/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.04
Build    : 1.0.43
Hash     : 3be1735
Date     : Apr 30 2024
Type     : Engineering
Log Time   : Tue Apr 30 21:57:54 2024 GMT

INFO: Created design: i2c_gpio_ip_combined_litex. Project type: rtl
INFO: Target device: 1GVTC
INFO: Device version: v1.6.244
INFO: Adding VERILOG_2001 /nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v
INFO: Adding VERILOG_2001 /nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v
INFO: Adding constraint file /nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././raptor_sdc.sdc
INFO: ANL: ##################################################
INFO: ANL: Analysis for design: i2c_gpio_ip_combined_litex
INFO: ANL: ##################################################
INFO: ANL: Analyze command: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/yosys -s /nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/i2c_gpio_ip_combined_litex/run_1/synth_1_1/analysis/i2c_gpio_ip_combined_litex_analyzer.cmd
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/yosys -s /nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/i2c_gpio_ip_combined_litex/run_1/synth_1_1/analysis/i2c_gpio_ip_combined_litex_analyzer.cmd

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.38 (git sha1 24ed610c2, gcc 11.2.1 -fPIC -Os)


-- Executing script file `/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/i2c_gpio_ip_combined_litex/run_1/synth_1_1/analysis/i2c_gpio_ip_combined_litex_analyzer.cmd' --

1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v' to AST representation.
Generating RTLIL representation for module `\BOOT_CLOCK'.
Generating RTLIL representation for module `\CARRY'.
Generating RTLIL representation for module `\CLK_BUF'.
Generating RTLIL representation for module `\DFFNRE'.
Generating RTLIL representation for module `\DFFRE'.
Generating RTLIL representation for module `\DSP19X2'.
Generating RTLIL representation for module `\DSP38'.
Generating RTLIL representation for module `\FIFO18KX2'.
Generating RTLIL representation for module `\FIFO36K'.
Generating RTLIL representation for module `\I_BUF_DS'.
Generating RTLIL representation for module `\I_BUF'.
Generating RTLIL representation for module `\I_DDR'.
Generating RTLIL representation for module `\I_DELAY'.
Generating RTLIL representation for module `\I_SERDES'.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\LUT5'.
Generating RTLIL representation for module `\LUT6'.
Generating RTLIL representation for module `\O_BUF_DS'.
Generating RTLIL representation for module `\O_BUFT_DS'.
Generating RTLIL representation for module `\O_BUFT'.
Generating RTLIL representation for module `\O_BUF'.
Generating RTLIL representation for module `\O_DDR'.
Generating RTLIL representation for module `\O_DELAY'.
Generating RTLIL representation for module `\O_SERDES_CLK'.
Generating RTLIL representation for module `\O_SERDES'.
Generating RTLIL representation for module `\PLL'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_M'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_S'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M0'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M1'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_DMA'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_IRQ'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_JTAG'.
Generating RTLIL representation for module `\SOC_FPGA_TEMPERATURE'.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\TDP_RAM36K'.
Generating RTLIL representation for module `\LATCH'.
Generating RTLIL representation for module `\LATCHN'.
Generating RTLIL representation for module `\LATCHR'.
Generating RTLIL representation for module `\LATCHS'.
Generating RTLIL representation for module `\LATCHNR'.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v
Parsing Verilog input from `/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v' to AST representation.
Generating RTLIL representation for module `\picorv32'.
Generating RTLIL representation for module `\picorv32_regs'.
Generating RTLIL representation for module `\picorv32_pcpi_mul'.
Generating RTLIL representation for module `\picorv32_pcpi_fast_mul'.
Generating RTLIL representation for module `\picorv32_pcpi_div'.
Generating RTLIL representation for module `\picorv32_axi'.
Generating RTLIL representation for module `\picorv32_axi_adapter'.
Generating RTLIL representation for module `\picorv32_wb'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v
Parsing Verilog input from `/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v' to AST representation.
Generating RTLIL representation for module `\sim'.
Successfully finished Verilog frontend.

-- Running command `hierarchy -top sim' --

4. Executing HIERARCHY pass (managing design hierarchy).

4.1. Analyzing design hierarchy..
Top module:  \sim
Used module:     \picorv32
Parameter \ENABLE_COUNTERS = 1'1
Parameter \ENABLE_COUNTERS64 = 1'1
Parameter \ENABLE_REGS_16_31 = 1'1
Parameter \ENABLE_REGS_DUALPORT = 1'1
Parameter \LATCHED_MEM_RDATA = 1'0
Parameter \TWO_STAGE_SHIFT = 1'1
Parameter \TWO_CYCLE_COMPARE = 1'0
Parameter \TWO_CYCLE_ALU = 1'0
Parameter \CATCH_MISALIGN = 1'1
Parameter \CATCH_ILLINSN = 1'1
Parameter \ENABLE_PCPI = 1'0
Parameter \ENABLE_MUL = 1'1
Parameter \ENABLE_FAST_MUL = 1'0
Parameter \ENABLE_DIV = 1'1
Parameter \ENABLE_IRQ = 1'1
Parameter \ENABLE_IRQ_QREGS = 1'1
Parameter \ENABLE_IRQ_TIMER = 1'1
Parameter \ENABLE_TRACE = 1'0
Parameter \MASKED_IRQ = 1'0
Parameter \LATCHED_IRQ = 32'11111111111111111111111111111111
Parameter \PROGADDR_RESET = 1'0
Parameter \PROGADDR_IRQ = 5'10000
Parameter \STACKADDR = 32'11111111111111111111111111111111

4.2. Executing AST frontend in derive mode using pre-parsed AST for module `\picorv32'.
Parameter \ENABLE_COUNTERS = 1'1
Parameter \ENABLE_COUNTERS64 = 1'1
Parameter \ENABLE_REGS_16_31 = 1'1
Parameter \ENABLE_REGS_DUALPORT = 1'1
Parameter \LATCHED_MEM_RDATA = 1'0
Parameter \TWO_STAGE_SHIFT = 1'1
Parameter \TWO_CYCLE_COMPARE = 1'0
Parameter \TWO_CYCLE_ALU = 1'0
Parameter \CATCH_MISALIGN = 1'1
Parameter \CATCH_ILLINSN = 1'1
Parameter \ENABLE_PCPI = 1'0
Parameter \ENABLE_MUL = 1'1
Parameter \ENABLE_FAST_MUL = 1'0
Parameter \ENABLE_DIV = 1'1
Parameter \ENABLE_IRQ = 1'1
Parameter \ENABLE_IRQ_QREGS = 1'1
Parameter \ENABLE_IRQ_TIMER = 1'1
Parameter \ENABLE_TRACE = 1'0
Parameter \MASKED_IRQ = 1'0
Parameter \LATCHED_IRQ = 32'11111111111111111111111111111111
Parameter \PROGADDR_RESET = 1'0
Parameter \PROGADDR_IRQ = 5'10000
Parameter \STACKADDR = 32'11111111111111111111111111111111
Generating RTLIL representation for module `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32'.

4.3. Analyzing design hierarchy..
Top module:  \sim
Used module:     $paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32
Used module:         \picorv32_pcpi_div
Used module:         \picorv32_pcpi_mul

4.4. Analyzing design hierarchy..
Top module:  \sim
Used module:     $paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32
Used module:         \picorv32_pcpi_div
Used module:         \picorv32_pcpi_mul
Removing unused module `\picorv32_wb'.
Removing unused module `\picorv32_axi_adapter'.
Removing unused module `\picorv32_axi'.
Removing unused module `\picorv32_pcpi_fast_mul'.
Removing unused module `\picorv32_regs'.
Removing unused module `\picorv32'.
Removed 6 unused modules.

Dumping file hier_info.json ...
 Process module "$paramod$ee915965d455f77938b0f11429bcee74abc062fb\\picorv32"
 Process module "picorv32_pcpi_div"
 Process module "picorv32_pcpi_mul"
Dumping file port_info.json ...

End of script. Logfile hash: 37e120f653, CPU: user 0.48s system 0.03s, MEM: 49.00 MB peak
Yosys 0.38 (git sha1 24ed610c2, gcc 11.2.1 -fPIC -Os)
Time spent: 71% 6x read_verilog (0 sec), 25% 1x hierarchy (0 sec), ...
INFO: ANL: Design i2c_gpio_ip_combined_litex is analyzed
INFO: ANL: Top Modules: sim

INFO: SYN: ##################################################
INFO: SYN: Synthesis for design: i2c_gpio_ip_combined_litex
INFO: SYN: ##################################################
INFO: SYN: RS Synthesis
INFO: SYN: Synthesis command: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/yosys -s i2c_gpio_ip_combined_litex.ys -l i2c_gpio_ip_combined_litex_synth.log
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/yosys -s i2c_gpio_ip_combined_litex.ys -l i2c_gpio_ip_combined_litex_synth.log

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.38 (git sha1 24ed610c2, gcc 11.2.1 -fPIC -Os)


-- Executing script file `i2c_gpio_ip_combined_litex.ys' --

1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v' to AST representation.
Generating RTLIL representation for module `\BOOT_CLOCK'.
Generating RTLIL representation for module `\CARRY'.
Generating RTLIL representation for module `\CLK_BUF'.
Generating RTLIL representation for module `\DFFNRE'.
Generating RTLIL representation for module `\DFFRE'.
Generating RTLIL representation for module `\DSP19X2'.
Generating RTLIL representation for module `\DSP38'.
Generating RTLIL representation for module `\FIFO18KX2'.
Generating RTLIL representation for module `\FIFO36K'.
Generating RTLIL representation for module `\I_BUF_DS'.
Generating RTLIL representation for module `\I_BUF'.
Generating RTLIL representation for module `\I_DDR'.
Generating RTLIL representation for module `\I_DELAY'.
Generating RTLIL representation for module `\I_SERDES'.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\LUT5'.
Generating RTLIL representation for module `\LUT6'.
Generating RTLIL representation for module `\O_BUF_DS'.
Generating RTLIL representation for module `\O_BUFT_DS'.
Generating RTLIL representation for module `\O_BUFT'.
Generating RTLIL representation for module `\O_BUF'.
Generating RTLIL representation for module `\O_DDR'.
Generating RTLIL representation for module `\O_DELAY'.
Generating RTLIL representation for module `\O_SERDES_CLK'.
Generating RTLIL representation for module `\O_SERDES'.
Generating RTLIL representation for module `\PLL'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_M'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_S'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M0'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M1'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_DMA'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_IRQ'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_JTAG'.
Generating RTLIL representation for module `\SOC_FPGA_TEMPERATURE'.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\TDP_RAM36K'.
Generating RTLIL representation for module `\LATCH'.
Generating RTLIL representation for module `\LATCHN'.
Generating RTLIL representation for module `\LATCHR'.
Generating RTLIL representation for module `\LATCHS'.
Generating RTLIL representation for module `\LATCHNR'.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v
Parsing Verilog input from `/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v' to AST representation.
Generating RTLIL representation for module `\picorv32'.
Generating RTLIL representation for module `\picorv32_regs'.
Generating RTLIL representation for module `\picorv32_pcpi_mul'.
Generating RTLIL representation for module `\picorv32_pcpi_fast_mul'.
Generating RTLIL representation for module `\picorv32_pcpi_div'.
Generating RTLIL representation for module `\picorv32_axi'.
Generating RTLIL representation for module `\picorv32_axi_adapter'.
Generating RTLIL representation for module `\picorv32_wb'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v
Parsing Verilog input from `/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v' to AST representation.
Generating RTLIL representation for module `\sim'.
Successfully finished Verilog frontend.

4. Executing HIERARCHY pass (managing design hierarchy).

4.1. Analyzing design hierarchy..
Top module:  \sim
Used module:     \picorv32
Parameter \ENABLE_COUNTERS = 1'1
Parameter \ENABLE_COUNTERS64 = 1'1
Parameter \ENABLE_REGS_16_31 = 1'1
Parameter \ENABLE_REGS_DUALPORT = 1'1
Parameter \LATCHED_MEM_RDATA = 1'0
Parameter \TWO_STAGE_SHIFT = 1'1
Parameter \TWO_CYCLE_COMPARE = 1'0
Parameter \TWO_CYCLE_ALU = 1'0
Parameter \CATCH_MISALIGN = 1'1
Parameter \CATCH_ILLINSN = 1'1
Parameter \ENABLE_PCPI = 1'0
Parameter \ENABLE_MUL = 1'1
Parameter \ENABLE_FAST_MUL = 1'0
Parameter \ENABLE_DIV = 1'1
Parameter \ENABLE_IRQ = 1'1
Parameter \ENABLE_IRQ_QREGS = 1'1
Parameter \ENABLE_IRQ_TIMER = 1'1
Parameter \ENABLE_TRACE = 1'0
Parameter \MASKED_IRQ = 1'0
Parameter \LATCHED_IRQ = 32'11111111111111111111111111111111
Parameter \PROGADDR_RESET = 1'0
Parameter \PROGADDR_IRQ = 5'10000
Parameter \STACKADDR = 32'11111111111111111111111111111111

4.2. Executing AST frontend in derive mode using pre-parsed AST for module `\picorv32'.
Parameter \ENABLE_COUNTERS = 1'1
Parameter \ENABLE_COUNTERS64 = 1'1
Parameter \ENABLE_REGS_16_31 = 1'1
Parameter \ENABLE_REGS_DUALPORT = 1'1
Parameter \LATCHED_MEM_RDATA = 1'0
Parameter \TWO_STAGE_SHIFT = 1'1
Parameter \TWO_CYCLE_COMPARE = 1'0
Parameter \TWO_CYCLE_ALU = 1'0
Parameter \CATCH_MISALIGN = 1'1
Parameter \CATCH_ILLINSN = 1'1
Parameter \ENABLE_PCPI = 1'0
Parameter \ENABLE_MUL = 1'1
Parameter \ENABLE_FAST_MUL = 1'0
Parameter \ENABLE_DIV = 1'1
Parameter \ENABLE_IRQ = 1'1
Parameter \ENABLE_IRQ_QREGS = 1'1
Parameter \ENABLE_IRQ_TIMER = 1'1
Parameter \ENABLE_TRACE = 1'0
Parameter \MASKED_IRQ = 1'0
Parameter \LATCHED_IRQ = 32'11111111111111111111111111111111
Parameter \PROGADDR_RESET = 1'0
Parameter \PROGADDR_IRQ = 5'10000
Parameter \STACKADDR = 32'11111111111111111111111111111111
Generating RTLIL representation for module `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32'.

4.3. Analyzing design hierarchy..
Top module:  \sim
Used module:     $paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32
Used module:         \picorv32_pcpi_div
Used module:         \picorv32_pcpi_mul

4.4. Analyzing design hierarchy..
Top module:  \sim
Used module:     $paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32
Used module:         \picorv32_pcpi_div
Used module:         \picorv32_pcpi_mul
Removing unused module `\picorv32_wb'.
Removing unused module `\picorv32_axi_adapter'.
Removing unused module `\picorv32_axi'.
Removing unused module `\picorv32_pcpi_fast_mul'.
Removing unused module `\picorv32_regs'.
Removing unused module `\picorv32'.
Removed 6 unused modules.

5. Executing synth_rs pass: v0.4.218

5.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/common/cells_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/common/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\inv'.
Generating RTLIL representation for module `\buff'.
Generating RTLIL representation for module `\logic_0'.
Generating RTLIL representation for module `\logic_1'.
Generating RTLIL representation for module `\gclkbuff'.
Successfully finished Verilog frontend.

5.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v' to AST representation.
Replacing existing blackbox module `\CARRY' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v:10.1-19.10.
Generating RTLIL representation for module `\CARRY'.
Successfully finished Verilog frontend.

5.3. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v' to AST representation.
Replacing existing blackbox module `\LATCH' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:20.1-34.10.
Generating RTLIL representation for module `\LATCH'.
Replacing existing blackbox module `\LATCHN' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:48.1-62.10.
Generating RTLIL representation for module `\LATCHN'.
Replacing existing blackbox module `\LATCHR' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:81.1-97.10.
Generating RTLIL representation for module `\LATCHR'.
Replacing existing blackbox module `\LATCHS' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:115.1-131.10.
Generating RTLIL representation for module `\LATCHS'.
Replacing existing blackbox module `\LATCHNR' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:150.1-166.10.
Generating RTLIL representation for module `\LATCHNR'.
Replacing existing blackbox module `\LATCHNS' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:184.1-200.10.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\LATCHSRE'.
Generating RTLIL representation for module `\LATCHNSRE'.
Successfully finished Verilog frontend.

5.4. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v' to AST representation.
Replacing existing blackbox module `\DFFRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v:11.1-25.10.
Generating RTLIL representation for module `\DFFRE'.
Successfully finished Verilog frontend.

5.5. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v' to AST representation.
Replacing existing blackbox module `\DFFNRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v:11.1-25.10.
Generating RTLIL representation for module `\DFFNRE'.
Successfully finished Verilog frontend.

5.6. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v' to AST representation.
Replacing existing blackbox module `\LUT1' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v:10.1-20.10.
Generating RTLIL representation for module `\LUT1'.
Successfully finished Verilog frontend.

5.7. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v' to AST representation.
Replacing existing blackbox module `\LUT2' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v:10.1-21.10.
Generating RTLIL representation for module `\LUT2'.
Successfully finished Verilog frontend.

5.8. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v' to AST representation.
Replacing existing blackbox module `\LUT3' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v:10.1-22.10.
Generating RTLIL representation for module `\LUT3'.
Successfully finished Verilog frontend.

5.9. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v' to AST representation.
Replacing existing blackbox module `\LUT4' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v:11.1-25.10.
Generating RTLIL representation for module `\LUT4'.
Successfully finished Verilog frontend.

5.10. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v' to AST representation.
Replacing existing blackbox module `\LUT5' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v:10.1-24.10.
Generating RTLIL representation for module `\LUT5'.
Successfully finished Verilog frontend.

5.11. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v' to AST representation.
Replacing existing blackbox module `\LUT6' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v:10.1-25.10.
Generating RTLIL representation for module `\LUT6'.
Successfully finished Verilog frontend.

5.12. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v' to AST representation.
Replacing existing blackbox module `\CLK_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v:10.1-17.10.
Generating RTLIL representation for module `\CLK_BUF'.
Successfully finished Verilog frontend.

5.13. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v' to AST representation.
Replacing existing blackbox module `\O_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v:10.1-22.10.
Generating RTLIL representation for module `\O_BUF'.
Successfully finished Verilog frontend.

5.14. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v' to AST representation.
Replacing existing blackbox module `\DSP38' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v:10.1-324.10.
Generating RTLIL representation for module `\DSP38'.
Successfully finished Verilog frontend.

5.15. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v' to AST representation.
Replacing existing blackbox module `\TDP_RAM36K' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:2.1-29.10.
Generating RTLIL representation for module `\TDP_RAM36K'.
Replacing existing blackbox module `\TDP_RAM18KX2' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:33.1-84.10.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\RS_DSP3'.
Replacing existing blackbox module `\DSP19X2' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:116.1-149.10.
Generating RTLIL representation for module `\DSP19X2'.
Successfully finished Verilog frontend.

5.16. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v' to AST representation.
Generating RTLIL representation for module `\TDP_BRAM18'.
Replacing existing blackbox module `\BRAM2x18_TDP' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:112.1-540.10.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Replacing existing blackbox module `\BRAM2x18_SDP' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:542.1-951.10.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Replacing existing blackbox module `\_$_mem_v2_asymmetric' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:953.1-1356.10.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

5.17. Executing HIERARCHY pass (managing design hierarchy).

5.17.1. Analyzing design hierarchy..
Top module:  \sim
Used module:     $paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32
Used module:         \picorv32_pcpi_div
Used module:         \picorv32_pcpi_mul

5.17.2. Analyzing design hierarchy..
Top module:  \sim
Used module:     $paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32
Used module:         \picorv32_pcpi_div
Used module:         \picorv32_pcpi_mul
Removed 0 unused modules.

5.18. Executing PROC pass (convert processes to netlists).

5.18.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:0$1969'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:0$1968'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:0$1967'.
Found and cleaned up 1 empty switch in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2436$1407'.
Found and cleaned up 1 empty switch in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2428$1406'.
Found and cleaned up 1 empty switch in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2420$1405'.
Found and cleaned up 1 empty switch in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2412$1404'.
Found and cleaned up 1 empty switch in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2404$1403'.
Found and cleaned up 1 empty switch in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2396$1402'.
Found and cleaned up 1 empty switch in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2388$1401'.
Found and cleaned up 1 empty switch in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2380$1400'.
Found and cleaned up 1 empty switch in `\picorv32_pcpi_mul.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:2244$711'.
Found and cleaned up 1 empty switch in `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:0$2664'.
Removing empty process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:0$2664'.
Found and cleaned up 16 empty switches in `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1397$2472'.
Found and cleaned up 1 empty switch in `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1343$2456'.
Found and cleaned up 6 empty switches in `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:546$2095'.
Removing empty process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:546$2095'.
Cleaned up 33 empty switches.

5.18.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:3356$1555 in module sim.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:3335$1545 in module sim.
Marked 4 switch rules as full_case in process $proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:3298$1517 in module sim.
Marked 7 switch rules as full_case in process $proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410 in module sim.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1719$1149 in module sim.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1707$1147 in module sim.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1677$1144 in module sim.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1663$1142 in module sim.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1366$1012 in module sim.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1358$1009 in module sim.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1350$1006 in module sim.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1342$1003 in module sim.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1334$1000 in module sim.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1326$997 in module sim.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1318$994 in module sim.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1310$991 in module sim.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1302$988 in module sim.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1294$985 in module sim.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1286$982 in module sim.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1278$979 in module sim.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1270$976 in module sim.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1262$973 in module sim.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1254$970 in module sim.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1246$967 in module sim.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1238$964 in module sim.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1230$961 in module sim.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1222$958 in module sim.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1214$955 in module sim.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1206$952 in module sim.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1198$949 in module sim.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1190$946 in module sim.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1182$943 in module sim.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1174$940 in module sim.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1166$937 in module sim.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1158$934 in module sim.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1150$931 in module sim.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1142$928 in module sim.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1134$925 in module sim.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1126$922 in module sim.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1118$919 in module sim.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1040$916 in module sim.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1032$915 in module sim.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:999$904 in module sim.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:967$893 in module sim.
Marked 4 switch rules as full_case in process $proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:2268$749 in module picorv32_pcpi_mul.
Marked 41 switch rules as full_case in process $proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1397$2472 in module $paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1332$2447 in module $paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.
Marked 2 switch rules as full_case in process $proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1304$2435 in module $paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.
Marked 2 switch rules as full_case in process $proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1290$2430 in module $paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.
Marked 8 switch rules as full_case in process $proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1181$2395 in module $paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.
Marked 3 switch rules as full_case in process $proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:856$2135 in module $paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.
Marked 3 switch rules as full_case in process $proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:807$2133 in module $paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.
Marked 2 switch rules as full_case in process $proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:776$2129 in module $paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.
Marked 47 switch rules as full_case in process $proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:700$2128 in module $paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.
Marked 4 switch rules as full_case in process $proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:565$2104 in module $paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:430$2066 in module $paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.
Removed 2 dead cases from process $proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:401$2063 in module $paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.
Marked 2 switch rules as full_case in process $proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:401$2063 in module $paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:390$2058 in module $paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:325$1984 in module $paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.
Marked 4 switch rules as full_case in process $proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:2459$792 in module picorv32_pcpi_div.
Removed a total of 2 dead cases.

5.18.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 49 redundant assignments.
Promoted 757 assignments to connections.

5.18.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:858$1966'.
  Set init value: \builder_multiregimpl31_regs1 = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:857$1965'.
  Set init value: \builder_multiregimpl31_regs0 = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:856$1964'.
  Set init value: \builder_multiregimpl30_regs1 = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:855$1963'.
  Set init value: \builder_multiregimpl30_regs0 = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:854$1962'.
  Set init value: \builder_multiregimpl29_regs1 = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:853$1961'.
  Set init value: \builder_multiregimpl29_regs0 = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:852$1960'.
  Set init value: \builder_multiregimpl28_regs1 = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:851$1959'.
  Set init value: \builder_multiregimpl28_regs0 = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:850$1958'.
  Set init value: \builder_multiregimpl27_regs1 = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:849$1957'.
  Set init value: \builder_multiregimpl27_regs0 = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:848$1956'.
  Set init value: \builder_multiregimpl26_regs1 = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:847$1955'.
  Set init value: \builder_multiregimpl26_regs0 = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:846$1954'.
  Set init value: \builder_multiregimpl25_regs1 = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:845$1953'.
  Set init value: \builder_multiregimpl25_regs0 = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:844$1952'.
  Set init value: \builder_multiregimpl24_regs1 = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:843$1951'.
  Set init value: \builder_multiregimpl24_regs0 = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:842$1950'.
  Set init value: \builder_multiregimpl23_regs1 = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:841$1949'.
  Set init value: \builder_multiregimpl23_regs0 = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:840$1948'.
  Set init value: \builder_multiregimpl22_regs1 = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:839$1947'.
  Set init value: \builder_multiregimpl22_regs0 = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:838$1946'.
  Set init value: \builder_multiregimpl21_regs1 = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:837$1945'.
  Set init value: \builder_multiregimpl21_regs0 = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:836$1944'.
  Set init value: \builder_multiregimpl20_regs1 = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:835$1943'.
  Set init value: \builder_multiregimpl20_regs0 = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:834$1942'.
  Set init value: \builder_multiregimpl19_regs1 = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:833$1941'.
  Set init value: \builder_multiregimpl19_regs0 = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:832$1940'.
  Set init value: \builder_multiregimpl18_regs1 = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:831$1939'.
  Set init value: \builder_multiregimpl18_regs0 = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:830$1938'.
  Set init value: \builder_multiregimpl17_regs1 = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:829$1937'.
  Set init value: \builder_multiregimpl17_regs0 = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:828$1936'.
  Set init value: \builder_multiregimpl16_regs1 = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:827$1935'.
  Set init value: \builder_multiregimpl16_regs0 = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:826$1934'.
  Set init value: \builder_multiregimpl15_regs1 = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:825$1933'.
  Set init value: \builder_multiregimpl15_regs0 = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:824$1932'.
  Set init value: \builder_multiregimpl14_regs1 = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:823$1931'.
  Set init value: \builder_multiregimpl14_regs0 = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:822$1930'.
  Set init value: \builder_multiregimpl13_regs1 = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:821$1929'.
  Set init value: \builder_multiregimpl13_regs0 = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:820$1928'.
  Set init value: \builder_multiregimpl12_regs1 = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:819$1927'.
  Set init value: \builder_multiregimpl12_regs0 = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:818$1926'.
  Set init value: \builder_multiregimpl11_regs1 = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:817$1925'.
  Set init value: \builder_multiregimpl11_regs0 = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:816$1924'.
  Set init value: \builder_multiregimpl10_regs1 = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:815$1923'.
  Set init value: \builder_multiregimpl10_regs0 = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:814$1922'.
  Set init value: \builder_multiregimpl9_regs1 = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:813$1921'.
  Set init value: \builder_multiregimpl9_regs0 = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:812$1920'.
  Set init value: \builder_multiregimpl8_regs1 = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:811$1919'.
  Set init value: \builder_multiregimpl8_regs0 = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:810$1918'.
  Set init value: \builder_multiregimpl7_regs1 = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:809$1917'.
  Set init value: \builder_multiregimpl7_regs0 = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:808$1916'.
  Set init value: \builder_multiregimpl6_regs1 = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:807$1915'.
  Set init value: \builder_multiregimpl6_regs0 = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:806$1914'.
  Set init value: \builder_multiregimpl5_regs1 = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:805$1913'.
  Set init value: \builder_multiregimpl5_regs0 = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:804$1912'.
  Set init value: \builder_multiregimpl4_regs1 = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:803$1911'.
  Set init value: \builder_multiregimpl4_regs0 = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:802$1910'.
  Set init value: \builder_multiregimpl3_regs1 = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:801$1909'.
  Set init value: \builder_multiregimpl3_regs0 = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:800$1908'.
  Set init value: \builder_multiregimpl2_regs1 = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:799$1907'.
  Set init value: \builder_multiregimpl2_regs0 = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:798$1906'.
  Set init value: \builder_multiregimpl1_regs1 = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:797$1905'.
  Set init value: \builder_multiregimpl1_regs0 = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:796$1904'.
  Set init value: \builder_multiregimpl0_regs1 = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:795$1903'.
  Set init value: \builder_multiregimpl0_regs0 = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:794$1902'.
  Set init value: \builder_array_muxed7 = 2'00
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:793$1901'.
  Set init value: \builder_array_muxed6 = 3'000
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:792$1900'.
  Set init value: \builder_array_muxed5 = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:791$1899'.
  Set init value: \builder_array_muxed4 = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:790$1898'.
  Set init value: \builder_array_muxed3 = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:789$1897'.
  Set init value: \builder_array_muxed2 = 4'0000
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:788$1896'.
  Set init value: \builder_array_muxed1 = 0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:787$1895'.
  Set init value: \builder_array_muxed0 = 30'000000000000000000000000000000
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:786$1894'.
  Set init value: \builder_next_state = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:785$1893'.
  Set init value: \builder_state = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:778$1892'.
  Set init value: \builder_csr_bankarray_csrbank4_rxfull_we = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:776$1891'.
  Set init value: \builder_csr_bankarray_csrbank4_rxfull_re = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:774$1890'.
  Set init value: \builder_csr_bankarray_csrbank4_txempty_we = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:772$1889'.
  Set init value: \builder_csr_bankarray_csrbank4_txempty_re = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:770$1888'.
  Set init value: \builder_csr_bankarray_csrbank4_ev_enable0_we = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:768$1887'.
  Set init value: \builder_csr_bankarray_csrbank4_ev_enable0_re = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:766$1886'.
  Set init value: \builder_csr_bankarray_csrbank4_ev_pending_we = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:764$1885'.
  Set init value: \builder_csr_bankarray_csrbank4_ev_pending_re = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:762$1884'.
  Set init value: \builder_csr_bankarray_csrbank4_ev_status_we = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:760$1883'.
  Set init value: \builder_csr_bankarray_csrbank4_ev_status_re = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:758$1882'.
  Set init value: \builder_csr_bankarray_csrbank4_rxempty_we = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:756$1881'.
  Set init value: \builder_csr_bankarray_csrbank4_rxempty_re = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:754$1880'.
  Set init value: \builder_csr_bankarray_csrbank4_txfull_we = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:752$1879'.
  Set init value: \builder_csr_bankarray_csrbank4_txfull_re = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:751$1878'.
  Set init value: \builder_csr_bankarray_interface4_bank_bus_dat_r = 0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:745$1877'.
  Set init value: \builder_csr_bankarray_csrbank3_ev_enable0_we = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:743$1876'.
  Set init value: \builder_csr_bankarray_csrbank3_ev_enable0_re = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:741$1875'.
  Set init value: \builder_csr_bankarray_csrbank3_ev_pending_we = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:739$1874'.
  Set init value: \builder_csr_bankarray_csrbank3_ev_pending_re = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:737$1873'.
  Set init value: \builder_csr_bankarray_csrbank3_ev_status_we = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:735$1872'.
  Set init value: \builder_csr_bankarray_csrbank3_ev_status_re = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:733$1871'.
  Set init value: \builder_csr_bankarray_csrbank3_value_we = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:731$1870'.
  Set init value: \builder_csr_bankarray_csrbank3_value_re = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:729$1869'.
  Set init value: \builder_csr_bankarray_csrbank3_update_value0_we = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:727$1868'.
  Set init value: \builder_csr_bankarray_csrbank3_update_value0_re = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:725$1867'.
  Set init value: \builder_csr_bankarray_csrbank3_en0_we = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:723$1866'.
  Set init value: \builder_csr_bankarray_csrbank3_en0_re = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:721$1865'.
  Set init value: \builder_csr_bankarray_csrbank3_reload0_we = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:719$1864'.
  Set init value: \builder_csr_bankarray_csrbank3_reload0_re = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:717$1863'.
  Set init value: \builder_csr_bankarray_csrbank3_load0_we = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:715$1862'.
  Set init value: \builder_csr_bankarray_csrbank3_load0_re = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:714$1861'.
  Set init value: \builder_csr_bankarray_interface3_bank_bus_dat_r = 0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:710$1860'.
  Set init value: \builder_csr_bankarray_sel_r = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:706$1859'.
  Set init value: \builder_csr_bankarray_sram_bus_dat_r = 0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:700$1858'.
  Set init value: \builder_csr_bankarray_csrbank2_r_we = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:698$1857'.
  Set init value: \builder_csr_bankarray_csrbank2_r_re = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:696$1856'.
  Set init value: \builder_csr_bankarray_csrbank2_w0_we = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:694$1855'.
  Set init value: \builder_csr_bankarray_csrbank2_w0_re = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:693$1854'.
  Set init value: \builder_csr_bankarray_interface2_bank_bus_dat_r = 0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:687$1853'.
  Set init value: \builder_csr_bankarray_csrbank1_ev_enable0_we = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:685$1852'.
  Set init value: \builder_csr_bankarray_csrbank1_ev_enable0_re = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:683$1851'.
  Set init value: \builder_csr_bankarray_csrbank1_ev_pending_we = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:681$1850'.
  Set init value: \builder_csr_bankarray_csrbank1_ev_pending_re = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:679$1849'.
  Set init value: \builder_csr_bankarray_csrbank1_ev_status_we = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:677$1848'.
  Set init value: \builder_csr_bankarray_csrbank1_ev_status_re = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:675$1847'.
  Set init value: \builder_csr_bankarray_csrbank1_edge0_we = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:673$1846'.
  Set init value: \builder_csr_bankarray_csrbank1_edge0_re = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:671$1845'.
  Set init value: \builder_csr_bankarray_csrbank1_mode0_we = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:669$1844'.
  Set init value: \builder_csr_bankarray_csrbank1_mode0_re = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:667$1843'.
  Set init value: \builder_csr_bankarray_csrbank1_out0_we = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:665$1842'.
  Set init value: \builder_csr_bankarray_csrbank1_out0_re = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:663$1841'.
  Set init value: \builder_csr_bankarray_csrbank1_in_we = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:661$1840'.
  Set init value: \builder_csr_bankarray_csrbank1_in_re = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:659$1839'.
  Set init value: \builder_csr_bankarray_csrbank1_oe0_we = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:657$1838'.
  Set init value: \builder_csr_bankarray_csrbank1_oe0_re = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:656$1837'.
  Set init value: \builder_csr_bankarray_interface1_bank_bus_dat_r = 0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:650$1836'.
  Set init value: \builder_csr_bankarray_csrbank0_bus_errors_we = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:648$1835'.
  Set init value: \builder_csr_bankarray_csrbank0_bus_errors_re = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:646$1834'.
  Set init value: \builder_csr_bankarray_csrbank0_scratch0_we = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:644$1833'.
  Set init value: \builder_csr_bankarray_csrbank0_scratch0_re = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:642$1832'.
  Set init value: \builder_csr_bankarray_csrbank0_reset0_we = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:640$1831'.
  Set init value: \builder_csr_bankarray_csrbank0_reset0_re = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:639$1830'.
  Set init value: \builder_csr_bankarray_interface0_bank_bus_dat_r = 0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:635$1829'.
  Set init value: \builder_count = 20'11110100001001000000
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:632$1828'.
  Set init value: \builder_error = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:631$1827'.
  Set init value: \builder_slave_sel_r = 3'000
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:630$1826'.
  Set init value: \builder_slave_sel = 3'000
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:623$1825'.
  Set init value: \builder_shared_ack = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:619$1824'.
  Set init value: \builder_shared_dat_r = 0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:612$1822'.
  Set init value: \builder_simsoc_wishbone_ack = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:608$1821'.
  Set init value: \builder_simsoc_wishbone_dat_r = 0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:604$1820'.
  Set init value: \builder_simsoc_dat_w = 0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:603$1819'.
  Set init value: \builder_simsoc_we = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:602$1818'.
  Set init value: \builder_simsoc_adr = 14'00000000000000
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:601$1817'.
  Set init value: \builder_enable_re = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:600$1816'.
  Set init value: \builder_enable_storage = 0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:567$1815'.
  Set init value: \builder_pending_r = 0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:566$1814'.
  Set init value: \builder_pending_re = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:564$1813'.
  Set init value: \builder_pending_status = 0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:531$1812'.
  Set init value: \builder_status_re = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:529$1811'.
  Set init value: \builder_status_status = 0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:496$1810'.
  Set init value: \main_eventsourceprocess31_trigger_d = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:495$1809'.
  Set init value: \main_eventsourceprocess31_clear = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:494$1808'.
  Set init value: \main_eventsourceprocess31_trigger = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:493$1807'.
  Set init value: \main_eventsourceprocess31_pending = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:491$1806'.
  Set init value: \main_in_pads_n_d31 = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:490$1805'.
  Set init value: \main_eventsourceprocess30_trigger_d = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:489$1804'.
  Set init value: \main_eventsourceprocess30_clear = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:488$1803'.
  Set init value: \main_eventsourceprocess30_trigger = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:487$1802'.
  Set init value: \main_eventsourceprocess30_pending = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:485$1801'.
  Set init value: \main_in_pads_n_d30 = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:484$1800'.
  Set init value: \main_eventsourceprocess29_trigger_d = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:483$1799'.
  Set init value: \main_eventsourceprocess29_clear = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:482$1798'.
  Set init value: \main_eventsourceprocess29_trigger = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:481$1797'.
  Set init value: \main_eventsourceprocess29_pending = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:479$1796'.
  Set init value: \main_in_pads_n_d29 = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:478$1795'.
  Set init value: \main_eventsourceprocess28_trigger_d = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:477$1794'.
  Set init value: \main_eventsourceprocess28_clear = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:476$1793'.
  Set init value: \main_eventsourceprocess28_trigger = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:475$1792'.
  Set init value: \main_eventsourceprocess28_pending = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:473$1791'.
  Set init value: \main_in_pads_n_d28 = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:472$1790'.
  Set init value: \main_eventsourceprocess27_trigger_d = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:471$1789'.
  Set init value: \main_eventsourceprocess27_clear = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:470$1788'.
  Set init value: \main_eventsourceprocess27_trigger = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:469$1787'.
  Set init value: \main_eventsourceprocess27_pending = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:467$1786'.
  Set init value: \main_in_pads_n_d27 = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:466$1785'.
  Set init value: \main_eventsourceprocess26_trigger_d = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:465$1784'.
  Set init value: \main_eventsourceprocess26_clear = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:464$1783'.
  Set init value: \main_eventsourceprocess26_trigger = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:463$1782'.
  Set init value: \main_eventsourceprocess26_pending = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:461$1781'.
  Set init value: \main_in_pads_n_d26 = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:460$1780'.
  Set init value: \main_eventsourceprocess25_trigger_d = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:459$1779'.
  Set init value: \main_eventsourceprocess25_clear = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:458$1778'.
  Set init value: \main_eventsourceprocess25_trigger = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:457$1777'.
  Set init value: \main_eventsourceprocess25_pending = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:455$1776'.
  Set init value: \main_in_pads_n_d25 = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:454$1775'.
  Set init value: \main_eventsourceprocess24_trigger_d = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:453$1774'.
  Set init value: \main_eventsourceprocess24_clear = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:452$1773'.
  Set init value: \main_eventsourceprocess24_trigger = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:451$1772'.
  Set init value: \main_eventsourceprocess24_pending = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:449$1771'.
  Set init value: \main_in_pads_n_d24 = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:448$1770'.
  Set init value: \main_eventsourceprocess23_trigger_d = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:447$1769'.
  Set init value: \main_eventsourceprocess23_clear = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:446$1768'.
  Set init value: \main_eventsourceprocess23_trigger = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:445$1767'.
  Set init value: \main_eventsourceprocess23_pending = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:443$1766'.
  Set init value: \main_in_pads_n_d23 = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:442$1765'.
  Set init value: \main_eventsourceprocess22_trigger_d = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:441$1764'.
  Set init value: \main_eventsourceprocess22_clear = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:440$1763'.
  Set init value: \main_eventsourceprocess22_trigger = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:439$1762'.
  Set init value: \main_eventsourceprocess22_pending = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:437$1761'.
  Set init value: \main_in_pads_n_d22 = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:436$1760'.
  Set init value: \main_eventsourceprocess21_trigger_d = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:435$1759'.
  Set init value: \main_eventsourceprocess21_clear = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:434$1758'.
  Set init value: \main_eventsourceprocess21_trigger = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:433$1757'.
  Set init value: \main_eventsourceprocess21_pending = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:431$1756'.
  Set init value: \main_in_pads_n_d21 = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:430$1755'.
  Set init value: \main_eventsourceprocess20_trigger_d = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:429$1754'.
  Set init value: \main_eventsourceprocess20_clear = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:428$1753'.
  Set init value: \main_eventsourceprocess20_trigger = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:427$1752'.
  Set init value: \main_eventsourceprocess20_pending = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:425$1751'.
  Set init value: \main_in_pads_n_d20 = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:424$1750'.
  Set init value: \main_eventsourceprocess19_trigger_d = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:423$1749'.
  Set init value: \main_eventsourceprocess19_clear = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:422$1748'.
  Set init value: \main_eventsourceprocess19_trigger = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:421$1747'.
  Set init value: \main_eventsourceprocess19_pending = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:419$1746'.
  Set init value: \main_in_pads_n_d19 = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:418$1745'.
  Set init value: \main_eventsourceprocess18_trigger_d = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:417$1744'.
  Set init value: \main_eventsourceprocess18_clear = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:416$1743'.
  Set init value: \main_eventsourceprocess18_trigger = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:415$1742'.
  Set init value: \main_eventsourceprocess18_pending = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:413$1741'.
  Set init value: \main_in_pads_n_d18 = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:412$1740'.
  Set init value: \main_eventsourceprocess17_trigger_d = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:411$1739'.
  Set init value: \main_eventsourceprocess17_clear = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:410$1738'.
  Set init value: \main_eventsourceprocess17_trigger = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:409$1737'.
  Set init value: \main_eventsourceprocess17_pending = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:407$1736'.
  Set init value: \main_in_pads_n_d17 = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:406$1735'.
  Set init value: \main_eventsourceprocess16_trigger_d = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:405$1734'.
  Set init value: \main_eventsourceprocess16_clear = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:404$1733'.
  Set init value: \main_eventsourceprocess16_trigger = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:403$1732'.
  Set init value: \main_eventsourceprocess16_pending = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:401$1731'.
  Set init value: \main_in_pads_n_d16 = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:400$1730'.
  Set init value: \main_eventsourceprocess15_trigger_d = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:399$1729'.
  Set init value: \main_eventsourceprocess15_clear = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:398$1728'.
  Set init value: \main_eventsourceprocess15_trigger = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:397$1727'.
  Set init value: \main_eventsourceprocess15_pending = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:395$1726'.
  Set init value: \main_in_pads_n_d15 = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:394$1725'.
  Set init value: \main_eventsourceprocess14_trigger_d = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:393$1724'.
  Set init value: \main_eventsourceprocess14_clear = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:392$1723'.
  Set init value: \main_eventsourceprocess14_trigger = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:391$1722'.
  Set init value: \main_eventsourceprocess14_pending = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:389$1721'.
  Set init value: \main_in_pads_n_d14 = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:388$1720'.
  Set init value: \main_eventsourceprocess13_trigger_d = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:387$1719'.
  Set init value: \main_eventsourceprocess13_clear = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:386$1718'.
  Set init value: \main_eventsourceprocess13_trigger = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:385$1717'.
  Set init value: \main_eventsourceprocess13_pending = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:383$1716'.
  Set init value: \main_in_pads_n_d13 = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:382$1715'.
  Set init value: \main_eventsourceprocess12_trigger_d = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:381$1714'.
  Set init value: \main_eventsourceprocess12_clear = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:380$1713'.
  Set init value: \main_eventsourceprocess12_trigger = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:379$1712'.
  Set init value: \main_eventsourceprocess12_pending = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:377$1711'.
  Set init value: \main_in_pads_n_d12 = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:376$1710'.
  Set init value: \main_eventsourceprocess11_trigger_d = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:375$1709'.
  Set init value: \main_eventsourceprocess11_clear = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:374$1708'.
  Set init value: \main_eventsourceprocess11_trigger = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:373$1707'.
  Set init value: \main_eventsourceprocess11_pending = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:371$1706'.
  Set init value: \main_in_pads_n_d11 = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:370$1705'.
  Set init value: \main_eventsourceprocess10_trigger_d = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:369$1704'.
  Set init value: \main_eventsourceprocess10_clear = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:368$1703'.
  Set init value: \main_eventsourceprocess10_trigger = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:367$1702'.
  Set init value: \main_eventsourceprocess10_pending = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:365$1701'.
  Set init value: \main_in_pads_n_d10 = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:364$1700'.
  Set init value: \main_eventsourceprocess9_trigger_d = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:363$1699'.
  Set init value: \main_eventsourceprocess9_clear = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:362$1698'.
  Set init value: \main_eventsourceprocess9_trigger = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:361$1697'.
  Set init value: \main_eventsourceprocess9_pending = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:359$1696'.
  Set init value: \main_in_pads_n_d9 = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:358$1695'.
  Set init value: \main_eventsourceprocess8_trigger_d = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:357$1694'.
  Set init value: \main_eventsourceprocess8_clear = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:356$1693'.
  Set init value: \main_eventsourceprocess8_trigger = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:355$1692'.
  Set init value: \main_eventsourceprocess8_pending = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:353$1691'.
  Set init value: \main_in_pads_n_d8 = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:352$1690'.
  Set init value: \main_eventsourceprocess7_trigger_d = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:351$1689'.
  Set init value: \main_eventsourceprocess7_clear = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:350$1688'.
  Set init value: \main_eventsourceprocess7_trigger = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:349$1687'.
  Set init value: \main_eventsourceprocess7_pending = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:347$1686'.
  Set init value: \main_in_pads_n_d7 = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:346$1685'.
  Set init value: \main_eventsourceprocess6_trigger_d = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:345$1684'.
  Set init value: \main_eventsourceprocess6_clear = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:344$1683'.
  Set init value: \main_eventsourceprocess6_trigger = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:343$1682'.
  Set init value: \main_eventsourceprocess6_pending = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:341$1681'.
  Set init value: \main_in_pads_n_d6 = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:340$1680'.
  Set init value: \main_eventsourceprocess5_trigger_d = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:339$1679'.
  Set init value: \main_eventsourceprocess5_clear = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:338$1678'.
  Set init value: \main_eventsourceprocess5_trigger = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:337$1677'.
  Set init value: \main_eventsourceprocess5_pending = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:335$1676'.
  Set init value: \main_in_pads_n_d5 = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:334$1675'.
  Set init value: \main_eventsourceprocess4_trigger_d = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:333$1674'.
  Set init value: \main_eventsourceprocess4_clear = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:332$1673'.
  Set init value: \main_eventsourceprocess4_trigger = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:331$1672'.
  Set init value: \main_eventsourceprocess4_pending = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:329$1671'.
  Set init value: \main_in_pads_n_d4 = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:328$1670'.
  Set init value: \main_eventsourceprocess3_trigger_d = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:327$1669'.
  Set init value: \main_eventsourceprocess3_clear = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:326$1668'.
  Set init value: \main_eventsourceprocess3_trigger = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:325$1667'.
  Set init value: \main_eventsourceprocess3_pending = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:323$1666'.
  Set init value: \main_in_pads_n_d3 = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:322$1665'.
  Set init value: \main_eventsourceprocess2_trigger_d = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:321$1664'.
  Set init value: \main_eventsourceprocess2_clear = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:320$1663'.
  Set init value: \main_eventsourceprocess2_trigger = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:319$1662'.
  Set init value: \main_eventsourceprocess2_pending = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:317$1661'.
  Set init value: \main_in_pads_n_d2 = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:316$1660'.
  Set init value: \main_eventsourceprocess1_trigger_d = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:315$1659'.
  Set init value: \main_eventsourceprocess1_clear = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:314$1658'.
  Set init value: \main_eventsourceprocess1_trigger = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:313$1657'.
  Set init value: \main_eventsourceprocess1_pending = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:311$1656'.
  Set init value: \main_in_pads_n_d1 = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:310$1655'.
  Set init value: \main_eventsourceprocess0_trigger_d = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:309$1654'.
  Set init value: \main_eventsourceprocess0_clear = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:308$1653'.
  Set init value: \main_eventsourceprocess0_trigger = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:307$1652'.
  Set init value: \main_eventsourceprocess0_pending = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:305$1651'.
  Set init value: \main_in_pads_n_d0 = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:303$1650'.
  Set init value: \main_edge_re = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:302$1649'.
  Set init value: \main_edge_storage = 0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:301$1648'.
  Set init value: \main_mode_re = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:300$1647'.
  Set init value: \main_mode_storage = 0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:299$1646'.
  Set init value: \main_out_re = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:298$1645'.
  Set init value: \main_out_storage = 0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:297$1644'.
  Set init value: \main_in_re = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:295$1643'.
  Set init value: \main_in_status = 0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:294$1642'.
  Set init value: \main_oe_re = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:293$1641'.
  Set init value: \main_oe_storage = 0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:290$1640'.
  Set init value: \main__r_re = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:287$1639'.
  Set init value: \main_sda1 = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:286$1638'.
  Set init value: \main__w_re = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:285$1637'.
  Set init value: \main__w_storage = 3'101
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:281$1636'.
  Set init value: \main_int_rst = 1'1
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:277$1635'.
  Set init value: \main_timer_value = 0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:276$1634'.
  Set init value: \main_timer_enable_re = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:275$1633'.
  Set init value: \main_timer_enable_storage = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:273$1632'.
  Set init value: \main_timer_pending_r = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:272$1631'.
  Set init value: \main_timer_pending_re = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:268$1630'.
  Set init value: \main_timer_status_re = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:264$1629'.
  Set init value: \main_timer_zero_trigger_d = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:263$1628'.
  Set init value: \main_timer_zero_clear = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:261$1627'.
  Set init value: \main_timer_zero_pending = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:258$1626'.
  Set init value: \main_timer_value_re = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:256$1625'.
  Set init value: \main_timer_value_status = 0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:255$1624'.
  Set init value: \main_timer_update_value_re = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:254$1623'.
  Set init value: \main_timer_update_value_storage = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:253$1622'.
  Set init value: \main_timer_en_re = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:252$1621'.
  Set init value: \main_timer_en_storage = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:251$1620'.
  Set init value: \main_timer_reload_re = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:250$1619'.
  Set init value: \main_timer_reload_storage = 0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:249$1618'.
  Set init value: \main_timer_load_re = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:248$1617'.
  Set init value: \main_timer_load_storage = 0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:233$1616'.
  Set init value: \main_uart_rx_fifo_wrport_adr = 4'0000
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:232$1615'.
  Set init value: \main_uart_rx_fifo_consume = 4'0000
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:231$1614'.
  Set init value: \main_uart_rx_fifo_produce = 4'0000
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:229$1612'.
  Set init value: \main_uart_rx_fifo_level0 = 5'00000
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:222$1611'.
  Set init value: \main_uart_rx_fifo_readable = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:196$1610'.
  Set init value: \main_uart_tx_fifo_wrport_adr = 4'0000
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:195$1609'.
  Set init value: \main_uart_tx_fifo_consume = 4'0000
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:194$1608'.
  Set init value: \main_uart_tx_fifo_produce = 4'0000
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:192$1606'.
  Set init value: \main_uart_tx_fifo_level0 = 5'00000
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:185$1605'.
  Set init value: \main_uart_tx_fifo_readable = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:163$1602'.
  Set init value: \main_uart_rxfull_re = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:160$1601'.
  Set init value: \main_uart_txempty_re = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:157$1600'.
  Set init value: \main_uart_enable_re = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:156$1599'.
  Set init value: \main_uart_enable_storage = 2'00
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:153$1598'.
  Set init value: \main_uart_pending_r = 2'00
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:152$1597'.
  Set init value: \main_uart_pending_re = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:150$1596'.
  Set init value: \main_uart_pending_status = 2'00
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:147$1595'.
  Set init value: \main_uart_status_re = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:145$1594'.
  Set init value: \main_uart_status_status = 2'00
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:142$1593'.
  Set init value: \main_uart_rx_trigger_d = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:141$1592'.
  Set init value: \main_uart_rx_clear = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:139$1591'.
  Set init value: \main_uart_rx_pending = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:137$1590'.
  Set init value: \main_uart_tx_trigger_d = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:136$1589'.
  Set init value: \main_uart_tx_clear = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:134$1588'.
  Set init value: \main_uart_tx_pending = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:131$1587'.
  Set init value: \main_uart_rxempty_re = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:128$1586'.
  Set init value: \main_uart_txfull_re = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:124$1585'.
  Set init value: \main_uart_rxtx_we = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:122$1584'.
  Set init value: \main_uart_rxtx_re = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:110$1581'.
  Set init value: \main_ram_we = 4'0000
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:103$1579'.
  Set init value: \main_ram_bus_ram_bus_ack = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:90$1577'.
  Set init value: \main_simsoc_ram_bus_ack = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:55$1576'.
  Set init value: \main_picorv32_interrupt = 0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:52$1575'.
  Set init value: \main_bus_errors = 0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:50$1574'.
  Set init value: \main_bus_errors_re = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:47$1573'.
  Set init value: \main_scratch_re = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:46$1572'.
  Set init value: \main_scratch_storage = 305419896
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:45$1571'.
  Set init value: \main_reset_re = 1'0
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:44$1570'.
  Set init value: \main_reset_storage = 2'00
Found init rule in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:42$1569'.
  Set init value: \main_soc_rst = 1'0

5.18.5. Executing PROC_ARST pass (detect async resets in processes).

5.18.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~481 debug messages>

5.18.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:858$1966'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:857$1965'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:856$1964'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:855$1963'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:854$1962'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:853$1961'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:852$1960'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:851$1959'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:850$1958'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:849$1957'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:848$1956'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:847$1955'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:846$1954'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:845$1953'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:844$1952'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:843$1951'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:842$1950'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:841$1949'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:840$1948'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:839$1947'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:838$1946'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:837$1945'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:836$1944'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:835$1943'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:834$1942'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:833$1941'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:832$1940'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:831$1939'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:830$1938'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:829$1937'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:828$1936'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:827$1935'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:826$1934'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:825$1933'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:824$1932'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:823$1931'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:822$1930'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:821$1929'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:820$1928'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:819$1927'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:818$1926'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:817$1925'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:816$1924'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:815$1923'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:814$1922'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:813$1921'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:812$1920'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:811$1919'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:810$1918'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:809$1917'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:808$1916'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:807$1915'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:806$1914'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:805$1913'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:804$1912'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:803$1911'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:802$1910'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:801$1909'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:800$1908'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:799$1907'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:798$1906'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:797$1905'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:796$1904'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:795$1903'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:794$1902'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:793$1901'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:792$1900'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:791$1899'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:790$1898'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:789$1897'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:788$1896'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:787$1895'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:786$1894'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:785$1893'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:778$1892'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:776$1891'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:774$1890'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:772$1889'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:770$1888'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:768$1887'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:766$1886'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:764$1885'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:762$1884'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:760$1883'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:758$1882'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:756$1881'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:754$1880'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:752$1879'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:751$1878'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:745$1877'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:743$1876'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:741$1875'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:739$1874'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:737$1873'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:735$1872'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:733$1871'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:731$1870'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:729$1869'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:727$1868'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:725$1867'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:723$1866'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:721$1865'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:719$1864'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:717$1863'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:715$1862'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:714$1861'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:710$1860'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:706$1859'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:700$1858'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:698$1857'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:696$1856'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:694$1855'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:693$1854'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:687$1853'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:685$1852'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:683$1851'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:681$1850'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:679$1849'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:677$1848'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:675$1847'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:673$1846'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:671$1845'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:669$1844'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:667$1843'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:665$1842'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:663$1841'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:661$1840'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:659$1839'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:657$1838'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:656$1837'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:650$1836'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:648$1835'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:646$1834'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:644$1833'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:642$1832'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:640$1831'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:639$1830'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:635$1829'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:632$1828'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:631$1827'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:630$1826'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:623$1825'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:619$1824'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:616$1823'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:612$1822'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:608$1821'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:604$1820'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:603$1819'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:602$1818'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:601$1817'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:600$1816'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:567$1815'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:566$1814'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:564$1813'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:531$1812'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:529$1811'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:496$1810'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:495$1809'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:494$1808'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:493$1807'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:491$1806'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:490$1805'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:489$1804'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:488$1803'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:487$1802'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:485$1801'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:484$1800'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:483$1799'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:482$1798'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:481$1797'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:479$1796'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:478$1795'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:477$1794'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:476$1793'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:475$1792'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:473$1791'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:472$1790'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:471$1789'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:470$1788'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:469$1787'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:467$1786'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:466$1785'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:465$1784'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:464$1783'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:463$1782'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:461$1781'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:460$1780'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:459$1779'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:458$1778'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:457$1777'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:455$1776'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:454$1775'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:453$1774'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:452$1773'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:451$1772'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:449$1771'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:448$1770'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:447$1769'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:446$1768'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:445$1767'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:443$1766'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:442$1765'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:441$1764'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:440$1763'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:439$1762'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:437$1761'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:436$1760'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:435$1759'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:434$1758'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:433$1757'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:431$1756'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:430$1755'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:429$1754'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:428$1753'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:427$1752'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:425$1751'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:424$1750'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:423$1749'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:422$1748'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:421$1747'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:419$1746'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:418$1745'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:417$1744'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:416$1743'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:415$1742'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:413$1741'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:412$1740'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:411$1739'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:410$1738'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:409$1737'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:407$1736'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:406$1735'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:405$1734'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:404$1733'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:403$1732'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:401$1731'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:400$1730'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:399$1729'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:398$1728'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:397$1727'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:395$1726'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:394$1725'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:393$1724'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:392$1723'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:391$1722'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:389$1721'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:388$1720'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:387$1719'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:386$1718'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:385$1717'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:383$1716'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:382$1715'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:381$1714'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:380$1713'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:379$1712'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:377$1711'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:376$1710'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:375$1709'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:374$1708'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:373$1707'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:371$1706'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:370$1705'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:369$1704'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:368$1703'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:367$1702'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:365$1701'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:364$1700'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:363$1699'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:362$1698'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:361$1697'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:359$1696'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:358$1695'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:357$1694'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:356$1693'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:355$1692'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:353$1691'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:352$1690'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:351$1689'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:350$1688'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:349$1687'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:347$1686'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:346$1685'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:345$1684'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:344$1683'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:343$1682'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:341$1681'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:340$1680'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:339$1679'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:338$1678'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:337$1677'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:335$1676'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:334$1675'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:333$1674'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:332$1673'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:331$1672'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:329$1671'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:328$1670'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:327$1669'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:326$1668'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:325$1667'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:323$1666'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:322$1665'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:321$1664'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:320$1663'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:319$1662'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:317$1661'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:316$1660'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:315$1659'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:314$1658'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:313$1657'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:311$1656'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:310$1655'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:309$1654'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:308$1653'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:307$1652'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:305$1651'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:303$1650'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:302$1649'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:301$1648'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:300$1647'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:299$1646'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:298$1645'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:297$1644'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:295$1643'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:294$1642'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:293$1641'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:290$1640'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:287$1639'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:286$1638'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:285$1637'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:281$1636'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:277$1635'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:276$1634'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:275$1633'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:273$1632'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:272$1631'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:268$1630'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:264$1629'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:263$1628'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:261$1627'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:258$1626'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:256$1625'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:255$1624'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:254$1623'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:253$1622'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:252$1621'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:251$1620'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:250$1619'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:249$1618'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:248$1617'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:233$1616'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:232$1615'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:231$1614'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:230$1613'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:229$1612'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:222$1611'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:196$1610'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:195$1609'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:194$1608'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:193$1607'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:192$1606'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:185$1605'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:177$1604'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:176$1603'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:163$1602'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:160$1601'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:157$1600'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:156$1599'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:153$1598'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:152$1597'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:150$1596'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:147$1595'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:145$1594'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:142$1593'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:141$1592'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:139$1591'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:137$1590'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:136$1589'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:134$1588'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:131$1587'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:128$1586'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:124$1585'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:122$1584'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:120$1583'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:119$1582'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:110$1581'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:107$1580'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:103$1579'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:94$1578'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:90$1577'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:55$1576'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:52$1575'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:50$1574'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:47$1573'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:46$1572'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:45$1571'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:44$1570'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:42$1569'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:3361$1563'.
     1/1: $0\storage_1_dat1[9:0]
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:3356$1555'.
     1/3: $1$memwr$\storage_1$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:3358$859_EN[9:0]$1561
     2/3: $1$memwr$\storage_1$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:3358$859_DATA[9:0]$1560
     3/3: $1$memwr$\storage_1$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:3358$859_ADDR[3:0]$1559
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:3340$1553'.
     1/1: $0\storage_dat1[9:0]
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:3335$1545'.
     1/3: $1$memwr$\storage$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:3337$858_EN[9:0]$1551
     2/3: $1$memwr$\storage$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:3337$858_DATA[9:0]$1550
     3/3: $1$memwr$\storage$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:3337$858_ADDR[3:0]$1549
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:3321$1543'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:3298$1517'.
     1/12: $1$memwr$\mem_1$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:3306$857_EN[31:0]$1541
     2/12: $1$memwr$\mem_1$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:3306$857_DATA[31:0]$1540
     3/12: $1$memwr$\mem_1$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:3306$857_ADDR[9:0]$1539
     4/12: $1$memwr$\mem_1$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:3304$856_EN[31:0]$1538
     5/12: $1$memwr$\mem_1$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:3304$856_DATA[31:0]$1537
     6/12: $1$memwr$\mem_1$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:3304$856_ADDR[9:0]$1536
     7/12: $1$memwr$\mem_1$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:3302$855_EN[31:0]$1535
     8/12: $1$memwr$\mem_1$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:3302$855_DATA[31:0]$1534
     9/12: $1$memwr$\mem_1$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:3302$855_ADDR[9:0]$1533
    10/12: $1$memwr$\mem_1$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:3300$854_EN[31:0]$1532
    11/12: $1$memwr$\mem_1$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:3300$854_DATA[31:0]$1531
    12/12: $1$memwr$\mem_1$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:3300$854_ADDR[9:0]$1530
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:3283$1515'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
     1/169: $0\main_timer_value[31:0]
     2/169: $0\main_uart_rxfull_re[0:0]
     3/169: $0\main_uart_txempty_re[0:0]
     4/169: $0\main_uart_enable_re[0:0]
     5/169: $0\main_uart_pending_re[0:0]
     6/169: $0\main_uart_status_re[0:0]
     7/169: $0\main_uart_rxempty_re[0:0]
     8/169: $0\main_uart_txfull_re[0:0]
     9/169: $0\builder_csr_bankarray_interface4_bank_bus_dat_r[31:0]
    10/169: $0\main_timer_enable_re[0:0]
    11/169: $0\main_timer_pending_re[0:0]
    12/169: $0\main_timer_status_re[0:0]
    13/169: $0\main_timer_value_re[0:0]
    14/169: $0\main_timer_update_value_re[0:0]
    15/169: $0\main_timer_en_re[0:0]
    16/169: $0\main_timer_reload_re[0:0]
    17/169: $0\main_timer_load_re[0:0]
    18/169: $0\builder_csr_bankarray_interface3_bank_bus_dat_r[31:0]
    19/169: $0\builder_csr_bankarray_sel_r[0:0]
    20/169: $0\main__r_re[0:0]
    21/169: $0\main__w_re[0:0]
    22/169: $0\builder_csr_bankarray_interface2_bank_bus_dat_r[31:0]
    23/169: $0\builder_enable_re[0:0]
    24/169: $0\builder_pending_re[0:0]
    25/169: $0\builder_status_re[0:0]
    26/169: $0\main_edge_re[0:0]
    27/169: $0\main_mode_re[0:0]
    28/169: $0\main_out_re[0:0]
    29/169: $0\main_in_re[0:0]
    30/169: $0\main_oe_re[0:0]
    31/169: $0\builder_csr_bankarray_interface1_bank_bus_dat_r[31:0]
    32/169: $0\main_bus_errors_re[0:0]
    33/169: $0\main_scratch_re[0:0]
    34/169: $0\main_reset_re[0:0]
    35/169: $0\builder_csr_bankarray_interface0_bank_bus_dat_r[31:0]
    36/169: $0\builder_slave_sel_r[2:0]
    37/169: $0\builder_state[0:0]
    38/169: $0\main_eventsourceprocess31_trigger_d[0:0]
    39/169: $0\main_eventsourceprocess30_trigger_d[0:0]
    40/169: $0\main_eventsourceprocess29_trigger_d[0:0]
    41/169: $0\main_eventsourceprocess28_trigger_d[0:0]
    42/169: $0\main_eventsourceprocess27_trigger_d[0:0]
    43/169: $0\main_eventsourceprocess26_trigger_d[0:0]
    44/169: $0\main_eventsourceprocess25_trigger_d[0:0]
    45/169: $0\main_eventsourceprocess24_trigger_d[0:0]
    46/169: $0\main_eventsourceprocess23_trigger_d[0:0]
    47/169: $0\main_eventsourceprocess22_trigger_d[0:0]
    48/169: $0\main_eventsourceprocess21_trigger_d[0:0]
    49/169: $0\main_eventsourceprocess20_trigger_d[0:0]
    50/169: $0\main_eventsourceprocess19_trigger_d[0:0]
    51/169: $0\main_eventsourceprocess18_trigger_d[0:0]
    52/169: $0\main_eventsourceprocess17_trigger_d[0:0]
    53/169: $0\main_eventsourceprocess16_trigger_d[0:0]
    54/169: $0\main_eventsourceprocess15_trigger_d[0:0]
    55/169: $0\main_eventsourceprocess14_trigger_d[0:0]
    56/169: $0\main_eventsourceprocess13_trigger_d[0:0]
    57/169: $0\main_eventsourceprocess12_trigger_d[0:0]
    58/169: $0\main_eventsourceprocess11_trigger_d[0:0]
    59/169: $0\main_eventsourceprocess10_trigger_d[0:0]
    60/169: $0\main_eventsourceprocess9_trigger_d[0:0]
    61/169: $0\main_eventsourceprocess8_trigger_d[0:0]
    62/169: $0\main_eventsourceprocess7_trigger_d[0:0]
    63/169: $0\main_eventsourceprocess6_trigger_d[0:0]
    64/169: $0\main_eventsourceprocess5_trigger_d[0:0]
    65/169: $0\main_eventsourceprocess4_trigger_d[0:0]
    66/169: $0\main_eventsourceprocess3_trigger_d[0:0]
    67/169: $0\main_eventsourceprocess2_trigger_d[0:0]
    68/169: $0\main_eventsourceprocess1_trigger_d[0:0]
    69/169: $0\main_eventsourceprocess0_trigger_d[0:0]
    70/169: $0\main_in_pads_n_d31[0:0]
    71/169: $0\main_in_pads_n_d30[0:0]
    72/169: $0\main_in_pads_n_d29[0:0]
    73/169: $0\main_in_pads_n_d28[0:0]
    74/169: $0\main_in_pads_n_d27[0:0]
    75/169: $0\main_in_pads_n_d26[0:0]
    76/169: $0\main_in_pads_n_d25[0:0]
    77/169: $0\main_in_pads_n_d24[0:0]
    78/169: $0\main_in_pads_n_d23[0:0]
    79/169: $0\main_in_pads_n_d22[0:0]
    80/169: $0\main_in_pads_n_d21[0:0]
    81/169: $0\main_in_pads_n_d20[0:0]
    82/169: $0\main_in_pads_n_d19[0:0]
    83/169: $0\main_in_pads_n_d18[0:0]
    84/169: $0\main_in_pads_n_d17[0:0]
    85/169: $0\main_in_pads_n_d16[0:0]
    86/169: $0\main_in_pads_n_d15[0:0]
    87/169: $0\main_in_pads_n_d14[0:0]
    88/169: $0\main_in_pads_n_d13[0:0]
    89/169: $0\main_in_pads_n_d12[0:0]
    90/169: $0\main_in_pads_n_d11[0:0]
    91/169: $0\main_in_pads_n_d10[0:0]
    92/169: $0\main_in_pads_n_d9[0:0]
    93/169: $0\main_in_pads_n_d8[0:0]
    94/169: $0\main_in_pads_n_d7[0:0]
    95/169: $0\main_in_pads_n_d6[0:0]
    96/169: $0\main_in_pads_n_d5[0:0]
    97/169: $0\main_in_pads_n_d4[0:0]
    98/169: $0\main_in_pads_n_d3[0:0]
    99/169: $0\main_in_pads_n_d2[0:0]
   100/169: $0\main_in_pads_n_d1[0:0]
   101/169: $0\main_in_pads_n_d0[0:0]
   102/169: $0\main_timer_zero_trigger_d[0:0]
   103/169: $0\main_uart_rx_trigger_d[0:0]
   104/169: $0\main_uart_tx_trigger_d[0:0]
   105/169: $0\main_ram_bus_ram_bus_ack[0:0]
   106/169: $0\main_simsoc_ram_bus_ack[0:0]
   107/169: $0\builder_count[19:0]
   108/169: $0\builder_enable_storage[31:0]
   109/169: $0\builder_pending_r[31:0]
   110/169: $0\main_eventsourceprocess31_pending[0:0]
   111/169: $0\main_eventsourceprocess30_pending[0:0]
   112/169: $0\main_eventsourceprocess29_pending[0:0]
   113/169: $0\main_eventsourceprocess28_pending[0:0]
   114/169: $0\main_eventsourceprocess27_pending[0:0]
   115/169: $0\main_eventsourceprocess26_pending[0:0]
   116/169: $0\main_eventsourceprocess25_pending[0:0]
   117/169: $0\main_eventsourceprocess24_pending[0:0]
   118/169: $0\main_eventsourceprocess23_pending[0:0]
   119/169: $0\main_eventsourceprocess22_pending[0:0]
   120/169: $0\main_eventsourceprocess21_pending[0:0]
   121/169: $0\main_eventsourceprocess20_pending[0:0]
   122/169: $0\main_eventsourceprocess19_pending[0:0]
   123/169: $0\main_eventsourceprocess18_pending[0:0]
   124/169: $0\main_eventsourceprocess17_pending[0:0]
   125/169: $0\main_eventsourceprocess16_pending[0:0]
   126/169: $0\main_eventsourceprocess15_pending[0:0]
   127/169: $0\main_eventsourceprocess14_pending[0:0]
   128/169: $0\main_eventsourceprocess13_pending[0:0]
   129/169: $0\main_eventsourceprocess12_pending[0:0]
   130/169: $0\main_eventsourceprocess11_pending[0:0]
   131/169: $0\main_eventsourceprocess10_pending[0:0]
   132/169: $0\main_eventsourceprocess9_pending[0:0]
   133/169: $0\main_eventsourceprocess8_pending[0:0]
   134/169: $0\main_eventsourceprocess7_pending[0:0]
   135/169: $0\main_eventsourceprocess6_pending[0:0]
   136/169: $0\main_eventsourceprocess5_pending[0:0]
   137/169: $0\main_eventsourceprocess4_pending[0:0]
   138/169: $0\main_eventsourceprocess3_pending[0:0]
   139/169: $0\main_eventsourceprocess2_pending[0:0]
   140/169: $0\main_eventsourceprocess1_pending[0:0]
   141/169: $0\main_eventsourceprocess0_pending[0:0]
   142/169: $0\main_edge_storage[31:0]
   143/169: $0\main_mode_storage[31:0]
   144/169: $0\main_out_storage[31:0]
   145/169: $0\main_oe_storage[31:0]
   146/169: $0\main__w_storage[2:0]
   147/169: $0\main_timer_enable_storage[0:0]
   148/169: $0\main_timer_pending_r[0:0]
   149/169: $0\main_timer_zero_pending[0:0]
   150/169: $0\main_timer_value_status[31:0]
   151/169: $0\main_timer_update_value_storage[0:0]
   152/169: $0\main_timer_en_storage[0:0]
   153/169: $0\main_timer_reload_storage[31:0]
   154/169: $0\main_timer_load_storage[31:0]
   155/169: $0\main_uart_rx_fifo_consume[3:0]
   156/169: $0\main_uart_rx_fifo_produce[3:0]
   157/169: $0\main_uart_rx_fifo_level0[4:0]
   158/169: $0\main_uart_rx_fifo_readable[0:0]
   159/169: $0\main_uart_tx_fifo_consume[3:0]
   160/169: $0\main_uart_tx_fifo_produce[3:0]
   161/169: $0\main_uart_tx_fifo_level0[4:0]
   162/169: $0\main_uart_tx_fifo_readable[0:0]
   163/169: $0\main_uart_enable_storage[1:0]
   164/169: $0\main_uart_pending_r[1:0]
   165/169: $0\main_uart_rx_pending[0:0]
   166/169: $0\main_uart_tx_pending[0:0]
   167/169: $0\main_bus_errors[31:0]
   168/169: $0\main_scratch_storage[31:0]
   169/169: $0\main_reset_storage[1:0]
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2485$1409'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2444$1408'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2436$1407'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2428$1406'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2420$1405'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2412$1404'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2404$1403'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2396$1402'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2388$1401'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2380$1400'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2343$1394'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2336$1393'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2326$1390'.
     1/1: $0\builder_csr_bankarray_csrbank4_rxfull_re[0:0]
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2320$1386'.
     1/1: $0\builder_csr_bankarray_csrbank4_rxfull_we[0:0]
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2313$1383'.
     1/1: $0\builder_csr_bankarray_csrbank4_txempty_re[0:0]
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2307$1379'.
     1/1: $0\builder_csr_bankarray_csrbank4_txempty_we[0:0]
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2300$1375'.
     1/1: $0\builder_csr_bankarray_csrbank4_ev_enable0_we[0:0]
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2294$1372'.
     1/1: $0\builder_csr_bankarray_csrbank4_ev_enable0_re[0:0]
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2287$1369'.
     1/1: $0\builder_csr_bankarray_csrbank4_ev_pending_re[0:0]
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2281$1365'.
     1/1: $0\builder_csr_bankarray_csrbank4_ev_pending_we[0:0]
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2274$1362'.
     1/1: $0\builder_csr_bankarray_csrbank4_ev_status_re[0:0]
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2268$1358'.
     1/1: $0\builder_csr_bankarray_csrbank4_ev_status_we[0:0]
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2261$1354'.
     1/1: $0\builder_csr_bankarray_csrbank4_rxempty_we[0:0]
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2255$1351'.
     1/1: $0\builder_csr_bankarray_csrbank4_rxempty_re[0:0]
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2248$1347'.
     1/1: $0\builder_csr_bankarray_csrbank4_txfull_we[0:0]
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2242$1344'.
     1/1: $0\builder_csr_bankarray_csrbank4_txfull_re[0:0]
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2235$1341'.
     1/1: $0\main_uart_rxtx_re[0:0]
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2229$1337'.
     1/1: $0\main_uart_rxtx_we[0:0]
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2207$1333'.
     1/1: $0\builder_csr_bankarray_csrbank3_ev_enable0_re[0:0]
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2201$1329'.
     1/1: $0\builder_csr_bankarray_csrbank3_ev_enable0_we[0:0]
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2194$1325'.
     1/1: $0\builder_csr_bankarray_csrbank3_ev_pending_we[0:0]
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2188$1322'.
     1/1: $0\builder_csr_bankarray_csrbank3_ev_pending_re[0:0]
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2181$1318'.
     1/1: $0\builder_csr_bankarray_csrbank3_ev_status_we[0:0]
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2175$1315'.
     1/1: $0\builder_csr_bankarray_csrbank3_ev_status_re[0:0]
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2168$1312'.
     1/1: $0\builder_csr_bankarray_csrbank3_value_re[0:0]
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2162$1308'.
     1/1: $0\builder_csr_bankarray_csrbank3_value_we[0:0]
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2155$1305'.
     1/1: $0\builder_csr_bankarray_csrbank3_update_value0_re[0:0]
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2149$1301'.
     1/1: $0\builder_csr_bankarray_csrbank3_update_value0_we[0:0]
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2142$1297'.
     1/1: $0\builder_csr_bankarray_csrbank3_en0_we[0:0]
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2136$1294'.
     1/1: $0\builder_csr_bankarray_csrbank3_en0_re[0:0]
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2129$1291'.
     1/1: $0\builder_csr_bankarray_csrbank3_reload0_re[0:0]
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2123$1287'.
     1/1: $0\builder_csr_bankarray_csrbank3_reload0_we[0:0]
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2116$1283'.
     1/1: $0\builder_csr_bankarray_csrbank3_load0_we[0:0]
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2110$1280'.
     1/1: $0\builder_csr_bankarray_csrbank3_load0_re[0:0]
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2101$1278'.
     1/1: $0\builder_csr_bankarray_sram_bus_dat_r[31:0]
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2087$1274'.
     1/1: $0\builder_csr_bankarray_csrbank2_r_re[0:0]
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2081$1270'.
     1/1: $0\builder_csr_bankarray_csrbank2_r_we[0:0]
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2074$1266'.
     1/1: $0\builder_csr_bankarray_csrbank2_w0_we[0:0]
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2068$1263'.
     1/1: $0\builder_csr_bankarray_csrbank2_w0_re[0:0]
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1996$1261'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1959$1260'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1947$1256'.
     1/1: $0\builder_csr_bankarray_csrbank1_ev_enable0_we[0:0]
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1941$1253'.
     1/1: $0\builder_csr_bankarray_csrbank1_ev_enable0_re[0:0]
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1934$1250'.
     1/1: $0\builder_csr_bankarray_csrbank1_ev_pending_re[0:0]
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1928$1246'.
     1/1: $0\builder_csr_bankarray_csrbank1_ev_pending_we[0:0]
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1921$1243'.
     1/1: $0\builder_csr_bankarray_csrbank1_ev_status_re[0:0]
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1915$1239'.
     1/1: $0\builder_csr_bankarray_csrbank1_ev_status_we[0:0]
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1908$1235'.
     1/1: $0\builder_csr_bankarray_csrbank1_edge0_we[0:0]
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1902$1232'.
     1/1: $0\builder_csr_bankarray_csrbank1_edge0_re[0:0]
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1895$1229'.
     1/1: $0\builder_csr_bankarray_csrbank1_mode0_re[0:0]
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1889$1225'.
     1/1: $0\builder_csr_bankarray_csrbank1_mode0_we[0:0]
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1882$1221'.
     1/1: $0\builder_csr_bankarray_csrbank1_out0_we[0:0]
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1876$1218'.
     1/1: $0\builder_csr_bankarray_csrbank1_out0_re[0:0]
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1869$1214'.
     1/1: $0\builder_csr_bankarray_csrbank1_in_we[0:0]
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1863$1211'.
     1/1: $0\builder_csr_bankarray_csrbank1_in_re[0:0]
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1856$1208'.
     1/1: $0\builder_csr_bankarray_csrbank1_oe0_re[0:0]
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1850$1204'.
     1/1: $0\builder_csr_bankarray_csrbank1_oe0_we[0:0]
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1837$1202'.
     1/1: $0\main_soc_rst[0:0]
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1831$1198'.
     1/1: $0\builder_csr_bankarray_csrbank0_bus_errors_we[0:0]
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1825$1195'.
     1/1: $0\builder_csr_bankarray_csrbank0_bus_errors_re[0:0]
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1818$1192'.
     1/1: $0\builder_csr_bankarray_csrbank0_scratch0_re[0:0]
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1812$1188'.
     1/1: $0\builder_csr_bankarray_csrbank0_scratch0_we[0:0]
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1805$1184'.
     1/1: $0\builder_csr_bankarray_csrbank0_reset0_we[0:0]
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1799$1181'.
     1/1: $0\builder_csr_bankarray_csrbank0_reset0_re[0:0]
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1790$1178'.
     1/1: $0\builder_error[0:0]
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1782$1169'.
     1/1: $0\builder_shared_dat_r[31:0]
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1774$1164'.
     1/1: $0\builder_shared_ack[0:0]
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1744$1157'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1719$1149'.
     1/1: $0\builder_simsoc_we[0:0]
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1707$1147'.
     1/1: $0\builder_simsoc_adr[13:0]
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1697$1146'.
     1/1: $0\builder_simsoc_wishbone_ack[0:0]
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1687$1145'.
     1/1: $0\builder_simsoc_wishbone_dat_r[31:0]
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1677$1144'.
     1/1: $0\builder_simsoc_dat_w[31:0]
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1663$1142'.
     1/1: $0\builder_next_state[0:0]
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1624$1077'.
     1/1: $0\main_eventsourceprocess31_clear[0:0]
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1616$1075'.
     1/1: $0\main_eventsourceprocess30_clear[0:0]
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1608$1073'.
     1/1: $0\main_eventsourceprocess29_clear[0:0]
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1600$1071'.
     1/1: $0\main_eventsourceprocess28_clear[0:0]
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1592$1069'.
     1/1: $0\main_eventsourceprocess27_clear[0:0]
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1584$1067'.
     1/1: $0\main_eventsourceprocess26_clear[0:0]
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1576$1065'.
     1/1: $0\main_eventsourceprocess25_clear[0:0]
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1568$1063'.
     1/1: $0\main_eventsourceprocess24_clear[0:0]
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1560$1061'.
     1/1: $0\main_eventsourceprocess23_clear[0:0]
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1552$1059'.
     1/1: $0\main_eventsourceprocess22_clear[0:0]
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1544$1057'.
     1/1: $0\main_eventsourceprocess21_clear[0:0]
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1536$1055'.
     1/1: $0\main_eventsourceprocess20_clear[0:0]
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1528$1053'.
     1/1: $0\main_eventsourceprocess19_clear[0:0]
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1520$1051'.
     1/1: $0\main_eventsourceprocess18_clear[0:0]
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1512$1049'.
     1/1: $0\main_eventsourceprocess17_clear[0:0]
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1504$1047'.
     1/1: $0\main_eventsourceprocess16_clear[0:0]
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1496$1045'.
     1/1: $0\main_eventsourceprocess15_clear[0:0]
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1488$1043'.
     1/1: $0\main_eventsourceprocess14_clear[0:0]
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1480$1041'.
     1/1: $0\main_eventsourceprocess13_clear[0:0]
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1472$1039'.
     1/1: $0\main_eventsourceprocess12_clear[0:0]
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1464$1037'.
     1/1: $0\main_eventsourceprocess11_clear[0:0]
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1456$1035'.
     1/1: $0\main_eventsourceprocess10_clear[0:0]
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1448$1033'.
     1/1: $0\main_eventsourceprocess9_clear[0:0]
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1440$1031'.
     1/1: $0\main_eventsourceprocess8_clear[0:0]
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1432$1029'.
     1/1: $0\main_eventsourceprocess7_clear[0:0]
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1424$1027'.
     1/1: $0\main_eventsourceprocess6_clear[0:0]
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1416$1025'.
     1/1: $0\main_eventsourceprocess5_clear[0:0]
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1408$1023'.
     1/1: $0\main_eventsourceprocess4_clear[0:0]
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1400$1021'.
     1/1: $0\main_eventsourceprocess3_clear[0:0]
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1392$1019'.
     1/1: $0\main_eventsourceprocess2_clear[0:0]
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1384$1017'.
     1/1: $0\main_eventsourceprocess1_clear[0:0]
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1376$1015'.
     1/1: $0\main_eventsourceprocess0_clear[0:0]
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1366$1012'.
     1/1: $0\main_eventsourceprocess31_trigger[0:0]
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1358$1009'.
     1/1: $0\main_eventsourceprocess30_trigger[0:0]
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1350$1006'.
     1/1: $0\main_eventsourceprocess29_trigger[0:0]
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1342$1003'.
     1/1: $0\main_eventsourceprocess28_trigger[0:0]
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1334$1000'.
     1/1: $0\main_eventsourceprocess27_trigger[0:0]
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1326$997'.
     1/1: $0\main_eventsourceprocess26_trigger[0:0]
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1318$994'.
     1/1: $0\main_eventsourceprocess25_trigger[0:0]
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1310$991'.
     1/1: $0\main_eventsourceprocess24_trigger[0:0]
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1302$988'.
     1/1: $0\main_eventsourceprocess23_trigger[0:0]
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1294$985'.
     1/1: $0\main_eventsourceprocess22_trigger[0:0]
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1286$982'.
     1/1: $0\main_eventsourceprocess21_trigger[0:0]
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1278$979'.
     1/1: $0\main_eventsourceprocess20_trigger[0:0]
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1270$976'.
     1/1: $0\main_eventsourceprocess19_trigger[0:0]
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1262$973'.
     1/1: $0\main_eventsourceprocess18_trigger[0:0]
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1254$970'.
     1/1: $0\main_eventsourceprocess17_trigger[0:0]
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1246$967'.
     1/1: $0\main_eventsourceprocess16_trigger[0:0]
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1238$964'.
     1/1: $0\main_eventsourceprocess15_trigger[0:0]
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1230$961'.
     1/1: $0\main_eventsourceprocess14_trigger[0:0]
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1222$958'.
     1/1: $0\main_eventsourceprocess13_trigger[0:0]
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1214$955'.
     1/1: $0\main_eventsourceprocess12_trigger[0:0]
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1206$952'.
     1/1: $0\main_eventsourceprocess11_trigger[0:0]
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1198$949'.
     1/1: $0\main_eventsourceprocess10_trigger[0:0]
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1190$946'.
     1/1: $0\main_eventsourceprocess9_trigger[0:0]
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1182$943'.
     1/1: $0\main_eventsourceprocess8_trigger[0:0]
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1174$940'.
     1/1: $0\main_eventsourceprocess7_trigger[0:0]
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1166$937'.
     1/1: $0\main_eventsourceprocess6_trigger[0:0]
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1158$934'.
     1/1: $0\main_eventsourceprocess5_trigger[0:0]
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1150$931'.
     1/1: $0\main_eventsourceprocess4_trigger[0:0]
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1142$928'.
     1/1: $0\main_eventsourceprocess3_trigger[0:0]
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1134$925'.
     1/1: $0\main_eventsourceprocess2_trigger[0:0]
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1126$922'.
     1/1: $0\main_eventsourceprocess1_trigger[0:0]
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1118$919'.
     1/1: $0\main_eventsourceprocess0_trigger[0:0]
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1083$918'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1048$917'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1040$916'.
     1/1: $0\main_sda1[0:0]
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1032$915'.
     1/1: $0\i2c0_sda_out[0:0]
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1018$912'.
     1/1: $0\main_timer_zero_clear[0:0]
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:999$904'.
     1/1: $0\main_uart_rx_fifo_wrport_adr[3:0]
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:967$893'.
     1/1: $0\main_uart_tx_fifo_wrport_adr[3:0]
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:942$884'.
     1/1: $0\main_uart_rx_clear[0:0]
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:934$882'.
     1/1: $0\main_uart_tx_clear[0:0]
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:886$863'.
Creating decoders for process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:867$861'.
Creating decoders for process `\picorv32_pcpi_mul.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:2302$754'.
     1/3: $0\pcpi_ready[0:0]
     2/3: $0\pcpi_wr[0:0]
     3/3: $0\pcpi_rd[31:0]
Creating decoders for process `\picorv32_pcpi_mul.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:2268$749'.
     1/7: $0\mul_finish[0:0]
     2/7: $0\mul_waiting[0:0]
     3/7: $0\mul_counter[6:0]
     4/7: $0\rdx[63:0]
     5/7: $0\rd[63:0]
     6/7: $0\rs2[63:0]
     7/7: $0\rs1[63:0]
Creating decoders for process `\picorv32_pcpi_mul.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:2244$711'.
Creating decoders for process `\picorv32_pcpi_mul.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:2216$705'.
     1/4: $0\instr_mulhu[0:0]
     2/4: $0\instr_mulhsu[0:0]
     3/4: $0\instr_mulh[0:0]
     4/4: $0\instr_mul[0:0]
Creating decoders for process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1397$2472'.
     1/86: $23\next_irq_pending[2:2]
     2/86: $22\next_irq_pending[2:2]
     3/86: $21\next_irq_pending[2:2]
     4/86: $20\next_irq_pending[2:2]
     5/86: $19\next_irq_pending[2:2]
     6/86: $18\next_irq_pending[2:2]
     7/86: $17\next_irq_pending[2:2]
     8/86: $16\next_irq_pending[0:0]
     9/86: $15\next_irq_pending[0:0]
    10/86: $14\next_irq_pending[31:0] [0]
    11/86: $14\next_irq_pending[31:0] [31:1]
    12/86: $2\next_irq_pending[31:0] [31:2]
    13/86: $3\set_mem_do_rdata[0:0]
    14/86: $2\next_irq_pending[31:0] [1]
    15/86: $3\set_mem_do_wdata[0:0]
    16/86: $2\next_irq_pending[31:0] [0]
    17/86: $4\set_mem_do_rinst[0:0]
    18/86: $3\set_mem_do_rinst[0:0]
    19/86: $4\set_mem_do_wdata[0:0]
    20/86: $12\next_irq_pending[1:1]
    21/86: $11\next_irq_pending[1:1]
    22/86: $10\next_irq_pending[1:1]
    23/86: $4\set_mem_do_rdata[0:0]
    24/86: $8\next_irq_pending[1:1]
    25/86: $7\next_irq_pending[1:1]
    26/86: $6\next_irq_pending[1:1]
    27/86: $5\next_irq_pending[1:1]
    28/86: $4\next_irq_pending[1:1]
    29/86: $13\next_irq_pending[1:1]
    30/86: $5\set_mem_do_rinst[0:0]
    31/86: $9\next_irq_pending[1:1]
    32/86: $3\next_irq_pending[31:0]
    33/86: $3\current_pc[31:0]
    34/86: $2\current_pc[31:0]
    35/86: $2\set_mem_do_wdata[0:0]
    36/86: $2\set_mem_do_rdata[0:0]
    37/86: $2\set_mem_do_rinst[0:0]
    38/86: $1\next_irq_pending[31:0]
    39/86: $1\current_pc[31:0]
    40/86: $1\set_mem_do_wdata[0:0]
    41/86: $1\set_mem_do_rdata[0:0]
    42/86: $1\set_mem_do_rinst[0:0]
    43/86: $0\trace_data[35:0]
    44/86: $0\count_cycle[63:0]
    45/86: $0\pcpi_timeout[0:0]
    46/86: $0\trace_valid[0:0]
    47/86: $0\do_waitirq[0:0]
    48/86: $0\decoder_pseudo_trigger[0:0]
    49/86: $0\decoder_trigger[0:0]
    50/86: $0\alu_wait_2[0:0]
    51/86: $0\alu_wait[0:0]
    52/86: $0\reg_out[31:0]
    53/86: $0\reg_sh[4:0]
    54/86: $0\trap[0:0]
    55/86: $0\pcpi_timeout_counter[3:0]
    56/86: $0\latched_rd[5:0]
    57/86: $0\latched_is_lb[0:0]
    58/86: $0\latched_is_lh[0:0]
    59/86: $0\latched_is_lu[0:0]
    60/86: $0\latched_trace[0:0]
    61/86: $0\latched_compr[0:0]
    62/86: $0\latched_branch[0:0]
    63/86: $0\latched_stalu[0:0]
    64/86: $0\latched_store[0:0]
    65/86: $0\irq_state[1:0]
    66/86: $0\cpu_state[7:0]
    67/86: $0\dbg_rs2val_valid[0:0]
    68/86: $0\dbg_rs1val_valid[0:0]
    69/86: $0\dbg_rs2val[31:0]
    70/86: $0\dbg_rs1val[31:0]
    71/86: $0\mem_do_wdata[0:0]
    72/86: $0\mem_do_rdata[0:0]
    73/86: $0\mem_do_rinst[0:0]
    74/86: $0\mem_do_prefetch[0:0]
    75/86: $0\mem_wordsize[1:0]
    76/86: $0\timer[31:0]
    77/86: $0\irq_mask[31:0]
    78/86: $0\irq_active[0:0]
    79/86: $0\irq_delay[0:0]
    80/86: $0\reg_op2[31:0]
    81/86: $0\reg_op1[31:0]
    82/86: $0\reg_next_pc[31:0]
    83/86: $0\reg_pc[31:0]
    84/86: $0\count_instr[63:0]
    85/86: $0\eoi[31:0]
    86/86: $0\pcpi_valid[0:0]
Creating decoders for process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1343$2456'.
Creating decoders for process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1332$2447'.
     1/3: $1$memwr$\cpuregs$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1339$1983_EN[31:0]$2455
     2/3: $1$memwr$\cpuregs$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1339$1983_DATA[31:0]$2454
     3/3: $1$memwr$\cpuregs$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1339$1983_ADDR[5:0]$2453
Creating decoders for process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1304$2435'.
     1/4: $2\cpuregs_write[0:0]
     2/4: $2\cpuregs_wrdata[31:0]
     3/4: $1\cpuregs_wrdata[31:0]
     4/4: $1\cpuregs_write[0:0]
Creating decoders for process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1290$2430'.
     1/2: $2\clear_prefetched_high_word[0:0]
     2/2: $1\clear_prefetched_high_word[0:0]
Creating decoders for process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1288$2429'.
Creating decoders for process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1244$2407'.
     1/2: $1\alu_out[31:0]
     2/2: $1\alu_out_0[0:0]
Creating decoders for process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1181$2395'.
     1/8: $8\dbg_ascii_state[127:0]
     2/8: $7\dbg_ascii_state[127:0]
     3/8: $6\dbg_ascii_state[127:0]
     4/8: $5\dbg_ascii_state[127:0]
     5/8: $4\dbg_ascii_state[127:0]
     6/8: $3\dbg_ascii_state[127:0]
     7/8: $2\dbg_ascii_state[127:0]
     8/8: $1\dbg_ascii_state[127:0]
Creating decoders for process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:856$2135'.
     1/76: $0\decoded_rs1[5:0] [5]
     2/76: $0\decoded_imm_j[31:0] [10]
     3/76: $0\decoded_imm_j[31:0] [7]
     4/76: $0\decoded_imm_j[31:0] [6]
     5/76: $0\decoded_imm_j[31:0] [3:1]
     6/76: $0\decoded_imm_j[31:0] [5]
     7/76: $0\decoded_imm_j[31:0] [9:8]
     8/76: $0\decoded_imm_j[31:0] [31:20]
     9/76: $0\decoded_imm_j[31:0] [4]
    10/76: $0\decoded_imm_j[31:0] [11]
    11/76: $0\decoded_imm_j[31:0] [0]
    12/76: $0\decoded_rs1[5:0] [4:0]
    13/76: $0\is_lui_auipc_jal_jalr_addi_add_sub[0:0]
    14/76: $0\is_alu_reg_reg[0:0]
    15/76: $0\is_alu_reg_imm[0:0]
    16/76: $0\is_beq_bne_blt_bge_bltu_bgeu[0:0]
    17/76: $0\is_sll_srl_sra[0:0]
    18/76: $0\is_sb_sh_sw[0:0]
    19/76: $0\is_jalr_addi_slti_sltiu_xori_ori_andi[0:0]
    20/76: $0\is_slli_srli_srai[0:0]
    21/76: $0\is_lb_lh_lw_lbu_lhu[0:0]
    22/76: $0\compressed_instr[0:0]
    23/76: $0\is_compare[0:0]
    24/76: $0\decoded_imm[31:0]
    25/76: $0\decoded_rs2[5:0]
    26/76: $0\decoded_imm_j[31:0] [19:12]
    27/76: $0\decoded_rd[5:0]
    28/76: $0\instr_timer[0:0]
    29/76: $0\instr_waitirq[0:0]
    30/76: $0\instr_maskirq[0:0]
    31/76: $0\instr_retirq[0:0]
    32/76: $0\instr_setq[0:0]
    33/76: $0\instr_getq[0:0]
    34/76: $0\instr_ecall_ebreak[0:0]
    35/76: $0\instr_rdinstrh[0:0]
    36/76: $0\instr_rdinstr[0:0]
    37/76: $0\instr_rdcycleh[0:0]
    38/76: $0\instr_rdcycle[0:0]
    39/76: $0\instr_and[0:0]
    40/76: $0\instr_or[0:0]
    41/76: $0\instr_sra[0:0]
    42/76: $0\instr_srl[0:0]
    43/76: $0\instr_xor[0:0]
    44/76: $0\instr_sltu[0:0]
    45/76: $0\instr_slt[0:0]
    46/76: $0\instr_sll[0:0]
    47/76: $0\instr_sub[0:0]
    48/76: $0\instr_add[0:0]
    49/76: $0\instr_srai[0:0]
    50/76: $0\instr_srli[0:0]
    51/76: $0\instr_slli[0:0]
    52/76: $0\instr_andi[0:0]
    53/76: $0\instr_ori[0:0]
    54/76: $0\instr_xori[0:0]
    55/76: $0\instr_sltiu[0:0]
    56/76: $0\instr_slti[0:0]
    57/76: $0\instr_addi[0:0]
    58/76: $0\instr_sw[0:0]
    59/76: $0\instr_sh[0:0]
    60/76: $0\instr_sb[0:0]
    61/76: $0\instr_lhu[0:0]
    62/76: $0\instr_lbu[0:0]
    63/76: $0\instr_lw[0:0]
    64/76: $0\instr_lh[0:0]
    65/76: $0\instr_lb[0:0]
    66/76: $0\instr_bgeu[0:0]
    67/76: $0\instr_bltu[0:0]
    68/76: $0\instr_bge[0:0]
    69/76: $0\instr_blt[0:0]
    70/76: $0\instr_bne[0:0]
    71/76: $0\instr_beq[0:0]
    72/76: $0\instr_jalr[0:0]
    73/76: $0\instr_jal[0:0]
    74/76: $0\instr_auipc[0:0]
    75/76: $0\instr_lui[0:0]
    76/76: $0\pcpi_insn[31:0]
Creating decoders for process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:807$2133'.
     1/13: $3\dbg_insn_opcode[31:0]
     2/13: $2\dbg_insn_rd[4:0]
     3/13: $2\dbg_insn_rs2[4:0]
     4/13: $2\dbg_insn_rs1[4:0]
     5/13: $2\dbg_insn_opcode[31:0]
     6/13: $2\dbg_insn_imm[31:0]
     7/13: $2\dbg_ascii_instr[63:0]
     8/13: $1\dbg_insn_rd[4:0]
     9/13: $1\dbg_insn_rs2[4:0]
    10/13: $1\dbg_insn_rs1[4:0]
    11/13: $1\dbg_insn_imm[31:0]
    12/13: $1\dbg_ascii_instr[63:0]
    13/13: $1\dbg_insn_opcode[31:0]
Creating decoders for process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:776$2129'.
     1/8: $0\cached_insn_rd[4:0]
     2/8: $0\cached_insn_rs2[4:0]
     3/8: $0\cached_insn_rs1[4:0]
     4/8: $0\cached_insn_opcode[31:0]
     5/8: $0\cached_insn_imm[31:0]
     6/8: $0\cached_ascii_instr[63:0]
     7/8: $0\dbg_valid_insn[0:0]
     8/8: $0\dbg_insn_addr[31:0]
Creating decoders for process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:700$2128'.
     1/47: $47\new_ascii_instr[63:0]
     2/47: $46\new_ascii_instr[63:0]
     3/47: $45\new_ascii_instr[63:0]
     4/47: $44\new_ascii_instr[63:0]
     5/47: $43\new_ascii_instr[63:0]
     6/47: $42\new_ascii_instr[63:0]
     7/47: $41\new_ascii_instr[63:0]
     8/47: $40\new_ascii_instr[63:0]
     9/47: $39\new_ascii_instr[63:0]
    10/47: $38\new_ascii_instr[63:0]
    11/47: $37\new_ascii_instr[63:0]
    12/47: $36\new_ascii_instr[63:0]
    13/47: $35\new_ascii_instr[63:0]
    14/47: $34\new_ascii_instr[63:0]
    15/47: $33\new_ascii_instr[63:0]
    16/47: $32\new_ascii_instr[63:0]
    17/47: $31\new_ascii_instr[63:0]
    18/47: $30\new_ascii_instr[63:0]
    19/47: $29\new_ascii_instr[63:0]
    20/47: $28\new_ascii_instr[63:0]
    21/47: $27\new_ascii_instr[63:0]
    22/47: $26\new_ascii_instr[63:0]
    23/47: $25\new_ascii_instr[63:0]
    24/47: $24\new_ascii_instr[63:0]
    25/47: $23\new_ascii_instr[63:0]
    26/47: $22\new_ascii_instr[63:0]
    27/47: $21\new_ascii_instr[63:0]
    28/47: $20\new_ascii_instr[63:0]
    29/47: $19\new_ascii_instr[63:0]
    30/47: $18\new_ascii_instr[63:0]
    31/47: $17\new_ascii_instr[63:0]
    32/47: $16\new_ascii_instr[63:0]
    33/47: $15\new_ascii_instr[63:0]
    34/47: $14\new_ascii_instr[63:0]
    35/47: $13\new_ascii_instr[63:0]
    36/47: $12\new_ascii_instr[63:0]
    37/47: $11\new_ascii_instr[63:0]
    38/47: $10\new_ascii_instr[63:0]
    39/47: $9\new_ascii_instr[63:0]
    40/47: $8\new_ascii_instr[63:0]
    41/47: $7\new_ascii_instr[63:0]
    42/47: $6\new_ascii_instr[63:0]
    43/47: $5\new_ascii_instr[63:0]
    44/47: $4\new_ascii_instr[63:0]
    45/47: $3\new_ascii_instr[63:0]
    46/47: $2\new_ascii_instr[63:0]
    47/47: $1\new_ascii_instr[63:0]
Creating decoders for process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:565$2104'.
     1/9: $0\mem_16bit_buffer[15:0]
     2/9: $0\prefetched_high_word[0:0]
     3/9: $0\mem_la_secondword[0:0]
     4/9: $0\mem_state[1:0]
     5/9: $0\mem_wstrb[3:0]
     6/9: $0\mem_wdata[31:0]
     7/9: $0\mem_addr[31:0]
     8/9: $0\mem_instr[0:0]
     9/9: $0\mem_valid[0:0]
Creating decoders for process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1234$2653'.
Creating decoders for process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:430$2066'.
     1/9: $0\mem_rdata_q[31:0] [31]
     2/9: $0\mem_rdata_q[31:0] [7]
     3/9: $0\mem_rdata_q[31:0] [24:20]
     4/9: $0\mem_rdata_q[31:0] [19:15]
     5/9: $0\mem_rdata_q[31:0] [6:0]
     6/9: $0\mem_rdata_q[31:0] [14:12]
     7/9: $0\mem_rdata_q[31:0] [11:8]
     8/9: $0\mem_rdata_q[31:0] [30:25]
     9/9: $0\next_insn_opcode[31:0]
Creating decoders for process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:401$2063'.
     1/5: $3\mem_rdata_word[31:0]
     2/5: $2\mem_rdata_word[31:0]
     3/5: $1\mem_rdata_word[31:0]
     4/5: $1\mem_la_wstrb[3:0]
     5/5: $1\mem_la_wdata[31:0]
Creating decoders for process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:390$2058'.
     1/2: $0\last_mem_valid[0:0]
     2/2: $0\mem_la_firstword_reg[0:0]
Creating decoders for process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:325$1984'.
     1/2: $1\pcpi_int_rd[31:0]
     2/2: $1\pcpi_int_wr[0:0]
Creating decoders for process `\picorv32_pcpi_div.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:2459$792'.
     1/9: $0\pcpi_rd[31:0]
     2/9: $0\pcpi_wr[0:0]
     3/9: $0\pcpi_ready[0:0]
     4/9: $0\outsign[0:0]
     5/9: $0\running[0:0]
     6/9: $0\quotient_msk[31:0]
     7/9: $0\quotient[31:0]
     8/9: $0\divisor[62:0]
     9/9: $0\dividend[31:0]
Creating decoders for process `\picorv32_pcpi_div.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:2433$782'.
     1/4: $0\instr_remu[0:0]
     2/4: $0\instr_rem[0:0]
     3/4: $0\instr_divu[0:0]
     4/4: $0\instr_div[0:0]

5.18.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\sim.\builder_simsoc_wishbone_err' from process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:616$1823'.
No latch inferred for signal `\sim.\main_uart_rx_fifo_replace' from process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:230$1613'.
No latch inferred for signal `\sim.\main_uart_tx_fifo_replace' from process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:193$1607'.
No latch inferred for signal `\sim.\main_uart_tx_fifo_sink_last' from process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:177$1604'.
No latch inferred for signal `\sim.\main_uart_tx_fifo_sink_first' from process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:176$1603'.
No latch inferred for signal `\sim.\main_source_last' from process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:120$1583'.
No latch inferred for signal `\sim.\main_source_first' from process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:119$1582'.
No latch inferred for signal `\sim.\main_ram_bus_ram_bus_err' from process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:107$1580'.
No latch inferred for signal `\sim.\main_simsoc_ram_bus_err' from process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:94$1578'.
No latch inferred for signal `\sim.\main_in_status' from process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2444$1408'.
Removing init bit 1'0 for non-memory siginal `\sim.\main_in_status [0]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2444$1408`.
Removing init bit 1'0 for non-memory siginal `\sim.\main_in_status [1]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2444$1408`.
Removing init bit 1'0 for non-memory siginal `\sim.\main_in_status [2]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2444$1408`.
Removing init bit 1'0 for non-memory siginal `\sim.\main_in_status [3]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2444$1408`.
Removing init bit 1'0 for non-memory siginal `\sim.\main_in_status [4]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2444$1408`.
Removing init bit 1'0 for non-memory siginal `\sim.\main_in_status [5]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2444$1408`.
Removing init bit 1'0 for non-memory siginal `\sim.\main_in_status [6]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2444$1408`.
Removing init bit 1'0 for non-memory siginal `\sim.\main_in_status [7]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2444$1408`.
Removing init bit 1'0 for non-memory siginal `\sim.\main_in_status [8]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2444$1408`.
Removing init bit 1'0 for non-memory siginal `\sim.\main_in_status [9]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2444$1408`.
Removing init bit 1'0 for non-memory siginal `\sim.\main_in_status [10]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2444$1408`.
Removing init bit 1'0 for non-memory siginal `\sim.\main_in_status [11]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2444$1408`.
Removing init bit 1'0 for non-memory siginal `\sim.\main_in_status [12]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2444$1408`.
Removing init bit 1'0 for non-memory siginal `\sim.\main_in_status [13]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2444$1408`.
Removing init bit 1'0 for non-memory siginal `\sim.\main_in_status [14]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2444$1408`.
Removing init bit 1'0 for non-memory siginal `\sim.\main_in_status [15]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2444$1408`.
Removing init bit 1'0 for non-memory siginal `\sim.\main_in_status [16]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2444$1408`.
Removing init bit 1'0 for non-memory siginal `\sim.\main_in_status [17]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2444$1408`.
Removing init bit 1'0 for non-memory siginal `\sim.\main_in_status [18]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2444$1408`.
Removing init bit 1'0 for non-memory siginal `\sim.\main_in_status [19]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2444$1408`.
Removing init bit 1'0 for non-memory siginal `\sim.\main_in_status [20]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2444$1408`.
Removing init bit 1'0 for non-memory siginal `\sim.\main_in_status [21]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2444$1408`.
Removing init bit 1'0 for non-memory siginal `\sim.\main_in_status [22]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2444$1408`.
Removing init bit 1'0 for non-memory siginal `\sim.\main_in_status [23]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2444$1408`.
Removing init bit 1'0 for non-memory siginal `\sim.\main_in_status [24]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2444$1408`.
Removing init bit 1'0 for non-memory siginal `\sim.\main_in_status [25]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2444$1408`.
Removing init bit 1'0 for non-memory siginal `\sim.\main_in_status [26]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2444$1408`.
Removing init bit 1'0 for non-memory siginal `\sim.\main_in_status [27]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2444$1408`.
Removing init bit 1'0 for non-memory siginal `\sim.\main_in_status [28]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2444$1408`.
Removing init bit 1'0 for non-memory siginal `\sim.\main_in_status [29]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2444$1408`.
Removing init bit 1'0 for non-memory siginal `\sim.\main_in_status [30]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2444$1408`.
Removing init bit 1'0 for non-memory siginal `\sim.\main_in_status [31]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2444$1408`.
No latch inferred for signal `\sim.\builder_array_muxed7' from process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2436$1407'.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_array_muxed7 [0]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2436$1407`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_array_muxed7 [1]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2436$1407`.
No latch inferred for signal `\sim.\builder_array_muxed6' from process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2428$1406'.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_array_muxed6 [0]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2428$1406`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_array_muxed6 [1]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2428$1406`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_array_muxed6 [2]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2428$1406`.
No latch inferred for signal `\sim.\builder_array_muxed5' from process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2420$1405'.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_array_muxed5` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2420$1405`.
No latch inferred for signal `\sim.\builder_array_muxed4' from process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2412$1404'.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_array_muxed4` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2412$1404`.
No latch inferred for signal `\sim.\builder_array_muxed3' from process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2404$1403'.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_array_muxed3` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2404$1403`.
No latch inferred for signal `\sim.\builder_array_muxed2' from process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2396$1402'.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_array_muxed2 [0]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2396$1402`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_array_muxed2 [1]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2396$1402`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_array_muxed2 [2]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2396$1402`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_array_muxed2 [3]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2396$1402`.
No latch inferred for signal `\sim.\builder_array_muxed1' from process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2388$1401'.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_array_muxed1 [0]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2388$1401`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_array_muxed1 [1]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2388$1401`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_array_muxed1 [2]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2388$1401`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_array_muxed1 [3]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2388$1401`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_array_muxed1 [4]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2388$1401`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_array_muxed1 [5]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2388$1401`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_array_muxed1 [6]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2388$1401`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_array_muxed1 [7]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2388$1401`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_array_muxed1 [8]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2388$1401`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_array_muxed1 [9]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2388$1401`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_array_muxed1 [10]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2388$1401`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_array_muxed1 [11]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2388$1401`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_array_muxed1 [12]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2388$1401`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_array_muxed1 [13]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2388$1401`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_array_muxed1 [14]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2388$1401`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_array_muxed1 [15]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2388$1401`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_array_muxed1 [16]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2388$1401`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_array_muxed1 [17]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2388$1401`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_array_muxed1 [18]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2388$1401`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_array_muxed1 [19]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2388$1401`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_array_muxed1 [20]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2388$1401`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_array_muxed1 [21]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2388$1401`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_array_muxed1 [22]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2388$1401`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_array_muxed1 [23]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2388$1401`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_array_muxed1 [24]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2388$1401`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_array_muxed1 [25]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2388$1401`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_array_muxed1 [26]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2388$1401`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_array_muxed1 [27]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2388$1401`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_array_muxed1 [28]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2388$1401`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_array_muxed1 [29]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2388$1401`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_array_muxed1 [30]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2388$1401`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_array_muxed1 [31]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2388$1401`.
No latch inferred for signal `\sim.\builder_array_muxed0' from process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2380$1400'.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_array_muxed0 [0]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2380$1400`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_array_muxed0 [1]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2380$1400`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_array_muxed0 [2]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2380$1400`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_array_muxed0 [3]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2380$1400`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_array_muxed0 [4]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2380$1400`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_array_muxed0 [5]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2380$1400`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_array_muxed0 [6]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2380$1400`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_array_muxed0 [7]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2380$1400`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_array_muxed0 [8]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2380$1400`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_array_muxed0 [9]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2380$1400`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_array_muxed0 [10]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2380$1400`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_array_muxed0 [11]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2380$1400`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_array_muxed0 [12]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2380$1400`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_array_muxed0 [13]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2380$1400`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_array_muxed0 [14]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2380$1400`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_array_muxed0 [15]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2380$1400`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_array_muxed0 [16]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2380$1400`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_array_muxed0 [17]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2380$1400`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_array_muxed0 [18]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2380$1400`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_array_muxed0 [19]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2380$1400`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_array_muxed0 [20]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2380$1400`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_array_muxed0 [21]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2380$1400`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_array_muxed0 [22]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2380$1400`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_array_muxed0 [23]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2380$1400`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_array_muxed0 [24]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2380$1400`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_array_muxed0 [25]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2380$1400`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_array_muxed0 [26]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2380$1400`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_array_muxed0 [27]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2380$1400`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_array_muxed0 [28]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2380$1400`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_array_muxed0 [29]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2380$1400`.
No latch inferred for signal `\sim.\main_uart_pending_status' from process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2343$1394'.
Removing init bit 1'0 for non-memory siginal `\sim.\main_uart_pending_status [0]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2343$1394`.
Removing init bit 1'0 for non-memory siginal `\sim.\main_uart_pending_status [1]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2343$1394`.
No latch inferred for signal `\sim.\main_uart_status_status' from process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2336$1393'.
Removing init bit 1'0 for non-memory siginal `\sim.\main_uart_status_status [0]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2336$1393`.
Removing init bit 1'0 for non-memory siginal `\sim.\main_uart_status_status [1]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2336$1393`.
No latch inferred for signal `\sim.\builder_csr_bankarray_csrbank4_rxfull_re' from process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2326$1390'.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_csr_bankarray_csrbank4_rxfull_re` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2326$1390`.
No latch inferred for signal `\sim.\builder_csr_bankarray_csrbank4_rxfull_we' from process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2320$1386'.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_csr_bankarray_csrbank4_rxfull_we` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2320$1386`.
No latch inferred for signal `\sim.\builder_csr_bankarray_csrbank4_txempty_re' from process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2313$1383'.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_csr_bankarray_csrbank4_txempty_re` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2313$1383`.
No latch inferred for signal `\sim.\builder_csr_bankarray_csrbank4_txempty_we' from process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2307$1379'.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_csr_bankarray_csrbank4_txempty_we` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2307$1379`.
No latch inferred for signal `\sim.\builder_csr_bankarray_csrbank4_ev_enable0_we' from process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2300$1375'.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_csr_bankarray_csrbank4_ev_enable0_we` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2300$1375`.
No latch inferred for signal `\sim.\builder_csr_bankarray_csrbank4_ev_enable0_re' from process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2294$1372'.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_csr_bankarray_csrbank4_ev_enable0_re` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2294$1372`.
No latch inferred for signal `\sim.\builder_csr_bankarray_csrbank4_ev_pending_re' from process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2287$1369'.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_csr_bankarray_csrbank4_ev_pending_re` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2287$1369`.
No latch inferred for signal `\sim.\builder_csr_bankarray_csrbank4_ev_pending_we' from process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2281$1365'.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_csr_bankarray_csrbank4_ev_pending_we` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2281$1365`.
No latch inferred for signal `\sim.\builder_csr_bankarray_csrbank4_ev_status_re' from process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2274$1362'.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_csr_bankarray_csrbank4_ev_status_re` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2274$1362`.
No latch inferred for signal `\sim.\builder_csr_bankarray_csrbank4_ev_status_we' from process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2268$1358'.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_csr_bankarray_csrbank4_ev_status_we` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2268$1358`.
No latch inferred for signal `\sim.\builder_csr_bankarray_csrbank4_rxempty_we' from process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2261$1354'.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_csr_bankarray_csrbank4_rxempty_we` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2261$1354`.
No latch inferred for signal `\sim.\builder_csr_bankarray_csrbank4_rxempty_re' from process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2255$1351'.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_csr_bankarray_csrbank4_rxempty_re` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2255$1351`.
No latch inferred for signal `\sim.\builder_csr_bankarray_csrbank4_txfull_we' from process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2248$1347'.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_csr_bankarray_csrbank4_txfull_we` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2248$1347`.
No latch inferred for signal `\sim.\builder_csr_bankarray_csrbank4_txfull_re' from process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2242$1344'.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_csr_bankarray_csrbank4_txfull_re` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2242$1344`.
No latch inferred for signal `\sim.\main_uart_rxtx_re' from process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2235$1341'.
Removing init bit 1'0 for non-memory siginal `\sim.\main_uart_rxtx_re` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2235$1341`.
No latch inferred for signal `\sim.\main_uart_rxtx_we' from process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2229$1337'.
Removing init bit 1'0 for non-memory siginal `\sim.\main_uart_rxtx_we` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2229$1337`.
No latch inferred for signal `\sim.\builder_csr_bankarray_csrbank3_ev_enable0_re' from process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2207$1333'.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_csr_bankarray_csrbank3_ev_enable0_re` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2207$1333`.
No latch inferred for signal `\sim.\builder_csr_bankarray_csrbank3_ev_enable0_we' from process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2201$1329'.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_csr_bankarray_csrbank3_ev_enable0_we` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2201$1329`.
No latch inferred for signal `\sim.\builder_csr_bankarray_csrbank3_ev_pending_we' from process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2194$1325'.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_csr_bankarray_csrbank3_ev_pending_we` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2194$1325`.
No latch inferred for signal `\sim.\builder_csr_bankarray_csrbank3_ev_pending_re' from process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2188$1322'.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_csr_bankarray_csrbank3_ev_pending_re` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2188$1322`.
No latch inferred for signal `\sim.\builder_csr_bankarray_csrbank3_ev_status_we' from process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2181$1318'.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_csr_bankarray_csrbank3_ev_status_we` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2181$1318`.
No latch inferred for signal `\sim.\builder_csr_bankarray_csrbank3_ev_status_re' from process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2175$1315'.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_csr_bankarray_csrbank3_ev_status_re` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2175$1315`.
No latch inferred for signal `\sim.\builder_csr_bankarray_csrbank3_value_re' from process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2168$1312'.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_csr_bankarray_csrbank3_value_re` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2168$1312`.
No latch inferred for signal `\sim.\builder_csr_bankarray_csrbank3_value_we' from process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2162$1308'.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_csr_bankarray_csrbank3_value_we` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2162$1308`.
No latch inferred for signal `\sim.\builder_csr_bankarray_csrbank3_update_value0_re' from process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2155$1305'.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_csr_bankarray_csrbank3_update_value0_re` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2155$1305`.
No latch inferred for signal `\sim.\builder_csr_bankarray_csrbank3_update_value0_we' from process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2149$1301'.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_csr_bankarray_csrbank3_update_value0_we` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2149$1301`.
No latch inferred for signal `\sim.\builder_csr_bankarray_csrbank3_en0_we' from process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2142$1297'.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_csr_bankarray_csrbank3_en0_we` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2142$1297`.
No latch inferred for signal `\sim.\builder_csr_bankarray_csrbank3_en0_re' from process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2136$1294'.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_csr_bankarray_csrbank3_en0_re` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2136$1294`.
No latch inferred for signal `\sim.\builder_csr_bankarray_csrbank3_reload0_re' from process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2129$1291'.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_csr_bankarray_csrbank3_reload0_re` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2129$1291`.
No latch inferred for signal `\sim.\builder_csr_bankarray_csrbank3_reload0_we' from process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2123$1287'.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_csr_bankarray_csrbank3_reload0_we` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2123$1287`.
No latch inferred for signal `\sim.\builder_csr_bankarray_csrbank3_load0_we' from process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2116$1283'.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_csr_bankarray_csrbank3_load0_we` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2116$1283`.
No latch inferred for signal `\sim.\builder_csr_bankarray_csrbank3_load0_re' from process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2110$1280'.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_csr_bankarray_csrbank3_load0_re` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2110$1280`.
No latch inferred for signal `\sim.\builder_csr_bankarray_sram_bus_dat_r' from process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2101$1278'.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_csr_bankarray_sram_bus_dat_r [0]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2101$1278`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_csr_bankarray_sram_bus_dat_r [1]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2101$1278`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_csr_bankarray_sram_bus_dat_r [2]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2101$1278`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_csr_bankarray_sram_bus_dat_r [3]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2101$1278`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_csr_bankarray_sram_bus_dat_r [4]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2101$1278`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_csr_bankarray_sram_bus_dat_r [5]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2101$1278`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_csr_bankarray_sram_bus_dat_r [6]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2101$1278`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_csr_bankarray_sram_bus_dat_r [7]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2101$1278`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_csr_bankarray_sram_bus_dat_r [8]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2101$1278`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_csr_bankarray_sram_bus_dat_r [9]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2101$1278`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_csr_bankarray_sram_bus_dat_r [10]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2101$1278`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_csr_bankarray_sram_bus_dat_r [11]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2101$1278`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_csr_bankarray_sram_bus_dat_r [12]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2101$1278`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_csr_bankarray_sram_bus_dat_r [13]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2101$1278`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_csr_bankarray_sram_bus_dat_r [14]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2101$1278`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_csr_bankarray_sram_bus_dat_r [15]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2101$1278`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_csr_bankarray_sram_bus_dat_r [16]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2101$1278`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_csr_bankarray_sram_bus_dat_r [17]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2101$1278`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_csr_bankarray_sram_bus_dat_r [18]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2101$1278`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_csr_bankarray_sram_bus_dat_r [19]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2101$1278`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_csr_bankarray_sram_bus_dat_r [20]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2101$1278`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_csr_bankarray_sram_bus_dat_r [21]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2101$1278`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_csr_bankarray_sram_bus_dat_r [22]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2101$1278`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_csr_bankarray_sram_bus_dat_r [23]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2101$1278`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_csr_bankarray_sram_bus_dat_r [24]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2101$1278`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_csr_bankarray_sram_bus_dat_r [25]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2101$1278`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_csr_bankarray_sram_bus_dat_r [26]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2101$1278`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_csr_bankarray_sram_bus_dat_r [27]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2101$1278`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_csr_bankarray_sram_bus_dat_r [28]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2101$1278`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_csr_bankarray_sram_bus_dat_r [29]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2101$1278`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_csr_bankarray_sram_bus_dat_r [30]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2101$1278`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_csr_bankarray_sram_bus_dat_r [31]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2101$1278`.
No latch inferred for signal `\sim.\builder_csr_bankarray_csrbank2_r_re' from process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2087$1274'.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_csr_bankarray_csrbank2_r_re` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2087$1274`.
No latch inferred for signal `\sim.\builder_csr_bankarray_csrbank2_r_we' from process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2081$1270'.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_csr_bankarray_csrbank2_r_we` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2081$1270`.
No latch inferred for signal `\sim.\builder_csr_bankarray_csrbank2_w0_we' from process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2074$1266'.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_csr_bankarray_csrbank2_w0_we` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2074$1266`.
No latch inferred for signal `\sim.\builder_csr_bankarray_csrbank2_w0_re' from process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2068$1263'.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_csr_bankarray_csrbank2_w0_re` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2068$1263`.
No latch inferred for signal `\sim.\builder_pending_status' from process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1996$1261'.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_pending_status [0]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1996$1261`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_pending_status [1]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1996$1261`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_pending_status [2]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1996$1261`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_pending_status [3]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1996$1261`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_pending_status [4]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1996$1261`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_pending_status [5]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1996$1261`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_pending_status [6]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1996$1261`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_pending_status [7]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1996$1261`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_pending_status [8]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1996$1261`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_pending_status [9]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1996$1261`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_pending_status [10]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1996$1261`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_pending_status [11]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1996$1261`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_pending_status [12]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1996$1261`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_pending_status [13]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1996$1261`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_pending_status [14]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1996$1261`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_pending_status [15]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1996$1261`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_pending_status [16]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1996$1261`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_pending_status [17]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1996$1261`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_pending_status [18]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1996$1261`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_pending_status [19]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1996$1261`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_pending_status [20]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1996$1261`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_pending_status [21]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1996$1261`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_pending_status [22]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1996$1261`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_pending_status [23]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1996$1261`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_pending_status [24]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1996$1261`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_pending_status [25]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1996$1261`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_pending_status [26]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1996$1261`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_pending_status [27]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1996$1261`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_pending_status [28]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1996$1261`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_pending_status [29]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1996$1261`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_pending_status [30]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1996$1261`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_pending_status [31]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1996$1261`.
No latch inferred for signal `\sim.\builder_status_status' from process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1959$1260'.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_status_status [0]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1959$1260`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_status_status [1]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1959$1260`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_status_status [2]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1959$1260`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_status_status [3]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1959$1260`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_status_status [4]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1959$1260`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_status_status [5]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1959$1260`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_status_status [6]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1959$1260`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_status_status [7]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1959$1260`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_status_status [8]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1959$1260`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_status_status [9]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1959$1260`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_status_status [10]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1959$1260`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_status_status [11]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1959$1260`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_status_status [12]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1959$1260`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_status_status [13]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1959$1260`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_status_status [14]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1959$1260`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_status_status [15]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1959$1260`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_status_status [16]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1959$1260`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_status_status [17]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1959$1260`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_status_status [18]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1959$1260`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_status_status [19]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1959$1260`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_status_status [20]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1959$1260`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_status_status [21]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1959$1260`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_status_status [22]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1959$1260`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_status_status [23]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1959$1260`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_status_status [24]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1959$1260`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_status_status [25]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1959$1260`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_status_status [26]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1959$1260`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_status_status [27]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1959$1260`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_status_status [28]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1959$1260`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_status_status [29]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1959$1260`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_status_status [30]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1959$1260`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_status_status [31]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1959$1260`.
No latch inferred for signal `\sim.\builder_csr_bankarray_csrbank1_ev_enable0_we' from process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1947$1256'.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_csr_bankarray_csrbank1_ev_enable0_we` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1947$1256`.
No latch inferred for signal `\sim.\builder_csr_bankarray_csrbank1_ev_enable0_re' from process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1941$1253'.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_csr_bankarray_csrbank1_ev_enable0_re` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1941$1253`.
No latch inferred for signal `\sim.\builder_csr_bankarray_csrbank1_ev_pending_re' from process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1934$1250'.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_csr_bankarray_csrbank1_ev_pending_re` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1934$1250`.
No latch inferred for signal `\sim.\builder_csr_bankarray_csrbank1_ev_pending_we' from process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1928$1246'.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_csr_bankarray_csrbank1_ev_pending_we` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1928$1246`.
No latch inferred for signal `\sim.\builder_csr_bankarray_csrbank1_ev_status_re' from process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1921$1243'.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_csr_bankarray_csrbank1_ev_status_re` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1921$1243`.
No latch inferred for signal `\sim.\builder_csr_bankarray_csrbank1_ev_status_we' from process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1915$1239'.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_csr_bankarray_csrbank1_ev_status_we` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1915$1239`.
No latch inferred for signal `\sim.\builder_csr_bankarray_csrbank1_edge0_we' from process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1908$1235'.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_csr_bankarray_csrbank1_edge0_we` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1908$1235`.
No latch inferred for signal `\sim.\builder_csr_bankarray_csrbank1_edge0_re' from process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1902$1232'.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_csr_bankarray_csrbank1_edge0_re` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1902$1232`.
No latch inferred for signal `\sim.\builder_csr_bankarray_csrbank1_mode0_re' from process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1895$1229'.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_csr_bankarray_csrbank1_mode0_re` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1895$1229`.
No latch inferred for signal `\sim.\builder_csr_bankarray_csrbank1_mode0_we' from process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1889$1225'.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_csr_bankarray_csrbank1_mode0_we` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1889$1225`.
No latch inferred for signal `\sim.\builder_csr_bankarray_csrbank1_out0_we' from process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1882$1221'.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_csr_bankarray_csrbank1_out0_we` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1882$1221`.
No latch inferred for signal `\sim.\builder_csr_bankarray_csrbank1_out0_re' from process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1876$1218'.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_csr_bankarray_csrbank1_out0_re` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1876$1218`.
No latch inferred for signal `\sim.\builder_csr_bankarray_csrbank1_in_we' from process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1869$1214'.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_csr_bankarray_csrbank1_in_we` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1869$1214`.
No latch inferred for signal `\sim.\builder_csr_bankarray_csrbank1_in_re' from process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1863$1211'.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_csr_bankarray_csrbank1_in_re` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1863$1211`.
No latch inferred for signal `\sim.\builder_csr_bankarray_csrbank1_oe0_re' from process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1856$1208'.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_csr_bankarray_csrbank1_oe0_re` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1856$1208`.
No latch inferred for signal `\sim.\builder_csr_bankarray_csrbank1_oe0_we' from process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1850$1204'.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_csr_bankarray_csrbank1_oe0_we` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1850$1204`.
No latch inferred for signal `\sim.\main_soc_rst' from process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1837$1202'.
Removing init bit 1'0 for non-memory siginal `\sim.\main_soc_rst` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1837$1202`.
No latch inferred for signal `\sim.\builder_csr_bankarray_csrbank0_bus_errors_we' from process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1831$1198'.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_csr_bankarray_csrbank0_bus_errors_we` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1831$1198`.
No latch inferred for signal `\sim.\builder_csr_bankarray_csrbank0_bus_errors_re' from process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1825$1195'.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_csr_bankarray_csrbank0_bus_errors_re` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1825$1195`.
No latch inferred for signal `\sim.\builder_csr_bankarray_csrbank0_scratch0_re' from process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1818$1192'.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_csr_bankarray_csrbank0_scratch0_re` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1818$1192`.
No latch inferred for signal `\sim.\builder_csr_bankarray_csrbank0_scratch0_we' from process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1812$1188'.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_csr_bankarray_csrbank0_scratch0_we` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1812$1188`.
No latch inferred for signal `\sim.\builder_csr_bankarray_csrbank0_reset0_we' from process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1805$1184'.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_csr_bankarray_csrbank0_reset0_we` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1805$1184`.
No latch inferred for signal `\sim.\builder_csr_bankarray_csrbank0_reset0_re' from process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1799$1181'.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_csr_bankarray_csrbank0_reset0_re` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1799$1181`.
No latch inferred for signal `\sim.\builder_error' from process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1790$1178'.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_error` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1790$1178`.
No latch inferred for signal `\sim.\builder_shared_dat_r' from process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1782$1169'.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_shared_dat_r [0]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1782$1169`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_shared_dat_r [1]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1782$1169`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_shared_dat_r [2]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1782$1169`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_shared_dat_r [3]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1782$1169`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_shared_dat_r [4]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1782$1169`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_shared_dat_r [5]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1782$1169`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_shared_dat_r [6]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1782$1169`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_shared_dat_r [7]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1782$1169`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_shared_dat_r [8]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1782$1169`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_shared_dat_r [9]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1782$1169`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_shared_dat_r [10]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1782$1169`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_shared_dat_r [11]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1782$1169`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_shared_dat_r [12]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1782$1169`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_shared_dat_r [13]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1782$1169`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_shared_dat_r [14]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1782$1169`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_shared_dat_r [15]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1782$1169`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_shared_dat_r [16]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1782$1169`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_shared_dat_r [17]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1782$1169`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_shared_dat_r [18]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1782$1169`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_shared_dat_r [19]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1782$1169`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_shared_dat_r [20]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1782$1169`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_shared_dat_r [21]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1782$1169`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_shared_dat_r [22]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1782$1169`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_shared_dat_r [23]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1782$1169`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_shared_dat_r [24]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1782$1169`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_shared_dat_r [25]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1782$1169`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_shared_dat_r [26]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1782$1169`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_shared_dat_r [27]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1782$1169`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_shared_dat_r [28]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1782$1169`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_shared_dat_r [29]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1782$1169`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_shared_dat_r [30]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1782$1169`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_shared_dat_r [31]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1782$1169`.
No latch inferred for signal `\sim.\builder_shared_ack' from process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1774$1164'.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_shared_ack` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1774$1164`.
No latch inferred for signal `\sim.\builder_slave_sel' from process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1744$1157'.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_slave_sel [0]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1744$1157`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_slave_sel [1]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1744$1157`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_slave_sel [2]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1744$1157`.
No latch inferred for signal `\sim.\builder_simsoc_we' from process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1719$1149'.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_simsoc_we` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1719$1149`.
No latch inferred for signal `\sim.\builder_simsoc_adr' from process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1707$1147'.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_simsoc_adr [0]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1707$1147`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_simsoc_adr [1]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1707$1147`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_simsoc_adr [2]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1707$1147`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_simsoc_adr [3]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1707$1147`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_simsoc_adr [4]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1707$1147`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_simsoc_adr [5]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1707$1147`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_simsoc_adr [6]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1707$1147`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_simsoc_adr [7]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1707$1147`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_simsoc_adr [8]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1707$1147`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_simsoc_adr [9]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1707$1147`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_simsoc_adr [10]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1707$1147`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_simsoc_adr [11]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1707$1147`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_simsoc_adr [12]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1707$1147`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_simsoc_adr [13]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1707$1147`.
No latch inferred for signal `\sim.\builder_simsoc_wishbone_ack' from process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1697$1146'.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_simsoc_wishbone_ack` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1697$1146`.
No latch inferred for signal `\sim.\builder_simsoc_wishbone_dat_r' from process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1687$1145'.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_simsoc_wishbone_dat_r [0]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1687$1145`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_simsoc_wishbone_dat_r [1]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1687$1145`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_simsoc_wishbone_dat_r [2]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1687$1145`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_simsoc_wishbone_dat_r [3]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1687$1145`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_simsoc_wishbone_dat_r [4]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1687$1145`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_simsoc_wishbone_dat_r [5]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1687$1145`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_simsoc_wishbone_dat_r [6]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1687$1145`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_simsoc_wishbone_dat_r [7]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1687$1145`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_simsoc_wishbone_dat_r [8]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1687$1145`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_simsoc_wishbone_dat_r [9]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1687$1145`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_simsoc_wishbone_dat_r [10]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1687$1145`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_simsoc_wishbone_dat_r [11]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1687$1145`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_simsoc_wishbone_dat_r [12]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1687$1145`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_simsoc_wishbone_dat_r [13]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1687$1145`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_simsoc_wishbone_dat_r [14]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1687$1145`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_simsoc_wishbone_dat_r [15]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1687$1145`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_simsoc_wishbone_dat_r [16]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1687$1145`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_simsoc_wishbone_dat_r [17]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1687$1145`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_simsoc_wishbone_dat_r [18]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1687$1145`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_simsoc_wishbone_dat_r [19]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1687$1145`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_simsoc_wishbone_dat_r [20]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1687$1145`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_simsoc_wishbone_dat_r [21]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1687$1145`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_simsoc_wishbone_dat_r [22]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1687$1145`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_simsoc_wishbone_dat_r [23]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1687$1145`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_simsoc_wishbone_dat_r [24]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1687$1145`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_simsoc_wishbone_dat_r [25]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1687$1145`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_simsoc_wishbone_dat_r [26]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1687$1145`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_simsoc_wishbone_dat_r [27]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1687$1145`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_simsoc_wishbone_dat_r [28]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1687$1145`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_simsoc_wishbone_dat_r [29]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1687$1145`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_simsoc_wishbone_dat_r [30]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1687$1145`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_simsoc_wishbone_dat_r [31]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1687$1145`.
No latch inferred for signal `\sim.\builder_simsoc_dat_w' from process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1677$1144'.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_simsoc_dat_w [0]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1677$1144`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_simsoc_dat_w [1]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1677$1144`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_simsoc_dat_w [2]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1677$1144`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_simsoc_dat_w [3]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1677$1144`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_simsoc_dat_w [4]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1677$1144`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_simsoc_dat_w [5]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1677$1144`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_simsoc_dat_w [6]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1677$1144`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_simsoc_dat_w [7]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1677$1144`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_simsoc_dat_w [8]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1677$1144`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_simsoc_dat_w [9]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1677$1144`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_simsoc_dat_w [10]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1677$1144`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_simsoc_dat_w [11]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1677$1144`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_simsoc_dat_w [12]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1677$1144`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_simsoc_dat_w [13]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1677$1144`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_simsoc_dat_w [14]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1677$1144`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_simsoc_dat_w [15]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1677$1144`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_simsoc_dat_w [16]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1677$1144`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_simsoc_dat_w [17]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1677$1144`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_simsoc_dat_w [18]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1677$1144`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_simsoc_dat_w [19]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1677$1144`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_simsoc_dat_w [20]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1677$1144`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_simsoc_dat_w [21]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1677$1144`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_simsoc_dat_w [22]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1677$1144`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_simsoc_dat_w [23]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1677$1144`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_simsoc_dat_w [24]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1677$1144`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_simsoc_dat_w [25]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1677$1144`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_simsoc_dat_w [26]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1677$1144`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_simsoc_dat_w [27]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1677$1144`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_simsoc_dat_w [28]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1677$1144`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_simsoc_dat_w [29]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1677$1144`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_simsoc_dat_w [30]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1677$1144`.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_simsoc_dat_w [31]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1677$1144`.
No latch inferred for signal `\sim.\builder_next_state' from process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1663$1142'.
Removing init bit 1'0 for non-memory siginal `\sim.\builder_next_state` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1663$1142`.
No latch inferred for signal `\sim.\main_eventsourceprocess31_clear' from process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1624$1077'.
Removing init bit 1'0 for non-memory siginal `\sim.\main_eventsourceprocess31_clear` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1624$1077`.
No latch inferred for signal `\sim.\main_eventsourceprocess30_clear' from process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1616$1075'.
Removing init bit 1'0 for non-memory siginal `\sim.\main_eventsourceprocess30_clear` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1616$1075`.
No latch inferred for signal `\sim.\main_eventsourceprocess29_clear' from process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1608$1073'.
Removing init bit 1'0 for non-memory siginal `\sim.\main_eventsourceprocess29_clear` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1608$1073`.
No latch inferred for signal `\sim.\main_eventsourceprocess28_clear' from process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1600$1071'.
Removing init bit 1'0 for non-memory siginal `\sim.\main_eventsourceprocess28_clear` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1600$1071`.
No latch inferred for signal `\sim.\main_eventsourceprocess27_clear' from process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1592$1069'.
Removing init bit 1'0 for non-memory siginal `\sim.\main_eventsourceprocess27_clear` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1592$1069`.
No latch inferred for signal `\sim.\main_eventsourceprocess26_clear' from process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1584$1067'.
Removing init bit 1'0 for non-memory siginal `\sim.\main_eventsourceprocess26_clear` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1584$1067`.
No latch inferred for signal `\sim.\main_eventsourceprocess25_clear' from process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1576$1065'.
Removing init bit 1'0 for non-memory siginal `\sim.\main_eventsourceprocess25_clear` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1576$1065`.
No latch inferred for signal `\sim.\main_eventsourceprocess24_clear' from process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1568$1063'.
Removing init bit 1'0 for non-memory siginal `\sim.\main_eventsourceprocess24_clear` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1568$1063`.
No latch inferred for signal `\sim.\main_eventsourceprocess23_clear' from process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1560$1061'.
Removing init bit 1'0 for non-memory siginal `\sim.\main_eventsourceprocess23_clear` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1560$1061`.
No latch inferred for signal `\sim.\main_eventsourceprocess22_clear' from process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1552$1059'.
Removing init bit 1'0 for non-memory siginal `\sim.\main_eventsourceprocess22_clear` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1552$1059`.
No latch inferred for signal `\sim.\main_eventsourceprocess21_clear' from process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1544$1057'.
Removing init bit 1'0 for non-memory siginal `\sim.\main_eventsourceprocess21_clear` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1544$1057`.
No latch inferred for signal `\sim.\main_eventsourceprocess20_clear' from process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1536$1055'.
Removing init bit 1'0 for non-memory siginal `\sim.\main_eventsourceprocess20_clear` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1536$1055`.
No latch inferred for signal `\sim.\main_eventsourceprocess19_clear' from process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1528$1053'.
Removing init bit 1'0 for non-memory siginal `\sim.\main_eventsourceprocess19_clear` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1528$1053`.
No latch inferred for signal `\sim.\main_eventsourceprocess18_clear' from process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1520$1051'.
Removing init bit 1'0 for non-memory siginal `\sim.\main_eventsourceprocess18_clear` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1520$1051`.
No latch inferred for signal `\sim.\main_eventsourceprocess17_clear' from process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1512$1049'.
Removing init bit 1'0 for non-memory siginal `\sim.\main_eventsourceprocess17_clear` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1512$1049`.
No latch inferred for signal `\sim.\main_eventsourceprocess16_clear' from process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1504$1047'.
Removing init bit 1'0 for non-memory siginal `\sim.\main_eventsourceprocess16_clear` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1504$1047`.
No latch inferred for signal `\sim.\main_eventsourceprocess15_clear' from process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1496$1045'.
Removing init bit 1'0 for non-memory siginal `\sim.\main_eventsourceprocess15_clear` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1496$1045`.
No latch inferred for signal `\sim.\main_eventsourceprocess14_clear' from process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1488$1043'.
Removing init bit 1'0 for non-memory siginal `\sim.\main_eventsourceprocess14_clear` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1488$1043`.
No latch inferred for signal `\sim.\main_eventsourceprocess13_clear' from process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1480$1041'.
Removing init bit 1'0 for non-memory siginal `\sim.\main_eventsourceprocess13_clear` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1480$1041`.
No latch inferred for signal `\sim.\main_eventsourceprocess12_clear' from process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1472$1039'.
Removing init bit 1'0 for non-memory siginal `\sim.\main_eventsourceprocess12_clear` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1472$1039`.
No latch inferred for signal `\sim.\main_eventsourceprocess11_clear' from process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1464$1037'.
Removing init bit 1'0 for non-memory siginal `\sim.\main_eventsourceprocess11_clear` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1464$1037`.
No latch inferred for signal `\sim.\main_eventsourceprocess10_clear' from process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1456$1035'.
Removing init bit 1'0 for non-memory siginal `\sim.\main_eventsourceprocess10_clear` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1456$1035`.
No latch inferred for signal `\sim.\main_eventsourceprocess9_clear' from process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1448$1033'.
Removing init bit 1'0 for non-memory siginal `\sim.\main_eventsourceprocess9_clear` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1448$1033`.
No latch inferred for signal `\sim.\main_eventsourceprocess8_clear' from process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1440$1031'.
Removing init bit 1'0 for non-memory siginal `\sim.\main_eventsourceprocess8_clear` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1440$1031`.
No latch inferred for signal `\sim.\main_eventsourceprocess7_clear' from process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1432$1029'.
Removing init bit 1'0 for non-memory siginal `\sim.\main_eventsourceprocess7_clear` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1432$1029`.
No latch inferred for signal `\sim.\main_eventsourceprocess6_clear' from process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1424$1027'.
Removing init bit 1'0 for non-memory siginal `\sim.\main_eventsourceprocess6_clear` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1424$1027`.
No latch inferred for signal `\sim.\main_eventsourceprocess5_clear' from process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1416$1025'.
Removing init bit 1'0 for non-memory siginal `\sim.\main_eventsourceprocess5_clear` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1416$1025`.
No latch inferred for signal `\sim.\main_eventsourceprocess4_clear' from process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1408$1023'.
Removing init bit 1'0 for non-memory siginal `\sim.\main_eventsourceprocess4_clear` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1408$1023`.
No latch inferred for signal `\sim.\main_eventsourceprocess3_clear' from process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1400$1021'.
Removing init bit 1'0 for non-memory siginal `\sim.\main_eventsourceprocess3_clear` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1400$1021`.
No latch inferred for signal `\sim.\main_eventsourceprocess2_clear' from process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1392$1019'.
Removing init bit 1'0 for non-memory siginal `\sim.\main_eventsourceprocess2_clear` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1392$1019`.
No latch inferred for signal `\sim.\main_eventsourceprocess1_clear' from process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1384$1017'.
Removing init bit 1'0 for non-memory siginal `\sim.\main_eventsourceprocess1_clear` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1384$1017`.
No latch inferred for signal `\sim.\main_eventsourceprocess0_clear' from process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1376$1015'.
Removing init bit 1'0 for non-memory siginal `\sim.\main_eventsourceprocess0_clear` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1376$1015`.
No latch inferred for signal `\sim.\main_eventsourceprocess31_trigger' from process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1366$1012'.
Removing init bit 1'0 for non-memory siginal `\sim.\main_eventsourceprocess31_trigger` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1366$1012`.
No latch inferred for signal `\sim.\main_eventsourceprocess30_trigger' from process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1358$1009'.
Removing init bit 1'0 for non-memory siginal `\sim.\main_eventsourceprocess30_trigger` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1358$1009`.
No latch inferred for signal `\sim.\main_eventsourceprocess29_trigger' from process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1350$1006'.
Removing init bit 1'0 for non-memory siginal `\sim.\main_eventsourceprocess29_trigger` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1350$1006`.
No latch inferred for signal `\sim.\main_eventsourceprocess28_trigger' from process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1342$1003'.
Removing init bit 1'0 for non-memory siginal `\sim.\main_eventsourceprocess28_trigger` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1342$1003`.
No latch inferred for signal `\sim.\main_eventsourceprocess27_trigger' from process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1334$1000'.
Removing init bit 1'0 for non-memory siginal `\sim.\main_eventsourceprocess27_trigger` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1334$1000`.
No latch inferred for signal `\sim.\main_eventsourceprocess26_trigger' from process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1326$997'.
Removing init bit 1'0 for non-memory siginal `\sim.\main_eventsourceprocess26_trigger` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1326$997`.
No latch inferred for signal `\sim.\main_eventsourceprocess25_trigger' from process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1318$994'.
Removing init bit 1'0 for non-memory siginal `\sim.\main_eventsourceprocess25_trigger` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1318$994`.
No latch inferred for signal `\sim.\main_eventsourceprocess24_trigger' from process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1310$991'.
Removing init bit 1'0 for non-memory siginal `\sim.\main_eventsourceprocess24_trigger` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1310$991`.
No latch inferred for signal `\sim.\main_eventsourceprocess23_trigger' from process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1302$988'.
Removing init bit 1'0 for non-memory siginal `\sim.\main_eventsourceprocess23_trigger` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1302$988`.
No latch inferred for signal `\sim.\main_eventsourceprocess22_trigger' from process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1294$985'.
Removing init bit 1'0 for non-memory siginal `\sim.\main_eventsourceprocess22_trigger` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1294$985`.
No latch inferred for signal `\sim.\main_eventsourceprocess21_trigger' from process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1286$982'.
Removing init bit 1'0 for non-memory siginal `\sim.\main_eventsourceprocess21_trigger` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1286$982`.
No latch inferred for signal `\sim.\main_eventsourceprocess20_trigger' from process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1278$979'.
Removing init bit 1'0 for non-memory siginal `\sim.\main_eventsourceprocess20_trigger` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1278$979`.
No latch inferred for signal `\sim.\main_eventsourceprocess19_trigger' from process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1270$976'.
Removing init bit 1'0 for non-memory siginal `\sim.\main_eventsourceprocess19_trigger` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1270$976`.
No latch inferred for signal `\sim.\main_eventsourceprocess18_trigger' from process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1262$973'.
Removing init bit 1'0 for non-memory siginal `\sim.\main_eventsourceprocess18_trigger` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1262$973`.
No latch inferred for signal `\sim.\main_eventsourceprocess17_trigger' from process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1254$970'.
Removing init bit 1'0 for non-memory siginal `\sim.\main_eventsourceprocess17_trigger` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1254$970`.
No latch inferred for signal `\sim.\main_eventsourceprocess16_trigger' from process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1246$967'.
Removing init bit 1'0 for non-memory siginal `\sim.\main_eventsourceprocess16_trigger` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1246$967`.
No latch inferred for signal `\sim.\main_eventsourceprocess15_trigger' from process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1238$964'.
Removing init bit 1'0 for non-memory siginal `\sim.\main_eventsourceprocess15_trigger` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1238$964`.
No latch inferred for signal `\sim.\main_eventsourceprocess14_trigger' from process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1230$961'.
Removing init bit 1'0 for non-memory siginal `\sim.\main_eventsourceprocess14_trigger` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1230$961`.
No latch inferred for signal `\sim.\main_eventsourceprocess13_trigger' from process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1222$958'.
Removing init bit 1'0 for non-memory siginal `\sim.\main_eventsourceprocess13_trigger` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1222$958`.
No latch inferred for signal `\sim.\main_eventsourceprocess12_trigger' from process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1214$955'.
Removing init bit 1'0 for non-memory siginal `\sim.\main_eventsourceprocess12_trigger` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1214$955`.
No latch inferred for signal `\sim.\main_eventsourceprocess11_trigger' from process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1206$952'.
Removing init bit 1'0 for non-memory siginal `\sim.\main_eventsourceprocess11_trigger` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1206$952`.
No latch inferred for signal `\sim.\main_eventsourceprocess10_trigger' from process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1198$949'.
Removing init bit 1'0 for non-memory siginal `\sim.\main_eventsourceprocess10_trigger` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1198$949`.
No latch inferred for signal `\sim.\main_eventsourceprocess9_trigger' from process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1190$946'.
Removing init bit 1'0 for non-memory siginal `\sim.\main_eventsourceprocess9_trigger` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1190$946`.
No latch inferred for signal `\sim.\main_eventsourceprocess8_trigger' from process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1182$943'.
Removing init bit 1'0 for non-memory siginal `\sim.\main_eventsourceprocess8_trigger` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1182$943`.
No latch inferred for signal `\sim.\main_eventsourceprocess7_trigger' from process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1174$940'.
Removing init bit 1'0 for non-memory siginal `\sim.\main_eventsourceprocess7_trigger` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1174$940`.
No latch inferred for signal `\sim.\main_eventsourceprocess6_trigger' from process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1166$937'.
Removing init bit 1'0 for non-memory siginal `\sim.\main_eventsourceprocess6_trigger` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1166$937`.
No latch inferred for signal `\sim.\main_eventsourceprocess5_trigger' from process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1158$934'.
Removing init bit 1'0 for non-memory siginal `\sim.\main_eventsourceprocess5_trigger` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1158$934`.
No latch inferred for signal `\sim.\main_eventsourceprocess4_trigger' from process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1150$931'.
Removing init bit 1'0 for non-memory siginal `\sim.\main_eventsourceprocess4_trigger` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1150$931`.
No latch inferred for signal `\sim.\main_eventsourceprocess3_trigger' from process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1142$928'.
Removing init bit 1'0 for non-memory siginal `\sim.\main_eventsourceprocess3_trigger` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1142$928`.
No latch inferred for signal `\sim.\main_eventsourceprocess2_trigger' from process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1134$925'.
Removing init bit 1'0 for non-memory siginal `\sim.\main_eventsourceprocess2_trigger` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1134$925`.
No latch inferred for signal `\sim.\main_eventsourceprocess1_trigger' from process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1126$922'.
Removing init bit 1'0 for non-memory siginal `\sim.\main_eventsourceprocess1_trigger` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1126$922`.
No latch inferred for signal `\sim.\main_eventsourceprocess0_trigger' from process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1118$919'.
Removing init bit 1'0 for non-memory siginal `\sim.\main_eventsourceprocess0_trigger` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1118$919`.
No latch inferred for signal `\sim.\gpio_o' from process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1083$918'.
No latch inferred for signal `\sim.\gpio_oe' from process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1048$917'.
No latch inferred for signal `\sim.\main_sda1' from process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1040$916'.
Removing init bit 1'0 for non-memory siginal `\sim.\main_sda1` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1040$916`.
No latch inferred for signal `\sim.\i2c0_sda_out' from process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1032$915'.
No latch inferred for signal `\sim.\main_timer_zero_clear' from process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1018$912'.
Removing init bit 1'0 for non-memory siginal `\sim.\main_timer_zero_clear` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1018$912`.
No latch inferred for signal `\sim.\main_uart_rx_fifo_wrport_adr' from process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:999$904'.
Removing init bit 1'0 for non-memory siginal `\sim.\main_uart_rx_fifo_wrport_adr [0]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:999$904`.
Removing init bit 1'0 for non-memory siginal `\sim.\main_uart_rx_fifo_wrport_adr [1]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:999$904`.
Removing init bit 1'0 for non-memory siginal `\sim.\main_uart_rx_fifo_wrport_adr [2]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:999$904`.
Removing init bit 1'0 for non-memory siginal `\sim.\main_uart_rx_fifo_wrport_adr [3]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:999$904`.
No latch inferred for signal `\sim.\main_uart_tx_fifo_wrport_adr' from process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:967$893'.
Removing init bit 1'0 for non-memory siginal `\sim.\main_uart_tx_fifo_wrport_adr [0]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:967$893`.
Removing init bit 1'0 for non-memory siginal `\sim.\main_uart_tx_fifo_wrport_adr [1]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:967$893`.
Removing init bit 1'0 for non-memory siginal `\sim.\main_uart_tx_fifo_wrport_adr [2]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:967$893`.
Removing init bit 1'0 for non-memory siginal `\sim.\main_uart_tx_fifo_wrport_adr [3]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:967$893`.
No latch inferred for signal `\sim.\main_uart_rx_clear' from process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:942$884'.
Removing init bit 1'0 for non-memory siginal `\sim.\main_uart_rx_clear` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:942$884`.
No latch inferred for signal `\sim.\main_uart_tx_clear' from process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:934$882'.
Removing init bit 1'0 for non-memory siginal `\sim.\main_uart_tx_clear` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:934$882`.
No latch inferred for signal `\sim.\main_ram_we' from process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:886$863'.
Removing init bit 1'0 for non-memory siginal `\sim.\main_ram_we [0]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:886$863`.
Removing init bit 1'0 for non-memory siginal `\sim.\main_ram_we [1]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:886$863`.
Removing init bit 1'0 for non-memory siginal `\sim.\main_ram_we [2]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:886$863`.
Removing init bit 1'0 for non-memory siginal `\sim.\main_ram_we [3]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:886$863`.
No latch inferred for signal `\sim.\main_picorv32_interrupt' from process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:867$861'.
Removing init bit 1'0 for non-memory siginal `\sim.\main_picorv32_interrupt [0]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:867$861`.
Removing init bit 1'0 for non-memory siginal `\sim.\main_picorv32_interrupt [1]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:867$861`.
Removing init bit 1'0 for non-memory siginal `\sim.\main_picorv32_interrupt [2]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:867$861`.
Removing init bit 1'0 for non-memory siginal `\sim.\main_picorv32_interrupt [3]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:867$861`.
Removing init bit 1'0 for non-memory siginal `\sim.\main_picorv32_interrupt [4]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:867$861`.
Removing init bit 1'0 for non-memory siginal `\sim.\main_picorv32_interrupt [5]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:867$861`.
Removing init bit 1'0 for non-memory siginal `\sim.\main_picorv32_interrupt [6]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:867$861`.
Removing init bit 1'0 for non-memory siginal `\sim.\main_picorv32_interrupt [7]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:867$861`.
Removing init bit 1'0 for non-memory siginal `\sim.\main_picorv32_interrupt [8]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:867$861`.
Removing init bit 1'0 for non-memory siginal `\sim.\main_picorv32_interrupt [9]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:867$861`.
Removing init bit 1'0 for non-memory siginal `\sim.\main_picorv32_interrupt [10]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:867$861`.
Removing init bit 1'0 for non-memory siginal `\sim.\main_picorv32_interrupt [11]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:867$861`.
Removing init bit 1'0 for non-memory siginal `\sim.\main_picorv32_interrupt [12]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:867$861`.
Removing init bit 1'0 for non-memory siginal `\sim.\main_picorv32_interrupt [13]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:867$861`.
Removing init bit 1'0 for non-memory siginal `\sim.\main_picorv32_interrupt [14]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:867$861`.
Removing init bit 1'0 for non-memory siginal `\sim.\main_picorv32_interrupt [15]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:867$861`.
Removing init bit 1'0 for non-memory siginal `\sim.\main_picorv32_interrupt [16]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:867$861`.
Removing init bit 1'0 for non-memory siginal `\sim.\main_picorv32_interrupt [17]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:867$861`.
Removing init bit 1'0 for non-memory siginal `\sim.\main_picorv32_interrupt [18]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:867$861`.
Removing init bit 1'0 for non-memory siginal `\sim.\main_picorv32_interrupt [19]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:867$861`.
Removing init bit 1'0 for non-memory siginal `\sim.\main_picorv32_interrupt [20]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:867$861`.
Removing init bit 1'0 for non-memory siginal `\sim.\main_picorv32_interrupt [21]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:867$861`.
Removing init bit 1'0 for non-memory siginal `\sim.\main_picorv32_interrupt [22]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:867$861`.
Removing init bit 1'0 for non-memory siginal `\sim.\main_picorv32_interrupt [23]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:867$861`.
Removing init bit 1'0 for non-memory siginal `\sim.\main_picorv32_interrupt [24]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:867$861`.
Removing init bit 1'0 for non-memory siginal `\sim.\main_picorv32_interrupt [25]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:867$861`.
Removing init bit 1'0 for non-memory siginal `\sim.\main_picorv32_interrupt [26]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:867$861`.
Removing init bit 1'0 for non-memory siginal `\sim.\main_picorv32_interrupt [27]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:867$861`.
Removing init bit 1'0 for non-memory siginal `\sim.\main_picorv32_interrupt [28]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:867$861`.
Removing init bit 1'0 for non-memory siginal `\sim.\main_picorv32_interrupt [29]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:867$861`.
Removing init bit 1'0 for non-memory siginal `\sim.\main_picorv32_interrupt [30]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:867$861`.
Removing init bit 1'0 for non-memory siginal `\sim.\main_picorv32_interrupt [31]` in process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:867$861`.
No latch inferred for signal `\picorv32_pcpi_mul.\i' from process `\picorv32_pcpi_mul.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:2244$711'.
No latch inferred for signal `\picorv32_pcpi_mul.\next_rs1' from process `\picorv32_pcpi_mul.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:2244$711'.
No latch inferred for signal `\picorv32_pcpi_mul.\next_rs2' from process `\picorv32_pcpi_mul.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:2244$711'.
No latch inferred for signal `\picorv32_pcpi_mul.\this_rs2' from process `\picorv32_pcpi_mul.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:2244$711'.
No latch inferred for signal `\picorv32_pcpi_mul.\next_rd' from process `\picorv32_pcpi_mul.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:2244$711'.
No latch inferred for signal `\picorv32_pcpi_mul.\next_rdx' from process `\picorv32_pcpi_mul.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:2244$711'.
No latch inferred for signal `\picorv32_pcpi_mul.\next_rdt' from process `\picorv32_pcpi_mul.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:2244$711'.
No latch inferred for signal `\picorv32_pcpi_mul.\j' from process `\picorv32_pcpi_mul.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:2244$711'.
No latch inferred for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\cpuregs_rs1' from process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1343$2456'.
No latch inferred for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\cpuregs_rs2' from process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1343$2456'.
No latch inferred for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\decoded_rs' from process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1343$2456'.
No latch inferred for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\cpuregs_write' from process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1304$2435'.
No latch inferred for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\cpuregs_wrdata' from process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1304$2435'.
No latch inferred for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\clear_prefetched_high_word' from process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1290$2430'.
No latch inferred for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\alu_out' from process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1244$2407'.
No latch inferred for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\alu_out_0' from process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1244$2407'.
No latch inferred for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\dbg_ascii_state' from process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1181$2395'.
No latch inferred for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\dbg_insn_opcode' from process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:807$2133'.
No latch inferred for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\dbg_ascii_instr' from process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:807$2133'.
No latch inferred for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\dbg_insn_imm' from process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:807$2133'.
No latch inferred for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\dbg_insn_rs1' from process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:807$2133'.
No latch inferred for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\dbg_insn_rs2' from process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:807$2133'.
No latch inferred for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\dbg_insn_rd' from process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:807$2133'.
No latch inferred for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\new_ascii_instr' from process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:700$2128'.
No latch inferred for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\alu_add_sub' from process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1234$2653'.
No latch inferred for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\alu_shl' from process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1234$2653'.
No latch inferred for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\alu_shr' from process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1234$2653'.
No latch inferred for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\alu_eq' from process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1234$2653'.
No latch inferred for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\alu_ltu' from process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1234$2653'.
No latch inferred for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\alu_lts' from process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1234$2653'.
No latch inferred for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\mem_la_wdata' from process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:401$2063'.
No latch inferred for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\mem_la_wstrb' from process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:401$2063'.
No latch inferred for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\mem_rdata_word' from process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:401$2063'.
No latch inferred for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\pcpi_int_wr' from process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:325$1984'.
No latch inferred for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\pcpi_int_rd' from process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:325$1984'.
No latch inferred for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\pcpi_int_wait' from process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:325$1984'.
No latch inferred for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\pcpi_int_ready' from process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:325$1984'.

5.18.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\sim.\storage_1_dat1' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:3361$1563'.
  created $dff cell `$procdff$6684' with positive edge clock.
Creating register for signal `\sim.\storage_1_dat0' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:3356$1555'.
  created $dff cell `$procdff$6685' with positive edge clock.
Creating register for signal `\sim.$memwr$\storage_1$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:3358$859_ADDR' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:3356$1555'.
  created $dff cell `$procdff$6686' with positive edge clock.
Creating register for signal `\sim.$memwr$\storage_1$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:3358$859_DATA' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:3356$1555'.
  created $dff cell `$procdff$6687' with positive edge clock.
Creating register for signal `\sim.$memwr$\storage_1$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:3358$859_EN' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:3356$1555'.
  created $dff cell `$procdff$6688' with positive edge clock.
Creating register for signal `\sim.\storage_dat1' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:3340$1553'.
  created $dff cell `$procdff$6689' with positive edge clock.
Creating register for signal `\sim.\storage_dat0' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:3335$1545'.
  created $dff cell `$procdff$6690' with positive edge clock.
Creating register for signal `\sim.$memwr$\storage$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:3337$858_ADDR' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:3335$1545'.
  created $dff cell `$procdff$6691' with positive edge clock.
Creating register for signal `\sim.$memwr$\storage$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:3337$858_DATA' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:3335$1545'.
  created $dff cell `$procdff$6692' with positive edge clock.
Creating register for signal `\sim.$memwr$\storage$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:3337$858_EN' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:3335$1545'.
  created $dff cell `$procdff$6693' with positive edge clock.
Creating register for signal `\sim.\mem_2_adr0' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:3321$1543'.
  created $dff cell `$procdff$6694' with positive edge clock.
Creating register for signal `\sim.\mem_1_adr0' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:3298$1517'.
  created $dff cell `$procdff$6695' with positive edge clock.
Creating register for signal `\sim.$memwr$\mem_1$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:3300$854_ADDR' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:3298$1517'.
  created $dff cell `$procdff$6696' with positive edge clock.
Creating register for signal `\sim.$memwr$\mem_1$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:3300$854_DATA' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:3298$1517'.
  created $dff cell `$procdff$6697' with positive edge clock.
Creating register for signal `\sim.$memwr$\mem_1$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:3300$854_EN' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:3298$1517'.
  created $dff cell `$procdff$6698' with positive edge clock.
Creating register for signal `\sim.$memwr$\mem_1$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:3302$855_ADDR' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:3298$1517'.
  created $dff cell `$procdff$6699' with positive edge clock.
Creating register for signal `\sim.$memwr$\mem_1$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:3302$855_DATA' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:3298$1517'.
  created $dff cell `$procdff$6700' with positive edge clock.
Creating register for signal `\sim.$memwr$\mem_1$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:3302$855_EN' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:3298$1517'.
  created $dff cell `$procdff$6701' with positive edge clock.
Creating register for signal `\sim.$memwr$\mem_1$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:3304$856_ADDR' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:3298$1517'.
  created $dff cell `$procdff$6702' with positive edge clock.
Creating register for signal `\sim.$memwr$\mem_1$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:3304$856_DATA' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:3298$1517'.
  created $dff cell `$procdff$6703' with positive edge clock.
Creating register for signal `\sim.$memwr$\mem_1$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:3304$856_EN' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:3298$1517'.
  created $dff cell `$procdff$6704' with positive edge clock.
Creating register for signal `\sim.$memwr$\mem_1$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:3306$857_ADDR' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:3298$1517'.
  created $dff cell `$procdff$6705' with positive edge clock.
Creating register for signal `\sim.$memwr$\mem_1$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:3306$857_DATA' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:3298$1517'.
  created $dff cell `$procdff$6706' with positive edge clock.
Creating register for signal `\sim.$memwr$\mem_1$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:3306$857_EN' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:3298$1517'.
  created $dff cell `$procdff$6707' with positive edge clock.
Creating register for signal `\sim.\mem_dat0' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:3283$1515'.
  created $dff cell `$procdff$6708' with positive edge clock.
Creating register for signal `\sim.\main_reset_storage' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6709' with positive edge clock.
Creating register for signal `\sim.\main_reset_re' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6710' with positive edge clock.
Creating register for signal `\sim.\main_scratch_storage' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6711' with positive edge clock.
Creating register for signal `\sim.\main_scratch_re' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6712' with positive edge clock.
Creating register for signal `\sim.\main_bus_errors_re' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6713' with positive edge clock.
Creating register for signal `\sim.\main_bus_errors' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6714' with positive edge clock.
Creating register for signal `\sim.\main_simsoc_ram_bus_ack' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6715' with positive edge clock.
Creating register for signal `\sim.\main_ram_bus_ram_bus_ack' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6716' with positive edge clock.
Creating register for signal `\sim.\main_uart_txfull_re' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6717' with positive edge clock.
Creating register for signal `\sim.\main_uart_rxempty_re' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6718' with positive edge clock.
Creating register for signal `\sim.\main_uart_tx_pending' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6719' with positive edge clock.
Creating register for signal `\sim.\main_uart_tx_trigger_d' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6720' with positive edge clock.
Creating register for signal `\sim.\main_uart_rx_pending' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6721' with positive edge clock.
Creating register for signal `\sim.\main_uart_rx_trigger_d' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6722' with positive edge clock.
Creating register for signal `\sim.\main_uart_status_re' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6723' with positive edge clock.
Creating register for signal `\sim.\main_uart_pending_re' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6724' with positive edge clock.
Creating register for signal `\sim.\main_uart_pending_r' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6725' with positive edge clock.
Creating register for signal `\sim.\main_uart_enable_storage' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6726' with positive edge clock.
Creating register for signal `\sim.\main_uart_enable_re' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6727' with positive edge clock.
Creating register for signal `\sim.\main_uart_txempty_re' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6728' with positive edge clock.
Creating register for signal `\sim.\main_uart_rxfull_re' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6729' with positive edge clock.
Creating register for signal `\sim.\main_uart_tx_fifo_readable' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6730' with positive edge clock.
Creating register for signal `\sim.\main_uart_tx_fifo_level0' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6731' with positive edge clock.
Creating register for signal `\sim.\main_uart_tx_fifo_produce' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6732' with positive edge clock.
Creating register for signal `\sim.\main_uart_tx_fifo_consume' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6733' with positive edge clock.
Creating register for signal `\sim.\main_uart_rx_fifo_readable' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6734' with positive edge clock.
Creating register for signal `\sim.\main_uart_rx_fifo_level0' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6735' with positive edge clock.
Creating register for signal `\sim.\main_uart_rx_fifo_produce' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6736' with positive edge clock.
Creating register for signal `\sim.\main_uart_rx_fifo_consume' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6737' with positive edge clock.
Creating register for signal `\sim.\main_timer_load_storage' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6738' with positive edge clock.
Creating register for signal `\sim.\main_timer_load_re' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6739' with positive edge clock.
Creating register for signal `\sim.\main_timer_reload_storage' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6740' with positive edge clock.
Creating register for signal `\sim.\main_timer_reload_re' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6741' with positive edge clock.
Creating register for signal `\sim.\main_timer_en_storage' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6742' with positive edge clock.
Creating register for signal `\sim.\main_timer_en_re' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6743' with positive edge clock.
Creating register for signal `\sim.\main_timer_update_value_storage' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6744' with positive edge clock.
Creating register for signal `\sim.\main_timer_update_value_re' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6745' with positive edge clock.
Creating register for signal `\sim.\main_timer_value_status' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6746' with positive edge clock.
Creating register for signal `\sim.\main_timer_value_re' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6747' with positive edge clock.
Creating register for signal `\sim.\main_timer_zero_pending' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6748' with positive edge clock.
Creating register for signal `\sim.\main_timer_zero_trigger_d' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6749' with positive edge clock.
Creating register for signal `\sim.\main_timer_status_re' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6750' with positive edge clock.
Creating register for signal `\sim.\main_timer_pending_re' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6751' with positive edge clock.
Creating register for signal `\sim.\main_timer_pending_r' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6752' with positive edge clock.
Creating register for signal `\sim.\main_timer_enable_storage' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6753' with positive edge clock.
Creating register for signal `\sim.\main_timer_enable_re' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6754' with positive edge clock.
Creating register for signal `\sim.\main_timer_value' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6755' with positive edge clock.
Creating register for signal `\sim.\main__w_storage' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6756' with positive edge clock.
Creating register for signal `\sim.\main__w_re' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6757' with positive edge clock.
Creating register for signal `\sim.\main__r_re' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6758' with positive edge clock.
Creating register for signal `\sim.\main_oe_storage' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6759' with positive edge clock.
Creating register for signal `\sim.\main_oe_re' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6760' with positive edge clock.
Creating register for signal `\sim.\main_in_re' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6761' with positive edge clock.
Creating register for signal `\sim.\main_out_storage' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6762' with positive edge clock.
Creating register for signal `\sim.\main_out_re' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6763' with positive edge clock.
Creating register for signal `\sim.\main_mode_storage' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6764' with positive edge clock.
Creating register for signal `\sim.\main_mode_re' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6765' with positive edge clock.
Creating register for signal `\sim.\main_edge_storage' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6766' with positive edge clock.
Creating register for signal `\sim.\main_edge_re' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6767' with positive edge clock.
Creating register for signal `\sim.\main_in_pads_n_d0' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6768' with positive edge clock.
Creating register for signal `\sim.\main_eventsourceprocess0_pending' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6769' with positive edge clock.
Creating register for signal `\sim.\main_eventsourceprocess0_trigger_d' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6770' with positive edge clock.
Creating register for signal `\sim.\main_in_pads_n_d1' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6771' with positive edge clock.
Creating register for signal `\sim.\main_eventsourceprocess1_pending' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6772' with positive edge clock.
Creating register for signal `\sim.\main_eventsourceprocess1_trigger_d' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6773' with positive edge clock.
Creating register for signal `\sim.\main_in_pads_n_d2' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6774' with positive edge clock.
Creating register for signal `\sim.\main_eventsourceprocess2_pending' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6775' with positive edge clock.
Creating register for signal `\sim.\main_eventsourceprocess2_trigger_d' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6776' with positive edge clock.
Creating register for signal `\sim.\main_in_pads_n_d3' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6777' with positive edge clock.
Creating register for signal `\sim.\main_eventsourceprocess3_pending' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6778' with positive edge clock.
Creating register for signal `\sim.\main_eventsourceprocess3_trigger_d' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6779' with positive edge clock.
Creating register for signal `\sim.\main_in_pads_n_d4' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6780' with positive edge clock.
Creating register for signal `\sim.\main_eventsourceprocess4_pending' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6781' with positive edge clock.
Creating register for signal `\sim.\main_eventsourceprocess4_trigger_d' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6782' with positive edge clock.
Creating register for signal `\sim.\main_in_pads_n_d5' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6783' with positive edge clock.
Creating register for signal `\sim.\main_eventsourceprocess5_pending' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6784' with positive edge clock.
Creating register for signal `\sim.\main_eventsourceprocess5_trigger_d' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6785' with positive edge clock.
Creating register for signal `\sim.\main_in_pads_n_d6' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6786' with positive edge clock.
Creating register for signal `\sim.\main_eventsourceprocess6_pending' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6787' with positive edge clock.
Creating register for signal `\sim.\main_eventsourceprocess6_trigger_d' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6788' with positive edge clock.
Creating register for signal `\sim.\main_in_pads_n_d7' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6789' with positive edge clock.
Creating register for signal `\sim.\main_eventsourceprocess7_pending' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6790' with positive edge clock.
Creating register for signal `\sim.\main_eventsourceprocess7_trigger_d' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6791' with positive edge clock.
Creating register for signal `\sim.\main_in_pads_n_d8' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6792' with positive edge clock.
Creating register for signal `\sim.\main_eventsourceprocess8_pending' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6793' with positive edge clock.
Creating register for signal `\sim.\main_eventsourceprocess8_trigger_d' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6794' with positive edge clock.
Creating register for signal `\sim.\main_in_pads_n_d9' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6795' with positive edge clock.
Creating register for signal `\sim.\main_eventsourceprocess9_pending' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6796' with positive edge clock.
Creating register for signal `\sim.\main_eventsourceprocess9_trigger_d' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6797' with positive edge clock.
Creating register for signal `\sim.\main_in_pads_n_d10' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6798' with positive edge clock.
Creating register for signal `\sim.\main_eventsourceprocess10_pending' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6799' with positive edge clock.
Creating register for signal `\sim.\main_eventsourceprocess10_trigger_d' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6800' with positive edge clock.
Creating register for signal `\sim.\main_in_pads_n_d11' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6801' with positive edge clock.
Creating register for signal `\sim.\main_eventsourceprocess11_pending' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6802' with positive edge clock.
Creating register for signal `\sim.\main_eventsourceprocess11_trigger_d' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6803' with positive edge clock.
Creating register for signal `\sim.\main_in_pads_n_d12' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6804' with positive edge clock.
Creating register for signal `\sim.\main_eventsourceprocess12_pending' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6805' with positive edge clock.
Creating register for signal `\sim.\main_eventsourceprocess12_trigger_d' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6806' with positive edge clock.
Creating register for signal `\sim.\main_in_pads_n_d13' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6807' with positive edge clock.
Creating register for signal `\sim.\main_eventsourceprocess13_pending' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6808' with positive edge clock.
Creating register for signal `\sim.\main_eventsourceprocess13_trigger_d' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6809' with positive edge clock.
Creating register for signal `\sim.\main_in_pads_n_d14' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6810' with positive edge clock.
Creating register for signal `\sim.\main_eventsourceprocess14_pending' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6811' with positive edge clock.
Creating register for signal `\sim.\main_eventsourceprocess14_trigger_d' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6812' with positive edge clock.
Creating register for signal `\sim.\main_in_pads_n_d15' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6813' with positive edge clock.
Creating register for signal `\sim.\main_eventsourceprocess15_pending' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6814' with positive edge clock.
Creating register for signal `\sim.\main_eventsourceprocess15_trigger_d' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6815' with positive edge clock.
Creating register for signal `\sim.\main_in_pads_n_d16' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6816' with positive edge clock.
Creating register for signal `\sim.\main_eventsourceprocess16_pending' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6817' with positive edge clock.
Creating register for signal `\sim.\main_eventsourceprocess16_trigger_d' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6818' with positive edge clock.
Creating register for signal `\sim.\main_in_pads_n_d17' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6819' with positive edge clock.
Creating register for signal `\sim.\main_eventsourceprocess17_pending' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6820' with positive edge clock.
Creating register for signal `\sim.\main_eventsourceprocess17_trigger_d' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6821' with positive edge clock.
Creating register for signal `\sim.\main_in_pads_n_d18' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6822' with positive edge clock.
Creating register for signal `\sim.\main_eventsourceprocess18_pending' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6823' with positive edge clock.
Creating register for signal `\sim.\main_eventsourceprocess18_trigger_d' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6824' with positive edge clock.
Creating register for signal `\sim.\main_in_pads_n_d19' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6825' with positive edge clock.
Creating register for signal `\sim.\main_eventsourceprocess19_pending' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6826' with positive edge clock.
Creating register for signal `\sim.\main_eventsourceprocess19_trigger_d' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6827' with positive edge clock.
Creating register for signal `\sim.\main_in_pads_n_d20' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6828' with positive edge clock.
Creating register for signal `\sim.\main_eventsourceprocess20_pending' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6829' with positive edge clock.
Creating register for signal `\sim.\main_eventsourceprocess20_trigger_d' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6830' with positive edge clock.
Creating register for signal `\sim.\main_in_pads_n_d21' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6831' with positive edge clock.
Creating register for signal `\sim.\main_eventsourceprocess21_pending' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6832' with positive edge clock.
Creating register for signal `\sim.\main_eventsourceprocess21_trigger_d' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6833' with positive edge clock.
Creating register for signal `\sim.\main_in_pads_n_d22' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6834' with positive edge clock.
Creating register for signal `\sim.\main_eventsourceprocess22_pending' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6835' with positive edge clock.
Creating register for signal `\sim.\main_eventsourceprocess22_trigger_d' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6836' with positive edge clock.
Creating register for signal `\sim.\main_in_pads_n_d23' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6837' with positive edge clock.
Creating register for signal `\sim.\main_eventsourceprocess23_pending' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6838' with positive edge clock.
Creating register for signal `\sim.\main_eventsourceprocess23_trigger_d' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6839' with positive edge clock.
Creating register for signal `\sim.\main_in_pads_n_d24' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6840' with positive edge clock.
Creating register for signal `\sim.\main_eventsourceprocess24_pending' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6841' with positive edge clock.
Creating register for signal `\sim.\main_eventsourceprocess24_trigger_d' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6842' with positive edge clock.
Creating register for signal `\sim.\main_in_pads_n_d25' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6843' with positive edge clock.
Creating register for signal `\sim.\main_eventsourceprocess25_pending' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6844' with positive edge clock.
Creating register for signal `\sim.\main_eventsourceprocess25_trigger_d' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6845' with positive edge clock.
Creating register for signal `\sim.\main_in_pads_n_d26' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6846' with positive edge clock.
Creating register for signal `\sim.\main_eventsourceprocess26_pending' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6847' with positive edge clock.
Creating register for signal `\sim.\main_eventsourceprocess26_trigger_d' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6848' with positive edge clock.
Creating register for signal `\sim.\main_in_pads_n_d27' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6849' with positive edge clock.
Creating register for signal `\sim.\main_eventsourceprocess27_pending' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6850' with positive edge clock.
Creating register for signal `\sim.\main_eventsourceprocess27_trigger_d' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6851' with positive edge clock.
Creating register for signal `\sim.\main_in_pads_n_d28' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6852' with positive edge clock.
Creating register for signal `\sim.\main_eventsourceprocess28_pending' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6853' with positive edge clock.
Creating register for signal `\sim.\main_eventsourceprocess28_trigger_d' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6854' with positive edge clock.
Creating register for signal `\sim.\main_in_pads_n_d29' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6855' with positive edge clock.
Creating register for signal `\sim.\main_eventsourceprocess29_pending' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6856' with positive edge clock.
Creating register for signal `\sim.\main_eventsourceprocess29_trigger_d' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6857' with positive edge clock.
Creating register for signal `\sim.\main_in_pads_n_d30' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6858' with positive edge clock.
Creating register for signal `\sim.\main_eventsourceprocess30_pending' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6859' with positive edge clock.
Creating register for signal `\sim.\main_eventsourceprocess30_trigger_d' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6860' with positive edge clock.
Creating register for signal `\sim.\main_in_pads_n_d31' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6861' with positive edge clock.
Creating register for signal `\sim.\main_eventsourceprocess31_pending' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6862' with positive edge clock.
Creating register for signal `\sim.\main_eventsourceprocess31_trigger_d' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6863' with positive edge clock.
Creating register for signal `\sim.\builder_status_re' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6864' with positive edge clock.
Creating register for signal `\sim.\builder_pending_re' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6865' with positive edge clock.
Creating register for signal `\sim.\builder_pending_r' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6866' with positive edge clock.
Creating register for signal `\sim.\builder_enable_storage' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6867' with positive edge clock.
Creating register for signal `\sim.\builder_enable_re' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6868' with positive edge clock.
Creating register for signal `\sim.\builder_slave_sel_r' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6869' with positive edge clock.
Creating register for signal `\sim.\builder_count' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6870' with positive edge clock.
Creating register for signal `\sim.\builder_csr_bankarray_interface0_bank_bus_dat_r' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6871' with positive edge clock.
Creating register for signal `\sim.\builder_csr_bankarray_interface1_bank_bus_dat_r' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6872' with positive edge clock.
Creating register for signal `\sim.\builder_csr_bankarray_interface2_bank_bus_dat_r' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6873' with positive edge clock.
Creating register for signal `\sim.\builder_csr_bankarray_sel_r' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6874' with positive edge clock.
Creating register for signal `\sim.\builder_csr_bankarray_interface3_bank_bus_dat_r' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6875' with positive edge clock.
Creating register for signal `\sim.\builder_csr_bankarray_interface4_bank_bus_dat_r' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6876' with positive edge clock.
Creating register for signal `\sim.\builder_state' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6877' with positive edge clock.
Creating register for signal `\sim.\builder_multiregimpl0_regs0' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6878' with positive edge clock.
Creating register for signal `\sim.\builder_multiregimpl0_regs1' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6879' with positive edge clock.
Creating register for signal `\sim.\builder_multiregimpl1_regs0' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6880' with positive edge clock.
Creating register for signal `\sim.\builder_multiregimpl1_regs1' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6881' with positive edge clock.
Creating register for signal `\sim.\builder_multiregimpl2_regs0' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6882' with positive edge clock.
Creating register for signal `\sim.\builder_multiregimpl2_regs1' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6883' with positive edge clock.
Creating register for signal `\sim.\builder_multiregimpl3_regs0' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6884' with positive edge clock.
Creating register for signal `\sim.\builder_multiregimpl3_regs1' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6885' with positive edge clock.
Creating register for signal `\sim.\builder_multiregimpl4_regs0' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6886' with positive edge clock.
Creating register for signal `\sim.\builder_multiregimpl4_regs1' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6887' with positive edge clock.
Creating register for signal `\sim.\builder_multiregimpl5_regs0' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6888' with positive edge clock.
Creating register for signal `\sim.\builder_multiregimpl5_regs1' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6889' with positive edge clock.
Creating register for signal `\sim.\builder_multiregimpl6_regs0' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6890' with positive edge clock.
Creating register for signal `\sim.\builder_multiregimpl6_regs1' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6891' with positive edge clock.
Creating register for signal `\sim.\builder_multiregimpl7_regs0' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6892' with positive edge clock.
Creating register for signal `\sim.\builder_multiregimpl7_regs1' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6893' with positive edge clock.
Creating register for signal `\sim.\builder_multiregimpl8_regs0' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6894' with positive edge clock.
Creating register for signal `\sim.\builder_multiregimpl8_regs1' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6895' with positive edge clock.
Creating register for signal `\sim.\builder_multiregimpl9_regs0' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6896' with positive edge clock.
Creating register for signal `\sim.\builder_multiregimpl9_regs1' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6897' with positive edge clock.
Creating register for signal `\sim.\builder_multiregimpl10_regs0' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6898' with positive edge clock.
Creating register for signal `\sim.\builder_multiregimpl10_regs1' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6899' with positive edge clock.
Creating register for signal `\sim.\builder_multiregimpl11_regs0' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6900' with positive edge clock.
Creating register for signal `\sim.\builder_multiregimpl11_regs1' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6901' with positive edge clock.
Creating register for signal `\sim.\builder_multiregimpl12_regs0' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6902' with positive edge clock.
Creating register for signal `\sim.\builder_multiregimpl12_regs1' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6903' with positive edge clock.
Creating register for signal `\sim.\builder_multiregimpl13_regs0' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6904' with positive edge clock.
Creating register for signal `\sim.\builder_multiregimpl13_regs1' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6905' with positive edge clock.
Creating register for signal `\sim.\builder_multiregimpl14_regs0' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6906' with positive edge clock.
Creating register for signal `\sim.\builder_multiregimpl14_regs1' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6907' with positive edge clock.
Creating register for signal `\sim.\builder_multiregimpl15_regs0' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6908' with positive edge clock.
Creating register for signal `\sim.\builder_multiregimpl15_regs1' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6909' with positive edge clock.
Creating register for signal `\sim.\builder_multiregimpl16_regs0' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6910' with positive edge clock.
Creating register for signal `\sim.\builder_multiregimpl16_regs1' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6911' with positive edge clock.
Creating register for signal `\sim.\builder_multiregimpl17_regs0' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6912' with positive edge clock.
Creating register for signal `\sim.\builder_multiregimpl17_regs1' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6913' with positive edge clock.
Creating register for signal `\sim.\builder_multiregimpl18_regs0' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6914' with positive edge clock.
Creating register for signal `\sim.\builder_multiregimpl18_regs1' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6915' with positive edge clock.
Creating register for signal `\sim.\builder_multiregimpl19_regs0' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6916' with positive edge clock.
Creating register for signal `\sim.\builder_multiregimpl19_regs1' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6917' with positive edge clock.
Creating register for signal `\sim.\builder_multiregimpl20_regs0' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6918' with positive edge clock.
Creating register for signal `\sim.\builder_multiregimpl20_regs1' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6919' with positive edge clock.
Creating register for signal `\sim.\builder_multiregimpl21_regs0' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6920' with positive edge clock.
Creating register for signal `\sim.\builder_multiregimpl21_regs1' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6921' with positive edge clock.
Creating register for signal `\sim.\builder_multiregimpl22_regs0' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6922' with positive edge clock.
Creating register for signal `\sim.\builder_multiregimpl22_regs1' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6923' with positive edge clock.
Creating register for signal `\sim.\builder_multiregimpl23_regs0' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6924' with positive edge clock.
Creating register for signal `\sim.\builder_multiregimpl23_regs1' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6925' with positive edge clock.
Creating register for signal `\sim.\builder_multiregimpl24_regs0' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6926' with positive edge clock.
Creating register for signal `\sim.\builder_multiregimpl24_regs1' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6927' with positive edge clock.
Creating register for signal `\sim.\builder_multiregimpl25_regs0' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6928' with positive edge clock.
Creating register for signal `\sim.\builder_multiregimpl25_regs1' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6929' with positive edge clock.
Creating register for signal `\sim.\builder_multiregimpl26_regs0' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6930' with positive edge clock.
Creating register for signal `\sim.\builder_multiregimpl26_regs1' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6931' with positive edge clock.
Creating register for signal `\sim.\builder_multiregimpl27_regs0' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6932' with positive edge clock.
Creating register for signal `\sim.\builder_multiregimpl27_regs1' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6933' with positive edge clock.
Creating register for signal `\sim.\builder_multiregimpl28_regs0' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6934' with positive edge clock.
Creating register for signal `\sim.\builder_multiregimpl28_regs1' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6935' with positive edge clock.
Creating register for signal `\sim.\builder_multiregimpl29_regs0' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6936' with positive edge clock.
Creating register for signal `\sim.\builder_multiregimpl29_regs1' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6937' with positive edge clock.
Creating register for signal `\sim.\builder_multiregimpl30_regs0' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6938' with positive edge clock.
Creating register for signal `\sim.\builder_multiregimpl30_regs1' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6939' with positive edge clock.
Creating register for signal `\sim.\builder_multiregimpl31_regs0' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6940' with positive edge clock.
Creating register for signal `\sim.\builder_multiregimpl31_regs1' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
  created $dff cell `$procdff$6941' with positive edge clock.
Creating register for signal `\sim.\main_int_rst' using process `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2485$1409'.
  created $dff cell `$procdff$6942' with positive edge clock.
Creating register for signal `\picorv32_pcpi_mul.\pcpi_wr' using process `\picorv32_pcpi_mul.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:2302$754'.
  created $dff cell `$procdff$6943' with positive edge clock.
Creating register for signal `\picorv32_pcpi_mul.\pcpi_rd' using process `\picorv32_pcpi_mul.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:2302$754'.
  created $dff cell `$procdff$6944' with positive edge clock.
Creating register for signal `\picorv32_pcpi_mul.\pcpi_ready' using process `\picorv32_pcpi_mul.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:2302$754'.
  created $dff cell `$procdff$6945' with positive edge clock.
Creating register for signal `\picorv32_pcpi_mul.\rs1' using process `\picorv32_pcpi_mul.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:2268$749'.
  created $dff cell `$procdff$6946' with positive edge clock.
Creating register for signal `\picorv32_pcpi_mul.\rs2' using process `\picorv32_pcpi_mul.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:2268$749'.
  created $dff cell `$procdff$6947' with positive edge clock.
Creating register for signal `\picorv32_pcpi_mul.\rd' using process `\picorv32_pcpi_mul.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:2268$749'.
  created $dff cell `$procdff$6948' with positive edge clock.
Creating register for signal `\picorv32_pcpi_mul.\rdx' using process `\picorv32_pcpi_mul.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:2268$749'.
  created $dff cell `$procdff$6949' with positive edge clock.
Creating register for signal `\picorv32_pcpi_mul.\mul_counter' using process `\picorv32_pcpi_mul.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:2268$749'.
  created $dff cell `$procdff$6950' with positive edge clock.
Creating register for signal `\picorv32_pcpi_mul.\mul_waiting' using process `\picorv32_pcpi_mul.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:2268$749'.
  created $dff cell `$procdff$6951' with positive edge clock.
Creating register for signal `\picorv32_pcpi_mul.\mul_finish' using process `\picorv32_pcpi_mul.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:2268$749'.
  created $dff cell `$procdff$6952' with positive edge clock.
Creating register for signal `\picorv32_pcpi_mul.\pcpi_wait' using process `\picorv32_pcpi_mul.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:2216$705'.
  created $dff cell `$procdff$6953' with positive edge clock.
Creating register for signal `\picorv32_pcpi_mul.\instr_mul' using process `\picorv32_pcpi_mul.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:2216$705'.
  created $dff cell `$procdff$6954' with positive edge clock.
Creating register for signal `\picorv32_pcpi_mul.\instr_mulh' using process `\picorv32_pcpi_mul.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:2216$705'.
  created $dff cell `$procdff$6955' with positive edge clock.
Creating register for signal `\picorv32_pcpi_mul.\instr_mulhsu' using process `\picorv32_pcpi_mul.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:2216$705'.
  created $dff cell `$procdff$6956' with positive edge clock.
Creating register for signal `\picorv32_pcpi_mul.\instr_mulhu' using process `\picorv32_pcpi_mul.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:2216$705'.
  created $dff cell `$procdff$6957' with positive edge clock.
Creating register for signal `\picorv32_pcpi_mul.\pcpi_wait_q' using process `\picorv32_pcpi_mul.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:2216$705'.
  created $dff cell `$procdff$6958' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\trap' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1397$2472'.
  created $dff cell `$procdff$6959' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\pcpi_valid' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1397$2472'.
  created $dff cell `$procdff$6960' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\eoi' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1397$2472'.
  created $dff cell `$procdff$6961' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\trace_valid' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1397$2472'.
  created $dff cell `$procdff$6962' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\trace_data' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1397$2472'.
  created $dff cell `$procdff$6963' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\count_cycle' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1397$2472'.
  created $dff cell `$procdff$6964' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\count_instr' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1397$2472'.
  created $dff cell `$procdff$6965' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\reg_pc' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1397$2472'.
  created $dff cell `$procdff$6966' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\reg_next_pc' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1397$2472'.
  created $dff cell `$procdff$6967' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\reg_op1' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1397$2472'.
  created $dff cell `$procdff$6968' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\reg_op2' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1397$2472'.
  created $dff cell `$procdff$6969' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\reg_out' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1397$2472'.
  created $dff cell `$procdff$6970' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\reg_sh' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1397$2472'.
  created $dff cell `$procdff$6971' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\irq_delay' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1397$2472'.
  created $dff cell `$procdff$6972' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\irq_active' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1397$2472'.
  created $dff cell `$procdff$6973' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\irq_mask' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1397$2472'.
  created $dff cell `$procdff$6974' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\irq_pending' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1397$2472'.
  created $dff cell `$procdff$6975' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\timer' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1397$2472'.
  created $dff cell `$procdff$6976' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\mem_wordsize' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1397$2472'.
  created $dff cell `$procdff$6977' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\mem_do_prefetch' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1397$2472'.
  created $dff cell `$procdff$6978' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\mem_do_rinst' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1397$2472'.
  created $dff cell `$procdff$6979' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\mem_do_rdata' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1397$2472'.
  created $dff cell `$procdff$6980' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\mem_do_wdata' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1397$2472'.
  created $dff cell `$procdff$6981' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\decoder_trigger' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1397$2472'.
  created $dff cell `$procdff$6982' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\decoder_trigger_q' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1397$2472'.
  created $dff cell `$procdff$6983' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\decoder_pseudo_trigger' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1397$2472'.
  created $dff cell `$procdff$6984' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\decoder_pseudo_trigger_q' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1397$2472'.
  created $dff cell `$procdff$6985' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\dbg_rs1val' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1397$2472'.
  created $dff cell `$procdff$6986' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\dbg_rs2val' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1397$2472'.
  created $dff cell `$procdff$6987' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\dbg_rs1val_valid' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1397$2472'.
  created $dff cell `$procdff$6988' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\dbg_rs2val_valid' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1397$2472'.
  created $dff cell `$procdff$6989' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\cpu_state' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1397$2472'.
  created $dff cell `$procdff$6990' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\irq_state' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1397$2472'.
  created $dff cell `$procdff$6991' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\set_mem_do_rinst' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1397$2472'.
  created $dff cell `$procdff$6992' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\set_mem_do_rdata' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1397$2472'.
  created $dff cell `$procdff$6993' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\set_mem_do_wdata' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1397$2472'.
  created $dff cell `$procdff$6994' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\latched_store' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1397$2472'.
  created $dff cell `$procdff$6995' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\latched_stalu' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1397$2472'.
  created $dff cell `$procdff$6996' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\latched_branch' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1397$2472'.
  created $dff cell `$procdff$6997' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\latched_compr' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1397$2472'.
  created $dff cell `$procdff$6998' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\latched_trace' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1397$2472'.
  created $dff cell `$procdff$6999' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\latched_is_lu' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1397$2472'.
  created $dff cell `$procdff$7000' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\latched_is_lh' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1397$2472'.
  created $dff cell `$procdff$7001' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\latched_is_lb' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1397$2472'.
  created $dff cell `$procdff$7002' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\latched_rd' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1397$2472'.
  created $dff cell `$procdff$7003' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\current_pc' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1397$2472'.
  created $dff cell `$procdff$7004' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\pcpi_timeout_counter' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1397$2472'.
  created $dff cell `$procdff$7005' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\pcpi_timeout' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1397$2472'.
  created $dff cell `$procdff$7006' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\next_irq_pending' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1397$2472'.
  created $dff cell `$procdff$7007' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\do_waitirq' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1397$2472'.
  created $dff cell `$procdff$7008' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\alu_out_q' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1397$2472'.
  created $dff cell `$procdff$7009' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\alu_out_0_q' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1397$2472'.
  created $dff cell `$procdff$7010' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\alu_wait' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1397$2472'.
  created $dff cell `$procdff$7011' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\alu_wait_2' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1397$2472'.
  created $dff cell `$procdff$7012' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$memwr$\cpuregs$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1339$1983_ADDR' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1332$2447'.
  created $dff cell `$procdff$7013' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$memwr$\cpuregs$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1339$1983_DATA' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1332$2447'.
  created $dff cell `$procdff$7014' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$memwr$\cpuregs$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1339$1983_EN' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1332$2447'.
  created $dff cell `$procdff$7015' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\clear_prefetched_high_word_q' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1288$2429'.
  created $dff cell `$procdff$7016' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\pcpi_insn' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:856$2135'.
  created $dff cell `$procdff$7017' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_lui' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:856$2135'.
  created $dff cell `$procdff$7018' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_auipc' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:856$2135'.
  created $dff cell `$procdff$7019' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_jal' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:856$2135'.
  created $dff cell `$procdff$7020' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_jalr' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:856$2135'.
  created $dff cell `$procdff$7021' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_beq' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:856$2135'.
  created $dff cell `$procdff$7022' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_bne' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:856$2135'.
  created $dff cell `$procdff$7023' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_blt' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:856$2135'.
  created $dff cell `$procdff$7024' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_bge' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:856$2135'.
  created $dff cell `$procdff$7025' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_bltu' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:856$2135'.
  created $dff cell `$procdff$7026' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_bgeu' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:856$2135'.
  created $dff cell `$procdff$7027' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_lb' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:856$2135'.
  created $dff cell `$procdff$7028' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_lh' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:856$2135'.
  created $dff cell `$procdff$7029' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_lw' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:856$2135'.
  created $dff cell `$procdff$7030' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_lbu' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:856$2135'.
  created $dff cell `$procdff$7031' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_lhu' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:856$2135'.
  created $dff cell `$procdff$7032' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_sb' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:856$2135'.
  created $dff cell `$procdff$7033' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_sh' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:856$2135'.
  created $dff cell `$procdff$7034' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_sw' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:856$2135'.
  created $dff cell `$procdff$7035' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_addi' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:856$2135'.
  created $dff cell `$procdff$7036' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_slti' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:856$2135'.
  created $dff cell `$procdff$7037' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_sltiu' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:856$2135'.
  created $dff cell `$procdff$7038' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_xori' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:856$2135'.
  created $dff cell `$procdff$7039' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_ori' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:856$2135'.
  created $dff cell `$procdff$7040' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_andi' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:856$2135'.
  created $dff cell `$procdff$7041' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_slli' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:856$2135'.
  created $dff cell `$procdff$7042' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_srli' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:856$2135'.
  created $dff cell `$procdff$7043' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_srai' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:856$2135'.
  created $dff cell `$procdff$7044' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_add' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:856$2135'.
  created $dff cell `$procdff$7045' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_sub' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:856$2135'.
  created $dff cell `$procdff$7046' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_sll' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:856$2135'.
  created $dff cell `$procdff$7047' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_slt' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:856$2135'.
  created $dff cell `$procdff$7048' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_sltu' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:856$2135'.
  created $dff cell `$procdff$7049' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_xor' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:856$2135'.
  created $dff cell `$procdff$7050' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_srl' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:856$2135'.
  created $dff cell `$procdff$7051' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_sra' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:856$2135'.
  created $dff cell `$procdff$7052' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_or' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:856$2135'.
  created $dff cell `$procdff$7053' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_and' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:856$2135'.
  created $dff cell `$procdff$7054' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_rdcycle' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:856$2135'.
  created $dff cell `$procdff$7055' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_rdcycleh' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:856$2135'.
  created $dff cell `$procdff$7056' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_rdinstr' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:856$2135'.
  created $dff cell `$procdff$7057' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_rdinstrh' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:856$2135'.
  created $dff cell `$procdff$7058' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_ecall_ebreak' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:856$2135'.
  created $dff cell `$procdff$7059' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_getq' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:856$2135'.
  created $dff cell `$procdff$7060' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_setq' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:856$2135'.
  created $dff cell `$procdff$7061' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_retirq' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:856$2135'.
  created $dff cell `$procdff$7062' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_maskirq' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:856$2135'.
  created $dff cell `$procdff$7063' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_waitirq' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:856$2135'.
  created $dff cell `$procdff$7064' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_timer' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:856$2135'.
  created $dff cell `$procdff$7065' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\decoded_rd' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:856$2135'.
  created $dff cell `$procdff$7066' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\decoded_rs1' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:856$2135'.
  created $dff cell `$procdff$7067' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\decoded_rs2' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:856$2135'.
  created $dff cell `$procdff$7068' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\decoded_imm' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:856$2135'.
  created $dff cell `$procdff$7069' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\decoded_imm_j' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:856$2135'.
  created $dff cell `$procdff$7070' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\compressed_instr' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:856$2135'.
  created $dff cell `$procdff$7071' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\is_lui_auipc_jal' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:856$2135'.
  created $dff cell `$procdff$7072' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\is_lb_lh_lw_lbu_lhu' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:856$2135'.
  created $dff cell `$procdff$7073' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\is_slli_srli_srai' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:856$2135'.
  created $dff cell `$procdff$7074' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\is_jalr_addi_slti_sltiu_xori_ori_andi' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:856$2135'.
  created $dff cell `$procdff$7075' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\is_sb_sh_sw' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:856$2135'.
  created $dff cell `$procdff$7076' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\is_sll_srl_sra' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:856$2135'.
  created $dff cell `$procdff$7077' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\is_lui_auipc_jal_jalr_addi_add_sub' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:856$2135'.
  created $dff cell `$procdff$7078' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\is_slti_blt_slt' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:856$2135'.
  created $dff cell `$procdff$7079' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\is_sltiu_bltu_sltu' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:856$2135'.
  created $dff cell `$procdff$7080' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\is_beq_bne_blt_bge_bltu_bgeu' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:856$2135'.
  created $dff cell `$procdff$7081' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\is_lbu_lhu_lw' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:856$2135'.
  created $dff cell `$procdff$7082' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\is_alu_reg_imm' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:856$2135'.
  created $dff cell `$procdff$7083' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\is_alu_reg_reg' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:856$2135'.
  created $dff cell `$procdff$7084' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\is_compare' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:856$2135'.
  created $dff cell `$procdff$7085' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\dbg_insn_addr' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:776$2129'.
  created $dff cell `$procdff$7086' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\q_ascii_instr' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:776$2129'.
  created $dff cell `$procdff$7087' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\q_insn_imm' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:776$2129'.
  created $dff cell `$procdff$7088' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\q_insn_opcode' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:776$2129'.
  created $dff cell `$procdff$7089' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\q_insn_rs1' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:776$2129'.
  created $dff cell `$procdff$7090' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\q_insn_rs2' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:776$2129'.
  created $dff cell `$procdff$7091' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\q_insn_rd' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:776$2129'.
  created $dff cell `$procdff$7092' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\dbg_next' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:776$2129'.
  created $dff cell `$procdff$7093' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\dbg_valid_insn' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:776$2129'.
  created $dff cell `$procdff$7094' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\cached_ascii_instr' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:776$2129'.
  created $dff cell `$procdff$7095' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\cached_insn_imm' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:776$2129'.
  created $dff cell `$procdff$7096' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\cached_insn_opcode' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:776$2129'.
  created $dff cell `$procdff$7097' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\cached_insn_rs1' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:776$2129'.
  created $dff cell `$procdff$7098' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\cached_insn_rs2' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:776$2129'.
  created $dff cell `$procdff$7099' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\cached_insn_rd' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:776$2129'.
  created $dff cell `$procdff$7100' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\mem_valid' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:565$2104'.
  created $dff cell `$procdff$7101' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\mem_instr' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:565$2104'.
  created $dff cell `$procdff$7102' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\mem_addr' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:565$2104'.
  created $dff cell `$procdff$7103' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\mem_wdata' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:565$2104'.
  created $dff cell `$procdff$7104' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\mem_wstrb' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:565$2104'.
  created $dff cell `$procdff$7105' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\mem_state' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:565$2104'.
  created $dff cell `$procdff$7106' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\mem_la_secondword' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:565$2104'.
  created $dff cell `$procdff$7107' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\prefetched_high_word' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:565$2104'.
  created $dff cell `$procdff$7108' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\mem_16bit_buffer' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:565$2104'.
  created $dff cell `$procdff$7109' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\next_insn_opcode' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:430$2066'.
  created $dff cell `$procdff$7110' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\mem_rdata_q' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:430$2066'.
  created $dff cell `$procdff$7111' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\mem_la_firstword_reg' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:390$2058'.
  created $dff cell `$procdff$7112' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\last_mem_valid' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:390$2058'.
  created $dff cell `$procdff$7113' with positive edge clock.
Creating register for signal `\picorv32_pcpi_div.\pcpi_wr' using process `\picorv32_pcpi_div.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:2459$792'.
  created $dff cell `$procdff$7114' with positive edge clock.
Creating register for signal `\picorv32_pcpi_div.\pcpi_rd' using process `\picorv32_pcpi_div.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:2459$792'.
  created $dff cell `$procdff$7115' with positive edge clock.
Creating register for signal `\picorv32_pcpi_div.\pcpi_ready' using process `\picorv32_pcpi_div.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:2459$792'.
  created $dff cell `$procdff$7116' with positive edge clock.
Creating register for signal `\picorv32_pcpi_div.\dividend' using process `\picorv32_pcpi_div.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:2459$792'.
  created $dff cell `$procdff$7117' with positive edge clock.
Creating register for signal `\picorv32_pcpi_div.\divisor' using process `\picorv32_pcpi_div.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:2459$792'.
  created $dff cell `$procdff$7118' with positive edge clock.
Creating register for signal `\picorv32_pcpi_div.\quotient' using process `\picorv32_pcpi_div.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:2459$792'.
  created $dff cell `$procdff$7119' with positive edge clock.
Creating register for signal `\picorv32_pcpi_div.\quotient_msk' using process `\picorv32_pcpi_div.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:2459$792'.
  created $dff cell `$procdff$7120' with positive edge clock.
Creating register for signal `\picorv32_pcpi_div.\running' using process `\picorv32_pcpi_div.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:2459$792'.
  created $dff cell `$procdff$7121' with positive edge clock.
Creating register for signal `\picorv32_pcpi_div.\outsign' using process `\picorv32_pcpi_div.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:2459$792'.
  created $dff cell `$procdff$7122' with positive edge clock.
Creating register for signal `\picorv32_pcpi_div.\pcpi_wait' using process `\picorv32_pcpi_div.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:2433$782'.
  created $dff cell `$procdff$7123' with positive edge clock.
Creating register for signal `\picorv32_pcpi_div.\pcpi_wait_q' using process `\picorv32_pcpi_div.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:2433$782'.
  created $dff cell `$procdff$7124' with positive edge clock.
Creating register for signal `\picorv32_pcpi_div.\instr_div' using process `\picorv32_pcpi_div.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:2433$782'.
  created $dff cell `$procdff$7125' with positive edge clock.
Creating register for signal `\picorv32_pcpi_div.\instr_divu' using process `\picorv32_pcpi_div.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:2433$782'.
  created $dff cell `$procdff$7126' with positive edge clock.
Creating register for signal `\picorv32_pcpi_div.\instr_rem' using process `\picorv32_pcpi_div.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:2433$782'.
  created $dff cell `$procdff$7127' with positive edge clock.
Creating register for signal `\picorv32_pcpi_div.\instr_remu' using process `\picorv32_pcpi_div.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:2433$782'.
  created $dff cell `$procdff$7128' with positive edge clock.

5.18.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

5.18.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:858$1966'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:857$1965'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:856$1964'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:855$1963'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:854$1962'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:853$1961'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:852$1960'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:851$1959'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:850$1958'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:849$1957'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:848$1956'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:847$1955'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:846$1954'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:845$1953'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:844$1952'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:843$1951'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:842$1950'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:841$1949'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:840$1948'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:839$1947'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:838$1946'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:837$1945'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:836$1944'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:835$1943'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:834$1942'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:833$1941'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:832$1940'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:831$1939'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:830$1938'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:829$1937'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:828$1936'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:827$1935'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:826$1934'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:825$1933'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:824$1932'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:823$1931'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:822$1930'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:821$1929'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:820$1928'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:819$1927'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:818$1926'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:817$1925'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:816$1924'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:815$1923'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:814$1922'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:813$1921'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:812$1920'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:811$1919'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:810$1918'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:809$1917'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:808$1916'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:807$1915'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:806$1914'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:805$1913'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:804$1912'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:803$1911'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:802$1910'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:801$1909'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:800$1908'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:799$1907'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:798$1906'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:797$1905'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:796$1904'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:795$1903'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:794$1902'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:793$1901'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:792$1900'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:791$1899'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:790$1898'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:789$1897'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:788$1896'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:787$1895'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:786$1894'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:785$1893'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:778$1892'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:776$1891'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:774$1890'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:772$1889'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:770$1888'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:768$1887'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:766$1886'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:764$1885'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:762$1884'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:760$1883'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:758$1882'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:756$1881'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:754$1880'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:752$1879'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:751$1878'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:745$1877'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:743$1876'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:741$1875'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:739$1874'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:737$1873'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:735$1872'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:733$1871'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:731$1870'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:729$1869'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:727$1868'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:725$1867'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:723$1866'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:721$1865'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:719$1864'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:717$1863'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:715$1862'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:714$1861'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:710$1860'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:706$1859'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:700$1858'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:698$1857'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:696$1856'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:694$1855'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:693$1854'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:687$1853'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:685$1852'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:683$1851'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:681$1850'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:679$1849'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:677$1848'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:675$1847'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:673$1846'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:671$1845'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:669$1844'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:667$1843'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:665$1842'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:663$1841'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:661$1840'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:659$1839'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:657$1838'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:656$1837'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:650$1836'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:648$1835'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:646$1834'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:644$1833'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:642$1832'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:640$1831'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:639$1830'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:635$1829'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:632$1828'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:631$1827'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:630$1826'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:623$1825'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:619$1824'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:616$1823'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:612$1822'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:608$1821'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:604$1820'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:603$1819'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:602$1818'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:601$1817'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:600$1816'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:567$1815'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:566$1814'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:564$1813'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:531$1812'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:529$1811'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:496$1810'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:495$1809'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:494$1808'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:493$1807'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:491$1806'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:490$1805'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:489$1804'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:488$1803'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:487$1802'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:485$1801'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:484$1800'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:483$1799'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:482$1798'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:481$1797'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:479$1796'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:478$1795'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:477$1794'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:476$1793'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:475$1792'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:473$1791'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:472$1790'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:471$1789'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:470$1788'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:469$1787'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:467$1786'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:466$1785'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:465$1784'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:464$1783'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:463$1782'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:461$1781'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:460$1780'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:459$1779'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:458$1778'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:457$1777'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:455$1776'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:454$1775'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:453$1774'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:452$1773'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:451$1772'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:449$1771'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:448$1770'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:447$1769'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:446$1768'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:445$1767'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:443$1766'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:442$1765'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:441$1764'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:440$1763'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:439$1762'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:437$1761'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:436$1760'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:435$1759'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:434$1758'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:433$1757'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:431$1756'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:430$1755'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:429$1754'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:428$1753'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:427$1752'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:425$1751'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:424$1750'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:423$1749'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:422$1748'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:421$1747'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:419$1746'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:418$1745'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:417$1744'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:416$1743'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:415$1742'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:413$1741'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:412$1740'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:411$1739'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:410$1738'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:409$1737'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:407$1736'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:406$1735'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:405$1734'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:404$1733'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:403$1732'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:401$1731'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:400$1730'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:399$1729'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:398$1728'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:397$1727'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:395$1726'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:394$1725'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:393$1724'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:392$1723'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:391$1722'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:389$1721'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:388$1720'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:387$1719'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:386$1718'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:385$1717'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:383$1716'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:382$1715'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:381$1714'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:380$1713'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:379$1712'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:377$1711'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:376$1710'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:375$1709'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:374$1708'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:373$1707'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:371$1706'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:370$1705'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:369$1704'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:368$1703'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:367$1702'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:365$1701'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:364$1700'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:363$1699'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:362$1698'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:361$1697'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:359$1696'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:358$1695'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:357$1694'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:356$1693'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:355$1692'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:353$1691'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:352$1690'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:351$1689'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:350$1688'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:349$1687'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:347$1686'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:346$1685'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:345$1684'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:344$1683'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:343$1682'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:341$1681'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:340$1680'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:339$1679'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:338$1678'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:337$1677'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:335$1676'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:334$1675'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:333$1674'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:332$1673'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:331$1672'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:329$1671'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:328$1670'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:327$1669'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:326$1668'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:325$1667'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:323$1666'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:322$1665'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:321$1664'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:320$1663'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:319$1662'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:317$1661'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:316$1660'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:315$1659'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:314$1658'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:313$1657'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:311$1656'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:310$1655'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:309$1654'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:308$1653'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:307$1652'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:305$1651'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:303$1650'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:302$1649'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:301$1648'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:300$1647'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:299$1646'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:298$1645'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:297$1644'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:295$1643'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:294$1642'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:293$1641'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:290$1640'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:287$1639'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:286$1638'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:285$1637'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:281$1636'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:277$1635'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:276$1634'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:275$1633'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:273$1632'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:272$1631'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:268$1630'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:264$1629'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:263$1628'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:261$1627'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:258$1626'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:256$1625'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:255$1624'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:254$1623'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:253$1622'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:252$1621'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:251$1620'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:250$1619'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:249$1618'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:248$1617'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:233$1616'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:232$1615'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:231$1614'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:230$1613'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:229$1612'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:222$1611'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:196$1610'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:195$1609'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:194$1608'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:193$1607'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:192$1606'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:185$1605'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:177$1604'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:176$1603'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:163$1602'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:160$1601'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:157$1600'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:156$1599'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:153$1598'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:152$1597'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:150$1596'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:147$1595'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:145$1594'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:142$1593'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:141$1592'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:139$1591'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:137$1590'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:136$1589'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:134$1588'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:131$1587'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:128$1586'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:124$1585'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:122$1584'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:120$1583'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:119$1582'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:110$1581'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:107$1580'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:103$1579'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:94$1578'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:90$1577'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:55$1576'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:52$1575'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:50$1574'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:47$1573'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:46$1572'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:45$1571'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:44$1570'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:42$1569'.
Found and cleaned up 1 empty switch in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:3361$1563'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:3361$1563'.
Found and cleaned up 1 empty switch in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:3356$1555'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:3356$1555'.
Found and cleaned up 1 empty switch in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:3340$1553'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:3340$1553'.
Found and cleaned up 1 empty switch in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:3335$1545'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:3335$1545'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:3321$1543'.
Found and cleaned up 4 empty switches in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:3298$1517'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:3298$1517'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:3283$1515'.
Found and cleaned up 121 empty switches in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489$1410'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2485$1409'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2444$1408'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2436$1407'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2428$1406'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2420$1405'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2412$1404'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2404$1403'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2396$1402'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2388$1401'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2380$1400'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2343$1394'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2336$1393'.
Found and cleaned up 1 empty switch in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2326$1390'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2326$1390'.
Found and cleaned up 1 empty switch in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2320$1386'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2320$1386'.
Found and cleaned up 1 empty switch in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2313$1383'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2313$1383'.
Found and cleaned up 1 empty switch in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2307$1379'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2307$1379'.
Found and cleaned up 1 empty switch in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2300$1375'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2300$1375'.
Found and cleaned up 1 empty switch in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2294$1372'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2294$1372'.
Found and cleaned up 1 empty switch in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2287$1369'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2287$1369'.
Found and cleaned up 1 empty switch in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2281$1365'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2281$1365'.
Found and cleaned up 1 empty switch in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2274$1362'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2274$1362'.
Found and cleaned up 1 empty switch in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2268$1358'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2268$1358'.
Found and cleaned up 1 empty switch in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2261$1354'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2261$1354'.
Found and cleaned up 1 empty switch in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2255$1351'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2255$1351'.
Found and cleaned up 1 empty switch in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2248$1347'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2248$1347'.
Found and cleaned up 1 empty switch in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2242$1344'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2242$1344'.
Found and cleaned up 1 empty switch in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2235$1341'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2235$1341'.
Found and cleaned up 1 empty switch in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2229$1337'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2229$1337'.
Found and cleaned up 1 empty switch in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2207$1333'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2207$1333'.
Found and cleaned up 1 empty switch in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2201$1329'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2201$1329'.
Found and cleaned up 1 empty switch in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2194$1325'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2194$1325'.
Found and cleaned up 1 empty switch in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2188$1322'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2188$1322'.
Found and cleaned up 1 empty switch in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2181$1318'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2181$1318'.
Found and cleaned up 1 empty switch in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2175$1315'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2175$1315'.
Found and cleaned up 1 empty switch in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2168$1312'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2168$1312'.
Found and cleaned up 1 empty switch in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2162$1308'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2162$1308'.
Found and cleaned up 1 empty switch in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2155$1305'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2155$1305'.
Found and cleaned up 1 empty switch in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2149$1301'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2149$1301'.
Found and cleaned up 1 empty switch in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2142$1297'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2142$1297'.
Found and cleaned up 1 empty switch in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2136$1294'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2136$1294'.
Found and cleaned up 1 empty switch in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2129$1291'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2129$1291'.
Found and cleaned up 1 empty switch in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2123$1287'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2123$1287'.
Found and cleaned up 1 empty switch in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2116$1283'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2116$1283'.
Found and cleaned up 1 empty switch in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2110$1280'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2110$1280'.
Found and cleaned up 1 empty switch in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2101$1278'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2101$1278'.
Found and cleaned up 1 empty switch in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2087$1274'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2087$1274'.
Found and cleaned up 1 empty switch in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2081$1270'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2081$1270'.
Found and cleaned up 1 empty switch in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2074$1266'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2074$1266'.
Found and cleaned up 1 empty switch in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2068$1263'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2068$1263'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1996$1261'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1959$1260'.
Found and cleaned up 1 empty switch in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1947$1256'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1947$1256'.
Found and cleaned up 1 empty switch in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1941$1253'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1941$1253'.
Found and cleaned up 1 empty switch in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1934$1250'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1934$1250'.
Found and cleaned up 1 empty switch in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1928$1246'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1928$1246'.
Found and cleaned up 1 empty switch in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1921$1243'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1921$1243'.
Found and cleaned up 1 empty switch in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1915$1239'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1915$1239'.
Found and cleaned up 1 empty switch in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1908$1235'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1908$1235'.
Found and cleaned up 1 empty switch in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1902$1232'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1902$1232'.
Found and cleaned up 1 empty switch in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1895$1229'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1895$1229'.
Found and cleaned up 1 empty switch in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1889$1225'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1889$1225'.
Found and cleaned up 1 empty switch in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1882$1221'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1882$1221'.
Found and cleaned up 1 empty switch in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1876$1218'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1876$1218'.
Found and cleaned up 1 empty switch in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1869$1214'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1869$1214'.
Found and cleaned up 1 empty switch in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1863$1211'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1863$1211'.
Found and cleaned up 1 empty switch in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1856$1208'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1856$1208'.
Found and cleaned up 1 empty switch in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1850$1204'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1850$1204'.
Found and cleaned up 1 empty switch in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1837$1202'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1837$1202'.
Found and cleaned up 1 empty switch in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1831$1198'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1831$1198'.
Found and cleaned up 1 empty switch in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1825$1195'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1825$1195'.
Found and cleaned up 1 empty switch in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1818$1192'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1818$1192'.
Found and cleaned up 1 empty switch in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1812$1188'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1812$1188'.
Found and cleaned up 1 empty switch in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1805$1184'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1805$1184'.
Found and cleaned up 1 empty switch in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1799$1181'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1799$1181'.
Found and cleaned up 1 empty switch in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1790$1178'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1790$1178'.
Found and cleaned up 1 empty switch in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1782$1169'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1782$1169'.
Found and cleaned up 1 empty switch in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1774$1164'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1774$1164'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1744$1157'.
Found and cleaned up 2 empty switches in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1719$1149'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1719$1149'.
Found and cleaned up 2 empty switches in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1707$1147'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1707$1147'.
Found and cleaned up 1 empty switch in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1697$1146'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1697$1146'.
Found and cleaned up 1 empty switch in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1687$1145'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1687$1145'.
Found and cleaned up 1 empty switch in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1677$1144'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1677$1144'.
Found and cleaned up 2 empty switches in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1663$1142'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1663$1142'.
Found and cleaned up 1 empty switch in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1624$1077'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1624$1077'.
Found and cleaned up 1 empty switch in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1616$1075'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1616$1075'.
Found and cleaned up 1 empty switch in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1608$1073'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1608$1073'.
Found and cleaned up 1 empty switch in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1600$1071'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1600$1071'.
Found and cleaned up 1 empty switch in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1592$1069'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1592$1069'.
Found and cleaned up 1 empty switch in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1584$1067'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1584$1067'.
Found and cleaned up 1 empty switch in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1576$1065'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1576$1065'.
Found and cleaned up 1 empty switch in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1568$1063'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1568$1063'.
Found and cleaned up 1 empty switch in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1560$1061'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1560$1061'.
Found and cleaned up 1 empty switch in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1552$1059'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1552$1059'.
Found and cleaned up 1 empty switch in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1544$1057'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1544$1057'.
Found and cleaned up 1 empty switch in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1536$1055'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1536$1055'.
Found and cleaned up 1 empty switch in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1528$1053'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1528$1053'.
Found and cleaned up 1 empty switch in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1520$1051'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1520$1051'.
Found and cleaned up 1 empty switch in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1512$1049'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1512$1049'.
Found and cleaned up 1 empty switch in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1504$1047'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1504$1047'.
Found and cleaned up 1 empty switch in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1496$1045'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1496$1045'.
Found and cleaned up 1 empty switch in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1488$1043'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1488$1043'.
Found and cleaned up 1 empty switch in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1480$1041'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1480$1041'.
Found and cleaned up 1 empty switch in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1472$1039'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1472$1039'.
Found and cleaned up 1 empty switch in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1464$1037'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1464$1037'.
Found and cleaned up 1 empty switch in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1456$1035'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1456$1035'.
Found and cleaned up 1 empty switch in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1448$1033'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1448$1033'.
Found and cleaned up 1 empty switch in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1440$1031'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1440$1031'.
Found and cleaned up 1 empty switch in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1432$1029'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1432$1029'.
Found and cleaned up 1 empty switch in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1424$1027'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1424$1027'.
Found and cleaned up 1 empty switch in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1416$1025'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1416$1025'.
Found and cleaned up 1 empty switch in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1408$1023'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1408$1023'.
Found and cleaned up 1 empty switch in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1400$1021'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1400$1021'.
Found and cleaned up 1 empty switch in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1392$1019'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1392$1019'.
Found and cleaned up 1 empty switch in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1384$1017'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1384$1017'.
Found and cleaned up 1 empty switch in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1376$1015'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1376$1015'.
Found and cleaned up 1 empty switch in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1366$1012'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1366$1012'.
Found and cleaned up 1 empty switch in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1358$1009'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1358$1009'.
Found and cleaned up 1 empty switch in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1350$1006'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1350$1006'.
Found and cleaned up 1 empty switch in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1342$1003'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1342$1003'.
Found and cleaned up 1 empty switch in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1334$1000'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1334$1000'.
Found and cleaned up 1 empty switch in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1326$997'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1326$997'.
Found and cleaned up 1 empty switch in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1318$994'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1318$994'.
Found and cleaned up 1 empty switch in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1310$991'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1310$991'.
Found and cleaned up 1 empty switch in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1302$988'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1302$988'.
Found and cleaned up 1 empty switch in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1294$985'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1294$985'.
Found and cleaned up 1 empty switch in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1286$982'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1286$982'.
Found and cleaned up 1 empty switch in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1278$979'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1278$979'.
Found and cleaned up 1 empty switch in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1270$976'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1270$976'.
Found and cleaned up 1 empty switch in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1262$973'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1262$973'.
Found and cleaned up 1 empty switch in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1254$970'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1254$970'.
Found and cleaned up 1 empty switch in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1246$967'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1246$967'.
Found and cleaned up 1 empty switch in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1238$964'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1238$964'.
Found and cleaned up 1 empty switch in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1230$961'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1230$961'.
Found and cleaned up 1 empty switch in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1222$958'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1222$958'.
Found and cleaned up 1 empty switch in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1214$955'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1214$955'.
Found and cleaned up 1 empty switch in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1206$952'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1206$952'.
Found and cleaned up 1 empty switch in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1198$949'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1198$949'.
Found and cleaned up 1 empty switch in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1190$946'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1190$946'.
Found and cleaned up 1 empty switch in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1182$943'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1182$943'.
Found and cleaned up 1 empty switch in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1174$940'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1174$940'.
Found and cleaned up 1 empty switch in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1166$937'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1166$937'.
Found and cleaned up 1 empty switch in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1158$934'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1158$934'.
Found and cleaned up 1 empty switch in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1150$931'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1150$931'.
Found and cleaned up 1 empty switch in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1142$928'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1142$928'.
Found and cleaned up 1 empty switch in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1134$925'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1134$925'.
Found and cleaned up 1 empty switch in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1126$922'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1126$922'.
Found and cleaned up 1 empty switch in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1118$919'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1118$919'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1083$918'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1048$917'.
Found and cleaned up 1 empty switch in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1040$916'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1040$916'.
Found and cleaned up 1 empty switch in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1032$915'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1032$915'.
Found and cleaned up 1 empty switch in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1018$912'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1018$912'.
Found and cleaned up 1 empty switch in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:999$904'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:999$904'.
Found and cleaned up 1 empty switch in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:967$893'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:967$893'.
Found and cleaned up 1 empty switch in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:942$884'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:942$884'.
Found and cleaned up 1 empty switch in `\sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:934$882'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:934$882'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:886$863'.
Removing empty process `sim.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:867$861'.
Found and cleaned up 1 empty switch in `\picorv32_pcpi_mul.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:2302$754'.
Removing empty process `picorv32_pcpi_mul.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:2302$754'.
Found and cleaned up 5 empty switches in `\picorv32_pcpi_mul.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:2268$749'.
Removing empty process `picorv32_pcpi_mul.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:2268$749'.
Removing empty process `picorv32_pcpi_mul.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:2244$711'.
Found and cleaned up 2 empty switches in `\picorv32_pcpi_mul.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:2216$705'.
Removing empty process `picorv32_pcpi_mul.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:2216$705'.
Found and cleaned up 61 empty switches in `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1397$2472'.
Removing empty process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1397$2472'.
Removing empty process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1343$2456'.
Found and cleaned up 1 empty switch in `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1332$2447'.
Removing empty process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1332$2447'.
Found and cleaned up 2 empty switches in `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1304$2435'.
Removing empty process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1304$2435'.
Found and cleaned up 2 empty switches in `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1290$2430'.
Removing empty process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1290$2430'.
Removing empty process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1288$2429'.
Found and cleaned up 2 empty switches in `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1244$2407'.
Removing empty process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1244$2407'.
Found and cleaned up 8 empty switches in `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1181$2395'.
Removing empty process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1181$2395'.
Found and cleaned up 22 empty switches in `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:856$2135'.
Removing empty process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:856$2135'.
Found and cleaned up 3 empty switches in `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:807$2133'.
Removing empty process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:807$2133'.
Found and cleaned up 5 empty switches in `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:776$2129'.
Removing empty process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:776$2129'.
Found and cleaned up 47 empty switches in `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:700$2128'.
Removing empty process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:700$2128'.
Found and cleaned up 16 empty switches in `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:565$2104'.
Removing empty process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:565$2104'.
Removing empty process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1234$2653'.
Found and cleaned up 19 empty switches in `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:430$2066'.
Removing empty process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:430$2066'.
Found and cleaned up 3 empty switches in `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:401$2063'.
Removing empty process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:401$2063'.
Found and cleaned up 2 empty switches in `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:390$2058'.
Removing empty process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:390$2058'.
Found and cleaned up 1 empty switch in `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:325$1984'.
Removing empty process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:325$1984'.
Found and cleaned up 5 empty switches in `\picorv32_pcpi_div.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:2459$792'.
Removing empty process `picorv32_pcpi_div.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:2459$792'.
Found and cleaned up 2 empty switches in `\picorv32_pcpi_div.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:2433$782'.
Removing empty process `picorv32_pcpi_div.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:2433$782'.
Cleaned up 481 empty switches.

5.18.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module sim.
<suppressed ~50 debug messages>
Optimizing module picorv32_pcpi_mul.
<suppressed ~14 debug messages>
Optimizing module $paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.
<suppressed ~647 debug messages>
Optimizing module picorv32_pcpi_div.
<suppressed ~12 debug messages>

5.19. Executing SPLITNETS pass (splitting up multi-bit signals).

5.20. Executing DEMUXMAP pass.

5.21. Executing FLATTEN pass (flatten design).
Deleting now unused module $paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.
Deleting now unused module picorv32_pcpi_div.
Deleting now unused module picorv32_pcpi_mul.
<suppressed ~3 debug messages>

5.22. Executing DEMUXMAP pass.

5.23. Executing TRIBUF pass.

5.24. Executing TRIBUF pass.

5.25. Executing DEMINOUT pass (demote inout ports to input or output).

5.26. Executing OPT_EXPR pass (perform const folding).
Optimizing module sim.
<suppressed ~125 debug messages>

5.27. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sim..
Removed 857 unused cells and 3895 unused wires.
<suppressed ~996 debug messages>

5.28. Executing CHECK pass (checking for obvious problems).
Checking module sim...
Found and reported 0 problems.

5.29. Printing statistics.

=== sim ===

   Number of wires:               2704
   Number of wire bits:          16719
   Number of public wires:         985
   Number of public wire bits:    6815
   Number of memories:               6
   Number of memory bits:       224872
   Number of processes:              0
   Number of cells:               2293
     $add                           49
     $and                          165
     $dff                          358
     $eq                           291
     $ge                             1
     $le                             1
     $logic_and                    129
     $logic_not                     89
     $logic_or                      39
     $lt                             2
     $meminit                        2
     $memrd_v2                       7
     $memwr_v2                       7
     $mux                          875
     $ne                             4
     $neg                            4
     $not                           48
     $or                            49
     $pmux                          61
     $reduce_and                     1
     $reduce_bool                    9
     $reduce_or                     22
     $shl                            2
     $sshr                           1
     $sub                           12
     $xor                           65

5.30. Executing OPT_EXPR pass (perform const folding).
Optimizing module sim.

5.31. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sim'.
<suppressed ~921 debug messages>
Removed a total of 307 cells.

5.32. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \sim..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3662: \picorv32.genblk1.genblk1.pcpi_mul.mul_waiting -> 1'0
      Replacing known input bits on port A of cell $procmux$3465: \builder_state -> 1'0
  Analyzing evaluation results.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$3732.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$3742.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$3744.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$3750.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$3757.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$3759.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$3765.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$3774.
    dead port 1/2 on $mux $flatten\picorv32.$procmux$3794.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$3800.
    dead port 1/2 on $mux $flatten\picorv32.$procmux$3803.
    dead port 1/2 on $mux $flatten\picorv32.$procmux$3816.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$3823.
    dead port 1/2 on $mux $flatten\picorv32.$procmux$3826.
    dead port 1/2 on $mux $flatten\picorv32.$procmux$3839.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$3851.
    dead port 1/2 on $mux $flatten\picorv32.$procmux$3854.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$3863.
    dead port 1/2 on $mux $flatten\picorv32.$procmux$3866.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$3874.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$3876.
    dead port 1/2 on $mux $flatten\picorv32.$procmux$3879.
    dead port 1/2 on $mux $flatten\picorv32.$procmux$3893.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$3895.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$3897.
    dead port 1/2 on $mux $flatten\picorv32.$procmux$3900.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$3913.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$3915.
    dead port 1/2 on $mux $flatten\picorv32.$procmux$3918.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$3930.
    dead port 1/2 on $mux $flatten\picorv32.$procmux$3933.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$3940.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$3942.
    dead port 1/2 on $mux $flatten\picorv32.$procmux$3945.
    dead port 1/2 on $mux $flatten\picorv32.$procmux$3968.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$3970.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$3972.
    dead port 1/2 on $mux $flatten\picorv32.$procmux$3975.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$3997.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$3999.
    dead port 1/2 on $mux $flatten\picorv32.$procmux$4002.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$4021.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$4023.
    dead port 1/2 on $mux $flatten\picorv32.$procmux$4026.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$4045.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$4047.
    dead port 1/2 on $mux $flatten\picorv32.$procmux$4050.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$4071.
    dead port 1/2 on $mux $flatten\picorv32.$procmux$4074.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$4088.
    dead port 1/2 on $mux $flatten\picorv32.$procmux$4091.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$4093.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$4095.
    dead port 1/2 on $mux $flatten\picorv32.$procmux$4098.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$4108.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$4113.
    dead port 1/2 on $mux $flatten\picorv32.$procmux$4116.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$4139.
    dead port 1/2 on $mux $flatten\picorv32.$procmux$4142.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$4144.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$4146.
    dead port 1/2 on $mux $flatten\picorv32.$procmux$4149.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$4161.
    dead port 1/2 on $mux $flatten\picorv32.$procmux$4164.
    dead port 1/2 on $mux $flatten\picorv32.$procmux$4207.
    dead port 1/2 on $mux $flatten\picorv32.$procmux$4220.
    dead port 1/2 on $mux $flatten\picorv32.$procmux$4233.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$5390.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$5399.
    dead port 1/8 on $pmux $flatten\picorv32.$procmux$5414.
    dead port 2/8 on $pmux $flatten\picorv32.$procmux$5414.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$6536.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$6543.
    dead port 3/4 on $pmux $flatten\picorv32.$procmux$6569.
Removed 74 multiplexer ports.
<suppressed ~445 debug messages>

5.33. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \sim.
    New input vector for $reduce_or cell $flatten\picorv32.$reduce_or$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:329$1992: { \picorv32.genblk1.genblk1.pcpi_mul.pcpi_ready \picorv32.genblk2.pcpi_div.pcpi_ready }
    New input vector for $reduce_or cell $flatten\picorv32.$reduce_or$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:328$1988: { \picorv32.genblk1.genblk1.pcpi_mul.pcpi_wait \picorv32.genblk2.pcpi_div.pcpi_wait }
    New ctrl vector for $pmux cell $flatten\picorv32.$procmux$3784: { $flatten\picorv32.$eq$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1308$2436_Y $auto$opt_reduce.cc:134:opt_pmux$7137 }
    New ctrl vector for $pmux cell $flatten\picorv32.$procmux$3806: { $flatten\picorv32.$eq$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1308$2436_Y $flatten\picorv32.$procmux$3790_CMP $flatten\picorv32.$procmux$3789_CMP $auto$opt_reduce.cc:134:opt_pmux$7139 }
    New ctrl vector for $pmux cell $flatten\picorv32.$procmux$3829: { $flatten\picorv32.$eq$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1308$2436_Y $auto$opt_reduce.cc:134:opt_pmux$7141 }
    New ctrl vector for $pmux cell $flatten\picorv32.$procmux$4197: { $flatten\picorv32.$procmux$3786_CMP $auto$opt_reduce.cc:134:opt_pmux$7143 }
    New ctrl vector for $pmux cell $flatten\picorv32.$procmux$4210: { $auto$opt_reduce.cc:134:opt_pmux$7145 $flatten\picorv32.$procmux$3785_CMP }
    New ctrl vector for $pmux cell $flatten\picorv32.$procmux$4223: { $flatten\picorv32.$procmux$3788_CMP $auto$opt_reduce.cc:134:opt_pmux$7147 }
    New ctrl vector for $pmux cell $flatten\picorv32.$procmux$4464: { \picorv32.instr_trap \picorv32.is_rdcycle_rdcycleh_rdinstr_rdinstrh $auto$opt_reduce.cc:134:opt_pmux$7149 \picorv32.instr_retirq \picorv32.instr_maskirq \picorv32.instr_timer }
    New ctrl vector for $pmux cell $flatten\picorv32.$procmux$4508: { \picorv32.is_slli_srli_srai $auto$opt_reduce.cc:134:opt_pmux$7151 }
    New ctrl vector for $pmux cell $flatten\picorv32.$procmux$4692: { $flatten\picorv32.$eq$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1308$2436_Y $flatten\picorv32.$procmux$3790_CMP $flatten\picorv32.$procmux$3789_CMP $flatten\picorv32.$procmux$3788_CMP $auto$opt_reduce.cc:134:opt_pmux$7153 }
    New ctrl vector for $pmux cell $flatten\picorv32.$procmux$4715: { \picorv32.instr_trap $auto$opt_reduce.cc:134:opt_pmux$7155 }
    New ctrl vector for $pmux cell $flatten\picorv32.$procmux$4802: { \picorv32.instr_trap $auto$opt_reduce.cc:134:opt_pmux$7159 $flatten\picorv32.$logic_and$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1691$2558_Y \picorv32.is_slli_srli_srai $auto$opt_reduce.cc:134:opt_pmux$7157 }
    New ctrl vector for $pmux cell $flatten\picorv32.$procmux$4976: { $flatten\picorv32.$eq$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1308$2436_Y $flatten\picorv32.$procmux$3790_CMP $flatten\picorv32.$procmux$3789_CMP $flatten\picorv32.$procmux$3787_CMP }
    New ctrl vector for $pmux cell $flatten\picorv32.$procmux$5002: { \picorv32.instr_trap $flatten\picorv32.$logic_and$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1691$2558_Y $auto$opt_reduce.cc:134:opt_pmux$7163 $auto$opt_reduce.cc:134:opt_pmux$7161 }
    New ctrl vector for $pmux cell $flatten\picorv32.$procmux$5188: { $auto$opt_reduce.cc:134:opt_pmux$7167 $auto$opt_reduce.cc:134:opt_pmux$7165 }
    New ctrl vector for $pmux cell $flatten\picorv32.$procmux$5240: { \picorv32.is_lui_auipc_jal $auto$opt_reduce.cc:134:opt_pmux$7169 }
    Consolidated identical input bits for $mux cell $flatten\picorv32.$procmux$5375:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\picorv32.$0$memwr$\cpuregs$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1339$1983_EN[31:0]$2450
      New ports: A=1'0, B=1'1, Y=$flatten\picorv32.$0$memwr$\cpuregs$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1339$1983_EN[31:0]$2450 [0]
      New connections: $flatten\picorv32.$0$memwr$\cpuregs$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1339$1983_EN[31:0]$2450 [31:1] = { $flatten\picorv32.$0$memwr$\cpuregs$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1339$1983_EN[31:0]$2450 [0] $flatten\picorv32.$0$memwr$\cpuregs$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1339$1983_EN[31:0]$2450 [0] $flatten\picorv32.$0$memwr$\cpuregs$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1339$1983_EN[31:0]$2450 [0] $flatten\picorv32.$0$memwr$\cpuregs$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1339$1983_EN[31:0]$2450 [0] $flatten\picorv32.$0$memwr$\cpuregs$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1339$1983_EN[31:0]$2450 [0] $flatten\picorv32.$0$memwr$\cpuregs$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1339$1983_EN[31:0]$2450 [0] $flatten\picorv32.$0$memwr$\cpuregs$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1339$1983_EN[31:0]$2450 [0] $flatten\picorv32.$0$memwr$\cpuregs$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1339$1983_EN[31:0]$2450 [0] $flatten\picorv32.$0$memwr$\cpuregs$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1339$1983_EN[31:0]$2450 [0] $flatten\picorv32.$0$memwr$\cpuregs$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1339$1983_EN[31:0]$2450 [0] $flatten\picorv32.$0$memwr$\cpuregs$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1339$1983_EN[31:0]$2450 [0] $flatten\picorv32.$0$memwr$\cpuregs$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1339$1983_EN[31:0]$2450 [0] $flatten\picorv32.$0$memwr$\cpuregs$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1339$1983_EN[31:0]$2450 [0] $flatten\picorv32.$0$memwr$\cpuregs$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1339$1983_EN[31:0]$2450 [0] $flatten\picorv32.$0$memwr$\cpuregs$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1339$1983_EN[31:0]$2450 [0] $flatten\picorv32.$0$memwr$\cpuregs$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1339$1983_EN[31:0]$2450 [0] $flatten\picorv32.$0$memwr$\cpuregs$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1339$1983_EN[31:0]$2450 [0] $flatten\picorv32.$0$memwr$\cpuregs$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1339$1983_EN[31:0]$2450 [0] $flatten\picorv32.$0$memwr$\cpuregs$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1339$1983_EN[31:0]$2450 [0] $flatten\picorv32.$0$memwr$\cpuregs$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1339$1983_EN[31:0]$2450 [0] $flatten\picorv32.$0$memwr$\cpuregs$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1339$1983_EN[31:0]$2450 [0] $flatten\picorv32.$0$memwr$\cpuregs$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1339$1983_EN[31:0]$2450 [0] $flatten\picorv32.$0$memwr$\cpuregs$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1339$1983_EN[31:0]$2450 [0] $flatten\picorv32.$0$memwr$\cpuregs$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1339$1983_EN[31:0]$2450 [0] $flatten\picorv32.$0$memwr$\cpuregs$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1339$1983_EN[31:0]$2450 [0] $flatten\picorv32.$0$memwr$\cpuregs$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1339$1983_EN[31:0]$2450 [0] $flatten\picorv32.$0$memwr$\cpuregs$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1339$1983_EN[31:0]$2450 [0] $flatten\picorv32.$0$memwr$\cpuregs$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1339$1983_EN[31:0]$2450 [0] $flatten\picorv32.$0$memwr$\cpuregs$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1339$1983_EN[31:0]$2450 [0] $flatten\picorv32.$0$memwr$\cpuregs$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1339$1983_EN[31:0]$2450 [0] $flatten\picorv32.$0$memwr$\cpuregs$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1339$1983_EN[31:0]$2450 [0] }
    New ctrl vector for $pmux cell $flatten\picorv32.$procmux$5385: $auto$opt_reduce.cc:134:opt_pmux$7171
    Consolidated identical input bits for $mux cell $procmux$2668:
      Old ports: A=10'0000000000, B=10'1111111111, Y=$0$memwr$\storage_1$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:3358$859_EN[9:0]$1558
      New ports: A=1'0, B=1'1, Y=$0$memwr$\storage_1$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:3358$859_EN[9:0]$1558 [0]
      New connections: $0$memwr$\storage_1$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:3358$859_EN[9:0]$1558 [9:1] = { $0$memwr$\storage_1$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:3358$859_EN[9:0]$1558 [0] $0$memwr$\storage_1$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:3358$859_EN[9:0]$1558 [0] $0$memwr$\storage_1$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:3358$859_EN[9:0]$1558 [0] $0$memwr$\storage_1$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:3358$859_EN[9:0]$1558 [0] $0$memwr$\storage_1$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:3358$859_EN[9:0]$1558 [0] $0$memwr$\storage_1$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:3358$859_EN[9:0]$1558 [0] $0$memwr$\storage_1$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:3358$859_EN[9:0]$1558 [0] $0$memwr$\storage_1$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:3358$859_EN[9:0]$1558 [0] $0$memwr$\storage_1$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:3358$859_EN[9:0]$1558 [0] }
    Consolidated identical input bits for $mux cell $procmux$2679:
      Old ports: A=10'0000000000, B=10'1111111111, Y=$0$memwr$\storage$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:3337$858_EN[9:0]$1548
      New ports: A=1'0, B=1'1, Y=$0$memwr$\storage$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:3337$858_EN[9:0]$1548 [0]
      New connections: $0$memwr$\storage$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:3337$858_EN[9:0]$1548 [9:1] = { $0$memwr$\storage$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:3337$858_EN[9:0]$1548 [0] $0$memwr$\storage$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:3337$858_EN[9:0]$1548 [0] $0$memwr$\storage$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:3337$858_EN[9:0]$1548 [0] $0$memwr$\storage$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:3337$858_EN[9:0]$1548 [0] $0$memwr$\storage$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:3337$858_EN[9:0]$1548 [0] $0$memwr$\storage$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:3337$858_EN[9:0]$1548 [0] $0$memwr$\storage$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:3337$858_EN[9:0]$1548 [0] $0$memwr$\storage$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:3337$858_EN[9:0]$1548 [0] $0$memwr$\storage$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:3337$858_EN[9:0]$1548 [0] }
    Consolidated identical input bits for $mux cell $procmux$2688:
      Old ports: A=0, B=32'11111111000000000000000000000000, Y=$0$memwr$\mem_1$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:3306$857_EN[31:0]$1529
      New ports: A=1'0, B=1'1, Y=$0$memwr$\mem_1$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:3306$857_EN[31:0]$1529 [24]
      New connections: { $0$memwr$\mem_1$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:3306$857_EN[31:0]$1529 [31:25] $0$memwr$\mem_1$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:3306$857_EN[31:0]$1529 [23:0] } = { $0$memwr$\mem_1$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:3306$857_EN[31:0]$1529 [24] $0$memwr$\mem_1$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:3306$857_EN[31:0]$1529 [24] $0$memwr$\mem_1$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:3306$857_EN[31:0]$1529 [24] $0$memwr$\mem_1$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:3306$857_EN[31:0]$1529 [24] $0$memwr$\mem_1$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:3306$857_EN[31:0]$1529 [24] $0$memwr$\mem_1$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:3306$857_EN[31:0]$1529 [24] $0$memwr$\mem_1$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:3306$857_EN[31:0]$1529 [24] 24'000000000000000000000000 }
    Consolidated identical input bits for $mux cell $procmux$2697:
      Old ports: A=0, B=16711680, Y=$0$memwr$\mem_1$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:3304$856_EN[31:0]$1526
      New ports: A=1'0, B=1'1, Y=$0$memwr$\mem_1$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:3304$856_EN[31:0]$1526 [16]
      New connections: { $0$memwr$\mem_1$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:3304$856_EN[31:0]$1526 [31:17] $0$memwr$\mem_1$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:3304$856_EN[31:0]$1526 [15:0] } = { 8'00000000 $0$memwr$\mem_1$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:3304$856_EN[31:0]$1526 [16] $0$memwr$\mem_1$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:3304$856_EN[31:0]$1526 [16] $0$memwr$\mem_1$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:3304$856_EN[31:0]$1526 [16] $0$memwr$\mem_1$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:3304$856_EN[31:0]$1526 [16] $0$memwr$\mem_1$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:3304$856_EN[31:0]$1526 [16] $0$memwr$\mem_1$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:3304$856_EN[31:0]$1526 [16] $0$memwr$\mem_1$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:3304$856_EN[31:0]$1526 [16] 16'0000000000000000 }
    Consolidated identical input bits for $mux cell $procmux$2706:
      Old ports: A=0, B=65280, Y=$0$memwr$\mem_1$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:3302$855_EN[31:0]$1523
      New ports: A=1'0, B=1'1, Y=$0$memwr$\mem_1$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:3302$855_EN[31:0]$1523 [8]
      New connections: { $0$memwr$\mem_1$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:3302$855_EN[31:0]$1523 [31:9] $0$memwr$\mem_1$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:3302$855_EN[31:0]$1523 [7:0] } = { 16'0000000000000000 $0$memwr$\mem_1$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:3302$855_EN[31:0]$1523 [8] $0$memwr$\mem_1$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:3302$855_EN[31:0]$1523 [8] $0$memwr$\mem_1$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:3302$855_EN[31:0]$1523 [8] $0$memwr$\mem_1$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:3302$855_EN[31:0]$1523 [8] $0$memwr$\mem_1$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:3302$855_EN[31:0]$1523 [8] $0$memwr$\mem_1$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:3302$855_EN[31:0]$1523 [8] $0$memwr$\mem_1$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:3302$855_EN[31:0]$1523 [8] 8'00000000 }
    Consolidated identical input bits for $mux cell $procmux$2715:
      Old ports: A=0, B=255, Y=$0$memwr$\mem_1$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:3300$854_EN[31:0]$1520
      New ports: A=1'0, B=1'1, Y=$0$memwr$\mem_1$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:3300$854_EN[31:0]$1520 [0]
      New connections: $0$memwr$\mem_1$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:3300$854_EN[31:0]$1520 [31:1] = { 24'000000000000000000000000 $0$memwr$\mem_1$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:3300$854_EN[31:0]$1520 [0] $0$memwr$\mem_1$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:3300$854_EN[31:0]$1520 [0] $0$memwr$\mem_1$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:3300$854_EN[31:0]$1520 [0] $0$memwr$\mem_1$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:3300$854_EN[31:0]$1520 [0] $0$memwr$\mem_1$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:3300$854_EN[31:0]$1520 [0] $0$memwr$\mem_1$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:3300$854_EN[31:0]$1520 [0] $0$memwr$\mem_1$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:3300$854_EN[31:0]$1520 [0] }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$7150: { $flatten\picorv32.$logic_and$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1691$2558_Y \picorv32.instr_getq \picorv32.instr_maskirq \picorv32.instr_rdcycle \picorv32.instr_rdcycleh \picorv32.instr_rdinstr \picorv32.instr_rdinstrh \picorv32.instr_retirq \picorv32.instr_setq \picorv32.instr_timer \picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi \picorv32.is_lui_auipc_jal }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$7154: { \picorv32.instr_getq \picorv32.instr_maskirq \picorv32.instr_rdcycle \picorv32.instr_rdcycleh \picorv32.instr_rdinstr \picorv32.instr_rdinstrh \picorv32.instr_retirq \picorv32.instr_setq \picorv32.instr_timer }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$7158: { \picorv32.instr_getq \picorv32.instr_maskirq \picorv32.instr_rdcycle \picorv32.instr_rdcycleh \picorv32.instr_rdinstr \picorv32.instr_rdinstrh \picorv32.instr_retirq \picorv32.instr_setq \picorv32.instr_timer }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$7162: { \picorv32.instr_getq \picorv32.instr_maskirq \picorv32.instr_rdcycle \picorv32.instr_rdcycleh \picorv32.instr_rdinstr \picorv32.instr_rdinstrh \picorv32.instr_retirq \picorv32.instr_setq \picorv32.instr_timer \picorv32.is_slli_srli_srai }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$7166: { $flatten\picorv32.$logic_and$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1691$2558_Y \picorv32.instr_getq \picorv32.instr_maskirq \picorv32.instr_rdcycle \picorv32.instr_rdcycleh \picorv32.instr_rdinstr \picorv32.instr_rdinstrh \picorv32.instr_retirq \picorv32.instr_setq \picorv32.instr_timer \picorv32.is_slli_srli_srai }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$7168: { \picorv32.instr_getq \picorv32.instr_maskirq \picorv32.instr_rdcycle \picorv32.instr_rdcycleh \picorv32.instr_rdinstr \picorv32.instr_rdinstrh \picorv32.instr_retirq \picorv32.instr_setq \picorv32.instr_timer }
  Optimizing cells in module \sim.
Performed a total of 31 changes.

5.34. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sim'.
<suppressed ~108 debug messages>
Removed a total of 36 cells.

5.35. Executing OPT_SHARE pass.
    Found cells that share an operand and can be merged by moving the $mux $flatten\picorv32.$procmux$4499 in front of them:
        $flatten\picorv32.$sub$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1837$2595
        $flatten\picorv32.$sub$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1845$2602

    Found cells that share an operand and can be merged by moving the $mux $flatten\picorv32.$ternary$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1235$2656 in front of them:
        $flatten\picorv32.$sub$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1235$2654
        $flatten\picorv32.$add$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1235$2655

    Found cells that share an operand and can be merged by moving the $mux $procmux$3535 in front of them:
        $xor$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1369$1013
        $xor$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1371$1014

    Found cells that share an operand and can be merged by moving the $mux $procmux$3538 in front of them:
        $xor$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1361$1010
        $xor$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1363$1011

    Found cells that share an operand and can be merged by moving the $mux $procmux$3541 in front of them:
        $xor$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1353$1007
        $xor$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1355$1008

    Found cells that share an operand and can be merged by moving the $mux $procmux$3544 in front of them:
        $xor$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1345$1004
        $xor$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1347$1005

    Found cells that share an operand and can be merged by moving the $mux $procmux$3547 in front of them:
        $xor$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1337$1001
        $xor$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1339$1002

    Found cells that share an operand and can be merged by moving the $mux $procmux$3550 in front of them:
        $xor$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1329$998
        $xor$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1331$999

    Found cells that share an operand and can be merged by moving the $mux $procmux$3553 in front of them:
        $xor$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1321$995
        $xor$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1323$996

    Found cells that share an operand and can be merged by moving the $mux $procmux$3556 in front of them:
        $xor$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1313$992
        $xor$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1315$993

    Found cells that share an operand and can be merged by moving the $mux $procmux$3559 in front of them:
        $xor$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1305$989
        $xor$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1307$990

    Found cells that share an operand and can be merged by moving the $mux $procmux$3562 in front of them:
        $xor$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1297$986
        $xor$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1299$987

    Found cells that share an operand and can be merged by moving the $mux $procmux$3565 in front of them:
        $xor$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1289$983
        $xor$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1291$984

    Found cells that share an operand and can be merged by moving the $mux $procmux$3568 in front of them:
        $xor$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1281$980
        $xor$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1283$981

    Found cells that share an operand and can be merged by moving the $mux $procmux$3571 in front of them:
        $xor$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1273$977
        $xor$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1275$978

    Found cells that share an operand and can be merged by moving the $mux $procmux$3574 in front of them:
        $xor$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1265$974
        $xor$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1267$975

    Found cells that share an operand and can be merged by moving the $mux $procmux$3577 in front of them:
        $xor$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1257$971
        $xor$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1259$972

    Found cells that share an operand and can be merged by moving the $mux $procmux$3580 in front of them:
        $xor$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1249$968
        $xor$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1251$969

    Found cells that share an operand and can be merged by moving the $mux $procmux$3583 in front of them:
        $xor$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1241$965
        $xor$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1243$966

    Found cells that share an operand and can be merged by moving the $mux $procmux$3586 in front of them:
        $xor$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1233$962
        $xor$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1235$963

    Found cells that share an operand and can be merged by moving the $mux $procmux$3589 in front of them:
        $xor$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1225$959
        $xor$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1227$960

    Found cells that share an operand and can be merged by moving the $mux $procmux$3592 in front of them:
        $xor$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1217$956
        $xor$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1219$957

    Found cells that share an operand and can be merged by moving the $mux $procmux$3595 in front of them:
        $xor$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1209$953
        $xor$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1211$954

    Found cells that share an operand and can be merged by moving the $mux $procmux$3598 in front of them:
        $xor$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1201$950
        $xor$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1203$951

    Found cells that share an operand and can be merged by moving the $mux $procmux$3601 in front of them:
        $xor$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1193$947
        $xor$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1195$948

    Found cells that share an operand and can be merged by moving the $mux $procmux$3604 in front of them:
        $xor$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1185$944
        $xor$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1187$945

    Found cells that share an operand and can be merged by moving the $mux $procmux$3607 in front of them:
        $xor$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1177$941
        $xor$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1179$942

    Found cells that share an operand and can be merged by moving the $mux $procmux$3610 in front of them:
        $xor$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1169$938
        $xor$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1171$939

    Found cells that share an operand and can be merged by moving the $mux $procmux$3613 in front of them:
        $xor$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1161$935
        $xor$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1163$936

    Found cells that share an operand and can be merged by moving the $mux $procmux$3616 in front of them:
        $xor$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1153$932
        $xor$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1155$933

    Found cells that share an operand and can be merged by moving the $mux $procmux$3619 in front of them:
        $xor$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1145$929
        $xor$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1147$930

    Found cells that share an operand and can be merged by moving the $mux $procmux$3622 in front of them:
        $xor$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1137$926
        $xor$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1139$927

    Found cells that share an operand and can be merged by moving the $mux $procmux$3625 in front of them:
        $xor$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1129$923
        $xor$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1131$924

    Found cells that share an operand and can be merged by moving the $mux $procmux$3628 in front of them:
        $xor$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1121$920
        $xor$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:1123$921

5.36. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=356, #solve=0, #remove=0, time=0.06 sec.]

5.37. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sim..
Removed 3 unused cells and 484 unused wires.
<suppressed ~6 debug messages>

5.38. Executing OPT_EXPR pass (perform const folding).
Optimizing module sim.
<suppressed ~35 debug messages>

5.39. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \sim..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port B of cell $flatten\picorv32.$procmux$6574: { \picorv32.genblk1.genblk1.pcpi_mul.pcpi_wr \picorv32.genblk2.pcpi_div.pcpi_wr } -> 2'11
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~450 debug messages>

5.40. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \sim.
    New ctrl vector for $pmux cell $flatten\picorv32.$procmux$3806: { $flatten\picorv32.$eq$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1308$2436_Y $auto$opt_reduce.cc:134:opt_pmux$7277 $auto$opt_reduce.cc:134:opt_pmux$7139 }
    New ctrl vector for $pmux cell $flatten\picorv32.$procmux$4314: $auto$opt_reduce.cc:134:opt_pmux$7279
    New ctrl vector for $pmux cell $flatten\picorv32.$procmux$4331: { $flatten\picorv32.$procmux$3788_CMP $auto$opt_reduce.cc:134:opt_pmux$7281 }
    New ctrl vector for $pmux cell $flatten\picorv32.$procmux$4761: { $flatten\picorv32.$eq$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1308$2436_Y $flatten\picorv32.$procmux$3790_CMP $flatten\picorv32.$procmux$3789_CMP $flatten\picorv32.$procmux$3788_CMP $flatten\picorv32.$procmux$3787_CMP $auto$opt_reduce.cc:134:opt_pmux$7283 }
    New ctrl vector for $pmux cell $flatten\picorv32.$procmux$5349: $auto$opt_reduce.cc:134:opt_pmux$7285
    New ctrl vector for $pmux cell $flatten\picorv32.$procmux$6295: { $flatten\picorv32.$logic_and$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:380$2033_Y $auto$opt_reduce.cc:134:opt_pmux$7287 }
    New ctrl vector for $pmux cell $flatten\picorv32.$procmux$6574: $auto$opt_reduce.cc:134:opt_pmux$7289
  Optimizing cells in module \sim.
Performed a total of 7 changes.

5.41. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sim'.
<suppressed ~12 debug messages>
Removed a total of 4 cells.

5.42. Executing OPT_SHARE pass.

5.43. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=356, #solve=0, #remove=0, time=0.06 sec.]

5.44. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sim..
Removed 0 unused cells and 39 unused wires.
<suppressed ~1 debug messages>

5.45. Executing OPT_EXPR pass (perform const folding).
Optimizing module sim.

5.46. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \sim..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$6574.
Removed 1 multiplexer ports.
<suppressed ~450 debug messages>

5.47. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \sim.
Performed a total of 0 changes.

5.48. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sim'.
Removed a total of 0 cells.

5.49. Executing OPT_SHARE pass.

5.50. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=356, #solve=0, #remove=0, time=0.05 sec.]

5.51. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sim..

5.52. Executing OPT_EXPR pass (perform const folding).
Optimizing module sim.

5.53. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \sim..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~450 debug messages>

5.54. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \sim.
Performed a total of 0 changes.

5.55. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sim'.
Removed a total of 0 cells.

5.56. Executing OPT_SHARE pass.

5.57. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=356, #solve=0, #remove=0, time=0.05 sec.]

5.58. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sim..

5.59. Executing OPT_EXPR pass (perform const folding).
Optimizing module sim.

RUN-OPT ITERATIONS DONE : 4

5.60. Executing FSM pass (extract and optimize FSM).

5.60.1. Executing FSM_DETECT pass (finding FSMs in design).
Found FSM state register sim.picorv32.cpu_state.
Not marking sim.picorv32.irq_state as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking sim.picorv32.mem_state as FSM state register:
    Users of register don't seem to benefit from recoding.
Found FSM state register sim.picorv32.mem_wordsize.

5.60.2. Executing FSM_EXTRACT pass (extracting FSM from design).
Extracting FSM `\picorv32.cpu_state' from module `\sim'.
  found $dff cell for state register: $flatten\picorv32.$procdff$6990
  root of input selection tree: $flatten\picorv32.$0\cpu_state[7:0]
  found ctrl input: $flatten\picorv32.$logic_and$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1933$2641_Y
  found ctrl input: $flatten\picorv32.$logic_and$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1917$2623_Y
  found ctrl input: $flatten\picorv32.$logic_not$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1133$2394_Y
  found ctrl input: $auto$opt_reduce.cc:134:opt_pmux$7279
  found ctrl input: $flatten\picorv32.$procmux$3787_CMP
  found ctrl input: $flatten\picorv32.$procmux$3788_CMP
  found ctrl input: $flatten\picorv32.$procmux$3789_CMP
  found ctrl input: $flatten\picorv32.$procmux$3790_CMP
  found ctrl input: $flatten\picorv32.$eq$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1308$2436_Y
  found ctrl input: $flatten\picorv32.$logic_or$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1852$2604_Y
  found ctrl input: $flatten\picorv32.$logic_and$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1867$2608_Y
  found state code: 8'01000000
  found ctrl input: $flatten\picorv32.$eq$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1826$2586_Y
  found ctrl input: \picorv32.is_beq_bne_blt_bge_bltu_bgeu
  found ctrl input: \picorv32.mem_done
  found ctrl input: \picorv32.is_sll_srl_sra
  found ctrl input: \picorv32.is_sb_sh_sw
  found ctrl input: \picorv32.instr_trap
  found state code: 8'00001000
  found state code: 8'00000100
  found state code: 8'00000010
  found ctrl input: \picorv32.pcpi_int_ready
  found ctrl input: $flatten\picorv32.$logic_and$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1600$2540_Y
  found ctrl input: $flatten\picorv32.$logic_and$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1603$2544_Y
  found state code: 8'10000000
  found ctrl input: $auto$opt_reduce.cc:134:opt_pmux$7157
  found ctrl input: \picorv32.is_slli_srli_srai
  found ctrl input: $flatten\picorv32.$logic_and$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1691$2558_Y
  found ctrl input: $auto$opt_reduce.cc:134:opt_pmux$7155
  found state code: 8'00000001
  found ctrl input: $flatten\picorv32.$logic_and$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1533$2519_Y
  found ctrl input: $flatten\picorv32.$logic_and$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1543$2527_Y
  found ctrl input: \picorv32.decoder_trigger
  found ctrl input: \picorv32.instr_jal
  found state code: 8'00100000
  found ctrl input: $flatten\picorv32.$logic_and$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1925$2633_Y
  found ctrl input: $flatten\picorv32.$logic_and$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1918$2626_Y
  found ctrl input: $flatten\picorv32.$logic_and$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1920$2630_Y
  found ctrl output: $flatten\picorv32.$procmux$3792_CMP
  found ctrl output: $flatten\picorv32.$procmux$3790_CMP
  found ctrl output: $flatten\picorv32.$procmux$3789_CMP
  found ctrl output: $flatten\picorv32.$procmux$3788_CMP
  found ctrl output: $flatten\picorv32.$procmux$3787_CMP
  found ctrl output: $flatten\picorv32.$procmux$3786_CMP
  found ctrl output: $flatten\picorv32.$procmux$3785_CMP
  found ctrl output: $flatten\picorv32.$eq$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1308$2436_Y
  ctrl inputs: { $flatten\picorv32.$eq$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1826$2586_Y $flatten\picorv32.$logic_and$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1533$2519_Y $flatten\picorv32.$logic_and$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1543$2527_Y $flatten\picorv32.$logic_and$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1600$2540_Y $flatten\picorv32.$logic_and$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1603$2544_Y $flatten\picorv32.$logic_and$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1691$2558_Y $flatten\picorv32.$logic_and$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1867$2608_Y $flatten\picorv32.$logic_and$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1917$2623_Y $flatten\picorv32.$logic_and$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1918$2626_Y $flatten\picorv32.$logic_and$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1920$2630_Y $flatten\picorv32.$logic_and$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1925$2633_Y $flatten\picorv32.$logic_and$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1933$2641_Y $flatten\picorv32.$logic_not$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1133$2394_Y $flatten\picorv32.$logic_or$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1852$2604_Y \picorv32.decoder_trigger \picorv32.instr_jal \picorv32.instr_trap \picorv32.is_beq_bne_blt_bge_bltu_bgeu \picorv32.is_sb_sh_sw \picorv32.is_sll_srl_sra \picorv32.is_slli_srli_srai \picorv32.mem_done \picorv32.pcpi_int_ready $auto$opt_reduce.cc:134:opt_pmux$7279 $auto$opt_reduce.cc:134:opt_pmux$7157 $auto$opt_reduce.cc:134:opt_pmux$7155 }
  ctrl outputs: { $flatten\picorv32.$0\cpu_state[7:0] $flatten\picorv32.$eq$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1308$2436_Y $flatten\picorv32.$procmux$3785_CMP $flatten\picorv32.$procmux$3786_CMP $flatten\picorv32.$procmux$3787_CMP $flatten\picorv32.$procmux$3788_CMP $flatten\picorv32.$procmux$3789_CMP $flatten\picorv32.$procmux$3790_CMP $flatten\picorv32.$procmux$3792_CMP }
  transition: 8'10000000 26'-------0---00------------- -> 8'10000000 16'1000000000000001
  transition: 8'10000000 26'-------0---01------------- -> 8'01000000 16'0100000000000001
  transition: 8'10000000 26'-------10-000------------- -> 8'10000000 16'1000000000000001
  transition: 8'10000000 26'-------10-001------------- -> 8'01000000 16'0100000000000001
  transition: 8'10000000 26'-------11000-------------- -> 8'10000000 16'1000000000000001
  transition: 8'10000000 26'-------111000------------- -> 8'10000000 16'1000000000000001
  transition: 8'10000000 26'-------111001------------- -> 8'01000000 16'0100000000000001
  transition: 8'10000000 26'-------1-010-------------- -> 8'10000000 16'1000000000000001
  transition: 8'10000000 26'-------101100------------- -> 8'10000000 16'1000000000000001
  transition: 8'10000000 26'-------101101------------- -> 8'01000000 16'0100000000000001
  transition: 8'10000000 26'-------111100------------- -> 8'10000000 16'1000000000000001
  transition: 8'10000000 26'-------111101------------- -> 8'01000000 16'0100000000000001
  transition: 8'10000000 26'---------0-1-------------- -> 8'10000000 16'1000000000000001
  transition: 8'10000000 26'-------0-1-10------------- -> 8'10000000 16'1000000000000001
  transition: 8'10000000 26'-------0-1-11------------- -> 8'01000000 16'0100000000000001
  transition: 8'10000000 26'-------101010------------- -> 8'10000000 16'1000000000000001
  transition: 8'10000000 26'-------101011------------- -> 8'01000000 16'0100000000000001
  transition: 8'10000000 26'-------111010------------- -> 8'10000000 16'1000000000000001
  transition: 8'10000000 26'-------111011------------- -> 8'01000000 16'0100000000000001
  transition: 8'10000000 26'-------101110------------- -> 8'10000000 16'1000000000000001
  transition: 8'10000000 26'-------101111------------- -> 8'01000000 16'0100000000000001
  transition: 8'10000000 26'-------111110------------- -> 8'10000000 16'1000000000000001
  transition: 8'10000000 26'-------111111------------- -> 8'01000000 16'0100000000000001
  transition: 8'01000000 26'-00----0---00-0----------- -> 8'01000000 16'0100000010000000
  transition: 8'01000000 26'-00----0---00-10---------- -> 8'00100000 16'0010000010000000
  transition: 8'01000000 26'-00----0---00-11---------- -> 8'01000000 16'0100000010000000
  transition: 8'01000000 26'-01----0---00------------- -> 8'01000000 16'0100000010000000
  transition: 8'01000000 26'-1-----0---00------------- -> 8'01000000 16'0100000010000000
  transition: 8'01000000 26'-------0---01------------- -> 8'01000000 16'0100000010000000
  transition: 8'01000000 26'-00----10-000-0----------- -> 8'01000000 16'0100000010000000
  transition: 8'01000000 26'-00----10-000-10---------- -> 8'00100000 16'0010000010000000
  transition: 8'01000000 26'-00----10-000-11---------- -> 8'01000000 16'0100000010000000
  transition: 8'01000000 26'-01----10-000------------- -> 8'01000000 16'0100000010000000
  transition: 8'01000000 26'-1-----10-000------------- -> 8'01000000 16'0100000010000000
  transition: 8'01000000 26'-------10-001------------- -> 8'01000000 16'0100000010000000
  transition: 8'01000000 26'-------11000-------------- -> 8'10000000 16'1000000010000000
  transition: 8'01000000 26'-00----111000-0----------- -> 8'01000000 16'0100000010000000
  transition: 8'01000000 26'-00----111000-10---------- -> 8'00100000 16'0010000010000000
  transition: 8'01000000 26'-00----111000-11---------- -> 8'01000000 16'0100000010000000
  transition: 8'01000000 26'-01----111000------------- -> 8'01000000 16'0100000010000000
  transition: 8'01000000 26'-1-----111000------------- -> 8'01000000 16'0100000010000000
  transition: 8'01000000 26'-------111001------------- -> 8'01000000 16'0100000010000000
  transition: 8'01000000 26'-------1-010-------------- -> 8'10000000 16'1000000010000000
  transition: 8'01000000 26'-00----101100-0----------- -> 8'01000000 16'0100000010000000
  transition: 8'01000000 26'-00----101100-10---------- -> 8'00100000 16'0010000010000000
  transition: 8'01000000 26'-00----101100-11---------- -> 8'01000000 16'0100000010000000
  transition: 8'01000000 26'-01----101100------------- -> 8'01000000 16'0100000010000000
  transition: 8'01000000 26'-1-----101100------------- -> 8'01000000 16'0100000010000000
  transition: 8'01000000 26'-------101101------------- -> 8'01000000 16'0100000010000000
  transition: 8'01000000 26'-00----111100-0----------- -> 8'01000000 16'0100000010000000
  transition: 8'01000000 26'-00----111100-10---------- -> 8'00100000 16'0010000010000000
  transition: 8'01000000 26'-00----111100-11---------- -> 8'01000000 16'0100000010000000
  transition: 8'01000000 26'-01----111100------------- -> 8'01000000 16'0100000010000000
  transition: 8'01000000 26'-1-----111100------------- -> 8'01000000 16'0100000010000000
  transition: 8'01000000 26'-------111101------------- -> 8'01000000 16'0100000010000000
  transition: 8'01000000 26'---------0-1-------------- -> 8'10000000 16'1000000010000000
  transition: 8'01000000 26'-00----0-1-10-0----------- -> 8'01000000 16'0100000010000000
  transition: 8'01000000 26'-00----0-1-10-10---------- -> 8'00100000 16'0010000010000000
  transition: 8'01000000 26'-00----0-1-10-11---------- -> 8'01000000 16'0100000010000000
  transition: 8'01000000 26'-01----0-1-10------------- -> 8'01000000 16'0100000010000000
  transition: 8'01000000 26'-1-----0-1-10------------- -> 8'01000000 16'0100000010000000
  transition: 8'01000000 26'-------0-1-11------------- -> 8'01000000 16'0100000010000000
  transition: 8'01000000 26'-00----101010-0----------- -> 8'01000000 16'0100000010000000
  transition: 8'01000000 26'-00----101010-10---------- -> 8'00100000 16'0010000010000000
  transition: 8'01000000 26'-00----101010-11---------- -> 8'01000000 16'0100000010000000
  transition: 8'01000000 26'-01----101010------------- -> 8'01000000 16'0100000010000000
  transition: 8'01000000 26'-1-----101010------------- -> 8'01000000 16'0100000010000000
  transition: 8'01000000 26'-------101011------------- -> 8'01000000 16'0100000010000000
  transition: 8'01000000 26'-00----111010-0----------- -> 8'01000000 16'0100000010000000
  transition: 8'01000000 26'-00----111010-10---------- -> 8'00100000 16'0010000010000000
  transition: 8'01000000 26'-00----111010-11---------- -> 8'01000000 16'0100000010000000
  transition: 8'01000000 26'-01----111010------------- -> 8'01000000 16'0100000010000000
  transition: 8'01000000 26'-1-----111010------------- -> 8'01000000 16'0100000010000000
  transition: 8'01000000 26'-------111011------------- -> 8'01000000 16'0100000010000000
  transition: 8'01000000 26'-00----101110-0----------- -> 8'01000000 16'0100000010000000
  transition: 8'01000000 26'-00----101110-10---------- -> 8'00100000 16'0010000010000000
  transition: 8'01000000 26'-00----101110-11---------- -> 8'01000000 16'0100000010000000
  transition: 8'01000000 26'-01----101110------------- -> 8'01000000 16'0100000010000000
  transition: 8'01000000 26'-1-----101110------------- -> 8'01000000 16'0100000010000000
  transition: 8'01000000 26'-------101111------------- -> 8'01000000 16'0100000010000000
  transition: 8'01000000 26'-00----111110-0----------- -> 8'01000000 16'0100000010000000
  transition: 8'01000000 26'-00----111110-10---------- -> 8'00100000 16'0010000010000000
  transition: 8'01000000 26'-00----111110-11---------- -> 8'01000000 16'0100000010000000
  transition: 8'01000000 26'-01----111110------------- -> 8'01000000 16'0100000010000000
  transition: 8'01000000 26'-1-----111110------------- -> 8'01000000 16'0100000010000000
  transition: 8'01000000 26'-------111111------------- -> 8'01000000 16'0100000010000000
  transition: 8'00100000 26'-----0-0---00---0-000---00 -> 8'00001000 16'0000100000000010
  transition: 8'00100000 26'-----0-0---00-----1-0---00 -> 8'00000010 16'0000001000000010
  transition: 8'00100000 26'-----0-0---00------10---00 -> 8'00000100 16'0000010000000010
  transition: 8'00100000 26'---0---0---00---1-----0--- -> 8'00100000 16'0010000000000010
  transition: 8'00100000 26'---10--0---00---1-----0--- -> 8'10000000 16'1000000000000010
  transition: 8'00100000 26'---11--0---00---1-----0--- -> 8'01000000 16'0100000000000010
  transition: 8'00100000 26'-------0---00---1-----1--- -> 8'01000000 16'0100000000000010
  transition: 8'00100000 26'-------0---00------------1 -> 8'01000000 16'0100000000000010
  transition: 8'00100000 26'-----1-0---00------------- -> 8'00000001 16'0000000100000010
  transition: 8'00100000 26'-------0---00-------1----- -> 8'00000100 16'0000010000000010
  transition: 8'00100000 26'-------0---00-----------1- -> 8'00001000 16'0000100000000010
  transition: 8'00100000 26'-------0---01------------- -> 8'01000000 16'0100000000000010
  transition: 8'00100000 26'-----0-10-000---0-000---00 -> 8'00001000 16'0000100000000010
  transition: 8'00100000 26'-----0-10-000-----1-0---00 -> 8'00000010 16'0000001000000010
  transition: 8'00100000 26'-----0-10-000------10---00 -> 8'00000100 16'0000010000000010
  transition: 8'00100000 26'---0---10-000---1-----0--- -> 8'00100000 16'0010000000000010
  transition: 8'00100000 26'---10--10-000---1-----0--- -> 8'10000000 16'1000000000000010
  transition: 8'00100000 26'---11--10-000---1-----0--- -> 8'01000000 16'0100000000000010
  transition: 8'00100000 26'-------10-000---1-----1--- -> 8'01000000 16'0100000000000010
  transition: 8'00100000 26'-------10-000------------1 -> 8'01000000 16'0100000000000010
  transition: 8'00100000 26'-----1-10-000------------- -> 8'00000001 16'0000000100000010
  transition: 8'00100000 26'-------10-000-------1----- -> 8'00000100 16'0000010000000010
  transition: 8'00100000 26'-------10-000-----------1- -> 8'00001000 16'0000100000000010
  transition: 8'00100000 26'-------10-001------------- -> 8'01000000 16'0100000000000010
  transition: 8'00100000 26'-------11000-------------- -> 8'10000000 16'1000000000000010
  transition: 8'00100000 26'-----0-111000---0-000---00 -> 8'00001000 16'0000100000000010
  transition: 8'00100000 26'-----0-111000-----1-0---00 -> 8'00000010 16'0000001000000010
  transition: 8'00100000 26'-----0-111000------10---00 -> 8'00000100 16'0000010000000010
  transition: 8'00100000 26'---0---111000---1-----0--- -> 8'00100000 16'0010000000000010
  transition: 8'00100000 26'---10--111000---1-----0--- -> 8'10000000 16'1000000000000010
  transition: 8'00100000 26'---11--111000---1-----0--- -> 8'01000000 16'0100000000000010
  transition: 8'00100000 26'-------111000---1-----1--- -> 8'01000000 16'0100000000000010
  transition: 8'00100000 26'-------111000------------1 -> 8'01000000 16'0100000000000010
  transition: 8'00100000 26'-----1-111000------------- -> 8'00000001 16'0000000100000010
  transition: 8'00100000 26'-------111000-------1----- -> 8'00000100 16'0000010000000010
  transition: 8'00100000 26'-------111000-----------1- -> 8'00001000 16'0000100000000010
  transition: 8'00100000 26'-------111001------------- -> 8'01000000 16'0100000000000010
  transition: 8'00100000 26'-------1-010-------------- -> 8'10000000 16'1000000000000010
  transition: 8'00100000 26'-----0-101100---0-000---00 -> 8'00001000 16'0000100000000010
  transition: 8'00100000 26'-----0-101100-----1-0---00 -> 8'00000010 16'0000001000000010
  transition: 8'00100000 26'-----0-101100------10---00 -> 8'00000100 16'0000010000000010
  transition: 8'00100000 26'---0---101100---1-----0--- -> 8'00100000 16'0010000000000010
  transition: 8'00100000 26'---10--101100---1-----0--- -> 8'10000000 16'1000000000000010
  transition: 8'00100000 26'---11--101100---1-----0--- -> 8'01000000 16'0100000000000010
  transition: 8'00100000 26'-------101100---1-----1--- -> 8'01000000 16'0100000000000010
  transition: 8'00100000 26'-------101100------------1 -> 8'01000000 16'0100000000000010
  transition: 8'00100000 26'-----1-101100------------- -> 8'00000001 16'0000000100000010
  transition: 8'00100000 26'-------101100-------1----- -> 8'00000100 16'0000010000000010
  transition: 8'00100000 26'-------101100-----------1- -> 8'00001000 16'0000100000000010
  transition: 8'00100000 26'-------101101------------- -> 8'01000000 16'0100000000000010
  transition: 8'00100000 26'-----0-111100---0-000---00 -> 8'00001000 16'0000100000000010
  transition: 8'00100000 26'-----0-111100-----1-0---00 -> 8'00000010 16'0000001000000010
  transition: 8'00100000 26'-----0-111100------10---00 -> 8'00000100 16'0000010000000010
  transition: 8'00100000 26'---0---111100---1-----0--- -> 8'00100000 16'0010000000000010
  transition: 8'00100000 26'---10--111100---1-----0--- -> 8'10000000 16'1000000000000010
  transition: 8'00100000 26'---11--111100---1-----0--- -> 8'01000000 16'0100000000000010
  transition: 8'00100000 26'-------111100---1-----1--- -> 8'01000000 16'0100000000000010
  transition: 8'00100000 26'-------111100------------1 -> 8'01000000 16'0100000000000010
  transition: 8'00100000 26'-----1-111100------------- -> 8'00000001 16'0000000100000010
  transition: 8'00100000 26'-------111100-------1----- -> 8'00000100 16'0000010000000010
  transition: 8'00100000 26'-------111100-----------1- -> 8'00001000 16'0000100000000010
  transition: 8'00100000 26'-------111101------------- -> 8'01000000 16'0100000000000010
  transition: 8'00100000 26'---------0-1-------------- -> 8'10000000 16'1000000000000010
  transition: 8'00100000 26'-----0-0-1-10---0-000---00 -> 8'00001000 16'0000100000000010
  transition: 8'00100000 26'-----0-0-1-10-----1-0---00 -> 8'00000010 16'0000001000000010
  transition: 8'00100000 26'-----0-0-1-10------10---00 -> 8'00000100 16'0000010000000010
  transition: 8'00100000 26'---0---0-1-10---1-----0--- -> 8'00100000 16'0010000000000010
  transition: 8'00100000 26'---10--0-1-10---1-----0--- -> 8'10000000 16'1000000000000010
  transition: 8'00100000 26'---11--0-1-10---1-----0--- -> 8'01000000 16'0100000000000010
  transition: 8'00100000 26'-------0-1-10---1-----1--- -> 8'01000000 16'0100000000000010
  transition: 8'00100000 26'-------0-1-10------------1 -> 8'01000000 16'0100000000000010
  transition: 8'00100000 26'-----1-0-1-10------------- -> 8'00000001 16'0000000100000010
  transition: 8'00100000 26'-------0-1-10-------1----- -> 8'00000100 16'0000010000000010
  transition: 8'00100000 26'-------0-1-10-----------1- -> 8'00001000 16'0000100000000010
  transition: 8'00100000 26'-------0-1-11------------- -> 8'01000000 16'0100000000000010
  transition: 8'00100000 26'-----0-101010---0-000---00 -> 8'00001000 16'0000100000000010
  transition: 8'00100000 26'-----0-101010-----1-0---00 -> 8'00000010 16'0000001000000010
  transition: 8'00100000 26'-----0-101010------10---00 -> 8'00000100 16'0000010000000010
  transition: 8'00100000 26'---0---101010---1-----0--- -> 8'00100000 16'0010000000000010
  transition: 8'00100000 26'---10--101010---1-----0--- -> 8'10000000 16'1000000000000010
  transition: 8'00100000 26'---11--101010---1-----0--- -> 8'01000000 16'0100000000000010
  transition: 8'00100000 26'-------101010---1-----1--- -> 8'01000000 16'0100000000000010
  transition: 8'00100000 26'-------101010------------1 -> 8'01000000 16'0100000000000010
  transition: 8'00100000 26'-----1-101010------------- -> 8'00000001 16'0000000100000010
  transition: 8'00100000 26'-------101010-------1----- -> 8'00000100 16'0000010000000010
  transition: 8'00100000 26'-------101010-----------1- -> 8'00001000 16'0000100000000010
  transition: 8'00100000 26'-------101011------------- -> 8'01000000 16'0100000000000010
  transition: 8'00100000 26'-----0-111010---0-000---00 -> 8'00001000 16'0000100000000010
  transition: 8'00100000 26'-----0-111010-----1-0---00 -> 8'00000010 16'0000001000000010
  transition: 8'00100000 26'-----0-111010------10---00 -> 8'00000100 16'0000010000000010
  transition: 8'00100000 26'---0---111010---1-----0--- -> 8'00100000 16'0010000000000010
  transition: 8'00100000 26'---10--111010---1-----0--- -> 8'10000000 16'1000000000000010
  transition: 8'00100000 26'---11--111010---1-----0--- -> 8'01000000 16'0100000000000010
  transition: 8'00100000 26'-------111010---1-----1--- -> 8'01000000 16'0100000000000010
  transition: 8'00100000 26'-------111010------------1 -> 8'01000000 16'0100000000000010
  transition: 8'00100000 26'-----1-111010------------- -> 8'00000001 16'0000000100000010
  transition: 8'00100000 26'-------111010-------1----- -> 8'00000100 16'0000010000000010
  transition: 8'00100000 26'-------111010-----------1- -> 8'00001000 16'0000100000000010
  transition: 8'00100000 26'-------111011------------- -> 8'01000000 16'0100000000000010
  transition: 8'00100000 26'-----0-101110---0-000---00 -> 8'00001000 16'0000100000000010
  transition: 8'00100000 26'-----0-101110-----1-0---00 -> 8'00000010 16'0000001000000010
  transition: 8'00100000 26'-----0-101110------10---00 -> 8'00000100 16'0000010000000010
  transition: 8'00100000 26'---0---101110---1-----0--- -> 8'00100000 16'0010000000000010
  transition: 8'00100000 26'---10--101110---1-----0--- -> 8'10000000 16'1000000000000010
  transition: 8'00100000 26'---11--101110---1-----0--- -> 8'01000000 16'0100000000000010
  transition: 8'00100000 26'-------101110---1-----1--- -> 8'01000000 16'0100000000000010
  transition: 8'00100000 26'-------101110------------1 -> 8'01000000 16'0100000000000010
  transition: 8'00100000 26'-----1-101110------------- -> 8'00000001 16'0000000100000010
  transition: 8'00100000 26'-------101110-------1----- -> 8'00000100 16'0000010000000010
  transition: 8'00100000 26'-------101110-----------1- -> 8'00001000 16'0000100000000010
  transition: 8'00100000 26'-------101111------------- -> 8'01000000 16'0100000000000010
  transition: 8'00100000 26'-----0-111110---0-000---00 -> 8'00001000 16'0000100000000010
  transition: 8'00100000 26'-----0-111110-----1-0---00 -> 8'00000010 16'0000001000000010
  transition: 8'00100000 26'-----0-111110------10---00 -> 8'00000100 16'0000010000000010
  transition: 8'00100000 26'---0---111110---1-----0--- -> 8'00100000 16'0010000000000010
  transition: 8'00100000 26'---10--111110---1-----0--- -> 8'10000000 16'1000000000000010
  transition: 8'00100000 26'---11--111110---1-----0--- -> 8'01000000 16'0100000000000010
  transition: 8'00100000 26'-------111110---1-----1--- -> 8'01000000 16'0100000000000010
  transition: 8'00100000 26'-------111110------------1 -> 8'01000000 16'0100000000000010
  transition: 8'00100000 26'-----1-111110------------- -> 8'00000001 16'0000000100000010
  transition: 8'00100000 26'-------111110-------1----- -> 8'00000100 16'0000010000000010
  transition: 8'00100000 26'-------111110-----------1- -> 8'00001000 16'0000100000000010
  transition: 8'00100000 26'-------111111------------- -> 8'01000000 16'0100000000000010
  transition: 8'00001000 26'-------0---00----0-------- -> 8'01000000 16'0100000000001000
  transition: 8'00001000 26'-------0---00----1---0---- -> 8'00001000 16'0000100000001000
  transition: 8'00001000 26'-------0---00----1---1---- -> 8'01000000 16'0100000000001000
  transition: 8'00001000 26'-------0---01------------- -> 8'01000000 16'0100000000001000
  transition: 8'00001000 26'-------10-000----0-------- -> 8'01000000 16'0100000000001000
  transition: 8'00001000 26'-------10-000----1---0---- -> 8'00001000 16'0000100000001000
  transition: 8'00001000 26'-------10-000----1---1---- -> 8'01000000 16'0100000000001000
  transition: 8'00001000 26'-------10-001------------- -> 8'01000000 16'0100000000001000
  transition: 8'00001000 26'-------11000-------------- -> 8'10000000 16'1000000000001000
  transition: 8'00001000 26'-------111000----0-------- -> 8'01000000 16'0100000000001000
  transition: 8'00001000 26'-------111000----1---0---- -> 8'00001000 16'0000100000001000
  transition: 8'00001000 26'-------111000----1---1---- -> 8'01000000 16'0100000000001000
  transition: 8'00001000 26'-------111001------------- -> 8'01000000 16'0100000000001000
  transition: 8'00001000 26'-------1-010-------------- -> 8'10000000 16'1000000000001000
  transition: 8'00001000 26'-------101100----0-------- -> 8'01000000 16'0100000000001000
  transition: 8'00001000 26'-------101100----1---0---- -> 8'00001000 16'0000100000001000
  transition: 8'00001000 26'-------101100----1---1---- -> 8'01000000 16'0100000000001000
  transition: 8'00001000 26'-------101101------------- -> 8'01000000 16'0100000000001000
  transition: 8'00001000 26'-------111100----0-------- -> 8'01000000 16'0100000000001000
  transition: 8'00001000 26'-------111100----1---0---- -> 8'00001000 16'0000100000001000
  transition: 8'00001000 26'-------111100----1---1---- -> 8'01000000 16'0100000000001000
  transition: 8'00001000 26'-------111101------------- -> 8'01000000 16'0100000000001000
  transition: 8'00001000 26'---------0-1-------------- -> 8'10000000 16'1000000000001000
  transition: 8'00001000 26'-------0-1-10----0-------- -> 8'01000000 16'0100000000001000
  transition: 8'00001000 26'-------0-1-10----1---0---- -> 8'00001000 16'0000100000001000
  transition: 8'00001000 26'-------0-1-10----1---1---- -> 8'01000000 16'0100000000001000
  transition: 8'00001000 26'-------0-1-11------------- -> 8'01000000 16'0100000000001000
  transition: 8'00001000 26'-------101010----0-------- -> 8'01000000 16'0100000000001000
  transition: 8'00001000 26'-------101010----1---0---- -> 8'00001000 16'0000100000001000
  transition: 8'00001000 26'-------101010----1---1---- -> 8'01000000 16'0100000000001000
  transition: 8'00001000 26'-------101011------------- -> 8'01000000 16'0100000000001000
  transition: 8'00001000 26'-------111010----0-------- -> 8'01000000 16'0100000000001000
  transition: 8'00001000 26'-------111010----1---0---- -> 8'00001000 16'0000100000001000
  transition: 8'00001000 26'-------111010----1---1---- -> 8'01000000 16'0100000000001000
  transition: 8'00001000 26'-------111011------------- -> 8'01000000 16'0100000000001000
  transition: 8'00001000 26'-------101110----0-------- -> 8'01000000 16'0100000000001000
  transition: 8'00001000 26'-------101110----1---0---- -> 8'00001000 16'0000100000001000
  transition: 8'00001000 26'-------101110----1---1---- -> 8'01000000 16'0100000000001000
  transition: 8'00001000 26'-------101111------------- -> 8'01000000 16'0100000000001000
  transition: 8'00001000 26'-------111110----0-------- -> 8'01000000 16'0100000000001000
  transition: 8'00001000 26'-------111110----1---0---- -> 8'00001000 16'0000100000001000
  transition: 8'00001000 26'-------111110----1---1---- -> 8'01000000 16'0100000000001000
  transition: 8'00001000 26'-------111111------------- -> 8'01000000 16'0100000000001000
  transition: 8'00000100 26'0------0---00------------- -> 8'00000100 16'0000010000010000
  transition: 8'00000100 26'1------0---00------------- -> 8'01000000 16'0100000000010000
  transition: 8'00000100 26'-------0---01------------- -> 8'01000000 16'0100000000010000
  transition: 8'00000100 26'0------10-000------------- -> 8'00000100 16'0000010000010000
  transition: 8'00000100 26'1------10-000------------- -> 8'01000000 16'0100000000010000
  transition: 8'00000100 26'-------10-001------------- -> 8'01000000 16'0100000000010000
  transition: 8'00000100 26'-------11000-------------- -> 8'10000000 16'1000000000010000
  transition: 8'00000100 26'0------111000------------- -> 8'00000100 16'0000010000010000
  transition: 8'00000100 26'1------111000------------- -> 8'01000000 16'0100000000010000
  transition: 8'00000100 26'-------111001------------- -> 8'01000000 16'0100000000010000
  transition: 8'00000100 26'-------1-010-------------- -> 8'10000000 16'1000000000010000
  transition: 8'00000100 26'0------101100------------- -> 8'00000100 16'0000010000010000
  transition: 8'00000100 26'1------101100------------- -> 8'01000000 16'0100000000010000
  transition: 8'00000100 26'-------101101------------- -> 8'01000000 16'0100000000010000
  transition: 8'00000100 26'0------111100------------- -> 8'00000100 16'0000010000010000
  transition: 8'00000100 26'1------111100------------- -> 8'01000000 16'0100000000010000
  transition: 8'00000100 26'-------111101------------- -> 8'01000000 16'0100000000010000
  transition: 8'00000100 26'---------0-1-------------- -> 8'10000000 16'1000000000010000
  transition: 8'00000100 26'0------0-1-10------------- -> 8'00000100 16'0000010000010000
  transition: 8'00000100 26'1------0-1-10------------- -> 8'01000000 16'0100000000010000
  transition: 8'00000100 26'-------0-1-11------------- -> 8'01000000 16'0100000000010000
  transition: 8'00000100 26'0------101010------------- -> 8'00000100 16'0000010000010000
  transition: 8'00000100 26'1------101010------------- -> 8'01000000 16'0100000000010000
  transition: 8'00000100 26'-------101011------------- -> 8'01000000 16'0100000000010000
  transition: 8'00000100 26'0------111010------------- -> 8'00000100 16'0000010000010000
  transition: 8'00000100 26'1------111010------------- -> 8'01000000 16'0100000000010000
  transition: 8'00000100 26'-------111011------------- -> 8'01000000 16'0100000000010000
  transition: 8'00000100 26'0------101110------------- -> 8'00000100 16'0000010000010000
  transition: 8'00000100 26'1------101110------------- -> 8'01000000 16'0100000000010000
  transition: 8'00000100 26'-------101111------------- -> 8'01000000 16'0100000000010000
  transition: 8'00000100 26'0------111110------------- -> 8'00000100 16'0000010000010000
  transition: 8'00000100 26'1------111110------------- -> 8'01000000 16'0100000000010000
  transition: 8'00000100 26'-------111111------------- -> 8'01000000 16'0100000000010000
  transition: 8'00000010 26'-------0---000------------ -> 8'00000010 16'0000001000100000
  transition: 8'00000010 26'------00---001------------ -> 8'00000010 16'0000001000100000
  transition: 8'00000010 26'------10---001------------ -> 8'01000000 16'0100000000100000
  transition: 8'00000010 26'-------0---01------------- -> 8'01000000 16'0100000000100000
  transition: 8'00000010 26'-------10-0000------------ -> 8'00000010 16'0000001000100000
  transition: 8'00000010 26'------010-0001------------ -> 8'00000010 16'0000001000100000
  transition: 8'00000010 26'------110-0001------------ -> 8'01000000 16'0100000000100000
  transition: 8'00000010 26'-------10-001------------- -> 8'01000000 16'0100000000100000
  transition: 8'00000010 26'-------11000-------------- -> 8'10000000 16'1000000000100000
  transition: 8'00000010 26'-------1110000------------ -> 8'00000010 16'0000001000100000
  transition: 8'00000010 26'------01110001------------ -> 8'00000010 16'0000001000100000
  transition: 8'00000010 26'------11110001------------ -> 8'01000000 16'0100000000100000
  transition: 8'00000010 26'-------111001------------- -> 8'01000000 16'0100000000100000
  transition: 8'00000010 26'-------1-010-------------- -> 8'10000000 16'1000000000100000
  transition: 8'00000010 26'-------1011000------------ -> 8'00000010 16'0000001000100000
  transition: 8'00000010 26'------01011001------------ -> 8'00000010 16'0000001000100000
  transition: 8'00000010 26'------11011001------------ -> 8'01000000 16'0100000000100000
  transition: 8'00000010 26'-------101101------------- -> 8'01000000 16'0100000000100000
  transition: 8'00000010 26'-------1111000------------ -> 8'00000010 16'0000001000100000
  transition: 8'00000010 26'------01111001------------ -> 8'00000010 16'0000001000100000
  transition: 8'00000010 26'------11111001------------ -> 8'01000000 16'0100000000100000
  transition: 8'00000010 26'-------111101------------- -> 8'01000000 16'0100000000100000
  transition: 8'00000010 26'---------0-1-------------- -> 8'10000000 16'1000000000100000
  transition: 8'00000010 26'-------0-1-100------------ -> 8'00000010 16'0000001000100000
  transition: 8'00000010 26'------00-1-101------------ -> 8'00000010 16'0000001000100000
  transition: 8'00000010 26'------10-1-101------------ -> 8'01000000 16'0100000000100000
  transition: 8'00000010 26'-------0-1-11------------- -> 8'01000000 16'0100000000100000
  transition: 8'00000010 26'-------1010100------------ -> 8'00000010 16'0000001000100000
  transition: 8'00000010 26'------01010101------------ -> 8'00000010 16'0000001000100000
  transition: 8'00000010 26'------11010101------------ -> 8'01000000 16'0100000000100000
  transition: 8'00000010 26'-------101011------------- -> 8'01000000 16'0100000000100000
  transition: 8'00000010 26'-------1110100------------ -> 8'00000010 16'0000001000100000
  transition: 8'00000010 26'------01110101------------ -> 8'00000010 16'0000001000100000
  transition: 8'00000010 26'------11110101------------ -> 8'01000000 16'0100000000100000
  transition: 8'00000010 26'-------111011------------- -> 8'01000000 16'0100000000100000
  transition: 8'00000010 26'-------1011100------------ -> 8'00000010 16'0000001000100000
  transition: 8'00000010 26'------01011101------------ -> 8'00000010 16'0000001000100000
  transition: 8'00000010 26'------11011101------------ -> 8'01000000 16'0100000000100000
  transition: 8'00000010 26'-------101111------------- -> 8'01000000 16'0100000000100000
  transition: 8'00000010 26'-------1111100------------ -> 8'00000010 16'0000001000100000
  transition: 8'00000010 26'------01111101------------ -> 8'00000010 16'0000001000100000
  transition: 8'00000010 26'------11111101------------ -> 8'01000000 16'0100000000100000
  transition: 8'00000010 26'-------111111------------- -> 8'01000000 16'0100000000100000
  transition: 8'00000001 26'-------0---000------------ -> 8'00000001 16'0000000101000000
  transition: 8'00000001 26'------00---001------------ -> 8'00000001 16'0000000101000000
  transition: 8'00000001 26'------10---001------------ -> 8'01000000 16'0100000001000000
  transition: 8'00000001 26'-------0---01------------- -> 8'01000000 16'0100000001000000
  transition: 8'00000001 26'-------10-0000------------ -> 8'00000001 16'0000000101000000
  transition: 8'00000001 26'------010-0001------------ -> 8'00000001 16'0000000101000000
  transition: 8'00000001 26'------110-0001------------ -> 8'01000000 16'0100000001000000
  transition: 8'00000001 26'-------10-001------------- -> 8'01000000 16'0100000001000000
  transition: 8'00000001 26'-------11000-------------- -> 8'10000000 16'1000000001000000
  transition: 8'00000001 26'-------1110000------------ -> 8'00000001 16'0000000101000000
  transition: 8'00000001 26'------01110001------------ -> 8'00000001 16'0000000101000000
  transition: 8'00000001 26'------11110001------------ -> 8'01000000 16'0100000001000000
  transition: 8'00000001 26'-------111001------------- -> 8'01000000 16'0100000001000000
  transition: 8'00000001 26'-------1-010-------------- -> 8'10000000 16'1000000001000000
  transition: 8'00000001 26'-------1011000------------ -> 8'00000001 16'0000000101000000
  transition: 8'00000001 26'------01011001------------ -> 8'00000001 16'0000000101000000
  transition: 8'00000001 26'------11011001------------ -> 8'01000000 16'0100000001000000
  transition: 8'00000001 26'-------101101------------- -> 8'01000000 16'0100000001000000
  transition: 8'00000001 26'-------1111000------------ -> 8'00000001 16'0000000101000000
  transition: 8'00000001 26'------01111001------------ -> 8'00000001 16'0000000101000000
  transition: 8'00000001 26'------11111001------------ -> 8'01000000 16'0100000001000000
  transition: 8'00000001 26'-------111101------------- -> 8'01000000 16'0100000001000000
  transition: 8'00000001 26'---------0-1-------------- -> 8'10000000 16'1000000001000000
  transition: 8'00000001 26'-------0-1-100------------ -> 8'00000001 16'0000000101000000
  transition: 8'00000001 26'------00-1-101------------ -> 8'00000001 16'0000000101000000
  transition: 8'00000001 26'------10-1-101------------ -> 8'01000000 16'0100000001000000
  transition: 8'00000001 26'-------0-1-11------------- -> 8'01000000 16'0100000001000000
  transition: 8'00000001 26'-------1010100------------ -> 8'00000001 16'0000000101000000
  transition: 8'00000001 26'------01010101------------ -> 8'00000001 16'0000000101000000
  transition: 8'00000001 26'------11010101------------ -> 8'01000000 16'0100000001000000
  transition: 8'00000001 26'-------101011------------- -> 8'01000000 16'0100000001000000
  transition: 8'00000001 26'-------1110100------------ -> 8'00000001 16'0000000101000000
  transition: 8'00000001 26'------01110101------------ -> 8'00000001 16'0000000101000000
  transition: 8'00000001 26'------11110101------------ -> 8'01000000 16'0100000001000000
  transition: 8'00000001 26'-------111011------------- -> 8'01000000 16'0100000001000000
  transition: 8'00000001 26'-------1011100------------ -> 8'00000001 16'0000000101000000
  transition: 8'00000001 26'------01011101------------ -> 8'00000001 16'0000000101000000
  transition: 8'00000001 26'------11011101------------ -> 8'01000000 16'0100000001000000
  transition: 8'00000001 26'-------101111------------- -> 8'01000000 16'0100000001000000
  transition: 8'00000001 26'-------1111100------------ -> 8'00000001 16'0000000101000000
  transition: 8'00000001 26'------01111101------------ -> 8'00000001 16'0000000101000000
  transition: 8'00000001 26'------11111101------------ -> 8'01000000 16'0100000001000000
  transition: 8'00000001 26'-------111111------------- -> 8'01000000 16'0100000001000000
Extracting FSM `\picorv32.mem_wordsize' from module `\sim'.
  found $dff cell for state register: $flatten\picorv32.$procdff$6977
  root of input selection tree: $flatten\picorv32.$0\mem_wordsize[1:0]
  found ctrl input: $flatten\picorv32.$logic_not$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1133$2394_Y
  found ctrl input: $flatten\picorv32.$procmux$3785_CMP
  found ctrl input: $flatten\picorv32.$procmux$3786_CMP
  found ctrl input: $flatten\picorv32.$eq$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1308$2436_Y
  found ctrl input: $flatten\picorv32.$logic_or$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1852$2604_Y
  found ctrl input: \picorv32.mem_do_rdata
  found ctrl input: \picorv32.instr_lw
  found ctrl input: $flatten\picorv32.$logic_or$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1882$2613_Y
  found ctrl input: $flatten\picorv32.$logic_or$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1881$2612_Y
  found state code: 2'00
  found state code: 2'01
  found state code: 2'10
  found ctrl input: \picorv32.mem_do_wdata
  found ctrl input: \picorv32.instr_sw
  found ctrl input: \picorv32.instr_sh
  found ctrl input: \picorv32.instr_sb
  found ctrl output: $flatten\picorv32.$procmux$6537_CMP
  found ctrl output: $flatten\picorv32.$eq$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1925$2631_Y
  found ctrl output: $flatten\picorv32.$eq$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1918$2624_Y
  ctrl inputs: { $flatten\picorv32.$eq$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1308$2436_Y $flatten\picorv32.$logic_not$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1133$2394_Y $flatten\picorv32.$logic_or$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1852$2604_Y $flatten\picorv32.$logic_or$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1881$2612_Y $flatten\picorv32.$logic_or$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1882$2613_Y $flatten\picorv32.$procmux$3785_CMP $flatten\picorv32.$procmux$3786_CMP \picorv32.instr_lw \picorv32.instr_sb \picorv32.instr_sh \picorv32.instr_sw \picorv32.mem_do_rdata \picorv32.mem_do_wdata }
  ctrl outputs: { $flatten\picorv32.$eq$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1918$2624_Y $flatten\picorv32.$eq$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1925$2631_Y $flatten\picorv32.$procmux$6537_CMP $flatten\picorv32.$0\mem_wordsize[1:0] }
  transition:       2'00 13'00---00------ ->       2'00 5'10000
  transition:       2'00 13'10----------- ->       2'00 5'10000
  transition:       2'00 13'-00---1------ ->       2'00 5'10000
  transition:       2'00 13'-01---1-000-0 ->       2'00 5'10000
  transition:       2'00 13'-01---1-1---0 ->       2'10 5'10010
  transition:       2'00 13'-01---1--1--0 ->       2'01 5'10001
  transition:       2'00 13'-01---1---1-0 ->       2'00 5'10000
  transition:       2'00 13'-01---1-----1 ->       2'00 5'10000
  transition:       2'00 13'-00--1------- ->       2'00 5'10000
  transition:       2'00 13'-01001-0---0- ->       2'00 5'10000
  transition:       2'00 13'-011-1-----0- ->       2'10 5'10010
  transition:       2'00 13'-01-11-----0- ->       2'01 5'10001
  transition:       2'00 13'-01--1-1---0- ->       2'00 5'10000
  transition:       2'00 13'-01--1-----1- ->       2'00 5'10000
  transition:       2'00 13'-1----------- ->       2'00 5'10000
  transition:       2'10 13'00---00------ ->       2'10 5'00110
  transition:       2'10 13'10----------- ->       2'00 5'00100
  transition:       2'10 13'-00---1------ ->       2'10 5'00110
  transition:       2'10 13'-01---1-000-0 ->       2'10 5'00110
  transition:       2'10 13'-01---1-1---0 ->       2'10 5'00110
  transition:       2'10 13'-01---1--1--0 ->       2'01 5'00101
  transition:       2'10 13'-01---1---1-0 ->       2'00 5'00100
  transition:       2'10 13'-01---1-----1 ->       2'10 5'00110
  transition:       2'10 13'-00--1------- ->       2'10 5'00110
  transition:       2'10 13'-01001-0---0- ->       2'10 5'00110
  transition:       2'10 13'-011-1-----0- ->       2'10 5'00110
  transition:       2'10 13'-01-11-----0- ->       2'01 5'00101
  transition:       2'10 13'-01--1-1---0- ->       2'00 5'00100
  transition:       2'10 13'-01--1-----1- ->       2'10 5'00110
  transition:       2'10 13'-1----------- ->       2'10 5'00110
  transition:       2'01 13'00---00------ ->       2'01 5'01001
  transition:       2'01 13'10----------- ->       2'00 5'01000
  transition:       2'01 13'-00---1------ ->       2'01 5'01001
  transition:       2'01 13'-01---1-000-0 ->       2'01 5'01001
  transition:       2'01 13'-01---1-1---0 ->       2'10 5'01010
  transition:       2'01 13'-01---1--1--0 ->       2'01 5'01001
  transition:       2'01 13'-01---1---1-0 ->       2'00 5'01000
  transition:       2'01 13'-01---1-----1 ->       2'01 5'01001
  transition:       2'01 13'-00--1------- ->       2'01 5'01001
  transition:       2'01 13'-01001-0---0- ->       2'01 5'01001
  transition:       2'01 13'-011-1-----0- ->       2'10 5'01010
  transition:       2'01 13'-01-11-----0- ->       2'01 5'01001
  transition:       2'01 13'-01--1-1---0- ->       2'00 5'01000
  transition:       2'01 13'-01--1-----1- ->       2'01 5'01001
  transition:       2'01 13'-1----------- ->       2'01 5'01001

5.60.3. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\picorv32.mem_wordsize$7300' from module `\sim'.
Optimizing FSM `$fsm$\picorv32.cpu_state$7290' from module `\sim'.
  Merging pattern 26'-------111000------------- and 26'-------111010------------- from group (0 0 16'1000000000000001).
  Merging pattern 26'-------101100------------- and 26'-------101110------------- from group (0 0 16'1000000000000001).
  Merging pattern 26'-------111100------------- and 26'-------111110------------- from group (0 0 16'1000000000000001).
  Merging pattern 26'-------111010------------- and 26'-------111000------------- from group (0 0 16'1000000000000001).
  Merging pattern 26'-------101110------------- and 26'-------101100------------- from group (0 0 16'1000000000000001).
  Merging pattern 26'-------111110------------- and 26'-------111100------------- from group (0 0 16'1000000000000001).
  Merging pattern 26'-------1110-0------------- and 26'-------1111-0------------- from group (0 0 16'1000000000000001).
  Merging pattern 26'-------1111-0------------- and 26'-------1110-0------------- from group (0 0 16'1000000000000001).
  Merging pattern 26'-------111001------------- and 26'-------111011------------- from group (0 1 16'0100000000000001).
  Merging pattern 26'-------101101------------- and 26'-------101111------------- from group (0 1 16'0100000000000001).
  Merging pattern 26'-------111101------------- and 26'-------111111------------- from group (0 1 16'0100000000000001).
  Merging pattern 26'-------111011------------- and 26'-------111001------------- from group (0 1 16'0100000000000001).
  Merging pattern 26'-------101111------------- and 26'-------101101------------- from group (0 1 16'0100000000000001).
  Merging pattern 26'-------111111------------- and 26'-------111101------------- from group (0 1 16'0100000000000001).
  Merging pattern 26'-------1110-1------------- and 26'-------1111-1------------- from group (0 1 16'0100000000000001).
  Merging pattern 26'-------1111-1------------- and 26'-------1110-1------------- from group (0 1 16'0100000000000001).
  Merging pattern 26'-00----111000-11---------- and 26'-00----111010-11---------- from group (1 1 16'0100000010000000).
  Merging pattern 26'-00----101100-11---------- and 26'-00----101110-11---------- from group (1 1 16'0100000010000000).
  Merging pattern 26'-00----111100-11---------- and 26'-00----111110-11---------- from group (1 1 16'0100000010000000).
  Merging pattern 26'-00----111010-11---------- and 26'-00----111000-11---------- from group (1 1 16'0100000010000000).
  Merging pattern 26'-00----101110-11---------- and 26'-00----101100-11---------- from group (1 1 16'0100000010000000).
  Merging pattern 26'-00----111110-11---------- and 26'-00----111100-11---------- from group (1 1 16'0100000010000000).
  Merging pattern 26'-00----111000-0----------- and 26'-00----111010-0----------- from group (1 1 16'0100000010000000).
  Merging pattern 26'-00----101100-0----------- and 26'-00----101110-0----------- from group (1 1 16'0100000010000000).
  Merging pattern 26'-00----111100-0----------- and 26'-00----111110-0----------- from group (1 1 16'0100000010000000).
  Merging pattern 26'-00----111010-0----------- and 26'-00----111000-0----------- from group (1 1 16'0100000010000000).
  Merging pattern 26'-00----101110-0----------- and 26'-00----101100-0----------- from group (1 1 16'0100000010000000).
  Merging pattern 26'-00----111110-0----------- and 26'-00----111100-0----------- from group (1 1 16'0100000010000000).
  Merging pattern 26'-01----111000------------- and 26'-01----111010------------- from group (1 1 16'0100000010000000).
  Merging pattern 26'-1-----111000------------- and 26'-1-----111010------------- from group (1 1 16'0100000010000000).
  Merging pattern 26'-01----101100------------- and 26'-01----101110------------- from group (1 1 16'0100000010000000).
  Merging pattern 26'-1-----101100------------- and 26'-1-----101110------------- from group (1 1 16'0100000010000000).
  Merging pattern 26'-01----111100------------- and 26'-01----111110------------- from group (1 1 16'0100000010000000).
  Merging pattern 26'-1-----111100------------- and 26'-1-----111110------------- from group (1 1 16'0100000010000000).
  Merging pattern 26'-01----111010------------- and 26'-01----111000------------- from group (1 1 16'0100000010000000).
  Merging pattern 26'-1-----111010------------- and 26'-1-----111000------------- from group (1 1 16'0100000010000000).
  Merging pattern 26'-01----101110------------- and 26'-01----101100------------- from group (1 1 16'0100000010000000).
  Merging pattern 26'-1-----101110------------- and 26'-1-----101100------------- from group (1 1 16'0100000010000000).
  Merging pattern 26'-01----111110------------- and 26'-01----111100------------- from group (1 1 16'0100000010000000).
  Merging pattern 26'-1-----111110------------- and 26'-1-----111100------------- from group (1 1 16'0100000010000000).
  Merging pattern 26'-------111001------------- and 26'-------111011------------- from group (1 1 16'0100000010000000).
  Merging pattern 26'-------101101------------- and 26'-------101111------------- from group (1 1 16'0100000010000000).
  Merging pattern 26'-------111101------------- and 26'-------111111------------- from group (1 1 16'0100000010000000).
  Merging pattern 26'-------111011------------- and 26'-------111001------------- from group (1 1 16'0100000010000000).
  Merging pattern 26'-------101111------------- and 26'-------101101------------- from group (1 1 16'0100000010000000).
  Merging pattern 26'-------111111------------- and 26'-------111101------------- from group (1 1 16'0100000010000000).
  Merging pattern 26'-00----1110-0-11---------- and 26'-00----1111-0-11---------- from group (1 1 16'0100000010000000).
  Merging pattern 26'-00----1111-0-11---------- and 26'-00----1110-0-11---------- from group (1 1 16'0100000010000000).
  Merging pattern 26'-00----1110-0-0----------- and 26'-00----1111-0-0----------- from group (1 1 16'0100000010000000).
  Merging pattern 26'-00----1111-0-0----------- and 26'-00----1110-0-0----------- from group (1 1 16'0100000010000000).
  Merging pattern 26'-01----1110-0------------- and 26'-01----1111-0------------- from group (1 1 16'0100000010000000).
  Merging pattern 26'-1-----1110-0------------- and 26'-1-----1111-0------------- from group (1 1 16'0100000010000000).
  Merging pattern 26'-01----1111-0------------- and 26'-01----1110-0------------- from group (1 1 16'0100000010000000).
  Merging pattern 26'-1-----1111-0------------- and 26'-1-----1110-0------------- from group (1 1 16'0100000010000000).
  Merging pattern 26'-------1110-1------------- and 26'-------1111-1------------- from group (1 1 16'0100000010000000).
  Merging pattern 26'-------1111-1------------- and 26'-------1110-1------------- from group (1 1 16'0100000010000000).
  Merging pattern 26'-00----111000-10---------- and 26'-00----111010-10---------- from group (1 2 16'0010000010000000).
  Merging pattern 26'-00----101100-10---------- and 26'-00----101110-10---------- from group (1 2 16'0010000010000000).
  Merging pattern 26'-00----111100-10---------- and 26'-00----111110-10---------- from group (1 2 16'0010000010000000).
  Merging pattern 26'-00----111010-10---------- and 26'-00----111000-10---------- from group (1 2 16'0010000010000000).
  Merging pattern 26'-00----101110-10---------- and 26'-00----101100-10---------- from group (1 2 16'0010000010000000).
  Merging pattern 26'-00----111110-10---------- and 26'-00----111100-10---------- from group (1 2 16'0010000010000000).
  Merging pattern 26'-00----1110-0-10---------- and 26'-00----1111-0-10---------- from group (1 2 16'0010000010000000).
  Merging pattern 26'-00----1111-0-10---------- and 26'-00----1110-0-10---------- from group (1 2 16'0010000010000000).
  Merging pattern 26'---10--111000---1-----0--- and 26'---10--111010---1-----0--- from group (2 0 16'1000000000000010).
  Merging pattern 26'---10--101100---1-----0--- and 26'---10--101110---1-----0--- from group (2 0 16'1000000000000010).
  Merging pattern 26'---10--111100---1-----0--- and 26'---10--111110---1-----0--- from group (2 0 16'1000000000000010).
  Merging pattern 26'---10--111010---1-----0--- and 26'---10--111000---1-----0--- from group (2 0 16'1000000000000010).
  Merging pattern 26'---10--101110---1-----0--- and 26'---10--101100---1-----0--- from group (2 0 16'1000000000000010).
  Merging pattern 26'---10--111110---1-----0--- and 26'---10--111100---1-----0--- from group (2 0 16'1000000000000010).
  Merging pattern 26'---10--1110-0---1-----0--- and 26'---10--1111-0---1-----0--- from group (2 0 16'1000000000000010).
  Merging pattern 26'---10--1111-0---1-----0--- and 26'---10--1110-0---1-----0--- from group (2 0 16'1000000000000010).
  Merging pattern 26'-------111000------------1 and 26'-------111010------------1 from group (2 1 16'0100000000000010).
  Merging pattern 26'-------101100------------1 and 26'-------101110------------1 from group (2 1 16'0100000000000010).
  Merging pattern 26'-------111100------------1 and 26'-------111110------------1 from group (2 1 16'0100000000000010).
  Merging pattern 26'-------111010------------1 and 26'-------111000------------1 from group (2 1 16'0100000000000010).
  Merging pattern 26'-------101110------------1 and 26'-------101100------------1 from group (2 1 16'0100000000000010).
  Merging pattern 26'-------111110------------1 and 26'-------111100------------1 from group (2 1 16'0100000000000010).
  Merging pattern 26'---11--111000---1-----0--- and 26'---11--111010---1-----0--- from group (2 1 16'0100000000000010).
  Merging pattern 26'---11--101100---1-----0--- and 26'---11--101110---1-----0--- from group (2 1 16'0100000000000010).
  Merging pattern 26'---11--111100---1-----0--- and 26'---11--111110---1-----0--- from group (2 1 16'0100000000000010).
  Merging pattern 26'---11--111010---1-----0--- and 26'---11--111000---1-----0--- from group (2 1 16'0100000000000010).
  Merging pattern 26'---11--101110---1-----0--- and 26'---11--101100---1-----0--- from group (2 1 16'0100000000000010).
  Merging pattern 26'---11--111110---1-----0--- and 26'---11--111100---1-----0--- from group (2 1 16'0100000000000010).
  Merging pattern 26'-------111000---1-----1--- and 26'-------111010---1-----1--- from group (2 1 16'0100000000000010).
  Merging pattern 26'-------101100---1-----1--- and 26'-------101110---1-----1--- from group (2 1 16'0100000000000010).
  Merging pattern 26'-------111100---1-----1--- and 26'-------111110---1-----1--- from group (2 1 16'0100000000000010).
  Merging pattern 26'-------111010---1-----1--- and 26'-------111000---1-----1--- from group (2 1 16'0100000000000010).
  Merging pattern 26'-------101110---1-----1--- and 26'-------101100---1-----1--- from group (2 1 16'0100000000000010).
  Merging pattern 26'-------111110---1-----1--- and 26'-------111100---1-----1--- from group (2 1 16'0100000000000010).
  Merging pattern 26'-------111001------------- and 26'-------111011------------- from group (2 1 16'0100000000000010).
  Merging pattern 26'-------101101------------- and 26'-------101111------------- from group (2 1 16'0100000000000010).
  Merging pattern 26'-------111101------------- and 26'-------111111------------- from group (2 1 16'0100000000000010).
  Merging pattern 26'-------111011------------- and 26'-------111001------------- from group (2 1 16'0100000000000010).
  Merging pattern 26'-------101111------------- and 26'-------101101------------- from group (2 1 16'0100000000000010).
  Merging pattern 26'-------111111------------- and 26'-------111101------------- from group (2 1 16'0100000000000010).
  Merging pattern 26'-------1110-0------------1 and 26'-------1111-0------------1 from group (2 1 16'0100000000000010).
  Merging pattern 26'-------1111-0------------1 and 26'-------1110-0------------1 from group (2 1 16'0100000000000010).
  Merging pattern 26'---11--1110-0---1-----0--- and 26'---11--1111-0---1-----0--- from group (2 1 16'0100000000000010).
  Merging pattern 26'---11--1111-0---1-----0--- and 26'---11--1110-0---1-----0--- from group (2 1 16'0100000000000010).
  Merging pattern 26'-------1110-0---1-----1--- and 26'-------1111-0---1-----1--- from group (2 1 16'0100000000000010).
  Merging pattern 26'-------1111-0---1-----1--- and 26'-------1110-0---1-----1--- from group (2 1 16'0100000000000010).
  Merging pattern 26'-------1110-1------------- and 26'-------1111-1------------- from group (2 1 16'0100000000000010).
  Merging pattern 26'-------1111-1------------- and 26'-------1110-1------------- from group (2 1 16'0100000000000010).
  Merging pattern 26'---0---111000---1-----0--- and 26'---0---111010---1-----0--- from group (2 2 16'0010000000000010).
  Merging pattern 26'---0---101100---1-----0--- and 26'---0---101110---1-----0--- from group (2 2 16'0010000000000010).
  Merging pattern 26'---0---111100---1-----0--- and 26'---0---111110---1-----0--- from group (2 2 16'0010000000000010).
  Merging pattern 26'---0---111010---1-----0--- and 26'---0---111000---1-----0--- from group (2 2 16'0010000000000010).
  Merging pattern 26'---0---101110---1-----0--- and 26'---0---101100---1-----0--- from group (2 2 16'0010000000000010).
  Merging pattern 26'---0---111110---1-----0--- and 26'---0---111100---1-----0--- from group (2 2 16'0010000000000010).
  Merging pattern 26'---0---1110-0---1-----0--- and 26'---0---1111-0---1-----0--- from group (2 2 16'0010000000000010).
  Merging pattern 26'---0---1111-0---1-----0--- and 26'---0---1110-0---1-----0--- from group (2 2 16'0010000000000010).
  Merging pattern 26'-----0-111000---0-000---00 and 26'-----0-111010---0-000---00 from group (2 3 16'0000100000000010).
  Merging pattern 26'-----0-101100---0-000---00 and 26'-----0-101110---0-000---00 from group (2 3 16'0000100000000010).
  Merging pattern 26'-----0-111100---0-000---00 and 26'-----0-111110---0-000---00 from group (2 3 16'0000100000000010).
  Merging pattern 26'-----0-111010---0-000---00 and 26'-----0-111000---0-000---00 from group (2 3 16'0000100000000010).
  Merging pattern 26'-----0-101110---0-000---00 and 26'-----0-101100---0-000---00 from group (2 3 16'0000100000000010).
  Merging pattern 26'-----0-111110---0-000---00 and 26'-----0-111100---0-000---00 from group (2 3 16'0000100000000010).
  Merging pattern 26'-------111000-----------1- and 26'-------111010-----------1- from group (2 3 16'0000100000000010).
  Merging pattern 26'-------101100-----------1- and 26'-------101110-----------1- from group (2 3 16'0000100000000010).
  Merging pattern 26'-------111100-----------1- and 26'-------111110-----------1- from group (2 3 16'0000100000000010).
  Merging pattern 26'-------111010-----------1- and 26'-------111000-----------1- from group (2 3 16'0000100000000010).
  Merging pattern 26'-------101110-----------1- and 26'-------101100-----------1- from group (2 3 16'0000100000000010).
  Merging pattern 26'-------111110-----------1- and 26'-------111100-----------1- from group (2 3 16'0000100000000010).
  Merging pattern 26'-----0-1110-0---0-000---00 and 26'-----0-1111-0---0-000---00 from group (2 3 16'0000100000000010).
  Merging pattern 26'-----0-1111-0---0-000---00 and 26'-----0-1110-0---0-000---00 from group (2 3 16'0000100000000010).
  Merging pattern 26'-------1110-0-----------1- and 26'-------1111-0-----------1- from group (2 3 16'0000100000000010).
  Merging pattern 26'-------1111-0-----------1- and 26'-------1110-0-----------1- from group (2 3 16'0000100000000010).
  Merging pattern 26'-----0-111000------10---00 and 26'-----0-111010------10---00 from group (2 4 16'0000010000000010).
  Merging pattern 26'-----0-101100------10---00 and 26'-----0-101110------10---00 from group (2 4 16'0000010000000010).
  Merging pattern 26'-----0-111100------10---00 and 26'-----0-111110------10---00 from group (2 4 16'0000010000000010).
  Merging pattern 26'-----0-111010------10---00 and 26'-----0-111000------10---00 from group (2 4 16'0000010000000010).
  Merging pattern 26'-----0-101110------10---00 and 26'-----0-101100------10---00 from group (2 4 16'0000010000000010).
  Merging pattern 26'-----0-111110------10---00 and 26'-----0-111100------10---00 from group (2 4 16'0000010000000010).
  Merging pattern 26'-------111000-------1----- and 26'-------111010-------1----- from group (2 4 16'0000010000000010).
  Merging pattern 26'-------101100-------1----- and 26'-------101110-------1----- from group (2 4 16'0000010000000010).
  Merging pattern 26'-------111100-------1----- and 26'-------111110-------1----- from group (2 4 16'0000010000000010).
  Merging pattern 26'-------111010-------1----- and 26'-------111000-------1----- from group (2 4 16'0000010000000010).
  Merging pattern 26'-------101110-------1----- and 26'-------101100-------1----- from group (2 4 16'0000010000000010).
  Merging pattern 26'-------111110-------1----- and 26'-------111100-------1----- from group (2 4 16'0000010000000010).
  Merging pattern 26'-----0-1110-0------10---00 and 26'-----0-1111-0------10---00 from group (2 4 16'0000010000000010).
  Merging pattern 26'-----0-1111-0------10---00 and 26'-----0-1110-0------10---00 from group (2 4 16'0000010000000010).
  Merging pattern 26'-------1110-0-------1----- and 26'-------1111-0-------1----- from group (2 4 16'0000010000000010).
  Merging pattern 26'-------1111-0-------1----- and 26'-------1110-0-------1----- from group (2 4 16'0000010000000010).
  Merging pattern 26'-----0-111000-----1-0---00 and 26'-----0-111010-----1-0---00 from group (2 5 16'0000001000000010).
  Merging pattern 26'-----0-101100-----1-0---00 and 26'-----0-101110-----1-0---00 from group (2 5 16'0000001000000010).
  Merging pattern 26'-----0-111100-----1-0---00 and 26'-----0-111110-----1-0---00 from group (2 5 16'0000001000000010).
  Merging pattern 26'-----0-111010-----1-0---00 and 26'-----0-111000-----1-0---00 from group (2 5 16'0000001000000010).
  Merging pattern 26'-----0-101110-----1-0---00 and 26'-----0-101100-----1-0---00 from group (2 5 16'0000001000000010).
  Merging pattern 26'-----0-111110-----1-0---00 and 26'-----0-111100-----1-0---00 from group (2 5 16'0000001000000010).
  Merging pattern 26'-----0-1110-0-----1-0---00 and 26'-----0-1111-0-----1-0---00 from group (2 5 16'0000001000000010).
  Merging pattern 26'-----0-1111-0-----1-0---00 and 26'-----0-1110-0-----1-0---00 from group (2 5 16'0000001000000010).
  Merging pattern 26'-----1-111000------------- and 26'-----1-111010------------- from group (2 6 16'0000000100000010).
  Merging pattern 26'-----1-101100------------- and 26'-----1-101110------------- from group (2 6 16'0000000100000010).
  Merging pattern 26'-----1-111100------------- and 26'-----1-111110------------- from group (2 6 16'0000000100000010).
  Merging pattern 26'-----1-111010------------- and 26'-----1-111000------------- from group (2 6 16'0000000100000010).
  Merging pattern 26'-----1-101110------------- and 26'-----1-101100------------- from group (2 6 16'0000000100000010).
  Merging pattern 26'-----1-111110------------- and 26'-----1-111100------------- from group (2 6 16'0000000100000010).
  Merging pattern 26'-----1-1110-0------------- and 26'-----1-1111-0------------- from group (2 6 16'0000000100000010).
  Merging pattern 26'-----1-1111-0------------- and 26'-----1-1110-0------------- from group (2 6 16'0000000100000010).
  Merging pattern 26'-------111000----1---1---- and 26'-------111010----1---1---- from group (3 1 16'0100000000001000).
  Merging pattern 26'-------101100----1---1---- and 26'-------101110----1---1---- from group (3 1 16'0100000000001000).
  Merging pattern 26'-------111100----1---1---- and 26'-------111110----1---1---- from group (3 1 16'0100000000001000).
  Merging pattern 26'-------111010----1---1---- and 26'-------111000----1---1---- from group (3 1 16'0100000000001000).
  Merging pattern 26'-------101110----1---1---- and 26'-------101100----1---1---- from group (3 1 16'0100000000001000).
  Merging pattern 26'-------111110----1---1---- and 26'-------111100----1---1---- from group (3 1 16'0100000000001000).
  Merging pattern 26'-------111000----0-------- and 26'-------111010----0-------- from group (3 1 16'0100000000001000).
  Merging pattern 26'-------101100----0-------- and 26'-------101110----0-------- from group (3 1 16'0100000000001000).
  Merging pattern 26'-------111100----0-------- and 26'-------111110----0-------- from group (3 1 16'0100000000001000).
  Merging pattern 26'-------111010----0-------- and 26'-------111000----0-------- from group (3 1 16'0100000000001000).
  Merging pattern 26'-------101110----0-------- and 26'-------101100----0-------- from group (3 1 16'0100000000001000).
  Merging pattern 26'-------111110----0-------- and 26'-------111100----0-------- from group (3 1 16'0100000000001000).
  Merging pattern 26'-------111001------------- and 26'-------111011------------- from group (3 1 16'0100000000001000).
  Merging pattern 26'-------101101------------- and 26'-------101111------------- from group (3 1 16'0100000000001000).
  Merging pattern 26'-------111101------------- and 26'-------111111------------- from group (3 1 16'0100000000001000).
  Merging pattern 26'-------111011------------- and 26'-------111001------------- from group (3 1 16'0100000000001000).
  Merging pattern 26'-------101111------------- and 26'-------101101------------- from group (3 1 16'0100000000001000).
  Merging pattern 26'-------111111------------- and 26'-------111101------------- from group (3 1 16'0100000000001000).
  Merging pattern 26'-------1110-0----1---1---- and 26'-------1111-0----1---1---- from group (3 1 16'0100000000001000).
  Merging pattern 26'-------1111-0----1---1---- and 26'-------1110-0----1---1---- from group (3 1 16'0100000000001000).
  Merging pattern 26'-------1110-0----0-------- and 26'-------1111-0----0-------- from group (3 1 16'0100000000001000).
  Merging pattern 26'-------1111-0----0-------- and 26'-------1110-0----0-------- from group (3 1 16'0100000000001000).
  Merging pattern 26'-------1110-1------------- and 26'-------1111-1------------- from group (3 1 16'0100000000001000).
  Merging pattern 26'-------1111-1------------- and 26'-------1110-1------------- from group (3 1 16'0100000000001000).
  Merging pattern 26'-------111000----1---0---- and 26'-------111010----1---0---- from group (3 3 16'0000100000001000).
  Merging pattern 26'-------101100----1---0---- and 26'-------101110----1---0---- from group (3 3 16'0000100000001000).
  Merging pattern 26'-------111100----1---0---- and 26'-------111110----1---0---- from group (3 3 16'0000100000001000).
  Merging pattern 26'-------111010----1---0---- and 26'-------111000----1---0---- from group (3 3 16'0000100000001000).
  Merging pattern 26'-------101110----1---0---- and 26'-------101100----1---0---- from group (3 3 16'0000100000001000).
  Merging pattern 26'-------111110----1---0---- and 26'-------111100----1---0---- from group (3 3 16'0000100000001000).
  Merging pattern 26'-------1110-0----1---0---- and 26'-------1111-0----1---0---- from group (3 3 16'0000100000001000).
  Merging pattern 26'-------1111-0----1---0---- and 26'-------1110-0----1---0---- from group (3 3 16'0000100000001000).
  Merging pattern 26'1------111000------------- and 26'1------111010------------- from group (4 1 16'0100000000010000).
  Merging pattern 26'1------101100------------- and 26'1------101110------------- from group (4 1 16'0100000000010000).
  Merging pattern 26'1------111100------------- and 26'1------111110------------- from group (4 1 16'0100000000010000).
  Merging pattern 26'1------111010------------- and 26'1------111000------------- from group (4 1 16'0100000000010000).
  Merging pattern 26'1------101110------------- and 26'1------101100------------- from group (4 1 16'0100000000010000).
  Merging pattern 26'1------111110------------- and 26'1------111100------------- from group (4 1 16'0100000000010000).
  Merging pattern 26'-------111001------------- and 26'-------111011------------- from group (4 1 16'0100000000010000).
  Merging pattern 26'-------101101------------- and 26'-------101111------------- from group (4 1 16'0100000000010000).
  Merging pattern 26'-------111101------------- and 26'-------111111------------- from group (4 1 16'0100000000010000).
  Merging pattern 26'-------111011------------- and 26'-------111001------------- from group (4 1 16'0100000000010000).
  Merging pattern 26'-------101111------------- and 26'-------101101------------- from group (4 1 16'0100000000010000).
  Merging pattern 26'-------111111------------- and 26'-------111101------------- from group (4 1 16'0100000000010000).
  Merging pattern 26'1------1110-0------------- and 26'1------1111-0------------- from group (4 1 16'0100000000010000).
  Merging pattern 26'1------1111-0------------- and 26'1------1110-0------------- from group (4 1 16'0100000000010000).
  Merging pattern 26'-------1110-1------------- and 26'-------1111-1------------- from group (4 1 16'0100000000010000).
  Merging pattern 26'-------1111-1------------- and 26'-------1110-1------------- from group (4 1 16'0100000000010000).
  Merging pattern 26'0------111000------------- and 26'0------111010------------- from group (4 4 16'0000010000010000).
  Merging pattern 26'0------101100------------- and 26'0------101110------------- from group (4 4 16'0000010000010000).
  Merging pattern 26'0------111100------------- and 26'0------111110------------- from group (4 4 16'0000010000010000).
  Merging pattern 26'0------111010------------- and 26'0------111000------------- from group (4 4 16'0000010000010000).
  Merging pattern 26'0------101110------------- and 26'0------101100------------- from group (4 4 16'0000010000010000).
  Merging pattern 26'0------111110------------- and 26'0------111100------------- from group (4 4 16'0000010000010000).
  Merging pattern 26'0------1110-0------------- and 26'0------1111-0------------- from group (4 4 16'0000010000010000).
  Merging pattern 26'0------1111-0------------- and 26'0------1110-0------------- from group (4 4 16'0000010000010000).
  Merging pattern 26'------11110001------------ and 26'------11110101------------ from group (5 1 16'0100000000100000).
  Merging pattern 26'------11011001------------ and 26'------11011101------------ from group (5 1 16'0100000000100000).
  Merging pattern 26'------11111001------------ and 26'------11111101------------ from group (5 1 16'0100000000100000).
  Merging pattern 26'------11110101------------ and 26'------11110001------------ from group (5 1 16'0100000000100000).
  Merging pattern 26'------11011101------------ and 26'------11011001------------ from group (5 1 16'0100000000100000).
  Merging pattern 26'------11111101------------ and 26'------11111001------------ from group (5 1 16'0100000000100000).
  Merging pattern 26'-------111001------------- and 26'-------111011------------- from group (5 1 16'0100000000100000).
  Merging pattern 26'-------101101------------- and 26'-------101111------------- from group (5 1 16'0100000000100000).
  Merging pattern 26'-------111101------------- and 26'-------111111------------- from group (5 1 16'0100000000100000).
  Merging pattern 26'-------111011------------- and 26'-------111001------------- from group (5 1 16'0100000000100000).
  Merging pattern 26'-------101111------------- and 26'-------101101------------- from group (5 1 16'0100000000100000).
  Merging pattern 26'-------111111------------- and 26'-------111101------------- from group (5 1 16'0100000000100000).
  Merging pattern 26'------11110-01------------ and 26'------11111-01------------ from group (5 1 16'0100000000100000).
  Merging pattern 26'------11111-01------------ and 26'------11110-01------------ from group (5 1 16'0100000000100000).
  Merging pattern 26'-------1110-1------------- and 26'-------1111-1------------- from group (5 1 16'0100000000100000).
  Merging pattern 26'-------1111-1------------- and 26'-------1110-1------------- from group (5 1 16'0100000000100000).
  Merging pattern 26'-------1110000------------ and 26'-------1110100------------ from group (5 5 16'0000001000100000).
  Merging pattern 26'-------1011000------------ and 26'-------1011100------------ from group (5 5 16'0000001000100000).
  Merging pattern 26'-------1111000------------ and 26'-------1111100------------ from group (5 5 16'0000001000100000).
  Merging pattern 26'-------1110100------------ and 26'-------1110000------------ from group (5 5 16'0000001000100000).
  Merging pattern 26'-------1011100------------ and 26'-------1011000------------ from group (5 5 16'0000001000100000).
  Merging pattern 26'-------1111100------------ and 26'-------1111000------------ from group (5 5 16'0000001000100000).
  Merging pattern 26'------01110001------------ and 26'------01110101------------ from group (5 5 16'0000001000100000).
  Merging pattern 26'------01011001------------ and 26'------01011101------------ from group (5 5 16'0000001000100000).
  Merging pattern 26'------01111001------------ and 26'------01111101------------ from group (5 5 16'0000001000100000).
  Merging pattern 26'------01110101------------ and 26'------01110001------------ from group (5 5 16'0000001000100000).
  Merging pattern 26'------01011101------------ and 26'------01011001------------ from group (5 5 16'0000001000100000).
  Merging pattern 26'------01111101------------ and 26'------01111001------------ from group (5 5 16'0000001000100000).
  Merging pattern 26'-------1110-00------------ and 26'-------1111-00------------ from group (5 5 16'0000001000100000).
  Merging pattern 26'-------1111-00------------ and 26'-------1110-00------------ from group (5 5 16'0000001000100000).
  Merging pattern 26'------01110-01------------ and 26'------01111-01------------ from group (5 5 16'0000001000100000).
  Merging pattern 26'------01111-01------------ and 26'------01110-01------------ from group (5 5 16'0000001000100000).
  Merging pattern 26'------11110001------------ and 26'------11110101------------ from group (6 1 16'0100000001000000).
  Merging pattern 26'------11011001------------ and 26'------11011101------------ from group (6 1 16'0100000001000000).
  Merging pattern 26'------11111001------------ and 26'------11111101------------ from group (6 1 16'0100000001000000).
  Merging pattern 26'------11110101------------ and 26'------11110001------------ from group (6 1 16'0100000001000000).
  Merging pattern 26'------11011101------------ and 26'------11011001------------ from group (6 1 16'0100000001000000).
  Merging pattern 26'------11111101------------ and 26'------11111001------------ from group (6 1 16'0100000001000000).
  Merging pattern 26'-------111001------------- and 26'-------111011------------- from group (6 1 16'0100000001000000).
  Merging pattern 26'-------101101------------- and 26'-------101111------------- from group (6 1 16'0100000001000000).
  Merging pattern 26'-------111101------------- and 26'-------111111------------- from group (6 1 16'0100000001000000).
  Merging pattern 26'-------111011------------- and 26'-------111001------------- from group (6 1 16'0100000001000000).
  Merging pattern 26'-------101111------------- and 26'-------101101------------- from group (6 1 16'0100000001000000).
  Merging pattern 26'-------111111------------- and 26'-------111101------------- from group (6 1 16'0100000001000000).
  Merging pattern 26'------11110-01------------ and 26'------11111-01------------ from group (6 1 16'0100000001000000).
  Merging pattern 26'------11111-01------------ and 26'------11110-01------------ from group (6 1 16'0100000001000000).
  Merging pattern 26'-------1110-1------------- and 26'-------1111-1------------- from group (6 1 16'0100000001000000).
  Merging pattern 26'-------1111-1------------- and 26'-------1110-1------------- from group (6 1 16'0100000001000000).
  Merging pattern 26'-------1110000------------ and 26'-------1110100------------ from group (6 6 16'0000000101000000).
  Merging pattern 26'-------1011000------------ and 26'-------1011100------------ from group (6 6 16'0000000101000000).
  Merging pattern 26'-------1111000------------ and 26'-------1111100------------ from group (6 6 16'0000000101000000).
  Merging pattern 26'-------1110100------------ and 26'-------1110000------------ from group (6 6 16'0000000101000000).
  Merging pattern 26'-------1011100------------ and 26'-------1011000------------ from group (6 6 16'0000000101000000).
  Merging pattern 26'-------1111100------------ and 26'-------1111000------------ from group (6 6 16'0000000101000000).
  Merging pattern 26'------01110001------------ and 26'------01110101------------ from group (6 6 16'0000000101000000).
  Merging pattern 26'------01011001------------ and 26'------01011101------------ from group (6 6 16'0000000101000000).
  Merging pattern 26'------01111001------------ and 26'------01111101------------ from group (6 6 16'0000000101000000).
  Merging pattern 26'------01110101------------ and 26'------01110001------------ from group (6 6 16'0000000101000000).
  Merging pattern 26'------01011101------------ and 26'------01011001------------ from group (6 6 16'0000000101000000).
  Merging pattern 26'------01111101------------ and 26'------01111001------------ from group (6 6 16'0000000101000000).
  Merging pattern 26'-------1110-00------------ and 26'-------1111-00------------ from group (6 6 16'0000000101000000).
  Merging pattern 26'-------1111-00------------ and 26'-------1110-00------------ from group (6 6 16'0000000101000000).
  Merging pattern 26'------01110-01------------ and 26'------01111-01------------ from group (6 6 16'0000000101000000).
  Merging pattern 26'------01111-01------------ and 26'------01110-01------------ from group (6 6 16'0000000101000000).
  Removing unused input signal $auto$opt_reduce.cc:134:opt_pmux$7279.

5.60.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sim..
Removed 45 unused cells and 45 unused wires.
<suppressed ~46 debug messages>

5.60.5. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\picorv32.cpu_state$7290' from module `\sim'.
  Removing unused output signal $flatten\picorv32.$0\cpu_state[7:0] [0].
  Removing unused output signal $flatten\picorv32.$0\cpu_state[7:0] [1].
  Removing unused output signal $flatten\picorv32.$0\cpu_state[7:0] [2].
  Removing unused output signal $flatten\picorv32.$0\cpu_state[7:0] [3].
  Removing unused output signal $flatten\picorv32.$0\cpu_state[7:0] [4].
  Removing unused output signal $flatten\picorv32.$0\cpu_state[7:0] [5].
  Removing unused output signal $flatten\picorv32.$0\cpu_state[7:0] [6].
  Removing unused output signal $flatten\picorv32.$0\cpu_state[7:0] [7].
Optimizing FSM `$fsm$\picorv32.mem_wordsize$7300' from module `\sim'.
  Removing unused output signal $flatten\picorv32.$0\mem_wordsize[1:0] [0].
  Removing unused output signal $flatten\picorv32.$0\mem_wordsize[1:0] [1].

5.60.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).
Recoding FSM `$fsm$\picorv32.cpu_state$7290' from module `\sim' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  10000000 -> ------1
  01000000 -> -----1-
  00100000 -> ----1--
  00001000 -> ---1---
  00000100 -> --1----
  00000010 -> -1-----
  00000001 -> 1------
Recoding FSM `$fsm$\picorv32.mem_wordsize$7300' from module `\sim' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00 -> --1
  10 -> -1-
  01 -> 1--

5.60.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

FSM `$fsm$\picorv32.cpu_state$7290' from module `sim':
-------------------------------------

  Information on FSM $fsm$\picorv32.cpu_state$7290 (\picorv32.cpu_state):

  Number of input signals:   25
  Number of output signals:   8
  Number of state bits:       7

  Input signals:
    0: $auto$opt_reduce.cc:134:opt_pmux$7155
    1: $auto$opt_reduce.cc:134:opt_pmux$7157
    2: \picorv32.pcpi_int_ready
    3: \picorv32.mem_done
    4: \picorv32.is_slli_srli_srai
    5: \picorv32.is_sll_srl_sra
    6: \picorv32.is_sb_sh_sw
    7: \picorv32.is_beq_bne_blt_bge_bltu_bgeu
    8: \picorv32.instr_trap
    9: \picorv32.instr_jal
   10: \picorv32.decoder_trigger
   11: $flatten\picorv32.$logic_or$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1852$2604_Y
   12: $flatten\picorv32.$logic_not$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1133$2394_Y
   13: $flatten\picorv32.$logic_and$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1933$2641_Y
   14: $flatten\picorv32.$logic_and$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1925$2633_Y
   15: $flatten\picorv32.$logic_and$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1920$2630_Y
   16: $flatten\picorv32.$logic_and$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1918$2626_Y
   17: $flatten\picorv32.$logic_and$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1917$2623_Y
   18: $flatten\picorv32.$logic_and$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1867$2608_Y
   19: $flatten\picorv32.$logic_and$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1691$2558_Y
   20: $flatten\picorv32.$logic_and$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1603$2544_Y
   21: $flatten\picorv32.$logic_and$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1600$2540_Y
   22: $flatten\picorv32.$logic_and$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1543$2527_Y
   23: $flatten\picorv32.$logic_and$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1533$2519_Y
   24: $flatten\picorv32.$eq$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1826$2586_Y

  Output signals:
    0: $flatten\picorv32.$procmux$3792_CMP
    1: $flatten\picorv32.$procmux$3790_CMP
    2: $flatten\picorv32.$procmux$3789_CMP
    3: $flatten\picorv32.$procmux$3788_CMP
    4: $flatten\picorv32.$procmux$3787_CMP
    5: $flatten\picorv32.$procmux$3786_CMP
    6: $flatten\picorv32.$procmux$3785_CMP
    7: $flatten\picorv32.$eq$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1308$2436_Y

  State encoding:
    0:  7'------1
    1:  7'-----1-
    2:  7'----1--
    3:  7'---1---
    4:  7'--1----
    5:  7'-1-----
    6:  7'1------

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 25'-------10-000------------   ->     0 8'00000001
      1:     0 25'-------0---00------------   ->     0 8'00000001
      2:     0 25'-------101010------------   ->     0 8'00000001
      3:     0 25'-------0-1-10------------   ->     0 8'00000001
      4:     0 25'-------1011-0------------   ->     0 8'00000001
      5:     0 25'-------111--0------------   ->     0 8'00000001
      6:     0 25'-------11000-------------   ->     0 8'00000001
      7:     0 25'-------1-010-------------   ->     0 8'00000001
      8:     0 25'---------0-1-------------   ->     0 8'00000001
      9:     0 25'-------10-001------------   ->     1 8'00000001
     10:     0 25'-------0---01------------   ->     1 8'00000001
     11:     0 25'-------101011------------   ->     1 8'00000001
     12:     0 25'-------0-1-11------------   ->     1 8'00000001
     13:     0 25'-------1011-1------------   ->     1 8'00000001
     14:     0 25'-------111--1------------   ->     1 8'00000001
     15:     1 25'-------11000-------------   ->     0 8'10000000
     16:     1 25'-------1-010-------------   ->     0 8'10000000
     17:     1 25'---------0-1-------------   ->     0 8'10000000
     18:     1 25'-00----10-000-11---------   ->     1 8'10000000
     19:     1 25'-00----0---00-11---------   ->     1 8'10000000
     20:     1 25'-00----101010-11---------   ->     1 8'10000000
     21:     1 25'-00----0-1-10-11---------   ->     1 8'10000000
     22:     1 25'-00----1011-0-11---------   ->     1 8'10000000
     23:     1 25'-00----111--0-11---------   ->     1 8'10000000
     24:     1 25'-00----10-000-0----------   ->     1 8'10000000
     25:     1 25'-00----0---00-0----------   ->     1 8'10000000
     26:     1 25'-00----101010-0----------   ->     1 8'10000000
     27:     1 25'-00----0-1-10-0----------   ->     1 8'10000000
     28:     1 25'-00----1011-0-0----------   ->     1 8'10000000
     29:     1 25'-00----111--0-0----------   ->     1 8'10000000
     30:     1 25'-01----10-000------------   ->     1 8'10000000
     31:     1 25'-1-----10-000------------   ->     1 8'10000000
     32:     1 25'-01----0---00------------   ->     1 8'10000000
     33:     1 25'-1-----0---00------------   ->     1 8'10000000
     34:     1 25'-01----101010------------   ->     1 8'10000000
     35:     1 25'-1-----101010------------   ->     1 8'10000000
     36:     1 25'-01----0-1-10------------   ->     1 8'10000000
     37:     1 25'-1-----0-1-10------------   ->     1 8'10000000
     38:     1 25'-01----1011-0------------   ->     1 8'10000000
     39:     1 25'-1-----1011-0------------   ->     1 8'10000000
     40:     1 25'-01----111--0------------   ->     1 8'10000000
     41:     1 25'-1-----111--0------------   ->     1 8'10000000
     42:     1 25'-------10-001------------   ->     1 8'10000000
     43:     1 25'-------0---01------------   ->     1 8'10000000
     44:     1 25'-------101011------------   ->     1 8'10000000
     45:     1 25'-------0-1-11------------   ->     1 8'10000000
     46:     1 25'-------1011-1------------   ->     1 8'10000000
     47:     1 25'-------111--1------------   ->     1 8'10000000
     48:     1 25'-00----10-000-10---------   ->     2 8'10000000
     49:     1 25'-00----0---00-10---------   ->     2 8'10000000
     50:     1 25'-00----101010-10---------   ->     2 8'10000000
     51:     1 25'-00----0-1-10-10---------   ->     2 8'10000000
     52:     1 25'-00----1011-0-10---------   ->     2 8'10000000
     53:     1 25'-00----111--0-10---------   ->     2 8'10000000
     54:     2 25'---10--10-000---1-----0--   ->     0 8'00000010
     55:     2 25'---10--0---00---1-----0--   ->     0 8'00000010
     56:     2 25'---10--101010---1-----0--   ->     0 8'00000010
     57:     2 25'---10--0-1-10---1-----0--   ->     0 8'00000010
     58:     2 25'---10--1011-0---1-----0--   ->     0 8'00000010
     59:     2 25'---10--111--0---1-----0--   ->     0 8'00000010
     60:     2 25'-------11000-------------   ->     0 8'00000010
     61:     2 25'-------1-010-------------   ->     0 8'00000010
     62:     2 25'---------0-1-------------   ->     0 8'00000010
     63:     2 25'-------10-000-----------1   ->     1 8'00000010
     64:     2 25'-------0---00-----------1   ->     1 8'00000010
     65:     2 25'-------101010-----------1   ->     1 8'00000010
     66:     2 25'-------0-1-10-----------1   ->     1 8'00000010
     67:     2 25'-------1011-0-----------1   ->     1 8'00000010
     68:     2 25'-------111--0-----------1   ->     1 8'00000010
     69:     2 25'---11--10-000---1-----0--   ->     1 8'00000010
     70:     2 25'---11--0---00---1-----0--   ->     1 8'00000010
     71:     2 25'---11--101010---1-----0--   ->     1 8'00000010
     72:     2 25'---11--0-1-10---1-----0--   ->     1 8'00000010
     73:     2 25'---11--1011-0---1-----0--   ->     1 8'00000010
     74:     2 25'---11--111--0---1-----0--   ->     1 8'00000010
     75:     2 25'-------10-000---1-----1--   ->     1 8'00000010
     76:     2 25'-------0---00---1-----1--   ->     1 8'00000010
     77:     2 25'-------101010---1-----1--   ->     1 8'00000010
     78:     2 25'-------0-1-10---1-----1--   ->     1 8'00000010
     79:     2 25'-------1011-0---1-----1--   ->     1 8'00000010
     80:     2 25'-------111--0---1-----1--   ->     1 8'00000010
     81:     2 25'-------10-001------------   ->     1 8'00000010
     82:     2 25'-------0---01------------   ->     1 8'00000010
     83:     2 25'-------101011------------   ->     1 8'00000010
     84:     2 25'-------0-1-11------------   ->     1 8'00000010
     85:     2 25'-------1011-1------------   ->     1 8'00000010
     86:     2 25'-------111--1------------   ->     1 8'00000010
     87:     2 25'---0---10-000---1-----0--   ->     2 8'00000010
     88:     2 25'---0---0---00---1-----0--   ->     2 8'00000010
     89:     2 25'---0---101010---1-----0--   ->     2 8'00000010
     90:     2 25'---0---0-1-10---1-----0--   ->     2 8'00000010
     91:     2 25'---0---1011-0---1-----0--   ->     2 8'00000010
     92:     2 25'---0---111--0---1-----0--   ->     2 8'00000010
     93:     2 25'-----0-10-000---0-000--00   ->     3 8'00000010
     94:     2 25'-----0-0---00---0-000--00   ->     3 8'00000010
     95:     2 25'-----0-101010---0-000--00   ->     3 8'00000010
     96:     2 25'-----0-0-1-10---0-000--00   ->     3 8'00000010
     97:     2 25'-----0-1011-0---0-000--00   ->     3 8'00000010
     98:     2 25'-----0-111--0---0-000--00   ->     3 8'00000010
     99:     2 25'-------10-000----------1-   ->     3 8'00000010
    100:     2 25'-------0---00----------1-   ->     3 8'00000010
    101:     2 25'-------101010----------1-   ->     3 8'00000010
    102:     2 25'-------0-1-10----------1-   ->     3 8'00000010
    103:     2 25'-------1011-0----------1-   ->     3 8'00000010
    104:     2 25'-------111--0----------1-   ->     3 8'00000010
    105:     2 25'-----0-10-000------10--00   ->     4 8'00000010
    106:     2 25'-----0-0---00------10--00   ->     4 8'00000010
    107:     2 25'-----0-101010------10--00   ->     4 8'00000010
    108:     2 25'-----0-0-1-10------10--00   ->     4 8'00000010
    109:     2 25'-----0-1011-0------10--00   ->     4 8'00000010
    110:     2 25'-----0-111--0------10--00   ->     4 8'00000010
    111:     2 25'-------10-000-------1----   ->     4 8'00000010
    112:     2 25'-------0---00-------1----   ->     4 8'00000010
    113:     2 25'-------101010-------1----   ->     4 8'00000010
    114:     2 25'-------0-1-10-------1----   ->     4 8'00000010
    115:     2 25'-------1011-0-------1----   ->     4 8'00000010
    116:     2 25'-------111--0-------1----   ->     4 8'00000010
    117:     2 25'-----0-10-000-----1-0--00   ->     5 8'00000010
    118:     2 25'-----0-0---00-----1-0--00   ->     5 8'00000010
    119:     2 25'-----0-101010-----1-0--00   ->     5 8'00000010
    120:     2 25'-----0-0-1-10-----1-0--00   ->     5 8'00000010
    121:     2 25'-----0-1011-0-----1-0--00   ->     5 8'00000010
    122:     2 25'-----0-111--0-----1-0--00   ->     5 8'00000010
    123:     2 25'-----1-10-000------------   ->     6 8'00000010
    124:     2 25'-----1-0---00------------   ->     6 8'00000010
    125:     2 25'-----1-101010------------   ->     6 8'00000010
    126:     2 25'-----1-0-1-10------------   ->     6 8'00000010
    127:     2 25'-----1-1011-0------------   ->     6 8'00000010
    128:     2 25'-----1-111--0------------   ->     6 8'00000010
    129:     3 25'-------11000-------------   ->     0 8'00001000
    130:     3 25'-------1-010-------------   ->     0 8'00001000
    131:     3 25'---------0-1-------------   ->     0 8'00001000
    132:     3 25'-------10-000----1---1---   ->     1 8'00001000
    133:     3 25'-------0---00----1---1---   ->     1 8'00001000
    134:     3 25'-------101010----1---1---   ->     1 8'00001000
    135:     3 25'-------0-1-10----1---1---   ->     1 8'00001000
    136:     3 25'-------1011-0----1---1---   ->     1 8'00001000
    137:     3 25'-------111--0----1---1---   ->     1 8'00001000
    138:     3 25'-------10-000----0-------   ->     1 8'00001000
    139:     3 25'-------0---00----0-------   ->     1 8'00001000
    140:     3 25'-------101010----0-------   ->     1 8'00001000
    141:     3 25'-------0-1-10----0-------   ->     1 8'00001000
    142:     3 25'-------1011-0----0-------   ->     1 8'00001000
    143:     3 25'-------111--0----0-------   ->     1 8'00001000
    144:     3 25'-------10-001------------   ->     1 8'00001000
    145:     3 25'-------0---01------------   ->     1 8'00001000
    146:     3 25'-------101011------------   ->     1 8'00001000
    147:     3 25'-------0-1-11------------   ->     1 8'00001000
    148:     3 25'-------1011-1------------   ->     1 8'00001000
    149:     3 25'-------111--1------------   ->     1 8'00001000
    150:     3 25'-------10-000----1---0---   ->     3 8'00001000
    151:     3 25'-------0---00----1---0---   ->     3 8'00001000
    152:     3 25'-------101010----1---0---   ->     3 8'00001000
    153:     3 25'-------0-1-10----1---0---   ->     3 8'00001000
    154:     3 25'-------1011-0----1---0---   ->     3 8'00001000
    155:     3 25'-------111--0----1---0---   ->     3 8'00001000
    156:     4 25'-------11000-------------   ->     0 8'00010000
    157:     4 25'-------1-010-------------   ->     0 8'00010000
    158:     4 25'---------0-1-------------   ->     0 8'00010000
    159:     4 25'1------10-000------------   ->     1 8'00010000
    160:     4 25'1------0---00------------   ->     1 8'00010000
    161:     4 25'1------101010------------   ->     1 8'00010000
    162:     4 25'1------0-1-10------------   ->     1 8'00010000
    163:     4 25'1------1011-0------------   ->     1 8'00010000
    164:     4 25'1------111--0------------   ->     1 8'00010000
    165:     4 25'-------10-001------------   ->     1 8'00010000
    166:     4 25'-------0---01------------   ->     1 8'00010000
    167:     4 25'-------101011------------   ->     1 8'00010000
    168:     4 25'-------0-1-11------------   ->     1 8'00010000
    169:     4 25'-------1011-1------------   ->     1 8'00010000
    170:     4 25'-------111--1------------   ->     1 8'00010000
    171:     4 25'0------10-000------------   ->     4 8'00010000
    172:     4 25'0------0---00------------   ->     4 8'00010000
    173:     4 25'0------101010------------   ->     4 8'00010000
    174:     4 25'0------0-1-10------------   ->     4 8'00010000
    175:     4 25'0------1011-0------------   ->     4 8'00010000
    176:     4 25'0------111--0------------   ->     4 8'00010000
    177:     5 25'-------11000-------------   ->     0 8'00100000
    178:     5 25'-------1-010-------------   ->     0 8'00100000
    179:     5 25'---------0-1-------------   ->     0 8'00100000
    180:     5 25'------110-0001-----------   ->     1 8'00100000
    181:     5 25'------10---001-----------   ->     1 8'00100000
    182:     5 25'------11010101-----------   ->     1 8'00100000
    183:     5 25'------10-1-101-----------   ->     1 8'00100000
    184:     5 25'------11011-01-----------   ->     1 8'00100000
    185:     5 25'------1111--01-----------   ->     1 8'00100000
    186:     5 25'-------10-001------------   ->     1 8'00100000
    187:     5 25'-------0---01------------   ->     1 8'00100000
    188:     5 25'-------101011------------   ->     1 8'00100000
    189:     5 25'-------0-1-11------------   ->     1 8'00100000
    190:     5 25'-------1011-1------------   ->     1 8'00100000
    191:     5 25'-------111--1------------   ->     1 8'00100000
    192:     5 25'-------10-0000-----------   ->     5 8'00100000
    193:     5 25'-------0---000-----------   ->     5 8'00100000
    194:     5 25'-------1010100-----------   ->     5 8'00100000
    195:     5 25'-------0-1-100-----------   ->     5 8'00100000
    196:     5 25'-------1011-00-----------   ->     5 8'00100000
    197:     5 25'-------111--00-----------   ->     5 8'00100000
    198:     5 25'------010-0001-----------   ->     5 8'00100000
    199:     5 25'------00---001-----------   ->     5 8'00100000
    200:     5 25'------01010101-----------   ->     5 8'00100000
    201:     5 25'------00-1-101-----------   ->     5 8'00100000
    202:     5 25'------01011-01-----------   ->     5 8'00100000
    203:     5 25'------0111--01-----------   ->     5 8'00100000
    204:     6 25'-------11000-------------   ->     0 8'01000000
    205:     6 25'-------1-010-------------   ->     0 8'01000000
    206:     6 25'---------0-1-------------   ->     0 8'01000000
    207:     6 25'------110-0001-----------   ->     1 8'01000000
    208:     6 25'------10---001-----------   ->     1 8'01000000
    209:     6 25'------11010101-----------   ->     1 8'01000000
    210:     6 25'------10-1-101-----------   ->     1 8'01000000
    211:     6 25'------11011-01-----------   ->     1 8'01000000
    212:     6 25'------1111--01-----------   ->     1 8'01000000
    213:     6 25'-------10-001------------   ->     1 8'01000000
    214:     6 25'-------0---01------------   ->     1 8'01000000
    215:     6 25'-------101011------------   ->     1 8'01000000
    216:     6 25'-------0-1-11------------   ->     1 8'01000000
    217:     6 25'-------1011-1------------   ->     1 8'01000000
    218:     6 25'-------111--1------------   ->     1 8'01000000
    219:     6 25'-------10-0000-----------   ->     6 8'01000000
    220:     6 25'-------0---000-----------   ->     6 8'01000000
    221:     6 25'-------1010100-----------   ->     6 8'01000000
    222:     6 25'-------0-1-100-----------   ->     6 8'01000000
    223:     6 25'-------1011-00-----------   ->     6 8'01000000
    224:     6 25'-------111--00-----------   ->     6 8'01000000
    225:     6 25'------010-0001-----------   ->     6 8'01000000
    226:     6 25'------00---001-----------   ->     6 8'01000000
    227:     6 25'------01010101-----------   ->     6 8'01000000
    228:     6 25'------00-1-101-----------   ->     6 8'01000000
    229:     6 25'------01011-01-----------   ->     6 8'01000000
    230:     6 25'------0111--01-----------   ->     6 8'01000000

-------------------------------------

FSM `$fsm$\picorv32.mem_wordsize$7300' from module `sim':
-------------------------------------

  Information on FSM $fsm$\picorv32.mem_wordsize$7300 (\picorv32.mem_wordsize):

  Number of input signals:   13
  Number of output signals:   3
  Number of state bits:       3

  Input signals:
    0: \picorv32.mem_do_wdata
    1: \picorv32.mem_do_rdata
    2: \picorv32.instr_sw
    3: \picorv32.instr_sh
    4: \picorv32.instr_sb
    5: \picorv32.instr_lw
    6: $flatten\picorv32.$procmux$3786_CMP
    7: $flatten\picorv32.$procmux$3785_CMP
    8: $flatten\picorv32.$logic_or$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1882$2613_Y
    9: $flatten\picorv32.$logic_or$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1881$2612_Y
   10: $flatten\picorv32.$logic_or$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1852$2604_Y
   11: $flatten\picorv32.$logic_not$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1133$2394_Y
   12: $flatten\picorv32.$eq$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1308$2436_Y

  Output signals:
    0: $flatten\picorv32.$procmux$6537_CMP
    1: $flatten\picorv32.$eq$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1925$2631_Y
    2: $flatten\picorv32.$eq$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1918$2624_Y

  State encoding:
    0:      3'--1
    1:      3'-1-
    2:      3'1--

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 13'-01---1-000-0   ->     0 3'100
      1:     0 13'-01---1---1-0   ->     0 3'100
      2:     0 13'-01---1-----1   ->     0 3'100
      3:     0 13'-01001-0---0-   ->     0 3'100
      4:     0 13'-01--1-1---0-   ->     0 3'100
      5:     0 13'-01--1-----1-   ->     0 3'100
      6:     0 13'00---00------   ->     0 3'100
      7:     0 13'-00---1------   ->     0 3'100
      8:     0 13'-00--1-------   ->     0 3'100
      9:     0 13'10-----------   ->     0 3'100
     10:     0 13'-1-----------   ->     0 3'100
     11:     0 13'-01---1-1---0   ->     1 3'100
     12:     0 13'-011-1-----0-   ->     1 3'100
     13:     0 13'-01---1--1--0   ->     2 3'100
     14:     0 13'-01-11-----0-   ->     2 3'100
     15:     1 13'-01---1---1-0   ->     0 3'001
     16:     1 13'-01--1-1---0-   ->     0 3'001
     17:     1 13'10-----------   ->     0 3'001
     18:     1 13'-01---1-000-0   ->     1 3'001
     19:     1 13'-01---1-1---0   ->     1 3'001
     20:     1 13'-01---1-----1   ->     1 3'001
     21:     1 13'-01001-0---0-   ->     1 3'001
     22:     1 13'-011-1-----0-   ->     1 3'001
     23:     1 13'-01--1-----1-   ->     1 3'001
     24:     1 13'00---00------   ->     1 3'001
     25:     1 13'-00---1------   ->     1 3'001
     26:     1 13'-00--1-------   ->     1 3'001
     27:     1 13'-1-----------   ->     1 3'001
     28:     1 13'-01---1--1--0   ->     2 3'001
     29:     1 13'-01-11-----0-   ->     2 3'001
     30:     2 13'-01---1---1-0   ->     0 3'010
     31:     2 13'-01--1-1---0-   ->     0 3'010
     32:     2 13'10-----------   ->     0 3'010
     33:     2 13'-01---1-1---0   ->     1 3'010
     34:     2 13'-011-1-----0-   ->     1 3'010
     35:     2 13'-01---1-000-0   ->     2 3'010
     36:     2 13'-01---1--1--0   ->     2 3'010
     37:     2 13'-01---1-----1   ->     2 3'010
     38:     2 13'-01001-0---0-   ->     2 3'010
     39:     2 13'-01-11-----0-   ->     2 3'010
     40:     2 13'-01--1-----1-   ->     2 3'010
     41:     2 13'00---00------   ->     2 3'010
     42:     2 13'-00---1------   ->     2 3'010
     43:     2 13'-00--1-------   ->     2 3'010
     44:     2 13'-1-----------   ->     2 3'010

-------------------------------------

5.60.8. Executing FSM_MAP pass (mapping FSMs to basic logic).
Mapping FSM `$fsm$\picorv32.cpu_state$7290' from module `\sim'.
Mapping FSM `$fsm$\picorv32.mem_wordsize$7300' from module `\sim'.

5.61. Executing WREDUCE pass (reducing word size of cells).
Removed top 19 address bits (of 32) from memory init port sim.$meminit$\mem$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:0$1567 (mem).
Removed top 26 address bits (of 32) from memory init port sim.$meminit$\mem_2$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:0$1568 (mem_2).
Removed top 24 bits (of 32) from mux cell sim.$procmux$3386 ($mux).
Removed top 29 bits (of 32) from mux cell sim.$procmux$2789 ($pmux).
Removed top 8 bits (of 9) from port B of cell sim.$procmux$2752_CMP0 ($eq).
Removed top 7 bits (of 9) from port B of cell sim.$procmux$2751_CMP0 ($eq).
Removed top 7 bits (of 9) from port B of cell sim.$procmux$2750_CMP0 ($eq).
Removed top 6 bits (of 9) from port B of cell sim.$procmux$2749_CMP0 ($eq).
Removed top 6 bits (of 9) from port B of cell sim.$procmux$2748_CMP0 ($eq).
Removed top 6 bits (of 9) from port B of cell sim.$procmux$2747_CMP0 ($eq).
Removed top 24 bits (of 32) from mux cell sim.$procmux$2745 ($pmux).
Removed top 6 bits (of 9) from port B of cell sim.$procmux$2746_CMP0 ($eq).
Removed top 24 bits (of 32) from port B of cell sim.$or$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2379$1399 ($or).
Removed top 3 bits (of 4) from port B of cell sim.$auto$fsm_map.cc:77:implement_pattern_cache$8095 ($eq).
Removed top 1 bits (of 4) from port B of cell sim.$auto$fsm_map.cc:77:implement_pattern_cache$8091 ($eq).
Removed top 1 bits (of 5) from port B of cell sim.$auto$fsm_map.cc:77:implement_pattern_cache$8089 ($eq).
Removed top 1 bits (of 7) from port B of cell sim.$auto$fsm_map.cc:77:implement_pattern_cache$8085 ($eq).
Removed top 1 bits (of 4) from port B of cell sim.$auto$fsm_map.cc:77:implement_pattern_cache$8081 ($eq).
Removed top 1 bits (of 5) from port B of cell sim.$auto$fsm_map.cc:77:implement_pattern_cache$8079 ($eq).
Removed top 2 bits (of 3) from port B of cell sim.$auto$fsm_map.cc:77:implement_pattern_cache$8103 ($eq).
Removed top 2 bits (of 3) from port B of cell sim.$auto$fsm_map.cc:77:implement_pattern_cache$8099 ($eq).
Removed top 1 bits (of 7) from port B of cell sim.$auto$fsm_map.cc:77:implement_pattern_cache$8075 ($eq).
Removed top 2 bits (of 3) from port B of cell sim.$auto$fsm_map.cc:77:implement_pattern_cache$8066 ($eq).
Removed top 2 bits (of 3) from port B of cell sim.$auto$fsm_map.cc:77:implement_pattern_cache$8062 ($eq).
Removed top 32 bits (of 64) from mux cell sim.$flatten\picorv32.\genblk1.genblk1.pcpi_mul.$ternary$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:2308$757 ($mux).
Removed top 30 bits (of 32) from mux cell sim.$flatten\picorv32.$ternary$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:617$2124 ($mux).
Removed top 29 bits (of 32) from mux cell sim.$flatten\picorv32.$ternary$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1547$2529 ($mux).
Removed top 29 bits (of 32) from mux cell sim.$flatten\picorv32.$ternary$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1312$2437 ($mux).
Removed top 27 bits (of 32) from port B of cell sim.$flatten\picorv32.$sub$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1837$2595 ($sub).
Removed top 31 bits (of 32) from port B of cell sim.$flatten\picorv32.$sub$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1438$2484 ($sub).
Removed top 31 bits (of 32) from port B of cell sim.$flatten\picorv32.$sub$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1421$2477 ($sub).
Removed top 28 bits (of 32) from port Y of cell sim.$flatten\picorv32.$sub$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1421$2477 ($sub).
Removed top 3 bits (of 4) from port A of cell sim.$flatten\picorv32.$shl$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:419$2065 ($shl).
Removed top 1 bits (of 2) from port B of cell sim.$flatten\picorv32.$procmux$6534_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell sim.$flatten\picorv32.$procmux$6247_CMP0 ($eq).
Removed top 1 bits (of 11) from port B of cell sim.$auto$fsm_map.cc:77:implement_pattern_cache$7784 ($eq).
Removed top 2 bits (of 9) from port B of cell sim.$auto$fsm_map.cc:77:implement_pattern_cache$7788 ($eq).
Removed top 1 bits (of 10) from port B of cell sim.$auto$fsm_map.cc:77:implement_pattern_cache$7792 ($eq).
Removed top 1 bits (of 9) from port B of cell sim.$auto$fsm_map.cc:77:implement_pattern_cache$7796 ($eq).
Removed top 3 bits (of 4) from port B of cell sim.$auto$fsm_map.cc:77:implement_pattern_cache$7804 ($eq).
Removed top 1 bits (of 5) from port B of cell sim.$auto$fsm_map.cc:77:implement_pattern_cache$7377 ($eq).
Removed top 3 bits (of 4) from port B of cell sim.$auto$fsm_map.cc:77:implement_pattern_cache$7369 ($eq).
Removed top 1 bits (of 2) from port B of cell sim.$auto$fsm_map.cc:77:implement_pattern_cache$7362 ($eq).
Removed top 1 bits (of 5) from port B of cell sim.$auto$fsm_map.cc:77:implement_pattern_cache$7812 ($eq).
Removed top 1 bits (of 6) from port B of cell sim.$auto$fsm_map.cc:77:implement_pattern_cache$7824 ($eq).
Removed top 3 bits (of 4) from port B of cell sim.$auto$fsm_map.cc:77:implement_pattern_cache$7828 ($eq).
Removed top 1 bits (of 7) from port B of cell sim.$auto$fsm_map.cc:77:implement_pattern_cache$7832 ($eq).
Removed top 2 bits (of 5) from port B of cell sim.$auto$fsm_map.cc:77:implement_pattern_cache$7836 ($eq).
Removed top 1 bits (of 6) from port B of cell sim.$auto$fsm_map.cc:77:implement_pattern_cache$7840 ($eq).
Removed top 1 bits (of 5) from port B of cell sim.$auto$fsm_map.cc:77:implement_pattern_cache$7844 ($eq).
Removed top 1 bits (of 10) from port B of cell sim.$auto$fsm_map.cc:77:implement_pattern_cache$7849 ($eq).
Removed top 4 bits (of 8) from port B of cell sim.$auto$fsm_map.cc:77:implement_pattern_cache$7853 ($eq).
Removed top 1 bits (of 11) from port B of cell sim.$auto$fsm_map.cc:77:implement_pattern_cache$7857 ($eq).
Removed top 2 bits (of 9) from port B of cell sim.$auto$fsm_map.cc:77:implement_pattern_cache$7861 ($eq).
Removed top 1 bits (of 10) from port B of cell sim.$auto$fsm_map.cc:77:implement_pattern_cache$7865 ($eq).
Removed top 1 bits (of 9) from port B of cell sim.$auto$fsm_map.cc:77:implement_pattern_cache$7869 ($eq).
Removed top 3 bits (of 4) from port B of cell sim.$auto$fsm_map.cc:77:implement_pattern_cache$7877 ($eq).
Removed top 1 bits (of 5) from port B of cell sim.$auto$fsm_map.cc:77:implement_pattern_cache$7885 ($eq).
Removed top 1 bits (of 7) from port B of cell sim.$auto$fsm_map.cc:77:implement_pattern_cache$7897 ($eq).
Removed top 4 bits (of 5) from port B of cell sim.$auto$fsm_map.cc:77:implement_pattern_cache$7901 ($eq).
Removed top 1 bits (of 8) from port B of cell sim.$auto$fsm_map.cc:77:implement_pattern_cache$7905 ($eq).
Removed top 2 bits (of 6) from port B of cell sim.$auto$fsm_map.cc:77:implement_pattern_cache$7909 ($eq).
Removed top 29 bits (of 32) from port B of cell sim.$flatten\picorv32.$or$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1911$2617 ($or).
Removed top 1 bits (of 7) from port B of cell sim.$auto$fsm_map.cc:77:implement_pattern_cache$7913 ($eq).
Removed top 1 bits (of 6) from port B of cell sim.$auto$fsm_map.cc:77:implement_pattern_cache$7917 ($eq).
Removed top 3 bits (of 4) from port B of cell sim.$auto$fsm_map.cc:77:implement_pattern_cache$7926 ($eq).
Removed top 1 bits (of 5) from port B of cell sim.$auto$fsm_map.cc:77:implement_pattern_cache$7934 ($eq).
Removed top 29 bits (of 32) from port B of cell sim.$flatten\picorv32.$ge$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1830$2587 ($ge).
Removed top 1 bits (of 7) from port B of cell sim.$flatten\picorv32.$eq$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:876$2161 ($eq).
Removed top 2 bits (of 7) from port B of cell sim.$flatten\picorv32.$eq$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:875$2160 ($eq).
Removed top 1 bits (of 7) from port B of cell sim.$flatten\picorv32.$eq$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:874$2159 ($eq).
Removed top 5 bits (of 7) from port B of cell sim.$flatten\picorv32.$eq$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:873$2158 ($eq).
Removed top 4 bits (of 7) from port B of cell sim.$flatten\picorv32.$eq$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:870$2154 ($eq).
Removed top 5 bits (of 7) from port B of cell sim.$flatten\picorv32.$eq$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:869$2150 ($eq).
Removed top 3 bits (of 7) from port B of cell sim.$flatten\picorv32.$eq$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:869$2149 ($eq).
Removed top 2 bits (of 7) from port B of cell sim.$flatten\picorv32.$eq$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:866$2144 ($eq).
Removed top 1 bits (of 7) from port B of cell sim.$flatten\picorv32.$eq$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:865$2143 ($eq).
Removed top 1 bits (of 2) from port B of cell sim.$flatten\picorv32.$eq$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1536$2521 ($eq).
Removed top 1 bits (of 7) from port B of cell sim.$auto$fsm_map.cc:77:implement_pattern_cache$7946 ($eq).
Removed top 4 bits (of 5) from port B of cell sim.$auto$fsm_map.cc:77:implement_pattern_cache$7950 ($eq).
Removed top 1 bits (of 8) from port B of cell sim.$auto$fsm_map.cc:77:implement_pattern_cache$7954 ($eq).
Removed top 2 bits (of 6) from port B of cell sim.$auto$fsm_map.cc:77:implement_pattern_cache$7958 ($eq).
Removed top 1 bits (of 7) from port B of cell sim.$auto$fsm_map.cc:77:implement_pattern_cache$7962 ($eq).
Removed top 4 bits (of 7) from port B of cell sim.$flatten\picorv32.$eq$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1090$2356 ($eq).
Removed top 5 bits (of 7) from port B of cell sim.$flatten\picorv32.$eq$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1089$2352 ($eq).
Removed top 6 bits (of 7) from port B of cell sim.$flatten\picorv32.$eq$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1088$2347 ($eq).
Removed top 1 bits (of 6) from port B of cell sim.$auto$fsm_map.cc:77:implement_pattern_cache$7966 ($eq).
Removed top 3 bits (of 7) from port B of cell sim.$flatten\picorv32.$eq$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1087$2341 ($eq).
Removed top 1 bits (of 7) from port B of cell sim.$flatten\picorv32.$eq$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1064$2265 ($eq).
Removed top 1 bits (of 7) from port B of cell sim.$auto$fsm_map.cc:77:implement_pattern_cache$7999 ($eq).
Removed top 1 bits (of 3) from port B of cell sim.$flatten\picorv32.$eq$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1057$2247 ($eq).
Removed top 1 bits (of 5) from port B of cell sim.$auto$fsm_map.cc:77:implement_pattern_cache$8003 ($eq).
Removed top 1 bits (of 4) from port B of cell sim.$auto$fsm_map.cc:77:implement_pattern_cache$8005 ($eq).
Removed top 1 bits (of 3) from port B of cell sim.$flatten\picorv32.$eq$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1047$2231 ($eq).
Removed top 1 bits (of 7) from port B of cell sim.$auto$fsm_map.cc:77:implement_pattern_cache$8009 ($eq).
Removed top 2 bits (of 3) from port B of cell sim.$flatten\picorv32.$eq$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1039$2217 ($eq).
Removed top 31 bits (of 32) from port B of cell sim.$flatten\picorv32.$add$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1559$2533 ($add).
Removed top 29 bits (of 32) from port B of cell sim.$flatten\picorv32.$add$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1547$2530 ($add).
Removed top 31 bits (of 32) from port B of cell sim.$flatten\picorv32.$add$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1428$2479 ($add).
Removed top 29 bits (of 32) from port B of cell sim.$flatten\picorv32.$add$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1312$2438 ($add).
Removed top 31 bits (of 63) from port A of cell sim.$flatten\picorv32.\genblk2.pcpi_div.$neg$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:2470$801 ($neg).
Removed top 29 bits (of 32) from mux cell sim.$auto$opt_share.cc:244:merge_operators$7173 ($mux).
Removed top 31 bits (of 63) from port Y of cell sim.$flatten\picorv32.\genblk2.pcpi_div.$sub$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:2494$819 ($sub).
Removed top 31 bits (of 63) from port B of cell sim.$flatten\picorv32.\genblk2.pcpi_div.$sub$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:2494$819 ($sub).
Removed top 31 bits (of 63) from mux cell sim.$flatten\picorv32.\genblk2.pcpi_div.$ternary$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:2470$803 ($mux).
Removed top 1 bits (of 5) from port Y of cell sim.$flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:2260$745 ($add).
Removed top 1 bits (of 5) from port A of cell sim.$flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:2260$745 ($add).
Removed top 1 bits (of 7) from port B of cell sim.$flatten\picorv32.\genblk1.genblk1.pcpi_mul.$eq$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:2222$707 ($eq).
Removed top 6 bits (of 7) from port B of cell sim.$flatten\picorv32.\genblk1.genblk1.pcpi_mul.$eq$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:2222$709 ($eq).
Removed top 3 bits (of 64) from mux cell sim.$flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3677 ($mux).
Removed top 1 bits (of 3) from port B of cell sim.$flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3707_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell sim.$flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3712_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell sim.$flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3718_CMP0 ($eq).
Removed top 31 bits (of 32) from port B of cell sim.$flatten\picorv32.\genblk1.genblk1.pcpi_mul.$sub$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:2294$753 ($sub).
Removed top 25 bits (of 32) from port Y of cell sim.$flatten\picorv32.\genblk1.genblk1.pcpi_mul.$sub$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:2294$753 ($sub).
Removed top 26 bits (of 32) from mux cell sim.$flatten\picorv32.\genblk1.genblk1.pcpi_mul.$ternary$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:2286$751 ($mux).
Removed top 4 bits (of 8) from port B of cell sim.$auto$fsm_map.cc:77:implement_pattern_cache$7780 ($eq).
Removed top 1 bits (of 6) from port B of cell sim.$auto$fsm_map.cc:77:implement_pattern_cache$7763 ($eq).
Removed top 3 bits (of 5) from port B of cell sim.$auto$fsm_map.cc:77:implement_pattern_cache$7755 ($eq).
Removed top 1 bits (of 5) from port B of cell sim.$auto$fsm_map.cc:77:implement_pattern_cache$7739 ($eq).
Removed top 3 bits (of 4) from port B of cell sim.$auto$fsm_map.cc:77:implement_pattern_cache$7731 ($eq).
Removed top 1 bits (of 11) from port B of cell sim.$auto$fsm_map.cc:77:implement_pattern_cache$7723 ($eq).
Removed top 1 bits (of 12) from port B of cell sim.$auto$fsm_map.cc:77:implement_pattern_cache$7719 ($eq).
Removed top 1 bits (of 4) from port B of cell sim.$auto$fsm_map.cc:77:implement_pattern_cache$7346 ($eq).
Removed top 2 bits (of 11) from port B of cell sim.$auto$fsm_map.cc:77:implement_pattern_cache$7715 ($eq).
Removed top 1 bits (of 13) from port B of cell sim.$auto$fsm_map.cc:77:implement_pattern_cache$7711 ($eq).
Removed top 2 bits (of 3) from port B of cell sim.$auto$fsm_map.cc:77:implement_pattern_cache$7338 ($eq).
Removed top 9 bits (of 10) from port B of cell sim.$auto$fsm_map.cc:77:implement_pattern_cache$7707 ($eq).
Removed top 1 bits (of 12) from port B of cell sim.$auto$fsm_map.cc:77:implement_pattern_cache$7703 ($eq).
Removed top 2 bits (of 8) from port B of cell sim.$auto$fsm_map.cc:77:implement_pattern_cache$7698 ($eq).
Removed top 2 bits (of 9) from port B of cell sim.$auto$fsm_map.cc:77:implement_pattern_cache$7694 ($eq).
Removed top 3 bits (of 8) from port B of cell sim.$auto$fsm_map.cc:77:implement_pattern_cache$7690 ($eq).
Removed top 2 bits (of 10) from port B of cell sim.$auto$fsm_map.cc:77:implement_pattern_cache$7686 ($eq).
Removed top 5 bits (of 7) from port B of cell sim.$auto$fsm_map.cc:77:implement_pattern_cache$7682 ($eq).
Removed top 2 bits (of 9) from port B of cell sim.$auto$fsm_map.cc:77:implement_pattern_cache$7678 ($eq).
Removed top 1 bits (of 7) from port B of cell sim.$auto$fsm_map.cc:77:implement_pattern_cache$7674 ($eq).
Removed top 3 bits (of 5) from port B of cell sim.$auto$fsm_map.cc:77:implement_pattern_cache$7417 ($eq).
Removed top 1 bits (of 8) from port B of cell sim.$auto$fsm_map.cc:77:implement_pattern_cache$7670 ($eq).
Removed top 2 bits (of 7) from port B of cell sim.$auto$fsm_map.cc:77:implement_pattern_cache$7666 ($eq).
Removed top 1 bits (of 9) from port B of cell sim.$auto$fsm_map.cc:77:implement_pattern_cache$7662 ($eq).
Removed top 4 bits (of 6) from port B of cell sim.$auto$fsm_map.cc:77:implement_pattern_cache$7658 ($eq).
Removed top 1 bits (of 8) from port B of cell sim.$auto$fsm_map.cc:77:implement_pattern_cache$7654 ($eq).
Removed top 1 bits (of 4) from port B of cell sim.$auto$fsm_map.cc:77:implement_pattern_cache$7647 ($eq).
Removed top 2 bits (of 3) from port B of cell sim.$auto$fsm_map.cc:77:implement_pattern_cache$7643 ($eq).
Removed top 1 bits (of 6) from port B of cell sim.$auto$fsm_map.cc:77:implement_pattern_cache$7629 ($eq).
Removed top 1 bits (of 7) from port B of cell sim.$auto$fsm_map.cc:77:implement_pattern_cache$7617 ($eq).
Removed top 1 bits (of 6) from port B of cell sim.$auto$fsm_map.cc:77:implement_pattern_cache$7605 ($eq).
Removed top 1 bits (of 8) from port B of cell sim.$auto$fsm_map.cc:77:implement_pattern_cache$7593 ($eq).
Removed top 1 bits (of 5) from port B of cell sim.$auto$fsm_map.cc:77:implement_pattern_cache$7581 ($eq).
Removed top 2 bits (of 7) from port B of cell sim.$auto$fsm_map.cc:77:implement_pattern_cache$7529 ($eq).
Removed top 2 bits (of 8) from port B of cell sim.$auto$fsm_map.cc:77:implement_pattern_cache$7525 ($eq).
Removed top 3 bits (of 7) from port B of cell sim.$auto$fsm_map.cc:77:implement_pattern_cache$7521 ($eq).
Removed top 2 bits (of 9) from port B of cell sim.$auto$fsm_map.cc:77:implement_pattern_cache$7517 ($eq).
Removed top 5 bits (of 6) from port B of cell sim.$auto$fsm_map.cc:77:implement_pattern_cache$7513 ($eq).
Removed top 2 bits (of 8) from port B of cell sim.$auto$fsm_map.cc:77:implement_pattern_cache$7509 ($eq).
Removed top 2 bits (of 8) from port B of cell sim.$auto$fsm_map.cc:77:implement_pattern_cache$7505 ($eq).
Removed top 2 bits (of 9) from port B of cell sim.$auto$fsm_map.cc:77:implement_pattern_cache$7501 ($eq).
Removed top 3 bits (of 8) from port B of cell sim.$auto$fsm_map.cc:77:implement_pattern_cache$7497 ($eq).
Removed top 2 bits (of 10) from port B of cell sim.$auto$fsm_map.cc:77:implement_pattern_cache$7493 ($eq).
Removed top 5 bits (of 7) from port B of cell sim.$auto$fsm_map.cc:77:implement_pattern_cache$7489 ($eq).
Removed top 2 bits (of 9) from port B of cell sim.$auto$fsm_map.cc:77:implement_pattern_cache$7485 ($eq).
Removed top 1 bits (of 5) from port B of cell sim.$auto$fsm_map.cc:77:implement_pattern_cache$7473 ($eq).
Removed top 3 bits (of 4) from port B of cell sim.$auto$fsm_map.cc:77:implement_pattern_cache$7465 ($eq).
Removed top 1 bits (of 6) from port B of cell sim.$auto$fsm_map.cc:77:implement_pattern_cache$7449 ($eq).
Removed top 3 bits (of 5) from port B of cell sim.$auto$fsm_map.cc:77:implement_pattern_cache$7441 ($eq).
Removed top 1 bits (of 6) from port B of cell sim.$auto$fsm_map.cc:77:implement_pattern_cache$7425 ($eq).
Removed top 3 bits (of 4) from port B of cell sim.$auto$fsm_map.cc:77:implement_pattern_cache$8058 ($eq).
Removed top 1 bits (of 4) from port B of cell sim.$auto$fsm_map.cc:77:implement_pattern_cache$8054 ($eq).
Removed top 1 bits (of 5) from port B of cell sim.$auto$fsm_map.cc:77:implement_pattern_cache$8052 ($eq).
Removed top 1 bits (of 7) from port B of cell sim.$auto$fsm_map.cc:77:implement_pattern_cache$8048 ($eq).
Removed top 1 bits (of 4) from port B of cell sim.$auto$fsm_map.cc:77:implement_pattern_cache$8044 ($eq).
Removed top 1 bits (of 5) from port B of cell sim.$auto$fsm_map.cc:77:implement_pattern_cache$8042 ($eq).
Removed top 1 bits (of 7) from port B of cell sim.$auto$fsm_map.cc:77:implement_pattern_cache$8038 ($eq).
Removed top 2 bits (of 3) from port B of cell sim.$auto$fsm_map.cc:77:implement_pattern_cache$8027 ($eq).
Removed top 2 bits (of 3) from port B of cell sim.$auto$fsm_map.cc:77:implement_pattern_cache$8023 ($eq).
Removed top 3 bits (of 4) from port B of cell sim.$auto$fsm_map.cc:77:implement_pattern_cache$8019 ($eq).
Removed top 1 bits (of 4) from port B of cell sim.$auto$fsm_map.cc:77:implement_pattern_cache$8015 ($eq).
Removed top 1 bits (of 5) from port B of cell sim.$auto$fsm_map.cc:77:implement_pattern_cache$8013 ($eq).
Removed top 1 bits (of 10) from port B of cell sim.$auto$fsm_map.cc:77:implement_pattern_cache$7776 ($eq).
Removed top 1 bits (of 7) from port B of cell sim.$auto$fsm_map.cc:77:implement_pattern_cache$7569 ($eq).
Removed top 31 bits (of 63) from port Y of cell sim.$flatten\picorv32.\genblk2.pcpi_div.$neg$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:2470$801 ($neg).
Removed top 1 bits (of 5) from port Y of cell sim.$flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:2260$744 ($add).
Removed top 24 bits (of 32) from wire sim.$0$memwr$\mem_1$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:3300$854_EN[31:0]$1520.
Removed top 16 bits (of 32) from wire sim.$0$memwr$\mem_1$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:3302$855_EN[31:0]$1523.
Removed top 8 bits (of 32) from wire sim.$0$memwr$\mem_1$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:3304$856_EN[31:0]$1526.
Removed top 29 bits (of 32) from wire sim.$auto$rtlil.cc:2613:Mux$7174.
Removed top 28 bits (of 32) from wire sim.$flatten\picorv32.$sub$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1421$2477_Y.
Removed top 29 bits (of 32) from wire sim.$flatten\picorv32.$ternary$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1312$2437_Y.
Removed top 29 bits (of 32) from wire sim.$flatten\picorv32.$ternary$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1547$2529_Y.
Removed top 1 bits (of 5) from wire sim.$flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:2260$744_Y.
Removed top 3 bits (of 64) from wire sim.$flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3677_Y.
Removed top 25 bits (of 32) from wire sim.$flatten\picorv32.\genblk1.genblk1.pcpi_mul.$sub$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:2294$753_Y.
Removed top 26 bits (of 32) from wire sim.$flatten\picorv32.\genblk1.genblk1.pcpi_mul.$ternary$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:2286$751_Y.
Removed top 32 bits (of 64) from wire sim.$flatten\picorv32.\genblk1.genblk1.pcpi_mul.$ternary$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:2308$757_Y.
Removed top 31 bits (of 63) from wire sim.$flatten\picorv32.\genblk2.pcpi_div.$neg$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:2470$801_Y.
Removed top 31 bits (of 63) from wire sim.$flatten\picorv32.\genblk2.pcpi_div.$sub$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:2494$819_Y.
Removed top 24 bits (of 32) from wire sim.$procmux$2745_Y.
Removed top 29 bits (of 32) from wire sim.$procmux$2789_Y.
Removed top 24 bits (of 32) from wire sim.builder_csr_bankarray_sram_bus_dat_r.
Removed top 29 bits (of 32) from wire sim.main_picorv32_interrupt.

5.62. Executing PEEPOPT pass (run peephole optimizers).

5.63. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sim..
Removed 0 unused cells and 37 unused wires.
<suppressed ~1 debug messages>

5.64. Executing OPT_EXPR pass (perform const folding).
Optimizing module sim.
<suppressed ~14 debug messages>

5.65. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sim'.
<suppressed ~120 debug messages>
Removed a total of 40 cells.

5.66. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \sim..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 4/7 on $pmux $flatten\picorv32.$procmux$4444.
    dead port 1/2 on $mux $flatten\picorv32.$procmux$4457.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$4457.
    dead port 2/4 on $pmux $flatten\picorv32.$procmux$4504.
    dead port 3/6 on $pmux $flatten\picorv32.$procmux$4692.
    dead port 1/2 on $mux $flatten\picorv32.$procmux$4708.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$4708.
    dead port 2/5 on $pmux $flatten\picorv32.$procmux$4976.
    dead port 1/4 on $pmux $flatten\picorv32.$procmux$4986.
    dead port 2/4 on $pmux $flatten\picorv32.$procmux$4986.
    dead port 3/4 on $pmux $flatten\picorv32.$procmux$4986.
    dead port 4/4 on $pmux $flatten\picorv32.$procmux$4986.
    dead port 1/3 on $pmux $flatten\picorv32.$procmux$5185.
Removed 13 multiplexer ports.
<suppressed ~442 debug messages>

5.67. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \sim.
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$7146: { \picorv32.cpu_state [6:4] \picorv32.cpu_state [2:0] }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$7144: \picorv32.cpu_state [5:0]
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$7142: { \picorv32.cpu_state [6] \picorv32.cpu_state [4:0] }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$7140: { \picorv32.cpu_state [6:2] \picorv32.cpu_state [0] }
  Optimizing cells in module \sim.
Performed a total of 4 changes.

5.68. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sim'.
Removed a total of 0 cells.

5.69. Executing OPT_SHARE pass.

5.70. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $procdff$6877 ($dff) from module sim (D = $procmux$3465_Y, Q = \builder_state, rval = 1'0).
Adding SRST signal on $procdff$6876 ($dff) from module sim (D = $auto$wreduce.cc:461:run$8125 [7:0], Q = \builder_csr_bankarray_interface4_bank_bus_dat_r [7:0], rval = 8'00000000).
Adding SRST signal on $procdff$6875 ($dff) from module sim (D = $procmux$2772_Y, Q = \builder_csr_bankarray_interface3_bank_bus_dat_r, rval = 0).
Adding SRST signal on $procdff$6874 ($dff) from module sim (D = \builder_csr_bankarray_sel, Q = \builder_csr_bankarray_sel_r, rval = 1'0).
Adding SRST signal on $procdff$6873 ($dff) from module sim (D = $auto$wreduce.cc:461:run$8126 [2:0], Q = \builder_csr_bankarray_interface2_bank_bus_dat_r [2:0], rval = 3'000).
Adding SRST signal on $procdff$6872 ($dff) from module sim (D = $procmux$2810_Y, Q = \builder_csr_bankarray_interface1_bank_bus_dat_r, rval = 0).
Adding SRST signal on $procdff$6871 ($dff) from module sim (D = $procmux$2827_Y, Q = \builder_csr_bankarray_interface0_bank_bus_dat_r, rval = 0).
Adding SRST signal on $procdff$6870 ($dff) from module sim (D = $procmux$2980_Y, Q = \builder_count, rval = 20'11110100001001000000).
Adding EN signal on $auto$ff.cc:298:slice$8140 ($sdff) from module sim (D = $sub$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2840$1514_Y, Q = \builder_count).
Adding SRST signal on $procdff$6869 ($dff) from module sim (D = \builder_slave_sel, Q = \builder_slave_sel_r, rval = 3'000).
Adding SRST signal on $procdff$6867 ($dff) from module sim (D = $procmux$2986_Y, Q = \builder_enable_storage, rval = 0).
Adding EN signal on $auto$ff.cc:298:slice$8147 ($sdff) from module sim (D = \builder_simsoc_dat_w, Q = \builder_enable_storage).
Adding SRST signal on $procdff$6866 ($dff) from module sim (D = $procmux$2990_Y, Q = \builder_pending_r, rval = 0).
Adding EN signal on $auto$ff.cc:298:slice$8149 ($sdff) from module sim (D = \builder_simsoc_dat_w, Q = \builder_pending_r).
Adding SRST signal on $procdff$6865 ($dff) from module sim (D = \builder_csr_bankarray_csrbank1_ev_pending_re, Q = \builder_pending_re, rval = 1'0).
Adding SRST signal on $procdff$6863 ($dff) from module sim (D = \main_eventsourceprocess31_trigger, Q = \main_eventsourceprocess31_trigger_d, rval = 1'0).
Adding SRST signal on $procdff$6862 ($dff) from module sim (D = $procmux$2996_Y, Q = \main_eventsourceprocess31_pending, rval = 1'0).
Adding EN signal on sim:main_eventsourceprocess31_pending_8153 ($sdff) from module sim (D = $procmux$2996_Y, Q = \main_eventsourceprocess31_pending).
Adding SRST signal on $procdff$6861 ($dff) from module sim (D = \builder_multiregimpl31_regs1, Q = \main_in_pads_n_d31, rval = 1'0).
Adding SRST signal on $procdff$6860 ($dff) from module sim (D = \main_eventsourceprocess30_trigger, Q = \main_eventsourceprocess30_trigger_d, rval = 1'0).
Adding SRST signal on $procdff$6859 ($dff) from module sim (D = $procmux$3002_Y, Q = \main_eventsourceprocess30_pending, rval = 1'0).
Adding EN signal on sim:main_eventsourceprocess30_pending_8159 ($sdff) from module sim (D = $procmux$3002_Y, Q = \main_eventsourceprocess30_pending).
Adding SRST signal on $procdff$6858 ($dff) from module sim (D = \builder_multiregimpl30_regs1, Q = \main_in_pads_n_d30, rval = 1'0).
Adding SRST signal on $procdff$6857 ($dff) from module sim (D = \main_eventsourceprocess29_trigger, Q = \main_eventsourceprocess29_trigger_d, rval = 1'0).
Adding SRST signal on $procdff$6856 ($dff) from module sim (D = $procmux$3008_Y, Q = \main_eventsourceprocess29_pending, rval = 1'0).
Adding EN signal on sim:main_eventsourceprocess29_pending_8165 ($sdff) from module sim (D = $procmux$3008_Y, Q = \main_eventsourceprocess29_pending).
Adding SRST signal on $procdff$6855 ($dff) from module sim (D = \builder_multiregimpl29_regs1, Q = \main_in_pads_n_d29, rval = 1'0).
Adding SRST signal on $procdff$6854 ($dff) from module sim (D = \main_eventsourceprocess28_trigger, Q = \main_eventsourceprocess28_trigger_d, rval = 1'0).
Adding SRST signal on $procdff$6853 ($dff) from module sim (D = $procmux$3014_Y, Q = \main_eventsourceprocess28_pending, rval = 1'0).
Adding EN signal on sim:main_eventsourceprocess28_pending_8171 ($sdff) from module sim (D = $procmux$3014_Y, Q = \main_eventsourceprocess28_pending).
Adding SRST signal on $procdff$6852 ($dff) from module sim (D = \builder_multiregimpl28_regs1, Q = \main_in_pads_n_d28, rval = 1'0).
Adding SRST signal on $procdff$6851 ($dff) from module sim (D = \main_eventsourceprocess27_trigger, Q = \main_eventsourceprocess27_trigger_d, rval = 1'0).
Adding SRST signal on $procdff$6850 ($dff) from module sim (D = $procmux$3020_Y, Q = \main_eventsourceprocess27_pending, rval = 1'0).
Adding EN signal on sim:main_eventsourceprocess27_pending_8177 ($sdff) from module sim (D = $procmux$3020_Y, Q = \main_eventsourceprocess27_pending).
Adding SRST signal on $procdff$6849 ($dff) from module sim (D = \builder_multiregimpl27_regs1, Q = \main_in_pads_n_d27, rval = 1'0).
Adding SRST signal on $procdff$6848 ($dff) from module sim (D = \main_eventsourceprocess26_trigger, Q = \main_eventsourceprocess26_trigger_d, rval = 1'0).
Adding SRST signal on $procdff$6847 ($dff) from module sim (D = $procmux$3026_Y, Q = \main_eventsourceprocess26_pending, rval = 1'0).
Adding EN signal on sim:main_eventsourceprocess26_pending_8183 ($sdff) from module sim (D = $procmux$3026_Y, Q = \main_eventsourceprocess26_pending).
Adding SRST signal on $procdff$6846 ($dff) from module sim (D = \builder_multiregimpl26_regs1, Q = \main_in_pads_n_d26, rval = 1'0).
Adding SRST signal on $procdff$6845 ($dff) from module sim (D = \main_eventsourceprocess25_trigger, Q = \main_eventsourceprocess25_trigger_d, rval = 1'0).
Adding SRST signal on $procdff$6844 ($dff) from module sim (D = $procmux$3032_Y, Q = \main_eventsourceprocess25_pending, rval = 1'0).
Adding EN signal on sim:main_eventsourceprocess25_pending_8189 ($sdff) from module sim (D = $procmux$3032_Y, Q = \main_eventsourceprocess25_pending).
Adding SRST signal on $procdff$6843 ($dff) from module sim (D = \builder_multiregimpl25_regs1, Q = \main_in_pads_n_d25, rval = 1'0).
Adding SRST signal on $procdff$6842 ($dff) from module sim (D = \main_eventsourceprocess24_trigger, Q = \main_eventsourceprocess24_trigger_d, rval = 1'0).
Adding SRST signal on $procdff$6841 ($dff) from module sim (D = $procmux$3038_Y, Q = \main_eventsourceprocess24_pending, rval = 1'0).
Adding EN signal on sim:main_eventsourceprocess24_pending_8195 ($sdff) from module sim (D = $procmux$3038_Y, Q = \main_eventsourceprocess24_pending).
Adding SRST signal on $procdff$6840 ($dff) from module sim (D = \builder_multiregimpl24_regs1, Q = \main_in_pads_n_d24, rval = 1'0).
Adding SRST signal on $procdff$6839 ($dff) from module sim (D = \main_eventsourceprocess23_trigger, Q = \main_eventsourceprocess23_trigger_d, rval = 1'0).
Adding SRST signal on $procdff$6838 ($dff) from module sim (D = $procmux$3044_Y, Q = \main_eventsourceprocess23_pending, rval = 1'0).
Adding EN signal on sim:main_eventsourceprocess23_pending_8201 ($sdff) from module sim (D = $procmux$3044_Y, Q = \main_eventsourceprocess23_pending).
Adding SRST signal on $procdff$6837 ($dff) from module sim (D = \builder_multiregimpl23_regs1, Q = \main_in_pads_n_d23, rval = 1'0).
Adding SRST signal on $procdff$6836 ($dff) from module sim (D = \main_eventsourceprocess22_trigger, Q = \main_eventsourceprocess22_trigger_d, rval = 1'0).
Adding SRST signal on $procdff$6835 ($dff) from module sim (D = $procmux$3050_Y, Q = \main_eventsourceprocess22_pending, rval = 1'0).
Adding EN signal on sim:main_eventsourceprocess22_pending_8207 ($sdff) from module sim (D = $procmux$3050_Y, Q = \main_eventsourceprocess22_pending).
Adding SRST signal on $procdff$6834 ($dff) from module sim (D = \builder_multiregimpl22_regs1, Q = \main_in_pads_n_d22, rval = 1'0).
Adding SRST signal on $procdff$6833 ($dff) from module sim (D = \main_eventsourceprocess21_trigger, Q = \main_eventsourceprocess21_trigger_d, rval = 1'0).
Adding SRST signal on $procdff$6832 ($dff) from module sim (D = $procmux$3056_Y, Q = \main_eventsourceprocess21_pending, rval = 1'0).
Adding EN signal on sim:main_eventsourceprocess21_pending_8213 ($sdff) from module sim (D = $procmux$3056_Y, Q = \main_eventsourceprocess21_pending).
Adding SRST signal on $procdff$6831 ($dff) from module sim (D = \builder_multiregimpl21_regs1, Q = \main_in_pads_n_d21, rval = 1'0).
Adding SRST signal on $procdff$6830 ($dff) from module sim (D = \main_eventsourceprocess20_trigger, Q = \main_eventsourceprocess20_trigger_d, rval = 1'0).
Adding SRST signal on $procdff$6829 ($dff) from module sim (D = $procmux$3062_Y, Q = \main_eventsourceprocess20_pending, rval = 1'0).
Adding EN signal on sim:main_eventsourceprocess20_pending_8219 ($sdff) from module sim (D = $procmux$3062_Y, Q = \main_eventsourceprocess20_pending).
Adding SRST signal on $procdff$6828 ($dff) from module sim (D = \builder_multiregimpl20_regs1, Q = \main_in_pads_n_d20, rval = 1'0).
Adding SRST signal on $procdff$6827 ($dff) from module sim (D = \main_eventsourceprocess19_trigger, Q = \main_eventsourceprocess19_trigger_d, rval = 1'0).
Adding SRST signal on $procdff$6826 ($dff) from module sim (D = $procmux$3068_Y, Q = \main_eventsourceprocess19_pending, rval = 1'0).
Adding EN signal on sim:main_eventsourceprocess19_pending_8225 ($sdff) from module sim (D = $procmux$3068_Y, Q = \main_eventsourceprocess19_pending).
Adding SRST signal on $procdff$6825 ($dff) from module sim (D = \builder_multiregimpl19_regs1, Q = \main_in_pads_n_d19, rval = 1'0).
Adding SRST signal on $procdff$6824 ($dff) from module sim (D = \main_eventsourceprocess18_trigger, Q = \main_eventsourceprocess18_trigger_d, rval = 1'0).
Adding SRST signal on $procdff$6823 ($dff) from module sim (D = $procmux$3074_Y, Q = \main_eventsourceprocess18_pending, rval = 1'0).
Adding EN signal on sim:main_eventsourceprocess18_pending_8231 ($sdff) from module sim (D = $procmux$3074_Y, Q = \main_eventsourceprocess18_pending).
Adding SRST signal on $procdff$6822 ($dff) from module sim (D = \builder_multiregimpl18_regs1, Q = \main_in_pads_n_d18, rval = 1'0).
Adding SRST signal on $procdff$6821 ($dff) from module sim (D = \main_eventsourceprocess17_trigger, Q = \main_eventsourceprocess17_trigger_d, rval = 1'0).
Adding SRST signal on $procdff$6820 ($dff) from module sim (D = $procmux$3080_Y, Q = \main_eventsourceprocess17_pending, rval = 1'0).
Adding EN signal on sim:main_eventsourceprocess17_pending_8237 ($sdff) from module sim (D = $procmux$3080_Y, Q = \main_eventsourceprocess17_pending).
Adding SRST signal on $procdff$6819 ($dff) from module sim (D = \builder_multiregimpl17_regs1, Q = \main_in_pads_n_d17, rval = 1'0).
Adding SRST signal on $procdff$6818 ($dff) from module sim (D = \main_eventsourceprocess16_trigger, Q = \main_eventsourceprocess16_trigger_d, rval = 1'0).
Adding SRST signal on $procdff$6817 ($dff) from module sim (D = $procmux$3086_Y, Q = \main_eventsourceprocess16_pending, rval = 1'0).
Adding EN signal on sim:main_eventsourceprocess16_pending_8243 ($sdff) from module sim (D = $procmux$3086_Y, Q = \main_eventsourceprocess16_pending).
Adding SRST signal on $procdff$6816 ($dff) from module sim (D = \builder_multiregimpl16_regs1, Q = \main_in_pads_n_d16, rval = 1'0).
Adding SRST signal on $procdff$6815 ($dff) from module sim (D = \main_eventsourceprocess15_trigger, Q = \main_eventsourceprocess15_trigger_d, rval = 1'0).
Adding SRST signal on $procdff$6814 ($dff) from module sim (D = $procmux$3092_Y, Q = \main_eventsourceprocess15_pending, rval = 1'0).
Adding EN signal on sim:main_eventsourceprocess15_pending_8249 ($sdff) from module sim (D = $procmux$3092_Y, Q = \main_eventsourceprocess15_pending).
Adding SRST signal on $procdff$6813 ($dff) from module sim (D = \builder_multiregimpl15_regs1, Q = \main_in_pads_n_d15, rval = 1'0).
Adding SRST signal on $procdff$6812 ($dff) from module sim (D = \main_eventsourceprocess14_trigger, Q = \main_eventsourceprocess14_trigger_d, rval = 1'0).
Adding SRST signal on $procdff$6811 ($dff) from module sim (D = $procmux$3098_Y, Q = \main_eventsourceprocess14_pending, rval = 1'0).
Adding EN signal on sim:main_eventsourceprocess14_pending_8255 ($sdff) from module sim (D = $procmux$3098_Y, Q = \main_eventsourceprocess14_pending).
Adding SRST signal on $procdff$6810 ($dff) from module sim (D = \builder_multiregimpl14_regs1, Q = \main_in_pads_n_d14, rval = 1'0).
Adding SRST signal on $procdff$6809 ($dff) from module sim (D = \main_eventsourceprocess13_trigger, Q = \main_eventsourceprocess13_trigger_d, rval = 1'0).
Adding SRST signal on $procdff$6808 ($dff) from module sim (D = $procmux$3104_Y, Q = \main_eventsourceprocess13_pending, rval = 1'0).
Adding EN signal on sim:main_eventsourceprocess13_pending_8261 ($sdff) from module sim (D = $procmux$3104_Y, Q = \main_eventsourceprocess13_pending).
Adding SRST signal on $procdff$6807 ($dff) from module sim (D = \builder_multiregimpl13_regs1, Q = \main_in_pads_n_d13, rval = 1'0).
Adding SRST signal on $procdff$6806 ($dff) from module sim (D = \main_eventsourceprocess12_trigger, Q = \main_eventsourceprocess12_trigger_d, rval = 1'0).
Adding SRST signal on $procdff$6805 ($dff) from module sim (D = $procmux$3110_Y, Q = \main_eventsourceprocess12_pending, rval = 1'0).
Adding EN signal on sim:main_eventsourceprocess12_pending_8267 ($sdff) from module sim (D = $procmux$3110_Y, Q = \main_eventsourceprocess12_pending).
Adding SRST signal on $procdff$6804 ($dff) from module sim (D = \builder_multiregimpl12_regs1, Q = \main_in_pads_n_d12, rval = 1'0).
Adding SRST signal on $procdff$6803 ($dff) from module sim (D = \main_eventsourceprocess11_trigger, Q = \main_eventsourceprocess11_trigger_d, rval = 1'0).
Adding SRST signal on $procdff$6802 ($dff) from module sim (D = $procmux$3116_Y, Q = \main_eventsourceprocess11_pending, rval = 1'0).
Adding EN signal on sim:main_eventsourceprocess11_pending_8273 ($sdff) from module sim (D = $procmux$3116_Y, Q = \main_eventsourceprocess11_pending).
Adding SRST signal on $procdff$6801 ($dff) from module sim (D = \builder_multiregimpl11_regs1, Q = \main_in_pads_n_d11, rval = 1'0).
Adding SRST signal on $procdff$6800 ($dff) from module sim (D = \main_eventsourceprocess10_trigger, Q = \main_eventsourceprocess10_trigger_d, rval = 1'0).
Adding SRST signal on $procdff$6799 ($dff) from module sim (D = $procmux$3122_Y, Q = \main_eventsourceprocess10_pending, rval = 1'0).
Adding EN signal on sim:main_eventsourceprocess10_pending_8279 ($sdff) from module sim (D = $procmux$3122_Y, Q = \main_eventsourceprocess10_pending).
Adding SRST signal on $procdff$6798 ($dff) from module sim (D = \builder_multiregimpl10_regs1, Q = \main_in_pads_n_d10, rval = 1'0).
Adding SRST signal on $procdff$6797 ($dff) from module sim (D = \main_eventsourceprocess9_trigger, Q = \main_eventsourceprocess9_trigger_d, rval = 1'0).
Adding SRST signal on $procdff$6796 ($dff) from module sim (D = $procmux$3128_Y, Q = \main_eventsourceprocess9_pending, rval = 1'0).
Adding EN signal on sim:main_eventsourceprocess9_pending_8285 ($sdff) from module sim (D = $procmux$3128_Y, Q = \main_eventsourceprocess9_pending).
Adding SRST signal on $procdff$6795 ($dff) from module sim (D = \builder_multiregimpl9_regs1, Q = \main_in_pads_n_d9, rval = 1'0).
Adding SRST signal on $procdff$6794 ($dff) from module sim (D = \main_eventsourceprocess8_trigger, Q = \main_eventsourceprocess8_trigger_d, rval = 1'0).
Adding SRST signal on $procdff$6793 ($dff) from module sim (D = $procmux$3134_Y, Q = \main_eventsourceprocess8_pending, rval = 1'0).
Adding EN signal on sim:main_eventsourceprocess8_pending_8291 ($sdff) from module sim (D = $procmux$3134_Y, Q = \main_eventsourceprocess8_pending).
Adding SRST signal on $procdff$6792 ($dff) from module sim (D = \builder_multiregimpl8_regs1, Q = \main_in_pads_n_d8, rval = 1'0).
Adding SRST signal on $procdff$6791 ($dff) from module sim (D = \main_eventsourceprocess7_trigger, Q = \main_eventsourceprocess7_trigger_d, rval = 1'0).
Adding SRST signal on $procdff$6790 ($dff) from module sim (D = $procmux$3140_Y, Q = \main_eventsourceprocess7_pending, rval = 1'0).
Adding EN signal on sim:main_eventsourceprocess7_pending_8297 ($sdff) from module sim (D = $procmux$3140_Y, Q = \main_eventsourceprocess7_pending).
Adding SRST signal on $procdff$6789 ($dff) from module sim (D = \builder_multiregimpl7_regs1, Q = \main_in_pads_n_d7, rval = 1'0).
Adding SRST signal on $procdff$6788 ($dff) from module sim (D = \main_eventsourceprocess6_trigger, Q = \main_eventsourceprocess6_trigger_d, rval = 1'0).
Adding SRST signal on $procdff$6787 ($dff) from module sim (D = $procmux$3146_Y, Q = \main_eventsourceprocess6_pending, rval = 1'0).
Adding EN signal on sim:main_eventsourceprocess6_pending_8303 ($sdff) from module sim (D = $procmux$3146_Y, Q = \main_eventsourceprocess6_pending).
Adding SRST signal on $procdff$6786 ($dff) from module sim (D = \builder_multiregimpl6_regs1, Q = \main_in_pads_n_d6, rval = 1'0).
Adding SRST signal on $procdff$6785 ($dff) from module sim (D = \main_eventsourceprocess5_trigger, Q = \main_eventsourceprocess5_trigger_d, rval = 1'0).
Adding SRST signal on $procdff$6784 ($dff) from module sim (D = $procmux$3152_Y, Q = \main_eventsourceprocess5_pending, rval = 1'0).
Adding EN signal on sim:main_eventsourceprocess5_pending_8309 ($sdff) from module sim (D = $procmux$3152_Y, Q = \main_eventsourceprocess5_pending).
Adding SRST signal on $procdff$6783 ($dff) from module sim (D = \builder_multiregimpl5_regs1, Q = \main_in_pads_n_d5, rval = 1'0).
Adding SRST signal on $procdff$6782 ($dff) from module sim (D = \main_eventsourceprocess4_trigger, Q = \main_eventsourceprocess4_trigger_d, rval = 1'0).
Adding SRST signal on $procdff$6781 ($dff) from module sim (D = $procmux$3158_Y, Q = \main_eventsourceprocess4_pending, rval = 1'0).
Adding EN signal on sim:main_eventsourceprocess4_pending_8315 ($sdff) from module sim (D = $procmux$3158_Y, Q = \main_eventsourceprocess4_pending).
Adding SRST signal on $procdff$6780 ($dff) from module sim (D = \builder_multiregimpl4_regs1, Q = \main_in_pads_n_d4, rval = 1'0).
Adding SRST signal on $procdff$6779 ($dff) from module sim (D = \main_eventsourceprocess3_trigger, Q = \main_eventsourceprocess3_trigger_d, rval = 1'0).
Adding SRST signal on $procdff$6778 ($dff) from module sim (D = $procmux$3164_Y, Q = \main_eventsourceprocess3_pending, rval = 1'0).
Adding EN signal on sim:main_eventsourceprocess3_pending_8321 ($sdff) from module sim (D = $procmux$3164_Y, Q = \main_eventsourceprocess3_pending).
Adding SRST signal on $procdff$6777 ($dff) from module sim (D = \builder_multiregimpl3_regs1, Q = \main_in_pads_n_d3, rval = 1'0).
Adding SRST signal on $procdff$6776 ($dff) from module sim (D = \main_eventsourceprocess2_trigger, Q = \main_eventsourceprocess2_trigger_d, rval = 1'0).
Adding SRST signal on $procdff$6775 ($dff) from module sim (D = $procmux$3170_Y, Q = \main_eventsourceprocess2_pending, rval = 1'0).
Adding EN signal on sim:main_eventsourceprocess2_pending_8327 ($sdff) from module sim (D = $procmux$3170_Y, Q = \main_eventsourceprocess2_pending).
Adding SRST signal on $procdff$6774 ($dff) from module sim (D = \builder_multiregimpl2_regs1, Q = \main_in_pads_n_d2, rval = 1'0).
Adding SRST signal on $procdff$6773 ($dff) from module sim (D = \main_eventsourceprocess1_trigger, Q = \main_eventsourceprocess1_trigger_d, rval = 1'0).
Adding SRST signal on $procdff$6772 ($dff) from module sim (D = $procmux$3176_Y, Q = \main_eventsourceprocess1_pending, rval = 1'0).
Adding EN signal on sim:main_eventsourceprocess1_pending_8333 ($sdff) from module sim (D = $procmux$3176_Y, Q = \main_eventsourceprocess1_pending).
Adding SRST signal on $procdff$6771 ($dff) from module sim (D = \builder_multiregimpl1_regs1, Q = \main_in_pads_n_d1, rval = 1'0).
Adding SRST signal on $procdff$6770 ($dff) from module sim (D = \main_eventsourceprocess0_trigger, Q = \main_eventsourceprocess0_trigger_d, rval = 1'0).
Adding SRST signal on $procdff$6769 ($dff) from module sim (D = $procmux$3182_Y, Q = \main_eventsourceprocess0_pending, rval = 1'0).
Adding EN signal on sim:main_eventsourceprocess0_pending_8339 ($sdff) from module sim (D = $procmux$3182_Y, Q = \main_eventsourceprocess0_pending).
Adding SRST signal on $procdff$6768 ($dff) from module sim (D = \builder_multiregimpl0_regs1, Q = \main_in_pads_n_d0, rval = 1'0).
Adding SRST signal on $procdff$6766 ($dff) from module sim (D = $procmux$3186_Y, Q = \main_edge_storage, rval = 0).
Adding EN signal on $auto$ff.cc:298:slice$8344 ($sdff) from module sim (D = \builder_simsoc_dat_w, Q = \main_edge_storage).
Adding SRST signal on $procdff$6764 ($dff) from module sim (D = $procmux$3190_Y, Q = \main_mode_storage, rval = 0).
Adding EN signal on $auto$ff.cc:298:slice$8346 ($sdff) from module sim (D = \builder_simsoc_dat_w, Q = \main_mode_storage).
Adding SRST signal on $procdff$6762 ($dff) from module sim (D = $procmux$3194_Y, Q = \main_out_storage, rval = 0).
Adding EN signal on $auto$ff.cc:298:slice$8348 ($sdff) from module sim (D = \builder_simsoc_dat_w, Q = \main_out_storage).
Adding SRST signal on $procdff$6759 ($dff) from module sim (D = $procmux$3198_Y, Q = \main_oe_storage, rval = 0).
Adding EN signal on $auto$ff.cc:298:slice$8350 ($sdff) from module sim (D = \builder_simsoc_dat_w, Q = \main_oe_storage).
Adding SRST signal on $procdff$6756 ($dff) from module sim (D = $procmux$3202_Y, Q = \main__w_storage, rval = 3'101).
Adding EN signal on $auto$ff.cc:298:slice$8352 ($sdff) from module sim (D = \builder_simsoc_dat_w [2:0], Q = \main__w_storage).
Adding SRST signal on $procdff$6755 ($dff) from module sim (D = $procmux$2727_Y, Q = \main_timer_value, rval = 0).
Adding SRST signal on $procdff$6753 ($dff) from module sim (D = $procmux$3206_Y, Q = \main_timer_enable_storage, rval = 1'0).
Adding EN signal on sim:main_timer_enable_storage_8355 ($sdff) from module sim (D = \builder_simsoc_dat_w [0], Q = \main_timer_enable_storage).
Adding SRST signal on $procdff$6752 ($dff) from module sim (D = $procmux$3210_Y, Q = \main_timer_pending_r, rval = 1'0).
Adding EN signal on sim:main_timer_pending_r_8357 ($sdff) from module sim (D = \builder_simsoc_dat_w [0], Q = \main_timer_pending_r).
Adding SRST signal on $procdff$6751 ($dff) from module sim (D = \builder_csr_bankarray_csrbank3_ev_pending_re, Q = \main_timer_pending_re, rval = 1'0).
Adding SRST signal on $procdff$6749 ($dff) from module sim (D = \main_timer_zero_trigger, Q = \main_timer_zero_trigger_d, rval = 1'0).
Adding SRST signal on $procdff$6748 ($dff) from module sim (D = $procmux$3216_Y, Q = \main_timer_zero_pending, rval = 1'0).
Adding EN signal on sim:main_timer_zero_pending_8361 ($sdff) from module sim (D = $procmux$3216_Y, Q = \main_timer_zero_pending).
Adding SRST signal on $procdff$6746 ($dff) from module sim (D = $procmux$3220_Y, Q = \main_timer_value_status, rval = 0).
Adding EN signal on $auto$ff.cc:298:slice$8365 ($sdff) from module sim (D = \main_timer_value, Q = \main_timer_value_status).
Adding SRST signal on $procdff$6745 ($dff) from module sim (D = \builder_csr_bankarray_csrbank3_update_value0_re, Q = \main_timer_update_value_re, rval = 1'0).
Adding SRST signal on $procdff$6744 ($dff) from module sim (D = $procmux$3224_Y, Q = \main_timer_update_value_storage, rval = 1'0).
Adding EN signal on sim:main_timer_update_value_storage_8368 ($sdff) from module sim (D = \builder_simsoc_dat_w [0], Q = \main_timer_update_value_storage).
Adding SRST signal on $procdff$6742 ($dff) from module sim (D = $procmux$3228_Y, Q = \main_timer_en_storage, rval = 1'0).
Adding EN signal on sim:main_timer_en_storage_8370 ($sdff) from module sim (D = \builder_simsoc_dat_w [0], Q = \main_timer_en_storage).
Adding SRST signal on $procdff$6740 ($dff) from module sim (D = $procmux$3232_Y, Q = \main_timer_reload_storage, rval = 0).
Adding EN signal on $auto$ff.cc:298:slice$8372 ($sdff) from module sim (D = \builder_simsoc_dat_w, Q = \main_timer_reload_storage).
Adding SRST signal on $procdff$6738 ($dff) from module sim (D = $procmux$3236_Y, Q = \main_timer_load_storage, rval = 0).
Adding EN signal on $auto$ff.cc:298:slice$8374 ($sdff) from module sim (D = \builder_simsoc_dat_w, Q = \main_timer_load_storage).
Adding SRST signal on $procdff$6737 ($dff) from module sim (D = $procmux$3240_Y, Q = \main_uart_rx_fifo_consume, rval = 4'0000).
Adding EN signal on $auto$ff.cc:298:slice$8376 ($sdff) from module sim (D = $add$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2550$1438_Y, Q = \main_uart_rx_fifo_consume).
Adding SRST signal on $procdff$6736 ($dff) from module sim (D = $procmux$3244_Y, Q = \main_uart_rx_fifo_produce, rval = 4'0000).
Adding EN signal on $auto$ff.cc:298:slice$8378 ($sdff) from module sim (D = $add$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2547$1437_Y, Q = \main_uart_rx_fifo_produce).
Adding SRST signal on $procdff$6735 ($dff) from module sim (D = $procmux$3253_Y, Q = \main_uart_rx_fifo_level0, rval = 5'00000).
Adding EN signal on $auto$ff.cc:298:slice$8380 ($sdff) from module sim (D = $procmux$3253_Y, Q = \main_uart_rx_fifo_level0).
Adding SRST signal on $procdff$6734 ($dff) from module sim (D = $procmux$3260_Y, Q = \main_uart_rx_fifo_readable, rval = 1'0).
Adding EN signal on sim:main_uart_rx_fifo_readable_8388 ($sdff) from module sim (D = $procmux$3260_Y, Q = \main_uart_rx_fifo_readable).
Adding SRST signal on $procdff$6733 ($dff) from module sim (D = $procmux$3264_Y, Q = \main_uart_tx_fifo_consume, rval = 4'0000).
Adding EN signal on $auto$ff.cc:298:slice$8392 ($sdff) from module sim (D = $add$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2528$1427_Y, Q = \main_uart_tx_fifo_consume).
Adding SRST signal on $procdff$6732 ($dff) from module sim (D = $procmux$3268_Y, Q = \main_uart_tx_fifo_produce, rval = 4'0000).
Adding EN signal on $auto$ff.cc:298:slice$8394 ($sdff) from module sim (D = $add$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2525$1426_Y, Q = \main_uart_tx_fifo_produce).
Adding SRST signal on $procdff$6731 ($dff) from module sim (D = $procmux$3277_Y, Q = \main_uart_tx_fifo_level0, rval = 5'00000).
Adding EN signal on $auto$ff.cc:298:slice$8396 ($sdff) from module sim (D = $procmux$3277_Y, Q = \main_uart_tx_fifo_level0).
Adding SRST signal on $procdff$6730 ($dff) from module sim (D = $procmux$3284_Y, Q = \main_uart_tx_fifo_readable, rval = 1'0).
Adding EN signal on sim:main_uart_tx_fifo_readable_8404 ($sdff) from module sim (D = $procmux$3284_Y, Q = \main_uart_tx_fifo_readable).
Adding SRST signal on $procdff$6726 ($dff) from module sim (D = $procmux$3288_Y, Q = \main_uart_enable_storage, rval = 2'00).
Adding EN signal on $auto$ff.cc:298:slice$8408 ($sdff) from module sim (D = \builder_simsoc_dat_w [1:0], Q = \main_uart_enable_storage).
Adding SRST signal on $procdff$6725 ($dff) from module sim (D = $procmux$3292_Y, Q = \main_uart_pending_r, rval = 2'00).
Adding EN signal on $auto$ff.cc:298:slice$8410 ($sdff) from module sim (D = \builder_simsoc_dat_w [1:0], Q = \main_uart_pending_r).
Adding SRST signal on $procdff$6724 ($dff) from module sim (D = \builder_csr_bankarray_csrbank4_ev_pending_re, Q = \main_uart_pending_re, rval = 1'0).
Adding SRST signal on $procdff$6722 ($dff) from module sim (D = \main_uart_rx_fifo_readable, Q = \main_uart_rx_trigger_d, rval = 1'0).
Adding SRST signal on $procdff$6721 ($dff) from module sim (D = $procmux$3298_Y, Q = \main_uart_rx_pending, rval = 1'0).
Adding EN signal on sim:main_uart_rx_pending_8414 ($sdff) from module sim (D = $procmux$3298_Y, Q = \main_uart_rx_pending).
Adding SRST signal on $procdff$6720 ($dff) from module sim (D = \main_uart_tx_fifo_sink_ready, Q = \main_uart_tx_trigger_d, rval = 1'0).
Adding SRST signal on $procdff$6719 ($dff) from module sim (D = $procmux$3304_Y, Q = \main_uart_tx_pending, rval = 1'0).
Adding EN signal on sim:main_uart_tx_pending_8419 ($sdff) from module sim (D = $procmux$3304_Y, Q = \main_uart_tx_pending).
Adding SRST signal on $procdff$6716 ($dff) from module sim (D = $procmux$2971_Y, Q = \main_ram_bus_ram_bus_ack, rval = 1'0).
Adding SRST signal on $procdff$6715 ($dff) from module sim (D = $procmux$2975_Y, Q = \main_simsoc_ram_bus_ack, rval = 1'0).
Adding SRST signal on $procdff$6714 ($dff) from module sim (D = $procmux$3310_Y, Q = \main_bus_errors, rval = 0).
Adding EN signal on $auto$ff.cc:298:slice$8425 ($sdff) from module sim (D = $add$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2492$1412_Y, Q = \main_bus_errors).
Adding SRST signal on $procdff$6711 ($dff) from module sim (D = $procmux$3314_Y, Q = \main_scratch_storage, rval = 305419896).
Adding EN signal on $auto$ff.cc:298:slice$8429 ($sdff) from module sim (D = \builder_simsoc_dat_w, Q = \main_scratch_storage).
Adding SRST signal on $procdff$6710 ($dff) from module sim (D = \builder_csr_bankarray_csrbank0_reset0_re, Q = \main_reset_re, rval = 1'0).
Adding SRST signal on $procdff$6709 ($dff) from module sim (D = $procmux$3318_Y, Q = \main_reset_storage, rval = 2'00).
Adding EN signal on $auto$ff.cc:298:slice$8432 ($sdff) from module sim (D = \builder_simsoc_dat_w [1:0], Q = \main_reset_storage).
Adding EN signal on $procdff$6689 ($dff) from module sim (D = $memrd$\storage$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:3342$1554_DATA, Q = \storage_dat1).
Adding EN signal on $procdff$6684 ($dff) from module sim (D = $memrd$\storage_1$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:3363$1564_DATA, Q = \storage_1_dat1).
Adding SRST signal on $flatten\picorv32.\genblk2.pcpi_div.$procdff$7128 ($dff) from module sim (D = $flatten\picorv32.\genblk2.pcpi_div.$procmux$6662_Y, Q = \picorv32.genblk2.pcpi_div.instr_remu, rval = 1'0).
Adding SRST signal on $flatten\picorv32.\genblk2.pcpi_div.$procdff$7127 ($dff) from module sim (D = $flatten\picorv32.\genblk2.pcpi_div.$procmux$6667_Y, Q = \picorv32.genblk2.pcpi_div.instr_rem, rval = 1'0).
Adding SRST signal on $flatten\picorv32.\genblk2.pcpi_div.$procdff$7126 ($dff) from module sim (D = $flatten\picorv32.\genblk2.pcpi_div.$procmux$6673_Y, Q = \picorv32.genblk2.pcpi_div.instr_divu, rval = 1'0).
Adding SRST signal on $flatten\picorv32.\genblk2.pcpi_div.$procdff$7125 ($dff) from module sim (D = $flatten\picorv32.\genblk2.pcpi_div.$procmux$6680_Y, Q = \picorv32.genblk2.pcpi_div.instr_div, rval = 1'0).
Adding EN signal on $flatten\picorv32.\genblk2.pcpi_div.$procdff$7122 ($dff) from module sim (D = $flatten\picorv32.\genblk2.pcpi_div.$logic_or$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:2471$810_Y, Q = \picorv32.genblk2.pcpi_div.outsign).
Adding SRST signal on $flatten\picorv32.\genblk2.pcpi_div.$procdff$7121 ($dff) from module sim (D = $flatten\picorv32.\genblk2.pcpi_div.$procmux$6617_Y, Q = \picorv32.genblk2.pcpi_div.running, rval = 1'0).
Adding EN signal on sim:picorv32.genblk2.pcpi_div.running_8445 ($sdff) from module sim (D = $flatten\picorv32.\genblk2.pcpi_div.$procmux$6617_Y, Q = \picorv32.genblk2.pcpi_div.running).
Adding EN signal on $flatten\picorv32.\genblk2.pcpi_div.$procdff$7120 ($dff) from module sim (D = $flatten\picorv32.\genblk2.pcpi_div.$procmux$6626_Y, Q = \picorv32.genblk2.pcpi_div.quotient_msk).
Adding SRST signal on $auto$ff.cc:298:slice$8449 ($dffe) from module sim (D = $flatten\picorv32.\genblk2.pcpi_div.$procmux$6623_Y, Q = \picorv32.genblk2.pcpi_div.quotient_msk, rval = 32'10000000000000000000000000000000).
Adding EN signal on $flatten\picorv32.\genblk2.pcpi_div.$procdff$7119 ($dff) from module sim (D = $flatten\picorv32.\genblk2.pcpi_div.$procmux$6637_Y, Q = \picorv32.genblk2.pcpi_div.quotient).
Adding SRST signal on $auto$ff.cc:298:slice$8457 ($dffe) from module sim (D = $flatten\picorv32.\genblk2.pcpi_div.$procmux$6634_Y, Q = \picorv32.genblk2.pcpi_div.quotient, rval = 0).
Adding EN signal on $flatten\picorv32.\genblk2.pcpi_div.$procdff$7118 ($dff) from module sim (D = $flatten\picorv32.\genblk2.pcpi_div.$procmux$6646_Y, Q = \picorv32.genblk2.pcpi_div.divisor).
Adding SRST signal on $auto$ff.cc:298:slice$8467 ($dffe) from module sim (D = $flatten\picorv32.\genblk2.pcpi_div.$procmux$6643_Y [30:0], Q = \picorv32.genblk2.pcpi_div.divisor [30:0], rval = 31'0000000000000000000000000000000).
Adding EN signal on $flatten\picorv32.\genblk2.pcpi_div.$procdff$7117 ($dff) from module sim (D = $flatten\picorv32.\genblk2.pcpi_div.$procmux$6657_Y, Q = \picorv32.genblk2.pcpi_div.dividend).
Adding SRST signal on $flatten\picorv32.\genblk2.pcpi_div.$procdff$7114 ($dff) from module sim (D = $flatten\picorv32.\genblk2.pcpi_div.$procmux$6590_Y, Q = \picorv32.genblk2.pcpi_div.pcpi_wr, rval = 1'0).
Adding SRST signal on $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procdff$6957 ($dff) from module sim (D = $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3706_Y, Q = \picorv32.genblk1.genblk1.pcpi_mul.instr_mulhu, rval = 1'0).
Adding SRST signal on $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procdff$6956 ($dff) from module sim (D = $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3711_Y, Q = \picorv32.genblk1.genblk1.pcpi_mul.instr_mulhsu, rval = 1'0).
Adding SRST signal on $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procdff$6955 ($dff) from module sim (D = $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3717_Y, Q = \picorv32.genblk1.genblk1.pcpi_mul.instr_mulh, rval = 1'0).
Adding SRST signal on $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procdff$6954 ($dff) from module sim (D = $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3724_Y, Q = \picorv32.genblk1.genblk1.pcpi_mul.instr_mul, rval = 1'0).
Adding SRST signal on $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procdff$6952 ($dff) from module sim (D = $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3654_Y, Q = \picorv32.genblk1.genblk1.pcpi_mul.mul_finish, rval = 1'0).
Adding SRST signal on $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procdff$6951 ($dff) from module sim (D = $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3665_Y, Q = \picorv32.genblk1.genblk1.pcpi_mul.mul_waiting, rval = 1'1).
Adding EN signal on $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procdff$6950 ($dff) from module sim (D = $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3671_Y, Q = \picorv32.genblk1.genblk1.pcpi_mul.mul_counter).
Adding SRST signal on $auto$ff.cc:298:slice$8496 ($dffe) from module sim (D = $auto$wreduce.cc:461:run$8120 [6], Q = \picorv32.genblk1.genblk1.pcpi_mul.mul_counter [6], rval = 1'0).
Adding EN signal on $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procdff$6949 ($dff) from module sim (D = { 3'000 $auto$wreduce.cc:461:run$8119 [60:0] }, Q = \picorv32.genblk1.genblk1.pcpi_mul.rdx).
Adding SRST signal on $auto$ff.cc:298:slice$8499 ($dffe) from module sim (D = { \picorv32.genblk1.genblk1.pcpi_mul.next_rdx [60] \picorv32.genblk1.genblk1.pcpi_mul.next_rdx [56] \picorv32.genblk1.genblk1.pcpi_mul.next_rdx [52] \picorv32.genblk1.genblk1.pcpi_mul.next_rdx [48] \picorv32.genblk1.genblk1.pcpi_mul.next_rdx [44] \picorv32.genblk1.genblk1.pcpi_mul.next_rdx [40] \picorv32.genblk1.genblk1.pcpi_mul.next_rdx [36] \picorv32.genblk1.genblk1.pcpi_mul.next_rdx [32] \picorv32.genblk1.genblk1.pcpi_mul.next_rdx [28] \picorv32.genblk1.genblk1.pcpi_mul.next_rdx [24] \picorv32.genblk1.genblk1.pcpi_mul.next_rdx [20] \picorv32.genblk1.genblk1.pcpi_mul.next_rdx [16] \picorv32.genblk1.genblk1.pcpi_mul.next_rdx [12] \picorv32.genblk1.genblk1.pcpi_mul.next_rdx [8] \picorv32.genblk1.genblk1.pcpi_mul.next_rdx [4] }, Q = { \picorv32.genblk1.genblk1.pcpi_mul.rdx [60] \picorv32.genblk1.genblk1.pcpi_mul.rdx [56] \picorv32.genblk1.genblk1.pcpi_mul.rdx [52] \picorv32.genblk1.genblk1.pcpi_mul.rdx [48] \picorv32.genblk1.genblk1.pcpi_mul.rdx [44] \picorv32.genblk1.genblk1.pcpi_mul.rdx [40] \picorv32.genblk1.genblk1.pcpi_mul.rdx [36] \picorv32.genblk1.genblk1.pcpi_mul.rdx [32] \picorv32.genblk1.genblk1.pcpi_mul.rdx [28] \picorv32.genblk1.genblk1.pcpi_mul.rdx [24] \picorv32.genblk1.genblk1.pcpi_mul.rdx [20] \picorv32.genblk1.genblk1.pcpi_mul.rdx [16] \picorv32.genblk1.genblk1.pcpi_mul.rdx [12] \picorv32.genblk1.genblk1.pcpi_mul.rdx [8] \picorv32.genblk1.genblk1.pcpi_mul.rdx [4] }, rval = 15'000000000000000).
Adding EN signal on $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procdff$6948 ($dff) from module sim (D = $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3683_Y, Q = \picorv32.genblk1.genblk1.pcpi_mul.rd).
Adding SRST signal on $auto$ff.cc:298:slice$8502 ($dffe) from module sim (D = \picorv32.genblk1.genblk1.pcpi_mul.next_rd, Q = \picorv32.genblk1.genblk1.pcpi_mul.rd, rval = 64'0000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procdff$6947 ($dff) from module sim (D = $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3692_Y, Q = \picorv32.genblk1.genblk1.pcpi_mul.rs2).
Adding SRST signal on $auto$ff.cc:298:slice$8504 ($dffe) from module sim (D = $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3690_Y [0], Q = \picorv32.genblk1.genblk1.pcpi_mul.rs2 [0], rval = 1'0).
Adding EN signal on $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procdff$6946 ($dff) from module sim (D = $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3701_Y, Q = \picorv32.genblk1.genblk1.pcpi_mul.rs1).
Adding SRST signal on $auto$ff.cc:298:slice$8507 ($dffe) from module sim (D = \picorv32.reg_op1 [31], Q = \picorv32.genblk1.genblk1.pcpi_mul.rs1 [63], rval = 1'0).
Adding EN signal on $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procdff$6944 ($dff) from module sim (D = $auto$wreduce.cc:461:run$8122 [31:0], Q = \picorv32.genblk1.genblk1.pcpi_mul.pcpi_rd).
Adding EN signal on $flatten\picorv32.$procdff$7111 ($dff) from module sim (D = \picorv32.mem_rdata, Q = \picorv32.mem_rdata_q).
Adding EN signal on $flatten\picorv32.$procdff$7106 ($dff) from module sim (D = $flatten\picorv32.$0\mem_state[1:0], Q = \picorv32.mem_state).
Adding EN signal on $flatten\picorv32.$procdff$7105 ($dff) from module sim (D = $flatten\picorv32.$procmux$6265_Y, Q = \picorv32.mem_wstrb).
Adding EN signal on $flatten\picorv32.$procdff$7104 ($dff) from module sim (D = \picorv32.mem_la_wdata, Q = \picorv32.mem_wdata).
Adding EN signal on $flatten\picorv32.$procdff$7103 ($dff) from module sim (D = \picorv32.mem_la_addr, Q = \picorv32.mem_addr).
Adding EN signal on $flatten\picorv32.$procdff$7101 ($dff) from module sim (D = $flatten\picorv32.$0\mem_valid[0:0], Q = \picorv32.mem_valid).
Adding SRST signal on $flatten\picorv32.$procdff$7085 ($dff) from module sim (D = $flatten\picorv32.$reduce_or$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:862$2141_Y, Q = \picorv32.is_compare, rval = 1'0).
Adding EN signal on $flatten\picorv32.$procdff$7084 ($dff) from module sim (D = $flatten\picorv32.$eq$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:876$2161_Y, Q = \picorv32.is_alu_reg_reg).
Adding EN signal on $flatten\picorv32.$procdff$7083 ($dff) from module sim (D = $flatten\picorv32.$eq$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:875$2160_Y, Q = \picorv32.is_alu_reg_imm).
Adding SRST signal on $flatten\picorv32.$procdff$7081 ($dff) from module sim (D = $flatten\picorv32.$procmux$5646_Y, Q = \picorv32.is_beq_bne_blt_bge_bltu_bgeu, rval = 1'0).
Adding EN signal on sim:picorv32.is_beq_bne_blt_bge_bltu_bgeu_8556 ($sdff) from module sim (D = $flatten\picorv32.$eq$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:872$2157_Y, Q = \picorv32.is_beq_bne_blt_bge_bltu_bgeu).
Adding SRST signal on $flatten\picorv32.$procdff$7078 ($dff) from module sim (D = $flatten\picorv32.$reduce_or$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:858$2137_Y, Q = \picorv32.is_lui_auipc_jal_jalr_addi_add_sub, rval = 1'0).
Adding EN signal on $flatten\picorv32.$procdff$7077 ($dff) from module sim (D = $flatten\picorv32.$logic_and$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1107$2390_Y, Q = \picorv32.is_sll_srl_sra).
Adding EN signal on $flatten\picorv32.$procdff$7076 ($dff) from module sim (D = $flatten\picorv32.$eq$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:874$2159_Y, Q = \picorv32.is_sb_sh_sw).
Adding EN signal on $flatten\picorv32.$procdff$7075 ($dff) from module sim (D = $flatten\picorv32.$logic_or$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1098$2379_Y, Q = \picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi).
Adding EN signal on $flatten\picorv32.$procdff$7074 ($dff) from module sim (D = $flatten\picorv32.$logic_and$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1092$2370_Y, Q = \picorv32.is_slli_srli_srai).
Adding EN signal on $flatten\picorv32.$procdff$7073 ($dff) from module sim (D = $flatten\picorv32.$eq$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:873$2158_Y, Q = \picorv32.is_lb_lh_lw_lbu_lhu).
Adding EN signal on $flatten\picorv32.$procdff$7071 ($dff) from module sim (D = 1'0, Q = \picorv32.compressed_instr).
Adding EN signal on $flatten\picorv32.$procdff$7070 ($dff) from module sim (D = { \picorv32.mem_rdata_latched [31] \picorv32.mem_rdata_latched [31] \picorv32.mem_rdata_latched [31] \picorv32.mem_rdata_latched [31] \picorv32.mem_rdata_latched [31] \picorv32.mem_rdata_latched [31] \picorv32.mem_rdata_latched [31] \picorv32.mem_rdata_latched [31] \picorv32.mem_rdata_latched [31] \picorv32.mem_rdata_latched [31] \picorv32.mem_rdata_latched [31] \picorv32.mem_rdata_latched [31] \picorv32.mem_rdata_latched [19:12] \picorv32.mem_rdata_latched [20] \picorv32.mem_rdata_latched [30:21] 1'0 }, Q = \picorv32.decoded_imm_j).
Adding EN signal on $flatten\picorv32.$procdff$7069 ($dff) from module sim (D = $flatten\picorv32.$procmux$5692_Y, Q = \picorv32.decoded_imm).
Adding EN signal on $flatten\picorv32.$procdff$7068 ($dff) from module sim (D = { 1'0 \picorv32.mem_rdata_latched [24:20] }, Q = \picorv32.decoded_rs2).
Adding EN signal on $flatten\picorv32.$procdff$7067 ($dff) from module sim (D = { $flatten\picorv32.$procmux$5456_Y $flatten\picorv32.$procmux$5531_Y }, Q = \picorv32.decoded_rs1).
Adding SRST signal on $auto$ff.cc:298:slice$8568 ($dffe) from module sim (D = { $flatten\picorv32.$procmux$5454_Y \picorv32.mem_rdata_latched [19:15] }, Q = \picorv32.decoded_rs1, rval = 6'100000).
Adding EN signal on $flatten\picorv32.$procdff$7066 ($dff) from module sim (D = { 1'0 \picorv32.mem_rdata_latched [11:7] }, Q = \picorv32.decoded_rd).
Adding EN signal on $flatten\picorv32.$procdff$7065 ($dff) from module sim (D = $flatten\picorv32.$logic_and$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1090$2357_Y, Q = \picorv32.instr_timer).
Adding EN signal on $flatten\picorv32.$procdff$7064 ($dff) from module sim (D = $flatten\picorv32.$logic_and$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:870$2155_Y, Q = \picorv32.instr_waitirq).
Adding EN signal on $flatten\picorv32.$procdff$7063 ($dff) from module sim (D = $flatten\picorv32.$logic_and$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1089$2353_Y, Q = \picorv32.instr_maskirq).
Adding EN signal on $flatten\picorv32.$procdff$7062 ($dff) from module sim (D = $flatten\picorv32.$logic_and$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:869$2151_Y, Q = \picorv32.instr_retirq).
Adding EN signal on $flatten\picorv32.$procdff$7061 ($dff) from module sim (D = $flatten\picorv32.$logic_and$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1088$2348_Y, Q = \picorv32.instr_setq).
Adding EN signal on $flatten\picorv32.$procdff$7060 ($dff) from module sim (D = $flatten\picorv32.$logic_and$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1087$2343_Y, Q = \picorv32.instr_getq).
Adding EN signal on $flatten\picorv32.$procdff$7059 ($dff) from module sim (D = $flatten\picorv32.$logic_and$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1084$2337_Y, Q = \picorv32.instr_ecall_ebreak).
Adding EN signal on $flatten\picorv32.$procdff$7058 ($dff) from module sim (D = $flatten\picorv32.$logic_and$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1082$2330_Y, Q = \picorv32.instr_rdinstrh).
Adding EN signal on $flatten\picorv32.$procdff$7057 ($dff) from module sim (D = $flatten\picorv32.$logic_and$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1081$2326_Y, Q = \picorv32.instr_rdinstr).
Adding EN signal on $flatten\picorv32.$procdff$7056 ($dff) from module sim (D = $flatten\picorv32.$logic_and$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1079$2322_Y, Q = \picorv32.instr_rdcycleh).
Adding EN signal on $flatten\picorv32.$procdff$7055 ($dff) from module sim (D = $flatten\picorv32.$logic_and$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1077$2314_Y, Q = \picorv32.instr_rdcycle).
Adding SRST signal on $flatten\picorv32.$procdff$7054 ($dff) from module sim (D = $flatten\picorv32.$procmux$5802_Y, Q = \picorv32.instr_and, rval = 1'0).
Adding EN signal on sim:picorv32.instr_and_8582 ($sdff) from module sim (D = $flatten\picorv32.$logic_and$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1075$2306_Y, Q = \picorv32.instr_and).
Adding SRST signal on $flatten\picorv32.$procdff$7053 ($dff) from module sim (D = $flatten\picorv32.$procmux$5806_Y, Q = \picorv32.instr_or, rval = 1'0).
Adding EN signal on sim:picorv32.instr_or_8584 ($sdff) from module sim (D = $flatten\picorv32.$logic_and$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1074$2302_Y, Q = \picorv32.instr_or).
Adding SRST signal on $flatten\picorv32.$procdff$7052 ($dff) from module sim (D = $flatten\picorv32.$procmux$5810_Y, Q = \picorv32.instr_sra, rval = 1'0).
Adding EN signal on sim:picorv32.instr_sra_8586 ($sdff) from module sim (D = $flatten\picorv32.$logic_and$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1073$2298_Y, Q = \picorv32.instr_sra).
Adding SRST signal on $flatten\picorv32.$procdff$7051 ($dff) from module sim (D = $flatten\picorv32.$procmux$5814_Y, Q = \picorv32.instr_srl, rval = 1'0).
Adding EN signal on sim:picorv32.instr_srl_8588 ($sdff) from module sim (D = $flatten\picorv32.$logic_and$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1072$2294_Y, Q = \picorv32.instr_srl).
Adding SRST signal on $flatten\picorv32.$procdff$7050 ($dff) from module sim (D = $flatten\picorv32.$procmux$5818_Y, Q = \picorv32.instr_xor, rval = 1'0).
Adding EN signal on sim:picorv32.instr_xor_8590 ($sdff) from module sim (D = $flatten\picorv32.$logic_and$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1071$2290_Y, Q = \picorv32.instr_xor).
Adding SRST signal on $flatten\picorv32.$procdff$7049 ($dff) from module sim (D = $flatten\picorv32.$procmux$5822_Y, Q = \picorv32.instr_sltu, rval = 1'0).
Adding EN signal on sim:picorv32.instr_sltu_8592 ($sdff) from module sim (D = $flatten\picorv32.$logic_and$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1070$2286_Y, Q = \picorv32.instr_sltu).
Adding SRST signal on $flatten\picorv32.$procdff$7048 ($dff) from module sim (D = $flatten\picorv32.$procmux$5826_Y, Q = \picorv32.instr_slt, rval = 1'0).
Adding EN signal on sim:picorv32.instr_slt_8594 ($sdff) from module sim (D = $flatten\picorv32.$logic_and$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1069$2282_Y, Q = \picorv32.instr_slt).
Adding SRST signal on $flatten\picorv32.$procdff$7047 ($dff) from module sim (D = $flatten\picorv32.$procmux$5830_Y, Q = \picorv32.instr_sll, rval = 1'0).
Adding EN signal on sim:picorv32.instr_sll_8596 ($sdff) from module sim (D = $flatten\picorv32.$logic_and$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1068$2278_Y, Q = \picorv32.instr_sll).
Adding SRST signal on $flatten\picorv32.$procdff$7046 ($dff) from module sim (D = $flatten\picorv32.$procmux$5834_Y, Q = \picorv32.instr_sub, rval = 1'0).
Adding EN signal on sim:picorv32.instr_sub_8598 ($sdff) from module sim (D = $flatten\picorv32.$logic_and$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1067$2274_Y, Q = \picorv32.instr_sub).
Adding SRST signal on $flatten\picorv32.$procdff$7045 ($dff) from module sim (D = $flatten\picorv32.$procmux$5838_Y, Q = \picorv32.instr_add, rval = 1'0).
Adding EN signal on sim:picorv32.instr_add_8600 ($sdff) from module sim (D = $flatten\picorv32.$logic_and$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1066$2270_Y, Q = \picorv32.instr_add).
Adding EN signal on $flatten\picorv32.$procdff$7044 ($dff) from module sim (D = $flatten\picorv32.$logic_and$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1064$2266_Y, Q = \picorv32.instr_srai).
Adding EN signal on $flatten\picorv32.$procdff$7043 ($dff) from module sim (D = $flatten\picorv32.$logic_and$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1063$2262_Y, Q = \picorv32.instr_srli).
Adding EN signal on $flatten\picorv32.$procdff$7042 ($dff) from module sim (D = $flatten\picorv32.$logic_and$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1062$2258_Y, Q = \picorv32.instr_slli).
Adding SRST signal on $flatten\picorv32.$procdff$7041 ($dff) from module sim (D = $flatten\picorv32.$procmux$5848_Y, Q = \picorv32.instr_andi, rval = 1'0).
Adding EN signal on sim:picorv32.instr_andi_8605 ($sdff) from module sim (D = $flatten\picorv32.$logic_and$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1060$2254_Y, Q = \picorv32.instr_andi).
Adding SRST signal on $flatten\picorv32.$procdff$7040 ($dff) from module sim (D = $flatten\picorv32.$procmux$5852_Y, Q = \picorv32.instr_ori, rval = 1'0).
Adding EN signal on sim:picorv32.instr_ori_8607 ($sdff) from module sim (D = $flatten\picorv32.$logic_and$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1059$2252_Y, Q = \picorv32.instr_ori).
Adding SRST signal on $flatten\picorv32.$procdff$7039 ($dff) from module sim (D = $flatten\picorv32.$procmux$5856_Y, Q = \picorv32.instr_xori, rval = 1'0).
Adding EN signal on sim:picorv32.instr_xori_8609 ($sdff) from module sim (D = $flatten\picorv32.$logic_and$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1058$2250_Y, Q = \picorv32.instr_xori).
Adding SRST signal on $flatten\picorv32.$procdff$7038 ($dff) from module sim (D = $flatten\picorv32.$procmux$5860_Y, Q = \picorv32.instr_sltiu, rval = 1'0).
Adding EN signal on sim:picorv32.instr_sltiu_8611 ($sdff) from module sim (D = $flatten\picorv32.$logic_and$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1057$2248_Y, Q = \picorv32.instr_sltiu).
Adding SRST signal on $flatten\picorv32.$procdff$7037 ($dff) from module sim (D = $flatten\picorv32.$procmux$5864_Y, Q = \picorv32.instr_slti, rval = 1'0).
Adding EN signal on sim:picorv32.instr_slti_8613 ($sdff) from module sim (D = $flatten\picorv32.$logic_and$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1056$2246_Y, Q = \picorv32.instr_slti).
Adding SRST signal on $flatten\picorv32.$procdff$7036 ($dff) from module sim (D = $flatten\picorv32.$procmux$5868_Y, Q = \picorv32.instr_addi, rval = 1'0).
Adding EN signal on sim:picorv32.instr_addi_8615 ($sdff) from module sim (D = $flatten\picorv32.$logic_and$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1055$2244_Y, Q = \picorv32.instr_addi).
Adding EN signal on $flatten\picorv32.$procdff$7035 ($dff) from module sim (D = $flatten\picorv32.$logic_and$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1053$2242_Y, Q = \picorv32.instr_sw).
Adding EN signal on $flatten\picorv32.$procdff$7034 ($dff) from module sim (D = $flatten\picorv32.$logic_and$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1052$2240_Y, Q = \picorv32.instr_sh).
Adding EN signal on $flatten\picorv32.$procdff$7033 ($dff) from module sim (D = $flatten\picorv32.$logic_and$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1051$2238_Y, Q = \picorv32.instr_sb).
Adding EN signal on $flatten\picorv32.$procdff$7032 ($dff) from module sim (D = $flatten\picorv32.$logic_and$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1049$2236_Y, Q = \picorv32.instr_lhu).
Adding EN signal on $flatten\picorv32.$procdff$7031 ($dff) from module sim (D = $flatten\picorv32.$logic_and$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1048$2234_Y, Q = \picorv32.instr_lbu).
Adding EN signal on $flatten\picorv32.$procdff$7030 ($dff) from module sim (D = $flatten\picorv32.$logic_and$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1047$2232_Y, Q = \picorv32.instr_lw).
Adding EN signal on $flatten\picorv32.$procdff$7029 ($dff) from module sim (D = $flatten\picorv32.$logic_and$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1046$2230_Y, Q = \picorv32.instr_lh).
Adding EN signal on $flatten\picorv32.$procdff$7028 ($dff) from module sim (D = $flatten\picorv32.$logic_and$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1045$2228_Y, Q = \picorv32.instr_lb).
Adding SRST signal on $flatten\picorv32.$procdff$7027 ($dff) from module sim (D = $flatten\picorv32.$procmux$5888_Y, Q = \picorv32.instr_bgeu, rval = 1'0).
Adding EN signal on sim:picorv32.instr_bgeu_8625 ($sdff) from module sim (D = $flatten\picorv32.$logic_and$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1043$2226_Y, Q = \picorv32.instr_bgeu).
Adding SRST signal on $flatten\picorv32.$procdff$7026 ($dff) from module sim (D = $flatten\picorv32.$procmux$5892_Y, Q = \picorv32.instr_bltu, rval = 1'0).
Adding EN signal on sim:picorv32.instr_bltu_8627 ($sdff) from module sim (D = $flatten\picorv32.$logic_and$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1042$2224_Y, Q = \picorv32.instr_bltu).
Adding SRST signal on $flatten\picorv32.$procdff$7025 ($dff) from module sim (D = $flatten\picorv32.$procmux$5896_Y, Q = \picorv32.instr_bge, rval = 1'0).
Adding EN signal on sim:picorv32.instr_bge_8629 ($sdff) from module sim (D = $flatten\picorv32.$logic_and$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1041$2222_Y, Q = \picorv32.instr_bge).
Adding SRST signal on $flatten\picorv32.$procdff$7024 ($dff) from module sim (D = $flatten\picorv32.$procmux$5900_Y, Q = \picorv32.instr_blt, rval = 1'0).
Adding EN signal on sim:picorv32.instr_blt_8631 ($sdff) from module sim (D = $flatten\picorv32.$logic_and$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1040$2220_Y, Q = \picorv32.instr_blt).
Adding SRST signal on $flatten\picorv32.$procdff$7023 ($dff) from module sim (D = $flatten\picorv32.$procmux$5904_Y, Q = \picorv32.instr_bne, rval = 1'0).
Adding EN signal on sim:picorv32.instr_bne_8633 ($sdff) from module sim (D = $flatten\picorv32.$logic_and$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1039$2218_Y, Q = \picorv32.instr_bne).
Adding SRST signal on $flatten\picorv32.$procdff$7022 ($dff) from module sim (D = $flatten\picorv32.$procmux$5908_Y, Q = \picorv32.instr_beq, rval = 1'0).
Adding EN signal on sim:picorv32.instr_beq_8635 ($sdff) from module sim (D = $flatten\picorv32.$logic_and$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1038$2216_Y, Q = \picorv32.instr_beq).
Adding EN signal on $flatten\picorv32.$procdff$7021 ($dff) from module sim (D = $flatten\picorv32.$logic_and$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:868$2148_Y, Q = \picorv32.instr_jalr).
Adding EN signal on $flatten\picorv32.$procdff$7020 ($dff) from module sim (D = $flatten\picorv32.$eq$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:867$2145_Y, Q = \picorv32.instr_jal).
Adding EN signal on $flatten\picorv32.$procdff$7019 ($dff) from module sim (D = $flatten\picorv32.$eq$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:866$2144_Y, Q = \picorv32.instr_auipc).
Adding EN signal on $flatten\picorv32.$procdff$7018 ($dff) from module sim (D = $flatten\picorv32.$eq$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:865$2143_Y, Q = \picorv32.instr_lui).
Adding EN signal on $flatten\picorv32.$procdff$7017 ($dff) from module sim (D = \picorv32.mem_rdata_q, Q = \picorv32.pcpi_insn).
Adding SRST signal on $flatten\picorv32.$procdff$7008 ($dff) from module sim (D = $flatten\picorv32.$procmux$4296_Y, Q = \picorv32.do_waitirq, rval = 1'0).
Adding SRST signal on $flatten\picorv32.$procdff$7006 ($dff) from module sim (D = $flatten\picorv32.$logic_not$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1424$2478_Y, Q = \picorv32.pcpi_timeout, rval = 1'0).
Adding SRST signal on $flatten\picorv32.$procdff$7005 ($dff) from module sim (D = $flatten\picorv32.$procmux$4537_Y, Q = \picorv32.pcpi_timeout_counter, rval = 4'1111).
Adding EN signal on $auto$ff.cc:298:slice$8650 ($sdff) from module sim (D = $auto$wreduce.cc:461:run$8115 [3:0], Q = \picorv32.pcpi_timeout_counter).
Adding EN signal on $flatten\picorv32.$procdff$7003 ($dff) from module sim (D = $flatten\picorv32.$procmux$4552_Y [4:0], Q = \picorv32.latched_rd [4:0]).
Adding EN signal on $flatten\picorv32.$procdff$7003 ($dff) from module sim (D = $flatten\picorv32.$procmux$4552_Y [5], Q = \picorv32.latched_rd [5]).
Adding SRST signal on $flatten\picorv32.$procdff$7002 ($dff) from module sim (D = $flatten\picorv32.$procmux$4578_Y, Q = \picorv32.latched_is_lb, rval = 1'0).
Adding EN signal on sim:picorv32.latched_is_lb_8676 ($sdff) from module sim (D = $flatten\picorv32.$procmux$4578_Y, Q = \picorv32.latched_is_lb).
Adding SRST signal on $flatten\picorv32.$procdff$7001 ($dff) from module sim (D = $flatten\picorv32.$procmux$4591_Y, Q = \picorv32.latched_is_lh, rval = 1'0).
Adding EN signal on sim:picorv32.latched_is_lh_8686 ($sdff) from module sim (D = $flatten\picorv32.$procmux$4591_Y, Q = \picorv32.latched_is_lh).
Adding SRST signal on $flatten\picorv32.$procdff$7000 ($dff) from module sim (D = $flatten\picorv32.$procmux$4604_Y, Q = \picorv32.latched_is_lu, rval = 1'0).
Adding EN signal on sim:picorv32.latched_is_lu_8696 ($sdff) from module sim (D = $flatten\picorv32.$procmux$4604_Y, Q = \picorv32.latched_is_lu).
Adding EN signal on $flatten\picorv32.$procdff$6998 ($dff) from module sim (D = \picorv32.compressed_instr, Q = \picorv32.latched_compr).
Adding SRST signal on $flatten\picorv32.$procdff$6997 ($dff) from module sim (D = $flatten\picorv32.$procmux$4649_Y, Q = \picorv32.latched_branch, rval = 1'0).
Adding EN signal on sim:picorv32.latched_branch_8713 ($sdff) from module sim (D = $flatten\picorv32.$procmux$4649_Y, Q = \picorv32.latched_branch).
Adding SRST signal on $flatten\picorv32.$procdff$6996 ($dff) from module sim (D = $flatten\picorv32.$procmux$4685_Y, Q = \picorv32.latched_stalu, rval = 1'0).
Adding EN signal on sim:picorv32.latched_stalu_8721 ($sdff) from module sim (D = $flatten\picorv32.$procmux$4685_Y, Q = \picorv32.latched_stalu).
Adding SRST signal on $flatten\picorv32.$procdff$6995 ($dff) from module sim (D = $flatten\picorv32.$procmux$4692_Y, Q = \picorv32.latched_store, rval = 1'0).
Adding EN signal on sim:picorv32.latched_store_8729 ($sdff) from module sim (D = $flatten\picorv32.$procmux$4692_Y, Q = \picorv32.latched_store).
Adding SRST signal on $flatten\picorv32.$procdff$6991 ($dff) from module sim (D = $flatten\picorv32.$procmux$4750_Y, Q = \picorv32.irq_state, rval = 2'00).
Adding EN signal on $auto$ff.cc:298:slice$8739 ($sdff) from module sim (D = $flatten\picorv32.$ternary$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1535$2523_Y, Q = \picorv32.irq_state).
Adding SRST signal on $flatten\picorv32.$procdff$6984 ($dff) from module sim (D = $flatten\picorv32.$procmux$4310_Y, Q = \picorv32.decoder_pseudo_trigger, rval = 1'0).
Adding SRST signal on $flatten\picorv32.$procdff$6981 ($dff) from module sim (D = $flatten\picorv32.$procmux$4962_Y, Q = \picorv32.mem_do_wdata, rval = 1'1).
Adding EN signal on sim:picorv32.mem_do_wdata_8750 ($sdff) from module sim (D = 1'0, Q = \picorv32.mem_do_wdata).
Adding SRST signal on $flatten\picorv32.$procdff$6980 ($dff) from module sim (D = $flatten\picorv32.$procmux$4966_Y, Q = \picorv32.mem_do_rdata, rval = 1'1).
Adding EN signal on sim:picorv32.mem_do_rdata_8752 ($sdff) from module sim (D = 1'0, Q = \picorv32.mem_do_rdata).
Adding SRST signal on $flatten\picorv32.$procdff$6979 ($dff) from module sim (D = $flatten\picorv32.$procmux$5040_Y, Q = \picorv32.mem_do_rinst, rval = 1'1).
Adding EN signal on sim:picorv32.mem_do_rinst_8754 ($sdff) from module sim (D = $flatten\picorv32.$procmux$5040_Y, Q = \picorv32.mem_do_rinst).
Adding SRST signal on $flatten\picorv32.$procdff$6978 ($dff) from module sim (D = $flatten\picorv32.$procmux$5065_Y, Q = \picorv32.mem_do_prefetch, rval = 1'0).
Adding EN signal on sim:picorv32.mem_do_prefetch_8770 ($sdff) from module sim (D = $flatten\picorv32.$logic_and$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1568$2537_Y, Q = \picorv32.mem_do_prefetch).
Adding SRST signal on $flatten\picorv32.$procdff$6976 ($dff) from module sim (D = $flatten\picorv32.$procmux$5113_Y, Q = \picorv32.timer, rval = 0).
Adding SRST signal on $flatten\picorv32.$procdff$6974 ($dff) from module sim (D = $flatten\picorv32.$procmux$5131_Y, Q = \picorv32.irq_mask, rval = 32'11111111111111111111111111111111).
Adding EN signal on $auto$ff.cc:298:slice$8783 ($sdff) from module sim (D = \picorv32.cpuregs_rs1, Q = \picorv32.irq_mask).
Adding SRST signal on $flatten\picorv32.$procdff$6973 ($dff) from module sim (D = $flatten\picorv32.$procmux$5150_Y, Q = \picorv32.irq_active, rval = 1'0).
Adding EN signal on sim:picorv32.irq_active_8787 ($sdff) from module sim (D = $flatten\picorv32.$procmux$5150_Y, Q = \picorv32.irq_active).
Adding SRST signal on $flatten\picorv32.$procdff$6972 ($dff) from module sim (D = $flatten\picorv32.$procmux$5175_Y, Q = \picorv32.irq_delay, rval = 1'0).
Adding EN signal on sim:picorv32.irq_delay_8797 ($sdff) from module sim (D = \picorv32.irq_active, Q = \picorv32.irq_delay).
Adding EN signal on $flatten\picorv32.$procdff$6969 ($dff) from module sim (D = $flatten\picorv32.$procmux$5188_Y, Q = \picorv32.reg_op2).
Adding EN signal on $flatten\picorv32.$procdff$6968 ($dff) from module sim (D = $flatten\picorv32.$procmux$5210_Y [31], Q = \picorv32.reg_op1 [31]).
Adding EN signal on $flatten\picorv32.$procdff$6968 ($dff) from module sim (D = $flatten\picorv32.$procmux$5210_Y [30:0], Q = \picorv32.reg_op1 [30:0]).
Adding SRST signal on $flatten\picorv32.$procdff$6967 ($dff) from module sim (D = $flatten\picorv32.$procmux$5273_Y, Q = \picorv32.reg_next_pc, rval = 0).
Adding EN signal on $auto$ff.cc:298:slice$8856 ($sdff) from module sim (D = $flatten\picorv32.$procmux$5271_Y, Q = \picorv32.reg_next_pc).
Adding SRST signal on $flatten\picorv32.$procdff$6966 ($dff) from module sim (D = $flatten\picorv32.$procmux$5285_Y, Q = \picorv32.reg_pc, rval = 0).
Adding EN signal on $auto$ff.cc:298:slice$8858 ($sdff) from module sim (D = $flatten\picorv32.$3\current_pc[31:0], Q = \picorv32.reg_pc).
Adding SRST signal on $flatten\picorv32.$procdff$6965 ($dff) from module sim (D = $flatten\picorv32.$procmux$5305_Y, Q = \picorv32.count_instr, rval = 64'0000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:298:slice$8860 ($sdff) from module sim (D = $flatten\picorv32.$add$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1559$2533_Y, Q = \picorv32.count_instr).
Adding SRST signal on $flatten\picorv32.$procdff$6964 ($dff) from module sim (D = $flatten\picorv32.$add$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1428$2479_Y, Q = \picorv32.count_cycle, rval = 64'0000000000000000000000000000000000000000000000000000000000000000).
Adding SRST signal on $flatten\picorv32.$procdff$6960 ($dff) from module sim (D = $flatten\picorv32.$procmux$5349_Y, Q = \picorv32.pcpi_valid, rval = 1'0).
Adding EN signal on sim:picorv32.pcpi_valid_8869 ($sdff) from module sim (D = $flatten\picorv32.$procmux$5345_Y, Q = \picorv32.pcpi_valid).
Adding SRST signal on $flatten\picorv32.$procdff$6959 ($dff) from module sim (D = $flatten\picorv32.$procmux$4531_Y, Q = \picorv32.trap, rval = 1'0).
Setting constant 0-bit at position 46 on $auto$ff.cc:298:slice$8501 ($dffe) from module sim.
Setting constant 0-bit at position 47 on $auto$ff.cc:298:slice$8501 ($dffe) from module sim.
Setting constant 0-bit at position 48 on $auto$ff.cc:298:slice$8501 ($dffe) from module sim.
Setting constant 0-bit at position 5 on $auto$ff.cc:298:slice$8570 ($dffe) from module sim.
Setting constant 0-bit at position 5 on $auto$ff.cc:298:slice$8567 ($dffe) from module sim.
Setting constant 0-bit at position 0 on $auto$ff.cc:298:slice$8565 ($dffe) from module sim.
Setting constant 0-bit at position 0 on sim:picorv32.compressed_instr_8564 ($dffe) from module sim.
[#visit=365, #solve=0, #remove=7, time=0.05 sec.]

5.71. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sim..
Removed 379 unused cells and 408 unused wires.
<suppressed ~381 debug messages>

5.72. Executing OPT_EXPR pass (perform const folding).
Optimizing module sim.
<suppressed ~57 debug messages>

5.73. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \sim..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~246 debug messages>

5.74. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \sim.
Performed a total of 0 changes.

5.75. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sim'.
<suppressed ~156 debug messages>
Removed a total of 52 cells.

5.76. Executing OPT_SHARE pass.

5.77. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on sim:picorv32.latched_compr_8706 ($dffe) from module sim.
[#visit=364, #solve=0, #remove=1, time=0.05 sec.]

5.78. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sim..
Removed 1 unused cells and 54 unused wires.
<suppressed ~2 debug messages>

5.79. Executing OPT_EXPR pass (perform const folding).
Optimizing module sim.
<suppressed ~2 debug messages>

5.80. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \sim..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~247 debug messages>

5.81. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \sim.
Performed a total of 0 changes.

5.82. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sim'.
Removed a total of 0 cells.

5.83. Executing OPT_SHARE pass.

5.84. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=363, #solve=0, #remove=0, time=0.05 sec.]

5.85. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sim..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

5.86. Executing OPT_EXPR pass (perform const folding).
Optimizing module sim.

RUN-OPT ITERATIONS DONE : 3

5.87. Executing OPT_EXPR pass (perform const folding).
Optimizing module sim.

5.88. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sim'.
Removed a total of 0 cells.

5.89. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \sim..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~247 debug messages>

5.90. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \sim.
Performed a total of 0 changes.

5.91. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sim'.
Removed a total of 0 cells.

5.92. Executing OPT_SHARE pass.

5.93. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=363, #solve=0, #remove=0, time=0.05 sec.]

5.94. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sim..

5.95. Executing OPT_EXPR pass (perform const folding).
Optimizing module sim.

RUN-OPT ITERATIONS DONE : 1

5.96. Executing OPT_EXPR pass (perform const folding).
Optimizing module sim.

5.97. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sim'.
Removed a total of 0 cells.

5.98. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \sim..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~247 debug messages>

5.99. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \sim.
Performed a total of 0 changes.

5.100. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sim'.
Removed a total of 0 cells.

5.101. Executing OPT_SHARE pass.

5.102. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=363, #solve=0, #remove=0, time=0.05 sec.]

5.103. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$ff.cc:298:slice$8133 ($dff) from module sim.
Setting constant 0-bit at position 1 on $auto$ff.cc:298:slice$8133 ($dff) from module sim.
Setting constant 0-bit at position 2 on $auto$ff.cc:298:slice$8133 ($dff) from module sim.
Setting constant 0-bit at position 3 on $auto$ff.cc:298:slice$8133 ($dff) from module sim.
Setting constant 0-bit at position 4 on $auto$ff.cc:298:slice$8133 ($dff) from module sim.
Setting constant 0-bit at position 5 on $auto$ff.cc:298:slice$8133 ($dff) from module sim.
Setting constant 0-bit at position 6 on $auto$ff.cc:298:slice$8133 ($dff) from module sim.
Setting constant 0-bit at position 7 on $auto$ff.cc:298:slice$8133 ($dff) from module sim.
Setting constant 0-bit at position 8 on $auto$ff.cc:298:slice$8133 ($dff) from module sim.
Setting constant 0-bit at position 9 on $auto$ff.cc:298:slice$8133 ($dff) from module sim.
Setting constant 0-bit at position 10 on $auto$ff.cc:298:slice$8133 ($dff) from module sim.
Setting constant 0-bit at position 11 on $auto$ff.cc:298:slice$8133 ($dff) from module sim.
Setting constant 0-bit at position 12 on $auto$ff.cc:298:slice$8133 ($dff) from module sim.
Setting constant 0-bit at position 13 on $auto$ff.cc:298:slice$8133 ($dff) from module sim.
Setting constant 0-bit at position 14 on $auto$ff.cc:298:slice$8133 ($dff) from module sim.
Setting constant 0-bit at position 15 on $auto$ff.cc:298:slice$8133 ($dff) from module sim.
Setting constant 0-bit at position 16 on $auto$ff.cc:298:slice$8133 ($dff) from module sim.
Setting constant 0-bit at position 17 on $auto$ff.cc:298:slice$8133 ($dff) from module sim.
Setting constant 0-bit at position 18 on $auto$ff.cc:298:slice$8133 ($dff) from module sim.
Setting constant 0-bit at position 19 on $auto$ff.cc:298:slice$8133 ($dff) from module sim.
Setting constant 0-bit at position 20 on $auto$ff.cc:298:slice$8133 ($dff) from module sim.
Setting constant 0-bit at position 21 on $auto$ff.cc:298:slice$8133 ($dff) from module sim.
Setting constant 0-bit at position 22 on $auto$ff.cc:298:slice$8133 ($dff) from module sim.
Setting constant 0-bit at position 23 on $auto$ff.cc:298:slice$8133 ($dff) from module sim.
Setting constant 0-bit at position 0 on $auto$ff.cc:298:slice$8137 ($dff) from module sim.
Setting constant 0-bit at position 1 on $auto$ff.cc:298:slice$8137 ($dff) from module sim.
Setting constant 0-bit at position 2 on $auto$ff.cc:298:slice$8137 ($dff) from module sim.
Setting constant 0-bit at position 3 on $auto$ff.cc:298:slice$8137 ($dff) from module sim.
Setting constant 0-bit at position 4 on $auto$ff.cc:298:slice$8137 ($dff) from module sim.
Setting constant 0-bit at position 5 on $auto$ff.cc:298:slice$8137 ($dff) from module sim.
Setting constant 0-bit at position 6 on $auto$ff.cc:298:slice$8137 ($dff) from module sim.
Setting constant 0-bit at position 7 on $auto$ff.cc:298:slice$8137 ($dff) from module sim.
Setting constant 0-bit at position 8 on $auto$ff.cc:298:slice$8137 ($dff) from module sim.
Setting constant 0-bit at position 9 on $auto$ff.cc:298:slice$8137 ($dff) from module sim.
Setting constant 0-bit at position 10 on $auto$ff.cc:298:slice$8137 ($dff) from module sim.
Setting constant 0-bit at position 11 on $auto$ff.cc:298:slice$8137 ($dff) from module sim.
Setting constant 0-bit at position 12 on $auto$ff.cc:298:slice$8137 ($dff) from module sim.
Setting constant 0-bit at position 13 on $auto$ff.cc:298:slice$8137 ($dff) from module sim.
Setting constant 0-bit at position 14 on $auto$ff.cc:298:slice$8137 ($dff) from module sim.
Setting constant 0-bit at position 15 on $auto$ff.cc:298:slice$8137 ($dff) from module sim.
Setting constant 0-bit at position 16 on $auto$ff.cc:298:slice$8137 ($dff) from module sim.
Setting constant 0-bit at position 17 on $auto$ff.cc:298:slice$8137 ($dff) from module sim.
Setting constant 0-bit at position 18 on $auto$ff.cc:298:slice$8137 ($dff) from module sim.
Setting constant 0-bit at position 19 on $auto$ff.cc:298:slice$8137 ($dff) from module sim.
Setting constant 0-bit at position 20 on $auto$ff.cc:298:slice$8137 ($dff) from module sim.
Setting constant 0-bit at position 21 on $auto$ff.cc:298:slice$8137 ($dff) from module sim.
Setting constant 0-bit at position 22 on $auto$ff.cc:298:slice$8137 ($dff) from module sim.
Setting constant 0-bit at position 23 on $auto$ff.cc:298:slice$8137 ($dff) from module sim.
Setting constant 0-bit at position 24 on $auto$ff.cc:298:slice$8137 ($dff) from module sim.
Setting constant 0-bit at position 25 on $auto$ff.cc:298:slice$8137 ($dff) from module sim.
Setting constant 0-bit at position 26 on $auto$ff.cc:298:slice$8137 ($dff) from module sim.
Setting constant 0-bit at position 27 on $auto$ff.cc:298:slice$8137 ($dff) from module sim.
Setting constant 0-bit at position 28 on $auto$ff.cc:298:slice$8137 ($dff) from module sim.
[#visit=363, #solve=1248, #remove=53, time=2.22 sec.]

5.104. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sim..
Removed 2 unused cells and 2 unused wires.
<suppressed ~3 debug messages>

5.105. Executing OPT_EXPR pass (perform const folding).
Optimizing module sim.

RUN-OPT ITERATIONS DONE : 1

5.106. Executing WREDUCE pass (reducing word size of cells).
Removed top 29 bits (of 32) from port B of cell sim.$or$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2379$1396 ($or).
Removed top 24 bits (of 32) from port B of cell sim.$or$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2379$1398 ($or).
Removed top 2 bits (of 5) from port B of cell sim.$flatten\picorv32.$sub$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1837$2595 ($sub).
Removed top 3 bits (of 4) from port B of cell sim.$flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:2260$744 ($add).
Removed top 1 bits (of 7) from mux cell sim.$flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3671 ($mux).
Removed cell sim.$flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3677 ($mux).
Removed top 1 bits (of 64) from mux cell sim.$flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3701 ($mux).
Removed top 1 bits (of 2) from port B of cell sim.$auto$opt_dff.cc:196:make_patterns_logic$8826 ($ne).
Removed top 1 bits (of 4) from port B of cell sim.$auto$opt_dff.cc:196:make_patterns_logic$8820 ($ne).
Removed top 2 bits (of 4) from port B of cell sim.$auto$opt_dff.cc:196:make_patterns_logic$8818 ($ne).
Removed top 1 bits (of 6) from port B of cell sim.$auto$opt_dff.cc:196:make_patterns_logic$8816 ($ne).
Removed top 5 bits (of 6) from port B of cell sim.$auto$opt_dff.cc:196:make_patterns_logic$8814 ($ne).
Removed top 1 bits (of 2) from port B of cell sim.$auto$opt_dff.cc:196:make_patterns_logic$8792 ($ne).
Removed top 2 bits (of 5) from port B of cell sim.$auto$opt_dff.cc:196:make_patterns_logic$8763 ($ne).
Removed top 2 bits (of 4) from port B of cell sim.$auto$opt_dff.cc:196:make_patterns_logic$8761 ($ne).
Removed top 4 bits (of 8) from port B of cell sim.$auto$opt_dff.cc:196:make_patterns_logic$8759 ($ne).
Removed top 2 bits (of 3) from port B of cell sim.$auto$opt_dff.cc:196:make_patterns_logic$8734 ($ne).
Removed top 1 bits (of 2) from port B of cell sim.$auto$opt_dff.cc:196:make_patterns_logic$8718 ($ne).
Removed top 1 bits (of 2) from port B of cell sim.$auto$opt_dff.cc:196:make_patterns_logic$8683 ($ne).
Removed top 1 bits (of 2) from port B of cell sim.$auto$opt_dff.cc:196:make_patterns_logic$8660 ($ne).
Removed top 1 bits (of 2) from port B of cell sim.$auto$opt_dff.cc:196:make_patterns_logic$8656 ($ne).
Removed top 1 bits (of 2) from port B of cell sim.$auto$opt_dff.cc:196:make_patterns_logic$8526 ($ne).
Removed top 1 bits (of 3) from port B of cell sim.$auto$opt_dff.cc:196:make_patterns_logic$8522 ($ne).
Removed top 1 bits (of 3) from port B of cell sim.$auto$opt_dff.cc:196:make_patterns_logic$8518 ($ne).
Removed top 1 bits (of 3) from port B of cell sim.$auto$opt_dff.cc:196:make_patterns_logic$8516 ($ne).
Removed top 1 bits (of 2) from port B of cell sim.$auto$opt_dff.cc:196:make_patterns_logic$8451 ($ne).
Removed top 2 bits (of 10) from FF cell sim.$auto$ff.cc:298:slice$8435 ($dffe).
Removed top 2 bits (of 10) from FF cell sim.$auto$ff.cc:298:slice$8434 ($dffe).
Removed top 3 bits (of 4) from port B of cell sim.$auto$opt_dff.cc:196:make_patterns_logic$8765 ($ne).
Removed top 1 bits (of 64) from mux cell sim.$flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3699 ($mux).
Removed top 28 bits (of 32) from wire sim.$auto$wreduce.cc:461:run$8115.
Removed top 1 bits (of 5) from wire sim.$auto$wreduce.cc:461:run$8118.
Removed top 25 bits (of 32) from wire sim.$auto$wreduce.cc:461:run$8120.
Removed top 26 bits (of 32) from wire sim.$auto$wreduce.cc:461:run$8121.
Removed top 32 bits (of 64) from wire sim.$auto$wreduce.cc:461:run$8122.
Removed top 31 bits (of 63) from wire sim.$auto$wreduce.cc:461:run$8124.
Removed top 24 bits (of 32) from wire sim.$auto$wreduce.cc:461:run$8125.
Removed top 29 bits (of 32) from wire sim.$auto$wreduce.cc:461:run$8126.
Removed top 1 bits (of 7) from wire sim.$flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3671_Y.
Removed top 1 bits (of 64) from wire sim.$flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3699_Y.
Removed top 1 bits (of 64) from wire sim.$flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3701_Y.

5.107. Executing PEEPOPT pass (run peephole optimizers).

5.108. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sim..
Removed 0 unused cells and 24 unused wires.
<suppressed ~13 debug messages>

5.109. Executing DEMUXMAP pass.

5.110. Executing SPLITNETS pass (splitting up multi-bit signals).

5.111. Printing statistics.

=== sim ===

   Number of wires:               2322
   Number of wire bits:          12319
   Number of public wires:         970
   Number of public wire bits:    6685
   Number of memories:               6
   Number of memory bits:       224872
   Number of processes:              0
   Number of cells:               1918
     $add                           46
     $and                          336
     $dff                           85
     $dffe                          59
     $eq                           228
     $ge                             1
     $le                             1
     $logic_and                    114
     $logic_not                     47
     $logic_or                      28
     $lt                             2
     $meminit                        2
     $memrd_v2                       7
     $memwr_v2                       7
     $mux                          366
     $ne                            36
     $neg                            4
     $not                           53
     $or                            48
     $pmux                          48
     $reduce_and                    28
     $reduce_bool                   58
     $reduce_or                     53
     $sdff                         102
     $sdffce                         9
     $sdffe                        106
     $shl                            1
     $sub                           10
     $xor                           33

5.112. Executing RS_DSP_MULTADD pass.

5.113. Executing WREDUCE pass (reducing word size of cells).

5.114. Executing RS_DSP_MACC pass.
Warning: The synchronous register element Generic DFF $auto$ff.cc:298:slice$8426 (type: $sdffe) cannot be merged in RS_DSP due to architectural limitations. Please address this issue in the RTL at line "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489.1-3267.4"
Warning: The synchronous register element Generic DFF $auto$ff.cc:298:slice$8395 (type: $sdffe) cannot be merged in RS_DSP due to architectural limitations. Please address this issue in the RTL at line "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489.1-3267.4"
Warning: The synchronous register element Generic DFF $auto$ff.cc:298:slice$8393 (type: $sdffe) cannot be merged in RS_DSP due to architectural limitations. Please address this issue in the RTL at line "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489.1-3267.4"
Warning: The synchronous register element Generic DFF $auto$ff.cc:298:slice$8379 (type: $sdffe) cannot be merged in RS_DSP due to architectural limitations. Please address this issue in the RTL at line "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489.1-3267.4"
Warning: The synchronous register element Generic DFF $auto$ff.cc:298:slice$8377 (type: $sdffe) cannot be merged in RS_DSP due to architectural limitations. Please address this issue in the RTL at line "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489.1-3267.4"
Warning: The synchronous register element Generic DFF $auto$ff.cc:298:slice$8868 (type: $sdff) cannot be merged in RS_DSP due to architectural limitations. Please address this issue in the RTL at line "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:3393.3-3419.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1397.2-1970.5"
Warning: The synchronous register element Generic DFF $auto$ff.cc:298:slice$8861 (type: $sdffe) cannot be merged in RS_DSP due to architectural limitations. Please address this issue in the RTL at line "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:3393.3-3419.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1397.2-1970.5"
Warning: The synchronous register element Generic DFF $auto$ff.cc:298:slice$8651 (type: $sdffe) cannot be merged in RS_DSP due to architectural limitations. Please address this issue in the RTL at line "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:3393.3-3419.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1397.2-1970.5"
Warning: The synchronous register element Generic DFF $auto$ff.cc:298:slice$8145 (type: $sdffe) cannot be merged in RS_DSP due to architectural limitations. Please address this issue in the RTL at line "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2489.1-3267.4"

5.115. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sim..

5.116. Executing TECHMAP pass (map to technology primitives).

5.116.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

5.116.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

5.117. Printing statistics.

=== sim ===

   Number of wires:               2322
   Number of wire bits:          12319
   Number of public wires:         970
   Number of public wire bits:    6685
   Number of memories:               6
   Number of memory bits:       224872
   Number of processes:              0
   Number of cells:               1918
     $add                           46
     $and                          336
     $dff                           85
     $dffe                          59
     $eq                           228
     $ge                             1
     $le                             1
     $logic_and                    114
     $logic_not                     47
     $logic_or                      28
     $lt                             2
     $meminit                        2
     $memrd_v2                       7
     $memwr_v2                       7
     $mux                          366
     $ne                            36
     $neg                            4
     $not                           53
     $or                            48
     $pmux                          48
     $reduce_and                    28
     $reduce_bool                   58
     $reduce_or                     53
     $sdff                         102
     $sdffce                         9
     $sdffe                        106
     $shl                            1
     $sub                           10
     $xor                           33

5.118. Executing TECHMAP pass (map to technology primitives).

5.118.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

5.118.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

5.119. Printing statistics.

=== sim ===

   Number of wires:               2322
   Number of wire bits:          12319
   Number of public wires:         970
   Number of public wire bits:    6685
   Number of memories:               6
   Number of memory bits:       224872
   Number of processes:              0
   Number of cells:               1918
     $add                           46
     $and                          336
     $dff                           85
     $dffe                          59
     $eq                           228
     $ge                             1
     $le                             1
     $logic_and                    114
     $logic_not                     47
     $logic_or                      28
     $lt                             2
     $meminit                        2
     $memrd_v2                       7
     $memwr_v2                       7
     $mux                          366
     $ne                            36
     $neg                            4
     $not                           53
     $or                            48
     $pmux                          48
     $reduce_and                    28
     $reduce_bool                   58
     $reduce_or                     53
     $sdff                         102
     $sdffce                         9
     $sdffe                        106
     $shl                            1
     $sub                           10
     $xor                           33

5.120. Executing TECHMAP pass (map to technology primitives).

5.120.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/mul2dsp.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

5.120.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

5.121. Executing TECHMAP pass (map to technology primitives).

5.121.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/mul2dsp.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

5.121.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

5.122. Executing TECHMAP pass (map to technology primitives).

5.122.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v' to AST representation.
Generating RTLIL representation for module `\$__RS_MUL20X18'.
Generating RTLIL representation for module `\$__RS_MUL10X9'.
Successfully finished Verilog frontend.

5.122.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

5.123. Executing RS_DSP_SIMD pass.

5.124. Executing TECHMAP pass (map to technology primitives).

5.124.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_final_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_final_map.v' to AST representation.
Generating RTLIL representation for module `\dsp_t1_20x18x64_cfg_ports'.
Generating RTLIL representation for module `\dsp_t1_10x9x32_cfg_params'.
Successfully finished Verilog frontend.

5.124.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

5.125. Executing TECHMAP pass (map to technology primitives).

5.125.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v' to AST representation.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC'.
Generating RTLIL representation for module `\RS_DSPX2_MULT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3'.
Successfully finished Verilog frontend.

5.125.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~15 debug messages>

5.126. Executing rs_pack_dsp_regs pass.

5.127. Executing RS_DSP_IO_REGS pass.

5.128. Executing TECHMAP pass (map to technology primitives).

5.128.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp38_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp38_map.v' to AST representation.
Generating RTLIL representation for module `\RS_DSP_MULTACC'.
Generating RTLIL representation for module `\RS_DSP_MULT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN_REGOUT'.
Successfully finished Verilog frontend.

5.128.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~14 debug messages>

5.129. Executing TECHMAP pass (map to technology primitives).

5.129.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v' to AST representation.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC'.
Generating RTLIL representation for module `\RS_DSPX2_MULT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3'.
Successfully finished Verilog frontend.

5.129.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~15 debug messages>

5.130. Printing statistics.

=== sim ===

   Number of wires:               2322
   Number of wire bits:          12319
   Number of public wires:         970
   Number of public wire bits:    6685
   Number of memories:               6
   Number of memory bits:       224872
   Number of processes:              0
   Number of cells:               1918
     $add                           46
     $and                          336
     $dff                           85
     $dffe                          59
     $eq                           228
     $ge                             1
     $le                             1
     $logic_and                    114
     $logic_not                     47
     $logic_or                      28
     $lt                             2
     $meminit                        2
     $memrd_v2                       7
     $memwr_v2                       7
     $mux                          366
     $ne                            36
     $neg                            4
     $not                           53
     $or                            48
     $pmux                          48
     $reduce_and                    28
     $reduce_bool                   58
     $reduce_or                     53
     $sdff                         102
     $sdffce                         9
     $sdffe                        106
     $shl                            1
     $sub                           10
     $xor                           33

5.131. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module sim:
  creating $macc model for $add$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2492$1412 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2525$1426 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2528$1427 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2532$1432 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2547$1437 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2550$1438 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2554$1443 ($add).
  creating $macc model for $auto$opt_share.cc:199:merge_operators$7175 ($neg).
  creating $macc model for $flatten\picorv32.$add$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1312$2438 ($add).
  creating $macc model for $flatten\picorv32.$add$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1428$2479 ($add).
  creating $macc model for $flatten\picorv32.$add$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1547$2530 ($add).
  creating $macc model for $flatten\picorv32.$add$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1559$2533 ($add).
  creating $macc model for $flatten\picorv32.$add$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1564$2534 ($add).
  creating $macc model for $flatten\picorv32.$add$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1801$2581 ($add).
  creating $macc model for $flatten\picorv32.$add$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1864$2606 ($add).
  creating $macc model for $flatten\picorv32.$sub$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1235$2654 ($sub).
  creating $macc model for $flatten\picorv32.$sub$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1421$2477 ($sub).
  creating $macc model for $flatten\picorv32.$sub$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1438$2484 ($sub).
  creating $macc model for $flatten\picorv32.$sub$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1837$2595 ($sub).
  creating $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:2260$714 ($add).
  creating $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:2260$715 ($add).
  creating $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:2260$716 ($add).
  creating $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:2260$717 ($add).
  creating $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:2260$718 ($add).
  creating $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:2260$719 ($add).
  creating $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:2260$720 ($add).
  creating $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:2260$721 ($add).
  creating $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:2260$722 ($add).
  creating $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:2260$723 ($add).
  creating $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:2260$724 ($add).
  creating $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:2260$725 ($add).
  creating $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:2260$726 ($add).
  creating $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:2260$727 ($add).
  creating $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:2260$728 ($add).
  creating $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:2260$729 ($add).
  creating $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:2260$730 ($add).
  creating $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:2260$731 ($add).
  creating $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:2260$732 ($add).
  creating $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:2260$733 ($add).
  creating $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:2260$734 ($add).
  creating $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:2260$735 ($add).
  creating $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:2260$736 ($add).
  creating $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:2260$737 ($add).
  creating $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:2260$738 ($add).
  creating $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:2260$739 ($add).
  creating $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:2260$740 ($add).
  creating $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:2260$741 ($add).
  creating $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:2260$742 ($add).
  creating $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:2260$743 ($add).
  creating $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:2260$744 ($add).
  creating $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:2260$745 ($add).
  creating $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$sub$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:2294$753 ($sub).
  creating $macc model for $flatten\picorv32.\genblk2.pcpi_div.$neg$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:2469$796 ($neg).
  creating $macc model for $flatten\picorv32.\genblk2.pcpi_div.$neg$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:2488$814 ($neg).
  creating $macc model for $flatten\picorv32.\genblk2.pcpi_div.$neg$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:2490$816 ($neg).
  creating $macc model for $flatten\picorv32.\genblk2.pcpi_div.$sub$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:2494$819 ($sub).
  creating $macc model for $sub$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2536$1433 ($sub).
  creating $macc model for $sub$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2558$1444 ($sub).
  creating $macc model for $sub$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2565$1446 ($sub).
  creating $macc model for $sub$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2840$1514 ($sub).
  merging $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:2260$744 into $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:2260$745.
  merging $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:2260$742 into $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:2260$743.
  merging $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:2260$740 into $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:2260$741.
  merging $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:2260$738 into $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:2260$739.
  merging $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:2260$736 into $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:2260$737.
  merging $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:2260$734 into $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:2260$735.
  merging $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:2260$732 into $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:2260$733.
  merging $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:2260$730 into $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:2260$731.
  merging $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:2260$728 into $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:2260$729.
  merging $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:2260$726 into $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:2260$727.
  merging $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:2260$724 into $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:2260$725.
  merging $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:2260$722 into $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:2260$723.
  merging $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:2260$720 into $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:2260$721.
  merging $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:2260$718 into $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:2260$719.
  merging $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:2260$716 into $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:2260$717.
  merging $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:2260$714 into $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:2260$715.
  creating $alu model for $macc $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:2260$745.
  creating $alu model for $macc $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$sub$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:2294$753.
  creating $alu model for $macc $flatten\picorv32.\genblk2.pcpi_div.$neg$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:2469$796.
  creating $alu model for $macc $flatten\picorv32.\genblk2.pcpi_div.$neg$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:2488$814.
  creating $alu model for $macc $flatten\picorv32.\genblk2.pcpi_div.$neg$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:2490$816.
  creating $alu model for $macc $flatten\picorv32.\genblk2.pcpi_div.$sub$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:2494$819.
  creating $alu model for $macc $sub$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2536$1433.
  creating $alu model for $macc $sub$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2558$1444.
  creating $alu model for $macc $sub$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2565$1446.
  creating $alu model for $macc $sub$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2840$1514.
  creating $alu model for $macc $flatten\picorv32.$sub$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1837$2595.
  creating $alu model for $macc $flatten\picorv32.$sub$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1438$2484.
  creating $alu model for $macc $flatten\picorv32.$sub$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1421$2477.
  creating $alu model for $macc $flatten\picorv32.$sub$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1235$2654.
  creating $alu model for $macc $flatten\picorv32.$add$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1864$2606.
  creating $alu model for $macc $flatten\picorv32.$add$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1801$2581.
  creating $alu model for $macc $flatten\picorv32.$add$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1564$2534.
  creating $alu model for $macc $flatten\picorv32.$add$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1559$2533.
  creating $alu model for $macc $flatten\picorv32.$add$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1547$2530.
  creating $alu model for $macc $flatten\picorv32.$add$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1428$2479.
  creating $alu model for $macc $flatten\picorv32.$add$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1312$2438.
  creating $alu model for $macc $auto$opt_share.cc:199:merge_operators$7175.
  creating $alu model for $macc $add$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2554$1443.
  creating $alu model for $macc $add$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2550$1438.
  creating $alu model for $macc $add$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2547$1437.
  creating $alu model for $macc $add$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2532$1432.
  creating $alu model for $macc $add$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2528$1427.
  creating $alu model for $macc $add$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2525$1426.
  creating $alu model for $macc $add$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2492$1412.
  creating $macc cell for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:2260$719: $auto$alumacc.cc:365:replace_macc$8889
  creating $macc cell for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:2260$725: $auto$alumacc.cc:365:replace_macc$8890
  creating $macc cell for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:2260$717: $auto$alumacc.cc:365:replace_macc$8891
  creating $macc cell for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:2260$727: $auto$alumacc.cc:365:replace_macc$8892
  creating $macc cell for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:2260$721: $auto$alumacc.cc:365:replace_macc$8893
  creating $macc cell for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:2260$729: $auto$alumacc.cc:365:replace_macc$8894
  creating $macc cell for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:2260$715: $auto$alumacc.cc:365:replace_macc$8895
  creating $macc cell for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:2260$731: $auto$alumacc.cc:365:replace_macc$8896
  creating $macc cell for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:2260$723: $auto$alumacc.cc:365:replace_macc$8897
  creating $macc cell for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:2260$733: $auto$alumacc.cc:365:replace_macc$8898
  creating $macc cell for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:2260$739: $auto$alumacc.cc:365:replace_macc$8899
  creating $macc cell for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:2260$735: $auto$alumacc.cc:365:replace_macc$8900
  creating $macc cell for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:2260$743: $auto$alumacc.cc:365:replace_macc$8901
  creating $macc cell for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:2260$737: $auto$alumacc.cc:365:replace_macc$8902
  creating $macc cell for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:2260$741: $auto$alumacc.cc:365:replace_macc$8903
  creating $alu model for $flatten\picorv32.$ge$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1830$2587 ($ge): new $alu
  creating $alu model for $flatten\picorv32.$lt$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1237$2658 ($lt): new $alu
  creating $alu model for $flatten\picorv32.$lt$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1238$2659 ($lt): new $alu
  creating $alu model for $flatten\picorv32.\genblk2.pcpi_div.$le$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:2493$818 ($le): new $alu
  creating $alu model for $flatten\picorv32.$eq$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1236$2657 ($eq): merged with $flatten\picorv32.$lt$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1238$2659.
  creating $alu cell for $flatten\picorv32.\genblk2.pcpi_div.$le$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:2493$818: $auto$alumacc.cc:485:replace_alu$8908
  creating $alu cell for $flatten\picorv32.$lt$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1238$2659, $flatten\picorv32.$eq$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1236$2657: $auto$alumacc.cc:485:replace_alu$8921
  creating $alu cell for $flatten\picorv32.$lt$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1237$2658: $auto$alumacc.cc:485:replace_alu$8928
  creating $alu cell for $flatten\picorv32.$ge$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1830$2587: $auto$alumacc.cc:485:replace_alu$8935
  creating $alu cell for $add$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2492$1412: $auto$alumacc.cc:485:replace_alu$8944
  creating $alu cell for $add$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2525$1426: $auto$alumacc.cc:485:replace_alu$8947
  creating $alu cell for $add$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2528$1427: $auto$alumacc.cc:485:replace_alu$8950
  creating $alu cell for $add$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2532$1432: $auto$alumacc.cc:485:replace_alu$8953
  creating $alu cell for $add$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2547$1437: $auto$alumacc.cc:485:replace_alu$8956
  creating $alu cell for $add$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2550$1438: $auto$alumacc.cc:485:replace_alu$8959
  creating $alu cell for $add$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2554$1443: $auto$alumacc.cc:485:replace_alu$8962
  creating $alu cell for $auto$opt_share.cc:199:merge_operators$7175: $auto$alumacc.cc:485:replace_alu$8965
  creating $alu cell for $flatten\picorv32.$add$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1312$2438: $auto$alumacc.cc:485:replace_alu$8968
  creating $alu cell for $flatten\picorv32.$add$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1428$2479: $auto$alumacc.cc:485:replace_alu$8971
  creating $alu cell for $flatten\picorv32.$add$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1547$2530: $auto$alumacc.cc:485:replace_alu$8974
  creating $alu cell for $flatten\picorv32.$add$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1559$2533: $auto$alumacc.cc:485:replace_alu$8977
  creating $alu cell for $flatten\picorv32.$add$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1564$2534: $auto$alumacc.cc:485:replace_alu$8980
  creating $alu cell for $flatten\picorv32.$add$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1801$2581: $auto$alumacc.cc:485:replace_alu$8983
  creating $alu cell for $flatten\picorv32.$add$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1864$2606: $auto$alumacc.cc:485:replace_alu$8986
  creating $alu cell for $flatten\picorv32.$sub$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1235$2654: $auto$alumacc.cc:485:replace_alu$8989
  creating $alu cell for $flatten\picorv32.$sub$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1421$2477: $auto$alumacc.cc:485:replace_alu$8992
  creating $alu cell for $flatten\picorv32.$sub$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1438$2484: $auto$alumacc.cc:485:replace_alu$8995
  creating $alu cell for $flatten\picorv32.$sub$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1837$2595: $auto$alumacc.cc:485:replace_alu$8998
  creating $alu cell for $sub$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2840$1514: $auto$alumacc.cc:485:replace_alu$9001
  creating $alu cell for $sub$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2565$1446: $auto$alumacc.cc:485:replace_alu$9004
  creating $alu cell for $sub$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2558$1444: $auto$alumacc.cc:485:replace_alu$9007
  creating $alu cell for $sub$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:2536$1433: $auto$alumacc.cc:485:replace_alu$9010
  creating $alu cell for $flatten\picorv32.\genblk2.pcpi_div.$sub$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:2494$819: $auto$alumacc.cc:485:replace_alu$9013
  creating $alu cell for $flatten\picorv32.\genblk2.pcpi_div.$neg$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:2490$816: $auto$alumacc.cc:485:replace_alu$9016
  creating $alu cell for $flatten\picorv32.\genblk2.pcpi_div.$neg$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:2488$814: $auto$alumacc.cc:485:replace_alu$9019
  creating $alu cell for $flatten\picorv32.\genblk2.pcpi_div.$neg$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:2469$796: $auto$alumacc.cc:485:replace_alu$9022
  creating $alu cell for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$sub$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:2294$753: $auto$alumacc.cc:485:replace_alu$9025
  creating $alu cell for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:2260$745: $auto$alumacc.cc:485:replace_alu$9028
  created 33 $alu and 15 $macc cells.

5.132. Executing OPT_EXPR pass (perform const folding).
Optimizing module sim.
<suppressed ~1 debug messages>

5.133. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sim'.
Removed a total of 0 cells.

5.134. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \sim..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~244 debug messages>

5.135. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \sim.
Performed a total of 0 changes.

5.136. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sim'.
Removed a total of 0 cells.

5.137. Executing OPT_SHARE pass.

5.138. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$ff.cc:298:slice$8874 ($dffe) from module sim.
Setting constant 0-bit at position 1 on $auto$ff.cc:298:slice$8874 ($dffe) from module sim.
Setting constant 0-bit at position 2 on $auto$ff.cc:298:slice$8874 ($dffe) from module sim.
Setting constant 0-bit at position 3 on $auto$ff.cc:298:slice$8874 ($dffe) from module sim.
Setting constant 0-bit at position 4 on $auto$ff.cc:298:slice$8874 ($dffe) from module sim.
Setting constant 0-bit at position 5 on $auto$ff.cc:298:slice$8874 ($dffe) from module sim.
Setting constant 0-bit at position 6 on $auto$ff.cc:298:slice$8874 ($dffe) from module sim.
Setting constant 0-bit at position 7 on $auto$ff.cc:298:slice$8874 ($dffe) from module sim.
Setting constant 0-bit at position 8 on $auto$ff.cc:298:slice$8874 ($dffe) from module sim.
Setting constant 0-bit at position 9 on $auto$ff.cc:298:slice$8874 ($dffe) from module sim.
Setting constant 0-bit at position 10 on $auto$ff.cc:298:slice$8874 ($dffe) from module sim.
Setting constant 0-bit at position 11 on $auto$ff.cc:298:slice$8874 ($dffe) from module sim.
Setting constant 0-bit at position 12 on $auto$ff.cc:298:slice$8874 ($dffe) from module sim.
Setting constant 0-bit at position 13 on $auto$ff.cc:298:slice$8874 ($dffe) from module sim.
Setting constant 0-bit at position 14 on $auto$ff.cc:298:slice$8874 ($dffe) from module sim.
Setting constant 0-bit at position 15 on $auto$ff.cc:298:slice$8874 ($dffe) from module sim.
Setting constant 0-bit at position 16 on $auto$ff.cc:298:slice$8874 ($dffe) from module sim.
Setting constant 0-bit at position 17 on $auto$ff.cc:298:slice$8874 ($dffe) from module sim.
Setting constant 0-bit at position 18 on $auto$ff.cc:298:slice$8874 ($dffe) from module sim.
Setting constant 0-bit at position 19 on $auto$ff.cc:298:slice$8874 ($dffe) from module sim.
Setting constant 0-bit at position 20 on $auto$ff.cc:298:slice$8874 ($dffe) from module sim.
Setting constant 0-bit at position 21 on $auto$ff.cc:298:slice$8874 ($dffe) from module sim.
Setting constant 0-bit at position 22 on $auto$ff.cc:298:slice$8874 ($dffe) from module sim.
Setting constant 0-bit at position 23 on $auto$ff.cc:298:slice$8874 ($dffe) from module sim.
Setting constant 0-bit at position 24 on $auto$ff.cc:298:slice$8874 ($dffe) from module sim.
Setting constant 0-bit at position 25 on $auto$ff.cc:298:slice$8874 ($dffe) from module sim.
Setting constant 0-bit at position 26 on $auto$ff.cc:298:slice$8874 ($dffe) from module sim.
Setting constant 0-bit at position 27 on $auto$ff.cc:298:slice$8874 ($dffe) from module sim.
Setting constant 0-bit at position 28 on $auto$ff.cc:298:slice$8874 ($dffe) from module sim.
Setting constant 0-bit at position 29 on $auto$ff.cc:298:slice$8874 ($dffe) from module sim.
Setting constant 0-bit at position 30 on $auto$ff.cc:298:slice$8874 ($dffe) from module sim.
Setting constant 0-bit at position 31 on $auto$ff.cc:298:slice$8874 ($dffe) from module sim.
Setting constant 0-bit at position 32 on $auto$ff.cc:298:slice$8874 ($dffe) from module sim.
Setting constant 0-bit at position 33 on $auto$ff.cc:298:slice$8874 ($dffe) from module sim.
Setting constant 0-bit at position 34 on $auto$ff.cc:298:slice$8874 ($dffe) from module sim.
Setting constant 0-bit at position 35 on $auto$ff.cc:298:slice$8874 ($dffe) from module sim.
Setting constant 0-bit at position 36 on $auto$ff.cc:298:slice$8874 ($dffe) from module sim.
Setting constant 0-bit at position 37 on $auto$ff.cc:298:slice$8874 ($dffe) from module sim.
Setting constant 0-bit at position 38 on $auto$ff.cc:298:slice$8874 ($dffe) from module sim.
Setting constant 0-bit at position 39 on $auto$ff.cc:298:slice$8874 ($dffe) from module sim.
Setting constant 0-bit at position 40 on $auto$ff.cc:298:slice$8874 ($dffe) from module sim.
Setting constant 0-bit at position 41 on $auto$ff.cc:298:slice$8874 ($dffe) from module sim.
Setting constant 0-bit at position 42 on $auto$ff.cc:298:slice$8874 ($dffe) from module sim.
Setting constant 0-bit at position 43 on $auto$ff.cc:298:slice$8874 ($dffe) from module sim.
Setting constant 0-bit at position 44 on $auto$ff.cc:298:slice$8874 ($dffe) from module sim.
Setting constant 0-bit at position 45 on $auto$ff.cc:298:slice$8874 ($dffe) from module sim.
[#visit=361, #solve=0, #remove=46, time=0.04 sec.]

5.139. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sim..
Removed 16 unused cells and 22 unused wires.
<suppressed ~17 debug messages>

5.140. Executing OPT_EXPR pass (perform const folding).
Optimizing module sim.

5.141. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \sim..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~244 debug messages>

5.142. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \sim.
Performed a total of 0 changes.

5.143. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sim'.
Removed a total of 0 cells.

5.144. Executing OPT_SHARE pass.

5.145. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=360, #solve=0, #remove=0, time=0.04 sec.]

5.146. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sim..

5.147. Executing OPT_EXPR pass (perform const folding).
Optimizing module sim.

RUN-OPT ITERATIONS DONE : 2

5.148. Printing statistics.

=== sim ===

   Number of wires:               2382
   Number of wire bits:          13946
   Number of public wires:         970
   Number of public wire bits:    6685
   Number of memories:               6
   Number of memory bits:       224872
   Number of processes:              0
   Number of cells:               1911
     $alu                           33
     $and                          336
     $dff                           85
     $dffe                          58
     $eq                           227
     $logic_and                    114
     $logic_not                     46
     $logic_or                      28
     $macc                          15
     $meminit                        2
     $memrd_v2                       7
     $memwr_v2                       7
     $mux                          366
     $ne                            36
     $not                           57
     $or                            49
     $pmux                          48
     $reduce_and                    31
     $reduce_bool                   58
     $reduce_or                     55
     $sdff                         102
     $sdffce                         9
     $sdffe                        106
     $shl                            1
     $xor                           35

5.149. Executing MEMORY pass.

5.149.1. Executing OPT_MEM pass (optimize memories).
sim.mem_2: removing const-0 lane 7
Performed a total of 97 transformations.

5.149.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 6 transformations.

5.149.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).
  Analyzing sim.mem_1 write port 0.
  Analyzing sim.mem_1 write port 1.
  Analyzing sim.mem_1 write port 2.
  Analyzing sim.mem_1 write port 3.
  Analyzing sim.picorv32.cpuregs write port 0.
  Analyzing sim.storage write port 0.
  Analyzing sim.storage_1 write port 0.

5.149.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

5.149.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `\mem'[0] in module `\sim': merging output FF to cell.
Checking read port `\mem_1'[0] in module `\sim': no output FF found.
Checking read port `\mem_2'[0] in module `\sim': no output FF found.
Checking read port `\picorv32.cpuregs'[0] in module `\sim': no output FF found.
Checking read port `\picorv32.cpuregs'[1] in module `\sim': no output FF found.
Checking read port `\storage'[0] in module `\sim': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\storage_1'[0] in module `\sim': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port address `\mem_1'[0] in module `\sim': merged address FF to cell.
Checking read port address `\mem_2'[0] in module `\sim': merged address FF to cell.
Checking read port address `\picorv32.cpuregs'[0] in module `\sim': merged address FF to cell.
Checking read port address `\picorv32.cpuregs'[1] in module `\sim': merged address FF to cell.
<suppressed ~8 debug messages>

5.149.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sim..
Removed 5 unused cells and 59 unused wires.
<suppressed ~8 debug messages>

5.149.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).
Consolidating write ports of memory sim.mem_1 by address:
  Merging ports 0, 1 (address \picorv32.mem_addr [11:2]).
  Merging ports 0, 2 (address \picorv32.mem_addr [11:2]).
  Merging ports 0, 3 (address \picorv32.mem_addr [11:2]).
Consolidating read ports of memory sim.picorv32.cpuregs by address:

5.149.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

5.149.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sim..
Removed 4 unused cells and 4 unused wires.
<suppressed ~5 debug messages>

5.149.10. Executing MEMORY_COLLECT pass (generating $mem cells).

5.150. Printing statistics.

=== sim ===

   Number of wires:               2390
   Number of wire bits:          14136
   Number of public wires:         968
   Number of public wire bits:    6669
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1907
     $alu                           33
     $and                          336
     $dff                           90
     $dffe                          56
     $eq                           227
     $logic_and                    114
     $logic_not                     46
     $logic_or                      28
     $macc                          15
     $mem_v2                         6
     $mux                          369
     $ne                            36
     $not                           57
     $or                            49
     $pmux                          48
     $reduce_and                    31
     $reduce_bool                   58
     $reduce_or                     55
     $sdff                         102
     $sdffce                         9
     $sdffe                        106
     $shl                            1
     $xor                           35

5.151. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converted 0 (p)mux cells into 0 pmux cells.
<suppressed ~235 debug messages>

5.152. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sim..

5.153. Executing MEMORY_LIBMAP pass (mapping memories to cells).
mapping memory sim.picorv32.cpuregs via $__RS_FACTOR_BRAM36_TDP
<suppressed ~339 debug messages>

5.154. Executing MEMORY_LIBMAP pass (mapping memories to cells).
mapping memory sim.mem via $__RS_FACTOR_BRAM18_SDP
mapping memory sim.mem_1 via $__RS_FACTOR_BRAM36_SDP
using FF mapping for memory sim.mem_2
mapping memory sim.storage via $__RS_FACTOR_BRAM18_SDP
mapping memory sim.storage_1 via $__RS_FACTOR_BRAM18_SDP
<suppressed ~842 debug messages>

5.155. Executing Rs_BRAM_Split pass.
 BRAM: storage_1.0.0 ($__RS_FACTOR_BRAM18_SDP) + storage.0.0 ($__RS_FACTOR_BRAM18_SDP) => bram_storage_1.0.0_storage.0.0 (BRAM2x18_SDP)
 BRAM: mem.0.10 ($__RS_FACTOR_BRAM18_SDP) + mem.0.9 ($__RS_FACTOR_BRAM18_SDP) => bram_mem.0.10_mem.0.9 (BRAM2x18_SDP)
 BRAM: mem.0.8 ($__RS_FACTOR_BRAM18_SDP) + mem.0.7 ($__RS_FACTOR_BRAM18_SDP) => bram_mem.0.8_mem.0.7 (BRAM2x18_SDP)
 BRAM: mem.0.6 ($__RS_FACTOR_BRAM18_SDP) + mem.0.5 ($__RS_FACTOR_BRAM18_SDP) => bram_mem.0.6_mem.0.5 (BRAM2x18_SDP)
 BRAM: mem.0.4 ($__RS_FACTOR_BRAM18_SDP) + mem.0.3 ($__RS_FACTOR_BRAM18_SDP) => bram_mem.0.4_mem.0.3 (BRAM2x18_SDP)
 BRAM: mem.0.2 ($__RS_FACTOR_BRAM18_SDP) + mem.0.1 ($__RS_FACTOR_BRAM18_SDP) => bram_mem.0.2_mem.0.1 (BRAM2x18_SDP)

5.156. Executing TECHMAP pass (map to technology primitives).

5.156.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v' to AST representation.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM36_TDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM18_TDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM18_SDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM36_SDP'.
Successfully finished Verilog frontend.

5.156.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~90 debug messages>

5.157. Executing TECHMAP pass (map to technology primitives).

5.157.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v' to AST representation.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Successfully finished Verilog frontend.

5.157.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~260 debug messages>

5.158. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).

5.159. Executing OPT_EXPR pass (perform const folding).
Optimizing module sim.
<suppressed ~8 debug messages>

5.160. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sim'.
Removed a total of 0 cells.

5.161. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \sim..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $techmap$techmap9189\picorv32.cpuregs.0.0.$ternary$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:96$9182.
    dead port 2/2 on $mux $techmap$techmap9189\picorv32.cpuregs.0.0.$ternary$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:96$9182.
    dead port 1/2 on $mux $flatten\picorv32.$procmux$5381.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$5381.
    dead port 1/2 on $mux $procmux$2674.
    dead port 2/2 on $mux $procmux$2674.
    dead port 1/2 on $mux $procmux$2685.
    dead port 2/2 on $mux $procmux$2685.
Removed 8 multiplexer ports.
<suppressed ~383 debug messages>

5.162. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \sim.
Performed a total of 0 changes.

5.163. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sim'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

5.164. Executing OPT_SHARE pass.

5.165. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on sim:picorv32.pcpi_valid_8870 ($dff) from module sim (D = $auto$rtlil.cc:2613:Mux$9849, Q = \picorv32.pcpi_valid).
Adding EN signal on sim:picorv32.mem_do_prefetch_8771 ($dff) from module sim (D = $auto$rtlil.cc:2613:Mux$9831, Q = \picorv32.mem_do_prefetch).
Adding EN signal on sim:picorv32.latched_store_8730 ($dff) from module sim (D = $auto$rtlil.cc:2613:Mux$9827, Q = \picorv32.latched_store).
Adding EN signal on $auto$memory_libmap.cc:2442:execute$9166 ($dffe) from module sim (D = $auto$memory_libmap.cc:2435:execute$9163 [9:8], Q = $auto$memory_libmap.cc:2436:execute$9164 [9:8]).
Removing always-active EN on $auto$memory_libmap.cc:1709:generate_mux$9133 ($dffe) from module sim.
Adding EN signal on sim:picorv32.mem_do_rdata_8753 ($dff) from module sim (D = $auto$rtlil.cc:2613:Mux$9835, Q = \picorv32.mem_do_rdata).
Adding EN signal on $auto$memory_libmap.cc:2442:execute$9156 ($dffe) from module sim (D = $auto$memory_libmap.cc:2435:execute$9153 [9:8], Q = $auto$memory_libmap.cc:2436:execute$9154 [9:8]).
Adding EN signal on sim:picorv32.mem_do_wdata_8751 ($dff) from module sim (D = $auto$rtlil.cc:2613:Mux$9843, Q = \picorv32.mem_do_wdata).
Adding EN signal on sim:picorv32.mem_do_rinst_8755 ($dff) from module sim (D = $auto$rtlil.cc:2613:Mux$9839, Q = \picorv32.mem_do_rinst).
Adding EN signal on $auto$ff.cc:298:slice$8145 ($dff) from module sim (D = $auto$rtlil.cc:2613:Mux$9219, Q = \builder_count).
Adding EN signal on $auto$ff.cc:298:slice$8148 ($dff) from module sim (D = $auto$rtlil.cc:2613:Mux$9225, Q = \builder_enable_storage).
Adding EN signal on $auto$ff.cc:298:slice$8150 ($dff) from module sim (D = $auto$rtlil.cc:2613:Mux$9229, Q = \builder_pending_r).
Adding EN signal on $auto$ff.cc:298:slice$8345 ($dff) from module sim (D = $auto$rtlil.cc:2613:Mux$9233, Q = \main_edge_storage).
Adding EN signal on $auto$ff.cc:298:slice$8347 ($dff) from module sim (D = $auto$rtlil.cc:2613:Mux$9237, Q = \main_mode_storage).
Adding EN signal on $auto$ff.cc:298:slice$8349 ($dff) from module sim (D = $auto$rtlil.cc:2613:Mux$9241, Q = \main_out_storage).
Adding EN signal on $auto$ff.cc:298:slice$8351 ($dff) from module sim (D = $auto$rtlil.cc:2613:Mux$9245, Q = \main_oe_storage).
Adding EN signal on $auto$ff.cc:298:slice$8353 ($dff) from module sim (D = $auto$rtlil.cc:2613:Mux$9249, Q = \main__w_storage).
Adding EN signal on $auto$ff.cc:298:slice$8366 ($dff) from module sim (D = $auto$rtlil.cc:2613:Mux$9255, Q = \main_timer_value_status).
Adding EN signal on $auto$ff.cc:298:slice$8373 ($dff) from module sim (D = $auto$rtlil.cc:2613:Mux$9259, Q = \main_timer_reload_storage).
Adding EN signal on $auto$ff.cc:298:slice$8375 ($dff) from module sim (D = $auto$rtlil.cc:2613:Mux$9263, Q = \main_timer_load_storage).
Adding EN signal on $auto$ff.cc:298:slice$8377 ($dff) from module sim (D = $auto$rtlil.cc:2613:Mux$9267, Q = \main_uart_rx_fifo_consume).
Adding EN signal on $auto$ff.cc:298:slice$8379 ($dff) from module sim (D = $auto$rtlil.cc:2613:Mux$9271, Q = \main_uart_rx_fifo_produce).
Adding EN signal on $auto$ff.cc:298:slice$8381 ($dff) from module sim (D = $auto$rtlil.cc:2613:Mux$9275, Q = \main_uart_rx_fifo_level0).
Adding EN signal on $auto$ff.cc:298:slice$8393 ($dff) from module sim (D = $auto$rtlil.cc:2613:Mux$9279, Q = \main_uart_tx_fifo_consume).
Adding EN signal on $auto$ff.cc:298:slice$8395 ($dff) from module sim (D = $auto$rtlil.cc:2613:Mux$9283, Q = \main_uart_tx_fifo_produce).
Adding EN signal on $auto$ff.cc:298:slice$8397 ($dff) from module sim (D = $auto$rtlil.cc:2613:Mux$9287, Q = \main_uart_tx_fifo_level0).
Adding EN signal on $auto$ff.cc:298:slice$8409 ($dff) from module sim (D = $auto$rtlil.cc:2613:Mux$9291, Q = \main_uart_enable_storage).
Adding EN signal on $auto$ff.cc:298:slice$8411 ($dff) from module sim (D = $auto$rtlil.cc:2613:Mux$9295, Q = \main_uart_pending_r).
Adding EN signal on $auto$ff.cc:298:slice$8426 ($dff) from module sim (D = $auto$rtlil.cc:2613:Mux$9299, Q = \main_bus_errors).
Adding EN signal on $auto$ff.cc:298:slice$8430 ($dff) from module sim (D = $auto$rtlil.cc:2613:Mux$9303, Q = \main_scratch_storage).
Adding EN signal on $auto$ff.cc:298:slice$8433 ($dff) from module sim (D = $auto$rtlil.cc:2613:Mux$9307, Q = \main_reset_storage).
Adding EN signal on $auto$ff.cc:298:slice$8651 ($dff) from module sim (D = $auto$rtlil.cc:2613:Mux$9323, Q = \picorv32.pcpi_timeout_counter).
Adding EN signal on $auto$ff.cc:298:slice$8740 ($dff) from module sim (D = $auto$rtlil.cc:2613:Mux$9327, Q = \picorv32.irq_state).
Adding EN signal on $auto$ff.cc:298:slice$8784 ($dff) from module sim (D = $auto$rtlil.cc:2613:Mux$9333, Q = \picorv32.irq_mask).
Adding EN signal on $auto$ff.cc:298:slice$8857 ($dff) from module sim (D = $auto$rtlil.cc:2613:Mux$9337, Q = \picorv32.reg_next_pc).
Adding EN signal on $auto$ff.cc:298:slice$8859 ($dff) from module sim (D = $auto$rtlil.cc:2613:Mux$9341, Q = \picorv32.reg_pc).
Adding EN signal on $auto$ff.cc:298:slice$8861 ($dff) from module sim (D = $auto$rtlil.cc:2613:Mux$9345, Q = \picorv32.count_instr).
Adding EN signal on sim:main_eventsourceprocess0_pending_8340 ($dff) from module sim (D = $auto$rtlil.cc:2613:Mux$9357, Q = \main_eventsourceprocess0_pending).
Adding EN signal on sim:main_eventsourceprocess10_pending_8280 ($dff) from module sim (D = $auto$rtlil.cc:2613:Mux$9363, Q = \main_eventsourceprocess10_pending).
Adding EN signal on sim:main_eventsourceprocess11_pending_8274 ($dff) from module sim (D = $auto$rtlil.cc:2613:Mux$9369, Q = \main_eventsourceprocess11_pending).
Adding EN signal on sim:main_eventsourceprocess12_pending_8268 ($dff) from module sim (D = $auto$rtlil.cc:2613:Mux$9375, Q = \main_eventsourceprocess12_pending).
Adding EN signal on sim:main_eventsourceprocess13_pending_8262 ($dff) from module sim (D = $auto$rtlil.cc:2613:Mux$9381, Q = \main_eventsourceprocess13_pending).
Adding EN signal on sim:main_eventsourceprocess14_pending_8256 ($dff) from module sim (D = $auto$rtlil.cc:2613:Mux$9387, Q = \main_eventsourceprocess14_pending).
Adding EN signal on sim:main_eventsourceprocess15_pending_8250 ($dff) from module sim (D = $auto$rtlil.cc:2613:Mux$9393, Q = \main_eventsourceprocess15_pending).
Adding EN signal on sim:main_eventsourceprocess16_pending_8244 ($dff) from module sim (D = $auto$rtlil.cc:2613:Mux$9399, Q = \main_eventsourceprocess16_pending).
Adding EN signal on sim:main_eventsourceprocess17_pending_8238 ($dff) from module sim (D = $auto$rtlil.cc:2613:Mux$9405, Q = \main_eventsourceprocess17_pending).
Adding EN signal on sim:main_eventsourceprocess18_pending_8232 ($dff) from module sim (D = $auto$rtlil.cc:2613:Mux$9411, Q = \main_eventsourceprocess18_pending).
Adding EN signal on sim:main_eventsourceprocess19_pending_8226 ($dff) from module sim (D = $auto$rtlil.cc:2613:Mux$9417, Q = \main_eventsourceprocess19_pending).
Adding EN signal on sim:main_eventsourceprocess1_pending_8334 ($dff) from module sim (D = $auto$rtlil.cc:2613:Mux$9423, Q = \main_eventsourceprocess1_pending).
Adding EN signal on sim:main_eventsourceprocess20_pending_8220 ($dff) from module sim (D = $auto$rtlil.cc:2613:Mux$9429, Q = \main_eventsourceprocess20_pending).
Adding EN signal on sim:main_eventsourceprocess21_pending_8214 ($dff) from module sim (D = $auto$rtlil.cc:2613:Mux$9435, Q = \main_eventsourceprocess21_pending).
Adding EN signal on sim:main_eventsourceprocess22_pending_8208 ($dff) from module sim (D = $auto$rtlil.cc:2613:Mux$9441, Q = \main_eventsourceprocess22_pending).
Adding EN signal on sim:main_eventsourceprocess23_pending_8202 ($dff) from module sim (D = $auto$rtlil.cc:2613:Mux$9447, Q = \main_eventsourceprocess23_pending).
Adding EN signal on sim:main_eventsourceprocess24_pending_8196 ($dff) from module sim (D = $auto$rtlil.cc:2613:Mux$9453, Q = \main_eventsourceprocess24_pending).
Adding EN signal on sim:main_eventsourceprocess25_pending_8190 ($dff) from module sim (D = $auto$rtlil.cc:2613:Mux$9459, Q = \main_eventsourceprocess25_pending).
Adding EN signal on sim:main_eventsourceprocess26_pending_8184 ($dff) from module sim (D = $auto$rtlil.cc:2613:Mux$9465, Q = \main_eventsourceprocess26_pending).
Adding EN signal on sim:main_eventsourceprocess27_pending_8178 ($dff) from module sim (D = $auto$rtlil.cc:2613:Mux$9471, Q = \main_eventsourceprocess27_pending).
Adding EN signal on sim:main_eventsourceprocess28_pending_8172 ($dff) from module sim (D = $auto$rtlil.cc:2613:Mux$9477, Q = \main_eventsourceprocess28_pending).
Adding EN signal on sim:main_eventsourceprocess29_pending_8166 ($dff) from module sim (D = $auto$rtlil.cc:2613:Mux$9483, Q = \main_eventsourceprocess29_pending).
Adding EN signal on sim:main_eventsourceprocess2_pending_8328 ($dff) from module sim (D = $auto$rtlil.cc:2613:Mux$9489, Q = \main_eventsourceprocess2_pending).
Adding EN signal on sim:main_eventsourceprocess30_pending_8160 ($dff) from module sim (D = $auto$rtlil.cc:2613:Mux$9495, Q = \main_eventsourceprocess30_pending).
Adding EN signal on sim:main_eventsourceprocess31_pending_8154 ($dff) from module sim (D = $auto$rtlil.cc:2613:Mux$9501, Q = \main_eventsourceprocess31_pending).
Adding EN signal on sim:main_eventsourceprocess3_pending_8322 ($dff) from module sim (D = $auto$rtlil.cc:2613:Mux$9507, Q = \main_eventsourceprocess3_pending).
Adding EN signal on sim:main_eventsourceprocess4_pending_8316 ($dff) from module sim (D = $auto$rtlil.cc:2613:Mux$9513, Q = \main_eventsourceprocess4_pending).
Adding EN signal on sim:main_eventsourceprocess5_pending_8310 ($dff) from module sim (D = $auto$rtlil.cc:2613:Mux$9519, Q = \main_eventsourceprocess5_pending).
Adding EN signal on sim:main_eventsourceprocess6_pending_8304 ($dff) from module sim (D = $auto$rtlil.cc:2613:Mux$9525, Q = \main_eventsourceprocess6_pending).
Adding EN signal on sim:main_eventsourceprocess7_pending_8298 ($dff) from module sim (D = $auto$rtlil.cc:2613:Mux$9531, Q = \main_eventsourceprocess7_pending).
Adding EN signal on sim:main_eventsourceprocess8_pending_8292 ($dff) from module sim (D = $auto$rtlil.cc:2613:Mux$9537, Q = \main_eventsourceprocess8_pending).
Adding EN signal on sim:main_eventsourceprocess9_pending_8286 ($dff) from module sim (D = $auto$rtlil.cc:2613:Mux$9543, Q = \main_eventsourceprocess9_pending).
Adding EN signal on sim:main_timer_en_storage_8371 ($dff) from module sim (D = $auto$rtlil.cc:2613:Mux$9619, Q = \main_timer_en_storage).
Adding EN signal on sim:main_timer_enable_storage_8356 ($dff) from module sim (D = $auto$rtlil.cc:2613:Mux$9623, Q = \main_timer_enable_storage).
Adding EN signal on sim:main_timer_pending_r_8358 ($dff) from module sim (D = $auto$rtlil.cc:2613:Mux$9627, Q = \main_timer_pending_r).
Adding EN signal on sim:main_timer_update_value_storage_8369 ($dff) from module sim (D = $auto$rtlil.cc:2613:Mux$9635, Q = \main_timer_update_value_storage).
Adding EN signal on sim:main_timer_zero_pending_8362 ($dff) from module sim (D = $auto$rtlil.cc:2613:Mux$9639, Q = \main_timer_zero_pending).
Adding EN signal on sim:main_uart_rx_fifo_readable_8389 ($dff) from module sim (D = $auto$rtlil.cc:2613:Mux$9647, Q = \main_uart_rx_fifo_readable).
Adding EN signal on sim:main_uart_rx_pending_8415 ($dff) from module sim (D = $auto$rtlil.cc:2613:Mux$9651, Q = \main_uart_rx_pending).
Adding EN signal on sim:main_uart_tx_fifo_readable_8405 ($dff) from module sim (D = $auto$rtlil.cc:2613:Mux$9657, Q = \main_uart_tx_fifo_readable).
Adding EN signal on sim:main_uart_tx_pending_8420 ($dff) from module sim (D = $auto$rtlil.cc:2613:Mux$9661, Q = \main_uart_tx_pending).
Adding EN signal on sim:picorv32.genblk2.pcpi_div.running_8446 ($dff) from module sim (D = $auto$rtlil.cc:2613:Mux$9699, Q = \picorv32.genblk2.pcpi_div.running).
Adding EN signal on sim:picorv32.instr_add_8601 ($dff) from module sim (D = $auto$rtlil.cc:2613:Mux$9703, Q = \picorv32.instr_add).
Adding EN signal on sim:picorv32.instr_addi_8616 ($dff) from module sim (D = $auto$rtlil.cc:2613:Mux$9707, Q = \picorv32.instr_addi).
Adding EN signal on sim:picorv32.instr_and_8583 ($dff) from module sim (D = $auto$rtlil.cc:2613:Mux$9711, Q = \picorv32.instr_and).
Adding EN signal on sim:picorv32.instr_andi_8606 ($dff) from module sim (D = $auto$rtlil.cc:2613:Mux$9715, Q = \picorv32.instr_andi).
Adding EN signal on sim:picorv32.instr_beq_8636 ($dff) from module sim (D = $auto$rtlil.cc:2613:Mux$9719, Q = \picorv32.instr_beq).
Adding EN signal on sim:picorv32.instr_bge_8630 ($dff) from module sim (D = $auto$rtlil.cc:2613:Mux$9723, Q = \picorv32.instr_bge).
Adding EN signal on sim:picorv32.instr_bgeu_8626 ($dff) from module sim (D = $auto$rtlil.cc:2613:Mux$9727, Q = \picorv32.instr_bgeu).
Adding EN signal on sim:picorv32.instr_blt_8632 ($dff) from module sim (D = $auto$rtlil.cc:2613:Mux$9731, Q = \picorv32.instr_blt).
Adding EN signal on sim:picorv32.instr_bltu_8628 ($dff) from module sim (D = $auto$rtlil.cc:2613:Mux$9735, Q = \picorv32.instr_bltu).
Adding EN signal on sim:picorv32.instr_bne_8634 ($dff) from module sim (D = $auto$rtlil.cc:2613:Mux$9739, Q = \picorv32.instr_bne).
Adding EN signal on sim:picorv32.instr_or_8585 ($dff) from module sim (D = $auto$rtlil.cc:2613:Mux$9743, Q = \picorv32.instr_or).
Adding EN signal on sim:picorv32.instr_ori_8608 ($dff) from module sim (D = $auto$rtlil.cc:2613:Mux$9747, Q = \picorv32.instr_ori).
Adding EN signal on sim:picorv32.instr_sll_8597 ($dff) from module sim (D = $auto$rtlil.cc:2613:Mux$9751, Q = \picorv32.instr_sll).
Adding EN signal on sim:picorv32.instr_slt_8595 ($dff) from module sim (D = $auto$rtlil.cc:2613:Mux$9755, Q = \picorv32.instr_slt).
Adding EN signal on sim:picorv32.instr_slti_8614 ($dff) from module sim (D = $auto$rtlil.cc:2613:Mux$9759, Q = \picorv32.instr_slti).
Adding EN signal on sim:picorv32.instr_sltiu_8612 ($dff) from module sim (D = $auto$rtlil.cc:2613:Mux$9763, Q = \picorv32.instr_sltiu).
Adding EN signal on sim:picorv32.instr_sltu_8593 ($dff) from module sim (D = $auto$rtlil.cc:2613:Mux$9767, Q = \picorv32.instr_sltu).
Adding EN signal on sim:picorv32.instr_sra_8587 ($dff) from module sim (D = $auto$rtlil.cc:2613:Mux$9771, Q = \picorv32.instr_sra).
Adding EN signal on sim:picorv32.instr_srl_8589 ($dff) from module sim (D = $auto$rtlil.cc:2613:Mux$9775, Q = \picorv32.instr_srl).
Adding EN signal on sim:picorv32.instr_sub_8599 ($dff) from module sim (D = $auto$rtlil.cc:2613:Mux$9779, Q = \picorv32.instr_sub).
Adding EN signal on sim:picorv32.instr_xor_8591 ($dff) from module sim (D = $auto$rtlil.cc:2613:Mux$9783, Q = \picorv32.instr_xor).
Adding EN signal on sim:picorv32.instr_xori_8610 ($dff) from module sim (D = $auto$rtlil.cc:2613:Mux$9787, Q = \picorv32.instr_xori).
Adding EN signal on sim:picorv32.irq_active_8788 ($dff) from module sim (D = $auto$rtlil.cc:2613:Mux$9791, Q = \picorv32.irq_active).
Adding EN signal on sim:picorv32.irq_delay_8798 ($dff) from module sim (D = $auto$rtlil.cc:2613:Mux$9795, Q = \picorv32.irq_delay).
Adding EN signal on sim:picorv32.is_beq_bne_blt_bge_bltu_bgeu_8557 ($dff) from module sim (D = $auto$rtlil.cc:2613:Mux$9799, Q = \picorv32.is_beq_bne_blt_bge_bltu_bgeu).
Adding EN signal on sim:picorv32.latched_branch_8714 ($dff) from module sim (D = $auto$rtlil.cc:2613:Mux$9807, Q = \picorv32.latched_branch).
Adding EN signal on sim:picorv32.latched_is_lb_8677 ($dff) from module sim (D = $auto$rtlil.cc:2613:Mux$9811, Q = \picorv32.latched_is_lb).
Adding EN signal on sim:picorv32.latched_is_lh_8687 ($dff) from module sim (D = $auto$rtlil.cc:2613:Mux$9815, Q = \picorv32.latched_is_lh).
Adding EN signal on sim:picorv32.latched_is_lu_8697 ($dff) from module sim (D = $auto$rtlil.cc:2613:Mux$9819, Q = \picorv32.latched_is_lu).
Adding EN signal on sim:picorv32.latched_stalu_8722 ($dff) from module sim (D = $auto$rtlil.cc:2613:Mux$9823, Q = \picorv32.latched_stalu).
Setting constant 1-bit at position 8 on $auto$memory_dff.cc:779:handle_rd_port_addr$9090 ($dff) from module sim.
Setting constant 1-bit at position 9 on $auto$memory_dff.cc:779:handle_rd_port_addr$9090 ($dff) from module sim.
Setting constant 1-bit at position 10 on $auto$memory_dff.cc:779:handle_rd_port_addr$9090 ($dff) from module sim.
Setting constant 1-bit at position 11 on $auto$memory_dff.cc:779:handle_rd_port_addr$9090 ($dff) from module sim.
Setting constant 1-bit at position 12 on $auto$memory_dff.cc:779:handle_rd_port_addr$9090 ($dff) from module sim.
Setting constant 1-bit at position 13 on $auto$memory_dff.cc:779:handle_rd_port_addr$9090 ($dff) from module sim.
Setting constant 1-bit at position 14 on $auto$memory_dff.cc:779:handle_rd_port_addr$9090 ($dff) from module sim.
Setting constant 1-bit at position 15 on $auto$memory_dff.cc:779:handle_rd_port_addr$9090 ($dff) from module sim.
Setting constant 1-bit at position 16 on $auto$memory_dff.cc:779:handle_rd_port_addr$9090 ($dff) from module sim.
Setting constant 1-bit at position 17 on $auto$memory_dff.cc:779:handle_rd_port_addr$9090 ($dff) from module sim.
Setting constant 1-bit at position 18 on $auto$memory_dff.cc:779:handle_rd_port_addr$9090 ($dff) from module sim.
Setting constant 1-bit at position 19 on $auto$memory_dff.cc:779:handle_rd_port_addr$9090 ($dff) from module sim.
Setting constant 1-bit at position 20 on $auto$memory_dff.cc:779:handle_rd_port_addr$9090 ($dff) from module sim.
Setting constant 1-bit at position 21 on $auto$memory_dff.cc:779:handle_rd_port_addr$9090 ($dff) from module sim.
Setting constant 1-bit at position 22 on $auto$memory_dff.cc:779:handle_rd_port_addr$9090 ($dff) from module sim.
Setting constant 1-bit at position 23 on $auto$memory_dff.cc:779:handle_rd_port_addr$9090 ($dff) from module sim.
Setting constant 1-bit at position 24 on $auto$memory_dff.cc:779:handle_rd_port_addr$9090 ($dff) from module sim.
Setting constant 1-bit at position 25 on $auto$memory_dff.cc:779:handle_rd_port_addr$9090 ($dff) from module sim.
Setting constant 1-bit at position 26 on $auto$memory_dff.cc:779:handle_rd_port_addr$9090 ($dff) from module sim.
Setting constant 1-bit at position 27 on $auto$memory_dff.cc:779:handle_rd_port_addr$9090 ($dff) from module sim.
Setting constant 1-bit at position 28 on $auto$memory_dff.cc:779:handle_rd_port_addr$9090 ($dff) from module sim.
Setting constant 1-bit at position 29 on $auto$memory_dff.cc:779:handle_rd_port_addr$9090 ($dff) from module sim.
Setting constant 1-bit at position 30 on $auto$memory_dff.cc:779:handle_rd_port_addr$9090 ($dff) from module sim.
Setting constant 1-bit at position 31 on $auto$memory_dff.cc:779:handle_rd_port_addr$9090 ($dff) from module sim.
Setting constant 1-bit at position 0 on $auto$memory_dff.cc:779:handle_rd_port_addr$9098 ($dff) from module sim.
Setting constant 1-bit at position 1 on $auto$memory_dff.cc:779:handle_rd_port_addr$9098 ($dff) from module sim.
Setting constant 1-bit at position 2 on $auto$memory_dff.cc:779:handle_rd_port_addr$9098 ($dff) from module sim.
Setting constant 1-bit at position 3 on $auto$memory_dff.cc:779:handle_rd_port_addr$9098 ($dff) from module sim.
Setting constant 1-bit at position 4 on $auto$memory_dff.cc:779:handle_rd_port_addr$9098 ($dff) from module sim.
Setting constant 1-bit at position 5 on $auto$memory_dff.cc:779:handle_rd_port_addr$9098 ($dff) from module sim.
Setting constant 1-bit at position 6 on $auto$memory_dff.cc:779:handle_rd_port_addr$9098 ($dff) from module sim.
Setting constant 1-bit at position 7 on $auto$memory_dff.cc:779:handle_rd_port_addr$9098 ($dff) from module sim.
Setting constant 1-bit at position 16 on $auto$memory_dff.cc:779:handle_rd_port_addr$9098 ($dff) from module sim.
Setting constant 1-bit at position 17 on $auto$memory_dff.cc:779:handle_rd_port_addr$9098 ($dff) from module sim.
Setting constant 1-bit at position 18 on $auto$memory_dff.cc:779:handle_rd_port_addr$9098 ($dff) from module sim.
Setting constant 1-bit at position 19 on $auto$memory_dff.cc:779:handle_rd_port_addr$9098 ($dff) from module sim.
Setting constant 1-bit at position 20 on $auto$memory_dff.cc:779:handle_rd_port_addr$9098 ($dff) from module sim.
Setting constant 1-bit at position 21 on $auto$memory_dff.cc:779:handle_rd_port_addr$9098 ($dff) from module sim.
Setting constant 1-bit at position 22 on $auto$memory_dff.cc:779:handle_rd_port_addr$9098 ($dff) from module sim.
Setting constant 1-bit at position 23 on $auto$memory_dff.cc:779:handle_rd_port_addr$9098 ($dff) from module sim.
Setting constant 1-bit at position 24 on $auto$memory_dff.cc:779:handle_rd_port_addr$9098 ($dff) from module sim.
Setting constant 1-bit at position 25 on $auto$memory_dff.cc:779:handle_rd_port_addr$9098 ($dff) from module sim.
Setting constant 1-bit at position 26 on $auto$memory_dff.cc:779:handle_rd_port_addr$9098 ($dff) from module sim.
Setting constant 1-bit at position 27 on $auto$memory_dff.cc:779:handle_rd_port_addr$9098 ($dff) from module sim.
Setting constant 1-bit at position 28 on $auto$memory_dff.cc:779:handle_rd_port_addr$9098 ($dff) from module sim.
Setting constant 1-bit at position 29 on $auto$memory_dff.cc:779:handle_rd_port_addr$9098 ($dff) from module sim.
Setting constant 1-bit at position 30 on $auto$memory_dff.cc:779:handle_rd_port_addr$9098 ($dff) from module sim.
Setting constant 1-bit at position 31 on $auto$memory_dff.cc:779:handle_rd_port_addr$9098 ($dff) from module sim.
Setting constant 1-bit at position 0 on $auto$memory_dff.cc:779:handle_rd_port_addr$9106 ($dff) from module sim.
Setting constant 1-bit at position 1 on $auto$memory_dff.cc:779:handle_rd_port_addr$9106 ($dff) from module sim.
Setting constant 1-bit at position 2 on $auto$memory_dff.cc:779:handle_rd_port_addr$9106 ($dff) from module sim.
Setting constant 1-bit at position 3 on $auto$memory_dff.cc:779:handle_rd_port_addr$9106 ($dff) from module sim.
Setting constant 1-bit at position 4 on $auto$memory_dff.cc:779:handle_rd_port_addr$9106 ($dff) from module sim.
Setting constant 1-bit at position 5 on $auto$memory_dff.cc:779:handle_rd_port_addr$9106 ($dff) from module sim.
Setting constant 1-bit at position 6 on $auto$memory_dff.cc:779:handle_rd_port_addr$9106 ($dff) from module sim.
Setting constant 1-bit at position 7 on $auto$memory_dff.cc:779:handle_rd_port_addr$9106 ($dff) from module sim.
Setting constant 1-bit at position 8 on $auto$memory_dff.cc:779:handle_rd_port_addr$9106 ($dff) from module sim.
Setting constant 1-bit at position 9 on $auto$memory_dff.cc:779:handle_rd_port_addr$9106 ($dff) from module sim.
Setting constant 1-bit at position 10 on $auto$memory_dff.cc:779:handle_rd_port_addr$9106 ($dff) from module sim.
Setting constant 1-bit at position 11 on $auto$memory_dff.cc:779:handle_rd_port_addr$9106 ($dff) from module sim.
Setting constant 1-bit at position 12 on $auto$memory_dff.cc:779:handle_rd_port_addr$9106 ($dff) from module sim.
Setting constant 1-bit at position 13 on $auto$memory_dff.cc:779:handle_rd_port_addr$9106 ($dff) from module sim.
Setting constant 1-bit at position 14 on $auto$memory_dff.cc:779:handle_rd_port_addr$9106 ($dff) from module sim.
Setting constant 1-bit at position 15 on $auto$memory_dff.cc:779:handle_rd_port_addr$9106 ($dff) from module sim.
Setting constant 1-bit at position 24 on $auto$memory_dff.cc:779:handle_rd_port_addr$9106 ($dff) from module sim.
Setting constant 1-bit at position 25 on $auto$memory_dff.cc:779:handle_rd_port_addr$9106 ($dff) from module sim.
Setting constant 1-bit at position 26 on $auto$memory_dff.cc:779:handle_rd_port_addr$9106 ($dff) from module sim.
Setting constant 1-bit at position 27 on $auto$memory_dff.cc:779:handle_rd_port_addr$9106 ($dff) from module sim.
Setting constant 1-bit at position 28 on $auto$memory_dff.cc:779:handle_rd_port_addr$9106 ($dff) from module sim.
Setting constant 1-bit at position 29 on $auto$memory_dff.cc:779:handle_rd_port_addr$9106 ($dff) from module sim.
Setting constant 1-bit at position 30 on $auto$memory_dff.cc:779:handle_rd_port_addr$9106 ($dff) from module sim.
Setting constant 1-bit at position 31 on $auto$memory_dff.cc:779:handle_rd_port_addr$9106 ($dff) from module sim.
Setting constant 1-bit at position 0 on $auto$memory_dff.cc:779:handle_rd_port_addr$9114 ($dff) from module sim.
Setting constant 1-bit at position 1 on $auto$memory_dff.cc:779:handle_rd_port_addr$9114 ($dff) from module sim.
Setting constant 1-bit at position 2 on $auto$memory_dff.cc:779:handle_rd_port_addr$9114 ($dff) from module sim.
Setting constant 1-bit at position 3 on $auto$memory_dff.cc:779:handle_rd_port_addr$9114 ($dff) from module sim.
Setting constant 1-bit at position 4 on $auto$memory_dff.cc:779:handle_rd_port_addr$9114 ($dff) from module sim.
Setting constant 1-bit at position 5 on $auto$memory_dff.cc:779:handle_rd_port_addr$9114 ($dff) from module sim.
Setting constant 1-bit at position 6 on $auto$memory_dff.cc:779:handle_rd_port_addr$9114 ($dff) from module sim.
Setting constant 1-bit at position 7 on $auto$memory_dff.cc:779:handle_rd_port_addr$9114 ($dff) from module sim.
Setting constant 1-bit at position 8 on $auto$memory_dff.cc:779:handle_rd_port_addr$9114 ($dff) from module sim.
Setting constant 1-bit at position 9 on $auto$memory_dff.cc:779:handle_rd_port_addr$9114 ($dff) from module sim.
Setting constant 1-bit at position 10 on $auto$memory_dff.cc:779:handle_rd_port_addr$9114 ($dff) from module sim.
Setting constant 1-bit at position 11 on $auto$memory_dff.cc:779:handle_rd_port_addr$9114 ($dff) from module sim.
Setting constant 1-bit at position 12 on $auto$memory_dff.cc:779:handle_rd_port_addr$9114 ($dff) from module sim.
Setting constant 1-bit at position 13 on $auto$memory_dff.cc:779:handle_rd_port_addr$9114 ($dff) from module sim.
Setting constant 1-bit at position 14 on $auto$memory_dff.cc:779:handle_rd_port_addr$9114 ($dff) from module sim.
Setting constant 1-bit at position 15 on $auto$memory_dff.cc:779:handle_rd_port_addr$9114 ($dff) from module sim.
Setting constant 1-bit at position 16 on $auto$memory_dff.cc:779:handle_rd_port_addr$9114 ($dff) from module sim.
Setting constant 1-bit at position 17 on $auto$memory_dff.cc:779:handle_rd_port_addr$9114 ($dff) from module sim.
Setting constant 1-bit at position 18 on $auto$memory_dff.cc:779:handle_rd_port_addr$9114 ($dff) from module sim.
Setting constant 1-bit at position 19 on $auto$memory_dff.cc:779:handle_rd_port_addr$9114 ($dff) from module sim.
Setting constant 1-bit at position 20 on $auto$memory_dff.cc:779:handle_rd_port_addr$9114 ($dff) from module sim.
Setting constant 1-bit at position 21 on $auto$memory_dff.cc:779:handle_rd_port_addr$9114 ($dff) from module sim.
Setting constant 1-bit at position 22 on $auto$memory_dff.cc:779:handle_rd_port_addr$9114 ($dff) from module sim.
Setting constant 1-bit at position 23 on $auto$memory_dff.cc:779:handle_rd_port_addr$9114 ($dff) from module sim.
[#visit=370, #solve=0, #remove=96, time=0.03 sec.]

5.166. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sim..
Removed 2 unused cells and 450 unused wires.
<suppressed ~3 debug messages>

5.167. Executing OPT_EXPR pass (perform const folding).
Optimizing module sim.
<suppressed ~104 debug messages>

5.168. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \sim..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~382 debug messages>

5.169. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \sim.
Performed a total of 0 changes.

5.170. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sim'.
<suppressed ~78 debug messages>
Removed a total of 26 cells.

5.171. Executing OPT_SHARE pass.

5.172. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=370, #solve=0, #remove=0, time=0.03 sec.]

5.173. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sim..
Removed 0 unused cells and 26 unused wires.
<suppressed ~1 debug messages>

5.174. Executing OPT_EXPR pass (perform const folding).
Optimizing module sim.

5.175. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \sim..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~383 debug messages>

5.176. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \sim.
Performed a total of 0 changes.

5.177. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sim'.
Removed a total of 0 cells.

5.178. Executing OPT_SHARE pass.

5.179. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=370, #solve=0, #remove=0, time=0.03 sec.]

5.180. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sim..

5.181. Executing OPT_EXPR pass (perform const folding).
Optimizing module sim.

RUN-OPT ITERATIONS DONE : 3

5.182. Executing PMUXTREE pass.

5.183. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converting sim.$auto$pmuxtree.cc:65:recursive_mux_generator$10500 ... sim.$auto$pmuxtree.cc:65:recursive_mux_generator$10502 to a pmux with 2 cases.
Converting sim.$auto$pmuxtree.cc:65:recursive_mux_generator$10482 ... sim.$auto$pmuxtree.cc:65:recursive_mux_generator$10484 to a pmux with 2 cases.
Converting sim.$auto$pmuxtree.cc:65:recursive_mux_generator$10466 ... sim.$auto$pmuxtree.cc:65:recursive_mux_generator$10468 to a pmux with 2 cases.
Converting sim.$auto$pmuxtree.cc:65:recursive_mux_generator$10440 ... sim.$auto$pmuxtree.cc:65:recursive_mux_generator$10442 to a pmux with 2 cases.
Converted 8 (p)mux cells into 4 pmux cells.
<suppressed ~646 debug messages>

5.184. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).
Mapping memory \mem_2 in module \sim:
  created 37 $dff cells and 0 static cells of width 7.
Extracted data FF from read port 0 of sim.mem_2: $\mem_2$rdreg[0]
  read interface: 1 $dff and 63 $mux cells.
  write interface: 0 write mux blocks.

5.185. Executing TECHMAP pass (map to technology primitives).

5.185.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

5.185.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_rs_alu'.
Successfully finished Verilog frontend.

5.185.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $dffe.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $logic_or.
Using extmapper simplemap for cells of type $logic_and.
Using extmapper maccmap for cells of type $macc.
  add \picorv32.genblk1.genblk1.pcpi_mul.rd [23:20] (4 bits, unsigned)
  add \picorv32.genblk1.genblk1.pcpi_mul.this_rs2 [23:20] (4 bits, unsigned)
  add { 3'000 \picorv32.genblk1.genblk1.pcpi_mul.rdx [20] } (4 bits, unsigned)
  packed 1 (1) bits / 1 words into adder tree
  add \picorv32.genblk1.genblk1.pcpi_mul.rd [59:56] (4 bits, unsigned)
  add \picorv32.genblk1.genblk1.pcpi_mul.this_rs2 [59:56] (4 bits, unsigned)
  add { 3'000 \picorv32.genblk1.genblk1.pcpi_mul.rdx [56] } (4 bits, unsigned)
  packed 1 (1) bits / 1 words into adder tree
  add \picorv32.genblk1.genblk1.pcpi_mul.rd [3:0] (4 bits, unsigned)
  add \picorv32.genblk1.genblk1.pcpi_mul.this_rs2 [3:0] (4 bits, unsigned)
  add 4'0000 (4 bits, unsigned)
  add \picorv32.genblk1.genblk1.pcpi_mul.rd [31:28] (4 bits, unsigned)
  add \picorv32.genblk1.genblk1.pcpi_mul.this_rs2 [31:28] (4 bits, unsigned)
  add { 3'000 \picorv32.genblk1.genblk1.pcpi_mul.rdx [28] } (4 bits, unsigned)
  packed 1 (1) bits / 1 words into adder tree
  add \picorv32.genblk1.genblk1.pcpi_mul.rd [15:12] (4 bits, unsigned)
  add \picorv32.genblk1.genblk1.pcpi_mul.this_rs2 [15:12] (4 bits, unsigned)
  add { 3'000 \picorv32.genblk1.genblk1.pcpi_mul.rdx [12] } (4 bits, unsigned)
  packed 1 (1) bits / 1 words into adder tree
  add \picorv32.genblk1.genblk1.pcpi_mul.rd [43:40] (4 bits, unsigned)
  add \picorv32.genblk1.genblk1.pcpi_mul.this_rs2 [43:40] (4 bits, unsigned)
  add { 3'000 \picorv32.genblk1.genblk1.pcpi_mul.rdx [40] } (4 bits, unsigned)
  packed 1 (1) bits / 1 words into adder tree
  add \picorv32.genblk1.genblk1.pcpi_mul.rd [51:48] (4 bits, unsigned)
  add \picorv32.genblk1.genblk1.pcpi_mul.this_rs2 [51:48] (4 bits, unsigned)
  add { 3'000 \picorv32.genblk1.genblk1.pcpi_mul.rdx [48] } (4 bits, unsigned)
  packed 1 (1) bits / 1 words into adder tree
  add \picorv32.genblk1.genblk1.pcpi_mul.rd [39:36] (4 bits, unsigned)
  add \picorv32.genblk1.genblk1.pcpi_mul.this_rs2 [39:36] (4 bits, unsigned)
  add { 3'000 \picorv32.genblk1.genblk1.pcpi_mul.rdx [36] } (4 bits, unsigned)
  packed 1 (1) bits / 1 words into adder tree
  add \picorv32.genblk1.genblk1.pcpi_mul.rd [19:16] (4 bits, unsigned)
  add \picorv32.genblk1.genblk1.pcpi_mul.this_rs2 [19:16] (4 bits, unsigned)
  add { 3'000 \picorv32.genblk1.genblk1.pcpi_mul.rdx [16] } (4 bits, unsigned)
  packed 1 (1) bits / 1 words into adder tree
  add \picorv32.genblk1.genblk1.pcpi_mul.rd [55:52] (4 bits, unsigned)
  add \picorv32.genblk1.genblk1.pcpi_mul.this_rs2 [55:52] (4 bits, unsigned)
  add { 3'000 \picorv32.genblk1.genblk1.pcpi_mul.rdx [52] } (4 bits, unsigned)
  packed 1 (1) bits / 1 words into adder tree
  add \picorv32.genblk1.genblk1.pcpi_mul.rd [47:44] (4 bits, unsigned)
  add \picorv32.genblk1.genblk1.pcpi_mul.this_rs2 [47:44] (4 bits, unsigned)
  add { 3'000 \picorv32.genblk1.genblk1.pcpi_mul.rdx [44] } (4 bits, unsigned)
  packed 1 (1) bits / 1 words into adder tree
  add \picorv32.genblk1.genblk1.pcpi_mul.rd [7:4] (4 bits, unsigned)
  add \picorv32.genblk1.genblk1.pcpi_mul.this_rs2 [7:4] (4 bits, unsigned)
  add { 3'000 \picorv32.genblk1.genblk1.pcpi_mul.rdx [4] } (4 bits, unsigned)
  packed 1 (1) bits / 1 words into adder tree
  add \picorv32.genblk1.genblk1.pcpi_mul.rd [27:24] (4 bits, unsigned)
  add \picorv32.genblk1.genblk1.pcpi_mul.this_rs2 [27:24] (4 bits, unsigned)
  add { 3'000 \picorv32.genblk1.genblk1.pcpi_mul.rdx [24] } (4 bits, unsigned)
  packed 1 (1) bits / 1 words into adder tree
  add \picorv32.genblk1.genblk1.pcpi_mul.rd [11:8] (4 bits, unsigned)
  add \picorv32.genblk1.genblk1.pcpi_mul.this_rs2 [11:8] (4 bits, unsigned)
  add { 3'000 \picorv32.genblk1.genblk1.pcpi_mul.rdx [8] } (4 bits, unsigned)
  packed 1 (1) bits / 1 words into adder tree
  add \picorv32.genblk1.genblk1.pcpi_mul.rd [35:32] (4 bits, unsigned)
  add \picorv32.genblk1.genblk1.pcpi_mul.this_rs2 [35:32] (4 bits, unsigned)
  add { 3'000 \picorv32.genblk1.genblk1.pcpi_mul.rdx [32] } (4 bits, unsigned)
  packed 1 (1) bits / 1 words into adder tree
Using extmapper simplemap for cells of type $bmux.
Using extmapper simplemap for cells of type $pos.
No more expansions possible.
<suppressed ~7005 debug messages>

5.186. Printing statistics.

=== sim ===

   Number of wires:               7780
   Number of wire bits:          83718
   Number of public wires:         968
   Number of public wire bits:    6669
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              21385
     $_AND_                       2535
     $_DFFE_PN_                    234
     $_DFFE_PP_                   1160
     $_DFF_P_                      596
     $_MUX_                       8459
     $_NOT_                       1236
     $_OR_                        3625
     $_XOR_                       3148
     CARRY                         383
     TDP_RAM18KX2                    7
     TDP_RAM36K                      2

5.187. Executing OPT_EXPR pass (perform const folding).
Optimizing module sim.
<suppressed ~5828 debug messages>

5.188. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sim'.
<suppressed ~5946 debug messages>
Removed a total of 1982 cells.

5.189. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \sim..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

5.190. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \sim.
Performed a total of 0 changes.

5.191. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sim'.
Removed a total of 0 cells.

5.192. Executing OPT_SHARE pass.

5.193. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on sim:picorv32.mem_addr[0]_16514 ($_DFFE_PP_) from module sim.
[#visit=1972, #solve=0, #remove=1, time=0.12 sec.]

5.194. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sim..
Removed 488 unused cells and 4174 unused wires.
<suppressed ~492 debug messages>

5.195. Executing OPT_EXPR pass (perform const folding).
Optimizing module sim.
<suppressed ~1 debug messages>

5.196. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \sim..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

5.197. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \sim.
Performed a total of 0 changes.

5.198. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sim'.
Removed a total of 0 cells.

5.199. Executing OPT_SHARE pass.

5.200. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1949, #solve=0, #remove=0, time=0.10 sec.]

5.201. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sim..

5.202. Executing OPT_EXPR pass (perform const folding).
Optimizing module sim.

RUN-OPT ITERATIONS DONE : 2

5.203. Executing OPT_EXPR pass (perform const folding).
Optimizing module sim.
<suppressed ~2894 debug messages>

5.204. Executing TECHMAP pass (map to technology primitives).

5.204.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

5.204.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~73 debug messages>

5.205. Printing statistics.

=== sim ===

   Number of wires:               4463
   Number of wire bits:          21636
   Number of public wires:         965
   Number of public wire bits:    6666
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              12457
     $_AND_                       2202
     $_DFFE_PN_                    234
     $_DFFE_PP_                   1121
     $_DFF_P_                      594
     $_MUX_                       4100
     $_NOT_                        821
     $_OR_                        2223
     $_XOR_                        770
     CARRY                         383
     TDP_RAM18KX2                    7
     TDP_RAM36K                      2

5.206. Executing OPT_EXPR pass (perform const folding).
Optimizing module sim.

5.207. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sim'.
<suppressed ~783 debug messages>
Removed a total of 261 cells.

5.208. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \sim..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

5.209. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \sim.
Performed a total of 0 changes.

5.210. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sim'.
Removed a total of 0 cells.

5.211. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1949, #solve=0, #remove=0, time=0.10 sec.]

5.212. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sim..
Removed 8 unused cells and 335 unused wires.
<suppressed ~9 debug messages>

5.213. Executing OPT_EXPR pass (perform const folding).
Optimizing module sim.

5.214. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \sim..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

5.215. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \sim.
Performed a total of 0 changes.

5.216. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sim'.
Removed a total of 0 cells.

5.217. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1949, #solve=0, #remove=0, time=0.10 sec.]

5.218. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sim..

5.219. Executing OPT_EXPR pass (perform const folding).
Optimizing module sim.

RUN-OPT ITERATIONS DONE : 2

5.220. Executing OPT_EXPR pass (perform const folding).
Optimizing module sim.

5.221. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sim'.
Removed a total of 0 cells.

5.222. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \sim..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

5.223. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \sim.
Performed a total of 0 changes.

5.224. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sim'.
Removed a total of 0 cells.

5.225. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1949, #solve=0, #remove=0, time=0.09 sec.]

5.226. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sim..

5.227. Executing OPT_EXPR pass (perform const folding).
Optimizing module sim.

RUN-OPT ITERATIONS DONE : 1

5.228. Executing OPT_EXPR pass (perform const folding).
Optimizing module sim.

5.229. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sim'.
Removed a total of 0 cells.

5.230. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \sim..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

5.231. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \sim.
Performed a total of 0 changes.

5.232. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sim'.
Removed a total of 0 cells.

5.233. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1949, #solve=0, #remove=0, time=0.10 sec.]

5.234. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1949, #solve=698, #remove=0, time=0.18 sec.]

5.235. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sim..

5.236. Executing OPT_EXPR pass (perform const folding).
Optimizing module sim.

RUN-OPT ITERATIONS DONE : 1

5.237. Printing statistics.

=== sim ===

   Number of wires:               4128
   Number of wire bits:          19043
   Number of public wires:         965
   Number of public wire bits:    6666
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              12188
     $_AND_                       2202
     $_DFFE_PN_                    234
     $_DFFE_PP_                   1121
     $_DFF_P_                      594
     $_MUX_                       3846
     $_NOT_                        816
     $_OR_                        2213
     $_XOR_                        770
     CARRY                         383
     TDP_RAM18KX2                    7
     TDP_RAM36K                      2

   Number of Generic REGs:          1949

ABC-DFF iteration : 1

5.238. Executing ABC pass (technology mapping using ABC).

5.238.1. Summary of detected clock domains:
  476 cells in clk=\sys_clk, en=$auto$opt_dff.cc:220:make_patterns_logic$8808, arst={ }, srst={ }
  42 cells in clk=\sys_clk, en=$auto$opt_dff.cc:220:make_patterns_logic$8833, arst={ }, srst={ }
  631 cells in clk=\sys_clk, en=$auto$opt_dff.cc:220:make_patterns_logic$8854, arst={ }, srst={ }
  461 cells in clk=\sys_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$9958, arst={ }, srst={ }
  6 cells in clk=\sys_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$9853, arst={ }, srst={ }
  26 cells in clk=\sys_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$9949, arst={ }, srst={ }
  28 cells in clk=\sys_clk, en=!$auto$simplemap.cc:240:simplemap_eqne$27259 [1], arst={ }, srst={ }
  69 cells in clk=\sys_clk, en=$auto$opt_dff.cc:220:make_patterns_logic$8533, arst={ }, srst={ }
  26 cells in clk=\sys_clk, en=$auto$opt_dff.cc:220:make_patterns_logic$8549, arst={ }, srst={ }
  30 cells in clk=\sys_clk, en=$auto$opt_dff.cc:220:make_patterns_logic$8527, arst={ }, srst={ }
  281 cells in clk=\sys_clk, en=\picorv32.mem_xfer, arst={ }, srst={ }
  20 cells in clk=\sys_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$9877, arst={ }, srst={ }
  44 cells in clk=\sys_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$9880, arst={ }, srst={ }
  8 cells in clk=\sys_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$9868, arst={ }, srst={ }
  17 cells in clk=\sys_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$9856, arst={ }, srst={ }
  86 cells in clk=\sys_clk, en=$auto$opt_dff.cc:220:make_patterns_logic$8538, arst={ }, srst={ }
  14 cells in clk=\sys_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$9859, arst={ }, srst={ }
  5 cells in clk=\sys_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$10180, arst={ }, srst={ }
  6 cells in clk=\sys_clk, en=$auto$opt_dff.cc:220:make_patterns_logic$8674, arst={ }, srst={ }
  17 cells in clk=\sys_clk, en=$auto$opt_dff.cc:220:make_patterns_logic$8663, arst={ }, srst={ }
  46 cells in clk=\sys_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$10171, arst={ }, srst={ }
  6 cells in clk=\sys_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$10168, arst={ }, srst={ }
  22 cells in clk=\sys_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$10165, arst={ }, srst={ }
  80 cells in clk=\sys_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$9952, arst={ }, srst={ }
  129 cells in clk=\sys_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$9955, arst={ }, srst={ }
  6 cells in clk=\sys_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$10159, arst={ }, srst={ }
  106 cells in clk=\sys_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$10093, arst={ }, srst={ }
  21 cells in clk=\sys_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$10090, arst={ }, srst={ }
  84 cells in clk=\sys_clk, en=$auto$opt_dff.cc:220:make_patterns_logic$8443, arst={ }, srst={ }
  336 cells in clk=\sys_clk, en=$auto$opt_dff.cc:220:make_patterns_logic$8454, arst={ }, srst={ }
  431 cells in clk=\sys_clk, en=$auto$opt_dff.cc:220:make_patterns_logic$8464, arst={ }, srst={ }
  32 cells in clk=\sys_clk, en=$flatten\picorv32.\genblk1.genblk1.pcpi_mul.$0\pcpi_ready[0:0], arst={ }, srst={ }
  830 cells in clk=\sys_clk, en=!$auto$fsm_map.cc:74:implement_pattern_cache$8032, arst={ }, srst={ }
  545 cells in clk=\sys_clk, en=$flatten\picorv32.$logic_and$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1441$2485_Y, arst={ }, srst={ }
  445 cells in clk=\sys_clk, en=$flatten\picorv32.$logic_and$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1035$2214_Y, arst={ }, srst={ }
  312 cells in clk=\sys_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$10162, arst={ }, srst={ }
  7 cells in clk=\sys_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$10087, arst={ }, srst={ }
  5 cells in clk=\sys_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$10084, arst={ }, srst={ }
  19 cells in clk=\sys_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$9928, arst={ }, srst={ }
  50 cells in clk=\sys_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$9931, arst={ }, srst={ }
  15 cells in clk=\sys_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$9925, arst={ }, srst={ }
  6 cells in clk=\sys_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$10081, arst={ }, srst={ }
  7 cells in clk=\sys_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$10078, arst={ }, srst={ }
  17 cells in clk=\sys_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$9919, arst={ }, srst={ }
  50 cells in clk=\sys_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$9922, arst={ }, srst={ }
  15 cells in clk=\sys_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$9916, arst={ }, srst={ }
  7 cells in clk=\sys_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$9937, arst={ }, srst={ }
  7 cells in clk=\sys_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$9934, arst={ }, srst={ }
  7 cells in clk=\sys_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$10075, arst={ }, srst={ }
  98 cells in clk=\sys_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$9907, arst={ }, srst={ }
  3 cells in clk=\sys_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$10072, arst={ }, srst={ }
  174 cells in clk=\sys_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$9910, arst={ }, srst={ }
  4 cells in clk=\sys_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$10069, arst={ }, srst={ }
  99 cells in clk=\sys_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$9913, arst={ }, srst={ }
  4 cells in clk=\sys_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$10066, arst={ }, srst={ }
  5 cells in clk=\sys_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$10063, arst={ }, srst={ }
  85 cells in clk=\sys_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$9943, arst={ }, srst={ }
  11 cells in clk=\sys_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$9946, arst={ }, srst={ }
  71 cells in clk=\sys_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$9898, arst={ }, srst={ }
  67 cells in clk=\sys_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$9901, arst={ }, srst={ }
  68 cells in clk=\sys_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$9895, arst={ }, srst={ }
  3 cells in clk=\sys_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$10060, arst={ }, srst={ }
  3 cells in clk=\sys_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$10057, arst={ }, srst={ }
  3 cells in clk=\sys_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$10054, arst={ }, srst={ }
  3 cells in clk=\sys_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$10051, arst={ }, srst={ }
  3 cells in clk=\sys_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$10048, arst={ }, srst={ }
  3 cells in clk=\sys_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$10045, arst={ }, srst={ }
  3 cells in clk=\sys_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$10042, arst={ }, srst={ }
  3 cells in clk=\sys_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$10039, arst={ }, srst={ }
  3 cells in clk=\sys_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$10036, arst={ }, srst={ }
  3 cells in clk=\sys_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$10033, arst={ }, srst={ }
  3 cells in clk=\sys_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$10030, arst={ }, srst={ }
  3 cells in clk=\sys_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$10027, arst={ }, srst={ }
  3 cells in clk=\sys_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$10024, arst={ }, srst={ }
  3 cells in clk=\sys_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$10021, arst={ }, srst={ }
  3 cells in clk=\sys_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$10018, arst={ }, srst={ }
  3 cells in clk=\sys_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$10015, arst={ }, srst={ }
  3 cells in clk=\sys_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$10012, arst={ }, srst={ }
  3 cells in clk=\sys_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$10009, arst={ }, srst={ }
  3 cells in clk=\sys_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$10006, arst={ }, srst={ }
  3 cells in clk=\sys_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$10003, arst={ }, srst={ }
  3 cells in clk=\sys_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$10000, arst={ }, srst={ }
  3 cells in clk=\sys_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$9997, arst={ }, srst={ }
  3 cells in clk=\sys_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$9994, arst={ }, srst={ }
  3 cells in clk=\sys_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$9991, arst={ }, srst={ }
  3 cells in clk=\sys_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$9988, arst={ }, srst={ }
  3 cells in clk=\sys_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$9985, arst={ }, srst={ }
  3 cells in clk=\sys_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$9982, arst={ }, srst={ }
  3 cells in clk=\sys_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$9979, arst={ }, srst={ }
  3 cells in clk=\sys_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$9976, arst={ }, srst={ }
  3 cells in clk=\sys_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$9973, arst={ }, srst={ }
  3 cells in clk=\sys_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$9970, arst={ }, srst={ }
  7 cells in clk=\sys_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$9967, arst={ }, srst={ }
  71 cells in clk=\sys_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$9892, arst={ }, srst={ }
  147 cells in clk=\sys_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$9940, arst={ }, srst={ }
  9 cells in clk=\sys_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$9904, arst={ }, srst={ }
  32 cells in clk=\sys_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$9889, arst={ }, srst={ }
  32 cells in clk=\sys_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$9886, arst={ }, srst={ }
  171 cells in clk=\sys_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$9883, arst={ }, srst={ }
  8 cells in clk=\sys_clk, en=!\main_uart_rx_fifo_do_read, arst={ }, srst={ }
  8 cells in clk=\sys_clk, en=!\main_uart_tx_fifo_do_read, arst={ }, srst={ }
  4985 cells in clk=\sys_clk, en={ }, arst={ }, srst={ }

  #logic partitions = 102

5.238.2. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk
Extracted 4985 gates and 6664 wires to a netlist network with 1677 inputs and 1286 outputs (dfl=1).

5.238.2.1. Executing ABC.
[Time = 0.84 sec.]

5.238.3. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by !$auto$fsm_map.cc:74:implement_pattern_cache$8032
Extracted 830 gates and 910 wires to a netlist network with 79 inputs and 259 outputs (dfl=1).

5.238.3.1. Executing ABC.
[Time = 0.10 sec.]

5.238.4. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $auto$opt_dff.cc:220:make_patterns_logic$8854
Extracted 503 gates and 837 wires to a netlist network with 332 inputs and 372 outputs (dfl=1).

5.238.4.1. Executing ABC.
[Time = 0.14 sec.]

5.238.5. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $flatten\picorv32.$logic_and$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1441$2485_Y
Extracted 545 gates and 632 wires to a netlist network with 86 inputs and 194 outputs (dfl=1).

5.238.5.1. Executing ABC.
[Time = 0.07 sec.]

5.238.6. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $auto$opt_dff.cc:220:make_patterns_logic$8808
Extracted 443 gates and 712 wires to a netlist network with 268 inputs and 331 outputs (dfl=1).

5.238.6.1. Executing ABC.
[Time = 0.07 sec.]

5.238.7. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$9958
Extracted 461 gates and 661 wires to a netlist network with 199 inputs and 225 outputs (dfl=1).

5.238.7.1. Executing ABC.
[Time = 0.09 sec.]

5.238.8. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $flatten\picorv32.$logic_and$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1035$2214_Y
Extracted 381 gates and 716 wires to a netlist network with 334 inputs and 265 outputs (dfl=1).

5.238.8.1. Executing ABC.
[Time = 0.11 sec.]

5.238.9. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $auto$opt_dff.cc:220:make_patterns_logic$8464
Extracted 333 gates and 530 wires to a netlist network with 196 inputs and 192 outputs (dfl=1).

5.238.9.1. Executing ABC.
[Time = 0.10 sec.]

5.238.10. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $auto$opt_dff.cc:220:make_patterns_logic$8454
Extracted 306 gates and 376 wires to a netlist network with 69 inputs and 210 outputs (dfl=1).

5.238.10.1. Executing ABC.
[Time = 0.08 sec.]

5.238.11. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$10162
Extracted 312 gates and 318 wires to a netlist network with 5 inputs and 68 outputs (dfl=1).

5.238.11.1. Executing ABC.
[Time = 0.12 sec.]

5.238.12. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by \picorv32.mem_xfer
Extracted 281 gates and 400 wires to a netlist network with 117 inputs and 173 outputs (dfl=1).

5.238.12.1. Executing ABC.
[Time = 0.08 sec.]

5.238.13. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$9910
Extracted 174 gates and 289 wires to a netlist network with 114 inputs and 128 outputs (dfl=1).

5.238.13.1. Executing ABC.
[Time = 0.07 sec.]

5.238.14. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$9883
Extracted 171 gates and 173 wires to a netlist network with 1 inputs and 22 outputs (dfl=1).

5.238.14.1. Executing ABC.
[Time = 0.06 sec.]

5.238.15. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$37218$auto$opt_dff.cc:195:make_patterns_logic$9940
Extracted 147 gates and 179 wires to a netlist network with 32 inputs and 95 outputs (dfl=1).

5.238.15.1. Executing ABC.
[Time = 0.08 sec.]

5.238.16. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$9955
Extracted 129 gates and 164 wires to a netlist network with 35 inputs and 97 outputs (dfl=1).

5.238.16.1. Executing ABC.
[Time = 0.06 sec.]

5.238.17. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$10093
Extracted 106 gates and 165 wires to a netlist network with 58 inputs and 39 outputs (dfl=1).

5.238.17.1. Executing ABC.
[Time = 0.09 sec.]

5.238.18. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$9913
Extracted 99 gates and 168 wires to a netlist network with 69 inputs and 97 outputs (dfl=1).

5.238.18.1. Executing ABC.
[Time = 0.06 sec.]

5.238.19. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$9907
Extracted 98 gates and 135 wires to a netlist network with 36 inputs and 66 outputs (dfl=1).

5.238.19.1. Executing ABC.
[Time = 0.06 sec.]

5.238.20. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $auto$opt_dff.cc:220:make_patterns_logic$8538
Extracted 80 gates and 116 wires to a netlist network with 36 inputs and 60 outputs (dfl=1).

5.238.20.1. Executing ABC.
[Time = 0.08 sec.]

5.238.21. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$9943
Extracted 85 gates and 159 wires to a netlist network with 74 inputs and 68 outputs (dfl=1).

5.238.21.1. Executing ABC.
[Time = 0.06 sec.]

5.238.22. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $auto$opt_dff.cc:220:make_patterns_logic$8443
Extracted 53 gates and 139 wires to a netlist network with 86 inputs and 34 outputs (dfl=1).

5.238.22.1. Executing ABC.
[Time = 0.07 sec.]

5.238.23. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$9952
Extracted 80 gates and 185 wires to a netlist network with 104 inputs and 72 outputs (dfl=1).

5.238.23.1. Executing ABC.
[Time = 0.08 sec.]

5.238.24. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$37218$auto$opt_dff.cc:195:make_patterns_logic$9892
Extracted 71 gates and 143 wires to a netlist network with 72 inputs and 67 outputs (dfl=1).

5.238.24.1. Executing ABC.
[Time = 0.08 sec.]

5.238.25. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$9898
Extracted 71 gates and 144 wires to a netlist network with 73 inputs and 67 outputs (dfl=1).

5.238.25.1. Executing ABC.
[Time = 0.09 sec.]

5.238.26. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $auto$opt_dff.cc:220:make_patterns_logic$8533
Extracted 68 gates and 108 wires to a netlist network with 39 inputs and 66 outputs (dfl=1).

5.238.26.1. Executing ABC.
[Time = 0.05 sec.]

5.238.27. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$9895
Extracted 68 gates and 168 wires to a netlist network with 100 inputs and 66 outputs (dfl=1).

5.238.27.1. Executing ABC.
[Time = 0.06 sec.]

5.238.28. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$9901
Extracted 67 gates and 103 wires to a netlist network with 36 inputs and 65 outputs (dfl=1).

5.238.28.1. Executing ABC.
[Time = 0.04 sec.]

5.238.29. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$9931
Extracted 50 gates and 54 wires to a netlist network with 3 inputs and 9 outputs (dfl=1).

5.238.29.1. Executing ABC.
[Time = 0.07 sec.]

5.238.30. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$9922
Extracted 50 gates and 54 wires to a netlist network with 3 inputs and 9 outputs (dfl=1).

5.238.30.1. Executing ABC.
[Time = 0.07 sec.]

5.238.31. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$10171
Extracted 46 gates and 77 wires to a netlist network with 30 inputs and 27 outputs (dfl=1).

5.238.31.1. Executing ABC.
[Time = 0.07 sec.]

5.238.32. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$9880
Extracted 44 gates and 73 wires to a netlist network with 28 inputs and 9 outputs (dfl=1).

5.238.32.1. Executing ABC.
[Time = 0.07 sec.]

5.238.33. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $auto$opt_dff.cc:220:make_patterns_logic$8833
Extracted 42 gates and 80 wires to a netlist network with 38 inputs and 22 outputs (dfl=1).

5.238.33.1. Executing ABC.
[Time = 0.06 sec.]

5.238.34. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$37218$flatten\picorv32.\genblk1.genblk1.pcpi_mul.$0\pcpi_ready[0:0]
Extracted 32 gates and 64 wires to a netlist network with 32 inputs and 32 outputs (dfl=1).

5.238.34.1. Executing ABC.
[Time = 0.08 sec.]

5.238.35. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$37218$auto$opt_dff.cc:195:make_patterns_logic$9886
Extracted 32 gates and 64 wires to a netlist network with 32 inputs and 32 outputs (dfl=1).

5.238.35.1. Executing ABC.
[Time = 0.05 sec.]

5.238.36. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$37218$auto$opt_dff.cc:195:make_patterns_logic$9889
Extracted 32 gates and 64 wires to a netlist network with 32 inputs and 32 outputs (dfl=1).

5.238.36.1. Executing ABC.
[Time = 0.07 sec.]

5.238.37. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $auto$opt_dff.cc:220:make_patterns_logic$8527
Extracted 30 gates and 43 wires to a netlist network with 12 inputs and 9 outputs (dfl=1).

5.238.37.1. Executing ABC.
[Time = 0.08 sec.]

5.238.38. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by !$abc$37218$auto$simplemap.cc:240:simplemap_eqne$27259[1]
Extracted 28 gates and 38 wires to a netlist network with 9 inputs and 9 outputs (dfl=1).

5.238.38.1. Executing ABC.
[Time = 0.07 sec.]

5.238.39. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$9949
Extracted 26 gates and 29 wires to a netlist network with 2 inputs and 6 outputs (dfl=1).

5.238.39.1. Executing ABC.
[Time = 0.08 sec.]

5.238.40. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $auto$opt_dff.cc:220:make_patterns_logic$8549
Extracted 26 gates and 42 wires to a netlist network with 14 inputs and 9 outputs (dfl=1).

5.238.40.1. Executing ABC.
[Time = 0.06 sec.]

5.238.41. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$10165
Extracted 22 gates and 41 wires to a netlist network with 17 inputs and 18 outputs (dfl=1).

5.238.41.1. Executing ABC.
[Time = 0.10 sec.]

5.238.42. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$10090
Extracted 21 gates and 40 wires to a netlist network with 18 inputs and 3 outputs (dfl=1).

5.238.42.1. Executing ABC.
[Time = 0.08 sec.]

5.238.43. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$9877
Extracted 20 gates and 37 wires to a netlist network with 16 inputs and 14 outputs (dfl=1).

5.238.43.1. Executing ABC.
[Time = 0.06 sec.]

5.238.44. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$9928
Extracted 18 gates and 24 wires to a netlist network with 5 inputs and 6 outputs (dfl=1).

5.238.44.1. Executing ABC.
[Time = 0.06 sec.]

5.238.45. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$9919
Extracted 17 gates and 22 wires to a netlist network with 4 inputs and 7 outputs (dfl=1).

5.238.45.1. Executing ABC.
[Time = 0.07 sec.]

5.238.46. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $auto$opt_dff.cc:220:make_patterns_logic$8663
Extracted 17 gates and 30 wires to a netlist network with 12 inputs and 8 outputs (dfl=1).

5.238.46.1. Executing ABC.
[Time = 0.05 sec.]

5.238.47. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$9856
Extracted 17 gates and 36 wires to a netlist network with 17 inputs and 7 outputs (dfl=1).

5.238.47.1. Executing ABC.
[Time = 0.06 sec.]

5.238.48. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$9925
Extracted 15 gates and 18 wires to a netlist network with 2 inputs and 5 outputs (dfl=1).

5.238.48.1. Executing ABC.
[Time = 0.08 sec.]

5.238.49. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$9916
Extracted 15 gates and 18 wires to a netlist network with 2 inputs and 5 outputs (dfl=1).

5.238.49.1. Executing ABC.
[Time = 0.07 sec.]

5.238.50. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$9859
Extracted 14 gates and 28 wires to a netlist network with 13 inputs and 5 outputs (dfl=1).

5.238.50.1. Executing ABC.
[Time = 0.07 sec.]

5.238.51. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$9946
Extracted 11 gates and 22 wires to a netlist network with 10 inputs and 8 outputs (dfl=1).

5.238.51.1. Executing ABC.
[Time = 0.12 sec.]

5.238.52. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$37218$auto$opt_dff.cc:195:make_patterns_logic$9904
Extracted 9 gates and 15 wires to a netlist network with 5 inputs and 9 outputs (dfl=1).

5.238.52.1. Executing ABC.
[Time = 0.10 sec.]

5.238.53. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$9868
Extracted 8 gates and 16 wires to a netlist network with 7 inputs and 7 outputs (dfl=1).

5.238.53.1. Executing ABC.
[Time = 0.08 sec.]

5.238.54. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by !$abc$37218$main_uart_tx_fifo_do_read
Extracted 8 gates and 16 wires to a netlist network with 8 inputs and 8 outputs (dfl=1).

5.238.54.1. Executing ABC.
[Time = 0.05 sec.]

5.238.55. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by !$abc$37218$main_uart_rx_fifo_do_read
Extracted 8 gates and 16 wires to a netlist network with 8 inputs and 8 outputs (dfl=1).

5.238.55.1. Executing ABC.
[Time = 0.05 sec.]

5.238.56. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$10075
Extracted 7 gates and 14 wires to a netlist network with 6 inputs and 4 outputs (dfl=1).

5.238.56.1. Executing ABC.
[Time = 0.07 sec.]

5.238.57. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$9934
Extracted 7 gates and 13 wires to a netlist network with 6 inputs and 5 outputs (dfl=1).

5.238.57.1. Executing ABC.
[Time = 0.06 sec.]

5.238.58. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$9937
Extracted 7 gates and 14 wires to a netlist network with 6 inputs and 6 outputs (dfl=1).

5.238.58.1. Executing ABC.
[Time = 0.06 sec.]

5.238.59. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$10078
Extracted 7 gates and 13 wires to a netlist network with 5 inputs and 5 outputs (dfl=1).

5.238.59.1. Executing ABC.
[Time = 0.07 sec.]

5.238.60. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$10087
Extracted 7 gates and 14 wires to a netlist network with 6 inputs and 4 outputs (dfl=1).

5.238.60.1. Executing ABC.
[Time = 0.08 sec.]

5.238.61. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$37218$auto$opt_dff.cc:195:make_patterns_logic$9967
Extracted 7 gates and 14 wires to a netlist network with 7 inputs and 5 outputs (dfl=1).

5.238.61.1. Executing ABC.
[Time = 0.06 sec.]

5.238.62. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$9853
Extracted 6 gates and 12 wires to a netlist network with 5 inputs and 4 outputs (dfl=1).

5.238.62.1. Executing ABC.
[Time = 0.06 sec.]

5.238.63. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $auto$opt_dff.cc:220:make_patterns_logic$8674
Extracted 6 gates and 14 wires to a netlist network with 7 inputs and 3 outputs (dfl=1).

5.238.63.1. Executing ABC.
[Time = 0.06 sec.]

5.238.64. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$10168
Extracted 6 gates and 12 wires to a netlist network with 5 inputs and 4 outputs (dfl=1).

5.238.64.1. Executing ABC.
[Time = 0.07 sec.]

5.238.65. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$10159
Extracted 6 gates and 12 wires to a netlist network with 5 inputs and 3 outputs (dfl=1).

5.238.65.1. Executing ABC.
[Time = 0.07 sec.]

5.238.66. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$10081
Extracted 6 gates and 12 wires to a netlist network with 5 inputs and 4 outputs (dfl=1).

5.238.66.1. Executing ABC.
[Time = 0.07 sec.]

5.238.67. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$10180
Extracted 5 gates and 11 wires to a netlist network with 5 inputs and 2 outputs (dfl=1).

5.238.67.1. Executing ABC.
[Time = 0.09 sec.]

5.238.68. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$10063
Extracted 5 gates and 10 wires to a netlist network with 5 inputs and 3 outputs (dfl=1).

5.238.68.1. Executing ABC.
[Time = 0.06 sec.]

5.238.69. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$10084
Extracted 5 gates and 9 wires to a netlist network with 3 inputs and 3 outputs (dfl=1).

5.238.69.1. Executing ABC.
[Time = 0.07 sec.]

5.238.70. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$10069
Extracted 4 gates and 9 wires to a netlist network with 5 inputs and 3 outputs (dfl=1).

5.238.70.1. Executing ABC.
[Time = 0.05 sec.]

5.238.71. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$10066
Extracted 4 gates and 9 wires to a netlist network with 5 inputs and 2 outputs (dfl=1).

5.238.71.1. Executing ABC.
[Time = 0.08 sec.]

5.238.72. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$37218$auto$opt_dff.cc:195:make_patterns_logic$10057
Extracted 3 gates and 6 wires to a netlist network with 3 inputs and 3 outputs (dfl=1).

5.238.72.1. Executing ABC.
[Time = 0.06 sec.]

5.238.73. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$37218$auto$opt_dff.cc:195:make_patterns_logic$9991
Extracted 3 gates and 6 wires to a netlist network with 3 inputs and 3 outputs (dfl=1).

5.238.73.1. Executing ABC.
[Time = 0.08 sec.]

5.238.74. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$37218$auto$opt_dff.cc:195:make_patterns_logic$9988
Extracted 3 gates and 6 wires to a netlist network with 3 inputs and 3 outputs (dfl=1).

5.238.74.1. Executing ABC.
[Time = 0.08 sec.]

5.238.75. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$37218$auto$opt_dff.cc:195:make_patterns_logic$9985
Extracted 3 gates and 6 wires to a netlist network with 3 inputs and 3 outputs (dfl=1).

5.238.75.1. Executing ABC.
[Time = 0.06 sec.]

5.238.76. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$37218$auto$opt_dff.cc:195:make_patterns_logic$9982
Extracted 3 gates and 6 wires to a netlist network with 3 inputs and 3 outputs (dfl=1).

5.238.76.1. Executing ABC.
[Time = 0.06 sec.]

5.238.77. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$37218$auto$opt_dff.cc:195:make_patterns_logic$9979
Extracted 3 gates and 6 wires to a netlist network with 3 inputs and 3 outputs (dfl=1).

5.238.77.1. Executing ABC.
[Time = 0.07 sec.]

5.238.78. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$37218$auto$opt_dff.cc:195:make_patterns_logic$9976
Extracted 3 gates and 6 wires to a netlist network with 3 inputs and 3 outputs (dfl=1).

5.238.78.1. Executing ABC.
[Time = 0.07 sec.]

5.238.79. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$37218$auto$opt_dff.cc:195:make_patterns_logic$9973
Extracted 3 gates and 6 wires to a netlist network with 3 inputs and 3 outputs (dfl=1).

5.238.79.1. Executing ABC.
[Time = 0.06 sec.]

5.238.80. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$37218$auto$opt_dff.cc:195:make_patterns_logic$9970
Extracted 3 gates and 6 wires to a netlist network with 3 inputs and 3 outputs (dfl=1).

5.238.80.1. Executing ABC.
[Time = 0.06 sec.]

5.238.81. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$37218$auto$opt_dff.cc:195:make_patterns_logic$10054
Extracted 3 gates and 6 wires to a netlist network with 3 inputs and 3 outputs (dfl=1).

5.238.81.1. Executing ABC.
[Time = 0.06 sec.]

5.238.82. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$37218$auto$opt_dff.cc:195:make_patterns_logic$9994
Extracted 3 gates and 6 wires to a netlist network with 3 inputs and 3 outputs (dfl=1).

5.238.82.1. Executing ABC.
[Time = 0.10 sec.]

5.238.83. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$37218$auto$opt_dff.cc:195:make_patterns_logic$10060
Extracted 3 gates and 6 wires to a netlist network with 3 inputs and 3 outputs (dfl=1).

5.238.83.1. Executing ABC.
[Time = 0.11 sec.]

5.238.84. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$10072
Extracted 3 gates and 8 wires to a netlist network with 5 inputs and 3 outputs (dfl=1).

5.238.84.1. Executing ABC.
[Time = 0.10 sec.]

5.238.85. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$37218$auto$opt_dff.cc:195:make_patterns_logic$10021
Extracted 3 gates and 6 wires to a netlist network with 3 inputs and 3 outputs (dfl=1).

5.238.85.1. Executing ABC.
[Time = 0.11 sec.]

5.238.86. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$37218$auto$opt_dff.cc:195:make_patterns_logic$10048
Extracted 3 gates and 6 wires to a netlist network with 3 inputs and 3 outputs (dfl=1).

5.238.86.1. Executing ABC.
[Time = 0.06 sec.]

5.238.87. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$37218$auto$opt_dff.cc:195:make_patterns_logic$10045
Extracted 3 gates and 6 wires to a netlist network with 3 inputs and 3 outputs (dfl=1).

5.238.87.1. Executing ABC.
[Time = 0.05 sec.]

5.238.88. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$37218$auto$opt_dff.cc:195:make_patterns_logic$10042
Extracted 3 gates and 6 wires to a netlist network with 3 inputs and 3 outputs (dfl=1).

5.238.88.1. Executing ABC.
[Time = 0.10 sec.]

5.238.89. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$37218$auto$opt_dff.cc:195:make_patterns_logic$10039
Extracted 3 gates and 6 wires to a netlist network with 3 inputs and 3 outputs (dfl=1).

5.238.89.1. Executing ABC.
[Time = 0.06 sec.]

5.238.90. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$37218$auto$opt_dff.cc:195:make_patterns_logic$10036
Extracted 3 gates and 6 wires to a netlist network with 3 inputs and 3 outputs (dfl=1).

5.238.90.1. Executing ABC.
[Time = 0.06 sec.]

5.238.91. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$37218$auto$opt_dff.cc:195:make_patterns_logic$10033
Extracted 3 gates and 6 wires to a netlist network with 3 inputs and 3 outputs (dfl=1).

5.238.91.1. Executing ABC.
[Time = 0.06 sec.]

5.238.92. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$37218$auto$opt_dff.cc:195:make_patterns_logic$10030
Extracted 3 gates and 6 wires to a netlist network with 3 inputs and 3 outputs (dfl=1).

5.238.92.1. Executing ABC.
[Time = 0.06 sec.]

5.238.93. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$37218$auto$opt_dff.cc:195:make_patterns_logic$10027
Extracted 3 gates and 6 wires to a netlist network with 3 inputs and 3 outputs (dfl=1).

5.238.93.1. Executing ABC.
[Time = 0.06 sec.]

5.238.94. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$37218$auto$opt_dff.cc:195:make_patterns_logic$10024
Extracted 3 gates and 6 wires to a netlist network with 3 inputs and 3 outputs (dfl=1).

5.238.94.1. Executing ABC.
[Time = 0.09 sec.]

5.238.95. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$37218$auto$opt_dff.cc:195:make_patterns_logic$10051
Extracted 3 gates and 6 wires to a netlist network with 3 inputs and 3 outputs (dfl=1).

5.238.95.1. Executing ABC.
[Time = 0.06 sec.]

5.238.96. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$37218$auto$opt_dff.cc:195:make_patterns_logic$10018
Extracted 3 gates and 6 wires to a netlist network with 3 inputs and 3 outputs (dfl=1).

5.238.96.1. Executing ABC.
[Time = 0.09 sec.]

5.238.97. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$37218$auto$opt_dff.cc:195:make_patterns_logic$10015
Extracted 3 gates and 6 wires to a netlist network with 3 inputs and 3 outputs (dfl=1).

5.238.97.1. Executing ABC.
[Time = 0.06 sec.]

5.238.98. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$37218$auto$opt_dff.cc:195:make_patterns_logic$10012
Extracted 3 gates and 6 wires to a netlist network with 3 inputs and 3 outputs (dfl=1).

5.238.98.1. Executing ABC.
[Time = 0.06 sec.]

5.238.99. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$37218$auto$opt_dff.cc:195:make_patterns_logic$10009
Extracted 3 gates and 6 wires to a netlist network with 3 inputs and 3 outputs (dfl=1).

5.238.99.1. Executing ABC.
[Time = 0.06 sec.]

5.238.100. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$37218$auto$opt_dff.cc:195:make_patterns_logic$10006
Extracted 3 gates and 6 wires to a netlist network with 3 inputs and 3 outputs (dfl=1).

5.238.100.1. Executing ABC.
[Time = 0.06 sec.]

5.238.101. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$37218$auto$opt_dff.cc:195:make_patterns_logic$10003
Extracted 3 gates and 6 wires to a netlist network with 3 inputs and 3 outputs (dfl=1).

5.238.101.1. Executing ABC.
[Time = 0.06 sec.]

5.238.102. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$37218$auto$opt_dff.cc:195:make_patterns_logic$10000
Extracted 3 gates and 6 wires to a netlist network with 3 inputs and 3 outputs (dfl=1).

5.238.102.1. Executing ABC.
[Time = 0.11 sec.]

5.238.103. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$37218$auto$opt_dff.cc:195:make_patterns_logic$9997
Extracted 3 gates and 6 wires to a netlist network with 3 inputs and 3 outputs (dfl=1).

5.238.103.1. Executing ABC.
[Time = 0.08 sec.]

5.239. Executing OPT_EXPR pass (perform const folding).
Optimizing module sim.
<suppressed ~149 debug messages>

5.240. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sim'.
<suppressed ~222 debug messages>
Removed a total of 74 cells.

5.241. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \sim..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

5.242. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \sim.
Performed a total of 0 changes.

5.243. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sim'.
Removed a total of 0 cells.

5.244. Executing OPT_SHARE pass.
    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$37218$auto$blifparse.cc:396:parse_blif$38372 in front of them:
        $abc$43556$auto$blifparse.cc:396:parse_blif$43655
        $abc$43556$auto$blifparse.cc:396:parse_blif$43642

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$37218$auto$blifparse.cc:396:parse_blif$39313 in front of them:
        $abc$37218$auto$blifparse.cc:396:parse_blif$39295
        $abc$37218$auto$blifparse.cc:396:parse_blif$39312

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$49920$auto$blifparse.cc:396:parse_blif$49941 in front of them:
        $abc$49920$auto$blifparse.cc:396:parse_blif$49940
        $abc$49920$auto$blifparse.cc:396:parse_blif$49939

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$49880$auto$blifparse.cc:396:parse_blif$49901 in front of them:
        $abc$49880$auto$blifparse.cc:396:parse_blif$49900
        $abc$49880$auto$blifparse.cc:396:parse_blif$49899

5.245. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1949, #solve=0, #remove=0, time=0.14 sec.]

5.246. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sim..
Removed 0 unused cells and 13531 unused wires.
<suppressed ~79 debug messages>

5.247. Executing OPT_EXPR pass (perform const folding).
Optimizing module sim.
<suppressed ~4 debug messages>

5.248. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \sim..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

5.249. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \sim.
Performed a total of 0 changes.

5.250. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sim'.
Removed a total of 0 cells.

5.251. Executing OPT_SHARE pass.

5.252. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1949, #solve=0, #remove=0, time=0.13 sec.]

5.253. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sim..
Removed 0 unused cells and 4 unused wires.
<suppressed ~1 debug messages>

5.254. Executing OPT_EXPR pass (perform const folding).
Optimizing module sim.

RUN-OPT ITERATIONS DONE : 2

ABC-DFF iteration : 2

5.255. Executing ABC pass (technology mapping using ABC).

5.255.1. Summary of detected clock domains:
  7 cells in clk=\sys_clk, en=$abc$37218$auto$opt_dff.cc:195:make_patterns_logic$9997, arst={ }, srst={ }
  7 cells in clk=\sys_clk, en=$abc$37218$auto$opt_dff.cc:195:make_patterns_logic$10000, arst={ }, srst={ }
  7 cells in clk=\sys_clk, en=$abc$37218$auto$opt_dff.cc:195:make_patterns_logic$10003, arst={ }, srst={ }
  7 cells in clk=\sys_clk, en=$abc$37218$auto$opt_dff.cc:195:make_patterns_logic$10006, arst={ }, srst={ }
  7 cells in clk=\sys_clk, en=$abc$37218$auto$opt_dff.cc:195:make_patterns_logic$10009, arst={ }, srst={ }
  7 cells in clk=\sys_clk, en=$abc$37218$auto$opt_dff.cc:195:make_patterns_logic$10012, arst={ }, srst={ }
  7 cells in clk=\sys_clk, en=$abc$37218$auto$opt_dff.cc:195:make_patterns_logic$10015, arst={ }, srst={ }
  7 cells in clk=\sys_clk, en=$abc$37218$auto$opt_dff.cc:195:make_patterns_logic$10018, arst={ }, srst={ }
  7 cells in clk=\sys_clk, en=$abc$37218$auto$opt_dff.cc:195:make_patterns_logic$10051, arst={ }, srst={ }
  7 cells in clk=\sys_clk, en=$abc$37218$auto$opt_dff.cc:195:make_patterns_logic$10024, arst={ }, srst={ }
  7 cells in clk=\sys_clk, en=$abc$37218$auto$opt_dff.cc:195:make_patterns_logic$10027, arst={ }, srst={ }
  7 cells in clk=\sys_clk, en=$abc$37218$auto$opt_dff.cc:195:make_patterns_logic$10030, arst={ }, srst={ }
  7 cells in clk=\sys_clk, en=$abc$37218$auto$opt_dff.cc:195:make_patterns_logic$10033, arst={ }, srst={ }
  7 cells in clk=\sys_clk, en=$abc$37218$auto$opt_dff.cc:195:make_patterns_logic$10036, arst={ }, srst={ }
  7 cells in clk=\sys_clk, en=$abc$37218$auto$opt_dff.cc:195:make_patterns_logic$10039, arst={ }, srst={ }
  7 cells in clk=\sys_clk, en=$abc$37218$auto$opt_dff.cc:195:make_patterns_logic$10042, arst={ }, srst={ }
  7 cells in clk=\sys_clk, en=$abc$37218$auto$opt_dff.cc:195:make_patterns_logic$10045, arst={ }, srst={ }
  7 cells in clk=\sys_clk, en=$abc$37218$auto$opt_dff.cc:195:make_patterns_logic$10048, arst={ }, srst={ }
  7 cells in clk=\sys_clk, en=$abc$37218$auto$opt_dff.cc:195:make_patterns_logic$10021, arst={ }, srst={ }
  4 cells in clk=\sys_clk, en=$abc$51007$auto$opt_dff.cc:195:make_patterns_logic$10072, arst={ }, srst={ }
  7 cells in clk=\sys_clk, en=$abc$37218$auto$opt_dff.cc:195:make_patterns_logic$10060, arst={ }, srst={ }
  7 cells in clk=\sys_clk, en=$abc$37218$auto$opt_dff.cc:195:make_patterns_logic$9994, arst={ }, srst={ }
  7 cells in clk=\sys_clk, en=$abc$37218$auto$opt_dff.cc:195:make_patterns_logic$10054, arst={ }, srst={ }
  7 cells in clk=\sys_clk, en=$abc$37218$auto$opt_dff.cc:195:make_patterns_logic$9970, arst={ }, srst={ }
  7 cells in clk=\sys_clk, en=$abc$37218$auto$opt_dff.cc:195:make_patterns_logic$9973, arst={ }, srst={ }
  7 cells in clk=\sys_clk, en=$abc$37218$auto$opt_dff.cc:195:make_patterns_logic$9976, arst={ }, srst={ }
  7 cells in clk=\sys_clk, en=$abc$37218$auto$opt_dff.cc:195:make_patterns_logic$9979, arst={ }, srst={ }
  7 cells in clk=\sys_clk, en=$abc$37218$auto$opt_dff.cc:195:make_patterns_logic$9982, arst={ }, srst={ }
  7 cells in clk=\sys_clk, en=$abc$37218$auto$opt_dff.cc:195:make_patterns_logic$9985, arst={ }, srst={ }
  7 cells in clk=\sys_clk, en=$abc$37218$auto$opt_dff.cc:195:make_patterns_logic$9988, arst={ }, srst={ }
  7 cells in clk=\sys_clk, en=$abc$37218$auto$opt_dff.cc:195:make_patterns_logic$9991, arst={ }, srst={ }
  7 cells in clk=\sys_clk, en=$abc$37218$auto$opt_dff.cc:195:make_patterns_logic$10057, arst={ }, srst={ }
  6 cells in clk=\sys_clk, en=$abc$50928$auto$opt_dff.cc:195:make_patterns_logic$10066, arst={ }, srst={ }
  3 cells in clk=\sys_clk, en=$abc$50921$auto$opt_dff.cc:195:make_patterns_logic$10069, arst={ }, srst={ }
  5 cells in clk=\sys_clk, en=$abc$50914$auto$opt_dff.cc:195:make_patterns_logic$10084, arst={ }, srst={ }
  37 cells in clk=\sys_clk, en=$abc$50906$auto$opt_dff.cc:195:make_patterns_logic$10063, arst={ }, srst={ }
  37 cells in clk=\sys_clk, en=$abc$50899$auto$opt_dff.cc:195:make_patterns_logic$10180, arst={ }, srst={ }
  6 cells in clk=\sys_clk, en=$abc$50891$auto$opt_dff.cc:195:make_patterns_logic$10081, arst={ }, srst={ }
  7 cells in clk=\sys_clk, en=$abc$50883$auto$opt_dff.cc:195:make_patterns_logic$10159, arst={ }, srst={ }
  39 cells in clk=\sys_clk, en=$abc$50875$auto$opt_dff.cc:195:make_patterns_logic$10168, arst={ }, srst={ }
  7 cells in clk=\sys_clk, en=$abc$50867$auto$opt_dff.cc:220:make_patterns_logic$8674, arst={ }, srst={ }
  7 cells in clk=\sys_clk, en=$abc$50859$auto$opt_dff.cc:195:make_patterns_logic$9853, arst={ }, srst={ }
  13 cells in clk=\sys_clk, en=$abc$37218$auto$opt_dff.cc:195:make_patterns_logic$9967, arst={ }, srst={ }
  7 cells in clk=\sys_clk, en=$abc$50840$auto$opt_dff.cc:195:make_patterns_logic$10087, arst={ }, srst={ }
  8 cells in clk=\sys_clk, en=$abc$50831$auto$opt_dff.cc:195:make_patterns_logic$10078, arst={ }, srst={ }
  6 cells in clk=\sys_clk, en=$abc$50819$auto$opt_dff.cc:195:make_patterns_logic$9937, arst={ }, srst={ }
  6 cells in clk=\sys_clk, en=$abc$50807$auto$opt_dff.cc:195:make_patterns_logic$9934, arst={ }, srst={ }
  5 cells in clk=\sys_clk, en=$abc$50798$auto$opt_dff.cc:195:make_patterns_logic$10075, arst={ }, srst={ }
  18 cells in clk=\sys_clk, en=!\main_uart_rx_fifo_do_read, arst={ }, srst={ }
  18 cells in clk=\sys_clk, en=!\main_uart_tx_fifo_do_read, arst={ }, srst={ }
  10 cells in clk=\sys_clk, en=$abc$50738$auto$opt_dff.cc:195:make_patterns_logic$9868, arst={ }, srst={ }
  16 cells in clk=\sys_clk, en=$abc$37218$auto$opt_dff.cc:195:make_patterns_logic$9904, arst={ }, srst={ }
  7 cells in clk=\sys_clk, en=$abc$50705$auto$opt_dff.cc:195:make_patterns_logic$9946, arst={ }, srst={ }
  50 cells in clk=\sys_clk, en=$abc$50688$auto$opt_dff.cc:195:make_patterns_logic$9859, arst={ }, srst={ }
  15 cells in clk=\sys_clk, en=$abc$50669$auto$opt_dff.cc:195:make_patterns_logic$9916, arst={ }, srst={ }
  14 cells in clk=\sys_clk, en=$abc$50650$auto$opt_dff.cc:195:make_patterns_logic$9925, arst={ }, srst={ }
  18 cells in clk=\sys_clk, en=$abc$50631$auto$opt_dff.cc:195:make_patterns_logic$9856, arst={ }, srst={ }
  17 cells in clk=\sys_clk, en=$abc$50608$auto$opt_dff.cc:220:make_patterns_logic$8663, arst={ }, srst={ }
  16 cells in clk=\sys_clk, en=$abc$50587$auto$opt_dff.cc:195:make_patterns_logic$9919, arst={ }, srst={ }
  17 cells in clk=\sys_clk, en=$abc$50565$auto$opt_dff.cc:195:make_patterns_logic$9928, arst={ }, srst={ }
  20 cells in clk=\sys_clk, en=$abc$50543$auto$opt_dff.cc:195:make_patterns_logic$9877, arst={ }, srst={ }
  20 cells in clk=\sys_clk, en=$abc$50521$auto$opt_dff.cc:195:make_patterns_logic$10090, arst={ }, srst={ }
  30 cells in clk=\sys_clk, en=$abc$50498$auto$opt_dff.cc:195:make_patterns_logic$10165, arst={ }, srst={ }
  24 cells in clk=\sys_clk, en=$abc$50475$auto$opt_dff.cc:220:make_patterns_logic$8549, arst={ }, srst={ }
  17 cells in clk=\sys_clk, en=$abc$50452$auto$opt_dff.cc:195:make_patterns_logic$9949, arst={ }, srst={ }
  28 cells in clk=\sys_clk, en=!$abc$37218$auto$simplemap.cc:240:simplemap_eqne$27259[1], arst={ }, srst={ }
  28 cells in clk=\sys_clk, en=$abc$50387$auto$opt_dff.cc:220:make_patterns_logic$8527, arst={ }, srst={ }
  95 cells in clk=\sys_clk, en=$abc$37218$auto$opt_dff.cc:195:make_patterns_logic$9889, arst={ }, srst={ }
  36 cells in clk=\sys_clk, en=$abc$37218$auto$opt_dff.cc:195:make_patterns_logic$9886, arst={ }, srst={ }
  97 cells in clk=\sys_clk, en=$abc$37218$flatten\picorv32.\genblk1.genblk1.pcpi_mul.$0\pcpi_ready[0:0], arst={ }, srst={ }
  44 cells in clk=\sys_clk, en=$abc$50054$auto$opt_dff.cc:220:make_patterns_logic$8833, arst={ }, srst={ }
  41 cells in clk=\sys_clk, en=$abc$50009$auto$opt_dff.cc:195:make_patterns_logic$9880, arst={ }, srst={ }
  70 cells in clk=\sys_clk, en=$abc$49960$auto$opt_dff.cc:195:make_patterns_logic$10171, arst={ }, srst={ }
  33 cells in clk=\sys_clk, en=$abc$49920$auto$opt_dff.cc:195:make_patterns_logic$9922, arst={ }, srst={ }
  33 cells in clk=\sys_clk, en=$abc$49880$auto$opt_dff.cc:195:make_patterns_logic$9931, arst={ }, srst={ }
  67 cells in clk=\sys_clk, en=$abc$49748$auto$opt_dff.cc:195:make_patterns_logic$9901, arst={ }, srst={ }
  103 cells in clk=\sys_clk, en=$abc$49615$auto$opt_dff.cc:195:make_patterns_logic$9895, arst={ }, srst={ }
  93 cells in clk=\sys_clk, en=$abc$49482$auto$opt_dff.cc:220:make_patterns_logic$8533, arst={ }, srst={ }
  35 cells in clk=\sys_clk, en=$abc$49346$auto$opt_dff.cc:195:make_patterns_logic$9898, arst={ }, srst={ }
  67 cells in clk=\sys_clk, en=$abc$37218$auto$opt_dff.cc:195:make_patterns_logic$9892, arst={ }, srst={ }
  107 cells in clk=\sys_clk, en=$abc$49132$auto$opt_dff.cc:195:make_patterns_logic$9952, arst={ }, srst={ }
  147 cells in clk=\sys_clk, en=$abc$49077$auto$opt_dff.cc:220:make_patterns_logic$8443, arst={ }, srst={ }
  80 cells in clk=\sys_clk, en=$abc$48940$auto$opt_dff.cc:195:make_patterns_logic$9943, arst={ }, srst={ }
  112 cells in clk=\sys_clk, en=$abc$48802$auto$opt_dff.cc:220:make_patterns_logic$8538, arst={ }, srst={ }
  101 cells in clk=\sys_clk, en=$abc$48671$auto$opt_dff.cc:195:make_patterns_logic$9907, arst={ }, srst={ }
  71 cells in clk=\sys_clk, en=$abc$48507$auto$opt_dff.cc:195:make_patterns_logic$9913, arst={ }, srst={ }
  148 cells in clk=\sys_clk, en=$abc$37218$auto$opt_dff.cc:195:make_patterns_logic$10093, arst={ }, srst={ }
  161 cells in clk=\sys_clk, en=$abc$48217$auto$opt_dff.cc:195:make_patterns_logic$9955, arst={ }, srst={ }
  229 cells in clk=\sys_clk, en=$abc$37218$auto$opt_dff.cc:195:make_patterns_logic$9940, arst={ }, srst={ }
  102 cells in clk=\sys_clk, en=$abc$47887$auto$opt_dff.cc:195:make_patterns_logic$9883, arst={ }, srst={ }
  152 cells in clk=\sys_clk, en=$abc$47648$auto$opt_dff.cc:195:make_patterns_logic$9910, arst={ }, srst={ }
  268 cells in clk=\sys_clk, en=\picorv32.mem_xfer, arst={ }, srst={ }
  343 cells in clk=\sys_clk, en=$abc$46931$auto$opt_dff.cc:195:make_patterns_logic$10162, arst={ }, srst={ }
  334 cells in clk=\sys_clk, en=$abc$46528$auto$opt_dff.cc:220:make_patterns_logic$8454, arst={ }, srst={ }
  365 cells in clk=\sys_clk, en=$abc$46134$auto$opt_dff.cc:220:make_patterns_logic$8464, arst={ }, srst={ }
  590 cells in clk=\sys_clk, en=$abc$45649$flatten\picorv32.$logic_and$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1035$2214_Y, arst={ }, srst={ }
  363 cells in clk=\sys_clk, en=$abc$37218$auto$opt_dff.cc:195:make_patterns_logic$9958, arst={ }, srst={ }
  291 cells in clk=\sys_clk, en=$abc$44647$auto$opt_dff.cc:220:make_patterns_logic$8808, arst={ }, srst={ }
  506 cells in clk=\sys_clk, en=$abc$37218$flatten\picorv32.$logic_and$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1441$2485_Y, arst={ }, srst={ }
  536 cells in clk=\sys_clk, en=$abc$43556$auto$opt_dff.cc:220:make_patterns_logic$8854, arst={ }, srst={ }
  812 cells in clk=\sys_clk, en=!$abc$37218$auto$fsm_map.cc:74:implement_pattern_cache$8032, arst={ }, srst={ }
  4044 cells in clk=\sys_clk, en={ }, arst={ }, srst={ }

  #logic partitions = 102

5.255.2. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk
Extracted 4043 gates and 5519 wires to a netlist network with 1475 inputs and 1112 outputs (dfl=1).

5.255.2.1. Executing ABC.
[Time = 0.69 sec.]

5.255.3. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by !$abc$37218$auto$fsm_map.cc:74:implement_pattern_cache$8032
Extracted 812 gates and 885 wires to a netlist network with 73 inputs and 217 outputs (dfl=1).

5.255.3.1. Executing ABC.
[Time = 0.12 sec.]

5.255.4. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$45649$flatten\picorv32.$logic_and$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1035$2214_Y
Extracted 525 gates and 1038 wires to a netlist network with 513 inputs and 354 outputs (dfl=1).

5.255.4.1. Executing ABC.
[Time = 0.09 sec.]

5.255.5. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$43556$auto$opt_dff.cc:220:make_patterns_logic$8854
Extracted 407 gates and 679 wires to a netlist network with 272 inputs and 307 outputs (dfl=1).

5.255.5.1. Executing ABC.
[Time = 0.09 sec.]

5.255.6. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$37218$flatten\picorv32.$logic_and$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1441$2485_Y
Extracted 506 gates and 587 wires to a netlist network with 81 inputs and 181 outputs (dfl=1).

5.255.6.1. Executing ABC.
[Time = 0.08 sec.]

5.255.7. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$46134$auto$opt_dff.cc:220:make_patterns_logic$8464
Extracted 298 gates and 464 wires to a netlist network with 166 inputs and 162 outputs (dfl=1).

5.255.7.1. Executing ABC.
[Time = 0.07 sec.]

5.255.8. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$37218$auto$opt_dff.cc:195:make_patterns_logic$9958
Extracted 363 gates and 497 wires to a netlist network with 134 inputs and 159 outputs (dfl=1).

5.255.8.1. Executing ABC.
[Time = 0.09 sec.]

5.255.9. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$46931$auto$opt_dff.cc:195:make_patterns_logic$10162
Extracted 343 gates and 349 wires to a netlist network with 6 inputs and 102 outputs (dfl=1).

5.255.9.1. Executing ABC.
[Time = 0.11 sec.]

5.255.10. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$46528$auto$opt_dff.cc:220:make_patterns_logic$8454
Extracted 304 gates and 372 wires to a netlist network with 68 inputs and 210 outputs (dfl=1).

5.255.10.1. Executing ABC.
[Time = 0.07 sec.]

5.255.11. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$44647$auto$opt_dff.cc:220:make_patterns_logic$8808
Extracted 259 gates and 390 wires to a netlist network with 131 inputs and 257 outputs (dfl=1).

5.255.11.1. Executing ABC.
[Time = 0.10 sec.]

5.255.12. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by \picorv32.mem_xfer
Extracted 268 gates and 392 wires to a netlist network with 124 inputs and 174 outputs (dfl=1).

5.255.12.1. Executing ABC.
[Time = 0.07 sec.]

5.255.13. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$37218$auto$opt_dff.cc:195:make_patterns_logic$9940
Extracted 229 gates and 249 wires to a netlist network with 20 inputs and 48 outputs (dfl=1).

5.255.13.1. Executing ABC.
[Time = 0.11 sec.]

5.255.14. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$48217$auto$opt_dff.cc:195:make_patterns_logic$9955
Extracted 161 gates and 228 wires to a netlist network with 67 inputs and 129 outputs (dfl=1).

5.255.14.1. Executing ABC.
[Time = 0.15 sec.]

5.255.15. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$47648$auto$opt_dff.cc:195:make_patterns_logic$9910
Extracted 152 gates and 261 wires to a netlist network with 109 inputs and 98 outputs (dfl=1).

5.255.15.1. Executing ABC.
[Time = 0.08 sec.]

5.255.16. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$37218$auto$opt_dff.cc:195:make_patterns_logic$10093
Extracted 148 gates and 277 wires to a netlist network with 129 inputs and 79 outputs (dfl=1).

5.255.16.1. Executing ABC.
[Time = 0.08 sec.]

5.255.17. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$49077$auto$opt_dff.cc:220:make_patterns_logic$8443
Extracted 85 gates and 235 wires to a netlist network with 150 inputs and 66 outputs (dfl=1).

5.255.17.1. Executing ABC.
[Time = 0.06 sec.]

5.255.18. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$48802$auto$opt_dff.cc:220:make_patterns_logic$8538
Extracted 106 gates and 172 wires to a netlist network with 66 inputs and 60 outputs (dfl=1).

5.255.18.1. Executing ABC.
[Time = 0.06 sec.]

5.255.19. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$49132$auto$opt_dff.cc:195:make_patterns_logic$9952
Extracted 107 gates and 275 wires to a netlist network with 168 inputs and 104 outputs (dfl=1).

5.255.19.1. Executing ABC.
[Time = 0.07 sec.]

5.255.20. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$49615$auto$opt_dff.cc:195:make_patterns_logic$9895
Extracted 103 gates and 239 wires to a netlist network with 136 inputs and 99 outputs (dfl=1).

5.255.20.1. Executing ABC.
[Time = 0.07 sec.]

5.255.21. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$47887$auto$opt_dff.cc:195:make_patterns_logic$9883
Extracted 102 gates and 104 wires to a netlist network with 2 inputs and 31 outputs (dfl=1).

5.255.21.1. Executing ABC.
[Time = 0.12 sec.]

5.255.22. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$48671$auto$opt_dff.cc:195:make_patterns_logic$9907
Extracted 101 gates and 141 wires to a netlist network with 40 inputs and 67 outputs (dfl=1).

5.255.22.1. Executing ABC.
[Time = 0.06 sec.]

5.255.23. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$37218$flatten\picorv32.\genblk1.genblk1.pcpi_mul.$0\pcpi_ready[0:0]
Extracted 97 gates and 197 wires to a netlist network with 100 inputs and 65 outputs (dfl=1).

5.255.23.1. Executing ABC.
[Time = 0.08 sec.]

5.255.24. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$37218$auto$opt_dff.cc:195:make_patterns_logic$9889
Extracted 95 gates and 131 wires to a netlist network with 36 inputs and 95 outputs (dfl=1).

5.255.24.1. Executing ABC.
[Time = 0.04 sec.]

5.255.25. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$49482$auto$opt_dff.cc:220:make_patterns_logic$8533
Extracted 92 gates and 132 wires to a netlist network with 40 inputs and 66 outputs (dfl=1).

5.255.25.1. Executing ABC.
[Time = 0.08 sec.]

5.255.26. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$48940$auto$opt_dff.cc:195:make_patterns_logic$9943
Extracted 80 gates and 136 wires to a netlist network with 56 inputs and 65 outputs (dfl=1).

5.255.26.1. Executing ABC.
[Time = 0.09 sec.]

5.255.27. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$48507$auto$opt_dff.cc:195:make_patterns_logic$9913
Extracted 71 gates and 111 wires to a netlist network with 40 inputs and 67 outputs (dfl=1).

5.255.27.1. Executing ABC.
[Time = 0.05 sec.]

5.255.28. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$49960$auto$opt_dff.cc:195:make_patterns_logic$10171
Extracted 70 gates and 101 wires to a netlist network with 31 inputs and 27 outputs (dfl=1).

5.255.28.1. Executing ABC.
[Time = 0.06 sec.]

5.255.29. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$37218$auto$opt_dff.cc:195:make_patterns_logic$9892
Extracted 67 gates and 136 wires to a netlist network with 69 inputs and 65 outputs (dfl=1).

5.255.29.1. Executing ABC.
[Time = 0.06 sec.]

5.255.30. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$49748$auto$opt_dff.cc:195:make_patterns_logic$9901
Extracted 67 gates and 103 wires to a netlist network with 36 inputs and 65 outputs (dfl=1).

5.255.30.1. Executing ABC.
[Time = 0.09 sec.]

5.255.31. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$50688$auto$opt_dff.cc:195:make_patterns_logic$9859
Extracted 50 gates and 129 wires to a netlist network with 79 inputs and 36 outputs (dfl=1).

5.255.31.1. Executing ABC.
[Time = 0.09 sec.]

5.255.32. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$50054$auto$opt_dff.cc:220:make_patterns_logic$8833
Extracted 44 gates and 83 wires to a netlist network with 39 inputs and 25 outputs (dfl=1).

5.255.32.1. Executing ABC.
[Time = 0.06 sec.]

5.255.33. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$50009$auto$opt_dff.cc:195:make_patterns_logic$9880
Extracted 41 gates and 67 wires to a netlist network with 26 inputs and 7 outputs (dfl=1).

5.255.33.1. Executing ABC.
[Time = 0.05 sec.]

5.255.34. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$50875$auto$opt_dff.cc:195:make_patterns_logic$10168
Extracted 39 gates and 109 wires to a netlist network with 70 inputs and 37 outputs (dfl=1).

5.255.34.1. Executing ABC.
[Time = 0.11 sec.]

5.255.35. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$50906$auto$opt_dff.cc:195:make_patterns_logic$10063
Extracted 37 gates and 106 wires to a netlist network with 69 inputs and 34 outputs (dfl=1).

5.255.35.1. Executing ABC.
[Time = 0.06 sec.]

5.255.36. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$50899$auto$opt_dff.cc:195:make_patterns_logic$10180
Extracted 37 gates and 106 wires to a netlist network with 69 inputs and 34 outputs (dfl=1).

5.255.36.1. Executing ABC.
[Time = 0.06 sec.]

5.255.37. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$37218$auto$opt_dff.cc:195:make_patterns_logic$9886
Extracted 36 gates and 72 wires to a netlist network with 36 inputs and 34 outputs (dfl=1).

5.255.37.1. Executing ABC.
[Time = 0.05 sec.]

5.255.38. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$49346$auto$opt_dff.cc:195:make_patterns_logic$9898
Extracted 35 gates and 71 wires to a netlist network with 36 inputs and 33 outputs (dfl=1).

5.255.38.1. Executing ABC.
[Time = 0.04 sec.]

5.255.39. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$49880$auto$opt_dff.cc:195:make_patterns_logic$9931
Extracted 32 gates and 36 wires to a netlist network with 4 inputs and 11 outputs (dfl=1).

5.255.39.1. Executing ABC.
[Time = 0.08 sec.]

5.255.40. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$49920$auto$opt_dff.cc:195:make_patterns_logic$9922
Extracted 32 gates and 36 wires to a netlist network with 4 inputs and 11 outputs (dfl=1).

5.255.40.1. Executing ABC.
[Time = 0.07 sec.]

5.255.41. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$50498$auto$opt_dff.cc:195:make_patterns_logic$10165
Extracted 30 gates and 57 wires to a netlist network with 27 inputs and 23 outputs (dfl=1).

5.255.41.1. Executing ABC.
[Time = 0.07 sec.]

5.255.42. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$50387$auto$opt_dff.cc:220:make_patterns_logic$8527
Extracted 28 gates and 40 wires to a netlist network with 12 inputs and 9 outputs (dfl=1).

5.255.42.1. Executing ABC.
[Time = 0.08 sec.]

5.255.43. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by !$abc$37218$auto$simplemap.cc:240:simplemap_eqne$27259[1]
Extracted 28 gates and 39 wires to a netlist network with 11 inputs and 11 outputs (dfl=1).

5.255.43.1. Executing ABC.
[Time = 0.11 sec.]

5.255.44. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$50475$auto$opt_dff.cc:220:make_patterns_logic$8549
Extracted 24 gates and 37 wires to a netlist network with 13 inputs and 10 outputs (dfl=1).

5.255.44.1. Executing ABC.
[Time = 0.04 sec.]

5.255.45. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$50521$auto$opt_dff.cc:195:make_patterns_logic$10090
Extracted 20 gates and 38 wires to a netlist network with 18 inputs and 3 outputs (dfl=1).

5.255.45.1. Executing ABC.
[Time = 0.06 sec.]

5.255.46. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$50543$auto$opt_dff.cc:195:make_patterns_logic$9877
Extracted 20 gates and 35 wires to a netlist network with 15 inputs and 13 outputs (dfl=1).

5.255.46.1. Executing ABC.
[Time = 0.07 sec.]

5.255.47. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by !\main_uart_rx_fifo_do_read
Extracted 18 gates and 30 wires to a netlist network with 12 inputs and 17 outputs (dfl=1).

5.255.47.1. Executing ABC.
[Time = 0.06 sec.]

5.255.48. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by !\main_uart_tx_fifo_do_read
Extracted 18 gates and 30 wires to a netlist network with 12 inputs and 17 outputs (dfl=1).

5.255.48.1. Executing ABC.
[Time = 0.07 sec.]

5.255.49. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$50631$auto$opt_dff.cc:195:make_patterns_logic$9856
Extracted 18 gates and 36 wires to a netlist network with 18 inputs and 8 outputs (dfl=1).

5.255.49.1. Executing ABC.
[Time = 0.06 sec.]

5.255.50. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$50452$auto$opt_dff.cc:195:make_patterns_logic$9949
Extracted 17 gates and 20 wires to a netlist network with 3 inputs and 7 outputs (dfl=1).

5.255.50.1. Executing ABC.
[Time = 0.05 sec.]

5.255.51. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$50565$auto$opt_dff.cc:195:make_patterns_logic$9928
Extracted 17 gates and 22 wires to a netlist network with 5 inputs and 6 outputs (dfl=1).

5.255.51.1. Executing ABC.
[Time = 0.04 sec.]

5.255.52. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$50608$auto$opt_dff.cc:220:make_patterns_logic$8663
Extracted 17 gates and 29 wires to a netlist network with 12 inputs and 8 outputs (dfl=1).

5.255.52.1. Executing ABC.
[Time = 0.05 sec.]

5.255.53. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$37218$auto$opt_dff.cc:195:make_patterns_logic$9904
Extracted 16 gates and 24 wires to a netlist network with 8 inputs and 11 outputs (dfl=1).

5.255.53.1. Executing ABC.
[Time = 0.07 sec.]

5.255.54. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$50587$auto$opt_dff.cc:195:make_patterns_logic$9919
Extracted 16 gates and 20 wires to a netlist network with 4 inputs and 7 outputs (dfl=1).

5.255.54.1. Executing ABC.
[Time = 0.04 sec.]

5.255.55. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$50669$auto$opt_dff.cc:195:make_patterns_logic$9916
Extracted 14 gates and 16 wires to a netlist network with 2 inputs and 5 outputs (dfl=1).

5.255.55.1. Executing ABC.
[Time = 0.04 sec.]

5.255.56. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$50650$auto$opt_dff.cc:195:make_patterns_logic$9925
Extracted 14 gates and 16 wires to a netlist network with 2 inputs and 5 outputs (dfl=1).

5.255.56.1. Executing ABC.
[Time = 0.04 sec.]

5.255.57. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$37218$auto$opt_dff.cc:195:make_patterns_logic$9967
Extracted 13 gates and 24 wires to a netlist network with 11 inputs and 8 outputs (dfl=1).

5.255.57.1. Executing ABC.
[Time = 0.06 sec.]

5.255.58. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$50738$auto$opt_dff.cc:195:make_patterns_logic$9868
Extracted 10 gates and 19 wires to a netlist network with 9 inputs and 9 outputs (dfl=1).

5.255.58.1. Executing ABC.
[Time = 0.04 sec.]

5.255.59. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$50831$auto$opt_dff.cc:195:make_patterns_logic$10078
Extracted 8 gates and 14 wires to a netlist network with 6 inputs and 6 outputs (dfl=1).

5.255.59.1. Executing ABC.
[Time = 0.04 sec.]

5.255.60. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$37218$auto$opt_dff.cc:195:make_patterns_logic$10054
Extracted 7 gates and 13 wires to a netlist network with 6 inputs and 4 outputs (dfl=1).

5.255.60.1. Executing ABC.
[Time = 0.06 sec.]

5.255.61. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$37218$auto$opt_dff.cc:195:make_patterns_logic$10000
Extracted 7 gates and 13 wires to a netlist network with 6 inputs and 4 outputs (dfl=1).

5.255.61.1. Executing ABC.
[Time = 0.07 sec.]

5.255.62. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$37218$auto$opt_dff.cc:195:make_patterns_logic$9994
Extracted 7 gates and 13 wires to a netlist network with 6 inputs and 4 outputs (dfl=1).

5.255.62.1. Executing ABC.
[Time = 0.06 sec.]

5.255.63. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$37218$auto$opt_dff.cc:195:make_patterns_logic$10060
Extracted 7 gates and 13 wires to a netlist network with 6 inputs and 4 outputs (dfl=1).

5.255.63.1. Executing ABC.
[Time = 0.06 sec.]

5.255.64. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$37218$auto$opt_dff.cc:195:make_patterns_logic$10021
Extracted 7 gates and 13 wires to a netlist network with 6 inputs and 4 outputs (dfl=1).

5.255.64.1. Executing ABC.
[Time = 0.06 sec.]

5.255.65. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$37218$auto$opt_dff.cc:195:make_patterns_logic$10048
Extracted 7 gates and 13 wires to a netlist network with 6 inputs and 4 outputs (dfl=1).

5.255.65.1. Executing ABC.
[Time = 0.05 sec.]

5.255.66. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$37218$auto$opt_dff.cc:195:make_patterns_logic$10045
Extracted 7 gates and 13 wires to a netlist network with 6 inputs and 4 outputs (dfl=1).

5.255.66.1. Executing ABC.
[Time = 0.08 sec.]

5.255.67. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$37218$auto$opt_dff.cc:195:make_patterns_logic$10042
Extracted 7 gates and 13 wires to a netlist network with 6 inputs and 4 outputs (dfl=1).

5.255.67.1. Executing ABC.
[Time = 0.09 sec.]

5.255.68. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$37218$auto$opt_dff.cc:195:make_patterns_logic$10039
Extracted 7 gates and 13 wires to a netlist network with 6 inputs and 4 outputs (dfl=1).

5.255.68.1. Executing ABC.
[Time = 0.06 sec.]

5.255.69. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$37218$auto$opt_dff.cc:195:make_patterns_logic$10036
Extracted 7 gates and 13 wires to a netlist network with 6 inputs and 4 outputs (dfl=1).

5.255.69.1. Executing ABC.
[Time = 0.06 sec.]

5.255.70. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$37218$auto$opt_dff.cc:195:make_patterns_logic$10033
Extracted 7 gates and 13 wires to a netlist network with 6 inputs and 4 outputs (dfl=1).

5.255.70.1. Executing ABC.
[Time = 0.07 sec.]

5.255.71. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$37218$auto$opt_dff.cc:195:make_patterns_logic$10030
Extracted 7 gates and 13 wires to a netlist network with 6 inputs and 4 outputs (dfl=1).

5.255.71.1. Executing ABC.
[Time = 0.06 sec.]

5.255.72. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$37218$auto$opt_dff.cc:195:make_patterns_logic$10027
Extracted 7 gates and 13 wires to a netlist network with 6 inputs and 4 outputs (dfl=1).

5.255.72.1. Executing ABC.
[Time = 0.05 sec.]

5.255.73. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$37218$auto$opt_dff.cc:195:make_patterns_logic$10024
Extracted 7 gates and 13 wires to a netlist network with 6 inputs and 4 outputs (dfl=1).

5.255.73.1. Executing ABC.
[Time = 0.06 sec.]

5.255.74. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$37218$auto$opt_dff.cc:195:make_patterns_logic$10051
Extracted 7 gates and 13 wires to a netlist network with 6 inputs and 4 outputs (dfl=1).

5.255.74.1. Executing ABC.
[Time = 0.06 sec.]

5.255.75. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$37218$auto$opt_dff.cc:195:make_patterns_logic$10018
Extracted 7 gates and 13 wires to a netlist network with 6 inputs and 4 outputs (dfl=1).

5.255.75.1. Executing ABC.
[Time = 0.06 sec.]

5.255.76. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$37218$auto$opt_dff.cc:195:make_patterns_logic$10015
Extracted 7 gates and 13 wires to a netlist network with 6 inputs and 4 outputs (dfl=1).

5.255.76.1. Executing ABC.
[Time = 0.06 sec.]

5.255.77. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$37218$auto$opt_dff.cc:195:make_patterns_logic$10012
Extracted 7 gates and 13 wires to a netlist network with 6 inputs and 4 outputs (dfl=1).

5.255.77.1. Executing ABC.
[Time = 0.05 sec.]

5.255.78. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$37218$auto$opt_dff.cc:195:make_patterns_logic$10009
Extracted 7 gates and 13 wires to a netlist network with 6 inputs and 4 outputs (dfl=1).

5.255.78.1. Executing ABC.
[Time = 0.07 sec.]

5.255.79. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$37218$auto$opt_dff.cc:195:make_patterns_logic$10006
Extracted 7 gates and 13 wires to a netlist network with 6 inputs and 4 outputs (dfl=1).

5.255.79.1. Executing ABC.
[Time = 0.06 sec.]

5.255.80. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$37218$auto$opt_dff.cc:195:make_patterns_logic$10003
Extracted 7 gates and 13 wires to a netlist network with 6 inputs and 4 outputs (dfl=1).

5.255.80.1. Executing ABC.
[Time = 0.06 sec.]

5.255.81. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$50705$auto$opt_dff.cc:195:make_patterns_logic$9946
Extracted 7 gates and 13 wires to a netlist network with 6 inputs and 6 outputs (dfl=1).

5.255.81.1. Executing ABC.
[Time = 0.04 sec.]

5.255.82. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$37218$auto$opt_dff.cc:195:make_patterns_logic$9973
Extracted 7 gates and 13 wires to a netlist network with 6 inputs and 4 outputs (dfl=1).

5.255.82.1. Executing ABC.
[Time = 0.05 sec.]

5.255.83. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$37218$auto$opt_dff.cc:195:make_patterns_logic$9997
Extracted 7 gates and 13 wires to a netlist network with 6 inputs and 4 outputs (dfl=1).

5.255.83.1. Executing ABC.
[Time = 0.05 sec.]

5.255.84. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$50840$auto$opt_dff.cc:195:make_patterns_logic$10087
Extracted 7 gates and 13 wires to a netlist network with 6 inputs and 4 outputs (dfl=1).

5.255.84.1. Executing ABC.
[Time = 0.06 sec.]

5.255.85. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$50859$auto$opt_dff.cc:195:make_patterns_logic$9853
Extracted 7 gates and 12 wires to a netlist network with 5 inputs and 4 outputs (dfl=1).

5.255.85.1. Executing ABC.
[Time = 0.03 sec.]

5.255.86. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$50867$auto$opt_dff.cc:220:make_patterns_logic$8674
Extracted 7 gates and 15 wires to a netlist network with 8 inputs and 3 outputs (dfl=1).

5.255.86.1. Executing ABC.
[Time = 0.06 sec.]

5.255.87. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$50883$auto$opt_dff.cc:195:make_patterns_logic$10159
Extracted 7 gates and 12 wires to a netlist network with 5 inputs and 4 outputs (dfl=1).

5.255.87.1. Executing ABC.
[Time = 0.05 sec.]

5.255.88. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$37218$auto$opt_dff.cc:195:make_patterns_logic$10057
Extracted 7 gates and 13 wires to a netlist network with 6 inputs and 4 outputs (dfl=1).

5.255.88.1. Executing ABC.
[Time = 0.05 sec.]

5.255.89. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$37218$auto$opt_dff.cc:195:make_patterns_logic$9991
Extracted 7 gates and 13 wires to a netlist network with 6 inputs and 4 outputs (dfl=1).

5.255.89.1. Executing ABC.
[Time = 0.06 sec.]

5.255.90. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$37218$auto$opt_dff.cc:195:make_patterns_logic$9988
Extracted 7 gates and 13 wires to a netlist network with 6 inputs and 4 outputs (dfl=1).

5.255.90.1. Executing ABC.
[Time = 0.09 sec.]

5.255.91. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$37218$auto$opt_dff.cc:195:make_patterns_logic$9985
Extracted 7 gates and 13 wires to a netlist network with 6 inputs and 4 outputs (dfl=1).

5.255.91.1. Executing ABC.
[Time = 0.07 sec.]

5.255.92. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$37218$auto$opt_dff.cc:195:make_patterns_logic$9982
Extracted 7 gates and 13 wires to a netlist network with 6 inputs and 4 outputs (dfl=1).

5.255.92.1. Executing ABC.
[Time = 0.06 sec.]

5.255.93. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$37218$auto$opt_dff.cc:195:make_patterns_logic$9979
Extracted 7 gates and 13 wires to a netlist network with 6 inputs and 4 outputs (dfl=1).

5.255.93.1. Executing ABC.
[Time = 0.06 sec.]

5.255.94. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$37218$auto$opt_dff.cc:195:make_patterns_logic$9976
Extracted 7 gates and 13 wires to a netlist network with 6 inputs and 4 outputs (dfl=1).

5.255.94.1. Executing ABC.
[Time = 0.05 sec.]

5.255.95. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$37218$auto$opt_dff.cc:195:make_patterns_logic$9970
Extracted 7 gates and 13 wires to a netlist network with 6 inputs and 4 outputs (dfl=1).

5.255.95.1. Executing ABC.
[Time = 0.07 sec.]

5.255.96. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$50928$auto$opt_dff.cc:195:make_patterns_logic$10066
Extracted 6 gates and 13 wires to a netlist network with 7 inputs and 4 outputs (dfl=1).

5.255.96.1. Executing ABC.
[Time = 0.07 sec.]

5.255.97. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$50891$auto$opt_dff.cc:195:make_patterns_logic$10081
Extracted 6 gates and 11 wires to a netlist network with 5 inputs and 4 outputs (dfl=1).

5.255.97.1. Executing ABC.
[Time = 0.06 sec.]

5.255.98. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$50819$auto$opt_dff.cc:195:make_patterns_logic$9937
Extracted 6 gates and 11 wires to a netlist network with 5 inputs and 6 outputs (dfl=1).

5.255.98.1. Executing ABC.
[Time = 0.04 sec.]

5.255.99. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$50807$auto$opt_dff.cc:195:make_patterns_logic$9934
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 3 outputs (dfl=1).

5.255.99.1. Executing ABC.
[Time = 0.05 sec.]

5.255.100. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$50914$auto$opt_dff.cc:195:make_patterns_logic$10084
Extracted 5 gates and 8 wires to a netlist network with 3 inputs and 3 outputs (dfl=1).

5.255.100.1. Executing ABC.
[Time = 0.04 sec.]

5.255.101. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$50798$auto$opt_dff.cc:195:make_patterns_logic$10075
Extracted 5 gates and 9 wires to a netlist network with 4 inputs and 2 outputs (dfl=1).

5.255.101.1. Executing ABC.
[Time = 0.04 sec.]

5.255.102. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$51007$auto$opt_dff.cc:195:make_patterns_logic$10072
Extracted 4 gates and 9 wires to a netlist network with 5 inputs and 4 outputs (dfl=1).

5.255.102.1. Executing ABC.
[Time = 0.06 sec.]

5.255.103. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$50921$auto$opt_dff.cc:195:make_patterns_logic$10069
Extracted 3 gates and 7 wires to a netlist network with 4 inputs and 3 outputs (dfl=1).

5.255.103.1. Executing ABC.
[Time = 0.04 sec.]

5.256. Executing OPT_EXPR pass (perform const folding).
Optimizing module sim.
<suppressed ~101 debug messages>

5.257. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sim'.
<suppressed ~246 debug messages>
Removed a total of 82 cells.

5.258. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \sim..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

5.259. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \sim.
Performed a total of 0 changes.

5.260. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sim'.
Removed a total of 0 cells.

5.261. Executing OPT_SHARE pass.

5.262. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1949, #solve=0, #remove=0, time=0.15 sec.]

5.263. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sim..
Removed 0 unused cells and 18781 unused wires.
<suppressed ~8 debug messages>

5.264. Executing OPT_EXPR pass (perform const folding).
Optimizing module sim.

RUN-OPT ITERATIONS DONE : 1

ABC-DFF iteration : 3

5.265. Executing ABC pass (technology mapping using ABC).

5.265.1. Summary of detected clock domains:
  4 cells in clk=\sys_clk, en=$abc$50921$auto$opt_dff.cc:195:make_patterns_logic$10069, arst={ }, srst={ }
  3 cells in clk=\sys_clk, en=$abc$51007$auto$opt_dff.cc:195:make_patterns_logic$10072, arst={ }, srst={ }
  7 cells in clk=\sys_clk, en=$abc$50798$auto$opt_dff.cc:195:make_patterns_logic$10075, arst={ }, srst={ }
  5 cells in clk=\sys_clk, en=$abc$50914$auto$opt_dff.cc:195:make_patterns_logic$10084, arst={ }, srst={ }
  10 cells in clk=\sys_clk, en=$abc$50807$auto$opt_dff.cc:195:make_patterns_logic$9934, arst={ }, srst={ }
  5 cells in clk=\sys_clk, en=$abc$50819$auto$opt_dff.cc:195:make_patterns_logic$9937, arst={ }, srst={ }
  4 cells in clk=\sys_clk, en=$abc$50891$auto$opt_dff.cc:195:make_patterns_logic$10081, arst={ }, srst={ }
  5 cells in clk=\sys_clk, en=$abc$50928$auto$opt_dff.cc:195:make_patterns_logic$10066, arst={ }, srst={ }
  7 cells in clk=\sys_clk, en=$abc$37218$auto$opt_dff.cc:195:make_patterns_logic$9970, arst={ }, srst={ }
  7 cells in clk=\sys_clk, en=$abc$37218$auto$opt_dff.cc:195:make_patterns_logic$9976, arst={ }, srst={ }
  7 cells in clk=\sys_clk, en=$abc$37218$auto$opt_dff.cc:195:make_patterns_logic$9979, arst={ }, srst={ }
  7 cells in clk=\sys_clk, en=$abc$37218$auto$opt_dff.cc:195:make_patterns_logic$9982, arst={ }, srst={ }
  7 cells in clk=\sys_clk, en=$abc$37218$auto$opt_dff.cc:195:make_patterns_logic$9985, arst={ }, srst={ }
  7 cells in clk=\sys_clk, en=$abc$37218$auto$opt_dff.cc:195:make_patterns_logic$9988, arst={ }, srst={ }
  7 cells in clk=\sys_clk, en=$abc$37218$auto$opt_dff.cc:195:make_patterns_logic$9991, arst={ }, srst={ }
  7 cells in clk=\sys_clk, en=$abc$37218$auto$opt_dff.cc:195:make_patterns_logic$10057, arst={ }, srst={ }
  7 cells in clk=\sys_clk, en=$abc$50883$auto$opt_dff.cc:195:make_patterns_logic$10159, arst={ }, srst={ }
  7 cells in clk=\sys_clk, en=$abc$50867$auto$opt_dff.cc:220:make_patterns_logic$8674, arst={ }, srst={ }
  5 cells in clk=\sys_clk, en=$abc$50859$auto$opt_dff.cc:195:make_patterns_logic$9853, arst={ }, srst={ }
  5 cells in clk=\sys_clk, en=$abc$50840$auto$opt_dff.cc:195:make_patterns_logic$10087, arst={ }, srst={ }
  7 cells in clk=\sys_clk, en=$abc$37218$auto$opt_dff.cc:195:make_patterns_logic$9997, arst={ }, srst={ }
  7 cells in clk=\sys_clk, en=$abc$37218$auto$opt_dff.cc:195:make_patterns_logic$9973, arst={ }, srst={ }
  7 cells in clk=\sys_clk, en=$abc$50705$auto$opt_dff.cc:195:make_patterns_logic$9946, arst={ }, srst={ }
  7 cells in clk=\sys_clk, en=$abc$37218$auto$opt_dff.cc:195:make_patterns_logic$10003, arst={ }, srst={ }
  7 cells in clk=\sys_clk, en=$abc$37218$auto$opt_dff.cc:195:make_patterns_logic$10006, arst={ }, srst={ }
  7 cells in clk=\sys_clk, en=$abc$37218$auto$opt_dff.cc:195:make_patterns_logic$10009, arst={ }, srst={ }
  7 cells in clk=\sys_clk, en=$abc$37218$auto$opt_dff.cc:195:make_patterns_logic$10012, arst={ }, srst={ }
  7 cells in clk=\sys_clk, en=$abc$37218$auto$opt_dff.cc:195:make_patterns_logic$10015, arst={ }, srst={ }
  7 cells in clk=\sys_clk, en=$abc$37218$auto$opt_dff.cc:195:make_patterns_logic$10018, arst={ }, srst={ }
  7 cells in clk=\sys_clk, en=$abc$37218$auto$opt_dff.cc:195:make_patterns_logic$10051, arst={ }, srst={ }
  7 cells in clk=\sys_clk, en=$abc$37218$auto$opt_dff.cc:195:make_patterns_logic$10024, arst={ }, srst={ }
  7 cells in clk=\sys_clk, en=$abc$37218$auto$opt_dff.cc:195:make_patterns_logic$10027, arst={ }, srst={ }
  7 cells in clk=\sys_clk, en=$abc$37218$auto$opt_dff.cc:195:make_patterns_logic$10030, arst={ }, srst={ }
  7 cells in clk=\sys_clk, en=$abc$37218$auto$opt_dff.cc:195:make_patterns_logic$10033, arst={ }, srst={ }
  7 cells in clk=\sys_clk, en=$abc$37218$auto$opt_dff.cc:195:make_patterns_logic$10036, arst={ }, srst={ }
  7 cells in clk=\sys_clk, en=$abc$37218$auto$opt_dff.cc:195:make_patterns_logic$10039, arst={ }, srst={ }
  7 cells in clk=\sys_clk, en=$abc$37218$auto$opt_dff.cc:195:make_patterns_logic$10042, arst={ }, srst={ }
  7 cells in clk=\sys_clk, en=$abc$37218$auto$opt_dff.cc:195:make_patterns_logic$10045, arst={ }, srst={ }
  7 cells in clk=\sys_clk, en=$abc$37218$auto$opt_dff.cc:195:make_patterns_logic$10048, arst={ }, srst={ }
  7 cells in clk=\sys_clk, en=$abc$37218$auto$opt_dff.cc:195:make_patterns_logic$10021, arst={ }, srst={ }
  7 cells in clk=\sys_clk, en=$abc$37218$auto$opt_dff.cc:195:make_patterns_logic$10060, arst={ }, srst={ }
  7 cells in clk=\sys_clk, en=$abc$37218$auto$opt_dff.cc:195:make_patterns_logic$9994, arst={ }, srst={ }
  7 cells in clk=\sys_clk, en=$abc$37218$auto$opt_dff.cc:195:make_patterns_logic$10000, arst={ }, srst={ }
  7 cells in clk=\sys_clk, en=$abc$37218$auto$opt_dff.cc:195:make_patterns_logic$10054, arst={ }, srst={ }
  9 cells in clk=\sys_clk, en=$abc$50831$auto$opt_dff.cc:195:make_patterns_logic$10078, arst={ }, srst={ }
  10 cells in clk=\sys_clk, en=$abc$50738$auto$opt_dff.cc:195:make_patterns_logic$9868, arst={ }, srst={ }
  12 cells in clk=\sys_clk, en=$abc$37218$auto$opt_dff.cc:195:make_patterns_logic$9967, arst={ }, srst={ }
  15 cells in clk=\sys_clk, en=$abc$50650$auto$opt_dff.cc:195:make_patterns_logic$9925, arst={ }, srst={ }
  14 cells in clk=\sys_clk, en=$abc$50669$auto$opt_dff.cc:195:make_patterns_logic$9916, arst={ }, srst={ }
  16 cells in clk=\sys_clk, en=$abc$50587$auto$opt_dff.cc:195:make_patterns_logic$9919, arst={ }, srst={ }
  15 cells in clk=\sys_clk, en=$abc$37218$auto$opt_dff.cc:195:make_patterns_logic$9904, arst={ }, srst={ }
  17 cells in clk=\sys_clk, en=$abc$50608$auto$opt_dff.cc:220:make_patterns_logic$8663, arst={ }, srst={ }
  17 cells in clk=\sys_clk, en=$abc$50565$auto$opt_dff.cc:195:make_patterns_logic$9928, arst={ }, srst={ }
  17 cells in clk=\sys_clk, en=$abc$50452$auto$opt_dff.cc:195:make_patterns_logic$9949, arst={ }, srst={ }
  20 cells in clk=\sys_clk, en=$abc$50631$auto$opt_dff.cc:195:make_patterns_logic$9856, arst={ }, srst={ }
  18 cells in clk=\sys_clk, en=!\main_uart_tx_fifo_do_read, arst={ }, srst={ }
  18 cells in clk=\sys_clk, en=!\main_uart_rx_fifo_do_read, arst={ }, srst={ }
  18 cells in clk=\sys_clk, en=$abc$50543$auto$opt_dff.cc:195:make_patterns_logic$9877, arst={ }, srst={ }
  20 cells in clk=\sys_clk, en=$abc$50521$auto$opt_dff.cc:195:make_patterns_logic$10090, arst={ }, srst={ }
  21 cells in clk=\sys_clk, en=$abc$50475$auto$opt_dff.cc:220:make_patterns_logic$8549, arst={ }, srst={ }
  28 cells in clk=\sys_clk, en=!$abc$37218$auto$simplemap.cc:240:simplemap_eqne$27259[1], arst={ }, srst={ }
  29 cells in clk=\sys_clk, en=$abc$50387$auto$opt_dff.cc:220:make_patterns_logic$8527, arst={ }, srst={ }
  24 cells in clk=\sys_clk, en=$abc$50498$auto$opt_dff.cc:195:make_patterns_logic$10165, arst={ }, srst={ }
  32 cells in clk=\sys_clk, en=$abc$49920$auto$opt_dff.cc:195:make_patterns_logic$9922, arst={ }, srst={ }
  32 cells in clk=\sys_clk, en=$abc$49880$auto$opt_dff.cc:195:make_patterns_logic$9931, arst={ }, srst={ }
  102 cells in clk=\sys_clk, en=$abc$49346$auto$opt_dff.cc:195:make_patterns_logic$9898, arst={ }, srst={ }
  35 cells in clk=\sys_clk, en=$abc$37218$auto$opt_dff.cc:195:make_patterns_logic$9886, arst={ }, srst={ }
  37 cells in clk=\sys_clk, en=$abc$50899$auto$opt_dff.cc:195:make_patterns_logic$10180, arst={ }, srst={ }
  36 cells in clk=\sys_clk, en=$abc$50906$auto$opt_dff.cc:195:make_patterns_logic$10063, arst={ }, srst={ }
  39 cells in clk=\sys_clk, en=$abc$50875$auto$opt_dff.cc:195:make_patterns_logic$10168, arst={ }, srst={ }
  41 cells in clk=\sys_clk, en=$abc$50009$auto$opt_dff.cc:195:make_patterns_logic$9880, arst={ }, srst={ }
  41 cells in clk=\sys_clk, en=$abc$50054$auto$opt_dff.cc:220:make_patterns_logic$8833, arst={ }, srst={ }
  51 cells in clk=\sys_clk, en=$abc$50688$auto$opt_dff.cc:195:make_patterns_logic$9859, arst={ }, srst={ }
  67 cells in clk=\sys_clk, en=$abc$49748$auto$opt_dff.cc:195:make_patterns_logic$9901, arst={ }, srst={ }
  99 cells in clk=\sys_clk, en=$abc$37218$auto$opt_dff.cc:195:make_patterns_logic$9892, arst={ }, srst={ }
  70 cells in clk=\sys_clk, en=$abc$49960$auto$opt_dff.cc:195:make_patterns_logic$10171, arst={ }, srst={ }
  71 cells in clk=\sys_clk, en=$abc$48507$auto$opt_dff.cc:195:make_patterns_logic$9913, arst={ }, srst={ }
  80 cells in clk=\sys_clk, en=$abc$48940$auto$opt_dff.cc:195:make_patterns_logic$9943, arst={ }, srst={ }
  93 cells in clk=\sys_clk, en=$abc$49482$auto$opt_dff.cc:220:make_patterns_logic$8533, arst={ }, srst={ }
  65 cells in clk=\sys_clk, en=$abc$37218$auto$opt_dff.cc:195:make_patterns_logic$9889, arst={ }, srst={ }
  97 cells in clk=\sys_clk, en=$abc$37218$flatten\picorv32.\genblk1.genblk1.pcpi_mul.$0\pcpi_ready[0:0], arst={ }, srst={ }
  102 cells in clk=\sys_clk, en=$abc$48671$auto$opt_dff.cc:195:make_patterns_logic$9907, arst={ }, srst={ }
  102 cells in clk=\sys_clk, en=$abc$47887$auto$opt_dff.cc:195:make_patterns_logic$9883, arst={ }, srst={ }
  35 cells in clk=\sys_clk, en=$abc$49615$auto$opt_dff.cc:195:make_patterns_logic$9895, arst={ }, srst={ }
  107 cells in clk=\sys_clk, en=$abc$49132$auto$opt_dff.cc:195:make_patterns_logic$9952, arst={ }, srst={ }
  112 cells in clk=\sys_clk, en=$abc$48802$auto$opt_dff.cc:220:make_patterns_logic$8538, arst={ }, srst={ }
  147 cells in clk=\sys_clk, en=$abc$49077$auto$opt_dff.cc:220:make_patterns_logic$8443, arst={ }, srst={ }
  148 cells in clk=\sys_clk, en=$abc$37218$auto$opt_dff.cc:195:make_patterns_logic$10093, arst={ }, srst={ }
  142 cells in clk=\sys_clk, en=$abc$47648$auto$opt_dff.cc:195:make_patterns_logic$9910, arst={ }, srst={ }
  161 cells in clk=\sys_clk, en=$abc$48217$auto$opt_dff.cc:195:make_patterns_logic$9955, arst={ }, srst={ }
  172 cells in clk=\sys_clk, en=$abc$37218$auto$opt_dff.cc:195:make_patterns_logic$9940, arst={ }, srst={ }
  268 cells in clk=\sys_clk, en=\picorv32.mem_xfer, arst={ }, srst={ }
  417 cells in clk=\sys_clk, en=$abc$44647$auto$opt_dff.cc:220:make_patterns_logic$8808, arst={ }, srst={ }
  334 cells in clk=\sys_clk, en=$abc$46528$auto$opt_dff.cc:220:make_patterns_logic$8454, arst={ }, srst={ }
  290 cells in clk=\sys_clk, en=$abc$46931$auto$opt_dff.cc:195:make_patterns_logic$10162, arst={ }, srst={ }
  395 cells in clk=\sys_clk, en=$abc$37218$auto$opt_dff.cc:195:make_patterns_logic$9958, arst={ }, srst={ }
  366 cells in clk=\sys_clk, en=$abc$46134$auto$opt_dff.cc:220:make_patterns_logic$8464, arst={ }, srst={ }
  542 cells in clk=\sys_clk, en=$abc$37218$flatten\picorv32.$logic_and$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1441$2485_Y, arst={ }, srst={ }
  563 cells in clk=\sys_clk, en=$abc$43556$auto$opt_dff.cc:220:make_patterns_logic$8854, arst={ }, srst={ }
  371 cells in clk=\sys_clk, en=$abc$45649$flatten\picorv32.$logic_and$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1035$2214_Y, arst={ }, srst={ }
  800 cells in clk=\sys_clk, en=!$abc$37218$auto$fsm_map.cc:74:implement_pattern_cache$8032, arst={ }, srst={ }
  4058 cells in clk=\sys_clk, en={ }, arst={ }, srst={ }

  #logic partitions = 102

5.265.2. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk
Extracted 4055 gates and 5535 wires to a netlist network with 1479 inputs and 1101 outputs (dfl=2).

5.265.2.1. Executing ABC.
[Time = 0.94 sec.]

5.265.3. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by !$abc$37218$auto$fsm_map.cc:74:implement_pattern_cache$8032
Extracted 800 gates and 873 wires to a netlist network with 73 inputs and 217 outputs (dfl=2).

5.265.3.1. Executing ABC.
[Time = 0.12 sec.]

5.265.4. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$43556$auto$opt_dff.cc:220:make_patterns_logic$8854
Extracted 436 gates and 736 wires to a netlist network with 300 inputs and 337 outputs (dfl=2).

5.265.4.1. Executing ABC.
[Time = 0.11 sec.]

5.265.5. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$37218$flatten\picorv32.$logic_and$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1441$2485_Y
Extracted 542 gates and 635 wires to a netlist network with 93 inputs and 202 outputs (dfl=2).

5.265.5.1. Executing ABC.
[Time = 0.13 sec.]

5.265.6. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$44647$auto$opt_dff.cc:220:make_patterns_logic$8808
Extracted 384 gates and 649 wires to a netlist network with 265 inputs and 290 outputs (dfl=2).

5.265.6.1. Executing ABC.
[Time = 0.10 sec.]

5.265.7. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$37218$auto$opt_dff.cc:195:make_patterns_logic$9958
Extracted 395 gates and 561 wires to a netlist network with 166 inputs and 191 outputs (dfl=2).

5.265.7.1. Executing ABC.
[Time = 0.12 sec.]

5.265.8. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$45649$flatten\picorv32.$logic_and$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1035$2214_Y
Extracted 307 gates and 619 wires to a netlist network with 312 inputs and 218 outputs (dfl=2).

5.265.8.1. Executing ABC.
[Time = 0.13 sec.]

5.265.9. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$46134$auto$opt_dff.cc:220:make_patterns_logic$8464
Extracted 299 gates and 465 wires to a netlist network with 166 inputs and 162 outputs (dfl=2).

5.265.9.1. Executing ABC.
[Time = 0.09 sec.]

5.265.10. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$46528$auto$opt_dff.cc:220:make_patterns_logic$8454
Extracted 304 gates and 372 wires to a netlist network with 68 inputs and 210 outputs (dfl=2).

5.265.10.1. Executing ABC.
[Time = 0.08 sec.]

5.265.11. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$46931$auto$opt_dff.cc:195:make_patterns_logic$10162
Extracted 290 gates and 296 wires to a netlist network with 6 inputs and 101 outputs (dfl=2).

5.265.11.1. Executing ABC.
[Time = 0.11 sec.]

5.265.12. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by \picorv32.mem_xfer
Extracted 268 gates and 392 wires to a netlist network with 124 inputs and 174 outputs (dfl=2).

5.265.12.1. Executing ABC.
[Time = 0.10 sec.]

5.265.13. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$37218$auto$opt_dff.cc:195:make_patterns_logic$9940
Extracted 172 gates and 192 wires to a netlist network with 20 inputs and 49 outputs (dfl=2).

5.265.13.1. Executing ABC.
[Time = 0.11 sec.]

5.265.14. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$48217$auto$opt_dff.cc:195:make_patterns_logic$9955
Extracted 161 gates and 228 wires to a netlist network with 67 inputs and 129 outputs (dfl=2).

5.265.14.1. Executing ABC.
[Time = 0.07 sec.]

5.265.15. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$37218$auto$opt_dff.cc:195:make_patterns_logic$10093
Extracted 148 gates and 277 wires to a netlist network with 129 inputs and 79 outputs (dfl=2).

5.265.15.1. Executing ABC.
[Time = 0.09 sec.]

5.265.16. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$49077$auto$opt_dff.cc:220:make_patterns_logic$8443
Extracted 85 gates and 235 wires to a netlist network with 150 inputs and 66 outputs (dfl=2).

5.265.16.1. Executing ABC.
[Time = 0.08 sec.]

5.265.17. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$47648$auto$opt_dff.cc:195:make_patterns_logic$9910
Extracted 142 gates and 242 wires to a netlist network with 100 inputs and 101 outputs (dfl=2).

5.265.17.1. Executing ABC.
[Time = 0.09 sec.]

5.265.18. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$48802$auto$opt_dff.cc:220:make_patterns_logic$8538
Extracted 106 gates and 172 wires to a netlist network with 66 inputs and 60 outputs (dfl=2).

5.265.18.1. Executing ABC.
[Time = 0.10 sec.]

5.265.19. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$49132$auto$opt_dff.cc:195:make_patterns_logic$9952
Extracted 107 gates and 275 wires to a netlist network with 168 inputs and 104 outputs (dfl=2).

5.265.19.1. Executing ABC.
[Time = 0.09 sec.]

5.265.20. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$49346$auto$opt_dff.cc:195:make_patterns_logic$9898
Extracted 102 gates and 175 wires to a netlist network with 73 inputs and 98 outputs (dfl=2).

5.265.20.1. Executing ABC.
[Time = 0.07 sec.]

5.265.21. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$47887$auto$opt_dff.cc:195:make_patterns_logic$9883
Extracted 102 gates and 104 wires to a netlist network with 2 inputs and 31 outputs (dfl=2).

5.265.21.1. Executing ABC.
[Time = 0.08 sec.]

5.265.22. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$48671$auto$opt_dff.cc:195:make_patterns_logic$9907
Extracted 102 gates and 142 wires to a netlist network with 40 inputs and 68 outputs (dfl=2).

5.265.22.1. Executing ABC.
[Time = 0.11 sec.]

5.265.23. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$37218$auto$opt_dff.cc:195:make_patterns_logic$9892
Extracted 99 gates and 232 wires to a netlist network with 133 inputs and 97 outputs (dfl=2).

5.265.23.1. Executing ABC.
[Time = 0.14 sec.]

5.265.24. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$37218$flatten\picorv32.\genblk1.genblk1.pcpi_mul.$0\pcpi_ready[0:0]
Extracted 97 gates and 197 wires to a netlist network with 100 inputs and 65 outputs (dfl=2).

5.265.24.1. Executing ABC.
[Time = 0.06 sec.]

5.265.25. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$49482$auto$opt_dff.cc:220:make_patterns_logic$8533
Extracted 92 gates and 132 wires to a netlist network with 40 inputs and 66 outputs (dfl=2).

5.265.25.1. Executing ABC.
[Time = 0.11 sec.]

5.265.26. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$48940$auto$opt_dff.cc:195:make_patterns_logic$9943
Extracted 80 gates and 136 wires to a netlist network with 56 inputs and 65 outputs (dfl=2).

5.265.26.1. Executing ABC.
[Time = 0.08 sec.]

5.265.27. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$48507$auto$opt_dff.cc:195:make_patterns_logic$9913
Extracted 71 gates and 111 wires to a netlist network with 40 inputs and 67 outputs (dfl=2).

5.265.27.1. Executing ABC.
[Time = 0.06 sec.]

5.265.28. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$49960$auto$opt_dff.cc:195:make_patterns_logic$10171
Extracted 70 gates and 101 wires to a netlist network with 31 inputs and 27 outputs (dfl=2).

5.265.28.1. Executing ABC.
[Time = 0.06 sec.]

5.265.29. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$49748$auto$opt_dff.cc:195:make_patterns_logic$9901
Extracted 67 gates and 103 wires to a netlist network with 36 inputs and 65 outputs (dfl=2).

5.265.29.1. Executing ABC.
[Time = 0.05 sec.]

5.265.30. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$37218$auto$opt_dff.cc:195:make_patterns_logic$9889
Extracted 65 gates and 100 wires to a netlist network with 35 inputs and 65 outputs (dfl=2).

5.265.30.1. Executing ABC.
[Time = 0.04 sec.]

5.265.31. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$50688$auto$opt_dff.cc:195:make_patterns_logic$9859
Extracted 51 gates and 129 wires to a netlist network with 78 inputs and 36 outputs (dfl=2).

5.265.31.1. Executing ABC.
[Time = 0.08 sec.]

5.265.32. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$50054$auto$opt_dff.cc:220:make_patterns_logic$8833
Extracted 41 gates and 78 wires to a netlist network with 37 inputs and 24 outputs (dfl=2).

5.265.32.1. Executing ABC.
[Time = 0.07 sec.]

5.265.33. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$50009$auto$opt_dff.cc:195:make_patterns_logic$9880
Extracted 41 gates and 67 wires to a netlist network with 26 inputs and 7 outputs (dfl=2).

5.265.33.1. Executing ABC.
[Time = 0.05 sec.]

5.265.34. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$50875$auto$opt_dff.cc:195:make_patterns_logic$10168
Extracted 39 gates and 109 wires to a netlist network with 70 inputs and 37 outputs (dfl=2).

5.265.34.1. Executing ABC.
[Time = 0.07 sec.]

5.265.35. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$50899$auto$opt_dff.cc:195:make_patterns_logic$10180
Extracted 37 gates and 106 wires to a netlist network with 69 inputs and 34 outputs (dfl=2).

5.265.35.1. Executing ABC.
[Time = 0.06 sec.]

5.265.36. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$50906$auto$opt_dff.cc:195:make_patterns_logic$10063
Extracted 36 gates and 105 wires to a netlist network with 69 inputs and 34 outputs (dfl=2).

5.265.36.1. Executing ABC.
[Time = 0.06 sec.]

5.265.37. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$37218$auto$opt_dff.cc:195:make_patterns_logic$9886
Extracted 35 gates and 71 wires to a netlist network with 36 inputs and 33 outputs (dfl=2).

5.265.37.1. Executing ABC.
[Time = 0.07 sec.]

5.265.38. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$49615$auto$opt_dff.cc:195:make_patterns_logic$9895
Extracted 35 gates and 71 wires to a netlist network with 36 inputs and 33 outputs (dfl=2).

5.265.38.1. Executing ABC.
[Time = 0.05 sec.]

5.265.39. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$49880$auto$opt_dff.cc:195:make_patterns_logic$9931
Extracted 31 gates and 35 wires to a netlist network with 4 inputs and 11 outputs (dfl=2).

5.265.39.1. Executing ABC.
[Time = 0.06 sec.]

5.265.40. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$49920$auto$opt_dff.cc:195:make_patterns_logic$9922
Extracted 31 gates and 35 wires to a netlist network with 4 inputs and 11 outputs (dfl=2).

5.265.40.1. Executing ABC.
[Time = 0.07 sec.]

5.265.41. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$50387$auto$opt_dff.cc:220:make_patterns_logic$8527
Extracted 29 gates and 40 wires to a netlist network with 11 inputs and 10 outputs (dfl=2).

5.265.41.1. Executing ABC.
[Time = 0.07 sec.]

5.265.42. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by !$abc$37218$auto$simplemap.cc:240:simplemap_eqne$27259[1]
Extracted 28 gates and 39 wires to a netlist network with 11 inputs and 11 outputs (dfl=2).

5.265.42.1. Executing ABC.
[Time = 0.06 sec.]

5.265.43. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$50498$auto$opt_dff.cc:195:make_patterns_logic$10165
Extracted 24 gates and 49 wires to a netlist network with 25 inputs and 21 outputs (dfl=2).

5.265.43.1. Executing ABC.
[Time = 0.07 sec.]

5.265.44. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$50475$auto$opt_dff.cc:220:make_patterns_logic$8549
Extracted 21 gates and 34 wires to a netlist network with 13 inputs and 9 outputs (dfl=2).

5.265.44.1. Executing ABC.
[Time = 0.05 sec.]

5.265.45. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$50521$auto$opt_dff.cc:195:make_patterns_logic$10090
Extracted 20 gates and 38 wires to a netlist network with 18 inputs and 3 outputs (dfl=2).

5.265.45.1. Executing ABC.
[Time = 0.05 sec.]

5.265.46. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$50631$auto$opt_dff.cc:195:make_patterns_logic$9856
Extracted 20 gates and 38 wires to a netlist network with 18 inputs and 10 outputs (dfl=2).

5.265.46.1. Executing ABC.
[Time = 0.06 sec.]

5.265.47. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$50543$auto$opt_dff.cc:195:make_patterns_logic$9877
Extracted 18 gates and 33 wires to a netlist network with 15 inputs and 12 outputs (dfl=2).

5.265.47.1. Executing ABC.
[Time = 0.06 sec.]

5.265.48. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by !\main_uart_rx_fifo_do_read
Extracted 18 gates and 30 wires to a netlist network with 12 inputs and 17 outputs (dfl=2).

5.265.48.1. Executing ABC.
[Time = 0.07 sec.]

5.265.49. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by !\main_uart_tx_fifo_do_read
Extracted 18 gates and 30 wires to a netlist network with 12 inputs and 17 outputs (dfl=2).

5.265.49.1. Executing ABC.
[Time = 0.06 sec.]

5.265.50. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$50608$auto$opt_dff.cc:220:make_patterns_logic$8663
Extracted 17 gates and 29 wires to a netlist network with 12 inputs and 8 outputs (dfl=2).

5.265.50.1. Executing ABC.
[Time = 0.06 sec.]

5.265.51. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$50452$auto$opt_dff.cc:195:make_patterns_logic$9949
Extracted 17 gates and 20 wires to a netlist network with 3 inputs and 7 outputs (dfl=2).

5.265.51.1. Executing ABC.
[Time = 0.04 sec.]

5.265.52. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$50565$auto$opt_dff.cc:195:make_patterns_logic$9928
Extracted 17 gates and 22 wires to a netlist network with 5 inputs and 6 outputs (dfl=2).

5.265.52.1. Executing ABC.
[Time = 0.05 sec.]

5.265.53. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$50587$auto$opt_dff.cc:195:make_patterns_logic$9919
Extracted 16 gates and 20 wires to a netlist network with 4 inputs and 7 outputs (dfl=2).

5.265.53.1. Executing ABC.
[Time = 0.05 sec.]

5.265.54. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$37218$auto$opt_dff.cc:195:make_patterns_logic$9904
Extracted 15 gates and 23 wires to a netlist network with 8 inputs and 11 outputs (dfl=2).

5.265.54.1. Executing ABC.
[Time = 0.06 sec.]

5.265.55. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$50650$auto$opt_dff.cc:195:make_patterns_logic$9925
Extracted 14 gates and 16 wires to a netlist network with 2 inputs and 5 outputs (dfl=2).

5.265.55.1. Executing ABC.
[Time = 0.05 sec.]

5.265.56. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$50669$auto$opt_dff.cc:195:make_patterns_logic$9916
Extracted 14 gates and 16 wires to a netlist network with 2 inputs and 5 outputs (dfl=2).

5.265.56.1. Executing ABC.
[Time = 0.09 sec.]

5.265.57. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$37218$auto$opt_dff.cc:195:make_patterns_logic$9967
Extracted 12 gates and 23 wires to a netlist network with 11 inputs and 7 outputs (dfl=2).

5.265.57.1. Executing ABC.
[Time = 0.07 sec.]

5.265.58. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$50738$auto$opt_dff.cc:195:make_patterns_logic$9868
Extracted 10 gates and 19 wires to a netlist network with 9 inputs and 9 outputs (dfl=2).

5.265.58.1. Executing ABC.
[Time = 0.05 sec.]

5.265.59. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$50807$auto$opt_dff.cc:195:make_patterns_logic$9934
Extracted 10 gates and 18 wires to a netlist network with 8 inputs and 8 outputs (dfl=2).

5.265.59.1. Executing ABC.
[Time = 0.06 sec.]

5.265.60. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$50831$auto$opt_dff.cc:195:make_patterns_logic$10078
Extracted 9 gates and 15 wires to a netlist network with 6 inputs and 7 outputs (dfl=2).

5.265.60.1. Executing ABC.
[Time = 0.05 sec.]

5.265.61. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$50883$auto$opt_dff.cc:195:make_patterns_logic$10159
Extracted 7 gates and 12 wires to a netlist network with 5 inputs and 4 outputs (dfl=2).

5.265.61.1. Executing ABC.
[Time = 0.05 sec.]

5.265.62. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$37218$auto$opt_dff.cc:195:make_patterns_logic$10009
Extracted 7 gates and 13 wires to a netlist network with 6 inputs and 4 outputs (dfl=2).

5.265.62.1. Executing ABC.
[Time = 0.07 sec.]

5.265.63. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$50867$auto$opt_dff.cc:220:make_patterns_logic$8674
Extracted 7 gates and 15 wires to a netlist network with 8 inputs and 3 outputs (dfl=2).

5.265.63.1. Executing ABC.
[Time = 0.06 sec.]

5.265.64. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$37218$auto$opt_dff.cc:195:make_patterns_logic$9997
Extracted 7 gates and 13 wires to a netlist network with 6 inputs and 4 outputs (dfl=2).

5.265.64.1. Executing ABC.
[Time = 0.06 sec.]

5.265.65. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$37218$auto$opt_dff.cc:195:make_patterns_logic$9973
Extracted 7 gates and 13 wires to a netlist network with 6 inputs and 4 outputs (dfl=2).

5.265.65.1. Executing ABC.
[Time = 0.06 sec.]

5.265.66. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$50705$auto$opt_dff.cc:195:make_patterns_logic$9946
Extracted 7 gates and 13 wires to a netlist network with 6 inputs and 6 outputs (dfl=2).

5.265.66.1. Executing ABC.
[Time = 0.04 sec.]

5.265.67. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$37218$auto$opt_dff.cc:195:make_patterns_logic$10003
Extracted 7 gates and 13 wires to a netlist network with 6 inputs and 4 outputs (dfl=2).

5.265.67.1. Executing ABC.
[Time = 0.06 sec.]

5.265.68. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$37218$auto$opt_dff.cc:195:make_patterns_logic$10006
Extracted 7 gates and 13 wires to a netlist network with 6 inputs and 4 outputs (dfl=2).

5.265.68.1. Executing ABC.
[Time = 0.06 sec.]

5.265.69. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$37218$auto$opt_dff.cc:195:make_patterns_logic$10012
Extracted 7 gates and 13 wires to a netlist network with 6 inputs and 4 outputs (dfl=2).

5.265.69.1. Executing ABC.
[Time = 0.07 sec.]

5.265.70. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$37218$auto$opt_dff.cc:195:make_patterns_logic$10057
Extracted 7 gates and 13 wires to a netlist network with 6 inputs and 4 outputs (dfl=2).

5.265.70.1. Executing ABC.
[Time = 0.07 sec.]

5.265.71. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$37218$auto$opt_dff.cc:195:make_patterns_logic$9991
Extracted 7 gates and 13 wires to a netlist network with 6 inputs and 4 outputs (dfl=2).

5.265.71.1. Executing ABC.
[Time = 0.07 sec.]

5.265.72. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$37218$auto$opt_dff.cc:195:make_patterns_logic$9988
Extracted 7 gates and 13 wires to a netlist network with 6 inputs and 4 outputs (dfl=2).

5.265.72.1. Executing ABC.
[Time = 0.07 sec.]

5.265.73. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$37218$auto$opt_dff.cc:195:make_patterns_logic$9985
Extracted 7 gates and 13 wires to a netlist network with 6 inputs and 4 outputs (dfl=2).

5.265.73.1. Executing ABC.
[Time = 0.07 sec.]

5.265.74. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$37218$auto$opt_dff.cc:195:make_patterns_logic$9982
Extracted 7 gates and 13 wires to a netlist network with 6 inputs and 4 outputs (dfl=2).

5.265.74.1. Executing ABC.
[Time = 0.06 sec.]

5.265.75. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$37218$auto$opt_dff.cc:195:make_patterns_logic$9979
Extracted 7 gates and 13 wires to a netlist network with 6 inputs and 4 outputs (dfl=2).

5.265.75.1. Executing ABC.
[Time = 0.06 sec.]

5.265.76. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$37218$auto$opt_dff.cc:195:make_patterns_logic$9976
Extracted 7 gates and 13 wires to a netlist network with 6 inputs and 4 outputs (dfl=2).

5.265.76.1. Executing ABC.
[Time = 0.07 sec.]

5.265.77. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$37218$auto$opt_dff.cc:195:make_patterns_logic$9970
Extracted 7 gates and 13 wires to a netlist network with 6 inputs and 4 outputs (dfl=2).

5.265.77.1. Executing ABC.
[Time = 0.06 sec.]

5.265.78. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$50798$auto$opt_dff.cc:195:make_patterns_logic$10075
Extracted 7 gates and 13 wires to a netlist network with 6 inputs and 4 outputs (dfl=2).

5.265.78.1. Executing ABC.
[Time = 0.08 sec.]

5.265.79. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$37218$auto$opt_dff.cc:195:make_patterns_logic$10015
Extracted 7 gates and 13 wires to a netlist network with 6 inputs and 4 outputs (dfl=2).

5.265.79.1. Executing ABC.
[Time = 0.06 sec.]

5.265.80. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$37218$auto$opt_dff.cc:195:make_patterns_logic$10054
Extracted 7 gates and 13 wires to a netlist network with 6 inputs and 4 outputs (dfl=2).

5.265.80.1. Executing ABC.
[Time = 0.06 sec.]

5.265.81. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$37218$auto$opt_dff.cc:195:make_patterns_logic$10000
Extracted 7 gates and 13 wires to a netlist network with 6 inputs and 4 outputs (dfl=2).

5.265.81.1. Executing ABC.
[Time = 0.06 sec.]

5.265.82. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$37218$auto$opt_dff.cc:195:make_patterns_logic$9994
Extracted 7 gates and 13 wires to a netlist network with 6 inputs and 4 outputs (dfl=2).

5.265.82.1. Executing ABC.
[Time = 0.07 sec.]

5.265.83. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$37218$auto$opt_dff.cc:195:make_patterns_logic$10060
Extracted 7 gates and 13 wires to a netlist network with 6 inputs and 4 outputs (dfl=2).

5.265.83.1. Executing ABC.
[Time = 0.07 sec.]

5.265.84. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$37218$auto$opt_dff.cc:195:make_patterns_logic$10021
Extracted 7 gates and 13 wires to a netlist network with 6 inputs and 4 outputs (dfl=2).

5.265.84.1. Executing ABC.
[Time = 0.08 sec.]

5.265.85. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$37218$auto$opt_dff.cc:195:make_patterns_logic$10048
Extracted 7 gates and 13 wires to a netlist network with 6 inputs and 4 outputs (dfl=2).

5.265.85.1. Executing ABC.
[Time = 0.08 sec.]

5.265.86. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$37218$auto$opt_dff.cc:195:make_patterns_logic$10045
Extracted 7 gates and 13 wires to a netlist network with 6 inputs and 4 outputs (dfl=2).

5.265.86.1. Executing ABC.
[Time = 0.05 sec.]

5.265.87. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$37218$auto$opt_dff.cc:195:make_patterns_logic$10042
Extracted 7 gates and 13 wires to a netlist network with 6 inputs and 4 outputs (dfl=2).

5.265.87.1. Executing ABC.
[Time = 0.05 sec.]

5.265.88. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$37218$auto$opt_dff.cc:195:make_patterns_logic$10039
Extracted 7 gates and 13 wires to a netlist network with 6 inputs and 4 outputs (dfl=2).

5.265.88.1. Executing ABC.
[Time = 0.05 sec.]

5.265.89. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$37218$auto$opt_dff.cc:195:make_patterns_logic$10036
Extracted 7 gates and 13 wires to a netlist network with 6 inputs and 4 outputs (dfl=2).

5.265.89.1. Executing ABC.
[Time = 0.05 sec.]

5.265.90. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$37218$auto$opt_dff.cc:195:make_patterns_logic$10033
Extracted 7 gates and 13 wires to a netlist network with 6 inputs and 4 outputs (dfl=2).

5.265.90.1. Executing ABC.
[Time = 0.05 sec.]

5.265.91. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$37218$auto$opt_dff.cc:195:make_patterns_logic$10030
Extracted 7 gates and 13 wires to a netlist network with 6 inputs and 4 outputs (dfl=2).

5.265.91.1. Executing ABC.
[Time = 0.05 sec.]

5.265.92. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$37218$auto$opt_dff.cc:195:make_patterns_logic$10027
Extracted 7 gates and 13 wires to a netlist network with 6 inputs and 4 outputs (dfl=2).

5.265.92.1. Executing ABC.
[Time = 0.05 sec.]

5.265.93. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$37218$auto$opt_dff.cc:195:make_patterns_logic$10024
Extracted 7 gates and 13 wires to a netlist network with 6 inputs and 4 outputs (dfl=2).

5.265.93.1. Executing ABC.
[Time = 0.07 sec.]

5.265.94. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$37218$auto$opt_dff.cc:195:make_patterns_logic$10051
Extracted 7 gates and 13 wires to a netlist network with 6 inputs and 4 outputs (dfl=2).

5.265.94.1. Executing ABC.
[Time = 0.07 sec.]

5.265.95. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$37218$auto$opt_dff.cc:195:make_patterns_logic$10018
Extracted 7 gates and 13 wires to a netlist network with 6 inputs and 4 outputs (dfl=2).

5.265.95.1. Executing ABC.
[Time = 0.06 sec.]

5.265.96. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$50859$auto$opt_dff.cc:195:make_patterns_logic$9853
Extracted 5 gates and 10 wires to a netlist network with 5 inputs and 3 outputs (dfl=2).

5.265.96.1. Executing ABC.
[Time = 0.04 sec.]

5.265.97. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$50840$auto$opt_dff.cc:195:make_patterns_logic$10087
Extracted 5 gates and 9 wires to a netlist network with 4 inputs and 2 outputs (dfl=2).

5.265.97.1. Executing ABC.
[Time = 0.08 sec.]

5.265.98. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$50928$auto$opt_dff.cc:195:make_patterns_logic$10066
Extracted 5 gates and 10 wires to a netlist network with 5 inputs and 3 outputs (dfl=2).

5.265.98.1. Executing ABC.
[Time = 0.04 sec.]

5.265.99. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$50819$auto$opt_dff.cc:195:make_patterns_logic$9937
Extracted 5 gates and 10 wires to a netlist network with 5 inputs and 5 outputs (dfl=2).

5.265.99.1. Executing ABC.
[Time = 0.04 sec.]

5.265.100. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$50914$auto$opt_dff.cc:195:make_patterns_logic$10084
Extracted 5 gates and 8 wires to a netlist network with 3 inputs and 3 outputs (dfl=2).

5.265.100.1. Executing ABC.
[Time = 0.05 sec.]

5.265.101. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$50891$auto$opt_dff.cc:195:make_patterns_logic$10081
Extracted 4 gates and 7 wires to a netlist network with 3 inputs and 2 outputs (dfl=2).

5.265.101.1. Executing ABC.
[Time = 0.05 sec.]

5.265.102. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$50921$auto$opt_dff.cc:195:make_patterns_logic$10069
Extracted 4 gates and 8 wires to a netlist network with 4 inputs and 4 outputs (dfl=2).

5.265.102.1. Executing ABC.
[Time = 0.06 sec.]

5.265.103. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$51007$auto$opt_dff.cc:195:make_patterns_logic$10072
Extracted 3 gates and 8 wires to a netlist network with 5 inputs and 3 outputs (dfl=2).

5.265.103.1. Executing ABC.
[Time = 0.07 sec.]

5.266. Executing OPT_EXPR pass (perform const folding).
Optimizing module sim.
<suppressed ~47 debug messages>

5.267. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sim'.
<suppressed ~294 debug messages>
Removed a total of 98 cells.

5.268. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \sim..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

5.269. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \sim.
Performed a total of 0 changes.

5.270. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sim'.
Removed a total of 0 cells.

5.271. Executing OPT_SHARE pass.
    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$64800$auto$blifparse.cc:396:parse_blif$65892 in front of them:
        $abc$70594$auto$blifparse.cc:396:parse_blif$70890
        $abc$70594$auto$blifparse.cc:396:parse_blif$70933

5.272. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1949, #solve=0, #remove=0, time=0.11 sec.]

5.273. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sim..
Removed 0 unused cells and 18768 unused wires.
<suppressed ~1 debug messages>

5.274. Executing OPT_EXPR pass (perform const folding).
Optimizing module sim.
<suppressed ~1 debug messages>

5.275. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \sim..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~5 debug messages>

5.276. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \sim.
Performed a total of 0 changes.

5.277. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sim'.
Removed a total of 0 cells.

5.278. Executing OPT_SHARE pass.

5.279. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1949, #solve=0, #remove=0, time=0.11 sec.]

5.280. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sim..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

5.281. Executing OPT_EXPR pass (perform const folding).
Optimizing module sim.

RUN-OPT ITERATIONS DONE : 2

ABC-DFF iteration : 4

5.282. Executing ABC pass (technology mapping using ABC).

5.282.1. Summary of detected clock domains:
  4 cells in clk=\sys_clk, en=$abc$51007$auto$opt_dff.cc:195:make_patterns_logic$10072, arst={ }, srst={ }
  3 cells in clk=\sys_clk, en=$abc$50921$auto$opt_dff.cc:195:make_patterns_logic$10069, arst={ }, srst={ }
  6 cells in clk=\sys_clk, en=$abc$50891$auto$opt_dff.cc:195:make_patterns_logic$10081, arst={ }, srst={ }
  4 cells in clk=\sys_clk, en=$abc$50914$auto$opt_dff.cc:195:make_patterns_logic$10084, arst={ }, srst={ }
  6 cells in clk=\sys_clk, en=$abc$50819$auto$opt_dff.cc:195:make_patterns_logic$9937, arst={ }, srst={ }
  7 cells in clk=\sys_clk, en=$abc$50928$auto$opt_dff.cc:195:make_patterns_logic$10066, arst={ }, srst={ }
  7 cells in clk=\sys_clk, en=$abc$50840$auto$opt_dff.cc:195:make_patterns_logic$10087, arst={ }, srst={ }
  6 cells in clk=\sys_clk, en=$abc$50859$auto$opt_dff.cc:195:make_patterns_logic$9853, arst={ }, srst={ }
  6 cells in clk=\sys_clk, en=$abc$37218$auto$opt_dff.cc:195:make_patterns_logic$10018, arst={ }, srst={ }
  6 cells in clk=\sys_clk, en=$abc$37218$auto$opt_dff.cc:195:make_patterns_logic$10051, arst={ }, srst={ }
  6 cells in clk=\sys_clk, en=$abc$37218$auto$opt_dff.cc:195:make_patterns_logic$10024, arst={ }, srst={ }
  6 cells in clk=\sys_clk, en=$abc$37218$auto$opt_dff.cc:195:make_patterns_logic$10027, arst={ }, srst={ }
  6 cells in clk=\sys_clk, en=$abc$37218$auto$opt_dff.cc:195:make_patterns_logic$10030, arst={ }, srst={ }
  6 cells in clk=\sys_clk, en=$abc$37218$auto$opt_dff.cc:195:make_patterns_logic$10033, arst={ }, srst={ }
  6 cells in clk=\sys_clk, en=$abc$37218$auto$opt_dff.cc:195:make_patterns_logic$10036, arst={ }, srst={ }
  6 cells in clk=\sys_clk, en=$abc$37218$auto$opt_dff.cc:195:make_patterns_logic$10039, arst={ }, srst={ }
  6 cells in clk=\sys_clk, en=$abc$37218$auto$opt_dff.cc:195:make_patterns_logic$10042, arst={ }, srst={ }
  6 cells in clk=\sys_clk, en=$abc$37218$auto$opt_dff.cc:195:make_patterns_logic$10045, arst={ }, srst={ }
  6 cells in clk=\sys_clk, en=$abc$37218$auto$opt_dff.cc:195:make_patterns_logic$10048, arst={ }, srst={ }
  6 cells in clk=\sys_clk, en=$abc$37218$auto$opt_dff.cc:195:make_patterns_logic$10021, arst={ }, srst={ }
  6 cells in clk=\sys_clk, en=$abc$37218$auto$opt_dff.cc:195:make_patterns_logic$10060, arst={ }, srst={ }
  6 cells in clk=\sys_clk, en=$abc$37218$auto$opt_dff.cc:195:make_patterns_logic$9994, arst={ }, srst={ }
  6 cells in clk=\sys_clk, en=$abc$37218$auto$opt_dff.cc:195:make_patterns_logic$10000, arst={ }, srst={ }
  6 cells in clk=\sys_clk, en=$abc$37218$auto$opt_dff.cc:195:make_patterns_logic$10054, arst={ }, srst={ }
  6 cells in clk=\sys_clk, en=$abc$37218$auto$opt_dff.cc:195:make_patterns_logic$10015, arst={ }, srst={ }
  5 cells in clk=\sys_clk, en=$abc$50798$auto$opt_dff.cc:195:make_patterns_logic$10075, arst={ }, srst={ }
  6 cells in clk=\sys_clk, en=$abc$37218$auto$opt_dff.cc:195:make_patterns_logic$9970, arst={ }, srst={ }
  6 cells in clk=\sys_clk, en=$abc$37218$auto$opt_dff.cc:195:make_patterns_logic$9976, arst={ }, srst={ }
  6 cells in clk=\sys_clk, en=$abc$37218$auto$opt_dff.cc:195:make_patterns_logic$9979, arst={ }, srst={ }
  6 cells in clk=\sys_clk, en=$abc$37218$auto$opt_dff.cc:195:make_patterns_logic$9982, arst={ }, srst={ }
  6 cells in clk=\sys_clk, en=$abc$37218$auto$opt_dff.cc:195:make_patterns_logic$9985, arst={ }, srst={ }
  6 cells in clk=\sys_clk, en=$abc$37218$auto$opt_dff.cc:195:make_patterns_logic$9988, arst={ }, srst={ }
  6 cells in clk=\sys_clk, en=$abc$37218$auto$opt_dff.cc:195:make_patterns_logic$9991, arst={ }, srst={ }
  6 cells in clk=\sys_clk, en=$abc$37218$auto$opt_dff.cc:195:make_patterns_logic$10057, arst={ }, srst={ }
  6 cells in clk=\sys_clk, en=$abc$37218$auto$opt_dff.cc:195:make_patterns_logic$10012, arst={ }, srst={ }
  6 cells in clk=\sys_clk, en=$abc$37218$auto$opt_dff.cc:195:make_patterns_logic$10006, arst={ }, srst={ }
  6 cells in clk=\sys_clk, en=$abc$37218$auto$opt_dff.cc:195:make_patterns_logic$10003, arst={ }, srst={ }
  7 cells in clk=\sys_clk, en=$abc$50705$auto$opt_dff.cc:195:make_patterns_logic$9946, arst={ }, srst={ }
  6 cells in clk=\sys_clk, en=$abc$37218$auto$opt_dff.cc:195:make_patterns_logic$9973, arst={ }, srst={ }
  6 cells in clk=\sys_clk, en=$abc$37218$auto$opt_dff.cc:195:make_patterns_logic$9997, arst={ }, srst={ }
  7 cells in clk=\sys_clk, en=$abc$50867$auto$opt_dff.cc:220:make_patterns_logic$8674, arst={ }, srst={ }
  6 cells in clk=\sys_clk, en=$abc$37218$auto$opt_dff.cc:195:make_patterns_logic$10009, arst={ }, srst={ }
  7 cells in clk=\sys_clk, en=$abc$50883$auto$opt_dff.cc:195:make_patterns_logic$10159, arst={ }, srst={ }
  8 cells in clk=\sys_clk, en=$abc$50831$auto$opt_dff.cc:195:make_patterns_logic$10078, arst={ }, srst={ }
  5 cells in clk=\sys_clk, en=$abc$50807$auto$opt_dff.cc:195:make_patterns_logic$9934, arst={ }, srst={ }
  11 cells in clk=\sys_clk, en=$abc$50738$auto$opt_dff.cc:195:make_patterns_logic$9868, arst={ }, srst={ }
  12 cells in clk=\sys_clk, en=$abc$37218$auto$opt_dff.cc:195:make_patterns_logic$9967, arst={ }, srst={ }
  17 cells in clk=\sys_clk, en=$abc$50669$auto$opt_dff.cc:195:make_patterns_logic$9916, arst={ }, srst={ }
  16 cells in clk=\sys_clk, en=$abc$50650$auto$opt_dff.cc:195:make_patterns_logic$9925, arst={ }, srst={ }
  17 cells in clk=\sys_clk, en=$abc$37218$auto$opt_dff.cc:195:make_patterns_logic$9904, arst={ }, srst={ }
  16 cells in clk=\sys_clk, en=$abc$50587$auto$opt_dff.cc:195:make_patterns_logic$9919, arst={ }, srst={ }
  16 cells in clk=\sys_clk, en=$abc$50565$auto$opt_dff.cc:195:make_patterns_logic$9928, arst={ }, srst={ }
  19 cells in clk=\sys_clk, en=$abc$50452$auto$opt_dff.cc:195:make_patterns_logic$9949, arst={ }, srst={ }
  17 cells in clk=\sys_clk, en=$abc$50608$auto$opt_dff.cc:220:make_patterns_logic$8663, arst={ }, srst={ }
  18 cells in clk=\sys_clk, en=!\main_uart_tx_fifo_do_read, arst={ }, srst={ }
  18 cells in clk=\sys_clk, en=!\main_uart_rx_fifo_do_read, arst={ }, srst={ }
  20 cells in clk=\sys_clk, en=$abc$50543$auto$opt_dff.cc:195:make_patterns_logic$9877, arst={ }, srst={ }
  16 cells in clk=\sys_clk, en=$abc$50631$auto$opt_dff.cc:195:make_patterns_logic$9856, arst={ }, srst={ }
  20 cells in clk=\sys_clk, en=$abc$50521$auto$opt_dff.cc:195:make_patterns_logic$10090, arst={ }, srst={ }
  16 cells in clk=\sys_clk, en=$abc$50475$auto$opt_dff.cc:220:make_patterns_logic$8549, arst={ }, srst={ }
  22 cells in clk=\sys_clk, en=$abc$50498$auto$opt_dff.cc:195:make_patterns_logic$10165, arst={ }, srst={ }
  29 cells in clk=\sys_clk, en=!$abc$37218$auto$simplemap.cc:240:simplemap_eqne$27259[1], arst={ }, srst={ }
  24 cells in clk=\sys_clk, en=$abc$50387$auto$opt_dff.cc:220:make_patterns_logic$8527, arst={ }, srst={ }
  38 cells in clk=\sys_clk, en=$abc$49920$auto$opt_dff.cc:195:make_patterns_logic$9922, arst={ }, srst={ }
  39 cells in clk=\sys_clk, en=$abc$49880$auto$opt_dff.cc:195:make_patterns_logic$9931, arst={ }, srst={ }
  134 cells in clk=\sys_clk, en=$abc$49615$auto$opt_dff.cc:195:make_patterns_logic$9895, arst={ }, srst={ }
  35 cells in clk=\sys_clk, en=$abc$37218$auto$opt_dff.cc:195:make_patterns_logic$9886, arst={ }, srst={ }
  36 cells in clk=\sys_clk, en=$abc$50906$auto$opt_dff.cc:195:make_patterns_logic$10063, arst={ }, srst={ }
  37 cells in clk=\sys_clk, en=$abc$50899$auto$opt_dff.cc:195:make_patterns_logic$10180, arst={ }, srst={ }
  43 cells in clk=\sys_clk, en=$abc$50875$auto$opt_dff.cc:195:make_patterns_logic$10168, arst={ }, srst={ }
  31 cells in clk=\sys_clk, en=$abc$50009$auto$opt_dff.cc:195:make_patterns_logic$9880, arst={ }, srst={ }
  37 cells in clk=\sys_clk, en=$abc$50054$auto$opt_dff.cc:220:make_patterns_logic$8833, arst={ }, srst={ }
  57 cells in clk=\sys_clk, en=$abc$50688$auto$opt_dff.cc:195:make_patterns_logic$9859, arst={ }, srst={ }
  65 cells in clk=\sys_clk, en=$abc$37218$auto$opt_dff.cc:195:make_patterns_logic$9889, arst={ }, srst={ }
  66 cells in clk=\sys_clk, en=$abc$49748$auto$opt_dff.cc:195:make_patterns_logic$9901, arst={ }, srst={ }
  72 cells in clk=\sys_clk, en=$abc$49960$auto$opt_dff.cc:195:make_patterns_logic$10171, arst={ }, srst={ }
  69 cells in clk=\sys_clk, en=$abc$48507$auto$opt_dff.cc:195:make_patterns_logic$9913, arst={ }, srst={ }
  80 cells in clk=\sys_clk, en=$abc$48940$auto$opt_dff.cc:195:make_patterns_logic$9943, arst={ }, srst={ }
  93 cells in clk=\sys_clk, en=$abc$49482$auto$opt_dff.cc:220:make_patterns_logic$8533, arst={ }, srst={ }
  97 cells in clk=\sys_clk, en=$abc$37218$flatten\picorv32.\genblk1.genblk1.pcpi_mul.$0\pcpi_ready[0:0], arst={ }, srst={ }
  67 cells in clk=\sys_clk, en=$abc$37218$auto$opt_dff.cc:195:make_patterns_logic$9892, arst={ }, srst={ }
  104 cells in clk=\sys_clk, en=$abc$48671$auto$opt_dff.cc:195:make_patterns_logic$9907, arst={ }, srst={ }
  94 cells in clk=\sys_clk, en=$abc$47887$auto$opt_dff.cc:195:make_patterns_logic$9883, arst={ }, srst={ }
  34 cells in clk=\sys_clk, en=$abc$49346$auto$opt_dff.cc:195:make_patterns_logic$9898, arst={ }, srst={ }
  107 cells in clk=\sys_clk, en=$abc$49132$auto$opt_dff.cc:195:make_patterns_logic$9952, arst={ }, srst={ }
  98 cells in clk=\sys_clk, en=$abc$48802$auto$opt_dff.cc:220:make_patterns_logic$8538, arst={ }, srst={ }
  149 cells in clk=\sys_clk, en=$abc$47648$auto$opt_dff.cc:195:make_patterns_logic$9910, arst={ }, srst={ }
  147 cells in clk=\sys_clk, en=$abc$49077$auto$opt_dff.cc:220:make_patterns_logic$8443, arst={ }, srst={ }
  139 cells in clk=\sys_clk, en=$abc$37218$auto$opt_dff.cc:195:make_patterns_logic$10093, arst={ }, srst={ }
  161 cells in clk=\sys_clk, en=$abc$48217$auto$opt_dff.cc:195:make_patterns_logic$9955, arst={ }, srst={ }
  146 cells in clk=\sys_clk, en=$abc$37218$auto$opt_dff.cc:195:make_patterns_logic$9940, arst={ }, srst={ }
  320 cells in clk=\sys_clk, en=\picorv32.mem_xfer, arst={ }, srst={ }
  352 cells in clk=\sys_clk, en=$abc$46931$auto$opt_dff.cc:195:make_patterns_logic$10162, arst={ }, srst={ }
  334 cells in clk=\sys_clk, en=$abc$46528$auto$opt_dff.cc:220:make_patterns_logic$8454, arst={ }, srst={ }
  365 cells in clk=\sys_clk, en=$abc$46134$auto$opt_dff.cc:220:make_patterns_logic$8464, arst={ }, srst={ }
  599 cells in clk=\sys_clk, en=$abc$45649$flatten\picorv32.$logic_and$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1035$2214_Y, arst={ }, srst={ }
  372 cells in clk=\sys_clk, en=$abc$37218$auto$opt_dff.cc:195:make_patterns_logic$9958, arst={ }, srst={ }
  347 cells in clk=\sys_clk, en=$abc$44647$auto$opt_dff.cc:220:make_patterns_logic$8808, arst={ }, srst={ }
  424 cells in clk=\sys_clk, en=$abc$37218$flatten\picorv32.$logic_and$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1441$2485_Y, arst={ }, srst={ }
  473 cells in clk=\sys_clk, en=$abc$43556$auto$opt_dff.cc:220:make_patterns_logic$8854, arst={ }, srst={ }
  711 cells in clk=\sys_clk, en=!$abc$37218$auto$fsm_map.cc:74:implement_pattern_cache$8032, arst={ }, srst={ }
  4042 cells in clk=\sys_clk, en={ }, arst={ }, srst={ }

  #logic partitions = 102

5.282.2. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk
Extracted 4038 gates and 5710 wires to a netlist network with 1671 inputs and 1286 outputs (dfl=2).

5.282.2.1. Executing ABC.
[Time = 0.83 sec.]

5.282.3. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by !$abc$37218$auto$fsm_map.cc:74:implement_pattern_cache$8032
Extracted 711 gates and 859 wires to a netlist network with 148 inputs and 339 outputs (dfl=2).

5.282.3.1. Executing ABC.
[Time = 0.20 sec.]

5.282.4. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$45649$flatten\picorv32.$logic_and$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1035$2214_Y
Extracted 534 gates and 1039 wires to a netlist network with 505 inputs and 358 outputs (dfl=2).

5.282.4.1. Executing ABC.
[Time = 0.15 sec.]

5.282.5. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$43556$auto$opt_dff.cc:220:make_patterns_logic$8854
Extracted 346 gates and 615 wires to a netlist network with 269 inputs and 305 outputs (dfl=2).

5.282.5.1. Executing ABC.
[Time = 0.13 sec.]

5.282.6. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$37218$flatten\picorv32.$logic_and$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1441$2485_Y
Extracted 424 gates and 505 wires to a netlist network with 81 inputs and 180 outputs (dfl=2).

5.282.6.1. Executing ABC.
[Time = 0.14 sec.]

5.282.7. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$37218$auto$opt_dff.cc:195:make_patterns_logic$9958
Extracted 372 gates and 506 wires to a netlist network with 134 inputs and 159 outputs (dfl=2).

5.282.7.1. Executing ABC.
[Time = 0.09 sec.]

5.282.8. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$46134$auto$opt_dff.cc:220:make_patterns_logic$8464
Extracted 298 gates and 463 wires to a netlist network with 165 inputs and 162 outputs (dfl=2).

5.282.8.1. Executing ABC.
[Time = 0.08 sec.]

5.282.9. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$46931$auto$opt_dff.cc:195:make_patterns_logic$10162
Extracted 352 gates and 358 wires to a netlist network with 6 inputs and 101 outputs (dfl=2).

5.282.9.1. Executing ABC.
[Time = 0.10 sec.]

5.282.10. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$44647$auto$opt_dff.cc:220:make_patterns_logic$8808
Extracted 315 gates and 475 wires to a netlist network with 160 inputs and 257 outputs (dfl=2).

5.282.10.1. Executing ABC.
[Time = 0.08 sec.]

5.282.11. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$46528$auto$opt_dff.cc:220:make_patterns_logic$8454
Extracted 304 gates and 372 wires to a netlist network with 68 inputs and 209 outputs (dfl=2).

5.282.11.1. Executing ABC.
[Time = 0.08 sec.]

5.282.12. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by \picorv32.mem_xfer
Extracted 320 gates and 477 wires to a netlist network with 157 inputs and 176 outputs (dfl=2).

5.282.12.1. Executing ABC.
[Time = 0.08 sec.]

5.282.13. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$48217$auto$opt_dff.cc:195:make_patterns_logic$9955
Extracted 161 gates and 228 wires to a netlist network with 67 inputs and 129 outputs (dfl=2).

5.282.13.1. Executing ABC.
[Time = 0.06 sec.]

5.282.14. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$47648$auto$opt_dff.cc:195:make_patterns_logic$9910
Extracted 149 gates and 247 wires to a netlist network with 98 inputs and 101 outputs (dfl=2).

5.282.14.1. Executing ABC.
[Time = 0.07 sec.]

5.282.15. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$49077$auto$opt_dff.cc:220:make_patterns_logic$8443
Extracted 85 gates and 235 wires to a netlist network with 150 inputs and 66 outputs (dfl=2).

5.282.15.1. Executing ABC.
[Time = 0.06 sec.]

5.282.16. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$37218$auto$opt_dff.cc:195:make_patterns_logic$9940
Extracted 146 gates and 197 wires to a netlist network with 51 inputs and 80 outputs (dfl=2).

5.282.16.1. Executing ABC.
[Time = 0.06 sec.]

5.282.17. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$37218$auto$opt_dff.cc:195:make_patterns_logic$10093
Extracted 139 gates and 268 wires to a netlist network with 129 inputs and 79 outputs (dfl=2).

5.282.17.1. Executing ABC.
[Time = 0.07 sec.]

5.282.18. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$49615$auto$opt_dff.cc:195:make_patterns_logic$9895
Extracted 134 gates and 271 wires to a netlist network with 137 inputs and 131 outputs (dfl=2).

5.282.18.1. Executing ABC.
[Time = 0.07 sec.]

5.282.19. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$49132$auto$opt_dff.cc:195:make_patterns_logic$9952
Extracted 107 gates and 275 wires to a netlist network with 168 inputs and 104 outputs (dfl=2).

5.282.19.1. Executing ABC.
[Time = 0.06 sec.]

5.282.20. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$48671$auto$opt_dff.cc:195:make_patterns_logic$9907
Extracted 104 gates and 144 wires to a netlist network with 40 inputs and 71 outputs (dfl=2).

5.282.20.1. Executing ABC.
[Time = 0.16 sec.]

5.282.21. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$48802$auto$opt_dff.cc:220:make_patterns_logic$8538
Extracted 92 gates and 158 wires to a netlist network with 66 inputs and 61 outputs (dfl=2).

5.282.21.1. Executing ABC.
[Time = 0.07 sec.]

5.282.22. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$37218$flatten\picorv32.\genblk1.genblk1.pcpi_mul.$0\pcpi_ready[0:0]
Extracted 97 gates and 197 wires to a netlist network with 100 inputs and 65 outputs (dfl=2).

5.282.22.1. Executing ABC.
[Time = 0.08 sec.]

5.282.23. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$47887$auto$opt_dff.cc:195:make_patterns_logic$9883
Extracted 94 gates and 96 wires to a netlist network with 2 inputs and 30 outputs (dfl=2).

5.282.23.1. Executing ABC.
[Time = 0.08 sec.]

5.282.24. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$49482$auto$opt_dff.cc:220:make_patterns_logic$8533
Extracted 92 gates and 132 wires to a netlist network with 40 inputs and 66 outputs (dfl=2).

5.282.24.1. Executing ABC.
[Time = 0.08 sec.]

5.282.25. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$48940$auto$opt_dff.cc:195:make_patterns_logic$9943
Extracted 80 gates and 136 wires to a netlist network with 56 inputs and 65 outputs (dfl=2).

5.282.25.1. Executing ABC.
[Time = 0.08 sec.]

5.282.26. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$49960$auto$opt_dff.cc:195:make_patterns_logic$10171
Extracted 72 gates and 105 wires to a netlist network with 33 inputs and 28 outputs (dfl=2).

5.282.26.1. Executing ABC.
[Time = 0.07 sec.]

5.282.27. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$48507$auto$opt_dff.cc:195:make_patterns_logic$9913
Extracted 69 gates and 107 wires to a netlist network with 38 inputs and 67 outputs (dfl=2).

5.282.27.1. Executing ABC.
[Time = 0.05 sec.]

5.282.28. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$37218$auto$opt_dff.cc:195:make_patterns_logic$9892
Extracted 67 gates and 136 wires to a netlist network with 69 inputs and 66 outputs (dfl=2).

5.282.28.1. Executing ABC.
[Time = 0.08 sec.]

5.282.29. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$49748$auto$opt_dff.cc:195:make_patterns_logic$9901
Extracted 66 gates and 102 wires to a netlist network with 36 inputs and 65 outputs (dfl=2).

5.282.29.1. Executing ABC.
[Time = 0.05 sec.]

5.282.30. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$37218$auto$opt_dff.cc:195:make_patterns_logic$9889
Extracted 65 gates and 100 wires to a netlist network with 35 inputs and 65 outputs (dfl=2).

5.282.30.1. Executing ABC.
[Time = 0.06 sec.]

5.282.31. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$50688$auto$opt_dff.cc:195:make_patterns_logic$9859
Extracted 57 gates and 137 wires to a netlist network with 80 inputs and 39 outputs (dfl=2).

5.282.31.1. Executing ABC.
[Time = 0.08 sec.]

5.282.32. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$50875$auto$opt_dff.cc:195:make_patterns_logic$10168
Extracted 43 gates and 117 wires to a netlist network with 74 inputs and 37 outputs (dfl=2).

5.282.32.1. Executing ABC.
[Time = 0.07 sec.]

5.282.33. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$49880$auto$opt_dff.cc:195:make_patterns_logic$9931
Extracted 38 gates and 45 wires to a netlist network with 7 inputs and 12 outputs (dfl=2).

5.282.33.1. Executing ABC.
[Time = 0.05 sec.]

5.282.34. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$49920$auto$opt_dff.cc:195:make_patterns_logic$9922
Extracted 37 gates and 41 wires to a netlist network with 4 inputs and 11 outputs (dfl=2).

5.282.34.1. Executing ABC.
[Time = 0.06 sec.]

5.282.35. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$50899$auto$opt_dff.cc:195:make_patterns_logic$10180
Extracted 37 gates and 106 wires to a netlist network with 69 inputs and 34 outputs (dfl=2).

5.282.35.1. Executing ABC.
[Time = 0.08 sec.]

5.282.36. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$50054$auto$opt_dff.cc:220:make_patterns_logic$8833
Extracted 37 gates and 71 wires to a netlist network with 34 inputs and 24 outputs (dfl=2).

5.282.36.1. Executing ABC.
[Time = 0.16 sec.]

5.282.37. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$50906$auto$opt_dff.cc:195:make_patterns_logic$10063
Extracted 36 gates and 105 wires to a netlist network with 69 inputs and 34 outputs (dfl=2).

5.282.37.1. Executing ABC.
[Time = 0.08 sec.]

5.282.38. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$37218$auto$opt_dff.cc:195:make_patterns_logic$9886
Extracted 35 gates and 71 wires to a netlist network with 36 inputs and 33 outputs (dfl=2).

5.282.38.1. Executing ABC.
[Time = 0.05 sec.]

5.282.39. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$49346$auto$opt_dff.cc:195:make_patterns_logic$9898
Extracted 34 gates and 69 wires to a netlist network with 35 inputs and 33 outputs (dfl=2).

5.282.39.1. Executing ABC.
[Time = 0.04 sec.]

5.282.40. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$50009$auto$opt_dff.cc:195:make_patterns_logic$9880
Extracted 31 gates and 56 wires to a netlist network with 25 inputs and 7 outputs (dfl=2).

5.282.40.1. Executing ABC.
[Time = 0.06 sec.]

5.282.41. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by !$abc$37218$auto$simplemap.cc:240:simplemap_eqne$27259[1]
Extracted 29 gates and 40 wires to a netlist network with 11 inputs and 11 outputs (dfl=2).

5.282.41.1. Executing ABC.
[Time = 0.04 sec.]

5.282.42. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$50387$auto$opt_dff.cc:220:make_patterns_logic$8527
Extracted 24 gates and 36 wires to a netlist network with 12 inputs and 10 outputs (dfl=2).

5.282.42.1. Executing ABC.
[Time = 0.07 sec.]

5.282.43. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$50498$auto$opt_dff.cc:195:make_patterns_logic$10165
Extracted 22 gates and 47 wires to a netlist network with 25 inputs and 20 outputs (dfl=2).

5.282.43.1. Executing ABC.
[Time = 0.06 sec.]

5.282.44. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$50543$auto$opt_dff.cc:195:make_patterns_logic$9877
Extracted 20 gates and 35 wires to a netlist network with 15 inputs and 13 outputs (dfl=2).

5.282.44.1. Executing ABC.
[Time = 0.06 sec.]

5.282.45. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$50521$auto$opt_dff.cc:195:make_patterns_logic$10090
Extracted 20 gates and 38 wires to a netlist network with 18 inputs and 3 outputs (dfl=2).

5.282.45.1. Executing ABC.
[Time = 0.07 sec.]

5.282.46. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$50452$auto$opt_dff.cc:195:make_patterns_logic$9949
Extracted 19 gates and 22 wires to a netlist network with 3 inputs and 7 outputs (dfl=2).

5.282.46.1. Executing ABC.
[Time = 0.06 sec.]

5.282.47. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by !\main_uart_rx_fifo_do_read
Extracted 18 gates and 30 wires to a netlist network with 12 inputs and 17 outputs (dfl=2).

5.282.47.1. Executing ABC.
[Time = 0.08 sec.]

5.282.48. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by !\main_uart_tx_fifo_do_read
Extracted 18 gates and 30 wires to a netlist network with 12 inputs and 17 outputs (dfl=2).

5.282.48.1. Executing ABC.
[Time = 0.08 sec.]

5.282.49. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$50669$auto$opt_dff.cc:195:make_patterns_logic$9916
Extracted 16 gates and 18 wires to a netlist network with 2 inputs and 5 outputs (dfl=2).

5.282.49.1. Executing ABC.
[Time = 0.06 sec.]

5.282.50. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$37218$auto$opt_dff.cc:195:make_patterns_logic$9904
Extracted 17 gates and 27 wires to a netlist network with 10 inputs and 13 outputs (dfl=2).

5.282.50.1. Executing ABC.
[Time = 0.07 sec.]

5.282.51. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$50608$auto$opt_dff.cc:220:make_patterns_logic$8663
Extracted 17 gates and 29 wires to a netlist network with 12 inputs and 8 outputs (dfl=2).

5.282.51.1. Executing ABC.
[Time = 0.06 sec.]

5.282.52. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$50631$auto$opt_dff.cc:195:make_patterns_logic$9856
Extracted 16 gates and 31 wires to a netlist network with 15 inputs and 5 outputs (dfl=2).

5.282.52.1. Executing ABC.
[Time = 0.08 sec.]

5.282.53. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$50475$auto$opt_dff.cc:220:make_patterns_logic$8549
Extracted 16 gates and 28 wires to a netlist network with 12 inputs and 9 outputs (dfl=2).

5.282.53.1. Executing ABC.
[Time = 0.06 sec.]

5.282.54. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$50565$auto$opt_dff.cc:195:make_patterns_logic$9928
Extracted 16 gates and 18 wires to a netlist network with 2 inputs and 5 outputs (dfl=2).

5.282.54.1. Executing ABC.
[Time = 0.05 sec.]

5.282.55. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$50587$auto$opt_dff.cc:195:make_patterns_logic$9919
Extracted 16 gates and 18 wires to a netlist network with 2 inputs and 5 outputs (dfl=2).

5.282.55.1. Executing ABC.
[Time = 0.06 sec.]

5.282.56. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$50650$auto$opt_dff.cc:195:make_patterns_logic$9925
Extracted 16 gates and 18 wires to a netlist network with 2 inputs and 5 outputs (dfl=2).

5.282.56.1. Executing ABC.
[Time = 0.05 sec.]

5.282.57. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$37218$auto$opt_dff.cc:195:make_patterns_logic$9967
Extracted 12 gates and 23 wires to a netlist network with 11 inputs and 7 outputs (dfl=2).

5.282.57.1. Executing ABC.
[Time = 0.07 sec.]

5.282.58. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$50738$auto$opt_dff.cc:195:make_patterns_logic$9868
Extracted 11 gates and 21 wires to a netlist network with 10 inputs and 9 outputs (dfl=2).

5.282.58.1. Executing ABC.
[Time = 0.05 sec.]

5.282.59. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$50831$auto$opt_dff.cc:195:make_patterns_logic$10078
Extracted 8 gates and 15 wires to a netlist network with 7 inputs and 7 outputs (dfl=2).

5.282.59.1. Executing ABC.
[Time = 0.04 sec.]

5.282.60. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$50928$auto$opt_dff.cc:195:make_patterns_logic$10066
Extracted 7 gates and 13 wires to a netlist network with 6 inputs and 6 outputs (dfl=2).

5.282.60.1. Executing ABC.
[Time = 0.06 sec.]

5.282.61. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$50840$auto$opt_dff.cc:195:make_patterns_logic$10087
Extracted 7 gates and 13 wires to a netlist network with 6 inputs and 4 outputs (dfl=2).

5.282.61.1. Executing ABC.
[Time = 0.07 sec.]

5.282.62. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$50705$auto$opt_dff.cc:195:make_patterns_logic$9946
Extracted 7 gates and 13 wires to a netlist network with 6 inputs and 6 outputs (dfl=2).

5.282.62.1. Executing ABC.
[Time = 0.07 sec.]

5.282.63. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$50867$auto$opt_dff.cc:220:make_patterns_logic$8674
Extracted 7 gates and 15 wires to a netlist network with 8 inputs and 3 outputs (dfl=2).

5.282.63.1. Executing ABC.
[Time = 0.05 sec.]

5.282.64. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$50883$auto$opt_dff.cc:195:make_patterns_logic$10159
Extracted 7 gates and 12 wires to a netlist network with 5 inputs and 4 outputs (dfl=2).

5.282.64.1. Executing ABC.
[Time = 0.12 sec.]

5.282.65. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$37218$auto$opt_dff.cc:195:make_patterns_logic$10033
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 4 outputs (dfl=2).

5.282.65.1. Executing ABC.
[Time = 0.10 sec.]

5.282.66. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$37218$auto$opt_dff.cc:195:make_patterns_logic$9994
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 4 outputs (dfl=2).

5.282.66.1. Executing ABC.
[Time = 0.06 sec.]

5.282.67. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$37218$auto$opt_dff.cc:195:make_patterns_logic$10060
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 4 outputs (dfl=2).

5.282.67.1. Executing ABC.
[Time = 0.07 sec.]

5.282.68. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$37218$auto$opt_dff.cc:195:make_patterns_logic$10021
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 4 outputs (dfl=2).

5.282.68.1. Executing ABC.
[Time = 0.06 sec.]

5.282.69. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$37218$auto$opt_dff.cc:195:make_patterns_logic$10048
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 4 outputs (dfl=2).

5.282.69.1. Executing ABC.
[Time = 0.08 sec.]

5.282.70. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$37218$auto$opt_dff.cc:195:make_patterns_logic$10045
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 4 outputs (dfl=2).

5.282.70.1. Executing ABC.
[Time = 0.08 sec.]

5.282.71. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$37218$auto$opt_dff.cc:195:make_patterns_logic$10042
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 4 outputs (dfl=2).

5.282.71.1. Executing ABC.
[Time = 0.08 sec.]

5.282.72. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$37218$auto$opt_dff.cc:195:make_patterns_logic$10039
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 4 outputs (dfl=2).

5.282.72.1. Executing ABC.
[Time = 0.08 sec.]

5.282.73. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$37218$auto$opt_dff.cc:195:make_patterns_logic$10036
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 4 outputs (dfl=2).

5.282.73.1. Executing ABC.
[Time = 0.08 sec.]

5.282.74. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$37218$auto$opt_dff.cc:195:make_patterns_logic$9997
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 4 outputs (dfl=2).

5.282.74.1. Executing ABC.
[Time = 0.08 sec.]

5.282.75. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$37218$auto$opt_dff.cc:195:make_patterns_logic$10030
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 4 outputs (dfl=2).

5.282.75.1. Executing ABC.
[Time = 0.07 sec.]

5.282.76. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$37218$auto$opt_dff.cc:195:make_patterns_logic$10027
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 4 outputs (dfl=2).

5.282.76.1. Executing ABC.
[Time = 0.06 sec.]

5.282.77. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$37218$auto$opt_dff.cc:195:make_patterns_logic$10024
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 4 outputs (dfl=2).

5.282.77.1. Executing ABC.
[Time = 0.07 sec.]

5.282.78. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$37218$auto$opt_dff.cc:195:make_patterns_logic$10051
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 4 outputs (dfl=2).

5.282.78.1. Executing ABC.
[Time = 0.07 sec.]

5.282.79. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$37218$auto$opt_dff.cc:195:make_patterns_logic$10018
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 4 outputs (dfl=2).

5.282.79.1. Executing ABC.
[Time = 0.07 sec.]

5.282.80. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$50859$auto$opt_dff.cc:195:make_patterns_logic$9853
Extracted 6 gates and 11 wires to a netlist network with 5 inputs and 4 outputs (dfl=2).

5.282.80.1. Executing ABC.
[Time = 0.06 sec.]

5.282.81. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$50891$auto$opt_dff.cc:195:make_patterns_logic$10081
Extracted 6 gates and 11 wires to a netlist network with 5 inputs and 4 outputs (dfl=2).

5.282.81.1. Executing ABC.
[Time = 0.07 sec.]

5.282.82. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$37218$auto$opt_dff.cc:195:make_patterns_logic$10054
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 4 outputs (dfl=2).

5.282.82.1. Executing ABC.
[Time = 0.07 sec.]

5.282.83. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$37218$auto$opt_dff.cc:195:make_patterns_logic$10009
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 4 outputs (dfl=2).

5.282.83.1. Executing ABC.
[Time = 0.07 sec.]

5.282.84. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$37218$auto$opt_dff.cc:195:make_patterns_logic$9973
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 4 outputs (dfl=2).

5.282.84.1. Executing ABC.
[Time = 0.06 sec.]

5.282.85. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$37218$auto$opt_dff.cc:195:make_patterns_logic$10003
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 4 outputs (dfl=2).

5.282.85.1. Executing ABC.
[Time = 0.06 sec.]

5.282.86. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$37218$auto$opt_dff.cc:195:make_patterns_logic$10006
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 4 outputs (dfl=2).

5.282.86.1. Executing ABC.
[Time = 0.05 sec.]

5.282.87. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$37218$auto$opt_dff.cc:195:make_patterns_logic$10012
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 4 outputs (dfl=2).

5.282.87.1. Executing ABC.
[Time = 0.06 sec.]

5.282.88. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$37218$auto$opt_dff.cc:195:make_patterns_logic$10057
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 4 outputs (dfl=2).

5.282.88.1. Executing ABC.
[Time = 0.06 sec.]

5.282.89. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$37218$auto$opt_dff.cc:195:make_patterns_logic$9991
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 4 outputs (dfl=2).

5.282.89.1. Executing ABC.
[Time = 0.07 sec.]

5.282.90. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$37218$auto$opt_dff.cc:195:make_patterns_logic$9988
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 4 outputs (dfl=2).

5.282.90.1. Executing ABC.
[Time = 0.07 sec.]

5.282.91. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$37218$auto$opt_dff.cc:195:make_patterns_logic$9985
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 4 outputs (dfl=2).

5.282.91.1. Executing ABC.
[Time = 0.07 sec.]

5.282.92. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$37218$auto$opt_dff.cc:195:make_patterns_logic$9982
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 4 outputs (dfl=2).

5.282.92.1. Executing ABC.
[Time = 0.07 sec.]

5.282.93. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$37218$auto$opt_dff.cc:195:make_patterns_logic$9979
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 4 outputs (dfl=2).

5.282.93.1. Executing ABC.
[Time = 0.07 sec.]

5.282.94. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$37218$auto$opt_dff.cc:195:make_patterns_logic$9976
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 4 outputs (dfl=2).

5.282.94.1. Executing ABC.
[Time = 0.07 sec.]

5.282.95. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$37218$auto$opt_dff.cc:195:make_patterns_logic$9970
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 4 outputs (dfl=2).

5.282.95.1. Executing ABC.
[Time = 0.06 sec.]

5.282.96. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$50819$auto$opt_dff.cc:195:make_patterns_logic$9937
Extracted 6 gates and 11 wires to a netlist network with 5 inputs and 6 outputs (dfl=2).

5.282.96.1. Executing ABC.
[Time = 0.04 sec.]

5.282.97. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$37218$auto$opt_dff.cc:195:make_patterns_logic$10015
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 4 outputs (dfl=2).

5.282.97.1. Executing ABC.
[Time = 0.06 sec.]

5.282.98. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$37218$auto$opt_dff.cc:195:make_patterns_logic$10000
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 4 outputs (dfl=2).

5.282.98.1. Executing ABC.
[Time = 0.07 sec.]

5.282.99. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$50798$auto$opt_dff.cc:195:make_patterns_logic$10075
Extracted 5 gates and 9 wires to a netlist network with 4 inputs and 2 outputs (dfl=2).

5.282.99.1. Executing ABC.
[Time = 0.04 sec.]

5.282.100. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$50807$auto$opt_dff.cc:195:make_patterns_logic$9934
Extracted 5 gates and 11 wires to a netlist network with 6 inputs and 3 outputs (dfl=2).

5.282.100.1. Executing ABC.
[Time = 0.05 sec.]

5.282.101. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$51007$auto$opt_dff.cc:195:make_patterns_logic$10072
Extracted 4 gates and 9 wires to a netlist network with 5 inputs and 4 outputs (dfl=2).

5.282.101.1. Executing ABC.
[Time = 0.06 sec.]

5.282.102. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$50914$auto$opt_dff.cc:195:make_patterns_logic$10084
Extracted 4 gates and 8 wires to a netlist network with 4 inputs and 3 outputs (dfl=2).

5.282.102.1. Executing ABC.
[Time = 0.05 sec.]

5.282.103. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$50921$auto$opt_dff.cc:195:make_patterns_logic$10069
Extracted 3 gates and 7 wires to a netlist network with 4 inputs and 3 outputs (dfl=2).

5.282.103.1. Executing ABC.
[Time = 0.05 sec.]

5.283. Executing OPT_EXPR pass (perform const folding).
Optimizing module sim.
<suppressed ~58 debug messages>

5.284. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sim'.
<suppressed ~264 debug messages>
Removed a total of 88 cells.

5.285. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \sim..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~5 debug messages>

5.286. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \sim.
Performed a total of 0 changes.

5.287. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sim'.
Removed a total of 0 cells.

5.288. Executing OPT_SHARE pass.

5.289. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1949, #solve=0, #remove=0, time=0.12 sec.]

5.290. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sim..
Removed 1 unused cells and 18926 unused wires.
<suppressed ~4 debug messages>

5.291. Executing OPT_EXPR pass (perform const folding).
Optimizing module sim.

5.292. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \sim..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~5 debug messages>

5.293. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \sim.
Performed a total of 0 changes.

5.294. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sim'.
Removed a total of 0 cells.

5.295. Executing OPT_SHARE pass.

5.296. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1949, #solve=0, #remove=0, time=0.10 sec.]

5.297. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sim..

5.298. Executing OPT_EXPR pass (perform const folding).
Optimizing module sim.

RUN-OPT ITERATIONS DONE : 2
select with DFL1 synthesis (thresh_logic=0.920000, thresh_dff=0.980000)

5.299. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.
   Number of Generic REGs:          1949

ABC-DFF iteration : 1

5.300. Executing ABC pass (technology mapping using ABC).

5.300.1. Summary of detected clock domains:
  476 cells in clk=\sys_clk, en=$auto$opt_dff.cc:220:make_patterns_logic$8808, arst={ }, srst={ }
  42 cells in clk=\sys_clk, en=$auto$opt_dff.cc:220:make_patterns_logic$8833, arst={ }, srst={ }
  631 cells in clk=\sys_clk, en=$auto$opt_dff.cc:220:make_patterns_logic$8854, arst={ }, srst={ }
  461 cells in clk=\sys_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$9958, arst={ }, srst={ }
  6 cells in clk=\sys_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$9853, arst={ }, srst={ }
  26 cells in clk=\sys_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$9949, arst={ }, srst={ }
  28 cells in clk=\sys_clk, en=!$auto$simplemap.cc:240:simplemap_eqne$27259 [1], arst={ }, srst={ }
  69 cells in clk=\sys_clk, en=$auto$opt_dff.cc:220:make_patterns_logic$8533, arst={ }, srst={ }
  26 cells in clk=\sys_clk, en=$auto$opt_dff.cc:220:make_patterns_logic$8549, arst={ }, srst={ }
  30 cells in clk=\sys_clk, en=$auto$opt_dff.cc:220:make_patterns_logic$8527, arst={ }, srst={ }
  281 cells in clk=\sys_clk, en=\picorv32.mem_xfer, arst={ }, srst={ }
  20 cells in clk=\sys_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$9877, arst={ }, srst={ }
  44 cells in clk=\sys_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$9880, arst={ }, srst={ }
  8 cells in clk=\sys_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$9868, arst={ }, srst={ }
  17 cells in clk=\sys_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$9856, arst={ }, srst={ }
  86 cells in clk=\sys_clk, en=$auto$opt_dff.cc:220:make_patterns_logic$8538, arst={ }, srst={ }
  14 cells in clk=\sys_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$9859, arst={ }, srst={ }
  5 cells in clk=\sys_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$10180, arst={ }, srst={ }
  6 cells in clk=\sys_clk, en=$auto$opt_dff.cc:220:make_patterns_logic$8674, arst={ }, srst={ }
  17 cells in clk=\sys_clk, en=$auto$opt_dff.cc:220:make_patterns_logic$8663, arst={ }, srst={ }
  46 cells in clk=\sys_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$10171, arst={ }, srst={ }
  6 cells in clk=\sys_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$10168, arst={ }, srst={ }
  22 cells in clk=\sys_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$10165, arst={ }, srst={ }
  80 cells in clk=\sys_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$9952, arst={ }, srst={ }
  129 cells in clk=\sys_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$9955, arst={ }, srst={ }
  6 cells in clk=\sys_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$10159, arst={ }, srst={ }
  106 cells in clk=\sys_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$10093, arst={ }, srst={ }
  21 cells in clk=\sys_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$10090, arst={ }, srst={ }
  84 cells in clk=\sys_clk, en=$auto$opt_dff.cc:220:make_patterns_logic$8443, arst={ }, srst={ }
  336 cells in clk=\sys_clk, en=$auto$opt_dff.cc:220:make_patterns_logic$8454, arst={ }, srst={ }
  431 cells in clk=\sys_clk, en=$auto$opt_dff.cc:220:make_patterns_logic$8464, arst={ }, srst={ }
  32 cells in clk=\sys_clk, en=$flatten\picorv32.\genblk1.genblk1.pcpi_mul.$0\pcpi_ready[0:0], arst={ }, srst={ }
  830 cells in clk=\sys_clk, en=!$auto$fsm_map.cc:74:implement_pattern_cache$8032, arst={ }, srst={ }
  545 cells in clk=\sys_clk, en=$flatten\picorv32.$logic_and$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1441$2485_Y, arst={ }, srst={ }
  445 cells in clk=\sys_clk, en=$flatten\picorv32.$logic_and$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1035$2214_Y, arst={ }, srst={ }
  312 cells in clk=\sys_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$10162, arst={ }, srst={ }
  7 cells in clk=\sys_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$10087, arst={ }, srst={ }
  5 cells in clk=\sys_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$10084, arst={ }, srst={ }
  19 cells in clk=\sys_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$9928, arst={ }, srst={ }
  50 cells in clk=\sys_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$9931, arst={ }, srst={ }
  15 cells in clk=\sys_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$9925, arst={ }, srst={ }
  6 cells in clk=\sys_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$10081, arst={ }, srst={ }
  7 cells in clk=\sys_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$10078, arst={ }, srst={ }
  17 cells in clk=\sys_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$9919, arst={ }, srst={ }
  50 cells in clk=\sys_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$9922, arst={ }, srst={ }
  15 cells in clk=\sys_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$9916, arst={ }, srst={ }
  7 cells in clk=\sys_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$9937, arst={ }, srst={ }
  7 cells in clk=\sys_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$9934, arst={ }, srst={ }
  7 cells in clk=\sys_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$10075, arst={ }, srst={ }
  98 cells in clk=\sys_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$9907, arst={ }, srst={ }
  3 cells in clk=\sys_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$10072, arst={ }, srst={ }
  174 cells in clk=\sys_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$9910, arst={ }, srst={ }
  4 cells in clk=\sys_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$10069, arst={ }, srst={ }
  99 cells in clk=\sys_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$9913, arst={ }, srst={ }
  4 cells in clk=\sys_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$10066, arst={ }, srst={ }
  5 cells in clk=\sys_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$10063, arst={ }, srst={ }
  85 cells in clk=\sys_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$9943, arst={ }, srst={ }
  11 cells in clk=\sys_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$9946, arst={ }, srst={ }
  71 cells in clk=\sys_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$9898, arst={ }, srst={ }
  67 cells in clk=\sys_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$9901, arst={ }, srst={ }
  68 cells in clk=\sys_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$9895, arst={ }, srst={ }
  3 cells in clk=\sys_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$10060, arst={ }, srst={ }
  3 cells in clk=\sys_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$10057, arst={ }, srst={ }
  3 cells in clk=\sys_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$10054, arst={ }, srst={ }
  3 cells in clk=\sys_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$10051, arst={ }, srst={ }
  3 cells in clk=\sys_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$10048, arst={ }, srst={ }
  3 cells in clk=\sys_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$10045, arst={ }, srst={ }
  3 cells in clk=\sys_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$10042, arst={ }, srst={ }
  3 cells in clk=\sys_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$10039, arst={ }, srst={ }
  3 cells in clk=\sys_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$10036, arst={ }, srst={ }
  3 cells in clk=\sys_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$10033, arst={ }, srst={ }
  3 cells in clk=\sys_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$10030, arst={ }, srst={ }
  3 cells in clk=\sys_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$10027, arst={ }, srst={ }
  3 cells in clk=\sys_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$10024, arst={ }, srst={ }
  3 cells in clk=\sys_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$10021, arst={ }, srst={ }
  3 cells in clk=\sys_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$10018, arst={ }, srst={ }
  3 cells in clk=\sys_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$10015, arst={ }, srst={ }
  3 cells in clk=\sys_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$10012, arst={ }, srst={ }
  3 cells in clk=\sys_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$10009, arst={ }, srst={ }
  3 cells in clk=\sys_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$10006, arst={ }, srst={ }
  3 cells in clk=\sys_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$10003, arst={ }, srst={ }
  3 cells in clk=\sys_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$10000, arst={ }, srst={ }
  3 cells in clk=\sys_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$9997, arst={ }, srst={ }
  3 cells in clk=\sys_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$9994, arst={ }, srst={ }
  3 cells in clk=\sys_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$9991, arst={ }, srst={ }
  3 cells in clk=\sys_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$9988, arst={ }, srst={ }
  3 cells in clk=\sys_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$9985, arst={ }, srst={ }
  3 cells in clk=\sys_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$9982, arst={ }, srst={ }
  3 cells in clk=\sys_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$9979, arst={ }, srst={ }
  3 cells in clk=\sys_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$9976, arst={ }, srst={ }
  3 cells in clk=\sys_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$9973, arst={ }, srst={ }
  3 cells in clk=\sys_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$9970, arst={ }, srst={ }
  7 cells in clk=\sys_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$9967, arst={ }, srst={ }
  71 cells in clk=\sys_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$9892, arst={ }, srst={ }
  147 cells in clk=\sys_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$9940, arst={ }, srst={ }
  9 cells in clk=\sys_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$9904, arst={ }, srst={ }
  32 cells in clk=\sys_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$9889, arst={ }, srst={ }
  32 cells in clk=\sys_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$9886, arst={ }, srst={ }
  171 cells in clk=\sys_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$9883, arst={ }, srst={ }
  8 cells in clk=\sys_clk, en=!\main_uart_rx_fifo_do_read, arst={ }, srst={ }
  8 cells in clk=\sys_clk, en=!\main_uart_tx_fifo_do_read, arst={ }, srst={ }
  4985 cells in clk=\sys_clk, en={ }, arst={ }, srst={ }

  #logic partitions = 102

5.300.2. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk
Extracted 4985 gates and 6664 wires to a netlist network with 1677 inputs and 1286 outputs (dfl=1).

5.300.2.1. Executing ABC.
[Time = 0.87 sec.]

5.300.3. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by !$auto$fsm_map.cc:74:implement_pattern_cache$8032
Extracted 830 gates and 910 wires to a netlist network with 79 inputs and 259 outputs (dfl=1).

5.300.3.1. Executing ABC.
[Time = 0.14 sec.]

5.300.4. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $auto$opt_dff.cc:220:make_patterns_logic$8854
Extracted 503 gates and 837 wires to a netlist network with 332 inputs and 372 outputs (dfl=1).

5.300.4.1. Executing ABC.
[Time = 0.09 sec.]

5.300.5. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $flatten\picorv32.$logic_and$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1441$2485_Y
Extracted 545 gates and 632 wires to a netlist network with 86 inputs and 194 outputs (dfl=1).

5.300.5.1. Executing ABC.
[Time = 0.08 sec.]

5.300.6. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $auto$opt_dff.cc:220:make_patterns_logic$8808
Extracted 443 gates and 712 wires to a netlist network with 268 inputs and 331 outputs (dfl=1).

5.300.6.1. Executing ABC.
[Time = 0.08 sec.]

5.300.7. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$9958
Extracted 461 gates and 661 wires to a netlist network with 199 inputs and 225 outputs (dfl=1).

5.300.7.1. Executing ABC.
[Time = 0.17 sec.]

5.300.8. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $flatten\picorv32.$logic_and$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/picorv32.v:1035$2214_Y
Extracted 381 gates and 716 wires to a netlist network with 334 inputs and 265 outputs (dfl=1).

5.300.8.1. Executing ABC.
[Time = 0.08 sec.]

5.300.9. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $auto$opt_dff.cc:220:make_patterns_logic$8464
Extracted 333 gates and 530 wires to a netlist network with 196 inputs and 192 outputs (dfl=1).

5.300.9.1. Executing ABC.
[Time = 0.09 sec.]

5.300.10. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $auto$opt_dff.cc:220:make_patterns_logic$8454
Extracted 306 gates and 376 wires to a netlist network with 69 inputs and 210 outputs (dfl=1).

5.300.10.1. Executing ABC.
[Time = 0.08 sec.]

5.300.11. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$10162
Extracted 312 gates and 318 wires to a netlist network with 5 inputs and 68 outputs (dfl=1).

5.300.11.1. Executing ABC.
[Time = 0.12 sec.]

5.300.12. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by \picorv32.mem_xfer
Extracted 281 gates and 400 wires to a netlist network with 117 inputs and 173 outputs (dfl=1).

5.300.12.1. Executing ABC.
[Time = 0.07 sec.]

5.300.13. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$9910
Extracted 174 gates and 289 wires to a netlist network with 114 inputs and 128 outputs (dfl=1).

5.300.13.1. Executing ABC.
[Time = 0.08 sec.]

5.300.14. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$9883
Extracted 171 gates and 173 wires to a netlist network with 1 inputs and 22 outputs (dfl=1).

5.300.14.1. Executing ABC.
[Time = 0.07 sec.]

5.300.15. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$91706$auto$opt_dff.cc:195:make_patterns_logic$9940
Extracted 147 gates and 179 wires to a netlist network with 32 inputs and 95 outputs (dfl=1).

5.300.15.1. Executing ABC.
[Time = 0.05 sec.]

5.300.16. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$9955
Extracted 129 gates and 164 wires to a netlist network with 35 inputs and 97 outputs (dfl=1).

5.300.16.1. Executing ABC.
[Time = 0.09 sec.]

5.300.17. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$10093
Extracted 106 gates and 165 wires to a netlist network with 58 inputs and 39 outputs (dfl=1).

5.300.17.1. Executing ABC.
[Time = 0.07 sec.]

5.300.18. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$9913
Extracted 99 gates and 168 wires to a netlist network with 69 inputs and 97 outputs (dfl=1).

5.300.18.1. Executing ABC.
[Time = 0.07 sec.]

5.300.19. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$9907
Extracted 98 gates and 135 wires to a netlist network with 36 inputs and 66 outputs (dfl=1).

5.300.19.1. Executing ABC.
[Time = 0.08 sec.]

5.300.20. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $auto$opt_dff.cc:220:make_patterns_logic$8538
Extracted 80 gates and 116 wires to a netlist network with 36 inputs and 60 outputs (dfl=1).

5.300.20.1. Executing ABC.
[Time = 0.07 sec.]

5.300.21. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$9943
Extracted 85 gates and 159 wires to a netlist network with 74 inputs and 68 outputs (dfl=1).

5.300.21.1. Executing ABC.
[Time = 0.08 sec.]

5.300.22. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $auto$opt_dff.cc:220:make_patterns_logic$8443
Extracted 53 gates and 139 wires to a netlist network with 86 inputs and 34 outputs (dfl=1).

5.300.22.1. Executing ABC.
[Time = 0.07 sec.]

5.300.23. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$9952
Extracted 80 gates and 185 wires to a netlist network with 104 inputs and 72 outputs (dfl=1).

5.300.23.1. Executing ABC.
[Time = 0.08 sec.]

5.300.24. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$91706$auto$opt_dff.cc:195:make_patterns_logic$9892
Extracted 71 gates and 143 wires to a netlist network with 72 inputs and 67 outputs (dfl=1).

5.300.24.1. Executing ABC.
[Time = 0.07 sec.]

5.300.25. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$9898
Extracted 71 gates and 144 wires to a netlist network with 73 inputs and 67 outputs (dfl=1).

5.300.25.1. Executing ABC.
[Time = 0.07 sec.]

5.300.26. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $auto$opt_dff.cc:220:make_patterns_logic$8533
Extracted 68 gates and 108 wires to a netlist network with 39 inputs and 66 outputs (dfl=1).

5.300.26.1. Executing ABC.
[Time = 0.06 sec.]

5.300.27. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$9895
Extracted 68 gates and 168 wires to a netlist network with 100 inputs and 66 outputs (dfl=1).

5.300.27.1. Executing ABC.
[Time = 0.06 sec.]

5.300.28. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$9901
Extracted 67 gates and 103 wires to a netlist network with 36 inputs and 65 outputs (dfl=1).

5.300.28.1. Executing ABC.
[Time = 0.05 sec.]

5.300.29. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$9931
Extracted 50 gates and 54 wires to a netlist network with 3 inputs and 9 outputs (dfl=1).

5.300.29.1. Executing ABC.
[Time = 0.10 sec.]

5.300.30. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$9922
Extracted 50 gates and 54 wires to a netlist network with 3 inputs and 9 outputs (dfl=1).

5.300.30.1. Executing ABC.
[Time = 0.08 sec.]

5.300.31. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$10171
Extracted 46 gates and 77 wires to a netlist network with 30 inputs and 27 outputs (dfl=1).

5.300.31.1. Executing ABC.
[Time = 0.06 sec.]

5.300.32. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$9880
Extracted 44 gates and 73 wires to a netlist network with 28 inputs and 9 outputs (dfl=1).

5.300.32.1. Executing ABC.
[Time = 0.06 sec.]

5.300.33. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $auto$opt_dff.cc:220:make_patterns_logic$8833
Extracted 42 gates and 80 wires to a netlist network with 38 inputs and 22 outputs (dfl=1).

5.300.33.1. Executing ABC.
[Time = 0.08 sec.]

5.300.34. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$91706$flatten\picorv32.\genblk1.genblk1.pcpi_mul.$0\pcpi_ready[0:0]
Extracted 32 gates and 64 wires to a netlist network with 32 inputs and 32 outputs (dfl=1).

5.300.34.1. Executing ABC.
[Time = 0.05 sec.]

5.300.35. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$91706$auto$opt_dff.cc:195:make_patterns_logic$9886
Extracted 32 gates and 64 wires to a netlist network with 32 inputs and 32 outputs (dfl=1).

5.300.35.1. Executing ABC.
[Time = 0.04 sec.]

5.300.36. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$91706$auto$opt_dff.cc:195:make_patterns_logic$9889
Extracted 32 gates and 64 wires to a netlist network with 32 inputs and 32 outputs (dfl=1).

5.300.36.1. Executing ABC.
[Time = 0.06 sec.]

5.300.37. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $auto$opt_dff.cc:220:make_patterns_logic$8527
Extracted 30 gates and 43 wires to a netlist network with 12 inputs and 9 outputs (dfl=1).

5.300.37.1. Executing ABC.
[Time = 0.06 sec.]

5.300.38. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by !$abc$91706$auto$simplemap.cc:240:simplemap_eqne$27259[1]
Extracted 28 gates and 38 wires to a netlist network with 9 inputs and 9 outputs (dfl=1).

5.300.38.1. Executing ABC.
[Time = 0.08 sec.]

5.300.39. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$9949
Extracted 26 gates and 29 wires to a netlist network with 2 inputs and 6 outputs (dfl=1).

5.300.39.1. Executing ABC.
[Time = 0.06 sec.]

5.300.40. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $auto$opt_dff.cc:220:make_patterns_logic$8549
Extracted 26 gates and 42 wires to a netlist network with 14 inputs and 9 outputs (dfl=1).

5.300.40.1. Executing ABC.
[Time = 0.06 sec.]

5.300.41. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$10165
Extracted 22 gates and 41 wires to a netlist network with 17 inputs and 18 outputs (dfl=1).

5.300.41.1. Executing ABC.
[Time = 0.07 sec.]

5.300.42. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$10090
Extracted 21 gates and 40 wires to a netlist network with 18 inputs and 3 outputs (dfl=1).

5.300.42.1. Executing ABC.
[Time = 0.06 sec.]

5.300.43. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$9877
Extracted 20 gates and 37 wires to a netlist network with 16 inputs and 14 outputs (dfl=1).

5.300.43.1. Executing ABC.
[Time = 0.06 sec.]

5.300.44. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$9928
Extracted 18 gates and 24 wires to a netlist network with 5 inputs and 6 outputs (dfl=1).

5.300.44.1. Executing ABC.
[Time = 0.06 sec.]

5.300.45. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$9919
Extracted 17 gates and 22 wires to a netlist network with 4 inputs and 7 outputs (dfl=1).

5.300.45.1. Executing ABC.
[Time = 0.07 sec.]

5.300.46. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $auto$opt_dff.cc:220:make_patterns_logic$8663
Extracted 17 gates and 30 wires to a netlist network with 12 inputs and 8 outputs (dfl=1).

5.300.46.1. Executing ABC.
[Time = 0.06 sec.]

5.300.47. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$9856
Extracted 17 gates and 36 wires to a netlist network with 17 inputs and 7 outputs (dfl=1).

5.300.47.1. Executing ABC.
[Time = 0.06 sec.]

5.300.48. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$9925
Extracted 15 gates and 18 wires to a netlist network with 2 inputs and 5 outputs (dfl=1).

5.300.48.1. Executing ABC.
[Time = 0.06 sec.]

5.300.49. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$9916
Extracted 15 gates and 18 wires to a netlist network with 2 inputs and 5 outputs (dfl=1).

5.300.49.1. Executing ABC.
[Time = 0.06 sec.]

5.300.50. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$9859
Extracted 14 gates and 28 wires to a netlist network with 13 inputs and 5 outputs (dfl=1).

5.300.50.1. Executing ABC.
[Time = 0.05 sec.]

5.300.51. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$9946
Extracted 11 gates and 22 wires to a netlist network with 10 inputs and 8 outputs (dfl=1).

5.300.51.1. Executing ABC.
[Time = 0.07 sec.]

5.300.52. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$91706$auto$opt_dff.cc:195:make_patterns_logic$9904
Extracted 9 gates and 15 wires to a netlist network with 5 inputs and 9 outputs (dfl=1).

5.300.52.1. Executing ABC.
[Time = 0.07 sec.]

5.300.53. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$9868
Extracted 8 gates and 16 wires to a netlist network with 7 inputs and 7 outputs (dfl=1).

5.300.53.1. Executing ABC.
[Time = 0.07 sec.]

5.300.54. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by !$abc$91706$main_uart_tx_fifo_do_read
Extracted 8 gates and 16 wires to a netlist network with 8 inputs and 8 outputs (dfl=1).

5.300.54.1. Executing ABC.
[Time = 0.04 sec.]

5.300.55. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by !$abc$91706$main_uart_rx_fifo_do_read
Extracted 8 gates and 16 wires to a netlist network with 8 inputs and 8 outputs (dfl=1).

5.300.55.1. Executing ABC.
[Time = 0.05 sec.]

5.300.56. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$10075
Extracted 7 gates and 14 wires to a netlist network with 6 inputs and 4 outputs (dfl=1).

5.300.56.1. Executing ABC.
[Time = 0.09 sec.]

5.300.57. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$9934
Extracted 7 gates and 13 wires to a netlist network with 6 inputs and 5 outputs (dfl=1).

5.300.57.1. Executing ABC.
[Time = 0.05 sec.]

5.300.58. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$9937
Extracted 7 gates and 14 wires to a netlist network with 6 inputs and 6 outputs (dfl=1).

5.300.58.1. Executing ABC.
[Time = 0.08 sec.]

5.300.59. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$10078
Extracted 7 gates and 13 wires to a netlist network with 5 inputs and 5 outputs (dfl=1).

5.300.59.1. Executing ABC.
[Time = 0.06 sec.]

5.300.60. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$10087
Extracted 7 gates and 14 wires to a netlist network with 6 inputs and 4 outputs (dfl=1).

5.300.60.1. Executing ABC.
[Time = 0.06 sec.]

5.300.61. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$91706$auto$opt_dff.cc:195:make_patterns_logic$9967
Extracted 7 gates and 14 wires to a netlist network with 7 inputs and 5 outputs (dfl=1).

5.300.61.1. Executing ABC.
[Time = 0.08 sec.]

5.300.62. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$9853
Extracted 6 gates and 12 wires to a netlist network with 5 inputs and 4 outputs (dfl=1).

5.300.62.1. Executing ABC.
[Time = 0.07 sec.]

5.300.63. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $auto$opt_dff.cc:220:make_patterns_logic$8674
Extracted 6 gates and 14 wires to a netlist network with 7 inputs and 3 outputs (dfl=1).

5.300.63.1. Executing ABC.
[Time = 0.07 sec.]

5.300.64. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$10168
Extracted 6 gates and 12 wires to a netlist network with 5 inputs and 4 outputs (dfl=1).

5.300.64.1. Executing ABC.
[Time = 0.06 sec.]

5.300.65. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$10159
Extracted 6 gates and 12 wires to a netlist network with 5 inputs and 3 outputs (dfl=1).

5.300.65.1. Executing ABC.
[Time = 0.06 sec.]

5.300.66. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$10081
Extracted 6 gates and 12 wires to a netlist network with 5 inputs and 4 outputs (dfl=1).

5.300.66.1. Executing ABC.
[Time = 0.07 sec.]

5.300.67. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$10180
Extracted 5 gates and 11 wires to a netlist network with 5 inputs and 2 outputs (dfl=1).

5.300.67.1. Executing ABC.
[Time = 0.08 sec.]

5.300.68. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$10063
Extracted 5 gates and 10 wires to a netlist network with 5 inputs and 3 outputs (dfl=1).

5.300.68.1. Executing ABC.
[Time = 0.04 sec.]

5.300.69. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$10084
Extracted 5 gates and 9 wires to a netlist network with 3 inputs and 3 outputs (dfl=1).

5.300.69.1. Executing ABC.
[Time = 0.07 sec.]

5.300.70. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$10069
Extracted 4 gates and 9 wires to a netlist network with 5 inputs and 3 outputs (dfl=1).

5.300.70.1. Executing ABC.
[Time = 0.06 sec.]

5.300.71. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$10066
Extracted 4 gates and 9 wires to a netlist network with 5 inputs and 2 outputs (dfl=1).

5.300.71.1. Executing ABC.
[Time = 0.05 sec.]

5.300.72. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$91706$auto$opt_dff.cc:195:make_patterns_logic$10057
Extracted 3 gates and 6 wires to a netlist network with 3 inputs and 3 outputs (dfl=1).

5.300.72.1. Executing ABC.
[Time = 0.07 sec.]

5.300.73. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$91706$auto$opt_dff.cc:195:make_patterns_logic$9991
Extracted 3 gates and 6 wires to a netlist network with 3 inputs and 3 outputs (dfl=1).

5.300.73.1. Executing ABC.
[Time = 0.07 sec.]

5.300.74. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$91706$auto$opt_dff.cc:195:make_patterns_logic$9988
Extracted 3 gates and 6 wires to a netlist network with 3 inputs and 3 outputs (dfl=1).

5.300.74.1. Executing ABC.
[Time = 0.07 sec.]

5.300.75. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$91706$auto$opt_dff.cc:195:make_patterns_logic$9985
Extracted 3 gates and 6 wires to a netlist network with 3 inputs and 3 outputs (dfl=1).

5.300.75.1. Executing ABC.
[Time = 0.07 sec.]

5.300.76. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$91706$auto$opt_dff.cc:195:make_patterns_logic$9982
Extracted 3 gates and 6 wires to a netlist network with 3 inputs and 3 outputs (dfl=1).

5.300.76.1. Executing ABC.
[Time = 0.06 sec.]

5.300.77. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$91706$auto$opt_dff.cc:195:make_patterns_logic$9979
Extracted 3 gates and 6 wires to a netlist network with 3 inputs and 3 outputs (dfl=1).

5.300.77.1. Executing ABC.
[Time = 0.07 sec.]

5.300.78. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$91706$auto$opt_dff.cc:195:make_patterns_logic$9976
Extracted 3 gates and 6 wires to a netlist network with 3 inputs and 3 outputs (dfl=1).

5.300.78.1. Executing ABC.
[Time = 0.06 sec.]

5.300.79. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$91706$auto$opt_dff.cc:195:make_patterns_logic$9973
Extracted 3 gates and 6 wires to a netlist network with 3 inputs and 3 outputs (dfl=1).

5.300.79.1. Executing ABC.
[Time = 0.05 sec.]

5.300.80. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$91706$auto$opt_dff.cc:195:make_patterns_logic$9970
Extracted 3 gates and 6 wires to a netlist network with 3 inputs and 3 outputs (dfl=1).

5.300.80.1. Executing ABC.
[Time = 0.06 sec.]

5.300.81. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$91706$auto$opt_dff.cc:195:make_patterns_logic$10054
Extracted 3 gates and 6 wires to a netlist network with 3 inputs and 3 outputs (dfl=1).

5.300.81.1. Executing ABC.
[Time = 0.07 sec.]

5.300.82. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$91706$auto$opt_dff.cc:195:make_patterns_logic$9994
Extracted 3 gates and 6 wires to a netlist network with 3 inputs and 3 outputs (dfl=1).

5.300.82.1. Executing ABC.
[Time = 0.06 sec.]

5.300.83. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$91706$auto$opt_dff.cc:195:make_patterns_logic$10060
Extracted 3 gates and 6 wires to a netlist network with 3 inputs and 3 outputs (dfl=1).

5.300.83.1. Executing ABC.
[Time = 0.06 sec.]

5.300.84. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$10072
Extracted 3 gates and 8 wires to a netlist network with 5 inputs and 3 outputs (dfl=1).

5.300.84.1. Executing ABC.
[Time = 0.05 sec.]

5.300.85. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$91706$auto$opt_dff.cc:195:make_patterns_logic$10021
Extracted 3 gates and 6 wires to a netlist network with 3 inputs and 3 outputs (dfl=1).

5.300.85.1. Executing ABC.
[Time = 0.05 sec.]

5.300.86. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$91706$auto$opt_dff.cc:195:make_patterns_logic$10048
Extracted 3 gates and 6 wires to a netlist network with 3 inputs and 3 outputs (dfl=1).

5.300.86.1. Executing ABC.
[Time = 0.06 sec.]

5.300.87. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$91706$auto$opt_dff.cc:195:make_patterns_logic$10045
Extracted 3 gates and 6 wires to a netlist network with 3 inputs and 3 outputs (dfl=1).

5.300.87.1. Executing ABC.
[Time = 0.05 sec.]

5.300.88. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$91706$auto$opt_dff.cc:195:make_patterns_logic$10042
Extracted 3 gates and 6 wires to a netlist network with 3 inputs and 3 outputs (dfl=1).

5.300.88.1. Executing ABC.
[Time = 0.05 sec.]

5.300.89. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$91706$auto$opt_dff.cc:195:make_patterns_logic$10039
Extracted 3 gates and 6 wires to a netlist network with 3 inputs and 3 outputs (dfl=1).

5.300.89.1. Executing ABC.
[Time = 0.05 sec.]

5.300.90. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$91706$auto$opt_dff.cc:195:make_patterns_logic$10036
Extracted 3 gates and 6 wires to a netlist network with 3 inputs and 3 outputs (dfl=1).

5.300.90.1. Executing ABC.
[Time = 0.05 sec.]

5.300.91. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$91706$auto$opt_dff.cc:195:make_patterns_logic$10033
Extracted 3 gates and 6 wires to a netlist network with 3 inputs and 3 outputs (dfl=1).

5.300.91.1. Executing ABC.
[Time = 0.05 sec.]

5.300.92. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$91706$auto$opt_dff.cc:195:make_patterns_logic$10030
Extracted 3 gates and 6 wires to a netlist network with 3 inputs and 3 outputs (dfl=1).

5.300.92.1. Executing ABC.
[Time = 0.09 sec.]

5.300.93. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$91706$auto$opt_dff.cc:195:make_patterns_logic$10027
Extracted 3 gates and 6 wires to a netlist network with 3 inputs and 3 outputs (dfl=1).

5.300.93.1. Executing ABC.
[Time = 0.05 sec.]

5.300.94. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$91706$auto$opt_dff.cc:195:make_patterns_logic$10024
Extracted 3 gates and 6 wires to a netlist network with 3 inputs and 3 outputs (dfl=1).

5.300.94.1. Executing ABC.
[Time = 0.06 sec.]

5.300.95. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$91706$auto$opt_dff.cc:195:make_patterns_logic$10051
Extracted 3 gates and 6 wires to a netlist network with 3 inputs and 3 outputs (dfl=1).

5.300.95.1. Executing ABC.
[Time = 0.05 sec.]

5.300.96. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$91706$auto$opt_dff.cc:195:make_patterns_logic$10018
Extracted 3 gates and 6 wires to a netlist network with 3 inputs and 3 outputs (dfl=1).

5.300.96.1. Executing ABC.
[Time = 0.05 sec.]

5.300.97. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$91706$auto$opt_dff.cc:195:make_patterns_logic$10015
Extracted 3 gates and 6 wires to a netlist network with 3 inputs and 3 outputs (dfl=1).

5.300.97.1. Executing ABC.
[Time = 0.06 sec.]

5.300.98. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$91706$auto$opt_dff.cc:195:make_patterns_logic$10012
Extracted 3 gates and 6 wires to a netlist network with 3 inputs and 3 outputs (dfl=1).

5.300.98.1. Executing ABC.
[Time = 0.05 sec.]

5.300.99. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$91706$auto$opt_dff.cc:195:make_patterns_logic$10009
Extracted 3 gates and 6 wires to a netlist network with 3 inputs and 3 outputs (dfl=1).

5.300.99.1. Executing ABC.
[Time = 0.06 sec.]

5.300.100. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$91706$auto$opt_dff.cc:195:make_patterns_logic$10006
Extracted 3 gates and 6 wires to a netlist network with 3 inputs and 3 outputs (dfl=1).

5.300.100.1. Executing ABC.
[Time = 0.10 sec.]

5.300.101. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$91706$auto$opt_dff.cc:195:make_patterns_logic$10003
Extracted 3 gates and 6 wires to a netlist network with 3 inputs and 3 outputs (dfl=1).

5.300.101.1. Executing ABC.
[Time = 0.06 sec.]

5.300.102. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$91706$auto$opt_dff.cc:195:make_patterns_logic$10000
Extracted 3 gates and 6 wires to a netlist network with 3 inputs and 3 outputs (dfl=1).

5.300.102.1. Executing ABC.
[Time = 0.07 sec.]

5.300.103. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk, enabled by $abc$91706$auto$opt_dff.cc:195:make_patterns_logic$9997
Extracted 3 gates and 6 wires to a netlist network with 3 inputs and 3 outputs (dfl=1).

5.300.103.1. Executing ABC.
[Time = 0.06 sec.]

5.301. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1949, #solve=0, #remove=0, time=0.12 sec.]

5.302. Executing OPT_EXPR pass (perform const folding).
Optimizing module sim.
<suppressed ~149 debug messages>

5.303. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sim..
Removed 0 unused cells and 13451 unused wires.
<suppressed ~79 debug messages>

5.304. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1949, #solve=0, #remove=0, time=0.13 sec.]

5.305. Executing OPT_EXPR pass (perform const folding).
Optimizing module sim.

5.306. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sim..

5.307. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1949, #solve=0, #remove=0, time=0.13 sec.]

5.308. Executing OPT_EXPR pass (perform const folding).
Optimizing module sim.

5.309. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sim..

5.310. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).

ABC-DFF iteration : 2

5.311. Executing ABC pass (technology mapping using ABC).

5.311.1. Summary of detected clock domains:
  12912 cells in clk=\sys_clk, en={ }, arst={ }, srst={ }

  #logic partitions = 1

5.311.2. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk
Extracted 12520 gates and 13015 wires to a netlist network with 494 inputs and 2344 outputs (dfl=1).

5.311.2.1. Executing ABC.
[Time = 5.84 sec.]

5.312. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1919, #solve=0, #remove=0, time=0.15 sec.]

5.313. Executing OPT_EXPR pass (perform const folding).
Optimizing module sim.
<suppressed ~25 debug messages>

5.314. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sim..
Removed 0 unused cells and 14478 unused wires.
<suppressed ~177 debug messages>

5.315. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1919, #solve=0, #remove=0, time=0.14 sec.]

5.316. Executing OPT_EXPR pass (perform const folding).
Optimizing module sim.

5.317. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sim..

5.318. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109679 ($_DFF_P_) from module sim (D = $abc$108325$new_n15110_, Q = \picorv32.decoded_imm [0]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109678 ($_DFF_P_) from module sim (D = $abc$108325$new_n15106_, Q = \picorv32.decoded_imm [1]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109677 ($_DFF_P_) from module sim (D = $abc$108325$new_n15100_, Q = \picorv32.decoded_imm [2]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109676 ($_DFF_P_) from module sim (D = $abc$108325$new_n15094_, Q = \picorv32.decoded_imm [3]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109675 ($_DFF_P_) from module sim (D = $abc$108325$new_n15088_, Q = \picorv32.decoded_imm [4]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109674 ($_DFF_P_) from module sim (D = $abc$108325$new_n15082_, Q = \picorv32.decoded_imm [5]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109673 ($_DFF_P_) from module sim (D = $abc$108325$new_n15078_, Q = \picorv32.decoded_imm [6]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109672 ($_DFF_P_) from module sim (D = $abc$108325$new_n15074_, Q = \picorv32.decoded_imm [7]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109671 ($_DFF_P_) from module sim (D = $abc$108325$new_n15070_, Q = \picorv32.decoded_imm [8]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109670 ($_DFF_P_) from module sim (D = $abc$108325$new_n15066_, Q = \picorv32.decoded_imm [9]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109669 ($_DFF_P_) from module sim (D = $abc$108325$new_n15062_, Q = \picorv32.decoded_imm [10]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109668 ($_DFF_P_) from module sim (D = $abc$108325$new_n15058_, Q = \picorv32.decoded_imm [11]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109667 ($_DFF_P_) from module sim (D = $abc$108325$new_n15052_, Q = \picorv32.decoded_imm [12]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109666 ($_DFF_P_) from module sim (D = $abc$108325$new_n15047_, Q = \picorv32.decoded_imm [13]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109665 ($_DFF_P_) from module sim (D = $abc$108325$new_n15042_, Q = \picorv32.decoded_imm [14]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109664 ($_DFF_P_) from module sim (D = $abc$108325$new_n15037_, Q = \picorv32.decoded_imm [15]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109663 ($_DFF_P_) from module sim (D = $abc$108325$new_n15032_, Q = \picorv32.decoded_imm [16]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109662 ($_DFF_P_) from module sim (D = $abc$108325$new_n15027_, Q = \picorv32.decoded_imm [17]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109661 ($_DFF_P_) from module sim (D = $abc$108325$new_n15022_, Q = \picorv32.decoded_imm [18]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109660 ($_DFF_P_) from module sim (D = $abc$108325$new_n15017_, Q = \picorv32.decoded_imm [19]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109659 ($_DFF_P_) from module sim (D = $abc$108325$new_n15012_, Q = \picorv32.decoded_imm [20]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109658 ($_DFF_P_) from module sim (D = $abc$108325$new_n15008_, Q = \picorv32.decoded_imm [21]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109657 ($_DFF_P_) from module sim (D = $abc$108325$new_n15004_, Q = \picorv32.decoded_imm [22]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109656 ($_DFF_P_) from module sim (D = $abc$108325$new_n15000_, Q = \picorv32.decoded_imm [23]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109655 ($_DFF_P_) from module sim (D = $abc$108325$new_n14996_, Q = \picorv32.decoded_imm [24]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109654 ($_DFF_P_) from module sim (D = $abc$108325$new_n14992_, Q = \picorv32.decoded_imm [25]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109653 ($_DFF_P_) from module sim (D = $abc$108325$new_n14988_, Q = \picorv32.decoded_imm [26]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109652 ($_DFF_P_) from module sim (D = $abc$108325$new_n14984_, Q = \picorv32.decoded_imm [27]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109651 ($_DFF_P_) from module sim (D = $abc$108325$new_n14980_, Q = \picorv32.decoded_imm [28]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109650 ($_DFF_P_) from module sim (D = $abc$108325$new_n14976_, Q = \picorv32.decoded_imm [29]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109649 ($_DFF_P_) from module sim (D = $abc$108325$new_n14972_, Q = \picorv32.decoded_imm [30]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109648 ($_DFF_P_) from module sim (D = $abc$108325$new_n14968_, Q = \picorv32.decoded_imm [31]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109647 ($_DFF_P_) from module sim (D = $abc$108325$new_n14958_, Q = \picorv32.instr_ecall_ebreak).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109646 ($_DFF_P_) from module sim (D = $abc$108325$new_n14938_, Q = \picorv32.instr_getq).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109645 ($_DFF_P_) from module sim (D = $abc$108325$new_n14936_, Q = \picorv32.instr_lb).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109644 ($_DFF_P_) from module sim (D = $abc$108325$new_n14934_, Q = \picorv32.instr_lbu).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109643 ($_DFF_P_) from module sim (D = $abc$108325$new_n14932_, Q = \picorv32.instr_lh).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109642 ($_DFF_P_) from module sim (D = $abc$108325$new_n14930_, Q = \picorv32.instr_lhu).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109641 ($_DFF_P_) from module sim (D = $abc$108325$new_n14928_, Q = \picorv32.instr_lw).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109640 ($_DFF_P_) from module sim (D = $abc$108325$new_n14926_, Q = \picorv32.instr_maskirq).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109639 ($_DFF_P_) from module sim (D = $abc$108325$new_n14921_, Q = \picorv32.instr_rdcycle).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109638 ($_DFF_P_) from module sim (D = $abc$108325$new_n14911_, Q = \picorv32.instr_rdcycleh).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109637 ($_DFF_P_) from module sim (D = $abc$108325$new_n14897_, Q = \picorv32.instr_rdinstr).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109636 ($_DFF_P_) from module sim (D = $abc$108325$new_n14890_, Q = \picorv32.instr_rdinstrh).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109635 ($_DFF_P_) from module sim (D = $abc$108325$new_n14865_, Q = \picorv32.instr_sb).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109634 ($_DFF_P_) from module sim (D = $abc$108325$new_n14863_, Q = \picorv32.instr_setq).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109633 ($_DFF_P_) from module sim (D = $abc$108325$new_n14859_, Q = \picorv32.instr_sh).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109632 ($_DFF_P_) from module sim (D = $abc$108325$new_n14857_, Q = \picorv32.instr_slli).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109631 ($_DFF_P_) from module sim (D = $abc$108325$new_n14854_, Q = \picorv32.instr_srai).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109630 ($_DFF_P_) from module sim (D = $abc$108325$new_n14852_, Q = \picorv32.instr_srli).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109629 ($_DFF_P_) from module sim (D = $abc$108325$new_n14849_, Q = \picorv32.instr_sw).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109628 ($_DFF_P_) from module sim (D = $abc$108325$new_n14847_, Q = \picorv32.instr_timer).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109627 ($_DFF_P_) from module sim (D = $abc$108325$new_n14835_, Q = \picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109626 ($_DFF_P_) from module sim (D = $abc$108325$new_n14832_, Q = \picorv32.is_sll_srl_sra).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109625 ($_DFF_P_) from module sim (D = $abc$108325$new_n14830_, Q = \picorv32.is_slli_srli_srai).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109624 ($_DFF_P_) from module sim (D = \picorv32.mem_rdata_q [0], Q = \picorv32.pcpi_insn [0]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109623 ($_DFF_P_) from module sim (D = \picorv32.mem_rdata_q [1], Q = \picorv32.pcpi_insn [1]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109622 ($_DFF_P_) from module sim (D = \picorv32.mem_rdata_q [2], Q = \picorv32.pcpi_insn [2]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109621 ($_DFF_P_) from module sim (D = \picorv32.mem_rdata_q [3], Q = \picorv32.pcpi_insn [3]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109620 ($_DFF_P_) from module sim (D = \picorv32.mem_rdata_q [4], Q = \picorv32.pcpi_insn [4]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109619 ($_DFF_P_) from module sim (D = \picorv32.mem_rdata_q [5], Q = \picorv32.pcpi_insn [5]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109618 ($_DFF_P_) from module sim (D = \picorv32.mem_rdata_q [6], Q = \picorv32.pcpi_insn [6]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109617 ($_DFF_P_) from module sim (D = \picorv32.mem_rdata_q [12], Q = \picorv32.pcpi_insn [12]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109616 ($_DFF_P_) from module sim (D = \picorv32.mem_rdata_q [13], Q = \picorv32.pcpi_insn [13]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109615 ($_DFF_P_) from module sim (D = \picorv32.mem_rdata_q [14], Q = \picorv32.pcpi_insn [14]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109614 ($_DFF_P_) from module sim (D = \picorv32.mem_rdata_q [25], Q = \picorv32.pcpi_insn [25]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109613 ($_DFF_P_) from module sim (D = \picorv32.mem_rdata_q [26], Q = \picorv32.pcpi_insn [26]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109612 ($_DFF_P_) from module sim (D = \picorv32.mem_rdata_q [27], Q = \picorv32.pcpi_insn [27]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109611 ($_DFF_P_) from module sim (D = \picorv32.mem_rdata_q [28], Q = \picorv32.pcpi_insn [28]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109610 ($_DFF_P_) from module sim (D = \picorv32.mem_rdata_q [29], Q = \picorv32.pcpi_insn [29]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109609 ($_DFF_P_) from module sim (D = \picorv32.mem_rdata_q [30], Q = \picorv32.pcpi_insn [30]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109608 ($_DFF_P_) from module sim (D = \picorv32.mem_rdata_q [31], Q = \picorv32.pcpi_insn [31]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109607 ($_DFF_P_) from module sim (D = $abc$108325$new_n14806_, Q = \picorv32.genblk2.pcpi_div.dividend [0]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109606 ($_DFF_P_) from module sim (D = $abc$108325$new_n14803_, Q = \picorv32.genblk2.pcpi_div.dividend [1]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109605 ($_DFF_P_) from module sim (D = $abc$108325$new_n14800_, Q = \picorv32.genblk2.pcpi_div.dividend [2]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109604 ($_DFF_P_) from module sim (D = $abc$108325$new_n14797_, Q = \picorv32.genblk2.pcpi_div.dividend [3]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109603 ($_DFF_P_) from module sim (D = $abc$108325$new_n14794_, Q = \picorv32.genblk2.pcpi_div.dividend [4]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109602 ($_DFF_P_) from module sim (D = $abc$108325$new_n14791_, Q = \picorv32.genblk2.pcpi_div.dividend [5]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109601 ($_DFF_P_) from module sim (D = $abc$108325$new_n14788_, Q = \picorv32.genblk2.pcpi_div.dividend [6]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109600 ($_DFF_P_) from module sim (D = $abc$108325$new_n14785_, Q = \picorv32.genblk2.pcpi_div.dividend [7]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109599 ($_DFF_P_) from module sim (D = $abc$108325$new_n14782_, Q = \picorv32.genblk2.pcpi_div.dividend [8]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109598 ($_DFF_P_) from module sim (D = $abc$108325$new_n14779_, Q = \picorv32.genblk2.pcpi_div.dividend [9]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109597 ($_DFF_P_) from module sim (D = $abc$108325$new_n14776_, Q = \picorv32.genblk2.pcpi_div.dividend [10]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109596 ($_DFF_P_) from module sim (D = $abc$108325$new_n14773_, Q = \picorv32.genblk2.pcpi_div.dividend [11]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109595 ($_DFF_P_) from module sim (D = $abc$108325$new_n14770_, Q = \picorv32.genblk2.pcpi_div.dividend [12]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109594 ($_DFF_P_) from module sim (D = $abc$108325$new_n14767_, Q = \picorv32.genblk2.pcpi_div.dividend [13]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109593 ($_DFF_P_) from module sim (D = $abc$108325$new_n14764_, Q = \picorv32.genblk2.pcpi_div.dividend [14]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109592 ($_DFF_P_) from module sim (D = $abc$108325$new_n14761_, Q = \picorv32.genblk2.pcpi_div.dividend [15]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109591 ($_DFF_P_) from module sim (D = $abc$108325$new_n14758_, Q = \picorv32.genblk2.pcpi_div.dividend [16]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109590 ($_DFF_P_) from module sim (D = $abc$108325$new_n14755_, Q = \picorv32.genblk2.pcpi_div.dividend [17]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109589 ($_DFF_P_) from module sim (D = $abc$108325$new_n14752_, Q = \picorv32.genblk2.pcpi_div.dividend [18]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109588 ($_DFF_P_) from module sim (D = $abc$108325$new_n14749_, Q = \picorv32.genblk2.pcpi_div.dividend [19]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109587 ($_DFF_P_) from module sim (D = $abc$108325$new_n14746_, Q = \picorv32.genblk2.pcpi_div.dividend [20]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109586 ($_DFF_P_) from module sim (D = $abc$108325$new_n14743_, Q = \picorv32.genblk2.pcpi_div.dividend [21]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109585 ($_DFF_P_) from module sim (D = $abc$108325$new_n14740_, Q = \picorv32.genblk2.pcpi_div.dividend [22]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109584 ($_DFF_P_) from module sim (D = $abc$108325$new_n14737_, Q = \picorv32.genblk2.pcpi_div.dividend [23]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109583 ($_DFF_P_) from module sim (D = $abc$108325$new_n14734_, Q = \picorv32.genblk2.pcpi_div.dividend [24]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109582 ($_DFF_P_) from module sim (D = $abc$108325$new_n14731_, Q = \picorv32.genblk2.pcpi_div.dividend [25]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109581 ($_DFF_P_) from module sim (D = $abc$108325$new_n14728_, Q = \picorv32.genblk2.pcpi_div.dividend [26]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109580 ($_DFF_P_) from module sim (D = $abc$108325$new_n14725_, Q = \picorv32.genblk2.pcpi_div.dividend [27]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109579 ($_DFF_P_) from module sim (D = $abc$108325$new_n14722_, Q = \picorv32.genblk2.pcpi_div.dividend [28]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109578 ($_DFF_P_) from module sim (D = $abc$108325$new_n14719_, Q = \picorv32.genblk2.pcpi_div.dividend [29]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109577 ($_DFF_P_) from module sim (D = $abc$108325$new_n14716_, Q = \picorv32.genblk2.pcpi_div.dividend [30]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109576 ($_DFF_P_) from module sim (D = $abc$108325$new_n14711_, Q = \picorv32.genblk2.pcpi_div.dividend [31]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109575 ($_DFF_P_) from module sim (D = $abc$108325$new_n14702_, Q = \picorv32.genblk2.pcpi_div.quotient [0]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109574 ($_DFF_P_) from module sim (D = $abc$108325$new_n14699_, Q = \picorv32.genblk2.pcpi_div.quotient [1]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109573 ($_DFF_P_) from module sim (D = $abc$108325$new_n14696_, Q = \picorv32.genblk2.pcpi_div.quotient [2]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109572 ($_DFF_P_) from module sim (D = $abc$108325$new_n14693_, Q = \picorv32.genblk2.pcpi_div.quotient [3]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109571 ($_DFF_P_) from module sim (D = $abc$108325$new_n14690_, Q = \picorv32.genblk2.pcpi_div.quotient [4]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109570 ($_DFF_P_) from module sim (D = $abc$108325$new_n14687_, Q = \picorv32.genblk2.pcpi_div.quotient [5]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109569 ($_DFF_P_) from module sim (D = $abc$108325$new_n14684_, Q = \picorv32.genblk2.pcpi_div.quotient [6]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109568 ($_DFF_P_) from module sim (D = $abc$108325$new_n14681_, Q = \picorv32.genblk2.pcpi_div.quotient [7]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109567 ($_DFF_P_) from module sim (D = $abc$108325$new_n14678_, Q = \picorv32.genblk2.pcpi_div.quotient [8]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109566 ($_DFF_P_) from module sim (D = $abc$108325$new_n14675_, Q = \picorv32.genblk2.pcpi_div.quotient [9]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109565 ($_DFF_P_) from module sim (D = $abc$108325$new_n14672_, Q = \picorv32.genblk2.pcpi_div.quotient [10]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109564 ($_DFF_P_) from module sim (D = $abc$108325$new_n14669_, Q = \picorv32.genblk2.pcpi_div.quotient [11]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109563 ($_DFF_P_) from module sim (D = $abc$108325$new_n14666_, Q = \picorv32.genblk2.pcpi_div.quotient [12]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109562 ($_DFF_P_) from module sim (D = $abc$108325$new_n14663_, Q = \picorv32.genblk2.pcpi_div.quotient [13]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109561 ($_DFF_P_) from module sim (D = $abc$108325$new_n14660_, Q = \picorv32.genblk2.pcpi_div.quotient [14]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109560 ($_DFF_P_) from module sim (D = $abc$108325$new_n14657_, Q = \picorv32.genblk2.pcpi_div.quotient [15]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109559 ($_DFF_P_) from module sim (D = $abc$108325$new_n14654_, Q = \picorv32.genblk2.pcpi_div.quotient [16]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109558 ($_DFF_P_) from module sim (D = $abc$108325$new_n14651_, Q = \picorv32.genblk2.pcpi_div.quotient [17]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109557 ($_DFF_P_) from module sim (D = $abc$108325$new_n14648_, Q = \picorv32.genblk2.pcpi_div.quotient [18]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109556 ($_DFF_P_) from module sim (D = $abc$108325$new_n14645_, Q = \picorv32.genblk2.pcpi_div.quotient [19]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109555 ($_DFF_P_) from module sim (D = $abc$108325$new_n14642_, Q = \picorv32.genblk2.pcpi_div.quotient [20]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109554 ($_DFF_P_) from module sim (D = $abc$108325$new_n14639_, Q = \picorv32.genblk2.pcpi_div.quotient [21]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109553 ($_DFF_P_) from module sim (D = $abc$108325$new_n14636_, Q = \picorv32.genblk2.pcpi_div.quotient [22]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109552 ($_DFF_P_) from module sim (D = $abc$108325$new_n14633_, Q = \picorv32.genblk2.pcpi_div.quotient [23]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109551 ($_DFF_P_) from module sim (D = $abc$108325$new_n14630_, Q = \picorv32.genblk2.pcpi_div.quotient [24]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109550 ($_DFF_P_) from module sim (D = $abc$108325$new_n14627_, Q = \picorv32.genblk2.pcpi_div.quotient [25]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109549 ($_DFF_P_) from module sim (D = $abc$108325$new_n14624_, Q = \picorv32.genblk2.pcpi_div.quotient [26]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109548 ($_DFF_P_) from module sim (D = $abc$108325$new_n14621_, Q = \picorv32.genblk2.pcpi_div.quotient [27]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109547 ($_DFF_P_) from module sim (D = $abc$108325$new_n14618_, Q = \picorv32.genblk2.pcpi_div.quotient [28]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109546 ($_DFF_P_) from module sim (D = $abc$108325$new_n14615_, Q = \picorv32.genblk2.pcpi_div.quotient [29]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109545 ($_DFF_P_) from module sim (D = $abc$108325$new_n14612_, Q = \picorv32.genblk2.pcpi_div.quotient [30]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109544 ($_DFF_P_) from module sim (D = $abc$108325$new_n14609_, Q = \picorv32.genblk2.pcpi_div.quotient [31]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109543 ($_DFF_P_) from module sim (D = $abc$108325$new_n14537_, Q = \picorv32.genblk2.pcpi_div.divisor [0]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109542 ($_DFF_P_) from module sim (D = $abc$108325$new_n14535_, Q = \picorv32.genblk2.pcpi_div.divisor [1]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109541 ($_DFF_P_) from module sim (D = $abc$108325$new_n14533_, Q = \picorv32.genblk2.pcpi_div.divisor [2]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109540 ($_DFF_P_) from module sim (D = $abc$108325$new_n14531_, Q = \picorv32.genblk2.pcpi_div.divisor [3]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109539 ($_DFF_P_) from module sim (D = $abc$108325$new_n14529_, Q = \picorv32.genblk2.pcpi_div.divisor [4]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109538 ($_DFF_P_) from module sim (D = $abc$108325$new_n14527_, Q = \picorv32.genblk2.pcpi_div.divisor [5]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109537 ($_DFF_P_) from module sim (D = $abc$108325$new_n14525_, Q = \picorv32.genblk2.pcpi_div.divisor [6]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109536 ($_DFF_P_) from module sim (D = $abc$108325$new_n14523_, Q = \picorv32.genblk2.pcpi_div.divisor [7]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109535 ($_DFF_P_) from module sim (D = $abc$108325$new_n14521_, Q = \picorv32.genblk2.pcpi_div.divisor [8]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109534 ($_DFF_P_) from module sim (D = $abc$108325$new_n14519_, Q = \picorv32.genblk2.pcpi_div.divisor [9]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109533 ($_DFF_P_) from module sim (D = $abc$108325$new_n14517_, Q = \picorv32.genblk2.pcpi_div.divisor [10]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109532 ($_DFF_P_) from module sim (D = $abc$108325$new_n14515_, Q = \picorv32.genblk2.pcpi_div.divisor [11]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109531 ($_DFF_P_) from module sim (D = $abc$108325$new_n14513_, Q = \picorv32.genblk2.pcpi_div.divisor [12]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109530 ($_DFF_P_) from module sim (D = $abc$108325$new_n14511_, Q = \picorv32.genblk2.pcpi_div.divisor [13]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109529 ($_DFF_P_) from module sim (D = $abc$108325$new_n14509_, Q = \picorv32.genblk2.pcpi_div.divisor [14]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109528 ($_DFF_P_) from module sim (D = $abc$108325$new_n14507_, Q = \picorv32.genblk2.pcpi_div.divisor [15]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109527 ($_DFF_P_) from module sim (D = $abc$108325$new_n14505_, Q = \picorv32.genblk2.pcpi_div.divisor [16]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109526 ($_DFF_P_) from module sim (D = $abc$108325$new_n14503_, Q = \picorv32.genblk2.pcpi_div.divisor [17]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109525 ($_DFF_P_) from module sim (D = $abc$108325$new_n14501_, Q = \picorv32.genblk2.pcpi_div.divisor [18]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109524 ($_DFF_P_) from module sim (D = $abc$108325$new_n14499_, Q = \picorv32.genblk2.pcpi_div.divisor [19]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109523 ($_DFF_P_) from module sim (D = $abc$108325$new_n14497_, Q = \picorv32.genblk2.pcpi_div.divisor [20]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109522 ($_DFF_P_) from module sim (D = $abc$108325$new_n14495_, Q = \picorv32.genblk2.pcpi_div.divisor [21]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109521 ($_DFF_P_) from module sim (D = $abc$108325$new_n14493_, Q = \picorv32.genblk2.pcpi_div.divisor [22]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109520 ($_DFF_P_) from module sim (D = $abc$108325$new_n14491_, Q = \picorv32.genblk2.pcpi_div.divisor [23]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109519 ($_DFF_P_) from module sim (D = $abc$108325$new_n14489_, Q = \picorv32.genblk2.pcpi_div.divisor [24]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109518 ($_DFF_P_) from module sim (D = $abc$108325$new_n14487_, Q = \picorv32.genblk2.pcpi_div.divisor [25]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109517 ($_DFF_P_) from module sim (D = $abc$108325$new_n14485_, Q = \picorv32.genblk2.pcpi_div.divisor [26]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109516 ($_DFF_P_) from module sim (D = $abc$108325$new_n14483_, Q = \picorv32.genblk2.pcpi_div.divisor [27]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109515 ($_DFF_P_) from module sim (D = $abc$108325$new_n14481_, Q = \picorv32.genblk2.pcpi_div.divisor [28]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109514 ($_DFF_P_) from module sim (D = $abc$108325$new_n14479_, Q = \picorv32.genblk2.pcpi_div.divisor [29]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109513 ($_DFF_P_) from module sim (D = $abc$108325$new_n14477_, Q = \picorv32.genblk2.pcpi_div.divisor [30]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109512 ($_DFF_P_) from module sim (D = $abc$108325$new_n14475_, Q = \picorv32.genblk2.pcpi_div.divisor [31]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109511 ($_DFF_P_) from module sim (D = $abc$108325$new_n14472_, Q = \picorv32.genblk2.pcpi_div.divisor [32]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109510 ($_DFF_P_) from module sim (D = $abc$108325$new_n14469_, Q = \picorv32.genblk2.pcpi_div.divisor [33]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109509 ($_DFF_P_) from module sim (D = $abc$108325$new_n14466_, Q = \picorv32.genblk2.pcpi_div.divisor [34]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109508 ($_DFF_P_) from module sim (D = $abc$108325$new_n14463_, Q = \picorv32.genblk2.pcpi_div.divisor [35]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109507 ($_DFF_P_) from module sim (D = $abc$108325$new_n14460_, Q = \picorv32.genblk2.pcpi_div.divisor [36]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109506 ($_DFF_P_) from module sim (D = $abc$108325$new_n14457_, Q = \picorv32.genblk2.pcpi_div.divisor [37]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109505 ($_DFF_P_) from module sim (D = $abc$108325$new_n14454_, Q = \picorv32.genblk2.pcpi_div.divisor [38]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109504 ($_DFF_P_) from module sim (D = $abc$108325$new_n14451_, Q = \picorv32.genblk2.pcpi_div.divisor [39]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109503 ($_DFF_P_) from module sim (D = $abc$108325$new_n14448_, Q = \picorv32.genblk2.pcpi_div.divisor [40]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109502 ($_DFF_P_) from module sim (D = $abc$108325$new_n14445_, Q = \picorv32.genblk2.pcpi_div.divisor [41]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109501 ($_DFF_P_) from module sim (D = $abc$108325$new_n14442_, Q = \picorv32.genblk2.pcpi_div.divisor [42]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109500 ($_DFF_P_) from module sim (D = $abc$108325$new_n14439_, Q = \picorv32.genblk2.pcpi_div.divisor [43]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109499 ($_DFF_P_) from module sim (D = $abc$108325$new_n14436_, Q = \picorv32.genblk2.pcpi_div.divisor [44]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109498 ($_DFF_P_) from module sim (D = $abc$108325$new_n14433_, Q = \picorv32.genblk2.pcpi_div.divisor [45]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109497 ($_DFF_P_) from module sim (D = $abc$108325$new_n14430_, Q = \picorv32.genblk2.pcpi_div.divisor [46]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109496 ($_DFF_P_) from module sim (D = $abc$108325$new_n14427_, Q = \picorv32.genblk2.pcpi_div.divisor [47]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109495 ($_DFF_P_) from module sim (D = $abc$108325$new_n14424_, Q = \picorv32.genblk2.pcpi_div.divisor [48]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109494 ($_DFF_P_) from module sim (D = $abc$108325$new_n14421_, Q = \picorv32.genblk2.pcpi_div.divisor [49]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109493 ($_DFF_P_) from module sim (D = $abc$108325$new_n14418_, Q = \picorv32.genblk2.pcpi_div.divisor [50]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109492 ($_DFF_P_) from module sim (D = $abc$108325$new_n14415_, Q = \picorv32.genblk2.pcpi_div.divisor [51]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109491 ($_DFF_P_) from module sim (D = $abc$108325$new_n14412_, Q = \picorv32.genblk2.pcpi_div.divisor [52]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109490 ($_DFF_P_) from module sim (D = $abc$108325$new_n14409_, Q = \picorv32.genblk2.pcpi_div.divisor [53]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109489 ($_DFF_P_) from module sim (D = $abc$108325$new_n14406_, Q = \picorv32.genblk2.pcpi_div.divisor [54]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109488 ($_DFF_P_) from module sim (D = $abc$108325$new_n14403_, Q = \picorv32.genblk2.pcpi_div.divisor [55]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109487 ($_DFF_P_) from module sim (D = $abc$108325$new_n14400_, Q = \picorv32.genblk2.pcpi_div.divisor [56]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109486 ($_DFF_P_) from module sim (D = $abc$108325$new_n14397_, Q = \picorv32.genblk2.pcpi_div.divisor [57]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109485 ($_DFF_P_) from module sim (D = $abc$108325$new_n14394_, Q = \picorv32.genblk2.pcpi_div.divisor [58]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109484 ($_DFF_P_) from module sim (D = $abc$108325$new_n14391_, Q = \picorv32.genblk2.pcpi_div.divisor [59]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109483 ($_DFF_P_) from module sim (D = $abc$108325$new_n14388_, Q = \picorv32.genblk2.pcpi_div.divisor [60]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109482 ($_DFF_P_) from module sim (D = $abc$108325$new_n14385_, Q = \picorv32.genblk2.pcpi_div.divisor [61]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109481 ($_DFF_P_) from module sim (D = $abc$108325$new_n14381_, Q = \picorv32.genblk2.pcpi_div.divisor [62]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109480 ($_DFF_P_) from module sim (D = $abc$108325$new_n14374_, Q = \picorv32.genblk2.pcpi_div.quotient_msk [0]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109479 ($_DFF_P_) from module sim (D = $abc$108325$new_n14372_, Q = \picorv32.genblk2.pcpi_div.quotient_msk [1]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109478 ($_DFF_P_) from module sim (D = $abc$108325$new_n14370_, Q = \picorv32.genblk2.pcpi_div.quotient_msk [2]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109477 ($_DFF_P_) from module sim (D = $abc$108325$new_n14368_, Q = \picorv32.genblk2.pcpi_div.quotient_msk [3]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109476 ($_DFF_P_) from module sim (D = $abc$108325$new_n14366_, Q = \picorv32.genblk2.pcpi_div.quotient_msk [4]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109475 ($_DFF_P_) from module sim (D = $abc$108325$new_n14364_, Q = \picorv32.genblk2.pcpi_div.quotient_msk [5]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109474 ($_DFF_P_) from module sim (D = $abc$108325$new_n14362_, Q = \picorv32.genblk2.pcpi_div.quotient_msk [6]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109473 ($_DFF_P_) from module sim (D = $abc$108325$new_n14360_, Q = \picorv32.genblk2.pcpi_div.quotient_msk [7]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109472 ($_DFF_P_) from module sim (D = $abc$108325$new_n14358_, Q = \picorv32.genblk2.pcpi_div.quotient_msk [8]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109471 ($_DFF_P_) from module sim (D = $abc$108325$new_n14356_, Q = \picorv32.genblk2.pcpi_div.quotient_msk [9]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109470 ($_DFF_P_) from module sim (D = $abc$108325$new_n14354_, Q = \picorv32.genblk2.pcpi_div.quotient_msk [10]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109469 ($_DFF_P_) from module sim (D = $abc$108325$new_n14352_, Q = \picorv32.genblk2.pcpi_div.quotient_msk [11]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109468 ($_DFF_P_) from module sim (D = $abc$108325$new_n14350_, Q = \picorv32.genblk2.pcpi_div.quotient_msk [12]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109467 ($_DFF_P_) from module sim (D = $abc$108325$new_n14348_, Q = \picorv32.genblk2.pcpi_div.quotient_msk [13]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109466 ($_DFF_P_) from module sim (D = $abc$108325$new_n14346_, Q = \picorv32.genblk2.pcpi_div.quotient_msk [14]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109465 ($_DFF_P_) from module sim (D = $abc$108325$new_n14344_, Q = \picorv32.genblk2.pcpi_div.quotient_msk [15]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109464 ($_DFF_P_) from module sim (D = $abc$108325$new_n14342_, Q = \picorv32.genblk2.pcpi_div.quotient_msk [16]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109463 ($_DFF_P_) from module sim (D = $abc$108325$new_n14340_, Q = \picorv32.genblk2.pcpi_div.quotient_msk [17]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109462 ($_DFF_P_) from module sim (D = $abc$108325$new_n14338_, Q = \picorv32.genblk2.pcpi_div.quotient_msk [18]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109461 ($_DFF_P_) from module sim (D = $abc$108325$new_n14336_, Q = \picorv32.genblk2.pcpi_div.quotient_msk [19]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109460 ($_DFF_P_) from module sim (D = $abc$108325$new_n14334_, Q = \picorv32.genblk2.pcpi_div.quotient_msk [20]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109459 ($_DFF_P_) from module sim (D = $abc$108325$new_n14332_, Q = \picorv32.genblk2.pcpi_div.quotient_msk [21]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109458 ($_DFF_P_) from module sim (D = $abc$108325$new_n14330_, Q = \picorv32.genblk2.pcpi_div.quotient_msk [22]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109457 ($_DFF_P_) from module sim (D = $abc$108325$new_n14328_, Q = \picorv32.genblk2.pcpi_div.quotient_msk [23]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109456 ($_DFF_P_) from module sim (D = $abc$108325$new_n14326_, Q = \picorv32.genblk2.pcpi_div.quotient_msk [24]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109455 ($_DFF_P_) from module sim (D = $abc$108325$new_n14324_, Q = \picorv32.genblk2.pcpi_div.quotient_msk [25]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109454 ($_DFF_P_) from module sim (D = $abc$108325$new_n14322_, Q = \picorv32.genblk2.pcpi_div.quotient_msk [26]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109453 ($_DFF_P_) from module sim (D = $abc$108325$new_n14320_, Q = \picorv32.genblk2.pcpi_div.quotient_msk [27]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109452 ($_DFF_P_) from module sim (D = $abc$108325$new_n14318_, Q = \picorv32.genblk2.pcpi_div.quotient_msk [28]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109451 ($_DFF_P_) from module sim (D = $abc$108325$new_n14316_, Q = \picorv32.genblk2.pcpi_div.quotient_msk [29]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109450 ($_DFF_P_) from module sim (D = \picorv32.genblk2.pcpi_div.quotient_msk [31], Q = \picorv32.genblk2.pcpi_div.quotient_msk [30]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109448 ($_DFF_P_) from module sim (D = $abc$108325$new_n14309_, Q = \picorv32.count_instr [0]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109447 ($_DFF_P_) from module sim (D = $abc$108325$new_n14307_, Q = \picorv32.count_instr [1]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109446 ($_DFF_P_) from module sim (D = $abc$108325$new_n14304_, Q = \picorv32.count_instr [2]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109445 ($_DFF_P_) from module sim (D = $abc$108325$new_n14301_, Q = \picorv32.count_instr [3]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109444 ($_DFF_P_) from module sim (D = $abc$108325$new_n14296_, Q = \picorv32.count_instr [4]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109443 ($_DFF_P_) from module sim (D = $abc$108325$new_n14293_, Q = \picorv32.count_instr [5]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109442 ($_DFF_P_) from module sim (D = $abc$108325$new_n14288_, Q = \picorv32.count_instr [6]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109441 ($_DFF_P_) from module sim (D = $abc$108325$new_n14285_, Q = \picorv32.count_instr [7]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109440 ($_DFF_P_) from module sim (D = $abc$108325$new_n14279_, Q = \picorv32.count_instr [8]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109439 ($_DFF_P_) from module sim (D = $abc$108325$new_n14276_, Q = \picorv32.count_instr [9]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109438 ($_DFF_P_) from module sim (D = $abc$108325$new_n14271_, Q = \picorv32.count_instr [10]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109437 ($_DFF_P_) from module sim (D = $abc$108325$new_n14268_, Q = \picorv32.count_instr [11]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109436 ($_DFF_P_) from module sim (D = $abc$108325$new_n14262_, Q = \picorv32.count_instr [12]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109435 ($_DFF_P_) from module sim (D = $abc$108325$new_n14259_, Q = \picorv32.count_instr [13]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109434 ($_DFF_P_) from module sim (D = $abc$108325$new_n14254_, Q = \picorv32.count_instr [14]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109433 ($_DFF_P_) from module sim (D = $abc$108325$new_n14251_, Q = \picorv32.count_instr [15]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109432 ($_DFF_P_) from module sim (D = $abc$108325$new_n14244_, Q = \picorv32.count_instr [16]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109431 ($_DFF_P_) from module sim (D = $abc$108325$new_n14241_, Q = \picorv32.count_instr [17]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109430 ($_DFF_P_) from module sim (D = $abc$108325$new_n14236_, Q = \picorv32.count_instr [18]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109429 ($_DFF_P_) from module sim (D = $abc$108325$new_n14233_, Q = \picorv32.count_instr [19]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109428 ($_DFF_P_) from module sim (D = $abc$108325$new_n14227_, Q = \picorv32.count_instr [20]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109427 ($_DFF_P_) from module sim (D = $abc$108325$new_n14224_, Q = \picorv32.count_instr [21]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109426 ($_DFF_P_) from module sim (D = $abc$108325$new_n14219_, Q = \picorv32.count_instr [22]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109425 ($_DFF_P_) from module sim (D = $abc$108325$new_n14216_, Q = \picorv32.count_instr [23]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109424 ($_DFF_P_) from module sim (D = $abc$108325$new_n14209_, Q = \picorv32.count_instr [24]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109423 ($_DFF_P_) from module sim (D = $abc$108325$new_n14206_, Q = \picorv32.count_instr [25]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109422 ($_DFF_P_) from module sim (D = $abc$108325$new_n14201_, Q = \picorv32.count_instr [26]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109421 ($_DFF_P_) from module sim (D = $abc$108325$new_n14198_, Q = \picorv32.count_instr [27]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109420 ($_DFF_P_) from module sim (D = $abc$108325$new_n14192_, Q = \picorv32.count_instr [28]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109419 ($_DFF_P_) from module sim (D = $abc$108325$new_n14189_, Q = \picorv32.count_instr [29]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109418 ($_DFF_P_) from module sim (D = $abc$108325$new_n14184_, Q = \picorv32.count_instr [30]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109417 ($_DFF_P_) from module sim (D = $abc$108325$new_n14181_, Q = \picorv32.count_instr [31]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109416 ($_DFF_P_) from module sim (D = $abc$108325$new_n14173_, Q = \picorv32.count_instr [32]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109415 ($_DFF_P_) from module sim (D = $abc$108325$new_n14170_, Q = \picorv32.count_instr [33]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109414 ($_DFF_P_) from module sim (D = $abc$108325$new_n14165_, Q = \picorv32.count_instr [34]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109413 ($_DFF_P_) from module sim (D = $abc$108325$new_n14162_, Q = \picorv32.count_instr [35]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109412 ($_DFF_P_) from module sim (D = $abc$108325$new_n14156_, Q = \picorv32.count_instr [36]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109411 ($_DFF_P_) from module sim (D = $abc$108325$new_n14153_, Q = \picorv32.count_instr [37]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109410 ($_DFF_P_) from module sim (D = $abc$108325$new_n14148_, Q = \picorv32.count_instr [38]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109409 ($_DFF_P_) from module sim (D = $abc$108325$new_n14145_, Q = \picorv32.count_instr [39]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109408 ($_DFF_P_) from module sim (D = $abc$108325$new_n14138_, Q = \picorv32.count_instr [40]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109407 ($_DFF_P_) from module sim (D = $abc$108325$new_n14135_, Q = \picorv32.count_instr [41]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109406 ($_DFF_P_) from module sim (D = $abc$108325$new_n14130_, Q = \picorv32.count_instr [42]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109405 ($_DFF_P_) from module sim (D = $abc$108325$new_n14127_, Q = \picorv32.count_instr [43]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109404 ($_DFF_P_) from module sim (D = $abc$108325$new_n14121_, Q = \picorv32.count_instr [44]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109403 ($_DFF_P_) from module sim (D = $abc$108325$new_n14118_, Q = \picorv32.count_instr [45]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109402 ($_DFF_P_) from module sim (D = $abc$108325$new_n14113_, Q = \picorv32.count_instr [46]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109401 ($_DFF_P_) from module sim (D = $abc$108325$new_n14110_, Q = \picorv32.count_instr [47]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109400 ($_DFF_P_) from module sim (D = $abc$108325$new_n14102_, Q = \picorv32.count_instr [48]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109399 ($_DFF_P_) from module sim (D = $abc$108325$new_n14099_, Q = \picorv32.count_instr [49]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109398 ($_DFF_P_) from module sim (D = $abc$108325$new_n14094_, Q = \picorv32.count_instr [50]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109397 ($_DFF_P_) from module sim (D = $abc$108325$new_n14091_, Q = \picorv32.count_instr [51]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109396 ($_DFF_P_) from module sim (D = $abc$108325$new_n14085_, Q = \picorv32.count_instr [52]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109395 ($_DFF_P_) from module sim (D = $abc$108325$new_n14082_, Q = \picorv32.count_instr [53]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109394 ($_DFF_P_) from module sim (D = $abc$108325$new_n14077_, Q = \picorv32.count_instr [54]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109393 ($_DFF_P_) from module sim (D = $abc$108325$new_n14074_, Q = \picorv32.count_instr [55]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109392 ($_DFF_P_) from module sim (D = $abc$108325$new_n14067_, Q = \picorv32.count_instr [56]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109391 ($_DFF_P_) from module sim (D = $abc$108325$new_n14064_, Q = \picorv32.count_instr [57]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109390 ($_DFF_P_) from module sim (D = $abc$108325$new_n14059_, Q = \picorv32.count_instr [58]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109389 ($_DFF_P_) from module sim (D = $abc$108325$new_n14056_, Q = \picorv32.count_instr [59]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109388 ($_DFF_P_) from module sim (D = $abc$108325$new_n14050_, Q = \picorv32.count_instr [60]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109387 ($_DFF_P_) from module sim (D = $abc$108325$new_n14047_, Q = \picorv32.count_instr [61]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109386 ($_DFF_P_) from module sim (D = $abc$108325$new_n14042_, Q = \picorv32.count_instr [62]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109385 ($_DFF_P_) from module sim (D = $abc$108325$new_n14039_, Q = \picorv32.count_instr [63]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109384 ($_DFF_P_) from module sim (D = $abc$108325$new_n13974_, Q = \picorv32.irq_delay).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109351 ($_DFF_P_) from module sim (D = \builder_csr_bankarray_csrbank2_r_r, Q = \main_timer_reload_storage [0]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109350 ($_DFF_P_) from module sim (D = \builder_simsoc_dat_w [1], Q = \main_timer_reload_storage [1]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109349 ($_DFF_P_) from module sim (D = \builder_simsoc_dat_w [2], Q = \main_timer_reload_storage [2]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109348 ($_DFF_P_) from module sim (D = \builder_simsoc_dat_w [3], Q = \main_timer_reload_storage [3]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109347 ($_DFF_P_) from module sim (D = \builder_simsoc_dat_w [4], Q = \main_timer_reload_storage [4]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109346 ($_DFF_P_) from module sim (D = \builder_simsoc_dat_w [5], Q = \main_timer_reload_storage [5]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109345 ($_DFF_P_) from module sim (D = \builder_simsoc_dat_w [6], Q = \main_timer_reload_storage [6]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109344 ($_DFF_P_) from module sim (D = \builder_simsoc_dat_w [7], Q = \main_timer_reload_storage [7]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109343 ($_DFF_P_) from module sim (D = $abc$108325$new_n12854_, Q = \main_timer_reload_storage [8]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109342 ($_DFF_P_) from module sim (D = $abc$108325$new_n12852_, Q = \main_timer_reload_storage [9]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109341 ($_DFF_P_) from module sim (D = $abc$108325$new_n12850_, Q = \main_timer_reload_storage [10]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109340 ($_DFF_P_) from module sim (D = $abc$108325$new_n12848_, Q = \main_timer_reload_storage [11]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109339 ($_DFF_P_) from module sim (D = $abc$108325$new_n12846_, Q = \main_timer_reload_storage [12]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109338 ($_DFF_P_) from module sim (D = $abc$108325$new_n12844_, Q = \main_timer_reload_storage [13]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109337 ($_DFF_P_) from module sim (D = $abc$108325$new_n12842_, Q = \main_timer_reload_storage [14]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109336 ($_DFF_P_) from module sim (D = $abc$108325$new_n12840_, Q = \main_timer_reload_storage [15]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109335 ($_DFF_P_) from module sim (D = $abc$108325$new_n12838_, Q = \main_timer_reload_storage [16]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109334 ($_DFF_P_) from module sim (D = $abc$108325$new_n12836_, Q = \main_timer_reload_storage [17]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109333 ($_DFF_P_) from module sim (D = $abc$108325$new_n12834_, Q = \main_timer_reload_storage [18]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109332 ($_DFF_P_) from module sim (D = $abc$108325$new_n12832_, Q = \main_timer_reload_storage [19]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109331 ($_DFF_P_) from module sim (D = $abc$108325$new_n12830_, Q = \main_timer_reload_storage [20]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109330 ($_DFF_P_) from module sim (D = $abc$108325$new_n12828_, Q = \main_timer_reload_storage [21]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109329 ($_DFF_P_) from module sim (D = $abc$108325$new_n12826_, Q = \main_timer_reload_storage [22]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109328 ($_DFF_P_) from module sim (D = $abc$108325$new_n12824_, Q = \main_timer_reload_storage [23]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109327 ($_DFF_P_) from module sim (D = $abc$108325$new_n12822_, Q = \main_timer_reload_storage [24]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109326 ($_DFF_P_) from module sim (D = $abc$108325$new_n12820_, Q = \main_timer_reload_storage [25]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109325 ($_DFF_P_) from module sim (D = $abc$108325$new_n12818_, Q = \main_timer_reload_storage [26]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109324 ($_DFF_P_) from module sim (D = $abc$108325$new_n12816_, Q = \main_timer_reload_storage [27]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109323 ($_DFF_P_) from module sim (D = $abc$108325$new_n12814_, Q = \main_timer_reload_storage [28]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109322 ($_DFF_P_) from module sim (D = $abc$108325$new_n12812_, Q = \main_timer_reload_storage [29]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109321 ($_DFF_P_) from module sim (D = $abc$108325$new_n12810_, Q = \main_timer_reload_storage [30]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109320 ($_DFF_P_) from module sim (D = $abc$108325$new_n12808_, Q = \main_timer_reload_storage [31]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109299 ($_DFF_P_) from module sim (D = $abc$108325$new_n13877_, Q = \main_bus_errors [0]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109298 ($_DFF_P_) from module sim (D = $abc$108325$new_n13875_, Q = \main_bus_errors [1]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109297 ($_DFF_P_) from module sim (D = $abc$108325$new_n13873_, Q = \main_bus_errors [2]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109296 ($_DFF_P_) from module sim (D = $abc$108325$new_n13871_, Q = \main_bus_errors [3]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109295 ($_DFF_P_) from module sim (D = $abc$108325$new_n13868_, Q = \main_bus_errors [4]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109294 ($_DFF_P_) from module sim (D = $abc$108325$new_n13866_, Q = \main_bus_errors [5]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109293 ($_DFF_P_) from module sim (D = $abc$108325$new_n13862_, Q = \main_bus_errors [6]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109292 ($_DFF_P_) from module sim (D = $abc$108325$new_n13859_, Q = \main_bus_errors [7]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109291 ($_DFF_P_) from module sim (D = $abc$108325$new_n13854_, Q = \main_bus_errors [8]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109290 ($_DFF_P_) from module sim (D = $abc$108325$new_n13851_, Q = \main_bus_errors [9]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109289 ($_DFF_P_) from module sim (D = $abc$108325$new_n13847_, Q = \main_bus_errors [10]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109288 ($_DFF_P_) from module sim (D = $abc$108325$new_n13844_, Q = \main_bus_errors [11]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109287 ($_DFF_P_) from module sim (D = $abc$108325$new_n13839_, Q = \main_bus_errors [12]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109286 ($_DFF_P_) from module sim (D = $abc$108325$new_n13836_, Q = \main_bus_errors [13]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109285 ($_DFF_P_) from module sim (D = $abc$108325$new_n13832_, Q = \main_bus_errors [14]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109284 ($_DFF_P_) from module sim (D = $abc$108325$new_n13829_, Q = \main_bus_errors [15]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109283 ($_DFF_P_) from module sim (D = $abc$108325$new_n13823_, Q = \main_bus_errors [16]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109282 ($_DFF_P_) from module sim (D = $abc$108325$new_n13820_, Q = \main_bus_errors [17]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109281 ($_DFF_P_) from module sim (D = $abc$108325$new_n13816_, Q = \main_bus_errors [18]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109280 ($_DFF_P_) from module sim (D = $abc$108325$new_n13813_, Q = \main_bus_errors [19]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109279 ($_DFF_P_) from module sim (D = $abc$108325$new_n13808_, Q = \main_bus_errors [20]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109278 ($_DFF_P_) from module sim (D = $abc$108325$new_n13805_, Q = \main_bus_errors [21]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109277 ($_DFF_P_) from module sim (D = $abc$108325$new_n13801_, Q = \main_bus_errors [22]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109276 ($_DFF_P_) from module sim (D = $abc$108325$new_n13798_, Q = \main_bus_errors [23]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109275 ($_DFF_P_) from module sim (D = $abc$108325$new_n13792_, Q = \main_bus_errors [24]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109274 ($_DFF_P_) from module sim (D = $abc$108325$new_n13789_, Q = \main_bus_errors [25]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109273 ($_DFF_P_) from module sim (D = $abc$108325$new_n13785_, Q = \main_bus_errors [26]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109272 ($_DFF_P_) from module sim (D = $abc$108325$new_n13782_, Q = \main_bus_errors [27]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109271 ($_DFF_P_) from module sim (D = $abc$108325$new_n13777_, Q = \main_bus_errors [28]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109270 ($_DFF_P_) from module sim (D = $abc$108325$new_n13774_, Q = \main_bus_errors [29]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109269 ($_DFF_P_) from module sim (D = $abc$108325$new_n13770_, Q = \main_bus_errors [30]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109268 ($_DFF_P_) from module sim (D = $abc$108325$new_n13767_, Q = \main_bus_errors [31]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109267 ($_DFF_P_) from module sim (D = $abc$108325$new_n13727_, Q = \picorv32.irq_mask [0]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109266 ($_DFF_P_) from module sim (D = $abc$108325$new_n13725_, Q = \picorv32.irq_mask [1]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109265 ($_DFF_P_) from module sim (D = $abc$108325$new_n13723_, Q = \picorv32.irq_mask [2]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109264 ($_DFF_P_) from module sim (D = $abc$108325$new_n13721_, Q = \picorv32.irq_mask [3]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109263 ($_DFF_P_) from module sim (D = $abc$108325$new_n13719_, Q = \picorv32.irq_mask [4]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109262 ($_DFF_P_) from module sim (D = $abc$108325$new_n13717_, Q = \picorv32.irq_mask [5]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109261 ($_DFF_P_) from module sim (D = $abc$108325$new_n13715_, Q = \picorv32.irq_mask [6]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109260 ($_DFF_P_) from module sim (D = $abc$108325$new_n13713_, Q = \picorv32.irq_mask [7]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109259 ($_DFF_P_) from module sim (D = $abc$108325$new_n13711_, Q = \picorv32.irq_mask [8]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109258 ($_DFF_P_) from module sim (D = $abc$108325$new_n13709_, Q = \picorv32.irq_mask [9]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109257 ($_DFF_P_) from module sim (D = $abc$108325$new_n13707_, Q = \picorv32.irq_mask [10]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109256 ($_DFF_P_) from module sim (D = $abc$108325$new_n13705_, Q = \picorv32.irq_mask [11]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109255 ($_DFF_P_) from module sim (D = $abc$108325$new_n13703_, Q = \picorv32.irq_mask [12]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109254 ($_DFF_P_) from module sim (D = $abc$108325$new_n13701_, Q = \picorv32.irq_mask [13]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109253 ($_DFF_P_) from module sim (D = $abc$108325$new_n13699_, Q = \picorv32.irq_mask [14]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109252 ($_DFF_P_) from module sim (D = $abc$108325$new_n13697_, Q = \picorv32.irq_mask [15]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109251 ($_DFF_P_) from module sim (D = $abc$108325$new_n13695_, Q = \picorv32.irq_mask [16]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109250 ($_DFF_P_) from module sim (D = $abc$108325$new_n13693_, Q = \picorv32.irq_mask [17]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109249 ($_DFF_P_) from module sim (D = $abc$108325$new_n13691_, Q = \picorv32.irq_mask [18]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109248 ($_DFF_P_) from module sim (D = $abc$108325$new_n13689_, Q = \picorv32.irq_mask [19]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109247 ($_DFF_P_) from module sim (D = $abc$108325$new_n13687_, Q = \picorv32.irq_mask [20]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109246 ($_DFF_P_) from module sim (D = $abc$108325$new_n13685_, Q = \picorv32.irq_mask [21]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109245 ($_DFF_P_) from module sim (D = $abc$108325$new_n13683_, Q = \picorv32.irq_mask [22]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109244 ($_DFF_P_) from module sim (D = $abc$108325$new_n13681_, Q = \picorv32.irq_mask [23]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109243 ($_DFF_P_) from module sim (D = $abc$108325$new_n13679_, Q = \picorv32.irq_mask [24]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109242 ($_DFF_P_) from module sim (D = $abc$108325$new_n13677_, Q = \picorv32.irq_mask [25]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109241 ($_DFF_P_) from module sim (D = $abc$108325$new_n13675_, Q = \picorv32.irq_mask [26]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109240 ($_DFF_P_) from module sim (D = $abc$108325$new_n13673_, Q = \picorv32.irq_mask [27]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109239 ($_DFF_P_) from module sim (D = $abc$108325$new_n13671_, Q = \picorv32.irq_mask [28]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109238 ($_DFF_P_) from module sim (D = $abc$108325$new_n13669_, Q = \picorv32.irq_mask [29]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109237 ($_DFF_P_) from module sim (D = $abc$108325$new_n13667_, Q = \picorv32.irq_mask [30]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109236 ($_DFF_P_) from module sim (D = $abc$108325$new_n13665_, Q = \picorv32.irq_mask [31]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109235 ($_DFF_P_) from module sim (D = $abc$108325$new_n13661_, Q = \picorv32.instr_add).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109234 ($_DFF_P_) from module sim (D = $abc$108325$new_n13658_, Q = \picorv32.instr_addi).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109233 ($_DFF_P_) from module sim (D = $abc$108325$new_n13655_, Q = \picorv32.instr_and).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109232 ($_DFF_P_) from module sim (D = $abc$108325$new_n13651_, Q = \picorv32.instr_andi).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109231 ($_DFF_P_) from module sim (D = $abc$108325$new_n13648_, Q = \picorv32.instr_beq).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109230 ($_DFF_P_) from module sim (D = $abc$108325$new_n13645_, Q = \picorv32.instr_bge).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109229 ($_DFF_P_) from module sim (D = $abc$108325$new_n13642_, Q = \picorv32.instr_bgeu).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109228 ($_DFF_P_) from module sim (D = $abc$108325$new_n13638_, Q = \picorv32.instr_blt).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109227 ($_DFF_P_) from module sim (D = $abc$108325$new_n13635_, Q = \picorv32.instr_bltu).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109226 ($_DFF_P_) from module sim (D = $abc$108325$new_n13632_, Q = \picorv32.instr_bne).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109225 ($_DFF_P_) from module sim (D = $abc$108325$new_n13629_, Q = \picorv32.instr_or).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109224 ($_DFF_P_) from module sim (D = $abc$108325$new_n13625_, Q = \picorv32.instr_ori).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109223 ($_DFF_P_) from module sim (D = $abc$108325$new_n13621_, Q = \picorv32.instr_sll).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109222 ($_DFF_P_) from module sim (D = $abc$108325$new_n13616_, Q = \picorv32.instr_slt).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109221 ($_DFF_P_) from module sim (D = $abc$108325$new_n13612_, Q = \picorv32.instr_slti).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109220 ($_DFF_P_) from module sim (D = $abc$108325$new_n13607_, Q = \picorv32.instr_sltiu).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109219 ($_DFF_P_) from module sim (D = $abc$108325$new_n13604_, Q = \picorv32.instr_sltu).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109218 ($_DFF_P_) from module sim (D = $abc$108325$new_n13598_, Q = \picorv32.instr_sra).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109217 ($_DFF_P_) from module sim (D = $abc$108325$new_n13595_, Q = \picorv32.instr_srl).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109216 ($_DFF_P_) from module sim (D = $abc$108325$new_n13589_, Q = \picorv32.instr_sub).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109215 ($_DFF_P_) from module sim (D = $abc$108325$new_n13581_, Q = \picorv32.instr_xor).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109214 ($_DFF_P_) from module sim (D = $abc$108325$new_n13571_, Q = \picorv32.instr_xori).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109213 ($_DFF_P_) from module sim (D = \builder_csr_bankarray_csrbank2_r_r, Q = \main_timer_load_storage [0]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109212 ($_DFF_P_) from module sim (D = \builder_simsoc_dat_w [1], Q = \main_timer_load_storage [1]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109211 ($_DFF_P_) from module sim (D = \builder_simsoc_dat_w [2], Q = \main_timer_load_storage [2]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109210 ($_DFF_P_) from module sim (D = \builder_simsoc_dat_w [3], Q = \main_timer_load_storage [3]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109209 ($_DFF_P_) from module sim (D = \builder_simsoc_dat_w [4], Q = \main_timer_load_storage [4]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109208 ($_DFF_P_) from module sim (D = \builder_simsoc_dat_w [5], Q = \main_timer_load_storage [5]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109207 ($_DFF_P_) from module sim (D = \builder_simsoc_dat_w [6], Q = \main_timer_load_storage [6]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109206 ($_DFF_P_) from module sim (D = \builder_simsoc_dat_w [7], Q = \main_timer_load_storage [7]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109205 ($_DFF_P_) from module sim (D = $abc$108325$new_n12854_, Q = \main_timer_load_storage [8]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109204 ($_DFF_P_) from module sim (D = $abc$108325$new_n12852_, Q = \main_timer_load_storage [9]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109203 ($_DFF_P_) from module sim (D = $abc$108325$new_n12850_, Q = \main_timer_load_storage [10]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109202 ($_DFF_P_) from module sim (D = $abc$108325$new_n12848_, Q = \main_timer_load_storage [11]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109201 ($_DFF_P_) from module sim (D = $abc$108325$new_n12846_, Q = \main_timer_load_storage [12]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109200 ($_DFF_P_) from module sim (D = $abc$108325$new_n12844_, Q = \main_timer_load_storage [13]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109199 ($_DFF_P_) from module sim (D = $abc$108325$new_n12842_, Q = \main_timer_load_storage [14]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109198 ($_DFF_P_) from module sim (D = $abc$108325$new_n12840_, Q = \main_timer_load_storage [15]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109197 ($_DFF_P_) from module sim (D = $abc$108325$new_n12838_, Q = \main_timer_load_storage [16]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109196 ($_DFF_P_) from module sim (D = $abc$108325$new_n12836_, Q = \main_timer_load_storage [17]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109195 ($_DFF_P_) from module sim (D = $abc$108325$new_n12834_, Q = \main_timer_load_storage [18]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109194 ($_DFF_P_) from module sim (D = $abc$108325$new_n12832_, Q = \main_timer_load_storage [19]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109193 ($_DFF_P_) from module sim (D = $abc$108325$new_n12830_, Q = \main_timer_load_storage [20]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109192 ($_DFF_P_) from module sim (D = $abc$108325$new_n12828_, Q = \main_timer_load_storage [21]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109191 ($_DFF_P_) from module sim (D = $abc$108325$new_n12826_, Q = \main_timer_load_storage [22]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109190 ($_DFF_P_) from module sim (D = $abc$108325$new_n12824_, Q = \main_timer_load_storage [23]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109189 ($_DFF_P_) from module sim (D = $abc$108325$new_n12822_, Q = \main_timer_load_storage [24]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109188 ($_DFF_P_) from module sim (D = $abc$108325$new_n12820_, Q = \main_timer_load_storage [25]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109187 ($_DFF_P_) from module sim (D = $abc$108325$new_n12818_, Q = \main_timer_load_storage [26]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109186 ($_DFF_P_) from module sim (D = $abc$108325$new_n12816_, Q = \main_timer_load_storage [27]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109185 ($_DFF_P_) from module sim (D = $abc$108325$new_n12814_, Q = \main_timer_load_storage [28]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109184 ($_DFF_P_) from module sim (D = $abc$108325$new_n12812_, Q = \main_timer_load_storage [29]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109183 ($_DFF_P_) from module sim (D = $abc$108325$new_n12810_, Q = \main_timer_load_storage [30]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109182 ($_DFF_P_) from module sim (D = $abc$108325$new_n12808_, Q = \main_timer_load_storage [31]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109181 ($_DFF_P_) from module sim (D = \main_timer_value [0], Q = \main_timer_value_status [0]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109180 ($_DFF_P_) from module sim (D = \main_timer_value [1], Q = \main_timer_value_status [1]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109179 ($_DFF_P_) from module sim (D = \main_timer_value [2], Q = \main_timer_value_status [2]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109178 ($_DFF_P_) from module sim (D = \main_timer_value [3], Q = \main_timer_value_status [3]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109177 ($_DFF_P_) from module sim (D = \main_timer_value [4], Q = \main_timer_value_status [4]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109176 ($_DFF_P_) from module sim (D = \main_timer_value [5], Q = \main_timer_value_status [5]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109175 ($_DFF_P_) from module sim (D = \main_timer_value [6], Q = \main_timer_value_status [6]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109174 ($_DFF_P_) from module sim (D = \main_timer_value [7], Q = \main_timer_value_status [7]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109173 ($_DFF_P_) from module sim (D = \main_timer_value [8], Q = \main_timer_value_status [8]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109172 ($_DFF_P_) from module sim (D = \main_timer_value [9], Q = \main_timer_value_status [9]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109171 ($_DFF_P_) from module sim (D = \main_timer_value [10], Q = \main_timer_value_status [10]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109170 ($_DFF_P_) from module sim (D = \main_timer_value [11], Q = \main_timer_value_status [11]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109169 ($_DFF_P_) from module sim (D = \main_timer_value [12], Q = \main_timer_value_status [12]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109168 ($_DFF_P_) from module sim (D = \main_timer_value [13], Q = \main_timer_value_status [13]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109167 ($_DFF_P_) from module sim (D = \main_timer_value [14], Q = \main_timer_value_status [14]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109166 ($_DFF_P_) from module sim (D = \main_timer_value [15], Q = \main_timer_value_status [15]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109165 ($_DFF_P_) from module sim (D = \main_timer_value [16], Q = \main_timer_value_status [16]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109164 ($_DFF_P_) from module sim (D = \main_timer_value [17], Q = \main_timer_value_status [17]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109163 ($_DFF_P_) from module sim (D = \main_timer_value [18], Q = \main_timer_value_status [18]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109162 ($_DFF_P_) from module sim (D = \main_timer_value [19], Q = \main_timer_value_status [19]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109161 ($_DFF_P_) from module sim (D = \main_timer_value [20], Q = \main_timer_value_status [20]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109160 ($_DFF_P_) from module sim (D = \main_timer_value [21], Q = \main_timer_value_status [21]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109159 ($_DFF_P_) from module sim (D = \main_timer_value [22], Q = \main_timer_value_status [22]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109158 ($_DFF_P_) from module sim (D = \main_timer_value [23], Q = \main_timer_value_status [23]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109157 ($_DFF_P_) from module sim (D = \main_timer_value [24], Q = \main_timer_value_status [24]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109156 ($_DFF_P_) from module sim (D = \main_timer_value [25], Q = \main_timer_value_status [25]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109155 ($_DFF_P_) from module sim (D = \main_timer_value [26], Q = \main_timer_value_status [26]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109154 ($_DFF_P_) from module sim (D = \main_timer_value [27], Q = \main_timer_value_status [27]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109153 ($_DFF_P_) from module sim (D = \main_timer_value [28], Q = \main_timer_value_status [28]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109152 ($_DFF_P_) from module sim (D = \main_timer_value [29], Q = \main_timer_value_status [29]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109151 ($_DFF_P_) from module sim (D = \main_timer_value [30], Q = \main_timer_value_status [30]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109150 ($_DFF_P_) from module sim (D = \main_timer_value [31], Q = \main_timer_value_status [31]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109149 ($_DFF_P_) from module sim (D = $abc$108325$new_n13496_, Q = \picorv32.mem_addr [2]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109148 ($_DFF_P_) from module sim (D = $abc$108325$new_n13493_, Q = \picorv32.mem_addr [3]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109147 ($_DFF_P_) from module sim (D = $abc$108325$new_n13490_, Q = \picorv32.mem_addr [4]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109146 ($_DFF_P_) from module sim (D = $abc$108325$new_n13487_, Q = \picorv32.mem_addr [5]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109145 ($_DFF_P_) from module sim (D = $abc$108325$new_n13484_, Q = \picorv32.mem_addr [6]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109144 ($_DFF_P_) from module sim (D = $abc$108325$new_n13481_, Q = \picorv32.mem_addr [7]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109143 ($_DFF_P_) from module sim (D = $abc$108325$new_n13478_, Q = \picorv32.mem_addr [8]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109142 ($_DFF_P_) from module sim (D = $abc$108325$new_n13475_, Q = \picorv32.mem_addr [9]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109141 ($_DFF_P_) from module sim (D = $abc$108325$new_n13472_, Q = \picorv32.mem_addr [10]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109140 ($_DFF_P_) from module sim (D = $abc$108325$new_n13469_, Q = \picorv32.mem_addr [11]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109139 ($_DFF_P_) from module sim (D = $abc$108325$new_n13466_, Q = \picorv32.mem_addr [12]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109138 ($_DFF_P_) from module sim (D = $abc$108325$new_n13463_, Q = \picorv32.mem_addr [13]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109137 ($_DFF_P_) from module sim (D = $abc$108325$new_n13460_, Q = \picorv32.mem_addr [14]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109136 ($_DFF_P_) from module sim (D = $abc$108325$new_n13457_, Q = \picorv32.mem_addr [15]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109135 ($_DFF_P_) from module sim (D = $abc$108325$new_n13454_, Q = \picorv32.mem_addr [16]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109134 ($_DFF_P_) from module sim (D = $abc$108325$new_n13451_, Q = \picorv32.mem_addr [17]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109133 ($_DFF_P_) from module sim (D = $abc$108325$new_n13448_, Q = \picorv32.mem_addr [18]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109132 ($_DFF_P_) from module sim (D = $abc$108325$new_n13445_, Q = \picorv32.mem_addr [19]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109131 ($_DFF_P_) from module sim (D = $abc$108325$new_n13442_, Q = \picorv32.mem_addr [20]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109130 ($_DFF_P_) from module sim (D = $abc$108325$new_n13439_, Q = \picorv32.mem_addr [21]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109129 ($_DFF_P_) from module sim (D = $abc$108325$new_n13436_, Q = \picorv32.mem_addr [22]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109128 ($_DFF_P_) from module sim (D = $abc$108325$new_n13433_, Q = \picorv32.mem_addr [23]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109127 ($_DFF_P_) from module sim (D = $abc$108325$new_n13430_, Q = \picorv32.mem_addr [24]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109126 ($_DFF_P_) from module sim (D = $abc$108325$new_n13427_, Q = \picorv32.mem_addr [25]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109125 ($_DFF_P_) from module sim (D = $abc$108325$new_n13424_, Q = \picorv32.mem_addr [26]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109124 ($_DFF_P_) from module sim (D = $abc$108325$new_n13421_, Q = \picorv32.mem_addr [27]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109123 ($_DFF_P_) from module sim (D = $abc$108325$new_n13418_, Q = \picorv32.mem_addr [28]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109122 ($_DFF_P_) from module sim (D = $abc$108325$new_n13415_, Q = \picorv32.mem_addr [29]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109121 ($_DFF_P_) from module sim (D = $abc$108325$new_n13412_, Q = \picorv32.mem_addr [30]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109120 ($_DFF_P_) from module sim (D = $abc$108325$new_n13409_, Q = \picorv32.mem_addr [31]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109119 ($_DFF_P_) from module sim (D = \builder_csr_bankarray_csrbank2_r_r, Q = \main_scratch_storage [0]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109118 ($_DFF_P_) from module sim (D = \builder_simsoc_dat_w [1], Q = \main_scratch_storage [1]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109117 ($_DFF_P_) from module sim (D = \builder_simsoc_dat_w [2], Q = \main_scratch_storage [2]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109116 ($_DFF_P_) from module sim (D = $abc$108325$new_n13401_, Q = $abc$103428$lo03).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109115 ($_DFF_P_) from module sim (D = $abc$108325$new_n13399_, Q = $abc$103428$lo04).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109114 ($_DFF_P_) from module sim (D = $abc$108325$new_n13397_, Q = $abc$103428$lo05).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109113 ($_DFF_P_) from module sim (D = $abc$108325$new_n13395_, Q = $abc$103428$lo06).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109112 ($_DFF_P_) from module sim (D = \builder_simsoc_dat_w [7], Q = \main_scratch_storage [7]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109111 ($_DFF_P_) from module sim (D = $abc$108325$new_n12854_, Q = \main_scratch_storage [8]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109110 ($_DFF_P_) from module sim (D = $abc$108325$new_n13391_, Q = $abc$103428$lo09).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109109 ($_DFF_P_) from module sim (D = $abc$108325$new_n13389_, Q = $abc$103428$lo10).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109108 ($_DFF_P_) from module sim (D = $abc$108325$new_n12848_, Q = \main_scratch_storage [11]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109107 ($_DFF_P_) from module sim (D = $abc$108325$new_n13386_, Q = $abc$103428$lo12).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109106 ($_DFF_P_) from module sim (D = $abc$108325$new_n12844_, Q = \main_scratch_storage [13]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109105 ($_DFF_P_) from module sim (D = $abc$108325$new_n13383_, Q = $abc$103428$lo14).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109104 ($_DFF_P_) from module sim (D = $abc$108325$new_n12840_, Q = \main_scratch_storage [15]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109103 ($_DFF_P_) from module sim (D = $abc$108325$new_n12838_, Q = \main_scratch_storage [16]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109102 ($_DFF_P_) from module sim (D = $abc$108325$new_n12836_, Q = \main_scratch_storage [17]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109101 ($_DFF_P_) from module sim (D = $abc$108325$new_n13378_, Q = $abc$103428$lo18).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109100 ($_DFF_P_) from module sim (D = $abc$108325$new_n12832_, Q = \main_scratch_storage [19]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109099 ($_DFF_P_) from module sim (D = $abc$108325$new_n13375_, Q = $abc$103428$lo20).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109098 ($_DFF_P_) from module sim (D = $abc$108325$new_n13373_, Q = $abc$103428$lo21).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109097 ($_DFF_P_) from module sim (D = $abc$108325$new_n12826_, Q = \main_scratch_storage [22]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109096 ($_DFF_P_) from module sim (D = $abc$108325$new_n12824_, Q = \main_scratch_storage [23]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109095 ($_DFF_P_) from module sim (D = $abc$108325$new_n12822_, Q = \main_scratch_storage [24]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109094 ($_DFF_P_) from module sim (D = $abc$108325$new_n13368_, Q = $abc$103428$lo25).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109093 ($_DFF_P_) from module sim (D = $abc$108325$new_n12818_, Q = \main_scratch_storage [26]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109092 ($_DFF_P_) from module sim (D = $abc$108325$new_n12816_, Q = \main_scratch_storage [27]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109091 ($_DFF_P_) from module sim (D = $abc$108325$new_n13364_, Q = $abc$103428$lo28).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109090 ($_DFF_P_) from module sim (D = $abc$108325$new_n12812_, Q = \main_scratch_storage [29]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109089 ($_DFF_P_) from module sim (D = $abc$108325$new_n12810_, Q = \main_scratch_storage [30]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109088 ($_DFF_P_) from module sim (D = $abc$108325$new_n12808_, Q = \main_scratch_storage [31]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109087 ($_DFF_P_) from module sim (D = $abc$108325$new_n13353_, Q = \picorv32.genblk2.pcpi_div.outsign).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109086 ($_DFF_P_) from module sim (D = $abc$108325$new_n13317_, Q = \picorv32.irq_state [0]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109085 ($_DFF_P_) from module sim (D = $abc$108325$new_n13315_, Q = \picorv32.irq_state [1]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109084 ($_DFF_P_) from module sim (D = \builder_csr_bankarray_csrbank2_r_r, Q = \main_edge_storage [0]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109083 ($_DFF_P_) from module sim (D = \builder_simsoc_dat_w [1], Q = \main_edge_storage [1]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109082 ($_DFF_P_) from module sim (D = \builder_simsoc_dat_w [2], Q = \main_edge_storage [2]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109081 ($_DFF_P_) from module sim (D = \builder_simsoc_dat_w [3], Q = \main_edge_storage [3]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109080 ($_DFF_P_) from module sim (D = \builder_simsoc_dat_w [4], Q = \main_edge_storage [4]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109079 ($_DFF_P_) from module sim (D = \builder_simsoc_dat_w [5], Q = \main_edge_storage [5]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109078 ($_DFF_P_) from module sim (D = \builder_simsoc_dat_w [6], Q = \main_edge_storage [6]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109077 ($_DFF_P_) from module sim (D = \builder_simsoc_dat_w [7], Q = \main_edge_storage [7]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109076 ($_DFF_P_) from module sim (D = $abc$108325$new_n12854_, Q = \main_edge_storage [8]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109075 ($_DFF_P_) from module sim (D = $abc$108325$new_n12852_, Q = \main_edge_storage [9]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109074 ($_DFF_P_) from module sim (D = $abc$108325$new_n12850_, Q = \main_edge_storage [10]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109073 ($_DFF_P_) from module sim (D = $abc$108325$new_n12848_, Q = \main_edge_storage [11]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109072 ($_DFF_P_) from module sim (D = $abc$108325$new_n12846_, Q = \main_edge_storage [12]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109071 ($_DFF_P_) from module sim (D = $abc$108325$new_n12844_, Q = \main_edge_storage [13]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109070 ($_DFF_P_) from module sim (D = $abc$108325$new_n12842_, Q = \main_edge_storage [14]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109069 ($_DFF_P_) from module sim (D = $abc$108325$new_n12840_, Q = \main_edge_storage [15]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109068 ($_DFF_P_) from module sim (D = $abc$108325$new_n12838_, Q = \main_edge_storage [16]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109067 ($_DFF_P_) from module sim (D = $abc$108325$new_n12836_, Q = \main_edge_storage [17]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109066 ($_DFF_P_) from module sim (D = $abc$108325$new_n12834_, Q = \main_edge_storage [18]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109065 ($_DFF_P_) from module sim (D = $abc$108325$new_n12832_, Q = \main_edge_storage [19]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109064 ($_DFF_P_) from module sim (D = $abc$108325$new_n12830_, Q = \main_edge_storage [20]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109063 ($_DFF_P_) from module sim (D = $abc$108325$new_n12828_, Q = \main_edge_storage [21]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109062 ($_DFF_P_) from module sim (D = $abc$108325$new_n12826_, Q = \main_edge_storage [22]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109061 ($_DFF_P_) from module sim (D = $abc$108325$new_n12824_, Q = \main_edge_storage [23]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109060 ($_DFF_P_) from module sim (D = $abc$108325$new_n12822_, Q = \main_edge_storage [24]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109059 ($_DFF_P_) from module sim (D = $abc$108325$new_n12820_, Q = \main_edge_storage [25]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109058 ($_DFF_P_) from module sim (D = $abc$108325$new_n12818_, Q = \main_edge_storage [26]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109057 ($_DFF_P_) from module sim (D = $abc$108325$new_n12816_, Q = \main_edge_storage [27]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109056 ($_DFF_P_) from module sim (D = $abc$108325$new_n12814_, Q = \main_edge_storage [28]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109055 ($_DFF_P_) from module sim (D = $abc$108325$new_n12812_, Q = \main_edge_storage [29]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109054 ($_DFF_P_) from module sim (D = $abc$108325$new_n12810_, Q = \main_edge_storage [30]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109053 ($_DFF_P_) from module sim (D = $abc$108325$new_n12808_, Q = \main_edge_storage [31]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109052 ($_DFF_P_) from module sim (D = \builder_csr_bankarray_csrbank2_r_r, Q = \gpio_o [0]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109051 ($_DFF_P_) from module sim (D = \builder_simsoc_dat_w [1], Q = \gpio_o [1]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109050 ($_DFF_P_) from module sim (D = \builder_simsoc_dat_w [2], Q = \gpio_o [2]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109049 ($_DFF_P_) from module sim (D = \builder_simsoc_dat_w [3], Q = \gpio_o [3]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109048 ($_DFF_P_) from module sim (D = \builder_simsoc_dat_w [4], Q = \gpio_o [4]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109047 ($_DFF_P_) from module sim (D = \builder_simsoc_dat_w [5], Q = \gpio_o [5]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109046 ($_DFF_P_) from module sim (D = \builder_simsoc_dat_w [6], Q = \gpio_o [6]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109045 ($_DFF_P_) from module sim (D = \builder_simsoc_dat_w [7], Q = \gpio_o [7]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109044 ($_DFF_P_) from module sim (D = $abc$108325$new_n12854_, Q = \gpio_o [8]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109043 ($_DFF_P_) from module sim (D = $abc$108325$new_n12852_, Q = \gpio_o [9]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109042 ($_DFF_P_) from module sim (D = $abc$108325$new_n12850_, Q = \gpio_o [10]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109041 ($_DFF_P_) from module sim (D = $abc$108325$new_n12848_, Q = \gpio_o [11]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109040 ($_DFF_P_) from module sim (D = $abc$108325$new_n12846_, Q = \gpio_o [12]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109039 ($_DFF_P_) from module sim (D = $abc$108325$new_n12844_, Q = \gpio_o [13]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109038 ($_DFF_P_) from module sim (D = $abc$108325$new_n12842_, Q = \gpio_o [14]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109037 ($_DFF_P_) from module sim (D = $abc$108325$new_n12840_, Q = \gpio_o [15]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109036 ($_DFF_P_) from module sim (D = $abc$108325$new_n12838_, Q = \gpio_o [16]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109035 ($_DFF_P_) from module sim (D = $abc$108325$new_n12836_, Q = \gpio_o [17]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109034 ($_DFF_P_) from module sim (D = $abc$108325$new_n12834_, Q = \gpio_o [18]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109033 ($_DFF_P_) from module sim (D = $abc$108325$new_n12832_, Q = \gpio_o [19]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109032 ($_DFF_P_) from module sim (D = $abc$108325$new_n12830_, Q = \gpio_o [20]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109031 ($_DFF_P_) from module sim (D = $abc$108325$new_n12828_, Q = \gpio_o [21]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109030 ($_DFF_P_) from module sim (D = $abc$108325$new_n12826_, Q = \gpio_o [22]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109029 ($_DFF_P_) from module sim (D = $abc$108325$new_n12824_, Q = \gpio_o [23]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109028 ($_DFF_P_) from module sim (D = $abc$108325$new_n12822_, Q = \gpio_o [24]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109027 ($_DFF_P_) from module sim (D = $abc$108325$new_n12820_, Q = \gpio_o [25]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109026 ($_DFF_P_) from module sim (D = $abc$108325$new_n12818_, Q = \gpio_o [26]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109025 ($_DFF_P_) from module sim (D = $abc$108325$new_n12816_, Q = \gpio_o [27]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109024 ($_DFF_P_) from module sim (D = $abc$108325$new_n12814_, Q = \gpio_o [28]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109023 ($_DFF_P_) from module sim (D = $abc$108325$new_n12812_, Q = \gpio_o [29]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109022 ($_DFF_P_) from module sim (D = $abc$108325$new_n12810_, Q = \gpio_o [30]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109021 ($_DFF_P_) from module sim (D = $abc$108325$new_n12808_, Q = \gpio_o [31]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109020 ($_DFF_P_) from module sim (D = \picorv32.reg_op2 [0], Q = \picorv32.mem_wdata [0]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109019 ($_DFF_P_) from module sim (D = \picorv32.reg_op2 [1], Q = \picorv32.mem_wdata [1]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109018 ($_DFF_P_) from module sim (D = \picorv32.reg_op2 [2], Q = \picorv32.mem_wdata [2]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109017 ($_DFF_P_) from module sim (D = \picorv32.reg_op2 [3], Q = \picorv32.mem_wdata [3]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109016 ($_DFF_P_) from module sim (D = \picorv32.reg_op2 [4], Q = \picorv32.mem_wdata [4]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109015 ($_DFF_P_) from module sim (D = \picorv32.reg_op2 [5], Q = \picorv32.mem_wdata [5]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109014 ($_DFF_P_) from module sim (D = \picorv32.reg_op2 [6], Q = \picorv32.mem_wdata [6]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109013 ($_DFF_P_) from module sim (D = \picorv32.reg_op2 [7], Q = \picorv32.mem_wdata [7]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109012 ($_DFF_P_) from module sim (D = $abc$108325$new_n13233_, Q = \picorv32.mem_wdata [8]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109011 ($_DFF_P_) from module sim (D = $abc$108325$new_n13231_, Q = \picorv32.mem_wdata [9]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109010 ($_DFF_P_) from module sim (D = $abc$108325$new_n13229_, Q = \picorv32.mem_wdata [10]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109009 ($_DFF_P_) from module sim (D = $abc$108325$new_n13227_, Q = \picorv32.mem_wdata [11]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109008 ($_DFF_P_) from module sim (D = $abc$108325$new_n13225_, Q = \picorv32.mem_wdata [12]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109007 ($_DFF_P_) from module sim (D = $abc$108325$new_n13223_, Q = \picorv32.mem_wdata [13]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109006 ($_DFF_P_) from module sim (D = $abc$108325$new_n13221_, Q = \picorv32.mem_wdata [14]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109005 ($_DFF_P_) from module sim (D = $abc$108325$new_n13219_, Q = \picorv32.mem_wdata [15]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109004 ($_DFF_P_) from module sim (D = $abc$108325$new_n13217_, Q = \picorv32.mem_wdata [16]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109003 ($_DFF_P_) from module sim (D = $abc$108325$new_n13214_, Q = \picorv32.mem_wdata [17]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109002 ($_DFF_P_) from module sim (D = $abc$108325$new_n13211_, Q = \picorv32.mem_wdata [18]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109001 ($_DFF_P_) from module sim (D = $abc$108325$new_n13208_, Q = \picorv32.mem_wdata [19]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$109000 ($_DFF_P_) from module sim (D = $abc$108325$new_n13205_, Q = \picorv32.mem_wdata [20]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108999 ($_DFF_P_) from module sim (D = $abc$108325$new_n13202_, Q = \picorv32.mem_wdata [21]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108998 ($_DFF_P_) from module sim (D = $abc$108325$new_n13199_, Q = \picorv32.mem_wdata [22]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108997 ($_DFF_P_) from module sim (D = $abc$108325$new_n13196_, Q = \picorv32.mem_wdata [23]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108996 ($_DFF_P_) from module sim (D = $abc$108325$new_n13193_, Q = \picorv32.mem_wdata [24]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108995 ($_DFF_P_) from module sim (D = $abc$108325$new_n13190_, Q = \picorv32.mem_wdata [25]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108994 ($_DFF_P_) from module sim (D = $abc$108325$new_n13187_, Q = \picorv32.mem_wdata [26]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108993 ($_DFF_P_) from module sim (D = $abc$108325$new_n13184_, Q = \picorv32.mem_wdata [27]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108992 ($_DFF_P_) from module sim (D = $abc$108325$new_n13181_, Q = \picorv32.mem_wdata [28]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108991 ($_DFF_P_) from module sim (D = $abc$108325$new_n13178_, Q = \picorv32.mem_wdata [29]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108990 ($_DFF_P_) from module sim (D = $abc$108325$new_n13175_, Q = \picorv32.mem_wdata [30]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108989 ($_DFF_P_) from module sim (D = $abc$108325$new_n13172_, Q = \picorv32.mem_wdata [31]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108988 ($_DFF_P_) from module sim (D = \builder_csr_bankarray_csrbank2_r_r, Q = \main_mode_storage [0]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108987 ($_DFF_P_) from module sim (D = \builder_simsoc_dat_w [1], Q = \main_mode_storage [1]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108986 ($_DFF_P_) from module sim (D = \builder_simsoc_dat_w [2], Q = \main_mode_storage [2]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108985 ($_DFF_P_) from module sim (D = \builder_simsoc_dat_w [3], Q = \main_mode_storage [3]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108984 ($_DFF_P_) from module sim (D = \builder_simsoc_dat_w [4], Q = \main_mode_storage [4]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108983 ($_DFF_P_) from module sim (D = \builder_simsoc_dat_w [5], Q = \main_mode_storage [5]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108982 ($_DFF_P_) from module sim (D = \builder_simsoc_dat_w [6], Q = \main_mode_storage [6]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108981 ($_DFF_P_) from module sim (D = \builder_simsoc_dat_w [7], Q = \main_mode_storage [7]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108980 ($_DFF_P_) from module sim (D = $abc$108325$new_n12854_, Q = \main_mode_storage [8]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108979 ($_DFF_P_) from module sim (D = $abc$108325$new_n12852_, Q = \main_mode_storage [9]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108978 ($_DFF_P_) from module sim (D = $abc$108325$new_n12850_, Q = \main_mode_storage [10]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108977 ($_DFF_P_) from module sim (D = $abc$108325$new_n12848_, Q = \main_mode_storage [11]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108976 ($_DFF_P_) from module sim (D = $abc$108325$new_n12846_, Q = \main_mode_storage [12]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108975 ($_DFF_P_) from module sim (D = $abc$108325$new_n12844_, Q = \main_mode_storage [13]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108974 ($_DFF_P_) from module sim (D = $abc$108325$new_n12842_, Q = \main_mode_storage [14]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108973 ($_DFF_P_) from module sim (D = $abc$108325$new_n12840_, Q = \main_mode_storage [15]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108972 ($_DFF_P_) from module sim (D = $abc$108325$new_n12838_, Q = \main_mode_storage [16]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108971 ($_DFF_P_) from module sim (D = $abc$108325$new_n12836_, Q = \main_mode_storage [17]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108970 ($_DFF_P_) from module sim (D = $abc$108325$new_n12834_, Q = \main_mode_storage [18]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108969 ($_DFF_P_) from module sim (D = $abc$108325$new_n12832_, Q = \main_mode_storage [19]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108968 ($_DFF_P_) from module sim (D = $abc$108325$new_n12830_, Q = \main_mode_storage [20]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108967 ($_DFF_P_) from module sim (D = $abc$108325$new_n12828_, Q = \main_mode_storage [21]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108966 ($_DFF_P_) from module sim (D = $abc$108325$new_n12826_, Q = \main_mode_storage [22]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108965 ($_DFF_P_) from module sim (D = $abc$108325$new_n12824_, Q = \main_mode_storage [23]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108964 ($_DFF_P_) from module sim (D = $abc$108325$new_n12822_, Q = \main_mode_storage [24]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108963 ($_DFF_P_) from module sim (D = $abc$108325$new_n12820_, Q = \main_mode_storage [25]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108962 ($_DFF_P_) from module sim (D = $abc$108325$new_n12818_, Q = \main_mode_storage [26]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108961 ($_DFF_P_) from module sim (D = $abc$108325$new_n12816_, Q = \main_mode_storage [27]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108960 ($_DFF_P_) from module sim (D = $abc$108325$new_n12814_, Q = \main_mode_storage [28]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108959 ($_DFF_P_) from module sim (D = $abc$108325$new_n12812_, Q = \main_mode_storage [29]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108958 ($_DFF_P_) from module sim (D = $abc$108325$new_n12810_, Q = \main_mode_storage [30]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108957 ($_DFF_P_) from module sim (D = $abc$108325$new_n12808_, Q = \main_mode_storage [31]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108956 ($_DFF_P_) from module sim (D = \builder_csr_bankarray_csrbank2_r_r, Q = \gpio_oe [0]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108955 ($_DFF_P_) from module sim (D = \builder_simsoc_dat_w [1], Q = \gpio_oe [1]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108954 ($_DFF_P_) from module sim (D = \builder_simsoc_dat_w [2], Q = \gpio_oe [2]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108953 ($_DFF_P_) from module sim (D = \builder_simsoc_dat_w [3], Q = \gpio_oe [3]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108952 ($_DFF_P_) from module sim (D = \builder_simsoc_dat_w [4], Q = \gpio_oe [4]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108951 ($_DFF_P_) from module sim (D = \builder_simsoc_dat_w [5], Q = \gpio_oe [5]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108950 ($_DFF_P_) from module sim (D = \builder_simsoc_dat_w [6], Q = \gpio_oe [6]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108949 ($_DFF_P_) from module sim (D = \builder_simsoc_dat_w [7], Q = \gpio_oe [7]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108948 ($_DFF_P_) from module sim (D = $abc$108325$new_n12854_, Q = \gpio_oe [8]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108947 ($_DFF_P_) from module sim (D = $abc$108325$new_n12852_, Q = \gpio_oe [9]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108946 ($_DFF_P_) from module sim (D = $abc$108325$new_n12850_, Q = \gpio_oe [10]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108945 ($_DFF_P_) from module sim (D = $abc$108325$new_n12848_, Q = \gpio_oe [11]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108944 ($_DFF_P_) from module sim (D = $abc$108325$new_n12846_, Q = \gpio_oe [12]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108943 ($_DFF_P_) from module sim (D = $abc$108325$new_n12844_, Q = \gpio_oe [13]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108942 ($_DFF_P_) from module sim (D = $abc$108325$new_n12842_, Q = \gpio_oe [14]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108941 ($_DFF_P_) from module sim (D = $abc$108325$new_n12840_, Q = \gpio_oe [15]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108940 ($_DFF_P_) from module sim (D = $abc$108325$new_n12838_, Q = \gpio_oe [16]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108939 ($_DFF_P_) from module sim (D = $abc$108325$new_n12836_, Q = \gpio_oe [17]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108938 ($_DFF_P_) from module sim (D = $abc$108325$new_n12834_, Q = \gpio_oe [18]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108937 ($_DFF_P_) from module sim (D = $abc$108325$new_n12832_, Q = \gpio_oe [19]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108936 ($_DFF_P_) from module sim (D = $abc$108325$new_n12830_, Q = \gpio_oe [20]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108935 ($_DFF_P_) from module sim (D = $abc$108325$new_n12828_, Q = \gpio_oe [21]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108934 ($_DFF_P_) from module sim (D = $abc$108325$new_n12826_, Q = \gpio_oe [22]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108933 ($_DFF_P_) from module sim (D = $abc$108325$new_n12824_, Q = \gpio_oe [23]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108932 ($_DFF_P_) from module sim (D = $abc$108325$new_n12822_, Q = \gpio_oe [24]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108931 ($_DFF_P_) from module sim (D = $abc$108325$new_n12820_, Q = \gpio_oe [25]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108930 ($_DFF_P_) from module sim (D = $abc$108325$new_n12818_, Q = \gpio_oe [26]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108929 ($_DFF_P_) from module sim (D = $abc$108325$new_n12816_, Q = \gpio_oe [27]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108928 ($_DFF_P_) from module sim (D = $abc$108325$new_n12814_, Q = \gpio_oe [28]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108927 ($_DFF_P_) from module sim (D = $abc$108325$new_n12812_, Q = \gpio_oe [29]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108926 ($_DFF_P_) from module sim (D = $abc$108325$new_n12810_, Q = \gpio_oe [30]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108925 ($_DFF_P_) from module sim (D = $abc$108325$new_n12808_, Q = \gpio_oe [31]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108924 ($_DFF_P_) from module sim (D = $abc$108325$new_n13098_, Q = \main_uart_tx_fifo_level0 [0]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108923 ($_DFF_P_) from module sim (D = $abc$108325$new_n13096_, Q = \main_uart_tx_fifo_level0 [1]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108922 ($_DFF_P_) from module sim (D = $abc$108325$new_n13092_, Q = \main_uart_tx_fifo_level0 [2]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108921 ($_DFF_P_) from module sim (D = $abc$108325$new_n13087_, Q = \main_uart_tx_fifo_level0 [3]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108920 ($_DFF_P_) from module sim (D = $abc$108325$new_n13078_, Q = \main_uart_tx_fifo_level0 [4]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108919 ($_DFF_P_) from module sim (D = $abc$108325$new_n13069_, Q = \main_uart_rx_fifo_level0 [0]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108918 ($_DFF_P_) from module sim (D = $abc$108325$new_n13067_, Q = \main_uart_rx_fifo_level0 [1]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108917 ($_DFF_P_) from module sim (D = $abc$108325$new_n13063_, Q = \main_uart_rx_fifo_level0 [2]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108916 ($_DFF_P_) from module sim (D = $abc$108325$new_n13058_, Q = \main_uart_rx_fifo_level0 [3]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108915 ($_DFF_P_) from module sim (D = $abc$108325$new_n13049_, Q = \main_uart_rx_fifo_level0 [4]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108914 ($_DFF_P_) from module sim (D = $abc$108325$new_n13040_, Q = \picorv32.latched_is_lb).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108913 ($_DFF_P_) from module sim (D = $abc$108325$new_n13037_, Q = \picorv32.latched_is_lh).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108912 ($_DFF_P_) from module sim (D = $abc$108325$new_n13031_, Q = \picorv32.mem_do_rinst).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108911 ($_DFF_P_) from module sim (D = $abc$108325$new_n12983_, Q = \picorv32.reg_op1 [31]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108910 ($_DFF_P_) from module sim (D = $abc$108325$new_n12962_, Q = \picorv32.genblk1.genblk1.pcpi_mul.pcpi_rd [0]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108909 ($_DFF_P_) from module sim (D = $abc$108325$new_n12960_, Q = \picorv32.genblk1.genblk1.pcpi_mul.pcpi_rd [1]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108908 ($_DFF_P_) from module sim (D = $abc$108325$new_n12958_, Q = \picorv32.genblk1.genblk1.pcpi_mul.pcpi_rd [2]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108907 ($_DFF_P_) from module sim (D = $abc$108325$new_n12956_, Q = \picorv32.genblk1.genblk1.pcpi_mul.pcpi_rd [3]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108906 ($_DFF_P_) from module sim (D = $abc$108325$new_n12954_, Q = \picorv32.genblk1.genblk1.pcpi_mul.pcpi_rd [4]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108905 ($_DFF_P_) from module sim (D = $abc$108325$new_n12952_, Q = \picorv32.genblk1.genblk1.pcpi_mul.pcpi_rd [5]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108904 ($_DFF_P_) from module sim (D = $abc$108325$new_n12950_, Q = \picorv32.genblk1.genblk1.pcpi_mul.pcpi_rd [6]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108903 ($_DFF_P_) from module sim (D = $abc$108325$new_n12948_, Q = \picorv32.genblk1.genblk1.pcpi_mul.pcpi_rd [7]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108902 ($_DFF_P_) from module sim (D = $abc$108325$new_n12946_, Q = \picorv32.genblk1.genblk1.pcpi_mul.pcpi_rd [8]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108901 ($_DFF_P_) from module sim (D = $abc$108325$new_n12944_, Q = \picorv32.genblk1.genblk1.pcpi_mul.pcpi_rd [9]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108900 ($_DFF_P_) from module sim (D = $abc$108325$new_n12942_, Q = \picorv32.genblk1.genblk1.pcpi_mul.pcpi_rd [10]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108899 ($_DFF_P_) from module sim (D = $abc$108325$new_n12940_, Q = \picorv32.genblk1.genblk1.pcpi_mul.pcpi_rd [11]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108898 ($_DFF_P_) from module sim (D = $abc$108325$new_n12938_, Q = \picorv32.genblk1.genblk1.pcpi_mul.pcpi_rd [12]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108897 ($_DFF_P_) from module sim (D = $abc$108325$new_n12936_, Q = \picorv32.genblk1.genblk1.pcpi_mul.pcpi_rd [13]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108896 ($_DFF_P_) from module sim (D = $abc$108325$new_n12934_, Q = \picorv32.genblk1.genblk1.pcpi_mul.pcpi_rd [14]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108895 ($_DFF_P_) from module sim (D = $abc$108325$new_n12932_, Q = \picorv32.genblk1.genblk1.pcpi_mul.pcpi_rd [15]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108894 ($_DFF_P_) from module sim (D = $abc$108325$new_n12930_, Q = \picorv32.genblk1.genblk1.pcpi_mul.pcpi_rd [16]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108893 ($_DFF_P_) from module sim (D = $abc$108325$new_n12928_, Q = \picorv32.genblk1.genblk1.pcpi_mul.pcpi_rd [17]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108892 ($_DFF_P_) from module sim (D = $abc$108325$new_n12926_, Q = \picorv32.genblk1.genblk1.pcpi_mul.pcpi_rd [18]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108891 ($_DFF_P_) from module sim (D = $abc$108325$new_n12924_, Q = \picorv32.genblk1.genblk1.pcpi_mul.pcpi_rd [19]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108890 ($_DFF_P_) from module sim (D = $abc$108325$new_n12922_, Q = \picorv32.genblk1.genblk1.pcpi_mul.pcpi_rd [20]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108889 ($_DFF_P_) from module sim (D = $abc$108325$new_n12920_, Q = \picorv32.genblk1.genblk1.pcpi_mul.pcpi_rd [21]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108888 ($_DFF_P_) from module sim (D = $abc$108325$new_n12918_, Q = \picorv32.genblk1.genblk1.pcpi_mul.pcpi_rd [22]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108887 ($_DFF_P_) from module sim (D = $abc$108325$new_n12916_, Q = \picorv32.genblk1.genblk1.pcpi_mul.pcpi_rd [23]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108886 ($_DFF_P_) from module sim (D = $abc$108325$new_n12914_, Q = \picorv32.genblk1.genblk1.pcpi_mul.pcpi_rd [24]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108885 ($_DFF_P_) from module sim (D = $abc$108325$new_n12912_, Q = \picorv32.genblk1.genblk1.pcpi_mul.pcpi_rd [25]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108884 ($_DFF_P_) from module sim (D = $abc$108325$new_n12910_, Q = \picorv32.genblk1.genblk1.pcpi_mul.pcpi_rd [26]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108883 ($_DFF_P_) from module sim (D = $abc$108325$new_n12908_, Q = \picorv32.genblk1.genblk1.pcpi_mul.pcpi_rd [27]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108882 ($_DFF_P_) from module sim (D = $abc$108325$new_n12906_, Q = \picorv32.genblk1.genblk1.pcpi_mul.pcpi_rd [28]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108881 ($_DFF_P_) from module sim (D = $abc$108325$new_n12904_, Q = \picorv32.genblk1.genblk1.pcpi_mul.pcpi_rd [29]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108880 ($_DFF_P_) from module sim (D = $abc$108325$new_n12902_, Q = \picorv32.genblk1.genblk1.pcpi_mul.pcpi_rd [30]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108879 ($_DFF_P_) from module sim (D = $abc$108325$new_n12900_, Q = \picorv32.genblk1.genblk1.pcpi_mul.pcpi_rd [31]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108878 ($_DFF_P_) from module sim (D = \builder_csr_bankarray_csrbank2_r_r, Q = \builder_i02).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108877 ($_DFF_P_) from module sim (D = \builder_simsoc_dat_w [1], Q = \builder_i12).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108876 ($_DFF_P_) from module sim (D = \builder_simsoc_dat_w [2], Q = \builder_i22).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108875 ($_DFF_P_) from module sim (D = \builder_simsoc_dat_w [3], Q = \builder_i32).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108874 ($_DFF_P_) from module sim (D = \builder_simsoc_dat_w [4], Q = \builder_i42).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108873 ($_DFF_P_) from module sim (D = \builder_simsoc_dat_w [5], Q = \builder_i52).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108872 ($_DFF_P_) from module sim (D = \builder_simsoc_dat_w [6], Q = \builder_i62).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108871 ($_DFF_P_) from module sim (D = \builder_simsoc_dat_w [7], Q = \builder_i72).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108870 ($_DFF_P_) from module sim (D = $abc$108325$new_n12854_, Q = \builder_i82).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108869 ($_DFF_P_) from module sim (D = $abc$108325$new_n12852_, Q = \builder_i92).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108868 ($_DFF_P_) from module sim (D = $abc$108325$new_n12850_, Q = \builder_i102).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108867 ($_DFF_P_) from module sim (D = $abc$108325$new_n12848_, Q = \builder_i112).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108866 ($_DFF_P_) from module sim (D = $abc$108325$new_n12846_, Q = \builder_i122).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108865 ($_DFF_P_) from module sim (D = $abc$108325$new_n12844_, Q = \builder_i132).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108864 ($_DFF_P_) from module sim (D = $abc$108325$new_n12842_, Q = \builder_i142).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108863 ($_DFF_P_) from module sim (D = $abc$108325$new_n12840_, Q = \builder_i152).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108862 ($_DFF_P_) from module sim (D = $abc$108325$new_n12838_, Q = \builder_i162).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108861 ($_DFF_P_) from module sim (D = $abc$108325$new_n12836_, Q = \builder_i172).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108860 ($_DFF_P_) from module sim (D = $abc$108325$new_n12834_, Q = \builder_i182).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108859 ($_DFF_P_) from module sim (D = $abc$108325$new_n12832_, Q = \builder_i192).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108858 ($_DFF_P_) from module sim (D = $abc$108325$new_n12830_, Q = \builder_i202).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108857 ($_DFF_P_) from module sim (D = $abc$108325$new_n12828_, Q = \builder_i212).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108856 ($_DFF_P_) from module sim (D = $abc$108325$new_n12826_, Q = \builder_i222).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108855 ($_DFF_P_) from module sim (D = $abc$108325$new_n12824_, Q = \builder_i232).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108854 ($_DFF_P_) from module sim (D = $abc$108325$new_n12822_, Q = \builder_i242).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108853 ($_DFF_P_) from module sim (D = $abc$108325$new_n12820_, Q = \builder_i252).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108852 ($_DFF_P_) from module sim (D = $abc$108325$new_n12818_, Q = \builder_i262).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108851 ($_DFF_P_) from module sim (D = $abc$108325$new_n12816_, Q = \builder_i272).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108850 ($_DFF_P_) from module sim (D = $abc$108325$new_n12814_, Q = \builder_i282).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108849 ($_DFF_P_) from module sim (D = $abc$108325$new_n12812_, Q = \builder_i292).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108848 ($_DFF_P_) from module sim (D = $abc$108325$new_n12810_, Q = \builder_i302).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108847 ($_DFF_P_) from module sim (D = $abc$108325$new_n12808_, Q = \builder_i312).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108846 ($_DFF_P_) from module sim (D = \builder_csr_bankarray_csrbank2_r_r, Q = \builder_pending_r [0]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108845 ($_DFF_P_) from module sim (D = \builder_simsoc_dat_w [1], Q = \builder_pending_r [1]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108844 ($_DFF_P_) from module sim (D = \builder_simsoc_dat_w [2], Q = \builder_pending_r [2]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108843 ($_DFF_P_) from module sim (D = \builder_simsoc_dat_w [3], Q = \builder_pending_r [3]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108842 ($_DFF_P_) from module sim (D = \builder_simsoc_dat_w [4], Q = \builder_pending_r [4]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108841 ($_DFF_P_) from module sim (D = \builder_simsoc_dat_w [5], Q = \builder_pending_r [5]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108840 ($_DFF_P_) from module sim (D = \builder_simsoc_dat_w [6], Q = \builder_pending_r [6]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108839 ($_DFF_P_) from module sim (D = \builder_simsoc_dat_w [7], Q = \builder_pending_r [7]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108838 ($_DFF_P_) from module sim (D = $abc$108325$new_n12854_, Q = \builder_pending_r [8]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108837 ($_DFF_P_) from module sim (D = $abc$108325$new_n12852_, Q = \builder_pending_r [9]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108836 ($_DFF_P_) from module sim (D = $abc$108325$new_n12850_, Q = \builder_pending_r [10]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108835 ($_DFF_P_) from module sim (D = $abc$108325$new_n12848_, Q = \builder_pending_r [11]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108834 ($_DFF_P_) from module sim (D = $abc$108325$new_n12846_, Q = \builder_pending_r [12]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108833 ($_DFF_P_) from module sim (D = $abc$108325$new_n12844_, Q = \builder_pending_r [13]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108832 ($_DFF_P_) from module sim (D = $abc$108325$new_n12842_, Q = \builder_pending_r [14]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108831 ($_DFF_P_) from module sim (D = $abc$108325$new_n12840_, Q = \builder_pending_r [15]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108830 ($_DFF_P_) from module sim (D = $abc$108325$new_n12838_, Q = \builder_pending_r [16]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108829 ($_DFF_P_) from module sim (D = $abc$108325$new_n12836_, Q = \builder_pending_r [17]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108828 ($_DFF_P_) from module sim (D = $abc$108325$new_n12834_, Q = \builder_pending_r [18]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108827 ($_DFF_P_) from module sim (D = $abc$108325$new_n12832_, Q = \builder_pending_r [19]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108826 ($_DFF_P_) from module sim (D = $abc$108325$new_n12830_, Q = \builder_pending_r [20]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108825 ($_DFF_P_) from module sim (D = $abc$108325$new_n12828_, Q = \builder_pending_r [21]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108824 ($_DFF_P_) from module sim (D = $abc$108325$new_n12826_, Q = \builder_pending_r [22]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108823 ($_DFF_P_) from module sim (D = $abc$108325$new_n12824_, Q = \builder_pending_r [23]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108822 ($_DFF_P_) from module sim (D = $abc$108325$new_n12822_, Q = \builder_pending_r [24]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108821 ($_DFF_P_) from module sim (D = $abc$108325$new_n12820_, Q = \builder_pending_r [25]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108820 ($_DFF_P_) from module sim (D = $abc$108325$new_n12818_, Q = \builder_pending_r [26]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108819 ($_DFF_P_) from module sim (D = $abc$108325$new_n12816_, Q = \builder_pending_r [27]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108818 ($_DFF_P_) from module sim (D = $abc$108325$new_n12814_, Q = \builder_pending_r [28]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108817 ($_DFF_P_) from module sim (D = $abc$108325$new_n12812_, Q = \builder_pending_r [29]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108816 ($_DFF_P_) from module sim (D = $abc$108325$new_n12810_, Q = \builder_pending_r [30]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108815 ($_DFF_P_) from module sim (D = $abc$108325$new_n12808_, Q = \builder_pending_r [31]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108814 ($_DFF_P_) from module sim (D = $abc$108325$new_n12801_, Q = \picorv32.mem_state [0]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108813 ($_DFF_P_) from module sim (D = $abc$108325$new_n12797_, Q = \picorv32.mem_state [1]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108812 ($_DFF_P_) from module sim (D = $abc$108325$new_n12786_, Q = \picorv32.mem_wstrb [0]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108811 ($_DFF_P_) from module sim (D = $abc$108325$new_n12778_, Q = \picorv32.mem_wstrb [1]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108810 ($_DFF_P_) from module sim (D = $abc$108325$new_n12769_, Q = \picorv32.mem_wstrb [2]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108809 ($_DFF_P_) from module sim (D = $abc$108325$new_n12761_, Q = \picorv32.mem_wstrb [3]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108804 ($_DFF_P_) from module sim (D = $abc$108325$new_n12728_, Q = \picorv32.mem_valid).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108803 ($_DFF_P_) from module sim (D = $abc$108325$new_n12709_, Q = \picorv32.is_beq_bne_blt_bge_bltu_bgeu).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108800 ($_DFF_P_) from module sim (D = $abc$108325$new_n12657_, Q = \main_uart_tx_fifo_produce [0]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108799 ($_DFF_P_) from module sim (D = $abc$108325$new_n12655_, Q = \main_uart_tx_fifo_produce [1]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108798 ($_DFF_P_) from module sim (D = $abc$108325$new_n12653_, Q = \main_uart_tx_fifo_produce [2]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108797 ($_DFF_P_) from module sim (D = $abc$108325$new_n12651_, Q = \main_uart_tx_fifo_produce [3]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108796 ($_DFF_P_) from module sim (D = $abc$108325$new_n12646_, Q = \main_uart_rx_fifo_produce [0]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108795 ($_DFF_P_) from module sim (D = $abc$108325$new_n12644_, Q = \main_uart_rx_fifo_produce [1]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108794 ($_DFF_P_) from module sim (D = $abc$108325$new_n12642_, Q = \main_uart_rx_fifo_produce [2]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108793 ($_DFF_P_) from module sim (D = $abc$108325$new_n12640_, Q = \main_uart_rx_fifo_produce [3]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108792 ($_DFF_P_) from module sim (D = $abc$108325$new_n12635_, Q = \picorv32.latched_rd [0]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108791 ($_DFF_P_) from module sim (D = $abc$108325$new_n12631_, Q = \picorv32.latched_rd [1]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108790 ($_DFF_P_) from module sim (D = $abc$108325$new_n12628_, Q = \picorv32.latched_rd [2]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108789 ($_DFF_P_) from module sim (D = $abc$108325$new_n12625_, Q = \picorv32.latched_rd [3]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108788 ($_DFF_P_) from module sim (D = $abc$108325$new_n12622_, Q = \picorv32.latched_rd [4]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108787 ($_DFF_P_) from module sim (D = $abc$108325$new_n12614_, Q = \picorv32.mem_do_prefetch).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108786 ($_DFF_P_) from module sim (D = $abc$108325$new_n12605_, Q = \main_uart_tx_fifo_consume [0]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108785 ($_DFF_P_) from module sim (D = $abc$108325$new_n12603_, Q = \main_uart_tx_fifo_consume [1]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108784 ($_DFF_P_) from module sim (D = $abc$108325$new_n12601_, Q = \main_uart_tx_fifo_consume [2]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108783 ($_DFF_P_) from module sim (D = $abc$108325$new_n12599_, Q = \main_uart_tx_fifo_consume [3]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108782 ($_DFF_P_) from module sim (D = $abc$108325$new_n12594_, Q = \main_uart_rx_fifo_consume [0]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108781 ($_DFF_P_) from module sim (D = $abc$108325$new_n12592_, Q = \main_uart_rx_fifo_consume [1]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108780 ($_DFF_P_) from module sim (D = $abc$108325$new_n12590_, Q = \main_uart_rx_fifo_consume [2]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108779 ($_DFF_P_) from module sim (D = $abc$108325$new_n12588_, Q = \main_uart_rx_fifo_consume [3]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108778 ($_DFF_P_) from module sim (D = $abc$108325$new_n12583_, Q = \picorv32.latched_store).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108777 ($_DFF_P_) from module sim (D = \builder_csr_bankarray_csrbank2_r_r, Q = \main_reset_storage [0]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108776 ($_DFF_P_) from module sim (D = \builder_simsoc_dat_w [1], Q = \main_cpu_rst).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108775 ($_DFF_P_) from module sim (D = $abc$108325$new_n12552_, Q = $abc$105210$lo0).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108774 ($_DFF_P_) from module sim (D = \builder_simsoc_dat_w [1], Q = \main_oe).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108773 ($_DFF_P_) from module sim (D = $abc$108325$new_n12549_, Q = $abc$105210$lo2).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108771 ($_DFF_P_) from module sim (D = \serial_source_data [0], Q = $abc$108325$lo0445).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108770 ($_DFF_P_) from module sim (D = \serial_source_data [1], Q = $abc$108325$lo0444).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108769 ($_DFF_P_) from module sim (D = \serial_source_data [2], Q = $abc$108325$lo0443).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108768 ($_DFF_P_) from module sim (D = \serial_source_data [3], Q = $abc$108325$lo0442).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108767 ($_DFF_P_) from module sim (D = \serial_source_data [4], Q = $abc$108325$lo0441).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108766 ($_DFF_P_) from module sim (D = \serial_source_data [5], Q = $abc$108325$lo0440).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108765 ($_DFF_P_) from module sim (D = \serial_source_data [6], Q = $abc$108325$lo0439).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108764 ($_DFF_P_) from module sim (D = \serial_source_data [7], Q = $abc$108325$lo0438).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108763 ($_DFF_P_) from module sim (D = $abc$108325$new_n12526_, Q = $abc$108325$lo0437).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108762 ($_DFF_P_) from module sim (D = $abc$108325$new_n12524_, Q = $abc$108325$lo0436).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108761 ($_DFF_P_) from module sim (D = $abc$108325$new_n12522_, Q = $abc$108325$lo0435).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108760 ($_DFF_P_) from module sim (D = $abc$108325$new_n12520_, Q = $abc$108325$lo0434).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108759 ($_DFF_P_) from module sim (D = $abc$108325$new_n12518_, Q = $abc$108325$lo0433).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108758 ($_DFF_P_) from module sim (D = $abc$108325$new_n12516_, Q = $abc$108325$lo0432).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108757 ($_DFF_P_) from module sim (D = $abc$108325$new_n12514_, Q = $abc$108325$lo0431).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108756 ($_DFF_P_) from module sim (D = $abc$108325$new_n12512_, Q = $abc$108325$lo0430).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108754 ($_DFF_P_) from module sim (D = \builder_csr_bankarray_csrbank2_r_r, Q = \main_uart_tx2).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108753 ($_DFF_P_) from module sim (D = \builder_simsoc_dat_w [1], Q = \main_uart_rx2).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108752 ($_DFF_P_) from module sim (D = \builder_csr_bankarray_csrbank2_r_r, Q = \main_uart_pending_r [0]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108751 ($_DFF_P_) from module sim (D = \builder_simsoc_dat_w [1], Q = \main_uart_pending_r [1]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108747 ($_DFF_P_) from module sim (D = $abc$108325$new_n12434_, Q = \picorv32.pcpi_valid).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108746 ($_DFF_P_) from module sim (D = $abc$108325$new_n12381_, Q = \picorv32.latched_rd [5]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108745 ($_DFF_P_) from module sim (D = $abc$108325$new_n12373_, Q = \picorv32.latched_branch).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108744 ($_DFF_P_) from module sim (D = $abc$108325$new_n12304_, Q = \picorv32.irq_active).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108742 ($_DFF_P_) from module sim (D = $abc$108325$new_n12290_, Q = \picorv32.latched_stalu).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108741 ($_DFF_P_) from module sim (D = \builder_csr_bankarray_csrbank2_r_r, Q = \main_timer_en_storage).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108739 ($_DFF_P_) from module sim (D = \builder_csr_bankarray_csrbank2_r_r, Q = \main_timer_pending_r).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108738 ($_DFF_P_) from module sim (D = \builder_csr_bankarray_csrbank2_r_r, Q = \main_timer_enable_storage).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108725 ($_DFF_P_) from module sim (D = \builder_csr_bankarray_csrbank2_r_r, Q = \main_timer_update_value_storage).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108705 ($_DFF_P_) from module sim (D = $abc$108325$new_n11968_, Q = \picorv32.genblk1.genblk1.pcpi_mul.mul_counter [0]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108704 ($_DFF_P_) from module sim (D = $abc$108325$new_n11966_, Q = \picorv32.genblk1.genblk1.pcpi_mul.mul_counter [1]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108703 ($_DFF_P_) from module sim (D = $abc$108325$new_n11963_, Q = \picorv32.genblk1.genblk1.pcpi_mul.mul_counter [2]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108702 ($_DFF_P_) from module sim (D = $abc$108325$new_n11960_, Q = \picorv32.genblk1.genblk1.pcpi_mul.mul_counter [3]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108701 ($_DFF_P_) from module sim (D = $abc$108325$new_n11955_, Q = \picorv32.genblk1.genblk1.pcpi_mul.mul_counter [4]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108700 ($_DFF_P_) from module sim (D = $abc$108325$new_n11952_, Q = \picorv32.genblk1.genblk1.pcpi_mul.mul_counter [5]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108699 ($_DFF_P_) from module sim (D = $abc$108325$new_n11945_, Q = \picorv32.genblk1.genblk1.pcpi_mul.mul_counter [6]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108698 ($_DFF_P_) from module sim (D = $abc$108325$new_n11937_, Q = \picorv32.genblk1.genblk1.pcpi_mul.rd [0]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108697 ($_DFF_P_) from module sim (D = $abc$108325$new_n11933_, Q = \picorv32.genblk1.genblk1.pcpi_mul.rd [1]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108696 ($_DFF_P_) from module sim (D = $abc$108325$new_n11930_, Q = \picorv32.genblk1.genblk1.pcpi_mul.rd [2]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108695 ($_DFF_P_) from module sim (D = $abc$108325$new_n11927_, Q = \picorv32.genblk1.genblk1.pcpi_mul.rd [3]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108694 ($_DFF_P_) from module sim (D = $abc$108325$new_n11922_, Q = \picorv32.genblk1.genblk1.pcpi_mul.rd [4]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108693 ($_DFF_P_) from module sim (D = $abc$108325$new_n11919_, Q = \picorv32.genblk1.genblk1.pcpi_mul.rd [5]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108692 ($_DFF_P_) from module sim (D = $abc$108325$new_n11916_, Q = \picorv32.genblk1.genblk1.pcpi_mul.rd [6]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108691 ($_DFF_P_) from module sim (D = $abc$108325$new_n11913_, Q = \picorv32.genblk1.genblk1.pcpi_mul.rd [7]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108690 ($_DFF_P_) from module sim (D = $abc$108325$new_n11908_, Q = \picorv32.genblk1.genblk1.pcpi_mul.rd [8]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108689 ($_DFF_P_) from module sim (D = $abc$108325$new_n11905_, Q = \picorv32.genblk1.genblk1.pcpi_mul.rd [9]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108688 ($_DFF_P_) from module sim (D = $abc$108325$new_n11902_, Q = \picorv32.genblk1.genblk1.pcpi_mul.rd [10]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108687 ($_DFF_P_) from module sim (D = $abc$108325$new_n11899_, Q = \picorv32.genblk1.genblk1.pcpi_mul.rd [11]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108686 ($_DFF_P_) from module sim (D = $abc$108325$new_n11894_, Q = \picorv32.genblk1.genblk1.pcpi_mul.rd [12]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108685 ($_DFF_P_) from module sim (D = $abc$108325$new_n11891_, Q = \picorv32.genblk1.genblk1.pcpi_mul.rd [13]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108684 ($_DFF_P_) from module sim (D = $abc$108325$new_n11888_, Q = \picorv32.genblk1.genblk1.pcpi_mul.rd [14]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108683 ($_DFF_P_) from module sim (D = $abc$108325$new_n11885_, Q = \picorv32.genblk1.genblk1.pcpi_mul.rd [15]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108682 ($_DFF_P_) from module sim (D = $abc$108325$new_n11880_, Q = \picorv32.genblk1.genblk1.pcpi_mul.rd [16]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108681 ($_DFF_P_) from module sim (D = $abc$108325$new_n11877_, Q = \picorv32.genblk1.genblk1.pcpi_mul.rd [17]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108680 ($_DFF_P_) from module sim (D = $abc$108325$new_n11874_, Q = \picorv32.genblk1.genblk1.pcpi_mul.rd [18]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108679 ($_DFF_P_) from module sim (D = $abc$108325$new_n11871_, Q = \picorv32.genblk1.genblk1.pcpi_mul.rd [19]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108678 ($_DFF_P_) from module sim (D = $abc$108325$new_n11866_, Q = \picorv32.genblk1.genblk1.pcpi_mul.rd [20]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108677 ($_DFF_P_) from module sim (D = $abc$108325$new_n11863_, Q = \picorv32.genblk1.genblk1.pcpi_mul.rd [21]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108676 ($_DFF_P_) from module sim (D = $abc$108325$new_n11860_, Q = \picorv32.genblk1.genblk1.pcpi_mul.rd [22]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108675 ($_DFF_P_) from module sim (D = $abc$108325$new_n11857_, Q = \picorv32.genblk1.genblk1.pcpi_mul.rd [23]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108674 ($_DFF_P_) from module sim (D = $abc$108325$new_n11852_, Q = \picorv32.genblk1.genblk1.pcpi_mul.rd [24]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108673 ($_DFF_P_) from module sim (D = $abc$108325$new_n11849_, Q = \picorv32.genblk1.genblk1.pcpi_mul.rd [25]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108672 ($_DFF_P_) from module sim (D = $abc$108325$new_n11846_, Q = \picorv32.genblk1.genblk1.pcpi_mul.rd [26]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108671 ($_DFF_P_) from module sim (D = $abc$108325$new_n11843_, Q = \picorv32.genblk1.genblk1.pcpi_mul.rd [27]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108670 ($_DFF_P_) from module sim (D = $abc$108325$new_n11838_, Q = \picorv32.genblk1.genblk1.pcpi_mul.rd [28]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108669 ($_DFF_P_) from module sim (D = $abc$108325$new_n11835_, Q = \picorv32.genblk1.genblk1.pcpi_mul.rd [29]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108668 ($_DFF_P_) from module sim (D = $abc$108325$new_n11832_, Q = \picorv32.genblk1.genblk1.pcpi_mul.rd [30]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108667 ($_DFF_P_) from module sim (D = $abc$108325$new_n11829_, Q = \picorv32.genblk1.genblk1.pcpi_mul.rd [31]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108666 ($_DFF_P_) from module sim (D = $abc$108325$new_n11824_, Q = \picorv32.genblk1.genblk1.pcpi_mul.rd [32]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108665 ($_DFF_P_) from module sim (D = $abc$108325$new_n11821_, Q = \picorv32.genblk1.genblk1.pcpi_mul.rd [33]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108664 ($_DFF_P_) from module sim (D = $abc$108325$new_n11818_, Q = \picorv32.genblk1.genblk1.pcpi_mul.rd [34]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108663 ($_DFF_P_) from module sim (D = $abc$108325$new_n11815_, Q = \picorv32.genblk1.genblk1.pcpi_mul.rd [35]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108662 ($_DFF_P_) from module sim (D = $abc$108325$new_n11810_, Q = \picorv32.genblk1.genblk1.pcpi_mul.rd [36]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108661 ($_DFF_P_) from module sim (D = $abc$108325$new_n11807_, Q = \picorv32.genblk1.genblk1.pcpi_mul.rd [37]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108660 ($_DFF_P_) from module sim (D = $abc$108325$new_n11804_, Q = \picorv32.genblk1.genblk1.pcpi_mul.rd [38]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108659 ($_DFF_P_) from module sim (D = $abc$108325$new_n11801_, Q = \picorv32.genblk1.genblk1.pcpi_mul.rd [39]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108658 ($_DFF_P_) from module sim (D = $abc$108325$new_n11796_, Q = \picorv32.genblk1.genblk1.pcpi_mul.rd [40]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108657 ($_DFF_P_) from module sim (D = $abc$108325$new_n11793_, Q = \picorv32.genblk1.genblk1.pcpi_mul.rd [41]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108656 ($_DFF_P_) from module sim (D = $abc$108325$new_n11790_, Q = \picorv32.genblk1.genblk1.pcpi_mul.rd [42]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108655 ($_DFF_P_) from module sim (D = $abc$108325$new_n11787_, Q = \picorv32.genblk1.genblk1.pcpi_mul.rd [43]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108654 ($_DFF_P_) from module sim (D = $abc$108325$new_n11782_, Q = \picorv32.genblk1.genblk1.pcpi_mul.rd [44]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108653 ($_DFF_P_) from module sim (D = $abc$108325$new_n11779_, Q = \picorv32.genblk1.genblk1.pcpi_mul.rd [45]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108652 ($_DFF_P_) from module sim (D = $abc$108325$new_n11776_, Q = \picorv32.genblk1.genblk1.pcpi_mul.rd [46]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108651 ($_DFF_P_) from module sim (D = $abc$108325$new_n11773_, Q = \picorv32.genblk1.genblk1.pcpi_mul.rd [47]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108650 ($_DFF_P_) from module sim (D = $abc$108325$new_n11768_, Q = \picorv32.genblk1.genblk1.pcpi_mul.rd [48]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108649 ($_DFF_P_) from module sim (D = $abc$108325$new_n11765_, Q = \picorv32.genblk1.genblk1.pcpi_mul.rd [49]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108648 ($_DFF_P_) from module sim (D = $abc$108325$new_n11762_, Q = \picorv32.genblk1.genblk1.pcpi_mul.rd [50]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108647 ($_DFF_P_) from module sim (D = $abc$108325$new_n11759_, Q = \picorv32.genblk1.genblk1.pcpi_mul.rd [51]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108646 ($_DFF_P_) from module sim (D = $abc$108325$new_n11754_, Q = \picorv32.genblk1.genblk1.pcpi_mul.rd [52]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108645 ($_DFF_P_) from module sim (D = $abc$108325$new_n11751_, Q = \picorv32.genblk1.genblk1.pcpi_mul.rd [53]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108644 ($_DFF_P_) from module sim (D = $abc$108325$new_n11748_, Q = \picorv32.genblk1.genblk1.pcpi_mul.rd [54]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108643 ($_DFF_P_) from module sim (D = $abc$108325$new_n11745_, Q = \picorv32.genblk1.genblk1.pcpi_mul.rd [55]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108642 ($_DFF_P_) from module sim (D = $abc$108325$new_n11740_, Q = \picorv32.genblk1.genblk1.pcpi_mul.rd [56]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108641 ($_DFF_P_) from module sim (D = $abc$108325$new_n11737_, Q = \picorv32.genblk1.genblk1.pcpi_mul.rd [57]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108640 ($_DFF_P_) from module sim (D = $abc$108325$new_n11734_, Q = \picorv32.genblk1.genblk1.pcpi_mul.rd [58]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108639 ($_DFF_P_) from module sim (D = $abc$108325$new_n11731_, Q = \picorv32.genblk1.genblk1.pcpi_mul.rd [59]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108638 ($_DFF_P_) from module sim (D = $abc$108325$new_n11726_, Q = \picorv32.genblk1.genblk1.pcpi_mul.rd [60]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108637 ($_DFF_P_) from module sim (D = $abc$108325$new_n11723_, Q = \picorv32.genblk1.genblk1.pcpi_mul.rd [61]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108636 ($_DFF_P_) from module sim (D = $abc$108325$new_n11720_, Q = \picorv32.genblk1.genblk1.pcpi_mul.rd [62]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108635 ($_DFF_P_) from module sim (D = $abc$108325$new_n11717_, Q = \picorv32.genblk1.genblk1.pcpi_mul.rd [63]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108634 ($_DFF_P_) from module sim (D = $abc$108325$new_n11697_, Q = \picorv32.genblk1.genblk1.pcpi_mul.rdx [4]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108633 ($_DFF_P_) from module sim (D = $abc$108325$new_n11682_, Q = \picorv32.genblk1.genblk1.pcpi_mul.rdx [8]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108632 ($_DFF_P_) from module sim (D = $abc$108325$new_n11659_, Q = \picorv32.genblk1.genblk1.pcpi_mul.rdx [12]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108631 ($_DFF_P_) from module sim (D = $abc$108325$new_n11636_, Q = \picorv32.genblk1.genblk1.pcpi_mul.rdx [16]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108630 ($_DFF_P_) from module sim (D = $abc$108325$new_n11613_, Q = \picorv32.genblk1.genblk1.pcpi_mul.rdx [20]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108629 ($_DFF_P_) from module sim (D = $abc$108325$new_n11590_, Q = \picorv32.genblk1.genblk1.pcpi_mul.rdx [24]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108628 ($_DFF_P_) from module sim (D = $abc$108325$new_n11567_, Q = \picorv32.genblk1.genblk1.pcpi_mul.rdx [28]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108627 ($_DFF_P_) from module sim (D = $abc$108325$new_n11544_, Q = \picorv32.genblk1.genblk1.pcpi_mul.rdx [32]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108626 ($_DFF_P_) from module sim (D = $abc$108325$new_n11521_, Q = \picorv32.genblk1.genblk1.pcpi_mul.rdx [36]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108625 ($_DFF_P_) from module sim (D = $abc$108325$new_n11498_, Q = \picorv32.genblk1.genblk1.pcpi_mul.rdx [40]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108624 ($_DFF_P_) from module sim (D = $abc$108325$new_n11475_, Q = \picorv32.genblk1.genblk1.pcpi_mul.rdx [44]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108623 ($_DFF_P_) from module sim (D = $abc$108325$new_n11452_, Q = \picorv32.genblk1.genblk1.pcpi_mul.rdx [48]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108622 ($_DFF_P_) from module sim (D = $abc$108325$new_n11429_, Q = \picorv32.genblk1.genblk1.pcpi_mul.rdx [52]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108621 ($_DFF_P_) from module sim (D = $abc$108325$new_n11406_, Q = \picorv32.genblk1.genblk1.pcpi_mul.rdx [56]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108620 ($_DFF_P_) from module sim (D = $abc$108325$new_n11383_, Q = \picorv32.genblk1.genblk1.pcpi_mul.rdx [60]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108619 ($_DFF_P_) from module sim (D = $abc$108325$new_n11360_, Q = \picorv32.genblk1.genblk1.pcpi_mul.rs1 [0]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108618 ($_DFF_P_) from module sim (D = $abc$108325$new_n11358_, Q = \picorv32.genblk1.genblk1.pcpi_mul.rs1 [1]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108617 ($_DFF_P_) from module sim (D = $abc$108325$new_n11356_, Q = \picorv32.genblk1.genblk1.pcpi_mul.rs1 [2]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108616 ($_DFF_P_) from module sim (D = $abc$108325$new_n11354_, Q = \picorv32.genblk1.genblk1.pcpi_mul.rs1 [3]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108615 ($_DFF_P_) from module sim (D = $abc$108325$new_n11352_, Q = \picorv32.genblk1.genblk1.pcpi_mul.rs1 [4]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108614 ($_DFF_P_) from module sim (D = $abc$108325$new_n11350_, Q = \picorv32.genblk1.genblk1.pcpi_mul.rs1 [5]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108613 ($_DFF_P_) from module sim (D = $abc$108325$new_n11348_, Q = \picorv32.genblk1.genblk1.pcpi_mul.rs1 [6]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108612 ($_DFF_P_) from module sim (D = $abc$108325$new_n11346_, Q = \picorv32.genblk1.genblk1.pcpi_mul.rs1 [7]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108611 ($_DFF_P_) from module sim (D = $abc$108325$new_n11344_, Q = \picorv32.genblk1.genblk1.pcpi_mul.rs1 [8]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108610 ($_DFF_P_) from module sim (D = $abc$108325$new_n11342_, Q = \picorv32.genblk1.genblk1.pcpi_mul.rs1 [9]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108609 ($_DFF_P_) from module sim (D = $abc$108325$new_n11340_, Q = \picorv32.genblk1.genblk1.pcpi_mul.rs1 [10]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108608 ($_DFF_P_) from module sim (D = $abc$108325$new_n11338_, Q = \picorv32.genblk1.genblk1.pcpi_mul.rs1 [11]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108607 ($_DFF_P_) from module sim (D = $abc$108325$new_n11336_, Q = \picorv32.genblk1.genblk1.pcpi_mul.rs1 [12]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108606 ($_DFF_P_) from module sim (D = $abc$108325$new_n11334_, Q = \picorv32.genblk1.genblk1.pcpi_mul.rs1 [13]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108605 ($_DFF_P_) from module sim (D = $abc$108325$new_n11332_, Q = \picorv32.genblk1.genblk1.pcpi_mul.rs1 [14]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108604 ($_DFF_P_) from module sim (D = $abc$108325$new_n11330_, Q = \picorv32.genblk1.genblk1.pcpi_mul.rs1 [15]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108603 ($_DFF_P_) from module sim (D = $abc$108325$new_n11328_, Q = \picorv32.genblk1.genblk1.pcpi_mul.rs1 [16]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108602 ($_DFF_P_) from module sim (D = $abc$108325$new_n11326_, Q = \picorv32.genblk1.genblk1.pcpi_mul.rs1 [17]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108601 ($_DFF_P_) from module sim (D = $abc$108325$new_n11324_, Q = \picorv32.genblk1.genblk1.pcpi_mul.rs1 [18]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108600 ($_DFF_P_) from module sim (D = $abc$108325$new_n11322_, Q = \picorv32.genblk1.genblk1.pcpi_mul.rs1 [19]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108599 ($_DFF_P_) from module sim (D = $abc$108325$new_n11320_, Q = \picorv32.genblk1.genblk1.pcpi_mul.rs1 [20]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108598 ($_DFF_P_) from module sim (D = $abc$108325$new_n11318_, Q = \picorv32.genblk1.genblk1.pcpi_mul.rs1 [21]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108597 ($_DFF_P_) from module sim (D = $abc$108325$new_n11316_, Q = \picorv32.genblk1.genblk1.pcpi_mul.rs1 [22]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108596 ($_DFF_P_) from module sim (D = $abc$108325$new_n11314_, Q = \picorv32.genblk1.genblk1.pcpi_mul.rs1 [23]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108595 ($_DFF_P_) from module sim (D = $abc$108325$new_n11312_, Q = \picorv32.genblk1.genblk1.pcpi_mul.rs1 [24]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108594 ($_DFF_P_) from module sim (D = $abc$108325$new_n11310_, Q = \picorv32.genblk1.genblk1.pcpi_mul.rs1 [25]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108593 ($_DFF_P_) from module sim (D = $abc$108325$new_n11308_, Q = \picorv32.genblk1.genblk1.pcpi_mul.rs1 [26]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108592 ($_DFF_P_) from module sim (D = $abc$108325$new_n11306_, Q = \picorv32.genblk1.genblk1.pcpi_mul.rs1 [27]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108591 ($_DFF_P_) from module sim (D = $abc$108325$new_n11304_, Q = \picorv32.genblk1.genblk1.pcpi_mul.rs1 [28]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108590 ($_DFF_P_) from module sim (D = $abc$108325$new_n11302_, Q = \picorv32.genblk1.genblk1.pcpi_mul.rs1 [29]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108589 ($_DFF_P_) from module sim (D = $abc$108325$new_n11300_, Q = \picorv32.genblk1.genblk1.pcpi_mul.rs1 [30]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108588 ($_DFF_P_) from module sim (D = $abc$108325$new_n11298_, Q = \picorv32.genblk1.genblk1.pcpi_mul.rs1 [31]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108587 ($_DFF_P_) from module sim (D = $abc$108325$new_n11296_, Q = \picorv32.genblk1.genblk1.pcpi_mul.rs1 [32]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108586 ($_DFF_P_) from module sim (D = $abc$108325$new_n11293_, Q = \picorv32.genblk1.genblk1.pcpi_mul.rs1 [33]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108585 ($_DFF_P_) from module sim (D = $abc$108325$new_n11290_, Q = \picorv32.genblk1.genblk1.pcpi_mul.rs1 [34]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108584 ($_DFF_P_) from module sim (D = $abc$108325$new_n11287_, Q = \picorv32.genblk1.genblk1.pcpi_mul.rs1 [35]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108583 ($_DFF_P_) from module sim (D = $abc$108325$new_n11284_, Q = \picorv32.genblk1.genblk1.pcpi_mul.rs1 [36]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108582 ($_DFF_P_) from module sim (D = $abc$108325$new_n11281_, Q = \picorv32.genblk1.genblk1.pcpi_mul.rs1 [37]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108581 ($_DFF_P_) from module sim (D = $abc$108325$new_n11278_, Q = \picorv32.genblk1.genblk1.pcpi_mul.rs1 [38]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108580 ($_DFF_P_) from module sim (D = $abc$108325$new_n11275_, Q = \picorv32.genblk1.genblk1.pcpi_mul.rs1 [39]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108579 ($_DFF_P_) from module sim (D = $abc$108325$new_n11272_, Q = \picorv32.genblk1.genblk1.pcpi_mul.rs1 [40]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108578 ($_DFF_P_) from module sim (D = $abc$108325$new_n11269_, Q = \picorv32.genblk1.genblk1.pcpi_mul.rs1 [41]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108577 ($_DFF_P_) from module sim (D = $abc$108325$new_n11266_, Q = \picorv32.genblk1.genblk1.pcpi_mul.rs1 [42]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108576 ($_DFF_P_) from module sim (D = $abc$108325$new_n11263_, Q = \picorv32.genblk1.genblk1.pcpi_mul.rs1 [43]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108575 ($_DFF_P_) from module sim (D = $abc$108325$new_n11260_, Q = \picorv32.genblk1.genblk1.pcpi_mul.rs1 [44]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108574 ($_DFF_P_) from module sim (D = $abc$108325$new_n11257_, Q = \picorv32.genblk1.genblk1.pcpi_mul.rs1 [45]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108573 ($_DFF_P_) from module sim (D = $abc$108325$new_n11254_, Q = \picorv32.genblk1.genblk1.pcpi_mul.rs1 [46]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108572 ($_DFF_P_) from module sim (D = $abc$108325$new_n11251_, Q = \picorv32.genblk1.genblk1.pcpi_mul.rs1 [47]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108571 ($_DFF_P_) from module sim (D = $abc$108325$new_n11248_, Q = \picorv32.genblk1.genblk1.pcpi_mul.rs1 [48]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108570 ($_DFF_P_) from module sim (D = $abc$108325$new_n11245_, Q = \picorv32.genblk1.genblk1.pcpi_mul.rs1 [49]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108569 ($_DFF_P_) from module sim (D = $abc$108325$new_n11242_, Q = \picorv32.genblk1.genblk1.pcpi_mul.rs1 [50]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108568 ($_DFF_P_) from module sim (D = $abc$108325$new_n11239_, Q = \picorv32.genblk1.genblk1.pcpi_mul.rs1 [51]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108567 ($_DFF_P_) from module sim (D = $abc$108325$new_n11236_, Q = \picorv32.genblk1.genblk1.pcpi_mul.rs1 [52]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108566 ($_DFF_P_) from module sim (D = $abc$108325$new_n11233_, Q = \picorv32.genblk1.genblk1.pcpi_mul.rs1 [53]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108565 ($_DFF_P_) from module sim (D = $abc$108325$new_n11230_, Q = \picorv32.genblk1.genblk1.pcpi_mul.rs1 [54]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108564 ($_DFF_P_) from module sim (D = $abc$108325$new_n11227_, Q = \picorv32.genblk1.genblk1.pcpi_mul.rs1 [55]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108563 ($_DFF_P_) from module sim (D = $abc$108325$new_n11224_, Q = \picorv32.genblk1.genblk1.pcpi_mul.rs1 [56]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108562 ($_DFF_P_) from module sim (D = $abc$108325$new_n11221_, Q = \picorv32.genblk1.genblk1.pcpi_mul.rs1 [57]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108561 ($_DFF_P_) from module sim (D = $abc$108325$new_n11218_, Q = \picorv32.genblk1.genblk1.pcpi_mul.rs1 [58]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108560 ($_DFF_P_) from module sim (D = $abc$108325$new_n11215_, Q = \picorv32.genblk1.genblk1.pcpi_mul.rs1 [59]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108559 ($_DFF_P_) from module sim (D = $abc$108325$new_n11212_, Q = \picorv32.genblk1.genblk1.pcpi_mul.rs1 [60]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108558 ($_DFF_P_) from module sim (D = $abc$108325$new_n11209_, Q = \picorv32.genblk1.genblk1.pcpi_mul.rs1 [61]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108557 ($_DFF_P_) from module sim (D = $abc$108325$new_n11206_, Q = \picorv32.genblk1.genblk1.pcpi_mul.rs1 [62]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108556 ($_DFF_P_) from module sim (D = $abc$108325$new_n11203_, Q = \picorv32.genblk1.genblk1.pcpi_mul.rs1 [63]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108555 ($_DFF_P_) from module sim (D = $abc$108325$new_n11198_, Q = \picorv32.genblk1.genblk1.pcpi_mul.rs2 [0]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108554 ($_DFF_P_) from module sim (D = $abc$108325$new_n11196_, Q = \picorv32.genblk1.genblk1.pcpi_mul.rs2 [1]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108553 ($_DFF_P_) from module sim (D = $abc$108325$new_n11194_, Q = \picorv32.genblk1.genblk1.pcpi_mul.rs2 [2]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108552 ($_DFF_P_) from module sim (D = $abc$108325$new_n11192_, Q = \picorv32.genblk1.genblk1.pcpi_mul.rs2 [3]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108551 ($_DFF_P_) from module sim (D = $abc$108325$new_n11190_, Q = \picorv32.genblk1.genblk1.pcpi_mul.rs2 [4]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108550 ($_DFF_P_) from module sim (D = $abc$108325$new_n11188_, Q = \picorv32.genblk1.genblk1.pcpi_mul.rs2 [5]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108549 ($_DFF_P_) from module sim (D = $abc$108325$new_n11186_, Q = \picorv32.genblk1.genblk1.pcpi_mul.rs2 [6]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108548 ($_DFF_P_) from module sim (D = $abc$108325$new_n11184_, Q = \picorv32.genblk1.genblk1.pcpi_mul.rs2 [7]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108547 ($_DFF_P_) from module sim (D = $abc$108325$new_n11182_, Q = \picorv32.genblk1.genblk1.pcpi_mul.rs2 [8]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108546 ($_DFF_P_) from module sim (D = $abc$108325$new_n11180_, Q = \picorv32.genblk1.genblk1.pcpi_mul.rs2 [9]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108545 ($_DFF_P_) from module sim (D = $abc$108325$new_n11178_, Q = \picorv32.genblk1.genblk1.pcpi_mul.rs2 [10]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108544 ($_DFF_P_) from module sim (D = $abc$108325$new_n11176_, Q = \picorv32.genblk1.genblk1.pcpi_mul.rs2 [11]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108543 ($_DFF_P_) from module sim (D = $abc$108325$new_n11174_, Q = \picorv32.genblk1.genblk1.pcpi_mul.rs2 [12]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108542 ($_DFF_P_) from module sim (D = $abc$108325$new_n11172_, Q = \picorv32.genblk1.genblk1.pcpi_mul.rs2 [13]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108541 ($_DFF_P_) from module sim (D = $abc$108325$new_n11170_, Q = \picorv32.genblk1.genblk1.pcpi_mul.rs2 [14]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108540 ($_DFF_P_) from module sim (D = $abc$108325$new_n11168_, Q = \picorv32.genblk1.genblk1.pcpi_mul.rs2 [15]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108539 ($_DFF_P_) from module sim (D = $abc$108325$new_n11166_, Q = \picorv32.genblk1.genblk1.pcpi_mul.rs2 [16]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108538 ($_DFF_P_) from module sim (D = $abc$108325$new_n11164_, Q = \picorv32.genblk1.genblk1.pcpi_mul.rs2 [17]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108537 ($_DFF_P_) from module sim (D = $abc$108325$new_n11162_, Q = \picorv32.genblk1.genblk1.pcpi_mul.rs2 [18]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108536 ($_DFF_P_) from module sim (D = $abc$108325$new_n11160_, Q = \picorv32.genblk1.genblk1.pcpi_mul.rs2 [19]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108535 ($_DFF_P_) from module sim (D = $abc$108325$new_n11158_, Q = \picorv32.genblk1.genblk1.pcpi_mul.rs2 [20]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108534 ($_DFF_P_) from module sim (D = $abc$108325$new_n11156_, Q = \picorv32.genblk1.genblk1.pcpi_mul.rs2 [21]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108533 ($_DFF_P_) from module sim (D = $abc$108325$new_n11154_, Q = \picorv32.genblk1.genblk1.pcpi_mul.rs2 [22]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108532 ($_DFF_P_) from module sim (D = $abc$108325$new_n11152_, Q = \picorv32.genblk1.genblk1.pcpi_mul.rs2 [23]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108531 ($_DFF_P_) from module sim (D = $abc$108325$new_n11150_, Q = \picorv32.genblk1.genblk1.pcpi_mul.rs2 [24]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108530 ($_DFF_P_) from module sim (D = $abc$108325$new_n11148_, Q = \picorv32.genblk1.genblk1.pcpi_mul.rs2 [25]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108529 ($_DFF_P_) from module sim (D = $abc$108325$new_n11146_, Q = \picorv32.genblk1.genblk1.pcpi_mul.rs2 [26]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108528 ($_DFF_P_) from module sim (D = $abc$108325$new_n11144_, Q = \picorv32.genblk1.genblk1.pcpi_mul.rs2 [27]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108527 ($_DFF_P_) from module sim (D = $abc$108325$new_n11142_, Q = \picorv32.genblk1.genblk1.pcpi_mul.rs2 [28]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108526 ($_DFF_P_) from module sim (D = $abc$108325$new_n11140_, Q = \picorv32.genblk1.genblk1.pcpi_mul.rs2 [29]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108525 ($_DFF_P_) from module sim (D = $abc$108325$new_n11138_, Q = \picorv32.genblk1.genblk1.pcpi_mul.rs2 [30]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108524 ($_DFF_P_) from module sim (D = $abc$108325$new_n11136_, Q = \picorv32.genblk1.genblk1.pcpi_mul.rs2 [31]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108523 ($_DFF_P_) from module sim (D = $abc$108325$new_n11134_, Q = \picorv32.genblk1.genblk1.pcpi_mul.rs2 [32]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108522 ($_DFF_P_) from module sim (D = $abc$108325$new_n11132_, Q = \picorv32.genblk1.genblk1.pcpi_mul.rs2 [33]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108521 ($_DFF_P_) from module sim (D = $abc$108325$new_n11130_, Q = \picorv32.genblk1.genblk1.pcpi_mul.rs2 [34]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108520 ($_DFF_P_) from module sim (D = $abc$108325$new_n11128_, Q = \picorv32.genblk1.genblk1.pcpi_mul.rs2 [35]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108519 ($_DFF_P_) from module sim (D = $abc$108325$new_n11126_, Q = \picorv32.genblk1.genblk1.pcpi_mul.rs2 [36]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108518 ($_DFF_P_) from module sim (D = $abc$108325$new_n11124_, Q = \picorv32.genblk1.genblk1.pcpi_mul.rs2 [37]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108517 ($_DFF_P_) from module sim (D = $abc$108325$new_n11122_, Q = \picorv32.genblk1.genblk1.pcpi_mul.rs2 [38]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108516 ($_DFF_P_) from module sim (D = $abc$108325$new_n11120_, Q = \picorv32.genblk1.genblk1.pcpi_mul.rs2 [39]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108515 ($_DFF_P_) from module sim (D = $abc$108325$new_n11118_, Q = \picorv32.genblk1.genblk1.pcpi_mul.rs2 [40]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108514 ($_DFF_P_) from module sim (D = $abc$108325$new_n11116_, Q = \picorv32.genblk1.genblk1.pcpi_mul.rs2 [41]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108513 ($_DFF_P_) from module sim (D = $abc$108325$new_n11114_, Q = \picorv32.genblk1.genblk1.pcpi_mul.rs2 [42]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108512 ($_DFF_P_) from module sim (D = $abc$108325$new_n11112_, Q = \picorv32.genblk1.genblk1.pcpi_mul.rs2 [43]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108511 ($_DFF_P_) from module sim (D = $abc$108325$new_n11110_, Q = \picorv32.genblk1.genblk1.pcpi_mul.rs2 [44]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108510 ($_DFF_P_) from module sim (D = $abc$108325$new_n11108_, Q = \picorv32.genblk1.genblk1.pcpi_mul.rs2 [45]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108509 ($_DFF_P_) from module sim (D = $abc$108325$new_n11106_, Q = \picorv32.genblk1.genblk1.pcpi_mul.rs2 [46]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108508 ($_DFF_P_) from module sim (D = $abc$108325$new_n11104_, Q = \picorv32.genblk1.genblk1.pcpi_mul.rs2 [47]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108507 ($_DFF_P_) from module sim (D = $abc$108325$new_n11102_, Q = \picorv32.genblk1.genblk1.pcpi_mul.rs2 [48]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108506 ($_DFF_P_) from module sim (D = $abc$108325$new_n11100_, Q = \picorv32.genblk1.genblk1.pcpi_mul.rs2 [49]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108505 ($_DFF_P_) from module sim (D = $abc$108325$new_n11098_, Q = \picorv32.genblk1.genblk1.pcpi_mul.rs2 [50]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108504 ($_DFF_P_) from module sim (D = $abc$108325$new_n11096_, Q = \picorv32.genblk1.genblk1.pcpi_mul.rs2 [51]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108503 ($_DFF_P_) from module sim (D = $abc$108325$new_n11094_, Q = \picorv32.genblk1.genblk1.pcpi_mul.rs2 [52]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108502 ($_DFF_P_) from module sim (D = $abc$108325$new_n11092_, Q = \picorv32.genblk1.genblk1.pcpi_mul.rs2 [53]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108501 ($_DFF_P_) from module sim (D = $abc$108325$new_n11090_, Q = \picorv32.genblk1.genblk1.pcpi_mul.rs2 [54]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108500 ($_DFF_P_) from module sim (D = $abc$108325$new_n11088_, Q = \picorv32.genblk1.genblk1.pcpi_mul.rs2 [55]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108499 ($_DFF_P_) from module sim (D = $abc$108325$new_n11086_, Q = \picorv32.genblk1.genblk1.pcpi_mul.rs2 [56]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108498 ($_DFF_P_) from module sim (D = $abc$108325$new_n11084_, Q = \picorv32.genblk1.genblk1.pcpi_mul.rs2 [57]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108497 ($_DFF_P_) from module sim (D = $abc$108325$new_n11082_, Q = \picorv32.genblk1.genblk1.pcpi_mul.rs2 [58]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108496 ($_DFF_P_) from module sim (D = $abc$108325$new_n11080_, Q = \picorv32.genblk1.genblk1.pcpi_mul.rs2 [59]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108495 ($_DFF_P_) from module sim (D = $abc$108325$new_n11078_, Q = \picorv32.genblk1.genblk1.pcpi_mul.rs2 [60]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108494 ($_DFF_P_) from module sim (D = $abc$108325$new_n11076_, Q = \picorv32.genblk1.genblk1.pcpi_mul.rs2 [61]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108493 ($_DFF_P_) from module sim (D = $abc$108325$new_n11074_, Q = \picorv32.genblk1.genblk1.pcpi_mul.rs2 [62]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108492 ($_DFF_P_) from module sim (D = $abc$108325$new_n11072_, Q = \picorv32.genblk1.genblk1.pcpi_mul.rs2 [63]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108491 ($_DFF_P_) from module sim (D = $abc$108325$new_n11069_, Q = \picorv32.reg_op1 [0]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108490 ($_DFF_P_) from module sim (D = $abc$108325$new_n11060_, Q = \picorv32.reg_op1 [1]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108489 ($_DFF_P_) from module sim (D = $abc$108325$new_n11050_, Q = \picorv32.reg_op1 [2]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108488 ($_DFF_P_) from module sim (D = $abc$108325$new_n11040_, Q = \picorv32.reg_op1 [3]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108487 ($_DFF_P_) from module sim (D = $abc$108325$new_n11029_, Q = \picorv32.reg_op1 [4]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108486 ($_DFF_P_) from module sim (D = $abc$108325$new_n11017_, Q = \picorv32.reg_op1 [5]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108485 ($_DFF_P_) from module sim (D = $abc$108325$new_n11005_, Q = \picorv32.reg_op1 [6]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108484 ($_DFF_P_) from module sim (D = $abc$108325$new_n10993_, Q = \picorv32.reg_op1 [7]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108483 ($_DFF_P_) from module sim (D = $abc$108325$new_n10982_, Q = \picorv32.reg_op1 [8]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108482 ($_DFF_P_) from module sim (D = $abc$108325$new_n10971_, Q = \picorv32.reg_op1 [9]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108481 ($_DFF_P_) from module sim (D = $abc$108325$new_n10960_, Q = \picorv32.reg_op1 [10]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108480 ($_DFF_P_) from module sim (D = $abc$108325$new_n10949_, Q = \picorv32.reg_op1 [11]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108479 ($_DFF_P_) from module sim (D = $abc$108325$new_n10938_, Q = \picorv32.reg_op1 [12]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108478 ($_DFF_P_) from module sim (D = $abc$108325$new_n10927_, Q = \picorv32.reg_op1 [13]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108477 ($_DFF_P_) from module sim (D = $abc$108325$new_n10916_, Q = \picorv32.reg_op1 [14]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108476 ($_DFF_P_) from module sim (D = $abc$108325$new_n10905_, Q = \picorv32.reg_op1 [15]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108475 ($_DFF_P_) from module sim (D = $abc$108325$new_n10894_, Q = \picorv32.reg_op1 [16]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108474 ($_DFF_P_) from module sim (D = $abc$108325$new_n10883_, Q = \picorv32.reg_op1 [17]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108473 ($_DFF_P_) from module sim (D = $abc$108325$new_n10872_, Q = \picorv32.reg_op1 [18]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108472 ($_DFF_P_) from module sim (D = $abc$108325$new_n10861_, Q = \picorv32.reg_op1 [19]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108471 ($_DFF_P_) from module sim (D = $abc$108325$new_n10850_, Q = \picorv32.reg_op1 [20]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108470 ($_DFF_P_) from module sim (D = $abc$108325$new_n10839_, Q = \picorv32.reg_op1 [21]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108469 ($_DFF_P_) from module sim (D = $abc$108325$new_n10828_, Q = \picorv32.reg_op1 [22]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108468 ($_DFF_P_) from module sim (D = $abc$108325$new_n10817_, Q = \picorv32.reg_op1 [23]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108467 ($_DFF_P_) from module sim (D = $abc$108325$new_n10806_, Q = \picorv32.reg_op1 [24]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108466 ($_DFF_P_) from module sim (D = $abc$108325$new_n10795_, Q = \picorv32.reg_op1 [25]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108465 ($_DFF_P_) from module sim (D = $abc$108325$new_n10784_, Q = \picorv32.reg_op1 [26]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108464 ($_DFF_P_) from module sim (D = $abc$108325$new_n10773_, Q = \picorv32.reg_op1 [27]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108463 ($_DFF_P_) from module sim (D = $abc$108325$new_n10762_, Q = \picorv32.reg_op1 [28]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108462 ($_DFF_P_) from module sim (D = $abc$108325$new_n10750_, Q = \picorv32.reg_op1 [29]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108461 ($_DFF_P_) from module sim (D = $abc$108325$new_n10739_, Q = \picorv32.reg_op1 [30]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108460 ($_DFF_P_) from module sim (D = $abc$108325$li1033_li1033, Q = \picorv32.decoded_imm_j [4]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108459 ($_DFF_P_) from module sim (D = $abc$108325$li1032_li1032, Q = \picorv32.decoded_imm_j [5]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108458 ($_DFF_P_) from module sim (D = $abc$108325$li1031_li1031, Q = \picorv32.decoded_imm_j [6]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108457 ($_DFF_P_) from module sim (D = $abc$108325$li1030_li1030, Q = \picorv32.decoded_imm_j [7]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108456 ($_DFF_P_) from module sim (D = $abc$108325$li1029_li1029, Q = \picorv32.decoded_imm_j [8]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108455 ($_DFF_P_) from module sim (D = $abc$108325$li1028_li1028, Q = \picorv32.decoded_imm_j [9]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108454 ($_DFF_P_) from module sim (D = $abc$108325$li1027_li1027, Q = \picorv32.decoded_imm_j [10]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108453 ($_DFF_P_) from module sim (D = $abc$108325$li1045_li1045, Q = \picorv32.decoded_imm_j [12]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108452 ($_DFF_P_) from module sim (D = $abc$108325$li1044_li1044, Q = \picorv32.decoded_imm_j [13]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108451 ($_DFF_P_) from module sim (D = $abc$108325$li1043_li1043, Q = \picorv32.decoded_imm_j [14]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108450 ($_DFF_P_) from module sim (D = $abc$108325$li1042_li1042, Q = \picorv32.decoded_imm_j [15]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108449 ($_DFF_P_) from module sim (D = $abc$108325$li1041_li1041, Q = \picorv32.decoded_imm_j [16]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108448 ($_DFF_P_) from module sim (D = $abc$108325$li1040_li1040, Q = \picorv32.decoded_imm_j [17]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108447 ($_DFF_P_) from module sim (D = $abc$108325$li1039_li1039, Q = \picorv32.decoded_imm_j [18]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108446 ($_DFF_P_) from module sim (D = $abc$108325$li1038_li1038, Q = \picorv32.decoded_imm_j [19]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108445 ($_DFF_P_) from module sim (D = $abc$108325$li1026_li1026, Q = \picorv32.decoded_imm_j [31]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108444 ($_DFF_P_) from module sim (D = $abc$108325$li1050_li1050, Q = \picorv32.decoded_rd [0]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108443 ($_DFF_P_) from module sim (D = $abc$108325$li1049_li1049, Q = \picorv32.decoded_rd [1]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108442 ($_DFF_P_) from module sim (D = $abc$108325$li1048_li1048, Q = \picorv32.decoded_rd [2]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108441 ($_DFF_P_) from module sim (D = $abc$108325$li1047_li1047, Q = \picorv32.decoded_rd [3]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108440 ($_DFF_P_) from module sim (D = $abc$108325$li1046_li1046, Q = \picorv32.decoded_rd [4]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108439 ($_DFF_P_) from module sim (D = $abc$108325$new_n9370_, Q = \picorv32.decoded_rs1 [0]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108438 ($_DFF_P_) from module sim (D = $abc$108325$new_n9383_, Q = \picorv32.decoded_rs1 [1]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108437 ($_DFF_P_) from module sim (D = $abc$108325$new_n9396_, Q = \picorv32.decoded_rs1 [2]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108436 ($_DFF_P_) from module sim (D = $abc$108325$new_n9409_, Q = \picorv32.decoded_rs1 [3]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108435 ($_DFF_P_) from module sim (D = $abc$108325$new_n9422_, Q = \picorv32.decoded_rs1 [4]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108434 ($_DFF_P_) from module sim (D = $abc$108325$new_n9428_, Q = \picorv32.decoded_rs1 [5]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108433 ($_DFF_P_) from module sim (D = $abc$108325$li1037_li1037, Q = \picorv32.decoded_imm_j [11]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108432 ($_DFF_P_) from module sim (D = $abc$108325$li1036_li1036, Q = \picorv32.decoded_imm_j [1]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108431 ($_DFF_P_) from module sim (D = $abc$108325$li1035_li1035, Q = \picorv32.decoded_imm_j [2]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108430 ($_DFF_P_) from module sim (D = $abc$108325$li1034_li1034, Q = \picorv32.decoded_imm_j [3]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108429 ($_DFF_P_) from module sim (D = $abc$108325$new_n10608_, Q = \picorv32.instr_auipc).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108428 ($_DFF_P_) from module sim (D = $abc$108325$new_n10606_, Q = \picorv32.instr_jal).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108427 ($_DFF_P_) from module sim (D = $abc$108325$new_n10602_, Q = \picorv32.instr_jalr).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108426 ($_DFF_P_) from module sim (D = $abc$108325$new_n10563_, Q = \picorv32.instr_lui).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108425 ($_DFF_P_) from module sim (D = $abc$108325$new_n9369_, Q = \picorv32.instr_retirq).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108424 ($_DFF_P_) from module sim (D = $abc$108325$new_n10558_, Q = \picorv32.instr_waitirq).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108423 ($_DFF_P_) from module sim (D = $abc$108325$new_n10553_, Q = \picorv32.is_alu_reg_imm).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108422 ($_DFF_P_) from module sim (D = $abc$108325$new_n10549_, Q = \picorv32.is_alu_reg_reg).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108421 ($_DFF_P_) from module sim (D = $abc$108325$new_n10545_, Q = \picorv32.is_lb_lh_lw_lbu_lhu).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108420 ($_DFF_P_) from module sim (D = $abc$108325$new_n10543_, Q = \picorv32.is_sb_sh_sw).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108419 ($_DFF_P_) from module sim (D = $abc$108325$new_n10537_, Q = \picorv32.reg_op2 [0]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108418 ($_DFF_P_) from module sim (D = $abc$108325$new_n10534_, Q = \picorv32.reg_op2 [1]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108417 ($_DFF_P_) from module sim (D = $abc$108325$new_n10531_, Q = \picorv32.reg_op2 [2]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108416 ($_DFF_P_) from module sim (D = $abc$108325$new_n10528_, Q = \picorv32.reg_op2 [3]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108415 ($_DFF_P_) from module sim (D = $abc$108325$new_n10525_, Q = \picorv32.reg_op2 [4]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108414 ($_DFF_P_) from module sim (D = $abc$108325$new_n10522_, Q = \picorv32.reg_op2 [5]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108413 ($_DFF_P_) from module sim (D = $abc$108325$new_n10519_, Q = \picorv32.reg_op2 [6]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108412 ($_DFF_P_) from module sim (D = $abc$108325$new_n10516_, Q = \picorv32.reg_op2 [7]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108411 ($_DFF_P_) from module sim (D = $abc$108325$new_n10513_, Q = \picorv32.reg_op2 [8]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108410 ($_DFF_P_) from module sim (D = $abc$108325$new_n10510_, Q = \picorv32.reg_op2 [9]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108409 ($_DFF_P_) from module sim (D = $abc$108325$new_n10507_, Q = \picorv32.reg_op2 [10]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108408 ($_DFF_P_) from module sim (D = $abc$108325$new_n10504_, Q = \picorv32.reg_op2 [11]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108407 ($_DFF_P_) from module sim (D = $abc$108325$new_n10501_, Q = \picorv32.reg_op2 [12]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108406 ($_DFF_P_) from module sim (D = $abc$108325$new_n10498_, Q = \picorv32.reg_op2 [13]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108405 ($_DFF_P_) from module sim (D = $abc$108325$new_n10495_, Q = \picorv32.reg_op2 [14]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108404 ($_DFF_P_) from module sim (D = $abc$108325$new_n10492_, Q = \picorv32.reg_op2 [15]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108403 ($_DFF_P_) from module sim (D = $abc$108325$new_n10489_, Q = \picorv32.reg_op2 [16]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108402 ($_DFF_P_) from module sim (D = $abc$108325$new_n10486_, Q = \picorv32.reg_op2 [17]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108401 ($_DFF_P_) from module sim (D = $abc$108325$new_n10483_, Q = \picorv32.reg_op2 [18]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108400 ($_DFF_P_) from module sim (D = $abc$108325$new_n10480_, Q = \picorv32.reg_op2 [19]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108399 ($_DFF_P_) from module sim (D = $abc$108325$new_n10477_, Q = \picorv32.reg_op2 [20]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108398 ($_DFF_P_) from module sim (D = $abc$108325$new_n10474_, Q = \picorv32.reg_op2 [21]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108397 ($_DFF_P_) from module sim (D = $abc$108325$new_n10471_, Q = \picorv32.reg_op2 [22]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108396 ($_DFF_P_) from module sim (D = $abc$108325$new_n10468_, Q = \picorv32.reg_op2 [23]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108395 ($_DFF_P_) from module sim (D = $abc$108325$new_n10465_, Q = \picorv32.reg_op2 [24]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108394 ($_DFF_P_) from module sim (D = $abc$108325$new_n10462_, Q = \picorv32.reg_op2 [25]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108393 ($_DFF_P_) from module sim (D = $abc$108325$new_n10459_, Q = \picorv32.reg_op2 [26]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108392 ($_DFF_P_) from module sim (D = $abc$108325$new_n10456_, Q = \picorv32.reg_op2 [27]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108391 ($_DFF_P_) from module sim (D = $abc$108325$new_n10453_, Q = \picorv32.reg_op2 [28]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108390 ($_DFF_P_) from module sim (D = $abc$108325$new_n10450_, Q = \picorv32.reg_op2 [29]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108389 ($_DFF_P_) from module sim (D = $abc$108325$new_n10447_, Q = \picorv32.reg_op2 [30]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108388 ($_DFF_P_) from module sim (D = $abc$108325$new_n10444_, Q = \picorv32.reg_op2 [31]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108387 ($_DFF_P_) from module sim (D = $abc$108325$new_n10435_, Q = \picorv32.reg_next_pc [1]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108386 ($_DFF_P_) from module sim (D = $abc$108325$new_n10428_, Q = \picorv32.reg_next_pc [2]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108385 ($_DFF_P_) from module sim (D = $abc$108325$new_n10420_, Q = \picorv32.reg_next_pc [3]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108384 ($_DFF_P_) from module sim (D = $abc$108325$new_n10409_, Q = \picorv32.reg_next_pc [4]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108383 ($_DFF_P_) from module sim (D = $abc$108325$new_n10400_, Q = \picorv32.reg_next_pc [5]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108382 ($_DFF_P_) from module sim (D = $abc$108325$new_n10388_, Q = \picorv32.reg_next_pc [6]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108381 ($_DFF_P_) from module sim (D = $abc$108325$new_n10379_, Q = \picorv32.reg_next_pc [7]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108380 ($_DFF_P_) from module sim (D = $abc$108325$new_n10364_, Q = \picorv32.reg_next_pc [8]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108379 ($_DFF_P_) from module sim (D = $abc$108325$new_n10355_, Q = \picorv32.reg_next_pc [9]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108378 ($_DFF_P_) from module sim (D = $abc$108325$new_n10343_, Q = \picorv32.reg_next_pc [10]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108377 ($_DFF_P_) from module sim (D = $abc$108325$new_n10334_, Q = \picorv32.reg_next_pc [11]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108376 ($_DFF_P_) from module sim (D = $abc$108325$new_n10319_, Q = \picorv32.reg_next_pc [12]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108375 ($_DFF_P_) from module sim (D = $abc$108325$new_n10310_, Q = \picorv32.reg_next_pc [13]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108374 ($_DFF_P_) from module sim (D = $abc$108325$new_n10298_, Q = \picorv32.reg_next_pc [14]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108373 ($_DFF_P_) from module sim (D = $abc$108325$new_n10289_, Q = \picorv32.reg_next_pc [15]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108372 ($_DFF_P_) from module sim (D = $abc$108325$new_n10271_, Q = \picorv32.reg_next_pc [16]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108371 ($_DFF_P_) from module sim (D = $abc$108325$new_n10262_, Q = \picorv32.reg_next_pc [17]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108370 ($_DFF_P_) from module sim (D = $abc$108325$new_n10250_, Q = \picorv32.reg_next_pc [18]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108369 ($_DFF_P_) from module sim (D = $abc$108325$new_n10241_, Q = \picorv32.reg_next_pc [19]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108368 ($_DFF_P_) from module sim (D = $abc$108325$new_n10226_, Q = \picorv32.reg_next_pc [20]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108367 ($_DFF_P_) from module sim (D = $abc$108325$new_n10217_, Q = \picorv32.reg_next_pc [21]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108366 ($_DFF_P_) from module sim (D = $abc$108325$new_n10205_, Q = \picorv32.reg_next_pc [22]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108365 ($_DFF_P_) from module sim (D = $abc$108325$new_n10196_, Q = \picorv32.reg_next_pc [23]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108364 ($_DFF_P_) from module sim (D = $abc$108325$new_n10178_, Q = \picorv32.reg_next_pc [24]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108363 ($_DFF_P_) from module sim (D = $abc$108325$new_n10169_, Q = \picorv32.reg_next_pc [25]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108362 ($_DFF_P_) from module sim (D = $abc$108325$new_n10157_, Q = \picorv32.reg_next_pc [26]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108361 ($_DFF_P_) from module sim (D = $abc$108325$new_n10148_, Q = \picorv32.reg_next_pc [27]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108360 ($_DFF_P_) from module sim (D = $abc$108325$new_n10133_, Q = \picorv32.reg_next_pc [28]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108359 ($_DFF_P_) from module sim (D = $abc$108325$new_n10124_, Q = \picorv32.reg_next_pc [29]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108358 ($_DFF_P_) from module sim (D = $abc$108325$new_n10112_, Q = \picorv32.reg_next_pc [30]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108357 ($_DFF_P_) from module sim (D = $abc$108325$new_n10103_, Q = \picorv32.reg_next_pc [31]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108356 ($_DFF_P_) from module sim (D = $abc$108325$new_n9915_, Q = \picorv32.reg_pc [1]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108355 ($_DFF_P_) from module sim (D = $abc$108325$new_n9910_, Q = \picorv32.reg_pc [2]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108354 ($_DFF_P_) from module sim (D = $abc$108325$new_n9904_, Q = \picorv32.reg_pc [3]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108353 ($_DFF_P_) from module sim (D = $abc$108325$new_n9899_, Q = \picorv32.reg_pc [4]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108352 ($_DFF_P_) from module sim (D = $abc$108325$new_n9894_, Q = \picorv32.reg_pc [5]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108351 ($_DFF_P_) from module sim (D = $abc$108325$new_n9888_, Q = \picorv32.reg_pc [6]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108350 ($_DFF_P_) from module sim (D = $abc$108325$new_n9882_, Q = \picorv32.reg_pc [7]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108349 ($_DFF_P_) from module sim (D = $abc$108325$new_n9877_, Q = \picorv32.reg_pc [8]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108348 ($_DFF_P_) from module sim (D = $abc$108325$new_n9871_, Q = \picorv32.reg_pc [9]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108347 ($_DFF_P_) from module sim (D = $abc$108325$new_n9865_, Q = \picorv32.reg_pc [10]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108346 ($_DFF_P_) from module sim (D = $abc$108325$new_n9859_, Q = \picorv32.reg_pc [11]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108345 ($_DFF_P_) from module sim (D = $abc$108325$new_n9854_, Q = \picorv32.reg_pc [12]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108344 ($_DFF_P_) from module sim (D = $abc$108325$new_n9848_, Q = \picorv32.reg_pc [13]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108343 ($_DFF_P_) from module sim (D = $abc$108325$new_n9842_, Q = \picorv32.reg_pc [14]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108342 ($_DFF_P_) from module sim (D = $abc$108325$new_n9836_, Q = \picorv32.reg_pc [15]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108341 ($_DFF_P_) from module sim (D = $abc$108325$new_n9831_, Q = \picorv32.reg_pc [16]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108340 ($_DFF_P_) from module sim (D = $abc$108325$new_n9825_, Q = \picorv32.reg_pc [17]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108339 ($_DFF_P_) from module sim (D = $abc$108325$new_n9819_, Q = \picorv32.reg_pc [18]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108338 ($_DFF_P_) from module sim (D = $abc$108325$new_n9813_, Q = \picorv32.reg_pc [19]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108337 ($_DFF_P_) from module sim (D = $abc$108325$new_n9808_, Q = \picorv32.reg_pc [20]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108336 ($_DFF_P_) from module sim (D = $abc$108325$new_n9802_, Q = \picorv32.reg_pc [21]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108335 ($_DFF_P_) from module sim (D = $abc$108325$new_n9796_, Q = \picorv32.reg_pc [22]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108334 ($_DFF_P_) from module sim (D = $abc$108325$new_n9790_, Q = \picorv32.reg_pc [23]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108333 ($_DFF_P_) from module sim (D = $abc$108325$new_n9785_, Q = \picorv32.reg_pc [24]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108332 ($_DFF_P_) from module sim (D = $abc$108325$new_n9779_, Q = \picorv32.reg_pc [25]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108331 ($_DFF_P_) from module sim (D = $abc$108325$new_n9773_, Q = \picorv32.reg_pc [26]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108330 ($_DFF_P_) from module sim (D = $abc$108325$new_n9767_, Q = \picorv32.reg_pc [27]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108329 ($_DFF_P_) from module sim (D = $abc$108325$new_n9762_, Q = \picorv32.reg_pc [28]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108328 ($_DFF_P_) from module sim (D = $abc$108325$new_n9756_, Q = \picorv32.reg_pc [29]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108327 ($_DFF_P_) from module sim (D = $abc$108325$new_n9751_, Q = \picorv32.reg_pc [30]).
Adding EN signal on $abc$108325$auto$blifparse.cc:377:parse_blif$108326 ($_DFF_P_) from module sim (D = $abc$108325$new_n9746_, Q = \picorv32.reg_pc [31]).
[#visit=1919, #solve=0, #remove=0, time=0.14 sec.]

5.319. Executing OPT_EXPR pass (perform const folding).
Optimizing module sim.

5.320. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sim..
Removed 1261 unused cells and 1265 unused wires.
<suppressed ~1262 debug messages>

5.321. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).

ABC-DFF iteration : 3

5.322. Executing ABC pass (technology mapping using ABC).

5.322.1. Summary of detected clock domains:
  12165 cells in clk=\sys_clk, en={ }, arst={ }, srst={ }

  #logic partitions = 1

5.322.2. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk
Extracted 11773 gates and 12268 wires to a netlist network with 494 inputs and 2313 outputs (dfl=2).

5.322.2.1. Executing ABC.
[Time = 6.94 sec.]

5.323. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1919, #solve=0, #remove=0, time=0.13 sec.]

5.324. Executing OPT_EXPR pass (perform const folding).
Optimizing module sim.
<suppressed ~8 debug messages>

5.325. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sim..
Removed 0 unused cells and 14319 unused wires.
<suppressed ~1 debug messages>

5.326. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1919, #solve=0, #remove=0, time=0.12 sec.]

5.327. Executing OPT_EXPR pass (perform const folding).
Optimizing module sim.

5.328. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sim..

5.329. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$127211 ($_DFF_P_) from module sim (D = $abc$125969$new_n15610_, Q = $abc$108325$lo0430).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$127210 ($_DFF_P_) from module sim (D = $abc$125969$new_n15608_, Q = $abc$108325$lo0431).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$127209 ($_DFF_P_) from module sim (D = $abc$125969$new_n15606_, Q = $abc$108325$lo0432).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$127208 ($_DFF_P_) from module sim (D = $abc$125969$new_n15604_, Q = $abc$108325$lo0433).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$127207 ($_DFF_P_) from module sim (D = $abc$125969$new_n15602_, Q = $abc$108325$lo0434).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$127206 ($_DFF_P_) from module sim (D = $abc$125969$new_n15600_, Q = $abc$108325$lo0435).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$127205 ($_DFF_P_) from module sim (D = $abc$125969$new_n15598_, Q = $abc$108325$lo0436).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$127204 ($_DFF_P_) from module sim (D = $abc$125969$new_n15596_, Q = $abc$108325$lo0437).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$127203 ($_DFF_P_) from module sim (D = \serial_source_data [7], Q = $abc$108325$lo0438).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$127202 ($_DFF_P_) from module sim (D = \serial_source_data [6], Q = $abc$108325$lo0439).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$127201 ($_DFF_P_) from module sim (D = \serial_source_data [5], Q = $abc$108325$lo0440).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$127200 ($_DFF_P_) from module sim (D = \serial_source_data [4], Q = $abc$108325$lo0441).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$127199 ($_DFF_P_) from module sim (D = \serial_source_data [3], Q = $abc$108325$lo0442).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$127198 ($_DFF_P_) from module sim (D = \serial_source_data [2], Q = $abc$108325$lo0443).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$127197 ($_DFF_P_) from module sim (D = \serial_source_data [1], Q = $abc$108325$lo0444).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$127196 ($_DFF_P_) from module sim (D = \serial_source_data [0], Q = $abc$108325$lo0445).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$127195 ($_DFF_P_) from module sim (D = \builder_csr_bankarray_csrbank2_r_r, Q = \builder_i02).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$127194 ($_DFF_P_) from module sim (D = $abc$125969$new_n15119_, Q = \builder_i102).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$127193 ($_DFF_P_) from module sim (D = $abc$125969$new_n15117_, Q = \builder_i112).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$127192 ($_DFF_P_) from module sim (D = $abc$125969$new_n15115_, Q = \builder_i122).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$127191 ($_DFF_P_) from module sim (D = \builder_simsoc_dat_w [1], Q = \builder_i12).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$127190 ($_DFF_P_) from module sim (D = $abc$125969$new_n15113_, Q = \builder_i132).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$127189 ($_DFF_P_) from module sim (D = $abc$125969$new_n15111_, Q = \builder_i142).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$127188 ($_DFF_P_) from module sim (D = $abc$125969$new_n15109_, Q = \builder_i152).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$127187 ($_DFF_P_) from module sim (D = $abc$125969$new_n15107_, Q = \builder_i162).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$127186 ($_DFF_P_) from module sim (D = $abc$125969$new_n15105_, Q = \builder_i172).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$127185 ($_DFF_P_) from module sim (D = $abc$125969$new_n15103_, Q = \builder_i182).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$127184 ($_DFF_P_) from module sim (D = $abc$125969$new_n15101_, Q = \builder_i192).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$127183 ($_DFF_P_) from module sim (D = $abc$125969$new_n15098_, Q = \builder_i202).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$127182 ($_DFF_P_) from module sim (D = $abc$125969$new_n15096_, Q = \builder_i212).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$127181 ($_DFF_P_) from module sim (D = $abc$125969$new_n15094_, Q = \builder_i222).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$127180 ($_DFF_P_) from module sim (D = \builder_simsoc_dat_w [2], Q = \builder_i22).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$127179 ($_DFF_P_) from module sim (D = $abc$125969$new_n15092_, Q = \builder_i232).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$127178 ($_DFF_P_) from module sim (D = $abc$125969$new_n15090_, Q = \builder_i242).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$127177 ($_DFF_P_) from module sim (D = $abc$125969$new_n15088_, Q = \builder_i252).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$127176 ($_DFF_P_) from module sim (D = $abc$125969$new_n15086_, Q = \builder_i262).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$127175 ($_DFF_P_) from module sim (D = $abc$125969$new_n15084_, Q = \builder_i272).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$127174 ($_DFF_P_) from module sim (D = $abc$125969$new_n15082_, Q = \builder_i282).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$127173 ($_DFF_P_) from module sim (D = $abc$125969$new_n15080_, Q = \builder_i292).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$127172 ($_DFF_P_) from module sim (D = $abc$125969$new_n15077_, Q = \builder_i302).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$127171 ($_DFF_P_) from module sim (D = $abc$125969$new_n15075_, Q = \builder_i312).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$127170 ($_DFF_P_) from module sim (D = \builder_simsoc_dat_w [3], Q = \builder_i32).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$127169 ($_DFF_P_) from module sim (D = \builder_simsoc_dat_w [4], Q = \builder_i42).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$127168 ($_DFF_P_) from module sim (D = \builder_simsoc_dat_w [5], Q = \builder_i52).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$127167 ($_DFF_P_) from module sim (D = \builder_simsoc_dat_w [6], Q = \builder_i62).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$127166 ($_DFF_P_) from module sim (D = \builder_simsoc_dat_w [7], Q = \builder_i72).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$127165 ($_DFF_P_) from module sim (D = $abc$125969$new_n15068_, Q = \builder_i82).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$127164 ($_DFF_P_) from module sim (D = $abc$125969$new_n15066_, Q = \builder_i92).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$127163 ($_DFF_P_) from module sim (D = \builder_csr_bankarray_csrbank2_r_r, Q = \builder_pending_r [0]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$127162 ($_DFF_P_) from module sim (D = $abc$125969$new_n15119_, Q = \builder_pending_r [10]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$127161 ($_DFF_P_) from module sim (D = $abc$125969$new_n15117_, Q = \builder_pending_r [11]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$127160 ($_DFF_P_) from module sim (D = $abc$125969$new_n15115_, Q = \builder_pending_r [12]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$127159 ($_DFF_P_) from module sim (D = $abc$125969$new_n15113_, Q = \builder_pending_r [13]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$127158 ($_DFF_P_) from module sim (D = $abc$125969$new_n15111_, Q = \builder_pending_r [14]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$127157 ($_DFF_P_) from module sim (D = $abc$125969$new_n15109_, Q = \builder_pending_r [15]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$127156 ($_DFF_P_) from module sim (D = $abc$125969$new_n15107_, Q = \builder_pending_r [16]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$127155 ($_DFF_P_) from module sim (D = $abc$125969$new_n15105_, Q = \builder_pending_r [17]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$127154 ($_DFF_P_) from module sim (D = $abc$125969$new_n15103_, Q = \builder_pending_r [18]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$127153 ($_DFF_P_) from module sim (D = $abc$125969$new_n15101_, Q = \builder_pending_r [19]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$127152 ($_DFF_P_) from module sim (D = \builder_simsoc_dat_w [1], Q = \builder_pending_r [1]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$127151 ($_DFF_P_) from module sim (D = $abc$125969$new_n15098_, Q = \builder_pending_r [20]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$127150 ($_DFF_P_) from module sim (D = $abc$125969$new_n15096_, Q = \builder_pending_r [21]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$127149 ($_DFF_P_) from module sim (D = $abc$125969$new_n15094_, Q = \builder_pending_r [22]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$127148 ($_DFF_P_) from module sim (D = $abc$125969$new_n15092_, Q = \builder_pending_r [23]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$127147 ($_DFF_P_) from module sim (D = $abc$125969$new_n15090_, Q = \builder_pending_r [24]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$127146 ($_DFF_P_) from module sim (D = $abc$125969$new_n15088_, Q = \builder_pending_r [25]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$127145 ($_DFF_P_) from module sim (D = $abc$125969$new_n15086_, Q = \builder_pending_r [26]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$127144 ($_DFF_P_) from module sim (D = $abc$125969$new_n15084_, Q = \builder_pending_r [27]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$127143 ($_DFF_P_) from module sim (D = $abc$125969$new_n15082_, Q = \builder_pending_r [28]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$127142 ($_DFF_P_) from module sim (D = $abc$125969$new_n15080_, Q = \builder_pending_r [29]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$127141 ($_DFF_P_) from module sim (D = \builder_simsoc_dat_w [2], Q = \builder_pending_r [2]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$127140 ($_DFF_P_) from module sim (D = $abc$125969$new_n15077_, Q = \builder_pending_r [30]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$127139 ($_DFF_P_) from module sim (D = $abc$125969$new_n15075_, Q = \builder_pending_r [31]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$127138 ($_DFF_P_) from module sim (D = \builder_simsoc_dat_w [3], Q = \builder_pending_r [3]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$127137 ($_DFF_P_) from module sim (D = \builder_simsoc_dat_w [4], Q = \builder_pending_r [4]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$127136 ($_DFF_P_) from module sim (D = \builder_simsoc_dat_w [5], Q = \builder_pending_r [5]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$127135 ($_DFF_P_) from module sim (D = \builder_simsoc_dat_w [6], Q = \builder_pending_r [6]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$127134 ($_DFF_P_) from module sim (D = \builder_simsoc_dat_w [7], Q = \builder_pending_r [7]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$127133 ($_DFF_P_) from module sim (D = $abc$125969$new_n15068_, Q = \builder_pending_r [8]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$127132 ($_DFF_P_) from module sim (D = $abc$125969$new_n15066_, Q = \builder_pending_r [9]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$127131 ($_DFF_P_) from module sim (D = \builder_csr_bankarray_csrbank2_r_r, Q = \gpio_o [0]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$127130 ($_DFF_P_) from module sim (D = $abc$125969$new_n15119_, Q = \gpio_o [10]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$127129 ($_DFF_P_) from module sim (D = $abc$125969$new_n15117_, Q = \gpio_o [11]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$127128 ($_DFF_P_) from module sim (D = $abc$125969$new_n15115_, Q = \gpio_o [12]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$127127 ($_DFF_P_) from module sim (D = $abc$125969$new_n15113_, Q = \gpio_o [13]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$127126 ($_DFF_P_) from module sim (D = $abc$125969$new_n15111_, Q = \gpio_o [14]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$127125 ($_DFF_P_) from module sim (D = $abc$125969$new_n15109_, Q = \gpio_o [15]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$127124 ($_DFF_P_) from module sim (D = $abc$125969$new_n15107_, Q = \gpio_o [16]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$127123 ($_DFF_P_) from module sim (D = $abc$125969$new_n15105_, Q = \gpio_o [17]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$127122 ($_DFF_P_) from module sim (D = $abc$125969$new_n15103_, Q = \gpio_o [18]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$127121 ($_DFF_P_) from module sim (D = $abc$125969$new_n15101_, Q = \gpio_o [19]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$127120 ($_DFF_P_) from module sim (D = \builder_simsoc_dat_w [1], Q = \gpio_o [1]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$127119 ($_DFF_P_) from module sim (D = $abc$125969$new_n15098_, Q = \gpio_o [20]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$127118 ($_DFF_P_) from module sim (D = $abc$125969$new_n15096_, Q = \gpio_o [21]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$127117 ($_DFF_P_) from module sim (D = $abc$125969$new_n15094_, Q = \gpio_o [22]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$127116 ($_DFF_P_) from module sim (D = $abc$125969$new_n15092_, Q = \gpio_o [23]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$127115 ($_DFF_P_) from module sim (D = $abc$125969$new_n15090_, Q = \gpio_o [24]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$127114 ($_DFF_P_) from module sim (D = $abc$125969$new_n15088_, Q = \gpio_o [25]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$127113 ($_DFF_P_) from module sim (D = $abc$125969$new_n15086_, Q = \gpio_o [26]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$127112 ($_DFF_P_) from module sim (D = $abc$125969$new_n15084_, Q = \gpio_o [27]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$127111 ($_DFF_P_) from module sim (D = $abc$125969$new_n15082_, Q = \gpio_o [28]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$127110 ($_DFF_P_) from module sim (D = $abc$125969$new_n15080_, Q = \gpio_o [29]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$127109 ($_DFF_P_) from module sim (D = \builder_simsoc_dat_w [2], Q = \gpio_o [2]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$127108 ($_DFF_P_) from module sim (D = $abc$125969$new_n15077_, Q = \gpio_o [30]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$127107 ($_DFF_P_) from module sim (D = $abc$125969$new_n15075_, Q = \gpio_o [31]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$127106 ($_DFF_P_) from module sim (D = \builder_simsoc_dat_w [3], Q = \gpio_o [3]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$127105 ($_DFF_P_) from module sim (D = \builder_simsoc_dat_w [4], Q = \gpio_o [4]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$127104 ($_DFF_P_) from module sim (D = \builder_simsoc_dat_w [5], Q = \gpio_o [5]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$127103 ($_DFF_P_) from module sim (D = \builder_simsoc_dat_w [6], Q = \gpio_o [6]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$127102 ($_DFF_P_) from module sim (D = \builder_simsoc_dat_w [7], Q = \gpio_o [7]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$127101 ($_DFF_P_) from module sim (D = $abc$125969$new_n15068_, Q = \gpio_o [8]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$127100 ($_DFF_P_) from module sim (D = $abc$125969$new_n15066_, Q = \gpio_o [9]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$127099 ($_DFF_P_) from module sim (D = \builder_csr_bankarray_csrbank2_r_r, Q = \gpio_oe [0]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$127098 ($_DFF_P_) from module sim (D = $abc$125969$new_n15119_, Q = \gpio_oe [10]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$127097 ($_DFF_P_) from module sim (D = $abc$125969$new_n15117_, Q = \gpio_oe [11]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$127096 ($_DFF_P_) from module sim (D = $abc$125969$new_n15115_, Q = \gpio_oe [12]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$127095 ($_DFF_P_) from module sim (D = $abc$125969$new_n15113_, Q = \gpio_oe [13]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$127094 ($_DFF_P_) from module sim (D = $abc$125969$new_n15111_, Q = \gpio_oe [14]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$127093 ($_DFF_P_) from module sim (D = $abc$125969$new_n15109_, Q = \gpio_oe [15]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$127092 ($_DFF_P_) from module sim (D = $abc$125969$new_n15107_, Q = \gpio_oe [16]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$127091 ($_DFF_P_) from module sim (D = $abc$125969$new_n15105_, Q = \gpio_oe [17]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$127090 ($_DFF_P_) from module sim (D = $abc$125969$new_n15103_, Q = \gpio_oe [18]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$127089 ($_DFF_P_) from module sim (D = $abc$125969$new_n15101_, Q = \gpio_oe [19]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$127088 ($_DFF_P_) from module sim (D = \builder_simsoc_dat_w [1], Q = \gpio_oe [1]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$127087 ($_DFF_P_) from module sim (D = $abc$125969$new_n15098_, Q = \gpio_oe [20]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$127086 ($_DFF_P_) from module sim (D = $abc$125969$new_n15096_, Q = \gpio_oe [21]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$127085 ($_DFF_P_) from module sim (D = $abc$125969$new_n15094_, Q = \gpio_oe [22]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$127084 ($_DFF_P_) from module sim (D = $abc$125969$new_n15092_, Q = \gpio_oe [23]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$127083 ($_DFF_P_) from module sim (D = $abc$125969$new_n15090_, Q = \gpio_oe [24]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$127082 ($_DFF_P_) from module sim (D = $abc$125969$new_n15088_, Q = \gpio_oe [25]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$127081 ($_DFF_P_) from module sim (D = $abc$125969$new_n15086_, Q = \gpio_oe [26]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$127080 ($_DFF_P_) from module sim (D = $abc$125969$new_n15084_, Q = \gpio_oe [27]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$127079 ($_DFF_P_) from module sim (D = $abc$125969$new_n15082_, Q = \gpio_oe [28]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$127078 ($_DFF_P_) from module sim (D = $abc$125969$new_n15080_, Q = \gpio_oe [29]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$127077 ($_DFF_P_) from module sim (D = \builder_simsoc_dat_w [2], Q = \gpio_oe [2]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$127076 ($_DFF_P_) from module sim (D = $abc$125969$new_n15077_, Q = \gpio_oe [30]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$127075 ($_DFF_P_) from module sim (D = $abc$125969$new_n15075_, Q = \gpio_oe [31]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$127074 ($_DFF_P_) from module sim (D = \builder_simsoc_dat_w [3], Q = \gpio_oe [3]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$127073 ($_DFF_P_) from module sim (D = \builder_simsoc_dat_w [4], Q = \gpio_oe [4]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$127072 ($_DFF_P_) from module sim (D = \builder_simsoc_dat_w [5], Q = \gpio_oe [5]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$127071 ($_DFF_P_) from module sim (D = \builder_simsoc_dat_w [6], Q = \gpio_oe [6]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$127070 ($_DFF_P_) from module sim (D = \builder_simsoc_dat_w [7], Q = \gpio_oe [7]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$127069 ($_DFF_P_) from module sim (D = $abc$125969$new_n15068_, Q = \gpio_oe [8]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$127068 ($_DFF_P_) from module sim (D = $abc$125969$new_n15066_, Q = \gpio_oe [9]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$127035 ($_DFF_P_) from module sim (D = \builder_simsoc_dat_w [1], Q = \main_cpu_rst).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$127034 ($_DFF_P_) from module sim (D = \builder_csr_bankarray_csrbank2_r_r, Q = \main_edge_storage [0]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$127033 ($_DFF_P_) from module sim (D = $abc$125969$new_n15119_, Q = \main_edge_storage [10]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$127032 ($_DFF_P_) from module sim (D = $abc$125969$new_n15117_, Q = \main_edge_storage [11]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$127031 ($_DFF_P_) from module sim (D = $abc$125969$new_n15115_, Q = \main_edge_storage [12]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$127030 ($_DFF_P_) from module sim (D = $abc$125969$new_n15113_, Q = \main_edge_storage [13]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$127029 ($_DFF_P_) from module sim (D = $abc$125969$new_n15111_, Q = \main_edge_storage [14]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$127028 ($_DFF_P_) from module sim (D = $abc$125969$new_n15109_, Q = \main_edge_storage [15]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$127027 ($_DFF_P_) from module sim (D = $abc$125969$new_n15107_, Q = \main_edge_storage [16]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$127026 ($_DFF_P_) from module sim (D = $abc$125969$new_n15105_, Q = \main_edge_storage [17]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$127025 ($_DFF_P_) from module sim (D = $abc$125969$new_n15103_, Q = \main_edge_storage [18]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$127024 ($_DFF_P_) from module sim (D = $abc$125969$new_n15101_, Q = \main_edge_storage [19]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$127023 ($_DFF_P_) from module sim (D = \builder_simsoc_dat_w [1], Q = \main_edge_storage [1]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$127022 ($_DFF_P_) from module sim (D = $abc$125969$new_n15098_, Q = \main_edge_storage [20]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$127021 ($_DFF_P_) from module sim (D = $abc$125969$new_n15096_, Q = \main_edge_storage [21]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$127020 ($_DFF_P_) from module sim (D = $abc$125969$new_n15094_, Q = \main_edge_storage [22]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$127019 ($_DFF_P_) from module sim (D = $abc$125969$new_n15092_, Q = \main_edge_storage [23]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$127018 ($_DFF_P_) from module sim (D = $abc$125969$new_n15090_, Q = \main_edge_storage [24]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$127017 ($_DFF_P_) from module sim (D = $abc$125969$new_n15088_, Q = \main_edge_storage [25]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$127016 ($_DFF_P_) from module sim (D = $abc$125969$new_n15086_, Q = \main_edge_storage [26]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$127015 ($_DFF_P_) from module sim (D = $abc$125969$new_n15084_, Q = \main_edge_storage [27]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$127014 ($_DFF_P_) from module sim (D = $abc$125969$new_n15082_, Q = \main_edge_storage [28]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$127013 ($_DFF_P_) from module sim (D = $abc$125969$new_n15080_, Q = \main_edge_storage [29]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$127012 ($_DFF_P_) from module sim (D = \builder_simsoc_dat_w [2], Q = \main_edge_storage [2]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$127011 ($_DFF_P_) from module sim (D = $abc$125969$new_n15077_, Q = \main_edge_storage [30]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$127010 ($_DFF_P_) from module sim (D = $abc$125969$new_n15075_, Q = \main_edge_storage [31]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$127009 ($_DFF_P_) from module sim (D = \builder_simsoc_dat_w [3], Q = \main_edge_storage [3]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$127008 ($_DFF_P_) from module sim (D = \builder_simsoc_dat_w [4], Q = \main_edge_storage [4]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$127007 ($_DFF_P_) from module sim (D = \builder_simsoc_dat_w [5], Q = \main_edge_storage [5]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$127006 ($_DFF_P_) from module sim (D = \builder_simsoc_dat_w [6], Q = \main_edge_storage [6]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$127005 ($_DFF_P_) from module sim (D = \builder_simsoc_dat_w [7], Q = \main_edge_storage [7]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$127004 ($_DFF_P_) from module sim (D = $abc$125969$new_n15068_, Q = \main_edge_storage [8]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$127003 ($_DFF_P_) from module sim (D = $abc$125969$new_n15066_, Q = \main_edge_storage [9]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$127002 ($_DFF_P_) from module sim (D = \builder_csr_bankarray_csrbank2_r_r, Q = \main_mode_storage [0]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$127001 ($_DFF_P_) from module sim (D = $abc$125969$new_n15119_, Q = \main_mode_storage [10]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$127000 ($_DFF_P_) from module sim (D = $abc$125969$new_n15117_, Q = \main_mode_storage [11]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126999 ($_DFF_P_) from module sim (D = $abc$125969$new_n15115_, Q = \main_mode_storage [12]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126998 ($_DFF_P_) from module sim (D = $abc$125969$new_n15113_, Q = \main_mode_storage [13]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126997 ($_DFF_P_) from module sim (D = $abc$125969$new_n15111_, Q = \main_mode_storage [14]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126996 ($_DFF_P_) from module sim (D = $abc$125969$new_n15109_, Q = \main_mode_storage [15]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126995 ($_DFF_P_) from module sim (D = $abc$125969$new_n15107_, Q = \main_mode_storage [16]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126994 ($_DFF_P_) from module sim (D = $abc$125969$new_n15105_, Q = \main_mode_storage [17]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126993 ($_DFF_P_) from module sim (D = $abc$125969$new_n15103_, Q = \main_mode_storage [18]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126992 ($_DFF_P_) from module sim (D = $abc$125969$new_n15101_, Q = \main_mode_storage [19]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126991 ($_DFF_P_) from module sim (D = \builder_simsoc_dat_w [1], Q = \main_mode_storage [1]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126990 ($_DFF_P_) from module sim (D = $abc$125969$new_n15098_, Q = \main_mode_storage [20]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126989 ($_DFF_P_) from module sim (D = $abc$125969$new_n15096_, Q = \main_mode_storage [21]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126988 ($_DFF_P_) from module sim (D = $abc$125969$new_n15094_, Q = \main_mode_storage [22]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126987 ($_DFF_P_) from module sim (D = $abc$125969$new_n15092_, Q = \main_mode_storage [23]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126986 ($_DFF_P_) from module sim (D = $abc$125969$new_n15090_, Q = \main_mode_storage [24]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126985 ($_DFF_P_) from module sim (D = $abc$125969$new_n15088_, Q = \main_mode_storage [25]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126984 ($_DFF_P_) from module sim (D = $abc$125969$new_n15086_, Q = \main_mode_storage [26]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126983 ($_DFF_P_) from module sim (D = $abc$125969$new_n15084_, Q = \main_mode_storage [27]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126982 ($_DFF_P_) from module sim (D = $abc$125969$new_n15082_, Q = \main_mode_storage [28]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126981 ($_DFF_P_) from module sim (D = $abc$125969$new_n15080_, Q = \main_mode_storage [29]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126980 ($_DFF_P_) from module sim (D = \builder_simsoc_dat_w [2], Q = \main_mode_storage [2]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126979 ($_DFF_P_) from module sim (D = $abc$125969$new_n15077_, Q = \main_mode_storage [30]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126978 ($_DFF_P_) from module sim (D = $abc$125969$new_n15075_, Q = \main_mode_storage [31]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126977 ($_DFF_P_) from module sim (D = \builder_simsoc_dat_w [3], Q = \main_mode_storage [3]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126976 ($_DFF_P_) from module sim (D = \builder_simsoc_dat_w [4], Q = \main_mode_storage [4]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126975 ($_DFF_P_) from module sim (D = \builder_simsoc_dat_w [5], Q = \main_mode_storage [5]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126974 ($_DFF_P_) from module sim (D = \builder_simsoc_dat_w [6], Q = \main_mode_storage [6]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126973 ($_DFF_P_) from module sim (D = \builder_simsoc_dat_w [7], Q = \main_mode_storage [7]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126972 ($_DFF_P_) from module sim (D = $abc$125969$new_n15068_, Q = \main_mode_storage [8]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126971 ($_DFF_P_) from module sim (D = $abc$125969$new_n15066_, Q = \main_mode_storage [9]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126970 ($_DFF_P_) from module sim (D = \builder_simsoc_dat_w [1], Q = \main_oe).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126969 ($_DFF_P_) from module sim (D = \builder_csr_bankarray_csrbank2_r_r, Q = \main_reset_storage [0]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126968 ($_DFF_P_) from module sim (D = \builder_csr_bankarray_csrbank2_r_r, Q = \main_scratch_storage [0]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126967 ($_DFF_P_) from module sim (D = $abc$125969$new_n15117_, Q = \main_scratch_storage [11]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126966 ($_DFF_P_) from module sim (D = $abc$125969$new_n15113_, Q = \main_scratch_storage [13]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126965 ($_DFF_P_) from module sim (D = $abc$125969$new_n15109_, Q = \main_scratch_storage [15]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126964 ($_DFF_P_) from module sim (D = $abc$125969$new_n15107_, Q = \main_scratch_storage [16]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126963 ($_DFF_P_) from module sim (D = $abc$125969$new_n15105_, Q = \main_scratch_storage [17]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126962 ($_DFF_P_) from module sim (D = $abc$125969$new_n15101_, Q = \main_scratch_storage [19]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126961 ($_DFF_P_) from module sim (D = \builder_simsoc_dat_w [1], Q = \main_scratch_storage [1]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126960 ($_DFF_P_) from module sim (D = $abc$125969$new_n15094_, Q = \main_scratch_storage [22]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126959 ($_DFF_P_) from module sim (D = $abc$125969$new_n15092_, Q = \main_scratch_storage [23]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126958 ($_DFF_P_) from module sim (D = $abc$125969$new_n15090_, Q = \main_scratch_storage [24]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126957 ($_DFF_P_) from module sim (D = $abc$125969$new_n15086_, Q = \main_scratch_storage [26]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126956 ($_DFF_P_) from module sim (D = $abc$125969$new_n15084_, Q = \main_scratch_storage [27]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126955 ($_DFF_P_) from module sim (D = $abc$125969$new_n15080_, Q = \main_scratch_storage [29]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126954 ($_DFF_P_) from module sim (D = \builder_simsoc_dat_w [2], Q = \main_scratch_storage [2]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126953 ($_DFF_P_) from module sim (D = $abc$125969$new_n15077_, Q = \main_scratch_storage [30]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126952 ($_DFF_P_) from module sim (D = $abc$125969$new_n15075_, Q = \main_scratch_storage [31]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126951 ($_DFF_P_) from module sim (D = \builder_simsoc_dat_w [7], Q = \main_scratch_storage [7]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126950 ($_DFF_P_) from module sim (D = $abc$125969$new_n15068_, Q = \main_scratch_storage [8]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126949 ($_DFF_P_) from module sim (D = \builder_csr_bankarray_csrbank2_r_r, Q = \main_timer_en_storage).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126948 ($_DFF_P_) from module sim (D = \builder_csr_bankarray_csrbank2_r_r, Q = \main_timer_enable_storage).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126947 ($_DFF_P_) from module sim (D = \builder_csr_bankarray_csrbank2_r_r, Q = \main_timer_load_storage [0]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126946 ($_DFF_P_) from module sim (D = $abc$125969$new_n15119_, Q = \main_timer_load_storage [10]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126945 ($_DFF_P_) from module sim (D = $abc$125969$new_n15117_, Q = \main_timer_load_storage [11]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126944 ($_DFF_P_) from module sim (D = $abc$125969$new_n15115_, Q = \main_timer_load_storage [12]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126943 ($_DFF_P_) from module sim (D = $abc$125969$new_n15113_, Q = \main_timer_load_storage [13]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126942 ($_DFF_P_) from module sim (D = $abc$125969$new_n15111_, Q = \main_timer_load_storage [14]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126941 ($_DFF_P_) from module sim (D = $abc$125969$new_n15109_, Q = \main_timer_load_storage [15]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126940 ($_DFF_P_) from module sim (D = $abc$125969$new_n15107_, Q = \main_timer_load_storage [16]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126939 ($_DFF_P_) from module sim (D = $abc$125969$new_n15105_, Q = \main_timer_load_storage [17]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126938 ($_DFF_P_) from module sim (D = $abc$125969$new_n15103_, Q = \main_timer_load_storage [18]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126937 ($_DFF_P_) from module sim (D = $abc$125969$new_n15101_, Q = \main_timer_load_storage [19]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126936 ($_DFF_P_) from module sim (D = \builder_simsoc_dat_w [1], Q = \main_timer_load_storage [1]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126935 ($_DFF_P_) from module sim (D = $abc$125969$new_n15098_, Q = \main_timer_load_storage [20]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126934 ($_DFF_P_) from module sim (D = $abc$125969$new_n15096_, Q = \main_timer_load_storage [21]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126933 ($_DFF_P_) from module sim (D = $abc$125969$new_n15094_, Q = \main_timer_load_storage [22]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126932 ($_DFF_P_) from module sim (D = $abc$125969$new_n15092_, Q = \main_timer_load_storage [23]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126931 ($_DFF_P_) from module sim (D = $abc$125969$new_n15090_, Q = \main_timer_load_storage [24]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126930 ($_DFF_P_) from module sim (D = $abc$125969$new_n15088_, Q = \main_timer_load_storage [25]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126929 ($_DFF_P_) from module sim (D = $abc$125969$new_n15086_, Q = \main_timer_load_storage [26]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126928 ($_DFF_P_) from module sim (D = $abc$125969$new_n15084_, Q = \main_timer_load_storage [27]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126927 ($_DFF_P_) from module sim (D = $abc$125969$new_n15082_, Q = \main_timer_load_storage [28]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126926 ($_DFF_P_) from module sim (D = $abc$125969$new_n15080_, Q = \main_timer_load_storage [29]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126925 ($_DFF_P_) from module sim (D = \builder_simsoc_dat_w [2], Q = \main_timer_load_storage [2]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126924 ($_DFF_P_) from module sim (D = $abc$125969$new_n15077_, Q = \main_timer_load_storage [30]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126923 ($_DFF_P_) from module sim (D = $abc$125969$new_n15075_, Q = \main_timer_load_storage [31]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126922 ($_DFF_P_) from module sim (D = \builder_simsoc_dat_w [3], Q = \main_timer_load_storage [3]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126921 ($_DFF_P_) from module sim (D = \builder_simsoc_dat_w [4], Q = \main_timer_load_storage [4]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126920 ($_DFF_P_) from module sim (D = \builder_simsoc_dat_w [5], Q = \main_timer_load_storage [5]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126919 ($_DFF_P_) from module sim (D = \builder_simsoc_dat_w [6], Q = \main_timer_load_storage [6]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126918 ($_DFF_P_) from module sim (D = \builder_simsoc_dat_w [7], Q = \main_timer_load_storage [7]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126917 ($_DFF_P_) from module sim (D = $abc$125969$new_n15068_, Q = \main_timer_load_storage [8]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126916 ($_DFF_P_) from module sim (D = $abc$125969$new_n15066_, Q = \main_timer_load_storage [9]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126915 ($_DFF_P_) from module sim (D = \builder_csr_bankarray_csrbank2_r_r, Q = \main_timer_pending_r).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126914 ($_DFF_P_) from module sim (D = \builder_csr_bankarray_csrbank2_r_r, Q = \main_timer_reload_storage [0]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126913 ($_DFF_P_) from module sim (D = $abc$125969$new_n15119_, Q = \main_timer_reload_storage [10]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126912 ($_DFF_P_) from module sim (D = $abc$125969$new_n15117_, Q = \main_timer_reload_storage [11]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126911 ($_DFF_P_) from module sim (D = $abc$125969$new_n15115_, Q = \main_timer_reload_storage [12]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126910 ($_DFF_P_) from module sim (D = $abc$125969$new_n15113_, Q = \main_timer_reload_storage [13]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126909 ($_DFF_P_) from module sim (D = $abc$125969$new_n15111_, Q = \main_timer_reload_storage [14]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126908 ($_DFF_P_) from module sim (D = $abc$125969$new_n15109_, Q = \main_timer_reload_storage [15]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126907 ($_DFF_P_) from module sim (D = $abc$125969$new_n15107_, Q = \main_timer_reload_storage [16]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126906 ($_DFF_P_) from module sim (D = $abc$125969$new_n15105_, Q = \main_timer_reload_storage [17]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126905 ($_DFF_P_) from module sim (D = $abc$125969$new_n15103_, Q = \main_timer_reload_storage [18]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126904 ($_DFF_P_) from module sim (D = $abc$125969$new_n15101_, Q = \main_timer_reload_storage [19]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126903 ($_DFF_P_) from module sim (D = \builder_simsoc_dat_w [1], Q = \main_timer_reload_storage [1]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126902 ($_DFF_P_) from module sim (D = $abc$125969$new_n15098_, Q = \main_timer_reload_storage [20]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126901 ($_DFF_P_) from module sim (D = $abc$125969$new_n15096_, Q = \main_timer_reload_storage [21]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126900 ($_DFF_P_) from module sim (D = $abc$125969$new_n15094_, Q = \main_timer_reload_storage [22]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126899 ($_DFF_P_) from module sim (D = $abc$125969$new_n15092_, Q = \main_timer_reload_storage [23]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126898 ($_DFF_P_) from module sim (D = $abc$125969$new_n15090_, Q = \main_timer_reload_storage [24]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126897 ($_DFF_P_) from module sim (D = $abc$125969$new_n15088_, Q = \main_timer_reload_storage [25]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126896 ($_DFF_P_) from module sim (D = $abc$125969$new_n15086_, Q = \main_timer_reload_storage [26]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126895 ($_DFF_P_) from module sim (D = $abc$125969$new_n15084_, Q = \main_timer_reload_storage [27]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126894 ($_DFF_P_) from module sim (D = $abc$125969$new_n15082_, Q = \main_timer_reload_storage [28]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126893 ($_DFF_P_) from module sim (D = $abc$125969$new_n15080_, Q = \main_timer_reload_storage [29]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126892 ($_DFF_P_) from module sim (D = \builder_simsoc_dat_w [2], Q = \main_timer_reload_storage [2]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126891 ($_DFF_P_) from module sim (D = $abc$125969$new_n15077_, Q = \main_timer_reload_storage [30]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126890 ($_DFF_P_) from module sim (D = $abc$125969$new_n15075_, Q = \main_timer_reload_storage [31]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126889 ($_DFF_P_) from module sim (D = \builder_simsoc_dat_w [3], Q = \main_timer_reload_storage [3]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126888 ($_DFF_P_) from module sim (D = \builder_simsoc_dat_w [4], Q = \main_timer_reload_storage [4]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126887 ($_DFF_P_) from module sim (D = \builder_simsoc_dat_w [5], Q = \main_timer_reload_storage [5]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126886 ($_DFF_P_) from module sim (D = \builder_simsoc_dat_w [6], Q = \main_timer_reload_storage [6]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126885 ($_DFF_P_) from module sim (D = \builder_simsoc_dat_w [7], Q = \main_timer_reload_storage [7]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126884 ($_DFF_P_) from module sim (D = $abc$125969$new_n15068_, Q = \main_timer_reload_storage [8]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126883 ($_DFF_P_) from module sim (D = $abc$125969$new_n15066_, Q = \main_timer_reload_storage [9]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126882 ($_DFF_P_) from module sim (D = \builder_csr_bankarray_csrbank2_r_r, Q = \main_timer_update_value_storage).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126881 ($_DFF_P_) from module sim (D = \main_timer_value [0], Q = \main_timer_value_status [0]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126880 ($_DFF_P_) from module sim (D = \main_timer_value [10], Q = \main_timer_value_status [10]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126879 ($_DFF_P_) from module sim (D = \main_timer_value [11], Q = \main_timer_value_status [11]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126878 ($_DFF_P_) from module sim (D = \main_timer_value [12], Q = \main_timer_value_status [12]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126877 ($_DFF_P_) from module sim (D = \main_timer_value [13], Q = \main_timer_value_status [13]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126876 ($_DFF_P_) from module sim (D = \main_timer_value [14], Q = \main_timer_value_status [14]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126875 ($_DFF_P_) from module sim (D = \main_timer_value [15], Q = \main_timer_value_status [15]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126874 ($_DFF_P_) from module sim (D = \main_timer_value [16], Q = \main_timer_value_status [16]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126873 ($_DFF_P_) from module sim (D = \main_timer_value [17], Q = \main_timer_value_status [17]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126872 ($_DFF_P_) from module sim (D = \main_timer_value [18], Q = \main_timer_value_status [18]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126871 ($_DFF_P_) from module sim (D = \main_timer_value [19], Q = \main_timer_value_status [19]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126870 ($_DFF_P_) from module sim (D = \main_timer_value [1], Q = \main_timer_value_status [1]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126869 ($_DFF_P_) from module sim (D = \main_timer_value [20], Q = \main_timer_value_status [20]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126868 ($_DFF_P_) from module sim (D = \main_timer_value [21], Q = \main_timer_value_status [21]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126867 ($_DFF_P_) from module sim (D = \main_timer_value [22], Q = \main_timer_value_status [22]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126866 ($_DFF_P_) from module sim (D = \main_timer_value [23], Q = \main_timer_value_status [23]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126865 ($_DFF_P_) from module sim (D = \main_timer_value [24], Q = \main_timer_value_status [24]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126864 ($_DFF_P_) from module sim (D = \main_timer_value [25], Q = \main_timer_value_status [25]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126863 ($_DFF_P_) from module sim (D = \main_timer_value [26], Q = \main_timer_value_status [26]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126862 ($_DFF_P_) from module sim (D = \main_timer_value [27], Q = \main_timer_value_status [27]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126861 ($_DFF_P_) from module sim (D = \main_timer_value [28], Q = \main_timer_value_status [28]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126860 ($_DFF_P_) from module sim (D = \main_timer_value [29], Q = \main_timer_value_status [29]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126859 ($_DFF_P_) from module sim (D = \main_timer_value [2], Q = \main_timer_value_status [2]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126858 ($_DFF_P_) from module sim (D = \main_timer_value [30], Q = \main_timer_value_status [30]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126857 ($_DFF_P_) from module sim (D = \main_timer_value [31], Q = \main_timer_value_status [31]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126856 ($_DFF_P_) from module sim (D = \main_timer_value [3], Q = \main_timer_value_status [3]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126855 ($_DFF_P_) from module sim (D = \main_timer_value [4], Q = \main_timer_value_status [4]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126854 ($_DFF_P_) from module sim (D = \main_timer_value [5], Q = \main_timer_value_status [5]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126853 ($_DFF_P_) from module sim (D = \main_timer_value [6], Q = \main_timer_value_status [6]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126852 ($_DFF_P_) from module sim (D = \main_timer_value [7], Q = \main_timer_value_status [7]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126851 ($_DFF_P_) from module sim (D = \main_timer_value [8], Q = \main_timer_value_status [8]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126850 ($_DFF_P_) from module sim (D = \main_timer_value [9], Q = \main_timer_value_status [9]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126849 ($_DFF_P_) from module sim (D = \builder_csr_bankarray_csrbank2_r_r, Q = \main_uart_pending_r [0]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126848 ($_DFF_P_) from module sim (D = \builder_simsoc_dat_w [1], Q = \main_uart_pending_r [1]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126847 ($_DFF_P_) from module sim (D = \builder_simsoc_dat_w [1], Q = \main_uart_rx2).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126842 ($_DFF_P_) from module sim (D = $abc$125969$new_n14998_, Q = \main_uart_rx_fifo_level0 [0]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126841 ($_DFF_P_) from module sim (D = $abc$125969$new_n14996_, Q = \main_uart_rx_fifo_level0 [1]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126833 ($_DFF_P_) from module sim (D = \builder_csr_bankarray_csrbank2_r_r, Q = \main_uart_tx2).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126824 ($_DFF_P_) from module sim (D = $abc$125969$new_n14918_, Q = \main_uart_tx_fifo_level0 [4]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126752 ($_DFF_P_) from module sim (D = $abc$125969$new_n14504_, Q = \picorv32.decoded_imm [12]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126751 ($_DFF_P_) from module sim (D = $abc$125969$new_n14499_, Q = \picorv32.decoded_imm [13]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126750 ($_DFF_P_) from module sim (D = $abc$125969$new_n14494_, Q = \picorv32.decoded_imm [14]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126749 ($_DFF_P_) from module sim (D = $abc$125969$new_n14489_, Q = \picorv32.decoded_imm [15]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126748 ($_DFF_P_) from module sim (D = $abc$125969$new_n14484_, Q = \picorv32.decoded_imm [16]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126747 ($_DFF_P_) from module sim (D = $abc$125969$new_n14479_, Q = \picorv32.decoded_imm [17]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126746 ($_DFF_P_) from module sim (D = $abc$125969$new_n14474_, Q = \picorv32.decoded_imm [18]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126745 ($_DFF_P_) from module sim (D = $abc$125969$new_n14469_, Q = \picorv32.decoded_imm [19]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126723 ($_DFF_P_) from module sim (D = $abc$125969$li1322_li1322, Q = \picorv32.decoded_imm_j [10]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126722 ($_DFF_P_) from module sim (D = $abc$125969$li1332_li1332, Q = \picorv32.decoded_imm_j [11]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126721 ($_DFF_P_) from module sim (D = $abc$125969$li1340_li1340, Q = \picorv32.decoded_imm_j [12]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126720 ($_DFF_P_) from module sim (D = $abc$125969$li1339_li1339, Q = \picorv32.decoded_imm_j [13]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126719 ($_DFF_P_) from module sim (D = $abc$125969$li1338_li1338, Q = \picorv32.decoded_imm_j [14]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126718 ($_DFF_P_) from module sim (D = $abc$125969$li1337_li1337, Q = \picorv32.decoded_imm_j [15]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126717 ($_DFF_P_) from module sim (D = $abc$125969$li1336_li1336, Q = \picorv32.decoded_imm_j [16]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126716 ($_DFF_P_) from module sim (D = $abc$125969$li1335_li1335, Q = \picorv32.decoded_imm_j [17]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126715 ($_DFF_P_) from module sim (D = $abc$125969$li1334_li1334, Q = \picorv32.decoded_imm_j [18]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126714 ($_DFF_P_) from module sim (D = $abc$125969$li1333_li1333, Q = \picorv32.decoded_imm_j [19]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126713 ($_DFF_P_) from module sim (D = $abc$125969$li1331_li1331, Q = \picorv32.decoded_imm_j [1]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126712 ($_DFF_P_) from module sim (D = $abc$125969$li1330_li1330, Q = \picorv32.decoded_imm_j [2]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126711 ($_DFF_P_) from module sim (D = $abc$125969$li1321_li1321, Q = \picorv32.decoded_imm_j [31]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126710 ($_DFF_P_) from module sim (D = $abc$125969$li1329_li1329, Q = \picorv32.decoded_imm_j [3]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126709 ($_DFF_P_) from module sim (D = $abc$125969$li1328_li1328, Q = \picorv32.decoded_imm_j [4]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126708 ($_DFF_P_) from module sim (D = $abc$125969$li1327_li1327, Q = \picorv32.decoded_imm_j [5]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126707 ($_DFF_P_) from module sim (D = $abc$125969$li1326_li1326, Q = \picorv32.decoded_imm_j [6]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126706 ($_DFF_P_) from module sim (D = $abc$125969$li1325_li1325, Q = \picorv32.decoded_imm_j [7]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126705 ($_DFF_P_) from module sim (D = $abc$125969$li1324_li1324, Q = \picorv32.decoded_imm_j [8]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126704 ($_DFF_P_) from module sim (D = $abc$125969$li1323_li1323, Q = \picorv32.decoded_imm_j [9]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126703 ($_DFF_P_) from module sim (D = $abc$125969$li1345_li1345, Q = \picorv32.decoded_rd [0]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126702 ($_DFF_P_) from module sim (D = $abc$125969$li1344_li1344, Q = \picorv32.decoded_rd [1]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126701 ($_DFF_P_) from module sim (D = $abc$125969$li1343_li1343, Q = \picorv32.decoded_rd [2]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126700 ($_DFF_P_) from module sim (D = $abc$125969$li1342_li1342, Q = \picorv32.decoded_rd [3]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126699 ($_DFF_P_) from module sim (D = $abc$125969$li1341_li1341, Q = \picorv32.decoded_rd [4]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126685 ($_DFF_P_) from module sim (D = $abc$125969$new_n14239_, Q = \picorv32.genblk1.genblk1.pcpi_mul.pcpi_rd [0]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126684 ($_DFF_P_) from module sim (D = $abc$125969$new_n14237_, Q = \picorv32.genblk1.genblk1.pcpi_mul.pcpi_rd [10]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126683 ($_DFF_P_) from module sim (D = $abc$125969$new_n14235_, Q = \picorv32.genblk1.genblk1.pcpi_mul.pcpi_rd [11]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126682 ($_DFF_P_) from module sim (D = $abc$125969$new_n14233_, Q = \picorv32.genblk1.genblk1.pcpi_mul.pcpi_rd [12]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126681 ($_DFF_P_) from module sim (D = $abc$125969$new_n14231_, Q = \picorv32.genblk1.genblk1.pcpi_mul.pcpi_rd [13]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126680 ($_DFF_P_) from module sim (D = $abc$125969$new_n14229_, Q = \picorv32.genblk1.genblk1.pcpi_mul.pcpi_rd [14]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126679 ($_DFF_P_) from module sim (D = $abc$125969$new_n14227_, Q = \picorv32.genblk1.genblk1.pcpi_mul.pcpi_rd [15]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126678 ($_DFF_P_) from module sim (D = $abc$125969$new_n14225_, Q = \picorv32.genblk1.genblk1.pcpi_mul.pcpi_rd [16]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126677 ($_DFF_P_) from module sim (D = $abc$125969$new_n14223_, Q = \picorv32.genblk1.genblk1.pcpi_mul.pcpi_rd [17]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126676 ($_DFF_P_) from module sim (D = $abc$125969$new_n14221_, Q = \picorv32.genblk1.genblk1.pcpi_mul.pcpi_rd [18]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126675 ($_DFF_P_) from module sim (D = $abc$125969$new_n14219_, Q = \picorv32.genblk1.genblk1.pcpi_mul.pcpi_rd [19]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126674 ($_DFF_P_) from module sim (D = $abc$125969$new_n14217_, Q = \picorv32.genblk1.genblk1.pcpi_mul.pcpi_rd [1]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126673 ($_DFF_P_) from module sim (D = $abc$125969$new_n14215_, Q = \picorv32.genblk1.genblk1.pcpi_mul.pcpi_rd [20]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126672 ($_DFF_P_) from module sim (D = $abc$125969$new_n14213_, Q = \picorv32.genblk1.genblk1.pcpi_mul.pcpi_rd [21]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126671 ($_DFF_P_) from module sim (D = $abc$125969$new_n14211_, Q = \picorv32.genblk1.genblk1.pcpi_mul.pcpi_rd [22]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126670 ($_DFF_P_) from module sim (D = $abc$125969$new_n14209_, Q = \picorv32.genblk1.genblk1.pcpi_mul.pcpi_rd [23]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126669 ($_DFF_P_) from module sim (D = $abc$125969$new_n14207_, Q = \picorv32.genblk1.genblk1.pcpi_mul.pcpi_rd [24]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126668 ($_DFF_P_) from module sim (D = $abc$125969$new_n14205_, Q = \picorv32.genblk1.genblk1.pcpi_mul.pcpi_rd [25]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126667 ($_DFF_P_) from module sim (D = $abc$125969$new_n14203_, Q = \picorv32.genblk1.genblk1.pcpi_mul.pcpi_rd [26]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126666 ($_DFF_P_) from module sim (D = $abc$125969$new_n14201_, Q = \picorv32.genblk1.genblk1.pcpi_mul.pcpi_rd [27]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126665 ($_DFF_P_) from module sim (D = $abc$125969$new_n14199_, Q = \picorv32.genblk1.genblk1.pcpi_mul.pcpi_rd [28]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126664 ($_DFF_P_) from module sim (D = $abc$125969$new_n14197_, Q = \picorv32.genblk1.genblk1.pcpi_mul.pcpi_rd [29]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126663 ($_DFF_P_) from module sim (D = $abc$125969$new_n14195_, Q = \picorv32.genblk1.genblk1.pcpi_mul.pcpi_rd [2]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126662 ($_DFF_P_) from module sim (D = $abc$125969$new_n14193_, Q = \picorv32.genblk1.genblk1.pcpi_mul.pcpi_rd [30]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126661 ($_DFF_P_) from module sim (D = $abc$125969$new_n14191_, Q = \picorv32.genblk1.genblk1.pcpi_mul.pcpi_rd [31]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126660 ($_DFF_P_) from module sim (D = $abc$125969$new_n14189_, Q = \picorv32.genblk1.genblk1.pcpi_mul.pcpi_rd [3]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126659 ($_DFF_P_) from module sim (D = $abc$125969$new_n14187_, Q = \picorv32.genblk1.genblk1.pcpi_mul.pcpi_rd [4]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126658 ($_DFF_P_) from module sim (D = $abc$125969$new_n14185_, Q = \picorv32.genblk1.genblk1.pcpi_mul.pcpi_rd [5]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126657 ($_DFF_P_) from module sim (D = $abc$125969$new_n14183_, Q = \picorv32.genblk1.genblk1.pcpi_mul.pcpi_rd [6]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126656 ($_DFF_P_) from module sim (D = $abc$125969$new_n14181_, Q = \picorv32.genblk1.genblk1.pcpi_mul.pcpi_rd [7]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126655 ($_DFF_P_) from module sim (D = $abc$125969$new_n14179_, Q = \picorv32.genblk1.genblk1.pcpi_mul.pcpi_rd [8]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126654 ($_DFF_P_) from module sim (D = $abc$125969$new_n14177_, Q = \picorv32.genblk1.genblk1.pcpi_mul.pcpi_rd [9]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126446 ($_DFF_P_) from module sim (D = $abc$125969$new_n12917_, Q = \picorv32.genblk2.pcpi_div.dividend [0]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126445 ($_DFF_P_) from module sim (D = $abc$125969$new_n12910_, Q = \picorv32.genblk2.pcpi_div.dividend [10]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126444 ($_DFF_P_) from module sim (D = $abc$125969$new_n12903_, Q = \picorv32.genblk2.pcpi_div.dividend [11]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126443 ($_DFF_P_) from module sim (D = $abc$125969$new_n12896_, Q = \picorv32.genblk2.pcpi_div.dividend [12]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126442 ($_DFF_P_) from module sim (D = $abc$125969$new_n12889_, Q = \picorv32.genblk2.pcpi_div.dividend [13]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126441 ($_DFF_P_) from module sim (D = $abc$125969$new_n12882_, Q = \picorv32.genblk2.pcpi_div.dividend [14]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126440 ($_DFF_P_) from module sim (D = $abc$125969$new_n12875_, Q = \picorv32.genblk2.pcpi_div.dividend [15]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126439 ($_DFF_P_) from module sim (D = $abc$125969$new_n12868_, Q = \picorv32.genblk2.pcpi_div.dividend [16]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126438 ($_DFF_P_) from module sim (D = $abc$125969$new_n12861_, Q = \picorv32.genblk2.pcpi_div.dividend [17]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126437 ($_DFF_P_) from module sim (D = $abc$125969$new_n12854_, Q = \picorv32.genblk2.pcpi_div.dividend [18]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126436 ($_DFF_P_) from module sim (D = $abc$125969$new_n12847_, Q = \picorv32.genblk2.pcpi_div.dividend [19]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126435 ($_DFF_P_) from module sim (D = $abc$125969$new_n12840_, Q = \picorv32.genblk2.pcpi_div.dividend [1]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126434 ($_DFF_P_) from module sim (D = $abc$125969$new_n12833_, Q = \picorv32.genblk2.pcpi_div.dividend [20]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126433 ($_DFF_P_) from module sim (D = $abc$125969$new_n12826_, Q = \picorv32.genblk2.pcpi_div.dividend [21]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126432 ($_DFF_P_) from module sim (D = $abc$125969$new_n12819_, Q = \picorv32.genblk2.pcpi_div.dividend [22]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126431 ($_DFF_P_) from module sim (D = $abc$125969$new_n12812_, Q = \picorv32.genblk2.pcpi_div.dividend [23]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126430 ($_DFF_P_) from module sim (D = $abc$125969$new_n12805_, Q = \picorv32.genblk2.pcpi_div.dividend [24]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126429 ($_DFF_P_) from module sim (D = $abc$125969$new_n12798_, Q = \picorv32.genblk2.pcpi_div.dividend [25]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126428 ($_DFF_P_) from module sim (D = $abc$125969$new_n12791_, Q = \picorv32.genblk2.pcpi_div.dividend [26]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126427 ($_DFF_P_) from module sim (D = $abc$125969$new_n12784_, Q = \picorv32.genblk2.pcpi_div.dividend [27]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126426 ($_DFF_P_) from module sim (D = $abc$125969$new_n12777_, Q = \picorv32.genblk2.pcpi_div.dividend [28]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126425 ($_DFF_P_) from module sim (D = $abc$125969$new_n12770_, Q = \picorv32.genblk2.pcpi_div.dividend [29]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126424 ($_DFF_P_) from module sim (D = $abc$125969$new_n12763_, Q = \picorv32.genblk2.pcpi_div.dividend [2]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126423 ($_DFF_P_) from module sim (D = $abc$125969$new_n12756_, Q = \picorv32.genblk2.pcpi_div.dividend [30]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126422 ($_DFF_P_) from module sim (D = $abc$125969$new_n12751_, Q = \picorv32.genblk2.pcpi_div.dividend [31]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126421 ($_DFF_P_) from module sim (D = $abc$125969$new_n12743_, Q = \picorv32.genblk2.pcpi_div.dividend [3]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126420 ($_DFF_P_) from module sim (D = $abc$125969$new_n12736_, Q = \picorv32.genblk2.pcpi_div.dividend [4]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126419 ($_DFF_P_) from module sim (D = $abc$125969$new_n12729_, Q = \picorv32.genblk2.pcpi_div.dividend [5]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126418 ($_DFF_P_) from module sim (D = $abc$125969$new_n12722_, Q = \picorv32.genblk2.pcpi_div.dividend [6]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126417 ($_DFF_P_) from module sim (D = $abc$125969$new_n12715_, Q = \picorv32.genblk2.pcpi_div.dividend [7]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126416 ($_DFF_P_) from module sim (D = $abc$125969$new_n12708_, Q = \picorv32.genblk2.pcpi_div.dividend [8]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126415 ($_DFF_P_) from module sim (D = $abc$125969$new_n12701_, Q = \picorv32.genblk2.pcpi_div.dividend [9]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126390 ($_DFF_P_) from module sim (D = $abc$125969$new_n12621_, Q = \picorv32.genblk2.pcpi_div.divisor [31]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126389 ($_DFF_P_) from module sim (D = $abc$125969$new_n12618_, Q = \picorv32.genblk2.pcpi_div.divisor [32]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126388 ($_DFF_P_) from module sim (D = $abc$125969$new_n12615_, Q = \picorv32.genblk2.pcpi_div.divisor [33]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126387 ($_DFF_P_) from module sim (D = $abc$125969$new_n12612_, Q = \picorv32.genblk2.pcpi_div.divisor [34]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126386 ($_DFF_P_) from module sim (D = $abc$125969$new_n12609_, Q = \picorv32.genblk2.pcpi_div.divisor [35]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126385 ($_DFF_P_) from module sim (D = $abc$125969$new_n12606_, Q = \picorv32.genblk2.pcpi_div.divisor [36]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126384 ($_DFF_P_) from module sim (D = $abc$125969$new_n12603_, Q = \picorv32.genblk2.pcpi_div.divisor [37]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126383 ($_DFF_P_) from module sim (D = $abc$125969$new_n12600_, Q = \picorv32.genblk2.pcpi_div.divisor [38]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126382 ($_DFF_P_) from module sim (D = $abc$125969$new_n12597_, Q = \picorv32.genblk2.pcpi_div.divisor [39]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126380 ($_DFF_P_) from module sim (D = $abc$125969$new_n12591_, Q = \picorv32.genblk2.pcpi_div.divisor [40]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126379 ($_DFF_P_) from module sim (D = $abc$125969$new_n12588_, Q = \picorv32.genblk2.pcpi_div.divisor [41]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126378 ($_DFF_P_) from module sim (D = $abc$125969$new_n12585_, Q = \picorv32.genblk2.pcpi_div.divisor [42]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126377 ($_DFF_P_) from module sim (D = $abc$125969$new_n12582_, Q = \picorv32.genblk2.pcpi_div.divisor [43]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126376 ($_DFF_P_) from module sim (D = $abc$125969$new_n12579_, Q = \picorv32.genblk2.pcpi_div.divisor [44]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126375 ($_DFF_P_) from module sim (D = $abc$125969$new_n12576_, Q = \picorv32.genblk2.pcpi_div.divisor [45]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126374 ($_DFF_P_) from module sim (D = $abc$125969$new_n12573_, Q = \picorv32.genblk2.pcpi_div.divisor [46]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126373 ($_DFF_P_) from module sim (D = $abc$125969$new_n12570_, Q = \picorv32.genblk2.pcpi_div.divisor [47]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126372 ($_DFF_P_) from module sim (D = $abc$125969$new_n12567_, Q = \picorv32.genblk2.pcpi_div.divisor [48]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126371 ($_DFF_P_) from module sim (D = $abc$125969$new_n12564_, Q = \picorv32.genblk2.pcpi_div.divisor [49]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126369 ($_DFF_P_) from module sim (D = $abc$125969$new_n12558_, Q = \picorv32.genblk2.pcpi_div.divisor [50]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126368 ($_DFF_P_) from module sim (D = $abc$125969$new_n12555_, Q = \picorv32.genblk2.pcpi_div.divisor [51]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126367 ($_DFF_P_) from module sim (D = $abc$125969$new_n12552_, Q = \picorv32.genblk2.pcpi_div.divisor [52]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126366 ($_DFF_P_) from module sim (D = $abc$125969$new_n12549_, Q = \picorv32.genblk2.pcpi_div.divisor [53]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126365 ($_DFF_P_) from module sim (D = $abc$125969$new_n12546_, Q = \picorv32.genblk2.pcpi_div.divisor [54]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126364 ($_DFF_P_) from module sim (D = $abc$125969$new_n12543_, Q = \picorv32.genblk2.pcpi_div.divisor [55]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126363 ($_DFF_P_) from module sim (D = $abc$125969$new_n12540_, Q = \picorv32.genblk2.pcpi_div.divisor [56]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126362 ($_DFF_P_) from module sim (D = $abc$125969$new_n12537_, Q = \picorv32.genblk2.pcpi_div.divisor [57]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126361 ($_DFF_P_) from module sim (D = $abc$125969$new_n12534_, Q = \picorv32.genblk2.pcpi_div.divisor [58]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126360 ($_DFF_P_) from module sim (D = $abc$125969$new_n12531_, Q = \picorv32.genblk2.pcpi_div.divisor [59]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126358 ($_DFF_P_) from module sim (D = $abc$125969$new_n12525_, Q = \picorv32.genblk2.pcpi_div.divisor [60]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126357 ($_DFF_P_) from module sim (D = $abc$125969$new_n12522_, Q = \picorv32.genblk2.pcpi_div.divisor [61]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126295 ($_DFF_P_) from module sim (D = \picorv32.genblk2.pcpi_div.quotient_msk [31], Q = \picorv32.genblk2.pcpi_div.quotient_msk [30]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126283 ($_DFF_P_) from module sim (D = $abc$125969$new_n12155_, Q = \picorv32.instr_auipc).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126268 ($_DFF_P_) from module sim (D = $abc$125969$new_n12054_, Q = \picorv32.instr_lui).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126259 ($_DFF_P_) from module sim (D = $abc$125969$new_n9233_, Q = \picorv32.instr_retirq).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126200 ($_DFF_P_) from module sim (D = $abc$125969$new_n11741_, Q = \picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126197 ($_DFF_P_) from module sim (D = $abc$125969$new_n11727_, Q = \picorv32.is_sll_srl_sra).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126194 ($_DFF_P_) from module sim (D = $abc$125969$new_n11695_, Q = \picorv32.latched_is_lb).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126193 ($_DFF_P_) from module sim (D = $abc$125969$new_n11693_, Q = \picorv32.latched_is_lh).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126184 ($_DFF_P_) from module sim (D = $abc$125969$new_n11635_, Q = \picorv32.mem_addr [10]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126183 ($_DFF_P_) from module sim (D = $abc$125969$new_n11632_, Q = \picorv32.mem_addr [11]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126182 ($_DFF_P_) from module sim (D = $abc$125969$new_n11629_, Q = \picorv32.mem_addr [12]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126181 ($_DFF_P_) from module sim (D = $abc$125969$new_n11626_, Q = \picorv32.mem_addr [13]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126180 ($_DFF_P_) from module sim (D = $abc$125969$new_n11623_, Q = \picorv32.mem_addr [14]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126179 ($_DFF_P_) from module sim (D = $abc$125969$new_n11620_, Q = \picorv32.mem_addr [15]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126178 ($_DFF_P_) from module sim (D = $abc$125969$new_n11617_, Q = \picorv32.mem_addr [16]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126177 ($_DFF_P_) from module sim (D = $abc$125969$new_n11614_, Q = \picorv32.mem_addr [17]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126176 ($_DFF_P_) from module sim (D = $abc$125969$new_n11611_, Q = \picorv32.mem_addr [18]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126175 ($_DFF_P_) from module sim (D = $abc$125969$new_n11608_, Q = \picorv32.mem_addr [19]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126174 ($_DFF_P_) from module sim (D = $abc$125969$new_n11605_, Q = \picorv32.mem_addr [20]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126173 ($_DFF_P_) from module sim (D = $abc$125969$new_n11602_, Q = \picorv32.mem_addr [21]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126172 ($_DFF_P_) from module sim (D = $abc$125969$new_n11599_, Q = \picorv32.mem_addr [22]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126171 ($_DFF_P_) from module sim (D = $abc$125969$new_n11596_, Q = \picorv32.mem_addr [23]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126170 ($_DFF_P_) from module sim (D = $abc$125969$new_n11593_, Q = \picorv32.mem_addr [24]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126169 ($_DFF_P_) from module sim (D = $abc$125969$new_n11590_, Q = \picorv32.mem_addr [25]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126168 ($_DFF_P_) from module sim (D = $abc$125969$new_n11587_, Q = \picorv32.mem_addr [26]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126167 ($_DFF_P_) from module sim (D = $abc$125969$new_n11584_, Q = \picorv32.mem_addr [27]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126166 ($_DFF_P_) from module sim (D = $abc$125969$new_n11581_, Q = \picorv32.mem_addr [28]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126165 ($_DFF_P_) from module sim (D = $abc$125969$new_n11578_, Q = \picorv32.mem_addr [29]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126164 ($_DFF_P_) from module sim (D = $abc$125969$new_n11575_, Q = \picorv32.mem_addr [2]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126163 ($_DFF_P_) from module sim (D = $abc$125969$new_n11572_, Q = \picorv32.mem_addr [30]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126162 ($_DFF_P_) from module sim (D = $abc$125969$new_n11569_, Q = \picorv32.mem_addr [31]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126161 ($_DFF_P_) from module sim (D = $abc$125969$new_n11566_, Q = \picorv32.mem_addr [3]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126160 ($_DFF_P_) from module sim (D = $abc$125969$new_n11563_, Q = \picorv32.mem_addr [4]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126159 ($_DFF_P_) from module sim (D = $abc$125969$new_n11560_, Q = \picorv32.mem_addr [5]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126158 ($_DFF_P_) from module sim (D = $abc$125969$new_n11557_, Q = \picorv32.mem_addr [6]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126157 ($_DFF_P_) from module sim (D = $abc$125969$new_n11554_, Q = \picorv32.mem_addr [7]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126156 ($_DFF_P_) from module sim (D = $abc$125969$new_n11551_, Q = \picorv32.mem_addr [8]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126155 ($_DFF_P_) from module sim (D = $abc$125969$new_n11548_, Q = \picorv32.mem_addr [9]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126151 ($_DFF_P_) from module sim (D = $abc$125969$new_n11443_, Q = \picorv32.mem_state [1]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126149 ($_DFF_P_) from module sim (D = \picorv32.reg_op2 [0], Q = \picorv32.mem_wdata [0]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126148 ($_DFF_P_) from module sim (D = $abc$125969$new_n11429_, Q = \picorv32.mem_wdata [10]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126147 ($_DFF_P_) from module sim (D = $abc$125969$new_n11427_, Q = \picorv32.mem_wdata [11]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126146 ($_DFF_P_) from module sim (D = $abc$125969$new_n11425_, Q = \picorv32.mem_wdata [12]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126145 ($_DFF_P_) from module sim (D = $abc$125969$new_n11423_, Q = \picorv32.mem_wdata [13]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126144 ($_DFF_P_) from module sim (D = $abc$125969$new_n11421_, Q = \picorv32.mem_wdata [14]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126143 ($_DFF_P_) from module sim (D = $abc$125969$new_n11419_, Q = \picorv32.mem_wdata [15]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126142 ($_DFF_P_) from module sim (D = $abc$125969$new_n11417_, Q = \picorv32.mem_wdata [16]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126141 ($_DFF_P_) from module sim (D = $abc$125969$new_n11415_, Q = \picorv32.mem_wdata [17]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126140 ($_DFF_P_) from module sim (D = $abc$125969$new_n11413_, Q = \picorv32.mem_wdata [18]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126139 ($_DFF_P_) from module sim (D = $abc$125969$new_n11411_, Q = \picorv32.mem_wdata [19]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126138 ($_DFF_P_) from module sim (D = \picorv32.reg_op2 [1], Q = \picorv32.mem_wdata [1]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126137 ($_DFF_P_) from module sim (D = $abc$125969$new_n11408_, Q = \picorv32.mem_wdata [20]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126136 ($_DFF_P_) from module sim (D = $abc$125969$new_n11406_, Q = \picorv32.mem_wdata [21]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126135 ($_DFF_P_) from module sim (D = $abc$125969$new_n11404_, Q = \picorv32.mem_wdata [22]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126134 ($_DFF_P_) from module sim (D = $abc$125969$new_n11402_, Q = \picorv32.mem_wdata [23]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126133 ($_DFF_P_) from module sim (D = $abc$125969$new_n11400_, Q = \picorv32.mem_wdata [24]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126132 ($_DFF_P_) from module sim (D = $abc$125969$new_n11395_, Q = \picorv32.mem_wdata [25]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126131 ($_DFF_P_) from module sim (D = $abc$125969$new_n11390_, Q = \picorv32.mem_wdata [26]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126130 ($_DFF_P_) from module sim (D = $abc$125969$new_n11383_, Q = \picorv32.mem_wdata [27]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126129 ($_DFF_P_) from module sim (D = $abc$125969$new_n11376_, Q = \picorv32.mem_wdata [28]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126128 ($_DFF_P_) from module sim (D = $abc$125969$new_n11369_, Q = \picorv32.mem_wdata [29]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126127 ($_DFF_P_) from module sim (D = \picorv32.reg_op2 [2], Q = \picorv32.mem_wdata [2]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126126 ($_DFF_P_) from module sim (D = $abc$125969$new_n11361_, Q = \picorv32.mem_wdata [30]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126125 ($_DFF_P_) from module sim (D = $abc$125969$new_n11354_, Q = \picorv32.mem_wdata [31]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126124 ($_DFF_P_) from module sim (D = \picorv32.reg_op2 [3], Q = \picorv32.mem_wdata [3]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126123 ($_DFF_P_) from module sim (D = \picorv32.reg_op2 [4], Q = \picorv32.mem_wdata [4]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126122 ($_DFF_P_) from module sim (D = \picorv32.reg_op2 [5], Q = \picorv32.mem_wdata [5]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126121 ($_DFF_P_) from module sim (D = \picorv32.reg_op2 [6], Q = \picorv32.mem_wdata [6]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126120 ($_DFF_P_) from module sim (D = \picorv32.reg_op2 [7], Q = \picorv32.mem_wdata [7]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126119 ($_DFF_P_) from module sim (D = $abc$125969$new_n11342_, Q = \picorv32.mem_wdata [8]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126118 ($_DFF_P_) from module sim (D = $abc$125969$new_n11338_, Q = \picorv32.mem_wdata [9]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126113 ($_DFF_P_) from module sim (D = \picorv32.mem_rdata_q [0], Q = \picorv32.pcpi_insn [0]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126112 ($_DFF_P_) from module sim (D = \picorv32.mem_rdata_q [12], Q = \picorv32.pcpi_insn [12]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126111 ($_DFF_P_) from module sim (D = \picorv32.mem_rdata_q [13], Q = \picorv32.pcpi_insn [13]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126110 ($_DFF_P_) from module sim (D = \picorv32.mem_rdata_q [14], Q = \picorv32.pcpi_insn [14]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126109 ($_DFF_P_) from module sim (D = \picorv32.mem_rdata_q [1], Q = \picorv32.pcpi_insn [1]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126108 ($_DFF_P_) from module sim (D = \picorv32.mem_rdata_q [25], Q = \picorv32.pcpi_insn [25]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126107 ($_DFF_P_) from module sim (D = \picorv32.mem_rdata_q [26], Q = \picorv32.pcpi_insn [26]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126106 ($_DFF_P_) from module sim (D = \picorv32.mem_rdata_q [27], Q = \picorv32.pcpi_insn [27]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126105 ($_DFF_P_) from module sim (D = \picorv32.mem_rdata_q [28], Q = \picorv32.pcpi_insn [28]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126104 ($_DFF_P_) from module sim (D = \picorv32.mem_rdata_q [29], Q = \picorv32.pcpi_insn [29]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126103 ($_DFF_P_) from module sim (D = \picorv32.mem_rdata_q [2], Q = \picorv32.pcpi_insn [2]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126102 ($_DFF_P_) from module sim (D = \picorv32.mem_rdata_q [30], Q = \picorv32.pcpi_insn [30]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126101 ($_DFF_P_) from module sim (D = \picorv32.mem_rdata_q [31], Q = \picorv32.pcpi_insn [31]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126100 ($_DFF_P_) from module sim (D = \picorv32.mem_rdata_q [3], Q = \picorv32.pcpi_insn [3]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126099 ($_DFF_P_) from module sim (D = \picorv32.mem_rdata_q [4], Q = \picorv32.pcpi_insn [4]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126098 ($_DFF_P_) from module sim (D = \picorv32.mem_rdata_q [5], Q = \picorv32.pcpi_insn [5]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126097 ($_DFF_P_) from module sim (D = \picorv32.mem_rdata_q [6], Q = \picorv32.pcpi_insn [6]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126064 ($_DFF_P_) from module sim (D = $abc$125969$new_n10582_, Q = \picorv32.reg_op1 [0]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126063 ($_DFF_P_) from module sim (D = $abc$125969$new_n10575_, Q = \picorv32.reg_op1 [10]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126062 ($_DFF_P_) from module sim (D = $abc$125969$new_n10561_, Q = \picorv32.reg_op1 [11]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126061 ($_DFF_P_) from module sim (D = $abc$125969$new_n10547_, Q = \picorv32.reg_op1 [12]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126060 ($_DFF_P_) from module sim (D = $abc$125969$new_n10533_, Q = \picorv32.reg_op1 [13]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126059 ($_DFF_P_) from module sim (D = $abc$125969$new_n10519_, Q = \picorv32.reg_op1 [14]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126058 ($_DFF_P_) from module sim (D = $abc$125969$new_n10508_, Q = \picorv32.reg_op1 [15]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126057 ($_DFF_P_) from module sim (D = $abc$125969$new_n10494_, Q = \picorv32.reg_op1 [16]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126056 ($_DFF_P_) from module sim (D = $abc$125969$new_n10477_, Q = \picorv32.reg_op1 [17]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126055 ($_DFF_P_) from module sim (D = $abc$125969$new_n10466_, Q = \picorv32.reg_op1 [18]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126054 ($_DFF_P_) from module sim (D = $abc$125969$new_n10452_, Q = \picorv32.reg_op1 [19]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126053 ($_DFF_P_) from module sim (D = $abc$125969$new_n10437_, Q = \picorv32.reg_op1 [1]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126052 ($_DFF_P_) from module sim (D = $abc$125969$new_n10423_, Q = \picorv32.reg_op1 [20]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126051 ($_DFF_P_) from module sim (D = $abc$125969$new_n10412_, Q = \picorv32.reg_op1 [21]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126050 ($_DFF_P_) from module sim (D = $abc$125969$new_n10398_, Q = \picorv32.reg_op1 [22]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126049 ($_DFF_P_) from module sim (D = $abc$125969$new_n10382_, Q = \picorv32.reg_op1 [23]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126048 ($_DFF_P_) from module sim (D = $abc$125969$new_n10371_, Q = \picorv32.reg_op1 [24]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126047 ($_DFF_P_) from module sim (D = $abc$125969$new_n10356_, Q = \picorv32.reg_op1 [25]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126046 ($_DFF_P_) from module sim (D = $abc$125969$new_n10342_, Q = \picorv32.reg_op1 [26]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126045 ($_DFF_P_) from module sim (D = $abc$125969$new_n10331_, Q = \picorv32.reg_op1 [27]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126044 ($_DFF_P_) from module sim (D = $abc$125969$new_n10317_, Q = \picorv32.reg_op1 [28]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126043 ($_DFF_P_) from module sim (D = $abc$125969$new_n10304_, Q = \picorv32.reg_op1 [29]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126042 ($_DFF_P_) from module sim (D = $abc$125969$new_n10288_, Q = \picorv32.reg_op1 [2]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126041 ($_DFF_P_) from module sim (D = $abc$125969$new_n10278_, Q = \picorv32.reg_op1 [30]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126040 ($_DFF_P_) from module sim (D = $abc$125969$new_n10261_, Q = \picorv32.reg_op1 [31]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126039 ($_DFF_P_) from module sim (D = $abc$125969$new_n10239_, Q = \picorv32.reg_op1 [3]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126038 ($_DFF_P_) from module sim (D = $abc$125969$new_n10223_, Q = \picorv32.reg_op1 [4]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126037 ($_DFF_P_) from module sim (D = $abc$125969$new_n10209_, Q = \picorv32.reg_op1 [5]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126036 ($_DFF_P_) from module sim (D = $abc$125969$new_n10197_, Q = \picorv32.reg_op1 [6]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126035 ($_DFF_P_) from module sim (D = $abc$125969$new_n10183_, Q = \picorv32.reg_op1 [7]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126034 ($_DFF_P_) from module sim (D = $abc$125969$new_n10166_, Q = \picorv32.reg_op1 [8]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126033 ($_DFF_P_) from module sim (D = $abc$125969$new_n10154_, Q = \picorv32.reg_op1 [9]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126032 ($_DFF_P_) from module sim (D = $abc$125969$new_n10102_, Q = \picorv32.reg_op2 [0]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126031 ($_DFF_P_) from module sim (D = $abc$125969$new_n10099_, Q = \picorv32.reg_op2 [10]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126030 ($_DFF_P_) from module sim (D = $abc$125969$new_n10095_, Q = \picorv32.reg_op2 [11]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126029 ($_DFF_P_) from module sim (D = $abc$125969$new_n10091_, Q = \picorv32.reg_op2 [12]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126028 ($_DFF_P_) from module sim (D = $abc$125969$new_n10087_, Q = \picorv32.reg_op2 [13]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126027 ($_DFF_P_) from module sim (D = $abc$125969$new_n10083_, Q = \picorv32.reg_op2 [14]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126026 ($_DFF_P_) from module sim (D = $abc$125969$new_n10079_, Q = \picorv32.reg_op2 [15]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126025 ($_DFF_P_) from module sim (D = $abc$125969$new_n10075_, Q = \picorv32.reg_op2 [16]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126024 ($_DFF_P_) from module sim (D = $abc$125969$new_n10071_, Q = \picorv32.reg_op2 [17]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126023 ($_DFF_P_) from module sim (D = $abc$125969$new_n10067_, Q = \picorv32.reg_op2 [18]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126022 ($_DFF_P_) from module sim (D = $abc$125969$new_n10063_, Q = \picorv32.reg_op2 [19]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126021 ($_DFF_P_) from module sim (D = $abc$125969$new_n10059_, Q = \picorv32.reg_op2 [1]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126020 ($_DFF_P_) from module sim (D = $abc$125969$new_n10056_, Q = \picorv32.reg_op2 [20]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126019 ($_DFF_P_) from module sim (D = $abc$125969$new_n10052_, Q = \picorv32.reg_op2 [21]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126018 ($_DFF_P_) from module sim (D = $abc$125969$new_n10048_, Q = \picorv32.reg_op2 [22]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126017 ($_DFF_P_) from module sim (D = $abc$125969$new_n10044_, Q = \picorv32.reg_op2 [23]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126016 ($_DFF_P_) from module sim (D = $abc$125969$new_n10040_, Q = \picorv32.reg_op2 [24]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126015 ($_DFF_P_) from module sim (D = $abc$125969$new_n10036_, Q = \picorv32.reg_op2 [25]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126014 ($_DFF_P_) from module sim (D = $abc$125969$new_n10032_, Q = \picorv32.reg_op2 [26]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126013 ($_DFF_P_) from module sim (D = $abc$125969$new_n10028_, Q = \picorv32.reg_op2 [27]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126012 ($_DFF_P_) from module sim (D = $abc$125969$new_n10024_, Q = \picorv32.reg_op2 [28]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126011 ($_DFF_P_) from module sim (D = $abc$125969$new_n10020_, Q = \picorv32.reg_op2 [29]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126010 ($_DFF_P_) from module sim (D = $abc$125969$new_n10016_, Q = \picorv32.reg_op2 [2]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126009 ($_DFF_P_) from module sim (D = $abc$125969$new_n10013_, Q = \picorv32.reg_op2 [30]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126008 ($_DFF_P_) from module sim (D = $abc$125969$new_n10009_, Q = \picorv32.reg_op2 [31]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126007 ($_DFF_P_) from module sim (D = $abc$125969$new_n10005_, Q = \picorv32.reg_op2 [3]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126006 ($_DFF_P_) from module sim (D = $abc$125969$new_n10002_, Q = \picorv32.reg_op2 [4]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126005 ($_DFF_P_) from module sim (D = $abc$125969$new_n9999_, Q = \picorv32.reg_op2 [5]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126004 ($_DFF_P_) from module sim (D = $abc$125969$new_n9995_, Q = \picorv32.reg_op2 [6]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126003 ($_DFF_P_) from module sim (D = $abc$125969$new_n9991_, Q = \picorv32.reg_op2 [7]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126002 ($_DFF_P_) from module sim (D = $abc$125969$new_n9987_, Q = \picorv32.reg_op2 [8]).
Adding EN signal on $abc$125969$auto$blifparse.cc:377:parse_blif$126001 ($_DFF_P_) from module sim (D = $abc$125969$new_n9983_, Q = \picorv32.reg_op2 [9]).
[#visit=1919, #solve=0, #remove=0, time=0.12 sec.]

5.330. Executing OPT_EXPR pass (perform const folding).
Optimizing module sim.

5.331. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sim..
Removed 617 unused cells and 617 unused wires.
<suppressed ~618 debug messages>

5.332. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).

ABC-DFF iteration : 4

5.333. Executing ABC pass (technology mapping using ABC).

5.333.1. Summary of detected clock domains:
  13013 cells in clk=\sys_clk, en={ }, arst={ }, srst={ }

  #logic partitions = 1

5.333.2. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sys_clk
Extracted 12621 gates and 13116 wires to a netlist network with 494 inputs and 2313 outputs (dfl=2).

5.333.2.1. Executing ABC.
[Time = 6.20 sec.]

5.334. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1919, #solve=0, #remove=0, time=0.13 sec.]

5.335. Executing OPT_EXPR pass (perform const folding).
Optimizing module sim.
<suppressed ~7 debug messages>

5.336. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sim..
Removed 0 unused cells and 15167 unused wires.
<suppressed ~1 debug messages>

5.337. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1919, #solve=0, #remove=0, time=0.10 sec.]

5.338. Executing OPT_EXPR pass (perform const folding).
Optimizing module sim.

5.339. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sim..

5.340. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$143111 ($_DFF_P_) from module sim (D = $abc$142494$new_n11749_, Q = $abc$108325$lo0430).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$143110 ($_DFF_P_) from module sim (D = $abc$142494$new_n11747_, Q = $abc$108325$lo0431).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$143109 ($_DFF_P_) from module sim (D = $abc$142494$new_n11745_, Q = $abc$108325$lo0432).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$143108 ($_DFF_P_) from module sim (D = $abc$142494$new_n11743_, Q = $abc$108325$lo0433).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$143107 ($_DFF_P_) from module sim (D = $abc$142494$new_n11741_, Q = $abc$108325$lo0434).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$143106 ($_DFF_P_) from module sim (D = $abc$142494$new_n11739_, Q = $abc$108325$lo0435).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$143105 ($_DFF_P_) from module sim (D = $abc$142494$new_n11737_, Q = $abc$108325$lo0436).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$143104 ($_DFF_P_) from module sim (D = $abc$142494$new_n11735_, Q = $abc$108325$lo0437).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$143103 ($_DFF_P_) from module sim (D = \serial_source_data [7], Q = $abc$108325$lo0438).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$143102 ($_DFF_P_) from module sim (D = \serial_source_data [6], Q = $abc$108325$lo0439).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$143101 ($_DFF_P_) from module sim (D = \serial_source_data [5], Q = $abc$108325$lo0440).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$143100 ($_DFF_P_) from module sim (D = \serial_source_data [4], Q = $abc$108325$lo0441).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$143099 ($_DFF_P_) from module sim (D = \serial_source_data [3], Q = $abc$108325$lo0442).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$143098 ($_DFF_P_) from module sim (D = \serial_source_data [2], Q = $abc$108325$lo0443).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$143097 ($_DFF_P_) from module sim (D = \serial_source_data [1], Q = $abc$108325$lo0444).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$143096 ($_DFF_P_) from module sim (D = \serial_source_data [0], Q = $abc$108325$lo0445).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$143095 ($_DFF_P_) from module sim (D = \builder_csr_bankarray_csrbank2_r_r, Q = \builder_i02).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$143094 ($_DFF_P_) from module sim (D = $abc$142494$new_n11431_, Q = \builder_i102).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$143093 ($_DFF_P_) from module sim (D = $abc$142494$new_n11429_, Q = \builder_i112).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$143092 ($_DFF_P_) from module sim (D = $abc$142494$new_n11427_, Q = \builder_i122).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$143091 ($_DFF_P_) from module sim (D = \builder_simsoc_dat_w [1], Q = \builder_i12).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$143090 ($_DFF_P_) from module sim (D = $abc$142494$new_n11425_, Q = \builder_i132).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$143089 ($_DFF_P_) from module sim (D = $abc$142494$new_n11423_, Q = \builder_i142).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$143088 ($_DFF_P_) from module sim (D = $abc$142494$new_n11421_, Q = \builder_i152).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$143087 ($_DFF_P_) from module sim (D = $abc$142494$new_n11419_, Q = \builder_i162).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$143086 ($_DFF_P_) from module sim (D = $abc$142494$new_n11417_, Q = \builder_i172).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$143085 ($_DFF_P_) from module sim (D = $abc$142494$new_n11415_, Q = \builder_i182).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$143084 ($_DFF_P_) from module sim (D = $abc$142494$new_n11413_, Q = \builder_i192).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$143083 ($_DFF_P_) from module sim (D = $abc$142494$new_n11410_, Q = \builder_i202).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$143082 ($_DFF_P_) from module sim (D = $abc$142494$new_n11408_, Q = \builder_i212).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$143081 ($_DFF_P_) from module sim (D = $abc$142494$new_n11406_, Q = \builder_i222).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$143080 ($_DFF_P_) from module sim (D = \builder_simsoc_dat_w [2], Q = \builder_i22).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$143079 ($_DFF_P_) from module sim (D = $abc$142494$new_n11404_, Q = \builder_i232).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$143078 ($_DFF_P_) from module sim (D = $abc$142494$new_n11402_, Q = \builder_i242).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$143077 ($_DFF_P_) from module sim (D = $abc$142494$new_n11400_, Q = \builder_i252).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$143076 ($_DFF_P_) from module sim (D = $abc$142494$new_n11398_, Q = \builder_i262).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$143075 ($_DFF_P_) from module sim (D = $abc$142494$new_n11396_, Q = \builder_i272).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$143074 ($_DFF_P_) from module sim (D = $abc$142494$new_n11394_, Q = \builder_i282).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$143073 ($_DFF_P_) from module sim (D = $abc$142494$new_n11392_, Q = \builder_i292).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$143072 ($_DFF_P_) from module sim (D = $abc$142494$new_n11389_, Q = \builder_i302).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$143071 ($_DFF_P_) from module sim (D = $abc$142494$new_n11387_, Q = \builder_i312).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$143070 ($_DFF_P_) from module sim (D = \builder_simsoc_dat_w [3], Q = \builder_i32).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$143069 ($_DFF_P_) from module sim (D = \builder_simsoc_dat_w [4], Q = \builder_i42).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$143068 ($_DFF_P_) from module sim (D = \builder_simsoc_dat_w [5], Q = \builder_i52).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$143067 ($_DFF_P_) from module sim (D = \builder_simsoc_dat_w [6], Q = \builder_i62).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$143066 ($_DFF_P_) from module sim (D = \builder_simsoc_dat_w [7], Q = \builder_i72).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$143065 ($_DFF_P_) from module sim (D = $abc$142494$new_n11380_, Q = \builder_i82).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$143064 ($_DFF_P_) from module sim (D = $abc$142494$new_n11378_, Q = \builder_i92).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$143063 ($_DFF_P_) from module sim (D = \builder_csr_bankarray_csrbank2_r_r, Q = \builder_pending_r [0]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$143062 ($_DFF_P_) from module sim (D = $abc$142494$new_n11431_, Q = \builder_pending_r [10]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$143061 ($_DFF_P_) from module sim (D = $abc$142494$new_n11429_, Q = \builder_pending_r [11]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$143060 ($_DFF_P_) from module sim (D = $abc$142494$new_n11427_, Q = \builder_pending_r [12]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$143059 ($_DFF_P_) from module sim (D = $abc$142494$new_n11425_, Q = \builder_pending_r [13]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$143058 ($_DFF_P_) from module sim (D = $abc$142494$new_n11423_, Q = \builder_pending_r [14]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$143057 ($_DFF_P_) from module sim (D = $abc$142494$new_n11421_, Q = \builder_pending_r [15]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$143056 ($_DFF_P_) from module sim (D = $abc$142494$new_n11419_, Q = \builder_pending_r [16]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$143055 ($_DFF_P_) from module sim (D = $abc$142494$new_n11417_, Q = \builder_pending_r [17]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$143054 ($_DFF_P_) from module sim (D = $abc$142494$new_n11415_, Q = \builder_pending_r [18]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$143053 ($_DFF_P_) from module sim (D = $abc$142494$new_n11413_, Q = \builder_pending_r [19]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$143052 ($_DFF_P_) from module sim (D = \builder_simsoc_dat_w [1], Q = \builder_pending_r [1]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$143051 ($_DFF_P_) from module sim (D = $abc$142494$new_n11410_, Q = \builder_pending_r [20]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$143050 ($_DFF_P_) from module sim (D = $abc$142494$new_n11408_, Q = \builder_pending_r [21]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$143049 ($_DFF_P_) from module sim (D = $abc$142494$new_n11406_, Q = \builder_pending_r [22]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$143048 ($_DFF_P_) from module sim (D = $abc$142494$new_n11404_, Q = \builder_pending_r [23]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$143047 ($_DFF_P_) from module sim (D = $abc$142494$new_n11402_, Q = \builder_pending_r [24]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$143046 ($_DFF_P_) from module sim (D = $abc$142494$new_n11400_, Q = \builder_pending_r [25]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$143045 ($_DFF_P_) from module sim (D = $abc$142494$new_n11398_, Q = \builder_pending_r [26]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$143044 ($_DFF_P_) from module sim (D = $abc$142494$new_n11396_, Q = \builder_pending_r [27]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$143043 ($_DFF_P_) from module sim (D = $abc$142494$new_n11394_, Q = \builder_pending_r [28]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$143042 ($_DFF_P_) from module sim (D = $abc$142494$new_n11392_, Q = \builder_pending_r [29]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$143041 ($_DFF_P_) from module sim (D = \builder_simsoc_dat_w [2], Q = \builder_pending_r [2]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$143040 ($_DFF_P_) from module sim (D = $abc$142494$new_n11389_, Q = \builder_pending_r [30]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$143039 ($_DFF_P_) from module sim (D = $abc$142494$new_n11387_, Q = \builder_pending_r [31]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$143038 ($_DFF_P_) from module sim (D = \builder_simsoc_dat_w [3], Q = \builder_pending_r [3]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$143037 ($_DFF_P_) from module sim (D = \builder_simsoc_dat_w [4], Q = \builder_pending_r [4]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$143036 ($_DFF_P_) from module sim (D = \builder_simsoc_dat_w [5], Q = \builder_pending_r [5]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$143035 ($_DFF_P_) from module sim (D = \builder_simsoc_dat_w [6], Q = \builder_pending_r [6]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$143034 ($_DFF_P_) from module sim (D = \builder_simsoc_dat_w [7], Q = \builder_pending_r [7]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$143033 ($_DFF_P_) from module sim (D = $abc$142494$new_n11380_, Q = \builder_pending_r [8]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$143032 ($_DFF_P_) from module sim (D = $abc$142494$new_n11378_, Q = \builder_pending_r [9]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$143031 ($_DFF_P_) from module sim (D = \builder_csr_bankarray_csrbank2_r_r, Q = \gpio_o [0]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$143030 ($_DFF_P_) from module sim (D = $abc$142494$new_n11431_, Q = \gpio_o [10]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$143029 ($_DFF_P_) from module sim (D = $abc$142494$new_n11429_, Q = \gpio_o [11]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$143028 ($_DFF_P_) from module sim (D = $abc$142494$new_n11427_, Q = \gpio_o [12]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$143027 ($_DFF_P_) from module sim (D = $abc$142494$new_n11425_, Q = \gpio_o [13]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$143026 ($_DFF_P_) from module sim (D = $abc$142494$new_n11423_, Q = \gpio_o [14]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$143025 ($_DFF_P_) from module sim (D = $abc$142494$new_n11421_, Q = \gpio_o [15]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$143024 ($_DFF_P_) from module sim (D = $abc$142494$new_n11419_, Q = \gpio_o [16]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$143023 ($_DFF_P_) from module sim (D = $abc$142494$new_n11417_, Q = \gpio_o [17]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$143022 ($_DFF_P_) from module sim (D = $abc$142494$new_n11415_, Q = \gpio_o [18]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$143021 ($_DFF_P_) from module sim (D = $abc$142494$new_n11413_, Q = \gpio_o [19]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$143020 ($_DFF_P_) from module sim (D = \builder_simsoc_dat_w [1], Q = \gpio_o [1]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$143019 ($_DFF_P_) from module sim (D = $abc$142494$new_n11410_, Q = \gpio_o [20]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$143018 ($_DFF_P_) from module sim (D = $abc$142494$new_n11408_, Q = \gpio_o [21]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$143017 ($_DFF_P_) from module sim (D = $abc$142494$new_n11406_, Q = \gpio_o [22]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$143016 ($_DFF_P_) from module sim (D = $abc$142494$new_n11404_, Q = \gpio_o [23]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$143015 ($_DFF_P_) from module sim (D = $abc$142494$new_n11402_, Q = \gpio_o [24]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$143014 ($_DFF_P_) from module sim (D = $abc$142494$new_n11400_, Q = \gpio_o [25]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$143013 ($_DFF_P_) from module sim (D = $abc$142494$new_n11398_, Q = \gpio_o [26]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$143012 ($_DFF_P_) from module sim (D = $abc$142494$new_n11396_, Q = \gpio_o [27]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$143011 ($_DFF_P_) from module sim (D = $abc$142494$new_n11394_, Q = \gpio_o [28]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$143010 ($_DFF_P_) from module sim (D = $abc$142494$new_n11392_, Q = \gpio_o [29]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$143009 ($_DFF_P_) from module sim (D = \builder_simsoc_dat_w [2], Q = \gpio_o [2]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$143008 ($_DFF_P_) from module sim (D = $abc$142494$new_n11389_, Q = \gpio_o [30]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$143007 ($_DFF_P_) from module sim (D = $abc$142494$new_n11387_, Q = \gpio_o [31]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$143006 ($_DFF_P_) from module sim (D = \builder_simsoc_dat_w [3], Q = \gpio_o [3]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$143005 ($_DFF_P_) from module sim (D = \builder_simsoc_dat_w [4], Q = \gpio_o [4]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$143004 ($_DFF_P_) from module sim (D = \builder_simsoc_dat_w [5], Q = \gpio_o [5]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$143003 ($_DFF_P_) from module sim (D = \builder_simsoc_dat_w [6], Q = \gpio_o [6]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$143002 ($_DFF_P_) from module sim (D = \builder_simsoc_dat_w [7], Q = \gpio_o [7]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$143001 ($_DFF_P_) from module sim (D = $abc$142494$new_n11380_, Q = \gpio_o [8]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$143000 ($_DFF_P_) from module sim (D = $abc$142494$new_n11378_, Q = \gpio_o [9]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142999 ($_DFF_P_) from module sim (D = \builder_csr_bankarray_csrbank2_r_r, Q = \gpio_oe [0]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142998 ($_DFF_P_) from module sim (D = $abc$142494$new_n11431_, Q = \gpio_oe [10]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142997 ($_DFF_P_) from module sim (D = $abc$142494$new_n11429_, Q = \gpio_oe [11]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142996 ($_DFF_P_) from module sim (D = $abc$142494$new_n11427_, Q = \gpio_oe [12]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142995 ($_DFF_P_) from module sim (D = $abc$142494$new_n11425_, Q = \gpio_oe [13]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142994 ($_DFF_P_) from module sim (D = $abc$142494$new_n11423_, Q = \gpio_oe [14]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142993 ($_DFF_P_) from module sim (D = $abc$142494$new_n11421_, Q = \gpio_oe [15]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142992 ($_DFF_P_) from module sim (D = $abc$142494$new_n11419_, Q = \gpio_oe [16]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142991 ($_DFF_P_) from module sim (D = $abc$142494$new_n11417_, Q = \gpio_oe [17]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142990 ($_DFF_P_) from module sim (D = $abc$142494$new_n11415_, Q = \gpio_oe [18]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142989 ($_DFF_P_) from module sim (D = $abc$142494$new_n11413_, Q = \gpio_oe [19]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142988 ($_DFF_P_) from module sim (D = \builder_simsoc_dat_w [1], Q = \gpio_oe [1]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142987 ($_DFF_P_) from module sim (D = $abc$142494$new_n11410_, Q = \gpio_oe [20]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142986 ($_DFF_P_) from module sim (D = $abc$142494$new_n11408_, Q = \gpio_oe [21]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142985 ($_DFF_P_) from module sim (D = $abc$142494$new_n11406_, Q = \gpio_oe [22]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142984 ($_DFF_P_) from module sim (D = $abc$142494$new_n11404_, Q = \gpio_oe [23]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142983 ($_DFF_P_) from module sim (D = $abc$142494$new_n11402_, Q = \gpio_oe [24]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142982 ($_DFF_P_) from module sim (D = $abc$142494$new_n11400_, Q = \gpio_oe [25]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142981 ($_DFF_P_) from module sim (D = $abc$142494$new_n11398_, Q = \gpio_oe [26]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142980 ($_DFF_P_) from module sim (D = $abc$142494$new_n11396_, Q = \gpio_oe [27]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142979 ($_DFF_P_) from module sim (D = $abc$142494$new_n11394_, Q = \gpio_oe [28]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142978 ($_DFF_P_) from module sim (D = $abc$142494$new_n11392_, Q = \gpio_oe [29]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142977 ($_DFF_P_) from module sim (D = \builder_simsoc_dat_w [2], Q = \gpio_oe [2]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142976 ($_DFF_P_) from module sim (D = $abc$142494$new_n11389_, Q = \gpio_oe [30]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142975 ($_DFF_P_) from module sim (D = $abc$142494$new_n11387_, Q = \gpio_oe [31]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142974 ($_DFF_P_) from module sim (D = \builder_simsoc_dat_w [3], Q = \gpio_oe [3]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142973 ($_DFF_P_) from module sim (D = \builder_simsoc_dat_w [4], Q = \gpio_oe [4]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142972 ($_DFF_P_) from module sim (D = \builder_simsoc_dat_w [5], Q = \gpio_oe [5]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142971 ($_DFF_P_) from module sim (D = \builder_simsoc_dat_w [6], Q = \gpio_oe [6]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142970 ($_DFF_P_) from module sim (D = \builder_simsoc_dat_w [7], Q = \gpio_oe [7]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142969 ($_DFF_P_) from module sim (D = $abc$142494$new_n11380_, Q = \gpio_oe [8]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142968 ($_DFF_P_) from module sim (D = $abc$142494$new_n11378_, Q = \gpio_oe [9]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142967 ($_DFF_P_) from module sim (D = \builder_simsoc_dat_w [1], Q = \main_cpu_rst).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142966 ($_DFF_P_) from module sim (D = \builder_csr_bankarray_csrbank2_r_r, Q = \main_edge_storage [0]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142965 ($_DFF_P_) from module sim (D = $abc$142494$new_n11431_, Q = \main_edge_storage [10]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142964 ($_DFF_P_) from module sim (D = $abc$142494$new_n11429_, Q = \main_edge_storage [11]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142963 ($_DFF_P_) from module sim (D = $abc$142494$new_n11427_, Q = \main_edge_storage [12]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142962 ($_DFF_P_) from module sim (D = $abc$142494$new_n11425_, Q = \main_edge_storage [13]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142961 ($_DFF_P_) from module sim (D = $abc$142494$new_n11423_, Q = \main_edge_storage [14]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142960 ($_DFF_P_) from module sim (D = $abc$142494$new_n11421_, Q = \main_edge_storage [15]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142959 ($_DFF_P_) from module sim (D = $abc$142494$new_n11419_, Q = \main_edge_storage [16]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142958 ($_DFF_P_) from module sim (D = $abc$142494$new_n11417_, Q = \main_edge_storage [17]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142957 ($_DFF_P_) from module sim (D = $abc$142494$new_n11415_, Q = \main_edge_storage [18]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142956 ($_DFF_P_) from module sim (D = $abc$142494$new_n11413_, Q = \main_edge_storage [19]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142955 ($_DFF_P_) from module sim (D = \builder_simsoc_dat_w [1], Q = \main_edge_storage [1]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142954 ($_DFF_P_) from module sim (D = $abc$142494$new_n11410_, Q = \main_edge_storage [20]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142953 ($_DFF_P_) from module sim (D = $abc$142494$new_n11408_, Q = \main_edge_storage [21]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142952 ($_DFF_P_) from module sim (D = $abc$142494$new_n11406_, Q = \main_edge_storage [22]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142951 ($_DFF_P_) from module sim (D = $abc$142494$new_n11404_, Q = \main_edge_storage [23]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142950 ($_DFF_P_) from module sim (D = $abc$142494$new_n11402_, Q = \main_edge_storage [24]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142949 ($_DFF_P_) from module sim (D = $abc$142494$new_n11400_, Q = \main_edge_storage [25]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142948 ($_DFF_P_) from module sim (D = $abc$142494$new_n11398_, Q = \main_edge_storage [26]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142947 ($_DFF_P_) from module sim (D = $abc$142494$new_n11396_, Q = \main_edge_storage [27]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142946 ($_DFF_P_) from module sim (D = $abc$142494$new_n11394_, Q = \main_edge_storage [28]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142945 ($_DFF_P_) from module sim (D = $abc$142494$new_n11392_, Q = \main_edge_storage [29]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142944 ($_DFF_P_) from module sim (D = \builder_simsoc_dat_w [2], Q = \main_edge_storage [2]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142943 ($_DFF_P_) from module sim (D = $abc$142494$new_n11389_, Q = \main_edge_storage [30]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142942 ($_DFF_P_) from module sim (D = $abc$142494$new_n11387_, Q = \main_edge_storage [31]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142941 ($_DFF_P_) from module sim (D = \builder_simsoc_dat_w [3], Q = \main_edge_storage [3]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142940 ($_DFF_P_) from module sim (D = \builder_simsoc_dat_w [4], Q = \main_edge_storage [4]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142939 ($_DFF_P_) from module sim (D = \builder_simsoc_dat_w [5], Q = \main_edge_storage [5]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142938 ($_DFF_P_) from module sim (D = \builder_simsoc_dat_w [6], Q = \main_edge_storage [6]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142937 ($_DFF_P_) from module sim (D = \builder_simsoc_dat_w [7], Q = \main_edge_storage [7]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142936 ($_DFF_P_) from module sim (D = $abc$142494$new_n11380_, Q = \main_edge_storage [8]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142935 ($_DFF_P_) from module sim (D = $abc$142494$new_n11378_, Q = \main_edge_storage [9]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142934 ($_DFF_P_) from module sim (D = \builder_csr_bankarray_csrbank2_r_r, Q = \main_mode_storage [0]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142933 ($_DFF_P_) from module sim (D = $abc$142494$new_n11431_, Q = \main_mode_storage [10]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142932 ($_DFF_P_) from module sim (D = $abc$142494$new_n11429_, Q = \main_mode_storage [11]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142931 ($_DFF_P_) from module sim (D = $abc$142494$new_n11427_, Q = \main_mode_storage [12]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142930 ($_DFF_P_) from module sim (D = $abc$142494$new_n11425_, Q = \main_mode_storage [13]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142929 ($_DFF_P_) from module sim (D = $abc$142494$new_n11423_, Q = \main_mode_storage [14]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142928 ($_DFF_P_) from module sim (D = $abc$142494$new_n11421_, Q = \main_mode_storage [15]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142927 ($_DFF_P_) from module sim (D = $abc$142494$new_n11419_, Q = \main_mode_storage [16]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142926 ($_DFF_P_) from module sim (D = $abc$142494$new_n11417_, Q = \main_mode_storage [17]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142925 ($_DFF_P_) from module sim (D = $abc$142494$new_n11415_, Q = \main_mode_storage [18]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142924 ($_DFF_P_) from module sim (D = $abc$142494$new_n11413_, Q = \main_mode_storage [19]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142923 ($_DFF_P_) from module sim (D = \builder_simsoc_dat_w [1], Q = \main_mode_storage [1]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142922 ($_DFF_P_) from module sim (D = $abc$142494$new_n11410_, Q = \main_mode_storage [20]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142921 ($_DFF_P_) from module sim (D = $abc$142494$new_n11408_, Q = \main_mode_storage [21]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142920 ($_DFF_P_) from module sim (D = $abc$142494$new_n11406_, Q = \main_mode_storage [22]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142919 ($_DFF_P_) from module sim (D = $abc$142494$new_n11404_, Q = \main_mode_storage [23]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142918 ($_DFF_P_) from module sim (D = $abc$142494$new_n11402_, Q = \main_mode_storage [24]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142917 ($_DFF_P_) from module sim (D = $abc$142494$new_n11400_, Q = \main_mode_storage [25]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142916 ($_DFF_P_) from module sim (D = $abc$142494$new_n11398_, Q = \main_mode_storage [26]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142915 ($_DFF_P_) from module sim (D = $abc$142494$new_n11396_, Q = \main_mode_storage [27]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142914 ($_DFF_P_) from module sim (D = $abc$142494$new_n11394_, Q = \main_mode_storage [28]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142913 ($_DFF_P_) from module sim (D = $abc$142494$new_n11392_, Q = \main_mode_storage [29]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142912 ($_DFF_P_) from module sim (D = \builder_simsoc_dat_w [2], Q = \main_mode_storage [2]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142911 ($_DFF_P_) from module sim (D = $abc$142494$new_n11389_, Q = \main_mode_storage [30]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142910 ($_DFF_P_) from module sim (D = $abc$142494$new_n11387_, Q = \main_mode_storage [31]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142909 ($_DFF_P_) from module sim (D = \builder_simsoc_dat_w [3], Q = \main_mode_storage [3]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142908 ($_DFF_P_) from module sim (D = \builder_simsoc_dat_w [4], Q = \main_mode_storage [4]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142907 ($_DFF_P_) from module sim (D = \builder_simsoc_dat_w [5], Q = \main_mode_storage [5]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142906 ($_DFF_P_) from module sim (D = \builder_simsoc_dat_w [6], Q = \main_mode_storage [6]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142905 ($_DFF_P_) from module sim (D = \builder_simsoc_dat_w [7], Q = \main_mode_storage [7]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142904 ($_DFF_P_) from module sim (D = $abc$142494$new_n11380_, Q = \main_mode_storage [8]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142903 ($_DFF_P_) from module sim (D = $abc$142494$new_n11378_, Q = \main_mode_storage [9]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142902 ($_DFF_P_) from module sim (D = \builder_simsoc_dat_w [1], Q = \main_oe).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142901 ($_DFF_P_) from module sim (D = \builder_csr_bankarray_csrbank2_r_r, Q = \main_reset_storage [0]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142900 ($_DFF_P_) from module sim (D = \builder_csr_bankarray_csrbank2_r_r, Q = \main_scratch_storage [0]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142899 ($_DFF_P_) from module sim (D = $abc$142494$new_n11429_, Q = \main_scratch_storage [11]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142898 ($_DFF_P_) from module sim (D = $abc$142494$new_n11425_, Q = \main_scratch_storage [13]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142897 ($_DFF_P_) from module sim (D = $abc$142494$new_n11421_, Q = \main_scratch_storage [15]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142896 ($_DFF_P_) from module sim (D = $abc$142494$new_n11419_, Q = \main_scratch_storage [16]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142895 ($_DFF_P_) from module sim (D = $abc$142494$new_n11417_, Q = \main_scratch_storage [17]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142894 ($_DFF_P_) from module sim (D = $abc$142494$new_n11413_, Q = \main_scratch_storage [19]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142893 ($_DFF_P_) from module sim (D = \builder_simsoc_dat_w [1], Q = \main_scratch_storage [1]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142892 ($_DFF_P_) from module sim (D = $abc$142494$new_n11406_, Q = \main_scratch_storage [22]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142891 ($_DFF_P_) from module sim (D = $abc$142494$new_n11404_, Q = \main_scratch_storage [23]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142890 ($_DFF_P_) from module sim (D = $abc$142494$new_n11402_, Q = \main_scratch_storage [24]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142889 ($_DFF_P_) from module sim (D = $abc$142494$new_n11398_, Q = \main_scratch_storage [26]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142888 ($_DFF_P_) from module sim (D = $abc$142494$new_n11396_, Q = \main_scratch_storage [27]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142887 ($_DFF_P_) from module sim (D = $abc$142494$new_n11392_, Q = \main_scratch_storage [29]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142886 ($_DFF_P_) from module sim (D = \builder_simsoc_dat_w [2], Q = \main_scratch_storage [2]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142885 ($_DFF_P_) from module sim (D = $abc$142494$new_n11389_, Q = \main_scratch_storage [30]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142884 ($_DFF_P_) from module sim (D = $abc$142494$new_n11387_, Q = \main_scratch_storage [31]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142883 ($_DFF_P_) from module sim (D = \builder_simsoc_dat_w [7], Q = \main_scratch_storage [7]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142882 ($_DFF_P_) from module sim (D = $abc$142494$new_n11380_, Q = \main_scratch_storage [8]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142881 ($_DFF_P_) from module sim (D = \builder_csr_bankarray_csrbank2_r_r, Q = \main_timer_en_storage).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142880 ($_DFF_P_) from module sim (D = \builder_csr_bankarray_csrbank2_r_r, Q = \main_timer_enable_storage).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142879 ($_DFF_P_) from module sim (D = \builder_csr_bankarray_csrbank2_r_r, Q = \main_timer_load_storage [0]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142878 ($_DFF_P_) from module sim (D = $abc$142494$new_n11431_, Q = \main_timer_load_storage [10]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142877 ($_DFF_P_) from module sim (D = $abc$142494$new_n11429_, Q = \main_timer_load_storage [11]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142876 ($_DFF_P_) from module sim (D = $abc$142494$new_n11427_, Q = \main_timer_load_storage [12]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142875 ($_DFF_P_) from module sim (D = $abc$142494$new_n11425_, Q = \main_timer_load_storage [13]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142874 ($_DFF_P_) from module sim (D = $abc$142494$new_n11423_, Q = \main_timer_load_storage [14]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142873 ($_DFF_P_) from module sim (D = $abc$142494$new_n11421_, Q = \main_timer_load_storage [15]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142872 ($_DFF_P_) from module sim (D = $abc$142494$new_n11419_, Q = \main_timer_load_storage [16]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142871 ($_DFF_P_) from module sim (D = $abc$142494$new_n11417_, Q = \main_timer_load_storage [17]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142870 ($_DFF_P_) from module sim (D = $abc$142494$new_n11415_, Q = \main_timer_load_storage [18]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142869 ($_DFF_P_) from module sim (D = $abc$142494$new_n11413_, Q = \main_timer_load_storage [19]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142868 ($_DFF_P_) from module sim (D = \builder_simsoc_dat_w [1], Q = \main_timer_load_storage [1]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142867 ($_DFF_P_) from module sim (D = $abc$142494$new_n11410_, Q = \main_timer_load_storage [20]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142866 ($_DFF_P_) from module sim (D = $abc$142494$new_n11408_, Q = \main_timer_load_storage [21]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142865 ($_DFF_P_) from module sim (D = $abc$142494$new_n11406_, Q = \main_timer_load_storage [22]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142864 ($_DFF_P_) from module sim (D = $abc$142494$new_n11404_, Q = \main_timer_load_storage [23]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142863 ($_DFF_P_) from module sim (D = $abc$142494$new_n11402_, Q = \main_timer_load_storage [24]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142862 ($_DFF_P_) from module sim (D = $abc$142494$new_n11400_, Q = \main_timer_load_storage [25]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142861 ($_DFF_P_) from module sim (D = $abc$142494$new_n11398_, Q = \main_timer_load_storage [26]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142860 ($_DFF_P_) from module sim (D = $abc$142494$new_n11396_, Q = \main_timer_load_storage [27]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142859 ($_DFF_P_) from module sim (D = $abc$142494$new_n11394_, Q = \main_timer_load_storage [28]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142858 ($_DFF_P_) from module sim (D = $abc$142494$new_n11392_, Q = \main_timer_load_storage [29]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142857 ($_DFF_P_) from module sim (D = \builder_simsoc_dat_w [2], Q = \main_timer_load_storage [2]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142856 ($_DFF_P_) from module sim (D = $abc$142494$new_n11389_, Q = \main_timer_load_storage [30]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142855 ($_DFF_P_) from module sim (D = $abc$142494$new_n11387_, Q = \main_timer_load_storage [31]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142854 ($_DFF_P_) from module sim (D = \builder_simsoc_dat_w [3], Q = \main_timer_load_storage [3]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142853 ($_DFF_P_) from module sim (D = \builder_simsoc_dat_w [4], Q = \main_timer_load_storage [4]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142852 ($_DFF_P_) from module sim (D = \builder_simsoc_dat_w [5], Q = \main_timer_load_storage [5]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142851 ($_DFF_P_) from module sim (D = \builder_simsoc_dat_w [6], Q = \main_timer_load_storage [6]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142850 ($_DFF_P_) from module sim (D = \builder_simsoc_dat_w [7], Q = \main_timer_load_storage [7]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142849 ($_DFF_P_) from module sim (D = $abc$142494$new_n11380_, Q = \main_timer_load_storage [8]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142848 ($_DFF_P_) from module sim (D = $abc$142494$new_n11378_, Q = \main_timer_load_storage [9]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142847 ($_DFF_P_) from module sim (D = \builder_csr_bankarray_csrbank2_r_r, Q = \main_timer_pending_r).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142846 ($_DFF_P_) from module sim (D = \builder_csr_bankarray_csrbank2_r_r, Q = \main_timer_reload_storage [0]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142845 ($_DFF_P_) from module sim (D = $abc$142494$new_n11431_, Q = \main_timer_reload_storage [10]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142844 ($_DFF_P_) from module sim (D = $abc$142494$new_n11429_, Q = \main_timer_reload_storage [11]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142843 ($_DFF_P_) from module sim (D = $abc$142494$new_n11427_, Q = \main_timer_reload_storage [12]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142842 ($_DFF_P_) from module sim (D = $abc$142494$new_n11425_, Q = \main_timer_reload_storage [13]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142841 ($_DFF_P_) from module sim (D = $abc$142494$new_n11423_, Q = \main_timer_reload_storage [14]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142840 ($_DFF_P_) from module sim (D = $abc$142494$new_n11421_, Q = \main_timer_reload_storage [15]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142839 ($_DFF_P_) from module sim (D = $abc$142494$new_n11419_, Q = \main_timer_reload_storage [16]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142838 ($_DFF_P_) from module sim (D = $abc$142494$new_n11417_, Q = \main_timer_reload_storage [17]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142837 ($_DFF_P_) from module sim (D = $abc$142494$new_n11415_, Q = \main_timer_reload_storage [18]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142836 ($_DFF_P_) from module sim (D = $abc$142494$new_n11413_, Q = \main_timer_reload_storage [19]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142835 ($_DFF_P_) from module sim (D = \builder_simsoc_dat_w [1], Q = \main_timer_reload_storage [1]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142834 ($_DFF_P_) from module sim (D = $abc$142494$new_n11410_, Q = \main_timer_reload_storage [20]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142833 ($_DFF_P_) from module sim (D = $abc$142494$new_n11408_, Q = \main_timer_reload_storage [21]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142832 ($_DFF_P_) from module sim (D = $abc$142494$new_n11406_, Q = \main_timer_reload_storage [22]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142831 ($_DFF_P_) from module sim (D = $abc$142494$new_n11404_, Q = \main_timer_reload_storage [23]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142830 ($_DFF_P_) from module sim (D = $abc$142494$new_n11402_, Q = \main_timer_reload_storage [24]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142829 ($_DFF_P_) from module sim (D = $abc$142494$new_n11400_, Q = \main_timer_reload_storage [25]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142828 ($_DFF_P_) from module sim (D = $abc$142494$new_n11398_, Q = \main_timer_reload_storage [26]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142827 ($_DFF_P_) from module sim (D = $abc$142494$new_n11396_, Q = \main_timer_reload_storage [27]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142826 ($_DFF_P_) from module sim (D = $abc$142494$new_n11394_, Q = \main_timer_reload_storage [28]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142825 ($_DFF_P_) from module sim (D = $abc$142494$new_n11392_, Q = \main_timer_reload_storage [29]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142824 ($_DFF_P_) from module sim (D = \builder_simsoc_dat_w [2], Q = \main_timer_reload_storage [2]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142823 ($_DFF_P_) from module sim (D = $abc$142494$new_n11389_, Q = \main_timer_reload_storage [30]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142822 ($_DFF_P_) from module sim (D = $abc$142494$new_n11387_, Q = \main_timer_reload_storage [31]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142821 ($_DFF_P_) from module sim (D = \builder_simsoc_dat_w [3], Q = \main_timer_reload_storage [3]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142820 ($_DFF_P_) from module sim (D = \builder_simsoc_dat_w [4], Q = \main_timer_reload_storage [4]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142819 ($_DFF_P_) from module sim (D = \builder_simsoc_dat_w [5], Q = \main_timer_reload_storage [5]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142818 ($_DFF_P_) from module sim (D = \builder_simsoc_dat_w [6], Q = \main_timer_reload_storage [6]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142817 ($_DFF_P_) from module sim (D = \builder_simsoc_dat_w [7], Q = \main_timer_reload_storage [7]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142816 ($_DFF_P_) from module sim (D = $abc$142494$new_n11380_, Q = \main_timer_reload_storage [8]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142815 ($_DFF_P_) from module sim (D = $abc$142494$new_n11378_, Q = \main_timer_reload_storage [9]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142814 ($_DFF_P_) from module sim (D = \builder_csr_bankarray_csrbank2_r_r, Q = \main_timer_update_value_storage).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142813 ($_DFF_P_) from module sim (D = \main_timer_value [0], Q = \main_timer_value_status [0]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142812 ($_DFF_P_) from module sim (D = \main_timer_value [10], Q = \main_timer_value_status [10]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142811 ($_DFF_P_) from module sim (D = \main_timer_value [11], Q = \main_timer_value_status [11]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142810 ($_DFF_P_) from module sim (D = \main_timer_value [12], Q = \main_timer_value_status [12]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142809 ($_DFF_P_) from module sim (D = \main_timer_value [13], Q = \main_timer_value_status [13]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142808 ($_DFF_P_) from module sim (D = \main_timer_value [14], Q = \main_timer_value_status [14]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142807 ($_DFF_P_) from module sim (D = \main_timer_value [15], Q = \main_timer_value_status [15]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142806 ($_DFF_P_) from module sim (D = \main_timer_value [16], Q = \main_timer_value_status [16]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142805 ($_DFF_P_) from module sim (D = \main_timer_value [17], Q = \main_timer_value_status [17]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142804 ($_DFF_P_) from module sim (D = \main_timer_value [18], Q = \main_timer_value_status [18]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142803 ($_DFF_P_) from module sim (D = \main_timer_value [19], Q = \main_timer_value_status [19]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142802 ($_DFF_P_) from module sim (D = \main_timer_value [1], Q = \main_timer_value_status [1]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142801 ($_DFF_P_) from module sim (D = \main_timer_value [20], Q = \main_timer_value_status [20]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142800 ($_DFF_P_) from module sim (D = \main_timer_value [21], Q = \main_timer_value_status [21]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142799 ($_DFF_P_) from module sim (D = \main_timer_value [22], Q = \main_timer_value_status [22]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142798 ($_DFF_P_) from module sim (D = \main_timer_value [23], Q = \main_timer_value_status [23]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142797 ($_DFF_P_) from module sim (D = \main_timer_value [24], Q = \main_timer_value_status [24]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142796 ($_DFF_P_) from module sim (D = \main_timer_value [25], Q = \main_timer_value_status [25]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142795 ($_DFF_P_) from module sim (D = \main_timer_value [26], Q = \main_timer_value_status [26]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142794 ($_DFF_P_) from module sim (D = \main_timer_value [27], Q = \main_timer_value_status [27]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142793 ($_DFF_P_) from module sim (D = \main_timer_value [28], Q = \main_timer_value_status [28]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142792 ($_DFF_P_) from module sim (D = \main_timer_value [29], Q = \main_timer_value_status [29]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142791 ($_DFF_P_) from module sim (D = \main_timer_value [2], Q = \main_timer_value_status [2]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142790 ($_DFF_P_) from module sim (D = \main_timer_value [30], Q = \main_timer_value_status [30]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142789 ($_DFF_P_) from module sim (D = \main_timer_value [31], Q = \main_timer_value_status [31]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142788 ($_DFF_P_) from module sim (D = \main_timer_value [3], Q = \main_timer_value_status [3]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142787 ($_DFF_P_) from module sim (D = \main_timer_value [4], Q = \main_timer_value_status [4]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142786 ($_DFF_P_) from module sim (D = \main_timer_value [5], Q = \main_timer_value_status [5]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142785 ($_DFF_P_) from module sim (D = \main_timer_value [6], Q = \main_timer_value_status [6]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142784 ($_DFF_P_) from module sim (D = \main_timer_value [7], Q = \main_timer_value_status [7]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142783 ($_DFF_P_) from module sim (D = \main_timer_value [8], Q = \main_timer_value_status [8]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142782 ($_DFF_P_) from module sim (D = \main_timer_value [9], Q = \main_timer_value_status [9]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142781 ($_DFF_P_) from module sim (D = \builder_csr_bankarray_csrbank2_r_r, Q = \main_uart_pending_r [0]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142780 ($_DFF_P_) from module sim (D = \builder_simsoc_dat_w [1], Q = \main_uart_pending_r [1]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142779 ($_DFF_P_) from module sim (D = \builder_simsoc_dat_w [1], Q = \main_uart_rx2).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142778 ($_DFF_P_) from module sim (D = $abc$142494$new_n11319_, Q = \main_uart_rx_fifo_level0 [0]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142777 ($_DFF_P_) from module sim (D = $abc$142494$new_n11317_, Q = \main_uart_rx_fifo_level0 [1]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142776 ($_DFF_P_) from module sim (D = \builder_csr_bankarray_csrbank2_r_r, Q = \main_uart_tx2).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142775 ($_DFF_P_) from module sim (D = $abc$142494$new_n11292_, Q = \main_uart_tx_fifo_level0 [4]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142766 ($_DFF_P_) from module sim (D = $abc$142494$li1322_li1322, Q = \picorv32.decoded_imm_j [10]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142765 ($_DFF_P_) from module sim (D = $abc$142494$li1332_li1332, Q = \picorv32.decoded_imm_j [11]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142764 ($_DFF_P_) from module sim (D = $abc$142494$li1340_li1340, Q = \picorv32.decoded_imm_j [12]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142763 ($_DFF_P_) from module sim (D = $abc$142494$li1339_li1339, Q = \picorv32.decoded_imm_j [13]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142762 ($_DFF_P_) from module sim (D = $abc$142494$li1338_li1338, Q = \picorv32.decoded_imm_j [14]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142761 ($_DFF_P_) from module sim (D = $abc$142494$li1337_li1337, Q = \picorv32.decoded_imm_j [15]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142760 ($_DFF_P_) from module sim (D = $abc$142494$li1336_li1336, Q = \picorv32.decoded_imm_j [16]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142759 ($_DFF_P_) from module sim (D = $abc$142494$li1335_li1335, Q = \picorv32.decoded_imm_j [17]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142758 ($_DFF_P_) from module sim (D = $abc$142494$li1334_li1334, Q = \picorv32.decoded_imm_j [18]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142757 ($_DFF_P_) from module sim (D = $abc$142494$li1333_li1333, Q = \picorv32.decoded_imm_j [19]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142756 ($_DFF_P_) from module sim (D = $abc$142494$li1331_li1331, Q = \picorv32.decoded_imm_j [1]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142755 ($_DFF_P_) from module sim (D = $abc$142494$li1330_li1330, Q = \picorv32.decoded_imm_j [2]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142754 ($_DFF_P_) from module sim (D = $abc$142494$li1321_li1321, Q = \picorv32.decoded_imm_j [31]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142753 ($_DFF_P_) from module sim (D = $abc$142494$li1329_li1329, Q = \picorv32.decoded_imm_j [3]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142752 ($_DFF_P_) from module sim (D = $abc$142494$li1328_li1328, Q = \picorv32.decoded_imm_j [4]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142751 ($_DFF_P_) from module sim (D = $abc$142494$li1327_li1327, Q = \picorv32.decoded_imm_j [5]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142750 ($_DFF_P_) from module sim (D = $abc$142494$li1326_li1326, Q = \picorv32.decoded_imm_j [6]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142749 ($_DFF_P_) from module sim (D = $abc$142494$li1325_li1325, Q = \picorv32.decoded_imm_j [7]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142748 ($_DFF_P_) from module sim (D = $abc$142494$li1324_li1324, Q = \picorv32.decoded_imm_j [8]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142747 ($_DFF_P_) from module sim (D = $abc$142494$li1323_li1323, Q = \picorv32.decoded_imm_j [9]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142746 ($_DFF_P_) from module sim (D = $abc$142494$li1345_li1345, Q = \picorv32.decoded_rd [0]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142745 ($_DFF_P_) from module sim (D = $abc$142494$li1344_li1344, Q = \picorv32.decoded_rd [1]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142744 ($_DFF_P_) from module sim (D = $abc$142494$li1343_li1343, Q = \picorv32.decoded_rd [2]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142743 ($_DFF_P_) from module sim (D = $abc$142494$li1342_li1342, Q = \picorv32.decoded_rd [3]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142742 ($_DFF_P_) from module sim (D = $abc$142494$li1341_li1341, Q = \picorv32.decoded_rd [4]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142741 ($_DFF_P_) from module sim (D = $abc$142494$new_n11092_, Q = \picorv32.genblk1.genblk1.pcpi_mul.pcpi_rd [0]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142740 ($_DFF_P_) from module sim (D = $abc$142494$new_n11090_, Q = \picorv32.genblk1.genblk1.pcpi_mul.pcpi_rd [10]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142739 ($_DFF_P_) from module sim (D = $abc$142494$new_n11088_, Q = \picorv32.genblk1.genblk1.pcpi_mul.pcpi_rd [11]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142738 ($_DFF_P_) from module sim (D = $abc$142494$new_n11086_, Q = \picorv32.genblk1.genblk1.pcpi_mul.pcpi_rd [12]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142737 ($_DFF_P_) from module sim (D = $abc$142494$new_n11084_, Q = \picorv32.genblk1.genblk1.pcpi_mul.pcpi_rd [13]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142736 ($_DFF_P_) from module sim (D = $abc$142494$new_n11082_, Q = \picorv32.genblk1.genblk1.pcpi_mul.pcpi_rd [14]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142735 ($_DFF_P_) from module sim (D = $abc$142494$new_n11080_, Q = \picorv32.genblk1.genblk1.pcpi_mul.pcpi_rd [15]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142734 ($_DFF_P_) from module sim (D = $abc$142494$new_n11078_, Q = \picorv32.genblk1.genblk1.pcpi_mul.pcpi_rd [16]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142733 ($_DFF_P_) from module sim (D = $abc$142494$new_n11076_, Q = \picorv32.genblk1.genblk1.pcpi_mul.pcpi_rd [17]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142732 ($_DFF_P_) from module sim (D = $abc$142494$new_n11074_, Q = \picorv32.genblk1.genblk1.pcpi_mul.pcpi_rd [18]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142731 ($_DFF_P_) from module sim (D = $abc$142494$new_n11072_, Q = \picorv32.genblk1.genblk1.pcpi_mul.pcpi_rd [19]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142730 ($_DFF_P_) from module sim (D = $abc$142494$new_n11070_, Q = \picorv32.genblk1.genblk1.pcpi_mul.pcpi_rd [1]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142729 ($_DFF_P_) from module sim (D = $abc$142494$new_n11068_, Q = \picorv32.genblk1.genblk1.pcpi_mul.pcpi_rd [20]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142728 ($_DFF_P_) from module sim (D = $abc$142494$new_n11066_, Q = \picorv32.genblk1.genblk1.pcpi_mul.pcpi_rd [21]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142727 ($_DFF_P_) from module sim (D = $abc$142494$new_n11064_, Q = \picorv32.genblk1.genblk1.pcpi_mul.pcpi_rd [22]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142726 ($_DFF_P_) from module sim (D = $abc$142494$new_n11062_, Q = \picorv32.genblk1.genblk1.pcpi_mul.pcpi_rd [23]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142725 ($_DFF_P_) from module sim (D = $abc$142494$new_n11060_, Q = \picorv32.genblk1.genblk1.pcpi_mul.pcpi_rd [24]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142724 ($_DFF_P_) from module sim (D = $abc$142494$new_n11058_, Q = \picorv32.genblk1.genblk1.pcpi_mul.pcpi_rd [25]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142723 ($_DFF_P_) from module sim (D = $abc$142494$new_n11056_, Q = \picorv32.genblk1.genblk1.pcpi_mul.pcpi_rd [26]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142722 ($_DFF_P_) from module sim (D = $abc$142494$new_n11054_, Q = \picorv32.genblk1.genblk1.pcpi_mul.pcpi_rd [27]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142721 ($_DFF_P_) from module sim (D = $abc$142494$new_n11052_, Q = \picorv32.genblk1.genblk1.pcpi_mul.pcpi_rd [28]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142720 ($_DFF_P_) from module sim (D = $abc$142494$new_n11050_, Q = \picorv32.genblk1.genblk1.pcpi_mul.pcpi_rd [29]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142719 ($_DFF_P_) from module sim (D = $abc$142494$new_n11048_, Q = \picorv32.genblk1.genblk1.pcpi_mul.pcpi_rd [2]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142718 ($_DFF_P_) from module sim (D = $abc$142494$new_n11046_, Q = \picorv32.genblk1.genblk1.pcpi_mul.pcpi_rd [30]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142717 ($_DFF_P_) from module sim (D = $abc$142494$new_n11044_, Q = \picorv32.genblk1.genblk1.pcpi_mul.pcpi_rd [31]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142716 ($_DFF_P_) from module sim (D = $abc$142494$new_n11042_, Q = \picorv32.genblk1.genblk1.pcpi_mul.pcpi_rd [3]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142715 ($_DFF_P_) from module sim (D = $abc$142494$new_n11040_, Q = \picorv32.genblk1.genblk1.pcpi_mul.pcpi_rd [4]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142714 ($_DFF_P_) from module sim (D = $abc$142494$new_n11038_, Q = \picorv32.genblk1.genblk1.pcpi_mul.pcpi_rd [5]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142713 ($_DFF_P_) from module sim (D = $abc$142494$new_n11036_, Q = \picorv32.genblk1.genblk1.pcpi_mul.pcpi_rd [6]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142712 ($_DFF_P_) from module sim (D = $abc$142494$new_n11034_, Q = \picorv32.genblk1.genblk1.pcpi_mul.pcpi_rd [7]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142711 ($_DFF_P_) from module sim (D = $abc$142494$new_n11032_, Q = \picorv32.genblk1.genblk1.pcpi_mul.pcpi_rd [8]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142710 ($_DFF_P_) from module sim (D = $abc$142494$new_n11030_, Q = \picorv32.genblk1.genblk1.pcpi_mul.pcpi_rd [9]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142709 ($_DFF_P_) from module sim (D = $abc$142494$new_n11025_, Q = \picorv32.genblk2.pcpi_div.dividend [0]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142708 ($_DFF_P_) from module sim (D = $abc$142494$new_n11018_, Q = \picorv32.genblk2.pcpi_div.dividend [10]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142707 ($_DFF_P_) from module sim (D = $abc$142494$new_n11015_, Q = \picorv32.genblk2.pcpi_div.dividend [11]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142706 ($_DFF_P_) from module sim (D = $abc$142494$new_n11012_, Q = \picorv32.genblk2.pcpi_div.dividend [12]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142705 ($_DFF_P_) from module sim (D = $abc$142494$new_n11009_, Q = \picorv32.genblk2.pcpi_div.dividend [13]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142704 ($_DFF_P_) from module sim (D = $abc$142494$new_n11006_, Q = \picorv32.genblk2.pcpi_div.dividend [14]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142703 ($_DFF_P_) from module sim (D = $abc$142494$new_n11003_, Q = \picorv32.genblk2.pcpi_div.dividend [15]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142702 ($_DFF_P_) from module sim (D = $abc$142494$new_n10996_, Q = \picorv32.genblk2.pcpi_div.dividend [16]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142701 ($_DFF_P_) from module sim (D = $abc$142494$new_n10993_, Q = \picorv32.genblk2.pcpi_div.dividend [17]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142700 ($_DFF_P_) from module sim (D = $abc$142494$new_n10986_, Q = \picorv32.genblk2.pcpi_div.dividend [18]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142699 ($_DFF_P_) from module sim (D = $abc$142494$new_n10983_, Q = \picorv32.genblk2.pcpi_div.dividend [19]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142698 ($_DFF_P_) from module sim (D = $abc$142494$new_n10980_, Q = \picorv32.genblk2.pcpi_div.dividend [1]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142697 ($_DFF_P_) from module sim (D = $abc$142494$new_n10973_, Q = \picorv32.genblk2.pcpi_div.dividend [20]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142696 ($_DFF_P_) from module sim (D = $abc$142494$new_n10970_, Q = \picorv32.genblk2.pcpi_div.dividend [21]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142695 ($_DFF_P_) from module sim (D = $abc$142494$new_n10967_, Q = \picorv32.genblk2.pcpi_div.dividend [22]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142694 ($_DFF_P_) from module sim (D = $abc$142494$new_n10964_, Q = \picorv32.genblk2.pcpi_div.dividend [23]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142693 ($_DFF_P_) from module sim (D = $abc$142494$new_n10961_, Q = \picorv32.genblk2.pcpi_div.dividend [24]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142692 ($_DFF_P_) from module sim (D = $abc$142494$new_n10954_, Q = \picorv32.genblk2.pcpi_div.dividend [25]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142691 ($_DFF_P_) from module sim (D = $abc$142494$new_n10951_, Q = \picorv32.genblk2.pcpi_div.dividend [26]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142690 ($_DFF_P_) from module sim (D = $abc$142494$new_n10944_, Q = \picorv32.genblk2.pcpi_div.dividend [27]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142689 ($_DFF_P_) from module sim (D = $abc$142494$new_n10941_, Q = \picorv32.genblk2.pcpi_div.dividend [28]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142688 ($_DFF_P_) from module sim (D = $abc$142494$new_n10938_, Q = \picorv32.genblk2.pcpi_div.dividend [29]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142687 ($_DFF_P_) from module sim (D = $abc$142494$new_n10935_, Q = \picorv32.genblk2.pcpi_div.dividend [2]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142686 ($_DFF_P_) from module sim (D = $abc$142494$new_n10928_, Q = \picorv32.genblk2.pcpi_div.dividend [30]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142685 ($_DFF_P_) from module sim (D = $abc$142494$new_n10923_, Q = \picorv32.genblk2.pcpi_div.dividend [31]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142684 ($_DFF_P_) from module sim (D = $abc$142494$new_n10915_, Q = \picorv32.genblk2.pcpi_div.dividend [3]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142683 ($_DFF_P_) from module sim (D = $abc$142494$new_n10912_, Q = \picorv32.genblk2.pcpi_div.dividend [4]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142682 ($_DFF_P_) from module sim (D = $abc$142494$new_n10909_, Q = \picorv32.genblk2.pcpi_div.dividend [5]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142681 ($_DFF_P_) from module sim (D = $abc$142494$new_n10906_, Q = \picorv32.genblk2.pcpi_div.dividend [6]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142680 ($_DFF_P_) from module sim (D = $abc$142494$new_n10903_, Q = \picorv32.genblk2.pcpi_div.dividend [7]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142679 ($_DFF_P_) from module sim (D = $abc$142494$new_n10900_, Q = \picorv32.genblk2.pcpi_div.dividend [8]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142678 ($_DFF_P_) from module sim (D = $abc$142494$new_n10893_, Q = \picorv32.genblk2.pcpi_div.dividend [9]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142677 ($_DFF_P_) from module sim (D = $abc$142494$new_n10822_, Q = \picorv32.genblk2.pcpi_div.divisor [31]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142676 ($_DFF_P_) from module sim (D = $abc$142494$new_n10819_, Q = \picorv32.genblk2.pcpi_div.divisor [32]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142675 ($_DFF_P_) from module sim (D = $abc$142494$new_n10816_, Q = \picorv32.genblk2.pcpi_div.divisor [33]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142674 ($_DFF_P_) from module sim (D = $abc$142494$new_n10813_, Q = \picorv32.genblk2.pcpi_div.divisor [34]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142673 ($_DFF_P_) from module sim (D = $abc$142494$new_n10810_, Q = \picorv32.genblk2.pcpi_div.divisor [35]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142672 ($_DFF_P_) from module sim (D = $abc$142494$new_n10807_, Q = \picorv32.genblk2.pcpi_div.divisor [36]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142671 ($_DFF_P_) from module sim (D = $abc$142494$new_n10804_, Q = \picorv32.genblk2.pcpi_div.divisor [37]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142670 ($_DFF_P_) from module sim (D = $abc$142494$new_n10801_, Q = \picorv32.genblk2.pcpi_div.divisor [38]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142669 ($_DFF_P_) from module sim (D = $abc$142494$new_n10798_, Q = \picorv32.genblk2.pcpi_div.divisor [39]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142668 ($_DFF_P_) from module sim (D = $abc$142494$new_n10795_, Q = \picorv32.genblk2.pcpi_div.divisor [40]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142667 ($_DFF_P_) from module sim (D = $abc$142494$new_n10792_, Q = \picorv32.genblk2.pcpi_div.divisor [41]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142666 ($_DFF_P_) from module sim (D = $abc$142494$new_n10789_, Q = \picorv32.genblk2.pcpi_div.divisor [42]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142665 ($_DFF_P_) from module sim (D = $abc$142494$new_n10786_, Q = \picorv32.genblk2.pcpi_div.divisor [43]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142664 ($_DFF_P_) from module sim (D = $abc$142494$new_n10783_, Q = \picorv32.genblk2.pcpi_div.divisor [44]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142663 ($_DFF_P_) from module sim (D = $abc$142494$new_n10780_, Q = \picorv32.genblk2.pcpi_div.divisor [45]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142662 ($_DFF_P_) from module sim (D = $abc$142494$new_n10777_, Q = \picorv32.genblk2.pcpi_div.divisor [46]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142661 ($_DFF_P_) from module sim (D = $abc$142494$new_n10774_, Q = \picorv32.genblk2.pcpi_div.divisor [47]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142660 ($_DFF_P_) from module sim (D = $abc$142494$new_n10771_, Q = \picorv32.genblk2.pcpi_div.divisor [48]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142659 ($_DFF_P_) from module sim (D = $abc$142494$new_n10768_, Q = \picorv32.genblk2.pcpi_div.divisor [49]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142658 ($_DFF_P_) from module sim (D = $abc$142494$new_n10765_, Q = \picorv32.genblk2.pcpi_div.divisor [50]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142657 ($_DFF_P_) from module sim (D = $abc$142494$new_n10762_, Q = \picorv32.genblk2.pcpi_div.divisor [51]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142656 ($_DFF_P_) from module sim (D = $abc$142494$new_n10759_, Q = \picorv32.genblk2.pcpi_div.divisor [52]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142655 ($_DFF_P_) from module sim (D = $abc$142494$new_n10756_, Q = \picorv32.genblk2.pcpi_div.divisor [53]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142654 ($_DFF_P_) from module sim (D = $abc$142494$new_n10753_, Q = \picorv32.genblk2.pcpi_div.divisor [54]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142653 ($_DFF_P_) from module sim (D = $abc$142494$new_n10750_, Q = \picorv32.genblk2.pcpi_div.divisor [55]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142652 ($_DFF_P_) from module sim (D = $abc$142494$new_n10747_, Q = \picorv32.genblk2.pcpi_div.divisor [56]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142651 ($_DFF_P_) from module sim (D = $abc$142494$new_n10744_, Q = \picorv32.genblk2.pcpi_div.divisor [57]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142650 ($_DFF_P_) from module sim (D = $abc$142494$new_n10741_, Q = \picorv32.genblk2.pcpi_div.divisor [58]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142649 ($_DFF_P_) from module sim (D = $abc$142494$new_n10738_, Q = \picorv32.genblk2.pcpi_div.divisor [59]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142648 ($_DFF_P_) from module sim (D = $abc$142494$new_n10735_, Q = \picorv32.genblk2.pcpi_div.divisor [60]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142647 ($_DFF_P_) from module sim (D = $abc$142494$new_n10732_, Q = \picorv32.genblk2.pcpi_div.divisor [61]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142646 ($_DFF_P_) from module sim (D = \picorv32.genblk2.pcpi_div.quotient_msk [31], Q = \picorv32.genblk2.pcpi_div.quotient_msk [30]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142645 ($_DFF_P_) from module sim (D = $abc$142494$new_n10689_, Q = \picorv32.instr_auipc).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142644 ($_DFF_P_) from module sim (D = $abc$142494$new_n10686_, Q = \picorv32.instr_lui).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142643 ($_DFF_P_) from module sim (D = $abc$142494$new_n9711_, Q = \picorv32.instr_retirq).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142642 ($_DFF_P_) from module sim (D = $abc$142494$new_n10679_, Q = \picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142641 ($_DFF_P_) from module sim (D = $abc$142494$new_n10676_, Q = \picorv32.is_sll_srl_sra).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142640 ($_DFF_P_) from module sim (D = $abc$142494$new_n10661_, Q = \picorv32.latched_is_lb).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142639 ($_DFF_P_) from module sim (D = $abc$142494$new_n10659_, Q = \picorv32.latched_is_lh).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142638 ($_DFF_P_) from module sim (D = $abc$142494$new_n10652_, Q = \picorv32.mem_addr [10]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142637 ($_DFF_P_) from module sim (D = $abc$142494$new_n10649_, Q = \picorv32.mem_addr [11]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142636 ($_DFF_P_) from module sim (D = $abc$142494$new_n10646_, Q = \picorv32.mem_addr [12]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142635 ($_DFF_P_) from module sim (D = $abc$142494$new_n10643_, Q = \picorv32.mem_addr [13]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142634 ($_DFF_P_) from module sim (D = $abc$142494$new_n10640_, Q = \picorv32.mem_addr [14]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142633 ($_DFF_P_) from module sim (D = $abc$142494$new_n10637_, Q = \picorv32.mem_addr [15]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142632 ($_DFF_P_) from module sim (D = $abc$142494$new_n10634_, Q = \picorv32.mem_addr [16]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142631 ($_DFF_P_) from module sim (D = $abc$142494$new_n10631_, Q = \picorv32.mem_addr [17]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142630 ($_DFF_P_) from module sim (D = $abc$142494$new_n10628_, Q = \picorv32.mem_addr [18]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142629 ($_DFF_P_) from module sim (D = $abc$142494$new_n10625_, Q = \picorv32.mem_addr [19]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142628 ($_DFF_P_) from module sim (D = $abc$142494$new_n10622_, Q = \picorv32.mem_addr [20]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142627 ($_DFF_P_) from module sim (D = $abc$142494$new_n10619_, Q = \picorv32.mem_addr [21]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142626 ($_DFF_P_) from module sim (D = $abc$142494$new_n10616_, Q = \picorv32.mem_addr [22]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142625 ($_DFF_P_) from module sim (D = $abc$142494$new_n10613_, Q = \picorv32.mem_addr [23]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142624 ($_DFF_P_) from module sim (D = $abc$142494$new_n10610_, Q = \picorv32.mem_addr [24]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142623 ($_DFF_P_) from module sim (D = $abc$142494$new_n10607_, Q = \picorv32.mem_addr [25]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142622 ($_DFF_P_) from module sim (D = $abc$142494$new_n10604_, Q = \picorv32.mem_addr [26]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142621 ($_DFF_P_) from module sim (D = $abc$142494$new_n10601_, Q = \picorv32.mem_addr [27]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142620 ($_DFF_P_) from module sim (D = $abc$142494$new_n10598_, Q = \picorv32.mem_addr [28]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142619 ($_DFF_P_) from module sim (D = $abc$142494$new_n10595_, Q = \picorv32.mem_addr [29]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142618 ($_DFF_P_) from module sim (D = $abc$142494$new_n10592_, Q = \picorv32.mem_addr [2]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142617 ($_DFF_P_) from module sim (D = $abc$142494$new_n10589_, Q = \picorv32.mem_addr [30]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142616 ($_DFF_P_) from module sim (D = $abc$142494$new_n10586_, Q = \picorv32.mem_addr [31]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142615 ($_DFF_P_) from module sim (D = $abc$142494$new_n10583_, Q = \picorv32.mem_addr [3]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142614 ($_DFF_P_) from module sim (D = $abc$142494$new_n10580_, Q = \picorv32.mem_addr [4]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142613 ($_DFF_P_) from module sim (D = $abc$142494$new_n10576_, Q = \picorv32.mem_addr [5]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142612 ($_DFF_P_) from module sim (D = $abc$142494$new_n10573_, Q = \picorv32.mem_addr [6]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142611 ($_DFF_P_) from module sim (D = $abc$142494$new_n10570_, Q = \picorv32.mem_addr [7]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142610 ($_DFF_P_) from module sim (D = $abc$142494$new_n10567_, Q = \picorv32.mem_addr [8]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142609 ($_DFF_P_) from module sim (D = $abc$142494$new_n10564_, Q = \picorv32.mem_addr [9]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142607 ($_DFF_P_) from module sim (D = \picorv32.reg_op2 [0], Q = \picorv32.mem_wdata [0]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142606 ($_DFF_P_) from module sim (D = $abc$142494$new_n10536_, Q = \picorv32.mem_wdata [10]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142605 ($_DFF_P_) from module sim (D = $abc$142494$new_n10534_, Q = \picorv32.mem_wdata [11]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142604 ($_DFF_P_) from module sim (D = $abc$142494$new_n10532_, Q = \picorv32.mem_wdata [12]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142603 ($_DFF_P_) from module sim (D = $abc$142494$new_n10530_, Q = \picorv32.mem_wdata [13]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142602 ($_DFF_P_) from module sim (D = $abc$142494$new_n10528_, Q = \picorv32.mem_wdata [14]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142601 ($_DFF_P_) from module sim (D = $abc$142494$new_n10526_, Q = \picorv32.mem_wdata [15]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142600 ($_DFF_P_) from module sim (D = $abc$142494$new_n10524_, Q = \picorv32.mem_wdata [16]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142599 ($_DFF_P_) from module sim (D = $abc$142494$new_n10522_, Q = \picorv32.mem_wdata [17]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142598 ($_DFF_P_) from module sim (D = $abc$142494$new_n10520_, Q = \picorv32.mem_wdata [18]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142597 ($_DFF_P_) from module sim (D = $abc$142494$new_n10518_, Q = \picorv32.mem_wdata [19]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142596 ($_DFF_P_) from module sim (D = \picorv32.reg_op2 [1], Q = \picorv32.mem_wdata [1]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142595 ($_DFF_P_) from module sim (D = $abc$142494$new_n10515_, Q = \picorv32.mem_wdata [20]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142594 ($_DFF_P_) from module sim (D = $abc$142494$new_n10513_, Q = \picorv32.mem_wdata [21]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142593 ($_DFF_P_) from module sim (D = $abc$142494$new_n10511_, Q = \picorv32.mem_wdata [22]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142592 ($_DFF_P_) from module sim (D = $abc$142494$new_n10509_, Q = \picorv32.mem_wdata [23]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142591 ($_DFF_P_) from module sim (D = $abc$142494$new_n10507_, Q = \picorv32.mem_wdata [24]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142590 ($_DFF_P_) from module sim (D = $abc$142494$new_n10502_, Q = \picorv32.mem_wdata [25]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142589 ($_DFF_P_) from module sim (D = $abc$142494$new_n10497_, Q = \picorv32.mem_wdata [26]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142588 ($_DFF_P_) from module sim (D = $abc$142494$new_n10490_, Q = \picorv32.mem_wdata [27]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142587 ($_DFF_P_) from module sim (D = $abc$142494$new_n10483_, Q = \picorv32.mem_wdata [28]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142586 ($_DFF_P_) from module sim (D = $abc$142494$new_n10476_, Q = \picorv32.mem_wdata [29]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142585 ($_DFF_P_) from module sim (D = \picorv32.reg_op2 [2], Q = \picorv32.mem_wdata [2]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142584 ($_DFF_P_) from module sim (D = $abc$142494$new_n10468_, Q = \picorv32.mem_wdata [30]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142583 ($_DFF_P_) from module sim (D = $abc$142494$new_n10461_, Q = \picorv32.mem_wdata [31]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142582 ($_DFF_P_) from module sim (D = \picorv32.reg_op2 [3], Q = \picorv32.mem_wdata [3]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142581 ($_DFF_P_) from module sim (D = \picorv32.reg_op2 [4], Q = \picorv32.mem_wdata [4]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142580 ($_DFF_P_) from module sim (D = \picorv32.reg_op2 [5], Q = \picorv32.mem_wdata [5]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142579 ($_DFF_P_) from module sim (D = \picorv32.reg_op2 [6], Q = \picorv32.mem_wdata [6]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142578 ($_DFF_P_) from module sim (D = \picorv32.reg_op2 [7], Q = \picorv32.mem_wdata [7]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142577 ($_DFF_P_) from module sim (D = $abc$142494$new_n10448_, Q = \picorv32.mem_wdata [8]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142576 ($_DFF_P_) from module sim (D = $abc$142494$new_n10444_, Q = \picorv32.mem_wdata [9]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142575 ($_DFF_P_) from module sim (D = \picorv32.mem_rdata_q [0], Q = \picorv32.pcpi_insn [0]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142574 ($_DFF_P_) from module sim (D = \picorv32.mem_rdata_q [12], Q = \picorv32.pcpi_insn [12]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142573 ($_DFF_P_) from module sim (D = \picorv32.mem_rdata_q [13], Q = \picorv32.pcpi_insn [13]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142572 ($_DFF_P_) from module sim (D = \picorv32.mem_rdata_q [14], Q = \picorv32.pcpi_insn [14]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142571 ($_DFF_P_) from module sim (D = \picorv32.mem_rdata_q [1], Q = \picorv32.pcpi_insn [1]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142570 ($_DFF_P_) from module sim (D = \picorv32.mem_rdata_q [25], Q = \picorv32.pcpi_insn [25]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142569 ($_DFF_P_) from module sim (D = \picorv32.mem_rdata_q [26], Q = \picorv32.pcpi_insn [26]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142568 ($_DFF_P_) from module sim (D = \picorv32.mem_rdata_q [27], Q = \picorv32.pcpi_insn [27]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142567 ($_DFF_P_) from module sim (D = \picorv32.mem_rdata_q [28], Q = \picorv32.pcpi_insn [28]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142566 ($_DFF_P_) from module sim (D = \picorv32.mem_rdata_q [29], Q = \picorv32.pcpi_insn [29]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142565 ($_DFF_P_) from module sim (D = \picorv32.mem_rdata_q [2], Q = \picorv32.pcpi_insn [2]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142564 ($_DFF_P_) from module sim (D = \picorv32.mem_rdata_q [30], Q = \picorv32.pcpi_insn [30]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142563 ($_DFF_P_) from module sim (D = \picorv32.mem_rdata_q [31], Q = \picorv32.pcpi_insn [31]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142562 ($_DFF_P_) from module sim (D = \picorv32.mem_rdata_q [3], Q = \picorv32.pcpi_insn [3]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142561 ($_DFF_P_) from module sim (D = \picorv32.mem_rdata_q [4], Q = \picorv32.pcpi_insn [4]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142560 ($_DFF_P_) from module sim (D = \picorv32.mem_rdata_q [5], Q = \picorv32.pcpi_insn [5]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142559 ($_DFF_P_) from module sim (D = \picorv32.mem_rdata_q [6], Q = \picorv32.pcpi_insn [6]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142558 ($_DFF_P_) from module sim (D = $abc$142494$new_n10414_, Q = \picorv32.reg_op1 [0]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142557 ($_DFF_P_) from module sim (D = $abc$142494$new_n10407_, Q = \picorv32.reg_op1 [10]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142556 ($_DFF_P_) from module sim (D = $abc$142494$new_n10393_, Q = \picorv32.reg_op1 [11]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142555 ($_DFF_P_) from module sim (D = $abc$142494$new_n10381_, Q = \picorv32.reg_op1 [12]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142554 ($_DFF_P_) from module sim (D = $abc$142494$new_n10367_, Q = \picorv32.reg_op1 [13]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142553 ($_DFF_P_) from module sim (D = $abc$142494$new_n10354_, Q = \picorv32.reg_op1 [14]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142552 ($_DFF_P_) from module sim (D = $abc$142494$new_n10342_, Q = \picorv32.reg_op1 [15]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142551 ($_DFF_P_) from module sim (D = $abc$142494$new_n10329_, Q = \picorv32.reg_op1 [16]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142550 ($_DFF_P_) from module sim (D = $abc$142494$new_n10314_, Q = \picorv32.reg_op1 [17]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142549 ($_DFF_P_) from module sim (D = $abc$142494$new_n10302_, Q = \picorv32.reg_op1 [18]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142548 ($_DFF_P_) from module sim (D = $abc$142494$new_n10286_, Q = \picorv32.reg_op1 [19]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142547 ($_DFF_P_) from module sim (D = $abc$142494$new_n10271_, Q = \picorv32.reg_op1 [1]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142546 ($_DFF_P_) from module sim (D = $abc$142494$new_n10256_, Q = \picorv32.reg_op1 [20]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142545 ($_DFF_P_) from module sim (D = $abc$142494$new_n10244_, Q = \picorv32.reg_op1 [21]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142544 ($_DFF_P_) from module sim (D = $abc$142494$new_n10231_, Q = \picorv32.reg_op1 [22]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142543 ($_DFF_P_) from module sim (D = $abc$142494$new_n10216_, Q = \picorv32.reg_op1 [23]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142542 ($_DFF_P_) from module sim (D = $abc$142494$new_n10204_, Q = \picorv32.reg_op1 [24]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142541 ($_DFF_P_) from module sim (D = $abc$142494$new_n10192_, Q = \picorv32.reg_op1 [25]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142540 ($_DFF_P_) from module sim (D = $abc$142494$new_n10179_, Q = \picorv32.reg_op1 [26]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142539 ($_DFF_P_) from module sim (D = $abc$142494$new_n10167_, Q = \picorv32.reg_op1 [27]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142538 ($_DFF_P_) from module sim (D = $abc$142494$new_n10152_, Q = \picorv32.reg_op1 [28]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142537 ($_DFF_P_) from module sim (D = $abc$142494$new_n10139_, Q = \picorv32.reg_op1 [29]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142536 ($_DFF_P_) from module sim (D = $abc$142494$new_n10120_, Q = \picorv32.reg_op1 [2]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142535 ($_DFF_P_) from module sim (D = $abc$142494$new_n10109_, Q = \picorv32.reg_op1 [30]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142534 ($_DFF_P_) from module sim (D = $abc$142494$new_n10088_, Q = \picorv32.reg_op1 [31]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142533 ($_DFF_P_) from module sim (D = $abc$142494$new_n10068_, Q = \picorv32.reg_op1 [3]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142532 ($_DFF_P_) from module sim (D = $abc$142494$new_n10052_, Q = \picorv32.reg_op1 [4]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142531 ($_DFF_P_) from module sim (D = $abc$142494$new_n10038_, Q = \picorv32.reg_op1 [5]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142530 ($_DFF_P_) from module sim (D = $abc$142494$new_n10025_, Q = \picorv32.reg_op1 [6]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142529 ($_DFF_P_) from module sim (D = $abc$142494$new_n10012_, Q = \picorv32.reg_op1 [7]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142528 ($_DFF_P_) from module sim (D = $abc$142494$new_n9997_, Q = \picorv32.reg_op1 [8]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142527 ($_DFF_P_) from module sim (D = $abc$142494$new_n9985_, Q = \picorv32.reg_op1 [9]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142526 ($_DFF_P_) from module sim (D = $abc$142494$new_n9932_, Q = \picorv32.reg_op2 [0]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142525 ($_DFF_P_) from module sim (D = $abc$142494$new_n9929_, Q = \picorv32.reg_op2 [10]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142524 ($_DFF_P_) from module sim (D = $abc$142494$new_n9925_, Q = \picorv32.reg_op2 [11]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142523 ($_DFF_P_) from module sim (D = $abc$142494$new_n9921_, Q = \picorv32.reg_op2 [12]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142522 ($_DFF_P_) from module sim (D = $abc$142494$new_n9917_, Q = \picorv32.reg_op2 [13]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142521 ($_DFF_P_) from module sim (D = $abc$142494$new_n9913_, Q = \picorv32.reg_op2 [14]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142520 ($_DFF_P_) from module sim (D = $abc$142494$new_n9909_, Q = \picorv32.reg_op2 [15]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142519 ($_DFF_P_) from module sim (D = $abc$142494$new_n9905_, Q = \picorv32.reg_op2 [16]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142518 ($_DFF_P_) from module sim (D = $abc$142494$new_n9901_, Q = \picorv32.reg_op2 [17]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142517 ($_DFF_P_) from module sim (D = $abc$142494$new_n9897_, Q = \picorv32.reg_op2 [18]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142516 ($_DFF_P_) from module sim (D = $abc$142494$new_n9893_, Q = \picorv32.reg_op2 [19]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142515 ($_DFF_P_) from module sim (D = $abc$142494$new_n9889_, Q = \picorv32.reg_op2 [1]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142514 ($_DFF_P_) from module sim (D = $abc$142494$new_n9886_, Q = \picorv32.reg_op2 [20]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142513 ($_DFF_P_) from module sim (D = $abc$142494$new_n9882_, Q = \picorv32.reg_op2 [21]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142512 ($_DFF_P_) from module sim (D = $abc$142494$new_n9878_, Q = \picorv32.reg_op2 [22]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142511 ($_DFF_P_) from module sim (D = $abc$142494$new_n9874_, Q = \picorv32.reg_op2 [23]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142510 ($_DFF_P_) from module sim (D = $abc$142494$new_n9870_, Q = \picorv32.reg_op2 [24]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142509 ($_DFF_P_) from module sim (D = $abc$142494$new_n9866_, Q = \picorv32.reg_op2 [25]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142508 ($_DFF_P_) from module sim (D = $abc$142494$new_n9862_, Q = \picorv32.reg_op2 [26]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142507 ($_DFF_P_) from module sim (D = $abc$142494$new_n9858_, Q = \picorv32.reg_op2 [27]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142506 ($_DFF_P_) from module sim (D = $abc$142494$new_n9854_, Q = \picorv32.reg_op2 [28]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142505 ($_DFF_P_) from module sim (D = $abc$142494$new_n9850_, Q = \picorv32.reg_op2 [29]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142504 ($_DFF_P_) from module sim (D = $abc$142494$new_n9846_, Q = \picorv32.reg_op2 [2]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142503 ($_DFF_P_) from module sim (D = $abc$142494$new_n9843_, Q = \picorv32.reg_op2 [30]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142502 ($_DFF_P_) from module sim (D = $abc$142494$new_n9839_, Q = \picorv32.reg_op2 [31]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142501 ($_DFF_P_) from module sim (D = $abc$142494$new_n9835_, Q = \picorv32.reg_op2 [3]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142500 ($_DFF_P_) from module sim (D = $abc$142494$new_n9832_, Q = \picorv32.reg_op2 [4]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142499 ($_DFF_P_) from module sim (D = $abc$142494$new_n9829_, Q = \picorv32.reg_op2 [5]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142498 ($_DFF_P_) from module sim (D = $abc$142494$new_n9825_, Q = \picorv32.reg_op2 [6]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142497 ($_DFF_P_) from module sim (D = $abc$142494$new_n9821_, Q = \picorv32.reg_op2 [7]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142496 ($_DFF_P_) from module sim (D = $abc$142494$new_n9817_, Q = \picorv32.reg_op2 [8]).
Adding EN signal on $abc$142494$auto$blifparse.cc:377:parse_blif$142495 ($_DFF_P_) from module sim (D = $abc$142494$new_n9813_, Q = \picorv32.reg_op2 [9]).
[#visit=1919, #solve=0, #remove=0, time=0.11 sec.]

5.341. Executing OPT_EXPR pass (perform const folding).
Optimizing module sim.

5.342. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sim..
Removed 608 unused cells and 608 unused wires.
<suppressed ~609 debug messages>

5.343. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).
select with DFL1 synthesis (thresh_logic=0.920000, thresh_dff=0.980000)

5.344. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.
select CE keep strategy (thresh_logic=0.920000, thresh_dff=0.980000, dfl=1)

5.345. Executing OPT_EXPR pass (perform const folding).
Optimizing module sim.

5.346. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sim'.
Removed a total of 0 cells.

5.347. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \sim..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

5.348. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \sim.
Performed a total of 0 changes.

5.349. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sim'.
Removed a total of 0 cells.

5.350. Executing OPT_SHARE pass.

5.351. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1949, #solve=0, #remove=0, time=0.12 sec.]

5.352. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sim..

5.353. Executing OPT_EXPR pass (perform const folding).
Optimizing module sim.

RUN-OPT ITERATIONS DONE : 1

5.354. Executing OPT_EXPR pass (perform const folding).
Optimizing module sim.

5.355. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sim'.
Removed a total of 0 cells.

5.356. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \sim..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

5.357. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \sim.
Performed a total of 0 changes.

5.358. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sim'.
Removed a total of 0 cells.

5.359. Executing OPT_SHARE pass.

5.360. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1949, #solve=0, #remove=0, time=0.11 sec.]

5.361. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sim..

5.362. Executing OPT_EXPR pass (perform const folding).
Optimizing module sim.

RUN-OPT ITERATIONS DONE : 1

5.363. Executing OPT_EXPR pass (perform const folding).
Optimizing module sim.

5.364. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sim'.
Removed a total of 0 cells.

5.365. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \sim..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

5.366. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \sim.
Performed a total of 0 changes.

5.367. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sim'.
Removed a total of 0 cells.

5.368. Executing OPT_SHARE pass.

5.369. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1949, #solve=0, #remove=0, time=0.12 sec.]

5.370. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1949, #solve=1009, #remove=0, time=0.25 sec.]

5.371. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sim..

5.372. Executing OPT_EXPR pass (perform const folding).
Optimizing module sim.

RUN-OPT ITERATIONS DONE : 1

5.373. Executing BMUXMAP pass.

5.374. Executing DEMUXMAP pass.

5.375. Executing SPLITNETS pass (splitting up multi-bit signals).

5.376. Executing ABC pass (technology mapping using ABC).

5.376.1. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Extracted 9004 gates and 11387 wires to a netlist network with 2383 inputs and 2025 outputs (dfl=1).

5.376.1.1. Executing ABC.
DE:   Version : 7.7
DE:   #PIs = 2383  #Luts =  3650  Max Lvl =  13  Avg Lvl =   2.70  [   0.26 sec. at Pass 0]{firstMap}[1]
DE:   #PIs = 2383  #Luts =  3504  Max Lvl =   6  Avg Lvl =   2.22  [   5.19 sec. at Pass 1]{initMapFlow}[2]
DE:   #PIs = 2383  #Luts =  3296  Max Lvl =   6  Avg Lvl =   2.22  [   8.12 sec. at Pass 2]{map}[6]
DE:   #PIs = 2383  #Luts =  3296  Max Lvl =   6  Avg Lvl =   2.22  [  15.29 sec. at Pass 3]{postMap}[12]
DE:   #PIs = 2383  #Luts =  3273  Max Lvl =   6  Avg Lvl =   2.25  [  25.30 sec. at Pass 4]{map}[16]
DE:   #PIs = 2383  #Luts =  3248  Max Lvl =   6  Avg Lvl =   2.24  [  21.98 sec. at Pass 5]{postMap}[16]
DE:   #PIs = 2383  #Luts =  3230  Max Lvl =   6  Avg Lvl =   2.71  [  22.95 sec. at Pass 6]{map}[16]
DE:   #PIs = 2383  #Luts =  3208  Max Lvl =   6  Avg Lvl =   2.21  [  18.24 sec. at Pass 7]{postMap}[16]
DE:   #PIs = 2383  #Luts =  3200  Max Lvl =   6  Avg Lvl =   2.26  [  19.63 sec. at Pass 8]{map}[16]
DE:   #PIs = 2383  #Luts =  3188  Max Lvl =   6  Avg Lvl =   2.29  [  23.57 sec. at Pass 9]{postMap}[16]
DE:   #PIs = 2383  #Luts =  3188  Max Lvl =   6  Avg Lvl =   2.29  [  18.29 sec. at Pass 10]{map}[16]
DE:   #PIs = 2383  #Luts =  3188  Max Lvl =   6  Avg Lvl =   2.29  [  23.68 sec. at Pass 11]{postMap}[16]
DE:   #PIs = 2383  #Luts =  3188  Max Lvl =   6  Avg Lvl =   2.29  [  24.08 sec. at Pass 12]{map}[16]
DE:   #PIs = 2383  #Luts =  3188  Max Lvl =   6  Avg Lvl =   2.29  [  16.84 sec. at Pass 13]{pushMap}[16]
DE:   #PIs = 2383  #Luts =  3188  Max Lvl =   6  Avg Lvl =   2.29  [  19.05 sec. at Pass 14]{pushMap}[16]
DE:   #PIs = 2383  #Luts =  3182  Max Lvl =   6  Avg Lvl =   2.23  [  18.73 sec. at Pass 14]{pushMap}[16]
DE:   #PIs = 2383  #Luts =  3169  Max Lvl =   6  Avg Lvl =   2.21  [  19.35 sec. at Pass 15]{postMap}[16]
DE:   #PIs = 2383  #Luts =  3169  Max Lvl =   6  Avg Lvl =   2.21  [  18.64 sec. at Pass 16]{map}[16]
DE:   #PIs = 2383  #Luts =  3158  Max Lvl =   6  Avg Lvl =   2.26  [  16.50 sec. at Pass 17]{postMap}[16]
DE:   #PIs = 2383  #Luts =  3158  Max Lvl =   6  Avg Lvl =   2.26  [  17.51 sec. at Pass 18]{map}[16]
DE:   #PIs = 2383  #Luts =  3153  Max Lvl =   6  Avg Lvl =   2.29  [  17.05 sec. at Pass 19]{postMap}[16]
DE:   #PIs = 2383  #Luts =  3153  Max Lvl =   6  Avg Lvl =   2.29  [  17.41 sec. at Pass 20]{map}[16]
DE:   #PIs = 2383  #Luts =  3143  Max Lvl =   6  Avg Lvl =   2.31  [  16.00 sec. at Pass 21]{postMap}[16]
DE:   #PIs = 2383  #Luts =  3143  Max Lvl =   6  Avg Lvl =   2.31  [  19.75 sec. at Pass 22]{map}[16]
DE:   #PIs = 2383  #Luts =  3143  Max Lvl =   6  Avg Lvl =   2.31  [  12.45 sec. at Pass 23]{postMap}[16]
DE:   #PIs = 2383  #Luts =  3143  Max Lvl =   6  Avg Lvl =   2.31  [  15.43 sec. at Pass 24]{map}[16]
DE:   #PIs = 2383  #Luts =  3143  Max Lvl =   6  Avg Lvl =   2.31  [   8.67 sec. at Pass 25]{pushMap}[16]
DE:   #PIs = 2383  #Luts =  3143  Max Lvl =   6  Avg Lvl =   2.31  [  10.56 sec. at Pass 26]{pushMap}[16]
DE:   #PIs = 2383  #Luts =  3143  Max Lvl =   6  Avg Lvl =   2.31  [  12.73 sec. at Pass 26]{pushMap}[16]
DE:   #PIs = 2383  #Luts =  3143  Max Lvl =   6  Avg Lvl =   2.31  [   8.38 sec. at Pass 27]{finalMap}[16]
DE:   
DE:   total time =  491.79 sec.
[Time = 494.02 sec.]

5.377. Executing OPT_EXPR pass (perform const folding).
Optimizing module sim.

5.378. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sim'.
<suppressed ~9 debug messages>
Removed a total of 3 cells.

5.379. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \sim..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

5.380. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \sim.
Performed a total of 0 changes.

5.381. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sim'.
Removed a total of 0 cells.

5.382. Executing OPT_SHARE pass.

5.383. Executing OPT_DFF pass (perform DFF optimizations).
Removing always-active EN on $abc$62154$auto$blifparse.cc:377:parse_blif$62174 ($_DFFE_PP_) from module sim.
Removing always-active EN on $abc$62154$auto$blifparse.cc:377:parse_blif$62173 ($_DFFE_PP_) from module sim.
Removing always-active EN on $abc$62154$auto$blifparse.cc:377:parse_blif$62172 ($_DFFE_PP_) from module sim.
Removing always-active EN on $abc$62154$auto$blifparse.cc:377:parse_blif$62171 ($_DFFE_PP_) from module sim.
Removing always-active EN on $abc$62154$auto$blifparse.cc:377:parse_blif$62170 ($_DFFE_PP_) from module sim.
Removing always-active EN on $abc$62154$auto$blifparse.cc:377:parse_blif$62169 ($_DFFE_PP_) from module sim.
Removing always-active EN on $abc$62154$auto$blifparse.cc:377:parse_blif$62168 ($_DFFE_PP_) from module sim.
Removing always-active EN on $abc$62154$auto$blifparse.cc:377:parse_blif$62167 ($_DFFE_PP_) from module sim.
Removing always-active EN on $abc$62154$auto$blifparse.cc:377:parse_blif$62166 ($_DFFE_PP_) from module sim.
Removing always-active EN on $abc$62154$auto$blifparse.cc:377:parse_blif$62165 ($_DFFE_PP_) from module sim.
Removing always-active EN on $abc$62154$auto$blifparse.cc:377:parse_blif$62164 ($_DFFE_PP_) from module sim.
Removing always-active EN on $abc$62154$auto$blifparse.cc:377:parse_blif$62163 ($_DFFE_PP_) from module sim.
Removing always-active EN on $abc$62154$auto$blifparse.cc:377:parse_blif$62162 ($_DFFE_PP_) from module sim.
Removing always-active EN on $abc$62154$auto$blifparse.cc:377:parse_blif$62161 ($_DFFE_PP_) from module sim.
Removing always-active EN on $abc$62154$auto$blifparse.cc:377:parse_blif$62160 ($_DFFE_PP_) from module sim.
Removing always-active EN on $abc$62154$auto$blifparse.cc:377:parse_blif$62159 ($_DFFE_PP_) from module sim.
Removing always-active EN on $abc$62154$auto$blifparse.cc:377:parse_blif$62158 ($_DFFE_PP_) from module sim.
Removing always-active EN on $abc$62154$auto$blifparse.cc:377:parse_blif$62157 ($_DFFE_PP_) from module sim.
Removing always-active EN on $abc$62154$auto$blifparse.cc:377:parse_blif$62156 ($_DFFE_PP_) from module sim.
Removing always-active EN on $abc$62154$auto$blifparse.cc:377:parse_blif$62155 ($_DFFE_PP_) from module sim.
[#visit=1949, #solve=0, #remove=0, time=0.06 sec.]

5.384. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sim..
Removed 0 unused cells and 11048 unused wires.
<suppressed ~152 debug messages>

5.385. Executing OPT_EXPR pass (perform const folding).
Optimizing module sim.

RUN-OPT ITERATIONS DONE : 1

5.386. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.

5.387. Executing OPT_EXPR pass (perform const folding).
Optimizing module sim.

5.388. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sim'.
Removed a total of 0 cells.

5.389. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \sim..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

5.390. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \sim.
Performed a total of 0 changes.

5.391. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sim'.
Removed a total of 0 cells.

5.392. Executing OPT_SHARE pass.

5.393. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1949, #solve=0, #remove=0, time=0.07 sec.]

5.394. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sim..

5.395. Executing OPT_EXPR pass (perform const folding).
Optimizing module sim.

RUN-OPT ITERATIONS DONE : 1

5.396. Executing OPT_EXPR pass (perform const folding).
Optimizing module sim.

5.397. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sim'.
Removed a total of 0 cells.

5.398. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \sim..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

5.399. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \sim.
Performed a total of 0 changes.

5.400. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sim'.
Removed a total of 0 cells.

5.401. Executing OPT_SHARE pass.

5.402. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1949, #solve=0, #remove=0, time=0.06 sec.]

5.403. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $abc$51139$auto$blifparse.cc:377:parse_blif$51627 ($_DFF_P_) from module sim.
Setting constant 0-bit at position 0 on $abc$51139$auto$blifparse.cc:377:parse_blif$51628 ($_DFF_P_) from module sim.
Setting constant 0-bit at position 0 on $abc$51139$auto$blifparse.cc:377:parse_blif$51629 ($_DFF_P_) from module sim.
Setting constant 0-bit at position 0 on $abc$51139$auto$blifparse.cc:377:parse_blif$51630 ($_DFF_P_) from module sim.
Setting constant 0-bit at position 0 on $abc$51139$auto$blifparse.cc:377:parse_blif$51631 ($_DFF_P_) from module sim.
Setting constant 0-bit at position 0 on $abc$51139$auto$blifparse.cc:377:parse_blif$51632 ($_DFF_P_) from module sim.
Setting constant 0-bit at position 0 on $abc$51139$auto$blifparse.cc:377:parse_blif$51633 ($_DFF_P_) from module sim.
Setting constant 0-bit at position 0 on $abc$51139$auto$blifparse.cc:377:parse_blif$51634 ($_DFF_P_) from module sim.
Setting constant 0-bit at position 0 on $abc$51139$auto$blifparse.cc:377:parse_blif$51635 ($_DFF_P_) from module sim.
Setting constant 0-bit at position 0 on $abc$51139$auto$blifparse.cc:377:parse_blif$51636 ($_DFF_P_) from module sim.
Setting constant 0-bit at position 0 on $abc$51139$auto$blifparse.cc:377:parse_blif$51637 ($_DFF_P_) from module sim.
Setting constant 0-bit at position 0 on $abc$51139$auto$blifparse.cc:377:parse_blif$51638 ($_DFF_P_) from module sim.
Setting constant 0-bit at position 0 on $abc$51139$auto$blifparse.cc:377:parse_blif$51639 ($_DFF_P_) from module sim.
Setting constant 0-bit at position 0 on $abc$51139$auto$blifparse.cc:377:parse_blif$51640 ($_DFF_P_) from module sim.
Setting constant 0-bit at position 0 on $abc$51139$auto$blifparse.cc:377:parse_blif$51641 ($_DFF_P_) from module sim.
Setting constant 0-bit at position 0 on $abc$51139$auto$blifparse.cc:377:parse_blif$51642 ($_DFF_P_) from module sim.
Setting constant 0-bit at position 0 on $abc$51139$auto$blifparse.cc:377:parse_blif$51643 ($_DFF_P_) from module sim.
Setting constant 0-bit at position 0 on $abc$51139$auto$blifparse.cc:377:parse_blif$51644 ($_DFF_P_) from module sim.
Setting constant 0-bit at position 0 on $abc$51139$auto$blifparse.cc:377:parse_blif$51645 ($_DFF_P_) from module sim.
Setting constant 0-bit at position 0 on $abc$51139$auto$blifparse.cc:377:parse_blif$51646 ($_DFF_P_) from module sim.
Setting constant 0-bit at position 0 on $abc$51139$auto$blifparse.cc:377:parse_blif$51647 ($_DFF_P_) from module sim.
Setting constant 0-bit at position 0 on $abc$51139$auto$blifparse.cc:377:parse_blif$51648 ($_DFF_P_) from module sim.
Setting constant 0-bit at position 0 on $abc$51139$auto$blifparse.cc:377:parse_blif$51649 ($_DFF_P_) from module sim.
Setting constant 0-bit at position 0 on $abc$51139$auto$blifparse.cc:377:parse_blif$51650 ($_DFF_P_) from module sim.
Setting constant 0-bit at position 0 on $abc$51139$auto$blifparse.cc:377:parse_blif$51651 ($_DFF_P_) from module sim.
Setting constant 0-bit at position 0 on $abc$51139$auto$blifparse.cc:377:parse_blif$51652 ($_DFF_P_) from module sim.
Setting constant 0-bit at position 0 on $abc$51139$auto$blifparse.cc:377:parse_blif$51653 ($_DFF_P_) from module sim.
Setting constant 0-bit at position 0 on $abc$51139$auto$blifparse.cc:377:parse_blif$51654 ($_DFF_P_) from module sim.
Setting constant 0-bit at position 0 on $abc$51139$auto$blifparse.cc:377:parse_blif$51655 ($_DFF_P_) from module sim.
[#visit=1949, #solve=1009, #remove=29, time=0.51 sec.]

5.404. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sim..
Removed 29 unused cells and 29 unused wires.
<suppressed ~30 debug messages>

5.405. Executing OPT_EXPR pass (perform const folding).
Optimizing module sim.

RUN-OPT ITERATIONS DONE : 1

5.406. Executing OPT_EXPR pass (perform const folding).
Optimizing module sim.

5.407. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sim'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

5.408. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \sim..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

5.409. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \sim.
Performed a total of 0 changes.

5.410. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sim'.
Removed a total of 0 cells.

5.411. Executing OPT_SHARE pass.

5.412. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1920, #solve=0, #remove=0, time=0.06 sec.]

5.413. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sim..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

5.414. Executing OPT_EXPR pass (perform const folding).
Optimizing module sim.

RUN-OPT ITERATIONS DONE : 1

5.415. Executing OPT_EXPR pass (perform const folding).
Optimizing module sim.

5.416. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sim'.
Removed a total of 0 cells.

5.417. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \sim..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

5.418. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \sim.
Performed a total of 0 changes.

5.419. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sim'.
Removed a total of 0 cells.

5.420. Executing OPT_SHARE pass.

5.421. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1920, #solve=0, #remove=0, time=0.06 sec.]

5.422. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1920, #solve=980, #remove=0, time=0.50 sec.]

5.423. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sim..

5.424. Executing OPT_EXPR pass (perform const folding).
Optimizing module sim.

RUN-OPT ITERATIONS DONE : 1

5.425. Printing statistics.

=== sim ===

   Number of wires:               3748
   Number of wire bits:          10721
   Number of public wires:         729
   Number of public wire bits:    5837
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               5423
     $_DFFE_PN_                    234
     $_DFFE_PP_                   1101
     $_DFF_P_                      585
     $lut                         3107
     $mux                            4
     CARRY                         383
     TDP_RAM18KX2                    7
     TDP_RAM36K                      2

5.426. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

5.427. Executing RS_DFFSR_CONV pass.

5.428. Printing statistics.

=== sim ===

   Number of wires:               3748
   Number of wire bits:          10721
   Number of public wires:         729
   Number of public wire bits:    5837
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               5423
     $_DFFE_PP0N_                  234
     $_DFFE_PP0P_                 1101
     $_DFF_P_                      585
     $lut                         3107
     $mux                            4
     CARRY                         383
     TDP_RAM18KX2                    7
     TDP_RAM36K                      2

5.429. Executing TECHMAP pass (map to technology primitives).

5.429.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

5.429.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PN0P_'.
Generating RTLIL representation for module `\$_DFFE_PN0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_DFFE_PN1P_'.
Generating RTLIL representation for module `\$_DFFE_PN1N_'.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NN0P_'.
Generating RTLIL representation for module `\$_DFFE_NN0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_NN1P_'.
Generating RTLIL representation for module `\$_DFFE_NN1N_'.
Generating RTLIL representation for module `\$__SHREG_DFF_P_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PN0_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NN0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_PN1_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_NN1_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_PP0_'.
Generating RTLIL representation for module `\$_DLATCH_PN0_'.
Generating RTLIL representation for module `\$_DLATCH_NP0_'.
Generating RTLIL representation for module `\$_DLATCH_NN0_'.
Generating RTLIL representation for module `\$_DLATCH_PP1_'.
Generating RTLIL representation for module `\$_DLATCH_PN1_'.
Generating RTLIL representation for module `\$_DLATCH_NP1_'.
Generating RTLIL representation for module `\$_DLATCH_NN1_'.
Successfully finished Verilog frontend.

5.429.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $lut.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $logic_not.
No more expansions possible.
<suppressed ~6722 debug messages>

5.430. Executing OPT_EXPR pass (perform const folding).
Optimizing module sim.
<suppressed ~79557 debug messages>

5.431. Executing SIMPLEMAP pass (map simple cells to gate primitives).

5.432. Executing OPT_EXPR pass (perform const folding).
Optimizing module sim.

5.433. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sim'.
<suppressed ~26919 debug messages>
Removed a total of 8973 cells.

5.434. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.32 sec.]

5.435. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sim..
Removed 13 unused cells and 16765 unused wires.
<suppressed ~14 debug messages>

5.436. Executing OPT_EXPR pass (perform const folding).
Optimizing module sim.
<suppressed ~1603 debug messages>

5.437. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sim'.
<suppressed ~165 debug messages>
Removed a total of 55 cells.

5.438. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \sim..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

5.439. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \sim.
Performed a total of 0 changes.

5.440. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sim'.
Removed a total of 0 cells.

5.441. Executing OPT_SHARE pass.

5.442. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.19 sec.]

5.443. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sim..
Removed 0 unused cells and 348 unused wires.
<suppressed ~1 debug messages>

5.444. Executing OPT_EXPR pass (perform const folding).
Optimizing module sim.

RUN-OPT ITERATIONS DONE : 1

5.445. Executing TECHMAP pass (map to technology primitives).

5.445.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

5.445.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~73 debug messages>

5.446. Executing ABC pass (technology mapping using ABC).

5.446.1. Extracting gate netlist of module `\sim' to `<abc-temp-dir>/input.blif'..
Extracted 12169 gates and 14521 wires to a netlist network with 2350 inputs and 1988 outputs (dfl=1).

5.446.1.1. Executing ABC.
DE:   Version : 7.7
DE:   #PIs = 2350  #Luts =  3090  Max Lvl =   6  Avg Lvl =   2.28  [   0.33 sec. at Pass 0]{firstMap}[1]
DE:   #PIs = 2350  #Luts =  3085  Max Lvl =   6  Avg Lvl =   2.28  [   4.82 sec. at Pass 1]{initMapFlow}[2]
DE:   #PIs = 2350  #Luts =  3085  Max Lvl =   6  Avg Lvl =   2.28  [   7.53 sec. at Pass 2]{map}[6]
DE:   #PIs = 2350  #Luts =  3085  Max Lvl =   6  Avg Lvl =   2.28  [  16.49 sec. at Pass 3]{postMap}[12]
DE:   #PIs = 2350  #Luts =  3085  Max Lvl =   6  Avg Lvl =   2.28  [  16.45 sec. at Pass 4]{map}[16]
DE:   #PIs = 2350  #Luts =  3085  Max Lvl =   6  Avg Lvl =   2.28  [  16.97 sec. at Pass 5]{postMap}[16]
DE:   #PIs = 2350  #Luts =  3085  Max Lvl =   6  Avg Lvl =   2.28  [  12.32 sec. at Pass 6]{pushMap}[16]
DE:   #PIs = 2350  #Luts =  3085  Max Lvl =   6  Avg Lvl =   2.28  [  14.28 sec. at Pass 7]{pushMap}[16]
DE:   #PIs = 2350  #Luts =  3085  Max Lvl =   6  Avg Lvl =   2.28  [  15.05 sec. at Pass 7]{pushMap}[16]
DE:   #PIs = 2350  #Luts =  3085  Max Lvl =   6  Avg Lvl =   2.28  [   7.96 sec. at Pass 8]{finalMap}[16]
DE:   
DE:   total time =  112.25 sec.
[Time = 114.48 sec.]

5.447. Executing OPT_EXPR pass (perform const folding).
Optimizing module sim.

5.448. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sim'.
Removed a total of 0 cells.

5.449. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \sim..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

5.450. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \sim.
Performed a total of 0 changes.

5.451. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sim'.
Removed a total of 0 cells.

5.452. Executing OPT_SHARE pass.

5.453. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.08 sec.]

5.454. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sim..
Removed 0 unused cells and 12107 unused wires.
<suppressed ~10 debug messages>

5.455. Executing OPT_EXPR pass (perform const folding).
Optimizing module sim.

RUN-OPT ITERATIONS DONE : 1

5.456. Executing HIERARCHY pass (managing design hierarchy).

5.456.1. Analyzing design hierarchy..
Top module:  \sim

5.456.2. Analyzing design hierarchy..
Top module:  \sim
Removed 0 unused modules.
Warning: Resizing cell port sim.bram_mem.0.10_mem.0.9.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port sim.bram_mem.0.2_mem.0.1.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port sim.bram_mem.0.4_mem.0.3.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port sim.bram_mem.0.6_mem.0.5.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port sim.bram_mem.0.8_mem.0.7.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port sim.bram_storage_1.0.0_storage.0.0.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port sim.bram_storage_1.0.0_storage.0.0.ADDR_B1 from 15 bits to 14 bits.
Warning: Resizing cell port sim.mem.0.0.ADDR_A1 from 15 bits to 14 bits.

5.457. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sim..
Removed 0 unused cells and 307 unused wires.
<suppressed ~307 debug messages>

5.458. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v' to AST representation.
Generating RTLIL representation for module `\rs__CLK_BUF'.
Generating RTLIL representation for module `\rs__I_BUF'.
Generating RTLIL representation for module `\rs__O_BUF'.
Generating RTLIL representation for module `\rs__IO_BUF'.
Generating RTLIL representation for module `\rs__O_BUFT'.
Successfully finished Verilog frontend.

5.459. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v' to AST representation.
Replacing existing blackbox module `\BOOT_CLOCK' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:9.1-14.10.
Generating RTLIL representation for module `\BOOT_CLOCK'.
Replacing existing blackbox module `\CARRY' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:24.1-31.10.
Generating RTLIL representation for module `\CARRY'.
Replacing existing blackbox module `\CLK_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:41.1-46.10.
Generating RTLIL representation for module `\CLK_BUF'.
Replacing existing blackbox module `\DFFNRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:56.1-64.10.
Generating RTLIL representation for module `\DFFNRE'.
Replacing existing blackbox module `\DFFRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:74.1-82.10.
Generating RTLIL representation for module `\DFFRE'.
Replacing existing blackbox module `\DSP19X2' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:92.1-126.10.
Generating RTLIL representation for module `\DSP19X2'.
Replacing existing blackbox module `\DSP38' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:136.1-162.10.
Generating RTLIL representation for module `\DSP38'.
Replacing existing blackbox module `\FIFO18KX2' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:172.1-219.10.
Generating RTLIL representation for module `\FIFO18KX2'.
Replacing existing blackbox module `\FIFO36K' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:229.1-254.10.
Generating RTLIL representation for module `\FIFO36K'.
Replacing existing blackbox module `\I_BUF_DS' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:264.1-276.10.
Generating RTLIL representation for module `\I_BUF_DS'.
Replacing existing blackbox module `\I_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:286.1-297.10.
Generating RTLIL representation for module `\I_BUF'.
Replacing existing blackbox module `\I_DDR' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:307.1-315.10.
Generating RTLIL representation for module `\I_DDR'.
Replacing existing blackbox module `\I_DELAY' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:325.1-337.10.
Generating RTLIL representation for module `\I_DELAY'.
Replacing existing blackbox module `\I_SERDES' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:347.1-366.10.
Generating RTLIL representation for module `\I_SERDES'.
Replacing existing blackbox module `\LUT1' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:376.1-382.10.
Generating RTLIL representation for module `\LUT1'.
Replacing existing blackbox module `\LUT2' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:392.1-398.10.
Generating RTLIL representation for module `\LUT2'.
Replacing existing blackbox module `\LUT3' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:408.1-414.10.
Generating RTLIL representation for module `\LUT3'.
Replacing existing blackbox module `\LUT4' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:424.1-430.10.
Generating RTLIL representation for module `\LUT4'.
Replacing existing blackbox module `\LUT5' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:440.1-446.10.
Generating RTLIL representation for module `\LUT5'.
Replacing existing blackbox module `\LUT6' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:456.1-462.10.
Generating RTLIL representation for module `\LUT6'.
Replacing existing blackbox module `\O_BUF_DS' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:472.1-486.10.
Generating RTLIL representation for module `\O_BUF_DS'.
Replacing existing blackbox module `\O_BUFT_DS' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:496.1-510.10.
Generating RTLIL representation for module `\O_BUFT_DS'.
Replacing existing blackbox module `\O_BUFT' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:520.1-533.10.
Generating RTLIL representation for module `\O_BUFT'.
Replacing existing blackbox module `\O_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:543.1-556.10.
Generating RTLIL representation for module `\O_BUF'.
Replacing existing blackbox module `\O_DDR' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:566.1-574.10.
Generating RTLIL representation for module `\O_DDR'.
Replacing existing blackbox module `\O_DELAY' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:584.1-596.10.
Generating RTLIL representation for module `\O_DELAY'.
Replacing existing blackbox module `\O_SERDES_CLK' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:606.1-615.10.
Generating RTLIL representation for module `\O_SERDES_CLK'.
Replacing existing blackbox module `\O_SERDES' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:625.1-642.10.
Generating RTLIL representation for module `\O_SERDES'.
Replacing existing blackbox module `\PLL' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:652.1-667.10.
Generating RTLIL representation for module `\PLL'.
Replacing existing blackbox module `\SOC_FPGA_INTF_AHB_M' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:677.1-691.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_M'.
Replacing existing blackbox module `\SOC_FPGA_INTF_AHB_S' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:701.1-718.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_S'.
Replacing existing blackbox module `\SOC_FPGA_INTF_AXI_M0' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:728.1-767.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M0'.
Replacing existing blackbox module `\SOC_FPGA_INTF_AXI_M1' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:777.1-816.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M1'.
Replacing existing blackbox module `\SOC_FPGA_INTF_DMA' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:826.1-832.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_DMA'.
Replacing existing blackbox module `\SOC_FPGA_INTF_IRQ' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:842.1-848.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_IRQ'.
Replacing existing blackbox module `\SOC_FPGA_INTF_JTAG' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:858.1-866.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_JTAG'.
Replacing existing blackbox module `\SOC_FPGA_TEMPERATURE' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:876.1-884.10.
Generating RTLIL representation for module `\SOC_FPGA_TEMPERATURE'.
Replacing existing blackbox module `\TDP_RAM18KX2' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:894.1-947.10.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Replacing existing blackbox module `\TDP_RAM36K' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:957.1-986.10.
Generating RTLIL representation for module `\TDP_RAM36K'.
Replacing existing blackbox module `\LATCH' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1003.1-1008.10.
Generating RTLIL representation for module `\LATCH'.
Replacing existing blackbox module `\LATCHN' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1016.1-1021.10.
Generating RTLIL representation for module `\LATCHN'.
Replacing existing blackbox module `\LATCHR' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1030.1-1036.10.
Generating RTLIL representation for module `\LATCHR'.
Replacing existing blackbox module `\LATCHS' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1044.1-1050.10.
Generating RTLIL representation for module `\LATCHS'.
Replacing existing blackbox module `\LATCHNR' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1059.1-1065.10.
Generating RTLIL representation for module `\LATCHNR'.
Replacing existing blackbox module `\LATCHNS' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1074.1-1080.10.
Generating RTLIL representation for module `\LATCHNS'.
Replacing existing blackbox module `\BRAM2x18_TDP' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1085.1-1135.10.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Replacing existing blackbox module `\BRAM2x18_SDP' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1140.1-1174.10.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Replacing existing blackbox module `\_$_mem_v2_asymmetric' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1179.1-1225.12.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

5.460. Executing CLKBUFMAP pass (inserting clock buffers).
Inserting rs__CLK_BUF on sim.sys_clk[0].

5.461. Executing TECHMAP pass (map to technology primitives).

5.461.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v' to AST representation.
Generating RTLIL representation for module `\rs__CLK_BUF'.
Generating RTLIL representation for module `\rs__I_BUF'.
Generating RTLIL representation for module `\rs__O_BUF'.
Generating RTLIL representation for module `\rs__O_BUFT'.
Successfully finished Verilog frontend.

5.461.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~7 debug messages>

5.462. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sim..
Removed 0 unused cells and 3 unused wires.
<suppressed ~1 debug messages>

5.463. Executing IOPADMAP pass (mapping inputs/outputs to IO-PAD cells).
Mapping port sim.gpio_i using rs__I_BUF.
Mapping port sim.gpio_o using rs__O_BUF.
Mapping port sim.gpio_oe using rs__O_BUF.
Mapping port sim.i2c0_scl using rs__O_BUF.
Mapping port sim.i2c0_sda_in using rs__I_BUF.
Mapping port sim.i2c0_sda_out using rs__O_BUF.
Mapping port sim.serial_sink_data using rs__I_BUF.
Mapping port sim.serial_sink_ready using rs__O_BUF.
Mapping port sim.serial_sink_valid using rs__I_BUF.
Mapping port sim.serial_source_data using rs__O_BUF.
Mapping port sim.serial_source_ready using rs__I_BUF.
Mapping port sim.serial_source_valid using rs__O_BUF.
Mapping port sim.sim_trace using rs__O_BUF.
Mapping port sim.sys_clk using rs__I_BUF.

5.464. Executing TECHMAP pass (map to technology primitives).

5.464.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v' to AST representation.
Generating RTLIL representation for module `\rs__CLK_BUF'.
Generating RTLIL representation for module `\rs__I_BUF'.
Generating RTLIL representation for module `\rs__O_BUF'.
Generating RTLIL representation for module `\rs__O_BUFT'.
Successfully finished Verilog frontend.

5.464.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~127 debug messages>

5.465. Printing statistics.

=== sim ===

   Number of wires:               3786
   Number of wire bits:           7745
   Number of public wires:         413
   Number of public wire bits:    2402
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               5519
     $lut                         3085
     CARRY                         383
     CLK_BUF                         1
     DFFRE                        1920
     I_BUF                          44
     O_BUF                          77
     TDP_RAM18KX2                    7
     TDP_RAM36K                      2

5.466. Executing TECHMAP pass (map to technology primitives).

5.466.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v' to AST representation.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

5.466.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~11135 debug messages>

5.467. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sim..
Removed 0 unused cells and 6538 unused wires.
<suppressed ~1 debug messages>

5.468. Executing SPLITNETS pass (splitting up multi-bit signals).

5.469. Executing HIERARCHY pass (managing design hierarchy).

5.469.1. Analyzing design hierarchy..
Top module:  \sim

5.469.2. Analyzing design hierarchy..
Top module:  \sim
Removed 0 unused modules.

Dumping port properties into 'netlist_info.json' file.

5.470. Printing statistics.

=== sim ===

   Number of wires:               3418
   Number of wire bits:           7315
   Number of public wires:         413
   Number of public wire bits:    2402
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               5519
     CARRY                         383
     CLK_BUF                         1
     DFFRE                        1920
     I_BUF                          44
     LUT1                          174
     LUT2                          310
     LUT3                          363
     LUT4                          513
     LUT5                          668
     LUT6                         1057
     O_BUF                          77
     TDP_RAM18KX2                    7
     TDP_RAM36K                      2

   Number of LUTs:                3085
   Number of REGs:                1920
   Number of CARRY ADDERs:         383
   Number of CARRY CHAINs:          11 (10x32, 1x63)

6. Executing Verilog backend.
Dumping module `\sim'.

6.1. Executing BLIF backend.

6.2. Executing FLATTEN pass (flatten design).
Deleting now unused module interface_sim.
<suppressed ~1 debug messages>

6.3. Executing Verilog backend.
Dumping module `\sim'.

6.3.1. Executing BLIF backend.
Run Script

6.3.2. Executing Verilog backend.
Dumping module `\sim'.

6.3.2.1. Executing BLIF backend.

6.3.2.2. Executing Verilog backend.
Dumping module `\fabric_sim'.

6.3.2.2.1. Executing BLIF backend.

Warnings: 17 unique messages, 17 total
End of script. Logfile hash: 4d92746713, CPU: user 100.97s system 0.57s, MEM: 310.23 MB peak
Yosys 0.38 (git sha1 24ed610c2, gcc 11.2.1 -fPIC -Os)
Time spent: 97% 10x abc (2569 sec), 0% 92x opt_expr (25 sec), ...
INFO: SYN: Design i2c_gpio_ip_combined_litex is synthesized
INFO: PAC: ##################################################
INFO: PAC: Packing for design: i2c_gpio_ip_combined_litex
INFO: PAC: ##################################################
INFO: PAC: ##################################################
INFO: PAC: Analysis for design: i2c_gpio_ip_combined_litex
INFO: PAC: ##################################################
INFO: PAC: Design didn't change: i2c_gpio_ip_combined_litex, skipping analysis.
INFO: PAC: Top Modules: sim

INFO: PAC: Constraint: create_clock -period 2.5 $auto$clkbufmap.cc:298:execute$283247 
INFO: PAC: Constraint: set_input_delay 0.1 -clock sys_clk [get_ports {*}] 
INFO: PAC: Constraint: set_output_delay 0.1 -clock sys_clk [get_ports {*}] 
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/share/raptor/etc/devices/gemini_compact_62x44/gemini_vpr.xml /nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/i2c_gpio_ip_combined_litex/run_1/synth_1_1/synthesis/fabric_i2c_gpio_ip_combined_litex_post_synth.eblif --sdc_file /nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/i2c_gpio_ip_combined_litex/run_1/synth_1_1/impl_1_1_1/packing/fabric_i2c_gpio_ip_combined_litex_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report i2c_gpio_ip_combined_litex_post_place_timing.rpt --device castor62x44_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top sim --net_file /nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/i2c_gpio_ip_combined_litex/run_1/synth_1_1/impl_1_1_1/packing/fabric_i2c_gpio_ip_combined_litex_post_synth.net --place_file /nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/i2c_gpio_ip_combined_litex/run_1/synth_1_1/impl_1_1_1/placement/fabric_i2c_gpio_ip_combined_litex_post_synth.place --route_file /nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/i2c_gpio_ip_combined_litex/run_1/synth_1_1/impl_1_1_1/routing/fabric_i2c_gpio_ip_combined_litex_post_synth.route --pack
VPR FPGA Placement and Routing.
Version: 
Revision: 
Compiled: 
Compiler: GNU 11.2.1 on Linux-3.10.0-1160.90.1.el7.x86_64 x86_64
Build Info: Release VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/share/raptor/etc/devices/gemini_compact_62x44/gemini_vpr.xml /nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/i2c_gpio_ip_combined_litex/run_1/synth_1_1/synthesis/fabric_i2c_gpio_ip_combined_litex_post_synth.eblif --sdc_file /nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/i2c_gpio_ip_combined_litex/run_1/synth_1_1/impl_1_1_1/packing/fabric_i2c_gpio_ip_combined_litex_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report i2c_gpio_ip_combined_litex_post_place_timing.rpt --device castor62x44_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top sim --net_file /nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/i2c_gpio_ip_combined_litex/run_1/synth_1_1/impl_1_1_1/packing/fabric_i2c_gpio_ip_combined_litex_post_synth.net --place_file /nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/i2c_gpio_ip_combined_litex/run_1/synth_1_1/impl_1_1_1/placement/fabric_i2c_gpio_ip_combined_litex_post_synth.place --route_file /nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/i2c_gpio_ip_combined_litex/run_1/synth_1_1/impl_1_1_1/routing/fabric_i2c_gpio_ip_combined_litex_post_synth.route --pack

Using up to 1 parallel worker(s)

Architecture file: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/share/raptor/etc/devices/gemini_compact_62x44/gemini_vpr.xml
Circuit name: fabric_i2c_gpio_ip_combined_litex_post_synth

# Loading Architecture Description
Warning 1: Model 'io' input port 'outpad' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 2: Model 'io' output port 'inpad' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 3: Model 'dsp_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 4: Model 'dsp_phy' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 5: Model 'dsp_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 6: Model 'RS_DSP_MULT' input port 'feedback' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 7: Model 'RS_DSP_MULT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 8: Model 'RS_DSP_MULT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 9: Model 'RS_DSP_MULT_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 10: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 11: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 12: Model 'RS_DSP_MULT_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 13: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 14: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 15: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 16: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 17: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 18: Model 'RS_DSP_MULTADD' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 19: Model 'RS_DSP_MULTADD' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 20: Model 'RS_DSP_MULTADD' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 21: Model 'RS_DSP_MULTADD' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 22: Model 'RS_DSP_MULTADD' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 23: Model 'RS_DSP_MULTADD' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 24: Model 'RS_DSP_MULTADD_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 25: Model 'RS_DSP_MULTADD_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 26: Model 'RS_DSP_MULTADD_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 27: Model 'RS_DSP_MULTADD_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 28: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 29: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 30: Model 'RS_DSP_MULTADD_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 31: Model 'RS_DSP_MULTADD_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 32: Model 'RS_DSP_MULTADD_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 33: Model 'RS_DSP_MULTADD_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 34: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 35: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 36: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 37: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 38: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 39: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 40: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 41: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 42: Model 'RS_DSP_MULTACC' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 43: Model 'RS_DSP_MULTACC' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 44: Model 'RS_DSP_MULTACC' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 45: Model 'RS_DSP_MULTACC' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 46: Model 'RS_DSP_MULTACC' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 47: Model 'RS_DSP_MULTACC' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 48: Model 'RS_DSP_MULTACC_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 49: Model 'RS_DSP_MULTACC_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 50: Model 'RS_DSP_MULTACC_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 51: Model 'RS_DSP_MULTACC_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 52: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 53: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 54: Model 'RS_DSP_MULTACC_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 55: Model 'RS_DSP_MULTACC_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 56: Model 'RS_DSP_MULTACC_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 57: Model 'RS_DSP_MULTACC_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 58: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 59: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 60: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 61: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 62: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 63: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 64: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 65: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 66: Model 'bram_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 67: Model 'bram_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 68: Model 'bram_phy' output port 'PL_DATA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 69: Model 'bram_phy' output port 'PL_ADDR_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 70: Model 'bram_phy' output port 'PL_WEN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 71: Model 'bram_phy' output port 'PL_CLK_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 72: Model 'bram_phy' output port 'PL_REN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 73: Model 'bram_phy' output port 'PL_ENA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 74: Model 'bram_phy' output port 'PL_INIT_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
mode 'io[physical]' is defined by user to be disabled in packing
mode 'iopad[default]' is defined by user to be disabled in packing
mode 'fle[physical]' is defined by user to be disabled in packing
mode 'fabric[default]' is defined by user to be disabled in packing
mode 'ff_bypass[default]' is defined by user to be disabled in packing
mode 'dsp_lr[physical]' is defined by user to be disabled in packing
mode 'bram_lr[physical]' is defined by user to be disabled in packing
# Loading Architecture Description took 0.05 seconds (max_rss 27.4 MiB, delta_rss +0.0 MiB)

Timing analysis: ON
Circuit netlist file: /nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/i2c_gpio_ip_combined_litex/run_1/synth_1_1/impl_1_1_1/packing/fabric_i2c_gpio_ip_combined_litex_post_synth.net
Circuit placement file: /nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/i2c_gpio_ip_combined_litex/run_1/synth_1_1/impl_1_1_1/placement/fabric_i2c_gpio_ip_combined_litex_post_synth.place
Circuit routing file: /nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/i2c_gpio_ip_combined_litex/run_1/synth_1_1/impl_1_1_1/routing/fabric_i2c_gpio_ip_combined_litex_post_synth.route
Circuit SDC file: /nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/i2c_gpio_ip_combined_litex/run_1/synth_1_1/impl_1_1_1/packing/fabric_i2c_gpio_ip_combined_litex_openfpga.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: DISABLED
Router: DISABLED
Analysis: DISABLED

VPR was run with the following options:

NetlistOpts.abosrb_buffer_luts            : false
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: true
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

# Building complex block graph
Warning 75: clb[0].sr_in[0] unconnected pin in architecture.
Warning 76: clb[0].sr_out[0] unconnected pin in architecture.
Warning 77: dsp[0].sr_in[0] unconnected pin in architecture.
Warning 78: dsp[0].sr_in[1] unconnected pin in architecture.
Warning 79: dsp[0].sr_in[2] unconnected pin in architecture.
Warning 80: dsp[0].sr_out[0] unconnected pin in architecture.
Warning 81: dsp[0].sr_out[1] unconnected pin in architecture.
Warning 82: dsp[0].sr_out[2] unconnected pin in architecture.
Warning 83: bram[0].sr_in[0] unconnected pin in architecture.
Warning 84: bram[0].sr_in[1] unconnected pin in architecture.
Warning 85: bram[0].sr_in[2] unconnected pin in architecture.
Warning 86: bram[0].sr_in[3] unconnected pin in architecture.
Warning 87: bram[0].sr_in[4] unconnected pin in architecture.
Warning 88: bram[0].sr_in[5] unconnected pin in architecture.
Warning 89: bram[0].plr_i[0] unconnected pin in architecture.
Warning 90: bram[0].plr_i[1] unconnected pin in architecture.
Warning 91: bram[0].plr_i[2] unconnected pin in architecture.
Warning 92: bram[0].plr_i[3] unconnected pin in architecture.
Warning 93: bram[0].plr_i[4] unconnected pin in architecture.
Warning 94: bram[0].plr_i[5] unconnected pin in architecture.
Warning 95: bram[0].plr_i[6] unconnected pin in architecture.
Warning 96: bram[0].plr_i[7] unconnected pin in architecture.
Warning 97: bram[0].plr_i[8] unconnected pin in architecture.
Warning 98: bram[0].plr_i[9] unconnected pin in architecture.
Warning 99: bram[0].plr_i[10] unconnected pin in architecture.
Warning 100: bram[0].plr_i[11] unconnected pin in architecture.
Warning 101: bram[0].plr_i[12] unconnected pin in architecture.
Warning 102: bram[0].plr_i[13] unconnected pin in architecture.
Warning 103: bram[0].plr_i[14] unconnected pin in architecture.
Warning 104: bram[0].plr_i[15] unconnected pin in architecture.
Warning 105: bram[0].plr_i[16] unconnected pin in architecture.
Warning 106: bram[0].plr_i[17] unconnected pin in architecture.
Warning 107: bram[0].plr_i[18] unconnected pin in architecture.
Warning 108: bram[0].plr_i[19] unconnected pin in architecture.
Warning 109: bram[0].plr_i[20] unconnected pin in architecture.
Warning 110: bram[0].plr_i[21] unconnected pin in architecture.
Warning 111: bram[0].plr_i[22] unconnected pin in architecture.
Warning 112: bram[0].plr_i[23] unconnected pin in architecture.
Warning 113: bram[0].plr_i[24] unconnected pin in architecture.
Warning 114: bram[0].plr_i[25] unconnected pin in architecture.
Warning 115: bram[0].plr_i[26] unconnected pin in architecture.
Warning 116: bram[0].plr_i[27] unconnected pin in architecture.
Warning 117: bram[0].plr_i[28] unconnected pin in architecture.
Warning 118: bram[0].plr_i[29] unconnected pin in architecture.
Warning 119: bram[0].plr_i[30] unconnected pin in architecture.
Warning 120: bram[0].plr_i[31] unconnected pin in architecture.
Warning 121: bram[0].plr_i[32] unconnected pin in architecture.
Warning 122: bram[0].plr_i[33] unconnected pin in architecture.
Warning 123: bram[0].plr_i[34] unconnected pin in architecture.
Warning 124: bram[0].plr_i[35] unconnected pin in architecture.
Warning 125: bram[0].sr_out[0] unconnected pin in architecture.
Warning 126: bram[0].sr_out[1] unconnected pin in architecture.
Warning 127: bram[0].sr_out[2] unconnected pin in architecture.
Warning 128: bram[0].sr_out[3] unconnected pin in architecture.
Warning 129: bram[0].sr_out[4] unconnected pin in architecture.
Warning 130: bram[0].sr_out[5] unconnected pin in architecture.
Warning 131: bram[0].plr_o[0] unconnected pin in architecture.
Warning 132: bram[0].plr_o[1] unconnected pin in architecture.
Warning 133: bram[0].plr_o[2] unconnected pin in architecture.
Warning 134: bram[0].plr_o[3] unconnected pin in architecture.
Warning 135: bram[0].plr_o[4] unconnected pin in architecture.
Warning 136: bram[0].plr_o[5] unconnected pin in architecture.
Warning 137: bram[0].plr_o[6] unconnected pin in architecture.
Warning 138: bram[0].plr_o[7] unconnected pin in architecture.
Warning 139: bram[0].plr_o[8] unconnected pin in architecture.
Warning 140: bram[0].plr_o[9] unconnected pin in architecture.
Warning 141: bram[0].plr_o[10] unconnected pin in architecture.
Warning 142: bram[0].plr_o[11] unconnected pin in architecture.
Warning 143: bram[0].plr_o[12] unconnected pin in architecture.
Warning 144: bram[0].plr_o[13] unconnected pin in architecture.
Warning 145: bram[0].plr_o[14] unconnected pin in architecture.
Warning 146: bram[0].plr_o[15] unconnected pin in architecture.
Warning 147: bram[0].plr_o[16] unconnected pin in architecture.
Warning 148: bram[0].plr_o[17] unconnected pin in architecture.
Warning 149: bram[0].plr_o[18] unconnected pin in architecture.
Warning 150: bram[0].plr_o[19] unconnected pin in architecture.
Warning 151: bram[0].plr_o[20] unconnected pin in architecture.
Warning 152: bram[0].plr_o[21] unconnected pin in architecture.
Warning 153: bram[0].plr_o[22] unconnected pin in architecture.
Warning 154: bram[0].plr_o[23] unconnected pin in architecture.
Warning 155: bram[0].plr_o[24] unconnected pin in architecture.
Warning 156: bram[0].plr_o[25] unconnected pin in architecture.
Warning 157: bram[0].plr_o[26] unconnected pin in architecture.
Warning 158: bram[0].plr_o[27] unconnected pin in architecture.
Warning 159: bram[0].plr_o[28] unconnected pin in architecture.
Warning 160: bram[0].plr_o[29] unconnected pin in architecture.
Warning 161: bram[0].plr_o[30] unconnected pin in architecture.
Warning 162: bram[0].plr_o[31] unconnected pin in architecture.
Warning 163: bram[0].plr_o[32] unconnected pin in architecture.
Warning 164: bram[0].plr_o[33] unconnected pin in architecture.
Warning 165: bram[0].plr_o[34] unconnected pin in architecture.
Warning 166: bram[0].plr_o[35] unconnected pin in architecture.
# Building complex block graph took 0.03 seconds (max_rss 27.4 MiB, delta_rss +0.0 MiB)
Circuit file: /nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/i2c_gpio_ip_combined_litex/run_1/synth_1_1/synthesis/fabric_i2c_gpio_ip_combined_litex_post_synth.eblif
# Load circuit
Found constant-zero generator '$false'
Found constant-one generator '$true'
Found constant-zero generator '$undef'
# Load circuit took 0.26 seconds (max_rss 49.1 MiB, delta_rss +21.6 MiB)
# Clean circuit
Inferred    2 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred  308 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 1176
Swept block(s)      : 613
Constant Pins Marked: 310
# Clean circuit took 0.01 seconds (max_rss 49.1 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.02 seconds (max_rss 49.1 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 49.1 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 5593
    .input     :      44
    .output    :     123
    0-LUT      :       3
    6-LUT      :    3111
    RS_TDP36K  :       9
    adder_carry:     383
    dffre      :    1920
  Nets  : 5909
    Avg Fanout:     4.1
    Max Fanout:  2613.0
    Min Fanout:     1.0
  Netlist Clocks: 1
# Build Timing Graph
  Timing Graph Nodes: 29861
  Timing Graph Edges: 48422
  Timing Graph Levels: 134
# Build Timing Graph took 0.04 seconds (max_rss 49.1 MiB, delta_rss +0.0 MiB)
Netlist contains 1 clocks
  Netlist Clock '$auto$clkbufmap.cc:298:execute$283247' Fanout: 1943 pins (6.5%), 1929 blocks (34.5%)
# Load Timing Constraints
Warning 167: set_input_delay command matched but was not applied to primary output 'main_uart_tx_fifo_readable'
Warning 168: set_input_delay command matched but was not applied to primary output 'main__w_storage[0]'
Warning 169: set_input_delay command matched but was not applied to primary output 'main__w_storage[1]'
Warning 170: set_input_delay command matched but was not applied to primary output 'main__w_storage[2]'
Warning 171: set_input_delay command matched but was not applied to primary output 'main_oe_storage[0]'
Warning 172: set_input_delay command matched but was not applied to primary output 'main_oe_storage[1]'
Warning 173: set_input_delay command matched but was not applied to primary output 'main_oe_storage[2]'
Warning 174: set_input_delay command matched but was not applied to primary output 'main_oe_storage[3]'
Warning 175: set_input_delay command matched but was not applied to primary output 'main_oe_storage[4]'
Warning 176: set_input_delay command matched but was not applied to primary output 'main_oe_storage[5]'
Warning 177: set_input_delay command matched but was not applied to primary output 'main_oe_storage[6]'
Warning 178: set_input_delay command matched but was not applied to primary output 'main_oe_storage[7]'
Warning 179: set_input_delay command matched but was not applied to primary output 'main_oe_storage[8]'
Warning 180: set_input_delay command matched but was not applied to primary output 'main_oe_storage[9]'
Warning 181: set_input_delay command matched but was not applied to primary output 'main_oe_storage[10]'
Warning 182: set_input_delay command matched but was not applied to primary output 'main_oe_storage[11]'
Warning 183: set_input_delay command matched but was not applied to primary output 'main_oe_storage[12]'
Warning 184: set_input_delay command matched but was not applied to primary output 'main_oe_storage[13]'
Warning 185: set_input_delay command matched but was not applied to primary output 'main_oe_storage[14]'
Warning 186: set_input_delay command matched but was not applied to primary output 'main_oe_storage[15]'
Warning 187: set_input_delay command matched but was not applied to primary output 'main_oe_storage[16]'
Warning 188: set_input_delay command matched but was not applied to primary output 'main_oe_storage[17]'
Warning 189: set_input_delay command matched but was not applied to primary output 'main_oe_storage[18]'
Warning 190: set_input_delay command matched but was not applied to primary output 'main_oe_storage[19]'
Warning 191: set_input_delay command matched but was not applied to primary output 'main_oe_storage[20]'
Warning 192: set_input_delay command matched but was not applied to primary output 'main_oe_storage[21]'
Warning 193: set_input_delay command matched but was not applied to primary output 'main_oe_storage[22]'
Warning 194: set_input_delay command matched but was not applied to primary output 'main_oe_storage[23]'
Warning 195: set_input_delay command matched but was not applied to primary output 'main_oe_storage[24]'
Warning 196: set_input_delay command matched but was not applied to primary output 'main_oe_storage[25]'
Warning 197: set_input_delay command matched but was not applied to primary output 'main_oe_storage[26]'
Warning 198: set_input_delay command matched but was not applied to primary output 'main_oe_storage[27]'
Warning 199: set_input_delay command matched but was not applied to primary output 'main_oe_storage[28]'
Warning 200: set_input_delay command matched but was not applied to primary output 'main_oe_storage[29]'
Warning 201: set_input_delay command matched but was not applied to primary output 'main_oe_storage[30]'
Warning 202: set_input_delay command matched but was not applied to primary output 'main_oe_storage[31]'
Warning 203: set_input_delay command matched but was not applied to primary output 'main_out_storage[0]'
Warning 204: set_input_delay command matched but was not applied to primary output 'main_out_storage[1]'
Warning 205: set_input_delay command matched but was not applied to primary output 'main_out_storage[2]'
Warning 206: set_input_delay command matched but was not applied to primary output 'main_out_storage[3]'
Warning 207: set_input_delay command matched but was not applied to primary output 'main_out_storage[4]'
Warning 208: set_input_delay command matched but was not applied to primary output 'main_out_storage[5]'
Warning 209: set_input_delay command matched but was not applied to primary output 'main_out_storage[6]'
Warning 210: set_input_delay command matched but was not applied to primary output 'main_out_storage[7]'
Warning 211: set_input_delay command matched but was not applied to primary output 'main_out_storage[8]'
Warning 212: set_input_delay command matched but was not applied to primary output 'main_out_storage[9]'
Warning 213: set_input_delay command matched but was not applied to primary output 'main_out_storage[10]'
Warning 214: set_input_delay command matched but was not applied to primary output 'main_out_storage[11]'
Warning 215: set_input_delay command matched but was not applied to primary output 'main_out_storage[12]'
Warning 216: set_input_delay command matched but was not applied to primary output 'main_out_storage[13]'
Warning 217: set_input_delay command matched but was not applied to primary output 'main_out_storage[14]'
Warning 218: set_input_delay command matched but was not applied to primary output 'main_out_storage[15]'
Warning 219: set_input_delay command matched but was not applied to primary output 'main_out_storage[16]'
Warning 220: set_input_delay command matched but was not applied to primary output 'main_out_storage[17]'
Warning 221: set_input_delay command matched but was not applied to primary output 'main_out_storage[18]'
Warning 222: set_input_delay command matched but was not applied to primary output 'main_out_storage[19]'
Warning 223: set_input_delay command matched but was not applied to primary output 'main_out_storage[20]'
Warning 224: set_input_delay command matched but was not applied to primary output 'main_out_storage[21]'
Warning 225: set_input_delay command matched but was not applied to primary output 'main_out_storage[22]'
Warning 226: set_input_delay command matched but was not applied to primary output 'main_out_storage[23]'
Warning 227: set_input_delay command matched but was not applied to primary output 'main_out_storage[24]'
Warning 228: set_input_delay command matched but was not applied to primary output 'main_out_storage[25]'
Warning 229: set_input_delay command matched but was not applied to primary output 'main_out_storage[26]'
Warning 230: set_input_delay command matched but was not applied to primary output 'main_out_storage[27]'
Warning 231: set_input_delay command matched but was not applied to primary output 'main_out_storage[28]'
Warning 232: set_input_delay command matched but was not applied to primary output 'main_out_storage[29]'
Warning 233: set_input_delay command matched but was not applied to primary output 'main_out_storage[30]'
Warning 234: set_input_delay command matched but was not applied to primary output 'main_out_storage[31]'
Warning 235: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$286455'
Warning 236: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$286456'
Warning 237: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$286457'
Warning 238: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$286458'
Warning 239: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$286459'
Warning 240: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$286460'
Warning 241: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$286461'
Warning 242: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$286462'
Warning 243: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$286463'
Warning 244: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$286464'
Warning 245: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$286465'
Warning 246: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$286466'
Warning 247: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$286467'
Warning 248: set_input_delay command matched but was not applied to primary output '$iopadmap$serial_source_data[0]'
Warning 249: set_input_delay command matched but was not applied to primary output '$iopadmap$serial_source_data[1]'
Warning 250: set_input_delay command matched but was not applied to primary output '$iopadmap$serial_source_data[2]'
Warning 251: set_input_delay command matched but was not applied to primary output '$iopadmap$serial_source_data[3]'
Warning 252: set_input_delay command matched but was not applied to primary output '$iopadmap$serial_source_data[4]'
Warning 253: set_input_delay command matched but was not applied to primary output '$iopadmap$serial_source_data[5]'
Warning 254: set_input_delay command matched but was not applied to primary output '$iopadmap$serial_source_data[6]'
Warning 255: set_input_delay command matched but was not applied to primary output '$iopadmap$serial_source_data[7]'
Warning 256: set_input_delay command matched but was not applied to primary output '$iopadmap$serial_sink_ready'
Warning 257: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$286483'
Warning 258: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$286482'
Warning 259: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$286481'
Warning 260: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$286480'
Warning 261: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$286479'
Warning 262: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$286478'
Warning 263: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$286477'
Warning 264: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$286476'
Warning 265: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$286475'
Warning 266: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$286484'
Warning 267: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$286485'
Warning 268: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$286486'
Warning 269: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$286487'
Warning 270: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$286488'
Warning 271: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$286489'
Warning 272: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$286491'
Warning 273: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$286492'
Warning 274: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$286493'
Warning 275: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$286494'
Warning 276: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$286495'
Warning 277: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$286496'
Warning 278: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$286497'
Warning 279: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$286498'
Warning 280: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$286499'
Warning 281: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$286468'
Warning 282: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$286469'
Warning 283: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$286470'
Warning 284: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$286471'
Warning 285: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$286472'
Warning 286: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$286473'
Warning 287: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$286474'
Warning 288: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$286490'
Warning 289: set_input_delay command matched but was not applied to primary output '$iopadmap$i2c0_sda_out'
Warning 290: set_output_delay command matched but was not applied to primary input '$iopadmap$serial_source_ready'
Warning 291: set_output_delay command matched but was not applied to primary input '$iopadmap$serial_sink_valid'
Warning 292: set_output_delay command matched but was not applied to primary input '$iopadmap$i2c0_sda_in'
Warning 293: set_output_delay command matched but was not applied to primary input '$iopadmap$serial_sink_data[0]'
Warning 294: set_output_delay command matched but was not applied to primary input '$iopadmap$serial_sink_data[1]'
Warning 295: set_output_delay command matched but was not applied to primary input '$iopadmap$serial_sink_data[2]'
Warning 296: set_output_delay command matched but was not applied to primary input '$iopadmap$serial_sink_data[3]'
Warning 297: set_output_delay command matched but was not applied to primary input '$iopadmap$serial_sink_data[4]'
Warning 298: set_output_delay command matched but was not applied to primary input '$iopadmap$serial_sink_data[5]'
Warning 299: set_output_delay command matched but was not applied to primary input '$iopadmap$serial_sink_data[6]'
Warning 300: set_output_delay command matched but was not applied to primary input '$iopadmap$serial_sink_data[7]'
Warning 301: set_output_delay command matched but was not applied to primary input '$auto$clkbufmap.cc:298:execute$283247'
Warning 302: set_output_delay command matched but was not applied to primary input '$iopadmap$gpio_i[0]'
Warning 303: set_output_delay command matched but was not applied to primary input '$iopadmap$gpio_i[1]'
Warning 304: set_output_delay command matched but was not applied to primary input '$iopadmap$gpio_i[2]'
Warning 305: set_output_delay command matched but was not applied to primary input '$iopadmap$gpio_i[3]'
Warning 306: set_output_delay command matched but was not applied to primary input '$iopadmap$gpio_i[4]'
Warning 307: set_output_delay command matched but was not applied to primary input '$iopadmap$gpio_i[5]'
Warning 308: set_output_delay command matched but was not applied to primary input '$iopadmap$gpio_i[6]'
Warning 309: set_output_delay command matched but was not applied to primary input '$iopadmap$gpio_i[7]'
Warning 310: set_output_delay command matched but was not applied to primary input '$iopadmap$gpio_i[8]'
Warning 311: set_output_delay command matched but was not applied to primary input '$iopadmap$gpio_i[9]'
Warning 312: set_output_delay command matched but was not applied to primary input '$iopadmap$gpio_i[10]'
Warning 313: set_output_delay command matched but was not applied to primary input '$iopadmap$gpio_i[11]'
Warning 314: set_output_delay command matched but was not applied to primary input '$iopadmap$gpio_i[12]'
Warning 315: set_output_delay command matched but was not applied to primary input '$iopadmap$gpio_i[13]'
Warning 316: set_output_delay command matched but was not applied to primary input '$iopadmap$gpio_i[14]'
Warning 317: set_output_delay command matched but was not applied to primary input '$iopadmap$gpio_i[15]'
Warning 318: set_output_delay command matched but was not applied to primary input '$iopadmap$gpio_i[16]'
Warning 319: set_output_delay command matched but was not applied to primary input '$iopadmap$gpio_i[17]'
Warning 320: set_output_delay command matched but was not applied to primary input '$iopadmap$gpio_i[18]'
Warning 321: set_output_delay command matched but was not applied to primary input '$iopadmap$gpio_i[19]'
Warning 322: set_output_delay command matched but was not applied to primary input '$iopadmap$gpio_i[20]'
Warning 323: set_output_delay command matched but was not applied to primary input '$iopadmap$gpio_i[21]'
Warning 324: set_output_delay command matched but was not applied to primary input '$iopadmap$gpio_i[22]'
Warning 325: set_output_delay command matched but was not applied to primary input '$iopadmap$gpio_i[23]'
Warning 326: set_output_delay command matched but was not applied to primary input '$iopadmap$gpio_i[24]'
Warning 327: set_output_delay command matched but was not applied to primary input '$iopadmap$gpio_i[25]'
Warning 328: set_output_delay command matched but was not applied to primary input '$iopadmap$gpio_i[26]'
Warning 329: set_output_delay command matched but was not applied to primary input '$iopadmap$gpio_i[27]'
Warning 330: set_output_delay command matched but was not applied to primary input '$iopadmap$gpio_i[28]'
Warning 331: set_output_delay command matched but was not applied to primary input '$iopadmap$gpio_i[29]'
Warning 332: set_output_delay command matched but was not applied to primary input '$iopadmap$gpio_i[30]'
Warning 333: set_output_delay command matched but was not applied to primary input '$iopadmap$gpio_i[31]'

Applied 3 SDC commands from '/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/i2c_gpio_ip_combined_litex/run_1/synth_1_1/impl_1_1_1/packing/fabric_i2c_gpio_ip_combined_litex_openfpga.sdc'
Timing constraints created 1 clocks
  Constrained Clock '$auto$clkbufmap.cc:298:execute$283247' Source: '$auto$clkbufmap.cc:298:execute$283247.inpad[0]'

# Load Timing Constraints took 0.01 seconds (max_rss 49.1 MiB, delta_rss +0.0 MiB)
# Packing
Begin packing '/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/i2c_gpio_ip_combined_litex/run_1/synth_1_1/synthesis/fabric_i2c_gpio_ip_combined_litex_post_synth.eblif'.
Warning 334: All 3 clocks will be treated as global.

After removing unused inputs...
	total blocks: 5593, total nets: 5909, total inputs: 44, total outputs: 123
Begin prepacking.

There is one chain in this architecture called "carrychain" with the following starting points:
	clb[0]/clb_lr[0]/fle[0]/adder[0]/adder_carry[0].cin[0]

0 attraction groups were created during prepacking.
Finish prepacking.
Using inter-cluster delay: 8.9048e-10
Packing with pin utilization targets: io_top:1,1 io_right:1,1 io_bottom:1,1 io_left:1,1 clb:0.8,1 dsp:1,1 bram:1,1
Packing with high fanout thresholds: io_top:128 io_right:128 io_bottom:128 io_left:128 clb:32 dsp:128 bram:128
Warning 335: 475 timing endpoints were not constrained during timing analysis
Starting Clustering - Clustering Progress: 
-------------------   --------------------------   ---------
Molecules processed   Number of clusters created   FPGA size
-------------------   --------------------------   ---------
   156/3900      4%                           37    64 x 46    
Failed route at end, repack cluster trying detailed routing at each stage.
   312/3900      8%                           57    64 x 46    
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
   468/3900     12%                           64    64 x 46    
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
   624/3900     16%                           72    64 x 46    
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
   780/3900     20%                           78    64 x 46    
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
   936/3900     24%                           85    64 x 46    
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
  1092/3900     28%                           92    64 x 46    
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
  1248/3900     32%                          101    64 x 46    
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
  1404/3900     36%                          109    64 x 46    
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
  1560/3900     40%                          117    64 x 46    
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
  1716/3900     44%                          124    64 x 46    
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
  1872/3900     48%                          131    64 x 46    
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
  2028/3900     52%                          139    64 x 46    
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
  2184/3900     56%                          147    64 x 46    
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
  2340/3900     60%                          156    64 x 46    
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
  2496/3900     64%                          163    64 x 46    
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
  2652/3900     68%                          170    64 x 46    
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
  2808/3900     72%                          181    64 x 46    
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
  2964/3900     76%                          189    64 x 46    
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
  3120/3900     80%                          196    64 x 46    
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
  3276/3900     84%                          205    64 x 46    
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
  3432/3900     88%                          213    64 x 46    
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
  3588/3900     92%                          221    64 x 46    
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
  3744/3900     96%                          229    64 x 46    
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
  3900/3900    100%                          236    64 x 46    
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
  4056/3900    104%                          242    64 x 46    
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
  4212/3900    108%                          250    64 x 46    
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
  4368/3900    112%                          256    64 x 46    
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
  4524/3900    115%                          265    64 x 46    
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
  4680/3900    120%                          272    64 x 46    
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
  4836/3900    124%                          277    64 x 46    
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
  4992/3900    128%                          287    64 x 46    
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
  5148/3900    132%                          293    64 x 46    
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
  5304/3900    136%                          300    64 x 46    
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
  5460/3900    140%                          308    64 x 46    
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
  5616/3900    144%                          316    64 x 46    
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
  5772/3900    148%                          323    64 x 46    
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
  5928/3900    152%                          332    64 x 46    
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
  6084/3900    156%                          340    64 x 46    
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
  6240/3900    160%                          347    64 x 46    
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
  6396/3900    164%                          354    64 x 46    
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
  6552/3900    168%                          364    64 x 46    
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
  6708/3900    172%                          372    64 x 46    
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
  6864/3900    176%                          381    64 x 46    
  7020/3900    180%                          517    64 x 46    

Logic Element (fle) detailed count:
  Total number of Logic Elements used : 2684
  LEs used for logic and registers    : 0
  LEs used for logic only             : 2684
  LEs used for registers only         : 0

Incr Slack updates 1 in 0.000638002 sec
Full Max Req/Worst Slack updates 1 in 0.000148449 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 0.00225547 sec
FPGA sized to 64 x 46 (castor62x44_heterogeneous)
Device Utilization: 0.14 (target 1.00)
	Block Utilization: 0.01 Type: io
	Block Utilization: 0.17 Type: clb
	Block Utilization: 0.16 Type: bram

Start the iterative improvement process
the iterative improvement process is done
Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io        167                               0.736527                     0.263473   
       clb        374                                26.6765                      7.71925   
       dsp          0                                      0                            0   
      bram          9                                38.8889                      23.1111   
Absorbed logical nets 2770 out of 5909 nets, 3139 nets not absorbed.

Netlist conversion complete.

# Packing took 29.31 seconds (max_rss 85.6 MiB, delta_rss +36.5 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file '/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/i2c_gpio_ip_combined_litex/run_1/synth_1_1/impl_1_1_1/packing/fabric_i2c_gpio_ip_combined_litex_post_synth.net'.
Detected 3 constant generators (to see names run with higher pack verbosity)
Warning 336: Netlist connects net $false to both global and non-global pins.
Warning 337: Netlist connects net $false to both global and non-global pins.
Warning 338: Netlist connects net $false to both global and non-global pins.
Warning 339: Netlist connects net $false to both global and non-global pins.
Warning 340: Netlist connects net $false to both global and non-global pins.
Warning 341: Netlist connects net $false to both global and non-global pins.
Warning 342: Netlist connects net $false to both global and non-global pins.
Warning 343: Netlist connects net $false to both global and non-global pins.
Warning 344: Netlist connects net $false to both global and non-global pins.
Warning 345: Netlist connects net $false to both global and non-global pins.
Warning 346: Netlist connects net $false to both global and non-global pins.
Warning 347: Netlist connects net $false to both global and non-global pins.
Warning 348: Netlist connects net $false to both global and non-global pins.
Warning 349: Netlist connects net $false to both global and non-global pins.
Warning 350: Netlist connects net $false to both global and non-global pins.
Warning 351: Netlist connects net $false to both global and non-global pins.
Warning 352: Netlist connects net $false to both global and non-global pins.
Warning 353: Netlist connects net $false to both global and non-global pins.
Warning 354: Netlist connects net $false to both global and non-global pins.
Warning 355: Netlist connects net $false to both global and non-global pins.
Warning 356: Netlist connects net $false to both global and non-global pins.
Warning 357: Netlist connects net $false to both global and non-global pins.
Warning 358: Netlist connects net $false to both global and non-global pins.
Warning 359: Netlist connects net $false to both global and non-global pins.
Warning 360: Netlist connects net $false to both global and non-global pins.
Warning 361: Netlist connects net $false to both global and non-global pins.
Warning 362: Netlist connects net $false to both global and non-global pins.
Warning 363: Netlist connects net $false to both global and non-global pins.
Warning 364: Netlist connects net $false to both global and non-global pins.
Warning 365: Netlist connects net $false to both global and non-global pins.
Warning 366: Netlist connects net $false to both global and non-global pins.
Warning 367: Netlist connects net $false to both global and non-global pins.
Warning 368: Netlist connects net $false to both global and non-global pins.
Warning 369: Netlist connects net $false to both global and non-global pins.
Warning 370: Netlist connects net $false to both global and non-global pins.
Warning 371: Netlist connects net $false to both global and non-global pins.
Warning 372: Netlist connects net $false to both global and non-global pins.
Warning 373: Netlist connects net $false to both global and non-global pins.
Warning 374: Netlist connects net $false to both global and non-global pins.
Warning 375: Netlist connects net $false to both global and non-global pins.
Warning 376: Netlist connects net $false to both global and non-global pins.
Warning 377: Netlist connects net $false to both global and non-global pins.
Warning 378: Netlist connects net $false to both global and non-global pins.
Warning 379: Netlist connects net $false to both global and non-global pins.
Warning 380: Netlist connects net $false to both global and non-global pins.
Warning 381: Netlist connects net $false to both global and non-global pins.
Warning 382: Netlist connects net $false to both global and non-global pins.
Warning 383: Netlist connects net $false to both global and non-global pins.
Warning 384: Netlist connects net $false to both global and non-global pins.
Warning 385: Netlist connects net $false to both global and non-global pins.
Warning 386: Netlist connects net $false to both global and non-global pins.
Warning 387: Netlist connects net $false to both global and non-global pins.
Warning 388: Netlist connects net $false to both global and non-global pins.
Warning 389: Netlist connects net $false to both global and non-global pins.
Warning 390: Netlist connects net $false to both global and non-global pins.
Warning 391: Netlist connects net $false to both global and non-global pins.
Warning 392: Netlist connects net $false to both global and non-global pins.
Warning 393: Netlist connects net $false to both global and non-global pins.
Warning 394: Netlist connects net $false to both global and non-global pins.
Warning 395: Netlist connects net $false to both global and non-global pins.
Warning 396: Netlist connects net $false to both global and non-global pins.
Warning 397: Netlist connects net $false to both global and non-global pins.
Warning 398: Netlist connects net $false to both global and non-global pins.
Warning 399: Netlist connects net $false to both global and non-global pins.
Warning 400: Netlist connects net $false to both global and non-global pins.
Warning 401: Netlist connects net $false to both global and non-global pins.
Warning 402: Netlist connects net $false to both global and non-global pins.
Warning 403: Netlist connects net $false to both global and non-global pins.
Warning 404: Netlist connects net $false to both global and non-global pins.
Warning 405: Netlist connects net $false to both global and non-global pins.
Warning 406: Netlist connects net $false to both global and non-global pins.
Warning 407: Netlist connects net $false to both global and non-global pins.
Warning 408: Netlist connects net $false to both global and non-global pins.
Warning 409: Netlist connects net $false to both global and non-global pins.
Warning 410: Netlist connects net $false to both global and non-global pins.
Warning 411: Netlist connects net $false to both global and non-global pins.
Warning 412: Netlist connects net $false to both global and non-global pins.
Warning 413: Netlist connects net $false to both global and non-global pins.
Warning 414: Netlist connects net $false to both global and non-global pins.
Warning 415: Netlist connects net $false to both global and non-global pins.
Warning 416: Netlist connects net $false to both global and non-global pins.
Warning 417: Netlist connects net $false to both global and non-global pins.
Warning 418: Netlist connects net $undef to both global and non-global pins.
Warning 419: Netlist connects net $undef to both global and non-global pins.
Warning 420: Netlist connects net $undef to both global and non-global pins.
Warning 421: Netlist connects net $undef to both global and non-global pins.
Warning 422: Netlist connects net $undef to both global and non-global pins.
Warning 423: Netlist connects net $undef to both global and non-global pins.
Warning 424: Netlist connects net $undef to both global and non-global pins.
Warning 425: Netlist connects net $undef to both global and non-global pins.
Warning 426: Netlist connects net $undef to both global and non-global pins.
Warning 427: Netlist connects net $undef to both global and non-global pins.
Warning 428: Netlist connects net $undef to both global and non-global pins.
Warning 429: Netlist connects net $undef to both global and non-global pins.
Warning 430: Netlist connects net $undef to both global and non-global pins.
Warning 431: Netlist connects net $undef to both global and non-global pins.
Warning 432: Netlist connects net $undef to both global and non-global pins.
Warning 433: Netlist connects net $undef to both global and non-global pins.
Warning 434: Netlist connects net $undef to both global and non-global pins.
Warning 435: Netlist connects net $undef to both global and non-global pins.
Warning 436: Netlist connects net $undef to both global and non-global pins.
Warning 437: Netlist connects net $undef to both global and non-global pins.
Warning 438: Netlist connects net $undef to both global and non-global pins.
Warning 439: Netlist connects net $undef to both global and non-global pins.
Warning 440: Netlist connects net $undef to both global and non-global pins.
Warning 441: Netlist connects net $undef to both global and non-global pins.
Warning 442: Netlist connects net $undef to both global and non-global pins.
Warning 443: Netlist connects net $undef to both global and non-global pins.
Warning 444: Netlist connects net $undef to both global and non-global pins.
Warning 445: Netlist connects net $undef to both global and non-global pins.
Warning 446: Netlist connects net $undef to both global and non-global pins.
Warning 447: Netlist connects net $undef to both global and non-global pins.
Warning 448: Netlist connects net $undef to both global and non-global pins.
Warning 449: Netlist connects net $undef to both global and non-global pins.
Warning 450: Netlist connects net $undef to both global and non-global pins.
Warning 451: Netlist connects net $undef to both global and non-global pins.
Warning 452: Netlist connects net $undef to both global and non-global pins.
Warning 453: Netlist connects net $undef to both global and non-global pins.
Warning 454: Netlist connects net $undef to both global and non-global pins.
Warning 455: Netlist connects net $undef to both global and non-global pins.
Warning 456: Netlist connects net $undef to both global and non-global pins.
Warning 457: Netlist connects net $undef to both global and non-global pins.
Warning 458: Netlist connects net $undef to both global and non-global pins.
Warning 459: Netlist connects net $undef to both global and non-global pins.
Warning 460: Netlist connects net $undef to both global and non-global pins.
Warning 461: Netlist connects net $undef to both global and non-global pins.
Warning 462: Netlist connects net $undef to both global and non-global pins.
Warning 463: Netlist connects net $undef to both global and non-global pins.
Warning 464: Netlist connects net $undef to both global and non-global pins.
Warning 465: Netlist connects net $undef to both global and non-global pins.
Warning 466: Netlist connects net $undef to both global and non-global pins.
Warning 467: Netlist connects net $undef to both global and non-global pins.
Warning 468: Netlist connects net $undef to both global and non-global pins.
Warning 469: Netlist connects net $undef to both global and non-global pins.
Warning 470: Netlist connects net $undef to both global and non-global pins.
Warning 471: Netlist connects net $undef to both global and non-global pins.
Warning 472: Netlist connects net $undef to both global and non-global pins.
Warning 473: Netlist connects net $undef to both global and non-global pins.
Warning 474: Netlist connects net $undef to both global and non-global pins.
Warning 475: Netlist connects net $undef to both global and non-global pins.
Warning 476: Netlist connects net $undef to both global and non-global pins.
Warning 477: Netlist connects net $undef to both global and non-global pins.
Warning 478: Netlist connects net $undef to both global and non-global pins.
Warning 479: Netlist connects net $undef to both global and non-global pins.
Warning 480: Netlist connects net $undef to both global and non-global pins.
Warning 481: Netlist connects net $undef to both global and non-global pins.
Warning 482: Netlist connects net $undef to both global and non-global pins.
Warning 483: Netlist connects net $undef to both global and non-global pins.
Warning 484: Netlist connects net $undef to both global and non-global pins.
Warning 485: Netlist connects net $undef to both global and non-global pins.
Warning 486: Netlist connects net $undef to both global and non-global pins.
Warning 487: Netlist connects net $undef to both global and non-global pins.
Finished loading packed FPGA netlist file (took 0.676451 seconds).
# Load packing took 0.72 seconds (max_rss 129.4 MiB, delta_rss +43.8 MiB)
Warning 488: Netlist contains 154 global net to non-global architecture pin connections
Warning 489: Logic block #382 ($undef) has only 1 output pin '$undef.O0[1]'. It may be a constant generator.
Cluster level netlist and block usage statistics
Netlist num_nets: 3139
Netlist num_blocks: 550
Netlist EMPTY blocks: 0.
Netlist io blocks: 167.
Netlist clb blocks: 374.
Netlist dsp blocks: 0.
Netlist bram blocks: 9.
Netlist inputs pins: 44
Netlist output pins: 123

Pb types usage...
  io               : 167
   io_output       : 123
    outpad         : 123
   io_input        : 44
    inpad          : 44
  clb              : 374
   clb_lr          : 374
    fle            : 2978
     fast6         : 729
      lut6         : 729
       lut         : 729
     ble6          : 328
      lut6         : 328
       lut         : 328
      ff           : 328
       DFFRE       : 328
     ble5          : 2380
      lut5         : 1818
       lut         : 1818
      ff           : 1592
       DFFRE       : 1592
     adder         : 383
      lut5         : 239
       lut         : 239
      adder_carry  : 383
  bram             : 9
   bram_lr         : 9
    mem_36K        : 9

# Create Device
## Build Device Grid
FPGA sized to 64 x 46: 2944 grid tiles (castor62x44_heterogeneous)

Resource usage...
	Netlist
		167	blocks of type: io
	Architecture
		4320	blocks of type: io_top
		3168	blocks of type: io_right
		4320	blocks of type: io_bottom
		3168	blocks of type: io_left
	Netlist
		374	blocks of type: clb
	Architecture
		2184	blocks of type: clb
	Netlist
		0	blocks of type: dsp
	Architecture
		56	blocks of type: dsp
	Netlist
		9	blocks of type: bram
	Architecture
		56	blocks of type: bram

Device Utilization: 0.14 (target 1.00)
	Physical Tile io_top:
	Block Utilization: 0.04 Logical Block: io
	Physical Tile io_right:
	Block Utilization: 0.05 Logical Block: io
	Physical Tile io_bottom:
	Block Utilization: 0.04 Logical Block: io
	Physical Tile io_left:
	Block Utilization: 0.05 Logical Block: io
	Physical Tile clb:
	Block Utilization: 0.17 Logical Block: clb
	Physical Tile dsp:
	Block Utilization: 0.00 Logical Block: dsp
	Physical Tile bram:
	Block Utilization: 0.16 Logical Block: bram

## Build Device Grid took 0.00 seconds (max_rss 129.6 MiB, delta_rss +0.0 MiB)
Warning 490: Tileable routing resource graph does not support clock modeling yet! Related options are ignored...
## Build tileable routing resource graph
X-direction routing channel width is 160
Y-direction routing channel width is 160
Warning 491: Sized nonsensical R=0 transistor to minimum width
Warning 492: Sized nonsensical R=0 transistor to minimum width
Warning 493: Sized nonsensical R=0 transistor to minimum width
Warning 494: Sized nonsensical R=0 transistor to minimum width
## Build tileable routing resource graph took 13.29 seconds (max_rss 521.4 MiB, delta_rss +391.9 MiB)
  RR Graph Nodes: 1365608
  RR Graph Edges: 6033268
# Create Device took 13.90 seconds (max_rss 521.4 MiB, delta_rss +391.9 MiB)


Flow timing analysis took 0.0201179 seconds (0.0168448 STA, 0.00327304 slack) (1 full updates: 1 setup, 0 hold, 0 combined).
VPR succeeded
The entire flow of VPR took 44.89 seconds (max_rss 521.4 MiB)
INFO: PAC: Design i2c_gpio_ip_combined_litex is packed
INFO: PLC: ##################################################
INFO: PLC: Placement for design: i2c_gpio_ip_combined_litex
INFO: PLC: ##################################################
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/pin_c --csv /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/share/raptor/etc/devices/gemini_compact_62x44/Virgo_Pin_Table.csv --blif /nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/i2c_gpio_ip_combined_litex/run_1/synth_1_1/synthesis/i2c_gpio_ip_combined_litex_post_synth.eblif --output i2c_gpio_ip_combined_litex_pin_loc.place --assign_unconstrained_pins in_define_order --edits /nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/i2c_gpio_ip_combined_litex/run_1/synth_1_1/synthesis/config.json

    pin_c
Flags :
Params :
	--assign_unconstrained_pins	in_define_order
	--blif	/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/i2c_gpio_ip_combined_litex/run_1/synth_1_1/synthesis/i2c_gpio_ip_combined_litex_post_synth.eblif
	--csv	/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/share/raptor/etc/devices/gemini_compact_62x44/Virgo_Pin_Table.csv
	--edits	/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/i2c_gpio_ip_combined_litex/run_1/synth_1_1/synthesis/config.json
	--output	i2c_gpio_ip_combined_litex_pin_loc.place

********************************


********************************


  === pin_c options ===
        xml_name (--xml) : 
        csv_name (--csv) : /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/share/raptor/etc/devices/gemini_compact_62x44/Virgo_Pin_Table.csv
       user_pcf_ (--pcf) : 
      blif_name (--blif) : /nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/i2c_gpio_ip_combined_litex/run_1/synth_1_1/synthesis/i2c_gpio_ip_combined_litex_post_synth.eblif
 json_name (--port_info) : 
    edits_file (--edits) : /nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/i2c_gpio_ip_combined_litex/run_1/synth_1_1/synthesis/config.json
    output_name (--output) : i2c_gpio_ip_combined_litex_pin_loc.place
	 assign_method= in_define_order
	 usage_requirement_1 : false
	 usage_requirement_2 : true

port_info cmd option not specified => using blif
... reading /nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/i2c_gpio_ip_combined_litex/run_1/synth_1_1/synthesis/i2c_gpio_ip_combined_litex_post_synth.eblif



read_csv_file() __ Reading csv
  cvs_name= /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/share/raptor/etc/devices/gemini_compact_62x44/Virgo_Pin_Table.csv
pin_c CsvReader::read_csv( /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/share/raptor/etc/devices/gemini_compact_62x44/Virgo_Pin_Table.csv )  num_udes_pins= 121
pin_c CSV:  #rows= 5270   #colums= 76
  #RX_cols= 17  #TX_cols= 17  #GPIO_cols= 1

initRows:  num_rows= 5270  num_cols= 76  start_GBOX_GPIO_row_= 367


	  ***  pin_c  read_csv_file  SUCCEEDED  ***


	  has_edits : 1

design input pin TRANSLATED for auto-PCF: serial_source_ready --> $iopadmap$serial_source_ready
design input pin TRANSLATED for auto-PCF: serial_sink_valid --> $iopadmap$serial_sink_valid
design input pin TRANSLATED for auto-PCF: serial_sink_data[0] --> $iopadmap$serial_sink_data[0]
design input pin TRANSLATED for auto-PCF: serial_sink_data[1] --> $iopadmap$serial_sink_data[1]
design input pin TRANSLATED for auto-PCF: serial_sink_data[2] --> $iopadmap$serial_sink_data[2]
design input pin TRANSLATED for auto-PCF: serial_sink_data[3] --> $iopadmap$serial_sink_data[3]
design input pin TRANSLATED for auto-PCF: serial_sink_data[4] --> $iopadmap$serial_sink_data[4]
design input pin TRANSLATED for auto-PCF: serial_sink_data[5] --> $iopadmap$serial_sink_data[5]
design input pin TRANSLATED for auto-PCF: serial_sink_data[6] --> $iopadmap$serial_sink_data[6]
design input pin TRANSLATED for auto-PCF: serial_sink_data[7] --> $iopadmap$serial_sink_data[7]
design input pin TRANSLATED for auto-PCF: sys_clk --> $iopadmap$sys_clk
design input pin TRANSLATED for auto-PCF: i2c0_sda_in --> $iopadmap$i2c0_sda_in
design input pin TRANSLATED for auto-PCF: gpio_i[0] --> $iopadmap$gpio_i[0]
design input pin TRANSLATED for auto-PCF: gpio_i[1] --> $iopadmap$gpio_i[1]
design input pin TRANSLATED for auto-PCF: gpio_i[2] --> $iopadmap$gpio_i[2]
design input pin TRANSLATED for auto-PCF: gpio_i[3] --> $iopadmap$gpio_i[3]
design input pin TRANSLATED for auto-PCF: gpio_i[4] --> $iopadmap$gpio_i[4]
design input pin TRANSLATED for auto-PCF: gpio_i[5] --> $iopadmap$gpio_i[5]
design input pin TRANSLATED for auto-PCF: gpio_i[6] --> $iopadmap$gpio_i[6]
design input pin TRANSLATED for auto-PCF: gpio_i[7] --> $iopadmap$gpio_i[7]
design input pin TRANSLATED for auto-PCF: gpio_i[8] --> $iopadmap$gpio_i[8]
design input pin TRANSLATED for auto-PCF: gpio_i[9] --> $iopadmap$gpio_i[9]
design input pin TRANSLATED for auto-PCF: gpio_i[10] --> $iopadmap$gpio_i[10]
design input pin TRANSLATED for auto-PCF: gpio_i[11] --> $iopadmap$gpio_i[11]
design input pin TRANSLATED for auto-PCF: gpio_i[12] --> $iopadmap$gpio_i[12]
design input pin TRANSLATED for auto-PCF: gpio_i[13] --> $iopadmap$gpio_i[13]
design input pin TRANSLATED for auto-PCF: gpio_i[14] --> $iopadmap$gpio_i[14]
design input pin TRANSLATED for auto-PCF: gpio_i[15] --> $iopadmap$gpio_i[15]
design input pin TRANSLATED for auto-PCF: gpio_i[16] --> $iopadmap$gpio_i[16]
design input pin TRANSLATED for auto-PCF: gpio_i[17] --> $iopadmap$gpio_i[17]
design input pin TRANSLATED for auto-PCF: gpio_i[18] --> $iopadmap$gpio_i[18]
design input pin TRANSLATED for auto-PCF: gpio_i[19] --> $iopadmap$gpio_i[19]
design input pin TRANSLATED for auto-PCF: gpio_i[20] --> $iopadmap$gpio_i[20]
design input pin TRANSLATED for auto-PCF: gpio_i[21] --> $iopadmap$gpio_i[21]
design input pin TRANSLATED for auto-PCF: gpio_i[22] --> $iopadmap$gpio_i[22]
design input pin TRANSLATED for auto-PCF: gpio_i[23] --> $iopadmap$gpio_i[23]
design input pin TRANSLATED for auto-PCF: gpio_i[24] --> $iopadmap$gpio_i[24]
design input pin TRANSLATED for auto-PCF: gpio_i[25] --> $iopadmap$gpio_i[25]
design input pin TRANSLATED for auto-PCF: gpio_i[26] --> $iopadmap$gpio_i[26]
design input pin TRANSLATED for auto-PCF: gpio_i[27] --> $iopadmap$gpio_i[27]
design input pin TRANSLATED for auto-PCF: gpio_i[28] --> $iopadmap$gpio_i[28]
design input pin TRANSLATED for auto-PCF: gpio_i[29] --> $iopadmap$gpio_i[29]
design input pin TRANSLATED for auto-PCF: gpio_i[30] --> $iopadmap$gpio_i[30]
design input pin TRANSLATED for auto-PCF: gpio_i[31] --> $iopadmap$gpio_i[31]

design output pin TRANSLATED for auto-PCF: sim_trace --> 1'1
design output pin TRANSLATED for auto-PCF: serial_source_valid --> main_uart_tx_fifo_readable
design output pin TRANSLATED for auto-PCF: serial_source_data[0] --> $iopadmap$serial_source_data[0]
design output pin TRANSLATED for auto-PCF: serial_source_data[1] --> $iopadmap$serial_source_data[1]
design output pin TRANSLATED for auto-PCF: serial_source_data[2] --> $iopadmap$serial_source_data[2]
design output pin TRANSLATED for auto-PCF: serial_source_data[3] --> $iopadmap$serial_source_data[3]
design output pin TRANSLATED for auto-PCF: serial_source_data[4] --> $iopadmap$serial_source_data[4]
design output pin TRANSLATED for auto-PCF: serial_source_data[5] --> $iopadmap$serial_source_data[5]
design output pin TRANSLATED for auto-PCF: serial_source_data[6] --> $iopadmap$serial_source_data[6]
design output pin TRANSLATED for auto-PCF: serial_source_data[7] --> $iopadmap$serial_source_data[7]
design output pin TRANSLATED for auto-PCF: serial_sink_ready --> $iopadmap$serial_sink_ready
design output pin TRANSLATED for auto-PCF: i2c0_scl --> main__w_storage[0]
design output pin TRANSLATED for auto-PCF: i2c0_sda_out --> $iopadmap$i2c0_sda_out
design output pin TRANSLATED for auto-PCF: gpio_oe[0] --> main_oe_storage[0]
design output pin TRANSLATED for auto-PCF: gpio_oe[1] --> main_oe_storage[1]
design output pin TRANSLATED for auto-PCF: gpio_oe[2] --> main_oe_storage[2]
design output pin TRANSLATED for auto-PCF: gpio_oe[3] --> main_oe_storage[3]
design output pin TRANSLATED for auto-PCF: gpio_oe[4] --> main_oe_storage[4]
design output pin TRANSLATED for auto-PCF: gpio_oe[5] --> main_oe_storage[5]
design output pin TRANSLATED for auto-PCF: gpio_oe[6] --> main_oe_storage[6]
design output pin TRANSLATED for auto-PCF: gpio_oe[7] --> main_oe_storage[7]
design output pin TRANSLATED for auto-PCF: gpio_oe[8] --> main_oe_storage[8]
design output pin TRANSLATED for auto-PCF: gpio_oe[9] --> main_oe_storage[9]
design output pin TRANSLATED for auto-PCF: gpio_oe[10] --> main_oe_storage[10]
design output pin TRANSLATED for auto-PCF: gpio_oe[11] --> main_oe_storage[11]
design output pin TRANSLATED for auto-PCF: gpio_oe[12] --> main_oe_storage[12]
design output pin TRANSLATED for auto-PCF: gpio_oe[13] --> main_oe_storage[13]
design output pin TRANSLATED for auto-PCF: gpio_oe[14] --> main_oe_storage[14]
design output pin TRANSLATED for auto-PCF: gpio_oe[15] --> main_oe_storage[15]
design output pin TRANSLATED for auto-PCF: gpio_oe[16] --> main_oe_storage[16]
design output pin TRANSLATED for auto-PCF: gpio_oe[17] --> main_oe_storage[17]
design output pin TRANSLATED for auto-PCF: gpio_oe[18] --> main_oe_storage[18]
design output pin TRANSLATED for auto-PCF: gpio_oe[19] --> main_oe_storage[19]
design output pin TRANSLATED for auto-PCF: gpio_oe[20] --> main_oe_storage[20]
design output pin TRANSLATED for auto-PCF: gpio_oe[21] --> main_oe_storage[21]
design output pin TRANSLATED for auto-PCF: gpio_oe[22] --> main_oe_storage[22]
design output pin TRANSLATED for auto-PCF: gpio_oe[23] --> main_oe_storage[23]
design output pin TRANSLATED for auto-PCF: gpio_oe[24] --> main_oe_storage[24]
design output pin TRANSLATED for auto-PCF: gpio_oe[25] --> main_oe_storage[25]
design output pin TRANSLATED for auto-PCF: gpio_oe[26] --> main_oe_storage[26]
design output pin TRANSLATED for auto-PCF: gpio_oe[27] --> main_oe_storage[27]
design output pin TRANSLATED for auto-PCF: gpio_oe[28] --> main_oe_storage[28]
design output pin TRANSLATED for auto-PCF: gpio_oe[29] --> main_oe_storage[29]
design output pin TRANSLATED for auto-PCF: gpio_oe[30] --> main_oe_storage[30]
design output pin TRANSLATED for auto-PCF: gpio_oe[31] --> main_oe_storage[31]
design output pin TRANSLATED for auto-PCF: gpio_o[0] --> main_out_storage[0]
design output pin TRANSLATED for auto-PCF: gpio_o[1] --> main_out_storage[1]
design output pin TRANSLATED for auto-PCF: gpio_o[2] --> main_out_storage[2]
design output pin TRANSLATED for auto-PCF: gpio_o[3] --> main_out_storage[3]
design output pin TRANSLATED for auto-PCF: gpio_o[4] --> main_out_storage[4]
design output pin TRANSLATED for auto-PCF: gpio_o[5] --> main_out_storage[5]
design output pin TRANSLATED for auto-PCF: gpio_o[6] --> main_out_storage[6]
design output pin TRANSLATED for auto-PCF: gpio_o[7] --> main_out_storage[7]
design output pin TRANSLATED for auto-PCF: gpio_o[8] --> main_out_storage[8]
design output pin TRANSLATED for auto-PCF: gpio_o[9] --> main_out_storage[9]
design output pin TRANSLATED for auto-PCF: gpio_o[10] --> main_out_storage[10]
design output pin TRANSLATED for auto-PCF: gpio_o[11] --> main_out_storage[11]
design output pin TRANSLATED for auto-PCF: gpio_o[12] --> main_out_storage[12]
design output pin TRANSLATED for auto-PCF: gpio_o[13] --> main_out_storage[13]
design output pin TRANSLATED for auto-PCF: gpio_o[14] --> main_out_storage[14]
design output pin TRANSLATED for auto-PCF: gpio_o[15] --> main_out_storage[15]
design output pin TRANSLATED for auto-PCF: gpio_o[16] --> main_out_storage[16]
design output pin TRANSLATED for auto-PCF: gpio_o[17] --> main_out_storage[17]
design output pin TRANSLATED for auto-PCF: gpio_o[18] --> main_out_storage[18]
design output pin TRANSLATED for auto-PCF: gpio_o[19] --> main_out_storage[19]
design output pin TRANSLATED for auto-PCF: gpio_o[20] --> main_out_storage[20]
design output pin TRANSLATED for auto-PCF: gpio_o[21] --> main_out_storage[21]
design output pin TRANSLATED for auto-PCF: gpio_o[22] --> main_out_storage[22]
design output pin TRANSLATED for auto-PCF: gpio_o[23] --> main_out_storage[23]
design output pin TRANSLATED for auto-PCF: gpio_o[24] --> main_out_storage[24]
design output pin TRANSLATED for auto-PCF: gpio_o[25] --> main_out_storage[25]
design output pin TRANSLATED for auto-PCF: gpio_o[26] --> main_out_storage[26]
design output pin TRANSLATED for auto-PCF: gpio_o[27] --> main_out_storage[27]
design output pin TRANSLATED for auto-PCF: gpio_o[28] --> main_out_storage[28]
design output pin TRANSLATED for auto-PCF: gpio_o[29] --> main_out_storage[29]
design output pin TRANSLATED for auto-PCF: gpio_o[30] --> main_out_storage[30]
design output pin TRANSLATED for auto-PCF: gpio_o[31] --> main_out_storage[31]

create_temp_pcf() : 3790397.temp_pcf.pcf

--- writing pcf inputs (44)

--- writing pcf outputs (77)

pin_c: reading .pcf from 3790397.temp_pcf.pcf

PcfReader::read_pcf( 3790397.temp_pcf.pcf )
done  PcfReader::read_pcf().  commands_.size()= 121  has_error= false

	  ***  pin_c  read_pcf  SUCCEEDED  ***

pin_c: writing .place output file: i2c_gpio_ip_combined_litex_pin_loc.place

written 121 pins to i2c_gpio_ip_combined_litex_pin_loc.place
  min_pt_row= 13  max_pt_row= 1760

pin_c done:  read_and_write() succeeded.  map_clk_status= 0

======== pin_c stats:
 --> got 44 inputs and 77 outputs

 ---- inputs(44): ---- 
  I  $iopadmap$serial_source_ready   trans-->  $iopadmap$serial_source_ready   placed at (51 44 _23)  device: BOOT_PWM2_GPIO_12  pt_row: 59  Fullchip_N: fpga_pad_c[12]
  I  $iopadmap$serial_sink_valid   trans-->  $iopadmap$serial_sink_valid   placed at (51 44 _22)  device: BOOT_PWM3_GPIO_13  pt_row: 60  Fullchip_N: fpga_pad_c[13]
  I  $iopadmap$serial_sink_data[0]   trans-->  $iopadmap$serial_sink_data[0]   placed at (51 44 _21)  device: BOOT_UART_CTS_GPIO_14  pt_row: 61  Fullchip_N: fpga_pad_c[14]
  I  $iopadmap$serial_sink_data[1]   trans-->  $iopadmap$serial_sink_data[1]   placed at (51 44 _20)  device: BOOT_UART_RTS_GPIO_15  pt_row: 62  Fullchip_N: fpga_pad_c[15]
  I  $iopadmap$serial_sink_data[2]   trans-->  $iopadmap$serial_sink_data[2]   placed at (48 44 _23)  device: BOOT_CONFIG_DONE_GPIO_0  pt_row: 47  Fullchip_N: fpga_pad_c[0]
  I  $iopadmap$serial_sink_data[3]   trans-->  $iopadmap$serial_sink_data[3]   placed at (48 44 _22)  device: BOOT_CONFIG_ERROR_GPIO_1  pt_row: 48  Fullchip_N: fpga_pad_c[1]
  I  $iopadmap$serial_sink_data[4]   trans-->  $iopadmap$serial_sink_data[4]   placed at (48 44 _21)  device: BOOT_UART_TX_GPIO_2  pt_row: 49  Fullchip_N: fpga_pad_c[2]
  I  $iopadmap$serial_sink_data[5]   trans-->  $iopadmap$serial_sink_data[5]   placed at (48 44 _20)  device: BOOT_UART_RX_GPIO_3  pt_row: 50  Fullchip_N: fpga_pad_c[3]
  I  $iopadmap$serial_sink_data[6]   trans-->  $iopadmap$serial_sink_data[6]   placed at (48 44 _19)  device: BOOT_SPI_CS_GPIO_4  pt_row: 51  Fullchip_N: fpga_pad_c[4]
  I  $iopadmap$serial_sink_data[7]   trans-->  $iopadmap$serial_sink_data[7]   placed at (48 44 _18)  device: BOOT_SPI_MOSI_DQ0_GPIO_5  pt_row: 52  Fullchip_N: fpga_pad_c[5]
  I  $iopadmap$sys_clk   trans-->  $iopadmap$sys_clk   placed at (48 44 _17)  device: BOOT_SPI_MISO_DQ1_GPIO_6  pt_row: 53  Fullchip_N: fpga_pad_c[6]
  I  $iopadmap$i2c0_sda_in   trans-->  $iopadmap$i2c0_sda_in   placed at (48 44 _16)  device: BOOT_SPI_DQ2_GPIO_7  pt_row: 54  Fullchip_N: fpga_pad_c[7]
  I  $iopadmap$gpio_i[0]   trans-->  $iopadmap$gpio_i[0]   placed at (48 44 _15)  device: BOOT_SPI_DQ3_GPIO_8  pt_row: 55  Fullchip_N: fpga_pad_c[8]
  I  $iopadmap$gpio_i[1]   trans-->  $iopadmap$gpio_i[1]   placed at (48 44 _14)  device: BOOT_I2C_SDA_GPIO_9  pt_row: 56  Fullchip_N: fpga_pad_c[9]
  I  $iopadmap$gpio_i[2]   trans-->  $iopadmap$gpio_i[2]   placed at (48 44 _13)  device: BOOT_PWM0_GPIO_10  pt_row: 57  Fullchip_N: fpga_pad_c[10]
  I  $iopadmap$gpio_i[3]   trans-->  $iopadmap$gpio_i[3]   placed at (48 44 _12)  device: BOOT_PWM1_GPIO_11  pt_row: 58  Fullchip_N: fpga_pad_c[11]
  I  $iopadmap$gpio_i[4]   trans-->  $iopadmap$gpio_i[4]   placed at (1 2 _17)  device: HR_1_0_0P  pt_row: 375  Fullchip_N: g2f_rx_dpa_lock
  I  $iopadmap$gpio_i[5]   trans-->  $iopadmap$gpio_i[5]   placed at (1 3 _23)  device: HR_1_0_0P  pt_row: 389  Fullchip_N: g2f_rx_dvalid_A
  I  $iopadmap$gpio_i[6]   trans-->  $iopadmap$gpio_i[6]   placed at (1 3 _12)  device: HR_1_1_0N  pt_row: 400  Fullchip_N: g2f_rx_dvalid_B
  I  $iopadmap$gpio_i[7]   trans-->  $iopadmap$gpio_i[7]   placed at (1 4 _23)  device: HR_1_2_1P  pt_row: 425  Fullchip_N: g2f_rx_dvalid_A
  I  $iopadmap$gpio_i[8]   trans-->  $iopadmap$gpio_i[8]   placed at (1 4 _12)  device: HR_1_3_1N  pt_row: 436  Fullchip_N: g2f_rx_dvalid_B
  I  $iopadmap$gpio_i[9]   trans-->  $iopadmap$gpio_i[9]   placed at (1 5 _23)  device: HR_1_4_2P  pt_row: 461  Fullchip_N: g2f_rx_dvalid_A
  I  $iopadmap$gpio_i[10]   trans-->  $iopadmap$gpio_i[10]   placed at (1 5 _12)  device: HR_1_5_2N  pt_row: 472  Fullchip_N: g2f_rx_dvalid_B
  I  $iopadmap$gpio_i[11]   trans-->  $iopadmap$gpio_i[11]   placed at (1 6 _23)  device: HR_1_6_3P  pt_row: 497  Fullchip_N: g2f_rx_dvalid_A
  I  $iopadmap$gpio_i[12]   trans-->  $iopadmap$gpio_i[12]   placed at (1 6 _12)  device: HR_1_7_3N  pt_row: 508  Fullchip_N: g2f_rx_dvalid_B
  I  $iopadmap$gpio_i[13]   trans-->  $iopadmap$gpio_i[13]   placed at (1 7 _23)  device: HR_1_8_4P  pt_row: 533  Fullchip_N: g2f_rx_dvalid_A
  I  $iopadmap$gpio_i[14]   trans-->  $iopadmap$gpio_i[14]   placed at (1 7 _12)  device: HR_1_9_4N  pt_row: 544  Fullchip_N: g2f_rx_dvalid_B
  I  $iopadmap$gpio_i[15]   trans-->  $iopadmap$gpio_i[15]   placed at (1 8 _23)  device: HR_1_CC_10_5P  pt_row: 569  Fullchip_N: g2f_rx_dvalid_A
  I  $iopadmap$gpio_i[16]   trans-->  $iopadmap$gpio_i[16]   placed at (1 8 _12)  device: HR_1_CC_11_5N  pt_row: 580  Fullchip_N: g2f_rx_dvalid_B
  I  $iopadmap$gpio_i[17]   trans-->  $iopadmap$gpio_i[17]   placed at (1 9 _23)  device: HR_1_12_6P  pt_row: 605  Fullchip_N: g2f_rx_dvalid_A
  I  $iopadmap$gpio_i[18]   trans-->  $iopadmap$gpio_i[18]   placed at (1 9 _12)  device: HR_1_13_6N  pt_row: 616  Fullchip_N: g2f_rx_dvalid_B
  I  $iopadmap$gpio_i[19]   trans-->  $iopadmap$gpio_i[19]   placed at (1 10 _23)  device: HR_1_14_7P  pt_row: 641  Fullchip_N: g2f_rx_dvalid_A
  I  $iopadmap$gpio_i[20]   trans-->  $iopadmap$gpio_i[20]   placed at (1 10 _12)  device: HR_1_15_7N  pt_row: 652  Fullchip_N: g2f_rx_dvalid_B
  I  $iopadmap$gpio_i[21]   trans-->  $iopadmap$gpio_i[21]   placed at (1 11 _23)  device: HR_1_16_8P  pt_row: 677  Fullchip_N: g2f_rx_dvalid_A
  I  $iopadmap$gpio_i[22]   trans-->  $iopadmap$gpio_i[22]   placed at (1 11 _12)  device: HR_1_17_8N  pt_row: 688  Fullchip_N: g2f_rx_dvalid_B
  I  $iopadmap$gpio_i[23]   trans-->  $iopadmap$gpio_i[23]   placed at (1 12 _23)  device: HR_1_18_9P  pt_row: 713  Fullchip_N: g2f_rx_dvalid_A
  I  $iopadmap$gpio_i[24]   trans-->  $iopadmap$gpio_i[24]   placed at (1 12 _12)  device: HR_1_19_9N  pt_row: 724  Fullchip_N: g2f_rx_dvalid_B
  I  $iopadmap$gpio_i[25]   trans-->  $iopadmap$gpio_i[25]   placed at (1 13 _17)  device: HR_1_20_10P  pt_row: 755  Fullchip_N: g2f_rx_dpa_lock
  I  $iopadmap$gpio_i[26]   trans-->  $iopadmap$gpio_i[26]   placed at (1 14 _23)  device: HR_1_20_10P  pt_row: 769  Fullchip_N: g2f_rx_dvalid_A
  I  $iopadmap$gpio_i[27]   trans-->  $iopadmap$gpio_i[27]   placed at (1 14 _12)  device: HR_1_21_10N  pt_row: 780  Fullchip_N: g2f_rx_dvalid_B
  I  $iopadmap$gpio_i[28]   trans-->  $iopadmap$gpio_i[28]   placed at (1 15 _23)  device: HR_1_22_11P  pt_row: 805  Fullchip_N: g2f_rx_dvalid_A
  I  $iopadmap$gpio_i[29]   trans-->  $iopadmap$gpio_i[29]   placed at (1 15 _12)  device: HR_1_23_11N  pt_row: 816  Fullchip_N: g2f_rx_dvalid_B
  I  $iopadmap$gpio_i[30]   trans-->  $iopadmap$gpio_i[30]   placed at (1 16 _23)  device: HR_1_24_12P  pt_row: 841  Fullchip_N: g2f_rx_dvalid_A
  I  $iopadmap$gpio_i[31]   trans-->  $iopadmap$gpio_i[31]   placed at (1 16 _12)  device: HR_1_25_12N  pt_row: 852  Fullchip_N: g2f_rx_dvalid_B

 ---- outputs(77): ---- 
  O  1'1   trans-->  1'1   placed at (49 44 _71)  device: BOOT_CONFIG_DONE_GPIO_0  pt_row: 15  Fullchip_N: fpga_pad_i[0]  CustomerInternal_BU: SOC_GPIO0_O
  O  main_uart_tx_fifo_readable   trans-->  main_uart_tx_fifo_readable   placed at (49 44 _70)  device: BOOT_CONFIG_ERROR_GPIO_1  pt_row: 16  Fullchip_N: fpga_pad_i[1]  CustomerInternal_BU: SOC_GPIO1_O
  O  $iopadmap$serial_source_data[0]   trans-->  $iopadmap$serial_source_data[0]   placed at (49 44 _69)  device: BOOT_UART_TX_GPIO_2  pt_row: 17  Fullchip_N: fpga_pad_i[2]  CustomerInternal_BU: SOC_GPIO2_O
  O  $iopadmap$serial_source_data[1]   trans-->  $iopadmap$serial_source_data[1]   placed at (49 44 _68)  device: BOOT_UART_RX_GPIO_3  pt_row: 18  Fullchip_N: fpga_pad_i[3]  CustomerInternal_BU: SOC_GPIO3_O
  O  $iopadmap$serial_source_data[2]   trans-->  $iopadmap$serial_source_data[2]   placed at (49 44 _67)  device: BOOT_SPI_CS_GPIO_4  pt_row: 19  Fullchip_N: fpga_pad_i[4]  CustomerInternal_BU: SOC_GPIO4_O
  O  $iopadmap$serial_source_data[3]   trans-->  $iopadmap$serial_source_data[3]   placed at (49 44 _66)  device: BOOT_SPI_MOSI_DQ0_GPIO_5  pt_row: 20  Fullchip_N: fpga_pad_i[5]  CustomerInternal_BU: SOC_GPIO5_O
  O  $iopadmap$serial_source_data[4]   trans-->  $iopadmap$serial_source_data[4]   placed at (49 44 _65)  device: BOOT_SPI_MISO_DQ1_GPIO_6  pt_row: 21  Fullchip_N: fpga_pad_i[6]  CustomerInternal_BU: SOC_GPIO6_O
  O  $iopadmap$serial_source_data[5]   trans-->  $iopadmap$serial_source_data[5]   placed at (49 44 _64)  device: BOOT_SPI_DQ2_GPIO_7  pt_row: 22  Fullchip_N: fpga_pad_i[7]  CustomerInternal_BU: SOC_GPIO7_O
  O  $iopadmap$serial_source_data[6]   trans-->  $iopadmap$serial_source_data[6]   placed at (49 44 _63)  device: BOOT_SPI_DQ3_GPIO_8  pt_row: 23  Fullchip_N: fpga_pad_i[8]  CustomerInternal_BU: SOC_GPIO16_O
  O  $iopadmap$serial_source_data[7]   trans-->  $iopadmap$serial_source_data[7]   placed at (49 44 _62)  device: BOOT_I2C_SDA_GPIO_9  pt_row: 24  Fullchip_N: fpga_pad_i[9]  CustomerInternal_BU: SOC_GPIO17_O
  O  $iopadmap$serial_sink_ready   trans-->  $iopadmap$serial_sink_ready   placed at (49 44 _61)  device: BOOT_PWM0_GPIO_10  pt_row: 25  Fullchip_N: fpga_pad_i[10]  CustomerInternal_BU: SOC_GPIO18_O
  O  main__w_storage[0]   trans-->  main__w_storage[0]   placed at (49 44 _60)  device: BOOT_PWM1_GPIO_11  pt_row: 26  Fullchip_N: fpga_pad_i[11]  CustomerInternal_BU: SOC_GPIO19_O
  O  $iopadmap$i2c0_sda_out   trans-->  $iopadmap$i2c0_sda_out   placed at (49 44 _59)  device: BOOT_PWM2_GPIO_12  pt_row: 27  Fullchip_N: fpga_pad_i[12]  CustomerInternal_BU: SOC_GPIO20_O
  O  main_oe_storage[0]   trans-->  main_oe_storage[0]   placed at (49 44 _58)  device: BOOT_PWM3_GPIO_13  pt_row: 28  Fullchip_N: fpga_pad_i[13]  CustomerInternal_BU: SOC_GPIO21_O
  O  main_oe_storage[1]   trans-->  main_oe_storage[1]   placed at (49 44 _57)  device: BOOT_UART_CTS_GPIO_14  pt_row: 29  Fullchip_N: fpga_pad_i[14]  CustomerInternal_BU: SOC_GPIO22_O
  O  main_oe_storage[2]   trans-->  main_oe_storage[2]   placed at (49 44 _56)  device: BOOT_UART_RTS_GPIO_15  pt_row: 30  Fullchip_N: fpga_pad_i[15]  CustomerInternal_BU: SOC_GPIO23_O
  O  main_oe_storage[3]   trans-->  main_oe_storage[3]   placed at (51 44 _71)  device: BOOT_CONFIG_DONE_GPIO_0  pt_row: 31  Fullchip_N: fpga_pad_oen[0]  CustomerInternal_BU: SOC_GPIO0_O
  O  main_oe_storage[4]   trans-->  main_oe_storage[4]   placed at (51 44 _70)  device: BOOT_CONFIG_ERROR_GPIO_1  pt_row: 32  Fullchip_N: fpga_pad_oen[1]  CustomerInternal_BU: SOC_GPIO1_O
  O  main_oe_storage[5]   trans-->  main_oe_storage[5]   placed at (51 44 _69)  device: BOOT_UART_TX_GPIO_2  pt_row: 33  Fullchip_N: fpga_pad_oen[2]  CustomerInternal_BU: SOC_GPIO2_O
  O  main_oe_storage[6]   trans-->  main_oe_storage[6]   placed at (51 44 _68)  device: BOOT_UART_RX_GPIO_3  pt_row: 34  Fullchip_N: fpga_pad_oen[3]  CustomerInternal_BU: SOC_GPIO3_O
  O  main_oe_storage[7]   trans-->  main_oe_storage[7]   placed at (51 44 _67)  device: BOOT_SPI_CS_GPIO_4  pt_row: 35  Fullchip_N: fpga_pad_oen[4]  CustomerInternal_BU: SOC_GPIO4_O
  O  main_oe_storage[8]   trans-->  main_oe_storage[8]   placed at (51 44 _66)  device: BOOT_SPI_MOSI_DQ0_GPIO_5  pt_row: 36  Fullchip_N: fpga_pad_oen[5]  CustomerInternal_BU: SOC_GPIO5_O
  O  main_oe_storage[9]   trans-->  main_oe_storage[9]   placed at (51 44 _65)  device: BOOT_SPI_MISO_DQ1_GPIO_6  pt_row: 37  Fullchip_N: fpga_pad_oen[6]  CustomerInternal_BU: SOC_GPIO6_O
  O  main_oe_storage[10]   trans-->  main_oe_storage[10]   placed at (51 44 _64)  device: BOOT_SPI_DQ2_GPIO_7  pt_row: 38  Fullchip_N: fpga_pad_oen[7]  CustomerInternal_BU: SOC_GPIO7_O
  O  main_oe_storage[11]   trans-->  main_oe_storage[11]   placed at (51 44 _63)  device: BOOT_SPI_DQ3_GPIO_8  pt_row: 39  Fullchip_N: fpga_pad_oen[8]  CustomerInternal_BU: SOC_GPIO16_O
  O  main_oe_storage[12]   trans-->  main_oe_storage[12]   placed at (51 44 _62)  device: BOOT_I2C_SDA_GPIO_9  pt_row: 40  Fullchip_N: fpga_pad_oen[9]  CustomerInternal_BU: SOC_GPIO17_O
  O  main_oe_storage[13]   trans-->  main_oe_storage[13]   placed at (51 44 _61)  device: BOOT_PWM0_GPIO_10  pt_row: 41  Fullchip_N: fpga_pad_oen[10]  CustomerInternal_BU: SOC_GPIO18_O
  O  main_oe_storage[14]   trans-->  main_oe_storage[14]   placed at (51 44 _60)  device: BOOT_PWM1_GPIO_11  pt_row: 42  Fullchip_N: fpga_pad_oen[11]  CustomerInternal_BU: SOC_GPIO19_O
  O  main_oe_storage[15]   trans-->  main_oe_storage[15]   placed at (1 17 _66)  device: HR_1_26_13P  pt_row: 894  Fullchip_N: f2g_tx_dvalid_A
  O  main_oe_storage[16]   trans-->  main_oe_storage[16]   placed at (1 17 _52)  device: HR_1_27_13N  pt_row: 908  Fullchip_N: f2g_trx_reset_n_B
  O  main_oe_storage[17]   trans-->  main_oe_storage[17]   placed at (1 18 _66)  device: HR_1_CC_28_14P  pt_row: 930  Fullchip_N: f2g_tx_dvalid_A
  O  main_oe_storage[18]   trans-->  main_oe_storage[18]   placed at (1 18 _52)  device: HR_1_CC_29_14N  pt_row: 944  Fullchip_N: f2g_trx_reset_n_B
  O  main_oe_storage[19]   trans-->  main_oe_storage[19]   placed at (1 19 _66)  device: HR_1_30_15P  pt_row: 966  Fullchip_N: f2g_tx_dvalid_A
  O  main_oe_storage[20]   trans-->  main_oe_storage[20]   placed at (1 19 _52)  device: HR_1_31_15N  pt_row: 980  Fullchip_N: f2g_trx_reset_n_B
  O  main_oe_storage[21]   trans-->  main_oe_storage[21]   placed at (1 20 _66)  device: HR_1_32_16P  pt_row: 1002  Fullchip_N: f2g_tx_dvalid_A
  O  main_oe_storage[22]   trans-->  main_oe_storage[22]   placed at (1 20 _52)  device: HR_1_33_16N  pt_row: 1016  Fullchip_N: f2g_trx_reset_n_B
  O  main_oe_storage[23]   trans-->  main_oe_storage[23]   placed at (1 21 _66)  device: HR_1_34_17P  pt_row: 1038  Fullchip_N: f2g_tx_dvalid_A
  O  main_oe_storage[24]   trans-->  main_oe_storage[24]   placed at (1 21 _52)  device: HR_1_35_17N  pt_row: 1052  Fullchip_N: f2g_trx_reset_n_B
  O  main_oe_storage[25]   trans-->  main_oe_storage[25]   placed at (1 22 _66)  device: HR_1_36_18P  pt_row: 1074  Fullchip_N: f2g_tx_dvalid_A
  O  main_oe_storage[26]   trans-->  main_oe_storage[26]   placed at (1 22 _52)  device: HR_1_37_18N  pt_row: 1088  Fullchip_N: f2g_trx_reset_n_B
  O  main_oe_storage[27]   trans-->  main_oe_storage[27]   placed at (1 23 _66)  device: HR_1_38_19P  pt_row: 1110  Fullchip_N: f2g_tx_dvalid_A
  O  main_oe_storage[28]   trans-->  main_oe_storage[28]   placed at (1 23 _52)  device: HR_1_39_19N  pt_row: 1124  Fullchip_N: f2g_trx_reset_n_B
  O  main_oe_storage[29]   trans-->  main_oe_storage[29]   placed at (1 24 _71)  device: HR_2_0_0P  pt_row: 1140  Fullchip_N: f2g_addr[0]
  O  main_oe_storage[30]   trans-->  main_oe_storage[30]   placed at (1 25 _66)  device: HR_2_0_0P  pt_row: 1166  Fullchip_N: f2g_tx_dvalid_A
  O  main_oe_storage[31]   trans-->  main_oe_storage[31]   placed at (1 25 _52)  device: HR_2_1_0N  pt_row: 1180  Fullchip_N: f2g_trx_reset_n_B
  O  main_out_storage[0]   trans-->  main_out_storage[0]   placed at (1 26 _66)  device: HR_2_2_1P  pt_row: 1202  Fullchip_N: f2g_tx_dvalid_A
  O  main_out_storage[1]   trans-->  main_out_storage[1]   placed at (1 26 _52)  device: HR_2_3_1N  pt_row: 1216  Fullchip_N: f2g_trx_reset_n_B
  O  main_out_storage[2]   trans-->  main_out_storage[2]   placed at (1 27 _66)  device: HR_2_4_2P  pt_row: 1238  Fullchip_N: f2g_tx_dvalid_A
  O  main_out_storage[3]   trans-->  main_out_storage[3]   placed at (1 27 _52)  device: HR_2_5_2N  pt_row: 1252  Fullchip_N: f2g_trx_reset_n_B
  O  main_out_storage[4]   trans-->  main_out_storage[4]   placed at (1 28 _66)  device: HR_2_6_3P  pt_row: 1274  Fullchip_N: f2g_tx_dvalid_A
  O  main_out_storage[5]   trans-->  main_out_storage[5]   placed at (1 28 _52)  device: HR_2_7_3N  pt_row: 1288  Fullchip_N: f2g_trx_reset_n_B
  O  main_out_storage[6]   trans-->  main_out_storage[6]   placed at (1 29 _66)  device: HR_2_8_4P  pt_row: 1310  Fullchip_N: f2g_tx_dvalid_A
  O  main_out_storage[7]   trans-->  main_out_storage[7]   placed at (1 29 _52)  device: HR_2_9_4N  pt_row: 1324  Fullchip_N: f2g_trx_reset_n_B
  O  main_out_storage[8]   trans-->  main_out_storage[8]   placed at (1 30 _66)  device: HR_2_CC_10_5P  pt_row: 1346  Fullchip_N: f2g_tx_dvalid_A
  O  main_out_storage[9]   trans-->  main_out_storage[9]   placed at (1 30 _52)  device: HR_2_CC_11_5N  pt_row: 1360  Fullchip_N: f2g_trx_reset_n_B
  O  main_out_storage[10]   trans-->  main_out_storage[10]   placed at (1 31 _66)  device: HR_2_12_6P  pt_row: 1382  Fullchip_N: f2g_tx_dvalid_A
  O  main_out_storage[11]   trans-->  main_out_storage[11]   placed at (1 31 _52)  device: HR_2_13_6N  pt_row: 1396  Fullchip_N: f2g_trx_reset_n_B
  O  main_out_storage[12]   trans-->  main_out_storage[12]   placed at (1 32 _66)  device: HR_2_14_7P  pt_row: 1418  Fullchip_N: f2g_tx_dvalid_A
  O  main_out_storage[13]   trans-->  main_out_storage[13]   placed at (1 32 _52)  device: HR_2_15_7N  pt_row: 1432  Fullchip_N: f2g_trx_reset_n_B
  O  main_out_storage[14]   trans-->  main_out_storage[14]   placed at (1 33 _66)  device: HR_2_16_8P  pt_row: 1454  Fullchip_N: f2g_tx_dvalid_A
  O  main_out_storage[15]   trans-->  main_out_storage[15]   placed at (1 33 _52)  device: HR_2_17_8N  pt_row: 1468  Fullchip_N: f2g_trx_reset_n_B
  O  main_out_storage[16]   trans-->  main_out_storage[16]   placed at (1 34 _66)  device: HR_2_18_9P  pt_row: 1490  Fullchip_N: f2g_tx_dvalid_A
  O  main_out_storage[17]   trans-->  main_out_storage[17]   placed at (1 34 _52)  device: HR_2_19_9N  pt_row: 1504  Fullchip_N: f2g_trx_reset_n_B
  O  main_out_storage[18]   trans-->  main_out_storage[18]   placed at (1 35 _71)  device: HR_2_20_10P  pt_row: 1520  Fullchip_N: f2g_addr[0]
  O  main_out_storage[19]   trans-->  main_out_storage[19]   placed at (1 36 _66)  device: HR_2_20_10P  pt_row: 1546  Fullchip_N: f2g_tx_dvalid_A
  O  main_out_storage[20]   trans-->  main_out_storage[20]   placed at (1 36 _52)  device: HR_2_21_10N  pt_row: 1560  Fullchip_N: f2g_trx_reset_n_B
  O  main_out_storage[21]   trans-->  main_out_storage[21]   placed at (1 37 _66)  device: HR_2_22_11P  pt_row: 1582  Fullchip_N: f2g_tx_dvalid_A
  O  main_out_storage[22]   trans-->  main_out_storage[22]   placed at (1 37 _52)  device: HR_2_23_11N  pt_row: 1596  Fullchip_N: f2g_trx_reset_n_B
  O  main_out_storage[23]   trans-->  main_out_storage[23]   placed at (1 38 _66)  device: HR_2_24_12P  pt_row: 1618  Fullchip_N: f2g_tx_dvalid_A
  O  main_out_storage[24]   trans-->  main_out_storage[24]   placed at (1 38 _52)  device: HR_2_25_12N  pt_row: 1632  Fullchip_N: f2g_trx_reset_n_B
  O  main_out_storage[25]   trans-->  main_out_storage[25]   placed at (1 39 _66)  device: HR_2_26_13P  pt_row: 1654  Fullchip_N: f2g_tx_dvalid_A
  O  main_out_storage[26]   trans-->  main_out_storage[26]   placed at (1 39 _52)  device: HR_2_27_13N  pt_row: 1668  Fullchip_N: f2g_trx_reset_n_B
  O  main_out_storage[27]   trans-->  main_out_storage[27]   placed at (1 40 _66)  device: HR_2_CC_28_14P  pt_row: 1690  Fullchip_N: f2g_tx_dvalid_A
  O  main_out_storage[28]   trans-->  main_out_storage[28]   placed at (1 40 _52)  device: HR_2_CC_29_14N  pt_row: 1704  Fullchip_N: f2g_trx_reset_n_B
  O  main_out_storage[29]   trans-->  main_out_storage[29]   placed at (1 41 _66)  device: HR_2_30_15P  pt_row: 1726  Fullchip_N: f2g_tx_dvalid_A
  O  main_out_storage[30]   trans-->  main_out_storage[30]   placed at (1 41 _52)  device: HR_2_31_15N  pt_row: 1740  Fullchip_N: f2g_trx_reset_n_B
  O  main_out_storage[31]   trans-->  main_out_storage[31]   placed at (1 42 _66)  device: HR_2_32_16P  pt_row: 1762  Fullchip_N: f2g_tx_dvalid_A

 <----- pin_c got 44 inputs and 77 outputs
 <-- pin_c placed 44 inputs and 77 outputs
  min_pt_row= 15  max_pt_row= 1762

ROW-RECORD stats ( numRows= 5270 )
              No_dir : 710
           Input_dir : 1992
          Output_dir : 1320
         HasBoth_dir : 840
      AllEnabled_dir : 408
        #AXI = 0
       #GPIO = 50
  #GBOX_GPIO = 4840
   #inp_colm A2F = 1815
   #out_colm F2A = 3355
======== end pin_c stats.

======== pin_c summary:
    Pin Table csv :  /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/share/raptor/etc/devices/gemini_compact_62x44/Virgo_Pin_Table.csv
        total design inputs: 44   placed design inputs: 44
       total design outputs: 77   placed design outputs: 77
     pin_c output :  i2c_gpio_ip_combined_litex_pin_loc.place
     auto-PCF : TRUE
  pinc_trace verbosity= 3
======== end pin_c summary.

Command: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/share/raptor/etc/devices/gemini_compact_62x44/gemini_vpr.xml /nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/i2c_gpio_ip_combined_litex/run_1/synth_1_1/synthesis/fabric_i2c_gpio_ip_combined_litex_post_synth.eblif --sdc_file /nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/i2c_gpio_ip_combined_litex/run_1/synth_1_1/impl_1_1_1/packing/fabric_i2c_gpio_ip_combined_litex_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report i2c_gpio_ip_combined_litex_post_place_timing.rpt --device castor62x44_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top sim --net_file /nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/i2c_gpio_ip_combined_litex/run_1/synth_1_1/impl_1_1_1/packing/fabric_i2c_gpio_ip_combined_litex_post_synth.net --place_file /nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/i2c_gpio_ip_combined_litex/run_1/synth_1_1/impl_1_1_1/placement/fabric_i2c_gpio_ip_combined_litex_post_synth.place --route_file /nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/i2c_gpio_ip_combined_litex/run_1/synth_1_1/impl_1_1_1/routing/fabric_i2c_gpio_ip_combined_litex_post_synth.route --place --fix_clusters i2c_gpio_ip_combined_litex_pin_loc.place
VPR FPGA Placement and Routing.
Version: 
Revision: 
Compiled: 
Compiler: GNU 11.2.1 on Linux-3.10.0-1160.90.1.el7.x86_64 x86_64
Build Info: Release VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/share/raptor/etc/devices/gemini_compact_62x44/gemini_vpr.xml /nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/i2c_gpio_ip_combined_litex/run_1/synth_1_1/synthesis/fabric_i2c_gpio_ip_combined_litex_post_synth.eblif --sdc_file /nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/i2c_gpio_ip_combined_litex/run_1/synth_1_1/impl_1_1_1/packing/fabric_i2c_gpio_ip_combined_litex_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report i2c_gpio_ip_combined_litex_post_place_timing.rpt --device castor62x44_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top sim --net_file /nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/i2c_gpio_ip_combined_litex/run_1/synth_1_1/impl_1_1_1/packing/fabric_i2c_gpio_ip_combined_litex_post_synth.net --place_file /nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/i2c_gpio_ip_combined_litex/run_1/synth_1_1/impl_1_1_1/placement/fabric_i2c_gpio_ip_combined_litex_post_synth.place --route_file /nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/i2c_gpio_ip_combined_litex/run_1/synth_1_1/impl_1_1_1/routing/fabric_i2c_gpio_ip_combined_litex_post_synth.route --place --fix_clusters i2c_gpio_ip_combined_litex_pin_loc.place

Using up to 1 parallel worker(s)

Architecture file: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/share/raptor/etc/devices/gemini_compact_62x44/gemini_vpr.xml
Circuit name: fabric_i2c_gpio_ip_combined_litex_post_synth

# Loading Architecture Description
Warning 1: Model 'io' input port 'outpad' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 2: Model 'io' output port 'inpad' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 3: Model 'dsp_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 4: Model 'dsp_phy' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 5: Model 'dsp_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 6: Model 'RS_DSP_MULT' input port 'feedback' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 7: Model 'RS_DSP_MULT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 8: Model 'RS_DSP_MULT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 9: Model 'RS_DSP_MULT_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 10: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 11: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 12: Model 'RS_DSP_MULT_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 13: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 14: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 15: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 16: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 17: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 18: Model 'RS_DSP_MULTADD' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 19: Model 'RS_DSP_MULTADD' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 20: Model 'RS_DSP_MULTADD' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 21: Model 'RS_DSP_MULTADD' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 22: Model 'RS_DSP_MULTADD' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 23: Model 'RS_DSP_MULTADD' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 24: Model 'RS_DSP_MULTADD_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 25: Model 'RS_DSP_MULTADD_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 26: Model 'RS_DSP_MULTADD_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 27: Model 'RS_DSP_MULTADD_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 28: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 29: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 30: Model 'RS_DSP_MULTADD_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 31: Model 'RS_DSP_MULTADD_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 32: Model 'RS_DSP_MULTADD_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 33: Model 'RS_DSP_MULTADD_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 34: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 35: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 36: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 37: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 38: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 39: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 40: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 41: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 42: Model 'RS_DSP_MULTACC' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 43: Model 'RS_DSP_MULTACC' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 44: Model 'RS_DSP_MULTACC' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 45: Model 'RS_DSP_MULTACC' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 46: Model 'RS_DSP_MULTACC' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 47: Model 'RS_DSP_MULTACC' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 48: Model 'RS_DSP_MULTACC_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 49: Model 'RS_DSP_MULTACC_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 50: Model 'RS_DSP_MULTACC_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 51: Model 'RS_DSP_MULTACC_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 52: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 53: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 54: Model 'RS_DSP_MULTACC_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 55: Model 'RS_DSP_MULTACC_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 56: Model 'RS_DSP_MULTACC_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 57: Model 'RS_DSP_MULTACC_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 58: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 59: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 60: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 61: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 62: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 63: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 64: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 65: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 66: Model 'bram_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 67: Model 'bram_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 68: Model 'bram_phy' output port 'PL_DATA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 69: Model 'bram_phy' output port 'PL_ADDR_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 70: Model 'bram_phy' output port 'PL_WEN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 71: Model 'bram_phy' output port 'PL_CLK_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 72: Model 'bram_phy' output port 'PL_REN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 73: Model 'bram_phy' output port 'PL_ENA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 74: Model 'bram_phy' output port 'PL_INIT_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
mode 'io[physical]' is defined by user to be disabled in packing
mode 'iopad[default]' is defined by user to be disabled in packing
mode 'fle[physical]' is defined by user to be disabled in packing
mode 'fabric[default]' is defined by user to be disabled in packing
mode 'ff_bypass[default]' is defined by user to be disabled in packing
mode 'dsp_lr[physical]' is defined by user to be disabled in packing
mode 'bram_lr[physical]' is defined by user to be disabled in packing
# Loading Architecture Description took 0.05 seconds (max_rss 27.6 MiB, delta_rss +0.0 MiB)

Timing analysis: ON
Circuit netlist file: /nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/i2c_gpio_ip_combined_litex/run_1/synth_1_1/impl_1_1_1/packing/fabric_i2c_gpio_ip_combined_litex_post_synth.net
Circuit placement file: /nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/i2c_gpio_ip_combined_litex/run_1/synth_1_1/impl_1_1_1/placement/fabric_i2c_gpio_ip_combined_litex_post_synth.place
Circuit routing file: /nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/i2c_gpio_ip_combined_litex/run_1/synth_1_1/impl_1_1_1/routing/fabric_i2c_gpio_ip_combined_litex_post_synth.route
Circuit SDC file: /nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/i2c_gpio_ip_combined_litex/run_1/synth_1_1/impl_1_1_1/packing/fabric_i2c_gpio_ip_combined_litex_openfpga.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: ENABLED
Router: DISABLED
Analysis: DISABLED

VPR was run with the following options:

NetlistOpts.abosrb_buffer_luts            : false
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: true
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: Using constraints file 'i2c_gpio_ip_combined_litex_pin_loc.place'
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 160
PlacerOpts.inner_loop_recompute_divider: 1
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: i2c_gpio_ip_combined_litex_post_place_timing.rpt
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: DIJKSTRA_EXPANSION
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 0.500000

# Building complex block graph
Warning 75: clb[0].sr_in[0] unconnected pin in architecture.
Warning 76: clb[0].sr_out[0] unconnected pin in architecture.
Warning 77: dsp[0].sr_in[0] unconnected pin in architecture.
Warning 78: dsp[0].sr_in[1] unconnected pin in architecture.
Warning 79: dsp[0].sr_in[2] unconnected pin in architecture.
Warning 80: dsp[0].sr_out[0] unconnected pin in architecture.
Warning 81: dsp[0].sr_out[1] unconnected pin in architecture.
Warning 82: dsp[0].sr_out[2] unconnected pin in architecture.
Warning 83: bram[0].sr_in[0] unconnected pin in architecture.
Warning 84: bram[0].sr_in[1] unconnected pin in architecture.
Warning 85: bram[0].sr_in[2] unconnected pin in architecture.
Warning 86: bram[0].sr_in[3] unconnected pin in architecture.
Warning 87: bram[0].sr_in[4] unconnected pin in architecture.
Warning 88: bram[0].sr_in[5] unconnected pin in architecture.
Warning 89: bram[0].plr_i[0] unconnected pin in architecture.
Warning 90: bram[0].plr_i[1] unconnected pin in architecture.
Warning 91: bram[0].plr_i[2] unconnected pin in architecture.
Warning 92: bram[0].plr_i[3] unconnected pin in architecture.
Warning 93: bram[0].plr_i[4] unconnected pin in architecture.
Warning 94: bram[0].plr_i[5] unconnected pin in architecture.
Warning 95: bram[0].plr_i[6] unconnected pin in architecture.
Warning 96: bram[0].plr_i[7] unconnected pin in architecture.
Warning 97: bram[0].plr_i[8] unconnected pin in architecture.
Warning 98: bram[0].plr_i[9] unconnected pin in architecture.
Warning 99: bram[0].plr_i[10] unconnected pin in architecture.
Warning 100: bram[0].plr_i[11] unconnected pin in architecture.
Warning 101: bram[0].plr_i[12] unconnected pin in architecture.
Warning 102: bram[0].plr_i[13] unconnected pin in architecture.
Warning 103: bram[0].plr_i[14] unconnected pin in architecture.
Warning 104: bram[0].plr_i[15] unconnected pin in architecture.
Warning 105: bram[0].plr_i[16] unconnected pin in architecture.
Warning 106: bram[0].plr_i[17] unconnected pin in architecture.
Warning 107: bram[0].plr_i[18] unconnected pin in architecture.
Warning 108: bram[0].plr_i[19] unconnected pin in architecture.
Warning 109: bram[0].plr_i[20] unconnected pin in architecture.
Warning 110: bram[0].plr_i[21] unconnected pin in architecture.
Warning 111: bram[0].plr_i[22] unconnected pin in architecture.
Warning 112: bram[0].plr_i[23] unconnected pin in architecture.
Warning 113: bram[0].plr_i[24] unconnected pin in architecture.
Warning 114: bram[0].plr_i[25] unconnected pin in architecture.
Warning 115: bram[0].plr_i[26] unconnected pin in architecture.
Warning 116: bram[0].plr_i[27] unconnected pin in architecture.
Warning 117: bram[0].plr_i[28] unconnected pin in architecture.
Warning 118: bram[0].plr_i[29] unconnected pin in architecture.
Warning 119: bram[0].plr_i[30] unconnected pin in architecture.
Warning 120: bram[0].plr_i[31] unconnected pin in architecture.
Warning 121: bram[0].plr_i[32] unconnected pin in architecture.
Warning 122: bram[0].plr_i[33] unconnected pin in architecture.
Warning 123: bram[0].plr_i[34] unconnected pin in architecture.
Warning 124: bram[0].plr_i[35] unconnected pin in architecture.
Warning 125: bram[0].sr_out[0] unconnected pin in architecture.
Warning 126: bram[0].sr_out[1] unconnected pin in architecture.
Warning 127: bram[0].sr_out[2] unconnected pin in architecture.
Warning 128: bram[0].sr_out[3] unconnected pin in architecture.
Warning 129: bram[0].sr_out[4] unconnected pin in architecture.
Warning 130: bram[0].sr_out[5] unconnected pin in architecture.
Warning 131: bram[0].plr_o[0] unconnected pin in architecture.
Warning 132: bram[0].plr_o[1] unconnected pin in architecture.
Warning 133: bram[0].plr_o[2] unconnected pin in architecture.
Warning 134: bram[0].plr_o[3] unconnected pin in architecture.
Warning 135: bram[0].plr_o[4] unconnected pin in architecture.
Warning 136: bram[0].plr_o[5] unconnected pin in architecture.
Warning 137: bram[0].plr_o[6] unconnected pin in architecture.
Warning 138: bram[0].plr_o[7] unconnected pin in architecture.
Warning 139: bram[0].plr_o[8] unconnected pin in architecture.
Warning 140: bram[0].plr_o[9] unconnected pin in architecture.
Warning 141: bram[0].plr_o[10] unconnected pin in architecture.
Warning 142: bram[0].plr_o[11] unconnected pin in architecture.
Warning 143: bram[0].plr_o[12] unconnected pin in architecture.
Warning 144: bram[0].plr_o[13] unconnected pin in architecture.
Warning 145: bram[0].plr_o[14] unconnected pin in architecture.
Warning 146: bram[0].plr_o[15] unconnected pin in architecture.
Warning 147: bram[0].plr_o[16] unconnected pin in architecture.
Warning 148: bram[0].plr_o[17] unconnected pin in architecture.
Warning 149: bram[0].plr_o[18] unconnected pin in architecture.
Warning 150: bram[0].plr_o[19] unconnected pin in architecture.
Warning 151: bram[0].plr_o[20] unconnected pin in architecture.
Warning 152: bram[0].plr_o[21] unconnected pin in architecture.
Warning 153: bram[0].plr_o[22] unconnected pin in architecture.
Warning 154: bram[0].plr_o[23] unconnected pin in architecture.
Warning 155: bram[0].plr_o[24] unconnected pin in architecture.
Warning 156: bram[0].plr_o[25] unconnected pin in architecture.
Warning 157: bram[0].plr_o[26] unconnected pin in architecture.
Warning 158: bram[0].plr_o[27] unconnected pin in architecture.
Warning 159: bram[0].plr_o[28] unconnected pin in architecture.
Warning 160: bram[0].plr_o[29] unconnected pin in architecture.
Warning 161: bram[0].plr_o[30] unconnected pin in architecture.
Warning 162: bram[0].plr_o[31] unconnected pin in architecture.
Warning 163: bram[0].plr_o[32] unconnected pin in architecture.
Warning 164: bram[0].plr_o[33] unconnected pin in architecture.
Warning 165: bram[0].plr_o[34] unconnected pin in architecture.
Warning 166: bram[0].plr_o[35] unconnected pin in architecture.
# Building complex block graph took 0.03 seconds (max_rss 27.6 MiB, delta_rss +0.0 MiB)
Circuit file: /nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/i2c_gpio_ip_combined_litex/run_1/synth_1_1/synthesis/fabric_i2c_gpio_ip_combined_litex_post_synth.eblif
# Load circuit
Found constant-zero generator '$false'
Found constant-one generator '$true'
Found constant-zero generator '$undef'
# Load circuit took 0.27 seconds (max_rss 48.9 MiB, delta_rss +21.3 MiB)
# Clean circuit
Inferred    2 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred  308 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 1176
Swept block(s)      : 613
Constant Pins Marked: 310
# Clean circuit took 0.00 seconds (max_rss 48.9 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.02 seconds (max_rss 48.9 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 48.9 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 5593
    .input     :      44
    .output    :     123
    0-LUT      :       3
    6-LUT      :    3111
    RS_TDP36K  :       9
    adder_carry:     383
    dffre      :    1920
  Nets  : 5909
    Avg Fanout:     4.1
    Max Fanout:  2613.0
    Min Fanout:     1.0
  Netlist Clocks: 1
# Build Timing Graph
  Timing Graph Nodes: 29861
  Timing Graph Edges: 48422
  Timing Graph Levels: 134
# Build Timing Graph took 0.05 seconds (max_rss 48.9 MiB, delta_rss +0.0 MiB)
Netlist contains 1 clocks
  Netlist Clock '$auto$clkbufmap.cc:298:execute$283247' Fanout: 1943 pins (6.5%), 1929 blocks (34.5%)
# Load Timing Constraints
Warning 167: set_input_delay command matched but was not applied to primary output 'main_uart_tx_fifo_readable'
Warning 168: set_input_delay command matched but was not applied to primary output 'main__w_storage[0]'
Warning 169: set_input_delay command matched but was not applied to primary output 'main__w_storage[1]'
Warning 170: set_input_delay command matched but was not applied to primary output 'main__w_storage[2]'
Warning 171: set_input_delay command matched but was not applied to primary output 'main_oe_storage[0]'
Warning 172: set_input_delay command matched but was not applied to primary output 'main_oe_storage[1]'
Warning 173: set_input_delay command matched but was not applied to primary output 'main_oe_storage[2]'
Warning 174: set_input_delay command matched but was not applied to primary output 'main_oe_storage[3]'
Warning 175: set_input_delay command matched but was not applied to primary output 'main_oe_storage[4]'
Warning 176: set_input_delay command matched but was not applied to primary output 'main_oe_storage[5]'
Warning 177: set_input_delay command matched but was not applied to primary output 'main_oe_storage[6]'
Warning 178: set_input_delay command matched but was not applied to primary output 'main_oe_storage[7]'
Warning 179: set_input_delay command matched but was not applied to primary output 'main_oe_storage[8]'
Warning 180: set_input_delay command matched but was not applied to primary output 'main_oe_storage[9]'
Warning 181: set_input_delay command matched but was not applied to primary output 'main_oe_storage[10]'
Warning 182: set_input_delay command matched but was not applied to primary output 'main_oe_storage[11]'
Warning 183: set_input_delay command matched but was not applied to primary output 'main_oe_storage[12]'
Warning 184: set_input_delay command matched but was not applied to primary output 'main_oe_storage[13]'
Warning 185: set_input_delay command matched but was not applied to primary output 'main_oe_storage[14]'
Warning 186: set_input_delay command matched but was not applied to primary output 'main_oe_storage[15]'
Warning 187: set_input_delay command matched but was not applied to primary output 'main_oe_storage[16]'
Warning 188: set_input_delay command matched but was not applied to primary output 'main_oe_storage[17]'
Warning 189: set_input_delay command matched but was not applied to primary output 'main_oe_storage[18]'
Warning 190: set_input_delay command matched but was not applied to primary output 'main_oe_storage[19]'
Warning 191: set_input_delay command matched but was not applied to primary output 'main_oe_storage[20]'
Warning 192: set_input_delay command matched but was not applied to primary output 'main_oe_storage[21]'
Warning 193: set_input_delay command matched but was not applied to primary output 'main_oe_storage[22]'
Warning 194: set_input_delay command matched but was not applied to primary output 'main_oe_storage[23]'
Warning 195: set_input_delay command matched but was not applied to primary output 'main_oe_storage[24]'
Warning 196: set_input_delay command matched but was not applied to primary output 'main_oe_storage[25]'
Warning 197: set_input_delay command matched but was not applied to primary output 'main_oe_storage[26]'
Warning 198: set_input_delay command matched but was not applied to primary output 'main_oe_storage[27]'
Warning 199: set_input_delay command matched but was not applied to primary output 'main_oe_storage[28]'
Warning 200: set_input_delay command matched but was not applied to primary output 'main_oe_storage[29]'
Warning 201: set_input_delay command matched but was not applied to primary output 'main_oe_storage[30]'
Warning 202: set_input_delay command matched but was not applied to primary output 'main_oe_storage[31]'
Warning 203: set_input_delay command matched but was not applied to primary output 'main_out_storage[0]'
Warning 204: set_input_delay command matched but was not applied to primary output 'main_out_storage[1]'
Warning 205: set_input_delay command matched but was not applied to primary output 'main_out_storage[2]'
Warning 206: set_input_delay command matched but was not applied to primary output 'main_out_storage[3]'
Warning 207: set_input_delay command matched but was not applied to primary output 'main_out_storage[4]'
Warning 208: set_input_delay command matched but was not applied to primary output 'main_out_storage[5]'
Warning 209: set_input_delay command matched but was not applied to primary output 'main_out_storage[6]'
Warning 210: set_input_delay command matched but was not applied to primary output 'main_out_storage[7]'
Warning 211: set_input_delay command matched but was not applied to primary output 'main_out_storage[8]'
Warning 212: set_input_delay command matched but was not applied to primary output 'main_out_storage[9]'
Warning 213: set_input_delay command matched but was not applied to primary output 'main_out_storage[10]'
Warning 214: set_input_delay command matched but was not applied to primary output 'main_out_storage[11]'
Warning 215: set_input_delay command matched but was not applied to primary output 'main_out_storage[12]'
Warning 216: set_input_delay command matched but was not applied to primary output 'main_out_storage[13]'
Warning 217: set_input_delay command matched but was not applied to primary output 'main_out_storage[14]'
Warning 218: set_input_delay command matched but was not applied to primary output 'main_out_storage[15]'
Warning 219: set_input_delay command matched but was not applied to primary output 'main_out_storage[16]'
Warning 220: set_input_delay command matched but was not applied to primary output 'main_out_storage[17]'
Warning 221: set_input_delay command matched but was not applied to primary output 'main_out_storage[18]'
Warning 222: set_input_delay command matched but was not applied to primary output 'main_out_storage[19]'
Warning 223: set_input_delay command matched but was not applied to primary output 'main_out_storage[20]'
Warning 224: set_input_delay command matched but was not applied to primary output 'main_out_storage[21]'
Warning 225: set_input_delay command matched but was not applied to primary output 'main_out_storage[22]'
Warning 226: set_input_delay command matched but was not applied to primary output 'main_out_storage[23]'
Warning 227: set_input_delay command matched but was not applied to primary output 'main_out_storage[24]'
Warning 228: set_input_delay command matched but was not applied to primary output 'main_out_storage[25]'
Warning 229: set_input_delay command matched but was not applied to primary output 'main_out_storage[26]'
Warning 230: set_input_delay command matched but was not applied to primary output 'main_out_storage[27]'
Warning 231: set_input_delay command matched but was not applied to primary output 'main_out_storage[28]'
Warning 232: set_input_delay command matched but was not applied to primary output 'main_out_storage[29]'
Warning 233: set_input_delay command matched but was not applied to primary output 'main_out_storage[30]'
Warning 234: set_input_delay command matched but was not applied to primary output 'main_out_storage[31]'
Warning 235: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$286455'
Warning 236: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$286456'
Warning 237: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$286457'
Warning 238: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$286458'
Warning 239: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$286459'
Warning 240: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$286460'
Warning 241: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$286461'
Warning 242: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$286462'
Warning 243: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$286463'
Warning 244: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$286464'
Warning 245: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$286465'
Warning 246: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$286466'
Warning 247: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$286467'
Warning 248: set_input_delay command matched but was not applied to primary output '$iopadmap$serial_source_data[0]'
Warning 249: set_input_delay command matched but was not applied to primary output '$iopadmap$serial_source_data[1]'
Warning 250: set_input_delay command matched but was not applied to primary output '$iopadmap$serial_source_data[2]'
Warning 251: set_input_delay command matched but was not applied to primary output '$iopadmap$serial_source_data[3]'
Warning 252: set_input_delay command matched but was not applied to primary output '$iopadmap$serial_source_data[4]'
Warning 253: set_input_delay command matched but was not applied to primary output '$iopadmap$serial_source_data[5]'
Warning 254: set_input_delay command matched but was not applied to primary output '$iopadmap$serial_source_data[6]'
Warning 255: set_input_delay command matched but was not applied to primary output '$iopadmap$serial_source_data[7]'
Warning 256: set_input_delay command matched but was not applied to primary output '$iopadmap$serial_sink_ready'
Warning 257: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$286483'
Warning 258: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$286482'
Warning 259: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$286481'
Warning 260: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$286480'
Warning 261: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$286479'
Warning 262: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$286478'
Warning 263: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$286477'
Warning 264: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$286476'
Warning 265: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$286475'
Warning 266: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$286484'
Warning 267: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$286485'
Warning 268: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$286486'
Warning 269: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$286487'
Warning 270: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$286488'
Warning 271: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$286489'
Warning 272: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$286491'
Warning 273: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$286492'
Warning 274: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$286493'
Warning 275: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$286494'
Warning 276: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$286495'
Warning 277: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$286496'
Warning 278: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$286497'
Warning 279: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$286498'
Warning 280: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$286499'
Warning 281: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$286468'
Warning 282: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$286469'
Warning 283: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$286470'
Warning 284: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$286471'
Warning 285: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$286472'
Warning 286: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$286473'
Warning 287: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$286474'
Warning 288: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$286490'
Warning 289: set_input_delay command matched but was not applied to primary output '$iopadmap$i2c0_sda_out'
Warning 290: set_output_delay command matched but was not applied to primary input '$iopadmap$serial_source_ready'
Warning 291: set_output_delay command matched but was not applied to primary input '$iopadmap$serial_sink_valid'
Warning 292: set_output_delay command matched but was not applied to primary input '$iopadmap$i2c0_sda_in'
Warning 293: set_output_delay command matched but was not applied to primary input '$iopadmap$serial_sink_data[0]'
Warning 294: set_output_delay command matched but was not applied to primary input '$iopadmap$serial_sink_data[1]'
Warning 295: set_output_delay command matched but was not applied to primary input '$iopadmap$serial_sink_data[2]'
Warning 296: set_output_delay command matched but was not applied to primary input '$iopadmap$serial_sink_data[3]'
Warning 297: set_output_delay command matched but was not applied to primary input '$iopadmap$serial_sink_data[4]'
Warning 298: set_output_delay command matched but was not applied to primary input '$iopadmap$serial_sink_data[5]'
Warning 299: set_output_delay command matched but was not applied to primary input '$iopadmap$serial_sink_data[6]'
Warning 300: set_output_delay command matched but was not applied to primary input '$iopadmap$serial_sink_data[7]'
Warning 301: set_output_delay command matched but was not applied to primary input '$auto$clkbufmap.cc:298:execute$283247'
Warning 302: set_output_delay command matched but was not applied to primary input '$iopadmap$gpio_i[0]'
Warning 303: set_output_delay command matched but was not applied to primary input '$iopadmap$gpio_i[1]'
Warning 304: set_output_delay command matched but was not applied to primary input '$iopadmap$gpio_i[2]'
Warning 305: set_output_delay command matched but was not applied to primary input '$iopadmap$gpio_i[3]'
Warning 306: set_output_delay command matched but was not applied to primary input '$iopadmap$gpio_i[4]'
Warning 307: set_output_delay command matched but was not applied to primary input '$iopadmap$gpio_i[5]'
Warning 308: set_output_delay command matched but was not applied to primary input '$iopadmap$gpio_i[6]'
Warning 309: set_output_delay command matched but was not applied to primary input '$iopadmap$gpio_i[7]'
Warning 310: set_output_delay command matched but was not applied to primary input '$iopadmap$gpio_i[8]'
Warning 311: set_output_delay command matched but was not applied to primary input '$iopadmap$gpio_i[9]'
Warning 312: set_output_delay command matched but was not applied to primary input '$iopadmap$gpio_i[10]'
Warning 313: set_output_delay command matched but was not applied to primary input '$iopadmap$gpio_i[11]'
Warning 314: set_output_delay command matched but was not applied to primary input '$iopadmap$gpio_i[12]'
Warning 315: set_output_delay command matched but was not applied to primary input '$iopadmap$gpio_i[13]'
Warning 316: set_output_delay command matched but was not applied to primary input '$iopadmap$gpio_i[14]'
Warning 317: set_output_delay command matched but was not applied to primary input '$iopadmap$gpio_i[15]'
Warning 318: set_output_delay command matched but was not applied to primary input '$iopadmap$gpio_i[16]'
Warning 319: set_output_delay command matched but was not applied to primary input '$iopadmap$gpio_i[17]'
Warning 320: set_output_delay command matched but was not applied to primary input '$iopadmap$gpio_i[18]'
Warning 321: set_output_delay command matched but was not applied to primary input '$iopadmap$gpio_i[19]'
Warning 322: set_output_delay command matched but was not applied to primary input '$iopadmap$gpio_i[20]'
Warning 323: set_output_delay command matched but was not applied to primary input '$iopadmap$gpio_i[21]'
Warning 324: set_output_delay command matched but was not applied to primary input '$iopadmap$gpio_i[22]'
Warning 325: set_output_delay command matched but was not applied to primary input '$iopadmap$gpio_i[23]'
Warning 326: set_output_delay command matched but was not applied to primary input '$iopadmap$gpio_i[24]'
Warning 327: set_output_delay command matched but was not applied to primary input '$iopadmap$gpio_i[25]'
Warning 328: set_output_delay command matched but was not applied to primary input '$iopadmap$gpio_i[26]'
Warning 329: set_output_delay command matched but was not applied to primary input '$iopadmap$gpio_i[27]'
Warning 330: set_output_delay command matched but was not applied to primary input '$iopadmap$gpio_i[28]'
Warning 331: set_output_delay command matched but was not applied to primary input '$iopadmap$gpio_i[29]'
Warning 332: set_output_delay command matched but was not applied to primary input '$iopadmap$gpio_i[30]'
Warning 333: set_output_delay command matched but was not applied to primary input '$iopadmap$gpio_i[31]'

Applied 3 SDC commands from '/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/i2c_gpio_ip_combined_litex/run_1/synth_1_1/impl_1_1_1/packing/fabric_i2c_gpio_ip_combined_litex_openfpga.sdc'
Timing constraints created 1 clocks
  Constrained Clock '$auto$clkbufmap.cc:298:execute$283247' Source: '$auto$clkbufmap.cc:298:execute$283247.inpad[0]'

# Load Timing Constraints took 0.00 seconds (max_rss 48.9 MiB, delta_rss +0.0 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file '/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/i2c_gpio_ip_combined_litex/run_1/synth_1_1/impl_1_1_1/packing/fabric_i2c_gpio_ip_combined_litex_post_synth.net'.
Detected 3 constant generators (to see names run with higher pack verbosity)
Warning 334: Netlist connects net $false to both global and non-global pins.
Warning 335: Netlist connects net $false to both global and non-global pins.
Warning 336: Netlist connects net $false to both global and non-global pins.
Warning 337: Netlist connects net $false to both global and non-global pins.
Warning 338: Netlist connects net $false to both global and non-global pins.
Warning 339: Netlist connects net $false to both global and non-global pins.
Warning 340: Netlist connects net $false to both global and non-global pins.
Warning 341: Netlist connects net $false to both global and non-global pins.
Warning 342: Netlist connects net $false to both global and non-global pins.
Warning 343: Netlist connects net $false to both global and non-global pins.
Warning 344: Netlist connects net $false to both global and non-global pins.
Warning 345: Netlist connects net $false to both global and non-global pins.
Warning 346: Netlist connects net $false to both global and non-global pins.
Warning 347: Netlist connects net $false to both global and non-global pins.
Warning 348: Netlist connects net $false to both global and non-global pins.
Warning 349: Netlist connects net $false to both global and non-global pins.
Warning 350: Netlist connects net $false to both global and non-global pins.
Warning 351: Netlist connects net $false to both global and non-global pins.
Warning 352: Netlist connects net $false to both global and non-global pins.
Warning 353: Netlist connects net $false to both global and non-global pins.
Warning 354: Netlist connects net $false to both global and non-global pins.
Warning 355: Netlist connects net $false to both global and non-global pins.
Warning 356: Netlist connects net $false to both global and non-global pins.
Warning 357: Netlist connects net $false to both global and non-global pins.
Warning 358: Netlist connects net $false to both global and non-global pins.
Warning 359: Netlist connects net $false to both global and non-global pins.
Warning 360: Netlist connects net $false to both global and non-global pins.
Warning 361: Netlist connects net $false to both global and non-global pins.
Warning 362: Netlist connects net $false to both global and non-global pins.
Warning 363: Netlist connects net $false to both global and non-global pins.
Warning 364: Netlist connects net $false to both global and non-global pins.
Warning 365: Netlist connects net $false to both global and non-global pins.
Warning 366: Netlist connects net $false to both global and non-global pins.
Warning 367: Netlist connects net $false to both global and non-global pins.
Warning 368: Netlist connects net $false to both global and non-global pins.
Warning 369: Netlist connects net $false to both global and non-global pins.
Warning 370: Netlist connects net $false to both global and non-global pins.
Warning 371: Netlist connects net $false to both global and non-global pins.
Warning 372: Netlist connects net $false to both global and non-global pins.
Warning 373: Netlist connects net $false to both global and non-global pins.
Warning 374: Netlist connects net $false to both global and non-global pins.
Warning 375: Netlist connects net $false to both global and non-global pins.
Warning 376: Netlist connects net $false to both global and non-global pins.
Warning 377: Netlist connects net $false to both global and non-global pins.
Warning 378: Netlist connects net $false to both global and non-global pins.
Warning 379: Netlist connects net $false to both global and non-global pins.
Warning 380: Netlist connects net $false to both global and non-global pins.
Warning 381: Netlist connects net $false to both global and non-global pins.
Warning 382: Netlist connects net $false to both global and non-global pins.
Warning 383: Netlist connects net $false to both global and non-global pins.
Warning 384: Netlist connects net $false to both global and non-global pins.
Warning 385: Netlist connects net $false to both global and non-global pins.
Warning 386: Netlist connects net $false to both global and non-global pins.
Warning 387: Netlist connects net $false to both global and non-global pins.
Warning 388: Netlist connects net $false to both global and non-global pins.
Warning 389: Netlist connects net $false to both global and non-global pins.
Warning 390: Netlist connects net $false to both global and non-global pins.
Warning 391: Netlist connects net $false to both global and non-global pins.
Warning 392: Netlist connects net $false to both global and non-global pins.
Warning 393: Netlist connects net $false to both global and non-global pins.
Warning 394: Netlist connects net $false to both global and non-global pins.
Warning 395: Netlist connects net $false to both global and non-global pins.
Warning 396: Netlist connects net $false to both global and non-global pins.
Warning 397: Netlist connects net $false to both global and non-global pins.
Warning 398: Netlist connects net $false to both global and non-global pins.
Warning 399: Netlist connects net $false to both global and non-global pins.
Warning 400: Netlist connects net $false to both global and non-global pins.
Warning 401: Netlist connects net $false to both global and non-global pins.
Warning 402: Netlist connects net $false to both global and non-global pins.
Warning 403: Netlist connects net $false to both global and non-global pins.
Warning 404: Netlist connects net $false to both global and non-global pins.
Warning 405: Netlist connects net $false to both global and non-global pins.
Warning 406: Netlist connects net $false to both global and non-global pins.
Warning 407: Netlist connects net $false to both global and non-global pins.
Warning 408: Netlist connects net $false to both global and non-global pins.
Warning 409: Netlist connects net $false to both global and non-global pins.
Warning 410: Netlist connects net $false to both global and non-global pins.
Warning 411: Netlist connects net $false to both global and non-global pins.
Warning 412: Netlist connects net $false to both global and non-global pins.
Warning 413: Netlist connects net $false to both global and non-global pins.
Warning 414: Netlist connects net $false to both global and non-global pins.
Warning 415: Netlist connects net $false to both global and non-global pins.
Warning 416: Netlist connects net $undef to both global and non-global pins.
Warning 417: Netlist connects net $undef to both global and non-global pins.
Warning 418: Netlist connects net $undef to both global and non-global pins.
Warning 419: Netlist connects net $undef to both global and non-global pins.
Warning 420: Netlist connects net $undef to both global and non-global pins.
Warning 421: Netlist connects net $undef to both global and non-global pins.
Warning 422: Netlist connects net $undef to both global and non-global pins.
Warning 423: Netlist connects net $undef to both global and non-global pins.
Warning 424: Netlist connects net $undef to both global and non-global pins.
Warning 425: Netlist connects net $undef to both global and non-global pins.
Warning 426: Netlist connects net $undef to both global and non-global pins.
Warning 427: Netlist connects net $undef to both global and non-global pins.
Warning 428: Netlist connects net $undef to both global and non-global pins.
Warning 429: Netlist connects net $undef to both global and non-global pins.
Warning 430: Netlist connects net $undef to both global and non-global pins.
Warning 431: Netlist connects net $undef to both global and non-global pins.
Warning 432: Netlist connects net $undef to both global and non-global pins.
Warning 433: Netlist connects net $undef to both global and non-global pins.
Warning 434: Netlist connects net $undef to both global and non-global pins.
Warning 435: Netlist connects net $undef to both global and non-global pins.
Warning 436: Netlist connects net $undef to both global and non-global pins.
Warning 437: Netlist connects net $undef to both global and non-global pins.
Warning 438: Netlist connects net $undef to both global and non-global pins.
Warning 439: Netlist connects net $undef to both global and non-global pins.
Warning 440: Netlist connects net $undef to both global and non-global pins.
Warning 441: Netlist connects net $undef to both global and non-global pins.
Warning 442: Netlist connects net $undef to both global and non-global pins.
Warning 443: Netlist connects net $undef to both global and non-global pins.
Warning 444: Netlist connects net $undef to both global and non-global pins.
Warning 445: Netlist connects net $undef to both global and non-global pins.
Warning 446: Netlist connects net $undef to both global and non-global pins.
Warning 447: Netlist connects net $undef to both global and non-global pins.
Warning 448: Netlist connects net $undef to both global and non-global pins.
Warning 449: Netlist connects net $undef to both global and non-global pins.
Warning 450: Netlist connects net $undef to both global and non-global pins.
Warning 451: Netlist connects net $undef to both global and non-global pins.
Warning 452: Netlist connects net $undef to both global and non-global pins.
Warning 453: Netlist connects net $undef to both global and non-global pins.
Warning 454: Netlist connects net $undef to both global and non-global pins.
Warning 455: Netlist connects net $undef to both global and non-global pins.
Warning 456: Netlist connects net $undef to both global and non-global pins.
Warning 457: Netlist connects net $undef to both global and non-global pins.
Warning 458: Netlist connects net $undef to both global and non-global pins.
Warning 459: Netlist connects net $undef to both global and non-global pins.
Warning 460: Netlist connects net $undef to both global and non-global pins.
Warning 461: Netlist connects net $undef to both global and non-global pins.
Warning 462: Netlist connects net $undef to both global and non-global pins.
Warning 463: Netlist connects net $undef to both global and non-global pins.
Warning 464: Netlist connects net $undef to both global and non-global pins.
Warning 465: Netlist connects net $undef to both global and non-global pins.
Warning 466: Netlist connects net $undef to both global and non-global pins.
Warning 467: Netlist connects net $undef to both global and non-global pins.
Warning 468: Netlist connects net $undef to both global and non-global pins.
Warning 469: Netlist connects net $undef to both global and non-global pins.
Warning 470: Netlist connects net $undef to both global and non-global pins.
Warning 471: Netlist connects net $undef to both global and non-global pins.
Warning 472: Netlist connects net $undef to both global and non-global pins.
Warning 473: Netlist connects net $undef to both global and non-global pins.
Warning 474: Netlist connects net $undef to both global and non-global pins.
Warning 475: Netlist connects net $undef to both global and non-global pins.
Warning 476: Netlist connects net $undef to both global and non-global pins.
Warning 477: Netlist connects net $undef to both global and non-global pins.
Warning 478: Netlist connects net $undef to both global and non-global pins.
Warning 479: Netlist connects net $undef to both global and non-global pins.
Warning 480: Netlist connects net $undef to both global and non-global pins.
Warning 481: Netlist connects net $undef to both global and non-global pins.
Warning 482: Netlist connects net $undef to both global and non-global pins.
Warning 483: Netlist connects net $undef to both global and non-global pins.
Warning 484: Netlist connects net $undef to both global and non-global pins.
Warning 485: Netlist connects net $undef to both global and non-global pins.
Finished loading packed FPGA netlist file (took 0.666592 seconds).
# Load packing took 0.72 seconds (max_rss 118.4 MiB, delta_rss +69.4 MiB)
Warning 486: Netlist contains 154 global net to non-global architecture pin connections
Warning 487: Logic block #382 ($undef) has only 1 output pin '$undef.O0[1]'. It may be a constant generator.
Cluster level netlist and block usage statistics
Netlist num_nets: 3139
Netlist num_blocks: 550
Netlist EMPTY blocks: 0.
Netlist io blocks: 167.
Netlist clb blocks: 374.
Netlist dsp blocks: 0.
Netlist bram blocks: 9.
Netlist inputs pins: 44
Netlist output pins: 123

Pb types usage...
  io               : 167
   io_output       : 123
    outpad         : 123
   io_input        : 44
    inpad          : 44
  clb              : 374
   clb_lr          : 374
    fle            : 2978
     fast6         : 729
      lut6         : 729
       lut         : 729
     ble6          : 328
      lut6         : 328
       lut         : 328
      ff           : 328
       DFFRE       : 328
     ble5          : 2380
      lut5         : 1818
       lut         : 1818
      ff           : 1592
       DFFRE       : 1592
     adder         : 383
      lut5         : 239
       lut         : 239
      adder_carry  : 383
  bram             : 9
   bram_lr         : 9
    mem_36K        : 9

# Create Device
## Build Device Grid
FPGA sized to 64 x 46: 2944 grid tiles (castor62x44_heterogeneous)

Resource usage...
	Netlist
		167	blocks of type: io
	Architecture
		4320	blocks of type: io_top
		3168	blocks of type: io_right
		4320	blocks of type: io_bottom
		3168	blocks of type: io_left
	Netlist
		374	blocks of type: clb
	Architecture
		2184	blocks of type: clb
	Netlist
		0	blocks of type: dsp
	Architecture
		56	blocks of type: dsp
	Netlist
		9	blocks of type: bram
	Architecture
		56	blocks of type: bram

Device Utilization: 0.14 (target 1.00)
	Physical Tile io_top:
	Block Utilization: 0.04 Logical Block: io
	Physical Tile io_right:
	Block Utilization: 0.05 Logical Block: io
	Physical Tile io_bottom:
	Block Utilization: 0.04 Logical Block: io
	Physical Tile io_left:
	Block Utilization: 0.05 Logical Block: io
	Physical Tile clb:
	Block Utilization: 0.17 Logical Block: clb
	Physical Tile dsp:
	Block Utilization: 0.00 Logical Block: dsp
	Physical Tile bram:
	Block Utilization: 0.16 Logical Block: bram

## Build Device Grid took 0.00 seconds (max_rss 125.5 MiB, delta_rss +0.0 MiB)
Warning 488: Tileable routing resource graph does not support clock modeling yet! Related options are ignored...
## Build tileable routing resource graph
X-direction routing channel width is 160
Y-direction routing channel width is 160
Warning 489: Sized nonsensical R=0 transistor to minimum width
Warning 490: Sized nonsensical R=0 transistor to minimum width
Warning 491: Sized nonsensical R=0 transistor to minimum width
Warning 492: Sized nonsensical R=0 transistor to minimum width
## Build tileable routing resource graph took 13.12 seconds (max_rss 520.2 MiB, delta_rss +394.7 MiB)
  RR Graph Nodes: 1365608
  RR Graph Edges: 6033268
# Create Device took 13.60 seconds (max_rss 520.2 MiB, delta_rss +394.7 MiB)

# Computing router lookahead map
## Computing wire lookahead
## Computing wire lookahead took 31.40 seconds (max_rss 520.2 MiB, delta_rss +0.0 MiB)
## Computing src/opin lookahead
Warning 493: Found no more sample locations for SOURCE in io_top
Warning 494: Found no more sample locations for OPIN in io_top
Warning 495: Found no more sample locations for SOURCE in io_right
Warning 496: Found no more sample locations for OPIN in io_right
Warning 497: Found no more sample locations for SOURCE in io_bottom
Warning 498: Found no more sample locations for OPIN in io_bottom
Warning 499: Found no more sample locations for SOURCE in io_left
Warning 500: Found no more sample locations for OPIN in io_left
Warning 501: Found no more sample locations for SOURCE in clb
Warning 502: Found no more sample locations for OPIN in clb
Warning 503: Found no more sample locations for SOURCE in dsp
Warning 504: Found no more sample locations for SOURCE in bram
## Computing src/opin lookahead took 0.08 seconds (max_rss 520.2 MiB, delta_rss +0.0 MiB)
# Computing router lookahead map took 31.47 seconds (max_rss 520.2 MiB, delta_rss +0.0 MiB)
# Computing placement delta delay look-up
RR graph channel widths unchanged, skipping RR graph rebuild
## Computing delta delays
Warning 505: Unable to route between blocks at (1,1) and (1,45) to characterize delay (setting to inf)
Warning 506: Unable to route between blocks at (1,1) and (2,45) to characterize delay (setting to inf)
Warning 507: Unable to route between blocks at (1,1) and (3,45) to characterize delay (setting to inf)
Warning 508: Unable to route between blocks at (1,1) and (4,45) to characterize delay (setting to inf)
Warning 509: Unable to route between blocks at (1,1) and (5,45) to characterize delay (setting to inf)
Warning 510: Unable to route between blocks at (1,1) and (6,45) to characterize delay (setting to inf)
Warning 511: Unable to route between blocks at (1,1) and (7,45) to characterize delay (setting to inf)
Warning 512: Unable to route between blocks at (1,1) and (8,45) to characterize delay (setting to inf)
Warning 513: Unable to route between blocks at (1,1) and (9,45) to characterize delay (setting to inf)
Warning 514: Unable to route between blocks at (1,1) and (10,45) to characterize delay (setting to inf)
Warning 515: Unable to route between blocks at (1,1) and (11,45) to characterize delay (setting to inf)
Warning 516: Unable to route between blocks at (1,1) and (12,45) to characterize delay (setting to inf)
Warning 517: Unable to route between blocks at (1,1) and (13,45) to characterize delay (setting to inf)
Warning 518: Unable to route between blocks at (1,1) and (14,45) to characterize delay (setting to inf)
Warning 519: Unable to route between blocks at (1,1) and (15,45) to characterize delay (setting to inf)
Warning 520: Unable to route between blocks at (1,1) and (16,45) to characterize delay (setting to inf)
Warning 521: Unable to route between blocks at (1,1) and (17,45) to characterize delay (setting to inf)
Warning 522: Unable to route between blocks at (1,1) and (18,45) to characterize delay (setting to inf)
Warning 523: Unable to route between blocks at (1,1) and (19,45) to characterize delay (setting to inf)
Warning 524: Unable to route between blocks at (1,1) and (20,45) to characterize delay (setting to inf)
Warning 525: Unable to route between blocks at (1,1) and (21,45) to characterize delay (setting to inf)
Warning 526: Unable to route between blocks at (1,1) and (22,45) to characterize delay (setting to inf)
Warning 527: Unable to route between blocks at (1,1) and (23,45) to characterize delay (setting to inf)
Warning 528: Unable to route between blocks at (1,1) and (24,45) to characterize delay (setting to inf)
Warning 529: Unable to route between blocks at (1,1) and (25,45) to characterize delay (setting to inf)
Warning 530: Unable to route between blocks at (1,1) and (26,45) to characterize delay (setting to inf)
Warning 531: Unable to route between blocks at (1,1) and (27,45) to characterize delay (setting to inf)
Warning 532: Unable to route between blocks at (1,1) and (28,45) to characterize delay (setting to inf)
Warning 533: Unable to route between blocks at (1,1) and (29,45) to characterize delay (setting to inf)
Warning 534: Unable to route between blocks at (1,1) and (30,45) to characterize delay (setting to inf)
Warning 535: Unable to route between blocks at (1,1) and (31,45) to characterize delay (setting to inf)
Warning 536: Unable to route between blocks at (1,1) and (32,45) to characterize delay (setting to inf)
Warning 537: Unable to route between blocks at (1,1) and (33,45) to characterize delay (setting to inf)
Warning 538: Unable to route between blocks at (1,1) and (34,45) to characterize delay (setting to inf)
Warning 539: Unable to route between blocks at (1,1) and (35,45) to characterize delay (setting to inf)
Warning 540: Unable to route between blocks at (1,1) and (36,45) to characterize delay (setting to inf)
Warning 541: Unable to route between blocks at (1,1) and (37,45) to characterize delay (setting to inf)
Warning 542: Unable to route between blocks at (1,1) and (38,45) to characterize delay (setting to inf)
Warning 543: Unable to route between blocks at (1,1) and (39,45) to characterize delay (setting to inf)
Warning 544: Unable to route between blocks at (1,1) and (40,45) to characterize delay (setting to inf)
Warning 545: Unable to route between blocks at (1,1) and (41,45) to characterize delay (setting to inf)
Warning 546: Unable to route between blocks at (1,1) and (42,45) to characterize delay (setting to inf)
Warning 547: Unable to route between blocks at (1,1) and (43,45) to characterize delay (setting to inf)
Warning 548: Unable to route between blocks at (1,1) and (44,45) to characterize delay (setting to inf)
Warning 549: Unable to route between blocks at (1,1) and (45,45) to characterize delay (setting to inf)
Warning 550: Unable to route between blocks at (1,1) and (46,45) to characterize delay (setting to inf)
Warning 551: Unable to route between blocks at (1,1) and (47,45) to characterize delay (setting to inf)
Warning 552: Unable to route between blocks at (1,1) and (48,45) to characterize delay (setting to inf)
Warning 553: Unable to route between blocks at (1,1) and (49,45) to characterize delay (setting to inf)
Warning 554: Unable to route between blocks at (1,1) and (50,45) to characterize delay (setting to inf)
Warning 555: Unable to route between blocks at (1,1) and (51,45) to characterize delay (setting to inf)
Warning 556: Unable to route between blocks at (1,1) and (52,45) to characterize delay (setting to inf)
Warning 557: Unable to route between blocks at (1,1) and (53,45) to characterize delay (setting to inf)
Warning 558: Unable to route between blocks at (1,1) and (54,45) to characterize delay (setting to inf)
Warning 559: Unable to route between blocks at (1,1) and (55,45) to characterize delay (setting to inf)
Warning 560: Unable to route between blocks at (1,1) and (56,45) to characterize delay (setting to inf)
Warning 561: Unable to route between blocks at (1,1) and (57,45) to characterize delay (setting to inf)
Warning 562: Unable to route between blocks at (1,1) and (58,45) to characterize delay (setting to inf)
Warning 563: Unable to route between blocks at (1,1) and (59,45) to characterize delay (setting to inf)
Warning 564: Unable to route between blocks at (1,1) and (60,45) to characterize delay (setting to inf)
Warning 565: Unable to route between blocks at (1,1) and (61,45) to characterize delay (setting to inf)
Warning 566: Unable to route between blocks at (1,1) and (62,45) to characterize delay (setting to inf)
Warning 567: Unable to route between blocks at (1,1) and (63,1) to characterize delay (setting to inf)
Warning 568: Unable to route between blocks at (1,1) and (63,2) to characterize delay (setting to inf)
Warning 569: Unable to route between blocks at (1,1) and (63,3) to characterize delay (setting to inf)
Warning 570: Unable to route between blocks at (1,1) and (63,4) to characterize delay (setting to inf)
Warning 571: Unable to route between blocks at (1,1) and (63,5) to characterize delay (setting to inf)
Warning 572: Unable to route between blocks at (1,1) and (63,6) to characterize delay (setting to inf)
Warning 573: Unable to route between blocks at (1,1) and (63,7) to characterize delay (setting to inf)
Warning 574: Unable to route between blocks at (1,1) and (63,8) to characterize delay (setting to inf)
Warning 575: Unable to route between blocks at (1,1) and (63,9) to characterize delay (setting to inf)
Warning 576: Unable to route between blocks at (1,1) and (63,10) to characterize delay (setting to inf)
Warning 577: Unable to route between blocks at (1,1) and (63,11) to characterize delay (setting to inf)
Warning 578: Unable to route between blocks at (1,1) and (63,12) to characterize delay (setting to inf)
Warning 579: Unable to route between blocks at (1,1) and (63,13) to characterize delay (setting to inf)
Warning 580: Unable to route between blocks at (1,1) and (63,14) to characterize delay (setting to inf)
Warning 581: Unable to route between blocks at (1,1) and (63,15) to characterize delay (setting to inf)
Warning 582: Unable to route between blocks at (1,1) and (63,16) to characterize delay (setting to inf)
Warning 583: Unable to route between blocks at (1,1) and (63,17) to characterize delay (setting to inf)
Warning 584: Unable to route between blocks at (1,1) and (63,18) to characterize delay (setting to inf)
Warning 585: Unable to route between blocks at (1,1) and (63,19) to characterize delay (setting to inf)
Warning 586: Unable to route between blocks at (1,1) and (63,20) to characterize delay (setting to inf)
Warning 587: Unable to route between blocks at (1,1) and (63,21) to characterize delay (setting to inf)
Warning 588: Unable to route between blocks at (1,1) and (63,22) to characterize delay (setting to inf)
Warning 589: Unable to route between blocks at (1,1) and (63,23) to characterize delay (setting to inf)
Warning 590: Unable to route between blocks at (1,1) and (63,24) to characterize delay (setting to inf)
Warning 591: Unable to route between blocks at (1,1) and (63,25) to characterize delay (setting to inf)
Warning 592: Unable to route between blocks at (1,1) and (63,26) to characterize delay (setting to inf)
Warning 593: Unable to route between blocks at (1,1) and (63,27) to characterize delay (setting to inf)
Warning 594: Unable to route between blocks at (1,1) and (63,28) to characterize delay (setting to inf)
Warning 595: Unable to route between blocks at (1,1) and (63,29) to characterize delay (setting to inf)
Warning 596: Unable to route between blocks at (1,1) and (63,30) to characterize delay (setting to inf)
Warning 597: Unable to route between blocks at (1,1) and (63,31) to characterize delay (setting to inf)
Warning 598: Unable to route between blocks at (1,1) and (63,32) to characterize delay (setting to inf)
Warning 599: Unable to route between blocks at (1,1) and (63,33) to characterize delay (setting to inf)
Warning 600: Unable to route between blocks at (1,1) and (63,34) to characterize delay (setting to inf)
Warning 601: Unable to route between blocks at (1,1) and (63,35) to characterize delay (setting to inf)
Warning 602: Unable to route between blocks at (1,1) and (63,36) to characterize delay (setting to inf)
Warning 603: Unable to route between blocks at (1,1) and (63,37) to characterize delay (setting to inf)
Warning 604: Unable to route between blocks at (1,1) and (63,38) to characterize delay (setting to inf)
Warning 605: Unable to route between blocks at (1,1) and (63,39) to characterize delay (setting to inf)
Warning 606: Unable to route between blocks at (1,1) and (63,40) to characterize delay (setting to inf)
Warning 607: Unable to route between blocks at (1,1) and (63,41) to characterize delay (setting to inf)
Warning 608: Unable to route between blocks at (1,1) and (63,42) to characterize delay (setting to inf)
Warning 609: Unable to route between blocks at (1,1) and (63,43) to characterize delay (setting to inf)
Warning 610: Unable to route between blocks at (1,1) and (63,44) to characterize delay (setting to inf)
Warning 611: Unable to route between blocks at (1,1) and (63,45) to characterize delay (setting to inf)
Warning 612: Unable to route between blocks at (4,4) and (4,45) to characterize delay (setting to inf)
Warning 613: Unable to route between blocks at (4,4) and (5,45) to characterize delay (setting to inf)
Warning 614: Unable to route between blocks at (4,4) and (6,45) to characterize delay (setting to inf)
Warning 615: Unable to route between blocks at (4,4) and (7,45) to characterize delay (setting to inf)
Warning 616: Unable to route between blocks at (4,4) and (8,45) to characterize delay (setting to inf)
Warning 617: Unable to route between blocks at (4,4) and (9,45) to characterize delay (setting to inf)
Warning 618: Unable to route between blocks at (4,4) and (10,45) to characterize delay (setting to inf)
Warning 619: Unable to route between blocks at (4,4) and (11,45) to characterize delay (setting to inf)
Warning 620: Unable to route between blocks at (4,4) and (12,45) to characterize delay (setting to inf)
Warning 621: Unable to route between blocks at (4,4) and (13,45) to characterize delay (setting to inf)
Warning 622: Unable to route between blocks at (4,4) and (14,45) to characterize delay (setting to inf)
Warning 623: Unable to route between blocks at (4,4) and (15,45) to characterize delay (setting to inf)
Warning 624: Unable to route between blocks at (4,4) and (16,45) to characterize delay (setting to inf)
Warning 625: Unable to route between blocks at (4,4) and (17,45) to characterize delay (setting to inf)
Warning 626: Unable to route between blocks at (4,4) and (18,45) to characterize delay (setting to inf)
Warning 627: Unable to route between blocks at (4,4) and (19,45) to characterize delay (setting to inf)
Warning 628: Unable to route between blocks at (4,4) and (20,45) to characterize delay (setting to inf)
Warning 629: Unable to route between blocks at (4,4) and (21,45) to characterize delay (setting to inf)
Warning 630: Unable to route between blocks at (4,4) and (22,45) to characterize delay (setting to inf)
Warning 631: Unable to route between blocks at (4,4) and (23,45) to characterize delay (setting to inf)
Warning 632: Unable to route between blocks at (4,4) and (24,45) to characterize delay (setting to inf)
Warning 633: Unable to route between blocks at (4,4) and (25,45) to characterize delay (setting to inf)
Warning 634: Unable to route between blocks at (4,4) and (26,45) to characterize delay (setting to inf)
Warning 635: Unable to route between blocks at (4,4) and (27,45) to characterize delay (setting to inf)
Warning 636: Unable to route between blocks at (4,4) and (28,45) to characterize delay (setting to inf)
Warning 637: Unable to route between blocks at (4,4) and (29,45) to characterize delay (setting to inf)
Warning 638: Unable to route between blocks at (4,4) and (30,45) to characterize delay (setting to inf)
Warning 639: Unable to route between blocks at (4,4) and (31,45) to characterize delay (setting to inf)
Warning 640: Unable to route between blocks at (4,4) and (32,45) to characterize delay (setting to inf)
Warning 641: Unable to route between blocks at (4,4) and (33,45) to characterize delay (setting to inf)
Warning 642: Unable to route between blocks at (4,4) and (34,45) to characterize delay (setting to inf)
Warning 643: Unable to route between blocks at (4,4) and (35,45) to characterize delay (setting to inf)
Warning 644: Unable to route between blocks at (4,4) and (36,45) to characterize delay (setting to inf)
Warning 645: Unable to route between blocks at (4,4) and (37,45) to characterize delay (setting to inf)
Warning 646: Unable to route between blocks at (4,4) and (38,45) to characterize delay (setting to inf)
Warning 647: Unable to route between blocks at (4,4) and (39,45) to characterize delay (setting to inf)
Warning 648: Unable to route between blocks at (4,4) and (40,45) to characterize delay (setting to inf)
Warning 649: Unable to route between blocks at (4,4) and (41,45) to characterize delay (setting to inf)
Warning 650: Unable to route between blocks at (4,4) and (42,45) to characterize delay (setting to inf)
Warning 651: Unable to route between blocks at (4,4) and (43,45) to characterize delay (setting to inf)
Warning 652: Unable to route between blocks at (4,4) and (44,45) to characterize delay (setting to inf)
Warning 653: Unable to route between blocks at (4,4) and (45,45) to characterize delay (setting to inf)
Warning 654: Unable to route between blocks at (4,4) and (46,45) to characterize delay (setting to inf)
Warning 655: Unable to route between blocks at (4,4) and (47,45) to characterize delay (setting to inf)
Warning 656: Unable to route between blocks at (4,4) and (48,45) to characterize delay (setting to inf)
Warning 657: Unable to route between blocks at (4,4) and (49,45) to characterize delay (setting to inf)
Warning 658: Unable to route between blocks at (4,4) and (50,45) to characterize delay (setting to inf)
Warning 659: Unable to route between blocks at (4,4) and (51,45) to characterize delay (setting to inf)
Warning 660: Unable to route between blocks at (4,4) and (52,45) to characterize delay (setting to inf)
Warning 661: Unable to route between blocks at (4,4) and (53,45) to characterize delay (setting to inf)
Warning 662: Unable to route between blocks at (4,4) and (54,45) to characterize delay (setting to inf)
Warning 663: Unable to route between blocks at (4,4) and (55,45) to characterize delay (setting to inf)
Warning 664: Unable to route between blocks at (4,4) and (56,45) to characterize delay (setting to inf)
Warning 665: Unable to route between blocks at (4,4) and (57,45) to characterize delay (setting to inf)
Warning 666: Unable to route between blocks at (4,4) and (58,45) to characterize delay (setting to inf)
Warning 667: Unable to route between blocks at (4,4) and (59,45) to characterize delay (setting to inf)
Warning 668: Unable to route between blocks at (4,4) and (60,45) to characterize delay (setting to inf)
Warning 669: Unable to route between blocks at (4,4) and (61,45) to characterize delay (setting to inf)
Warning 670: Unable to route between blocks at (4,4) and (62,45) to characterize delay (setting to inf)
Warning 671: Unable to route between blocks at (4,4) and (63,4) to characterize delay (setting to inf)
Warning 672: Unable to route between blocks at (4,4) and (63,5) to characterize delay (setting to inf)
Warning 673: Unable to route between blocks at (4,4) and (63,6) to characterize delay (setting to inf)
Warning 674: Unable to route between blocks at (4,4) and (63,7) to characterize delay (setting to inf)
Warning 675: Unable to route between blocks at (4,4) and (63,8) to characterize delay (setting to inf)
Warning 676: Unable to route between blocks at (4,4) and (63,9) to characterize delay (setting to inf)
Warning 677: Unable to route between blocks at (4,4) and (63,10) to characterize delay (setting to inf)
Warning 678: Unable to route between blocks at (4,4) and (63,11) to characterize delay (setting to inf)
Warning 679: Unable to route between blocks at (4,4) and (63,12) to characterize delay (setting to inf)
Warning 680: Unable to route between blocks at (4,4) and (63,13) to characterize delay (setting to inf)
Warning 681: Unable to route between blocks at (4,4) and (63,14) to characterize delay (setting to inf)
Warning 682: Unable to route between blocks at (4,4) and (63,15) to characterize delay (setting to inf)
Warning 683: Unable to route between blocks at (4,4) and (63,16) to characterize delay (setting to inf)
Warning 684: Unable to route between blocks at (4,4) and (63,17) to characterize delay (setting to inf)
Warning 685: Unable to route between blocks at (4,4) and (63,18) to characterize delay (setting to inf)
Warning 686: Unable to route between blocks at (4,4) and (63,19) to characterize delay (setting to inf)
Warning 687: Unable to route between blocks at (4,4) and (63,20) to characterize delay (setting to inf)
Warning 688: Unable to route between blocks at (4,4) and (63,21) to characterize delay (setting to inf)
Warning 689: Unable to route between blocks at (4,4) and (63,22) to characterize delay (setting to inf)
Warning 690: Unable to route between blocks at (4,4) and (63,23) to characterize delay (setting to inf)
Warning 691: Unable to route between blocks at (4,4) and (63,24) to characterize delay (setting to inf)
Warning 692: Unable to route between blocks at (4,4) and (63,25) to characterize delay (setting to inf)
Warning 693: Unable to route between blocks at (4,4) and (63,26) to characterize delay (setting to inf)
Warning 694: Unable to route between blocks at (4,4) and (63,27) to characterize delay (setting to inf)
Warning 695: Unable to route between blocks at (4,4) and (63,28) to characterize delay (setting to inf)
Warning 696: Unable to route between blocks at (4,4) and (63,29) to characterize delay (setting to inf)
Warning 697: Unable to route between blocks at (4,4) and (63,30) to characterize delay (setting to inf)
Warning 698: Unable to route between blocks at (4,4) and (63,31) to characterize delay (setting to inf)
Warning 699: Unable to route between blocks at (4,4) and (63,32) to characterize delay (setting to inf)
Warning 700: Unable to route between blocks at (4,4) and (63,33) to characterize delay (setting to inf)
Warning 701: Unable to route between blocks at (4,4) and (63,34) to characterize delay (setting to inf)
Warning 702: Unable to route between blocks at (4,4) and (63,35) to characterize delay (setting to inf)
Warning 703: Unable to route between blocks at (4,4) and (63,36) to characterize delay (setting to inf)
Warning 704: Unable to route between blocks at (4,4) and (63,37) to characterize delay (setting to inf)
Warning 705: Unable to route between blocks at (4,4) and (63,38) to characterize delay (setting to inf)
Warning 706: Unable to route between blocks at (4,4) and (63,39) to characterize delay (setting to inf)
Warning 707: Unable to route between blocks at (4,4) and (63,40) to characterize delay (setting to inf)
Warning 708: Unable to route between blocks at (4,4) and (63,41) to characterize delay (setting to inf)
Warning 709: Unable to route between blocks at (4,4) and (63,42) to characterize delay (setting to inf)
Warning 710: Unable to route between blocks at (4,4) and (63,43) to characterize delay (setting to inf)
Warning 711: Unable to route between blocks at (4,4) and (63,44) to characterize delay (setting to inf)
Warning 712: Unable to route between blocks at (4,4) and (63,45) to characterize delay (setting to inf)
Warning 713: Unable to route between blocks at (60,42) and (0,0) to characterize delay (setting to inf)
Warning 714: Unable to route between blocks at (60,42) and (0,1) to characterize delay (setting to inf)
Warning 715: Unable to route between blocks at (60,42) and (0,2) to characterize delay (setting to inf)
Warning 716: Unable to route between blocks at (60,42) and (0,3) to characterize delay (setting to inf)
Warning 717: Unable to route between blocks at (60,42) and (0,4) to characterize delay (setting to inf)
Warning 718: Unable to route between blocks at (60,42) and (0,5) to characterize delay (setting to inf)
Warning 719: Unable to route between blocks at (60,42) and (0,6) to characterize delay (setting to inf)
Warning 720: Unable to route between blocks at (60,42) and (0,7) to characterize delay (setting to inf)
Warning 721: Unable to route between blocks at (60,42) and (0,8) to characterize delay (setting to inf)
Warning 722: Unable to route between blocks at (60,42) and (0,9) to characterize delay (setting to inf)
Warning 723: Unable to route between blocks at (60,42) and (0,10) to characterize delay (setting to inf)
Warning 724: Unable to route between blocks at (60,42) and (0,11) to characterize delay (setting to inf)
Warning 725: Unable to route between blocks at (60,42) and (0,12) to characterize delay (setting to inf)
Warning 726: Unable to route between blocks at (60,42) and (0,13) to characterize delay (setting to inf)
Warning 727: Unable to route between blocks at (60,42) and (0,14) to characterize delay (setting to inf)
Warning 728: Unable to route between blocks at (60,42) and (0,15) to characterize delay (setting to inf)
Warning 729: Unable to route between blocks at (60,42) and (0,16) to characterize delay (setting to inf)
Warning 730: Unable to route between blocks at (60,42) and (0,17) to characterize delay (setting to inf)
Warning 731: Unable to route between blocks at (60,42) and (0,18) to characterize delay (setting to inf)
Warning 732: Unable to route between blocks at (60,42) and (0,19) to characterize delay (setting to inf)
Warning 733: Unable to route between blocks at (60,42) and (0,20) to characterize delay (setting to inf)
Warning 734: Unable to route between blocks at (60,42) and (0,21) to characterize delay (setting to inf)
Warning 735: Unable to route between blocks at (60,42) and (0,22) to characterize delay (setting to inf)
Warning 736: Unable to route between blocks at (60,42) and (0,23) to characterize delay (setting to inf)
Warning 737: Unable to route between blocks at (60,42) and (0,24) to characterize delay (setting to inf)
Warning 738: Unable to route between blocks at (60,42) and (0,25) to characterize delay (setting to inf)
Warning 739: Unable to route between blocks at (60,42) and (0,26) to characterize delay (setting to inf)
Warning 740: Unable to route between blocks at (60,42) and (0,27) to characterize delay (setting to inf)
Warning 741: Unable to route between blocks at (60,42) and (0,28) to characterize delay (setting to inf)
Warning 742: Unable to route between blocks at (60,42) and (0,29) to characterize delay (setting to inf)
Warning 743: Unable to route between blocks at (60,42) and (0,30) to characterize delay (setting to inf)
Warning 744: Unable to route between blocks at (60,42) and (0,31) to characterize delay (setting to inf)
Warning 745: Unable to route between blocks at (60,42) and (0,32) to characterize delay (setting to inf)
Warning 746: Unable to route between blocks at (60,42) and (0,33) to characterize delay (setting to inf)
Warning 747: Unable to route between blocks at (60,42) and (0,34) to characterize delay (setting to inf)
Warning 748: Unable to route between blocks at (60,42) and (0,35) to characterize delay (setting to inf)
Warning 749: Unable to route between blocks at (60,42) and (0,36) to characterize delay (setting to inf)
Warning 750: Unable to route between blocks at (60,42) and (0,37) to characterize delay (setting to inf)
Warning 751: Unable to route between blocks at (60,42) and (0,38) to characterize delay (setting to inf)
Warning 752: Unable to route between blocks at (60,42) and (0,39) to characterize delay (setting to inf)
Warning 753: Unable to route between blocks at (60,42) and (0,40) to characterize delay (setting to inf)
Warning 754: Unable to route between blocks at (60,42) and (0,41) to characterize delay (setting to inf)
Warning 755: Unable to route between blocks at (60,42) and (0,42) to characterize delay (setting to inf)
Warning 756: Unable to route between blocks at (60,42) and (1,0) to characterize delay (setting to inf)
Warning 757: Unable to route between blocks at (60,42) and (2,0) to characterize delay (setting to inf)
Warning 758: Unable to route between blocks at (60,42) and (3,0) to characterize delay (setting to inf)
Warning 759: Unable to route between blocks at (60,42) and (4,0) to characterize delay (setting to inf)
Warning 760: Unable to route between blocks at (60,42) and (5,0) to characterize delay (setting to inf)
Warning 761: Unable to route between blocks at (60,42) and (6,0) to characterize delay (setting to inf)
Warning 762: Unable to route between blocks at (60,42) and (7,0) to characterize delay (setting to inf)
Warning 763: Unable to route between blocks at (60,42) and (8,0) to characterize delay (setting to inf)
Warning 764: Unable to route between blocks at (60,42) and (9,0) to characterize delay (setting to inf)
Warning 765: Unable to route between blocks at (60,42) and (10,0) to characterize delay (setting to inf)
Warning 766: Unable to route between blocks at (60,42) and (11,0) to characterize delay (setting to inf)
Warning 767: Unable to route between blocks at (60,42) and (12,0) to characterize delay (setting to inf)
Warning 768: Unable to route between blocks at (60,42) and (13,0) to characterize delay (setting to inf)
Warning 769: Unable to route between blocks at (60,42) and (14,0) to characterize delay (setting to inf)
Warning 770: Unable to route between blocks at (60,42) and (15,0) to characterize delay (setting to inf)
Warning 771: Unable to route between blocks at (60,42) and (16,0) to characterize delay (setting to inf)
Warning 772: Unable to route between blocks at (60,42) and (17,0) to characterize delay (setting to inf)
Warning 773: Unable to route between blocks at (60,42) and (18,0) to characterize delay (setting to inf)
Warning 774: Unable to route between blocks at (60,42) and (19,0) to characterize delay (setting to inf)
Warning 775: Unable to route between blocks at (60,42) and (20,0) to characterize delay (setting to inf)
Warning 776: Unable to route between blocks at (60,42) and (21,0) to characterize delay (setting to inf)
Warning 777: Unable to route between blocks at (60,42) and (22,0) to characterize delay (setting to inf)
Warning 778: Unable to route between blocks at (60,42) and (23,0) to characterize delay (setting to inf)
Warning 779: Unable to route between blocks at (60,42) and (24,0) to characterize delay (setting to inf)
Warning 780: Unable to route between blocks at (60,42) and (25,0) to characterize delay (setting to inf)
Warning 781: Unable to route between blocks at (60,42) and (26,0) to characterize delay (setting to inf)
Warning 782: Unable to route between blocks at (60,42) and (27,0) to characterize delay (setting to inf)
Warning 783: Unable to route between blocks at (60,42) and (28,0) to characterize delay (setting to inf)
Warning 784: Unable to route between blocks at (60,42) and (29,0) to characterize delay (setting to inf)
Warning 785: Unable to route between blocks at (60,42) and (30,0) to characterize delay (setting to inf)
Warning 786: Unable to route between blocks at (60,42) and (31,0) to characterize delay (setting to inf)
Warning 787: Unable to route between blocks at (60,42) and (32,0) to characterize delay (setting to inf)
Warning 788: Unable to route between blocks at (60,42) and (33,0) to characterize delay (setting to inf)
Warning 789: Unable to route between blocks at (60,42) and (34,0) to characterize delay (setting to inf)
Warning 790: Unable to route between blocks at (60,42) and (35,0) to characterize delay (setting to inf)
Warning 791: Unable to route between blocks at (60,42) and (36,0) to characterize delay (setting to inf)
Warning 792: Unable to route between blocks at (60,42) and (37,0) to characterize delay (setting to inf)
Warning 793: Unable to route between blocks at (60,42) and (38,0) to characterize delay (setting to inf)
Warning 794: Unable to route between blocks at (60,42) and (39,0) to characterize delay (setting to inf)
Warning 795: Unable to route between blocks at (60,42) and (40,0) to characterize delay (setting to inf)
Warning 796: Unable to route between blocks at (60,42) and (41,0) to characterize delay (setting to inf)
Warning 797: Unable to route between blocks at (60,42) and (42,0) to characterize delay (setting to inf)
Warning 798: Unable to route between blocks at (60,42) and (43,0) to characterize delay (setting to inf)
Warning 799: Unable to route between blocks at (60,42) and (44,0) to characterize delay (setting to inf)
Warning 800: Unable to route between blocks at (60,42) and (45,0) to characterize delay (setting to inf)
Warning 801: Unable to route between blocks at (60,42) and (46,0) to characterize delay (setting to inf)
Warning 802: Unable to route between blocks at (60,42) and (47,0) to characterize delay (setting to inf)
Warning 803: Unable to route between blocks at (60,42) and (48,0) to characterize delay (setting to inf)
Warning 804: Unable to route between blocks at (60,42) and (49,0) to characterize delay (setting to inf)
Warning 805: Unable to route between blocks at (60,42) and (50,0) to characterize delay (setting to inf)
Warning 806: Unable to route between blocks at (60,42) and (51,0) to characterize delay (setting to inf)
Warning 807: Unable to route between blocks at (60,42) and (52,0) to characterize delay (setting to inf)
Warning 808: Unable to route between blocks at (60,42) and (53,0) to characterize delay (setting to inf)
Warning 809: Unable to route between blocks at (60,42) and (54,0) to characterize delay (setting to inf)
Warning 810: Unable to route between blocks at (60,42) and (55,0) to characterize delay (setting to inf)
Warning 811: Unable to route between blocks at (60,42) and (56,0) to characterize delay (setting to inf)
Warning 812: Unable to route between blocks at (60,42) and (57,0) to characterize delay (setting to inf)
Warning 813: Unable to route between blocks at (60,42) and (58,0) to characterize delay (setting to inf)
Warning 814: Unable to route between blocks at (60,42) and (59,0) to characterize delay (setting to inf)
Warning 815: Unable to route between blocks at (60,42) and (60,0) to characterize delay (setting to inf)
Warning 816: Unable to route between blocks at (60,4) and (0,4) to characterize delay (setting to inf)
Warning 817: Unable to route between blocks at (60,4) and (0,5) to characterize delay (setting to inf)
Warning 818: Unable to route between blocks at (60,4) and (0,6) to characterize delay (setting to inf)
Warning 819: Unable to route between blocks at (60,4) and (0,7) to characterize delay (setting to inf)
Warning 820: Unable to route between blocks at (60,4) and (0,8) to characterize delay (setting to inf)
Warning 821: Unable to route between blocks at (60,4) and (0,9) to characterize delay (setting to inf)
Warning 822: Unable to route between blocks at (60,4) and (0,10) to characterize delay (setting to inf)
Warning 823: Unable to route between blocks at (60,4) and (0,11) to characterize delay (setting to inf)
Warning 824: Unable to route between blocks at (60,4) and (0,12) to characterize delay (setting to inf)
Warning 825: Unable to route between blocks at (60,4) and (0,13) to characterize delay (setting to inf)
Warning 826: Unable to route between blocks at (60,4) and (0,14) to characterize delay (setting to inf)
Warning 827: Unable to route between blocks at (60,4) and (0,15) to characterize delay (setting to inf)
Warning 828: Unable to route between blocks at (60,4) and (0,16) to characterize delay (setting to inf)
Warning 829: Unable to route between blocks at (60,4) and (0,17) to characterize delay (setting to inf)
Warning 830: Unable to route between blocks at (60,4) and (0,18) to characterize delay (setting to inf)
Warning 831: Unable to route between blocks at (60,4) and (0,19) to characterize delay (setting to inf)
Warning 832: Unable to route between blocks at (60,4) and (0,20) to characterize delay (setting to inf)
Warning 833: Unable to route between blocks at (60,4) and (0,21) to characterize delay (setting to inf)
Warning 834: Unable to route between blocks at (60,4) and (0,22) to characterize delay (setting to inf)
Warning 835: Unable to route between blocks at (60,4) and (0,23) to characterize delay (setting to inf)
Warning 836: Unable to route between blocks at (60,4) and (0,24) to characterize delay (setting to inf)
Warning 837: Unable to route between blocks at (60,4) and (0,25) to characterize delay (setting to inf)
Warning 838: Unable to route between blocks at (60,4) and (0,26) to characterize delay (setting to inf)
Warning 839: Unable to route between blocks at (60,4) and (0,27) to characterize delay (setting to inf)
Warning 840: Unable to route between blocks at (60,4) and (0,28) to characterize delay (setting to inf)
Warning 841: Unable to route between blocks at (60,4) and (0,29) to characterize delay (setting to inf)
Warning 842: Unable to route between blocks at (60,4) and (0,30) to characterize delay (setting to inf)
Warning 843: Unable to route between blocks at (60,4) and (0,31) to characterize delay (setting to inf)
Warning 844: Unable to route between blocks at (60,4) and (0,32) to characterize delay (setting to inf)
Warning 845: Unable to route between blocks at (60,4) and (0,33) to characterize delay (setting to inf)
Warning 846: Unable to route between blocks at (60,4) and (0,34) to characterize delay (setting to inf)
Warning 847: Unable to route between blocks at (60,4) and (0,35) to characterize delay (setting to inf)
Warning 848: Unable to route between blocks at (60,4) and (0,36) to characterize delay (setting to inf)
Warning 849: Unable to route between blocks at (60,4) and (0,37) to characterize delay (setting to inf)
Warning 850: Unable to route between blocks at (60,4) and (0,38) to characterize delay (setting to inf)
Warning 851: Unable to route between blocks at (60,4) and (0,39) to characterize delay (setting to inf)
Warning 852: Unable to route between blocks at (60,4) and (0,40) to characterize delay (setting to inf)
Warning 853: Unable to route between blocks at (60,4) and (0,41) to characterize delay (setting to inf)
Warning 854: Unable to route between blocks at (60,4) and (0,42) to characterize delay (setting to inf)
Warning 855: Unable to route between blocks at (60,4) and (0,43) to characterize delay (setting to inf)
Warning 856: Unable to route between blocks at (60,4) and (0,44) to characterize delay (setting to inf)
Warning 857: Unable to route between blocks at (60,4) and (0,45) to characterize delay (setting to inf)
Warning 858: Unable to route between blocks at (60,4) and (1,45) to characterize delay (setting to inf)
Warning 859: Unable to route between blocks at (60,4) and (2,45) to characterize delay (setting to inf)
Warning 860: Unable to route between blocks at (60,4) and (3,45) to characterize delay (setting to inf)
Warning 861: Unable to route between blocks at (60,4) and (4,45) to characterize delay (setting to inf)
Warning 862: Unable to route between blocks at (60,4) and (5,45) to characterize delay (setting to inf)
Warning 863: Unable to route between blocks at (60,4) and (6,45) to characterize delay (setting to inf)
Warning 864: Unable to route between blocks at (60,4) and (7,45) to characterize delay (setting to inf)
Warning 865: Unable to route between blocks at (60,4) and (8,45) to characterize delay (setting to inf)
Warning 866: Unable to route between blocks at (60,4) and (9,45) to characterize delay (setting to inf)
Warning 867: Unable to route between blocks at (60,4) and (10,45) to characterize delay (setting to inf)
Warning 868: Unable to route between blocks at (60,4) and (11,45) to characterize delay (setting to inf)
Warning 869: Unable to route between blocks at (60,4) and (12,45) to characterize delay (setting to inf)
Warning 870: Unable to route between blocks at (60,4) and (13,45) to characterize delay (setting to inf)
Warning 871: Unable to route between blocks at (60,4) and (14,45) to characterize delay (setting to inf)
Warning 872: Unable to route between blocks at (60,4) and (15,45) to characterize delay (setting to inf)
Warning 873: Unable to route between blocks at (60,4) and (16,45) to characterize delay (setting to inf)
Warning 874: Unable to route between blocks at (60,4) and (17,45) to characterize delay (setting to inf)
Warning 875: Unable to route between blocks at (60,4) and (18,45) to characterize delay (setting to inf)
Warning 876: Unable to route between blocks at (60,4) and (19,45) to characterize delay (setting to inf)
Warning 877: Unable to route between blocks at (60,4) and (20,45) to characterize delay (setting to inf)
Warning 878: Unable to route between blocks at (60,4) and (21,45) to characterize delay (setting to inf)
Warning 879: Unable to route between blocks at (60,4) and (22,45) to characterize delay (setting to inf)
Warning 880: Unable to route between blocks at (60,4) and (23,45) to characterize delay (setting to inf)
Warning 881: Unable to route between blocks at (60,4) and (24,45) to characterize delay (setting to inf)
Warning 882: Unable to route between blocks at (60,4) and (25,45) to characterize delay (setting to inf)
Warning 883: Unable to route between blocks at (60,4) and (26,45) to characterize delay (setting to inf)
Warning 884: Unable to route between blocks at (60,4) and (27,45) to characterize delay (setting to inf)
Warning 885: Unable to route between blocks at (60,4) and (28,45) to characterize delay (setting to inf)
Warning 886: Unable to route between blocks at (60,4) and (29,45) to characterize delay (setting to inf)
Warning 887: Unable to route between blocks at (60,4) and (30,45) to characterize delay (setting to inf)
Warning 888: Unable to route between blocks at (60,4) and (31,45) to characterize delay (setting to inf)
Warning 889: Unable to route between blocks at (60,4) and (32,45) to characterize delay (setting to inf)
Warning 890: Unable to route between blocks at (60,4) and (33,45) to characterize delay (setting to inf)
Warning 891: Unable to route between blocks at (60,4) and (34,45) to characterize delay (setting to inf)
Warning 892: Unable to route between blocks at (60,4) and (35,45) to characterize delay (setting to inf)
Warning 893: Unable to route between blocks at (60,4) and (36,45) to characterize delay (setting to inf)
Warning 894: Unable to route between blocks at (60,4) and (37,45) to characterize delay (setting to inf)
Warning 895: Unable to route between blocks at (60,4) and (38,45) to characterize delay (setting to inf)
Warning 896: Unable to route between blocks at (60,4) and (39,45) to characterize delay (setting to inf)
Warning 897: Unable to route between blocks at (60,4) and (40,45) to characterize delay (setting to inf)
Warning 898: Unable to route between blocks at (60,4) and (41,45) to characterize delay (setting to inf)
Warning 899: Unable to route between blocks at (60,4) and (42,45) to characterize delay (setting to inf)
Warning 900: Unable to route between blocks at (60,4) and (43,45) to characterize delay (setting to inf)
Warning 901: Unable to route between blocks at (60,4) and (44,45) to characterize delay (setting to inf)
Warning 902: Unable to route between blocks at (60,4) and (45,45) to characterize delay (setting to inf)
Warning 903: Unable to route between blocks at (60,4) and (46,45) to characterize delay (setting to inf)
Warning 904: Unable to route between blocks at (60,4) and (47,45) to characterize delay (setting to inf)
Warning 905: Unable to route between blocks at (60,4) and (48,45) to characterize delay (setting to inf)
Warning 906: Unable to route between blocks at (60,4) and (49,45) to characterize delay (setting to inf)
Warning 907: Unable to route between blocks at (60,4) and (50,45) to characterize delay (setting to inf)
Warning 908: Unable to route between blocks at (60,4) and (51,45) to characterize delay (setting to inf)
Warning 909: Unable to route between blocks at (60,4) and (52,45) to characterize delay (setting to inf)
Warning 910: Unable to route between blocks at (60,4) and (53,45) to characterize delay (setting to inf)
Warning 911: Unable to route between blocks at (60,4) and (54,45) to characterize delay (setting to inf)
Warning 912: Unable to route between blocks at (60,4) and (55,45) to characterize delay (setting to inf)
Warning 913: Unable to route between blocks at (60,4) and (56,45) to characterize delay (setting to inf)
Warning 914: Unable to route between blocks at (60,4) and (57,45) to characterize delay (setting to inf)
Warning 915: Unable to route between blocks at (60,4) and (58,45) to characterize delay (setting to inf)
Warning 916: Unable to route between blocks at (60,4) and (59,45) to characterize delay (setting to inf)
Warning 917: Unable to route between blocks at (60,4) and (60,45) to characterize delay (setting to inf)
Warning 918: Unable to route between blocks at (4,42) and (4,0) to characterize delay (setting to inf)
Warning 919: Unable to route between blocks at (4,42) and (5,0) to characterize delay (setting to inf)
Warning 920: Unable to route between blocks at (4,42) and (6,0) to characterize delay (setting to inf)
Warning 921: Unable to route between blocks at (4,42) and (7,0) to characterize delay (setting to inf)
Warning 922: Unable to route between blocks at (4,42) and (8,0) to characterize delay (setting to inf)
Warning 923: Unable to route between blocks at (4,42) and (9,0) to characterize delay (setting to inf)
Warning 924: Unable to route between blocks at (4,42) and (10,0) to characterize delay (setting to inf)
Warning 925: Unable to route between blocks at (4,42) and (11,0) to characterize delay (setting to inf)
Warning 926: Unable to route between blocks at (4,42) and (12,0) to characterize delay (setting to inf)
Warning 927: Unable to route between blocks at (4,42) and (13,0) to characterize delay (setting to inf)
Warning 928: Unable to route between blocks at (4,42) and (14,0) to characterize delay (setting to inf)
Warning 929: Unable to route between blocks at (4,42) and (15,0) to characterize delay (setting to inf)
Warning 930: Unable to route between blocks at (4,42) and (16,0) to characterize delay (setting to inf)
Warning 931: Unable to route between blocks at (4,42) and (17,0) to characterize delay (setting to inf)
Warning 932: Unable to route between blocks at (4,42) and (18,0) to characterize delay (setting to inf)
Warning 933: Unable to route between blocks at (4,42) and (19,0) to characterize delay (setting to inf)
Warning 934: Unable to route between blocks at (4,42) and (20,0) to characterize delay (setting to inf)
Warning 935: Unable to route between blocks at (4,42) and (21,0) to characterize delay (setting to inf)
Warning 936: Unable to route between blocks at (4,42) and (22,0) to characterize delay (setting to inf)
Warning 937: Unable to route between blocks at (4,42) and (23,0) to characterize delay (setting to inf)
Warning 938: Unable to route between blocks at (4,42) and (24,0) to characterize delay (setting to inf)
Warning 939: Unable to route between blocks at (4,42) and (25,0) to characterize delay (setting to inf)
Warning 940: Unable to route between blocks at (4,42) and (26,0) to characterize delay (setting to inf)
Warning 941: Unable to route between blocks at (4,42) and (27,0) to characterize delay (setting to inf)
Warning 942: Unable to route between blocks at (4,42) and (28,0) to characterize delay (setting to inf)
Warning 943: Unable to route between blocks at (4,42) and (29,0) to characterize delay (setting to inf)
Warning 944: Unable to route between blocks at (4,42) and (30,0) to characterize delay (setting to inf)
Warning 945: Unable to route between blocks at (4,42) and (31,0) to characterize delay (setting to inf)
Warning 946: Unable to route between blocks at (4,42) and (32,0) to characterize delay (setting to inf)
Warning 947: Unable to route between blocks at (4,42) and (33,0) to characterize delay (setting to inf)
Warning 948: Unable to route between blocks at (4,42) and (34,0) to characterize delay (setting to inf)
Warning 949: Unable to route between blocks at (4,42) and (35,0) to characterize delay (setting to inf)
Warning 950: Unable to route between blocks at (4,42) and (36,0) to characterize delay (setting to inf)
Warning 951: Unable to route between blocks at (4,42) and (37,0) to characterize delay (setting to inf)
Warning 952: Unable to route between blocks at (4,42) and (38,0) to characterize delay (setting to inf)
Warning 953: Unable to route between blocks at (4,42) and (39,0) to characterize delay (setting to inf)
Warning 954: Unable to route between blocks at (4,42) and (40,0) to characterize delay (setting to inf)
Warning 955: Unable to route between blocks at (4,42) and (41,0) to characterize delay (setting to inf)
Warning 956: Unable to route between blocks at (4,42) and (42,0) to characterize delay (setting to inf)
Warning 957: Unable to route between blocks at (4,42) and (43,0) to characterize delay (setting to inf)
Warning 958: Unable to route between blocks at (4,42) and (44,0) to characterize delay (setting to inf)
Warning 959: Unable to route between blocks at (4,42) and (45,0) to characterize delay (setting to inf)
Warning 960: Unable to route between blocks at (4,42) and (46,0) to characterize delay (setting to inf)
Warning 961: Unable to route between blocks at (4,42) and (47,0) to characterize delay (setting to inf)
Warning 962: Unable to route between blocks at (4,42) and (48,0) to characterize delay (setting to inf)
Warning 963: Unable to route between blocks at (4,42) and (49,0) to characterize delay (setting to inf)
Warning 964: Unable to route between blocks at (4,42) and (50,0) to characterize delay (setting to inf)
Warning 965: Unable to route between blocks at (4,42) and (51,0) to characterize delay (setting to inf)
Warning 966: Unable to route between blocks at (4,42) and (52,0) to characterize delay (setting to inf)
Warning 967: Unable to route between blocks at (4,42) and (53,0) to characterize delay (setting to inf)
Warning 968: Unable to route between blocks at (4,42) and (54,0) to characterize delay (setting to inf)
Warning 969: Unable to route between blocks at (4,42) and (55,0) to characterize delay (setting to inf)
Warning 970: Unable to route between blocks at (4,42) and (56,0) to characterize delay (setting to inf)
Warning 971: Unable to route between blocks at (4,42) and (57,0) to characterize delay (setting to inf)
Warning 972: Unable to route between blocks at (4,42) and (58,0) to characterize delay (setting to inf)
Warning 973: Unable to route between blocks at (4,42) and (59,0) to characterize delay (setting to inf)
Warning 974: Unable to route between blocks at (4,42) and (60,0) to characterize delay (setting to inf)
Warning 975: Unable to route between blocks at (4,42) and (61,0) to characterize delay (setting to inf)
Warning 976: Unable to route between blocks at (4,42) and (62,0) to characterize delay (setting to inf)
Warning 977: Unable to route between blocks at (4,42) and (63,0) to characterize delay (setting to inf)
Warning 978: Unable to route between blocks at (4,42) and (63,1) to characterize delay (setting to inf)
Warning 979: Unable to route between blocks at (4,42) and (63,2) to characterize delay (setting to inf)
Warning 980: Unable to route between blocks at (4,42) and (63,3) to characterize delay (setting to inf)
Warning 981: Unable to route between blocks at (4,42) and (63,4) to characterize delay (setting to inf)
Warning 982: Unable to route between blocks at (4,42) and (63,5) to characterize delay (setting to inf)
Warning 983: Unable to route between blocks at (4,42) and (63,6) to characterize delay (setting to inf)
Warning 984: Unable to route between blocks at (4,42) and (63,7) to characterize delay (setting to inf)
Warning 985: Unable to route between blocks at (4,42) and (63,8) to characterize delay (setting to inf)
Warning 986: Unable to route between blocks at (4,42) and (63,9) to characterize delay (setting to inf)
Warning 987: Unable to route between blocks at (4,42) and (63,10) to characterize delay (setting to inf)
Warning 988: Unable to route between blocks at (4,42) and (63,11) to characterize delay (setting to inf)
Warning 989: Unable to route between blocks at (4,42) and (63,12) to characterize delay (setting to inf)
Warning 990: Unable to route between blocks at (4,42) and (63,13) to characterize delay (setting to inf)
Warning 991: Unable to route between blocks at (4,42) and (63,14) to characterize delay (setting to inf)
Warning 992: Unable to route between blocks at (4,42) and (63,15) to characterize delay (setting to inf)
Warning 993: Unable to route between blocks at (4,42) and (63,16) to characterize delay (setting to inf)
Warning 994: Unable to route between blocks at (4,42) and (63,17) to characterize delay (setting to inf)
Warning 995: Unable to route between blocks at (4,42) and (63,18) to characterize delay (setting to inf)
Warning 996: Unable to route between blocks at (4,42) and (63,19) to characterize delay (setting to inf)
Warning 997: Unable to route between blocks at (4,42) and (63,20) to characterize delay (setting to inf)
Warning 998: Unable to route between blocks at (4,42) and (63,21) to characterize delay (setting to inf)
Warning 999: Unable to route between blocks at (4,42) and (63,22) to characterize delay (setting to inf)
Warning 1000: Unable to route between blocks at (4,42) and (63,23) to characterize delay (setting to inf)
Warning 1001: Unable to route between blocks at (4,42) and (63,24) to characterize delay (setting to inf)
Warning 1002: Unable to route between blocks at (4,42) and (63,25) to characterize delay (setting to inf)
Warning 1003: Unable to route between blocks at (4,42) and (63,26) to characterize delay (setting to inf)
Warning 1004: Unable to route between blocks at (4,42) and (63,27) to characterize delay (setting to inf)
Warning 1005: Unable to route between blocks at (4,42) and (63,28) to characterize delay (setting to inf)
Warning 1006: Unable to route between blocks at (4,42) and (63,29) to characterize delay (setting to inf)
Warning 1007: Unable to route between blocks at (4,42) and (63,30) to characterize delay (setting to inf)
Warning 1008: Unable to route between blocks at (4,42) and (63,31) to characterize delay (setting to inf)
Warning 1009: Unable to route between blocks at (4,42) and (63,32) to characterize delay (setting to inf)
Warning 1010: Unable to route between blocks at (4,42) and (63,33) to characterize delay (setting to inf)
Warning 1011: Unable to route between blocks at (4,42) and (63,34) to characterize delay (setting to inf)
Warning 1012: Unable to route between blocks at (4,42) and (63,35) to characterize delay (setting to inf)
Warning 1013: Unable to route between blocks at (4,42) and (63,36) to characterize delay (setting to inf)
Warning 1014: Unable to route between blocks at (4,42) and (63,37) to characterize delay (setting to inf)
Warning 1015: Unable to route between blocks at (4,42) and (63,38) to characterize delay (setting to inf)
Warning 1016: Unable to route between blocks at (4,42) and (63,39) to characterize delay (setting to inf)
Warning 1017: Unable to route between blocks at (4,42) and (63,40) to characterize delay (setting to inf)
Warning 1018: Unable to route between blocks at (4,42) and (63,41) to characterize delay (setting to inf)
Warning 1019: Unable to route between blocks at (4,42) and (63,42) to characterize delay (setting to inf)
## Computing delta delays took 38.46 seconds (max_rss 552.7 MiB, delta_rss +32.4 MiB)
# Computing placement delta delay look-up took 38.49 seconds (max_rss 552.7 MiB, delta_rss +32.4 MiB)

Bounding box mode is Cube

Using simple RL 'Softmax agent' for choosing move and block types
# Placement
## Initial Placement
Reading i2c_gpio_ip_combined_litex_pin_loc.place.

Warning 1020: Block $iopadmap$sys_clk has an invalid name and it is going to be skipped.
Warning 1021: Block out:1'1 has an invalid name and it is going to be skipped.
Successfully read constraints file i2c_gpio_ip_combined_litex_pin_loc.place.

Initial placement iteration 0 has finished successfully
## Initial Placement took 0.00 seconds (max_rss 552.7 MiB, delta_rss +0.0 MiB)

There are 9961 point to point connections in this circuit.

Warning 1022: 475 timing endpoints were not constrained during timing analysis

BB estimate of min-dist (placement) wire length: 139454

Completed placement consistency check successfully.
Initial placement cost: 1 bb_cost: 871.59 td_cost: 3.61213e-06
Initial placement estimated Critical Path Delay (CPD): 12.327 ns
Initial placement estimated setup Total Negative Slack (sTNS): -6816.1 ns
Initial placement estimated setup Worst Negative Slack (sWNS): -9.82695 ns

Initial placement estimated setup slack histogram:
[ -9.8e-09: -8.6e-09)   6 (  0.2%) |
[ -8.6e-09: -7.4e-09)  24 (  0.7%) |*
[ -7.4e-09: -6.2e-09) 174 (  4.8%) |*********
[ -6.2e-09:   -5e-09) 276 (  7.6%) |**************
[   -5e-09: -3.8e-09) 236 (  6.5%) |************
[ -3.8e-09: -2.7e-09) 372 ( 10.3%) |*******************
[ -2.7e-09: -1.5e-09) 432 ( 11.9%) |**********************
[ -1.5e-09: -2.6e-10) 938 ( 25.8%) |***********************************************
[ -2.6e-10:  9.3e-10) 868 ( 23.9%) |*******************************************
[  9.3e-10:  2.1e-09) 303 (  8.3%) |***************
Placement contains 11 placement macros involving 48 blocks (average macro size 4.363636)

Moves per temperature: 2252
Warning 1023: Starting t: 218 of 550 configurations accepted.

---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------  ---------------
Tnum   Time       T Av Cost Av BB Cost Av TD Cost     CPD       sTNS     sWNS Ac Rate Std Dev  R lim Crit Exp Tot Moves  Alpha  congestion_cost
      (sec)                                          (ns)       (ns)     (ns)                                                                  
---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------  ---------------
   1    0.1 8.7e-04   0.870     642.65 2.5222e-06  11.038  -4.62e+03   -8.538   0.671  0.0566   63.0     1.00 0.000      2252  0.200
   2    0.1 8.3e-04   0.923     541.37 2.8088e-06   7.723  -3.33e+03   -5.223   0.638  0.0351   63.0     1.00 0.000      4504  0.950
   3    0.1 7.9e-04   0.930     474.49 2.3807e-06   7.720  -2.26e+03   -5.220   0.616  0.0385   63.0     1.00 0.000      6756  0.950
   4    0.1 7.5e-04   0.957     425.82 2.434e-06    6.618  -2.12e+03   -4.118   0.590  0.0142   63.0     1.00 0.000      9008  0.950
   5    0.1 7.1e-04   0.957     398.96 2.1508e-06   7.149  -1.88e+03   -4.649   0.562  0.0209   63.0     1.00 0.000     11260  0.950
   6    0.1 6.8e-04   0.985     386.51 2.0559e-06   7.278  -1.74e+03   -4.778   0.570  0.0063   63.0     1.00 0.000     13512  0.950
   7    0.1 6.4e-04   0.995     383.09 2.1888e-06   6.685   -1.5e+03   -4.185   0.540  0.0065   63.0     1.00 0.000     15764  0.950
   8    0.1 6.1e-04   0.973     369.23 2.1461e-06   6.508  -1.47e+03   -4.008   0.548  0.0090   63.0     1.00 0.000     18016  0.950
   9    0.1 5.8e-04   0.985     360.58 2.1354e-06   6.480  -1.61e+03   -3.980   0.516  0.0060   63.0     1.00 0.000     20268  0.950
  10    0.1 5.5e-04   0.992     354.24 2.0811e-06   6.624  -1.81e+03   -4.124   0.477  0.0059   63.0     1.00 0.000     22520  0.950
  11    0.1 5.2e-04   0.986     347.04 1.9777e-06   7.030  -1.73e+03   -4.530   0.491  0.0082   63.0     1.00 0.000     24772  0.950
  12    0.1 5.0e-04   0.990     341.70 2.0396e-06   6.676  -1.71e+03   -4.176   0.481  0.0033   63.0     1.00 0.000     27024  0.950
  13    0.1 4.7e-04   0.992     342.03 1.9534e-06   6.850  -1.52e+03   -4.350   0.481  0.0051   63.0     1.00 0.000     29276  0.950
  14    0.1 4.5e-04   0.981     335.82 2.0112e-06   6.508  -1.58e+03   -4.008   0.452  0.0083   63.0     1.00 0.000     31528  0.950
  15    0.1 4.3e-04   0.992     330.75 2.0003e-06   6.453  -1.72e+03   -3.953   0.435  0.0049   63.0     1.00 0.000     33780  0.950
  16    0.1 4.1e-04   0.993     327.48 1.8565e-06   6.745  -1.53e+03   -4.245   0.425  0.0031   62.7     1.04 0.000     36032  0.950
  17    0.1 3.8e-04   0.998     328.47 1.7527e-06   6.508  -1.31e+03   -4.008   0.450  0.0026   61.7     1.15 0.000     38284  0.950
  18    0.1 3.7e-04   0.991     326.00 1.8055e-06   6.627  -1.22e+03   -4.127   0.422  0.0080   62.3     1.08 0.000     40536  0.950
  19    0.1 3.5e-04   0.992     321.84 1.5758e-06   6.806  -1.45e+03   -4.306   0.400  0.0048   61.2     1.20 0.000     42788  0.950
  20    0.1 3.3e-04   0.998     318.51 1.3333e-06   6.511  -1.36e+03   -4.011   0.414  0.0028   58.8     1.48 0.000     45040  0.950
  21    0.1 3.1e-04   0.989     312.80 1.164e-06    6.511  -1.45e+03   -4.011   0.387  0.0052   57.2     1.65 0.000     47292  0.950
  22    0.1 3.0e-04   0.992     311.54 9.2551e-07   6.361  -1.18e+03   -3.861   0.383  0.0073   54.2     1.99 0.000     49544  0.950
  23    0.1 2.8e-04   0.991     305.40 7.1068e-07   6.389  -1.24e+03   -3.889   0.349  0.0052   51.1     2.34 0.000     51796  0.950
  24    0.1 2.7e-04   0.995     302.80 5.4579e-07   6.325  -1.26e+03   -3.825   0.349  0.0025   46.5     2.86 0.000     54048  0.950
  25    0.1 2.6e-04   0.995     304.36 4.2429e-07   6.212  -1.25e+03   -3.712   0.323  0.0036   42.2     3.34 0.000     56300  0.950
  26    0.1 2.4e-04   0.994     304.66 3.0184e-07   6.212  -1.16e+03   -3.712   0.360  0.0037   37.3     3.90 0.000     58552  0.950
  27    0.1 2.3e-04   0.990     303.08 2.6569e-07   6.148  -1.14e+03   -3.648   0.318  0.0064   34.3     4.24 0.000     60804  0.950
  28    0.1 2.2e-04   0.991     299.87 2.3863e-07   6.029  -1.33e+03   -3.529   0.324  0.0044   30.1     4.71 0.000     63056  0.950
  29    0.1 2.1e-04   0.998     300.84 1.9927e-07   5.971  -1.14e+03   -3.471   0.321  0.0021   26.6     5.10 0.000     65308  0.950
  30    0.1 2.0e-04   0.991     298.68 1.6391e-07   6.029  -1.11e+03   -3.529   0.288  0.0041   23.5     5.46 0.000     67560  0.950
  31    0.1 1.9e-04   0.996     299.76 1.4272e-07   6.029  -1.08e+03   -3.529   0.306  0.0018   19.9     5.86 0.000     69812  0.950
  32    0.1 1.8e-04   0.991     299.30 1.2949e-07   5.971  -1.07e+03   -3.471   0.298  0.0037   17.2     6.17 0.000     72064  0.950
  33    0.1 1.7e-04   0.993     300.12 1.1112e-07   5.998  -1.08e+03   -3.498   0.307  0.0038   14.8     6.44 0.000     74316  0.950
  34    0.1 1.6e-04   0.993     300.99 1.0297e-07   5.998  -1.01e+03   -3.498   0.284  0.0024   12.8     6.66 0.000     76568  0.950
  35    0.1 1.5e-04   0.992     299.94 9.5665e-08   5.998  -1.19e+03   -3.498   0.266  0.0051   10.8     6.89 0.000     78820  0.950
  36    0.1 1.5e-04   0.988     297.01 8.4015e-08   5.998  -1.15e+03   -3.498   0.432  0.0054    8.9     7.10 0.000     81072  0.950
  37    0.1 1.4e-04   0.992     294.34 8.9425e-08   5.882  -1.08e+03   -3.382   0.412  0.0044    8.9     7.11 0.000     83324  0.950
  38    0.1 1.3e-04   0.994     290.88 8.1219e-08   5.940  -1.03e+03   -3.440   0.419  0.0044    8.6     7.14 0.000     85576  0.950
  39    0.1 1.2e-04   0.996     288.44 8.7387e-08   5.824     -1e+03   -3.324   0.388  0.0019    8.4     7.16 0.000     87828  0.950
  40    0.1 1.2e-04   0.995     287.41 8.4807e-08   5.824       -945   -3.324   0.393  0.0031    8.0     7.21 0.000     90080  0.950
  41    0.1 1.1e-04   0.992     284.49 8.0422e-08   5.882  -1.03e+03   -3.382   0.395  0.0035    7.6     7.25 0.000     92332  0.950
  42    0.1 1.1e-04   0.997     283.28 7.9989e-08   5.844       -933   -3.344   0.379  0.0012    7.3     7.29 0.000     94584  0.950
  43    0.1 1.0e-04   0.994     282.40 7.4207e-08   5.960  -1.01e+03   -3.460   0.374  0.0029    6.8     7.34 0.000     96836  0.950
  44    0.1 9.6e-05   0.996     280.96 7.7593e-08   5.824       -939   -3.324   0.351  0.0015    6.4     7.39 0.000     99088  0.950
  45    0.1 9.2e-05   0.997     281.11 7.667e-08    5.824       -967   -3.324   0.364  0.0017    5.8     7.45 0.000    101340  0.950
  46    0.1 8.7e-05   0.996     280.05 7.6896e-08   5.824       -938   -3.324   0.367  0.0017    5.4     7.50 0.000    103592  0.950
  47    0.1 8.3e-05   0.996     278.98 6.8865e-08   5.913       -931   -3.413   0.338  0.0016    5.0     7.55 0.000    105844  0.950
  48    0.1 7.8e-05   0.996     277.95 6.9164e-08   5.913       -957   -3.413   0.355  0.0027    4.5     7.61 0.000    108096  0.950
  49    0.1 7.5e-05   0.997     278.18 6.8267e-08   5.913  -1.03e+03   -3.413   0.332  0.0022    4.1     7.65 0.000    110348  0.950
  50    0.1 7.1e-05   0.999     278.63 6.557e-08    5.913       -935   -3.413   0.358  0.0013    3.7     7.70 0.000    112600  0.950
  51    0.1 6.7e-05   0.997     277.50 6.5121e-08   5.913       -924   -3.413   0.321  0.0017    3.4     7.73 0.000    114852  0.950
  52    0.1 6.4e-05   0.996     275.75 6.4358e-08   5.913       -973   -3.413   0.344  0.0016    3.0     7.78 0.000    117104  0.950
  53    0.1 6.1e-05   0.997     275.65 6.2169e-08   5.913       -859   -3.413   0.345  0.0014    2.7     7.81 0.000    119356  0.950
  54    0.1 5.8e-05   0.996     274.86 6.255e-08    5.913     -1e+03   -3.413   0.346  0.0014    2.4     7.84 0.000    121608  0.950
  55    0.1 5.5e-05   0.997     274.32 6.7828e-08   5.824       -981   -3.324   0.345  0.0018    2.2     7.87 0.000    123860  0.950
  56    0.1 5.2e-05   0.995     272.95 6.538e-08    5.844       -933   -3.344   0.323  0.0021    2.0     7.89 0.000    126112  0.950
  57    0.1 4.9e-05   0.998     272.39 6.2235e-08   5.844       -900   -3.344   0.308  0.0013    1.8     7.91 0.000    128364  0.950
  58    0.1 4.7e-05   0.997     271.40 6.3153e-08   5.844       -933   -3.344   0.293  0.0011    1.5     7.94 0.000    130616  0.950
  59    0.1 4.5e-05   0.999     270.92 6.1917e-08   5.844       -861   -3.344   0.261  0.0006    1.3     7.97 0.000    132868  0.950
  60    0.1 4.2e-05   0.998     270.65 6.1068e-08   5.844       -868   -3.344   0.271  0.0011    1.1     7.99 0.000    135120  0.950
  61    0.1 4.0e-05   0.999     270.13 5.6993e-08   5.913       -882   -3.413   0.275  0.0006    1.0     8.00 0.000    137372  0.950
  62    0.1 3.8e-05   0.998     270.00 5.7218e-08   5.913       -858   -3.413   0.255  0.0008    1.0     8.00 0.000    139624  0.950
  63    0.1 3.6e-05   0.998     269.90 5.6972e-08   5.913       -863   -3.413   0.249  0.0010    1.0     8.00 0.000    141876  0.950
  64    0.1 3.5e-05   0.999     270.01 5.8104e-08   5.913       -931   -3.413   0.250  0.0006    1.0     8.00 0.000    144128  0.950
  65    0.1 3.3e-05   0.998     270.25 6.4344e-08   5.792       -922   -3.292   0.234  0.0007    1.0     8.00 0.000    146380  0.950
  66    0.1 3.1e-05   0.998     269.57 6.4311e-08   5.792       -913   -3.292   0.220  0.0008    1.0     8.00 0.000    148632  0.950
  67    0.1 3.0e-05   0.999     269.39 5.7369e-08   5.913       -905   -3.413   0.218  0.0004    1.0     8.00 0.000    150884  0.950
  68    0.1 2.8e-05   0.999     269.42 5.6929e-08   5.913       -869   -3.413   0.213  0.0010    1.0     8.00 0.000    153136  0.950
  69    0.1 2.7e-05   0.998     268.93 6.0572e-08   5.844       -910   -3.344   0.195  0.0007    1.0     8.00 0.000    155388  0.950
  70    0.1 2.5e-05   0.999     269.29 6.1216e-08   5.824       -850   -3.324   0.198  0.0002    1.0     8.00 0.000    157640  0.950
  71    0.1 2.4e-05   0.998     269.20 6.0534e-08   5.844       -871   -3.344   0.200  0.0009    1.0     8.00 0.000    159892  0.950
  72    0.1 2.3e-05   0.999     268.63 6.1358e-08   5.824       -846   -3.324   0.198  0.0005    1.0     8.00 0.000    162144  0.950
  73    0.1 2.2e-05   0.999     268.41 6.1486e-08   5.824       -845   -3.324   0.190  0.0005    1.0     8.00 0.000    164396  0.950
  74    0.1 2.1e-05   0.999     268.64 6.0589e-08   5.844       -876   -3.344   0.187  0.0006    1.0     8.00 0.000    166648  0.950
  75    0.1 2.0e-05   0.999     268.78 6.1538e-08   5.824       -862   -3.324   0.178  0.0004    1.0     8.00 0.000    168900  0.950
  76    0.1 1.9e-05   0.999     268.87 6.0079e-08   5.844       -837   -3.344   0.161  0.0004    1.0     8.00 0.000    171152  0.950
  77    0.1 1.8e-05   0.999     268.75 5.6351e-08   5.913       -860   -3.413   0.165  0.0004    1.0     8.00 0.000    173404  0.950
  78    0.1 1.7e-05   0.999     268.30 5.6366e-08   5.913       -849   -3.413   0.168  0.0004    1.0     8.00 0.000    175656  0.950
  79    0.0 1.6e-05   0.999     268.10 5.6446e-08   5.913       -828   -3.413   0.162  0.0002    1.0     8.00 0.000    177908  0.950
  80    0.1 1.5e-05   0.999     268.14 5.6677e-08   5.913       -851   -3.413   0.158  0.0003    1.0     8.00 0.000    180160  0.950
  81    0.1 1.4e-05   0.999     268.00 5.6929e-08   5.913       -850   -3.413   0.144  0.0006    1.0     8.00 0.000    182412  0.950
  82    0.1 1.2e-05   0.998     267.77 6.0618e-08   5.844       -891   -3.344   0.146  0.0005    1.0     8.00 0.000    184664  0.800
Agent's 2nd state: 
Checkpoint saved: bb_costs=267.815, TD costs=5.68306e-08, CPD=  5.913 (ns) 
  83    0.1 9.2e-06   0.999     268.36 5.6547e-08   5.913       -855   -3.413   0.044  0.0010    1.0     8.00 0.000    186916  0.800
  84    0.1 7.4e-06   0.999     268.84 6.1498e-08   5.824       -860   -3.324   0.037  0.0005    1.0     8.00 0.000    189168  0.800
  85    0.1 5.9e-06   0.997     268.66 6.0911e-08   5.844       -860   -3.344   0.032  0.0011    1.0     8.00 0.000    191420  0.800
  86    0.1 4.7e-06   0.999     268.53 6.1591e-08   5.824       -851   -3.324   0.027  0.0006    1.0     8.00 0.000    193672  0.800
  87    0.1 3.8e-06   0.999     268.54 6.0592e-08   5.844       -857   -3.344   0.017  0.0004    1.0     8.00 0.000    195924  0.800
  88    0.1 3.0e-06   0.999     268.41 6.0861e-08   5.824       -808   -3.324   0.018  0.0003    1.0     8.00 0.000    198176  0.800
  89    0.1 2.4e-06   0.999     268.62 6.0245e-08   5.844       -814   -3.344   0.020  0.0006    1.0     8.00 0.000    200428  0.800
  90    0.1 1.9e-06   0.998     268.66 6.1218e-08   5.824       -813   -3.324   0.015  0.0011    1.0     8.00 0.000    202680  0.800
  91    0.1 0.0e+00   0.999     268.77 6.32e-08     5.792       -879   -3.292   0.012  0.0005    1.0     8.00 0.000    204932  0.800
## Placement Quench took 0.07 seconds (max_rss 552.7 MiB)
post-quench CPD = 5.82424 (ns) 

BB estimate of min-dist (placement) wire length: 43012

Completed placement consistency check successfully.

Swaps called: 205482

Aborted Move Reasons:
  duplicate block move from location: 2
  duplicate block move to location: 27
  macro_from swap to location illegal: 109

Placement estimated critical path delay (least slack): 5.82424 ns, Fmax: 171.696 MHz
Placement estimated setup Worst Negative Slack (sWNS): -3.32424 ns
Placement estimated setup Total Negative Slack (sTNS): -830.01 ns

Placement estimated setup slack histogram:
[ -3.3e-09: -2.8e-09)   64 (  1.8%) |***
[ -2.8e-09: -2.2e-09)    3 (  0.1%) |
[ -2.2e-09: -1.7e-09)    7 (  0.2%) |
[ -1.7e-09: -1.1e-09)   80 (  2.2%) |****
[ -1.1e-09:   -6e-10)  400 ( 11.0%) |******************
[   -6e-10: -5.2e-11)  585 ( 16.1%) |***************************
[ -5.2e-11:  4.9e-10)  521 ( 14.4%) |************************
[  4.9e-10:    1e-09) 1007 ( 27.7%) |**********************************************
[    1e-09:  1.6e-09)  707 ( 19.5%) |********************************
[  1.6e-09:  2.1e-09)  255 (  7.0%) |************

Placement estimated geomean non-virtual intra-domain period: 5.82424 ns (171.696 MHz)
Placement estimated fanout-weighted geomean non-virtual intra-domain period: 5.82424 ns (171.696 MHz)

Placement cost: 0.998563, bb_cost: 268.827, td_cost: 6.10748e-08, 

Placement resource usage:
  io   implemented as io_top   : 42
  io   implemented as io_bottom: 47
  io   implemented as io_left  : 78
  clb  implemented as clb      : 374
  bram implemented as bram     : 9

Placement number of temperatures: 91
Placement total # of swap attempts: 205482
	Swaps accepted:  64275 (31.3 %)
	Swaps rejected: 132999 (64.7 %)
	Swaps aborted:   8208 ( 4.0 %)


Placement perturbation distribution by block and move type: 
------------------ ----------------- ---------------- ---------------- --------------- ------------ 
    Block Type         Move Type       (%) of Total      Accepted(%)     Rejected(%)    Aborted(%)
------------------ ----------------- ---------------- ---------------- --------------- ------------ 
io                 Uniform                7.10             74.81           24.94          0.25         
                   Median                 6.93             73.19           8.18           18.63        
                   Centroid               6.99             74.37           7.96           17.67        
                   W. Centroid            7.01             53.16           29.83          17.01        
                   W. Median              0.15             0.00            0.65           99.35        

clb                Uniform                16.40            5.53            94.17          0.30         
                   Median                 16.58            24.14           75.58          0.28         
                   Centroid               16.52            20.33           79.64          0.04         
                   W. Centroid            16.68            21.33           78.63          0.04         
                   W. Median              1.25             2.34            97.47          0.19         
                   Crit. Uniform          1.41             0.17            99.83          0.00         
                   Feasible Region        1.41             0.34            99.66          0.00         

bram               Uniform                0.37             5.59            94.41          0.00         
                   Median                 0.40             8.53            91.47          0.00         
                   Centroid               0.39             7.37            92.63          0.00         
                   W. Centroid            0.39             7.23            92.77          0.00         
                   W. Median              0.02             0.00            100.00         0.00         


Placement Quench timing analysis took 0.0236892 seconds (0.018623 STA, 0.00506623 slack) (1 full updates: 1 setup, 0 hold, 0 combined).
Placement Total  timing analysis took 2.05945 seconds (1.70628 STA, 0.353166 slack) (93 full updates: 93 setup, 0 hold, 0 combined).
update_td_costs: connections 0 nets 0 sum_nets 0 total 0
# Placement took 5.48 seconds (max_rss 552.7 MiB, delta_rss +0.0 MiB)

Flow timing analysis took 2.05945 seconds (1.70628 STA, 0.353166 slack) (93 full updates: 93 setup, 0 hold, 0 combined).
VPR succeeded
The entire flow of VPR took 90.74 seconds (max_rss 552.7 MiB)
Incr Slack updates 93 in 0.0997708 sec
Full Max Req/Worst Slack updates 43 in 0.00818214 sec
Incr Max Req/Worst Slack updates 50 in 0.0162989 sec
Incr Criticality updates 30 in 0.0531492 sec
Full Criticality updates 63 in 0.154068 sec
INFO: PLC: Design i2c_gpio_ip_combined_litex is placed
INFO: RTE: ##################################################
INFO: RTE: Routing for design: i2c_gpio_ip_combined_litex
INFO: RTE: ##################################################
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/share/raptor/etc/devices/gemini_compact_62x44/gemini_vpr.xml /nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/i2c_gpio_ip_combined_litex/run_1/synth_1_1/synthesis/fabric_i2c_gpio_ip_combined_litex_post_synth.eblif --sdc_file /nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/i2c_gpio_ip_combined_litex/run_1/synth_1_1/impl_1_1_1/packing/fabric_i2c_gpio_ip_combined_litex_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report i2c_gpio_ip_combined_litex_post_place_timing.rpt --device castor62x44_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top sim --net_file /nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/i2c_gpio_ip_combined_litex/run_1/synth_1_1/impl_1_1_1/packing/fabric_i2c_gpio_ip_combined_litex_post_synth.net --place_file /nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/i2c_gpio_ip_combined_litex/run_1/synth_1_1/impl_1_1_1/placement/fabric_i2c_gpio_ip_combined_litex_post_synth.place --route_file /nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/i2c_gpio_ip_combined_litex/run_1/synth_1_1/impl_1_1_1/routing/fabric_i2c_gpio_ip_combined_litex_post_synth.route --route
VPR FPGA Placement and Routing.
Version: 
Revision: 
Compiled: 
Compiler: GNU 11.2.1 on Linux-3.10.0-1160.90.1.el7.x86_64 x86_64
Build Info: Release VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/share/raptor/etc/devices/gemini_compact_62x44/gemini_vpr.xml /nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/i2c_gpio_ip_combined_litex/run_1/synth_1_1/synthesis/fabric_i2c_gpio_ip_combined_litex_post_synth.eblif --sdc_file /nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/i2c_gpio_ip_combined_litex/run_1/synth_1_1/impl_1_1_1/packing/fabric_i2c_gpio_ip_combined_litex_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report i2c_gpio_ip_combined_litex_post_place_timing.rpt --device castor62x44_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top sim --net_file /nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/i2c_gpio_ip_combined_litex/run_1/synth_1_1/impl_1_1_1/packing/fabric_i2c_gpio_ip_combined_litex_post_synth.net --place_file /nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/i2c_gpio_ip_combined_litex/run_1/synth_1_1/impl_1_1_1/placement/fabric_i2c_gpio_ip_combined_litex_post_synth.place --route_file /nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/i2c_gpio_ip_combined_litex/run_1/synth_1_1/impl_1_1_1/routing/fabric_i2c_gpio_ip_combined_litex_post_synth.route --route

Using up to 1 parallel worker(s)

Architecture file: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/share/raptor/etc/devices/gemini_compact_62x44/gemini_vpr.xml
Circuit name: fabric_i2c_gpio_ip_combined_litex_post_synth

# Loading Architecture Description
Warning 1: Model 'io' input port 'outpad' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 2: Model 'io' output port 'inpad' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 3: Model 'dsp_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 4: Model 'dsp_phy' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 5: Model 'dsp_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 6: Model 'RS_DSP_MULT' input port 'feedback' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 7: Model 'RS_DSP_MULT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 8: Model 'RS_DSP_MULT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 9: Model 'RS_DSP_MULT_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 10: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 11: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 12: Model 'RS_DSP_MULT_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 13: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 14: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 15: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 16: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 17: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 18: Model 'RS_DSP_MULTADD' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 19: Model 'RS_DSP_MULTADD' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 20: Model 'RS_DSP_MULTADD' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 21: Model 'RS_DSP_MULTADD' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 22: Model 'RS_DSP_MULTADD' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 23: Model 'RS_DSP_MULTADD' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 24: Model 'RS_DSP_MULTADD_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 25: Model 'RS_DSP_MULTADD_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 26: Model 'RS_DSP_MULTADD_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 27: Model 'RS_DSP_MULTADD_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 28: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 29: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 30: Model 'RS_DSP_MULTADD_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 31: Model 'RS_DSP_MULTADD_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 32: Model 'RS_DSP_MULTADD_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 33: Model 'RS_DSP_MULTADD_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 34: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 35: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 36: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 37: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 38: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 39: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 40: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 41: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 42: Model 'RS_DSP_MULTACC' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 43: Model 'RS_DSP_MULTACC' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 44: Model 'RS_DSP_MULTACC' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 45: Model 'RS_DSP_MULTACC' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 46: Model 'RS_DSP_MULTACC' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 47: Model 'RS_DSP_MULTACC' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 48: Model 'RS_DSP_MULTACC_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 49: Model 'RS_DSP_MULTACC_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 50: Model 'RS_DSP_MULTACC_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 51: Model 'RS_DSP_MULTACC_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 52: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 53: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 54: Model 'RS_DSP_MULTACC_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 55: Model 'RS_DSP_MULTACC_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 56: Model 'RS_DSP_MULTACC_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 57: Model 'RS_DSP_MULTACC_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 58: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 59: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 60: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 61: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 62: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 63: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 64: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 65: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 66: Model 'bram_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 67: Model 'bram_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 68: Model 'bram_phy' output port 'PL_DATA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 69: Model 'bram_phy' output port 'PL_ADDR_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 70: Model 'bram_phy' output port 'PL_WEN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 71: Model 'bram_phy' output port 'PL_CLK_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 72: Model 'bram_phy' output port 'PL_REN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 73: Model 'bram_phy' output port 'PL_ENA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 74: Model 'bram_phy' output port 'PL_INIT_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
mode 'io[physical]' is defined by user to be disabled in packing
mode 'iopad[default]' is defined by user to be disabled in packing
mode 'fle[physical]' is defined by user to be disabled in packing
mode 'fabric[default]' is defined by user to be disabled in packing
mode 'ff_bypass[default]' is defined by user to be disabled in packing
mode 'dsp_lr[physical]' is defined by user to be disabled in packing
mode 'bram_lr[physical]' is defined by user to be disabled in packing
# Loading Architecture Description took 0.05 seconds (max_rss 27.5 MiB, delta_rss +0.0 MiB)

Timing analysis: ON
Circuit netlist file: /nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/i2c_gpio_ip_combined_litex/run_1/synth_1_1/impl_1_1_1/packing/fabric_i2c_gpio_ip_combined_litex_post_synth.net
Circuit placement file: /nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/i2c_gpio_ip_combined_litex/run_1/synth_1_1/impl_1_1_1/placement/fabric_i2c_gpio_ip_combined_litex_post_synth.place
Circuit routing file: /nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/i2c_gpio_ip_combined_litex/run_1/synth_1_1/impl_1_1_1/routing/fabric_i2c_gpio_ip_combined_litex_post_synth.route
Circuit SDC file: /nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/i2c_gpio_ip_combined_litex/run_1/synth_1_1/impl_1_1_1/packing/fabric_i2c_gpio_ip_combined_litex_openfpga.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: ENABLED
Router: ENABLED
Analysis: ENABLED

VPR was run with the following options:

NetlistOpts.abosrb_buffer_luts            : false
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: true
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: No constraints file given
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 160
PlacerOpts.inner_loop_recompute_divider: 1
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: i2c_gpio_ip_combined_litex_post_place_timing.rpt
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: DIJKSTRA_EXPANSION
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 0.500000

RouterOpts.route_type: DETAILED
RouterOpts.flat_routing: false
RouterOpts.has_choking_spot: false
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED_LENGTH
RouterOpts.fixed_channel_width: 160
RouterOpts.check_route: FULL
RouterOpts.trim_empty_chan: false
RouterOpts.trim_obs_chan: false
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 3
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.000000
RouterOpts.initial_pres_fac: 0.500000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_router_iterations: 1500
RouterOpts.min_incremental_reroute_fanout: 16
RouterOpts.do_check_rr_graph: true
RouterOpts.verify_binary_search: false
RouterOpts.min_channel_width_hint: 0
RouterOpts.read_rr_edge_metadata: false
RouterOpts.exit_after_first_routing_iteration: false
RouterOpts.astar_fac: 1.200000
RouterOpts.router_profiler_astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000
RouterOpts.init_wirelength_abort_threshold: 0.850000
RouterOpts.save_routing_per_iteration: false
RouterOpts.congested_routing_iteration_threshold_frac: 1.000000
RouterOpts.high_fanout_threshold: 64
RouterOpts.router_debug_net: -2
RouterOpts.router_debug_sink_rr: -2
RouterOpts.router_debug_iteration: -2
RouterOpts.max_convergence_count: 1
RouterOpts.reconvergence_cpd_threshold: 0.990000
RouterOpts.update_lower_bound_delays: true
RouterOpts.first_iteration_timing_report_file: 
RouterOpts.incr_reroute_delay_ripup: AUTO
RouterOpts.route_bb_update: DYNAMIC
RouterOpts.lookahead_type: MAP
RouterOpts.initial_timing: LOOKAHEAD
RouterOpts.router_heap: BINARY_HEAP
RouterOpts.routing_failure_predictor = SAFE
RouterOpts.routing_budgets_algorithm = DISABLE

AnalysisOpts.gen_post_synthesis_netlist: true
AnalysisOpts.timing_report_npaths: 100
AnalysisOpts.timing_report_skew: false
AnalysisOpts.echo_dot_timing_graph_node: -1
AnalysisOpts.timing_report_detail: DETAILED_ROUTING
AnalysisOpts.post_synth_netlist_unconn_input_handling: GND
AnalysisOpts.post_synth_netlist_unconn_output_handling: UNCONNECTED

# Building complex block graph
Warning 75: clb[0].sr_in[0] unconnected pin in architecture.
Warning 76: clb[0].sr_out[0] unconnected pin in architecture.
Warning 77: dsp[0].sr_in[0] unconnected pin in architecture.
Warning 78: dsp[0].sr_in[1] unconnected pin in architecture.
Warning 79: dsp[0].sr_in[2] unconnected pin in architecture.
Warning 80: dsp[0].sr_out[0] unconnected pin in architecture.
Warning 81: dsp[0].sr_out[1] unconnected pin in architecture.
Warning 82: dsp[0].sr_out[2] unconnected pin in architecture.
Warning 83: bram[0].sr_in[0] unconnected pin in architecture.
Warning 84: bram[0].sr_in[1] unconnected pin in architecture.
Warning 85: bram[0].sr_in[2] unconnected pin in architecture.
Warning 86: bram[0].sr_in[3] unconnected pin in architecture.
Warning 87: bram[0].sr_in[4] unconnected pin in architecture.
Warning 88: bram[0].sr_in[5] unconnected pin in architecture.
Warning 89: bram[0].plr_i[0] unconnected pin in architecture.
Warning 90: bram[0].plr_i[1] unconnected pin in architecture.
Warning 91: bram[0].plr_i[2] unconnected pin in architecture.
Warning 92: bram[0].plr_i[3] unconnected pin in architecture.
Warning 93: bram[0].plr_i[4] unconnected pin in architecture.
Warning 94: bram[0].plr_i[5] unconnected pin in architecture.
Warning 95: bram[0].plr_i[6] unconnected pin in architecture.
Warning 96: bram[0].plr_i[7] unconnected pin in architecture.
Warning 97: bram[0].plr_i[8] unconnected pin in architecture.
Warning 98: bram[0].plr_i[9] unconnected pin in architecture.
Warning 99: bram[0].plr_i[10] unconnected pin in architecture.
Warning 100: bram[0].plr_i[11] unconnected pin in architecture.
Warning 101: bram[0].plr_i[12] unconnected pin in architecture.
Warning 102: bram[0].plr_i[13] unconnected pin in architecture.
Warning 103: bram[0].plr_i[14] unconnected pin in architecture.
Warning 104: bram[0].plr_i[15] unconnected pin in architecture.
Warning 105: bram[0].plr_i[16] unconnected pin in architecture.
Warning 106: bram[0].plr_i[17] unconnected pin in architecture.
Warning 107: bram[0].plr_i[18] unconnected pin in architecture.
Warning 108: bram[0].plr_i[19] unconnected pin in architecture.
Warning 109: bram[0].plr_i[20] unconnected pin in architecture.
Warning 110: bram[0].plr_i[21] unconnected pin in architecture.
Warning 111: bram[0].plr_i[22] unconnected pin in architecture.
Warning 112: bram[0].plr_i[23] unconnected pin in architecture.
Warning 113: bram[0].plr_i[24] unconnected pin in architecture.
Warning 114: bram[0].plr_i[25] unconnected pin in architecture.
Warning 115: bram[0].plr_i[26] unconnected pin in architecture.
Warning 116: bram[0].plr_i[27] unconnected pin in architecture.
Warning 117: bram[0].plr_i[28] unconnected pin in architecture.
Warning 118: bram[0].plr_i[29] unconnected pin in architecture.
Warning 119: bram[0].plr_i[30] unconnected pin in architecture.
Warning 120: bram[0].plr_i[31] unconnected pin in architecture.
Warning 121: bram[0].plr_i[32] unconnected pin in architecture.
Warning 122: bram[0].plr_i[33] unconnected pin in architecture.
Warning 123: bram[0].plr_i[34] unconnected pin in architecture.
Warning 124: bram[0].plr_i[35] unconnected pin in architecture.
Warning 125: bram[0].sr_out[0] unconnected pin in architecture.
Warning 126: bram[0].sr_out[1] unconnected pin in architecture.
Warning 127: bram[0].sr_out[2] unconnected pin in architecture.
Warning 128: bram[0].sr_out[3] unconnected pin in architecture.
Warning 129: bram[0].sr_out[4] unconnected pin in architecture.
Warning 130: bram[0].sr_out[5] unconnected pin in architecture.
Warning 131: bram[0].plr_o[0] unconnected pin in architecture.
Warning 132: bram[0].plr_o[1] unconnected pin in architecture.
Warning 133: bram[0].plr_o[2] unconnected pin in architecture.
Warning 134: bram[0].plr_o[3] unconnected pin in architecture.
Warning 135: bram[0].plr_o[4] unconnected pin in architecture.
Warning 136: bram[0].plr_o[5] unconnected pin in architecture.
Warning 137: bram[0].plr_o[6] unconnected pin in architecture.
Warning 138: bram[0].plr_o[7] unconnected pin in architecture.
Warning 139: bram[0].plr_o[8] unconnected pin in architecture.
Warning 140: bram[0].plr_o[9] unconnected pin in architecture.
Warning 141: bram[0].plr_o[10] unconnected pin in architecture.
Warning 142: bram[0].plr_o[11] unconnected pin in architecture.
Warning 143: bram[0].plr_o[12] unconnected pin in architecture.
Warning 144: bram[0].plr_o[13] unconnected pin in architecture.
Warning 145: bram[0].plr_o[14] unconnected pin in architecture.
Warning 146: bram[0].plr_o[15] unconnected pin in architecture.
Warning 147: bram[0].plr_o[16] unconnected pin in architecture.
Warning 148: bram[0].plr_o[17] unconnected pin in architecture.
Warning 149: bram[0].plr_o[18] unconnected pin in architecture.
Warning 150: bram[0].plr_o[19] unconnected pin in architecture.
Warning 151: bram[0].plr_o[20] unconnected pin in architecture.
Warning 152: bram[0].plr_o[21] unconnected pin in architecture.
Warning 153: bram[0].plr_o[22] unconnected pin in architecture.
Warning 154: bram[0].plr_o[23] unconnected pin in architecture.
Warning 155: bram[0].plr_o[24] unconnected pin in architecture.
Warning 156: bram[0].plr_o[25] unconnected pin in architecture.
Warning 157: bram[0].plr_o[26] unconnected pin in architecture.
Warning 158: bram[0].plr_o[27] unconnected pin in architecture.
Warning 159: bram[0].plr_o[28] unconnected pin in architecture.
Warning 160: bram[0].plr_o[29] unconnected pin in architecture.
Warning 161: bram[0].plr_o[30] unconnected pin in architecture.
Warning 162: bram[0].plr_o[31] unconnected pin in architecture.
Warning 163: bram[0].plr_o[32] unconnected pin in architecture.
Warning 164: bram[0].plr_o[33] unconnected pin in architecture.
Warning 165: bram[0].plr_o[34] unconnected pin in architecture.
Warning 166: bram[0].plr_o[35] unconnected pin in architecture.
# Building complex block graph took 0.04 seconds (max_rss 27.5 MiB, delta_rss +0.0 MiB)
Circuit file: /nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/i2c_gpio_ip_combined_litex/run_1/synth_1_1/synthesis/fabric_i2c_gpio_ip_combined_litex_post_synth.eblif
# Load circuit
Found constant-zero generator '$false'
Found constant-one generator '$true'
Found constant-zero generator '$undef'
# Load circuit took 0.26 seconds (max_rss 49.2 MiB, delta_rss +21.7 MiB)
# Clean circuit
Inferred    2 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred  308 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 1176
Swept block(s)      : 613
Constant Pins Marked: 310
# Clean circuit took 0.00 seconds (max_rss 49.2 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.02 seconds (max_rss 49.2 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 49.2 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 5593
    .input     :      44
    .output    :     123
    0-LUT      :       3
    6-LUT      :    3111
    RS_TDP36K  :       9
    adder_carry:     383
    dffre      :    1920
  Nets  : 5909
    Avg Fanout:     4.1
    Max Fanout:  2613.0
    Min Fanout:     1.0
  Netlist Clocks: 1
# Build Timing Graph
  Timing Graph Nodes: 29861
  Timing Graph Edges: 48422
  Timing Graph Levels: 134
# Build Timing Graph took 0.04 seconds (max_rss 49.2 MiB, delta_rss +0.0 MiB)
Netlist contains 1 clocks
  Netlist Clock '$auto$clkbufmap.cc:298:execute$283247' Fanout: 1943 pins (6.5%), 1929 blocks (34.5%)
# Load Timing Constraints
Warning 167: set_input_delay command matched but was not applied to primary output 'main_uart_tx_fifo_readable'
Warning 168: set_input_delay command matched but was not applied to primary output 'main__w_storage[0]'
Warning 169: set_input_delay command matched but was not applied to primary output 'main__w_storage[1]'
Warning 170: set_input_delay command matched but was not applied to primary output 'main__w_storage[2]'
Warning 171: set_input_delay command matched but was not applied to primary output 'main_oe_storage[0]'
Warning 172: set_input_delay command matched but was not applied to primary output 'main_oe_storage[1]'
Warning 173: set_input_delay command matched but was not applied to primary output 'main_oe_storage[2]'
Warning 174: set_input_delay command matched but was not applied to primary output 'main_oe_storage[3]'
Warning 175: set_input_delay command matched but was not applied to primary output 'main_oe_storage[4]'
Warning 176: set_input_delay command matched but was not applied to primary output 'main_oe_storage[5]'
Warning 177: set_input_delay command matched but was not applied to primary output 'main_oe_storage[6]'
Warning 178: set_input_delay command matched but was not applied to primary output 'main_oe_storage[7]'
Warning 179: set_input_delay command matched but was not applied to primary output 'main_oe_storage[8]'
Warning 180: set_input_delay command matched but was not applied to primary output 'main_oe_storage[9]'
Warning 181: set_input_delay command matched but was not applied to primary output 'main_oe_storage[10]'
Warning 182: set_input_delay command matched but was not applied to primary output 'main_oe_storage[11]'
Warning 183: set_input_delay command matched but was not applied to primary output 'main_oe_storage[12]'
Warning 184: set_input_delay command matched but was not applied to primary output 'main_oe_storage[13]'
Warning 185: set_input_delay command matched but was not applied to primary output 'main_oe_storage[14]'
Warning 186: set_input_delay command matched but was not applied to primary output 'main_oe_storage[15]'
Warning 187: set_input_delay command matched but was not applied to primary output 'main_oe_storage[16]'
Warning 188: set_input_delay command matched but was not applied to primary output 'main_oe_storage[17]'
Warning 189: set_input_delay command matched but was not applied to primary output 'main_oe_storage[18]'
Warning 190: set_input_delay command matched but was not applied to primary output 'main_oe_storage[19]'
Warning 191: set_input_delay command matched but was not applied to primary output 'main_oe_storage[20]'
Warning 192: set_input_delay command matched but was not applied to primary output 'main_oe_storage[21]'
Warning 193: set_input_delay command matched but was not applied to primary output 'main_oe_storage[22]'
Warning 194: set_input_delay command matched but was not applied to primary output 'main_oe_storage[23]'
Warning 195: set_input_delay command matched but was not applied to primary output 'main_oe_storage[24]'
Warning 196: set_input_delay command matched but was not applied to primary output 'main_oe_storage[25]'
Warning 197: set_input_delay command matched but was not applied to primary output 'main_oe_storage[26]'
Warning 198: set_input_delay command matched but was not applied to primary output 'main_oe_storage[27]'
Warning 199: set_input_delay command matched but was not applied to primary output 'main_oe_storage[28]'
Warning 200: set_input_delay command matched but was not applied to primary output 'main_oe_storage[29]'
Warning 201: set_input_delay command matched but was not applied to primary output 'main_oe_storage[30]'
Warning 202: set_input_delay command matched but was not applied to primary output 'main_oe_storage[31]'
Warning 203: set_input_delay command matched but was not applied to primary output 'main_out_storage[0]'
Warning 204: set_input_delay command matched but was not applied to primary output 'main_out_storage[1]'
Warning 205: set_input_delay command matched but was not applied to primary output 'main_out_storage[2]'
Warning 206: set_input_delay command matched but was not applied to primary output 'main_out_storage[3]'
Warning 207: set_input_delay command matched but was not applied to primary output 'main_out_storage[4]'
Warning 208: set_input_delay command matched but was not applied to primary output 'main_out_storage[5]'
Warning 209: set_input_delay command matched but was not applied to primary output 'main_out_storage[6]'
Warning 210: set_input_delay command matched but was not applied to primary output 'main_out_storage[7]'
Warning 211: set_input_delay command matched but was not applied to primary output 'main_out_storage[8]'
Warning 212: set_input_delay command matched but was not applied to primary output 'main_out_storage[9]'
Warning 213: set_input_delay command matched but was not applied to primary output 'main_out_storage[10]'
Warning 214: set_input_delay command matched but was not applied to primary output 'main_out_storage[11]'
Warning 215: set_input_delay command matched but was not applied to primary output 'main_out_storage[12]'
Warning 216: set_input_delay command matched but was not applied to primary output 'main_out_storage[13]'
Warning 217: set_input_delay command matched but was not applied to primary output 'main_out_storage[14]'
Warning 218: set_input_delay command matched but was not applied to primary output 'main_out_storage[15]'
Warning 219: set_input_delay command matched but was not applied to primary output 'main_out_storage[16]'
Warning 220: set_input_delay command matched but was not applied to primary output 'main_out_storage[17]'
Warning 221: set_input_delay command matched but was not applied to primary output 'main_out_storage[18]'
Warning 222: set_input_delay command matched but was not applied to primary output 'main_out_storage[19]'
Warning 223: set_input_delay command matched but was not applied to primary output 'main_out_storage[20]'
Warning 224: set_input_delay command matched but was not applied to primary output 'main_out_storage[21]'
Warning 225: set_input_delay command matched but was not applied to primary output 'main_out_storage[22]'
Warning 226: set_input_delay command matched but was not applied to primary output 'main_out_storage[23]'
Warning 227: set_input_delay command matched but was not applied to primary output 'main_out_storage[24]'
Warning 228: set_input_delay command matched but was not applied to primary output 'main_out_storage[25]'
Warning 229: set_input_delay command matched but was not applied to primary output 'main_out_storage[26]'
Warning 230: set_input_delay command matched but was not applied to primary output 'main_out_storage[27]'
Warning 231: set_input_delay command matched but was not applied to primary output 'main_out_storage[28]'
Warning 232: set_input_delay command matched but was not applied to primary output 'main_out_storage[29]'
Warning 233: set_input_delay command matched but was not applied to primary output 'main_out_storage[30]'
Warning 234: set_input_delay command matched but was not applied to primary output 'main_out_storage[31]'
Warning 235: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$286455'
Warning 236: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$286456'
Warning 237: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$286457'
Warning 238: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$286458'
Warning 239: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$286459'
Warning 240: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$286460'
Warning 241: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$286461'
Warning 242: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$286462'
Warning 243: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$286463'
Warning 244: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$286464'
Warning 245: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$286465'
Warning 246: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$286466'
Warning 247: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$286467'
Warning 248: set_input_delay command matched but was not applied to primary output '$iopadmap$serial_source_data[0]'
Warning 249: set_input_delay command matched but was not applied to primary output '$iopadmap$serial_source_data[1]'
Warning 250: set_input_delay command matched but was not applied to primary output '$iopadmap$serial_source_data[2]'
Warning 251: set_input_delay command matched but was not applied to primary output '$iopadmap$serial_source_data[3]'
Warning 252: set_input_delay command matched but was not applied to primary output '$iopadmap$serial_source_data[4]'
Warning 253: set_input_delay command matched but was not applied to primary output '$iopadmap$serial_source_data[5]'
Warning 254: set_input_delay command matched but was not applied to primary output '$iopadmap$serial_source_data[6]'
Warning 255: set_input_delay command matched but was not applied to primary output '$iopadmap$serial_source_data[7]'
Warning 256: set_input_delay command matched but was not applied to primary output '$iopadmap$serial_sink_ready'
Warning 257: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$286483'
Warning 258: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$286482'
Warning 259: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$286481'
Warning 260: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$286480'
Warning 261: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$286479'
Warning 262: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$286478'
Warning 263: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$286477'
Warning 264: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$286476'
Warning 265: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$286475'
Warning 266: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$286484'
Warning 267: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$286485'
Warning 268: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$286486'
Warning 269: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$286487'
Warning 270: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$286488'
Warning 271: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$286489'
Warning 272: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$286491'
Warning 273: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$286492'
Warning 274: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$286493'
Warning 275: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$286494'
Warning 276: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$286495'
Warning 277: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$286496'
Warning 278: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$286497'
Warning 279: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$286498'
Warning 280: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$286499'
Warning 281: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$286468'
Warning 282: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$286469'
Warning 283: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$286470'
Warning 284: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$286471'
Warning 285: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$286472'
Warning 286: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$286473'
Warning 287: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$286474'
Warning 288: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$286490'
Warning 289: set_input_delay command matched but was not applied to primary output '$iopadmap$i2c0_sda_out'
Warning 290: set_output_delay command matched but was not applied to primary input '$iopadmap$serial_source_ready'
Warning 291: set_output_delay command matched but was not applied to primary input '$iopadmap$serial_sink_valid'
Warning 292: set_output_delay command matched but was not applied to primary input '$iopadmap$i2c0_sda_in'
Warning 293: set_output_delay command matched but was not applied to primary input '$iopadmap$serial_sink_data[0]'
Warning 294: set_output_delay command matched but was not applied to primary input '$iopadmap$serial_sink_data[1]'
Warning 295: set_output_delay command matched but was not applied to primary input '$iopadmap$serial_sink_data[2]'
Warning 296: set_output_delay command matched but was not applied to primary input '$iopadmap$serial_sink_data[3]'
Warning 297: set_output_delay command matched but was not applied to primary input '$iopadmap$serial_sink_data[4]'
Warning 298: set_output_delay command matched but was not applied to primary input '$iopadmap$serial_sink_data[5]'
Warning 299: set_output_delay command matched but was not applied to primary input '$iopadmap$serial_sink_data[6]'
Warning 300: set_output_delay command matched but was not applied to primary input '$iopadmap$serial_sink_data[7]'
Warning 301: set_output_delay command matched but was not applied to primary input '$auto$clkbufmap.cc:298:execute$283247'
Warning 302: set_output_delay command matched but was not applied to primary input '$iopadmap$gpio_i[0]'
Warning 303: set_output_delay command matched but was not applied to primary input '$iopadmap$gpio_i[1]'
Warning 304: set_output_delay command matched but was not applied to primary input '$iopadmap$gpio_i[2]'
Warning 305: set_output_delay command matched but was not applied to primary input '$iopadmap$gpio_i[3]'
Warning 306: set_output_delay command matched but was not applied to primary input '$iopadmap$gpio_i[4]'
Warning 307: set_output_delay command matched but was not applied to primary input '$iopadmap$gpio_i[5]'
Warning 308: set_output_delay command matched but was not applied to primary input '$iopadmap$gpio_i[6]'
Warning 309: set_output_delay command matched but was not applied to primary input '$iopadmap$gpio_i[7]'
Warning 310: set_output_delay command matched but was not applied to primary input '$iopadmap$gpio_i[8]'
Warning 311: set_output_delay command matched but was not applied to primary input '$iopadmap$gpio_i[9]'
Warning 312: set_output_delay command matched but was not applied to primary input '$iopadmap$gpio_i[10]'
Warning 313: set_output_delay command matched but was not applied to primary input '$iopadmap$gpio_i[11]'
Warning 314: set_output_delay command matched but was not applied to primary input '$iopadmap$gpio_i[12]'
Warning 315: set_output_delay command matched but was not applied to primary input '$iopadmap$gpio_i[13]'
Warning 316: set_output_delay command matched but was not applied to primary input '$iopadmap$gpio_i[14]'
Warning 317: set_output_delay command matched but was not applied to primary input '$iopadmap$gpio_i[15]'
Warning 318: set_output_delay command matched but was not applied to primary input '$iopadmap$gpio_i[16]'
Warning 319: set_output_delay command matched but was not applied to primary input '$iopadmap$gpio_i[17]'
Warning 320: set_output_delay command matched but was not applied to primary input '$iopadmap$gpio_i[18]'
Warning 321: set_output_delay command matched but was not applied to primary input '$iopadmap$gpio_i[19]'
Warning 322: set_output_delay command matched but was not applied to primary input '$iopadmap$gpio_i[20]'
Warning 323: set_output_delay command matched but was not applied to primary input '$iopadmap$gpio_i[21]'
Warning 324: set_output_delay command matched but was not applied to primary input '$iopadmap$gpio_i[22]'
Warning 325: set_output_delay command matched but was not applied to primary input '$iopadmap$gpio_i[23]'
Warning 326: set_output_delay command matched but was not applied to primary input '$iopadmap$gpio_i[24]'
Warning 327: set_output_delay command matched but was not applied to primary input '$iopadmap$gpio_i[25]'
Warning 328: set_output_delay command matched but was not applied to primary input '$iopadmap$gpio_i[26]'
Warning 329: set_output_delay command matched but was not applied to primary input '$iopadmap$gpio_i[27]'
Warning 330: set_output_delay command matched but was not applied to primary input '$iopadmap$gpio_i[28]'
Warning 331: set_output_delay command matched but was not applied to primary input '$iopadmap$gpio_i[29]'
Warning 332: set_output_delay command matched but was not applied to primary input '$iopadmap$gpio_i[30]'
Warning 333: set_output_delay command matched but was not applied to primary input '$iopadmap$gpio_i[31]'

Applied 3 SDC commands from '/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/i2c_gpio_ip_combined_litex/run_1/synth_1_1/impl_1_1_1/packing/fabric_i2c_gpio_ip_combined_litex_openfpga.sdc'
Timing constraints created 1 clocks
  Constrained Clock '$auto$clkbufmap.cc:298:execute$283247' Source: '$auto$clkbufmap.cc:298:execute$283247.inpad[0]'

# Load Timing Constraints took 0.01 seconds (max_rss 49.2 MiB, delta_rss +0.0 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file '/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/i2c_gpio_ip_combined_litex/run_1/synth_1_1/impl_1_1_1/packing/fabric_i2c_gpio_ip_combined_litex_post_synth.net'.
Detected 3 constant generators (to see names run with higher pack verbosity)
Warning 334: Netlist connects net $false to both global and non-global pins.
Warning 335: Netlist connects net $false to both global and non-global pins.
Warning 336: Netlist connects net $false to both global and non-global pins.
Warning 337: Netlist connects net $false to both global and non-global pins.
Warning 338: Netlist connects net $false to both global and non-global pins.
Warning 339: Netlist connects net $false to both global and non-global pins.
Warning 340: Netlist connects net $false to both global and non-global pins.
Warning 341: Netlist connects net $false to both global and non-global pins.
Warning 342: Netlist connects net $false to both global and non-global pins.
Warning 343: Netlist connects net $false to both global and non-global pins.
Warning 344: Netlist connects net $false to both global and non-global pins.
Warning 345: Netlist connects net $false to both global and non-global pins.
Warning 346: Netlist connects net $false to both global and non-global pins.
Warning 347: Netlist connects net $false to both global and non-global pins.
Warning 348: Netlist connects net $false to both global and non-global pins.
Warning 349: Netlist connects net $false to both global and non-global pins.
Warning 350: Netlist connects net $false to both global and non-global pins.
Warning 351: Netlist connects net $false to both global and non-global pins.
Warning 352: Netlist connects net $false to both global and non-global pins.
Warning 353: Netlist connects net $false to both global and non-global pins.
Warning 354: Netlist connects net $false to both global and non-global pins.
Warning 355: Netlist connects net $false to both global and non-global pins.
Warning 356: Netlist connects net $false to both global and non-global pins.
Warning 357: Netlist connects net $false to both global and non-global pins.
Warning 358: Netlist connects net $false to both global and non-global pins.
Warning 359: Netlist connects net $false to both global and non-global pins.
Warning 360: Netlist connects net $false to both global and non-global pins.
Warning 361: Netlist connects net $false to both global and non-global pins.
Warning 362: Netlist connects net $false to both global and non-global pins.
Warning 363: Netlist connects net $false to both global and non-global pins.
Warning 364: Netlist connects net $false to both global and non-global pins.
Warning 365: Netlist connects net $false to both global and non-global pins.
Warning 366: Netlist connects net $false to both global and non-global pins.
Warning 367: Netlist connects net $false to both global and non-global pins.
Warning 368: Netlist connects net $false to both global and non-global pins.
Warning 369: Netlist connects net $false to both global and non-global pins.
Warning 370: Netlist connects net $false to both global and non-global pins.
Warning 371: Netlist connects net $false to both global and non-global pins.
Warning 372: Netlist connects net $false to both global and non-global pins.
Warning 373: Netlist connects net $false to both global and non-global pins.
Warning 374: Netlist connects net $false to both global and non-global pins.
Warning 375: Netlist connects net $false to both global and non-global pins.
Warning 376: Netlist connects net $false to both global and non-global pins.
Warning 377: Netlist connects net $false to both global and non-global pins.
Warning 378: Netlist connects net $false to both global and non-global pins.
Warning 379: Netlist connects net $false to both global and non-global pins.
Warning 380: Netlist connects net $false to both global and non-global pins.
Warning 381: Netlist connects net $false to both global and non-global pins.
Warning 382: Netlist connects net $false to both global and non-global pins.
Warning 383: Netlist connects net $false to both global and non-global pins.
Warning 384: Netlist connects net $false to both global and non-global pins.
Warning 385: Netlist connects net $false to both global and non-global pins.
Warning 386: Netlist connects net $false to both global and non-global pins.
Warning 387: Netlist connects net $false to both global and non-global pins.
Warning 388: Netlist connects net $false to both global and non-global pins.
Warning 389: Netlist connects net $false to both global and non-global pins.
Warning 390: Netlist connects net $false to both global and non-global pins.
Warning 391: Netlist connects net $false to both global and non-global pins.
Warning 392: Netlist connects net $false to both global and non-global pins.
Warning 393: Netlist connects net $false to both global and non-global pins.
Warning 394: Netlist connects net $false to both global and non-global pins.
Warning 395: Netlist connects net $false to both global and non-global pins.
Warning 396: Netlist connects net $false to both global and non-global pins.
Warning 397: Netlist connects net $false to both global and non-global pins.
Warning 398: Netlist connects net $false to both global and non-global pins.
Warning 399: Netlist connects net $false to both global and non-global pins.
Warning 400: Netlist connects net $false to both global and non-global pins.
Warning 401: Netlist connects net $false to both global and non-global pins.
Warning 402: Netlist connects net $false to both global and non-global pins.
Warning 403: Netlist connects net $false to both global and non-global pins.
Warning 404: Netlist connects net $false to both global and non-global pins.
Warning 405: Netlist connects net $false to both global and non-global pins.
Warning 406: Netlist connects net $false to both global and non-global pins.
Warning 407: Netlist connects net $false to both global and non-global pins.
Warning 408: Netlist connects net $false to both global and non-global pins.
Warning 409: Netlist connects net $false to both global and non-global pins.
Warning 410: Netlist connects net $false to both global and non-global pins.
Warning 411: Netlist connects net $false to both global and non-global pins.
Warning 412: Netlist connects net $false to both global and non-global pins.
Warning 413: Netlist connects net $false to both global and non-global pins.
Warning 414: Netlist connects net $false to both global and non-global pins.
Warning 415: Netlist connects net $false to both global and non-global pins.
Warning 416: Netlist connects net $undef to both global and non-global pins.
Warning 417: Netlist connects net $undef to both global and non-global pins.
Warning 418: Netlist connects net $undef to both global and non-global pins.
Warning 419: Netlist connects net $undef to both global and non-global pins.
Warning 420: Netlist connects net $undef to both global and non-global pins.
Warning 421: Netlist connects net $undef to both global and non-global pins.
Warning 422: Netlist connects net $undef to both global and non-global pins.
Warning 423: Netlist connects net $undef to both global and non-global pins.
Warning 424: Netlist connects net $undef to both global and non-global pins.
Warning 425: Netlist connects net $undef to both global and non-global pins.
Warning 426: Netlist connects net $undef to both global and non-global pins.
Warning 427: Netlist connects net $undef to both global and non-global pins.
Warning 428: Netlist connects net $undef to both global and non-global pins.
Warning 429: Netlist connects net $undef to both global and non-global pins.
Warning 430: Netlist connects net $undef to both global and non-global pins.
Warning 431: Netlist connects net $undef to both global and non-global pins.
Warning 432: Netlist connects net $undef to both global and non-global pins.
Warning 433: Netlist connects net $undef to both global and non-global pins.
Warning 434: Netlist connects net $undef to both global and non-global pins.
Warning 435: Netlist connects net $undef to both global and non-global pins.
Warning 436: Netlist connects net $undef to both global and non-global pins.
Warning 437: Netlist connects net $undef to both global and non-global pins.
Warning 438: Netlist connects net $undef to both global and non-global pins.
Warning 439: Netlist connects net $undef to both global and non-global pins.
Warning 440: Netlist connects net $undef to both global and non-global pins.
Warning 441: Netlist connects net $undef to both global and non-global pins.
Warning 442: Netlist connects net $undef to both global and non-global pins.
Warning 443: Netlist connects net $undef to both global and non-global pins.
Warning 444: Netlist connects net $undef to both global and non-global pins.
Warning 445: Netlist connects net $undef to both global and non-global pins.
Warning 446: Netlist connects net $undef to both global and non-global pins.
Warning 447: Netlist connects net $undef to both global and non-global pins.
Warning 448: Netlist connects net $undef to both global and non-global pins.
Warning 449: Netlist connects net $undef to both global and non-global pins.
Warning 450: Netlist connects net $undef to both global and non-global pins.
Warning 451: Netlist connects net $undef to both global and non-global pins.
Warning 452: Netlist connects net $undef to both global and non-global pins.
Warning 453: Netlist connects net $undef to both global and non-global pins.
Warning 454: Netlist connects net $undef to both global and non-global pins.
Warning 455: Netlist connects net $undef to both global and non-global pins.
Warning 456: Netlist connects net $undef to both global and non-global pins.
Warning 457: Netlist connects net $undef to both global and non-global pins.
Warning 458: Netlist connects net $undef to both global and non-global pins.
Warning 459: Netlist connects net $undef to both global and non-global pins.
Warning 460: Netlist connects net $undef to both global and non-global pins.
Warning 461: Netlist connects net $undef to both global and non-global pins.
Warning 462: Netlist connects net $undef to both global and non-global pins.
Warning 463: Netlist connects net $undef to both global and non-global pins.
Warning 464: Netlist connects net $undef to both global and non-global pins.
Warning 465: Netlist connects net $undef to both global and non-global pins.
Warning 466: Netlist connects net $undef to both global and non-global pins.
Warning 467: Netlist connects net $undef to both global and non-global pins.
Warning 468: Netlist connects net $undef to both global and non-global pins.
Warning 469: Netlist connects net $undef to both global and non-global pins.
Warning 470: Netlist connects net $undef to both global and non-global pins.
Warning 471: Netlist connects net $undef to both global and non-global pins.
Warning 472: Netlist connects net $undef to both global and non-global pins.
Warning 473: Netlist connects net $undef to both global and non-global pins.
Warning 474: Netlist connects net $undef to both global and non-global pins.
Warning 475: Netlist connects net $undef to both global and non-global pins.
Warning 476: Netlist connects net $undef to both global and non-global pins.
Warning 477: Netlist connects net $undef to both global and non-global pins.
Warning 478: Netlist connects net $undef to both global and non-global pins.
Warning 479: Netlist connects net $undef to both global and non-global pins.
Warning 480: Netlist connects net $undef to both global and non-global pins.
Warning 481: Netlist connects net $undef to both global and non-global pins.
Warning 482: Netlist connects net $undef to both global and non-global pins.
Warning 483: Netlist connects net $undef to both global and non-global pins.
Warning 484: Netlist connects net $undef to both global and non-global pins.
Warning 485: Netlist connects net $undef to both global and non-global pins.
Finished loading packed FPGA netlist file (took 0.658072 seconds).
# Load packing took 0.71 seconds (max_rss 118.5 MiB, delta_rss +69.3 MiB)
Warning 486: Netlist contains 154 global net to non-global architecture pin connections
Warning 487: Logic block #382 ($undef) has only 1 output pin '$undef.O0[1]'. It may be a constant generator.
Cluster level netlist and block usage statistics
Netlist num_nets: 3139
Netlist num_blocks: 550
Netlist EMPTY blocks: 0.
Netlist io blocks: 167.
Netlist clb blocks: 374.
Netlist dsp blocks: 0.
Netlist bram blocks: 9.
Netlist inputs pins: 44
Netlist output pins: 123

Pb types usage...
  io               : 167
   io_output       : 123
    outpad         : 123
   io_input        : 44
    inpad          : 44
  clb              : 374
   clb_lr          : 374
    fle            : 2978
     fast6         : 729
      lut6         : 729
       lut         : 729
     ble6          : 328
      lut6         : 328
       lut         : 328
      ff           : 328
       DFFRE       : 328
     ble5          : 2380
      lut5         : 1818
       lut         : 1818
      ff           : 1592
       DFFRE       : 1592
     adder         : 383
      lut5         : 239
       lut         : 239
      adder_carry  : 383
  bram             : 9
   bram_lr         : 9
    mem_36K        : 9

# Create Device
## Build Device Grid
FPGA sized to 64 x 46: 2944 grid tiles (castor62x44_heterogeneous)

Resource usage...
	Netlist
		167	blocks of type: io
	Architecture
		4320	blocks of type: io_top
		3168	blocks of type: io_right
		4320	blocks of type: io_bottom
		3168	blocks of type: io_left
	Netlist
		374	blocks of type: clb
	Architecture
		2184	blocks of type: clb
	Netlist
		0	blocks of type: dsp
	Architecture
		56	blocks of type: dsp
	Netlist
		9	blocks of type: bram
	Architecture
		56	blocks of type: bram

Device Utilization: 0.14 (target 1.00)
	Physical Tile io_top:
	Block Utilization: 0.04 Logical Block: io
	Physical Tile io_right:
	Block Utilization: 0.05 Logical Block: io
	Physical Tile io_bottom:
	Block Utilization: 0.04 Logical Block: io
	Physical Tile io_left:
	Block Utilization: 0.05 Logical Block: io
	Physical Tile clb:
	Block Utilization: 0.17 Logical Block: clb
	Physical Tile dsp:
	Block Utilization: 0.00 Logical Block: dsp
	Physical Tile bram:
	Block Utilization: 0.16 Logical Block: bram

## Build Device Grid took 0.00 seconds (max_rss 125.8 MiB, delta_rss +0.0 MiB)
Warning 488: Tileable routing resource graph does not support clock modeling yet! Related options are ignored...
## Build tileable routing resource graph
X-direction routing channel width is 160
Y-direction routing channel width is 160
Warning 489: Sized nonsensical R=0 transistor to minimum width
Warning 490: Sized nonsensical R=0 transistor to minimum width
Warning 491: Sized nonsensical R=0 transistor to minimum width
Warning 492: Sized nonsensical R=0 transistor to minimum width
## Build tileable routing resource graph took 13.09 seconds (max_rss 520.4 MiB, delta_rss +394.6 MiB)
  RR Graph Nodes: 1365608
  RR Graph Edges: 6033268
# Create Device took 13.68 seconds (max_rss 520.4 MiB, delta_rss +394.6 MiB)

# Load Placement
Reading /nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/i2c_gpio_ip_combined_litex/run_1/synth_1_1/impl_1_1_1/placement/fabric_i2c_gpio_ip_combined_litex_post_synth.place.

Successfully read /nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/i2c_gpio_ip_combined_litex/run_1/synth_1_1/impl_1_1_1/placement/fabric_i2c_gpio_ip_combined_litex_post_synth.place.

# Load Placement took 0.05 seconds (max_rss 520.4 MiB, delta_rss +0.0 MiB)

# Computing router lookahead map
## Computing wire lookahead
## Computing wire lookahead took 34.47 seconds (max_rss 520.4 MiB, delta_rss +0.0 MiB)
## Computing src/opin lookahead
Warning 493: Found no more sample locations for SOURCE in io_top
Warning 494: Found no more sample locations for OPIN in io_top
Warning 495: Found no more sample locations for SOURCE in io_right
Warning 496: Found no more sample locations for OPIN in io_right
Warning 497: Found no more sample locations for SOURCE in io_bottom
Warning 498: Found no more sample locations for OPIN in io_bottom
Warning 499: Found no more sample locations for SOURCE in io_left
Warning 500: Found no more sample locations for OPIN in io_left
Warning 501: Found no more sample locations for SOURCE in clb
Warning 502: Found no more sample locations for OPIN in clb
Warning 503: Found no more sample locations for SOURCE in dsp
Warning 504: Found no more sample locations for SOURCE in bram
## Computing src/opin lookahead took 0.08 seconds (max_rss 520.4 MiB, delta_rss +0.0 MiB)
# Computing router lookahead map took 34.55 seconds (max_rss 520.4 MiB, delta_rss +0.0 MiB)
# Routing
RR graph channel widths unchanged, skipping RR graph rebuild
Confirming router algorithm: TIMING_DRIVEN.
## Initializing router criticalities
Warning 505: 475 timing endpoints were not constrained during timing analysis
Initial Net Connection Criticality Histogram:
[        0:      0.1)  886 (  8.5%) |*********************
[      0.1:      0.2)    0 (  0.0%) |
[      0.2:      0.3)  690 (  6.6%) |****************
[      0.3:      0.4) 1974 ( 18.9%) |**********************************************
[      0.4:      0.5) 1942 ( 18.6%) |*********************************************
[      0.5:      0.6) 1750 ( 16.7%) |*****************************************
[      0.6:      0.7) 1370 ( 13.1%) |********************************
[      0.7:      0.8) 1081 ( 10.3%) |*************************
[      0.8:      0.9)  591 (  5.7%) |**************
[      0.9:        1)  166 (  1.6%) |****
## Initializing router criticalities took 0.23 seconds (max_rss 520.4 MiB, delta_rss +0.0 MiB)
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Iter   Time    pres  BBs    Heap  Re-Rtd  Re-Rtd Overused RR Nodes      Wirelength      CPD       sTNS       sWNS       hTNS       hWNS Est Succ
      (sec)     fac Updt    push    Nets   Conns                                       (ns)       (ns)       (ns)       (ns)       (ns)     Iter
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Warning 506: 475 timing endpoints were not constrained during timing analysis
   1    0.5     0.0    0  953142    3136    9961    6123 ( 0.448%)   67034 ( 7.5%)    5.096     -1083.     -2.596      0.000      0.000      N/A
   2    0.5     0.5   10  916486    2566    8953    4195 ( 0.307%)   66754 ( 7.5%)    5.096     -1060.     -2.596      0.000      0.000      N/A
   3    0.5     0.6    1  938721    2281    8177    3838 ( 0.281%)   67863 ( 7.6%)    5.096     -1125.     -2.596      0.000      0.000      N/A
   4    0.5     0.8    9  968577    2026    7722    3121 ( 0.229%)   68841 ( 7.7%)    4.977     -1197.     -2.477      0.000      0.000      N/A
   5    0.5     1.1   13  941552    1790    6963    2467 ( 0.181%)   69922 ( 7.9%)    4.977     -1239.     -2.477      0.000      0.000      N/A
   6    0.5     1.4   10  913919    1557    6336    1890 ( 0.138%)   70723 ( 7.9%)    4.977     -1245.     -2.477      0.000      0.000      N/A
   7    0.4     1.9   13  800572    1295    5222    1355 ( 0.099%)   71339 ( 8.0%)    4.977     -1195.     -2.477      0.000      0.000      N/A
   8    0.4     2.4    7  729737     979    4314     897 ( 0.066%)   72320 ( 8.1%)    4.977     -1227.     -2.477      0.000      0.000      N/A
   9    0.3     3.1    7  591025     699    3161     561 ( 0.041%)   73307 ( 8.2%)    4.987     -1243.     -2.487      0.000      0.000      N/A
  10    0.2     4.1    6  456134     496    2273     317 ( 0.023%)   74025 ( 8.3%)    4.987     -1247.     -2.487      0.000      0.000       26
  11    0.2     5.3    5  330340     293    1230     118 ( 0.009%)   74723 ( 8.4%)    4.987     -1258.     -2.487      0.000      0.000       23
  12    0.1     6.9    6  212633     161     860      49 ( 0.004%)   75041 ( 8.4%)    4.987     -1260.     -2.487      0.000      0.000       20
  13    0.1     9.0    4   95835      75     316      15 ( 0.001%)   75245 ( 8.5%)    4.987     -1262.     -2.487      0.000      0.000       18
  14    0.1    11.6    1   39886      46     173       4 ( 0.000%)   75284 ( 8.5%)    4.987     -1262.     -2.487      0.000      0.000       17
  15    0.1    15.1    0   29507      36     150       3 ( 0.000%)   75327 ( 8.5%)    4.987     -1261.     -2.487      0.000      0.000       16
  16    0.1    19.7    0   20009      34     142       0 ( 0.000%)   75354 ( 8.5%)    4.987     -1261.     -2.487      0.000      0.000       16
ERROR: RTE: Design i2c_gpio_ip_combined_litex routing failed
