
Uart recive dma.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000046b0  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000005c  08004880  08004880  00005880  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080048dc  080048dc  00006068  2**0
                  CONTENTS
  4 .ARM          00000008  080048dc  080048dc  000058dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080048e4  080048e4  00006068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080048e4  080048e4  000058e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080048e8  080048e8  000058e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  080048ec  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000324  20000068  08004954  00006068  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000038c  08004954  0000638c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00006068  2**0
                  CONTENTS, READONLY
 12 .debug_info   000098ed  00000000  00000000  00006098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001b6e  00000000  00000000  0000f985  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000830  00000000  00000000  000114f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000637  00000000  00000000  00011d28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00021d94  00000000  00000000  0001235f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000a36d  00000000  00000000  000340f3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ca454  00000000  00000000  0003e460  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001088b4  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000027bc  00000000  00000000  001088f8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000063  00000000  00000000  0010b0b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000068 	.word	0x20000068
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08004868 	.word	0x08004868

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	2000006c 	.word	0x2000006c
 800020c:	08004868 	.word	0x08004868

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_uldivmod>:
 80002b0:	b953      	cbnz	r3, 80002c8 <__aeabi_uldivmod+0x18>
 80002b2:	b94a      	cbnz	r2, 80002c8 <__aeabi_uldivmod+0x18>
 80002b4:	2900      	cmp	r1, #0
 80002b6:	bf08      	it	eq
 80002b8:	2800      	cmpeq	r0, #0
 80002ba:	bf1c      	itt	ne
 80002bc:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80002c0:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80002c4:	f000 b96a 	b.w	800059c <__aeabi_idiv0>
 80002c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002d0:	f000 f806 	bl	80002e0 <__udivmoddi4>
 80002d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002dc:	b004      	add	sp, #16
 80002de:	4770      	bx	lr

080002e0 <__udivmoddi4>:
 80002e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002e4:	9d08      	ldr	r5, [sp, #32]
 80002e6:	460c      	mov	r4, r1
 80002e8:	2b00      	cmp	r3, #0
 80002ea:	d14e      	bne.n	800038a <__udivmoddi4+0xaa>
 80002ec:	4694      	mov	ip, r2
 80002ee:	458c      	cmp	ip, r1
 80002f0:	4686      	mov	lr, r0
 80002f2:	fab2 f282 	clz	r2, r2
 80002f6:	d962      	bls.n	80003be <__udivmoddi4+0xde>
 80002f8:	b14a      	cbz	r2, 800030e <__udivmoddi4+0x2e>
 80002fa:	f1c2 0320 	rsb	r3, r2, #32
 80002fe:	4091      	lsls	r1, r2
 8000300:	fa20 f303 	lsr.w	r3, r0, r3
 8000304:	fa0c fc02 	lsl.w	ip, ip, r2
 8000308:	4319      	orrs	r1, r3
 800030a:	fa00 fe02 	lsl.w	lr, r0, r2
 800030e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000312:	fa1f f68c 	uxth.w	r6, ip
 8000316:	fbb1 f4f7 	udiv	r4, r1, r7
 800031a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800031e:	fb07 1114 	mls	r1, r7, r4, r1
 8000322:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000326:	fb04 f106 	mul.w	r1, r4, r6
 800032a:	4299      	cmp	r1, r3
 800032c:	d90a      	bls.n	8000344 <__udivmoddi4+0x64>
 800032e:	eb1c 0303 	adds.w	r3, ip, r3
 8000332:	f104 30ff 	add.w	r0, r4, #4294967295	@ 0xffffffff
 8000336:	f080 8112 	bcs.w	800055e <__udivmoddi4+0x27e>
 800033a:	4299      	cmp	r1, r3
 800033c:	f240 810f 	bls.w	800055e <__udivmoddi4+0x27e>
 8000340:	3c02      	subs	r4, #2
 8000342:	4463      	add	r3, ip
 8000344:	1a59      	subs	r1, r3, r1
 8000346:	fa1f f38e 	uxth.w	r3, lr
 800034a:	fbb1 f0f7 	udiv	r0, r1, r7
 800034e:	fb07 1110 	mls	r1, r7, r0, r1
 8000352:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000356:	fb00 f606 	mul.w	r6, r0, r6
 800035a:	429e      	cmp	r6, r3
 800035c:	d90a      	bls.n	8000374 <__udivmoddi4+0x94>
 800035e:	eb1c 0303 	adds.w	r3, ip, r3
 8000362:	f100 31ff 	add.w	r1, r0, #4294967295	@ 0xffffffff
 8000366:	f080 80fc 	bcs.w	8000562 <__udivmoddi4+0x282>
 800036a:	429e      	cmp	r6, r3
 800036c:	f240 80f9 	bls.w	8000562 <__udivmoddi4+0x282>
 8000370:	4463      	add	r3, ip
 8000372:	3802      	subs	r0, #2
 8000374:	1b9b      	subs	r3, r3, r6
 8000376:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800037a:	2100      	movs	r1, #0
 800037c:	b11d      	cbz	r5, 8000386 <__udivmoddi4+0xa6>
 800037e:	40d3      	lsrs	r3, r2
 8000380:	2200      	movs	r2, #0
 8000382:	e9c5 3200 	strd	r3, r2, [r5]
 8000386:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800038a:	428b      	cmp	r3, r1
 800038c:	d905      	bls.n	800039a <__udivmoddi4+0xba>
 800038e:	b10d      	cbz	r5, 8000394 <__udivmoddi4+0xb4>
 8000390:	e9c5 0100 	strd	r0, r1, [r5]
 8000394:	2100      	movs	r1, #0
 8000396:	4608      	mov	r0, r1
 8000398:	e7f5      	b.n	8000386 <__udivmoddi4+0xa6>
 800039a:	fab3 f183 	clz	r1, r3
 800039e:	2900      	cmp	r1, #0
 80003a0:	d146      	bne.n	8000430 <__udivmoddi4+0x150>
 80003a2:	42a3      	cmp	r3, r4
 80003a4:	d302      	bcc.n	80003ac <__udivmoddi4+0xcc>
 80003a6:	4290      	cmp	r0, r2
 80003a8:	f0c0 80f0 	bcc.w	800058c <__udivmoddi4+0x2ac>
 80003ac:	1a86      	subs	r6, r0, r2
 80003ae:	eb64 0303 	sbc.w	r3, r4, r3
 80003b2:	2001      	movs	r0, #1
 80003b4:	2d00      	cmp	r5, #0
 80003b6:	d0e6      	beq.n	8000386 <__udivmoddi4+0xa6>
 80003b8:	e9c5 6300 	strd	r6, r3, [r5]
 80003bc:	e7e3      	b.n	8000386 <__udivmoddi4+0xa6>
 80003be:	2a00      	cmp	r2, #0
 80003c0:	f040 8090 	bne.w	80004e4 <__udivmoddi4+0x204>
 80003c4:	eba1 040c 	sub.w	r4, r1, ip
 80003c8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80003cc:	fa1f f78c 	uxth.w	r7, ip
 80003d0:	2101      	movs	r1, #1
 80003d2:	fbb4 f6f8 	udiv	r6, r4, r8
 80003d6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003da:	fb08 4416 	mls	r4, r8, r6, r4
 80003de:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003e2:	fb07 f006 	mul.w	r0, r7, r6
 80003e6:	4298      	cmp	r0, r3
 80003e8:	d908      	bls.n	80003fc <__udivmoddi4+0x11c>
 80003ea:	eb1c 0303 	adds.w	r3, ip, r3
 80003ee:	f106 34ff 	add.w	r4, r6, #4294967295	@ 0xffffffff
 80003f2:	d202      	bcs.n	80003fa <__udivmoddi4+0x11a>
 80003f4:	4298      	cmp	r0, r3
 80003f6:	f200 80cd 	bhi.w	8000594 <__udivmoddi4+0x2b4>
 80003fa:	4626      	mov	r6, r4
 80003fc:	1a1c      	subs	r4, r3, r0
 80003fe:	fa1f f38e 	uxth.w	r3, lr
 8000402:	fbb4 f0f8 	udiv	r0, r4, r8
 8000406:	fb08 4410 	mls	r4, r8, r0, r4
 800040a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800040e:	fb00 f707 	mul.w	r7, r0, r7
 8000412:	429f      	cmp	r7, r3
 8000414:	d908      	bls.n	8000428 <__udivmoddi4+0x148>
 8000416:	eb1c 0303 	adds.w	r3, ip, r3
 800041a:	f100 34ff 	add.w	r4, r0, #4294967295	@ 0xffffffff
 800041e:	d202      	bcs.n	8000426 <__udivmoddi4+0x146>
 8000420:	429f      	cmp	r7, r3
 8000422:	f200 80b0 	bhi.w	8000586 <__udivmoddi4+0x2a6>
 8000426:	4620      	mov	r0, r4
 8000428:	1bdb      	subs	r3, r3, r7
 800042a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800042e:	e7a5      	b.n	800037c <__udivmoddi4+0x9c>
 8000430:	f1c1 0620 	rsb	r6, r1, #32
 8000434:	408b      	lsls	r3, r1
 8000436:	fa22 f706 	lsr.w	r7, r2, r6
 800043a:	431f      	orrs	r7, r3
 800043c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000440:	fa04 f301 	lsl.w	r3, r4, r1
 8000444:	ea43 030c 	orr.w	r3, r3, ip
 8000448:	40f4      	lsrs	r4, r6
 800044a:	fa00 f801 	lsl.w	r8, r0, r1
 800044e:	0c38      	lsrs	r0, r7, #16
 8000450:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000454:	fbb4 fef0 	udiv	lr, r4, r0
 8000458:	fa1f fc87 	uxth.w	ip, r7
 800045c:	fb00 441e 	mls	r4, r0, lr, r4
 8000460:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000464:	fb0e f90c 	mul.w	r9, lr, ip
 8000468:	45a1      	cmp	r9, r4
 800046a:	fa02 f201 	lsl.w	r2, r2, r1
 800046e:	d90a      	bls.n	8000486 <__udivmoddi4+0x1a6>
 8000470:	193c      	adds	r4, r7, r4
 8000472:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 8000476:	f080 8084 	bcs.w	8000582 <__udivmoddi4+0x2a2>
 800047a:	45a1      	cmp	r9, r4
 800047c:	f240 8081 	bls.w	8000582 <__udivmoddi4+0x2a2>
 8000480:	f1ae 0e02 	sub.w	lr, lr, #2
 8000484:	443c      	add	r4, r7
 8000486:	eba4 0409 	sub.w	r4, r4, r9
 800048a:	fa1f f983 	uxth.w	r9, r3
 800048e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000492:	fb00 4413 	mls	r4, r0, r3, r4
 8000496:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800049a:	fb03 fc0c 	mul.w	ip, r3, ip
 800049e:	45a4      	cmp	ip, r4
 80004a0:	d907      	bls.n	80004b2 <__udivmoddi4+0x1d2>
 80004a2:	193c      	adds	r4, r7, r4
 80004a4:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 80004a8:	d267      	bcs.n	800057a <__udivmoddi4+0x29a>
 80004aa:	45a4      	cmp	ip, r4
 80004ac:	d965      	bls.n	800057a <__udivmoddi4+0x29a>
 80004ae:	3b02      	subs	r3, #2
 80004b0:	443c      	add	r4, r7
 80004b2:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80004b6:	fba0 9302 	umull	r9, r3, r0, r2
 80004ba:	eba4 040c 	sub.w	r4, r4, ip
 80004be:	429c      	cmp	r4, r3
 80004c0:	46ce      	mov	lr, r9
 80004c2:	469c      	mov	ip, r3
 80004c4:	d351      	bcc.n	800056a <__udivmoddi4+0x28a>
 80004c6:	d04e      	beq.n	8000566 <__udivmoddi4+0x286>
 80004c8:	b155      	cbz	r5, 80004e0 <__udivmoddi4+0x200>
 80004ca:	ebb8 030e 	subs.w	r3, r8, lr
 80004ce:	eb64 040c 	sbc.w	r4, r4, ip
 80004d2:	fa04 f606 	lsl.w	r6, r4, r6
 80004d6:	40cb      	lsrs	r3, r1
 80004d8:	431e      	orrs	r6, r3
 80004da:	40cc      	lsrs	r4, r1
 80004dc:	e9c5 6400 	strd	r6, r4, [r5]
 80004e0:	2100      	movs	r1, #0
 80004e2:	e750      	b.n	8000386 <__udivmoddi4+0xa6>
 80004e4:	f1c2 0320 	rsb	r3, r2, #32
 80004e8:	fa20 f103 	lsr.w	r1, r0, r3
 80004ec:	fa0c fc02 	lsl.w	ip, ip, r2
 80004f0:	fa24 f303 	lsr.w	r3, r4, r3
 80004f4:	4094      	lsls	r4, r2
 80004f6:	430c      	orrs	r4, r1
 80004f8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004fc:	fa00 fe02 	lsl.w	lr, r0, r2
 8000500:	fa1f f78c 	uxth.w	r7, ip
 8000504:	fbb3 f0f8 	udiv	r0, r3, r8
 8000508:	fb08 3110 	mls	r1, r8, r0, r3
 800050c:	0c23      	lsrs	r3, r4, #16
 800050e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000512:	fb00 f107 	mul.w	r1, r0, r7
 8000516:	4299      	cmp	r1, r3
 8000518:	d908      	bls.n	800052c <__udivmoddi4+0x24c>
 800051a:	eb1c 0303 	adds.w	r3, ip, r3
 800051e:	f100 36ff 	add.w	r6, r0, #4294967295	@ 0xffffffff
 8000522:	d22c      	bcs.n	800057e <__udivmoddi4+0x29e>
 8000524:	4299      	cmp	r1, r3
 8000526:	d92a      	bls.n	800057e <__udivmoddi4+0x29e>
 8000528:	3802      	subs	r0, #2
 800052a:	4463      	add	r3, ip
 800052c:	1a5b      	subs	r3, r3, r1
 800052e:	b2a4      	uxth	r4, r4
 8000530:	fbb3 f1f8 	udiv	r1, r3, r8
 8000534:	fb08 3311 	mls	r3, r8, r1, r3
 8000538:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800053c:	fb01 f307 	mul.w	r3, r1, r7
 8000540:	42a3      	cmp	r3, r4
 8000542:	d908      	bls.n	8000556 <__udivmoddi4+0x276>
 8000544:	eb1c 0404 	adds.w	r4, ip, r4
 8000548:	f101 36ff 	add.w	r6, r1, #4294967295	@ 0xffffffff
 800054c:	d213      	bcs.n	8000576 <__udivmoddi4+0x296>
 800054e:	42a3      	cmp	r3, r4
 8000550:	d911      	bls.n	8000576 <__udivmoddi4+0x296>
 8000552:	3902      	subs	r1, #2
 8000554:	4464      	add	r4, ip
 8000556:	1ae4      	subs	r4, r4, r3
 8000558:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800055c:	e739      	b.n	80003d2 <__udivmoddi4+0xf2>
 800055e:	4604      	mov	r4, r0
 8000560:	e6f0      	b.n	8000344 <__udivmoddi4+0x64>
 8000562:	4608      	mov	r0, r1
 8000564:	e706      	b.n	8000374 <__udivmoddi4+0x94>
 8000566:	45c8      	cmp	r8, r9
 8000568:	d2ae      	bcs.n	80004c8 <__udivmoddi4+0x1e8>
 800056a:	ebb9 0e02 	subs.w	lr, r9, r2
 800056e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000572:	3801      	subs	r0, #1
 8000574:	e7a8      	b.n	80004c8 <__udivmoddi4+0x1e8>
 8000576:	4631      	mov	r1, r6
 8000578:	e7ed      	b.n	8000556 <__udivmoddi4+0x276>
 800057a:	4603      	mov	r3, r0
 800057c:	e799      	b.n	80004b2 <__udivmoddi4+0x1d2>
 800057e:	4630      	mov	r0, r6
 8000580:	e7d4      	b.n	800052c <__udivmoddi4+0x24c>
 8000582:	46d6      	mov	lr, sl
 8000584:	e77f      	b.n	8000486 <__udivmoddi4+0x1a6>
 8000586:	4463      	add	r3, ip
 8000588:	3802      	subs	r0, #2
 800058a:	e74d      	b.n	8000428 <__udivmoddi4+0x148>
 800058c:	4606      	mov	r6, r0
 800058e:	4623      	mov	r3, r4
 8000590:	4608      	mov	r0, r1
 8000592:	e70f      	b.n	80003b4 <__udivmoddi4+0xd4>
 8000594:	3e02      	subs	r6, #2
 8000596:	4463      	add	r3, ip
 8000598:	e730      	b.n	80003fc <__udivmoddi4+0x11c>
 800059a:	bf00      	nop

0800059c <__aeabi_idiv0>:
 800059c:	4770      	bx	lr
 800059e:	bf00      	nop

080005a0 <_write>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int _write(int file, char *ptr, int len){
 80005a0:	b480      	push	{r7}
 80005a2:	b087      	sub	sp, #28
 80005a4:	af00      	add	r7, sp, #0
 80005a6:	60f8      	str	r0, [r7, #12]
 80005a8:	60b9      	str	r1, [r7, #8]
 80005aa:	607a      	str	r2, [r7, #4]
	for (int idx = 0; idx < len; idx++) {
 80005ac:	2300      	movs	r3, #0
 80005ae:	617b      	str	r3, [r7, #20]
 80005b0:	e00f      	b.n	80005d2 <_write+0x32>
		while(!(USART2 -> SR & USART_SR_TXE));
 80005b2:	bf00      	nop
 80005b4:	4b0c      	ldr	r3, [pc, #48]	@ (80005e8 <_write+0x48>)
 80005b6:	681b      	ldr	r3, [r3, #0]
 80005b8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80005bc:	2b00      	cmp	r3, #0
 80005be:	d0f9      	beq.n	80005b4 <_write+0x14>
		USART2->DR = (uint8_t)ptr[idx];
 80005c0:	697b      	ldr	r3, [r7, #20]
 80005c2:	68ba      	ldr	r2, [r7, #8]
 80005c4:	4413      	add	r3, r2
 80005c6:	781a      	ldrb	r2, [r3, #0]
 80005c8:	4b07      	ldr	r3, [pc, #28]	@ (80005e8 <_write+0x48>)
 80005ca:	605a      	str	r2, [r3, #4]
	for (int idx = 0; idx < len; idx++) {
 80005cc:	697b      	ldr	r3, [r7, #20]
 80005ce:	3301      	adds	r3, #1
 80005d0:	617b      	str	r3, [r7, #20]
 80005d2:	697a      	ldr	r2, [r7, #20]
 80005d4:	687b      	ldr	r3, [r7, #4]
 80005d6:	429a      	cmp	r2, r3
 80005d8:	dbeb      	blt.n	80005b2 <_write+0x12>
	}
	return len;
 80005da:	687b      	ldr	r3, [r7, #4]
}
 80005dc:	4618      	mov	r0, r3
 80005de:	371c      	adds	r7, #28
 80005e0:	46bd      	mov	sp, r7
 80005e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005e6:	4770      	bx	lr
 80005e8:	40004400 	.word	0x40004400

080005ec <HAL_UARTEx_RxEventCallback>:

uint8_t received_data[100];
void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80005ec:	b580      	push	{r7, lr}
 80005ee:	b082      	sub	sp, #8
 80005f0:	af00      	add	r7, sp, #0
 80005f2:	6078      	str	r0, [r7, #4]
 80005f4:	460b      	mov	r3, r1
 80005f6:	807b      	strh	r3, [r7, #2]
	printf("%.*s\n", Size, received_data);
 80005f8:	887b      	ldrh	r3, [r7, #2]
 80005fa:	4a07      	ldr	r2, [pc, #28]	@ (8000618 <HAL_UARTEx_RxEventCallback+0x2c>)
 80005fc:	4619      	mov	r1, r3
 80005fe:	4807      	ldr	r0, [pc, #28]	@ (800061c <HAL_UARTEx_RxEventCallback+0x30>)
 8000600:	f003 fac4 	bl	8003b8c <iprintf>
	HAL_UARTEx_ReceiveToIdle_DMA(&huart1, received_data, sizeof(received_data));
 8000604:	2264      	movs	r2, #100	@ 0x64
 8000606:	4904      	ldr	r1, [pc, #16]	@ (8000618 <HAL_UARTEx_RxEventCallback+0x2c>)
 8000608:	4805      	ldr	r0, [pc, #20]	@ (8000620 <HAL_UARTEx_RxEventCallback+0x34>)
 800060a:	f002 f913 	bl	8002834 <HAL_UARTEx_ReceiveToIdle_DMA>
}
 800060e:	bf00      	nop
 8000610:	3708      	adds	r7, #8
 8000612:	46bd      	mov	sp, r7
 8000614:	bd80      	pop	{r7, pc}
 8000616:	bf00      	nop
 8000618:	200001d4 	.word	0x200001d4
 800061c:	08004880 	.word	0x08004880
 8000620:	20000084 	.word	0x20000084

08000624 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000624:	b580      	push	{r7, lr}
 8000626:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000628:	f000 fb98 	bl	8000d5c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800062c:	f000 f814 	bl	8000658 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000630:	f000 f8fc 	bl	800082c <MX_GPIO_Init>
  MX_DMA_Init();
 8000634:	f000 f8d2 	bl	80007dc <MX_DMA_Init>
  MX_USART2_UART_Init();
 8000638:	f000 f8a6 	bl	8000788 <MX_USART2_UART_Init>
  MX_USART1_UART_Init();
 800063c:	f000 f87a 	bl	8000734 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_UARTEx_ReceiveToIdle_DMA(&huart1, received_data, sizeof(received_data));
 8000640:	2264      	movs	r2, #100	@ 0x64
 8000642:	4903      	ldr	r1, [pc, #12]	@ (8000650 <main+0x2c>)
 8000644:	4803      	ldr	r0, [pc, #12]	@ (8000654 <main+0x30>)
 8000646:	f002 f8f5 	bl	8002834 <HAL_UARTEx_ReceiveToIdle_DMA>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800064a:	bf00      	nop
 800064c:	e7fd      	b.n	800064a <main+0x26>
 800064e:	bf00      	nop
 8000650:	200001d4 	.word	0x200001d4
 8000654:	20000084 	.word	0x20000084

08000658 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000658:	b580      	push	{r7, lr}
 800065a:	b094      	sub	sp, #80	@ 0x50
 800065c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800065e:	f107 031c 	add.w	r3, r7, #28
 8000662:	2234      	movs	r2, #52	@ 0x34
 8000664:	2100      	movs	r1, #0
 8000666:	4618      	mov	r0, r3
 8000668:	f003 fae5 	bl	8003c36 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800066c:	f107 0308 	add.w	r3, r7, #8
 8000670:	2200      	movs	r2, #0
 8000672:	601a      	str	r2, [r3, #0]
 8000674:	605a      	str	r2, [r3, #4]
 8000676:	609a      	str	r2, [r3, #8]
 8000678:	60da      	str	r2, [r3, #12]
 800067a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800067c:	2300      	movs	r3, #0
 800067e:	607b      	str	r3, [r7, #4]
 8000680:	4b2a      	ldr	r3, [pc, #168]	@ (800072c <SystemClock_Config+0xd4>)
 8000682:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000684:	4a29      	ldr	r2, [pc, #164]	@ (800072c <SystemClock_Config+0xd4>)
 8000686:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800068a:	6413      	str	r3, [r2, #64]	@ 0x40
 800068c:	4b27      	ldr	r3, [pc, #156]	@ (800072c <SystemClock_Config+0xd4>)
 800068e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000690:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000694:	607b      	str	r3, [r7, #4]
 8000696:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000698:	2300      	movs	r3, #0
 800069a:	603b      	str	r3, [r7, #0]
 800069c:	4b24      	ldr	r3, [pc, #144]	@ (8000730 <SystemClock_Config+0xd8>)
 800069e:	681b      	ldr	r3, [r3, #0]
 80006a0:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80006a4:	4a22      	ldr	r2, [pc, #136]	@ (8000730 <SystemClock_Config+0xd8>)
 80006a6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80006aa:	6013      	str	r3, [r2, #0]
 80006ac:	4b20      	ldr	r3, [pc, #128]	@ (8000730 <SystemClock_Config+0xd8>)
 80006ae:	681b      	ldr	r3, [r3, #0]
 80006b0:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80006b4:	603b      	str	r3, [r7, #0]
 80006b6:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80006b8:	2302      	movs	r3, #2
 80006ba:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80006bc:	2301      	movs	r3, #1
 80006be:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80006c0:	2310      	movs	r3, #16
 80006c2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80006c4:	2302      	movs	r3, #2
 80006c6:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80006c8:	2300      	movs	r3, #0
 80006ca:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 80006cc:	2310      	movs	r3, #16
 80006ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 80006d0:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 80006d4:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 80006d6:	2304      	movs	r3, #4
 80006d8:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80006da:	2302      	movs	r3, #2
 80006dc:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 80006de:	2302      	movs	r3, #2
 80006e0:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006e2:	f107 031c 	add.w	r3, r7, #28
 80006e6:	4618      	mov	r0, r3
 80006e8:	f001 fdb6 	bl	8002258 <HAL_RCC_OscConfig>
 80006ec:	4603      	mov	r3, r0
 80006ee:	2b00      	cmp	r3, #0
 80006f0:	d001      	beq.n	80006f6 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 80006f2:	f000 f909 	bl	8000908 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006f6:	230f      	movs	r3, #15
 80006f8:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80006fa:	2302      	movs	r3, #2
 80006fc:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006fe:	2300      	movs	r3, #0
 8000700:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000702:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000706:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000708:	2300      	movs	r3, #0
 800070a:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800070c:	f107 0308 	add.w	r3, r7, #8
 8000710:	2102      	movs	r1, #2
 8000712:	4618      	mov	r0, r3
 8000714:	f001 fa56 	bl	8001bc4 <HAL_RCC_ClockConfig>
 8000718:	4603      	mov	r3, r0
 800071a:	2b00      	cmp	r3, #0
 800071c:	d001      	beq.n	8000722 <SystemClock_Config+0xca>
  {
    Error_Handler();
 800071e:	f000 f8f3 	bl	8000908 <Error_Handler>
  }
}
 8000722:	bf00      	nop
 8000724:	3750      	adds	r7, #80	@ 0x50
 8000726:	46bd      	mov	sp, r7
 8000728:	bd80      	pop	{r7, pc}
 800072a:	bf00      	nop
 800072c:	40023800 	.word	0x40023800
 8000730:	40007000 	.word	0x40007000

08000734 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000734:	b580      	push	{r7, lr}
 8000736:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000738:	4b11      	ldr	r3, [pc, #68]	@ (8000780 <MX_USART1_UART_Init+0x4c>)
 800073a:	4a12      	ldr	r2, [pc, #72]	@ (8000784 <MX_USART1_UART_Init+0x50>)
 800073c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 800073e:	4b10      	ldr	r3, [pc, #64]	@ (8000780 <MX_USART1_UART_Init+0x4c>)
 8000740:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8000744:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000746:	4b0e      	ldr	r3, [pc, #56]	@ (8000780 <MX_USART1_UART_Init+0x4c>)
 8000748:	2200      	movs	r2, #0
 800074a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800074c:	4b0c      	ldr	r3, [pc, #48]	@ (8000780 <MX_USART1_UART_Init+0x4c>)
 800074e:	2200      	movs	r2, #0
 8000750:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000752:	4b0b      	ldr	r3, [pc, #44]	@ (8000780 <MX_USART1_UART_Init+0x4c>)
 8000754:	2200      	movs	r2, #0
 8000756:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000758:	4b09      	ldr	r3, [pc, #36]	@ (8000780 <MX_USART1_UART_Init+0x4c>)
 800075a:	220c      	movs	r2, #12
 800075c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800075e:	4b08      	ldr	r3, [pc, #32]	@ (8000780 <MX_USART1_UART_Init+0x4c>)
 8000760:	2200      	movs	r2, #0
 8000762:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000764:	4b06      	ldr	r3, [pc, #24]	@ (8000780 <MX_USART1_UART_Init+0x4c>)
 8000766:	2200      	movs	r2, #0
 8000768:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800076a:	4805      	ldr	r0, [pc, #20]	@ (8000780 <MX_USART1_UART_Init+0x4c>)
 800076c:	f002 f812 	bl	8002794 <HAL_UART_Init>
 8000770:	4603      	mov	r3, r0
 8000772:	2b00      	cmp	r3, #0
 8000774:	d001      	beq.n	800077a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000776:	f000 f8c7 	bl	8000908 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800077a:	bf00      	nop
 800077c:	bd80      	pop	{r7, pc}
 800077e:	bf00      	nop
 8000780:	20000084 	.word	0x20000084
 8000784:	40011000 	.word	0x40011000

08000788 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000788:	b580      	push	{r7, lr}
 800078a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800078c:	4b11      	ldr	r3, [pc, #68]	@ (80007d4 <MX_USART2_UART_Init+0x4c>)
 800078e:	4a12      	ldr	r2, [pc, #72]	@ (80007d8 <MX_USART2_UART_Init+0x50>)
 8000790:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000792:	4b10      	ldr	r3, [pc, #64]	@ (80007d4 <MX_USART2_UART_Init+0x4c>)
 8000794:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000798:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800079a:	4b0e      	ldr	r3, [pc, #56]	@ (80007d4 <MX_USART2_UART_Init+0x4c>)
 800079c:	2200      	movs	r2, #0
 800079e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80007a0:	4b0c      	ldr	r3, [pc, #48]	@ (80007d4 <MX_USART2_UART_Init+0x4c>)
 80007a2:	2200      	movs	r2, #0
 80007a4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80007a6:	4b0b      	ldr	r3, [pc, #44]	@ (80007d4 <MX_USART2_UART_Init+0x4c>)
 80007a8:	2200      	movs	r2, #0
 80007aa:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80007ac:	4b09      	ldr	r3, [pc, #36]	@ (80007d4 <MX_USART2_UART_Init+0x4c>)
 80007ae:	220c      	movs	r2, #12
 80007b0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80007b2:	4b08      	ldr	r3, [pc, #32]	@ (80007d4 <MX_USART2_UART_Init+0x4c>)
 80007b4:	2200      	movs	r2, #0
 80007b6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80007b8:	4b06      	ldr	r3, [pc, #24]	@ (80007d4 <MX_USART2_UART_Init+0x4c>)
 80007ba:	2200      	movs	r2, #0
 80007bc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80007be:	4805      	ldr	r0, [pc, #20]	@ (80007d4 <MX_USART2_UART_Init+0x4c>)
 80007c0:	f001 ffe8 	bl	8002794 <HAL_UART_Init>
 80007c4:	4603      	mov	r3, r0
 80007c6:	2b00      	cmp	r3, #0
 80007c8:	d001      	beq.n	80007ce <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80007ca:	f000 f89d 	bl	8000908 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80007ce:	bf00      	nop
 80007d0:	bd80      	pop	{r7, pc}
 80007d2:	bf00      	nop
 80007d4:	200000cc 	.word	0x200000cc
 80007d8:	40004400 	.word	0x40004400

080007dc <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80007dc:	b580      	push	{r7, lr}
 80007de:	b082      	sub	sp, #8
 80007e0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80007e2:	2300      	movs	r3, #0
 80007e4:	607b      	str	r3, [r7, #4]
 80007e6:	4b10      	ldr	r3, [pc, #64]	@ (8000828 <MX_DMA_Init+0x4c>)
 80007e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007ea:	4a0f      	ldr	r2, [pc, #60]	@ (8000828 <MX_DMA_Init+0x4c>)
 80007ec:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80007f0:	6313      	str	r3, [r2, #48]	@ 0x30
 80007f2:	4b0d      	ldr	r3, [pc, #52]	@ (8000828 <MX_DMA_Init+0x4c>)
 80007f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007f6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80007fa:	607b      	str	r3, [r7, #4]
 80007fc:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 80007fe:	2200      	movs	r2, #0
 8000800:	2100      	movs	r1, #0
 8000802:	203a      	movs	r0, #58	@ 0x3a
 8000804:	f000 fbf7 	bl	8000ff6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8000808:	203a      	movs	r0, #58	@ 0x3a
 800080a:	f000 fc10 	bl	800102e <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream7_IRQn, 0, 0);
 800080e:	2200      	movs	r2, #0
 8000810:	2100      	movs	r1, #0
 8000812:	2046      	movs	r0, #70	@ 0x46
 8000814:	f000 fbef 	bl	8000ff6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream7_IRQn);
 8000818:	2046      	movs	r0, #70	@ 0x46
 800081a:	f000 fc08 	bl	800102e <HAL_NVIC_EnableIRQ>

}
 800081e:	bf00      	nop
 8000820:	3708      	adds	r7, #8
 8000822:	46bd      	mov	sp, r7
 8000824:	bd80      	pop	{r7, pc}
 8000826:	bf00      	nop
 8000828:	40023800 	.word	0x40023800

0800082c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800082c:	b580      	push	{r7, lr}
 800082e:	b08a      	sub	sp, #40	@ 0x28
 8000830:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000832:	f107 0314 	add.w	r3, r7, #20
 8000836:	2200      	movs	r2, #0
 8000838:	601a      	str	r2, [r3, #0]
 800083a:	605a      	str	r2, [r3, #4]
 800083c:	609a      	str	r2, [r3, #8]
 800083e:	60da      	str	r2, [r3, #12]
 8000840:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000842:	2300      	movs	r3, #0
 8000844:	613b      	str	r3, [r7, #16]
 8000846:	4b2d      	ldr	r3, [pc, #180]	@ (80008fc <MX_GPIO_Init+0xd0>)
 8000848:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800084a:	4a2c      	ldr	r2, [pc, #176]	@ (80008fc <MX_GPIO_Init+0xd0>)
 800084c:	f043 0304 	orr.w	r3, r3, #4
 8000850:	6313      	str	r3, [r2, #48]	@ 0x30
 8000852:	4b2a      	ldr	r3, [pc, #168]	@ (80008fc <MX_GPIO_Init+0xd0>)
 8000854:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000856:	f003 0304 	and.w	r3, r3, #4
 800085a:	613b      	str	r3, [r7, #16]
 800085c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800085e:	2300      	movs	r3, #0
 8000860:	60fb      	str	r3, [r7, #12]
 8000862:	4b26      	ldr	r3, [pc, #152]	@ (80008fc <MX_GPIO_Init+0xd0>)
 8000864:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000866:	4a25      	ldr	r2, [pc, #148]	@ (80008fc <MX_GPIO_Init+0xd0>)
 8000868:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800086c:	6313      	str	r3, [r2, #48]	@ 0x30
 800086e:	4b23      	ldr	r3, [pc, #140]	@ (80008fc <MX_GPIO_Init+0xd0>)
 8000870:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000872:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000876:	60fb      	str	r3, [r7, #12]
 8000878:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800087a:	2300      	movs	r3, #0
 800087c:	60bb      	str	r3, [r7, #8]
 800087e:	4b1f      	ldr	r3, [pc, #124]	@ (80008fc <MX_GPIO_Init+0xd0>)
 8000880:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000882:	4a1e      	ldr	r2, [pc, #120]	@ (80008fc <MX_GPIO_Init+0xd0>)
 8000884:	f043 0301 	orr.w	r3, r3, #1
 8000888:	6313      	str	r3, [r2, #48]	@ 0x30
 800088a:	4b1c      	ldr	r3, [pc, #112]	@ (80008fc <MX_GPIO_Init+0xd0>)
 800088c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800088e:	f003 0301 	and.w	r3, r3, #1
 8000892:	60bb      	str	r3, [r7, #8]
 8000894:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000896:	2300      	movs	r3, #0
 8000898:	607b      	str	r3, [r7, #4]
 800089a:	4b18      	ldr	r3, [pc, #96]	@ (80008fc <MX_GPIO_Init+0xd0>)
 800089c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800089e:	4a17      	ldr	r2, [pc, #92]	@ (80008fc <MX_GPIO_Init+0xd0>)
 80008a0:	f043 0302 	orr.w	r3, r3, #2
 80008a4:	6313      	str	r3, [r2, #48]	@ 0x30
 80008a6:	4b15      	ldr	r3, [pc, #84]	@ (80008fc <MX_GPIO_Init+0xd0>)
 80008a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008aa:	f003 0302 	and.w	r3, r3, #2
 80008ae:	607b      	str	r3, [r7, #4]
 80008b0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80008b2:	2200      	movs	r2, #0
 80008b4:	2120      	movs	r1, #32
 80008b6:	4812      	ldr	r0, [pc, #72]	@ (8000900 <MX_GPIO_Init+0xd4>)
 80008b8:	f001 f96a 	bl	8001b90 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80008bc:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80008c0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80008c2:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80008c6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008c8:	2300      	movs	r3, #0
 80008ca:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80008cc:	f107 0314 	add.w	r3, r7, #20
 80008d0:	4619      	mov	r1, r3
 80008d2:	480c      	ldr	r0, [pc, #48]	@ (8000904 <MX_GPIO_Init+0xd8>)
 80008d4:	f000 ffc8 	bl	8001868 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80008d8:	2320      	movs	r3, #32
 80008da:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008dc:	2301      	movs	r3, #1
 80008de:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008e0:	2300      	movs	r3, #0
 80008e2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008e4:	2300      	movs	r3, #0
 80008e6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80008e8:	f107 0314 	add.w	r3, r7, #20
 80008ec:	4619      	mov	r1, r3
 80008ee:	4804      	ldr	r0, [pc, #16]	@ (8000900 <MX_GPIO_Init+0xd4>)
 80008f0:	f000 ffba 	bl	8001868 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80008f4:	bf00      	nop
 80008f6:	3728      	adds	r7, #40	@ 0x28
 80008f8:	46bd      	mov	sp, r7
 80008fa:	bd80      	pop	{r7, pc}
 80008fc:	40023800 	.word	0x40023800
 8000900:	40020000 	.word	0x40020000
 8000904:	40020800 	.word	0x40020800

08000908 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000908:	b480      	push	{r7}
 800090a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800090c:	b672      	cpsid	i
}
 800090e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000910:	bf00      	nop
 8000912:	e7fd      	b.n	8000910 <Error_Handler+0x8>

08000914 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000914:	b580      	push	{r7, lr}
 8000916:	b082      	sub	sp, #8
 8000918:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800091a:	2300      	movs	r3, #0
 800091c:	607b      	str	r3, [r7, #4]
 800091e:	4b10      	ldr	r3, [pc, #64]	@ (8000960 <HAL_MspInit+0x4c>)
 8000920:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000922:	4a0f      	ldr	r2, [pc, #60]	@ (8000960 <HAL_MspInit+0x4c>)
 8000924:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000928:	6453      	str	r3, [r2, #68]	@ 0x44
 800092a:	4b0d      	ldr	r3, [pc, #52]	@ (8000960 <HAL_MspInit+0x4c>)
 800092c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800092e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000932:	607b      	str	r3, [r7, #4]
 8000934:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000936:	2300      	movs	r3, #0
 8000938:	603b      	str	r3, [r7, #0]
 800093a:	4b09      	ldr	r3, [pc, #36]	@ (8000960 <HAL_MspInit+0x4c>)
 800093c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800093e:	4a08      	ldr	r2, [pc, #32]	@ (8000960 <HAL_MspInit+0x4c>)
 8000940:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000944:	6413      	str	r3, [r2, #64]	@ 0x40
 8000946:	4b06      	ldr	r3, [pc, #24]	@ (8000960 <HAL_MspInit+0x4c>)
 8000948:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800094a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800094e:	603b      	str	r3, [r7, #0]
 8000950:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000952:	2007      	movs	r0, #7
 8000954:	f000 fb44 	bl	8000fe0 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000958:	bf00      	nop
 800095a:	3708      	adds	r7, #8
 800095c:	46bd      	mov	sp, r7
 800095e:	bd80      	pop	{r7, pc}
 8000960:	40023800 	.word	0x40023800

08000964 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000964:	b580      	push	{r7, lr}
 8000966:	b08c      	sub	sp, #48	@ 0x30
 8000968:	af00      	add	r7, sp, #0
 800096a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800096c:	f107 031c 	add.w	r3, r7, #28
 8000970:	2200      	movs	r2, #0
 8000972:	601a      	str	r2, [r3, #0]
 8000974:	605a      	str	r2, [r3, #4]
 8000976:	609a      	str	r2, [r3, #8]
 8000978:	60da      	str	r2, [r3, #12]
 800097a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 800097c:	687b      	ldr	r3, [r7, #4]
 800097e:	681b      	ldr	r3, [r3, #0]
 8000980:	4a65      	ldr	r2, [pc, #404]	@ (8000b18 <HAL_UART_MspInit+0x1b4>)
 8000982:	4293      	cmp	r3, r2
 8000984:	f040 8092 	bne.w	8000aac <HAL_UART_MspInit+0x148>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000988:	2300      	movs	r3, #0
 800098a:	61bb      	str	r3, [r7, #24]
 800098c:	4b63      	ldr	r3, [pc, #396]	@ (8000b1c <HAL_UART_MspInit+0x1b8>)
 800098e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000990:	4a62      	ldr	r2, [pc, #392]	@ (8000b1c <HAL_UART_MspInit+0x1b8>)
 8000992:	f043 0310 	orr.w	r3, r3, #16
 8000996:	6453      	str	r3, [r2, #68]	@ 0x44
 8000998:	4b60      	ldr	r3, [pc, #384]	@ (8000b1c <HAL_UART_MspInit+0x1b8>)
 800099a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800099c:	f003 0310 	and.w	r3, r3, #16
 80009a0:	61bb      	str	r3, [r7, #24]
 80009a2:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80009a4:	2300      	movs	r3, #0
 80009a6:	617b      	str	r3, [r7, #20]
 80009a8:	4b5c      	ldr	r3, [pc, #368]	@ (8000b1c <HAL_UART_MspInit+0x1b8>)
 80009aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009ac:	4a5b      	ldr	r2, [pc, #364]	@ (8000b1c <HAL_UART_MspInit+0x1b8>)
 80009ae:	f043 0301 	orr.w	r3, r3, #1
 80009b2:	6313      	str	r3, [r2, #48]	@ 0x30
 80009b4:	4b59      	ldr	r3, [pc, #356]	@ (8000b1c <HAL_UART_MspInit+0x1b8>)
 80009b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009b8:	f003 0301 	and.w	r3, r3, #1
 80009bc:	617b      	str	r3, [r7, #20]
 80009be:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80009c0:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 80009c4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009c6:	2302      	movs	r3, #2
 80009c8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009ca:	2300      	movs	r3, #0
 80009cc:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80009ce:	2303      	movs	r3, #3
 80009d0:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80009d2:	2307      	movs	r3, #7
 80009d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80009d6:	f107 031c 	add.w	r3, r7, #28
 80009da:	4619      	mov	r1, r3
 80009dc:	4850      	ldr	r0, [pc, #320]	@ (8000b20 <HAL_UART_MspInit+0x1bc>)
 80009de:	f000 ff43 	bl	8001868 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA2_Stream2;
 80009e2:	4b50      	ldr	r3, [pc, #320]	@ (8000b24 <HAL_UART_MspInit+0x1c0>)
 80009e4:	4a50      	ldr	r2, [pc, #320]	@ (8000b28 <HAL_UART_MspInit+0x1c4>)
 80009e6:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 80009e8:	4b4e      	ldr	r3, [pc, #312]	@ (8000b24 <HAL_UART_MspInit+0x1c0>)
 80009ea:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 80009ee:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80009f0:	4b4c      	ldr	r3, [pc, #304]	@ (8000b24 <HAL_UART_MspInit+0x1c0>)
 80009f2:	2200      	movs	r2, #0
 80009f4:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80009f6:	4b4b      	ldr	r3, [pc, #300]	@ (8000b24 <HAL_UART_MspInit+0x1c0>)
 80009f8:	2200      	movs	r2, #0
 80009fa:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80009fc:	4b49      	ldr	r3, [pc, #292]	@ (8000b24 <HAL_UART_MspInit+0x1c0>)
 80009fe:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000a02:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000a04:	4b47      	ldr	r3, [pc, #284]	@ (8000b24 <HAL_UART_MspInit+0x1c0>)
 8000a06:	2200      	movs	r2, #0
 8000a08:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000a0a:	4b46      	ldr	r3, [pc, #280]	@ (8000b24 <HAL_UART_MspInit+0x1c0>)
 8000a0c:	2200      	movs	r2, #0
 8000a0e:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 8000a10:	4b44      	ldr	r3, [pc, #272]	@ (8000b24 <HAL_UART_MspInit+0x1c0>)
 8000a12:	2200      	movs	r2, #0
 8000a14:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8000a16:	4b43      	ldr	r3, [pc, #268]	@ (8000b24 <HAL_UART_MspInit+0x1c0>)
 8000a18:	2200      	movs	r2, #0
 8000a1a:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000a1c:	4b41      	ldr	r3, [pc, #260]	@ (8000b24 <HAL_UART_MspInit+0x1c0>)
 8000a1e:	2200      	movs	r2, #0
 8000a20:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8000a22:	4840      	ldr	r0, [pc, #256]	@ (8000b24 <HAL_UART_MspInit+0x1c0>)
 8000a24:	f000 fb1e 	bl	8001064 <HAL_DMA_Init>
 8000a28:	4603      	mov	r3, r0
 8000a2a:	2b00      	cmp	r3, #0
 8000a2c:	d001      	beq.n	8000a32 <HAL_UART_MspInit+0xce>
    {
      Error_Handler();
 8000a2e:	f7ff ff6b 	bl	8000908 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8000a32:	687b      	ldr	r3, [r7, #4]
 8000a34:	4a3b      	ldr	r2, [pc, #236]	@ (8000b24 <HAL_UART_MspInit+0x1c0>)
 8000a36:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000a38:	4a3a      	ldr	r2, [pc, #232]	@ (8000b24 <HAL_UART_MspInit+0x1c0>)
 8000a3a:	687b      	ldr	r3, [r7, #4]
 8000a3c:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA2_Stream7;
 8000a3e:	4b3b      	ldr	r3, [pc, #236]	@ (8000b2c <HAL_UART_MspInit+0x1c8>)
 8000a40:	4a3b      	ldr	r2, [pc, #236]	@ (8000b30 <HAL_UART_MspInit+0x1cc>)
 8000a42:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Channel = DMA_CHANNEL_4;
 8000a44:	4b39      	ldr	r3, [pc, #228]	@ (8000b2c <HAL_UART_MspInit+0x1c8>)
 8000a46:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8000a4a:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000a4c:	4b37      	ldr	r3, [pc, #220]	@ (8000b2c <HAL_UART_MspInit+0x1c8>)
 8000a4e:	2240      	movs	r2, #64	@ 0x40
 8000a50:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000a52:	4b36      	ldr	r3, [pc, #216]	@ (8000b2c <HAL_UART_MspInit+0x1c8>)
 8000a54:	2200      	movs	r2, #0
 8000a56:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8000a58:	4b34      	ldr	r3, [pc, #208]	@ (8000b2c <HAL_UART_MspInit+0x1c8>)
 8000a5a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000a5e:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000a60:	4b32      	ldr	r3, [pc, #200]	@ (8000b2c <HAL_UART_MspInit+0x1c8>)
 8000a62:	2200      	movs	r2, #0
 8000a64:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000a66:	4b31      	ldr	r3, [pc, #196]	@ (8000b2c <HAL_UART_MspInit+0x1c8>)
 8000a68:	2200      	movs	r2, #0
 8000a6a:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8000a6c:	4b2f      	ldr	r3, [pc, #188]	@ (8000b2c <HAL_UART_MspInit+0x1c8>)
 8000a6e:	2200      	movs	r2, #0
 8000a70:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8000a72:	4b2e      	ldr	r3, [pc, #184]	@ (8000b2c <HAL_UART_MspInit+0x1c8>)
 8000a74:	2200      	movs	r2, #0
 8000a76:	621a      	str	r2, [r3, #32]
    hdma_usart1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000a78:	4b2c      	ldr	r3, [pc, #176]	@ (8000b2c <HAL_UART_MspInit+0x1c8>)
 8000a7a:	2200      	movs	r2, #0
 8000a7c:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8000a7e:	482b      	ldr	r0, [pc, #172]	@ (8000b2c <HAL_UART_MspInit+0x1c8>)
 8000a80:	f000 faf0 	bl	8001064 <HAL_DMA_Init>
 8000a84:	4603      	mov	r3, r0
 8000a86:	2b00      	cmp	r3, #0
 8000a88:	d001      	beq.n	8000a8e <HAL_UART_MspInit+0x12a>
    {
      Error_Handler();
 8000a8a:	f7ff ff3d 	bl	8000908 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 8000a8e:	687b      	ldr	r3, [r7, #4]
 8000a90:	4a26      	ldr	r2, [pc, #152]	@ (8000b2c <HAL_UART_MspInit+0x1c8>)
 8000a92:	639a      	str	r2, [r3, #56]	@ 0x38
 8000a94:	4a25      	ldr	r2, [pc, #148]	@ (8000b2c <HAL_UART_MspInit+0x1c8>)
 8000a96:	687b      	ldr	r3, [r7, #4]
 8000a98:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8000a9a:	2200      	movs	r2, #0
 8000a9c:	2100      	movs	r1, #0
 8000a9e:	2025      	movs	r0, #37	@ 0x25
 8000aa0:	f000 faa9 	bl	8000ff6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8000aa4:	2025      	movs	r0, #37	@ 0x25
 8000aa6:	f000 fac2 	bl	800102e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000aaa:	e030      	b.n	8000b0e <HAL_UART_MspInit+0x1aa>
  else if(huart->Instance==USART2)
 8000aac:	687b      	ldr	r3, [r7, #4]
 8000aae:	681b      	ldr	r3, [r3, #0]
 8000ab0:	4a20      	ldr	r2, [pc, #128]	@ (8000b34 <HAL_UART_MspInit+0x1d0>)
 8000ab2:	4293      	cmp	r3, r2
 8000ab4:	d12b      	bne.n	8000b0e <HAL_UART_MspInit+0x1aa>
    __HAL_RCC_USART2_CLK_ENABLE();
 8000ab6:	2300      	movs	r3, #0
 8000ab8:	613b      	str	r3, [r7, #16]
 8000aba:	4b18      	ldr	r3, [pc, #96]	@ (8000b1c <HAL_UART_MspInit+0x1b8>)
 8000abc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000abe:	4a17      	ldr	r2, [pc, #92]	@ (8000b1c <HAL_UART_MspInit+0x1b8>)
 8000ac0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000ac4:	6413      	str	r3, [r2, #64]	@ 0x40
 8000ac6:	4b15      	ldr	r3, [pc, #84]	@ (8000b1c <HAL_UART_MspInit+0x1b8>)
 8000ac8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000aca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000ace:	613b      	str	r3, [r7, #16]
 8000ad0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ad2:	2300      	movs	r3, #0
 8000ad4:	60fb      	str	r3, [r7, #12]
 8000ad6:	4b11      	ldr	r3, [pc, #68]	@ (8000b1c <HAL_UART_MspInit+0x1b8>)
 8000ad8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ada:	4a10      	ldr	r2, [pc, #64]	@ (8000b1c <HAL_UART_MspInit+0x1b8>)
 8000adc:	f043 0301 	orr.w	r3, r3, #1
 8000ae0:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ae2:	4b0e      	ldr	r3, [pc, #56]	@ (8000b1c <HAL_UART_MspInit+0x1b8>)
 8000ae4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ae6:	f003 0301 	and.w	r3, r3, #1
 8000aea:	60fb      	str	r3, [r7, #12]
 8000aec:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000aee:	230c      	movs	r3, #12
 8000af0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000af2:	2302      	movs	r3, #2
 8000af4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000af6:	2300      	movs	r3, #0
 8000af8:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000afa:	2303      	movs	r3, #3
 8000afc:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000afe:	2307      	movs	r3, #7
 8000b00:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b02:	f107 031c 	add.w	r3, r7, #28
 8000b06:	4619      	mov	r1, r3
 8000b08:	4805      	ldr	r0, [pc, #20]	@ (8000b20 <HAL_UART_MspInit+0x1bc>)
 8000b0a:	f000 fead 	bl	8001868 <HAL_GPIO_Init>
}
 8000b0e:	bf00      	nop
 8000b10:	3730      	adds	r7, #48	@ 0x30
 8000b12:	46bd      	mov	sp, r7
 8000b14:	bd80      	pop	{r7, pc}
 8000b16:	bf00      	nop
 8000b18:	40011000 	.word	0x40011000
 8000b1c:	40023800 	.word	0x40023800
 8000b20:	40020000 	.word	0x40020000
 8000b24:	20000114 	.word	0x20000114
 8000b28:	40026440 	.word	0x40026440
 8000b2c:	20000174 	.word	0x20000174
 8000b30:	400264b8 	.word	0x400264b8
 8000b34:	40004400 	.word	0x40004400

08000b38 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000b38:	b480      	push	{r7}
 8000b3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000b3c:	bf00      	nop
 8000b3e:	e7fd      	b.n	8000b3c <NMI_Handler+0x4>

08000b40 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000b40:	b480      	push	{r7}
 8000b42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000b44:	bf00      	nop
 8000b46:	e7fd      	b.n	8000b44 <HardFault_Handler+0x4>

08000b48 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000b48:	b480      	push	{r7}
 8000b4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000b4c:	bf00      	nop
 8000b4e:	e7fd      	b.n	8000b4c <MemManage_Handler+0x4>

08000b50 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000b50:	b480      	push	{r7}
 8000b52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000b54:	bf00      	nop
 8000b56:	e7fd      	b.n	8000b54 <BusFault_Handler+0x4>

08000b58 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000b58:	b480      	push	{r7}
 8000b5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000b5c:	bf00      	nop
 8000b5e:	e7fd      	b.n	8000b5c <UsageFault_Handler+0x4>

08000b60 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000b60:	b480      	push	{r7}
 8000b62:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000b64:	bf00      	nop
 8000b66:	46bd      	mov	sp, r7
 8000b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b6c:	4770      	bx	lr

08000b6e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000b6e:	b480      	push	{r7}
 8000b70:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000b72:	bf00      	nop
 8000b74:	46bd      	mov	sp, r7
 8000b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b7a:	4770      	bx	lr

08000b7c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000b7c:	b480      	push	{r7}
 8000b7e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000b80:	bf00      	nop
 8000b82:	46bd      	mov	sp, r7
 8000b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b88:	4770      	bx	lr

08000b8a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000b8a:	b580      	push	{r7, lr}
 8000b8c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000b8e:	f000 f937 	bl	8000e00 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000b92:	bf00      	nop
 8000b94:	bd80      	pop	{r7, pc}
	...

08000b98 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8000b98:	b580      	push	{r7, lr}
 8000b9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8000b9c:	4802      	ldr	r0, [pc, #8]	@ (8000ba8 <USART1_IRQHandler+0x10>)
 8000b9e:	f001 fea7 	bl	80028f0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8000ba2:	bf00      	nop
 8000ba4:	bd80      	pop	{r7, pc}
 8000ba6:	bf00      	nop
 8000ba8:	20000084 	.word	0x20000084

08000bac <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8000bac:	b580      	push	{r7, lr}
 8000bae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8000bb0:	4802      	ldr	r0, [pc, #8]	@ (8000bbc <DMA2_Stream2_IRQHandler+0x10>)
 8000bb2:	f000 fbef 	bl	8001394 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 8000bb6:	bf00      	nop
 8000bb8:	bd80      	pop	{r7, pc}
 8000bba:	bf00      	nop
 8000bbc:	20000114 	.word	0x20000114

08000bc0 <DMA2_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA2 stream7 global interrupt.
  */
void DMA2_Stream7_IRQHandler(void)
{
 8000bc0:	b580      	push	{r7, lr}
 8000bc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream7_IRQn 0 */

  /* USER CODE END DMA2_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8000bc4:	4802      	ldr	r0, [pc, #8]	@ (8000bd0 <DMA2_Stream7_IRQHandler+0x10>)
 8000bc6:	f000 fbe5 	bl	8001394 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream7_IRQn 1 */

  /* USER CODE END DMA2_Stream7_IRQn 1 */
}
 8000bca:	bf00      	nop
 8000bcc:	bd80      	pop	{r7, pc}
 8000bce:	bf00      	nop
 8000bd0:	20000174 	.word	0x20000174

08000bd4 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000bd4:	b580      	push	{r7, lr}
 8000bd6:	b086      	sub	sp, #24
 8000bd8:	af00      	add	r7, sp, #0
 8000bda:	60f8      	str	r0, [r7, #12]
 8000bdc:	60b9      	str	r1, [r7, #8]
 8000bde:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000be0:	2300      	movs	r3, #0
 8000be2:	617b      	str	r3, [r7, #20]
 8000be4:	e00a      	b.n	8000bfc <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000be6:	f3af 8000 	nop.w
 8000bea:	4601      	mov	r1, r0
 8000bec:	68bb      	ldr	r3, [r7, #8]
 8000bee:	1c5a      	adds	r2, r3, #1
 8000bf0:	60ba      	str	r2, [r7, #8]
 8000bf2:	b2ca      	uxtb	r2, r1
 8000bf4:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000bf6:	697b      	ldr	r3, [r7, #20]
 8000bf8:	3301      	adds	r3, #1
 8000bfa:	617b      	str	r3, [r7, #20]
 8000bfc:	697a      	ldr	r2, [r7, #20]
 8000bfe:	687b      	ldr	r3, [r7, #4]
 8000c00:	429a      	cmp	r2, r3
 8000c02:	dbf0      	blt.n	8000be6 <_read+0x12>
  }

  return len;
 8000c04:	687b      	ldr	r3, [r7, #4]
}
 8000c06:	4618      	mov	r0, r3
 8000c08:	3718      	adds	r7, #24
 8000c0a:	46bd      	mov	sp, r7
 8000c0c:	bd80      	pop	{r7, pc}

08000c0e <_close>:
  }
  return len;
}

int _close(int file)
{
 8000c0e:	b480      	push	{r7}
 8000c10:	b083      	sub	sp, #12
 8000c12:	af00      	add	r7, sp, #0
 8000c14:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000c16:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8000c1a:	4618      	mov	r0, r3
 8000c1c:	370c      	adds	r7, #12
 8000c1e:	46bd      	mov	sp, r7
 8000c20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c24:	4770      	bx	lr

08000c26 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000c26:	b480      	push	{r7}
 8000c28:	b083      	sub	sp, #12
 8000c2a:	af00      	add	r7, sp, #0
 8000c2c:	6078      	str	r0, [r7, #4]
 8000c2e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000c30:	683b      	ldr	r3, [r7, #0]
 8000c32:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000c36:	605a      	str	r2, [r3, #4]
  return 0;
 8000c38:	2300      	movs	r3, #0
}
 8000c3a:	4618      	mov	r0, r3
 8000c3c:	370c      	adds	r7, #12
 8000c3e:	46bd      	mov	sp, r7
 8000c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c44:	4770      	bx	lr

08000c46 <_isatty>:

int _isatty(int file)
{
 8000c46:	b480      	push	{r7}
 8000c48:	b083      	sub	sp, #12
 8000c4a:	af00      	add	r7, sp, #0
 8000c4c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000c4e:	2301      	movs	r3, #1
}
 8000c50:	4618      	mov	r0, r3
 8000c52:	370c      	adds	r7, #12
 8000c54:	46bd      	mov	sp, r7
 8000c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c5a:	4770      	bx	lr

08000c5c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000c5c:	b480      	push	{r7}
 8000c5e:	b085      	sub	sp, #20
 8000c60:	af00      	add	r7, sp, #0
 8000c62:	60f8      	str	r0, [r7, #12]
 8000c64:	60b9      	str	r1, [r7, #8]
 8000c66:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000c68:	2300      	movs	r3, #0
}
 8000c6a:	4618      	mov	r0, r3
 8000c6c:	3714      	adds	r7, #20
 8000c6e:	46bd      	mov	sp, r7
 8000c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c74:	4770      	bx	lr
	...

08000c78 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000c78:	b580      	push	{r7, lr}
 8000c7a:	b086      	sub	sp, #24
 8000c7c:	af00      	add	r7, sp, #0
 8000c7e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000c80:	4a14      	ldr	r2, [pc, #80]	@ (8000cd4 <_sbrk+0x5c>)
 8000c82:	4b15      	ldr	r3, [pc, #84]	@ (8000cd8 <_sbrk+0x60>)
 8000c84:	1ad3      	subs	r3, r2, r3
 8000c86:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000c88:	697b      	ldr	r3, [r7, #20]
 8000c8a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000c8c:	4b13      	ldr	r3, [pc, #76]	@ (8000cdc <_sbrk+0x64>)
 8000c8e:	681b      	ldr	r3, [r3, #0]
 8000c90:	2b00      	cmp	r3, #0
 8000c92:	d102      	bne.n	8000c9a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000c94:	4b11      	ldr	r3, [pc, #68]	@ (8000cdc <_sbrk+0x64>)
 8000c96:	4a12      	ldr	r2, [pc, #72]	@ (8000ce0 <_sbrk+0x68>)
 8000c98:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000c9a:	4b10      	ldr	r3, [pc, #64]	@ (8000cdc <_sbrk+0x64>)
 8000c9c:	681a      	ldr	r2, [r3, #0]
 8000c9e:	687b      	ldr	r3, [r7, #4]
 8000ca0:	4413      	add	r3, r2
 8000ca2:	693a      	ldr	r2, [r7, #16]
 8000ca4:	429a      	cmp	r2, r3
 8000ca6:	d207      	bcs.n	8000cb8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000ca8:	f003 f814 	bl	8003cd4 <__errno>
 8000cac:	4603      	mov	r3, r0
 8000cae:	220c      	movs	r2, #12
 8000cb0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000cb2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000cb6:	e009      	b.n	8000ccc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000cb8:	4b08      	ldr	r3, [pc, #32]	@ (8000cdc <_sbrk+0x64>)
 8000cba:	681b      	ldr	r3, [r3, #0]
 8000cbc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000cbe:	4b07      	ldr	r3, [pc, #28]	@ (8000cdc <_sbrk+0x64>)
 8000cc0:	681a      	ldr	r2, [r3, #0]
 8000cc2:	687b      	ldr	r3, [r7, #4]
 8000cc4:	4413      	add	r3, r2
 8000cc6:	4a05      	ldr	r2, [pc, #20]	@ (8000cdc <_sbrk+0x64>)
 8000cc8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000cca:	68fb      	ldr	r3, [r7, #12]
}
 8000ccc:	4618      	mov	r0, r3
 8000cce:	3718      	adds	r7, #24
 8000cd0:	46bd      	mov	sp, r7
 8000cd2:	bd80      	pop	{r7, pc}
 8000cd4:	20020000 	.word	0x20020000
 8000cd8:	00000400 	.word	0x00000400
 8000cdc:	20000238 	.word	0x20000238
 8000ce0:	20000390 	.word	0x20000390

08000ce4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000ce4:	b480      	push	{r7}
 8000ce6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000ce8:	4b06      	ldr	r3, [pc, #24]	@ (8000d04 <SystemInit+0x20>)
 8000cea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000cee:	4a05      	ldr	r2, [pc, #20]	@ (8000d04 <SystemInit+0x20>)
 8000cf0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000cf4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000cf8:	bf00      	nop
 8000cfa:	46bd      	mov	sp, r7
 8000cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d00:	4770      	bx	lr
 8000d02:	bf00      	nop
 8000d04:	e000ed00 	.word	0xe000ed00

08000d08 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000d08:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000d40 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8000d0c:	f7ff ffea 	bl	8000ce4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000d10:	480c      	ldr	r0, [pc, #48]	@ (8000d44 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000d12:	490d      	ldr	r1, [pc, #52]	@ (8000d48 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000d14:	4a0d      	ldr	r2, [pc, #52]	@ (8000d4c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000d16:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000d18:	e002      	b.n	8000d20 <LoopCopyDataInit>

08000d1a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000d1a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000d1c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000d1e:	3304      	adds	r3, #4

08000d20 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000d20:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000d22:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000d24:	d3f9      	bcc.n	8000d1a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000d26:	4a0a      	ldr	r2, [pc, #40]	@ (8000d50 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000d28:	4c0a      	ldr	r4, [pc, #40]	@ (8000d54 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000d2a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000d2c:	e001      	b.n	8000d32 <LoopFillZerobss>

08000d2e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000d2e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000d30:	3204      	adds	r2, #4

08000d32 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000d32:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000d34:	d3fb      	bcc.n	8000d2e <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8000d36:	f002 ffd3 	bl	8003ce0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000d3a:	f7ff fc73 	bl	8000624 <main>
  bx  lr    
 8000d3e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000d40:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000d44:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000d48:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8000d4c:	080048ec 	.word	0x080048ec
  ldr r2, =_sbss
 8000d50:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8000d54:	2000038c 	.word	0x2000038c

08000d58 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000d58:	e7fe      	b.n	8000d58 <ADC_IRQHandler>
	...

08000d5c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000d5c:	b580      	push	{r7, lr}
 8000d5e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000d60:	4b0e      	ldr	r3, [pc, #56]	@ (8000d9c <HAL_Init+0x40>)
 8000d62:	681b      	ldr	r3, [r3, #0]
 8000d64:	4a0d      	ldr	r2, [pc, #52]	@ (8000d9c <HAL_Init+0x40>)
 8000d66:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000d6a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000d6c:	4b0b      	ldr	r3, [pc, #44]	@ (8000d9c <HAL_Init+0x40>)
 8000d6e:	681b      	ldr	r3, [r3, #0]
 8000d70:	4a0a      	ldr	r2, [pc, #40]	@ (8000d9c <HAL_Init+0x40>)
 8000d72:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000d76:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000d78:	4b08      	ldr	r3, [pc, #32]	@ (8000d9c <HAL_Init+0x40>)
 8000d7a:	681b      	ldr	r3, [r3, #0]
 8000d7c:	4a07      	ldr	r2, [pc, #28]	@ (8000d9c <HAL_Init+0x40>)
 8000d7e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000d82:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000d84:	2003      	movs	r0, #3
 8000d86:	f000 f92b 	bl	8000fe0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000d8a:	2000      	movs	r0, #0
 8000d8c:	f000 f808 	bl	8000da0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000d90:	f7ff fdc0 	bl	8000914 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000d94:	2300      	movs	r3, #0
}
 8000d96:	4618      	mov	r0, r3
 8000d98:	bd80      	pop	{r7, pc}
 8000d9a:	bf00      	nop
 8000d9c:	40023c00 	.word	0x40023c00

08000da0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000da0:	b580      	push	{r7, lr}
 8000da2:	b082      	sub	sp, #8
 8000da4:	af00      	add	r7, sp, #0
 8000da6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000da8:	4b12      	ldr	r3, [pc, #72]	@ (8000df4 <HAL_InitTick+0x54>)
 8000daa:	681a      	ldr	r2, [r3, #0]
 8000dac:	4b12      	ldr	r3, [pc, #72]	@ (8000df8 <HAL_InitTick+0x58>)
 8000dae:	781b      	ldrb	r3, [r3, #0]
 8000db0:	4619      	mov	r1, r3
 8000db2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000db6:	fbb3 f3f1 	udiv	r3, r3, r1
 8000dba:	fbb2 f3f3 	udiv	r3, r2, r3
 8000dbe:	4618      	mov	r0, r3
 8000dc0:	f000 f943 	bl	800104a <HAL_SYSTICK_Config>
 8000dc4:	4603      	mov	r3, r0
 8000dc6:	2b00      	cmp	r3, #0
 8000dc8:	d001      	beq.n	8000dce <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000dca:	2301      	movs	r3, #1
 8000dcc:	e00e      	b.n	8000dec <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000dce:	687b      	ldr	r3, [r7, #4]
 8000dd0:	2b0f      	cmp	r3, #15
 8000dd2:	d80a      	bhi.n	8000dea <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000dd4:	2200      	movs	r2, #0
 8000dd6:	6879      	ldr	r1, [r7, #4]
 8000dd8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000ddc:	f000 f90b 	bl	8000ff6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000de0:	4a06      	ldr	r2, [pc, #24]	@ (8000dfc <HAL_InitTick+0x5c>)
 8000de2:	687b      	ldr	r3, [r7, #4]
 8000de4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000de6:	2300      	movs	r3, #0
 8000de8:	e000      	b.n	8000dec <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000dea:	2301      	movs	r3, #1
}
 8000dec:	4618      	mov	r0, r3
 8000dee:	3708      	adds	r7, #8
 8000df0:	46bd      	mov	sp, r7
 8000df2:	bd80      	pop	{r7, pc}
 8000df4:	20000000 	.word	0x20000000
 8000df8:	20000008 	.word	0x20000008
 8000dfc:	20000004 	.word	0x20000004

08000e00 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000e00:	b480      	push	{r7}
 8000e02:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000e04:	4b06      	ldr	r3, [pc, #24]	@ (8000e20 <HAL_IncTick+0x20>)
 8000e06:	781b      	ldrb	r3, [r3, #0]
 8000e08:	461a      	mov	r2, r3
 8000e0a:	4b06      	ldr	r3, [pc, #24]	@ (8000e24 <HAL_IncTick+0x24>)
 8000e0c:	681b      	ldr	r3, [r3, #0]
 8000e0e:	4413      	add	r3, r2
 8000e10:	4a04      	ldr	r2, [pc, #16]	@ (8000e24 <HAL_IncTick+0x24>)
 8000e12:	6013      	str	r3, [r2, #0]
}
 8000e14:	bf00      	nop
 8000e16:	46bd      	mov	sp, r7
 8000e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e1c:	4770      	bx	lr
 8000e1e:	bf00      	nop
 8000e20:	20000008 	.word	0x20000008
 8000e24:	2000023c 	.word	0x2000023c

08000e28 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000e28:	b480      	push	{r7}
 8000e2a:	af00      	add	r7, sp, #0
  return uwTick;
 8000e2c:	4b03      	ldr	r3, [pc, #12]	@ (8000e3c <HAL_GetTick+0x14>)
 8000e2e:	681b      	ldr	r3, [r3, #0]
}
 8000e30:	4618      	mov	r0, r3
 8000e32:	46bd      	mov	sp, r7
 8000e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e38:	4770      	bx	lr
 8000e3a:	bf00      	nop
 8000e3c:	2000023c 	.word	0x2000023c

08000e40 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000e40:	b480      	push	{r7}
 8000e42:	b085      	sub	sp, #20
 8000e44:	af00      	add	r7, sp, #0
 8000e46:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000e48:	687b      	ldr	r3, [r7, #4]
 8000e4a:	f003 0307 	and.w	r3, r3, #7
 8000e4e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000e50:	4b0c      	ldr	r3, [pc, #48]	@ (8000e84 <__NVIC_SetPriorityGrouping+0x44>)
 8000e52:	68db      	ldr	r3, [r3, #12]
 8000e54:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000e56:	68ba      	ldr	r2, [r7, #8]
 8000e58:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000e5c:	4013      	ands	r3, r2
 8000e5e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000e60:	68fb      	ldr	r3, [r7, #12]
 8000e62:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000e64:	68bb      	ldr	r3, [r7, #8]
 8000e66:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000e68:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000e6c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000e70:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000e72:	4a04      	ldr	r2, [pc, #16]	@ (8000e84 <__NVIC_SetPriorityGrouping+0x44>)
 8000e74:	68bb      	ldr	r3, [r7, #8]
 8000e76:	60d3      	str	r3, [r2, #12]
}
 8000e78:	bf00      	nop
 8000e7a:	3714      	adds	r7, #20
 8000e7c:	46bd      	mov	sp, r7
 8000e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e82:	4770      	bx	lr
 8000e84:	e000ed00 	.word	0xe000ed00

08000e88 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000e88:	b480      	push	{r7}
 8000e8a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000e8c:	4b04      	ldr	r3, [pc, #16]	@ (8000ea0 <__NVIC_GetPriorityGrouping+0x18>)
 8000e8e:	68db      	ldr	r3, [r3, #12]
 8000e90:	0a1b      	lsrs	r3, r3, #8
 8000e92:	f003 0307 	and.w	r3, r3, #7
}
 8000e96:	4618      	mov	r0, r3
 8000e98:	46bd      	mov	sp, r7
 8000e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e9e:	4770      	bx	lr
 8000ea0:	e000ed00 	.word	0xe000ed00

08000ea4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000ea4:	b480      	push	{r7}
 8000ea6:	b083      	sub	sp, #12
 8000ea8:	af00      	add	r7, sp, #0
 8000eaa:	4603      	mov	r3, r0
 8000eac:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000eae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000eb2:	2b00      	cmp	r3, #0
 8000eb4:	db0b      	blt.n	8000ece <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000eb6:	79fb      	ldrb	r3, [r7, #7]
 8000eb8:	f003 021f 	and.w	r2, r3, #31
 8000ebc:	4907      	ldr	r1, [pc, #28]	@ (8000edc <__NVIC_EnableIRQ+0x38>)
 8000ebe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ec2:	095b      	lsrs	r3, r3, #5
 8000ec4:	2001      	movs	r0, #1
 8000ec6:	fa00 f202 	lsl.w	r2, r0, r2
 8000eca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000ece:	bf00      	nop
 8000ed0:	370c      	adds	r7, #12
 8000ed2:	46bd      	mov	sp, r7
 8000ed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ed8:	4770      	bx	lr
 8000eda:	bf00      	nop
 8000edc:	e000e100 	.word	0xe000e100

08000ee0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000ee0:	b480      	push	{r7}
 8000ee2:	b083      	sub	sp, #12
 8000ee4:	af00      	add	r7, sp, #0
 8000ee6:	4603      	mov	r3, r0
 8000ee8:	6039      	str	r1, [r7, #0]
 8000eea:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000eec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ef0:	2b00      	cmp	r3, #0
 8000ef2:	db0a      	blt.n	8000f0a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ef4:	683b      	ldr	r3, [r7, #0]
 8000ef6:	b2da      	uxtb	r2, r3
 8000ef8:	490c      	ldr	r1, [pc, #48]	@ (8000f2c <__NVIC_SetPriority+0x4c>)
 8000efa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000efe:	0112      	lsls	r2, r2, #4
 8000f00:	b2d2      	uxtb	r2, r2
 8000f02:	440b      	add	r3, r1
 8000f04:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000f08:	e00a      	b.n	8000f20 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f0a:	683b      	ldr	r3, [r7, #0]
 8000f0c:	b2da      	uxtb	r2, r3
 8000f0e:	4908      	ldr	r1, [pc, #32]	@ (8000f30 <__NVIC_SetPriority+0x50>)
 8000f10:	79fb      	ldrb	r3, [r7, #7]
 8000f12:	f003 030f 	and.w	r3, r3, #15
 8000f16:	3b04      	subs	r3, #4
 8000f18:	0112      	lsls	r2, r2, #4
 8000f1a:	b2d2      	uxtb	r2, r2
 8000f1c:	440b      	add	r3, r1
 8000f1e:	761a      	strb	r2, [r3, #24]
}
 8000f20:	bf00      	nop
 8000f22:	370c      	adds	r7, #12
 8000f24:	46bd      	mov	sp, r7
 8000f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f2a:	4770      	bx	lr
 8000f2c:	e000e100 	.word	0xe000e100
 8000f30:	e000ed00 	.word	0xe000ed00

08000f34 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000f34:	b480      	push	{r7}
 8000f36:	b089      	sub	sp, #36	@ 0x24
 8000f38:	af00      	add	r7, sp, #0
 8000f3a:	60f8      	str	r0, [r7, #12]
 8000f3c:	60b9      	str	r1, [r7, #8]
 8000f3e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000f40:	68fb      	ldr	r3, [r7, #12]
 8000f42:	f003 0307 	and.w	r3, r3, #7
 8000f46:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000f48:	69fb      	ldr	r3, [r7, #28]
 8000f4a:	f1c3 0307 	rsb	r3, r3, #7
 8000f4e:	2b04      	cmp	r3, #4
 8000f50:	bf28      	it	cs
 8000f52:	2304      	movcs	r3, #4
 8000f54:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000f56:	69fb      	ldr	r3, [r7, #28]
 8000f58:	3304      	adds	r3, #4
 8000f5a:	2b06      	cmp	r3, #6
 8000f5c:	d902      	bls.n	8000f64 <NVIC_EncodePriority+0x30>
 8000f5e:	69fb      	ldr	r3, [r7, #28]
 8000f60:	3b03      	subs	r3, #3
 8000f62:	e000      	b.n	8000f66 <NVIC_EncodePriority+0x32>
 8000f64:	2300      	movs	r3, #0
 8000f66:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f68:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8000f6c:	69bb      	ldr	r3, [r7, #24]
 8000f6e:	fa02 f303 	lsl.w	r3, r2, r3
 8000f72:	43da      	mvns	r2, r3
 8000f74:	68bb      	ldr	r3, [r7, #8]
 8000f76:	401a      	ands	r2, r3
 8000f78:	697b      	ldr	r3, [r7, #20]
 8000f7a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000f7c:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8000f80:	697b      	ldr	r3, [r7, #20]
 8000f82:	fa01 f303 	lsl.w	r3, r1, r3
 8000f86:	43d9      	mvns	r1, r3
 8000f88:	687b      	ldr	r3, [r7, #4]
 8000f8a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f8c:	4313      	orrs	r3, r2
         );
}
 8000f8e:	4618      	mov	r0, r3
 8000f90:	3724      	adds	r7, #36	@ 0x24
 8000f92:	46bd      	mov	sp, r7
 8000f94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f98:	4770      	bx	lr
	...

08000f9c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000f9c:	b580      	push	{r7, lr}
 8000f9e:	b082      	sub	sp, #8
 8000fa0:	af00      	add	r7, sp, #0
 8000fa2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	3b01      	subs	r3, #1
 8000fa8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000fac:	d301      	bcc.n	8000fb2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000fae:	2301      	movs	r3, #1
 8000fb0:	e00f      	b.n	8000fd2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000fb2:	4a0a      	ldr	r2, [pc, #40]	@ (8000fdc <SysTick_Config+0x40>)
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	3b01      	subs	r3, #1
 8000fb8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000fba:	210f      	movs	r1, #15
 8000fbc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000fc0:	f7ff ff8e 	bl	8000ee0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000fc4:	4b05      	ldr	r3, [pc, #20]	@ (8000fdc <SysTick_Config+0x40>)
 8000fc6:	2200      	movs	r2, #0
 8000fc8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000fca:	4b04      	ldr	r3, [pc, #16]	@ (8000fdc <SysTick_Config+0x40>)
 8000fcc:	2207      	movs	r2, #7
 8000fce:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000fd0:	2300      	movs	r3, #0
}
 8000fd2:	4618      	mov	r0, r3
 8000fd4:	3708      	adds	r7, #8
 8000fd6:	46bd      	mov	sp, r7
 8000fd8:	bd80      	pop	{r7, pc}
 8000fda:	bf00      	nop
 8000fdc:	e000e010 	.word	0xe000e010

08000fe0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000fe0:	b580      	push	{r7, lr}
 8000fe2:	b082      	sub	sp, #8
 8000fe4:	af00      	add	r7, sp, #0
 8000fe6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000fe8:	6878      	ldr	r0, [r7, #4]
 8000fea:	f7ff ff29 	bl	8000e40 <__NVIC_SetPriorityGrouping>
}
 8000fee:	bf00      	nop
 8000ff0:	3708      	adds	r7, #8
 8000ff2:	46bd      	mov	sp, r7
 8000ff4:	bd80      	pop	{r7, pc}

08000ff6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000ff6:	b580      	push	{r7, lr}
 8000ff8:	b086      	sub	sp, #24
 8000ffa:	af00      	add	r7, sp, #0
 8000ffc:	4603      	mov	r3, r0
 8000ffe:	60b9      	str	r1, [r7, #8]
 8001000:	607a      	str	r2, [r7, #4]
 8001002:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001004:	2300      	movs	r3, #0
 8001006:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001008:	f7ff ff3e 	bl	8000e88 <__NVIC_GetPriorityGrouping>
 800100c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800100e:	687a      	ldr	r2, [r7, #4]
 8001010:	68b9      	ldr	r1, [r7, #8]
 8001012:	6978      	ldr	r0, [r7, #20]
 8001014:	f7ff ff8e 	bl	8000f34 <NVIC_EncodePriority>
 8001018:	4602      	mov	r2, r0
 800101a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800101e:	4611      	mov	r1, r2
 8001020:	4618      	mov	r0, r3
 8001022:	f7ff ff5d 	bl	8000ee0 <__NVIC_SetPriority>
}
 8001026:	bf00      	nop
 8001028:	3718      	adds	r7, #24
 800102a:	46bd      	mov	sp, r7
 800102c:	bd80      	pop	{r7, pc}

0800102e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800102e:	b580      	push	{r7, lr}
 8001030:	b082      	sub	sp, #8
 8001032:	af00      	add	r7, sp, #0
 8001034:	4603      	mov	r3, r0
 8001036:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001038:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800103c:	4618      	mov	r0, r3
 800103e:	f7ff ff31 	bl	8000ea4 <__NVIC_EnableIRQ>
}
 8001042:	bf00      	nop
 8001044:	3708      	adds	r7, #8
 8001046:	46bd      	mov	sp, r7
 8001048:	bd80      	pop	{r7, pc}

0800104a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800104a:	b580      	push	{r7, lr}
 800104c:	b082      	sub	sp, #8
 800104e:	af00      	add	r7, sp, #0
 8001050:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001052:	6878      	ldr	r0, [r7, #4]
 8001054:	f7ff ffa2 	bl	8000f9c <SysTick_Config>
 8001058:	4603      	mov	r3, r0
}
 800105a:	4618      	mov	r0, r3
 800105c:	3708      	adds	r7, #8
 800105e:	46bd      	mov	sp, r7
 8001060:	bd80      	pop	{r7, pc}
	...

08001064 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001064:	b580      	push	{r7, lr}
 8001066:	b086      	sub	sp, #24
 8001068:	af00      	add	r7, sp, #0
 800106a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800106c:	2300      	movs	r3, #0
 800106e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8001070:	f7ff feda 	bl	8000e28 <HAL_GetTick>
 8001074:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	2b00      	cmp	r3, #0
 800107a:	d101      	bne.n	8001080 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 800107c:	2301      	movs	r3, #1
 800107e:	e099      	b.n	80011b4 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001080:	687b      	ldr	r3, [r7, #4]
 8001082:	2202      	movs	r2, #2
 8001084:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	2200      	movs	r2, #0
 800108c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	681b      	ldr	r3, [r3, #0]
 8001094:	681a      	ldr	r2, [r3, #0]
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	681b      	ldr	r3, [r3, #0]
 800109a:	f022 0201 	bic.w	r2, r2, #1
 800109e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80010a0:	e00f      	b.n	80010c2 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80010a2:	f7ff fec1 	bl	8000e28 <HAL_GetTick>
 80010a6:	4602      	mov	r2, r0
 80010a8:	693b      	ldr	r3, [r7, #16]
 80010aa:	1ad3      	subs	r3, r2, r3
 80010ac:	2b05      	cmp	r3, #5
 80010ae:	d908      	bls.n	80010c2 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	2220      	movs	r2, #32
 80010b4:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80010b6:	687b      	ldr	r3, [r7, #4]
 80010b8:	2203      	movs	r2, #3
 80010ba:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 80010be:	2303      	movs	r3, #3
 80010c0:	e078      	b.n	80011b4 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	681b      	ldr	r3, [r3, #0]
 80010c6:	681b      	ldr	r3, [r3, #0]
 80010c8:	f003 0301 	and.w	r3, r3, #1
 80010cc:	2b00      	cmp	r3, #0
 80010ce:	d1e8      	bne.n	80010a2 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	681b      	ldr	r3, [r3, #0]
 80010d4:	681b      	ldr	r3, [r3, #0]
 80010d6:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80010d8:	697a      	ldr	r2, [r7, #20]
 80010da:	4b38      	ldr	r3, [pc, #224]	@ (80011bc <HAL_DMA_Init+0x158>)
 80010dc:	4013      	ands	r3, r2
 80010de:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	685a      	ldr	r2, [r3, #4]
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	689b      	ldr	r3, [r3, #8]
 80010e8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80010ea:	687b      	ldr	r3, [r7, #4]
 80010ec:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80010ee:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	691b      	ldr	r3, [r3, #16]
 80010f4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80010f6:	687b      	ldr	r3, [r7, #4]
 80010f8:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80010fa:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	699b      	ldr	r3, [r3, #24]
 8001100:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001106:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	6a1b      	ldr	r3, [r3, #32]
 800110c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800110e:	697a      	ldr	r2, [r7, #20]
 8001110:	4313      	orrs	r3, r2
 8001112:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001118:	2b04      	cmp	r3, #4
 800111a:	d107      	bne.n	800112c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800111c:	687b      	ldr	r3, [r7, #4]
 800111e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001124:	4313      	orrs	r3, r2
 8001126:	697a      	ldr	r2, [r7, #20]
 8001128:	4313      	orrs	r3, r2
 800112a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	681b      	ldr	r3, [r3, #0]
 8001130:	697a      	ldr	r2, [r7, #20]
 8001132:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	681b      	ldr	r3, [r3, #0]
 8001138:	695b      	ldr	r3, [r3, #20]
 800113a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800113c:	697b      	ldr	r3, [r7, #20]
 800113e:	f023 0307 	bic.w	r3, r3, #7
 8001142:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001148:	697a      	ldr	r2, [r7, #20]
 800114a:	4313      	orrs	r3, r2
 800114c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001152:	2b04      	cmp	r3, #4
 8001154:	d117      	bne.n	8001186 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800115a:	697a      	ldr	r2, [r7, #20]
 800115c:	4313      	orrs	r3, r2
 800115e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001164:	2b00      	cmp	r3, #0
 8001166:	d00e      	beq.n	8001186 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8001168:	6878      	ldr	r0, [r7, #4]
 800116a:	f000 fb01 	bl	8001770 <DMA_CheckFifoParam>
 800116e:	4603      	mov	r3, r0
 8001170:	2b00      	cmp	r3, #0
 8001172:	d008      	beq.n	8001186 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	2240      	movs	r2, #64	@ 0x40
 8001178:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	2201      	movs	r2, #1
 800117e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8001182:	2301      	movs	r3, #1
 8001184:	e016      	b.n	80011b4 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	681b      	ldr	r3, [r3, #0]
 800118a:	697a      	ldr	r2, [r7, #20]
 800118c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800118e:	6878      	ldr	r0, [r7, #4]
 8001190:	f000 fab8 	bl	8001704 <DMA_CalcBaseAndBitshift>
 8001194:	4603      	mov	r3, r0
 8001196:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800119c:	223f      	movs	r2, #63	@ 0x3f
 800119e:	409a      	lsls	r2, r3
 80011a0:	68fb      	ldr	r3, [r7, #12]
 80011a2:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	2200      	movs	r2, #0
 80011a8:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	2201      	movs	r2, #1
 80011ae:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 80011b2:	2300      	movs	r3, #0
}
 80011b4:	4618      	mov	r0, r3
 80011b6:	3718      	adds	r7, #24
 80011b8:	46bd      	mov	sp, r7
 80011ba:	bd80      	pop	{r7, pc}
 80011bc:	f010803f 	.word	0xf010803f

080011c0 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80011c0:	b580      	push	{r7, lr}
 80011c2:	b086      	sub	sp, #24
 80011c4:	af00      	add	r7, sp, #0
 80011c6:	60f8      	str	r0, [r7, #12]
 80011c8:	60b9      	str	r1, [r7, #8]
 80011ca:	607a      	str	r2, [r7, #4]
 80011cc:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80011ce:	2300      	movs	r3, #0
 80011d0:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80011d2:	68fb      	ldr	r3, [r7, #12]
 80011d4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80011d6:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80011d8:	68fb      	ldr	r3, [r7, #12]
 80011da:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80011de:	2b01      	cmp	r3, #1
 80011e0:	d101      	bne.n	80011e6 <HAL_DMA_Start_IT+0x26>
 80011e2:	2302      	movs	r3, #2
 80011e4:	e040      	b.n	8001268 <HAL_DMA_Start_IT+0xa8>
 80011e6:	68fb      	ldr	r3, [r7, #12]
 80011e8:	2201      	movs	r2, #1
 80011ea:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80011ee:	68fb      	ldr	r3, [r7, #12]
 80011f0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80011f4:	b2db      	uxtb	r3, r3
 80011f6:	2b01      	cmp	r3, #1
 80011f8:	d12f      	bne.n	800125a <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80011fa:	68fb      	ldr	r3, [r7, #12]
 80011fc:	2202      	movs	r2, #2
 80011fe:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001202:	68fb      	ldr	r3, [r7, #12]
 8001204:	2200      	movs	r2, #0
 8001206:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001208:	683b      	ldr	r3, [r7, #0]
 800120a:	687a      	ldr	r2, [r7, #4]
 800120c:	68b9      	ldr	r1, [r7, #8]
 800120e:	68f8      	ldr	r0, [r7, #12]
 8001210:	f000 fa4a 	bl	80016a8 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001214:	68fb      	ldr	r3, [r7, #12]
 8001216:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001218:	223f      	movs	r2, #63	@ 0x3f
 800121a:	409a      	lsls	r2, r3
 800121c:	693b      	ldr	r3, [r7, #16]
 800121e:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8001220:	68fb      	ldr	r3, [r7, #12]
 8001222:	681b      	ldr	r3, [r3, #0]
 8001224:	681a      	ldr	r2, [r3, #0]
 8001226:	68fb      	ldr	r3, [r7, #12]
 8001228:	681b      	ldr	r3, [r3, #0]
 800122a:	f042 0216 	orr.w	r2, r2, #22
 800122e:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8001230:	68fb      	ldr	r3, [r7, #12]
 8001232:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001234:	2b00      	cmp	r3, #0
 8001236:	d007      	beq.n	8001248 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8001238:	68fb      	ldr	r3, [r7, #12]
 800123a:	681b      	ldr	r3, [r3, #0]
 800123c:	681a      	ldr	r2, [r3, #0]
 800123e:	68fb      	ldr	r3, [r7, #12]
 8001240:	681b      	ldr	r3, [r3, #0]
 8001242:	f042 0208 	orr.w	r2, r2, #8
 8001246:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001248:	68fb      	ldr	r3, [r7, #12]
 800124a:	681b      	ldr	r3, [r3, #0]
 800124c:	681a      	ldr	r2, [r3, #0]
 800124e:	68fb      	ldr	r3, [r7, #12]
 8001250:	681b      	ldr	r3, [r3, #0]
 8001252:	f042 0201 	orr.w	r2, r2, #1
 8001256:	601a      	str	r2, [r3, #0]
 8001258:	e005      	b.n	8001266 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800125a:	68fb      	ldr	r3, [r7, #12]
 800125c:	2200      	movs	r2, #0
 800125e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8001262:	2302      	movs	r3, #2
 8001264:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8001266:	7dfb      	ldrb	r3, [r7, #23]
}
 8001268:	4618      	mov	r0, r3
 800126a:	3718      	adds	r7, #24
 800126c:	46bd      	mov	sp, r7
 800126e:	bd80      	pop	{r7, pc}

08001270 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001270:	b580      	push	{r7, lr}
 8001272:	b084      	sub	sp, #16
 8001274:	af00      	add	r7, sp, #0
 8001276:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800127c:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800127e:	f7ff fdd3 	bl	8000e28 <HAL_GetTick>
 8001282:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800128a:	b2db      	uxtb	r3, r3
 800128c:	2b02      	cmp	r3, #2
 800128e:	d008      	beq.n	80012a2 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	2280      	movs	r2, #128	@ 0x80
 8001294:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	2200      	movs	r2, #0
 800129a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 800129e:	2301      	movs	r3, #1
 80012a0:	e052      	b.n	8001348 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	681b      	ldr	r3, [r3, #0]
 80012a6:	681a      	ldr	r2, [r3, #0]
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	681b      	ldr	r3, [r3, #0]
 80012ac:	f022 0216 	bic.w	r2, r2, #22
 80012b0:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	681b      	ldr	r3, [r3, #0]
 80012b6:	695a      	ldr	r2, [r3, #20]
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	681b      	ldr	r3, [r3, #0]
 80012bc:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80012c0:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80012c6:	2b00      	cmp	r3, #0
 80012c8:	d103      	bne.n	80012d2 <HAL_DMA_Abort+0x62>
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80012ce:	2b00      	cmp	r3, #0
 80012d0:	d007      	beq.n	80012e2 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	681b      	ldr	r3, [r3, #0]
 80012d6:	681a      	ldr	r2, [r3, #0]
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	681b      	ldr	r3, [r3, #0]
 80012dc:	f022 0208 	bic.w	r2, r2, #8
 80012e0:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	681b      	ldr	r3, [r3, #0]
 80012e6:	681a      	ldr	r2, [r3, #0]
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	681b      	ldr	r3, [r3, #0]
 80012ec:	f022 0201 	bic.w	r2, r2, #1
 80012f0:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80012f2:	e013      	b.n	800131c <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80012f4:	f7ff fd98 	bl	8000e28 <HAL_GetTick>
 80012f8:	4602      	mov	r2, r0
 80012fa:	68bb      	ldr	r3, [r7, #8]
 80012fc:	1ad3      	subs	r3, r2, r3
 80012fe:	2b05      	cmp	r3, #5
 8001300:	d90c      	bls.n	800131c <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	2220      	movs	r2, #32
 8001306:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	2203      	movs	r2, #3
 800130c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	2200      	movs	r2, #0
 8001314:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8001318:	2303      	movs	r3, #3
 800131a:	e015      	b.n	8001348 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	681b      	ldr	r3, [r3, #0]
 8001320:	681b      	ldr	r3, [r3, #0]
 8001322:	f003 0301 	and.w	r3, r3, #1
 8001326:	2b00      	cmp	r3, #0
 8001328:	d1e4      	bne.n	80012f4 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800132e:	223f      	movs	r2, #63	@ 0x3f
 8001330:	409a      	lsls	r2, r3
 8001332:	68fb      	ldr	r3, [r7, #12]
 8001334:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	2201      	movs	r2, #1
 800133a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	2200      	movs	r2, #0
 8001342:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8001346:	2300      	movs	r3, #0
}
 8001348:	4618      	mov	r0, r3
 800134a:	3710      	adds	r7, #16
 800134c:	46bd      	mov	sp, r7
 800134e:	bd80      	pop	{r7, pc}

08001350 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001350:	b480      	push	{r7}
 8001352:	b083      	sub	sp, #12
 8001354:	af00      	add	r7, sp, #0
 8001356:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800135e:	b2db      	uxtb	r3, r3
 8001360:	2b02      	cmp	r3, #2
 8001362:	d004      	beq.n	800136e <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	2280      	movs	r2, #128	@ 0x80
 8001368:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 800136a:	2301      	movs	r3, #1
 800136c:	e00c      	b.n	8001388 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	2205      	movs	r2, #5
 8001372:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	681b      	ldr	r3, [r3, #0]
 800137a:	681a      	ldr	r2, [r3, #0]
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	681b      	ldr	r3, [r3, #0]
 8001380:	f022 0201 	bic.w	r2, r2, #1
 8001384:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8001386:	2300      	movs	r3, #0
}
 8001388:	4618      	mov	r0, r3
 800138a:	370c      	adds	r7, #12
 800138c:	46bd      	mov	sp, r7
 800138e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001392:	4770      	bx	lr

08001394 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001394:	b580      	push	{r7, lr}
 8001396:	b086      	sub	sp, #24
 8001398:	af00      	add	r7, sp, #0
 800139a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 800139c:	2300      	movs	r3, #0
 800139e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80013a0:	4b8e      	ldr	r3, [pc, #568]	@ (80015dc <HAL_DMA_IRQHandler+0x248>)
 80013a2:	681b      	ldr	r3, [r3, #0]
 80013a4:	4a8e      	ldr	r2, [pc, #568]	@ (80015e0 <HAL_DMA_IRQHandler+0x24c>)
 80013a6:	fba2 2303 	umull	r2, r3, r2, r3
 80013aa:	0a9b      	lsrs	r3, r3, #10
 80013ac:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80013b2:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80013b4:	693b      	ldr	r3, [r7, #16]
 80013b6:	681b      	ldr	r3, [r3, #0]
 80013b8:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80013be:	2208      	movs	r2, #8
 80013c0:	409a      	lsls	r2, r3
 80013c2:	68fb      	ldr	r3, [r7, #12]
 80013c4:	4013      	ands	r3, r2
 80013c6:	2b00      	cmp	r3, #0
 80013c8:	d01a      	beq.n	8001400 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	681b      	ldr	r3, [r3, #0]
 80013ce:	681b      	ldr	r3, [r3, #0]
 80013d0:	f003 0304 	and.w	r3, r3, #4
 80013d4:	2b00      	cmp	r3, #0
 80013d6:	d013      	beq.n	8001400 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	681b      	ldr	r3, [r3, #0]
 80013dc:	681a      	ldr	r2, [r3, #0]
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	681b      	ldr	r3, [r3, #0]
 80013e2:	f022 0204 	bic.w	r2, r2, #4
 80013e6:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80013ec:	2208      	movs	r2, #8
 80013ee:	409a      	lsls	r2, r3
 80013f0:	693b      	ldr	r3, [r7, #16]
 80013f2:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80013f8:	f043 0201 	orr.w	r2, r3, #1
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001404:	2201      	movs	r2, #1
 8001406:	409a      	lsls	r2, r3
 8001408:	68fb      	ldr	r3, [r7, #12]
 800140a:	4013      	ands	r3, r2
 800140c:	2b00      	cmp	r3, #0
 800140e:	d012      	beq.n	8001436 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	681b      	ldr	r3, [r3, #0]
 8001414:	695b      	ldr	r3, [r3, #20]
 8001416:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800141a:	2b00      	cmp	r3, #0
 800141c:	d00b      	beq.n	8001436 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001422:	2201      	movs	r2, #1
 8001424:	409a      	lsls	r2, r3
 8001426:	693b      	ldr	r3, [r7, #16]
 8001428:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800142e:	f043 0202 	orr.w	r2, r3, #2
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800143a:	2204      	movs	r2, #4
 800143c:	409a      	lsls	r2, r3
 800143e:	68fb      	ldr	r3, [r7, #12]
 8001440:	4013      	ands	r3, r2
 8001442:	2b00      	cmp	r3, #0
 8001444:	d012      	beq.n	800146c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	681b      	ldr	r3, [r3, #0]
 800144a:	681b      	ldr	r3, [r3, #0]
 800144c:	f003 0302 	and.w	r3, r3, #2
 8001450:	2b00      	cmp	r3, #0
 8001452:	d00b      	beq.n	800146c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001458:	2204      	movs	r2, #4
 800145a:	409a      	lsls	r2, r3
 800145c:	693b      	ldr	r3, [r7, #16]
 800145e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001464:	f043 0204 	orr.w	r2, r3, #4
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001470:	2210      	movs	r2, #16
 8001472:	409a      	lsls	r2, r3
 8001474:	68fb      	ldr	r3, [r7, #12]
 8001476:	4013      	ands	r3, r2
 8001478:	2b00      	cmp	r3, #0
 800147a:	d043      	beq.n	8001504 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	681b      	ldr	r3, [r3, #0]
 8001480:	681b      	ldr	r3, [r3, #0]
 8001482:	f003 0308 	and.w	r3, r3, #8
 8001486:	2b00      	cmp	r3, #0
 8001488:	d03c      	beq.n	8001504 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800148e:	2210      	movs	r2, #16
 8001490:	409a      	lsls	r2, r3
 8001492:	693b      	ldr	r3, [r7, #16]
 8001494:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	681b      	ldr	r3, [r3, #0]
 800149a:	681b      	ldr	r3, [r3, #0]
 800149c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80014a0:	2b00      	cmp	r3, #0
 80014a2:	d018      	beq.n	80014d6 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	681b      	ldr	r3, [r3, #0]
 80014a8:	681b      	ldr	r3, [r3, #0]
 80014aa:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80014ae:	2b00      	cmp	r3, #0
 80014b0:	d108      	bne.n	80014c4 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014b6:	2b00      	cmp	r3, #0
 80014b8:	d024      	beq.n	8001504 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014be:	6878      	ldr	r0, [r7, #4]
 80014c0:	4798      	blx	r3
 80014c2:	e01f      	b.n	8001504 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80014c8:	2b00      	cmp	r3, #0
 80014ca:	d01b      	beq.n	8001504 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80014d0:	6878      	ldr	r0, [r7, #4]
 80014d2:	4798      	blx	r3
 80014d4:	e016      	b.n	8001504 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	681b      	ldr	r3, [r3, #0]
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80014e0:	2b00      	cmp	r3, #0
 80014e2:	d107      	bne.n	80014f4 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	681b      	ldr	r3, [r3, #0]
 80014e8:	681a      	ldr	r2, [r3, #0]
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	681b      	ldr	r3, [r3, #0]
 80014ee:	f022 0208 	bic.w	r2, r2, #8
 80014f2:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014f8:	2b00      	cmp	r3, #0
 80014fa:	d003      	beq.n	8001504 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001500:	6878      	ldr	r0, [r7, #4]
 8001502:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001508:	2220      	movs	r2, #32
 800150a:	409a      	lsls	r2, r3
 800150c:	68fb      	ldr	r3, [r7, #12]
 800150e:	4013      	ands	r3, r2
 8001510:	2b00      	cmp	r3, #0
 8001512:	f000 808f 	beq.w	8001634 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	681b      	ldr	r3, [r3, #0]
 800151a:	681b      	ldr	r3, [r3, #0]
 800151c:	f003 0310 	and.w	r3, r3, #16
 8001520:	2b00      	cmp	r3, #0
 8001522:	f000 8087 	beq.w	8001634 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800152a:	2220      	movs	r2, #32
 800152c:	409a      	lsls	r2, r3
 800152e:	693b      	ldr	r3, [r7, #16]
 8001530:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001538:	b2db      	uxtb	r3, r3
 800153a:	2b05      	cmp	r3, #5
 800153c:	d136      	bne.n	80015ac <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	681b      	ldr	r3, [r3, #0]
 8001542:	681a      	ldr	r2, [r3, #0]
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	681b      	ldr	r3, [r3, #0]
 8001548:	f022 0216 	bic.w	r2, r2, #22
 800154c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	681b      	ldr	r3, [r3, #0]
 8001552:	695a      	ldr	r2, [r3, #20]
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	681b      	ldr	r3, [r3, #0]
 8001558:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800155c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001562:	2b00      	cmp	r3, #0
 8001564:	d103      	bne.n	800156e <HAL_DMA_IRQHandler+0x1da>
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800156a:	2b00      	cmp	r3, #0
 800156c:	d007      	beq.n	800157e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	681b      	ldr	r3, [r3, #0]
 8001572:	681a      	ldr	r2, [r3, #0]
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	681b      	ldr	r3, [r3, #0]
 8001578:	f022 0208 	bic.w	r2, r2, #8
 800157c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001582:	223f      	movs	r2, #63	@ 0x3f
 8001584:	409a      	lsls	r2, r3
 8001586:	693b      	ldr	r3, [r7, #16]
 8001588:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	2201      	movs	r2, #1
 800158e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	2200      	movs	r2, #0
 8001596:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800159e:	2b00      	cmp	r3, #0
 80015a0:	d07e      	beq.n	80016a0 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80015a6:	6878      	ldr	r0, [r7, #4]
 80015a8:	4798      	blx	r3
        }
        return;
 80015aa:	e079      	b.n	80016a0 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	681b      	ldr	r3, [r3, #0]
 80015b0:	681b      	ldr	r3, [r3, #0]
 80015b2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80015b6:	2b00      	cmp	r3, #0
 80015b8:	d01d      	beq.n	80015f6 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	681b      	ldr	r3, [r3, #0]
 80015be:	681b      	ldr	r3, [r3, #0]
 80015c0:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80015c4:	2b00      	cmp	r3, #0
 80015c6:	d10d      	bne.n	80015e4 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80015cc:	2b00      	cmp	r3, #0
 80015ce:	d031      	beq.n	8001634 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80015d4:	6878      	ldr	r0, [r7, #4]
 80015d6:	4798      	blx	r3
 80015d8:	e02c      	b.n	8001634 <HAL_DMA_IRQHandler+0x2a0>
 80015da:	bf00      	nop
 80015dc:	20000000 	.word	0x20000000
 80015e0:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80015e8:	2b00      	cmp	r3, #0
 80015ea:	d023      	beq.n	8001634 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80015f0:	6878      	ldr	r0, [r7, #4]
 80015f2:	4798      	blx	r3
 80015f4:	e01e      	b.n	8001634 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	681b      	ldr	r3, [r3, #0]
 80015fa:	681b      	ldr	r3, [r3, #0]
 80015fc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001600:	2b00      	cmp	r3, #0
 8001602:	d10f      	bne.n	8001624 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	681b      	ldr	r3, [r3, #0]
 8001608:	681a      	ldr	r2, [r3, #0]
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	681b      	ldr	r3, [r3, #0]
 800160e:	f022 0210 	bic.w	r2, r2, #16
 8001612:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	2201      	movs	r2, #1
 8001618:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	2200      	movs	r2, #0
 8001620:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001628:	2b00      	cmp	r3, #0
 800162a:	d003      	beq.n	8001634 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001630:	6878      	ldr	r0, [r7, #4]
 8001632:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001638:	2b00      	cmp	r3, #0
 800163a:	d032      	beq.n	80016a2 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001640:	f003 0301 	and.w	r3, r3, #1
 8001644:	2b00      	cmp	r3, #0
 8001646:	d022      	beq.n	800168e <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	2205      	movs	r2, #5
 800164c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	681b      	ldr	r3, [r3, #0]
 8001654:	681a      	ldr	r2, [r3, #0]
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	681b      	ldr	r3, [r3, #0]
 800165a:	f022 0201 	bic.w	r2, r2, #1
 800165e:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8001660:	68bb      	ldr	r3, [r7, #8]
 8001662:	3301      	adds	r3, #1
 8001664:	60bb      	str	r3, [r7, #8]
 8001666:	697a      	ldr	r2, [r7, #20]
 8001668:	429a      	cmp	r2, r3
 800166a:	d307      	bcc.n	800167c <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	681b      	ldr	r3, [r3, #0]
 8001670:	681b      	ldr	r3, [r3, #0]
 8001672:	f003 0301 	and.w	r3, r3, #1
 8001676:	2b00      	cmp	r3, #0
 8001678:	d1f2      	bne.n	8001660 <HAL_DMA_IRQHandler+0x2cc>
 800167a:	e000      	b.n	800167e <HAL_DMA_IRQHandler+0x2ea>
          break;
 800167c:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	2201      	movs	r2, #1
 8001682:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	2200      	movs	r2, #0
 800168a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001692:	2b00      	cmp	r3, #0
 8001694:	d005      	beq.n	80016a2 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800169a:	6878      	ldr	r0, [r7, #4]
 800169c:	4798      	blx	r3
 800169e:	e000      	b.n	80016a2 <HAL_DMA_IRQHandler+0x30e>
        return;
 80016a0:	bf00      	nop
    }
  }
}
 80016a2:	3718      	adds	r7, #24
 80016a4:	46bd      	mov	sp, r7
 80016a6:	bd80      	pop	{r7, pc}

080016a8 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80016a8:	b480      	push	{r7}
 80016aa:	b085      	sub	sp, #20
 80016ac:	af00      	add	r7, sp, #0
 80016ae:	60f8      	str	r0, [r7, #12]
 80016b0:	60b9      	str	r1, [r7, #8]
 80016b2:	607a      	str	r2, [r7, #4]
 80016b4:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80016b6:	68fb      	ldr	r3, [r7, #12]
 80016b8:	681b      	ldr	r3, [r3, #0]
 80016ba:	681a      	ldr	r2, [r3, #0]
 80016bc:	68fb      	ldr	r3, [r7, #12]
 80016be:	681b      	ldr	r3, [r3, #0]
 80016c0:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80016c4:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80016c6:	68fb      	ldr	r3, [r7, #12]
 80016c8:	681b      	ldr	r3, [r3, #0]
 80016ca:	683a      	ldr	r2, [r7, #0]
 80016cc:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80016ce:	68fb      	ldr	r3, [r7, #12]
 80016d0:	689b      	ldr	r3, [r3, #8]
 80016d2:	2b40      	cmp	r3, #64	@ 0x40
 80016d4:	d108      	bne.n	80016e8 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80016d6:	68fb      	ldr	r3, [r7, #12]
 80016d8:	681b      	ldr	r3, [r3, #0]
 80016da:	687a      	ldr	r2, [r7, #4]
 80016dc:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80016de:	68fb      	ldr	r3, [r7, #12]
 80016e0:	681b      	ldr	r3, [r3, #0]
 80016e2:	68ba      	ldr	r2, [r7, #8]
 80016e4:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80016e6:	e007      	b.n	80016f8 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80016e8:	68fb      	ldr	r3, [r7, #12]
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	68ba      	ldr	r2, [r7, #8]
 80016ee:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80016f0:	68fb      	ldr	r3, [r7, #12]
 80016f2:	681b      	ldr	r3, [r3, #0]
 80016f4:	687a      	ldr	r2, [r7, #4]
 80016f6:	60da      	str	r2, [r3, #12]
}
 80016f8:	bf00      	nop
 80016fa:	3714      	adds	r7, #20
 80016fc:	46bd      	mov	sp, r7
 80016fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001702:	4770      	bx	lr

08001704 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8001704:	b480      	push	{r7}
 8001706:	b085      	sub	sp, #20
 8001708:	af00      	add	r7, sp, #0
 800170a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	681b      	ldr	r3, [r3, #0]
 8001710:	b2db      	uxtb	r3, r3
 8001712:	3b10      	subs	r3, #16
 8001714:	4a14      	ldr	r2, [pc, #80]	@ (8001768 <DMA_CalcBaseAndBitshift+0x64>)
 8001716:	fba2 2303 	umull	r2, r3, r2, r3
 800171a:	091b      	lsrs	r3, r3, #4
 800171c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800171e:	4a13      	ldr	r2, [pc, #76]	@ (800176c <DMA_CalcBaseAndBitshift+0x68>)
 8001720:	68fb      	ldr	r3, [r7, #12]
 8001722:	4413      	add	r3, r2
 8001724:	781b      	ldrb	r3, [r3, #0]
 8001726:	461a      	mov	r2, r3
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 800172c:	68fb      	ldr	r3, [r7, #12]
 800172e:	2b03      	cmp	r3, #3
 8001730:	d909      	bls.n	8001746 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	681b      	ldr	r3, [r3, #0]
 8001736:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800173a:	f023 0303 	bic.w	r3, r3, #3
 800173e:	1d1a      	adds	r2, r3, #4
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	659a      	str	r2, [r3, #88]	@ 0x58
 8001744:	e007      	b.n	8001756 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	681b      	ldr	r3, [r3, #0]
 800174a:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800174e:	f023 0303 	bic.w	r3, r3, #3
 8001752:	687a      	ldr	r2, [r7, #4]
 8001754:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 800175a:	4618      	mov	r0, r3
 800175c:	3714      	adds	r7, #20
 800175e:	46bd      	mov	sp, r7
 8001760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001764:	4770      	bx	lr
 8001766:	bf00      	nop
 8001768:	aaaaaaab 	.word	0xaaaaaaab
 800176c:	080048a0 	.word	0x080048a0

08001770 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8001770:	b480      	push	{r7}
 8001772:	b085      	sub	sp, #20
 8001774:	af00      	add	r7, sp, #0
 8001776:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001778:	2300      	movs	r3, #0
 800177a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001780:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	699b      	ldr	r3, [r3, #24]
 8001786:	2b00      	cmp	r3, #0
 8001788:	d11f      	bne.n	80017ca <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800178a:	68bb      	ldr	r3, [r7, #8]
 800178c:	2b03      	cmp	r3, #3
 800178e:	d856      	bhi.n	800183e <DMA_CheckFifoParam+0xce>
 8001790:	a201      	add	r2, pc, #4	@ (adr r2, 8001798 <DMA_CheckFifoParam+0x28>)
 8001792:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001796:	bf00      	nop
 8001798:	080017a9 	.word	0x080017a9
 800179c:	080017bb 	.word	0x080017bb
 80017a0:	080017a9 	.word	0x080017a9
 80017a4:	0800183f 	.word	0x0800183f
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80017ac:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80017b0:	2b00      	cmp	r3, #0
 80017b2:	d046      	beq.n	8001842 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80017b4:	2301      	movs	r3, #1
 80017b6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80017b8:	e043      	b.n	8001842 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80017be:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80017c2:	d140      	bne.n	8001846 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80017c4:	2301      	movs	r3, #1
 80017c6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80017c8:	e03d      	b.n	8001846 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	699b      	ldr	r3, [r3, #24]
 80017ce:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80017d2:	d121      	bne.n	8001818 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80017d4:	68bb      	ldr	r3, [r7, #8]
 80017d6:	2b03      	cmp	r3, #3
 80017d8:	d837      	bhi.n	800184a <DMA_CheckFifoParam+0xda>
 80017da:	a201      	add	r2, pc, #4	@ (adr r2, 80017e0 <DMA_CheckFifoParam+0x70>)
 80017dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80017e0:	080017f1 	.word	0x080017f1
 80017e4:	080017f7 	.word	0x080017f7
 80017e8:	080017f1 	.word	0x080017f1
 80017ec:	08001809 	.word	0x08001809
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80017f0:	2301      	movs	r3, #1
 80017f2:	73fb      	strb	r3, [r7, #15]
      break;
 80017f4:	e030      	b.n	8001858 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80017fa:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80017fe:	2b00      	cmp	r3, #0
 8001800:	d025      	beq.n	800184e <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8001802:	2301      	movs	r3, #1
 8001804:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001806:	e022      	b.n	800184e <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800180c:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8001810:	d11f      	bne.n	8001852 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8001812:	2301      	movs	r3, #1
 8001814:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8001816:	e01c      	b.n	8001852 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8001818:	68bb      	ldr	r3, [r7, #8]
 800181a:	2b02      	cmp	r3, #2
 800181c:	d903      	bls.n	8001826 <DMA_CheckFifoParam+0xb6>
 800181e:	68bb      	ldr	r3, [r7, #8]
 8001820:	2b03      	cmp	r3, #3
 8001822:	d003      	beq.n	800182c <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8001824:	e018      	b.n	8001858 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8001826:	2301      	movs	r3, #1
 8001828:	73fb      	strb	r3, [r7, #15]
      break;
 800182a:	e015      	b.n	8001858 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001830:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001834:	2b00      	cmp	r3, #0
 8001836:	d00e      	beq.n	8001856 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8001838:	2301      	movs	r3, #1
 800183a:	73fb      	strb	r3, [r7, #15]
      break;
 800183c:	e00b      	b.n	8001856 <DMA_CheckFifoParam+0xe6>
      break;
 800183e:	bf00      	nop
 8001840:	e00a      	b.n	8001858 <DMA_CheckFifoParam+0xe8>
      break;
 8001842:	bf00      	nop
 8001844:	e008      	b.n	8001858 <DMA_CheckFifoParam+0xe8>
      break;
 8001846:	bf00      	nop
 8001848:	e006      	b.n	8001858 <DMA_CheckFifoParam+0xe8>
      break;
 800184a:	bf00      	nop
 800184c:	e004      	b.n	8001858 <DMA_CheckFifoParam+0xe8>
      break;
 800184e:	bf00      	nop
 8001850:	e002      	b.n	8001858 <DMA_CheckFifoParam+0xe8>
      break;   
 8001852:	bf00      	nop
 8001854:	e000      	b.n	8001858 <DMA_CheckFifoParam+0xe8>
      break;
 8001856:	bf00      	nop
    }
  } 
  
  return status; 
 8001858:	7bfb      	ldrb	r3, [r7, #15]
}
 800185a:	4618      	mov	r0, r3
 800185c:	3714      	adds	r7, #20
 800185e:	46bd      	mov	sp, r7
 8001860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001864:	4770      	bx	lr
 8001866:	bf00      	nop

08001868 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001868:	b480      	push	{r7}
 800186a:	b089      	sub	sp, #36	@ 0x24
 800186c:	af00      	add	r7, sp, #0
 800186e:	6078      	str	r0, [r7, #4]
 8001870:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001872:	2300      	movs	r3, #0
 8001874:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001876:	2300      	movs	r3, #0
 8001878:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800187a:	2300      	movs	r3, #0
 800187c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800187e:	2300      	movs	r3, #0
 8001880:	61fb      	str	r3, [r7, #28]
 8001882:	e165      	b.n	8001b50 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001884:	2201      	movs	r2, #1
 8001886:	69fb      	ldr	r3, [r7, #28]
 8001888:	fa02 f303 	lsl.w	r3, r2, r3
 800188c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800188e:	683b      	ldr	r3, [r7, #0]
 8001890:	681b      	ldr	r3, [r3, #0]
 8001892:	697a      	ldr	r2, [r7, #20]
 8001894:	4013      	ands	r3, r2
 8001896:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001898:	693a      	ldr	r2, [r7, #16]
 800189a:	697b      	ldr	r3, [r7, #20]
 800189c:	429a      	cmp	r2, r3
 800189e:	f040 8154 	bne.w	8001b4a <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80018a2:	683b      	ldr	r3, [r7, #0]
 80018a4:	685b      	ldr	r3, [r3, #4]
 80018a6:	f003 0303 	and.w	r3, r3, #3
 80018aa:	2b01      	cmp	r3, #1
 80018ac:	d005      	beq.n	80018ba <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80018ae:	683b      	ldr	r3, [r7, #0]
 80018b0:	685b      	ldr	r3, [r3, #4]
 80018b2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80018b6:	2b02      	cmp	r3, #2
 80018b8:	d130      	bne.n	800191c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	689b      	ldr	r3, [r3, #8]
 80018be:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80018c0:	69fb      	ldr	r3, [r7, #28]
 80018c2:	005b      	lsls	r3, r3, #1
 80018c4:	2203      	movs	r2, #3
 80018c6:	fa02 f303 	lsl.w	r3, r2, r3
 80018ca:	43db      	mvns	r3, r3
 80018cc:	69ba      	ldr	r2, [r7, #24]
 80018ce:	4013      	ands	r3, r2
 80018d0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80018d2:	683b      	ldr	r3, [r7, #0]
 80018d4:	68da      	ldr	r2, [r3, #12]
 80018d6:	69fb      	ldr	r3, [r7, #28]
 80018d8:	005b      	lsls	r3, r3, #1
 80018da:	fa02 f303 	lsl.w	r3, r2, r3
 80018de:	69ba      	ldr	r2, [r7, #24]
 80018e0:	4313      	orrs	r3, r2
 80018e2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	69ba      	ldr	r2, [r7, #24]
 80018e8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	685b      	ldr	r3, [r3, #4]
 80018ee:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80018f0:	2201      	movs	r2, #1
 80018f2:	69fb      	ldr	r3, [r7, #28]
 80018f4:	fa02 f303 	lsl.w	r3, r2, r3
 80018f8:	43db      	mvns	r3, r3
 80018fa:	69ba      	ldr	r2, [r7, #24]
 80018fc:	4013      	ands	r3, r2
 80018fe:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001900:	683b      	ldr	r3, [r7, #0]
 8001902:	685b      	ldr	r3, [r3, #4]
 8001904:	091b      	lsrs	r3, r3, #4
 8001906:	f003 0201 	and.w	r2, r3, #1
 800190a:	69fb      	ldr	r3, [r7, #28]
 800190c:	fa02 f303 	lsl.w	r3, r2, r3
 8001910:	69ba      	ldr	r2, [r7, #24]
 8001912:	4313      	orrs	r3, r2
 8001914:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	69ba      	ldr	r2, [r7, #24]
 800191a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800191c:	683b      	ldr	r3, [r7, #0]
 800191e:	685b      	ldr	r3, [r3, #4]
 8001920:	f003 0303 	and.w	r3, r3, #3
 8001924:	2b03      	cmp	r3, #3
 8001926:	d017      	beq.n	8001958 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	68db      	ldr	r3, [r3, #12]
 800192c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800192e:	69fb      	ldr	r3, [r7, #28]
 8001930:	005b      	lsls	r3, r3, #1
 8001932:	2203      	movs	r2, #3
 8001934:	fa02 f303 	lsl.w	r3, r2, r3
 8001938:	43db      	mvns	r3, r3
 800193a:	69ba      	ldr	r2, [r7, #24]
 800193c:	4013      	ands	r3, r2
 800193e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001940:	683b      	ldr	r3, [r7, #0]
 8001942:	689a      	ldr	r2, [r3, #8]
 8001944:	69fb      	ldr	r3, [r7, #28]
 8001946:	005b      	lsls	r3, r3, #1
 8001948:	fa02 f303 	lsl.w	r3, r2, r3
 800194c:	69ba      	ldr	r2, [r7, #24]
 800194e:	4313      	orrs	r3, r2
 8001950:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	69ba      	ldr	r2, [r7, #24]
 8001956:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001958:	683b      	ldr	r3, [r7, #0]
 800195a:	685b      	ldr	r3, [r3, #4]
 800195c:	f003 0303 	and.w	r3, r3, #3
 8001960:	2b02      	cmp	r3, #2
 8001962:	d123      	bne.n	80019ac <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001964:	69fb      	ldr	r3, [r7, #28]
 8001966:	08da      	lsrs	r2, r3, #3
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	3208      	adds	r2, #8
 800196c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001970:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001972:	69fb      	ldr	r3, [r7, #28]
 8001974:	f003 0307 	and.w	r3, r3, #7
 8001978:	009b      	lsls	r3, r3, #2
 800197a:	220f      	movs	r2, #15
 800197c:	fa02 f303 	lsl.w	r3, r2, r3
 8001980:	43db      	mvns	r3, r3
 8001982:	69ba      	ldr	r2, [r7, #24]
 8001984:	4013      	ands	r3, r2
 8001986:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001988:	683b      	ldr	r3, [r7, #0]
 800198a:	691a      	ldr	r2, [r3, #16]
 800198c:	69fb      	ldr	r3, [r7, #28]
 800198e:	f003 0307 	and.w	r3, r3, #7
 8001992:	009b      	lsls	r3, r3, #2
 8001994:	fa02 f303 	lsl.w	r3, r2, r3
 8001998:	69ba      	ldr	r2, [r7, #24]
 800199a:	4313      	orrs	r3, r2
 800199c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800199e:	69fb      	ldr	r3, [r7, #28]
 80019a0:	08da      	lsrs	r2, r3, #3
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	3208      	adds	r2, #8
 80019a6:	69b9      	ldr	r1, [r7, #24]
 80019a8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80019b2:	69fb      	ldr	r3, [r7, #28]
 80019b4:	005b      	lsls	r3, r3, #1
 80019b6:	2203      	movs	r2, #3
 80019b8:	fa02 f303 	lsl.w	r3, r2, r3
 80019bc:	43db      	mvns	r3, r3
 80019be:	69ba      	ldr	r2, [r7, #24]
 80019c0:	4013      	ands	r3, r2
 80019c2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80019c4:	683b      	ldr	r3, [r7, #0]
 80019c6:	685b      	ldr	r3, [r3, #4]
 80019c8:	f003 0203 	and.w	r2, r3, #3
 80019cc:	69fb      	ldr	r3, [r7, #28]
 80019ce:	005b      	lsls	r3, r3, #1
 80019d0:	fa02 f303 	lsl.w	r3, r2, r3
 80019d4:	69ba      	ldr	r2, [r7, #24]
 80019d6:	4313      	orrs	r3, r2
 80019d8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	69ba      	ldr	r2, [r7, #24]
 80019de:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80019e0:	683b      	ldr	r3, [r7, #0]
 80019e2:	685b      	ldr	r3, [r3, #4]
 80019e4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80019e8:	2b00      	cmp	r3, #0
 80019ea:	f000 80ae 	beq.w	8001b4a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80019ee:	2300      	movs	r3, #0
 80019f0:	60fb      	str	r3, [r7, #12]
 80019f2:	4b5d      	ldr	r3, [pc, #372]	@ (8001b68 <HAL_GPIO_Init+0x300>)
 80019f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80019f6:	4a5c      	ldr	r2, [pc, #368]	@ (8001b68 <HAL_GPIO_Init+0x300>)
 80019f8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80019fc:	6453      	str	r3, [r2, #68]	@ 0x44
 80019fe:	4b5a      	ldr	r3, [pc, #360]	@ (8001b68 <HAL_GPIO_Init+0x300>)
 8001a00:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a02:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001a06:	60fb      	str	r3, [r7, #12]
 8001a08:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001a0a:	4a58      	ldr	r2, [pc, #352]	@ (8001b6c <HAL_GPIO_Init+0x304>)
 8001a0c:	69fb      	ldr	r3, [r7, #28]
 8001a0e:	089b      	lsrs	r3, r3, #2
 8001a10:	3302      	adds	r3, #2
 8001a12:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001a16:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001a18:	69fb      	ldr	r3, [r7, #28]
 8001a1a:	f003 0303 	and.w	r3, r3, #3
 8001a1e:	009b      	lsls	r3, r3, #2
 8001a20:	220f      	movs	r2, #15
 8001a22:	fa02 f303 	lsl.w	r3, r2, r3
 8001a26:	43db      	mvns	r3, r3
 8001a28:	69ba      	ldr	r2, [r7, #24]
 8001a2a:	4013      	ands	r3, r2
 8001a2c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	4a4f      	ldr	r2, [pc, #316]	@ (8001b70 <HAL_GPIO_Init+0x308>)
 8001a32:	4293      	cmp	r3, r2
 8001a34:	d025      	beq.n	8001a82 <HAL_GPIO_Init+0x21a>
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	4a4e      	ldr	r2, [pc, #312]	@ (8001b74 <HAL_GPIO_Init+0x30c>)
 8001a3a:	4293      	cmp	r3, r2
 8001a3c:	d01f      	beq.n	8001a7e <HAL_GPIO_Init+0x216>
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	4a4d      	ldr	r2, [pc, #308]	@ (8001b78 <HAL_GPIO_Init+0x310>)
 8001a42:	4293      	cmp	r3, r2
 8001a44:	d019      	beq.n	8001a7a <HAL_GPIO_Init+0x212>
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	4a4c      	ldr	r2, [pc, #304]	@ (8001b7c <HAL_GPIO_Init+0x314>)
 8001a4a:	4293      	cmp	r3, r2
 8001a4c:	d013      	beq.n	8001a76 <HAL_GPIO_Init+0x20e>
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	4a4b      	ldr	r2, [pc, #300]	@ (8001b80 <HAL_GPIO_Init+0x318>)
 8001a52:	4293      	cmp	r3, r2
 8001a54:	d00d      	beq.n	8001a72 <HAL_GPIO_Init+0x20a>
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	4a4a      	ldr	r2, [pc, #296]	@ (8001b84 <HAL_GPIO_Init+0x31c>)
 8001a5a:	4293      	cmp	r3, r2
 8001a5c:	d007      	beq.n	8001a6e <HAL_GPIO_Init+0x206>
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	4a49      	ldr	r2, [pc, #292]	@ (8001b88 <HAL_GPIO_Init+0x320>)
 8001a62:	4293      	cmp	r3, r2
 8001a64:	d101      	bne.n	8001a6a <HAL_GPIO_Init+0x202>
 8001a66:	2306      	movs	r3, #6
 8001a68:	e00c      	b.n	8001a84 <HAL_GPIO_Init+0x21c>
 8001a6a:	2307      	movs	r3, #7
 8001a6c:	e00a      	b.n	8001a84 <HAL_GPIO_Init+0x21c>
 8001a6e:	2305      	movs	r3, #5
 8001a70:	e008      	b.n	8001a84 <HAL_GPIO_Init+0x21c>
 8001a72:	2304      	movs	r3, #4
 8001a74:	e006      	b.n	8001a84 <HAL_GPIO_Init+0x21c>
 8001a76:	2303      	movs	r3, #3
 8001a78:	e004      	b.n	8001a84 <HAL_GPIO_Init+0x21c>
 8001a7a:	2302      	movs	r3, #2
 8001a7c:	e002      	b.n	8001a84 <HAL_GPIO_Init+0x21c>
 8001a7e:	2301      	movs	r3, #1
 8001a80:	e000      	b.n	8001a84 <HAL_GPIO_Init+0x21c>
 8001a82:	2300      	movs	r3, #0
 8001a84:	69fa      	ldr	r2, [r7, #28]
 8001a86:	f002 0203 	and.w	r2, r2, #3
 8001a8a:	0092      	lsls	r2, r2, #2
 8001a8c:	4093      	lsls	r3, r2
 8001a8e:	69ba      	ldr	r2, [r7, #24]
 8001a90:	4313      	orrs	r3, r2
 8001a92:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001a94:	4935      	ldr	r1, [pc, #212]	@ (8001b6c <HAL_GPIO_Init+0x304>)
 8001a96:	69fb      	ldr	r3, [r7, #28]
 8001a98:	089b      	lsrs	r3, r3, #2
 8001a9a:	3302      	adds	r3, #2
 8001a9c:	69ba      	ldr	r2, [r7, #24]
 8001a9e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001aa2:	4b3a      	ldr	r3, [pc, #232]	@ (8001b8c <HAL_GPIO_Init+0x324>)
 8001aa4:	689b      	ldr	r3, [r3, #8]
 8001aa6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001aa8:	693b      	ldr	r3, [r7, #16]
 8001aaa:	43db      	mvns	r3, r3
 8001aac:	69ba      	ldr	r2, [r7, #24]
 8001aae:	4013      	ands	r3, r2
 8001ab0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001ab2:	683b      	ldr	r3, [r7, #0]
 8001ab4:	685b      	ldr	r3, [r3, #4]
 8001ab6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001aba:	2b00      	cmp	r3, #0
 8001abc:	d003      	beq.n	8001ac6 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8001abe:	69ba      	ldr	r2, [r7, #24]
 8001ac0:	693b      	ldr	r3, [r7, #16]
 8001ac2:	4313      	orrs	r3, r2
 8001ac4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001ac6:	4a31      	ldr	r2, [pc, #196]	@ (8001b8c <HAL_GPIO_Init+0x324>)
 8001ac8:	69bb      	ldr	r3, [r7, #24]
 8001aca:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001acc:	4b2f      	ldr	r3, [pc, #188]	@ (8001b8c <HAL_GPIO_Init+0x324>)
 8001ace:	68db      	ldr	r3, [r3, #12]
 8001ad0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001ad2:	693b      	ldr	r3, [r7, #16]
 8001ad4:	43db      	mvns	r3, r3
 8001ad6:	69ba      	ldr	r2, [r7, #24]
 8001ad8:	4013      	ands	r3, r2
 8001ada:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001adc:	683b      	ldr	r3, [r7, #0]
 8001ade:	685b      	ldr	r3, [r3, #4]
 8001ae0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001ae4:	2b00      	cmp	r3, #0
 8001ae6:	d003      	beq.n	8001af0 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8001ae8:	69ba      	ldr	r2, [r7, #24]
 8001aea:	693b      	ldr	r3, [r7, #16]
 8001aec:	4313      	orrs	r3, r2
 8001aee:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001af0:	4a26      	ldr	r2, [pc, #152]	@ (8001b8c <HAL_GPIO_Init+0x324>)
 8001af2:	69bb      	ldr	r3, [r7, #24]
 8001af4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001af6:	4b25      	ldr	r3, [pc, #148]	@ (8001b8c <HAL_GPIO_Init+0x324>)
 8001af8:	685b      	ldr	r3, [r3, #4]
 8001afa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001afc:	693b      	ldr	r3, [r7, #16]
 8001afe:	43db      	mvns	r3, r3
 8001b00:	69ba      	ldr	r2, [r7, #24]
 8001b02:	4013      	ands	r3, r2
 8001b04:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001b06:	683b      	ldr	r3, [r7, #0]
 8001b08:	685b      	ldr	r3, [r3, #4]
 8001b0a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001b0e:	2b00      	cmp	r3, #0
 8001b10:	d003      	beq.n	8001b1a <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8001b12:	69ba      	ldr	r2, [r7, #24]
 8001b14:	693b      	ldr	r3, [r7, #16]
 8001b16:	4313      	orrs	r3, r2
 8001b18:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001b1a:	4a1c      	ldr	r2, [pc, #112]	@ (8001b8c <HAL_GPIO_Init+0x324>)
 8001b1c:	69bb      	ldr	r3, [r7, #24]
 8001b1e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001b20:	4b1a      	ldr	r3, [pc, #104]	@ (8001b8c <HAL_GPIO_Init+0x324>)
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001b26:	693b      	ldr	r3, [r7, #16]
 8001b28:	43db      	mvns	r3, r3
 8001b2a:	69ba      	ldr	r2, [r7, #24]
 8001b2c:	4013      	ands	r3, r2
 8001b2e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001b30:	683b      	ldr	r3, [r7, #0]
 8001b32:	685b      	ldr	r3, [r3, #4]
 8001b34:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001b38:	2b00      	cmp	r3, #0
 8001b3a:	d003      	beq.n	8001b44 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8001b3c:	69ba      	ldr	r2, [r7, #24]
 8001b3e:	693b      	ldr	r3, [r7, #16]
 8001b40:	4313      	orrs	r3, r2
 8001b42:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001b44:	4a11      	ldr	r2, [pc, #68]	@ (8001b8c <HAL_GPIO_Init+0x324>)
 8001b46:	69bb      	ldr	r3, [r7, #24]
 8001b48:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001b4a:	69fb      	ldr	r3, [r7, #28]
 8001b4c:	3301      	adds	r3, #1
 8001b4e:	61fb      	str	r3, [r7, #28]
 8001b50:	69fb      	ldr	r3, [r7, #28]
 8001b52:	2b0f      	cmp	r3, #15
 8001b54:	f67f ae96 	bls.w	8001884 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001b58:	bf00      	nop
 8001b5a:	bf00      	nop
 8001b5c:	3724      	adds	r7, #36	@ 0x24
 8001b5e:	46bd      	mov	sp, r7
 8001b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b64:	4770      	bx	lr
 8001b66:	bf00      	nop
 8001b68:	40023800 	.word	0x40023800
 8001b6c:	40013800 	.word	0x40013800
 8001b70:	40020000 	.word	0x40020000
 8001b74:	40020400 	.word	0x40020400
 8001b78:	40020800 	.word	0x40020800
 8001b7c:	40020c00 	.word	0x40020c00
 8001b80:	40021000 	.word	0x40021000
 8001b84:	40021400 	.word	0x40021400
 8001b88:	40021800 	.word	0x40021800
 8001b8c:	40013c00 	.word	0x40013c00

08001b90 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001b90:	b480      	push	{r7}
 8001b92:	b083      	sub	sp, #12
 8001b94:	af00      	add	r7, sp, #0
 8001b96:	6078      	str	r0, [r7, #4]
 8001b98:	460b      	mov	r3, r1
 8001b9a:	807b      	strh	r3, [r7, #2]
 8001b9c:	4613      	mov	r3, r2
 8001b9e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001ba0:	787b      	ldrb	r3, [r7, #1]
 8001ba2:	2b00      	cmp	r3, #0
 8001ba4:	d003      	beq.n	8001bae <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001ba6:	887a      	ldrh	r2, [r7, #2]
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001bac:	e003      	b.n	8001bb6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001bae:	887b      	ldrh	r3, [r7, #2]
 8001bb0:	041a      	lsls	r2, r3, #16
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	619a      	str	r2, [r3, #24]
}
 8001bb6:	bf00      	nop
 8001bb8:	370c      	adds	r7, #12
 8001bba:	46bd      	mov	sp, r7
 8001bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bc0:	4770      	bx	lr
	...

08001bc4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001bc4:	b580      	push	{r7, lr}
 8001bc6:	b084      	sub	sp, #16
 8001bc8:	af00      	add	r7, sp, #0
 8001bca:	6078      	str	r0, [r7, #4]
 8001bcc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	2b00      	cmp	r3, #0
 8001bd2:	d101      	bne.n	8001bd8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001bd4:	2301      	movs	r3, #1
 8001bd6:	e0cc      	b.n	8001d72 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001bd8:	4b68      	ldr	r3, [pc, #416]	@ (8001d7c <HAL_RCC_ClockConfig+0x1b8>)
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	f003 030f 	and.w	r3, r3, #15
 8001be0:	683a      	ldr	r2, [r7, #0]
 8001be2:	429a      	cmp	r2, r3
 8001be4:	d90c      	bls.n	8001c00 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001be6:	4b65      	ldr	r3, [pc, #404]	@ (8001d7c <HAL_RCC_ClockConfig+0x1b8>)
 8001be8:	683a      	ldr	r2, [r7, #0]
 8001bea:	b2d2      	uxtb	r2, r2
 8001bec:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001bee:	4b63      	ldr	r3, [pc, #396]	@ (8001d7c <HAL_RCC_ClockConfig+0x1b8>)
 8001bf0:	681b      	ldr	r3, [r3, #0]
 8001bf2:	f003 030f 	and.w	r3, r3, #15
 8001bf6:	683a      	ldr	r2, [r7, #0]
 8001bf8:	429a      	cmp	r2, r3
 8001bfa:	d001      	beq.n	8001c00 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001bfc:	2301      	movs	r3, #1
 8001bfe:	e0b8      	b.n	8001d72 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	f003 0302 	and.w	r3, r3, #2
 8001c08:	2b00      	cmp	r3, #0
 8001c0a:	d020      	beq.n	8001c4e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	f003 0304 	and.w	r3, r3, #4
 8001c14:	2b00      	cmp	r3, #0
 8001c16:	d005      	beq.n	8001c24 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001c18:	4b59      	ldr	r3, [pc, #356]	@ (8001d80 <HAL_RCC_ClockConfig+0x1bc>)
 8001c1a:	689b      	ldr	r3, [r3, #8]
 8001c1c:	4a58      	ldr	r2, [pc, #352]	@ (8001d80 <HAL_RCC_ClockConfig+0x1bc>)
 8001c1e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8001c22:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	f003 0308 	and.w	r3, r3, #8
 8001c2c:	2b00      	cmp	r3, #0
 8001c2e:	d005      	beq.n	8001c3c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001c30:	4b53      	ldr	r3, [pc, #332]	@ (8001d80 <HAL_RCC_ClockConfig+0x1bc>)
 8001c32:	689b      	ldr	r3, [r3, #8]
 8001c34:	4a52      	ldr	r2, [pc, #328]	@ (8001d80 <HAL_RCC_ClockConfig+0x1bc>)
 8001c36:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8001c3a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001c3c:	4b50      	ldr	r3, [pc, #320]	@ (8001d80 <HAL_RCC_ClockConfig+0x1bc>)
 8001c3e:	689b      	ldr	r3, [r3, #8]
 8001c40:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	689b      	ldr	r3, [r3, #8]
 8001c48:	494d      	ldr	r1, [pc, #308]	@ (8001d80 <HAL_RCC_ClockConfig+0x1bc>)
 8001c4a:	4313      	orrs	r3, r2
 8001c4c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	f003 0301 	and.w	r3, r3, #1
 8001c56:	2b00      	cmp	r3, #0
 8001c58:	d044      	beq.n	8001ce4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	685b      	ldr	r3, [r3, #4]
 8001c5e:	2b01      	cmp	r3, #1
 8001c60:	d107      	bne.n	8001c72 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001c62:	4b47      	ldr	r3, [pc, #284]	@ (8001d80 <HAL_RCC_ClockConfig+0x1bc>)
 8001c64:	681b      	ldr	r3, [r3, #0]
 8001c66:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001c6a:	2b00      	cmp	r3, #0
 8001c6c:	d119      	bne.n	8001ca2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001c6e:	2301      	movs	r3, #1
 8001c70:	e07f      	b.n	8001d72 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	685b      	ldr	r3, [r3, #4]
 8001c76:	2b02      	cmp	r3, #2
 8001c78:	d003      	beq.n	8001c82 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001c7e:	2b03      	cmp	r3, #3
 8001c80:	d107      	bne.n	8001c92 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001c82:	4b3f      	ldr	r3, [pc, #252]	@ (8001d80 <HAL_RCC_ClockConfig+0x1bc>)
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001c8a:	2b00      	cmp	r3, #0
 8001c8c:	d109      	bne.n	8001ca2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001c8e:	2301      	movs	r3, #1
 8001c90:	e06f      	b.n	8001d72 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001c92:	4b3b      	ldr	r3, [pc, #236]	@ (8001d80 <HAL_RCC_ClockConfig+0x1bc>)
 8001c94:	681b      	ldr	r3, [r3, #0]
 8001c96:	f003 0302 	and.w	r3, r3, #2
 8001c9a:	2b00      	cmp	r3, #0
 8001c9c:	d101      	bne.n	8001ca2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001c9e:	2301      	movs	r3, #1
 8001ca0:	e067      	b.n	8001d72 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001ca2:	4b37      	ldr	r3, [pc, #220]	@ (8001d80 <HAL_RCC_ClockConfig+0x1bc>)
 8001ca4:	689b      	ldr	r3, [r3, #8]
 8001ca6:	f023 0203 	bic.w	r2, r3, #3
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	685b      	ldr	r3, [r3, #4]
 8001cae:	4934      	ldr	r1, [pc, #208]	@ (8001d80 <HAL_RCC_ClockConfig+0x1bc>)
 8001cb0:	4313      	orrs	r3, r2
 8001cb2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001cb4:	f7ff f8b8 	bl	8000e28 <HAL_GetTick>
 8001cb8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001cba:	e00a      	b.n	8001cd2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001cbc:	f7ff f8b4 	bl	8000e28 <HAL_GetTick>
 8001cc0:	4602      	mov	r2, r0
 8001cc2:	68fb      	ldr	r3, [r7, #12]
 8001cc4:	1ad3      	subs	r3, r2, r3
 8001cc6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001cca:	4293      	cmp	r3, r2
 8001ccc:	d901      	bls.n	8001cd2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001cce:	2303      	movs	r3, #3
 8001cd0:	e04f      	b.n	8001d72 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001cd2:	4b2b      	ldr	r3, [pc, #172]	@ (8001d80 <HAL_RCC_ClockConfig+0x1bc>)
 8001cd4:	689b      	ldr	r3, [r3, #8]
 8001cd6:	f003 020c 	and.w	r2, r3, #12
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	685b      	ldr	r3, [r3, #4]
 8001cde:	009b      	lsls	r3, r3, #2
 8001ce0:	429a      	cmp	r2, r3
 8001ce2:	d1eb      	bne.n	8001cbc <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001ce4:	4b25      	ldr	r3, [pc, #148]	@ (8001d7c <HAL_RCC_ClockConfig+0x1b8>)
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	f003 030f 	and.w	r3, r3, #15
 8001cec:	683a      	ldr	r2, [r7, #0]
 8001cee:	429a      	cmp	r2, r3
 8001cf0:	d20c      	bcs.n	8001d0c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001cf2:	4b22      	ldr	r3, [pc, #136]	@ (8001d7c <HAL_RCC_ClockConfig+0x1b8>)
 8001cf4:	683a      	ldr	r2, [r7, #0]
 8001cf6:	b2d2      	uxtb	r2, r2
 8001cf8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001cfa:	4b20      	ldr	r3, [pc, #128]	@ (8001d7c <HAL_RCC_ClockConfig+0x1b8>)
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	f003 030f 	and.w	r3, r3, #15
 8001d02:	683a      	ldr	r2, [r7, #0]
 8001d04:	429a      	cmp	r2, r3
 8001d06:	d001      	beq.n	8001d0c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001d08:	2301      	movs	r3, #1
 8001d0a:	e032      	b.n	8001d72 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	f003 0304 	and.w	r3, r3, #4
 8001d14:	2b00      	cmp	r3, #0
 8001d16:	d008      	beq.n	8001d2a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001d18:	4b19      	ldr	r3, [pc, #100]	@ (8001d80 <HAL_RCC_ClockConfig+0x1bc>)
 8001d1a:	689b      	ldr	r3, [r3, #8]
 8001d1c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	68db      	ldr	r3, [r3, #12]
 8001d24:	4916      	ldr	r1, [pc, #88]	@ (8001d80 <HAL_RCC_ClockConfig+0x1bc>)
 8001d26:	4313      	orrs	r3, r2
 8001d28:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	f003 0308 	and.w	r3, r3, #8
 8001d32:	2b00      	cmp	r3, #0
 8001d34:	d009      	beq.n	8001d4a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001d36:	4b12      	ldr	r3, [pc, #72]	@ (8001d80 <HAL_RCC_ClockConfig+0x1bc>)
 8001d38:	689b      	ldr	r3, [r3, #8]
 8001d3a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	691b      	ldr	r3, [r3, #16]
 8001d42:	00db      	lsls	r3, r3, #3
 8001d44:	490e      	ldr	r1, [pc, #56]	@ (8001d80 <HAL_RCC_ClockConfig+0x1bc>)
 8001d46:	4313      	orrs	r3, r2
 8001d48:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001d4a:	f000 f855 	bl	8001df8 <HAL_RCC_GetSysClockFreq>
 8001d4e:	4602      	mov	r2, r0
 8001d50:	4b0b      	ldr	r3, [pc, #44]	@ (8001d80 <HAL_RCC_ClockConfig+0x1bc>)
 8001d52:	689b      	ldr	r3, [r3, #8]
 8001d54:	091b      	lsrs	r3, r3, #4
 8001d56:	f003 030f 	and.w	r3, r3, #15
 8001d5a:	490a      	ldr	r1, [pc, #40]	@ (8001d84 <HAL_RCC_ClockConfig+0x1c0>)
 8001d5c:	5ccb      	ldrb	r3, [r1, r3]
 8001d5e:	fa22 f303 	lsr.w	r3, r2, r3
 8001d62:	4a09      	ldr	r2, [pc, #36]	@ (8001d88 <HAL_RCC_ClockConfig+0x1c4>)
 8001d64:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8001d66:	4b09      	ldr	r3, [pc, #36]	@ (8001d8c <HAL_RCC_ClockConfig+0x1c8>)
 8001d68:	681b      	ldr	r3, [r3, #0]
 8001d6a:	4618      	mov	r0, r3
 8001d6c:	f7ff f818 	bl	8000da0 <HAL_InitTick>

  return HAL_OK;
 8001d70:	2300      	movs	r3, #0
}
 8001d72:	4618      	mov	r0, r3
 8001d74:	3710      	adds	r7, #16
 8001d76:	46bd      	mov	sp, r7
 8001d78:	bd80      	pop	{r7, pc}
 8001d7a:	bf00      	nop
 8001d7c:	40023c00 	.word	0x40023c00
 8001d80:	40023800 	.word	0x40023800
 8001d84:	08004888 	.word	0x08004888
 8001d88:	20000000 	.word	0x20000000
 8001d8c:	20000004 	.word	0x20000004

08001d90 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001d90:	b480      	push	{r7}
 8001d92:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001d94:	4b03      	ldr	r3, [pc, #12]	@ (8001da4 <HAL_RCC_GetHCLKFreq+0x14>)
 8001d96:	681b      	ldr	r3, [r3, #0]
}
 8001d98:	4618      	mov	r0, r3
 8001d9a:	46bd      	mov	sp, r7
 8001d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001da0:	4770      	bx	lr
 8001da2:	bf00      	nop
 8001da4:	20000000 	.word	0x20000000

08001da8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001da8:	b580      	push	{r7, lr}
 8001daa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001dac:	f7ff fff0 	bl	8001d90 <HAL_RCC_GetHCLKFreq>
 8001db0:	4602      	mov	r2, r0
 8001db2:	4b05      	ldr	r3, [pc, #20]	@ (8001dc8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001db4:	689b      	ldr	r3, [r3, #8]
 8001db6:	0a9b      	lsrs	r3, r3, #10
 8001db8:	f003 0307 	and.w	r3, r3, #7
 8001dbc:	4903      	ldr	r1, [pc, #12]	@ (8001dcc <HAL_RCC_GetPCLK1Freq+0x24>)
 8001dbe:	5ccb      	ldrb	r3, [r1, r3]
 8001dc0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001dc4:	4618      	mov	r0, r3
 8001dc6:	bd80      	pop	{r7, pc}
 8001dc8:	40023800 	.word	0x40023800
 8001dcc:	08004898 	.word	0x08004898

08001dd0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001dd0:	b580      	push	{r7, lr}
 8001dd2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001dd4:	f7ff ffdc 	bl	8001d90 <HAL_RCC_GetHCLKFreq>
 8001dd8:	4602      	mov	r2, r0
 8001dda:	4b05      	ldr	r3, [pc, #20]	@ (8001df0 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001ddc:	689b      	ldr	r3, [r3, #8]
 8001dde:	0b5b      	lsrs	r3, r3, #13
 8001de0:	f003 0307 	and.w	r3, r3, #7
 8001de4:	4903      	ldr	r1, [pc, #12]	@ (8001df4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001de6:	5ccb      	ldrb	r3, [r1, r3]
 8001de8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001dec:	4618      	mov	r0, r3
 8001dee:	bd80      	pop	{r7, pc}
 8001df0:	40023800 	.word	0x40023800
 8001df4:	08004898 	.word	0x08004898

08001df8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001df8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001dfc:	b0ae      	sub	sp, #184	@ 0xb8
 8001dfe:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8001e00:	2300      	movs	r3, #0
 8001e02:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 8001e06:	2300      	movs	r3, #0
 8001e08:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 8001e0c:	2300      	movs	r3, #0
 8001e0e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 8001e12:	2300      	movs	r3, #0
 8001e14:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 8001e18:	2300      	movs	r3, #0
 8001e1a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001e1e:	4bcb      	ldr	r3, [pc, #812]	@ (800214c <HAL_RCC_GetSysClockFreq+0x354>)
 8001e20:	689b      	ldr	r3, [r3, #8]
 8001e22:	f003 030c 	and.w	r3, r3, #12
 8001e26:	2b0c      	cmp	r3, #12
 8001e28:	f200 8206 	bhi.w	8002238 <HAL_RCC_GetSysClockFreq+0x440>
 8001e2c:	a201      	add	r2, pc, #4	@ (adr r2, 8001e34 <HAL_RCC_GetSysClockFreq+0x3c>)
 8001e2e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001e32:	bf00      	nop
 8001e34:	08001e69 	.word	0x08001e69
 8001e38:	08002239 	.word	0x08002239
 8001e3c:	08002239 	.word	0x08002239
 8001e40:	08002239 	.word	0x08002239
 8001e44:	08001e71 	.word	0x08001e71
 8001e48:	08002239 	.word	0x08002239
 8001e4c:	08002239 	.word	0x08002239
 8001e50:	08002239 	.word	0x08002239
 8001e54:	08001e79 	.word	0x08001e79
 8001e58:	08002239 	.word	0x08002239
 8001e5c:	08002239 	.word	0x08002239
 8001e60:	08002239 	.word	0x08002239
 8001e64:	08002069 	.word	0x08002069
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001e68:	4bb9      	ldr	r3, [pc, #740]	@ (8002150 <HAL_RCC_GetSysClockFreq+0x358>)
 8001e6a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8001e6e:	e1e7      	b.n	8002240 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001e70:	4bb8      	ldr	r3, [pc, #736]	@ (8002154 <HAL_RCC_GetSysClockFreq+0x35c>)
 8001e72:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8001e76:	e1e3      	b.n	8002240 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001e78:	4bb4      	ldr	r3, [pc, #720]	@ (800214c <HAL_RCC_GetSysClockFreq+0x354>)
 8001e7a:	685b      	ldr	r3, [r3, #4]
 8001e7c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001e80:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001e84:	4bb1      	ldr	r3, [pc, #708]	@ (800214c <HAL_RCC_GetSysClockFreq+0x354>)
 8001e86:	685b      	ldr	r3, [r3, #4]
 8001e88:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001e8c:	2b00      	cmp	r3, #0
 8001e8e:	d071      	beq.n	8001f74 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001e90:	4bae      	ldr	r3, [pc, #696]	@ (800214c <HAL_RCC_GetSysClockFreq+0x354>)
 8001e92:	685b      	ldr	r3, [r3, #4]
 8001e94:	099b      	lsrs	r3, r3, #6
 8001e96:	2200      	movs	r2, #0
 8001e98:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8001e9c:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 8001ea0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8001ea4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001ea8:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8001eac:	2300      	movs	r3, #0
 8001eae:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8001eb2:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8001eb6:	4622      	mov	r2, r4
 8001eb8:	462b      	mov	r3, r5
 8001eba:	f04f 0000 	mov.w	r0, #0
 8001ebe:	f04f 0100 	mov.w	r1, #0
 8001ec2:	0159      	lsls	r1, r3, #5
 8001ec4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001ec8:	0150      	lsls	r0, r2, #5
 8001eca:	4602      	mov	r2, r0
 8001ecc:	460b      	mov	r3, r1
 8001ece:	4621      	mov	r1, r4
 8001ed0:	1a51      	subs	r1, r2, r1
 8001ed2:	6439      	str	r1, [r7, #64]	@ 0x40
 8001ed4:	4629      	mov	r1, r5
 8001ed6:	eb63 0301 	sbc.w	r3, r3, r1
 8001eda:	647b      	str	r3, [r7, #68]	@ 0x44
 8001edc:	f04f 0200 	mov.w	r2, #0
 8001ee0:	f04f 0300 	mov.w	r3, #0
 8001ee4:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 8001ee8:	4649      	mov	r1, r9
 8001eea:	018b      	lsls	r3, r1, #6
 8001eec:	4641      	mov	r1, r8
 8001eee:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001ef2:	4641      	mov	r1, r8
 8001ef4:	018a      	lsls	r2, r1, #6
 8001ef6:	4641      	mov	r1, r8
 8001ef8:	1a51      	subs	r1, r2, r1
 8001efa:	63b9      	str	r1, [r7, #56]	@ 0x38
 8001efc:	4649      	mov	r1, r9
 8001efe:	eb63 0301 	sbc.w	r3, r3, r1
 8001f02:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001f04:	f04f 0200 	mov.w	r2, #0
 8001f08:	f04f 0300 	mov.w	r3, #0
 8001f0c:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 8001f10:	4649      	mov	r1, r9
 8001f12:	00cb      	lsls	r3, r1, #3
 8001f14:	4641      	mov	r1, r8
 8001f16:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8001f1a:	4641      	mov	r1, r8
 8001f1c:	00ca      	lsls	r2, r1, #3
 8001f1e:	4610      	mov	r0, r2
 8001f20:	4619      	mov	r1, r3
 8001f22:	4603      	mov	r3, r0
 8001f24:	4622      	mov	r2, r4
 8001f26:	189b      	adds	r3, r3, r2
 8001f28:	633b      	str	r3, [r7, #48]	@ 0x30
 8001f2a:	462b      	mov	r3, r5
 8001f2c:	460a      	mov	r2, r1
 8001f2e:	eb42 0303 	adc.w	r3, r2, r3
 8001f32:	637b      	str	r3, [r7, #52]	@ 0x34
 8001f34:	f04f 0200 	mov.w	r2, #0
 8001f38:	f04f 0300 	mov.w	r3, #0
 8001f3c:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8001f40:	4629      	mov	r1, r5
 8001f42:	024b      	lsls	r3, r1, #9
 8001f44:	4621      	mov	r1, r4
 8001f46:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8001f4a:	4621      	mov	r1, r4
 8001f4c:	024a      	lsls	r2, r1, #9
 8001f4e:	4610      	mov	r0, r2
 8001f50:	4619      	mov	r1, r3
 8001f52:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8001f56:	2200      	movs	r2, #0
 8001f58:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8001f5c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8001f60:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8001f64:	f7fe f9a4 	bl	80002b0 <__aeabi_uldivmod>
 8001f68:	4602      	mov	r2, r0
 8001f6a:	460b      	mov	r3, r1
 8001f6c:	4613      	mov	r3, r2
 8001f6e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8001f72:	e067      	b.n	8002044 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001f74:	4b75      	ldr	r3, [pc, #468]	@ (800214c <HAL_RCC_GetSysClockFreq+0x354>)
 8001f76:	685b      	ldr	r3, [r3, #4]
 8001f78:	099b      	lsrs	r3, r3, #6
 8001f7a:	2200      	movs	r2, #0
 8001f7c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8001f80:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 8001f84:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8001f88:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001f8c:	67bb      	str	r3, [r7, #120]	@ 0x78
 8001f8e:	2300      	movs	r3, #0
 8001f90:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8001f92:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 8001f96:	4622      	mov	r2, r4
 8001f98:	462b      	mov	r3, r5
 8001f9a:	f04f 0000 	mov.w	r0, #0
 8001f9e:	f04f 0100 	mov.w	r1, #0
 8001fa2:	0159      	lsls	r1, r3, #5
 8001fa4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001fa8:	0150      	lsls	r0, r2, #5
 8001faa:	4602      	mov	r2, r0
 8001fac:	460b      	mov	r3, r1
 8001fae:	4621      	mov	r1, r4
 8001fb0:	1a51      	subs	r1, r2, r1
 8001fb2:	62b9      	str	r1, [r7, #40]	@ 0x28
 8001fb4:	4629      	mov	r1, r5
 8001fb6:	eb63 0301 	sbc.w	r3, r3, r1
 8001fba:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001fbc:	f04f 0200 	mov.w	r2, #0
 8001fc0:	f04f 0300 	mov.w	r3, #0
 8001fc4:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 8001fc8:	4649      	mov	r1, r9
 8001fca:	018b      	lsls	r3, r1, #6
 8001fcc:	4641      	mov	r1, r8
 8001fce:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001fd2:	4641      	mov	r1, r8
 8001fd4:	018a      	lsls	r2, r1, #6
 8001fd6:	4641      	mov	r1, r8
 8001fd8:	ebb2 0a01 	subs.w	sl, r2, r1
 8001fdc:	4649      	mov	r1, r9
 8001fde:	eb63 0b01 	sbc.w	fp, r3, r1
 8001fe2:	f04f 0200 	mov.w	r2, #0
 8001fe6:	f04f 0300 	mov.w	r3, #0
 8001fea:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8001fee:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8001ff2:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8001ff6:	4692      	mov	sl, r2
 8001ff8:	469b      	mov	fp, r3
 8001ffa:	4623      	mov	r3, r4
 8001ffc:	eb1a 0303 	adds.w	r3, sl, r3
 8002000:	623b      	str	r3, [r7, #32]
 8002002:	462b      	mov	r3, r5
 8002004:	eb4b 0303 	adc.w	r3, fp, r3
 8002008:	627b      	str	r3, [r7, #36]	@ 0x24
 800200a:	f04f 0200 	mov.w	r2, #0
 800200e:	f04f 0300 	mov.w	r3, #0
 8002012:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8002016:	4629      	mov	r1, r5
 8002018:	028b      	lsls	r3, r1, #10
 800201a:	4621      	mov	r1, r4
 800201c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002020:	4621      	mov	r1, r4
 8002022:	028a      	lsls	r2, r1, #10
 8002024:	4610      	mov	r0, r2
 8002026:	4619      	mov	r1, r3
 8002028:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800202c:	2200      	movs	r2, #0
 800202e:	673b      	str	r3, [r7, #112]	@ 0x70
 8002030:	677a      	str	r2, [r7, #116]	@ 0x74
 8002032:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 8002036:	f7fe f93b 	bl	80002b0 <__aeabi_uldivmod>
 800203a:	4602      	mov	r2, r0
 800203c:	460b      	mov	r3, r1
 800203e:	4613      	mov	r3, r2
 8002040:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8002044:	4b41      	ldr	r3, [pc, #260]	@ (800214c <HAL_RCC_GetSysClockFreq+0x354>)
 8002046:	685b      	ldr	r3, [r3, #4]
 8002048:	0c1b      	lsrs	r3, r3, #16
 800204a:	f003 0303 	and.w	r3, r3, #3
 800204e:	3301      	adds	r3, #1
 8002050:	005b      	lsls	r3, r3, #1
 8002052:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 8002056:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800205a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800205e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002062:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8002066:	e0eb      	b.n	8002240 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002068:	4b38      	ldr	r3, [pc, #224]	@ (800214c <HAL_RCC_GetSysClockFreq+0x354>)
 800206a:	685b      	ldr	r3, [r3, #4]
 800206c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002070:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002074:	4b35      	ldr	r3, [pc, #212]	@ (800214c <HAL_RCC_GetSysClockFreq+0x354>)
 8002076:	685b      	ldr	r3, [r3, #4]
 8002078:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800207c:	2b00      	cmp	r3, #0
 800207e:	d06b      	beq.n	8002158 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002080:	4b32      	ldr	r3, [pc, #200]	@ (800214c <HAL_RCC_GetSysClockFreq+0x354>)
 8002082:	685b      	ldr	r3, [r3, #4]
 8002084:	099b      	lsrs	r3, r3, #6
 8002086:	2200      	movs	r2, #0
 8002088:	66bb      	str	r3, [r7, #104]	@ 0x68
 800208a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800208c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800208e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002092:	663b      	str	r3, [r7, #96]	@ 0x60
 8002094:	2300      	movs	r3, #0
 8002096:	667b      	str	r3, [r7, #100]	@ 0x64
 8002098:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 800209c:	4622      	mov	r2, r4
 800209e:	462b      	mov	r3, r5
 80020a0:	f04f 0000 	mov.w	r0, #0
 80020a4:	f04f 0100 	mov.w	r1, #0
 80020a8:	0159      	lsls	r1, r3, #5
 80020aa:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80020ae:	0150      	lsls	r0, r2, #5
 80020b0:	4602      	mov	r2, r0
 80020b2:	460b      	mov	r3, r1
 80020b4:	4621      	mov	r1, r4
 80020b6:	1a51      	subs	r1, r2, r1
 80020b8:	61b9      	str	r1, [r7, #24]
 80020ba:	4629      	mov	r1, r5
 80020bc:	eb63 0301 	sbc.w	r3, r3, r1
 80020c0:	61fb      	str	r3, [r7, #28]
 80020c2:	f04f 0200 	mov.w	r2, #0
 80020c6:	f04f 0300 	mov.w	r3, #0
 80020ca:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 80020ce:	4659      	mov	r1, fp
 80020d0:	018b      	lsls	r3, r1, #6
 80020d2:	4651      	mov	r1, sl
 80020d4:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80020d8:	4651      	mov	r1, sl
 80020da:	018a      	lsls	r2, r1, #6
 80020dc:	4651      	mov	r1, sl
 80020de:	ebb2 0801 	subs.w	r8, r2, r1
 80020e2:	4659      	mov	r1, fp
 80020e4:	eb63 0901 	sbc.w	r9, r3, r1
 80020e8:	f04f 0200 	mov.w	r2, #0
 80020ec:	f04f 0300 	mov.w	r3, #0
 80020f0:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80020f4:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80020f8:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80020fc:	4690      	mov	r8, r2
 80020fe:	4699      	mov	r9, r3
 8002100:	4623      	mov	r3, r4
 8002102:	eb18 0303 	adds.w	r3, r8, r3
 8002106:	613b      	str	r3, [r7, #16]
 8002108:	462b      	mov	r3, r5
 800210a:	eb49 0303 	adc.w	r3, r9, r3
 800210e:	617b      	str	r3, [r7, #20]
 8002110:	f04f 0200 	mov.w	r2, #0
 8002114:	f04f 0300 	mov.w	r3, #0
 8002118:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 800211c:	4629      	mov	r1, r5
 800211e:	024b      	lsls	r3, r1, #9
 8002120:	4621      	mov	r1, r4
 8002122:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002126:	4621      	mov	r1, r4
 8002128:	024a      	lsls	r2, r1, #9
 800212a:	4610      	mov	r0, r2
 800212c:	4619      	mov	r1, r3
 800212e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002132:	2200      	movs	r2, #0
 8002134:	65bb      	str	r3, [r7, #88]	@ 0x58
 8002136:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8002138:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800213c:	f7fe f8b8 	bl	80002b0 <__aeabi_uldivmod>
 8002140:	4602      	mov	r2, r0
 8002142:	460b      	mov	r3, r1
 8002144:	4613      	mov	r3, r2
 8002146:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800214a:	e065      	b.n	8002218 <HAL_RCC_GetSysClockFreq+0x420>
 800214c:	40023800 	.word	0x40023800
 8002150:	00f42400 	.word	0x00f42400
 8002154:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002158:	4b3d      	ldr	r3, [pc, #244]	@ (8002250 <HAL_RCC_GetSysClockFreq+0x458>)
 800215a:	685b      	ldr	r3, [r3, #4]
 800215c:	099b      	lsrs	r3, r3, #6
 800215e:	2200      	movs	r2, #0
 8002160:	4618      	mov	r0, r3
 8002162:	4611      	mov	r1, r2
 8002164:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8002168:	653b      	str	r3, [r7, #80]	@ 0x50
 800216a:	2300      	movs	r3, #0
 800216c:	657b      	str	r3, [r7, #84]	@ 0x54
 800216e:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 8002172:	4642      	mov	r2, r8
 8002174:	464b      	mov	r3, r9
 8002176:	f04f 0000 	mov.w	r0, #0
 800217a:	f04f 0100 	mov.w	r1, #0
 800217e:	0159      	lsls	r1, r3, #5
 8002180:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002184:	0150      	lsls	r0, r2, #5
 8002186:	4602      	mov	r2, r0
 8002188:	460b      	mov	r3, r1
 800218a:	4641      	mov	r1, r8
 800218c:	1a51      	subs	r1, r2, r1
 800218e:	60b9      	str	r1, [r7, #8]
 8002190:	4649      	mov	r1, r9
 8002192:	eb63 0301 	sbc.w	r3, r3, r1
 8002196:	60fb      	str	r3, [r7, #12]
 8002198:	f04f 0200 	mov.w	r2, #0
 800219c:	f04f 0300 	mov.w	r3, #0
 80021a0:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 80021a4:	4659      	mov	r1, fp
 80021a6:	018b      	lsls	r3, r1, #6
 80021a8:	4651      	mov	r1, sl
 80021aa:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80021ae:	4651      	mov	r1, sl
 80021b0:	018a      	lsls	r2, r1, #6
 80021b2:	4651      	mov	r1, sl
 80021b4:	1a54      	subs	r4, r2, r1
 80021b6:	4659      	mov	r1, fp
 80021b8:	eb63 0501 	sbc.w	r5, r3, r1
 80021bc:	f04f 0200 	mov.w	r2, #0
 80021c0:	f04f 0300 	mov.w	r3, #0
 80021c4:	00eb      	lsls	r3, r5, #3
 80021c6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80021ca:	00e2      	lsls	r2, r4, #3
 80021cc:	4614      	mov	r4, r2
 80021ce:	461d      	mov	r5, r3
 80021d0:	4643      	mov	r3, r8
 80021d2:	18e3      	adds	r3, r4, r3
 80021d4:	603b      	str	r3, [r7, #0]
 80021d6:	464b      	mov	r3, r9
 80021d8:	eb45 0303 	adc.w	r3, r5, r3
 80021dc:	607b      	str	r3, [r7, #4]
 80021de:	f04f 0200 	mov.w	r2, #0
 80021e2:	f04f 0300 	mov.w	r3, #0
 80021e6:	e9d7 4500 	ldrd	r4, r5, [r7]
 80021ea:	4629      	mov	r1, r5
 80021ec:	028b      	lsls	r3, r1, #10
 80021ee:	4621      	mov	r1, r4
 80021f0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80021f4:	4621      	mov	r1, r4
 80021f6:	028a      	lsls	r2, r1, #10
 80021f8:	4610      	mov	r0, r2
 80021fa:	4619      	mov	r1, r3
 80021fc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002200:	2200      	movs	r2, #0
 8002202:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002204:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8002206:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800220a:	f7fe f851 	bl	80002b0 <__aeabi_uldivmod>
 800220e:	4602      	mov	r2, r0
 8002210:	460b      	mov	r3, r1
 8002212:	4613      	mov	r3, r2
 8002214:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8002218:	4b0d      	ldr	r3, [pc, #52]	@ (8002250 <HAL_RCC_GetSysClockFreq+0x458>)
 800221a:	685b      	ldr	r3, [r3, #4]
 800221c:	0f1b      	lsrs	r3, r3, #28
 800221e:	f003 0307 	and.w	r3, r3, #7
 8002222:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 8002226:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800222a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800222e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002232:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8002236:	e003      	b.n	8002240 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002238:	4b06      	ldr	r3, [pc, #24]	@ (8002254 <HAL_RCC_GetSysClockFreq+0x45c>)
 800223a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800223e:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002240:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 8002244:	4618      	mov	r0, r3
 8002246:	37b8      	adds	r7, #184	@ 0xb8
 8002248:	46bd      	mov	sp, r7
 800224a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800224e:	bf00      	nop
 8002250:	40023800 	.word	0x40023800
 8002254:	00f42400 	.word	0x00f42400

08002258 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002258:	b580      	push	{r7, lr}
 800225a:	b086      	sub	sp, #24
 800225c:	af00      	add	r7, sp, #0
 800225e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	2b00      	cmp	r3, #0
 8002264:	d101      	bne.n	800226a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002266:	2301      	movs	r3, #1
 8002268:	e28d      	b.n	8002786 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	f003 0301 	and.w	r3, r3, #1
 8002272:	2b00      	cmp	r3, #0
 8002274:	f000 8083 	beq.w	800237e <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8002278:	4b94      	ldr	r3, [pc, #592]	@ (80024cc <HAL_RCC_OscConfig+0x274>)
 800227a:	689b      	ldr	r3, [r3, #8]
 800227c:	f003 030c 	and.w	r3, r3, #12
 8002280:	2b04      	cmp	r3, #4
 8002282:	d019      	beq.n	80022b8 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8002284:	4b91      	ldr	r3, [pc, #580]	@ (80024cc <HAL_RCC_OscConfig+0x274>)
 8002286:	689b      	ldr	r3, [r3, #8]
 8002288:	f003 030c 	and.w	r3, r3, #12
        || \
 800228c:	2b08      	cmp	r3, #8
 800228e:	d106      	bne.n	800229e <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8002290:	4b8e      	ldr	r3, [pc, #568]	@ (80024cc <HAL_RCC_OscConfig+0x274>)
 8002292:	685b      	ldr	r3, [r3, #4]
 8002294:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002298:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800229c:	d00c      	beq.n	80022b8 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800229e:	4b8b      	ldr	r3, [pc, #556]	@ (80024cc <HAL_RCC_OscConfig+0x274>)
 80022a0:	689b      	ldr	r3, [r3, #8]
 80022a2:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80022a6:	2b0c      	cmp	r3, #12
 80022a8:	d112      	bne.n	80022d0 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80022aa:	4b88      	ldr	r3, [pc, #544]	@ (80024cc <HAL_RCC_OscConfig+0x274>)
 80022ac:	685b      	ldr	r3, [r3, #4]
 80022ae:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80022b2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80022b6:	d10b      	bne.n	80022d0 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80022b8:	4b84      	ldr	r3, [pc, #528]	@ (80024cc <HAL_RCC_OscConfig+0x274>)
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80022c0:	2b00      	cmp	r3, #0
 80022c2:	d05b      	beq.n	800237c <HAL_RCC_OscConfig+0x124>
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	685b      	ldr	r3, [r3, #4]
 80022c8:	2b00      	cmp	r3, #0
 80022ca:	d157      	bne.n	800237c <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 80022cc:	2301      	movs	r3, #1
 80022ce:	e25a      	b.n	8002786 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	685b      	ldr	r3, [r3, #4]
 80022d4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80022d8:	d106      	bne.n	80022e8 <HAL_RCC_OscConfig+0x90>
 80022da:	4b7c      	ldr	r3, [pc, #496]	@ (80024cc <HAL_RCC_OscConfig+0x274>)
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	4a7b      	ldr	r2, [pc, #492]	@ (80024cc <HAL_RCC_OscConfig+0x274>)
 80022e0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80022e4:	6013      	str	r3, [r2, #0]
 80022e6:	e01d      	b.n	8002324 <HAL_RCC_OscConfig+0xcc>
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	685b      	ldr	r3, [r3, #4]
 80022ec:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80022f0:	d10c      	bne.n	800230c <HAL_RCC_OscConfig+0xb4>
 80022f2:	4b76      	ldr	r3, [pc, #472]	@ (80024cc <HAL_RCC_OscConfig+0x274>)
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	4a75      	ldr	r2, [pc, #468]	@ (80024cc <HAL_RCC_OscConfig+0x274>)
 80022f8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80022fc:	6013      	str	r3, [r2, #0]
 80022fe:	4b73      	ldr	r3, [pc, #460]	@ (80024cc <HAL_RCC_OscConfig+0x274>)
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	4a72      	ldr	r2, [pc, #456]	@ (80024cc <HAL_RCC_OscConfig+0x274>)
 8002304:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002308:	6013      	str	r3, [r2, #0]
 800230a:	e00b      	b.n	8002324 <HAL_RCC_OscConfig+0xcc>
 800230c:	4b6f      	ldr	r3, [pc, #444]	@ (80024cc <HAL_RCC_OscConfig+0x274>)
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	4a6e      	ldr	r2, [pc, #440]	@ (80024cc <HAL_RCC_OscConfig+0x274>)
 8002312:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002316:	6013      	str	r3, [r2, #0]
 8002318:	4b6c      	ldr	r3, [pc, #432]	@ (80024cc <HAL_RCC_OscConfig+0x274>)
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	4a6b      	ldr	r2, [pc, #428]	@ (80024cc <HAL_RCC_OscConfig+0x274>)
 800231e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002322:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	685b      	ldr	r3, [r3, #4]
 8002328:	2b00      	cmp	r3, #0
 800232a:	d013      	beq.n	8002354 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800232c:	f7fe fd7c 	bl	8000e28 <HAL_GetTick>
 8002330:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002332:	e008      	b.n	8002346 <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002334:	f7fe fd78 	bl	8000e28 <HAL_GetTick>
 8002338:	4602      	mov	r2, r0
 800233a:	693b      	ldr	r3, [r7, #16]
 800233c:	1ad3      	subs	r3, r2, r3
 800233e:	2b64      	cmp	r3, #100	@ 0x64
 8002340:	d901      	bls.n	8002346 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8002342:	2303      	movs	r3, #3
 8002344:	e21f      	b.n	8002786 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002346:	4b61      	ldr	r3, [pc, #388]	@ (80024cc <HAL_RCC_OscConfig+0x274>)
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800234e:	2b00      	cmp	r3, #0
 8002350:	d0f0      	beq.n	8002334 <HAL_RCC_OscConfig+0xdc>
 8002352:	e014      	b.n	800237e <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002354:	f7fe fd68 	bl	8000e28 <HAL_GetTick>
 8002358:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800235a:	e008      	b.n	800236e <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800235c:	f7fe fd64 	bl	8000e28 <HAL_GetTick>
 8002360:	4602      	mov	r2, r0
 8002362:	693b      	ldr	r3, [r7, #16]
 8002364:	1ad3      	subs	r3, r2, r3
 8002366:	2b64      	cmp	r3, #100	@ 0x64
 8002368:	d901      	bls.n	800236e <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 800236a:	2303      	movs	r3, #3
 800236c:	e20b      	b.n	8002786 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800236e:	4b57      	ldr	r3, [pc, #348]	@ (80024cc <HAL_RCC_OscConfig+0x274>)
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002376:	2b00      	cmp	r3, #0
 8002378:	d1f0      	bne.n	800235c <HAL_RCC_OscConfig+0x104>
 800237a:	e000      	b.n	800237e <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800237c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	f003 0302 	and.w	r3, r3, #2
 8002386:	2b00      	cmp	r3, #0
 8002388:	d06f      	beq.n	800246a <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800238a:	4b50      	ldr	r3, [pc, #320]	@ (80024cc <HAL_RCC_OscConfig+0x274>)
 800238c:	689b      	ldr	r3, [r3, #8]
 800238e:	f003 030c 	and.w	r3, r3, #12
 8002392:	2b00      	cmp	r3, #0
 8002394:	d017      	beq.n	80023c6 <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8002396:	4b4d      	ldr	r3, [pc, #308]	@ (80024cc <HAL_RCC_OscConfig+0x274>)
 8002398:	689b      	ldr	r3, [r3, #8]
 800239a:	f003 030c 	and.w	r3, r3, #12
        || \
 800239e:	2b08      	cmp	r3, #8
 80023a0:	d105      	bne.n	80023ae <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80023a2:	4b4a      	ldr	r3, [pc, #296]	@ (80024cc <HAL_RCC_OscConfig+0x274>)
 80023a4:	685b      	ldr	r3, [r3, #4]
 80023a6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	d00b      	beq.n	80023c6 <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80023ae:	4b47      	ldr	r3, [pc, #284]	@ (80024cc <HAL_RCC_OscConfig+0x274>)
 80023b0:	689b      	ldr	r3, [r3, #8]
 80023b2:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80023b6:	2b0c      	cmp	r3, #12
 80023b8:	d11c      	bne.n	80023f4 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80023ba:	4b44      	ldr	r3, [pc, #272]	@ (80024cc <HAL_RCC_OscConfig+0x274>)
 80023bc:	685b      	ldr	r3, [r3, #4]
 80023be:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80023c2:	2b00      	cmp	r3, #0
 80023c4:	d116      	bne.n	80023f4 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80023c6:	4b41      	ldr	r3, [pc, #260]	@ (80024cc <HAL_RCC_OscConfig+0x274>)
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	f003 0302 	and.w	r3, r3, #2
 80023ce:	2b00      	cmp	r3, #0
 80023d0:	d005      	beq.n	80023de <HAL_RCC_OscConfig+0x186>
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	68db      	ldr	r3, [r3, #12]
 80023d6:	2b01      	cmp	r3, #1
 80023d8:	d001      	beq.n	80023de <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 80023da:	2301      	movs	r3, #1
 80023dc:	e1d3      	b.n	8002786 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80023de:	4b3b      	ldr	r3, [pc, #236]	@ (80024cc <HAL_RCC_OscConfig+0x274>)
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	691b      	ldr	r3, [r3, #16]
 80023ea:	00db      	lsls	r3, r3, #3
 80023ec:	4937      	ldr	r1, [pc, #220]	@ (80024cc <HAL_RCC_OscConfig+0x274>)
 80023ee:	4313      	orrs	r3, r2
 80023f0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80023f2:	e03a      	b.n	800246a <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	68db      	ldr	r3, [r3, #12]
 80023f8:	2b00      	cmp	r3, #0
 80023fa:	d020      	beq.n	800243e <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80023fc:	4b34      	ldr	r3, [pc, #208]	@ (80024d0 <HAL_RCC_OscConfig+0x278>)
 80023fe:	2201      	movs	r2, #1
 8002400:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002402:	f7fe fd11 	bl	8000e28 <HAL_GetTick>
 8002406:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002408:	e008      	b.n	800241c <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800240a:	f7fe fd0d 	bl	8000e28 <HAL_GetTick>
 800240e:	4602      	mov	r2, r0
 8002410:	693b      	ldr	r3, [r7, #16]
 8002412:	1ad3      	subs	r3, r2, r3
 8002414:	2b02      	cmp	r3, #2
 8002416:	d901      	bls.n	800241c <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8002418:	2303      	movs	r3, #3
 800241a:	e1b4      	b.n	8002786 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800241c:	4b2b      	ldr	r3, [pc, #172]	@ (80024cc <HAL_RCC_OscConfig+0x274>)
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	f003 0302 	and.w	r3, r3, #2
 8002424:	2b00      	cmp	r3, #0
 8002426:	d0f0      	beq.n	800240a <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002428:	4b28      	ldr	r3, [pc, #160]	@ (80024cc <HAL_RCC_OscConfig+0x274>)
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	691b      	ldr	r3, [r3, #16]
 8002434:	00db      	lsls	r3, r3, #3
 8002436:	4925      	ldr	r1, [pc, #148]	@ (80024cc <HAL_RCC_OscConfig+0x274>)
 8002438:	4313      	orrs	r3, r2
 800243a:	600b      	str	r3, [r1, #0]
 800243c:	e015      	b.n	800246a <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800243e:	4b24      	ldr	r3, [pc, #144]	@ (80024d0 <HAL_RCC_OscConfig+0x278>)
 8002440:	2200      	movs	r2, #0
 8002442:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002444:	f7fe fcf0 	bl	8000e28 <HAL_GetTick>
 8002448:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800244a:	e008      	b.n	800245e <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800244c:	f7fe fcec 	bl	8000e28 <HAL_GetTick>
 8002450:	4602      	mov	r2, r0
 8002452:	693b      	ldr	r3, [r7, #16]
 8002454:	1ad3      	subs	r3, r2, r3
 8002456:	2b02      	cmp	r3, #2
 8002458:	d901      	bls.n	800245e <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800245a:	2303      	movs	r3, #3
 800245c:	e193      	b.n	8002786 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800245e:	4b1b      	ldr	r3, [pc, #108]	@ (80024cc <HAL_RCC_OscConfig+0x274>)
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	f003 0302 	and.w	r3, r3, #2
 8002466:	2b00      	cmp	r3, #0
 8002468:	d1f0      	bne.n	800244c <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	f003 0308 	and.w	r3, r3, #8
 8002472:	2b00      	cmp	r3, #0
 8002474:	d036      	beq.n	80024e4 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	695b      	ldr	r3, [r3, #20]
 800247a:	2b00      	cmp	r3, #0
 800247c:	d016      	beq.n	80024ac <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800247e:	4b15      	ldr	r3, [pc, #84]	@ (80024d4 <HAL_RCC_OscConfig+0x27c>)
 8002480:	2201      	movs	r2, #1
 8002482:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002484:	f7fe fcd0 	bl	8000e28 <HAL_GetTick>
 8002488:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800248a:	e008      	b.n	800249e <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800248c:	f7fe fccc 	bl	8000e28 <HAL_GetTick>
 8002490:	4602      	mov	r2, r0
 8002492:	693b      	ldr	r3, [r7, #16]
 8002494:	1ad3      	subs	r3, r2, r3
 8002496:	2b02      	cmp	r3, #2
 8002498:	d901      	bls.n	800249e <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 800249a:	2303      	movs	r3, #3
 800249c:	e173      	b.n	8002786 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800249e:	4b0b      	ldr	r3, [pc, #44]	@ (80024cc <HAL_RCC_OscConfig+0x274>)
 80024a0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80024a2:	f003 0302 	and.w	r3, r3, #2
 80024a6:	2b00      	cmp	r3, #0
 80024a8:	d0f0      	beq.n	800248c <HAL_RCC_OscConfig+0x234>
 80024aa:	e01b      	b.n	80024e4 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80024ac:	4b09      	ldr	r3, [pc, #36]	@ (80024d4 <HAL_RCC_OscConfig+0x27c>)
 80024ae:	2200      	movs	r2, #0
 80024b0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80024b2:	f7fe fcb9 	bl	8000e28 <HAL_GetTick>
 80024b6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80024b8:	e00e      	b.n	80024d8 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80024ba:	f7fe fcb5 	bl	8000e28 <HAL_GetTick>
 80024be:	4602      	mov	r2, r0
 80024c0:	693b      	ldr	r3, [r7, #16]
 80024c2:	1ad3      	subs	r3, r2, r3
 80024c4:	2b02      	cmp	r3, #2
 80024c6:	d907      	bls.n	80024d8 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 80024c8:	2303      	movs	r3, #3
 80024ca:	e15c      	b.n	8002786 <HAL_RCC_OscConfig+0x52e>
 80024cc:	40023800 	.word	0x40023800
 80024d0:	42470000 	.word	0x42470000
 80024d4:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80024d8:	4b8a      	ldr	r3, [pc, #552]	@ (8002704 <HAL_RCC_OscConfig+0x4ac>)
 80024da:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80024dc:	f003 0302 	and.w	r3, r3, #2
 80024e0:	2b00      	cmp	r3, #0
 80024e2:	d1ea      	bne.n	80024ba <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	f003 0304 	and.w	r3, r3, #4
 80024ec:	2b00      	cmp	r3, #0
 80024ee:	f000 8097 	beq.w	8002620 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 80024f2:	2300      	movs	r3, #0
 80024f4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80024f6:	4b83      	ldr	r3, [pc, #524]	@ (8002704 <HAL_RCC_OscConfig+0x4ac>)
 80024f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024fa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80024fe:	2b00      	cmp	r3, #0
 8002500:	d10f      	bne.n	8002522 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002502:	2300      	movs	r3, #0
 8002504:	60bb      	str	r3, [r7, #8]
 8002506:	4b7f      	ldr	r3, [pc, #508]	@ (8002704 <HAL_RCC_OscConfig+0x4ac>)
 8002508:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800250a:	4a7e      	ldr	r2, [pc, #504]	@ (8002704 <HAL_RCC_OscConfig+0x4ac>)
 800250c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002510:	6413      	str	r3, [r2, #64]	@ 0x40
 8002512:	4b7c      	ldr	r3, [pc, #496]	@ (8002704 <HAL_RCC_OscConfig+0x4ac>)
 8002514:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002516:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800251a:	60bb      	str	r3, [r7, #8]
 800251c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800251e:	2301      	movs	r3, #1
 8002520:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002522:	4b79      	ldr	r3, [pc, #484]	@ (8002708 <HAL_RCC_OscConfig+0x4b0>)
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800252a:	2b00      	cmp	r3, #0
 800252c:	d118      	bne.n	8002560 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800252e:	4b76      	ldr	r3, [pc, #472]	@ (8002708 <HAL_RCC_OscConfig+0x4b0>)
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	4a75      	ldr	r2, [pc, #468]	@ (8002708 <HAL_RCC_OscConfig+0x4b0>)
 8002534:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002538:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800253a:	f7fe fc75 	bl	8000e28 <HAL_GetTick>
 800253e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002540:	e008      	b.n	8002554 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002542:	f7fe fc71 	bl	8000e28 <HAL_GetTick>
 8002546:	4602      	mov	r2, r0
 8002548:	693b      	ldr	r3, [r7, #16]
 800254a:	1ad3      	subs	r3, r2, r3
 800254c:	2b02      	cmp	r3, #2
 800254e:	d901      	bls.n	8002554 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8002550:	2303      	movs	r3, #3
 8002552:	e118      	b.n	8002786 <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002554:	4b6c      	ldr	r3, [pc, #432]	@ (8002708 <HAL_RCC_OscConfig+0x4b0>)
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800255c:	2b00      	cmp	r3, #0
 800255e:	d0f0      	beq.n	8002542 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	689b      	ldr	r3, [r3, #8]
 8002564:	2b01      	cmp	r3, #1
 8002566:	d106      	bne.n	8002576 <HAL_RCC_OscConfig+0x31e>
 8002568:	4b66      	ldr	r3, [pc, #408]	@ (8002704 <HAL_RCC_OscConfig+0x4ac>)
 800256a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800256c:	4a65      	ldr	r2, [pc, #404]	@ (8002704 <HAL_RCC_OscConfig+0x4ac>)
 800256e:	f043 0301 	orr.w	r3, r3, #1
 8002572:	6713      	str	r3, [r2, #112]	@ 0x70
 8002574:	e01c      	b.n	80025b0 <HAL_RCC_OscConfig+0x358>
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	689b      	ldr	r3, [r3, #8]
 800257a:	2b05      	cmp	r3, #5
 800257c:	d10c      	bne.n	8002598 <HAL_RCC_OscConfig+0x340>
 800257e:	4b61      	ldr	r3, [pc, #388]	@ (8002704 <HAL_RCC_OscConfig+0x4ac>)
 8002580:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002582:	4a60      	ldr	r2, [pc, #384]	@ (8002704 <HAL_RCC_OscConfig+0x4ac>)
 8002584:	f043 0304 	orr.w	r3, r3, #4
 8002588:	6713      	str	r3, [r2, #112]	@ 0x70
 800258a:	4b5e      	ldr	r3, [pc, #376]	@ (8002704 <HAL_RCC_OscConfig+0x4ac>)
 800258c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800258e:	4a5d      	ldr	r2, [pc, #372]	@ (8002704 <HAL_RCC_OscConfig+0x4ac>)
 8002590:	f043 0301 	orr.w	r3, r3, #1
 8002594:	6713      	str	r3, [r2, #112]	@ 0x70
 8002596:	e00b      	b.n	80025b0 <HAL_RCC_OscConfig+0x358>
 8002598:	4b5a      	ldr	r3, [pc, #360]	@ (8002704 <HAL_RCC_OscConfig+0x4ac>)
 800259a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800259c:	4a59      	ldr	r2, [pc, #356]	@ (8002704 <HAL_RCC_OscConfig+0x4ac>)
 800259e:	f023 0301 	bic.w	r3, r3, #1
 80025a2:	6713      	str	r3, [r2, #112]	@ 0x70
 80025a4:	4b57      	ldr	r3, [pc, #348]	@ (8002704 <HAL_RCC_OscConfig+0x4ac>)
 80025a6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80025a8:	4a56      	ldr	r2, [pc, #344]	@ (8002704 <HAL_RCC_OscConfig+0x4ac>)
 80025aa:	f023 0304 	bic.w	r3, r3, #4
 80025ae:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	689b      	ldr	r3, [r3, #8]
 80025b4:	2b00      	cmp	r3, #0
 80025b6:	d015      	beq.n	80025e4 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80025b8:	f7fe fc36 	bl	8000e28 <HAL_GetTick>
 80025bc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80025be:	e00a      	b.n	80025d6 <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80025c0:	f7fe fc32 	bl	8000e28 <HAL_GetTick>
 80025c4:	4602      	mov	r2, r0
 80025c6:	693b      	ldr	r3, [r7, #16]
 80025c8:	1ad3      	subs	r3, r2, r3
 80025ca:	f241 3288 	movw	r2, #5000	@ 0x1388
 80025ce:	4293      	cmp	r3, r2
 80025d0:	d901      	bls.n	80025d6 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 80025d2:	2303      	movs	r3, #3
 80025d4:	e0d7      	b.n	8002786 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80025d6:	4b4b      	ldr	r3, [pc, #300]	@ (8002704 <HAL_RCC_OscConfig+0x4ac>)
 80025d8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80025da:	f003 0302 	and.w	r3, r3, #2
 80025de:	2b00      	cmp	r3, #0
 80025e0:	d0ee      	beq.n	80025c0 <HAL_RCC_OscConfig+0x368>
 80025e2:	e014      	b.n	800260e <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80025e4:	f7fe fc20 	bl	8000e28 <HAL_GetTick>
 80025e8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80025ea:	e00a      	b.n	8002602 <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80025ec:	f7fe fc1c 	bl	8000e28 <HAL_GetTick>
 80025f0:	4602      	mov	r2, r0
 80025f2:	693b      	ldr	r3, [r7, #16]
 80025f4:	1ad3      	subs	r3, r2, r3
 80025f6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80025fa:	4293      	cmp	r3, r2
 80025fc:	d901      	bls.n	8002602 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 80025fe:	2303      	movs	r3, #3
 8002600:	e0c1      	b.n	8002786 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002602:	4b40      	ldr	r3, [pc, #256]	@ (8002704 <HAL_RCC_OscConfig+0x4ac>)
 8002604:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002606:	f003 0302 	and.w	r3, r3, #2
 800260a:	2b00      	cmp	r3, #0
 800260c:	d1ee      	bne.n	80025ec <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800260e:	7dfb      	ldrb	r3, [r7, #23]
 8002610:	2b01      	cmp	r3, #1
 8002612:	d105      	bne.n	8002620 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002614:	4b3b      	ldr	r3, [pc, #236]	@ (8002704 <HAL_RCC_OscConfig+0x4ac>)
 8002616:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002618:	4a3a      	ldr	r2, [pc, #232]	@ (8002704 <HAL_RCC_OscConfig+0x4ac>)
 800261a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800261e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	699b      	ldr	r3, [r3, #24]
 8002624:	2b00      	cmp	r3, #0
 8002626:	f000 80ad 	beq.w	8002784 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800262a:	4b36      	ldr	r3, [pc, #216]	@ (8002704 <HAL_RCC_OscConfig+0x4ac>)
 800262c:	689b      	ldr	r3, [r3, #8]
 800262e:	f003 030c 	and.w	r3, r3, #12
 8002632:	2b08      	cmp	r3, #8
 8002634:	d060      	beq.n	80026f8 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	699b      	ldr	r3, [r3, #24]
 800263a:	2b02      	cmp	r3, #2
 800263c:	d145      	bne.n	80026ca <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800263e:	4b33      	ldr	r3, [pc, #204]	@ (800270c <HAL_RCC_OscConfig+0x4b4>)
 8002640:	2200      	movs	r2, #0
 8002642:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002644:	f7fe fbf0 	bl	8000e28 <HAL_GetTick>
 8002648:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800264a:	e008      	b.n	800265e <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800264c:	f7fe fbec 	bl	8000e28 <HAL_GetTick>
 8002650:	4602      	mov	r2, r0
 8002652:	693b      	ldr	r3, [r7, #16]
 8002654:	1ad3      	subs	r3, r2, r3
 8002656:	2b02      	cmp	r3, #2
 8002658:	d901      	bls.n	800265e <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 800265a:	2303      	movs	r3, #3
 800265c:	e093      	b.n	8002786 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800265e:	4b29      	ldr	r3, [pc, #164]	@ (8002704 <HAL_RCC_OscConfig+0x4ac>)
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002666:	2b00      	cmp	r3, #0
 8002668:	d1f0      	bne.n	800264c <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	69da      	ldr	r2, [r3, #28]
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	6a1b      	ldr	r3, [r3, #32]
 8002672:	431a      	orrs	r2, r3
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002678:	019b      	lsls	r3, r3, #6
 800267a:	431a      	orrs	r2, r3
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002680:	085b      	lsrs	r3, r3, #1
 8002682:	3b01      	subs	r3, #1
 8002684:	041b      	lsls	r3, r3, #16
 8002686:	431a      	orrs	r2, r3
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800268c:	061b      	lsls	r3, r3, #24
 800268e:	431a      	orrs	r2, r3
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002694:	071b      	lsls	r3, r3, #28
 8002696:	491b      	ldr	r1, [pc, #108]	@ (8002704 <HAL_RCC_OscConfig+0x4ac>)
 8002698:	4313      	orrs	r3, r2
 800269a:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800269c:	4b1b      	ldr	r3, [pc, #108]	@ (800270c <HAL_RCC_OscConfig+0x4b4>)
 800269e:	2201      	movs	r2, #1
 80026a0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80026a2:	f7fe fbc1 	bl	8000e28 <HAL_GetTick>
 80026a6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80026a8:	e008      	b.n	80026bc <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80026aa:	f7fe fbbd 	bl	8000e28 <HAL_GetTick>
 80026ae:	4602      	mov	r2, r0
 80026b0:	693b      	ldr	r3, [r7, #16]
 80026b2:	1ad3      	subs	r3, r2, r3
 80026b4:	2b02      	cmp	r3, #2
 80026b6:	d901      	bls.n	80026bc <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 80026b8:	2303      	movs	r3, #3
 80026ba:	e064      	b.n	8002786 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80026bc:	4b11      	ldr	r3, [pc, #68]	@ (8002704 <HAL_RCC_OscConfig+0x4ac>)
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80026c4:	2b00      	cmp	r3, #0
 80026c6:	d0f0      	beq.n	80026aa <HAL_RCC_OscConfig+0x452>
 80026c8:	e05c      	b.n	8002784 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80026ca:	4b10      	ldr	r3, [pc, #64]	@ (800270c <HAL_RCC_OscConfig+0x4b4>)
 80026cc:	2200      	movs	r2, #0
 80026ce:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80026d0:	f7fe fbaa 	bl	8000e28 <HAL_GetTick>
 80026d4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80026d6:	e008      	b.n	80026ea <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80026d8:	f7fe fba6 	bl	8000e28 <HAL_GetTick>
 80026dc:	4602      	mov	r2, r0
 80026de:	693b      	ldr	r3, [r7, #16]
 80026e0:	1ad3      	subs	r3, r2, r3
 80026e2:	2b02      	cmp	r3, #2
 80026e4:	d901      	bls.n	80026ea <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 80026e6:	2303      	movs	r3, #3
 80026e8:	e04d      	b.n	8002786 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80026ea:	4b06      	ldr	r3, [pc, #24]	@ (8002704 <HAL_RCC_OscConfig+0x4ac>)
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80026f2:	2b00      	cmp	r3, #0
 80026f4:	d1f0      	bne.n	80026d8 <HAL_RCC_OscConfig+0x480>
 80026f6:	e045      	b.n	8002784 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	699b      	ldr	r3, [r3, #24]
 80026fc:	2b01      	cmp	r3, #1
 80026fe:	d107      	bne.n	8002710 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8002700:	2301      	movs	r3, #1
 8002702:	e040      	b.n	8002786 <HAL_RCC_OscConfig+0x52e>
 8002704:	40023800 	.word	0x40023800
 8002708:	40007000 	.word	0x40007000
 800270c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002710:	4b1f      	ldr	r3, [pc, #124]	@ (8002790 <HAL_RCC_OscConfig+0x538>)
 8002712:	685b      	ldr	r3, [r3, #4]
 8002714:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	699b      	ldr	r3, [r3, #24]
 800271a:	2b01      	cmp	r3, #1
 800271c:	d030      	beq.n	8002780 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800271e:	68fb      	ldr	r3, [r7, #12]
 8002720:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002728:	429a      	cmp	r2, r3
 800272a:	d129      	bne.n	8002780 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800272c:	68fb      	ldr	r3, [r7, #12]
 800272e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002736:	429a      	cmp	r2, r3
 8002738:	d122      	bne.n	8002780 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800273a:	68fa      	ldr	r2, [r7, #12]
 800273c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002740:	4013      	ands	r3, r2
 8002742:	687a      	ldr	r2, [r7, #4]
 8002744:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002746:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002748:	4293      	cmp	r3, r2
 800274a:	d119      	bne.n	8002780 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800274c:	68fb      	ldr	r3, [r7, #12]
 800274e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002756:	085b      	lsrs	r3, r3, #1
 8002758:	3b01      	subs	r3, #1
 800275a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800275c:	429a      	cmp	r2, r3
 800275e:	d10f      	bne.n	8002780 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002760:	68fb      	ldr	r3, [r7, #12]
 8002762:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800276a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800276c:	429a      	cmp	r2, r3
 800276e:	d107      	bne.n	8002780 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8002770:	68fb      	ldr	r3, [r7, #12]
 8002772:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800277a:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 800277c:	429a      	cmp	r2, r3
 800277e:	d001      	beq.n	8002784 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8002780:	2301      	movs	r3, #1
 8002782:	e000      	b.n	8002786 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8002784:	2300      	movs	r3, #0
}
 8002786:	4618      	mov	r0, r3
 8002788:	3718      	adds	r7, #24
 800278a:	46bd      	mov	sp, r7
 800278c:	bd80      	pop	{r7, pc}
 800278e:	bf00      	nop
 8002790:	40023800 	.word	0x40023800

08002794 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002794:	b580      	push	{r7, lr}
 8002796:	b082      	sub	sp, #8
 8002798:	af00      	add	r7, sp, #0
 800279a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	2b00      	cmp	r3, #0
 80027a0:	d101      	bne.n	80027a6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80027a2:	2301      	movs	r3, #1
 80027a4:	e042      	b.n	800282c <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80027ac:	b2db      	uxtb	r3, r3
 80027ae:	2b00      	cmp	r3, #0
 80027b0:	d106      	bne.n	80027c0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	2200      	movs	r2, #0
 80027b6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80027ba:	6878      	ldr	r0, [r7, #4]
 80027bc:	f7fe f8d2 	bl	8000964 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	2224      	movs	r2, #36	@ 0x24
 80027c4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	68da      	ldr	r2, [r3, #12]
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80027d6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80027d8:	6878      	ldr	r0, [r7, #4]
 80027da:	f000 fea1 	bl	8003520 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	691a      	ldr	r2, [r3, #16]
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80027ec:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	695a      	ldr	r2, [r3, #20]
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80027fc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	68da      	ldr	r2, [r3, #12]
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800280c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	2200      	movs	r2, #0
 8002812:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	2220      	movs	r2, #32
 8002818:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	2220      	movs	r2, #32
 8002820:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	2200      	movs	r2, #0
 8002828:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800282a:	2300      	movs	r3, #0
}
 800282c:	4618      	mov	r0, r3
 800282e:	3708      	adds	r7, #8
 8002830:	46bd      	mov	sp, r7
 8002832:	bd80      	pop	{r7, pc}

08002834 <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8002834:	b580      	push	{r7, lr}
 8002836:	b08c      	sub	sp, #48	@ 0x30
 8002838:	af00      	add	r7, sp, #0
 800283a:	60f8      	str	r0, [r7, #12]
 800283c:	60b9      	str	r1, [r7, #8]
 800283e:	4613      	mov	r3, r2
 8002840:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8002842:	68fb      	ldr	r3, [r7, #12]
 8002844:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8002848:	b2db      	uxtb	r3, r3
 800284a:	2b20      	cmp	r3, #32
 800284c:	d14a      	bne.n	80028e4 <HAL_UARTEx_ReceiveToIdle_DMA+0xb0>
  {
    if ((pData == NULL) || (Size == 0U))
 800284e:	68bb      	ldr	r3, [r7, #8]
 8002850:	2b00      	cmp	r3, #0
 8002852:	d002      	beq.n	800285a <HAL_UARTEx_ReceiveToIdle_DMA+0x26>
 8002854:	88fb      	ldrh	r3, [r7, #6]
 8002856:	2b00      	cmp	r3, #0
 8002858:	d101      	bne.n	800285e <HAL_UARTEx_ReceiveToIdle_DMA+0x2a>
    {
      return HAL_ERROR;
 800285a:	2301      	movs	r3, #1
 800285c:	e043      	b.n	80028e6 <HAL_UARTEx_ReceiveToIdle_DMA+0xb2>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 800285e:	68fb      	ldr	r3, [r7, #12]
 8002860:	2201      	movs	r2, #1
 8002862:	631a      	str	r2, [r3, #48]	@ 0x30
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002864:	68fb      	ldr	r3, [r7, #12]
 8002866:	2200      	movs	r2, #0
 8002868:	635a      	str	r2, [r3, #52]	@ 0x34

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 800286a:	88fb      	ldrh	r3, [r7, #6]
 800286c:	461a      	mov	r2, r3
 800286e:	68b9      	ldr	r1, [r7, #8]
 8002870:	68f8      	ldr	r0, [r7, #12]
 8002872:	f000 fbf5 	bl	8003060 <UART_Start_Receive_DMA>
 8002876:	4603      	mov	r3, r0
 8002878:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 800287c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8002880:	2b00      	cmp	r3, #0
 8002882:	d12c      	bne.n	80028de <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002884:	68fb      	ldr	r3, [r7, #12]
 8002886:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002888:	2b01      	cmp	r3, #1
 800288a:	d125      	bne.n	80028d8 <HAL_UARTEx_ReceiveToIdle_DMA+0xa4>
      {
        __HAL_UART_CLEAR_IDLEFLAG(huart);
 800288c:	2300      	movs	r3, #0
 800288e:	613b      	str	r3, [r7, #16]
 8002890:	68fb      	ldr	r3, [r7, #12]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	613b      	str	r3, [r7, #16]
 8002898:	68fb      	ldr	r3, [r7, #12]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	685b      	ldr	r3, [r3, #4]
 800289e:	613b      	str	r3, [r7, #16]
 80028a0:	693b      	ldr	r3, [r7, #16]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80028a2:	68fb      	ldr	r3, [r7, #12]
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	330c      	adds	r3, #12
 80028a8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80028aa:	69bb      	ldr	r3, [r7, #24]
 80028ac:	e853 3f00 	ldrex	r3, [r3]
 80028b0:	617b      	str	r3, [r7, #20]
   return(result);
 80028b2:	697b      	ldr	r3, [r7, #20]
 80028b4:	f043 0310 	orr.w	r3, r3, #16
 80028b8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80028ba:	68fb      	ldr	r3, [r7, #12]
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	330c      	adds	r3, #12
 80028c0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80028c2:	627a      	str	r2, [r7, #36]	@ 0x24
 80028c4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80028c6:	6a39      	ldr	r1, [r7, #32]
 80028c8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80028ca:	e841 2300 	strex	r3, r2, [r1]
 80028ce:	61fb      	str	r3, [r7, #28]
   return(result);
 80028d0:	69fb      	ldr	r3, [r7, #28]
 80028d2:	2b00      	cmp	r3, #0
 80028d4:	d1e5      	bne.n	80028a2 <HAL_UARTEx_ReceiveToIdle_DMA+0x6e>
 80028d6:	e002      	b.n	80028de <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 80028d8:	2301      	movs	r3, #1
 80028da:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }

    return status;
 80028de:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80028e2:	e000      	b.n	80028e6 <HAL_UARTEx_ReceiveToIdle_DMA+0xb2>
  }
  else
  {
    return HAL_BUSY;
 80028e4:	2302      	movs	r3, #2
  }
}
 80028e6:	4618      	mov	r0, r3
 80028e8:	3730      	adds	r7, #48	@ 0x30
 80028ea:	46bd      	mov	sp, r7
 80028ec:	bd80      	pop	{r7, pc}
	...

080028f0 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80028f0:	b580      	push	{r7, lr}
 80028f2:	b0ba      	sub	sp, #232	@ 0xe8
 80028f4:	af00      	add	r7, sp, #0
 80028f6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	68db      	ldr	r3, [r3, #12]
 8002908:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	695b      	ldr	r3, [r3, #20]
 8002912:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8002916:	2300      	movs	r3, #0
 8002918:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 800291c:	2300      	movs	r3, #0
 800291e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8002922:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002926:	f003 030f 	and.w	r3, r3, #15
 800292a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800292e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8002932:	2b00      	cmp	r3, #0
 8002934:	d10f      	bne.n	8002956 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002936:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800293a:	f003 0320 	and.w	r3, r3, #32
 800293e:	2b00      	cmp	r3, #0
 8002940:	d009      	beq.n	8002956 <HAL_UART_IRQHandler+0x66>
 8002942:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002946:	f003 0320 	and.w	r3, r3, #32
 800294a:	2b00      	cmp	r3, #0
 800294c:	d003      	beq.n	8002956 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800294e:	6878      	ldr	r0, [r7, #4]
 8002950:	f000 fd27 	bl	80033a2 <UART_Receive_IT>
      return;
 8002954:	e25b      	b.n	8002e0e <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8002956:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800295a:	2b00      	cmp	r3, #0
 800295c:	f000 80de 	beq.w	8002b1c <HAL_UART_IRQHandler+0x22c>
 8002960:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002964:	f003 0301 	and.w	r3, r3, #1
 8002968:	2b00      	cmp	r3, #0
 800296a:	d106      	bne.n	800297a <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800296c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002970:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8002974:	2b00      	cmp	r3, #0
 8002976:	f000 80d1 	beq.w	8002b1c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800297a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800297e:	f003 0301 	and.w	r3, r3, #1
 8002982:	2b00      	cmp	r3, #0
 8002984:	d00b      	beq.n	800299e <HAL_UART_IRQHandler+0xae>
 8002986:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800298a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800298e:	2b00      	cmp	r3, #0
 8002990:	d005      	beq.n	800299e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002996:	f043 0201 	orr.w	r2, r3, #1
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800299e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80029a2:	f003 0304 	and.w	r3, r3, #4
 80029a6:	2b00      	cmp	r3, #0
 80029a8:	d00b      	beq.n	80029c2 <HAL_UART_IRQHandler+0xd2>
 80029aa:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80029ae:	f003 0301 	and.w	r3, r3, #1
 80029b2:	2b00      	cmp	r3, #0
 80029b4:	d005      	beq.n	80029c2 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80029ba:	f043 0202 	orr.w	r2, r3, #2
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80029c2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80029c6:	f003 0302 	and.w	r3, r3, #2
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	d00b      	beq.n	80029e6 <HAL_UART_IRQHandler+0xf6>
 80029ce:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80029d2:	f003 0301 	and.w	r3, r3, #1
 80029d6:	2b00      	cmp	r3, #0
 80029d8:	d005      	beq.n	80029e6 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80029de:	f043 0204 	orr.w	r2, r3, #4
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80029e6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80029ea:	f003 0308 	and.w	r3, r3, #8
 80029ee:	2b00      	cmp	r3, #0
 80029f0:	d011      	beq.n	8002a16 <HAL_UART_IRQHandler+0x126>
 80029f2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80029f6:	f003 0320 	and.w	r3, r3, #32
 80029fa:	2b00      	cmp	r3, #0
 80029fc:	d105      	bne.n	8002a0a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80029fe:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002a02:	f003 0301 	and.w	r3, r3, #1
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	d005      	beq.n	8002a16 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a0e:	f043 0208 	orr.w	r2, r3, #8
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a1a:	2b00      	cmp	r3, #0
 8002a1c:	f000 81f2 	beq.w	8002e04 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002a20:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002a24:	f003 0320 	and.w	r3, r3, #32
 8002a28:	2b00      	cmp	r3, #0
 8002a2a:	d008      	beq.n	8002a3e <HAL_UART_IRQHandler+0x14e>
 8002a2c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002a30:	f003 0320 	and.w	r3, r3, #32
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	d002      	beq.n	8002a3e <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8002a38:	6878      	ldr	r0, [r7, #4]
 8002a3a:	f000 fcb2 	bl	80033a2 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	695b      	ldr	r3, [r3, #20]
 8002a44:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002a48:	2b40      	cmp	r3, #64	@ 0x40
 8002a4a:	bf0c      	ite	eq
 8002a4c:	2301      	moveq	r3, #1
 8002a4e:	2300      	movne	r3, #0
 8002a50:	b2db      	uxtb	r3, r3
 8002a52:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a5a:	f003 0308 	and.w	r3, r3, #8
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	d103      	bne.n	8002a6a <HAL_UART_IRQHandler+0x17a>
 8002a62:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002a66:	2b00      	cmp	r3, #0
 8002a68:	d04f      	beq.n	8002b0a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8002a6a:	6878      	ldr	r0, [r7, #4]
 8002a6c:	f000 fbba 	bl	80031e4 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	695b      	ldr	r3, [r3, #20]
 8002a76:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002a7a:	2b40      	cmp	r3, #64	@ 0x40
 8002a7c:	d141      	bne.n	8002b02 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	3314      	adds	r3, #20
 8002a84:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002a88:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002a8c:	e853 3f00 	ldrex	r3, [r3]
 8002a90:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8002a94:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002a98:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002a9c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	3314      	adds	r3, #20
 8002aa6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8002aaa:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8002aae:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002ab2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8002ab6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8002aba:	e841 2300 	strex	r3, r2, [r1]
 8002abe:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8002ac2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	d1d9      	bne.n	8002a7e <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002ace:	2b00      	cmp	r3, #0
 8002ad0:	d013      	beq.n	8002afa <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002ad6:	4a7e      	ldr	r2, [pc, #504]	@ (8002cd0 <HAL_UART_IRQHandler+0x3e0>)
 8002ad8:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002ade:	4618      	mov	r0, r3
 8002ae0:	f7fe fc36 	bl	8001350 <HAL_DMA_Abort_IT>
 8002ae4:	4603      	mov	r3, r0
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	d016      	beq.n	8002b18 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002aee:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002af0:	687a      	ldr	r2, [r7, #4]
 8002af2:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8002af4:	4610      	mov	r0, r2
 8002af6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002af8:	e00e      	b.n	8002b18 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8002afa:	6878      	ldr	r0, [r7, #4]
 8002afc:	f000 f9a8 	bl	8002e50 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002b00:	e00a      	b.n	8002b18 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8002b02:	6878      	ldr	r0, [r7, #4]
 8002b04:	f000 f9a4 	bl	8002e50 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002b08:	e006      	b.n	8002b18 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8002b0a:	6878      	ldr	r0, [r7, #4]
 8002b0c:	f000 f9a0 	bl	8002e50 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	2200      	movs	r2, #0
 8002b14:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8002b16:	e175      	b.n	8002e04 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002b18:	bf00      	nop
    return;
 8002b1a:	e173      	b.n	8002e04 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b20:	2b01      	cmp	r3, #1
 8002b22:	f040 814f 	bne.w	8002dc4 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8002b26:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002b2a:	f003 0310 	and.w	r3, r3, #16
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	f000 8148 	beq.w	8002dc4 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8002b34:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002b38:	f003 0310 	and.w	r3, r3, #16
 8002b3c:	2b00      	cmp	r3, #0
 8002b3e:	f000 8141 	beq.w	8002dc4 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8002b42:	2300      	movs	r3, #0
 8002b44:	60bb      	str	r3, [r7, #8]
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	60bb      	str	r3, [r7, #8]
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	685b      	ldr	r3, [r3, #4]
 8002b54:	60bb      	str	r3, [r7, #8]
 8002b56:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	695b      	ldr	r3, [r3, #20]
 8002b5e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002b62:	2b40      	cmp	r3, #64	@ 0x40
 8002b64:	f040 80b6 	bne.w	8002cd4 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	685b      	ldr	r3, [r3, #4]
 8002b70:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8002b74:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8002b78:	2b00      	cmp	r3, #0
 8002b7a:	f000 8145 	beq.w	8002e08 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8002b82:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8002b86:	429a      	cmp	r2, r3
 8002b88:	f080 813e 	bcs.w	8002e08 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8002b92:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002b98:	69db      	ldr	r3, [r3, #28]
 8002b9a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002b9e:	f000 8088 	beq.w	8002cb2 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	330c      	adds	r3, #12
 8002ba8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002bac:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002bb0:	e853 3f00 	ldrex	r3, [r3]
 8002bb4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8002bb8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002bbc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002bc0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	330c      	adds	r3, #12
 8002bca:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8002bce:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8002bd2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002bd6:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8002bda:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8002bde:	e841 2300 	strex	r3, r2, [r1]
 8002be2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8002be6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002bea:	2b00      	cmp	r3, #0
 8002bec:	d1d9      	bne.n	8002ba2 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	3314      	adds	r3, #20
 8002bf4:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002bf6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002bf8:	e853 3f00 	ldrex	r3, [r3]
 8002bfc:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8002bfe:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002c00:	f023 0301 	bic.w	r3, r3, #1
 8002c04:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	3314      	adds	r3, #20
 8002c0e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8002c12:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8002c16:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002c18:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8002c1a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8002c1e:	e841 2300 	strex	r3, r2, [r1]
 8002c22:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8002c24:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002c26:	2b00      	cmp	r3, #0
 8002c28:	d1e1      	bne.n	8002bee <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	3314      	adds	r3, #20
 8002c30:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002c32:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002c34:	e853 3f00 	ldrex	r3, [r3]
 8002c38:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8002c3a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002c3c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002c40:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	3314      	adds	r3, #20
 8002c4a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8002c4e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8002c50:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002c52:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8002c54:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8002c56:	e841 2300 	strex	r3, r2, [r1]
 8002c5a:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8002c5c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002c5e:	2b00      	cmp	r3, #0
 8002c60:	d1e3      	bne.n	8002c2a <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	2220      	movs	r2, #32
 8002c66:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	2200      	movs	r2, #0
 8002c6e:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	330c      	adds	r3, #12
 8002c76:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002c78:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002c7a:	e853 3f00 	ldrex	r3, [r3]
 8002c7e:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8002c80:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002c82:	f023 0310 	bic.w	r3, r3, #16
 8002c86:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	330c      	adds	r3, #12
 8002c90:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8002c94:	65ba      	str	r2, [r7, #88]	@ 0x58
 8002c96:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002c98:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8002c9a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8002c9c:	e841 2300 	strex	r3, r2, [r1]
 8002ca0:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8002ca2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002ca4:	2b00      	cmp	r3, #0
 8002ca6:	d1e3      	bne.n	8002c70 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002cac:	4618      	mov	r0, r3
 8002cae:	f7fe fadf 	bl	8001270 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	2202      	movs	r2, #2
 8002cb6:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8002cc0:	b29b      	uxth	r3, r3
 8002cc2:	1ad3      	subs	r3, r2, r3
 8002cc4:	b29b      	uxth	r3, r3
 8002cc6:	4619      	mov	r1, r3
 8002cc8:	6878      	ldr	r0, [r7, #4]
 8002cca:	f7fd fc8f 	bl	80005ec <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8002cce:	e09b      	b.n	8002e08 <HAL_UART_IRQHandler+0x518>
 8002cd0:	080032ab 	.word	0x080032ab
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8002cdc:	b29b      	uxth	r3, r3
 8002cde:	1ad3      	subs	r3, r2, r3
 8002ce0:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8002ce8:	b29b      	uxth	r3, r3
 8002cea:	2b00      	cmp	r3, #0
 8002cec:	f000 808e 	beq.w	8002e0c <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8002cf0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8002cf4:	2b00      	cmp	r3, #0
 8002cf6:	f000 8089 	beq.w	8002e0c <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	330c      	adds	r3, #12
 8002d00:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002d02:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002d04:	e853 3f00 	ldrex	r3, [r3]
 8002d08:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8002d0a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002d0c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002d10:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	330c      	adds	r3, #12
 8002d1a:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8002d1e:	647a      	str	r2, [r7, #68]	@ 0x44
 8002d20:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002d22:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8002d24:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002d26:	e841 2300 	strex	r3, r2, [r1]
 8002d2a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8002d2c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002d2e:	2b00      	cmp	r3, #0
 8002d30:	d1e3      	bne.n	8002cfa <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	3314      	adds	r3, #20
 8002d38:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002d3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d3c:	e853 3f00 	ldrex	r3, [r3]
 8002d40:	623b      	str	r3, [r7, #32]
   return(result);
 8002d42:	6a3b      	ldr	r3, [r7, #32]
 8002d44:	f023 0301 	bic.w	r3, r3, #1
 8002d48:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	3314      	adds	r3, #20
 8002d52:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8002d56:	633a      	str	r2, [r7, #48]	@ 0x30
 8002d58:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002d5a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8002d5c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002d5e:	e841 2300 	strex	r3, r2, [r1]
 8002d62:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8002d64:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	d1e3      	bne.n	8002d32 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	2220      	movs	r2, #32
 8002d6e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	2200      	movs	r2, #0
 8002d76:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	330c      	adds	r3, #12
 8002d7e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002d80:	693b      	ldr	r3, [r7, #16]
 8002d82:	e853 3f00 	ldrex	r3, [r3]
 8002d86:	60fb      	str	r3, [r7, #12]
   return(result);
 8002d88:	68fb      	ldr	r3, [r7, #12]
 8002d8a:	f023 0310 	bic.w	r3, r3, #16
 8002d8e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	330c      	adds	r3, #12
 8002d98:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8002d9c:	61fa      	str	r2, [r7, #28]
 8002d9e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002da0:	69b9      	ldr	r1, [r7, #24]
 8002da2:	69fa      	ldr	r2, [r7, #28]
 8002da4:	e841 2300 	strex	r3, r2, [r1]
 8002da8:	617b      	str	r3, [r7, #20]
   return(result);
 8002daa:	697b      	ldr	r3, [r7, #20]
 8002dac:	2b00      	cmp	r3, #0
 8002dae:	d1e3      	bne.n	8002d78 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	2202      	movs	r2, #2
 8002db4:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8002db6:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8002dba:	4619      	mov	r1, r3
 8002dbc:	6878      	ldr	r0, [r7, #4]
 8002dbe:	f7fd fc15 	bl	80005ec <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8002dc2:	e023      	b.n	8002e0c <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8002dc4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002dc8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002dcc:	2b00      	cmp	r3, #0
 8002dce:	d009      	beq.n	8002de4 <HAL_UART_IRQHandler+0x4f4>
 8002dd0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002dd4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002dd8:	2b00      	cmp	r3, #0
 8002dda:	d003      	beq.n	8002de4 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8002ddc:	6878      	ldr	r0, [r7, #4]
 8002dde:	f000 fa78 	bl	80032d2 <UART_Transmit_IT>
    return;
 8002de2:	e014      	b.n	8002e0e <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8002de4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002de8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002dec:	2b00      	cmp	r3, #0
 8002dee:	d00e      	beq.n	8002e0e <HAL_UART_IRQHandler+0x51e>
 8002df0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002df4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002df8:	2b00      	cmp	r3, #0
 8002dfa:	d008      	beq.n	8002e0e <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8002dfc:	6878      	ldr	r0, [r7, #4]
 8002dfe:	f000 fab8 	bl	8003372 <UART_EndTransmit_IT>
    return;
 8002e02:	e004      	b.n	8002e0e <HAL_UART_IRQHandler+0x51e>
    return;
 8002e04:	bf00      	nop
 8002e06:	e002      	b.n	8002e0e <HAL_UART_IRQHandler+0x51e>
      return;
 8002e08:	bf00      	nop
 8002e0a:	e000      	b.n	8002e0e <HAL_UART_IRQHandler+0x51e>
      return;
 8002e0c:	bf00      	nop
  }
}
 8002e0e:	37e8      	adds	r7, #232	@ 0xe8
 8002e10:	46bd      	mov	sp, r7
 8002e12:	bd80      	pop	{r7, pc}

08002e14 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8002e14:	b480      	push	{r7}
 8002e16:	b083      	sub	sp, #12
 8002e18:	af00      	add	r7, sp, #0
 8002e1a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8002e1c:	bf00      	nop
 8002e1e:	370c      	adds	r7, #12
 8002e20:	46bd      	mov	sp, r7
 8002e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e26:	4770      	bx	lr

08002e28 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002e28:	b480      	push	{r7}
 8002e2a:	b083      	sub	sp, #12
 8002e2c:	af00      	add	r7, sp, #0
 8002e2e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8002e30:	bf00      	nop
 8002e32:	370c      	adds	r7, #12
 8002e34:	46bd      	mov	sp, r7
 8002e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e3a:	4770      	bx	lr

08002e3c <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8002e3c:	b480      	push	{r7}
 8002e3e:	b083      	sub	sp, #12
 8002e40:	af00      	add	r7, sp, #0
 8002e42:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8002e44:	bf00      	nop
 8002e46:	370c      	adds	r7, #12
 8002e48:	46bd      	mov	sp, r7
 8002e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e4e:	4770      	bx	lr

08002e50 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8002e50:	b480      	push	{r7}
 8002e52:	b083      	sub	sp, #12
 8002e54:	af00      	add	r7, sp, #0
 8002e56:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8002e58:	bf00      	nop
 8002e5a:	370c      	adds	r7, #12
 8002e5c:	46bd      	mov	sp, r7
 8002e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e62:	4770      	bx	lr

08002e64 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8002e64:	b580      	push	{r7, lr}
 8002e66:	b09c      	sub	sp, #112	@ 0x70
 8002e68:	af00      	add	r7, sp, #0
 8002e6a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002e70:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002e7c:	2b00      	cmp	r3, #0
 8002e7e:	d172      	bne.n	8002f66 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8002e80:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002e82:	2200      	movs	r2, #0
 8002e84:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002e86:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	330c      	adds	r3, #12
 8002e8c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002e8e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002e90:	e853 3f00 	ldrex	r3, [r3]
 8002e94:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8002e96:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002e98:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002e9c:	66bb      	str	r3, [r7, #104]	@ 0x68
 8002e9e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	330c      	adds	r3, #12
 8002ea4:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8002ea6:	65ba      	str	r2, [r7, #88]	@ 0x58
 8002ea8:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002eaa:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8002eac:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8002eae:	e841 2300 	strex	r3, r2, [r1]
 8002eb2:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8002eb4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002eb6:	2b00      	cmp	r3, #0
 8002eb8:	d1e5      	bne.n	8002e86 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002eba:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	3314      	adds	r3, #20
 8002ec0:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002ec2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002ec4:	e853 3f00 	ldrex	r3, [r3]
 8002ec8:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8002eca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002ecc:	f023 0301 	bic.w	r3, r3, #1
 8002ed0:	667b      	str	r3, [r7, #100]	@ 0x64
 8002ed2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	3314      	adds	r3, #20
 8002ed8:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8002eda:	647a      	str	r2, [r7, #68]	@ 0x44
 8002edc:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002ede:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8002ee0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002ee2:	e841 2300 	strex	r3, r2, [r1]
 8002ee6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8002ee8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002eea:	2b00      	cmp	r3, #0
 8002eec:	d1e5      	bne.n	8002eba <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002eee:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	3314      	adds	r3, #20
 8002ef4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002ef6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ef8:	e853 3f00 	ldrex	r3, [r3]
 8002efc:	623b      	str	r3, [r7, #32]
   return(result);
 8002efe:	6a3b      	ldr	r3, [r7, #32]
 8002f00:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002f04:	663b      	str	r3, [r7, #96]	@ 0x60
 8002f06:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	3314      	adds	r3, #20
 8002f0c:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8002f0e:	633a      	str	r2, [r7, #48]	@ 0x30
 8002f10:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002f12:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8002f14:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002f16:	e841 2300 	strex	r3, r2, [r1]
 8002f1a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8002f1c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	d1e5      	bne.n	8002eee <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8002f22:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002f24:	2220      	movs	r2, #32
 8002f26:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002f2a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002f2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f2e:	2b01      	cmp	r3, #1
 8002f30:	d119      	bne.n	8002f66 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002f32:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	330c      	adds	r3, #12
 8002f38:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002f3a:	693b      	ldr	r3, [r7, #16]
 8002f3c:	e853 3f00 	ldrex	r3, [r3]
 8002f40:	60fb      	str	r3, [r7, #12]
   return(result);
 8002f42:	68fb      	ldr	r3, [r7, #12]
 8002f44:	f023 0310 	bic.w	r3, r3, #16
 8002f48:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8002f4a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	330c      	adds	r3, #12
 8002f50:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8002f52:	61fa      	str	r2, [r7, #28]
 8002f54:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002f56:	69b9      	ldr	r1, [r7, #24]
 8002f58:	69fa      	ldr	r2, [r7, #28]
 8002f5a:	e841 2300 	strex	r3, r2, [r1]
 8002f5e:	617b      	str	r3, [r7, #20]
   return(result);
 8002f60:	697b      	ldr	r3, [r7, #20]
 8002f62:	2b00      	cmp	r3, #0
 8002f64:	d1e5      	bne.n	8002f32 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002f66:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002f68:	2200      	movs	r2, #0
 8002f6a:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002f6c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002f6e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f70:	2b01      	cmp	r3, #1
 8002f72:	d106      	bne.n	8002f82 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8002f74:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002f76:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8002f78:	4619      	mov	r1, r3
 8002f7a:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8002f7c:	f7fd fb36 	bl	80005ec <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8002f80:	e002      	b.n	8002f88 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 8002f82:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8002f84:	f7ff ff50 	bl	8002e28 <HAL_UART_RxCpltCallback>
}
 8002f88:	bf00      	nop
 8002f8a:	3770      	adds	r7, #112	@ 0x70
 8002f8c:	46bd      	mov	sp, r7
 8002f8e:	bd80      	pop	{r7, pc}

08002f90 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8002f90:	b580      	push	{r7, lr}
 8002f92:	b084      	sub	sp, #16
 8002f94:	af00      	add	r7, sp, #0
 8002f96:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002f9c:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8002f9e:	68fb      	ldr	r3, [r7, #12]
 8002fa0:	2201      	movs	r2, #1
 8002fa2:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002fa4:	68fb      	ldr	r3, [r7, #12]
 8002fa6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002fa8:	2b01      	cmp	r3, #1
 8002faa:	d108      	bne.n	8002fbe <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8002fac:	68fb      	ldr	r3, [r7, #12]
 8002fae:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8002fb0:	085b      	lsrs	r3, r3, #1
 8002fb2:	b29b      	uxth	r3, r3
 8002fb4:	4619      	mov	r1, r3
 8002fb6:	68f8      	ldr	r0, [r7, #12]
 8002fb8:	f7fd fb18 	bl	80005ec <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8002fbc:	e002      	b.n	8002fc4 <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 8002fbe:	68f8      	ldr	r0, [r7, #12]
 8002fc0:	f7ff ff3c 	bl	8002e3c <HAL_UART_RxHalfCpltCallback>
}
 8002fc4:	bf00      	nop
 8002fc6:	3710      	adds	r7, #16
 8002fc8:	46bd      	mov	sp, r7
 8002fca:	bd80      	pop	{r7, pc}

08002fcc <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8002fcc:	b580      	push	{r7, lr}
 8002fce:	b084      	sub	sp, #16
 8002fd0:	af00      	add	r7, sp, #0
 8002fd2:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8002fd4:	2300      	movs	r3, #0
 8002fd6:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002fdc:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8002fde:	68bb      	ldr	r3, [r7, #8]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	695b      	ldr	r3, [r3, #20]
 8002fe4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002fe8:	2b80      	cmp	r3, #128	@ 0x80
 8002fea:	bf0c      	ite	eq
 8002fec:	2301      	moveq	r3, #1
 8002fee:	2300      	movne	r3, #0
 8002ff0:	b2db      	uxtb	r3, r3
 8002ff2:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8002ff4:	68bb      	ldr	r3, [r7, #8]
 8002ff6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002ffa:	b2db      	uxtb	r3, r3
 8002ffc:	2b21      	cmp	r3, #33	@ 0x21
 8002ffe:	d108      	bne.n	8003012 <UART_DMAError+0x46>
 8003000:	68fb      	ldr	r3, [r7, #12]
 8003002:	2b00      	cmp	r3, #0
 8003004:	d005      	beq.n	8003012 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8003006:	68bb      	ldr	r3, [r7, #8]
 8003008:	2200      	movs	r2, #0
 800300a:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 800300c:	68b8      	ldr	r0, [r7, #8]
 800300e:	f000 f8c1 	bl	8003194 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003012:	68bb      	ldr	r3, [r7, #8]
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	695b      	ldr	r3, [r3, #20]
 8003018:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800301c:	2b40      	cmp	r3, #64	@ 0x40
 800301e:	bf0c      	ite	eq
 8003020:	2301      	moveq	r3, #1
 8003022:	2300      	movne	r3, #0
 8003024:	b2db      	uxtb	r3, r3
 8003026:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8003028:	68bb      	ldr	r3, [r7, #8]
 800302a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800302e:	b2db      	uxtb	r3, r3
 8003030:	2b22      	cmp	r3, #34	@ 0x22
 8003032:	d108      	bne.n	8003046 <UART_DMAError+0x7a>
 8003034:	68fb      	ldr	r3, [r7, #12]
 8003036:	2b00      	cmp	r3, #0
 8003038:	d005      	beq.n	8003046 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 800303a:	68bb      	ldr	r3, [r7, #8]
 800303c:	2200      	movs	r2, #0
 800303e:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 8003040:	68b8      	ldr	r0, [r7, #8]
 8003042:	f000 f8cf 	bl	80031e4 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8003046:	68bb      	ldr	r3, [r7, #8]
 8003048:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800304a:	f043 0210 	orr.w	r2, r3, #16
 800304e:	68bb      	ldr	r3, [r7, #8]
 8003050:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003052:	68b8      	ldr	r0, [r7, #8]
 8003054:	f7ff fefc 	bl	8002e50 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003058:	bf00      	nop
 800305a:	3710      	adds	r7, #16
 800305c:	46bd      	mov	sp, r7
 800305e:	bd80      	pop	{r7, pc}

08003060 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003060:	b580      	push	{r7, lr}
 8003062:	b098      	sub	sp, #96	@ 0x60
 8003064:	af00      	add	r7, sp, #0
 8003066:	60f8      	str	r0, [r7, #12]
 8003068:	60b9      	str	r1, [r7, #8]
 800306a:	4613      	mov	r3, r2
 800306c:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 800306e:	68ba      	ldr	r2, [r7, #8]
 8003070:	68fb      	ldr	r3, [r7, #12]
 8003072:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8003074:	68fb      	ldr	r3, [r7, #12]
 8003076:	88fa      	ldrh	r2, [r7, #6]
 8003078:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800307a:	68fb      	ldr	r3, [r7, #12]
 800307c:	2200      	movs	r2, #0
 800307e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003080:	68fb      	ldr	r3, [r7, #12]
 8003082:	2222      	movs	r2, #34	@ 0x22
 8003084:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8003088:	68fb      	ldr	r3, [r7, #12]
 800308a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800308c:	4a3e      	ldr	r2, [pc, #248]	@ (8003188 <UART_Start_Receive_DMA+0x128>)
 800308e:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8003090:	68fb      	ldr	r3, [r7, #12]
 8003092:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003094:	4a3d      	ldr	r2, [pc, #244]	@ (800318c <UART_Start_Receive_DMA+0x12c>)
 8003096:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8003098:	68fb      	ldr	r3, [r7, #12]
 800309a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800309c:	4a3c      	ldr	r2, [pc, #240]	@ (8003190 <UART_Start_Receive_DMA+0x130>)
 800309e:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 80030a0:	68fb      	ldr	r3, [r7, #12]
 80030a2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80030a4:	2200      	movs	r2, #0
 80030a6:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 80030a8:	f107 0308 	add.w	r3, r7, #8
 80030ac:	65fb      	str	r3, [r7, #92]	@ 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 80030ae:	68fb      	ldr	r3, [r7, #12]
 80030b0:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 80030b2:	68fb      	ldr	r3, [r7, #12]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	3304      	adds	r3, #4
 80030b8:	4619      	mov	r1, r3
 80030ba:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80030bc:	681a      	ldr	r2, [r3, #0]
 80030be:	88fb      	ldrh	r3, [r7, #6]
 80030c0:	f7fe f87e 	bl	80011c0 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 80030c4:	2300      	movs	r3, #0
 80030c6:	613b      	str	r3, [r7, #16]
 80030c8:	68fb      	ldr	r3, [r7, #12]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	613b      	str	r3, [r7, #16]
 80030d0:	68fb      	ldr	r3, [r7, #12]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	685b      	ldr	r3, [r3, #4]
 80030d6:	613b      	str	r3, [r7, #16]
 80030d8:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 80030da:	68fb      	ldr	r3, [r7, #12]
 80030dc:	691b      	ldr	r3, [r3, #16]
 80030de:	2b00      	cmp	r3, #0
 80030e0:	d019      	beq.n	8003116 <UART_Start_Receive_DMA+0xb6>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80030e2:	68fb      	ldr	r3, [r7, #12]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	330c      	adds	r3, #12
 80030e8:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80030ea:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80030ec:	e853 3f00 	ldrex	r3, [r3]
 80030f0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80030f2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80030f4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80030f8:	65bb      	str	r3, [r7, #88]	@ 0x58
 80030fa:	68fb      	ldr	r3, [r7, #12]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	330c      	adds	r3, #12
 8003100:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8003102:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8003104:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003106:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8003108:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800310a:	e841 2300 	strex	r3, r2, [r1]
 800310e:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8003110:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003112:	2b00      	cmp	r3, #0
 8003114:	d1e5      	bne.n	80030e2 <UART_Start_Receive_DMA+0x82>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003116:	68fb      	ldr	r3, [r7, #12]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	3314      	adds	r3, #20
 800311c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800311e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003120:	e853 3f00 	ldrex	r3, [r3]
 8003124:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8003126:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003128:	f043 0301 	orr.w	r3, r3, #1
 800312c:	657b      	str	r3, [r7, #84]	@ 0x54
 800312e:	68fb      	ldr	r3, [r7, #12]
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	3314      	adds	r3, #20
 8003134:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8003136:	63ba      	str	r2, [r7, #56]	@ 0x38
 8003138:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800313a:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800313c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800313e:	e841 2300 	strex	r3, r2, [r1]
 8003142:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003144:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003146:	2b00      	cmp	r3, #0
 8003148:	d1e5      	bne.n	8003116 <UART_Start_Receive_DMA+0xb6>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800314a:	68fb      	ldr	r3, [r7, #12]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	3314      	adds	r3, #20
 8003150:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003152:	69bb      	ldr	r3, [r7, #24]
 8003154:	e853 3f00 	ldrex	r3, [r3]
 8003158:	617b      	str	r3, [r7, #20]
   return(result);
 800315a:	697b      	ldr	r3, [r7, #20]
 800315c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003160:	653b      	str	r3, [r7, #80]	@ 0x50
 8003162:	68fb      	ldr	r3, [r7, #12]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	3314      	adds	r3, #20
 8003168:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800316a:	627a      	str	r2, [r7, #36]	@ 0x24
 800316c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800316e:	6a39      	ldr	r1, [r7, #32]
 8003170:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003172:	e841 2300 	strex	r3, r2, [r1]
 8003176:	61fb      	str	r3, [r7, #28]
   return(result);
 8003178:	69fb      	ldr	r3, [r7, #28]
 800317a:	2b00      	cmp	r3, #0
 800317c:	d1e5      	bne.n	800314a <UART_Start_Receive_DMA+0xea>

  return HAL_OK;
 800317e:	2300      	movs	r3, #0
}
 8003180:	4618      	mov	r0, r3
 8003182:	3760      	adds	r7, #96	@ 0x60
 8003184:	46bd      	mov	sp, r7
 8003186:	bd80      	pop	{r7, pc}
 8003188:	08002e65 	.word	0x08002e65
 800318c:	08002f91 	.word	0x08002f91
 8003190:	08002fcd 	.word	0x08002fcd

08003194 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8003194:	b480      	push	{r7}
 8003196:	b089      	sub	sp, #36	@ 0x24
 8003198:	af00      	add	r7, sp, #0
 800319a:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	330c      	adds	r3, #12
 80031a2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	e853 3f00 	ldrex	r3, [r3]
 80031aa:	60bb      	str	r3, [r7, #8]
   return(result);
 80031ac:	68bb      	ldr	r3, [r7, #8]
 80031ae:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 80031b2:	61fb      	str	r3, [r7, #28]
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	330c      	adds	r3, #12
 80031ba:	69fa      	ldr	r2, [r7, #28]
 80031bc:	61ba      	str	r2, [r7, #24]
 80031be:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80031c0:	6979      	ldr	r1, [r7, #20]
 80031c2:	69ba      	ldr	r2, [r7, #24]
 80031c4:	e841 2300 	strex	r3, r2, [r1]
 80031c8:	613b      	str	r3, [r7, #16]
   return(result);
 80031ca:	693b      	ldr	r3, [r7, #16]
 80031cc:	2b00      	cmp	r3, #0
 80031ce:	d1e5      	bne.n	800319c <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	2220      	movs	r2, #32
 80031d4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 80031d8:	bf00      	nop
 80031da:	3724      	adds	r7, #36	@ 0x24
 80031dc:	46bd      	mov	sp, r7
 80031de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031e2:	4770      	bx	lr

080031e4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80031e4:	b480      	push	{r7}
 80031e6:	b095      	sub	sp, #84	@ 0x54
 80031e8:	af00      	add	r7, sp, #0
 80031ea:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	330c      	adds	r3, #12
 80031f2:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80031f4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80031f6:	e853 3f00 	ldrex	r3, [r3]
 80031fa:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80031fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80031fe:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003202:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	330c      	adds	r3, #12
 800320a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800320c:	643a      	str	r2, [r7, #64]	@ 0x40
 800320e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003210:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003212:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003214:	e841 2300 	strex	r3, r2, [r1]
 8003218:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800321a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800321c:	2b00      	cmp	r3, #0
 800321e:	d1e5      	bne.n	80031ec <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	3314      	adds	r3, #20
 8003226:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003228:	6a3b      	ldr	r3, [r7, #32]
 800322a:	e853 3f00 	ldrex	r3, [r3]
 800322e:	61fb      	str	r3, [r7, #28]
   return(result);
 8003230:	69fb      	ldr	r3, [r7, #28]
 8003232:	f023 0301 	bic.w	r3, r3, #1
 8003236:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	3314      	adds	r3, #20
 800323e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003240:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003242:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003244:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003246:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003248:	e841 2300 	strex	r3, r2, [r1]
 800324c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800324e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003250:	2b00      	cmp	r3, #0
 8003252:	d1e5      	bne.n	8003220 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003258:	2b01      	cmp	r3, #1
 800325a:	d119      	bne.n	8003290 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	330c      	adds	r3, #12
 8003262:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003264:	68fb      	ldr	r3, [r7, #12]
 8003266:	e853 3f00 	ldrex	r3, [r3]
 800326a:	60bb      	str	r3, [r7, #8]
   return(result);
 800326c:	68bb      	ldr	r3, [r7, #8]
 800326e:	f023 0310 	bic.w	r3, r3, #16
 8003272:	647b      	str	r3, [r7, #68]	@ 0x44
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	330c      	adds	r3, #12
 800327a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800327c:	61ba      	str	r2, [r7, #24]
 800327e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003280:	6979      	ldr	r1, [r7, #20]
 8003282:	69ba      	ldr	r2, [r7, #24]
 8003284:	e841 2300 	strex	r3, r2, [r1]
 8003288:	613b      	str	r3, [r7, #16]
   return(result);
 800328a:	693b      	ldr	r3, [r7, #16]
 800328c:	2b00      	cmp	r3, #0
 800328e:	d1e5      	bne.n	800325c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	2220      	movs	r2, #32
 8003294:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	2200      	movs	r2, #0
 800329c:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800329e:	bf00      	nop
 80032a0:	3754      	adds	r7, #84	@ 0x54
 80032a2:	46bd      	mov	sp, r7
 80032a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032a8:	4770      	bx	lr

080032aa <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80032aa:	b580      	push	{r7, lr}
 80032ac:	b084      	sub	sp, #16
 80032ae:	af00      	add	r7, sp, #0
 80032b0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80032b6:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80032b8:	68fb      	ldr	r3, [r7, #12]
 80032ba:	2200      	movs	r2, #0
 80032bc:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 80032be:	68fb      	ldr	r3, [r7, #12]
 80032c0:	2200      	movs	r2, #0
 80032c2:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80032c4:	68f8      	ldr	r0, [r7, #12]
 80032c6:	f7ff fdc3 	bl	8002e50 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80032ca:	bf00      	nop
 80032cc:	3710      	adds	r7, #16
 80032ce:	46bd      	mov	sp, r7
 80032d0:	bd80      	pop	{r7, pc}

080032d2 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80032d2:	b480      	push	{r7}
 80032d4:	b085      	sub	sp, #20
 80032d6:	af00      	add	r7, sp, #0
 80032d8:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80032e0:	b2db      	uxtb	r3, r3
 80032e2:	2b21      	cmp	r3, #33	@ 0x21
 80032e4:	d13e      	bne.n	8003364 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	689b      	ldr	r3, [r3, #8]
 80032ea:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80032ee:	d114      	bne.n	800331a <UART_Transmit_IT+0x48>
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	691b      	ldr	r3, [r3, #16]
 80032f4:	2b00      	cmp	r3, #0
 80032f6:	d110      	bne.n	800331a <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	6a1b      	ldr	r3, [r3, #32]
 80032fc:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80032fe:	68fb      	ldr	r3, [r7, #12]
 8003300:	881b      	ldrh	r3, [r3, #0]
 8003302:	461a      	mov	r2, r3
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800330c:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	6a1b      	ldr	r3, [r3, #32]
 8003312:	1c9a      	adds	r2, r3, #2
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	621a      	str	r2, [r3, #32]
 8003318:	e008      	b.n	800332c <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	6a1b      	ldr	r3, [r3, #32]
 800331e:	1c59      	adds	r1, r3, #1
 8003320:	687a      	ldr	r2, [r7, #4]
 8003322:	6211      	str	r1, [r2, #32]
 8003324:	781a      	ldrb	r2, [r3, #0]
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003330:	b29b      	uxth	r3, r3
 8003332:	3b01      	subs	r3, #1
 8003334:	b29b      	uxth	r3, r3
 8003336:	687a      	ldr	r2, [r7, #4]
 8003338:	4619      	mov	r1, r3
 800333a:	84d1      	strh	r1, [r2, #38]	@ 0x26
 800333c:	2b00      	cmp	r3, #0
 800333e:	d10f      	bne.n	8003360 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	68da      	ldr	r2, [r3, #12]
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800334e:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	68da      	ldr	r2, [r3, #12]
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800335e:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8003360:	2300      	movs	r3, #0
 8003362:	e000      	b.n	8003366 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8003364:	2302      	movs	r3, #2
  }
}
 8003366:	4618      	mov	r0, r3
 8003368:	3714      	adds	r7, #20
 800336a:	46bd      	mov	sp, r7
 800336c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003370:	4770      	bx	lr

08003372 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8003372:	b580      	push	{r7, lr}
 8003374:	b082      	sub	sp, #8
 8003376:	af00      	add	r7, sp, #0
 8003378:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	68da      	ldr	r2, [r3, #12]
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003388:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	2220      	movs	r2, #32
 800338e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8003392:	6878      	ldr	r0, [r7, #4]
 8003394:	f7ff fd3e 	bl	8002e14 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8003398:	2300      	movs	r3, #0
}
 800339a:	4618      	mov	r0, r3
 800339c:	3708      	adds	r7, #8
 800339e:	46bd      	mov	sp, r7
 80033a0:	bd80      	pop	{r7, pc}

080033a2 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80033a2:	b580      	push	{r7, lr}
 80033a4:	b08c      	sub	sp, #48	@ 0x30
 80033a6:	af00      	add	r7, sp, #0
 80033a8:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80033b0:	b2db      	uxtb	r3, r3
 80033b2:	2b22      	cmp	r3, #34	@ 0x22
 80033b4:	f040 80ae 	bne.w	8003514 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	689b      	ldr	r3, [r3, #8]
 80033bc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80033c0:	d117      	bne.n	80033f2 <UART_Receive_IT+0x50>
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	691b      	ldr	r3, [r3, #16]
 80033c6:	2b00      	cmp	r3, #0
 80033c8:	d113      	bne.n	80033f2 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80033ca:	2300      	movs	r3, #0
 80033cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80033d2:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	685b      	ldr	r3, [r3, #4]
 80033da:	b29b      	uxth	r3, r3
 80033dc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80033e0:	b29a      	uxth	r2, r3
 80033e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80033e4:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80033ea:	1c9a      	adds	r2, r3, #2
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	629a      	str	r2, [r3, #40]	@ 0x28
 80033f0:	e026      	b.n	8003440 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80033f6:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 80033f8:	2300      	movs	r3, #0
 80033fa:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	689b      	ldr	r3, [r3, #8]
 8003400:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003404:	d007      	beq.n	8003416 <UART_Receive_IT+0x74>
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	689b      	ldr	r3, [r3, #8]
 800340a:	2b00      	cmp	r3, #0
 800340c:	d10a      	bne.n	8003424 <UART_Receive_IT+0x82>
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	691b      	ldr	r3, [r3, #16]
 8003412:	2b00      	cmp	r3, #0
 8003414:	d106      	bne.n	8003424 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	685b      	ldr	r3, [r3, #4]
 800341c:	b2da      	uxtb	r2, r3
 800341e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003420:	701a      	strb	r2, [r3, #0]
 8003422:	e008      	b.n	8003436 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	685b      	ldr	r3, [r3, #4]
 800342a:	b2db      	uxtb	r3, r3
 800342c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003430:	b2da      	uxtb	r2, r3
 8003432:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003434:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800343a:	1c5a      	adds	r2, r3, #1
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003444:	b29b      	uxth	r3, r3
 8003446:	3b01      	subs	r3, #1
 8003448:	b29b      	uxth	r3, r3
 800344a:	687a      	ldr	r2, [r7, #4]
 800344c:	4619      	mov	r1, r3
 800344e:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8003450:	2b00      	cmp	r3, #0
 8003452:	d15d      	bne.n	8003510 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	68da      	ldr	r2, [r3, #12]
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	f022 0220 	bic.w	r2, r2, #32
 8003462:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	68da      	ldr	r2, [r3, #12]
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003472:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	695a      	ldr	r2, [r3, #20]
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	f022 0201 	bic.w	r2, r2, #1
 8003482:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	2220      	movs	r2, #32
 8003488:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	2200      	movs	r2, #0
 8003490:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003496:	2b01      	cmp	r3, #1
 8003498:	d135      	bne.n	8003506 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	2200      	movs	r2, #0
 800349e:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	330c      	adds	r3, #12
 80034a6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80034a8:	697b      	ldr	r3, [r7, #20]
 80034aa:	e853 3f00 	ldrex	r3, [r3]
 80034ae:	613b      	str	r3, [r7, #16]
   return(result);
 80034b0:	693b      	ldr	r3, [r7, #16]
 80034b2:	f023 0310 	bic.w	r3, r3, #16
 80034b6:	627b      	str	r3, [r7, #36]	@ 0x24
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	330c      	adds	r3, #12
 80034be:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80034c0:	623a      	str	r2, [r7, #32]
 80034c2:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80034c4:	69f9      	ldr	r1, [r7, #28]
 80034c6:	6a3a      	ldr	r2, [r7, #32]
 80034c8:	e841 2300 	strex	r3, r2, [r1]
 80034cc:	61bb      	str	r3, [r7, #24]
   return(result);
 80034ce:	69bb      	ldr	r3, [r7, #24]
 80034d0:	2b00      	cmp	r3, #0
 80034d2:	d1e5      	bne.n	80034a0 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	f003 0310 	and.w	r3, r3, #16
 80034de:	2b10      	cmp	r3, #16
 80034e0:	d10a      	bne.n	80034f8 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80034e2:	2300      	movs	r3, #0
 80034e4:	60fb      	str	r3, [r7, #12]
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	60fb      	str	r3, [r7, #12]
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	685b      	ldr	r3, [r3, #4]
 80034f4:	60fb      	str	r3, [r7, #12]
 80034f6:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80034fc:	4619      	mov	r1, r3
 80034fe:	6878      	ldr	r0, [r7, #4]
 8003500:	f7fd f874 	bl	80005ec <HAL_UARTEx_RxEventCallback>
 8003504:	e002      	b.n	800350c <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8003506:	6878      	ldr	r0, [r7, #4]
 8003508:	f7ff fc8e 	bl	8002e28 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800350c:	2300      	movs	r3, #0
 800350e:	e002      	b.n	8003516 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8003510:	2300      	movs	r3, #0
 8003512:	e000      	b.n	8003516 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8003514:	2302      	movs	r3, #2
  }
}
 8003516:	4618      	mov	r0, r3
 8003518:	3730      	adds	r7, #48	@ 0x30
 800351a:	46bd      	mov	sp, r7
 800351c:	bd80      	pop	{r7, pc}
	...

08003520 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003520:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003524:	b0c0      	sub	sp, #256	@ 0x100
 8003526:	af00      	add	r7, sp, #0
 8003528:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800352c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	691b      	ldr	r3, [r3, #16]
 8003534:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8003538:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800353c:	68d9      	ldr	r1, [r3, #12]
 800353e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003542:	681a      	ldr	r2, [r3, #0]
 8003544:	ea40 0301 	orr.w	r3, r0, r1
 8003548:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800354a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800354e:	689a      	ldr	r2, [r3, #8]
 8003550:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003554:	691b      	ldr	r3, [r3, #16]
 8003556:	431a      	orrs	r2, r3
 8003558:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800355c:	695b      	ldr	r3, [r3, #20]
 800355e:	431a      	orrs	r2, r3
 8003560:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003564:	69db      	ldr	r3, [r3, #28]
 8003566:	4313      	orrs	r3, r2
 8003568:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800356c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	68db      	ldr	r3, [r3, #12]
 8003574:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8003578:	f021 010c 	bic.w	r1, r1, #12
 800357c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003580:	681a      	ldr	r2, [r3, #0]
 8003582:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8003586:	430b      	orrs	r3, r1
 8003588:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800358a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	695b      	ldr	r3, [r3, #20]
 8003592:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8003596:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800359a:	6999      	ldr	r1, [r3, #24]
 800359c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80035a0:	681a      	ldr	r2, [r3, #0]
 80035a2:	ea40 0301 	orr.w	r3, r0, r1
 80035a6:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80035a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80035ac:	681a      	ldr	r2, [r3, #0]
 80035ae:	4b8f      	ldr	r3, [pc, #572]	@ (80037ec <UART_SetConfig+0x2cc>)
 80035b0:	429a      	cmp	r2, r3
 80035b2:	d005      	beq.n	80035c0 <UART_SetConfig+0xa0>
 80035b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80035b8:	681a      	ldr	r2, [r3, #0]
 80035ba:	4b8d      	ldr	r3, [pc, #564]	@ (80037f0 <UART_SetConfig+0x2d0>)
 80035bc:	429a      	cmp	r2, r3
 80035be:	d104      	bne.n	80035ca <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80035c0:	f7fe fc06 	bl	8001dd0 <HAL_RCC_GetPCLK2Freq>
 80035c4:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80035c8:	e003      	b.n	80035d2 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80035ca:	f7fe fbed 	bl	8001da8 <HAL_RCC_GetPCLK1Freq>
 80035ce:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80035d2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80035d6:	69db      	ldr	r3, [r3, #28]
 80035d8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80035dc:	f040 810c 	bne.w	80037f8 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80035e0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80035e4:	2200      	movs	r2, #0
 80035e6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80035ea:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80035ee:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80035f2:	4622      	mov	r2, r4
 80035f4:	462b      	mov	r3, r5
 80035f6:	1891      	adds	r1, r2, r2
 80035f8:	65b9      	str	r1, [r7, #88]	@ 0x58
 80035fa:	415b      	adcs	r3, r3
 80035fc:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80035fe:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8003602:	4621      	mov	r1, r4
 8003604:	eb12 0801 	adds.w	r8, r2, r1
 8003608:	4629      	mov	r1, r5
 800360a:	eb43 0901 	adc.w	r9, r3, r1
 800360e:	f04f 0200 	mov.w	r2, #0
 8003612:	f04f 0300 	mov.w	r3, #0
 8003616:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800361a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800361e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003622:	4690      	mov	r8, r2
 8003624:	4699      	mov	r9, r3
 8003626:	4623      	mov	r3, r4
 8003628:	eb18 0303 	adds.w	r3, r8, r3
 800362c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8003630:	462b      	mov	r3, r5
 8003632:	eb49 0303 	adc.w	r3, r9, r3
 8003636:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800363a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800363e:	685b      	ldr	r3, [r3, #4]
 8003640:	2200      	movs	r2, #0
 8003642:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8003646:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800364a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800364e:	460b      	mov	r3, r1
 8003650:	18db      	adds	r3, r3, r3
 8003652:	653b      	str	r3, [r7, #80]	@ 0x50
 8003654:	4613      	mov	r3, r2
 8003656:	eb42 0303 	adc.w	r3, r2, r3
 800365a:	657b      	str	r3, [r7, #84]	@ 0x54
 800365c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8003660:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8003664:	f7fc fe24 	bl	80002b0 <__aeabi_uldivmod>
 8003668:	4602      	mov	r2, r0
 800366a:	460b      	mov	r3, r1
 800366c:	4b61      	ldr	r3, [pc, #388]	@ (80037f4 <UART_SetConfig+0x2d4>)
 800366e:	fba3 2302 	umull	r2, r3, r3, r2
 8003672:	095b      	lsrs	r3, r3, #5
 8003674:	011c      	lsls	r4, r3, #4
 8003676:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800367a:	2200      	movs	r2, #0
 800367c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003680:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8003684:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8003688:	4642      	mov	r2, r8
 800368a:	464b      	mov	r3, r9
 800368c:	1891      	adds	r1, r2, r2
 800368e:	64b9      	str	r1, [r7, #72]	@ 0x48
 8003690:	415b      	adcs	r3, r3
 8003692:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003694:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8003698:	4641      	mov	r1, r8
 800369a:	eb12 0a01 	adds.w	sl, r2, r1
 800369e:	4649      	mov	r1, r9
 80036a0:	eb43 0b01 	adc.w	fp, r3, r1
 80036a4:	f04f 0200 	mov.w	r2, #0
 80036a8:	f04f 0300 	mov.w	r3, #0
 80036ac:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80036b0:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80036b4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80036b8:	4692      	mov	sl, r2
 80036ba:	469b      	mov	fp, r3
 80036bc:	4643      	mov	r3, r8
 80036be:	eb1a 0303 	adds.w	r3, sl, r3
 80036c2:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80036c6:	464b      	mov	r3, r9
 80036c8:	eb4b 0303 	adc.w	r3, fp, r3
 80036cc:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80036d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80036d4:	685b      	ldr	r3, [r3, #4]
 80036d6:	2200      	movs	r2, #0
 80036d8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80036dc:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80036e0:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80036e4:	460b      	mov	r3, r1
 80036e6:	18db      	adds	r3, r3, r3
 80036e8:	643b      	str	r3, [r7, #64]	@ 0x40
 80036ea:	4613      	mov	r3, r2
 80036ec:	eb42 0303 	adc.w	r3, r2, r3
 80036f0:	647b      	str	r3, [r7, #68]	@ 0x44
 80036f2:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80036f6:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80036fa:	f7fc fdd9 	bl	80002b0 <__aeabi_uldivmod>
 80036fe:	4602      	mov	r2, r0
 8003700:	460b      	mov	r3, r1
 8003702:	4611      	mov	r1, r2
 8003704:	4b3b      	ldr	r3, [pc, #236]	@ (80037f4 <UART_SetConfig+0x2d4>)
 8003706:	fba3 2301 	umull	r2, r3, r3, r1
 800370a:	095b      	lsrs	r3, r3, #5
 800370c:	2264      	movs	r2, #100	@ 0x64
 800370e:	fb02 f303 	mul.w	r3, r2, r3
 8003712:	1acb      	subs	r3, r1, r3
 8003714:	00db      	lsls	r3, r3, #3
 8003716:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800371a:	4b36      	ldr	r3, [pc, #216]	@ (80037f4 <UART_SetConfig+0x2d4>)
 800371c:	fba3 2302 	umull	r2, r3, r3, r2
 8003720:	095b      	lsrs	r3, r3, #5
 8003722:	005b      	lsls	r3, r3, #1
 8003724:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8003728:	441c      	add	r4, r3
 800372a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800372e:	2200      	movs	r2, #0
 8003730:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003734:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8003738:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 800373c:	4642      	mov	r2, r8
 800373e:	464b      	mov	r3, r9
 8003740:	1891      	adds	r1, r2, r2
 8003742:	63b9      	str	r1, [r7, #56]	@ 0x38
 8003744:	415b      	adcs	r3, r3
 8003746:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003748:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800374c:	4641      	mov	r1, r8
 800374e:	1851      	adds	r1, r2, r1
 8003750:	6339      	str	r1, [r7, #48]	@ 0x30
 8003752:	4649      	mov	r1, r9
 8003754:	414b      	adcs	r3, r1
 8003756:	637b      	str	r3, [r7, #52]	@ 0x34
 8003758:	f04f 0200 	mov.w	r2, #0
 800375c:	f04f 0300 	mov.w	r3, #0
 8003760:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8003764:	4659      	mov	r1, fp
 8003766:	00cb      	lsls	r3, r1, #3
 8003768:	4651      	mov	r1, sl
 800376a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800376e:	4651      	mov	r1, sl
 8003770:	00ca      	lsls	r2, r1, #3
 8003772:	4610      	mov	r0, r2
 8003774:	4619      	mov	r1, r3
 8003776:	4603      	mov	r3, r0
 8003778:	4642      	mov	r2, r8
 800377a:	189b      	adds	r3, r3, r2
 800377c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003780:	464b      	mov	r3, r9
 8003782:	460a      	mov	r2, r1
 8003784:	eb42 0303 	adc.w	r3, r2, r3
 8003788:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800378c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003790:	685b      	ldr	r3, [r3, #4]
 8003792:	2200      	movs	r2, #0
 8003794:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8003798:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 800379c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80037a0:	460b      	mov	r3, r1
 80037a2:	18db      	adds	r3, r3, r3
 80037a4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80037a6:	4613      	mov	r3, r2
 80037a8:	eb42 0303 	adc.w	r3, r2, r3
 80037ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80037ae:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80037b2:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80037b6:	f7fc fd7b 	bl	80002b0 <__aeabi_uldivmod>
 80037ba:	4602      	mov	r2, r0
 80037bc:	460b      	mov	r3, r1
 80037be:	4b0d      	ldr	r3, [pc, #52]	@ (80037f4 <UART_SetConfig+0x2d4>)
 80037c0:	fba3 1302 	umull	r1, r3, r3, r2
 80037c4:	095b      	lsrs	r3, r3, #5
 80037c6:	2164      	movs	r1, #100	@ 0x64
 80037c8:	fb01 f303 	mul.w	r3, r1, r3
 80037cc:	1ad3      	subs	r3, r2, r3
 80037ce:	00db      	lsls	r3, r3, #3
 80037d0:	3332      	adds	r3, #50	@ 0x32
 80037d2:	4a08      	ldr	r2, [pc, #32]	@ (80037f4 <UART_SetConfig+0x2d4>)
 80037d4:	fba2 2303 	umull	r2, r3, r2, r3
 80037d8:	095b      	lsrs	r3, r3, #5
 80037da:	f003 0207 	and.w	r2, r3, #7
 80037de:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	4422      	add	r2, r4
 80037e6:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80037e8:	e106      	b.n	80039f8 <UART_SetConfig+0x4d8>
 80037ea:	bf00      	nop
 80037ec:	40011000 	.word	0x40011000
 80037f0:	40011400 	.word	0x40011400
 80037f4:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80037f8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80037fc:	2200      	movs	r2, #0
 80037fe:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8003802:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8003806:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800380a:	4642      	mov	r2, r8
 800380c:	464b      	mov	r3, r9
 800380e:	1891      	adds	r1, r2, r2
 8003810:	6239      	str	r1, [r7, #32]
 8003812:	415b      	adcs	r3, r3
 8003814:	627b      	str	r3, [r7, #36]	@ 0x24
 8003816:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800381a:	4641      	mov	r1, r8
 800381c:	1854      	adds	r4, r2, r1
 800381e:	4649      	mov	r1, r9
 8003820:	eb43 0501 	adc.w	r5, r3, r1
 8003824:	f04f 0200 	mov.w	r2, #0
 8003828:	f04f 0300 	mov.w	r3, #0
 800382c:	00eb      	lsls	r3, r5, #3
 800382e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003832:	00e2      	lsls	r2, r4, #3
 8003834:	4614      	mov	r4, r2
 8003836:	461d      	mov	r5, r3
 8003838:	4643      	mov	r3, r8
 800383a:	18e3      	adds	r3, r4, r3
 800383c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8003840:	464b      	mov	r3, r9
 8003842:	eb45 0303 	adc.w	r3, r5, r3
 8003846:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800384a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800384e:	685b      	ldr	r3, [r3, #4]
 8003850:	2200      	movs	r2, #0
 8003852:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8003856:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800385a:	f04f 0200 	mov.w	r2, #0
 800385e:	f04f 0300 	mov.w	r3, #0
 8003862:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8003866:	4629      	mov	r1, r5
 8003868:	008b      	lsls	r3, r1, #2
 800386a:	4621      	mov	r1, r4
 800386c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003870:	4621      	mov	r1, r4
 8003872:	008a      	lsls	r2, r1, #2
 8003874:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8003878:	f7fc fd1a 	bl	80002b0 <__aeabi_uldivmod>
 800387c:	4602      	mov	r2, r0
 800387e:	460b      	mov	r3, r1
 8003880:	4b60      	ldr	r3, [pc, #384]	@ (8003a04 <UART_SetConfig+0x4e4>)
 8003882:	fba3 2302 	umull	r2, r3, r3, r2
 8003886:	095b      	lsrs	r3, r3, #5
 8003888:	011c      	lsls	r4, r3, #4
 800388a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800388e:	2200      	movs	r2, #0
 8003890:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8003894:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8003898:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 800389c:	4642      	mov	r2, r8
 800389e:	464b      	mov	r3, r9
 80038a0:	1891      	adds	r1, r2, r2
 80038a2:	61b9      	str	r1, [r7, #24]
 80038a4:	415b      	adcs	r3, r3
 80038a6:	61fb      	str	r3, [r7, #28]
 80038a8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80038ac:	4641      	mov	r1, r8
 80038ae:	1851      	adds	r1, r2, r1
 80038b0:	6139      	str	r1, [r7, #16]
 80038b2:	4649      	mov	r1, r9
 80038b4:	414b      	adcs	r3, r1
 80038b6:	617b      	str	r3, [r7, #20]
 80038b8:	f04f 0200 	mov.w	r2, #0
 80038bc:	f04f 0300 	mov.w	r3, #0
 80038c0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80038c4:	4659      	mov	r1, fp
 80038c6:	00cb      	lsls	r3, r1, #3
 80038c8:	4651      	mov	r1, sl
 80038ca:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80038ce:	4651      	mov	r1, sl
 80038d0:	00ca      	lsls	r2, r1, #3
 80038d2:	4610      	mov	r0, r2
 80038d4:	4619      	mov	r1, r3
 80038d6:	4603      	mov	r3, r0
 80038d8:	4642      	mov	r2, r8
 80038da:	189b      	adds	r3, r3, r2
 80038dc:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80038e0:	464b      	mov	r3, r9
 80038e2:	460a      	mov	r2, r1
 80038e4:	eb42 0303 	adc.w	r3, r2, r3
 80038e8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80038ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80038f0:	685b      	ldr	r3, [r3, #4]
 80038f2:	2200      	movs	r2, #0
 80038f4:	67bb      	str	r3, [r7, #120]	@ 0x78
 80038f6:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80038f8:	f04f 0200 	mov.w	r2, #0
 80038fc:	f04f 0300 	mov.w	r3, #0
 8003900:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8003904:	4649      	mov	r1, r9
 8003906:	008b      	lsls	r3, r1, #2
 8003908:	4641      	mov	r1, r8
 800390a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800390e:	4641      	mov	r1, r8
 8003910:	008a      	lsls	r2, r1, #2
 8003912:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8003916:	f7fc fccb 	bl	80002b0 <__aeabi_uldivmod>
 800391a:	4602      	mov	r2, r0
 800391c:	460b      	mov	r3, r1
 800391e:	4611      	mov	r1, r2
 8003920:	4b38      	ldr	r3, [pc, #224]	@ (8003a04 <UART_SetConfig+0x4e4>)
 8003922:	fba3 2301 	umull	r2, r3, r3, r1
 8003926:	095b      	lsrs	r3, r3, #5
 8003928:	2264      	movs	r2, #100	@ 0x64
 800392a:	fb02 f303 	mul.w	r3, r2, r3
 800392e:	1acb      	subs	r3, r1, r3
 8003930:	011b      	lsls	r3, r3, #4
 8003932:	3332      	adds	r3, #50	@ 0x32
 8003934:	4a33      	ldr	r2, [pc, #204]	@ (8003a04 <UART_SetConfig+0x4e4>)
 8003936:	fba2 2303 	umull	r2, r3, r2, r3
 800393a:	095b      	lsrs	r3, r3, #5
 800393c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003940:	441c      	add	r4, r3
 8003942:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003946:	2200      	movs	r2, #0
 8003948:	673b      	str	r3, [r7, #112]	@ 0x70
 800394a:	677a      	str	r2, [r7, #116]	@ 0x74
 800394c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8003950:	4642      	mov	r2, r8
 8003952:	464b      	mov	r3, r9
 8003954:	1891      	adds	r1, r2, r2
 8003956:	60b9      	str	r1, [r7, #8]
 8003958:	415b      	adcs	r3, r3
 800395a:	60fb      	str	r3, [r7, #12]
 800395c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003960:	4641      	mov	r1, r8
 8003962:	1851      	adds	r1, r2, r1
 8003964:	6039      	str	r1, [r7, #0]
 8003966:	4649      	mov	r1, r9
 8003968:	414b      	adcs	r3, r1
 800396a:	607b      	str	r3, [r7, #4]
 800396c:	f04f 0200 	mov.w	r2, #0
 8003970:	f04f 0300 	mov.w	r3, #0
 8003974:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8003978:	4659      	mov	r1, fp
 800397a:	00cb      	lsls	r3, r1, #3
 800397c:	4651      	mov	r1, sl
 800397e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003982:	4651      	mov	r1, sl
 8003984:	00ca      	lsls	r2, r1, #3
 8003986:	4610      	mov	r0, r2
 8003988:	4619      	mov	r1, r3
 800398a:	4603      	mov	r3, r0
 800398c:	4642      	mov	r2, r8
 800398e:	189b      	adds	r3, r3, r2
 8003990:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003992:	464b      	mov	r3, r9
 8003994:	460a      	mov	r2, r1
 8003996:	eb42 0303 	adc.w	r3, r2, r3
 800399a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800399c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80039a0:	685b      	ldr	r3, [r3, #4]
 80039a2:	2200      	movs	r2, #0
 80039a4:	663b      	str	r3, [r7, #96]	@ 0x60
 80039a6:	667a      	str	r2, [r7, #100]	@ 0x64
 80039a8:	f04f 0200 	mov.w	r2, #0
 80039ac:	f04f 0300 	mov.w	r3, #0
 80039b0:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80039b4:	4649      	mov	r1, r9
 80039b6:	008b      	lsls	r3, r1, #2
 80039b8:	4641      	mov	r1, r8
 80039ba:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80039be:	4641      	mov	r1, r8
 80039c0:	008a      	lsls	r2, r1, #2
 80039c2:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80039c6:	f7fc fc73 	bl	80002b0 <__aeabi_uldivmod>
 80039ca:	4602      	mov	r2, r0
 80039cc:	460b      	mov	r3, r1
 80039ce:	4b0d      	ldr	r3, [pc, #52]	@ (8003a04 <UART_SetConfig+0x4e4>)
 80039d0:	fba3 1302 	umull	r1, r3, r3, r2
 80039d4:	095b      	lsrs	r3, r3, #5
 80039d6:	2164      	movs	r1, #100	@ 0x64
 80039d8:	fb01 f303 	mul.w	r3, r1, r3
 80039dc:	1ad3      	subs	r3, r2, r3
 80039de:	011b      	lsls	r3, r3, #4
 80039e0:	3332      	adds	r3, #50	@ 0x32
 80039e2:	4a08      	ldr	r2, [pc, #32]	@ (8003a04 <UART_SetConfig+0x4e4>)
 80039e4:	fba2 2303 	umull	r2, r3, r2, r3
 80039e8:	095b      	lsrs	r3, r3, #5
 80039ea:	f003 020f 	and.w	r2, r3, #15
 80039ee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	4422      	add	r2, r4
 80039f6:	609a      	str	r2, [r3, #8]
}
 80039f8:	bf00      	nop
 80039fa:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80039fe:	46bd      	mov	sp, r7
 8003a00:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003a04:	51eb851f 	.word	0x51eb851f

08003a08 <std>:
 8003a08:	2300      	movs	r3, #0
 8003a0a:	b510      	push	{r4, lr}
 8003a0c:	4604      	mov	r4, r0
 8003a0e:	e9c0 3300 	strd	r3, r3, [r0]
 8003a12:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8003a16:	6083      	str	r3, [r0, #8]
 8003a18:	8181      	strh	r1, [r0, #12]
 8003a1a:	6643      	str	r3, [r0, #100]	@ 0x64
 8003a1c:	81c2      	strh	r2, [r0, #14]
 8003a1e:	6183      	str	r3, [r0, #24]
 8003a20:	4619      	mov	r1, r3
 8003a22:	2208      	movs	r2, #8
 8003a24:	305c      	adds	r0, #92	@ 0x5c
 8003a26:	f000 f906 	bl	8003c36 <memset>
 8003a2a:	4b0d      	ldr	r3, [pc, #52]	@ (8003a60 <std+0x58>)
 8003a2c:	6263      	str	r3, [r4, #36]	@ 0x24
 8003a2e:	4b0d      	ldr	r3, [pc, #52]	@ (8003a64 <std+0x5c>)
 8003a30:	62a3      	str	r3, [r4, #40]	@ 0x28
 8003a32:	4b0d      	ldr	r3, [pc, #52]	@ (8003a68 <std+0x60>)
 8003a34:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8003a36:	4b0d      	ldr	r3, [pc, #52]	@ (8003a6c <std+0x64>)
 8003a38:	6323      	str	r3, [r4, #48]	@ 0x30
 8003a3a:	4b0d      	ldr	r3, [pc, #52]	@ (8003a70 <std+0x68>)
 8003a3c:	6224      	str	r4, [r4, #32]
 8003a3e:	429c      	cmp	r4, r3
 8003a40:	d006      	beq.n	8003a50 <std+0x48>
 8003a42:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8003a46:	4294      	cmp	r4, r2
 8003a48:	d002      	beq.n	8003a50 <std+0x48>
 8003a4a:	33d0      	adds	r3, #208	@ 0xd0
 8003a4c:	429c      	cmp	r4, r3
 8003a4e:	d105      	bne.n	8003a5c <std+0x54>
 8003a50:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8003a54:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003a58:	f000 b966 	b.w	8003d28 <__retarget_lock_init_recursive>
 8003a5c:	bd10      	pop	{r4, pc}
 8003a5e:	bf00      	nop
 8003a60:	08003bb1 	.word	0x08003bb1
 8003a64:	08003bd3 	.word	0x08003bd3
 8003a68:	08003c0b 	.word	0x08003c0b
 8003a6c:	08003c2f 	.word	0x08003c2f
 8003a70:	20000240 	.word	0x20000240

08003a74 <stdio_exit_handler>:
 8003a74:	4a02      	ldr	r2, [pc, #8]	@ (8003a80 <stdio_exit_handler+0xc>)
 8003a76:	4903      	ldr	r1, [pc, #12]	@ (8003a84 <stdio_exit_handler+0x10>)
 8003a78:	4803      	ldr	r0, [pc, #12]	@ (8003a88 <stdio_exit_handler+0x14>)
 8003a7a:	f000 b869 	b.w	8003b50 <_fwalk_sglue>
 8003a7e:	bf00      	nop
 8003a80:	2000000c 	.word	0x2000000c
 8003a84:	080045c9 	.word	0x080045c9
 8003a88:	2000001c 	.word	0x2000001c

08003a8c <cleanup_stdio>:
 8003a8c:	6841      	ldr	r1, [r0, #4]
 8003a8e:	4b0c      	ldr	r3, [pc, #48]	@ (8003ac0 <cleanup_stdio+0x34>)
 8003a90:	4299      	cmp	r1, r3
 8003a92:	b510      	push	{r4, lr}
 8003a94:	4604      	mov	r4, r0
 8003a96:	d001      	beq.n	8003a9c <cleanup_stdio+0x10>
 8003a98:	f000 fd96 	bl	80045c8 <_fflush_r>
 8003a9c:	68a1      	ldr	r1, [r4, #8]
 8003a9e:	4b09      	ldr	r3, [pc, #36]	@ (8003ac4 <cleanup_stdio+0x38>)
 8003aa0:	4299      	cmp	r1, r3
 8003aa2:	d002      	beq.n	8003aaa <cleanup_stdio+0x1e>
 8003aa4:	4620      	mov	r0, r4
 8003aa6:	f000 fd8f 	bl	80045c8 <_fflush_r>
 8003aaa:	68e1      	ldr	r1, [r4, #12]
 8003aac:	4b06      	ldr	r3, [pc, #24]	@ (8003ac8 <cleanup_stdio+0x3c>)
 8003aae:	4299      	cmp	r1, r3
 8003ab0:	d004      	beq.n	8003abc <cleanup_stdio+0x30>
 8003ab2:	4620      	mov	r0, r4
 8003ab4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003ab8:	f000 bd86 	b.w	80045c8 <_fflush_r>
 8003abc:	bd10      	pop	{r4, pc}
 8003abe:	bf00      	nop
 8003ac0:	20000240 	.word	0x20000240
 8003ac4:	200002a8 	.word	0x200002a8
 8003ac8:	20000310 	.word	0x20000310

08003acc <global_stdio_init.part.0>:
 8003acc:	b510      	push	{r4, lr}
 8003ace:	4b0b      	ldr	r3, [pc, #44]	@ (8003afc <global_stdio_init.part.0+0x30>)
 8003ad0:	4c0b      	ldr	r4, [pc, #44]	@ (8003b00 <global_stdio_init.part.0+0x34>)
 8003ad2:	4a0c      	ldr	r2, [pc, #48]	@ (8003b04 <global_stdio_init.part.0+0x38>)
 8003ad4:	601a      	str	r2, [r3, #0]
 8003ad6:	4620      	mov	r0, r4
 8003ad8:	2200      	movs	r2, #0
 8003ada:	2104      	movs	r1, #4
 8003adc:	f7ff ff94 	bl	8003a08 <std>
 8003ae0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8003ae4:	2201      	movs	r2, #1
 8003ae6:	2109      	movs	r1, #9
 8003ae8:	f7ff ff8e 	bl	8003a08 <std>
 8003aec:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8003af0:	2202      	movs	r2, #2
 8003af2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003af6:	2112      	movs	r1, #18
 8003af8:	f7ff bf86 	b.w	8003a08 <std>
 8003afc:	20000378 	.word	0x20000378
 8003b00:	20000240 	.word	0x20000240
 8003b04:	08003a75 	.word	0x08003a75

08003b08 <__sfp_lock_acquire>:
 8003b08:	4801      	ldr	r0, [pc, #4]	@ (8003b10 <__sfp_lock_acquire+0x8>)
 8003b0a:	f000 b90e 	b.w	8003d2a <__retarget_lock_acquire_recursive>
 8003b0e:	bf00      	nop
 8003b10:	20000381 	.word	0x20000381

08003b14 <__sfp_lock_release>:
 8003b14:	4801      	ldr	r0, [pc, #4]	@ (8003b1c <__sfp_lock_release+0x8>)
 8003b16:	f000 b909 	b.w	8003d2c <__retarget_lock_release_recursive>
 8003b1a:	bf00      	nop
 8003b1c:	20000381 	.word	0x20000381

08003b20 <__sinit>:
 8003b20:	b510      	push	{r4, lr}
 8003b22:	4604      	mov	r4, r0
 8003b24:	f7ff fff0 	bl	8003b08 <__sfp_lock_acquire>
 8003b28:	6a23      	ldr	r3, [r4, #32]
 8003b2a:	b11b      	cbz	r3, 8003b34 <__sinit+0x14>
 8003b2c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003b30:	f7ff bff0 	b.w	8003b14 <__sfp_lock_release>
 8003b34:	4b04      	ldr	r3, [pc, #16]	@ (8003b48 <__sinit+0x28>)
 8003b36:	6223      	str	r3, [r4, #32]
 8003b38:	4b04      	ldr	r3, [pc, #16]	@ (8003b4c <__sinit+0x2c>)
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	2b00      	cmp	r3, #0
 8003b3e:	d1f5      	bne.n	8003b2c <__sinit+0xc>
 8003b40:	f7ff ffc4 	bl	8003acc <global_stdio_init.part.0>
 8003b44:	e7f2      	b.n	8003b2c <__sinit+0xc>
 8003b46:	bf00      	nop
 8003b48:	08003a8d 	.word	0x08003a8d
 8003b4c:	20000378 	.word	0x20000378

08003b50 <_fwalk_sglue>:
 8003b50:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003b54:	4607      	mov	r7, r0
 8003b56:	4688      	mov	r8, r1
 8003b58:	4614      	mov	r4, r2
 8003b5a:	2600      	movs	r6, #0
 8003b5c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8003b60:	f1b9 0901 	subs.w	r9, r9, #1
 8003b64:	d505      	bpl.n	8003b72 <_fwalk_sglue+0x22>
 8003b66:	6824      	ldr	r4, [r4, #0]
 8003b68:	2c00      	cmp	r4, #0
 8003b6a:	d1f7      	bne.n	8003b5c <_fwalk_sglue+0xc>
 8003b6c:	4630      	mov	r0, r6
 8003b6e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003b72:	89ab      	ldrh	r3, [r5, #12]
 8003b74:	2b01      	cmp	r3, #1
 8003b76:	d907      	bls.n	8003b88 <_fwalk_sglue+0x38>
 8003b78:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8003b7c:	3301      	adds	r3, #1
 8003b7e:	d003      	beq.n	8003b88 <_fwalk_sglue+0x38>
 8003b80:	4629      	mov	r1, r5
 8003b82:	4638      	mov	r0, r7
 8003b84:	47c0      	blx	r8
 8003b86:	4306      	orrs	r6, r0
 8003b88:	3568      	adds	r5, #104	@ 0x68
 8003b8a:	e7e9      	b.n	8003b60 <_fwalk_sglue+0x10>

08003b8c <iprintf>:
 8003b8c:	b40f      	push	{r0, r1, r2, r3}
 8003b8e:	b507      	push	{r0, r1, r2, lr}
 8003b90:	4906      	ldr	r1, [pc, #24]	@ (8003bac <iprintf+0x20>)
 8003b92:	ab04      	add	r3, sp, #16
 8003b94:	6808      	ldr	r0, [r1, #0]
 8003b96:	f853 2b04 	ldr.w	r2, [r3], #4
 8003b9a:	6881      	ldr	r1, [r0, #8]
 8003b9c:	9301      	str	r3, [sp, #4]
 8003b9e:	f000 f9e9 	bl	8003f74 <_vfiprintf_r>
 8003ba2:	b003      	add	sp, #12
 8003ba4:	f85d eb04 	ldr.w	lr, [sp], #4
 8003ba8:	b004      	add	sp, #16
 8003baa:	4770      	bx	lr
 8003bac:	20000018 	.word	0x20000018

08003bb0 <__sread>:
 8003bb0:	b510      	push	{r4, lr}
 8003bb2:	460c      	mov	r4, r1
 8003bb4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003bb8:	f000 f868 	bl	8003c8c <_read_r>
 8003bbc:	2800      	cmp	r0, #0
 8003bbe:	bfab      	itete	ge
 8003bc0:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8003bc2:	89a3      	ldrhlt	r3, [r4, #12]
 8003bc4:	181b      	addge	r3, r3, r0
 8003bc6:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8003bca:	bfac      	ite	ge
 8003bcc:	6563      	strge	r3, [r4, #84]	@ 0x54
 8003bce:	81a3      	strhlt	r3, [r4, #12]
 8003bd0:	bd10      	pop	{r4, pc}

08003bd2 <__swrite>:
 8003bd2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003bd6:	461f      	mov	r7, r3
 8003bd8:	898b      	ldrh	r3, [r1, #12]
 8003bda:	05db      	lsls	r3, r3, #23
 8003bdc:	4605      	mov	r5, r0
 8003bde:	460c      	mov	r4, r1
 8003be0:	4616      	mov	r6, r2
 8003be2:	d505      	bpl.n	8003bf0 <__swrite+0x1e>
 8003be4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003be8:	2302      	movs	r3, #2
 8003bea:	2200      	movs	r2, #0
 8003bec:	f000 f83c 	bl	8003c68 <_lseek_r>
 8003bf0:	89a3      	ldrh	r3, [r4, #12]
 8003bf2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003bf6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003bfa:	81a3      	strh	r3, [r4, #12]
 8003bfc:	4632      	mov	r2, r6
 8003bfe:	463b      	mov	r3, r7
 8003c00:	4628      	mov	r0, r5
 8003c02:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003c06:	f000 b853 	b.w	8003cb0 <_write_r>

08003c0a <__sseek>:
 8003c0a:	b510      	push	{r4, lr}
 8003c0c:	460c      	mov	r4, r1
 8003c0e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003c12:	f000 f829 	bl	8003c68 <_lseek_r>
 8003c16:	1c43      	adds	r3, r0, #1
 8003c18:	89a3      	ldrh	r3, [r4, #12]
 8003c1a:	bf15      	itete	ne
 8003c1c:	6560      	strne	r0, [r4, #84]	@ 0x54
 8003c1e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8003c22:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8003c26:	81a3      	strheq	r3, [r4, #12]
 8003c28:	bf18      	it	ne
 8003c2a:	81a3      	strhne	r3, [r4, #12]
 8003c2c:	bd10      	pop	{r4, pc}

08003c2e <__sclose>:
 8003c2e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003c32:	f000 b809 	b.w	8003c48 <_close_r>

08003c36 <memset>:
 8003c36:	4402      	add	r2, r0
 8003c38:	4603      	mov	r3, r0
 8003c3a:	4293      	cmp	r3, r2
 8003c3c:	d100      	bne.n	8003c40 <memset+0xa>
 8003c3e:	4770      	bx	lr
 8003c40:	f803 1b01 	strb.w	r1, [r3], #1
 8003c44:	e7f9      	b.n	8003c3a <memset+0x4>
	...

08003c48 <_close_r>:
 8003c48:	b538      	push	{r3, r4, r5, lr}
 8003c4a:	4d06      	ldr	r5, [pc, #24]	@ (8003c64 <_close_r+0x1c>)
 8003c4c:	2300      	movs	r3, #0
 8003c4e:	4604      	mov	r4, r0
 8003c50:	4608      	mov	r0, r1
 8003c52:	602b      	str	r3, [r5, #0]
 8003c54:	f7fc ffdb 	bl	8000c0e <_close>
 8003c58:	1c43      	adds	r3, r0, #1
 8003c5a:	d102      	bne.n	8003c62 <_close_r+0x1a>
 8003c5c:	682b      	ldr	r3, [r5, #0]
 8003c5e:	b103      	cbz	r3, 8003c62 <_close_r+0x1a>
 8003c60:	6023      	str	r3, [r4, #0]
 8003c62:	bd38      	pop	{r3, r4, r5, pc}
 8003c64:	2000037c 	.word	0x2000037c

08003c68 <_lseek_r>:
 8003c68:	b538      	push	{r3, r4, r5, lr}
 8003c6a:	4d07      	ldr	r5, [pc, #28]	@ (8003c88 <_lseek_r+0x20>)
 8003c6c:	4604      	mov	r4, r0
 8003c6e:	4608      	mov	r0, r1
 8003c70:	4611      	mov	r1, r2
 8003c72:	2200      	movs	r2, #0
 8003c74:	602a      	str	r2, [r5, #0]
 8003c76:	461a      	mov	r2, r3
 8003c78:	f7fc fff0 	bl	8000c5c <_lseek>
 8003c7c:	1c43      	adds	r3, r0, #1
 8003c7e:	d102      	bne.n	8003c86 <_lseek_r+0x1e>
 8003c80:	682b      	ldr	r3, [r5, #0]
 8003c82:	b103      	cbz	r3, 8003c86 <_lseek_r+0x1e>
 8003c84:	6023      	str	r3, [r4, #0]
 8003c86:	bd38      	pop	{r3, r4, r5, pc}
 8003c88:	2000037c 	.word	0x2000037c

08003c8c <_read_r>:
 8003c8c:	b538      	push	{r3, r4, r5, lr}
 8003c8e:	4d07      	ldr	r5, [pc, #28]	@ (8003cac <_read_r+0x20>)
 8003c90:	4604      	mov	r4, r0
 8003c92:	4608      	mov	r0, r1
 8003c94:	4611      	mov	r1, r2
 8003c96:	2200      	movs	r2, #0
 8003c98:	602a      	str	r2, [r5, #0]
 8003c9a:	461a      	mov	r2, r3
 8003c9c:	f7fc ff9a 	bl	8000bd4 <_read>
 8003ca0:	1c43      	adds	r3, r0, #1
 8003ca2:	d102      	bne.n	8003caa <_read_r+0x1e>
 8003ca4:	682b      	ldr	r3, [r5, #0]
 8003ca6:	b103      	cbz	r3, 8003caa <_read_r+0x1e>
 8003ca8:	6023      	str	r3, [r4, #0]
 8003caa:	bd38      	pop	{r3, r4, r5, pc}
 8003cac:	2000037c 	.word	0x2000037c

08003cb0 <_write_r>:
 8003cb0:	b538      	push	{r3, r4, r5, lr}
 8003cb2:	4d07      	ldr	r5, [pc, #28]	@ (8003cd0 <_write_r+0x20>)
 8003cb4:	4604      	mov	r4, r0
 8003cb6:	4608      	mov	r0, r1
 8003cb8:	4611      	mov	r1, r2
 8003cba:	2200      	movs	r2, #0
 8003cbc:	602a      	str	r2, [r5, #0]
 8003cbe:	461a      	mov	r2, r3
 8003cc0:	f7fc fc6e 	bl	80005a0 <_write>
 8003cc4:	1c43      	adds	r3, r0, #1
 8003cc6:	d102      	bne.n	8003cce <_write_r+0x1e>
 8003cc8:	682b      	ldr	r3, [r5, #0]
 8003cca:	b103      	cbz	r3, 8003cce <_write_r+0x1e>
 8003ccc:	6023      	str	r3, [r4, #0]
 8003cce:	bd38      	pop	{r3, r4, r5, pc}
 8003cd0:	2000037c 	.word	0x2000037c

08003cd4 <__errno>:
 8003cd4:	4b01      	ldr	r3, [pc, #4]	@ (8003cdc <__errno+0x8>)
 8003cd6:	6818      	ldr	r0, [r3, #0]
 8003cd8:	4770      	bx	lr
 8003cda:	bf00      	nop
 8003cdc:	20000018 	.word	0x20000018

08003ce0 <__libc_init_array>:
 8003ce0:	b570      	push	{r4, r5, r6, lr}
 8003ce2:	4d0d      	ldr	r5, [pc, #52]	@ (8003d18 <__libc_init_array+0x38>)
 8003ce4:	4c0d      	ldr	r4, [pc, #52]	@ (8003d1c <__libc_init_array+0x3c>)
 8003ce6:	1b64      	subs	r4, r4, r5
 8003ce8:	10a4      	asrs	r4, r4, #2
 8003cea:	2600      	movs	r6, #0
 8003cec:	42a6      	cmp	r6, r4
 8003cee:	d109      	bne.n	8003d04 <__libc_init_array+0x24>
 8003cf0:	4d0b      	ldr	r5, [pc, #44]	@ (8003d20 <__libc_init_array+0x40>)
 8003cf2:	4c0c      	ldr	r4, [pc, #48]	@ (8003d24 <__libc_init_array+0x44>)
 8003cf4:	f000 fdb8 	bl	8004868 <_init>
 8003cf8:	1b64      	subs	r4, r4, r5
 8003cfa:	10a4      	asrs	r4, r4, #2
 8003cfc:	2600      	movs	r6, #0
 8003cfe:	42a6      	cmp	r6, r4
 8003d00:	d105      	bne.n	8003d0e <__libc_init_array+0x2e>
 8003d02:	bd70      	pop	{r4, r5, r6, pc}
 8003d04:	f855 3b04 	ldr.w	r3, [r5], #4
 8003d08:	4798      	blx	r3
 8003d0a:	3601      	adds	r6, #1
 8003d0c:	e7ee      	b.n	8003cec <__libc_init_array+0xc>
 8003d0e:	f855 3b04 	ldr.w	r3, [r5], #4
 8003d12:	4798      	blx	r3
 8003d14:	3601      	adds	r6, #1
 8003d16:	e7f2      	b.n	8003cfe <__libc_init_array+0x1e>
 8003d18:	080048e4 	.word	0x080048e4
 8003d1c:	080048e4 	.word	0x080048e4
 8003d20:	080048e4 	.word	0x080048e4
 8003d24:	080048e8 	.word	0x080048e8

08003d28 <__retarget_lock_init_recursive>:
 8003d28:	4770      	bx	lr

08003d2a <__retarget_lock_acquire_recursive>:
 8003d2a:	4770      	bx	lr

08003d2c <__retarget_lock_release_recursive>:
 8003d2c:	4770      	bx	lr
	...

08003d30 <_free_r>:
 8003d30:	b538      	push	{r3, r4, r5, lr}
 8003d32:	4605      	mov	r5, r0
 8003d34:	2900      	cmp	r1, #0
 8003d36:	d041      	beq.n	8003dbc <_free_r+0x8c>
 8003d38:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003d3c:	1f0c      	subs	r4, r1, #4
 8003d3e:	2b00      	cmp	r3, #0
 8003d40:	bfb8      	it	lt
 8003d42:	18e4      	addlt	r4, r4, r3
 8003d44:	f000 f8e0 	bl	8003f08 <__malloc_lock>
 8003d48:	4a1d      	ldr	r2, [pc, #116]	@ (8003dc0 <_free_r+0x90>)
 8003d4a:	6813      	ldr	r3, [r2, #0]
 8003d4c:	b933      	cbnz	r3, 8003d5c <_free_r+0x2c>
 8003d4e:	6063      	str	r3, [r4, #4]
 8003d50:	6014      	str	r4, [r2, #0]
 8003d52:	4628      	mov	r0, r5
 8003d54:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003d58:	f000 b8dc 	b.w	8003f14 <__malloc_unlock>
 8003d5c:	42a3      	cmp	r3, r4
 8003d5e:	d908      	bls.n	8003d72 <_free_r+0x42>
 8003d60:	6820      	ldr	r0, [r4, #0]
 8003d62:	1821      	adds	r1, r4, r0
 8003d64:	428b      	cmp	r3, r1
 8003d66:	bf01      	itttt	eq
 8003d68:	6819      	ldreq	r1, [r3, #0]
 8003d6a:	685b      	ldreq	r3, [r3, #4]
 8003d6c:	1809      	addeq	r1, r1, r0
 8003d6e:	6021      	streq	r1, [r4, #0]
 8003d70:	e7ed      	b.n	8003d4e <_free_r+0x1e>
 8003d72:	461a      	mov	r2, r3
 8003d74:	685b      	ldr	r3, [r3, #4]
 8003d76:	b10b      	cbz	r3, 8003d7c <_free_r+0x4c>
 8003d78:	42a3      	cmp	r3, r4
 8003d7a:	d9fa      	bls.n	8003d72 <_free_r+0x42>
 8003d7c:	6811      	ldr	r1, [r2, #0]
 8003d7e:	1850      	adds	r0, r2, r1
 8003d80:	42a0      	cmp	r0, r4
 8003d82:	d10b      	bne.n	8003d9c <_free_r+0x6c>
 8003d84:	6820      	ldr	r0, [r4, #0]
 8003d86:	4401      	add	r1, r0
 8003d88:	1850      	adds	r0, r2, r1
 8003d8a:	4283      	cmp	r3, r0
 8003d8c:	6011      	str	r1, [r2, #0]
 8003d8e:	d1e0      	bne.n	8003d52 <_free_r+0x22>
 8003d90:	6818      	ldr	r0, [r3, #0]
 8003d92:	685b      	ldr	r3, [r3, #4]
 8003d94:	6053      	str	r3, [r2, #4]
 8003d96:	4408      	add	r0, r1
 8003d98:	6010      	str	r0, [r2, #0]
 8003d9a:	e7da      	b.n	8003d52 <_free_r+0x22>
 8003d9c:	d902      	bls.n	8003da4 <_free_r+0x74>
 8003d9e:	230c      	movs	r3, #12
 8003da0:	602b      	str	r3, [r5, #0]
 8003da2:	e7d6      	b.n	8003d52 <_free_r+0x22>
 8003da4:	6820      	ldr	r0, [r4, #0]
 8003da6:	1821      	adds	r1, r4, r0
 8003da8:	428b      	cmp	r3, r1
 8003daa:	bf04      	itt	eq
 8003dac:	6819      	ldreq	r1, [r3, #0]
 8003dae:	685b      	ldreq	r3, [r3, #4]
 8003db0:	6063      	str	r3, [r4, #4]
 8003db2:	bf04      	itt	eq
 8003db4:	1809      	addeq	r1, r1, r0
 8003db6:	6021      	streq	r1, [r4, #0]
 8003db8:	6054      	str	r4, [r2, #4]
 8003dba:	e7ca      	b.n	8003d52 <_free_r+0x22>
 8003dbc:	bd38      	pop	{r3, r4, r5, pc}
 8003dbe:	bf00      	nop
 8003dc0:	20000388 	.word	0x20000388

08003dc4 <sbrk_aligned>:
 8003dc4:	b570      	push	{r4, r5, r6, lr}
 8003dc6:	4e0f      	ldr	r6, [pc, #60]	@ (8003e04 <sbrk_aligned+0x40>)
 8003dc8:	460c      	mov	r4, r1
 8003dca:	6831      	ldr	r1, [r6, #0]
 8003dcc:	4605      	mov	r5, r0
 8003dce:	b911      	cbnz	r1, 8003dd6 <sbrk_aligned+0x12>
 8003dd0:	f000 fcb6 	bl	8004740 <_sbrk_r>
 8003dd4:	6030      	str	r0, [r6, #0]
 8003dd6:	4621      	mov	r1, r4
 8003dd8:	4628      	mov	r0, r5
 8003dda:	f000 fcb1 	bl	8004740 <_sbrk_r>
 8003dde:	1c43      	adds	r3, r0, #1
 8003de0:	d103      	bne.n	8003dea <sbrk_aligned+0x26>
 8003de2:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8003de6:	4620      	mov	r0, r4
 8003de8:	bd70      	pop	{r4, r5, r6, pc}
 8003dea:	1cc4      	adds	r4, r0, #3
 8003dec:	f024 0403 	bic.w	r4, r4, #3
 8003df0:	42a0      	cmp	r0, r4
 8003df2:	d0f8      	beq.n	8003de6 <sbrk_aligned+0x22>
 8003df4:	1a21      	subs	r1, r4, r0
 8003df6:	4628      	mov	r0, r5
 8003df8:	f000 fca2 	bl	8004740 <_sbrk_r>
 8003dfc:	3001      	adds	r0, #1
 8003dfe:	d1f2      	bne.n	8003de6 <sbrk_aligned+0x22>
 8003e00:	e7ef      	b.n	8003de2 <sbrk_aligned+0x1e>
 8003e02:	bf00      	nop
 8003e04:	20000384 	.word	0x20000384

08003e08 <_malloc_r>:
 8003e08:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003e0c:	1ccd      	adds	r5, r1, #3
 8003e0e:	f025 0503 	bic.w	r5, r5, #3
 8003e12:	3508      	adds	r5, #8
 8003e14:	2d0c      	cmp	r5, #12
 8003e16:	bf38      	it	cc
 8003e18:	250c      	movcc	r5, #12
 8003e1a:	2d00      	cmp	r5, #0
 8003e1c:	4606      	mov	r6, r0
 8003e1e:	db01      	blt.n	8003e24 <_malloc_r+0x1c>
 8003e20:	42a9      	cmp	r1, r5
 8003e22:	d904      	bls.n	8003e2e <_malloc_r+0x26>
 8003e24:	230c      	movs	r3, #12
 8003e26:	6033      	str	r3, [r6, #0]
 8003e28:	2000      	movs	r0, #0
 8003e2a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003e2e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8003f04 <_malloc_r+0xfc>
 8003e32:	f000 f869 	bl	8003f08 <__malloc_lock>
 8003e36:	f8d8 3000 	ldr.w	r3, [r8]
 8003e3a:	461c      	mov	r4, r3
 8003e3c:	bb44      	cbnz	r4, 8003e90 <_malloc_r+0x88>
 8003e3e:	4629      	mov	r1, r5
 8003e40:	4630      	mov	r0, r6
 8003e42:	f7ff ffbf 	bl	8003dc4 <sbrk_aligned>
 8003e46:	1c43      	adds	r3, r0, #1
 8003e48:	4604      	mov	r4, r0
 8003e4a:	d158      	bne.n	8003efe <_malloc_r+0xf6>
 8003e4c:	f8d8 4000 	ldr.w	r4, [r8]
 8003e50:	4627      	mov	r7, r4
 8003e52:	2f00      	cmp	r7, #0
 8003e54:	d143      	bne.n	8003ede <_malloc_r+0xd6>
 8003e56:	2c00      	cmp	r4, #0
 8003e58:	d04b      	beq.n	8003ef2 <_malloc_r+0xea>
 8003e5a:	6823      	ldr	r3, [r4, #0]
 8003e5c:	4639      	mov	r1, r7
 8003e5e:	4630      	mov	r0, r6
 8003e60:	eb04 0903 	add.w	r9, r4, r3
 8003e64:	f000 fc6c 	bl	8004740 <_sbrk_r>
 8003e68:	4581      	cmp	r9, r0
 8003e6a:	d142      	bne.n	8003ef2 <_malloc_r+0xea>
 8003e6c:	6821      	ldr	r1, [r4, #0]
 8003e6e:	1a6d      	subs	r5, r5, r1
 8003e70:	4629      	mov	r1, r5
 8003e72:	4630      	mov	r0, r6
 8003e74:	f7ff ffa6 	bl	8003dc4 <sbrk_aligned>
 8003e78:	3001      	adds	r0, #1
 8003e7a:	d03a      	beq.n	8003ef2 <_malloc_r+0xea>
 8003e7c:	6823      	ldr	r3, [r4, #0]
 8003e7e:	442b      	add	r3, r5
 8003e80:	6023      	str	r3, [r4, #0]
 8003e82:	f8d8 3000 	ldr.w	r3, [r8]
 8003e86:	685a      	ldr	r2, [r3, #4]
 8003e88:	bb62      	cbnz	r2, 8003ee4 <_malloc_r+0xdc>
 8003e8a:	f8c8 7000 	str.w	r7, [r8]
 8003e8e:	e00f      	b.n	8003eb0 <_malloc_r+0xa8>
 8003e90:	6822      	ldr	r2, [r4, #0]
 8003e92:	1b52      	subs	r2, r2, r5
 8003e94:	d420      	bmi.n	8003ed8 <_malloc_r+0xd0>
 8003e96:	2a0b      	cmp	r2, #11
 8003e98:	d917      	bls.n	8003eca <_malloc_r+0xc2>
 8003e9a:	1961      	adds	r1, r4, r5
 8003e9c:	42a3      	cmp	r3, r4
 8003e9e:	6025      	str	r5, [r4, #0]
 8003ea0:	bf18      	it	ne
 8003ea2:	6059      	strne	r1, [r3, #4]
 8003ea4:	6863      	ldr	r3, [r4, #4]
 8003ea6:	bf08      	it	eq
 8003ea8:	f8c8 1000 	streq.w	r1, [r8]
 8003eac:	5162      	str	r2, [r4, r5]
 8003eae:	604b      	str	r3, [r1, #4]
 8003eb0:	4630      	mov	r0, r6
 8003eb2:	f000 f82f 	bl	8003f14 <__malloc_unlock>
 8003eb6:	f104 000b 	add.w	r0, r4, #11
 8003eba:	1d23      	adds	r3, r4, #4
 8003ebc:	f020 0007 	bic.w	r0, r0, #7
 8003ec0:	1ac2      	subs	r2, r0, r3
 8003ec2:	bf1c      	itt	ne
 8003ec4:	1a1b      	subne	r3, r3, r0
 8003ec6:	50a3      	strne	r3, [r4, r2]
 8003ec8:	e7af      	b.n	8003e2a <_malloc_r+0x22>
 8003eca:	6862      	ldr	r2, [r4, #4]
 8003ecc:	42a3      	cmp	r3, r4
 8003ece:	bf0c      	ite	eq
 8003ed0:	f8c8 2000 	streq.w	r2, [r8]
 8003ed4:	605a      	strne	r2, [r3, #4]
 8003ed6:	e7eb      	b.n	8003eb0 <_malloc_r+0xa8>
 8003ed8:	4623      	mov	r3, r4
 8003eda:	6864      	ldr	r4, [r4, #4]
 8003edc:	e7ae      	b.n	8003e3c <_malloc_r+0x34>
 8003ede:	463c      	mov	r4, r7
 8003ee0:	687f      	ldr	r7, [r7, #4]
 8003ee2:	e7b6      	b.n	8003e52 <_malloc_r+0x4a>
 8003ee4:	461a      	mov	r2, r3
 8003ee6:	685b      	ldr	r3, [r3, #4]
 8003ee8:	42a3      	cmp	r3, r4
 8003eea:	d1fb      	bne.n	8003ee4 <_malloc_r+0xdc>
 8003eec:	2300      	movs	r3, #0
 8003eee:	6053      	str	r3, [r2, #4]
 8003ef0:	e7de      	b.n	8003eb0 <_malloc_r+0xa8>
 8003ef2:	230c      	movs	r3, #12
 8003ef4:	6033      	str	r3, [r6, #0]
 8003ef6:	4630      	mov	r0, r6
 8003ef8:	f000 f80c 	bl	8003f14 <__malloc_unlock>
 8003efc:	e794      	b.n	8003e28 <_malloc_r+0x20>
 8003efe:	6005      	str	r5, [r0, #0]
 8003f00:	e7d6      	b.n	8003eb0 <_malloc_r+0xa8>
 8003f02:	bf00      	nop
 8003f04:	20000388 	.word	0x20000388

08003f08 <__malloc_lock>:
 8003f08:	4801      	ldr	r0, [pc, #4]	@ (8003f10 <__malloc_lock+0x8>)
 8003f0a:	f7ff bf0e 	b.w	8003d2a <__retarget_lock_acquire_recursive>
 8003f0e:	bf00      	nop
 8003f10:	20000380 	.word	0x20000380

08003f14 <__malloc_unlock>:
 8003f14:	4801      	ldr	r0, [pc, #4]	@ (8003f1c <__malloc_unlock+0x8>)
 8003f16:	f7ff bf09 	b.w	8003d2c <__retarget_lock_release_recursive>
 8003f1a:	bf00      	nop
 8003f1c:	20000380 	.word	0x20000380

08003f20 <__sfputc_r>:
 8003f20:	6893      	ldr	r3, [r2, #8]
 8003f22:	3b01      	subs	r3, #1
 8003f24:	2b00      	cmp	r3, #0
 8003f26:	b410      	push	{r4}
 8003f28:	6093      	str	r3, [r2, #8]
 8003f2a:	da08      	bge.n	8003f3e <__sfputc_r+0x1e>
 8003f2c:	6994      	ldr	r4, [r2, #24]
 8003f2e:	42a3      	cmp	r3, r4
 8003f30:	db01      	blt.n	8003f36 <__sfputc_r+0x16>
 8003f32:	290a      	cmp	r1, #10
 8003f34:	d103      	bne.n	8003f3e <__sfputc_r+0x1e>
 8003f36:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003f3a:	f000 bb6d 	b.w	8004618 <__swbuf_r>
 8003f3e:	6813      	ldr	r3, [r2, #0]
 8003f40:	1c58      	adds	r0, r3, #1
 8003f42:	6010      	str	r0, [r2, #0]
 8003f44:	7019      	strb	r1, [r3, #0]
 8003f46:	4608      	mov	r0, r1
 8003f48:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003f4c:	4770      	bx	lr

08003f4e <__sfputs_r>:
 8003f4e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003f50:	4606      	mov	r6, r0
 8003f52:	460f      	mov	r7, r1
 8003f54:	4614      	mov	r4, r2
 8003f56:	18d5      	adds	r5, r2, r3
 8003f58:	42ac      	cmp	r4, r5
 8003f5a:	d101      	bne.n	8003f60 <__sfputs_r+0x12>
 8003f5c:	2000      	movs	r0, #0
 8003f5e:	e007      	b.n	8003f70 <__sfputs_r+0x22>
 8003f60:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003f64:	463a      	mov	r2, r7
 8003f66:	4630      	mov	r0, r6
 8003f68:	f7ff ffda 	bl	8003f20 <__sfputc_r>
 8003f6c:	1c43      	adds	r3, r0, #1
 8003f6e:	d1f3      	bne.n	8003f58 <__sfputs_r+0xa>
 8003f70:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08003f74 <_vfiprintf_r>:
 8003f74:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003f78:	460d      	mov	r5, r1
 8003f7a:	b09d      	sub	sp, #116	@ 0x74
 8003f7c:	4614      	mov	r4, r2
 8003f7e:	4698      	mov	r8, r3
 8003f80:	4606      	mov	r6, r0
 8003f82:	b118      	cbz	r0, 8003f8c <_vfiprintf_r+0x18>
 8003f84:	6a03      	ldr	r3, [r0, #32]
 8003f86:	b90b      	cbnz	r3, 8003f8c <_vfiprintf_r+0x18>
 8003f88:	f7ff fdca 	bl	8003b20 <__sinit>
 8003f8c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8003f8e:	07d9      	lsls	r1, r3, #31
 8003f90:	d405      	bmi.n	8003f9e <_vfiprintf_r+0x2a>
 8003f92:	89ab      	ldrh	r3, [r5, #12]
 8003f94:	059a      	lsls	r2, r3, #22
 8003f96:	d402      	bmi.n	8003f9e <_vfiprintf_r+0x2a>
 8003f98:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8003f9a:	f7ff fec6 	bl	8003d2a <__retarget_lock_acquire_recursive>
 8003f9e:	89ab      	ldrh	r3, [r5, #12]
 8003fa0:	071b      	lsls	r3, r3, #28
 8003fa2:	d501      	bpl.n	8003fa8 <_vfiprintf_r+0x34>
 8003fa4:	692b      	ldr	r3, [r5, #16]
 8003fa6:	b99b      	cbnz	r3, 8003fd0 <_vfiprintf_r+0x5c>
 8003fa8:	4629      	mov	r1, r5
 8003faa:	4630      	mov	r0, r6
 8003fac:	f000 fb72 	bl	8004694 <__swsetup_r>
 8003fb0:	b170      	cbz	r0, 8003fd0 <_vfiprintf_r+0x5c>
 8003fb2:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8003fb4:	07dc      	lsls	r4, r3, #31
 8003fb6:	d504      	bpl.n	8003fc2 <_vfiprintf_r+0x4e>
 8003fb8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003fbc:	b01d      	add	sp, #116	@ 0x74
 8003fbe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003fc2:	89ab      	ldrh	r3, [r5, #12]
 8003fc4:	0598      	lsls	r0, r3, #22
 8003fc6:	d4f7      	bmi.n	8003fb8 <_vfiprintf_r+0x44>
 8003fc8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8003fca:	f7ff feaf 	bl	8003d2c <__retarget_lock_release_recursive>
 8003fce:	e7f3      	b.n	8003fb8 <_vfiprintf_r+0x44>
 8003fd0:	2300      	movs	r3, #0
 8003fd2:	9309      	str	r3, [sp, #36]	@ 0x24
 8003fd4:	2320      	movs	r3, #32
 8003fd6:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8003fda:	f8cd 800c 	str.w	r8, [sp, #12]
 8003fde:	2330      	movs	r3, #48	@ 0x30
 8003fe0:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8004190 <_vfiprintf_r+0x21c>
 8003fe4:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8003fe8:	f04f 0901 	mov.w	r9, #1
 8003fec:	4623      	mov	r3, r4
 8003fee:	469a      	mov	sl, r3
 8003ff0:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003ff4:	b10a      	cbz	r2, 8003ffa <_vfiprintf_r+0x86>
 8003ff6:	2a25      	cmp	r2, #37	@ 0x25
 8003ff8:	d1f9      	bne.n	8003fee <_vfiprintf_r+0x7a>
 8003ffa:	ebba 0b04 	subs.w	fp, sl, r4
 8003ffe:	d00b      	beq.n	8004018 <_vfiprintf_r+0xa4>
 8004000:	465b      	mov	r3, fp
 8004002:	4622      	mov	r2, r4
 8004004:	4629      	mov	r1, r5
 8004006:	4630      	mov	r0, r6
 8004008:	f7ff ffa1 	bl	8003f4e <__sfputs_r>
 800400c:	3001      	adds	r0, #1
 800400e:	f000 80a7 	beq.w	8004160 <_vfiprintf_r+0x1ec>
 8004012:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004014:	445a      	add	r2, fp
 8004016:	9209      	str	r2, [sp, #36]	@ 0x24
 8004018:	f89a 3000 	ldrb.w	r3, [sl]
 800401c:	2b00      	cmp	r3, #0
 800401e:	f000 809f 	beq.w	8004160 <_vfiprintf_r+0x1ec>
 8004022:	2300      	movs	r3, #0
 8004024:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8004028:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800402c:	f10a 0a01 	add.w	sl, sl, #1
 8004030:	9304      	str	r3, [sp, #16]
 8004032:	9307      	str	r3, [sp, #28]
 8004034:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8004038:	931a      	str	r3, [sp, #104]	@ 0x68
 800403a:	4654      	mov	r4, sl
 800403c:	2205      	movs	r2, #5
 800403e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004042:	4853      	ldr	r0, [pc, #332]	@ (8004190 <_vfiprintf_r+0x21c>)
 8004044:	f7fc f8e4 	bl	8000210 <memchr>
 8004048:	9a04      	ldr	r2, [sp, #16]
 800404a:	b9d8      	cbnz	r0, 8004084 <_vfiprintf_r+0x110>
 800404c:	06d1      	lsls	r1, r2, #27
 800404e:	bf44      	itt	mi
 8004050:	2320      	movmi	r3, #32
 8004052:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004056:	0713      	lsls	r3, r2, #28
 8004058:	bf44      	itt	mi
 800405a:	232b      	movmi	r3, #43	@ 0x2b
 800405c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004060:	f89a 3000 	ldrb.w	r3, [sl]
 8004064:	2b2a      	cmp	r3, #42	@ 0x2a
 8004066:	d015      	beq.n	8004094 <_vfiprintf_r+0x120>
 8004068:	9a07      	ldr	r2, [sp, #28]
 800406a:	4654      	mov	r4, sl
 800406c:	2000      	movs	r0, #0
 800406e:	f04f 0c0a 	mov.w	ip, #10
 8004072:	4621      	mov	r1, r4
 8004074:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004078:	3b30      	subs	r3, #48	@ 0x30
 800407a:	2b09      	cmp	r3, #9
 800407c:	d94b      	bls.n	8004116 <_vfiprintf_r+0x1a2>
 800407e:	b1b0      	cbz	r0, 80040ae <_vfiprintf_r+0x13a>
 8004080:	9207      	str	r2, [sp, #28]
 8004082:	e014      	b.n	80040ae <_vfiprintf_r+0x13a>
 8004084:	eba0 0308 	sub.w	r3, r0, r8
 8004088:	fa09 f303 	lsl.w	r3, r9, r3
 800408c:	4313      	orrs	r3, r2
 800408e:	9304      	str	r3, [sp, #16]
 8004090:	46a2      	mov	sl, r4
 8004092:	e7d2      	b.n	800403a <_vfiprintf_r+0xc6>
 8004094:	9b03      	ldr	r3, [sp, #12]
 8004096:	1d19      	adds	r1, r3, #4
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	9103      	str	r1, [sp, #12]
 800409c:	2b00      	cmp	r3, #0
 800409e:	bfbb      	ittet	lt
 80040a0:	425b      	neglt	r3, r3
 80040a2:	f042 0202 	orrlt.w	r2, r2, #2
 80040a6:	9307      	strge	r3, [sp, #28]
 80040a8:	9307      	strlt	r3, [sp, #28]
 80040aa:	bfb8      	it	lt
 80040ac:	9204      	strlt	r2, [sp, #16]
 80040ae:	7823      	ldrb	r3, [r4, #0]
 80040b0:	2b2e      	cmp	r3, #46	@ 0x2e
 80040b2:	d10a      	bne.n	80040ca <_vfiprintf_r+0x156>
 80040b4:	7863      	ldrb	r3, [r4, #1]
 80040b6:	2b2a      	cmp	r3, #42	@ 0x2a
 80040b8:	d132      	bne.n	8004120 <_vfiprintf_r+0x1ac>
 80040ba:	9b03      	ldr	r3, [sp, #12]
 80040bc:	1d1a      	adds	r2, r3, #4
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	9203      	str	r2, [sp, #12]
 80040c2:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80040c6:	3402      	adds	r4, #2
 80040c8:	9305      	str	r3, [sp, #20]
 80040ca:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80041a0 <_vfiprintf_r+0x22c>
 80040ce:	7821      	ldrb	r1, [r4, #0]
 80040d0:	2203      	movs	r2, #3
 80040d2:	4650      	mov	r0, sl
 80040d4:	f7fc f89c 	bl	8000210 <memchr>
 80040d8:	b138      	cbz	r0, 80040ea <_vfiprintf_r+0x176>
 80040da:	9b04      	ldr	r3, [sp, #16]
 80040dc:	eba0 000a 	sub.w	r0, r0, sl
 80040e0:	2240      	movs	r2, #64	@ 0x40
 80040e2:	4082      	lsls	r2, r0
 80040e4:	4313      	orrs	r3, r2
 80040e6:	3401      	adds	r4, #1
 80040e8:	9304      	str	r3, [sp, #16]
 80040ea:	f814 1b01 	ldrb.w	r1, [r4], #1
 80040ee:	4829      	ldr	r0, [pc, #164]	@ (8004194 <_vfiprintf_r+0x220>)
 80040f0:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80040f4:	2206      	movs	r2, #6
 80040f6:	f7fc f88b 	bl	8000210 <memchr>
 80040fa:	2800      	cmp	r0, #0
 80040fc:	d03f      	beq.n	800417e <_vfiprintf_r+0x20a>
 80040fe:	4b26      	ldr	r3, [pc, #152]	@ (8004198 <_vfiprintf_r+0x224>)
 8004100:	bb1b      	cbnz	r3, 800414a <_vfiprintf_r+0x1d6>
 8004102:	9b03      	ldr	r3, [sp, #12]
 8004104:	3307      	adds	r3, #7
 8004106:	f023 0307 	bic.w	r3, r3, #7
 800410a:	3308      	adds	r3, #8
 800410c:	9303      	str	r3, [sp, #12]
 800410e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004110:	443b      	add	r3, r7
 8004112:	9309      	str	r3, [sp, #36]	@ 0x24
 8004114:	e76a      	b.n	8003fec <_vfiprintf_r+0x78>
 8004116:	fb0c 3202 	mla	r2, ip, r2, r3
 800411a:	460c      	mov	r4, r1
 800411c:	2001      	movs	r0, #1
 800411e:	e7a8      	b.n	8004072 <_vfiprintf_r+0xfe>
 8004120:	2300      	movs	r3, #0
 8004122:	3401      	adds	r4, #1
 8004124:	9305      	str	r3, [sp, #20]
 8004126:	4619      	mov	r1, r3
 8004128:	f04f 0c0a 	mov.w	ip, #10
 800412c:	4620      	mov	r0, r4
 800412e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004132:	3a30      	subs	r2, #48	@ 0x30
 8004134:	2a09      	cmp	r2, #9
 8004136:	d903      	bls.n	8004140 <_vfiprintf_r+0x1cc>
 8004138:	2b00      	cmp	r3, #0
 800413a:	d0c6      	beq.n	80040ca <_vfiprintf_r+0x156>
 800413c:	9105      	str	r1, [sp, #20]
 800413e:	e7c4      	b.n	80040ca <_vfiprintf_r+0x156>
 8004140:	fb0c 2101 	mla	r1, ip, r1, r2
 8004144:	4604      	mov	r4, r0
 8004146:	2301      	movs	r3, #1
 8004148:	e7f0      	b.n	800412c <_vfiprintf_r+0x1b8>
 800414a:	ab03      	add	r3, sp, #12
 800414c:	9300      	str	r3, [sp, #0]
 800414e:	462a      	mov	r2, r5
 8004150:	4b12      	ldr	r3, [pc, #72]	@ (800419c <_vfiprintf_r+0x228>)
 8004152:	a904      	add	r1, sp, #16
 8004154:	4630      	mov	r0, r6
 8004156:	f3af 8000 	nop.w
 800415a:	4607      	mov	r7, r0
 800415c:	1c78      	adds	r0, r7, #1
 800415e:	d1d6      	bne.n	800410e <_vfiprintf_r+0x19a>
 8004160:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004162:	07d9      	lsls	r1, r3, #31
 8004164:	d405      	bmi.n	8004172 <_vfiprintf_r+0x1fe>
 8004166:	89ab      	ldrh	r3, [r5, #12]
 8004168:	059a      	lsls	r2, r3, #22
 800416a:	d402      	bmi.n	8004172 <_vfiprintf_r+0x1fe>
 800416c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800416e:	f7ff fddd 	bl	8003d2c <__retarget_lock_release_recursive>
 8004172:	89ab      	ldrh	r3, [r5, #12]
 8004174:	065b      	lsls	r3, r3, #25
 8004176:	f53f af1f 	bmi.w	8003fb8 <_vfiprintf_r+0x44>
 800417a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800417c:	e71e      	b.n	8003fbc <_vfiprintf_r+0x48>
 800417e:	ab03      	add	r3, sp, #12
 8004180:	9300      	str	r3, [sp, #0]
 8004182:	462a      	mov	r2, r5
 8004184:	4b05      	ldr	r3, [pc, #20]	@ (800419c <_vfiprintf_r+0x228>)
 8004186:	a904      	add	r1, sp, #16
 8004188:	4630      	mov	r0, r6
 800418a:	f000 f879 	bl	8004280 <_printf_i>
 800418e:	e7e4      	b.n	800415a <_vfiprintf_r+0x1e6>
 8004190:	080048a8 	.word	0x080048a8
 8004194:	080048b2 	.word	0x080048b2
 8004198:	00000000 	.word	0x00000000
 800419c:	08003f4f 	.word	0x08003f4f
 80041a0:	080048ae 	.word	0x080048ae

080041a4 <_printf_common>:
 80041a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80041a8:	4616      	mov	r6, r2
 80041aa:	4698      	mov	r8, r3
 80041ac:	688a      	ldr	r2, [r1, #8]
 80041ae:	690b      	ldr	r3, [r1, #16]
 80041b0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80041b4:	4293      	cmp	r3, r2
 80041b6:	bfb8      	it	lt
 80041b8:	4613      	movlt	r3, r2
 80041ba:	6033      	str	r3, [r6, #0]
 80041bc:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80041c0:	4607      	mov	r7, r0
 80041c2:	460c      	mov	r4, r1
 80041c4:	b10a      	cbz	r2, 80041ca <_printf_common+0x26>
 80041c6:	3301      	adds	r3, #1
 80041c8:	6033      	str	r3, [r6, #0]
 80041ca:	6823      	ldr	r3, [r4, #0]
 80041cc:	0699      	lsls	r1, r3, #26
 80041ce:	bf42      	ittt	mi
 80041d0:	6833      	ldrmi	r3, [r6, #0]
 80041d2:	3302      	addmi	r3, #2
 80041d4:	6033      	strmi	r3, [r6, #0]
 80041d6:	6825      	ldr	r5, [r4, #0]
 80041d8:	f015 0506 	ands.w	r5, r5, #6
 80041dc:	d106      	bne.n	80041ec <_printf_common+0x48>
 80041de:	f104 0a19 	add.w	sl, r4, #25
 80041e2:	68e3      	ldr	r3, [r4, #12]
 80041e4:	6832      	ldr	r2, [r6, #0]
 80041e6:	1a9b      	subs	r3, r3, r2
 80041e8:	42ab      	cmp	r3, r5
 80041ea:	dc26      	bgt.n	800423a <_printf_common+0x96>
 80041ec:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80041f0:	6822      	ldr	r2, [r4, #0]
 80041f2:	3b00      	subs	r3, #0
 80041f4:	bf18      	it	ne
 80041f6:	2301      	movne	r3, #1
 80041f8:	0692      	lsls	r2, r2, #26
 80041fa:	d42b      	bmi.n	8004254 <_printf_common+0xb0>
 80041fc:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8004200:	4641      	mov	r1, r8
 8004202:	4638      	mov	r0, r7
 8004204:	47c8      	blx	r9
 8004206:	3001      	adds	r0, #1
 8004208:	d01e      	beq.n	8004248 <_printf_common+0xa4>
 800420a:	6823      	ldr	r3, [r4, #0]
 800420c:	6922      	ldr	r2, [r4, #16]
 800420e:	f003 0306 	and.w	r3, r3, #6
 8004212:	2b04      	cmp	r3, #4
 8004214:	bf02      	ittt	eq
 8004216:	68e5      	ldreq	r5, [r4, #12]
 8004218:	6833      	ldreq	r3, [r6, #0]
 800421a:	1aed      	subeq	r5, r5, r3
 800421c:	68a3      	ldr	r3, [r4, #8]
 800421e:	bf0c      	ite	eq
 8004220:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004224:	2500      	movne	r5, #0
 8004226:	4293      	cmp	r3, r2
 8004228:	bfc4      	itt	gt
 800422a:	1a9b      	subgt	r3, r3, r2
 800422c:	18ed      	addgt	r5, r5, r3
 800422e:	2600      	movs	r6, #0
 8004230:	341a      	adds	r4, #26
 8004232:	42b5      	cmp	r5, r6
 8004234:	d11a      	bne.n	800426c <_printf_common+0xc8>
 8004236:	2000      	movs	r0, #0
 8004238:	e008      	b.n	800424c <_printf_common+0xa8>
 800423a:	2301      	movs	r3, #1
 800423c:	4652      	mov	r2, sl
 800423e:	4641      	mov	r1, r8
 8004240:	4638      	mov	r0, r7
 8004242:	47c8      	blx	r9
 8004244:	3001      	adds	r0, #1
 8004246:	d103      	bne.n	8004250 <_printf_common+0xac>
 8004248:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800424c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004250:	3501      	adds	r5, #1
 8004252:	e7c6      	b.n	80041e2 <_printf_common+0x3e>
 8004254:	18e1      	adds	r1, r4, r3
 8004256:	1c5a      	adds	r2, r3, #1
 8004258:	2030      	movs	r0, #48	@ 0x30
 800425a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800425e:	4422      	add	r2, r4
 8004260:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8004264:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8004268:	3302      	adds	r3, #2
 800426a:	e7c7      	b.n	80041fc <_printf_common+0x58>
 800426c:	2301      	movs	r3, #1
 800426e:	4622      	mov	r2, r4
 8004270:	4641      	mov	r1, r8
 8004272:	4638      	mov	r0, r7
 8004274:	47c8      	blx	r9
 8004276:	3001      	adds	r0, #1
 8004278:	d0e6      	beq.n	8004248 <_printf_common+0xa4>
 800427a:	3601      	adds	r6, #1
 800427c:	e7d9      	b.n	8004232 <_printf_common+0x8e>
	...

08004280 <_printf_i>:
 8004280:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004284:	7e0f      	ldrb	r7, [r1, #24]
 8004286:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8004288:	2f78      	cmp	r7, #120	@ 0x78
 800428a:	4691      	mov	r9, r2
 800428c:	4680      	mov	r8, r0
 800428e:	460c      	mov	r4, r1
 8004290:	469a      	mov	sl, r3
 8004292:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8004296:	d807      	bhi.n	80042a8 <_printf_i+0x28>
 8004298:	2f62      	cmp	r7, #98	@ 0x62
 800429a:	d80a      	bhi.n	80042b2 <_printf_i+0x32>
 800429c:	2f00      	cmp	r7, #0
 800429e:	f000 80d2 	beq.w	8004446 <_printf_i+0x1c6>
 80042a2:	2f58      	cmp	r7, #88	@ 0x58
 80042a4:	f000 80b9 	beq.w	800441a <_printf_i+0x19a>
 80042a8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80042ac:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80042b0:	e03a      	b.n	8004328 <_printf_i+0xa8>
 80042b2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80042b6:	2b15      	cmp	r3, #21
 80042b8:	d8f6      	bhi.n	80042a8 <_printf_i+0x28>
 80042ba:	a101      	add	r1, pc, #4	@ (adr r1, 80042c0 <_printf_i+0x40>)
 80042bc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80042c0:	08004319 	.word	0x08004319
 80042c4:	0800432d 	.word	0x0800432d
 80042c8:	080042a9 	.word	0x080042a9
 80042cc:	080042a9 	.word	0x080042a9
 80042d0:	080042a9 	.word	0x080042a9
 80042d4:	080042a9 	.word	0x080042a9
 80042d8:	0800432d 	.word	0x0800432d
 80042dc:	080042a9 	.word	0x080042a9
 80042e0:	080042a9 	.word	0x080042a9
 80042e4:	080042a9 	.word	0x080042a9
 80042e8:	080042a9 	.word	0x080042a9
 80042ec:	0800442d 	.word	0x0800442d
 80042f0:	08004357 	.word	0x08004357
 80042f4:	080043e7 	.word	0x080043e7
 80042f8:	080042a9 	.word	0x080042a9
 80042fc:	080042a9 	.word	0x080042a9
 8004300:	0800444f 	.word	0x0800444f
 8004304:	080042a9 	.word	0x080042a9
 8004308:	08004357 	.word	0x08004357
 800430c:	080042a9 	.word	0x080042a9
 8004310:	080042a9 	.word	0x080042a9
 8004314:	080043ef 	.word	0x080043ef
 8004318:	6833      	ldr	r3, [r6, #0]
 800431a:	1d1a      	adds	r2, r3, #4
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	6032      	str	r2, [r6, #0]
 8004320:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004324:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8004328:	2301      	movs	r3, #1
 800432a:	e09d      	b.n	8004468 <_printf_i+0x1e8>
 800432c:	6833      	ldr	r3, [r6, #0]
 800432e:	6820      	ldr	r0, [r4, #0]
 8004330:	1d19      	adds	r1, r3, #4
 8004332:	6031      	str	r1, [r6, #0]
 8004334:	0606      	lsls	r6, r0, #24
 8004336:	d501      	bpl.n	800433c <_printf_i+0xbc>
 8004338:	681d      	ldr	r5, [r3, #0]
 800433a:	e003      	b.n	8004344 <_printf_i+0xc4>
 800433c:	0645      	lsls	r5, r0, #25
 800433e:	d5fb      	bpl.n	8004338 <_printf_i+0xb8>
 8004340:	f9b3 5000 	ldrsh.w	r5, [r3]
 8004344:	2d00      	cmp	r5, #0
 8004346:	da03      	bge.n	8004350 <_printf_i+0xd0>
 8004348:	232d      	movs	r3, #45	@ 0x2d
 800434a:	426d      	negs	r5, r5
 800434c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004350:	4859      	ldr	r0, [pc, #356]	@ (80044b8 <_printf_i+0x238>)
 8004352:	230a      	movs	r3, #10
 8004354:	e011      	b.n	800437a <_printf_i+0xfa>
 8004356:	6821      	ldr	r1, [r4, #0]
 8004358:	6833      	ldr	r3, [r6, #0]
 800435a:	0608      	lsls	r0, r1, #24
 800435c:	f853 5b04 	ldr.w	r5, [r3], #4
 8004360:	d402      	bmi.n	8004368 <_printf_i+0xe8>
 8004362:	0649      	lsls	r1, r1, #25
 8004364:	bf48      	it	mi
 8004366:	b2ad      	uxthmi	r5, r5
 8004368:	2f6f      	cmp	r7, #111	@ 0x6f
 800436a:	4853      	ldr	r0, [pc, #332]	@ (80044b8 <_printf_i+0x238>)
 800436c:	6033      	str	r3, [r6, #0]
 800436e:	bf14      	ite	ne
 8004370:	230a      	movne	r3, #10
 8004372:	2308      	moveq	r3, #8
 8004374:	2100      	movs	r1, #0
 8004376:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800437a:	6866      	ldr	r6, [r4, #4]
 800437c:	60a6      	str	r6, [r4, #8]
 800437e:	2e00      	cmp	r6, #0
 8004380:	bfa2      	ittt	ge
 8004382:	6821      	ldrge	r1, [r4, #0]
 8004384:	f021 0104 	bicge.w	r1, r1, #4
 8004388:	6021      	strge	r1, [r4, #0]
 800438a:	b90d      	cbnz	r5, 8004390 <_printf_i+0x110>
 800438c:	2e00      	cmp	r6, #0
 800438e:	d04b      	beq.n	8004428 <_printf_i+0x1a8>
 8004390:	4616      	mov	r6, r2
 8004392:	fbb5 f1f3 	udiv	r1, r5, r3
 8004396:	fb03 5711 	mls	r7, r3, r1, r5
 800439a:	5dc7      	ldrb	r7, [r0, r7]
 800439c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80043a0:	462f      	mov	r7, r5
 80043a2:	42bb      	cmp	r3, r7
 80043a4:	460d      	mov	r5, r1
 80043a6:	d9f4      	bls.n	8004392 <_printf_i+0x112>
 80043a8:	2b08      	cmp	r3, #8
 80043aa:	d10b      	bne.n	80043c4 <_printf_i+0x144>
 80043ac:	6823      	ldr	r3, [r4, #0]
 80043ae:	07df      	lsls	r7, r3, #31
 80043b0:	d508      	bpl.n	80043c4 <_printf_i+0x144>
 80043b2:	6923      	ldr	r3, [r4, #16]
 80043b4:	6861      	ldr	r1, [r4, #4]
 80043b6:	4299      	cmp	r1, r3
 80043b8:	bfde      	ittt	le
 80043ba:	2330      	movle	r3, #48	@ 0x30
 80043bc:	f806 3c01 	strble.w	r3, [r6, #-1]
 80043c0:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 80043c4:	1b92      	subs	r2, r2, r6
 80043c6:	6122      	str	r2, [r4, #16]
 80043c8:	f8cd a000 	str.w	sl, [sp]
 80043cc:	464b      	mov	r3, r9
 80043ce:	aa03      	add	r2, sp, #12
 80043d0:	4621      	mov	r1, r4
 80043d2:	4640      	mov	r0, r8
 80043d4:	f7ff fee6 	bl	80041a4 <_printf_common>
 80043d8:	3001      	adds	r0, #1
 80043da:	d14a      	bne.n	8004472 <_printf_i+0x1f2>
 80043dc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80043e0:	b004      	add	sp, #16
 80043e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80043e6:	6823      	ldr	r3, [r4, #0]
 80043e8:	f043 0320 	orr.w	r3, r3, #32
 80043ec:	6023      	str	r3, [r4, #0]
 80043ee:	4833      	ldr	r0, [pc, #204]	@ (80044bc <_printf_i+0x23c>)
 80043f0:	2778      	movs	r7, #120	@ 0x78
 80043f2:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80043f6:	6823      	ldr	r3, [r4, #0]
 80043f8:	6831      	ldr	r1, [r6, #0]
 80043fa:	061f      	lsls	r7, r3, #24
 80043fc:	f851 5b04 	ldr.w	r5, [r1], #4
 8004400:	d402      	bmi.n	8004408 <_printf_i+0x188>
 8004402:	065f      	lsls	r7, r3, #25
 8004404:	bf48      	it	mi
 8004406:	b2ad      	uxthmi	r5, r5
 8004408:	6031      	str	r1, [r6, #0]
 800440a:	07d9      	lsls	r1, r3, #31
 800440c:	bf44      	itt	mi
 800440e:	f043 0320 	orrmi.w	r3, r3, #32
 8004412:	6023      	strmi	r3, [r4, #0]
 8004414:	b11d      	cbz	r5, 800441e <_printf_i+0x19e>
 8004416:	2310      	movs	r3, #16
 8004418:	e7ac      	b.n	8004374 <_printf_i+0xf4>
 800441a:	4827      	ldr	r0, [pc, #156]	@ (80044b8 <_printf_i+0x238>)
 800441c:	e7e9      	b.n	80043f2 <_printf_i+0x172>
 800441e:	6823      	ldr	r3, [r4, #0]
 8004420:	f023 0320 	bic.w	r3, r3, #32
 8004424:	6023      	str	r3, [r4, #0]
 8004426:	e7f6      	b.n	8004416 <_printf_i+0x196>
 8004428:	4616      	mov	r6, r2
 800442a:	e7bd      	b.n	80043a8 <_printf_i+0x128>
 800442c:	6833      	ldr	r3, [r6, #0]
 800442e:	6825      	ldr	r5, [r4, #0]
 8004430:	6961      	ldr	r1, [r4, #20]
 8004432:	1d18      	adds	r0, r3, #4
 8004434:	6030      	str	r0, [r6, #0]
 8004436:	062e      	lsls	r6, r5, #24
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	d501      	bpl.n	8004440 <_printf_i+0x1c0>
 800443c:	6019      	str	r1, [r3, #0]
 800443e:	e002      	b.n	8004446 <_printf_i+0x1c6>
 8004440:	0668      	lsls	r0, r5, #25
 8004442:	d5fb      	bpl.n	800443c <_printf_i+0x1bc>
 8004444:	8019      	strh	r1, [r3, #0]
 8004446:	2300      	movs	r3, #0
 8004448:	6123      	str	r3, [r4, #16]
 800444a:	4616      	mov	r6, r2
 800444c:	e7bc      	b.n	80043c8 <_printf_i+0x148>
 800444e:	6833      	ldr	r3, [r6, #0]
 8004450:	1d1a      	adds	r2, r3, #4
 8004452:	6032      	str	r2, [r6, #0]
 8004454:	681e      	ldr	r6, [r3, #0]
 8004456:	6862      	ldr	r2, [r4, #4]
 8004458:	2100      	movs	r1, #0
 800445a:	4630      	mov	r0, r6
 800445c:	f7fb fed8 	bl	8000210 <memchr>
 8004460:	b108      	cbz	r0, 8004466 <_printf_i+0x1e6>
 8004462:	1b80      	subs	r0, r0, r6
 8004464:	6060      	str	r0, [r4, #4]
 8004466:	6863      	ldr	r3, [r4, #4]
 8004468:	6123      	str	r3, [r4, #16]
 800446a:	2300      	movs	r3, #0
 800446c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004470:	e7aa      	b.n	80043c8 <_printf_i+0x148>
 8004472:	6923      	ldr	r3, [r4, #16]
 8004474:	4632      	mov	r2, r6
 8004476:	4649      	mov	r1, r9
 8004478:	4640      	mov	r0, r8
 800447a:	47d0      	blx	sl
 800447c:	3001      	adds	r0, #1
 800447e:	d0ad      	beq.n	80043dc <_printf_i+0x15c>
 8004480:	6823      	ldr	r3, [r4, #0]
 8004482:	079b      	lsls	r3, r3, #30
 8004484:	d413      	bmi.n	80044ae <_printf_i+0x22e>
 8004486:	68e0      	ldr	r0, [r4, #12]
 8004488:	9b03      	ldr	r3, [sp, #12]
 800448a:	4298      	cmp	r0, r3
 800448c:	bfb8      	it	lt
 800448e:	4618      	movlt	r0, r3
 8004490:	e7a6      	b.n	80043e0 <_printf_i+0x160>
 8004492:	2301      	movs	r3, #1
 8004494:	4632      	mov	r2, r6
 8004496:	4649      	mov	r1, r9
 8004498:	4640      	mov	r0, r8
 800449a:	47d0      	blx	sl
 800449c:	3001      	adds	r0, #1
 800449e:	d09d      	beq.n	80043dc <_printf_i+0x15c>
 80044a0:	3501      	adds	r5, #1
 80044a2:	68e3      	ldr	r3, [r4, #12]
 80044a4:	9903      	ldr	r1, [sp, #12]
 80044a6:	1a5b      	subs	r3, r3, r1
 80044a8:	42ab      	cmp	r3, r5
 80044aa:	dcf2      	bgt.n	8004492 <_printf_i+0x212>
 80044ac:	e7eb      	b.n	8004486 <_printf_i+0x206>
 80044ae:	2500      	movs	r5, #0
 80044b0:	f104 0619 	add.w	r6, r4, #25
 80044b4:	e7f5      	b.n	80044a2 <_printf_i+0x222>
 80044b6:	bf00      	nop
 80044b8:	080048b9 	.word	0x080048b9
 80044bc:	080048ca 	.word	0x080048ca

080044c0 <__sflush_r>:
 80044c0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80044c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80044c8:	0716      	lsls	r6, r2, #28
 80044ca:	4605      	mov	r5, r0
 80044cc:	460c      	mov	r4, r1
 80044ce:	d454      	bmi.n	800457a <__sflush_r+0xba>
 80044d0:	684b      	ldr	r3, [r1, #4]
 80044d2:	2b00      	cmp	r3, #0
 80044d4:	dc02      	bgt.n	80044dc <__sflush_r+0x1c>
 80044d6:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80044d8:	2b00      	cmp	r3, #0
 80044da:	dd48      	ble.n	800456e <__sflush_r+0xae>
 80044dc:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80044de:	2e00      	cmp	r6, #0
 80044e0:	d045      	beq.n	800456e <__sflush_r+0xae>
 80044e2:	2300      	movs	r3, #0
 80044e4:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80044e8:	682f      	ldr	r7, [r5, #0]
 80044ea:	6a21      	ldr	r1, [r4, #32]
 80044ec:	602b      	str	r3, [r5, #0]
 80044ee:	d030      	beq.n	8004552 <__sflush_r+0x92>
 80044f0:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80044f2:	89a3      	ldrh	r3, [r4, #12]
 80044f4:	0759      	lsls	r1, r3, #29
 80044f6:	d505      	bpl.n	8004504 <__sflush_r+0x44>
 80044f8:	6863      	ldr	r3, [r4, #4]
 80044fa:	1ad2      	subs	r2, r2, r3
 80044fc:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80044fe:	b10b      	cbz	r3, 8004504 <__sflush_r+0x44>
 8004500:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8004502:	1ad2      	subs	r2, r2, r3
 8004504:	2300      	movs	r3, #0
 8004506:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8004508:	6a21      	ldr	r1, [r4, #32]
 800450a:	4628      	mov	r0, r5
 800450c:	47b0      	blx	r6
 800450e:	1c43      	adds	r3, r0, #1
 8004510:	89a3      	ldrh	r3, [r4, #12]
 8004512:	d106      	bne.n	8004522 <__sflush_r+0x62>
 8004514:	6829      	ldr	r1, [r5, #0]
 8004516:	291d      	cmp	r1, #29
 8004518:	d82b      	bhi.n	8004572 <__sflush_r+0xb2>
 800451a:	4a2a      	ldr	r2, [pc, #168]	@ (80045c4 <__sflush_r+0x104>)
 800451c:	410a      	asrs	r2, r1
 800451e:	07d6      	lsls	r6, r2, #31
 8004520:	d427      	bmi.n	8004572 <__sflush_r+0xb2>
 8004522:	2200      	movs	r2, #0
 8004524:	6062      	str	r2, [r4, #4]
 8004526:	04d9      	lsls	r1, r3, #19
 8004528:	6922      	ldr	r2, [r4, #16]
 800452a:	6022      	str	r2, [r4, #0]
 800452c:	d504      	bpl.n	8004538 <__sflush_r+0x78>
 800452e:	1c42      	adds	r2, r0, #1
 8004530:	d101      	bne.n	8004536 <__sflush_r+0x76>
 8004532:	682b      	ldr	r3, [r5, #0]
 8004534:	b903      	cbnz	r3, 8004538 <__sflush_r+0x78>
 8004536:	6560      	str	r0, [r4, #84]	@ 0x54
 8004538:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800453a:	602f      	str	r7, [r5, #0]
 800453c:	b1b9      	cbz	r1, 800456e <__sflush_r+0xae>
 800453e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8004542:	4299      	cmp	r1, r3
 8004544:	d002      	beq.n	800454c <__sflush_r+0x8c>
 8004546:	4628      	mov	r0, r5
 8004548:	f7ff fbf2 	bl	8003d30 <_free_r>
 800454c:	2300      	movs	r3, #0
 800454e:	6363      	str	r3, [r4, #52]	@ 0x34
 8004550:	e00d      	b.n	800456e <__sflush_r+0xae>
 8004552:	2301      	movs	r3, #1
 8004554:	4628      	mov	r0, r5
 8004556:	47b0      	blx	r6
 8004558:	4602      	mov	r2, r0
 800455a:	1c50      	adds	r0, r2, #1
 800455c:	d1c9      	bne.n	80044f2 <__sflush_r+0x32>
 800455e:	682b      	ldr	r3, [r5, #0]
 8004560:	2b00      	cmp	r3, #0
 8004562:	d0c6      	beq.n	80044f2 <__sflush_r+0x32>
 8004564:	2b1d      	cmp	r3, #29
 8004566:	d001      	beq.n	800456c <__sflush_r+0xac>
 8004568:	2b16      	cmp	r3, #22
 800456a:	d11e      	bne.n	80045aa <__sflush_r+0xea>
 800456c:	602f      	str	r7, [r5, #0]
 800456e:	2000      	movs	r0, #0
 8004570:	e022      	b.n	80045b8 <__sflush_r+0xf8>
 8004572:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004576:	b21b      	sxth	r3, r3
 8004578:	e01b      	b.n	80045b2 <__sflush_r+0xf2>
 800457a:	690f      	ldr	r7, [r1, #16]
 800457c:	2f00      	cmp	r7, #0
 800457e:	d0f6      	beq.n	800456e <__sflush_r+0xae>
 8004580:	0793      	lsls	r3, r2, #30
 8004582:	680e      	ldr	r6, [r1, #0]
 8004584:	bf08      	it	eq
 8004586:	694b      	ldreq	r3, [r1, #20]
 8004588:	600f      	str	r7, [r1, #0]
 800458a:	bf18      	it	ne
 800458c:	2300      	movne	r3, #0
 800458e:	eba6 0807 	sub.w	r8, r6, r7
 8004592:	608b      	str	r3, [r1, #8]
 8004594:	f1b8 0f00 	cmp.w	r8, #0
 8004598:	dde9      	ble.n	800456e <__sflush_r+0xae>
 800459a:	6a21      	ldr	r1, [r4, #32]
 800459c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800459e:	4643      	mov	r3, r8
 80045a0:	463a      	mov	r2, r7
 80045a2:	4628      	mov	r0, r5
 80045a4:	47b0      	blx	r6
 80045a6:	2800      	cmp	r0, #0
 80045a8:	dc08      	bgt.n	80045bc <__sflush_r+0xfc>
 80045aa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80045ae:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80045b2:	81a3      	strh	r3, [r4, #12]
 80045b4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80045b8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80045bc:	4407      	add	r7, r0
 80045be:	eba8 0800 	sub.w	r8, r8, r0
 80045c2:	e7e7      	b.n	8004594 <__sflush_r+0xd4>
 80045c4:	dfbffffe 	.word	0xdfbffffe

080045c8 <_fflush_r>:
 80045c8:	b538      	push	{r3, r4, r5, lr}
 80045ca:	690b      	ldr	r3, [r1, #16]
 80045cc:	4605      	mov	r5, r0
 80045ce:	460c      	mov	r4, r1
 80045d0:	b913      	cbnz	r3, 80045d8 <_fflush_r+0x10>
 80045d2:	2500      	movs	r5, #0
 80045d4:	4628      	mov	r0, r5
 80045d6:	bd38      	pop	{r3, r4, r5, pc}
 80045d8:	b118      	cbz	r0, 80045e2 <_fflush_r+0x1a>
 80045da:	6a03      	ldr	r3, [r0, #32]
 80045dc:	b90b      	cbnz	r3, 80045e2 <_fflush_r+0x1a>
 80045de:	f7ff fa9f 	bl	8003b20 <__sinit>
 80045e2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80045e6:	2b00      	cmp	r3, #0
 80045e8:	d0f3      	beq.n	80045d2 <_fflush_r+0xa>
 80045ea:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80045ec:	07d0      	lsls	r0, r2, #31
 80045ee:	d404      	bmi.n	80045fa <_fflush_r+0x32>
 80045f0:	0599      	lsls	r1, r3, #22
 80045f2:	d402      	bmi.n	80045fa <_fflush_r+0x32>
 80045f4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80045f6:	f7ff fb98 	bl	8003d2a <__retarget_lock_acquire_recursive>
 80045fa:	4628      	mov	r0, r5
 80045fc:	4621      	mov	r1, r4
 80045fe:	f7ff ff5f 	bl	80044c0 <__sflush_r>
 8004602:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8004604:	07da      	lsls	r2, r3, #31
 8004606:	4605      	mov	r5, r0
 8004608:	d4e4      	bmi.n	80045d4 <_fflush_r+0xc>
 800460a:	89a3      	ldrh	r3, [r4, #12]
 800460c:	059b      	lsls	r3, r3, #22
 800460e:	d4e1      	bmi.n	80045d4 <_fflush_r+0xc>
 8004610:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004612:	f7ff fb8b 	bl	8003d2c <__retarget_lock_release_recursive>
 8004616:	e7dd      	b.n	80045d4 <_fflush_r+0xc>

08004618 <__swbuf_r>:
 8004618:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800461a:	460e      	mov	r6, r1
 800461c:	4614      	mov	r4, r2
 800461e:	4605      	mov	r5, r0
 8004620:	b118      	cbz	r0, 800462a <__swbuf_r+0x12>
 8004622:	6a03      	ldr	r3, [r0, #32]
 8004624:	b90b      	cbnz	r3, 800462a <__swbuf_r+0x12>
 8004626:	f7ff fa7b 	bl	8003b20 <__sinit>
 800462a:	69a3      	ldr	r3, [r4, #24]
 800462c:	60a3      	str	r3, [r4, #8]
 800462e:	89a3      	ldrh	r3, [r4, #12]
 8004630:	071a      	lsls	r2, r3, #28
 8004632:	d501      	bpl.n	8004638 <__swbuf_r+0x20>
 8004634:	6923      	ldr	r3, [r4, #16]
 8004636:	b943      	cbnz	r3, 800464a <__swbuf_r+0x32>
 8004638:	4621      	mov	r1, r4
 800463a:	4628      	mov	r0, r5
 800463c:	f000 f82a 	bl	8004694 <__swsetup_r>
 8004640:	b118      	cbz	r0, 800464a <__swbuf_r+0x32>
 8004642:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8004646:	4638      	mov	r0, r7
 8004648:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800464a:	6823      	ldr	r3, [r4, #0]
 800464c:	6922      	ldr	r2, [r4, #16]
 800464e:	1a98      	subs	r0, r3, r2
 8004650:	6963      	ldr	r3, [r4, #20]
 8004652:	b2f6      	uxtb	r6, r6
 8004654:	4283      	cmp	r3, r0
 8004656:	4637      	mov	r7, r6
 8004658:	dc05      	bgt.n	8004666 <__swbuf_r+0x4e>
 800465a:	4621      	mov	r1, r4
 800465c:	4628      	mov	r0, r5
 800465e:	f7ff ffb3 	bl	80045c8 <_fflush_r>
 8004662:	2800      	cmp	r0, #0
 8004664:	d1ed      	bne.n	8004642 <__swbuf_r+0x2a>
 8004666:	68a3      	ldr	r3, [r4, #8]
 8004668:	3b01      	subs	r3, #1
 800466a:	60a3      	str	r3, [r4, #8]
 800466c:	6823      	ldr	r3, [r4, #0]
 800466e:	1c5a      	adds	r2, r3, #1
 8004670:	6022      	str	r2, [r4, #0]
 8004672:	701e      	strb	r6, [r3, #0]
 8004674:	6962      	ldr	r2, [r4, #20]
 8004676:	1c43      	adds	r3, r0, #1
 8004678:	429a      	cmp	r2, r3
 800467a:	d004      	beq.n	8004686 <__swbuf_r+0x6e>
 800467c:	89a3      	ldrh	r3, [r4, #12]
 800467e:	07db      	lsls	r3, r3, #31
 8004680:	d5e1      	bpl.n	8004646 <__swbuf_r+0x2e>
 8004682:	2e0a      	cmp	r6, #10
 8004684:	d1df      	bne.n	8004646 <__swbuf_r+0x2e>
 8004686:	4621      	mov	r1, r4
 8004688:	4628      	mov	r0, r5
 800468a:	f7ff ff9d 	bl	80045c8 <_fflush_r>
 800468e:	2800      	cmp	r0, #0
 8004690:	d0d9      	beq.n	8004646 <__swbuf_r+0x2e>
 8004692:	e7d6      	b.n	8004642 <__swbuf_r+0x2a>

08004694 <__swsetup_r>:
 8004694:	b538      	push	{r3, r4, r5, lr}
 8004696:	4b29      	ldr	r3, [pc, #164]	@ (800473c <__swsetup_r+0xa8>)
 8004698:	4605      	mov	r5, r0
 800469a:	6818      	ldr	r0, [r3, #0]
 800469c:	460c      	mov	r4, r1
 800469e:	b118      	cbz	r0, 80046a8 <__swsetup_r+0x14>
 80046a0:	6a03      	ldr	r3, [r0, #32]
 80046a2:	b90b      	cbnz	r3, 80046a8 <__swsetup_r+0x14>
 80046a4:	f7ff fa3c 	bl	8003b20 <__sinit>
 80046a8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80046ac:	0719      	lsls	r1, r3, #28
 80046ae:	d422      	bmi.n	80046f6 <__swsetup_r+0x62>
 80046b0:	06da      	lsls	r2, r3, #27
 80046b2:	d407      	bmi.n	80046c4 <__swsetup_r+0x30>
 80046b4:	2209      	movs	r2, #9
 80046b6:	602a      	str	r2, [r5, #0]
 80046b8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80046bc:	81a3      	strh	r3, [r4, #12]
 80046be:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80046c2:	e033      	b.n	800472c <__swsetup_r+0x98>
 80046c4:	0758      	lsls	r0, r3, #29
 80046c6:	d512      	bpl.n	80046ee <__swsetup_r+0x5a>
 80046c8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80046ca:	b141      	cbz	r1, 80046de <__swsetup_r+0x4a>
 80046cc:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80046d0:	4299      	cmp	r1, r3
 80046d2:	d002      	beq.n	80046da <__swsetup_r+0x46>
 80046d4:	4628      	mov	r0, r5
 80046d6:	f7ff fb2b 	bl	8003d30 <_free_r>
 80046da:	2300      	movs	r3, #0
 80046dc:	6363      	str	r3, [r4, #52]	@ 0x34
 80046de:	89a3      	ldrh	r3, [r4, #12]
 80046e0:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80046e4:	81a3      	strh	r3, [r4, #12]
 80046e6:	2300      	movs	r3, #0
 80046e8:	6063      	str	r3, [r4, #4]
 80046ea:	6923      	ldr	r3, [r4, #16]
 80046ec:	6023      	str	r3, [r4, #0]
 80046ee:	89a3      	ldrh	r3, [r4, #12]
 80046f0:	f043 0308 	orr.w	r3, r3, #8
 80046f4:	81a3      	strh	r3, [r4, #12]
 80046f6:	6923      	ldr	r3, [r4, #16]
 80046f8:	b94b      	cbnz	r3, 800470e <__swsetup_r+0x7a>
 80046fa:	89a3      	ldrh	r3, [r4, #12]
 80046fc:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8004700:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004704:	d003      	beq.n	800470e <__swsetup_r+0x7a>
 8004706:	4621      	mov	r1, r4
 8004708:	4628      	mov	r0, r5
 800470a:	f000 f84f 	bl	80047ac <__smakebuf_r>
 800470e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004712:	f013 0201 	ands.w	r2, r3, #1
 8004716:	d00a      	beq.n	800472e <__swsetup_r+0x9a>
 8004718:	2200      	movs	r2, #0
 800471a:	60a2      	str	r2, [r4, #8]
 800471c:	6962      	ldr	r2, [r4, #20]
 800471e:	4252      	negs	r2, r2
 8004720:	61a2      	str	r2, [r4, #24]
 8004722:	6922      	ldr	r2, [r4, #16]
 8004724:	b942      	cbnz	r2, 8004738 <__swsetup_r+0xa4>
 8004726:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800472a:	d1c5      	bne.n	80046b8 <__swsetup_r+0x24>
 800472c:	bd38      	pop	{r3, r4, r5, pc}
 800472e:	0799      	lsls	r1, r3, #30
 8004730:	bf58      	it	pl
 8004732:	6962      	ldrpl	r2, [r4, #20]
 8004734:	60a2      	str	r2, [r4, #8]
 8004736:	e7f4      	b.n	8004722 <__swsetup_r+0x8e>
 8004738:	2000      	movs	r0, #0
 800473a:	e7f7      	b.n	800472c <__swsetup_r+0x98>
 800473c:	20000018 	.word	0x20000018

08004740 <_sbrk_r>:
 8004740:	b538      	push	{r3, r4, r5, lr}
 8004742:	4d06      	ldr	r5, [pc, #24]	@ (800475c <_sbrk_r+0x1c>)
 8004744:	2300      	movs	r3, #0
 8004746:	4604      	mov	r4, r0
 8004748:	4608      	mov	r0, r1
 800474a:	602b      	str	r3, [r5, #0]
 800474c:	f7fc fa94 	bl	8000c78 <_sbrk>
 8004750:	1c43      	adds	r3, r0, #1
 8004752:	d102      	bne.n	800475a <_sbrk_r+0x1a>
 8004754:	682b      	ldr	r3, [r5, #0]
 8004756:	b103      	cbz	r3, 800475a <_sbrk_r+0x1a>
 8004758:	6023      	str	r3, [r4, #0]
 800475a:	bd38      	pop	{r3, r4, r5, pc}
 800475c:	2000037c 	.word	0x2000037c

08004760 <__swhatbuf_r>:
 8004760:	b570      	push	{r4, r5, r6, lr}
 8004762:	460c      	mov	r4, r1
 8004764:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004768:	2900      	cmp	r1, #0
 800476a:	b096      	sub	sp, #88	@ 0x58
 800476c:	4615      	mov	r5, r2
 800476e:	461e      	mov	r6, r3
 8004770:	da0d      	bge.n	800478e <__swhatbuf_r+0x2e>
 8004772:	89a3      	ldrh	r3, [r4, #12]
 8004774:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8004778:	f04f 0100 	mov.w	r1, #0
 800477c:	bf14      	ite	ne
 800477e:	2340      	movne	r3, #64	@ 0x40
 8004780:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8004784:	2000      	movs	r0, #0
 8004786:	6031      	str	r1, [r6, #0]
 8004788:	602b      	str	r3, [r5, #0]
 800478a:	b016      	add	sp, #88	@ 0x58
 800478c:	bd70      	pop	{r4, r5, r6, pc}
 800478e:	466a      	mov	r2, sp
 8004790:	f000 f848 	bl	8004824 <_fstat_r>
 8004794:	2800      	cmp	r0, #0
 8004796:	dbec      	blt.n	8004772 <__swhatbuf_r+0x12>
 8004798:	9901      	ldr	r1, [sp, #4]
 800479a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800479e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80047a2:	4259      	negs	r1, r3
 80047a4:	4159      	adcs	r1, r3
 80047a6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80047aa:	e7eb      	b.n	8004784 <__swhatbuf_r+0x24>

080047ac <__smakebuf_r>:
 80047ac:	898b      	ldrh	r3, [r1, #12]
 80047ae:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80047b0:	079d      	lsls	r5, r3, #30
 80047b2:	4606      	mov	r6, r0
 80047b4:	460c      	mov	r4, r1
 80047b6:	d507      	bpl.n	80047c8 <__smakebuf_r+0x1c>
 80047b8:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80047bc:	6023      	str	r3, [r4, #0]
 80047be:	6123      	str	r3, [r4, #16]
 80047c0:	2301      	movs	r3, #1
 80047c2:	6163      	str	r3, [r4, #20]
 80047c4:	b003      	add	sp, #12
 80047c6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80047c8:	ab01      	add	r3, sp, #4
 80047ca:	466a      	mov	r2, sp
 80047cc:	f7ff ffc8 	bl	8004760 <__swhatbuf_r>
 80047d0:	9f00      	ldr	r7, [sp, #0]
 80047d2:	4605      	mov	r5, r0
 80047d4:	4639      	mov	r1, r7
 80047d6:	4630      	mov	r0, r6
 80047d8:	f7ff fb16 	bl	8003e08 <_malloc_r>
 80047dc:	b948      	cbnz	r0, 80047f2 <__smakebuf_r+0x46>
 80047de:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80047e2:	059a      	lsls	r2, r3, #22
 80047e4:	d4ee      	bmi.n	80047c4 <__smakebuf_r+0x18>
 80047e6:	f023 0303 	bic.w	r3, r3, #3
 80047ea:	f043 0302 	orr.w	r3, r3, #2
 80047ee:	81a3      	strh	r3, [r4, #12]
 80047f0:	e7e2      	b.n	80047b8 <__smakebuf_r+0xc>
 80047f2:	89a3      	ldrh	r3, [r4, #12]
 80047f4:	6020      	str	r0, [r4, #0]
 80047f6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80047fa:	81a3      	strh	r3, [r4, #12]
 80047fc:	9b01      	ldr	r3, [sp, #4]
 80047fe:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8004802:	b15b      	cbz	r3, 800481c <__smakebuf_r+0x70>
 8004804:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004808:	4630      	mov	r0, r6
 800480a:	f000 f81d 	bl	8004848 <_isatty_r>
 800480e:	b128      	cbz	r0, 800481c <__smakebuf_r+0x70>
 8004810:	89a3      	ldrh	r3, [r4, #12]
 8004812:	f023 0303 	bic.w	r3, r3, #3
 8004816:	f043 0301 	orr.w	r3, r3, #1
 800481a:	81a3      	strh	r3, [r4, #12]
 800481c:	89a3      	ldrh	r3, [r4, #12]
 800481e:	431d      	orrs	r5, r3
 8004820:	81a5      	strh	r5, [r4, #12]
 8004822:	e7cf      	b.n	80047c4 <__smakebuf_r+0x18>

08004824 <_fstat_r>:
 8004824:	b538      	push	{r3, r4, r5, lr}
 8004826:	4d07      	ldr	r5, [pc, #28]	@ (8004844 <_fstat_r+0x20>)
 8004828:	2300      	movs	r3, #0
 800482a:	4604      	mov	r4, r0
 800482c:	4608      	mov	r0, r1
 800482e:	4611      	mov	r1, r2
 8004830:	602b      	str	r3, [r5, #0]
 8004832:	f7fc f9f8 	bl	8000c26 <_fstat>
 8004836:	1c43      	adds	r3, r0, #1
 8004838:	d102      	bne.n	8004840 <_fstat_r+0x1c>
 800483a:	682b      	ldr	r3, [r5, #0]
 800483c:	b103      	cbz	r3, 8004840 <_fstat_r+0x1c>
 800483e:	6023      	str	r3, [r4, #0]
 8004840:	bd38      	pop	{r3, r4, r5, pc}
 8004842:	bf00      	nop
 8004844:	2000037c 	.word	0x2000037c

08004848 <_isatty_r>:
 8004848:	b538      	push	{r3, r4, r5, lr}
 800484a:	4d06      	ldr	r5, [pc, #24]	@ (8004864 <_isatty_r+0x1c>)
 800484c:	2300      	movs	r3, #0
 800484e:	4604      	mov	r4, r0
 8004850:	4608      	mov	r0, r1
 8004852:	602b      	str	r3, [r5, #0]
 8004854:	f7fc f9f7 	bl	8000c46 <_isatty>
 8004858:	1c43      	adds	r3, r0, #1
 800485a:	d102      	bne.n	8004862 <_isatty_r+0x1a>
 800485c:	682b      	ldr	r3, [r5, #0]
 800485e:	b103      	cbz	r3, 8004862 <_isatty_r+0x1a>
 8004860:	6023      	str	r3, [r4, #0]
 8004862:	bd38      	pop	{r3, r4, r5, pc}
 8004864:	2000037c 	.word	0x2000037c

08004868 <_init>:
 8004868:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800486a:	bf00      	nop
 800486c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800486e:	bc08      	pop	{r3}
 8004870:	469e      	mov	lr, r3
 8004872:	4770      	bx	lr

08004874 <_fini>:
 8004874:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004876:	bf00      	nop
 8004878:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800487a:	bc08      	pop	{r3}
 800487c:	469e      	mov	lr, r3
 800487e:	4770      	bx	lr
