# compile verilog/system verilog design source files
verilog xil_defaultlib  \
<<<<<<< HEAD
"../../../../20240517_UART.srcs/sources_1/new/top.v" \
=======
>>>>>>> 31010376d39b32aadad9f9e19a18ab00f82e6334
"../../../../20240517_UART.srcs/sources_1/new/uart.v" \
"../../../../20240517_UART.srcs/sim_1/imports/new/tb_UART.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
