<stg><name>svm</name>


<trans_list>

<trans id="1413" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1414" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1416" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1417" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1418" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1419" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1420" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1421" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1422" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1423" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1424" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1425" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1426" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1427" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1428" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1429" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1430" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1431" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1432" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1433" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1434" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1435" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1436" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1437" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1438" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1439" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1440" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1441" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1442" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1443" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1444" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1445" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1446" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1447" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1448" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1449" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1450" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1451" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1452" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1453" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1454" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1455" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1456" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1457" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1458" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1459" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1460" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1461" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1462" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1463" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1464" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1465" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1466" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1467" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1468" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1469" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1470" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1471" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1472" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1473" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1474" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1475" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1476" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1477" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1478" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1479" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1480" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1481" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1482" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1483" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1484" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1485" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1486" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1487" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1488" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1489" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1490" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1491" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1492" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1493" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1494" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1495" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1496" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1497" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1498" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1499" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1500" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1501" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1502" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1503" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1504" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1505" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1506" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1507" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1508" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1509" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1510" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1511" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1512" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1513" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1514" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1515" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1516" from="103" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1517" from="104" to="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1518" from="105" to="106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1519" from="106" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1520" from="107" to="108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1521" from="108" to="109">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1522" from="109" to="110">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1523" from="110" to="111">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1524" from="111" to="112">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1525" from="112" to="113">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1526" from="113" to="114">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1527" from="114" to="115">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1528" from="115" to="116">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1529" from="116" to="117">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1530" from="117" to="118">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1531" from="118" to="119">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1532" from="119" to="120">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1533" from="120" to="121">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1534" from="121" to="122">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1535" from="122" to="123">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1536" from="123" to="124">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1537" from="124" to="125">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1538" from="125" to="126">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1539" from="126" to="127">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1540" from="127" to="128">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1541" from="128" to="129">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1542" from="129" to="130">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1543" from="130" to="131">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1544" from="131" to="132">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1545" from="132" to="133">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1546" from="133" to="134">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1547" from="134" to="135">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1548" from="135" to="136">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1549" from="136" to="137">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1550" from="137" to="138">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1551" from="138" to="139">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1552" from="139" to="140">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1553" from="140" to="141">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1554" from="141" to="142">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1555" from="142" to="143">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1556" from="143" to="144">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1557" from="144" to="145">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1558" from="145" to="146">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1559" from="146" to="147">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1560" from="147" to="148">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1561" from="148" to="149">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1562" from="149" to="150">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1563" from="150" to="151">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1564" from="151" to="152">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1565" from="152" to="153">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1566" from="153" to="154">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1567" from="154" to="155">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1568" from="155" to="156">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1569" from="156" to="157">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1570" from="157" to="158">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1571" from="158" to="159">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1572" from="159" to="160">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1573" from="160" to="161">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1574" from="161" to="162">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1575" from="162" to="163">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1576" from="163" to="164">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1577" from="164" to="165">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1578" from="165" to="166">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1579" from="166" to="167">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1580" from="167" to="168">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1581" from="168" to="169">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1582" from="169" to="170">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1583" from="170" to="171">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1584" from="171" to="172">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1585" from="172" to="173">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1586" from="173" to="174">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1587" from="174" to="175">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1588" from="175" to="176">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1589" from="176" to="177">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1590" from="177" to="178">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1591" from="178" to="179">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1592" from="179" to="180">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1593" from="180" to="181">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1594" from="181" to="182">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1595" from="182" to="183">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1596" from="183" to="184">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1597" from="184" to="185">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1598" from="185" to="186">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1599" from="186" to="187">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1600" from="187" to="188">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1601" from="188" to="189">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1602" from="189" to="190">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1603" from="190" to="191">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1604" from="191" to="192">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1605" from="192" to="193">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1606" from="193" to="194">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1607" from="194" to="195">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1608" from="195" to="196">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1609" from="196" to="197">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1610" from="197" to="198">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1611" from="198" to="199">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1612" from="199" to="200">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1613" from="200" to="201">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1614" from="201" to="202">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1615" from="202" to="203">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1616" from="203" to="204">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1617" from="204" to="205">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1618" from="205" to="206">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1619" from="206" to="207">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1620" from="207" to="208">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1621" from="208" to="209">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1622" from="209" to="210">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1623" from="210" to="211">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1624" from="211" to="212">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1625" from="212" to="213">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1626" from="213" to="214">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1627" from="214" to="215">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1628" from="215" to="216">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1629" from="216" to="217">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1630" from="217" to="218">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1631" from="218" to="219">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1632" from="219" to="220">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1633" from="220" to="221">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1634" from="221" to="222">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1635" from="222" to="223">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1636" from="223" to="224">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1637" from="224" to="225">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1638" from="225" to="226">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1639" from="226" to="227">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1640" from="227" to="228">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1641" from="228" to="229">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1642" from="229" to="230">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1643" from="230" to="231">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1644" from="231" to="232">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1645" from="232" to="233">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1646" from="233" to="234">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1647" from="234" to="235">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1648" from="235" to="236">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1649" from="236" to="237">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1650" from="237" to="238">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1651" from="238" to="239">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1652" from="239" to="240">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1653" from="240" to="241">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1654" from="241" to="242">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1655" from="242" to="243">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1656" from="243" to="244">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1657" from="244" to="245">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1658" from="245" to="246">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1659" from="246" to="247">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1660" from="247" to="248">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1661" from="248" to="249">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1662" from="249" to="250">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1663" from="250" to="251">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1664" from="251" to="252">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1665" from="252" to="253">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1666" from="253" to="254">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1667" from="254" to="255">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1668" from="255" to="256">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1669" from="256" to="257">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1670" from="257" to="258">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1671" from="258" to="259">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1672" from="259" to="260">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1673" from="260" to="261">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1674" from="261" to="262">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1675" from="262" to="263">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1676" from="263" to="264">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1677" from="264" to="265">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1678" from="265" to="266">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1679" from="266" to="267">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1680" from="267" to="268">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1681" from="268" to="269">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1682" from="269" to="270">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1683" from="270" to="271">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1684" from="271" to="272">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1685" from="272" to="273">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1686" from="273" to="274">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1687" from="274" to="275">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1688" from="275" to="276">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1689" from="276" to="277">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1690" from="277" to="278">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1691" from="278" to="279">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1692" from="279" to="280">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1693" from="280" to="281">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1694" from="281" to="282">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1695" from="282" to="283">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1696" from="283" to="284">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1697" from="284" to="285">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1698" from="285" to="286">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1699" from="286" to="287">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1700" from="287" to="288">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1701" from="288" to="289">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1702" from="289" to="290">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1703" from="290" to="291">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1704" from="291" to="292">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1705" from="292" to="293">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1706" from="293" to="294">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1707" from="294" to="295">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1708" from="295" to="296">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1709" from="296" to="297">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1710" from="297" to="298">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1711" from="298" to="299">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1712" from="299" to="300">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1713" from="300" to="301">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1714" from="301" to="302">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1715" from="302" to="303">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1716" from="303" to="304">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1717" from="304" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="305" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="32" op_0_bw="32">
<![CDATA[
entry:0 %sum = alloca i32 1

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>

<operation id="306" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="11" op_0_bw="32">
<![CDATA[
entry:1 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="307" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="64">
<![CDATA[
entry:2 %norma_62_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="norma_62_loc"/></StgValue>
</operation>

<operation id="308" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="64">
<![CDATA[
entry:3 %norma_60_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="norma_60_loc"/></StgValue>
</operation>

<operation id="309" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="64">
<![CDATA[
entry:4 %norma_58_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="norma_58_loc"/></StgValue>
</operation>

<operation id="310" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="64">
<![CDATA[
entry:5 %norma_56_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="norma_56_loc"/></StgValue>
</operation>

<operation id="311" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="64">
<![CDATA[
entry:6 %norma_54_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="norma_54_loc"/></StgValue>
</operation>

<operation id="312" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="64">
<![CDATA[
entry:7 %norma_52_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="norma_52_loc"/></StgValue>
</operation>

<operation id="313" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="64">
<![CDATA[
entry:8 %norma_50_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="norma_50_loc"/></StgValue>
</operation>

<operation id="314" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="64">
<![CDATA[
entry:9 %norma_48_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="norma_48_loc"/></StgValue>
</operation>

<operation id="315" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="64">
<![CDATA[
entry:10 %norma_46_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="norma_46_loc"/></StgValue>
</operation>

<operation id="316" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="64">
<![CDATA[
entry:11 %norma_44_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="norma_44_loc"/></StgValue>
</operation>

<operation id="317" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="64">
<![CDATA[
entry:12 %norma_42_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="norma_42_loc"/></StgValue>
</operation>

<operation id="318" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="64">
<![CDATA[
entry:13 %norma_40_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="norma_40_loc"/></StgValue>
</operation>

<operation id="319" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="64">
<![CDATA[
entry:14 %norma_38_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="norma_38_loc"/></StgValue>
</operation>

<operation id="320" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="64">
<![CDATA[
entry:15 %norma_36_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="norma_36_loc"/></StgValue>
</operation>

<operation id="321" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="64">
<![CDATA[
entry:16 %norma_34_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="norma_34_loc"/></StgValue>
</operation>

<operation id="322" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="64">
<![CDATA[
entry:17 %norma_32_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="norma_32_loc"/></StgValue>
</operation>

<operation id="323" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="64">
<![CDATA[
entry:18 %norma_30_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="norma_30_loc"/></StgValue>
</operation>

<operation id="324" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="64">
<![CDATA[
entry:19 %norma_28_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="norma_28_loc"/></StgValue>
</operation>

<operation id="325" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="64">
<![CDATA[
entry:20 %norma_26_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="norma_26_loc"/></StgValue>
</operation>

<operation id="326" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="64">
<![CDATA[
entry:21 %norma_24_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="norma_24_loc"/></StgValue>
</operation>

<operation id="327" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="64">
<![CDATA[
entry:22 %norma_22_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="norma_22_loc"/></StgValue>
</operation>

<operation id="328" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="64">
<![CDATA[
entry:23 %norma_20_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="norma_20_loc"/></StgValue>
</operation>

<operation id="329" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="64">
<![CDATA[
entry:24 %norma_18_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="norma_18_loc"/></StgValue>
</operation>

<operation id="330" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="64">
<![CDATA[
entry:25 %norma_16_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="norma_16_loc"/></StgValue>
</operation>

<operation id="331" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="64">
<![CDATA[
entry:26 %norma_14_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="norma_14_loc"/></StgValue>
</operation>

<operation id="332" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="64">
<![CDATA[
entry:27 %norma_12_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="norma_12_loc"/></StgValue>
</operation>

<operation id="333" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="64">
<![CDATA[
entry:28 %norma_10_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="norma_10_loc"/></StgValue>
</operation>

<operation id="334" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="64">
<![CDATA[
entry:29 %norma_8_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="norma_8_loc"/></StgValue>
</operation>

<operation id="335" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="64">
<![CDATA[
entry:30 %norma_6_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="norma_6_loc"/></StgValue>
</operation>

<operation id="336" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="64">
<![CDATA[
entry:31 %norma_4_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="norma_4_loc"/></StgValue>
</operation>

<operation id="337" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="64">
<![CDATA[
entry:32 %norma_2_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="norma_2_loc"/></StgValue>
</operation>

<operation id="338" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="64">
<![CDATA[
entry:33 %norma_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="norma_loc"/></StgValue>
</operation>

<operation id="339" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:34 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="340" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:35 %spectopmodule_ln13 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1

]]></Node>
<StgValue><ssdm name="spectopmodule_ln13"/></StgValue>
</operation>

<operation id="341" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:36 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %test_vector, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="342" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:37 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %test_vector

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="343" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:38 %store_ln18 = store i11 0, i11 %i

]]></Node>
<StgValue><ssdm name="store_ln18"/></StgValue>
</operation>

<operation id="344" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:39 %store_ln18 = store i32 0, i32 %sum

]]></Node>
<StgValue><ssdm name="store_ln18"/></StgValue>
</operation>

<operation id="345" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0">
<![CDATA[
entry:40 %br_ln18 = br void %VITIS_LOOP_21_2

]]></Node>
<StgValue><ssdm name="br_ln18"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="346" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
VITIS_LOOP_21_2:0 %i_1 = load i11 %i

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="347" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_21_2:1 %icmp_ln18 = icmp_ult  i11 %i_1, i11 1248

]]></Node>
<StgValue><ssdm name="icmp_ln18"/></StgValue>
</operation>

<operation id="348" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_21_2:2 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 39, i64 39, i64 39

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="349" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_21_2:3 %br_ln18 = br i1 %icmp_ln18, void %for.end17, void %VITIS_LOOP_21_2.split

]]></Node>
<StgValue><ssdm name="br_ln18"/></StgValue>
</operation>

<operation id="350" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:3 %call_ln18 = call void @svm_Pipeline_VITIS_LOOP_21_2, i11 %i_1, i32 %test_vector, i32 %norma_loc, i32 %sup_vectors

]]></Node>
<StgValue><ssdm name="call_ln18"/></StgValue>
</operation>

<operation id="351" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_21_2.split:385 %add_ln18 = add i11 %i_1, i11 32

]]></Node>
<StgValue><ssdm name="add_ln18"/></StgValue>
</operation>

<operation id="352" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="0" op_0_bw="11" op_1_bw="11" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_21_2.split:386 %store_ln18 = store i11 %add_ln18, i11 %i

]]></Node>
<StgValue><ssdm name="store_ln18"/></StgValue>
</operation>

<operation id="353" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.end17:0 %sum_load = load i32 %sum

]]></Node>
<StgValue><ssdm name="sum_load"/></StgValue>
</operation>

<operation id="354" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="0" op_0_bw="32">
<![CDATA[
for.end17:1 %ret_ln32 = ret i32 %sum_load

]]></Node>
<StgValue><ssdm name="ret_ln32"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="355" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:3 %call_ln18 = call void @svm_Pipeline_VITIS_LOOP_21_2, i11 %i_1, i32 %test_vector, i32 %norma_loc, i32 %sup_vectors

]]></Node>
<StgValue><ssdm name="call_ln18"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="356" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_21_2.split:4 %norma_loc_load = load i32 %norma_loc

]]></Node>
<StgValue><ssdm name="norma_loc_load"/></StgValue>
</operation>

<operation id="357" st_id="4" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:11 %p_x_assign = fmul i32 %norma_loc_load, i32 -8

]]></Node>
<StgValue><ssdm name="p_x_assign"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="358" st_id="5" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:11 %p_x_assign = fmul i32 %norma_loc_load, i32 -8

]]></Node>
<StgValue><ssdm name="p_x_assign"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="359" st_id="6" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:11 %p_x_assign = fmul i32 %norma_loc_load, i32 -8

]]></Node>
<StgValue><ssdm name="p_x_assign"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="360" st_id="7" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:11 %p_x_assign = fmul i32 %norma_loc_load, i32 -8

]]></Node>
<StgValue><ssdm name="p_x_assign"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="361" st_id="8" stage="8" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:12 %tmp = fexp i32 @llvm.exp.f32, i32 %p_x_assign

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="362" st_id="9" stage="7" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:12 %tmp = fexp i32 @llvm.exp.f32, i32 %p_x_assign

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="363" st_id="10" stage="6" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:12 %tmp = fexp i32 @llvm.exp.f32, i32 %p_x_assign

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="364" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_21_2.split:7 %or_ln18 = or i11 %i_1, i11 1

]]></Node>
<StgValue><ssdm name="or_ln18"/></StgValue>
</operation>

<operation id="365" st_id="11" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
VITIS_LOOP_21_2.split:9 %call_ln18 = call void @svm_Pipeline_VITIS_LOOP_21_21, i11 %or_ln18, i32 %test_vector, i32 %norma_2_loc, i32 %sup_vectors

]]></Node>
<StgValue><ssdm name="call_ln18"/></StgValue>
</operation>

<operation id="366" st_id="11" stage="5" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:12 %tmp = fexp i32 @llvm.exp.f32, i32 %p_x_assign

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="367" st_id="12" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
VITIS_LOOP_21_2.split:9 %call_ln18 = call void @svm_Pipeline_VITIS_LOOP_21_21, i11 %or_ln18, i32 %test_vector, i32 %norma_2_loc, i32 %sup_vectors

]]></Node>
<StgValue><ssdm name="call_ln18"/></StgValue>
</operation>

<operation id="368" st_id="12" stage="4" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:12 %tmp = fexp i32 @llvm.exp.f32, i32 %p_x_assign

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="369" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_21_2.split:10 %norma_2_loc_load = load i32 %norma_2_loc

]]></Node>
<StgValue><ssdm name="norma_2_loc_load"/></StgValue>
</operation>

<operation id="370" st_id="13" stage="3" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:12 %tmp = fexp i32 @llvm.exp.f32, i32 %p_x_assign

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="371" st_id="13" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:19 %p_x_assign_1 = fmul i32 %norma_2_loc_load, i32 -8

]]></Node>
<StgValue><ssdm name="p_x_assign_1"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="372" st_id="14" stage="2" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:12 %tmp = fexp i32 @llvm.exp.f32, i32 %p_x_assign

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="373" st_id="14" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:19 %p_x_assign_1 = fmul i32 %norma_2_loc_load, i32 -8

]]></Node>
<StgValue><ssdm name="p_x_assign_1"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="374" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_21_2.split:1 %zext_ln18 = zext i11 %i_1

]]></Node>
<StgValue><ssdm name="zext_ln18"/></StgValue>
</operation>

<operation id="375" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_21_2.split:5 %sv_coeff_addr = getelementptr i32 %sv_coeff, i64 0, i64 %zext_ln18

]]></Node>
<StgValue><ssdm name="sv_coeff_addr"/></StgValue>
</operation>

<operation id="376" st_id="15" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="11">
<![CDATA[
VITIS_LOOP_21_2.split:6 %sv_coeff_load = load i11 %sv_coeff_addr

]]></Node>
<StgValue><ssdm name="sv_coeff_load"/></StgValue>
</operation>

<operation id="377" st_id="15" stage="1" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:12 %tmp = fexp i32 @llvm.exp.f32, i32 %p_x_assign

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="378" st_id="15" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:19 %p_x_assign_1 = fmul i32 %norma_2_loc_load, i32 -8

]]></Node>
<StgValue><ssdm name="p_x_assign_1"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="379" st_id="16" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="11">
<![CDATA[
VITIS_LOOP_21_2.split:6 %sv_coeff_load = load i11 %sv_coeff_addr

]]></Node>
<StgValue><ssdm name="sv_coeff_load"/></StgValue>
</operation>

<operation id="380" st_id="16" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:19 %p_x_assign_1 = fmul i32 %norma_2_loc_load, i32 -8

]]></Node>
<StgValue><ssdm name="p_x_assign_1"/></StgValue>
</operation>

<operation id="381" st_id="16" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:27 %mul = fmul i32 %tmp, i32 %sv_coeff_load

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="382" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_21_2.split:0 %sum_load_1 = load i32 %sum

]]></Node>
<StgValue><ssdm name="sum_load_1"/></StgValue>
</operation>

<operation id="383" st_id="17" stage="8" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:20 %tmp_1 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_1

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="384" st_id="17" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:27 %mul = fmul i32 %tmp, i32 %sv_coeff_load

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="385" st_id="17" stage="3" lat="3">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:28 %conv = sitofp i32 %sum_load_1

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="386" st_id="18" stage="7" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:20 %tmp_1 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_1

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="387" st_id="18" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:27 %mul = fmul i32 %tmp, i32 %sv_coeff_load

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="388" st_id="18" stage="2" lat="3">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:28 %conv = sitofp i32 %sum_load_1

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="389" st_id="19" stage="6" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:20 %tmp_1 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_1

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="390" st_id="19" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:27 %mul = fmul i32 %tmp, i32 %sv_coeff_load

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="391" st_id="19" stage="1" lat="3">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:28 %conv = sitofp i32 %sum_load_1

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="392" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_21_2.split:15 %or_ln18_1 = or i11 %i_1, i11 2

]]></Node>
<StgValue><ssdm name="or_ln18_1"/></StgValue>
</operation>

<operation id="393" st_id="20" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
VITIS_LOOP_21_2.split:17 %call_ln18 = call void @svm_Pipeline_VITIS_LOOP_21_22, i11 %or_ln18_1, i32 %test_vector, i32 %norma_4_loc, i32 %sup_vectors

]]></Node>
<StgValue><ssdm name="call_ln18"/></StgValue>
</operation>

<operation id="394" st_id="20" stage="5" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:20 %tmp_1 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_1

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="395" st_id="20" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:29 %add = fadd i32 %conv, i32 %mul

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="396" st_id="21" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
VITIS_LOOP_21_2.split:17 %call_ln18 = call void @svm_Pipeline_VITIS_LOOP_21_22, i11 %or_ln18_1, i32 %test_vector, i32 %norma_4_loc, i32 %sup_vectors

]]></Node>
<StgValue><ssdm name="call_ln18"/></StgValue>
</operation>

<operation id="397" st_id="21" stage="4" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:20 %tmp_1 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_1

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="398" st_id="21" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:29 %add = fadd i32 %conv, i32 %mul

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="399" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_21_2.split:18 %norma_4_loc_load = load i32 %norma_4_loc

]]></Node>
<StgValue><ssdm name="norma_4_loc_load"/></StgValue>
</operation>

<operation id="400" st_id="22" stage="3" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:20 %tmp_1 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_1

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="401" st_id="22" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:29 %add = fadd i32 %conv, i32 %mul

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="402" st_id="22" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:31 %p_x_assign_2 = fmul i32 %norma_4_loc_load, i32 -8

]]></Node>
<StgValue><ssdm name="p_x_assign_2"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="403" st_id="23" stage="2" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:20 %tmp_1 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_1

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="404" st_id="23" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:29 %add = fadd i32 %conv, i32 %mul

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="405" st_id="23" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:31 %p_x_assign_2 = fmul i32 %norma_4_loc_load, i32 -8

]]></Node>
<StgValue><ssdm name="p_x_assign_2"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="406" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_21_2.split:8 %zext_ln17 = zext i11 %or_ln18

]]></Node>
<StgValue><ssdm name="zext_ln17"/></StgValue>
</operation>

<operation id="407" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_21_2.split:13 %sv_coeff_addr_1 = getelementptr i32 %sv_coeff, i64 0, i64 %zext_ln17

]]></Node>
<StgValue><ssdm name="sv_coeff_addr_1"/></StgValue>
</operation>

<operation id="408" st_id="24" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="11">
<![CDATA[
VITIS_LOOP_21_2.split:14 %sv_coeff_load_1 = load i11 %sv_coeff_addr_1

]]></Node>
<StgValue><ssdm name="sv_coeff_load_1"/></StgValue>
</operation>

<operation id="409" st_id="24" stage="1" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:20 %tmp_1 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_1

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="410" st_id="24" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:29 %add = fadd i32 %conv, i32 %mul

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="411" st_id="24" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:31 %p_x_assign_2 = fmul i32 %norma_4_loc_load, i32 -8

]]></Node>
<StgValue><ssdm name="p_x_assign_2"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="412" st_id="25" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="11">
<![CDATA[
VITIS_LOOP_21_2.split:14 %sv_coeff_load_1 = load i11 %sv_coeff_addr_1

]]></Node>
<StgValue><ssdm name="sv_coeff_load_1"/></StgValue>
</operation>

<operation id="413" st_id="25" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:30 %sum_1 = call i32 @__hls_fptosi_float_i32, i32 %add

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>

<operation id="414" st_id="25" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:31 %p_x_assign_2 = fmul i32 %norma_4_loc_load, i32 -8

]]></Node>
<StgValue><ssdm name="p_x_assign_2"/></StgValue>
</operation>

<operation id="415" st_id="25" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:39 %mul12_1 = fmul i32 %tmp_1, i32 %sv_coeff_load_1

]]></Node>
<StgValue><ssdm name="mul12_1"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="416" st_id="26" stage="8" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:32 %tmp_2 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_2

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="417" st_id="26" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:39 %mul12_1 = fmul i32 %tmp_1, i32 %sv_coeff_load_1

]]></Node>
<StgValue><ssdm name="mul12_1"/></StgValue>
</operation>

<operation id="418" st_id="26" stage="3" lat="3">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:40 %conv_1 = sitofp i32 %sum_1

]]></Node>
<StgValue><ssdm name="conv_1"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="419" st_id="27" stage="7" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:32 %tmp_2 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_2

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="420" st_id="27" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:39 %mul12_1 = fmul i32 %tmp_1, i32 %sv_coeff_load_1

]]></Node>
<StgValue><ssdm name="mul12_1"/></StgValue>
</operation>

<operation id="421" st_id="27" stage="2" lat="3">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:40 %conv_1 = sitofp i32 %sum_1

]]></Node>
<StgValue><ssdm name="conv_1"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="422" st_id="28" stage="6" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:32 %tmp_2 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_2

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="423" st_id="28" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:39 %mul12_1 = fmul i32 %tmp_1, i32 %sv_coeff_load_1

]]></Node>
<StgValue><ssdm name="mul12_1"/></StgValue>
</operation>

<operation id="424" st_id="28" stage="1" lat="3">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:40 %conv_1 = sitofp i32 %sum_1

]]></Node>
<StgValue><ssdm name="conv_1"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="425" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_21_2.split:23 %or_ln18_2 = or i11 %i_1, i11 3

]]></Node>
<StgValue><ssdm name="or_ln18_2"/></StgValue>
</operation>

<operation id="426" st_id="29" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
VITIS_LOOP_21_2.split:25 %call_ln18 = call void @svm_Pipeline_VITIS_LOOP_21_23, i11 %or_ln18_2, i32 %test_vector, i32 %norma_6_loc, i32 %sup_vectors

]]></Node>
<StgValue><ssdm name="call_ln18"/></StgValue>
</operation>

<operation id="427" st_id="29" stage="5" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:32 %tmp_2 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_2

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="428" st_id="29" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:41 %add13_1 = fadd i32 %conv_1, i32 %mul12_1

]]></Node>
<StgValue><ssdm name="add13_1"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="429" st_id="30" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
VITIS_LOOP_21_2.split:25 %call_ln18 = call void @svm_Pipeline_VITIS_LOOP_21_23, i11 %or_ln18_2, i32 %test_vector, i32 %norma_6_loc, i32 %sup_vectors

]]></Node>
<StgValue><ssdm name="call_ln18"/></StgValue>
</operation>

<operation id="430" st_id="30" stage="4" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:32 %tmp_2 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_2

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="431" st_id="30" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:41 %add13_1 = fadd i32 %conv_1, i32 %mul12_1

]]></Node>
<StgValue><ssdm name="add13_1"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="432" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_21_2.split:26 %norma_6_loc_load = load i32 %norma_6_loc

]]></Node>
<StgValue><ssdm name="norma_6_loc_load"/></StgValue>
</operation>

<operation id="433" st_id="31" stage="3" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:32 %tmp_2 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_2

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="434" st_id="31" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:41 %add13_1 = fadd i32 %conv_1, i32 %mul12_1

]]></Node>
<StgValue><ssdm name="add13_1"/></StgValue>
</operation>

<operation id="435" st_id="31" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:43 %p_x_assign_3 = fmul i32 %norma_6_loc_load, i32 -8

]]></Node>
<StgValue><ssdm name="p_x_assign_3"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="436" st_id="32" stage="2" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:32 %tmp_2 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_2

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="437" st_id="32" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:41 %add13_1 = fadd i32 %conv_1, i32 %mul12_1

]]></Node>
<StgValue><ssdm name="add13_1"/></StgValue>
</operation>

<operation id="438" st_id="32" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:43 %p_x_assign_3 = fmul i32 %norma_6_loc_load, i32 -8

]]></Node>
<StgValue><ssdm name="p_x_assign_3"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="439" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_21_2.split:16 %zext_ln17_1 = zext i11 %or_ln18_1

]]></Node>
<StgValue><ssdm name="zext_ln17_1"/></StgValue>
</operation>

<operation id="440" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_21_2.split:21 %sv_coeff_addr_2 = getelementptr i32 %sv_coeff, i64 0, i64 %zext_ln17_1

]]></Node>
<StgValue><ssdm name="sv_coeff_addr_2"/></StgValue>
</operation>

<operation id="441" st_id="33" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="11">
<![CDATA[
VITIS_LOOP_21_2.split:22 %sv_coeff_load_2 = load i11 %sv_coeff_addr_2

]]></Node>
<StgValue><ssdm name="sv_coeff_load_2"/></StgValue>
</operation>

<operation id="442" st_id="33" stage="1" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:32 %tmp_2 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_2

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="443" st_id="33" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:41 %add13_1 = fadd i32 %conv_1, i32 %mul12_1

]]></Node>
<StgValue><ssdm name="add13_1"/></StgValue>
</operation>

<operation id="444" st_id="33" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:43 %p_x_assign_3 = fmul i32 %norma_6_loc_load, i32 -8

]]></Node>
<StgValue><ssdm name="p_x_assign_3"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="445" st_id="34" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="11">
<![CDATA[
VITIS_LOOP_21_2.split:22 %sv_coeff_load_2 = load i11 %sv_coeff_addr_2

]]></Node>
<StgValue><ssdm name="sv_coeff_load_2"/></StgValue>
</operation>

<operation id="446" st_id="34" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:42 %sum_2 = call i32 @__hls_fptosi_float_i32, i32 %add13_1

]]></Node>
<StgValue><ssdm name="sum_2"/></StgValue>
</operation>

<operation id="447" st_id="34" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:43 %p_x_assign_3 = fmul i32 %norma_6_loc_load, i32 -8

]]></Node>
<StgValue><ssdm name="p_x_assign_3"/></StgValue>
</operation>

<operation id="448" st_id="34" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:51 %mul12_2 = fmul i32 %tmp_2, i32 %sv_coeff_load_2

]]></Node>
<StgValue><ssdm name="mul12_2"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="449" st_id="35" stage="8" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:44 %tmp_3 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_3

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="450" st_id="35" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:51 %mul12_2 = fmul i32 %tmp_2, i32 %sv_coeff_load_2

]]></Node>
<StgValue><ssdm name="mul12_2"/></StgValue>
</operation>

<operation id="451" st_id="35" stage="3" lat="3">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:52 %conv_2 = sitofp i32 %sum_2

]]></Node>
<StgValue><ssdm name="conv_2"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="452" st_id="36" stage="7" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:44 %tmp_3 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_3

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="453" st_id="36" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:51 %mul12_2 = fmul i32 %tmp_2, i32 %sv_coeff_load_2

]]></Node>
<StgValue><ssdm name="mul12_2"/></StgValue>
</operation>

<operation id="454" st_id="36" stage="2" lat="3">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:52 %conv_2 = sitofp i32 %sum_2

]]></Node>
<StgValue><ssdm name="conv_2"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="455" st_id="37" stage="6" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:44 %tmp_3 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_3

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="456" st_id="37" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:51 %mul12_2 = fmul i32 %tmp_2, i32 %sv_coeff_load_2

]]></Node>
<StgValue><ssdm name="mul12_2"/></StgValue>
</operation>

<operation id="457" st_id="37" stage="1" lat="3">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:52 %conv_2 = sitofp i32 %sum_2

]]></Node>
<StgValue><ssdm name="conv_2"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="458" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_21_2.split:35 %or_ln18_3 = or i11 %i_1, i11 4

]]></Node>
<StgValue><ssdm name="or_ln18_3"/></StgValue>
</operation>

<operation id="459" st_id="38" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
VITIS_LOOP_21_2.split:37 %call_ln18 = call void @svm_Pipeline_VITIS_LOOP_21_24, i11 %or_ln18_3, i32 %test_vector, i32 %norma_8_loc, i32 %sup_vectors

]]></Node>
<StgValue><ssdm name="call_ln18"/></StgValue>
</operation>

<operation id="460" st_id="38" stage="5" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:44 %tmp_3 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_3

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="461" st_id="38" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:53 %add13_2 = fadd i32 %conv_2, i32 %mul12_2

]]></Node>
<StgValue><ssdm name="add13_2"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="462" st_id="39" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
VITIS_LOOP_21_2.split:37 %call_ln18 = call void @svm_Pipeline_VITIS_LOOP_21_24, i11 %or_ln18_3, i32 %test_vector, i32 %norma_8_loc, i32 %sup_vectors

]]></Node>
<StgValue><ssdm name="call_ln18"/></StgValue>
</operation>

<operation id="463" st_id="39" stage="4" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:44 %tmp_3 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_3

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="464" st_id="39" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:53 %add13_2 = fadd i32 %conv_2, i32 %mul12_2

]]></Node>
<StgValue><ssdm name="add13_2"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="465" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_21_2.split:38 %norma_8_loc_load = load i32 %norma_8_loc

]]></Node>
<StgValue><ssdm name="norma_8_loc_load"/></StgValue>
</operation>

<operation id="466" st_id="40" stage="3" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:44 %tmp_3 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_3

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="467" st_id="40" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:53 %add13_2 = fadd i32 %conv_2, i32 %mul12_2

]]></Node>
<StgValue><ssdm name="add13_2"/></StgValue>
</operation>

<operation id="468" st_id="40" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:55 %p_x_assign_4 = fmul i32 %norma_8_loc_load, i32 -8

]]></Node>
<StgValue><ssdm name="p_x_assign_4"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="469" st_id="41" stage="2" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:44 %tmp_3 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_3

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="470" st_id="41" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:53 %add13_2 = fadd i32 %conv_2, i32 %mul12_2

]]></Node>
<StgValue><ssdm name="add13_2"/></StgValue>
</operation>

<operation id="471" st_id="41" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:55 %p_x_assign_4 = fmul i32 %norma_8_loc_load, i32 -8

]]></Node>
<StgValue><ssdm name="p_x_assign_4"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="472" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_21_2.split:24 %zext_ln17_2 = zext i11 %or_ln18_2

]]></Node>
<StgValue><ssdm name="zext_ln17_2"/></StgValue>
</operation>

<operation id="473" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_21_2.split:33 %sv_coeff_addr_3 = getelementptr i32 %sv_coeff, i64 0, i64 %zext_ln17_2

]]></Node>
<StgValue><ssdm name="sv_coeff_addr_3"/></StgValue>
</operation>

<operation id="474" st_id="42" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="11">
<![CDATA[
VITIS_LOOP_21_2.split:34 %sv_coeff_load_3 = load i11 %sv_coeff_addr_3

]]></Node>
<StgValue><ssdm name="sv_coeff_load_3"/></StgValue>
</operation>

<operation id="475" st_id="42" stage="1" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:44 %tmp_3 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_3

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="476" st_id="42" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:53 %add13_2 = fadd i32 %conv_2, i32 %mul12_2

]]></Node>
<StgValue><ssdm name="add13_2"/></StgValue>
</operation>

<operation id="477" st_id="42" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:55 %p_x_assign_4 = fmul i32 %norma_8_loc_load, i32 -8

]]></Node>
<StgValue><ssdm name="p_x_assign_4"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="478" st_id="43" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="11">
<![CDATA[
VITIS_LOOP_21_2.split:34 %sv_coeff_load_3 = load i11 %sv_coeff_addr_3

]]></Node>
<StgValue><ssdm name="sv_coeff_load_3"/></StgValue>
</operation>

<operation id="479" st_id="43" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:54 %sum_3 = call i32 @__hls_fptosi_float_i32, i32 %add13_2

]]></Node>
<StgValue><ssdm name="sum_3"/></StgValue>
</operation>

<operation id="480" st_id="43" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:55 %p_x_assign_4 = fmul i32 %norma_8_loc_load, i32 -8

]]></Node>
<StgValue><ssdm name="p_x_assign_4"/></StgValue>
</operation>

<operation id="481" st_id="43" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:63 %mul12_3 = fmul i32 %tmp_3, i32 %sv_coeff_load_3

]]></Node>
<StgValue><ssdm name="mul12_3"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="482" st_id="44" stage="8" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:56 %tmp_4 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_4

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="483" st_id="44" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:63 %mul12_3 = fmul i32 %tmp_3, i32 %sv_coeff_load_3

]]></Node>
<StgValue><ssdm name="mul12_3"/></StgValue>
</operation>

<operation id="484" st_id="44" stage="3" lat="3">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:64 %conv_3 = sitofp i32 %sum_3

]]></Node>
<StgValue><ssdm name="conv_3"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="485" st_id="45" stage="7" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:56 %tmp_4 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_4

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="486" st_id="45" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:63 %mul12_3 = fmul i32 %tmp_3, i32 %sv_coeff_load_3

]]></Node>
<StgValue><ssdm name="mul12_3"/></StgValue>
</operation>

<operation id="487" st_id="45" stage="2" lat="3">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:64 %conv_3 = sitofp i32 %sum_3

]]></Node>
<StgValue><ssdm name="conv_3"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="488" st_id="46" stage="6" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:56 %tmp_4 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_4

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="489" st_id="46" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:63 %mul12_3 = fmul i32 %tmp_3, i32 %sv_coeff_load_3

]]></Node>
<StgValue><ssdm name="mul12_3"/></StgValue>
</operation>

<operation id="490" st_id="46" stage="1" lat="3">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:64 %conv_3 = sitofp i32 %sum_3

]]></Node>
<StgValue><ssdm name="conv_3"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="491" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_21_2.split:47 %or_ln18_4 = or i11 %i_1, i11 5

]]></Node>
<StgValue><ssdm name="or_ln18_4"/></StgValue>
</operation>

<operation id="492" st_id="47" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
VITIS_LOOP_21_2.split:49 %call_ln18 = call void @svm_Pipeline_VITIS_LOOP_21_25, i11 %or_ln18_4, i32 %test_vector, i32 %norma_10_loc, i32 %sup_vectors

]]></Node>
<StgValue><ssdm name="call_ln18"/></StgValue>
</operation>

<operation id="493" st_id="47" stage="5" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:56 %tmp_4 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_4

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="494" st_id="47" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:65 %add13_3 = fadd i32 %conv_3, i32 %mul12_3

]]></Node>
<StgValue><ssdm name="add13_3"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="495" st_id="48" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
VITIS_LOOP_21_2.split:49 %call_ln18 = call void @svm_Pipeline_VITIS_LOOP_21_25, i11 %or_ln18_4, i32 %test_vector, i32 %norma_10_loc, i32 %sup_vectors

]]></Node>
<StgValue><ssdm name="call_ln18"/></StgValue>
</operation>

<operation id="496" st_id="48" stage="4" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:56 %tmp_4 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_4

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="497" st_id="48" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:65 %add13_3 = fadd i32 %conv_3, i32 %mul12_3

]]></Node>
<StgValue><ssdm name="add13_3"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="498" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_21_2.split:50 %norma_10_loc_load = load i32 %norma_10_loc

]]></Node>
<StgValue><ssdm name="norma_10_loc_load"/></StgValue>
</operation>

<operation id="499" st_id="49" stage="3" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:56 %tmp_4 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_4

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="500" st_id="49" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:65 %add13_3 = fadd i32 %conv_3, i32 %mul12_3

]]></Node>
<StgValue><ssdm name="add13_3"/></StgValue>
</operation>

<operation id="501" st_id="49" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:67 %p_x_assign_5 = fmul i32 %norma_10_loc_load, i32 -8

]]></Node>
<StgValue><ssdm name="p_x_assign_5"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="502" st_id="50" stage="2" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:56 %tmp_4 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_4

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="503" st_id="50" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:65 %add13_3 = fadd i32 %conv_3, i32 %mul12_3

]]></Node>
<StgValue><ssdm name="add13_3"/></StgValue>
</operation>

<operation id="504" st_id="50" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:67 %p_x_assign_5 = fmul i32 %norma_10_loc_load, i32 -8

]]></Node>
<StgValue><ssdm name="p_x_assign_5"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="505" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_21_2.split:36 %zext_ln17_3 = zext i11 %or_ln18_3

]]></Node>
<StgValue><ssdm name="zext_ln17_3"/></StgValue>
</operation>

<operation id="506" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_21_2.split:45 %sv_coeff_addr_4 = getelementptr i32 %sv_coeff, i64 0, i64 %zext_ln17_3

]]></Node>
<StgValue><ssdm name="sv_coeff_addr_4"/></StgValue>
</operation>

<operation id="507" st_id="51" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="11">
<![CDATA[
VITIS_LOOP_21_2.split:46 %sv_coeff_load_4 = load i11 %sv_coeff_addr_4

]]></Node>
<StgValue><ssdm name="sv_coeff_load_4"/></StgValue>
</operation>

<operation id="508" st_id="51" stage="1" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:56 %tmp_4 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_4

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="509" st_id="51" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:65 %add13_3 = fadd i32 %conv_3, i32 %mul12_3

]]></Node>
<StgValue><ssdm name="add13_3"/></StgValue>
</operation>

<operation id="510" st_id="51" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:67 %p_x_assign_5 = fmul i32 %norma_10_loc_load, i32 -8

]]></Node>
<StgValue><ssdm name="p_x_assign_5"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="511" st_id="52" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="11">
<![CDATA[
VITIS_LOOP_21_2.split:46 %sv_coeff_load_4 = load i11 %sv_coeff_addr_4

]]></Node>
<StgValue><ssdm name="sv_coeff_load_4"/></StgValue>
</operation>

<operation id="512" st_id="52" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:66 %sum_4 = call i32 @__hls_fptosi_float_i32, i32 %add13_3

]]></Node>
<StgValue><ssdm name="sum_4"/></StgValue>
</operation>

<operation id="513" st_id="52" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:67 %p_x_assign_5 = fmul i32 %norma_10_loc_load, i32 -8

]]></Node>
<StgValue><ssdm name="p_x_assign_5"/></StgValue>
</operation>

<operation id="514" st_id="52" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:75 %mul12_4 = fmul i32 %tmp_4, i32 %sv_coeff_load_4

]]></Node>
<StgValue><ssdm name="mul12_4"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="515" st_id="53" stage="8" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:68 %tmp_5 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_5

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="516" st_id="53" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:75 %mul12_4 = fmul i32 %tmp_4, i32 %sv_coeff_load_4

]]></Node>
<StgValue><ssdm name="mul12_4"/></StgValue>
</operation>

<operation id="517" st_id="53" stage="3" lat="3">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:76 %conv_4 = sitofp i32 %sum_4

]]></Node>
<StgValue><ssdm name="conv_4"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="518" st_id="54" stage="7" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:68 %tmp_5 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_5

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="519" st_id="54" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:75 %mul12_4 = fmul i32 %tmp_4, i32 %sv_coeff_load_4

]]></Node>
<StgValue><ssdm name="mul12_4"/></StgValue>
</operation>

<operation id="520" st_id="54" stage="2" lat="3">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:76 %conv_4 = sitofp i32 %sum_4

]]></Node>
<StgValue><ssdm name="conv_4"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="521" st_id="55" stage="6" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:68 %tmp_5 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_5

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="522" st_id="55" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:75 %mul12_4 = fmul i32 %tmp_4, i32 %sv_coeff_load_4

]]></Node>
<StgValue><ssdm name="mul12_4"/></StgValue>
</operation>

<operation id="523" st_id="55" stage="1" lat="3">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:76 %conv_4 = sitofp i32 %sum_4

]]></Node>
<StgValue><ssdm name="conv_4"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="524" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_21_2.split:59 %or_ln18_5 = or i11 %i_1, i11 6

]]></Node>
<StgValue><ssdm name="or_ln18_5"/></StgValue>
</operation>

<operation id="525" st_id="56" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
VITIS_LOOP_21_2.split:61 %call_ln18 = call void @svm_Pipeline_VITIS_LOOP_21_26, i11 %or_ln18_5, i32 %test_vector, i32 %norma_12_loc, i32 %sup_vectors

]]></Node>
<StgValue><ssdm name="call_ln18"/></StgValue>
</operation>

<operation id="526" st_id="56" stage="5" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:68 %tmp_5 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_5

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="527" st_id="56" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:77 %add13_4 = fadd i32 %conv_4, i32 %mul12_4

]]></Node>
<StgValue><ssdm name="add13_4"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="528" st_id="57" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
VITIS_LOOP_21_2.split:61 %call_ln18 = call void @svm_Pipeline_VITIS_LOOP_21_26, i11 %or_ln18_5, i32 %test_vector, i32 %norma_12_loc, i32 %sup_vectors

]]></Node>
<StgValue><ssdm name="call_ln18"/></StgValue>
</operation>

<operation id="529" st_id="57" stage="4" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:68 %tmp_5 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_5

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="530" st_id="57" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:77 %add13_4 = fadd i32 %conv_4, i32 %mul12_4

]]></Node>
<StgValue><ssdm name="add13_4"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="531" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_21_2.split:62 %norma_12_loc_load = load i32 %norma_12_loc

]]></Node>
<StgValue><ssdm name="norma_12_loc_load"/></StgValue>
</operation>

<operation id="532" st_id="58" stage="3" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:68 %tmp_5 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_5

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="533" st_id="58" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:77 %add13_4 = fadd i32 %conv_4, i32 %mul12_4

]]></Node>
<StgValue><ssdm name="add13_4"/></StgValue>
</operation>

<operation id="534" st_id="58" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:79 %p_x_assign_6 = fmul i32 %norma_12_loc_load, i32 -8

]]></Node>
<StgValue><ssdm name="p_x_assign_6"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="535" st_id="59" stage="2" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:68 %tmp_5 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_5

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="536" st_id="59" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:77 %add13_4 = fadd i32 %conv_4, i32 %mul12_4

]]></Node>
<StgValue><ssdm name="add13_4"/></StgValue>
</operation>

<operation id="537" st_id="59" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:79 %p_x_assign_6 = fmul i32 %norma_12_loc_load, i32 -8

]]></Node>
<StgValue><ssdm name="p_x_assign_6"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="538" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_21_2.split:48 %zext_ln17_4 = zext i11 %or_ln18_4

]]></Node>
<StgValue><ssdm name="zext_ln17_4"/></StgValue>
</operation>

<operation id="539" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_21_2.split:57 %sv_coeff_addr_5 = getelementptr i32 %sv_coeff, i64 0, i64 %zext_ln17_4

]]></Node>
<StgValue><ssdm name="sv_coeff_addr_5"/></StgValue>
</operation>

<operation id="540" st_id="60" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="11">
<![CDATA[
VITIS_LOOP_21_2.split:58 %sv_coeff_load_5 = load i11 %sv_coeff_addr_5

]]></Node>
<StgValue><ssdm name="sv_coeff_load_5"/></StgValue>
</operation>

<operation id="541" st_id="60" stage="1" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:68 %tmp_5 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_5

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="542" st_id="60" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:77 %add13_4 = fadd i32 %conv_4, i32 %mul12_4

]]></Node>
<StgValue><ssdm name="add13_4"/></StgValue>
</operation>

<operation id="543" st_id="60" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:79 %p_x_assign_6 = fmul i32 %norma_12_loc_load, i32 -8

]]></Node>
<StgValue><ssdm name="p_x_assign_6"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="544" st_id="61" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="11">
<![CDATA[
VITIS_LOOP_21_2.split:58 %sv_coeff_load_5 = load i11 %sv_coeff_addr_5

]]></Node>
<StgValue><ssdm name="sv_coeff_load_5"/></StgValue>
</operation>

<operation id="545" st_id="61" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:78 %sum_5 = call i32 @__hls_fptosi_float_i32, i32 %add13_4

]]></Node>
<StgValue><ssdm name="sum_5"/></StgValue>
</operation>

<operation id="546" st_id="61" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:79 %p_x_assign_6 = fmul i32 %norma_12_loc_load, i32 -8

]]></Node>
<StgValue><ssdm name="p_x_assign_6"/></StgValue>
</operation>

<operation id="547" st_id="61" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:87 %mul12_5 = fmul i32 %tmp_5, i32 %sv_coeff_load_5

]]></Node>
<StgValue><ssdm name="mul12_5"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="548" st_id="62" stage="8" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:80 %tmp_6 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_6

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="549" st_id="62" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:87 %mul12_5 = fmul i32 %tmp_5, i32 %sv_coeff_load_5

]]></Node>
<StgValue><ssdm name="mul12_5"/></StgValue>
</operation>

<operation id="550" st_id="62" stage="3" lat="3">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:88 %conv_5 = sitofp i32 %sum_5

]]></Node>
<StgValue><ssdm name="conv_5"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="551" st_id="63" stage="7" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:80 %tmp_6 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_6

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="552" st_id="63" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:87 %mul12_5 = fmul i32 %tmp_5, i32 %sv_coeff_load_5

]]></Node>
<StgValue><ssdm name="mul12_5"/></StgValue>
</operation>

<operation id="553" st_id="63" stage="2" lat="3">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:88 %conv_5 = sitofp i32 %sum_5

]]></Node>
<StgValue><ssdm name="conv_5"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="554" st_id="64" stage="6" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:80 %tmp_6 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_6

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="555" st_id="64" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:87 %mul12_5 = fmul i32 %tmp_5, i32 %sv_coeff_load_5

]]></Node>
<StgValue><ssdm name="mul12_5"/></StgValue>
</operation>

<operation id="556" st_id="64" stage="1" lat="3">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:88 %conv_5 = sitofp i32 %sum_5

]]></Node>
<StgValue><ssdm name="conv_5"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="557" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_21_2.split:71 %or_ln18_6 = or i11 %i_1, i11 7

]]></Node>
<StgValue><ssdm name="or_ln18_6"/></StgValue>
</operation>

<operation id="558" st_id="65" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
VITIS_LOOP_21_2.split:73 %call_ln18 = call void @svm_Pipeline_VITIS_LOOP_21_27, i11 %or_ln18_6, i32 %test_vector, i32 %norma_14_loc, i32 %sup_vectors

]]></Node>
<StgValue><ssdm name="call_ln18"/></StgValue>
</operation>

<operation id="559" st_id="65" stage="5" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:80 %tmp_6 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_6

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="560" st_id="65" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:89 %add13_5 = fadd i32 %conv_5, i32 %mul12_5

]]></Node>
<StgValue><ssdm name="add13_5"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="561" st_id="66" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
VITIS_LOOP_21_2.split:73 %call_ln18 = call void @svm_Pipeline_VITIS_LOOP_21_27, i11 %or_ln18_6, i32 %test_vector, i32 %norma_14_loc, i32 %sup_vectors

]]></Node>
<StgValue><ssdm name="call_ln18"/></StgValue>
</operation>

<operation id="562" st_id="66" stage="4" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:80 %tmp_6 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_6

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="563" st_id="66" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:89 %add13_5 = fadd i32 %conv_5, i32 %mul12_5

]]></Node>
<StgValue><ssdm name="add13_5"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="564" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_21_2.split:74 %norma_14_loc_load = load i32 %norma_14_loc

]]></Node>
<StgValue><ssdm name="norma_14_loc_load"/></StgValue>
</operation>

<operation id="565" st_id="67" stage="3" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:80 %tmp_6 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_6

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="566" st_id="67" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:89 %add13_5 = fadd i32 %conv_5, i32 %mul12_5

]]></Node>
<StgValue><ssdm name="add13_5"/></StgValue>
</operation>

<operation id="567" st_id="67" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:91 %p_x_assign_7 = fmul i32 %norma_14_loc_load, i32 -8

]]></Node>
<StgValue><ssdm name="p_x_assign_7"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="568" st_id="68" stage="2" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:80 %tmp_6 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_6

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="569" st_id="68" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:89 %add13_5 = fadd i32 %conv_5, i32 %mul12_5

]]></Node>
<StgValue><ssdm name="add13_5"/></StgValue>
</operation>

<operation id="570" st_id="68" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:91 %p_x_assign_7 = fmul i32 %norma_14_loc_load, i32 -8

]]></Node>
<StgValue><ssdm name="p_x_assign_7"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="571" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_21_2.split:60 %zext_ln17_5 = zext i11 %or_ln18_5

]]></Node>
<StgValue><ssdm name="zext_ln17_5"/></StgValue>
</operation>

<operation id="572" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_21_2.split:69 %sv_coeff_addr_6 = getelementptr i32 %sv_coeff, i64 0, i64 %zext_ln17_5

]]></Node>
<StgValue><ssdm name="sv_coeff_addr_6"/></StgValue>
</operation>

<operation id="573" st_id="69" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="11">
<![CDATA[
VITIS_LOOP_21_2.split:70 %sv_coeff_load_6 = load i11 %sv_coeff_addr_6

]]></Node>
<StgValue><ssdm name="sv_coeff_load_6"/></StgValue>
</operation>

<operation id="574" st_id="69" stage="1" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:80 %tmp_6 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_6

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="575" st_id="69" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:89 %add13_5 = fadd i32 %conv_5, i32 %mul12_5

]]></Node>
<StgValue><ssdm name="add13_5"/></StgValue>
</operation>

<operation id="576" st_id="69" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:91 %p_x_assign_7 = fmul i32 %norma_14_loc_load, i32 -8

]]></Node>
<StgValue><ssdm name="p_x_assign_7"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="577" st_id="70" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="11">
<![CDATA[
VITIS_LOOP_21_2.split:70 %sv_coeff_load_6 = load i11 %sv_coeff_addr_6

]]></Node>
<StgValue><ssdm name="sv_coeff_load_6"/></StgValue>
</operation>

<operation id="578" st_id="70" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:90 %sum_6 = call i32 @__hls_fptosi_float_i32, i32 %add13_5

]]></Node>
<StgValue><ssdm name="sum_6"/></StgValue>
</operation>

<operation id="579" st_id="70" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:91 %p_x_assign_7 = fmul i32 %norma_14_loc_load, i32 -8

]]></Node>
<StgValue><ssdm name="p_x_assign_7"/></StgValue>
</operation>

<operation id="580" st_id="70" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:99 %mul12_6 = fmul i32 %tmp_6, i32 %sv_coeff_load_6

]]></Node>
<StgValue><ssdm name="mul12_6"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="581" st_id="71" stage="8" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:92 %tmp_7 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_7

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="582" st_id="71" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:99 %mul12_6 = fmul i32 %tmp_6, i32 %sv_coeff_load_6

]]></Node>
<StgValue><ssdm name="mul12_6"/></StgValue>
</operation>

<operation id="583" st_id="71" stage="3" lat="3">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:100 %conv_6 = sitofp i32 %sum_6

]]></Node>
<StgValue><ssdm name="conv_6"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="584" st_id="72" stage="7" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:92 %tmp_7 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_7

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="585" st_id="72" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:99 %mul12_6 = fmul i32 %tmp_6, i32 %sv_coeff_load_6

]]></Node>
<StgValue><ssdm name="mul12_6"/></StgValue>
</operation>

<operation id="586" st_id="72" stage="2" lat="3">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:100 %conv_6 = sitofp i32 %sum_6

]]></Node>
<StgValue><ssdm name="conv_6"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="587" st_id="73" stage="6" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:92 %tmp_7 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_7

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="588" st_id="73" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:99 %mul12_6 = fmul i32 %tmp_6, i32 %sv_coeff_load_6

]]></Node>
<StgValue><ssdm name="mul12_6"/></StgValue>
</operation>

<operation id="589" st_id="73" stage="1" lat="3">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:100 %conv_6 = sitofp i32 %sum_6

]]></Node>
<StgValue><ssdm name="conv_6"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="590" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_21_2.split:83 %or_ln18_7 = or i11 %i_1, i11 8

]]></Node>
<StgValue><ssdm name="or_ln18_7"/></StgValue>
</operation>

<operation id="591" st_id="74" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
VITIS_LOOP_21_2.split:85 %call_ln18 = call void @svm_Pipeline_VITIS_LOOP_21_28, i11 %or_ln18_7, i32 %test_vector, i32 %norma_16_loc, i32 %sup_vectors

]]></Node>
<StgValue><ssdm name="call_ln18"/></StgValue>
</operation>

<operation id="592" st_id="74" stage="5" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:92 %tmp_7 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_7

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="593" st_id="74" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:101 %add13_6 = fadd i32 %conv_6, i32 %mul12_6

]]></Node>
<StgValue><ssdm name="add13_6"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="594" st_id="75" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
VITIS_LOOP_21_2.split:85 %call_ln18 = call void @svm_Pipeline_VITIS_LOOP_21_28, i11 %or_ln18_7, i32 %test_vector, i32 %norma_16_loc, i32 %sup_vectors

]]></Node>
<StgValue><ssdm name="call_ln18"/></StgValue>
</operation>

<operation id="595" st_id="75" stage="4" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:92 %tmp_7 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_7

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="596" st_id="75" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:101 %add13_6 = fadd i32 %conv_6, i32 %mul12_6

]]></Node>
<StgValue><ssdm name="add13_6"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="597" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_21_2.split:86 %norma_16_loc_load = load i32 %norma_16_loc

]]></Node>
<StgValue><ssdm name="norma_16_loc_load"/></StgValue>
</operation>

<operation id="598" st_id="76" stage="3" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:92 %tmp_7 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_7

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="599" st_id="76" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:101 %add13_6 = fadd i32 %conv_6, i32 %mul12_6

]]></Node>
<StgValue><ssdm name="add13_6"/></StgValue>
</operation>

<operation id="600" st_id="76" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:103 %p_x_assign_8 = fmul i32 %norma_16_loc_load, i32 -8

]]></Node>
<StgValue><ssdm name="p_x_assign_8"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="601" st_id="77" stage="2" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:92 %tmp_7 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_7

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="602" st_id="77" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:101 %add13_6 = fadd i32 %conv_6, i32 %mul12_6

]]></Node>
<StgValue><ssdm name="add13_6"/></StgValue>
</operation>

<operation id="603" st_id="77" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:103 %p_x_assign_8 = fmul i32 %norma_16_loc_load, i32 -8

]]></Node>
<StgValue><ssdm name="p_x_assign_8"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="604" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_21_2.split:72 %zext_ln17_6 = zext i11 %or_ln18_6

]]></Node>
<StgValue><ssdm name="zext_ln17_6"/></StgValue>
</operation>

<operation id="605" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_21_2.split:81 %sv_coeff_addr_7 = getelementptr i32 %sv_coeff, i64 0, i64 %zext_ln17_6

]]></Node>
<StgValue><ssdm name="sv_coeff_addr_7"/></StgValue>
</operation>

<operation id="606" st_id="78" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="11">
<![CDATA[
VITIS_LOOP_21_2.split:82 %sv_coeff_load_7 = load i11 %sv_coeff_addr_7

]]></Node>
<StgValue><ssdm name="sv_coeff_load_7"/></StgValue>
</operation>

<operation id="607" st_id="78" stage="1" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:92 %tmp_7 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_7

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="608" st_id="78" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:101 %add13_6 = fadd i32 %conv_6, i32 %mul12_6

]]></Node>
<StgValue><ssdm name="add13_6"/></StgValue>
</operation>

<operation id="609" st_id="78" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:103 %p_x_assign_8 = fmul i32 %norma_16_loc_load, i32 -8

]]></Node>
<StgValue><ssdm name="p_x_assign_8"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="610" st_id="79" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="11">
<![CDATA[
VITIS_LOOP_21_2.split:82 %sv_coeff_load_7 = load i11 %sv_coeff_addr_7

]]></Node>
<StgValue><ssdm name="sv_coeff_load_7"/></StgValue>
</operation>

<operation id="611" st_id="79" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:102 %sum_7 = call i32 @__hls_fptosi_float_i32, i32 %add13_6

]]></Node>
<StgValue><ssdm name="sum_7"/></StgValue>
</operation>

<operation id="612" st_id="79" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:103 %p_x_assign_8 = fmul i32 %norma_16_loc_load, i32 -8

]]></Node>
<StgValue><ssdm name="p_x_assign_8"/></StgValue>
</operation>

<operation id="613" st_id="79" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:111 %mul12_7 = fmul i32 %tmp_7, i32 %sv_coeff_load_7

]]></Node>
<StgValue><ssdm name="mul12_7"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="614" st_id="80" stage="8" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:104 %tmp_8 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_8

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="615" st_id="80" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:111 %mul12_7 = fmul i32 %tmp_7, i32 %sv_coeff_load_7

]]></Node>
<StgValue><ssdm name="mul12_7"/></StgValue>
</operation>

<operation id="616" st_id="80" stage="3" lat="3">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:112 %conv_7 = sitofp i32 %sum_7

]]></Node>
<StgValue><ssdm name="conv_7"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="617" st_id="81" stage="7" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:104 %tmp_8 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_8

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="618" st_id="81" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:111 %mul12_7 = fmul i32 %tmp_7, i32 %sv_coeff_load_7

]]></Node>
<StgValue><ssdm name="mul12_7"/></StgValue>
</operation>

<operation id="619" st_id="81" stage="2" lat="3">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:112 %conv_7 = sitofp i32 %sum_7

]]></Node>
<StgValue><ssdm name="conv_7"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="620" st_id="82" stage="6" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:104 %tmp_8 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_8

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="621" st_id="82" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:111 %mul12_7 = fmul i32 %tmp_7, i32 %sv_coeff_load_7

]]></Node>
<StgValue><ssdm name="mul12_7"/></StgValue>
</operation>

<operation id="622" st_id="82" stage="1" lat="3">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:112 %conv_7 = sitofp i32 %sum_7

]]></Node>
<StgValue><ssdm name="conv_7"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="623" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_21_2.split:95 %or_ln18_8 = or i11 %i_1, i11 9

]]></Node>
<StgValue><ssdm name="or_ln18_8"/></StgValue>
</operation>

<operation id="624" st_id="83" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
VITIS_LOOP_21_2.split:97 %call_ln18 = call void @svm_Pipeline_VITIS_LOOP_21_29, i11 %or_ln18_8, i32 %test_vector, i32 %norma_18_loc, i32 %sup_vectors

]]></Node>
<StgValue><ssdm name="call_ln18"/></StgValue>
</operation>

<operation id="625" st_id="83" stage="5" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:104 %tmp_8 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_8

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="626" st_id="83" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:113 %add13_7 = fadd i32 %conv_7, i32 %mul12_7

]]></Node>
<StgValue><ssdm name="add13_7"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="627" st_id="84" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
VITIS_LOOP_21_2.split:97 %call_ln18 = call void @svm_Pipeline_VITIS_LOOP_21_29, i11 %or_ln18_8, i32 %test_vector, i32 %norma_18_loc, i32 %sup_vectors

]]></Node>
<StgValue><ssdm name="call_ln18"/></StgValue>
</operation>

<operation id="628" st_id="84" stage="4" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:104 %tmp_8 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_8

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="629" st_id="84" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:113 %add13_7 = fadd i32 %conv_7, i32 %mul12_7

]]></Node>
<StgValue><ssdm name="add13_7"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="630" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_21_2.split:98 %norma_18_loc_load = load i32 %norma_18_loc

]]></Node>
<StgValue><ssdm name="norma_18_loc_load"/></StgValue>
</operation>

<operation id="631" st_id="85" stage="3" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:104 %tmp_8 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_8

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="632" st_id="85" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:113 %add13_7 = fadd i32 %conv_7, i32 %mul12_7

]]></Node>
<StgValue><ssdm name="add13_7"/></StgValue>
</operation>

<operation id="633" st_id="85" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:115 %p_x_assign_9 = fmul i32 %norma_18_loc_load, i32 -8

]]></Node>
<StgValue><ssdm name="p_x_assign_9"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="634" st_id="86" stage="2" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:104 %tmp_8 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_8

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="635" st_id="86" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:113 %add13_7 = fadd i32 %conv_7, i32 %mul12_7

]]></Node>
<StgValue><ssdm name="add13_7"/></StgValue>
</operation>

<operation id="636" st_id="86" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:115 %p_x_assign_9 = fmul i32 %norma_18_loc_load, i32 -8

]]></Node>
<StgValue><ssdm name="p_x_assign_9"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="637" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_21_2.split:84 %zext_ln17_7 = zext i11 %or_ln18_7

]]></Node>
<StgValue><ssdm name="zext_ln17_7"/></StgValue>
</operation>

<operation id="638" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_21_2.split:93 %sv_coeff_addr_8 = getelementptr i32 %sv_coeff, i64 0, i64 %zext_ln17_7

]]></Node>
<StgValue><ssdm name="sv_coeff_addr_8"/></StgValue>
</operation>

<operation id="639" st_id="87" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="11">
<![CDATA[
VITIS_LOOP_21_2.split:94 %sv_coeff_load_8 = load i11 %sv_coeff_addr_8

]]></Node>
<StgValue><ssdm name="sv_coeff_load_8"/></StgValue>
</operation>

<operation id="640" st_id="87" stage="1" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:104 %tmp_8 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_8

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="641" st_id="87" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:113 %add13_7 = fadd i32 %conv_7, i32 %mul12_7

]]></Node>
<StgValue><ssdm name="add13_7"/></StgValue>
</operation>

<operation id="642" st_id="87" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:115 %p_x_assign_9 = fmul i32 %norma_18_loc_load, i32 -8

]]></Node>
<StgValue><ssdm name="p_x_assign_9"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="643" st_id="88" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="11">
<![CDATA[
VITIS_LOOP_21_2.split:94 %sv_coeff_load_8 = load i11 %sv_coeff_addr_8

]]></Node>
<StgValue><ssdm name="sv_coeff_load_8"/></StgValue>
</operation>

<operation id="644" st_id="88" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:114 %sum_8 = call i32 @__hls_fptosi_float_i32, i32 %add13_7

]]></Node>
<StgValue><ssdm name="sum_8"/></StgValue>
</operation>

<operation id="645" st_id="88" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:115 %p_x_assign_9 = fmul i32 %norma_18_loc_load, i32 -8

]]></Node>
<StgValue><ssdm name="p_x_assign_9"/></StgValue>
</operation>

<operation id="646" st_id="88" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:123 %mul12_8 = fmul i32 %tmp_8, i32 %sv_coeff_load_8

]]></Node>
<StgValue><ssdm name="mul12_8"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="647" st_id="89" stage="8" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:116 %tmp_9 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_9

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="648" st_id="89" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:123 %mul12_8 = fmul i32 %tmp_8, i32 %sv_coeff_load_8

]]></Node>
<StgValue><ssdm name="mul12_8"/></StgValue>
</operation>

<operation id="649" st_id="89" stage="3" lat="3">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:124 %conv_8 = sitofp i32 %sum_8

]]></Node>
<StgValue><ssdm name="conv_8"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="650" st_id="90" stage="7" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:116 %tmp_9 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_9

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="651" st_id="90" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:123 %mul12_8 = fmul i32 %tmp_8, i32 %sv_coeff_load_8

]]></Node>
<StgValue><ssdm name="mul12_8"/></StgValue>
</operation>

<operation id="652" st_id="90" stage="2" lat="3">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:124 %conv_8 = sitofp i32 %sum_8

]]></Node>
<StgValue><ssdm name="conv_8"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="653" st_id="91" stage="6" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:116 %tmp_9 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_9

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="654" st_id="91" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:123 %mul12_8 = fmul i32 %tmp_8, i32 %sv_coeff_load_8

]]></Node>
<StgValue><ssdm name="mul12_8"/></StgValue>
</operation>

<operation id="655" st_id="91" stage="1" lat="3">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:124 %conv_8 = sitofp i32 %sum_8

]]></Node>
<StgValue><ssdm name="conv_8"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="656" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_21_2.split:107 %or_ln18_9 = or i11 %i_1, i11 10

]]></Node>
<StgValue><ssdm name="or_ln18_9"/></StgValue>
</operation>

<operation id="657" st_id="92" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
VITIS_LOOP_21_2.split:109 %call_ln18 = call void @svm_Pipeline_VITIS_LOOP_21_210, i11 %or_ln18_9, i32 %test_vector, i32 %norma_20_loc, i32 %sup_vectors

]]></Node>
<StgValue><ssdm name="call_ln18"/></StgValue>
</operation>

<operation id="658" st_id="92" stage="5" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:116 %tmp_9 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_9

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="659" st_id="92" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:125 %add13_8 = fadd i32 %conv_8, i32 %mul12_8

]]></Node>
<StgValue><ssdm name="add13_8"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="660" st_id="93" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
VITIS_LOOP_21_2.split:109 %call_ln18 = call void @svm_Pipeline_VITIS_LOOP_21_210, i11 %or_ln18_9, i32 %test_vector, i32 %norma_20_loc, i32 %sup_vectors

]]></Node>
<StgValue><ssdm name="call_ln18"/></StgValue>
</operation>

<operation id="661" st_id="93" stage="4" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:116 %tmp_9 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_9

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="662" st_id="93" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:125 %add13_8 = fadd i32 %conv_8, i32 %mul12_8

]]></Node>
<StgValue><ssdm name="add13_8"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="663" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_21_2.split:110 %norma_20_loc_load = load i32 %norma_20_loc

]]></Node>
<StgValue><ssdm name="norma_20_loc_load"/></StgValue>
</operation>

<operation id="664" st_id="94" stage="3" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:116 %tmp_9 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_9

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="665" st_id="94" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:125 %add13_8 = fadd i32 %conv_8, i32 %mul12_8

]]></Node>
<StgValue><ssdm name="add13_8"/></StgValue>
</operation>

<operation id="666" st_id="94" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:127 %p_x_assign_s = fmul i32 %norma_20_loc_load, i32 -8

]]></Node>
<StgValue><ssdm name="p_x_assign_s"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="667" st_id="95" stage="2" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:116 %tmp_9 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_9

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="668" st_id="95" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:125 %add13_8 = fadd i32 %conv_8, i32 %mul12_8

]]></Node>
<StgValue><ssdm name="add13_8"/></StgValue>
</operation>

<operation id="669" st_id="95" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:127 %p_x_assign_s = fmul i32 %norma_20_loc_load, i32 -8

]]></Node>
<StgValue><ssdm name="p_x_assign_s"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="670" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_21_2.split:96 %zext_ln17_8 = zext i11 %or_ln18_8

]]></Node>
<StgValue><ssdm name="zext_ln17_8"/></StgValue>
</operation>

<operation id="671" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_21_2.split:105 %sv_coeff_addr_9 = getelementptr i32 %sv_coeff, i64 0, i64 %zext_ln17_8

]]></Node>
<StgValue><ssdm name="sv_coeff_addr_9"/></StgValue>
</operation>

<operation id="672" st_id="96" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="11">
<![CDATA[
VITIS_LOOP_21_2.split:106 %sv_coeff_load_9 = load i11 %sv_coeff_addr_9

]]></Node>
<StgValue><ssdm name="sv_coeff_load_9"/></StgValue>
</operation>

<operation id="673" st_id="96" stage="1" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:116 %tmp_9 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_9

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="674" st_id="96" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:125 %add13_8 = fadd i32 %conv_8, i32 %mul12_8

]]></Node>
<StgValue><ssdm name="add13_8"/></StgValue>
</operation>

<operation id="675" st_id="96" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:127 %p_x_assign_s = fmul i32 %norma_20_loc_load, i32 -8

]]></Node>
<StgValue><ssdm name="p_x_assign_s"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="676" st_id="97" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="11">
<![CDATA[
VITIS_LOOP_21_2.split:106 %sv_coeff_load_9 = load i11 %sv_coeff_addr_9

]]></Node>
<StgValue><ssdm name="sv_coeff_load_9"/></StgValue>
</operation>

<operation id="677" st_id="97" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:126 %sum_9 = call i32 @__hls_fptosi_float_i32, i32 %add13_8

]]></Node>
<StgValue><ssdm name="sum_9"/></StgValue>
</operation>

<operation id="678" st_id="97" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:127 %p_x_assign_s = fmul i32 %norma_20_loc_load, i32 -8

]]></Node>
<StgValue><ssdm name="p_x_assign_s"/></StgValue>
</operation>

<operation id="679" st_id="97" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:135 %mul12_9 = fmul i32 %tmp_9, i32 %sv_coeff_load_9

]]></Node>
<StgValue><ssdm name="mul12_9"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="680" st_id="98" stage="8" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:128 %tmp_s = fexp i32 @llvm.exp.f32, i32 %p_x_assign_s

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="681" st_id="98" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:135 %mul12_9 = fmul i32 %tmp_9, i32 %sv_coeff_load_9

]]></Node>
<StgValue><ssdm name="mul12_9"/></StgValue>
</operation>

<operation id="682" st_id="98" stage="3" lat="3">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:136 %conv_9 = sitofp i32 %sum_9

]]></Node>
<StgValue><ssdm name="conv_9"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="683" st_id="99" stage="7" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:128 %tmp_s = fexp i32 @llvm.exp.f32, i32 %p_x_assign_s

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="684" st_id="99" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:135 %mul12_9 = fmul i32 %tmp_9, i32 %sv_coeff_load_9

]]></Node>
<StgValue><ssdm name="mul12_9"/></StgValue>
</operation>

<operation id="685" st_id="99" stage="2" lat="3">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:136 %conv_9 = sitofp i32 %sum_9

]]></Node>
<StgValue><ssdm name="conv_9"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="686" st_id="100" stage="6" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:128 %tmp_s = fexp i32 @llvm.exp.f32, i32 %p_x_assign_s

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="687" st_id="100" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:135 %mul12_9 = fmul i32 %tmp_9, i32 %sv_coeff_load_9

]]></Node>
<StgValue><ssdm name="mul12_9"/></StgValue>
</operation>

<operation id="688" st_id="100" stage="1" lat="3">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:136 %conv_9 = sitofp i32 %sum_9

]]></Node>
<StgValue><ssdm name="conv_9"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="689" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_21_2.split:119 %or_ln18_10 = or i11 %i_1, i11 11

]]></Node>
<StgValue><ssdm name="or_ln18_10"/></StgValue>
</operation>

<operation id="690" st_id="101" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
VITIS_LOOP_21_2.split:121 %call_ln18 = call void @svm_Pipeline_VITIS_LOOP_21_211, i11 %or_ln18_10, i32 %test_vector, i32 %norma_22_loc, i32 %sup_vectors

]]></Node>
<StgValue><ssdm name="call_ln18"/></StgValue>
</operation>

<operation id="691" st_id="101" stage="5" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:128 %tmp_s = fexp i32 @llvm.exp.f32, i32 %p_x_assign_s

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="692" st_id="101" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:137 %add13_9 = fadd i32 %conv_9, i32 %mul12_9

]]></Node>
<StgValue><ssdm name="add13_9"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="693" st_id="102" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
VITIS_LOOP_21_2.split:121 %call_ln18 = call void @svm_Pipeline_VITIS_LOOP_21_211, i11 %or_ln18_10, i32 %test_vector, i32 %norma_22_loc, i32 %sup_vectors

]]></Node>
<StgValue><ssdm name="call_ln18"/></StgValue>
</operation>

<operation id="694" st_id="102" stage="4" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:128 %tmp_s = fexp i32 @llvm.exp.f32, i32 %p_x_assign_s

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="695" st_id="102" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:137 %add13_9 = fadd i32 %conv_9, i32 %mul12_9

]]></Node>
<StgValue><ssdm name="add13_9"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="696" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_21_2.split:122 %norma_22_loc_load = load i32 %norma_22_loc

]]></Node>
<StgValue><ssdm name="norma_22_loc_load"/></StgValue>
</operation>

<operation id="697" st_id="103" stage="3" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:128 %tmp_s = fexp i32 @llvm.exp.f32, i32 %p_x_assign_s

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="698" st_id="103" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:137 %add13_9 = fadd i32 %conv_9, i32 %mul12_9

]]></Node>
<StgValue><ssdm name="add13_9"/></StgValue>
</operation>

<operation id="699" st_id="103" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:139 %p_x_assign_10 = fmul i32 %norma_22_loc_load, i32 -8

]]></Node>
<StgValue><ssdm name="p_x_assign_10"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="700" st_id="104" stage="2" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:128 %tmp_s = fexp i32 @llvm.exp.f32, i32 %p_x_assign_s

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="701" st_id="104" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:137 %add13_9 = fadd i32 %conv_9, i32 %mul12_9

]]></Node>
<StgValue><ssdm name="add13_9"/></StgValue>
</operation>

<operation id="702" st_id="104" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:139 %p_x_assign_10 = fmul i32 %norma_22_loc_load, i32 -8

]]></Node>
<StgValue><ssdm name="p_x_assign_10"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="703" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_21_2.split:108 %zext_ln17_9 = zext i11 %or_ln18_9

]]></Node>
<StgValue><ssdm name="zext_ln17_9"/></StgValue>
</operation>

<operation id="704" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_21_2.split:117 %sv_coeff_addr_10 = getelementptr i32 %sv_coeff, i64 0, i64 %zext_ln17_9

]]></Node>
<StgValue><ssdm name="sv_coeff_addr_10"/></StgValue>
</operation>

<operation id="705" st_id="105" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="11">
<![CDATA[
VITIS_LOOP_21_2.split:118 %sv_coeff_load_10 = load i11 %sv_coeff_addr_10

]]></Node>
<StgValue><ssdm name="sv_coeff_load_10"/></StgValue>
</operation>

<operation id="706" st_id="105" stage="1" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:128 %tmp_s = fexp i32 @llvm.exp.f32, i32 %p_x_assign_s

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="707" st_id="105" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:137 %add13_9 = fadd i32 %conv_9, i32 %mul12_9

]]></Node>
<StgValue><ssdm name="add13_9"/></StgValue>
</operation>

<operation id="708" st_id="105" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:139 %p_x_assign_10 = fmul i32 %norma_22_loc_load, i32 -8

]]></Node>
<StgValue><ssdm name="p_x_assign_10"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="709" st_id="106" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="11">
<![CDATA[
VITIS_LOOP_21_2.split:118 %sv_coeff_load_10 = load i11 %sv_coeff_addr_10

]]></Node>
<StgValue><ssdm name="sv_coeff_load_10"/></StgValue>
</operation>

<operation id="710" st_id="106" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:138 %sum_33 = call i32 @__hls_fptosi_float_i32, i32 %add13_9

]]></Node>
<StgValue><ssdm name="sum_33"/></StgValue>
</operation>

<operation id="711" st_id="106" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:139 %p_x_assign_10 = fmul i32 %norma_22_loc_load, i32 -8

]]></Node>
<StgValue><ssdm name="p_x_assign_10"/></StgValue>
</operation>

<operation id="712" st_id="106" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:147 %mul12_s = fmul i32 %tmp_s, i32 %sv_coeff_load_10

]]></Node>
<StgValue><ssdm name="mul12_s"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="713" st_id="107" stage="8" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:140 %tmp_10 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_10

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="714" st_id="107" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:147 %mul12_s = fmul i32 %tmp_s, i32 %sv_coeff_load_10

]]></Node>
<StgValue><ssdm name="mul12_s"/></StgValue>
</operation>

<operation id="715" st_id="107" stage="3" lat="3">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:148 %conv_s = sitofp i32 %sum_33

]]></Node>
<StgValue><ssdm name="conv_s"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="716" st_id="108" stage="7" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:140 %tmp_10 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_10

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="717" st_id="108" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:147 %mul12_s = fmul i32 %tmp_s, i32 %sv_coeff_load_10

]]></Node>
<StgValue><ssdm name="mul12_s"/></StgValue>
</operation>

<operation id="718" st_id="108" stage="2" lat="3">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:148 %conv_s = sitofp i32 %sum_33

]]></Node>
<StgValue><ssdm name="conv_s"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="719" st_id="109" stage="6" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:140 %tmp_10 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_10

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="720" st_id="109" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:147 %mul12_s = fmul i32 %tmp_s, i32 %sv_coeff_load_10

]]></Node>
<StgValue><ssdm name="mul12_s"/></StgValue>
</operation>

<operation id="721" st_id="109" stage="1" lat="3">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:148 %conv_s = sitofp i32 %sum_33

]]></Node>
<StgValue><ssdm name="conv_s"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="722" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_21_2.split:131 %or_ln18_11 = or i11 %i_1, i11 12

]]></Node>
<StgValue><ssdm name="or_ln18_11"/></StgValue>
</operation>

<operation id="723" st_id="110" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
VITIS_LOOP_21_2.split:133 %call_ln18 = call void @svm_Pipeline_VITIS_LOOP_21_212, i11 %or_ln18_11, i32 %test_vector, i32 %norma_24_loc, i32 %sup_vectors

]]></Node>
<StgValue><ssdm name="call_ln18"/></StgValue>
</operation>

<operation id="724" st_id="110" stage="5" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:140 %tmp_10 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_10

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="725" st_id="110" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:149 %add13_s = fadd i32 %conv_s, i32 %mul12_s

]]></Node>
<StgValue><ssdm name="add13_s"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="726" st_id="111" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
VITIS_LOOP_21_2.split:133 %call_ln18 = call void @svm_Pipeline_VITIS_LOOP_21_212, i11 %or_ln18_11, i32 %test_vector, i32 %norma_24_loc, i32 %sup_vectors

]]></Node>
<StgValue><ssdm name="call_ln18"/></StgValue>
</operation>

<operation id="727" st_id="111" stage="4" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:140 %tmp_10 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_10

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="728" st_id="111" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:149 %add13_s = fadd i32 %conv_s, i32 %mul12_s

]]></Node>
<StgValue><ssdm name="add13_s"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="729" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_21_2.split:134 %norma_24_loc_load = load i32 %norma_24_loc

]]></Node>
<StgValue><ssdm name="norma_24_loc_load"/></StgValue>
</operation>

<operation id="730" st_id="112" stage="3" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:140 %tmp_10 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_10

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="731" st_id="112" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:149 %add13_s = fadd i32 %conv_s, i32 %mul12_s

]]></Node>
<StgValue><ssdm name="add13_s"/></StgValue>
</operation>

<operation id="732" st_id="112" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:151 %p_x_assign_11 = fmul i32 %norma_24_loc_load, i32 -8

]]></Node>
<StgValue><ssdm name="p_x_assign_11"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="733" st_id="113" stage="2" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:140 %tmp_10 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_10

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="734" st_id="113" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:149 %add13_s = fadd i32 %conv_s, i32 %mul12_s

]]></Node>
<StgValue><ssdm name="add13_s"/></StgValue>
</operation>

<operation id="735" st_id="113" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:151 %p_x_assign_11 = fmul i32 %norma_24_loc_load, i32 -8

]]></Node>
<StgValue><ssdm name="p_x_assign_11"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="736" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_21_2.split:120 %zext_ln17_10 = zext i11 %or_ln18_10

]]></Node>
<StgValue><ssdm name="zext_ln17_10"/></StgValue>
</operation>

<operation id="737" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_21_2.split:129 %sv_coeff_addr_11 = getelementptr i32 %sv_coeff, i64 0, i64 %zext_ln17_10

]]></Node>
<StgValue><ssdm name="sv_coeff_addr_11"/></StgValue>
</operation>

<operation id="738" st_id="114" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="11">
<![CDATA[
VITIS_LOOP_21_2.split:130 %sv_coeff_load_11 = load i11 %sv_coeff_addr_11

]]></Node>
<StgValue><ssdm name="sv_coeff_load_11"/></StgValue>
</operation>

<operation id="739" st_id="114" stage="1" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:140 %tmp_10 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_10

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="740" st_id="114" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:149 %add13_s = fadd i32 %conv_s, i32 %mul12_s

]]></Node>
<StgValue><ssdm name="add13_s"/></StgValue>
</operation>

<operation id="741" st_id="114" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:151 %p_x_assign_11 = fmul i32 %norma_24_loc_load, i32 -8

]]></Node>
<StgValue><ssdm name="p_x_assign_11"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="742" st_id="115" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="11">
<![CDATA[
VITIS_LOOP_21_2.split:130 %sv_coeff_load_11 = load i11 %sv_coeff_addr_11

]]></Node>
<StgValue><ssdm name="sv_coeff_load_11"/></StgValue>
</operation>

<operation id="743" st_id="115" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:150 %sum_10 = call i32 @__hls_fptosi_float_i32, i32 %add13_s

]]></Node>
<StgValue><ssdm name="sum_10"/></StgValue>
</operation>

<operation id="744" st_id="115" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:151 %p_x_assign_11 = fmul i32 %norma_24_loc_load, i32 -8

]]></Node>
<StgValue><ssdm name="p_x_assign_11"/></StgValue>
</operation>

<operation id="745" st_id="115" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:159 %mul12_10 = fmul i32 %tmp_10, i32 %sv_coeff_load_11

]]></Node>
<StgValue><ssdm name="mul12_10"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="746" st_id="116" stage="8" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:152 %tmp_11 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_11

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="747" st_id="116" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:159 %mul12_10 = fmul i32 %tmp_10, i32 %sv_coeff_load_11

]]></Node>
<StgValue><ssdm name="mul12_10"/></StgValue>
</operation>

<operation id="748" st_id="116" stage="3" lat="3">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:160 %conv_10 = sitofp i32 %sum_10

]]></Node>
<StgValue><ssdm name="conv_10"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="749" st_id="117" stage="7" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:152 %tmp_11 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_11

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="750" st_id="117" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:159 %mul12_10 = fmul i32 %tmp_10, i32 %sv_coeff_load_11

]]></Node>
<StgValue><ssdm name="mul12_10"/></StgValue>
</operation>

<operation id="751" st_id="117" stage="2" lat="3">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:160 %conv_10 = sitofp i32 %sum_10

]]></Node>
<StgValue><ssdm name="conv_10"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="752" st_id="118" stage="6" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:152 %tmp_11 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_11

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="753" st_id="118" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:159 %mul12_10 = fmul i32 %tmp_10, i32 %sv_coeff_load_11

]]></Node>
<StgValue><ssdm name="mul12_10"/></StgValue>
</operation>

<operation id="754" st_id="118" stage="1" lat="3">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:160 %conv_10 = sitofp i32 %sum_10

]]></Node>
<StgValue><ssdm name="conv_10"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="755" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_21_2.split:143 %or_ln18_12 = or i11 %i_1, i11 13

]]></Node>
<StgValue><ssdm name="or_ln18_12"/></StgValue>
</operation>

<operation id="756" st_id="119" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
VITIS_LOOP_21_2.split:145 %call_ln18 = call void @svm_Pipeline_VITIS_LOOP_21_213, i11 %or_ln18_12, i32 %test_vector, i32 %norma_26_loc, i32 %sup_vectors

]]></Node>
<StgValue><ssdm name="call_ln18"/></StgValue>
</operation>

<operation id="757" st_id="119" stage="5" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:152 %tmp_11 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_11

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="758" st_id="119" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:161 %add13_10 = fadd i32 %conv_10, i32 %mul12_10

]]></Node>
<StgValue><ssdm name="add13_10"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="759" st_id="120" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
VITIS_LOOP_21_2.split:145 %call_ln18 = call void @svm_Pipeline_VITIS_LOOP_21_213, i11 %or_ln18_12, i32 %test_vector, i32 %norma_26_loc, i32 %sup_vectors

]]></Node>
<StgValue><ssdm name="call_ln18"/></StgValue>
</operation>

<operation id="760" st_id="120" stage="4" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:152 %tmp_11 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_11

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="761" st_id="120" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:161 %add13_10 = fadd i32 %conv_10, i32 %mul12_10

]]></Node>
<StgValue><ssdm name="add13_10"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="762" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_21_2.split:146 %norma_26_loc_load = load i32 %norma_26_loc

]]></Node>
<StgValue><ssdm name="norma_26_loc_load"/></StgValue>
</operation>

<operation id="763" st_id="121" stage="3" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:152 %tmp_11 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_11

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="764" st_id="121" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:161 %add13_10 = fadd i32 %conv_10, i32 %mul12_10

]]></Node>
<StgValue><ssdm name="add13_10"/></StgValue>
</operation>

<operation id="765" st_id="121" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:163 %p_x_assign_12 = fmul i32 %norma_26_loc_load, i32 -8

]]></Node>
<StgValue><ssdm name="p_x_assign_12"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="766" st_id="122" stage="2" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:152 %tmp_11 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_11

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="767" st_id="122" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:161 %add13_10 = fadd i32 %conv_10, i32 %mul12_10

]]></Node>
<StgValue><ssdm name="add13_10"/></StgValue>
</operation>

<operation id="768" st_id="122" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:163 %p_x_assign_12 = fmul i32 %norma_26_loc_load, i32 -8

]]></Node>
<StgValue><ssdm name="p_x_assign_12"/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="769" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_21_2.split:132 %zext_ln17_11 = zext i11 %or_ln18_11

]]></Node>
<StgValue><ssdm name="zext_ln17_11"/></StgValue>
</operation>

<operation id="770" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_21_2.split:141 %sv_coeff_addr_12 = getelementptr i32 %sv_coeff, i64 0, i64 %zext_ln17_11

]]></Node>
<StgValue><ssdm name="sv_coeff_addr_12"/></StgValue>
</operation>

<operation id="771" st_id="123" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="11">
<![CDATA[
VITIS_LOOP_21_2.split:142 %sv_coeff_load_12 = load i11 %sv_coeff_addr_12

]]></Node>
<StgValue><ssdm name="sv_coeff_load_12"/></StgValue>
</operation>

<operation id="772" st_id="123" stage="1" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:152 %tmp_11 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_11

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="773" st_id="123" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:161 %add13_10 = fadd i32 %conv_10, i32 %mul12_10

]]></Node>
<StgValue><ssdm name="add13_10"/></StgValue>
</operation>

<operation id="774" st_id="123" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:163 %p_x_assign_12 = fmul i32 %norma_26_loc_load, i32 -8

]]></Node>
<StgValue><ssdm name="p_x_assign_12"/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="775" st_id="124" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="11">
<![CDATA[
VITIS_LOOP_21_2.split:142 %sv_coeff_load_12 = load i11 %sv_coeff_addr_12

]]></Node>
<StgValue><ssdm name="sv_coeff_load_12"/></StgValue>
</operation>

<operation id="776" st_id="124" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:162 %sum_11 = call i32 @__hls_fptosi_float_i32, i32 %add13_10

]]></Node>
<StgValue><ssdm name="sum_11"/></StgValue>
</operation>

<operation id="777" st_id="124" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:163 %p_x_assign_12 = fmul i32 %norma_26_loc_load, i32 -8

]]></Node>
<StgValue><ssdm name="p_x_assign_12"/></StgValue>
</operation>

<operation id="778" st_id="124" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:171 %mul12_11 = fmul i32 %tmp_11, i32 %sv_coeff_load_12

]]></Node>
<StgValue><ssdm name="mul12_11"/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="779" st_id="125" stage="8" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:164 %tmp_12 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_12

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="780" st_id="125" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:171 %mul12_11 = fmul i32 %tmp_11, i32 %sv_coeff_load_12

]]></Node>
<StgValue><ssdm name="mul12_11"/></StgValue>
</operation>

<operation id="781" st_id="125" stage="3" lat="3">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:172 %conv_11 = sitofp i32 %sum_11

]]></Node>
<StgValue><ssdm name="conv_11"/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="782" st_id="126" stage="7" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:164 %tmp_12 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_12

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="783" st_id="126" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:171 %mul12_11 = fmul i32 %tmp_11, i32 %sv_coeff_load_12

]]></Node>
<StgValue><ssdm name="mul12_11"/></StgValue>
</operation>

<operation id="784" st_id="126" stage="2" lat="3">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:172 %conv_11 = sitofp i32 %sum_11

]]></Node>
<StgValue><ssdm name="conv_11"/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="785" st_id="127" stage="6" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:164 %tmp_12 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_12

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="786" st_id="127" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:171 %mul12_11 = fmul i32 %tmp_11, i32 %sv_coeff_load_12

]]></Node>
<StgValue><ssdm name="mul12_11"/></StgValue>
</operation>

<operation id="787" st_id="127" stage="1" lat="3">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:172 %conv_11 = sitofp i32 %sum_11

]]></Node>
<StgValue><ssdm name="conv_11"/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="788" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_21_2.split:155 %or_ln18_13 = or i11 %i_1, i11 14

]]></Node>
<StgValue><ssdm name="or_ln18_13"/></StgValue>
</operation>

<operation id="789" st_id="128" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
VITIS_LOOP_21_2.split:157 %call_ln18 = call void @svm_Pipeline_VITIS_LOOP_21_214, i11 %or_ln18_13, i32 %test_vector, i32 %norma_28_loc, i32 %sup_vectors

]]></Node>
<StgValue><ssdm name="call_ln18"/></StgValue>
</operation>

<operation id="790" st_id="128" stage="5" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:164 %tmp_12 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_12

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="791" st_id="128" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:173 %add13_11 = fadd i32 %conv_11, i32 %mul12_11

]]></Node>
<StgValue><ssdm name="add13_11"/></StgValue>
</operation>
</state>

<state id="129" st_id="129">

<operation id="792" st_id="129" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
VITIS_LOOP_21_2.split:157 %call_ln18 = call void @svm_Pipeline_VITIS_LOOP_21_214, i11 %or_ln18_13, i32 %test_vector, i32 %norma_28_loc, i32 %sup_vectors

]]></Node>
<StgValue><ssdm name="call_ln18"/></StgValue>
</operation>

<operation id="793" st_id="129" stage="4" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:164 %tmp_12 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_12

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="794" st_id="129" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:173 %add13_11 = fadd i32 %conv_11, i32 %mul12_11

]]></Node>
<StgValue><ssdm name="add13_11"/></StgValue>
</operation>
</state>

<state id="130" st_id="130">

<operation id="795" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_21_2.split:158 %norma_28_loc_load = load i32 %norma_28_loc

]]></Node>
<StgValue><ssdm name="norma_28_loc_load"/></StgValue>
</operation>

<operation id="796" st_id="130" stage="3" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:164 %tmp_12 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_12

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="797" st_id="130" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:173 %add13_11 = fadd i32 %conv_11, i32 %mul12_11

]]></Node>
<StgValue><ssdm name="add13_11"/></StgValue>
</operation>

<operation id="798" st_id="130" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:175 %p_x_assign_13 = fmul i32 %norma_28_loc_load, i32 -8

]]></Node>
<StgValue><ssdm name="p_x_assign_13"/></StgValue>
</operation>
</state>

<state id="131" st_id="131">

<operation id="799" st_id="131" stage="2" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:164 %tmp_12 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_12

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="800" st_id="131" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:173 %add13_11 = fadd i32 %conv_11, i32 %mul12_11

]]></Node>
<StgValue><ssdm name="add13_11"/></StgValue>
</operation>

<operation id="801" st_id="131" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:175 %p_x_assign_13 = fmul i32 %norma_28_loc_load, i32 -8

]]></Node>
<StgValue><ssdm name="p_x_assign_13"/></StgValue>
</operation>
</state>

<state id="132" st_id="132">

<operation id="802" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_21_2.split:144 %zext_ln17_12 = zext i11 %or_ln18_12

]]></Node>
<StgValue><ssdm name="zext_ln17_12"/></StgValue>
</operation>

<operation id="803" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_21_2.split:153 %sv_coeff_addr_13 = getelementptr i32 %sv_coeff, i64 0, i64 %zext_ln17_12

]]></Node>
<StgValue><ssdm name="sv_coeff_addr_13"/></StgValue>
</operation>

<operation id="804" st_id="132" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="11">
<![CDATA[
VITIS_LOOP_21_2.split:154 %sv_coeff_load_13 = load i11 %sv_coeff_addr_13

]]></Node>
<StgValue><ssdm name="sv_coeff_load_13"/></StgValue>
</operation>

<operation id="805" st_id="132" stage="1" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:164 %tmp_12 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_12

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="806" st_id="132" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:173 %add13_11 = fadd i32 %conv_11, i32 %mul12_11

]]></Node>
<StgValue><ssdm name="add13_11"/></StgValue>
</operation>

<operation id="807" st_id="132" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:175 %p_x_assign_13 = fmul i32 %norma_28_loc_load, i32 -8

]]></Node>
<StgValue><ssdm name="p_x_assign_13"/></StgValue>
</operation>
</state>

<state id="133" st_id="133">

<operation id="808" st_id="133" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="11">
<![CDATA[
VITIS_LOOP_21_2.split:154 %sv_coeff_load_13 = load i11 %sv_coeff_addr_13

]]></Node>
<StgValue><ssdm name="sv_coeff_load_13"/></StgValue>
</operation>

<operation id="809" st_id="133" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:174 %sum_12 = call i32 @__hls_fptosi_float_i32, i32 %add13_11

]]></Node>
<StgValue><ssdm name="sum_12"/></StgValue>
</operation>

<operation id="810" st_id="133" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:175 %p_x_assign_13 = fmul i32 %norma_28_loc_load, i32 -8

]]></Node>
<StgValue><ssdm name="p_x_assign_13"/></StgValue>
</operation>

<operation id="811" st_id="133" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:183 %mul12_12 = fmul i32 %tmp_12, i32 %sv_coeff_load_13

]]></Node>
<StgValue><ssdm name="mul12_12"/></StgValue>
</operation>
</state>

<state id="134" st_id="134">

<operation id="812" st_id="134" stage="8" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:176 %tmp_13 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_13

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="813" st_id="134" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:183 %mul12_12 = fmul i32 %tmp_12, i32 %sv_coeff_load_13

]]></Node>
<StgValue><ssdm name="mul12_12"/></StgValue>
</operation>

<operation id="814" st_id="134" stage="3" lat="3">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:184 %conv_12 = sitofp i32 %sum_12

]]></Node>
<StgValue><ssdm name="conv_12"/></StgValue>
</operation>
</state>

<state id="135" st_id="135">

<operation id="815" st_id="135" stage="7" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:176 %tmp_13 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_13

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="816" st_id="135" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:183 %mul12_12 = fmul i32 %tmp_12, i32 %sv_coeff_load_13

]]></Node>
<StgValue><ssdm name="mul12_12"/></StgValue>
</operation>

<operation id="817" st_id="135" stage="2" lat="3">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:184 %conv_12 = sitofp i32 %sum_12

]]></Node>
<StgValue><ssdm name="conv_12"/></StgValue>
</operation>
</state>

<state id="136" st_id="136">

<operation id="818" st_id="136" stage="6" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:176 %tmp_13 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_13

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="819" st_id="136" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:183 %mul12_12 = fmul i32 %tmp_12, i32 %sv_coeff_load_13

]]></Node>
<StgValue><ssdm name="mul12_12"/></StgValue>
</operation>

<operation id="820" st_id="136" stage="1" lat="3">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:184 %conv_12 = sitofp i32 %sum_12

]]></Node>
<StgValue><ssdm name="conv_12"/></StgValue>
</operation>
</state>

<state id="137" st_id="137">

<operation id="821" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_21_2.split:167 %or_ln18_14 = or i11 %i_1, i11 15

]]></Node>
<StgValue><ssdm name="or_ln18_14"/></StgValue>
</operation>

<operation id="822" st_id="137" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
VITIS_LOOP_21_2.split:169 %call_ln18 = call void @svm_Pipeline_VITIS_LOOP_21_215, i11 %or_ln18_14, i32 %test_vector, i32 %norma_30_loc, i32 %sup_vectors

]]></Node>
<StgValue><ssdm name="call_ln18"/></StgValue>
</operation>

<operation id="823" st_id="137" stage="5" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:176 %tmp_13 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_13

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="824" st_id="137" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:185 %add13_12 = fadd i32 %conv_12, i32 %mul12_12

]]></Node>
<StgValue><ssdm name="add13_12"/></StgValue>
</operation>
</state>

<state id="138" st_id="138">

<operation id="825" st_id="138" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
VITIS_LOOP_21_2.split:169 %call_ln18 = call void @svm_Pipeline_VITIS_LOOP_21_215, i11 %or_ln18_14, i32 %test_vector, i32 %norma_30_loc, i32 %sup_vectors

]]></Node>
<StgValue><ssdm name="call_ln18"/></StgValue>
</operation>

<operation id="826" st_id="138" stage="4" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:176 %tmp_13 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_13

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="827" st_id="138" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:185 %add13_12 = fadd i32 %conv_12, i32 %mul12_12

]]></Node>
<StgValue><ssdm name="add13_12"/></StgValue>
</operation>
</state>

<state id="139" st_id="139">

<operation id="828" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_21_2.split:170 %norma_30_loc_load = load i32 %norma_30_loc

]]></Node>
<StgValue><ssdm name="norma_30_loc_load"/></StgValue>
</operation>

<operation id="829" st_id="139" stage="3" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:176 %tmp_13 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_13

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="830" st_id="139" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:185 %add13_12 = fadd i32 %conv_12, i32 %mul12_12

]]></Node>
<StgValue><ssdm name="add13_12"/></StgValue>
</operation>

<operation id="831" st_id="139" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:187 %p_x_assign_14 = fmul i32 %norma_30_loc_load, i32 -8

]]></Node>
<StgValue><ssdm name="p_x_assign_14"/></StgValue>
</operation>
</state>

<state id="140" st_id="140">

<operation id="832" st_id="140" stage="2" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:176 %tmp_13 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_13

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="833" st_id="140" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:185 %add13_12 = fadd i32 %conv_12, i32 %mul12_12

]]></Node>
<StgValue><ssdm name="add13_12"/></StgValue>
</operation>

<operation id="834" st_id="140" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:187 %p_x_assign_14 = fmul i32 %norma_30_loc_load, i32 -8

]]></Node>
<StgValue><ssdm name="p_x_assign_14"/></StgValue>
</operation>
</state>

<state id="141" st_id="141">

<operation id="835" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_21_2.split:156 %zext_ln17_13 = zext i11 %or_ln18_13

]]></Node>
<StgValue><ssdm name="zext_ln17_13"/></StgValue>
</operation>

<operation id="836" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_21_2.split:165 %sv_coeff_addr_14 = getelementptr i32 %sv_coeff, i64 0, i64 %zext_ln17_13

]]></Node>
<StgValue><ssdm name="sv_coeff_addr_14"/></StgValue>
</operation>

<operation id="837" st_id="141" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="11">
<![CDATA[
VITIS_LOOP_21_2.split:166 %sv_coeff_load_14 = load i11 %sv_coeff_addr_14

]]></Node>
<StgValue><ssdm name="sv_coeff_load_14"/></StgValue>
</operation>

<operation id="838" st_id="141" stage="1" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:176 %tmp_13 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_13

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="839" st_id="141" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:185 %add13_12 = fadd i32 %conv_12, i32 %mul12_12

]]></Node>
<StgValue><ssdm name="add13_12"/></StgValue>
</operation>

<operation id="840" st_id="141" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:187 %p_x_assign_14 = fmul i32 %norma_30_loc_load, i32 -8

]]></Node>
<StgValue><ssdm name="p_x_assign_14"/></StgValue>
</operation>
</state>

<state id="142" st_id="142">

<operation id="841" st_id="142" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="11">
<![CDATA[
VITIS_LOOP_21_2.split:166 %sv_coeff_load_14 = load i11 %sv_coeff_addr_14

]]></Node>
<StgValue><ssdm name="sv_coeff_load_14"/></StgValue>
</operation>

<operation id="842" st_id="142" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:186 %sum_13 = call i32 @__hls_fptosi_float_i32, i32 %add13_12

]]></Node>
<StgValue><ssdm name="sum_13"/></StgValue>
</operation>

<operation id="843" st_id="142" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:187 %p_x_assign_14 = fmul i32 %norma_30_loc_load, i32 -8

]]></Node>
<StgValue><ssdm name="p_x_assign_14"/></StgValue>
</operation>

<operation id="844" st_id="142" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:195 %mul12_13 = fmul i32 %tmp_13, i32 %sv_coeff_load_14

]]></Node>
<StgValue><ssdm name="mul12_13"/></StgValue>
</operation>
</state>

<state id="143" st_id="143">

<operation id="845" st_id="143" stage="8" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:188 %tmp_14 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_14

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="846" st_id="143" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:195 %mul12_13 = fmul i32 %tmp_13, i32 %sv_coeff_load_14

]]></Node>
<StgValue><ssdm name="mul12_13"/></StgValue>
</operation>

<operation id="847" st_id="143" stage="3" lat="3">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:196 %conv_13 = sitofp i32 %sum_13

]]></Node>
<StgValue><ssdm name="conv_13"/></StgValue>
</operation>
</state>

<state id="144" st_id="144">

<operation id="848" st_id="144" stage="7" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:188 %tmp_14 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_14

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="849" st_id="144" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:195 %mul12_13 = fmul i32 %tmp_13, i32 %sv_coeff_load_14

]]></Node>
<StgValue><ssdm name="mul12_13"/></StgValue>
</operation>

<operation id="850" st_id="144" stage="2" lat="3">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:196 %conv_13 = sitofp i32 %sum_13

]]></Node>
<StgValue><ssdm name="conv_13"/></StgValue>
</operation>
</state>

<state id="145" st_id="145">

<operation id="851" st_id="145" stage="6" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:188 %tmp_14 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_14

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="852" st_id="145" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:195 %mul12_13 = fmul i32 %tmp_13, i32 %sv_coeff_load_14

]]></Node>
<StgValue><ssdm name="mul12_13"/></StgValue>
</operation>

<operation id="853" st_id="145" stage="1" lat="3">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:196 %conv_13 = sitofp i32 %sum_13

]]></Node>
<StgValue><ssdm name="conv_13"/></StgValue>
</operation>
</state>

<state id="146" st_id="146">

<operation id="854" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_21_2.split:179 %or_ln18_15 = or i11 %i_1, i11 16

]]></Node>
<StgValue><ssdm name="or_ln18_15"/></StgValue>
</operation>

<operation id="855" st_id="146" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
VITIS_LOOP_21_2.split:181 %call_ln18 = call void @svm_Pipeline_VITIS_LOOP_21_216, i11 %or_ln18_15, i32 %test_vector, i32 %norma_32_loc, i32 %sup_vectors

]]></Node>
<StgValue><ssdm name="call_ln18"/></StgValue>
</operation>

<operation id="856" st_id="146" stage="5" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:188 %tmp_14 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_14

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="857" st_id="146" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:197 %add13_13 = fadd i32 %conv_13, i32 %mul12_13

]]></Node>
<StgValue><ssdm name="add13_13"/></StgValue>
</operation>
</state>

<state id="147" st_id="147">

<operation id="858" st_id="147" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
VITIS_LOOP_21_2.split:181 %call_ln18 = call void @svm_Pipeline_VITIS_LOOP_21_216, i11 %or_ln18_15, i32 %test_vector, i32 %norma_32_loc, i32 %sup_vectors

]]></Node>
<StgValue><ssdm name="call_ln18"/></StgValue>
</operation>

<operation id="859" st_id="147" stage="4" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:188 %tmp_14 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_14

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="860" st_id="147" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:197 %add13_13 = fadd i32 %conv_13, i32 %mul12_13

]]></Node>
<StgValue><ssdm name="add13_13"/></StgValue>
</operation>
</state>

<state id="148" st_id="148">

<operation id="861" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_21_2.split:182 %norma_32_loc_load = load i32 %norma_32_loc

]]></Node>
<StgValue><ssdm name="norma_32_loc_load"/></StgValue>
</operation>

<operation id="862" st_id="148" stage="3" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:188 %tmp_14 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_14

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="863" st_id="148" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:197 %add13_13 = fadd i32 %conv_13, i32 %mul12_13

]]></Node>
<StgValue><ssdm name="add13_13"/></StgValue>
</operation>

<operation id="864" st_id="148" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:199 %p_x_assign_15 = fmul i32 %norma_32_loc_load, i32 -8

]]></Node>
<StgValue><ssdm name="p_x_assign_15"/></StgValue>
</operation>
</state>

<state id="149" st_id="149">

<operation id="865" st_id="149" stage="2" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:188 %tmp_14 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_14

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="866" st_id="149" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:197 %add13_13 = fadd i32 %conv_13, i32 %mul12_13

]]></Node>
<StgValue><ssdm name="add13_13"/></StgValue>
</operation>

<operation id="867" st_id="149" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:199 %p_x_assign_15 = fmul i32 %norma_32_loc_load, i32 -8

]]></Node>
<StgValue><ssdm name="p_x_assign_15"/></StgValue>
</operation>
</state>

<state id="150" st_id="150">

<operation id="868" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_21_2.split:168 %zext_ln17_14 = zext i11 %or_ln18_14

]]></Node>
<StgValue><ssdm name="zext_ln17_14"/></StgValue>
</operation>

<operation id="869" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_21_2.split:177 %sv_coeff_addr_15 = getelementptr i32 %sv_coeff, i64 0, i64 %zext_ln17_14

]]></Node>
<StgValue><ssdm name="sv_coeff_addr_15"/></StgValue>
</operation>

<operation id="870" st_id="150" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="11">
<![CDATA[
VITIS_LOOP_21_2.split:178 %sv_coeff_load_15 = load i11 %sv_coeff_addr_15

]]></Node>
<StgValue><ssdm name="sv_coeff_load_15"/></StgValue>
</operation>

<operation id="871" st_id="150" stage="1" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:188 %tmp_14 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_14

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="872" st_id="150" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:197 %add13_13 = fadd i32 %conv_13, i32 %mul12_13

]]></Node>
<StgValue><ssdm name="add13_13"/></StgValue>
</operation>

<operation id="873" st_id="150" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:199 %p_x_assign_15 = fmul i32 %norma_32_loc_load, i32 -8

]]></Node>
<StgValue><ssdm name="p_x_assign_15"/></StgValue>
</operation>
</state>

<state id="151" st_id="151">

<operation id="874" st_id="151" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="11">
<![CDATA[
VITIS_LOOP_21_2.split:178 %sv_coeff_load_15 = load i11 %sv_coeff_addr_15

]]></Node>
<StgValue><ssdm name="sv_coeff_load_15"/></StgValue>
</operation>

<operation id="875" st_id="151" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:198 %sum_14 = call i32 @__hls_fptosi_float_i32, i32 %add13_13

]]></Node>
<StgValue><ssdm name="sum_14"/></StgValue>
</operation>

<operation id="876" st_id="151" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:199 %p_x_assign_15 = fmul i32 %norma_32_loc_load, i32 -8

]]></Node>
<StgValue><ssdm name="p_x_assign_15"/></StgValue>
</operation>

<operation id="877" st_id="151" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:207 %mul12_14 = fmul i32 %tmp_14, i32 %sv_coeff_load_15

]]></Node>
<StgValue><ssdm name="mul12_14"/></StgValue>
</operation>
</state>

<state id="152" st_id="152">

<operation id="878" st_id="152" stage="8" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:200 %tmp_15 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_15

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="879" st_id="152" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:207 %mul12_14 = fmul i32 %tmp_14, i32 %sv_coeff_load_15

]]></Node>
<StgValue><ssdm name="mul12_14"/></StgValue>
</operation>

<operation id="880" st_id="152" stage="3" lat="3">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:208 %conv_14 = sitofp i32 %sum_14

]]></Node>
<StgValue><ssdm name="conv_14"/></StgValue>
</operation>
</state>

<state id="153" st_id="153">

<operation id="881" st_id="153" stage="7" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:200 %tmp_15 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_15

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="882" st_id="153" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:207 %mul12_14 = fmul i32 %tmp_14, i32 %sv_coeff_load_15

]]></Node>
<StgValue><ssdm name="mul12_14"/></StgValue>
</operation>

<operation id="883" st_id="153" stage="2" lat="3">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:208 %conv_14 = sitofp i32 %sum_14

]]></Node>
<StgValue><ssdm name="conv_14"/></StgValue>
</operation>
</state>

<state id="154" st_id="154">

<operation id="884" st_id="154" stage="6" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:200 %tmp_15 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_15

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="885" st_id="154" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:207 %mul12_14 = fmul i32 %tmp_14, i32 %sv_coeff_load_15

]]></Node>
<StgValue><ssdm name="mul12_14"/></StgValue>
</operation>

<operation id="886" st_id="154" stage="1" lat="3">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:208 %conv_14 = sitofp i32 %sum_14

]]></Node>
<StgValue><ssdm name="conv_14"/></StgValue>
</operation>
</state>

<state id="155" st_id="155">

<operation id="887" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_21_2.split:191 %or_ln18_16 = or i11 %i_1, i11 17

]]></Node>
<StgValue><ssdm name="or_ln18_16"/></StgValue>
</operation>

<operation id="888" st_id="155" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
VITIS_LOOP_21_2.split:193 %call_ln18 = call void @svm_Pipeline_VITIS_LOOP_21_217, i11 %or_ln18_16, i32 %test_vector, i32 %norma_34_loc, i32 %sup_vectors

]]></Node>
<StgValue><ssdm name="call_ln18"/></StgValue>
</operation>

<operation id="889" st_id="155" stage="5" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:200 %tmp_15 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_15

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="890" st_id="155" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:209 %add13_14 = fadd i32 %conv_14, i32 %mul12_14

]]></Node>
<StgValue><ssdm name="add13_14"/></StgValue>
</operation>
</state>

<state id="156" st_id="156">

<operation id="891" st_id="156" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
VITIS_LOOP_21_2.split:193 %call_ln18 = call void @svm_Pipeline_VITIS_LOOP_21_217, i11 %or_ln18_16, i32 %test_vector, i32 %norma_34_loc, i32 %sup_vectors

]]></Node>
<StgValue><ssdm name="call_ln18"/></StgValue>
</operation>

<operation id="892" st_id="156" stage="4" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:200 %tmp_15 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_15

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="893" st_id="156" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:209 %add13_14 = fadd i32 %conv_14, i32 %mul12_14

]]></Node>
<StgValue><ssdm name="add13_14"/></StgValue>
</operation>
</state>

<state id="157" st_id="157">

<operation id="894" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_21_2.split:194 %norma_34_loc_load = load i32 %norma_34_loc

]]></Node>
<StgValue><ssdm name="norma_34_loc_load"/></StgValue>
</operation>

<operation id="895" st_id="157" stage="3" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:200 %tmp_15 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_15

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="896" st_id="157" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:209 %add13_14 = fadd i32 %conv_14, i32 %mul12_14

]]></Node>
<StgValue><ssdm name="add13_14"/></StgValue>
</operation>

<operation id="897" st_id="157" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:211 %p_x_assign_16 = fmul i32 %norma_34_loc_load, i32 -8

]]></Node>
<StgValue><ssdm name="p_x_assign_16"/></StgValue>
</operation>
</state>

<state id="158" st_id="158">

<operation id="898" st_id="158" stage="2" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:200 %tmp_15 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_15

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="899" st_id="158" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:209 %add13_14 = fadd i32 %conv_14, i32 %mul12_14

]]></Node>
<StgValue><ssdm name="add13_14"/></StgValue>
</operation>

<operation id="900" st_id="158" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:211 %p_x_assign_16 = fmul i32 %norma_34_loc_load, i32 -8

]]></Node>
<StgValue><ssdm name="p_x_assign_16"/></StgValue>
</operation>
</state>

<state id="159" st_id="159">

<operation id="901" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_21_2.split:180 %zext_ln17_15 = zext i11 %or_ln18_15

]]></Node>
<StgValue><ssdm name="zext_ln17_15"/></StgValue>
</operation>

<operation id="902" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_21_2.split:189 %sv_coeff_addr_16 = getelementptr i32 %sv_coeff, i64 0, i64 %zext_ln17_15

]]></Node>
<StgValue><ssdm name="sv_coeff_addr_16"/></StgValue>
</operation>

<operation id="903" st_id="159" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="11">
<![CDATA[
VITIS_LOOP_21_2.split:190 %sv_coeff_load_16 = load i11 %sv_coeff_addr_16

]]></Node>
<StgValue><ssdm name="sv_coeff_load_16"/></StgValue>
</operation>

<operation id="904" st_id="159" stage="1" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:200 %tmp_15 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_15

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="905" st_id="159" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:209 %add13_14 = fadd i32 %conv_14, i32 %mul12_14

]]></Node>
<StgValue><ssdm name="add13_14"/></StgValue>
</operation>

<operation id="906" st_id="159" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:211 %p_x_assign_16 = fmul i32 %norma_34_loc_load, i32 -8

]]></Node>
<StgValue><ssdm name="p_x_assign_16"/></StgValue>
</operation>
</state>

<state id="160" st_id="160">

<operation id="907" st_id="160" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="11">
<![CDATA[
VITIS_LOOP_21_2.split:190 %sv_coeff_load_16 = load i11 %sv_coeff_addr_16

]]></Node>
<StgValue><ssdm name="sv_coeff_load_16"/></StgValue>
</operation>

<operation id="908" st_id="160" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:210 %sum_15 = call i32 @__hls_fptosi_float_i32, i32 %add13_14

]]></Node>
<StgValue><ssdm name="sum_15"/></StgValue>
</operation>

<operation id="909" st_id="160" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:211 %p_x_assign_16 = fmul i32 %norma_34_loc_load, i32 -8

]]></Node>
<StgValue><ssdm name="p_x_assign_16"/></StgValue>
</operation>

<operation id="910" st_id="160" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:219 %mul12_15 = fmul i32 %tmp_15, i32 %sv_coeff_load_16

]]></Node>
<StgValue><ssdm name="mul12_15"/></StgValue>
</operation>
</state>

<state id="161" st_id="161">

<operation id="911" st_id="161" stage="8" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:212 %tmp_16 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_16

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="912" st_id="161" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:219 %mul12_15 = fmul i32 %tmp_15, i32 %sv_coeff_load_16

]]></Node>
<StgValue><ssdm name="mul12_15"/></StgValue>
</operation>

<operation id="913" st_id="161" stage="3" lat="3">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:220 %conv_15 = sitofp i32 %sum_15

]]></Node>
<StgValue><ssdm name="conv_15"/></StgValue>
</operation>
</state>

<state id="162" st_id="162">

<operation id="914" st_id="162" stage="7" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:212 %tmp_16 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_16

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="915" st_id="162" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:219 %mul12_15 = fmul i32 %tmp_15, i32 %sv_coeff_load_16

]]></Node>
<StgValue><ssdm name="mul12_15"/></StgValue>
</operation>

<operation id="916" st_id="162" stage="2" lat="3">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:220 %conv_15 = sitofp i32 %sum_15

]]></Node>
<StgValue><ssdm name="conv_15"/></StgValue>
</operation>
</state>

<state id="163" st_id="163">

<operation id="917" st_id="163" stage="6" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:212 %tmp_16 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_16

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="918" st_id="163" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:219 %mul12_15 = fmul i32 %tmp_15, i32 %sv_coeff_load_16

]]></Node>
<StgValue><ssdm name="mul12_15"/></StgValue>
</operation>

<operation id="919" st_id="163" stage="1" lat="3">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:220 %conv_15 = sitofp i32 %sum_15

]]></Node>
<StgValue><ssdm name="conv_15"/></StgValue>
</operation>
</state>

<state id="164" st_id="164">

<operation id="920" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_21_2.split:203 %or_ln18_17 = or i11 %i_1, i11 18

]]></Node>
<StgValue><ssdm name="or_ln18_17"/></StgValue>
</operation>

<operation id="921" st_id="164" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
VITIS_LOOP_21_2.split:205 %call_ln18 = call void @svm_Pipeline_VITIS_LOOP_21_218, i11 %or_ln18_17, i32 %test_vector, i32 %norma_36_loc, i32 %sup_vectors

]]></Node>
<StgValue><ssdm name="call_ln18"/></StgValue>
</operation>

<operation id="922" st_id="164" stage="5" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:212 %tmp_16 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_16

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="923" st_id="164" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:221 %add13_15 = fadd i32 %conv_15, i32 %mul12_15

]]></Node>
<StgValue><ssdm name="add13_15"/></StgValue>
</operation>
</state>

<state id="165" st_id="165">

<operation id="924" st_id="165" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
VITIS_LOOP_21_2.split:205 %call_ln18 = call void @svm_Pipeline_VITIS_LOOP_21_218, i11 %or_ln18_17, i32 %test_vector, i32 %norma_36_loc, i32 %sup_vectors

]]></Node>
<StgValue><ssdm name="call_ln18"/></StgValue>
</operation>

<operation id="925" st_id="165" stage="4" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:212 %tmp_16 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_16

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="926" st_id="165" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:221 %add13_15 = fadd i32 %conv_15, i32 %mul12_15

]]></Node>
<StgValue><ssdm name="add13_15"/></StgValue>
</operation>
</state>

<state id="166" st_id="166">

<operation id="927" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_21_2.split:206 %norma_36_loc_load = load i32 %norma_36_loc

]]></Node>
<StgValue><ssdm name="norma_36_loc_load"/></StgValue>
</operation>

<operation id="928" st_id="166" stage="3" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:212 %tmp_16 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_16

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="929" st_id="166" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:221 %add13_15 = fadd i32 %conv_15, i32 %mul12_15

]]></Node>
<StgValue><ssdm name="add13_15"/></StgValue>
</operation>

<operation id="930" st_id="166" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:223 %p_x_assign_17 = fmul i32 %norma_36_loc_load, i32 -8

]]></Node>
<StgValue><ssdm name="p_x_assign_17"/></StgValue>
</operation>
</state>

<state id="167" st_id="167">

<operation id="931" st_id="167" stage="2" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:212 %tmp_16 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_16

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="932" st_id="167" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:221 %add13_15 = fadd i32 %conv_15, i32 %mul12_15

]]></Node>
<StgValue><ssdm name="add13_15"/></StgValue>
</operation>

<operation id="933" st_id="167" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:223 %p_x_assign_17 = fmul i32 %norma_36_loc_load, i32 -8

]]></Node>
<StgValue><ssdm name="p_x_assign_17"/></StgValue>
</operation>
</state>

<state id="168" st_id="168">

<operation id="934" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_21_2.split:192 %zext_ln17_16 = zext i11 %or_ln18_16

]]></Node>
<StgValue><ssdm name="zext_ln17_16"/></StgValue>
</operation>

<operation id="935" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_21_2.split:201 %sv_coeff_addr_17 = getelementptr i32 %sv_coeff, i64 0, i64 %zext_ln17_16

]]></Node>
<StgValue><ssdm name="sv_coeff_addr_17"/></StgValue>
</operation>

<operation id="936" st_id="168" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="11">
<![CDATA[
VITIS_LOOP_21_2.split:202 %sv_coeff_load_17 = load i11 %sv_coeff_addr_17

]]></Node>
<StgValue><ssdm name="sv_coeff_load_17"/></StgValue>
</operation>

<operation id="937" st_id="168" stage="1" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:212 %tmp_16 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_16

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="938" st_id="168" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:221 %add13_15 = fadd i32 %conv_15, i32 %mul12_15

]]></Node>
<StgValue><ssdm name="add13_15"/></StgValue>
</operation>

<operation id="939" st_id="168" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:223 %p_x_assign_17 = fmul i32 %norma_36_loc_load, i32 -8

]]></Node>
<StgValue><ssdm name="p_x_assign_17"/></StgValue>
</operation>
</state>

<state id="169" st_id="169">

<operation id="940" st_id="169" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="11">
<![CDATA[
VITIS_LOOP_21_2.split:202 %sv_coeff_load_17 = load i11 %sv_coeff_addr_17

]]></Node>
<StgValue><ssdm name="sv_coeff_load_17"/></StgValue>
</operation>

<operation id="941" st_id="169" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:222 %sum_16 = call i32 @__hls_fptosi_float_i32, i32 %add13_15

]]></Node>
<StgValue><ssdm name="sum_16"/></StgValue>
</operation>

<operation id="942" st_id="169" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:223 %p_x_assign_17 = fmul i32 %norma_36_loc_load, i32 -8

]]></Node>
<StgValue><ssdm name="p_x_assign_17"/></StgValue>
</operation>

<operation id="943" st_id="169" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:231 %mul12_16 = fmul i32 %tmp_16, i32 %sv_coeff_load_17

]]></Node>
<StgValue><ssdm name="mul12_16"/></StgValue>
</operation>
</state>

<state id="170" st_id="170">

<operation id="944" st_id="170" stage="8" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:224 %tmp_17 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_17

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="945" st_id="170" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:231 %mul12_16 = fmul i32 %tmp_16, i32 %sv_coeff_load_17

]]></Node>
<StgValue><ssdm name="mul12_16"/></StgValue>
</operation>

<operation id="946" st_id="170" stage="3" lat="3">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:232 %conv_16 = sitofp i32 %sum_16

]]></Node>
<StgValue><ssdm name="conv_16"/></StgValue>
</operation>
</state>

<state id="171" st_id="171">

<operation id="947" st_id="171" stage="7" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:224 %tmp_17 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_17

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="948" st_id="171" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:231 %mul12_16 = fmul i32 %tmp_16, i32 %sv_coeff_load_17

]]></Node>
<StgValue><ssdm name="mul12_16"/></StgValue>
</operation>

<operation id="949" st_id="171" stage="2" lat="3">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:232 %conv_16 = sitofp i32 %sum_16

]]></Node>
<StgValue><ssdm name="conv_16"/></StgValue>
</operation>
</state>

<state id="172" st_id="172">

<operation id="950" st_id="172" stage="6" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:224 %tmp_17 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_17

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="951" st_id="172" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:231 %mul12_16 = fmul i32 %tmp_16, i32 %sv_coeff_load_17

]]></Node>
<StgValue><ssdm name="mul12_16"/></StgValue>
</operation>

<operation id="952" st_id="172" stage="1" lat="3">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:232 %conv_16 = sitofp i32 %sum_16

]]></Node>
<StgValue><ssdm name="conv_16"/></StgValue>
</operation>
</state>

<state id="173" st_id="173">

<operation id="953" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_21_2.split:215 %or_ln18_18 = or i11 %i_1, i11 19

]]></Node>
<StgValue><ssdm name="or_ln18_18"/></StgValue>
</operation>

<operation id="954" st_id="173" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
VITIS_LOOP_21_2.split:217 %call_ln18 = call void @svm_Pipeline_VITIS_LOOP_21_219, i11 %or_ln18_18, i32 %test_vector, i32 %norma_38_loc, i32 %sup_vectors

]]></Node>
<StgValue><ssdm name="call_ln18"/></StgValue>
</operation>

<operation id="955" st_id="173" stage="5" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:224 %tmp_17 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_17

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="956" st_id="173" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:233 %add13_16 = fadd i32 %conv_16, i32 %mul12_16

]]></Node>
<StgValue><ssdm name="add13_16"/></StgValue>
</operation>
</state>

<state id="174" st_id="174">

<operation id="957" st_id="174" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
VITIS_LOOP_21_2.split:217 %call_ln18 = call void @svm_Pipeline_VITIS_LOOP_21_219, i11 %or_ln18_18, i32 %test_vector, i32 %norma_38_loc, i32 %sup_vectors

]]></Node>
<StgValue><ssdm name="call_ln18"/></StgValue>
</operation>

<operation id="958" st_id="174" stage="4" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:224 %tmp_17 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_17

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="959" st_id="174" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:233 %add13_16 = fadd i32 %conv_16, i32 %mul12_16

]]></Node>
<StgValue><ssdm name="add13_16"/></StgValue>
</operation>
</state>

<state id="175" st_id="175">

<operation id="960" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_21_2.split:218 %norma_38_loc_load = load i32 %norma_38_loc

]]></Node>
<StgValue><ssdm name="norma_38_loc_load"/></StgValue>
</operation>

<operation id="961" st_id="175" stage="3" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:224 %tmp_17 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_17

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="962" st_id="175" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:233 %add13_16 = fadd i32 %conv_16, i32 %mul12_16

]]></Node>
<StgValue><ssdm name="add13_16"/></StgValue>
</operation>

<operation id="963" st_id="175" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:235 %p_x_assign_18 = fmul i32 %norma_38_loc_load, i32 -8

]]></Node>
<StgValue><ssdm name="p_x_assign_18"/></StgValue>
</operation>
</state>

<state id="176" st_id="176">

<operation id="964" st_id="176" stage="2" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:224 %tmp_17 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_17

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="965" st_id="176" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:233 %add13_16 = fadd i32 %conv_16, i32 %mul12_16

]]></Node>
<StgValue><ssdm name="add13_16"/></StgValue>
</operation>

<operation id="966" st_id="176" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:235 %p_x_assign_18 = fmul i32 %norma_38_loc_load, i32 -8

]]></Node>
<StgValue><ssdm name="p_x_assign_18"/></StgValue>
</operation>
</state>

<state id="177" st_id="177">

<operation id="967" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_21_2.split:204 %zext_ln17_17 = zext i11 %or_ln18_17

]]></Node>
<StgValue><ssdm name="zext_ln17_17"/></StgValue>
</operation>

<operation id="968" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_21_2.split:213 %sv_coeff_addr_18 = getelementptr i32 %sv_coeff, i64 0, i64 %zext_ln17_17

]]></Node>
<StgValue><ssdm name="sv_coeff_addr_18"/></StgValue>
</operation>

<operation id="969" st_id="177" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="11">
<![CDATA[
VITIS_LOOP_21_2.split:214 %sv_coeff_load_18 = load i11 %sv_coeff_addr_18

]]></Node>
<StgValue><ssdm name="sv_coeff_load_18"/></StgValue>
</operation>

<operation id="970" st_id="177" stage="1" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:224 %tmp_17 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_17

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="971" st_id="177" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:233 %add13_16 = fadd i32 %conv_16, i32 %mul12_16

]]></Node>
<StgValue><ssdm name="add13_16"/></StgValue>
</operation>

<operation id="972" st_id="177" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:235 %p_x_assign_18 = fmul i32 %norma_38_loc_load, i32 -8

]]></Node>
<StgValue><ssdm name="p_x_assign_18"/></StgValue>
</operation>
</state>

<state id="178" st_id="178">

<operation id="973" st_id="178" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="11">
<![CDATA[
VITIS_LOOP_21_2.split:214 %sv_coeff_load_18 = load i11 %sv_coeff_addr_18

]]></Node>
<StgValue><ssdm name="sv_coeff_load_18"/></StgValue>
</operation>

<operation id="974" st_id="178" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:234 %sum_17 = call i32 @__hls_fptosi_float_i32, i32 %add13_16

]]></Node>
<StgValue><ssdm name="sum_17"/></StgValue>
</operation>

<operation id="975" st_id="178" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:235 %p_x_assign_18 = fmul i32 %norma_38_loc_load, i32 -8

]]></Node>
<StgValue><ssdm name="p_x_assign_18"/></StgValue>
</operation>

<operation id="976" st_id="178" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:243 %mul12_17 = fmul i32 %tmp_17, i32 %sv_coeff_load_18

]]></Node>
<StgValue><ssdm name="mul12_17"/></StgValue>
</operation>
</state>

<state id="179" st_id="179">

<operation id="977" st_id="179" stage="8" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:236 %tmp_18 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_18

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="978" st_id="179" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:243 %mul12_17 = fmul i32 %tmp_17, i32 %sv_coeff_load_18

]]></Node>
<StgValue><ssdm name="mul12_17"/></StgValue>
</operation>

<operation id="979" st_id="179" stage="3" lat="3">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:244 %conv_17 = sitofp i32 %sum_17

]]></Node>
<StgValue><ssdm name="conv_17"/></StgValue>
</operation>
</state>

<state id="180" st_id="180">

<operation id="980" st_id="180" stage="7" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:236 %tmp_18 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_18

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="981" st_id="180" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:243 %mul12_17 = fmul i32 %tmp_17, i32 %sv_coeff_load_18

]]></Node>
<StgValue><ssdm name="mul12_17"/></StgValue>
</operation>

<operation id="982" st_id="180" stage="2" lat="3">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:244 %conv_17 = sitofp i32 %sum_17

]]></Node>
<StgValue><ssdm name="conv_17"/></StgValue>
</operation>
</state>

<state id="181" st_id="181">

<operation id="983" st_id="181" stage="6" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:236 %tmp_18 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_18

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="984" st_id="181" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:243 %mul12_17 = fmul i32 %tmp_17, i32 %sv_coeff_load_18

]]></Node>
<StgValue><ssdm name="mul12_17"/></StgValue>
</operation>

<operation id="985" st_id="181" stage="1" lat="3">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:244 %conv_17 = sitofp i32 %sum_17

]]></Node>
<StgValue><ssdm name="conv_17"/></StgValue>
</operation>
</state>

<state id="182" st_id="182">

<operation id="986" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_21_2.split:227 %or_ln18_19 = or i11 %i_1, i11 20

]]></Node>
<StgValue><ssdm name="or_ln18_19"/></StgValue>
</operation>

<operation id="987" st_id="182" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
VITIS_LOOP_21_2.split:229 %call_ln18 = call void @svm_Pipeline_VITIS_LOOP_21_220, i11 %or_ln18_19, i32 %test_vector, i32 %norma_40_loc, i32 %sup_vectors

]]></Node>
<StgValue><ssdm name="call_ln18"/></StgValue>
</operation>

<operation id="988" st_id="182" stage="5" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:236 %tmp_18 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_18

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="989" st_id="182" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:245 %add13_17 = fadd i32 %conv_17, i32 %mul12_17

]]></Node>
<StgValue><ssdm name="add13_17"/></StgValue>
</operation>
</state>

<state id="183" st_id="183">

<operation id="990" st_id="183" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
VITIS_LOOP_21_2.split:229 %call_ln18 = call void @svm_Pipeline_VITIS_LOOP_21_220, i11 %or_ln18_19, i32 %test_vector, i32 %norma_40_loc, i32 %sup_vectors

]]></Node>
<StgValue><ssdm name="call_ln18"/></StgValue>
</operation>

<operation id="991" st_id="183" stage="4" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:236 %tmp_18 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_18

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="992" st_id="183" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:245 %add13_17 = fadd i32 %conv_17, i32 %mul12_17

]]></Node>
<StgValue><ssdm name="add13_17"/></StgValue>
</operation>
</state>

<state id="184" st_id="184">

<operation id="993" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_21_2.split:230 %norma_40_loc_load = load i32 %norma_40_loc

]]></Node>
<StgValue><ssdm name="norma_40_loc_load"/></StgValue>
</operation>

<operation id="994" st_id="184" stage="3" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:236 %tmp_18 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_18

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="995" st_id="184" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:245 %add13_17 = fadd i32 %conv_17, i32 %mul12_17

]]></Node>
<StgValue><ssdm name="add13_17"/></StgValue>
</operation>

<operation id="996" st_id="184" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:247 %p_x_assign_19 = fmul i32 %norma_40_loc_load, i32 -8

]]></Node>
<StgValue><ssdm name="p_x_assign_19"/></StgValue>
</operation>
</state>

<state id="185" st_id="185">

<operation id="997" st_id="185" stage="2" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:236 %tmp_18 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_18

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="998" st_id="185" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:245 %add13_17 = fadd i32 %conv_17, i32 %mul12_17

]]></Node>
<StgValue><ssdm name="add13_17"/></StgValue>
</operation>

<operation id="999" st_id="185" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:247 %p_x_assign_19 = fmul i32 %norma_40_loc_load, i32 -8

]]></Node>
<StgValue><ssdm name="p_x_assign_19"/></StgValue>
</operation>
</state>

<state id="186" st_id="186">

<operation id="1000" st_id="186" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_21_2.split:216 %zext_ln17_18 = zext i11 %or_ln18_18

]]></Node>
<StgValue><ssdm name="zext_ln17_18"/></StgValue>
</operation>

<operation id="1001" st_id="186" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_21_2.split:225 %sv_coeff_addr_19 = getelementptr i32 %sv_coeff, i64 0, i64 %zext_ln17_18

]]></Node>
<StgValue><ssdm name="sv_coeff_addr_19"/></StgValue>
</operation>

<operation id="1002" st_id="186" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="11">
<![CDATA[
VITIS_LOOP_21_2.split:226 %sv_coeff_load_19 = load i11 %sv_coeff_addr_19

]]></Node>
<StgValue><ssdm name="sv_coeff_load_19"/></StgValue>
</operation>

<operation id="1003" st_id="186" stage="1" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:236 %tmp_18 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_18

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="1004" st_id="186" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:245 %add13_17 = fadd i32 %conv_17, i32 %mul12_17

]]></Node>
<StgValue><ssdm name="add13_17"/></StgValue>
</operation>

<operation id="1005" st_id="186" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:247 %p_x_assign_19 = fmul i32 %norma_40_loc_load, i32 -8

]]></Node>
<StgValue><ssdm name="p_x_assign_19"/></StgValue>
</operation>
</state>

<state id="187" st_id="187">

<operation id="1006" st_id="187" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="11">
<![CDATA[
VITIS_LOOP_21_2.split:226 %sv_coeff_load_19 = load i11 %sv_coeff_addr_19

]]></Node>
<StgValue><ssdm name="sv_coeff_load_19"/></StgValue>
</operation>

<operation id="1007" st_id="187" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:246 %sum_18 = call i32 @__hls_fptosi_float_i32, i32 %add13_17

]]></Node>
<StgValue><ssdm name="sum_18"/></StgValue>
</operation>

<operation id="1008" st_id="187" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:247 %p_x_assign_19 = fmul i32 %norma_40_loc_load, i32 -8

]]></Node>
<StgValue><ssdm name="p_x_assign_19"/></StgValue>
</operation>

<operation id="1009" st_id="187" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:255 %mul12_18 = fmul i32 %tmp_18, i32 %sv_coeff_load_19

]]></Node>
<StgValue><ssdm name="mul12_18"/></StgValue>
</operation>
</state>

<state id="188" st_id="188">

<operation id="1010" st_id="188" stage="8" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:248 %tmp_19 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_19

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="1011" st_id="188" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:255 %mul12_18 = fmul i32 %tmp_18, i32 %sv_coeff_load_19

]]></Node>
<StgValue><ssdm name="mul12_18"/></StgValue>
</operation>

<operation id="1012" st_id="188" stage="3" lat="3">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:256 %conv_18 = sitofp i32 %sum_18

]]></Node>
<StgValue><ssdm name="conv_18"/></StgValue>
</operation>
</state>

<state id="189" st_id="189">

<operation id="1013" st_id="189" stage="7" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:248 %tmp_19 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_19

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="1014" st_id="189" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:255 %mul12_18 = fmul i32 %tmp_18, i32 %sv_coeff_load_19

]]></Node>
<StgValue><ssdm name="mul12_18"/></StgValue>
</operation>

<operation id="1015" st_id="189" stage="2" lat="3">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:256 %conv_18 = sitofp i32 %sum_18

]]></Node>
<StgValue><ssdm name="conv_18"/></StgValue>
</operation>
</state>

<state id="190" st_id="190">

<operation id="1016" st_id="190" stage="6" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:248 %tmp_19 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_19

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="1017" st_id="190" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:255 %mul12_18 = fmul i32 %tmp_18, i32 %sv_coeff_load_19

]]></Node>
<StgValue><ssdm name="mul12_18"/></StgValue>
</operation>

<operation id="1018" st_id="190" stage="1" lat="3">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:256 %conv_18 = sitofp i32 %sum_18

]]></Node>
<StgValue><ssdm name="conv_18"/></StgValue>
</operation>
</state>

<state id="191" st_id="191">

<operation id="1019" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_21_2.split:239 %or_ln18_20 = or i11 %i_1, i11 21

]]></Node>
<StgValue><ssdm name="or_ln18_20"/></StgValue>
</operation>

<operation id="1020" st_id="191" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
VITIS_LOOP_21_2.split:241 %call_ln18 = call void @svm_Pipeline_VITIS_LOOP_21_221, i11 %or_ln18_20, i32 %test_vector, i32 %norma_42_loc, i32 %sup_vectors

]]></Node>
<StgValue><ssdm name="call_ln18"/></StgValue>
</operation>

<operation id="1021" st_id="191" stage="5" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:248 %tmp_19 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_19

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="1022" st_id="191" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:257 %add13_18 = fadd i32 %conv_18, i32 %mul12_18

]]></Node>
<StgValue><ssdm name="add13_18"/></StgValue>
</operation>
</state>

<state id="192" st_id="192">

<operation id="1023" st_id="192" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
VITIS_LOOP_21_2.split:241 %call_ln18 = call void @svm_Pipeline_VITIS_LOOP_21_221, i11 %or_ln18_20, i32 %test_vector, i32 %norma_42_loc, i32 %sup_vectors

]]></Node>
<StgValue><ssdm name="call_ln18"/></StgValue>
</operation>

<operation id="1024" st_id="192" stage="4" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:248 %tmp_19 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_19

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="1025" st_id="192" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:257 %add13_18 = fadd i32 %conv_18, i32 %mul12_18

]]></Node>
<StgValue><ssdm name="add13_18"/></StgValue>
</operation>
</state>

<state id="193" st_id="193">

<operation id="1026" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_21_2.split:242 %norma_42_loc_load = load i32 %norma_42_loc

]]></Node>
<StgValue><ssdm name="norma_42_loc_load"/></StgValue>
</operation>

<operation id="1027" st_id="193" stage="3" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:248 %tmp_19 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_19

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="1028" st_id="193" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:257 %add13_18 = fadd i32 %conv_18, i32 %mul12_18

]]></Node>
<StgValue><ssdm name="add13_18"/></StgValue>
</operation>

<operation id="1029" st_id="193" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:259 %p_x_assign_20 = fmul i32 %norma_42_loc_load, i32 -8

]]></Node>
<StgValue><ssdm name="p_x_assign_20"/></StgValue>
</operation>
</state>

<state id="194" st_id="194">

<operation id="1030" st_id="194" stage="2" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:248 %tmp_19 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_19

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="1031" st_id="194" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:257 %add13_18 = fadd i32 %conv_18, i32 %mul12_18

]]></Node>
<StgValue><ssdm name="add13_18"/></StgValue>
</operation>

<operation id="1032" st_id="194" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:259 %p_x_assign_20 = fmul i32 %norma_42_loc_load, i32 -8

]]></Node>
<StgValue><ssdm name="p_x_assign_20"/></StgValue>
</operation>
</state>

<state id="195" st_id="195">

<operation id="1033" st_id="195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_21_2.split:228 %zext_ln17_19 = zext i11 %or_ln18_19

]]></Node>
<StgValue><ssdm name="zext_ln17_19"/></StgValue>
</operation>

<operation id="1034" st_id="195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_21_2.split:237 %sv_coeff_addr_20 = getelementptr i32 %sv_coeff, i64 0, i64 %zext_ln17_19

]]></Node>
<StgValue><ssdm name="sv_coeff_addr_20"/></StgValue>
</operation>

<operation id="1035" st_id="195" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="11">
<![CDATA[
VITIS_LOOP_21_2.split:238 %sv_coeff_load_20 = load i11 %sv_coeff_addr_20

]]></Node>
<StgValue><ssdm name="sv_coeff_load_20"/></StgValue>
</operation>

<operation id="1036" st_id="195" stage="1" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:248 %tmp_19 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_19

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="1037" st_id="195" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:257 %add13_18 = fadd i32 %conv_18, i32 %mul12_18

]]></Node>
<StgValue><ssdm name="add13_18"/></StgValue>
</operation>

<operation id="1038" st_id="195" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:259 %p_x_assign_20 = fmul i32 %norma_42_loc_load, i32 -8

]]></Node>
<StgValue><ssdm name="p_x_assign_20"/></StgValue>
</operation>
</state>

<state id="196" st_id="196">

<operation id="1039" st_id="196" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="11">
<![CDATA[
VITIS_LOOP_21_2.split:238 %sv_coeff_load_20 = load i11 %sv_coeff_addr_20

]]></Node>
<StgValue><ssdm name="sv_coeff_load_20"/></StgValue>
</operation>

<operation id="1040" st_id="196" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:258 %sum_19 = call i32 @__hls_fptosi_float_i32, i32 %add13_18

]]></Node>
<StgValue><ssdm name="sum_19"/></StgValue>
</operation>

<operation id="1041" st_id="196" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:259 %p_x_assign_20 = fmul i32 %norma_42_loc_load, i32 -8

]]></Node>
<StgValue><ssdm name="p_x_assign_20"/></StgValue>
</operation>

<operation id="1042" st_id="196" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:267 %mul12_19 = fmul i32 %tmp_19, i32 %sv_coeff_load_20

]]></Node>
<StgValue><ssdm name="mul12_19"/></StgValue>
</operation>
</state>

<state id="197" st_id="197">

<operation id="1043" st_id="197" stage="8" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:260 %tmp_20 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_20

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="1044" st_id="197" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:267 %mul12_19 = fmul i32 %tmp_19, i32 %sv_coeff_load_20

]]></Node>
<StgValue><ssdm name="mul12_19"/></StgValue>
</operation>

<operation id="1045" st_id="197" stage="3" lat="3">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:268 %conv_19 = sitofp i32 %sum_19

]]></Node>
<StgValue><ssdm name="conv_19"/></StgValue>
</operation>
</state>

<state id="198" st_id="198">

<operation id="1046" st_id="198" stage="7" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:260 %tmp_20 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_20

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="1047" st_id="198" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:267 %mul12_19 = fmul i32 %tmp_19, i32 %sv_coeff_load_20

]]></Node>
<StgValue><ssdm name="mul12_19"/></StgValue>
</operation>

<operation id="1048" st_id="198" stage="2" lat="3">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:268 %conv_19 = sitofp i32 %sum_19

]]></Node>
<StgValue><ssdm name="conv_19"/></StgValue>
</operation>
</state>

<state id="199" st_id="199">

<operation id="1049" st_id="199" stage="6" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:260 %tmp_20 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_20

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="1050" st_id="199" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:267 %mul12_19 = fmul i32 %tmp_19, i32 %sv_coeff_load_20

]]></Node>
<StgValue><ssdm name="mul12_19"/></StgValue>
</operation>

<operation id="1051" st_id="199" stage="1" lat="3">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:268 %conv_19 = sitofp i32 %sum_19

]]></Node>
<StgValue><ssdm name="conv_19"/></StgValue>
</operation>
</state>

<state id="200" st_id="200">

<operation id="1052" st_id="200" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_21_2.split:251 %or_ln18_21 = or i11 %i_1, i11 22

]]></Node>
<StgValue><ssdm name="or_ln18_21"/></StgValue>
</operation>

<operation id="1053" st_id="200" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
VITIS_LOOP_21_2.split:253 %call_ln18 = call void @svm_Pipeline_VITIS_LOOP_21_222, i11 %or_ln18_21, i32 %test_vector, i32 %norma_44_loc, i32 %sup_vectors

]]></Node>
<StgValue><ssdm name="call_ln18"/></StgValue>
</operation>

<operation id="1054" st_id="200" stage="5" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:260 %tmp_20 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_20

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="1055" st_id="200" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:269 %add13_19 = fadd i32 %conv_19, i32 %mul12_19

]]></Node>
<StgValue><ssdm name="add13_19"/></StgValue>
</operation>
</state>

<state id="201" st_id="201">

<operation id="1056" st_id="201" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
VITIS_LOOP_21_2.split:253 %call_ln18 = call void @svm_Pipeline_VITIS_LOOP_21_222, i11 %or_ln18_21, i32 %test_vector, i32 %norma_44_loc, i32 %sup_vectors

]]></Node>
<StgValue><ssdm name="call_ln18"/></StgValue>
</operation>

<operation id="1057" st_id="201" stage="4" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:260 %tmp_20 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_20

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="1058" st_id="201" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:269 %add13_19 = fadd i32 %conv_19, i32 %mul12_19

]]></Node>
<StgValue><ssdm name="add13_19"/></StgValue>
</operation>
</state>

<state id="202" st_id="202">

<operation id="1059" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_21_2.split:254 %norma_44_loc_load = load i32 %norma_44_loc

]]></Node>
<StgValue><ssdm name="norma_44_loc_load"/></StgValue>
</operation>

<operation id="1060" st_id="202" stage="3" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:260 %tmp_20 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_20

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="1061" st_id="202" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:269 %add13_19 = fadd i32 %conv_19, i32 %mul12_19

]]></Node>
<StgValue><ssdm name="add13_19"/></StgValue>
</operation>

<operation id="1062" st_id="202" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:271 %p_x_assign_21 = fmul i32 %norma_44_loc_load, i32 -8

]]></Node>
<StgValue><ssdm name="p_x_assign_21"/></StgValue>
</operation>
</state>

<state id="203" st_id="203">

<operation id="1063" st_id="203" stage="2" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:260 %tmp_20 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_20

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="1064" st_id="203" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:269 %add13_19 = fadd i32 %conv_19, i32 %mul12_19

]]></Node>
<StgValue><ssdm name="add13_19"/></StgValue>
</operation>

<operation id="1065" st_id="203" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:271 %p_x_assign_21 = fmul i32 %norma_44_loc_load, i32 -8

]]></Node>
<StgValue><ssdm name="p_x_assign_21"/></StgValue>
</operation>
</state>

<state id="204" st_id="204">

<operation id="1066" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_21_2.split:240 %zext_ln17_20 = zext i11 %or_ln18_20

]]></Node>
<StgValue><ssdm name="zext_ln17_20"/></StgValue>
</operation>

<operation id="1067" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_21_2.split:249 %sv_coeff_addr_21 = getelementptr i32 %sv_coeff, i64 0, i64 %zext_ln17_20

]]></Node>
<StgValue><ssdm name="sv_coeff_addr_21"/></StgValue>
</operation>

<operation id="1068" st_id="204" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="32" op_0_bw="11">
<![CDATA[
VITIS_LOOP_21_2.split:250 %sv_coeff_load_21 = load i11 %sv_coeff_addr_21

]]></Node>
<StgValue><ssdm name="sv_coeff_load_21"/></StgValue>
</operation>

<operation id="1069" st_id="204" stage="1" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:260 %tmp_20 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_20

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="1070" st_id="204" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:269 %add13_19 = fadd i32 %conv_19, i32 %mul12_19

]]></Node>
<StgValue><ssdm name="add13_19"/></StgValue>
</operation>

<operation id="1071" st_id="204" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:271 %p_x_assign_21 = fmul i32 %norma_44_loc_load, i32 -8

]]></Node>
<StgValue><ssdm name="p_x_assign_21"/></StgValue>
</operation>
</state>

<state id="205" st_id="205">

<operation id="1072" st_id="205" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="32" op_0_bw="11">
<![CDATA[
VITIS_LOOP_21_2.split:250 %sv_coeff_load_21 = load i11 %sv_coeff_addr_21

]]></Node>
<StgValue><ssdm name="sv_coeff_load_21"/></StgValue>
</operation>

<operation id="1073" st_id="205" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:270 %sum_20 = call i32 @__hls_fptosi_float_i32, i32 %add13_19

]]></Node>
<StgValue><ssdm name="sum_20"/></StgValue>
</operation>

<operation id="1074" st_id="205" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:271 %p_x_assign_21 = fmul i32 %norma_44_loc_load, i32 -8

]]></Node>
<StgValue><ssdm name="p_x_assign_21"/></StgValue>
</operation>

<operation id="1075" st_id="205" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:279 %mul12_20 = fmul i32 %tmp_20, i32 %sv_coeff_load_21

]]></Node>
<StgValue><ssdm name="mul12_20"/></StgValue>
</operation>
</state>

<state id="206" st_id="206">

<operation id="1076" st_id="206" stage="8" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:272 %tmp_21 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_21

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="1077" st_id="206" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:279 %mul12_20 = fmul i32 %tmp_20, i32 %sv_coeff_load_21

]]></Node>
<StgValue><ssdm name="mul12_20"/></StgValue>
</operation>

<operation id="1078" st_id="206" stage="3" lat="3">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:280 %conv_20 = sitofp i32 %sum_20

]]></Node>
<StgValue><ssdm name="conv_20"/></StgValue>
</operation>
</state>

<state id="207" st_id="207">

<operation id="1079" st_id="207" stage="7" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:272 %tmp_21 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_21

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="1080" st_id="207" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:279 %mul12_20 = fmul i32 %tmp_20, i32 %sv_coeff_load_21

]]></Node>
<StgValue><ssdm name="mul12_20"/></StgValue>
</operation>

<operation id="1081" st_id="207" stage="2" lat="3">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:280 %conv_20 = sitofp i32 %sum_20

]]></Node>
<StgValue><ssdm name="conv_20"/></StgValue>
</operation>
</state>

<state id="208" st_id="208">

<operation id="1082" st_id="208" stage="6" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:272 %tmp_21 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_21

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="1083" st_id="208" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:279 %mul12_20 = fmul i32 %tmp_20, i32 %sv_coeff_load_21

]]></Node>
<StgValue><ssdm name="mul12_20"/></StgValue>
</operation>

<operation id="1084" st_id="208" stage="1" lat="3">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:280 %conv_20 = sitofp i32 %sum_20

]]></Node>
<StgValue><ssdm name="conv_20"/></StgValue>
</operation>
</state>

<state id="209" st_id="209">

<operation id="1085" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_21_2.split:263 %or_ln18_22 = or i11 %i_1, i11 23

]]></Node>
<StgValue><ssdm name="or_ln18_22"/></StgValue>
</operation>

<operation id="1086" st_id="209" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
VITIS_LOOP_21_2.split:265 %call_ln18 = call void @svm_Pipeline_VITIS_LOOP_21_223, i11 %or_ln18_22, i32 %test_vector, i32 %norma_46_loc, i32 %sup_vectors

]]></Node>
<StgValue><ssdm name="call_ln18"/></StgValue>
</operation>

<operation id="1087" st_id="209" stage="5" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:272 %tmp_21 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_21

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="1088" st_id="209" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:281 %add13_20 = fadd i32 %conv_20, i32 %mul12_20

]]></Node>
<StgValue><ssdm name="add13_20"/></StgValue>
</operation>
</state>

<state id="210" st_id="210">

<operation id="1089" st_id="210" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
VITIS_LOOP_21_2.split:265 %call_ln18 = call void @svm_Pipeline_VITIS_LOOP_21_223, i11 %or_ln18_22, i32 %test_vector, i32 %norma_46_loc, i32 %sup_vectors

]]></Node>
<StgValue><ssdm name="call_ln18"/></StgValue>
</operation>

<operation id="1090" st_id="210" stage="4" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:272 %tmp_21 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_21

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="1091" st_id="210" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:281 %add13_20 = fadd i32 %conv_20, i32 %mul12_20

]]></Node>
<StgValue><ssdm name="add13_20"/></StgValue>
</operation>
</state>

<state id="211" st_id="211">

<operation id="1092" st_id="211" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_21_2.split:266 %norma_46_loc_load = load i32 %norma_46_loc

]]></Node>
<StgValue><ssdm name="norma_46_loc_load"/></StgValue>
</operation>

<operation id="1093" st_id="211" stage="3" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:272 %tmp_21 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_21

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="1094" st_id="211" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:281 %add13_20 = fadd i32 %conv_20, i32 %mul12_20

]]></Node>
<StgValue><ssdm name="add13_20"/></StgValue>
</operation>

<operation id="1095" st_id="211" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:283 %p_x_assign_22 = fmul i32 %norma_46_loc_load, i32 -8

]]></Node>
<StgValue><ssdm name="p_x_assign_22"/></StgValue>
</operation>
</state>

<state id="212" st_id="212">

<operation id="1096" st_id="212" stage="2" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:272 %tmp_21 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_21

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="1097" st_id="212" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:281 %add13_20 = fadd i32 %conv_20, i32 %mul12_20

]]></Node>
<StgValue><ssdm name="add13_20"/></StgValue>
</operation>

<operation id="1098" st_id="212" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:283 %p_x_assign_22 = fmul i32 %norma_46_loc_load, i32 -8

]]></Node>
<StgValue><ssdm name="p_x_assign_22"/></StgValue>
</operation>
</state>

<state id="213" st_id="213">

<operation id="1099" st_id="213" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_21_2.split:252 %zext_ln17_21 = zext i11 %or_ln18_21

]]></Node>
<StgValue><ssdm name="zext_ln17_21"/></StgValue>
</operation>

<operation id="1100" st_id="213" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_21_2.split:261 %sv_coeff_addr_22 = getelementptr i32 %sv_coeff, i64 0, i64 %zext_ln17_21

]]></Node>
<StgValue><ssdm name="sv_coeff_addr_22"/></StgValue>
</operation>

<operation id="1101" st_id="213" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="11">
<![CDATA[
VITIS_LOOP_21_2.split:262 %sv_coeff_load_22 = load i11 %sv_coeff_addr_22

]]></Node>
<StgValue><ssdm name="sv_coeff_load_22"/></StgValue>
</operation>

<operation id="1102" st_id="213" stage="1" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:272 %tmp_21 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_21

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="1103" st_id="213" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:281 %add13_20 = fadd i32 %conv_20, i32 %mul12_20

]]></Node>
<StgValue><ssdm name="add13_20"/></StgValue>
</operation>

<operation id="1104" st_id="213" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:283 %p_x_assign_22 = fmul i32 %norma_46_loc_load, i32 -8

]]></Node>
<StgValue><ssdm name="p_x_assign_22"/></StgValue>
</operation>
</state>

<state id="214" st_id="214">

<operation id="1105" st_id="214" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="11">
<![CDATA[
VITIS_LOOP_21_2.split:262 %sv_coeff_load_22 = load i11 %sv_coeff_addr_22

]]></Node>
<StgValue><ssdm name="sv_coeff_load_22"/></StgValue>
</operation>

<operation id="1106" st_id="214" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:282 %sum_21 = call i32 @__hls_fptosi_float_i32, i32 %add13_20

]]></Node>
<StgValue><ssdm name="sum_21"/></StgValue>
</operation>

<operation id="1107" st_id="214" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:283 %p_x_assign_22 = fmul i32 %norma_46_loc_load, i32 -8

]]></Node>
<StgValue><ssdm name="p_x_assign_22"/></StgValue>
</operation>

<operation id="1108" st_id="214" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:291 %mul12_21 = fmul i32 %tmp_21, i32 %sv_coeff_load_22

]]></Node>
<StgValue><ssdm name="mul12_21"/></StgValue>
</operation>
</state>

<state id="215" st_id="215">

<operation id="1109" st_id="215" stage="8" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:284 %tmp_22 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_22

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="1110" st_id="215" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:291 %mul12_21 = fmul i32 %tmp_21, i32 %sv_coeff_load_22

]]></Node>
<StgValue><ssdm name="mul12_21"/></StgValue>
</operation>

<operation id="1111" st_id="215" stage="3" lat="3">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:292 %conv_21 = sitofp i32 %sum_21

]]></Node>
<StgValue><ssdm name="conv_21"/></StgValue>
</operation>
</state>

<state id="216" st_id="216">

<operation id="1112" st_id="216" stage="7" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:284 %tmp_22 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_22

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="1113" st_id="216" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:291 %mul12_21 = fmul i32 %tmp_21, i32 %sv_coeff_load_22

]]></Node>
<StgValue><ssdm name="mul12_21"/></StgValue>
</operation>

<operation id="1114" st_id="216" stage="2" lat="3">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:292 %conv_21 = sitofp i32 %sum_21

]]></Node>
<StgValue><ssdm name="conv_21"/></StgValue>
</operation>
</state>

<state id="217" st_id="217">

<operation id="1115" st_id="217" stage="6" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:284 %tmp_22 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_22

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="1116" st_id="217" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:291 %mul12_21 = fmul i32 %tmp_21, i32 %sv_coeff_load_22

]]></Node>
<StgValue><ssdm name="mul12_21"/></StgValue>
</operation>

<operation id="1117" st_id="217" stage="1" lat="3">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:292 %conv_21 = sitofp i32 %sum_21

]]></Node>
<StgValue><ssdm name="conv_21"/></StgValue>
</operation>
</state>

<state id="218" st_id="218">

<operation id="1118" st_id="218" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_21_2.split:275 %or_ln18_23 = or i11 %i_1, i11 24

]]></Node>
<StgValue><ssdm name="or_ln18_23"/></StgValue>
</operation>

<operation id="1119" st_id="218" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
VITIS_LOOP_21_2.split:277 %call_ln18 = call void @svm_Pipeline_VITIS_LOOP_21_224, i11 %or_ln18_23, i32 %test_vector, i32 %norma_48_loc, i32 %sup_vectors

]]></Node>
<StgValue><ssdm name="call_ln18"/></StgValue>
</operation>

<operation id="1120" st_id="218" stage="5" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:284 %tmp_22 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_22

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="1121" st_id="218" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:293 %add13_21 = fadd i32 %conv_21, i32 %mul12_21

]]></Node>
<StgValue><ssdm name="add13_21"/></StgValue>
</operation>
</state>

<state id="219" st_id="219">

<operation id="1122" st_id="219" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
VITIS_LOOP_21_2.split:277 %call_ln18 = call void @svm_Pipeline_VITIS_LOOP_21_224, i11 %or_ln18_23, i32 %test_vector, i32 %norma_48_loc, i32 %sup_vectors

]]></Node>
<StgValue><ssdm name="call_ln18"/></StgValue>
</operation>

<operation id="1123" st_id="219" stage="4" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:284 %tmp_22 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_22

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="1124" st_id="219" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:293 %add13_21 = fadd i32 %conv_21, i32 %mul12_21

]]></Node>
<StgValue><ssdm name="add13_21"/></StgValue>
</operation>
</state>

<state id="220" st_id="220">

<operation id="1125" st_id="220" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_21_2.split:278 %norma_48_loc_load = load i32 %norma_48_loc

]]></Node>
<StgValue><ssdm name="norma_48_loc_load"/></StgValue>
</operation>

<operation id="1126" st_id="220" stage="3" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:284 %tmp_22 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_22

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="1127" st_id="220" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:293 %add13_21 = fadd i32 %conv_21, i32 %mul12_21

]]></Node>
<StgValue><ssdm name="add13_21"/></StgValue>
</operation>

<operation id="1128" st_id="220" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:295 %p_x_assign_23 = fmul i32 %norma_48_loc_load, i32 -8

]]></Node>
<StgValue><ssdm name="p_x_assign_23"/></StgValue>
</operation>
</state>

<state id="221" st_id="221">

<operation id="1129" st_id="221" stage="2" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:284 %tmp_22 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_22

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="1130" st_id="221" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:293 %add13_21 = fadd i32 %conv_21, i32 %mul12_21

]]></Node>
<StgValue><ssdm name="add13_21"/></StgValue>
</operation>

<operation id="1131" st_id="221" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:295 %p_x_assign_23 = fmul i32 %norma_48_loc_load, i32 -8

]]></Node>
<StgValue><ssdm name="p_x_assign_23"/></StgValue>
</operation>
</state>

<state id="222" st_id="222">

<operation id="1132" st_id="222" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_21_2.split:264 %zext_ln17_22 = zext i11 %or_ln18_22

]]></Node>
<StgValue><ssdm name="zext_ln17_22"/></StgValue>
</operation>

<operation id="1133" st_id="222" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_21_2.split:273 %sv_coeff_addr_23 = getelementptr i32 %sv_coeff, i64 0, i64 %zext_ln17_22

]]></Node>
<StgValue><ssdm name="sv_coeff_addr_23"/></StgValue>
</operation>

<operation id="1134" st_id="222" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="32" op_0_bw="11">
<![CDATA[
VITIS_LOOP_21_2.split:274 %sv_coeff_load_23 = load i11 %sv_coeff_addr_23

]]></Node>
<StgValue><ssdm name="sv_coeff_load_23"/></StgValue>
</operation>

<operation id="1135" st_id="222" stage="1" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:284 %tmp_22 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_22

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="1136" st_id="222" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:293 %add13_21 = fadd i32 %conv_21, i32 %mul12_21

]]></Node>
<StgValue><ssdm name="add13_21"/></StgValue>
</operation>

<operation id="1137" st_id="222" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:295 %p_x_assign_23 = fmul i32 %norma_48_loc_load, i32 -8

]]></Node>
<StgValue><ssdm name="p_x_assign_23"/></StgValue>
</operation>
</state>

<state id="223" st_id="223">

<operation id="1138" st_id="223" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="32" op_0_bw="11">
<![CDATA[
VITIS_LOOP_21_2.split:274 %sv_coeff_load_23 = load i11 %sv_coeff_addr_23

]]></Node>
<StgValue><ssdm name="sv_coeff_load_23"/></StgValue>
</operation>

<operation id="1139" st_id="223" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:294 %sum_22 = call i32 @__hls_fptosi_float_i32, i32 %add13_21

]]></Node>
<StgValue><ssdm name="sum_22"/></StgValue>
</operation>

<operation id="1140" st_id="223" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:295 %p_x_assign_23 = fmul i32 %norma_48_loc_load, i32 -8

]]></Node>
<StgValue><ssdm name="p_x_assign_23"/></StgValue>
</operation>

<operation id="1141" st_id="223" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:303 %mul12_22 = fmul i32 %tmp_22, i32 %sv_coeff_load_23

]]></Node>
<StgValue><ssdm name="mul12_22"/></StgValue>
</operation>
</state>

<state id="224" st_id="224">

<operation id="1142" st_id="224" stage="8" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:296 %tmp_23 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_23

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="1143" st_id="224" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:303 %mul12_22 = fmul i32 %tmp_22, i32 %sv_coeff_load_23

]]></Node>
<StgValue><ssdm name="mul12_22"/></StgValue>
</operation>

<operation id="1144" st_id="224" stage="3" lat="3">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:304 %conv_22 = sitofp i32 %sum_22

]]></Node>
<StgValue><ssdm name="conv_22"/></StgValue>
</operation>
</state>

<state id="225" st_id="225">

<operation id="1145" st_id="225" stage="7" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:296 %tmp_23 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_23

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="1146" st_id="225" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:303 %mul12_22 = fmul i32 %tmp_22, i32 %sv_coeff_load_23

]]></Node>
<StgValue><ssdm name="mul12_22"/></StgValue>
</operation>

<operation id="1147" st_id="225" stage="2" lat="3">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:304 %conv_22 = sitofp i32 %sum_22

]]></Node>
<StgValue><ssdm name="conv_22"/></StgValue>
</operation>
</state>

<state id="226" st_id="226">

<operation id="1148" st_id="226" stage="6" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:296 %tmp_23 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_23

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="1149" st_id="226" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:303 %mul12_22 = fmul i32 %tmp_22, i32 %sv_coeff_load_23

]]></Node>
<StgValue><ssdm name="mul12_22"/></StgValue>
</operation>

<operation id="1150" st_id="226" stage="1" lat="3">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:304 %conv_22 = sitofp i32 %sum_22

]]></Node>
<StgValue><ssdm name="conv_22"/></StgValue>
</operation>
</state>

<state id="227" st_id="227">

<operation id="1151" st_id="227" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_21_2.split:287 %or_ln18_24 = or i11 %i_1, i11 25

]]></Node>
<StgValue><ssdm name="or_ln18_24"/></StgValue>
</operation>

<operation id="1152" st_id="227" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
VITIS_LOOP_21_2.split:289 %call_ln18 = call void @svm_Pipeline_VITIS_LOOP_21_225, i11 %or_ln18_24, i32 %test_vector, i32 %norma_50_loc, i32 %sup_vectors

]]></Node>
<StgValue><ssdm name="call_ln18"/></StgValue>
</operation>

<operation id="1153" st_id="227" stage="5" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:296 %tmp_23 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_23

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="1154" st_id="227" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:305 %add13_22 = fadd i32 %conv_22, i32 %mul12_22

]]></Node>
<StgValue><ssdm name="add13_22"/></StgValue>
</operation>
</state>

<state id="228" st_id="228">

<operation id="1155" st_id="228" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
VITIS_LOOP_21_2.split:289 %call_ln18 = call void @svm_Pipeline_VITIS_LOOP_21_225, i11 %or_ln18_24, i32 %test_vector, i32 %norma_50_loc, i32 %sup_vectors

]]></Node>
<StgValue><ssdm name="call_ln18"/></StgValue>
</operation>

<operation id="1156" st_id="228" stage="4" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:296 %tmp_23 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_23

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="1157" st_id="228" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:305 %add13_22 = fadd i32 %conv_22, i32 %mul12_22

]]></Node>
<StgValue><ssdm name="add13_22"/></StgValue>
</operation>
</state>

<state id="229" st_id="229">

<operation id="1158" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_21_2.split:290 %norma_50_loc_load = load i32 %norma_50_loc

]]></Node>
<StgValue><ssdm name="norma_50_loc_load"/></StgValue>
</operation>

<operation id="1159" st_id="229" stage="3" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:296 %tmp_23 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_23

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="1160" st_id="229" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:305 %add13_22 = fadd i32 %conv_22, i32 %mul12_22

]]></Node>
<StgValue><ssdm name="add13_22"/></StgValue>
</operation>

<operation id="1161" st_id="229" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:307 %p_x_assign_24 = fmul i32 %norma_50_loc_load, i32 -8

]]></Node>
<StgValue><ssdm name="p_x_assign_24"/></StgValue>
</operation>
</state>

<state id="230" st_id="230">

<operation id="1162" st_id="230" stage="2" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:296 %tmp_23 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_23

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="1163" st_id="230" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:305 %add13_22 = fadd i32 %conv_22, i32 %mul12_22

]]></Node>
<StgValue><ssdm name="add13_22"/></StgValue>
</operation>

<operation id="1164" st_id="230" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:307 %p_x_assign_24 = fmul i32 %norma_50_loc_load, i32 -8

]]></Node>
<StgValue><ssdm name="p_x_assign_24"/></StgValue>
</operation>
</state>

<state id="231" st_id="231">

<operation id="1165" st_id="231" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_21_2.split:276 %zext_ln17_23 = zext i11 %or_ln18_23

]]></Node>
<StgValue><ssdm name="zext_ln17_23"/></StgValue>
</operation>

<operation id="1166" st_id="231" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_21_2.split:285 %sv_coeff_addr_24 = getelementptr i32 %sv_coeff, i64 0, i64 %zext_ln17_23

]]></Node>
<StgValue><ssdm name="sv_coeff_addr_24"/></StgValue>
</operation>

<operation id="1167" st_id="231" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="32" op_0_bw="11">
<![CDATA[
VITIS_LOOP_21_2.split:286 %sv_coeff_load_24 = load i11 %sv_coeff_addr_24

]]></Node>
<StgValue><ssdm name="sv_coeff_load_24"/></StgValue>
</operation>

<operation id="1168" st_id="231" stage="1" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:296 %tmp_23 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_23

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="1169" st_id="231" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:305 %add13_22 = fadd i32 %conv_22, i32 %mul12_22

]]></Node>
<StgValue><ssdm name="add13_22"/></StgValue>
</operation>

<operation id="1170" st_id="231" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:307 %p_x_assign_24 = fmul i32 %norma_50_loc_load, i32 -8

]]></Node>
<StgValue><ssdm name="p_x_assign_24"/></StgValue>
</operation>
</state>

<state id="232" st_id="232">

<operation id="1171" st_id="232" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="32" op_0_bw="11">
<![CDATA[
VITIS_LOOP_21_2.split:286 %sv_coeff_load_24 = load i11 %sv_coeff_addr_24

]]></Node>
<StgValue><ssdm name="sv_coeff_load_24"/></StgValue>
</operation>

<operation id="1172" st_id="232" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:306 %sum_23 = call i32 @__hls_fptosi_float_i32, i32 %add13_22

]]></Node>
<StgValue><ssdm name="sum_23"/></StgValue>
</operation>

<operation id="1173" st_id="232" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:307 %p_x_assign_24 = fmul i32 %norma_50_loc_load, i32 -8

]]></Node>
<StgValue><ssdm name="p_x_assign_24"/></StgValue>
</operation>

<operation id="1174" st_id="232" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:315 %mul12_23 = fmul i32 %tmp_23, i32 %sv_coeff_load_24

]]></Node>
<StgValue><ssdm name="mul12_23"/></StgValue>
</operation>
</state>

<state id="233" st_id="233">

<operation id="1175" st_id="233" stage="8" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:308 %tmp_24 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_24

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="1176" st_id="233" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:315 %mul12_23 = fmul i32 %tmp_23, i32 %sv_coeff_load_24

]]></Node>
<StgValue><ssdm name="mul12_23"/></StgValue>
</operation>

<operation id="1177" st_id="233" stage="3" lat="3">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:316 %conv_23 = sitofp i32 %sum_23

]]></Node>
<StgValue><ssdm name="conv_23"/></StgValue>
</operation>
</state>

<state id="234" st_id="234">

<operation id="1178" st_id="234" stage="7" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:308 %tmp_24 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_24

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="1179" st_id="234" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:315 %mul12_23 = fmul i32 %tmp_23, i32 %sv_coeff_load_24

]]></Node>
<StgValue><ssdm name="mul12_23"/></StgValue>
</operation>

<operation id="1180" st_id="234" stage="2" lat="3">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:316 %conv_23 = sitofp i32 %sum_23

]]></Node>
<StgValue><ssdm name="conv_23"/></StgValue>
</operation>
</state>

<state id="235" st_id="235">

<operation id="1181" st_id="235" stage="6" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:308 %tmp_24 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_24

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="1182" st_id="235" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:315 %mul12_23 = fmul i32 %tmp_23, i32 %sv_coeff_load_24

]]></Node>
<StgValue><ssdm name="mul12_23"/></StgValue>
</operation>

<operation id="1183" st_id="235" stage="1" lat="3">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:316 %conv_23 = sitofp i32 %sum_23

]]></Node>
<StgValue><ssdm name="conv_23"/></StgValue>
</operation>
</state>

<state id="236" st_id="236">

<operation id="1184" st_id="236" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_21_2.split:299 %or_ln18_25 = or i11 %i_1, i11 26

]]></Node>
<StgValue><ssdm name="or_ln18_25"/></StgValue>
</operation>

<operation id="1185" st_id="236" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
VITIS_LOOP_21_2.split:301 %call_ln18 = call void @svm_Pipeline_VITIS_LOOP_21_226, i11 %or_ln18_25, i32 %test_vector, i32 %norma_52_loc, i32 %sup_vectors

]]></Node>
<StgValue><ssdm name="call_ln18"/></StgValue>
</operation>

<operation id="1186" st_id="236" stage="5" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:308 %tmp_24 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_24

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="1187" st_id="236" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:317 %add13_23 = fadd i32 %conv_23, i32 %mul12_23

]]></Node>
<StgValue><ssdm name="add13_23"/></StgValue>
</operation>
</state>

<state id="237" st_id="237">

<operation id="1188" st_id="237" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
VITIS_LOOP_21_2.split:301 %call_ln18 = call void @svm_Pipeline_VITIS_LOOP_21_226, i11 %or_ln18_25, i32 %test_vector, i32 %norma_52_loc, i32 %sup_vectors

]]></Node>
<StgValue><ssdm name="call_ln18"/></StgValue>
</operation>

<operation id="1189" st_id="237" stage="4" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:308 %tmp_24 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_24

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="1190" st_id="237" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:317 %add13_23 = fadd i32 %conv_23, i32 %mul12_23

]]></Node>
<StgValue><ssdm name="add13_23"/></StgValue>
</operation>
</state>

<state id="238" st_id="238">

<operation id="1191" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_21_2.split:302 %norma_52_loc_load = load i32 %norma_52_loc

]]></Node>
<StgValue><ssdm name="norma_52_loc_load"/></StgValue>
</operation>

<operation id="1192" st_id="238" stage="3" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:308 %tmp_24 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_24

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="1193" st_id="238" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:317 %add13_23 = fadd i32 %conv_23, i32 %mul12_23

]]></Node>
<StgValue><ssdm name="add13_23"/></StgValue>
</operation>

<operation id="1194" st_id="238" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:319 %p_x_assign_25 = fmul i32 %norma_52_loc_load, i32 -8

]]></Node>
<StgValue><ssdm name="p_x_assign_25"/></StgValue>
</operation>
</state>

<state id="239" st_id="239">

<operation id="1195" st_id="239" stage="2" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:308 %tmp_24 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_24

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="1196" st_id="239" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:317 %add13_23 = fadd i32 %conv_23, i32 %mul12_23

]]></Node>
<StgValue><ssdm name="add13_23"/></StgValue>
</operation>

<operation id="1197" st_id="239" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:319 %p_x_assign_25 = fmul i32 %norma_52_loc_load, i32 -8

]]></Node>
<StgValue><ssdm name="p_x_assign_25"/></StgValue>
</operation>
</state>

<state id="240" st_id="240">

<operation id="1198" st_id="240" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_21_2.split:288 %zext_ln17_24 = zext i11 %or_ln18_24

]]></Node>
<StgValue><ssdm name="zext_ln17_24"/></StgValue>
</operation>

<operation id="1199" st_id="240" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_21_2.split:297 %sv_coeff_addr_25 = getelementptr i32 %sv_coeff, i64 0, i64 %zext_ln17_24

]]></Node>
<StgValue><ssdm name="sv_coeff_addr_25"/></StgValue>
</operation>

<operation id="1200" st_id="240" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="11">
<![CDATA[
VITIS_LOOP_21_2.split:298 %sv_coeff_load_25 = load i11 %sv_coeff_addr_25

]]></Node>
<StgValue><ssdm name="sv_coeff_load_25"/></StgValue>
</operation>

<operation id="1201" st_id="240" stage="1" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:308 %tmp_24 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_24

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="1202" st_id="240" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:317 %add13_23 = fadd i32 %conv_23, i32 %mul12_23

]]></Node>
<StgValue><ssdm name="add13_23"/></StgValue>
</operation>

<operation id="1203" st_id="240" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:319 %p_x_assign_25 = fmul i32 %norma_52_loc_load, i32 -8

]]></Node>
<StgValue><ssdm name="p_x_assign_25"/></StgValue>
</operation>
</state>

<state id="241" st_id="241">

<operation id="1204" st_id="241" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="11">
<![CDATA[
VITIS_LOOP_21_2.split:298 %sv_coeff_load_25 = load i11 %sv_coeff_addr_25

]]></Node>
<StgValue><ssdm name="sv_coeff_load_25"/></StgValue>
</operation>

<operation id="1205" st_id="241" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:318 %sum_24 = call i32 @__hls_fptosi_float_i32, i32 %add13_23

]]></Node>
<StgValue><ssdm name="sum_24"/></StgValue>
</operation>

<operation id="1206" st_id="241" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:319 %p_x_assign_25 = fmul i32 %norma_52_loc_load, i32 -8

]]></Node>
<StgValue><ssdm name="p_x_assign_25"/></StgValue>
</operation>

<operation id="1207" st_id="241" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:327 %mul12_24 = fmul i32 %tmp_24, i32 %sv_coeff_load_25

]]></Node>
<StgValue><ssdm name="mul12_24"/></StgValue>
</operation>
</state>

<state id="242" st_id="242">

<operation id="1208" st_id="242" stage="8" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:320 %tmp_25 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_25

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="1209" st_id="242" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:327 %mul12_24 = fmul i32 %tmp_24, i32 %sv_coeff_load_25

]]></Node>
<StgValue><ssdm name="mul12_24"/></StgValue>
</operation>

<operation id="1210" st_id="242" stage="3" lat="3">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:328 %conv_24 = sitofp i32 %sum_24

]]></Node>
<StgValue><ssdm name="conv_24"/></StgValue>
</operation>
</state>

<state id="243" st_id="243">

<operation id="1211" st_id="243" stage="7" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:320 %tmp_25 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_25

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="1212" st_id="243" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:327 %mul12_24 = fmul i32 %tmp_24, i32 %sv_coeff_load_25

]]></Node>
<StgValue><ssdm name="mul12_24"/></StgValue>
</operation>

<operation id="1213" st_id="243" stage="2" lat="3">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:328 %conv_24 = sitofp i32 %sum_24

]]></Node>
<StgValue><ssdm name="conv_24"/></StgValue>
</operation>
</state>

<state id="244" st_id="244">

<operation id="1214" st_id="244" stage="6" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:320 %tmp_25 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_25

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="1215" st_id="244" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:327 %mul12_24 = fmul i32 %tmp_24, i32 %sv_coeff_load_25

]]></Node>
<StgValue><ssdm name="mul12_24"/></StgValue>
</operation>

<operation id="1216" st_id="244" stage="1" lat="3">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:328 %conv_24 = sitofp i32 %sum_24

]]></Node>
<StgValue><ssdm name="conv_24"/></StgValue>
</operation>
</state>

<state id="245" st_id="245">

<operation id="1217" st_id="245" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_21_2.split:311 %or_ln18_26 = or i11 %i_1, i11 27

]]></Node>
<StgValue><ssdm name="or_ln18_26"/></StgValue>
</operation>

<operation id="1218" st_id="245" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
VITIS_LOOP_21_2.split:313 %call_ln18 = call void @svm_Pipeline_VITIS_LOOP_21_227, i11 %or_ln18_26, i32 %test_vector, i32 %norma_54_loc, i32 %sup_vectors

]]></Node>
<StgValue><ssdm name="call_ln18"/></StgValue>
</operation>

<operation id="1219" st_id="245" stage="5" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:320 %tmp_25 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_25

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="1220" st_id="245" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:329 %add13_24 = fadd i32 %conv_24, i32 %mul12_24

]]></Node>
<StgValue><ssdm name="add13_24"/></StgValue>
</operation>
</state>

<state id="246" st_id="246">

<operation id="1221" st_id="246" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
VITIS_LOOP_21_2.split:313 %call_ln18 = call void @svm_Pipeline_VITIS_LOOP_21_227, i11 %or_ln18_26, i32 %test_vector, i32 %norma_54_loc, i32 %sup_vectors

]]></Node>
<StgValue><ssdm name="call_ln18"/></StgValue>
</operation>

<operation id="1222" st_id="246" stage="4" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:320 %tmp_25 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_25

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="1223" st_id="246" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:329 %add13_24 = fadd i32 %conv_24, i32 %mul12_24

]]></Node>
<StgValue><ssdm name="add13_24"/></StgValue>
</operation>
</state>

<state id="247" st_id="247">

<operation id="1224" st_id="247" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_21_2.split:314 %norma_54_loc_load = load i32 %norma_54_loc

]]></Node>
<StgValue><ssdm name="norma_54_loc_load"/></StgValue>
</operation>

<operation id="1225" st_id="247" stage="3" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:320 %tmp_25 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_25

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="1226" st_id="247" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:329 %add13_24 = fadd i32 %conv_24, i32 %mul12_24

]]></Node>
<StgValue><ssdm name="add13_24"/></StgValue>
</operation>

<operation id="1227" st_id="247" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:331 %p_x_assign_26 = fmul i32 %norma_54_loc_load, i32 -8

]]></Node>
<StgValue><ssdm name="p_x_assign_26"/></StgValue>
</operation>
</state>

<state id="248" st_id="248">

<operation id="1228" st_id="248" stage="2" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:320 %tmp_25 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_25

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="1229" st_id="248" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:329 %add13_24 = fadd i32 %conv_24, i32 %mul12_24

]]></Node>
<StgValue><ssdm name="add13_24"/></StgValue>
</operation>

<operation id="1230" st_id="248" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:331 %p_x_assign_26 = fmul i32 %norma_54_loc_load, i32 -8

]]></Node>
<StgValue><ssdm name="p_x_assign_26"/></StgValue>
</operation>
</state>

<state id="249" st_id="249">

<operation id="1231" st_id="249" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_21_2.split:300 %zext_ln17_25 = zext i11 %or_ln18_25

]]></Node>
<StgValue><ssdm name="zext_ln17_25"/></StgValue>
</operation>

<operation id="1232" st_id="249" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_21_2.split:309 %sv_coeff_addr_26 = getelementptr i32 %sv_coeff, i64 0, i64 %zext_ln17_25

]]></Node>
<StgValue><ssdm name="sv_coeff_addr_26"/></StgValue>
</operation>

<operation id="1233" st_id="249" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="32" op_0_bw="11">
<![CDATA[
VITIS_LOOP_21_2.split:310 %sv_coeff_load_26 = load i11 %sv_coeff_addr_26

]]></Node>
<StgValue><ssdm name="sv_coeff_load_26"/></StgValue>
</operation>

<operation id="1234" st_id="249" stage="1" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:320 %tmp_25 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_25

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="1235" st_id="249" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:329 %add13_24 = fadd i32 %conv_24, i32 %mul12_24

]]></Node>
<StgValue><ssdm name="add13_24"/></StgValue>
</operation>

<operation id="1236" st_id="249" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:331 %p_x_assign_26 = fmul i32 %norma_54_loc_load, i32 -8

]]></Node>
<StgValue><ssdm name="p_x_assign_26"/></StgValue>
</operation>
</state>

<state id="250" st_id="250">

<operation id="1237" st_id="250" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="32" op_0_bw="11">
<![CDATA[
VITIS_LOOP_21_2.split:310 %sv_coeff_load_26 = load i11 %sv_coeff_addr_26

]]></Node>
<StgValue><ssdm name="sv_coeff_load_26"/></StgValue>
</operation>

<operation id="1238" st_id="250" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:330 %sum_25 = call i32 @__hls_fptosi_float_i32, i32 %add13_24

]]></Node>
<StgValue><ssdm name="sum_25"/></StgValue>
</operation>

<operation id="1239" st_id="250" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:331 %p_x_assign_26 = fmul i32 %norma_54_loc_load, i32 -8

]]></Node>
<StgValue><ssdm name="p_x_assign_26"/></StgValue>
</operation>

<operation id="1240" st_id="250" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:339 %mul12_25 = fmul i32 %tmp_25, i32 %sv_coeff_load_26

]]></Node>
<StgValue><ssdm name="mul12_25"/></StgValue>
</operation>
</state>

<state id="251" st_id="251">

<operation id="1241" st_id="251" stage="8" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:332 %tmp_26 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_26

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="1242" st_id="251" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:339 %mul12_25 = fmul i32 %tmp_25, i32 %sv_coeff_load_26

]]></Node>
<StgValue><ssdm name="mul12_25"/></StgValue>
</operation>

<operation id="1243" st_id="251" stage="3" lat="3">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:340 %conv_25 = sitofp i32 %sum_25

]]></Node>
<StgValue><ssdm name="conv_25"/></StgValue>
</operation>
</state>

<state id="252" st_id="252">

<operation id="1244" st_id="252" stage="7" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:332 %tmp_26 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_26

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="1245" st_id="252" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:339 %mul12_25 = fmul i32 %tmp_25, i32 %sv_coeff_load_26

]]></Node>
<StgValue><ssdm name="mul12_25"/></StgValue>
</operation>

<operation id="1246" st_id="252" stage="2" lat="3">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:340 %conv_25 = sitofp i32 %sum_25

]]></Node>
<StgValue><ssdm name="conv_25"/></StgValue>
</operation>
</state>

<state id="253" st_id="253">

<operation id="1247" st_id="253" stage="6" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:332 %tmp_26 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_26

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="1248" st_id="253" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:339 %mul12_25 = fmul i32 %tmp_25, i32 %sv_coeff_load_26

]]></Node>
<StgValue><ssdm name="mul12_25"/></StgValue>
</operation>

<operation id="1249" st_id="253" stage="1" lat="3">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:340 %conv_25 = sitofp i32 %sum_25

]]></Node>
<StgValue><ssdm name="conv_25"/></StgValue>
</operation>
</state>

<state id="254" st_id="254">

<operation id="1250" st_id="254" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_21_2.split:323 %or_ln18_27 = or i11 %i_1, i11 28

]]></Node>
<StgValue><ssdm name="or_ln18_27"/></StgValue>
</operation>

<operation id="1251" st_id="254" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
VITIS_LOOP_21_2.split:325 %call_ln18 = call void @svm_Pipeline_VITIS_LOOP_21_228, i11 %or_ln18_27, i32 %test_vector, i32 %norma_56_loc, i32 %sup_vectors

]]></Node>
<StgValue><ssdm name="call_ln18"/></StgValue>
</operation>

<operation id="1252" st_id="254" stage="5" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:332 %tmp_26 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_26

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="1253" st_id="254" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:341 %add13_25 = fadd i32 %conv_25, i32 %mul12_25

]]></Node>
<StgValue><ssdm name="add13_25"/></StgValue>
</operation>
</state>

<state id="255" st_id="255">

<operation id="1254" st_id="255" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
VITIS_LOOP_21_2.split:325 %call_ln18 = call void @svm_Pipeline_VITIS_LOOP_21_228, i11 %or_ln18_27, i32 %test_vector, i32 %norma_56_loc, i32 %sup_vectors

]]></Node>
<StgValue><ssdm name="call_ln18"/></StgValue>
</operation>

<operation id="1255" st_id="255" stage="4" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:332 %tmp_26 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_26

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="1256" st_id="255" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:341 %add13_25 = fadd i32 %conv_25, i32 %mul12_25

]]></Node>
<StgValue><ssdm name="add13_25"/></StgValue>
</operation>
</state>

<state id="256" st_id="256">

<operation id="1257" st_id="256" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_21_2.split:326 %norma_56_loc_load = load i32 %norma_56_loc

]]></Node>
<StgValue><ssdm name="norma_56_loc_load"/></StgValue>
</operation>

<operation id="1258" st_id="256" stage="3" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:332 %tmp_26 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_26

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="1259" st_id="256" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:341 %add13_25 = fadd i32 %conv_25, i32 %mul12_25

]]></Node>
<StgValue><ssdm name="add13_25"/></StgValue>
</operation>

<operation id="1260" st_id="256" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:343 %p_x_assign_27 = fmul i32 %norma_56_loc_load, i32 -8

]]></Node>
<StgValue><ssdm name="p_x_assign_27"/></StgValue>
</operation>
</state>

<state id="257" st_id="257">

<operation id="1261" st_id="257" stage="2" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:332 %tmp_26 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_26

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="1262" st_id="257" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:341 %add13_25 = fadd i32 %conv_25, i32 %mul12_25

]]></Node>
<StgValue><ssdm name="add13_25"/></StgValue>
</operation>

<operation id="1263" st_id="257" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:343 %p_x_assign_27 = fmul i32 %norma_56_loc_load, i32 -8

]]></Node>
<StgValue><ssdm name="p_x_assign_27"/></StgValue>
</operation>
</state>

<state id="258" st_id="258">

<operation id="1264" st_id="258" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_21_2.split:312 %zext_ln17_26 = zext i11 %or_ln18_26

]]></Node>
<StgValue><ssdm name="zext_ln17_26"/></StgValue>
</operation>

<operation id="1265" st_id="258" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_21_2.split:321 %sv_coeff_addr_27 = getelementptr i32 %sv_coeff, i64 0, i64 %zext_ln17_26

]]></Node>
<StgValue><ssdm name="sv_coeff_addr_27"/></StgValue>
</operation>

<operation id="1266" st_id="258" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="32" op_0_bw="11">
<![CDATA[
VITIS_LOOP_21_2.split:322 %sv_coeff_load_27 = load i11 %sv_coeff_addr_27

]]></Node>
<StgValue><ssdm name="sv_coeff_load_27"/></StgValue>
</operation>

<operation id="1267" st_id="258" stage="1" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:332 %tmp_26 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_26

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="1268" st_id="258" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:341 %add13_25 = fadd i32 %conv_25, i32 %mul12_25

]]></Node>
<StgValue><ssdm name="add13_25"/></StgValue>
</operation>

<operation id="1269" st_id="258" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:343 %p_x_assign_27 = fmul i32 %norma_56_loc_load, i32 -8

]]></Node>
<StgValue><ssdm name="p_x_assign_27"/></StgValue>
</operation>
</state>

<state id="259" st_id="259">

<operation id="1270" st_id="259" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="32" op_0_bw="11">
<![CDATA[
VITIS_LOOP_21_2.split:322 %sv_coeff_load_27 = load i11 %sv_coeff_addr_27

]]></Node>
<StgValue><ssdm name="sv_coeff_load_27"/></StgValue>
</operation>

<operation id="1271" st_id="259" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:342 %sum_26 = call i32 @__hls_fptosi_float_i32, i32 %add13_25

]]></Node>
<StgValue><ssdm name="sum_26"/></StgValue>
</operation>

<operation id="1272" st_id="259" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:343 %p_x_assign_27 = fmul i32 %norma_56_loc_load, i32 -8

]]></Node>
<StgValue><ssdm name="p_x_assign_27"/></StgValue>
</operation>

<operation id="1273" st_id="259" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:351 %mul12_26 = fmul i32 %tmp_26, i32 %sv_coeff_load_27

]]></Node>
<StgValue><ssdm name="mul12_26"/></StgValue>
</operation>
</state>

<state id="260" st_id="260">

<operation id="1274" st_id="260" stage="8" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:344 %tmp_27 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_27

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="1275" st_id="260" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:351 %mul12_26 = fmul i32 %tmp_26, i32 %sv_coeff_load_27

]]></Node>
<StgValue><ssdm name="mul12_26"/></StgValue>
</operation>

<operation id="1276" st_id="260" stage="3" lat="3">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:352 %conv_26 = sitofp i32 %sum_26

]]></Node>
<StgValue><ssdm name="conv_26"/></StgValue>
</operation>
</state>

<state id="261" st_id="261">

<operation id="1277" st_id="261" stage="7" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:344 %tmp_27 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_27

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="1278" st_id="261" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:351 %mul12_26 = fmul i32 %tmp_26, i32 %sv_coeff_load_27

]]></Node>
<StgValue><ssdm name="mul12_26"/></StgValue>
</operation>

<operation id="1279" st_id="261" stage="2" lat="3">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:352 %conv_26 = sitofp i32 %sum_26

]]></Node>
<StgValue><ssdm name="conv_26"/></StgValue>
</operation>
</state>

<state id="262" st_id="262">

<operation id="1280" st_id="262" stage="6" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:344 %tmp_27 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_27

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="1281" st_id="262" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:351 %mul12_26 = fmul i32 %tmp_26, i32 %sv_coeff_load_27

]]></Node>
<StgValue><ssdm name="mul12_26"/></StgValue>
</operation>

<operation id="1282" st_id="262" stage="1" lat="3">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:352 %conv_26 = sitofp i32 %sum_26

]]></Node>
<StgValue><ssdm name="conv_26"/></StgValue>
</operation>
</state>

<state id="263" st_id="263">

<operation id="1283" st_id="263" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_21_2.split:335 %or_ln18_28 = or i11 %i_1, i11 29

]]></Node>
<StgValue><ssdm name="or_ln18_28"/></StgValue>
</operation>

<operation id="1284" st_id="263" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
VITIS_LOOP_21_2.split:337 %call_ln18 = call void @svm_Pipeline_VITIS_LOOP_21_229, i11 %or_ln18_28, i32 %test_vector, i32 %norma_58_loc, i32 %sup_vectors

]]></Node>
<StgValue><ssdm name="call_ln18"/></StgValue>
</operation>

<operation id="1285" st_id="263" stage="5" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:344 %tmp_27 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_27

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="1286" st_id="263" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:353 %add13_26 = fadd i32 %conv_26, i32 %mul12_26

]]></Node>
<StgValue><ssdm name="add13_26"/></StgValue>
</operation>
</state>

<state id="264" st_id="264">

<operation id="1287" st_id="264" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
VITIS_LOOP_21_2.split:337 %call_ln18 = call void @svm_Pipeline_VITIS_LOOP_21_229, i11 %or_ln18_28, i32 %test_vector, i32 %norma_58_loc, i32 %sup_vectors

]]></Node>
<StgValue><ssdm name="call_ln18"/></StgValue>
</operation>

<operation id="1288" st_id="264" stage="4" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:344 %tmp_27 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_27

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="1289" st_id="264" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:353 %add13_26 = fadd i32 %conv_26, i32 %mul12_26

]]></Node>
<StgValue><ssdm name="add13_26"/></StgValue>
</operation>
</state>

<state id="265" st_id="265">

<operation id="1290" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_21_2.split:338 %norma_58_loc_load = load i32 %norma_58_loc

]]></Node>
<StgValue><ssdm name="norma_58_loc_load"/></StgValue>
</operation>

<operation id="1291" st_id="265" stage="3" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:344 %tmp_27 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_27

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="1292" st_id="265" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:353 %add13_26 = fadd i32 %conv_26, i32 %mul12_26

]]></Node>
<StgValue><ssdm name="add13_26"/></StgValue>
</operation>

<operation id="1293" st_id="265" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:355 %p_x_assign_28 = fmul i32 %norma_58_loc_load, i32 -8

]]></Node>
<StgValue><ssdm name="p_x_assign_28"/></StgValue>
</operation>
</state>

<state id="266" st_id="266">

<operation id="1294" st_id="266" stage="2" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:344 %tmp_27 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_27

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="1295" st_id="266" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:353 %add13_26 = fadd i32 %conv_26, i32 %mul12_26

]]></Node>
<StgValue><ssdm name="add13_26"/></StgValue>
</operation>

<operation id="1296" st_id="266" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:355 %p_x_assign_28 = fmul i32 %norma_58_loc_load, i32 -8

]]></Node>
<StgValue><ssdm name="p_x_assign_28"/></StgValue>
</operation>
</state>

<state id="267" st_id="267">

<operation id="1297" st_id="267" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_21_2.split:324 %zext_ln17_27 = zext i11 %or_ln18_27

]]></Node>
<StgValue><ssdm name="zext_ln17_27"/></StgValue>
</operation>

<operation id="1298" st_id="267" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_21_2.split:333 %sv_coeff_addr_28 = getelementptr i32 %sv_coeff, i64 0, i64 %zext_ln17_27

]]></Node>
<StgValue><ssdm name="sv_coeff_addr_28"/></StgValue>
</operation>

<operation id="1299" st_id="267" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="32" op_0_bw="11">
<![CDATA[
VITIS_LOOP_21_2.split:334 %sv_coeff_load_28 = load i11 %sv_coeff_addr_28

]]></Node>
<StgValue><ssdm name="sv_coeff_load_28"/></StgValue>
</operation>

<operation id="1300" st_id="267" stage="1" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:344 %tmp_27 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_27

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="1301" st_id="267" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:353 %add13_26 = fadd i32 %conv_26, i32 %mul12_26

]]></Node>
<StgValue><ssdm name="add13_26"/></StgValue>
</operation>

<operation id="1302" st_id="267" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:355 %p_x_assign_28 = fmul i32 %norma_58_loc_load, i32 -8

]]></Node>
<StgValue><ssdm name="p_x_assign_28"/></StgValue>
</operation>
</state>

<state id="268" st_id="268">

<operation id="1303" st_id="268" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="32" op_0_bw="11">
<![CDATA[
VITIS_LOOP_21_2.split:334 %sv_coeff_load_28 = load i11 %sv_coeff_addr_28

]]></Node>
<StgValue><ssdm name="sv_coeff_load_28"/></StgValue>
</operation>

<operation id="1304" st_id="268" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:354 %sum_27 = call i32 @__hls_fptosi_float_i32, i32 %add13_26

]]></Node>
<StgValue><ssdm name="sum_27"/></StgValue>
</operation>

<operation id="1305" st_id="268" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:355 %p_x_assign_28 = fmul i32 %norma_58_loc_load, i32 -8

]]></Node>
<StgValue><ssdm name="p_x_assign_28"/></StgValue>
</operation>

<operation id="1306" st_id="268" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:363 %mul12_27 = fmul i32 %tmp_27, i32 %sv_coeff_load_28

]]></Node>
<StgValue><ssdm name="mul12_27"/></StgValue>
</operation>
</state>

<state id="269" st_id="269">

<operation id="1307" st_id="269" stage="8" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:356 %tmp_28 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_28

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="1308" st_id="269" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:363 %mul12_27 = fmul i32 %tmp_27, i32 %sv_coeff_load_28

]]></Node>
<StgValue><ssdm name="mul12_27"/></StgValue>
</operation>

<operation id="1309" st_id="269" stage="3" lat="3">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:364 %conv_27 = sitofp i32 %sum_27

]]></Node>
<StgValue><ssdm name="conv_27"/></StgValue>
</operation>
</state>

<state id="270" st_id="270">

<operation id="1310" st_id="270" stage="7" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:356 %tmp_28 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_28

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="1311" st_id="270" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:363 %mul12_27 = fmul i32 %tmp_27, i32 %sv_coeff_load_28

]]></Node>
<StgValue><ssdm name="mul12_27"/></StgValue>
</operation>

<operation id="1312" st_id="270" stage="2" lat="3">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:364 %conv_27 = sitofp i32 %sum_27

]]></Node>
<StgValue><ssdm name="conv_27"/></StgValue>
</operation>
</state>

<state id="271" st_id="271">

<operation id="1313" st_id="271" stage="6" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:356 %tmp_28 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_28

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="1314" st_id="271" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:363 %mul12_27 = fmul i32 %tmp_27, i32 %sv_coeff_load_28

]]></Node>
<StgValue><ssdm name="mul12_27"/></StgValue>
</operation>

<operation id="1315" st_id="271" stage="1" lat="3">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:364 %conv_27 = sitofp i32 %sum_27

]]></Node>
<StgValue><ssdm name="conv_27"/></StgValue>
</operation>
</state>

<state id="272" st_id="272">

<operation id="1316" st_id="272" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_21_2.split:347 %or_ln18_29 = or i11 %i_1, i11 30

]]></Node>
<StgValue><ssdm name="or_ln18_29"/></StgValue>
</operation>

<operation id="1317" st_id="272" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
VITIS_LOOP_21_2.split:349 %call_ln18 = call void @svm_Pipeline_VITIS_LOOP_21_230, i11 %or_ln18_29, i32 %test_vector, i32 %norma_60_loc, i32 %sup_vectors

]]></Node>
<StgValue><ssdm name="call_ln18"/></StgValue>
</operation>

<operation id="1318" st_id="272" stage="5" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:356 %tmp_28 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_28

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="1319" st_id="272" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:365 %add13_27 = fadd i32 %conv_27, i32 %mul12_27

]]></Node>
<StgValue><ssdm name="add13_27"/></StgValue>
</operation>
</state>

<state id="273" st_id="273">

<operation id="1320" st_id="273" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
VITIS_LOOP_21_2.split:349 %call_ln18 = call void @svm_Pipeline_VITIS_LOOP_21_230, i11 %or_ln18_29, i32 %test_vector, i32 %norma_60_loc, i32 %sup_vectors

]]></Node>
<StgValue><ssdm name="call_ln18"/></StgValue>
</operation>

<operation id="1321" st_id="273" stage="4" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:356 %tmp_28 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_28

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="1322" st_id="273" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:365 %add13_27 = fadd i32 %conv_27, i32 %mul12_27

]]></Node>
<StgValue><ssdm name="add13_27"/></StgValue>
</operation>
</state>

<state id="274" st_id="274">

<operation id="1323" st_id="274" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_21_2.split:350 %norma_60_loc_load = load i32 %norma_60_loc

]]></Node>
<StgValue><ssdm name="norma_60_loc_load"/></StgValue>
</operation>

<operation id="1324" st_id="274" stage="3" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:356 %tmp_28 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_28

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="1325" st_id="274" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:365 %add13_27 = fadd i32 %conv_27, i32 %mul12_27

]]></Node>
<StgValue><ssdm name="add13_27"/></StgValue>
</operation>

<operation id="1326" st_id="274" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:370 %p_x_assign_29 = fmul i32 %norma_60_loc_load, i32 -8

]]></Node>
<StgValue><ssdm name="p_x_assign_29"/></StgValue>
</operation>
</state>

<state id="275" st_id="275">

<operation id="1327" st_id="275" stage="2" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:356 %tmp_28 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_28

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="1328" st_id="275" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:365 %add13_27 = fadd i32 %conv_27, i32 %mul12_27

]]></Node>
<StgValue><ssdm name="add13_27"/></StgValue>
</operation>

<operation id="1329" st_id="275" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:370 %p_x_assign_29 = fmul i32 %norma_60_loc_load, i32 -8

]]></Node>
<StgValue><ssdm name="p_x_assign_29"/></StgValue>
</operation>
</state>

<state id="276" st_id="276">

<operation id="1330" st_id="276" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_21_2.split:336 %zext_ln17_28 = zext i11 %or_ln18_28

]]></Node>
<StgValue><ssdm name="zext_ln17_28"/></StgValue>
</operation>

<operation id="1331" st_id="276" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_21_2.split:345 %sv_coeff_addr_29 = getelementptr i32 %sv_coeff, i64 0, i64 %zext_ln17_28

]]></Node>
<StgValue><ssdm name="sv_coeff_addr_29"/></StgValue>
</operation>

<operation id="1332" st_id="276" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="32" op_0_bw="11">
<![CDATA[
VITIS_LOOP_21_2.split:346 %sv_coeff_load_29 = load i11 %sv_coeff_addr_29

]]></Node>
<StgValue><ssdm name="sv_coeff_load_29"/></StgValue>
</operation>

<operation id="1333" st_id="276" stage="1" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:356 %tmp_28 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_28

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="1334" st_id="276" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:365 %add13_27 = fadd i32 %conv_27, i32 %mul12_27

]]></Node>
<StgValue><ssdm name="add13_27"/></StgValue>
</operation>

<operation id="1335" st_id="276" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:370 %p_x_assign_29 = fmul i32 %norma_60_loc_load, i32 -8

]]></Node>
<StgValue><ssdm name="p_x_assign_29"/></StgValue>
</operation>
</state>

<state id="277" st_id="277">

<operation id="1336" st_id="277" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="32" op_0_bw="11">
<![CDATA[
VITIS_LOOP_21_2.split:346 %sv_coeff_load_29 = load i11 %sv_coeff_addr_29

]]></Node>
<StgValue><ssdm name="sv_coeff_load_29"/></StgValue>
</operation>

<operation id="1337" st_id="277" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:366 %sum_28 = call i32 @__hls_fptosi_float_i32, i32 %add13_27

]]></Node>
<StgValue><ssdm name="sum_28"/></StgValue>
</operation>

<operation id="1338" st_id="277" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:368 %mul12_28 = fmul i32 %tmp_28, i32 %sv_coeff_load_29

]]></Node>
<StgValue><ssdm name="mul12_28"/></StgValue>
</operation>

<operation id="1339" st_id="277" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:370 %p_x_assign_29 = fmul i32 %norma_60_loc_load, i32 -8

]]></Node>
<StgValue><ssdm name="p_x_assign_29"/></StgValue>
</operation>
</state>

<state id="278" st_id="278">

<operation id="1340" st_id="278" stage="3" lat="3">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:367 %conv_28 = sitofp i32 %sum_28

]]></Node>
<StgValue><ssdm name="conv_28"/></StgValue>
</operation>

<operation id="1341" st_id="278" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:368 %mul12_28 = fmul i32 %tmp_28, i32 %sv_coeff_load_29

]]></Node>
<StgValue><ssdm name="mul12_28"/></StgValue>
</operation>

<operation id="1342" st_id="278" stage="8" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:372 %tmp_29 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_29

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>
</state>

<state id="279" st_id="279">

<operation id="1343" st_id="279" stage="2" lat="3">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:367 %conv_28 = sitofp i32 %sum_28

]]></Node>
<StgValue><ssdm name="conv_28"/></StgValue>
</operation>

<operation id="1344" st_id="279" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:368 %mul12_28 = fmul i32 %tmp_28, i32 %sv_coeff_load_29

]]></Node>
<StgValue><ssdm name="mul12_28"/></StgValue>
</operation>

<operation id="1345" st_id="279" stage="7" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:372 %tmp_29 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_29

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>
</state>

<state id="280" st_id="280">

<operation id="1346" st_id="280" stage="1" lat="3">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:367 %conv_28 = sitofp i32 %sum_28

]]></Node>
<StgValue><ssdm name="conv_28"/></StgValue>
</operation>

<operation id="1347" st_id="280" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:368 %mul12_28 = fmul i32 %tmp_28, i32 %sv_coeff_load_29

]]></Node>
<StgValue><ssdm name="mul12_28"/></StgValue>
</operation>

<operation id="1348" st_id="280" stage="6" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:372 %tmp_29 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_29

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>
</state>

<state id="281" st_id="281">

<operation id="1349" st_id="281" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_21_2.split:359 %or_ln18_30 = or i11 %i_1, i11 31

]]></Node>
<StgValue><ssdm name="or_ln18_30"/></StgValue>
</operation>

<operation id="1350" st_id="281" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
VITIS_LOOP_21_2.split:361 %call_ln18 = call void @svm_Pipeline_VITIS_LOOP_21_231, i11 %or_ln18_30, i32 %test_vector, i32 %norma_62_loc, i32 %sup_vectors

]]></Node>
<StgValue><ssdm name="call_ln18"/></StgValue>
</operation>

<operation id="1351" st_id="281" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:369 %add13_28 = fadd i32 %conv_28, i32 %mul12_28

]]></Node>
<StgValue><ssdm name="add13_28"/></StgValue>
</operation>

<operation id="1352" st_id="281" stage="5" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:372 %tmp_29 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_29

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>
</state>

<state id="282" st_id="282">

<operation id="1353" st_id="282" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
VITIS_LOOP_21_2.split:361 %call_ln18 = call void @svm_Pipeline_VITIS_LOOP_21_231, i11 %or_ln18_30, i32 %test_vector, i32 %norma_62_loc, i32 %sup_vectors

]]></Node>
<StgValue><ssdm name="call_ln18"/></StgValue>
</operation>

<operation id="1354" st_id="282" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:369 %add13_28 = fadd i32 %conv_28, i32 %mul12_28

]]></Node>
<StgValue><ssdm name="add13_28"/></StgValue>
</operation>

<operation id="1355" st_id="282" stage="4" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:372 %tmp_29 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_29

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>
</state>

<state id="283" st_id="283">

<operation id="1356" st_id="283" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_21_2.split:362 %norma_62_loc_load = load i32 %norma_62_loc

]]></Node>
<StgValue><ssdm name="norma_62_loc_load"/></StgValue>
</operation>

<operation id="1357" st_id="283" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:369 %add13_28 = fadd i32 %conv_28, i32 %mul12_28

]]></Node>
<StgValue><ssdm name="add13_28"/></StgValue>
</operation>

<operation id="1358" st_id="283" stage="3" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:372 %tmp_29 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_29

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="1359" st_id="283" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:378 %p_x_assign_30 = fmul i32 %norma_62_loc_load, i32 -8

]]></Node>
<StgValue><ssdm name="p_x_assign_30"/></StgValue>
</operation>
</state>

<state id="284" st_id="284">

<operation id="1360" st_id="284" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:369 %add13_28 = fadd i32 %conv_28, i32 %mul12_28

]]></Node>
<StgValue><ssdm name="add13_28"/></StgValue>
</operation>

<operation id="1361" st_id="284" stage="2" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:372 %tmp_29 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_29

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="1362" st_id="284" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:378 %p_x_assign_30 = fmul i32 %norma_62_loc_load, i32 -8

]]></Node>
<StgValue><ssdm name="p_x_assign_30"/></StgValue>
</operation>
</state>

<state id="285" st_id="285">

<operation id="1363" st_id="285" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_21_2.split:348 %zext_ln17_29 = zext i11 %or_ln18_29

]]></Node>
<StgValue><ssdm name="zext_ln17_29"/></StgValue>
</operation>

<operation id="1364" st_id="285" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_21_2.split:357 %sv_coeff_addr_30 = getelementptr i32 %sv_coeff, i64 0, i64 %zext_ln17_29

]]></Node>
<StgValue><ssdm name="sv_coeff_addr_30"/></StgValue>
</operation>

<operation id="1365" st_id="285" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="32" op_0_bw="11">
<![CDATA[
VITIS_LOOP_21_2.split:358 %sv_coeff_load_30 = load i11 %sv_coeff_addr_30

]]></Node>
<StgValue><ssdm name="sv_coeff_load_30"/></StgValue>
</operation>

<operation id="1366" st_id="285" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:369 %add13_28 = fadd i32 %conv_28, i32 %mul12_28

]]></Node>
<StgValue><ssdm name="add13_28"/></StgValue>
</operation>

<operation id="1367" st_id="285" stage="1" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:372 %tmp_29 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_29

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="1368" st_id="285" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:378 %p_x_assign_30 = fmul i32 %norma_62_loc_load, i32 -8

]]></Node>
<StgValue><ssdm name="p_x_assign_30"/></StgValue>
</operation>
</state>

<state id="286" st_id="286">

<operation id="1369" st_id="286" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="32" op_0_bw="11">
<![CDATA[
VITIS_LOOP_21_2.split:358 %sv_coeff_load_30 = load i11 %sv_coeff_addr_30

]]></Node>
<StgValue><ssdm name="sv_coeff_load_30"/></StgValue>
</operation>

<operation id="1370" st_id="286" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:371 %sum_29 = call i32 @__hls_fptosi_float_i32, i32 %add13_28

]]></Node>
<StgValue><ssdm name="sum_29"/></StgValue>
</operation>

<operation id="1371" st_id="286" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:373 %mul12_29 = fmul i32 %tmp_29, i32 %sv_coeff_load_30

]]></Node>
<StgValue><ssdm name="mul12_29"/></StgValue>
</operation>

<operation id="1372" st_id="286" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:378 %p_x_assign_30 = fmul i32 %norma_62_loc_load, i32 -8

]]></Node>
<StgValue><ssdm name="p_x_assign_30"/></StgValue>
</operation>
</state>

<state id="287" st_id="287">

<operation id="1373" st_id="287" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:373 %mul12_29 = fmul i32 %tmp_29, i32 %sv_coeff_load_30

]]></Node>
<StgValue><ssdm name="mul12_29"/></StgValue>
</operation>

<operation id="1374" st_id="287" stage="3" lat="3">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:374 %conv_29 = sitofp i32 %sum_29

]]></Node>
<StgValue><ssdm name="conv_29"/></StgValue>
</operation>

<operation id="1375" st_id="287" stage="8" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:379 %tmp_30 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_30

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>
</state>

<state id="288" st_id="288">

<operation id="1376" st_id="288" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:373 %mul12_29 = fmul i32 %tmp_29, i32 %sv_coeff_load_30

]]></Node>
<StgValue><ssdm name="mul12_29"/></StgValue>
</operation>

<operation id="1377" st_id="288" stage="2" lat="3">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:374 %conv_29 = sitofp i32 %sum_29

]]></Node>
<StgValue><ssdm name="conv_29"/></StgValue>
</operation>

<operation id="1378" st_id="288" stage="7" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:379 %tmp_30 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_30

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>
</state>

<state id="289" st_id="289">

<operation id="1379" st_id="289" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:373 %mul12_29 = fmul i32 %tmp_29, i32 %sv_coeff_load_30

]]></Node>
<StgValue><ssdm name="mul12_29"/></StgValue>
</operation>

<operation id="1380" st_id="289" stage="1" lat="3">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:374 %conv_29 = sitofp i32 %sum_29

]]></Node>
<StgValue><ssdm name="conv_29"/></StgValue>
</operation>

<operation id="1381" st_id="289" stage="6" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:379 %tmp_30 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_30

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>
</state>

<state id="290" st_id="290">

<operation id="1382" st_id="290" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:375 %add13_29 = fadd i32 %conv_29, i32 %mul12_29

]]></Node>
<StgValue><ssdm name="add13_29"/></StgValue>
</operation>

<operation id="1383" st_id="290" stage="5" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:379 %tmp_30 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_30

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>
</state>

<state id="291" st_id="291">

<operation id="1384" st_id="291" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:375 %add13_29 = fadd i32 %conv_29, i32 %mul12_29

]]></Node>
<StgValue><ssdm name="add13_29"/></StgValue>
</operation>

<operation id="1385" st_id="291" stage="4" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:379 %tmp_30 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_30

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>
</state>

<state id="292" st_id="292">

<operation id="1386" st_id="292" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:375 %add13_29 = fadd i32 %conv_29, i32 %mul12_29

]]></Node>
<StgValue><ssdm name="add13_29"/></StgValue>
</operation>

<operation id="1387" st_id="292" stage="3" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:379 %tmp_30 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_30

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>
</state>

<state id="293" st_id="293">

<operation id="1388" st_id="293" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:375 %add13_29 = fadd i32 %conv_29, i32 %mul12_29

]]></Node>
<StgValue><ssdm name="add13_29"/></StgValue>
</operation>

<operation id="1389" st_id="293" stage="2" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:379 %tmp_30 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_30

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>
</state>

<state id="294" st_id="294">

<operation id="1390" st_id="294" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_21_2.split:360 %zext_ln17_30 = zext i11 %or_ln18_30

]]></Node>
<StgValue><ssdm name="zext_ln17_30"/></StgValue>
</operation>

<operation id="1391" st_id="294" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:375 %add13_29 = fadd i32 %conv_29, i32 %mul12_29

]]></Node>
<StgValue><ssdm name="add13_29"/></StgValue>
</operation>

<operation id="1392" st_id="294" stage="1" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:379 %tmp_30 = fexp i32 @llvm.exp.f32, i32 %p_x_assign_30

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="1393" st_id="294" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_21_2.split:380 %sv_coeff_addr_31 = getelementptr i32 %sv_coeff, i64 0, i64 %zext_ln17_30

]]></Node>
<StgValue><ssdm name="sv_coeff_addr_31"/></StgValue>
</operation>

<operation id="1394" st_id="294" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="32" op_0_bw="11">
<![CDATA[
VITIS_LOOP_21_2.split:381 %sv_coeff_load_31 = load i11 %sv_coeff_addr_31

]]></Node>
<StgValue><ssdm name="sv_coeff_load_31"/></StgValue>
</operation>
</state>

<state id="295" st_id="295">

<operation id="1395" st_id="295" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:376 %sum_30 = call i32 @__hls_fptosi_float_i32, i32 %add13_29

]]></Node>
<StgValue><ssdm name="sum_30"/></StgValue>
</operation>

<operation id="1396" st_id="295" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="32" op_0_bw="11">
<![CDATA[
VITIS_LOOP_21_2.split:381 %sv_coeff_load_31 = load i11 %sv_coeff_addr_31

]]></Node>
<StgValue><ssdm name="sv_coeff_load_31"/></StgValue>
</operation>

<operation id="1397" st_id="295" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:382 %mul12_30 = fmul i32 %tmp_30, i32 %sv_coeff_load_31

]]></Node>
<StgValue><ssdm name="mul12_30"/></StgValue>
</operation>
</state>

<state id="296" st_id="296">

<operation id="1398" st_id="296" stage="3" lat="3">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:377 %conv_30 = sitofp i32 %sum_30

]]></Node>
<StgValue><ssdm name="conv_30"/></StgValue>
</operation>

<operation id="1399" st_id="296" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:382 %mul12_30 = fmul i32 %tmp_30, i32 %sv_coeff_load_31

]]></Node>
<StgValue><ssdm name="mul12_30"/></StgValue>
</operation>
</state>

<state id="297" st_id="297">

<operation id="1400" st_id="297" stage="2" lat="3">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:377 %conv_30 = sitofp i32 %sum_30

]]></Node>
<StgValue><ssdm name="conv_30"/></StgValue>
</operation>

<operation id="1401" st_id="297" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:382 %mul12_30 = fmul i32 %tmp_30, i32 %sv_coeff_load_31

]]></Node>
<StgValue><ssdm name="mul12_30"/></StgValue>
</operation>
</state>

<state id="298" st_id="298">

<operation id="1402" st_id="298" stage="1" lat="3">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:377 %conv_30 = sitofp i32 %sum_30

]]></Node>
<StgValue><ssdm name="conv_30"/></StgValue>
</operation>

<operation id="1403" st_id="298" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:382 %mul12_30 = fmul i32 %tmp_30, i32 %sv_coeff_load_31

]]></Node>
<StgValue><ssdm name="mul12_30"/></StgValue>
</operation>
</state>

<state id="299" st_id="299">

<operation id="1404" st_id="299" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:383 %add13_30 = fadd i32 %conv_30, i32 %mul12_30

]]></Node>
<StgValue><ssdm name="add13_30"/></StgValue>
</operation>
</state>

<state id="300" st_id="300">

<operation id="1405" st_id="300" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:383 %add13_30 = fadd i32 %conv_30, i32 %mul12_30

]]></Node>
<StgValue><ssdm name="add13_30"/></StgValue>
</operation>
</state>

<state id="301" st_id="301">

<operation id="1406" st_id="301" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:383 %add13_30 = fadd i32 %conv_30, i32 %mul12_30

]]></Node>
<StgValue><ssdm name="add13_30"/></StgValue>
</operation>
</state>

<state id="302" st_id="302">

<operation id="1407" st_id="302" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:383 %add13_30 = fadd i32 %conv_30, i32 %mul12_30

]]></Node>
<StgValue><ssdm name="add13_30"/></StgValue>
</operation>
</state>

<state id="303" st_id="303">

<operation id="1408" st_id="303" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:383 %add13_30 = fadd i32 %conv_30, i32 %mul12_30

]]></Node>
<StgValue><ssdm name="add13_30"/></StgValue>
</operation>
</state>

<state id="304" st_id="304">

<operation id="1409" st_id="304" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_21_2.split:2 %specloopname_ln18 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln18"/></StgValue>
</operation>

<operation id="1410" st_id="304" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_21_2.split:384 %sum_31 = call i32 @__hls_fptosi_float_i32, i32 %add13_30

]]></Node>
<StgValue><ssdm name="sum_31"/></StgValue>
</operation>

<operation id="1411" st_id="304" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_21_2.split:387 %store_ln18 = store i32 %sum_31, i32 %sum

]]></Node>
<StgValue><ssdm name="store_ln18"/></StgValue>
</operation>

<operation id="1412" st_id="304" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_21_2.split:388 %br_ln18 = br void %VITIS_LOOP_21_2

]]></Node>
<StgValue><ssdm name="br_ln18"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
