$date
	Sun Jun 08 18:19:26 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module controle_tb $end
$var wire 1 ! RegWrite $end
$var wire 1 " PCSrc $end
$var wire 1 # MemtoReg $end
$var wire 1 $ MemWrite $end
$var wire 1 % MemRead $end
$var wire 1 & Branch $end
$var wire 1 ' ALUSrc $end
$var reg 7 ( opcode [6:0] $end
$scope module uut $end
$var wire 7 ) opcode [6:0] $end
$var reg 1 ' ALUSrc $end
$var reg 1 & Branch $end
$var reg 1 % MemRead $end
$var reg 1 $ MemWrite $end
$var reg 1 # MemtoReg $end
$var reg 1 " PCSrc $end
$var reg 1 ! RegWrite $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b110011 )
b110011 (
0'
0&
0%
0$
0#
0"
1!
$end
#20
1#
1%
1'
b11 (
b11 )
#40
0#
0!
1$
0%
b100011 (
b100011 )
#60
1&
0$
1"
0'
b1100011 (
b1100011 )
#100
