0.6
2018.2
Jun 14 2018
20:07:38
/home/prajuval/Desktop/RISC/RISC/RISC.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
/home/prajuval/Desktop/RISC/RISC/RISC.srcs/sim_1/new/data_path_tb_try3.sv,1748712489,systemVerilog,,/home/prajuval/Desktop/RISC/RISC/RISC.srcs/sim_1/new/data_path_tb_try_4.sv,,data_path_tb_try3,,,,,,,,
/home/prajuval/Desktop/RISC/RISC/RISC.srcs/sim_1/new/data_path_tb_try5.sv,1749085080,systemVerilog,,/home/prajuval/Desktop/RISC/RISC/RISC.srcs/sim_1/new/top_sv.sv,,data_path_tb_try_5,,,,,,,,
/home/prajuval/Desktop/RISC/RISC/RISC.srcs/sim_1/new/data_path_tb_try_2.sv,1748519622,systemVerilog,,/home/prajuval/Desktop/RISC/RISC/RISC.srcs/sim_1/new/data_path_tb_try3.sv,,data_path_tb_try_2,,,,,,,,
/home/prajuval/Desktop/RISC/RISC/RISC.srcs/sim_1/new/data_path_tb_try_4.sv,1749055301,systemVerilog,,/home/prajuval/Desktop/RISC/RISC/RISC.srcs/sim_1/new/data_path_tb_try5.sv,,data_path_tb_try_4,,,,,,,,
/home/prajuval/Desktop/RISC/RISC/RISC.srcs/sim_1/new/extender_tb.sv,1747599590,systemVerilog,,/home/prajuval/Desktop/RISC/RISC/RISC.srcs/sim_1/new/data_path_tb_try_2.sv,,extender_tb,,,,,,,,
/home/prajuval/Desktop/RISC/RISC/RISC.srcs/sim_1/new/inst_data_mem_tb.sv,1747571346,systemVerilog,,/home/prajuval/Desktop/RISC/RISC/RISC.srcs/sim_1/new/extender_tb.sv,,inst_data_mem_tb,,,,,,,,
/home/prajuval/Desktop/RISC/RISC/RISC.srcs/sim_1/new/n_bit_alu_tb.sv,1746531505,systemVerilog,,/home/prajuval/Desktop/RISC/RISC/RISC.srcs/sim_1/new/inst_data_mem_tb.sv,,n_bit_alu_tb,,,,,,,,
/home/prajuval/Desktop/RISC/RISC/RISC.srcs/sim_1/new/regfile_tb.sv,1747397757,systemVerilog,,/home/prajuval/Desktop/RISC/RISC/RISC.srcs/sim_1/new/n_bit_alu_tb.sv,,regfile_tb,,,,,,,,
/home/prajuval/Desktop/RISC/RISC/RISC.srcs/sim_1/new/top_sv.sv,1750525371,systemVerilog,,/home/prajuval/Desktop/RISC/RISC/RISC.srcs/sim_1/new/top_tb.sv,,,,,,,,,,
/home/prajuval/Desktop/RISC/RISC/RISC.srcs/sim_1/new/top_tb.sv,1753024748,systemVerilog,,,,top_tb,,,,,,,,
/home/prajuval/Desktop/RISC/RISC/RISC.srcs/sources_1/new/Areg.sv,1747636473,systemVerilog,,/home/prajuval/Desktop/RISC/RISC/RISC.srcs/sources_1/new/n_bit_alu.sv,,Areg,,,,,,,,
/home/prajuval/Desktop/RISC/RISC/RISC.srcs/sources_1/new/alu1bit.sv,1746460993,systemVerilog,,/home/prajuval/Desktop/RISC/RISC/RISC.srcs/sources_1/new/alu1bit_lastbit.sv,,alu1bit,,,,,,,,
/home/prajuval/Desktop/RISC/RISC/RISC.srcs/sources_1/new/alu1bit_lastbit.sv,1746461396,systemVerilog,,/home/prajuval/Desktop/RISC/RISC/RISC.srcs/sources_1/new/full_adder.sv,,alu1bit_lastbit,,,,,,,,
/home/prajuval/Desktop/RISC/RISC/RISC.srcs/sources_1/new/alu_decoder.sv,1751201238,systemVerilog,,/home/prajuval/Desktop/RISC/RISC/RISC.srcs/sim_1/new/regfile_tb.sv,,alu_decoder,,,,,,,,
/home/prajuval/Desktop/RISC/RISC/RISC.srcs/sources_1/new/control_unit.sv,1752852544,systemVerilog,,/home/prajuval/Desktop/RISC/RISC/RISC.srcs/sources_1/new/top.sv,,control_unit,,,,,,,,
/home/prajuval/Desktop/RISC/RISC/RISC.srcs/sources_1/new/data_path.sv,1751727774,systemVerilog,,/home/prajuval/Desktop/RISC/RISC/RISC.srcs/sources_1/new/Areg.sv,,data_path,,,,,,,,
/home/prajuval/Desktop/RISC/RISC/RISC.srcs/sources_1/new/data_path_tb.sv,1747850191,systemVerilog,,/home/prajuval/Desktop/RISC/RISC/RISC.srcs/sources_1/new/Areg.sv,,data_path_tb,,,,,,,,
/home/prajuval/Desktop/RISC/RISC/RISC.srcs/sources_1/new/extender.sv,1750614982,systemVerilog,,/home/prajuval/Desktop/RISC/RISC/RISC.srcs/sources_1/new/ir.sv,,extender,,,,,,,,
/home/prajuval/Desktop/RISC/RISC/RISC.srcs/sources_1/new/full_adder.sv,1746460165,systemVerilog,,/home/prajuval/Desktop/RISC/RISC/RISC.srcs/sources_1/new/half_adder.sv,,full_adder,,,,,,,,
/home/prajuval/Desktop/RISC/RISC/RISC.srcs/sources_1/new/half_adder.sv,1746457326,systemVerilog,,/home/prajuval/Desktop/RISC/RISC/RISC.srcs/sources_1/new/mux_2x1.sv,,half_adder,,,,,,,,
/home/prajuval/Desktop/RISC/RISC/RISC.srcs/sources_1/new/immediate_src.sv,1752943073,systemVerilog,,/home/prajuval/Desktop/RISC/RISC/RISC.srcs/sources_1/new/alu_decoder.sv,,immediate_src,,,,,,,,
/home/prajuval/Desktop/RISC/RISC/RISC.srcs/sources_1/new/instr_data_mem.sv,1752947268,systemVerilog,,/home/prajuval/Desktop/RISC/RISC/RISC.srcs/sources_1/new/pc.sv,,instr_data_mem,,,,,,,,
/home/prajuval/Desktop/RISC/RISC/RISC.srcs/sources_1/new/ir.sv,1747600967,systemVerilog,,/home/prajuval/Desktop/RISC/RISC/RISC.srcs/sources_1/new/n_bit_register.sv,,ir,,,,,,,,
/home/prajuval/Desktop/RISC/RISC/RISC.srcs/sources_1/new/main_fsm.sv,1752949976,systemVerilog,,/home/prajuval/Desktop/RISC/RISC/RISC.srcs/sources_1/new/control_unit.sv,,main_fsm,,,,,,,,
/home/prajuval/Desktop/RISC/RISC/RISC.srcs/sources_1/new/memory_mux.sv,1749475875,systemVerilog,,/home/prajuval/Desktop/RISC/RISC/RISC.srcs/sources_1/new/mux_3x1_nbit.sv,,memory_mux_2x1,,,,,,,,
/home/prajuval/Desktop/RISC/RISC/RISC.srcs/sources_1/new/mux_2x1.sv,1746452124,systemVerilog,,/home/prajuval/Desktop/RISC/RISC/RISC.srcs/sources_1/new/mux_4x1.sv,,mux_2x1,,,,,,,,
/home/prajuval/Desktop/RISC/RISC/RISC.srcs/sources_1/new/mux_3x1_nbit.sv,1748863773,systemVerilog,,/home/prajuval/Desktop/RISC/RISC/RISC.srcs/sources_1/new/old_pc_reg.sv,,mux_3x1_nbit,,,,,,,,
/home/prajuval/Desktop/RISC/RISC/RISC.srcs/sources_1/new/mux_4x1.sv,1746460429,systemVerilog,,/home/prajuval/Desktop/RISC/RISC/RISC.srcs/sources_1/new/instr_data_mem.sv,,mux_4x1,,,,,,,,
/home/prajuval/Desktop/RISC/RISC/RISC.srcs/sources_1/new/n_bit_alu.sv,1746531331,systemVerilog,,/home/prajuval/Desktop/RISC/RISC/RISC.srcs/sources_1/new/regfile.sv,,n_bit_alu,,,,,,,,
/home/prajuval/Desktop/RISC/RISC/RISC.srcs/sources_1/new/n_bit_register.sv,1747601287,systemVerilog,,/home/prajuval/Desktop/RISC/RISC/RISC.srcs/sources_1/new/memory_mux.sv,,n_bit_register,,,,,,,,
/home/prajuval/Desktop/RISC/RISC/RISC.srcs/sources_1/new/old_pc_reg.sv,1748872663,systemVerilog,,/home/prajuval/Desktop/RISC/RISC/RISC.srcs/sources_1/new/main_fsm.sv,,old_pc_reg,,,,,,,,
/home/prajuval/Desktop/RISC/RISC/RISC.srcs/sources_1/new/pc.sv,1749406070,systemVerilog,,/home/prajuval/Desktop/RISC/RISC/RISC.srcs/sources_1/new/extender.sv,,pc,,,,,,,,
/home/prajuval/Desktop/RISC/RISC/RISC.srcs/sources_1/new/regfile.sv,1751222249,systemVerilog,,/home/prajuval/Desktop/RISC/RISC/RISC.srcs/sources_1/new/alu1bit.sv,,regfile,,,,,,,,
/home/prajuval/Desktop/RISC/RISC/RISC.srcs/sources_1/new/top.sv,1751727819,systemVerilog,,/home/prajuval/Desktop/RISC/RISC/RISC.srcs/sources_1/new/immediate_src.sv,,top,,,,,,,,
