// Seed: 1322834382
macromodule module_0;
  wire id_1 = id_1;
  parameter id_2 = id_2;
endmodule
module module_1 (
    output uwire id_0,
    output tri1  id_1,
    output logic id_2,
    input  wire  id_3,
    output tri   id_4,
    output tri1  id_5,
    output tri   id_6,
    output tri0  id_7,
    input  tri1  id_8,
    input  logic id_9
);
  always @(posedge -1'h0)
    @(1 & -1'd0 or posedge id_9)
      if (id_8)
        if (id_3)
          if (id_9) id_2 = 1 - id_8;
          else id_2 <= id_9;
        else if (id_9) id_2 <= id_9;
  module_0 modCall_1 ();
endmodule
