#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 13;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
S_0x7f984d504230 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x7f984d5043a0 .scope module, "test_cpu" "test_cpu" 3 4;
 .timescale -9 -12;
v0x7f984d51de50_0 .var "clk", 0 0;
S_0x7f984d504520 .scope begin, "$unm_blk_42" "$unm_blk_42" 3 23, 3 23 0, S_0x7f984d5043a0;
 .timescale -9 -12;
v0x7f984d5046e0_0 .var/i "file", 31 0;
v0x7f984d514790_0 .var/i "i", 31 0;
v0x7f984d514830_0 .var "line", 255 0;
S_0x7f984d5148e0 .scope begin, "$unm_blk_48" "$unm_blk_48" 3 48, 3 48 0, S_0x7f984d5043a0;
 .timescale -9 -12;
v0x7f984d514ab0_0 .var/i "data_file", 31 0;
v0x7f984d514b60_0 .var/i "i", 31 0;
S_0x7f984d514c10 .scope module, "cpu_inst" "CPU" 3 9, 4 251 0, S_0x7f984d5043a0;
 .timescale -10 -10;
    .port_info 0 /INPUT 1 "CLK";
v0x7f984d51d150_0 .net "CLK", 0 0, v0x7f984d51de50_0;  1 drivers
v0x7f984d51d1f0_0 .net "EX_MEM", 63 0, v0x7f984d517720_0;  1 drivers
v0x7f984d51d2d0_0 .net "ID_EX", 95 0, v0x7f984d5188f0_0;  1 drivers
v0x7f984d51d3a0_0 .var "IF_ID", 31 0;
v0x7f984d51d430_0 .net "MEM_WB", 95 0, v0x7f984d519d70_0;  1 drivers
v0x7f984d51d540_0 .net "RegWrite", 0 0, L_0x7f984d5226f0;  1 drivers
v0x7f984d51d5d0_0 .net *"_ivl_2", 29 0, L_0x7f984d51dee0;  1 drivers
L_0x7f984d383008 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f984d51d660_0 .net *"_ivl_4", 1 0, L_0x7f984d383008;  1 drivers
v0x7f984d51d6f0_0 .var "data_mem_address", 31 0;
v0x7f984d51d820_0 .net "data_mem_data", 31 0, v0x7f984d51b190_0;  1 drivers
v0x7f984d51d8b0_0 .var "data_mem_edit_serial", 64 0;
v0x7f984d51d950_0 .net "fetch_address", 31 0, L_0x7f984d51df80;  1 drivers
v0x7f984d51da00_0 .net "instruction", 31 0, v0x7f984d51c6f0_0;  1 drivers
v0x7f984d51dab0_0 .var "pc", 31 0;
v0x7f984d51db50 .array "register_file", 31 0, 31 0;
v0x7f984d51dbf0_0 .net "write_data", 31 0, v0x7f984d51a9f0_0;  1 drivers
v0x7f984d51dc90_0 .net "write_reg", 4 0, v0x7f984d51aad0_0;  1 drivers
L_0x7f984d51dee0 .part v0x7f984d51dab0_0, 2, 30;
L_0x7f984d51df80 .concat [ 30 2 0 0], L_0x7f984d51dee0, L_0x7f984d383008;
S_0x7f984d514e10 .scope module, "EX_stage_inst" "EX_stage" 4 303, 4 98 0, S_0x7f984d514c10;
 .timescale -10 -10;
    .port_info 0 /INPUT 1 "CLOCK";
    .port_info 1 /INPUT 96 "ID_EX";
    .port_info 2 /OUTPUT 64 "EX_MEM";
v0x7f984d517690_0 .net "CLOCK", 0 0, v0x7f984d51de50_0;  alias, 1 drivers
v0x7f984d517720_0 .var "EX_MEM", 63 0;
v0x7f984d5177b0_0 .net "ID_EX", 95 0, v0x7f984d5188f0_0;  alias, 1 drivers
v0x7f984d517840_0 .var "aluOp", 2 0;
v0x7f984d5178d0_0 .var "alu_control", 2 0;
v0x7f984d5179a0_0 .net "alu_result", 31 0, L_0x7f984d521bb0;  1 drivers
v0x7f984d517a50_0 .net "alu_zero", 0 0, L_0x7f984d521d70;  1 drivers
v0x7f984d517b00_0 .var "final_result", 31 0;
v0x7f984d517b90_0 .var "shift_result", 31 0;
E_0x7f984d515050 .event posedge, v0x7f984d517690_0;
L_0x7f984d521eb0 .part v0x7f984d5188f0_0, 0, 32;
L_0x7f984d522050 .part v0x7f984d5188f0_0, 32, 32;
S_0x7f984d5150a0 .scope module, "my_alu" "alu" 4 145, 5 4 0, S_0x7f984d514e10;
 .timescale -10 -10;
    .port_info 0 /INPUT 3 "alu_control";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
L_0x7f984d51f690 .functor AND 32, L_0x7f984d521eb0, L_0x7f984d522050, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0x7f984d51f700 .functor OR 32, L_0x7f984d521eb0, L_0x7f984d522050, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7f984d51f870 .functor NOT 32, L_0x7f984d51f700, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7f984d51f8e0 .functor OR 32, L_0x7f984d521eb0, L_0x7f984d522050, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7f984d51f970 .functor XOR 32, L_0x7f984d521eb0, L_0x7f984d522050, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7f984d520560 .functor OR 1, L_0x7f984d51fd60, L_0x7f984d51fe70, C4<0>, C4<0>;
L_0x7f984d520920 .functor AND 32, L_0x7f984d520610, L_0x7f984d520880, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0x7f984d520c90 .functor AND 32, L_0x7f984d520a10, L_0x7f984d51f690, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0x7f984d520d00 .functor OR 32, L_0x7f984d520920, L_0x7f984d520c90, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7f984d520f20 .functor AND 32, L_0x7f984d520e00, L_0x7f984d51f870, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0x7f984d5210a0 .functor OR 32, L_0x7f984d520d00, L_0x7f984d520f20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7f984d521420 .functor AND 32, L_0x7f984d5211b0, L_0x7f984d51f8e0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0x7f984d5213a0 .functor OR 32, L_0x7f984d5210a0, L_0x7f984d521420, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7f984d521620 .functor AND 32, L_0x7f984d521580, L_0x7f984d51f970, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0x7f984d521690 .functor OR 32, L_0x7f984d5213a0, L_0x7f984d521620, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7f984d521510 .functor AND 32, L_0x7f984d521980, L_0x7f984d51fb00, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0x7f984d521bb0 .functor OR 32, L_0x7f984d521690, L_0x7f984d521510, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7f984d515320_0 .net *"_ivl_14", 0 0, L_0x7f984d51fa20;  1 drivers
L_0x7f984d383488 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f984d5153d0_0 .net *"_ivl_19", 30 0, L_0x7f984d383488;  1 drivers
L_0x7f984d3834d0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x7f984d515480_0 .net/2u *"_ivl_20", 2 0, L_0x7f984d3834d0;  1 drivers
L_0x7f984d383518 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x7f984d515540_0 .net/2u *"_ivl_24", 2 0, L_0x7f984d383518;  1 drivers
L_0x7f984d383560 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x7f984d5155f0_0 .net/2u *"_ivl_28", 2 0, L_0x7f984d383560;  1 drivers
L_0x7f984d3835a8 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x7f984d5156e0_0 .net/2u *"_ivl_32", 2 0, L_0x7f984d3835a8;  1 drivers
L_0x7f984d3835f0 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x7f984d515790_0 .net/2u *"_ivl_36", 2 0, L_0x7f984d3835f0;  1 drivers
L_0x7f984d383638 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x7f984d515840_0 .net/2u *"_ivl_40", 2 0, L_0x7f984d383638;  1 drivers
L_0x7f984d383680 .functor BUFT 1, C4<110>, C4<0>, C4<0>, C4<0>;
v0x7f984d5158f0_0 .net/2u *"_ivl_44", 2 0, L_0x7f984d383680;  1 drivers
v0x7f984d515a00_0 .net *"_ivl_48", 0 0, L_0x7f984d520560;  1 drivers
v0x7f984d515ab0_0 .net *"_ivl_50", 31 0, L_0x7f984d520610;  1 drivers
v0x7f984d515b60_0 .net *"_ivl_52", 31 0, L_0x7f984d520880;  1 drivers
v0x7f984d515c10_0 .net *"_ivl_54", 31 0, L_0x7f984d520920;  1 drivers
v0x7f984d515cc0_0 .net *"_ivl_56", 31 0, L_0x7f984d520a10;  1 drivers
v0x7f984d515d70_0 .net *"_ivl_58", 31 0, L_0x7f984d520c90;  1 drivers
v0x7f984d515e20_0 .net *"_ivl_6", 31 0, L_0x7f984d51f700;  1 drivers
v0x7f984d515ed0_0 .net *"_ivl_60", 31 0, L_0x7f984d520d00;  1 drivers
v0x7f984d516060_0 .net *"_ivl_62", 31 0, L_0x7f984d520e00;  1 drivers
v0x7f984d5160f0_0 .net *"_ivl_64", 31 0, L_0x7f984d520f20;  1 drivers
v0x7f984d5161a0_0 .net *"_ivl_66", 31 0, L_0x7f984d5210a0;  1 drivers
v0x7f984d516250_0 .net *"_ivl_68", 31 0, L_0x7f984d5211b0;  1 drivers
v0x7f984d516300_0 .net *"_ivl_70", 31 0, L_0x7f984d521420;  1 drivers
v0x7f984d5163b0_0 .net *"_ivl_72", 31 0, L_0x7f984d5213a0;  1 drivers
v0x7f984d516460_0 .net *"_ivl_74", 31 0, L_0x7f984d521580;  1 drivers
v0x7f984d516510_0 .net *"_ivl_76", 31 0, L_0x7f984d521620;  1 drivers
v0x7f984d5165c0_0 .net *"_ivl_78", 31 0, L_0x7f984d521690;  1 drivers
v0x7f984d516670_0 .net *"_ivl_80", 31 0, L_0x7f984d521980;  1 drivers
v0x7f984d516720_0 .net *"_ivl_82", 31 0, L_0x7f984d521510;  1 drivers
L_0x7f984d3836c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f984d5167d0_0 .net/2u *"_ivl_86", 31 0, L_0x7f984d3836c8;  1 drivers
v0x7f984d516880_0 .net/s "a", 31 0, L_0x7f984d521eb0;  1 drivers
v0x7f984d516930_0 .net "add_result", 31 0, L_0x7f984d51f450;  1 drivers
v0x7f984d5169e0_0 .net "alu_control", 2 0, v0x7f984d5178d0_0;  1 drivers
v0x7f984d516a90_0 .net "and_result", 31 0, L_0x7f984d51f690;  1 drivers
v0x7f984d515f80_0 .net/s "b", 31 0, L_0x7f984d522050;  1 drivers
v0x7f984d516d20_0 .net "isAdd", 0 0, L_0x7f984d51fd60;  1 drivers
v0x7f984d516db0_0 .net "isAnd", 0 0, L_0x7f984d51ff50;  1 drivers
v0x7f984d516e40_0 .net "isLess", 0 0, L_0x7f984d520360;  1 drivers
v0x7f984d516ed0_0 .net "isNand", 0 0, L_0x7f984d5200b0;  1 drivers
v0x7f984d516f70_0 .net "isOr", 0 0, L_0x7f984d520190;  1 drivers
v0x7f984d517010_0 .net "isSub", 0 0, L_0x7f984d51fe70;  1 drivers
v0x7f984d5170b0_0 .net "isXor", 0 0, L_0x7f984d5202c0;  1 drivers
v0x7f984d517150_0 .net "less_result", 31 0, L_0x7f984d51fb00;  1 drivers
v0x7f984d517200_0 .net "nand_result", 31 0, L_0x7f984d51f870;  1 drivers
v0x7f984d5172b0_0 .net "or_result", 31 0, L_0x7f984d51f8e0;  1 drivers
v0x7f984d517360_0 .net "result", 31 0, L_0x7f984d521bb0;  alias, 1 drivers
v0x7f984d517410_0 .net "sub_result", 31 0, L_0x7f984d51f550;  1 drivers
v0x7f984d5174c0_0 .net "xor_result", 31 0, L_0x7f984d51f970;  1 drivers
v0x7f984d517570_0 .net "zero", 0 0, L_0x7f984d521d70;  alias, 1 drivers
L_0x7f984d51f450 .arith/sum 32, L_0x7f984d521eb0, L_0x7f984d522050;
L_0x7f984d51f550 .arith/sub 32, L_0x7f984d521eb0, L_0x7f984d522050;
L_0x7f984d51fa20 .cmp/gt.s 32, L_0x7f984d522050, L_0x7f984d521eb0;
L_0x7f984d51fb00 .concat [ 1 31 0 0], L_0x7f984d51fa20, L_0x7f984d383488;
L_0x7f984d51fd60 .cmp/eq 3, v0x7f984d5178d0_0, L_0x7f984d3834d0;
L_0x7f984d51fe70 .cmp/eq 3, v0x7f984d5178d0_0, L_0x7f984d383518;
L_0x7f984d51ff50 .cmp/eq 3, v0x7f984d5178d0_0, L_0x7f984d383560;
L_0x7f984d5200b0 .cmp/eq 3, v0x7f984d5178d0_0, L_0x7f984d3835a8;
L_0x7f984d520190 .cmp/eq 3, v0x7f984d5178d0_0, L_0x7f984d3835f0;
L_0x7f984d5202c0 .cmp/eq 3, v0x7f984d5178d0_0, L_0x7f984d383638;
L_0x7f984d520360 .cmp/eq 3, v0x7f984d5178d0_0, L_0x7f984d383680;
LS_0x7f984d520610_0_0 .concat [ 1 1 1 1], L_0x7f984d520560, L_0x7f984d520560, L_0x7f984d520560, L_0x7f984d520560;
LS_0x7f984d520610_0_4 .concat [ 1 1 1 1], L_0x7f984d520560, L_0x7f984d520560, L_0x7f984d520560, L_0x7f984d520560;
LS_0x7f984d520610_0_8 .concat [ 1 1 1 1], L_0x7f984d520560, L_0x7f984d520560, L_0x7f984d520560, L_0x7f984d520560;
LS_0x7f984d520610_0_12 .concat [ 1 1 1 1], L_0x7f984d520560, L_0x7f984d520560, L_0x7f984d520560, L_0x7f984d520560;
LS_0x7f984d520610_0_16 .concat [ 1 1 1 1], L_0x7f984d520560, L_0x7f984d520560, L_0x7f984d520560, L_0x7f984d520560;
LS_0x7f984d520610_0_20 .concat [ 1 1 1 1], L_0x7f984d520560, L_0x7f984d520560, L_0x7f984d520560, L_0x7f984d520560;
LS_0x7f984d520610_0_24 .concat [ 1 1 1 1], L_0x7f984d520560, L_0x7f984d520560, L_0x7f984d520560, L_0x7f984d520560;
LS_0x7f984d520610_0_28 .concat [ 1 1 1 1], L_0x7f984d520560, L_0x7f984d520560, L_0x7f984d520560, L_0x7f984d520560;
LS_0x7f984d520610_1_0 .concat [ 4 4 4 4], LS_0x7f984d520610_0_0, LS_0x7f984d520610_0_4, LS_0x7f984d520610_0_8, LS_0x7f984d520610_0_12;
LS_0x7f984d520610_1_4 .concat [ 4 4 4 4], LS_0x7f984d520610_0_16, LS_0x7f984d520610_0_20, LS_0x7f984d520610_0_24, LS_0x7f984d520610_0_28;
L_0x7f984d520610 .concat [ 16 16 0 0], LS_0x7f984d520610_1_0, LS_0x7f984d520610_1_4;
L_0x7f984d520880 .functor MUXZ 32, L_0x7f984d51f550, L_0x7f984d51f450, L_0x7f984d51fd60, C4<>;
LS_0x7f984d520a10_0_0 .concat [ 1 1 1 1], L_0x7f984d51ff50, L_0x7f984d51ff50, L_0x7f984d51ff50, L_0x7f984d51ff50;
LS_0x7f984d520a10_0_4 .concat [ 1 1 1 1], L_0x7f984d51ff50, L_0x7f984d51ff50, L_0x7f984d51ff50, L_0x7f984d51ff50;
LS_0x7f984d520a10_0_8 .concat [ 1 1 1 1], L_0x7f984d51ff50, L_0x7f984d51ff50, L_0x7f984d51ff50, L_0x7f984d51ff50;
LS_0x7f984d520a10_0_12 .concat [ 1 1 1 1], L_0x7f984d51ff50, L_0x7f984d51ff50, L_0x7f984d51ff50, L_0x7f984d51ff50;
LS_0x7f984d520a10_0_16 .concat [ 1 1 1 1], L_0x7f984d51ff50, L_0x7f984d51ff50, L_0x7f984d51ff50, L_0x7f984d51ff50;
LS_0x7f984d520a10_0_20 .concat [ 1 1 1 1], L_0x7f984d51ff50, L_0x7f984d51ff50, L_0x7f984d51ff50, L_0x7f984d51ff50;
LS_0x7f984d520a10_0_24 .concat [ 1 1 1 1], L_0x7f984d51ff50, L_0x7f984d51ff50, L_0x7f984d51ff50, L_0x7f984d51ff50;
LS_0x7f984d520a10_0_28 .concat [ 1 1 1 1], L_0x7f984d51ff50, L_0x7f984d51ff50, L_0x7f984d51ff50, L_0x7f984d51ff50;
LS_0x7f984d520a10_1_0 .concat [ 4 4 4 4], LS_0x7f984d520a10_0_0, LS_0x7f984d520a10_0_4, LS_0x7f984d520a10_0_8, LS_0x7f984d520a10_0_12;
LS_0x7f984d520a10_1_4 .concat [ 4 4 4 4], LS_0x7f984d520a10_0_16, LS_0x7f984d520a10_0_20, LS_0x7f984d520a10_0_24, LS_0x7f984d520a10_0_28;
L_0x7f984d520a10 .concat [ 16 16 0 0], LS_0x7f984d520a10_1_0, LS_0x7f984d520a10_1_4;
LS_0x7f984d520e00_0_0 .concat [ 1 1 1 1], L_0x7f984d5200b0, L_0x7f984d5200b0, L_0x7f984d5200b0, L_0x7f984d5200b0;
LS_0x7f984d520e00_0_4 .concat [ 1 1 1 1], L_0x7f984d5200b0, L_0x7f984d5200b0, L_0x7f984d5200b0, L_0x7f984d5200b0;
LS_0x7f984d520e00_0_8 .concat [ 1 1 1 1], L_0x7f984d5200b0, L_0x7f984d5200b0, L_0x7f984d5200b0, L_0x7f984d5200b0;
LS_0x7f984d520e00_0_12 .concat [ 1 1 1 1], L_0x7f984d5200b0, L_0x7f984d5200b0, L_0x7f984d5200b0, L_0x7f984d5200b0;
LS_0x7f984d520e00_0_16 .concat [ 1 1 1 1], L_0x7f984d5200b0, L_0x7f984d5200b0, L_0x7f984d5200b0, L_0x7f984d5200b0;
LS_0x7f984d520e00_0_20 .concat [ 1 1 1 1], L_0x7f984d5200b0, L_0x7f984d5200b0, L_0x7f984d5200b0, L_0x7f984d5200b0;
LS_0x7f984d520e00_0_24 .concat [ 1 1 1 1], L_0x7f984d5200b0, L_0x7f984d5200b0, L_0x7f984d5200b0, L_0x7f984d5200b0;
LS_0x7f984d520e00_0_28 .concat [ 1 1 1 1], L_0x7f984d5200b0, L_0x7f984d5200b0, L_0x7f984d5200b0, L_0x7f984d5200b0;
LS_0x7f984d520e00_1_0 .concat [ 4 4 4 4], LS_0x7f984d520e00_0_0, LS_0x7f984d520e00_0_4, LS_0x7f984d520e00_0_8, LS_0x7f984d520e00_0_12;
LS_0x7f984d520e00_1_4 .concat [ 4 4 4 4], LS_0x7f984d520e00_0_16, LS_0x7f984d520e00_0_20, LS_0x7f984d520e00_0_24, LS_0x7f984d520e00_0_28;
L_0x7f984d520e00 .concat [ 16 16 0 0], LS_0x7f984d520e00_1_0, LS_0x7f984d520e00_1_4;
LS_0x7f984d5211b0_0_0 .concat [ 1 1 1 1], L_0x7f984d520190, L_0x7f984d520190, L_0x7f984d520190, L_0x7f984d520190;
LS_0x7f984d5211b0_0_4 .concat [ 1 1 1 1], L_0x7f984d520190, L_0x7f984d520190, L_0x7f984d520190, L_0x7f984d520190;
LS_0x7f984d5211b0_0_8 .concat [ 1 1 1 1], L_0x7f984d520190, L_0x7f984d520190, L_0x7f984d520190, L_0x7f984d520190;
LS_0x7f984d5211b0_0_12 .concat [ 1 1 1 1], L_0x7f984d520190, L_0x7f984d520190, L_0x7f984d520190, L_0x7f984d520190;
LS_0x7f984d5211b0_0_16 .concat [ 1 1 1 1], L_0x7f984d520190, L_0x7f984d520190, L_0x7f984d520190, L_0x7f984d520190;
LS_0x7f984d5211b0_0_20 .concat [ 1 1 1 1], L_0x7f984d520190, L_0x7f984d520190, L_0x7f984d520190, L_0x7f984d520190;
LS_0x7f984d5211b0_0_24 .concat [ 1 1 1 1], L_0x7f984d520190, L_0x7f984d520190, L_0x7f984d520190, L_0x7f984d520190;
LS_0x7f984d5211b0_0_28 .concat [ 1 1 1 1], L_0x7f984d520190, L_0x7f984d520190, L_0x7f984d520190, L_0x7f984d520190;
LS_0x7f984d5211b0_1_0 .concat [ 4 4 4 4], LS_0x7f984d5211b0_0_0, LS_0x7f984d5211b0_0_4, LS_0x7f984d5211b0_0_8, LS_0x7f984d5211b0_0_12;
LS_0x7f984d5211b0_1_4 .concat [ 4 4 4 4], LS_0x7f984d5211b0_0_16, LS_0x7f984d5211b0_0_20, LS_0x7f984d5211b0_0_24, LS_0x7f984d5211b0_0_28;
L_0x7f984d5211b0 .concat [ 16 16 0 0], LS_0x7f984d5211b0_1_0, LS_0x7f984d5211b0_1_4;
LS_0x7f984d521580_0_0 .concat [ 1 1 1 1], L_0x7f984d5202c0, L_0x7f984d5202c0, L_0x7f984d5202c0, L_0x7f984d5202c0;
LS_0x7f984d521580_0_4 .concat [ 1 1 1 1], L_0x7f984d5202c0, L_0x7f984d5202c0, L_0x7f984d5202c0, L_0x7f984d5202c0;
LS_0x7f984d521580_0_8 .concat [ 1 1 1 1], L_0x7f984d5202c0, L_0x7f984d5202c0, L_0x7f984d5202c0, L_0x7f984d5202c0;
LS_0x7f984d521580_0_12 .concat [ 1 1 1 1], L_0x7f984d5202c0, L_0x7f984d5202c0, L_0x7f984d5202c0, L_0x7f984d5202c0;
LS_0x7f984d521580_0_16 .concat [ 1 1 1 1], L_0x7f984d5202c0, L_0x7f984d5202c0, L_0x7f984d5202c0, L_0x7f984d5202c0;
LS_0x7f984d521580_0_20 .concat [ 1 1 1 1], L_0x7f984d5202c0, L_0x7f984d5202c0, L_0x7f984d5202c0, L_0x7f984d5202c0;
LS_0x7f984d521580_0_24 .concat [ 1 1 1 1], L_0x7f984d5202c0, L_0x7f984d5202c0, L_0x7f984d5202c0, L_0x7f984d5202c0;
LS_0x7f984d521580_0_28 .concat [ 1 1 1 1], L_0x7f984d5202c0, L_0x7f984d5202c0, L_0x7f984d5202c0, L_0x7f984d5202c0;
LS_0x7f984d521580_1_0 .concat [ 4 4 4 4], LS_0x7f984d521580_0_0, LS_0x7f984d521580_0_4, LS_0x7f984d521580_0_8, LS_0x7f984d521580_0_12;
LS_0x7f984d521580_1_4 .concat [ 4 4 4 4], LS_0x7f984d521580_0_16, LS_0x7f984d521580_0_20, LS_0x7f984d521580_0_24, LS_0x7f984d521580_0_28;
L_0x7f984d521580 .concat [ 16 16 0 0], LS_0x7f984d521580_1_0, LS_0x7f984d521580_1_4;
LS_0x7f984d521980_0_0 .concat [ 1 1 1 1], L_0x7f984d520360, L_0x7f984d520360, L_0x7f984d520360, L_0x7f984d520360;
LS_0x7f984d521980_0_4 .concat [ 1 1 1 1], L_0x7f984d520360, L_0x7f984d520360, L_0x7f984d520360, L_0x7f984d520360;
LS_0x7f984d521980_0_8 .concat [ 1 1 1 1], L_0x7f984d520360, L_0x7f984d520360, L_0x7f984d520360, L_0x7f984d520360;
LS_0x7f984d521980_0_12 .concat [ 1 1 1 1], L_0x7f984d520360, L_0x7f984d520360, L_0x7f984d520360, L_0x7f984d520360;
LS_0x7f984d521980_0_16 .concat [ 1 1 1 1], L_0x7f984d520360, L_0x7f984d520360, L_0x7f984d520360, L_0x7f984d520360;
LS_0x7f984d521980_0_20 .concat [ 1 1 1 1], L_0x7f984d520360, L_0x7f984d520360, L_0x7f984d520360, L_0x7f984d520360;
LS_0x7f984d521980_0_24 .concat [ 1 1 1 1], L_0x7f984d520360, L_0x7f984d520360, L_0x7f984d520360, L_0x7f984d520360;
LS_0x7f984d521980_0_28 .concat [ 1 1 1 1], L_0x7f984d520360, L_0x7f984d520360, L_0x7f984d520360, L_0x7f984d520360;
LS_0x7f984d521980_1_0 .concat [ 4 4 4 4], LS_0x7f984d521980_0_0, LS_0x7f984d521980_0_4, LS_0x7f984d521980_0_8, LS_0x7f984d521980_0_12;
LS_0x7f984d521980_1_4 .concat [ 4 4 4 4], LS_0x7f984d521980_0_16, LS_0x7f984d521980_0_20, LS_0x7f984d521980_0_24, LS_0x7f984d521980_0_28;
L_0x7f984d521980 .concat [ 16 16 0 0], LS_0x7f984d521980_1_0, LS_0x7f984d521980_1_4;
L_0x7f984d521d70 .cmp/eq 32, L_0x7f984d3836c8, L_0x7f984d521bb0;
S_0x7f984d517d00 .scope module, "ID_stage_inst" "ID_stage" 4 295, 4 32 0, S_0x7f984d514c10;
 .timescale -10 -10;
    .port_info 0 /INPUT 1 "CLOCK";
    .port_info 1 /INPUT 32 "instruction";
    .port_info 2 /INPUT 32 "write_data";
    .port_info 3 /INPUT 5 "write_reg";
    .port_info 4 /OUTPUT 96 "ID_EX";
L_0x7f984d51f0d0 .functor BUFZ 32, L_0x7f984d51eed0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7f984d51f3a0 .functor BUFZ 32, L_0x7f984d51f180, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7f984d518840_0 .net "CLOCK", 0 0, v0x7f984d51de50_0;  alias, 1 drivers
v0x7f984d5188f0_0 .var "ID_EX", 95 0;
v0x7f984d518980_0 .net *"_ivl_0", 31 0, L_0x7f984d51eed0;  1 drivers
v0x7f984d518a30_0 .net *"_ivl_10", 6 0, L_0x7f984d51f220;  1 drivers
L_0x7f984d383440 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f984d518ac0_0 .net *"_ivl_13", 1 0, L_0x7f984d383440;  1 drivers
v0x7f984d518bb0_0 .net *"_ivl_2", 6 0, L_0x7f984d51ef70;  1 drivers
L_0x7f984d3833f8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f984d518c60_0 .net *"_ivl_5", 1 0, L_0x7f984d3833f8;  1 drivers
v0x7f984d518d10_0 .net *"_ivl_8", 31 0, L_0x7f984d51f180;  1 drivers
v0x7f984d518dc0_0 .var "extended_imm", 31 0;
v0x7f984d518ed0_0 .net "forwardA", 31 0, v0x7f984d518330_0;  1 drivers
v0x7f984d518f90_0 .net "forwardB", 31 0, v0x7f984d5183f0_0;  1 drivers
v0x7f984d519020_0 .var "funct", 5 0;
v0x7f984d5190b0_0 .var "immediate", 15 0;
v0x7f984d519150_0 .net "instruction", 31 0, v0x7f984d51d3a0_0;  1 drivers
v0x7f984d519200_0 .var "opcode", 5 0;
v0x7f984d5192b0_0 .var "rd", 4 0;
v0x7f984d519360_0 .net "read_data1", 31 0, L_0x7f984d51f0d0;  1 drivers
v0x7f984d519510_0 .net "read_data2", 31 0, L_0x7f984d51f3a0;  1 drivers
v0x7f984d5195c0 .array "regfile", 0 31, 31 0;
v0x7f984d519660_0 .var "rs", 4 0;
v0x7f984d519720_0 .var "rt", 4 0;
v0x7f984d5197b0_0 .var "shamt", 4 0;
v0x7f984d519840_0 .net "write_data", 31 0, v0x7f984d51a9f0_0;  alias, 1 drivers
v0x7f984d5198d0_0 .net "write_reg", 4 0, v0x7f984d51aad0_0;  alias, 1 drivers
E_0x7f984d517f40/0 .event edge, v0x7f984d519200_0, v0x7f984d5184a0_0, v0x7f984d518560_0, v0x7f984d5192b0_0;
E_0x7f984d517f40/1 .event edge, v0x7f984d5197b0_0, v0x7f984d519020_0, v0x7f984d518330_0, v0x7f984d519360_0;
E_0x7f984d517f40/2 .event edge, v0x7f984d5183f0_0, v0x7f984d519510_0, v0x7f984d518dc0_0;
E_0x7f984d517f40 .event/or E_0x7f984d517f40/0, E_0x7f984d517f40/1, E_0x7f984d517f40/2;
E_0x7f984d517fd0 .event edge, v0x7f984d5190b0_0;
E_0x7f984d518000 .event edge, v0x7f984d519150_0;
L_0x7f984d51eed0 .array/port v0x7f984d5195c0, L_0x7f984d51ef70;
L_0x7f984d51ef70 .concat [ 5 2 0 0], v0x7f984d519660_0, L_0x7f984d3833f8;
L_0x7f984d51f180 .array/port v0x7f984d5195c0, L_0x7f984d51f220;
L_0x7f984d51f220 .concat [ 5 2 0 0], v0x7f984d519720_0, L_0x7f984d383440;
S_0x7f984d518050 .scope module, "fwdUnit" "ForwardingUnit" 4 69, 4 7 0, S_0x7f984d517d00;
 .timescale -10 -10;
    .port_info 0 /INPUT 5 "rs";
    .port_info 1 /INPUT 5 "rt";
    .port_info 2 /INPUT 5 "write_reg";
    .port_info 3 /INPUT 32 "write_data";
    .port_info 4 /OUTPUT 32 "forwardA";
    .port_info 5 /OUTPUT 32 "forwardB";
v0x7f984d518330_0 .var "forwardA", 31 0;
v0x7f984d5183f0_0 .var "forwardB", 31 0;
v0x7f984d5184a0_0 .net "rs", 4 0, v0x7f984d519660_0;  1 drivers
v0x7f984d518560_0 .net "rt", 4 0, v0x7f984d519720_0;  1 drivers
v0x7f984d518610_0 .net "write_data", 31 0, v0x7f984d51a9f0_0;  alias, 1 drivers
v0x7f984d518700_0 .net "write_reg", 4 0, v0x7f984d51aad0_0;  alias, 1 drivers
E_0x7f984d5182d0 .event edge, v0x7f984d518700_0, v0x7f984d5184a0_0, v0x7f984d518610_0, v0x7f984d518560_0;
S_0x7f984d5199d0 .scope module, "MEM_stage_inst" "MEM_stage" 4 309, 4 180 0, S_0x7f984d514c10;
 .timescale -10 -10;
    .port_info 0 /INPUT 1 "CLOCK";
    .port_info 1 /INPUT 64 "EX_MEM";
    .port_info 2 /INPUT 32 "data_mem_data";
    .port_info 3 /OUTPUT 96 "MEM_WB";
v0x7f984d519c10_0 .net "CLOCK", 0 0, v0x7f984d51de50_0;  alias, 1 drivers
v0x7f984d519ce0_0 .net "EX_MEM", 63 0, v0x7f984d517720_0;  alias, 1 drivers
v0x7f984d519d70_0 .var "MEM_WB", 95 0;
v0x7f984d519e20_0 .net "MemRead", 0 0, L_0x7f984d522330;  1 drivers
v0x7f984d519ec0_0 .net "MemWrite", 0 0, L_0x7f984d5223d0;  1 drivers
v0x7f984d519fa0_0 .net "MemtoReg", 0 0, L_0x7f984d522290;  1 drivers
v0x7f984d51a040_0 .net "RegWrite", 0 0, L_0x7f984d5221f0;  1 drivers
v0x7f984d51a0e0_0 .net "data_mem_data", 31 0, v0x7f984d51b190_0;  alias, 1 drivers
v0x7f984d51a190_0 .var "mem_data", 31 0;
L_0x7f984d5221f0 .part v0x7f984d517720_0, 62, 1;
L_0x7f984d522290 .part v0x7f984d517720_0, 61, 1;
L_0x7f984d522330 .part v0x7f984d517720_0, 60, 1;
L_0x7f984d5223d0 .part v0x7f984d517720_0, 59, 1;
S_0x7f984d51a300 .scope module, "WB_stage_inst" "WB_stage" 4 317, 4 214 0, S_0x7f984d514c10;
 .timescale -10 -10;
    .port_info 0 /INPUT 96 "MEM_WB";
    .port_info 1 /INPUT 1 "CLOCK";
    .port_info 2 /OUTPUT 32 "write_data";
    .port_info 3 /OUTPUT 5 "write_register";
    .port_info 4 /OUTPUT 1 "RegWrite";
v0x7f984d51a540_0 .net "ALU_result", 31 0, L_0x7f984d522470;  1 drivers
v0x7f984d51a5f0_0 .net "CLOCK", 0 0, v0x7f984d51de50_0;  alias, 1 drivers
v0x7f984d51a690_0 .net "MEM_WB", 95 0, v0x7f984d519d70_0;  alias, 1 drivers
v0x7f984d51a740_0 .net "MemtoReg", 0 0, L_0x7f984d522650;  1 drivers
v0x7f984d51a7d0_0 .net "RegDst", 0 0, L_0x7f984d5225b0;  1 drivers
v0x7f984d51a8a0_0 .net "RegWrite", 0 0, L_0x7f984d5226f0;  alias, 1 drivers
v0x7f984d51a940_0 .net "mem_data", 31 0, L_0x7f984d522510;  1 drivers
v0x7f984d51a9f0_0 .var "write_data", 31 0;
v0x7f984d51aad0_0 .var "write_register", 4 0;
L_0x7f984d522470 .part v0x7f984d519d70_0, 0, 32;
L_0x7f984d522510 .part v0x7f984d519d70_0, 64, 32;
L_0x7f984d5225b0 .part v0x7f984d519d70_0, 63, 1;
L_0x7f984d522650 .part v0x7f984d519d70_0, 62, 1;
L_0x7f984d5226f0 .part v0x7f984d519d70_0, 61, 1;
S_0x7f984d51ac30 .scope module, "data_memory" "MainMemory" 4 272, 6 5 0, S_0x7f984d514c10;
 .timescale -13 -13;
    .port_info 0 /INPUT 1 "CLOCK";
    .port_info 1 /INPUT 1 "RESET";
    .port_info 2 /INPUT 1 "ENABLE";
    .port_info 3 /INPUT 32 "FETCH_ADDRESS";
    .port_info 4 /INPUT 65 "EDIT_SERIAL";
    .port_info 5 /OUTPUT 32 "DATA";
v0x7f984d51b080_0 .net "CLOCK", 0 0, v0x7f984d51de50_0;  alias, 1 drivers
v0x7f984d51b190_0 .var "DATA", 31 0;
v0x7f984d51b220 .array "DATA_RAM", 511 0, 31 0;
v0x7f984d51b2b0_0 .net "EDIT_SERIAL", 64 0, v0x7f984d51d8b0_0;  1 drivers
L_0x7f984d3833b0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7f984d51b340_0 .net "ENABLE", 0 0, L_0x7f984d3833b0;  1 drivers
v0x7f984d51b420_0 .net "FETCH_ADDRESS", 31 0, v0x7f984d51d6f0_0;  1 drivers
L_0x7f984d383368 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f984d51b4d0_0 .net "RESET", 0 0, L_0x7f984d383368;  1 drivers
L_0x7f984d383200 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f984d51b570_0 .net/2u *"_ivl_0", 31 0, L_0x7f984d383200;  1 drivers
L_0x7f984d3832d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f984d51b620_0 .net/2u *"_ivl_14", 31 0, L_0x7f984d3832d8;  1 drivers
v0x7f984d51b730_0 .net *"_ivl_21", 0 0, L_0x7f984d51ec10;  1 drivers
L_0x7f984d383320 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x7f984d51b7e0_0 .net *"_ivl_22", 63 0, L_0x7f984d383320;  1 drivers
v0x7f984d51b890_0 .net *"_ivl_5", 0 0, L_0x7f984d51e680;  1 drivers
L_0x7f984d383248 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7f984d51b940_0 .net/2u *"_ivl_6", 0 0, L_0x7f984d383248;  1 drivers
L_0x7f984d383290 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f984d51b9f0_0 .net/2u *"_ivl_8", 0 0, L_0x7f984d383290;  1 drivers
v0x7f984d51baa0_0 .net "a1", 63 0, L_0x7f984d51eb70;  1 drivers
v0x7f984d51bb50_0 .net "c$app_arg", 0 0, L_0x7f984d51e7e0;  1 drivers
v0x7f984d51bbf0_0 .net "c$i", 31 0, L_0x7f984d51e940;  1 drivers
v0x7f984d51bd80_0 .net/s "c$wild_app_arg", 63 0, L_0x7f984d51e500;  1 drivers
v0x7f984d51be10_0 .net/s "c$wild_app_arg_0", 63 0, L_0x7f984d51e9e0;  1 drivers
v0x7f984d51bec0_0 .net "ds", 63 0, L_0x7f984d51ed30;  1 drivers
v0x7f984d51bf70_0 .var/i "i", 31 0;
v0x7f984d51c020_0 .var "ram_init", 16383 0;
v0x7f984d51c0d0_0 .net/s "wild", 63 0, L_0x7f984d51e500;  alias, 1 drivers
v0x7f984d51c190_0 .net/s "wild_0", 63 0, L_0x7f984d51e9e0;  alias, 1 drivers
L_0x7f984d51e500 .concat [ 32 32 0 0], v0x7f984d51d6f0_0, L_0x7f984d383200;
L_0x7f984d51e680 .part v0x7f984d51d8b0_0, 64, 1;
L_0x7f984d51e7e0 .functor MUXZ 1, L_0x7f984d383290, L_0x7f984d383248, L_0x7f984d51e680, C4<>;
L_0x7f984d51e940 .part L_0x7f984d51ed30, 32, 32;
L_0x7f984d51e9e0 .concat [ 32 32 0 0], L_0x7f984d51e940, L_0x7f984d3832d8;
L_0x7f984d51eb70 .part v0x7f984d51d8b0_0, 0, 64;
L_0x7f984d51ec10 .part v0x7f984d51d8b0_0, 64, 1;
L_0x7f984d51ed30 .functor MUXZ 64, L_0x7f984d383320, L_0x7f984d51eb70, L_0x7f984d51ec10, C4<>;
S_0x7f984d51aec0 .scope begin, "DATA_blockRam" "DATA_blockRam" 6 51, 6 51 0, S_0x7f984d51ac30;
 .timescale -13 -13;
S_0x7f984d51c240 .scope module, "instruction_ram" "InstructionRAM" 4 260, 7 5 0, S_0x7f984d514c10;
 .timescale -13 -13;
    .port_info 0 /INPUT 1 "CLOCK";
    .port_info 1 /INPUT 1 "RESET";
    .port_info 2 /INPUT 1 "ENABLE";
    .port_info 3 /INPUT 32 "FETCH_ADDRESS";
    .port_info 4 /OUTPUT 32 "DATA";
v0x7f984d51c650_0 .net "CLOCK", 0 0, v0x7f984d51de50_0;  alias, 1 drivers
v0x7f984d51c6f0_0 .var "DATA", 31 0;
L_0x7f984d3830e0 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x7f984d51c7a0_0 .net "DATA_0", 63 0, L_0x7f984d3830e0;  1 drivers
L_0x7f984d3831b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7f984d51c860_0 .net "ENABLE", 0 0, L_0x7f984d3831b8;  1 drivers
v0x7f984d51c900_0 .net "FETCH_ADDRESS", 31 0, L_0x7f984d51df80;  alias, 1 drivers
v0x7f984d51c9f0 .array "RAM", 511 0, 31 0;
L_0x7f984d383170 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f984d51ca90_0 .net "RESET", 0 0, L_0x7f984d383170;  1 drivers
L_0x7f984d383050 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f984d51cb30_0 .net/2u *"_ivl_0", 31 0, L_0x7f984d383050;  1 drivers
L_0x7f984d383098 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f984d51cbe0_0 .net/2u *"_ivl_4", 31 0, L_0x7f984d383098;  1 drivers
v0x7f984d51ccf0_0 .net/s "c$wild_app_arg", 63 0, L_0x7f984d51e110;  1 drivers
v0x7f984d51cda0_0 .net/s "c$wild_app_arg_0", 63 0, L_0x7f984d51e230;  1 drivers
v0x7f984d51ce50_0 .net/s "wild", 63 0, L_0x7f984d51e110;  alias, 1 drivers
v0x7f984d51cf10_0 .net/s "wild_0", 63 0, L_0x7f984d51e230;  alias, 1 drivers
v0x7f984d51cfa0_0 .net "x1", 31 0, L_0x7f984d51e3e0;  1 drivers
L_0x7f984d383128 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x7f984d51d030_0 .net "x1_projection", 63 0, L_0x7f984d383128;  1 drivers
L_0x7f984d51e110 .concat [ 32 32 0 0], L_0x7f984d51df80, L_0x7f984d383050;
L_0x7f984d51e230 .concat [ 32 32 0 0], L_0x7f984d51e3e0, L_0x7f984d383098;
L_0x7f984d51e3e0 .part L_0x7f984d383128, 32, 32;
S_0x7f984d51c480 .scope begin, "InstructionRAM_blockRamFile" "InstructionRAM_blockRamFile" 7 41, 7 41 0, S_0x7f984d51c240;
 .timescale -13 -13;
    .scope S_0x7f984d51c240;
T_0 ;
    %vpi_call/w 7 38 "$readmemb", "CPU_instruction.bin", v0x7f984d51c9f0 {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x7f984d51c240;
T_1 ;
    %wait E_0x7f984d515050;
    %fork t_1, S_0x7f984d51c480;
    %jmp t_0;
    .scope S_0x7f984d51c480;
t_1 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x7f984d51c860_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x7f984d51c7a0_0;
    %parti/s 32, 0, 2;
    %ix/getv/s 3, v0x7f984d51cf10_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f984d51c9f0, 0, 4;
T_1.0 ;
    %load/vec4 v0x7f984d51c860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %ix/getv/s 4, v0x7f984d51ce50_0;
    %load/vec4a v0x7f984d51c9f0, 4;
    %assign/vec4 v0x7f984d51c6f0_0, 0;
T_1.2 ;
    %end;
    .scope S_0x7f984d51c240;
t_0 %join;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7f984d51ac30;
T_2 ;
    %pushi/vec4 0, 0, 16384;
    %store/vec4 v0x7f984d51c020_0, 0, 16384;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f984d51bf70_0, 0, 32;
T_2.0 ;
    %load/vec4 v0x7f984d51bf70_0;
    %cmpi/s 512, 0, 32;
    %jmp/0xz T_2.1, 5;
    %load/vec4 v0x7f984d51c020_0;
    %load/vec4 v0x7f984d51bf70_0;
    %muli 32, 0, 32;
    %part/s 32;
    %pushi/vec4 511, 0, 34;
    %load/vec4 v0x7f984d51bf70_0;
    %pad/s 34;
    %sub;
    %ix/vec4/s 4;
    %store/vec4a v0x7f984d51b220, 4, 0;
    %load/vec4 v0x7f984d51bf70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f984d51bf70_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %end;
    .thread T_2;
    .scope S_0x7f984d51ac30;
T_3 ;
    %wait E_0x7f984d515050;
    %fork t_3, S_0x7f984d51aec0;
    %jmp t_2;
    .scope S_0x7f984d51aec0;
t_3 ;
    %load/vec4 v0x7f984d51bb50_0;
    %load/vec4 v0x7f984d51b340_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x7f984d51bec0_0;
    %parti/s 32, 0, 2;
    %ix/getv/s 3, v0x7f984d51c190_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f984d51b220, 0, 4;
T_3.0 ;
    %load/vec4 v0x7f984d51b340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %ix/getv/s 4, v0x7f984d51c0d0_0;
    %load/vec4a v0x7f984d51b220, 4;
    %assign/vec4 v0x7f984d51b190_0, 0;
T_3.2 ;
    %end;
    .scope S_0x7f984d51ac30;
t_2 %join;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7f984d518050;
T_4 ;
    %wait E_0x7f984d5182d0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f984d518330_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f984d5183f0_0, 0, 32;
    %load/vec4 v0x7f984d518700_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v0x7f984d518700_0;
    %load/vec4 v0x7f984d5184a0_0;
    %cmp/e;
    %jmp/0xz  T_4.2, 4;
    %load/vec4 v0x7f984d518610_0;
    %store/vec4 v0x7f984d518330_0, 0, 32;
T_4.2 ;
    %load/vec4 v0x7f984d518700_0;
    %load/vec4 v0x7f984d518560_0;
    %cmp/e;
    %jmp/0xz  T_4.4, 4;
    %load/vec4 v0x7f984d518610_0;
    %store/vec4 v0x7f984d5183f0_0, 0, 32;
T_4.4 ;
T_4.0 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7f984d517d00;
T_5 ;
    %wait E_0x7f984d518000;
    %load/vec4 v0x7f984d519150_0;
    %parti/s 6, 26, 6;
    %store/vec4 v0x7f984d519200_0, 0, 6;
    %load/vec4 v0x7f984d519150_0;
    %parti/s 5, 21, 6;
    %store/vec4 v0x7f984d519660_0, 0, 5;
    %load/vec4 v0x7f984d519150_0;
    %parti/s 5, 16, 6;
    %store/vec4 v0x7f984d519720_0, 0, 5;
    %load/vec4 v0x7f984d519150_0;
    %parti/s 5, 11, 5;
    %store/vec4 v0x7f984d5192b0_0, 0, 5;
    %load/vec4 v0x7f984d519150_0;
    %parti/s 5, 6, 4;
    %store/vec4 v0x7f984d5197b0_0, 0, 5;
    %load/vec4 v0x7f984d519150_0;
    %parti/s 6, 0, 2;
    %store/vec4 v0x7f984d519020_0, 0, 6;
    %load/vec4 v0x7f984d519150_0;
    %parti/s 16, 0, 2;
    %store/vec4 v0x7f984d5190b0_0, 0, 16;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x7f984d517d00;
T_6 ;
    %wait E_0x7f984d515050;
    %load/vec4 v0x7f984d5198d0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x7f984d519840_0;
    %load/vec4 v0x7f984d5198d0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f984d5195c0, 0, 4;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x7f984d517d00;
T_7 ;
    %wait E_0x7f984d517fd0;
    %load/vec4 v0x7f984d5190b0_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x7f984d5190b0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f984d518dc0_0, 0, 32;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x7f984d517d00;
T_8 ;
    %wait E_0x7f984d517f40;
    %load/vec4 v0x7f984d519200_0;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f984d5188f0_0, 4, 6;
    %load/vec4 v0x7f984d519660_0;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f984d5188f0_0, 4, 5;
    %load/vec4 v0x7f984d519720_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f984d5188f0_0, 4, 5;
    %load/vec4 v0x7f984d5192b0_0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f984d5188f0_0, 4, 5;
    %load/vec4 v0x7f984d5197b0_0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f984d5188f0_0, 4, 5;
    %load/vec4 v0x7f984d519020_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f984d5188f0_0, 4, 6;
    %load/vec4 v0x7f984d518ed0_0;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_8.0, 8;
    %load/vec4 v0x7f984d519360_0;
    %jmp/1 T_8.1, 8;
T_8.0 ; End of true expr.
    %load/vec4 v0x7f984d518ed0_0;
    %jmp/0 T_8.1, 8;
 ; End of false expr.
    %blend;
T_8.1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f984d5188f0_0, 4, 32;
    %load/vec4 v0x7f984d518f90_0;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_8.2, 8;
    %load/vec4 v0x7f984d519510_0;
    %jmp/1 T_8.3, 8;
T_8.2 ; End of true expr.
    %load/vec4 v0x7f984d518f90_0;
    %jmp/0 T_8.3, 8;
 ; End of false expr.
    %blend;
T_8.3;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f984d5188f0_0, 4, 32;
    %load/vec4 v0x7f984d518dc0_0;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f984d5188f0_0, 4, 32;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x7f984d514e10;
T_9 ;
    %wait E_0x7f984d515050;
    %load/vec4 v0x7f984d5177b0_0;
    %parti/s 6, 26, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x7f984d517840_0, 0, 3;
    %jmp T_9.8;
T_9.0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7f984d517840_0, 0, 3;
    %jmp T_9.8;
T_9.1 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7f984d517840_0, 0, 3;
    %jmp T_9.8;
T_9.2 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7f984d517840_0, 0, 3;
    %jmp T_9.8;
T_9.3 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7f984d517840_0, 0, 3;
    %jmp T_9.8;
T_9.4 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x7f984d517840_0, 0, 3;
    %jmp T_9.8;
T_9.5 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x7f984d517840_0, 0, 3;
    %jmp T_9.8;
T_9.6 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x7f984d517840_0, 0, 3;
    %jmp T_9.8;
T_9.8 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9;
    .scope S_0x7f984d514e10;
T_10 ;
    %wait E_0x7f984d515050;
    %load/vec4 v0x7f984d517840_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_10.0, 4;
    %load/vec4 v0x7f984d5177b0_0;
    %parti/s 6, 0, 2;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_10.8, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_10.9, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_10.10, 6;
    %pushi/vec4 7, 7, 3;
    %store/vec4 v0x7f984d5178d0_0, 0, 3;
    %jmp T_10.12;
T_10.2 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7f984d5178d0_0, 0, 3;
    %jmp T_10.12;
T_10.3 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7f984d5178d0_0, 0, 3;
    %jmp T_10.12;
T_10.4 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7f984d5178d0_0, 0, 3;
    %jmp T_10.12;
T_10.5 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7f984d5178d0_0, 0, 3;
    %jmp T_10.12;
T_10.6 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7f984d5178d0_0, 0, 3;
    %jmp T_10.12;
T_10.7 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x7f984d5178d0_0, 0, 3;
    %jmp T_10.12;
T_10.8 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x7f984d5178d0_0, 0, 3;
    %jmp T_10.12;
T_10.9 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x7f984d5178d0_0, 0, 3;
    %jmp T_10.12;
T_10.10 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x7f984d5178d0_0, 0, 3;
    %jmp T_10.12;
T_10.12 ;
    %pop/vec4 1;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x7f984d517840_0;
    %store/vec4 v0x7f984d5178d0_0, 0, 3;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x7f984d514e10;
T_11 ;
    %wait E_0x7f984d515050;
    %load/vec4 v0x7f984d5177b0_0;
    %parti/s 6, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f984d517b90_0, 0, 32;
    %jmp T_11.7;
T_11.0 ;
    %load/vec4 v0x7f984d5177b0_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x7f984d5177b0_0;
    %parti/s 5, 6, 4;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x7f984d517b90_0, 0, 32;
    %jmp T_11.7;
T_11.1 ;
    %load/vec4 v0x7f984d5177b0_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x7f984d5177b0_0;
    %parti/s 5, 6, 4;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x7f984d517b90_0, 0, 32;
    %jmp T_11.7;
T_11.2 ;
    %load/vec4 v0x7f984d5177b0_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x7f984d5177b0_0;
    %parti/s 5, 6, 4;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x7f984d517b90_0, 0, 32;
    %jmp T_11.7;
T_11.3 ;
    %load/vec4 v0x7f984d5177b0_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x7f984d5177b0_0;
    %parti/s 5, 21, 6;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x7f984d517b90_0, 0, 32;
    %jmp T_11.7;
T_11.4 ;
    %load/vec4 v0x7f984d5177b0_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x7f984d5177b0_0;
    %parti/s 5, 21, 6;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x7f984d517b90_0, 0, 32;
    %jmp T_11.7;
T_11.5 ;
    %load/vec4 v0x7f984d5177b0_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x7f984d5177b0_0;
    %parti/s 5, 21, 6;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x7f984d517b90_0, 0, 32;
    %jmp T_11.7;
T_11.7 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11;
    .scope S_0x7f984d514e10;
T_12 ;
    %wait E_0x7f984d515050;
    %load/vec4 v0x7f984d5177b0_0;
    %parti/s 6, 0, 2;
    %cmpi/e 0, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0x7f984d5177b0_0;
    %parti/s 6, 0, 2;
    %cmpi/e 2, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x7f984d5177b0_0;
    %parti/s 6, 0, 2;
    %cmpi/e 3, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x7f984d5177b0_0;
    %parti/s 6, 0, 2;
    %cmpi/e 4, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x7f984d5177b0_0;
    %parti/s 6, 0, 2;
    %cmpi/e 6, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x7f984d5177b0_0;
    %parti/s 6, 0, 2;
    %cmpi/e 7, 0, 6;
    %flag_or 4, 8;
    %jmp/0xz  T_12.0, 4;
    %load/vec4 v0x7f984d517b90_0;
    %store/vec4 v0x7f984d517b00_0, 0, 32;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x7f984d5179a0_0;
    %store/vec4 v0x7f984d517b00_0, 0, 32;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x7f984d514e10;
T_13 ;
    %wait E_0x7f984d515050;
    %load/vec4 v0x7f984d517b00_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f984d517720_0, 4, 32;
    %load/vec4 v0x7f984d5177b0_0;
    %parti/s 32, 63, 7;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f984d517720_0, 4, 32;
    %jmp T_13;
    .thread T_13;
    .scope S_0x7f984d5199d0;
T_14 ;
    %wait E_0x7f984d515050;
    %load/vec4 v0x7f984d519e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x7f984d51a0e0_0;
    %store/vec4 v0x7f984d51a190_0, 0, 32;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x7f984d519ec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0x7f984d519ce0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x7f984d51a190_0, 0, 32;
    %jmp T_14.3;
T_14.2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f984d51a190_0, 0, 32;
T_14.3 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x7f984d5199d0;
T_15 ;
    %wait E_0x7f984d515050;
    %load/vec4 v0x7f984d519fa0_0;
    %flag_set/vec4 8;
    %jmp/0 T_15.0, 8;
    %load/vec4 v0x7f984d51a190_0;
    %jmp/1 T_15.1, 8;
T_15.0 ; End of true expr.
    %load/vec4 v0x7f984d519ce0_0;
    %parti/s 32, 0, 2;
    %jmp/0 T_15.1, 8;
 ; End of false expr.
    %blend;
T_15.1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f984d519d70_0, 4, 32;
    %load/vec4 v0x7f984d519ce0_0;
    %parti/s 27, 32, 7;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f984d519d70_0, 4, 32;
    %load/vec4 v0x7f984d519ce0_0;
    %parti/s 32, 0, 2;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f984d519d70_0, 4, 32;
    %jmp T_15;
    .thread T_15;
    .scope S_0x7f984d51a300;
T_16 ;
    %wait E_0x7f984d515050;
    %load/vec4 v0x7f984d51a740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v0x7f984d51a940_0;
    %store/vec4 v0x7f984d51a9f0_0, 0, 32;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x7f984d51a540_0;
    %store/vec4 v0x7f984d51a9f0_0, 0, 32;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x7f984d51a300;
T_17 ;
    %wait E_0x7f984d515050;
    %load/vec4 v0x7f984d51a7d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v0x7f984d51a690_0;
    %parti/s 5, 54, 7;
    %store/vec4 v0x7f984d51aad0_0, 0, 5;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x7f984d51a690_0;
    %parti/s 5, 53, 7;
    %store/vec4 v0x7f984d51aad0_0, 0, 5;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x7f984d514c10;
T_18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f984d51dab0_0, 0, 32;
    %end;
    .thread T_18, $init;
    .scope S_0x7f984d514c10;
T_19 ;
    %wait E_0x7f984d515050;
    %load/vec4 v0x7f984d51da00_0;
    %assign/vec4 v0x7f984d51d3a0_0, 0;
    %load/vec4 v0x7f984d51dab0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x7f984d51dab0_0, 0;
    %jmp T_19;
    .thread T_19;
    .scope S_0x7f984d514c10;
T_20 ;
    %wait E_0x7f984d515050;
    %load/vec4 v0x7f984d51d1f0_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x7f984d51d6f0_0, 0;
    %load/vec4 v0x7f984d51d1f0_0;
    %parti/s 1, 63, 7;
    %load/vec4 v0x7f984d51d1f0_0;
    %parti/s 32, 31, 6;
    %concat/vec4; draw_concat_vec4
    %pad/u 65;
    %assign/vec4 v0x7f984d51d8b0_0, 0;
    %jmp T_20;
    .thread T_20;
    .scope S_0x7f984d514c10;
T_21 ;
    %wait E_0x7f984d515050;
    %load/vec4 v0x7f984d51d540_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %load/vec4 v0x7f984d51dbf0_0;
    %load/vec4 v0x7f984d51dc90_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f984d51db50, 0, 4;
T_21.0 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x7f984d5043a0;
T_22 ;
    %vpi_call/w 3 14 "$dumpfile", "dump.vcd" {0 0 0};
    %end;
    .thread T_22;
    .scope S_0x7f984d5043a0;
T_23 ;
    %delay 50000, 0;
    %load/vec4 v0x7f984d51de50_0;
    %inv;
    %store/vec4 v0x7f984d51de50_0, 0, 1;
    %jmp T_23;
    .thread T_23;
    .scope S_0x7f984d5043a0;
T_24 ;
    %fork t_5, S_0x7f984d504520;
    %jmp t_4;
    .scope S_0x7f984d504520;
t_5 ;
    %vpi_func 3 28 "$fopen" 32, "../../testcase/cpu_test/machine_code1.txt", "r" {0 0 0};
    %store/vec4 v0x7f984d5046e0_0, 0, 32;
    %load/vec4 v0x7f984d5046e0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_24.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f984d514790_0, 0, 32;
T_24.2 ;
    %load/vec4 v0x7f984d514790_0;
    %cmpi/s 512, 0, 32;
    %jmp/0xz T_24.3, 5;
    %vpi_func 3 33 "$feof" 32, v0x7f984d5046e0_0 {0 0 0};
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.4, 8;
    %vpi_call/w 3 34 "$fgets", v0x7f984d514830_0, v0x7f984d5046e0_0 {0 0 0};
    %vpi_call/w 3 35 "$sscanf", v0x7f984d514830_0, "%b", &A<v0x7f984d51c9f0, v0x7f984d514790_0 > {0 0 0};
    %jmp T_24.5;
T_24.4 ;
    %pushi/vec4 4294967295, 0, 32;
    %ix/getv/s 4, v0x7f984d514790_0;
    %store/vec4a v0x7f984d51c9f0, 4, 0;
T_24.5 ;
    %load/vec4 v0x7f984d514790_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f984d514790_0, 0, 32;
    %jmp T_24.2;
T_24.3 ;
    %vpi_call/w 3 40 "$fclose", v0x7f984d5046e0_0 {0 0 0};
    %jmp T_24.1;
T_24.0 ;
    %vpi_call/w 3 42 "$display", "Error: Cannot open machine_code1.txt" {0 0 0};
    %vpi_call/w 3 43 "$finish" {0 0 0};
T_24.1 ;
    %end;
    .scope S_0x7f984d5043a0;
t_4 %join;
    %end;
    .thread T_24;
    .scope S_0x7f984d5043a0;
T_25 ;
    %fork t_7, S_0x7f984d5148e0;
    %jmp t_6;
    .scope S_0x7f984d5148e0;
t_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f984d51de50_0, 0, 1;
    %vpi_func 3 57 "$fopen" 32, "data.bin", "wb" {0 0 0};
    %store/vec4 v0x7f984d514ab0_0, 0, 32;
    %load/vec4 v0x7f984d514ab0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_25.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f984d514b60_0, 0, 32;
T_25.2 ;
    %load/vec4 v0x7f984d514b60_0;
    %cmpi/s 512, 0, 32;
    %jmp/0xz T_25.3, 5;
    %vpi_call/w 3 62 "$fwrite", v0x7f984d514ab0_0, "%b\012", &A<v0x7f984d51b220, v0x7f984d514b60_0 > {0 0 0};
    %load/vec4 v0x7f984d514b60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f984d514b60_0, 0, 32;
    %jmp T_25.2;
T_25.3 ;
    %vpi_call/w 3 64 "$fclose", v0x7f984d514ab0_0 {0 0 0};
    %jmp T_25.1;
T_25.0 ;
    %vpi_call/w 3 66 "$display", "Error: Cannot open data.bin" {0 0 0};
T_25.1 ;
    %vpi_call/w 3 70 "$finish" {0 0 0};
    %end;
    .scope S_0x7f984d5043a0;
t_6 %join;
    %end;
    .thread T_25;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "-";
    "test_cpu.v";
    "./cpu.v";
    "./alu.v";
    "./MainMemory.v";
    "./InstructionRAM.v";
