--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2341 paths analyzed, 500 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.925ns.
--------------------------------------------------------------------------------
Slack:                  16.075ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mymain/button_cond1/sync/M_pipe_q_1 (FF)
  Destination:          mymain/button_cond1/M_ctr_q_19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.805ns (Levels of Logic = 1)
  Clock Path Skew:      -0.085ns (0.601 - 0.686)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mymain/button_cond1/sync/M_pipe_q_1 to mymain/button_cond1/M_ctr_q_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y14.AQ      Tcko                  0.525   mymain/button_cond3/M_sync_out
                                                       mymain/button_cond1/sync/M_pipe_q_1
    SLICE_X16Y23.D3      net (fanout=1)        1.044   mymain/button_cond1/M_sync_out
    SLICE_X16Y23.D       Tilo                  0.254   mymain/button_cond1/M_sync_out_inv
                                                       mymain/button_cond1/M_sync_out_inv1_INV_0
    SLICE_X16Y30.SR      net (fanout=6)        1.512   mymain/button_cond1/M_sync_out_inv
    SLICE_X16Y30.CLK     Tsrck                 0.470   mymain/button_cond1/M_ctr_q[19]
                                                       mymain/button_cond1/M_ctr_q_19
    -------------------------------------------------  ---------------------------
    Total                                      3.805ns (1.249ns logic, 2.556ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Slack:                  16.084ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mymain/button_cond1/sync/M_pipe_q_1 (FF)
  Destination:          mymain/button_cond1/M_ctr_q_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.796ns (Levels of Logic = 1)
  Clock Path Skew:      -0.085ns (0.601 - 0.686)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mymain/button_cond1/sync/M_pipe_q_1 to mymain/button_cond1/M_ctr_q_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y14.AQ      Tcko                  0.525   mymain/button_cond3/M_sync_out
                                                       mymain/button_cond1/sync/M_pipe_q_1
    SLICE_X16Y23.D3      net (fanout=1)        1.044   mymain/button_cond1/M_sync_out
    SLICE_X16Y23.D       Tilo                  0.254   mymain/button_cond1/M_sync_out_inv
                                                       mymain/button_cond1/M_sync_out_inv1_INV_0
    SLICE_X16Y30.SR      net (fanout=6)        1.512   mymain/button_cond1/M_sync_out_inv
    SLICE_X16Y30.CLK     Tsrck                 0.461   mymain/button_cond1/M_ctr_q[19]
                                                       mymain/button_cond1/M_ctr_q_18
    -------------------------------------------------  ---------------------------
    Total                                      3.796ns (1.240ns logic, 2.556ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------
Slack:                  16.088ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mymain/button_cond2/M_ctr_q_8 (FF)
  Destination:          mymain/button_cond2/M_ctr_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.869ns (Levels of Logic = 2)
  Clock Path Skew:      -0.008ns (0.196 - 0.204)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mymain/button_cond2/M_ctr_q_8 to mymain/button_cond2/M_ctr_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y28.AQ      Tcko                  0.476   mymain/button_cond2/M_ctr_q[11]
                                                       mymain/button_cond2/M_ctr_q_8
    SLICE_X16Y31.B1      net (fanout=2)        1.147   mymain/button_cond2/M_ctr_q[8]
    SLICE_X16Y31.B       Tilo                  0.254   mymain/M_last_q_1
                                                       mymain/button_cond2/out3
    SLICE_X15Y28.B5      net (fanout=3)        0.691   mymain/out2_0
    SLICE_X15Y28.B       Tilo                  0.259   mymain/out1_0
                                                       mymain/M_button_cond2_out_inv1
    SLICE_X14Y30.CE      net (fanout=5)        0.728   mymain/M_button_cond2_out_inv
    SLICE_X14Y30.CLK     Tceck                 0.314   mymain/button_cond2/M_ctr_q[19]
                                                       mymain/button_cond2/M_ctr_q_16
    -------------------------------------------------  ---------------------------
    Total                                      3.869ns (1.303ns logic, 2.566ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------
Slack:                  16.095ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mymain/button_cond1/sync/M_pipe_q_1 (FF)
  Destination:          mymain/button_cond1/M_ctr_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.785ns (Levels of Logic = 1)
  Clock Path Skew:      -0.085ns (0.601 - 0.686)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mymain/button_cond1/sync/M_pipe_q_1 to mymain/button_cond1/M_ctr_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y14.AQ      Tcko                  0.525   mymain/button_cond3/M_sync_out
                                                       mymain/button_cond1/sync/M_pipe_q_1
    SLICE_X16Y23.D3      net (fanout=1)        1.044   mymain/button_cond1/M_sync_out
    SLICE_X16Y23.D       Tilo                  0.254   mymain/button_cond1/M_sync_out_inv
                                                       mymain/button_cond1/M_sync_out_inv1_INV_0
    SLICE_X16Y30.SR      net (fanout=6)        1.512   mymain/button_cond1/M_sync_out_inv
    SLICE_X16Y30.CLK     Tsrck                 0.450   mymain/button_cond1/M_ctr_q[19]
                                                       mymain/button_cond1/M_ctr_q_17
    -------------------------------------------------  ---------------------------
    Total                                      3.785ns (1.229ns logic, 2.556ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------
Slack:                  16.111ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mymain/button_cond2/M_ctr_q_8 (FF)
  Destination:          mymain/button_cond2/M_ctr_q_19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.846ns (Levels of Logic = 2)
  Clock Path Skew:      -0.008ns (0.196 - 0.204)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mymain/button_cond2/M_ctr_q_8 to mymain/button_cond2/M_ctr_q_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y28.AQ      Tcko                  0.476   mymain/button_cond2/M_ctr_q[11]
                                                       mymain/button_cond2/M_ctr_q_8
    SLICE_X16Y31.B1      net (fanout=2)        1.147   mymain/button_cond2/M_ctr_q[8]
    SLICE_X16Y31.B       Tilo                  0.254   mymain/M_last_q_1
                                                       mymain/button_cond2/out3
    SLICE_X15Y28.B5      net (fanout=3)        0.691   mymain/out2_0
    SLICE_X15Y28.B       Tilo                  0.259   mymain/out1_0
                                                       mymain/M_button_cond2_out_inv1
    SLICE_X14Y30.CE      net (fanout=5)        0.728   mymain/M_button_cond2_out_inv
    SLICE_X14Y30.CLK     Tceck                 0.291   mymain/button_cond2/M_ctr_q[19]
                                                       mymain/button_cond2/M_ctr_q_19
    -------------------------------------------------  ---------------------------
    Total                                      3.846ns (1.280ns logic, 2.566ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------
Slack:                  16.113ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mymain/button_cond2/M_ctr_q_8 (FF)
  Destination:          mymain/button_cond2/M_ctr_q_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.844ns (Levels of Logic = 2)
  Clock Path Skew:      -0.008ns (0.196 - 0.204)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mymain/button_cond2/M_ctr_q_8 to mymain/button_cond2/M_ctr_q_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y28.AQ      Tcko                  0.476   mymain/button_cond2/M_ctr_q[11]
                                                       mymain/button_cond2/M_ctr_q_8
    SLICE_X16Y31.B1      net (fanout=2)        1.147   mymain/button_cond2/M_ctr_q[8]
    SLICE_X16Y31.B       Tilo                  0.254   mymain/M_last_q_1
                                                       mymain/button_cond2/out3
    SLICE_X15Y28.B5      net (fanout=3)        0.691   mymain/out2_0
    SLICE_X15Y28.B       Tilo                  0.259   mymain/out1_0
                                                       mymain/M_button_cond2_out_inv1
    SLICE_X14Y30.CE      net (fanout=5)        0.728   mymain/M_button_cond2_out_inv
    SLICE_X14Y30.CLK     Tceck                 0.289   mymain/button_cond2/M_ctr_q[19]
                                                       mymain/button_cond2/M_ctr_q_18
    -------------------------------------------------  ---------------------------
    Total                                      3.844ns (1.278ns logic, 2.566ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------
Slack:                  16.117ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mymain/button_cond1/sync/M_pipe_q_1 (FF)
  Destination:          mymain/button_cond1/M_ctr_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.763ns (Levels of Logic = 1)
  Clock Path Skew:      -0.085ns (0.601 - 0.686)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mymain/button_cond1/sync/M_pipe_q_1 to mymain/button_cond1/M_ctr_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y14.AQ      Tcko                  0.525   mymain/button_cond3/M_sync_out
                                                       mymain/button_cond1/sync/M_pipe_q_1
    SLICE_X16Y23.D3      net (fanout=1)        1.044   mymain/button_cond1/M_sync_out
    SLICE_X16Y23.D       Tilo                  0.254   mymain/button_cond1/M_sync_out_inv
                                                       mymain/button_cond1/M_sync_out_inv1_INV_0
    SLICE_X16Y30.SR      net (fanout=6)        1.512   mymain/button_cond1/M_sync_out_inv
    SLICE_X16Y30.CLK     Tsrck                 0.428   mymain/button_cond1/M_ctr_q[19]
                                                       mymain/button_cond1/M_ctr_q_16
    -------------------------------------------------  ---------------------------
    Total                                      3.763ns (1.207ns logic, 2.556ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------
Slack:                  16.131ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mymain/button_cond2/M_ctr_q_8 (FF)
  Destination:          mymain/button_cond2/M_ctr_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.826ns (Levels of Logic = 2)
  Clock Path Skew:      -0.008ns (0.196 - 0.204)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mymain/button_cond2/M_ctr_q_8 to mymain/button_cond2/M_ctr_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y28.AQ      Tcko                  0.476   mymain/button_cond2/M_ctr_q[11]
                                                       mymain/button_cond2/M_ctr_q_8
    SLICE_X16Y31.B1      net (fanout=2)        1.147   mymain/button_cond2/M_ctr_q[8]
    SLICE_X16Y31.B       Tilo                  0.254   mymain/M_last_q_1
                                                       mymain/button_cond2/out3
    SLICE_X15Y28.B5      net (fanout=3)        0.691   mymain/out2_0
    SLICE_X15Y28.B       Tilo                  0.259   mymain/out1_0
                                                       mymain/M_button_cond2_out_inv1
    SLICE_X14Y30.CE      net (fanout=5)        0.728   mymain/M_button_cond2_out_inv
    SLICE_X14Y30.CLK     Tceck                 0.271   mymain/button_cond2/M_ctr_q[19]
                                                       mymain/button_cond2/M_ctr_q_17
    -------------------------------------------------  ---------------------------
    Total                                      3.826ns (1.260ns logic, 2.566ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------
Slack:                  16.259ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mymain/button_cond2/M_ctr_q_8 (FF)
  Destination:          mymain/button_cond2/M_ctr_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.693ns (Levels of Logic = 2)
  Clock Path Skew:      -0.013ns (0.191 - 0.204)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mymain/button_cond2/M_ctr_q_8 to mymain/button_cond2/M_ctr_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y28.AQ      Tcko                  0.476   mymain/button_cond2/M_ctr_q[11]
                                                       mymain/button_cond2/M_ctr_q_8
    SLICE_X16Y31.B1      net (fanout=2)        1.147   mymain/button_cond2/M_ctr_q[8]
    SLICE_X16Y31.B       Tilo                  0.254   mymain/M_last_q_1
                                                       mymain/button_cond2/out3
    SLICE_X15Y28.B5      net (fanout=3)        0.691   mymain/out2_0
    SLICE_X15Y28.B       Tilo                  0.259   mymain/out1_0
                                                       mymain/M_button_cond2_out_inv1
    SLICE_X14Y27.CE      net (fanout=5)        0.552   mymain/M_button_cond2_out_inv
    SLICE_X14Y27.CLK     Tceck                 0.314   mymain/button_cond2/M_ctr_q[7]
                                                       mymain/button_cond2/M_ctr_q_4
    -------------------------------------------------  ---------------------------
    Total                                      3.693ns (1.303ns logic, 2.390ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------
Slack:                  16.262ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mymain/button_cond1/sync/M_pipe_q_1 (FF)
  Destination:          mymain/button_cond1/M_ctr_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.617ns (Levels of Logic = 1)
  Clock Path Skew:      -0.086ns (0.600 - 0.686)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mymain/button_cond1/sync/M_pipe_q_1 to mymain/button_cond1/M_ctr_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y14.AQ      Tcko                  0.525   mymain/button_cond3/M_sync_out
                                                       mymain/button_cond1/sync/M_pipe_q_1
    SLICE_X16Y23.D3      net (fanout=1)        1.044   mymain/button_cond1/M_sync_out
    SLICE_X16Y23.D       Tilo                  0.254   mymain/button_cond1/M_sync_out_inv
                                                       mymain/button_cond1/M_sync_out_inv1_INV_0
    SLICE_X16Y29.SR      net (fanout=6)        1.324   mymain/button_cond1/M_sync_out_inv
    SLICE_X16Y29.CLK     Tsrck                 0.470   mymain/button_cond1/M_ctr_q[15]
                                                       mymain/button_cond1/M_ctr_q_15
    -------------------------------------------------  ---------------------------
    Total                                      3.617ns (1.249ns logic, 2.368ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------
Slack:                  16.271ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mymain/button_cond1/sync/M_pipe_q_1 (FF)
  Destination:          mymain/button_cond1/M_ctr_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.608ns (Levels of Logic = 1)
  Clock Path Skew:      -0.086ns (0.600 - 0.686)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mymain/button_cond1/sync/M_pipe_q_1 to mymain/button_cond1/M_ctr_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y14.AQ      Tcko                  0.525   mymain/button_cond3/M_sync_out
                                                       mymain/button_cond1/sync/M_pipe_q_1
    SLICE_X16Y23.D3      net (fanout=1)        1.044   mymain/button_cond1/M_sync_out
    SLICE_X16Y23.D       Tilo                  0.254   mymain/button_cond1/M_sync_out_inv
                                                       mymain/button_cond1/M_sync_out_inv1_INV_0
    SLICE_X16Y29.SR      net (fanout=6)        1.324   mymain/button_cond1/M_sync_out_inv
    SLICE_X16Y29.CLK     Tsrck                 0.461   mymain/button_cond1/M_ctr_q[15]
                                                       mymain/button_cond1/M_ctr_q_14
    -------------------------------------------------  ---------------------------
    Total                                      3.608ns (1.240ns logic, 2.368ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Slack:                  16.274ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mymain/button_cond2/M_ctr_q_8 (FF)
  Destination:          mymain/button_cond2/M_ctr_q_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.682ns (Levels of Logic = 2)
  Clock Path Skew:      -0.009ns (0.195 - 0.204)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mymain/button_cond2/M_ctr_q_8 to mymain/button_cond2/M_ctr_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y28.AQ      Tcko                  0.476   mymain/button_cond2/M_ctr_q[11]
                                                       mymain/button_cond2/M_ctr_q_8
    SLICE_X16Y31.B1      net (fanout=2)        1.147   mymain/button_cond2/M_ctr_q[8]
    SLICE_X16Y31.B       Tilo                  0.254   mymain/M_last_q_1
                                                       mymain/button_cond2/out3
    SLICE_X15Y28.B5      net (fanout=3)        0.691   mymain/out2_0
    SLICE_X15Y28.B       Tilo                  0.259   mymain/out1_0
                                                       mymain/M_button_cond2_out_inv1
    SLICE_X14Y29.CE      net (fanout=5)        0.541   mymain/M_button_cond2_out_inv
    SLICE_X14Y29.CLK     Tceck                 0.314   mymain/button_cond2/M_ctr_q[15]
                                                       mymain/button_cond2/M_ctr_q_12
    -------------------------------------------------  ---------------------------
    Total                                      3.682ns (1.303ns logic, 2.379ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------
Slack:                  16.281ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mymain/button_cond2/M_ctr_q_13 (FF)
  Destination:          mymain/button_cond2/M_ctr_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.674ns (Levels of Logic = 2)
  Clock Path Skew:      -0.010ns (0.196 - 0.206)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mymain/button_cond2/M_ctr_q_13 to mymain/button_cond2/M_ctr_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y29.BQ      Tcko                  0.476   mymain/button_cond2/M_ctr_q[15]
                                                       mymain/button_cond2/M_ctr_q_13
    SLICE_X16Y31.B2      net (fanout=2)        0.952   mymain/button_cond2/M_ctr_q[13]
    SLICE_X16Y31.B       Tilo                  0.254   mymain/M_last_q_1
                                                       mymain/button_cond2/out3
    SLICE_X15Y28.B5      net (fanout=3)        0.691   mymain/out2_0
    SLICE_X15Y28.B       Tilo                  0.259   mymain/out1_0
                                                       mymain/M_button_cond2_out_inv1
    SLICE_X14Y30.CE      net (fanout=5)        0.728   mymain/M_button_cond2_out_inv
    SLICE_X14Y30.CLK     Tceck                 0.314   mymain/button_cond2/M_ctr_q[19]
                                                       mymain/button_cond2/M_ctr_q_16
    -------------------------------------------------  ---------------------------
    Total                                      3.674ns (1.303ns logic, 2.371ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------
Slack:                  16.282ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mymain/button_cond2/M_ctr_q_8 (FF)
  Destination:          mymain/button_cond2/M_ctr_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.670ns (Levels of Logic = 2)
  Clock Path Skew:      -0.013ns (0.191 - 0.204)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mymain/button_cond2/M_ctr_q_8 to mymain/button_cond2/M_ctr_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y28.AQ      Tcko                  0.476   mymain/button_cond2/M_ctr_q[11]
                                                       mymain/button_cond2/M_ctr_q_8
    SLICE_X16Y31.B1      net (fanout=2)        1.147   mymain/button_cond2/M_ctr_q[8]
    SLICE_X16Y31.B       Tilo                  0.254   mymain/M_last_q_1
                                                       mymain/button_cond2/out3
    SLICE_X15Y28.B5      net (fanout=3)        0.691   mymain/out2_0
    SLICE_X15Y28.B       Tilo                  0.259   mymain/out1_0
                                                       mymain/M_button_cond2_out_inv1
    SLICE_X14Y27.CE      net (fanout=5)        0.552   mymain/M_button_cond2_out_inv
    SLICE_X14Y27.CLK     Tceck                 0.291   mymain/button_cond2/M_ctr_q[7]
                                                       mymain/button_cond2/M_ctr_q_7
    -------------------------------------------------  ---------------------------
    Total                                      3.670ns (1.280ns logic, 2.390ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------
Slack:                  16.282ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mymain/button_cond1/sync/M_pipe_q_1 (FF)
  Destination:          mymain/button_cond1/M_ctr_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.597ns (Levels of Logic = 1)
  Clock Path Skew:      -0.086ns (0.600 - 0.686)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mymain/button_cond1/sync/M_pipe_q_1 to mymain/button_cond1/M_ctr_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y14.AQ      Tcko                  0.525   mymain/button_cond3/M_sync_out
                                                       mymain/button_cond1/sync/M_pipe_q_1
    SLICE_X16Y23.D3      net (fanout=1)        1.044   mymain/button_cond1/M_sync_out
    SLICE_X16Y23.D       Tilo                  0.254   mymain/button_cond1/M_sync_out_inv
                                                       mymain/button_cond1/M_sync_out_inv1_INV_0
    SLICE_X16Y29.SR      net (fanout=6)        1.324   mymain/button_cond1/M_sync_out_inv
    SLICE_X16Y29.CLK     Tsrck                 0.450   mymain/button_cond1/M_ctr_q[15]
                                                       mymain/button_cond1/M_ctr_q_13
    -------------------------------------------------  ---------------------------
    Total                                      3.597ns (1.229ns logic, 2.368ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------
Slack:                  16.284ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mymain/button_cond2/M_ctr_q_8 (FF)
  Destination:          mymain/button_cond2/M_ctr_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.668ns (Levels of Logic = 2)
  Clock Path Skew:      -0.013ns (0.191 - 0.204)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mymain/button_cond2/M_ctr_q_8 to mymain/button_cond2/M_ctr_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y28.AQ      Tcko                  0.476   mymain/button_cond2/M_ctr_q[11]
                                                       mymain/button_cond2/M_ctr_q_8
    SLICE_X16Y31.B1      net (fanout=2)        1.147   mymain/button_cond2/M_ctr_q[8]
    SLICE_X16Y31.B       Tilo                  0.254   mymain/M_last_q_1
                                                       mymain/button_cond2/out3
    SLICE_X15Y28.B5      net (fanout=3)        0.691   mymain/out2_0
    SLICE_X15Y28.B       Tilo                  0.259   mymain/out1_0
                                                       mymain/M_button_cond2_out_inv1
    SLICE_X14Y27.CE      net (fanout=5)        0.552   mymain/M_button_cond2_out_inv
    SLICE_X14Y27.CLK     Tceck                 0.289   mymain/button_cond2/M_ctr_q[7]
                                                       mymain/button_cond2/M_ctr_q_6
    -------------------------------------------------  ---------------------------
    Total                                      3.668ns (1.278ns logic, 2.390ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------
Slack:                  16.293ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mymain/button_cond3/sync/M_pipe_q_1 (FF)
  Destination:          mymain/button_cond3/M_ctr_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.582ns (Levels of Logic = 1)
  Clock Path Skew:      -0.090ns (0.689 - 0.779)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mymain/button_cond3/sync/M_pipe_q_1 to mymain/button_cond3/M_ctr_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y14.CQ      Tcko                  0.525   mymain/button_cond3/M_sync_out
                                                       mymain/button_cond3/sync/M_pipe_q_1
    SLICE_X16Y24.A5      net (fanout=1)        0.965   mymain/button_cond3/M_sync_out
    SLICE_X16Y24.A       Tilo                  0.254   mymain/button_cond3/M_sync_out_inv
                                                       mymain/button_cond3/M_sync_out_inv1_INV_0
    SLICE_X18Y32.SR      net (fanout=6)        1.409   mymain/button_cond3/M_sync_out_inv
    SLICE_X18Y32.CLK     Tsrck                 0.429   mymain/button_cond3/M_ctr_q[19]
                                                       mymain/button_cond3/M_ctr_q_17
    -------------------------------------------------  ---------------------------
    Total                                      3.582ns (1.208ns logic, 2.374ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------
Slack:                  16.297ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mymain/button_cond2/M_ctr_q_8 (FF)
  Destination:          mymain/button_cond2/M_ctr_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.659ns (Levels of Logic = 2)
  Clock Path Skew:      -0.009ns (0.195 - 0.204)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mymain/button_cond2/M_ctr_q_8 to mymain/button_cond2/M_ctr_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y28.AQ      Tcko                  0.476   mymain/button_cond2/M_ctr_q[11]
                                                       mymain/button_cond2/M_ctr_q_8
    SLICE_X16Y31.B1      net (fanout=2)        1.147   mymain/button_cond2/M_ctr_q[8]
    SLICE_X16Y31.B       Tilo                  0.254   mymain/M_last_q_1
                                                       mymain/button_cond2/out3
    SLICE_X15Y28.B5      net (fanout=3)        0.691   mymain/out2_0
    SLICE_X15Y28.B       Tilo                  0.259   mymain/out1_0
                                                       mymain/M_button_cond2_out_inv1
    SLICE_X14Y29.CE      net (fanout=5)        0.541   mymain/M_button_cond2_out_inv
    SLICE_X14Y29.CLK     Tceck                 0.291   mymain/button_cond2/M_ctr_q[15]
                                                       mymain/button_cond2/M_ctr_q_15
    -------------------------------------------------  ---------------------------
    Total                                      3.659ns (1.280ns logic, 2.379ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------
Slack:                  16.299ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mymain/button_cond2/M_ctr_q_8 (FF)
  Destination:          mymain/button_cond2/M_ctr_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.657ns (Levels of Logic = 2)
  Clock Path Skew:      -0.009ns (0.195 - 0.204)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mymain/button_cond2/M_ctr_q_8 to mymain/button_cond2/M_ctr_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y28.AQ      Tcko                  0.476   mymain/button_cond2/M_ctr_q[11]
                                                       mymain/button_cond2/M_ctr_q_8
    SLICE_X16Y31.B1      net (fanout=2)        1.147   mymain/button_cond2/M_ctr_q[8]
    SLICE_X16Y31.B       Tilo                  0.254   mymain/M_last_q_1
                                                       mymain/button_cond2/out3
    SLICE_X15Y28.B5      net (fanout=3)        0.691   mymain/out2_0
    SLICE_X15Y28.B       Tilo                  0.259   mymain/out1_0
                                                       mymain/M_button_cond2_out_inv1
    SLICE_X14Y29.CE      net (fanout=5)        0.541   mymain/M_button_cond2_out_inv
    SLICE_X14Y29.CLK     Tceck                 0.289   mymain/button_cond2/M_ctr_q[15]
                                                       mymain/button_cond2/M_ctr_q_14
    -------------------------------------------------  ---------------------------
    Total                                      3.657ns (1.278ns logic, 2.379ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------
Slack:                  16.302ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mymain/button_cond2/M_ctr_q_8 (FF)
  Destination:          mymain/button_cond2/M_ctr_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.650ns (Levels of Logic = 2)
  Clock Path Skew:      -0.013ns (0.191 - 0.204)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mymain/button_cond2/M_ctr_q_8 to mymain/button_cond2/M_ctr_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y28.AQ      Tcko                  0.476   mymain/button_cond2/M_ctr_q[11]
                                                       mymain/button_cond2/M_ctr_q_8
    SLICE_X16Y31.B1      net (fanout=2)        1.147   mymain/button_cond2/M_ctr_q[8]
    SLICE_X16Y31.B       Tilo                  0.254   mymain/M_last_q_1
                                                       mymain/button_cond2/out3
    SLICE_X15Y28.B5      net (fanout=3)        0.691   mymain/out2_0
    SLICE_X15Y28.B       Tilo                  0.259   mymain/out1_0
                                                       mymain/M_button_cond2_out_inv1
    SLICE_X14Y27.CE      net (fanout=5)        0.552   mymain/M_button_cond2_out_inv
    SLICE_X14Y27.CLK     Tceck                 0.271   mymain/button_cond2/M_ctr_q[7]
                                                       mymain/button_cond2/M_ctr_q_5
    -------------------------------------------------  ---------------------------
    Total                                      3.650ns (1.260ns logic, 2.390ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------
Slack:                  16.304ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mymain/button_cond1/sync/M_pipe_q_1 (FF)
  Destination:          mymain/button_cond1/M_ctr_q_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.575ns (Levels of Logic = 1)
  Clock Path Skew:      -0.086ns (0.600 - 0.686)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mymain/button_cond1/sync/M_pipe_q_1 to mymain/button_cond1/M_ctr_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y14.AQ      Tcko                  0.525   mymain/button_cond3/M_sync_out
                                                       mymain/button_cond1/sync/M_pipe_q_1
    SLICE_X16Y23.D3      net (fanout=1)        1.044   mymain/button_cond1/M_sync_out
    SLICE_X16Y23.D       Tilo                  0.254   mymain/button_cond1/M_sync_out_inv
                                                       mymain/button_cond1/M_sync_out_inv1_INV_0
    SLICE_X16Y29.SR      net (fanout=6)        1.324   mymain/button_cond1/M_sync_out_inv
    SLICE_X16Y29.CLK     Tsrck                 0.428   mymain/button_cond1/M_ctr_q[15]
                                                       mymain/button_cond1/M_ctr_q_12
    -------------------------------------------------  ---------------------------
    Total                                      3.575ns (1.207ns logic, 2.368ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------
Slack:                  16.304ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mymain/button_cond3/sync/M_pipe_q_1 (FF)
  Destination:          mymain/button_cond3/M_ctr_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.571ns (Levels of Logic = 1)
  Clock Path Skew:      -0.090ns (0.689 - 0.779)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mymain/button_cond3/sync/M_pipe_q_1 to mymain/button_cond3/M_ctr_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y14.CQ      Tcko                  0.525   mymain/button_cond3/M_sync_out
                                                       mymain/button_cond3/sync/M_pipe_q_1
    SLICE_X16Y24.A5      net (fanout=1)        0.965   mymain/button_cond3/M_sync_out
    SLICE_X16Y24.A       Tilo                  0.254   mymain/button_cond3/M_sync_out_inv
                                                       mymain/button_cond3/M_sync_out_inv1_INV_0
    SLICE_X18Y32.SR      net (fanout=6)        1.409   mymain/button_cond3/M_sync_out_inv
    SLICE_X18Y32.CLK     Tsrck                 0.418   mymain/button_cond3/M_ctr_q[19]
                                                       mymain/button_cond3/M_ctr_q_16
    -------------------------------------------------  ---------------------------
    Total                                      3.571ns (1.197ns logic, 2.374ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------
Slack:                  16.304ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mymain/button_cond2/M_ctr_q_13 (FF)
  Destination:          mymain/button_cond2/M_ctr_q_19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.651ns (Levels of Logic = 2)
  Clock Path Skew:      -0.010ns (0.196 - 0.206)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mymain/button_cond2/M_ctr_q_13 to mymain/button_cond2/M_ctr_q_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y29.BQ      Tcko                  0.476   mymain/button_cond2/M_ctr_q[15]
                                                       mymain/button_cond2/M_ctr_q_13
    SLICE_X16Y31.B2      net (fanout=2)        0.952   mymain/button_cond2/M_ctr_q[13]
    SLICE_X16Y31.B       Tilo                  0.254   mymain/M_last_q_1
                                                       mymain/button_cond2/out3
    SLICE_X15Y28.B5      net (fanout=3)        0.691   mymain/out2_0
    SLICE_X15Y28.B       Tilo                  0.259   mymain/out1_0
                                                       mymain/M_button_cond2_out_inv1
    SLICE_X14Y30.CE      net (fanout=5)        0.728   mymain/M_button_cond2_out_inv
    SLICE_X14Y30.CLK     Tceck                 0.291   mymain/button_cond2/M_ctr_q[19]
                                                       mymain/button_cond2/M_ctr_q_19
    -------------------------------------------------  ---------------------------
    Total                                      3.651ns (1.280ns logic, 2.371ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------
Slack:                  16.306ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mymain/button_cond2/M_ctr_q_13 (FF)
  Destination:          mymain/button_cond2/M_ctr_q_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.649ns (Levels of Logic = 2)
  Clock Path Skew:      -0.010ns (0.196 - 0.206)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mymain/button_cond2/M_ctr_q_13 to mymain/button_cond2/M_ctr_q_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y29.BQ      Tcko                  0.476   mymain/button_cond2/M_ctr_q[15]
                                                       mymain/button_cond2/M_ctr_q_13
    SLICE_X16Y31.B2      net (fanout=2)        0.952   mymain/button_cond2/M_ctr_q[13]
    SLICE_X16Y31.B       Tilo                  0.254   mymain/M_last_q_1
                                                       mymain/button_cond2/out3
    SLICE_X15Y28.B5      net (fanout=3)        0.691   mymain/out2_0
    SLICE_X15Y28.B       Tilo                  0.259   mymain/out1_0
                                                       mymain/M_button_cond2_out_inv1
    SLICE_X14Y30.CE      net (fanout=5)        0.728   mymain/M_button_cond2_out_inv
    SLICE_X14Y30.CLK     Tceck                 0.289   mymain/button_cond2/M_ctr_q[19]
                                                       mymain/button_cond2/M_ctr_q_18
    -------------------------------------------------  ---------------------------
    Total                                      3.649ns (1.278ns logic, 2.371ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------
Slack:                  16.312ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mymain/button_cond3/M_ctr_q_7 (FF)
  Destination:          mymain/button_cond3/M_ctr_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.624ns (Levels of Logic = 2)
  Clock Path Skew:      -0.029ns (0.689 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mymain/button_cond3/M_ctr_q_7 to mymain/button_cond3/M_ctr_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y29.DQ      Tcko                  0.476   mymain/button_cond3/M_ctr_q[7]
                                                       mymain/button_cond3/M_ctr_q_7
    SLICE_X19Y31.C1      net (fanout=2)        1.246   mymain/button_cond3/M_ctr_q[7]
    SLICE_X19Y31.C       Tilo                  0.259   mymain/M_ctr_q_0_2
                                                       mymain/button_cond3/out1
    SLICE_X19Y30.A4      net (fanout=3)        0.495   mymain/out_1
    SLICE_X19Y30.A       Tilo                  0.259   mymain/M_button_cond3_out_inv
                                                       mymain/M_button_cond3_out_inv1
    SLICE_X18Y32.CE      net (fanout=5)        0.575   mymain/M_button_cond3_out_inv
    SLICE_X18Y32.CLK     Tceck                 0.314   mymain/button_cond3/M_ctr_q[19]
                                                       mymain/button_cond3/M_ctr_q_16
    -------------------------------------------------  ---------------------------
    Total                                      3.624ns (1.308ns logic, 2.316ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------
Slack:                  16.317ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mymain/button_cond2/M_ctr_q_8 (FF)
  Destination:          mymain/button_cond2/M_ctr_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.639ns (Levels of Logic = 2)
  Clock Path Skew:      -0.009ns (0.195 - 0.204)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mymain/button_cond2/M_ctr_q_8 to mymain/button_cond2/M_ctr_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y28.AQ      Tcko                  0.476   mymain/button_cond2/M_ctr_q[11]
                                                       mymain/button_cond2/M_ctr_q_8
    SLICE_X16Y31.B1      net (fanout=2)        1.147   mymain/button_cond2/M_ctr_q[8]
    SLICE_X16Y31.B       Tilo                  0.254   mymain/M_last_q_1
                                                       mymain/button_cond2/out3
    SLICE_X15Y28.B5      net (fanout=3)        0.691   mymain/out2_0
    SLICE_X15Y28.B       Tilo                  0.259   mymain/out1_0
                                                       mymain/M_button_cond2_out_inv1
    SLICE_X14Y29.CE      net (fanout=5)        0.541   mymain/M_button_cond2_out_inv
    SLICE_X14Y29.CLK     Tceck                 0.271   mymain/button_cond2/M_ctr_q[15]
                                                       mymain/button_cond2/M_ctr_q_13
    -------------------------------------------------  ---------------------------
    Total                                      3.639ns (1.260ns logic, 2.379ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------
Slack:                  16.324ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mymain/button_cond2/M_ctr_q_13 (FF)
  Destination:          mymain/button_cond2/M_ctr_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.631ns (Levels of Logic = 2)
  Clock Path Skew:      -0.010ns (0.196 - 0.206)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mymain/button_cond2/M_ctr_q_13 to mymain/button_cond2/M_ctr_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y29.BQ      Tcko                  0.476   mymain/button_cond2/M_ctr_q[15]
                                                       mymain/button_cond2/M_ctr_q_13
    SLICE_X16Y31.B2      net (fanout=2)        0.952   mymain/button_cond2/M_ctr_q[13]
    SLICE_X16Y31.B       Tilo                  0.254   mymain/M_last_q_1
                                                       mymain/button_cond2/out3
    SLICE_X15Y28.B5      net (fanout=3)        0.691   mymain/out2_0
    SLICE_X15Y28.B       Tilo                  0.259   mymain/out1_0
                                                       mymain/M_button_cond2_out_inv1
    SLICE_X14Y30.CE      net (fanout=5)        0.728   mymain/M_button_cond2_out_inv
    SLICE_X14Y30.CLK     Tceck                 0.271   mymain/button_cond2/M_ctr_q[19]
                                                       mymain/button_cond2/M_ctr_q_17
    -------------------------------------------------  ---------------------------
    Total                                      3.631ns (1.260ns logic, 2.371ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------
Slack:                  16.327ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mymain/button_cond3/sync/M_pipe_q_1 (FF)
  Destination:          mymain/button_cond3/M_ctr_q_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.548ns (Levels of Logic = 1)
  Clock Path Skew:      -0.090ns (0.689 - 0.779)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mymain/button_cond3/sync/M_pipe_q_1 to mymain/button_cond3/M_ctr_q_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y14.CQ      Tcko                  0.525   mymain/button_cond3/M_sync_out
                                                       mymain/button_cond3/sync/M_pipe_q_1
    SLICE_X16Y24.A5      net (fanout=1)        0.965   mymain/button_cond3/M_sync_out
    SLICE_X16Y24.A       Tilo                  0.254   mymain/button_cond3/M_sync_out_inv
                                                       mymain/button_cond3/M_sync_out_inv1_INV_0
    SLICE_X18Y32.SR      net (fanout=6)        1.409   mymain/button_cond3/M_sync_out_inv
    SLICE_X18Y32.CLK     Tsrck                 0.395   mymain/button_cond3/M_ctr_q[19]
                                                       mymain/button_cond3/M_ctr_q_18
    -------------------------------------------------  ---------------------------
    Total                                      3.548ns (1.174ns logic, 2.374ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------
Slack:                  16.335ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mymain/button_cond3/M_ctr_q_7 (FF)
  Destination:          mymain/button_cond3/M_ctr_q_19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.601ns (Levels of Logic = 2)
  Clock Path Skew:      -0.029ns (0.689 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mymain/button_cond3/M_ctr_q_7 to mymain/button_cond3/M_ctr_q_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y29.DQ      Tcko                  0.476   mymain/button_cond3/M_ctr_q[7]
                                                       mymain/button_cond3/M_ctr_q_7
    SLICE_X19Y31.C1      net (fanout=2)        1.246   mymain/button_cond3/M_ctr_q[7]
    SLICE_X19Y31.C       Tilo                  0.259   mymain/M_ctr_q_0_2
                                                       mymain/button_cond3/out1
    SLICE_X19Y30.A4      net (fanout=3)        0.495   mymain/out_1
    SLICE_X19Y30.A       Tilo                  0.259   mymain/M_button_cond3_out_inv
                                                       mymain/M_button_cond3_out_inv1
    SLICE_X18Y32.CE      net (fanout=5)        0.575   mymain/M_button_cond3_out_inv
    SLICE_X18Y32.CLK     Tceck                 0.291   mymain/button_cond3/M_ctr_q[19]
                                                       mymain/button_cond3/M_ctr_q_19
    -------------------------------------------------  ---------------------------
    Total                                      3.601ns (1.285ns logic, 2.316ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Slack:                  16.337ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mymain/button_cond3/M_ctr_q_7 (FF)
  Destination:          mymain/button_cond3/M_ctr_q_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.599ns (Levels of Logic = 2)
  Clock Path Skew:      -0.029ns (0.689 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mymain/button_cond3/M_ctr_q_7 to mymain/button_cond3/M_ctr_q_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y29.DQ      Tcko                  0.476   mymain/button_cond3/M_ctr_q[7]
                                                       mymain/button_cond3/M_ctr_q_7
    SLICE_X19Y31.C1      net (fanout=2)        1.246   mymain/button_cond3/M_ctr_q[7]
    SLICE_X19Y31.C       Tilo                  0.259   mymain/M_ctr_q_0_2
                                                       mymain/button_cond3/out1
    SLICE_X19Y30.A4      net (fanout=3)        0.495   mymain/out_1
    SLICE_X19Y30.A       Tilo                  0.259   mymain/M_button_cond3_out_inv
                                                       mymain/M_button_cond3_out_inv1
    SLICE_X18Y32.CE      net (fanout=5)        0.575   mymain/M_button_cond3_out_inv
    SLICE_X18Y32.CLK     Tceck                 0.289   mymain/button_cond3/M_ctr_q[19]
                                                       mymain/button_cond3/M_ctr_q_18
    -------------------------------------------------  ---------------------------
    Total                                      3.599ns (1.283ns logic, 2.316ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: mymain/button_cond3/M_sync_out/CLK
  Logical resource: mymain/button_cond1/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X16Y14.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: mymain/button_cond3/M_sync_out/CLK
  Logical resource: mymain/button_cond2/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X16Y14.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: mymain/button_cond3/M_sync_out/CLK
  Logical resource: mymain/button_cond3/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X16Y14.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: mymain/mypropogater/slowclk25/M_ctr_q[7]/CLK
  Logical resource: mymain/mypropogater/slowclk25/M_ctr_q_4/CK
  Location pin: SLICE_X12Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: mymain/mypropogater/slowclk25/M_ctr_q[7]/CLK
  Logical resource: mymain/mypropogater/slowclk25/M_ctr_q_5/CK
  Location pin: SLICE_X12Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: mymain/mypropogater/slowclk25/M_ctr_q[7]/CLK
  Logical resource: mymain/mypropogater/slowclk25/M_ctr_q_6/CK
  Location pin: SLICE_X12Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: mymain/mypropogater/slowclk25/M_ctr_q[7]/CLK
  Logical resource: mymain/mypropogater/slowclk25/M_ctr_q_7/CK
  Location pin: SLICE_X12Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: mymain/mypropogater/slowclk25/M_ctr_q[11]/CLK
  Logical resource: mymain/mypropogater/slowclk25/M_ctr_q_8/CK
  Location pin: SLICE_X12Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: mymain/mypropogater/slowclk25/M_ctr_q[11]/CLK
  Logical resource: mymain/mypropogater/slowclk25/M_ctr_q_9/CK
  Location pin: SLICE_X12Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: mymain/mypropogater/slowclk25/M_ctr_q[11]/CLK
  Logical resource: mymain/mypropogater/slowclk25/M_ctr_q_10/CK
  Location pin: SLICE_X12Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: mymain/mypropogater/slowclk25/M_ctr_q[11]/CLK
  Logical resource: mymain/mypropogater/slowclk25/M_ctr_q_11/CK
  Location pin: SLICE_X12Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: mymain/mypropogater/slowclk25/M_ctr_q[15]/CLK
  Logical resource: mymain/mypropogater/slowclk25/M_ctr_q_12/CK
  Location pin: SLICE_X12Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: mymain/mypropogater/slowclk25/M_ctr_q[15]/CLK
  Logical resource: mymain/mypropogater/slowclk25/M_ctr_q_13/CK
  Location pin: SLICE_X12Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: mymain/mypropogater/slowclk25/M_ctr_q[15]/CLK
  Logical resource: mymain/mypropogater/slowclk25/M_ctr_q_14/CK
  Location pin: SLICE_X12Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: mymain/mypropogater/slowclk25/M_ctr_q[15]/CLK
  Logical resource: mymain/mypropogater/slowclk25/M_ctr_q_15/CK
  Location pin: SLICE_X12Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: mymain/mypropogater/slowclk25/M_ctr_q[19]/CLK
  Logical resource: mymain/mypropogater/slowclk25/M_ctr_q_16/CK
  Location pin: SLICE_X12Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: mymain/mypropogater/slowclk25/M_ctr_q[19]/CLK
  Logical resource: mymain/mypropogater/slowclk25/M_ctr_q_17/CK
  Location pin: SLICE_X12Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: mymain/mypropogater/slowclk25/M_ctr_q[19]/CLK
  Logical resource: mymain/mypropogater/slowclk25/M_ctr_q_18/CK
  Location pin: SLICE_X12Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: mymain/mypropogater/slowclk25/M_ctr_q[19]/CLK
  Logical resource: mymain/mypropogater/slowclk25/M_ctr_q_19/CK
  Location pin: SLICE_X12Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: mymain/mypropogater/M_slowclk23_value/CLK
  Logical resource: mymain/mypropogater/slowclk25/M_ctr_q_20/CK
  Location pin: SLICE_X12Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: mymain/mypropogater/M_slowclk23_value/CLK
  Logical resource: mymain/mypropogater/slowclk25/M_ctr_q_21/CK
  Location pin: SLICE_X12Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: mymain/mypropogater/M_slowclk23_value/CLK
  Logical resource: mymain/mypropogater/slowclk25/M_ctr_q_22/CK
  Location pin: SLICE_X12Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: mymain/mypropogater/M_slowclk23_value/CLK
  Logical resource: mymain/mypropogater/slowclk25/M_ctr_q_23/CK
  Location pin: SLICE_X12Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: mymain/mypropogater/M_slowclk25_value/CLK
  Logical resource: mymain/mypropogater/slowclk25/M_ctr_q_24/CK
  Location pin: SLICE_X12Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: mymain/mypropogater/M_slowclk25_value/CLK
  Logical resource: mymain/mypropogater/slowclk25/M_ctr_q_25/CK
  Location pin: SLICE_X12Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: mymain/button_cond1/M_ctr_q[3]/CLK
  Logical resource: mymain/button_cond1/M_ctr_q_1/CK
  Location pin: SLICE_X16Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: mymain/button_cond1/M_ctr_q[3]/CLK
  Logical resource: mymain/button_cond1/M_ctr_q_2/CK
  Location pin: SLICE_X16Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: mymain/button_cond1/M_ctr_q[3]/CLK
  Logical resource: mymain/button_cond1/M_ctr_q_3/CK
  Location pin: SLICE_X16Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: mymain/button_cond1/M_ctr_q[7]/CLK
  Logical resource: mymain/button_cond1/M_ctr_q_4/CK
  Location pin: SLICE_X16Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.925|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 2341 paths, 0 nets, and 340 connections

Design statistics:
   Minimum period:   3.925ns{1}   (Maximum frequency: 254.777MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Dec 07 02:26:31 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 276 MB



