--------------- Build Started: 04/10/2015 11:24:49 Project: app, Configuration: ARM GCC 4.8.4 Release ---------------
cydsfit.exe -.appdatapath "C:\Users\Pablo\AppData\Local\Cypress Semiconductor\PSoC Creator\3.1" -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p C:\Users\Pablo\Projects\EzTempRH-for-Raspberry-Pi\firmware\app.cydsn\app.cyprj -d CY8C4245PVI-482 -s C:\Users\Pablo\Projects\EzTempRH-for-Raspberry-Pi\firmware\app.cydsn\Generated_Source\PSoC4 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
Elaborating Design...
ADD: sdb.M0061: information: Info from component: ADC. The actual sample rate (2608 SPS) differs from the desired sample rate (2717 SPS) due to the clock configuration in the DWR.
 * C:\Users\Pablo\Projects\EzTempRH-for-Raspberry-Pi\firmware\app.cydsn\TopDesign\TopDesign.cysch (Instance:ADC)
HDL Generation ...
Synthesis ...
Place and Route ...
Tech mapping ...
ADD: pft.M0040: information: The following 1 pin(s) will be assigned a location by the fitter: \UART:rx_wake(0)\
Analog Placement ...
Analog Routing ...
Analog Code Generation ...
Digital Placement ...
Digital Routing ...
Info: pft.M0077: There is no timing information available for the selected device. Static timing checks will not be applied and digital routing will not be timing-driven. (App=cydsfit)
Bitstream Generation ...
Static timing analysis ...
API Generation ...
Dependency Generation ...
Clean Temporary Files ...
--------------- Build Succeeded: 04/10/2015 11:25:10 ---------------
