$date
	Mon Oct 21 13:38:57 2024
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module alu_tb $end
$var wire 1 ! cy $end
$var reg 8 " a [7:0] $end
$var reg 8 # b [7:0] $end
$var reg 3 $ op [2:0] $end
$scope module alu_unit $end
$var wire 8 % a [7:0] $end
$var wire 8 & b [7:0] $end
$var wire 3 ' op [2:0] $end
$var reg 1 ! CY $end
$var reg 8 ( out [7:0] $end
$var reg 9 ) sum [8:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1100 )
b1100 (
b0 '
b10 &
b1010 %
b0 $
b10 #
b1010 "
0!
$end
#50
b1000 (
b1 $
b1 '
#100
b10 (
b10 $
b10 '
#150
b1010 (
b11 $
b11 '
#200
b1000 (
b100 $
b100 '
#250
b11110101 (
b101 $
b101 '
#300
b10 (
b110 $
b110 '
#350
b10 (
b111 $
b111 '
#400
1!
b100000001 )
b1 (
b11111111 "
b11111111 %
b0 $
b0 '
#450
0!
b11111101 (
b1 $
b1 '
#500
