
*** Running vivado
    with args -log design_1_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip'.
add_files: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2239.109 ; gain = 772.562 ; free physical = 29524 ; free virtual = 112724
Command: synth_design -top design_1_wrapper -part xczu28dr-ffvg1517-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu28dr'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu28dr'
INFO: [Common 17-1540] The version limit for your license is '2020.05' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Device 21-403] Loading part xczu28dr-ffvg1517-2-e
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 361802 
load diablo GTM unisim library
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2590.859 ; gain = 147.719 ; free physical = 27037 ; free virtual = 111747
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'design_1' [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/synth/design_1.v:2450]
INFO: [Synth 8-6157] synthesizing module 'adc_hier_0_imp_AY0SMI' [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/synth/design_1.v:12]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_bram_ctrl_0_0' [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.runs/synth_1/.Xil/Vivado-359489-ibm-server.iith.ac.in/realtime/design_1_axi_bram_ctrl_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_bram_ctrl_0_0' (1#1) [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.runs/synth_1/.Xil/Vivado-359489-ibm-server.iith.ac.in/realtime/design_1_axi_bram_ctrl_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axis_clock_converter_0_0' [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.runs/synth_1/.Xil/Vivado-359489-ibm-server.iith.ac.in/realtime/design_1_axis_clock_converter_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axis_clock_converter_0_0' (2#1) [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.runs/synth_1/.Xil/Vivado-359489-ibm-server.iith.ac.in/realtime/design_1_axis_clock_converter_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axis_dwidth_converter_1_0' [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.runs/synth_1/.Xil/Vivado-359489-ibm-server.iith.ac.in/realtime/design_1_axis_dwidth_converter_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axis_dwidth_converter_1_0' (3#1) [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.runs/synth_1/.Xil/Vivado-359489-ibm-server.iith.ac.in/realtime/design_1_axis_dwidth_converter_1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_blk_mem_gen_0_1' [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.runs/synth_1/.Xil/Vivado-359489-ibm-server.iith.ac.in/realtime/design_1_blk_mem_gen_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_blk_mem_gen_0_1' (4#1) [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.runs/synth_1/.Xil/Vivado-359489-ibm-server.iith.ac.in/realtime/design_1_blk_mem_gen_0_1_stub.v:6]
WARNING: [Synth 8-7023] instance 'blk_mem_gen_1' of module 'design_1_blk_mem_gen_0_1' has 16 connections declared, but only 14 given [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/synth/design_1.v:257]
INFO: [Synth 8-6157] synthesizing module 'design_1_ctrl_snapshot_128k_0_0' [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.runs/synth_1/.Xil/Vivado-359489-ibm-server.iith.ac.in/realtime/design_1_ctrl_snapshot_128k_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ctrl_snapshot_128k_0_0' (5#1) [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.runs/synth_1/.Xil/Vivado-359489-ibm-server.iith.ac.in/realtime/design_1_ctrl_snapshot_128k_0_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'ctrl_snapshot_128k_0' of module 'design_1_ctrl_snapshot_128k_0_0' has 17 connections declared, but only 14 given [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/synth/design_1.v:272]
INFO: [Synth 8-6155] done synthesizing module 'adc_hier_0_imp_AY0SMI' (6#1) [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/synth/design_1.v:12]
INFO: [Synth 8-6157] synthesizing module 'adc_hier_1_imp_DBTL0P' [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/synth/design_1.v:289]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_bram_ctrl_0_2' [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.runs/synth_1/.Xil/Vivado-359489-ibm-server.iith.ac.in/realtime/design_1_axi_bram_ctrl_0_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_bram_ctrl_0_2' (7#1) [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.runs/synth_1/.Xil/Vivado-359489-ibm-server.iith.ac.in/realtime/design_1_axi_bram_ctrl_0_2_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axis_clock_converter_0_1' [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.runs/synth_1/.Xil/Vivado-359489-ibm-server.iith.ac.in/realtime/design_1_axis_clock_converter_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axis_clock_converter_0_1' (8#1) [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.runs/synth_1/.Xil/Vivado-359489-ibm-server.iith.ac.in/realtime/design_1_axis_clock_converter_0_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axis_dwidth_converter_1_1' [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.runs/synth_1/.Xil/Vivado-359489-ibm-server.iith.ac.in/realtime/design_1_axis_dwidth_converter_1_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axis_dwidth_converter_1_1' (9#1) [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.runs/synth_1/.Xil/Vivado-359489-ibm-server.iith.ac.in/realtime/design_1_axis_dwidth_converter_1_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_blk_mem_gen_1_1' [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.runs/synth_1/.Xil/Vivado-359489-ibm-server.iith.ac.in/realtime/design_1_blk_mem_gen_1_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_blk_mem_gen_1_1' (10#1) [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.runs/synth_1/.Xil/Vivado-359489-ibm-server.iith.ac.in/realtime/design_1_blk_mem_gen_1_1_stub.v:6]
WARNING: [Synth 8-7023] instance 'blk_mem_gen_1' of module 'design_1_blk_mem_gen_1_1' has 16 connections declared, but only 14 given [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/synth/design_1.v:525]
INFO: [Synth 8-6157] synthesizing module 'design_1_ctrl_snapshot_128k_0_2' [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.runs/synth_1/.Xil/Vivado-359489-ibm-server.iith.ac.in/realtime/design_1_ctrl_snapshot_128k_0_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ctrl_snapshot_128k_0_2' (11#1) [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.runs/synth_1/.Xil/Vivado-359489-ibm-server.iith.ac.in/realtime/design_1_ctrl_snapshot_128k_0_2_stub.v:6]
WARNING: [Synth 8-7023] instance 'ctrl_snapshot_128k_0' of module 'design_1_ctrl_snapshot_128k_0_2' has 17 connections declared, but only 14 given [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/synth/design_1.v:540]
INFO: [Synth 8-6155] done synthesizing module 'adc_hier_1_imp_DBTL0P' (12#1) [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/synth/design_1.v:289]
INFO: [Synth 8-6157] synthesizing module 'adc_hier_2_imp_2N2E0C' [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/synth/design_1.v:557]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_bram_ctrl_0_3' [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.runs/synth_1/.Xil/Vivado-359489-ibm-server.iith.ac.in/realtime/design_1_axi_bram_ctrl_0_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_bram_ctrl_0_3' (13#1) [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.runs/synth_1/.Xil/Vivado-359489-ibm-server.iith.ac.in/realtime/design_1_axi_bram_ctrl_0_3_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axis_clock_converter_0_2' [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.runs/synth_1/.Xil/Vivado-359489-ibm-server.iith.ac.in/realtime/design_1_axis_clock_converter_0_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axis_clock_converter_0_2' (14#1) [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.runs/synth_1/.Xil/Vivado-359489-ibm-server.iith.ac.in/realtime/design_1_axis_clock_converter_0_2_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axis_dwidth_converter_1_2' [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.runs/synth_1/.Xil/Vivado-359489-ibm-server.iith.ac.in/realtime/design_1_axis_dwidth_converter_1_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axis_dwidth_converter_1_2' (15#1) [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.runs/synth_1/.Xil/Vivado-359489-ibm-server.iith.ac.in/realtime/design_1_axis_dwidth_converter_1_2_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_blk_mem_gen_1_2' [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.runs/synth_1/.Xil/Vivado-359489-ibm-server.iith.ac.in/realtime/design_1_blk_mem_gen_1_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_blk_mem_gen_1_2' (16#1) [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.runs/synth_1/.Xil/Vivado-359489-ibm-server.iith.ac.in/realtime/design_1_blk_mem_gen_1_2_stub.v:6]
WARNING: [Synth 8-7023] instance 'blk_mem_gen_1' of module 'design_1_blk_mem_gen_1_2' has 16 connections declared, but only 14 given [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/synth/design_1.v:793]
INFO: [Synth 8-6157] synthesizing module 'design_1_ctrl_snapshot_128k_0_3' [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.runs/synth_1/.Xil/Vivado-359489-ibm-server.iith.ac.in/realtime/design_1_ctrl_snapshot_128k_0_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ctrl_snapshot_128k_0_3' (17#1) [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.runs/synth_1/.Xil/Vivado-359489-ibm-server.iith.ac.in/realtime/design_1_ctrl_snapshot_128k_0_3_stub.v:6]
WARNING: [Synth 8-7023] instance 'ctrl_snapshot_128k_0' of module 'design_1_ctrl_snapshot_128k_0_3' has 17 connections declared, but only 14 given [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/synth/design_1.v:808]
INFO: [Synth 8-6155] done synthesizing module 'adc_hier_2_imp_2N2E0C' (18#1) [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/synth/design_1.v:557]
INFO: [Synth 8-6157] synthesizing module 'adc_hier_3_imp_8LMKHB' [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/synth/design_1.v:825]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_bram_ctrl_0_4' [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.runs/synth_1/.Xil/Vivado-359489-ibm-server.iith.ac.in/realtime/design_1_axi_bram_ctrl_0_4_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_bram_ctrl_0_4' (19#1) [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.runs/synth_1/.Xil/Vivado-359489-ibm-server.iith.ac.in/realtime/design_1_axi_bram_ctrl_0_4_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axis_clock_converter_0_3' [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.runs/synth_1/.Xil/Vivado-359489-ibm-server.iith.ac.in/realtime/design_1_axis_clock_converter_0_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axis_clock_converter_0_3' (20#1) [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.runs/synth_1/.Xil/Vivado-359489-ibm-server.iith.ac.in/realtime/design_1_axis_clock_converter_0_3_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axis_dwidth_converter_1_3' [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.runs/synth_1/.Xil/Vivado-359489-ibm-server.iith.ac.in/realtime/design_1_axis_dwidth_converter_1_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axis_dwidth_converter_1_3' (21#1) [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.runs/synth_1/.Xil/Vivado-359489-ibm-server.iith.ac.in/realtime/design_1_axis_dwidth_converter_1_3_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_blk_mem_gen_1_3' [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.runs/synth_1/.Xil/Vivado-359489-ibm-server.iith.ac.in/realtime/design_1_blk_mem_gen_1_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_blk_mem_gen_1_3' (22#1) [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.runs/synth_1/.Xil/Vivado-359489-ibm-server.iith.ac.in/realtime/design_1_blk_mem_gen_1_3_stub.v:6]
WARNING: [Synth 8-7023] instance 'blk_mem_gen_1' of module 'design_1_blk_mem_gen_1_3' has 16 connections declared, but only 14 given [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/synth/design_1.v:1061]
INFO: [Synth 8-6157] synthesizing module 'design_1_ctrl_snapshot_128k_0_4' [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.runs/synth_1/.Xil/Vivado-359489-ibm-server.iith.ac.in/realtime/design_1_ctrl_snapshot_128k_0_4_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ctrl_snapshot_128k_0_4' (23#1) [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.runs/synth_1/.Xil/Vivado-359489-ibm-server.iith.ac.in/realtime/design_1_ctrl_snapshot_128k_0_4_stub.v:6]
WARNING: [Synth 8-7023] instance 'ctrl_snapshot_128k_0' of module 'design_1_ctrl_snapshot_128k_0_4' has 17 connections declared, but only 14 given [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/synth/design_1.v:1076]
INFO: [Synth 8-6155] done synthesizing module 'adc_hier_3_imp_8LMKHB' (24#1) [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/synth/design_1.v:825]
INFO: [Synth 8-6157] synthesizing module 'adc_hier_4_imp_Y0SGRQ' [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/synth/design_1.v:1093]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_bram_ctrl_0_5' [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.runs/synth_1/.Xil/Vivado-359489-ibm-server.iith.ac.in/realtime/design_1_axi_bram_ctrl_0_5_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_bram_ctrl_0_5' (25#1) [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.runs/synth_1/.Xil/Vivado-359489-ibm-server.iith.ac.in/realtime/design_1_axi_bram_ctrl_0_5_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axis_clock_converter_0_4' [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.runs/synth_1/.Xil/Vivado-359489-ibm-server.iith.ac.in/realtime/design_1_axis_clock_converter_0_4_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axis_clock_converter_0_4' (26#1) [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.runs/synth_1/.Xil/Vivado-359489-ibm-server.iith.ac.in/realtime/design_1_axis_clock_converter_0_4_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axis_dwidth_converter_1_4' [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.runs/synth_1/.Xil/Vivado-359489-ibm-server.iith.ac.in/realtime/design_1_axis_dwidth_converter_1_4_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axis_dwidth_converter_1_4' (27#1) [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.runs/synth_1/.Xil/Vivado-359489-ibm-server.iith.ac.in/realtime/design_1_axis_dwidth_converter_1_4_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_blk_mem_gen_1_4' [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.runs/synth_1/.Xil/Vivado-359489-ibm-server.iith.ac.in/realtime/design_1_blk_mem_gen_1_4_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_blk_mem_gen_1_4' (28#1) [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.runs/synth_1/.Xil/Vivado-359489-ibm-server.iith.ac.in/realtime/design_1_blk_mem_gen_1_4_stub.v:6]
WARNING: [Synth 8-7023] instance 'blk_mem_gen_1' of module 'design_1_blk_mem_gen_1_4' has 16 connections declared, but only 14 given [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/synth/design_1.v:1329]
INFO: [Synth 8-6157] synthesizing module 'design_1_ctrl_snapshot_128k_0_5' [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.runs/synth_1/.Xil/Vivado-359489-ibm-server.iith.ac.in/realtime/design_1_ctrl_snapshot_128k_0_5_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ctrl_snapshot_128k_0_5' (29#1) [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.runs/synth_1/.Xil/Vivado-359489-ibm-server.iith.ac.in/realtime/design_1_ctrl_snapshot_128k_0_5_stub.v:6]
WARNING: [Synth 8-7023] instance 'ctrl_snapshot_128k_0' of module 'design_1_ctrl_snapshot_128k_0_5' has 17 connections declared, but only 14 given [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/synth/design_1.v:1344]
INFO: [Synth 8-6155] done synthesizing module 'adc_hier_4_imp_Y0SGRQ' (30#1) [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/synth/design_1.v:1093]
INFO: [Synth 8-6157] synthesizing module 'adc_hier_5_imp_UHPL0L' [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/synth/design_1.v:1361]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_bram_ctrl_0_6' [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.runs/synth_1/.Xil/Vivado-359489-ibm-server.iith.ac.in/realtime/design_1_axi_bram_ctrl_0_6_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_bram_ctrl_0_6' (31#1) [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.runs/synth_1/.Xil/Vivado-359489-ibm-server.iith.ac.in/realtime/design_1_axi_bram_ctrl_0_6_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axis_clock_converter_0_5' [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.runs/synth_1/.Xil/Vivado-359489-ibm-server.iith.ac.in/realtime/design_1_axis_clock_converter_0_5_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axis_clock_converter_0_5' (32#1) [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.runs/synth_1/.Xil/Vivado-359489-ibm-server.iith.ac.in/realtime/design_1_axis_clock_converter_0_5_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axis_dwidth_converter_1_5' [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.runs/synth_1/.Xil/Vivado-359489-ibm-server.iith.ac.in/realtime/design_1_axis_dwidth_converter_1_5_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axis_dwidth_converter_1_5' (33#1) [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.runs/synth_1/.Xil/Vivado-359489-ibm-server.iith.ac.in/realtime/design_1_axis_dwidth_converter_1_5_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_blk_mem_gen_1_5' [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.runs/synth_1/.Xil/Vivado-359489-ibm-server.iith.ac.in/realtime/design_1_blk_mem_gen_1_5_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_blk_mem_gen_1_5' (34#1) [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.runs/synth_1/.Xil/Vivado-359489-ibm-server.iith.ac.in/realtime/design_1_blk_mem_gen_1_5_stub.v:6]
WARNING: [Synth 8-7023] instance 'blk_mem_gen_1' of module 'design_1_blk_mem_gen_1_5' has 16 connections declared, but only 14 given [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/synth/design_1.v:1597]
INFO: [Synth 8-6157] synthesizing module 'design_1_ctrl_snapshot_128k_0_6' [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.runs/synth_1/.Xil/Vivado-359489-ibm-server.iith.ac.in/realtime/design_1_ctrl_snapshot_128k_0_6_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ctrl_snapshot_128k_0_6' (35#1) [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.runs/synth_1/.Xil/Vivado-359489-ibm-server.iith.ac.in/realtime/design_1_ctrl_snapshot_128k_0_6_stub.v:6]
WARNING: [Synth 8-7023] instance 'ctrl_snapshot_128k_0' of module 'design_1_ctrl_snapshot_128k_0_6' has 17 connections declared, but only 14 given [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/synth/design_1.v:1612]
INFO: [Synth 8-6155] done synthesizing module 'adc_hier_5_imp_UHPL0L' (36#1) [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/synth/design_1.v:1361]
INFO: [Synth 8-6157] synthesizing module 'adc_hier_6_imp_NF4674' [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/synth/design_1.v:1629]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_bram_ctrl_0_7' [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.runs/synth_1/.Xil/Vivado-359489-ibm-server.iith.ac.in/realtime/design_1_axi_bram_ctrl_0_7_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_bram_ctrl_0_7' (37#1) [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.runs/synth_1/.Xil/Vivado-359489-ibm-server.iith.ac.in/realtime/design_1_axi_bram_ctrl_0_7_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axis_clock_converter_0_6' [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.runs/synth_1/.Xil/Vivado-359489-ibm-server.iith.ac.in/realtime/design_1_axis_clock_converter_0_6_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axis_clock_converter_0_6' (38#1) [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.runs/synth_1/.Xil/Vivado-359489-ibm-server.iith.ac.in/realtime/design_1_axis_clock_converter_0_6_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axis_dwidth_converter_1_6' [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.runs/synth_1/.Xil/Vivado-359489-ibm-server.iith.ac.in/realtime/design_1_axis_dwidth_converter_1_6_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axis_dwidth_converter_1_6' (39#1) [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.runs/synth_1/.Xil/Vivado-359489-ibm-server.iith.ac.in/realtime/design_1_axis_dwidth_converter_1_6_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_blk_mem_gen_1_6' [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.runs/synth_1/.Xil/Vivado-359489-ibm-server.iith.ac.in/realtime/design_1_blk_mem_gen_1_6_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_blk_mem_gen_1_6' (40#1) [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.runs/synth_1/.Xil/Vivado-359489-ibm-server.iith.ac.in/realtime/design_1_blk_mem_gen_1_6_stub.v:6]
WARNING: [Synth 8-7023] instance 'blk_mem_gen_1' of module 'design_1_blk_mem_gen_1_6' has 16 connections declared, but only 14 given [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/synth/design_1.v:1865]
INFO: [Synth 8-6157] synthesizing module 'design_1_ctrl_snapshot_128k_0_7' [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.runs/synth_1/.Xil/Vivado-359489-ibm-server.iith.ac.in/realtime/design_1_ctrl_snapshot_128k_0_7_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ctrl_snapshot_128k_0_7' (41#1) [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.runs/synth_1/.Xil/Vivado-359489-ibm-server.iith.ac.in/realtime/design_1_ctrl_snapshot_128k_0_7_stub.v:6]
WARNING: [Synth 8-7023] instance 'ctrl_snapshot_128k_0' of module 'design_1_ctrl_snapshot_128k_0_7' has 17 connections declared, but only 14 given [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/synth/design_1.v:1880]
INFO: [Synth 8-6155] done synthesizing module 'adc_hier_6_imp_NF4674' (42#1) [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/synth/design_1.v:1629]
INFO: [Synth 8-6157] synthesizing module 'adc_hier_7_imp_ILZSBN' [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/synth/design_1.v:1897]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_bram_ctrl_0_8' [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.runs/synth_1/.Xil/Vivado-359489-ibm-server.iith.ac.in/realtime/design_1_axi_bram_ctrl_0_8_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_bram_ctrl_0_8' (43#1) [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.runs/synth_1/.Xil/Vivado-359489-ibm-server.iith.ac.in/realtime/design_1_axi_bram_ctrl_0_8_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axis_clock_converter_0_7' [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.runs/synth_1/.Xil/Vivado-359489-ibm-server.iith.ac.in/realtime/design_1_axis_clock_converter_0_7_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axis_clock_converter_0_7' (44#1) [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.runs/synth_1/.Xil/Vivado-359489-ibm-server.iith.ac.in/realtime/design_1_axis_clock_converter_0_7_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axis_dwidth_converter_1_7' [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.runs/synth_1/.Xil/Vivado-359489-ibm-server.iith.ac.in/realtime/design_1_axis_dwidth_converter_1_7_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axis_dwidth_converter_1_7' (45#1) [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.runs/synth_1/.Xil/Vivado-359489-ibm-server.iith.ac.in/realtime/design_1_axis_dwidth_converter_1_7_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_blk_mem_gen_1_7' [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.runs/synth_1/.Xil/Vivado-359489-ibm-server.iith.ac.in/realtime/design_1_blk_mem_gen_1_7_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_blk_mem_gen_1_7' (46#1) [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.runs/synth_1/.Xil/Vivado-359489-ibm-server.iith.ac.in/realtime/design_1_blk_mem_gen_1_7_stub.v:6]
WARNING: [Synth 8-7023] instance 'blk_mem_gen_1' of module 'design_1_blk_mem_gen_1_7' has 16 connections declared, but only 14 given [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/synth/design_1.v:2133]
INFO: [Synth 8-6157] synthesizing module 'design_1_ctrl_snapshot_128k_0_8' [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.runs/synth_1/.Xil/Vivado-359489-ibm-server.iith.ac.in/realtime/design_1_ctrl_snapshot_128k_0_8_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ctrl_snapshot_128k_0_8' (47#1) [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.runs/synth_1/.Xil/Vivado-359489-ibm-server.iith.ac.in/realtime/design_1_ctrl_snapshot_128k_0_8_stub.v:6]
WARNING: [Synth 8-7023] instance 'ctrl_snapshot_128k_0' of module 'design_1_ctrl_snapshot_128k_0_8' has 17 connections declared, but only 14 given [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/synth/design_1.v:2148]
INFO: [Synth 8-6155] done synthesizing module 'adc_hier_7_imp_ILZSBN' (48#1) [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/synth/design_1.v:1897]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_gpio_0_1' [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.runs/synth_1/.Xil/Vivado-359489-ibm-server.iith.ac.in/realtime/design_1_axi_gpio_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_gpio_0_1' (49#1) [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.runs/synth_1/.Xil/Vivado-359489-ibm-server.iith.ac.in/realtime/design_1_axi_gpio_0_1_stub.v:6]
WARNING: [Synth 8-7023] instance 'axi_gpio_0' of module 'design_1_axi_gpio_0_1' has 22 connections declared, but only 21 given [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/synth/design_1.v:3440]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_gpio_1_0' [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.runs/synth_1/.Xil/Vivado-359489-ibm-server.iith.ac.in/realtime/design_1_axi_gpio_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_gpio_1_0' (50#1) [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.runs/synth_1/.Xil/Vivado-359489-ibm-server.iith.ac.in/realtime/design_1_axi_gpio_1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_interconnect_0_0' [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/synth/design_1.v:4230]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_1CA5Z32' [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/synth/design_1.v:7365]
INFO: [Synth 8-6157] synthesizing module 'design_1_m00_regslice_0' [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.runs/synth_1/.Xil/Vivado-359489-ibm-server.iith.ac.in/realtime/design_1_m00_regslice_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_m00_regslice_0' (51#1) [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.runs/synth_1/.Xil/Vivado-359489-ibm-server.iith.ac.in/realtime/design_1_m00_regslice_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'm00_regslice' of module 'design_1_m00_regslice_0' has 72 connections declared, but only 68 given [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/synth/design_1.v:7644]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_1CA5Z32' (52#1) [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/synth/design_1.v:7365]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_I4GRPB' [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/synth/design_1.v:7715]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_ds_0' [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.runs/synth_1/.Xil/Vivado-359489-ibm-server.iith.ac.in/realtime/design_1_auto_ds_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_ds_0' (53#1) [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.runs/synth_1/.Xil/Vivado-359489-ibm-server.iith.ac.in/realtime/design_1_auto_ds_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_0' [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.runs/synth_1/.Xil/Vivado-359489-ibm-server.iith.ac.in/realtime/design_1_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_0' (54#1) [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.runs/synth_1/.Xil/Vivado-359489-ibm-server.iith.ac.in/realtime/design_1_auto_pc_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_rs_0' [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.runs/synth_1/.Xil/Vivado-359489-ibm-server.iith.ac.in/realtime/design_1_auto_rs_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_rs_0' (55#1) [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.runs/synth_1/.Xil/Vivado-359489-ibm-server.iith.ac.in/realtime/design_1_auto_rs_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_rs_w_0' [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.runs/synth_1/.Xil/Vivado-359489-ibm-server.iith.ac.in/realtime/design_1_auto_rs_w_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_rs_w_0' (56#1) [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.runs/synth_1/.Xil/Vivado-359489-ibm-server.iith.ac.in/realtime/design_1_auto_rs_w_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_m01_regslice_0' [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.runs/synth_1/.Xil/Vivado-359489-ibm-server.iith.ac.in/realtime/design_1_m01_regslice_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_m01_regslice_0' (57#1) [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.runs/synth_1/.Xil/Vivado-359489-ibm-server.iith.ac.in/realtime/design_1_m01_regslice_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'm01_regslice' of module 'design_1_m01_regslice_0' has 40 connections declared, but only 38 given [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/synth/design_1.v:8342]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_I4GRPB' (58#1) [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/synth/design_1.v:7715]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_1BOGR4T' [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/synth/design_1.v:8383]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_ds_1' [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.runs/synth_1/.Xil/Vivado-359489-ibm-server.iith.ac.in/realtime/design_1_auto_ds_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_ds_1' (59#1) [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.runs/synth_1/.Xil/Vivado-359489-ibm-server.iith.ac.in/realtime/design_1_auto_ds_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_1' [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.runs/synth_1/.Xil/Vivado-359489-ibm-server.iith.ac.in/realtime/design_1_auto_pc_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_1' (60#1) [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.runs/synth_1/.Xil/Vivado-359489-ibm-server.iith.ac.in/realtime/design_1_auto_pc_1_stub.v:6]
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'design_1_auto_pc_1' has 56 connections declared, but only 54 given [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/synth/design_1.v:8714]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_1BOGR4T' (61#1) [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/synth/design_1.v:8383]
INFO: [Synth 8-6157] synthesizing module 'm03_couplers_imp_J0G1J0' [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/synth/design_1.v:8771]
INFO: [Synth 8-6155] done synthesizing module 'm03_couplers_imp_J0G1J0' (62#1) [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/synth/design_1.v:8771]
INFO: [Synth 8-6157] synthesizing module 'm04_couplers_imp_19YU2FS' [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/synth/design_1.v:9001]
INFO: [Synth 8-6155] done synthesizing module 'm04_couplers_imp_19YU2FS' (63#1) [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/synth/design_1.v:9001]
INFO: [Synth 8-6157] synthesizing module 'm05_couplers_imp_KSVY9L' [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/synth/design_1.v:9231]
INFO: [Synth 8-6155] done synthesizing module 'm05_couplers_imp_KSVY9L' (64#1) [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/synth/design_1.v:9231]
INFO: [Synth 8-6157] synthesizing module 'm06_couplers_imp_18J6S0R' [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/synth/design_1.v:9461]
INFO: [Synth 8-6155] done synthesizing module 'm06_couplers_imp_18J6S0R' (65#1) [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/synth/design_1.v:9461]
INFO: [Synth 8-6157] synthesizing module 'm07_couplers_imp_LYVHKQ' [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/synth/design_1.v:9691]
INFO: [Synth 8-6155] done synthesizing module 'm07_couplers_imp_LYVHKQ' (66#1) [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/synth/design_1.v:9691]
INFO: [Synth 8-6157] synthesizing module 'm08_couplers_imp_1FF5BKI' [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/synth/design_1.v:9921]
INFO: [Synth 8-6155] done synthesizing module 'm08_couplers_imp_1FF5BKI' (67#1) [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/synth/design_1.v:9921]
INFO: [Synth 8-6157] synthesizing module 'm09_couplers_imp_NV1J5F' [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/synth/design_1.v:10151]
INFO: [Synth 8-6155] done synthesizing module 'm09_couplers_imp_NV1J5F' (68#1) [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/synth/design_1.v:10151]
INFO: [Synth 8-6157] synthesizing module 'm10_couplers_imp_XTG13A' [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/synth/design_1.v:10381]
INFO: [Synth 8-6155] done synthesizing module 'm10_couplers_imp_XTG13A' (69#1) [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/synth/design_1.v:10381]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_O7FAN0' [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/synth/design_1.v:11033]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_rs_w_1' [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.runs/synth_1/.Xil/Vivado-359489-ibm-server.iith.ac.in/realtime/design_1_auto_rs_w_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_rs_w_1' (70#1) [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.runs/synth_1/.Xil/Vivado-359489-ibm-server.iith.ac.in/realtime/design_1_auto_rs_w_1_stub.v:6]
WARNING: [Synth 8-7023] instance 'auto_rs_w' of module 'design_1_auto_rs_w_1' has 72 connections declared, but only 70 given [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/synth/design_1.v:11410]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_us_0' [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.runs/synth_1/.Xil/Vivado-359489-ibm-server.iith.ac.in/realtime/design_1_auto_us_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_us_0' (71#1) [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.runs/synth_1/.Xil/Vivado-359489-ibm-server.iith.ac.in/realtime/design_1_auto_us_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_s00_regslice_51' [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.runs/synth_1/.Xil/Vivado-359489-ibm-server.iith.ac.in/realtime/design_1_s00_regslice_51_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_s00_regslice_51' (72#1) [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.runs/synth_1/.Xil/Vivado-359489-ibm-server.iith.ac.in/realtime/design_1_s00_regslice_51_stub.v:6]
WARNING: [Synth 8-7023] instance 's00_regslice' of module 'design_1_s00_regslice_51' has 84 connections declared, but only 82 given [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/synth/design_1.v:11558]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_O7FAN0' (73#1) [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/synth/design_1.v:11033]
INFO: [Synth 8-6157] synthesizing module 'design_1_xbar_0' [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.runs/synth_1/.Xil/Vivado-359489-ibm-server.iith.ac.in/realtime/design_1_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xbar_0' (74#1) [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.runs/synth_1/.Xil/Vivado-359489-ibm-server.iith.ac.in/realtime/design_1_xbar_0_stub.v:6]
WARNING: [Synth 8-689] width (12) of port connection 'm_axi_arqos' does not match port width (44) of module 'design_1_xbar_0' [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/synth/design_1.v:6938]
WARNING: [Synth 8-689] width (12) of port connection 'm_axi_arregion' does not match port width (44) of module 'design_1_xbar_0' [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/synth/design_1.v:6940]
WARNING: [Synth 8-689] width (12) of port connection 'm_axi_awqos' does not match port width (44) of module 'design_1_xbar_0' [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/synth/design_1.v:6949]
WARNING: [Synth 8-689] width (12) of port connection 'm_axi_awregion' does not match port width (44) of module 'design_1_xbar_0' [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/synth/design_1.v:6951]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_interconnect_0_0' (75#1) [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/synth/design_1.v:4230]
INFO: [Synth 8-6157] synthesizing module 'design_1_axis_broadcaster_0_0' [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.runs/synth_1/.Xil/Vivado-359489-ibm-server.iith.ac.in/realtime/design_1_axis_broadcaster_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axis_broadcaster_0_0' (76#1) [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.runs/synth_1/.Xil/Vivado-359489-ibm-server.iith.ac.in/realtime/design_1_axis_broadcaster_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_clk_wiz_0_1' [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.runs/synth_1/.Xil/Vivado-359489-ibm-server.iith.ac.in/realtime/design_1_clk_wiz_0_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_clk_wiz_0_1' (77#1) [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.runs/synth_1/.Xil/Vivado-359489-ibm-server.iith.ac.in/realtime/design_1_clk_wiz_0_1_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'dac_hier_imp_73Y8GY' [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/synth/design_1.v:2165]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_bram_ctrl_1_0' [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.runs/synth_1/.Xil/Vivado-359489-ibm-server.iith.ac.in/realtime/design_1_axi_bram_ctrl_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_bram_ctrl_1_0' (78#1) [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.runs/synth_1/.Xil/Vivado-359489-ibm-server.iith.ac.in/realtime/design_1_axi_bram_ctrl_1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axis_clock_converter_0_8' [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.runs/synth_1/.Xil/Vivado-359489-ibm-server.iith.ac.in/realtime/design_1_axis_clock_converter_0_8_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axis_clock_converter_0_8' (79#1) [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.runs/synth_1/.Xil/Vivado-359489-ibm-server.iith.ac.in/realtime/design_1_axis_clock_converter_0_8_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axis_dwidth_converter_0_0' [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.runs/synth_1/.Xil/Vivado-359489-ibm-server.iith.ac.in/realtime/design_1_axis_dwidth_converter_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axis_dwidth_converter_0_0' (80#1) [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.runs/synth_1/.Xil/Vivado-359489-ibm-server.iith.ac.in/realtime/design_1_axis_dwidth_converter_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axis_register_slice_0_0' [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.runs/synth_1/.Xil/Vivado-359489-ibm-server.iith.ac.in/realtime/design_1_axis_register_slice_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axis_register_slice_0_0' (81#1) [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.runs/synth_1/.Xil/Vivado-359489-ibm-server.iith.ac.in/realtime/design_1_axis_register_slice_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_blk_mem_gen_0_0' [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.runs/synth_1/.Xil/Vivado-359489-ibm-server.iith.ac.in/realtime/design_1_blk_mem_gen_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_blk_mem_gen_0_0' (82#1) [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.runs/synth_1/.Xil/Vivado-359489-ibm-server.iith.ac.in/realtime/design_1_blk_mem_gen_0_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'blk_mem_gen_0' of module 'design_1_blk_mem_gen_0_0' has 16 connections declared, but only 14 given [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/synth/design_1.v:2418]
INFO: [Synth 8-6157] synthesizing module 'design_1_uram_play128k_0_0' [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.runs/synth_1/.Xil/Vivado-359489-ibm-server.iith.ac.in/realtime/design_1_uram_play128k_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_uram_play128k_0_0' (83#1) [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.runs/synth_1/.Xil/Vivado-359489-ibm-server.iith.ac.in/realtime/design_1_uram_play128k_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dac_hier_imp_73Y8GY' (84#1) [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/synth/design_1.v:2165]
INFO: [Synth 8-6157] synthesizing module 'hier_rsts_imp_U2ZZF6' [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/synth/design_1.v:7312]
INFO: [Synth 8-6157] synthesizing module 'design_1_proc_sys_reset_1_0' [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.runs/synth_1/.Xil/Vivado-359489-ibm-server.iith.ac.in/realtime/design_1_proc_sys_reset_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_proc_sys_reset_1_0' (85#1) [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.runs/synth_1/.Xil/Vivado-359489-ibm-server.iith.ac.in/realtime/design_1_proc_sys_reset_1_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'reset_dac_clk' of module 'design_1_proc_sys_reset_1_0' has 10 connections declared, but only 7 given [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/synth/design_1.v:7347]
INFO: [Synth 8-6157] synthesizing module 'design_1_rst_ps8_0_99M_0' [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.runs/synth_1/.Xil/Vivado-359489-ibm-server.iith.ac.in/realtime/design_1_rst_ps8_0_99M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_rst_ps8_0_99M_0' (86#1) [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.runs/synth_1/.Xil/Vivado-359489-ibm-server.iith.ac.in/realtime/design_1_rst_ps8_0_99M_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'rst_ps8_0_99M' of module 'design_1_rst_ps8_0_99M_0' has 10 connections declared, but only 7 given [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/synth/design_1.v:7355]
INFO: [Synth 8-6155] done synthesizing module 'hier_rsts_imp_U2ZZF6' (87#1) [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/synth/design_1.v:7312]
INFO: [Synth 8-6157] synthesizing module 'design_1_pl_sysref_0_0' [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.runs/synth_1/.Xil/Vivado-359489-ibm-server.iith.ac.in/realtime/design_1_pl_sysref_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_pl_sysref_0_0' (88#1) [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.runs/synth_1/.Xil/Vivado-359489-ibm-server.iith.ac.in/realtime/design_1_pl_sysref_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_ps8_0_axi_periph_0' [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/synth/design_1.v:7002]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1A7ZMW4' [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/synth/design_1.v:10611]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_2' [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.runs/synth_1/.Xil/Vivado-359489-ibm-server.iith.ac.in/realtime/design_1_auto_pc_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_2' (89#1) [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.runs/synth_1/.Xil/Vivado-359489-ibm-server.iith.ac.in/realtime/design_1_auto_pc_2_stub.v:6]
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'design_1_auto_pc_2' has 60 connections declared, but only 58 given [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/synth/design_1.v:10889]
INFO: [Synth 8-6157] synthesizing module 'design_1_s00_regslice_52' [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.runs/synth_1/.Xil/Vivado-359489-ibm-server.iith.ac.in/realtime/design_1_s00_regslice_52_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_s00_regslice_52' (90#1) [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.runs/synth_1/.Xil/Vivado-359489-ibm-server.iith.ac.in/realtime/design_1_s00_regslice_52_stub.v:6]
WARNING: [Synth 8-7023] instance 's00_regslice' of module 'design_1_s00_regslice_52' has 84 connections declared, but only 82 given [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/synth/design_1.v:10948]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1A7ZMW4' (91#1) [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/synth/design_1.v:10611]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ps8_0_axi_periph_0' (92#1) [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/synth/design_1.v:7002]
INFO: [Synth 8-6157] synthesizing module 'design_1_startup_0_0' [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.runs/synth_1/.Xil/Vivado-359489-ibm-server.iith.ac.in/realtime/design_1_startup_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_startup_0_0' (93#1) [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.runs/synth_1/.Xil/Vivado-359489-ibm-server.iith.ac.in/realtime/design_1_startup_0_0_stub.v:6]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/synth/design_1.v:3998]
INFO: [Synth 8-6157] synthesizing module 'design_1_system_ila_2_0' [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.runs/synth_1/.Xil/Vivado-359489-ibm-server.iith.ac.in/realtime/design_1_system_ila_2_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_system_ila_2_0' (94#1) [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.runs/synth_1/.Xil/Vivado-359489-ibm-server.iith.ac.in/realtime/design_1_system_ila_2_0_stub.v:6]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/synth/design_1.v:4006]
INFO: [Synth 8-6157] synthesizing module 'design_1_system_ila_1_2' [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.runs/synth_1/.Xil/Vivado-359489-ibm-server.iith.ac.in/realtime/design_1_system_ila_1_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_system_ila_1_2' (95#1) [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.runs/synth_1/.Xil/Vivado-359489-ibm-server.iith.ac.in/realtime/design_1_system_ila_1_2_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_usp_rf_data_converter_0_0' [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.runs/synth_1/.Xil/Vivado-359489-ibm-server.iith.ac.in/realtime/design_1_usp_rf_data_converter_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_usp_rf_data_converter_0_0' (96#1) [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.runs/synth_1/.Xil/Vivado-359489-ibm-server.iith.ac.in/realtime/design_1_usp_rf_data_converter_0_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'usp_rf_data_converter_0' of module 'design_1_usp_rf_data_converter_0_0' has 134 connections declared, but only 119 given [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/synth/design_1.v:4013]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/synth/design_1.v:4133]
INFO: [Synth 8-6157] synthesizing module 'design_1_vio_0_0' [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.runs/synth_1/.Xil/Vivado-359489-ibm-server.iith.ac.in/realtime/design_1_vio_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_vio_0_0' (97#1) [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.runs/synth_1/.Xil/Vivado-359489-ibm-server.iith.ac.in/realtime/design_1_vio_0_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'vio_0' of module 'design_1_vio_0_0' has 7 connections declared, but only 6 given [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/synth/design_1.v:4133]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlslice_0_0' [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_xlslice_0_0/synth/design_1_xlslice_0_0.v:57]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter DIN_WIDTH bound to: 6 - type: integer 
	Parameter DIN_FROM bound to: 2 - type: integer 
	Parameter DIN_TO bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice' (98#1) [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlslice_0_0' (99#1) [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_xlslice_0_0/synth/design_1_xlslice_0_0.v:57]
INFO: [Synth 8-6155] done synthesizing module 'design_1_zynq_ultra_ps_e_0_0' (100#1) [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.runs/synth_1/.Xil/Vivado-359489-ibm-server.iith.ac.in/realtime/design_1_zynq_ultra_ps_e_0_0_stub.v:6]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7023] instance 'zynq_ultra_ps_e_0' of module 'design_1_zynq_ultra_ps_e_0_0' has 85 connections declared, but only 84 given [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/synth/design_1.v:4143]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'zynq_ultra_ps_e_0'. This will prevent further optimization [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/synth/design_1.v:4143]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'vio_0'. This will prevent further optimization [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/synth/design_1.v:4133]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'hier_rsts'. This will prevent further optimization [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/synth/design_1.v:3917]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'usp_rf_data_converter_0'. This will prevent further optimization [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/synth/design_1.v:4013]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ps8_0_axi_periph'. This will prevent further optimization [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/synth/design_1.v:3933]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'clk_wiz_0'. This will prevent further optimization [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/synth/design_1.v:3870]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'pl_sysref_0'. This will prevent further optimization [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/synth/design_1.v:3926]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'dac_hier'. This will prevent further optimization [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/synth/design_1.v:3876]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'axis_broadcaster_0'. This will prevent further optimization [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/synth/design_1.v:3863]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'adc_hier_7'. This will prevent further optimization [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/synth/design_1.v:3401]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'adc_hier_6'. This will prevent further optimization [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/synth/design_1.v:3362]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'adc_hier_5'. This will prevent further optimization [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/synth/design_1.v:3323]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'adc_hier_4'. This will prevent further optimization [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/synth/design_1.v:3284]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'adc_hier_3'. This will prevent further optimization [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/synth/design_1.v:3245]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'adc_hier_2'. This will prevent further optimization [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/synth/design_1.v:3206]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'adc_hier_1'. This will prevent further optimization [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/synth/design_1.v:3167]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'adc_hier_0'. This will prevent further optimization [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/synth/design_1.v:3125]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'axi_interconnect_0'. This will prevent further optimization [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/synth/design_1.v:3484]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice has unconnected port Din[5]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice has unconnected port Din[4]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice has unconnected port Din[3]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice has unconnected port Din[1]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice has unconnected port Din[0]
WARNING: [Synth 8-3331] design s00_couplers_imp_1A7ZMW4 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1A7ZMW4 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port ACLK
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_O7FAN0 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_O7FAN0 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m10_couplers_imp_XTG13A has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m10_couplers_imp_XTG13A has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m10_couplers_imp_XTG13A has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m10_couplers_imp_XTG13A has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m09_couplers_imp_NV1J5F has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m09_couplers_imp_NV1J5F has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m09_couplers_imp_NV1J5F has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m09_couplers_imp_NV1J5F has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m08_couplers_imp_1FF5BKI has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m08_couplers_imp_1FF5BKI has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m08_couplers_imp_1FF5BKI has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m08_couplers_imp_1FF5BKI has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m07_couplers_imp_LYVHKQ has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m07_couplers_imp_LYVHKQ has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m07_couplers_imp_LYVHKQ has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m07_couplers_imp_LYVHKQ has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m06_couplers_imp_18J6S0R has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m06_couplers_imp_18J6S0R has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m06_couplers_imp_18J6S0R has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m06_couplers_imp_18J6S0R has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m05_couplers_imp_KSVY9L has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m05_couplers_imp_KSVY9L has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m05_couplers_imp_KSVY9L has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m05_couplers_imp_KSVY9L has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m04_couplers_imp_19YU2FS has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m04_couplers_imp_19YU2FS has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m04_couplers_imp_19YU2FS has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m04_couplers_imp_19YU2FS has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_J0G1J0 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_J0G1J0 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_J0G1J0 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_J0G1J0 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_1BOGR4T has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_1BOGR4T has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_1CA5Z32 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_1CA5Z32 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_1CA5Z32 has unconnected port S_AXI_araddr[39]
WARNING: [Synth 8-3331] design m00_couplers_imp_1CA5Z32 has unconnected port S_AXI_araddr[38]
WARNING: [Synth 8-3331] design m00_couplers_imp_1CA5Z32 has unconnected port S_AXI_araddr[37]
WARNING: [Synth 8-3331] design m00_couplers_imp_1CA5Z32 has unconnected port S_AXI_araddr[36]
WARNING: [Synth 8-3331] design m00_couplers_imp_1CA5Z32 has unconnected port S_AXI_araddr[35]
WARNING: [Synth 8-3331] design m00_couplers_imp_1CA5Z32 has unconnected port S_AXI_araddr[34]
WARNING: [Synth 8-3331] design m00_couplers_imp_1CA5Z32 has unconnected port S_AXI_araddr[33]
WARNING: [Synth 8-3331] design m00_couplers_imp_1CA5Z32 has unconnected port S_AXI_araddr[32]
WARNING: [Synth 8-3331] design m00_couplers_imp_1CA5Z32 has unconnected port S_AXI_araddr[31]
WARNING: [Synth 8-3331] design m00_couplers_imp_1CA5Z32 has unconnected port S_AXI_araddr[30]
WARNING: [Synth 8-3331] design m00_couplers_imp_1CA5Z32 has unconnected port S_AXI_araddr[29]
WARNING: [Synth 8-3331] design m00_couplers_imp_1CA5Z32 has unconnected port S_AXI_araddr[28]
WARNING: [Synth 8-3331] design m00_couplers_imp_1CA5Z32 has unconnected port S_AXI_araddr[27]
WARNING: [Synth 8-3331] design m00_couplers_imp_1CA5Z32 has unconnected port S_AXI_araddr[26]
WARNING: [Synth 8-3331] design m00_couplers_imp_1CA5Z32 has unconnected port S_AXI_araddr[25]
WARNING: [Synth 8-3331] design m00_couplers_imp_1CA5Z32 has unconnected port S_AXI_araddr[24]
WARNING: [Synth 8-3331] design m00_couplers_imp_1CA5Z32 has unconnected port S_AXI_araddr[23]
WARNING: [Synth 8-3331] design m00_couplers_imp_1CA5Z32 has unconnected port S_AXI_araddr[22]
WARNING: [Synth 8-3331] design m00_couplers_imp_1CA5Z32 has unconnected port S_AXI_araddr[21]
WARNING: [Synth 8-3331] design m00_couplers_imp_1CA5Z32 has unconnected port S_AXI_araddr[20]
WARNING: [Synth 8-3331] design m00_couplers_imp_1CA5Z32 has unconnected port S_AXI_araddr[19]
WARNING: [Synth 8-3331] design m00_couplers_imp_1CA5Z32 has unconnected port S_AXI_araddr[18]
WARNING: [Synth 8-3331] design m00_couplers_imp_1CA5Z32 has unconnected port S_AXI_araddr[17]
WARNING: [Synth 8-3331] design m00_couplers_imp_1CA5Z32 has unconnected port S_AXI_awaddr[39]
WARNING: [Synth 8-3331] design m00_couplers_imp_1CA5Z32 has unconnected port S_AXI_awaddr[38]
WARNING: [Synth 8-3331] design m00_couplers_imp_1CA5Z32 has unconnected port S_AXI_awaddr[37]
WARNING: [Synth 8-3331] design m00_couplers_imp_1CA5Z32 has unconnected port S_AXI_awaddr[36]
WARNING: [Synth 8-3331] design m00_couplers_imp_1CA5Z32 has unconnected port S_AXI_awaddr[35]
WARNING: [Synth 8-3331] design m00_couplers_imp_1CA5Z32 has unconnected port S_AXI_awaddr[34]
WARNING: [Synth 8-3331] design m00_couplers_imp_1CA5Z32 has unconnected port S_AXI_awaddr[33]
WARNING: [Synth 8-3331] design m00_couplers_imp_1CA5Z32 has unconnected port S_AXI_awaddr[32]
WARNING: [Synth 8-3331] design m00_couplers_imp_1CA5Z32 has unconnected port S_AXI_awaddr[31]
WARNING: [Synth 8-3331] design m00_couplers_imp_1CA5Z32 has unconnected port S_AXI_awaddr[30]
WARNING: [Synth 8-3331] design m00_couplers_imp_1CA5Z32 has unconnected port S_AXI_awaddr[29]
WARNING: [Synth 8-3331] design m00_couplers_imp_1CA5Z32 has unconnected port S_AXI_awaddr[28]
WARNING: [Synth 8-3331] design m00_couplers_imp_1CA5Z32 has unconnected port S_AXI_awaddr[27]
WARNING: [Synth 8-3331] design m00_couplers_imp_1CA5Z32 has unconnected port S_AXI_awaddr[26]
WARNING: [Synth 8-3331] design m00_couplers_imp_1CA5Z32 has unconnected port S_AXI_awaddr[25]
WARNING: [Synth 8-3331] design m00_couplers_imp_1CA5Z32 has unconnected port S_AXI_awaddr[24]
WARNING: [Synth 8-3331] design m00_couplers_imp_1CA5Z32 has unconnected port S_AXI_awaddr[23]
WARNING: [Synth 8-3331] design m00_couplers_imp_1CA5Z32 has unconnected port S_AXI_awaddr[22]
WARNING: [Synth 8-3331] design m00_couplers_imp_1CA5Z32 has unconnected port S_AXI_awaddr[21]
WARNING: [Synth 8-3331] design m00_couplers_imp_1CA5Z32 has unconnected port S_AXI_awaddr[20]
WARNING: [Synth 8-3331] design m00_couplers_imp_1CA5Z32 has unconnected port S_AXI_awaddr[19]
WARNING: [Synth 8-3331] design m00_couplers_imp_1CA5Z32 has unconnected port S_AXI_awaddr[18]
WARNING: [Synth 8-3331] design m00_couplers_imp_1CA5Z32 has unconnected port S_AXI_awaddr[17]
WARNING: [Synth 8-3331] design adc_hier_7_imp_ILZSBN has unconnected port S_AXI_araddr[39]
WARNING: [Synth 8-3331] design adc_hier_7_imp_ILZSBN has unconnected port S_AXI_araddr[38]
WARNING: [Synth 8-3331] design adc_hier_7_imp_ILZSBN has unconnected port S_AXI_araddr[37]
WARNING: [Synth 8-3331] design adc_hier_7_imp_ILZSBN has unconnected port S_AXI_araddr[36]
WARNING: [Synth 8-3331] design adc_hier_7_imp_ILZSBN has unconnected port S_AXI_araddr[35]
WARNING: [Synth 8-3331] design adc_hier_7_imp_ILZSBN has unconnected port S_AXI_araddr[34]
WARNING: [Synth 8-3331] design adc_hier_7_imp_ILZSBN has unconnected port S_AXI_araddr[33]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2662.547 ; gain = 219.406 ; free physical = 26907 ; free virtual = 111694
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2685.359 ; gain = 242.219 ; free physical = 26903 ; free virtual = 111701
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2685.359 ; gain = 242.219 ; free physical = 26903 ; free virtual = 111701
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2685.359 ; gain = 0.000 ; free physical = 26818 ; free virtual = 111713
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc] for cell 'design_1_i/usp_rf_data_converter_0'
Finished Parsing XDC File [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc] for cell 'design_1_i/usp_rf_data_converter_0'
Parsing XDC File [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0'
Finished Parsing XDC File [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0'
Parsing XDC File [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_rst_ps8_0_99M_0/design_1_rst_ps8_0_99M_0/design_1_rst_ps8_0_99M_0_in_context.xdc] for cell 'design_1_i/hier_rsts/rst_ps8_0_99M'
Finished Parsing XDC File [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_rst_ps8_0_99M_0/design_1_rst_ps8_0_99M_0/design_1_rst_ps8_0_99M_0_in_context.xdc] for cell 'design_1_i/hier_rsts/rst_ps8_0_99M'
Parsing XDC File [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_startup_0_0/design_1_startup_0_0/design_1_startup_0_0_in_context.xdc] for cell 'design_1_i/startup_0'
Finished Parsing XDC File [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_startup_0_0/design_1_startup_0_0/design_1_startup_0_0_in_context.xdc] for cell 'design_1_i/startup_0'
Parsing XDC File [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_vio_0_0/design_1_vio_0_0/design_1_vio_0_0_in_context.xdc] for cell 'design_1_i/vio_0'
Finished Parsing XDC File [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_vio_0_0/design_1_vio_0_0/design_1_vio_0_0_in_context.xdc] for cell 'design_1_i/vio_0'
Parsing XDC File [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/design_1_axi_bram_ctrl_0_0/design_1_axi_bram_ctrl_0_0_in_context.xdc] for cell 'design_1_i/adc_hier_0/axi_bram_ctrl_0'
Finished Parsing XDC File [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/design_1_axi_bram_ctrl_0_0/design_1_axi_bram_ctrl_0_0_in_context.xdc] for cell 'design_1_i/adc_hier_0/axi_bram_ctrl_0'
Parsing XDC File [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_0/design_1_blk_mem_gen_0_0/design_1_blk_mem_gen_0_0_in_context.xdc] for cell 'design_1_i/dac_hier/blk_mem_gen_0'
Finished Parsing XDC File [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_0/design_1_blk_mem_gen_0_0/design_1_blk_mem_gen_0_0_in_context.xdc] for cell 'design_1_i/dac_hier/blk_mem_gen_0'
Parsing XDC File [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_1_0/design_1_axi_bram_ctrl_1_0/design_1_axi_bram_ctrl_0_0_in_context.xdc] for cell 'design_1_i/dac_hier/axi_bram_ctrl_dac'
Finished Parsing XDC File [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_1_0/design_1_axi_bram_ctrl_1_0/design_1_axi_bram_ctrl_0_0_in_context.xdc] for cell 'design_1_i/dac_hier/axi_bram_ctrl_dac'
Parsing XDC File [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_1_0/design_1_proc_sys_reset_1_0/design_1_proc_sys_reset_1_0_in_context.xdc] for cell 'design_1_i/hier_rsts/reset_dac_clk'
Finished Parsing XDC File [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_1_0/design_1_proc_sys_reset_1_0/design_1_proc_sys_reset_1_0_in_context.xdc] for cell 'design_1_i/hier_rsts/reset_dac_clk'
Parsing XDC File [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0_in_context.xdc] for cell 'design_1_i/axi_gpio_dac'
Finished Parsing XDC File [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0_in_context.xdc] for cell 'design_1_i/axi_gpio_dac'
Parsing XDC File [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_ctrl_snapshot_128k_0_0/design_1_ctrl_snapshot_128k_0_0/design_1_ctrl_snapshot_128k_0_0_in_context.xdc] for cell 'design_1_i/adc_hier_0/ctrl_snapshot_128k_0'
Finished Parsing XDC File [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_ctrl_snapshot_128k_0_0/design_1_ctrl_snapshot_128k_0_0/design_1_ctrl_snapshot_128k_0_0_in_context.xdc] for cell 'design_1_i/adc_hier_0/ctrl_snapshot_128k_0'
Parsing XDC File [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_uram_play128k_0_0/design_1_uram_play128k_0_0/design_1_uram_play128k_0_0_in_context.xdc] for cell 'design_1_i/dac_hier/uram_play128k_0'
Finished Parsing XDC File [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_uram_play128k_0_0/design_1_uram_play128k_0_0/design_1_uram_play128k_0_0_in_context.xdc] for cell 'design_1_i/dac_hier/uram_play128k_0'
Parsing XDC File [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_1/design_1_blk_mem_gen_0_1/design_1_blk_mem_gen_0_0_in_context.xdc] for cell 'design_1_i/adc_hier_0/blk_mem_gen_1'
Finished Parsing XDC File [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_1/design_1_blk_mem_gen_0_1/design_1_blk_mem_gen_0_0_in_context.xdc] for cell 'design_1_i/adc_hier_0/blk_mem_gen_1'
Parsing XDC File [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_axis_register_slice_0_0/design_1_axis_register_slice_0_0/design_1_axis_register_slice_0_0_in_context.xdc] for cell 'design_1_i/dac_hier/axis_register_slice_0'
Finished Parsing XDC File [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_axis_register_slice_0_0/design_1_axis_register_slice_0_0/design_1_axis_register_slice_0_0_in_context.xdc] for cell 'design_1_i/dac_hier/axis_register_slice_0'
Parsing XDC File [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_axis_broadcaster_0_0/design_1_axis_broadcaster_0_0/design_1_axis_broadcaster_0_0_in_context.xdc] for cell 'design_1_i/axis_broadcaster_0'
Finished Parsing XDC File [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_axis_broadcaster_0_0/design_1_axis_broadcaster_0_0/design_1_axis_broadcaster_0_0_in_context.xdc] for cell 'design_1_i/axis_broadcaster_0'
Parsing XDC File [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_pl_sysref_0_0/design_1_pl_sysref_0_0/design_1_pl_sysref_0_0_in_context.xdc] for cell 'design_1_i/pl_sysref_0'
Finished Parsing XDC File [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_pl_sysref_0_0/design_1_pl_sysref_0_0/design_1_pl_sysref_0_0_in_context.xdc] for cell 'design_1_i/pl_sysref_0'
Parsing XDC File [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_axis_dwidth_converter_0_0/design_1_axis_dwidth_converter_0_0/design_1_axis_dwidth_converter_0_0_in_context.xdc] for cell 'design_1_i/dac_hier/axis_dwidth_converter_0'
Finished Parsing XDC File [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_axis_dwidth_converter_0_0/design_1_axis_dwidth_converter_0_0/design_1_axis_dwidth_converter_0_0_in_context.xdc] for cell 'design_1_i/dac_hier/axis_dwidth_converter_0'
Parsing XDC File [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_axis_dwidth_converter_1_0/design_1_axis_dwidth_converter_1_0/design_1_axis_dwidth_converter_1_0_in_context.xdc] for cell 'design_1_i/adc_hier_0/axis_dwidth_converter_1'
Finished Parsing XDC File [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_axis_dwidth_converter_1_0/design_1_axis_dwidth_converter_1_0/design_1_axis_dwidth_converter_1_0_in_context.xdc] for cell 'design_1_i/adc_hier_0/axis_dwidth_converter_1'
Parsing XDC File [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1_in_context.xdc] for cell 'design_1_i/axi_gpio_0'
Finished Parsing XDC File [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1_in_context.xdc] for cell 'design_1_i/axi_gpio_0'
Parsing XDC File [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_axis_clock_converter_0_0/design_1_axis_clock_converter_0_0/design_1_axis_clock_converter_0_0_in_context.xdc] for cell 'design_1_i/adc_hier_0/axis_clock_converter_0'
Finished Parsing XDC File [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_axis_clock_converter_0_0/design_1_axis_clock_converter_0_0/design_1_axis_clock_converter_0_0_in_context.xdc] for cell 'design_1_i/adc_hier_0/axis_clock_converter_0'
Parsing XDC File [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_1_1/design_1_blk_mem_gen_1_1/design_1_blk_mem_gen_0_0_in_context.xdc] for cell 'design_1_i/adc_hier_1/blk_mem_gen_1'
Finished Parsing XDC File [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_1_1/design_1_blk_mem_gen_1_1/design_1_blk_mem_gen_0_0_in_context.xdc] for cell 'design_1_i/adc_hier_1/blk_mem_gen_1'
Parsing XDC File [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_axis_dwidth_converter_1_1/design_1_axis_dwidth_converter_1_1/design_1_axis_dwidth_converter_1_0_in_context.xdc] for cell 'design_1_i/adc_hier_1/axis_dwidth_converter_1'
Finished Parsing XDC File [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_axis_dwidth_converter_1_1/design_1_axis_dwidth_converter_1_1/design_1_axis_dwidth_converter_1_0_in_context.xdc] for cell 'design_1_i/adc_hier_1/axis_dwidth_converter_1'
Parsing XDC File [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_2/design_1_axi_bram_ctrl_0_2/design_1_axi_bram_ctrl_0_0_in_context.xdc] for cell 'design_1_i/adc_hier_1/axi_bram_ctrl_0'
Finished Parsing XDC File [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_2/design_1_axi_bram_ctrl_0_2/design_1_axi_bram_ctrl_0_0_in_context.xdc] for cell 'design_1_i/adc_hier_1/axi_bram_ctrl_0'
Parsing XDC File [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_ctrl_snapshot_128k_0_2/design_1_ctrl_snapshot_128k_0_2/design_1_ctrl_snapshot_128k_0_2_in_context.xdc] for cell 'design_1_i/adc_hier_1/ctrl_snapshot_128k_0'
Finished Parsing XDC File [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_ctrl_snapshot_128k_0_2/design_1_ctrl_snapshot_128k_0_2/design_1_ctrl_snapshot_128k_0_2_in_context.xdc] for cell 'design_1_i/adc_hier_1/ctrl_snapshot_128k_0'
Parsing XDC File [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_axis_clock_converter_0_1/design_1_axis_clock_converter_0_1/design_1_axis_clock_converter_0_0_in_context.xdc] for cell 'design_1_i/adc_hier_1/axis_clock_converter_0'
Finished Parsing XDC File [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_axis_clock_converter_0_1/design_1_axis_clock_converter_0_1/design_1_axis_clock_converter_0_0_in_context.xdc] for cell 'design_1_i/adc_hier_1/axis_clock_converter_0'
Parsing XDC File [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_1_2/design_1_blk_mem_gen_1_2/design_1_blk_mem_gen_0_0_in_context.xdc] for cell 'design_1_i/adc_hier_2/blk_mem_gen_1'
Finished Parsing XDC File [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_1_2/design_1_blk_mem_gen_1_2/design_1_blk_mem_gen_0_0_in_context.xdc] for cell 'design_1_i/adc_hier_2/blk_mem_gen_1'
Parsing XDC File [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_axis_dwidth_converter_1_2/design_1_axis_dwidth_converter_1_2/design_1_axis_dwidth_converter_1_0_in_context.xdc] for cell 'design_1_i/adc_hier_2/axis_dwidth_converter_1'
Finished Parsing XDC File [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_axis_dwidth_converter_1_2/design_1_axis_dwidth_converter_1_2/design_1_axis_dwidth_converter_1_0_in_context.xdc] for cell 'design_1_i/adc_hier_2/axis_dwidth_converter_1'
Parsing XDC File [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_3/design_1_axi_bram_ctrl_0_3/design_1_axi_bram_ctrl_0_0_in_context.xdc] for cell 'design_1_i/adc_hier_2/axi_bram_ctrl_0'
Finished Parsing XDC File [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_3/design_1_axi_bram_ctrl_0_3/design_1_axi_bram_ctrl_0_0_in_context.xdc] for cell 'design_1_i/adc_hier_2/axi_bram_ctrl_0'
Parsing XDC File [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_ctrl_snapshot_128k_0_3/design_1_ctrl_snapshot_128k_0_3/design_1_ctrl_snapshot_128k_0_3_in_context.xdc] for cell 'design_1_i/adc_hier_2/ctrl_snapshot_128k_0'
Finished Parsing XDC File [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_ctrl_snapshot_128k_0_3/design_1_ctrl_snapshot_128k_0_3/design_1_ctrl_snapshot_128k_0_3_in_context.xdc] for cell 'design_1_i/adc_hier_2/ctrl_snapshot_128k_0'
Parsing XDC File [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_axis_clock_converter_0_2/design_1_axis_clock_converter_0_2/design_1_axis_clock_converter_0_0_in_context.xdc] for cell 'design_1_i/adc_hier_2/axis_clock_converter_0'
Finished Parsing XDC File [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_axis_clock_converter_0_2/design_1_axis_clock_converter_0_2/design_1_axis_clock_converter_0_0_in_context.xdc] for cell 'design_1_i/adc_hier_2/axis_clock_converter_0'
Parsing XDC File [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_1_3/design_1_blk_mem_gen_1_3/design_1_blk_mem_gen_0_0_in_context.xdc] for cell 'design_1_i/adc_hier_3/blk_mem_gen_1'
Finished Parsing XDC File [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_1_3/design_1_blk_mem_gen_1_3/design_1_blk_mem_gen_0_0_in_context.xdc] for cell 'design_1_i/adc_hier_3/blk_mem_gen_1'
Parsing XDC File [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_axis_dwidth_converter_1_3/design_1_axis_dwidth_converter_1_3/design_1_axis_dwidth_converter_1_0_in_context.xdc] for cell 'design_1_i/adc_hier_3/axis_dwidth_converter_1'
Finished Parsing XDC File [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_axis_dwidth_converter_1_3/design_1_axis_dwidth_converter_1_3/design_1_axis_dwidth_converter_1_0_in_context.xdc] for cell 'design_1_i/adc_hier_3/axis_dwidth_converter_1'
Parsing XDC File [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_4/design_1_axi_bram_ctrl_0_4/design_1_axi_bram_ctrl_0_0_in_context.xdc] for cell 'design_1_i/adc_hier_3/axi_bram_ctrl_0'
Finished Parsing XDC File [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_4/design_1_axi_bram_ctrl_0_4/design_1_axi_bram_ctrl_0_0_in_context.xdc] for cell 'design_1_i/adc_hier_3/axi_bram_ctrl_0'
Parsing XDC File [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_ctrl_snapshot_128k_0_4/design_1_ctrl_snapshot_128k_0_4/design_1_ctrl_snapshot_128k_0_4_in_context.xdc] for cell 'design_1_i/adc_hier_3/ctrl_snapshot_128k_0'
Finished Parsing XDC File [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_ctrl_snapshot_128k_0_4/design_1_ctrl_snapshot_128k_0_4/design_1_ctrl_snapshot_128k_0_4_in_context.xdc] for cell 'design_1_i/adc_hier_3/ctrl_snapshot_128k_0'
Parsing XDC File [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_axis_clock_converter_0_3/design_1_axis_clock_converter_0_3/design_1_axis_clock_converter_0_0_in_context.xdc] for cell 'design_1_i/adc_hier_3/axis_clock_converter_0'
Finished Parsing XDC File [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_axis_clock_converter_0_3/design_1_axis_clock_converter_0_3/design_1_axis_clock_converter_0_0_in_context.xdc] for cell 'design_1_i/adc_hier_3/axis_clock_converter_0'
Parsing XDC File [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_1_4/design_1_blk_mem_gen_1_4/design_1_blk_mem_gen_0_0_in_context.xdc] for cell 'design_1_i/adc_hier_4/blk_mem_gen_1'
Finished Parsing XDC File [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_1_4/design_1_blk_mem_gen_1_4/design_1_blk_mem_gen_0_0_in_context.xdc] for cell 'design_1_i/adc_hier_4/blk_mem_gen_1'
Parsing XDC File [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_axis_dwidth_converter_1_4/design_1_axis_dwidth_converter_1_4/design_1_axis_dwidth_converter_1_0_in_context.xdc] for cell 'design_1_i/adc_hier_4/axis_dwidth_converter_1'
Finished Parsing XDC File [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_axis_dwidth_converter_1_4/design_1_axis_dwidth_converter_1_4/design_1_axis_dwidth_converter_1_0_in_context.xdc] for cell 'design_1_i/adc_hier_4/axis_dwidth_converter_1'
Parsing XDC File [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_5/design_1_axi_bram_ctrl_0_5/design_1_axi_bram_ctrl_0_0_in_context.xdc] for cell 'design_1_i/adc_hier_4/axi_bram_ctrl_0'
Finished Parsing XDC File [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_5/design_1_axi_bram_ctrl_0_5/design_1_axi_bram_ctrl_0_0_in_context.xdc] for cell 'design_1_i/adc_hier_4/axi_bram_ctrl_0'
Parsing XDC File [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_ctrl_snapshot_128k_0_5/design_1_ctrl_snapshot_128k_0_5/design_1_ctrl_snapshot_128k_0_5_in_context.xdc] for cell 'design_1_i/adc_hier_4/ctrl_snapshot_128k_0'
Finished Parsing XDC File [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_ctrl_snapshot_128k_0_5/design_1_ctrl_snapshot_128k_0_5/design_1_ctrl_snapshot_128k_0_5_in_context.xdc] for cell 'design_1_i/adc_hier_4/ctrl_snapshot_128k_0'
Parsing XDC File [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_axis_clock_converter_0_4/design_1_axis_clock_converter_0_4/design_1_axis_clock_converter_0_0_in_context.xdc] for cell 'design_1_i/adc_hier_4/axis_clock_converter_0'
Finished Parsing XDC File [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_axis_clock_converter_0_4/design_1_axis_clock_converter_0_4/design_1_axis_clock_converter_0_0_in_context.xdc] for cell 'design_1_i/adc_hier_4/axis_clock_converter_0'
Parsing XDC File [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_1_5/design_1_blk_mem_gen_1_5/design_1_blk_mem_gen_0_0_in_context.xdc] for cell 'design_1_i/adc_hier_5/blk_mem_gen_1'
Finished Parsing XDC File [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_1_5/design_1_blk_mem_gen_1_5/design_1_blk_mem_gen_0_0_in_context.xdc] for cell 'design_1_i/adc_hier_5/blk_mem_gen_1'
Parsing XDC File [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_axis_dwidth_converter_1_5/design_1_axis_dwidth_converter_1_5/design_1_axis_dwidth_converter_1_0_in_context.xdc] for cell 'design_1_i/adc_hier_5/axis_dwidth_converter_1'
Finished Parsing XDC File [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_axis_dwidth_converter_1_5/design_1_axis_dwidth_converter_1_5/design_1_axis_dwidth_converter_1_0_in_context.xdc] for cell 'design_1_i/adc_hier_5/axis_dwidth_converter_1'
Parsing XDC File [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_6/design_1_axi_bram_ctrl_0_6/design_1_axi_bram_ctrl_0_0_in_context.xdc] for cell 'design_1_i/adc_hier_5/axi_bram_ctrl_0'
Finished Parsing XDC File [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_6/design_1_axi_bram_ctrl_0_6/design_1_axi_bram_ctrl_0_0_in_context.xdc] for cell 'design_1_i/adc_hier_5/axi_bram_ctrl_0'
Parsing XDC File [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_ctrl_snapshot_128k_0_6/design_1_ctrl_snapshot_128k_0_6/design_1_ctrl_snapshot_128k_0_6_in_context.xdc] for cell 'design_1_i/adc_hier_5/ctrl_snapshot_128k_0'
Finished Parsing XDC File [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_ctrl_snapshot_128k_0_6/design_1_ctrl_snapshot_128k_0_6/design_1_ctrl_snapshot_128k_0_6_in_context.xdc] for cell 'design_1_i/adc_hier_5/ctrl_snapshot_128k_0'
Parsing XDC File [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_axis_clock_converter_0_5/design_1_axis_clock_converter_0_5/design_1_axis_clock_converter_0_0_in_context.xdc] for cell 'design_1_i/adc_hier_5/axis_clock_converter_0'
Finished Parsing XDC File [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_axis_clock_converter_0_5/design_1_axis_clock_converter_0_5/design_1_axis_clock_converter_0_0_in_context.xdc] for cell 'design_1_i/adc_hier_5/axis_clock_converter_0'
Parsing XDC File [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_1_6/design_1_blk_mem_gen_1_6/design_1_blk_mem_gen_0_0_in_context.xdc] for cell 'design_1_i/adc_hier_6/blk_mem_gen_1'
Finished Parsing XDC File [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_1_6/design_1_blk_mem_gen_1_6/design_1_blk_mem_gen_0_0_in_context.xdc] for cell 'design_1_i/adc_hier_6/blk_mem_gen_1'
Parsing XDC File [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_axis_dwidth_converter_1_6/design_1_axis_dwidth_converter_1_6/design_1_axis_dwidth_converter_1_0_in_context.xdc] for cell 'design_1_i/adc_hier_6/axis_dwidth_converter_1'
Finished Parsing XDC File [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_axis_dwidth_converter_1_6/design_1_axis_dwidth_converter_1_6/design_1_axis_dwidth_converter_1_0_in_context.xdc] for cell 'design_1_i/adc_hier_6/axis_dwidth_converter_1'
Parsing XDC File [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_7/design_1_axi_bram_ctrl_0_7/design_1_axi_bram_ctrl_0_0_in_context.xdc] for cell 'design_1_i/adc_hier_6/axi_bram_ctrl_0'
Finished Parsing XDC File [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_7/design_1_axi_bram_ctrl_0_7/design_1_axi_bram_ctrl_0_0_in_context.xdc] for cell 'design_1_i/adc_hier_6/axi_bram_ctrl_0'
Parsing XDC File [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_ctrl_snapshot_128k_0_7/design_1_ctrl_snapshot_128k_0_7/design_1_ctrl_snapshot_128k_0_7_in_context.xdc] for cell 'design_1_i/adc_hier_6/ctrl_snapshot_128k_0'
Finished Parsing XDC File [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_ctrl_snapshot_128k_0_7/design_1_ctrl_snapshot_128k_0_7/design_1_ctrl_snapshot_128k_0_7_in_context.xdc] for cell 'design_1_i/adc_hier_6/ctrl_snapshot_128k_0'
Parsing XDC File [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_axis_clock_converter_0_6/design_1_axis_clock_converter_0_6/design_1_axis_clock_converter_0_0_in_context.xdc] for cell 'design_1_i/adc_hier_6/axis_clock_converter_0'
Finished Parsing XDC File [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_axis_clock_converter_0_6/design_1_axis_clock_converter_0_6/design_1_axis_clock_converter_0_0_in_context.xdc] for cell 'design_1_i/adc_hier_6/axis_clock_converter_0'
Parsing XDC File [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_1_7/design_1_blk_mem_gen_1_7/design_1_blk_mem_gen_0_0_in_context.xdc] for cell 'design_1_i/adc_hier_7/blk_mem_gen_1'
Finished Parsing XDC File [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_1_7/design_1_blk_mem_gen_1_7/design_1_blk_mem_gen_0_0_in_context.xdc] for cell 'design_1_i/adc_hier_7/blk_mem_gen_1'
Parsing XDC File [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_axis_dwidth_converter_1_7/design_1_axis_dwidth_converter_1_7/design_1_axis_dwidth_converter_1_0_in_context.xdc] for cell 'design_1_i/adc_hier_7/axis_dwidth_converter_1'
Finished Parsing XDC File [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_axis_dwidth_converter_1_7/design_1_axis_dwidth_converter_1_7/design_1_axis_dwidth_converter_1_0_in_context.xdc] for cell 'design_1_i/adc_hier_7/axis_dwidth_converter_1'
Parsing XDC File [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_8/design_1_axi_bram_ctrl_0_8/design_1_axi_bram_ctrl_0_0_in_context.xdc] for cell 'design_1_i/adc_hier_7/axi_bram_ctrl_0'
Finished Parsing XDC File [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_8/design_1_axi_bram_ctrl_0_8/design_1_axi_bram_ctrl_0_0_in_context.xdc] for cell 'design_1_i/adc_hier_7/axi_bram_ctrl_0'
Parsing XDC File [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_ctrl_snapshot_128k_0_8/design_1_ctrl_snapshot_128k_0_8/design_1_ctrl_snapshot_128k_0_8_in_context.xdc] for cell 'design_1_i/adc_hier_7/ctrl_snapshot_128k_0'
Finished Parsing XDC File [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_ctrl_snapshot_128k_0_8/design_1_ctrl_snapshot_128k_0_8/design_1_ctrl_snapshot_128k_0_8_in_context.xdc] for cell 'design_1_i/adc_hier_7/ctrl_snapshot_128k_0'
Parsing XDC File [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_axis_clock_converter_0_7/design_1_axis_clock_converter_0_7/design_1_axis_clock_converter_0_0_in_context.xdc] for cell 'design_1_i/adc_hier_7/axis_clock_converter_0'
Finished Parsing XDC File [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_axis_clock_converter_0_7/design_1_axis_clock_converter_0_7/design_1_axis_clock_converter_0_0_in_context.xdc] for cell 'design_1_i/adc_hier_7/axis_clock_converter_0'
Parsing XDC File [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_axis_clock_converter_0_8/design_1_axis_clock_converter_0_8/design_1_axis_clock_converter_0_8_in_context.xdc] for cell 'design_1_i/dac_hier/axis_clock_converter_0'
Finished Parsing XDC File [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_axis_clock_converter_0_8/design_1_axis_clock_converter_0_8/design_1_axis_clock_converter_0_8_in_context.xdc] for cell 'design_1_i/dac_hier/axis_clock_converter_0'
Parsing XDC File [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_system_ila_2_0/design_1_system_ila_2_0/design_1_system_ila_2_0_in_context.xdc] for cell 'design_1_i/system_ila_3'
Finished Parsing XDC File [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_system_ila_2_0/design_1_system_ila_2_0/design_1_system_ila_2_0_in_context.xdc] for cell 'design_1_i/system_ila_3'
Parsing XDC File [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_system_ila_1_2/design_1_system_ila_1_2/design_1_system_ila_1_2_in_context.xdc] for cell 'design_1_i/system_ila_4'
Finished Parsing XDC File [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_system_ila_1_2/design_1_system_ila_1_2/design_1_system_ila_1_2_in_context.xdc] for cell 'design_1_i/system_ila_4'
Parsing XDC File [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1_in_context.xdc] for cell 'design_1_i/clk_wiz_0'
Finished Parsing XDC File [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1_in_context.xdc] for cell 'design_1_i/clk_wiz_0'
Parsing XDC File [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/axi_interconnect_0/xbar'
Finished Parsing XDC File [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/axi_interconnect_0/xbar'
Parsing XDC File [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_s00_regslice_51/design_1_s00_regslice_51/design_1_s00_regslice_51_in_context.xdc] for cell 'design_1_i/axi_interconnect_0/s00_couplers/s00_regslice'
Finished Parsing XDC File [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_s00_regslice_51/design_1_s00_regslice_51/design_1_s00_regslice_51_in_context.xdc] for cell 'design_1_i/axi_interconnect_0/s00_couplers/s00_regslice'
Parsing XDC File [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0/design_1_auto_us_0_in_context.xdc] for cell 'design_1_i/axi_interconnect_0/s00_couplers/auto_us'
Finished Parsing XDC File [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0/design_1_auto_us_0_in_context.xdc] for cell 'design_1_i/axi_interconnect_0/s00_couplers/auto_us'
Parsing XDC File [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_auto_rs_w_1/design_1_auto_rs_w_1/design_1_auto_rs_w_1_in_context.xdc] for cell 'design_1_i/axi_interconnect_0/s00_couplers/auto_rs_w'
Finished Parsing XDC File [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_auto_rs_w_1/design_1_auto_rs_w_1/design_1_auto_rs_w_1_in_context.xdc] for cell 'design_1_i/axi_interconnect_0/s00_couplers/auto_rs_w'
Parsing XDC File [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_m00_regslice_0/design_1_m00_regslice_0/design_1_m00_regslice_0_in_context.xdc] for cell 'design_1_i/axi_interconnect_0/m00_couplers/m00_regslice'
Finished Parsing XDC File [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_m00_regslice_0/design_1_m00_regslice_0/design_1_m00_regslice_0_in_context.xdc] for cell 'design_1_i/axi_interconnect_0/m00_couplers/m00_regslice'
Parsing XDC File [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_m01_regslice_0/design_1_m01_regslice_0/design_1_m01_regslice_0_in_context.xdc] for cell 'design_1_i/axi_interconnect_0/m01_couplers/m01_regslice'
Finished Parsing XDC File [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_m01_regslice_0/design_1_m01_regslice_0/design_1_m01_regslice_0_in_context.xdc] for cell 'design_1_i/axi_interconnect_0/m01_couplers/m01_regslice'
Parsing XDC File [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0/design_1_auto_ds_0_in_context.xdc] for cell 'design_1_i/axi_interconnect_0/m01_couplers/auto_ds'
Finished Parsing XDC File [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0/design_1_auto_ds_0_in_context.xdc] for cell 'design_1_i/axi_interconnect_0/m01_couplers/auto_ds'
Parsing XDC File [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/axi_interconnect_0/m01_couplers/auto_pc'
Finished Parsing XDC File [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/axi_interconnect_0/m01_couplers/auto_pc'
Parsing XDC File [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_auto_rs_0/design_1_auto_rs_0/design_1_auto_rs_0_in_context.xdc] for cell 'design_1_i/axi_interconnect_0/m01_couplers/auto_rs'
Finished Parsing XDC File [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_auto_rs_0/design_1_auto_rs_0/design_1_auto_rs_0_in_context.xdc] for cell 'design_1_i/axi_interconnect_0/m01_couplers/auto_rs'
Parsing XDC File [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_auto_rs_w_0/design_1_auto_rs_w_0/design_1_auto_rs_w_1_in_context.xdc] for cell 'design_1_i/axi_interconnect_0/m01_couplers/auto_rs_w'
Finished Parsing XDC File [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_auto_rs_w_0/design_1_auto_rs_w_0/design_1_auto_rs_w_1_in_context.xdc] for cell 'design_1_i/axi_interconnect_0/m01_couplers/auto_rs_w'
Parsing XDC File [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1/design_1_auto_ds_0_in_context.xdc] for cell 'design_1_i/axi_interconnect_0/m02_couplers/auto_ds'
Finished Parsing XDC File [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1/design_1_auto_ds_0_in_context.xdc] for cell 'design_1_i/axi_interconnect_0/m02_couplers/auto_ds'
Parsing XDC File [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/axi_interconnect_0/m02_couplers/auto_pc'
Finished Parsing XDC File [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/axi_interconnect_0/m02_couplers/auto_pc'
Parsing XDC File [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_s00_regslice_52/design_1_s00_regslice_52/design_1_s00_regslice_52_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/s00_regslice'
Finished Parsing XDC File [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_s00_regslice_52/design_1_s00_regslice_52/design_1_s00_regslice_52_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/s00_regslice'
Parsing XDC File [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_2/design_1_auto_pc_2/design_1_auto_pc_2_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc'
Finished Parsing XDC File [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_2/design_1_auto_pc_2/design_1_auto_pc_2_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc'
Parsing XDC File [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/constrs_1/new/pin_contraints.xdc]
Finished Parsing XDC File [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/constrs_1/new/pin_contraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/constrs_1/new/pin_contraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2912.598 ; gain = 0.000 ; free physical = 26086 ; free virtual = 111571
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2912.598 ; gain = 0.000 ; free physical = 26086 ; free virtual = 111571
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'design_1_i/axi_gpio_0' at clock pin 's_axi_aclk' is different from the actual clock period '5.208', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'design_1_i/axi_gpio_dac' at clock pin 's_axi_aclk' is different from the actual clock period '5.208', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'design_1_i/adc_hier_0/axis_clock_converter_0' at clock pin 'm_axis_aclk' is different from the actual clock period '5.208', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'design_1_i/adc_hier_0/blk_mem_gen_1' at clock pin 'clka' is different from the actual clock period '5.208', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'design_1_i/adc_hier_1/axis_clock_converter_0' at clock pin 'm_axis_aclk' is different from the actual clock period '5.208', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'design_1_i/adc_hier_1/blk_mem_gen_1' at clock pin 'clka' is different from the actual clock period '5.208', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'design_1_i/adc_hier_2/axis_clock_converter_0' at clock pin 'm_axis_aclk' is different from the actual clock period '5.208', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'design_1_i/adc_hier_2/blk_mem_gen_1' at clock pin 'clka' is different from the actual clock period '5.208', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'design_1_i/adc_hier_3/axis_clock_converter_0' at clock pin 'm_axis_aclk' is different from the actual clock period '5.208', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'design_1_i/adc_hier_3/blk_mem_gen_1' at clock pin 'clka' is different from the actual clock period '5.208', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'design_1_i/adc_hier_4/axis_clock_converter_0' at clock pin 'm_axis_aclk' is different from the actual clock period '5.208', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'design_1_i/adc_hier_4/blk_mem_gen_1' at clock pin 'clka' is different from the actual clock period '5.208', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'design_1_i/adc_hier_5/axis_clock_converter_0' at clock pin 'm_axis_aclk' is different from the actual clock period '5.208', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'design_1_i/adc_hier_5/blk_mem_gen_1' at clock pin 'clka' is different from the actual clock period '5.208', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'design_1_i/adc_hier_6/axis_clock_converter_0' at clock pin 'm_axis_aclk' is different from the actual clock period '5.208', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'design_1_i/adc_hier_6/blk_mem_gen_1' at clock pin 'clka' is different from the actual clock period '5.208', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'design_1_i/adc_hier_7/axis_clock_converter_0' at clock pin 'm_axis_aclk' is different from the actual clock period '5.208', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'design_1_i/adc_hier_7/blk_mem_gen_1' at clock pin 'clka' is different from the actual clock period '5.208', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'design_1_i/dac_hier/axis_clock_converter_0' at clock pin 'm_axis_aclk' is different from the actual clock period '2.604', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'design_1_i/dac_hier/blk_mem_gen_0' at clock pin 'clka' is different from the actual clock period '5.208', this can lead to different synthesis results.
load diablo GTM unisim library
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2934.410 ; gain = 491.270 ; free physical = 26061 ; free virtual = 111696
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu28dr-ffvg1517-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2934.410 ; gain = 491.270 ; free physical = 26061 ; free virtual = 111696
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for adc0_clk_0_clk_n. (constraint file  /home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for adc0_clk_0_clk_n. (constraint file  /home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for adc0_clk_0_clk_p. (constraint file  /home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for adc0_clk_0_clk_p. (constraint file  /home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for adc1_clk_0_clk_n. (constraint file  /home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for adc1_clk_0_clk_n. (constraint file  /home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for adc1_clk_0_clk_p. (constraint file  /home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for adc1_clk_0_clk_p. (constraint file  /home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for adc2_clk_0_clk_n. (constraint file  /home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for adc2_clk_0_clk_n. (constraint file  /home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 16).
Applied set_property IO_BUFFER_TYPE = NONE for adc2_clk_0_clk_p. (constraint file  /home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 17).
Applied set_property CLOCK_BUFFER_TYPE = NONE for adc2_clk_0_clk_p. (constraint file  /home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 18).
Applied set_property IO_BUFFER_TYPE = NONE for adc3_clk_0_clk_n. (constraint file  /home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 19).
Applied set_property CLOCK_BUFFER_TYPE = NONE for adc3_clk_0_clk_n. (constraint file  /home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 20).
Applied set_property IO_BUFFER_TYPE = NONE for adc3_clk_0_clk_p. (constraint file  /home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 21).
Applied set_property CLOCK_BUFFER_TYPE = NONE for adc3_clk_0_clk_p. (constraint file  /home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 22).
Applied set_property IO_BUFFER_TYPE = NONE for dac0_clk_0_clk_n. (constraint file  /home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 23).
Applied set_property CLOCK_BUFFER_TYPE = NONE for dac0_clk_0_clk_n. (constraint file  /home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 24).
Applied set_property IO_BUFFER_TYPE = NONE for dac0_clk_0_clk_p. (constraint file  /home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 25).
Applied set_property CLOCK_BUFFER_TYPE = NONE for dac0_clk_0_clk_p. (constraint file  /home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 26).
Applied set_property IO_BUFFER_TYPE = NONE for dac1_clk_0_clk_n. (constraint file  /home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 27).
Applied set_property CLOCK_BUFFER_TYPE = NONE for dac1_clk_0_clk_n. (constraint file  /home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 28).
Applied set_property IO_BUFFER_TYPE = NONE for dac1_clk_0_clk_p. (constraint file  /home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 29).
Applied set_property CLOCK_BUFFER_TYPE = NONE for dac1_clk_0_clk_p. (constraint file  /home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 30).
Applied set_property IO_BUFFER_TYPE = NONE for sysref_in_0_diff_n. (constraint file  /home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 31).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sysref_in_0_diff_n. (constraint file  /home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 32).
Applied set_property IO_BUFFER_TYPE = NONE for sysref_in_0_diff_p. (constraint file  /home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 33).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sysref_in_0_diff_p. (constraint file  /home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 34).
Applied set_property IO_BUFFER_TYPE = NONE for vin0_01_0_v_n. (constraint file  /home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 35).
Applied set_property CLOCK_BUFFER_TYPE = NONE for vin0_01_0_v_n. (constraint file  /home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 36).
Applied set_property IO_BUFFER_TYPE = NONE for vin0_01_0_v_p. (constraint file  /home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 37).
Applied set_property CLOCK_BUFFER_TYPE = NONE for vin0_01_0_v_p. (constraint file  /home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 38).
Applied set_property IO_BUFFER_TYPE = NONE for vin0_23_0_v_n. (constraint file  /home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 39).
Applied set_property CLOCK_BUFFER_TYPE = NONE for vin0_23_0_v_n. (constraint file  /home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 40).
Applied set_property IO_BUFFER_TYPE = NONE for vin0_23_0_v_p. (constraint file  /home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 41).
Applied set_property CLOCK_BUFFER_TYPE = NONE for vin0_23_0_v_p. (constraint file  /home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 42).
Applied set_property IO_BUFFER_TYPE = NONE for vin1_01_0_v_n. (constraint file  /home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 43).
Applied set_property CLOCK_BUFFER_TYPE = NONE for vin1_01_0_v_n. (constraint file  /home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 44).
Applied set_property IO_BUFFER_TYPE = NONE for vin1_01_0_v_p. (constraint file  /home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 45).
Applied set_property CLOCK_BUFFER_TYPE = NONE for vin1_01_0_v_p. (constraint file  /home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 46).
Applied set_property IO_BUFFER_TYPE = NONE for vin1_23_0_v_n. (constraint file  /home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 47).
Applied set_property CLOCK_BUFFER_TYPE = NONE for vin1_23_0_v_n. (constraint file  /home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 48).
Applied set_property IO_BUFFER_TYPE = NONE for vin1_23_0_v_p. (constraint file  /home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 49).
Applied set_property CLOCK_BUFFER_TYPE = NONE for vin1_23_0_v_p. (constraint file  /home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 50).
Applied set_property IO_BUFFER_TYPE = NONE for vin2_01_0_v_n. (constraint file  /home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 51).
Applied set_property CLOCK_BUFFER_TYPE = NONE for vin2_01_0_v_n. (constraint file  /home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 52).
Applied set_property IO_BUFFER_TYPE = NONE for vin2_01_0_v_p. (constraint file  /home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 53).
Applied set_property CLOCK_BUFFER_TYPE = NONE for vin2_01_0_v_p. (constraint file  /home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 54).
Applied set_property IO_BUFFER_TYPE = NONE for vin2_23_0_v_n. (constraint file  /home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 55).
Applied set_property CLOCK_BUFFER_TYPE = NONE for vin2_23_0_v_n. (constraint file  /home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 56).
Applied set_property IO_BUFFER_TYPE = NONE for vin2_23_0_v_p. (constraint file  /home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 57).
Applied set_property CLOCK_BUFFER_TYPE = NONE for vin2_23_0_v_p. (constraint file  /home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 58).
Applied set_property IO_BUFFER_TYPE = NONE for vin3_01_0_v_n. (constraint file  /home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 59).
Applied set_property CLOCK_BUFFER_TYPE = NONE for vin3_01_0_v_n. (constraint file  /home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 60).
Applied set_property IO_BUFFER_TYPE = NONE for vin3_01_0_v_p. (constraint file  /home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 61).
Applied set_property CLOCK_BUFFER_TYPE = NONE for vin3_01_0_v_p. (constraint file  /home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 62).
Applied set_property IO_BUFFER_TYPE = NONE for vin3_23_0_v_n. (constraint file  /home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 63).
Applied set_property CLOCK_BUFFER_TYPE = NONE for vin3_23_0_v_n. (constraint file  /home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 64).
Applied set_property IO_BUFFER_TYPE = NONE for vin3_23_0_v_p. (constraint file  /home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 65).
Applied set_property CLOCK_BUFFER_TYPE = NONE for vin3_23_0_v_p. (constraint file  /home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 66).
Applied set_property IO_BUFFER_TYPE = NONE for vout00_0_v_n. (constraint file  /home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 67).
Applied set_property CLOCK_BUFFER_TYPE = NONE for vout00_0_v_n. (constraint file  /home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 68).
Applied set_property IO_BUFFER_TYPE = NONE for vout00_0_v_p. (constraint file  /home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 69).
Applied set_property CLOCK_BUFFER_TYPE = NONE for vout00_0_v_p. (constraint file  /home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 70).
Applied set_property IO_BUFFER_TYPE = NONE for vout01_0_v_n. (constraint file  /home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 71).
Applied set_property CLOCK_BUFFER_TYPE = NONE for vout01_0_v_n. (constraint file  /home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 72).
Applied set_property IO_BUFFER_TYPE = NONE for vout01_0_v_p. (constraint file  /home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 73).
Applied set_property CLOCK_BUFFER_TYPE = NONE for vout01_0_v_p. (constraint file  /home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 74).
Applied set_property IO_BUFFER_TYPE = NONE for vout02_0_v_n. (constraint file  /home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 75).
Applied set_property CLOCK_BUFFER_TYPE = NONE for vout02_0_v_n. (constraint file  /home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 76).
Applied set_property IO_BUFFER_TYPE = NONE for vout02_0_v_p. (constraint file  /home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 77).
Applied set_property CLOCK_BUFFER_TYPE = NONE for vout02_0_v_p. (constraint file  /home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 78).
Applied set_property IO_BUFFER_TYPE = NONE for vout03_0_v_n. (constraint file  /home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 79).
Applied set_property CLOCK_BUFFER_TYPE = NONE for vout03_0_v_n. (constraint file  /home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 80).
Applied set_property IO_BUFFER_TYPE = NONE for vout03_0_v_p. (constraint file  /home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 81).
Applied set_property CLOCK_BUFFER_TYPE = NONE for vout03_0_v_p. (constraint file  /home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 82).
Applied set_property IO_BUFFER_TYPE = NONE for vout10_0_v_n. (constraint file  /home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 83).
Applied set_property CLOCK_BUFFER_TYPE = NONE for vout10_0_v_n. (constraint file  /home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 84).
Applied set_property IO_BUFFER_TYPE = NONE for vout10_0_v_p. (constraint file  /home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 85).
Applied set_property CLOCK_BUFFER_TYPE = NONE for vout10_0_v_p. (constraint file  /home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 86).
Applied set_property IO_BUFFER_TYPE = NONE for vout11_0_v_n. (constraint file  /home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 87).
Applied set_property CLOCK_BUFFER_TYPE = NONE for vout11_0_v_n. (constraint file  /home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 88).
Applied set_property IO_BUFFER_TYPE = NONE for vout11_0_v_p. (constraint file  /home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 89).
Applied set_property CLOCK_BUFFER_TYPE = NONE for vout11_0_v_p. (constraint file  /home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 90).
Applied set_property IO_BUFFER_TYPE = NONE for vout12_0_v_n. (constraint file  /home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 91).
Applied set_property CLOCK_BUFFER_TYPE = NONE for vout12_0_v_n. (constraint file  /home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 92).
Applied set_property IO_BUFFER_TYPE = NONE for vout12_0_v_p. (constraint file  /home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 93).
Applied set_property CLOCK_BUFFER_TYPE = NONE for vout12_0_v_p. (constraint file  /home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 94).
Applied set_property IO_BUFFER_TYPE = NONE for vout13_0_v_n. (constraint file  /home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 95).
Applied set_property CLOCK_BUFFER_TYPE = NONE for vout13_0_v_n. (constraint file  /home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 96).
Applied set_property IO_BUFFER_TYPE = NONE for vout13_0_v_p. (constraint file  /home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 97).
Applied set_property CLOCK_BUFFER_TYPE = NONE for vout13_0_v_p. (constraint file  /home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 98).
Applied set_property IO_BUFFER_TYPE = NONE for pl_sysref_0_clk_n. (constraint file  /home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_pl_sysref_0_0/design_1_pl_sysref_0_0/design_1_pl_sysref_0_0_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pl_sysref_0_clk_n. (constraint file  /home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_pl_sysref_0_0/design_1_pl_sysref_0_0/design_1_pl_sysref_0_0_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for pl_sysref_0_clk_p. (constraint file  /home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_pl_sysref_0_0/design_1_pl_sysref_0_0/design_1_pl_sysref_0_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pl_sysref_0_clk_p. (constraint file  /home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_pl_sysref_0_0/design_1_pl_sysref_0_0/design_1_pl_sysref_0_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for CLK_IN_D_0_clk_n. (constraint file  /home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for CLK_IN_D_0_clk_n. (constraint file  /home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for CLK_IN_D_0_clk_p. (constraint file  /home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for CLK_IN_D_0_clk_p. (constraint file  /home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1_in_context.xdc, line 7).
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/usp_rf_data_converter_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/zynq_ultra_ps_e_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ps8_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/hier_rsts/rst_ps8_0_99M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/startup_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/vio_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/adc_hier_0/axi_bram_ctrl_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/dac_hier/blk_mem_gen_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/dac_hier/axi_bram_ctrl_dac. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/hier_rsts/reset_dac_clk. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_gpio_dac. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/adc_hier_0/ctrl_snapshot_128k_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/dac_hier/uram_play128k_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/adc_hier_0/blk_mem_gen_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/dac_hier/axis_register_slice_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axis_broadcaster_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/pl_sysref_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlslice_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/dac_hier/axis_dwidth_converter_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_interconnect_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/adc_hier_0/axis_dwidth_converter_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_gpio_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/adc_hier_0/axis_clock_converter_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/adc_hier_1/blk_mem_gen_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/adc_hier_1/axis_dwidth_converter_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/adc_hier_1/axi_bram_ctrl_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/adc_hier_1/ctrl_snapshot_128k_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/adc_hier_1/axis_clock_converter_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/adc_hier_2/blk_mem_gen_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/adc_hier_2/axis_dwidth_converter_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/adc_hier_2/axi_bram_ctrl_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/adc_hier_2/ctrl_snapshot_128k_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/adc_hier_2/axis_clock_converter_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/adc_hier_3/blk_mem_gen_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/adc_hier_3/axis_dwidth_converter_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/adc_hier_3/axi_bram_ctrl_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/adc_hier_3/ctrl_snapshot_128k_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/adc_hier_3/axis_clock_converter_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/adc_hier_4/blk_mem_gen_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/adc_hier_4/axis_dwidth_converter_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/adc_hier_4/axi_bram_ctrl_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/adc_hier_4/ctrl_snapshot_128k_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/adc_hier_4/axis_clock_converter_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/adc_hier_5/blk_mem_gen_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/adc_hier_5/axis_dwidth_converter_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/adc_hier_5/axi_bram_ctrl_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/adc_hier_5/ctrl_snapshot_128k_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/adc_hier_5/axis_clock_converter_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/adc_hier_6/blk_mem_gen_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/adc_hier_6/axis_dwidth_converter_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/adc_hier_6/axi_bram_ctrl_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/adc_hier_6/ctrl_snapshot_128k_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/adc_hier_6/axis_clock_converter_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/adc_hier_7/blk_mem_gen_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/adc_hier_7/axis_dwidth_converter_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/adc_hier_7/axi_bram_ctrl_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/adc_hier_7/ctrl_snapshot_128k_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/adc_hier_7/axis_clock_converter_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/dac_hier/axis_clock_converter_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/system_ila_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/system_ila_4. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/clk_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_interconnect_0/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_interconnect_0/s00_couplers/s00_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_interconnect_0/s00_couplers/auto_us. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_interconnect_0/s00_couplers/auto_rs_w. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_interconnect_0/m00_couplers/m00_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_interconnect_0/m01_couplers/m01_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_interconnect_0/m01_couplers/auto_ds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_interconnect_0/m01_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_interconnect_0/m01_couplers/auto_rs. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_interconnect_0/m01_couplers/auto_rs_w. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_interconnect_0/m02_couplers/auto_ds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_interconnect_0/m02_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ps8_0_axi_periph/s00_couplers/s00_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2934.410 ; gain = 491.270 ; free physical = 26052 ; free virtual = 111709
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2934.410 ; gain = 491.270 ; free physical = 26019 ; free virtual = 111680
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 4272 (col length:192)
BRAMs: 2160 (col length: RAMB18 192 RAMB36 96)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 2934.410 ; gain = 491.270 ; free physical = 25974 ; free virtual = 111677
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:40 . Memory (MB): peak = 3142.793 ; gain = 699.652 ; free physical = 23710 ; free virtual = 111180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:40 . Memory (MB): peak = 3146.793 ; gain = 703.652 ; free physical = 23704 ; free virtual = 111176
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:40 . Memory (MB): peak = 3163.355 ; gain = 720.215 ; free physical = 23661 ; free virtual = 111163
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:41 . Memory (MB): peak = 3175.230 ; gain = 732.090 ; free physical = 23614 ; free virtual = 111139
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:41 . Memory (MB): peak = 3175.230 ; gain = 732.090 ; free physical = 23614 ; free virtual = 111139
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:41 . Memory (MB): peak = 3175.230 ; gain = 732.090 ; free physical = 23614 ; free virtual = 111139
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:41 . Memory (MB): peak = 3175.230 ; gain = 732.090 ; free physical = 23614 ; free virtual = 111139
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:41 . Memory (MB): peak = 3175.230 ; gain = 732.090 ; free physical = 23613 ; free virtual = 111141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:00:41 . Memory (MB): peak = 3175.230 ; gain = 732.090 ; free physical = 23613 ; free virtual = 111141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------------------------+----------+
|      |BlackBox name                      |Instances |
+------+-----------------------------------+----------+
|1     |design_1_axi_bram_ctrl_0_0         |         1|
|2     |design_1_axis_clock_converter_0_0  |         1|
|3     |design_1_axis_dwidth_converter_1_0 |         1|
|4     |design_1_blk_mem_gen_0_1           |         1|
|5     |design_1_ctrl_snapshot_128k_0_0    |         1|
|6     |design_1_axi_bram_ctrl_0_2         |         1|
|7     |design_1_axis_clock_converter_0_1  |         1|
|8     |design_1_axis_dwidth_converter_1_1 |         1|
|9     |design_1_blk_mem_gen_1_1           |         1|
|10    |design_1_ctrl_snapshot_128k_0_2    |         1|
|11    |design_1_axi_bram_ctrl_0_3         |         1|
|12    |design_1_axis_clock_converter_0_2  |         1|
|13    |design_1_axis_dwidth_converter_1_2 |         1|
|14    |design_1_blk_mem_gen_1_2           |         1|
|15    |design_1_ctrl_snapshot_128k_0_3    |         1|
|16    |design_1_axi_bram_ctrl_0_4         |         1|
|17    |design_1_axis_clock_converter_0_3  |         1|
|18    |design_1_axis_dwidth_converter_1_3 |         1|
|19    |design_1_blk_mem_gen_1_3           |         1|
|20    |design_1_ctrl_snapshot_128k_0_4    |         1|
|21    |design_1_axi_bram_ctrl_0_5         |         1|
|22    |design_1_axis_clock_converter_0_4  |         1|
|23    |design_1_axis_dwidth_converter_1_4 |         1|
|24    |design_1_blk_mem_gen_1_4           |         1|
|25    |design_1_ctrl_snapshot_128k_0_5    |         1|
|26    |design_1_axi_bram_ctrl_0_6         |         1|
|27    |design_1_axis_clock_converter_0_5  |         1|
|28    |design_1_axis_dwidth_converter_1_5 |         1|
|29    |design_1_blk_mem_gen_1_5           |         1|
|30    |design_1_ctrl_snapshot_128k_0_6    |         1|
|31    |design_1_axi_bram_ctrl_0_7         |         1|
|32    |design_1_axis_clock_converter_0_6  |         1|
|33    |design_1_axis_dwidth_converter_1_6 |         1|
|34    |design_1_blk_mem_gen_1_6           |         1|
|35    |design_1_ctrl_snapshot_128k_0_7    |         1|
|36    |design_1_axi_bram_ctrl_0_8         |         1|
|37    |design_1_axis_clock_converter_0_7  |         1|
|38    |design_1_axis_dwidth_converter_1_7 |         1|
|39    |design_1_blk_mem_gen_1_7           |         1|
|40    |design_1_ctrl_snapshot_128k_0_8    |         1|
|41    |design_1_xbar_0                    |         1|
|42    |design_1_m00_regslice_0            |         1|
|43    |design_1_auto_ds_0                 |         1|
|44    |design_1_auto_pc_0                 |         1|
|45    |design_1_auto_rs_0                 |         1|
|46    |design_1_auto_rs_w_0               |         1|
|47    |design_1_m01_regslice_0            |         1|
|48    |design_1_auto_ds_1                 |         1|
|49    |design_1_auto_pc_1                 |         1|
|50    |design_1_auto_rs_w_1               |         1|
|51    |design_1_auto_us_0                 |         1|
|52    |design_1_s00_regslice_51           |         1|
|53    |design_1_axi_bram_ctrl_1_0         |         1|
|54    |design_1_axis_clock_converter_0_8  |         1|
|55    |design_1_axis_dwidth_converter_0_0 |         1|
|56    |design_1_axis_register_slice_0_0   |         1|
|57    |design_1_blk_mem_gen_0_0           |         1|
|58    |design_1_uram_play128k_0_0         |         1|
|59    |design_1_proc_sys_reset_1_0        |         1|
|60    |design_1_rst_ps8_0_99M_0           |         1|
|61    |design_1_auto_pc_2                 |         1|
|62    |design_1_s00_regslice_52           |         1|
|63    |design_1_axi_gpio_0_1              |         1|
|64    |design_1_axi_gpio_1_0              |         1|
|65    |design_1_axis_broadcaster_0_0      |         1|
|66    |design_1_clk_wiz_0_1               |         1|
|67    |design_1_pl_sysref_0_0             |         1|
|68    |design_1_startup_0_0               |         1|
|69    |design_1_system_ila_2_0            |         1|
|70    |design_1_system_ila_1_2            |         1|
|71    |design_1_usp_rf_data_converter_0_0 |         1|
|72    |design_1_vio_0_0                   |         1|
|73    |design_1_zynq_ultra_ps_e_0_0       |         1|
+------+-----------------------------------+----------+

Report Cell Usage: 
+------+-----------------------------------+------+
|      |Cell                               |Count |
+------+-----------------------------------+------+
|1     |design_1_auto_ds_0                 |     1|
|2     |design_1_auto_ds_1                 |     1|
|3     |design_1_auto_pc_0                 |     1|
|4     |design_1_auto_pc_1                 |     1|
|5     |design_1_auto_pc_2                 |     1|
|6     |design_1_auto_rs_0                 |     1|
|7     |design_1_auto_rs_w_0               |     1|
|8     |design_1_auto_rs_w_1               |     1|
|9     |design_1_auto_us_0                 |     1|
|10    |design_1_axi_bram_ctrl_0_0         |     1|
|11    |design_1_axi_bram_ctrl_0_2         |     1|
|12    |design_1_axi_bram_ctrl_0_3         |     1|
|13    |design_1_axi_bram_ctrl_0_4         |     1|
|14    |design_1_axi_bram_ctrl_0_5         |     1|
|15    |design_1_axi_bram_ctrl_0_6         |     1|
|16    |design_1_axi_bram_ctrl_0_7         |     1|
|17    |design_1_axi_bram_ctrl_0_8         |     1|
|18    |design_1_axi_bram_ctrl_1_0         |     1|
|19    |design_1_axi_gpio_0_1              |     1|
|20    |design_1_axi_gpio_1_0              |     1|
|21    |design_1_axis_broadcaster_0_0      |     1|
|22    |design_1_axis_clock_converter_0_0  |     1|
|23    |design_1_axis_clock_converter_0_1  |     1|
|24    |design_1_axis_clock_converter_0_2  |     1|
|25    |design_1_axis_clock_converter_0_3  |     1|
|26    |design_1_axis_clock_converter_0_4  |     1|
|27    |design_1_axis_clock_converter_0_5  |     1|
|28    |design_1_axis_clock_converter_0_6  |     1|
|29    |design_1_axis_clock_converter_0_7  |     1|
|30    |design_1_axis_clock_converter_0_8  |     1|
|31    |design_1_axis_dwidth_converter_0_0 |     1|
|32    |design_1_axis_dwidth_converter_1_0 |     1|
|33    |design_1_axis_dwidth_converter_1_1 |     1|
|34    |design_1_axis_dwidth_converter_1_2 |     1|
|35    |design_1_axis_dwidth_converter_1_3 |     1|
|36    |design_1_axis_dwidth_converter_1_4 |     1|
|37    |design_1_axis_dwidth_converter_1_5 |     1|
|38    |design_1_axis_dwidth_converter_1_6 |     1|
|39    |design_1_axis_dwidth_converter_1_7 |     1|
|40    |design_1_axis_register_slice_0_0   |     1|
|41    |design_1_blk_mem_gen_0_0           |     1|
|42    |design_1_blk_mem_gen_0_1           |     1|
|43    |design_1_blk_mem_gen_1_1           |     1|
|44    |design_1_blk_mem_gen_1_2           |     1|
|45    |design_1_blk_mem_gen_1_3           |     1|
|46    |design_1_blk_mem_gen_1_4           |     1|
|47    |design_1_blk_mem_gen_1_5           |     1|
|48    |design_1_blk_mem_gen_1_6           |     1|
|49    |design_1_blk_mem_gen_1_7           |     1|
|50    |design_1_clk_wiz_0_1               |     1|
|51    |design_1_ctrl_snapshot_128k_0_0    |     1|
|52    |design_1_ctrl_snapshot_128k_0_2    |     1|
|53    |design_1_ctrl_snapshot_128k_0_3    |     1|
|54    |design_1_ctrl_snapshot_128k_0_4    |     1|
|55    |design_1_ctrl_snapshot_128k_0_5    |     1|
|56    |design_1_ctrl_snapshot_128k_0_6    |     1|
|57    |design_1_ctrl_snapshot_128k_0_7    |     1|
|58    |design_1_ctrl_snapshot_128k_0_8    |     1|
|59    |design_1_m00_regslice_0            |     1|
|60    |design_1_m01_regslice_0            |     1|
|61    |design_1_pl_sysref_0_0             |     1|
|62    |design_1_proc_sys_reset_1_0        |     1|
|63    |design_1_rst_ps8_0_99M_0           |     1|
|64    |design_1_s00_regslice_51           |     1|
|65    |design_1_s00_regslice_52           |     1|
|66    |design_1_startup_0_0               |     1|
|67    |design_1_system_ila_1_2            |     1|
|68    |design_1_system_ila_2_0            |     1|
|69    |design_1_uram_play128k_0_0         |     1|
|70    |design_1_usp_rf_data_converter_0_0 |     1|
|71    |design_1_vio_0_0                   |     1|
|72    |design_1_xbar_0                    |     1|
|73    |design_1_zynq_ultra_ps_e_0_0       |     1|
+------+-----------------------------------+------+

Report Instance Areas: 
+------+-----------------------+------------------------------+------+
|      |Instance               |Module                        |Cells |
+------+-----------------------+------------------------------+------+
|1     |top                    |                              | 32732|
|2     |  design_1_i           |design_1                      | 32732|
|3     |    adc_hier_0         |adc_hier_0_imp_AY0SMI         |  2187|
|4     |    adc_hier_1         |adc_hier_1_imp_DBTL0P         |  2187|
|5     |    adc_hier_2         |adc_hier_2_imp_2N2E0C         |  2187|
|6     |    adc_hier_3         |adc_hier_3_imp_8LMKHB         |  2187|
|7     |    adc_hier_4         |adc_hier_4_imp_Y0SGRQ         |  2187|
|8     |    adc_hier_5         |adc_hier_5_imp_UHPL0L         |  2187|
|9     |    adc_hier_6         |adc_hier_6_imp_NF4674         |  2187|
|10    |    adc_hier_7         |adc_hier_7_imp_ILZSBN         |  2187|
|11    |    axi_interconnect_0 |design_1_axi_interconnect_0_0 |  9748|
|12    |      m00_couplers     |m00_couplers_imp_1CA5Z32      |   652|
|13    |      m01_couplers     |m01_couplers_imp_I4GRPB       |  1641|
|14    |      m02_couplers     |m02_couplers_imp_1BOGR4T      |   615|
|15    |      s00_couplers     |s00_couplers_imp_O7FAN0       |  1822|
|16    |    dac_hier           |dac_hier_imp_73Y8GY           |  2186|
|17    |    hier_rsts          |hier_rsts_imp_U2ZZF6          |    10|
|18    |    ps8_0_axi_periph   |design_1_ps8_0_axi_periph_0   |   475|
|19    |      s00_couplers     |s00_couplers_imp_1A7ZMW4      |   475|
|20    |    xlslice_0          |design_1_xlslice_0_0          |     0|
+------+-----------------------+------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:41 . Memory (MB): peak = 3175.230 ; gain = 732.090 ; free physical = 23613 ; free virtual = 111141
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 395 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:34 . Memory (MB): peak = 3175.230 ; gain = 483.039 ; free physical = 23613 ; free virtual = 111141
Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:00:41 . Memory (MB): peak = 3175.238 ; gain = 732.090 ; free physical = 23613 ; free virtual = 111141
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3175.238 ; gain = 0.000 ; free physical = 23652 ; free virtual = 111181
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3242.855 ; gain = 0.000 ; free physical = 23535 ; free virtual = 111114
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
236 Infos, 157 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:38 ; elapsed = 00:01:03 . Memory (MB): peak = 3256.793 ; gain = 1017.684 ; free physical = 23500 ; free virtual = 111091
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3256.793 ; gain = 0.000 ; free physical = 23500 ; free virtual = 111092
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Sep 21 13:15:50 2025...
