
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//uuidparse_clang_-O1:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004019b0 <.init>:
  4019b0:	stp	x29, x30, [sp, #-16]!
  4019b4:	mov	x29, sp
  4019b8:	bl	401ef0 <ferror@plt+0x60>
  4019bc:	ldp	x29, x30, [sp], #16
  4019c0:	ret

Disassembly of section .plt:

00000000004019d0 <memcpy@plt-0x20>:
  4019d0:	stp	x16, x30, [sp, #-16]!
  4019d4:	adrp	x16, 416000 <ferror@plt+0x14170>
  4019d8:	ldr	x17, [x16, #4088]
  4019dc:	add	x16, x16, #0xff8
  4019e0:	br	x17
  4019e4:	nop
  4019e8:	nop
  4019ec:	nop

00000000004019f0 <memcpy@plt>:
  4019f0:	adrp	x16, 417000 <ferror@plt+0x15170>
  4019f4:	ldr	x17, [x16]
  4019f8:	add	x16, x16, #0x0
  4019fc:	br	x17

0000000000401a00 <_exit@plt>:
  401a00:	adrp	x16, 417000 <ferror@plt+0x15170>
  401a04:	ldr	x17, [x16, #8]
  401a08:	add	x16, x16, #0x8
  401a0c:	br	x17

0000000000401a10 <strtoul@plt>:
  401a10:	adrp	x16, 417000 <ferror@plt+0x15170>
  401a14:	ldr	x17, [x16, #16]
  401a18:	add	x16, x16, #0x10
  401a1c:	br	x17

0000000000401a20 <strlen@plt>:
  401a20:	adrp	x16, 417000 <ferror@plt+0x15170>
  401a24:	ldr	x17, [x16, #24]
  401a28:	add	x16, x16, #0x18
  401a2c:	br	x17

0000000000401a30 <fputs@plt>:
  401a30:	adrp	x16, 417000 <ferror@plt+0x15170>
  401a34:	ldr	x17, [x16, #32]
  401a38:	add	x16, x16, #0x20
  401a3c:	br	x17

0000000000401a40 <exit@plt>:
  401a40:	adrp	x16, 417000 <ferror@plt+0x15170>
  401a44:	ldr	x17, [x16, #40]
  401a48:	add	x16, x16, #0x28
  401a4c:	br	x17

0000000000401a50 <dup@plt>:
  401a50:	adrp	x16, 417000 <ferror@plt+0x15170>
  401a54:	ldr	x17, [x16, #48]
  401a58:	add	x16, x16, #0x30
  401a5c:	br	x17

0000000000401a60 <scols_line_refer_data@plt>:
  401a60:	adrp	x16, 417000 <ferror@plt+0x15170>
  401a64:	ldr	x17, [x16, #56]
  401a68:	add	x16, x16, #0x38
  401a6c:	br	x17

0000000000401a70 <strtoimax@plt>:
  401a70:	adrp	x16, 417000 <ferror@plt+0x15170>
  401a74:	ldr	x17, [x16, #64]
  401a78:	add	x16, x16, #0x40
  401a7c:	br	x17

0000000000401a80 <strtoll@plt>:
  401a80:	adrp	x16, 417000 <ferror@plt+0x15170>
  401a84:	ldr	x17, [x16, #72]
  401a88:	add	x16, x16, #0x48
  401a8c:	br	x17

0000000000401a90 <scols_table_set_name@plt>:
  401a90:	adrp	x16, 417000 <ferror@plt+0x15170>
  401a94:	ldr	x17, [x16, #80]
  401a98:	add	x16, x16, #0x50
  401a9c:	br	x17

0000000000401aa0 <strtod@plt>:
  401aa0:	adrp	x16, 417000 <ferror@plt+0x15170>
  401aa4:	ldr	x17, [x16, #88]
  401aa8:	add	x16, x16, #0x58
  401aac:	br	x17

0000000000401ab0 <scols_table_enable_noheadings@plt>:
  401ab0:	adrp	x16, 417000 <ferror@plt+0x15170>
  401ab4:	ldr	x17, [x16, #96]
  401ab8:	add	x16, x16, #0x60
  401abc:	br	x17

0000000000401ac0 <scols_table_new_column@plt>:
  401ac0:	adrp	x16, 417000 <ferror@plt+0x15170>
  401ac4:	ldr	x17, [x16, #104]
  401ac8:	add	x16, x16, #0x68
  401acc:	br	x17

0000000000401ad0 <localtime_r@plt>:
  401ad0:	adrp	x16, 417000 <ferror@plt+0x15170>
  401ad4:	ldr	x17, [x16, #112]
  401ad8:	add	x16, x16, #0x70
  401adc:	br	x17

0000000000401ae0 <strftime@plt>:
  401ae0:	adrp	x16, 417000 <ferror@plt+0x15170>
  401ae4:	ldr	x17, [x16, #120]
  401ae8:	add	x16, x16, #0x78
  401aec:	br	x17

0000000000401af0 <__cxa_atexit@plt>:
  401af0:	adrp	x16, 417000 <ferror@plt+0x15170>
  401af4:	ldr	x17, [x16, #128]
  401af8:	add	x16, x16, #0x80
  401afc:	br	x17

0000000000401b00 <fputc@plt>:
  401b00:	adrp	x16, 417000 <ferror@plt+0x15170>
  401b04:	ldr	x17, [x16, #136]
  401b08:	add	x16, x16, #0x88
  401b0c:	br	x17

0000000000401b10 <scols_table_enable_raw@plt>:
  401b10:	adrp	x16, 417000 <ferror@plt+0x15170>
  401b14:	ldr	x17, [x16, #144]
  401b18:	add	x16, x16, #0x90
  401b1c:	br	x17

0000000000401b20 <strptime@plt>:
  401b20:	adrp	x16, 417000 <ferror@plt+0x15170>
  401b24:	ldr	x17, [x16, #152]
  401b28:	add	x16, x16, #0x98
  401b2c:	br	x17

0000000000401b30 <snprintf@plt>:
  401b30:	adrp	x16, 417000 <ferror@plt+0x15170>
  401b34:	ldr	x17, [x16, #160]
  401b38:	add	x16, x16, #0xa0
  401b3c:	br	x17

0000000000401b40 <localeconv@plt>:
  401b40:	adrp	x16, 417000 <ferror@plt+0x15170>
  401b44:	ldr	x17, [x16, #168]
  401b48:	add	x16, x16, #0xa8
  401b4c:	br	x17

0000000000401b50 <fileno@plt>:
  401b50:	adrp	x16, 417000 <ferror@plt+0x15170>
  401b54:	ldr	x17, [x16, #176]
  401b58:	add	x16, x16, #0xb0
  401b5c:	br	x17

0000000000401b60 <time@plt>:
  401b60:	adrp	x16, 417000 <ferror@plt+0x15170>
  401b64:	ldr	x17, [x16, #184]
  401b68:	add	x16, x16, #0xb8
  401b6c:	br	x17

0000000000401b70 <malloc@plt>:
  401b70:	adrp	x16, 417000 <ferror@plt+0x15170>
  401b74:	ldr	x17, [x16, #192]
  401b78:	add	x16, x16, #0xc0
  401b7c:	br	x17

0000000000401b80 <strncmp@plt>:
  401b80:	adrp	x16, 417000 <ferror@plt+0x15170>
  401b84:	ldr	x17, [x16, #200]
  401b88:	add	x16, x16, #0xc8
  401b8c:	br	x17

0000000000401b90 <bindtextdomain@plt>:
  401b90:	adrp	x16, 417000 <ferror@plt+0x15170>
  401b94:	ldr	x17, [x16, #208]
  401b98:	add	x16, x16, #0xd0
  401b9c:	br	x17

0000000000401ba0 <__libc_start_main@plt>:
  401ba0:	adrp	x16, 417000 <ferror@plt+0x15170>
  401ba4:	ldr	x17, [x16, #216]
  401ba8:	add	x16, x16, #0xd8
  401bac:	br	x17

0000000000401bb0 <fgetc@plt>:
  401bb0:	adrp	x16, 417000 <ferror@plt+0x15170>
  401bb4:	ldr	x17, [x16, #224]
  401bb8:	add	x16, x16, #0xe0
  401bbc:	br	x17

0000000000401bc0 <gettimeofday@plt>:
  401bc0:	adrp	x16, 417000 <ferror@plt+0x15170>
  401bc4:	ldr	x17, [x16, #232]
  401bc8:	add	x16, x16, #0xe8
  401bcc:	br	x17

0000000000401bd0 <gmtime_r@plt>:
  401bd0:	adrp	x16, 417000 <ferror@plt+0x15170>
  401bd4:	ldr	x17, [x16, #240]
  401bd8:	add	x16, x16, #0xf0
  401bdc:	br	x17

0000000000401be0 <scols_new_table@plt>:
  401be0:	adrp	x16, 417000 <ferror@plt+0x15170>
  401be4:	ldr	x17, [x16, #248]
  401be8:	add	x16, x16, #0xf8
  401bec:	br	x17

0000000000401bf0 <uuid_variant@plt>:
  401bf0:	adrp	x16, 417000 <ferror@plt+0x15170>
  401bf4:	ldr	x17, [x16, #256]
  401bf8:	add	x16, x16, #0x100
  401bfc:	br	x17

0000000000401c00 <strdup@plt>:
  401c00:	adrp	x16, 417000 <ferror@plt+0x15170>
  401c04:	ldr	x17, [x16, #264]
  401c08:	add	x16, x16, #0x108
  401c0c:	br	x17

0000000000401c10 <scols_table_new_line@plt>:
  401c10:	adrp	x16, 417000 <ferror@plt+0x15170>
  401c14:	ldr	x17, [x16, #272]
  401c18:	add	x16, x16, #0x110
  401c1c:	br	x17

0000000000401c20 <scols_unref_table@plt>:
  401c20:	adrp	x16, 417000 <ferror@plt+0x15170>
  401c24:	ldr	x17, [x16, #280]
  401c28:	add	x16, x16, #0x118
  401c2c:	br	x17

0000000000401c30 <close@plt>:
  401c30:	adrp	x16, 417000 <ferror@plt+0x15170>
  401c34:	ldr	x17, [x16, #288]
  401c38:	add	x16, x16, #0x120
  401c3c:	br	x17

0000000000401c40 <__gmon_start__@plt>:
  401c40:	adrp	x16, 417000 <ferror@plt+0x15170>
  401c44:	ldr	x17, [x16, #296]
  401c48:	add	x16, x16, #0x128
  401c4c:	br	x17

0000000000401c50 <mktime@plt>:
  401c50:	adrp	x16, 417000 <ferror@plt+0x15170>
  401c54:	ldr	x17, [x16, #304]
  401c58:	add	x16, x16, #0x130
  401c5c:	br	x17

0000000000401c60 <strtoumax@plt>:
  401c60:	adrp	x16, 417000 <ferror@plt+0x15170>
  401c64:	ldr	x17, [x16, #312]
  401c68:	add	x16, x16, #0x138
  401c6c:	br	x17

0000000000401c70 <abort@plt>:
  401c70:	adrp	x16, 417000 <ferror@plt+0x15170>
  401c74:	ldr	x17, [x16, #320]
  401c78:	add	x16, x16, #0x140
  401c7c:	br	x17

0000000000401c80 <feof@plt>:
  401c80:	adrp	x16, 417000 <ferror@plt+0x15170>
  401c84:	ldr	x17, [x16, #328]
  401c88:	add	x16, x16, #0x148
  401c8c:	br	x17

0000000000401c90 <puts@plt>:
  401c90:	adrp	x16, 417000 <ferror@plt+0x15170>
  401c94:	ldr	x17, [x16, #336]
  401c98:	add	x16, x16, #0x150
  401c9c:	br	x17

0000000000401ca0 <textdomain@plt>:
  401ca0:	adrp	x16, 417000 <ferror@plt+0x15170>
  401ca4:	ldr	x17, [x16, #344]
  401ca8:	add	x16, x16, #0x158
  401cac:	br	x17

0000000000401cb0 <getopt_long@plt>:
  401cb0:	adrp	x16, 417000 <ferror@plt+0x15170>
  401cb4:	ldr	x17, [x16, #352]
  401cb8:	add	x16, x16, #0x160
  401cbc:	br	x17

0000000000401cc0 <strcmp@plt>:
  401cc0:	adrp	x16, 417000 <ferror@plt+0x15170>
  401cc4:	ldr	x17, [x16, #360]
  401cc8:	add	x16, x16, #0x168
  401ccc:	br	x17

0000000000401cd0 <warn@plt>:
  401cd0:	adrp	x16, 417000 <ferror@plt+0x15170>
  401cd4:	ldr	x17, [x16, #368]
  401cd8:	add	x16, x16, #0x170
  401cdc:	br	x17

0000000000401ce0 <__ctype_b_loc@plt>:
  401ce0:	adrp	x16, 417000 <ferror@plt+0x15170>
  401ce4:	ldr	x17, [x16, #376]
  401ce8:	add	x16, x16, #0x178
  401cec:	br	x17

0000000000401cf0 <strtol@plt>:
  401cf0:	adrp	x16, 417000 <ferror@plt+0x15170>
  401cf4:	ldr	x17, [x16, #384]
  401cf8:	add	x16, x16, #0x180
  401cfc:	br	x17

0000000000401d00 <free@plt>:
  401d00:	adrp	x16, 417000 <ferror@plt+0x15170>
  401d04:	ldr	x17, [x16, #392]
  401d08:	add	x16, x16, #0x188
  401d0c:	br	x17

0000000000401d10 <scols_table_enable_json@plt>:
  401d10:	adrp	x16, 417000 <ferror@plt+0x15170>
  401d14:	ldr	x17, [x16, #400]
  401d18:	add	x16, x16, #0x190
  401d1c:	br	x17

0000000000401d20 <strncasecmp@plt>:
  401d20:	adrp	x16, 417000 <ferror@plt+0x15170>
  401d24:	ldr	x17, [x16, #408]
  401d28:	add	x16, x16, #0x198
  401d2c:	br	x17

0000000000401d30 <vasprintf@plt>:
  401d30:	adrp	x16, 417000 <ferror@plt+0x15170>
  401d34:	ldr	x17, [x16, #416]
  401d38:	add	x16, x16, #0x1a0
  401d3c:	br	x17

0000000000401d40 <strndup@plt>:
  401d40:	adrp	x16, 417000 <ferror@plt+0x15170>
  401d44:	ldr	x17, [x16, #424]
  401d48:	add	x16, x16, #0x1a8
  401d4c:	br	x17

0000000000401d50 <strspn@plt>:
  401d50:	adrp	x16, 417000 <ferror@plt+0x15170>
  401d54:	ldr	x17, [x16, #432]
  401d58:	add	x16, x16, #0x1b0
  401d5c:	br	x17

0000000000401d60 <strchr@plt>:
  401d60:	adrp	x16, 417000 <ferror@plt+0x15170>
  401d64:	ldr	x17, [x16, #440]
  401d68:	add	x16, x16, #0x1b8
  401d6c:	br	x17

0000000000401d70 <uuid_time@plt>:
  401d70:	adrp	x16, 417000 <ferror@plt+0x15170>
  401d74:	ldr	x17, [x16, #448]
  401d78:	add	x16, x16, #0x1c0
  401d7c:	br	x17

0000000000401d80 <uuid_type@plt>:
  401d80:	adrp	x16, 417000 <ferror@plt+0x15170>
  401d84:	ldr	x17, [x16, #456]
  401d88:	add	x16, x16, #0x1c8
  401d8c:	br	x17

0000000000401d90 <__isoc99_scanf@plt>:
  401d90:	adrp	x16, 417000 <ferror@plt+0x15170>
  401d94:	ldr	x17, [x16, #464]
  401d98:	add	x16, x16, #0x1d0
  401d9c:	br	x17

0000000000401da0 <fflush@plt>:
  401da0:	adrp	x16, 417000 <ferror@plt+0x15170>
  401da4:	ldr	x17, [x16, #472]
  401da8:	add	x16, x16, #0x1d8
  401dac:	br	x17

0000000000401db0 <scols_print_table@plt>:
  401db0:	adrp	x16, 417000 <ferror@plt+0x15170>
  401db4:	ldr	x17, [x16, #480]
  401db8:	add	x16, x16, #0x1e0
  401dbc:	br	x17

0000000000401dc0 <warnx@plt>:
  401dc0:	adrp	x16, 417000 <ferror@plt+0x15170>
  401dc4:	ldr	x17, [x16, #488]
  401dc8:	add	x16, x16, #0x1e8
  401dcc:	br	x17

0000000000401dd0 <uuid_parse@plt>:
  401dd0:	adrp	x16, 417000 <ferror@plt+0x15170>
  401dd4:	ldr	x17, [x16, #496]
  401dd8:	add	x16, x16, #0x1f0
  401ddc:	br	x17

0000000000401de0 <memchr@plt>:
  401de0:	adrp	x16, 417000 <ferror@plt+0x15170>
  401de4:	ldr	x17, [x16, #504]
  401de8:	add	x16, x16, #0x1f8
  401dec:	br	x17

0000000000401df0 <dcgettext@plt>:
  401df0:	adrp	x16, 417000 <ferror@plt+0x15170>
  401df4:	ldr	x17, [x16, #512]
  401df8:	add	x16, x16, #0x200
  401dfc:	br	x17

0000000000401e00 <errx@plt>:
  401e00:	adrp	x16, 417000 <ferror@plt+0x15170>
  401e04:	ldr	x17, [x16, #520]
  401e08:	add	x16, x16, #0x208
  401e0c:	br	x17

0000000000401e10 <strcspn@plt>:
  401e10:	adrp	x16, 417000 <ferror@plt+0x15170>
  401e14:	ldr	x17, [x16, #528]
  401e18:	add	x16, x16, #0x210
  401e1c:	br	x17

0000000000401e20 <printf@plt>:
  401e20:	adrp	x16, 417000 <ferror@plt+0x15170>
  401e24:	ldr	x17, [x16, #536]
  401e28:	add	x16, x16, #0x218
  401e2c:	br	x17

0000000000401e30 <__assert_fail@plt>:
  401e30:	adrp	x16, 417000 <ferror@plt+0x15170>
  401e34:	ldr	x17, [x16, #544]
  401e38:	add	x16, x16, #0x220
  401e3c:	br	x17

0000000000401e40 <__errno_location@plt>:
  401e40:	adrp	x16, 417000 <ferror@plt+0x15170>
  401e44:	ldr	x17, [x16, #552]
  401e48:	add	x16, x16, #0x228
  401e4c:	br	x17

0000000000401e50 <fprintf@plt>:
  401e50:	adrp	x16, 417000 <ferror@plt+0x15170>
  401e54:	ldr	x17, [x16, #560]
  401e58:	add	x16, x16, #0x230
  401e5c:	br	x17

0000000000401e60 <scols_init_debug@plt>:
  401e60:	adrp	x16, 417000 <ferror@plt+0x15170>
  401e64:	ldr	x17, [x16, #568]
  401e68:	add	x16, x16, #0x238
  401e6c:	br	x17

0000000000401e70 <err@plt>:
  401e70:	adrp	x16, 417000 <ferror@plt+0x15170>
  401e74:	ldr	x17, [x16, #576]
  401e78:	add	x16, x16, #0x240
  401e7c:	br	x17

0000000000401e80 <setlocale@plt>:
  401e80:	adrp	x16, 417000 <ferror@plt+0x15170>
  401e84:	ldr	x17, [x16, #584]
  401e88:	add	x16, x16, #0x248
  401e8c:	br	x17

0000000000401e90 <ferror@plt>:
  401e90:	adrp	x16, 417000 <ferror@plt+0x15170>
  401e94:	ldr	x17, [x16, #592]
  401e98:	add	x16, x16, #0x250
  401e9c:	br	x17

Disassembly of section .text:

0000000000401ea0 <.text>:
  401ea0:	mov	x29, #0x0                   	// #0
  401ea4:	mov	x30, #0x0                   	// #0
  401ea8:	mov	x5, x0
  401eac:	ldr	x1, [sp]
  401eb0:	add	x2, sp, #0x8
  401eb4:	mov	x6, sp
  401eb8:	movz	x0, #0x0, lsl #48
  401ebc:	movk	x0, #0x0, lsl #32
  401ec0:	movk	x0, #0x40, lsl #16
  401ec4:	movk	x0, #0x1ff0
  401ec8:	movz	x3, #0x0, lsl #48
  401ecc:	movk	x3, #0x0, lsl #32
  401ed0:	movk	x3, #0x40, lsl #16
  401ed4:	movk	x3, #0x5360
  401ed8:	movz	x4, #0x0, lsl #48
  401edc:	movk	x4, #0x0, lsl #32
  401ee0:	movk	x4, #0x40, lsl #16
  401ee4:	movk	x4, #0x53e0
  401ee8:	bl	401ba0 <__libc_start_main@plt>
  401eec:	bl	401c70 <abort@plt>
  401ef0:	adrp	x0, 416000 <ferror@plt+0x14170>
  401ef4:	ldr	x0, [x0, #4064]
  401ef8:	cbz	x0, 401f00 <ferror@plt+0x70>
  401efc:	b	401c40 <__gmon_start__@plt>
  401f00:	ret
  401f04:	adrp	x0, 417000 <ferror@plt+0x15170>
  401f08:	add	x0, x0, #0x270
  401f0c:	adrp	x1, 417000 <ferror@plt+0x15170>
  401f10:	add	x1, x1, #0x270
  401f14:	cmp	x0, x1
  401f18:	b.eq	401f4c <ferror@plt+0xbc>  // b.none
  401f1c:	stp	x29, x30, [sp, #-32]!
  401f20:	mov	x29, sp
  401f24:	adrp	x0, 405000 <ferror@plt+0x3170>
  401f28:	ldr	x0, [x0, #1040]
  401f2c:	str	x0, [sp, #24]
  401f30:	mov	x1, x0
  401f34:	cbz	x1, 401f44 <ferror@plt+0xb4>
  401f38:	adrp	x0, 417000 <ferror@plt+0x15170>
  401f3c:	add	x0, x0, #0x270
  401f40:	blr	x1
  401f44:	ldp	x29, x30, [sp], #32
  401f48:	ret
  401f4c:	ret
  401f50:	adrp	x0, 417000 <ferror@plt+0x15170>
  401f54:	add	x0, x0, #0x270
  401f58:	adrp	x1, 417000 <ferror@plt+0x15170>
  401f5c:	add	x1, x1, #0x270
  401f60:	sub	x0, x0, x1
  401f64:	lsr	x1, x0, #63
  401f68:	add	x0, x1, x0, asr #3
  401f6c:	cmp	xzr, x0, asr #1
  401f70:	b.eq	401fa8 <ferror@plt+0x118>  // b.none
  401f74:	stp	x29, x30, [sp, #-32]!
  401f78:	mov	x29, sp
  401f7c:	asr	x1, x0, #1
  401f80:	adrp	x0, 405000 <ferror@plt+0x3170>
  401f84:	ldr	x0, [x0, #1048]
  401f88:	str	x0, [sp, #24]
  401f8c:	mov	x2, x0
  401f90:	cbz	x2, 401fa0 <ferror@plt+0x110>
  401f94:	adrp	x0, 417000 <ferror@plt+0x15170>
  401f98:	add	x0, x0, #0x270
  401f9c:	blr	x2
  401fa0:	ldp	x29, x30, [sp], #32
  401fa4:	ret
  401fa8:	ret
  401fac:	adrp	x0, 417000 <ferror@plt+0x15170>
  401fb0:	ldrb	w0, [x0, #672]
  401fb4:	cbnz	w0, 401fd8 <ferror@plt+0x148>
  401fb8:	stp	x29, x30, [sp, #-16]!
  401fbc:	mov	x29, sp
  401fc0:	bl	401f04 <ferror@plt+0x74>
  401fc4:	adrp	x0, 417000 <ferror@plt+0x15170>
  401fc8:	mov	w1, #0x1                   	// #1
  401fcc:	strb	w1, [x0, #672]
  401fd0:	ldp	x29, x30, [sp], #16
  401fd4:	ret
  401fd8:	ret
  401fdc:	stp	x29, x30, [sp, #-16]!
  401fe0:	mov	x29, sp
  401fe4:	bl	401f50 <ferror@plt+0xc0>
  401fe8:	ldp	x29, x30, [sp], #16
  401fec:	ret
  401ff0:	sub	sp, sp, #0x70
  401ff4:	stp	x20, x19, [sp, #96]
  401ff8:	mov	x19, x1
  401ffc:	adrp	x1, 405000 <ferror@plt+0x3170>
  402000:	stp	x29, x30, [sp, #16]
  402004:	add	x29, sp, #0x10
  402008:	mov	w20, w0
  40200c:	add	x1, x1, #0x6bc
  402010:	mov	w0, #0x6                   	// #6
  402014:	str	x27, [sp, #32]
  402018:	stp	x26, x25, [sp, #48]
  40201c:	stp	x24, x23, [sp, #64]
  402020:	stp	x22, x21, [sp, #80]
  402024:	str	wzr, [x29, #28]
  402028:	str	xzr, [sp, #8]
  40202c:	bl	401e80 <setlocale@plt>
  402030:	adrp	x21, 405000 <ferror@plt+0x3170>
  402034:	add	x21, x21, #0x653
  402038:	adrp	x1, 405000 <ferror@plt+0x3170>
  40203c:	add	x1, x1, #0x65e
  402040:	mov	x0, x21
  402044:	bl	401b90 <bindtextdomain@plt>
  402048:	mov	x0, x21
  40204c:	bl	401ca0 <textdomain@plt>
  402050:	bl	402250 <ferror@plt+0x3c0>
  402054:	adrp	x2, 405000 <ferror@plt+0x3170>
  402058:	adrp	x3, 405000 <ferror@plt+0x3170>
  40205c:	add	x2, x2, #0x670
  402060:	add	x3, x3, #0x458
  402064:	mov	w0, w20
  402068:	mov	x1, x19
  40206c:	mov	x4, xzr
  402070:	bl	401cb0 <getopt_long@plt>
  402074:	cmn	w0, #0x1
  402078:	b.eq	402118 <ferror@plt+0x288>  // b.none
  40207c:	ldrb	w25, [x29, #28]
  402080:	adrp	x26, 405000 <ferror@plt+0x3170>
  402084:	adrp	x22, 405000 <ferror@plt+0x3170>
  402088:	adrp	x23, 405000 <ferror@plt+0x3170>
  40208c:	mov	w24, w0
  402090:	mov	x21, xzr
  402094:	add	x26, x26, #0x420
  402098:	add	x22, x22, #0x670
  40209c:	add	x23, x23, #0x458
  4020a0:	adrp	x27, 417000 <ferror@plt+0x15170>
  4020a4:	b	4020d0 <ferror@plt+0x240>
  4020a8:	orr	w25, w25, #0x1
  4020ac:	mov	w0, w20
  4020b0:	mov	x1, x19
  4020b4:	mov	x2, x22
  4020b8:	mov	x3, x23
  4020bc:	mov	x4, xzr
  4020c0:	bl	401cb0 <getopt_long@plt>
  4020c4:	mov	w24, w0
  4020c8:	cmn	w0, #0x1
  4020cc:	b.eq	402110 <ferror@plt+0x280>  // b.none
  4020d0:	add	x1, sp, #0x8
  4020d4:	mov	w0, w24
  4020d8:	bl	40226c <ferror@plt+0x3dc>
  4020dc:	sub	w8, w24, #0x4a
  4020e0:	cmp	w8, #0x28
  4020e4:	b.hi	4021d8 <ferror@plt+0x348>  // b.pmore
  4020e8:	adr	x9, 4020a8 <ferror@plt+0x218>
  4020ec:	ldrb	w10, [x26, x8]
  4020f0:	add	x9, x9, x10, lsl #2
  4020f4:	br	x9
  4020f8:	orr	w25, w25, #0x2
  4020fc:	b	4020ac <ferror@plt+0x21c>
  402100:	ldr	x21, [x27, #632]
  402104:	b	4020ac <ferror@plt+0x21c>
  402108:	orr	w25, w25, #0x4
  40210c:	b	4020ac <ferror@plt+0x21c>
  402110:	strb	w25, [x29, #28]
  402114:	b	40211c <ferror@plt+0x28c>
  402118:	mov	x21, xzr
  40211c:	adrp	x9, 417000 <ferror@plt+0x15170>
  402120:	ldr	x10, [x9, #712]
  402124:	adrp	x8, 417000 <ferror@plt+0x15170>
  402128:	ldrsw	x22, [x8, #640]
  40212c:	adrp	x11, 417000 <ferror@plt+0x15170>
  402130:	add	x11, x11, #0x2a8
  402134:	mov	w12, #0x1                   	// #1
  402138:	mov	w13, #0x2                   	// #2
  40213c:	add	x14, x10, #0x1
  402140:	add	x8, x10, #0x2
  402144:	str	wzr, [x11, x10, lsl #2]
  402148:	str	w12, [x11, x14, lsl #2]
  40214c:	mov	w12, #0x3                   	// #3
  402150:	str	w13, [x11, x8, lsl #2]
  402154:	add	x13, x10, #0x3
  402158:	add	x10, x10, #0x4
  40215c:	str	x14, [x9, #712]
  402160:	str	x8, [x9, #712]
  402164:	str	x13, [x9, #712]
  402168:	str	x10, [x9, #712]
  40216c:	str	w12, [x11, x13, lsl #2]
  402170:	cbz	x21, 40219c <ferror@plt+0x30c>
  402174:	adrp	x1, 417000 <ferror@plt+0x15170>
  402178:	adrp	x3, 417000 <ferror@plt+0x15170>
  40217c:	adrp	x4, 402000 <ferror@plt+0x170>
  402180:	add	x1, x1, #0x2a8
  402184:	add	x3, x3, #0x2c8
  402188:	add	x4, x4, #0x548
  40218c:	mov	w2, #0x8                   	// #8
  402190:	mov	x0, x21
  402194:	bl	403d54 <ferror@plt+0x1ec4>
  402198:	tbnz	w0, #31, 4021b4 <ferror@plt+0x324>
  40219c:	sub	w1, w20, w22
  4021a0:	add	x2, x19, x22, lsl #3
  4021a4:	add	x0, x29, #0x1c
  4021a8:	bl	402618 <ferror@plt+0x788>
  4021ac:	mov	w0, wzr
  4021b0:	b	4021b8 <ferror@plt+0x328>
  4021b4:	mov	w0, #0x1                   	// #1
  4021b8:	ldp	x20, x19, [sp, #96]
  4021bc:	ldp	x22, x21, [sp, #80]
  4021c0:	ldp	x24, x23, [sp, #64]
  4021c4:	ldp	x26, x25, [sp, #48]
  4021c8:	ldr	x27, [sp, #32]
  4021cc:	ldp	x29, x30, [sp, #16]
  4021d0:	add	sp, sp, #0x70
  4021d4:	ret
  4021d8:	adrp	x8, 417000 <ferror@plt+0x15170>
  4021dc:	ldr	x19, [x8, #624]
  4021e0:	adrp	x1, 405000 <ferror@plt+0x3170>
  4021e4:	add	x1, x1, #0x696
  4021e8:	mov	w2, #0x5                   	// #5
  4021ec:	mov	x0, xzr
  4021f0:	strb	w25, [x29, #28]
  4021f4:	bl	401df0 <dcgettext@plt>
  4021f8:	adrp	x8, 417000 <ferror@plt+0x15170>
  4021fc:	ldr	x2, [x8, #664]
  402200:	mov	x1, x0
  402204:	mov	x0, x19
  402208:	bl	401e50 <fprintf@plt>
  40220c:	mov	w0, #0x1                   	// #1
  402210:	bl	401a40 <exit@plt>
  402214:	adrp	x1, 405000 <ferror@plt+0x3170>
  402218:	add	x1, x1, #0x678
  40221c:	mov	w2, #0x5                   	// #5
  402220:	mov	x0, xzr
  402224:	strb	w25, [x29, #28]
  402228:	bl	401df0 <dcgettext@plt>
  40222c:	adrp	x8, 417000 <ferror@plt+0x15170>
  402230:	ldr	x1, [x8, #664]
  402234:	adrp	x2, 405000 <ferror@plt+0x3170>
  402238:	add	x2, x2, #0x684
  40223c:	bl	401e20 <printf@plt>
  402240:	mov	w0, wzr
  402244:	bl	401a40 <exit@plt>
  402248:	strb	w25, [x29, #28]
  40224c:	bl	402388 <ferror@plt+0x4f8>
  402250:	stp	x29, x30, [sp, #-16]!
  402254:	adrp	x0, 402000 <ferror@plt+0x170>
  402258:	add	x0, x0, #0x794
  40225c:	mov	x29, sp
  402260:	bl	4053e8 <ferror@plt+0x3558>
  402264:	ldp	x29, x30, [sp], #16
  402268:	ret
  40226c:	stp	x29, x30, [sp, #-64]!
  402270:	cmp	w0, #0x4a
  402274:	stp	x24, x23, [sp, #16]
  402278:	stp	x22, x21, [sp, #32]
  40227c:	stp	x20, x19, [sp, #48]
  402280:	mov	x29, sp
  402284:	b.lt	402374 <ferror@plt+0x4e4>  // b.tstop
  402288:	adrp	x8, 405000 <ferror@plt+0x3170>
  40228c:	mov	w9, #0x4a                  	// #74
  402290:	add	x8, x8, #0x53c
  402294:	cmp	w9, w0
  402298:	b.eq	4022b0 <ferror@plt+0x420>  // b.none
  40229c:	ldr	w9, [x8], #4
  4022a0:	cbz	w9, 402374 <ferror@plt+0x4e4>
  4022a4:	cmp	w9, w0
  4022a8:	b.le	402294 <ferror@plt+0x404>
  4022ac:	b	402374 <ferror@plt+0x4e4>
  4022b0:	ldr	w8, [x1]
  4022b4:	cbz	w8, 402370 <ferror@plt+0x4e0>
  4022b8:	cmp	w8, w0
  4022bc:	b.eq	402374 <ferror@plt+0x4e4>  // b.none
  4022c0:	adrp	x22, 417000 <ferror@plt+0x15170>
  4022c4:	ldr	x19, [x22, #624]
  4022c8:	adrp	x1, 405000 <ferror@plt+0x3170>
  4022cc:	add	x1, x1, #0x6c9
  4022d0:	mov	w2, #0x5                   	// #5
  4022d4:	mov	x0, xzr
  4022d8:	bl	401df0 <dcgettext@plt>
  4022dc:	adrp	x8, 417000 <ferror@plt+0x15170>
  4022e0:	ldr	x2, [x8, #664]
  4022e4:	mov	x1, x0
  4022e8:	mov	x0, x19
  4022ec:	bl	401e50 <fprintf@plt>
  4022f0:	adrp	x24, 405000 <ferror@plt+0x3170>
  4022f4:	adrp	x19, 405000 <ferror@plt+0x3170>
  4022f8:	adrp	x20, 405000 <ferror@plt+0x3170>
  4022fc:	mov	x23, xzr
  402300:	add	x24, x24, #0x538
  402304:	add	x19, x19, #0x6f1
  402308:	add	x20, x20, #0x6eb
  40230c:	ldr	w21, [x24, x23]
  402310:	cbz	w21, 40235c <ferror@plt+0x4cc>
  402314:	mov	w0, w21
  402318:	bl	40287c <ferror@plt+0x9ec>
  40231c:	cbnz	x0, 402340 <ferror@plt+0x4b0>
  402320:	mov	w0, w21
  402324:	bl	4028b8 <ferror@plt+0xa28>
  402328:	cbz	w0, 402350 <ferror@plt+0x4c0>
  40232c:	ldr	x0, [x22, #624]
  402330:	mov	x1, x19
  402334:	mov	w2, w21
  402338:	bl	401e50 <fprintf@plt>
  40233c:	b	402350 <ferror@plt+0x4c0>
  402340:	mov	x2, x0
  402344:	ldr	x0, [x22, #624]
  402348:	mov	x1, x20
  40234c:	bl	401e50 <fprintf@plt>
  402350:	add	x23, x23, #0x4
  402354:	cmp	x23, #0x3c
  402358:	b.ne	40230c <ferror@plt+0x47c>  // b.any
  40235c:	ldr	x1, [x22, #624]
  402360:	mov	w0, #0xa                   	// #10
  402364:	bl	401b00 <fputc@plt>
  402368:	mov	w0, #0x1                   	// #1
  40236c:	bl	401a40 <exit@plt>
  402370:	str	w0, [x1]
  402374:	ldp	x20, x19, [sp, #48]
  402378:	ldp	x22, x21, [sp, #32]
  40237c:	ldp	x24, x23, [sp, #16]
  402380:	ldp	x29, x30, [sp], #64
  402384:	ret
  402388:	stp	x29, x30, [sp, #-64]!
  40238c:	adrp	x1, 405000 <ferror@plt+0x3170>
  402390:	add	x1, x1, #0x6f6
  402394:	mov	w2, #0x5                   	// #5
  402398:	mov	x0, xzr
  40239c:	stp	x24, x23, [sp, #16]
  4023a0:	stp	x22, x21, [sp, #32]
  4023a4:	stp	x20, x19, [sp, #48]
  4023a8:	mov	x29, sp
  4023ac:	bl	401df0 <dcgettext@plt>
  4023b0:	adrp	x22, 417000 <ferror@plt+0x15170>
  4023b4:	ldr	x1, [x22, #648]
  4023b8:	bl	401a30 <fputs@plt>
  4023bc:	ldr	x19, [x22, #648]
  4023c0:	adrp	x1, 405000 <ferror@plt+0x3170>
  4023c4:	add	x1, x1, #0x6ff
  4023c8:	mov	w2, #0x5                   	// #5
  4023cc:	mov	x0, xzr
  4023d0:	bl	401df0 <dcgettext@plt>
  4023d4:	adrp	x8, 417000 <ferror@plt+0x15170>
  4023d8:	ldr	x2, [x8, #664]
  4023dc:	mov	x1, x0
  4023e0:	mov	x0, x19
  4023e4:	bl	401e50 <fprintf@plt>
  4023e8:	adrp	x1, 405000 <ferror@plt+0x3170>
  4023ec:	add	x1, x1, #0x719
  4023f0:	mov	w2, #0x5                   	// #5
  4023f4:	mov	x0, xzr
  4023f8:	bl	401df0 <dcgettext@plt>
  4023fc:	ldr	x1, [x22, #648]
  402400:	bl	401a30 <fputs@plt>
  402404:	adrp	x1, 405000 <ferror@plt+0x3170>
  402408:	add	x1, x1, #0x724
  40240c:	mov	w2, #0x5                   	// #5
  402410:	mov	x0, xzr
  402414:	bl	401df0 <dcgettext@plt>
  402418:	bl	401c90 <puts@plt>
  40241c:	adrp	x1, 405000 <ferror@plt+0x3170>
  402420:	add	x1, x1, #0x753
  402424:	mov	w2, #0x5                   	// #5
  402428:	mov	x0, xzr
  40242c:	bl	401df0 <dcgettext@plt>
  402430:	bl	401c90 <puts@plt>
  402434:	adrp	x1, 405000 <ferror@plt+0x3170>
  402438:	add	x1, x1, #0x780
  40243c:	mov	w2, #0x5                   	// #5
  402440:	mov	x0, xzr
  402444:	bl	401df0 <dcgettext@plt>
  402448:	bl	401c90 <puts@plt>
  40244c:	adrp	x1, 405000 <ferror@plt+0x3170>
  402450:	add	x1, x1, #0x7b7
  402454:	mov	w2, #0x5                   	// #5
  402458:	mov	x0, xzr
  40245c:	bl	401df0 <dcgettext@plt>
  402460:	bl	401c90 <puts@plt>
  402464:	adrp	x1, 405000 <ferror@plt+0x3170>
  402468:	add	x1, x1, #0x806
  40246c:	mov	w2, #0x5                   	// #5
  402470:	mov	x0, xzr
  402474:	bl	401df0 <dcgettext@plt>
  402478:	adrp	x1, 405000 <ferror@plt+0x3170>
  40247c:	mov	x19, x0
  402480:	add	x1, x1, #0x827
  402484:	mov	w2, #0x5                   	// #5
  402488:	mov	x0, xzr
  40248c:	bl	401df0 <dcgettext@plt>
  402490:	mov	x4, x0
  402494:	adrp	x0, 405000 <ferror@plt+0x3170>
  402498:	adrp	x1, 405000 <ferror@plt+0x3170>
  40249c:	adrp	x3, 405000 <ferror@plt+0x3170>
  4024a0:	add	x0, x0, #0x7e9
  4024a4:	add	x1, x1, #0x7fa
  4024a8:	add	x3, x3, #0x818
  4024ac:	mov	x2, x19
  4024b0:	bl	401e20 <printf@plt>
  4024b4:	adrp	x1, 405000 <ferror@plt+0x3170>
  4024b8:	add	x1, x1, #0x837
  4024bc:	mov	w2, #0x5                   	// #5
  4024c0:	mov	x0, xzr
  4024c4:	bl	401df0 <dcgettext@plt>
  4024c8:	ldr	x1, [x22, #648]
  4024cc:	bl	401a30 <fputs@plt>
  4024d0:	adrp	x24, 405000 <ferror@plt+0x3170>
  4024d4:	adrp	x19, 405000 <ferror@plt+0x3170>
  4024d8:	mov	x23, xzr
  4024dc:	add	x24, x24, #0x5b8
  4024e0:	add	x19, x19, #0x853
  4024e4:	add	x8, x24, x23
  4024e8:	ldr	x1, [x8, #24]
  4024ec:	ldr	x20, [x22, #648]
  4024f0:	ldr	x21, [x8]
  4024f4:	mov	w2, #0x5                   	// #5
  4024f8:	mov	x0, xzr
  4024fc:	bl	401df0 <dcgettext@plt>
  402500:	mov	x3, x0
  402504:	mov	x0, x20
  402508:	mov	x1, x19
  40250c:	mov	x2, x21
  402510:	bl	401e50 <fprintf@plt>
  402514:	add	x23, x23, #0x20
  402518:	cmp	x23, #0x80
  40251c:	b.ne	4024e4 <ferror@plt+0x654>  // b.any
  402520:	adrp	x1, 405000 <ferror@plt+0x3170>
  402524:	add	x1, x1, #0x85d
  402528:	mov	w2, #0x5                   	// #5
  40252c:	mov	x0, xzr
  402530:	bl	401df0 <dcgettext@plt>
  402534:	adrp	x1, 405000 <ferror@plt+0x3170>
  402538:	add	x1, x1, #0x878
  40253c:	bl	401e20 <printf@plt>
  402540:	mov	w0, wzr
  402544:	bl	401a40 <exit@plt>
  402548:	stp	x29, x30, [sp, #-64]!
  40254c:	stp	x24, x23, [sp, #16]
  402550:	stp	x22, x21, [sp, #32]
  402554:	stp	x20, x19, [sp, #48]
  402558:	mov	x29, sp
  40255c:	cbz	x0, 4025f8 <ferror@plt+0x768>
  402560:	adrp	x24, 405000 <ferror@plt+0x3170>
  402564:	mov	x20, x1
  402568:	mov	x19, x0
  40256c:	mov	x23, xzr
  402570:	add	x24, x24, #0x5b8
  402574:	b	40259c <ferror@plt+0x70c>
  402578:	ldrb	w8, [x22, x20]
  40257c:	cmp	w8, #0x0
  402580:	cset	w8, ne  // ne = any
  402584:	csel	w21, w23, w21, eq  // eq = none
  402588:	tbz	w8, #0, 4025e0 <ferror@plt+0x750>
  40258c:	add	x23, x23, #0x1
  402590:	cmp	x23, #0x4
  402594:	add	x24, x24, #0x20
  402598:	b.eq	4025c0 <ferror@plt+0x730>  // b.none
  40259c:	ldr	x22, [x24]
  4025a0:	mov	x0, x19
  4025a4:	mov	x2, x20
  4025a8:	mov	x1, x22
  4025ac:	bl	401d20 <strncasecmp@plt>
  4025b0:	cbz	w0, 402578 <ferror@plt+0x6e8>
  4025b4:	mov	w8, #0x1                   	// #1
  4025b8:	tbnz	w8, #0, 40258c <ferror@plt+0x6fc>
  4025bc:	b	4025e0 <ferror@plt+0x750>
  4025c0:	adrp	x1, 405000 <ferror@plt+0x3170>
  4025c4:	add	x1, x1, #0x912
  4025c8:	mov	w2, #0x5                   	// #5
  4025cc:	mov	x0, xzr
  4025d0:	bl	401df0 <dcgettext@plt>
  4025d4:	mov	x1, x19
  4025d8:	bl	401dc0 <warnx@plt>
  4025dc:	mov	w21, #0xffffffff            	// #-1
  4025e0:	mov	w0, w21
  4025e4:	ldp	x20, x19, [sp, #48]
  4025e8:	ldp	x22, x21, [sp, #32]
  4025ec:	ldp	x24, x23, [sp, #16]
  4025f0:	ldp	x29, x30, [sp], #64
  4025f4:	ret
  4025f8:	adrp	x0, 405000 <ferror@plt+0x3170>
  4025fc:	adrp	x1, 405000 <ferror@plt+0x3170>
  402600:	adrp	x3, 405000 <ferror@plt+0x3170>
  402604:	add	x0, x0, #0x8bb
  402608:	add	x1, x1, #0x8cf
  40260c:	add	x3, x3, #0x8e6
  402610:	mov	w2, #0x76                  	// #118
  402614:	bl	401e30 <__assert_fail@plt>
  402618:	sub	sp, sp, #0x70
  40261c:	stp	x22, x21, [sp, #80]
  402620:	mov	x22, x0
  402624:	mov	w0, wzr
  402628:	stp	x29, x30, [sp, #48]
  40262c:	str	x23, [sp, #64]
  402630:	stp	x20, x19, [sp, #96]
  402634:	add	x29, sp, #0x30
  402638:	mov	x20, x2
  40263c:	mov	w21, w1
  402640:	bl	401e60 <scols_init_debug@plt>
  402644:	bl	401be0 <scols_new_table@plt>
  402648:	cbz	x0, 402788 <ferror@plt+0x8f8>
  40264c:	ldrb	w8, [x22]
  402650:	mov	x19, x0
  402654:	tbz	w8, #0, 402674 <ferror@plt+0x7e4>
  402658:	mov	w1, #0x1                   	// #1
  40265c:	mov	x0, x19
  402660:	bl	401d10 <scols_table_enable_json@plt>
  402664:	adrp	x1, 405000 <ferror@plt+0x3170>
  402668:	add	x1, x1, #0x945
  40266c:	mov	x0, x19
  402670:	bl	401a90 <scols_table_set_name@plt>
  402674:	ldrb	w8, [x22]
  402678:	mov	x0, x19
  40267c:	ubfx	w1, w8, #1, #1
  402680:	bl	401ab0 <scols_table_enable_noheadings@plt>
  402684:	ldrb	w8, [x22]
  402688:	mov	x0, x19
  40268c:	ubfx	w1, w8, #2, #1
  402690:	bl	401b10 <scols_table_enable_raw@plt>
  402694:	adrp	x23, 417000 <ferror@plt+0x15170>
  402698:	ldr	x8, [x23, #712]
  40269c:	cbz	x8, 4026d4 <ferror@plt+0x844>
  4026a0:	mov	x22, xzr
  4026a4:	mov	w0, w22
  4026a8:	bl	4028c8 <ferror@plt+0xa38>
  4026ac:	ldr	x1, [x0]
  4026b0:	ldr	d0, [x0, #8]
  4026b4:	ldr	w2, [x0, #16]
  4026b8:	mov	x0, x19
  4026bc:	bl	401ac0 <scols_table_new_column@plt>
  4026c0:	cbz	x0, 40276c <ferror@plt+0x8dc>
  4026c4:	ldr	x8, [x23, #712]
  4026c8:	add	x22, x22, #0x1
  4026cc:	cmp	x22, x8
  4026d0:	b.cc	4026a4 <ferror@plt+0x814>  // b.lo, b.ul, b.last
  4026d4:	cbz	w21, 402720 <ferror@plt+0x890>
  4026d8:	mov	x22, xzr
  4026dc:	sxtw	x21, w21
  4026e0:	ldr	x1, [x20, x22, lsl #3]
  4026e4:	mov	x0, x19
  4026e8:	bl	4028f0 <ferror@plt+0xa60>
  4026ec:	add	x22, x22, #0x1
  4026f0:	cmp	x22, x21
  4026f4:	b.cc	4026e0 <ferror@plt+0x850>  // b.lo, b.ul, b.last
  4026f8:	mov	x0, x19
  4026fc:	bl	401db0 <scols_print_table@plt>
  402700:	mov	x0, x19
  402704:	bl	401c20 <scols_unref_table@plt>
  402708:	ldp	x20, x19, [sp, #96]
  40270c:	ldp	x22, x21, [sp, #80]
  402710:	ldr	x23, [sp, #64]
  402714:	ldp	x29, x30, [sp, #48]
  402718:	add	sp, sp, #0x70
  40271c:	ret
  402720:	adrp	x0, 405000 <ferror@plt+0x3170>
  402724:	add	x0, x0, #0x96e
  402728:	add	x1, sp, #0x8
  40272c:	bl	401d90 <__isoc99_scanf@plt>
  402730:	cbz	w0, 4026f8 <ferror@plt+0x868>
  402734:	adrp	x20, 405000 <ferror@plt+0x3170>
  402738:	adrp	x21, 417000 <ferror@plt+0x15170>
  40273c:	add	x20, x20, #0x96e
  402740:	ldr	x0, [x21, #656]
  402744:	bl	401c80 <feof@plt>
  402748:	cbnz	w0, 4026f8 <ferror@plt+0x868>
  40274c:	add	x1, sp, #0x8
  402750:	mov	x0, x19
  402754:	bl	4028f0 <ferror@plt+0xa60>
  402758:	add	x1, sp, #0x8
  40275c:	mov	x0, x20
  402760:	bl	401d90 <__isoc99_scanf@plt>
  402764:	cbnz	w0, 402740 <ferror@plt+0x8b0>
  402768:	b	4026f8 <ferror@plt+0x868>
  40276c:	adrp	x1, 405000 <ferror@plt+0x3170>
  402770:	add	x1, x1, #0x94b
  402774:	mov	w2, #0x5                   	// #5
  402778:	bl	401df0 <dcgettext@plt>
  40277c:	mov	x1, x0
  402780:	mov	w0, #0x1                   	// #1
  402784:	bl	401e70 <err@plt>
  402788:	adrp	x1, 405000 <ferror@plt+0x3170>
  40278c:	add	x1, x1, #0x925
  402790:	b	402774 <ferror@plt+0x8e4>
  402794:	stp	x29, x30, [sp, #-32]!
  402798:	adrp	x8, 417000 <ferror@plt+0x15170>
  40279c:	ldr	x0, [x8, #648]
  4027a0:	str	x19, [sp, #16]
  4027a4:	mov	x29, sp
  4027a8:	bl	402810 <ferror@plt+0x980>
  4027ac:	cbz	w0, 4027c0 <ferror@plt+0x930>
  4027b0:	bl	401e40 <__errno_location@plt>
  4027b4:	ldr	w8, [x0]
  4027b8:	cmp	w8, #0x20
  4027bc:	b.ne	4027dc <ferror@plt+0x94c>  // b.any
  4027c0:	adrp	x8, 417000 <ferror@plt+0x15170>
  4027c4:	ldr	x0, [x8, #624]
  4027c8:	bl	402810 <ferror@plt+0x980>
  4027cc:	cbnz	w0, 4027fc <ferror@plt+0x96c>
  4027d0:	ldr	x19, [sp, #16]
  4027d4:	ldp	x29, x30, [sp], #32
  4027d8:	ret
  4027dc:	adrp	x1, 405000 <ferror@plt+0x3170>
  4027e0:	add	x1, x1, #0x6bd
  4027e4:	mov	w2, #0x5                   	// #5
  4027e8:	mov	x0, xzr
  4027ec:	mov	w19, w8
  4027f0:	bl	401df0 <dcgettext@plt>
  4027f4:	cbnz	w19, 402804 <ferror@plt+0x974>
  4027f8:	bl	401dc0 <warnx@plt>
  4027fc:	mov	w0, #0x1                   	// #1
  402800:	bl	401a00 <_exit@plt>
  402804:	bl	401cd0 <warn@plt>
  402808:	mov	w0, #0x1                   	// #1
  40280c:	bl	401a00 <_exit@plt>
  402810:	stp	x29, x30, [sp, #-32]!
  402814:	stp	x20, x19, [sp, #16]
  402818:	mov	x29, sp
  40281c:	mov	x20, x0
  402820:	bl	401e40 <__errno_location@plt>
  402824:	mov	x19, x0
  402828:	str	wzr, [x0]
  40282c:	mov	x0, x20
  402830:	bl	401e90 <ferror@plt>
  402834:	cbnz	w0, 402844 <ferror@plt+0x9b4>
  402838:	mov	x0, x20
  40283c:	bl	401da0 <fflush@plt>
  402840:	cbz	w0, 40285c <ferror@plt+0x9cc>
  402844:	ldr	w8, [x19]
  402848:	cmp	w8, #0x9
  40284c:	csetm	w0, ne  // ne = any
  402850:	ldp	x20, x19, [sp, #16]
  402854:	ldp	x29, x30, [sp], #32
  402858:	ret
  40285c:	mov	x0, x20
  402860:	bl	401b50 <fileno@plt>
  402864:	tbnz	w0, #31, 402844 <ferror@plt+0x9b4>
  402868:	bl	401a50 <dup@plt>
  40286c:	tbnz	w0, #31, 402844 <ferror@plt+0x9b4>
  402870:	bl	401c30 <close@plt>
  402874:	cbnz	w0, 402844 <ferror@plt+0x9b4>
  402878:	b	402850 <ferror@plt+0x9c0>
  40287c:	cmp	w0, #0x4a
  402880:	b.ne	402890 <ferror@plt+0xa00>  // b.any
  402884:	adrp	x0, 405000 <ferror@plt+0x3170>
  402888:	add	x0, x0, #0x638
  40288c:	ret
  402890:	adrp	x9, 405000 <ferror@plt+0x3170>
  402894:	mov	w8, w0
  402898:	add	x9, x9, #0x478
  40289c:	ldr	x0, [x9]
  4028a0:	cbz	x0, 4028b4 <ferror@plt+0xa24>
  4028a4:	ldr	w10, [x9, #24]
  4028a8:	add	x9, x9, #0x20
  4028ac:	cmp	w10, w8
  4028b0:	b.ne	40289c <ferror@plt+0xa0c>  // b.any
  4028b4:	ret
  4028b8:	sub	w8, w0, #0x21
  4028bc:	cmp	w8, #0x5e
  4028c0:	cset	w0, cc  // cc = lo, ul, last
  4028c4:	ret
  4028c8:	stp	x29, x30, [sp, #-16]!
  4028cc:	mov	x29, sp
  4028d0:	sxtw	x0, w0
  4028d4:	bl	402bec <ferror@plt+0xd5c>
  4028d8:	adrp	x9, 405000 <ferror@plt+0x3170>
  4028dc:	sxtw	x8, w0
  4028e0:	add	x9, x9, #0x5b8
  4028e4:	add	x0, x9, x8, lsl #5
  4028e8:	ldp	x29, x30, [sp], #16
  4028ec:	ret
  4028f0:	sub	sp, sp, #0xc0
  4028f4:	stp	x29, x30, [sp, #96]
  4028f8:	stp	x28, x27, [sp, #112]
  4028fc:	stp	x26, x25, [sp, #128]
  402900:	stp	x24, x23, [sp, #144]
  402904:	stp	x22, x21, [sp, #160]
  402908:	stp	x20, x19, [sp, #176]
  40290c:	add	x29, sp, #0x60
  402910:	cbz	x0, 402b9c <ferror@plt+0xd0c>
  402914:	mov	x19, x1
  402918:	cbz	x1, 402bbc <ferror@plt+0xd2c>
  40291c:	mov	x1, xzr
  402920:	bl	401c10 <scols_table_new_line@plt>
  402924:	adrp	x28, 417000 <ferror@plt+0x15170>
  402928:	str	x0, [x28, #720]
  40292c:	cbz	x0, 402bdc <ferror@plt+0xd4c>
  402930:	sub	x1, x29, #0x10
  402934:	mov	x0, x19
  402938:	bl	401dd0 <uuid_parse@plt>
  40293c:	cbz	w0, 402950 <ferror@plt+0xac0>
  402940:	mov	w20, #0xffffffff            	// #-1
  402944:	mov	w23, #0x1                   	// #1
  402948:	mov	w21, #0xffffffff            	// #-1
  40294c:	b	40296c <ferror@plt+0xadc>
  402950:	sub	x0, x29, #0x10
  402954:	bl	401bf0 <uuid_variant@plt>
  402958:	mov	w20, w0
  40295c:	sub	x0, x29, #0x10
  402960:	bl	401d80 <uuid_type@plt>
  402964:	mov	w21, w0
  402968:	mov	w23, wzr
  40296c:	adrp	x25, 417000 <ferror@plt+0x15170>
  402970:	ldr	x8, [x25, #712]
  402974:	cbz	x8, 402b58 <ferror@plt+0xcc8>
  402978:	cmp	w20, #0x1
  40297c:	mov	w8, w21
  402980:	str	x8, [sp, #8]
  402984:	cset	w8, eq  // eq = none
  402988:	cmp	w21, #0x1
  40298c:	adrp	x26, 405000 <ferror@plt+0x3170>
  402990:	adrp	x27, 405000 <ferror@plt+0x3170>
  402994:	cset	w9, eq  // eq = none
  402998:	mov	x22, xzr
  40299c:	add	x26, x26, #0x449
  4029a0:	add	x27, x27, #0xa32
  4029a4:	and	w24, w8, w9
  4029a8:	b	4029d4 <ferror@plt+0xb44>
  4029ac:	mov	x2, xzr
  4029b0:	cbz	x2, 4029c4 <ferror@plt+0xb34>
  4029b4:	ldr	x0, [x28, #720]
  4029b8:	mov	x1, x22
  4029bc:	bl	401a60 <scols_line_refer_data@plt>
  4029c0:	cbnz	w0, 402b7c <ferror@plt+0xcec>
  4029c4:	ldr	x8, [x25, #712]
  4029c8:	add	x22, x22, #0x1
  4029cc:	cmp	x22, x8
  4029d0:	b.cs	402b58 <ferror@plt+0xcc8>  // b.hs, b.nlast
  4029d4:	mov	x0, x22
  4029d8:	bl	402bec <ferror@plt+0xd5c>
  4029dc:	cmp	w0, #0x3
  4029e0:	b.hi	402b78 <ferror@plt+0xce8>  // b.pmore
  4029e4:	mov	w8, w0
  4029e8:	adr	x9, 4029f8 <ferror@plt+0xb68>
  4029ec:	ldrb	w10, [x26, x8]
  4029f0:	add	x9, x9, x10, lsl #2
  4029f4:	br	x9
  4029f8:	mov	x0, x19
  4029fc:	b	402a98 <ferror@plt+0xc08>
  402a00:	cbnz	w23, 402a88 <ferror@plt+0xbf8>
  402a04:	cmp	w21, #0x5
  402a08:	b.hi	402af4 <ferror@plt+0xc64>  // b.pmore
  402a0c:	ldr	x10, [sp, #8]
  402a10:	adrp	x11, 405000 <ferror@plt+0x3170>
  402a14:	add	x11, x11, #0x44d
  402a18:	adr	x8, 402a28 <ferror@plt+0xb98>
  402a1c:	ldrb	w9, [x11, x10]
  402a20:	add	x8, x8, x9, lsl #2
  402a24:	br	x8
  402a28:	adrp	x1, 405000 <ferror@plt+0x3170>
  402a2c:	mov	x0, x19
  402a30:	add	x1, x1, #0xa52
  402a34:	bl	401d50 <strspn@plt>
  402a38:	cmp	x0, #0x24
  402a3c:	b.ne	402af4 <ferror@plt+0xc64>  // b.any
  402a40:	adrp	x1, 405000 <ferror@plt+0x3170>
  402a44:	mov	w2, #0x5                   	// #5
  402a48:	mov	x0, xzr
  402a4c:	add	x1, x1, #0xa55
  402a50:	b	402a94 <ferror@plt+0xc04>
  402a54:	cbnz	w23, 402a88 <ferror@plt+0xbf8>
  402a58:	cbz	w24, 4029ac <ferror@plt+0xb1c>
  402a5c:	sub	x0, x29, #0x10
  402a60:	sub	x1, x29, #0x20
  402a64:	bl	401d70 <uuid_time@plt>
  402a68:	sub	x0, x29, #0x20
  402a6c:	add	x2, sp, #0x14
  402a70:	mov	w1, #0x17                  	// #23
  402a74:	mov	w3, #0x2a                  	// #42
  402a78:	bl	404e8c <ferror@plt+0x2ffc>
  402a7c:	add	x0, sp, #0x14
  402a80:	b	402a98 <ferror@plt+0xc08>
  402a84:	cbz	w23, 402aa8 <ferror@plt+0xc18>
  402a88:	mov	w2, #0x5                   	// #5
  402a8c:	mov	x0, xzr
  402a90:	mov	x1, x27
  402a94:	bl	401df0 <dcgettext@plt>
  402a98:	bl	402c60 <ferror@plt+0xdd0>
  402a9c:	mov	x2, x0
  402aa0:	cbnz	x2, 4029b4 <ferror@plt+0xb24>
  402aa4:	b	4029c4 <ferror@plt+0xb34>
  402aa8:	cmp	w20, #0x2
  402aac:	b.eq	402ad4 <ferror@plt+0xc44>  // b.none
  402ab0:	cmp	w20, #0x1
  402ab4:	b.eq	402ac8 <ferror@plt+0xc38>  // b.none
  402ab8:	cbnz	w20, 402ae0 <ferror@plt+0xc50>
  402abc:	adrp	x0, 405000 <ferror@plt+0x3170>
  402ac0:	add	x0, x0, #0xa3a
  402ac4:	b	402a98 <ferror@plt+0xc08>
  402ac8:	adrp	x0, 405000 <ferror@plt+0x3170>
  402acc:	add	x0, x0, #0xa3e
  402ad0:	b	402a98 <ferror@plt+0xc08>
  402ad4:	adrp	x0, 405000 <ferror@plt+0x3170>
  402ad8:	add	x0, x0, #0xa42
  402adc:	b	402a98 <ferror@plt+0xc08>
  402ae0:	adrp	x1, 405000 <ferror@plt+0x3170>
  402ae4:	mov	w2, #0x5                   	// #5
  402ae8:	mov	x0, xzr
  402aec:	add	x1, x1, #0xa4c
  402af0:	b	402a94 <ferror@plt+0xc04>
  402af4:	adrp	x1, 405000 <ferror@plt+0x3170>
  402af8:	mov	w2, #0x5                   	// #5
  402afc:	mov	x0, xzr
  402b00:	add	x1, x1, #0xa59
  402b04:	b	402a94 <ferror@plt+0xc04>
  402b08:	adrp	x1, 405000 <ferror@plt+0x3170>
  402b0c:	mov	w2, #0x5                   	// #5
  402b10:	mov	x0, xzr
  402b14:	add	x1, x1, #0xa77
  402b18:	b	402a94 <ferror@plt+0xc04>
  402b1c:	adrp	x1, 405000 <ferror@plt+0x3170>
  402b20:	mov	w2, #0x5                   	// #5
  402b24:	mov	x0, xzr
  402b28:	add	x1, x1, #0xa61
  402b2c:	b	402a94 <ferror@plt+0xc04>
  402b30:	adrp	x1, 405000 <ferror@plt+0x3170>
  402b34:	mov	w2, #0x5                   	// #5
  402b38:	mov	x0, xzr
  402b3c:	add	x1, x1, #0xa6c
  402b40:	b	402a94 <ferror@plt+0xc04>
  402b44:	adrp	x1, 405000 <ferror@plt+0x3170>
  402b48:	mov	w2, #0x5                   	// #5
  402b4c:	mov	x0, xzr
  402b50:	add	x1, x1, #0xa7e
  402b54:	b	402a94 <ferror@plt+0xc04>
  402b58:	ldp	x20, x19, [sp, #176]
  402b5c:	ldp	x22, x21, [sp, #160]
  402b60:	ldp	x24, x23, [sp, #144]
  402b64:	ldp	x26, x25, [sp, #128]
  402b68:	ldp	x28, x27, [sp, #112]
  402b6c:	ldp	x29, x30, [sp, #96]
  402b70:	add	sp, sp, #0xc0
  402b74:	ret
  402b78:	bl	401c70 <abort@plt>
  402b7c:	adrp	x1, 405000 <ferror@plt+0x3170>
  402b80:	add	x1, x1, #0xa89
  402b84:	mov	w2, #0x5                   	// #5
  402b88:	mov	x0, xzr
  402b8c:	bl	401df0 <dcgettext@plt>
  402b90:	mov	x1, x0
  402b94:	mov	w0, #0x1                   	// #1
  402b98:	bl	401e00 <errx@plt>
  402b9c:	adrp	x0, 405000 <ferror@plt+0x3170>
  402ba0:	adrp	x1, 405000 <ferror@plt+0x3170>
  402ba4:	adrp	x3, 405000 <ferror@plt+0x3170>
  402ba8:	add	x0, x0, #0x9cb
  402bac:	add	x1, x1, #0x8cf
  402bb0:	add	x3, x3, #0x9ce
  402bb4:	mov	w2, #0x95                  	// #149
  402bb8:	bl	401e30 <__assert_fail@plt>
  402bbc:	adrp	x0, 405000 <ferror@plt+0x3170>
  402bc0:	adrp	x1, 405000 <ferror@plt+0x3170>
  402bc4:	adrp	x3, 405000 <ferror@plt+0x3170>
  402bc8:	add	x0, x0, #0xa0e
  402bcc:	add	x1, x1, #0x8cf
  402bd0:	add	x3, x3, #0x9ce
  402bd4:	mov	w2, #0x96                  	// #150
  402bd8:	bl	401e30 <__assert_fail@plt>
  402bdc:	adrp	x1, 405000 <ferror@plt+0x3170>
  402be0:	add	x1, x1, #0xa13
  402be4:	mov	w2, #0x5                   	// #5
  402be8:	b	402b8c <ferror@plt+0xcfc>
  402bec:	stp	x29, x30, [sp, #-16]!
  402bf0:	adrp	x8, 417000 <ferror@plt+0x15170>
  402bf4:	ldr	x8, [x8, #712]
  402bf8:	mov	x29, sp
  402bfc:	cmp	x8, x0
  402c00:	b.ls	402c20 <ferror@plt+0xd90>  // b.plast
  402c04:	adrp	x8, 417000 <ferror@plt+0x15170>
  402c08:	add	x8, x8, #0x2a8
  402c0c:	ldr	w0, [x8, x0, lsl #2]
  402c10:	cmp	w0, #0x4
  402c14:	b.ge	402c40 <ferror@plt+0xdb0>  // b.tcont
  402c18:	ldp	x29, x30, [sp], #16
  402c1c:	ret
  402c20:	adrp	x0, 405000 <ferror@plt+0x3170>
  402c24:	adrp	x1, 405000 <ferror@plt+0x3170>
  402c28:	adrp	x3, 405000 <ferror@plt+0x3170>
  402c2c:	add	x0, x0, #0x97c
  402c30:	add	x1, x1, #0x8cf
  402c34:	add	x3, x3, #0x98b
  402c38:	mov	w2, #0x83                  	// #131
  402c3c:	bl	401e30 <__assert_fail@plt>
  402c40:	adrp	x0, 405000 <ferror@plt+0x3170>
  402c44:	adrp	x1, 405000 <ferror@plt+0x3170>
  402c48:	adrp	x3, 405000 <ferror@plt+0x3170>
  402c4c:	add	x0, x0, #0x9a5
  402c50:	add	x1, x1, #0x8cf
  402c54:	add	x3, x3, #0x98b
  402c58:	mov	w2, #0x84                  	// #132
  402c5c:	bl	401e30 <__assert_fail@plt>
  402c60:	stp	x29, x30, [sp, #-16]!
  402c64:	mov	x29, sp
  402c68:	cbz	x0, 402c7c <ferror@plt+0xdec>
  402c6c:	bl	401c00 <strdup@plt>
  402c70:	cbz	x0, 402c9c <ferror@plt+0xe0c>
  402c74:	ldp	x29, x30, [sp], #16
  402c78:	ret
  402c7c:	adrp	x0, 405000 <ferror@plt+0x3170>
  402c80:	adrp	x1, 405000 <ferror@plt+0x3170>
  402c84:	adrp	x3, 405000 <ferror@plt+0x3170>
  402c88:	add	x0, x0, #0xaa3
  402c8c:	add	x1, x1, #0xaa7
  402c90:	add	x3, x3, #0xaba
  402c94:	mov	w2, #0x4a                  	// #74
  402c98:	bl	401e30 <__assert_fail@plt>
  402c9c:	adrp	x1, 405000 <ferror@plt+0x3170>
  402ca0:	add	x1, x1, #0xad6
  402ca4:	mov	w0, #0x1                   	// #1
  402ca8:	bl	401e70 <err@plt>
  402cac:	adrp	x8, 417000 <ferror@plt+0x15170>
  402cb0:	str	w0, [x8, #616]
  402cb4:	ret
  402cb8:	sub	sp, sp, #0x80
  402cbc:	stp	x29, x30, [sp, #32]
  402cc0:	stp	x28, x27, [sp, #48]
  402cc4:	stp	x26, x25, [sp, #64]
  402cc8:	stp	x24, x23, [sp, #80]
  402ccc:	stp	x22, x21, [sp, #96]
  402cd0:	stp	x20, x19, [sp, #112]
  402cd4:	add	x29, sp, #0x20
  402cd8:	str	xzr, [x1]
  402cdc:	cbz	x0, 402d18 <ferror@plt+0xe88>
  402ce0:	ldrb	w8, [x0]
  402ce4:	mov	x21, x0
  402ce8:	cbz	w8, 402d18 <ferror@plt+0xe88>
  402cec:	mov	x20, x2
  402cf0:	mov	x19, x1
  402cf4:	bl	401ce0 <__ctype_b_loc@plt>
  402cf8:	ldr	x8, [x0]
  402cfc:	mov	x23, x0
  402d00:	mov	x9, x21
  402d04:	ldrb	w10, [x9], #1
  402d08:	ldrh	w11, [x8, x10, lsl #1]
  402d0c:	tbnz	w11, #13, 402d04 <ferror@plt+0xe74>
  402d10:	cmp	w10, #0x2d
  402d14:	b.ne	402d30 <ferror@plt+0xea0>  // b.any
  402d18:	mov	w21, #0xffffffea            	// #-22
  402d1c:	tbz	w21, #31, 402f5c <ferror@plt+0x10cc>
  402d20:	neg	w19, w21
  402d24:	bl	401e40 <__errno_location@plt>
  402d28:	str	w19, [x0]
  402d2c:	b	402f5c <ferror@plt+0x10cc>
  402d30:	bl	401e40 <__errno_location@plt>
  402d34:	mov	x25, x0
  402d38:	str	wzr, [x0]
  402d3c:	sub	x1, x29, #0x8
  402d40:	mov	x0, x21
  402d44:	mov	w2, wzr
  402d48:	stur	xzr, [x29, #-8]
  402d4c:	bl	401c60 <strtoumax@plt>
  402d50:	ldur	x24, [x29, #-8]
  402d54:	str	x0, [sp, #16]
  402d58:	cmp	x24, x21
  402d5c:	b.eq	402d74 <ferror@plt+0xee4>  // b.none
  402d60:	add	x8, x0, #0x1
  402d64:	cmp	x8, #0x1
  402d68:	b.hi	402d8c <ferror@plt+0xefc>  // b.pmore
  402d6c:	ldr	w8, [x25]
  402d70:	cbz	w8, 402d8c <ferror@plt+0xefc>
  402d74:	ldr	w8, [x25]
  402d78:	mov	w9, #0xffffffea            	// #-22
  402d7c:	cmp	w8, #0x0
  402d80:	csneg	w21, w9, w8, eq  // eq = none
  402d84:	tbz	w21, #31, 402f5c <ferror@plt+0x10cc>
  402d88:	b	402d20 <ferror@plt+0xe90>
  402d8c:	cbz	x24, 402f4c <ferror@plt+0x10bc>
  402d90:	ldrb	w8, [x24]
  402d94:	cbz	w8, 402f4c <ferror@plt+0x10bc>
  402d98:	mov	w28, wzr
  402d9c:	mov	w21, wzr
  402da0:	mov	x22, xzr
  402da4:	b	402dbc <ferror@plt+0xf2c>
  402da8:	mov	x27, xzr
  402dac:	cbz	x22, 402e44 <ferror@plt+0xfb4>
  402db0:	mov	w21, #0xffffffea            	// #-22
  402db4:	mov	w8, wzr
  402db8:	tbz	wzr, #0, 402f58 <ferror@plt+0x10c8>
  402dbc:	ldrb	w8, [x24, #1]
  402dc0:	cmp	w8, #0x61
  402dc4:	b.le	402e04 <ferror@plt+0xf74>
  402dc8:	cmp	w8, #0x62
  402dcc:	b.eq	402e0c <ferror@plt+0xf7c>  // b.none
  402dd0:	cmp	w8, #0x69
  402dd4:	b.ne	402e18 <ferror@plt+0xf88>  // b.any
  402dd8:	ldrb	w9, [x24, #2]
  402ddc:	orr	w9, w9, #0x20
  402de0:	cmp	w9, #0x62
  402de4:	b.ne	402df0 <ferror@plt+0xf60>  // b.any
  402de8:	ldrb	w9, [x24, #3]
  402dec:	cbz	w9, 402f80 <ferror@plt+0x10f0>
  402df0:	cmp	w8, #0x42
  402df4:	b.eq	402e0c <ferror@plt+0xf7c>  // b.none
  402df8:	cmp	w8, #0x62
  402dfc:	b.ne	402e14 <ferror@plt+0xf84>  // b.any
  402e00:	b	402e0c <ferror@plt+0xf7c>
  402e04:	cmp	w8, #0x42
  402e08:	b.ne	402e14 <ferror@plt+0xf84>  // b.any
  402e0c:	ldrb	w9, [x24, #2]
  402e10:	cbz	w9, 402f88 <ferror@plt+0x10f8>
  402e14:	cbz	w8, 402f80 <ferror@plt+0x10f0>
  402e18:	bl	401b40 <localeconv@plt>
  402e1c:	cbz	x0, 402e2c <ferror@plt+0xf9c>
  402e20:	ldr	x26, [x0]
  402e24:	cbnz	x26, 402e34 <ferror@plt+0xfa4>
  402e28:	b	402da8 <ferror@plt+0xf18>
  402e2c:	mov	x26, xzr
  402e30:	cbz	x26, 402da8 <ferror@plt+0xf18>
  402e34:	mov	x0, x26
  402e38:	bl	401a20 <strlen@plt>
  402e3c:	mov	x27, x0
  402e40:	cbnz	x22, 402db0 <ferror@plt+0xf20>
  402e44:	mov	w8, wzr
  402e48:	cbz	x26, 402ec4 <ferror@plt+0x1034>
  402e4c:	ldrb	w9, [x24]
  402e50:	cbz	w9, 402ed0 <ferror@plt+0x1040>
  402e54:	mov	x0, x26
  402e58:	mov	x1, x24
  402e5c:	mov	x2, x27
  402e60:	bl	401b80 <strncmp@plt>
  402e64:	cbnz	w0, 402db0 <ferror@plt+0xf20>
  402e68:	add	x24, x24, x27
  402e6c:	ldrb	w8, [x24]
  402e70:	cmp	w8, #0x30
  402e74:	b.ne	402e88 <ferror@plt+0xff8>  // b.any
  402e78:	ldrb	w8, [x24, #1]!
  402e7c:	add	w28, w28, #0x1
  402e80:	cmp	w8, #0x30
  402e84:	b.eq	402e78 <ferror@plt+0xfe8>  // b.none
  402e88:	ldr	x9, [x23]
  402e8c:	sxtb	x8, w8
  402e90:	ldrh	w8, [x9, x8, lsl #1]
  402e94:	tbnz	w8, #11, 402edc <ferror@plt+0x104c>
  402e98:	mov	x22, xzr
  402e9c:	stur	x24, [x29, #-8]
  402ea0:	cbz	x22, 402eb4 <ferror@plt+0x1024>
  402ea4:	ldur	x8, [x29, #-8]
  402ea8:	cbz	x8, 402f34 <ferror@plt+0x10a4>
  402eac:	ldrb	w8, [x8]
  402eb0:	cbz	w8, 402f40 <ferror@plt+0x10b0>
  402eb4:	ldur	x24, [x29, #-8]
  402eb8:	mov	w8, #0x1                   	// #1
  402ebc:	tbnz	w8, #0, 402dbc <ferror@plt+0xf2c>
  402ec0:	b	402f58 <ferror@plt+0x10c8>
  402ec4:	mov	w21, #0xffffffea            	// #-22
  402ec8:	tbnz	w8, #0, 402dbc <ferror@plt+0xf2c>
  402ecc:	b	402f58 <ferror@plt+0x10c8>
  402ed0:	mov	w21, #0xffffffea            	// #-22
  402ed4:	tbnz	w8, #0, 402dbc <ferror@plt+0xf2c>
  402ed8:	b	402f58 <ferror@plt+0x10c8>
  402edc:	sub	x1, x29, #0x8
  402ee0:	mov	x0, x24
  402ee4:	mov	w2, wzr
  402ee8:	str	wzr, [x25]
  402eec:	stur	xzr, [x29, #-8]
  402ef0:	bl	401c60 <strtoumax@plt>
  402ef4:	ldur	x8, [x29, #-8]
  402ef8:	mov	x22, x0
  402efc:	cmp	x8, x24
  402f00:	b.eq	402f18 <ferror@plt+0x1088>  // b.none
  402f04:	add	x8, x22, #0x1
  402f08:	cmp	x8, #0x1
  402f0c:	b.hi	402ea0 <ferror@plt+0x1010>  // b.pmore
  402f10:	ldr	w8, [x25]
  402f14:	cbz	w8, 402ea0 <ferror@plt+0x1010>
  402f18:	ldr	w9, [x25]
  402f1c:	mov	w10, #0xffffffea            	// #-22
  402f20:	mov	w8, wzr
  402f24:	cmp	w9, #0x0
  402f28:	csneg	w21, w10, w9, eq  // eq = none
  402f2c:	tbnz	w8, #0, 402dbc <ferror@plt+0xf2c>
  402f30:	b	402f58 <ferror@plt+0x10c8>
  402f34:	mov	w21, #0xffffffea            	// #-22
  402f38:	tbnz	w8, #0, 402dbc <ferror@plt+0xf2c>
  402f3c:	b	402f58 <ferror@plt+0x10c8>
  402f40:	mov	w21, #0xffffffea            	// #-22
  402f44:	tbnz	w8, #0, 402dbc <ferror@plt+0xf2c>
  402f48:	b	402f58 <ferror@plt+0x10c8>
  402f4c:	mov	w21, wzr
  402f50:	ldr	x8, [sp, #16]
  402f54:	str	x8, [x19]
  402f58:	tbnz	w21, #31, 402d20 <ferror@plt+0xe90>
  402f5c:	mov	w0, w21
  402f60:	ldp	x20, x19, [sp, #112]
  402f64:	ldp	x22, x21, [sp, #96]
  402f68:	ldp	x24, x23, [sp, #80]
  402f6c:	ldp	x26, x25, [sp, #64]
  402f70:	ldp	x28, x27, [sp, #48]
  402f74:	ldp	x29, x30, [sp, #32]
  402f78:	add	sp, sp, #0x80
  402f7c:	ret
  402f80:	mov	w23, #0x400                 	// #1024
  402f84:	b	402f8c <ferror@plt+0x10fc>
  402f88:	mov	w23, #0x3e8                 	// #1000
  402f8c:	ldrsb	w24, [x24]
  402f90:	adrp	x21, 405000 <ferror@plt+0x3170>
  402f94:	add	x21, x21, #0xafa
  402f98:	mov	w2, #0x9                   	// #9
  402f9c:	mov	x0, x21
  402fa0:	mov	w1, w24
  402fa4:	bl	401de0 <memchr@plt>
  402fa8:	cbnz	x0, 402fc8 <ferror@plt+0x1138>
  402fac:	adrp	x21, 405000 <ferror@plt+0x3170>
  402fb0:	add	x21, x21, #0xb03
  402fb4:	mov	w2, #0x9                   	// #9
  402fb8:	mov	x0, x21
  402fbc:	mov	w1, w24
  402fc0:	bl	401de0 <memchr@plt>
  402fc4:	cbz	x0, 402d18 <ferror@plt+0xe88>
  402fc8:	sub	w8, w0, w21
  402fcc:	add	w24, w8, #0x1
  402fd0:	add	x0, sp, #0x10
  402fd4:	mov	w1, w23
  402fd8:	mov	w2, w24
  402fdc:	bl	40309c <ferror@plt+0x120c>
  402fe0:	mov	w21, w0
  402fe4:	cbz	x20, 402fec <ferror@plt+0x115c>
  402fe8:	str	w24, [x20]
  402fec:	cbz	x22, 402f50 <ferror@plt+0x10c0>
  402ff0:	cbz	w24, 402f50 <ferror@plt+0x10c0>
  402ff4:	mov	w8, #0x1                   	// #1
  402ff8:	add	x0, sp, #0x8
  402ffc:	mov	w1, w23
  403000:	mov	w2, w24
  403004:	str	x8, [sp, #8]
  403008:	bl	40309c <ferror@plt+0x120c>
  40300c:	mov	w8, #0xa                   	// #10
  403010:	cmp	x22, #0xb
  403014:	b.cc	403028 <ferror@plt+0x1198>  // b.lo, b.ul, b.last
  403018:	add	x8, x8, x8, lsl #2
  40301c:	lsl	x8, x8, #1
  403020:	cmp	x8, x22
  403024:	b.cc	403018 <ferror@plt+0x1188>  // b.lo, b.ul, b.last
  403028:	cmp	w28, #0x1
  40302c:	b.lt	403040 <ferror@plt+0x11b0>  // b.tstop
  403030:	add	x8, x8, x8, lsl #2
  403034:	subs	w28, w28, #0x1
  403038:	lsl	x8, x8, #1
  40303c:	b.ne	403030 <ferror@plt+0x11a0>  // b.any
  403040:	ldp	x10, x9, [sp, #8]
  403044:	mov	x11, #0xcccccccccccccccc    	// #-3689348814741910324
  403048:	mov	w13, #0x1                   	// #1
  40304c:	movk	x11, #0xcccd
  403050:	mov	w12, #0xa                   	// #10
  403054:	b	403068 <ferror@plt+0x11d8>
  403058:	cmp	x22, #0x9
  40305c:	mov	x22, x14
  403060:	mov	x13, x15
  403064:	b.ls	403094 <ferror@plt+0x1204>  // b.plast
  403068:	umulh	x14, x22, x11
  40306c:	lsr	x14, x14, #3
  403070:	add	x15, x13, x13, lsl #2
  403074:	msub	x16, x14, x12, x22
  403078:	lsl	x15, x15, #1
  40307c:	cbz	x16, 403058 <ferror@plt+0x11c8>
  403080:	udiv	x13, x8, x13
  403084:	udiv	x13, x13, x16
  403088:	udiv	x13, x10, x13
  40308c:	add	x9, x9, x13
  403090:	b	403058 <ferror@plt+0x11c8>
  403094:	str	x9, [sp, #16]
  403098:	b	402f50 <ferror@plt+0x10c0>
  40309c:	cbz	w2, 4030c4 <ferror@plt+0x1234>
  4030a0:	sxtw	x8, w1
  4030a4:	ldr	x9, [x0]
  4030a8:	umulh	x10, x8, x9
  4030ac:	cmp	xzr, x10
  4030b0:	b.ne	4030cc <ferror@plt+0x123c>  // b.any
  4030b4:	sub	w2, w2, #0x1
  4030b8:	mul	x9, x9, x8
  4030bc:	str	x9, [x0]
  4030c0:	cbnz	w2, 4030a4 <ferror@plt+0x1214>
  4030c4:	mov	w0, wzr
  4030c8:	ret
  4030cc:	mov	w0, #0xffffffde            	// #-34
  4030d0:	ret
  4030d4:	stp	x29, x30, [sp, #-16]!
  4030d8:	mov	x2, xzr
  4030dc:	mov	x29, sp
  4030e0:	bl	402cb8 <ferror@plt+0xe28>
  4030e4:	ldp	x29, x30, [sp], #16
  4030e8:	ret
  4030ec:	stp	x29, x30, [sp, #-48]!
  4030f0:	stp	x22, x21, [sp, #16]
  4030f4:	stp	x20, x19, [sp, #32]
  4030f8:	mov	x20, x1
  4030fc:	mov	x19, x0
  403100:	mov	x21, x0
  403104:	mov	x29, sp
  403108:	cbz	x0, 403138 <ferror@plt+0x12a8>
  40310c:	ldrb	w22, [x19]
  403110:	mov	x21, x19
  403114:	cbz	w22, 403138 <ferror@plt+0x12a8>
  403118:	mov	x21, x19
  40311c:	bl	401ce0 <__ctype_b_loc@plt>
  403120:	ldr	x8, [x0]
  403124:	and	x9, x22, #0xff
  403128:	ldrh	w8, [x8, x9, lsl #1]
  40312c:	tbz	w8, #11, 403138 <ferror@plt+0x12a8>
  403130:	ldrb	w22, [x21, #1]!
  403134:	cbnz	w22, 40311c <ferror@plt+0x128c>
  403138:	cbz	x20, 403140 <ferror@plt+0x12b0>
  40313c:	str	x21, [x20]
  403140:	cmp	x21, x19
  403144:	b.ls	403158 <ferror@plt+0x12c8>  // b.plast
  403148:	ldrb	w8, [x21]
  40314c:	cmp	w8, #0x0
  403150:	cset	w0, eq  // eq = none
  403154:	b	40315c <ferror@plt+0x12cc>
  403158:	mov	w0, wzr
  40315c:	ldp	x20, x19, [sp, #32]
  403160:	ldp	x22, x21, [sp, #16]
  403164:	ldp	x29, x30, [sp], #48
  403168:	ret
  40316c:	stp	x29, x30, [sp, #-48]!
  403170:	stp	x22, x21, [sp, #16]
  403174:	stp	x20, x19, [sp, #32]
  403178:	mov	x20, x1
  40317c:	mov	x19, x0
  403180:	mov	x21, x0
  403184:	mov	x29, sp
  403188:	cbz	x0, 4031b8 <ferror@plt+0x1328>
  40318c:	ldrb	w22, [x19]
  403190:	mov	x21, x19
  403194:	cbz	w22, 4031b8 <ferror@plt+0x1328>
  403198:	mov	x21, x19
  40319c:	bl	401ce0 <__ctype_b_loc@plt>
  4031a0:	ldr	x8, [x0]
  4031a4:	and	x9, x22, #0xff
  4031a8:	ldrh	w8, [x8, x9, lsl #1]
  4031ac:	tbz	w8, #12, 4031b8 <ferror@plt+0x1328>
  4031b0:	ldrb	w22, [x21, #1]!
  4031b4:	cbnz	w22, 40319c <ferror@plt+0x130c>
  4031b8:	cbz	x20, 4031c0 <ferror@plt+0x1330>
  4031bc:	str	x21, [x20]
  4031c0:	cmp	x21, x19
  4031c4:	b.ls	4031d8 <ferror@plt+0x1348>  // b.plast
  4031c8:	ldrb	w8, [x21]
  4031cc:	cmp	w8, #0x0
  4031d0:	cset	w0, eq  // eq = none
  4031d4:	b	4031dc <ferror@plt+0x134c>
  4031d8:	mov	w0, wzr
  4031dc:	ldp	x20, x19, [sp, #32]
  4031e0:	ldp	x22, x21, [sp, #16]
  4031e4:	ldp	x29, x30, [sp], #48
  4031e8:	ret
  4031ec:	sub	sp, sp, #0x100
  4031f0:	stp	x29, x30, [sp, #208]
  4031f4:	add	x29, sp, #0xd0
  4031f8:	mov	x8, #0xffffffffffffffd0    	// #-48
  4031fc:	mov	x9, sp
  403200:	sub	x10, x29, #0x50
  403204:	stp	x22, x21, [sp, #224]
  403208:	stp	x20, x19, [sp, #240]
  40320c:	mov	x20, x1
  403210:	mov	x19, x0
  403214:	movk	x8, #0xff80, lsl #32
  403218:	add	x11, x29, #0x30
  40321c:	add	x9, x9, #0x80
  403220:	add	x22, x10, #0x30
  403224:	stp	x2, x3, [x29, #-80]
  403228:	stp	x4, x5, [x29, #-64]
  40322c:	stp	x6, x7, [x29, #-48]
  403230:	stp	q1, q2, [sp, #16]
  403234:	stp	q3, q4, [sp, #48]
  403238:	str	q0, [sp]
  40323c:	stp	q5, q6, [sp, #80]
  403240:	str	q7, [sp, #112]
  403244:	stp	x9, x8, [x29, #-16]
  403248:	stp	x11, x22, [x29, #-32]
  40324c:	ldursw	x8, [x29, #-8]
  403250:	tbz	w8, #31, 403264 <ferror@plt+0x13d4>
  403254:	add	w9, w8, #0x8
  403258:	cmp	w9, #0x0
  40325c:	stur	w9, [x29, #-8]
  403260:	b.le	4032c4 <ferror@plt+0x1434>
  403264:	ldur	x8, [x29, #-32]
  403268:	add	x9, x8, #0x8
  40326c:	stur	x9, [x29, #-32]
  403270:	ldr	x1, [x8]
  403274:	cbz	x1, 4032e0 <ferror@plt+0x1450>
  403278:	ldursw	x8, [x29, #-8]
  40327c:	tbz	w8, #31, 403290 <ferror@plt+0x1400>
  403280:	add	w9, w8, #0x8
  403284:	cmp	w9, #0x0
  403288:	stur	w9, [x29, #-8]
  40328c:	b.le	4032d4 <ferror@plt+0x1444>
  403290:	ldur	x8, [x29, #-32]
  403294:	add	x9, x8, #0x8
  403298:	stur	x9, [x29, #-32]
  40329c:	ldr	x21, [x8]
  4032a0:	cbz	x21, 4032e0 <ferror@plt+0x1450>
  4032a4:	mov	x0, x19
  4032a8:	bl	401cc0 <strcmp@plt>
  4032ac:	cbz	w0, 4032fc <ferror@plt+0x146c>
  4032b0:	mov	x0, x19
  4032b4:	mov	x1, x21
  4032b8:	bl	401cc0 <strcmp@plt>
  4032bc:	cbnz	w0, 40324c <ferror@plt+0x13bc>
  4032c0:	b	403300 <ferror@plt+0x1470>
  4032c4:	add	x8, x22, x8
  4032c8:	ldr	x1, [x8]
  4032cc:	cbnz	x1, 403278 <ferror@plt+0x13e8>
  4032d0:	b	4032e0 <ferror@plt+0x1450>
  4032d4:	add	x8, x22, x8
  4032d8:	ldr	x21, [x8]
  4032dc:	cbnz	x21, 4032a4 <ferror@plt+0x1414>
  4032e0:	adrp	x8, 417000 <ferror@plt+0x15170>
  4032e4:	ldr	w0, [x8, #616]
  4032e8:	adrp	x1, 405000 <ferror@plt+0x3170>
  4032ec:	add	x1, x1, #0xb0c
  4032f0:	mov	x2, x20
  4032f4:	mov	x3, x19
  4032f8:	bl	401e00 <errx@plt>
  4032fc:	mov	w0, #0x1                   	// #1
  403300:	ldp	x20, x19, [sp, #240]
  403304:	ldp	x22, x21, [sp, #224]
  403308:	ldp	x29, x30, [sp, #208]
  40330c:	add	sp, sp, #0x100
  403310:	ret
  403314:	cbz	x1, 403338 <ferror@plt+0x14a8>
  403318:	sxtb	w8, w2
  40331c:	ldrsb	w9, [x0]
  403320:	cbz	w9, 403338 <ferror@plt+0x14a8>
  403324:	cmp	w8, w9
  403328:	b.eq	40333c <ferror@plt+0x14ac>  // b.none
  40332c:	sub	x1, x1, #0x1
  403330:	add	x0, x0, #0x1
  403334:	cbnz	x1, 40331c <ferror@plt+0x148c>
  403338:	mov	x0, xzr
  40333c:	ret
  403340:	stp	x29, x30, [sp, #-32]!
  403344:	stp	x20, x19, [sp, #16]
  403348:	mov	x29, sp
  40334c:	mov	x20, x1
  403350:	mov	x19, x0
  403354:	bl	403394 <ferror@plt+0x1504>
  403358:	cmp	w0, w0, sxth
  40335c:	b.ne	40336c <ferror@plt+0x14dc>  // b.any
  403360:	ldp	x20, x19, [sp, #16]
  403364:	ldp	x29, x30, [sp], #32
  403368:	ret
  40336c:	bl	401e40 <__errno_location@plt>
  403370:	mov	w8, #0x22                  	// #34
  403374:	str	w8, [x0]
  403378:	adrp	x8, 417000 <ferror@plt+0x15170>
  40337c:	ldr	w0, [x8, #616]
  403380:	adrp	x1, 405000 <ferror@plt+0x3170>
  403384:	add	x1, x1, #0xb0c
  403388:	mov	x2, x20
  40338c:	mov	x3, x19
  403390:	bl	401e70 <err@plt>
  403394:	stp	x29, x30, [sp, #-32]!
  403398:	stp	x20, x19, [sp, #16]
  40339c:	mov	x29, sp
  4033a0:	mov	x20, x1
  4033a4:	mov	x19, x0
  4033a8:	bl	40346c <ferror@plt+0x15dc>
  4033ac:	cmp	x0, w0, sxtw
  4033b0:	b.ne	4033c0 <ferror@plt+0x1530>  // b.any
  4033b4:	ldp	x20, x19, [sp, #16]
  4033b8:	ldp	x29, x30, [sp], #32
  4033bc:	ret
  4033c0:	bl	401e40 <__errno_location@plt>
  4033c4:	mov	w8, #0x22                  	// #34
  4033c8:	str	w8, [x0]
  4033cc:	adrp	x8, 417000 <ferror@plt+0x15170>
  4033d0:	ldr	w0, [x8, #616]
  4033d4:	adrp	x1, 405000 <ferror@plt+0x3170>
  4033d8:	add	x1, x1, #0xb0c
  4033dc:	mov	x2, x20
  4033e0:	mov	x3, x19
  4033e4:	bl	401e70 <err@plt>
  4033e8:	stp	x29, x30, [sp, #-16]!
  4033ec:	mov	w2, #0xa                   	// #10
  4033f0:	mov	x29, sp
  4033f4:	bl	403400 <ferror@plt+0x1570>
  4033f8:	ldp	x29, x30, [sp], #16
  4033fc:	ret
  403400:	stp	x29, x30, [sp, #-32]!
  403404:	stp	x20, x19, [sp, #16]
  403408:	mov	x29, sp
  40340c:	mov	x20, x1
  403410:	mov	x19, x0
  403414:	bl	403524 <ferror@plt+0x1694>
  403418:	cmp	w0, #0x10, lsl #12
  40341c:	b.cs	40342c <ferror@plt+0x159c>  // b.hs, b.nlast
  403420:	ldp	x20, x19, [sp, #16]
  403424:	ldp	x29, x30, [sp], #32
  403428:	ret
  40342c:	bl	401e40 <__errno_location@plt>
  403430:	mov	w8, #0x22                  	// #34
  403434:	str	w8, [x0]
  403438:	adrp	x8, 417000 <ferror@plt+0x15170>
  40343c:	ldr	w0, [x8, #616]
  403440:	adrp	x1, 405000 <ferror@plt+0x3170>
  403444:	add	x1, x1, #0xb0c
  403448:	mov	x2, x20
  40344c:	mov	x3, x19
  403450:	bl	401e70 <err@plt>
  403454:	stp	x29, x30, [sp, #-16]!
  403458:	mov	w2, #0x10                  	// #16
  40345c:	mov	x29, sp
  403460:	bl	403400 <ferror@plt+0x1570>
  403464:	ldp	x29, x30, [sp], #16
  403468:	ret
  40346c:	stp	x29, x30, [sp, #-48]!
  403470:	mov	x29, sp
  403474:	str	x21, [sp, #16]
  403478:	stp	x20, x19, [sp, #32]
  40347c:	mov	x20, x1
  403480:	mov	x19, x0
  403484:	str	xzr, [x29, #24]
  403488:	bl	401e40 <__errno_location@plt>
  40348c:	mov	x21, x0
  403490:	str	wzr, [x0]
  403494:	cbz	x19, 4034e0 <ferror@plt+0x1650>
  403498:	ldrb	w8, [x19]
  40349c:	cbz	w8, 4034e0 <ferror@plt+0x1650>
  4034a0:	add	x1, x29, #0x18
  4034a4:	mov	w2, #0xa                   	// #10
  4034a8:	mov	x0, x19
  4034ac:	bl	401a70 <strtoimax@plt>
  4034b0:	ldr	w8, [x21]
  4034b4:	cbnz	w8, 4034e0 <ferror@plt+0x1650>
  4034b8:	ldr	x8, [x29, #24]
  4034bc:	cmp	x8, x19
  4034c0:	b.eq	4034e0 <ferror@plt+0x1650>  // b.none
  4034c4:	cbz	x8, 4034d0 <ferror@plt+0x1640>
  4034c8:	ldrb	w8, [x8]
  4034cc:	cbnz	w8, 4034e0 <ferror@plt+0x1650>
  4034d0:	ldp	x20, x19, [sp, #32]
  4034d4:	ldr	x21, [sp, #16]
  4034d8:	ldp	x29, x30, [sp], #48
  4034dc:	ret
  4034e0:	ldr	w8, [x21]
  4034e4:	adrp	x9, 417000 <ferror@plt+0x15170>
  4034e8:	ldr	w0, [x9, #616]
  4034ec:	adrp	x1, 405000 <ferror@plt+0x3170>
  4034f0:	add	x1, x1, #0xb0c
  4034f4:	mov	x2, x20
  4034f8:	mov	x3, x19
  4034fc:	cmp	w8, #0x22
  403500:	b.ne	403508 <ferror@plt+0x1678>  // b.any
  403504:	bl	401e70 <err@plt>
  403508:	bl	401e00 <errx@plt>
  40350c:	stp	x29, x30, [sp, #-16]!
  403510:	mov	w2, #0xa                   	// #10
  403514:	mov	x29, sp
  403518:	bl	403524 <ferror@plt+0x1694>
  40351c:	ldp	x29, x30, [sp], #16
  403520:	ret
  403524:	stp	x29, x30, [sp, #-32]!
  403528:	stp	x20, x19, [sp, #16]
  40352c:	mov	x29, sp
  403530:	mov	x20, x1
  403534:	mov	x19, x0
  403538:	bl	4035a8 <ferror@plt+0x1718>
  40353c:	lsr	x8, x0, #32
  403540:	cbnz	x8, 403550 <ferror@plt+0x16c0>
  403544:	ldp	x20, x19, [sp, #16]
  403548:	ldp	x29, x30, [sp], #32
  40354c:	ret
  403550:	bl	401e40 <__errno_location@plt>
  403554:	mov	w8, #0x22                  	// #34
  403558:	str	w8, [x0]
  40355c:	adrp	x8, 417000 <ferror@plt+0x15170>
  403560:	ldr	w0, [x8, #616]
  403564:	adrp	x1, 405000 <ferror@plt+0x3170>
  403568:	add	x1, x1, #0xb0c
  40356c:	mov	x2, x20
  403570:	mov	x3, x19
  403574:	bl	401e70 <err@plt>
  403578:	stp	x29, x30, [sp, #-16]!
  40357c:	mov	w2, #0x10                  	// #16
  403580:	mov	x29, sp
  403584:	bl	403524 <ferror@plt+0x1694>
  403588:	ldp	x29, x30, [sp], #16
  40358c:	ret
  403590:	stp	x29, x30, [sp, #-16]!
  403594:	mov	w2, #0xa                   	// #10
  403598:	mov	x29, sp
  40359c:	bl	4035a8 <ferror@plt+0x1718>
  4035a0:	ldp	x29, x30, [sp], #16
  4035a4:	ret
  4035a8:	sub	sp, sp, #0x40
  4035ac:	stp	x29, x30, [sp, #16]
  4035b0:	stp	x22, x21, [sp, #32]
  4035b4:	stp	x20, x19, [sp, #48]
  4035b8:	add	x29, sp, #0x10
  4035bc:	mov	w22, w2
  4035c0:	mov	x20, x1
  4035c4:	mov	x19, x0
  4035c8:	str	xzr, [sp, #8]
  4035cc:	bl	401e40 <__errno_location@plt>
  4035d0:	mov	x21, x0
  4035d4:	str	wzr, [x0]
  4035d8:	cbz	x19, 403628 <ferror@plt+0x1798>
  4035dc:	ldrb	w8, [x19]
  4035e0:	cbz	w8, 403628 <ferror@plt+0x1798>
  4035e4:	add	x1, sp, #0x8
  4035e8:	mov	x0, x19
  4035ec:	mov	w2, w22
  4035f0:	bl	401c60 <strtoumax@plt>
  4035f4:	ldr	w8, [x21]
  4035f8:	cbnz	w8, 403628 <ferror@plt+0x1798>
  4035fc:	ldr	x8, [sp, #8]
  403600:	cmp	x8, x19
  403604:	b.eq	403628 <ferror@plt+0x1798>  // b.none
  403608:	cbz	x8, 403614 <ferror@plt+0x1784>
  40360c:	ldrb	w8, [x8]
  403610:	cbnz	w8, 403628 <ferror@plt+0x1798>
  403614:	ldp	x20, x19, [sp, #48]
  403618:	ldp	x22, x21, [sp, #32]
  40361c:	ldp	x29, x30, [sp, #16]
  403620:	add	sp, sp, #0x40
  403624:	ret
  403628:	ldr	w8, [x21]
  40362c:	adrp	x9, 417000 <ferror@plt+0x15170>
  403630:	ldr	w0, [x9, #616]
  403634:	adrp	x1, 405000 <ferror@plt+0x3170>
  403638:	add	x1, x1, #0xb0c
  40363c:	mov	x2, x20
  403640:	mov	x3, x19
  403644:	cmp	w8, #0x22
  403648:	b.ne	403650 <ferror@plt+0x17c0>  // b.any
  40364c:	bl	401e70 <err@plt>
  403650:	bl	401e00 <errx@plt>
  403654:	stp	x29, x30, [sp, #-16]!
  403658:	mov	w2, #0x10                  	// #16
  40365c:	mov	x29, sp
  403660:	bl	4035a8 <ferror@plt+0x1718>
  403664:	ldp	x29, x30, [sp], #16
  403668:	ret
  40366c:	stp	x29, x30, [sp, #-48]!
  403670:	mov	x29, sp
  403674:	str	x21, [sp, #16]
  403678:	stp	x20, x19, [sp, #32]
  40367c:	mov	x20, x1
  403680:	mov	x19, x0
  403684:	str	xzr, [x29, #24]
  403688:	bl	401e40 <__errno_location@plt>
  40368c:	mov	x21, x0
  403690:	str	wzr, [x0]
  403694:	cbz	x19, 4036dc <ferror@plt+0x184c>
  403698:	ldrb	w8, [x19]
  40369c:	cbz	w8, 4036dc <ferror@plt+0x184c>
  4036a0:	add	x1, x29, #0x18
  4036a4:	mov	x0, x19
  4036a8:	bl	401aa0 <strtod@plt>
  4036ac:	ldr	w8, [x21]
  4036b0:	cbnz	w8, 4036dc <ferror@plt+0x184c>
  4036b4:	ldr	x8, [x29, #24]
  4036b8:	cmp	x8, x19
  4036bc:	b.eq	4036dc <ferror@plt+0x184c>  // b.none
  4036c0:	cbz	x8, 4036cc <ferror@plt+0x183c>
  4036c4:	ldrb	w8, [x8]
  4036c8:	cbnz	w8, 4036dc <ferror@plt+0x184c>
  4036cc:	ldp	x20, x19, [sp, #32]
  4036d0:	ldr	x21, [sp, #16]
  4036d4:	ldp	x29, x30, [sp], #48
  4036d8:	ret
  4036dc:	ldr	w8, [x21]
  4036e0:	adrp	x9, 417000 <ferror@plt+0x15170>
  4036e4:	ldr	w0, [x9, #616]
  4036e8:	adrp	x1, 405000 <ferror@plt+0x3170>
  4036ec:	add	x1, x1, #0xb0c
  4036f0:	mov	x2, x20
  4036f4:	mov	x3, x19
  4036f8:	cmp	w8, #0x22
  4036fc:	b.ne	403704 <ferror@plt+0x1874>  // b.any
  403700:	bl	401e70 <err@plt>
  403704:	bl	401e00 <errx@plt>
  403708:	stp	x29, x30, [sp, #-48]!
  40370c:	mov	x29, sp
  403710:	str	x21, [sp, #16]
  403714:	stp	x20, x19, [sp, #32]
  403718:	mov	x20, x1
  40371c:	mov	x19, x0
  403720:	str	xzr, [x29, #24]
  403724:	bl	401e40 <__errno_location@plt>
  403728:	mov	x21, x0
  40372c:	str	wzr, [x0]
  403730:	cbz	x19, 40377c <ferror@plt+0x18ec>
  403734:	ldrb	w8, [x19]
  403738:	cbz	w8, 40377c <ferror@plt+0x18ec>
  40373c:	add	x1, x29, #0x18
  403740:	mov	w2, #0xa                   	// #10
  403744:	mov	x0, x19
  403748:	bl	401cf0 <strtol@plt>
  40374c:	ldr	w8, [x21]
  403750:	cbnz	w8, 40377c <ferror@plt+0x18ec>
  403754:	ldr	x8, [x29, #24]
  403758:	cmp	x8, x19
  40375c:	b.eq	40377c <ferror@plt+0x18ec>  // b.none
  403760:	cbz	x8, 40376c <ferror@plt+0x18dc>
  403764:	ldrb	w8, [x8]
  403768:	cbnz	w8, 40377c <ferror@plt+0x18ec>
  40376c:	ldp	x20, x19, [sp, #32]
  403770:	ldr	x21, [sp, #16]
  403774:	ldp	x29, x30, [sp], #48
  403778:	ret
  40377c:	ldr	w8, [x21]
  403780:	adrp	x9, 417000 <ferror@plt+0x15170>
  403784:	ldr	w0, [x9, #616]
  403788:	adrp	x1, 405000 <ferror@plt+0x3170>
  40378c:	add	x1, x1, #0xb0c
  403790:	mov	x2, x20
  403794:	mov	x3, x19
  403798:	cmp	w8, #0x22
  40379c:	b.ne	4037a4 <ferror@plt+0x1914>  // b.any
  4037a0:	bl	401e70 <err@plt>
  4037a4:	bl	401e00 <errx@plt>
  4037a8:	stp	x29, x30, [sp, #-48]!
  4037ac:	mov	x29, sp
  4037b0:	str	x21, [sp, #16]
  4037b4:	stp	x20, x19, [sp, #32]
  4037b8:	mov	x20, x1
  4037bc:	mov	x19, x0
  4037c0:	str	xzr, [x29, #24]
  4037c4:	bl	401e40 <__errno_location@plt>
  4037c8:	mov	x21, x0
  4037cc:	str	wzr, [x0]
  4037d0:	cbz	x19, 40381c <ferror@plt+0x198c>
  4037d4:	ldrb	w8, [x19]
  4037d8:	cbz	w8, 40381c <ferror@plt+0x198c>
  4037dc:	add	x1, x29, #0x18
  4037e0:	mov	w2, #0xa                   	// #10
  4037e4:	mov	x0, x19
  4037e8:	bl	401a10 <strtoul@plt>
  4037ec:	ldr	w8, [x21]
  4037f0:	cbnz	w8, 40381c <ferror@plt+0x198c>
  4037f4:	ldr	x8, [x29, #24]
  4037f8:	cmp	x8, x19
  4037fc:	b.eq	40381c <ferror@plt+0x198c>  // b.none
  403800:	cbz	x8, 40380c <ferror@plt+0x197c>
  403804:	ldrb	w8, [x8]
  403808:	cbnz	w8, 40381c <ferror@plt+0x198c>
  40380c:	ldp	x20, x19, [sp, #32]
  403810:	ldr	x21, [sp, #16]
  403814:	ldp	x29, x30, [sp], #48
  403818:	ret
  40381c:	ldr	w8, [x21]
  403820:	adrp	x9, 417000 <ferror@plt+0x15170>
  403824:	ldr	w0, [x9, #616]
  403828:	adrp	x1, 405000 <ferror@plt+0x3170>
  40382c:	add	x1, x1, #0xb0c
  403830:	mov	x2, x20
  403834:	mov	x3, x19
  403838:	cmp	w8, #0x22
  40383c:	b.ne	403844 <ferror@plt+0x19b4>  // b.any
  403840:	bl	401e70 <err@plt>
  403844:	bl	401e00 <errx@plt>
  403848:	sub	sp, sp, #0x30
  40384c:	stp	x20, x19, [sp, #32]
  403850:	mov	x20, x1
  403854:	add	x1, sp, #0x8
  403858:	stp	x29, x30, [sp, #16]
  40385c:	add	x29, sp, #0x10
  403860:	mov	x19, x0
  403864:	bl	4030d4 <ferror@plt+0x1244>
  403868:	cbnz	w0, 403880 <ferror@plt+0x19f0>
  40386c:	ldr	x0, [sp, #8]
  403870:	ldp	x20, x19, [sp, #32]
  403874:	ldp	x29, x30, [sp, #16]
  403878:	add	sp, sp, #0x30
  40387c:	ret
  403880:	bl	401e40 <__errno_location@plt>
  403884:	adrp	x9, 417000 <ferror@plt+0x15170>
  403888:	ldr	w8, [x0]
  40388c:	ldr	w0, [x9, #616]
  403890:	adrp	x1, 405000 <ferror@plt+0x3170>
  403894:	add	x1, x1, #0xb0c
  403898:	mov	x2, x20
  40389c:	mov	x3, x19
  4038a0:	cbnz	w8, 4038a8 <ferror@plt+0x1a18>
  4038a4:	bl	401e00 <errx@plt>
  4038a8:	bl	401e70 <err@plt>
  4038ac:	stp	x29, x30, [sp, #-32]!
  4038b0:	str	x19, [sp, #16]
  4038b4:	mov	x19, x1
  4038b8:	mov	x1, x2
  4038bc:	mov	x29, sp
  4038c0:	bl	40366c <ferror@plt+0x17dc>
  4038c4:	fcvtzs	x8, d0
  4038c8:	mov	x9, #0x848000000000        	// #145685290680320
  4038cc:	movk	x9, #0x412e, lsl #48
  4038d0:	scvtf	d1, x8
  4038d4:	fmov	d2, x9
  4038d8:	fsub	d0, d0, d1
  4038dc:	fmul	d0, d0, d2
  4038e0:	fcvtzs	x9, d0
  4038e4:	stp	x8, x9, [x19]
  4038e8:	ldr	x19, [sp, #16]
  4038ec:	ldp	x29, x30, [sp], #32
  4038f0:	ret
  4038f4:	and	w8, w0, #0xf000
  4038f8:	sub	w8, w8, #0x1, lsl #12
  4038fc:	lsr	w9, w8, #12
  403900:	cmp	w9, #0xb
  403904:	mov	w8, wzr
  403908:	b.hi	40395c <ferror@plt+0x1acc>  // b.pmore
  40390c:	adrp	x10, 405000 <ferror@plt+0x3170>
  403910:	add	x10, x10, #0xaee
  403914:	adr	x11, 403928 <ferror@plt+0x1a98>
  403918:	ldrb	w12, [x10, x9]
  40391c:	add	x11, x11, x12, lsl #2
  403920:	mov	w9, #0x64                  	// #100
  403924:	br	x11
  403928:	mov	w9, #0x70                  	// #112
  40392c:	b	403954 <ferror@plt+0x1ac4>
  403930:	mov	w9, #0x63                  	// #99
  403934:	b	403954 <ferror@plt+0x1ac4>
  403938:	mov	w9, #0x62                  	// #98
  40393c:	b	403954 <ferror@plt+0x1ac4>
  403940:	mov	w9, #0x6c                  	// #108
  403944:	b	403954 <ferror@plt+0x1ac4>
  403948:	mov	w9, #0x73                  	// #115
  40394c:	b	403954 <ferror@plt+0x1ac4>
  403950:	mov	w9, #0x2d                  	// #45
  403954:	mov	w8, #0x1                   	// #1
  403958:	strb	w9, [x1]
  40395c:	tst	w0, #0x100
  403960:	mov	w9, #0x72                  	// #114
  403964:	mov	w10, #0x2d                  	// #45
  403968:	add	x11, x1, x8
  40396c:	mov	w12, #0x77                  	// #119
  403970:	csel	w17, w10, w9, eq  // eq = none
  403974:	tst	w0, #0x80
  403978:	mov	w14, #0x53                  	// #83
  40397c:	mov	w15, #0x73                  	// #115
  403980:	mov	w16, #0x78                  	// #120
  403984:	strb	w17, [x11]
  403988:	csel	w17, w10, w12, eq  // eq = none
  40398c:	tst	w0, #0x40
  403990:	orr	x13, x8, #0x2
  403994:	strb	w17, [x11, #1]
  403998:	csel	w11, w15, w14, ne  // ne = any
  40399c:	csel	w17, w16, w10, ne  // ne = any
  4039a0:	tst	w0, #0x800
  4039a4:	csel	w11, w17, w11, eq  // eq = none
  4039a8:	add	x13, x13, x1
  4039ac:	tst	w0, #0x20
  4039b0:	strb	w11, [x13]
  4039b4:	csel	w11, w10, w9, eq  // eq = none
  4039b8:	tst	w0, #0x10
  4039bc:	strb	w11, [x13, #1]
  4039c0:	csel	w11, w10, w12, eq  // eq = none
  4039c4:	tst	w0, #0x8
  4039c8:	csel	w14, w15, w14, ne  // ne = any
  4039cc:	csel	w15, w16, w10, ne  // ne = any
  4039d0:	tst	w0, #0x400
  4039d4:	orr	x8, x8, #0x6
  4039d8:	csel	w14, w15, w14, eq  // eq = none
  4039dc:	tst	w0, #0x4
  4039e0:	add	x8, x8, x1
  4039e4:	csel	w9, w10, w9, eq  // eq = none
  4039e8:	tst	w0, #0x2
  4039ec:	mov	w17, #0x54                  	// #84
  4039f0:	strb	w11, [x13, #2]
  4039f4:	mov	w11, #0x74                  	// #116
  4039f8:	strb	w14, [x13, #3]
  4039fc:	strb	w9, [x8]
  403a00:	csel	w9, w10, w12, eq  // eq = none
  403a04:	tst	w0, #0x1
  403a08:	strb	w9, [x8, #1]
  403a0c:	csel	w9, w11, w17, ne  // ne = any
  403a10:	csel	w10, w16, w10, ne  // ne = any
  403a14:	tst	w0, #0x200
  403a18:	csel	w9, w10, w9, eq  // eq = none
  403a1c:	mov	x0, x1
  403a20:	strb	w9, [x8, #2]
  403a24:	strb	wzr, [x8, #3]
  403a28:	ret
  403a2c:	sub	sp, sp, #0x60
  403a30:	stp	x22, x21, [sp, #64]
  403a34:	stp	x20, x19, [sp, #80]
  403a38:	mov	x21, x1
  403a3c:	mov	w20, w0
  403a40:	add	x22, sp, #0x8
  403a44:	stp	x29, x30, [sp, #48]
  403a48:	add	x29, sp, #0x30
  403a4c:	tbz	w0, #1, 403a5c <ferror@plt+0x1bcc>
  403a50:	orr	x22, x22, #0x1
  403a54:	mov	w8, #0x20                  	// #32
  403a58:	strb	w8, [sp, #8]
  403a5c:	mov	x0, x21
  403a60:	bl	403bfc <ferror@plt+0x1d6c>
  403a64:	cbz	w0, 403a88 <ferror@plt+0x1bf8>
  403a68:	mov	w8, #0x6667                	// #26215
  403a6c:	movk	w8, #0x6666, lsl #16
  403a70:	smull	x8, w0, w8
  403a74:	lsr	x9, x8, #63
  403a78:	asr	x8, x8, #34
  403a7c:	add	w8, w8, w9
  403a80:	sxtw	x9, w8
  403a84:	b	403a8c <ferror@plt+0x1bfc>
  403a88:	mov	x9, xzr
  403a8c:	adrp	x8, 405000 <ferror@plt+0x3170>
  403a90:	add	x8, x8, #0xb15
  403a94:	ldrb	w11, [x8, x9]
  403a98:	mov	x10, #0xffffffffffffffff    	// #-1
  403a9c:	lsl	x8, x10, x0
  403aa0:	bic	x8, x21, x8
  403aa4:	cmp	w0, #0x0
  403aa8:	mov	x10, x22
  403aac:	lsr	x19, x21, x0
  403ab0:	csel	x8, x8, xzr, ne  // ne = any
  403ab4:	strb	w11, [x10], #1
  403ab8:	tbz	w20, #0, 403acc <ferror@plt+0x1c3c>
  403abc:	cbz	x9, 403acc <ferror@plt+0x1c3c>
  403ac0:	mov	w9, #0x4269                	// #17001
  403ac4:	add	x10, x22, #0x3
  403ac8:	sturh	w9, [x22, #1]
  403acc:	strb	wzr, [x10]
  403ad0:	cbz	x8, 403b18 <ferror@plt+0x1c88>
  403ad4:	sub	w9, w0, #0xa
  403ad8:	lsr	x8, x8, x9
  403adc:	tbnz	w20, #2, 403b24 <ferror@plt+0x1c94>
  403ae0:	mov	x10, #0xf5c3                	// #62915
  403ae4:	movk	x10, #0x5c28, lsl #16
  403ae8:	add	x9, x8, #0x32
  403aec:	movk	x10, #0xc28f, lsl #32
  403af0:	movk	x10, #0x28f5, lsl #48
  403af4:	sub	x8, x8, #0x3b6
  403af8:	lsr	x9, x9, #2
  403afc:	cmp	x8, #0x64
  403b00:	umulh	x8, x9, x10
  403b04:	lsr	x8, x8, #2
  403b08:	csel	x20, xzr, x8, cc  // cc = lo, ul, last
  403b0c:	cinc	w19, w19, cc  // cc = lo, ul, last
  403b10:	cbnz	x20, 403b54 <ferror@plt+0x1cc4>
  403b14:	b	403bc4 <ferror@plt+0x1d34>
  403b18:	mov	x20, xzr
  403b1c:	cbnz	x20, 403b54 <ferror@plt+0x1cc4>
  403b20:	b	403bc4 <ferror@plt+0x1d34>
  403b24:	mov	x9, #0xcccccccccccccccc    	// #-3689348814741910324
  403b28:	add	x8, x8, #0x5
  403b2c:	movk	x9, #0xcccd
  403b30:	umulh	x10, x8, x9
  403b34:	lsr	x20, x10, #3
  403b38:	mul	x9, x20, x9
  403b3c:	mov	x10, #0x9999999999999999    	// #-7378697629483820647
  403b40:	ror	x9, x9, #1
  403b44:	movk	x10, #0x1999, lsl #48
  403b48:	cmp	x9, x10
  403b4c:	b.ls	403ba4 <ferror@plt+0x1d14>  // b.plast
  403b50:	cbz	x20, 403bc4 <ferror@plt+0x1d34>
  403b54:	bl	401b40 <localeconv@plt>
  403b58:	cbz	x0, 403b68 <ferror@plt+0x1cd8>
  403b5c:	ldr	x4, [x0]
  403b60:	cbnz	x4, 403b70 <ferror@plt+0x1ce0>
  403b64:	b	403b78 <ferror@plt+0x1ce8>
  403b68:	mov	x4, xzr
  403b6c:	cbz	x4, 403b78 <ferror@plt+0x1ce8>
  403b70:	ldrb	w8, [x4]
  403b74:	cbnz	w8, 403b80 <ferror@plt+0x1cf0>
  403b78:	adrp	x4, 405000 <ferror@plt+0x3170>
  403b7c:	add	x4, x4, #0xc6f
  403b80:	adrp	x2, 405000 <ferror@plt+0x3170>
  403b84:	add	x2, x2, #0xb1d
  403b88:	add	x0, sp, #0x10
  403b8c:	add	x6, sp, #0x8
  403b90:	mov	w1, #0x20                  	// #32
  403b94:	mov	w3, w19
  403b98:	mov	x5, x20
  403b9c:	bl	401b30 <snprintf@plt>
  403ba0:	b	403be0 <ferror@plt+0x1d50>
  403ba4:	mov	x9, #0xf5c3                	// #62915
  403ba8:	movk	x9, #0x5c28, lsl #16
  403bac:	movk	x9, #0xc28f, lsl #32
  403bb0:	lsr	x8, x8, #2
  403bb4:	movk	x9, #0x28f5, lsl #48
  403bb8:	umulh	x8, x8, x9
  403bbc:	lsr	x20, x8, #2
  403bc0:	cbnz	x20, 403b54 <ferror@plt+0x1cc4>
  403bc4:	adrp	x2, 405000 <ferror@plt+0x3170>
  403bc8:	add	x2, x2, #0xb27
  403bcc:	add	x0, sp, #0x10
  403bd0:	add	x4, sp, #0x8
  403bd4:	mov	w1, #0x20                  	// #32
  403bd8:	mov	w3, w19
  403bdc:	bl	401b30 <snprintf@plt>
  403be0:	add	x0, sp, #0x10
  403be4:	bl	401c00 <strdup@plt>
  403be8:	ldp	x20, x19, [sp, #80]
  403bec:	ldp	x22, x21, [sp, #64]
  403bf0:	ldp	x29, x30, [sp, #48]
  403bf4:	add	sp, sp, #0x60
  403bf8:	ret
  403bfc:	mov	w8, #0xa                   	// #10
  403c00:	lsr	x9, x0, x8
  403c04:	cbz	x9, 403c18 <ferror@plt+0x1d88>
  403c08:	cmp	x8, #0x33
  403c0c:	add	x8, x8, #0xa
  403c10:	b.cc	403c00 <ferror@plt+0x1d70>  // b.lo, b.ul, b.last
  403c14:	mov	w8, #0x46                  	// #70
  403c18:	sub	w0, w8, #0xa
  403c1c:	ret
  403c20:	stp	x29, x30, [sp, #-80]!
  403c24:	stp	x26, x25, [sp, #16]
  403c28:	stp	x24, x23, [sp, #32]
  403c2c:	stp	x22, x21, [sp, #48]
  403c30:	stp	x20, x19, [sp, #64]
  403c34:	mov	x29, sp
  403c38:	cbz	x0, 403d1c <ferror@plt+0x1e8c>
  403c3c:	mov	x20, x3
  403c40:	mov	w19, #0xffffffff            	// #-1
  403c44:	cbz	x3, 403d38 <ferror@plt+0x1ea8>
  403c48:	mov	x21, x2
  403c4c:	cbz	x2, 403d38 <ferror@plt+0x1ea8>
  403c50:	mov	x22, x1
  403c54:	cbz	x1, 403d38 <ferror@plt+0x1ea8>
  403c58:	ldrb	w8, [x0]
  403c5c:	cbz	w8, 403d38 <ferror@plt+0x1ea8>
  403c60:	ldrb	w8, [x0]
  403c64:	cbz	w8, 403d24 <ferror@plt+0x1e94>
  403c68:	mov	x24, xzr
  403c6c:	mov	x23, xzr
  403c70:	add	x25, x0, #0x1
  403c74:	b	403c80 <ferror@plt+0x1df0>
  403c78:	ldrb	w8, [x25], #1
  403c7c:	cbz	w8, 403d34 <ferror@plt+0x1ea4>
  403c80:	cmp	x24, x21
  403c84:	b.cs	403cf4 <ferror@plt+0x1e64>  // b.hs, b.nlast
  403c88:	ldrb	w10, [x25]
  403c8c:	sub	x9, x25, #0x1
  403c90:	cmp	x23, #0x0
  403c94:	and	w8, w8, #0xff
  403c98:	csel	x23, x9, x23, eq  // eq = none
  403c9c:	cmp	w8, #0x2c
  403ca0:	csel	x8, x9, xzr, eq  // eq = none
  403ca4:	cmp	w10, #0x0
  403ca8:	csel	x26, x25, x8, eq  // eq = none
  403cac:	mov	w8, #0x4                   	// #4
  403cb0:	cbz	x23, 403cfc <ferror@plt+0x1e6c>
  403cb4:	cbz	x26, 403cfc <ferror@plt+0x1e6c>
  403cb8:	subs	x1, x26, x23
  403cbc:	b.ls	403d0c <ferror@plt+0x1e7c>  // b.plast
  403cc0:	mov	x0, x23
  403cc4:	blr	x20
  403cc8:	cmn	w0, #0x1
  403ccc:	b.eq	403d0c <ferror@plt+0x1e7c>  // b.none
  403cd0:	str	w0, [x22, x24, lsl #2]
  403cd4:	ldrb	w8, [x26]
  403cd8:	mov	x23, xzr
  403cdc:	add	x24, x24, #0x1
  403ce0:	cmp	w8, #0x0
  403ce4:	cset	w8, eq  // eq = none
  403ce8:	lsl	w8, w8, #1
  403cec:	cbnz	w8, 403d00 <ferror@plt+0x1e70>
  403cf0:	b	403c78 <ferror@plt+0x1de8>
  403cf4:	mov	w19, #0xfffffffe            	// #-2
  403cf8:	mov	w8, #0x1                   	// #1
  403cfc:	cbz	w8, 403c78 <ferror@plt+0x1de8>
  403d00:	cmp	w8, #0x4
  403d04:	b.eq	403c78 <ferror@plt+0x1de8>  // b.none
  403d08:	b	403d2c <ferror@plt+0x1e9c>
  403d0c:	mov	w19, #0xffffffff            	// #-1
  403d10:	mov	w8, #0x1                   	// #1
  403d14:	cbnz	w8, 403d00 <ferror@plt+0x1e70>
  403d18:	b	403c78 <ferror@plt+0x1de8>
  403d1c:	mov	w19, #0xffffffff            	// #-1
  403d20:	b	403d38 <ferror@plt+0x1ea8>
  403d24:	mov	x24, xzr
  403d28:	b	403d34 <ferror@plt+0x1ea4>
  403d2c:	cmp	w8, #0x2
  403d30:	b.ne	403d38 <ferror@plt+0x1ea8>  // b.any
  403d34:	mov	w19, w24
  403d38:	mov	w0, w19
  403d3c:	ldp	x20, x19, [sp, #64]
  403d40:	ldp	x22, x21, [sp, #48]
  403d44:	ldp	x24, x23, [sp, #32]
  403d48:	ldp	x26, x25, [sp, #16]
  403d4c:	ldp	x29, x30, [sp], #80
  403d50:	ret
  403d54:	stp	x29, x30, [sp, #-32]!
  403d58:	str	x19, [sp, #16]
  403d5c:	mov	x29, sp
  403d60:	cbz	x0, 403d84 <ferror@plt+0x1ef4>
  403d64:	mov	x19, x3
  403d68:	mov	w8, #0xffffffff            	// #-1
  403d6c:	cbz	x3, 403d88 <ferror@plt+0x1ef8>
  403d70:	ldrb	w9, [x0]
  403d74:	cbz	w9, 403d88 <ferror@plt+0x1ef8>
  403d78:	ldr	x8, [x19]
  403d7c:	cmp	x8, x2
  403d80:	b.ls	403d98 <ferror@plt+0x1f08>  // b.plast
  403d84:	mov	w8, #0xffffffff            	// #-1
  403d88:	ldr	x19, [sp, #16]
  403d8c:	mov	w0, w8
  403d90:	ldp	x29, x30, [sp], #32
  403d94:	ret
  403d98:	cmp	w9, #0x2b
  403d9c:	b.ne	403da8 <ferror@plt+0x1f18>  // b.any
  403da0:	add	x0, x0, #0x1
  403da4:	b	403dac <ferror@plt+0x1f1c>
  403da8:	str	xzr, [x19]
  403dac:	ldr	x8, [x19]
  403db0:	mov	x3, x4
  403db4:	add	x1, x1, x8, lsl #2
  403db8:	sub	x2, x2, x8
  403dbc:	bl	403c20 <ferror@plt+0x1d90>
  403dc0:	mov	w8, w0
  403dc4:	cmp	w0, #0x1
  403dc8:	b.lt	403d88 <ferror@plt+0x1ef8>  // b.tstop
  403dcc:	ldr	x9, [x19]
  403dd0:	add	x9, x9, w8, sxtw
  403dd4:	str	x9, [x19]
  403dd8:	b	403d88 <ferror@plt+0x1ef8>
  403ddc:	stp	x29, x30, [sp, #-80]!
  403de0:	stp	x22, x21, [sp, #48]
  403de4:	mov	w21, #0xffffffea            	// #-22
  403de8:	str	x25, [sp, #16]
  403dec:	stp	x24, x23, [sp, #32]
  403df0:	stp	x20, x19, [sp, #64]
  403df4:	mov	x29, sp
  403df8:	cbz	x1, 403ee4 <ferror@plt+0x2054>
  403dfc:	cbz	x0, 403ee4 <ferror@plt+0x2054>
  403e00:	mov	x19, x2
  403e04:	cbz	x2, 403ee4 <ferror@plt+0x2054>
  403e08:	ldrb	w8, [x0]
  403e0c:	cbz	w8, 403ee0 <ferror@plt+0x2050>
  403e10:	mov	x20, x1
  403e14:	mov	x22, xzr
  403e18:	add	x23, x0, #0x1
  403e1c:	mov	w24, #0x1                   	// #1
  403e20:	b	403e2c <ferror@plt+0x1f9c>
  403e24:	ldrb	w8, [x23], #1
  403e28:	cbz	w8, 403ee0 <ferror@plt+0x2050>
  403e2c:	mov	x9, x23
  403e30:	ldrb	w10, [x9], #-1
  403e34:	cmp	x22, #0x0
  403e38:	and	w8, w8, #0xff
  403e3c:	csel	x22, x9, x22, eq  // eq = none
  403e40:	cmp	w8, #0x2c
  403e44:	csel	x8, x9, xzr, eq  // eq = none
  403e48:	cmp	w10, #0x0
  403e4c:	csel	x25, x23, x8, eq  // eq = none
  403e50:	mov	w8, #0x4                   	// #4
  403e54:	cbz	x22, 403eb8 <ferror@plt+0x2028>
  403e58:	cbz	x25, 403eb8 <ferror@plt+0x2028>
  403e5c:	subs	x1, x25, x22
  403e60:	b.ls	403eb0 <ferror@plt+0x2020>  // b.plast
  403e64:	mov	x0, x22
  403e68:	blr	x19
  403e6c:	tbnz	w0, #31, 403ec8 <ferror@plt+0x2038>
  403e70:	add	w8, w0, #0x7
  403e74:	cmp	w0, #0x0
  403e78:	csel	w8, w8, w0, lt  // lt = tstop
  403e7c:	sbfx	x8, x8, #3, #29
  403e80:	ldrb	w9, [x20, x8]
  403e84:	and	w10, w0, #0x7
  403e88:	lsl	w10, w24, w10
  403e8c:	mov	x22, xzr
  403e90:	orr	w9, w9, w10
  403e94:	strb	w9, [x20, x8]
  403e98:	ldrb	w8, [x25]
  403e9c:	cmp	w8, #0x0
  403ea0:	cset	w8, eq  // eq = none
  403ea4:	lsl	w8, w8, #1
  403ea8:	cbnz	w8, 403ebc <ferror@plt+0x202c>
  403eac:	b	403e24 <ferror@plt+0x1f94>
  403eb0:	mov	w21, #0xffffffff            	// #-1
  403eb4:	mov	w8, #0x1                   	// #1
  403eb8:	cbz	w8, 403e24 <ferror@plt+0x1f94>
  403ebc:	cmp	w8, #0x4
  403ec0:	b.eq	403e24 <ferror@plt+0x1f94>  // b.none
  403ec4:	b	403ed8 <ferror@plt+0x2048>
  403ec8:	mov	w8, #0x1                   	// #1
  403ecc:	mov	w21, w0
  403ed0:	cbnz	w8, 403ebc <ferror@plt+0x202c>
  403ed4:	b	403e24 <ferror@plt+0x1f94>
  403ed8:	cmp	w8, #0x2
  403edc:	b.ne	403ee4 <ferror@plt+0x2054>  // b.any
  403ee0:	mov	w21, wzr
  403ee4:	mov	w0, w21
  403ee8:	ldp	x20, x19, [sp, #64]
  403eec:	ldp	x22, x21, [sp, #48]
  403ef0:	ldp	x24, x23, [sp, #32]
  403ef4:	ldr	x25, [sp, #16]
  403ef8:	ldp	x29, x30, [sp], #80
  403efc:	ret
  403f00:	stp	x29, x30, [sp, #-64]!
  403f04:	stp	x22, x21, [sp, #32]
  403f08:	mov	w21, #0xffffffea            	// #-22
  403f0c:	stp	x24, x23, [sp, #16]
  403f10:	stp	x20, x19, [sp, #48]
  403f14:	mov	x29, sp
  403f18:	cbz	x1, 403fe8 <ferror@plt+0x2158>
  403f1c:	cbz	x0, 403fe8 <ferror@plt+0x2158>
  403f20:	mov	x19, x2
  403f24:	cbz	x2, 403fe8 <ferror@plt+0x2158>
  403f28:	ldrb	w8, [x0]
  403f2c:	cbz	w8, 403fe4 <ferror@plt+0x2154>
  403f30:	mov	x20, x1
  403f34:	mov	x22, xzr
  403f38:	add	x23, x0, #0x1
  403f3c:	b	403f48 <ferror@plt+0x20b8>
  403f40:	ldrb	w8, [x23], #1
  403f44:	cbz	w8, 403fe4 <ferror@plt+0x2154>
  403f48:	mov	x9, x23
  403f4c:	ldrb	w10, [x9], #-1
  403f50:	cmp	x22, #0x0
  403f54:	and	w8, w8, #0xff
  403f58:	csel	x22, x9, x22, eq  // eq = none
  403f5c:	cmp	w8, #0x2c
  403f60:	csel	x8, x9, xzr, eq  // eq = none
  403f64:	cmp	w10, #0x0
  403f68:	csel	x24, x23, x8, eq  // eq = none
  403f6c:	mov	w8, #0x4                   	// #4
  403f70:	cbz	x22, 403fbc <ferror@plt+0x212c>
  403f74:	cbz	x24, 403fbc <ferror@plt+0x212c>
  403f78:	subs	x1, x24, x22
  403f7c:	b.ls	403fb4 <ferror@plt+0x2124>  // b.plast
  403f80:	mov	x0, x22
  403f84:	blr	x19
  403f88:	tbnz	x0, #63, 403fcc <ferror@plt+0x213c>
  403f8c:	ldr	x8, [x20]
  403f90:	mov	x22, xzr
  403f94:	orr	x8, x8, x0
  403f98:	str	x8, [x20]
  403f9c:	ldrb	w8, [x24]
  403fa0:	cmp	w8, #0x0
  403fa4:	cset	w8, eq  // eq = none
  403fa8:	lsl	w8, w8, #1
  403fac:	cbnz	w8, 403fc0 <ferror@plt+0x2130>
  403fb0:	b	403f40 <ferror@plt+0x20b0>
  403fb4:	mov	w21, #0xffffffff            	// #-1
  403fb8:	mov	w8, #0x1                   	// #1
  403fbc:	cbz	w8, 403f40 <ferror@plt+0x20b0>
  403fc0:	cmp	w8, #0x4
  403fc4:	b.eq	403f40 <ferror@plt+0x20b0>  // b.none
  403fc8:	b	403fdc <ferror@plt+0x214c>
  403fcc:	mov	w8, #0x1                   	// #1
  403fd0:	mov	w21, w0
  403fd4:	cbnz	w8, 403fc0 <ferror@plt+0x2130>
  403fd8:	b	403f40 <ferror@plt+0x20b0>
  403fdc:	cmp	w8, #0x2
  403fe0:	b.ne	403fe8 <ferror@plt+0x2158>  // b.any
  403fe4:	mov	w21, wzr
  403fe8:	mov	w0, w21
  403fec:	ldp	x20, x19, [sp, #48]
  403ff0:	ldp	x22, x21, [sp, #32]
  403ff4:	ldp	x24, x23, [sp, #16]
  403ff8:	ldp	x29, x30, [sp], #64
  403ffc:	ret
  404000:	stp	x29, x30, [sp, #-64]!
  404004:	mov	x29, sp
  404008:	str	x23, [sp, #16]
  40400c:	stp	x22, x21, [sp, #32]
  404010:	stp	x20, x19, [sp, #48]
  404014:	str	xzr, [x29, #24]
  404018:	cbz	x0, 404108 <ferror@plt+0x2278>
  40401c:	mov	w21, w3
  404020:	mov	x19, x2
  404024:	mov	x23, x1
  404028:	mov	x22, x0
  40402c:	str	w3, [x1]
  404030:	str	w3, [x2]
  404034:	bl	401e40 <__errno_location@plt>
  404038:	str	wzr, [x0]
  40403c:	ldrb	w8, [x22]
  404040:	mov	x20, x0
  404044:	cmp	w8, #0x3a
  404048:	b.ne	404090 <ferror@plt+0x2200>  // b.any
  40404c:	add	x21, x22, #0x1
  404050:	add	x1, x29, #0x18
  404054:	mov	w2, #0xa                   	// #10
  404058:	mov	x0, x21
  40405c:	bl	401cf0 <strtol@plt>
  404060:	str	w0, [x19]
  404064:	ldr	w8, [x20]
  404068:	mov	w0, #0xffffffff            	// #-1
  40406c:	cbnz	w8, 404108 <ferror@plt+0x2278>
  404070:	ldr	x8, [x29, #24]
  404074:	cbz	x8, 404108 <ferror@plt+0x2278>
  404078:	cmp	x8, x21
  40407c:	mov	w0, #0xffffffff            	// #-1
  404080:	b.eq	404108 <ferror@plt+0x2278>  // b.none
  404084:	ldrb	w8, [x8]
  404088:	cbz	w8, 404104 <ferror@plt+0x2274>
  40408c:	b	404108 <ferror@plt+0x2278>
  404090:	add	x1, x29, #0x18
  404094:	mov	w2, #0xa                   	// #10
  404098:	mov	x0, x22
  40409c:	bl	401cf0 <strtol@plt>
  4040a0:	str	w0, [x23]
  4040a4:	str	w0, [x19]
  4040a8:	ldr	x8, [x29, #24]
  4040ac:	mov	w0, #0xffffffff            	// #-1
  4040b0:	cmp	x8, x22
  4040b4:	b.eq	404108 <ferror@plt+0x2278>  // b.none
  4040b8:	ldr	w9, [x20]
  4040bc:	cbnz	w9, 404108 <ferror@plt+0x2278>
  4040c0:	cbz	x8, 404108 <ferror@plt+0x2278>
  4040c4:	ldrb	w9, [x8]
  4040c8:	cmp	w9, #0x2d
  4040cc:	b.eq	4040f0 <ferror@plt+0x2260>  // b.none
  4040d0:	cmp	w9, #0x3a
  4040d4:	b.ne	404104 <ferror@plt+0x2274>  // b.any
  4040d8:	ldrb	w10, [x8, #1]
  4040dc:	cbz	w10, 404100 <ferror@plt+0x2270>
  4040e0:	cmp	w9, #0x3a
  4040e4:	b.eq	4040f0 <ferror@plt+0x2260>  // b.none
  4040e8:	cmp	w9, #0x2d
  4040ec:	b.ne	404104 <ferror@plt+0x2274>  // b.any
  4040f0:	add	x21, x8, #0x1
  4040f4:	str	xzr, [x29, #24]
  4040f8:	str	wzr, [x20]
  4040fc:	b	404050 <ferror@plt+0x21c0>
  404100:	str	w21, [x19]
  404104:	mov	w0, wzr
  404108:	ldp	x20, x19, [sp, #48]
  40410c:	ldp	x22, x21, [sp, #32]
  404110:	ldr	x23, [sp, #16]
  404114:	ldp	x29, x30, [sp], #64
  404118:	ret
  40411c:	sub	sp, sp, #0x50
  404120:	stp	x20, x19, [sp, #64]
  404124:	mov	x20, x1
  404128:	mov	x19, x0
  40412c:	stp	x29, x30, [sp, #16]
  404130:	stp	x24, x23, [sp, #32]
  404134:	stp	x22, x21, [sp, #48]
  404138:	add	x29, sp, #0x10
  40413c:	mov	w0, wzr
  404140:	cbz	x20, 40420c <ferror@plt+0x237c>
  404144:	cbz	x19, 40420c <ferror@plt+0x237c>
  404148:	add	x1, sp, #0x8
  40414c:	mov	x0, x19
  404150:	bl	404224 <ferror@plt+0x2394>
  404154:	mov	x21, x0
  404158:	mov	x1, sp
  40415c:	mov	x0, x20
  404160:	bl	404224 <ferror@plt+0x2394>
  404164:	ldp	x24, x22, [sp]
  404168:	adds	x8, x24, x22
  40416c:	b.eq	404198 <ferror@plt+0x2308>  // b.none
  404170:	mov	x23, x0
  404174:	cmp	x8, #0x1
  404178:	b.ne	4041c0 <ferror@plt+0x2330>  // b.any
  40417c:	cbz	x21, 4041a4 <ferror@plt+0x2314>
  404180:	ldrb	w8, [x21]
  404184:	cmp	w8, #0x2f
  404188:	b.ne	4041a4 <ferror@plt+0x2314>  // b.any
  40418c:	mov	w0, #0x1                   	// #1
  404190:	cbnz	w0, 404200 <ferror@plt+0x2370>
  404194:	b	40413c <ferror@plt+0x22ac>
  404198:	mov	w0, #0x1                   	// #1
  40419c:	cbnz	w0, 404200 <ferror@plt+0x2370>
  4041a0:	b	40413c <ferror@plt+0x22ac>
  4041a4:	cbz	x23, 4041c0 <ferror@plt+0x2330>
  4041a8:	ldrb	w8, [x23]
  4041ac:	cmp	w8, #0x2f
  4041b0:	b.ne	4041c0 <ferror@plt+0x2330>  // b.any
  4041b4:	mov	w0, #0x1                   	// #1
  4041b8:	cbnz	w0, 404200 <ferror@plt+0x2370>
  4041bc:	b	40413c <ferror@plt+0x22ac>
  4041c0:	mov	w0, #0x3                   	// #3
  4041c4:	cbz	x21, 4041ec <ferror@plt+0x235c>
  4041c8:	cbz	x23, 4041ec <ferror@plt+0x235c>
  4041cc:	cmp	x22, x24
  4041d0:	b.ne	4041ec <ferror@plt+0x235c>  // b.any
  4041d4:	mov	x0, x21
  4041d8:	mov	x1, x23
  4041dc:	mov	x2, x22
  4041e0:	bl	401b80 <strncmp@plt>
  4041e4:	cbz	w0, 4041f4 <ferror@plt+0x2364>
  4041e8:	mov	w0, #0x3                   	// #3
  4041ec:	cbnz	w0, 404200 <ferror@plt+0x2370>
  4041f0:	b	40413c <ferror@plt+0x22ac>
  4041f4:	add	x19, x21, x22
  4041f8:	add	x20, x23, x24
  4041fc:	cbz	w0, 40413c <ferror@plt+0x22ac>
  404200:	cmp	w0, #0x3
  404204:	b.ne	40420c <ferror@plt+0x237c>  // b.any
  404208:	mov	w0, wzr
  40420c:	ldp	x20, x19, [sp, #64]
  404210:	ldp	x22, x21, [sp, #48]
  404214:	ldp	x24, x23, [sp, #32]
  404218:	ldp	x29, x30, [sp, #16]
  40421c:	add	sp, sp, #0x50
  404220:	ret
  404224:	mov	x8, x0
  404228:	str	xzr, [x1]
  40422c:	mov	x0, x8
  404230:	cbz	x8, 404278 <ferror@plt+0x23e8>
  404234:	ldrb	w9, [x0]
  404238:	cmp	w9, #0x2f
  40423c:	b.ne	404250 <ferror@plt+0x23c0>  // b.any
  404240:	mov	x8, x0
  404244:	ldrb	w10, [x8, #1]!
  404248:	cmp	w10, #0x2f
  40424c:	b.eq	40422c <ferror@plt+0x239c>  // b.none
  404250:	cbz	w9, 404274 <ferror@plt+0x23e4>
  404254:	mov	w8, #0x1                   	// #1
  404258:	str	x8, [x1]
  40425c:	ldrb	w9, [x0, x8]
  404260:	cbz	w9, 404278 <ferror@plt+0x23e8>
  404264:	cmp	w9, #0x2f
  404268:	b.eq	404278 <ferror@plt+0x23e8>  // b.none
  40426c:	add	x8, x8, #0x1
  404270:	b	404258 <ferror@plt+0x23c8>
  404274:	mov	x0, xzr
  404278:	ret
  40427c:	stp	x29, x30, [sp, #-64]!
  404280:	orr	x8, x0, x1
  404284:	stp	x24, x23, [sp, #16]
  404288:	stp	x22, x21, [sp, #32]
  40428c:	stp	x20, x19, [sp, #48]
  404290:	mov	x29, sp
  404294:	cbz	x8, 4042c8 <ferror@plt+0x2438>
  404298:	mov	x19, x1
  40429c:	mov	x22, x0
  4042a0:	mov	x20, x2
  4042a4:	cbz	x0, 4042dc <ferror@plt+0x244c>
  4042a8:	cbz	x19, 4042f0 <ferror@plt+0x2460>
  4042ac:	mov	x0, x22
  4042b0:	bl	401a20 <strlen@plt>
  4042b4:	mvn	x8, x0
  4042b8:	cmp	x8, x20
  4042bc:	b.cs	4042f8 <ferror@plt+0x2468>  // b.hs, b.nlast
  4042c0:	mov	x21, xzr
  4042c4:	b	404334 <ferror@plt+0x24a4>
  4042c8:	adrp	x0, 405000 <ferror@plt+0x3170>
  4042cc:	add	x0, x0, #0x6bc
  4042d0:	bl	401c00 <strdup@plt>
  4042d4:	mov	x21, x0
  4042d8:	b	404334 <ferror@plt+0x24a4>
  4042dc:	mov	x0, x19
  4042e0:	mov	x1, x20
  4042e4:	bl	401d40 <strndup@plt>
  4042e8:	mov	x21, x0
  4042ec:	b	404334 <ferror@plt+0x24a4>
  4042f0:	mov	x0, x22
  4042f4:	b	4042d0 <ferror@plt+0x2440>
  4042f8:	add	x24, x0, x20
  4042fc:	mov	x23, x0
  404300:	add	x0, x24, #0x1
  404304:	bl	401b70 <malloc@plt>
  404308:	mov	x21, x0
  40430c:	cbz	x0, 404334 <ferror@plt+0x24a4>
  404310:	mov	x0, x21
  404314:	mov	x1, x22
  404318:	mov	x2, x23
  40431c:	bl	4019f0 <memcpy@plt>
  404320:	add	x0, x21, x23
  404324:	mov	x1, x19
  404328:	mov	x2, x20
  40432c:	bl	4019f0 <memcpy@plt>
  404330:	strb	wzr, [x21, x24]
  404334:	mov	x0, x21
  404338:	ldp	x20, x19, [sp, #48]
  40433c:	ldp	x22, x21, [sp, #32]
  404340:	ldp	x24, x23, [sp, #16]
  404344:	ldp	x29, x30, [sp], #64
  404348:	ret
  40434c:	stp	x29, x30, [sp, #-32]!
  404350:	stp	x20, x19, [sp, #16]
  404354:	mov	x19, x1
  404358:	mov	x20, x0
  40435c:	mov	x29, sp
  404360:	cbz	x1, 404374 <ferror@plt+0x24e4>
  404364:	mov	x0, x19
  404368:	bl	401a20 <strlen@plt>
  40436c:	mov	x2, x0
  404370:	b	404378 <ferror@plt+0x24e8>
  404374:	mov	x2, xzr
  404378:	mov	x0, x20
  40437c:	mov	x1, x19
  404380:	bl	40427c <ferror@plt+0x23ec>
  404384:	ldp	x20, x19, [sp, #16]
  404388:	ldp	x29, x30, [sp], #32
  40438c:	ret
  404390:	sub	sp, sp, #0x120
  404394:	stp	x29, x30, [sp, #256]
  404398:	add	x29, sp, #0x100
  40439c:	add	x9, sp, #0x80
  4043a0:	mov	x10, sp
  4043a4:	mov	x11, #0xffffffffffffffd0    	// #-48
  4043a8:	add	x8, x29, #0x20
  4043ac:	movk	x11, #0xff80, lsl #32
  4043b0:	add	x9, x9, #0x30
  4043b4:	add	x10, x10, #0x80
  4043b8:	stp	x8, x9, [x29, #-32]
  4043bc:	stp	x10, x11, [x29, #-16]
  4043c0:	stp	q1, q2, [sp, #16]
  4043c4:	str	q0, [sp]
  4043c8:	ldp	q0, q1, [x29, #-32]
  4043cc:	stp	x28, x19, [sp, #272]
  4043d0:	mov	x19, x0
  4043d4:	stp	x2, x3, [sp, #128]
  4043d8:	sub	x0, x29, #0x28
  4043dc:	sub	x2, x29, #0x50
  4043e0:	stp	x4, x5, [sp, #144]
  4043e4:	stp	x6, x7, [sp, #160]
  4043e8:	stp	q3, q4, [sp, #48]
  4043ec:	stp	q5, q6, [sp, #80]
  4043f0:	str	q7, [sp, #112]
  4043f4:	stp	q0, q1, [x29, #-80]
  4043f8:	bl	401d30 <vasprintf@plt>
  4043fc:	tbnz	w0, #31, 404424 <ferror@plt+0x2594>
  404400:	ldur	x1, [x29, #-40]
  404404:	sxtw	x2, w0
  404408:	mov	x0, x19
  40440c:	bl	40427c <ferror@plt+0x23ec>
  404410:	ldur	x8, [x29, #-40]
  404414:	mov	x19, x0
  404418:	mov	x0, x8
  40441c:	bl	401d00 <free@plt>
  404420:	b	404428 <ferror@plt+0x2598>
  404424:	mov	x19, xzr
  404428:	mov	x0, x19
  40442c:	ldp	x28, x19, [sp, #272]
  404430:	ldp	x29, x30, [sp, #256]
  404434:	add	sp, sp, #0x120
  404438:	ret
  40443c:	stp	x29, x30, [sp, #-80]!
  404440:	stp	x24, x23, [sp, #32]
  404444:	stp	x22, x21, [sp, #48]
  404448:	stp	x20, x19, [sp, #64]
  40444c:	ldr	x19, [x0]
  404450:	str	x25, [sp, #16]
  404454:	mov	x29, sp
  404458:	ldrb	w8, [x19]
  40445c:	cbz	w8, 40455c <ferror@plt+0x26cc>
  404460:	mov	x20, x0
  404464:	mov	x22, x1
  404468:	mov	x0, x19
  40446c:	mov	x1, x2
  404470:	mov	w23, w3
  404474:	mov	x21, x2
  404478:	bl	401d50 <strspn@plt>
  40447c:	add	x19, x19, x0
  404480:	ldrb	w8, [x19]
  404484:	cbz	x8, 404558 <ferror@plt+0x26c8>
  404488:	cbz	w23, 404510 <ferror@plt+0x2680>
  40448c:	cmp	w8, #0x3f
  404490:	b.hi	404528 <ferror@plt+0x2698>  // b.pmore
  404494:	mov	w9, #0x1                   	// #1
  404498:	lsl	x8, x9, x8
  40449c:	mov	x9, #0x1                   	// #1
  4044a0:	movk	x9, #0x84, lsl #32
  4044a4:	and	x8, x8, x9
  4044a8:	cbz	x8, 404528 <ferror@plt+0x2698>
  4044ac:	mov	x23, x19
  4044b0:	ldrb	w25, [x23], #1
  4044b4:	add	x1, x29, #0x1c
  4044b8:	strb	wzr, [x29, #29]
  4044bc:	mov	x0, x23
  4044c0:	strb	w25, [x29, #28]
  4044c4:	bl	404594 <ferror@plt+0x2704>
  4044c8:	str	x0, [x22]
  4044cc:	add	x8, x0, x19
  4044d0:	ldrb	w9, [x8, #1]
  4044d4:	mov	w8, wzr
  4044d8:	cbz	w9, 404580 <ferror@plt+0x26f0>
  4044dc:	cmp	w9, w25
  4044e0:	b.ne	404580 <ferror@plt+0x26f0>  // b.any
  4044e4:	add	x8, x0, x19
  4044e8:	ldrsb	w1, [x8, #2]
  4044ec:	mov	x24, x0
  4044f0:	cbz	w1, 404500 <ferror@plt+0x2670>
  4044f4:	mov	x0, x21
  4044f8:	bl	401d60 <strchr@plt>
  4044fc:	cbz	x0, 40457c <ferror@plt+0x26ec>
  404500:	add	x8, x19, x24
  404504:	add	x19, x8, #0x2
  404508:	mov	w8, #0x1                   	// #1
  40450c:	b	404584 <ferror@plt+0x26f4>
  404510:	mov	x0, x19
  404514:	mov	x1, x21
  404518:	bl	401e10 <strcspn@plt>
  40451c:	str	x0, [x22]
  404520:	add	x22, x19, x0
  404524:	b	404550 <ferror@plt+0x26c0>
  404528:	mov	x0, x19
  40452c:	mov	x1, x21
  404530:	bl	404594 <ferror@plt+0x2704>
  404534:	str	x0, [x22]
  404538:	add	x22, x19, x0
  40453c:	ldrsb	w1, [x22]
  404540:	cbz	w1, 404550 <ferror@plt+0x26c0>
  404544:	mov	x0, x21
  404548:	bl	401d60 <strchr@plt>
  40454c:	cbz	x0, 404558 <ferror@plt+0x26c8>
  404550:	str	x22, [x20]
  404554:	b	404560 <ferror@plt+0x26d0>
  404558:	str	x19, [x20]
  40455c:	mov	x19, xzr
  404560:	mov	x0, x19
  404564:	ldp	x20, x19, [sp, #64]
  404568:	ldp	x22, x21, [sp, #48]
  40456c:	ldp	x24, x23, [sp, #32]
  404570:	ldr	x25, [sp, #16]
  404574:	ldp	x29, x30, [sp], #80
  404578:	ret
  40457c:	mov	w8, wzr
  404580:	mov	x23, x19
  404584:	str	x19, [x20]
  404588:	mov	x19, x23
  40458c:	tbz	w8, #0, 40455c <ferror@plt+0x26cc>
  404590:	b	404560 <ferror@plt+0x26d0>
  404594:	stp	x29, x30, [sp, #-48]!
  404598:	stp	x22, x21, [sp, #16]
  40459c:	stp	x20, x19, [sp, #32]
  4045a0:	ldrb	w8, [x0]
  4045a4:	mov	x29, sp
  4045a8:	cbz	w8, 4045f8 <ferror@plt+0x2768>
  4045ac:	mov	x19, x1
  4045b0:	mov	x22, xzr
  4045b4:	mov	w20, wzr
  4045b8:	add	x21, x0, #0x1
  4045bc:	b	4045e0 <ferror@plt+0x2750>
  4045c0:	sxtb	w1, w8
  4045c4:	mov	x0, x19
  4045c8:	bl	401d60 <strchr@plt>
  4045cc:	cbnz	x0, 404604 <ferror@plt+0x2774>
  4045d0:	mov	w20, wzr
  4045d4:	ldrb	w8, [x21, x22]
  4045d8:	add	x22, x22, #0x1
  4045dc:	cbz	w8, 404604 <ferror@plt+0x2774>
  4045e0:	cbnz	w20, 4045d0 <ferror@plt+0x2740>
  4045e4:	and	w9, w8, #0xff
  4045e8:	cmp	w9, #0x5c
  4045ec:	b.ne	4045c0 <ferror@plt+0x2730>  // b.any
  4045f0:	mov	w20, #0x1                   	// #1
  4045f4:	b	4045d4 <ferror@plt+0x2744>
  4045f8:	mov	w20, wzr
  4045fc:	mov	w22, wzr
  404600:	b	404604 <ferror@plt+0x2774>
  404604:	sub	w8, w22, w20
  404608:	ldp	x20, x19, [sp, #32]
  40460c:	ldp	x22, x21, [sp, #16]
  404610:	sxtw	x0, w8
  404614:	ldp	x29, x30, [sp], #48
  404618:	ret
  40461c:	stp	x29, x30, [sp, #-32]!
  404620:	str	x19, [sp, #16]
  404624:	mov	x19, x0
  404628:	mov	x29, sp
  40462c:	mov	x0, x19
  404630:	bl	401bb0 <fgetc@plt>
  404634:	cmn	w0, #0x1
  404638:	b.eq	40464c <ferror@plt+0x27bc>  // b.none
  40463c:	cmp	w0, #0xa
  404640:	b.ne	40462c <ferror@plt+0x279c>  // b.any
  404644:	mov	w0, wzr
  404648:	b	404650 <ferror@plt+0x27c0>
  40464c:	mov	w0, #0x1                   	// #1
  404650:	ldr	x19, [sp, #16]
  404654:	ldp	x29, x30, [sp], #32
  404658:	ret
  40465c:	sub	sp, sp, #0xe0
  404660:	stp	x29, x30, [sp, #160]
  404664:	stp	x24, x23, [sp, #176]
  404668:	stp	x22, x21, [sp, #192]
  40466c:	stp	x20, x19, [sp, #208]
  404670:	add	x29, sp, #0xa0
  404674:	stp	xzr, xzr, [sp, #8]
  404678:	cbz	x0, 404adc <ferror@plt+0x2c4c>
  40467c:	mov	x19, x1
  404680:	cbz	x1, 404afc <ferror@plt+0x2c6c>
  404684:	mov	x20, x0
  404688:	mov	x0, xzr
  40468c:	bl	401b60 <time@plt>
  404690:	str	x0, [sp, #24]
  404694:	add	x0, sp, #0x18
  404698:	sub	x1, x29, #0x40
  40469c:	bl	401ad0 <localtime_r@plt>
  4046a0:	adrp	x1, 405000 <ferror@plt+0x3170>
  4046a4:	mov	w22, #0xffffffff            	// #-1
  4046a8:	add	x1, x1, #0xbc2
  4046ac:	mov	x0, x20
  4046b0:	stur	w22, [x29, #-32]
  4046b4:	bl	401cc0 <strcmp@plt>
  4046b8:	cbz	w0, 404758 <ferror@plt+0x28c8>
  4046bc:	adrp	x1, 405000 <ferror@plt+0x3170>
  4046c0:	add	x1, x1, #0xbc6
  4046c4:	mov	x0, x20
  4046c8:	bl	401cc0 <strcmp@plt>
  4046cc:	cbz	w0, 404720 <ferror@plt+0x2890>
  4046d0:	adrp	x1, 405000 <ferror@plt+0x3170>
  4046d4:	add	x1, x1, #0xbcc
  4046d8:	mov	x0, x20
  4046dc:	bl	401cc0 <strcmp@plt>
  4046e0:	cbz	w0, 40472c <ferror@plt+0x289c>
  4046e4:	adrp	x1, 405000 <ferror@plt+0x3170>
  4046e8:	add	x1, x1, #0xbd6
  4046ec:	mov	x0, x20
  4046f0:	bl	401cc0 <strcmp@plt>
  4046f4:	cbz	w0, 404740 <ferror@plt+0x28b0>
  4046f8:	ldrb	w8, [x20]
  4046fc:	cmp	w8, #0x2d
  404700:	b.eq	4047a0 <ferror@plt+0x2910>  // b.none
  404704:	cmp	w8, #0x2b
  404708:	b.ne	4047b8 <ferror@plt+0x2928>  // b.any
  40470c:	add	x0, x20, #0x1
  404710:	add	x1, sp, #0x10
  404714:	bl	404b1c <ferror@plt+0x2c8c>
  404718:	tbz	w0, #31, 404754 <ferror@plt+0x28c4>
  40471c:	b	4047b0 <ferror@plt+0x2920>
  404720:	stur	wzr, [x29, #-56]
  404724:	stur	xzr, [x29, #-64]
  404728:	b	404754 <ferror@plt+0x28c4>
  40472c:	ldur	w8, [x29, #-52]
  404730:	stur	wzr, [x29, #-56]
  404734:	stur	xzr, [x29, #-64]
  404738:	sub	w8, w8, #0x1
  40473c:	b	404750 <ferror@plt+0x28c0>
  404740:	ldur	w8, [x29, #-52]
  404744:	stur	wzr, [x29, #-56]
  404748:	stur	xzr, [x29, #-64]
  40474c:	add	w8, w8, #0x1
  404750:	stur	w8, [x29, #-52]
  404754:	mov	w22, #0xffffffff            	// #-1
  404758:	sub	x0, x29, #0x40
  40475c:	bl	401c50 <mktime@plt>
  404760:	cmn	x0, #0x1
  404764:	str	x0, [sp, #24]
  404768:	b.eq	404a98 <ferror@plt+0x2c08>  // b.none
  40476c:	tbnz	w22, #31, 40477c <ferror@plt+0x28ec>
  404770:	ldur	w8, [x29, #-40]
  404774:	cmp	w8, w22
  404778:	b.ne	404a98 <ferror@plt+0x2c08>  // b.any
  40477c:	ldp	x9, x8, [sp, #8]
  404780:	mov	w10, #0x4240                	// #16960
  404784:	movk	w10, #0xf, lsl #16
  404788:	mov	w20, wzr
  40478c:	madd	x8, x0, x10, x8
  404790:	subs	x8, x8, x9
  404794:	csel	x8, xzr, x8, cc  // cc = lo, ul, last
  404798:	str	x8, [x19]
  40479c:	b	404a9c <ferror@plt+0x2c0c>
  4047a0:	add	x0, x20, #0x1
  4047a4:	add	x1, sp, #0x8
  4047a8:	bl	404b1c <ferror@plt+0x2c8c>
  4047ac:	tbz	w0, #31, 404754 <ferror@plt+0x28c4>
  4047b0:	mov	w20, w0
  4047b4:	b	404a9c <ferror@plt+0x2c0c>
  4047b8:	mov	x0, x20
  4047bc:	bl	404db4 <ferror@plt+0x2f24>
  4047c0:	cbz	x0, 404800 <ferror@plt+0x2970>
  4047c4:	mov	x0, x20
  4047c8:	bl	401a20 <strlen@plt>
  4047cc:	sub	x1, x0, #0x4
  4047d0:	mov	x0, x20
  4047d4:	bl	401d40 <strndup@plt>
  4047d8:	cbz	x0, 404ab8 <ferror@plt+0x2c28>
  4047dc:	add	x1, sp, #0x8
  4047e0:	mov	x21, x0
  4047e4:	bl	404b1c <ferror@plt+0x2c8c>
  4047e8:	mov	w20, w0
  4047ec:	mov	x0, x21
  4047f0:	bl	401d00 <free@plt>
  4047f4:	mvn	w8, w20
  4047f8:	lsr	w8, w8, #31
  4047fc:	b	404ac0 <ferror@plt+0x2c30>
  404800:	adrp	x24, 416000 <ferror@plt+0x14170>
  404804:	mov	x23, xzr
  404808:	mov	w22, #0xffffffff            	// #-1
  40480c:	add	x24, x24, #0xb40
  404810:	b	40482c <ferror@plt+0x299c>
  404814:	mov	w8, #0x1                   	// #1
  404818:	cbz	w8, 404868 <ferror@plt+0x29d8>
  40481c:	cmp	x23, #0xd
  404820:	add	x23, x23, #0x1
  404824:	add	x24, x24, #0x10
  404828:	b.cs	404868 <ferror@plt+0x29d8>  // b.hs, b.nlast
  40482c:	ldur	x21, [x24, #-8]
  404830:	mov	x0, x20
  404834:	mov	x1, x21
  404838:	bl	404e04 <ferror@plt+0x2f74>
  40483c:	cbz	x0, 404814 <ferror@plt+0x2984>
  404840:	mov	x0, x21
  404844:	bl	401a20 <strlen@plt>
  404848:	ldrb	w8, [x20, x0]
  40484c:	cmp	w8, #0x20
  404850:	b.ne	404814 <ferror@plt+0x2984>  // b.any
  404854:	ldr	w22, [x24]
  404858:	add	x9, x0, x20
  40485c:	mov	w8, wzr
  404860:	add	x20, x9, #0x1
  404864:	cbnz	w8, 40481c <ferror@plt+0x298c>
  404868:	ldp	q0, q1, [x29, #-64]
  40486c:	ldur	q2, [x29, #-32]
  404870:	ldur	x8, [x29, #-16]
  404874:	adrp	x1, 405000 <ferror@plt+0x3170>
  404878:	add	x1, x1, #0xbe4
  40487c:	sub	x2, x29, #0x40
  404880:	mov	x0, x20
  404884:	stp	q0, q1, [sp, #32]
  404888:	str	q2, [sp, #64]
  40488c:	str	x8, [sp, #80]
  404890:	bl	401b20 <strptime@plt>
  404894:	cbz	x0, 4048a0 <ferror@plt+0x2a10>
  404898:	ldrb	w8, [x0]
  40489c:	cbz	w8, 404758 <ferror@plt+0x28c8>
  4048a0:	ldp	q0, q1, [sp, #32]
  4048a4:	ldr	q2, [sp, #64]
  4048a8:	ldr	x8, [sp, #80]
  4048ac:	adrp	x1, 405000 <ferror@plt+0x3170>
  4048b0:	add	x1, x1, #0xbf6
  4048b4:	sub	x2, x29, #0x40
  4048b8:	mov	x0, x20
  4048bc:	stp	q0, q1, [x29, #-64]
  4048c0:	stur	q2, [x29, #-32]
  4048c4:	stur	x8, [x29, #-16]
  4048c8:	bl	401b20 <strptime@plt>
  4048cc:	cbz	x0, 4048d8 <ferror@plt+0x2a48>
  4048d0:	ldrb	w8, [x0]
  4048d4:	cbz	w8, 404758 <ferror@plt+0x28c8>
  4048d8:	ldp	q0, q1, [sp, #32]
  4048dc:	ldr	q2, [sp, #64]
  4048e0:	ldr	x8, [sp, #80]
  4048e4:	adrp	x1, 405000 <ferror@plt+0x3170>
  4048e8:	add	x1, x1, #0xc08
  4048ec:	sub	x2, x29, #0x40
  4048f0:	mov	x0, x20
  4048f4:	stp	q0, q1, [x29, #-64]
  4048f8:	stur	q2, [x29, #-32]
  4048fc:	stur	x8, [x29, #-16]
  404900:	bl	401b20 <strptime@plt>
  404904:	cbz	x0, 404910 <ferror@plt+0x2a80>
  404908:	ldrb	w8, [x0]
  40490c:	cbz	w8, 404758 <ferror@plt+0x28c8>
  404910:	ldp	q0, q1, [sp, #32]
  404914:	ldr	q2, [sp, #64]
  404918:	ldr	x8, [sp, #80]
  40491c:	adrp	x1, 405000 <ferror@plt+0x3170>
  404920:	add	x1, x1, #0xc1a
  404924:	sub	x2, x29, #0x40
  404928:	mov	x0, x20
  40492c:	stp	q0, q1, [x29, #-64]
  404930:	stur	q2, [x29, #-32]
  404934:	stur	x8, [x29, #-16]
  404938:	bl	401b20 <strptime@plt>
  40493c:	cbz	x0, 404948 <ferror@plt+0x2ab8>
  404940:	ldrb	w8, [x0]
  404944:	cbz	w8, 404ac8 <ferror@plt+0x2c38>
  404948:	ldp	q0, q1, [sp, #32]
  40494c:	ldr	q2, [sp, #64]
  404950:	ldr	x8, [sp, #80]
  404954:	adrp	x1, 405000 <ferror@plt+0x3170>
  404958:	add	x1, x1, #0xc29
  40495c:	sub	x2, x29, #0x40
  404960:	mov	x0, x20
  404964:	stp	q0, q1, [x29, #-64]
  404968:	stur	q2, [x29, #-32]
  40496c:	stur	x8, [x29, #-16]
  404970:	bl	401b20 <strptime@plt>
  404974:	cbz	x0, 404980 <ferror@plt+0x2af0>
  404978:	ldrb	w8, [x0]
  40497c:	cbz	w8, 404ac8 <ferror@plt+0x2c38>
  404980:	ldp	q0, q1, [sp, #32]
  404984:	ldr	q2, [sp, #64]
  404988:	ldr	x8, [sp, #80]
  40498c:	adrp	x1, 405000 <ferror@plt+0x3170>
  404990:	add	x1, x1, #0xc38
  404994:	sub	x2, x29, #0x40
  404998:	mov	x0, x20
  40499c:	stp	q0, q1, [x29, #-64]
  4049a0:	stur	q2, [x29, #-32]
  4049a4:	stur	x8, [x29, #-16]
  4049a8:	bl	401b20 <strptime@plt>
  4049ac:	cbz	x0, 4049b8 <ferror@plt+0x2b28>
  4049b0:	ldrb	w8, [x0]
  4049b4:	cbz	w8, 404ad0 <ferror@plt+0x2c40>
  4049b8:	ldp	q0, q1, [sp, #32]
  4049bc:	ldr	q2, [sp, #64]
  4049c0:	ldr	x8, [sp, #80]
  4049c4:	adrp	x1, 405000 <ferror@plt+0x3170>
  4049c8:	add	x1, x1, #0xc41
  4049cc:	sub	x2, x29, #0x40
  4049d0:	mov	x0, x20
  4049d4:	stp	q0, q1, [x29, #-64]
  4049d8:	stur	q2, [x29, #-32]
  4049dc:	stur	x8, [x29, #-16]
  4049e0:	bl	401b20 <strptime@plt>
  4049e4:	cbz	x0, 4049f0 <ferror@plt+0x2b60>
  4049e8:	ldrb	w8, [x0]
  4049ec:	cbz	w8, 404ad0 <ferror@plt+0x2c40>
  4049f0:	ldp	q0, q1, [sp, #32]
  4049f4:	ldr	q2, [sp, #64]
  4049f8:	ldr	x8, [sp, #80]
  4049fc:	adrp	x1, 405000 <ferror@plt+0x3170>
  404a00:	add	x1, x1, #0xbff
  404a04:	sub	x2, x29, #0x40
  404a08:	mov	x0, x20
  404a0c:	stp	q0, q1, [x29, #-64]
  404a10:	stur	q2, [x29, #-32]
  404a14:	stur	x8, [x29, #-16]
  404a18:	bl	401b20 <strptime@plt>
  404a1c:	cbz	x0, 404a28 <ferror@plt+0x2b98>
  404a20:	ldrb	w8, [x0]
  404a24:	cbz	w8, 404758 <ferror@plt+0x28c8>
  404a28:	ldp	q0, q1, [sp, #32]
  404a2c:	ldr	q2, [sp, #64]
  404a30:	ldr	x8, [sp, #80]
  404a34:	adrp	x1, 405000 <ferror@plt+0x3170>
  404a38:	add	x1, x1, #0xc32
  404a3c:	sub	x2, x29, #0x40
  404a40:	mov	x0, x20
  404a44:	stp	q0, q1, [x29, #-64]
  404a48:	stur	q2, [x29, #-32]
  404a4c:	stur	x8, [x29, #-16]
  404a50:	bl	401b20 <strptime@plt>
  404a54:	cbz	x0, 404a60 <ferror@plt+0x2bd0>
  404a58:	ldrb	w8, [x0]
  404a5c:	cbz	w8, 404ac8 <ferror@plt+0x2c38>
  404a60:	ldp	q0, q1, [sp, #32]
  404a64:	ldr	q2, [sp, #64]
  404a68:	ldr	x8, [sp, #80]
  404a6c:	adrp	x1, 405000 <ferror@plt+0x3170>
  404a70:	add	x1, x1, #0xc4a
  404a74:	sub	x2, x29, #0x40
  404a78:	mov	x0, x20
  404a7c:	stp	q0, q1, [x29, #-64]
  404a80:	stur	q2, [x29, #-32]
  404a84:	stur	x8, [x29, #-16]
  404a88:	bl	401b20 <strptime@plt>
  404a8c:	cbz	x0, 404a98 <ferror@plt+0x2c08>
  404a90:	ldrb	w8, [x0]
  404a94:	cbz	w8, 404ac8 <ferror@plt+0x2c38>
  404a98:	mov	w20, #0xffffffea            	// #-22
  404a9c:	mov	w0, w20
  404aa0:	ldp	x20, x19, [sp, #208]
  404aa4:	ldp	x22, x21, [sp, #192]
  404aa8:	ldp	x24, x23, [sp, #176]
  404aac:	ldp	x29, x30, [sp, #160]
  404ab0:	add	sp, sp, #0xe0
  404ab4:	ret
  404ab8:	mov	w8, wzr
  404abc:	mov	w20, #0xfffffff4            	// #-12
  404ac0:	tbnz	w8, #0, 404754 <ferror@plt+0x28c4>
  404ac4:	b	404a9c <ferror@plt+0x2c0c>
  404ac8:	stur	wzr, [x29, #-64]
  404acc:	b	404758 <ferror@plt+0x28c8>
  404ad0:	stur	wzr, [x29, #-56]
  404ad4:	stur	xzr, [x29, #-64]
  404ad8:	b	404758 <ferror@plt+0x28c8>
  404adc:	adrp	x0, 405000 <ferror@plt+0x3170>
  404ae0:	adrp	x1, 405000 <ferror@plt+0x3170>
  404ae4:	adrp	x3, 405000 <ferror@plt+0x3170>
  404ae8:	add	x0, x0, #0xb7f
  404aec:	add	x1, x1, #0xb81
  404af0:	add	x3, x3, #0xb91
  404af4:	mov	w2, #0xc4                  	// #196
  404af8:	bl	401e30 <__assert_fail@plt>
  404afc:	adrp	x0, 405000 <ferror@plt+0x3170>
  404b00:	adrp	x1, 405000 <ferror@plt+0x3170>
  404b04:	adrp	x3, 405000 <ferror@plt+0x3170>
  404b08:	add	x0, x0, #0xbbd
  404b0c:	add	x1, x1, #0xb81
  404b10:	add	x3, x3, #0xb91
  404b14:	mov	w2, #0xc5                  	// #197
  404b18:	bl	401e30 <__assert_fail@plt>
  404b1c:	sub	sp, sp, #0x80
  404b20:	stp	x29, x30, [sp, #32]
  404b24:	stp	x28, x27, [sp, #48]
  404b28:	stp	x26, x25, [sp, #64]
  404b2c:	stp	x24, x23, [sp, #80]
  404b30:	stp	x22, x21, [sp, #96]
  404b34:	stp	x20, x19, [sp, #112]
  404b38:	add	x29, sp, #0x20
  404b3c:	cbz	x0, 404d74 <ferror@plt+0x2ee4>
  404b40:	str	x1, [sp]
  404b44:	cbz	x1, 404d94 <ferror@plt+0x2f04>
  404b48:	adrp	x20, 405000 <ferror@plt+0x3170>
  404b4c:	mov	x22, x0
  404b50:	mov	w28, wzr
  404b54:	add	x20, x20, #0xd0d
  404b58:	mov	w26, #0x1                   	// #1
  404b5c:	mov	w27, #0xffffffea            	// #-22
  404b60:	str	xzr, [sp, #16]
  404b64:	b	404b78 <ferror@plt+0x2ce8>
  404b68:	cmp	w28, #0x0
  404b6c:	cinc	w8, w26, ne  // ne = any
  404b70:	csel	w21, w27, w21, eq  // eq = none
  404b74:	cbnz	w8, 404d38 <ferror@plt+0x2ea8>
  404b78:	mov	x0, x22
  404b7c:	mov	x1, x20
  404b80:	bl	401d50 <strspn@plt>
  404b84:	add	x22, x22, x0
  404b88:	ldrb	w8, [x22]
  404b8c:	cbz	w8, 404b68 <ferror@plt+0x2cd8>
  404b90:	bl	401e40 <__errno_location@plt>
  404b94:	mov	x24, x0
  404b98:	str	wzr, [x0]
  404b9c:	sub	x1, x29, #0x8
  404ba0:	mov	w2, #0xa                   	// #10
  404ba4:	mov	x0, x22
  404ba8:	bl	401a80 <strtoll@plt>
  404bac:	ldr	w8, [x24]
  404bb0:	cmp	w8, #0x1
  404bb4:	b.lt	404bc4 <ferror@plt+0x2d34>  // b.tstop
  404bb8:	neg	w21, w8
  404bbc:	mov	w8, #0x1                   	// #1
  404bc0:	b	404b74 <ferror@plt+0x2ce4>
  404bc4:	mov	x23, x0
  404bc8:	tbnz	x0, #63, 404c14 <ferror@plt+0x2d84>
  404bcc:	ldur	x8, [x29, #-8]
  404bd0:	ldrb	w9, [x8]
  404bd4:	cmp	w9, #0x2e
  404bd8:	b.ne	404c20 <ferror@plt+0x2d90>  // b.any
  404bdc:	add	x25, x8, #0x1
  404be0:	sub	x1, x29, #0x8
  404be4:	mov	w2, #0xa                   	// #10
  404be8:	mov	x0, x25
  404bec:	str	wzr, [x24]
  404bf0:	bl	401a80 <strtoll@plt>
  404bf4:	ldr	w8, [x24]
  404bf8:	cmp	w8, #0x1
  404bfc:	b.lt	404ce4 <ferror@plt+0x2e54>  // b.tstop
  404c00:	mov	w19, wzr
  404c04:	neg	w21, w8
  404c08:	mov	w8, #0x1                   	// #1
  404c0c:	cbnz	w8, 404b74 <ferror@plt+0x2ce4>
  404c10:	b	404c30 <ferror@plt+0x2da0>
  404c14:	mov	w21, #0xffffffde            	// #-34
  404c18:	mov	w8, #0x1                   	// #1
  404c1c:	b	404b74 <ferror@plt+0x2ce4>
  404c20:	cmp	x8, x22
  404c24:	b.eq	404d04 <ferror@plt+0x2e74>  // b.none
  404c28:	mov	x0, xzr
  404c2c:	mov	w19, wzr
  404c30:	ldur	x25, [x29, #-8]
  404c34:	str	w28, [sp, #12]
  404c38:	mov	x28, x0
  404c3c:	mov	x1, x20
  404c40:	mov	x0, x25
  404c44:	bl	401d50 <strspn@plt>
  404c48:	adrp	x24, 416000 <ferror@plt+0x14170>
  404c4c:	mov	x27, xzr
  404c50:	add	x25, x25, x0
  404c54:	add	x24, x24, #0xc20
  404c58:	stur	x25, [x29, #-8]
  404c5c:	ldur	x26, [x24, #-8]
  404c60:	mov	x0, x25
  404c64:	mov	x1, x26
  404c68:	bl	4052f0 <ferror@plt+0x3460>
  404c6c:	cbnz	x0, 404c88 <ferror@plt+0x2df8>
  404c70:	add	x27, x27, #0x1
  404c74:	cmp	x27, #0x1c
  404c78:	add	x24, x24, #0x10
  404c7c:	b.ne	404c5c <ferror@plt+0x2dcc>  // b.any
  404c80:	ldr	w28, [sp, #12]
  404c84:	b	404ccc <ferror@plt+0x2e3c>
  404c88:	ldr	x8, [x24]
  404c8c:	mul	x9, x8, x28
  404c90:	cbz	w19, 404cac <ferror@plt+0x2e1c>
  404c94:	mov	x10, #0xcccccccccccccccc    	// #-3689348814741910324
  404c98:	movk	x10, #0xcccd
  404c9c:	umulh	x9, x9, x10
  404ca0:	subs	w19, w19, #0x1
  404ca4:	lsr	x9, x9, #3
  404ca8:	b.ne	404c9c <ferror@plt+0x2e0c>  // b.any
  404cac:	ldr	x10, [sp, #16]
  404cb0:	mov	x0, x26
  404cb4:	madd	x8, x8, x23, x10
  404cb8:	add	x8, x8, x9
  404cbc:	str	x8, [sp, #16]
  404cc0:	bl	401a20 <strlen@plt>
  404cc4:	add	x22, x25, x0
  404cc8:	mov	w28, #0x1                   	// #1
  404ccc:	cmp	w27, #0x1b
  404cd0:	mov	w27, #0xffffffea            	// #-22
  404cd4:	cset	w8, hi  // hi = pmore
  404cd8:	csel	w21, w27, w21, hi  // hi = pmore
  404cdc:	mov	w26, #0x1                   	// #1
  404ce0:	b	404b74 <ferror@plt+0x2ce4>
  404ce4:	tbnz	x0, #63, 404d10 <ferror@plt+0x2e80>
  404ce8:	ldur	x9, [x29, #-8]
  404cec:	cmp	x9, x25
  404cf0:	b.eq	404d24 <ferror@plt+0x2e94>  // b.none
  404cf4:	mov	w8, wzr
  404cf8:	sub	w19, w9, w25
  404cfc:	cbnz	wzr, 404b74 <ferror@plt+0x2ce4>
  404d00:	b	404c30 <ferror@plt+0x2da0>
  404d04:	mov	w21, #0xffffffea            	// #-22
  404d08:	mov	w8, #0x1                   	// #1
  404d0c:	b	404b74 <ferror@plt+0x2ce4>
  404d10:	mov	w19, wzr
  404d14:	mov	w21, #0xffffffde            	// #-34
  404d18:	mov	w8, #0x1                   	// #1
  404d1c:	cbnz	w8, 404b74 <ferror@plt+0x2ce4>
  404d20:	b	404c30 <ferror@plt+0x2da0>
  404d24:	mov	w19, wzr
  404d28:	mov	w21, #0xffffffea            	// #-22
  404d2c:	mov	w8, #0x1                   	// #1
  404d30:	cbnz	w8, 404b74 <ferror@plt+0x2ce4>
  404d34:	b	404c30 <ferror@plt+0x2da0>
  404d38:	cmp	w8, #0x2
  404d3c:	b.ne	404d50 <ferror@plt+0x2ec0>  // b.any
  404d40:	ldr	x8, [sp]
  404d44:	ldr	x9, [sp, #16]
  404d48:	mov	w21, wzr
  404d4c:	str	x9, [x8]
  404d50:	mov	w0, w21
  404d54:	ldp	x20, x19, [sp, #112]
  404d58:	ldp	x22, x21, [sp, #96]
  404d5c:	ldp	x24, x23, [sp, #80]
  404d60:	ldp	x26, x25, [sp, #64]
  404d64:	ldp	x28, x27, [sp, #48]
  404d68:	ldp	x29, x30, [sp, #32]
  404d6c:	add	sp, sp, #0x80
  404d70:	ret
  404d74:	adrp	x0, 405000 <ferror@plt+0x3170>
  404d78:	adrp	x1, 405000 <ferror@plt+0x3170>
  404d7c:	adrp	x3, 405000 <ferror@plt+0x3170>
  404d80:	add	x0, x0, #0xb7f
  404d84:	add	x1, x1, #0xb81
  404d88:	add	x3, x3, #0xce7
  404d8c:	mov	w2, #0x4d                  	// #77
  404d90:	bl	401e30 <__assert_fail@plt>
  404d94:	adrp	x0, 405000 <ferror@plt+0x3170>
  404d98:	adrp	x1, 405000 <ferror@plt+0x3170>
  404d9c:	adrp	x3, 405000 <ferror@plt+0x3170>
  404da0:	add	x0, x0, #0xbbd
  404da4:	add	x1, x1, #0xb81
  404da8:	add	x3, x3, #0xce7
  404dac:	mov	w2, #0x4e                  	// #78
  404db0:	bl	401e30 <__assert_fail@plt>
  404db4:	stp	x29, x30, [sp, #-32]!
  404db8:	str	x19, [sp, #16]
  404dbc:	mov	x19, x0
  404dc0:	mov	x29, sp
  404dc4:	cbz	x0, 404dd0 <ferror@plt+0x2f40>
  404dc8:	mov	x0, x19
  404dcc:	bl	401a20 <strlen@plt>
  404dd0:	cmp	x0, #0x4
  404dd4:	b.cs	404de0 <ferror@plt+0x2f50>  // b.hs, b.nlast
  404dd8:	mov	x0, xzr
  404ddc:	b	404df8 <ferror@plt+0x2f68>
  404de0:	add	x8, x19, x0
  404de4:	ldr	w9, [x8, #-4]!
  404de8:	mov	w10, #0x6120                	// #24864
  404dec:	movk	w10, #0x6f67, lsl #16
  404df0:	cmp	w9, w10
  404df4:	csel	x0, x8, xzr, eq  // eq = none
  404df8:	ldr	x19, [sp, #16]
  404dfc:	ldp	x29, x30, [sp], #32
  404e00:	ret
  404e04:	stp	x29, x30, [sp, #-48]!
  404e08:	stp	x20, x19, [sp, #32]
  404e0c:	mov	x20, x1
  404e10:	mov	x19, x0
  404e14:	str	x21, [sp, #16]
  404e18:	mov	x29, sp
  404e1c:	cbz	x1, 404e34 <ferror@plt+0x2fa4>
  404e20:	mov	x0, x20
  404e24:	bl	401a20 <strlen@plt>
  404e28:	mov	x21, x0
  404e2c:	cbnz	x19, 404e3c <ferror@plt+0x2fac>
  404e30:	b	404e60 <ferror@plt+0x2fd0>
  404e34:	mov	x21, xzr
  404e38:	cbz	x19, 404e60 <ferror@plt+0x2fd0>
  404e3c:	cbz	x21, 404e60 <ferror@plt+0x2fd0>
  404e40:	mov	x0, x19
  404e44:	mov	x1, x20
  404e48:	mov	x2, x21
  404e4c:	bl	401d20 <strncasecmp@plt>
  404e50:	add	x8, x19, x21
  404e54:	cmp	w0, #0x0
  404e58:	csel	x0, x8, xzr, eq  // eq = none
  404e5c:	b	404e64 <ferror@plt+0x2fd4>
  404e60:	mov	x0, xzr
  404e64:	ldp	x20, x19, [sp, #32]
  404e68:	ldr	x21, [sp, #16]
  404e6c:	ldp	x29, x30, [sp], #48
  404e70:	ret
  404e74:	ldr	w8, [x0, #32]
  404e78:	tbnz	w8, #31, 404e84 <ferror@plt+0x2ff4>
  404e7c:	ldr	w0, [x0, #40]
  404e80:	ret
  404e84:	mov	w0, wzr
  404e88:	ret
  404e8c:	sub	sp, sp, #0x70
  404e90:	stp	x22, x21, [sp, #80]
  404e94:	stp	x20, x19, [sp, #96]
  404e98:	mov	x20, x3
  404e9c:	mov	x21, x2
  404ea0:	mov	w22, w1
  404ea4:	mov	x19, x0
  404ea8:	stp	x29, x30, [sp, #64]
  404eac:	add	x29, sp, #0x40
  404eb0:	tbnz	w1, #6, 404ee0 <ferror@plt+0x3050>
  404eb4:	add	x1, sp, #0x8
  404eb8:	mov	x0, x19
  404ebc:	bl	401ad0 <localtime_r@plt>
  404ec0:	cbz	x0, 404ef0 <ferror@plt+0x3060>
  404ec4:	ldr	x1, [x19, #8]
  404ec8:	add	x0, sp, #0x8
  404ecc:	mov	w2, w22
  404ed0:	mov	x3, x21
  404ed4:	mov	x4, x20
  404ed8:	bl	404f20 <ferror@plt+0x3090>
  404edc:	b	404f0c <ferror@plt+0x307c>
  404ee0:	add	x1, sp, #0x8
  404ee4:	mov	x0, x19
  404ee8:	bl	401bd0 <gmtime_r@plt>
  404eec:	cbnz	x0, 404ec4 <ferror@plt+0x3034>
  404ef0:	adrp	x1, 405000 <ferror@plt+0x3170>
  404ef4:	add	x1, x1, #0xc57
  404ef8:	mov	w2, #0x5                   	// #5
  404efc:	bl	401df0 <dcgettext@plt>
  404f00:	ldr	x1, [x19]
  404f04:	bl	401dc0 <warnx@plt>
  404f08:	mov	w0, #0xffffffff            	// #-1
  404f0c:	ldp	x20, x19, [sp, #96]
  404f10:	ldp	x22, x21, [sp, #80]
  404f14:	ldp	x29, x30, [sp, #64]
  404f18:	add	sp, sp, #0x70
  404f1c:	ret
  404f20:	stp	x29, x30, [sp, #-64]!
  404f24:	str	x23, [sp, #16]
  404f28:	stp	x22, x21, [sp, #32]
  404f2c:	stp	x20, x19, [sp, #48]
  404f30:	mov	x19, x4
  404f34:	mov	x20, x3
  404f38:	mov	w22, w2
  404f3c:	mov	x23, x1
  404f40:	mov	x21, x0
  404f44:	mov	x29, sp
  404f48:	tbz	w2, #0, 404f8c <ferror@plt+0x30fc>
  404f4c:	ldp	w9, w8, [x21, #16]
  404f50:	ldr	w5, [x21, #12]
  404f54:	adrp	x2, 405000 <ferror@plt+0x3170>
  404f58:	sxtw	x8, w8
  404f5c:	add	x3, x8, #0x76c
  404f60:	add	w4, w9, #0x1
  404f64:	add	x2, x2, #0xd12
  404f68:	mov	x0, x20
  404f6c:	mov	x1, x19
  404f70:	bl	401b30 <snprintf@plt>
  404f74:	tbnz	w0, #31, 405020 <ferror@plt+0x3190>
  404f78:	sxtw	x8, w0
  404f7c:	cmp	x8, x19
  404f80:	b.hi	405020 <ferror@plt+0x3190>  // b.pmore
  404f84:	sub	x19, x19, x8
  404f88:	add	x20, x20, x8
  404f8c:	tbz	w22, #1, 404fb0 <ferror@plt+0x3120>
  404f90:	tbz	w22, #0, 404fb0 <ferror@plt+0x3120>
  404f94:	cbz	x19, 405020 <ferror@plt+0x3190>
  404f98:	tst	w22, #0x20
  404f9c:	mov	w8, #0x54                  	// #84
  404fa0:	mov	w9, #0x20                  	// #32
  404fa4:	csel	w8, w9, w8, eq  // eq = none
  404fa8:	strb	w8, [x20], #1
  404fac:	sub	x19, x19, #0x1
  404fb0:	tbz	w22, #1, 404fe4 <ferror@plt+0x3154>
  404fb4:	ldp	w4, w3, [x21, #4]
  404fb8:	ldr	w5, [x21]
  404fbc:	adrp	x2, 405000 <ferror@plt+0x3170>
  404fc0:	add	x2, x2, #0xd21
  404fc4:	mov	x0, x20
  404fc8:	mov	x1, x19
  404fcc:	bl	401b30 <snprintf@plt>
  404fd0:	tbnz	w0, #31, 405020 <ferror@plt+0x3190>
  404fd4:	sxtw	x8, w0
  404fd8:	subs	x19, x19, x8
  404fdc:	b.cc	405020 <ferror@plt+0x3190>  // b.lo, b.ul, b.last
  404fe0:	add	x20, x20, x8
  404fe4:	tbnz	w22, #3, 404ff8 <ferror@plt+0x3168>
  404fe8:	tbz	w22, #4, 405054 <ferror@plt+0x31c4>
  404fec:	adrp	x2, 405000 <ferror@plt+0x3170>
  404ff0:	add	x2, x2, #0xd37
  404ff4:	b	405000 <ferror@plt+0x3170>
  404ff8:	adrp	x2, 405000 <ferror@plt+0x3170>
  404ffc:	add	x2, x2, #0xd30
  405000:	mov	x0, x20
  405004:	mov	x1, x19
  405008:	mov	x3, x23
  40500c:	bl	401b30 <snprintf@plt>
  405010:	tbnz	w0, #31, 405020 <ferror@plt+0x3190>
  405014:	sxtw	x8, w0
  405018:	subs	x19, x19, x8
  40501c:	b.cs	405050 <ferror@plt+0x31c0>  // b.hs, b.nlast
  405020:	adrp	x1, 405000 <ferror@plt+0x3170>
  405024:	add	x1, x1, #0xd49
  405028:	mov	w2, #0x5                   	// #5
  40502c:	mov	x0, xzr
  405030:	bl	401df0 <dcgettext@plt>
  405034:	bl	401dc0 <warnx@plt>
  405038:	mov	w0, #0xffffffff            	// #-1
  40503c:	ldp	x20, x19, [sp, #48]
  405040:	ldp	x22, x21, [sp, #32]
  405044:	ldr	x23, [sp, #16]
  405048:	ldp	x29, x30, [sp], #64
  40504c:	ret
  405050:	add	x20, x20, x8
  405054:	tbz	w22, #2, 4050e0 <ferror@plt+0x3250>
  405058:	mov	x0, x21
  40505c:	bl	404e74 <ferror@plt+0x2fe4>
  405060:	mov	w8, #0x8889                	// #34953
  405064:	movk	w8, #0x8888, lsl #16
  405068:	smull	x10, w0, w8
  40506c:	lsr	x10, x10, #32
  405070:	mov	w9, #0xb3c5                	// #46021
  405074:	add	w10, w10, w0
  405078:	movk	w9, #0x91a2, lsl #16
  40507c:	asr	w11, w10, #5
  405080:	smull	x9, w0, w9
  405084:	add	w10, w11, w10, lsr #31
  405088:	lsr	x9, x9, #32
  40508c:	smull	x8, w10, w8
  405090:	add	w9, w9, w0
  405094:	lsr	x8, x8, #32
  405098:	asr	w11, w9, #11
  40509c:	add	w8, w8, w10
  4050a0:	add	w3, w11, w9, lsr #31
  4050a4:	asr	w9, w8, #5
  4050a8:	add	w8, w9, w8, lsr #31
  4050ac:	mov	w9, #0x3c                  	// #60
  4050b0:	msub	w8, w8, w9, w10
  4050b4:	cmp	w8, #0x0
  4050b8:	adrp	x2, 405000 <ferror@plt+0x3170>
  4050bc:	cneg	w4, w8, mi  // mi = first
  4050c0:	add	x2, x2, #0xd3e
  4050c4:	mov	x0, x20
  4050c8:	mov	x1, x19
  4050cc:	bl	401b30 <snprintf@plt>
  4050d0:	tbnz	w0, #31, 405020 <ferror@plt+0x3190>
  4050d4:	sxtw	x8, w0
  4050d8:	cmp	x19, x8
  4050dc:	b.cc	405020 <ferror@plt+0x3190>  // b.lo, b.ul, b.last
  4050e0:	mov	w0, wzr
  4050e4:	b	40503c <ferror@plt+0x31ac>
  4050e8:	stp	x29, x30, [sp, #-16]!
  4050ec:	mov	x4, x3
  4050f0:	mov	x3, x2
  4050f4:	mov	w2, w1
  4050f8:	mov	x1, xzr
  4050fc:	mov	x29, sp
  405100:	bl	404f20 <ferror@plt+0x3090>
  405104:	ldp	x29, x30, [sp], #16
  405108:	ret
  40510c:	sub	sp, sp, #0x70
  405110:	stp	x22, x21, [sp, #80]
  405114:	stp	x20, x19, [sp, #96]
  405118:	mov	x20, x3
  40511c:	mov	x21, x2
  405120:	mov	w22, w1
  405124:	mov	x19, x0
  405128:	stp	x29, x30, [sp, #64]
  40512c:	add	x29, sp, #0x40
  405130:	tbnz	w1, #6, 405160 <ferror@plt+0x32d0>
  405134:	add	x1, sp, #0x8
  405138:	mov	x0, x19
  40513c:	bl	401ad0 <localtime_r@plt>
  405140:	cbz	x0, 405170 <ferror@plt+0x32e0>
  405144:	add	x0, sp, #0x8
  405148:	mov	x1, xzr
  40514c:	mov	w2, w22
  405150:	mov	x3, x21
  405154:	mov	x4, x20
  405158:	bl	404f20 <ferror@plt+0x3090>
  40515c:	b	40518c <ferror@plt+0x32fc>
  405160:	add	x1, sp, #0x8
  405164:	mov	x0, x19
  405168:	bl	401bd0 <gmtime_r@plt>
  40516c:	cbnz	x0, 405144 <ferror@plt+0x32b4>
  405170:	adrp	x1, 405000 <ferror@plt+0x3170>
  405174:	add	x1, x1, #0xc57
  405178:	mov	w2, #0x5                   	// #5
  40517c:	bl	401df0 <dcgettext@plt>
  405180:	mov	x1, x19
  405184:	bl	401dc0 <warnx@plt>
  405188:	mov	w0, #0xffffffff            	// #-1
  40518c:	ldp	x20, x19, [sp, #96]
  405190:	ldp	x22, x21, [sp, #80]
  405194:	ldp	x29, x30, [sp, #64]
  405198:	add	sp, sp, #0x70
  40519c:	ret
  4051a0:	sub	sp, sp, #0xb0
  4051a4:	stp	x29, x30, [sp, #112]
  4051a8:	stp	x22, x21, [sp, #144]
  4051ac:	stp	x20, x19, [sp, #160]
  4051b0:	ldr	x8, [x1]
  4051b4:	str	x23, [sp, #128]
  4051b8:	mov	x19, x4
  4051bc:	mov	x20, x3
  4051c0:	mov	w21, w2
  4051c4:	mov	x22, x1
  4051c8:	mov	x23, x0
  4051cc:	add	x29, sp, #0x70
  4051d0:	cbnz	x8, 4051e0 <ferror@plt+0x3350>
  4051d4:	mov	x0, x22
  4051d8:	mov	x1, xzr
  4051dc:	bl	401bc0 <gettimeofday@plt>
  4051e0:	add	x1, sp, #0x38
  4051e4:	mov	x0, x23
  4051e8:	bl	401ad0 <localtime_r@plt>
  4051ec:	mov	x1, sp
  4051f0:	mov	x0, x22
  4051f4:	bl	401ad0 <localtime_r@plt>
  4051f8:	add	x0, sp, #0x38
  4051fc:	mov	x1, sp
  405200:	bl	4052a4 <ferror@plt+0x3414>
  405204:	cbz	w0, 405240 <ferror@plt+0x33b0>
  405208:	ldp	w4, w3, [sp, #60]
  40520c:	adrp	x2, 405000 <ferror@plt+0x3170>
  405210:	add	x2, x2, #0xd26
  405214:	mov	x0, x20
  405218:	mov	x1, x19
  40521c:	bl	401b30 <snprintf@plt>
  405220:	mov	w8, w0
  405224:	mov	w0, #0xffffffff            	// #-1
  405228:	tbnz	w8, #31, 40528c <ferror@plt+0x33fc>
  40522c:	sxtw	x8, w8
  405230:	cmp	x8, x19
  405234:	b.hi	40528c <ferror@plt+0x33fc>  // b.pmore
  405238:	mov	w0, wzr
  40523c:	b	40528c <ferror@plt+0x33fc>
  405240:	add	x0, sp, #0x38
  405244:	mov	x1, sp
  405248:	bl	4052dc <ferror@plt+0x344c>
  40524c:	adrp	x8, 405000 <ferror@plt+0x3170>
  405250:	adrp	x9, 405000 <ferror@plt+0x3170>
  405254:	add	x8, x8, #0xc71
  405258:	add	x9, x9, #0xc7f
  40525c:	tst	w21, #0x2
  405260:	adrp	x10, 405000 <ferror@plt+0x3170>
  405264:	add	x10, x10, #0xc7c
  405268:	csel	x8, x9, x8, eq  // eq = none
  40526c:	cmp	w0, #0x0
  405270:	csel	x2, x10, x8, eq  // eq = none
  405274:	add	x3, sp, #0x38
  405278:	mov	x0, x20
  40527c:	mov	x1, x19
  405280:	bl	401ae0 <strftime@plt>
  405284:	cmp	w0, #0x1
  405288:	csetm	w0, lt  // lt = tstop
  40528c:	ldp	x20, x19, [sp, #160]
  405290:	ldp	x22, x21, [sp, #144]
  405294:	ldr	x23, [sp, #128]
  405298:	ldp	x29, x30, [sp, #112]
  40529c:	add	sp, sp, #0xb0
  4052a0:	ret
  4052a4:	stp	x29, x30, [sp, #-16]!
  4052a8:	ldr	w8, [x0, #28]
  4052ac:	ldr	w9, [x1, #28]
  4052b0:	mov	x29, sp
  4052b4:	cmp	w8, w9
  4052b8:	b.ne	4052d0 <ferror@plt+0x3440>  // b.any
  4052bc:	bl	4052dc <ferror@plt+0x344c>
  4052c0:	cmp	w0, #0x0
  4052c4:	cset	w0, ne  // ne = any
  4052c8:	ldp	x29, x30, [sp], #16
  4052cc:	ret
  4052d0:	mov	w0, wzr
  4052d4:	ldp	x29, x30, [sp], #16
  4052d8:	ret
  4052dc:	ldr	w8, [x0, #20]
  4052e0:	ldr	w9, [x1, #20]
  4052e4:	cmp	w8, w9
  4052e8:	cset	w0, eq  // eq = none
  4052ec:	ret
  4052f0:	stp	x29, x30, [sp, #-48]!
  4052f4:	stp	x20, x19, [sp, #32]
  4052f8:	mov	x20, x1
  4052fc:	mov	x19, x0
  405300:	str	x21, [sp, #16]
  405304:	mov	x29, sp
  405308:	cbz	x1, 405320 <ferror@plt+0x3490>
  40530c:	mov	x0, x20
  405310:	bl	401a20 <strlen@plt>
  405314:	mov	x21, x0
  405318:	cbnz	x19, 405328 <ferror@plt+0x3498>
  40531c:	b	40534c <ferror@plt+0x34bc>
  405320:	mov	x21, xzr
  405324:	cbz	x19, 40534c <ferror@plt+0x34bc>
  405328:	cbz	x21, 40534c <ferror@plt+0x34bc>
  40532c:	mov	x0, x19
  405330:	mov	x1, x20
  405334:	mov	x2, x21
  405338:	bl	401b80 <strncmp@plt>
  40533c:	add	x8, x19, x21
  405340:	cmp	w0, #0x0
  405344:	csel	x0, x8, xzr, eq  // eq = none
  405348:	b	405350 <ferror@plt+0x34c0>
  40534c:	mov	x0, xzr
  405350:	ldp	x20, x19, [sp, #32]
  405354:	ldr	x21, [sp, #16]
  405358:	ldp	x29, x30, [sp], #48
  40535c:	ret
  405360:	stp	x29, x30, [sp, #-64]!
  405364:	mov	x29, sp
  405368:	stp	x19, x20, [sp, #16]
  40536c:	adrp	x20, 416000 <ferror@plt+0x14170>
  405370:	add	x20, x20, #0xb30
  405374:	stp	x21, x22, [sp, #32]
  405378:	adrp	x21, 416000 <ferror@plt+0x14170>
  40537c:	add	x21, x21, #0xb28
  405380:	sub	x20, x20, x21
  405384:	mov	w22, w0
  405388:	stp	x23, x24, [sp, #48]
  40538c:	mov	x23, x1
  405390:	mov	x24, x2
  405394:	bl	4019b0 <memcpy@plt-0x40>
  405398:	cmp	xzr, x20, asr #3
  40539c:	b.eq	4053c8 <ferror@plt+0x3538>  // b.none
  4053a0:	asr	x20, x20, #3
  4053a4:	mov	x19, #0x0                   	// #0
  4053a8:	ldr	x3, [x21, x19, lsl #3]
  4053ac:	mov	x2, x24
  4053b0:	add	x19, x19, #0x1
  4053b4:	mov	x1, x23
  4053b8:	mov	w0, w22
  4053bc:	blr	x3
  4053c0:	cmp	x20, x19
  4053c4:	b.ne	4053a8 <ferror@plt+0x3518>  // b.any
  4053c8:	ldp	x19, x20, [sp, #16]
  4053cc:	ldp	x21, x22, [sp, #32]
  4053d0:	ldp	x23, x24, [sp, #48]
  4053d4:	ldp	x29, x30, [sp], #64
  4053d8:	ret
  4053dc:	nop
  4053e0:	ret
  4053e4:	nop
  4053e8:	adrp	x2, 417000 <ferror@plt+0x15170>
  4053ec:	mov	x1, #0x0                   	// #0
  4053f0:	ldr	x2, [x2, #608]
  4053f4:	b	401af0 <__cxa_atexit@plt>

Disassembly of section .fini:

00000000004053f8 <.fini>:
  4053f8:	stp	x29, x30, [sp, #-16]!
  4053fc:	mov	x29, sp
  405400:	ldp	x29, x30, [sp], #16
  405404:	ret
