<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\tm1638-verilog-master\test1\tm1638-verilog\impl\gwsynthesis\tm1638-verilog.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\tm1638-verilog-master\test1\tm1638-verilog\src\tm1638-verilog.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.9.02</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2AR-LV18QN88C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2AR-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Tue Mar 25 13:35:04 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>240</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>238</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clk</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>clk_ibuf/I </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>100.000(MHz)</td>
<td>100.086(MHz)</td>
<td>13</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.009</td>
<td>milliseconds_8_s1/Q</td>
<td>tm_out_2_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>9.956</td>
</tr>
<tr>
<td>2</td>
<td>0.457</td>
<td>milliseconds_8_s1/Q</td>
<td>tm_out_5_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>9.508</td>
</tr>
<tr>
<td>3</td>
<td>1.046</td>
<td>milliseconds_8_s1/Q</td>
<td>tm_out_6_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>8.919</td>
</tr>
<tr>
<td>4</td>
<td>1.117</td>
<td>milliseconds_8_s1/Q</td>
<td>tm_out_3_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>8.848</td>
</tr>
<tr>
<td>5</td>
<td>1.230</td>
<td>milliseconds_8_s1/Q</td>
<td>tm_out_4_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>8.735</td>
</tr>
<tr>
<td>6</td>
<td>1.289</td>
<td>milliseconds_8_s1/Q</td>
<td>tm_out_1_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>8.676</td>
</tr>
<tr>
<td>7</td>
<td>1.960</td>
<td>counter_12_s0/Q</td>
<td>hours_2_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>8.005</td>
</tr>
<tr>
<td>8</td>
<td>2.159</td>
<td>counter_12_s0/Q</td>
<td>hours_1_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>7.806</td>
</tr>
<tr>
<td>9</td>
<td>2.170</td>
<td>milliseconds_8_s1/Q</td>
<td>tm_out_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>7.795</td>
</tr>
<tr>
<td>10</td>
<td>2.288</td>
<td>counter_12_s0/Q</td>
<td>minutes_5_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>7.677</td>
</tr>
<tr>
<td>11</td>
<td>2.337</td>
<td>counter_12_s0/Q</td>
<td>minutes_4_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>7.628</td>
</tr>
<tr>
<td>12</td>
<td>2.386</td>
<td>counter_12_s0/Q</td>
<td>hours_3_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>7.579</td>
</tr>
<tr>
<td>13</td>
<td>2.386</td>
<td>counter_12_s0/Q</td>
<td>hours_4_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>7.579</td>
</tr>
<tr>
<td>14</td>
<td>2.459</td>
<td>counter_12_s0/Q</td>
<td>hours_1_s1/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>7.506</td>
</tr>
<tr>
<td>15</td>
<td>2.459</td>
<td>counter_12_s0/Q</td>
<td>hours_2_s1/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>7.506</td>
</tr>
<tr>
<td>16</td>
<td>2.483</td>
<td>counter_12_s0/Q</td>
<td>minutes_1_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>7.482</td>
</tr>
<tr>
<td>17</td>
<td>2.525</td>
<td>counter_12_s0/Q</td>
<td>minutes_2_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>7.440</td>
</tr>
<tr>
<td>18</td>
<td>2.525</td>
<td>counter_12_s0/Q</td>
<td>minutes_3_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>7.440</td>
</tr>
<tr>
<td>19</td>
<td>2.646</td>
<td>counter_12_s0/Q</td>
<td>hours_3_s1/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>7.319</td>
</tr>
<tr>
<td>20</td>
<td>2.646</td>
<td>counter_12_s0/Q</td>
<td>hours_4_s1/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>7.319</td>
</tr>
<tr>
<td>21</td>
<td>3.004</td>
<td>counter_12_s0/Q</td>
<td>hours_0_s3/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>6.961</td>
</tr>
<tr>
<td>22</td>
<td>3.349</td>
<td>counter_12_s0/Q</td>
<td>minutes_0_s3/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>6.616</td>
</tr>
<tr>
<td>23</td>
<td>3.418</td>
<td>counter_12_s0/Q</td>
<td>seconds_4_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>6.547</td>
</tr>
<tr>
<td>24</td>
<td>3.508</td>
<td>counter_12_s0/Q</td>
<td>seconds_3_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>6.457</td>
</tr>
<tr>
<td>25</td>
<td>3.584</td>
<td>counter_12_s0/Q</td>
<td>seconds_2_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>6.381</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.319</td>
<td>rst_s1/Q</td>
<td>hours_1_s1/RESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.330</td>
</tr>
<tr>
<td>2</td>
<td>0.319</td>
<td>rst_s1/Q</td>
<td>hours_2_s1/RESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.330</td>
</tr>
<tr>
<td>3</td>
<td>0.425</td>
<td>tm_latch_s0/Q</td>
<td>tm_latch_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>4</td>
<td>0.425</td>
<td>counter_2_s0/Q</td>
<td>counter_2_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>5</td>
<td>0.425</td>
<td>counter_6_s0/Q</td>
<td>counter_6_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>6</td>
<td>0.425</td>
<td>counter_8_s0/Q</td>
<td>counter_8_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>7</td>
<td>0.425</td>
<td>counter_12_s0/Q</td>
<td>counter_12_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>8</td>
<td>0.425</td>
<td>counter_14_s0/Q</td>
<td>counter_14_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>9</td>
<td>0.425</td>
<td>counter_18_s0/Q</td>
<td>counter_18_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>10</td>
<td>0.425</td>
<td>counter_20_s0/Q</td>
<td>counter_20_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>11</td>
<td>0.427</td>
<td>u_tm1638/cur_state_0_s5/Q</td>
<td>u_tm1638/cur_state_0_s5/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>12</td>
<td>0.427</td>
<td>u_tm1638/sclk_q_0_s3/Q</td>
<td>u_tm1638/sclk_q_0_s3/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>13</td>
<td>0.427</td>
<td>u_tm1638/ctr_q_1_s0/Q</td>
<td>u_tm1638/ctr_q_1_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>14</td>
<td>0.427</td>
<td>minutes_3_s1/Q</td>
<td>minutes_3_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>15</td>
<td>0.427</td>
<td>seconds_3_s1/Q</td>
<td>seconds_3_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>16</td>
<td>0.428</td>
<td>milliseconds_0_s3/Q</td>
<td>milliseconds_0_s3/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.439</td>
</tr>
<tr>
<td>17</td>
<td>0.428</td>
<td>hours_2_s1/Q</td>
<td>hours_2_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.439</td>
</tr>
<tr>
<td>18</td>
<td>0.428</td>
<td>minutes_2_s1/Q</td>
<td>minutes_2_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.439</td>
</tr>
<tr>
<td>19</td>
<td>0.428</td>
<td>minutes_5_s1/Q</td>
<td>minutes_5_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.439</td>
</tr>
<tr>
<td>20</td>
<td>0.429</td>
<td>hours_4_s1/Q</td>
<td>hours_4_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.440</td>
</tr>
<tr>
<td>21</td>
<td>0.429</td>
<td>seconds_4_s1/Q</td>
<td>seconds_4_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.440</td>
</tr>
<tr>
<td>22</td>
<td>0.429</td>
<td>seconds_5_s1/Q</td>
<td>seconds_5_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.440</td>
</tr>
<tr>
<td>23</td>
<td>0.430</td>
<td>milliseconds_2_s1/Q</td>
<td>milliseconds_2_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.441</td>
</tr>
<tr>
<td>24</td>
<td>0.432</td>
<td>milliseconds_4_s1/Q</td>
<td>milliseconds_4_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.443</td>
</tr>
<tr>
<td>25</td>
<td>0.433</td>
<td>u_tm1638/cur_state_1_s3/Q</td>
<td>u_tm1638/cur_state_1_s3/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.444</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>1.123</td>
<td>2.123</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>instruction_step_4_s0</td>
</tr>
<tr>
<td>2</td>
<td>1.123</td>
<td>2.123</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>instruction_step_3_s0</td>
</tr>
<tr>
<td>3</td>
<td>1.123</td>
<td>2.123</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>instruction_step_1_s0</td>
</tr>
<tr>
<td>4</td>
<td>1.123</td>
<td>2.123</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>counter_22_s0</td>
</tr>
<tr>
<td>5</td>
<td>1.123</td>
<td>2.123</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>counter_14_s0</td>
</tr>
<tr>
<td>6</td>
<td>1.123</td>
<td>2.123</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>keys_2_s0</td>
</tr>
<tr>
<td>7</td>
<td>1.123</td>
<td>2.123</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>minutes_3_s1</td>
</tr>
<tr>
<td>8</td>
<td>1.123</td>
<td>2.123</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>minutes_4_s1</td>
</tr>
<tr>
<td>9</td>
<td>1.123</td>
<td>2.123</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>keys_3_s0</td>
</tr>
<tr>
<td>10</td>
<td>1.123</td>
<td>2.123</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>minutes_5_s1</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.600</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.609</td>
</tr>
<tr>
<td class="label">From</td>
<td>milliseconds_8_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>tm_out_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>93</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.644</td>
<td>2.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C8[1][B]</td>
<td>milliseconds_8_s1/CLK</td>
</tr>
<tr>
<td>6.876</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R39C8[1][B]</td>
<td style=" font-weight:bold;">milliseconds_8_s1/Q</td>
</tr>
<tr>
<td>7.307</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C9[3][A]</td>
<td>n149_s201/I0</td>
</tr>
<tr>
<td>7.769</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R38C9[3][A]</td>
<td style=" background: #97FFFF;">n149_s201/F</td>
</tr>
<tr>
<td>7.945</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C9[3][B]</td>
<td>n170_s205/I3</td>
</tr>
<tr>
<td>8.398</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R39C9[3][B]</td>
<td style=" background: #97FFFF;">n170_s205/F</td>
</tr>
<tr>
<td>8.820</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C10[0][B]</td>
<td>n149_s203/I1</td>
</tr>
<tr>
<td>9.273</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R40C10[0][B]</td>
<td style=" background: #97FFFF;">n149_s203/F</td>
</tr>
<tr>
<td>9.700</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C11[1][B]</td>
<td>n170_s198/I2</td>
</tr>
<tr>
<td>10.255</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R42C11[1][B]</td>
<td style=" background: #97FFFF;">n170_s198/F</td>
</tr>
<tr>
<td>10.681</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C10[3][B]</td>
<td>n170_s196/I0</td>
</tr>
<tr>
<td>11.230</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R41C10[3][B]</td>
<td style=" background: #97FFFF;">n170_s196/F</td>
</tr>
<tr>
<td>11.413</td>
<td>0.182</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C11[2][B]</td>
<td>n184_s91/I1</td>
</tr>
<tr>
<td>11.962</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R41C11[2][B]</td>
<td style=" background: #97FFFF;">n184_s91/F</td>
</tr>
<tr>
<td>12.135</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C11[1][A]</td>
<td>n182_s91/I0</td>
</tr>
<tr>
<td>12.705</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R42C11[1][A]</td>
<td style=" background: #97FFFF;">n182_s91/F</td>
</tr>
<tr>
<td>12.709</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C11[0][B]</td>
<td>n182_s80/I1</td>
</tr>
<tr>
<td>13.080</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R42C11[0][B]</td>
<td style=" background: #97FFFF;">n182_s80/F</td>
</tr>
<tr>
<td>13.505</td>
<td>0.425</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C9[2][A]</td>
<td>n182_s76/I0</td>
</tr>
<tr>
<td>13.958</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R43C9[2][A]</td>
<td style=" background: #97FFFF;">n182_s76/F</td>
</tr>
<tr>
<td>14.655</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C11[0][B]</td>
<td>n183_s98/I3</td>
</tr>
<tr>
<td>15.108</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C11[0][B]</td>
<td style=" background: #97FFFF;">n183_s98/F</td>
</tr>
<tr>
<td>15.108</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C11[0][A]</td>
<td>n183_s90/I1</td>
</tr>
<tr>
<td>15.211</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C11[0][A]</td>
<td style=" background: #97FFFF;">n183_s90/O</td>
</tr>
<tr>
<td>15.211</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C11[0][B]</td>
<td>n183_s86/I1</td>
</tr>
<tr>
<td>15.314</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C11[0][B]</td>
<td style=" background: #97FFFF;">n183_s86/O</td>
</tr>
<tr>
<td>15.314</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C11[1][B]</td>
<td>n183_s75/I1</td>
</tr>
<tr>
<td>15.417</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C11[1][B]</td>
<td style=" background: #97FFFF;">n183_s75/O</td>
</tr>
<tr>
<td>16.030</td>
<td>0.613</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C12[2][A]</td>
<td>n183_s82/I0</td>
</tr>
<tr>
<td>16.600</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R43C12[2][A]</td>
<td style=" background: #97FFFF;">n183_s82/F</td>
</tr>
<tr>
<td>16.600</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C12[2][A]</td>
<td style=" font-weight:bold;">tm_out_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>93</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.644</td>
<td>2.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C12[2][A]</td>
<td>tm_out_2_s0/CLK</td>
</tr>
<tr>
<td>16.609</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R43C12[2][A]</td>
<td>tm_out_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 63.664%; route: 2.414, 36.336%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.747, 57.721%; route: 3.977, 39.948%; tC2Q: 0.232, 2.330%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 63.664%; route: 2.414, 36.336%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.457</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.152</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.609</td>
</tr>
<tr>
<td class="label">From</td>
<td>milliseconds_8_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>tm_out_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>93</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.644</td>
<td>2.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C8[1][B]</td>
<td>milliseconds_8_s1/CLK</td>
</tr>
<tr>
<td>6.876</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R39C8[1][B]</td>
<td style=" font-weight:bold;">milliseconds_8_s1/Q</td>
</tr>
<tr>
<td>7.307</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C9[3][A]</td>
<td>n149_s201/I0</td>
</tr>
<tr>
<td>7.769</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R38C9[3][A]</td>
<td style=" background: #97FFFF;">n149_s201/F</td>
</tr>
<tr>
<td>7.945</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C9[3][B]</td>
<td>n170_s205/I3</td>
</tr>
<tr>
<td>8.398</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R39C9[3][B]</td>
<td style=" background: #97FFFF;">n170_s205/F</td>
</tr>
<tr>
<td>8.820</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C10[0][B]</td>
<td>n149_s203/I1</td>
</tr>
<tr>
<td>9.273</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R40C10[0][B]</td>
<td style=" background: #97FFFF;">n149_s203/F</td>
</tr>
<tr>
<td>9.700</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C11[1][B]</td>
<td>n170_s198/I2</td>
</tr>
<tr>
<td>10.255</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R42C11[1][B]</td>
<td style=" background: #97FFFF;">n170_s198/F</td>
</tr>
<tr>
<td>10.681</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C10[3][B]</td>
<td>n170_s196/I0</td>
</tr>
<tr>
<td>11.230</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R41C10[3][B]</td>
<td style=" background: #97FFFF;">n170_s196/F</td>
</tr>
<tr>
<td>11.413</td>
<td>0.182</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C11[2][B]</td>
<td>n184_s91/I1</td>
</tr>
<tr>
<td>11.962</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R41C11[2][B]</td>
<td style=" background: #97FFFF;">n184_s91/F</td>
</tr>
<tr>
<td>12.135</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C11[1][A]</td>
<td>n182_s91/I0</td>
</tr>
<tr>
<td>12.705</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R42C11[1][A]</td>
<td style=" background: #97FFFF;">n182_s91/F</td>
</tr>
<tr>
<td>12.709</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C11[0][B]</td>
<td>n182_s80/I1</td>
</tr>
<tr>
<td>13.080</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R42C11[0][B]</td>
<td style=" background: #97FFFF;">n182_s80/F</td>
</tr>
<tr>
<td>13.505</td>
<td>0.425</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C9[2][A]</td>
<td>n182_s76/I0</td>
</tr>
<tr>
<td>13.958</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R43C9[2][A]</td>
<td style=" background: #97FFFF;">n182_s76/F</td>
</tr>
<tr>
<td>14.627</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C11[2][B]</td>
<td>n180_s97/I2</td>
</tr>
<tr>
<td>15.144</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C11[2][B]</td>
<td style=" background: #97FFFF;">n180_s97/F</td>
</tr>
<tr>
<td>15.144</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C11[2][A]</td>
<td>n180_s89/I1</td>
</tr>
<tr>
<td>15.247</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C11[2][A]</td>
<td style=" background: #97FFFF;">n180_s89/O</td>
</tr>
<tr>
<td>15.247</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C11[2][B]</td>
<td>n180_s78/I1</td>
</tr>
<tr>
<td>15.350</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C11[2][B]</td>
<td style=" background: #97FFFF;">n180_s78/O</td>
</tr>
<tr>
<td>15.603</td>
<td>0.253</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C11[1][A]</td>
<td>n180_s85/I1</td>
</tr>
<tr>
<td>16.152</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R39C11[1][A]</td>
<td style=" background: #97FFFF;">n180_s85/F</td>
</tr>
<tr>
<td>16.152</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C11[1][A]</td>
<td style=" font-weight:bold;">tm_out_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>93</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.644</td>
<td>2.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C11[1][A]</td>
<td>tm_out_5_s0/CLK</td>
</tr>
<tr>
<td>16.609</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C11[1][A]</td>
<td>tm_out_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 63.664%; route: 2.414, 36.336%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.687, 59.813%; route: 3.589, 37.747%; tC2Q: 0.232, 2.440%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 63.664%; route: 2.414, 36.336%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.046</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.563</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.609</td>
</tr>
<tr>
<td class="label">From</td>
<td>milliseconds_8_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>tm_out_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>93</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.644</td>
<td>2.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C8[1][B]</td>
<td>milliseconds_8_s1/CLK</td>
</tr>
<tr>
<td>6.876</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R39C8[1][B]</td>
<td style=" font-weight:bold;">milliseconds_8_s1/Q</td>
</tr>
<tr>
<td>7.307</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C9[3][A]</td>
<td>n149_s201/I0</td>
</tr>
<tr>
<td>7.769</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R38C9[3][A]</td>
<td style=" background: #97FFFF;">n149_s201/F</td>
</tr>
<tr>
<td>7.945</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C9[3][B]</td>
<td>n170_s205/I3</td>
</tr>
<tr>
<td>8.398</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R39C9[3][B]</td>
<td style=" background: #97FFFF;">n170_s205/F</td>
</tr>
<tr>
<td>8.820</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C10[0][B]</td>
<td>n149_s203/I1</td>
</tr>
<tr>
<td>9.273</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R40C10[0][B]</td>
<td style=" background: #97FFFF;">n149_s203/F</td>
</tr>
<tr>
<td>9.700</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C11[1][B]</td>
<td>n170_s198/I2</td>
</tr>
<tr>
<td>10.255</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R42C11[1][B]</td>
<td style=" background: #97FFFF;">n170_s198/F</td>
</tr>
<tr>
<td>10.681</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C10[3][B]</td>
<td>n170_s196/I0</td>
</tr>
<tr>
<td>11.230</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R41C10[3][B]</td>
<td style=" background: #97FFFF;">n170_s196/F</td>
</tr>
<tr>
<td>11.413</td>
<td>0.182</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C11[2][B]</td>
<td>n184_s91/I1</td>
</tr>
<tr>
<td>11.962</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R41C11[2][B]</td>
<td style=" background: #97FFFF;">n184_s91/F</td>
</tr>
<tr>
<td>12.135</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C11[1][A]</td>
<td>n182_s91/I0</td>
</tr>
<tr>
<td>12.705</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R42C11[1][A]</td>
<td style=" background: #97FFFF;">n182_s91/F</td>
</tr>
<tr>
<td>12.709</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C11[0][A]</td>
<td>n184_s86/I1</td>
</tr>
<tr>
<td>13.080</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R42C11[0][A]</td>
<td style=" background: #97FFFF;">n184_s86/F</td>
</tr>
<tr>
<td>13.773</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C11[2][A]</td>
<td>n184_s81/I1</td>
</tr>
<tr>
<td>14.328</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R39C11[2][A]</td>
<td style=" background: #97FFFF;">n184_s81/F</td>
</tr>
<tr>
<td>14.993</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C8[0][A]</td>
<td>n179_s82/I0</td>
</tr>
<tr>
<td>15.563</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R40C8[0][A]</td>
<td style=" background: #97FFFF;">n179_s82/F</td>
</tr>
<tr>
<td>15.563</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C8[0][A]</td>
<td style=" font-weight:bold;">tm_out_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>93</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.644</td>
<td>2.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C8[0][A]</td>
<td>tm_out_6_s0/CLK</td>
</tr>
<tr>
<td>16.609</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R40C8[0][A]</td>
<td>tm_out_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 63.664%; route: 2.414, 36.336%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.087, 57.036%; route: 3.600, 40.363%; tC2Q: 0.232, 2.601%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 63.664%; route: 2.414, 36.336%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.117</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.492</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.609</td>
</tr>
<tr>
<td class="label">From</td>
<td>milliseconds_8_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>tm_out_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>93</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.644</td>
<td>2.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C8[1][B]</td>
<td>milliseconds_8_s1/CLK</td>
</tr>
<tr>
<td>6.876</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R39C8[1][B]</td>
<td style=" font-weight:bold;">milliseconds_8_s1/Q</td>
</tr>
<tr>
<td>7.307</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C9[3][A]</td>
<td>n149_s201/I0</td>
</tr>
<tr>
<td>7.769</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R38C9[3][A]</td>
<td style=" background: #97FFFF;">n149_s201/F</td>
</tr>
<tr>
<td>7.945</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C9[3][B]</td>
<td>n170_s205/I3</td>
</tr>
<tr>
<td>8.398</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R39C9[3][B]</td>
<td style=" background: #97FFFF;">n170_s205/F</td>
</tr>
<tr>
<td>8.820</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C10[0][B]</td>
<td>n149_s203/I1</td>
</tr>
<tr>
<td>9.273</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R40C10[0][B]</td>
<td style=" background: #97FFFF;">n149_s203/F</td>
</tr>
<tr>
<td>9.700</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C11[1][B]</td>
<td>n170_s198/I2</td>
</tr>
<tr>
<td>10.255</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R42C11[1][B]</td>
<td style=" background: #97FFFF;">n170_s198/F</td>
</tr>
<tr>
<td>10.690</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C10[3][A]</td>
<td>n149_s198/I3</td>
</tr>
<tr>
<td>11.207</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R41C10[3][A]</td>
<td style=" background: #97FFFF;">n149_s198/F</td>
</tr>
<tr>
<td>11.905</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C8[3][B]</td>
<td>n181_s81/I0</td>
</tr>
<tr>
<td>12.276</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R38C8[3][B]</td>
<td style=" background: #97FFFF;">n181_s81/F</td>
</tr>
<tr>
<td>12.798</td>
<td>0.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C12[2][B]</td>
<td>n182_s102/I0</td>
</tr>
<tr>
<td>13.169</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C12[2][B]</td>
<td style=" background: #97FFFF;">n182_s102/F</td>
</tr>
<tr>
<td>13.173</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C12[1][A]</td>
<td>n182_s89/I2</td>
</tr>
<tr>
<td>13.690</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C12[1][A]</td>
<td style=" background: #97FFFF;">n182_s89/F</td>
</tr>
<tr>
<td>14.180</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C12[2][B]</td>
<td>n182_s79/I2</td>
</tr>
<tr>
<td>14.633</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R43C12[2][B]</td>
<td style=" background: #97FFFF;">n182_s79/F</td>
</tr>
<tr>
<td>15.030</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C10[0][B]</td>
<td>n182_s75/I3</td>
</tr>
<tr>
<td>15.492</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R43C10[0][B]</td>
<td style=" background: #97FFFF;">n182_s75/F</td>
</tr>
<tr>
<td>15.492</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C10[0][B]</td>
<td style=" font-weight:bold;">tm_out_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>93</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.644</td>
<td>2.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C10[0][B]</td>
<td>tm_out_3_s0/CLK</td>
</tr>
<tr>
<td>16.609</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R43C10[0][B]</td>
<td>tm_out_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 63.664%; route: 2.414, 36.336%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.614, 52.146%; route: 4.002, 45.232%; tC2Q: 0.232, 2.622%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 63.664%; route: 2.414, 36.336%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.230</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.379</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.609</td>
</tr>
<tr>
<td class="label">From</td>
<td>milliseconds_8_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>tm_out_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>93</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.644</td>
<td>2.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C8[1][B]</td>
<td>milliseconds_8_s1/CLK</td>
</tr>
<tr>
<td>6.876</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R39C8[1][B]</td>
<td style=" font-weight:bold;">milliseconds_8_s1/Q</td>
</tr>
<tr>
<td>7.307</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C9[3][A]</td>
<td>n149_s201/I0</td>
</tr>
<tr>
<td>7.769</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R38C9[3][A]</td>
<td style=" background: #97FFFF;">n149_s201/F</td>
</tr>
<tr>
<td>7.945</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C9[3][B]</td>
<td>n170_s205/I3</td>
</tr>
<tr>
<td>8.398</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R39C9[3][B]</td>
<td style=" background: #97FFFF;">n170_s205/F</td>
</tr>
<tr>
<td>8.820</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C10[0][B]</td>
<td>n149_s203/I1</td>
</tr>
<tr>
<td>9.273</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R40C10[0][B]</td>
<td style=" background: #97FFFF;">n149_s203/F</td>
</tr>
<tr>
<td>9.700</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C11[1][B]</td>
<td>n170_s198/I2</td>
</tr>
<tr>
<td>10.255</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R42C11[1][B]</td>
<td style=" background: #97FFFF;">n170_s198/F</td>
</tr>
<tr>
<td>10.690</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C10[3][A]</td>
<td>n149_s198/I3</td>
</tr>
<tr>
<td>11.239</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>11</td>
<td>R41C10[3][A]</td>
<td style=" background: #97FFFF;">n149_s198/F</td>
</tr>
<tr>
<td>11.246</td>
<td>0.007</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C10[1][B]</td>
<td>n182_s85/I3</td>
</tr>
<tr>
<td>11.699</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R41C10[1][B]</td>
<td style=" background: #97FFFF;">n182_s85/F</td>
</tr>
<tr>
<td>12.136</td>
<td>0.437</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C11[3][B]</td>
<td>n185_s85/I3</td>
</tr>
<tr>
<td>12.507</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R42C11[3][B]</td>
<td style=" background: #97FFFF;">n185_s85/F</td>
</tr>
<tr>
<td>12.690</td>
<td>0.184</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C11[0][A]</td>
<td>n182_s87/I1</td>
</tr>
<tr>
<td>13.143</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R43C11[0][A]</td>
<td style=" background: #97FFFF;">n182_s87/F</td>
</tr>
<tr>
<td>13.561</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C9[2][B]</td>
<td>n181_s78/I2</td>
</tr>
<tr>
<td>14.116</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R43C9[2][B]</td>
<td style=" background: #97FFFF;">n181_s78/F</td>
</tr>
<tr>
<td>14.809</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C8[0][A]</td>
<td>n181_s76/I1</td>
</tr>
<tr>
<td>15.379</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C8[0][A]</td>
<td style=" background: #97FFFF;">n181_s76/F</td>
</tr>
<tr>
<td>15.379</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C8[0][A]</td>
<td style=" font-weight:bold;">tm_out_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>93</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.644</td>
<td>2.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C8[0][A]</td>
<td>tm_out_4_s0/CLK</td>
</tr>
<tr>
<td>16.609</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C8[0][A]</td>
<td>tm_out_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 63.664%; route: 2.414, 36.336%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.874, 55.799%; route: 3.629, 41.545%; tC2Q: 0.232, 2.656%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 63.664%; route: 2.414, 36.336%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.289</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.320</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.609</td>
</tr>
<tr>
<td class="label">From</td>
<td>milliseconds_8_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>tm_out_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>93</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.644</td>
<td>2.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C8[1][B]</td>
<td>milliseconds_8_s1/CLK</td>
</tr>
<tr>
<td>6.876</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R39C8[1][B]</td>
<td style=" font-weight:bold;">milliseconds_8_s1/Q</td>
</tr>
<tr>
<td>7.307</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C9[3][A]</td>
<td>n149_s201/I0</td>
</tr>
<tr>
<td>7.769</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R38C9[3][A]</td>
<td style=" background: #97FFFF;">n149_s201/F</td>
</tr>
<tr>
<td>7.945</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C9[3][B]</td>
<td>n170_s205/I3</td>
</tr>
<tr>
<td>8.398</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R39C9[3][B]</td>
<td style=" background: #97FFFF;">n170_s205/F</td>
</tr>
<tr>
<td>8.820</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C10[0][B]</td>
<td>n149_s203/I1</td>
</tr>
<tr>
<td>9.273</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R40C10[0][B]</td>
<td style=" background: #97FFFF;">n149_s203/F</td>
</tr>
<tr>
<td>9.700</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C11[1][B]</td>
<td>n170_s198/I2</td>
</tr>
<tr>
<td>10.255</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R42C11[1][B]</td>
<td style=" background: #97FFFF;">n170_s198/F</td>
</tr>
<tr>
<td>10.681</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C10[3][B]</td>
<td>n170_s196/I0</td>
</tr>
<tr>
<td>11.230</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R41C10[3][B]</td>
<td style=" background: #97FFFF;">n170_s196/F</td>
</tr>
<tr>
<td>11.413</td>
<td>0.182</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C11[2][B]</td>
<td>n184_s91/I1</td>
</tr>
<tr>
<td>11.962</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R41C11[2][B]</td>
<td style=" background: #97FFFF;">n184_s91/F</td>
</tr>
<tr>
<td>12.135</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C11[1][A]</td>
<td>n182_s91/I0</td>
</tr>
<tr>
<td>12.705</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R42C11[1][A]</td>
<td style=" background: #97FFFF;">n182_s91/F</td>
</tr>
<tr>
<td>12.709</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C11[0][A]</td>
<td>n184_s86/I1</td>
</tr>
<tr>
<td>13.080</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R42C11[0][A]</td>
<td style=" background: #97FFFF;">n184_s86/F</td>
</tr>
<tr>
<td>13.773</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C11[2][A]</td>
<td>n184_s81/I1</td>
</tr>
<tr>
<td>14.328</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R39C11[2][A]</td>
<td style=" background: #97FFFF;">n184_s81/F</td>
</tr>
<tr>
<td>14.750</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C9[2][A]</td>
<td>n184_s79/I2</td>
</tr>
<tr>
<td>15.320</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C9[2][A]</td>
<td style=" background: #97FFFF;">n184_s79/F</td>
</tr>
<tr>
<td>15.320</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C9[2][A]</td>
<td style=" font-weight:bold;">tm_out_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>93</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.644</td>
<td>2.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C9[2][A]</td>
<td>tm_out_1_s0/CLK</td>
</tr>
<tr>
<td>16.609</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C9[2][A]</td>
<td>tm_out_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 63.664%; route: 2.414, 36.336%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.087, 58.632%; route: 3.357, 38.694%; tC2Q: 0.232, 2.674%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 63.664%; route: 2.414, 36.336%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.960</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.649</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.609</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hours_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>93</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.644</td>
<td>2.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C10[0][A]</td>
<td>counter_12_s0/CLK</td>
</tr>
<tr>
<td>6.876</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R44C10[0][A]</td>
<td style=" font-weight:bold;">counter_12_s0/Q</td>
</tr>
<tr>
<td>7.275</td>
<td>0.399</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C9[3][A]</td>
<td>n1098_s6/I0</td>
</tr>
<tr>
<td>7.728</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R44C9[3][A]</td>
<td style=" background: #97FFFF;">n1098_s6/F</td>
</tr>
<tr>
<td>8.125</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C9[1][B]</td>
<td>n1098_s3/I1</td>
</tr>
<tr>
<td>8.695</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R45C9[1][B]</td>
<td style=" background: #97FFFF;">n1098_s3/F</td>
</tr>
<tr>
<td>8.696</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C9[0][B]</td>
<td>n1098_s1/I3</td>
</tr>
<tr>
<td>9.251</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R45C9[0][B]</td>
<td style=" background: #97FFFF;">n1098_s1/F</td>
</tr>
<tr>
<td>9.933</td>
<td>0.682</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C9[3][B]</td>
<td>seconds_5_s4/I1</td>
</tr>
<tr>
<td>10.386</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R40C9[3][B]</td>
<td style=" background: #97FFFF;">seconds_5_s4/F</td>
</tr>
<tr>
<td>11.090</td>
<td>0.703</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C12[0][B]</td>
<td>minutes_5_s4/I3</td>
</tr>
<tr>
<td>11.607</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R39C12[0][B]</td>
<td style=" background: #97FFFF;">minutes_5_s4/F</td>
</tr>
<tr>
<td>12.051</td>
<td>0.444</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C11[2][A]</td>
<td>hours_4_s4/I3</td>
</tr>
<tr>
<td>12.606</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R38C11[2][A]</td>
<td style=" background: #97FFFF;">hours_4_s4/F</td>
</tr>
<tr>
<td>13.035</td>
<td>0.429</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C12[1][B]</td>
<td>n606_s4/I2</td>
</tr>
<tr>
<td>13.552</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R36C12[1][B]</td>
<td style=" background: #97FFFF;">n606_s4/F</td>
</tr>
<tr>
<td>14.079</td>
<td>0.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C8[1][A]</td>
<td>n604_s2/I2</td>
</tr>
<tr>
<td>14.649</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C8[1][A]</td>
<td style=" background: #97FFFF;">n604_s2/F</td>
</tr>
<tr>
<td>14.649</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C8[1][A]</td>
<td style=" font-weight:bold;">hours_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>93</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.644</td>
<td>2.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C8[1][A]</td>
<td>hours_2_s1/CLK</td>
</tr>
<tr>
<td>16.609</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C8[1][A]</td>
<td>hours_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 63.664%; route: 2.414, 36.336%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.190, 52.339%; route: 3.583, 44.763%; tC2Q: 0.232, 2.898%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 63.664%; route: 2.414, 36.336%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.159</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.450</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.609</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hours_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>93</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.644</td>
<td>2.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C10[0][A]</td>
<td>counter_12_s0/CLK</td>
</tr>
<tr>
<td>6.876</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R44C10[0][A]</td>
<td style=" font-weight:bold;">counter_12_s0/Q</td>
</tr>
<tr>
<td>7.275</td>
<td>0.399</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C9[3][A]</td>
<td>n1098_s6/I0</td>
</tr>
<tr>
<td>7.728</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R44C9[3][A]</td>
<td style=" background: #97FFFF;">n1098_s6/F</td>
</tr>
<tr>
<td>8.125</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C9[1][B]</td>
<td>n1098_s3/I1</td>
</tr>
<tr>
<td>8.695</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R45C9[1][B]</td>
<td style=" background: #97FFFF;">n1098_s3/F</td>
</tr>
<tr>
<td>8.696</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C9[0][B]</td>
<td>n1098_s1/I3</td>
</tr>
<tr>
<td>9.251</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R45C9[0][B]</td>
<td style=" background: #97FFFF;">n1098_s1/F</td>
</tr>
<tr>
<td>9.933</td>
<td>0.682</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C9[3][B]</td>
<td>seconds_5_s4/I1</td>
</tr>
<tr>
<td>10.386</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R40C9[3][B]</td>
<td style=" background: #97FFFF;">seconds_5_s4/F</td>
</tr>
<tr>
<td>11.090</td>
<td>0.703</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C12[0][B]</td>
<td>minutes_5_s4/I3</td>
</tr>
<tr>
<td>11.607</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R39C12[0][B]</td>
<td style=" background: #97FFFF;">minutes_5_s4/F</td>
</tr>
<tr>
<td>12.051</td>
<td>0.444</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C11[2][A]</td>
<td>hours_4_s4/I3</td>
</tr>
<tr>
<td>12.606</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R38C11[2][A]</td>
<td style=" background: #97FFFF;">hours_4_s4/F</td>
</tr>
<tr>
<td>13.035</td>
<td>0.429</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C12[1][B]</td>
<td>n606_s4/I2</td>
</tr>
<tr>
<td>13.552</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R36C12[1][B]</td>
<td style=" background: #97FFFF;">n606_s4/F</td>
</tr>
<tr>
<td>14.079</td>
<td>0.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C8[1][B]</td>
<td>n605_s2/I0</td>
</tr>
<tr>
<td>14.450</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C8[1][B]</td>
<td style=" background: #97FFFF;">n605_s2/F</td>
</tr>
<tr>
<td>14.450</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C8[1][B]</td>
<td style=" font-weight:bold;">hours_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>93</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.644</td>
<td>2.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C8[1][B]</td>
<td>hours_1_s1/CLK</td>
</tr>
<tr>
<td>16.609</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C8[1][B]</td>
<td>hours_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 63.664%; route: 2.414, 36.336%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.991, 51.124%; route: 3.583, 45.904%; tC2Q: 0.232, 2.972%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 63.664%; route: 2.414, 36.336%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.170</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.439</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.609</td>
</tr>
<tr>
<td class="label">From</td>
<td>milliseconds_8_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>tm_out_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>93</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.644</td>
<td>2.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C8[1][B]</td>
<td>milliseconds_8_s1/CLK</td>
</tr>
<tr>
<td>6.876</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R39C8[1][B]</td>
<td style=" font-weight:bold;">milliseconds_8_s1/Q</td>
</tr>
<tr>
<td>7.307</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C9[3][A]</td>
<td>n149_s201/I0</td>
</tr>
<tr>
<td>7.769</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R38C9[3][A]</td>
<td style=" background: #97FFFF;">n149_s201/F</td>
</tr>
<tr>
<td>7.945</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C9[3][B]</td>
<td>n170_s205/I3</td>
</tr>
<tr>
<td>8.398</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R39C9[3][B]</td>
<td style=" background: #97FFFF;">n170_s205/F</td>
</tr>
<tr>
<td>8.820</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C10[0][B]</td>
<td>n149_s203/I1</td>
</tr>
<tr>
<td>9.273</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R40C10[0][B]</td>
<td style=" background: #97FFFF;">n149_s203/F</td>
</tr>
<tr>
<td>9.700</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C11[1][B]</td>
<td>n170_s198/I2</td>
</tr>
<tr>
<td>10.255</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R42C11[1][B]</td>
<td style=" background: #97FFFF;">n170_s198/F</td>
</tr>
<tr>
<td>10.681</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C10[3][B]</td>
<td>n170_s196/I0</td>
</tr>
<tr>
<td>11.230</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R41C10[3][B]</td>
<td style=" background: #97FFFF;">n170_s196/F</td>
</tr>
<tr>
<td>11.413</td>
<td>0.182</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C11[2][B]</td>
<td>n184_s91/I1</td>
</tr>
<tr>
<td>11.962</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R41C11[2][B]</td>
<td style=" background: #97FFFF;">n184_s91/F</td>
</tr>
<tr>
<td>12.135</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C11[1][A]</td>
<td>n182_s91/I0</td>
</tr>
<tr>
<td>12.705</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R42C11[1][A]</td>
<td style=" background: #97FFFF;">n182_s91/F</td>
</tr>
<tr>
<td>12.709</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C11[3][A]</td>
<td>n185_s84/I3</td>
</tr>
<tr>
<td>13.080</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R42C11[3][A]</td>
<td style=" background: #97FFFF;">n185_s84/F</td>
</tr>
<tr>
<td>13.328</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C11[2][A]</td>
<td>n185_s80/I0</td>
</tr>
<tr>
<td>13.699</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R41C11[2][A]</td>
<td style=" background: #97FFFF;">n185_s80/F</td>
</tr>
<tr>
<td>13.869</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C12[0][A]</td>
<td>n185_s79/I0</td>
</tr>
<tr>
<td>14.439</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R41C12[0][A]</td>
<td style=" background: #97FFFF;">n185_s79/F</td>
</tr>
<tr>
<td>14.439</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C12[0][A]</td>
<td style=" font-weight:bold;">tm_out_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>93</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.644</td>
<td>2.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C12[0][A]</td>
<td>tm_out_0_s0/CLK</td>
</tr>
<tr>
<td>16.609</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C12[0][A]</td>
<td>tm_out_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 63.664%; route: 2.414, 36.336%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.903, 62.900%; route: 2.660, 34.124%; tC2Q: 0.232, 2.976%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 63.664%; route: 2.414, 36.336%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.288</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.321</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.609</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>minutes_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>93</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.644</td>
<td>2.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C10[0][A]</td>
<td>counter_12_s0/CLK</td>
</tr>
<tr>
<td>6.876</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R44C10[0][A]</td>
<td style=" font-weight:bold;">counter_12_s0/Q</td>
</tr>
<tr>
<td>7.275</td>
<td>0.399</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C9[3][A]</td>
<td>n1098_s6/I0</td>
</tr>
<tr>
<td>7.728</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R44C9[3][A]</td>
<td style=" background: #97FFFF;">n1098_s6/F</td>
</tr>
<tr>
<td>8.125</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C9[1][B]</td>
<td>n1098_s3/I1</td>
</tr>
<tr>
<td>8.695</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R45C9[1][B]</td>
<td style=" background: #97FFFF;">n1098_s3/F</td>
</tr>
<tr>
<td>8.696</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C9[0][B]</td>
<td>n1098_s1/I3</td>
</tr>
<tr>
<td>9.251</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R45C9[0][B]</td>
<td style=" background: #97FFFF;">n1098_s1/F</td>
</tr>
<tr>
<td>9.933</td>
<td>0.682</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C9[3][B]</td>
<td>seconds_5_s4/I1</td>
</tr>
<tr>
<td>10.386</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R40C9[3][B]</td>
<td style=" background: #97FFFF;">seconds_5_s4/F</td>
</tr>
<tr>
<td>11.090</td>
<td>0.703</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C12[0][B]</td>
<td>minutes_5_s4/I3</td>
</tr>
<tr>
<td>11.607</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R39C12[0][B]</td>
<td style=" background: #97FFFF;">minutes_5_s4/F</td>
</tr>
<tr>
<td>12.051</td>
<td>0.444</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C11[2][A]</td>
<td>hours_4_s4/I3</td>
</tr>
<tr>
<td>12.621</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R38C11[2][A]</td>
<td style=" background: #97FFFF;">hours_4_s4/F</td>
</tr>
<tr>
<td>12.798</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C12[0][B]</td>
<td>n601_s4/I2</td>
</tr>
<tr>
<td>13.251</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R38C12[0][B]</td>
<td style=" background: #97FFFF;">n601_s4/F</td>
</tr>
<tr>
<td>13.751</td>
<td>0.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C10[0][A]</td>
<td>n596_s2/I3</td>
</tr>
<tr>
<td>14.321</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C10[0][A]</td>
<td style=" background: #97FFFF;">n596_s2/F</td>
</tr>
<tr>
<td>14.321</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C10[0][A]</td>
<td style=" font-weight:bold;">minutes_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>93</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.644</td>
<td>2.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C10[0][A]</td>
<td>minutes_5_s1/CLK</td>
</tr>
<tr>
<td>16.609</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C10[0][A]</td>
<td>minutes_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 63.664%; route: 2.414, 36.336%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.141, 53.940%; route: 3.304, 43.038%; tC2Q: 0.232, 3.022%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 63.664%; route: 2.414, 36.336%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.337</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.272</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.609</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>minutes_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>93</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.644</td>
<td>2.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C10[0][A]</td>
<td>counter_12_s0/CLK</td>
</tr>
<tr>
<td>6.876</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R44C10[0][A]</td>
<td style=" font-weight:bold;">counter_12_s0/Q</td>
</tr>
<tr>
<td>7.275</td>
<td>0.399</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C9[3][A]</td>
<td>n1098_s6/I0</td>
</tr>
<tr>
<td>7.728</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R44C9[3][A]</td>
<td style=" background: #97FFFF;">n1098_s6/F</td>
</tr>
<tr>
<td>8.125</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C9[1][B]</td>
<td>n1098_s3/I1</td>
</tr>
<tr>
<td>8.695</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R45C9[1][B]</td>
<td style=" background: #97FFFF;">n1098_s3/F</td>
</tr>
<tr>
<td>8.696</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C9[0][B]</td>
<td>n1098_s1/I3</td>
</tr>
<tr>
<td>9.251</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R45C9[0][B]</td>
<td style=" background: #97FFFF;">n1098_s1/F</td>
</tr>
<tr>
<td>9.933</td>
<td>0.682</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C9[3][B]</td>
<td>seconds_5_s4/I1</td>
</tr>
<tr>
<td>10.386</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R40C9[3][B]</td>
<td style=" background: #97FFFF;">seconds_5_s4/F</td>
</tr>
<tr>
<td>11.090</td>
<td>0.703</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C12[0][B]</td>
<td>minutes_5_s4/I3</td>
</tr>
<tr>
<td>11.607</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R39C12[0][B]</td>
<td style=" background: #97FFFF;">minutes_5_s4/F</td>
</tr>
<tr>
<td>12.051</td>
<td>0.444</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C11[2][A]</td>
<td>hours_4_s4/I3</td>
</tr>
<tr>
<td>12.621</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R38C11[2][A]</td>
<td style=" background: #97FFFF;">hours_4_s4/F</td>
</tr>
<tr>
<td>12.798</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C12[0][B]</td>
<td>n601_s4/I2</td>
</tr>
<tr>
<td>13.251</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R38C12[0][B]</td>
<td style=" background: #97FFFF;">n601_s4/F</td>
</tr>
<tr>
<td>13.901</td>
<td>0.650</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C10[0][B]</td>
<td>n597_s2/I2</td>
</tr>
<tr>
<td>14.272</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C10[0][B]</td>
<td style=" background: #97FFFF;">n597_s2/F</td>
</tr>
<tr>
<td>14.272</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C10[0][B]</td>
<td style=" font-weight:bold;">minutes_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>93</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.644</td>
<td>2.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C10[0][B]</td>
<td>minutes_4_s1/CLK</td>
</tr>
<tr>
<td>16.609</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C10[0][B]</td>
<td>minutes_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 63.664%; route: 2.414, 36.336%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.942, 51.678%; route: 3.454, 45.280%; tC2Q: 0.232, 3.041%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 63.664%; route: 2.414, 36.336%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.386</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.223</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.609</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hours_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>93</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.644</td>
<td>2.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C10[0][A]</td>
<td>counter_12_s0/CLK</td>
</tr>
<tr>
<td>6.876</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R44C10[0][A]</td>
<td style=" font-weight:bold;">counter_12_s0/Q</td>
</tr>
<tr>
<td>7.275</td>
<td>0.399</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C9[3][A]</td>
<td>n1098_s6/I0</td>
</tr>
<tr>
<td>7.728</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R44C9[3][A]</td>
<td style=" background: #97FFFF;">n1098_s6/F</td>
</tr>
<tr>
<td>8.125</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C9[1][B]</td>
<td>n1098_s3/I1</td>
</tr>
<tr>
<td>8.695</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R45C9[1][B]</td>
<td style=" background: #97FFFF;">n1098_s3/F</td>
</tr>
<tr>
<td>8.696</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C9[0][B]</td>
<td>n1098_s1/I3</td>
</tr>
<tr>
<td>9.251</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R45C9[0][B]</td>
<td style=" background: #97FFFF;">n1098_s1/F</td>
</tr>
<tr>
<td>9.933</td>
<td>0.682</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C9[3][B]</td>
<td>seconds_5_s4/I1</td>
</tr>
<tr>
<td>10.386</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R40C9[3][B]</td>
<td style=" background: #97FFFF;">seconds_5_s4/F</td>
</tr>
<tr>
<td>11.090</td>
<td>0.703</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C12[0][B]</td>
<td>minutes_5_s4/I3</td>
</tr>
<tr>
<td>11.607</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R39C12[0][B]</td>
<td style=" background: #97FFFF;">minutes_5_s4/F</td>
</tr>
<tr>
<td>12.051</td>
<td>0.444</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C11[2][A]</td>
<td>hours_4_s4/I3</td>
</tr>
<tr>
<td>12.606</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R38C11[2][A]</td>
<td style=" background: #97FFFF;">hours_4_s4/F</td>
</tr>
<tr>
<td>13.035</td>
<td>0.429</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C12[1][B]</td>
<td>n606_s4/I2</td>
</tr>
<tr>
<td>13.584</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R36C12[1][B]</td>
<td style=" background: #97FFFF;">n606_s4/F</td>
</tr>
<tr>
<td>13.761</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C12[0][B]</td>
<td>n603_s2/I0</td>
</tr>
<tr>
<td>14.223</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C12[0][B]</td>
<td style=" background: #97FFFF;">n603_s2/F</td>
</tr>
<tr>
<td>14.223</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C12[0][B]</td>
<td style=" font-weight:bold;">hours_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>93</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.644</td>
<td>2.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C12[0][B]</td>
<td>hours_3_s1/CLK</td>
</tr>
<tr>
<td>16.609</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C12[0][B]</td>
<td>hours_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 63.664%; route: 2.414, 36.336%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.114, 54.280%; route: 3.233, 42.659%; tC2Q: 0.232, 3.061%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 63.664%; route: 2.414, 36.336%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.386</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.223</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.609</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hours_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>93</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.644</td>
<td>2.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C10[0][A]</td>
<td>counter_12_s0/CLK</td>
</tr>
<tr>
<td>6.876</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R44C10[0][A]</td>
<td style=" font-weight:bold;">counter_12_s0/Q</td>
</tr>
<tr>
<td>7.275</td>
<td>0.399</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C9[3][A]</td>
<td>n1098_s6/I0</td>
</tr>
<tr>
<td>7.728</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R44C9[3][A]</td>
<td style=" background: #97FFFF;">n1098_s6/F</td>
</tr>
<tr>
<td>8.125</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C9[1][B]</td>
<td>n1098_s3/I1</td>
</tr>
<tr>
<td>8.695</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R45C9[1][B]</td>
<td style=" background: #97FFFF;">n1098_s3/F</td>
</tr>
<tr>
<td>8.696</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C9[0][B]</td>
<td>n1098_s1/I3</td>
</tr>
<tr>
<td>9.251</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R45C9[0][B]</td>
<td style=" background: #97FFFF;">n1098_s1/F</td>
</tr>
<tr>
<td>9.933</td>
<td>0.682</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C9[3][B]</td>
<td>seconds_5_s4/I1</td>
</tr>
<tr>
<td>10.386</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R40C9[3][B]</td>
<td style=" background: #97FFFF;">seconds_5_s4/F</td>
</tr>
<tr>
<td>11.090</td>
<td>0.703</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C12[0][B]</td>
<td>minutes_5_s4/I3</td>
</tr>
<tr>
<td>11.607</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R39C12[0][B]</td>
<td style=" background: #97FFFF;">minutes_5_s4/F</td>
</tr>
<tr>
<td>12.051</td>
<td>0.444</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C11[2][A]</td>
<td>hours_4_s4/I3</td>
</tr>
<tr>
<td>12.606</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R38C11[2][A]</td>
<td style=" background: #97FFFF;">hours_4_s4/F</td>
</tr>
<tr>
<td>13.035</td>
<td>0.429</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C12[1][B]</td>
<td>n606_s4/I2</td>
</tr>
<tr>
<td>13.584</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R36C12[1][B]</td>
<td style=" background: #97FFFF;">n606_s4/F</td>
</tr>
<tr>
<td>13.761</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C12[0][A]</td>
<td>n602_s2/I2</td>
</tr>
<tr>
<td>14.223</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C12[0][A]</td>
<td style=" background: #97FFFF;">n602_s2/F</td>
</tr>
<tr>
<td>14.223</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C12[0][A]</td>
<td style=" font-weight:bold;">hours_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>93</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.644</td>
<td>2.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C12[0][A]</td>
<td>hours_4_s1/CLK</td>
</tr>
<tr>
<td>16.609</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C12[0][A]</td>
<td>hours_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 63.664%; route: 2.414, 36.336%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.114, 54.280%; route: 3.233, 42.659%; tC2Q: 0.232, 3.061%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 63.664%; route: 2.414, 36.336%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.459</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.150</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.609</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hours_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>93</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.644</td>
<td>2.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C10[0][A]</td>
<td>counter_12_s0/CLK</td>
</tr>
<tr>
<td>6.876</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R44C10[0][A]</td>
<td style=" font-weight:bold;">counter_12_s0/Q</td>
</tr>
<tr>
<td>7.275</td>
<td>0.399</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C9[3][A]</td>
<td>n1098_s6/I0</td>
</tr>
<tr>
<td>7.728</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R44C9[3][A]</td>
<td style=" background: #97FFFF;">n1098_s6/F</td>
</tr>
<tr>
<td>8.125</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C9[1][B]</td>
<td>n1098_s3/I1</td>
</tr>
<tr>
<td>8.695</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R45C9[1][B]</td>
<td style=" background: #97FFFF;">n1098_s3/F</td>
</tr>
<tr>
<td>8.696</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C9[0][B]</td>
<td>n1098_s1/I3</td>
</tr>
<tr>
<td>9.251</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R45C9[0][B]</td>
<td style=" background: #97FFFF;">n1098_s1/F</td>
</tr>
<tr>
<td>9.933</td>
<td>0.682</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C9[3][B]</td>
<td>seconds_5_s4/I1</td>
</tr>
<tr>
<td>10.386</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R40C9[3][B]</td>
<td style=" background: #97FFFF;">seconds_5_s4/F</td>
</tr>
<tr>
<td>11.090</td>
<td>0.703</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C12[0][B]</td>
<td>minutes_5_s4/I3</td>
</tr>
<tr>
<td>11.607</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R39C12[0][B]</td>
<td style=" background: #97FFFF;">minutes_5_s4/F</td>
</tr>
<tr>
<td>12.051</td>
<td>0.444</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C11[2][A]</td>
<td>hours_4_s4/I3</td>
</tr>
<tr>
<td>12.606</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R38C11[2][A]</td>
<td style=" background: #97FFFF;">hours_4_s4/F</td>
</tr>
<tr>
<td>13.035</td>
<td>0.429</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C12[3][B]</td>
<td>hours_4_s6/I1</td>
</tr>
<tr>
<td>13.605</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R36C12[3][B]</td>
<td style=" background: #97FFFF;">hours_4_s6/F</td>
</tr>
<tr>
<td>14.150</td>
<td>0.545</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C8[1][B]</td>
<td style=" font-weight:bold;">hours_1_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>93</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.644</td>
<td>2.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C8[1][B]</td>
<td>hours_1_s1/CLK</td>
</tr>
<tr>
<td>16.609</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C8[1][B]</td>
<td>hours_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 63.664%; route: 2.414, 36.336%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.673, 48.934%; route: 3.601, 47.976%; tC2Q: 0.232, 3.091%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 63.664%; route: 2.414, 36.336%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.459</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.150</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.609</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hours_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>93</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.644</td>
<td>2.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C10[0][A]</td>
<td>counter_12_s0/CLK</td>
</tr>
<tr>
<td>6.876</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R44C10[0][A]</td>
<td style=" font-weight:bold;">counter_12_s0/Q</td>
</tr>
<tr>
<td>7.275</td>
<td>0.399</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C9[3][A]</td>
<td>n1098_s6/I0</td>
</tr>
<tr>
<td>7.728</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R44C9[3][A]</td>
<td style=" background: #97FFFF;">n1098_s6/F</td>
</tr>
<tr>
<td>8.125</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C9[1][B]</td>
<td>n1098_s3/I1</td>
</tr>
<tr>
<td>8.695</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R45C9[1][B]</td>
<td style=" background: #97FFFF;">n1098_s3/F</td>
</tr>
<tr>
<td>8.696</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C9[0][B]</td>
<td>n1098_s1/I3</td>
</tr>
<tr>
<td>9.251</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R45C9[0][B]</td>
<td style=" background: #97FFFF;">n1098_s1/F</td>
</tr>
<tr>
<td>9.933</td>
<td>0.682</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C9[3][B]</td>
<td>seconds_5_s4/I1</td>
</tr>
<tr>
<td>10.386</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R40C9[3][B]</td>
<td style=" background: #97FFFF;">seconds_5_s4/F</td>
</tr>
<tr>
<td>11.090</td>
<td>0.703</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C12[0][B]</td>
<td>minutes_5_s4/I3</td>
</tr>
<tr>
<td>11.607</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R39C12[0][B]</td>
<td style=" background: #97FFFF;">minutes_5_s4/F</td>
</tr>
<tr>
<td>12.051</td>
<td>0.444</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C11[2][A]</td>
<td>hours_4_s4/I3</td>
</tr>
<tr>
<td>12.606</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R38C11[2][A]</td>
<td style=" background: #97FFFF;">hours_4_s4/F</td>
</tr>
<tr>
<td>13.035</td>
<td>0.429</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C12[3][B]</td>
<td>hours_4_s6/I1</td>
</tr>
<tr>
<td>13.605</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R36C12[3][B]</td>
<td style=" background: #97FFFF;">hours_4_s6/F</td>
</tr>
<tr>
<td>14.150</td>
<td>0.545</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C8[1][A]</td>
<td style=" font-weight:bold;">hours_2_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>93</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.644</td>
<td>2.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C8[1][A]</td>
<td>hours_2_s1/CLK</td>
</tr>
<tr>
<td>16.609</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C8[1][A]</td>
<td>hours_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 63.664%; route: 2.414, 36.336%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.673, 48.934%; route: 3.601, 47.976%; tC2Q: 0.232, 3.091%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 63.664%; route: 2.414, 36.336%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.483</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.126</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.609</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>minutes_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>93</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.644</td>
<td>2.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C10[0][A]</td>
<td>counter_12_s0/CLK</td>
</tr>
<tr>
<td>6.876</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R44C10[0][A]</td>
<td style=" font-weight:bold;">counter_12_s0/Q</td>
</tr>
<tr>
<td>7.275</td>
<td>0.399</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C9[3][A]</td>
<td>n1098_s6/I0</td>
</tr>
<tr>
<td>7.728</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R44C9[3][A]</td>
<td style=" background: #97FFFF;">n1098_s6/F</td>
</tr>
<tr>
<td>8.125</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C9[1][B]</td>
<td>n1098_s3/I1</td>
</tr>
<tr>
<td>8.695</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R45C9[1][B]</td>
<td style=" background: #97FFFF;">n1098_s3/F</td>
</tr>
<tr>
<td>8.696</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C9[0][B]</td>
<td>n1098_s1/I3</td>
</tr>
<tr>
<td>9.251</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R45C9[0][B]</td>
<td style=" background: #97FFFF;">n1098_s1/F</td>
</tr>
<tr>
<td>9.933</td>
<td>0.682</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C9[3][B]</td>
<td>seconds_5_s4/I1</td>
</tr>
<tr>
<td>10.386</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R40C9[3][B]</td>
<td style=" background: #97FFFF;">seconds_5_s4/F</td>
</tr>
<tr>
<td>11.090</td>
<td>0.703</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C12[0][B]</td>
<td>minutes_5_s4/I3</td>
</tr>
<tr>
<td>11.607</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R39C12[0][B]</td>
<td style=" background: #97FFFF;">minutes_5_s4/F</td>
</tr>
<tr>
<td>12.051</td>
<td>0.444</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C11[2][A]</td>
<td>hours_4_s4/I3</td>
</tr>
<tr>
<td>12.621</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R38C11[2][A]</td>
<td style=" background: #97FFFF;">hours_4_s4/F</td>
</tr>
<tr>
<td>12.798</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C12[0][B]</td>
<td>n601_s4/I2</td>
</tr>
<tr>
<td>13.251</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R38C12[0][B]</td>
<td style=" background: #97FFFF;">n601_s4/F</td>
</tr>
<tr>
<td>13.664</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C12[0][B]</td>
<td>n600_s2/I2</td>
</tr>
<tr>
<td>14.126</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C12[0][B]</td>
<td style=" background: #97FFFF;">n600_s2/F</td>
</tr>
<tr>
<td>14.126</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C12[0][B]</td>
<td style=" font-weight:bold;">minutes_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>93</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.644</td>
<td>2.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C12[0][B]</td>
<td>minutes_1_s1/CLK</td>
</tr>
<tr>
<td>16.609</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C12[0][B]</td>
<td>minutes_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 63.664%; route: 2.414, 36.336%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.033, 53.903%; route: 3.217, 42.996%; tC2Q: 0.232, 3.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 63.664%; route: 2.414, 36.336%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.084</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.609</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>minutes_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>93</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.644</td>
<td>2.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C10[0][A]</td>
<td>counter_12_s0/CLK</td>
</tr>
<tr>
<td>6.876</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R44C10[0][A]</td>
<td style=" font-weight:bold;">counter_12_s0/Q</td>
</tr>
<tr>
<td>7.275</td>
<td>0.399</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C9[3][A]</td>
<td>n1098_s6/I0</td>
</tr>
<tr>
<td>7.728</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R44C9[3][A]</td>
<td style=" background: #97FFFF;">n1098_s6/F</td>
</tr>
<tr>
<td>8.125</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C9[1][B]</td>
<td>n1098_s3/I1</td>
</tr>
<tr>
<td>8.695</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R45C9[1][B]</td>
<td style=" background: #97FFFF;">n1098_s3/F</td>
</tr>
<tr>
<td>8.696</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C9[0][B]</td>
<td>n1098_s1/I3</td>
</tr>
<tr>
<td>9.251</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R45C9[0][B]</td>
<td style=" background: #97FFFF;">n1098_s1/F</td>
</tr>
<tr>
<td>9.933</td>
<td>0.682</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C9[3][B]</td>
<td>seconds_5_s4/I1</td>
</tr>
<tr>
<td>10.386</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R40C9[3][B]</td>
<td style=" background: #97FFFF;">seconds_5_s4/F</td>
</tr>
<tr>
<td>11.090</td>
<td>0.703</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C12[0][B]</td>
<td>minutes_5_s4/I3</td>
</tr>
<tr>
<td>11.607</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R39C12[0][B]</td>
<td style=" background: #97FFFF;">minutes_5_s4/F</td>
</tr>
<tr>
<td>12.051</td>
<td>0.444</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C11[2][A]</td>
<td>hours_4_s4/I3</td>
</tr>
<tr>
<td>12.621</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R38C11[2][A]</td>
<td style=" background: #97FFFF;">hours_4_s4/F</td>
</tr>
<tr>
<td>12.798</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C12[0][B]</td>
<td>n601_s4/I2</td>
</tr>
<tr>
<td>13.251</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R38C12[0][B]</td>
<td style=" background: #97FFFF;">n601_s4/F</td>
</tr>
<tr>
<td>13.514</td>
<td>0.263</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C12[0][A]</td>
<td>n599_s2/I3</td>
</tr>
<tr>
<td>14.084</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C12[0][A]</td>
<td style=" background: #97FFFF;">n599_s2/F</td>
</tr>
<tr>
<td>14.084</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C12[0][A]</td>
<td style=" font-weight:bold;">minutes_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>93</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.644</td>
<td>2.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C12[0][A]</td>
<td>minutes_2_s1/CLK</td>
</tr>
<tr>
<td>16.609</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C12[0][A]</td>
<td>minutes_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 63.664%; route: 2.414, 36.336%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.141, 55.658%; route: 3.067, 41.224%; tC2Q: 0.232, 3.118%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 63.664%; route: 2.414, 36.336%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.084</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.609</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>minutes_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>93</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.644</td>
<td>2.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C10[0][A]</td>
<td>counter_12_s0/CLK</td>
</tr>
<tr>
<td>6.876</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R44C10[0][A]</td>
<td style=" font-weight:bold;">counter_12_s0/Q</td>
</tr>
<tr>
<td>7.275</td>
<td>0.399</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C9[3][A]</td>
<td>n1098_s6/I0</td>
</tr>
<tr>
<td>7.728</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R44C9[3][A]</td>
<td style=" background: #97FFFF;">n1098_s6/F</td>
</tr>
<tr>
<td>8.125</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C9[1][B]</td>
<td>n1098_s3/I1</td>
</tr>
<tr>
<td>8.695</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R45C9[1][B]</td>
<td style=" background: #97FFFF;">n1098_s3/F</td>
</tr>
<tr>
<td>8.696</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C9[0][B]</td>
<td>n1098_s1/I3</td>
</tr>
<tr>
<td>9.251</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R45C9[0][B]</td>
<td style=" background: #97FFFF;">n1098_s1/F</td>
</tr>
<tr>
<td>9.933</td>
<td>0.682</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C9[3][B]</td>
<td>seconds_5_s4/I1</td>
</tr>
<tr>
<td>10.386</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R40C9[3][B]</td>
<td style=" background: #97FFFF;">seconds_5_s4/F</td>
</tr>
<tr>
<td>11.090</td>
<td>0.703</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C12[0][B]</td>
<td>minutes_5_s4/I3</td>
</tr>
<tr>
<td>11.607</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R39C12[0][B]</td>
<td style=" background: #97FFFF;">minutes_5_s4/F</td>
</tr>
<tr>
<td>12.051</td>
<td>0.444</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C11[2][A]</td>
<td>hours_4_s4/I3</td>
</tr>
<tr>
<td>12.621</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R38C11[2][A]</td>
<td style=" background: #97FFFF;">hours_4_s4/F</td>
</tr>
<tr>
<td>12.798</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C12[0][B]</td>
<td>n601_s4/I2</td>
</tr>
<tr>
<td>13.251</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R38C12[0][B]</td>
<td style=" background: #97FFFF;">n601_s4/F</td>
</tr>
<tr>
<td>13.514</td>
<td>0.263</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C12[1][A]</td>
<td>n598_s2/I2</td>
</tr>
<tr>
<td>14.084</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C12[1][A]</td>
<td style=" background: #97FFFF;">n598_s2/F</td>
</tr>
<tr>
<td>14.084</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C12[1][A]</td>
<td style=" font-weight:bold;">minutes_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>93</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.644</td>
<td>2.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C12[1][A]</td>
<td>minutes_3_s1/CLK</td>
</tr>
<tr>
<td>16.609</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C12[1][A]</td>
<td>minutes_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 63.664%; route: 2.414, 36.336%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.141, 55.658%; route: 3.067, 41.224%; tC2Q: 0.232, 3.118%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 63.664%; route: 2.414, 36.336%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.646</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.963</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.609</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hours_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>93</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.644</td>
<td>2.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C10[0][A]</td>
<td>counter_12_s0/CLK</td>
</tr>
<tr>
<td>6.876</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R44C10[0][A]</td>
<td style=" font-weight:bold;">counter_12_s0/Q</td>
</tr>
<tr>
<td>7.275</td>
<td>0.399</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C9[3][A]</td>
<td>n1098_s6/I0</td>
</tr>
<tr>
<td>7.728</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R44C9[3][A]</td>
<td style=" background: #97FFFF;">n1098_s6/F</td>
</tr>
<tr>
<td>8.125</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C9[1][B]</td>
<td>n1098_s3/I1</td>
</tr>
<tr>
<td>8.695</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R45C9[1][B]</td>
<td style=" background: #97FFFF;">n1098_s3/F</td>
</tr>
<tr>
<td>8.696</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C9[0][B]</td>
<td>n1098_s1/I3</td>
</tr>
<tr>
<td>9.251</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R45C9[0][B]</td>
<td style=" background: #97FFFF;">n1098_s1/F</td>
</tr>
<tr>
<td>9.933</td>
<td>0.682</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C9[3][B]</td>
<td>seconds_5_s4/I1</td>
</tr>
<tr>
<td>10.386</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R40C9[3][B]</td>
<td style=" background: #97FFFF;">seconds_5_s4/F</td>
</tr>
<tr>
<td>11.090</td>
<td>0.703</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C12[0][B]</td>
<td>minutes_5_s4/I3</td>
</tr>
<tr>
<td>11.607</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R39C12[0][B]</td>
<td style=" background: #97FFFF;">minutes_5_s4/F</td>
</tr>
<tr>
<td>12.051</td>
<td>0.444</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C11[2][A]</td>
<td>hours_4_s4/I3</td>
</tr>
<tr>
<td>12.606</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R38C11[2][A]</td>
<td style=" background: #97FFFF;">hours_4_s4/F</td>
</tr>
<tr>
<td>13.035</td>
<td>0.429</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C12[3][B]</td>
<td>hours_4_s6/I1</td>
</tr>
<tr>
<td>13.605</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R36C12[3][B]</td>
<td style=" background: #97FFFF;">hours_4_s6/F</td>
</tr>
<tr>
<td>13.963</td>
<td>0.357</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C12[0][B]</td>
<td style=" font-weight:bold;">hours_3_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>93</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.644</td>
<td>2.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C12[0][B]</td>
<td>hours_3_s1/CLK</td>
</tr>
<tr>
<td>16.609</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C12[0][B]</td>
<td>hours_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 63.664%; route: 2.414, 36.336%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.673, 50.187%; route: 3.414, 46.643%; tC2Q: 0.232, 3.170%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 63.664%; route: 2.414, 36.336%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.646</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.963</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.609</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hours_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>93</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.644</td>
<td>2.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C10[0][A]</td>
<td>counter_12_s0/CLK</td>
</tr>
<tr>
<td>6.876</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R44C10[0][A]</td>
<td style=" font-weight:bold;">counter_12_s0/Q</td>
</tr>
<tr>
<td>7.275</td>
<td>0.399</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C9[3][A]</td>
<td>n1098_s6/I0</td>
</tr>
<tr>
<td>7.728</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R44C9[3][A]</td>
<td style=" background: #97FFFF;">n1098_s6/F</td>
</tr>
<tr>
<td>8.125</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C9[1][B]</td>
<td>n1098_s3/I1</td>
</tr>
<tr>
<td>8.695</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R45C9[1][B]</td>
<td style=" background: #97FFFF;">n1098_s3/F</td>
</tr>
<tr>
<td>8.696</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C9[0][B]</td>
<td>n1098_s1/I3</td>
</tr>
<tr>
<td>9.251</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R45C9[0][B]</td>
<td style=" background: #97FFFF;">n1098_s1/F</td>
</tr>
<tr>
<td>9.933</td>
<td>0.682</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C9[3][B]</td>
<td>seconds_5_s4/I1</td>
</tr>
<tr>
<td>10.386</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R40C9[3][B]</td>
<td style=" background: #97FFFF;">seconds_5_s4/F</td>
</tr>
<tr>
<td>11.090</td>
<td>0.703</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C12[0][B]</td>
<td>minutes_5_s4/I3</td>
</tr>
<tr>
<td>11.607</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R39C12[0][B]</td>
<td style=" background: #97FFFF;">minutes_5_s4/F</td>
</tr>
<tr>
<td>12.051</td>
<td>0.444</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C11[2][A]</td>
<td>hours_4_s4/I3</td>
</tr>
<tr>
<td>12.606</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R38C11[2][A]</td>
<td style=" background: #97FFFF;">hours_4_s4/F</td>
</tr>
<tr>
<td>13.035</td>
<td>0.429</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C12[3][B]</td>
<td>hours_4_s6/I1</td>
</tr>
<tr>
<td>13.605</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R36C12[3][B]</td>
<td style=" background: #97FFFF;">hours_4_s6/F</td>
</tr>
<tr>
<td>13.963</td>
<td>0.357</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C12[0][A]</td>
<td style=" font-weight:bold;">hours_4_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>93</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.644</td>
<td>2.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C12[0][A]</td>
<td>hours_4_s1/CLK</td>
</tr>
<tr>
<td>16.609</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C12[0][A]</td>
<td>hours_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 63.664%; route: 2.414, 36.336%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.673, 50.187%; route: 3.414, 46.643%; tC2Q: 0.232, 3.170%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 63.664%; route: 2.414, 36.336%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.004</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.605</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.609</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hours_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>93</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.644</td>
<td>2.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C10[0][A]</td>
<td>counter_12_s0/CLK</td>
</tr>
<tr>
<td>6.876</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R44C10[0][A]</td>
<td style=" font-weight:bold;">counter_12_s0/Q</td>
</tr>
<tr>
<td>7.275</td>
<td>0.399</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C9[3][A]</td>
<td>n1098_s6/I0</td>
</tr>
<tr>
<td>7.728</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R44C9[3][A]</td>
<td style=" background: #97FFFF;">n1098_s6/F</td>
</tr>
<tr>
<td>8.125</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C9[1][B]</td>
<td>n1098_s3/I1</td>
</tr>
<tr>
<td>8.695</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R45C9[1][B]</td>
<td style=" background: #97FFFF;">n1098_s3/F</td>
</tr>
<tr>
<td>8.696</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C9[0][B]</td>
<td>n1098_s1/I3</td>
</tr>
<tr>
<td>9.251</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R45C9[0][B]</td>
<td style=" background: #97FFFF;">n1098_s1/F</td>
</tr>
<tr>
<td>9.933</td>
<td>0.682</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C9[3][B]</td>
<td>seconds_5_s4/I1</td>
</tr>
<tr>
<td>10.386</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R40C9[3][B]</td>
<td style=" background: #97FFFF;">seconds_5_s4/F</td>
</tr>
<tr>
<td>11.090</td>
<td>0.703</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C12[0][B]</td>
<td>minutes_5_s4/I3</td>
</tr>
<tr>
<td>11.607</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R39C12[0][B]</td>
<td style=" background: #97FFFF;">minutes_5_s4/F</td>
</tr>
<tr>
<td>12.051</td>
<td>0.444</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C11[2][A]</td>
<td>hours_4_s4/I3</td>
</tr>
<tr>
<td>12.606</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R38C11[2][A]</td>
<td style=" background: #97FFFF;">hours_4_s4/F</td>
</tr>
<tr>
<td>13.035</td>
<td>0.429</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C12[2][B]</td>
<td>n606_s8/I1</td>
</tr>
<tr>
<td>13.605</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C12[2][B]</td>
<td style=" background: #97FFFF;">n606_s8/F</td>
</tr>
<tr>
<td>13.605</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C12[2][B]</td>
<td style=" font-weight:bold;">hours_0_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>93</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.644</td>
<td>2.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C12[2][B]</td>
<td>hours_0_s3/CLK</td>
</tr>
<tr>
<td>16.609</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C12[2][B]</td>
<td>hours_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 63.664%; route: 2.414, 36.336%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.673, 52.764%; route: 3.056, 43.903%; tC2Q: 0.232, 3.333%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 63.664%; route: 2.414, 36.336%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.349</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.260</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.609</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>minutes_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>93</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.644</td>
<td>2.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C10[0][A]</td>
<td>counter_12_s0/CLK</td>
</tr>
<tr>
<td>6.876</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R44C10[0][A]</td>
<td style=" font-weight:bold;">counter_12_s0/Q</td>
</tr>
<tr>
<td>7.275</td>
<td>0.399</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C9[3][A]</td>
<td>n1098_s6/I0</td>
</tr>
<tr>
<td>7.728</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R44C9[3][A]</td>
<td style=" background: #97FFFF;">n1098_s6/F</td>
</tr>
<tr>
<td>8.125</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C9[1][B]</td>
<td>n1098_s3/I1</td>
</tr>
<tr>
<td>8.695</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R45C9[1][B]</td>
<td style=" background: #97FFFF;">n1098_s3/F</td>
</tr>
<tr>
<td>8.696</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C9[0][B]</td>
<td>n1098_s1/I3</td>
</tr>
<tr>
<td>9.251</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R45C9[0][B]</td>
<td style=" background: #97FFFF;">n1098_s1/F</td>
</tr>
<tr>
<td>9.933</td>
<td>0.682</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C9[3][B]</td>
<td>seconds_5_s4/I1</td>
</tr>
<tr>
<td>10.386</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R40C9[3][B]</td>
<td style=" background: #97FFFF;">seconds_5_s4/F</td>
</tr>
<tr>
<td>11.090</td>
<td>0.703</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C12[0][B]</td>
<td>minutes_5_s4/I3</td>
</tr>
<tr>
<td>11.607</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R39C12[0][B]</td>
<td style=" background: #97FFFF;">minutes_5_s4/F</td>
</tr>
<tr>
<td>12.051</td>
<td>0.444</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C11[2][A]</td>
<td>hours_4_s4/I3</td>
</tr>
<tr>
<td>12.621</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R38C11[2][A]</td>
<td style=" background: #97FFFF;">hours_4_s4/F</td>
</tr>
<tr>
<td>12.798</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C12[0][A]</td>
<td>n601_s7/I3</td>
</tr>
<tr>
<td>13.260</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R38C12[0][A]</td>
<td style=" background: #97FFFF;">n601_s7/F</td>
</tr>
<tr>
<td>13.260</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C12[0][A]</td>
<td style=" font-weight:bold;">minutes_0_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>93</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.644</td>
<td>2.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C12[0][A]</td>
<td>minutes_0_s3/CLK</td>
</tr>
<tr>
<td>16.609</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C12[0][A]</td>
<td>minutes_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 63.664%; route: 2.414, 36.336%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.580, 54.110%; route: 2.804, 42.383%; tC2Q: 0.232, 3.507%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 63.664%; route: 2.414, 36.336%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.418</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.191</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.609</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>seconds_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>93</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.644</td>
<td>2.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C10[0][A]</td>
<td>counter_12_s0/CLK</td>
</tr>
<tr>
<td>6.876</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R44C10[0][A]</td>
<td style=" font-weight:bold;">counter_12_s0/Q</td>
</tr>
<tr>
<td>7.275</td>
<td>0.399</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C9[3][A]</td>
<td>n1098_s6/I0</td>
</tr>
<tr>
<td>7.728</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R44C9[3][A]</td>
<td style=" background: #97FFFF;">n1098_s6/F</td>
</tr>
<tr>
<td>8.125</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C9[1][B]</td>
<td>n1098_s3/I1</td>
</tr>
<tr>
<td>8.695</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R45C9[1][B]</td>
<td style=" background: #97FFFF;">n1098_s3/F</td>
</tr>
<tr>
<td>8.696</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C9[0][B]</td>
<td>n1098_s1/I3</td>
</tr>
<tr>
<td>9.251</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R45C9[0][B]</td>
<td style=" background: #97FFFF;">n1098_s1/F</td>
</tr>
<tr>
<td>9.933</td>
<td>0.682</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C9[3][B]</td>
<td>seconds_5_s4/I1</td>
</tr>
<tr>
<td>10.386</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R40C9[3][B]</td>
<td style=" background: #97FFFF;">seconds_5_s4/F</td>
</tr>
<tr>
<td>11.090</td>
<td>0.703</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C12[0][B]</td>
<td>minutes_5_s4/I3</td>
</tr>
<tr>
<td>11.639</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R39C12[0][B]</td>
<td style=" background: #97FFFF;">minutes_5_s4/F</td>
</tr>
<tr>
<td>11.644</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C12[1][B]</td>
<td>n595_s4/I2</td>
</tr>
<tr>
<td>12.199</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R39C12[1][B]</td>
<td style=" background: #97FFFF;">n595_s4/F</td>
</tr>
<tr>
<td>12.621</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C13[0][A]</td>
<td>n591_s2/I2</td>
</tr>
<tr>
<td>13.191</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R40C13[0][A]</td>
<td style=" background: #97FFFF;">n591_s2/F</td>
</tr>
<tr>
<td>13.191</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C13[0][A]</td>
<td style=" font-weight:bold;">seconds_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>93</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.644</td>
<td>2.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C13[0][A]</td>
<td>seconds_4_s1/CLK</td>
</tr>
<tr>
<td>16.609</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R40C13[0][A]</td>
<td>seconds_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 63.664%; route: 2.414, 36.336%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.705, 56.591%; route: 2.610, 39.866%; tC2Q: 0.232, 3.544%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 63.664%; route: 2.414, 36.336%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.508</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.101</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.609</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>seconds_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>93</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.644</td>
<td>2.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C10[0][A]</td>
<td>counter_12_s0/CLK</td>
</tr>
<tr>
<td>6.876</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R44C10[0][A]</td>
<td style=" font-weight:bold;">counter_12_s0/Q</td>
</tr>
<tr>
<td>7.275</td>
<td>0.399</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C9[3][A]</td>
<td>n1098_s6/I0</td>
</tr>
<tr>
<td>7.728</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R44C9[3][A]</td>
<td style=" background: #97FFFF;">n1098_s6/F</td>
</tr>
<tr>
<td>8.125</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C9[1][B]</td>
<td>n1098_s3/I1</td>
</tr>
<tr>
<td>8.695</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R45C9[1][B]</td>
<td style=" background: #97FFFF;">n1098_s3/F</td>
</tr>
<tr>
<td>8.696</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C9[0][B]</td>
<td>n1098_s1/I3</td>
</tr>
<tr>
<td>9.251</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R45C9[0][B]</td>
<td style=" background: #97FFFF;">n1098_s1/F</td>
</tr>
<tr>
<td>9.933</td>
<td>0.682</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C9[3][B]</td>
<td>seconds_5_s4/I1</td>
</tr>
<tr>
<td>10.386</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R40C9[3][B]</td>
<td style=" background: #97FFFF;">seconds_5_s4/F</td>
</tr>
<tr>
<td>11.090</td>
<td>0.703</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C12[0][B]</td>
<td>minutes_5_s4/I3</td>
</tr>
<tr>
<td>11.639</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R39C12[0][B]</td>
<td style=" background: #97FFFF;">minutes_5_s4/F</td>
</tr>
<tr>
<td>11.644</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C12[1][B]</td>
<td>n595_s4/I2</td>
</tr>
<tr>
<td>12.199</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R39C12[1][B]</td>
<td style=" background: #97FFFF;">n595_s4/F</td>
</tr>
<tr>
<td>12.639</td>
<td>0.440</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C10[1][A]</td>
<td>n592_s2/I2</td>
</tr>
<tr>
<td>13.101</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R40C10[1][A]</td>
<td style=" background: #97FFFF;">n592_s2/F</td>
</tr>
<tr>
<td>13.101</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C10[1][A]</td>
<td style=" font-weight:bold;">seconds_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>93</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.644</td>
<td>2.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C10[1][A]</td>
<td>seconds_3_s1/CLK</td>
</tr>
<tr>
<td>16.609</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R40C10[1][A]</td>
<td>seconds_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 63.664%; route: 2.414, 36.336%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.597, 55.706%; route: 2.628, 40.701%; tC2Q: 0.232, 3.593%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 63.664%; route: 2.414, 36.336%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.584</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.025</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.609</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>seconds_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>93</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.644</td>
<td>2.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C10[0][A]</td>
<td>counter_12_s0/CLK</td>
</tr>
<tr>
<td>6.876</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R44C10[0][A]</td>
<td style=" font-weight:bold;">counter_12_s0/Q</td>
</tr>
<tr>
<td>7.275</td>
<td>0.399</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C9[3][A]</td>
<td>n1098_s6/I0</td>
</tr>
<tr>
<td>7.728</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R44C9[3][A]</td>
<td style=" background: #97FFFF;">n1098_s6/F</td>
</tr>
<tr>
<td>8.125</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C9[1][B]</td>
<td>n1098_s3/I1</td>
</tr>
<tr>
<td>8.695</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R45C9[1][B]</td>
<td style=" background: #97FFFF;">n1098_s3/F</td>
</tr>
<tr>
<td>8.696</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C9[0][B]</td>
<td>n1098_s1/I3</td>
</tr>
<tr>
<td>9.251</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R45C9[0][B]</td>
<td style=" background: #97FFFF;">n1098_s1/F</td>
</tr>
<tr>
<td>9.933</td>
<td>0.682</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C9[3][B]</td>
<td>seconds_5_s4/I1</td>
</tr>
<tr>
<td>10.386</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R40C9[3][B]</td>
<td style=" background: #97FFFF;">seconds_5_s4/F</td>
</tr>
<tr>
<td>11.090</td>
<td>0.703</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C12[0][B]</td>
<td>minutes_5_s4/I3</td>
</tr>
<tr>
<td>11.639</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R39C12[0][B]</td>
<td style=" background: #97FFFF;">minutes_5_s4/F</td>
</tr>
<tr>
<td>11.644</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C12[1][B]</td>
<td>n595_s4/I2</td>
</tr>
<tr>
<td>12.199</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R39C12[1][B]</td>
<td style=" background: #97FFFF;">n595_s4/F</td>
</tr>
<tr>
<td>12.455</td>
<td>0.256</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C10[2][B]</td>
<td>n593_s2/I3</td>
</tr>
<tr>
<td>13.025</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R39C10[2][B]</td>
<td style=" background: #97FFFF;">n593_s2/F</td>
</tr>
<tr>
<td>13.025</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C10[2][B]</td>
<td style=" font-weight:bold;">seconds_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>93</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.644</td>
<td>2.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C10[2][B]</td>
<td>seconds_2_s1/CLK</td>
</tr>
<tr>
<td>16.609</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C10[2][B]</td>
<td>seconds_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 63.664%; route: 2.414, 36.336%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.705, 58.063%; route: 2.444, 38.301%; tC2Q: 0.232, 3.636%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 63.664%; route: 2.414, 36.336%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.319</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.094</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.775</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>hours_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>93</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.764</td>
<td>1.637</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C8[0][A]</td>
<td>rst_s1/CLK</td>
</tr>
<tr>
<td>4.966</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>62</td>
<td>R35C8[0][A]</td>
<td style=" font-weight:bold;">rst_s1/Q</td>
</tr>
<tr>
<td>5.094</td>
<td>0.128</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C8[1][B]</td>
<td style=" font-weight:bold;">hours_1_s1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>93</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.764</td>
<td>1.637</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C8[1][B]</td>
<td>hours_1_s1/CLK</td>
</tr>
<tr>
<td>4.775</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C8[1][B]</td>
<td>hours_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 65.631%; route: 1.637, 34.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.128, 38.865%; tC2Q: 0.202, 61.135%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 65.631%; route: 1.637, 34.369%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.319</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.094</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.775</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>hours_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>93</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.764</td>
<td>1.637</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C8[0][A]</td>
<td>rst_s1/CLK</td>
</tr>
<tr>
<td>4.966</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>62</td>
<td>R35C8[0][A]</td>
<td style=" font-weight:bold;">rst_s1/Q</td>
</tr>
<tr>
<td>5.094</td>
<td>0.128</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C8[1][A]</td>
<td style=" font-weight:bold;">hours_2_s1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>93</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.764</td>
<td>1.637</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C8[1][A]</td>
<td>hours_2_s1/CLK</td>
</tr>
<tr>
<td>4.775</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C8[1][A]</td>
<td>hours_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 65.631%; route: 1.637, 34.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.128, 38.865%; tC2Q: 0.202, 61.135%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 65.631%; route: 1.637, 34.369%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.200</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.775</td>
</tr>
<tr>
<td class="label">From</td>
<td>tm_latch_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>tm_latch_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>93</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.764</td>
<td>1.637</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C12[1][A]</td>
<td>tm_latch_s0/CLK</td>
</tr>
<tr>
<td>4.966</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R45C12[1][A]</td>
<td style=" font-weight:bold;">tm_latch_s0/Q</td>
</tr>
<tr>
<td>4.968</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C12[1][A]</td>
<td>n219_s10/I0</td>
</tr>
<tr>
<td>5.200</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R45C12[1][A]</td>
<td style=" background: #97FFFF;">n219_s10/F</td>
</tr>
<tr>
<td>5.200</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C12[1][A]</td>
<td style=" font-weight:bold;">tm_latch_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>93</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.764</td>
<td>1.637</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C12[1][A]</td>
<td>tm_latch_s0/CLK</td>
</tr>
<tr>
<td>4.775</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R45C12[1][A]</td>
<td>tm_latch_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 65.631%; route: 1.637, 34.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 65.631%; route: 1.637, 34.369%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.200</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.775</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>93</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.764</td>
<td>1.637</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C8[1][A]</td>
<td>counter_2_s0/CLK</td>
</tr>
<tr>
<td>4.966</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R44C8[1][A]</td>
<td style=" font-weight:bold;">counter_2_s0/Q</td>
</tr>
<tr>
<td>4.968</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R44C8[1][A]</td>
<td>n57_s/I1</td>
</tr>
<tr>
<td>5.200</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R44C8[1][A]</td>
<td style=" background: #97FFFF;">n57_s/SUM</td>
</tr>
<tr>
<td>5.200</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C8[1][A]</td>
<td style=" font-weight:bold;">counter_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>93</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.764</td>
<td>1.637</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C8[1][A]</td>
<td>counter_2_s0/CLK</td>
</tr>
<tr>
<td>4.775</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R44C8[1][A]</td>
<td>counter_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 65.631%; route: 1.637, 34.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 65.631%; route: 1.637, 34.369%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.200</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.775</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>93</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.764</td>
<td>1.637</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C9[0][A]</td>
<td>counter_6_s0/CLK</td>
</tr>
<tr>
<td>4.966</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R44C9[0][A]</td>
<td style=" font-weight:bold;">counter_6_s0/Q</td>
</tr>
<tr>
<td>4.968</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R44C9[0][A]</td>
<td>n53_s/I1</td>
</tr>
<tr>
<td>5.200</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R44C9[0][A]</td>
<td style=" background: #97FFFF;">n53_s/SUM</td>
</tr>
<tr>
<td>5.200</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C9[0][A]</td>
<td style=" font-weight:bold;">counter_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>93</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.764</td>
<td>1.637</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C9[0][A]</td>
<td>counter_6_s0/CLK</td>
</tr>
<tr>
<td>4.775</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R44C9[0][A]</td>
<td>counter_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 65.631%; route: 1.637, 34.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 65.631%; route: 1.637, 34.369%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.200</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.775</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>93</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.764</td>
<td>1.637</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C9[1][A]</td>
<td>counter_8_s0/CLK</td>
</tr>
<tr>
<td>4.966</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R44C9[1][A]</td>
<td style=" font-weight:bold;">counter_8_s0/Q</td>
</tr>
<tr>
<td>4.968</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R44C9[1][A]</td>
<td>n51_s/I1</td>
</tr>
<tr>
<td>5.200</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R44C9[1][A]</td>
<td style=" background: #97FFFF;">n51_s/SUM</td>
</tr>
<tr>
<td>5.200</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C9[1][A]</td>
<td style=" font-weight:bold;">counter_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>93</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.764</td>
<td>1.637</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C9[1][A]</td>
<td>counter_8_s0/CLK</td>
</tr>
<tr>
<td>4.775</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R44C9[1][A]</td>
<td>counter_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 65.631%; route: 1.637, 34.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 65.631%; route: 1.637, 34.369%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.200</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.775</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>93</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.764</td>
<td>1.637</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C10[0][A]</td>
<td>counter_12_s0/CLK</td>
</tr>
<tr>
<td>4.966</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R44C10[0][A]</td>
<td style=" font-weight:bold;">counter_12_s0/Q</td>
</tr>
<tr>
<td>4.968</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R44C10[0][A]</td>
<td>n47_s/I1</td>
</tr>
<tr>
<td>5.200</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R44C10[0][A]</td>
<td style=" background: #97FFFF;">n47_s/SUM</td>
</tr>
<tr>
<td>5.200</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C10[0][A]</td>
<td style=" font-weight:bold;">counter_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>93</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.764</td>
<td>1.637</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C10[0][A]</td>
<td>counter_12_s0/CLK</td>
</tr>
<tr>
<td>4.775</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R44C10[0][A]</td>
<td>counter_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 65.631%; route: 1.637, 34.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 65.631%; route: 1.637, 34.369%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.200</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.775</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>93</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.764</td>
<td>1.637</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C10[1][A]</td>
<td>counter_14_s0/CLK</td>
</tr>
<tr>
<td>4.966</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R44C10[1][A]</td>
<td style=" font-weight:bold;">counter_14_s0/Q</td>
</tr>
<tr>
<td>4.968</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R44C10[1][A]</td>
<td>n45_s/I1</td>
</tr>
<tr>
<td>5.200</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R44C10[1][A]</td>
<td style=" background: #97FFFF;">n45_s/SUM</td>
</tr>
<tr>
<td>5.200</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C10[1][A]</td>
<td style=" font-weight:bold;">counter_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>93</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.764</td>
<td>1.637</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C10[1][A]</td>
<td>counter_14_s0/CLK</td>
</tr>
<tr>
<td>4.775</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R44C10[1][A]</td>
<td>counter_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 65.631%; route: 1.637, 34.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 65.631%; route: 1.637, 34.369%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.200</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.775</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>93</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.764</td>
<td>1.637</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C11[0][A]</td>
<td>counter_18_s0/CLK</td>
</tr>
<tr>
<td>4.966</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R44C11[0][A]</td>
<td style=" font-weight:bold;">counter_18_s0/Q</td>
</tr>
<tr>
<td>4.968</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R44C11[0][A]</td>
<td>n41_s/I1</td>
</tr>
<tr>
<td>5.200</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R44C11[0][A]</td>
<td style=" background: #97FFFF;">n41_s/SUM</td>
</tr>
<tr>
<td>5.200</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C11[0][A]</td>
<td style=" font-weight:bold;">counter_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>93</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.764</td>
<td>1.637</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C11[0][A]</td>
<td>counter_18_s0/CLK</td>
</tr>
<tr>
<td>4.775</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R44C11[0][A]</td>
<td>counter_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 65.631%; route: 1.637, 34.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 65.631%; route: 1.637, 34.369%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.200</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.775</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_20_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>93</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.764</td>
<td>1.637</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C11[1][A]</td>
<td>counter_20_s0/CLK</td>
</tr>
<tr>
<td>4.966</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R44C11[1][A]</td>
<td style=" font-weight:bold;">counter_20_s0/Q</td>
</tr>
<tr>
<td>4.968</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R44C11[1][A]</td>
<td>n39_s/I1</td>
</tr>
<tr>
<td>5.200</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R44C11[1][A]</td>
<td style=" background: #97FFFF;">n39_s/SUM</td>
</tr>
<tr>
<td>5.200</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C11[1][A]</td>
<td style=" font-weight:bold;">counter_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>93</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.764</td>
<td>1.637</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C11[1][A]</td>
<td>counter_20_s0/CLK</td>
</tr>
<tr>
<td>4.775</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R44C11[1][A]</td>
<td>counter_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 65.631%; route: 1.637, 34.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 65.631%; route: 1.637, 34.369%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.201</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.775</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_tm1638/cur_state_0_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_tm1638/cur_state_0_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>93</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.764</td>
<td>1.637</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C12[0][A]</td>
<td>u_tm1638/cur_state_0_s5/CLK</td>
</tr>
<tr>
<td>4.966</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R48C12[0][A]</td>
<td style=" font-weight:bold;">u_tm1638/cur_state_0_s5/Q</td>
</tr>
<tr>
<td>4.969</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C12[0][A]</td>
<td>u_tm1638/next_state_0_s14/I0</td>
</tr>
<tr>
<td>5.201</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R48C12[0][A]</td>
<td style=" background: #97FFFF;">u_tm1638/next_state_0_s14/F</td>
</tr>
<tr>
<td>5.201</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C12[0][A]</td>
<td style=" font-weight:bold;">u_tm1638/cur_state_0_s5/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>93</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.764</td>
<td>1.637</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C12[0][A]</td>
<td>u_tm1638/cur_state_0_s5/CLK</td>
</tr>
<tr>
<td>4.775</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R48C12[0][A]</td>
<td>u_tm1638/cur_state_0_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 65.631%; route: 1.637, 34.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 65.631%; route: 1.637, 34.369%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.201</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.775</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_tm1638/sclk_q_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_tm1638/sclk_q_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>93</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.764</td>
<td>1.637</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C13[1][A]</td>
<td>u_tm1638/sclk_q_0_s3/CLK</td>
</tr>
<tr>
<td>4.966</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R48C13[1][A]</td>
<td style=" font-weight:bold;">u_tm1638/sclk_q_0_s3/Q</td>
</tr>
<tr>
<td>4.969</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C13[1][A]</td>
<td>u_tm1638/sclk_d_0_s9/I2</td>
</tr>
<tr>
<td>5.201</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R48C13[1][A]</td>
<td style=" background: #97FFFF;">u_tm1638/sclk_d_0_s9/F</td>
</tr>
<tr>
<td>5.201</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C13[1][A]</td>
<td style=" font-weight:bold;">u_tm1638/sclk_q_0_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>93</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.764</td>
<td>1.637</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C13[1][A]</td>
<td>u_tm1638/sclk_q_0_s3/CLK</td>
</tr>
<tr>
<td>4.775</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R48C13[1][A]</td>
<td>u_tm1638/sclk_q_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 65.631%; route: 1.637, 34.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 65.631%; route: 1.637, 34.369%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.201</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.775</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_tm1638/ctr_q_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_tm1638/ctr_q_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>93</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.764</td>
<td>1.637</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C12[1][A]</td>
<td>u_tm1638/ctr_q_1_s0/CLK</td>
</tr>
<tr>
<td>4.966</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R48C12[1][A]</td>
<td style=" font-weight:bold;">u_tm1638/ctr_q_1_s0/Q</td>
</tr>
<tr>
<td>4.969</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C12[1][A]</td>
<td>u_tm1638/n75_s0/I1</td>
</tr>
<tr>
<td>5.201</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R48C12[1][A]</td>
<td style=" background: #97FFFF;">u_tm1638/n75_s0/F</td>
</tr>
<tr>
<td>5.201</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C12[1][A]</td>
<td style=" font-weight:bold;">u_tm1638/ctr_q_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>93</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.764</td>
<td>1.637</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C12[1][A]</td>
<td>u_tm1638/ctr_q_1_s0/CLK</td>
</tr>
<tr>
<td>4.775</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R48C12[1][A]</td>
<td>u_tm1638/ctr_q_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 65.631%; route: 1.637, 34.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 65.631%; route: 1.637, 34.369%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.201</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.775</td>
</tr>
<tr>
<td class="label">From</td>
<td>minutes_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>minutes_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>93</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.764</td>
<td>1.637</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C12[1][A]</td>
<td>minutes_3_s1/CLK</td>
</tr>
<tr>
<td>4.966</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R36C12[1][A]</td>
<td style=" font-weight:bold;">minutes_3_s1/Q</td>
</tr>
<tr>
<td>4.969</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C12[1][A]</td>
<td>n598_s2/I1</td>
</tr>
<tr>
<td>5.201</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R36C12[1][A]</td>
<td style=" background: #97FFFF;">n598_s2/F</td>
</tr>
<tr>
<td>5.201</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C12[1][A]</td>
<td style=" font-weight:bold;">minutes_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>93</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.764</td>
<td>1.637</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C12[1][A]</td>
<td>minutes_3_s1/CLK</td>
</tr>
<tr>
<td>4.775</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C12[1][A]</td>
<td>minutes_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 65.631%; route: 1.637, 34.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 65.631%; route: 1.637, 34.369%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.201</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.775</td>
</tr>
<tr>
<td class="label">From</td>
<td>seconds_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>seconds_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>93</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.764</td>
<td>1.637</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C10[1][A]</td>
<td>seconds_3_s1/CLK</td>
</tr>
<tr>
<td>4.966</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R40C10[1][A]</td>
<td style=" font-weight:bold;">seconds_3_s1/Q</td>
</tr>
<tr>
<td>4.969</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C10[1][A]</td>
<td>n592_s2/I1</td>
</tr>
<tr>
<td>5.201</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R40C10[1][A]</td>
<td style=" background: #97FFFF;">n592_s2/F</td>
</tr>
<tr>
<td>5.201</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C10[1][A]</td>
<td style=" font-weight:bold;">seconds_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>93</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.764</td>
<td>1.637</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C10[1][A]</td>
<td>seconds_3_s1/CLK</td>
</tr>
<tr>
<td>4.775</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R40C10[1][A]</td>
<td>seconds_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 65.631%; route: 1.637, 34.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 65.631%; route: 1.637, 34.369%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.428</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.202</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.775</td>
</tr>
<tr>
<td class="label">From</td>
<td>milliseconds_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>milliseconds_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>93</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.764</td>
<td>1.637</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C12[1][A]</td>
<td>milliseconds_0_s3/CLK</td>
</tr>
<tr>
<td>4.966</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R43C12[1][A]</td>
<td style=" font-weight:bold;">milliseconds_0_s3/Q</td>
</tr>
<tr>
<td>4.970</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C12[1][A]</td>
<td>n589_s7/I0</td>
</tr>
<tr>
<td>5.202</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R43C12[1][A]</td>
<td style=" background: #97FFFF;">n589_s7/F</td>
</tr>
<tr>
<td>5.202</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C12[1][A]</td>
<td style=" font-weight:bold;">milliseconds_0_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>93</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.764</td>
<td>1.637</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C12[1][A]</td>
<td>milliseconds_0_s3/CLK</td>
</tr>
<tr>
<td>4.775</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R43C12[1][A]</td>
<td>milliseconds_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 65.631%; route: 1.637, 34.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.861%; route: 0.005, 1.114%; tC2Q: 0.202, 46.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 65.631%; route: 1.637, 34.369%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.428</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.202</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.775</td>
</tr>
<tr>
<td class="label">From</td>
<td>hours_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>hours_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>93</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.764</td>
<td>1.637</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C8[1][A]</td>
<td>hours_2_s1/CLK</td>
</tr>
<tr>
<td>4.966</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R35C8[1][A]</td>
<td style=" font-weight:bold;">hours_2_s1/Q</td>
</tr>
<tr>
<td>4.970</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C8[1][A]</td>
<td>n604_s2/I3</td>
</tr>
<tr>
<td>5.202</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R35C8[1][A]</td>
<td style=" background: #97FFFF;">n604_s2/F</td>
</tr>
<tr>
<td>5.202</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C8[1][A]</td>
<td style=" font-weight:bold;">hours_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>93</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.764</td>
<td>1.637</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C8[1][A]</td>
<td>hours_2_s1/CLK</td>
</tr>
<tr>
<td>4.775</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C8[1][A]</td>
<td>hours_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 65.631%; route: 1.637, 34.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.861%; route: 0.005, 1.114%; tC2Q: 0.202, 46.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 65.631%; route: 1.637, 34.369%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.428</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.202</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.775</td>
</tr>
<tr>
<td class="label">From</td>
<td>minutes_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>minutes_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>93</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.764</td>
<td>1.637</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C12[0][A]</td>
<td>minutes_2_s1/CLK</td>
</tr>
<tr>
<td>4.966</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R36C12[0][A]</td>
<td style=" font-weight:bold;">minutes_2_s1/Q</td>
</tr>
<tr>
<td>4.970</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C12[0][A]</td>
<td>n599_s2/I2</td>
</tr>
<tr>
<td>5.202</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R36C12[0][A]</td>
<td style=" background: #97FFFF;">n599_s2/F</td>
</tr>
<tr>
<td>5.202</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C12[0][A]</td>
<td style=" font-weight:bold;">minutes_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>93</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.764</td>
<td>1.637</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C12[0][A]</td>
<td>minutes_2_s1/CLK</td>
</tr>
<tr>
<td>4.775</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C12[0][A]</td>
<td>minutes_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 65.631%; route: 1.637, 34.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.861%; route: 0.005, 1.114%; tC2Q: 0.202, 46.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 65.631%; route: 1.637, 34.369%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.428</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.202</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.775</td>
</tr>
<tr>
<td class="label">From</td>
<td>minutes_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>minutes_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>93</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.764</td>
<td>1.637</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C10[0][A]</td>
<td>minutes_5_s1/CLK</td>
</tr>
<tr>
<td>4.966</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R36C10[0][A]</td>
<td style=" font-weight:bold;">minutes_5_s1/Q</td>
</tr>
<tr>
<td>4.970</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C10[0][A]</td>
<td>n596_s2/I2</td>
</tr>
<tr>
<td>5.202</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R36C10[0][A]</td>
<td style=" background: #97FFFF;">n596_s2/F</td>
</tr>
<tr>
<td>5.202</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C10[0][A]</td>
<td style=" font-weight:bold;">minutes_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>93</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.764</td>
<td>1.637</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C10[0][A]</td>
<td>minutes_5_s1/CLK</td>
</tr>
<tr>
<td>4.775</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C10[0][A]</td>
<td>minutes_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 65.631%; route: 1.637, 34.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.861%; route: 0.005, 1.114%; tC2Q: 0.202, 46.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 65.631%; route: 1.637, 34.369%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.429</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.204</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.775</td>
</tr>
<tr>
<td class="label">From</td>
<td>hours_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>hours_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>93</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.764</td>
<td>1.637</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C12[0][A]</td>
<td>hours_4_s1/CLK</td>
</tr>
<tr>
<td>4.966</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R35C12[0][A]</td>
<td style=" font-weight:bold;">hours_4_s1/Q</td>
</tr>
<tr>
<td>4.972</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C12[0][A]</td>
<td>n602_s2/I3</td>
</tr>
<tr>
<td>5.204</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R35C12[0][A]</td>
<td style=" background: #97FFFF;">n602_s2/F</td>
</tr>
<tr>
<td>5.204</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C12[0][A]</td>
<td style=" font-weight:bold;">hours_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>93</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.764</td>
<td>1.637</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C12[0][A]</td>
<td>hours_4_s1/CLK</td>
</tr>
<tr>
<td>4.775</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C12[0][A]</td>
<td>hours_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 65.631%; route: 1.637, 34.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.714%; route: 0.006, 1.389%; tC2Q: 0.202, 45.898%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 65.631%; route: 1.637, 34.369%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.429</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.204</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.775</td>
</tr>
<tr>
<td class="label">From</td>
<td>seconds_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>seconds_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>93</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.764</td>
<td>1.637</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C13[0][A]</td>
<td>seconds_4_s1/CLK</td>
</tr>
<tr>
<td>4.966</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R40C13[0][A]</td>
<td style=" font-weight:bold;">seconds_4_s1/Q</td>
</tr>
<tr>
<td>4.972</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C13[0][A]</td>
<td>n591_s2/I0</td>
</tr>
<tr>
<td>5.204</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R40C13[0][A]</td>
<td style=" background: #97FFFF;">n591_s2/F</td>
</tr>
<tr>
<td>5.204</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C13[0][A]</td>
<td style=" font-weight:bold;">seconds_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>93</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.764</td>
<td>1.637</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C13[0][A]</td>
<td>seconds_4_s1/CLK</td>
</tr>
<tr>
<td>4.775</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R40C13[0][A]</td>
<td>seconds_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 65.631%; route: 1.637, 34.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.714%; route: 0.006, 1.389%; tC2Q: 0.202, 45.898%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 65.631%; route: 1.637, 34.369%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.429</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.204</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.775</td>
</tr>
<tr>
<td class="label">From</td>
<td>seconds_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>seconds_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>93</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.764</td>
<td>1.637</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C12[1][A]</td>
<td>seconds_5_s1/CLK</td>
</tr>
<tr>
<td>4.966</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R40C12[1][A]</td>
<td style=" font-weight:bold;">seconds_5_s1/Q</td>
</tr>
<tr>
<td>4.972</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C12[1][A]</td>
<td>n590_s2/I2</td>
</tr>
<tr>
<td>5.204</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R40C12[1][A]</td>
<td style=" background: #97FFFF;">n590_s2/F</td>
</tr>
<tr>
<td>5.204</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C12[1][A]</td>
<td style=" font-weight:bold;">seconds_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>93</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.764</td>
<td>1.637</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C12[1][A]</td>
<td>seconds_5_s1/CLK</td>
</tr>
<tr>
<td>4.775</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R40C12[1][A]</td>
<td>seconds_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 65.631%; route: 1.637, 34.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.714%; route: 0.006, 1.389%; tC2Q: 0.202, 45.898%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 65.631%; route: 1.637, 34.369%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.430</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.205</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.775</td>
</tr>
<tr>
<td class="label">From</td>
<td>milliseconds_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>milliseconds_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>93</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.764</td>
<td>1.637</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C8[1][A]</td>
<td>milliseconds_2_s1/CLK</td>
</tr>
<tr>
<td>4.966</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R40C8[1][A]</td>
<td style=" font-weight:bold;">milliseconds_2_s1/Q</td>
</tr>
<tr>
<td>4.973</td>
<td>0.007</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C8[1][A]</td>
<td>n587_s2/I2</td>
</tr>
<tr>
<td>5.205</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R40C8[1][A]</td>
<td style=" background: #97FFFF;">n587_s2/F</td>
</tr>
<tr>
<td>5.205</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C8[1][A]</td>
<td style=" font-weight:bold;">milliseconds_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>93</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.764</td>
<td>1.637</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C8[1][A]</td>
<td>milliseconds_2_s1/CLK</td>
</tr>
<tr>
<td>4.775</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R40C8[1][A]</td>
<td>milliseconds_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 65.631%; route: 1.637, 34.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.568%; route: 0.007, 1.662%; tC2Q: 0.202, 45.770%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 65.631%; route: 1.637, 34.369%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.432</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.206</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.775</td>
</tr>
<tr>
<td class="label">From</td>
<td>milliseconds_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>milliseconds_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>93</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.764</td>
<td>1.637</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C9[1][A]</td>
<td>milliseconds_4_s1/CLK</td>
</tr>
<tr>
<td>4.966</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R40C9[1][A]</td>
<td style=" font-weight:bold;">milliseconds_4_s1/Q</td>
</tr>
<tr>
<td>4.974</td>
<td>0.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C9[1][A]</td>
<td>n585_s2/I0</td>
</tr>
<tr>
<td>5.206</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R40C9[1][A]</td>
<td style=" background: #97FFFF;">n585_s2/F</td>
</tr>
<tr>
<td>5.206</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C9[1][A]</td>
<td style=" font-weight:bold;">milliseconds_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>93</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.764</td>
<td>1.637</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C9[1][A]</td>
<td>milliseconds_4_s1/CLK</td>
</tr>
<tr>
<td>4.775</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R40C9[1][A]</td>
<td>milliseconds_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 65.631%; route: 1.637, 34.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.423%; route: 0.009, 1.933%; tC2Q: 0.202, 45.644%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 65.631%; route: 1.637, 34.369%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.433</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.207</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.775</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_tm1638/cur_state_1_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_tm1638/cur_state_1_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>93</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.764</td>
<td>1.637</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C13[0][A]</td>
<td>u_tm1638/cur_state_1_s3/CLK</td>
</tr>
<tr>
<td>4.966</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>19</td>
<td>R48C13[0][A]</td>
<td style=" font-weight:bold;">u_tm1638/cur_state_1_s3/Q</td>
</tr>
<tr>
<td>4.975</td>
<td>0.010</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C13[0][A]</td>
<td>u_tm1638/next_state_1_s12/I1</td>
</tr>
<tr>
<td>5.207</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R48C13[0][A]</td>
<td style=" background: #97FFFF;">u_tm1638/next_state_1_s12/F</td>
</tr>
<tr>
<td>5.207</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C13[0][A]</td>
<td style=" font-weight:bold;">u_tm1638/cur_state_1_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>93</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.764</td>
<td>1.637</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C13[0][A]</td>
<td>u_tm1638/cur_state_1_s3/CLK</td>
</tr>
<tr>
<td>4.775</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R48C13[0][A]</td>
<td>u_tm1638/cur_state_1_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 65.631%; route: 1.637, 34.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.278%; route: 0.010, 2.203%; tC2Q: 0.202, 45.518%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 65.631%; route: 1.637, 34.369%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.123</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.123</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>instruction_step_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.644</td>
<td>2.414</td>
<td>tNET</td>
<td>RR</td>
<td>instruction_step_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>8.767</td>
<td>1.627</td>
<td>tNET</td>
<td>FF</td>
<td>instruction_step_4_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.123</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.123</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>instruction_step_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.644</td>
<td>2.414</td>
<td>tNET</td>
<td>RR</td>
<td>instruction_step_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>8.767</td>
<td>1.627</td>
<td>tNET</td>
<td>FF</td>
<td>instruction_step_3_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.123</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.123</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>instruction_step_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.644</td>
<td>2.414</td>
<td>tNET</td>
<td>RR</td>
<td>instruction_step_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>8.767</td>
<td>1.627</td>
<td>tNET</td>
<td>FF</td>
<td>instruction_step_1_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.123</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.123</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>counter_22_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.644</td>
<td>2.414</td>
<td>tNET</td>
<td>RR</td>
<td>counter_22_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>8.767</td>
<td>1.627</td>
<td>tNET</td>
<td>FF</td>
<td>counter_22_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.123</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.123</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>counter_14_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.644</td>
<td>2.414</td>
<td>tNET</td>
<td>RR</td>
<td>counter_14_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>8.767</td>
<td>1.627</td>
<td>tNET</td>
<td>FF</td>
<td>counter_14_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.123</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.123</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>keys_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.644</td>
<td>2.414</td>
<td>tNET</td>
<td>RR</td>
<td>keys_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>8.767</td>
<td>1.627</td>
<td>tNET</td>
<td>FF</td>
<td>keys_2_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.123</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.123</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>minutes_3_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.644</td>
<td>2.414</td>
<td>tNET</td>
<td>RR</td>
<td>minutes_3_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>8.767</td>
<td>1.627</td>
<td>tNET</td>
<td>FF</td>
<td>minutes_3_s1/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.123</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.123</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>minutes_4_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.644</td>
<td>2.414</td>
<td>tNET</td>
<td>RR</td>
<td>minutes_4_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>8.767</td>
<td>1.627</td>
<td>tNET</td>
<td>FF</td>
<td>minutes_4_s1/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.123</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.123</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>keys_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.644</td>
<td>2.414</td>
<td>tNET</td>
<td>RR</td>
<td>keys_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>8.767</td>
<td>1.627</td>
<td>tNET</td>
<td>FF</td>
<td>keys_3_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.123</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.123</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>minutes_5_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.644</td>
<td>2.414</td>
<td>tNET</td>
<td>RR</td>
<td>minutes_5_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>8.767</td>
<td>1.627</td>
<td>tNET</td>
<td>FF</td>
<td>minutes_5_s1/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>93</td>
<td>clk_d</td>
<td>0.009</td>
<td>2.423</td>
</tr>
<tr>
<td>62</td>
<td>rst</td>
<td>7.674</td>
<td>1.418</td>
</tr>
<tr>
<td>44</td>
<td>instruction_step[1]</td>
<td>3.963</td>
<td>1.431</td>
</tr>
<tr>
<td>34</td>
<td>instruction_step[2]</td>
<td>3.866</td>
<td>1.178</td>
</tr>
<tr>
<td>24</td>
<td>instruction_step[3]</td>
<td>4.471</td>
<td>1.198</td>
</tr>
<tr>
<td>24</td>
<td>n1098_3</td>
<td>6.398</td>
<td>0.447</td>
</tr>
<tr>
<td>22</td>
<td>instruction_step[0]</td>
<td>4.952</td>
<td>0.955</td>
</tr>
<tr>
<td>19</td>
<td>milliseconds[7]</td>
<td>0.136</td>
<td>0.683</td>
</tr>
<tr>
<td>19</td>
<td>cur_state[1]</td>
<td>6.121</td>
<td>0.683</td>
</tr>
<tr>
<td>18</td>
<td>instruction_step[5]</td>
<td>5.604</td>
<td>0.721</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R44C9</td>
<td>84.72%</td>
</tr>
<tr>
<td>R44C11</td>
<td>81.94%</td>
</tr>
<tr>
<td>R44C10</td>
<td>80.56%</td>
</tr>
<tr>
<td>R45C10</td>
<td>80.56%</td>
</tr>
<tr>
<td>R39C8</td>
<td>77.78%</td>
</tr>
<tr>
<td>R36C12</td>
<td>75.00%</td>
</tr>
<tr>
<td>R48C9</td>
<td>68.06%</td>
</tr>
<tr>
<td>R36C10</td>
<td>66.67%</td>
</tr>
<tr>
<td>R39C9</td>
<td>66.67%</td>
</tr>
<tr>
<td>R40C10</td>
<td>65.28%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
