```verilog
assign out = ~(a | b);
endmodule
```