

Microchip MPLAB XC8 Assembler V3.00 build 20241204225717 
                                                                                               Wed May  7 17:23:59 2025

Microchip MPLAB XC8 C Compiler v3.00 (Free license) build 20241204225717 Og1 
     1                           	processor	16F873
     2                           	pagewidth 120
     3                           	opt	flic
     4                           	psect	cinit,global,class=CODE,space=0,merge=1,delta=2
     5                           	psect	cstackBANK0,global,class=BANK0,space=1,delta=1,noexec
     6                           	psect	maintext,global,class=CODE,space=0,split=1,delta=2
     7                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=2,noexec
     8                           	dabs	1,0x7E,2
     9     0000                     
    10                           ; Generated 05/12/2024 GMT
    11                           ; 
    12                           ; Copyright Â© 2024, Microchip Technology Inc. and its subsidiaries ("Microchip")
    13                           ; All rights reserved.
    14                           ; 
    15                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    16                           ; 
    17                           ; Redistribution and use in source and binary forms, with or without modification, are
    18                           ; permitted provided that the following conditions are met:
    19                           ; 
    20                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    21                           ;        conditions and the following disclaimer.
    22                           ; 
    23                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    24                           ;        of conditions and the following disclaimer in the documentation and/or other
    25                           ;        materials provided with the distribution. Publication is not required when
    26                           ;        this file is used in an embedded application.
    27                           ; 
    28                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    29                           ;        software without specific prior written permission.
    30                           ; 
    31                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    32                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    33                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    34                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    35                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    36                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    37                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    38                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    39                           ; 
    40                           ; 
    41                           ; Code-generator required, PIC16F873 Definitions
    42                           ; 
    43                           ; SFR Addresses
    44     0004                     fsr             equ	4
    45     0004                     fsr0            equ	4
    46     0000                     indf            equ	0
    47     0000                     indf0           equ	0
    48     0002                     pc              equ	2
    49     0002                     pcl             equ	2
    50     000A                     pclath          equ	10
    51     0003                     status          equ	3
    52     0000                     INDF            equ	0	;# 
    53     0001                     TMR0            equ	1	;# 
    54     0002                     PCL             equ	2	;# 
    55     0003                     STATUS          equ	3	;# 
    56     0004                     FSR             equ	4	;# 
    57     0005                     PORTA           equ	5	;# 
    58     0006                     PORTB           equ	6	;# 
    59     0007                     PORTC           equ	7	;# 
    60     000A                     PCLATH          equ	10	;# 
    61     000B                     INTCON          equ	11	;# 
    62     000C                     PIR1            equ	12	;# 
    63     000D                     PIR2            equ	13	;# 
    64     000E                     TMR1            equ	14	;# 
    65     000E                     TMR1L           equ	14	;# 
    66     000F                     TMR1H           equ	15	;# 
    67     0010                     T1CON           equ	16	;# 
    68     0011                     TMR2            equ	17	;# 
    69     0012                     T2CON           equ	18	;# 
    70     0013                     SSPBUF          equ	19	;# 
    71     0014                     SSPCON          equ	20	;# 
    72     0015                     CCPR1           equ	21	;# 
    73     0015                     CCPR1L          equ	21	;# 
    74     0016                     CCPR1H          equ	22	;# 
    75     0017                     CCP1CON         equ	23	;# 
    76     0018                     RCSTA           equ	24	;# 
    77     0019                     TXREG           equ	25	;# 
    78     001A                     RCREG           equ	26	;# 
    79     001B                     CCPR2           equ	27	;# 
    80     001B                     CCPR2L          equ	27	;# 
    81     001C                     CCPR2H          equ	28	;# 
    82     001D                     CCP2CON         equ	29	;# 
    83     001E                     ADRESH          equ	30	;# 
    84     001F                     ADCON0          equ	31	;# 
    85     0081                     OPTION_REG      equ	129	;# 
    86     0085                     TRISA           equ	133	;# 
    87     0086                     TRISB           equ	134	;# 
    88     0087                     TRISC           equ	135	;# 
    89     008C                     PIE1            equ	140	;# 
    90     008D                     PIE2            equ	141	;# 
    91     008E                     PCON            equ	142	;# 
    92     0091                     SSPCON2         equ	145	;# 
    93     0092                     PR2             equ	146	;# 
    94     0093                     SSPADD          equ	147	;# 
    95     0094                     SSPSTAT         equ	148	;# 
    96     0098                     TXSTA           equ	152	;# 
    97     0099                     SPBRG           equ	153	;# 
    98     009E                     ADRESL          equ	158	;# 
    99     009F                     ADCON1          equ	159	;# 
   100     010C                     EEDATA          equ	268	;# 
   101     010D                     EEADR           equ	269	;# 
   102     010E                     EEDATH          equ	270	;# 
   103     010F                     EEADRH          equ	271	;# 
   104     018C                     EECON1          equ	396	;# 
   105     018D                     EECON2          equ	397	;# 
   106     0000                     INDF            equ	0	;# 
   107     0001                     TMR0            equ	1	;# 
   108     0002                     PCL             equ	2	;# 
   109     0003                     STATUS          equ	3	;# 
   110     0004                     FSR             equ	4	;# 
   111     0005                     PORTA           equ	5	;# 
   112     0006                     PORTB           equ	6	;# 
   113     0007                     PORTC           equ	7	;# 
   114     000A                     PCLATH          equ	10	;# 
   115     000B                     INTCON          equ	11	;# 
   116     000C                     PIR1            equ	12	;# 
   117     000D                     PIR2            equ	13	;# 
   118     000E                     TMR1            equ	14	;# 
   119     000E                     TMR1L           equ	14	;# 
   120     000F                     TMR1H           equ	15	;# 
   121     0010                     T1CON           equ	16	;# 
   122     0011                     TMR2            equ	17	;# 
   123     0012                     T2CON           equ	18	;# 
   124     0013                     SSPBUF          equ	19	;# 
   125     0014                     SSPCON          equ	20	;# 
   126     0015                     CCPR1           equ	21	;# 
   127     0015                     CCPR1L          equ	21	;# 
   128     0016                     CCPR1H          equ	22	;# 
   129     0017                     CCP1CON         equ	23	;# 
   130     0018                     RCSTA           equ	24	;# 
   131     0019                     TXREG           equ	25	;# 
   132     001A                     RCREG           equ	26	;# 
   133     001B                     CCPR2           equ	27	;# 
   134     001B                     CCPR2L          equ	27	;# 
   135     001C                     CCPR2H          equ	28	;# 
   136     001D                     CCP2CON         equ	29	;# 
   137     001E                     ADRESH          equ	30	;# 
   138     001F                     ADCON0          equ	31	;# 
   139     0081                     OPTION_REG      equ	129	;# 
   140     0085                     TRISA           equ	133	;# 
   141     0086                     TRISB           equ	134	;# 
   142     0087                     TRISC           equ	135	;# 
   143     008C                     PIE1            equ	140	;# 
   144     008D                     PIE2            equ	141	;# 
   145     008E                     PCON            equ	142	;# 
   146     0091                     SSPCON2         equ	145	;# 
   147     0092                     PR2             equ	146	;# 
   148     0093                     SSPADD          equ	147	;# 
   149     0094                     SSPSTAT         equ	148	;# 
   150     0098                     TXSTA           equ	152	;# 
   151     0099                     SPBRG           equ	153	;# 
   152     009E                     ADRESL          equ	158	;# 
   153     009F                     ADCON1          equ	159	;# 
   154     010C                     EEDATA          equ	268	;# 
   155     010D                     EEADR           equ	269	;# 
   156     010E                     EEDATH          equ	270	;# 
   157     010F                     EEADRH          equ	271	;# 
   158     018C                     EECON1          equ	396	;# 
   159     018D                     EECON2          equ	397	;# 
   160     0005                     _PORTA          set	5
   161     0085                     _TRISA          set	133
   162                           
   163                           	psect	cinit
   164     07FD                     start_initialization:	
   165                           ; #config settings
   166                           
   167     07FD                     __initialization:
   168     07FD                     end_of_initialization:	
   169                           ;End of C runtime variable initialization code
   170                           
   171     07FD                     __end_of__initialization:
   172     07FD  0183               	clrf	3
   173     07FE  118A  2FE3         	ljmp	_main	;jump to C main() function
   174                           
   175                           	psect	cstackBANK0
   176     0020                     __pcstackBANK0:
   177     0020                     ?_main:
   178     0020                     ??_main:	
   179                           ; 1 bytes @ 0x0
   180                           
   181                           
   182                           ; 1 bytes @ 0x0
   183     0020                     	ds	3
   184                           
   185                           	psect	maintext
   186     07E3                     __pmaintext:	
   187 ;;
   188 ;;Main: autosize = 0, tempsize = 3, incstack = 0, save=0
   189 ;;
   190 ;; *************** function _main *****************
   191 ;; Defined at:
   192 ;;		line 112 in file "main.c"
   193 ;; Parameters:    Size  Location     Type
   194 ;;		None
   195 ;; Auto vars:     Size  Location     Type
   196 ;;		None
   197 ;; Return value:  Size  Location     Type
   198 ;;                  1    wreg      void 
   199 ;; Registers used:
   200 ;;		wreg, status,2, status,0
   201 ;; Tracked objects:
   202 ;;		On entry : B00/0
   203 ;;		On exit  : 0/0
   204 ;;		Unchanged: 0/0
   205 ;; Data sizes:     COMMON   BANK0   BANK1
   206 ;;      Params:         0       0       0
   207 ;;      Locals:         0       0       0
   208 ;;      Temps:          0       3       0
   209 ;;      Totals:         0       3       0
   210 ;;Total ram usage:        3 bytes
   211 ;; This function calls:
   212 ;;		Nothing
   213 ;; This function is called by:
   214 ;;		Startup code after reset
   215 ;; This function uses a non-reentrant model
   216 ;;
   217                           
   218     07E3                     _main:	
   219                           ;psect for function _main
   220                           
   221     07E3                     l568:	
   222                           ;incstack = 0
   223                           ; Regs used in _main: [wreg+status,2+status,0]
   224                           
   225     07E3                     l572:	
   226                           ;main.c: 113:  if( 0 == 1 ) { *(&TRISA + (23 >> 3)) |= (0x01 << (23 - ((23 >> 3) << 3)))
      +                          ; } else { *(&TRISA + (23 >> 3)) &= ~(0x01 << (23 - ((23 >> 3) << 3))); };;
   227                           
   228     07E3  307F               	movlw	127
   229     07E4  1683               	bsf	3,5	;RP0=1, select bank1
   230     07E5  1303               	bcf	3,6	;RP1=0, select bank1
   231     07E6  0587               	andwf	7,f	;volatile
   232     07E7                     l13:	
   233                           ;main.c: 114:  while( 1 ) {
   234                           
   235                           
   236                           ;main.c: 115:   *(&PORTA + (23 >> 3)) ^= 0x01 << (23 - ((23 >> 3) << 3));
   237     07E7  3080               	movlw	128
   238     07E8  1283               	bcf	3,5	;RP0=0, select bank0
   239     07E9  1303               	bcf	3,6	;RP1=0, select bank0
   240     07EA  0687               	xorwf	7,f	;volatile
   241     07EB                     l574:
   242                           
   243                           ;main.c: 116:   _delay((unsigned long)((100)*(20000000/4000.0)));
   244     07EB  3003               	movlw	3
   245     07EC  1283               	bcf	3,5	;RP0=0, select bank0
   246     07ED  1303               	bcf	3,6	;RP1=0, select bank0
   247     07EE  00A2               	movwf	??_main+2
   248     07EF  308A               	movlw	138
   249     07F0  00A1               	movwf	??_main+1
   250     07F1  3055               	movlw	85
   251     07F2  00A0               	movwf	??_main
   252     07F3                     u17:
   253     07F3  0BA0               	decfsz	??_main,f
   254     07F4  2FF3               	goto	u17
   255     07F5  0BA1               	decfsz	??_main+1,f
   256     07F6  2FF3               	goto	u17
   257     07F7  0BA2               	decfsz	??_main+2,f
   258     07F8  2FF3               	goto	u17
   259     07F9  0000               	nop
   260     07FA  2FE7               	goto	l13
   261     07FB  118A  2800         	ljmp	start
   262     07FD                     __end_of_main:
   263     0001                     ___latbits      equ	1
   264     007E                     btemp           set	126	;btemp
   265     007E                     wtemp0          set	126
   266                           
   267                           	psect	config
   268                           
   269                           ;Config register CONFIG @ 0x2007
   270                           ;	Oscillator Selection bits
   271                           ;	FOSC = HS, HS oscillator
   272                           ;	Watchdog Timer Enable bit
   273                           ;	WDTE = OFF, WDT disabled
   274                           ;	Power-up Timer Enable bit
   275                           ;	PWRTE = ON, PWRT enabled
   276                           ;	FLASH Program Memory Code Protection bits
   277                           ;	CP = OFF, Code protection off
   278                           ;	Brown-out Reset Enable bit
   279                           ;	BOREN = OFF, BOR disabled
   280                           ;	Low Voltage In-Circuit Serial Programming Enable bit
   281                           ;	LVP = OFF, RB3 is digital I/O, HV on MCLR must be used for programming
   282                           ;	Data EE Memory Code Protection
   283                           ;	CPD = OFF, Code Protection off
   284                           ;	FLASH Program Memory Write Enable
   285                           ;	WRT = OFF, Unprotected program memory may not be written to by EECON control
   286                           ;	In-Circuit Debugger Mode bit
   287                           ;	DEBUG = 0x1, unprogrammed default
   288     2007                     	org	8199
   289     2007  3D32               	dw	15666

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMMON            0      0       0
    BANK0            94      3       3
    BANK1            94      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMMON

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 3     3      0       0
                                              0 BANK0      3     3      0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

Address spaces:
Name               Size   Autos  Total    Usage
BITCOMMON            0      0       0      0.0%
BITBANK0            94      0       0      0.0%
BITBANK1            94      0       0      0.0%
COMMON               0      0       0      0.0%
BANK0               94      3       3      3.2%
BANK1               94      0       0      0.0%
STACK                0      0       0      0.0%
DATA                 0      0       3      0.0%


Microchip Technology PIC Macro Assembler V3.00 build 20241204225717 
Symbol Table                                                                                   Wed May  7 17:23:59 2025

                     l13 07E7                       u17 07F3                      l572 07E3  
                    l574 07EB                      l568 07E3                     _main 07E3  
                   btemp 007E                     start 0000                    ?_main 0020  
                  _PORTA 0005                    _TRISA 0085                    status 0003  
                  wtemp0 007E          __initialization 07FD             __end_of_main 07FD  
                 ??_main 0020  __end_of__initialization 07FD               __pmaintext 07E3  
   end_of_initialization 07FD      start_initialization 07FD                ___latbits 0001  
          __pcstackBANK0 0020  
