/* Generated by Yosys 0.60+39 (git sha1 49feaa114, g++ 15.2.1 -fPIC -O3) */

module Normalizer_Z_28_28_28_Freq400_uid8(clk, X, Count, R);
  input clk;
  wire clk;
  input [27:0] X;
  wire [27:0] X;
  output [4:0] Count;
  wire [4:0] Count;
  output [27:0] R;
  wire [27:0] R;
  wire _00_;
  wire _01_;
  wire _02_;
  wire [27:0] _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire [27:0] _07_;
  wire _08_;
  wire _09_;
  wire _10_;
  wire _11_;
  wire [27:0] _12_;
  reg _13_;
  reg _14_;
  reg [27:0] _15_;
  reg _16_;
  reg _17_;
  reg [27:0] _18_;
  wire _19_;
  wire [27:0] _20_;
  wire _21_;
  wire _22_;
  wire _23_;
  wire [27:0] _24_;
  wire _25_;
  wire count0;
  wire count1;
  wire count2;
  wire count2_d1;
  wire count3;
  wire count3_d1;
  wire count4;
  wire count4_d1;
  wire count4_d2;
  wire [27:0] level0;
  wire [27:0] level1;
  wire [27:0] level2;
  wire [27:0] level2_d1;
  wire [27:0] level3;
  wire [27:0] level4;
  wire [27:0] level4_d1;
  wire [27:0] level5;
  wire [4:0] scount;
  assign _00_ = level5[27:12] == 16'h0000;
  assign _11_ = _00_ ? 1'h1 : 1'h0;
  assign _19_ = ~ count4;
  assign _20_ = _19_ ? level5 : { level5[11:0], 16'h0000 };
  assign _21_ = level4_d1[27:20] == 8'h00;
  assign _22_ = _21_ ? 1'h1 : 1'h0;
  assign _23_ = ~ count3;
  assign _24_ = _23_ ? level4_d1 : { level4_d1[19:0], 8'h00 };
  assign _25_ = level3[27:24] == 4'h0;
  assign _01_ = _25_ ? 1'h1 : 1'h0;
  assign _02_ = ~ count2;
  assign _03_ = _02_ ? level3 : { level3[23:0], 4'h0 };
  assign _04_ = level2_d1[27:26] == 2'h0;
  assign _05_ = _04_ ? 1'h1 : 1'h0;
  assign _06_ = ~ count1;
  assign _07_ = _06_ ? level2_d1 : { level2_d1[25:0], 2'h0 };
  assign _08_ = level1[27] == 1'h0;
  assign _09_ = _08_ ? 1'h1 : 1'h0;
  assign _10_ = ~ count0;
  assign _12_ = _10_ ? level1 : { level1[26:0], 1'h0 };
  always @(posedge clk)
    _13_ <= count4;
  always @(posedge clk)
    _14_ <= count4_d1;
  always @(posedge clk)
    _15_ <= level4;
  always @(posedge clk)
    _16_ <= count3;
  always @(posedge clk)
    _17_ <= count2;
  always @(posedge clk)
    _18_ <= level2;
  assign level5 = X;
  assign count4 = _11_;
  assign count4_d1 = _13_;
  assign count4_d2 = _14_;
  assign level4 = _20_;
  assign level4_d1 = _15_;
  assign count3 = _22_;
  assign count3_d1 = _16_;
  assign level3 = _24_;
  assign count2 = _01_;
  assign count2_d1 = _17_;
  assign level2 = _03_;
  assign level2_d1 = _18_;
  assign count1 = _05_;
  assign level1 = _07_;
  assign count0 = _09_;
  assign level0 = _12_;
  assign scount = { count4_d2, count3_d1, count2_d1, count1, count0 };
  assign Count = scount;
  assign R = level0;
endmodule
