read_verilog ../top.v
proc
iopadmap -widthparam wp -nameparam np -bits -inpad IBUF O:I -outpad OBUF I:O -inoutpad IOBUFE O:IO -toutpad OBUFT OE:I:O -tinoutpad IOBUF OE:O:I:IO
iopadmap -widthparam wp -nameparam np -bits -inpad IBUF O:I -outpad OBUF I:O -inoutpad IOBUFE O:IO -toutpad OBUFT OE:I:O -tinoutpad IOBUF OE:O:I:IO
select -assert-any t:IOBUF
