
---------- Begin Simulation Statistics ----------
final_tick                                57596388500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 437239                       # Simulator instruction rate (inst/s)
host_mem_usage                                 672632                       # Number of bytes of host memory used
host_op_rate                                   478476                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   228.71                       # Real time elapsed on the host
host_tick_rate                              251833666                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     109431277                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.057596                       # Number of seconds simulated
sim_ticks                                 57596388500                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     109431277                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.151928                       # CPI: cycles per instruction
system.cpu.discardedOps                        376452                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                         4904623                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.868110                       # IPC: instructions per cycle
system.cpu.numCycles                        115192777                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                72955010     66.67%     66.67% # Class of committed instruction
system.cpu.op_class_0::IntMult                 568364      0.52%     67.19% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                 241336      0.22%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                 154628      0.14%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                 120668      0.11%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                 44543      0.04%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           166417      0.15%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::MemRead               20645992     18.87%     86.72% # Class of committed instruction
system.cpu.op_class_0::MemWrite              14534319     13.28%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                109431277                       # Class of committed instruction
system.cpu.tickCycles                       110288154                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    87                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        37105                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         83095                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           17                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            4                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        47303                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          701                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        97173                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            705                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                20360185                       # Number of BP lookups
system.cpu.branchPred.condPredicted          16297425                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             53390                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              8737452                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 8736068                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.984160                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 1050575                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                324                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          433999                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             300034                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           133965                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         1044                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     35619439                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         35619439                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     35622775                       # number of overall hits
system.cpu.dcache.overall_hits::total        35622775                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        66716                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          66716                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        66741                       # number of overall misses
system.cpu.dcache.overall_misses::total         66741                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   5210918000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   5210918000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   5210918000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   5210918000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     35686155                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     35686155                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     35689516                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     35689516                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001870                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001870                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001870                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001870                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 78105.971581                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 78105.971581                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 78076.714463                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 78076.714463                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        46452                       # number of writebacks
system.cpu.dcache.writebacks::total             46452                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        17389                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        17389                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        17389                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        17389                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        49327                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        49327                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        49347                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        49347                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4062211000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4062211000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4063694000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4063694000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001382                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001382                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001383                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001383                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 82352.687169                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 82352.687169                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 82349.362677                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 82349.362677                       # average overall mshr miss latency
system.cpu.dcache.replacements                  47299                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     21420499                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        21420499                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        11388                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         11388                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    695991000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    695991000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     21431887                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     21431887                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000531                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000531                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 61116.174921                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 61116.174921                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          871                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          871                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        10517                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10517                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    663427000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    663427000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000491                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000491                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 63081.392032                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 63081.392032                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14198940                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14198940                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        55328                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        55328                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   4514927000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   4514927000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     14254268                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     14254268                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003882                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003882                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 81602.931608                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 81602.931608                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        16518                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        16518                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        38810                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        38810                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   3398784000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3398784000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002723                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002723                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 87574.954909                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 87574.954909                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         3336                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          3336                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           25                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           25                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         3361                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3361                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.007438                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.007438                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           20                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           20                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      1483000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      1483000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.005951                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.005951                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        74150                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        74150                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        89080                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        89080                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        89080                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        89080                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data        89080                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        89080                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        89080                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        89080                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  57596388500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          2035.024750                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            35850282                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             49347                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            726.493647                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  2035.024750                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.993664                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.993664                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           35                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          581                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3         1259                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          170                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         286990755                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        286990755                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57596388500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  57596388500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  57596388500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            49238625                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           17106516                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions           9764004                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     28361626                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         28361626                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     28361626                       # number of overall hits
system.cpu.icache.overall_hits::total        28361626                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          527                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            527                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          527                       # number of overall misses
system.cpu.icache.overall_misses::total           527                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     41158500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     41158500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     41158500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     41158500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     28362153                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     28362153                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     28362153                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     28362153                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000019                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000019                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000019                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000019                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 78099.620493                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 78099.620493                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 78099.620493                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 78099.620493                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          527                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          527                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          527                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          527                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     40631500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     40631500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     40631500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     40631500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000019                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000019                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000019                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000019                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 77099.620493                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 77099.620493                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 77099.620493                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 77099.620493                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     28361626                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        28361626                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          527                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           527                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     41158500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     41158500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     28362153                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     28362153                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000019                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000019                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 78099.620493                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 78099.620493                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          527                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          527                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     40631500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     40631500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000019                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000019                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 77099.620493                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 77099.620493                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  57596388500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           525.758551                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            28362153                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               527                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          53818.127135                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   525.758551                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.256718                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.256718                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          527                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          527                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.257324                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         226897751                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        226897751                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57596388500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  57596388500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  57596388500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  57596388500                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000001                       # Number of Instructions committed
system.cpu.thread_0.numOps                  109431277                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                    5                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 3873                       # number of demand (read+write) hits
system.l2.demand_hits::total                     3878                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                   5                       # number of overall hits
system.l2.overall_hits::.cpu.data                3873                       # number of overall hits
system.l2.overall_hits::total                    3878                       # number of overall hits
system.l2.demand_misses::.cpu.inst                522                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              45474                       # number of demand (read+write) misses
system.l2.demand_misses::total                  45996                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               522                       # number of overall misses
system.l2.overall_misses::.cpu.data             45474                       # number of overall misses
system.l2.overall_misses::total                 45996                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     39783000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   3948991500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3988774500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     39783000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   3948991500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3988774500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              527                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            49347                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                49874                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             527                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           49347                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               49874                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.990512                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.921515                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.922244                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.990512                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.921515                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.922244                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 76212.643678                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 86840.645204                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 86720.030003                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 76212.643678                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 86840.645204                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 86720.030003                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               37036                       # number of writebacks
system.l2.writebacks::total                     37036                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   6                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  6                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           521                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         45469                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             45990                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          521                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        45469                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            45990                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     34508500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   3493976000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3528484500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     34508500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   3493976000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3528484500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.988615                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.921414                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.922124                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.988615                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.921414                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.922124                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 66235.124760                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 76843.035915                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 76722.863666                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 66235.124760                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 76843.035915                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 76722.863666                       # average overall mshr miss latency
system.l2.replacements                          37803                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        46452                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            46452                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        46452                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        46452                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            7                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             7                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_misses::.cpu.data           38810                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               38810                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   3340568000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3340568000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         38810                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             38810                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 86074.929142                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 86074.929142                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        38810                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          38810                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   2952468000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2952468000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 76074.929142                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 76074.929142                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst              5                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  5                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          522                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              522                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     39783000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     39783000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          527                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            527                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.990512                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.990512                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 76212.643678                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 76212.643678                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          521                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          521                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     34508500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     34508500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.988615                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.988615                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 66235.124760                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 66235.124760                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          3873                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              3873                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         6664                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            6664                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    608423500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    608423500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        10537                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         10537                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.632438                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.632438                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 91300.045018                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 91300.045018                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         6659                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         6659                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    541508000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    541508000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.631964                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.631964                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 81319.717675                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 81319.717675                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  57596388500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8002.008731                       # Cycle average of tags in use
system.l2.tags.total_refs                       97143                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     45995                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.112034                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       1.447801                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        26.783015                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7973.777915                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000177                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.003269                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.973362                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.976808                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           35                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          560                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         4704                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         2890                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1600491                       # Number of tag accesses
system.l2.tags.data_accesses                  1600491                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57596388500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     37036.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       521.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     45441.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000478191750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2073                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2073                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              143237                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              34940                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       45990                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      37036                       # Number of write requests accepted
system.mem_ctrls.readBursts                     45990                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    37036                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     28                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.31                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 45990                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                37036                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   43743                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2212                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1835                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1840                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2071                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2075                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2074                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2076                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2079                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2078                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2098                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2081                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2084                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2086                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2092                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2073                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2073                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2073                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         2073                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      22.164978                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.015346                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    189.133507                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511          2072     99.95%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-8703            1      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2073                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2073                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.851905                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.836878                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.715768                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              234     11.29%     11.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                5      0.24%     11.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1668     80.46%     91.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              166      8.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2073                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    1792                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 2943360                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2370304                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     51.10                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     41.15                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   57594087000                       # Total gap between requests
system.mem_ctrls.avgGap                     693687.36                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        33344                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      2908224                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      2368448                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 578925.187297116732                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 50493165.903969831765                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 41121467.190603457391                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          521                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        45469                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        37036                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     13183750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   1624969750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 1284328835750                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     25304.70                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     35737.97                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  34677849.55                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        33344                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      2910016                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       2943360                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        33344                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        33344                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      2370304                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      2370304                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          521                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        45469                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          45990                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        37036                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         37036                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       578925                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     50524279                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         51103204                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       578925                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       578925                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     41153691                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        41153691                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     41153691                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       578925                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     50524279                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        92256896                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                45962                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               37007                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         2934                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         2819                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         2868                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         2946                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         2869                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         2715                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         2842                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         2942                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         2841                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         2862                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         2951                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         2883                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         2866                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         2898                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         2870                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         2856                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         2314                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         2223                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         2295                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         2267                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         2276                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         2271                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         2393                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         2417                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         2334                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         2305                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         2390                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         2317                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         2298                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         2318                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         2277                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         2312                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               776366000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             229810000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1638153500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                16891.48                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           35641.48                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               29122                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              24408                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            63.36                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           65.96                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        29439                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   180.373518                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   127.856756                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   186.819794                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        13716     46.59%     46.59% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        10174     34.56%     81.15% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         2177      7.39%     88.55% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1107      3.76%     92.31% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          795      2.70%     95.01% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          519      1.76%     96.77% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          347      1.18%     97.95% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          318      1.08%     99.03% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          286      0.97%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        29439                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               2941568                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            2368448                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               51.072091                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               41.121467                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.72                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.40                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.32                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               64.52                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  57596388500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       106107540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        56397495                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      163755900                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      96340320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 4546492080.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  15880867470                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   8743651200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   29593612005                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   513.810202                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  22588604000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   1923220000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  33084564500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       104086920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        55323510                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      164412780                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      96836220                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 4546492080.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  16159566120                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   8508957600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   29635675230                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   514.540512                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  21976303500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   1923220000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  33696865000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  57596388500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               7180                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        37036                       # Transaction distribution
system.membus.trans_dist::CleanEvict               69                       # Transaction distribution
system.membus.trans_dist::ReadExReq             38810                       # Transaction distribution
system.membus.trans_dist::ReadExResp            38810                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          7180                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       129085                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 129085                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      5313664                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 5313664                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             45990                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   45990    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               45990                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  57596388500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy           243608500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy          245553250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             11064                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        83488                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1614                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            38810                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           38810                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           527                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        10537                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1054                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       145993                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                147047                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        33728                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      6131136                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                6164864                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           37803                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2370304                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            87677                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.008326                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.091368                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  86951     99.17%     99.17% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    722      0.82%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      4      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              87677                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  57596388500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy           95038500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            790999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          74022995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
