 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 100
Design : fpMultiplier
Version: G-2012.06-SP2
Date   : Fri Dec 29 00:45:10 2017
****************************************

Operating Conditions: worst_low   Library: NangateOpenCellLibrary_ss0p95vn40c
Wire Load Model Mode: top

  Startpoint: regB_reg[27]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: overflow_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpMultiplier       5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  regB_reg[27]/CK (DFF_X1)                                0.00       0.00 r
  regB_reg[27]/Q (DFF_X1)                                 0.08       0.08 f
  U375/ZN (NOR4_X1)                                       0.07       0.16 r
  U540/ZN (NAND2_X1)                                      0.04       0.20 f
  mult_21/B[23] (fpMultiplier_DW02_mult_0)                0.00       0.20 f
  mult_21/U227/ZN (INV_X1)                                0.03       0.23 r
  mult_21/U4/Z (BUF_X1)                                   0.07       0.30 r
  mult_21/U787/ZN (NOR2_X1)                               0.05       0.35 f
  mult_21/U47/Z (XOR2_X1)                                 0.08       0.42 f
  mult_21/S2_2_21/CO (FA_X1)                              0.08       0.51 f
  mult_21/S2_3_21/S (FA_X1)                               0.13       0.63 r
  mult_21/S2_4_20/S (FA_X1)                               0.10       0.74 f
  mult_21/S2_5_19/S (FA_X1)                               0.12       0.86 r
  mult_21/S2_6_18/S (FA_X1)                               0.10       0.96 f
  mult_21/S2_7_17/S (FA_X1)                               0.12       1.08 r
  mult_21/S2_8_16/S (FA_X1)                               0.10       1.18 f
  mult_21/S2_9_15/S (FA_X1)                               0.12       1.30 r
  mult_21/S2_10_14/S (FA_X1)                              0.10       1.40 f
  mult_21/S2_11_13/S (FA_X1)                              0.12       1.52 r
  mult_21/S2_12_12/S (FA_X1)                              0.10       1.62 f
  mult_21/S2_13_11/S (FA_X1)                              0.12       1.74 r
  mult_21/S2_14_10/S (FA_X1)                              0.10       1.84 f
  mult_21/S2_15_9/CO (FA_X1)                              0.08       1.92 f
  mult_21/S2_16_9/S (FA_X1)                               0.13       2.05 r
  mult_21/S2_17_8/S (FA_X1)                               0.10       2.16 f
  mult_21/S2_18_7/S (FA_X1)                               0.12       2.28 r
  mult_21/S2_19_6/S (FA_X1)                               0.10       2.38 f
  mult_21/S2_20_5/S (FA_X1)                               0.12       2.50 r
  mult_21/S2_21_4/S (FA_X1)                               0.10       2.60 f
  mult_21/S2_22_3/S (FA_X1)                               0.12       2.72 r
  mult_21/S4_2/S (FA_X1)                                  0.11       2.82 f
  mult_21/U91/Z (XOR2_X1)                                 0.07       2.90 f
  mult_21/FS_1/A[23] (fpMultiplier_DW01_add_2)            0.00       2.90 f
  mult_21/FS_1/U136/ZN (NAND2_X1)                         0.03       2.93 r
  mult_21/FS_1/U30/ZN (INV_X1)                            0.03       2.95 f
  mult_21/FS_1/U128/ZN (AOI21_X1)                         0.05       3.00 r
  mult_21/FS_1/U126/ZN (OAI21_X1)                         0.04       3.05 f
  mult_21/FS_1/U118/ZN (AOI21_X1)                         0.05       3.09 r
  mult_21/FS_1/U116/ZN (OAI21_X1)                         0.04       3.14 f
  mult_21/FS_1/U108/ZN (AOI21_X1)                         0.05       3.19 r
  mult_21/FS_1/U106/ZN (OAI21_X1)                         0.04       3.23 f
  mult_21/FS_1/U98/ZN (AOI21_X1)                          0.05       3.28 r
  mult_21/FS_1/U96/ZN (OAI21_X1)                          0.04       3.33 f
  mult_21/FS_1/U88/ZN (AOI21_X1)                          0.05       3.38 r
  mult_21/FS_1/U86/ZN (OAI21_X1)                          0.04       3.42 f
  mult_21/FS_1/U78/ZN (AOI21_X1)                          0.05       3.47 r
  mult_21/FS_1/U76/ZN (OAI21_X1)                          0.04       3.52 f
  mult_21/FS_1/U68/ZN (AOI21_X1)                          0.05       3.57 r
  mult_21/FS_1/U66/ZN (OAI21_X1)                          0.04       3.61 f
  mult_21/FS_1/U58/ZN (AOI21_X1)                          0.05       3.66 r
  mult_21/FS_1/U56/ZN (OAI21_X1)                          0.04       3.71 f
  mult_21/FS_1/U48/ZN (AOI21_X1)                          0.05       3.76 r
  mult_21/FS_1/U46/ZN (OAI21_X1)                          0.04       3.80 f
  mult_21/FS_1/U38/ZN (AOI21_X1)                          0.05       3.85 r
  mult_21/FS_1/U36/ZN (OAI21_X1)                          0.04       3.90 f
  mult_21/FS_1/U31/ZN (AOI21_X1)                          0.05       3.94 r
  mult_21/FS_1/U29/ZN (INV_X1)                            0.03       3.97 f
  mult_21/FS_1/U27/ZN (NAND2_X1)                          0.03       4.00 r
  mult_21/FS_1/U25/ZN (NAND2_X1)                          0.04       4.03 f
  mult_21/FS_1/SUM[45] (fpMultiplier_DW01_add_2)          0.00       4.03 f
  mult_21/PRODUCT[47] (fpMultiplier_DW02_mult_0)          0.00       4.03 f
  U541/ZN (INV_X1)                                        0.04       4.07 r
  U332/ZN (AND2_X1)                                       0.04       4.12 r
  add_0_root_sub_1_root_add_24_2/U1_1/CO (FA_X1)          0.07       4.19 r
  U333/ZN (AND2_X1)                                       0.05       4.23 r
  U334/ZN (AND2_X1)                                       0.05       4.28 r
  U335/ZN (AND2_X1)                                       0.05       4.33 r
  U336/ZN (AND2_X1)                                       0.05       4.37 r
  U337/ZN (AND2_X1)                                       0.05       4.42 r
  U330/ZN (INV_X1)                                        0.02       4.44 f
  U301/ZN (NAND2_X1)                                      0.03       4.47 r
  U300/Z (XOR2_X1)                                        0.06       4.53 r
  U542/ZN (OAI22_X1)                                      0.04       4.56 f
  overflow_reg/D (DFF_X1)                                 0.01       4.57 f
  data arrival time                                                  4.57

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  overflow_reg/CK (DFF_X1)                                0.00       5.00 r
  library setup time                                     -0.04       4.96
  data required time                                                 4.96
  --------------------------------------------------------------------------
  data required time                                                 4.96
  data arrival time                                                 -4.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.39


  Startpoint: regB_reg[27]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: result_reg[30]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpMultiplier       5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  regB_reg[27]/CK (DFF_X1)                                0.00       0.00 r
  regB_reg[27]/Q (DFF_X1)                                 0.08       0.08 f
  U375/ZN (NOR4_X1)                                       0.07       0.16 r
  U540/ZN (NAND2_X1)                                      0.04       0.20 f
  mult_21/B[23] (fpMultiplier_DW02_mult_0)                0.00       0.20 f
  mult_21/U227/ZN (INV_X1)                                0.03       0.23 r
  mult_21/U4/Z (BUF_X1)                                   0.07       0.30 r
  mult_21/U787/ZN (NOR2_X1)                               0.05       0.35 f
  mult_21/U47/Z (XOR2_X1)                                 0.08       0.42 f
  mult_21/S2_2_21/CO (FA_X1)                              0.08       0.51 f
  mult_21/S2_3_21/S (FA_X1)                               0.13       0.63 r
  mult_21/S2_4_20/S (FA_X1)                               0.10       0.74 f
  mult_21/S2_5_19/S (FA_X1)                               0.12       0.86 r
  mult_21/S2_6_18/S (FA_X1)                               0.10       0.96 f
  mult_21/S2_7_17/S (FA_X1)                               0.12       1.08 r
  mult_21/S2_8_16/S (FA_X1)                               0.10       1.18 f
  mult_21/S2_9_15/S (FA_X1)                               0.12       1.30 r
  mult_21/S2_10_14/S (FA_X1)                              0.10       1.40 f
  mult_21/S2_11_13/S (FA_X1)                              0.12       1.52 r
  mult_21/S2_12_12/S (FA_X1)                              0.10       1.62 f
  mult_21/S2_13_11/S (FA_X1)                              0.12       1.74 r
  mult_21/S2_14_10/S (FA_X1)                              0.10       1.84 f
  mult_21/S2_15_9/CO (FA_X1)                              0.08       1.92 f
  mult_21/S2_16_9/S (FA_X1)                               0.13       2.05 r
  mult_21/S2_17_8/S (FA_X1)                               0.10       2.16 f
  mult_21/S2_18_7/S (FA_X1)                               0.12       2.28 r
  mult_21/S2_19_6/S (FA_X1)                               0.10       2.38 f
  mult_21/S2_20_5/S (FA_X1)                               0.12       2.50 r
  mult_21/S2_21_4/S (FA_X1)                               0.10       2.60 f
  mult_21/S2_22_3/S (FA_X1)                               0.12       2.72 r
  mult_21/S4_2/S (FA_X1)                                  0.11       2.82 f
  mult_21/U91/Z (XOR2_X1)                                 0.07       2.90 f
  mult_21/FS_1/A[23] (fpMultiplier_DW01_add_2)            0.00       2.90 f
  mult_21/FS_1/U136/ZN (NAND2_X1)                         0.03       2.93 r
  mult_21/FS_1/U30/ZN (INV_X1)                            0.03       2.95 f
  mult_21/FS_1/U128/ZN (AOI21_X1)                         0.05       3.00 r
  mult_21/FS_1/U126/ZN (OAI21_X1)                         0.04       3.05 f
  mult_21/FS_1/U118/ZN (AOI21_X1)                         0.05       3.09 r
  mult_21/FS_1/U116/ZN (OAI21_X1)                         0.04       3.14 f
  mult_21/FS_1/U108/ZN (AOI21_X1)                         0.05       3.19 r
  mult_21/FS_1/U106/ZN (OAI21_X1)                         0.04       3.23 f
  mult_21/FS_1/U98/ZN (AOI21_X1)                          0.05       3.28 r
  mult_21/FS_1/U96/ZN (OAI21_X1)                          0.04       3.33 f
  mult_21/FS_1/U88/ZN (AOI21_X1)                          0.05       3.38 r
  mult_21/FS_1/U86/ZN (OAI21_X1)                          0.04       3.42 f
  mult_21/FS_1/U78/ZN (AOI21_X1)                          0.05       3.47 r
  mult_21/FS_1/U76/ZN (OAI21_X1)                          0.04       3.52 f
  mult_21/FS_1/U68/ZN (AOI21_X1)                          0.05       3.57 r
  mult_21/FS_1/U66/ZN (OAI21_X1)                          0.04       3.61 f
  mult_21/FS_1/U58/ZN (AOI21_X1)                          0.05       3.66 r
  mult_21/FS_1/U56/ZN (OAI21_X1)                          0.04       3.71 f
  mult_21/FS_1/U48/ZN (AOI21_X1)                          0.05       3.76 r
  mult_21/FS_1/U46/ZN (OAI21_X1)                          0.04       3.80 f
  mult_21/FS_1/U38/ZN (AOI21_X1)                          0.05       3.85 r
  mult_21/FS_1/U36/ZN (OAI21_X1)                          0.04       3.90 f
  mult_21/FS_1/U31/ZN (AOI21_X1)                          0.05       3.94 r
  mult_21/FS_1/U29/ZN (INV_X1)                            0.03       3.97 f
  mult_21/FS_1/U27/ZN (NAND2_X1)                          0.03       4.00 r
  mult_21/FS_1/U25/ZN (NAND2_X1)                          0.04       4.03 f
  mult_21/FS_1/SUM[45] (fpMultiplier_DW01_add_2)          0.00       4.03 f
  mult_21/PRODUCT[47] (fpMultiplier_DW02_mult_0)          0.00       4.03 f
  U541/ZN (INV_X1)                                        0.04       4.07 r
  U332/ZN (AND2_X1)                                       0.04       4.12 r
  add_0_root_sub_1_root_add_24_2/U1_1/CO (FA_X1)          0.07       4.19 r
  U333/ZN (AND2_X1)                                       0.05       4.23 r
  U334/ZN (AND2_X1)                                       0.05       4.28 r
  U335/ZN (AND2_X1)                                       0.05       4.33 r
  U336/ZN (AND2_X1)                                       0.05       4.37 r
  U337/ZN (AND2_X1)                                       0.05       4.42 r
  U302/Z (XOR2_X1)                                        0.06       4.48 r
  U342/ZN (OAI22_X1)                                      0.04       4.52 f
  result_reg[30]/D (DFF_X1)                               0.01       4.52 f
  data arrival time                                                  4.52

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  result_reg[30]/CK (DFF_X1)                              0.00       5.00 r
  library setup time                                     -0.03       4.97
  data required time                                                 4.97
  --------------------------------------------------------------------------
  data required time                                                 4.97
  data arrival time                                                 -4.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: regB_reg[27]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: result_reg[29]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpMultiplier       5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  regB_reg[27]/CK (DFF_X1)                                0.00       0.00 r
  regB_reg[27]/Q (DFF_X1)                                 0.08       0.08 f
  U375/ZN (NOR4_X1)                                       0.07       0.16 r
  U540/ZN (NAND2_X1)                                      0.04       0.20 f
  mult_21/B[23] (fpMultiplier_DW02_mult_0)                0.00       0.20 f
  mult_21/U227/ZN (INV_X1)                                0.03       0.23 r
  mult_21/U4/Z (BUF_X1)                                   0.07       0.30 r
  mult_21/U787/ZN (NOR2_X1)                               0.05       0.35 f
  mult_21/U47/Z (XOR2_X1)                                 0.08       0.42 f
  mult_21/S2_2_21/CO (FA_X1)                              0.08       0.51 f
  mult_21/S2_3_21/S (FA_X1)                               0.13       0.63 r
  mult_21/S2_4_20/S (FA_X1)                               0.10       0.74 f
  mult_21/S2_5_19/S (FA_X1)                               0.12       0.86 r
  mult_21/S2_6_18/S (FA_X1)                               0.10       0.96 f
  mult_21/S2_7_17/S (FA_X1)                               0.12       1.08 r
  mult_21/S2_8_16/S (FA_X1)                               0.10       1.18 f
  mult_21/S2_9_15/S (FA_X1)                               0.12       1.30 r
  mult_21/S2_10_14/S (FA_X1)                              0.10       1.40 f
  mult_21/S2_11_13/S (FA_X1)                              0.12       1.52 r
  mult_21/S2_12_12/S (FA_X1)                              0.10       1.62 f
  mult_21/S2_13_11/S (FA_X1)                              0.12       1.74 r
  mult_21/S2_14_10/S (FA_X1)                              0.10       1.84 f
  mult_21/S2_15_9/CO (FA_X1)                              0.08       1.92 f
  mult_21/S2_16_9/S (FA_X1)                               0.13       2.05 r
  mult_21/S2_17_8/S (FA_X1)                               0.10       2.16 f
  mult_21/S2_18_7/S (FA_X1)                               0.12       2.28 r
  mult_21/S2_19_6/S (FA_X1)                               0.10       2.38 f
  mult_21/S2_20_5/S (FA_X1)                               0.12       2.50 r
  mult_21/S2_21_4/S (FA_X1)                               0.10       2.60 f
  mult_21/S2_22_3/S (FA_X1)                               0.12       2.72 r
  mult_21/S4_2/S (FA_X1)                                  0.11       2.82 f
  mult_21/U91/Z (XOR2_X1)                                 0.07       2.90 f
  mult_21/FS_1/A[23] (fpMultiplier_DW01_add_2)            0.00       2.90 f
  mult_21/FS_1/U136/ZN (NAND2_X1)                         0.03       2.93 r
  mult_21/FS_1/U30/ZN (INV_X1)                            0.03       2.95 f
  mult_21/FS_1/U128/ZN (AOI21_X1)                         0.05       3.00 r
  mult_21/FS_1/U126/ZN (OAI21_X1)                         0.04       3.05 f
  mult_21/FS_1/U118/ZN (AOI21_X1)                         0.05       3.09 r
  mult_21/FS_1/U116/ZN (OAI21_X1)                         0.04       3.14 f
  mult_21/FS_1/U108/ZN (AOI21_X1)                         0.05       3.19 r
  mult_21/FS_1/U106/ZN (OAI21_X1)                         0.04       3.23 f
  mult_21/FS_1/U98/ZN (AOI21_X1)                          0.05       3.28 r
  mult_21/FS_1/U96/ZN (OAI21_X1)                          0.04       3.33 f
  mult_21/FS_1/U88/ZN (AOI21_X1)                          0.05       3.38 r
  mult_21/FS_1/U86/ZN (OAI21_X1)                          0.04       3.42 f
  mult_21/FS_1/U78/ZN (AOI21_X1)                          0.05       3.47 r
  mult_21/FS_1/U76/ZN (OAI21_X1)                          0.04       3.52 f
  mult_21/FS_1/U68/ZN (AOI21_X1)                          0.05       3.57 r
  mult_21/FS_1/U66/ZN (OAI21_X1)                          0.04       3.61 f
  mult_21/FS_1/U58/ZN (AOI21_X1)                          0.05       3.66 r
  mult_21/FS_1/U56/ZN (OAI21_X1)                          0.04       3.71 f
  mult_21/FS_1/U48/ZN (AOI21_X1)                          0.05       3.76 r
  mult_21/FS_1/U46/ZN (OAI21_X1)                          0.04       3.80 f
  mult_21/FS_1/U38/ZN (AOI21_X1)                          0.05       3.85 r
  mult_21/FS_1/U36/ZN (OAI21_X1)                          0.04       3.90 f
  mult_21/FS_1/U31/ZN (AOI21_X1)                          0.05       3.94 r
  mult_21/FS_1/U29/ZN (INV_X1)                            0.03       3.97 f
  mult_21/FS_1/U27/ZN (NAND2_X1)                          0.03       4.00 r
  mult_21/FS_1/U25/ZN (NAND2_X1)                          0.04       4.03 f
  mult_21/FS_1/SUM[45] (fpMultiplier_DW01_add_2)          0.00       4.03 f
  mult_21/PRODUCT[47] (fpMultiplier_DW02_mult_0)          0.00       4.03 f
  U541/ZN (INV_X1)                                        0.04       4.07 r
  U332/ZN (AND2_X1)                                       0.04       4.12 r
  add_0_root_sub_1_root_add_24_2/U1_1/CO (FA_X1)          0.07       4.19 r
  U333/ZN (AND2_X1)                                       0.05       4.23 r
  U334/ZN (AND2_X1)                                       0.05       4.28 r
  U335/ZN (AND2_X1)                                       0.05       4.33 r
  U336/ZN (AND2_X1)                                       0.05       4.37 r
  U294/ZN (XNOR2_X1)                                      0.06       4.43 r
  U341/ZN (OAI22_X1)                                      0.04       4.47 f
  result_reg[29]/D (DFF_X1)                               0.01       4.47 f
  data arrival time                                                  4.47

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  result_reg[29]/CK (DFF_X1)                              0.00       5.00 r
  library setup time                                     -0.03       4.97
  data required time                                                 4.97
  --------------------------------------------------------------------------
  data required time                                                 4.97
  data arrival time                                                 -4.47
  --------------------------------------------------------------------------
  slack (MET)                                                        0.49


  Startpoint: regB_reg[27]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: result_reg[28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpMultiplier       5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  regB_reg[27]/CK (DFF_X1)                                0.00       0.00 r
  regB_reg[27]/Q (DFF_X1)                                 0.08       0.08 f
  U375/ZN (NOR4_X1)                                       0.07       0.16 r
  U540/ZN (NAND2_X1)                                      0.04       0.20 f
  mult_21/B[23] (fpMultiplier_DW02_mult_0)                0.00       0.20 f
  mult_21/U227/ZN (INV_X1)                                0.03       0.23 r
  mult_21/U4/Z (BUF_X1)                                   0.07       0.30 r
  mult_21/U787/ZN (NOR2_X1)                               0.05       0.35 f
  mult_21/U47/Z (XOR2_X1)                                 0.08       0.42 f
  mult_21/S2_2_21/CO (FA_X1)                              0.08       0.51 f
  mult_21/S2_3_21/S (FA_X1)                               0.13       0.63 r
  mult_21/S2_4_20/S (FA_X1)                               0.10       0.74 f
  mult_21/S2_5_19/S (FA_X1)                               0.12       0.86 r
  mult_21/S2_6_18/S (FA_X1)                               0.10       0.96 f
  mult_21/S2_7_17/S (FA_X1)                               0.12       1.08 r
  mult_21/S2_8_16/S (FA_X1)                               0.10       1.18 f
  mult_21/S2_9_15/S (FA_X1)                               0.12       1.30 r
  mult_21/S2_10_14/S (FA_X1)                              0.10       1.40 f
  mult_21/S2_11_13/S (FA_X1)                              0.12       1.52 r
  mult_21/S2_12_12/S (FA_X1)                              0.10       1.62 f
  mult_21/S2_13_11/S (FA_X1)                              0.12       1.74 r
  mult_21/S2_14_10/S (FA_X1)                              0.10       1.84 f
  mult_21/S2_15_9/CO (FA_X1)                              0.08       1.92 f
  mult_21/S2_16_9/S (FA_X1)                               0.13       2.05 r
  mult_21/S2_17_8/S (FA_X1)                               0.10       2.16 f
  mult_21/S2_18_7/S (FA_X1)                               0.12       2.28 r
  mult_21/S2_19_6/S (FA_X1)                               0.10       2.38 f
  mult_21/S2_20_5/S (FA_X1)                               0.12       2.50 r
  mult_21/S2_21_4/S (FA_X1)                               0.10       2.60 f
  mult_21/S2_22_3/S (FA_X1)                               0.12       2.72 r
  mult_21/S4_2/S (FA_X1)                                  0.11       2.82 f
  mult_21/U91/Z (XOR2_X1)                                 0.07       2.90 f
  mult_21/FS_1/A[23] (fpMultiplier_DW01_add_2)            0.00       2.90 f
  mult_21/FS_1/U136/ZN (NAND2_X1)                         0.03       2.93 r
  mult_21/FS_1/U30/ZN (INV_X1)                            0.03       2.95 f
  mult_21/FS_1/U128/ZN (AOI21_X1)                         0.05       3.00 r
  mult_21/FS_1/U126/ZN (OAI21_X1)                         0.04       3.05 f
  mult_21/FS_1/U118/ZN (AOI21_X1)                         0.05       3.09 r
  mult_21/FS_1/U116/ZN (OAI21_X1)                         0.04       3.14 f
  mult_21/FS_1/U108/ZN (AOI21_X1)                         0.05       3.19 r
  mult_21/FS_1/U106/ZN (OAI21_X1)                         0.04       3.23 f
  mult_21/FS_1/U98/ZN (AOI21_X1)                          0.05       3.28 r
  mult_21/FS_1/U96/ZN (OAI21_X1)                          0.04       3.33 f
  mult_21/FS_1/U88/ZN (AOI21_X1)                          0.05       3.38 r
  mult_21/FS_1/U86/ZN (OAI21_X1)                          0.04       3.42 f
  mult_21/FS_1/U78/ZN (AOI21_X1)                          0.05       3.47 r
  mult_21/FS_1/U76/ZN (OAI21_X1)                          0.04       3.52 f
  mult_21/FS_1/U68/ZN (AOI21_X1)                          0.05       3.57 r
  mult_21/FS_1/U66/ZN (OAI21_X1)                          0.04       3.61 f
  mult_21/FS_1/U58/ZN (AOI21_X1)                          0.05       3.66 r
  mult_21/FS_1/U56/ZN (OAI21_X1)                          0.04       3.71 f
  mult_21/FS_1/U48/ZN (AOI21_X1)                          0.05       3.76 r
  mult_21/FS_1/U46/ZN (OAI21_X1)                          0.04       3.80 f
  mult_21/FS_1/U38/ZN (AOI21_X1)                          0.05       3.85 r
  mult_21/FS_1/U36/ZN (OAI21_X1)                          0.04       3.90 f
  mult_21/FS_1/U31/ZN (AOI21_X1)                          0.05       3.94 r
  mult_21/FS_1/U29/ZN (INV_X1)                            0.03       3.97 f
  mult_21/FS_1/U27/ZN (NAND2_X1)                          0.03       4.00 r
  mult_21/FS_1/U25/ZN (NAND2_X1)                          0.04       4.03 f
  mult_21/FS_1/SUM[45] (fpMultiplier_DW01_add_2)          0.00       4.03 f
  mult_21/PRODUCT[47] (fpMultiplier_DW02_mult_0)          0.00       4.03 f
  U541/ZN (INV_X1)                                        0.04       4.07 r
  U332/ZN (AND2_X1)                                       0.04       4.12 r
  add_0_root_sub_1_root_add_24_2/U1_1/CO (FA_X1)          0.07       4.19 r
  U333/ZN (AND2_X1)                                       0.05       4.23 r
  U334/ZN (AND2_X1)                                       0.05       4.28 r
  U335/ZN (AND2_X1)                                       0.05       4.33 r
  U298/ZN (XNOR2_X1)                                      0.06       4.38 r
  U349/ZN (OAI22_X1)                                      0.04       4.42 f
  result_reg[28]/D (DFF_X1)                               0.01       4.43 f
  data arrival time                                                  4.43

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  result_reg[28]/CK (DFF_X1)                              0.00       5.00 r
  library setup time                                     -0.04       4.96
  data required time                                                 4.96
  --------------------------------------------------------------------------
  data required time                                                 4.96
  data arrival time                                                 -4.43
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: regB_reg[27]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: result_reg[27]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpMultiplier       5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  regB_reg[27]/CK (DFF_X1)                                0.00       0.00 r
  regB_reg[27]/Q (DFF_X1)                                 0.08       0.08 f
  U375/ZN (NOR4_X1)                                       0.07       0.16 r
  U540/ZN (NAND2_X1)                                      0.04       0.20 f
  mult_21/B[23] (fpMultiplier_DW02_mult_0)                0.00       0.20 f
  mult_21/U227/ZN (INV_X1)                                0.03       0.23 r
  mult_21/U4/Z (BUF_X1)                                   0.07       0.30 r
  mult_21/U787/ZN (NOR2_X1)                               0.05       0.35 f
  mult_21/U47/Z (XOR2_X1)                                 0.08       0.42 f
  mult_21/S2_2_21/CO (FA_X1)                              0.08       0.51 f
  mult_21/S2_3_21/S (FA_X1)                               0.13       0.63 r
  mult_21/S2_4_20/S (FA_X1)                               0.10       0.74 f
  mult_21/S2_5_19/S (FA_X1)                               0.12       0.86 r
  mult_21/S2_6_18/S (FA_X1)                               0.10       0.96 f
  mult_21/S2_7_17/S (FA_X1)                               0.12       1.08 r
  mult_21/S2_8_16/S (FA_X1)                               0.10       1.18 f
  mult_21/S2_9_15/S (FA_X1)                               0.12       1.30 r
  mult_21/S2_10_14/S (FA_X1)                              0.10       1.40 f
  mult_21/S2_11_13/S (FA_X1)                              0.12       1.52 r
  mult_21/S2_12_12/S (FA_X1)                              0.10       1.62 f
  mult_21/S2_13_11/S (FA_X1)                              0.12       1.74 r
  mult_21/S2_14_10/S (FA_X1)                              0.10       1.84 f
  mult_21/S2_15_9/CO (FA_X1)                              0.08       1.92 f
  mult_21/S2_16_9/S (FA_X1)                               0.13       2.05 r
  mult_21/S2_17_8/S (FA_X1)                               0.10       2.16 f
  mult_21/S2_18_7/S (FA_X1)                               0.12       2.28 r
  mult_21/S2_19_6/S (FA_X1)                               0.10       2.38 f
  mult_21/S2_20_5/S (FA_X1)                               0.12       2.50 r
  mult_21/S2_21_4/S (FA_X1)                               0.10       2.60 f
  mult_21/S2_22_3/S (FA_X1)                               0.12       2.72 r
  mult_21/S4_2/S (FA_X1)                                  0.11       2.82 f
  mult_21/U91/Z (XOR2_X1)                                 0.07       2.90 f
  mult_21/FS_1/A[23] (fpMultiplier_DW01_add_2)            0.00       2.90 f
  mult_21/FS_1/U136/ZN (NAND2_X1)                         0.03       2.93 r
  mult_21/FS_1/U30/ZN (INV_X1)                            0.03       2.95 f
  mult_21/FS_1/U128/ZN (AOI21_X1)                         0.05       3.00 r
  mult_21/FS_1/U126/ZN (OAI21_X1)                         0.04       3.05 f
  mult_21/FS_1/U118/ZN (AOI21_X1)                         0.05       3.09 r
  mult_21/FS_1/U116/ZN (OAI21_X1)                         0.04       3.14 f
  mult_21/FS_1/U108/ZN (AOI21_X1)                         0.05       3.19 r
  mult_21/FS_1/U106/ZN (OAI21_X1)                         0.04       3.23 f
  mult_21/FS_1/U98/ZN (AOI21_X1)                          0.05       3.28 r
  mult_21/FS_1/U96/ZN (OAI21_X1)                          0.04       3.33 f
  mult_21/FS_1/U88/ZN (AOI21_X1)                          0.05       3.38 r
  mult_21/FS_1/U86/ZN (OAI21_X1)                          0.04       3.42 f
  mult_21/FS_1/U78/ZN (AOI21_X1)                          0.05       3.47 r
  mult_21/FS_1/U76/ZN (OAI21_X1)                          0.04       3.52 f
  mult_21/FS_1/U68/ZN (AOI21_X1)                          0.05       3.57 r
  mult_21/FS_1/U66/ZN (OAI21_X1)                          0.04       3.61 f
  mult_21/FS_1/U58/ZN (AOI21_X1)                          0.05       3.66 r
  mult_21/FS_1/U56/ZN (OAI21_X1)                          0.04       3.71 f
  mult_21/FS_1/U48/ZN (AOI21_X1)                          0.05       3.76 r
  mult_21/FS_1/U46/ZN (OAI21_X1)                          0.04       3.80 f
  mult_21/FS_1/U38/ZN (AOI21_X1)                          0.05       3.85 r
  mult_21/FS_1/U36/ZN (OAI21_X1)                          0.04       3.90 f
  mult_21/FS_1/U31/ZN (AOI21_X1)                          0.05       3.94 r
  mult_21/FS_1/U29/ZN (INV_X1)                            0.03       3.97 f
  mult_21/FS_1/U27/ZN (NAND2_X1)                          0.03       4.00 r
  mult_21/FS_1/U25/ZN (NAND2_X1)                          0.04       4.03 f
  mult_21/FS_1/SUM[45] (fpMultiplier_DW01_add_2)          0.00       4.03 f
  mult_21/PRODUCT[47] (fpMultiplier_DW02_mult_0)          0.00       4.03 f
  U541/ZN (INV_X1)                                        0.04       4.07 r
  U332/ZN (AND2_X1)                                       0.04       4.12 r
  add_0_root_sub_1_root_add_24_2/U1_1/CO (FA_X1)          0.07       4.19 r
  U333/ZN (AND2_X1)                                       0.05       4.23 r
  U334/ZN (AND2_X1)                                       0.05       4.28 r
  U297/ZN (XNOR2_X1)                                      0.06       4.34 r
  U348/ZN (OAI22_X1)                                      0.04       4.37 f
  result_reg[27]/D (DFF_X1)                               0.01       4.38 f
  data arrival time                                                  4.38

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  result_reg[27]/CK (DFF_X1)                              0.00       5.00 r
  library setup time                                     -0.03       4.97
  data required time                                                 4.97
  --------------------------------------------------------------------------
  data required time                                                 4.97
  data arrival time                                                 -4.38
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: regB_reg[27]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: result_reg[26]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpMultiplier       5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  regB_reg[27]/CK (DFF_X1)                                0.00       0.00 r
  regB_reg[27]/Q (DFF_X1)                                 0.08       0.08 f
  U375/ZN (NOR4_X1)                                       0.07       0.16 r
  U540/ZN (NAND2_X1)                                      0.04       0.20 f
  mult_21/B[23] (fpMultiplier_DW02_mult_0)                0.00       0.20 f
  mult_21/U227/ZN (INV_X1)                                0.03       0.23 r
  mult_21/U4/Z (BUF_X1)                                   0.07       0.30 r
  mult_21/U787/ZN (NOR2_X1)                               0.05       0.35 f
  mult_21/U47/Z (XOR2_X1)                                 0.08       0.42 f
  mult_21/S2_2_21/CO (FA_X1)                              0.08       0.51 f
  mult_21/S2_3_21/S (FA_X1)                               0.13       0.63 r
  mult_21/S2_4_20/S (FA_X1)                               0.10       0.74 f
  mult_21/S2_5_19/S (FA_X1)                               0.12       0.86 r
  mult_21/S2_6_18/S (FA_X1)                               0.10       0.96 f
  mult_21/S2_7_17/S (FA_X1)                               0.12       1.08 r
  mult_21/S2_8_16/S (FA_X1)                               0.10       1.18 f
  mult_21/S2_9_15/S (FA_X1)                               0.12       1.30 r
  mult_21/S2_10_14/S (FA_X1)                              0.10       1.40 f
  mult_21/S2_11_13/S (FA_X1)                              0.12       1.52 r
  mult_21/S2_12_12/S (FA_X1)                              0.10       1.62 f
  mult_21/S2_13_11/S (FA_X1)                              0.12       1.74 r
  mult_21/S2_14_10/S (FA_X1)                              0.10       1.84 f
  mult_21/S2_15_9/CO (FA_X1)                              0.08       1.92 f
  mult_21/S2_16_9/S (FA_X1)                               0.13       2.05 r
  mult_21/S2_17_8/S (FA_X1)                               0.10       2.16 f
  mult_21/S2_18_7/S (FA_X1)                               0.12       2.28 r
  mult_21/S2_19_6/S (FA_X1)                               0.10       2.38 f
  mult_21/S2_20_5/S (FA_X1)                               0.12       2.50 r
  mult_21/S2_21_4/S (FA_X1)                               0.10       2.60 f
  mult_21/S2_22_3/S (FA_X1)                               0.12       2.72 r
  mult_21/S4_2/S (FA_X1)                                  0.11       2.82 f
  mult_21/U91/Z (XOR2_X1)                                 0.07       2.90 f
  mult_21/FS_1/A[23] (fpMultiplier_DW01_add_2)            0.00       2.90 f
  mult_21/FS_1/U136/ZN (NAND2_X1)                         0.03       2.93 r
  mult_21/FS_1/U30/ZN (INV_X1)                            0.03       2.95 f
  mult_21/FS_1/U128/ZN (AOI21_X1)                         0.05       3.00 r
  mult_21/FS_1/U126/ZN (OAI21_X1)                         0.04       3.05 f
  mult_21/FS_1/U118/ZN (AOI21_X1)                         0.05       3.09 r
  mult_21/FS_1/U116/ZN (OAI21_X1)                         0.04       3.14 f
  mult_21/FS_1/U108/ZN (AOI21_X1)                         0.05       3.19 r
  mult_21/FS_1/U106/ZN (OAI21_X1)                         0.04       3.23 f
  mult_21/FS_1/U98/ZN (AOI21_X1)                          0.05       3.28 r
  mult_21/FS_1/U96/ZN (OAI21_X1)                          0.04       3.33 f
  mult_21/FS_1/U88/ZN (AOI21_X1)                          0.05       3.38 r
  mult_21/FS_1/U86/ZN (OAI21_X1)                          0.04       3.42 f
  mult_21/FS_1/U78/ZN (AOI21_X1)                          0.05       3.47 r
  mult_21/FS_1/U76/ZN (OAI21_X1)                          0.04       3.52 f
  mult_21/FS_1/U68/ZN (AOI21_X1)                          0.05       3.57 r
  mult_21/FS_1/U66/ZN (OAI21_X1)                          0.04       3.61 f
  mult_21/FS_1/U58/ZN (AOI21_X1)                          0.05       3.66 r
  mult_21/FS_1/U56/ZN (OAI21_X1)                          0.04       3.71 f
  mult_21/FS_1/U48/ZN (AOI21_X1)                          0.05       3.76 r
  mult_21/FS_1/U46/ZN (OAI21_X1)                          0.04       3.80 f
  mult_21/FS_1/U38/ZN (AOI21_X1)                          0.05       3.85 r
  mult_21/FS_1/U36/ZN (OAI21_X1)                          0.04       3.90 f
  mult_21/FS_1/U31/ZN (AOI21_X1)                          0.05       3.94 r
  mult_21/FS_1/U29/ZN (INV_X1)                            0.03       3.97 f
  mult_21/FS_1/U27/ZN (NAND2_X1)                          0.03       4.00 r
  mult_21/FS_1/U25/ZN (NAND2_X1)                          0.04       4.03 f
  mult_21/FS_1/SUM[45] (fpMultiplier_DW01_add_2)          0.00       4.03 f
  mult_21/PRODUCT[47] (fpMultiplier_DW02_mult_0)          0.00       4.03 f
  U541/ZN (INV_X1)                                        0.04       4.07 r
  U332/ZN (AND2_X1)                                       0.04       4.12 r
  add_0_root_sub_1_root_add_24_2/U1_1/CO (FA_X1)          0.07       4.19 r
  U333/ZN (AND2_X1)                                       0.05       4.23 r
  U296/ZN (XNOR2_X1)                                      0.06       4.29 r
  U347/ZN (OAI22_X1)                                      0.04       4.33 f
  result_reg[26]/D (DFF_X1)                               0.01       4.33 f
  data arrival time                                                  4.33

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  result_reg[26]/CK (DFF_X1)                              0.00       5.00 r
  library setup time                                     -0.03       4.97
  data required time                                                 4.97
  --------------------------------------------------------------------------
  data required time                                                 4.97
  data arrival time                                                 -4.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.63


  Startpoint: regB_reg[27]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: result_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpMultiplier       5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  regB_reg[27]/CK (DFF_X1)                                0.00       0.00 r
  regB_reg[27]/Q (DFF_X1)                                 0.08       0.08 f
  U375/ZN (NOR4_X1)                                       0.07       0.16 r
  U540/ZN (NAND2_X1)                                      0.04       0.20 f
  mult_21/B[23] (fpMultiplier_DW02_mult_0)                0.00       0.20 f
  mult_21/U227/ZN (INV_X1)                                0.03       0.23 r
  mult_21/U4/Z (BUF_X1)                                   0.07       0.30 r
  mult_21/U787/ZN (NOR2_X1)                               0.05       0.35 f
  mult_21/U47/Z (XOR2_X1)                                 0.08       0.42 f
  mult_21/S2_2_21/CO (FA_X1)                              0.08       0.51 f
  mult_21/S2_3_21/S (FA_X1)                               0.13       0.63 r
  mult_21/S2_4_20/S (FA_X1)                               0.10       0.74 f
  mult_21/S2_5_19/S (FA_X1)                               0.12       0.86 r
  mult_21/S2_6_18/S (FA_X1)                               0.10       0.96 f
  mult_21/S2_7_17/S (FA_X1)                               0.12       1.08 r
  mult_21/S2_8_16/S (FA_X1)                               0.10       1.18 f
  mult_21/S2_9_15/S (FA_X1)                               0.12       1.30 r
  mult_21/S2_10_14/S (FA_X1)                              0.10       1.40 f
  mult_21/S2_11_13/S (FA_X1)                              0.12       1.52 r
  mult_21/S2_12_12/S (FA_X1)                              0.10       1.62 f
  mult_21/S2_13_11/S (FA_X1)                              0.12       1.74 r
  mult_21/S2_14_10/S (FA_X1)                              0.10       1.84 f
  mult_21/S2_15_9/CO (FA_X1)                              0.08       1.92 f
  mult_21/S2_16_9/S (FA_X1)                               0.13       2.05 r
  mult_21/S2_17_8/S (FA_X1)                               0.10       2.16 f
  mult_21/S2_18_7/S (FA_X1)                               0.12       2.28 r
  mult_21/S2_19_6/S (FA_X1)                               0.10       2.38 f
  mult_21/S2_20_5/S (FA_X1)                               0.12       2.50 r
  mult_21/S2_21_4/S (FA_X1)                               0.10       2.60 f
  mult_21/S2_22_3/S (FA_X1)                               0.12       2.72 r
  mult_21/S4_2/S (FA_X1)                                  0.11       2.82 f
  mult_21/U91/Z (XOR2_X1)                                 0.07       2.90 f
  mult_21/FS_1/A[23] (fpMultiplier_DW01_add_2)            0.00       2.90 f
  mult_21/FS_1/U136/ZN (NAND2_X1)                         0.03       2.93 r
  mult_21/FS_1/U30/ZN (INV_X1)                            0.03       2.95 f
  mult_21/FS_1/U128/ZN (AOI21_X1)                         0.05       3.00 r
  mult_21/FS_1/U126/ZN (OAI21_X1)                         0.04       3.05 f
  mult_21/FS_1/U118/ZN (AOI21_X1)                         0.05       3.09 r
  mult_21/FS_1/U116/ZN (OAI21_X1)                         0.04       3.14 f
  mult_21/FS_1/U108/ZN (AOI21_X1)                         0.05       3.19 r
  mult_21/FS_1/U106/ZN (OAI21_X1)                         0.04       3.23 f
  mult_21/FS_1/U98/ZN (AOI21_X1)                          0.05       3.28 r
  mult_21/FS_1/U96/ZN (OAI21_X1)                          0.04       3.33 f
  mult_21/FS_1/U88/ZN (AOI21_X1)                          0.05       3.38 r
  mult_21/FS_1/U86/ZN (OAI21_X1)                          0.04       3.42 f
  mult_21/FS_1/U78/ZN (AOI21_X1)                          0.05       3.47 r
  mult_21/FS_1/U76/ZN (OAI21_X1)                          0.04       3.52 f
  mult_21/FS_1/U68/ZN (AOI21_X1)                          0.05       3.57 r
  mult_21/FS_1/U66/ZN (OAI21_X1)                          0.04       3.61 f
  mult_21/FS_1/U58/ZN (AOI21_X1)                          0.05       3.66 r
  mult_21/FS_1/U56/ZN (OAI21_X1)                          0.04       3.71 f
  mult_21/FS_1/U48/ZN (AOI21_X1)                          0.05       3.76 r
  mult_21/FS_1/U46/ZN (OAI21_X1)                          0.04       3.80 f
  mult_21/FS_1/U38/ZN (AOI21_X1)                          0.05       3.85 r
  mult_21/FS_1/U36/ZN (OAI21_X1)                          0.04       3.90 f
  mult_21/FS_1/U31/ZN (AOI21_X1)                          0.05       3.94 r
  mult_21/FS_1/U29/ZN (INV_X1)                            0.03       3.97 f
  mult_21/FS_1/U27/ZN (NAND2_X1)                          0.03       4.00 r
  mult_21/FS_1/U25/ZN (NAND2_X1)                          0.04       4.03 f
  mult_21/FS_1/SUM[45] (fpMultiplier_DW01_add_2)          0.00       4.03 f
  mult_21/PRODUCT[47] (fpMultiplier_DW02_mult_0)          0.00       4.03 f
  U541/ZN (INV_X1)                                        0.04       4.07 r
  U331/ZN (NOR2_X1)                                       0.03       4.11 f
  U329/ZN (INV_X1)                                        0.11       4.22 r
  U350/ZN (OAI222_X1)                                     0.08       4.30 f
  result_reg[1]/D (DFF_X1)                                0.01       4.31 f
  data arrival time                                                  4.31

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  result_reg[1]/CK (DFF_X1)                               0.00       5.00 r
  library setup time                                     -0.04       4.96
  data required time                                                 4.96
  --------------------------------------------------------------------------
  data required time                                                 4.96
  data arrival time                                                 -4.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.65


  Startpoint: regB_reg[27]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: result_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpMultiplier       5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  regB_reg[27]/CK (DFF_X1)                                0.00       0.00 r
  regB_reg[27]/Q (DFF_X1)                                 0.08       0.08 f
  U375/ZN (NOR4_X1)                                       0.07       0.16 r
  U540/ZN (NAND2_X1)                                      0.04       0.20 f
  mult_21/B[23] (fpMultiplier_DW02_mult_0)                0.00       0.20 f
  mult_21/U227/ZN (INV_X1)                                0.03       0.23 r
  mult_21/U4/Z (BUF_X1)                                   0.07       0.30 r
  mult_21/U787/ZN (NOR2_X1)                               0.05       0.35 f
  mult_21/U47/Z (XOR2_X1)                                 0.08       0.42 f
  mult_21/S2_2_21/CO (FA_X1)                              0.08       0.51 f
  mult_21/S2_3_21/S (FA_X1)                               0.13       0.63 r
  mult_21/S2_4_20/S (FA_X1)                               0.10       0.74 f
  mult_21/S2_5_19/S (FA_X1)                               0.12       0.86 r
  mult_21/S2_6_18/S (FA_X1)                               0.10       0.96 f
  mult_21/S2_7_17/S (FA_X1)                               0.12       1.08 r
  mult_21/S2_8_16/S (FA_X1)                               0.10       1.18 f
  mult_21/S2_9_15/S (FA_X1)                               0.12       1.30 r
  mult_21/S2_10_14/S (FA_X1)                              0.10       1.40 f
  mult_21/S2_11_13/S (FA_X1)                              0.12       1.52 r
  mult_21/S2_12_12/S (FA_X1)                              0.10       1.62 f
  mult_21/S2_13_11/S (FA_X1)                              0.12       1.74 r
  mult_21/S2_14_10/S (FA_X1)                              0.10       1.84 f
  mult_21/S2_15_9/CO (FA_X1)                              0.08       1.92 f
  mult_21/S2_16_9/S (FA_X1)                               0.13       2.05 r
  mult_21/S2_17_8/S (FA_X1)                               0.10       2.16 f
  mult_21/S2_18_7/S (FA_X1)                               0.12       2.28 r
  mult_21/S2_19_6/S (FA_X1)                               0.10       2.38 f
  mult_21/S2_20_5/S (FA_X1)                               0.12       2.50 r
  mult_21/S2_21_4/S (FA_X1)                               0.10       2.60 f
  mult_21/S2_22_3/S (FA_X1)                               0.12       2.72 r
  mult_21/S4_2/S (FA_X1)                                  0.11       2.82 f
  mult_21/U91/Z (XOR2_X1)                                 0.07       2.90 f
  mult_21/FS_1/A[23] (fpMultiplier_DW01_add_2)            0.00       2.90 f
  mult_21/FS_1/U136/ZN (NAND2_X1)                         0.03       2.93 r
  mult_21/FS_1/U30/ZN (INV_X1)                            0.03       2.95 f
  mult_21/FS_1/U128/ZN (AOI21_X1)                         0.05       3.00 r
  mult_21/FS_1/U126/ZN (OAI21_X1)                         0.04       3.05 f
  mult_21/FS_1/U118/ZN (AOI21_X1)                         0.05       3.09 r
  mult_21/FS_1/U116/ZN (OAI21_X1)                         0.04       3.14 f
  mult_21/FS_1/U108/ZN (AOI21_X1)                         0.05       3.19 r
  mult_21/FS_1/U106/ZN (OAI21_X1)                         0.04       3.23 f
  mult_21/FS_1/U98/ZN (AOI21_X1)                          0.05       3.28 r
  mult_21/FS_1/U96/ZN (OAI21_X1)                          0.04       3.33 f
  mult_21/FS_1/U88/ZN (AOI21_X1)                          0.05       3.38 r
  mult_21/FS_1/U86/ZN (OAI21_X1)                          0.04       3.42 f
  mult_21/FS_1/U78/ZN (AOI21_X1)                          0.05       3.47 r
  mult_21/FS_1/U76/ZN (OAI21_X1)                          0.04       3.52 f
  mult_21/FS_1/U68/ZN (AOI21_X1)                          0.05       3.57 r
  mult_21/FS_1/U66/ZN (OAI21_X1)                          0.04       3.61 f
  mult_21/FS_1/U58/ZN (AOI21_X1)                          0.05       3.66 r
  mult_21/FS_1/U56/ZN (OAI21_X1)                          0.04       3.71 f
  mult_21/FS_1/U48/ZN (AOI21_X1)                          0.05       3.76 r
  mult_21/FS_1/U46/ZN (OAI21_X1)                          0.04       3.80 f
  mult_21/FS_1/U38/ZN (AOI21_X1)                          0.05       3.85 r
  mult_21/FS_1/U36/ZN (OAI21_X1)                          0.04       3.90 f
  mult_21/FS_1/U31/ZN (AOI21_X1)                          0.05       3.94 r
  mult_21/FS_1/U29/ZN (INV_X1)                            0.03       3.97 f
  mult_21/FS_1/U27/ZN (NAND2_X1)                          0.03       4.00 r
  mult_21/FS_1/U25/ZN (NAND2_X1)                          0.04       4.03 f
  mult_21/FS_1/SUM[45] (fpMultiplier_DW01_add_2)          0.00       4.03 f
  mult_21/PRODUCT[47] (fpMultiplier_DW02_mult_0)          0.00       4.03 f
  U541/ZN (INV_X1)                                        0.04       4.07 r
  U331/ZN (NOR2_X1)                                       0.03       4.11 f
  U329/ZN (INV_X1)                                        0.11       4.22 r
  U352/ZN (OAI222_X1)                                     0.08       4.30 f
  result_reg[2]/D (DFF_X1)                                0.01       4.31 f
  data arrival time                                                  4.31

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  result_reg[2]/CK (DFF_X1)                               0.00       5.00 r
  library setup time                                     -0.04       4.96
  data required time                                                 4.96
  --------------------------------------------------------------------------
  data required time                                                 4.96
  data arrival time                                                 -4.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.65


  Startpoint: regB_reg[27]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: result_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpMultiplier       5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  regB_reg[27]/CK (DFF_X1)                                0.00       0.00 r
  regB_reg[27]/Q (DFF_X1)                                 0.08       0.08 f
  U375/ZN (NOR4_X1)                                       0.07       0.16 r
  U540/ZN (NAND2_X1)                                      0.04       0.20 f
  mult_21/B[23] (fpMultiplier_DW02_mult_0)                0.00       0.20 f
  mult_21/U227/ZN (INV_X1)                                0.03       0.23 r
  mult_21/U4/Z (BUF_X1)                                   0.07       0.30 r
  mult_21/U787/ZN (NOR2_X1)                               0.05       0.35 f
  mult_21/U47/Z (XOR2_X1)                                 0.08       0.42 f
  mult_21/S2_2_21/CO (FA_X1)                              0.08       0.51 f
  mult_21/S2_3_21/S (FA_X1)                               0.13       0.63 r
  mult_21/S2_4_20/S (FA_X1)                               0.10       0.74 f
  mult_21/S2_5_19/S (FA_X1)                               0.12       0.86 r
  mult_21/S2_6_18/S (FA_X1)                               0.10       0.96 f
  mult_21/S2_7_17/S (FA_X1)                               0.12       1.08 r
  mult_21/S2_8_16/S (FA_X1)                               0.10       1.18 f
  mult_21/S2_9_15/S (FA_X1)                               0.12       1.30 r
  mult_21/S2_10_14/S (FA_X1)                              0.10       1.40 f
  mult_21/S2_11_13/S (FA_X1)                              0.12       1.52 r
  mult_21/S2_12_12/S (FA_X1)                              0.10       1.62 f
  mult_21/S2_13_11/S (FA_X1)                              0.12       1.74 r
  mult_21/S2_14_10/S (FA_X1)                              0.10       1.84 f
  mult_21/S2_15_9/CO (FA_X1)                              0.08       1.92 f
  mult_21/S2_16_9/S (FA_X1)                               0.13       2.05 r
  mult_21/S2_17_8/S (FA_X1)                               0.10       2.16 f
  mult_21/S2_18_7/S (FA_X1)                               0.12       2.28 r
  mult_21/S2_19_6/S (FA_X1)                               0.10       2.38 f
  mult_21/S2_20_5/S (FA_X1)                               0.12       2.50 r
  mult_21/S2_21_4/S (FA_X1)                               0.10       2.60 f
  mult_21/S2_22_3/S (FA_X1)                               0.12       2.72 r
  mult_21/S4_2/S (FA_X1)                                  0.11       2.82 f
  mult_21/U91/Z (XOR2_X1)                                 0.07       2.90 f
  mult_21/FS_1/A[23] (fpMultiplier_DW01_add_2)            0.00       2.90 f
  mult_21/FS_1/U136/ZN (NAND2_X1)                         0.03       2.93 r
  mult_21/FS_1/U30/ZN (INV_X1)                            0.03       2.95 f
  mult_21/FS_1/U128/ZN (AOI21_X1)                         0.05       3.00 r
  mult_21/FS_1/U126/ZN (OAI21_X1)                         0.04       3.05 f
  mult_21/FS_1/U118/ZN (AOI21_X1)                         0.05       3.09 r
  mult_21/FS_1/U116/ZN (OAI21_X1)                         0.04       3.14 f
  mult_21/FS_1/U108/ZN (AOI21_X1)                         0.05       3.19 r
  mult_21/FS_1/U106/ZN (OAI21_X1)                         0.04       3.23 f
  mult_21/FS_1/U98/ZN (AOI21_X1)                          0.05       3.28 r
  mult_21/FS_1/U96/ZN (OAI21_X1)                          0.04       3.33 f
  mult_21/FS_1/U88/ZN (AOI21_X1)                          0.05       3.38 r
  mult_21/FS_1/U86/ZN (OAI21_X1)                          0.04       3.42 f
  mult_21/FS_1/U78/ZN (AOI21_X1)                          0.05       3.47 r
  mult_21/FS_1/U76/ZN (OAI21_X1)                          0.04       3.52 f
  mult_21/FS_1/U68/ZN (AOI21_X1)                          0.05       3.57 r
  mult_21/FS_1/U66/ZN (OAI21_X1)                          0.04       3.61 f
  mult_21/FS_1/U58/ZN (AOI21_X1)                          0.05       3.66 r
  mult_21/FS_1/U56/ZN (OAI21_X1)                          0.04       3.71 f
  mult_21/FS_1/U48/ZN (AOI21_X1)                          0.05       3.76 r
  mult_21/FS_1/U46/ZN (OAI21_X1)                          0.04       3.80 f
  mult_21/FS_1/U38/ZN (AOI21_X1)                          0.05       3.85 r
  mult_21/FS_1/U36/ZN (OAI21_X1)                          0.04       3.90 f
  mult_21/FS_1/U31/ZN (AOI21_X1)                          0.05       3.94 r
  mult_21/FS_1/U29/ZN (INV_X1)                            0.03       3.97 f
  mult_21/FS_1/U27/ZN (NAND2_X1)                          0.03       4.00 r
  mult_21/FS_1/U25/ZN (NAND2_X1)                          0.04       4.03 f
  mult_21/FS_1/SUM[45] (fpMultiplier_DW01_add_2)          0.00       4.03 f
  mult_21/PRODUCT[47] (fpMultiplier_DW02_mult_0)          0.00       4.03 f
  U541/ZN (INV_X1)                                        0.04       4.07 r
  U331/ZN (NOR2_X1)                                       0.03       4.11 f
  U329/ZN (INV_X1)                                        0.11       4.22 r
  U353/ZN (OAI222_X1)                                     0.08       4.30 f
  result_reg[3]/D (DFF_X1)                                0.01       4.31 f
  data arrival time                                                  4.31

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  result_reg[3]/CK (DFF_X1)                               0.00       5.00 r
  library setup time                                     -0.04       4.96
  data required time                                                 4.96
  --------------------------------------------------------------------------
  data required time                                                 4.96
  data arrival time                                                 -4.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.65


  Startpoint: regB_reg[27]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: result_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpMultiplier       5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  regB_reg[27]/CK (DFF_X1)                                0.00       0.00 r
  regB_reg[27]/Q (DFF_X1)                                 0.08       0.08 f
  U375/ZN (NOR4_X1)                                       0.07       0.16 r
  U540/ZN (NAND2_X1)                                      0.04       0.20 f
  mult_21/B[23] (fpMultiplier_DW02_mult_0)                0.00       0.20 f
  mult_21/U227/ZN (INV_X1)                                0.03       0.23 r
  mult_21/U4/Z (BUF_X1)                                   0.07       0.30 r
  mult_21/U787/ZN (NOR2_X1)                               0.05       0.35 f
  mult_21/U47/Z (XOR2_X1)                                 0.08       0.42 f
  mult_21/S2_2_21/CO (FA_X1)                              0.08       0.51 f
  mult_21/S2_3_21/S (FA_X1)                               0.13       0.63 r
  mult_21/S2_4_20/S (FA_X1)                               0.10       0.74 f
  mult_21/S2_5_19/S (FA_X1)                               0.12       0.86 r
  mult_21/S2_6_18/S (FA_X1)                               0.10       0.96 f
  mult_21/S2_7_17/S (FA_X1)                               0.12       1.08 r
  mult_21/S2_8_16/S (FA_X1)                               0.10       1.18 f
  mult_21/S2_9_15/S (FA_X1)                               0.12       1.30 r
  mult_21/S2_10_14/S (FA_X1)                              0.10       1.40 f
  mult_21/S2_11_13/S (FA_X1)                              0.12       1.52 r
  mult_21/S2_12_12/S (FA_X1)                              0.10       1.62 f
  mult_21/S2_13_11/S (FA_X1)                              0.12       1.74 r
  mult_21/S2_14_10/S (FA_X1)                              0.10       1.84 f
  mult_21/S2_15_9/CO (FA_X1)                              0.08       1.92 f
  mult_21/S2_16_9/S (FA_X1)                               0.13       2.05 r
  mult_21/S2_17_8/S (FA_X1)                               0.10       2.16 f
  mult_21/S2_18_7/S (FA_X1)                               0.12       2.28 r
  mult_21/S2_19_6/S (FA_X1)                               0.10       2.38 f
  mult_21/S2_20_5/S (FA_X1)                               0.12       2.50 r
  mult_21/S2_21_4/S (FA_X1)                               0.10       2.60 f
  mult_21/S2_22_3/S (FA_X1)                               0.12       2.72 r
  mult_21/S4_2/S (FA_X1)                                  0.11       2.82 f
  mult_21/U91/Z (XOR2_X1)                                 0.07       2.90 f
  mult_21/FS_1/A[23] (fpMultiplier_DW01_add_2)            0.00       2.90 f
  mult_21/FS_1/U136/ZN (NAND2_X1)                         0.03       2.93 r
  mult_21/FS_1/U30/ZN (INV_X1)                            0.03       2.95 f
  mult_21/FS_1/U128/ZN (AOI21_X1)                         0.05       3.00 r
  mult_21/FS_1/U126/ZN (OAI21_X1)                         0.04       3.05 f
  mult_21/FS_1/U118/ZN (AOI21_X1)                         0.05       3.09 r
  mult_21/FS_1/U116/ZN (OAI21_X1)                         0.04       3.14 f
  mult_21/FS_1/U108/ZN (AOI21_X1)                         0.05       3.19 r
  mult_21/FS_1/U106/ZN (OAI21_X1)                         0.04       3.23 f
  mult_21/FS_1/U98/ZN (AOI21_X1)                          0.05       3.28 r
  mult_21/FS_1/U96/ZN (OAI21_X1)                          0.04       3.33 f
  mult_21/FS_1/U88/ZN (AOI21_X1)                          0.05       3.38 r
  mult_21/FS_1/U86/ZN (OAI21_X1)                          0.04       3.42 f
  mult_21/FS_1/U78/ZN (AOI21_X1)                          0.05       3.47 r
  mult_21/FS_1/U76/ZN (OAI21_X1)                          0.04       3.52 f
  mult_21/FS_1/U68/ZN (AOI21_X1)                          0.05       3.57 r
  mult_21/FS_1/U66/ZN (OAI21_X1)                          0.04       3.61 f
  mult_21/FS_1/U58/ZN (AOI21_X1)                          0.05       3.66 r
  mult_21/FS_1/U56/ZN (OAI21_X1)                          0.04       3.71 f
  mult_21/FS_1/U48/ZN (AOI21_X1)                          0.05       3.76 r
  mult_21/FS_1/U46/ZN (OAI21_X1)                          0.04       3.80 f
  mult_21/FS_1/U38/ZN (AOI21_X1)                          0.05       3.85 r
  mult_21/FS_1/U36/ZN (OAI21_X1)                          0.04       3.90 f
  mult_21/FS_1/U31/ZN (AOI21_X1)                          0.05       3.94 r
  mult_21/FS_1/U29/ZN (INV_X1)                            0.03       3.97 f
  mult_21/FS_1/U27/ZN (NAND2_X1)                          0.03       4.00 r
  mult_21/FS_1/U25/ZN (NAND2_X1)                          0.04       4.03 f
  mult_21/FS_1/SUM[45] (fpMultiplier_DW01_add_2)          0.00       4.03 f
  mult_21/PRODUCT[47] (fpMultiplier_DW02_mult_0)          0.00       4.03 f
  U541/ZN (INV_X1)                                        0.04       4.07 r
  U331/ZN (NOR2_X1)                                       0.03       4.11 f
  U329/ZN (INV_X1)                                        0.11       4.22 r
  U354/ZN (OAI222_X1)                                     0.08       4.30 f
  result_reg[4]/D (DFF_X1)                                0.01       4.31 f
  data arrival time                                                  4.31

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  result_reg[4]/CK (DFF_X1)                               0.00       5.00 r
  library setup time                                     -0.04       4.96
  data required time                                                 4.96
  --------------------------------------------------------------------------
  data required time                                                 4.96
  data arrival time                                                 -4.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.65


  Startpoint: regB_reg[27]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: result_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpMultiplier       5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  regB_reg[27]/CK (DFF_X1)                                0.00       0.00 r
  regB_reg[27]/Q (DFF_X1)                                 0.08       0.08 f
  U375/ZN (NOR4_X1)                                       0.07       0.16 r
  U540/ZN (NAND2_X1)                                      0.04       0.20 f
  mult_21/B[23] (fpMultiplier_DW02_mult_0)                0.00       0.20 f
  mult_21/U227/ZN (INV_X1)                                0.03       0.23 r
  mult_21/U4/Z (BUF_X1)                                   0.07       0.30 r
  mult_21/U787/ZN (NOR2_X1)                               0.05       0.35 f
  mult_21/U47/Z (XOR2_X1)                                 0.08       0.42 f
  mult_21/S2_2_21/CO (FA_X1)                              0.08       0.51 f
  mult_21/S2_3_21/S (FA_X1)                               0.13       0.63 r
  mult_21/S2_4_20/S (FA_X1)                               0.10       0.74 f
  mult_21/S2_5_19/S (FA_X1)                               0.12       0.86 r
  mult_21/S2_6_18/S (FA_X1)                               0.10       0.96 f
  mult_21/S2_7_17/S (FA_X1)                               0.12       1.08 r
  mult_21/S2_8_16/S (FA_X1)                               0.10       1.18 f
  mult_21/S2_9_15/S (FA_X1)                               0.12       1.30 r
  mult_21/S2_10_14/S (FA_X1)                              0.10       1.40 f
  mult_21/S2_11_13/S (FA_X1)                              0.12       1.52 r
  mult_21/S2_12_12/S (FA_X1)                              0.10       1.62 f
  mult_21/S2_13_11/S (FA_X1)                              0.12       1.74 r
  mult_21/S2_14_10/S (FA_X1)                              0.10       1.84 f
  mult_21/S2_15_9/CO (FA_X1)                              0.08       1.92 f
  mult_21/S2_16_9/S (FA_X1)                               0.13       2.05 r
  mult_21/S2_17_8/S (FA_X1)                               0.10       2.16 f
  mult_21/S2_18_7/S (FA_X1)                               0.12       2.28 r
  mult_21/S2_19_6/S (FA_X1)                               0.10       2.38 f
  mult_21/S2_20_5/S (FA_X1)                               0.12       2.50 r
  mult_21/S2_21_4/S (FA_X1)                               0.10       2.60 f
  mult_21/S2_22_3/S (FA_X1)                               0.12       2.72 r
  mult_21/S4_2/S (FA_X1)                                  0.11       2.82 f
  mult_21/U91/Z (XOR2_X1)                                 0.07       2.90 f
  mult_21/FS_1/A[23] (fpMultiplier_DW01_add_2)            0.00       2.90 f
  mult_21/FS_1/U136/ZN (NAND2_X1)                         0.03       2.93 r
  mult_21/FS_1/U30/ZN (INV_X1)                            0.03       2.95 f
  mult_21/FS_1/U128/ZN (AOI21_X1)                         0.05       3.00 r
  mult_21/FS_1/U126/ZN (OAI21_X1)                         0.04       3.05 f
  mult_21/FS_1/U118/ZN (AOI21_X1)                         0.05       3.09 r
  mult_21/FS_1/U116/ZN (OAI21_X1)                         0.04       3.14 f
  mult_21/FS_1/U108/ZN (AOI21_X1)                         0.05       3.19 r
  mult_21/FS_1/U106/ZN (OAI21_X1)                         0.04       3.23 f
  mult_21/FS_1/U98/ZN (AOI21_X1)                          0.05       3.28 r
  mult_21/FS_1/U96/ZN (OAI21_X1)                          0.04       3.33 f
  mult_21/FS_1/U88/ZN (AOI21_X1)                          0.05       3.38 r
  mult_21/FS_1/U86/ZN (OAI21_X1)                          0.04       3.42 f
  mult_21/FS_1/U78/ZN (AOI21_X1)                          0.05       3.47 r
  mult_21/FS_1/U76/ZN (OAI21_X1)                          0.04       3.52 f
  mult_21/FS_1/U68/ZN (AOI21_X1)                          0.05       3.57 r
  mult_21/FS_1/U66/ZN (OAI21_X1)                          0.04       3.61 f
  mult_21/FS_1/U58/ZN (AOI21_X1)                          0.05       3.66 r
  mult_21/FS_1/U56/ZN (OAI21_X1)                          0.04       3.71 f
  mult_21/FS_1/U48/ZN (AOI21_X1)                          0.05       3.76 r
  mult_21/FS_1/U46/ZN (OAI21_X1)                          0.04       3.80 f
  mult_21/FS_1/U38/ZN (AOI21_X1)                          0.05       3.85 r
  mult_21/FS_1/U36/ZN (OAI21_X1)                          0.04       3.90 f
  mult_21/FS_1/U31/ZN (AOI21_X1)                          0.05       3.94 r
  mult_21/FS_1/U29/ZN (INV_X1)                            0.03       3.97 f
  mult_21/FS_1/U27/ZN (NAND2_X1)                          0.03       4.00 r
  mult_21/FS_1/U25/ZN (NAND2_X1)                          0.04       4.03 f
  mult_21/FS_1/SUM[45] (fpMultiplier_DW01_add_2)          0.00       4.03 f
  mult_21/PRODUCT[47] (fpMultiplier_DW02_mult_0)          0.00       4.03 f
  U541/ZN (INV_X1)                                        0.04       4.07 r
  U331/ZN (NOR2_X1)                                       0.03       4.11 f
  U329/ZN (INV_X1)                                        0.11       4.22 r
  U355/ZN (OAI222_X1)                                     0.08       4.30 f
  result_reg[5]/D (DFF_X1)                                0.01       4.31 f
  data arrival time                                                  4.31

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  result_reg[5]/CK (DFF_X1)                               0.00       5.00 r
  library setup time                                     -0.04       4.96
  data required time                                                 4.96
  --------------------------------------------------------------------------
  data required time                                                 4.96
  data arrival time                                                 -4.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.65


  Startpoint: regB_reg[27]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: result_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpMultiplier       5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  regB_reg[27]/CK (DFF_X1)                                0.00       0.00 r
  regB_reg[27]/Q (DFF_X1)                                 0.08       0.08 f
  U375/ZN (NOR4_X1)                                       0.07       0.16 r
  U540/ZN (NAND2_X1)                                      0.04       0.20 f
  mult_21/B[23] (fpMultiplier_DW02_mult_0)                0.00       0.20 f
  mult_21/U227/ZN (INV_X1)                                0.03       0.23 r
  mult_21/U4/Z (BUF_X1)                                   0.07       0.30 r
  mult_21/U787/ZN (NOR2_X1)                               0.05       0.35 f
  mult_21/U47/Z (XOR2_X1)                                 0.08       0.42 f
  mult_21/S2_2_21/CO (FA_X1)                              0.08       0.51 f
  mult_21/S2_3_21/S (FA_X1)                               0.13       0.63 r
  mult_21/S2_4_20/S (FA_X1)                               0.10       0.74 f
  mult_21/S2_5_19/S (FA_X1)                               0.12       0.86 r
  mult_21/S2_6_18/S (FA_X1)                               0.10       0.96 f
  mult_21/S2_7_17/S (FA_X1)                               0.12       1.08 r
  mult_21/S2_8_16/S (FA_X1)                               0.10       1.18 f
  mult_21/S2_9_15/S (FA_X1)                               0.12       1.30 r
  mult_21/S2_10_14/S (FA_X1)                              0.10       1.40 f
  mult_21/S2_11_13/S (FA_X1)                              0.12       1.52 r
  mult_21/S2_12_12/S (FA_X1)                              0.10       1.62 f
  mult_21/S2_13_11/S (FA_X1)                              0.12       1.74 r
  mult_21/S2_14_10/S (FA_X1)                              0.10       1.84 f
  mult_21/S2_15_9/CO (FA_X1)                              0.08       1.92 f
  mult_21/S2_16_9/S (FA_X1)                               0.13       2.05 r
  mult_21/S2_17_8/S (FA_X1)                               0.10       2.16 f
  mult_21/S2_18_7/S (FA_X1)                               0.12       2.28 r
  mult_21/S2_19_6/S (FA_X1)                               0.10       2.38 f
  mult_21/S2_20_5/S (FA_X1)                               0.12       2.50 r
  mult_21/S2_21_4/S (FA_X1)                               0.10       2.60 f
  mult_21/S2_22_3/S (FA_X1)                               0.12       2.72 r
  mult_21/S4_2/S (FA_X1)                                  0.11       2.82 f
  mult_21/U91/Z (XOR2_X1)                                 0.07       2.90 f
  mult_21/FS_1/A[23] (fpMultiplier_DW01_add_2)            0.00       2.90 f
  mult_21/FS_1/U136/ZN (NAND2_X1)                         0.03       2.93 r
  mult_21/FS_1/U30/ZN (INV_X1)                            0.03       2.95 f
  mult_21/FS_1/U128/ZN (AOI21_X1)                         0.05       3.00 r
  mult_21/FS_1/U126/ZN (OAI21_X1)                         0.04       3.05 f
  mult_21/FS_1/U118/ZN (AOI21_X1)                         0.05       3.09 r
  mult_21/FS_1/U116/ZN (OAI21_X1)                         0.04       3.14 f
  mult_21/FS_1/U108/ZN (AOI21_X1)                         0.05       3.19 r
  mult_21/FS_1/U106/ZN (OAI21_X1)                         0.04       3.23 f
  mult_21/FS_1/U98/ZN (AOI21_X1)                          0.05       3.28 r
  mult_21/FS_1/U96/ZN (OAI21_X1)                          0.04       3.33 f
  mult_21/FS_1/U88/ZN (AOI21_X1)                          0.05       3.38 r
  mult_21/FS_1/U86/ZN (OAI21_X1)                          0.04       3.42 f
  mult_21/FS_1/U78/ZN (AOI21_X1)                          0.05       3.47 r
  mult_21/FS_1/U76/ZN (OAI21_X1)                          0.04       3.52 f
  mult_21/FS_1/U68/ZN (AOI21_X1)                          0.05       3.57 r
  mult_21/FS_1/U66/ZN (OAI21_X1)                          0.04       3.61 f
  mult_21/FS_1/U58/ZN (AOI21_X1)                          0.05       3.66 r
  mult_21/FS_1/U56/ZN (OAI21_X1)                          0.04       3.71 f
  mult_21/FS_1/U48/ZN (AOI21_X1)                          0.05       3.76 r
  mult_21/FS_1/U46/ZN (OAI21_X1)                          0.04       3.80 f
  mult_21/FS_1/U38/ZN (AOI21_X1)                          0.05       3.85 r
  mult_21/FS_1/U36/ZN (OAI21_X1)                          0.04       3.90 f
  mult_21/FS_1/U31/ZN (AOI21_X1)                          0.05       3.94 r
  mult_21/FS_1/U29/ZN (INV_X1)                            0.03       3.97 f
  mult_21/FS_1/U27/ZN (NAND2_X1)                          0.03       4.00 r
  mult_21/FS_1/U25/ZN (NAND2_X1)                          0.04       4.03 f
  mult_21/FS_1/SUM[45] (fpMultiplier_DW01_add_2)          0.00       4.03 f
  mult_21/PRODUCT[47] (fpMultiplier_DW02_mult_0)          0.00       4.03 f
  U541/ZN (INV_X1)                                        0.04       4.07 r
  U331/ZN (NOR2_X1)                                       0.03       4.11 f
  U329/ZN (INV_X1)                                        0.11       4.22 r
  U356/ZN (OAI222_X1)                                     0.08       4.30 f
  result_reg[6]/D (DFF_X1)                                0.01       4.31 f
  data arrival time                                                  4.31

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  result_reg[6]/CK (DFF_X1)                               0.00       5.00 r
  library setup time                                     -0.04       4.96
  data required time                                                 4.96
  --------------------------------------------------------------------------
  data required time                                                 4.96
  data arrival time                                                 -4.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.65


  Startpoint: regB_reg[27]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: result_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpMultiplier       5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  regB_reg[27]/CK (DFF_X1)                                0.00       0.00 r
  regB_reg[27]/Q (DFF_X1)                                 0.08       0.08 f
  U375/ZN (NOR4_X1)                                       0.07       0.16 r
  U540/ZN (NAND2_X1)                                      0.04       0.20 f
  mult_21/B[23] (fpMultiplier_DW02_mult_0)                0.00       0.20 f
  mult_21/U227/ZN (INV_X1)                                0.03       0.23 r
  mult_21/U4/Z (BUF_X1)                                   0.07       0.30 r
  mult_21/U787/ZN (NOR2_X1)                               0.05       0.35 f
  mult_21/U47/Z (XOR2_X1)                                 0.08       0.42 f
  mult_21/S2_2_21/CO (FA_X1)                              0.08       0.51 f
  mult_21/S2_3_21/S (FA_X1)                               0.13       0.63 r
  mult_21/S2_4_20/S (FA_X1)                               0.10       0.74 f
  mult_21/S2_5_19/S (FA_X1)                               0.12       0.86 r
  mult_21/S2_6_18/S (FA_X1)                               0.10       0.96 f
  mult_21/S2_7_17/S (FA_X1)                               0.12       1.08 r
  mult_21/S2_8_16/S (FA_X1)                               0.10       1.18 f
  mult_21/S2_9_15/S (FA_X1)                               0.12       1.30 r
  mult_21/S2_10_14/S (FA_X1)                              0.10       1.40 f
  mult_21/S2_11_13/S (FA_X1)                              0.12       1.52 r
  mult_21/S2_12_12/S (FA_X1)                              0.10       1.62 f
  mult_21/S2_13_11/S (FA_X1)                              0.12       1.74 r
  mult_21/S2_14_10/S (FA_X1)                              0.10       1.84 f
  mult_21/S2_15_9/CO (FA_X1)                              0.08       1.92 f
  mult_21/S2_16_9/S (FA_X1)                               0.13       2.05 r
  mult_21/S2_17_8/S (FA_X1)                               0.10       2.16 f
  mult_21/S2_18_7/S (FA_X1)                               0.12       2.28 r
  mult_21/S2_19_6/S (FA_X1)                               0.10       2.38 f
  mult_21/S2_20_5/S (FA_X1)                               0.12       2.50 r
  mult_21/S2_21_4/S (FA_X1)                               0.10       2.60 f
  mult_21/S2_22_3/S (FA_X1)                               0.12       2.72 r
  mult_21/S4_2/S (FA_X1)                                  0.11       2.82 f
  mult_21/U91/Z (XOR2_X1)                                 0.07       2.90 f
  mult_21/FS_1/A[23] (fpMultiplier_DW01_add_2)            0.00       2.90 f
  mult_21/FS_1/U136/ZN (NAND2_X1)                         0.03       2.93 r
  mult_21/FS_1/U30/ZN (INV_X1)                            0.03       2.95 f
  mult_21/FS_1/U128/ZN (AOI21_X1)                         0.05       3.00 r
  mult_21/FS_1/U126/ZN (OAI21_X1)                         0.04       3.05 f
  mult_21/FS_1/U118/ZN (AOI21_X1)                         0.05       3.09 r
  mult_21/FS_1/U116/ZN (OAI21_X1)                         0.04       3.14 f
  mult_21/FS_1/U108/ZN (AOI21_X1)                         0.05       3.19 r
  mult_21/FS_1/U106/ZN (OAI21_X1)                         0.04       3.23 f
  mult_21/FS_1/U98/ZN (AOI21_X1)                          0.05       3.28 r
  mult_21/FS_1/U96/ZN (OAI21_X1)                          0.04       3.33 f
  mult_21/FS_1/U88/ZN (AOI21_X1)                          0.05       3.38 r
  mult_21/FS_1/U86/ZN (OAI21_X1)                          0.04       3.42 f
  mult_21/FS_1/U78/ZN (AOI21_X1)                          0.05       3.47 r
  mult_21/FS_1/U76/ZN (OAI21_X1)                          0.04       3.52 f
  mult_21/FS_1/U68/ZN (AOI21_X1)                          0.05       3.57 r
  mult_21/FS_1/U66/ZN (OAI21_X1)                          0.04       3.61 f
  mult_21/FS_1/U58/ZN (AOI21_X1)                          0.05       3.66 r
  mult_21/FS_1/U56/ZN (OAI21_X1)                          0.04       3.71 f
  mult_21/FS_1/U48/ZN (AOI21_X1)                          0.05       3.76 r
  mult_21/FS_1/U46/ZN (OAI21_X1)                          0.04       3.80 f
  mult_21/FS_1/U38/ZN (AOI21_X1)                          0.05       3.85 r
  mult_21/FS_1/U36/ZN (OAI21_X1)                          0.04       3.90 f
  mult_21/FS_1/U31/ZN (AOI21_X1)                          0.05       3.94 r
  mult_21/FS_1/U29/ZN (INV_X1)                            0.03       3.97 f
  mult_21/FS_1/U27/ZN (NAND2_X1)                          0.03       4.00 r
  mult_21/FS_1/U25/ZN (NAND2_X1)                          0.04       4.03 f
  mult_21/FS_1/SUM[45] (fpMultiplier_DW01_add_2)          0.00       4.03 f
  mult_21/PRODUCT[47] (fpMultiplier_DW02_mult_0)          0.00       4.03 f
  U541/ZN (INV_X1)                                        0.04       4.07 r
  U331/ZN (NOR2_X1)                                       0.03       4.11 f
  U329/ZN (INV_X1)                                        0.11       4.22 r
  U357/ZN (OAI222_X1)                                     0.08       4.30 f
  result_reg[7]/D (DFF_X1)                                0.01       4.31 f
  data arrival time                                                  4.31

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  result_reg[7]/CK (DFF_X1)                               0.00       5.00 r
  library setup time                                     -0.04       4.96
  data required time                                                 4.96
  --------------------------------------------------------------------------
  data required time                                                 4.96
  data arrival time                                                 -4.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.65


  Startpoint: regB_reg[27]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: result_reg[8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpMultiplier       5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  regB_reg[27]/CK (DFF_X1)                                0.00       0.00 r
  regB_reg[27]/Q (DFF_X1)                                 0.08       0.08 f
  U375/ZN (NOR4_X1)                                       0.07       0.16 r
  U540/ZN (NAND2_X1)                                      0.04       0.20 f
  mult_21/B[23] (fpMultiplier_DW02_mult_0)                0.00       0.20 f
  mult_21/U227/ZN (INV_X1)                                0.03       0.23 r
  mult_21/U4/Z (BUF_X1)                                   0.07       0.30 r
  mult_21/U787/ZN (NOR2_X1)                               0.05       0.35 f
  mult_21/U47/Z (XOR2_X1)                                 0.08       0.42 f
  mult_21/S2_2_21/CO (FA_X1)                              0.08       0.51 f
  mult_21/S2_3_21/S (FA_X1)                               0.13       0.63 r
  mult_21/S2_4_20/S (FA_X1)                               0.10       0.74 f
  mult_21/S2_5_19/S (FA_X1)                               0.12       0.86 r
  mult_21/S2_6_18/S (FA_X1)                               0.10       0.96 f
  mult_21/S2_7_17/S (FA_X1)                               0.12       1.08 r
  mult_21/S2_8_16/S (FA_X1)                               0.10       1.18 f
  mult_21/S2_9_15/S (FA_X1)                               0.12       1.30 r
  mult_21/S2_10_14/S (FA_X1)                              0.10       1.40 f
  mult_21/S2_11_13/S (FA_X1)                              0.12       1.52 r
  mult_21/S2_12_12/S (FA_X1)                              0.10       1.62 f
  mult_21/S2_13_11/S (FA_X1)                              0.12       1.74 r
  mult_21/S2_14_10/S (FA_X1)                              0.10       1.84 f
  mult_21/S2_15_9/CO (FA_X1)                              0.08       1.92 f
  mult_21/S2_16_9/S (FA_X1)                               0.13       2.05 r
  mult_21/S2_17_8/S (FA_X1)                               0.10       2.16 f
  mult_21/S2_18_7/S (FA_X1)                               0.12       2.28 r
  mult_21/S2_19_6/S (FA_X1)                               0.10       2.38 f
  mult_21/S2_20_5/S (FA_X1)                               0.12       2.50 r
  mult_21/S2_21_4/S (FA_X1)                               0.10       2.60 f
  mult_21/S2_22_3/S (FA_X1)                               0.12       2.72 r
  mult_21/S4_2/S (FA_X1)                                  0.11       2.82 f
  mult_21/U91/Z (XOR2_X1)                                 0.07       2.90 f
  mult_21/FS_1/A[23] (fpMultiplier_DW01_add_2)            0.00       2.90 f
  mult_21/FS_1/U136/ZN (NAND2_X1)                         0.03       2.93 r
  mult_21/FS_1/U30/ZN (INV_X1)                            0.03       2.95 f
  mult_21/FS_1/U128/ZN (AOI21_X1)                         0.05       3.00 r
  mult_21/FS_1/U126/ZN (OAI21_X1)                         0.04       3.05 f
  mult_21/FS_1/U118/ZN (AOI21_X1)                         0.05       3.09 r
  mult_21/FS_1/U116/ZN (OAI21_X1)                         0.04       3.14 f
  mult_21/FS_1/U108/ZN (AOI21_X1)                         0.05       3.19 r
  mult_21/FS_1/U106/ZN (OAI21_X1)                         0.04       3.23 f
  mult_21/FS_1/U98/ZN (AOI21_X1)                          0.05       3.28 r
  mult_21/FS_1/U96/ZN (OAI21_X1)                          0.04       3.33 f
  mult_21/FS_1/U88/ZN (AOI21_X1)                          0.05       3.38 r
  mult_21/FS_1/U86/ZN (OAI21_X1)                          0.04       3.42 f
  mult_21/FS_1/U78/ZN (AOI21_X1)                          0.05       3.47 r
  mult_21/FS_1/U76/ZN (OAI21_X1)                          0.04       3.52 f
  mult_21/FS_1/U68/ZN (AOI21_X1)                          0.05       3.57 r
  mult_21/FS_1/U66/ZN (OAI21_X1)                          0.04       3.61 f
  mult_21/FS_1/U58/ZN (AOI21_X1)                          0.05       3.66 r
  mult_21/FS_1/U56/ZN (OAI21_X1)                          0.04       3.71 f
  mult_21/FS_1/U48/ZN (AOI21_X1)                          0.05       3.76 r
  mult_21/FS_1/U46/ZN (OAI21_X1)                          0.04       3.80 f
  mult_21/FS_1/U38/ZN (AOI21_X1)                          0.05       3.85 r
  mult_21/FS_1/U36/ZN (OAI21_X1)                          0.04       3.90 f
  mult_21/FS_1/U31/ZN (AOI21_X1)                          0.05       3.94 r
  mult_21/FS_1/U29/ZN (INV_X1)                            0.03       3.97 f
  mult_21/FS_1/U27/ZN (NAND2_X1)                          0.03       4.00 r
  mult_21/FS_1/U25/ZN (NAND2_X1)                          0.04       4.03 f
  mult_21/FS_1/SUM[45] (fpMultiplier_DW01_add_2)          0.00       4.03 f
  mult_21/PRODUCT[47] (fpMultiplier_DW02_mult_0)          0.00       4.03 f
  U541/ZN (INV_X1)                                        0.04       4.07 r
  U331/ZN (NOR2_X1)                                       0.03       4.11 f
  U329/ZN (INV_X1)                                        0.11       4.22 r
  U358/ZN (OAI222_X1)                                     0.08       4.30 f
  result_reg[8]/D (DFF_X1)                                0.01       4.31 f
  data arrival time                                                  4.31

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  result_reg[8]/CK (DFF_X1)                               0.00       5.00 r
  library setup time                                     -0.04       4.96
  data required time                                                 4.96
  --------------------------------------------------------------------------
  data required time                                                 4.96
  data arrival time                                                 -4.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.65


  Startpoint: regB_reg[27]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: result_reg[9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpMultiplier       5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  regB_reg[27]/CK (DFF_X1)                                0.00       0.00 r
  regB_reg[27]/Q (DFF_X1)                                 0.08       0.08 f
  U375/ZN (NOR4_X1)                                       0.07       0.16 r
  U540/ZN (NAND2_X1)                                      0.04       0.20 f
  mult_21/B[23] (fpMultiplier_DW02_mult_0)                0.00       0.20 f
  mult_21/U227/ZN (INV_X1)                                0.03       0.23 r
  mult_21/U4/Z (BUF_X1)                                   0.07       0.30 r
  mult_21/U787/ZN (NOR2_X1)                               0.05       0.35 f
  mult_21/U47/Z (XOR2_X1)                                 0.08       0.42 f
  mult_21/S2_2_21/CO (FA_X1)                              0.08       0.51 f
  mult_21/S2_3_21/S (FA_X1)                               0.13       0.63 r
  mult_21/S2_4_20/S (FA_X1)                               0.10       0.74 f
  mult_21/S2_5_19/S (FA_X1)                               0.12       0.86 r
  mult_21/S2_6_18/S (FA_X1)                               0.10       0.96 f
  mult_21/S2_7_17/S (FA_X1)                               0.12       1.08 r
  mult_21/S2_8_16/S (FA_X1)                               0.10       1.18 f
  mult_21/S2_9_15/S (FA_X1)                               0.12       1.30 r
  mult_21/S2_10_14/S (FA_X1)                              0.10       1.40 f
  mult_21/S2_11_13/S (FA_X1)                              0.12       1.52 r
  mult_21/S2_12_12/S (FA_X1)                              0.10       1.62 f
  mult_21/S2_13_11/S (FA_X1)                              0.12       1.74 r
  mult_21/S2_14_10/S (FA_X1)                              0.10       1.84 f
  mult_21/S2_15_9/CO (FA_X1)                              0.08       1.92 f
  mult_21/S2_16_9/S (FA_X1)                               0.13       2.05 r
  mult_21/S2_17_8/S (FA_X1)                               0.10       2.16 f
  mult_21/S2_18_7/S (FA_X1)                               0.12       2.28 r
  mult_21/S2_19_6/S (FA_X1)                               0.10       2.38 f
  mult_21/S2_20_5/S (FA_X1)                               0.12       2.50 r
  mult_21/S2_21_4/S (FA_X1)                               0.10       2.60 f
  mult_21/S2_22_3/S (FA_X1)                               0.12       2.72 r
  mult_21/S4_2/S (FA_X1)                                  0.11       2.82 f
  mult_21/U91/Z (XOR2_X1)                                 0.07       2.90 f
  mult_21/FS_1/A[23] (fpMultiplier_DW01_add_2)            0.00       2.90 f
  mult_21/FS_1/U136/ZN (NAND2_X1)                         0.03       2.93 r
  mult_21/FS_1/U30/ZN (INV_X1)                            0.03       2.95 f
  mult_21/FS_1/U128/ZN (AOI21_X1)                         0.05       3.00 r
  mult_21/FS_1/U126/ZN (OAI21_X1)                         0.04       3.05 f
  mult_21/FS_1/U118/ZN (AOI21_X1)                         0.05       3.09 r
  mult_21/FS_1/U116/ZN (OAI21_X1)                         0.04       3.14 f
  mult_21/FS_1/U108/ZN (AOI21_X1)                         0.05       3.19 r
  mult_21/FS_1/U106/ZN (OAI21_X1)                         0.04       3.23 f
  mult_21/FS_1/U98/ZN (AOI21_X1)                          0.05       3.28 r
  mult_21/FS_1/U96/ZN (OAI21_X1)                          0.04       3.33 f
  mult_21/FS_1/U88/ZN (AOI21_X1)                          0.05       3.38 r
  mult_21/FS_1/U86/ZN (OAI21_X1)                          0.04       3.42 f
  mult_21/FS_1/U78/ZN (AOI21_X1)                          0.05       3.47 r
  mult_21/FS_1/U76/ZN (OAI21_X1)                          0.04       3.52 f
  mult_21/FS_1/U68/ZN (AOI21_X1)                          0.05       3.57 r
  mult_21/FS_1/U66/ZN (OAI21_X1)                          0.04       3.61 f
  mult_21/FS_1/U58/ZN (AOI21_X1)                          0.05       3.66 r
  mult_21/FS_1/U56/ZN (OAI21_X1)                          0.04       3.71 f
  mult_21/FS_1/U48/ZN (AOI21_X1)                          0.05       3.76 r
  mult_21/FS_1/U46/ZN (OAI21_X1)                          0.04       3.80 f
  mult_21/FS_1/U38/ZN (AOI21_X1)                          0.05       3.85 r
  mult_21/FS_1/U36/ZN (OAI21_X1)                          0.04       3.90 f
  mult_21/FS_1/U31/ZN (AOI21_X1)                          0.05       3.94 r
  mult_21/FS_1/U29/ZN (INV_X1)                            0.03       3.97 f
  mult_21/FS_1/U27/ZN (NAND2_X1)                          0.03       4.00 r
  mult_21/FS_1/U25/ZN (NAND2_X1)                          0.04       4.03 f
  mult_21/FS_1/SUM[45] (fpMultiplier_DW01_add_2)          0.00       4.03 f
  mult_21/PRODUCT[47] (fpMultiplier_DW02_mult_0)          0.00       4.03 f
  U541/ZN (INV_X1)                                        0.04       4.07 r
  U331/ZN (NOR2_X1)                                       0.03       4.11 f
  U329/ZN (INV_X1)                                        0.11       4.22 r
  U359/ZN (OAI222_X1)                                     0.08       4.30 f
  result_reg[9]/D (DFF_X1)                                0.01       4.31 f
  data arrival time                                                  4.31

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  result_reg[9]/CK (DFF_X1)                               0.00       5.00 r
  library setup time                                     -0.04       4.96
  data required time                                                 4.96
  --------------------------------------------------------------------------
  data required time                                                 4.96
  data arrival time                                                 -4.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.65


  Startpoint: regB_reg[27]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: result_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpMultiplier       5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  regB_reg[27]/CK (DFF_X1)                                0.00       0.00 r
  regB_reg[27]/Q (DFF_X1)                                 0.08       0.08 f
  U375/ZN (NOR4_X1)                                       0.07       0.16 r
  U540/ZN (NAND2_X1)                                      0.04       0.20 f
  mult_21/B[23] (fpMultiplier_DW02_mult_0)                0.00       0.20 f
  mult_21/U227/ZN (INV_X1)                                0.03       0.23 r
  mult_21/U4/Z (BUF_X1)                                   0.07       0.30 r
  mult_21/U787/ZN (NOR2_X1)                               0.05       0.35 f
  mult_21/U47/Z (XOR2_X1)                                 0.08       0.42 f
  mult_21/S2_2_21/CO (FA_X1)                              0.08       0.51 f
  mult_21/S2_3_21/S (FA_X1)                               0.13       0.63 r
  mult_21/S2_4_20/S (FA_X1)                               0.10       0.74 f
  mult_21/S2_5_19/S (FA_X1)                               0.12       0.86 r
  mult_21/S2_6_18/S (FA_X1)                               0.10       0.96 f
  mult_21/S2_7_17/S (FA_X1)                               0.12       1.08 r
  mult_21/S2_8_16/S (FA_X1)                               0.10       1.18 f
  mult_21/S2_9_15/S (FA_X1)                               0.12       1.30 r
  mult_21/S2_10_14/S (FA_X1)                              0.10       1.40 f
  mult_21/S2_11_13/S (FA_X1)                              0.12       1.52 r
  mult_21/S2_12_12/S (FA_X1)                              0.10       1.62 f
  mult_21/S2_13_11/S (FA_X1)                              0.12       1.74 r
  mult_21/S2_14_10/S (FA_X1)                              0.10       1.84 f
  mult_21/S2_15_9/CO (FA_X1)                              0.08       1.92 f
  mult_21/S2_16_9/S (FA_X1)                               0.13       2.05 r
  mult_21/S2_17_8/S (FA_X1)                               0.10       2.16 f
  mult_21/S2_18_7/S (FA_X1)                               0.12       2.28 r
  mult_21/S2_19_6/S (FA_X1)                               0.10       2.38 f
  mult_21/S2_20_5/S (FA_X1)                               0.12       2.50 r
  mult_21/S2_21_4/S (FA_X1)                               0.10       2.60 f
  mult_21/S2_22_3/S (FA_X1)                               0.12       2.72 r
  mult_21/S4_2/S (FA_X1)                                  0.11       2.82 f
  mult_21/U91/Z (XOR2_X1)                                 0.07       2.90 f
  mult_21/FS_1/A[23] (fpMultiplier_DW01_add_2)            0.00       2.90 f
  mult_21/FS_1/U136/ZN (NAND2_X1)                         0.03       2.93 r
  mult_21/FS_1/U30/ZN (INV_X1)                            0.03       2.95 f
  mult_21/FS_1/U128/ZN (AOI21_X1)                         0.05       3.00 r
  mult_21/FS_1/U126/ZN (OAI21_X1)                         0.04       3.05 f
  mult_21/FS_1/U118/ZN (AOI21_X1)                         0.05       3.09 r
  mult_21/FS_1/U116/ZN (OAI21_X1)                         0.04       3.14 f
  mult_21/FS_1/U108/ZN (AOI21_X1)                         0.05       3.19 r
  mult_21/FS_1/U106/ZN (OAI21_X1)                         0.04       3.23 f
  mult_21/FS_1/U98/ZN (AOI21_X1)                          0.05       3.28 r
  mult_21/FS_1/U96/ZN (OAI21_X1)                          0.04       3.33 f
  mult_21/FS_1/U88/ZN (AOI21_X1)                          0.05       3.38 r
  mult_21/FS_1/U86/ZN (OAI21_X1)                          0.04       3.42 f
  mult_21/FS_1/U78/ZN (AOI21_X1)                          0.05       3.47 r
  mult_21/FS_1/U76/ZN (OAI21_X1)                          0.04       3.52 f
  mult_21/FS_1/U68/ZN (AOI21_X1)                          0.05       3.57 r
  mult_21/FS_1/U66/ZN (OAI21_X1)                          0.04       3.61 f
  mult_21/FS_1/U58/ZN (AOI21_X1)                          0.05       3.66 r
  mult_21/FS_1/U56/ZN (OAI21_X1)                          0.04       3.71 f
  mult_21/FS_1/U48/ZN (AOI21_X1)                          0.05       3.76 r
  mult_21/FS_1/U46/ZN (OAI21_X1)                          0.04       3.80 f
  mult_21/FS_1/U38/ZN (AOI21_X1)                          0.05       3.85 r
  mult_21/FS_1/U36/ZN (OAI21_X1)                          0.04       3.90 f
  mult_21/FS_1/U31/ZN (AOI21_X1)                          0.05       3.94 r
  mult_21/FS_1/U29/ZN (INV_X1)                            0.03       3.97 f
  mult_21/FS_1/U27/ZN (NAND2_X1)                          0.03       4.00 r
  mult_21/FS_1/U25/ZN (NAND2_X1)                          0.04       4.03 f
  mult_21/FS_1/SUM[45] (fpMultiplier_DW01_add_2)          0.00       4.03 f
  mult_21/PRODUCT[47] (fpMultiplier_DW02_mult_0)          0.00       4.03 f
  U541/ZN (INV_X1)                                        0.04       4.07 r
  U331/ZN (NOR2_X1)                                       0.03       4.11 f
  U329/ZN (INV_X1)                                        0.11       4.22 r
  U360/ZN (OAI222_X1)                                     0.08       4.30 f
  result_reg[10]/D (DFF_X1)                               0.01       4.31 f
  data arrival time                                                  4.31

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  result_reg[10]/CK (DFF_X1)                              0.00       5.00 r
  library setup time                                     -0.04       4.96
  data required time                                                 4.96
  --------------------------------------------------------------------------
  data required time                                                 4.96
  data arrival time                                                 -4.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.65


  Startpoint: regB_reg[27]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: result_reg[11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpMultiplier       5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  regB_reg[27]/CK (DFF_X1)                                0.00       0.00 r
  regB_reg[27]/Q (DFF_X1)                                 0.08       0.08 f
  U375/ZN (NOR4_X1)                                       0.07       0.16 r
  U540/ZN (NAND2_X1)                                      0.04       0.20 f
  mult_21/B[23] (fpMultiplier_DW02_mult_0)                0.00       0.20 f
  mult_21/U227/ZN (INV_X1)                                0.03       0.23 r
  mult_21/U4/Z (BUF_X1)                                   0.07       0.30 r
  mult_21/U787/ZN (NOR2_X1)                               0.05       0.35 f
  mult_21/U47/Z (XOR2_X1)                                 0.08       0.42 f
  mult_21/S2_2_21/CO (FA_X1)                              0.08       0.51 f
  mult_21/S2_3_21/S (FA_X1)                               0.13       0.63 r
  mult_21/S2_4_20/S (FA_X1)                               0.10       0.74 f
  mult_21/S2_5_19/S (FA_X1)                               0.12       0.86 r
  mult_21/S2_6_18/S (FA_X1)                               0.10       0.96 f
  mult_21/S2_7_17/S (FA_X1)                               0.12       1.08 r
  mult_21/S2_8_16/S (FA_X1)                               0.10       1.18 f
  mult_21/S2_9_15/S (FA_X1)                               0.12       1.30 r
  mult_21/S2_10_14/S (FA_X1)                              0.10       1.40 f
  mult_21/S2_11_13/S (FA_X1)                              0.12       1.52 r
  mult_21/S2_12_12/S (FA_X1)                              0.10       1.62 f
  mult_21/S2_13_11/S (FA_X1)                              0.12       1.74 r
  mult_21/S2_14_10/S (FA_X1)                              0.10       1.84 f
  mult_21/S2_15_9/CO (FA_X1)                              0.08       1.92 f
  mult_21/S2_16_9/S (FA_X1)                               0.13       2.05 r
  mult_21/S2_17_8/S (FA_X1)                               0.10       2.16 f
  mult_21/S2_18_7/S (FA_X1)                               0.12       2.28 r
  mult_21/S2_19_6/S (FA_X1)                               0.10       2.38 f
  mult_21/S2_20_5/S (FA_X1)                               0.12       2.50 r
  mult_21/S2_21_4/S (FA_X1)                               0.10       2.60 f
  mult_21/S2_22_3/S (FA_X1)                               0.12       2.72 r
  mult_21/S4_2/S (FA_X1)                                  0.11       2.82 f
  mult_21/U91/Z (XOR2_X1)                                 0.07       2.90 f
  mult_21/FS_1/A[23] (fpMultiplier_DW01_add_2)            0.00       2.90 f
  mult_21/FS_1/U136/ZN (NAND2_X1)                         0.03       2.93 r
  mult_21/FS_1/U30/ZN (INV_X1)                            0.03       2.95 f
  mult_21/FS_1/U128/ZN (AOI21_X1)                         0.05       3.00 r
  mult_21/FS_1/U126/ZN (OAI21_X1)                         0.04       3.05 f
  mult_21/FS_1/U118/ZN (AOI21_X1)                         0.05       3.09 r
  mult_21/FS_1/U116/ZN (OAI21_X1)                         0.04       3.14 f
  mult_21/FS_1/U108/ZN (AOI21_X1)                         0.05       3.19 r
  mult_21/FS_1/U106/ZN (OAI21_X1)                         0.04       3.23 f
  mult_21/FS_1/U98/ZN (AOI21_X1)                          0.05       3.28 r
  mult_21/FS_1/U96/ZN (OAI21_X1)                          0.04       3.33 f
  mult_21/FS_1/U88/ZN (AOI21_X1)                          0.05       3.38 r
  mult_21/FS_1/U86/ZN (OAI21_X1)                          0.04       3.42 f
  mult_21/FS_1/U78/ZN (AOI21_X1)                          0.05       3.47 r
  mult_21/FS_1/U76/ZN (OAI21_X1)                          0.04       3.52 f
  mult_21/FS_1/U68/ZN (AOI21_X1)                          0.05       3.57 r
  mult_21/FS_1/U66/ZN (OAI21_X1)                          0.04       3.61 f
  mult_21/FS_1/U58/ZN (AOI21_X1)                          0.05       3.66 r
  mult_21/FS_1/U56/ZN (OAI21_X1)                          0.04       3.71 f
  mult_21/FS_1/U48/ZN (AOI21_X1)                          0.05       3.76 r
  mult_21/FS_1/U46/ZN (OAI21_X1)                          0.04       3.80 f
  mult_21/FS_1/U38/ZN (AOI21_X1)                          0.05       3.85 r
  mult_21/FS_1/U36/ZN (OAI21_X1)                          0.04       3.90 f
  mult_21/FS_1/U31/ZN (AOI21_X1)                          0.05       3.94 r
  mult_21/FS_1/U29/ZN (INV_X1)                            0.03       3.97 f
  mult_21/FS_1/U27/ZN (NAND2_X1)                          0.03       4.00 r
  mult_21/FS_1/U25/ZN (NAND2_X1)                          0.04       4.03 f
  mult_21/FS_1/SUM[45] (fpMultiplier_DW01_add_2)          0.00       4.03 f
  mult_21/PRODUCT[47] (fpMultiplier_DW02_mult_0)          0.00       4.03 f
  U541/ZN (INV_X1)                                        0.04       4.07 r
  U331/ZN (NOR2_X1)                                       0.03       4.11 f
  U329/ZN (INV_X1)                                        0.11       4.22 r
  U361/ZN (OAI222_X1)                                     0.08       4.30 f
  result_reg[11]/D (DFF_X1)                               0.01       4.31 f
  data arrival time                                                  4.31

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  result_reg[11]/CK (DFF_X1)                              0.00       5.00 r
  library setup time                                     -0.04       4.96
  data required time                                                 4.96
  --------------------------------------------------------------------------
  data required time                                                 4.96
  data arrival time                                                 -4.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.65


  Startpoint: regB_reg[27]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: result_reg[12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpMultiplier       5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  regB_reg[27]/CK (DFF_X1)                                0.00       0.00 r
  regB_reg[27]/Q (DFF_X1)                                 0.08       0.08 f
  U375/ZN (NOR4_X1)                                       0.07       0.16 r
  U540/ZN (NAND2_X1)                                      0.04       0.20 f
  mult_21/B[23] (fpMultiplier_DW02_mult_0)                0.00       0.20 f
  mult_21/U227/ZN (INV_X1)                                0.03       0.23 r
  mult_21/U4/Z (BUF_X1)                                   0.07       0.30 r
  mult_21/U787/ZN (NOR2_X1)                               0.05       0.35 f
  mult_21/U47/Z (XOR2_X1)                                 0.08       0.42 f
  mult_21/S2_2_21/CO (FA_X1)                              0.08       0.51 f
  mult_21/S2_3_21/S (FA_X1)                               0.13       0.63 r
  mult_21/S2_4_20/S (FA_X1)                               0.10       0.74 f
  mult_21/S2_5_19/S (FA_X1)                               0.12       0.86 r
  mult_21/S2_6_18/S (FA_X1)                               0.10       0.96 f
  mult_21/S2_7_17/S (FA_X1)                               0.12       1.08 r
  mult_21/S2_8_16/S (FA_X1)                               0.10       1.18 f
  mult_21/S2_9_15/S (FA_X1)                               0.12       1.30 r
  mult_21/S2_10_14/S (FA_X1)                              0.10       1.40 f
  mult_21/S2_11_13/S (FA_X1)                              0.12       1.52 r
  mult_21/S2_12_12/S (FA_X1)                              0.10       1.62 f
  mult_21/S2_13_11/S (FA_X1)                              0.12       1.74 r
  mult_21/S2_14_10/S (FA_X1)                              0.10       1.84 f
  mult_21/S2_15_9/CO (FA_X1)                              0.08       1.92 f
  mult_21/S2_16_9/S (FA_X1)                               0.13       2.05 r
  mult_21/S2_17_8/S (FA_X1)                               0.10       2.16 f
  mult_21/S2_18_7/S (FA_X1)                               0.12       2.28 r
  mult_21/S2_19_6/S (FA_X1)                               0.10       2.38 f
  mult_21/S2_20_5/S (FA_X1)                               0.12       2.50 r
  mult_21/S2_21_4/S (FA_X1)                               0.10       2.60 f
  mult_21/S2_22_3/S (FA_X1)                               0.12       2.72 r
  mult_21/S4_2/S (FA_X1)                                  0.11       2.82 f
  mult_21/U91/Z (XOR2_X1)                                 0.07       2.90 f
  mult_21/FS_1/A[23] (fpMultiplier_DW01_add_2)            0.00       2.90 f
  mult_21/FS_1/U136/ZN (NAND2_X1)                         0.03       2.93 r
  mult_21/FS_1/U30/ZN (INV_X1)                            0.03       2.95 f
  mult_21/FS_1/U128/ZN (AOI21_X1)                         0.05       3.00 r
  mult_21/FS_1/U126/ZN (OAI21_X1)                         0.04       3.05 f
  mult_21/FS_1/U118/ZN (AOI21_X1)                         0.05       3.09 r
  mult_21/FS_1/U116/ZN (OAI21_X1)                         0.04       3.14 f
  mult_21/FS_1/U108/ZN (AOI21_X1)                         0.05       3.19 r
  mult_21/FS_1/U106/ZN (OAI21_X1)                         0.04       3.23 f
  mult_21/FS_1/U98/ZN (AOI21_X1)                          0.05       3.28 r
  mult_21/FS_1/U96/ZN (OAI21_X1)                          0.04       3.33 f
  mult_21/FS_1/U88/ZN (AOI21_X1)                          0.05       3.38 r
  mult_21/FS_1/U86/ZN (OAI21_X1)                          0.04       3.42 f
  mult_21/FS_1/U78/ZN (AOI21_X1)                          0.05       3.47 r
  mult_21/FS_1/U76/ZN (OAI21_X1)                          0.04       3.52 f
  mult_21/FS_1/U68/ZN (AOI21_X1)                          0.05       3.57 r
  mult_21/FS_1/U66/ZN (OAI21_X1)                          0.04       3.61 f
  mult_21/FS_1/U58/ZN (AOI21_X1)                          0.05       3.66 r
  mult_21/FS_1/U56/ZN (OAI21_X1)                          0.04       3.71 f
  mult_21/FS_1/U48/ZN (AOI21_X1)                          0.05       3.76 r
  mult_21/FS_1/U46/ZN (OAI21_X1)                          0.04       3.80 f
  mult_21/FS_1/U38/ZN (AOI21_X1)                          0.05       3.85 r
  mult_21/FS_1/U36/ZN (OAI21_X1)                          0.04       3.90 f
  mult_21/FS_1/U31/ZN (AOI21_X1)                          0.05       3.94 r
  mult_21/FS_1/U29/ZN (INV_X1)                            0.03       3.97 f
  mult_21/FS_1/U27/ZN (NAND2_X1)                          0.03       4.00 r
  mult_21/FS_1/U25/ZN (NAND2_X1)                          0.04       4.03 f
  mult_21/FS_1/SUM[45] (fpMultiplier_DW01_add_2)          0.00       4.03 f
  mult_21/PRODUCT[47] (fpMultiplier_DW02_mult_0)          0.00       4.03 f
  U541/ZN (INV_X1)                                        0.04       4.07 r
  U331/ZN (NOR2_X1)                                       0.03       4.11 f
  U329/ZN (INV_X1)                                        0.11       4.22 r
  U362/ZN (OAI222_X1)                                     0.08       4.30 f
  result_reg[12]/D (DFF_X1)                               0.01       4.31 f
  data arrival time                                                  4.31

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  result_reg[12]/CK (DFF_X1)                              0.00       5.00 r
  library setup time                                     -0.04       4.96
  data required time                                                 4.96
  --------------------------------------------------------------------------
  data required time                                                 4.96
  data arrival time                                                 -4.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.65


  Startpoint: regB_reg[27]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: result_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpMultiplier       5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  regB_reg[27]/CK (DFF_X1)                                0.00       0.00 r
  regB_reg[27]/Q (DFF_X1)                                 0.08       0.08 f
  U375/ZN (NOR4_X1)                                       0.07       0.16 r
  U540/ZN (NAND2_X1)                                      0.04       0.20 f
  mult_21/B[23] (fpMultiplier_DW02_mult_0)                0.00       0.20 f
  mult_21/U227/ZN (INV_X1)                                0.03       0.23 r
  mult_21/U4/Z (BUF_X1)                                   0.07       0.30 r
  mult_21/U787/ZN (NOR2_X1)                               0.05       0.35 f
  mult_21/U47/Z (XOR2_X1)                                 0.08       0.42 f
  mult_21/S2_2_21/CO (FA_X1)                              0.08       0.51 f
  mult_21/S2_3_21/S (FA_X1)                               0.13       0.63 r
  mult_21/S2_4_20/S (FA_X1)                               0.10       0.74 f
  mult_21/S2_5_19/S (FA_X1)                               0.12       0.86 r
  mult_21/S2_6_18/S (FA_X1)                               0.10       0.96 f
  mult_21/S2_7_17/S (FA_X1)                               0.12       1.08 r
  mult_21/S2_8_16/S (FA_X1)                               0.10       1.18 f
  mult_21/S2_9_15/S (FA_X1)                               0.12       1.30 r
  mult_21/S2_10_14/S (FA_X1)                              0.10       1.40 f
  mult_21/S2_11_13/S (FA_X1)                              0.12       1.52 r
  mult_21/S2_12_12/S (FA_X1)                              0.10       1.62 f
  mult_21/S2_13_11/S (FA_X1)                              0.12       1.74 r
  mult_21/S2_14_10/S (FA_X1)                              0.10       1.84 f
  mult_21/S2_15_9/CO (FA_X1)                              0.08       1.92 f
  mult_21/S2_16_9/S (FA_X1)                               0.13       2.05 r
  mult_21/S2_17_8/S (FA_X1)                               0.10       2.16 f
  mult_21/S2_18_7/S (FA_X1)                               0.12       2.28 r
  mult_21/S2_19_6/S (FA_X1)                               0.10       2.38 f
  mult_21/S2_20_5/S (FA_X1)                               0.12       2.50 r
  mult_21/S2_21_4/S (FA_X1)                               0.10       2.60 f
  mult_21/S2_22_3/S (FA_X1)                               0.12       2.72 r
  mult_21/S4_2/S (FA_X1)                                  0.11       2.82 f
  mult_21/U91/Z (XOR2_X1)                                 0.07       2.90 f
  mult_21/FS_1/A[23] (fpMultiplier_DW01_add_2)            0.00       2.90 f
  mult_21/FS_1/U136/ZN (NAND2_X1)                         0.03       2.93 r
  mult_21/FS_1/U30/ZN (INV_X1)                            0.03       2.95 f
  mult_21/FS_1/U128/ZN (AOI21_X1)                         0.05       3.00 r
  mult_21/FS_1/U126/ZN (OAI21_X1)                         0.04       3.05 f
  mult_21/FS_1/U118/ZN (AOI21_X1)                         0.05       3.09 r
  mult_21/FS_1/U116/ZN (OAI21_X1)                         0.04       3.14 f
  mult_21/FS_1/U108/ZN (AOI21_X1)                         0.05       3.19 r
  mult_21/FS_1/U106/ZN (OAI21_X1)                         0.04       3.23 f
  mult_21/FS_1/U98/ZN (AOI21_X1)                          0.05       3.28 r
  mult_21/FS_1/U96/ZN (OAI21_X1)                          0.04       3.33 f
  mult_21/FS_1/U88/ZN (AOI21_X1)                          0.05       3.38 r
  mult_21/FS_1/U86/ZN (OAI21_X1)                          0.04       3.42 f
  mult_21/FS_1/U78/ZN (AOI21_X1)                          0.05       3.47 r
  mult_21/FS_1/U76/ZN (OAI21_X1)                          0.04       3.52 f
  mult_21/FS_1/U68/ZN (AOI21_X1)                          0.05       3.57 r
  mult_21/FS_1/U66/ZN (OAI21_X1)                          0.04       3.61 f
  mult_21/FS_1/U58/ZN (AOI21_X1)                          0.05       3.66 r
  mult_21/FS_1/U56/ZN (OAI21_X1)                          0.04       3.71 f
  mult_21/FS_1/U48/ZN (AOI21_X1)                          0.05       3.76 r
  mult_21/FS_1/U46/ZN (OAI21_X1)                          0.04       3.80 f
  mult_21/FS_1/U38/ZN (AOI21_X1)                          0.05       3.85 r
  mult_21/FS_1/U36/ZN (OAI21_X1)                          0.04       3.90 f
  mult_21/FS_1/U31/ZN (AOI21_X1)                          0.05       3.94 r
  mult_21/FS_1/U29/ZN (INV_X1)                            0.03       3.97 f
  mult_21/FS_1/U27/ZN (NAND2_X1)                          0.03       4.00 r
  mult_21/FS_1/U25/ZN (NAND2_X1)                          0.04       4.03 f
  mult_21/FS_1/SUM[45] (fpMultiplier_DW01_add_2)          0.00       4.03 f
  mult_21/PRODUCT[47] (fpMultiplier_DW02_mult_0)          0.00       4.03 f
  U541/ZN (INV_X1)                                        0.04       4.07 r
  U331/ZN (NOR2_X1)                                       0.03       4.11 f
  U329/ZN (INV_X1)                                        0.11       4.22 r
  U363/ZN (OAI222_X1)                                     0.08       4.30 f
  result_reg[13]/D (DFF_X1)                               0.01       4.31 f
  data arrival time                                                  4.31

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  result_reg[13]/CK (DFF_X1)                              0.00       5.00 r
  library setup time                                     -0.04       4.96
  data required time                                                 4.96
  --------------------------------------------------------------------------
  data required time                                                 4.96
  data arrival time                                                 -4.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.65


  Startpoint: regB_reg[27]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: result_reg[14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpMultiplier       5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  regB_reg[27]/CK (DFF_X1)                                0.00       0.00 r
  regB_reg[27]/Q (DFF_X1)                                 0.08       0.08 f
  U375/ZN (NOR4_X1)                                       0.07       0.16 r
  U540/ZN (NAND2_X1)                                      0.04       0.20 f
  mult_21/B[23] (fpMultiplier_DW02_mult_0)                0.00       0.20 f
  mult_21/U227/ZN (INV_X1)                                0.03       0.23 r
  mult_21/U4/Z (BUF_X1)                                   0.07       0.30 r
  mult_21/U787/ZN (NOR2_X1)                               0.05       0.35 f
  mult_21/U47/Z (XOR2_X1)                                 0.08       0.42 f
  mult_21/S2_2_21/CO (FA_X1)                              0.08       0.51 f
  mult_21/S2_3_21/S (FA_X1)                               0.13       0.63 r
  mult_21/S2_4_20/S (FA_X1)                               0.10       0.74 f
  mult_21/S2_5_19/S (FA_X1)                               0.12       0.86 r
  mult_21/S2_6_18/S (FA_X1)                               0.10       0.96 f
  mult_21/S2_7_17/S (FA_X1)                               0.12       1.08 r
  mult_21/S2_8_16/S (FA_X1)                               0.10       1.18 f
  mult_21/S2_9_15/S (FA_X1)                               0.12       1.30 r
  mult_21/S2_10_14/S (FA_X1)                              0.10       1.40 f
  mult_21/S2_11_13/S (FA_X1)                              0.12       1.52 r
  mult_21/S2_12_12/S (FA_X1)                              0.10       1.62 f
  mult_21/S2_13_11/S (FA_X1)                              0.12       1.74 r
  mult_21/S2_14_10/S (FA_X1)                              0.10       1.84 f
  mult_21/S2_15_9/CO (FA_X1)                              0.08       1.92 f
  mult_21/S2_16_9/S (FA_X1)                               0.13       2.05 r
  mult_21/S2_17_8/S (FA_X1)                               0.10       2.16 f
  mult_21/S2_18_7/S (FA_X1)                               0.12       2.28 r
  mult_21/S2_19_6/S (FA_X1)                               0.10       2.38 f
  mult_21/S2_20_5/S (FA_X1)                               0.12       2.50 r
  mult_21/S2_21_4/S (FA_X1)                               0.10       2.60 f
  mult_21/S2_22_3/S (FA_X1)                               0.12       2.72 r
  mult_21/S4_2/S (FA_X1)                                  0.11       2.82 f
  mult_21/U91/Z (XOR2_X1)                                 0.07       2.90 f
  mult_21/FS_1/A[23] (fpMultiplier_DW01_add_2)            0.00       2.90 f
  mult_21/FS_1/U136/ZN (NAND2_X1)                         0.03       2.93 r
  mult_21/FS_1/U30/ZN (INV_X1)                            0.03       2.95 f
  mult_21/FS_1/U128/ZN (AOI21_X1)                         0.05       3.00 r
  mult_21/FS_1/U126/ZN (OAI21_X1)                         0.04       3.05 f
  mult_21/FS_1/U118/ZN (AOI21_X1)                         0.05       3.09 r
  mult_21/FS_1/U116/ZN (OAI21_X1)                         0.04       3.14 f
  mult_21/FS_1/U108/ZN (AOI21_X1)                         0.05       3.19 r
  mult_21/FS_1/U106/ZN (OAI21_X1)                         0.04       3.23 f
  mult_21/FS_1/U98/ZN (AOI21_X1)                          0.05       3.28 r
  mult_21/FS_1/U96/ZN (OAI21_X1)                          0.04       3.33 f
  mult_21/FS_1/U88/ZN (AOI21_X1)                          0.05       3.38 r
  mult_21/FS_1/U86/ZN (OAI21_X1)                          0.04       3.42 f
  mult_21/FS_1/U78/ZN (AOI21_X1)                          0.05       3.47 r
  mult_21/FS_1/U76/ZN (OAI21_X1)                          0.04       3.52 f
  mult_21/FS_1/U68/ZN (AOI21_X1)                          0.05       3.57 r
  mult_21/FS_1/U66/ZN (OAI21_X1)                          0.04       3.61 f
  mult_21/FS_1/U58/ZN (AOI21_X1)                          0.05       3.66 r
  mult_21/FS_1/U56/ZN (OAI21_X1)                          0.04       3.71 f
  mult_21/FS_1/U48/ZN (AOI21_X1)                          0.05       3.76 r
  mult_21/FS_1/U46/ZN (OAI21_X1)                          0.04       3.80 f
  mult_21/FS_1/U38/ZN (AOI21_X1)                          0.05       3.85 r
  mult_21/FS_1/U36/ZN (OAI21_X1)                          0.04       3.90 f
  mult_21/FS_1/U31/ZN (AOI21_X1)                          0.05       3.94 r
  mult_21/FS_1/U29/ZN (INV_X1)                            0.03       3.97 f
  mult_21/FS_1/U27/ZN (NAND2_X1)                          0.03       4.00 r
  mult_21/FS_1/U25/ZN (NAND2_X1)                          0.04       4.03 f
  mult_21/FS_1/SUM[45] (fpMultiplier_DW01_add_2)          0.00       4.03 f
  mult_21/PRODUCT[47] (fpMultiplier_DW02_mult_0)          0.00       4.03 f
  U541/ZN (INV_X1)                                        0.04       4.07 r
  U331/ZN (NOR2_X1)                                       0.03       4.11 f
  U329/ZN (INV_X1)                                        0.11       4.22 r
  U364/ZN (OAI222_X1)                                     0.08       4.30 f
  result_reg[14]/D (DFF_X1)                               0.01       4.31 f
  data arrival time                                                  4.31

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  result_reg[14]/CK (DFF_X1)                              0.00       5.00 r
  library setup time                                     -0.04       4.96
  data required time                                                 4.96
  --------------------------------------------------------------------------
  data required time                                                 4.96
  data arrival time                                                 -4.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.65


  Startpoint: regB_reg[27]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: result_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpMultiplier       5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  regB_reg[27]/CK (DFF_X1)                                0.00       0.00 r
  regB_reg[27]/Q (DFF_X1)                                 0.08       0.08 f
  U375/ZN (NOR4_X1)                                       0.07       0.16 r
  U540/ZN (NAND2_X1)                                      0.04       0.20 f
  mult_21/B[23] (fpMultiplier_DW02_mult_0)                0.00       0.20 f
  mult_21/U227/ZN (INV_X1)                                0.03       0.23 r
  mult_21/U4/Z (BUF_X1)                                   0.07       0.30 r
  mult_21/U787/ZN (NOR2_X1)                               0.05       0.35 f
  mult_21/U47/Z (XOR2_X1)                                 0.08       0.42 f
  mult_21/S2_2_21/CO (FA_X1)                              0.08       0.51 f
  mult_21/S2_3_21/S (FA_X1)                               0.13       0.63 r
  mult_21/S2_4_20/S (FA_X1)                               0.10       0.74 f
  mult_21/S2_5_19/S (FA_X1)                               0.12       0.86 r
  mult_21/S2_6_18/S (FA_X1)                               0.10       0.96 f
  mult_21/S2_7_17/S (FA_X1)                               0.12       1.08 r
  mult_21/S2_8_16/S (FA_X1)                               0.10       1.18 f
  mult_21/S2_9_15/S (FA_X1)                               0.12       1.30 r
  mult_21/S2_10_14/S (FA_X1)                              0.10       1.40 f
  mult_21/S2_11_13/S (FA_X1)                              0.12       1.52 r
  mult_21/S2_12_12/S (FA_X1)                              0.10       1.62 f
  mult_21/S2_13_11/S (FA_X1)                              0.12       1.74 r
  mult_21/S2_14_10/S (FA_X1)                              0.10       1.84 f
  mult_21/S2_15_9/CO (FA_X1)                              0.08       1.92 f
  mult_21/S2_16_9/S (FA_X1)                               0.13       2.05 r
  mult_21/S2_17_8/S (FA_X1)                               0.10       2.16 f
  mult_21/S2_18_7/S (FA_X1)                               0.12       2.28 r
  mult_21/S2_19_6/S (FA_X1)                               0.10       2.38 f
  mult_21/S2_20_5/S (FA_X1)                               0.12       2.50 r
  mult_21/S2_21_4/S (FA_X1)                               0.10       2.60 f
  mult_21/S2_22_3/S (FA_X1)                               0.12       2.72 r
  mult_21/S4_2/S (FA_X1)                                  0.11       2.82 f
  mult_21/U91/Z (XOR2_X1)                                 0.07       2.90 f
  mult_21/FS_1/A[23] (fpMultiplier_DW01_add_2)            0.00       2.90 f
  mult_21/FS_1/U136/ZN (NAND2_X1)                         0.03       2.93 r
  mult_21/FS_1/U30/ZN (INV_X1)                            0.03       2.95 f
  mult_21/FS_1/U128/ZN (AOI21_X1)                         0.05       3.00 r
  mult_21/FS_1/U126/ZN (OAI21_X1)                         0.04       3.05 f
  mult_21/FS_1/U118/ZN (AOI21_X1)                         0.05       3.09 r
  mult_21/FS_1/U116/ZN (OAI21_X1)                         0.04       3.14 f
  mult_21/FS_1/U108/ZN (AOI21_X1)                         0.05       3.19 r
  mult_21/FS_1/U106/ZN (OAI21_X1)                         0.04       3.23 f
  mult_21/FS_1/U98/ZN (AOI21_X1)                          0.05       3.28 r
  mult_21/FS_1/U96/ZN (OAI21_X1)                          0.04       3.33 f
  mult_21/FS_1/U88/ZN (AOI21_X1)                          0.05       3.38 r
  mult_21/FS_1/U86/ZN (OAI21_X1)                          0.04       3.42 f
  mult_21/FS_1/U78/ZN (AOI21_X1)                          0.05       3.47 r
  mult_21/FS_1/U76/ZN (OAI21_X1)                          0.04       3.52 f
  mult_21/FS_1/U68/ZN (AOI21_X1)                          0.05       3.57 r
  mult_21/FS_1/U66/ZN (OAI21_X1)                          0.04       3.61 f
  mult_21/FS_1/U58/ZN (AOI21_X1)                          0.05       3.66 r
  mult_21/FS_1/U56/ZN (OAI21_X1)                          0.04       3.71 f
  mult_21/FS_1/U48/ZN (AOI21_X1)                          0.05       3.76 r
  mult_21/FS_1/U46/ZN (OAI21_X1)                          0.04       3.80 f
  mult_21/FS_1/U38/ZN (AOI21_X1)                          0.05       3.85 r
  mult_21/FS_1/U36/ZN (OAI21_X1)                          0.04       3.90 f
  mult_21/FS_1/U31/ZN (AOI21_X1)                          0.05       3.94 r
  mult_21/FS_1/U29/ZN (INV_X1)                            0.03       3.97 f
  mult_21/FS_1/U27/ZN (NAND2_X1)                          0.03       4.00 r
  mult_21/FS_1/U25/ZN (NAND2_X1)                          0.04       4.03 f
  mult_21/FS_1/SUM[45] (fpMultiplier_DW01_add_2)          0.00       4.03 f
  mult_21/PRODUCT[47] (fpMultiplier_DW02_mult_0)          0.00       4.03 f
  U541/ZN (INV_X1)                                        0.04       4.07 r
  U331/ZN (NOR2_X1)                                       0.03       4.11 f
  U329/ZN (INV_X1)                                        0.11       4.22 r
  U365/ZN (OAI222_X1)                                     0.08       4.30 f
  result_reg[15]/D (DFF_X1)                               0.01       4.31 f
  data arrival time                                                  4.31

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  result_reg[15]/CK (DFF_X1)                              0.00       5.00 r
  library setup time                                     -0.04       4.96
  data required time                                                 4.96
  --------------------------------------------------------------------------
  data required time                                                 4.96
  data arrival time                                                 -4.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.65


  Startpoint: regB_reg[27]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: result_reg[16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpMultiplier       5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  regB_reg[27]/CK (DFF_X1)                                0.00       0.00 r
  regB_reg[27]/Q (DFF_X1)                                 0.08       0.08 f
  U375/ZN (NOR4_X1)                                       0.07       0.16 r
  U540/ZN (NAND2_X1)                                      0.04       0.20 f
  mult_21/B[23] (fpMultiplier_DW02_mult_0)                0.00       0.20 f
  mult_21/U227/ZN (INV_X1)                                0.03       0.23 r
  mult_21/U4/Z (BUF_X1)                                   0.07       0.30 r
  mult_21/U787/ZN (NOR2_X1)                               0.05       0.35 f
  mult_21/U47/Z (XOR2_X1)                                 0.08       0.42 f
  mult_21/S2_2_21/CO (FA_X1)                              0.08       0.51 f
  mult_21/S2_3_21/S (FA_X1)                               0.13       0.63 r
  mult_21/S2_4_20/S (FA_X1)                               0.10       0.74 f
  mult_21/S2_5_19/S (FA_X1)                               0.12       0.86 r
  mult_21/S2_6_18/S (FA_X1)                               0.10       0.96 f
  mult_21/S2_7_17/S (FA_X1)                               0.12       1.08 r
  mult_21/S2_8_16/S (FA_X1)                               0.10       1.18 f
  mult_21/S2_9_15/S (FA_X1)                               0.12       1.30 r
  mult_21/S2_10_14/S (FA_X1)                              0.10       1.40 f
  mult_21/S2_11_13/S (FA_X1)                              0.12       1.52 r
  mult_21/S2_12_12/S (FA_X1)                              0.10       1.62 f
  mult_21/S2_13_11/S (FA_X1)                              0.12       1.74 r
  mult_21/S2_14_10/S (FA_X1)                              0.10       1.84 f
  mult_21/S2_15_9/CO (FA_X1)                              0.08       1.92 f
  mult_21/S2_16_9/S (FA_X1)                               0.13       2.05 r
  mult_21/S2_17_8/S (FA_X1)                               0.10       2.16 f
  mult_21/S2_18_7/S (FA_X1)                               0.12       2.28 r
  mult_21/S2_19_6/S (FA_X1)                               0.10       2.38 f
  mult_21/S2_20_5/S (FA_X1)                               0.12       2.50 r
  mult_21/S2_21_4/S (FA_X1)                               0.10       2.60 f
  mult_21/S2_22_3/S (FA_X1)                               0.12       2.72 r
  mult_21/S4_2/S (FA_X1)                                  0.11       2.82 f
  mult_21/U91/Z (XOR2_X1)                                 0.07       2.90 f
  mult_21/FS_1/A[23] (fpMultiplier_DW01_add_2)            0.00       2.90 f
  mult_21/FS_1/U136/ZN (NAND2_X1)                         0.03       2.93 r
  mult_21/FS_1/U30/ZN (INV_X1)                            0.03       2.95 f
  mult_21/FS_1/U128/ZN (AOI21_X1)                         0.05       3.00 r
  mult_21/FS_1/U126/ZN (OAI21_X1)                         0.04       3.05 f
  mult_21/FS_1/U118/ZN (AOI21_X1)                         0.05       3.09 r
  mult_21/FS_1/U116/ZN (OAI21_X1)                         0.04       3.14 f
  mult_21/FS_1/U108/ZN (AOI21_X1)                         0.05       3.19 r
  mult_21/FS_1/U106/ZN (OAI21_X1)                         0.04       3.23 f
  mult_21/FS_1/U98/ZN (AOI21_X1)                          0.05       3.28 r
  mult_21/FS_1/U96/ZN (OAI21_X1)                          0.04       3.33 f
  mult_21/FS_1/U88/ZN (AOI21_X1)                          0.05       3.38 r
  mult_21/FS_1/U86/ZN (OAI21_X1)                          0.04       3.42 f
  mult_21/FS_1/U78/ZN (AOI21_X1)                          0.05       3.47 r
  mult_21/FS_1/U76/ZN (OAI21_X1)                          0.04       3.52 f
  mult_21/FS_1/U68/ZN (AOI21_X1)                          0.05       3.57 r
  mult_21/FS_1/U66/ZN (OAI21_X1)                          0.04       3.61 f
  mult_21/FS_1/U58/ZN (AOI21_X1)                          0.05       3.66 r
  mult_21/FS_1/U56/ZN (OAI21_X1)                          0.04       3.71 f
  mult_21/FS_1/U48/ZN (AOI21_X1)                          0.05       3.76 r
  mult_21/FS_1/U46/ZN (OAI21_X1)                          0.04       3.80 f
  mult_21/FS_1/U38/ZN (AOI21_X1)                          0.05       3.85 r
  mult_21/FS_1/U36/ZN (OAI21_X1)                          0.04       3.90 f
  mult_21/FS_1/U31/ZN (AOI21_X1)                          0.05       3.94 r
  mult_21/FS_1/U29/ZN (INV_X1)                            0.03       3.97 f
  mult_21/FS_1/U27/ZN (NAND2_X1)                          0.03       4.00 r
  mult_21/FS_1/U25/ZN (NAND2_X1)                          0.04       4.03 f
  mult_21/FS_1/SUM[45] (fpMultiplier_DW01_add_2)          0.00       4.03 f
  mult_21/PRODUCT[47] (fpMultiplier_DW02_mult_0)          0.00       4.03 f
  U541/ZN (INV_X1)                                        0.04       4.07 r
  U331/ZN (NOR2_X1)                                       0.03       4.11 f
  U329/ZN (INV_X1)                                        0.11       4.22 r
  U366/ZN (OAI222_X1)                                     0.08       4.30 f
  result_reg[16]/D (DFF_X1)                               0.01       4.31 f
  data arrival time                                                  4.31

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  result_reg[16]/CK (DFF_X1)                              0.00       5.00 r
  library setup time                                     -0.04       4.96
  data required time                                                 4.96
  --------------------------------------------------------------------------
  data required time                                                 4.96
  data arrival time                                                 -4.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.65


  Startpoint: regB_reg[27]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: result_reg[17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpMultiplier       5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  regB_reg[27]/CK (DFF_X1)                                0.00       0.00 r
  regB_reg[27]/Q (DFF_X1)                                 0.08       0.08 f
  U375/ZN (NOR4_X1)                                       0.07       0.16 r
  U540/ZN (NAND2_X1)                                      0.04       0.20 f
  mult_21/B[23] (fpMultiplier_DW02_mult_0)                0.00       0.20 f
  mult_21/U227/ZN (INV_X1)                                0.03       0.23 r
  mult_21/U4/Z (BUF_X1)                                   0.07       0.30 r
  mult_21/U787/ZN (NOR2_X1)                               0.05       0.35 f
  mult_21/U47/Z (XOR2_X1)                                 0.08       0.42 f
  mult_21/S2_2_21/CO (FA_X1)                              0.08       0.51 f
  mult_21/S2_3_21/S (FA_X1)                               0.13       0.63 r
  mult_21/S2_4_20/S (FA_X1)                               0.10       0.74 f
  mult_21/S2_5_19/S (FA_X1)                               0.12       0.86 r
  mult_21/S2_6_18/S (FA_X1)                               0.10       0.96 f
  mult_21/S2_7_17/S (FA_X1)                               0.12       1.08 r
  mult_21/S2_8_16/S (FA_X1)                               0.10       1.18 f
  mult_21/S2_9_15/S (FA_X1)                               0.12       1.30 r
  mult_21/S2_10_14/S (FA_X1)                              0.10       1.40 f
  mult_21/S2_11_13/S (FA_X1)                              0.12       1.52 r
  mult_21/S2_12_12/S (FA_X1)                              0.10       1.62 f
  mult_21/S2_13_11/S (FA_X1)                              0.12       1.74 r
  mult_21/S2_14_10/S (FA_X1)                              0.10       1.84 f
  mult_21/S2_15_9/CO (FA_X1)                              0.08       1.92 f
  mult_21/S2_16_9/S (FA_X1)                               0.13       2.05 r
  mult_21/S2_17_8/S (FA_X1)                               0.10       2.16 f
  mult_21/S2_18_7/S (FA_X1)                               0.12       2.28 r
  mult_21/S2_19_6/S (FA_X1)                               0.10       2.38 f
  mult_21/S2_20_5/S (FA_X1)                               0.12       2.50 r
  mult_21/S2_21_4/S (FA_X1)                               0.10       2.60 f
  mult_21/S2_22_3/S (FA_X1)                               0.12       2.72 r
  mult_21/S4_2/S (FA_X1)                                  0.11       2.82 f
  mult_21/U91/Z (XOR2_X1)                                 0.07       2.90 f
  mult_21/FS_1/A[23] (fpMultiplier_DW01_add_2)            0.00       2.90 f
  mult_21/FS_1/U136/ZN (NAND2_X1)                         0.03       2.93 r
  mult_21/FS_1/U30/ZN (INV_X1)                            0.03       2.95 f
  mult_21/FS_1/U128/ZN (AOI21_X1)                         0.05       3.00 r
  mult_21/FS_1/U126/ZN (OAI21_X1)                         0.04       3.05 f
  mult_21/FS_1/U118/ZN (AOI21_X1)                         0.05       3.09 r
  mult_21/FS_1/U116/ZN (OAI21_X1)                         0.04       3.14 f
  mult_21/FS_1/U108/ZN (AOI21_X1)                         0.05       3.19 r
  mult_21/FS_1/U106/ZN (OAI21_X1)                         0.04       3.23 f
  mult_21/FS_1/U98/ZN (AOI21_X1)                          0.05       3.28 r
  mult_21/FS_1/U96/ZN (OAI21_X1)                          0.04       3.33 f
  mult_21/FS_1/U88/ZN (AOI21_X1)                          0.05       3.38 r
  mult_21/FS_1/U86/ZN (OAI21_X1)                          0.04       3.42 f
  mult_21/FS_1/U78/ZN (AOI21_X1)                          0.05       3.47 r
  mult_21/FS_1/U76/ZN (OAI21_X1)                          0.04       3.52 f
  mult_21/FS_1/U68/ZN (AOI21_X1)                          0.05       3.57 r
  mult_21/FS_1/U66/ZN (OAI21_X1)                          0.04       3.61 f
  mult_21/FS_1/U58/ZN (AOI21_X1)                          0.05       3.66 r
  mult_21/FS_1/U56/ZN (OAI21_X1)                          0.04       3.71 f
  mult_21/FS_1/U48/ZN (AOI21_X1)                          0.05       3.76 r
  mult_21/FS_1/U46/ZN (OAI21_X1)                          0.04       3.80 f
  mult_21/FS_1/U38/ZN (AOI21_X1)                          0.05       3.85 r
  mult_21/FS_1/U36/ZN (OAI21_X1)                          0.04       3.90 f
  mult_21/FS_1/U31/ZN (AOI21_X1)                          0.05       3.94 r
  mult_21/FS_1/U29/ZN (INV_X1)                            0.03       3.97 f
  mult_21/FS_1/U27/ZN (NAND2_X1)                          0.03       4.00 r
  mult_21/FS_1/U25/ZN (NAND2_X1)                          0.04       4.03 f
  mult_21/FS_1/SUM[45] (fpMultiplier_DW01_add_2)          0.00       4.03 f
  mult_21/PRODUCT[47] (fpMultiplier_DW02_mult_0)          0.00       4.03 f
  U541/ZN (INV_X1)                                        0.04       4.07 r
  U331/ZN (NOR2_X1)                                       0.03       4.11 f
  U329/ZN (INV_X1)                                        0.11       4.22 r
  U367/ZN (OAI222_X1)                                     0.08       4.30 f
  result_reg[17]/D (DFF_X1)                               0.01       4.31 f
  data arrival time                                                  4.31

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  result_reg[17]/CK (DFF_X1)                              0.00       5.00 r
  library setup time                                     -0.04       4.96
  data required time                                                 4.96
  --------------------------------------------------------------------------
  data required time                                                 4.96
  data arrival time                                                 -4.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.65


  Startpoint: regB_reg[27]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: result_reg[18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpMultiplier       5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  regB_reg[27]/CK (DFF_X1)                                0.00       0.00 r
  regB_reg[27]/Q (DFF_X1)                                 0.08       0.08 f
  U375/ZN (NOR4_X1)                                       0.07       0.16 r
  U540/ZN (NAND2_X1)                                      0.04       0.20 f
  mult_21/B[23] (fpMultiplier_DW02_mult_0)                0.00       0.20 f
  mult_21/U227/ZN (INV_X1)                                0.03       0.23 r
  mult_21/U4/Z (BUF_X1)                                   0.07       0.30 r
  mult_21/U787/ZN (NOR2_X1)                               0.05       0.35 f
  mult_21/U47/Z (XOR2_X1)                                 0.08       0.42 f
  mult_21/S2_2_21/CO (FA_X1)                              0.08       0.51 f
  mult_21/S2_3_21/S (FA_X1)                               0.13       0.63 r
  mult_21/S2_4_20/S (FA_X1)                               0.10       0.74 f
  mult_21/S2_5_19/S (FA_X1)                               0.12       0.86 r
  mult_21/S2_6_18/S (FA_X1)                               0.10       0.96 f
  mult_21/S2_7_17/S (FA_X1)                               0.12       1.08 r
  mult_21/S2_8_16/S (FA_X1)                               0.10       1.18 f
  mult_21/S2_9_15/S (FA_X1)                               0.12       1.30 r
  mult_21/S2_10_14/S (FA_X1)                              0.10       1.40 f
  mult_21/S2_11_13/S (FA_X1)                              0.12       1.52 r
  mult_21/S2_12_12/S (FA_X1)                              0.10       1.62 f
  mult_21/S2_13_11/S (FA_X1)                              0.12       1.74 r
  mult_21/S2_14_10/S (FA_X1)                              0.10       1.84 f
  mult_21/S2_15_9/CO (FA_X1)                              0.08       1.92 f
  mult_21/S2_16_9/S (FA_X1)                               0.13       2.05 r
  mult_21/S2_17_8/S (FA_X1)                               0.10       2.16 f
  mult_21/S2_18_7/S (FA_X1)                               0.12       2.28 r
  mult_21/S2_19_6/S (FA_X1)                               0.10       2.38 f
  mult_21/S2_20_5/S (FA_X1)                               0.12       2.50 r
  mult_21/S2_21_4/S (FA_X1)                               0.10       2.60 f
  mult_21/S2_22_3/S (FA_X1)                               0.12       2.72 r
  mult_21/S4_2/S (FA_X1)                                  0.11       2.82 f
  mult_21/U91/Z (XOR2_X1)                                 0.07       2.90 f
  mult_21/FS_1/A[23] (fpMultiplier_DW01_add_2)            0.00       2.90 f
  mult_21/FS_1/U136/ZN (NAND2_X1)                         0.03       2.93 r
  mult_21/FS_1/U30/ZN (INV_X1)                            0.03       2.95 f
  mult_21/FS_1/U128/ZN (AOI21_X1)                         0.05       3.00 r
  mult_21/FS_1/U126/ZN (OAI21_X1)                         0.04       3.05 f
  mult_21/FS_1/U118/ZN (AOI21_X1)                         0.05       3.09 r
  mult_21/FS_1/U116/ZN (OAI21_X1)                         0.04       3.14 f
  mult_21/FS_1/U108/ZN (AOI21_X1)                         0.05       3.19 r
  mult_21/FS_1/U106/ZN (OAI21_X1)                         0.04       3.23 f
  mult_21/FS_1/U98/ZN (AOI21_X1)                          0.05       3.28 r
  mult_21/FS_1/U96/ZN (OAI21_X1)                          0.04       3.33 f
  mult_21/FS_1/U88/ZN (AOI21_X1)                          0.05       3.38 r
  mult_21/FS_1/U86/ZN (OAI21_X1)                          0.04       3.42 f
  mult_21/FS_1/U78/ZN (AOI21_X1)                          0.05       3.47 r
  mult_21/FS_1/U76/ZN (OAI21_X1)                          0.04       3.52 f
  mult_21/FS_1/U68/ZN (AOI21_X1)                          0.05       3.57 r
  mult_21/FS_1/U66/ZN (OAI21_X1)                          0.04       3.61 f
  mult_21/FS_1/U58/ZN (AOI21_X1)                          0.05       3.66 r
  mult_21/FS_1/U56/ZN (OAI21_X1)                          0.04       3.71 f
  mult_21/FS_1/U48/ZN (AOI21_X1)                          0.05       3.76 r
  mult_21/FS_1/U46/ZN (OAI21_X1)                          0.04       3.80 f
  mult_21/FS_1/U38/ZN (AOI21_X1)                          0.05       3.85 r
  mult_21/FS_1/U36/ZN (OAI21_X1)                          0.04       3.90 f
  mult_21/FS_1/U31/ZN (AOI21_X1)                          0.05       3.94 r
  mult_21/FS_1/U29/ZN (INV_X1)                            0.03       3.97 f
  mult_21/FS_1/U27/ZN (NAND2_X1)                          0.03       4.00 r
  mult_21/FS_1/U25/ZN (NAND2_X1)                          0.04       4.03 f
  mult_21/FS_1/SUM[45] (fpMultiplier_DW01_add_2)          0.00       4.03 f
  mult_21/PRODUCT[47] (fpMultiplier_DW02_mult_0)          0.00       4.03 f
  U541/ZN (INV_X1)                                        0.04       4.07 r
  U331/ZN (NOR2_X1)                                       0.03       4.11 f
  U329/ZN (INV_X1)                                        0.11       4.22 r
  U368/ZN (OAI222_X1)                                     0.08       4.30 f
  result_reg[18]/D (DFF_X1)                               0.01       4.31 f
  data arrival time                                                  4.31

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  result_reg[18]/CK (DFF_X1)                              0.00       5.00 r
  library setup time                                     -0.04       4.96
  data required time                                                 4.96
  --------------------------------------------------------------------------
  data required time                                                 4.96
  data arrival time                                                 -4.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.65


  Startpoint: regB_reg[27]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: result_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpMultiplier       5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  regB_reg[27]/CK (DFF_X1)                                0.00       0.00 r
  regB_reg[27]/Q (DFF_X1)                                 0.08       0.08 f
  U375/ZN (NOR4_X1)                                       0.07       0.16 r
  U540/ZN (NAND2_X1)                                      0.04       0.20 f
  mult_21/B[23] (fpMultiplier_DW02_mult_0)                0.00       0.20 f
  mult_21/U227/ZN (INV_X1)                                0.03       0.23 r
  mult_21/U4/Z (BUF_X1)                                   0.07       0.30 r
  mult_21/U787/ZN (NOR2_X1)                               0.05       0.35 f
  mult_21/U47/Z (XOR2_X1)                                 0.08       0.42 f
  mult_21/S2_2_21/CO (FA_X1)                              0.08       0.51 f
  mult_21/S2_3_21/S (FA_X1)                               0.13       0.63 r
  mult_21/S2_4_20/S (FA_X1)                               0.10       0.74 f
  mult_21/S2_5_19/S (FA_X1)                               0.12       0.86 r
  mult_21/S2_6_18/S (FA_X1)                               0.10       0.96 f
  mult_21/S2_7_17/S (FA_X1)                               0.12       1.08 r
  mult_21/S2_8_16/S (FA_X1)                               0.10       1.18 f
  mult_21/S2_9_15/S (FA_X1)                               0.12       1.30 r
  mult_21/S2_10_14/S (FA_X1)                              0.10       1.40 f
  mult_21/S2_11_13/S (FA_X1)                              0.12       1.52 r
  mult_21/S2_12_12/S (FA_X1)                              0.10       1.62 f
  mult_21/S2_13_11/S (FA_X1)                              0.12       1.74 r
  mult_21/S2_14_10/S (FA_X1)                              0.10       1.84 f
  mult_21/S2_15_9/CO (FA_X1)                              0.08       1.92 f
  mult_21/S2_16_9/S (FA_X1)                               0.13       2.05 r
  mult_21/S2_17_8/S (FA_X1)                               0.10       2.16 f
  mult_21/S2_18_7/S (FA_X1)                               0.12       2.28 r
  mult_21/S2_19_6/S (FA_X1)                               0.10       2.38 f
  mult_21/S2_20_5/S (FA_X1)                               0.12       2.50 r
  mult_21/S2_21_4/S (FA_X1)                               0.10       2.60 f
  mult_21/S2_22_3/S (FA_X1)                               0.12       2.72 r
  mult_21/S4_2/S (FA_X1)                                  0.11       2.82 f
  mult_21/U91/Z (XOR2_X1)                                 0.07       2.90 f
  mult_21/FS_1/A[23] (fpMultiplier_DW01_add_2)            0.00       2.90 f
  mult_21/FS_1/U136/ZN (NAND2_X1)                         0.03       2.93 r
  mult_21/FS_1/U30/ZN (INV_X1)                            0.03       2.95 f
  mult_21/FS_1/U128/ZN (AOI21_X1)                         0.05       3.00 r
  mult_21/FS_1/U126/ZN (OAI21_X1)                         0.04       3.05 f
  mult_21/FS_1/U118/ZN (AOI21_X1)                         0.05       3.09 r
  mult_21/FS_1/U116/ZN (OAI21_X1)                         0.04       3.14 f
  mult_21/FS_1/U108/ZN (AOI21_X1)                         0.05       3.19 r
  mult_21/FS_1/U106/ZN (OAI21_X1)                         0.04       3.23 f
  mult_21/FS_1/U98/ZN (AOI21_X1)                          0.05       3.28 r
  mult_21/FS_1/U96/ZN (OAI21_X1)                          0.04       3.33 f
  mult_21/FS_1/U88/ZN (AOI21_X1)                          0.05       3.38 r
  mult_21/FS_1/U86/ZN (OAI21_X1)                          0.04       3.42 f
  mult_21/FS_1/U78/ZN (AOI21_X1)                          0.05       3.47 r
  mult_21/FS_1/U76/ZN (OAI21_X1)                          0.04       3.52 f
  mult_21/FS_1/U68/ZN (AOI21_X1)                          0.05       3.57 r
  mult_21/FS_1/U66/ZN (OAI21_X1)                          0.04       3.61 f
  mult_21/FS_1/U58/ZN (AOI21_X1)                          0.05       3.66 r
  mult_21/FS_1/U56/ZN (OAI21_X1)                          0.04       3.71 f
  mult_21/FS_1/U48/ZN (AOI21_X1)                          0.05       3.76 r
  mult_21/FS_1/U46/ZN (OAI21_X1)                          0.04       3.80 f
  mult_21/FS_1/U38/ZN (AOI21_X1)                          0.05       3.85 r
  mult_21/FS_1/U36/ZN (OAI21_X1)                          0.04       3.90 f
  mult_21/FS_1/U31/ZN (AOI21_X1)                          0.05       3.94 r
  mult_21/FS_1/U29/ZN (INV_X1)                            0.03       3.97 f
  mult_21/FS_1/U27/ZN (NAND2_X1)                          0.03       4.00 r
  mult_21/FS_1/U25/ZN (NAND2_X1)                          0.04       4.03 f
  mult_21/FS_1/SUM[45] (fpMultiplier_DW01_add_2)          0.00       4.03 f
  mult_21/PRODUCT[47] (fpMultiplier_DW02_mult_0)          0.00       4.03 f
  U541/ZN (INV_X1)                                        0.04       4.07 r
  U331/ZN (NOR2_X1)                                       0.03       4.11 f
  U329/ZN (INV_X1)                                        0.11       4.22 r
  U369/ZN (OAI222_X1)                                     0.08       4.30 f
  result_reg[19]/D (DFF_X1)                               0.01       4.31 f
  data arrival time                                                  4.31

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  result_reg[19]/CK (DFF_X1)                              0.00       5.00 r
  library setup time                                     -0.04       4.96
  data required time                                                 4.96
  --------------------------------------------------------------------------
  data required time                                                 4.96
  data arrival time                                                 -4.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.65


  Startpoint: regB_reg[27]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: result_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpMultiplier       5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  regB_reg[27]/CK (DFF_X1)                                0.00       0.00 r
  regB_reg[27]/Q (DFF_X1)                                 0.08       0.08 f
  U375/ZN (NOR4_X1)                                       0.07       0.16 r
  U540/ZN (NAND2_X1)                                      0.04       0.20 f
  mult_21/B[23] (fpMultiplier_DW02_mult_0)                0.00       0.20 f
  mult_21/U227/ZN (INV_X1)                                0.03       0.23 r
  mult_21/U4/Z (BUF_X1)                                   0.07       0.30 r
  mult_21/U787/ZN (NOR2_X1)                               0.05       0.35 f
  mult_21/U47/Z (XOR2_X1)                                 0.08       0.42 f
  mult_21/S2_2_21/CO (FA_X1)                              0.08       0.51 f
  mult_21/S2_3_21/S (FA_X1)                               0.13       0.63 r
  mult_21/S2_4_20/S (FA_X1)                               0.10       0.74 f
  mult_21/S2_5_19/S (FA_X1)                               0.12       0.86 r
  mult_21/S2_6_18/S (FA_X1)                               0.10       0.96 f
  mult_21/S2_7_17/S (FA_X1)                               0.12       1.08 r
  mult_21/S2_8_16/S (FA_X1)                               0.10       1.18 f
  mult_21/S2_9_15/S (FA_X1)                               0.12       1.30 r
  mult_21/S2_10_14/S (FA_X1)                              0.10       1.40 f
  mult_21/S2_11_13/S (FA_X1)                              0.12       1.52 r
  mult_21/S2_12_12/S (FA_X1)                              0.10       1.62 f
  mult_21/S2_13_11/S (FA_X1)                              0.12       1.74 r
  mult_21/S2_14_10/S (FA_X1)                              0.10       1.84 f
  mult_21/S2_15_9/CO (FA_X1)                              0.08       1.92 f
  mult_21/S2_16_9/S (FA_X1)                               0.13       2.05 r
  mult_21/S2_17_8/S (FA_X1)                               0.10       2.16 f
  mult_21/S2_18_7/S (FA_X1)                               0.12       2.28 r
  mult_21/S2_19_6/S (FA_X1)                               0.10       2.38 f
  mult_21/S2_20_5/S (FA_X1)                               0.12       2.50 r
  mult_21/S2_21_4/S (FA_X1)                               0.10       2.60 f
  mult_21/S2_22_3/S (FA_X1)                               0.12       2.72 r
  mult_21/S4_2/S (FA_X1)                                  0.11       2.82 f
  mult_21/U91/Z (XOR2_X1)                                 0.07       2.90 f
  mult_21/FS_1/A[23] (fpMultiplier_DW01_add_2)            0.00       2.90 f
  mult_21/FS_1/U136/ZN (NAND2_X1)                         0.03       2.93 r
  mult_21/FS_1/U30/ZN (INV_X1)                            0.03       2.95 f
  mult_21/FS_1/U128/ZN (AOI21_X1)                         0.05       3.00 r
  mult_21/FS_1/U126/ZN (OAI21_X1)                         0.04       3.05 f
  mult_21/FS_1/U118/ZN (AOI21_X1)                         0.05       3.09 r
  mult_21/FS_1/U116/ZN (OAI21_X1)                         0.04       3.14 f
  mult_21/FS_1/U108/ZN (AOI21_X1)                         0.05       3.19 r
  mult_21/FS_1/U106/ZN (OAI21_X1)                         0.04       3.23 f
  mult_21/FS_1/U98/ZN (AOI21_X1)                          0.05       3.28 r
  mult_21/FS_1/U96/ZN (OAI21_X1)                          0.04       3.33 f
  mult_21/FS_1/U88/ZN (AOI21_X1)                          0.05       3.38 r
  mult_21/FS_1/U86/ZN (OAI21_X1)                          0.04       3.42 f
  mult_21/FS_1/U78/ZN (AOI21_X1)                          0.05       3.47 r
  mult_21/FS_1/U76/ZN (OAI21_X1)                          0.04       3.52 f
  mult_21/FS_1/U68/ZN (AOI21_X1)                          0.05       3.57 r
  mult_21/FS_1/U66/ZN (OAI21_X1)                          0.04       3.61 f
  mult_21/FS_1/U58/ZN (AOI21_X1)                          0.05       3.66 r
  mult_21/FS_1/U56/ZN (OAI21_X1)                          0.04       3.71 f
  mult_21/FS_1/U48/ZN (AOI21_X1)                          0.05       3.76 r
  mult_21/FS_1/U46/ZN (OAI21_X1)                          0.04       3.80 f
  mult_21/FS_1/U38/ZN (AOI21_X1)                          0.05       3.85 r
  mult_21/FS_1/U36/ZN (OAI21_X1)                          0.04       3.90 f
  mult_21/FS_1/U31/ZN (AOI21_X1)                          0.05       3.94 r
  mult_21/FS_1/U29/ZN (INV_X1)                            0.03       3.97 f
  mult_21/FS_1/U27/ZN (NAND2_X1)                          0.03       4.00 r
  mult_21/FS_1/U25/ZN (NAND2_X1)                          0.04       4.03 f
  mult_21/FS_1/SUM[45] (fpMultiplier_DW01_add_2)          0.00       4.03 f
  mult_21/PRODUCT[47] (fpMultiplier_DW02_mult_0)          0.00       4.03 f
  U541/ZN (INV_X1)                                        0.04       4.07 r
  U331/ZN (NOR2_X1)                                       0.03       4.11 f
  U329/ZN (INV_X1)                                        0.11       4.22 r
  U370/ZN (OAI222_X1)                                     0.08       4.30 f
  result_reg[20]/D (DFF_X1)                               0.01       4.31 f
  data arrival time                                                  4.31

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  result_reg[20]/CK (DFF_X1)                              0.00       5.00 r
  library setup time                                     -0.04       4.96
  data required time                                                 4.96
  --------------------------------------------------------------------------
  data required time                                                 4.96
  data arrival time                                                 -4.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.65


  Startpoint: regB_reg[27]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: result_reg[21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpMultiplier       5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  regB_reg[27]/CK (DFF_X1)                                0.00       0.00 r
  regB_reg[27]/Q (DFF_X1)                                 0.08       0.08 f
  U375/ZN (NOR4_X1)                                       0.07       0.16 r
  U540/ZN (NAND2_X1)                                      0.04       0.20 f
  mult_21/B[23] (fpMultiplier_DW02_mult_0)                0.00       0.20 f
  mult_21/U227/ZN (INV_X1)                                0.03       0.23 r
  mult_21/U4/Z (BUF_X1)                                   0.07       0.30 r
  mult_21/U787/ZN (NOR2_X1)                               0.05       0.35 f
  mult_21/U47/Z (XOR2_X1)                                 0.08       0.42 f
  mult_21/S2_2_21/CO (FA_X1)                              0.08       0.51 f
  mult_21/S2_3_21/S (FA_X1)                               0.13       0.63 r
  mult_21/S2_4_20/S (FA_X1)                               0.10       0.74 f
  mult_21/S2_5_19/S (FA_X1)                               0.12       0.86 r
  mult_21/S2_6_18/S (FA_X1)                               0.10       0.96 f
  mult_21/S2_7_17/S (FA_X1)                               0.12       1.08 r
  mult_21/S2_8_16/S (FA_X1)                               0.10       1.18 f
  mult_21/S2_9_15/S (FA_X1)                               0.12       1.30 r
  mult_21/S2_10_14/S (FA_X1)                              0.10       1.40 f
  mult_21/S2_11_13/S (FA_X1)                              0.12       1.52 r
  mult_21/S2_12_12/S (FA_X1)                              0.10       1.62 f
  mult_21/S2_13_11/S (FA_X1)                              0.12       1.74 r
  mult_21/S2_14_10/S (FA_X1)                              0.10       1.84 f
  mult_21/S2_15_9/CO (FA_X1)                              0.08       1.92 f
  mult_21/S2_16_9/S (FA_X1)                               0.13       2.05 r
  mult_21/S2_17_8/S (FA_X1)                               0.10       2.16 f
  mult_21/S2_18_7/S (FA_X1)                               0.12       2.28 r
  mult_21/S2_19_6/S (FA_X1)                               0.10       2.38 f
  mult_21/S2_20_5/S (FA_X1)                               0.12       2.50 r
  mult_21/S2_21_4/S (FA_X1)                               0.10       2.60 f
  mult_21/S2_22_3/S (FA_X1)                               0.12       2.72 r
  mult_21/S4_2/S (FA_X1)                                  0.11       2.82 f
  mult_21/U91/Z (XOR2_X1)                                 0.07       2.90 f
  mult_21/FS_1/A[23] (fpMultiplier_DW01_add_2)            0.00       2.90 f
  mult_21/FS_1/U136/ZN (NAND2_X1)                         0.03       2.93 r
  mult_21/FS_1/U30/ZN (INV_X1)                            0.03       2.95 f
  mult_21/FS_1/U128/ZN (AOI21_X1)                         0.05       3.00 r
  mult_21/FS_1/U126/ZN (OAI21_X1)                         0.04       3.05 f
  mult_21/FS_1/U118/ZN (AOI21_X1)                         0.05       3.09 r
  mult_21/FS_1/U116/ZN (OAI21_X1)                         0.04       3.14 f
  mult_21/FS_1/U108/ZN (AOI21_X1)                         0.05       3.19 r
  mult_21/FS_1/U106/ZN (OAI21_X1)                         0.04       3.23 f
  mult_21/FS_1/U98/ZN (AOI21_X1)                          0.05       3.28 r
  mult_21/FS_1/U96/ZN (OAI21_X1)                          0.04       3.33 f
  mult_21/FS_1/U88/ZN (AOI21_X1)                          0.05       3.38 r
  mult_21/FS_1/U86/ZN (OAI21_X1)                          0.04       3.42 f
  mult_21/FS_1/U78/ZN (AOI21_X1)                          0.05       3.47 r
  mult_21/FS_1/U76/ZN (OAI21_X1)                          0.04       3.52 f
  mult_21/FS_1/U68/ZN (AOI21_X1)                          0.05       3.57 r
  mult_21/FS_1/U66/ZN (OAI21_X1)                          0.04       3.61 f
  mult_21/FS_1/U58/ZN (AOI21_X1)                          0.05       3.66 r
  mult_21/FS_1/U56/ZN (OAI21_X1)                          0.04       3.71 f
  mult_21/FS_1/U48/ZN (AOI21_X1)                          0.05       3.76 r
  mult_21/FS_1/U46/ZN (OAI21_X1)                          0.04       3.80 f
  mult_21/FS_1/U38/ZN (AOI21_X1)                          0.05       3.85 r
  mult_21/FS_1/U36/ZN (OAI21_X1)                          0.04       3.90 f
  mult_21/FS_1/U31/ZN (AOI21_X1)                          0.05       3.94 r
  mult_21/FS_1/U29/ZN (INV_X1)                            0.03       3.97 f
  mult_21/FS_1/U27/ZN (NAND2_X1)                          0.03       4.00 r
  mult_21/FS_1/U25/ZN (NAND2_X1)                          0.04       4.03 f
  mult_21/FS_1/SUM[45] (fpMultiplier_DW01_add_2)          0.00       4.03 f
  mult_21/PRODUCT[47] (fpMultiplier_DW02_mult_0)          0.00       4.03 f
  U541/ZN (INV_X1)                                        0.04       4.07 r
  U331/ZN (NOR2_X1)                                       0.03       4.11 f
  U329/ZN (INV_X1)                                        0.11       4.22 r
  U371/ZN (OAI222_X1)                                     0.08       4.30 f
  result_reg[21]/D (DFF_X1)                               0.01       4.31 f
  data arrival time                                                  4.31

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  result_reg[21]/CK (DFF_X1)                              0.00       5.00 r
  library setup time                                     -0.04       4.96
  data required time                                                 4.96
  --------------------------------------------------------------------------
  data required time                                                 4.96
  data arrival time                                                 -4.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.65


  Startpoint: regB_reg[27]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: result_reg[25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpMultiplier       5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  regB_reg[27]/CK (DFF_X1)                                0.00       0.00 r
  regB_reg[27]/Q (DFF_X1)                                 0.08       0.08 f
  U375/ZN (NOR4_X1)                                       0.07       0.16 r
  U540/ZN (NAND2_X1)                                      0.04       0.20 f
  mult_21/B[23] (fpMultiplier_DW02_mult_0)                0.00       0.20 f
  mult_21/U227/ZN (INV_X1)                                0.03       0.23 r
  mult_21/U4/Z (BUF_X1)                                   0.07       0.30 r
  mult_21/U787/ZN (NOR2_X1)                               0.05       0.35 f
  mult_21/U47/Z (XOR2_X1)                                 0.08       0.42 f
  mult_21/S2_2_21/CO (FA_X1)                              0.08       0.51 f
  mult_21/S2_3_21/S (FA_X1)                               0.13       0.63 r
  mult_21/S2_4_20/S (FA_X1)                               0.10       0.74 f
  mult_21/S2_5_19/S (FA_X1)                               0.12       0.86 r
  mult_21/S2_6_18/S (FA_X1)                               0.10       0.96 f
  mult_21/S2_7_17/S (FA_X1)                               0.12       1.08 r
  mult_21/S2_8_16/S (FA_X1)                               0.10       1.18 f
  mult_21/S2_9_15/S (FA_X1)                               0.12       1.30 r
  mult_21/S2_10_14/S (FA_X1)                              0.10       1.40 f
  mult_21/S2_11_13/S (FA_X1)                              0.12       1.52 r
  mult_21/S2_12_12/S (FA_X1)                              0.10       1.62 f
  mult_21/S2_13_11/S (FA_X1)                              0.12       1.74 r
  mult_21/S2_14_10/S (FA_X1)                              0.10       1.84 f
  mult_21/S2_15_9/CO (FA_X1)                              0.08       1.92 f
  mult_21/S2_16_9/S (FA_X1)                               0.13       2.05 r
  mult_21/S2_17_8/S (FA_X1)                               0.10       2.16 f
  mult_21/S2_18_7/S (FA_X1)                               0.12       2.28 r
  mult_21/S2_19_6/S (FA_X1)                               0.10       2.38 f
  mult_21/S2_20_5/S (FA_X1)                               0.12       2.50 r
  mult_21/S2_21_4/S (FA_X1)                               0.10       2.60 f
  mult_21/S2_22_3/S (FA_X1)                               0.12       2.72 r
  mult_21/S4_2/S (FA_X1)                                  0.11       2.82 f
  mult_21/U91/Z (XOR2_X1)                                 0.07       2.90 f
  mult_21/FS_1/A[23] (fpMultiplier_DW01_add_2)            0.00       2.90 f
  mult_21/FS_1/U136/ZN (NAND2_X1)                         0.03       2.93 r
  mult_21/FS_1/U30/ZN (INV_X1)                            0.03       2.95 f
  mult_21/FS_1/U128/ZN (AOI21_X1)                         0.05       3.00 r
  mult_21/FS_1/U126/ZN (OAI21_X1)                         0.04       3.05 f
  mult_21/FS_1/U118/ZN (AOI21_X1)                         0.05       3.09 r
  mult_21/FS_1/U116/ZN (OAI21_X1)                         0.04       3.14 f
  mult_21/FS_1/U108/ZN (AOI21_X1)                         0.05       3.19 r
  mult_21/FS_1/U106/ZN (OAI21_X1)                         0.04       3.23 f
  mult_21/FS_1/U98/ZN (AOI21_X1)                          0.05       3.28 r
  mult_21/FS_1/U96/ZN (OAI21_X1)                          0.04       3.33 f
  mult_21/FS_1/U88/ZN (AOI21_X1)                          0.05       3.38 r
  mult_21/FS_1/U86/ZN (OAI21_X1)                          0.04       3.42 f
  mult_21/FS_1/U78/ZN (AOI21_X1)                          0.05       3.47 r
  mult_21/FS_1/U76/ZN (OAI21_X1)                          0.04       3.52 f
  mult_21/FS_1/U68/ZN (AOI21_X1)                          0.05       3.57 r
  mult_21/FS_1/U66/ZN (OAI21_X1)                          0.04       3.61 f
  mult_21/FS_1/U58/ZN (AOI21_X1)                          0.05       3.66 r
  mult_21/FS_1/U56/ZN (OAI21_X1)                          0.04       3.71 f
  mult_21/FS_1/U48/ZN (AOI21_X1)                          0.05       3.76 r
  mult_21/FS_1/U46/ZN (OAI21_X1)                          0.04       3.80 f
  mult_21/FS_1/U38/ZN (AOI21_X1)                          0.05       3.85 r
  mult_21/FS_1/U36/ZN (OAI21_X1)                          0.04       3.90 f
  mult_21/FS_1/U31/ZN (AOI21_X1)                          0.05       3.94 r
  mult_21/FS_1/U29/ZN (INV_X1)                            0.03       3.97 f
  mult_21/FS_1/U27/ZN (NAND2_X1)                          0.03       4.00 r
  mult_21/FS_1/U25/ZN (NAND2_X1)                          0.04       4.03 f
  mult_21/FS_1/SUM[45] (fpMultiplier_DW01_add_2)          0.00       4.03 f
  mult_21/PRODUCT[47] (fpMultiplier_DW02_mult_0)          0.00       4.03 f
  U541/ZN (INV_X1)                                        0.04       4.07 r
  U332/ZN (AND2_X1)                                       0.04       4.12 r
  add_0_root_sub_1_root_add_24_2/U1_1/CO (FA_X1)          0.07       4.19 r
  U295/ZN (XNOR2_X1)                                      0.06       4.24 r
  U346/ZN (OAI22_X1)                                      0.04       4.28 f
  result_reg[25]/D (DFF_X1)                               0.01       4.29 f
  data arrival time                                                  4.29

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  result_reg[25]/CK (DFF_X1)                              0.00       5.00 r
  library setup time                                     -0.04       4.96
  data required time                                                 4.96
  --------------------------------------------------------------------------
  data required time                                                 4.96
  data arrival time                                                 -4.29
  --------------------------------------------------------------------------
  slack (MET)                                                        0.68


  Startpoint: regB_reg[27]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: result_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpMultiplier       5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  regB_reg[27]/CK (DFF_X1)                                0.00       0.00 r
  regB_reg[27]/Q (DFF_X1)                                 0.08       0.08 f
  U375/ZN (NOR4_X1)                                       0.07       0.16 r
  U540/ZN (NAND2_X1)                                      0.04       0.20 f
  mult_21/B[23] (fpMultiplier_DW02_mult_0)                0.00       0.20 f
  mult_21/U227/ZN (INV_X1)                                0.03       0.23 r
  mult_21/U4/Z (BUF_X1)                                   0.07       0.30 r
  mult_21/U787/ZN (NOR2_X1)                               0.05       0.35 f
  mult_21/U47/Z (XOR2_X1)                                 0.08       0.42 f
  mult_21/S2_2_21/CO (FA_X1)                              0.08       0.51 f
  mult_21/S2_3_21/S (FA_X1)                               0.13       0.63 r
  mult_21/S2_4_20/S (FA_X1)                               0.10       0.74 f
  mult_21/S2_5_19/S (FA_X1)                               0.12       0.86 r
  mult_21/S2_6_18/S (FA_X1)                               0.10       0.96 f
  mult_21/S2_7_17/S (FA_X1)                               0.12       1.08 r
  mult_21/S2_8_16/S (FA_X1)                               0.10       1.18 f
  mult_21/S2_9_15/S (FA_X1)                               0.12       1.30 r
  mult_21/S2_10_14/S (FA_X1)                              0.10       1.40 f
  mult_21/S2_11_13/S (FA_X1)                              0.12       1.52 r
  mult_21/S2_12_12/S (FA_X1)                              0.10       1.62 f
  mult_21/S2_13_11/S (FA_X1)                              0.12       1.74 r
  mult_21/S2_14_10/S (FA_X1)                              0.10       1.84 f
  mult_21/S2_15_9/CO (FA_X1)                              0.08       1.92 f
  mult_21/S2_16_9/S (FA_X1)                               0.13       2.05 r
  mult_21/S2_17_8/S (FA_X1)                               0.10       2.16 f
  mult_21/S2_18_7/S (FA_X1)                               0.12       2.28 r
  mult_21/S2_19_6/S (FA_X1)                               0.10       2.38 f
  mult_21/S2_20_5/S (FA_X1)                               0.12       2.50 r
  mult_21/S2_21_4/S (FA_X1)                               0.10       2.60 f
  mult_21/S2_22_3/S (FA_X1)                               0.12       2.72 r
  mult_21/S4_2/S (FA_X1)                                  0.11       2.82 f
  mult_21/U91/Z (XOR2_X1)                                 0.07       2.90 f
  mult_21/FS_1/A[23] (fpMultiplier_DW01_add_2)            0.00       2.90 f
  mult_21/FS_1/U136/ZN (NAND2_X1)                         0.03       2.93 r
  mult_21/FS_1/U30/ZN (INV_X1)                            0.03       2.95 f
  mult_21/FS_1/U128/ZN (AOI21_X1)                         0.05       3.00 r
  mult_21/FS_1/U126/ZN (OAI21_X1)                         0.04       3.05 f
  mult_21/FS_1/U118/ZN (AOI21_X1)                         0.05       3.09 r
  mult_21/FS_1/U116/ZN (OAI21_X1)                         0.04       3.14 f
  mult_21/FS_1/U108/ZN (AOI21_X1)                         0.05       3.19 r
  mult_21/FS_1/U106/ZN (OAI21_X1)                         0.04       3.23 f
  mult_21/FS_1/U98/ZN (AOI21_X1)                          0.05       3.28 r
  mult_21/FS_1/U96/ZN (OAI21_X1)                          0.04       3.33 f
  mult_21/FS_1/U88/ZN (AOI21_X1)                          0.05       3.38 r
  mult_21/FS_1/U86/ZN (OAI21_X1)                          0.04       3.42 f
  mult_21/FS_1/U78/ZN (AOI21_X1)                          0.05       3.47 r
  mult_21/FS_1/U76/ZN (OAI21_X1)                          0.04       3.52 f
  mult_21/FS_1/U68/ZN (AOI21_X1)                          0.05       3.57 r
  mult_21/FS_1/U66/ZN (OAI21_X1)                          0.04       3.61 f
  mult_21/FS_1/U58/ZN (AOI21_X1)                          0.05       3.66 r
  mult_21/FS_1/U56/ZN (OAI21_X1)                          0.04       3.71 f
  mult_21/FS_1/U48/ZN (AOI21_X1)                          0.05       3.76 r
  mult_21/FS_1/U46/ZN (OAI21_X1)                          0.04       3.80 f
  mult_21/FS_1/U38/ZN (AOI21_X1)                          0.05       3.85 r
  mult_21/FS_1/U36/ZN (OAI21_X1)                          0.04       3.90 f
  mult_21/FS_1/U31/ZN (AOI21_X1)                          0.05       3.94 r
  mult_21/FS_1/U29/ZN (INV_X1)                            0.03       3.97 f
  mult_21/FS_1/U27/ZN (NAND2_X1)                          0.03       4.00 r
  mult_21/FS_1/U25/ZN (NAND2_X1)                          0.04       4.03 f
  mult_21/FS_1/SUM[45] (fpMultiplier_DW01_add_2)          0.00       4.03 f
  mult_21/PRODUCT[47] (fpMultiplier_DW02_mult_0)          0.00       4.03 f
  U541/ZN (INV_X1)                                        0.04       4.07 r
  U332/ZN (AND2_X1)                                       0.04       4.12 r
  add_0_root_sub_1_root_add_24_2/U1_1/S (FA_X1)           0.10       4.22 f
  U345/ZN (INV_X1)                                        0.03       4.24 r
  U344/ZN (OAI22_X1)                                      0.03       4.28 f
  result_reg[24]/D (DFF_X1)                               0.01       4.28 f
  data arrival time                                                  4.28

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  result_reg[24]/CK (DFF_X1)                              0.00       5.00 r
  library setup time                                     -0.03       4.97
  data required time                                                 4.97
  --------------------------------------------------------------------------
  data required time                                                 4.97
  data arrival time                                                 -4.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.68


  Startpoint: regB_reg[27]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: result_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpMultiplier       5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  regB_reg[27]/CK (DFF_X1)                                0.00       0.00 r
  regB_reg[27]/Q (DFF_X1)                                 0.08       0.08 f
  U375/ZN (NOR4_X1)                                       0.07       0.16 r
  U540/ZN (NAND2_X1)                                      0.04       0.20 f
  mult_21/B[23] (fpMultiplier_DW02_mult_0)                0.00       0.20 f
  mult_21/U227/ZN (INV_X1)                                0.03       0.23 r
  mult_21/U4/Z (BUF_X1)                                   0.07       0.30 r
  mult_21/U787/ZN (NOR2_X1)                               0.05       0.35 f
  mult_21/U47/Z (XOR2_X1)                                 0.08       0.42 f
  mult_21/S2_2_21/CO (FA_X1)                              0.08       0.51 f
  mult_21/S2_3_21/S (FA_X1)                               0.13       0.63 r
  mult_21/S2_4_20/S (FA_X1)                               0.10       0.74 f
  mult_21/S2_5_19/S (FA_X1)                               0.12       0.86 r
  mult_21/S2_6_18/S (FA_X1)                               0.10       0.96 f
  mult_21/S2_7_17/S (FA_X1)                               0.12       1.08 r
  mult_21/S2_8_16/S (FA_X1)                               0.10       1.18 f
  mult_21/S2_9_15/S (FA_X1)                               0.12       1.30 r
  mult_21/S2_10_14/S (FA_X1)                              0.10       1.40 f
  mult_21/S2_11_13/S (FA_X1)                              0.12       1.52 r
  mult_21/S2_12_12/S (FA_X1)                              0.10       1.62 f
  mult_21/S2_13_11/S (FA_X1)                              0.12       1.74 r
  mult_21/S2_14_10/S (FA_X1)                              0.10       1.84 f
  mult_21/S2_15_9/CO (FA_X1)                              0.08       1.92 f
  mult_21/S2_16_9/S (FA_X1)                               0.13       2.05 r
  mult_21/S2_17_8/S (FA_X1)                               0.10       2.16 f
  mult_21/S2_18_7/S (FA_X1)                               0.12       2.28 r
  mult_21/S2_19_6/S (FA_X1)                               0.10       2.38 f
  mult_21/S2_20_5/S (FA_X1)                               0.12       2.50 r
  mult_21/S2_21_4/S (FA_X1)                               0.10       2.60 f
  mult_21/S2_22_3/S (FA_X1)                               0.12       2.72 r
  mult_21/S4_2/S (FA_X1)                                  0.11       2.82 f
  mult_21/U91/Z (XOR2_X1)                                 0.07       2.90 f
  mult_21/FS_1/A[23] (fpMultiplier_DW01_add_2)            0.00       2.90 f
  mult_21/FS_1/U136/ZN (NAND2_X1)                         0.03       2.93 r
  mult_21/FS_1/U30/ZN (INV_X1)                            0.03       2.95 f
  mult_21/FS_1/U128/ZN (AOI21_X1)                         0.05       3.00 r
  mult_21/FS_1/U126/ZN (OAI21_X1)                         0.04       3.05 f
  mult_21/FS_1/U118/ZN (AOI21_X1)                         0.05       3.09 r
  mult_21/FS_1/U116/ZN (OAI21_X1)                         0.04       3.14 f
  mult_21/FS_1/U108/ZN (AOI21_X1)                         0.05       3.19 r
  mult_21/FS_1/U106/ZN (OAI21_X1)                         0.04       3.23 f
  mult_21/FS_1/U98/ZN (AOI21_X1)                          0.05       3.28 r
  mult_21/FS_1/U96/ZN (OAI21_X1)                          0.04       3.33 f
  mult_21/FS_1/U88/ZN (AOI21_X1)                          0.05       3.38 r
  mult_21/FS_1/U86/ZN (OAI21_X1)                          0.04       3.42 f
  mult_21/FS_1/U78/ZN (AOI21_X1)                          0.05       3.47 r
  mult_21/FS_1/U76/ZN (OAI21_X1)                          0.04       3.52 f
  mult_21/FS_1/U68/ZN (AOI21_X1)                          0.05       3.57 r
  mult_21/FS_1/U66/ZN (OAI21_X1)                          0.04       3.61 f
  mult_21/FS_1/U58/ZN (AOI21_X1)                          0.05       3.66 r
  mult_21/FS_1/U56/ZN (OAI21_X1)                          0.04       3.71 f
  mult_21/FS_1/U48/ZN (AOI21_X1)                          0.05       3.76 r
  mult_21/FS_1/U46/ZN (OAI21_X1)                          0.04       3.80 f
  mult_21/FS_1/U38/ZN (AOI21_X1)                          0.05       3.85 r
  mult_21/FS_1/U36/ZN (OAI21_X1)                          0.04       3.90 f
  mult_21/FS_1/U31/ZN (AOI21_X1)                          0.05       3.94 r
  mult_21/FS_1/U29/ZN (INV_X1)                            0.03       3.97 f
  mult_21/FS_1/U27/ZN (NAND2_X1)                          0.03       4.00 r
  mult_21/FS_1/U25/ZN (NAND2_X1)                          0.04       4.03 f
  mult_21/FS_1/SUM[45] (fpMultiplier_DW01_add_2)          0.00       4.03 f
  mult_21/PRODUCT[47] (fpMultiplier_DW02_mult_0)          0.00       4.03 f
  U541/ZN (INV_X1)                                        0.04       4.07 r
  U331/ZN (NOR2_X1)                                       0.03       4.11 f
  U374/ZN (AOI22_X1)                                      0.06       4.16 r
  U373/ZN (OAI21_X1)                                      0.03       4.20 f
  result_reg[0]/D (DFF_X1)                                0.01       4.21 f
  data arrival time                                                  4.21

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  result_reg[0]/CK (DFF_X1)                               0.00       5.00 r
  library setup time                                     -0.03       4.97
  data required time                                                 4.97
  --------------------------------------------------------------------------
  data required time                                                 4.97
  data arrival time                                                 -4.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.76


  Startpoint: regB_reg[27]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: result_reg[22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpMultiplier       5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  regB_reg[27]/CK (DFF_X1)                                0.00       0.00 r
  regB_reg[27]/Q (DFF_X1)                                 0.08       0.08 f
  U375/ZN (NOR4_X1)                                       0.07       0.16 r
  U540/ZN (NAND2_X1)                                      0.04       0.20 f
  mult_21/B[23] (fpMultiplier_DW02_mult_0)                0.00       0.20 f
  mult_21/U227/ZN (INV_X1)                                0.03       0.23 r
  mult_21/U4/Z (BUF_X1)                                   0.07       0.30 r
  mult_21/U787/ZN (NOR2_X1)                               0.05       0.35 f
  mult_21/U47/Z (XOR2_X1)                                 0.08       0.42 f
  mult_21/S2_2_21/CO (FA_X1)                              0.08       0.51 f
  mult_21/S2_3_21/S (FA_X1)                               0.13       0.63 r
  mult_21/S2_4_20/S (FA_X1)                               0.10       0.74 f
  mult_21/S2_5_19/S (FA_X1)                               0.12       0.86 r
  mult_21/S2_6_18/S (FA_X1)                               0.10       0.96 f
  mult_21/S2_7_17/S (FA_X1)                               0.12       1.08 r
  mult_21/S2_8_16/S (FA_X1)                               0.10       1.18 f
  mult_21/S2_9_15/S (FA_X1)                               0.12       1.30 r
  mult_21/S2_10_14/S (FA_X1)                              0.10       1.40 f
  mult_21/S2_11_13/S (FA_X1)                              0.12       1.52 r
  mult_21/S2_12_12/S (FA_X1)                              0.10       1.62 f
  mult_21/S2_13_11/S (FA_X1)                              0.12       1.74 r
  mult_21/S2_14_10/S (FA_X1)                              0.10       1.84 f
  mult_21/S2_15_9/CO (FA_X1)                              0.08       1.92 f
  mult_21/S2_16_9/S (FA_X1)                               0.13       2.05 r
  mult_21/S2_17_8/S (FA_X1)                               0.10       2.16 f
  mult_21/S2_18_7/S (FA_X1)                               0.12       2.28 r
  mult_21/S2_19_6/S (FA_X1)                               0.10       2.38 f
  mult_21/S2_20_5/S (FA_X1)                               0.12       2.50 r
  mult_21/S2_21_4/S (FA_X1)                               0.10       2.60 f
  mult_21/S2_22_3/S (FA_X1)                               0.12       2.72 r
  mult_21/S4_2/S (FA_X1)                                  0.11       2.82 f
  mult_21/U91/Z (XOR2_X1)                                 0.07       2.90 f
  mult_21/FS_1/A[23] (fpMultiplier_DW01_add_2)            0.00       2.90 f
  mult_21/FS_1/U136/ZN (NAND2_X1)                         0.03       2.93 r
  mult_21/FS_1/U30/ZN (INV_X1)                            0.03       2.95 f
  mult_21/FS_1/U128/ZN (AOI21_X1)                         0.05       3.00 r
  mult_21/FS_1/U126/ZN (OAI21_X1)                         0.04       3.05 f
  mult_21/FS_1/U118/ZN (AOI21_X1)                         0.05       3.09 r
  mult_21/FS_1/U116/ZN (OAI21_X1)                         0.04       3.14 f
  mult_21/FS_1/U108/ZN (AOI21_X1)                         0.05       3.19 r
  mult_21/FS_1/U106/ZN (OAI21_X1)                         0.04       3.23 f
  mult_21/FS_1/U98/ZN (AOI21_X1)                          0.05       3.28 r
  mult_21/FS_1/U96/ZN (OAI21_X1)                          0.04       3.33 f
  mult_21/FS_1/U88/ZN (AOI21_X1)                          0.05       3.38 r
  mult_21/FS_1/U86/ZN (OAI21_X1)                          0.04       3.42 f
  mult_21/FS_1/U78/ZN (AOI21_X1)                          0.05       3.47 r
  mult_21/FS_1/U76/ZN (OAI21_X1)                          0.04       3.52 f
  mult_21/FS_1/U68/ZN (AOI21_X1)                          0.05       3.57 r
  mult_21/FS_1/U66/ZN (OAI21_X1)                          0.04       3.61 f
  mult_21/FS_1/U58/ZN (AOI21_X1)                          0.05       3.66 r
  mult_21/FS_1/U56/ZN (OAI21_X1)                          0.04       3.71 f
  mult_21/FS_1/U48/ZN (AOI21_X1)                          0.05       3.76 r
  mult_21/FS_1/U46/ZN (OAI21_X1)                          0.04       3.80 f
  mult_21/FS_1/U38/ZN (AOI21_X1)                          0.05       3.85 r
  mult_21/FS_1/U36/ZN (OAI21_X1)                          0.04       3.90 f
  mult_21/FS_1/U31/ZN (AOI21_X1)                          0.05       3.94 r
  mult_21/FS_1/U29/ZN (INV_X1)                            0.03       3.97 f
  mult_21/FS_1/U27/ZN (NAND2_X1)                          0.03       4.00 r
  mult_21/FS_1/U25/ZN (NAND2_X1)                          0.04       4.03 f
  mult_21/FS_1/SUM[45] (fpMultiplier_DW01_add_2)          0.00       4.03 f
  mult_21/PRODUCT[47] (fpMultiplier_DW02_mult_0)          0.00       4.03 f
  U541/ZN (INV_X1)                                        0.04       4.07 r
  U331/ZN (NOR2_X1)                                       0.03       4.11 f
  U377/ZN (AOI22_X1)                                      0.06       4.16 r
  U376/ZN (OAI21_X1)                                      0.03       4.20 f
  result_reg[22]/D (DFF_X1)                               0.01       4.21 f
  data arrival time                                                  4.21

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  result_reg[22]/CK (DFF_X1)                              0.00       5.00 r
  library setup time                                     -0.03       4.97
  data required time                                                 4.97
  --------------------------------------------------------------------------
  data required time                                                 4.97
  data arrival time                                                 -4.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.76


  Startpoint: regB_reg[27]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: result_reg[23]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpMultiplier       5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  regB_reg[27]/CK (DFF_X1)                                0.00       0.00 r
  regB_reg[27]/Q (DFF_X1)                                 0.08       0.08 f
  U375/ZN (NOR4_X1)                                       0.07       0.16 r
  U540/ZN (NAND2_X1)                                      0.04       0.20 f
  mult_21/B[23] (fpMultiplier_DW02_mult_0)                0.00       0.20 f
  mult_21/U227/ZN (INV_X1)                                0.03       0.23 r
  mult_21/U4/Z (BUF_X1)                                   0.07       0.30 r
  mult_21/U787/ZN (NOR2_X1)                               0.05       0.35 f
  mult_21/U47/Z (XOR2_X1)                                 0.08       0.42 f
  mult_21/S2_2_21/CO (FA_X1)                              0.08       0.51 f
  mult_21/S2_3_21/S (FA_X1)                               0.13       0.63 r
  mult_21/S2_4_20/S (FA_X1)                               0.10       0.74 f
  mult_21/S2_5_19/S (FA_X1)                               0.12       0.86 r
  mult_21/S2_6_18/S (FA_X1)                               0.10       0.96 f
  mult_21/S2_7_17/S (FA_X1)                               0.12       1.08 r
  mult_21/S2_8_16/S (FA_X1)                               0.10       1.18 f
  mult_21/S2_9_15/S (FA_X1)                               0.12       1.30 r
  mult_21/S2_10_14/S (FA_X1)                              0.10       1.40 f
  mult_21/S2_11_13/S (FA_X1)                              0.12       1.52 r
  mult_21/S2_12_12/S (FA_X1)                              0.10       1.62 f
  mult_21/S2_13_11/S (FA_X1)                              0.12       1.74 r
  mult_21/S2_14_10/S (FA_X1)                              0.10       1.84 f
  mult_21/S2_15_9/CO (FA_X1)                              0.08       1.92 f
  mult_21/S2_16_9/S (FA_X1)                               0.13       2.05 r
  mult_21/S2_17_8/S (FA_X1)                               0.10       2.16 f
  mult_21/S2_18_7/S (FA_X1)                               0.12       2.28 r
  mult_21/S2_19_6/S (FA_X1)                               0.10       2.38 f
  mult_21/S2_20_5/S (FA_X1)                               0.12       2.50 r
  mult_21/S2_21_4/S (FA_X1)                               0.10       2.60 f
  mult_21/S2_22_3/S (FA_X1)                               0.12       2.72 r
  mult_21/S4_2/S (FA_X1)                                  0.11       2.82 f
  mult_21/U91/Z (XOR2_X1)                                 0.07       2.90 f
  mult_21/FS_1/A[23] (fpMultiplier_DW01_add_2)            0.00       2.90 f
  mult_21/FS_1/U136/ZN (NAND2_X1)                         0.03       2.93 r
  mult_21/FS_1/U30/ZN (INV_X1)                            0.03       2.95 f
  mult_21/FS_1/U128/ZN (AOI21_X1)                         0.05       3.00 r
  mult_21/FS_1/U126/ZN (OAI21_X1)                         0.04       3.05 f
  mult_21/FS_1/U118/ZN (AOI21_X1)                         0.05       3.09 r
  mult_21/FS_1/U116/ZN (OAI21_X1)                         0.04       3.14 f
  mult_21/FS_1/U108/ZN (AOI21_X1)                         0.05       3.19 r
  mult_21/FS_1/U106/ZN (OAI21_X1)                         0.04       3.23 f
  mult_21/FS_1/U98/ZN (AOI21_X1)                          0.05       3.28 r
  mult_21/FS_1/U96/ZN (OAI21_X1)                          0.04       3.33 f
  mult_21/FS_1/U88/ZN (AOI21_X1)                          0.05       3.38 r
  mult_21/FS_1/U86/ZN (OAI21_X1)                          0.04       3.42 f
  mult_21/FS_1/U78/ZN (AOI21_X1)                          0.05       3.47 r
  mult_21/FS_1/U76/ZN (OAI21_X1)                          0.04       3.52 f
  mult_21/FS_1/U68/ZN (AOI21_X1)                          0.05       3.57 r
  mult_21/FS_1/U66/ZN (OAI21_X1)                          0.04       3.61 f
  mult_21/FS_1/U58/ZN (AOI21_X1)                          0.05       3.66 r
  mult_21/FS_1/U56/ZN (OAI21_X1)                          0.04       3.71 f
  mult_21/FS_1/U48/ZN (AOI21_X1)                          0.05       3.76 r
  mult_21/FS_1/U46/ZN (OAI21_X1)                          0.04       3.80 f
  mult_21/FS_1/U38/ZN (AOI21_X1)                          0.05       3.85 r
  mult_21/FS_1/U36/ZN (OAI21_X1)                          0.04       3.90 f
  mult_21/FS_1/U31/ZN (AOI21_X1)                          0.05       3.94 r
  mult_21/FS_1/U29/ZN (INV_X1)                            0.03       3.97 f
  mult_21/FS_1/U27/ZN (NAND2_X1)                          0.03       4.00 r
  mult_21/FS_1/U25/ZN (NAND2_X1)                          0.04       4.03 f
  mult_21/FS_1/SUM[45] (fpMultiplier_DW01_add_2)          0.00       4.03 f
  mult_21/PRODUCT[47] (fpMultiplier_DW02_mult_0)          0.00       4.03 f
  U541/ZN (INV_X1)                                        0.04       4.07 r
  U299/ZN (XNOR2_X1)                                      0.06       4.13 r
  U343/ZN (OAI22_X1)                                      0.04       4.17 f
  result_reg[23]/D (DFF_X1)                               0.01       4.18 f
  data arrival time                                                  4.18

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  result_reg[23]/CK (DFF_X1)                              0.00       5.00 r
  library setup time                                     -0.03       4.97
  data required time                                                 4.97
  --------------------------------------------------------------------------
  data required time                                                 4.97
  data arrival time                                                 -4.18
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: enable (input port clocked by clk)
  Endpoint: result_reg[31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpMultiplier       5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 r
  enable (in)                              0.00       0.20 r
  U404/Z (BUF_X1)                          0.07       0.27 r
  U381/ZN (NAND4_X1)                       0.14       0.40 f
  U402/ZN (OAI22_X1)                       0.09       0.49 r
  result_reg[31]/D (DFF_X1)                0.01       0.50 r
  data arrival time                                   0.50

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  result_reg[31]/CK (DFF_X1)               0.00       5.00 r
  library setup time                      -0.04       4.96
  data required time                                  4.96
  -----------------------------------------------------------
  data required time                                  4.96
  data arrival time                                  -0.50
  -----------------------------------------------------------
  slack (MET)                                         4.46


  Startpoint: enable (input port clocked by clk)
  Endpoint: regA_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpMultiplier       5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 r
  enable (in)                              0.00       0.20 r
  U404/Z (BUF_X1)                          0.07       0.27 r
  U340/ZN (NAND2_X1)                       0.04       0.31 f
  U543/Z (BUF_X1)                          0.04       0.35 f
  U323/Z (BUF_X1)                          0.07       0.42 f
  U417/ZN (OAI22_X1)                       0.06       0.48 r
  regA_reg[0]/D (DFF_X1)                   0.01       0.49 r
  data arrival time                                   0.49

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  regA_reg[0]/CK (DFF_X1)                  0.00       5.00 r
  library setup time                      -0.04       4.96
  data required time                                  4.96
  -----------------------------------------------------------
  data required time                                  4.96
  data arrival time                                  -0.49
  -----------------------------------------------------------
  slack (MET)                                         4.48


  Startpoint: enable (input port clocked by clk)
  Endpoint: regA_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpMultiplier       5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 r
  enable (in)                              0.00       0.20 r
  U404/Z (BUF_X1)                          0.07       0.27 r
  U340/ZN (NAND2_X1)                       0.04       0.31 f
  U543/Z (BUF_X1)                          0.04       0.35 f
  U323/Z (BUF_X1)                          0.07       0.42 f
  U419/ZN (OAI22_X1)                       0.06       0.48 r
  regA_reg[1]/D (DFF_X1)                   0.01       0.49 r
  data arrival time                                   0.49

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  regA_reg[1]/CK (DFF_X1)                  0.00       5.00 r
  library setup time                      -0.04       4.96
  data required time                                  4.96
  -----------------------------------------------------------
  data required time                                  4.96
  data arrival time                                  -0.49
  -----------------------------------------------------------
  slack (MET)                                         4.48


  Startpoint: enable (input port clocked by clk)
  Endpoint: regA_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpMultiplier       5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 r
  enable (in)                              0.00       0.20 r
  U404/Z (BUF_X1)                          0.07       0.27 r
  U340/ZN (NAND2_X1)                       0.04       0.31 f
  U543/Z (BUF_X1)                          0.04       0.35 f
  U323/Z (BUF_X1)                          0.07       0.42 f
  U421/ZN (OAI22_X1)                       0.06       0.48 r
  regA_reg[2]/D (DFF_X1)                   0.01       0.49 r
  data arrival time                                   0.49

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  regA_reg[2]/CK (DFF_X1)                  0.00       5.00 r
  library setup time                      -0.04       4.96
  data required time                                  4.96
  -----------------------------------------------------------
  data required time                                  4.96
  data arrival time                                  -0.49
  -----------------------------------------------------------
  slack (MET)                                         4.48


  Startpoint: enable (input port clocked by clk)
  Endpoint: regA_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpMultiplier       5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 r
  enable (in)                              0.00       0.20 r
  U404/Z (BUF_X1)                          0.07       0.27 r
  U340/ZN (NAND2_X1)                       0.04       0.31 f
  U543/Z (BUF_X1)                          0.04       0.35 f
  U323/Z (BUF_X1)                          0.07       0.42 f
  U423/ZN (OAI22_X1)                       0.06       0.48 r
  regA_reg[3]/D (DFF_X1)                   0.01       0.49 r
  data arrival time                                   0.49

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  regA_reg[3]/CK (DFF_X1)                  0.00       5.00 r
  library setup time                      -0.04       4.96
  data required time                                  4.96
  -----------------------------------------------------------
  data required time                                  4.96
  data arrival time                                  -0.49
  -----------------------------------------------------------
  slack (MET)                                         4.48


  Startpoint: enable (input port clocked by clk)
  Endpoint: regA_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpMultiplier       5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 r
  enable (in)                              0.00       0.20 r
  U404/Z (BUF_X1)                          0.07       0.27 r
  U340/ZN (NAND2_X1)                       0.04       0.31 f
  U543/Z (BUF_X1)                          0.04       0.35 f
  U323/Z (BUF_X1)                          0.07       0.42 f
  U425/ZN (OAI22_X1)                       0.06       0.48 r
  regA_reg[4]/D (DFF_X1)                   0.01       0.49 r
  data arrival time                                   0.49

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  regA_reg[4]/CK (DFF_X1)                  0.00       5.00 r
  library setup time                      -0.04       4.96
  data required time                                  4.96
  -----------------------------------------------------------
  data required time                                  4.96
  data arrival time                                  -0.49
  -----------------------------------------------------------
  slack (MET)                                         4.48


  Startpoint: enable (input port clocked by clk)
  Endpoint: regA_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpMultiplier       5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 r
  enable (in)                              0.00       0.20 r
  U404/Z (BUF_X1)                          0.07       0.27 r
  U340/ZN (NAND2_X1)                       0.04       0.31 f
  U543/Z (BUF_X1)                          0.04       0.35 f
  U323/Z (BUF_X1)                          0.07       0.42 f
  U427/ZN (OAI22_X1)                       0.06       0.48 r
  regA_reg[5]/D (DFF_X1)                   0.01       0.49 r
  data arrival time                                   0.49

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  regA_reg[5]/CK (DFF_X1)                  0.00       5.00 r
  library setup time                      -0.04       4.96
  data required time                                  4.96
  -----------------------------------------------------------
  data required time                                  4.96
  data arrival time                                  -0.49
  -----------------------------------------------------------
  slack (MET)                                         4.48


  Startpoint: enable (input port clocked by clk)
  Endpoint: regA_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpMultiplier       5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 r
  enable (in)                              0.00       0.20 r
  U404/Z (BUF_X1)                          0.07       0.27 r
  U340/ZN (NAND2_X1)                       0.04       0.31 f
  U543/Z (BUF_X1)                          0.04       0.35 f
  U323/Z (BUF_X1)                          0.07       0.42 f
  U429/ZN (OAI22_X1)                       0.06       0.48 r
  regA_reg[6]/D (DFF_X1)                   0.01       0.49 r
  data arrival time                                   0.49

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  regA_reg[6]/CK (DFF_X1)                  0.00       5.00 r
  library setup time                      -0.04       4.96
  data required time                                  4.96
  -----------------------------------------------------------
  data required time                                  4.96
  data arrival time                                  -0.49
  -----------------------------------------------------------
  slack (MET)                                         4.48


  Startpoint: enable (input port clocked by clk)
  Endpoint: regA_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpMultiplier       5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 r
  enable (in)                              0.00       0.20 r
  U404/Z (BUF_X1)                          0.07       0.27 r
  U340/ZN (NAND2_X1)                       0.04       0.31 f
  U543/Z (BUF_X1)                          0.04       0.35 f
  U323/Z (BUF_X1)                          0.07       0.42 f
  U431/ZN (OAI22_X1)                       0.06       0.48 r
  regA_reg[7]/D (DFF_X1)                   0.01       0.49 r
  data arrival time                                   0.49

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  regA_reg[7]/CK (DFF_X1)                  0.00       5.00 r
  library setup time                      -0.04       4.96
  data required time                                  4.96
  -----------------------------------------------------------
  data required time                                  4.96
  data arrival time                                  -0.49
  -----------------------------------------------------------
  slack (MET)                                         4.48


  Startpoint: enable (input port clocked by clk)
  Endpoint: regA_reg[8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpMultiplier       5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 r
  enable (in)                              0.00       0.20 r
  U404/Z (BUF_X1)                          0.07       0.27 r
  U340/ZN (NAND2_X1)                       0.04       0.31 f
  U543/Z (BUF_X1)                          0.04       0.35 f
  U323/Z (BUF_X1)                          0.07       0.42 f
  U433/ZN (OAI22_X1)                       0.06       0.48 r
  regA_reg[8]/D (DFF_X1)                   0.01       0.49 r
  data arrival time                                   0.49

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  regA_reg[8]/CK (DFF_X1)                  0.00       5.00 r
  library setup time                      -0.04       4.96
  data required time                                  4.96
  -----------------------------------------------------------
  data required time                                  4.96
  data arrival time                                  -0.49
  -----------------------------------------------------------
  slack (MET)                                         4.48


  Startpoint: enable (input port clocked by clk)
  Endpoint: regA_reg[9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpMultiplier       5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 r
  enable (in)                              0.00       0.20 r
  U404/Z (BUF_X1)                          0.07       0.27 r
  U340/ZN (NAND2_X1)                       0.04       0.31 f
  U543/Z (BUF_X1)                          0.04       0.35 f
  U323/Z (BUF_X1)                          0.07       0.42 f
  U435/ZN (OAI22_X1)                       0.06       0.48 r
  regA_reg[9]/D (DFF_X1)                   0.01       0.49 r
  data arrival time                                   0.49

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  regA_reg[9]/CK (DFF_X1)                  0.00       5.00 r
  library setup time                      -0.04       4.96
  data required time                                  4.96
  -----------------------------------------------------------
  data required time                                  4.96
  data arrival time                                  -0.49
  -----------------------------------------------------------
  slack (MET)                                         4.48


  Startpoint: enable (input port clocked by clk)
  Endpoint: regA_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpMultiplier       5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 r
  enable (in)                              0.00       0.20 r
  U404/Z (BUF_X1)                          0.07       0.27 r
  U340/ZN (NAND2_X1)                       0.04       0.31 f
  U543/Z (BUF_X1)                          0.04       0.35 f
  U323/Z (BUF_X1)                          0.07       0.42 f
  U437/ZN (OAI22_X1)                       0.06       0.48 r
  regA_reg[10]/D (DFF_X1)                  0.01       0.49 r
  data arrival time                                   0.49

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  regA_reg[10]/CK (DFF_X1)                 0.00       5.00 r
  library setup time                      -0.04       4.96
  data required time                                  4.96
  -----------------------------------------------------------
  data required time                                  4.96
  data arrival time                                  -0.49
  -----------------------------------------------------------
  slack (MET)                                         4.48


  Startpoint: enable (input port clocked by clk)
  Endpoint: regA_reg[11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpMultiplier       5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 r
  enable (in)                              0.00       0.20 r
  U404/Z (BUF_X1)                          0.07       0.27 r
  U340/ZN (NAND2_X1)                       0.04       0.31 f
  U543/Z (BUF_X1)                          0.04       0.35 f
  U323/Z (BUF_X1)                          0.07       0.42 f
  U439/ZN (OAI22_X1)                       0.06       0.48 r
  regA_reg[11]/D (DFF_X1)                  0.01       0.49 r
  data arrival time                                   0.49

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  regA_reg[11]/CK (DFF_X1)                 0.00       5.00 r
  library setup time                      -0.04       4.96
  data required time                                  4.96
  -----------------------------------------------------------
  data required time                                  4.96
  data arrival time                                  -0.49
  -----------------------------------------------------------
  slack (MET)                                         4.48


  Startpoint: enable (input port clocked by clk)
  Endpoint: regA_reg[12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpMultiplier       5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 r
  enable (in)                              0.00       0.20 r
  U404/Z (BUF_X1)                          0.07       0.27 r
  U340/ZN (NAND2_X1)                       0.04       0.31 f
  U543/Z (BUF_X1)                          0.04       0.35 f
  U324/Z (BUF_X1)                          0.07       0.42 f
  U441/ZN (OAI22_X1)                       0.06       0.48 r
  regA_reg[12]/D (DFF_X1)                  0.01       0.49 r
  data arrival time                                   0.49

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  regA_reg[12]/CK (DFF_X1)                 0.00       5.00 r
  library setup time                      -0.04       4.96
  data required time                                  4.96
  -----------------------------------------------------------
  data required time                                  4.96
  data arrival time                                  -0.49
  -----------------------------------------------------------
  slack (MET)                                         4.48


  Startpoint: enable (input port clocked by clk)
  Endpoint: regA_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpMultiplier       5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 r
  enable (in)                              0.00       0.20 r
  U404/Z (BUF_X1)                          0.07       0.27 r
  U340/ZN (NAND2_X1)                       0.04       0.31 f
  U543/Z (BUF_X1)                          0.04       0.35 f
  U324/Z (BUF_X1)                          0.07       0.42 f
  U443/ZN (OAI22_X1)                       0.06       0.48 r
  regA_reg[13]/D (DFF_X1)                  0.01       0.49 r
  data arrival time                                   0.49

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  regA_reg[13]/CK (DFF_X1)                 0.00       5.00 r
  library setup time                      -0.04       4.96
  data required time                                  4.96
  -----------------------------------------------------------
  data required time                                  4.96
  data arrival time                                  -0.49
  -----------------------------------------------------------
  slack (MET)                                         4.48


  Startpoint: enable (input port clocked by clk)
  Endpoint: regA_reg[14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpMultiplier       5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 r
  enable (in)                              0.00       0.20 r
  U404/Z (BUF_X1)                          0.07       0.27 r
  U340/ZN (NAND2_X1)                       0.04       0.31 f
  U543/Z (BUF_X1)                          0.04       0.35 f
  U324/Z (BUF_X1)                          0.07       0.42 f
  U445/ZN (OAI22_X1)                       0.06       0.48 r
  regA_reg[14]/D (DFF_X1)                  0.01       0.49 r
  data arrival time                                   0.49

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  regA_reg[14]/CK (DFF_X1)                 0.00       5.00 r
  library setup time                      -0.04       4.96
  data required time                                  4.96
  -----------------------------------------------------------
  data required time                                  4.96
  data arrival time                                  -0.49
  -----------------------------------------------------------
  slack (MET)                                         4.48


  Startpoint: enable (input port clocked by clk)
  Endpoint: regA_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpMultiplier       5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 r
  enable (in)                              0.00       0.20 r
  U404/Z (BUF_X1)                          0.07       0.27 r
  U340/ZN (NAND2_X1)                       0.04       0.31 f
  U543/Z (BUF_X1)                          0.04       0.35 f
  U324/Z (BUF_X1)                          0.07       0.42 f
  U447/ZN (OAI22_X1)                       0.06       0.48 r
  regA_reg[15]/D (DFF_X1)                  0.01       0.49 r
  data arrival time                                   0.49

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  regA_reg[15]/CK (DFF_X1)                 0.00       5.00 r
  library setup time                      -0.04       4.96
  data required time                                  4.96
  -----------------------------------------------------------
  data required time                                  4.96
  data arrival time                                  -0.49
  -----------------------------------------------------------
  slack (MET)                                         4.48


  Startpoint: enable (input port clocked by clk)
  Endpoint: regA_reg[16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpMultiplier       5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 r
  enable (in)                              0.00       0.20 r
  U404/Z (BUF_X1)                          0.07       0.27 r
  U340/ZN (NAND2_X1)                       0.04       0.31 f
  U543/Z (BUF_X1)                          0.04       0.35 f
  U324/Z (BUF_X1)                          0.07       0.42 f
  U449/ZN (OAI22_X1)                       0.06       0.48 r
  regA_reg[16]/D (DFF_X1)                  0.01       0.49 r
  data arrival time                                   0.49

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  regA_reg[16]/CK (DFF_X1)                 0.00       5.00 r
  library setup time                      -0.04       4.96
  data required time                                  4.96
  -----------------------------------------------------------
  data required time                                  4.96
  data arrival time                                  -0.49
  -----------------------------------------------------------
  slack (MET)                                         4.48


  Startpoint: enable (input port clocked by clk)
  Endpoint: regA_reg[17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpMultiplier       5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 r
  enable (in)                              0.00       0.20 r
  U404/Z (BUF_X1)                          0.07       0.27 r
  U340/ZN (NAND2_X1)                       0.04       0.31 f
  U543/Z (BUF_X1)                          0.04       0.35 f
  U324/Z (BUF_X1)                          0.07       0.42 f
  U451/ZN (OAI22_X1)                       0.06       0.48 r
  regA_reg[17]/D (DFF_X1)                  0.01       0.49 r
  data arrival time                                   0.49

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  regA_reg[17]/CK (DFF_X1)                 0.00       5.00 r
  library setup time                      -0.04       4.96
  data required time                                  4.96
  -----------------------------------------------------------
  data required time                                  4.96
  data arrival time                                  -0.49
  -----------------------------------------------------------
  slack (MET)                                         4.48


  Startpoint: enable (input port clocked by clk)
  Endpoint: regA_reg[18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpMultiplier       5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 r
  enable (in)                              0.00       0.20 r
  U404/Z (BUF_X1)                          0.07       0.27 r
  U340/ZN (NAND2_X1)                       0.04       0.31 f
  U543/Z (BUF_X1)                          0.04       0.35 f
  U324/Z (BUF_X1)                          0.07       0.42 f
  U453/ZN (OAI22_X1)                       0.06       0.48 r
  regA_reg[18]/D (DFF_X1)                  0.01       0.49 r
  data arrival time                                   0.49

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  regA_reg[18]/CK (DFF_X1)                 0.00       5.00 r
  library setup time                      -0.04       4.96
  data required time                                  4.96
  -----------------------------------------------------------
  data required time                                  4.96
  data arrival time                                  -0.49
  -----------------------------------------------------------
  slack (MET)                                         4.48


  Startpoint: enable (input port clocked by clk)
  Endpoint: regA_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpMultiplier       5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 r
  enable (in)                              0.00       0.20 r
  U404/Z (BUF_X1)                          0.07       0.27 r
  U340/ZN (NAND2_X1)                       0.04       0.31 f
  U543/Z (BUF_X1)                          0.04       0.35 f
  U324/Z (BUF_X1)                          0.07       0.42 f
  U455/ZN (OAI22_X1)                       0.06       0.48 r
  regA_reg[19]/D (DFF_X1)                  0.01       0.49 r
  data arrival time                                   0.49

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  regA_reg[19]/CK (DFF_X1)                 0.00       5.00 r
  library setup time                      -0.04       4.96
  data required time                                  4.96
  -----------------------------------------------------------
  data required time                                  4.96
  data arrival time                                  -0.49
  -----------------------------------------------------------
  slack (MET)                                         4.48


  Startpoint: enable (input port clocked by clk)
  Endpoint: regA_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpMultiplier       5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 r
  enable (in)                              0.00       0.20 r
  U404/Z (BUF_X1)                          0.07       0.27 r
  U340/ZN (NAND2_X1)                       0.04       0.31 f
  U543/Z (BUF_X1)                          0.04       0.35 f
  U324/Z (BUF_X1)                          0.07       0.42 f
  U457/ZN (OAI22_X1)                       0.06       0.48 r
  regA_reg[20]/D (DFF_X1)                  0.01       0.49 r
  data arrival time                                   0.49

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  regA_reg[20]/CK (DFF_X1)                 0.00       5.00 r
  library setup time                      -0.04       4.96
  data required time                                  4.96
  -----------------------------------------------------------
  data required time                                  4.96
  data arrival time                                  -0.49
  -----------------------------------------------------------
  slack (MET)                                         4.48


  Startpoint: enable (input port clocked by clk)
  Endpoint: regA_reg[21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpMultiplier       5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 r
  enable (in)                              0.00       0.20 r
  U404/Z (BUF_X1)                          0.07       0.27 r
  U340/ZN (NAND2_X1)                       0.04       0.31 f
  U543/Z (BUF_X1)                          0.04       0.35 f
  U324/Z (BUF_X1)                          0.07       0.42 f
  U459/ZN (OAI22_X1)                       0.06       0.48 r
  regA_reg[21]/D (DFF_X1)                  0.01       0.49 r
  data arrival time                                   0.49

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  regA_reg[21]/CK (DFF_X1)                 0.00       5.00 r
  library setup time                      -0.04       4.96
  data required time                                  4.96
  -----------------------------------------------------------
  data required time                                  4.96
  data arrival time                                  -0.49
  -----------------------------------------------------------
  slack (MET)                                         4.48


  Startpoint: enable (input port clocked by clk)
  Endpoint: regA_reg[22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpMultiplier       5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 r
  enable (in)                              0.00       0.20 r
  U404/Z (BUF_X1)                          0.07       0.27 r
  U340/ZN (NAND2_X1)                       0.04       0.31 f
  U543/Z (BUF_X1)                          0.04       0.35 f
  U324/Z (BUF_X1)                          0.07       0.42 f
  U461/ZN (OAI22_X1)                       0.06       0.48 r
  regA_reg[22]/D (DFF_X1)                  0.01       0.49 r
  data arrival time                                   0.49

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  regA_reg[22]/CK (DFF_X1)                 0.00       5.00 r
  library setup time                      -0.04       4.96
  data required time                                  4.96
  -----------------------------------------------------------
  data required time                                  4.96
  data arrival time                                  -0.49
  -----------------------------------------------------------
  slack (MET)                                         4.48


  Startpoint: enable (input port clocked by clk)
  Endpoint: regA_reg[23]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpMultiplier       5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 r
  enable (in)                              0.00       0.20 r
  U404/Z (BUF_X1)                          0.07       0.27 r
  U340/ZN (NAND2_X1)                       0.04       0.31 f
  U543/Z (BUF_X1)                          0.04       0.35 f
  U324/Z (BUF_X1)                          0.07       0.42 f
  U463/ZN (OAI22_X1)                       0.06       0.48 r
  regA_reg[23]/D (DFF_X1)                  0.01       0.49 r
  data arrival time                                   0.49

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  regA_reg[23]/CK (DFF_X1)                 0.00       5.00 r
  library setup time                      -0.04       4.96
  data required time                                  4.96
  -----------------------------------------------------------
  data required time                                  4.96
  data arrival time                                  -0.49
  -----------------------------------------------------------
  slack (MET)                                         4.48


  Startpoint: enable (input port clocked by clk)
  Endpoint: regA_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpMultiplier       5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 r
  enable (in)                              0.00       0.20 r
  U404/Z (BUF_X1)                          0.07       0.27 r
  U340/ZN (NAND2_X1)                       0.04       0.31 f
  U543/Z (BUF_X1)                          0.04       0.35 f
  U325/Z (BUF_X1)                          0.07       0.42 f
  U465/ZN (OAI22_X1)                       0.06       0.48 r
  regA_reg[24]/D (DFF_X1)                  0.01       0.49 r
  data arrival time                                   0.49

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  regA_reg[24]/CK (DFF_X1)                 0.00       5.00 r
  library setup time                      -0.04       4.96
  data required time                                  4.96
  -----------------------------------------------------------
  data required time                                  4.96
  data arrival time                                  -0.49
  -----------------------------------------------------------
  slack (MET)                                         4.48


  Startpoint: enable (input port clocked by clk)
  Endpoint: regA_reg[25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpMultiplier       5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 r
  enable (in)                              0.00       0.20 r
  U404/Z (BUF_X1)                          0.07       0.27 r
  U340/ZN (NAND2_X1)                       0.04       0.31 f
  U543/Z (BUF_X1)                          0.04       0.35 f
  U325/Z (BUF_X1)                          0.07       0.42 f
  U467/ZN (OAI22_X1)                       0.06       0.48 r
  regA_reg[25]/D (DFF_X1)                  0.01       0.49 r
  data arrival time                                   0.49

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  regA_reg[25]/CK (DFF_X1)                 0.00       5.00 r
  library setup time                      -0.04       4.96
  data required time                                  4.96
  -----------------------------------------------------------
  data required time                                  4.96
  data arrival time                                  -0.49
  -----------------------------------------------------------
  slack (MET)                                         4.48


  Startpoint: enable (input port clocked by clk)
  Endpoint: regA_reg[26]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpMultiplier       5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 r
  enable (in)                              0.00       0.20 r
  U404/Z (BUF_X1)                          0.07       0.27 r
  U340/ZN (NAND2_X1)                       0.04       0.31 f
  U543/Z (BUF_X1)                          0.04       0.35 f
  U325/Z (BUF_X1)                          0.07       0.42 f
  U469/ZN (OAI22_X1)                       0.06       0.48 r
  regA_reg[26]/D (DFF_X1)                  0.01       0.49 r
  data arrival time                                   0.49

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  regA_reg[26]/CK (DFF_X1)                 0.00       5.00 r
  library setup time                      -0.04       4.96
  data required time                                  4.96
  -----------------------------------------------------------
  data required time                                  4.96
  data arrival time                                  -0.49
  -----------------------------------------------------------
  slack (MET)                                         4.48


  Startpoint: enable (input port clocked by clk)
  Endpoint: regA_reg[27]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpMultiplier       5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 r
  enable (in)                              0.00       0.20 r
  U404/Z (BUF_X1)                          0.07       0.27 r
  U340/ZN (NAND2_X1)                       0.04       0.31 f
  U543/Z (BUF_X1)                          0.04       0.35 f
  U325/Z (BUF_X1)                          0.07       0.42 f
  U471/ZN (OAI22_X1)                       0.06       0.48 r
  regA_reg[27]/D (DFF_X1)                  0.01       0.49 r
  data arrival time                                   0.49

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  regA_reg[27]/CK (DFF_X1)                 0.00       5.00 r
  library setup time                      -0.04       4.96
  data required time                                  4.96
  -----------------------------------------------------------
  data required time                                  4.96
  data arrival time                                  -0.49
  -----------------------------------------------------------
  slack (MET)                                         4.48


  Startpoint: enable (input port clocked by clk)
  Endpoint: regA_reg[28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpMultiplier       5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 r
  enable (in)                              0.00       0.20 r
  U404/Z (BUF_X1)                          0.07       0.27 r
  U340/ZN (NAND2_X1)                       0.04       0.31 f
  U543/Z (BUF_X1)                          0.04       0.35 f
  U325/Z (BUF_X1)                          0.07       0.42 f
  U473/ZN (OAI22_X1)                       0.06       0.48 r
  regA_reg[28]/D (DFF_X1)                  0.01       0.49 r
  data arrival time                                   0.49

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  regA_reg[28]/CK (DFF_X1)                 0.00       5.00 r
  library setup time                      -0.04       4.96
  data required time                                  4.96
  -----------------------------------------------------------
  data required time                                  4.96
  data arrival time                                  -0.49
  -----------------------------------------------------------
  slack (MET)                                         4.48


  Startpoint: enable (input port clocked by clk)
  Endpoint: regA_reg[29]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpMultiplier       5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 r
  enable (in)                              0.00       0.20 r
  U404/Z (BUF_X1)                          0.07       0.27 r
  U340/ZN (NAND2_X1)                       0.04       0.31 f
  U543/Z (BUF_X1)                          0.04       0.35 f
  U325/Z (BUF_X1)                          0.07       0.42 f
  U475/ZN (OAI22_X1)                       0.06       0.48 r
  regA_reg[29]/D (DFF_X1)                  0.01       0.49 r
  data arrival time                                   0.49

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  regA_reg[29]/CK (DFF_X1)                 0.00       5.00 r
  library setup time                      -0.04       4.96
  data required time                                  4.96
  -----------------------------------------------------------
  data required time                                  4.96
  data arrival time                                  -0.49
  -----------------------------------------------------------
  slack (MET)                                         4.48


  Startpoint: enable (input port clocked by clk)
  Endpoint: regA_reg[30]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpMultiplier       5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 r
  enable (in)                              0.00       0.20 r
  U404/Z (BUF_X1)                          0.07       0.27 r
  U340/ZN (NAND2_X1)                       0.04       0.31 f
  U543/Z (BUF_X1)                          0.04       0.35 f
  U325/Z (BUF_X1)                          0.07       0.42 f
  U477/ZN (OAI22_X1)                       0.06       0.48 r
  regA_reg[30]/D (DFF_X1)                  0.01       0.49 r
  data arrival time                                   0.49

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  regA_reg[30]/CK (DFF_X1)                 0.00       5.00 r
  library setup time                      -0.04       4.96
  data required time                                  4.96
  -----------------------------------------------------------
  data required time                                  4.96
  data arrival time                                  -0.49
  -----------------------------------------------------------
  slack (MET)                                         4.48


  Startpoint: enable (input port clocked by clk)
  Endpoint: regA_reg[31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpMultiplier       5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 r
  enable (in)                              0.00       0.20 r
  U404/Z (BUF_X1)                          0.07       0.27 r
  U340/ZN (NAND2_X1)                       0.04       0.31 f
  U543/Z (BUF_X1)                          0.04       0.35 f
  U325/Z (BUF_X1)                          0.07       0.42 f
  U479/ZN (OAI22_X1)                       0.06       0.48 r
  regA_reg[31]/D (DFF_X1)                  0.01       0.49 r
  data arrival time                                   0.49

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  regA_reg[31]/CK (DFF_X1)                 0.00       5.00 r
  library setup time                      -0.04       4.96
  data required time                                  4.96
  -----------------------------------------------------------
  data required time                                  4.96
  data arrival time                                  -0.49
  -----------------------------------------------------------
  slack (MET)                                         4.48


  Startpoint: enable (input port clocked by clk)
  Endpoint: regB_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpMultiplier       5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 r
  enable (in)                              0.00       0.20 r
  U404/Z (BUF_X1)                          0.07       0.27 r
  U340/ZN (NAND2_X1)                       0.04       0.31 f
  U543/Z (BUF_X1)                          0.04       0.35 f
  U325/Z (BUF_X1)                          0.07       0.42 f
  U481/ZN (OAI22_X1)                       0.06       0.48 r
  regB_reg[0]/D (DFF_X1)                   0.01       0.49 r
  data arrival time                                   0.49

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  regB_reg[0]/CK (DFF_X1)                  0.00       5.00 r
  library setup time                      -0.04       4.96
  data required time                                  4.96
  -----------------------------------------------------------
  data required time                                  4.96
  data arrival time                                  -0.49
  -----------------------------------------------------------
  slack (MET)                                         4.48


  Startpoint: enable (input port clocked by clk)
  Endpoint: regB_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpMultiplier       5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 r
  enable (in)                              0.00       0.20 r
  U404/Z (BUF_X1)                          0.07       0.27 r
  U340/ZN (NAND2_X1)                       0.04       0.31 f
  U543/Z (BUF_X1)                          0.04       0.35 f
  U325/Z (BUF_X1)                          0.07       0.42 f
  U483/ZN (OAI22_X1)                       0.06       0.48 r
  regB_reg[1]/D (DFF_X1)                   0.01       0.49 r
  data arrival time                                   0.49

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  regB_reg[1]/CK (DFF_X1)                  0.00       5.00 r
  library setup time                      -0.04       4.96
  data required time                                  4.96
  -----------------------------------------------------------
  data required time                                  4.96
  data arrival time                                  -0.49
  -----------------------------------------------------------
  slack (MET)                                         4.48


  Startpoint: enable (input port clocked by clk)
  Endpoint: regB_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpMultiplier       5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 r
  enable (in)                              0.00       0.20 r
  U404/Z (BUF_X1)                          0.07       0.27 r
  U340/ZN (NAND2_X1)                       0.04       0.31 f
  U543/Z (BUF_X1)                          0.04       0.35 f
  U325/Z (BUF_X1)                          0.07       0.42 f
  U485/ZN (OAI22_X1)                       0.06       0.48 r
  regB_reg[2]/D (DFF_X1)                   0.01       0.49 r
  data arrival time                                   0.49

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  regB_reg[2]/CK (DFF_X1)                  0.00       5.00 r
  library setup time                      -0.04       4.96
  data required time                                  4.96
  -----------------------------------------------------------
  data required time                                  4.96
  data arrival time                                  -0.49
  -----------------------------------------------------------
  slack (MET)                                         4.48


  Startpoint: enable (input port clocked by clk)
  Endpoint: regB_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpMultiplier       5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 r
  enable (in)                              0.00       0.20 r
  U404/Z (BUF_X1)                          0.07       0.27 r
  U340/ZN (NAND2_X1)                       0.04       0.31 f
  U543/Z (BUF_X1)                          0.04       0.35 f
  U325/Z (BUF_X1)                          0.07       0.42 f
  U487/ZN (OAI22_X1)                       0.06       0.48 r
  regB_reg[3]/D (DFF_X1)                   0.01       0.49 r
  data arrival time                                   0.49

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  regB_reg[3]/CK (DFF_X1)                  0.00       5.00 r
  library setup time                      -0.04       4.96
  data required time                                  4.96
  -----------------------------------------------------------
  data required time                                  4.96
  data arrival time                                  -0.49
  -----------------------------------------------------------
  slack (MET)                                         4.48


  Startpoint: enable (input port clocked by clk)
  Endpoint: regB_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpMultiplier       5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 r
  enable (in)                              0.00       0.20 r
  U404/Z (BUF_X1)                          0.07       0.27 r
  U340/ZN (NAND2_X1)                       0.04       0.31 f
  U544/Z (BUF_X1)                          0.04       0.35 f
  U326/Z (BUF_X1)                          0.07       0.42 f
  U489/ZN (OAI22_X1)                       0.06       0.48 r
  regB_reg[4]/D (DFF_X1)                   0.01       0.49 r
  data arrival time                                   0.49

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  regB_reg[4]/CK (DFF_X1)                  0.00       5.00 r
  library setup time                      -0.04       4.96
  data required time                                  4.96
  -----------------------------------------------------------
  data required time                                  4.96
  data arrival time                                  -0.49
  -----------------------------------------------------------
  slack (MET)                                         4.48


  Startpoint: enable (input port clocked by clk)
  Endpoint: regB_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpMultiplier       5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 r
  enable (in)                              0.00       0.20 r
  U404/Z (BUF_X1)                          0.07       0.27 r
  U340/ZN (NAND2_X1)                       0.04       0.31 f
  U544/Z (BUF_X1)                          0.04       0.35 f
  U326/Z (BUF_X1)                          0.07       0.42 f
  U491/ZN (OAI22_X1)                       0.06       0.48 r
  regB_reg[5]/D (DFF_X1)                   0.01       0.49 r
  data arrival time                                   0.49

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  regB_reg[5]/CK (DFF_X1)                  0.00       5.00 r
  library setup time                      -0.04       4.96
  data required time                                  4.96
  -----------------------------------------------------------
  data required time                                  4.96
  data arrival time                                  -0.49
  -----------------------------------------------------------
  slack (MET)                                         4.48


  Startpoint: enable (input port clocked by clk)
  Endpoint: regB_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpMultiplier       5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 r
  enable (in)                              0.00       0.20 r
  U404/Z (BUF_X1)                          0.07       0.27 r
  U340/ZN (NAND2_X1)                       0.04       0.31 f
  U544/Z (BUF_X1)                          0.04       0.35 f
  U326/Z (BUF_X1)                          0.07       0.42 f
  U493/ZN (OAI22_X1)                       0.06       0.48 r
  regB_reg[6]/D (DFF_X1)                   0.01       0.49 r
  data arrival time                                   0.49

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  regB_reg[6]/CK (DFF_X1)                  0.00       5.00 r
  library setup time                      -0.04       4.96
  data required time                                  4.96
  -----------------------------------------------------------
  data required time                                  4.96
  data arrival time                                  -0.49
  -----------------------------------------------------------
  slack (MET)                                         4.48


  Startpoint: enable (input port clocked by clk)
  Endpoint: regB_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpMultiplier       5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 r
  enable (in)                              0.00       0.20 r
  U404/Z (BUF_X1)                          0.07       0.27 r
  U340/ZN (NAND2_X1)                       0.04       0.31 f
  U544/Z (BUF_X1)                          0.04       0.35 f
  U326/Z (BUF_X1)                          0.07       0.42 f
  U495/ZN (OAI22_X1)                       0.06       0.48 r
  regB_reg[7]/D (DFF_X1)                   0.01       0.49 r
  data arrival time                                   0.49

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  regB_reg[7]/CK (DFF_X1)                  0.00       5.00 r
  library setup time                      -0.04       4.96
  data required time                                  4.96
  -----------------------------------------------------------
  data required time                                  4.96
  data arrival time                                  -0.49
  -----------------------------------------------------------
  slack (MET)                                         4.48


  Startpoint: enable (input port clocked by clk)
  Endpoint: regB_reg[8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpMultiplier       5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 r
  enable (in)                              0.00       0.20 r
  U404/Z (BUF_X1)                          0.07       0.27 r
  U340/ZN (NAND2_X1)                       0.04       0.31 f
  U544/Z (BUF_X1)                          0.04       0.35 f
  U326/Z (BUF_X1)                          0.07       0.42 f
  U497/ZN (OAI22_X1)                       0.06       0.48 r
  regB_reg[8]/D (DFF_X1)                   0.01       0.49 r
  data arrival time                                   0.49

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  regB_reg[8]/CK (DFF_X1)                  0.00       5.00 r
  library setup time                      -0.04       4.96
  data required time                                  4.96
  -----------------------------------------------------------
  data required time                                  4.96
  data arrival time                                  -0.49
  -----------------------------------------------------------
  slack (MET)                                         4.48


  Startpoint: enable (input port clocked by clk)
  Endpoint: regB_reg[9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpMultiplier       5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 r
  enable (in)                              0.00       0.20 r
  U404/Z (BUF_X1)                          0.07       0.27 r
  U340/ZN (NAND2_X1)                       0.04       0.31 f
  U544/Z (BUF_X1)                          0.04       0.35 f
  U326/Z (BUF_X1)                          0.07       0.42 f
  U499/ZN (OAI22_X1)                       0.06       0.48 r
  regB_reg[9]/D (DFF_X1)                   0.01       0.49 r
  data arrival time                                   0.49

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  regB_reg[9]/CK (DFF_X1)                  0.00       5.00 r
  library setup time                      -0.04       4.96
  data required time                                  4.96
  -----------------------------------------------------------
  data required time                                  4.96
  data arrival time                                  -0.49
  -----------------------------------------------------------
  slack (MET)                                         4.48


  Startpoint: enable (input port clocked by clk)
  Endpoint: regB_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpMultiplier       5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 r
  enable (in)                              0.00       0.20 r
  U404/Z (BUF_X1)                          0.07       0.27 r
  U340/ZN (NAND2_X1)                       0.04       0.31 f
  U544/Z (BUF_X1)                          0.04       0.35 f
  U326/Z (BUF_X1)                          0.07       0.42 f
  U501/ZN (OAI22_X1)                       0.06       0.48 r
  regB_reg[10]/D (DFF_X1)                  0.01       0.49 r
  data arrival time                                   0.49

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  regB_reg[10]/CK (DFF_X1)                 0.00       5.00 r
  library setup time                      -0.04       4.96
  data required time                                  4.96
  -----------------------------------------------------------
  data required time                                  4.96
  data arrival time                                  -0.49
  -----------------------------------------------------------
  slack (MET)                                         4.48


  Startpoint: enable (input port clocked by clk)
  Endpoint: regB_reg[11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpMultiplier       5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 r
  enable (in)                              0.00       0.20 r
  U404/Z (BUF_X1)                          0.07       0.27 r
  U340/ZN (NAND2_X1)                       0.04       0.31 f
  U544/Z (BUF_X1)                          0.04       0.35 f
  U326/Z (BUF_X1)                          0.07       0.42 f
  U503/ZN (OAI22_X1)                       0.06       0.48 r
  regB_reg[11]/D (DFF_X1)                  0.01       0.49 r
  data arrival time                                   0.49

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  regB_reg[11]/CK (DFF_X1)                 0.00       5.00 r
  library setup time                      -0.04       4.96
  data required time                                  4.96
  -----------------------------------------------------------
  data required time                                  4.96
  data arrival time                                  -0.49
  -----------------------------------------------------------
  slack (MET)                                         4.48


  Startpoint: enable (input port clocked by clk)
  Endpoint: regB_reg[12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpMultiplier       5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 r
  enable (in)                              0.00       0.20 r
  U404/Z (BUF_X1)                          0.07       0.27 r
  U340/ZN (NAND2_X1)                       0.04       0.31 f
  U544/Z (BUF_X1)                          0.04       0.35 f
  U326/Z (BUF_X1)                          0.07       0.42 f
  U505/ZN (OAI22_X1)                       0.06       0.48 r
  regB_reg[12]/D (DFF_X1)                  0.01       0.49 r
  data arrival time                                   0.49

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  regB_reg[12]/CK (DFF_X1)                 0.00       5.00 r
  library setup time                      -0.04       4.96
  data required time                                  4.96
  -----------------------------------------------------------
  data required time                                  4.96
  data arrival time                                  -0.49
  -----------------------------------------------------------
  slack (MET)                                         4.48


  Startpoint: enable (input port clocked by clk)
  Endpoint: regB_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpMultiplier       5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 r
  enable (in)                              0.00       0.20 r
  U404/Z (BUF_X1)                          0.07       0.27 r
  U340/ZN (NAND2_X1)                       0.04       0.31 f
  U544/Z (BUF_X1)                          0.04       0.35 f
  U326/Z (BUF_X1)                          0.07       0.42 f
  U507/ZN (OAI22_X1)                       0.06       0.48 r
  regB_reg[13]/D (DFF_X1)                  0.01       0.49 r
  data arrival time                                   0.49

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  regB_reg[13]/CK (DFF_X1)                 0.00       5.00 r
  library setup time                      -0.04       4.96
  data required time                                  4.96
  -----------------------------------------------------------
  data required time                                  4.96
  data arrival time                                  -0.49
  -----------------------------------------------------------
  slack (MET)                                         4.48


  Startpoint: enable (input port clocked by clk)
  Endpoint: regB_reg[14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpMultiplier       5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 r
  enable (in)                              0.00       0.20 r
  U404/Z (BUF_X1)                          0.07       0.27 r
  U340/ZN (NAND2_X1)                       0.04       0.31 f
  U544/Z (BUF_X1)                          0.04       0.35 f
  U326/Z (BUF_X1)                          0.07       0.42 f
  U509/ZN (OAI22_X1)                       0.06       0.48 r
  regB_reg[14]/D (DFF_X1)                  0.01       0.49 r
  data arrival time                                   0.49

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  regB_reg[14]/CK (DFF_X1)                 0.00       5.00 r
  library setup time                      -0.04       4.96
  data required time                                  4.96
  -----------------------------------------------------------
  data required time                                  4.96
  data arrival time                                  -0.49
  -----------------------------------------------------------
  slack (MET)                                         4.48


  Startpoint: enable (input port clocked by clk)
  Endpoint: regB_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpMultiplier       5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 r
  enable (in)                              0.00       0.20 r
  U404/Z (BUF_X1)                          0.07       0.27 r
  U340/ZN (NAND2_X1)                       0.04       0.31 f
  U544/Z (BUF_X1)                          0.04       0.35 f
  U326/Z (BUF_X1)                          0.07       0.42 f
  U511/ZN (OAI22_X1)                       0.06       0.48 r
  regB_reg[15]/D (DFF_X1)                  0.01       0.49 r
  data arrival time                                   0.49

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  regB_reg[15]/CK (DFF_X1)                 0.00       5.00 r
  library setup time                      -0.04       4.96
  data required time                                  4.96
  -----------------------------------------------------------
  data required time                                  4.96
  data arrival time                                  -0.49
  -----------------------------------------------------------
  slack (MET)                                         4.48


  Startpoint: enable (input port clocked by clk)
  Endpoint: regB_reg[16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpMultiplier       5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 r
  enable (in)                              0.00       0.20 r
  U404/Z (BUF_X1)                          0.07       0.27 r
  U340/ZN (NAND2_X1)                       0.04       0.31 f
  U544/Z (BUF_X1)                          0.04       0.35 f
  U327/Z (BUF_X1)                          0.07       0.42 f
  U513/ZN (OAI22_X1)                       0.06       0.48 r
  regB_reg[16]/D (DFF_X1)                  0.01       0.49 r
  data arrival time                                   0.49

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  regB_reg[16]/CK (DFF_X1)                 0.00       5.00 r
  library setup time                      -0.04       4.96
  data required time                                  4.96
  -----------------------------------------------------------
  data required time                                  4.96
  data arrival time                                  -0.49
  -----------------------------------------------------------
  slack (MET)                                         4.48


  Startpoint: enable (input port clocked by clk)
  Endpoint: regB_reg[17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpMultiplier       5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 r
  enable (in)                              0.00       0.20 r
  U404/Z (BUF_X1)                          0.07       0.27 r
  U340/ZN (NAND2_X1)                       0.04       0.31 f
  U544/Z (BUF_X1)                          0.04       0.35 f
  U327/Z (BUF_X1)                          0.07       0.42 f
  U515/ZN (OAI22_X1)                       0.06       0.48 r
  regB_reg[17]/D (DFF_X1)                  0.01       0.49 r
  data arrival time                                   0.49

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  regB_reg[17]/CK (DFF_X1)                 0.00       5.00 r
  library setup time                      -0.04       4.96
  data required time                                  4.96
  -----------------------------------------------------------
  data required time                                  4.96
  data arrival time                                  -0.49
  -----------------------------------------------------------
  slack (MET)                                         4.48


  Startpoint: enable (input port clocked by clk)
  Endpoint: regB_reg[18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpMultiplier       5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 r
  enable (in)                              0.00       0.20 r
  U404/Z (BUF_X1)                          0.07       0.27 r
  U340/ZN (NAND2_X1)                       0.04       0.31 f
  U544/Z (BUF_X1)                          0.04       0.35 f
  U327/Z (BUF_X1)                          0.07       0.42 f
  U517/ZN (OAI22_X1)                       0.06       0.48 r
  regB_reg[18]/D (DFF_X1)                  0.01       0.49 r
  data arrival time                                   0.49

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  regB_reg[18]/CK (DFF_X1)                 0.00       5.00 r
  library setup time                      -0.04       4.96
  data required time                                  4.96
  -----------------------------------------------------------
  data required time                                  4.96
  data arrival time                                  -0.49
  -----------------------------------------------------------
  slack (MET)                                         4.48


  Startpoint: enable (input port clocked by clk)
  Endpoint: regB_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpMultiplier       5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 r
  enable (in)                              0.00       0.20 r
  U404/Z (BUF_X1)                          0.07       0.27 r
  U340/ZN (NAND2_X1)                       0.04       0.31 f
  U544/Z (BUF_X1)                          0.04       0.35 f
  U327/Z (BUF_X1)                          0.07       0.42 f
  U519/ZN (OAI22_X1)                       0.06       0.48 r
  regB_reg[19]/D (DFF_X1)                  0.01       0.49 r
  data arrival time                                   0.49

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  regB_reg[19]/CK (DFF_X1)                 0.00       5.00 r
  library setup time                      -0.04       4.96
  data required time                                  4.96
  -----------------------------------------------------------
  data required time                                  4.96
  data arrival time                                  -0.49
  -----------------------------------------------------------
  slack (MET)                                         4.48


  Startpoint: enable (input port clocked by clk)
  Endpoint: regB_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpMultiplier       5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 r
  enable (in)                              0.00       0.20 r
  U404/Z (BUF_X1)                          0.07       0.27 r
  U340/ZN (NAND2_X1)                       0.04       0.31 f
  U544/Z (BUF_X1)                          0.04       0.35 f
  U327/Z (BUF_X1)                          0.07       0.42 f
  U521/ZN (OAI22_X1)                       0.06       0.48 r
  regB_reg[20]/D (DFF_X1)                  0.01       0.49 r
  data arrival time                                   0.49

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  regB_reg[20]/CK (DFF_X1)                 0.00       5.00 r
  library setup time                      -0.04       4.96
  data required time                                  4.96
  -----------------------------------------------------------
  data required time                                  4.96
  data arrival time                                  -0.49
  -----------------------------------------------------------
  slack (MET)                                         4.48


  Startpoint: enable (input port clocked by clk)
  Endpoint: regB_reg[21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpMultiplier       5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 r
  enable (in)                              0.00       0.20 r
  U404/Z (BUF_X1)                          0.07       0.27 r
  U340/ZN (NAND2_X1)                       0.04       0.31 f
  U544/Z (BUF_X1)                          0.04       0.35 f
  U327/Z (BUF_X1)                          0.07       0.42 f
  U523/ZN (OAI22_X1)                       0.06       0.48 r
  regB_reg[21]/D (DFF_X1)                  0.01       0.49 r
  data arrival time                                   0.49

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  regB_reg[21]/CK (DFF_X1)                 0.00       5.00 r
  library setup time                      -0.04       4.96
  data required time                                  4.96
  -----------------------------------------------------------
  data required time                                  4.96
  data arrival time                                  -0.49
  -----------------------------------------------------------
  slack (MET)                                         4.48


  Startpoint: enable (input port clocked by clk)
  Endpoint: regB_reg[22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpMultiplier       5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 r
  enable (in)                              0.00       0.20 r
  U404/Z (BUF_X1)                          0.07       0.27 r
  U340/ZN (NAND2_X1)                       0.04       0.31 f
  U544/Z (BUF_X1)                          0.04       0.35 f
  U327/Z (BUF_X1)                          0.07       0.42 f
  U525/ZN (OAI22_X1)                       0.06       0.48 r
  regB_reg[22]/D (DFF_X1)                  0.01       0.49 r
  data arrival time                                   0.49

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  regB_reg[22]/CK (DFF_X1)                 0.00       5.00 r
  library setup time                      -0.04       4.96
  data required time                                  4.96
  -----------------------------------------------------------
  data required time                                  4.96
  data arrival time                                  -0.49
  -----------------------------------------------------------
  slack (MET)                                         4.48


  Startpoint: enable (input port clocked by clk)
  Endpoint: regB_reg[23]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpMultiplier       5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 r
  enable (in)                              0.00       0.20 r
  U404/Z (BUF_X1)                          0.07       0.27 r
  U340/ZN (NAND2_X1)                       0.04       0.31 f
  U544/Z (BUF_X1)                          0.04       0.35 f
  U327/Z (BUF_X1)                          0.07       0.42 f
  U536/ZN (OAI22_X1)                       0.06       0.48 r
  regB_reg[23]/D (DFF_X1)                  0.01       0.49 r
  data arrival time                                   0.49

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  regB_reg[23]/CK (DFF_X1)                 0.00       5.00 r
  library setup time                      -0.04       4.96
  data required time                                  4.96
  -----------------------------------------------------------
  data required time                                  4.96
  data arrival time                                  -0.49
  -----------------------------------------------------------
  slack (MET)                                         4.48


  Startpoint: enable (input port clocked by clk)
  Endpoint: regB_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpMultiplier       5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 r
  enable (in)                              0.00       0.20 r
  U404/Z (BUF_X1)                          0.07       0.27 r
  U340/ZN (NAND2_X1)                       0.04       0.31 f
  U544/Z (BUF_X1)                          0.04       0.35 f
  U327/Z (BUF_X1)                          0.07       0.42 f
  U527/ZN (OAI22_X1)                       0.06       0.48 r
  regB_reg[24]/D (DFF_X1)                  0.01       0.49 r
  data arrival time                                   0.49

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  regB_reg[24]/CK (DFF_X1)                 0.00       5.00 r
  library setup time                      -0.04       4.96
  data required time                                  4.96
  -----------------------------------------------------------
  data required time                                  4.96
  data arrival time                                  -0.49
  -----------------------------------------------------------
  slack (MET)                                         4.48


  Startpoint: enable (input port clocked by clk)
  Endpoint: regB_reg[25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpMultiplier       5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 r
  enable (in)                              0.00       0.20 r
  U404/Z (BUF_X1)                          0.07       0.27 r
  U340/ZN (NAND2_X1)                       0.04       0.31 f
  U544/Z (BUF_X1)                          0.04       0.35 f
  U327/Z (BUF_X1)                          0.07       0.42 f
  U529/ZN (OAI22_X1)                       0.06       0.48 r
  regB_reg[25]/D (DFF_X1)                  0.01       0.49 r
  data arrival time                                   0.49

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  regB_reg[25]/CK (DFF_X1)                 0.00       5.00 r
  library setup time                      -0.04       4.96
  data required time                                  4.96
  -----------------------------------------------------------
  data required time                                  4.96
  data arrival time                                  -0.49
  -----------------------------------------------------------
  slack (MET)                                         4.48


  Startpoint: enable (input port clocked by clk)
  Endpoint: regB_reg[26]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpMultiplier       5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 r
  enable (in)                              0.00       0.20 r
  U404/Z (BUF_X1)                          0.07       0.27 r
  U340/ZN (NAND2_X1)                       0.04       0.31 f
  U544/Z (BUF_X1)                          0.04       0.35 f
  U327/Z (BUF_X1)                          0.07       0.42 f
  U531/ZN (OAI22_X1)                       0.06       0.48 r
  regB_reg[26]/D (DFF_X1)                  0.01       0.49 r
  data arrival time                                   0.49

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  regB_reg[26]/CK (DFF_X1)                 0.00       5.00 r
  library setup time                      -0.04       4.96
  data required time                                  4.96
  -----------------------------------------------------------
  data required time                                  4.96
  data arrival time                                  -0.49
  -----------------------------------------------------------
  slack (MET)                                         4.48


  Startpoint: enable (input port clocked by clk)
  Endpoint: regB_reg[27]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpMultiplier       5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 r
  enable (in)                              0.00       0.20 r
  U404/Z (BUF_X1)                          0.07       0.27 r
  U340/ZN (NAND2_X1)                       0.04       0.31 f
  U544/Z (BUF_X1)                          0.04       0.35 f
  U327/Z (BUF_X1)                          0.07       0.42 f
  U537/ZN (OAI22_X1)                       0.06       0.48 r
  regB_reg[27]/D (DFF_X1)                  0.01       0.49 r
  data arrival time                                   0.49

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  regB_reg[27]/CK (DFF_X1)                 0.00       5.00 r
  library setup time                      -0.04       4.96
  data required time                                  4.96
  -----------------------------------------------------------
  data required time                                  4.96
  data arrival time                                  -0.49
  -----------------------------------------------------------
  slack (MET)                                         4.48


  Startpoint: enable (input port clocked by clk)
  Endpoint: regB_reg[28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpMultiplier       5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 r
  enable (in)                              0.00       0.20 r
  U404/Z (BUF_X1)                          0.07       0.27 r
  U340/ZN (NAND2_X1)                       0.04       0.31 f
  U544/Z (BUF_X1)                          0.04       0.35 f
  U545/Z (BUF_X1)                          0.04       0.40 f
  U409/ZN (OAI22_X1)                       0.05       0.44 r
  regB_reg[28]/D (DFF_X1)                  0.01       0.45 r
  data arrival time                                   0.45

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  regB_reg[28]/CK (DFF_X1)                 0.00       5.00 r
  library setup time                      -0.04       4.96
  data required time                                  4.96
  -----------------------------------------------------------
  data required time                                  4.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         4.51


  Startpoint: enable (input port clocked by clk)
  Endpoint: regB_reg[29]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpMultiplier       5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 r
  enable (in)                              0.00       0.20 r
  U404/Z (BUF_X1)                          0.07       0.27 r
  U340/ZN (NAND2_X1)                       0.04       0.31 f
  U544/Z (BUF_X1)                          0.04       0.35 f
  U545/Z (BUF_X1)                          0.04       0.40 f
  U411/ZN (OAI22_X1)                       0.05       0.44 r
  regB_reg[29]/D (DFF_X1)                  0.01       0.45 r
  data arrival time                                   0.45

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  regB_reg[29]/CK (DFF_X1)                 0.00       5.00 r
  library setup time                      -0.04       4.96
  data required time                                  4.96
  -----------------------------------------------------------
  data required time                                  4.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         4.51


  Startpoint: enable (input port clocked by clk)
  Endpoint: regB_reg[30]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpMultiplier       5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 r
  enable (in)                              0.00       0.20 r
  U404/Z (BUF_X1)                          0.07       0.27 r
  U340/ZN (NAND2_X1)                       0.04       0.31 f
  U544/Z (BUF_X1)                          0.04       0.35 f
  U545/Z (BUF_X1)                          0.04       0.40 f
  U413/ZN (OAI22_X1)                       0.05       0.44 r
  regB_reg[30]/D (DFF_X1)                  0.01       0.45 r
  data arrival time                                   0.45

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  regB_reg[30]/CK (DFF_X1)                 0.00       5.00 r
  library setup time                      -0.04       4.96
  data required time                                  4.96
  -----------------------------------------------------------
  data required time                                  4.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         4.51


  Startpoint: enable (input port clocked by clk)
  Endpoint: regB_reg[31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpMultiplier       5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 r
  enable (in)                              0.00       0.20 r
  U404/Z (BUF_X1)                          0.07       0.27 r
  U340/ZN (NAND2_X1)                       0.04       0.31 f
  U544/Z (BUF_X1)                          0.04       0.35 f
  U545/Z (BUF_X1)                          0.04       0.40 f
  U415/ZN (OAI22_X1)                       0.05       0.44 r
  regB_reg[31]/D (DFF_X1)                  0.01       0.45 r
  data arrival time                                   0.45

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  regB_reg[31]/CK (DFF_X1)                 0.00       5.00 r
  library setup time                      -0.04       4.96
  data required time                                  4.96
  -----------------------------------------------------------
  data required time                                  4.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         4.51


1
