vhdl work "basic_uart.vhd"
verilog work "serial.v"
