$comment
	File created using the following command:
		vcd file cau1.msim.vcd -direction
$end
$date
	Sat Sep 29 18:32:07 2018
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module cau1_vlg_vec_tst $end
$var reg 10 ! SW [9:0] $end
$var wire 1 " LEDR [9] $end
$var wire 1 # LEDR [8] $end
$var wire 1 $ LEDR [7] $end
$var wire 1 % LEDR [6] $end
$var wire 1 & LEDR [5] $end
$var wire 1 ' LEDR [4] $end
$var wire 1 ( LEDR [3] $end
$var wire 1 ) LEDR [2] $end
$var wire 1 * LEDR [1] $end
$var wire 1 + LEDR [0] $end
$var wire 1 , sampler $end
$scope module i1 $end
$var wire 1 - gnd $end
$var wire 1 . vcc $end
$var wire 1 / unknown $end
$var tri1 1 0 devclrn $end
$var tri1 1 1 devpor $end
$var tri1 1 2 devoe $end
$var wire 1 3 SW~combout [9] $end
$var wire 1 4 SW~combout [8] $end
$var wire 1 5 SW~combout [7] $end
$var wire 1 6 SW~combout [6] $end
$var wire 1 7 SW~combout [5] $end
$var wire 1 8 SW~combout [4] $end
$var wire 1 9 SW~combout [3] $end
$var wire 1 : SW~combout [2] $end
$var wire 1 ; SW~combout [1] $end
$var wire 1 < SW~combout [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 !
0+
0*
0)
0(
0'
0&
0%
0$
0#
0"
x,
0-
1.
x/
10
11
12
0<
0;
0:
09
08
07
06
05
04
03
$end
#10000
b1 !
1<
0,
1+
#20000
b11 !
b10 !
0<
1;
1,
0+
1*
#30000
b11 !
1<
0,
1+
#40000
b111 !
b101 !
b100 !
0<
0;
1:
1,
0+
0*
1)
#50000
b101 !
1<
0,
1+
#60000
b111 !
b110 !
0<
1;
1,
0+
1*
#70000
b111 !
1<
0,
1+
#80000
b1111 !
b1011 !
b1001 !
b1000 !
0<
0;
0:
19
1,
0+
0*
0)
1(
#90000
b1001 !
1<
0,
1+
#100000
b1011 !
b1010 !
0<
1;
1,
0+
1*
#110000
b1011 !
1<
0,
1+
#120000
b1111 !
b1101 !
b1100 !
0<
0;
1:
1,
0+
0*
1)
#130000
b1101 !
1<
0,
1+
#140000
b1111 !
b1110 !
0<
1;
1,
0+
1*
#150000
b1111 !
1<
0,
1+
#160000
b11111 !
b10111 !
b10011 !
b10001 !
b10000 !
0<
0;
0:
09
18
1,
0+
0*
0)
0(
1'
#170000
b10001 !
1<
0,
1+
#180000
b10011 !
b10010 !
0<
1;
1,
0+
1*
#190000
b10011 !
1<
0,
1+
#200000
