#if defined(TEMPEST_BUILD_DIRECTX12)
#include "dxdescriptorarray.h"

#include <Tempest/PipelineLayout>

#include "dxbuffer.h"
#include "dxdevice.h"
#include "dxtexture.h"
#include "guid.h"

#include <cassert>

using namespace Tempest;
using namespace Tempest::Detail;

static int swizzle(ComponentSwizzle cs, int def){
  switch(cs) {
    case ComponentSwizzle::Identity:
      return def;
    case ComponentSwizzle::R:
      return D3D12_SHADER_COMPONENT_MAPPING_FROM_MEMORY_COMPONENT_0;
    case ComponentSwizzle::G:
      return D3D12_SHADER_COMPONENT_MAPPING_FROM_MEMORY_COMPONENT_1;
    case ComponentSwizzle::B:
      return D3D12_SHADER_COMPONENT_MAPPING_FROM_MEMORY_COMPONENT_2;
    case ComponentSwizzle::A:
      return D3D12_SHADER_COMPONENT_MAPPING_FROM_MEMORY_COMPONENT_3;
    //case ComponentSwizzle::One:
    //  return D3D12_SHADER_COMPONENT_MAPPING_FORCE_VALUE_1;
    }
  return def;
  }

DxDescriptorArray::DxDescriptorArray(DxPipelineLay& vlay)
  : lay(&vlay) {
  if(lay.handler->hasSSBO)
    ssbo.reset(new SSBO[vlay.lay.size()]);
  val     = lay.handler->allocDescriptors();
  heapCnt = UINT(vlay.heaps.size());
  }

DxDescriptorArray::DxDescriptorArray(DxDescriptorArray&& other) noexcept
  : lay(other.lay) {
  val       = other.val;
  heapCnt   = other.heapCnt;
  other.lay = DSharedPtr<DxPipelineLay*>{};
  }

DxDescriptorArray::~DxDescriptorArray() {
  if(lay)
    lay.handler->freeDescriptors(val);
  }

void DxDescriptorArray::set(size_t id, AbstractGraphicsApi::Texture* tex, const Sampler2d& smp) {
  const DxTexture& t = *reinterpret_cast<const DxTexture*>(tex);
  set(id,tex,uint32_t(-1),smp,t.format);
  }

void DxDescriptorArray::set(size_t id, const AbstractGraphicsApi::Texture* tex, uint32_t mipLevel, const Sampler2d& smp, DXGI_FORMAT vfrm) {
  auto&           device = *lay.handler->dev.device;
  const DxTexture& t      = *reinterpret_cast<const DxTexture*>(tex);

  // Describe and create a SRV for the texture.
  int mapv[4] = { swizzle(smp.mapping.r,0),
                  swizzle(smp.mapping.g,1),
                  swizzle(smp.mapping.b,2),
                  swizzle(smp.mapping.a,3) };

  D3D12_SHADER_RESOURCE_VIEW_DESC srvDesc = {};
  srvDesc.Shader4ComponentMapping = D3D12_ENCODE_SHADER_4_COMPONENT_MAPPING(mapv[0],mapv[1],mapv[2],mapv[3]);
  srvDesc.Format                  = vfrm;
  srvDesc.ViewDimension           = D3D12_SRV_DIMENSION_TEXTURE2D;
  srvDesc.Texture2D.MipLevels     = t.mips;

  UINT filter = D3D12_FILTER_MIN_MAG_MIP_POINT;
  D3D12_SAMPLER_DESC smpDesc = {};
  smpDesc.Filter           = D3D12_FILTER_MIN_MAG_MIP_POINT;
  smpDesc.AddressU         = nativeFormat(smp.uClamp);
  smpDesc.AddressV         = nativeFormat(smp.vClamp);
  smpDesc.AddressW         = D3D12_TEXTURE_ADDRESS_MODE_CLAMP;
  smpDesc.MipLODBias       = 0;
  smpDesc.MaxAnisotropy    = 1;
  smpDesc.ComparisonFunc   = D3D12_COMPARISON_FUNC_NEVER;
  smpDesc.BorderColor[0]   = 1;
  smpDesc.BorderColor[1]   = 1;
  smpDesc.BorderColor[2]   = 1;
  smpDesc.BorderColor[3]   = 1;
  smpDesc.MinLOD           = 0.0f;
  smpDesc.MaxLOD           = D3D12_FLOAT32_MAX;//FLOAT(t.mips);

  if(smp.minFilter==Filter::Linear)
    filter |= (1u<<D3D12_MIN_FILTER_SHIFT);
  if(smp.magFilter==Filter::Linear)
    filter |= (1u<<D3D12_MAG_FILTER_SHIFT);
  if(smp.mipFilter==Filter::Linear)
    filter |= (1u<<D3D12_MIP_FILTER_SHIFT);

  if(smp.anisotropic) {
    smpDesc.MaxAnisotropy = 16;
    filter |= D3D12_ANISOTROPIC_FILTERING_BIT;
    }

  smpDesc.Filter = D3D12_FILTER(filter);

  if(mipLevel!=uint32_t(-1)) {
    srvDesc.Texture2D.MostDetailedMip = mipLevel;
    srvDesc.Texture2D.MipLevels       = 1;
    }

  auto& prm = lay.handler->prm[id];
  auto  gpu = val.cpu[prm.heapId];
  gpu.ptr += prm.heapOffset;
  device.CreateShaderResourceView(t.impl.get(), &srvDesc, gpu);

  gpu = val.cpu[prm.heapIdSmp];
  gpu.ptr += prm.heapOffsetSmp;
  device.CreateSampler(&smpDesc,gpu);
  }

void DxDescriptorArray::setUbo(size_t id, AbstractGraphicsApi::Buffer* b, size_t offset) {
  auto&      device = *lay.handler->dev.device;
  DxBuffer&  buf    = *reinterpret_cast<DxBuffer*>(b);

  D3D12_CONSTANT_BUFFER_VIEW_DESC cbvDesc = {};
  cbvDesc.BufferLocation = buf.impl->GetGPUVirtualAddress()+offset;
  cbvDesc.SizeInBytes    = UINT(lay.handler->lay[id].size);
  cbvDesc.SizeInBytes    = ((cbvDesc.SizeInBytes+255)/256)*256; // CB size is required to be 256-byte aligned.

  auto& prm = lay.handler->prm[id];
  auto  gpu = val.cpu[prm.heapId];
  gpu.ptr += prm.heapOffset;
  device.CreateConstantBufferView(&cbvDesc, gpu);
  }

void Tempest::Detail::DxDescriptorArray::setSsbo(size_t id, AbstractGraphicsApi::Texture* tex, uint32_t mipLevel) {
  auto&      device = *lay.handler->dev.device;
  DxTexture& t      = *reinterpret_cast<DxTexture*>(tex);
  auto&      prm    = lay.handler->prm[id];

  if(prm.rgnType==D3D12_DESCRIPTOR_RANGE_TYPE_UAV) {
    D3D12_UNORDERED_ACCESS_VIEW_DESC desc = {};
    desc.Format             = t.format;
    desc.ViewDimension      = D3D12_UAV_DIMENSION_TEXTURE2D;
    desc.Texture2D.MipSlice = mipLevel;

    auto  gpu = val.cpu[prm.heapId];
    gpu.ptr += prm.heapOffset;
    device.CreateUnorderedAccessView(t.impl.get(),nullptr,&desc,gpu);
    } else {
    D3D12_SHADER_RESOURCE_VIEW_DESC desc = {};
    desc.Format                    = t.format;
    desc.ViewDimension             = D3D12_SRV_DIMENSION_TEXTURE2D;
    desc.Shader4ComponentMapping   = D3D12_DEFAULT_SHADER_4_COMPONENT_MAPPING;
    if(mipLevel==uint32_t(-1)) {
      desc.Texture2D.MostDetailedMip = 0;
      desc.Texture2D.MipLevels       = t.mips;
      } else {
      desc.Texture2D.MostDetailedMip = mipLevel;
      desc.Texture2D.MipLevels       = 1;
      }

    auto  gpu = val.cpu[prm.heapId];
    gpu.ptr += prm.heapOffset;
    device.CreateShaderResourceView(t.impl.get(),&desc,gpu);
    }

  if(lay.handler->hasSSBO)
    ssbo[id].tex = tex;
  }

void Tempest::Detail::DxDescriptorArray::setSsbo(size_t id, AbstractGraphicsApi::Buffer* b,
                                                 size_t offsetn) {
  auto&      device = *lay.handler->dev.device;
  DxBuffer&  buf    = *reinterpret_cast<DxBuffer*>(b);
  auto&      prm    = lay.handler->prm[id];

  if(prm.rgnType==D3D12_DESCRIPTOR_RANGE_TYPE_UAV) {
    D3D12_UNORDERED_ACCESS_VIEW_DESC desc = {};
    desc.Format              = DXGI_FORMAT_R32_TYPELESS;
    desc.ViewDimension       = D3D12_UAV_DIMENSION_BUFFER;
    desc.Buffer.FirstElement = UINT(offsetn/4);
    desc.Buffer.NumElements  = UINT((lay.handler->lay[id].size+3)/4); // UAV size is required to be 256-byte aligned.
    desc.Buffer.Flags        = D3D12_BUFFER_UAV_FLAG_RAW;
    if(desc.Buffer.NumElements==0)
      desc.Buffer.NumElements = buf.sizeInBytes/4;

    auto  gpu = val.cpu[prm.heapId];
    gpu.ptr += prm.heapOffset;

    device.CreateUnorderedAccessView(buf.impl.get(),nullptr,&desc,gpu);
    } else {
    D3D12_SHADER_RESOURCE_VIEW_DESC desc = {};
    desc.Format                  = DXGI_FORMAT_R32_TYPELESS;
    desc.ViewDimension           = D3D12_SRV_DIMENSION_BUFFER;
    desc.Shader4ComponentMapping = D3D12_DEFAULT_SHADER_4_COMPONENT_MAPPING;
    desc.Buffer.FirstElement     = UINT(offsetn/4);
    desc.Buffer.NumElements      = UINT((lay.handler->lay[id].size+3)/4); // SRV size is required to be 256-byte aligned.
    desc.Buffer.Flags            = D3D12_BUFFER_SRV_FLAG_RAW;
    if(desc.Buffer.NumElements==0)
      desc.Buffer.NumElements = buf.sizeInBytes/4;

    auto  gpu = val.cpu[prm.heapId];
    gpu.ptr += prm.heapOffset;
    device.CreateShaderResourceView(buf.impl.get(),&desc,gpu);
    }

  if(lay.handler->hasSSBO)
    ssbo[id].buf = b;
  }

void DxDescriptorArray::ssboBarriers(ResourceState& res) {
  for(size_t i=0; i<lay.handler->lay.size(); ++i) {
    switch(lay.handler->lay[i].cls) {
      case ShaderReflection::Ubo:
      case ShaderReflection::Texture:
      case ShaderReflection::Push:
        break;
      case ShaderReflection::SsboR:
        res.setLayout(*ssbo[i].buf,ResourceAccess::ComputeRead);
        break;
      case ShaderReflection::SsboRW:
        res.setLayout(*ssbo[i].buf,ResourceAccess::ComputeRead | ResourceAccess::ComputeWrite);
        break;
      case ShaderReflection::ImgR:
      case ShaderReflection::ImgRW:
        break;
      }
    }
  }

#endif
