--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml uart_tx_top.twx uart_tx_top.ncd -o uart_tx_top.twr
uart_tx_top.pcf

Design file:              uart_tx_top.ncd
Physical constraint file: uart_tx_top.pcf
Device,package,speed:     xc6slx16,csg324,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1029 paths analyzed, 295 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.975ns.
--------------------------------------------------------------------------------

Paths for end point uart_byte_tx/div_cnt_12 (SLICE_X13Y22.B1), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.025ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uart_byte_tx/div_cnt_1 (FF)
  Destination:          uart_byte_tx/div_cnt_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.915ns (Levels of Logic = 3)
  Clock Path Skew:      -0.025ns (0.298 - 0.323)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: uart_byte_tx/div_cnt_1 to uart_byte_tx/div_cnt_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y21.CQ      Tcko                  0.525   uart_byte_tx/div_cnt<2>
                                                       uart_byte_tx/div_cnt_1
    SLICE_X14Y22.A2      net (fanout=3)        0.970   uart_byte_tx/div_cnt<1>
    SLICE_X14Y22.A       Tilo                  0.254   N2
                                                       uart_byte_tx/div_cnt[15]_bps_DR[15]_equal_6_o<15>4_SW0
    SLICE_X10Y21.A5      net (fanout=1)        0.731   N2
    SLICE_X10Y21.A       Tilo                  0.254   uart_byte_tx/div_cnt<2>
                                                       uart_byte_tx/div_cnt[15]_bps_DR[15]_equal_6_o<15>4
    SLICE_X13Y22.B1      net (fanout=16)       0.808   uart_byte_tx/div_cnt[15]_bps_DR[15]_equal_6_o
    SLICE_X13Y22.CLK     Tas                   0.373   uart_byte_tx/div_cnt<14>
                                                       uart_byte_tx/Mmux_GND_2_o_div_cnt[15]_mux_8_OUT41
                                                       uart_byte_tx/div_cnt_12
    -------------------------------------------------  ---------------------------
    Total                                      3.915ns (1.406ns logic, 2.509ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.123ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uart_byte_tx/div_cnt_12 (FF)
  Destination:          uart_byte_tx/div_cnt_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.842ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: uart_byte_tx/div_cnt_12 to uart_byte_tx/div_cnt_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y22.BQ      Tcko                  0.430   uart_byte_tx/div_cnt<14>
                                                       uart_byte_tx/div_cnt_12
    SLICE_X14Y22.A1      net (fanout=3)        0.992   uart_byte_tx/div_cnt<12>
    SLICE_X14Y22.A       Tilo                  0.254   N2
                                                       uart_byte_tx/div_cnt[15]_bps_DR[15]_equal_6_o<15>4_SW0
    SLICE_X10Y21.A5      net (fanout=1)        0.731   N2
    SLICE_X10Y21.A       Tilo                  0.254   uart_byte_tx/div_cnt<2>
                                                       uart_byte_tx/div_cnt[15]_bps_DR[15]_equal_6_o<15>4
    SLICE_X13Y22.B1      net (fanout=16)       0.808   uart_byte_tx/div_cnt[15]_bps_DR[15]_equal_6_o
    SLICE_X13Y22.CLK     Tas                   0.373   uart_byte_tx/div_cnt<14>
                                                       uart_byte_tx/Mmux_GND_2_o_div_cnt[15]_mux_8_OUT41
                                                       uart_byte_tx/div_cnt_12
    -------------------------------------------------  ---------------------------
    Total                                      3.842ns (1.311ns logic, 2.531ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.380ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uart_byte_tx/div_cnt_10 (FF)
  Destination:          uart_byte_tx/div_cnt_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.556ns (Levels of Logic = 3)
  Clock Path Skew:      -0.029ns (0.298 - 0.327)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: uart_byte_tx/div_cnt_10 to uart_byte_tx/div_cnt_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y22.DQ       Tcko                  0.476   uart_byte_tx/div_cnt<10>
                                                       uart_byte_tx/div_cnt_10
    SLICE_X14Y22.A6      net (fanout=3)        0.660   uart_byte_tx/div_cnt<10>
    SLICE_X14Y22.A       Tilo                  0.254   N2
                                                       uart_byte_tx/div_cnt[15]_bps_DR[15]_equal_6_o<15>4_SW0
    SLICE_X10Y21.A5      net (fanout=1)        0.731   N2
    SLICE_X10Y21.A       Tilo                  0.254   uart_byte_tx/div_cnt<2>
                                                       uart_byte_tx/div_cnt[15]_bps_DR[15]_equal_6_o<15>4
    SLICE_X13Y22.B1      net (fanout=16)       0.808   uart_byte_tx/div_cnt[15]_bps_DR[15]_equal_6_o
    SLICE_X13Y22.CLK     Tas                   0.373   uart_byte_tx/div_cnt<14>
                                                       uart_byte_tx/Mmux_GND_2_o_div_cnt[15]_mux_8_OUT41
                                                       uart_byte_tx/div_cnt_12
    -------------------------------------------------  ---------------------------
    Total                                      3.556ns (1.357ns logic, 2.199ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------

Paths for end point uart_byte_tx/div_cnt_9 (SLICE_X8Y22.C4), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.077ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uart_byte_tx/div_cnt_1 (FF)
  Destination:          uart_byte_tx/div_cnt_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.875ns (Levels of Logic = 3)
  Clock Path Skew:      -0.013ns (0.310 - 0.323)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: uart_byte_tx/div_cnt_1 to uart_byte_tx/div_cnt_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y21.CQ      Tcko                  0.525   uart_byte_tx/div_cnt<2>
                                                       uart_byte_tx/div_cnt_1
    SLICE_X14Y22.A2      net (fanout=3)        0.970   uart_byte_tx/div_cnt<1>
    SLICE_X14Y22.A       Tilo                  0.254   N2
                                                       uart_byte_tx/div_cnt[15]_bps_DR[15]_equal_6_o<15>4_SW0
    SLICE_X10Y21.A5      net (fanout=1)        0.731   N2
    SLICE_X10Y21.A       Tilo                  0.254   uart_byte_tx/div_cnt<2>
                                                       uart_byte_tx/div_cnt[15]_bps_DR[15]_equal_6_o<15>4
    SLICE_X8Y22.C4       net (fanout=16)       0.792   uart_byte_tx/div_cnt[15]_bps_DR[15]_equal_6_o
    SLICE_X8Y22.CLK      Tas                   0.349   uart_byte_tx/div_cnt<10>
                                                       uart_byte_tx/Mmux_GND_2_o_div_cnt[15]_mux_8_OUT161
                                                       uart_byte_tx/div_cnt_9
    -------------------------------------------------  ---------------------------
    Total                                      3.875ns (1.382ns logic, 2.493ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.158ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uart_byte_tx/div_cnt_12 (FF)
  Destination:          uart_byte_tx/div_cnt_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.802ns (Levels of Logic = 3)
  Clock Path Skew:      -0.005ns (0.310 - 0.315)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: uart_byte_tx/div_cnt_12 to uart_byte_tx/div_cnt_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y22.BQ      Tcko                  0.430   uart_byte_tx/div_cnt<14>
                                                       uart_byte_tx/div_cnt_12
    SLICE_X14Y22.A1      net (fanout=3)        0.992   uart_byte_tx/div_cnt<12>
    SLICE_X14Y22.A       Tilo                  0.254   N2
                                                       uart_byte_tx/div_cnt[15]_bps_DR[15]_equal_6_o<15>4_SW0
    SLICE_X10Y21.A5      net (fanout=1)        0.731   N2
    SLICE_X10Y21.A       Tilo                  0.254   uart_byte_tx/div_cnt<2>
                                                       uart_byte_tx/div_cnt[15]_bps_DR[15]_equal_6_o<15>4
    SLICE_X8Y22.C4       net (fanout=16)       0.792   uart_byte_tx/div_cnt[15]_bps_DR[15]_equal_6_o
    SLICE_X8Y22.CLK      Tas                   0.349   uart_byte_tx/div_cnt<10>
                                                       uart_byte_tx/Mmux_GND_2_o_div_cnt[15]_mux_8_OUT161
                                                       uart_byte_tx/div_cnt_9
    -------------------------------------------------  ---------------------------
    Total                                      3.802ns (1.287ns logic, 2.515ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.449ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uart_byte_tx/div_cnt_10 (FF)
  Destination:          uart_byte_tx/div_cnt_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.516ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: uart_byte_tx/div_cnt_10 to uart_byte_tx/div_cnt_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y22.DQ       Tcko                  0.476   uart_byte_tx/div_cnt<10>
                                                       uart_byte_tx/div_cnt_10
    SLICE_X14Y22.A6      net (fanout=3)        0.660   uart_byte_tx/div_cnt<10>
    SLICE_X14Y22.A       Tilo                  0.254   N2
                                                       uart_byte_tx/div_cnt[15]_bps_DR[15]_equal_6_o<15>4_SW0
    SLICE_X10Y21.A5      net (fanout=1)        0.731   N2
    SLICE_X10Y21.A       Tilo                  0.254   uart_byte_tx/div_cnt<2>
                                                       uart_byte_tx/div_cnt[15]_bps_DR[15]_equal_6_o<15>4
    SLICE_X8Y22.C4       net (fanout=16)       0.792   uart_byte_tx/div_cnt[15]_bps_DR[15]_equal_6_o
    SLICE_X8Y22.CLK      Tas                   0.349   uart_byte_tx/div_cnt<10>
                                                       uart_byte_tx/Mmux_GND_2_o_div_cnt[15]_mux_8_OUT161
                                                       uart_byte_tx/div_cnt_9
    -------------------------------------------------  ---------------------------
    Total                                      3.516ns (1.333ns logic, 2.183ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------

Paths for end point uart_byte_tx/div_cnt_8 (SLICE_X8Y22.B4), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.145ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uart_byte_tx/div_cnt_1 (FF)
  Destination:          uart_byte_tx/div_cnt_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.807ns (Levels of Logic = 3)
  Clock Path Skew:      -0.013ns (0.310 - 0.323)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: uart_byte_tx/div_cnt_1 to uart_byte_tx/div_cnt_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y21.CQ      Tcko                  0.525   uart_byte_tx/div_cnt<2>
                                                       uart_byte_tx/div_cnt_1
    SLICE_X14Y22.A2      net (fanout=3)        0.970   uart_byte_tx/div_cnt<1>
    SLICE_X14Y22.A       Tilo                  0.254   N2
                                                       uart_byte_tx/div_cnt[15]_bps_DR[15]_equal_6_o<15>4_SW0
    SLICE_X10Y21.A5      net (fanout=1)        0.731   N2
    SLICE_X10Y21.A       Tilo                  0.254   uart_byte_tx/div_cnt<2>
                                                       uart_byte_tx/div_cnt[15]_bps_DR[15]_equal_6_o<15>4
    SLICE_X8Y22.B4       net (fanout=16)       0.724   uart_byte_tx/div_cnt[15]_bps_DR[15]_equal_6_o
    SLICE_X8Y22.CLK      Tas                   0.349   uart_byte_tx/div_cnt<10>
                                                       uart_byte_tx/Mmux_GND_2_o_div_cnt[15]_mux_8_OUT151
                                                       uart_byte_tx/div_cnt_8
    -------------------------------------------------  ---------------------------
    Total                                      3.807ns (1.382ns logic, 2.425ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.226ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uart_byte_tx/div_cnt_12 (FF)
  Destination:          uart_byte_tx/div_cnt_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.734ns (Levels of Logic = 3)
  Clock Path Skew:      -0.005ns (0.310 - 0.315)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: uart_byte_tx/div_cnt_12 to uart_byte_tx/div_cnt_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y22.BQ      Tcko                  0.430   uart_byte_tx/div_cnt<14>
                                                       uart_byte_tx/div_cnt_12
    SLICE_X14Y22.A1      net (fanout=3)        0.992   uart_byte_tx/div_cnt<12>
    SLICE_X14Y22.A       Tilo                  0.254   N2
                                                       uart_byte_tx/div_cnt[15]_bps_DR[15]_equal_6_o<15>4_SW0
    SLICE_X10Y21.A5      net (fanout=1)        0.731   N2
    SLICE_X10Y21.A       Tilo                  0.254   uart_byte_tx/div_cnt<2>
                                                       uart_byte_tx/div_cnt[15]_bps_DR[15]_equal_6_o<15>4
    SLICE_X8Y22.B4       net (fanout=16)       0.724   uart_byte_tx/div_cnt[15]_bps_DR[15]_equal_6_o
    SLICE_X8Y22.CLK      Tas                   0.349   uart_byte_tx/div_cnt<10>
                                                       uart_byte_tx/Mmux_GND_2_o_div_cnt[15]_mux_8_OUT151
                                                       uart_byte_tx/div_cnt_8
    -------------------------------------------------  ---------------------------
    Total                                      3.734ns (1.287ns logic, 2.447ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.517ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uart_byte_tx/div_cnt_10 (FF)
  Destination:          uart_byte_tx/div_cnt_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.448ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: uart_byte_tx/div_cnt_10 to uart_byte_tx/div_cnt_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y22.DQ       Tcko                  0.476   uart_byte_tx/div_cnt<10>
                                                       uart_byte_tx/div_cnt_10
    SLICE_X14Y22.A6      net (fanout=3)        0.660   uart_byte_tx/div_cnt<10>
    SLICE_X14Y22.A       Tilo                  0.254   N2
                                                       uart_byte_tx/div_cnt[15]_bps_DR[15]_equal_6_o<15>4_SW0
    SLICE_X10Y21.A5      net (fanout=1)        0.731   N2
    SLICE_X10Y21.A       Tilo                  0.254   uart_byte_tx/div_cnt<2>
                                                       uart_byte_tx/div_cnt[15]_bps_DR[15]_equal_6_o<15>4
    SLICE_X8Y22.B4       net (fanout=16)       0.724   uart_byte_tx/div_cnt[15]_bps_DR[15]_equal_6_o
    SLICE_X8Y22.CLK      Tas                   0.349   uart_byte_tx/div_cnt<10>
                                                       uart_byte_tx/Mmux_GND_2_o_div_cnt[15]_mux_8_OUT151
                                                       uart_byte_tx/div_cnt_8
    -------------------------------------------------  ---------------------------
    Total                                      3.448ns (1.333ns logic, 2.115ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point key_filter0/en_cnt (SLICE_X8Y18.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.424ns (requirement - (clock path skew + uncertainty - data path))
  Source:               key_filter0/en_cnt (FF)
  Destination:          key_filter0/en_cnt (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.424ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: key_filter0/en_cnt to key_filter0/en_cnt
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y18.AQ       Tcko                  0.200   key_filter0/en_cnt
                                                       key_filter0/en_cnt
    SLICE_X8Y18.A6       net (fanout=22)       0.034   key_filter0/en_cnt
    SLICE_X8Y18.CLK      Tah         (-Th)    -0.190   key_filter0/en_cnt
                                                       key_filter0/state[3]_en_cnt_Select_14_o1
                                                       key_filter0/en_cnt
    -------------------------------------------------  ---------------------------
    Total                                      0.424ns (0.390ns logic, 0.034ns route)
                                                       (92.0% logic, 8.0% route)

--------------------------------------------------------------------------------

Paths for end point u_str_ctrl/cnt_3 (SLICE_X7Y26.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.435ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_str_ctrl/cnt_2 (FF)
  Destination:          u_str_ctrl/cnt_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.435ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u_str_ctrl/cnt_2 to u_str_ctrl/cnt_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y26.BQ       Tcko                  0.198   u_str_ctrl/cnt<2>
                                                       u_str_ctrl/cnt_2
    SLICE_X7Y26.B5       net (fanout=6)        0.082   u_str_ctrl/cnt<2>
    SLICE_X7Y26.CLK      Tah         (-Th)    -0.155   u_str_ctrl/cnt<2>
                                                       u_str_ctrl/Mcount_cnt31
                                                       u_str_ctrl/cnt_3
    -------------------------------------------------  ---------------------------
    Total                                      0.435ns (0.353ns logic, 0.082ns route)
                                                       (81.1% logic, 18.9% route)

--------------------------------------------------------------------------------

Paths for end point uart_byte_tx/bps_cnt_0 (SLICE_X8Y27.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.437ns (requirement - (clock path skew + uncertainty - data path))
  Source:               uart_byte_tx/bps_cnt_0 (FF)
  Destination:          uart_byte_tx/bps_cnt_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.437ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: uart_byte_tx/bps_cnt_0 to uart_byte_tx/bps_cnt_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y27.AQ       Tcko                  0.200   uart_byte_tx/bps_cnt<2>
                                                       uart_byte_tx/bps_cnt_0
    SLICE_X8Y27.A6       net (fanout=6)        0.047   uart_byte_tx/bps_cnt<0>
    SLICE_X8Y27.CLK      Tah         (-Th)    -0.190   uart_byte_tx/bps_cnt<2>
                                                       uart_byte_tx/Mcount_bps_cnt_xor<0>11_INV_0
                                                       uart_byte_tx/bps_cnt_0
    -------------------------------------------------  ---------------------------
    Total                                      0.437ns (0.390ns logic, 0.047ns route)
                                                       (89.2% logic, 10.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: key_filter0/cnt<3>/CLK
  Logical resource: key_filter0/cnt_0/CK
  Location pin: SLICE_X10Y16.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: key_filter0/cnt<3>/SR
  Logical resource: key_filter0/cnt_0/SR
  Location pin: SLICE_X10Y16.SR
  Clock network: key_filter0/rst_n_inv
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.975|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1029 paths, 0 nets, and 287 connections

Design statistics:
   Minimum period:   3.975ns{1}   (Maximum frequency: 251.572MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Oct 15 19:01:42 2021 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4574 MB



