// Seed: 2955798768
module module_0 (
    output wor id_0,
    input tri1 id_1,
    input tri1 id_2,
    input wor id_3,
    output tri1 id_4,
    input wor id_5,
    input supply0 id_6,
    input supply0 id_7,
    output supply1 id_8,
    input tri id_9,
    input wor id_10,
    input tri id_11,
    input supply1 id_12
);
  wire id_14;
  genvar id_15;
endmodule
module module_1 (
    output wand id_0,
    input  tri0 id_1
    , id_5,
    output tri1 id_2,
    input  tri0 id_3
);
  wire id_6;
  module_0(
      id_2, id_1, id_3, id_1, id_0, id_3, id_3, id_3, id_2, id_1, id_3, id_1, id_1
  );
endmodule
