<def f='llvm/llvm/include/llvm/CodeGen/MachineInstrBuilder.h' l='353' ll='361' type='llvm::MachineInstrBuilder llvm::BuildMI(llvm::MachineBasicBlock &amp; BB, llvm::MachineInstr &amp; I, const llvm::DebugLoc &amp; DL, const llvm::MCInstrDesc &amp; MCID, unsigned int DestReg)'/>
<use f='llvm/llvm/include/llvm/CodeGen/MachineInstrBuilder.h' l='366' u='c' c='_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescEj'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64AdvSIMDScalarPass.cpp' l='276' u='c' c='_ZL10insertCopyPKN4llvm15TargetInstrInfoERNS_12MachineInstrEjjb'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64SIMDInstrOpt.cpp' l='446' u='c' c='_ZN12_GLOBAL__N_119AArch64SIMDInstrOpt19optimizeVectElementERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64SIMDInstrOpt.cpp' l='450' u='c' c='_ZN12_GLOBAL__N_119AArch64SIMDInstrOpt19optimizeVectElementERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64SIMDInstrOpt.cpp' l='458' u='c' c='_ZN12_GLOBAL__N_119AArch64SIMDInstrOpt19optimizeVectElementERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64SIMDInstrOpt.cpp' l='462' u='c' c='_ZN12_GLOBAL__N_119AArch64SIMDInstrOpt19optimizeVectElementERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64SIMDInstrOpt.cpp' l='565' u='c' c='_ZN12_GLOBAL__N_119AArch64SIMDInstrOpt22optimizeLdStInterleaveERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64SIMDInstrOpt.cpp' l='587' u='c' c='_ZN12_GLOBAL__N_119AArch64SIMDInstrOpt22optimizeLdStInterleaveERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64SIMDInstrOpt.cpp' l='590' u='c' c='_ZN12_GLOBAL__N_119AArch64SIMDInstrOpt22optimizeLdStInterleaveERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64SIMDInstrOpt.cpp' l='593' u='c' c='_ZN12_GLOBAL__N_119AArch64SIMDInstrOpt22optimizeLdStInterleaveERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64SIMDInstrOpt.cpp' l='596' u='c' c='_ZN12_GLOBAL__N_119AArch64SIMDInstrOpt22optimizeLdStInterleaveERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64SIMDInstrOpt.cpp' l='599' u='c' c='_ZN12_GLOBAL__N_119AArch64SIMDInstrOpt22optimizeLdStInterleaveERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64SIMDInstrOpt.cpp' l='602' u='c' c='_ZN12_GLOBAL__N_119AArch64SIMDInstrOpt22optimizeLdStInterleaveERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64SIMDInstrOpt.cpp' l='605' u='c' c='_ZN12_GLOBAL__N_119AArch64SIMDInstrOpt22optimizeLdStInterleaveERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp' l='2126' u='c' c='_ZNK4llvm16ARMBaseInstrInfo14optimizeSelectERNS_12MachineInstrERNS_15SmallPtrSetImplIPS1_EEb'/>
<use f='llvm/llvm/lib/Target/Lanai/LanaiInstrInfo.cpp' l='515' u='c' c='_ZNK4llvm14LanaiInstrInfo14optimizeSelectERNS_12MachineInstrERNS_15SmallPtrSetImplIPS1_EEb'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCVSXCopy.cpp' l='128' u='c' c='_ZN12_GLOBAL__N_110PPCVSXCopy12processBlockERN4llvm17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/X86/X86FixupLEAs.cpp' l='583' u='c' c='_ZN12_GLOBAL__N_112FixupLEAPass25processInstrForSlow3OpLEAERN4llvm12MachineInstrERNS1_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/X86/X86FixupLEAs.cpp' l='587' u='c' c='_ZN12_GLOBAL__N_112FixupLEAPass25processInstrForSlow3OpLEAERN4llvm12MachineInstrERNS1_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/X86/X86FixupLEAs.cpp' l='607' u='c' c='_ZN12_GLOBAL__N_112FixupLEAPass25processInstrForSlow3OpLEAERN4llvm12MachineInstrERNS1_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/X86/X86FixupLEAs.cpp' l='623' u='c' c='_ZN12_GLOBAL__N_112FixupLEAPass25processInstrForSlow3OpLEAERN4llvm12MachineInstrERNS1_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/X86/X86FixupLEAs.cpp' l='638' u='c' c='_ZN12_GLOBAL__N_112FixupLEAPass25processInstrForSlow3OpLEAERN4llvm12MachineInstrERNS1_17MachineBasicBlockE'/>
