
*** Running vivado
    with args -log pwm_bd_pwm_at_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source pwm_bd_pwm_at_0_0.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source pwm_bd_pwm_at_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/2_IP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
Command: synth_design -top pwm_bd_pwm_at_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 16076 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 465.734 ; gain = 93.543
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'pwm_bd_pwm_at_0_0' [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ip/pwm_bd_pwm_at_0_0/synth/pwm_bd_pwm_at_0_0.vhd:67]
INFO: [Synth 8-3491] module 'pwm_at' declared at 'c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/pwm_at.vhd:35' bound to instance 'U0' of component 'pwm_at' [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ip/pwm_bd_pwm_at_0_0/synth/pwm_bd_pwm_at_0_0.vhd:95]
INFO: [Synth 8-638] synthesizing module 'pwm_at' [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/pwm_at.vhd:46]
INFO: [Synth 8-3491] module 'clock_generator' declared at 'c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/clock_generator.vhd:34' bound to instance 'clk_gen' of component 'clock_generator' [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/pwm_at.vhd:104]
INFO: [Synth 8-638] synthesizing module 'clock_generator' [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/clock_generator.vhd:42]
INFO: [Synth 8-3491] module 'clk_8k' declared at 'c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/clk_8k.vhd:36' bound to instance 'CLOCK8k' of component 'clk_8k' [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/clock_generator.vhd:62]
INFO: [Synth 8-638] synthesizing module 'clk_8k' [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/clk_8k.vhd:43]
	Parameter N bound to: 14 - type: integer 
INFO: [Synth 8-3491] module 'counter_14bit_clk' declared at 'c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/counter_14bit_clk.vhd:33' bound to instance 'counter' of component 'counter_14bit_clk' [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/clk_8k.vhd:72]
INFO: [Synth 8-638] synthesizing module 'counter_14bit_clk' [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/counter_14bit_clk.vhd:39]
	Parameter N bound to: 14 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter_14bit_clk' (1#1) [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/counter_14bit_clk.vhd:39]
INFO: [Synth 8-3491] module 'comparator_clk_14bit' declared at 'c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/comparator_clk_14bit.vhd:34' bound to instance 'comparator' of component 'comparator_clk_14bit' [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/clk_8k.vhd:73]
INFO: [Synth 8-638] synthesizing module 'comparator_clk_14bit' [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/comparator_clk_14bit.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'comparator_clk_14bit' (2#1) [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/comparator_clk_14bit.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'clk_8k' (3#1) [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/clk_8k.vhd:43]
INFO: [Synth 8-3491] module 'clk_10M' declared at 'c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/clk_10M.vhd:34' bound to instance 'CLOCK10M' of component 'clk_10M' [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/clock_generator.vhd:63]
INFO: [Synth 8-638] synthesizing module 'clk_10M' [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/clk_10M.vhd:41]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'counter_4bit_clk' declared at 'c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/counter_4bit_clk.vhd:33' bound to instance 'counter' of component 'counter_4bit_clk' [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/clk_10M.vhd:70]
INFO: [Synth 8-638] synthesizing module 'counter_4bit_clk' [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/counter_4bit_clk.vhd:39]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter_4bit_clk' (4#1) [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/counter_4bit_clk.vhd:39]
INFO: [Synth 8-3491] module 'comparator_clk_4bit' declared at 'c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/comparator_clk_4bit.vhd:32' bound to instance 'comparator' of component 'comparator_clk_4bit' [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/clk_10M.vhd:71]
INFO: [Synth 8-638] synthesizing module 'comparator_clk_4bit' [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/comparator_clk_4bit.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'comparator_clk_4bit' (5#1) [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/comparator_clk_4bit.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'clk_10M' (6#1) [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/clk_10M.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'clock_generator' (7#1) [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/clock_generator.vhd:42]
WARNING: [Synth 8-5640] Port 'v_ref_tb' is missing in component declaration [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/pwm_at.vhd:48]
WARNING: [Synth 8-5640] Port 'carrier_tb' is missing in component declaration [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/pwm_at.vhd:48]
INFO: [Synth 8-3491] module 'PWM' declared at 'c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/PWM.vhd:41' bound to instance 'pwm_mpm' of component 'PWM' [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/pwm_at.vhd:105]
INFO: [Synth 8-638] synthesizing module 'PWM' [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/PWM.vhd:65]
INFO: [Synth 8-3491] module 'Comparator_36' declared at 'c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/Comparator_36.vhd:22' bound to instance 'comparator' of component 'Comparator_36' [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/PWM.vhd:118]
INFO: [Synth 8-638] synthesizing module 'Comparator_36' [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/Comparator_36.vhd:31]
INFO: [Synth 8-3491] module 'V_Ref_sampler' declared at 'c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/V_Ref_sampler.vhd:31' bound to instance 'Ref_sampler' of component 'V_Ref_sampler' [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/Comparator_36.vhd:58]
INFO: [Synth 8-638] synthesizing module 'V_Ref_sampler' [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/V_Ref_sampler.vhd:40]
	Parameter n bound to: 14 - type: integer 
INFO: [Synth 8-3491] module 'reg_nbit' declared at 'c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/reg_nbit.vhd:4' bound to instance 'reg0' of component 'reg_nbit' [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/V_Ref_sampler.vhd:54]
INFO: [Synth 8-638] synthesizing module 'reg_nbit' [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/reg_nbit.vhd:14]
	Parameter n bound to: 14 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'reg_nbit' (8#1) [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/reg_nbit.vhd:14]
	Parameter n bound to: 14 - type: integer 
INFO: [Synth 8-3491] module 'reg_nbit' declared at 'c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/reg_nbit.vhd:4' bound to instance 'reg1' of component 'reg_nbit' [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/V_Ref_sampler.vhd:55]
	Parameter n bound to: 14 - type: integer 
INFO: [Synth 8-3491] module 'reg_nbit' declared at 'c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/reg_nbit.vhd:4' bound to instance 'reg2' of component 'reg_nbit' [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/V_Ref_sampler.vhd:56]
	Parameter n bound to: 14 - type: integer 
INFO: [Synth 8-3491] module 'reg_nbit' declared at 'c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/reg_nbit.vhd:4' bound to instance 'reg3' of component 'reg_nbit' [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/V_Ref_sampler.vhd:57]
	Parameter n bound to: 14 - type: integer 
INFO: [Synth 8-3491] module 'reg_nbit' declared at 'c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/reg_nbit.vhd:4' bound to instance 'reg4' of component 'reg_nbit' [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/V_Ref_sampler.vhd:58]
	Parameter n bound to: 14 - type: integer 
INFO: [Synth 8-3491] module 'reg_nbit' declared at 'c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/reg_nbit.vhd:4' bound to instance 'reg5' of component 'reg_nbit' [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/V_Ref_sampler.vhd:59]
	Parameter n bound to: 14 - type: integer 
INFO: [Synth 8-3491] module 'reg_nbit' declared at 'c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/reg_nbit.vhd:4' bound to instance 'reg6' of component 'reg_nbit' [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/V_Ref_sampler.vhd:60]
	Parameter n bound to: 14 - type: integer 
INFO: [Synth 8-3491] module 'reg_nbit' declared at 'c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/reg_nbit.vhd:4' bound to instance 'reg7' of component 'reg_nbit' [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/V_Ref_sampler.vhd:61]
	Parameter n bound to: 14 - type: integer 
INFO: [Synth 8-3491] module 'reg_nbit' declared at 'c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/reg_nbit.vhd:4' bound to instance 'reg8' of component 'reg_nbit' [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/V_Ref_sampler.vhd:62]
	Parameter n bound to: 14 - type: integer 
INFO: [Synth 8-3491] module 'reg_nbit' declared at 'c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/reg_nbit.vhd:4' bound to instance 'reg9' of component 'reg_nbit' [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/V_Ref_sampler.vhd:63]
	Parameter n bound to: 14 - type: integer 
INFO: [Synth 8-3491] module 'reg_nbit' declared at 'c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/reg_nbit.vhd:4' bound to instance 'reg10' of component 'reg_nbit' [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/V_Ref_sampler.vhd:64]
	Parameter n bound to: 14 - type: integer 
INFO: [Synth 8-3491] module 'reg_nbit' declared at 'c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/reg_nbit.vhd:4' bound to instance 'reg11' of component 'reg_nbit' [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/V_Ref_sampler.vhd:65]
	Parameter n bound to: 14 - type: integer 
INFO: [Synth 8-3491] module 'reg_nbit' declared at 'c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/reg_nbit.vhd:4' bound to instance 'reg12' of component 'reg_nbit' [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/V_Ref_sampler.vhd:66]
	Parameter n bound to: 14 - type: integer 
INFO: [Synth 8-3491] module 'reg_nbit' declared at 'c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/reg_nbit.vhd:4' bound to instance 'reg13' of component 'reg_nbit' [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/V_Ref_sampler.vhd:67]
	Parameter n bound to: 14 - type: integer 
INFO: [Synth 8-3491] module 'reg_nbit' declared at 'c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/reg_nbit.vhd:4' bound to instance 'reg14' of component 'reg_nbit' [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/V_Ref_sampler.vhd:68]
	Parameter n bound to: 14 - type: integer 
INFO: [Synth 8-3491] module 'reg_nbit' declared at 'c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/reg_nbit.vhd:4' bound to instance 'reg15' of component 'reg_nbit' [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/V_Ref_sampler.vhd:69]
	Parameter n bound to: 14 - type: integer 
INFO: [Synth 8-3491] module 'reg_nbit' declared at 'c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/reg_nbit.vhd:4' bound to instance 'reg16' of component 'reg_nbit' [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/V_Ref_sampler.vhd:70]
	Parameter n bound to: 14 - type: integer 
INFO: [Synth 8-3491] module 'reg_nbit' declared at 'c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/reg_nbit.vhd:4' bound to instance 'reg17' of component 'reg_nbit' [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/V_Ref_sampler.vhd:71]
	Parameter n bound to: 14 - type: integer 
INFO: [Synth 8-3491] module 'reg_nbit' declared at 'c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/reg_nbit.vhd:4' bound to instance 'reg18' of component 'reg_nbit' [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/V_Ref_sampler.vhd:72]
	Parameter n bound to: 14 - type: integer 
INFO: [Synth 8-3491] module 'reg_nbit' declared at 'c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/reg_nbit.vhd:4' bound to instance 'reg19' of component 'reg_nbit' [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/V_Ref_sampler.vhd:73]
	Parameter n bound to: 14 - type: integer 
INFO: [Synth 8-3491] module 'reg_nbit' declared at 'c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/reg_nbit.vhd:4' bound to instance 'reg20' of component 'reg_nbit' [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/V_Ref_sampler.vhd:74]
	Parameter n bound to: 14 - type: integer 
INFO: [Synth 8-3491] module 'reg_nbit' declared at 'c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/reg_nbit.vhd:4' bound to instance 'reg21' of component 'reg_nbit' [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/V_Ref_sampler.vhd:75]
	Parameter n bound to: 14 - type: integer 
INFO: [Synth 8-3491] module 'reg_nbit' declared at 'c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/reg_nbit.vhd:4' bound to instance 'reg22' of component 'reg_nbit' [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/V_Ref_sampler.vhd:76]
	Parameter n bound to: 14 - type: integer 
INFO: [Synth 8-3491] module 'reg_nbit' declared at 'c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/reg_nbit.vhd:4' bound to instance 'reg23' of component 'reg_nbit' [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/V_Ref_sampler.vhd:77]
	Parameter n bound to: 14 - type: integer 
INFO: [Synth 8-3491] module 'reg_nbit' declared at 'c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/reg_nbit.vhd:4' bound to instance 'reg24' of component 'reg_nbit' [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/V_Ref_sampler.vhd:78]
	Parameter n bound to: 14 - type: integer 
INFO: [Synth 8-3491] module 'reg_nbit' declared at 'c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/reg_nbit.vhd:4' bound to instance 'reg25' of component 'reg_nbit' [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/V_Ref_sampler.vhd:79]
	Parameter n bound to: 14 - type: integer 
INFO: [Synth 8-3491] module 'reg_nbit' declared at 'c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/reg_nbit.vhd:4' bound to instance 'reg26' of component 'reg_nbit' [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/V_Ref_sampler.vhd:80]
	Parameter n bound to: 14 - type: integer 
INFO: [Synth 8-3491] module 'reg_nbit' declared at 'c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/reg_nbit.vhd:4' bound to instance 'reg27' of component 'reg_nbit' [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/V_Ref_sampler.vhd:81]
	Parameter n bound to: 14 - type: integer 
INFO: [Synth 8-3491] module 'reg_nbit' declared at 'c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/reg_nbit.vhd:4' bound to instance 'reg28' of component 'reg_nbit' [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/V_Ref_sampler.vhd:82]
	Parameter n bound to: 14 - type: integer 
INFO: [Synth 8-3491] module 'reg_nbit' declared at 'c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/reg_nbit.vhd:4' bound to instance 'reg29' of component 'reg_nbit' [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/V_Ref_sampler.vhd:83]
	Parameter n bound to: 14 - type: integer 
INFO: [Synth 8-3491] module 'reg_nbit' declared at 'c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/reg_nbit.vhd:4' bound to instance 'reg30' of component 'reg_nbit' [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/V_Ref_sampler.vhd:84]
	Parameter n bound to: 14 - type: integer 
INFO: [Synth 8-3491] module 'reg_nbit' declared at 'c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/reg_nbit.vhd:4' bound to instance 'reg31' of component 'reg_nbit' [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/V_Ref_sampler.vhd:85]
	Parameter n bound to: 14 - type: integer 
INFO: [Synth 8-3491] module 'reg_nbit' declared at 'c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/reg_nbit.vhd:4' bound to instance 'reg32' of component 'reg_nbit' [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/V_Ref_sampler.vhd:86]
	Parameter n bound to: 14 - type: integer 
INFO: [Synth 8-3491] module 'reg_nbit' declared at 'c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/reg_nbit.vhd:4' bound to instance 'reg33' of component 'reg_nbit' [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/V_Ref_sampler.vhd:87]
	Parameter n bound to: 14 - type: integer 
INFO: [Synth 8-3491] module 'reg_nbit' declared at 'c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/reg_nbit.vhd:4' bound to instance 'reg34' of component 'reg_nbit' [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/V_Ref_sampler.vhd:88]
	Parameter n bound to: 14 - type: integer 
INFO: [Synth 8-3491] module 'reg_nbit' declared at 'c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/reg_nbit.vhd:4' bound to instance 'reg35' of component 'reg_nbit' [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/V_Ref_sampler.vhd:89]
INFO: [Synth 8-256] done synthesizing module 'V_Ref_sampler' (9#1) [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/V_Ref_sampler.vhd:40]
INFO: [Synth 8-3491] module 'Comparator' declared at 'c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/Comparator.vhd:6' bound to instance 'Comp0' of component 'Comparator' [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/Comparator_36.vhd:60]
INFO: [Synth 8-638] synthesizing module 'Comparator' [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/Comparator.vhd:14]
WARNING: [Synth 8-614] signal 'vref_i' is read in the process but is not in the sensitivity list [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/Comparator.vhd:23]
WARNING: [Synth 8-614] signal 'carrier_i' is read in the process but is not in the sensitivity list [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/Comparator.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'Comparator' (10#1) [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/Comparator.vhd:14]
INFO: [Synth 8-3491] module 'Comparator' declared at 'c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/Comparator.vhd:6' bound to instance 'Comp1' of component 'Comparator' [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/Comparator_36.vhd:61]
INFO: [Synth 8-3491] module 'Comparator' declared at 'c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/Comparator.vhd:6' bound to instance 'Comp2' of component 'Comparator' [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/Comparator_36.vhd:62]
INFO: [Synth 8-3491] module 'Comparator' declared at 'c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/Comparator.vhd:6' bound to instance 'Comp3' of component 'Comparator' [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/Comparator_36.vhd:63]
INFO: [Synth 8-3491] module 'Comparator' declared at 'c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/Comparator.vhd:6' bound to instance 'Comp4' of component 'Comparator' [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/Comparator_36.vhd:64]
INFO: [Synth 8-3491] module 'Comparator' declared at 'c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/Comparator.vhd:6' bound to instance 'Comp5' of component 'Comparator' [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/Comparator_36.vhd:65]
INFO: [Synth 8-3491] module 'Comparator' declared at 'c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/Comparator.vhd:6' bound to instance 'Comp6' of component 'Comparator' [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/Comparator_36.vhd:66]
INFO: [Synth 8-3491] module 'Comparator' declared at 'c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/Comparator.vhd:6' bound to instance 'Comp7' of component 'Comparator' [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/Comparator_36.vhd:67]
INFO: [Synth 8-3491] module 'Comparator' declared at 'c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/Comparator.vhd:6' bound to instance 'Comp8' of component 'Comparator' [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/Comparator_36.vhd:68]
INFO: [Synth 8-3491] module 'Comparator' declared at 'c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/Comparator.vhd:6' bound to instance 'Comp9' of component 'Comparator' [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/Comparator_36.vhd:69]
INFO: [Synth 8-3491] module 'Comparator' declared at 'c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/Comparator.vhd:6' bound to instance 'Comp10' of component 'Comparator' [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/Comparator_36.vhd:70]
INFO: [Synth 8-3491] module 'Comparator' declared at 'c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/Comparator.vhd:6' bound to instance 'Comp11' of component 'Comparator' [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/Comparator_36.vhd:71]
INFO: [Synth 8-3491] module 'Comparator' declared at 'c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/Comparator.vhd:6' bound to instance 'Comp12' of component 'Comparator' [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/Comparator_36.vhd:72]
INFO: [Synth 8-3491] module 'Comparator' declared at 'c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/Comparator.vhd:6' bound to instance 'Comp13' of component 'Comparator' [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/Comparator_36.vhd:73]
INFO: [Synth 8-3491] module 'Comparator' declared at 'c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/Comparator.vhd:6' bound to instance 'Comp14' of component 'Comparator' [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/Comparator_36.vhd:74]
INFO: [Synth 8-3491] module 'Comparator' declared at 'c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/Comparator.vhd:6' bound to instance 'Comp15' of component 'Comparator' [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/Comparator_36.vhd:75]
INFO: [Synth 8-3491] module 'Comparator' declared at 'c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/Comparator.vhd:6' bound to instance 'Comp16' of component 'Comparator' [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/Comparator_36.vhd:76]
INFO: [Synth 8-3491] module 'Comparator' declared at 'c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/Comparator.vhd:6' bound to instance 'Comp17' of component 'Comparator' [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/Comparator_36.vhd:77]
INFO: [Synth 8-3491] module 'Comparator' declared at 'c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/Comparator.vhd:6' bound to instance 'Comp18' of component 'Comparator' [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/Comparator_36.vhd:78]
INFO: [Synth 8-3491] module 'Comparator' declared at 'c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/Comparator.vhd:6' bound to instance 'Comp19' of component 'Comparator' [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/Comparator_36.vhd:79]
INFO: [Synth 8-3491] module 'Comparator' declared at 'c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/Comparator.vhd:6' bound to instance 'Comp20' of component 'Comparator' [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/Comparator_36.vhd:80]
INFO: [Synth 8-3491] module 'Comparator' declared at 'c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/Comparator.vhd:6' bound to instance 'Comp21' of component 'Comparator' [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/Comparator_36.vhd:81]
INFO: [Synth 8-3491] module 'Comparator' declared at 'c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/Comparator.vhd:6' bound to instance 'Comp22' of component 'Comparator' [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/Comparator_36.vhd:82]
INFO: [Synth 8-3491] module 'Comparator' declared at 'c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/Comparator.vhd:6' bound to instance 'Comp23' of component 'Comparator' [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/Comparator_36.vhd:83]
INFO: [Synth 8-3491] module 'Comparator' declared at 'c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/Comparator.vhd:6' bound to instance 'Comp24' of component 'Comparator' [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/Comparator_36.vhd:84]
INFO: [Synth 8-3491] module 'Comparator' declared at 'c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/Comparator.vhd:6' bound to instance 'Comp25' of component 'Comparator' [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/Comparator_36.vhd:85]
INFO: [Synth 8-3491] module 'Comparator' declared at 'c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/Comparator.vhd:6' bound to instance 'Comp26' of component 'Comparator' [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/Comparator_36.vhd:86]
INFO: [Synth 8-3491] module 'Comparator' declared at 'c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/Comparator.vhd:6' bound to instance 'Comp27' of component 'Comparator' [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/Comparator_36.vhd:87]
INFO: [Synth 8-3491] module 'Comparator' declared at 'c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/Comparator.vhd:6' bound to instance 'Comp28' of component 'Comparator' [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/Comparator_36.vhd:88]
INFO: [Synth 8-3491] module 'Comparator' declared at 'c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/Comparator.vhd:6' bound to instance 'Comp29' of component 'Comparator' [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/Comparator_36.vhd:89]
INFO: [Synth 8-3491] module 'Comparator' declared at 'c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/Comparator.vhd:6' bound to instance 'Comp30' of component 'Comparator' [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/Comparator_36.vhd:90]
INFO: [Synth 8-3491] module 'Comparator' declared at 'c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/Comparator.vhd:6' bound to instance 'Comp31' of component 'Comparator' [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/Comparator_36.vhd:91]
INFO: [Synth 8-3491] module 'Comparator' declared at 'c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/Comparator.vhd:6' bound to instance 'Comp32' of component 'Comparator' [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/Comparator_36.vhd:92]
INFO: [Synth 8-3491] module 'Comparator' declared at 'c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/Comparator.vhd:6' bound to instance 'Comp33' of component 'Comparator' [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/Comparator_36.vhd:93]
INFO: [Synth 8-3491] module 'Comparator' declared at 'c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/Comparator.vhd:6' bound to instance 'Comp34' of component 'Comparator' [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/Comparator_36.vhd:94]
INFO: [Synth 8-3491] module 'Comparator' declared at 'c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/Comparator.vhd:6' bound to instance 'Comp35' of component 'Comparator' [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/Comparator_36.vhd:95]
INFO: [Synth 8-256] done synthesizing module 'Comparator_36' (11#1) [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/Comparator_36.vhd:31]
INFO: [Synth 8-3491] module 'MPM' declared at 'c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/MPM.vhd:43' bound to instance 'PWM_MPM' of component 'MPM' [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/PWM.vhd:119]
INFO: [Synth 8-638] synthesizing module 'MPM' [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/MPM.vhd:64]
INFO: [Synth 8-3491] module 'D1D2_Generator' declared at 'c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/D1D2_Generator.vhd:12' bound to instance 'D0' of component 'D1D2_Generator' [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/MPM.vhd:208]
INFO: [Synth 8-638] synthesizing module 'D1D2_Generator' [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/D1D2_Generator.vhd:18]
INFO: [Synth 8-3491] module 'D1_D2_table' declared at 'c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/D1_D2_table.vhd:5' bound to instance 'D1_D2' of component 'D1_D2_table' [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/D1D2_Generator.vhd:116]
INFO: [Synth 8-638] synthesizing module 'D1_D2_table' [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/D1_D2_table.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'D1_D2_table' (12#1) [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/D1_D2_table.vhd:11]
INFO: [Synth 8-3491] module 'M3P2_Table' declared at 'c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/M3P2_Table.vhd:12' bound to instance 'M3P2' of component 'M3P2_Table' [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/D1D2_Generator.vhd:119]
INFO: [Synth 8-638] synthesizing module 'M3P2_Table' [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/M3P2_Table.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'M3P2_Table' (13#1) [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/M3P2_Table.vhd:19]
INFO: [Synth 8-3491] module 'M3P4_Table' declared at 'c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/M3P4_Table.vhd:12' bound to instance 'M3P4' of component 'M3P4_Table' [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/D1D2_Generator.vhd:122]
INFO: [Synth 8-638] synthesizing module 'M3P4_Table' [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/M3P4_Table.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'M3P4_Table' (14#1) [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/M3P4_Table.vhd:19]
INFO: [Synth 8-3491] module 'M3P6_Table' declared at 'c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/M3P6_Table.vhd:12' bound to instance 'M3P6' of component 'M3P6_Table' [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/D1D2_Generator.vhd:125]
INFO: [Synth 8-638] synthesizing module 'M3P6_Table' [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/M3P6_Table.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'M3P6_Table' (15#1) [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/M3P6_Table.vhd:19]
INFO: [Synth 8-3491] module 'M3P12_Table' declared at 'c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/M3P12_Table.vhd:12' bound to instance 'M3P12' of component 'M3P12_Table' [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/D1D2_Generator.vhd:128]
INFO: [Synth 8-638] synthesizing module 'M3P12_Table' [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/M3P12_Table.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'M3P12_Table' (16#1) [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/M3P12_Table.vhd:19]
INFO: [Synth 8-3491] module 'M6P2_Table' declared at 'c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/M6P2_Table.vhd:12' bound to instance 'M6P2' of component 'M6P2_Table' [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/D1D2_Generator.vhd:131]
INFO: [Synth 8-638] synthesizing module 'M6P2_Table' [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/M6P2_Table.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'M6P2_Table' (17#1) [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/M6P2_Table.vhd:19]
INFO: [Synth 8-3491] module 'M6P6_Table' declared at 'c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/M6P6_Table.vhd:12' bound to instance 'M6P6' of component 'M6P6_Table' [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/D1D2_Generator.vhd:134]
INFO: [Synth 8-638] synthesizing module 'M6P6_Table' [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/M6P6_Table.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'M6P6_Table' (18#1) [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/M6P6_Table.vhd:19]
INFO: [Synth 8-3491] module 'M9P2_Table' declared at 'c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/M9P2_Table.vhd:12' bound to instance 'M9P2' of component 'M9P2_Table' [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/D1D2_Generator.vhd:137]
INFO: [Synth 8-638] synthesizing module 'M9P2_Table' [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/M9P2_Table.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'M9P2_Table' (19#1) [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/M9P2_Table.vhd:19]
INFO: [Synth 8-3491] module 'M9P4_Table' declared at 'c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/M9P4_Table.vhd:12' bound to instance 'M9P4' of component 'M9P4_Table' [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/D1D2_Generator.vhd:140]
INFO: [Synth 8-638] synthesizing module 'M9P4_Table' [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/M9P4_Table.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'M9P4_Table' (20#1) [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/M9P4_Table.vhd:19]
INFO: [Synth 8-3491] module 'M18P2_Table' declared at 'c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/M18P2_Table.vhd:12' bound to instance 'M18P2' of component 'M18P2_Table' [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/D1D2_Generator.vhd:143]
INFO: [Synth 8-638] synthesizing module 'M18P2_Table' [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/M18P2_Table.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'M18P2_Table' (21#1) [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/M18P2_Table.vhd:19]
INFO: [Synth 8-3491] module 'mux_array' declared at 'c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/mux_array.vhd:12' bound to instance 'Mux_mp' of component 'mux_array' [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/D1D2_Generator.vhd:147]
INFO: [Synth 8-638] synthesizing module 'mux_array' [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/mux_array.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'mux_array' (22#1) [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/mux_array.vhd:27]
INFO: [Synth 8-3491] module 'mux_array' declared at 'c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/mux_array.vhd:12' bound to instance 'Mux_T' of component 'mux_array' [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/D1D2_Generator.vhd:152]
INFO: [Synth 8-256] done synthesizing module 'D1D2_Generator' (23#1) [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/D1D2_Generator.vhd:18]
INFO: [Synth 8-3491] module 'generic_slot' declared at 'c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/generic_slot.vhd:4' bound to instance 'slot0' of component 'generic_slot' [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/MPM.vhd:209]
INFO: [Synth 8-638] synthesizing module 'generic_slot' [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/generic_slot.vhd:27]
INFO: [Synth 8-3491] module 'CG' declared at 'c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/CG.vhd:5' bound to instance 'carrier_generator' of component 'CG' [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/generic_slot.vhd:99]
INFO: [Synth 8-638] synthesizing module 'CG' [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/CG.vhd:18]
WARNING: [Synth 8-614] signal 'ud' is read in the process but is not in the sensitivity list [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/CG.vhd:35]
WARNING: [Synth 8-614] signal 'd1i' is read in the process but is not in the sensitivity list [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/CG.vhd:35]
WARNING: [Synth 8-614] signal 'd2i' is read in the process but is not in the sensitivity list [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/CG.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'CG' (24#1) [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/CG.vhd:18]
INFO: [Synth 8-3491] module 'Configuration_Handler' declared at 'c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/Configuration_Handler.vhd:4' bound to instance 'CH' of component 'Configuration_Handler' [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/generic_slot.vhd:100]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-638] synthesizing module 'Configuration_Handler' [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/Configuration_Handler.vhd:17]
INFO: [Synth 8-638] synthesizing module 'FF' [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/FF.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'FF' (25#1) [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/FF.vhd:13]
	Parameter n bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'reg_nbit__parameterized2' [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/reg_nbit.vhd:14]
	Parameter n bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'reg_nbit__parameterized2' (25#1) [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/reg_nbit.vhd:14]
	Parameter n bound to: 4 - type: integer 
	Parameter n bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Configuration_Handler' (26#1) [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/Configuration_Handler.vhd:17]
WARNING: [Synth 8-5640] Port 'start' is missing in component declaration [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/generic_slot.vhd:29]
INFO: [Synth 8-638] synthesizing module 'TH' [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/TH.vhd:29]
INFO: [Synth 8-638] synthesizing module 'ST_UD' [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/ST_UD.vhd:38]
INFO: [Synth 8-638] synthesizing module 'delta_st' [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/delta_st.vhd:34]
WARNING: [Synth 8-614] signal 'ud' is read in the process but is not in the sensitivity list [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/delta_st.vhd:52]
WARNING: [Synth 8-614] signal 'ud_T' is read in the process but is not in the sensitivity list [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/delta_st.vhd:52]
WARNING: [Synth 8-614] signal 'd1_old_i' is read in the process but is not in the sensitivity list [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/delta_st.vhd:52]
WARNING: [Synth 8-614] signal 'd1_new_i' is read in the process but is not in the sensitivity list [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/delta_st.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'delta_st' (27#1) [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/delta_st.vhd:34]
INFO: [Synth 8-638] synthesizing module 'n_divider_cg' [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/n_divider_cg.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'n_divider_cg' (28#1) [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/n_divider_cg.vhd:10]
INFO: [Synth 8-638] synthesizing module 'multiplier_cg' [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/multiplier_cg.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'multiplier_cg' (29#1) [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/multiplier_cg.vhd:12]
INFO: [Synth 8-638] synthesizing module 'add_sub_st' [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/add_sub_st.vhd:34]
INFO: [Synth 8-226] default block is never used [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/add_sub_st.vhd:53]
WARNING: [Synth 8-614] signal 'd1_old_i' is read in the process but is not in the sensitivity list [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/add_sub_st.vhd:51]
WARNING: [Synth 8-614] signal 'd2_old_i' is read in the process but is not in the sensitivity list [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/add_sub_st.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'add_sub_st' (30#1) [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/add_sub_st.vhd:34]
WARNING: [Synth 8-6014] Unused sequential element d1_old_i_reg was removed.  [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/ST_UD.vhd:96]
INFO: [Synth 8-256] done synthesizing module 'ST_UD' (31#1) [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/ST_UD.vhd:38]
INFO: [Synth 8-638] synthesizing module 'UtoD_left' [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/UtoD_left.vhd:15]
INFO: [Synth 8-638] synthesizing module 'adder' [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/adder.vhd:13]
WARNING: [Synth 8-614] signal 'in_1_i' is read in the process but is not in the sensitivity list [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/adder.vhd:22]
WARNING: [Synth 8-614] signal 'in_2_i' is read in the process but is not in the sensitivity list [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/adder.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'adder' (32#1) [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/adder.vhd:13]
INFO: [Synth 8-638] synthesizing module 'subtractor' [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/subtractor.vhd:12]
WARNING: [Synth 8-614] signal 'in_1_i' is read in the process but is not in the sensitivity list [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/subtractor.vhd:21]
WARNING: [Synth 8-614] signal 'in_2_i' is read in the process but is not in the sensitivity list [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/subtractor.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'subtractor' (33#1) [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/subtractor.vhd:12]
INFO: [Synth 8-638] synthesizing module 'comparator_14bit' [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/comparator_14bit.vhd:11]
WARNING: [Synth 8-614] signal 'in_1' is read in the process but is not in the sensitivity list [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/comparator_14bit.vhd:15]
WARNING: [Synth 8-614] signal 'in_2' is read in the process but is not in the sensitivity list [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/comparator_14bit.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'comparator_14bit' (34#1) [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/comparator_14bit.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'UtoD_left' (35#1) [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/UtoD_left.vhd:15]
INFO: [Synth 8-638] synthesizing module 'DtoU_right' [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/DtoU_right.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'DtoU_right' (36#1) [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/DtoU_right.vhd:18]
INFO: [Synth 8-638] synthesizing module 'cnt_M_cg' [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/cnt_M_cg.vhd:13]
WARNING: [Synth 8-614] signal 'rst_n' is read in the process but is not in the sensitivity list [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/cnt_M_cg.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'cnt_M_cg' (37#1) [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/cnt_M_cg.vhd:13]
INFO: [Synth 8-638] synthesizing module 'mux_5to1_29bit' [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/mux_5to1_29bit.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'mux_5to1_29bit' (38#1) [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/mux_5to1_29bit.vhd:11]
INFO: [Synth 8-638] synthesizing module 'Transition_type' [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/Transition_type.vhd:14]
WARNING: [Synth 8-614] signal 'rst_n' is read in the process but is not in the sensitivity list [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/Transition_type.vhd:30]
WARNING: [Synth 8-6014] Unused sequential element d1_i_reg was removed.  [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/Transition_type.vhd:37]
WARNING: [Synth 8-6014] Unused sequential element d2_i_reg was removed.  [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/Transition_type.vhd:38]
WARNING: [Synth 8-6014] Unused sequential element d1T_i_reg was removed.  [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/Transition_type.vhd:39]
WARNING: [Synth 8-6014] Unused sequential element d2T_i_reg was removed.  [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/Transition_type.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Transition_type' (39#1) [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/Transition_type.vhd:14]
WARNING: [Synth 8-614] signal 'done_st' is read in the process but is not in the sensitivity list [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/TH.vhd:423]
WARNING: [Synth 8-614] signal 'done_ud1' is read in the process but is not in the sensitivity list [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/TH.vhd:423]
WARNING: [Synth 8-614] signal 'done_ud2' is read in the process but is not in the sensitivity list [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/TH.vhd:423]
WARNING: [Synth 8-614] signal 'done_du1' is read in the process but is not in the sensitivity list [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/TH.vhd:423]
WARNING: [Synth 8-614] signal 'done_du2' is read in the process but is not in the sensitivity list [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/TH.vhd:423]
WARNING: [Synth 8-3848] Net mp_sample_TB in module/entity TH does not have driver. [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/TH.vhd:22]
WARNING: [Synth 8-3848] Net T_mp_sample_TB in module/entity TH does not have driver. [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/TH.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'TH' (40#1) [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/TH.vhd:29]
INFO: [Synth 8-638] synthesizing module 'mux_2to1_29bit' [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/mux_2to1_29bit.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'mux_2to1_29bit' (41#1) [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/mux_2to1_29bit.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'generic_slot' (42#1) [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/generic_slot.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'MPM' (43#1) [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/MPM.vhd:64]
INFO: [Synth 8-638] synthesizing module 'Vref_generator' [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/Vref_generator.vhd:31]
INFO: [Synth 8-638] synthesizing module 'vref_offset_generator' [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/vref_offset_generator.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'vref_offset_generator' (44#1) [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/vref_offset_generator.vhd:42]
INFO: [Synth 8-638] synthesizing module 'Vref_sine' [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/Vref_sine.vhd:16]
	Parameter n bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'cnt_nbit' [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/cnt_nbit.vhd:18]
	Parameter n bound to: 8 - type: integer 
WARNING: [Synth 8-614] signal 'offset' is read in the process but is not in the sensitivity list [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/cnt_nbit.vhd:24]
WARNING: [Synth 8-614] signal 'index' is read in the process but is not in the sensitivity list [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/cnt_nbit.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'cnt_nbit' (45#1) [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/cnt_nbit.vhd:18]
INFO: [Synth 8-638] synthesizing module 'RF_160' [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/RF_160.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'RF_160' (46#1) [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/RF_160.vhd:22]
INFO: [Synth 8-638] synthesizing module 'RF_m3p2_m6p2_1' [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/RF_m3p2_m6p2.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'RF_m3p2_m6p2_1' (47#1) [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/RF_m3p2_m6p2.vhd:50]
INFO: [Synth 8-638] synthesizing module 'mux_ref' [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/mux_ref.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'mux_ref' (48#1) [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/mux_ref.vhd:41]
WARNING: [Synth 8-614] signal 'sel_rf_i' is read in the process but is not in the sensitivity list [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/Vref_sine.vhd:123]
WARNING: [Synth 8-3848] Net ref_T2 in module/entity Vref_sine does not have driver. [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/Vref_sine.vhd:99]
WARNING: [Synth 8-3848] Net ref_T3 in module/entity Vref_sine does not have driver. [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/Vref_sine.vhd:99]
WARNING: [Synth 8-3848] Net ref_T4 in module/entity Vref_sine does not have driver. [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/Vref_sine.vhd:99]
WARNING: [Synth 8-3848] Net ref_T5 in module/entity Vref_sine does not have driver. [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/Vref_sine.vhd:99]
WARNING: [Synth 8-3848] Net ref_T6 in module/entity Vref_sine does not have driver. [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/Vref_sine.vhd:99]
INFO: [Synth 8-256] done synthesizing module 'Vref_sine' (49#1) [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/Vref_sine.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'Vref_generator' (50#1) [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/Vref_generator.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'PWM' (51#1) [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/PWM.vhd:65]
INFO: [Synth 8-638] synthesizing module 'mux_4to1_4bit' [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/mux_3to1_4bit.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'mux_4to1_4bit' (52#1) [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/mux_3to1_4bit.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'pwm_at' (53#1) [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/pwm_at.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'pwm_bd_pwm_at_0_0' (54#1) [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ip/pwm_bd_pwm_at_0_0/synth/pwm_bd_pwm_at_0_0.vhd:67]
WARNING: [Synth 8-3331] design RF_m3p2_m6p2_1 has unconnected port clk
WARNING: [Synth 8-3331] design RF_m3p2_m6p2_1 has unconnected port clk_8k
WARNING: [Synth 8-3331] design RF_m3p2_m6p2_1 has unconnected port rst_n
WARNING: [Synth 8-3331] design RF_160 has unconnected port clk
WARNING: [Synth 8-3331] design RF_160 has unconnected port clk_8k
WARNING: [Synth 8-3331] design RF_160 has unconnected port rst_n
WARNING: [Synth 8-3331] design vref_offset_generator has unconnected port clk_8k
WARNING: [Synth 8-3331] design vref_offset_generator has unconnected port rst_n
WARNING: [Synth 8-3331] design Transition_type has unconnected port start_T
WARNING: [Synth 8-3331] design Transition_type has unconnected port mp[28]
WARNING: [Synth 8-3331] design Transition_type has unconnected port mp[27]
WARNING: [Synth 8-3331] design Transition_type has unconnected port mp[26]
WARNING: [Synth 8-3331] design Transition_type has unconnected port mp[25]
WARNING: [Synth 8-3331] design Transition_type has unconnected port mp[24]
WARNING: [Synth 8-3331] design Transition_type has unconnected port mp[23]
WARNING: [Synth 8-3331] design Transition_type has unconnected port mp[22]
WARNING: [Synth 8-3331] design Transition_type has unconnected port mp[21]
WARNING: [Synth 8-3331] design Transition_type has unconnected port mp[20]
WARNING: [Synth 8-3331] design Transition_type has unconnected port mp[19]
WARNING: [Synth 8-3331] design Transition_type has unconnected port mp[18]
WARNING: [Synth 8-3331] design Transition_type has unconnected port mp[17]
WARNING: [Synth 8-3331] design Transition_type has unconnected port mp[16]
WARNING: [Synth 8-3331] design Transition_type has unconnected port mp[15]
WARNING: [Synth 8-3331] design Transition_type has unconnected port mp[14]
WARNING: [Synth 8-3331] design Transition_type has unconnected port mp[13]
WARNING: [Synth 8-3331] design Transition_type has unconnected port mp[12]
WARNING: [Synth 8-3331] design Transition_type has unconnected port mp[11]
WARNING: [Synth 8-3331] design Transition_type has unconnected port mp[10]
WARNING: [Synth 8-3331] design Transition_type has unconnected port mp[9]
WARNING: [Synth 8-3331] design Transition_type has unconnected port mp[8]
WARNING: [Synth 8-3331] design Transition_type has unconnected port mp[7]
WARNING: [Synth 8-3331] design Transition_type has unconnected port mp[6]
WARNING: [Synth 8-3331] design Transition_type has unconnected port mp[5]
WARNING: [Synth 8-3331] design Transition_type has unconnected port mp[4]
WARNING: [Synth 8-3331] design Transition_type has unconnected port mp[3]
WARNING: [Synth 8-3331] design Transition_type has unconnected port mp[2]
WARNING: [Synth 8-3331] design Transition_type has unconnected port mp[1]
WARNING: [Synth 8-3331] design Transition_type has unconnected port T_mp[28]
WARNING: [Synth 8-3331] design Transition_type has unconnected port T_mp[27]
WARNING: [Synth 8-3331] design Transition_type has unconnected port T_mp[26]
WARNING: [Synth 8-3331] design Transition_type has unconnected port T_mp[25]
WARNING: [Synth 8-3331] design Transition_type has unconnected port T_mp[24]
WARNING: [Synth 8-3331] design Transition_type has unconnected port T_mp[23]
WARNING: [Synth 8-3331] design Transition_type has unconnected port T_mp[22]
WARNING: [Synth 8-3331] design Transition_type has unconnected port T_mp[21]
WARNING: [Synth 8-3331] design Transition_type has unconnected port T_mp[20]
WARNING: [Synth 8-3331] design Transition_type has unconnected port T_mp[19]
WARNING: [Synth 8-3331] design Transition_type has unconnected port T_mp[18]
WARNING: [Synth 8-3331] design Transition_type has unconnected port T_mp[17]
WARNING: [Synth 8-3331] design Transition_type has unconnected port T_mp[16]
WARNING: [Synth 8-3331] design Transition_type has unconnected port T_mp[15]
WARNING: [Synth 8-3331] design Transition_type has unconnected port T_mp[14]
WARNING: [Synth 8-3331] design Transition_type has unconnected port T_mp[13]
WARNING: [Synth 8-3331] design Transition_type has unconnected port T_mp[12]
WARNING: [Synth 8-3331] design Transition_type has unconnected port T_mp[11]
WARNING: [Synth 8-3331] design Transition_type has unconnected port T_mp[10]
WARNING: [Synth 8-3331] design Transition_type has unconnected port T_mp[9]
WARNING: [Synth 8-3331] design Transition_type has unconnected port T_mp[8]
WARNING: [Synth 8-3331] design Transition_type has unconnected port T_mp[7]
WARNING: [Synth 8-3331] design Transition_type has unconnected port T_mp[6]
WARNING: [Synth 8-3331] design Transition_type has unconnected port T_mp[5]
WARNING: [Synth 8-3331] design Transition_type has unconnected port T_mp[4]
WARNING: [Synth 8-3331] design Transition_type has unconnected port T_mp[3]
WARNING: [Synth 8-3331] design Transition_type has unconnected port T_mp[2]
WARNING: [Synth 8-3331] design Transition_type has unconnected port T_mp[1]
WARNING: [Synth 8-3331] design comparator_14bit has unconnected port clk
WARNING: [Synth 8-3331] design subtractor has unconnected port clk
WARNING: [Synth 8-3331] design adder has unconnected port clk
WARNING: [Synth 8-3331] design n_divider_cg has unconnected port delta_offset[5]
WARNING: [Synth 8-3331] design n_divider_cg has unconnected port delta_offset[4]
WARNING: [Synth 8-3331] design n_divider_cg has unconnected port delta_offset[3]
WARNING: [Synth 8-3331] design n_divider_cg has unconnected port delta_offset[2]
WARNING: [Synth 8-3331] design n_divider_cg has unconnected port delta_offset[1]
WARNING: [Synth 8-3331] design n_divider_cg has unconnected port delta_offset[0]
WARNING: [Synth 8-3331] design DtoU_right has unconnected port start_T
WARNING: [Synth 8-3331] design DtoU_right has unconnected port T_mp[14]
WARNING: [Synth 8-3331] design DtoU_right has unconnected port T_mp[13]
WARNING: [Synth 8-3331] design DtoU_right has unconnected port T_mp[12]
WARNING: [Synth 8-3331] design DtoU_right has unconnected port T_mp[11]
WARNING: [Synth 8-3331] design DtoU_right has unconnected port T_mp[10]
WARNING: [Synth 8-3331] design DtoU_right has unconnected port T_mp[9]
WARNING: [Synth 8-3331] design DtoU_right has unconnected port T_mp[8]
WARNING: [Synth 8-3331] design DtoU_right has unconnected port T_mp[7]
WARNING: [Synth 8-3331] design DtoU_right has unconnected port T_mp[6]
WARNING: [Synth 8-3331] design DtoU_right has unconnected port T_mp[5]
WARNING: [Synth 8-3331] design DtoU_right has unconnected port T_mp[4]
WARNING: [Synth 8-3331] design DtoU_right has unconnected port T_mp[3]
WARNING: [Synth 8-3331] design DtoU_right has unconnected port T_mp[2]
WARNING: [Synth 8-3331] design DtoU_right has unconnected port T_mp[1]
WARNING: [Synth 8-3331] design UtoD_left has unconnected port start_T
WARNING: [Synth 8-3331] design UtoD_left has unconnected port T_mp[28]
WARNING: [Synth 8-3331] design UtoD_left has unconnected port T_mp[27]
WARNING: [Synth 8-3331] design UtoD_left has unconnected port T_mp[26]
WARNING: [Synth 8-3331] design UtoD_left has unconnected port T_mp[25]
WARNING: [Synth 8-3331] design UtoD_left has unconnected port T_mp[24]
WARNING: [Synth 8-3331] design UtoD_left has unconnected port T_mp[23]
WARNING: [Synth 8-3331] design UtoD_left has unconnected port T_mp[22]
WARNING: [Synth 8-3331] design UtoD_left has unconnected port T_mp[21]
WARNING: [Synth 8-3331] design UtoD_left has unconnected port T_mp[20]
WARNING: [Synth 8-3331] design UtoD_left has unconnected port T_mp[19]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 557.227 ; gain = 185.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 557.227 ; gain = 185.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
INFO: [Device 21-403] Loading part xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 557.227 ; gain = 185.035
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "CONTA" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'clk_8k'
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "CONTA" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'clk_10M'
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "i" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "done" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/delta_st.vhd:56]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/add_sub_st.vhd:53]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/add_sub_st.vhd:53]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ST_UD'
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'TH'
INFO: [Synth 8-5546] ROM "start" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "load_T" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rst_n_M" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "en_M" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cnt_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-802] inferred FSM for state register 'stato_reg' in module 'Vref_sine'
INFO: [Synth 8-5545] ROM "rst_160" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "stato" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "stato" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "stato" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "stato" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   reset |                               00 |                               00
                  wait_0 |                               01 |                               01
                  wait_1 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'clk_8k'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   reset |                               00 |                               00
                  wait_0 |                               01 |                               01
                  wait_1 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'clk_10M'
WARNING: [Synth 8-327] inferring latch for variable 't_type_reg' [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/delta_st.vhd:58]
WARNING: [Synth 8-327] inferring latch for variable 'delta_i_reg' [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/delta_st.vhd:57]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   wait0 |                              001 |                               00
                   wait1 |                              010 |                               01
                    done |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'ST_UD'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                sampling |                            00000 |                            00000
                    st_u |                            00001 |                            00001
               st_u_load |                            00010 |                            00010
               st_u_wait |                            00011 |                            00011
                   en_m1 |                            00100 |                            00100
                  st_u_w |                            00101 |                            00101
                    st_d |                            00110 |                            00110
               st_d_load |                            00111 |                            00111
               st_d_wait |                            01000 |                            01000
                   en_m2 |                            01001 |                            01001
                  st_d_w |                            01010 |                            01010
                     udl |                            01011 |                            01011
               udl_load1 |                            01100 |                            01100
               udl_wait1 |                            01101 |                            01101
                  udl_w1 |                            01110 |                            10011
                  rst_m4 |                            01111 |                            10010
               udl_load2 |                            10000 |                            01110
               udl_wait2 |                            10001 |                            01111
                  udl_w2 |                            10010 |                            10100
                 en_m4_4 |                            10011 |                            10001
                 en_m4_2 |                            10100 |                            10000
                     dur |                            10101 |                            10101
               dur_load1 |                            10110 |                            10110
               dur_wait1 |                            10111 |                            10111
                  dur_w1 |                            11000 |                            11101
                  rst_m5 |                            11001 |                            11100
               dur_load2 |                            11010 |                            11000
               dur_wait2 |                            11011 |                            11001
                  dur_w2 |                            11100 |                            11110
                   rst_m |                            11101 |                            11111
                 en_m5_4 |                            11110 |                            11011
                 en_m5_2 |                            11111 |                            11010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'TH'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                           000001 |                              000
                     t_n |                           000010 |                              100
                      t1 |                           000100 |                              001
                     add |                           001000 |                              010
                      t2 |                           010000 |                              011
           offset_update |                           100000 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'stato_reg' using encoding 'one-hot' in module 'Vref_sine'
WARNING: [Synth 8-327] inferring latch for variable 'out_mux_reg' [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/mux_3to1_4bit.vhd:45]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 707.035 ; gain = 334.844
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------+------------+----------+
|      |RTL Partition       |Replication |Instances |
+------+--------------------+------------+----------+
|1     |mux_array           |           2|     11628|
|2     |generic_slot        |          36|      5694|
|3     |Vref_generator__GB0 |           1|     51492|
|4     |Vref_generator__GB1 |           1|     17164|
|5     |Vref_generator__GB2 |           1|     23000|
|6     |Vref_generator__GB3 |           1|     25746|
|7     |Vref_generator__GB4 |           1|     38619|
|8     |Comparator_36       |           1|      7668|
|9     |pwm_at__GC0         |           1|      2426|
+------+--------------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 146   
	   3 Input     32 Bit       Adders := 72    
	   2 Input     15 Bit       Adders := 144   
	   3 Input     15 Bit       Adders := 144   
	   3 Input     14 Bit       Adders := 216   
+---Registers : 
	               32 Bit    Registers := 219   
	               15 Bit    Registers := 36    
	               14 Bit    Registers := 180   
	                9 Bit    Registers := 15    
	                8 Bit    Registers := 18    
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 144   
	                3 Bit    Registers := 36    
	                1 Bit    Registers := 324   
+---Muxes : 
	   2 Input     32 Bit        Muxes := 506   
	   6 Input     32 Bit        Muxes := 36    
	   4 Input     32 Bit        Muxes := 72    
	   2 Input     29 Bit        Muxes := 36    
	   4 Input     14 Bit        Muxes := 72    
	  74 Input     14 Bit        Muxes := 36    
	 161 Input     14 Bit        Muxes := 36    
	  88 Input     13 Bit        Muxes := 36    
	  10 Input      9 Bit        Muxes := 13    
	  10 Input      8 Bit        Muxes := 18    
	  10 Input      7 Bit        Muxes := 1     
	  32 Input      6 Bit        Muxes := 36    
	   6 Input      6 Bit        Muxes := 36    
	   2 Input      6 Bit        Muxes := 144   
	   3 Input      6 Bit        Muxes := 36    
	  10 Input      6 Bit        Muxes := 1     
	  32 Input      5 Bit        Muxes := 36    
	   2 Input      5 Bit        Muxes := 1188  
	   5 Input      5 Bit        Muxes := 36    
	   2 Input      4 Bit        Muxes := 36    
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 72    
	   3 Input      3 Bit        Muxes := 36    
	  32 Input      3 Bit        Muxes := 36    
	   6 Input      3 Bit        Muxes := 36    
	   2 Input      2 Bit        Muxes := 40    
	   3 Input      2 Bit        Muxes := 38    
	   4 Input      2 Bit        Muxes := 36    
	   2 Input      1 Bit        Muxes := 864   
	  11 Input      1 Bit        Muxes := 144   
	   4 Input      1 Bit        Muxes := 36    
	  32 Input      1 Bit        Muxes := 288   
	   3 Input      1 Bit        Muxes := 38    
	   6 Input      1 Bit        Muxes := 72    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module reg_nbit__1 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
Module reg_nbit__2 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
Module reg_nbit__3 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
Module reg_nbit__4 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
Module reg_nbit__5 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
Module reg_nbit__6 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
Module reg_nbit__7 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
Module reg_nbit__8 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
Module reg_nbit__9 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
Module reg_nbit__10 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
Module reg_nbit__11 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
Module reg_nbit__12 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
Module reg_nbit__13 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
Module reg_nbit__14 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
Module reg_nbit__15 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
Module reg_nbit__16 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
Module reg_nbit__17 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
Module reg_nbit__18 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
Module reg_nbit__19 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
Module reg_nbit__20 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
Module reg_nbit__21 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
Module reg_nbit__22 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
Module reg_nbit__23 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
Module reg_nbit__24 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
Module reg_nbit__25 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
Module reg_nbit__26 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
Module reg_nbit__27 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
Module reg_nbit__28 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
Module reg_nbit__29 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
Module reg_nbit__30 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
Module reg_nbit__31 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
Module reg_nbit__32 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
Module reg_nbit__33 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
Module reg_nbit__34 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
Module reg_nbit__35 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
Module reg_nbit 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
Module CG 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	               14 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   6 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module FF__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module reg_nbit__parameterized2__1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module reg_nbit__parameterized2__2 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module reg_nbit__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module FF__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module FF__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module FF__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module FF__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module FF 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module Configuration_Handler 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 4     
Module delta_st 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module add_sub_st 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 2     
+---Muxes : 
	   4 Input     14 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
Module ST_UD 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	               14 Bit    Registers := 2     
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module adder__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 1     
Module adder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 1     
Module subtractor__3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 1     
Module subtractor 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 1     
Module UtoD_left 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     15 Bit       Adders := 2     
Module adder__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 1     
Module adder__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 1     
Module subtractor__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 1     
Module subtractor__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 1     
Module DtoU_right 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     15 Bit       Adders := 2     
Module Transition_type 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module TH 
Detailed RTL Component Info : 
+---Muxes : 
	  32 Input      6 Bit        Muxes := 1     
	  32 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 33    
	   5 Input      5 Bit        Muxes := 1     
	  32 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
	  32 Input      1 Bit        Muxes := 8     
Module mux_2to1_29bit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     29 Bit        Muxes := 1     
Module cnt_nbit__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module RF_160__1 
Detailed RTL Component Info : 
+---Muxes : 
	  74 Input     14 Bit        Muxes := 1     
	  88 Input     13 Bit        Muxes := 1     
Module RF_m3p2_m6p2_1__1 
Detailed RTL Component Info : 
+---Muxes : 
	 161 Input     14 Bit        Muxes := 1     
Module Vref_sine__1 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 4     
	   3 Input      6 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module cnt_nbit__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module RF_160__2 
Detailed RTL Component Info : 
+---Muxes : 
	  74 Input     14 Bit        Muxes := 1     
	  88 Input     13 Bit        Muxes := 1     
Module RF_m3p2_m6p2_1__2 
Detailed RTL Component Info : 
+---Muxes : 
	 161 Input     14 Bit        Muxes := 1     
Module Vref_sine__2 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 4     
	   3 Input      6 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module cnt_nbit__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module RF_160__3 
Detailed RTL Component Info : 
+---Muxes : 
	  74 Input     14 Bit        Muxes := 1     
	  88 Input     13 Bit        Muxes := 1     
Module RF_m3p2_m6p2_1__3 
Detailed RTL Component Info : 
+---Muxes : 
	 161 Input     14 Bit        Muxes := 1     
Module Vref_sine__3 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 4     
	   3 Input      6 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module cnt_nbit__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module RF_160__4 
Detailed RTL Component Info : 
+---Muxes : 
	  74 Input     14 Bit        Muxes := 1     
	  88 Input     13 Bit        Muxes := 1     
Module RF_m3p2_m6p2_1__4 
Detailed RTL Component Info : 
+---Muxes : 
	 161 Input     14 Bit        Muxes := 1     
Module Vref_sine__4 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 4     
	   3 Input      6 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module cnt_nbit__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module RF_160__5 
Detailed RTL Component Info : 
+---Muxes : 
	  74 Input     14 Bit        Muxes := 1     
	  88 Input     13 Bit        Muxes := 1     
Module RF_m3p2_m6p2_1__5 
Detailed RTL Component Info : 
+---Muxes : 
	 161 Input     14 Bit        Muxes := 1     
Module Vref_sine__5 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 4     
	   3 Input      6 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module cnt_nbit__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module RF_160__6 
Detailed RTL Component Info : 
+---Muxes : 
	  74 Input     14 Bit        Muxes := 1     
	  88 Input     13 Bit        Muxes := 1     
Module RF_m3p2_m6p2_1__6 
Detailed RTL Component Info : 
+---Muxes : 
	 161 Input     14 Bit        Muxes := 1     
Module Vref_sine__6 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 4     
	   3 Input      6 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module cnt_nbit__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module RF_160__7 
Detailed RTL Component Info : 
+---Muxes : 
	  74 Input     14 Bit        Muxes := 1     
	  88 Input     13 Bit        Muxes := 1     
Module RF_m3p2_m6p2_1__7 
Detailed RTL Component Info : 
+---Muxes : 
	 161 Input     14 Bit        Muxes := 1     
Module Vref_sine__7 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 4     
	   3 Input      6 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module cnt_nbit__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module RF_160__8 
Detailed RTL Component Info : 
+---Muxes : 
	  74 Input     14 Bit        Muxes := 1     
	  88 Input     13 Bit        Muxes := 1     
Module RF_m3p2_m6p2_1__8 
Detailed RTL Component Info : 
+---Muxes : 
	 161 Input     14 Bit        Muxes := 1     
Module Vref_sine__8 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 4     
	   3 Input      6 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module cnt_nbit__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module RF_160__9 
Detailed RTL Component Info : 
+---Muxes : 
	  74 Input     14 Bit        Muxes := 1     
	  88 Input     13 Bit        Muxes := 1     
Module RF_m3p2_m6p2_1__9 
Detailed RTL Component Info : 
+---Muxes : 
	 161 Input     14 Bit        Muxes := 1     
Module Vref_sine__9 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 4     
	   3 Input      6 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module cnt_nbit__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module RF_160__10 
Detailed RTL Component Info : 
+---Muxes : 
	  74 Input     14 Bit        Muxes := 1     
	  88 Input     13 Bit        Muxes := 1     
Module RF_m3p2_m6p2_1__10 
Detailed RTL Component Info : 
+---Muxes : 
	 161 Input     14 Bit        Muxes := 1     
Module Vref_sine__10 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 4     
	   3 Input      6 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module cnt_nbit__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module RF_160__11 
Detailed RTL Component Info : 
+---Muxes : 
	  74 Input     14 Bit        Muxes := 1     
	  88 Input     13 Bit        Muxes := 1     
Module RF_m3p2_m6p2_1__11 
Detailed RTL Component Info : 
+---Muxes : 
	 161 Input     14 Bit        Muxes := 1     
Module Vref_sine__11 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 4     
	   3 Input      6 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module cnt_nbit__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module RF_160__12 
Detailed RTL Component Info : 
+---Muxes : 
	  74 Input     14 Bit        Muxes := 1     
	  88 Input     13 Bit        Muxes := 1     
Module RF_m3p2_m6p2_1__12 
Detailed RTL Component Info : 
+---Muxes : 
	 161 Input     14 Bit        Muxes := 1     
Module Vref_sine__12 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 4     
	   3 Input      6 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module cnt_nbit__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module RF_160__13 
Detailed RTL Component Info : 
+---Muxes : 
	  74 Input     14 Bit        Muxes := 1     
	  88 Input     13 Bit        Muxes := 1     
Module RF_m3p2_m6p2_1__13 
Detailed RTL Component Info : 
+---Muxes : 
	 161 Input     14 Bit        Muxes := 1     
Module Vref_sine__13 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 4     
	   3 Input      6 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module cnt_nbit__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module RF_160__14 
Detailed RTL Component Info : 
+---Muxes : 
	  74 Input     14 Bit        Muxes := 1     
	  88 Input     13 Bit        Muxes := 1     
Module RF_m3p2_m6p2_1__14 
Detailed RTL Component Info : 
+---Muxes : 
	 161 Input     14 Bit        Muxes := 1     
Module Vref_sine__14 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 4     
	   3 Input      6 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module cnt_nbit__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module RF_160__15 
Detailed RTL Component Info : 
+---Muxes : 
	  74 Input     14 Bit        Muxes := 1     
	  88 Input     13 Bit        Muxes := 1     
Module RF_m3p2_m6p2_1__15 
Detailed RTL Component Info : 
+---Muxes : 
	 161 Input     14 Bit        Muxes := 1     
Module Vref_sine__15 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 4     
	   3 Input      6 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module cnt_nbit__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module RF_160__16 
Detailed RTL Component Info : 
+---Muxes : 
	  74 Input     14 Bit        Muxes := 1     
	  88 Input     13 Bit        Muxes := 1     
Module RF_m3p2_m6p2_1__16 
Detailed RTL Component Info : 
+---Muxes : 
	 161 Input     14 Bit        Muxes := 1     
Module Vref_sine__16 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 4     
	   3 Input      6 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module cnt_nbit__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module RF_160__17 
Detailed RTL Component Info : 
+---Muxes : 
	  74 Input     14 Bit        Muxes := 1     
	  88 Input     13 Bit        Muxes := 1     
Module RF_m3p2_m6p2_1__17 
Detailed RTL Component Info : 
+---Muxes : 
	 161 Input     14 Bit        Muxes := 1     
Module Vref_sine__17 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 4     
	   3 Input      6 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module cnt_nbit__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module RF_160__18 
Detailed RTL Component Info : 
+---Muxes : 
	  74 Input     14 Bit        Muxes := 1     
	  88 Input     13 Bit        Muxes := 1     
Module RF_m3p2_m6p2_1__18 
Detailed RTL Component Info : 
+---Muxes : 
	 161 Input     14 Bit        Muxes := 1     
Module Vref_sine__18 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 4     
	   3 Input      6 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module cnt_nbit__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module RF_160__19 
Detailed RTL Component Info : 
+---Muxes : 
	  74 Input     14 Bit        Muxes := 1     
	  88 Input     13 Bit        Muxes := 1     
Module RF_m3p2_m6p2_1__19 
Detailed RTL Component Info : 
+---Muxes : 
	 161 Input     14 Bit        Muxes := 1     
Module Vref_sine__19 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 4     
	   3 Input      6 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module cnt_nbit__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module RF_160__20 
Detailed RTL Component Info : 
+---Muxes : 
	  74 Input     14 Bit        Muxes := 1     
	  88 Input     13 Bit        Muxes := 1     
Module RF_m3p2_m6p2_1__20 
Detailed RTL Component Info : 
+---Muxes : 
	 161 Input     14 Bit        Muxes := 1     
Module Vref_sine__20 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 4     
	   3 Input      6 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module vref_offset_generator 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 15    
	                8 Bit    Registers := 18    
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
+---Muxes : 
	  10 Input      9 Bit        Muxes := 13    
	  10 Input      8 Bit        Muxes := 18    
	  10 Input      7 Bit        Muxes := 1     
	  10 Input      6 Bit        Muxes := 1     
Module cnt_nbit__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module RF_160__21 
Detailed RTL Component Info : 
+---Muxes : 
	  74 Input     14 Bit        Muxes := 1     
	  88 Input     13 Bit        Muxes := 1     
Module RF_m3p2_m6p2_1__21 
Detailed RTL Component Info : 
+---Muxes : 
	 161 Input     14 Bit        Muxes := 1     
Module Vref_sine__21 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 4     
	   3 Input      6 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module cnt_nbit__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module RF_160__22 
Detailed RTL Component Info : 
+---Muxes : 
	  74 Input     14 Bit        Muxes := 1     
	  88 Input     13 Bit        Muxes := 1     
Module RF_m3p2_m6p2_1__22 
Detailed RTL Component Info : 
+---Muxes : 
	 161 Input     14 Bit        Muxes := 1     
Module Vref_sine__22 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 4     
	   3 Input      6 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module cnt_nbit__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module RF_160__23 
Detailed RTL Component Info : 
+---Muxes : 
	  74 Input     14 Bit        Muxes := 1     
	  88 Input     13 Bit        Muxes := 1     
Module RF_m3p2_m6p2_1__23 
Detailed RTL Component Info : 
+---Muxes : 
	 161 Input     14 Bit        Muxes := 1     
Module Vref_sine__23 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 4     
	   3 Input      6 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module cnt_nbit__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module RF_160__24 
Detailed RTL Component Info : 
+---Muxes : 
	  74 Input     14 Bit        Muxes := 1     
	  88 Input     13 Bit        Muxes := 1     
Module RF_m3p2_m6p2_1__24 
Detailed RTL Component Info : 
+---Muxes : 
	 161 Input     14 Bit        Muxes := 1     
Module Vref_sine__24 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 4     
	   3 Input      6 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module cnt_nbit__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module RF_160__25 
Detailed RTL Component Info : 
+---Muxes : 
	  74 Input     14 Bit        Muxes := 1     
	  88 Input     13 Bit        Muxes := 1     
Module RF_m3p2_m6p2_1__25 
Detailed RTL Component Info : 
+---Muxes : 
	 161 Input     14 Bit        Muxes := 1     
Module Vref_sine__25 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 4     
	   3 Input      6 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module cnt_nbit__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module RF_160__26 
Detailed RTL Component Info : 
+---Muxes : 
	  74 Input     14 Bit        Muxes := 1     
	  88 Input     13 Bit        Muxes := 1     
Module RF_m3p2_m6p2_1__26 
Detailed RTL Component Info : 
+---Muxes : 
	 161 Input     14 Bit        Muxes := 1     
Module Vref_sine__26 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 4     
	   3 Input      6 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module cnt_nbit__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module RF_160__27 
Detailed RTL Component Info : 
+---Muxes : 
	  74 Input     14 Bit        Muxes := 1     
	  88 Input     13 Bit        Muxes := 1     
Module RF_m3p2_m6p2_1__27 
Detailed RTL Component Info : 
+---Muxes : 
	 161 Input     14 Bit        Muxes := 1     
Module Vref_sine__27 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 4     
	   3 Input      6 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module cnt_nbit__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module RF_160__28 
Detailed RTL Component Info : 
+---Muxes : 
	  74 Input     14 Bit        Muxes := 1     
	  88 Input     13 Bit        Muxes := 1     
Module RF_m3p2_m6p2_1__28 
Detailed RTL Component Info : 
+---Muxes : 
	 161 Input     14 Bit        Muxes := 1     
Module Vref_sine__28 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 4     
	   3 Input      6 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module cnt_nbit__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module RF_160__29 
Detailed RTL Component Info : 
+---Muxes : 
	  74 Input     14 Bit        Muxes := 1     
	  88 Input     13 Bit        Muxes := 1     
Module RF_m3p2_m6p2_1__29 
Detailed RTL Component Info : 
+---Muxes : 
	 161 Input     14 Bit        Muxes := 1     
Module Vref_sine__29 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 4     
	   3 Input      6 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module cnt_nbit__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module RF_160__30 
Detailed RTL Component Info : 
+---Muxes : 
	  74 Input     14 Bit        Muxes := 1     
	  88 Input     13 Bit        Muxes := 1     
Module RF_m3p2_m6p2_1__30 
Detailed RTL Component Info : 
+---Muxes : 
	 161 Input     14 Bit        Muxes := 1     
Module Vref_sine__30 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 4     
	   3 Input      6 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module cnt_nbit__31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module RF_160__31 
Detailed RTL Component Info : 
+---Muxes : 
	  74 Input     14 Bit        Muxes := 1     
	  88 Input     13 Bit        Muxes := 1     
Module RF_m3p2_m6p2_1__31 
Detailed RTL Component Info : 
+---Muxes : 
	 161 Input     14 Bit        Muxes := 1     
Module Vref_sine__31 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 4     
	   3 Input      6 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module cnt_nbit__32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module RF_160__32 
Detailed RTL Component Info : 
+---Muxes : 
	  74 Input     14 Bit        Muxes := 1     
	  88 Input     13 Bit        Muxes := 1     
Module RF_m3p2_m6p2_1__32 
Detailed RTL Component Info : 
+---Muxes : 
	 161 Input     14 Bit        Muxes := 1     
Module Vref_sine__32 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 4     
	   3 Input      6 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module cnt_nbit__33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module RF_160__33 
Detailed RTL Component Info : 
+---Muxes : 
	  74 Input     14 Bit        Muxes := 1     
	  88 Input     13 Bit        Muxes := 1     
Module RF_m3p2_m6p2_1__33 
Detailed RTL Component Info : 
+---Muxes : 
	 161 Input     14 Bit        Muxes := 1     
Module Vref_sine__33 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 4     
	   3 Input      6 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module cnt_nbit__34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module RF_160__34 
Detailed RTL Component Info : 
+---Muxes : 
	  74 Input     14 Bit        Muxes := 1     
	  88 Input     13 Bit        Muxes := 1     
Module RF_m3p2_m6p2_1__34 
Detailed RTL Component Info : 
+---Muxes : 
	 161 Input     14 Bit        Muxes := 1     
Module Vref_sine__34 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 4     
	   3 Input      6 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module cnt_nbit__35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module RF_160__35 
Detailed RTL Component Info : 
+---Muxes : 
	  74 Input     14 Bit        Muxes := 1     
	  88 Input     13 Bit        Muxes := 1     
Module RF_m3p2_m6p2_1__35 
Detailed RTL Component Info : 
+---Muxes : 
	 161 Input     14 Bit        Muxes := 1     
Module Vref_sine__35 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 4     
	   3 Input      6 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module cnt_nbit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module RF_160 
Detailed RTL Component Info : 
+---Muxes : 
	  74 Input     14 Bit        Muxes := 1     
	  88 Input     13 Bit        Muxes := 1     
Module RF_m3p2_m6p2_1 
Detailed RTL Component Info : 
+---Muxes : 
	 161 Input     14 Bit        Muxes := 1     
Module Vref_sine 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 4     
	   3 Input      6 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module counter_14bit_clk 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module clk_8k 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module counter_4bit_clk 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module clk_10M 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module mux_4to1_4bit 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP multi/C, operation Mode is: A*B.
DSP Report: operator multi/C is absorbed into DSP multi/C.
DSP Report: Generating DSP multiplier/C, operation Mode is: A*B.
DSP Report: operator multiplier/C is absorbed into DSP multiplier/C.
DSP Report: Generating DSP add2/sum0, operation Mode is: C+A*B.
DSP Report: operator add2/sum0 is absorbed into DSP add2/sum0.
DSP Report: operator multiplier/C is absorbed into DSP add2/sum0.
DSP Report: Generating DSP multiplier/C, operation Mode is: A*B.
DSP Report: operator multiplier/C is absorbed into DSP multiplier/C.
DSP Report: Generating DSP add2/sum0, operation Mode is: C+A*B.
DSP Report: operator add2/sum0 is absorbed into DSP add2/sum0.
DSP Report: operator multiplier/C is absorbed into DSP add2/sum0.
INFO: [Synth 8-5545] ROM "carrier_generator/i" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "carrier_generator/done" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_gen/CLOCK8k/counter/CONTA" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_gen/CLOCK10M/counter/CONTA" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-3886] merging instance 'generic_slot:/transition_handler/standard_transition/delta_div_i_reg[0]' (FD) to 'generic_slot:/transition_handler/standard_transition/delta_i_reg[6]'
INFO: [Synth 8-3886] merging instance 'generic_slot:/transition_handler/standard_transition/delta_div_i_reg[1]' (FD) to 'generic_slot:/transition_handler/standard_transition/delta_i_reg[7]'
INFO: [Synth 8-3886] merging instance 'generic_slot:/transition_handler/standard_transition/delta_div_i_reg[2]' (FD) to 'generic_slot:/transition_handler/standard_transition/delta_i_reg[8]'
INFO: [Synth 8-3886] merging instance 'generic_slot:/transition_handler/standard_transition/delta_div_i_reg[3]' (FD) to 'generic_slot:/transition_handler/standard_transition/delta_i_reg[9]'
INFO: [Synth 8-3886] merging instance 'generic_slot:/transition_handler/standard_transition/delta_div_i_reg[4]' (FD) to 'generic_slot:/transition_handler/standard_transition/delta_i_reg[10]'
INFO: [Synth 8-3886] merging instance 'generic_slot:/transition_handler/standard_transition/delta_div_i_reg[5]' (FD) to 'generic_slot:/transition_handler/standard_transition/delta_i_reg[11]'
INFO: [Synth 8-3886] merging instance 'generic_slot:/transition_handler/standard_transition/delta_div_i_reg[6]' (FD) to 'generic_slot:/transition_handler/standard_transition/delta_i_reg[12]'
INFO: [Synth 8-3886] merging instance 'generic_slot:/transition_handler/standard_transition/delta_div_i_reg[7]' (FD) to 'generic_slot:/transition_handler/standard_transition/delta_i_reg[13]'
INFO: [Synth 8-3886] merging instance 'generic_slot:/transition_handler/standard_transition/delta_div_i_reg[8]' (FD) to 'generic_slot:/transition_handler/standard_transition/delta_i_reg[14]'
INFO: [Synth 8-3886] merging instance 'generic_slot:/transition_handler/standard_transition/delta_div_i_reg[9]' (FD) to 'generic_slot:/transition_handler/standard_transition/delta_div_i_reg[13]'
INFO: [Synth 8-3886] merging instance 'generic_slot:/transition_handler/standard_transition/delta_div_i_reg[10]' (FD) to 'generic_slot:/transition_handler/standard_transition/delta_div_i_reg[13]'
INFO: [Synth 8-3886] merging instance 'generic_slot:/transition_handler/standard_transition/delta_div_i_reg[11]' (FD) to 'generic_slot:/transition_handler/standard_transition/delta_div_i_reg[13]'
INFO: [Synth 8-3886] merging instance 'generic_slot:/transition_handler/standard_transition/delta_div_i_reg[12]' (FD) to 'generic_slot:/transition_handler/standard_transition/delta_div_i_reg[13]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (generic_slot:/\transition_handler/standard_transition/delta_div_i_reg[13] )
INFO: [Synth 8-3886] merging instance 'generic_slot:/carrier_generator/di_reg[15]' (FDE) to 'generic_slot:/carrier_generator/di_reg[16]'
INFO: [Synth 8-3886] merging instance 'generic_slot:/carrier_generator/di_reg[16]' (FDE) to 'generic_slot:/carrier_generator/di_reg[17]'
INFO: [Synth 8-3886] merging instance 'generic_slot:/carrier_generator/di_reg[17]' (FDE) to 'generic_slot:/carrier_generator/di_reg[18]'
INFO: [Synth 8-3886] merging instance 'generic_slot:/carrier_generator/di_reg[18]' (FDE) to 'generic_slot:/carrier_generator/di_reg[19]'
INFO: [Synth 8-3886] merging instance 'generic_slot:/carrier_generator/di_reg[19]' (FDE) to 'generic_slot:/carrier_generator/di_reg[20]'
INFO: [Synth 8-3886] merging instance 'generic_slot:/carrier_generator/di_reg[20]' (FDE) to 'generic_slot:/carrier_generator/di_reg[21]'
INFO: [Synth 8-3886] merging instance 'generic_slot:/carrier_generator/di_reg[21]' (FDE) to 'generic_slot:/carrier_generator/di_reg[22]'
INFO: [Synth 8-3886] merging instance 'generic_slot:/carrier_generator/di_reg[22]' (FDE) to 'generic_slot:/carrier_generator/di_reg[23]'
INFO: [Synth 8-3886] merging instance 'generic_slot:/carrier_generator/di_reg[23]' (FDE) to 'generic_slot:/carrier_generator/di_reg[24]'
INFO: [Synth 8-3886] merging instance 'generic_slot:/carrier_generator/di_reg[24]' (FDE) to 'generic_slot:/carrier_generator/di_reg[25]'
INFO: [Synth 8-3886] merging instance 'generic_slot:/carrier_generator/di_reg[25]' (FDE) to 'generic_slot:/carrier_generator/di_reg[26]'
INFO: [Synth 8-3886] merging instance 'generic_slot:/carrier_generator/di_reg[26]' (FDE) to 'generic_slot:/carrier_generator/di_reg[27]'
INFO: [Synth 8-3886] merging instance 'generic_slot:/carrier_generator/di_reg[27]' (FDE) to 'generic_slot:/carrier_generator/di_reg[28]'
INFO: [Synth 8-3886] merging instance 'generic_slot:/carrier_generator/di_reg[28]' (FDE) to 'generic_slot:/carrier_generator/di_reg[29]'
INFO: [Synth 8-3886] merging instance 'generic_slot:/carrier_generator/di_reg[29]' (FDE) to 'generic_slot:/carrier_generator/di_reg[30]'
INFO: [Synth 8-3886] merging instance 'generic_slot:/carrier_generator/di_reg[30]' (FDE) to 'generic_slot:/carrier_generator/di_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (generic_slot:/\carrier_generator/di_reg[31] )
INFO: [Synth 8-3886] merging instance 'generic_slot:/transition_handler/standard_transition/last_reg[15]' (FD) to 'generic_slot:/transition_handler/standard_transition/last_reg[16]'
INFO: [Synth 8-3886] merging instance 'generic_slot:/transition_handler/standard_transition/last_reg[16]' (FD) to 'generic_slot:/transition_handler/standard_transition/last_reg[17]'
INFO: [Synth 8-3886] merging instance 'generic_slot:/transition_handler/standard_transition/last_reg[17]' (FD) to 'generic_slot:/transition_handler/standard_transition/last_reg[18]'
INFO: [Synth 8-3886] merging instance 'generic_slot:/transition_handler/standard_transition/last_reg[18]' (FD) to 'generic_slot:/transition_handler/standard_transition/last_reg[19]'
INFO: [Synth 8-3886] merging instance 'generic_slot:/transition_handler/standard_transition/last_reg[19]' (FD) to 'generic_slot:/transition_handler/standard_transition/last_reg[20]'
INFO: [Synth 8-3886] merging instance 'generic_slot:/transition_handler/standard_transition/last_reg[20]' (FD) to 'generic_slot:/transition_handler/standard_transition/last_reg[21]'
INFO: [Synth 8-3886] merging instance 'generic_slot:/transition_handler/standard_transition/last_reg[21]' (FD) to 'generic_slot:/transition_handler/standard_transition/last_reg[22]'
INFO: [Synth 8-3886] merging instance 'generic_slot:/transition_handler/standard_transition/last_reg[22]' (FD) to 'generic_slot:/transition_handler/standard_transition/last_reg[23]'
INFO: [Synth 8-3886] merging instance 'generic_slot:/transition_handler/standard_transition/last_reg[23]' (FD) to 'generic_slot:/transition_handler/standard_transition/last_reg[24]'
INFO: [Synth 8-3886] merging instance 'generic_slot:/transition_handler/standard_transition/last_reg[24]' (FD) to 'generic_slot:/transition_handler/standard_transition/last_reg[25]'
INFO: [Synth 8-3886] merging instance 'generic_slot:/transition_handler/standard_transition/last_reg[25]' (FD) to 'generic_slot:/transition_handler/standard_transition/last_reg[26]'
INFO: [Synth 8-3886] merging instance 'generic_slot:/transition_handler/standard_transition/last_reg[26]' (FD) to 'generic_slot:/transition_handler/standard_transition/last_reg[27]'
INFO: [Synth 8-3886] merging instance 'generic_slot:/transition_handler/standard_transition/last_reg[27]' (FD) to 'generic_slot:/transition_handler/standard_transition/last_reg[28]'
INFO: [Synth 8-3886] merging instance 'generic_slot:/transition_handler/standard_transition/last_reg[28]' (FD) to 'generic_slot:/transition_handler/standard_transition/last_reg[29]'
INFO: [Synth 8-3886] merging instance 'generic_slot:/transition_handler/standard_transition/last_reg[29]' (FD) to 'generic_slot:/transition_handler/standard_transition/last_reg[30]'
INFO: [Synth 8-3886] merging instance 'generic_slot:/transition_handler/standard_transition/last_reg[30]' (FD) to 'generic_slot:/transition_handler/standard_transition/last_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (generic_slot:/\transition_handler/TT/T_type_reg[2] )
WARNING: [Synth 8-3332] Sequential element (transition_handler/standard_transition/d_st/delta_i_reg[31]) is unused and will be removed from module generic_slot.
WARNING: [Synth 8-3332] Sequential element (transition_handler/standard_transition/d_st/delta_i_reg[30]) is unused and will be removed from module generic_slot.
WARNING: [Synth 8-3332] Sequential element (transition_handler/standard_transition/d_st/delta_i_reg[29]) is unused and will be removed from module generic_slot.
WARNING: [Synth 8-3332] Sequential element (transition_handler/standard_transition/d_st/delta_i_reg[28]) is unused and will be removed from module generic_slot.
WARNING: [Synth 8-3332] Sequential element (transition_handler/standard_transition/d_st/delta_i_reg[27]) is unused and will be removed from module generic_slot.
WARNING: [Synth 8-3332] Sequential element (transition_handler/standard_transition/d_st/delta_i_reg[26]) is unused and will be removed from module generic_slot.
WARNING: [Synth 8-3332] Sequential element (transition_handler/standard_transition/d_st/delta_i_reg[25]) is unused and will be removed from module generic_slot.
WARNING: [Synth 8-3332] Sequential element (transition_handler/standard_transition/d_st/delta_i_reg[24]) is unused and will be removed from module generic_slot.
WARNING: [Synth 8-3332] Sequential element (transition_handler/standard_transition/d_st/delta_i_reg[23]) is unused and will be removed from module generic_slot.
WARNING: [Synth 8-3332] Sequential element (transition_handler/standard_transition/d_st/delta_i_reg[22]) is unused and will be removed from module generic_slot.
WARNING: [Synth 8-3332] Sequential element (transition_handler/standard_transition/d_st/delta_i_reg[21]) is unused and will be removed from module generic_slot.
WARNING: [Synth 8-3332] Sequential element (transition_handler/standard_transition/d_st/delta_i_reg[20]) is unused and will be removed from module generic_slot.
WARNING: [Synth 8-3332] Sequential element (transition_handler/standard_transition/d_st/delta_i_reg[19]) is unused and will be removed from module generic_slot.
WARNING: [Synth 8-3332] Sequential element (transition_handler/standard_transition/d_st/delta_i_reg[18]) is unused and will be removed from module generic_slot.
WARNING: [Synth 8-3332] Sequential element (transition_handler/standard_transition/d_st/delta_i_reg[17]) is unused and will be removed from module generic_slot.
WARNING: [Synth 8-3332] Sequential element (transition_handler/standard_transition/d_st/delta_i_reg[16]) is unused and will be removed from module generic_slot.
WARNING: [Synth 8-3332] Sequential element (transition_handler/standard_transition/d_st/delta_i_reg[15]) is unused and will be removed from module generic_slot.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mux/out_mux_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mux/out_mux_reg[3] )
INFO: [Synth 8-3886] merging instance 'generic_slot:/CH/reg3/output_reg[0]' (FDCE) to 'generic_slot:/CH/reg2/output_reg[0]'
INFO: [Synth 8-3886] merging instance 'generic_slot:/CH/reg3/output_reg[1]' (FDCE) to 'generic_slot:/CH/reg2/output_reg[0]'
INFO: [Synth 8-3886] merging instance 'generic_slot:/CH/reg3/output_reg[2]' (FDCE) to 'generic_slot:/CH/reg2/output_reg[0]'
INFO: [Synth 8-3886] merging instance 'generic_slot:/CH/reg3/output_reg[3]' (FDCE) to 'generic_slot:/CH/reg2/output_reg[0]'
INFO: [Synth 8-3886] merging instance 'generic_slot:/CH/reg2/output_reg[0]' (FDCE) to 'generic_slot:/CH/reg2/output_reg[1]'
INFO: [Synth 8-3886] merging instance 'generic_slot:/CH/reg2/output_reg[1]' (FDCE) to 'generic_slot:/CH/reg2/output_reg[3]'
INFO: [Synth 8-3886] merging instance 'generic_slot:/CH/reg2/output_reg[3]' (FDCE) to 'generic_slot:/CH/reg1/output_reg[1]'
INFO: [Synth 8-3886] merging instance 'generic_slot:/CH/reg1/output_reg[1]' (FDCE) to 'generic_slot:/CH/reg1/output_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (generic_slot:/\CH/reg1/output_reg[3] )
INFO: [Synth 8-3886] merging instance 'U0/pwm_mpm/PWM_MPM/slot5/CH/reg3/output_reg[0]' (FDCE) to 'U0/pwm_mpm/PWM_MPM/slot5/CH/reg2/output_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/pwm_mpm/PWM_MPM/slot5/CH/reg3/output_reg[1]' (FDCE) to 'U0/pwm_mpm/PWM_MPM/slot5/CH/reg2/output_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/pwm_mpm/PWM_MPM/slot5/CH/reg3/output_reg[2]' (FDCE) to 'U0/pwm_mpm/PWM_MPM/slot5/CH/reg2/output_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/pwm_mpm/PWM_MPM/slot5/CH/reg3/output_reg[3]' (FDCE) to 'U0/pwm_mpm/PWM_MPM/slot5/CH/reg2/output_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/pwm_mpm/PWM_MPM/slot5/CH/reg2/output_reg[0]' (FDCE) to 'U0/pwm_mpm/PWM_MPM/slot5/CH/reg2/output_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/pwm_mpm/PWM_MPM/slot5/CH/reg2/output_reg[1]' (FDCE) to 'U0/pwm_mpm/PWM_MPM/slot5/CH/reg2/output_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/pwm_mpm/PWM_MPM/slot5/CH/reg2/output_reg[3]' (FDCE) to 'U0/pwm_mpm/PWM_MPM/slot5/CH/reg1/output_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/pwm_mpm/PWM_MPM/slot5/CH/reg1/output_reg[1]' (FDCE) to 'U0/pwm_mpm/PWM_MPM/slot5/CH/reg1/output_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/pwm_mpm/PWM_MPM/slot5 /\CH/reg1/output_reg[3] )
INFO: [Synth 8-5545] ROM "stato" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "stato" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sel_rf_counter/cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sel_rf_counter/cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "rst_160" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "stato" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "stato" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sel_rf_counter/cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sel_rf_counter/cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "rst_160" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "stato" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "stato" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sel_rf_counter/cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sel_rf_counter/cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "rst_160" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "stato" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "stato" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sel_rf_counter/cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sel_rf_counter/cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "rst_160" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "stato" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "stato" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sel_rf_counter/cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sel_rf_counter/cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "rst_160" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "stato" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "stato" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sel_rf_counter/cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sel_rf_counter/cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "rst_160" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "stato" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "stato" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sel_rf_counter/cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sel_rf_counter/cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "rst_160" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "stato" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "stato" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sel_rf_counter/cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sel_rf_counter/cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "rst_160" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "stato" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "stato" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sel_rf_counter/cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sel_rf_counter/cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "rst_160" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "stato" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "stato" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sel_rf_counter/cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sel_rf_counter/cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "rst_160" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "stato" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "stato" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sel_rf_counter/cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sel_rf_counter/cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "rst_160" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "stato" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "stato" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sel_rf_counter/cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sel_rf_counter/cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "rst_160" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "stato" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "stato" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Common 17-14] Message 'Synth 8-5545' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-5545' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'offset_generator/offset_reg[30][7]' (FD) to 'offset_generator/offset_reg[30][2]'
INFO: [Synth 8-3886] merging instance 'offset_generator/offset_reg[30][3]' (FD) to 'offset_generator/offset_reg[30][1]'
INFO: [Synth 8-3886] merging instance 'offset_generator/offset_reg[30][1]' (FD) to 'offset_generator/offset_reg[30][5]'
INFO: [Synth 8-3886] merging instance 'offset_generator/offset_reg[0][7]' (FD) to 'offset_generator/offset_reg[18][7]'
INFO: [Synth 8-3886] merging instance 'offset_generator/offset_reg[0][31]' (FD) to 'offset_generator/offset_reg[18][7]'
INFO: [Synth 8-3886] merging instance 'offset_generator/offset_reg[0][30]' (FD) to 'offset_generator/offset_reg[18][7]'
INFO: [Synth 8-3886] merging instance 'offset_generator/offset_reg[0][29]' (FD) to 'offset_generator/offset_reg[18][7]'
INFO: [Synth 8-3886] merging instance 'offset_generator/offset_reg[0][28]' (FD) to 'offset_generator/offset_reg[18][7]'
INFO: [Synth 8-3886] merging instance 'offset_generator/offset_reg[0][27]' (FD) to 'offset_generator/offset_reg[18][7]'
INFO: [Synth 8-3886] merging instance 'offset_generator/offset_reg[0][26]' (FD) to 'offset_generator/offset_reg[18][7]'
INFO: [Synth 8-3886] merging instance 'offset_generator/offset_reg[0][25]' (FD) to 'offset_generator/offset_reg[18][7]'
INFO: [Synth 8-3886] merging instance 'offset_generator/offset_reg[0][24]' (FD) to 'offset_generator/offset_reg[18][7]'
INFO: [Synth 8-3886] merging instance 'offset_generator/offset_reg[0][23]' (FD) to 'offset_generator/offset_reg[18][7]'
INFO: [Synth 8-3886] merging instance 'offset_generator/offset_reg[0][22]' (FD) to 'offset_generator/offset_reg[18][7]'
INFO: [Synth 8-3886] merging instance 'offset_generator/offset_reg[0][21]' (FD) to 'offset_generator/offset_reg[18][7]'
INFO: [Synth 8-3886] merging instance 'offset_generator/offset_reg[0][20]' (FD) to 'offset_generator/offset_reg[18][7]'
INFO: [Synth 8-3886] merging instance 'offset_generator/offset_reg[0][19]' (FD) to 'offset_generator/offset_reg[18][7]'
INFO: [Synth 8-3886] merging instance 'offset_generator/offset_reg[0][18]' (FD) to 'offset_generator/offset_reg[18][7]'
INFO: [Synth 8-3886] merging instance 'offset_generator/offset_reg[0][17]' (FD) to 'offset_generator/offset_reg[18][7]'
INFO: [Synth 8-3886] merging instance 'offset_generator/offset_reg[0][16]' (FD) to 'offset_generator/offset_reg[18][7]'
INFO: [Synth 8-3886] merging instance 'offset_generator/offset_reg[0][15]' (FD) to 'offset_generator/offset_reg[18][7]'
INFO: [Synth 8-3886] merging instance 'offset_generator/offset_reg[0][14]' (FD) to 'offset_generator/offset_reg[18][7]'
INFO: [Synth 8-3886] merging instance 'offset_generator/offset_reg[0][13]' (FD) to 'offset_generator/offset_reg[18][7]'
INFO: [Synth 8-3886] merging instance 'offset_generator/offset_reg[0][12]' (FD) to 'offset_generator/offset_reg[18][7]'
INFO: [Synth 8-3886] merging instance 'offset_generator/offset_reg[0][11]' (FD) to 'offset_generator/offset_reg[18][7]'
INFO: [Synth 8-3886] merging instance 'offset_generator/offset_reg[0][10]' (FD) to 'offset_generator/offset_reg[18][7]'
INFO: [Synth 8-3886] merging instance 'offset_generator/offset_reg[0][9]' (FD) to 'offset_generator/offset_reg[18][7]'
INFO: [Synth 8-3886] merging instance 'offset_generator/offset_reg[0][8]' (FD) to 'offset_generator/offset_reg[18][7]'
INFO: [Synth 8-3886] merging instance 'offset_generator/offset_reg[0][4]' (FD) to 'offset_generator/offset_reg[18][7]'
INFO: [Synth 8-3886] merging instance 'offset_generator/offset_reg[0][3]' (FD) to 'offset_generator/offset_reg[18][7]'
INFO: [Synth 8-3886] merging instance 'offset_generator/offset_reg[0][1]' (FD) to 'offset_generator/offset_reg[18][7]'
INFO: [Synth 8-3886] merging instance 'offset_generator/offset_reg[0][5]' (FD) to 'offset_generator/offset_reg[18][7]'
INFO: [Synth 8-3886] merging instance 'offset_generator/offset_reg[0][0]' (FD) to 'offset_generator/offset_reg[18][7]'
INFO: [Synth 8-3886] merging instance 'offset_generator/offset_reg[0][6]' (FD) to 'offset_generator/offset_reg[18][7]'
INFO: [Synth 8-3886] merging instance 'offset_generator/offset_reg[0][2]' (FD) to 'offset_generator/offset_reg[18][7]'
INFO: [Synth 8-3886] merging instance 'offset_generator/offset_reg[1][4]' (FD) to 'offset_generator/offset_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'offset_generator/offset_reg[1][3]' (FD) to 'offset_generator/offset_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'offset_generator/offset_reg[1][5]' (FD) to 'offset_generator/offset_reg[18][7]'
INFO: [Synth 8-3886] merging instance 'offset_generator/offset_reg[2][5]' (FD) to 'offset_generator/offset_reg[2][2]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (offset_generator/\offset_reg[7][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (offset_generator/\offset_reg[7][7] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-5545' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:11 ; elapsed = 00:03:45 . Memory (MB): peak = 822.309 ; gain = 450.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+--------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name   | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|multiplier_cg | A*B         | 14     | 8      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiplier_cg | A*B         | 14     | 8      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiplier_cg | C+A*B       | 14     | 8      | 14     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|multiplier_cg | A*B         | 14     | 8      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiplier_cg | C+A*B       | 14     | 8      | 14     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+--------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------+------------+----------+
|      |RTL Partition       |Replication |Instances |
+------+--------------------+------------+----------+
|1     |mux_array           |          72|     10516|
|2     |generic_slot        |          35|      2287|
|3     |Vref_generator__GB0 |           1|     23496|
|4     |Vref_generator__GB1 |           1|      7814|
|5     |Vref_generator__GB2 |           1|     10106|
|6     |Vref_generator__GB3 |           1|     11748|
|7     |Vref_generator__GB4 |           1|     17622|
|8     |Comparator_36       |           1|      2845|
|9     |pwm_at__GC0         |           1|       125|
|10    |generic_slot__1     |           1|      2287|
+------+--------------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 1 across sequential element (offset_generator/\offset_reg[6][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (offset_generator/\offset_reg[4][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (generic_slot:/\transition_handler/standard_transition/d_st/t_type_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (generic_slot:/\transition_handler/TT/T_type_reg[1] )
WARNING: [Synth 8-3332] Sequential element (transition_handler/standard_transition/d_st/t_type_reg[1]) is unused and will be removed from module generic_slot.
WARNING: [Synth 8-3332] Sequential element (transition_handler/standard_transition/d_st/t_type_reg[0]) is unused and will be removed from module generic_slot.
WARNING: [Synth 8-3332] Sequential element (transition_handler/standard_transition/d_st/delta_i_reg[14]) is unused and will be removed from module generic_slot.
WARNING: [Synth 8-3332] Sequential element (transition_handler/standard_transition/d_st/delta_i_reg[13]) is unused and will be removed from module generic_slot.
WARNING: [Synth 8-3332] Sequential element (transition_handler/standard_transition/d_st/delta_i_reg[12]) is unused and will be removed from module generic_slot.
WARNING: [Synth 8-3332] Sequential element (transition_handler/standard_transition/d_st/delta_i_reg[11]) is unused and will be removed from module generic_slot.
WARNING: [Synth 8-3332] Sequential element (transition_handler/standard_transition/d_st/delta_i_reg[10]) is unused and will be removed from module generic_slot.
WARNING: [Synth 8-3332] Sequential element (transition_handler/standard_transition/d_st/delta_i_reg[9]) is unused and will be removed from module generic_slot.
WARNING: [Synth 8-3332] Sequential element (transition_handler/standard_transition/d_st/delta_i_reg[8]) is unused and will be removed from module generic_slot.
WARNING: [Synth 8-3332] Sequential element (transition_handler/standard_transition/d_st/delta_i_reg[7]) is unused and will be removed from module generic_slot.
WARNING: [Synth 8-3332] Sequential element (transition_handler/standard_transition/d_st/delta_i_reg[6]) is unused and will be removed from module generic_slot.
WARNING: [Synth 8-3332] Sequential element (transition_handler/standard_transition/d_st/delta_i_reg[5]) is unused and will be removed from module generic_slot.
WARNING: [Synth 8-3332] Sequential element (transition_handler/standard_transition/d_st/delta_i_reg[4]) is unused and will be removed from module generic_slot.
WARNING: [Synth 8-3332] Sequential element (transition_handler/standard_transition/d_st/delta_i_reg[3]) is unused and will be removed from module generic_slot.
WARNING: [Synth 8-3332] Sequential element (transition_handler/standard_transition/d_st/delta_i_reg[2]) is unused and will be removed from module generic_slot.
WARNING: [Synth 8-3332] Sequential element (transition_handler/standard_transition/d_st/delta_i_reg[1]) is unused and will be removed from module generic_slot.
WARNING: [Synth 8-3332] Sequential element (transition_handler/standard_transition/d_st/delta_i_reg[0]) is unused and will be removed from module generic_slot.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (generic_slot__2:/\transition_handler/standard_transition/d_st/t_type_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (generic_slot__2:/\transition_handler/TT/T_type_reg[1] )
WARNING: [Synth 8-3332] Sequential element (transition_handler/standard_transition/d_st/t_type_reg[1]) is unused and will be removed from module generic_slot__2.
WARNING: [Synth 8-3332] Sequential element (transition_handler/standard_transition/d_st/t_type_reg[0]) is unused and will be removed from module generic_slot__2.
WARNING: [Synth 8-3332] Sequential element (transition_handler/standard_transition/d_st/delta_i_reg[14]) is unused and will be removed from module generic_slot__2.
WARNING: [Synth 8-3332] Sequential element (transition_handler/standard_transition/d_st/delta_i_reg[13]) is unused and will be removed from module generic_slot__2.
WARNING: [Synth 8-3332] Sequential element (transition_handler/standard_transition/d_st/delta_i_reg[12]) is unused and will be removed from module generic_slot__2.
WARNING: [Synth 8-3332] Sequential element (transition_handler/standard_transition/d_st/delta_i_reg[11]) is unused and will be removed from module generic_slot__2.
WARNING: [Synth 8-3332] Sequential element (transition_handler/standard_transition/d_st/delta_i_reg[10]) is unused and will be removed from module generic_slot__2.
WARNING: [Synth 8-3332] Sequential element (transition_handler/standard_transition/d_st/delta_i_reg[9]) is unused and will be removed from module generic_slot__2.
WARNING: [Synth 8-3332] Sequential element (transition_handler/standard_transition/d_st/delta_i_reg[8]) is unused and will be removed from module generic_slot__2.
WARNING: [Synth 8-3332] Sequential element (transition_handler/standard_transition/d_st/delta_i_reg[7]) is unused and will be removed from module generic_slot__2.
WARNING: [Synth 8-3332] Sequential element (transition_handler/standard_transition/d_st/delta_i_reg[6]) is unused and will be removed from module generic_slot__2.
WARNING: [Synth 8-3332] Sequential element (transition_handler/standard_transition/d_st/delta_i_reg[5]) is unused and will be removed from module generic_slot__2.
WARNING: [Synth 8-3332] Sequential element (transition_handler/standard_transition/d_st/delta_i_reg[4]) is unused and will be removed from module generic_slot__2.
WARNING: [Synth 8-3332] Sequential element (transition_handler/standard_transition/d_st/delta_i_reg[3]) is unused and will be removed from module generic_slot__2.
WARNING: [Synth 8-3332] Sequential element (transition_handler/standard_transition/d_st/delta_i_reg[2]) is unused and will be removed from module generic_slot__2.
WARNING: [Synth 8-3332] Sequential element (transition_handler/standard_transition/d_st/delta_i_reg[1]) is unused and will be removed from module generic_slot__2.
WARNING: [Synth 8-3332] Sequential element (transition_handler/standard_transition/d_st/delta_i_reg[0]) is unused and will be removed from module generic_slot__2.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (generic_slot__3:/\transition_handler/standard_transition/d_st/t_type_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (generic_slot__3:/\transition_handler/TT/T_type_reg[1] )
WARNING: [Synth 8-3332] Sequential element (transition_handler/standard_transition/d_st/t_type_reg[1]) is unused and will be removed from module generic_slot__3.
WARNING: [Synth 8-3332] Sequential element (transition_handler/standard_transition/d_st/t_type_reg[0]) is unused and will be removed from module generic_slot__3.
WARNING: [Synth 8-3332] Sequential element (transition_handler/standard_transition/d_st/delta_i_reg[14]) is unused and will be removed from module generic_slot__3.
WARNING: [Synth 8-3332] Sequential element (transition_handler/standard_transition/d_st/delta_i_reg[13]) is unused and will be removed from module generic_slot__3.
WARNING: [Synth 8-3332] Sequential element (transition_handler/standard_transition/d_st/delta_i_reg[12]) is unused and will be removed from module generic_slot__3.
WARNING: [Synth 8-3332] Sequential element (transition_handler/standard_transition/d_st/delta_i_reg[11]) is unused and will be removed from module generic_slot__3.
WARNING: [Synth 8-3332] Sequential element (transition_handler/standard_transition/d_st/delta_i_reg[10]) is unused and will be removed from module generic_slot__3.
WARNING: [Synth 8-3332] Sequential element (transition_handler/standard_transition/d_st/delta_i_reg[9]) is unused and will be removed from module generic_slot__3.
WARNING: [Synth 8-3332] Sequential element (transition_handler/standard_transition/d_st/delta_i_reg[8]) is unused and will be removed from module generic_slot__3.
WARNING: [Synth 8-3332] Sequential element (transition_handler/standard_transition/d_st/delta_i_reg[7]) is unused and will be removed from module generic_slot__3.
WARNING: [Synth 8-3332] Sequential element (transition_handler/standard_transition/d_st/delta_i_reg[6]) is unused and will be removed from module generic_slot__3.
WARNING: [Synth 8-3332] Sequential element (transition_handler/standard_transition/d_st/delta_i_reg[5]) is unused and will be removed from module generic_slot__3.
WARNING: [Synth 8-3332] Sequential element (transition_handler/standard_transition/d_st/delta_i_reg[4]) is unused and will be removed from module generic_slot__3.
WARNING: [Synth 8-3332] Sequential element (transition_handler/standard_transition/d_st/delta_i_reg[3]) is unused and will be removed from module generic_slot__3.
WARNING: [Synth 8-3332] Sequential element (transition_handler/standard_transition/d_st/delta_i_reg[2]) is unused and will be removed from module generic_slot__3.
WARNING: [Synth 8-3332] Sequential element (transition_handler/standard_transition/d_st/delta_i_reg[1]) is unused and will be removed from module generic_slot__3.
WARNING: [Synth 8-3332] Sequential element (transition_handler/standard_transition/d_st/delta_i_reg[0]) is unused and will be removed from module generic_slot__3.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (generic_slot__4:/\transition_handler/standard_transition/d_st/t_type_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (generic_slot__4:/\transition_handler/TT/T_type_reg[1] )
WARNING: [Synth 8-3332] Sequential element (transition_handler/standard_transition/d_st/t_type_reg[1]) is unused and will be removed from module generic_slot__4.
WARNING: [Synth 8-3332] Sequential element (transition_handler/standard_transition/d_st/t_type_reg[0]) is unused and will be removed from module generic_slot__4.
WARNING: [Synth 8-3332] Sequential element (transition_handler/standard_transition/d_st/delta_i_reg[14]) is unused and will be removed from module generic_slot__4.
WARNING: [Synth 8-3332] Sequential element (transition_handler/standard_transition/d_st/delta_i_reg[13]) is unused and will be removed from module generic_slot__4.
WARNING: [Synth 8-3332] Sequential element (transition_handler/standard_transition/d_st/delta_i_reg[12]) is unused and will be removed from module generic_slot__4.
WARNING: [Synth 8-3332] Sequential element (transition_handler/standard_transition/d_st/delta_i_reg[11]) is unused and will be removed from module generic_slot__4.
WARNING: [Synth 8-3332] Sequential element (transition_handler/standard_transition/d_st/delta_i_reg[10]) is unused and will be removed from module generic_slot__4.
WARNING: [Synth 8-3332] Sequential element (transition_handler/standard_transition/d_st/delta_i_reg[9]) is unused and will be removed from module generic_slot__4.
WARNING: [Synth 8-3332] Sequential element (transition_handler/standard_transition/d_st/delta_i_reg[8]) is unused and will be removed from module generic_slot__4.
WARNING: [Synth 8-3332] Sequential element (transition_handler/standard_transition/d_st/delta_i_reg[7]) is unused and will be removed from module generic_slot__4.
WARNING: [Synth 8-3332] Sequential element (transition_handler/standard_transition/d_st/delta_i_reg[6]) is unused and will be removed from module generic_slot__4.
WARNING: [Synth 8-3332] Sequential element (transition_handler/standard_transition/d_st/delta_i_reg[5]) is unused and will be removed from module generic_slot__4.
WARNING: [Synth 8-3332] Sequential element (transition_handler/standard_transition/d_st/delta_i_reg[4]) is unused and will be removed from module generic_slot__4.
WARNING: [Synth 8-3332] Sequential element (transition_handler/standard_transition/d_st/delta_i_reg[3]) is unused and will be removed from module generic_slot__4.
WARNING: [Synth 8-3332] Sequential element (transition_handler/standard_transition/d_st/delta_i_reg[2]) is unused and will be removed from module generic_slot__4.
WARNING: [Synth 8-3332] Sequential element (transition_handler/standard_transition/d_st/delta_i_reg[1]) is unused and will be removed from module generic_slot__4.
WARNING: [Synth 8-3332] Sequential element (transition_handler/standard_transition/d_st/delta_i_reg[0]) is unused and will be removed from module generic_slot__4.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (generic_slot__16:/\transition_handler/standard_transition/d_st/t_type_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (generic_slot__16:/\transition_handler/TT/T_type_reg[1] )
WARNING: [Synth 8-3332] Sequential element (transition_handler/standard_transition/d_st/t_type_reg[1]) is unused and will be removed from module generic_slot__16.
WARNING: [Synth 8-3332] Sequential element (transition_handler/standard_transition/d_st/t_type_reg[0]) is unused and will be removed from module generic_slot__16.
WARNING: [Synth 8-3332] Sequential element (transition_handler/standard_transition/d_st/delta_i_reg[14]) is unused and will be removed from module generic_slot__16.
WARNING: [Synth 8-3332] Sequential element (transition_handler/standard_transition/d_st/delta_i_reg[13]) is unused and will be removed from module generic_slot__16.
WARNING: [Synth 8-3332] Sequential element (transition_handler/standard_transition/d_st/delta_i_reg[12]) is unused and will be removed from module generic_slot__16.
WARNING: [Synth 8-3332] Sequential element (transition_handler/standard_transition/d_st/delta_i_reg[11]) is unused and will be removed from module generic_slot__16.
WARNING: [Synth 8-3332] Sequential element (transition_handler/standard_transition/d_st/delta_i_reg[10]) is unused and will be removed from module generic_slot__16.
WARNING: [Synth 8-3332] Sequential element (transition_handler/standard_transition/d_st/delta_i_reg[9]) is unused and will be removed from module generic_slot__16.
WARNING: [Synth 8-3332] Sequential element (transition_handler/standard_transition/d_st/delta_i_reg[8]) is unused and will be removed from module generic_slot__16.
WARNING: [Synth 8-3332] Sequential element (transition_handler/standard_transition/d_st/delta_i_reg[7]) is unused and will be removed from module generic_slot__16.
WARNING: [Synth 8-3332] Sequential element (transition_handler/standard_transition/d_st/delta_i_reg[6]) is unused and will be removed from module generic_slot__16.
WARNING: [Synth 8-3332] Sequential element (transition_handler/standard_transition/d_st/delta_i_reg[5]) is unused and will be removed from module generic_slot__16.
WARNING: [Synth 8-3332] Sequential element (transition_handler/standard_transition/d_st/delta_i_reg[4]) is unused and will be removed from module generic_slot__16.
WARNING: [Synth 8-3332] Sequential element (transition_handler/standard_transition/d_st/delta_i_reg[3]) is unused and will be removed from module generic_slot__16.
WARNING: [Synth 8-3332] Sequential element (transition_handler/standard_transition/d_st/delta_i_reg[2]) is unused and will be removed from module generic_slot__16.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (generic_slot__17:/\transition_handler/standard_transition/d_st/t_type_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (generic_slot__17:/\transition_handler/TT/T_type_reg[1] )
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:57 ; elapsed = 00:04:35 . Memory (MB): peak = 1044.063 ; gain = 671.871
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------+------------+----------+
|      |RTL Partition       |Replication |Instances |
+------+--------------------+------------+----------+
|1     |generic_slot        |           2|      1808|
|2     |Vref_generator__GB0 |           1|     23366|
|3     |Vref_generator__GB1 |           1|      7763|
|4     |Vref_generator__GB2 |           1|      9711|
|5     |Vref_generator__GB3 |           1|     11691|
|6     |Vref_generator__GB4 |           1|     17472|
|7     |Comparator_36       |           1|      2845|
|8     |pwm_at__GC0         |           1|       125|
|9     |generic_slot__1     |           1|      2092|
|10    |mux_array__2        |           1|         8|
|11    |mux_array__3        |           1|         1|
|12    |mux_array__4        |           1|         8|
|13    |mux_array__5        |           1|         1|
|14    |mux_array__6        |           1|         6|
|15    |mux_array__7        |           1|         1|
|16    |mux_array__8        |           1|        11|
|17    |mux_array__9        |           1|         1|
|18    |mux_array__10       |           1|         9|
|19    |mux_array__11       |           1|         1|
|20    |mux_array__12       |           1|         6|
|21    |mux_array__14       |           1|        10|
|22    |mux_array__15       |           1|         1|
|23    |mux_array__16       |           1|         8|
|24    |mux_array__17       |           1|         1|
|25    |mux_array__18       |           1|         3|
|26    |mux_array__19       |           1|         1|
|27    |mux_array__20       |           1|         8|
|28    |mux_array__21       |           1|         1|
|29    |mux_array__22       |           1|         7|
|30    |mux_array__23       |           1|         1|
|31    |mux_array__24       |           1|         6|
|32    |mux_array__26       |           1|        11|
|33    |mux_array__27       |           1|         1|
|34    |mux_array__28       |           1|        11|
|35    |mux_array__29       |           1|         1|
|36    |mux_array__30       |           1|         5|
|37    |mux_array__31       |           1|         1|
|38    |mux_array__32       |           1|         8|
|39    |mux_array__33       |           1|         1|
|40    |mux_array__34       |           1|         7|
|41    |mux_array__35       |           1|         1|
|42    |mux_array__38       |           1|         8|
|43    |mux_array__39       |           1|         1|
|44    |mux_array__40       |           1|         8|
|45    |mux_array__41       |           1|         1|
|46    |mux_array__42       |           1|         6|
|47    |mux_array__43       |           1|         1|
|48    |mux_array__44       |           1|        11|
|49    |mux_array__45       |           1|         1|
|50    |mux_array__46       |           1|         9|
|51    |mux_array__47       |           1|         1|
|52    |mux_array__48       |           1|         6|
|53    |mux_array__50       |           1|        10|
|54    |mux_array__51       |           1|         1|
|55    |mux_array__52       |           1|         8|
|56    |mux_array__53       |           1|         1|
|57    |mux_array__54       |           1|         3|
|58    |mux_array__55       |           1|         1|
|59    |mux_array__56       |           1|         8|
|60    |mux_array__57       |           1|         1|
|61    |mux_array__58       |           1|         7|
|62    |mux_array__59       |           1|         1|
|63    |mux_array__60       |           1|         6|
|64    |mux_array__62       |           1|        11|
|65    |mux_array__63       |           1|         1|
|66    |mux_array__64       |           1|        11|
|67    |mux_array__65       |           1|         1|
|68    |mux_array__66       |           1|         5|
|69    |mux_array__67       |           1|         1|
|70    |mux_array__68       |           1|         8|
|71    |mux_array__69       |           1|         1|
|72    |mux_array__70       |           1|         7|
|73    |mux_array__71       |           1|         1|
|74    |generic_slot__2     |           2|      1905|
|75    |generic_slot__3     |           2|      1910|
|76    |generic_slot__4     |           2|      1901|
|77    |generic_slot__5     |           2|      2100|
|78    |generic_slot__6     |           2|      2020|
|79    |generic_slot__7     |           2|      2087|
|80    |generic_slot__8     |           2|      2119|
|81    |generic_slot__9     |           2|      2033|
|82    |generic_slot__10    |           2|      2119|
|83    |generic_slot__11    |           2|      2081|
|84    |generic_slot__12    |           2|      2036|
|85    |generic_slot__13    |           2|      2105|
|86    |generic_slot__14    |           2|      2115|
|87    |generic_slot__15    |           2|      2039|
|88    |generic_slot__16    |           2|      1920|
|89    |generic_slot__17    |           2|      1918|
|90    |generic_slot__18    |           1|      2092|
+------+--------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/pwm_mpm/PWM_MPM/slot0 /\transition_handler/standard_transition/delta_i_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/pwm_mpm/PWM_MPM/slot2 /\transition_handler/standard_transition/delta_i_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/pwm_mpm/PWM_MPM/slot9 /\transition_handler/standard_transition/d_st/delta_i_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/pwm_mpm/PWM_MPM/slot9 /\transition_handler/standard_transition/delta_i_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/pwm_mpm/PWM_MPM/slot16 /\transition_handler/standard_transition/delta_i_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/pwm_mpm/PWM_MPM/slot18 /\transition_handler/standard_transition/delta_i_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/pwm_mpm/PWM_MPM/slot20 /\transition_handler/standard_transition/delta_i_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/pwm_mpm/PWM_MPM/slot27 /\transition_handler/standard_transition/d_st/delta_i_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/pwm_mpm/PWM_MPM/slot27 /\transition_handler/standard_transition/delta_i_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/pwm_mpm/PWM_MPM/slot34 /\transition_handler/standard_transition/delta_i_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ref14/sel_rf_counter/cnt_out_reg[0]_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ref6/sel_rf_counter/cnt_out_reg[4]_LDC )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\offset_generator/offset_reg[23][5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\offset_generator/offset_reg[8][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/pwm_mpm/PWM_MPM/slot0 /\transition_handler/standard_transition/last_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/pwm_mpm/PWM_MPM/slot18 /\transition_handler/standard_transition/last_reg[2] )
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/reg_nbit.vhd:21]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/reg_nbit.vhd:21]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/reg_nbit.vhd:21]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/reg_nbit.vhd:21]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/reg_nbit.vhd:21]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/reg_nbit.vhd:21]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/reg_nbit.vhd:21]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/reg_nbit.vhd:21]
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\U0/pwm_mpm/ref_gen/ref7/sel_rf_counter/cnt_out_reg[0]_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\U0/pwm_mpm/ref_gen/ref7/sel_rf_counter/cnt_out_reg[4]_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\U0/pwm_mpm/ref_gen/ref13/sel_rf_counter/cnt_out_reg[0]_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\U0/pwm_mpm/ref_gen/ref25/sel_rf_counter/cnt_out_reg[0]_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\U0/pwm_mpm/ref_gen/ref32/sel_rf_counter/cnt_out_reg[0]_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\U0/pwm_mpm/ref_gen/ref31/sel_rf_counter/cnt_out_reg[0]_LDC )
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:17 ; elapsed = 00:05:00 . Memory (MB): peak = 1095.613 ; gain = 723.422
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------+------------+----------+
|      |RTL Partition       |Replication |Instances |
+------+--------------------+------------+----------+
|1     |generic_slot        |           1|       694|
|2     |Vref_generator__GB0 |           1|      4470|
|3     |Vref_generator__GB1 |           1|      1471|
|4     |Vref_generator__GB2 |           1|      1588|
|5     |Vref_generator__GB3 |           1|      2242|
|6     |Vref_generator__GB4 |           1|      3533|
|7     |Comparator_36       |           1|      1081|
|8     |pwm_at__GC0         |           1|        89|
|9     |generic_slot__1     |           1|       927|
|10    |mux_array__2        |           1|         6|
|11    |mux_array__3        |           1|         1|
|12    |mux_array__4        |           1|         6|
|13    |mux_array__5        |           1|         1|
|14    |mux_array__6        |           1|         5|
|15    |mux_array__7        |           1|         1|
|16    |mux_array__8        |           1|        11|
|17    |mux_array__9        |           1|         1|
|18    |mux_array__10       |           1|         9|
|19    |mux_array__11       |           1|         1|
|20    |mux_array__12       |           1|         5|
|21    |mux_array__14       |           1|        10|
|22    |mux_array__15       |           1|         1|
|23    |mux_array__16       |           1|         8|
|24    |mux_array__17       |           1|         1|
|25    |mux_array__18       |           1|         2|
|26    |mux_array__19       |           1|         1|
|27    |mux_array__20       |           1|         8|
|28    |mux_array__21       |           1|         1|
|29    |mux_array__22       |           1|         7|
|30    |mux_array__23       |           1|         1|
|31    |mux_array__24       |           1|         5|
|32    |mux_array__26       |           1|        11|
|33    |mux_array__27       |           1|         1|
|34    |mux_array__28       |           1|        11|
|35    |mux_array__29       |           1|         1|
|36    |mux_array__30       |           1|         3|
|37    |mux_array__31       |           1|         1|
|38    |mux_array__32       |           1|         6|
|39    |mux_array__33       |           1|         1|
|40    |mux_array__34       |           1|         5|
|41    |mux_array__35       |           1|         1|
|42    |mux_array__38       |           1|         6|
|43    |mux_array__39       |           1|         1|
|44    |mux_array__40       |           1|         6|
|45    |mux_array__41       |           1|         1|
|46    |mux_array__42       |           1|         5|
|47    |mux_array__43       |           1|         1|
|48    |mux_array__44       |           1|        11|
|49    |mux_array__45       |           1|         1|
|50    |mux_array__46       |           1|         9|
|51    |mux_array__47       |           1|         1|
|52    |mux_array__48       |           1|         5|
|53    |mux_array__50       |           1|        10|
|54    |mux_array__51       |           1|         1|
|55    |mux_array__52       |           1|         8|
|56    |mux_array__53       |           1|         1|
|57    |mux_array__54       |           1|         2|
|58    |mux_array__55       |           1|         1|
|59    |mux_array__56       |           1|         8|
|60    |mux_array__57       |           1|         1|
|61    |mux_array__58       |           1|         7|
|62    |mux_array__59       |           1|         1|
|63    |mux_array__60       |           1|         5|
|64    |mux_array__62       |           1|        11|
|65    |mux_array__63       |           1|         1|
|66    |mux_array__64       |           1|        11|
|67    |mux_array__65       |           1|         1|
|68    |mux_array__66       |           1|         3|
|69    |mux_array__67       |           1|         1|
|70    |mux_array__68       |           1|         6|
|71    |mux_array__69       |           1|         1|
|72    |mux_array__70       |           1|         5|
|73    |mux_array__71       |           1|         1|
|74    |generic_slot__2     |           1|       798|
|75    |generic_slot__3     |           1|       786|
|76    |generic_slot__4     |           1|       780|
|77    |generic_slot__5     |           1|       927|
|78    |generic_slot__6     |           1|       895|
|79    |generic_slot__7     |           1|       929|
|80    |generic_slot__8     |           1|       940|
|81    |generic_slot__9     |           1|       891|
|82    |generic_slot__10    |           1|       942|
|83    |generic_slot__11    |           1|       922|
|84    |generic_slot__12    |           1|       899|
|85    |generic_slot__13    |           1|       942|
|86    |generic_slot__14    |           1|       933|
|87    |generic_slot__15    |           1|       913|
|88    |generic_slot__16    |           1|       893|
|89    |generic_slot__17    |           1|       902|
|90    |generic_slot__18    |           1|       927|
|91    |generic_slot__19    |           1|       694|
|92    |generic_slot__20    |           1|       798|
|93    |generic_slot__21    |           1|       786|
|94    |generic_slot__22    |           1|       780|
|95    |generic_slot__23    |           1|       927|
|96    |generic_slot__24    |           1|       895|
|97    |generic_slot__25    |           1|       929|
|98    |generic_slot__26    |           1|       940|
|99    |generic_slot__27    |           1|       891|
|100   |generic_slot__28    |           1|       942|
|101   |generic_slot__29    |           1|       922|
|102   |generic_slot__30    |           1|       899|
|103   |generic_slot__31    |           1|       942|
|104   |generic_slot__32    |           1|       933|
|105   |generic_slot__33    |           1|       913|
|106   |generic_slot__34    |           1|       893|
|107   |generic_slot__35    |           1|       902|
+------+--------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\U0/pwm_mpm/ref_gen/ref8/sel_rf_counter/cnt_out_reg[0]_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\U0/pwm_mpm/PWM_MPM/slot16/carrier_generator/ud_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\U0/pwm_mpm/PWM_MPM/slot17/carrier_generator/ud_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\U0/pwm_mpm/ref_gen/ref26/sel_rf_counter/cnt_out_reg[0]_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\U0/pwm_mpm/PWM_MPM/slot34/carrier_generator/ud_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\U0/pwm_mpm/PWM_MPM/slot35/carrier_generator/ud_reg )
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/reg_nbit.vhd:21]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/reg_nbit.vhd:21]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/reg_nbit.vhd:21]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/reg_nbit.vhd:21]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/reg_nbit.vhd:21]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/reg_nbit.vhd:21]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/reg_nbit.vhd:21]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ipshared/d4d7/src/reg_nbit.vhd:21]
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:29 ; elapsed = 00:05:21 . Memory (MB): peak = 1095.613 ; gain = 723.422
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:30 ; elapsed = 00:05:21 . Memory (MB): peak = 1095.613 ; gain = 723.422
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:38 ; elapsed = 00:05:30 . Memory (MB): peak = 1095.613 ; gain = 723.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:39 ; elapsed = 00:05:31 . Memory (MB): peak = 1095.613 ; gain = 723.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:41 ; elapsed = 00:05:33 . Memory (MB): peak = 1095.613 ; gain = 723.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:41 ; elapsed = 00:05:33 . Memory (MB): peak = 1095.613 ; gain = 723.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |  4208|
|2     |DSP48E1 |   172|
|3     |LUT1    |  3855|
|4     |LUT2    |  6878|
|5     |LUT3    |  3750|
|6     |LUT4    |  6165|
|7     |LUT5    |  3210|
|8     |LUT6    |  9557|
|9     |MUXF7   |   574|
|10    |MUXF8   |    36|
|11    |FDCE    |  4383|
|12    |FDPE    |   809|
|13    |FDRE    |  3286|
|14    |FDSE    |   116|
|15    |LD      |   376|
|16    |LDC     |   726|
+------+--------+------+

Report Instance Areas: 
+------+--------------------------------+------------------------------+------+
|      |Instance                        |Module                        |Cells |
+------+--------------------------------+------------------------------+------+
|1     |top                             |                              | 48101|
|2     |  U0                            |pwm_at                        | 48101|
|3     |    clk_gen                     |clock_generator               |    86|
|4     |      CLOCK8k                   |clk_8k                        |    86|
|5     |        counter                 |counter_14bit_clk             |    83|
|6     |    pwm_mpm                     |PWM                           | 48015|
|7     |      PWM_MPM                   |MPM                           | 34318|
|8     |        D1                      |D1D2_Generator                |    90|
|9     |          Mux_T                 |mux_array_1183                |    23|
|10    |          Mux_mp                |mux_array_1184                |    67|
|11    |        D10                     |D1D2_Generator_105            |   113|
|12    |          Mux_T                 |mux_array_1181                |    35|
|13    |          Mux_mp                |mux_array_1182                |    78|
|14    |        D11                     |D1D2_Generator_106            |    87|
|15    |          Mux_T                 |mux_array_1179                |    21|
|16    |          Mux_mp                |mux_array_1180                |    66|
|17    |        D12                     |D1D2_Generator_107            |    67|
|18    |          Mux_mp                |mux_array_1178                |    67|
|19    |        D13                     |D1D2_Generator_108            |   108|
|20    |          Mux_T                 |mux_array_1176                |    20|
|21    |          Mux_mp                |mux_array_1177                |    88|
|22    |        D14                     |D1D2_Generator_109            |   123|
|23    |          Mux_T                 |mux_array_1174                |    30|
|24    |          Mux_mp                |mux_array_1175                |    93|
|25    |        D15                     |D1D2_Generator_110            |   110|
|26    |          Mux_T                 |mux_array_1172                |    11|
|27    |          Mux_mp                |mux_array_1173                |    99|
|28    |        D16                     |D1D2_Generator_111            |    89|
|29    |          Mux_T                 |mux_array_1170                |    20|
|30    |          Mux_mp                |mux_array_1171                |    69|
|31    |        D17                     |D1D2_Generator_112            |    99|
|32    |          Mux_T                 |mux_array_1168                |    24|
|33    |          Mux_mp                |mux_array_1169                |    75|
|34    |        D19                     |D1D2_Generator_113            |    90|
|35    |          Mux_T                 |mux_array_1166                |    23|
|36    |          Mux_mp                |mux_array_1167                |    67|
|37    |        D2                      |D1D2_Generator_114            |    78|
|38    |          Mux_T                 |mux_array_1164                |    24|
|39    |          Mux_mp                |mux_array_1165                |    54|
|40    |        D20                     |D1D2_Generator_115            |    78|
|41    |          Mux_T                 |mux_array_1162                |    24|
|42    |          Mux_mp                |mux_array_1163                |    54|
|43    |        D21                     |D1D2_Generator_116            |    69|
|44    |          Mux_T                 |mux_array_1160                |    25|
|45    |          Mux_mp                |mux_array_1161                |    44|
|46    |        D22                     |D1D2_Generator_117            |    92|
|47    |          Mux_T                 |mux_array_1158                |    27|
|48    |          Mux_mp                |mux_array_1159                |    65|
|49    |        D23                     |D1D2_Generator_118            |   123|
|50    |          Mux_T                 |mux_array_1156                |    24|
|51    |          Mux_mp                |mux_array_1157                |    99|
|52    |        D24                     |D1D2_Generator_119            |    71|
|53    |          Mux_mp                |mux_array_1155                |    71|
|54    |        D25                     |D1D2_Generator_120            |   104|
|55    |          Mux_T                 |mux_array_1153                |    18|
|56    |          Mux_mp                |mux_array_1154                |    86|
|57    |        D26                     |D1D2_Generator_121            |    74|
|58    |          Mux_T                 |mux_array_1151                |    33|
|59    |          Mux_mp                |mux_array_1152                |    41|
|60    |        D27                     |D1D2_Generator_122            |    31|
|61    |          Mux_T                 |mux_array_1149                |     9|
|62    |          Mux_mp                |mux_array_1150                |    22|
|63    |        D28                     |D1D2_Generator_123            |   113|
|64    |          Mux_T                 |mux_array_1147                |    35|
|65    |          Mux_mp                |mux_array_1148                |    78|
|66    |        D29                     |D1D2_Generator_124            |    87|
|67    |          Mux_T                 |mux_array_1145                |    21|
|68    |          Mux_mp                |mux_array_1146                |    66|
|69    |        D3                      |D1D2_Generator_125            |    69|
|70    |          Mux_T                 |mux_array_1143                |    25|
|71    |          Mux_mp                |mux_array_1144                |    44|
|72    |        D30                     |D1D2_Generator_126            |    67|
|73    |          Mux_mp                |mux_array_1142                |    67|
|74    |        D31                     |D1D2_Generator_127            |   108|
|75    |          Mux_T                 |mux_array_1140                |    20|
|76    |          Mux_mp                |mux_array_1141                |    88|
|77    |        D32                     |D1D2_Generator_128            |   123|
|78    |          Mux_T                 |mux_array_1138                |    30|
|79    |          Mux_mp                |mux_array_1139                |    93|
|80    |        D33                     |D1D2_Generator_129            |   110|
|81    |          Mux_T                 |mux_array_1136                |    11|
|82    |          Mux_mp                |mux_array_1137                |    99|
|83    |        D34                     |D1D2_Generator_130            |    89|
|84    |          Mux_T                 |mux_array_1134                |    20|
|85    |          Mux_mp                |mux_array_1135                |    69|
|86    |        D35                     |D1D2_Generator_131            |    99|
|87    |          Mux_T                 |mux_array_1132                |    24|
|88    |          Mux_mp                |mux_array_1133                |    75|
|89    |        D4                      |D1D2_Generator_132            |    92|
|90    |          Mux_T                 |mux_array_1130                |    27|
|91    |          Mux_mp                |mux_array_1131                |    65|
|92    |        D5                      |D1D2_Generator_133            |   123|
|93    |          Mux_T                 |mux_array_1128                |    24|
|94    |          Mux_mp                |mux_array_1129                |    99|
|95    |        D6                      |D1D2_Generator_134            |    71|
|96    |          Mux_mp                |mux_array_1127                |    71|
|97    |        D7                      |D1D2_Generator_135            |   104|
|98    |          Mux_T                 |mux_array_1125                |    18|
|99    |          Mux_mp                |mux_array_1126                |    86|
|100   |        D8                      |D1D2_Generator_136            |    74|
|101   |          Mux_T                 |mux_array_1123                |    33|
|102   |          Mux_mp                |mux_array_1124                |    41|
|103   |        D9                      |D1D2_Generator_137            |    31|
|104   |          Mux_T                 |mux_array                     |     9|
|105   |          Mux_mp                |mux_array_1122                |    22|
|106   |        slot0                   |generic_slot                  |   700|
|107   |          CH                    |Configuration_Handler_1100    |    22|
|108   |            FF0                 |FF_1118                       |     2|
|109   |            FF3                 |FF_1119                       |     2|
|110   |            FF4                 |FF_1120                       |     1|
|111   |            FF5                 |FF_1121                       |    10|
|112   |          carrier_generator     |CG_1101                       |   219|
|113   |          transition_handler    |TH_1102                       |   273|
|114   |            DtoU                |DtoU_right_1103               |    58|
|115   |              add2              |adder_1114                    |     1|
|116   |              comp1             |comparator_14bit_1115         |     4|
|117   |              comp2             |comparator_14bit_1116         |     4|
|118   |              multiplier        |multiplier_cg_1117            |    41|
|119   |            UtoD                |UtoD_left_1104                |   102|
|120   |              comp1             |comparator_14bit_1110         |     4|
|121   |              comp2             |comparator_14bit_1111         |     4|
|122   |              multiplier        |multiplier_cg_1112            |    82|
|123   |              sub1              |subtractor_1113               |     4|
|124   |            cnt_M               |cnt_M_cg_1105                 |     9|
|125   |            standard_transition |ST_UD_1106                    |    66|
|126   |              add_sub           |add_sub_st_1107               |     4|
|127   |              d_st              |delta_st_1108                 |    15|
|128   |              multi             |multiplier_cg_1109            |     1|
|129   |        slot1                   |generic_slot_138              |   781|
|130   |          CH                    |Configuration_Handler_1075    |    33|
|131   |            FF0                 |FF_1094                       |     2|
|132   |            FF3                 |FF_1095                       |     2|
|133   |            FF4                 |FF_1096                       |     1|
|134   |            FF5                 |FF_1097                       |     7|
|135   |            reg1                |reg_nbit__parameterized2_1098 |    10|
|136   |            reg2                |reg_nbit__parameterized2_1099 |     4|
|137   |          carrier_generator     |CG_1076                       |   229|
|138   |          transition_handler    |TH_1077                       |   275|
|139   |            DtoU                |DtoU_right_1078               |    67|
|140   |              add1              |adder_1089                    |     1|
|141   |              add2              |adder_1090                    |     1|
|142   |              comp1             |comparator_14bit_1091         |     7|
|143   |              comp2             |comparator_14bit_1092         |     7|
|144   |              multiplier        |multiplier_cg_1093            |    41|
|145   |            UtoD                |UtoD_left_1079                |   109|
|146   |              comp1             |comparator_14bit_1085         |     7|
|147   |              comp2             |comparator_14bit_1086         |     6|
|148   |              multiplier        |multiplier_cg_1087            |    82|
|149   |              sub1              |subtractor_1088               |     4|
|150   |            cnt_M               |cnt_M_cg_1080                 |     9|
|151   |            standard_transition |ST_UD_1081                    |    78|
|152   |              add_sub           |add_sub_st_1082               |     4|
|153   |              d_st              |delta_st_1083                 |    10|
|154   |              multi             |multiplier_cg_1084            |     1|
|155   |        slot10                  |generic_slot_139              |   911|
|156   |          CH                    |Configuration_Handler_1048    |    49|
|157   |            FF0                 |FF_1069                       |     2|
|158   |            FF3                 |FF_1070                       |     2|
|159   |            FF4                 |FF_1071                       |     1|
|160   |            FF5                 |FF_1072                       |     7|
|161   |            reg1                |reg_nbit__parameterized2_1073 |    29|
|162   |            reg2                |reg_nbit__parameterized2_1074 |     2|
|163   |          carrier_generator     |CG_1049                       |   250|
|164   |          transition_handler    |TH_1050                       |   348|
|165   |            DtoU                |DtoU_right_1051               |    87|
|166   |              add2              |adder_1064                    |     1|
|167   |              comp1             |comparator_14bit_1065         |     7|
|168   |              comp2             |comparator_14bit_1066         |     7|
|169   |              multiplier        |multiplier_cg_1067            |    58|
|170   |              sub               |subtractor_1068               |     4|
|171   |            TT                  |Transition_type_1052          |     8|
|172   |            UtoD                |UtoD_left_1053                |   126|
|173   |              add2              |adder_1059                    |     1|
|174   |              comp1             |comparator_14bit_1060         |     7|
|175   |              comp2             |comparator_14bit_1061         |     4|
|176   |              multiplier        |multiplier_cg_1062            |   100|
|177   |              sub1              |subtractor_1063               |     4|
|178   |            cnt_M               |cnt_M_cg_1054                 |     9|
|179   |            standard_transition |ST_UD_1055                    |   106|
|180   |              add_sub           |add_sub_st_1056               |     8|
|181   |              d_st              |delta_st_1057                 |    30|
|182   |              multi             |multiplier_cg_1058            |     6|
|183   |        slot11                  |generic_slot_140              |   903|
|184   |          CH                    |Configuration_Handler_1021    |    40|
|185   |            FF0                 |FF_1042                       |     2|
|186   |            FF3                 |FF_1043                       |     2|
|187   |            FF4                 |FF_1044                       |     1|
|188   |            FF5                 |FF_1045                       |     4|
|189   |            reg1                |reg_nbit__parameterized2_1046 |    22|
|190   |            reg2                |reg_nbit__parameterized2_1047 |     3|
|191   |          carrier_generator     |CG_1022                       |   250|
|192   |          transition_handler    |TH_1023                       |   354|
|193   |            DtoU                |DtoU_right_1024               |    88|
|194   |              add2              |adder_1037                    |     1|
|195   |              comp1             |comparator_14bit_1038         |     8|
|196   |              comp2             |comparator_14bit_1039         |     7|
|197   |              multiplier        |multiplier_cg_1040            |    58|
|198   |              sub               |subtractor_1041               |     4|
|199   |            TT                  |Transition_type_1025          |     8|
|200   |            UtoD                |UtoD_left_1026                |   132|
|201   |              add2              |adder_1032                    |     1|
|202   |              comp1             |comparator_14bit_1033         |     7|
|203   |              comp2             |comparator_14bit_1034         |     9|
|204   |              multiplier        |multiplier_cg_1035            |   101|
|205   |              sub1              |subtractor_1036               |     4|
|206   |            cnt_M               |cnt_M_cg_1027                 |     9|
|207   |            standard_transition |ST_UD_1028                    |   105|
|208   |              add_sub           |add_sub_st_1029               |     8|
|209   |              d_st              |delta_st_1030                 |    29|
|210   |              multi             |multiplier_cg_1031            |     6|
|211   |        slot12                  |generic_slot_141              |   892|
|212   |          CH                    |Configuration_Handler_995     |    23|
|213   |            FF0                 |FF_1016                       |     2|
|214   |            FF3                 |FF_1017                       |     2|
|215   |            FF4                 |FF_1018                       |     1|
|216   |            FF5                 |FF_1019                       |     4|
|217   |            reg1                |reg_nbit__parameterized2_1020 |     8|
|218   |          carrier_generator     |CG_996                        |   250|
|219   |          transition_handler    |TH_997                        |   360|
|220   |            DtoU                |DtoU_right_998                |    85|
|221   |              add2              |adder_1011                    |     1|
|222   |              comp1             |comparator_14bit_1012         |     7|
|223   |              comp2             |comparator_14bit_1013         |     4|
|224   |              multiplier        |multiplier_cg_1014            |    60|
|225   |              sub               |subtractor_1015               |     4|
|226   |            TT                  |Transition_type_999           |     8|
|227   |            UtoD                |UtoD_left_1000                |   128|
|228   |              add2              |adder_1006                    |     1|
|229   |              comp1             |comparator_14bit_1007         |     7|
|230   |              comp2             |comparator_14bit_1008         |     7|
|231   |              multiplier        |multiplier_cg_1009            |    99|
|232   |              sub1              |subtractor_1010               |     4|
|233   |            cnt_M               |cnt_M_cg_1001                 |     9|
|234   |            standard_transition |ST_UD_1002                    |   112|
|235   |              add_sub           |add_sub_st_1003               |     8|
|236   |              d_st              |delta_st_1004                 |    33|
|237   |              multi             |multiplier_cg_1005            |     9|
|238   |        slot13                  |generic_slot_142              |   934|
|239   |          CH                    |Configuration_Handler_967     |    61|
|240   |            FF0                 |FF_989                        |     2|
|241   |            FF3                 |FF_990                        |     2|
|242   |            FF4                 |FF_991                        |     1|
|243   |            FF5                 |FF_992                        |     4|
|244   |            reg1                |reg_nbit__parameterized2_993  |    40|
|245   |            reg2                |reg_nbit__parameterized2_994  |     6|
|246   |          carrier_generator     |CG_968                        |   250|
|247   |          transition_handler    |TH_969                        |   351|
|248   |            DtoU                |DtoU_right_970                |    88|
|249   |              add1              |adder_983                     |     2|
|250   |              add2              |adder_984                     |     1|
|251   |              comp1             |comparator_14bit_985          |     7|
|252   |              comp2             |comparator_14bit_986          |     7|
|253   |              multiplier        |multiplier_cg_987             |    57|
|254   |              sub               |subtractor_988                |     4|
|255   |            TT                  |Transition_type_971           |     8|
|256   |            UtoD                |UtoD_left_972                 |   131|
|257   |              add2              |adder_978                     |     1|
|258   |              comp1             |comparator_14bit_979          |     7|
|259   |              comp2             |comparator_14bit_980          |     7|
|260   |              multiplier        |multiplier_cg_981             |   102|
|261   |              sub1              |subtractor_982                |     4|
|262   |            cnt_M               |cnt_M_cg_973                  |     9|
|263   |            standard_transition |ST_UD_974                     |   103|
|264   |              add_sub           |add_sub_st_975                |     8|
|265   |              d_st              |delta_st_976                  |    29|
|266   |              multi             |multiplier_cg_977             |     4|
|267   |        slot14                  |generic_slot_143              |   907|
|268   |          CH                    |Configuration_Handler_938     |    32|
|269   |            FF0                 |FF_961                        |     2|
|270   |            FF3                 |FF_962                        |     2|
|271   |            FF4                 |FF_963                        |     1|
|272   |            FF5                 |FF_964                        |     8|
|273   |            reg1                |reg_nbit__parameterized2_965  |    10|
|274   |            reg2                |reg_nbit__parameterized2_966  |     3|
|275   |          carrier_generator     |CG_939                        |   250|
|276   |          transition_handler    |TH_940                        |   355|
|277   |            DtoU                |DtoU_right_941                |    89|
|278   |              add1              |adder_955                     |     1|
|279   |              add2              |adder_956                     |     1|
|280   |              comp1             |comparator_14bit_957          |     7|
|281   |              comp2             |comparator_14bit_958          |     9|
|282   |              multiplier        |multiplier_cg_959             |    57|
|283   |              sub               |subtractor_960                |     4|
|284   |            TT                  |Transition_type_942           |     8|
|285   |            UtoD                |UtoD_left_943                 |   133|
|286   |              add1              |adder_949                     |     1|
|287   |              add2              |adder_950                     |     1|
|288   |              comp1             |comparator_14bit_951          |     7|
|289   |              comp2             |comparator_14bit_952          |     4|
|290   |              multiplier        |multiplier_cg_953             |   106|
|291   |              sub1              |subtractor_954                |     4|
|292   |            cnt_M               |cnt_M_cg_944                  |     9|
|293   |            standard_transition |ST_UD_945                     |   104|
|294   |              add_sub           |add_sub_st_946                |     8|
|295   |              d_st              |delta_st_947                  |    29|
|296   |              multi             |multiplier_cg_948             |     5|
|297   |        slot15                  |generic_slot_144              |   856|
|298   |          CH                    |Configuration_Handler_911     |    26|
|299   |            FF0                 |FF_932                        |     2|
|300   |            FF3                 |FF_933                        |     2|
|301   |            FF4                 |FF_934                        |     1|
|302   |            FF5                 |FF_935                        |     4|
|303   |            reg1                |reg_nbit__parameterized2_936  |    10|
|304   |            reg2                |reg_nbit__parameterized2_937  |     1|
|305   |          carrier_generator     |CG_912                        |   250|
|306   |          transition_handler    |TH_913                        |   344|
|307   |            DtoU                |DtoU_right_914                |    90|
|308   |              add2              |adder_927                     |     1|
|309   |              comp1             |comparator_14bit_928          |     7|
|310   |              comp2             |comparator_14bit_929          |     7|
|311   |              multiplier        |multiplier_cg_930             |    61|
|312   |              sub               |subtractor_931                |     4|
|313   |            TT                  |Transition_type_915           |     8|
|314   |            UtoD                |UtoD_left_916                 |   119|
|315   |              add2              |adder_922                     |     1|
|316   |              comp1             |comparator_14bit_923          |     7|
|317   |              comp2             |comparator_14bit_924          |     7|
|318   |              multiplier        |multiplier_cg_925             |    90|
|319   |              sub1              |subtractor_926                |     4|
|320   |            cnt_M               |cnt_M_cg_917                  |     9|
|321   |            standard_transition |ST_UD_918                     |   106|
|322   |              add_sub           |add_sub_st_919                |     8|
|323   |              d_st              |delta_st_920                  |    29|
|324   |              multi             |multiplier_cg_921             |     7|
|325   |        slot16                  |generic_slot_145              |   863|
|326   |          CH                    |Configuration_Handler_882     |    38|
|327   |            FF0                 |FF_905                        |     2|
|328   |            FF3                 |FF_906                        |     2|
|329   |            FF4                 |FF_907                        |     1|
|330   |            FF5                 |FF_908                        |     8|
|331   |            reg1                |reg_nbit__parameterized2_909  |    11|
|332   |            reg2                |reg_nbit__parameterized2_910  |     5|
|333   |          carrier_generator     |CG_883                        |   249|
|334   |          transition_handler    |TH_884                        |   313|
|335   |            DtoU                |DtoU_right_885                |    91|
|336   |              add1              |adder_899                     |     1|
|337   |              add2              |adder_900                     |     1|
|338   |              comp1             |comparator_14bit_901          |     8|
|339   |              comp2             |comparator_14bit_902          |     9|
|340   |              multiplier        |multiplier_cg_903             |    58|
|341   |              sub               |subtractor_904                |     4|
|342   |            TT                  |Transition_type_886           |     1|
|343   |            UtoD                |UtoD_left_887                 |   122|
|344   |              add1              |adder_893                     |     1|
|345   |              add2              |adder_894                     |     1|
|346   |              comp1             |comparator_14bit_895          |     8|
|347   |              comp2             |comparator_14bit_896          |     4|
|348   |              multiplier        |multiplier_cg_897             |    94|
|349   |              sub1              |subtractor_898                |     4|
|350   |            cnt_M               |cnt_M_cg_888                  |     9|
|351   |            standard_transition |ST_UD_889                     |    75|
|352   |              add_sub           |add_sub_st_890                |     8|
|353   |              d_st              |delta_st_891                  |    10|
|354   |              multi             |multiplier_cg_892             |     3|
|355   |        slot17                  |generic_slot_146              |   870|
|356   |          CH                    |Configuration_Handler_855     |    31|
|357   |            FF0                 |FF_876                        |     2|
|358   |            FF3                 |FF_877                        |     2|
|359   |            FF4                 |FF_878                        |     1|
|360   |            FF5                 |FF_879                        |     4|
|361   |            reg1                |reg_nbit__parameterized2_880  |     9|
|362   |            reg2                |reg_nbit__parameterized2_881  |     4|
|363   |          carrier_generator     |CG_856                        |   249|
|364   |          transition_handler    |TH_857                        |   324|
|365   |            DtoU                |DtoU_right_858                |    89|
|366   |              add2              |adder_871                     |     1|
|367   |              comp1             |comparator_14bit_872          |     7|
|368   |              comp2             |comparator_14bit_873          |     9|
|369   |              multiplier        |multiplier_cg_874             |    58|
|370   |              sub               |subtractor_875                |     4|
|371   |            TT                  |Transition_type_859           |     1|
|372   |            UtoD                |UtoD_left_860                 |   129|
|373   |              add2              |adder_866                     |     1|
|374   |              comp1             |comparator_14bit_867          |     8|
|375   |              comp2             |comparator_14bit_868          |     7|
|376   |              multiplier        |multiplier_cg_869             |    99|
|377   |              sub1              |subtractor_870                |     4|
|378   |            cnt_M               |cnt_M_cg_861                  |     9|
|379   |            standard_transition |ST_UD_862                     |    81|
|380   |              add_sub           |add_sub_st_863                |     8|
|381   |              d_st              |delta_st_864                  |    12|
|382   |              multi             |multiplier_cg_865             |     3|
|383   |        slot18                  |generic_slot_147              |   700|
|384   |          CH                    |Configuration_Handler_833     |    22|
|385   |            FF0                 |FF_851                        |     2|
|386   |            FF3                 |FF_852                        |     2|
|387   |            FF4                 |FF_853                        |     1|
|388   |            FF5                 |FF_854                        |    10|
|389   |          carrier_generator     |CG_834                        |   219|
|390   |          transition_handler    |TH_835                        |   273|
|391   |            DtoU                |DtoU_right_836                |    58|
|392   |              add2              |adder_847                     |     1|
|393   |              comp1             |comparator_14bit_848          |     4|
|394   |              comp2             |comparator_14bit_849          |     4|
|395   |              multiplier        |multiplier_cg_850             |    41|
|396   |            UtoD                |UtoD_left_837                 |   102|
|397   |              comp1             |comparator_14bit_843          |     4|
|398   |              comp2             |comparator_14bit_844          |     4|
|399   |              multiplier        |multiplier_cg_845             |    82|
|400   |              sub1              |subtractor_846                |     4|
|401   |            cnt_M               |cnt_M_cg_838                  |     9|
|402   |            standard_transition |ST_UD_839                     |    66|
|403   |              add_sub           |add_sub_st_840                |     4|
|404   |              d_st              |delta_st_841                  |    15|
|405   |              multi             |multiplier_cg_842             |     1|
|406   |        slot19                  |generic_slot_148              |   781|
|407   |          CH                    |Configuration_Handler_808     |    33|
|408   |            FF0                 |FF_827                        |     2|
|409   |            FF3                 |FF_828                        |     2|
|410   |            FF4                 |FF_829                        |     1|
|411   |            FF5                 |FF_830                        |     7|
|412   |            reg1                |reg_nbit__parameterized2_831  |    10|
|413   |            reg2                |reg_nbit__parameterized2_832  |     4|
|414   |          carrier_generator     |CG_809                        |   229|
|415   |          transition_handler    |TH_810                        |   275|
|416   |            DtoU                |DtoU_right_811                |    67|
|417   |              add1              |adder_822                     |     1|
|418   |              add2              |adder_823                     |     1|
|419   |              comp1             |comparator_14bit_824          |     7|
|420   |              comp2             |comparator_14bit_825          |     7|
|421   |              multiplier        |multiplier_cg_826             |    41|
|422   |            UtoD                |UtoD_left_812                 |   109|
|423   |              comp1             |comparator_14bit_818          |     7|
|424   |              comp2             |comparator_14bit_819          |     6|
|425   |              multiplier        |multiplier_cg_820             |    82|
|426   |              sub1              |subtractor_821                |     4|
|427   |            cnt_M               |cnt_M_cg_813                  |     9|
|428   |            standard_transition |ST_UD_814                     |    78|
|429   |              add_sub           |add_sub_st_815                |     4|
|430   |              d_st              |delta_st_816                  |    10|
|431   |              multi             |multiplier_cg_817             |     1|
|432   |        slot2                   |generic_slot_149              |   768|
|433   |          CH                    |Configuration_Handler_783     |    36|
|434   |            FF0                 |FF_802                        |     2|
|435   |            FF3                 |FF_803                        |     2|
|436   |            FF4                 |FF_804                        |     1|
|437   |            FF5                 |FF_805                        |     9|
|438   |            reg1                |reg_nbit__parameterized2_806  |    11|
|439   |            reg2                |reg_nbit__parameterized2_807  |     4|
|440   |          carrier_generator     |CG_784                        |   227|
|441   |          transition_handler    |TH_785                        |   271|
|442   |            DtoU                |DtoU_right_786                |    68|
|443   |              add2              |adder_798                     |     1|
|444   |              comp1             |comparator_14bit_799          |     8|
|445   |              comp2             |comparator_14bit_800          |     8|
|446   |              multiplier        |multiplier_cg_801             |    41|
|447   |            UtoD                |UtoD_left_787                 |   109|
|448   |              add1              |adder_793                     |     1|
|449   |              comp1             |comparator_14bit_794          |     8|
|450   |              comp2             |comparator_14bit_795          |     4|
|451   |              multiplier        |multiplier_cg_796             |    82|
|452   |              sub1              |subtractor_797                |     4|
|453   |            cnt_M               |cnt_M_cg_788                  |     9|
|454   |            standard_transition |ST_UD_789                     |    73|
|455   |              add_sub           |add_sub_st_790                |     4|
|456   |              d_st              |delta_st_791                  |     8|
|457   |              multi             |multiplier_cg_792             |     2|
|458   |        slot20                  |generic_slot_150              |   768|
|459   |          CH                    |Configuration_Handler_758     |    36|
|460   |            FF0                 |FF_777                        |     2|
|461   |            FF3                 |FF_778                        |     2|
|462   |            FF4                 |FF_779                        |     1|
|463   |            FF5                 |FF_780                        |     9|
|464   |            reg1                |reg_nbit__parameterized2_781  |    11|
|465   |            reg2                |reg_nbit__parameterized2_782  |     4|
|466   |          carrier_generator     |CG_759                        |   227|
|467   |          transition_handler    |TH_760                        |   271|
|468   |            DtoU                |DtoU_right_761                |    68|
|469   |              add2              |adder_773                     |     1|
|470   |              comp1             |comparator_14bit_774          |     8|
|471   |              comp2             |comparator_14bit_775          |     8|
|472   |              multiplier        |multiplier_cg_776             |    41|
|473   |            UtoD                |UtoD_left_762                 |   109|
|474   |              add1              |adder_768                     |     1|
|475   |              comp1             |comparator_14bit_769          |     8|
|476   |              comp2             |comparator_14bit_770          |     4|
|477   |              multiplier        |multiplier_cg_771             |    82|
|478   |              sub1              |subtractor_772                |     4|
|479   |            cnt_M               |cnt_M_cg_763                  |     9|
|480   |            standard_transition |ST_UD_764                     |    73|
|481   |              add_sub           |add_sub_st_765                |     4|
|482   |              d_st              |delta_st_766                  |     8|
|483   |              multi             |multiplier_cg_767             |     2|
|484   |        slot21                  |generic_slot_151              |   759|
|485   |          CH                    |Configuration_Handler_733     |    26|
|486   |            FF0                 |FF_752                        |     2|
|487   |            FF3                 |FF_753                        |     2|
|488   |            FF4                 |FF_754                        |     1|
|489   |            FF5                 |FF_755                        |     7|
|490   |            reg1                |reg_nbit__parameterized2_756  |     6|
|491   |            reg2                |reg_nbit__parameterized2_757  |     1|
|492   |          carrier_generator     |CG_734                        |   223|
|493   |          transition_handler    |TH_735                        |   282|
|494   |            DtoU                |DtoU_right_736                |    69|
|495   |              add2              |adder_748                     |     1|
|496   |              comp1             |comparator_14bit_749          |     7|
|497   |              comp2             |comparator_14bit_750          |    10|
|498   |              multiplier        |multiplier_cg_751             |    41|
|499   |            UtoD                |UtoD_left_737                 |   111|
|500   |              add1              |adder_743                     |     3|
|501   |              comp1             |comparator_14bit_744          |     8|
|502   |              comp2             |comparator_14bit_745          |     4|
|503   |              multiplier        |multiplier_cg_746             |    82|
|504   |              sub1              |subtractor_747                |     4|
|505   |            cnt_M               |cnt_M_cg_738                  |     9|
|506   |            standard_transition |ST_UD_739                     |    81|
|507   |              add_sub           |add_sub_st_740                |     4|
|508   |              d_st              |delta_st_741                  |    12|
|509   |              multi             |multiplier_cg_742             |     2|
|510   |        slot22                  |generic_slot_152              |   932|
|511   |          CH                    |Configuration_Handler_704     |    63|
|512   |            FF0                 |FF_727                        |     2|
|513   |            FF3                 |FF_728                        |     2|
|514   |            FF4                 |FF_729                        |     1|
|515   |            FF5                 |FF_730                        |     7|
|516   |            reg1                |reg_nbit__parameterized2_731  |    39|
|517   |            reg2                |reg_nbit__parameterized2_732  |     4|
|518   |          carrier_generator     |CG_705                        |   250|
|519   |          transition_handler    |TH_706                        |   352|
|520   |            DtoU                |DtoU_right_707                |    88|
|521   |              add1              |adder_721                     |     1|
|522   |              add2              |adder_722                     |     1|
|523   |              comp1             |comparator_14bit_723          |     7|
|524   |              comp2             |comparator_14bit_724          |     8|
|525   |              multiplier        |multiplier_cg_725             |    57|
|526   |              sub               |subtractor_726                |     4|
|527   |            TT                  |Transition_type_708           |     1|
|528   |            UtoD                |UtoD_left_709                 |   138|
|529   |              add1              |adder_715                     |     1|
|530   |              add2              |adder_716                     |     1|
|531   |              comp1             |comparator_14bit_717          |     7|
|532   |              comp2             |comparator_14bit_718          |     6|
|533   |              multiplier        |multiplier_cg_719             |   109|
|534   |              sub1              |subtractor_720                |     4|
|535   |            cnt_M               |cnt_M_cg_710                  |     9|
|536   |            standard_transition |ST_UD_711                     |   102|
|537   |              add_sub           |add_sub_st_712                |     8|
|538   |              d_st              |delta_st_713                  |    28|
|539   |              multi             |multiplier_cg_714             |     6|
|540   |        slot23                  |generic_slot_153              |   888|
|541   |          CH                    |Configuration_Handler_677     |    33|
|542   |            FF0                 |FF_698                        |     2|
|543   |            FF3                 |FF_699                        |     2|
|544   |            FF4                 |FF_700                        |     1|
|545   |            FF5                 |FF_701                        |     7|
|546   |            reg1                |reg_nbit__parameterized2_702  |     8|
|547   |            reg2                |reg_nbit__parameterized2_703  |     5|
|548   |          carrier_generator     |CG_678                        |   250|
|549   |          transition_handler    |TH_679                        |   342|
|550   |            DtoU                |DtoU_right_680                |    86|
|551   |              add2              |adder_693                     |     1|
|552   |              comp1             |comparator_14bit_694          |     7|
|553   |              comp2             |comparator_14bit_695          |     7|
|554   |              multiplier        |multiplier_cg_696             |    57|
|555   |              sub               |subtractor_697                |     4|
|556   |            TT                  |Transition_type_681           |     1|
|557   |            UtoD                |UtoD_left_682                 |   131|
|558   |              add2              |adder_688                     |     1|
|559   |              comp1             |comparator_14bit_689          |     7|
|560   |              comp2             |comparator_14bit_690          |     4|
|561   |              multiplier        |multiplier_cg_691             |   105|
|562   |              sub1              |subtractor_692                |     4|
|563   |            cnt_M               |cnt_M_cg_683                  |     9|
|564   |            standard_transition |ST_UD_684                     |   101|
|565   |              add_sub           |add_sub_st_685                |     8|
|566   |              d_st              |delta_st_686                  |    27|
|567   |              multi             |multiplier_cg_687             |     6|
|568   |        slot24                  |generic_slot_154              |   891|
|569   |          CH                    |Configuration_Handler_651     |    38|
|570   |            FF0                 |FF_672                        |     2|
|571   |            FF3                 |FF_673                        |     2|
|572   |            FF4                 |FF_674                        |     1|
|573   |            FF5                 |FF_675                        |     4|
|574   |            reg1                |reg_nbit__parameterized2_676  |    21|
|575   |          carrier_generator     |CG_652                        |   250|
|576   |          transition_handler    |TH_653                        |   355|
|577   |            DtoU                |DtoU_right_654                |    85|
|578   |              add2              |adder_667                     |     1|
|579   |              comp1             |comparator_14bit_668          |     7|
|580   |              comp2             |comparator_14bit_669          |     4|
|581   |              multiplier        |multiplier_cg_670             |    60|
|582   |              sub               |subtractor_671                |     4|
|583   |            TT                  |Transition_type_655           |     1|
|584   |            UtoD                |UtoD_left_656                 |   132|
|585   |              add2              |adder_662                     |     1|
|586   |              comp1             |comparator_14bit_663          |     7|
|587   |              comp2             |comparator_14bit_664          |     8|
|588   |              multiplier        |multiplier_cg_665             |   102|
|589   |              sub1              |subtractor_666                |     4|
|590   |            cnt_M               |cnt_M_cg_657                  |     9|
|591   |            standard_transition |ST_UD_658                     |   108|
|592   |              add_sub           |add_sub_st_659                |     8|
|593   |              d_st              |delta_st_660                  |    32|
|594   |              multi             |multiplier_cg_661             |     8|
|595   |        slot25                  |generic_slot_155              |   913|
|596   |          CH                    |Configuration_Handler_622     |    41|
|597   |            FF0                 |FF_645                        |     2|
|598   |            FF3                 |FF_646                        |     2|
|599   |            FF4                 |FF_647                        |     1|
|600   |            FF5                 |FF_648                        |     7|
|601   |            reg1                |reg_nbit__parameterized2_649  |    17|
|602   |            reg2                |reg_nbit__parameterized2_650  |     4|
|603   |          carrier_generator     |CG_623                        |   250|
|604   |          transition_handler    |TH_624                        |   352|
|605   |            DtoU                |DtoU_right_625                |    89|
|606   |              add1              |adder_639                     |     1|
|607   |              add2              |adder_640                     |     1|
|608   |              comp1             |comparator_14bit_641          |     7|
|609   |              comp2             |comparator_14bit_642          |     9|
|610   |              multiplier        |multiplier_cg_643             |    57|
|611   |              sub               |subtractor_644                |     4|
|612   |            TT                  |Transition_type_626           |     1|
|613   |            UtoD                |UtoD_left_627                 |   137|
|614   |              add1              |adder_633                     |     1|
|615   |              add2              |adder_634                     |     1|
|616   |              comp1             |comparator_14bit_635          |     8|
|617   |              comp2             |comparator_14bit_636          |     4|
|618   |              multiplier        |multiplier_cg_637             |   109|
|619   |              sub1              |subtractor_638                |     4|
|620   |            cnt_M               |cnt_M_cg_628                  |     9|
|621   |            standard_transition |ST_UD_629                     |   102|
|622   |              add_sub           |add_sub_st_630                |     8|
|623   |              d_st              |delta_st_631                  |    28|
|624   |              multi             |multiplier_cg_632             |     6|
|625   |        slot26                  |generic_slot_156              |   948|
|626   |          CH                    |Configuration_Handler_595     |    75|
|627   |            FF0                 |FF_616                        |     2|
|628   |            FF3                 |FF_617                        |     2|
|629   |            FF4                 |FF_618                        |     1|
|630   |            FF5                 |FF_619                        |     4|
|631   |            reg1                |reg_nbit__parameterized2_620  |    53|
|632   |            reg2                |reg_nbit__parameterized2_621  |     7|
|633   |          carrier_generator     |CG_596                        |   250|
|634   |          transition_handler    |TH_597                        |   351|
|635   |            DtoU                |DtoU_right_598                |    86|
|636   |              add2              |adder_611                     |     1|
|637   |              comp1             |comparator_14bit_612          |     7|
|638   |              comp2             |comparator_14bit_613          |     7|
|639   |              multiplier        |multiplier_cg_614             |    57|
|640   |              sub               |subtractor_615                |     4|
|641   |            TT                  |Transition_type_599           |     8|
|642   |            UtoD                |UtoD_left_600                 |   130|
|643   |              add2              |adder_606                     |     1|
|644   |              comp1             |comparator_14bit_607          |     7|
|645   |              comp2             |comparator_14bit_608          |     7|
|646   |              multiplier        |multiplier_cg_609             |   101|
|647   |              sub1              |subtractor_610                |     4|
|648   |            cnt_M               |cnt_M_cg_601                  |     9|
|649   |            standard_transition |ST_UD_602                     |   106|
|650   |              add_sub           |add_sub_st_603                |     8|
|651   |              d_st              |delta_st_604                  |    29|
|652   |              multi             |multiplier_cg_605             |     7|
|653   |        slot27                  |generic_slot_157              |   879|
|654   |          CH                    |Configuration_Handler_568     |    34|
|655   |            FF0                 |FF_589                        |     2|
|656   |            FF3                 |FF_590                        |     2|
|657   |            FF4                 |FF_591                        |     1|
|658   |            FF5                 |FF_592                        |     5|
|659   |            reg1                |reg_nbit__parameterized2_593  |     8|
|660   |            reg2                |reg_nbit__parameterized2_594  |    10|
|661   |          carrier_generator     |CG_569                        |   250|
|662   |          transition_handler    |TH_570                        |   346|
|663   |            DtoU                |DtoU_right_571                |    98|
|664   |              add2              |adder_584                     |     5|
|665   |              comp1             |comparator_14bit_585          |     8|
|666   |              comp2             |comparator_14bit_586          |    10|
|667   |              multiplier        |multiplier_cg_587             |    61|
|668   |              sub               |subtractor_588                |     4|
|669   |            TT                  |Transition_type_572           |     8|
|670   |            UtoD                |UtoD_left_573                 |   118|
|671   |              add2              |adder_579                     |     1|
|672   |              comp1             |comparator_14bit_580          |     8|
|673   |              comp2             |comparator_14bit_581          |     5|
|674   |              multiplier        |multiplier_cg_582             |    90|
|675   |              sub1              |subtractor_583                |     4|
|676   |            cnt_M               |cnt_M_cg_574                  |     9|
|677   |            standard_transition |ST_UD_575                     |   101|
|678   |              add_sub           |add_sub_st_576                |     8|
|679   |              d_st              |delta_st_577                  |    25|
|680   |              multi             |multiplier_cg_578             |    10|
|681   |        slot28                  |generic_slot_158              |   911|
|682   |          CH                    |Configuration_Handler_541     |    49|
|683   |            FF0                 |FF_562                        |     2|
|684   |            FF3                 |FF_563                        |     2|
|685   |            FF4                 |FF_564                        |     1|
|686   |            FF5                 |FF_565                        |     7|
|687   |            reg1                |reg_nbit__parameterized2_566  |    29|
|688   |            reg2                |reg_nbit__parameterized2_567  |     2|
|689   |          carrier_generator     |CG_542                        |   250|
|690   |          transition_handler    |TH_543                        |   348|
|691   |            DtoU                |DtoU_right_544                |    87|
|692   |              add2              |adder_557                     |     1|
|693   |              comp1             |comparator_14bit_558          |     7|
|694   |              comp2             |comparator_14bit_559          |     7|
|695   |              multiplier        |multiplier_cg_560             |    58|
|696   |              sub               |subtractor_561                |     4|
|697   |            TT                  |Transition_type_545           |     8|
|698   |            UtoD                |UtoD_left_546                 |   126|
|699   |              add2              |adder_552                     |     1|
|700   |              comp1             |comparator_14bit_553          |     7|
|701   |              comp2             |comparator_14bit_554          |     4|
|702   |              multiplier        |multiplier_cg_555             |   100|
|703   |              sub1              |subtractor_556                |     4|
|704   |            cnt_M               |cnt_M_cg_547                  |     9|
|705   |            standard_transition |ST_UD_548                     |   106|
|706   |              add_sub           |add_sub_st_549                |     8|
|707   |              d_st              |delta_st_550                  |    30|
|708   |              multi             |multiplier_cg_551             |     6|
|709   |        slot29                  |generic_slot_159              |   903|
|710   |          CH                    |Configuration_Handler_514     |    40|
|711   |            FF0                 |FF_535                        |     2|
|712   |            FF3                 |FF_536                        |     2|
|713   |            FF4                 |FF_537                        |     1|
|714   |            FF5                 |FF_538                        |     4|
|715   |            reg1                |reg_nbit__parameterized2_539  |    22|
|716   |            reg2                |reg_nbit__parameterized2_540  |     3|
|717   |          carrier_generator     |CG_515                        |   250|
|718   |          transition_handler    |TH_516                        |   354|
|719   |            DtoU                |DtoU_right_517                |    88|
|720   |              add2              |adder_530                     |     1|
|721   |              comp1             |comparator_14bit_531          |     8|
|722   |              comp2             |comparator_14bit_532          |     7|
|723   |              multiplier        |multiplier_cg_533             |    58|
|724   |              sub               |subtractor_534                |     4|
|725   |            TT                  |Transition_type_518           |     8|
|726   |            UtoD                |UtoD_left_519                 |   132|
|727   |              add2              |adder_525                     |     1|
|728   |              comp1             |comparator_14bit_526          |     7|
|729   |              comp2             |comparator_14bit_527          |     9|
|730   |              multiplier        |multiplier_cg_528             |   101|
|731   |              sub1              |subtractor_529                |     4|
|732   |            cnt_M               |cnt_M_cg_520                  |     9|
|733   |            standard_transition |ST_UD_521                     |   105|
|734   |              add_sub           |add_sub_st_522                |     8|
|735   |              d_st              |delta_st_523                  |    29|
|736   |              multi             |multiplier_cg_524             |     6|
|737   |        slot3                   |generic_slot_160              |   759|
|738   |          CH                    |Configuration_Handler_489     |    26|
|739   |            FF0                 |FF_508                        |     2|
|740   |            FF3                 |FF_509                        |     2|
|741   |            FF4                 |FF_510                        |     1|
|742   |            FF5                 |FF_511                        |     7|
|743   |            reg1                |reg_nbit__parameterized2_512  |     6|
|744   |            reg2                |reg_nbit__parameterized2_513  |     1|
|745   |          carrier_generator     |CG_490                        |   223|
|746   |          transition_handler    |TH_491                        |   282|
|747   |            DtoU                |DtoU_right_492                |    69|
|748   |              add2              |adder_504                     |     1|
|749   |              comp1             |comparator_14bit_505          |     7|
|750   |              comp2             |comparator_14bit_506          |    10|
|751   |              multiplier        |multiplier_cg_507             |    41|
|752   |            UtoD                |UtoD_left_493                 |   111|
|753   |              add1              |adder_499                     |     3|
|754   |              comp1             |comparator_14bit_500          |     8|
|755   |              comp2             |comparator_14bit_501          |     4|
|756   |              multiplier        |multiplier_cg_502             |    82|
|757   |              sub1              |subtractor_503                |     4|
|758   |            cnt_M               |cnt_M_cg_494                  |     9|
|759   |            standard_transition |ST_UD_495                     |    81|
|760   |              add_sub           |add_sub_st_496                |     4|
|761   |              d_st              |delta_st_497                  |    12|
|762   |              multi             |multiplier_cg_498             |     2|
|763   |        slot30                  |generic_slot_161              |   892|
|764   |          CH                    |Configuration_Handler_463     |    23|
|765   |            FF0                 |FF_484                        |     2|
|766   |            FF3                 |FF_485                        |     2|
|767   |            FF4                 |FF_486                        |     1|
|768   |            FF5                 |FF_487                        |     4|
|769   |            reg1                |reg_nbit__parameterized2_488  |     8|
|770   |          carrier_generator     |CG_464                        |   250|
|771   |          transition_handler    |TH_465                        |   360|
|772   |            DtoU                |DtoU_right_466                |    85|
|773   |              add2              |adder_479                     |     1|
|774   |              comp1             |comparator_14bit_480          |     7|
|775   |              comp2             |comparator_14bit_481          |     4|
|776   |              multiplier        |multiplier_cg_482             |    60|
|777   |              sub               |subtractor_483                |     4|
|778   |            TT                  |Transition_type_467           |     8|
|779   |            UtoD                |UtoD_left_468                 |   128|
|780   |              add2              |adder_474                     |     1|
|781   |              comp1             |comparator_14bit_475          |     7|
|782   |              comp2             |comparator_14bit_476          |     7|
|783   |              multiplier        |multiplier_cg_477             |    99|
|784   |              sub1              |subtractor_478                |     4|
|785   |            cnt_M               |cnt_M_cg_469                  |     9|
|786   |            standard_transition |ST_UD_470                     |   112|
|787   |              add_sub           |add_sub_st_471                |     8|
|788   |              d_st              |delta_st_472                  |    33|
|789   |              multi             |multiplier_cg_473             |     9|
|790   |        slot31                  |generic_slot_162              |   934|
|791   |          CH                    |Configuration_Handler_435     |    61|
|792   |            FF0                 |FF_457                        |     2|
|793   |            FF3                 |FF_458                        |     2|
|794   |            FF4                 |FF_459                        |     1|
|795   |            FF5                 |FF_460                        |     4|
|796   |            reg1                |reg_nbit__parameterized2_461  |    40|
|797   |            reg2                |reg_nbit__parameterized2_462  |     6|
|798   |          carrier_generator     |CG_436                        |   250|
|799   |          transition_handler    |TH_437                        |   351|
|800   |            DtoU                |DtoU_right_438                |    88|
|801   |              add1              |adder_451                     |     2|
|802   |              add2              |adder_452                     |     1|
|803   |              comp1             |comparator_14bit_453          |     7|
|804   |              comp2             |comparator_14bit_454          |     7|
|805   |              multiplier        |multiplier_cg_455             |    57|
|806   |              sub               |subtractor_456                |     4|
|807   |            TT                  |Transition_type_439           |     8|
|808   |            UtoD                |UtoD_left_440                 |   131|
|809   |              add2              |adder_446                     |     1|
|810   |              comp1             |comparator_14bit_447          |     7|
|811   |              comp2             |comparator_14bit_448          |     7|
|812   |              multiplier        |multiplier_cg_449             |   102|
|813   |              sub1              |subtractor_450                |     4|
|814   |            cnt_M               |cnt_M_cg_441                  |     9|
|815   |            standard_transition |ST_UD_442                     |   103|
|816   |              add_sub           |add_sub_st_443                |     8|
|817   |              d_st              |delta_st_444                  |    29|
|818   |              multi             |multiplier_cg_445             |     4|
|819   |        slot32                  |generic_slot_163              |   907|
|820   |          CH                    |Configuration_Handler_406     |    32|
|821   |            FF0                 |FF_429                        |     2|
|822   |            FF3                 |FF_430                        |     2|
|823   |            FF4                 |FF_431                        |     1|
|824   |            FF5                 |FF_432                        |     8|
|825   |            reg1                |reg_nbit__parameterized2_433  |    10|
|826   |            reg2                |reg_nbit__parameterized2_434  |     3|
|827   |          carrier_generator     |CG_407                        |   250|
|828   |          transition_handler    |TH_408                        |   355|
|829   |            DtoU                |DtoU_right_409                |    89|
|830   |              add1              |adder_423                     |     1|
|831   |              add2              |adder_424                     |     1|
|832   |              comp1             |comparator_14bit_425          |     7|
|833   |              comp2             |comparator_14bit_426          |     9|
|834   |              multiplier        |multiplier_cg_427             |    57|
|835   |              sub               |subtractor_428                |     4|
|836   |            TT                  |Transition_type_410           |     8|
|837   |            UtoD                |UtoD_left_411                 |   133|
|838   |              add1              |adder_417                     |     1|
|839   |              add2              |adder_418                     |     1|
|840   |              comp1             |comparator_14bit_419          |     7|
|841   |              comp2             |comparator_14bit_420          |     4|
|842   |              multiplier        |multiplier_cg_421             |   106|
|843   |              sub1              |subtractor_422                |     4|
|844   |            cnt_M               |cnt_M_cg_412                  |     9|
|845   |            standard_transition |ST_UD_413                     |   104|
|846   |              add_sub           |add_sub_st_414                |     8|
|847   |              d_st              |delta_st_415                  |    29|
|848   |              multi             |multiplier_cg_416             |     5|
|849   |        slot33                  |generic_slot_164              |   856|
|850   |          CH                    |Configuration_Handler_379     |    26|
|851   |            FF0                 |FF_400                        |     2|
|852   |            FF3                 |FF_401                        |     2|
|853   |            FF4                 |FF_402                        |     1|
|854   |            FF5                 |FF_403                        |     4|
|855   |            reg1                |reg_nbit__parameterized2_404  |    10|
|856   |            reg2                |reg_nbit__parameterized2_405  |     1|
|857   |          carrier_generator     |CG_380                        |   250|
|858   |          transition_handler    |TH_381                        |   344|
|859   |            DtoU                |DtoU_right_382                |    90|
|860   |              add2              |adder_395                     |     1|
|861   |              comp1             |comparator_14bit_396          |     7|
|862   |              comp2             |comparator_14bit_397          |     7|
|863   |              multiplier        |multiplier_cg_398             |    61|
|864   |              sub               |subtractor_399                |     4|
|865   |            TT                  |Transition_type_383           |     8|
|866   |            UtoD                |UtoD_left_384                 |   119|
|867   |              add2              |adder_390                     |     1|
|868   |              comp1             |comparator_14bit_391          |     7|
|869   |              comp2             |comparator_14bit_392          |     7|
|870   |              multiplier        |multiplier_cg_393             |    90|
|871   |              sub1              |subtractor_394                |     4|
|872   |            cnt_M               |cnt_M_cg_385                  |     9|
|873   |            standard_transition |ST_UD_386                     |   106|
|874   |              add_sub           |add_sub_st_387                |     8|
|875   |              d_st              |delta_st_388                  |    29|
|876   |              multi             |multiplier_cg_389             |     7|
|877   |        slot34                  |generic_slot_165              |   863|
|878   |          CH                    |Configuration_Handler_350     |    38|
|879   |            FF0                 |FF_373                        |     2|
|880   |            FF3                 |FF_374                        |     2|
|881   |            FF4                 |FF_375                        |     1|
|882   |            FF5                 |FF_376                        |     8|
|883   |            reg1                |reg_nbit__parameterized2_377  |    11|
|884   |            reg2                |reg_nbit__parameterized2_378  |     5|
|885   |          carrier_generator     |CG_351                        |   249|
|886   |          transition_handler    |TH_352                        |   313|
|887   |            DtoU                |DtoU_right_353                |    91|
|888   |              add1              |adder_367                     |     1|
|889   |              add2              |adder_368                     |     1|
|890   |              comp1             |comparator_14bit_369          |     8|
|891   |              comp2             |comparator_14bit_370          |     9|
|892   |              multiplier        |multiplier_cg_371             |    58|
|893   |              sub               |subtractor_372                |     4|
|894   |            TT                  |Transition_type_354           |     1|
|895   |            UtoD                |UtoD_left_355                 |   122|
|896   |              add1              |adder_361                     |     1|
|897   |              add2              |adder_362                     |     1|
|898   |              comp1             |comparator_14bit_363          |     8|
|899   |              comp2             |comparator_14bit_364          |     4|
|900   |              multiplier        |multiplier_cg_365             |    94|
|901   |              sub1              |subtractor_366                |     4|
|902   |            cnt_M               |cnt_M_cg_356                  |     9|
|903   |            standard_transition |ST_UD_357                     |    75|
|904   |              add_sub           |add_sub_st_358                |     8|
|905   |              d_st              |delta_st_359                  |    10|
|906   |              multi             |multiplier_cg_360             |     3|
|907   |        slot35                  |generic_slot_166              |   871|
|908   |          CH                    |Configuration_Handler_322     |    32|
|909   |            FF0                 |FF_343                        |     1|
|910   |            FF1                 |FF_344                        |     2|
|911   |            FF3                 |FF_345                        |     2|
|912   |            FF4                 |FF_346                        |     1|
|913   |            FF5                 |FF_347                        |     4|
|914   |            reg1                |reg_nbit__parameterized2_348  |     9|
|915   |            reg2                |reg_nbit__parameterized2_349  |     4|
|916   |          carrier_generator     |CG_323                        |   249|
|917   |          transition_handler    |TH_324                        |   324|
|918   |            DtoU                |DtoU_right_325                |    89|
|919   |              add2              |adder_338                     |     1|
|920   |              comp1             |comparator_14bit_339          |     7|
|921   |              comp2             |comparator_14bit_340          |     9|
|922   |              multiplier        |multiplier_cg_341             |    58|
|923   |              sub               |subtractor_342                |     4|
|924   |            TT                  |Transition_type_326           |     1|
|925   |            UtoD                |UtoD_left_327                 |   129|
|926   |              add2              |adder_333                     |     1|
|927   |              comp1             |comparator_14bit_334          |     8|
|928   |              comp2             |comparator_14bit_335          |     7|
|929   |              multiplier        |multiplier_cg_336             |    99|
|930   |              sub1              |subtractor_337                |     4|
|931   |            cnt_M               |cnt_M_cg_328                  |     9|
|932   |            standard_transition |ST_UD_329                     |    81|
|933   |              add_sub           |add_sub_st_330                |     8|
|934   |              d_st              |delta_st_331                  |    12|
|935   |              multi             |multiplier_cg_332             |     3|
|936   |        slot4                   |generic_slot_167              |   932|
|937   |          CH                    |Configuration_Handler_293     |    63|
|938   |            FF0                 |FF_316                        |     2|
|939   |            FF3                 |FF_317                        |     2|
|940   |            FF4                 |FF_318                        |     1|
|941   |            FF5                 |FF_319                        |     7|
|942   |            reg1                |reg_nbit__parameterized2_320  |    39|
|943   |            reg2                |reg_nbit__parameterized2_321  |     4|
|944   |          carrier_generator     |CG_294                        |   250|
|945   |          transition_handler    |TH_295                        |   352|
|946   |            DtoU                |DtoU_right_296                |    88|
|947   |              add1              |adder_310                     |     1|
|948   |              add2              |adder_311                     |     1|
|949   |              comp1             |comparator_14bit_312          |     7|
|950   |              comp2             |comparator_14bit_313          |     8|
|951   |              multiplier        |multiplier_cg_314             |    57|
|952   |              sub               |subtractor_315                |     4|
|953   |            TT                  |Transition_type_297           |     1|
|954   |            UtoD                |UtoD_left_298                 |   138|
|955   |              add1              |adder_304                     |     1|
|956   |              add2              |adder_305                     |     1|
|957   |              comp1             |comparator_14bit_306          |     7|
|958   |              comp2             |comparator_14bit_307          |     6|
|959   |              multiplier        |multiplier_cg_308             |   109|
|960   |              sub1              |subtractor_309                |     4|
|961   |            cnt_M               |cnt_M_cg_299                  |     9|
|962   |            standard_transition |ST_UD_300                     |   102|
|963   |              add_sub           |add_sub_st_301                |     8|
|964   |              d_st              |delta_st_302                  |    28|
|965   |              multi             |multiplier_cg_303             |     6|
|966   |        slot5                   |generic_slot_168              |   959|
|967   |          CH                    |Configuration_Handler_266     |   107|
|968   |            FF0                 |FF_287                        |     2|
|969   |            FF3                 |FF_288                        |     2|
|970   |            FF4                 |FF_289                        |     1|
|971   |            FF5                 |FF_290                        |     7|
|972   |            reg1                |reg_nbit__parameterized2_291  |    10|
|973   |            reg2                |reg_nbit__parameterized2_292  |     5|
|974   |          carrier_generator     |CG_267                        |   249|
|975   |          transition_handler    |TH_268                        |   343|
|976   |            DtoU                |DtoU_right_269                |    86|
|977   |              add2              |adder_282                     |     1|
|978   |              comp1             |comparator_14bit_283          |     7|
|979   |              comp2             |comparator_14bit_284          |     7|
|980   |              multiplier        |multiplier_cg_285             |    57|
|981   |              sub               |subtractor_286                |     4|
|982   |            TT                  |Transition_type_270           |     1|
|983   |            UtoD                |UtoD_left_271                 |   129|
|984   |              add2              |adder_277                     |     1|
|985   |              comp1             |comparator_14bit_278          |     7|
|986   |              comp2             |comparator_14bit_279          |     4|
|987   |              multiplier        |multiplier_cg_280             |   103|
|988   |              sub1              |subtractor_281                |     4|
|989   |            cnt_M               |cnt_M_cg_272                  |     9|
|990   |            standard_transition |ST_UD_273                     |   105|
|991   |              add_sub           |add_sub_st_274                |     8|
|992   |              d_st              |delta_st_275                  |    27|
|993   |              multi             |multiplier_cg_276             |     6|
|994   |        slot6                   |generic_slot_169              |   891|
|995   |          CH                    |Configuration_Handler_240     |    38|
|996   |            FF0                 |FF_261                        |     2|
|997   |            FF3                 |FF_262                        |     2|
|998   |            FF4                 |FF_263                        |     1|
|999   |            FF5                 |FF_264                        |     4|
|1000  |            reg1                |reg_nbit__parameterized2_265  |    21|
|1001  |          carrier_generator     |CG_241                        |   250|
|1002  |          transition_handler    |TH_242                        |   355|
|1003  |            DtoU                |DtoU_right_243                |    85|
|1004  |              add2              |adder_256                     |     1|
|1005  |              comp1             |comparator_14bit_257          |     7|
|1006  |              comp2             |comparator_14bit_258          |     4|
|1007  |              multiplier        |multiplier_cg_259             |    60|
|1008  |              sub               |subtractor_260                |     4|
|1009  |            TT                  |Transition_type_244           |     1|
|1010  |            UtoD                |UtoD_left_245                 |   132|
|1011  |              add2              |adder_251                     |     1|
|1012  |              comp1             |comparator_14bit_252          |     7|
|1013  |              comp2             |comparator_14bit_253          |     8|
|1014  |              multiplier        |multiplier_cg_254             |   102|
|1015  |              sub1              |subtractor_255                |     4|
|1016  |            cnt_M               |cnt_M_cg_246                  |     9|
|1017  |            standard_transition |ST_UD_247                     |   108|
|1018  |              add_sub           |add_sub_st_248                |     8|
|1019  |              d_st              |delta_st_249                  |    32|
|1020  |              multi             |multiplier_cg_250             |     8|
|1021  |        slot7                   |generic_slot_170              |   913|
|1022  |          CH                    |Configuration_Handler_211     |    41|
|1023  |            FF0                 |FF_234                        |     2|
|1024  |            FF3                 |FF_235                        |     2|
|1025  |            FF4                 |FF_236                        |     1|
|1026  |            FF5                 |FF_237                        |     7|
|1027  |            reg1                |reg_nbit__parameterized2_238  |    17|
|1028  |            reg2                |reg_nbit__parameterized2_239  |     4|
|1029  |          carrier_generator     |CG_212                        |   250|
|1030  |          transition_handler    |TH_213                        |   352|
|1031  |            DtoU                |DtoU_right_214                |    89|
|1032  |              add1              |adder_228                     |     1|
|1033  |              add2              |adder_229                     |     1|
|1034  |              comp1             |comparator_14bit_230          |     7|
|1035  |              comp2             |comparator_14bit_231          |     9|
|1036  |              multiplier        |multiplier_cg_232             |    57|
|1037  |              sub               |subtractor_233                |     4|
|1038  |            TT                  |Transition_type_215           |     1|
|1039  |            UtoD                |UtoD_left_216                 |   137|
|1040  |              add1              |adder_222                     |     1|
|1041  |              add2              |adder_223                     |     1|
|1042  |              comp1             |comparator_14bit_224          |     8|
|1043  |              comp2             |comparator_14bit_225          |     4|
|1044  |              multiplier        |multiplier_cg_226             |   109|
|1045  |              sub1              |subtractor_227                |     4|
|1046  |            cnt_M               |cnt_M_cg_217                  |     9|
|1047  |            standard_transition |ST_UD_218                     |   102|
|1048  |              add_sub           |add_sub_st_219                |     8|
|1049  |              d_st              |delta_st_220                  |    28|
|1050  |              multi             |multiplier_cg_221             |     6|
|1051  |        slot8                   |generic_slot_171              |   948|
|1052  |          CH                    |Configuration_Handler_184     |    75|
|1053  |            FF0                 |FF_205                        |     2|
|1054  |            FF3                 |FF_206                        |     2|
|1055  |            FF4                 |FF_207                        |     1|
|1056  |            FF5                 |FF_208                        |     4|
|1057  |            reg1                |reg_nbit__parameterized2_209  |    53|
|1058  |            reg2                |reg_nbit__parameterized2_210  |     7|
|1059  |          carrier_generator     |CG_185                        |   250|
|1060  |          transition_handler    |TH_186                        |   351|
|1061  |            DtoU                |DtoU_right_187                |    86|
|1062  |              add2              |adder_200                     |     1|
|1063  |              comp1             |comparator_14bit_201          |     7|
|1064  |              comp2             |comparator_14bit_202          |     7|
|1065  |              multiplier        |multiplier_cg_203             |    57|
|1066  |              sub               |subtractor_204                |     4|
|1067  |            TT                  |Transition_type_188           |     8|
|1068  |            UtoD                |UtoD_left_189                 |   130|
|1069  |              add2              |adder_195                     |     1|
|1070  |              comp1             |comparator_14bit_196          |     7|
|1071  |              comp2             |comparator_14bit_197          |     7|
|1072  |              multiplier        |multiplier_cg_198             |   101|
|1073  |              sub1              |subtractor_199                |     4|
|1074  |            cnt_M               |cnt_M_cg_190                  |     9|
|1075  |            standard_transition |ST_UD_191                     |   106|
|1076  |              add_sub           |add_sub_st_192                |     8|
|1077  |              d_st              |delta_st_193                  |    29|
|1078  |              multi             |multiplier_cg_194             |     7|
|1079  |        slot9                   |generic_slot_172              |   879|
|1080  |          CH                    |Configuration_Handler         |    34|
|1081  |            FF0                 |FF                            |     2|
|1082  |            FF3                 |FF_180                        |     2|
|1083  |            FF4                 |FF_181                        |     1|
|1084  |            FF5                 |FF_182                        |     5|
|1085  |            reg1                |reg_nbit__parameterized2      |     8|
|1086  |            reg2                |reg_nbit__parameterized2_183  |    10|
|1087  |          carrier_generator     |CG                            |   250|
|1088  |          transition_handler    |TH                            |   346|
|1089  |            DtoU                |DtoU_right                    |    98|
|1090  |              add2              |adder_175                     |     5|
|1091  |              comp1             |comparator_14bit_176          |     8|
|1092  |              comp2             |comparator_14bit_177          |    10|
|1093  |              multiplier        |multiplier_cg_178             |    61|
|1094  |              sub               |subtractor_179                |     4|
|1095  |            TT                  |Transition_type               |     8|
|1096  |            UtoD                |UtoD_left                     |   118|
|1097  |              add2              |adder                         |     1|
|1098  |              comp1             |comparator_14bit              |     8|
|1099  |              comp2             |comparator_14bit_173          |     5|
|1100  |              multiplier        |multiplier_cg_174             |    90|
|1101  |              sub1              |subtractor                    |     4|
|1102  |            cnt_M               |cnt_M_cg                      |     9|
|1103  |            standard_transition |ST_UD                         |   101|
|1104  |              add_sub           |add_sub_st                    |     8|
|1105  |              d_st              |delta_st                      |    25|
|1106  |              multi             |multiplier_cg                 |    10|
|1107  |      comparator                |Comparator_36                 |   505|
|1108  |        Ref_sampler             |V_Ref_sampler                 |   504|
|1109  |          reg0                  |reg_nbit                      |    14|
|1110  |          reg1                  |reg_nbit_70                   |    14|
|1111  |          reg10                 |reg_nbit_71                   |    14|
|1112  |          reg11                 |reg_nbit_72                   |    14|
|1113  |          reg12                 |reg_nbit_73                   |    14|
|1114  |          reg13                 |reg_nbit_74                   |    14|
|1115  |          reg14                 |reg_nbit_75                   |    14|
|1116  |          reg15                 |reg_nbit_76                   |    14|
|1117  |          reg16                 |reg_nbit_77                   |    14|
|1118  |          reg17                 |reg_nbit_78                   |    14|
|1119  |          reg18                 |reg_nbit_79                   |    14|
|1120  |          reg19                 |reg_nbit_80                   |    14|
|1121  |          reg2                  |reg_nbit_81                   |    14|
|1122  |          reg20                 |reg_nbit_82                   |    14|
|1123  |          reg21                 |reg_nbit_83                   |    14|
|1124  |          reg22                 |reg_nbit_84                   |    14|
|1125  |          reg23                 |reg_nbit_85                   |    14|
|1126  |          reg24                 |reg_nbit_86                   |    14|
|1127  |          reg25                 |reg_nbit_87                   |    14|
|1128  |          reg26                 |reg_nbit_88                   |    14|
|1129  |          reg27                 |reg_nbit_89                   |    14|
|1130  |          reg28                 |reg_nbit_90                   |    14|
|1131  |          reg29                 |reg_nbit_91                   |    14|
|1132  |          reg3                  |reg_nbit_92                   |    14|
|1133  |          reg30                 |reg_nbit_93                   |    14|
|1134  |          reg31                 |reg_nbit_94                   |    14|
|1135  |          reg32                 |reg_nbit_95                   |    14|
|1136  |          reg33                 |reg_nbit_96                   |    14|
|1137  |          reg34                 |reg_nbit_97                   |    14|
|1138  |          reg35                 |reg_nbit_98                   |    14|
|1139  |          reg4                  |reg_nbit_99                   |    14|
|1140  |          reg5                  |reg_nbit_100                  |    14|
|1141  |          reg6                  |reg_nbit_101                  |    14|
|1142  |          reg7                  |reg_nbit_102                  |    14|
|1143  |          reg8                  |reg_nbit_103                  |    14|
|1144  |          reg9                  |reg_nbit_104                  |    14|
|1145  |      ref_gen                   |Vref_generator                | 13192|
|1146  |        offset_generator        |vref_offset_generator         |    37|
|1147  |        ref0                    |Vref_sine                     |   252|
|1148  |          sel_rf_counter        |cnt_nbit_69                   |   248|
|1149  |        ref1                    |Vref_sine_0                   |   271|
|1150  |          sel_rf_counter        |cnt_nbit_68                   |   267|
|1151  |        ref10                   |Vref_sine_1                   |   452|
|1152  |          sel_rf_counter        |cnt_nbit_67                   |   445|
|1153  |        ref11                   |Vref_sine_2                   |   452|
|1154  |          sel_rf_counter        |cnt_nbit_66                   |   445|
|1155  |        ref12                   |Vref_sine_3                   |   295|
|1156  |          sel_rf_counter        |cnt_nbit_65                   |   291|
|1157  |        ref13                   |Vref_sine_4                   |   292|
|1158  |          sel_rf_counter        |cnt_nbit_64                   |   288|
|1159  |        ref14                   |Vref_sine_5                   |   294|
|1160  |          sel_rf_counter        |cnt_nbit_63                   |   290|
|1161  |        ref15                   |Vref_sine_6                   |   452|
|1162  |          sel_rf_counter        |cnt_nbit_62                   |   445|
|1163  |        ref16                   |Vref_sine_7                   |   448|
|1164  |          sel_rf_counter        |cnt_nbit_61                   |   441|
|1165  |        ref17                   |Vref_sine_8                   |   446|
|1166  |          sel_rf_counter        |cnt_nbit_60                   |   439|
|1167  |        ref18                   |Vref_sine_9                   |   263|
|1168  |          sel_rf_counter        |cnt_nbit_59                   |   259|
|1169  |        ref19                   |Vref_sine_10                  |   283|
|1170  |          sel_rf_counter        |cnt_nbit_58                   |   279|
|1171  |        ref2                    |Vref_sine_11                  |   275|
|1172  |          sel_rf_counter        |cnt_nbit_57                   |   271|
|1173  |        ref20                   |Vref_sine_12                  |   291|
|1174  |          sel_rf_counter        |cnt_nbit_56                   |   287|
|1175  |        ref21                   |Vref_sine_13                  |   446|
|1176  |          sel_rf_counter        |cnt_nbit_55                   |   439|
|1177  |        ref22                   |Vref_sine_14                  |   446|
|1178  |          sel_rf_counter        |cnt_nbit_54                   |   439|
|1179  |        ref23                   |Vref_sine_15                  |   446|
|1180  |          sel_rf_counter        |cnt_nbit_53                   |   439|
|1181  |        ref24                   |Vref_sine_16                  |   295|
|1182  |          sel_rf_counter        |cnt_nbit_52                   |   291|
|1183  |        ref25                   |Vref_sine_17                  |   292|
|1184  |          sel_rf_counter        |cnt_nbit_51                   |   288|
|1185  |        ref26                   |Vref_sine_18                  |   294|
|1186  |          sel_rf_counter        |cnt_nbit_50                   |   290|
|1187  |        ref27                   |Vref_sine_19                  |   444|
|1188  |          sel_rf_counter        |cnt_nbit_49                   |   437|
|1189  |        ref28                   |Vref_sine_20                  |   446|
|1190  |          sel_rf_counter        |cnt_nbit_48                   |   439|
|1191  |        ref29                   |Vref_sine_21                  |   442|
|1192  |          sel_rf_counter        |cnt_nbit_47                   |   435|
|1193  |        ref3                    |Vref_sine_22                  |   435|
|1194  |          sel_rf_counter        |cnt_nbit_46                   |   428|
|1195  |        ref30                   |Vref_sine_23                  |   302|
|1196  |          sel_rf_counter        |cnt_nbit_45                   |   298|
|1197  |        ref31                   |Vref_sine_24                  |   300|
|1198  |          sel_rf_counter        |cnt_nbit_44                   |   296|
|1199  |        ref32                   |Vref_sine_25                  |   290|
|1200  |          sel_rf_counter        |cnt_nbit_43                   |   286|
|1201  |        ref33                   |Vref_sine_26                  |   450|
|1202  |          sel_rf_counter        |cnt_nbit_42                   |   443|
|1203  |        ref34                   |Vref_sine_27                  |   435|
|1204  |          sel_rf_counter        |cnt_nbit_41                   |   428|
|1205  |        ref35                   |Vref_sine_28                  |   433|
|1206  |          sel_rf_counter        |cnt_nbit_40                   |   426|
|1207  |        ref4                    |Vref_sine_29                  |   437|
|1208  |          sel_rf_counter        |cnt_nbit_39                   |   430|
|1209  |        ref5                    |Vref_sine_30                  |   437|
|1210  |          sel_rf_counter        |cnt_nbit_38                   |   430|
|1211  |        ref6                    |Vref_sine_31                  |   293|
|1212  |          sel_rf_counter        |cnt_nbit_37                   |   289|
|1213  |        ref7                    |Vref_sine_32                  |   287|
|1214  |          sel_rf_counter        |cnt_nbit_36                   |   283|
|1215  |        ref8                    |Vref_sine_33                  |   294|
|1216  |          sel_rf_counter        |cnt_nbit_35                   |   290|
|1217  |        ref9                    |Vref_sine_34                  |   444|
|1218  |          sel_rf_counter        |cnt_nbit                      |   437|
+------+--------------------------------+------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:41 ; elapsed = 00:05:33 . Memory (MB): peak = 1095.613 ; gain = 723.422
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2860 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:03:41 ; elapsed = 00:05:36 . Memory (MB): peak = 1095.613 ; gain = 723.422
Synthesis Optimization Complete : Time (s): cpu = 00:03:41 ; elapsed = 00:05:36 . Memory (MB): peak = 1095.613 ; gain = 723.422
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 6092 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 12 inverter(s) to 192 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 1103.254 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1102 instances were transformed.
  LD => LDCE: 184 instances
  LD => LDCE (inverted pins: G): 192 instances
  LDC => LDCE: 726 instances

INFO: [Common 17-83] Releasing license: Synthesis
547 Infos, 245 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:04:06 ; elapsed = 00:06:05 . Memory (MB): peak = 1103.254 ; gain = 742.531
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 1103.254 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.runs/pwm_bd_pwm_at_0_0_synth_1/pwm_bd_pwm_at_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:38 ; elapsed = 00:00:32 . Memory (MB): peak = 1559.371 ; gain = 456.117
write_verilog: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1559.371 ; gain = 0.000
write_vhdl: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1559.371 ; gain = 0.000
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP pwm_bd_pwm_at_0_0, cache-ID = 86fcc02296638291
INFO: [Coretcl 2-1174] Renamed 1217 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 1562.422 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.runs/pwm_bd_pwm_at_0_0_synth_1/pwm_bd_pwm_at_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 1562.938 ; gain = 0.516
INFO: [runtcl-4] Executing : report_utilization -file pwm_bd_pwm_at_0_0_utilization_synth.rpt -pb pwm_bd_pwm_at_0_0_utilization_synth.pb
write_verilog: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1563.051 ; gain = 0.000
write_vhdl: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1563.051 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Feb 26 20:54:28 2020...
