#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Thu Jun 23 09:58:02 2016
# Process ID: 25237
# Current directory: /home/node003/work/proj/spiral/dma/project_1/project_1.runs/synth_1
# Command line: vivado -log design_1_wrapper.vds -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl
# Log file: /home/node003/work/proj/spiral/dma/project_1/project_1.runs/synth_1/design_1_wrapper.vds
# Journal file: /home/node003/work/proj/spiral/dma/project_1/project_1.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/myip_video_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/myipnew_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0'.
WARNING: [IP_Flow 19-2207] Repository '/home/node003/work/proj/spiral/dma/ip_repo/myipnew_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/myipnew_1.0'.
WARNING: [IP_Flow 19-2207] Repository '/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/axi_fft_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/edatools/Xilinx/Vivado/2015.4/data/ip'.
Command: synth_design -top design_1_wrapper -part xc7z045ffg900-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z045'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z045'
WARNING: [Synth 8-992] S_AXI_GP0_ACLK_temp is already implicitly declared earlier [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2701]
WARNING: [Synth 8-992] S_AXI_GP1_ACLK_temp is already implicitly declared earlier [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2702]
WARNING: [Synth 8-2507] parameter declaration becomes local in myip_v1_0_M00_AXI_LITE with formal parameter declaration list [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/myip_v1_0_M00_AXI_LITE.v:134]
WARNING: [Synth 8-2507] parameter declaration becomes local in myip_v1_0_M01_AXI with formal parameter declaration list [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/myip_v1_0_M01_AXI.v:198]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1111.164 ; gain = 266.957 ; free physical = 23278 ; free virtual = 59275
---------------------------------------------------------------------------------
