C:/Users/Aadhithan/Documents/Verilog_labs/Project_templates/rtl/aclk_lcd_driver.v {1 {vlog -work work -stats=none C:/Users/Aadhithan/Documents/Verilog_labs/Project_templates/rtl/aclk_lcd_driver.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.3 Compiler 2020.07 Jul 22 2020
-- Compiling module aclk_lcd_driver

Top level modules:
	aclk_lcd_driver

} {} {}} C:/Users/Aadhithan/Documents/Verilog_labs/Project_templates/tb/tb_aclk_timegen.v {1 {vlog -work work -stats=none C:/Users/Aadhithan/Documents/Verilog_labs/Project_templates/tb/tb_aclk_timegen.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.3 Compiler 2020.07 Jul 22 2020
-- Compiling module tb_aclk_timegen

Top level modules:
	tb_aclk_timegen

} {} {}} C:/Users/Aadhithan/Documents/Verilog_labs/lab6/coin/coin_tb.v {1 {vlog -work work -stats=none C:/Users/Aadhithan/Documents/Verilog_labs/lab6/coin/coin_tb.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.3 Compiler 2020.07 Jul 22 2020
-- Compiling module coin_tb

Top level modules:
	coin_tb

} {} {}} C:/Users/Aadhithan/Documents/Verilog_labs/Project_templates/rtl/aclk_areg.v {1 {vlog -work work -stats=none C:/Users/Aadhithan/Documents/Verilog_labs/Project_templates/rtl/aclk_areg.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.3 Compiler 2020.07 Jul 22 2020
-- Compiling module aclk_areg

Top level modules:
	aclk_areg

} {} {}} C:/Users/Aadhithan/Documents/Verilog_labs/Project_templates/rtl/aclk_lcd_display.v {1 {vlog -work work -stats=none C:/Users/Aadhithan/Documents/Verilog_labs/Project_templates/rtl/aclk_lcd_display.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.3 Compiler 2020.07 Jul 22 2020
-- Compiling module aclk_lcd_display

Top level modules:
	aclk_lcd_display

} {} {}} C:/Users/Aadhithan/Documents/Verilog_labs/Project_templates/rtl/aclk_timegen.v {0 {vlog -work work -stats=none C:/Users/Aadhithan/Documents/Verilog_labs/Project_templates/rtl/aclk_timegen.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.3 Compiler 2020.07 Jul 22 2020
-- Compiling module aclk_timegen
** Error: (vlog-13069) C:/Users/Aadhithan/Documents/Verilog_labs/Project_templates/rtl/aclk_timegen.v(24): near "else": syntax error, unexpected else.
** Error: C:/Users/Aadhithan/Documents/Verilog_labs/Project_templates/rtl/aclk_timegen.v(27): (vlog-13205) Syntax error found in the scope following 'i'. Is there a missing '::'?

} {4.0 6.0} {}}
