#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1a72290 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1a64a60 .scope module, "tb" "tb" 3 31;
 .timescale -12 -12;
L_0x1a73800 .functor NOT 1, L_0x1aac7c0, C4<0>, C4<0>, C4<0>;
L_0x1aac550 .functor XOR 25, L_0x1aac410, L_0x1aac4b0, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
L_0x1aac6b0 .functor XOR 25, L_0x1aac550, L_0x1aac610, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
v0x1aa8ec0_0 .net *"_ivl_10", 24 0, L_0x1aac610;  1 drivers
v0x1aa8fc0_0 .net *"_ivl_12", 24 0, L_0x1aac6b0;  1 drivers
v0x1aa90a0_0 .net *"_ivl_2", 24 0, L_0x1aac370;  1 drivers
v0x1aa9160_0 .net *"_ivl_4", 24 0, L_0x1aac410;  1 drivers
v0x1aa9240_0 .net *"_ivl_6", 24 0, L_0x1aac4b0;  1 drivers
v0x1aa9370_0 .net *"_ivl_8", 24 0, L_0x1aac550;  1 drivers
v0x1aa9450_0 .net "a", 0 0, v0x1aa7400_0;  1 drivers
v0x1aa94f0_0 .net "b", 0 0, v0x1aa74c0_0;  1 drivers
v0x1aa9590_0 .net "c", 0 0, v0x1aa7560_0;  1 drivers
v0x1aa9630_0 .var "clk", 0 0;
v0x1aa96d0_0 .net "d", 0 0, v0x1aa76a0_0;  1 drivers
v0x1aa9770_0 .net "e", 0 0, v0x1aa7790_0;  1 drivers
v0x1aa9810_0 .net "out_dut", 24 0, L_0x1aac1d0;  1 drivers
v0x1aa98b0_0 .net "out_ref", 24 0, L_0x1a740c0;  1 drivers
v0x1aa9950_0 .var/2u "stats1", 159 0;
v0x1aa9a10_0 .var/2u "strobe", 0 0;
v0x1aa9ad0_0 .net "tb_match", 0 0, L_0x1aac7c0;  1 drivers
v0x1aa9ca0_0 .net "tb_mismatch", 0 0, L_0x1a73800;  1 drivers
L_0x1aac370 .concat [ 25 0 0 0], L_0x1a740c0;
L_0x1aac410 .concat [ 25 0 0 0], L_0x1a740c0;
L_0x1aac4b0 .concat [ 25 0 0 0], L_0x1aac1d0;
L_0x1aac610 .concat [ 25 0 0 0], L_0x1a740c0;
L_0x1aac7c0 .cmp/eeq 25, L_0x1aac370, L_0x1aac6b0;
S_0x1a64770 .scope module, "good1" "reference_module" 3 78, 3 4 0, S_0x1a64a60;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /OUTPUT 25 "out";
L_0x1a7d0a0 .functor NOT 25, L_0x1aaa7e0, C4<0000000000000000000000000>, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
L_0x1a740c0 .functor XOR 25, L_0x1a7d0a0, L_0x1aaa930, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
v0x1a73a70_0 .net *"_ivl_0", 4 0, L_0x1aa9d80;  1 drivers
v0x1a73b10_0 .net *"_ivl_10", 24 0, L_0x1aaa7e0;  1 drivers
v0x1aa6690_0 .net *"_ivl_12", 24 0, L_0x1a7d0a0;  1 drivers
v0x1aa6750_0 .net *"_ivl_14", 24 0, L_0x1aaa930;  1 drivers
v0x1aa6830_0 .net *"_ivl_2", 4 0, L_0x1aa9f30;  1 drivers
v0x1aa6960_0 .net *"_ivl_4", 4 0, L_0x1aaa150;  1 drivers
v0x1aa6a40_0 .net *"_ivl_6", 4 0, L_0x1aaa370;  1 drivers
v0x1aa6b20_0 .net *"_ivl_8", 4 0, L_0x1aaa5c0;  1 drivers
v0x1aa6c00_0 .net "a", 0 0, v0x1aa7400_0;  alias, 1 drivers
v0x1aa6cc0_0 .net "b", 0 0, v0x1aa74c0_0;  alias, 1 drivers
v0x1aa6d80_0 .net "c", 0 0, v0x1aa7560_0;  alias, 1 drivers
v0x1aa6e40_0 .net "d", 0 0, v0x1aa76a0_0;  alias, 1 drivers
v0x1aa6f00_0 .net "e", 0 0, v0x1aa7790_0;  alias, 1 drivers
v0x1aa6fc0_0 .net "out", 24 0, L_0x1a740c0;  alias, 1 drivers
LS_0x1aa9d80_0_0 .concat [ 1 1 1 1], v0x1aa7400_0, v0x1aa7400_0, v0x1aa7400_0, v0x1aa7400_0;
LS_0x1aa9d80_0_4 .concat [ 1 0 0 0], v0x1aa7400_0;
L_0x1aa9d80 .concat [ 4 1 0 0], LS_0x1aa9d80_0_0, LS_0x1aa9d80_0_4;
LS_0x1aa9f30_0_0 .concat [ 1 1 1 1], v0x1aa74c0_0, v0x1aa74c0_0, v0x1aa74c0_0, v0x1aa74c0_0;
LS_0x1aa9f30_0_4 .concat [ 1 0 0 0], v0x1aa74c0_0;
L_0x1aa9f30 .concat [ 4 1 0 0], LS_0x1aa9f30_0_0, LS_0x1aa9f30_0_4;
LS_0x1aaa150_0_0 .concat [ 1 1 1 1], v0x1aa7560_0, v0x1aa7560_0, v0x1aa7560_0, v0x1aa7560_0;
LS_0x1aaa150_0_4 .concat [ 1 0 0 0], v0x1aa7560_0;
L_0x1aaa150 .concat [ 4 1 0 0], LS_0x1aaa150_0_0, LS_0x1aaa150_0_4;
LS_0x1aaa370_0_0 .concat [ 1 1 1 1], v0x1aa76a0_0, v0x1aa76a0_0, v0x1aa76a0_0, v0x1aa76a0_0;
LS_0x1aaa370_0_4 .concat [ 1 0 0 0], v0x1aa76a0_0;
L_0x1aaa370 .concat [ 4 1 0 0], LS_0x1aaa370_0_0, LS_0x1aaa370_0_4;
LS_0x1aaa5c0_0_0 .concat [ 1 1 1 1], v0x1aa7790_0, v0x1aa7790_0, v0x1aa7790_0, v0x1aa7790_0;
LS_0x1aaa5c0_0_4 .concat [ 1 0 0 0], v0x1aa7790_0;
L_0x1aaa5c0 .concat [ 4 1 0 0], LS_0x1aaa5c0_0_0, LS_0x1aaa5c0_0_4;
LS_0x1aaa7e0_0_0 .concat [ 5 5 5 5], L_0x1aaa5c0, L_0x1aaa370, L_0x1aaa150, L_0x1aa9f30;
LS_0x1aaa7e0_0_4 .concat [ 5 0 0 0], L_0x1aa9d80;
L_0x1aaa7e0 .concat [ 20 5 0 0], LS_0x1aaa7e0_0_0, LS_0x1aaa7e0_0_4;
LS_0x1aaa930_0_0 .concat [ 1 1 1 1], v0x1aa7790_0, v0x1aa76a0_0, v0x1aa7560_0, v0x1aa74c0_0;
LS_0x1aaa930_0_4 .concat [ 1 1 1 1], v0x1aa7400_0, v0x1aa7790_0, v0x1aa76a0_0, v0x1aa7560_0;
LS_0x1aaa930_0_8 .concat [ 1 1 1 1], v0x1aa74c0_0, v0x1aa7400_0, v0x1aa7790_0, v0x1aa76a0_0;
LS_0x1aaa930_0_12 .concat [ 1 1 1 1], v0x1aa7560_0, v0x1aa74c0_0, v0x1aa7400_0, v0x1aa7790_0;
LS_0x1aaa930_0_16 .concat [ 1 1 1 1], v0x1aa76a0_0, v0x1aa7560_0, v0x1aa74c0_0, v0x1aa7400_0;
LS_0x1aaa930_0_20 .concat [ 1 1 1 1], v0x1aa7790_0, v0x1aa76a0_0, v0x1aa7560_0, v0x1aa74c0_0;
LS_0x1aaa930_0_24 .concat [ 1 0 0 0], v0x1aa7400_0;
LS_0x1aaa930_1_0 .concat [ 4 4 4 4], LS_0x1aaa930_0_0, LS_0x1aaa930_0_4, LS_0x1aaa930_0_8, LS_0x1aaa930_0_12;
LS_0x1aaa930_1_4 .concat [ 4 4 1 0], LS_0x1aaa930_0_16, LS_0x1aaa930_0_20, LS_0x1aaa930_0_24;
L_0x1aaa930 .concat [ 16 9 0 0], LS_0x1aaa930_1_0, LS_0x1aaa930_1_4;
S_0x1aa7160 .scope module, "stim1" "stimulus_gen" 3 70, 3 18 0, S_0x1a64a60;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 1 "e";
v0x1aa7400_0 .var "a", 0 0;
v0x1aa74c0_0 .var "b", 0 0;
v0x1aa7560_0 .var "c", 0 0;
v0x1aa7600_0 .net "clk", 0 0, v0x1aa9630_0;  1 drivers
v0x1aa76a0_0 .var "d", 0 0;
v0x1aa7790_0 .var "e", 0 0;
E_0x1a79510/0 .event negedge, v0x1aa7600_0;
E_0x1a79510/1 .event posedge, v0x1aa7600_0;
E_0x1a79510 .event/or E_0x1a79510/0, E_0x1a79510/1;
S_0x1aa7850 .scope module, "top_module1" "top_module" 3 86, 4 1 0, S_0x1a64a60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /OUTPUT 25 "out";
L_0x1aaba50 .functor NOT 5, L_0x1aaaba0, C4<00000>, C4<00000>, C4<00000>;
L_0x1aabb10 .functor NOT 5, L_0x1aaae90, C4<00000>, C4<00000>, C4<00000>;
L_0x1aabbd0 .functor NOT 5, L_0x1aab180, C4<00000>, C4<00000>, C4<00000>;
L_0x1aabc90 .functor NOT 5, L_0x1aab470, C4<00000>, C4<00000>, C4<00000>;
L_0x1aabd80 .functor NOT 5, L_0x1aab760, C4<00000>, C4<00000>, C4<00000>;
L_0x1aac1d0 .functor XOR 25, L_0x1aabe40, L_0x1aac0f0, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
v0x1aa7b30_0 .net *"_ivl_10", 4 0, L_0x1aaba50;  1 drivers
v0x1aa7c10_0 .net *"_ivl_12", 4 0, L_0x1aabb10;  1 drivers
v0x1aa7cf0_0 .net *"_ivl_14", 4 0, L_0x1aabbd0;  1 drivers
v0x1aa7de0_0 .net *"_ivl_16", 4 0, L_0x1aabc90;  1 drivers
v0x1aa7ec0_0 .net *"_ivl_18", 4 0, L_0x1aabd80;  1 drivers
v0x1aa7ff0_0 .net "a", 0 0, v0x1aa7400_0;  alias, 1 drivers
v0x1aa80e0_0 .net "a_vec", 4 0, L_0x1aaaba0;  1 drivers
v0x1aa81c0_0 .net "b", 0 0, v0x1aa74c0_0;  alias, 1 drivers
v0x1aa82b0_0 .net "b_vec", 4 0, L_0x1aaae90;  1 drivers
v0x1aa8420_0 .net "c", 0 0, v0x1aa7560_0;  alias, 1 drivers
v0x1aa84c0_0 .net "c_vec", 4 0, L_0x1aab180;  1 drivers
v0x1aa85a0_0 .net "d", 0 0, v0x1aa76a0_0;  alias, 1 drivers
v0x1aa8690_0 .net "d_vec", 4 0, L_0x1aab470;  1 drivers
v0x1aa8770_0 .net "e", 0 0, v0x1aa7790_0;  alias, 1 drivers
v0x1aa8860_0 .net "e_vec", 4 0, L_0x1aab760;  1 drivers
v0x1aa8940_0 .net "out", 24 0, L_0x1aac1d0;  alias, 1 drivers
v0x1aa8a20_0 .net "vec1", 24 0, L_0x1aabe40;  1 drivers
v0x1aa8b00_0 .net "vec2", 24 0, L_0x1aac0f0;  1 drivers
LS_0x1aaaba0_0_0 .concat [ 1 1 1 1], v0x1aa7400_0, v0x1aa7400_0, v0x1aa7400_0, v0x1aa7400_0;
LS_0x1aaaba0_0_4 .concat [ 1 0 0 0], v0x1aa7400_0;
L_0x1aaaba0 .concat [ 4 1 0 0], LS_0x1aaaba0_0_0, LS_0x1aaaba0_0_4;
LS_0x1aaae90_0_0 .concat [ 1 1 1 1], v0x1aa74c0_0, v0x1aa74c0_0, v0x1aa74c0_0, v0x1aa74c0_0;
LS_0x1aaae90_0_4 .concat [ 1 0 0 0], v0x1aa74c0_0;
L_0x1aaae90 .concat [ 4 1 0 0], LS_0x1aaae90_0_0, LS_0x1aaae90_0_4;
LS_0x1aab180_0_0 .concat [ 1 1 1 1], v0x1aa7560_0, v0x1aa7560_0, v0x1aa7560_0, v0x1aa7560_0;
LS_0x1aab180_0_4 .concat [ 1 0 0 0], v0x1aa7560_0;
L_0x1aab180 .concat [ 4 1 0 0], LS_0x1aab180_0_0, LS_0x1aab180_0_4;
LS_0x1aab470_0_0 .concat [ 1 1 1 1], v0x1aa76a0_0, v0x1aa76a0_0, v0x1aa76a0_0, v0x1aa76a0_0;
LS_0x1aab470_0_4 .concat [ 1 0 0 0], v0x1aa76a0_0;
L_0x1aab470 .concat [ 4 1 0 0], LS_0x1aab470_0_0, LS_0x1aab470_0_4;
LS_0x1aab760_0_0 .concat [ 1 1 1 1], v0x1aa7790_0, v0x1aa7790_0, v0x1aa7790_0, v0x1aa7790_0;
LS_0x1aab760_0_4 .concat [ 1 0 0 0], v0x1aa7790_0;
L_0x1aab760 .concat [ 4 1 0 0], LS_0x1aab760_0_0, LS_0x1aab760_0_4;
LS_0x1aabe40_0_0 .concat [ 5 5 5 5], L_0x1aabd80, L_0x1aabc90, L_0x1aabbd0, L_0x1aabb10;
LS_0x1aabe40_0_4 .concat [ 5 0 0 0], L_0x1aaba50;
L_0x1aabe40 .concat [ 20 5 0 0], LS_0x1aabe40_0_0, LS_0x1aabe40_0_4;
LS_0x1aac0f0_0_0 .concat [ 5 5 5 5], L_0x1aab760, L_0x1aab470, L_0x1aab180, L_0x1aaae90;
LS_0x1aac0f0_0_4 .concat [ 5 0 0 0], L_0x1aaaba0;
L_0x1aac0f0 .concat [ 20 5 0 0], LS_0x1aac0f0_0_0, LS_0x1aac0f0_0_4;
S_0x1aa8ca0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 96, 3 96 0, S_0x1a64a60;
 .timescale -12 -12;
E_0x1a79090 .event anyedge, v0x1aa9a10_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1aa9a10_0;
    %nor/r;
    %assign/vec4 v0x1aa9a10_0, 0;
    %wait E_0x1a79090;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1aa7160;
T_1 ;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1a79510;
    %vpi_func 3 25 "$random" 32 {0 0 0};
    %pad/s 5;
    %split/vec4 1;
    %assign/vec4 v0x1aa7790_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1aa76a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1aa7560_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1aa74c0_0, 0;
    %assign/vec4 v0x1aa7400_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 26 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x1a64a60;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1aa9630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1aa9a10_0, 0, 1;
    %end;
    .thread T_2, $init;
    .scope S_0x1a64a60;
T_3 ;
T_3.0 ;
    %delay 5, 0;
    %load/vec4 v0x1aa9630_0;
    %inv;
    %store/vec4 v0x1aa9630_0, 0, 1;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0x1a64a60;
T_4 ;
    %vpi_call/w 3 62 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 63 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1aa7600_0, v0x1aa9ca0_0, v0x1aa9450_0, v0x1aa94f0_0, v0x1aa9590_0, v0x1aa96d0_0, v0x1aa9770_0, v0x1aa98b0_0, v0x1aa9810_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x1a64a60;
T_5 ;
    %load/vec4 v0x1aa9950_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x1aa9950_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1aa9950_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 105 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.1;
T_5.0 ;
    %vpi_call/w 3 106 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_5.1 ;
    %load/vec4 v0x1aa9950_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1aa9950_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 108 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 109 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1aa9950_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1aa9950_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 110 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_5, $final;
    .scope S_0x1a64a60;
T_6 ;
    %wait E_0x1a79510;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1aa9950_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1aa9950_0, 4, 32;
    %load/vec4 v0x1aa9ad0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x1aa9950_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %vpi_func 3 121 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1aa9950_0, 4, 32;
T_6.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1aa9950_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1aa9950_0, 4, 32;
T_6.0 ;
    %load/vec4 v0x1aa98b0_0;
    %load/vec4 v0x1aa98b0_0;
    %load/vec4 v0x1aa9810_0;
    %xor;
    %load/vec4 v0x1aa98b0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.4, 6;
    %load/vec4 v0x1aa9950_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.6, 4;
    %vpi_func 3 125 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1aa9950_0, 4, 32;
T_6.6 ;
    %load/vec4 v0x1aa9950_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1aa9950_0, 4, 32;
T_6.4 ;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/vector5/vector5_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307/can5_depth5/machine/vector5/iter0/response0/top_module.sv";
