
## RTL Design using Verilog with SKY130 Technology

[MY WORK](https://github.com/jyotikedia-photonics/rvmyth_avsddac_interface/blob/main/Figures/RTL_doc.docx.pdf)


