Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sun Apr  9 16:15:19 2023
| Host         : LAPTOP-JNSJ8DCA running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                  Violations  
---------  ----------------  -------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                  1000        
SYNTH-10   Warning           Wide multiplier                              4           
TIMING-20  Warning           Non-clocked latch                            490         
ULMTCS-1   Warning           Control Sets use limits recommend reduction  1           
XDCH-2     Warning           Same min and max delay values on IO port     17          
LATCH-1    Advisory          Existing latches in the design               1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (62720)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (37046)
5. checking no_input_delay (2)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (62720)
----------------------------
 There are 17550 register/latch pins with no clock driven by root clock pin: en_clk (HIGH)

 There are 391 register/latch pins with no clock driven by root clock pin: reset (HIGH)

 There are 226 register/latch pins with no clock driven by root clock pin: Core_0/cpu_0/LLbit_reg0/LLbit_o_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_0/cpu_0/cp0_reg0/status_o_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_0/cpu_0/cp0_reg0/status_o_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_0/cpu_0/cp0_reg0/status_o_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_0/cpu_0/cp0_reg0/status_o_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_0/cpu_0/cp0_reg0/status_o_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_0/cpu_0/div0/ready_o_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_0/cpu_0/ex0/cp0_reg_read_addr_o_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_0/cpu_0/ex0/cp0_reg_read_addr_o_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_0/cpu_0/ex0/cp0_reg_read_addr_o_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_0/cpu_0/ex0/cp0_reg_read_addr_o_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_0/cpu_0/ex0/cp0_reg_read_addr_o_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_0/cpu_0/ex0/stallreq_for_madd_msub_reg/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Core_0/cpu_0/ex_mem0/cnt_o_reg[0]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: Core_0/cpu_0/ex_mem0/cnt_o_reg[1]/Q (HIGH)

 There are 226 register/latch pins with no clock driven by root clock pin: Core_0/cpu_0/ex_mem0/mem_aluop_reg[0]/Q (HIGH)

 There are 226 register/latch pins with no clock driven by root clock pin: Core_0/cpu_0/ex_mem0/mem_aluop_reg[1]/Q (HIGH)

 There are 226 register/latch pins with no clock driven by root clock pin: Core_0/cpu_0/ex_mem0/mem_aluop_reg[2]/Q (HIGH)

 There are 226 register/latch pins with no clock driven by root clock pin: Core_0/cpu_0/ex_mem0/mem_aluop_reg[3]/Q (HIGH)

 There are 226 register/latch pins with no clock driven by root clock pin: Core_0/cpu_0/ex_mem0/mem_aluop_reg[4]/Q (HIGH)

 There are 226 register/latch pins with no clock driven by root clock pin: Core_0/cpu_0/ex_mem0/mem_aluop_reg[5]/Q (HIGH)

 There are 226 register/latch pins with no clock driven by root clock pin: Core_0/cpu_0/ex_mem0/mem_aluop_reg[6]/Q (HIGH)

 There are 226 register/latch pins with no clock driven by root clock pin: Core_0/cpu_0/ex_mem0/mem_aluop_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_0/cpu_0/ex_mem0/mem_current_inst_address_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_0/cpu_0/ex_mem0/mem_current_inst_address_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_0/cpu_0/ex_mem0/mem_current_inst_address_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_0/cpu_0/ex_mem0/mem_current_inst_address_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_0/cpu_0/ex_mem0/mem_current_inst_address_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_0/cpu_0/ex_mem0/mem_current_inst_address_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_0/cpu_0/ex_mem0/mem_current_inst_address_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_0/cpu_0/ex_mem0/mem_current_inst_address_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_0/cpu_0/ex_mem0/mem_current_inst_address_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_0/cpu_0/ex_mem0/mem_current_inst_address_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_0/cpu_0/ex_mem0/mem_current_inst_address_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_0/cpu_0/ex_mem0/mem_current_inst_address_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_0/cpu_0/ex_mem0/mem_current_inst_address_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_0/cpu_0/ex_mem0/mem_current_inst_address_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_0/cpu_0/ex_mem0/mem_current_inst_address_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_0/cpu_0/ex_mem0/mem_current_inst_address_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_0/cpu_0/ex_mem0/mem_current_inst_address_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_0/cpu_0/ex_mem0/mem_current_inst_address_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_0/cpu_0/ex_mem0/mem_current_inst_address_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_0/cpu_0/ex_mem0/mem_current_inst_address_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_0/cpu_0/ex_mem0/mem_current_inst_address_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_0/cpu_0/ex_mem0/mem_current_inst_address_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_0/cpu_0/ex_mem0/mem_current_inst_address_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_0/cpu_0/ex_mem0/mem_current_inst_address_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_0/cpu_0/ex_mem0/mem_current_inst_address_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_0/cpu_0/ex_mem0/mem_current_inst_address_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_0/cpu_0/ex_mem0/mem_current_inst_address_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_0/cpu_0/ex_mem0/mem_current_inst_address_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_0/cpu_0/ex_mem0/mem_current_inst_address_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_0/cpu_0/ex_mem0/mem_current_inst_address_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_0/cpu_0/ex_mem0/mem_current_inst_address_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_0/cpu_0/ex_mem0/mem_current_inst_address_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_0/cpu_0/ex_mem0/mem_excepttype_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_0/cpu_0/ex_mem0/mem_excepttype_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_0/cpu_0/ex_mem0/mem_excepttype_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_0/cpu_0/ex_mem0/mem_excepttype_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_0/cpu_0/ex_mem0/mem_excepttype_reg[9]/Q (HIGH)

 There are 231 register/latch pins with no clock driven by root clock pin: Core_0/cpu_0/id_ex0/ex_aluop_reg[0]/Q (HIGH)

 There are 231 register/latch pins with no clock driven by root clock pin: Core_0/cpu_0/id_ex0/ex_aluop_reg[1]/Q (HIGH)

 There are 231 register/latch pins with no clock driven by root clock pin: Core_0/cpu_0/id_ex0/ex_aluop_reg[2]/Q (HIGH)

 There are 231 register/latch pins with no clock driven by root clock pin: Core_0/cpu_0/id_ex0/ex_aluop_reg[3]/Q (HIGH)

 There are 231 register/latch pins with no clock driven by root clock pin: Core_0/cpu_0/id_ex0/ex_aluop_reg[4]/Q (HIGH)

 There are 231 register/latch pins with no clock driven by root clock pin: Core_0/cpu_0/id_ex0/ex_aluop_reg[5]/Q (HIGH)

 There are 231 register/latch pins with no clock driven by root clock pin: Core_0/cpu_0/id_ex0/ex_aluop_reg[6]/Q (HIGH)

 There are 231 register/latch pins with no clock driven by root clock pin: Core_0/cpu_0/id_ex0/ex_aluop_reg[7]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_0/cpu_0/id_ex0/ex_wd_reg[0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_0/cpu_0/id_ex0/ex_wd_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_0/cpu_0/id_ex0/ex_wd_reg[2]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_0/cpu_0/id_ex0/ex_wd_reg[3]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_0/cpu_0/id_ex0/ex_wd_reg[4]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_0/cpu_0/if_id0/id_inst_reg[0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_0/cpu_0/if_id0/id_inst_reg[10]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_0/cpu_0/if_id0/id_inst_reg[16]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_0/cpu_0/if_id0/id_inst_reg[17]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_0/cpu_0/if_id0/id_inst_reg[18]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_0/cpu_0/if_id0/id_inst_reg[19]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_0/cpu_0/if_id0/id_inst_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_0/cpu_0/if_id0/id_inst_reg[20]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_0/cpu_0/if_id0/id_inst_reg[21]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_0/cpu_0/if_id0/id_inst_reg[22]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_0/cpu_0/if_id0/id_inst_reg[23]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_0/cpu_0/if_id0/id_inst_reg[24]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_0/cpu_0/if_id0/id_inst_reg[25]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_0/cpu_0/if_id0/id_inst_reg[26]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_0/cpu_0/if_id0/id_inst_reg[27]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_0/cpu_0/if_id0/id_inst_reg[28]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_0/cpu_0/if_id0/id_inst_reg[29]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_0/cpu_0/if_id0/id_inst_reg[2]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_0/cpu_0/if_id0/id_inst_reg[30]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_0/cpu_0/if_id0/id_inst_reg[31]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_0/cpu_0/if_id0/id_inst_reg[3]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_0/cpu_0/if_id0/id_inst_reg[4]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_0/cpu_0/if_id0/id_inst_reg[5]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_0/cpu_0/if_id0/id_inst_reg[6]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_0/cpu_0/if_id0/id_inst_reg[7]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_0/cpu_0/if_id0/id_inst_reg[8]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_0/cpu_0/if_id0/id_inst_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_0/cpu_0/mem0/cp0_cause_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_0/cpu_0/mem0/cp0_cause_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_0/cpu_0/mem0/cp0_cause_reg[9]/Q (HIGH)

 There are 226 register/latch pins with no clock driven by root clock pin: Core_0/cpu_0/mem_wb0/wb_LLbit_value_reg/Q (HIGH)

 There are 226 register/latch pins with no clock driven by root clock pin: Core_0/cpu_0/mem_wb0/wb_LLbit_we_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_0/cpu_0/mem_wb0/wb_cp0_reg_data_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_0/cpu_0/mem_wb0/wb_cp0_reg_data_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_0/cpu_0/mem_wb0/wb_cp0_reg_data_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_0/cpu_0/mem_wb0/wb_cp0_reg_data_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_0/cpu_0/mem_wb0/wb_cp0_reg_data_reg[9]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: Core_0/cpu_0/mem_wb0/wb_cp0_reg_we_reg/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: Core_0/cpu_0/mem_wb0/wb_cp0_reg_write_addr_reg[0]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: Core_0/cpu_0/mem_wb0/wb_cp0_reg_write_addr_reg[1]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: Core_0/cpu_0/mem_wb0/wb_cp0_reg_write_addr_reg[2]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: Core_0/cpu_0/mem_wb0/wb_cp0_reg_write_addr_reg[3]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: Core_0/cpu_0/mem_wb0/wb_cp0_reg_write_addr_reg[4]/Q (HIGH)

 There are 17550 register/latch pins with no clock driven by root clock pin: c_div_0/oclk_reg/Q (HIGH)

 There are 17604 register/latch pins with no clock driven by root clock pin: s_div_0/oclk_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: seg7_0/cnt_reg[14]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (37046)
----------------------------------------------------
 There are 37042 pins that are not constrained for maximum delay. (HIGH)

 There are 4 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.756        0.000                      0                  132        0.279        0.000                      0                  132        4.500        0.000                       0                    67  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pin             5.680        0.000                      0                   66        0.279        0.000                      0                   66        4.500        0.000                       0                    67  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_pin            clk_pin                  4.756        0.000                      0                   66        2.387        0.000                      0                   66  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_pin                     


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pin
  To Clock:  clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.680ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.279ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.680ns  (required time - arrival time)
  Source:                 s_div_0/i_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_div_0/i_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pin rise@10.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        4.296ns  (logic 0.828ns (19.275%)  route 3.468ns (80.725%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.617     5.219    s_div_0/CLK
    SLICE_X32Y116        FDCE                                         r  s_div_0/i_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y116        FDCE (Prop_fdce_C_Q)         0.456     5.675 r  s_div_0/i_reg[29]/Q
                         net (fo=2, routed)           0.862     6.538    s_div_0/i_reg_n_6_[29]
    SLICE_X32Y116        LUT4 (Prop_lut4_I0_O)        0.124     6.662 r  s_div_0/i[31]_i_8__0/O
                         net (fo=1, routed)           0.416     7.078    s_div_0/i[31]_i_8__0_n_6
    SLICE_X32Y115        LUT5 (Prop_lut5_I4_O)        0.124     7.202 r  s_div_0/i[31]_i_3__0/O
                         net (fo=32, routed)          2.189     9.391    s_div_0/i[31]_i_3__0_n_6
    SLICE_X33Y108        LUT5 (Prop_lut5_I1_O)        0.124     9.515 r  s_div_0/i[2]_i_1__0/O
                         net (fo=1, routed)           0.000     9.515    s_div_0/i[2]
    SLICE_X33Y108        FDCE                                         r  s_div_0/i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.503    14.925    s_div_0/CLK
    SLICE_X33Y108        FDCE                                         r  s_div_0/i_reg[2]/C
                         clock pessimism              0.276    15.201    
                         clock uncertainty           -0.035    15.166    
    SLICE_X33Y108        FDCE (Setup_fdce_C_D)        0.029    15.195    s_div_0/i_reg[2]
  -------------------------------------------------------------------
                         required time                         15.195    
                         arrival time                          -9.515    
  -------------------------------------------------------------------
                         slack                                  5.680    

Slack (MET) :             5.839ns  (required time - arrival time)
  Source:                 s_div_0/i_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_div_0/i_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pin rise@10.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        4.138ns  (logic 0.828ns (20.009%)  route 3.310ns (79.991%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.617     5.219    s_div_0/CLK
    SLICE_X32Y116        FDCE                                         r  s_div_0/i_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y116        FDCE (Prop_fdce_C_Q)         0.456     5.675 r  s_div_0/i_reg[29]/Q
                         net (fo=2, routed)           0.862     6.538    s_div_0/i_reg_n_6_[29]
    SLICE_X32Y116        LUT4 (Prop_lut4_I0_O)        0.124     6.662 r  s_div_0/i[31]_i_8__0/O
                         net (fo=1, routed)           0.416     7.078    s_div_0/i[31]_i_8__0_n_6
    SLICE_X32Y115        LUT5 (Prop_lut5_I4_O)        0.124     7.202 r  s_div_0/i[31]_i_3__0/O
                         net (fo=32, routed)          2.032     9.233    s_div_0/i[31]_i_3__0_n_6
    SLICE_X32Y110        LUT5 (Prop_lut5_I1_O)        0.124     9.357 r  s_div_0/i[7]_i_1__0/O
                         net (fo=1, routed)           0.000     9.357    s_div_0/i[7]
    SLICE_X32Y110        FDCE                                         r  s_div_0/i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.502    14.924    s_div_0/CLK
    SLICE_X32Y110        FDCE                                         r  s_div_0/i_reg[7]/C
                         clock pessimism              0.276    15.200    
                         clock uncertainty           -0.035    15.165    
    SLICE_X32Y110        FDCE (Setup_fdce_C_D)        0.031    15.196    s_div_0/i_reg[7]
  -------------------------------------------------------------------
                         required time                         15.196    
                         arrival time                          -9.357    
  -------------------------------------------------------------------
                         slack                                  5.839    

Slack (MET) :             5.881ns  (required time - arrival time)
  Source:                 s_div_0/i_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_div_0/i_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pin rise@10.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        4.096ns  (logic 0.828ns (20.214%)  route 3.268ns (79.786%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.617     5.219    s_div_0/CLK
    SLICE_X32Y116        FDCE                                         r  s_div_0/i_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y116        FDCE (Prop_fdce_C_Q)         0.456     5.675 r  s_div_0/i_reg[29]/Q
                         net (fo=2, routed)           0.862     6.538    s_div_0/i_reg_n_6_[29]
    SLICE_X32Y116        LUT4 (Prop_lut4_I0_O)        0.124     6.662 r  s_div_0/i[31]_i_8__0/O
                         net (fo=1, routed)           0.416     7.078    s_div_0/i[31]_i_8__0_n_6
    SLICE_X32Y115        LUT5 (Prop_lut5_I4_O)        0.124     7.202 r  s_div_0/i[31]_i_3__0/O
                         net (fo=32, routed)          1.990     9.191    s_div_0/i[31]_i_3__0_n_6
    SLICE_X32Y109        LUT5 (Prop_lut5_I1_O)        0.124     9.315 r  s_div_0/i[1]_i_1__0/O
                         net (fo=1, routed)           0.000     9.315    s_div_0/i[1]
    SLICE_X32Y109        FDCE                                         r  s_div_0/i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.502    14.924    s_div_0/CLK
    SLICE_X32Y109        FDCE                                         r  s_div_0/i_reg[1]/C
                         clock pessimism              0.276    15.200    
                         clock uncertainty           -0.035    15.165    
    SLICE_X32Y109        FDCE (Setup_fdce_C_D)        0.031    15.196    s_div_0/i_reg[1]
  -------------------------------------------------------------------
                         required time                         15.196    
                         arrival time                          -9.315    
  -------------------------------------------------------------------
                         slack                                  5.881    

Slack (MET) :             5.907ns  (required time - arrival time)
  Source:                 s_div_0/i_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_div_0/i_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pin rise@10.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        4.071ns  (logic 0.828ns (20.341%)  route 3.243ns (79.659%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.617     5.219    s_div_0/CLK
    SLICE_X32Y116        FDCE                                         r  s_div_0/i_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y116        FDCE (Prop_fdce_C_Q)         0.456     5.675 r  s_div_0/i_reg[29]/Q
                         net (fo=2, routed)           0.862     6.538    s_div_0/i_reg_n_6_[29]
    SLICE_X32Y116        LUT4 (Prop_lut4_I0_O)        0.124     6.662 r  s_div_0/i[31]_i_8__0/O
                         net (fo=1, routed)           0.416     7.078    s_div_0/i[31]_i_8__0_n_6
    SLICE_X32Y115        LUT5 (Prop_lut5_I4_O)        0.124     7.202 r  s_div_0/i[31]_i_3__0/O
                         net (fo=32, routed)          1.964     9.166    s_div_0/i[31]_i_3__0_n_6
    SLICE_X33Y108        LUT5 (Prop_lut5_I1_O)        0.124     9.290 r  s_div_0/i[3]_i_1__0/O
                         net (fo=1, routed)           0.000     9.290    s_div_0/i[3]
    SLICE_X33Y108        FDCE                                         r  s_div_0/i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.503    14.925    s_div_0/CLK
    SLICE_X33Y108        FDCE                                         r  s_div_0/i_reg[3]/C
                         clock pessimism              0.276    15.201    
                         clock uncertainty           -0.035    15.166    
    SLICE_X33Y108        FDCE (Setup_fdce_C_D)        0.031    15.197    s_div_0/i_reg[3]
  -------------------------------------------------------------------
                         required time                         15.197    
                         arrival time                          -9.290    
  -------------------------------------------------------------------
                         slack                                  5.907    

Slack (MET) :             5.963ns  (required time - arrival time)
  Source:                 c_div_0/i_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c_div_0/i_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pin rise@10.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        4.004ns  (logic 0.890ns (22.227%)  route 3.114ns (77.773%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.223ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.621     5.223    c_div_0/CLK
    SLICE_X38Y109        FDCE                                         r  c_div_0/i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y109        FDCE (Prop_fdce_C_Q)         0.518     5.741 r  c_div_0/i_reg[5]/Q
                         net (fo=2, routed)           0.870     6.611    c_div_0/i[5]
    SLICE_X38Y109        LUT4 (Prop_lut4_I1_O)        0.124     6.735 r  c_div_0/i[31]_i_9/O
                         net (fo=1, routed)           0.427     7.162    c_div_0/i[31]_i_9_n_6
    SLICE_X38Y108        LUT5 (Prop_lut5_I4_O)        0.124     7.286 r  c_div_0/i[31]_i_4/O
                         net (fo=32, routed)          1.817     9.103    c_div_0/i[31]_i_4_n_6
    SLICE_X40Y114        LUT5 (Prop_lut5_I2_O)        0.124     9.227 r  c_div_0/i[26]_i_1/O
                         net (fo=1, routed)           0.000     9.227    c_div_0/i_0[26]
    SLICE_X40Y114        FDCE                                         r  c_div_0/i_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.497    14.919    c_div_0/CLK
    SLICE_X40Y114        FDCE                                         r  c_div_0/i_reg[26]/C
                         clock pessimism              0.276    15.195    
                         clock uncertainty           -0.035    15.160    
    SLICE_X40Y114        FDCE (Setup_fdce_C_D)        0.031    15.191    c_div_0/i_reg[26]
  -------------------------------------------------------------------
                         required time                         15.191    
                         arrival time                          -9.227    
  -------------------------------------------------------------------
                         slack                                  5.963    

Slack (MET) :             5.995ns  (required time - arrival time)
  Source:                 c_div_0/i_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c_div_0/i_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pin rise@10.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        4.021ns  (logic 0.890ns (22.136%)  route 3.131ns (77.864%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.223ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.621     5.223    c_div_0/CLK
    SLICE_X38Y109        FDCE                                         r  c_div_0/i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y109        FDCE (Prop_fdce_C_Q)         0.518     5.741 r  c_div_0/i_reg[5]/Q
                         net (fo=2, routed)           0.870     6.611    c_div_0/i[5]
    SLICE_X38Y109        LUT4 (Prop_lut4_I1_O)        0.124     6.735 r  c_div_0/i[31]_i_9/O
                         net (fo=1, routed)           0.427     7.162    c_div_0/i[31]_i_9_n_6
    SLICE_X38Y108        LUT5 (Prop_lut5_I4_O)        0.124     7.286 r  c_div_0/i[31]_i_4/O
                         net (fo=32, routed)          1.834     9.120    c_div_0/i[31]_i_4_n_6
    SLICE_X38Y113        LUT5 (Prop_lut5_I2_O)        0.124     9.244 r  c_div_0/i[31]_i_1/O
                         net (fo=1, routed)           0.000     9.244    c_div_0/i_0[31]
    SLICE_X38Y113        FDCE                                         r  c_div_0/i_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.497    14.919    c_div_0/CLK
    SLICE_X38Y113        FDCE                                         r  c_div_0/i_reg[31]/C
                         clock pessimism              0.276    15.195    
                         clock uncertainty           -0.035    15.160    
    SLICE_X38Y113        FDCE (Setup_fdce_C_D)        0.079    15.239    c_div_0/i_reg[31]
  -------------------------------------------------------------------
                         required time                         15.239    
                         arrival time                          -9.244    
  -------------------------------------------------------------------
                         slack                                  5.995    

Slack (MET) :             6.021ns  (required time - arrival time)
  Source:                 s_div_0/i_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_div_0/i_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pin rise@10.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        3.953ns  (logic 0.828ns (20.944%)  route 3.125ns (79.056%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.617     5.219    s_div_0/CLK
    SLICE_X32Y116        FDCE                                         r  s_div_0/i_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y116        FDCE (Prop_fdce_C_Q)         0.456     5.675 r  s_div_0/i_reg[29]/Q
                         net (fo=2, routed)           0.862     6.538    s_div_0/i_reg_n_6_[29]
    SLICE_X32Y116        LUT4 (Prop_lut4_I0_O)        0.124     6.662 r  s_div_0/i[31]_i_8__0/O
                         net (fo=1, routed)           0.416     7.078    s_div_0/i[31]_i_8__0_n_6
    SLICE_X32Y115        LUT5 (Prop_lut5_I4_O)        0.124     7.202 r  s_div_0/i[31]_i_3__0/O
                         net (fo=32, routed)          1.847     9.049    s_div_0/i[31]_i_3__0_n_6
    SLICE_X32Y110        LUT5 (Prop_lut5_I1_O)        0.124     9.173 r  s_div_0/i[5]_i_1__0/O
                         net (fo=1, routed)           0.000     9.173    s_div_0/i[5]
    SLICE_X32Y110        FDCE                                         r  s_div_0/i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.502    14.924    s_div_0/CLK
    SLICE_X32Y110        FDCE                                         r  s_div_0/i_reg[5]/C
                         clock pessimism              0.276    15.200    
                         clock uncertainty           -0.035    15.165    
    SLICE_X32Y110        FDCE (Setup_fdce_C_D)        0.029    15.194    s_div_0/i_reg[5]
  -------------------------------------------------------------------
                         required time                         15.194    
                         arrival time                          -9.173    
  -------------------------------------------------------------------
                         slack                                  6.021    

Slack (MET) :             6.032ns  (required time - arrival time)
  Source:                 s_div_0/i_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_div_0/i_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pin rise@10.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        3.972ns  (logic 0.828ns (20.844%)  route 3.144ns (79.156%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 14.923 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.617     5.219    s_div_0/CLK
    SLICE_X32Y116        FDCE                                         r  s_div_0/i_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y116        FDCE (Prop_fdce_C_Q)         0.456     5.675 r  s_div_0/i_reg[29]/Q
                         net (fo=2, routed)           0.862     6.538    s_div_0/i_reg_n_6_[29]
    SLICE_X32Y116        LUT4 (Prop_lut4_I0_O)        0.124     6.662 r  s_div_0/i[31]_i_8__0/O
                         net (fo=1, routed)           0.416     7.078    s_div_0/i[31]_i_8__0_n_6
    SLICE_X32Y115        LUT5 (Prop_lut5_I4_O)        0.124     7.202 r  s_div_0/i[31]_i_3__0/O
                         net (fo=32, routed)          1.866     9.068    s_div_0/i[31]_i_3__0_n_6
    SLICE_X34Y110        LUT5 (Prop_lut5_I1_O)        0.124     9.192 r  s_div_0/i[8]_i_1__0/O
                         net (fo=1, routed)           0.000     9.192    s_div_0/i[8]
    SLICE_X34Y110        FDCE                                         r  s_div_0/i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.501    14.923    s_div_0/CLK
    SLICE_X34Y110        FDCE                                         r  s_div_0/i_reg[8]/C
                         clock pessimism              0.259    15.182    
                         clock uncertainty           -0.035    15.147    
    SLICE_X34Y110        FDCE (Setup_fdce_C_D)        0.077    15.224    s_div_0/i_reg[8]
  -------------------------------------------------------------------
                         required time                         15.224    
                         arrival time                          -9.192    
  -------------------------------------------------------------------
                         slack                                  6.032    

Slack (MET) :             6.060ns  (required time - arrival time)
  Source:                 s_div_0/i_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_div_0/i_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pin rise@10.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        3.905ns  (logic 2.451ns (62.768%)  route 1.454ns (37.231%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.624     5.226    s_div_0/CLK
    SLICE_X33Y108        FDCE                                         r  s_div_0/i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y108        FDCE (Prop_fdce_C_Q)         0.456     5.682 r  s_div_0/i_reg[2]/Q
                         net (fo=2, routed)           0.649     6.332    s_div_0/i_reg_n_6_[2]
    SLICE_X33Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.006 r  s_div_0/i_reg[4]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.006    s_div_0/i_reg[4]_i_2__0_n_6
    SLICE_X33Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.120 r  s_div_0/i_reg[8]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.120    s_div_0/i_reg[8]_i_2__0_n_6
    SLICE_X33Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.234 r  s_div_0/i_reg[12]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.234    s_div_0/i_reg[12]_i_2__0_n_6
    SLICE_X33Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.348 r  s_div_0/i_reg[16]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.348    s_div_0/i_reg[16]_i_2__0_n_6
    SLICE_X33Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.462 r  s_div_0/i_reg[20]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.462    s_div_0/i_reg[20]_i_2__0_n_6
    SLICE_X33Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.576 r  s_div_0/i_reg[24]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.576    s_div_0/i_reg[24]_i_2__0_n_6
    SLICE_X33Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.690 r  s_div_0/i_reg[28]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.690    s_div_0/i_reg[28]_i_2__0_n_6
    SLICE_X33Y116        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.024 r  s_div_0/i_reg[31]_i_6__0/O[1]
                         net (fo=1, routed)           0.805     8.828    s_div_0/i_reg[31]_i_6__0_n_12
    SLICE_X32Y116        LUT5 (Prop_lut5_I4_O)        0.303     9.131 r  s_div_0/i[30]_i_1__0/O
                         net (fo=1, routed)           0.000     9.131    s_div_0/i[30]
    SLICE_X32Y116        FDCE                                         r  s_div_0/i_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.497    14.919    s_div_0/CLK
    SLICE_X32Y116        FDCE                                         r  s_div_0/i_reg[30]/C
                         clock pessimism              0.276    15.195    
                         clock uncertainty           -0.035    15.160    
    SLICE_X32Y116        FDCE (Setup_fdce_C_D)        0.031    15.191    s_div_0/i_reg[30]
  -------------------------------------------------------------------
                         required time                         15.191    
                         arrival time                          -9.131    
  -------------------------------------------------------------------
                         slack                                  6.060    

Slack (MET) :             6.088ns  (required time - arrival time)
  Source:                 c_div_0/i_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c_div_0/i_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pin rise@10.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        3.932ns  (logic 0.828ns (21.056%)  route 3.104ns (78.944%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 14.923 - 10.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.618     5.220    c_div_0/CLK
    SLICE_X40Y114        FDCE                                         r  c_div_0/i_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y114        FDCE (Prop_fdce_C_Q)         0.456     5.676 r  c_div_0/i_reg[29]/Q
                         net (fo=2, routed)           0.818     6.495    c_div_0/i[29]
    SLICE_X38Y114        LUT4 (Prop_lut4_I0_O)        0.124     6.619 r  c_div_0/i[31]_i_8/O
                         net (fo=1, routed)           0.282     6.901    c_div_0/i[31]_i_8_n_6
    SLICE_X38Y114        LUT5 (Prop_lut5_I4_O)        0.124     7.025 r  c_div_0/i[31]_i_3/O
                         net (fo=32, routed)          2.004     9.029    c_div_0/i[31]_i_3_n_6
    SLICE_X38Y108        LUT5 (Prop_lut5_I1_O)        0.124     9.153 r  c_div_0/i[1]_i_1/O
                         net (fo=1, routed)           0.000     9.153    c_div_0/i_0[1]
    SLICE_X38Y108        FDCE                                         r  c_div_0/i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.501    14.923    c_div_0/CLK
    SLICE_X38Y108        FDCE                                         r  c_div_0/i_reg[1]/C
                         clock pessimism              0.276    15.199    
                         clock uncertainty           -0.035    15.164    
    SLICE_X38Y108        FDCE (Setup_fdce_C_D)        0.077    15.241    c_div_0/i_reg[1]
  -------------------------------------------------------------------
                         required time                         15.241    
                         arrival time                          -9.153    
  -------------------------------------------------------------------
                         slack                                  6.088    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 s_div_0/oclk_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_div_0/oclk_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.180%)  route 0.185ns (49.820%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.564     1.483    s_div_0/CLK
    SLICE_X33Y108        FDCE                                         r  s_div_0/oclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y108        FDCE (Prop_fdce_C_Q)         0.141     1.624 r  s_div_0/oclk_reg/Q
                         net (fo=3, routed)           0.185     1.809    s_div_0/sclk
    SLICE_X33Y108        LUT5 (Prop_lut5_I4_O)        0.045     1.854 r  s_div_0/oclk_i_1__0/O
                         net (fo=1, routed)           0.000     1.854    s_div_0/oclk_i_1__0_n_6
    SLICE_X33Y108        FDCE                                         r  s_div_0/oclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.835     2.000    s_div_0/CLK
    SLICE_X33Y108        FDCE                                         r  s_div_0/oclk_reg/C
                         clock pessimism             -0.516     1.483    
    SLICE_X33Y108        FDCE (Hold_fdce_C_D)         0.092     1.575    s_div_0/oclk_reg
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 s_div_0/i_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_div_0/i_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.564     1.483    s_div_0/CLK
    SLICE_X32Y109        FDCE                                         r  s_div_0/i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y109        FDCE (Prop_fdce_C_Q)         0.141     1.624 f  s_div_0/i_reg[0]/Q
                         net (fo=3, routed)           0.185     1.809    s_div_0/i_reg_n_6_[0]
    SLICE_X32Y109        LUT1 (Prop_lut1_I0_O)        0.045     1.854 r  s_div_0/i[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.854    s_div_0/i[0]
    SLICE_X32Y109        FDCE                                         r  s_div_0/i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.835     2.000    s_div_0/CLK
    SLICE_X32Y109        FDCE                                         r  s_div_0/i_reg[0]/C
                         clock pessimism             -0.516     1.483    
    SLICE_X32Y109        FDCE (Hold_fdce_C_D)         0.091     1.574    s_div_0/i_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 s_div_0/i_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_div_0/i_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.231ns (52.882%)  route 0.206ns (47.118%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.564     1.483    s_div_0/CLK
    SLICE_X33Y108        FDCE                                         r  s_div_0/i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y108        FDCE (Prop_fdce_C_Q)         0.141     1.624 r  s_div_0/i_reg[3]/Q
                         net (fo=2, routed)           0.123     1.748    s_div_0/i_reg_n_6_[3]
    SLICE_X32Y109        LUT5 (Prop_lut5_I1_O)        0.045     1.793 r  s_div_0/i[31]_i_4__0/O
                         net (fo=32, routed)          0.082     1.875    s_div_0/i[31]_i_4__0_n_6
    SLICE_X32Y109        LUT5 (Prop_lut5_I2_O)        0.045     1.920 r  s_div_0/i[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.920    s_div_0/i[1]
    SLICE_X32Y109        FDCE                                         r  s_div_0/i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.835     2.000    s_div_0/CLK
    SLICE_X32Y109        FDCE                                         r  s_div_0/i_reg[1]/C
                         clock pessimism             -0.500     1.499    
    SLICE_X32Y109        FDCE (Hold_fdce_C_D)         0.092     1.591    s_div_0/i_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 c_div_0/i_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c_div_0/i_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.186ns (43.997%)  route 0.237ns (56.003%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.561     1.480    c_div_0/CLK
    SLICE_X40Y108        FDCE                                         r  c_div_0/i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y108        FDCE (Prop_fdce_C_Q)         0.141     1.621 f  c_div_0/i_reg[0]/Q
                         net (fo=3, routed)           0.237     1.858    c_div_0/i[0]
    SLICE_X40Y108        LUT1 (Prop_lut1_I0_O)        0.045     1.903 r  c_div_0/i[0]_i_1/O
                         net (fo=1, routed)           0.000     1.903    c_div_0/i_0[0]
    SLICE_X40Y108        FDCE                                         r  c_div_0/i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.833     1.998    c_div_0/CLK
    SLICE_X40Y108        FDCE                                         r  c_div_0/i_reg[0]/C
                         clock pessimism             -0.517     1.480    
    SLICE_X40Y108        FDCE (Hold_fdce_C_D)         0.092     1.572    c_div_0/i_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 c_div_0/oclk_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c_div_0/oclk_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.186ns (43.185%)  route 0.245ns (56.815%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.561     1.480    c_div_0/CLK
    SLICE_X40Y108        FDCE                                         r  c_div_0/oclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y108        FDCE (Prop_fdce_C_Q)         0.141     1.621 r  c_div_0/oclk_reg/Q
                         net (fo=2, routed)           0.245     1.866    c_div_0/oclk_reg_0
    SLICE_X40Y108        LUT5 (Prop_lut5_I4_O)        0.045     1.911 r  c_div_0/oclk_i_1/O
                         net (fo=1, routed)           0.000     1.911    c_div_0/oclk_i_1_n_6
    SLICE_X40Y108        FDCE                                         r  c_div_0/oclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.833     1.998    c_div_0/CLK
    SLICE_X40Y108        FDCE                                         r  c_div_0/oclk_reg/C
                         clock pessimism             -0.517     1.480    
    SLICE_X40Y108        FDCE (Hold_fdce_C_D)         0.092     1.572    c_div_0/oclk_reg
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 c_div_0/i_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c_div_0/i_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.231ns (47.009%)  route 0.260ns (52.991%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.558     1.477    c_div_0/CLK
    SLICE_X40Y114        FDCE                                         r  c_div_0/i_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y114        FDCE (Prop_fdce_C_Q)         0.141     1.618 r  c_div_0/i_reg[26]/Q
                         net (fo=2, routed)           0.172     1.790    c_div_0/i[26]
    SLICE_X38Y114        LUT5 (Prop_lut5_I0_O)        0.045     1.835 r  c_div_0/i[31]_i_3/O
                         net (fo=32, routed)          0.089     1.924    c_div_0/i[31]_i_3_n_6
    SLICE_X38Y114        LUT5 (Prop_lut5_I1_O)        0.045     1.969 r  c_div_0/i[30]_i_1/O
                         net (fo=1, routed)           0.000     1.969    c_div_0/i_0[30]
    SLICE_X38Y114        FDCE                                         r  c_div_0/i_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.829     1.994    c_div_0/CLK
    SLICE_X38Y114        FDCE                                         r  c_div_0/i_reg[30]/C
                         clock pessimism             -0.501     1.492    
    SLICE_X38Y114        FDCE (Hold_fdce_C_D)         0.121     1.613    c_div_0/i_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.969    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 c_div_0/i_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c_div_0/i_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.231ns (46.818%)  route 0.262ns (53.182%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.558     1.477    c_div_0/CLK
    SLICE_X40Y114        FDCE                                         r  c_div_0/i_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y114        FDCE (Prop_fdce_C_Q)         0.141     1.618 r  c_div_0/i_reg[26]/Q
                         net (fo=2, routed)           0.172     1.790    c_div_0/i[26]
    SLICE_X38Y114        LUT5 (Prop_lut5_I0_O)        0.045     1.835 r  c_div_0/i[31]_i_3/O
                         net (fo=32, routed)          0.091     1.926    c_div_0/i[31]_i_3_n_6
    SLICE_X38Y114        LUT5 (Prop_lut5_I1_O)        0.045     1.971 r  c_div_0/i[27]_i_1/O
                         net (fo=1, routed)           0.000     1.971    c_div_0/i_0[27]
    SLICE_X38Y114        FDCE                                         r  c_div_0/i_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.829     1.994    c_div_0/CLK
    SLICE_X38Y114        FDCE                                         r  c_div_0/i_reg[27]/C
                         clock pessimism             -0.501     1.492    
    SLICE_X38Y114        FDCE (Hold_fdce_C_D)         0.120     1.612    c_div_0/i_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.405ns  (arrival time - required time)
  Source:                 c_div_0/i_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c_div_0/i_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.254ns (48.280%)  route 0.272ns (51.720%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.559     1.478    c_div_0/CLK
    SLICE_X38Y112        FDCE                                         r  c_div_0/i_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y112        FDCE (Prop_fdce_C_Q)         0.164     1.642 r  c_div_0/i_reg[17]/Q
                         net (fo=2, routed)           0.124     1.766    c_div_0/i[17]
    SLICE_X38Y112        LUT5 (Prop_lut5_I2_O)        0.045     1.811 r  c_div_0/i[31]_i_2/O
                         net (fo=32, routed)          0.148     1.960    c_div_0/i[31]_i_2_n_6
    SLICE_X38Y112        LUT5 (Prop_lut5_I0_O)        0.045     2.005 r  c_div_0/i[19]_i_1/O
                         net (fo=1, routed)           0.000     2.005    c_div_0/i_0[19]
    SLICE_X38Y112        FDCE                                         r  c_div_0/i_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.830     1.995    c_div_0/CLK
    SLICE_X38Y112        FDCE                                         r  c_div_0/i_reg[19]/C
                         clock pessimism             -0.516     1.478    
    SLICE_X38Y112        FDCE (Hold_fdce_C_D)         0.121     1.599    c_div_0/i_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           2.005    
  -------------------------------------------------------------------
                         slack                                  0.405    

Slack (MET) :             0.412ns  (arrival time - required time)
  Source:                 c_div_0/i_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c_div_0/i_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.231ns (42.077%)  route 0.318ns (57.923%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.560     1.479    c_div_0/CLK
    SLICE_X40Y110        FDCE                                         r  c_div_0/i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y110        FDCE (Prop_fdce_C_Q)         0.141     1.620 f  c_div_0/i_reg[9]/Q
                         net (fo=2, routed)           0.171     1.791    c_div_0/i[9]
    SLICE_X38Y110        LUT5 (Prop_lut5_I3_O)        0.045     1.836 r  c_div_0/i[31]_i_5/O
                         net (fo=32, routed)          0.147     1.983    c_div_0/i[31]_i_5_n_6
    SLICE_X38Y110        LUT5 (Prop_lut5_I3_O)        0.045     2.028 r  c_div_0/i[10]_i_1/O
                         net (fo=1, routed)           0.000     2.028    c_div_0/i_0[10]
    SLICE_X38Y110        FDCE                                         r  c_div_0/i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.832     1.997    c_div_0/CLK
    SLICE_X38Y110        FDCE                                         r  c_div_0/i_reg[10]/C
                         clock pessimism             -0.501     1.495    
    SLICE_X38Y110        FDCE (Hold_fdce_C_D)         0.121     1.616    c_div_0/i_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           2.028    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.418ns  (arrival time - required time)
  Source:                 s_div_0/i_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_div_0/i_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.231ns (45.331%)  route 0.279ns (54.669%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.564     1.483    s_div_0/CLK
    SLICE_X33Y108        FDCE                                         r  s_div_0/i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y108        FDCE (Prop_fdce_C_Q)         0.141     1.624 r  s_div_0/i_reg[3]/Q
                         net (fo=2, routed)           0.123     1.748    s_div_0/i_reg_n_6_[3]
    SLICE_X32Y109        LUT5 (Prop_lut5_I1_O)        0.045     1.793 r  s_div_0/i[31]_i_4__0/O
                         net (fo=32, routed)          0.155     1.948    s_div_0/i[31]_i_4__0_n_6
    SLICE_X33Y108        LUT5 (Prop_lut5_I2_O)        0.045     1.993 r  s_div_0/i[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.993    s_div_0/i[3]
    SLICE_X33Y108        FDCE                                         r  s_div_0/i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.835     2.000    s_div_0/CLK
    SLICE_X33Y108        FDCE                                         r  s_div_0/i_reg[3]/C
                         clock pessimism             -0.516     1.483    
    SLICE_X33Y108        FDCE (Hold_fdce_C_D)         0.092     1.575    s_div_0/i_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.993    
  -------------------------------------------------------------------
                         slack                                  0.418    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_in }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_in_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X40Y108   c_div_0/i_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X38Y110   c_div_0/i_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X38Y110   c_div_0/i_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X38Y110   c_div_0/i_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X38Y111   c_div_0/i_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X38Y111   c_div_0/i_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X38Y111   c_div_0/i_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X40Y111   c_div_0/i_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X38Y112   c_div_0/i_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X40Y108   c_div_0/i_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X40Y108   c_div_0/i_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y110   c_div_0/i_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y110   c_div_0/i_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y110   c_div_0/i_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y110   c_div_0/i_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y110   c_div_0/i_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y110   c_div_0/i_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y111   c_div_0/i_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y111   c_div_0/i_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X40Y108   c_div_0/i_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X40Y108   c_div_0/i_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y110   c_div_0/i_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y110   c_div_0/i_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y110   c_div_0/i_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y110   c_div_0/i_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y110   c_div_0/i_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y110   c_div_0/i_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y111   c_div_0/i_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y111   c_div_0/i_reg[13]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pin
  To Clock:  clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.756ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.387ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.756ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_div_0/i_reg[16]/CLR
                            (recovery check against rising-edge clock clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pin rise@10.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        8.811ns  (logic 1.477ns (16.759%)  route 7.334ns (83.241%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        4.921ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 14.921 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     2.477 f  reset_IBUF_inst/O
                         net (fo=2945, routed)        7.334     9.811    s_div_0/reset_IBUF
    SLICE_X34Y112        FDCE                                         f  s_div_0/i_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.499    14.921    s_div_0/CLK
    SLICE_X34Y112        FDCE                                         r  s_div_0/i_reg[16]/C
                         clock pessimism              0.000    14.921    
                         clock uncertainty           -0.035    14.886    
    SLICE_X34Y112        FDCE (Recov_fdce_C_CLR)     -0.319    14.567    s_div_0/i_reg[16]
  -------------------------------------------------------------------
                         required time                         14.567    
                         arrival time                          -9.811    
  -------------------------------------------------------------------
                         slack                                  4.756    

Slack (MET) :             4.760ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c_div_0/i_reg[22]/CLR
                            (recovery check against rising-edge clock clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pin rise@10.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        8.804ns  (logic 1.477ns (16.771%)  route 7.328ns (83.229%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        4.919ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     2.477 f  reset_IBUF_inst/O
                         net (fo=2945, routed)        7.328     9.804    c_div_0/reset_IBUF
    SLICE_X38Y113        FDCE                                         f  c_div_0/i_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.497    14.919    c_div_0/CLK
    SLICE_X38Y113        FDCE                                         r  c_div_0/i_reg[22]/C
                         clock pessimism              0.000    14.919    
                         clock uncertainty           -0.035    14.884    
    SLICE_X38Y113        FDCE (Recov_fdce_C_CLR)     -0.319    14.565    c_div_0/i_reg[22]
  -------------------------------------------------------------------
                         required time                         14.565    
                         arrival time                          -9.804    
  -------------------------------------------------------------------
                         slack                                  4.760    

Slack (MET) :             4.760ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c_div_0/i_reg[24]/CLR
                            (recovery check against rising-edge clock clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pin rise@10.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        8.804ns  (logic 1.477ns (16.771%)  route 7.328ns (83.229%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        4.919ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     2.477 f  reset_IBUF_inst/O
                         net (fo=2945, routed)        7.328     9.804    c_div_0/reset_IBUF
    SLICE_X38Y113        FDCE                                         f  c_div_0/i_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.497    14.919    c_div_0/CLK
    SLICE_X38Y113        FDCE                                         r  c_div_0/i_reg[24]/C
                         clock pessimism              0.000    14.919    
                         clock uncertainty           -0.035    14.884    
    SLICE_X38Y113        FDCE (Recov_fdce_C_CLR)     -0.319    14.565    c_div_0/i_reg[24]
  -------------------------------------------------------------------
                         required time                         14.565    
                         arrival time                          -9.804    
  -------------------------------------------------------------------
                         slack                                  4.760    

Slack (MET) :             4.760ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c_div_0/i_reg[31]/CLR
                            (recovery check against rising-edge clock clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pin rise@10.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        8.804ns  (logic 1.477ns (16.771%)  route 7.328ns (83.229%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        4.919ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     2.477 f  reset_IBUF_inst/O
                         net (fo=2945, routed)        7.328     9.804    c_div_0/reset_IBUF
    SLICE_X38Y113        FDCE                                         f  c_div_0/i_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.497    14.919    c_div_0/CLK
    SLICE_X38Y113        FDCE                                         r  c_div_0/i_reg[31]/C
                         clock pessimism              0.000    14.919    
                         clock uncertainty           -0.035    14.884    
    SLICE_X38Y113        FDCE (Recov_fdce_C_CLR)     -0.319    14.565    c_div_0/i_reg[31]
  -------------------------------------------------------------------
                         required time                         14.565    
                         arrival time                          -9.804    
  -------------------------------------------------------------------
                         slack                                  4.760    

Slack (MET) :             4.770ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c_div_0/i_reg[25]/CLR
                            (recovery check against rising-edge clock clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pin rise@10.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        8.708ns  (logic 1.477ns (16.956%)  route 7.232ns (83.044%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        4.919ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     2.477 f  reset_IBUF_inst/O
                         net (fo=2945, routed)        7.232     9.708    c_div_0/reset_IBUF
    SLICE_X40Y114        FDCE                                         f  c_div_0/i_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.497    14.919    c_div_0/CLK
    SLICE_X40Y114        FDCE                                         r  c_div_0/i_reg[25]/C
                         clock pessimism              0.000    14.919    
                         clock uncertainty           -0.035    14.884    
    SLICE_X40Y114        FDCE (Recov_fdce_C_CLR)     -0.405    14.479    c_div_0/i_reg[25]
  -------------------------------------------------------------------
                         required time                         14.479    
                         arrival time                          -9.708    
  -------------------------------------------------------------------
                         slack                                  4.770    

Slack (MET) :             4.770ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c_div_0/i_reg[26]/CLR
                            (recovery check against rising-edge clock clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pin rise@10.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        8.708ns  (logic 1.477ns (16.956%)  route 7.232ns (83.044%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        4.919ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     2.477 f  reset_IBUF_inst/O
                         net (fo=2945, routed)        7.232     9.708    c_div_0/reset_IBUF
    SLICE_X40Y114        FDCE                                         f  c_div_0/i_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.497    14.919    c_div_0/CLK
    SLICE_X40Y114        FDCE                                         r  c_div_0/i_reg[26]/C
                         clock pessimism              0.000    14.919    
                         clock uncertainty           -0.035    14.884    
    SLICE_X40Y114        FDCE (Recov_fdce_C_CLR)     -0.405    14.479    c_div_0/i_reg[26]
  -------------------------------------------------------------------
                         required time                         14.479    
                         arrival time                          -9.708    
  -------------------------------------------------------------------
                         slack                                  4.770    

Slack (MET) :             4.770ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c_div_0/i_reg[28]/CLR
                            (recovery check against rising-edge clock clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pin rise@10.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        8.708ns  (logic 1.477ns (16.956%)  route 7.232ns (83.044%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        4.919ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     2.477 f  reset_IBUF_inst/O
                         net (fo=2945, routed)        7.232     9.708    c_div_0/reset_IBUF
    SLICE_X40Y114        FDCE                                         f  c_div_0/i_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.497    14.919    c_div_0/CLK
    SLICE_X40Y114        FDCE                                         r  c_div_0/i_reg[28]/C
                         clock pessimism              0.000    14.919    
                         clock uncertainty           -0.035    14.884    
    SLICE_X40Y114        FDCE (Recov_fdce_C_CLR)     -0.405    14.479    c_div_0/i_reg[28]
  -------------------------------------------------------------------
                         required time                         14.479    
                         arrival time                          -9.708    
  -------------------------------------------------------------------
                         slack                                  4.770    

Slack (MET) :             4.770ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c_div_0/i_reg[29]/CLR
                            (recovery check against rising-edge clock clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pin rise@10.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        8.708ns  (logic 1.477ns (16.956%)  route 7.232ns (83.044%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        4.919ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     2.477 f  reset_IBUF_inst/O
                         net (fo=2945, routed)        7.232     9.708    c_div_0/reset_IBUF
    SLICE_X40Y114        FDCE                                         f  c_div_0/i_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.497    14.919    c_div_0/CLK
    SLICE_X40Y114        FDCE                                         r  c_div_0/i_reg[29]/C
                         clock pessimism              0.000    14.919    
                         clock uncertainty           -0.035    14.884    
    SLICE_X40Y114        FDCE (Recov_fdce_C_CLR)     -0.405    14.479    c_div_0/i_reg[29]
  -------------------------------------------------------------------
                         required time                         14.479    
                         arrival time                          -9.708    
  -------------------------------------------------------------------
                         slack                                  4.770    

Slack (MET) :             4.780ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_div_0/i_reg[21]/CLR
                            (recovery check against rising-edge clock clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pin rise@10.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        8.700ns  (logic 1.477ns (16.972%)  route 7.224ns (83.028%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        4.921ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 14.921 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     2.477 f  reset_IBUF_inst/O
                         net (fo=2945, routed)        7.224     9.700    s_div_0/reset_IBUF
    SLICE_X32Y114        FDCE                                         f  s_div_0/i_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.499    14.921    s_div_0/CLK
    SLICE_X32Y114        FDCE                                         r  s_div_0/i_reg[21]/C
                         clock pessimism              0.000    14.921    
                         clock uncertainty           -0.035    14.886    
    SLICE_X32Y114        FDCE (Recov_fdce_C_CLR)     -0.405    14.481    s_div_0/i_reg[21]
  -------------------------------------------------------------------
                         required time                         14.481    
                         arrival time                          -9.700    
  -------------------------------------------------------------------
                         slack                                  4.780    

Slack (MET) :             4.780ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_div_0/i_reg[22]/CLR
                            (recovery check against rising-edge clock clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pin rise@10.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        8.700ns  (logic 1.477ns (16.972%)  route 7.224ns (83.028%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        4.921ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 14.921 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     2.477 f  reset_IBUF_inst/O
                         net (fo=2945, routed)        7.224     9.700    s_div_0/reset_IBUF
    SLICE_X32Y114        FDCE                                         f  s_div_0/i_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.499    14.921    s_div_0/CLK
    SLICE_X32Y114        FDCE                                         r  s_div_0/i_reg[22]/C
                         clock pessimism              0.000    14.921    
                         clock uncertainty           -0.035    14.886    
    SLICE_X32Y114        FDCE (Recov_fdce_C_CLR)     -0.405    14.481    s_div_0/i_reg[22]
  -------------------------------------------------------------------
                         required time                         14.481    
                         arrival time                          -9.700    
  -------------------------------------------------------------------
                         slack                                  4.780    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.387ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_div_0/i_reg[2]/CLR
                            (removal check against rising-edge clock clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        3.330ns  (logic 0.244ns (7.342%)  route 3.085ns (92.658%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        2.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     1.244 f  reset_IBUF_inst/O
                         net (fo=2945, routed)        3.085     4.330    s_div_0/reset_IBUF
    SLICE_X33Y108        FDCE                                         f  s_div_0/i_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.835     2.000    s_div_0/CLK
    SLICE_X33Y108        FDCE                                         r  s_div_0/i_reg[2]/C
                         clock pessimism              0.000     2.000    
                         clock uncertainty            0.035     2.035    
    SLICE_X33Y108        FDCE (Remov_fdce_C_CLR)     -0.092     1.943    s_div_0/i_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.943    
                         arrival time                           4.330    
  -------------------------------------------------------------------
                         slack                                  2.387    

Slack (MET) :             2.387ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_div_0/i_reg[3]/CLR
                            (removal check against rising-edge clock clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        3.330ns  (logic 0.244ns (7.342%)  route 3.085ns (92.658%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        2.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     1.244 f  reset_IBUF_inst/O
                         net (fo=2945, routed)        3.085     4.330    s_div_0/reset_IBUF
    SLICE_X33Y108        FDCE                                         f  s_div_0/i_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.835     2.000    s_div_0/CLK
    SLICE_X33Y108        FDCE                                         r  s_div_0/i_reg[3]/C
                         clock pessimism              0.000     2.000    
                         clock uncertainty            0.035     2.035    
    SLICE_X33Y108        FDCE (Remov_fdce_C_CLR)     -0.092     1.943    s_div_0/i_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.943    
                         arrival time                           4.330    
  -------------------------------------------------------------------
                         slack                                  2.387    

Slack (MET) :             2.387ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_div_0/i_reg[4]/CLR
                            (removal check against rising-edge clock clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        3.330ns  (logic 0.244ns (7.342%)  route 3.085ns (92.658%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        2.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     1.244 f  reset_IBUF_inst/O
                         net (fo=2945, routed)        3.085     4.330    s_div_0/reset_IBUF
    SLICE_X33Y108        FDCE                                         f  s_div_0/i_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.835     2.000    s_div_0/CLK
    SLICE_X33Y108        FDCE                                         r  s_div_0/i_reg[4]/C
                         clock pessimism              0.000     2.000    
                         clock uncertainty            0.035     2.035    
    SLICE_X33Y108        FDCE (Remov_fdce_C_CLR)     -0.092     1.943    s_div_0/i_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.943    
                         arrival time                           4.330    
  -------------------------------------------------------------------
                         slack                                  2.387    

Slack (MET) :             2.387ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_div_0/oclk_reg/CLR
                            (removal check against rising-edge clock clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        3.330ns  (logic 0.244ns (7.342%)  route 3.085ns (92.658%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        2.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     1.244 f  reset_IBUF_inst/O
                         net (fo=2945, routed)        3.085     4.330    s_div_0/reset_IBUF
    SLICE_X33Y108        FDCE                                         f  s_div_0/oclk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.835     2.000    s_div_0/CLK
    SLICE_X33Y108        FDCE                                         r  s_div_0/oclk_reg/C
                         clock pessimism              0.000     2.000    
                         clock uncertainty            0.035     2.035    
    SLICE_X33Y108        FDCE (Remov_fdce_C_CLR)     -0.092     1.943    s_div_0/oclk_reg
  -------------------------------------------------------------------
                         required time                         -1.943    
                         arrival time                           4.330    
  -------------------------------------------------------------------
                         slack                                  2.387    

Slack (MET) :             2.449ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c_div_0/i_reg[1]/CLR
                            (removal check against rising-edge clock clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        3.415ns  (logic 0.244ns (7.158%)  route 3.171ns (92.842%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        1.998ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     1.244 f  reset_IBUF_inst/O
                         net (fo=2945, routed)        3.171     4.415    c_div_0/reset_IBUF
    SLICE_X38Y108        FDCE                                         f  c_div_0/i_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.833     1.998    c_div_0/CLK
    SLICE_X38Y108        FDCE                                         r  c_div_0/i_reg[1]/C
                         clock pessimism              0.000     1.998    
                         clock uncertainty            0.035     2.033    
    SLICE_X38Y108        FDCE (Remov_fdce_C_CLR)     -0.067     1.966    c_div_0/i_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.966    
                         arrival time                           4.415    
  -------------------------------------------------------------------
                         slack                                  2.449    

Slack (MET) :             2.449ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c_div_0/i_reg[2]/CLR
                            (removal check against rising-edge clock clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        3.415ns  (logic 0.244ns (7.158%)  route 3.171ns (92.842%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        1.998ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     1.244 f  reset_IBUF_inst/O
                         net (fo=2945, routed)        3.171     4.415    c_div_0/reset_IBUF
    SLICE_X38Y108        FDCE                                         f  c_div_0/i_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.833     1.998    c_div_0/CLK
    SLICE_X38Y108        FDCE                                         r  c_div_0/i_reg[2]/C
                         clock pessimism              0.000     1.998    
                         clock uncertainty            0.035     2.033    
    SLICE_X38Y108        FDCE (Remov_fdce_C_CLR)     -0.067     1.966    c_div_0/i_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.966    
                         arrival time                           4.415    
  -------------------------------------------------------------------
                         slack                                  2.449    

Slack (MET) :             2.449ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c_div_0/i_reg[4]/CLR
                            (removal check against rising-edge clock clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        3.415ns  (logic 0.244ns (7.158%)  route 3.171ns (92.842%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        1.998ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     1.244 f  reset_IBUF_inst/O
                         net (fo=2945, routed)        3.171     4.415    c_div_0/reset_IBUF
    SLICE_X38Y108        FDCE                                         f  c_div_0/i_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.833     1.998    c_div_0/CLK
    SLICE_X38Y108        FDCE                                         r  c_div_0/i_reg[4]/C
                         clock pessimism              0.000     1.998    
                         clock uncertainty            0.035     2.033    
    SLICE_X38Y108        FDCE (Remov_fdce_C_CLR)     -0.067     1.966    c_div_0/i_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.966    
                         arrival time                           4.415    
  -------------------------------------------------------------------
                         slack                                  2.449    

Slack (MET) :             2.508ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_div_0/i_reg[0]/CLR
                            (removal check against rising-edge clock clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        3.451ns  (logic 0.244ns (7.083%)  route 3.207ns (92.917%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        2.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     1.244 f  reset_IBUF_inst/O
                         net (fo=2945, routed)        3.207     4.451    s_div_0/reset_IBUF
    SLICE_X32Y109        FDCE                                         f  s_div_0/i_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.835     2.000    s_div_0/CLK
    SLICE_X32Y109        FDCE                                         r  s_div_0/i_reg[0]/C
                         clock pessimism              0.000     2.000    
                         clock uncertainty            0.035     2.035    
    SLICE_X32Y109        FDCE (Remov_fdce_C_CLR)     -0.092     1.943    s_div_0/i_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.943    
                         arrival time                           4.451    
  -------------------------------------------------------------------
                         slack                                  2.508    

Slack (MET) :             2.508ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_div_0/i_reg[1]/CLR
                            (removal check against rising-edge clock clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        3.451ns  (logic 0.244ns (7.083%)  route 3.207ns (92.917%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        2.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     1.244 f  reset_IBUF_inst/O
                         net (fo=2945, routed)        3.207     4.451    s_div_0/reset_IBUF
    SLICE_X32Y109        FDCE                                         f  s_div_0/i_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.835     2.000    s_div_0/CLK
    SLICE_X32Y109        FDCE                                         r  s_div_0/i_reg[1]/C
                         clock pessimism              0.000     2.000    
                         clock uncertainty            0.035     2.035    
    SLICE_X32Y109        FDCE (Remov_fdce_C_CLR)     -0.092     1.943    s_div_0/i_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.943    
                         arrival time                           4.451    
  -------------------------------------------------------------------
                         slack                                  2.508    

Slack (MET) :             2.512ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c_div_0/i_reg[5]/CLR
                            (removal check against rising-edge clock clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        3.478ns  (logic 0.244ns (7.028%)  route 3.234ns (92.972%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        1.998ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     1.244 f  reset_IBUF_inst/O
                         net (fo=2945, routed)        3.234     4.478    c_div_0/reset_IBUF
    SLICE_X38Y109        FDCE                                         f  c_div_0/i_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.833     1.998    c_div_0/CLK
    SLICE_X38Y109        FDCE                                         r  c_div_0/i_reg[5]/C
                         clock pessimism              0.000     1.998    
                         clock uncertainty            0.035     2.033    
    SLICE_X38Y109        FDCE (Remov_fdce_C_CLR)     -0.067     1.966    c_div_0/i_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.966    
                         arrival time                           4.478    
  -------------------------------------------------------------------
                         slack                                  2.512    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay         36308 Endpoints
Min Delay         36308 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Core_0/cpu_0/ex_mem0/mem_aluop_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Core_0/cpu_0/id0/reg2_o_reg[28]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        56.685ns  (logic 3.441ns (6.070%)  route 53.244ns (93.930%))
  Logic Levels:           16  (FDRE=1 LUT2=1 LUT3=3 LUT4=1 LUT5=1 LUT6=6 MUXF7=2 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y94         FDRE                         0.000     0.000 r  Core_0/cpu_0/ex_mem0/mem_aluop_reg[0]/C
    SLICE_X58Y94         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  Core_0/cpu_0/ex_mem0/mem_aluop_reg[0]/Q
                         net (fo=161, routed)         3.830     4.348    Core_0/cpu_0/ex_mem0/mem_aluop_i[0]
    SLICE_X59Y69         LUT2 (Prop_lut2_I0_O)        0.150     4.498 r  Core_0/cpu_0/ex_mem0/wb_LLbit_value_i_2/O
                         net (fo=2, routed)           1.017     5.515    Core_0/cpu_0/ex_mem0/wb_LLbit_value_i_2_n_6
    SLICE_X63Y85         LUT6 (Prop_lut6_I2_O)        0.326     5.841 r  Core_0/cpu_0/ex_mem0/data_mem3[0][7]_i_8/O
                         net (fo=26, routed)          1.339     7.180    Core_0/cpu_0/ex_mem0/data_mem3[0][7]_i_8_n_6
    SLICE_X71Y93         LUT3 (Prop_lut3_I0_O)        0.124     7.304 r  Core_0/cpu_0/ex_mem0/data_mem3[1][7]_i_3/O
                         net (fo=2494, routed)       35.479    42.783    Core_0/dmem_0/mem_addr_i[2]
    SLICE_X29Y99         MUXF7 (Prop_muxf7_S_O)       0.296    43.079 r  Core_0/dmem_0/wb_wdata_reg[20]_i_367/O
                         net (fo=1, routed)           0.000    43.079    Core_0/dmem_0/wb_wdata_reg[20]_i_367_n_6
    SLICE_X29Y99         MUXF8 (Prop_muxf8_I0_O)      0.104    43.183 r  Core_0/dmem_0/wb_wdata_reg[20]_i_159/O
                         net (fo=1, routed)           0.991    44.174    Core_0/dmem_0/wb_wdata_reg[20]_i_159_n_6
    SLICE_X37Y98         LUT6 (Prop_lut6_I0_O)        0.316    44.490 r  Core_0/dmem_0/wb_wdata[20]_i_67/O
                         net (fo=1, routed)           0.000    44.490    Core_0/dmem_0/wb_wdata[20]_i_67_n_6
    SLICE_X37Y98         MUXF7 (Prop_muxf7_I0_O)      0.212    44.702 r  Core_0/dmem_0/wb_wdata_reg[20]_i_25/O
                         net (fo=1, routed)           2.168    46.870    Core_0/dmem_0/wb_wdata_reg[20]_i_25_n_6
    SLICE_X38Y67         LUT6 (Prop_lut6_I3_O)        0.299    47.169 r  Core_0/dmem_0/wb_wdata[20]_i_13/O
                         net (fo=1, routed)           1.162    48.330    Core_0/cpu_0/ex_mem0/data_mem0[4]
    SLICE_X52Y70         LUT3 (Prop_lut3_I0_O)        0.124    48.454 r  Core_0/cpu_0/ex_mem0/wb_wdata[20]_i_7/O
                         net (fo=5, routed)           1.533    49.988    Core_0/cpu_0/ex_mem0/mem_data_o[4]
    SLICE_X58Y78         LUT6 (Prop_lut6_I1_O)        0.124    50.112 r  Core_0/cpu_0/ex_mem0/wb_wdata[4]_i_5/O
                         net (fo=2, routed)           0.667    50.778    Core_0/cpu_0/ex_mem0/wb_wdata[4]_i_5_n_6
    SLICE_X59Y78         LUT6 (Prop_lut6_I1_O)        0.124    50.902 f  Core_0/cpu_0/ex_mem0/wb_wdata[28]_i_5/O
                         net (fo=1, routed)           1.035    51.938    Core_0/cpu_0/ex_mem0/wb_wdata[28]_i_5_n_6
    SLICE_X62Y80         LUT4 (Prop_lut4_I2_O)        0.148    52.086 r  Core_0/cpu_0/ex_mem0/wb_wdata[28]_i_3/O
                         net (fo=1, routed)           1.734    53.819    Core_0/cpu_0/ex_mem0/wb_wdata[28]_i_3_n_6
    SLICE_X62Y98         LUT5 (Prop_lut5_I1_O)        0.328    54.147 r  Core_0/cpu_0/ex_mem0/wb_wdata[28]_i_1/O
                         net (fo=3, routed)           0.794    54.941    Core_0/cpu_0/if_id0/mem_wdata_o[10]
    SLICE_X65Y98         LUT3 (Prop_lut3_I2_O)        0.124    55.065 r  Core_0/cpu_0/if_id0/reg2_o_reg[28]_i_4/O
                         net (fo=1, routed)           0.789    55.855    Core_0/cpu_0/if_id0/reg2_o_reg[28]_i_4_n_6
    SLICE_X67Y98         LUT6 (Prop_lut6_I5_O)        0.124    55.979 r  Core_0/cpu_0/if_id0/reg2_o_reg[28]_i_1/O
                         net (fo=1, routed)           0.706    56.685    Core_0/cpu_0/id0/ex_reg2_reg[31][28]
    SLICE_X68Y99         LDCE                                         r  Core_0/cpu_0/id0/reg2_o_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Core_0/cpu_0/ex_mem0/mem_aluop_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Core_0/cpu_0/id0/reg2_o_reg[22]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        56.061ns  (logic 3.238ns (5.776%)  route 52.823ns (94.224%))
  Logic Levels:           16  (FDRE=1 LUT2=1 LUT3=3 LUT6=8 MUXF7=2 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y94         FDRE                         0.000     0.000 r  Core_0/cpu_0/ex_mem0/mem_aluop_reg[0]/C
    SLICE_X58Y94         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  Core_0/cpu_0/ex_mem0/mem_aluop_reg[0]/Q
                         net (fo=161, routed)         3.830     4.348    Core_0/cpu_0/ex_mem0/mem_aluop_i[0]
    SLICE_X59Y69         LUT2 (Prop_lut2_I0_O)        0.150     4.498 r  Core_0/cpu_0/ex_mem0/wb_LLbit_value_i_2/O
                         net (fo=2, routed)           1.017     5.515    Core_0/cpu_0/ex_mem0/wb_LLbit_value_i_2_n_6
    SLICE_X63Y85         LUT6 (Prop_lut6_I2_O)        0.326     5.841 r  Core_0/cpu_0/ex_mem0/data_mem3[0][7]_i_8/O
                         net (fo=26, routed)          1.339     7.180    Core_0/cpu_0/ex_mem0/data_mem3[0][7]_i_8_n_6
    SLICE_X71Y93         LUT3 (Prop_lut3_I0_O)        0.124     7.304 r  Core_0/cpu_0/ex_mem0/data_mem3[1][7]_i_3/O
                         net (fo=2494, routed)       35.337    42.641    Core_0/dmem_0/mem_addr_i[2]
    SLICE_X29Y97         MUXF7 (Prop_muxf7_S_O)       0.296    42.937 r  Core_0/dmem_0/wb_wdata_reg[29]_i_182/O
                         net (fo=1, routed)           0.000    42.937    Core_0/dmem_0/wb_wdata_reg[29]_i_182_n_6
    SLICE_X29Y97         MUXF8 (Prop_muxf8_I0_O)      0.104    43.041 r  Core_0/dmem_0/wb_wdata_reg[29]_i_68/O
                         net (fo=1, routed)           1.097    44.138    Core_0/dmem_0/wb_wdata_reg[29]_i_68_n_6
    SLICE_X39Y97         LUT6 (Prop_lut6_I3_O)        0.316    44.454 r  Core_0/dmem_0/wb_wdata[29]_i_30/O
                         net (fo=1, routed)           0.000    44.454    Core_0/dmem_0/wb_wdata[29]_i_30_n_6
    SLICE_X39Y97         MUXF7 (Prop_muxf7_I0_O)      0.238    44.692 r  Core_0/dmem_0/wb_wdata_reg[29]_i_17/O
                         net (fo=1, routed)           1.797    46.488    Core_0/dmem_0/wb_wdata_reg[29]_i_17_n_6
    SLICE_X42Y66         LUT6 (Prop_lut6_I3_O)        0.298    46.786 r  Core_0/dmem_0/wb_wdata[29]_i_11/O
                         net (fo=1, routed)           1.205    47.991    Core_0/cpu_0/ex_mem0/data_mem0[7]
    SLICE_X52Y70         LUT3 (Prop_lut3_I0_O)        0.124    48.115 r  Core_0/cpu_0/ex_mem0/wb_wdata[29]_i_8/O
                         net (fo=6, routed)           1.343    49.458    Core_0/cpu_0/ex_mem0/mem_data_o[7]
    SLICE_X62Y74         LUT6 (Prop_lut6_I5_O)        0.124    49.582 f  Core_0/cpu_0/ex_mem0/wb_wdata[29]_i_6/O
                         net (fo=5, routed)           0.717    50.300    Core_0/cpu_0/ex_mem0/wb_wdata[29]_i_6_n_6
    SLICE_X63Y76         LUT6 (Prop_lut6_I0_O)        0.124    50.424 f  Core_0/cpu_0/ex_mem0/wb_wdata[29]_i_2/O
                         net (fo=22, routed)          1.228    51.652    Core_0/cpu_0/ex_mem0/wb_wdata[29]_i_2_n_6
    SLICE_X59Y75         LUT6 (Prop_lut6_I0_O)        0.124    51.776 f  Core_0/cpu_0/ex_mem0/wb_wdata[22]_i_3/O
                         net (fo=1, routed)           1.605    53.381    Core_0/cpu_0/ex_mem0/wb_wdata[22]_i_3_n_6
    SLICE_X63Y93         LUT6 (Prop_lut6_I2_O)        0.124    53.505 r  Core_0/cpu_0/ex_mem0/wb_wdata[22]_i_1/O
                         net (fo=3, routed)           0.824    54.329    Core_0/cpu_0/if_id0/mem_wdata_o[8]
    SLICE_X65Y93         LUT3 (Prop_lut3_I2_O)        0.124    54.453 r  Core_0/cpu_0/if_id0/reg2_o_reg[22]_i_4/O
                         net (fo=1, routed)           0.948    55.401    Core_0/cpu_0/if_id0/reg2_o_reg[22]_i_4_n_6
    SLICE_X69Y94         LUT6 (Prop_lut6_I5_O)        0.124    55.525 r  Core_0/cpu_0/if_id0/reg2_o_reg[22]_i_1/O
                         net (fo=1, routed)           0.536    56.061    Core_0/cpu_0/id0/ex_reg2_reg[31][22]
    SLICE_X68Y99         LDCE                                         r  Core_0/cpu_0/id0/reg2_o_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Core_0/cpu_0/ex_mem0/mem_aluop_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Core_0/cpu_0/id0/reg1_o_reg[28]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        55.735ns  (logic 3.317ns (5.951%)  route 52.418ns (94.049%))
  Logic Levels:           15  (FDRE=1 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=6 MUXF7=2 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y94         FDRE                         0.000     0.000 r  Core_0/cpu_0/ex_mem0/mem_aluop_reg[0]/C
    SLICE_X58Y94         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  Core_0/cpu_0/ex_mem0/mem_aluop_reg[0]/Q
                         net (fo=161, routed)         3.830     4.348    Core_0/cpu_0/ex_mem0/mem_aluop_i[0]
    SLICE_X59Y69         LUT2 (Prop_lut2_I0_O)        0.150     4.498 r  Core_0/cpu_0/ex_mem0/wb_LLbit_value_i_2/O
                         net (fo=2, routed)           1.017     5.515    Core_0/cpu_0/ex_mem0/wb_LLbit_value_i_2_n_6
    SLICE_X63Y85         LUT6 (Prop_lut6_I2_O)        0.326     5.841 r  Core_0/cpu_0/ex_mem0/data_mem3[0][7]_i_8/O
                         net (fo=26, routed)          1.339     7.180    Core_0/cpu_0/ex_mem0/data_mem3[0][7]_i_8_n_6
    SLICE_X71Y93         LUT3 (Prop_lut3_I0_O)        0.124     7.304 r  Core_0/cpu_0/ex_mem0/data_mem3[1][7]_i_3/O
                         net (fo=2494, routed)       35.479    42.783    Core_0/dmem_0/mem_addr_i[2]
    SLICE_X29Y99         MUXF7 (Prop_muxf7_S_O)       0.296    43.079 r  Core_0/dmem_0/wb_wdata_reg[20]_i_367/O
                         net (fo=1, routed)           0.000    43.079    Core_0/dmem_0/wb_wdata_reg[20]_i_367_n_6
    SLICE_X29Y99         MUXF8 (Prop_muxf8_I0_O)      0.104    43.183 r  Core_0/dmem_0/wb_wdata_reg[20]_i_159/O
                         net (fo=1, routed)           0.991    44.174    Core_0/dmem_0/wb_wdata_reg[20]_i_159_n_6
    SLICE_X37Y98         LUT6 (Prop_lut6_I0_O)        0.316    44.490 r  Core_0/dmem_0/wb_wdata[20]_i_67/O
                         net (fo=1, routed)           0.000    44.490    Core_0/dmem_0/wb_wdata[20]_i_67_n_6
    SLICE_X37Y98         MUXF7 (Prop_muxf7_I0_O)      0.212    44.702 r  Core_0/dmem_0/wb_wdata_reg[20]_i_25/O
                         net (fo=1, routed)           2.168    46.870    Core_0/dmem_0/wb_wdata_reg[20]_i_25_n_6
    SLICE_X38Y67         LUT6 (Prop_lut6_I3_O)        0.299    47.169 r  Core_0/dmem_0/wb_wdata[20]_i_13/O
                         net (fo=1, routed)           1.162    48.330    Core_0/cpu_0/ex_mem0/data_mem0[4]
    SLICE_X52Y70         LUT3 (Prop_lut3_I0_O)        0.124    48.454 r  Core_0/cpu_0/ex_mem0/wb_wdata[20]_i_7/O
                         net (fo=5, routed)           1.533    49.988    Core_0/cpu_0/ex_mem0/mem_data_o[4]
    SLICE_X58Y78         LUT6 (Prop_lut6_I1_O)        0.124    50.112 r  Core_0/cpu_0/ex_mem0/wb_wdata[4]_i_5/O
                         net (fo=2, routed)           0.667    50.778    Core_0/cpu_0/ex_mem0/wb_wdata[4]_i_5_n_6
    SLICE_X59Y78         LUT6 (Prop_lut6_I1_O)        0.124    50.902 f  Core_0/cpu_0/ex_mem0/wb_wdata[28]_i_5/O
                         net (fo=1, routed)           1.035    51.938    Core_0/cpu_0/ex_mem0/wb_wdata[28]_i_5_n_6
    SLICE_X62Y80         LUT4 (Prop_lut4_I2_O)        0.148    52.086 r  Core_0/cpu_0/ex_mem0/wb_wdata[28]_i_3/O
                         net (fo=1, routed)           1.734    53.819    Core_0/cpu_0/ex_mem0/wb_wdata[28]_i_3_n_6
    SLICE_X62Y98         LUT5 (Prop_lut5_I1_O)        0.328    54.147 r  Core_0/cpu_0/ex_mem0/wb_wdata[28]_i_1/O
                         net (fo=3, routed)           0.921    55.069    Core_0/cpu_0/id_ex0/mem_wdata_o[4]
    SLICE_X65Y98         LUT6 (Prop_lut6_I2_O)        0.124    55.193 r  Core_0/cpu_0/id_ex0/reg1_o_reg[28]_i_1/O
                         net (fo=1, routed)           0.543    55.735    Core_0/cpu_0/id0/D[28]
    SLICE_X65Y99         LDCE                                         r  Core_0/cpu_0/id0/reg1_o_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Core_0/cpu_0/ex_mem0/mem_aluop_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Core_0/cpu_0/id0/reg2_o_reg[30]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        55.733ns  (logic 3.570ns (6.406%)  route 52.163ns (93.594%))
  Logic Levels:           17  (FDRE=1 LUT2=1 LUT3=3 LUT5=1 LUT6=8 MUXF7=2 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y94         FDRE                         0.000     0.000 r  Core_0/cpu_0/ex_mem0/mem_aluop_reg[0]/C
    SLICE_X58Y94         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  Core_0/cpu_0/ex_mem0/mem_aluop_reg[0]/Q
                         net (fo=161, routed)         3.830     4.348    Core_0/cpu_0/ex_mem0/mem_aluop_i[0]
    SLICE_X59Y69         LUT2 (Prop_lut2_I0_O)        0.150     4.498 r  Core_0/cpu_0/ex_mem0/wb_LLbit_value_i_2/O
                         net (fo=2, routed)           1.017     5.515    Core_0/cpu_0/ex_mem0/wb_LLbit_value_i_2_n_6
    SLICE_X63Y85         LUT6 (Prop_lut6_I2_O)        0.326     5.841 r  Core_0/cpu_0/ex_mem0/data_mem3[0][7]_i_8/O
                         net (fo=26, routed)          1.339     7.180    Core_0/cpu_0/ex_mem0/data_mem3[0][7]_i_8_n_6
    SLICE_X71Y93         LUT3 (Prop_lut3_I0_O)        0.124     7.304 r  Core_0/cpu_0/ex_mem0/data_mem3[1][7]_i_3/O
                         net (fo=2494, routed)       35.469    42.773    Core_0/dmem_0/mem_addr_i[2]
    SLICE_X33Y98         MUXF7 (Prop_muxf7_S_O)       0.296    43.069 r  Core_0/dmem_0/wb_wdata_reg[6]_i_86/O
                         net (fo=1, routed)           0.000    43.069    Core_0/dmem_0/wb_wdata_reg[6]_i_86_n_6
    SLICE_X33Y98         MUXF8 (Prop_muxf8_I0_O)      0.104    43.173 r  Core_0/dmem_0/wb_wdata_reg[6]_i_38/O
                         net (fo=1, routed)           1.137    44.310    Core_0/dmem_0/wb_wdata_reg[6]_i_38_n_6
    SLICE_X44Y96         LUT6 (Prop_lut6_I0_O)        0.316    44.626 r  Core_0/dmem_0/wb_wdata[6]_i_18/O
                         net (fo=1, routed)           0.000    44.626    Core_0/dmem_0/wb_wdata[6]_i_18_n_6
    SLICE_X44Y96         MUXF7 (Prop_muxf7_I0_O)      0.212    44.838 r  Core_0/dmem_0/wb_wdata_reg[6]_i_12/O
                         net (fo=1, routed)           1.483    46.321    Core_0/dmem_0/wb_wdata_reg[6]_i_12_n_6
    SLICE_X44Y66         LUT6 (Prop_lut6_I3_O)        0.299    46.620 r  Core_0/dmem_0/wb_wdata[6]_i_9/O
                         net (fo=1, routed)           1.311    47.931    Core_0/cpu_0/ex_mem0/data_mem0[6]
    SLICE_X52Y70         LUT3 (Prop_lut3_I0_O)        0.154    48.085 r  Core_0/cpu_0/ex_mem0/wb_wdata[6]_i_7/O
                         net (fo=5, routed)           1.052    49.136    Core_0/cpu_0/ex_mem0/mem_data_o[6]
    SLICE_X59Y74         LUT6 (Prop_lut6_I5_O)        0.327    49.463 f  Core_0/cpu_0/ex_mem0/wb_wdata[6]_i_5/O
                         net (fo=2, routed)           1.216    50.680    Core_0/cpu_0/ex_mem0/wb_wdata[6]_i_5_n_6
    SLICE_X64Y75         LUT6 (Prop_lut6_I5_O)        0.124    50.804 f  Core_0/cpu_0/ex_mem0/wb_wdata[30]_i_5/O
                         net (fo=1, routed)           0.444    51.248    Core_0/cpu_0/ex_mem0/wb_wdata[30]_i_5_n_6
    SLICE_X64Y75         LUT6 (Prop_lut6_I5_O)        0.124    51.372 f  Core_0/cpu_0/ex_mem0/wb_wdata[30]_i_3/O
                         net (fo=1, routed)           0.999    52.371    Core_0/cpu_0/ex_mem0/wb_wdata[30]_i_3_n_6
    SLICE_X64Y81         LUT5 (Prop_lut5_I3_O)        0.124    52.495 r  Core_0/cpu_0/ex_mem0/wb_wdata[30]_i_2/O
                         net (fo=1, routed)           0.589    53.084    Core_0/cpu_0/ex_mem0/wb_wdata[30]_i_2_n_6
    SLICE_X64Y86         LUT6 (Prop_lut6_I5_O)        0.124    53.208 r  Core_0/cpu_0/ex_mem0/wb_wdata[30]_i_1/O
                         net (fo=3, routed)           0.929    54.137    Core_0/cpu_0/if_id0/reg2_o_reg[30]_i_1_0
    SLICE_X65Y92         LUT3 (Prop_lut3_I2_O)        0.124    54.261 r  Core_0/cpu_0/if_id0/reg2_o_reg[30]_i_4/O
                         net (fo=1, routed)           0.807    55.068    Core_0/cpu_0/if_id0/reg2_o_reg[30]_i_4_n_6
    SLICE_X65Y93         LUT6 (Prop_lut6_I5_O)        0.124    55.192 r  Core_0/cpu_0/if_id0/reg2_o_reg[30]_i_1/O
                         net (fo=1, routed)           0.541    55.733    Core_0/cpu_0/id0/ex_reg2_reg[31][30]
    SLICE_X64Y98         LDCE                                         r  Core_0/cpu_0/id0/reg2_o_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Core_0/cpu_0/ex_mem0/mem_aluop_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Core_0/cpu_0/id0/reg2_o_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        55.627ns  (logic 3.990ns (7.173%)  route 51.637ns (92.827%))
  Logic Levels:           15  (FDRE=1 LUT2=1 LUT3=3 LUT4=1 LUT5=1 LUT6=5 MUXF7=2 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y94         FDRE                         0.000     0.000 r  Core_0/cpu_0/ex_mem0/mem_aluop_reg[0]/C
    SLICE_X58Y94         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  Core_0/cpu_0/ex_mem0/mem_aluop_reg[0]/Q
                         net (fo=161, routed)         3.830     4.348    Core_0/cpu_0/ex_mem0/mem_aluop_i[0]
    SLICE_X59Y69         LUT2 (Prop_lut2_I0_O)        0.150     4.498 r  Core_0/cpu_0/ex_mem0/wb_LLbit_value_i_2/O
                         net (fo=2, routed)           1.017     5.515    Core_0/cpu_0/ex_mem0/wb_LLbit_value_i_2_n_6
    SLICE_X63Y85         LUT6 (Prop_lut6_I2_O)        0.326     5.841 r  Core_0/cpu_0/ex_mem0/data_mem3[0][7]_i_8/O
                         net (fo=26, routed)          1.339     7.180    Core_0/cpu_0/ex_mem0/data_mem3[0][7]_i_8_n_6
    SLICE_X71Y93         LUT3 (Prop_lut3_I0_O)        0.124     7.304 r  Core_0/cpu_0/ex_mem0/data_mem3[1][7]_i_3/O
                         net (fo=2494, routed)       35.321    42.624    Core_0/dmem_0/mem_addr_i[2]
    SLICE_X31Y97         MUXF7 (Prop_muxf7_S_O)       0.296    42.920 r  Core_0/dmem_0/wb_wdata_reg[17]_i_371/O
                         net (fo=1, routed)           0.000    42.920    Core_0/dmem_0/wb_wdata_reg[17]_i_371_n_6
    SLICE_X31Y97         MUXF8 (Prop_muxf8_I0_O)      0.104    43.024 r  Core_0/dmem_0/wb_wdata_reg[17]_i_161/O
                         net (fo=1, routed)           1.084    44.108    Core_0/dmem_0/wb_wdata_reg[17]_i_161_n_6
    SLICE_X39Y97         LUT6 (Prop_lut6_I3_O)        0.316    44.424 r  Core_0/dmem_0/wb_wdata[17]_i_67/O
                         net (fo=1, routed)           0.000    44.424    Core_0/dmem_0/wb_wdata[17]_i_67_n_6
    SLICE_X39Y97         MUXF7 (Prop_muxf7_I0_O)      0.212    44.636 r  Core_0/dmem_0/wb_wdata_reg[17]_i_25/O
                         net (fo=1, routed)           1.678    46.314    Core_0/dmem_0/wb_wdata_reg[17]_i_25_n_6
    SLICE_X42Y63         LUT6 (Prop_lut6_I3_O)        0.299    46.613 r  Core_0/dmem_0/wb_wdata[17]_i_13/O
                         net (fo=1, routed)           1.438    48.051    Core_0/cpu_0/ex_mem0/data_mem0[1]
    SLICE_X48Y74         LUT3 (Prop_lut3_I0_O)        0.152    48.203 r  Core_0/cpu_0/ex_mem0/wb_wdata[17]_i_7/O
                         net (fo=5, routed)           1.136    49.339    Core_0/cpu_0/ex_mem0/mem_data_o[1]
    SLICE_X58Y77         LUT5 (Prop_lut5_I0_O)        0.319    49.658 f  Core_0/cpu_0/ex_mem0/wb_wdata[1]_i_4/O
                         net (fo=1, routed)           0.827    50.485    Core_0/cpu_0/ex_mem0/wb_wdata[1]_i_4_n_6
    SLICE_X58Y79         LUT6 (Prop_lut6_I1_O)        0.348    50.833 r  Core_0/cpu_0/ex_mem0/wb_wdata[1]_i_2/O
                         net (fo=1, routed)           1.823    52.656    Core_0/cpu_0/ex_mem0/wb_wdata[1]_i_2_n_6
    SLICE_X70Y93         LUT4 (Prop_lut4_I1_O)        0.146    52.802 r  Core_0/cpu_0/ex_mem0/wb_wdata[1]_i_1/O
                         net (fo=3, routed)           0.945    53.747    Core_0/cpu_0/if_id0/reg2_o_reg[1]_i_1_0
    SLICE_X72Y93         LUT3 (Prop_lut3_I2_O)        0.354    54.101 r  Core_0/cpu_0/if_id0/reg2_o_reg[1]_i_4/O
                         net (fo=1, routed)           0.582    54.683    Core_0/cpu_0/if_id0/reg2_o_reg[1]_i_4_n_6
    SLICE_X72Y92         LUT6 (Prop_lut6_I5_O)        0.326    55.009 r  Core_0/cpu_0/if_id0/reg2_o_reg[1]_i_1/O
                         net (fo=1, routed)           0.618    55.627    Core_0/cpu_0/id0/ex_reg2_reg[31][1]
    SLICE_X72Y92         LDCE                                         r  Core_0/cpu_0/id0/reg2_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Core_0/cpu_0/ex_mem0/mem_aluop_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Core_0/cpu_0/id0/reg2_o_reg[26]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        55.549ns  (logic 3.213ns (5.784%)  route 52.336ns (94.216%))
  Logic Levels:           16  (FDRE=1 LUT2=1 LUT3=3 LUT6=8 MUXF7=2 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y94         FDRE                         0.000     0.000 r  Core_0/cpu_0/ex_mem0/mem_aluop_reg[0]/C
    SLICE_X58Y94         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  Core_0/cpu_0/ex_mem0/mem_aluop_reg[0]/Q
                         net (fo=161, routed)         3.830     4.348    Core_0/cpu_0/ex_mem0/mem_aluop_i[0]
    SLICE_X59Y69         LUT2 (Prop_lut2_I0_O)        0.150     4.498 r  Core_0/cpu_0/ex_mem0/wb_LLbit_value_i_2/O
                         net (fo=2, routed)           1.017     5.515    Core_0/cpu_0/ex_mem0/wb_LLbit_value_i_2_n_6
    SLICE_X63Y85         LUT6 (Prop_lut6_I2_O)        0.326     5.841 r  Core_0/cpu_0/ex_mem0/data_mem3[0][7]_i_8/O
                         net (fo=26, routed)          1.339     7.180    Core_0/cpu_0/ex_mem0/data_mem3[0][7]_i_8_n_6
    SLICE_X71Y93         LUT3 (Prop_lut3_I0_O)        0.124     7.304 r  Core_0/cpu_0/ex_mem0/data_mem3[1][7]_i_3/O
                         net (fo=2494, routed)       35.161    42.465    Core_0/dmem_0/mem_addr_i[2]
    SLICE_X31Y96         MUXF7 (Prop_muxf7_S_O)       0.296    42.761 r  Core_0/dmem_0/wb_wdata_reg[18]_i_197/O
                         net (fo=1, routed)           0.000    42.761    Core_0/dmem_0/wb_wdata_reg[18]_i_197_n_6
    SLICE_X31Y96         MUXF8 (Prop_muxf8_I0_O)      0.104    42.865 r  Core_0/dmem_0/wb_wdata_reg[18]_i_83/O
                         net (fo=1, routed)           0.996    43.860    Core_0/dmem_0/wb_wdata_reg[18]_i_83_n_6
    SLICE_X39Y98         LUT6 (Prop_lut6_I3_O)        0.316    44.176 r  Core_0/dmem_0/wb_wdata[18]_i_29/O
                         net (fo=1, routed)           0.000    44.176    Core_0/dmem_0/wb_wdata[18]_i_29_n_6
    SLICE_X39Y98         MUXF7 (Prop_muxf7_I0_O)      0.212    44.388 r  Core_0/dmem_0/wb_wdata_reg[18]_i_15/O
                         net (fo=1, routed)           2.172    46.560    Core_0/dmem_0/wb_wdata_reg[18]_i_15_n_6
    SLICE_X42Y65         LUT6 (Prop_lut6_I3_O)        0.299    46.859 r  Core_0/dmem_0/wb_wdata[18]_i_8/O
                         net (fo=1, routed)           1.186    48.045    Core_0/cpu_0/ex_mem0/data_mem0[2]
    SLICE_X48Y71         LUT3 (Prop_lut3_I0_O)        0.124    48.169 r  Core_0/cpu_0/ex_mem0/wb_wdata[18]_i_6/O
                         net (fo=5, routed)           1.762    49.931    Core_0/cpu_0/ex_mem0/mem_data_o[2]
    SLICE_X60Y77         LUT6 (Prop_lut6_I1_O)        0.124    50.055 r  Core_0/cpu_0/ex_mem0/wb_wdata[2]_i_5/O
                         net (fo=2, routed)           0.681    50.736    Core_0/cpu_0/ex_mem0/wb_wdata[2]_i_5_n_6
    SLICE_X60Y77         LUT6 (Prop_lut6_I1_O)        0.124    50.860 f  Core_0/cpu_0/ex_mem0/wb_wdata[26]_i_3/O
                         net (fo=1, routed)           1.081    51.941    Core_0/cpu_0/ex_mem0/wb_wdata[26]_i_3_n_6
    SLICE_X61Y83         LUT6 (Prop_lut6_I5_O)        0.124    52.065 r  Core_0/cpu_0/ex_mem0/wb_wdata[26]_i_2/O
                         net (fo=1, routed)           1.556    53.621    Core_0/cpu_0/ex_mem0/wb_wdata[26]_i_2_n_6
    SLICE_X62Y96         LUT6 (Prop_lut6_I2_O)        0.124    53.745 r  Core_0/cpu_0/ex_mem0/wb_wdata[26]_i_1/O
                         net (fo=3, routed)           0.952    54.698    Core_0/cpu_0/if_id0/reg2_o_reg[26]_i_1_0
    SLICE_X65Y99         LUT3 (Prop_lut3_I2_O)        0.124    54.822 r  Core_0/cpu_0/if_id0/reg2_o_reg[26]_i_4/O
                         net (fo=1, routed)           0.264    55.086    Core_0/cpu_0/if_id0/reg2_o_reg[26]_i_4_n_6
    SLICE_X65Y99         LUT6 (Prop_lut6_I5_O)        0.124    55.210 r  Core_0/cpu_0/if_id0/reg2_o_reg[26]_i_1/O
                         net (fo=1, routed)           0.339    55.549    Core_0/cpu_0/id0/ex_reg2_reg[31][26]
    SLICE_X68Y99         LDCE                                         r  Core_0/cpu_0/id0/reg2_o_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Core_0/cpu_0/ex_mem0/mem_aluop_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Core_0/cpu_0/id0/reg2_o_reg[27]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        55.529ns  (logic 3.466ns (6.242%)  route 52.063ns (93.758%))
  Logic Levels:           16  (FDRE=1 LUT2=1 LUT3=3 LUT4=1 LUT5=1 LUT6=6 MUXF7=2 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y94         FDRE                         0.000     0.000 r  Core_0/cpu_0/ex_mem0/mem_aluop_reg[0]/C
    SLICE_X58Y94         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  Core_0/cpu_0/ex_mem0/mem_aluop_reg[0]/Q
                         net (fo=161, routed)         3.830     4.348    Core_0/cpu_0/ex_mem0/mem_aluop_i[0]
    SLICE_X59Y69         LUT2 (Prop_lut2_I0_O)        0.150     4.498 r  Core_0/cpu_0/ex_mem0/wb_LLbit_value_i_2/O
                         net (fo=2, routed)           1.017     5.515    Core_0/cpu_0/ex_mem0/wb_LLbit_value_i_2_n_6
    SLICE_X63Y85         LUT6 (Prop_lut6_I2_O)        0.326     5.841 r  Core_0/cpu_0/ex_mem0/data_mem3[0][7]_i_8/O
                         net (fo=26, routed)          1.339     7.180    Core_0/cpu_0/ex_mem0/data_mem3[0][7]_i_8_n_6
    SLICE_X71Y93         LUT3 (Prop_lut3_I0_O)        0.124     7.304 r  Core_0/cpu_0/ex_mem0/data_mem3[1][7]_i_3/O
                         net (fo=2494, routed)       35.337    42.641    Core_0/dmem_0/mem_addr_i[2]
    SLICE_X29Y97         MUXF7 (Prop_muxf7_S_O)       0.296    42.937 r  Core_0/dmem_0/wb_wdata_reg[29]_i_182/O
                         net (fo=1, routed)           0.000    42.937    Core_0/dmem_0/wb_wdata_reg[29]_i_182_n_6
    SLICE_X29Y97         MUXF8 (Prop_muxf8_I0_O)      0.104    43.041 r  Core_0/dmem_0/wb_wdata_reg[29]_i_68/O
                         net (fo=1, routed)           1.097    44.138    Core_0/dmem_0/wb_wdata_reg[29]_i_68_n_6
    SLICE_X39Y97         LUT6 (Prop_lut6_I3_O)        0.316    44.454 r  Core_0/dmem_0/wb_wdata[29]_i_30/O
                         net (fo=1, routed)           0.000    44.454    Core_0/dmem_0/wb_wdata[29]_i_30_n_6
    SLICE_X39Y97         MUXF7 (Prop_muxf7_I0_O)      0.238    44.692 r  Core_0/dmem_0/wb_wdata_reg[29]_i_17/O
                         net (fo=1, routed)           1.797    46.488    Core_0/dmem_0/wb_wdata_reg[29]_i_17_n_6
    SLICE_X42Y66         LUT6 (Prop_lut6_I3_O)        0.298    46.786 r  Core_0/dmem_0/wb_wdata[29]_i_11/O
                         net (fo=1, routed)           1.205    47.991    Core_0/cpu_0/ex_mem0/data_mem0[7]
    SLICE_X52Y70         LUT3 (Prop_lut3_I0_O)        0.124    48.115 r  Core_0/cpu_0/ex_mem0/wb_wdata[29]_i_8/O
                         net (fo=6, routed)           1.343    49.458    Core_0/cpu_0/ex_mem0/mem_data_o[7]
    SLICE_X62Y74         LUT6 (Prop_lut6_I5_O)        0.124    49.582 f  Core_0/cpu_0/ex_mem0/wb_wdata[29]_i_6/O
                         net (fo=5, routed)           0.717    50.300    Core_0/cpu_0/ex_mem0/wb_wdata[29]_i_6_n_6
    SLICE_X63Y76         LUT6 (Prop_lut6_I0_O)        0.124    50.424 f  Core_0/cpu_0/ex_mem0/wb_wdata[29]_i_2/O
                         net (fo=22, routed)          1.129    51.553    Core_0/cpu_0/ex_mem0/wb_wdata[29]_i_2_n_6
    SLICE_X62Y80         LUT4 (Prop_lut4_I3_O)        0.124    51.677 r  Core_0/cpu_0/ex_mem0/wb_wdata[27]_i_2/O
                         net (fo=1, routed)           1.453    53.130    Core_0/cpu_0/ex_mem0/wb_wdata[27]_i_2_n_6
    SLICE_X63Y97         LUT5 (Prop_lut5_I1_O)        0.124    53.254 r  Core_0/cpu_0/ex_mem0/wb_wdata[27]_i_1/O
                         net (fo=3, routed)           1.031    54.285    Core_0/cpu_0/if_id0/mem_wdata_o[9]
    SLICE_X65Y99         LUT3 (Prop_lut3_I2_O)        0.150    54.435 r  Core_0/cpu_0/if_id0/reg2_o_reg[27]_i_4/O
                         net (fo=1, routed)           0.433    54.868    Core_0/cpu_0/if_id0/reg2_o_reg[27]_i_4_n_6
    SLICE_X65Y99         LUT6 (Prop_lut6_I5_O)        0.326    55.194 r  Core_0/cpu_0/if_id0/reg2_o_reg[27]_i_1/O
                         net (fo=1, routed)           0.334    55.529    Core_0/cpu_0/id0/ex_reg2_reg[31][27]
    SLICE_X68Y99         LDCE                                         r  Core_0/cpu_0/id0/reg2_o_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Core_0/cpu_0/ex_mem0/mem_aluop_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Core_0/cpu_0/id0/reg1_o_reg[26]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        55.524ns  (logic 3.089ns (5.563%)  route 52.435ns (94.437%))
  Logic Levels:           15  (FDRE=1 LUT2=1 LUT3=2 LUT6=8 MUXF7=2 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y94         FDRE                         0.000     0.000 r  Core_0/cpu_0/ex_mem0/mem_aluop_reg[0]/C
    SLICE_X58Y94         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  Core_0/cpu_0/ex_mem0/mem_aluop_reg[0]/Q
                         net (fo=161, routed)         3.830     4.348    Core_0/cpu_0/ex_mem0/mem_aluop_i[0]
    SLICE_X59Y69         LUT2 (Prop_lut2_I0_O)        0.150     4.498 r  Core_0/cpu_0/ex_mem0/wb_LLbit_value_i_2/O
                         net (fo=2, routed)           1.017     5.515    Core_0/cpu_0/ex_mem0/wb_LLbit_value_i_2_n_6
    SLICE_X63Y85         LUT6 (Prop_lut6_I2_O)        0.326     5.841 r  Core_0/cpu_0/ex_mem0/data_mem3[0][7]_i_8/O
                         net (fo=26, routed)          1.339     7.180    Core_0/cpu_0/ex_mem0/data_mem3[0][7]_i_8_n_6
    SLICE_X71Y93         LUT3 (Prop_lut3_I0_O)        0.124     7.304 r  Core_0/cpu_0/ex_mem0/data_mem3[1][7]_i_3/O
                         net (fo=2494, routed)       35.161    42.465    Core_0/dmem_0/mem_addr_i[2]
    SLICE_X31Y96         MUXF7 (Prop_muxf7_S_O)       0.296    42.761 r  Core_0/dmem_0/wb_wdata_reg[18]_i_197/O
                         net (fo=1, routed)           0.000    42.761    Core_0/dmem_0/wb_wdata_reg[18]_i_197_n_6
    SLICE_X31Y96         MUXF8 (Prop_muxf8_I0_O)      0.104    42.865 r  Core_0/dmem_0/wb_wdata_reg[18]_i_83/O
                         net (fo=1, routed)           0.996    43.860    Core_0/dmem_0/wb_wdata_reg[18]_i_83_n_6
    SLICE_X39Y98         LUT6 (Prop_lut6_I3_O)        0.316    44.176 r  Core_0/dmem_0/wb_wdata[18]_i_29/O
                         net (fo=1, routed)           0.000    44.176    Core_0/dmem_0/wb_wdata[18]_i_29_n_6
    SLICE_X39Y98         MUXF7 (Prop_muxf7_I0_O)      0.212    44.388 r  Core_0/dmem_0/wb_wdata_reg[18]_i_15/O
                         net (fo=1, routed)           2.172    46.560    Core_0/dmem_0/wb_wdata_reg[18]_i_15_n_6
    SLICE_X42Y65         LUT6 (Prop_lut6_I3_O)        0.299    46.859 r  Core_0/dmem_0/wb_wdata[18]_i_8/O
                         net (fo=1, routed)           1.186    48.045    Core_0/cpu_0/ex_mem0/data_mem0[2]
    SLICE_X48Y71         LUT3 (Prop_lut3_I0_O)        0.124    48.169 r  Core_0/cpu_0/ex_mem0/wb_wdata[18]_i_6/O
                         net (fo=5, routed)           1.762    49.931    Core_0/cpu_0/ex_mem0/mem_data_o[2]
    SLICE_X60Y77         LUT6 (Prop_lut6_I1_O)        0.124    50.055 r  Core_0/cpu_0/ex_mem0/wb_wdata[2]_i_5/O
                         net (fo=2, routed)           0.681    50.736    Core_0/cpu_0/ex_mem0/wb_wdata[2]_i_5_n_6
    SLICE_X60Y77         LUT6 (Prop_lut6_I1_O)        0.124    50.860 f  Core_0/cpu_0/ex_mem0/wb_wdata[26]_i_3/O
                         net (fo=1, routed)           1.081    51.941    Core_0/cpu_0/ex_mem0/wb_wdata[26]_i_3_n_6
    SLICE_X61Y83         LUT6 (Prop_lut6_I5_O)        0.124    52.065 r  Core_0/cpu_0/ex_mem0/wb_wdata[26]_i_2/O
                         net (fo=1, routed)           1.556    53.621    Core_0/cpu_0/ex_mem0/wb_wdata[26]_i_2_n_6
    SLICE_X62Y96         LUT6 (Prop_lut6_I2_O)        0.124    53.745 r  Core_0/cpu_0/ex_mem0/wb_wdata[26]_i_1/O
                         net (fo=3, routed)           1.175    54.921    Core_0/cpu_0/id_ex0/ex_reg1_reg[26]_1
    SLICE_X64Y99         LUT6 (Prop_lut6_I2_O)        0.124    55.045 r  Core_0/cpu_0/id_ex0/reg1_o_reg[26]_i_1/O
                         net (fo=1, routed)           0.479    55.524    Core_0/cpu_0/id0/D[26]
    SLICE_X67Y99         LDCE                                         r  Core_0/cpu_0/id0/reg1_o_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Core_0/cpu_0/ex_mem0/mem_aluop_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Core_0/cpu_0/id0/reg1_o_reg[13]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        55.492ns  (logic 3.114ns (5.612%)  route 52.378ns (94.388%))
  Logic Levels:           15  (FDRE=1 LUT2=1 LUT3=2 LUT5=1 LUT6=7 MUXF7=2 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y94         FDRE                         0.000     0.000 r  Core_0/cpu_0/ex_mem0/mem_aluop_reg[0]/C
    SLICE_X58Y94         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  Core_0/cpu_0/ex_mem0/mem_aluop_reg[0]/Q
                         net (fo=161, routed)         3.830     4.348    Core_0/cpu_0/ex_mem0/mem_aluop_i[0]
    SLICE_X59Y69         LUT2 (Prop_lut2_I0_O)        0.150     4.498 r  Core_0/cpu_0/ex_mem0/wb_LLbit_value_i_2/O
                         net (fo=2, routed)           1.017     5.515    Core_0/cpu_0/ex_mem0/wb_LLbit_value_i_2_n_6
    SLICE_X63Y85         LUT6 (Prop_lut6_I2_O)        0.326     5.841 r  Core_0/cpu_0/ex_mem0/data_mem3[0][7]_i_8/O
                         net (fo=26, routed)          1.339     7.180    Core_0/cpu_0/ex_mem0/data_mem3[0][7]_i_8_n_6
    SLICE_X71Y93         LUT3 (Prop_lut3_I0_O)        0.124     7.304 r  Core_0/cpu_0/ex_mem0/data_mem3[1][7]_i_3/O
                         net (fo=2494, routed)       35.337    42.641    Core_0/dmem_0/mem_addr_i[2]
    SLICE_X29Y97         MUXF7 (Prop_muxf7_S_O)       0.296    42.937 r  Core_0/dmem_0/wb_wdata_reg[29]_i_182/O
                         net (fo=1, routed)           0.000    42.937    Core_0/dmem_0/wb_wdata_reg[29]_i_182_n_6
    SLICE_X29Y97         MUXF8 (Prop_muxf8_I0_O)      0.104    43.041 r  Core_0/dmem_0/wb_wdata_reg[29]_i_68/O
                         net (fo=1, routed)           1.097    44.138    Core_0/dmem_0/wb_wdata_reg[29]_i_68_n_6
    SLICE_X39Y97         LUT6 (Prop_lut6_I3_O)        0.316    44.454 r  Core_0/dmem_0/wb_wdata[29]_i_30/O
                         net (fo=1, routed)           0.000    44.454    Core_0/dmem_0/wb_wdata[29]_i_30_n_6
    SLICE_X39Y97         MUXF7 (Prop_muxf7_I0_O)      0.238    44.692 r  Core_0/dmem_0/wb_wdata_reg[29]_i_17/O
                         net (fo=1, routed)           1.797    46.488    Core_0/dmem_0/wb_wdata_reg[29]_i_17_n_6
    SLICE_X42Y66         LUT6 (Prop_lut6_I3_O)        0.298    46.786 r  Core_0/dmem_0/wb_wdata[29]_i_11/O
                         net (fo=1, routed)           1.205    47.991    Core_0/cpu_0/ex_mem0/data_mem0[7]
    SLICE_X52Y70         LUT3 (Prop_lut3_I0_O)        0.124    48.115 r  Core_0/cpu_0/ex_mem0/wb_wdata[29]_i_8/O
                         net (fo=6, routed)           1.343    49.458    Core_0/cpu_0/ex_mem0/mem_data_o[7]
    SLICE_X62Y74         LUT6 (Prop_lut6_I5_O)        0.124    49.582 f  Core_0/cpu_0/ex_mem0/wb_wdata[29]_i_6/O
                         net (fo=5, routed)           0.717    50.300    Core_0/cpu_0/ex_mem0/wb_wdata[29]_i_6_n_6
    SLICE_X63Y76         LUT6 (Prop_lut6_I0_O)        0.124    50.424 f  Core_0/cpu_0/ex_mem0/wb_wdata[29]_i_2/O
                         net (fo=22, routed)          1.077    51.501    Core_0/cpu_0/ex_mem0/wb_wdata[29]_i_2_n_6
    SLICE_X61Y75         LUT6 (Prop_lut6_I1_O)        0.124    51.625 r  Core_0/cpu_0/ex_mem0/wb_wdata[13]_i_2/O
                         net (fo=1, routed)           1.482    53.107    Core_0/cpu_0/ex_mem0/wb_wdata[13]_i_2_n_6
    SLICE_X63Y93         LUT5 (Prop_lut5_I3_O)        0.124    53.231 r  Core_0/cpu_0/ex_mem0/wb_wdata[13]_i_1/O
                         net (fo=3, routed)           1.502    54.733    Core_0/cpu_0/if_id0/mem_wdata_o[4]
    SLICE_X67Y94         LUT6 (Prop_lut6_I2_O)        0.124    54.857 r  Core_0/cpu_0/if_id0/reg1_o_reg[13]_i_1/O
                         net (fo=1, routed)           0.635    55.492    Core_0/cpu_0/id0/D[13]
    SLICE_X69Y96         LDCE                                         r  Core_0/cpu_0/id0/reg1_o_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Core_0/cpu_0/ex_mem0/mem_aluop_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Core_0/cpu_0/id0/reg2_o_reg[25]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        55.313ns  (logic 3.439ns (6.217%)  route 51.874ns (93.783%))
  Logic Levels:           16  (FDRE=1 LUT2=1 LUT3=3 LUT6=8 MUXF7=2 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y94         FDRE                         0.000     0.000 r  Core_0/cpu_0/ex_mem0/mem_aluop_reg[0]/C
    SLICE_X58Y94         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  Core_0/cpu_0/ex_mem0/mem_aluop_reg[0]/Q
                         net (fo=161, routed)         3.830     4.348    Core_0/cpu_0/ex_mem0/mem_aluop_i[0]
    SLICE_X59Y69         LUT2 (Prop_lut2_I0_O)        0.150     4.498 r  Core_0/cpu_0/ex_mem0/wb_LLbit_value_i_2/O
                         net (fo=2, routed)           1.017     5.515    Core_0/cpu_0/ex_mem0/wb_LLbit_value_i_2_n_6
    SLICE_X63Y85         LUT6 (Prop_lut6_I2_O)        0.326     5.841 r  Core_0/cpu_0/ex_mem0/data_mem3[0][7]_i_8/O
                         net (fo=26, routed)          1.339     7.180    Core_0/cpu_0/ex_mem0/data_mem3[0][7]_i_8_n_6
    SLICE_X71Y93         LUT3 (Prop_lut3_I0_O)        0.124     7.304 r  Core_0/cpu_0/ex_mem0/data_mem3[1][7]_i_3/O
                         net (fo=2494, routed)       35.138    42.442    Core_0/dmem_0/mem_addr_i[2]
    SLICE_X31Y91         MUXF7 (Prop_muxf7_S_O)       0.296    42.738 r  Core_0/dmem_0/wb_wdata_reg[17]_i_431/O
                         net (fo=1, routed)           0.000    42.738    Core_0/dmem_0/wb_wdata_reg[17]_i_431_n_6
    SLICE_X31Y91         MUXF8 (Prop_muxf8_I0_O)      0.104    42.842 r  Core_0/dmem_0/wb_wdata_reg[17]_i_191/O
                         net (fo=1, routed)           1.358    44.200    Core_0/dmem_0/wb_wdata_reg[17]_i_191_n_6
    SLICE_X39Y80         LUT6 (Prop_lut6_I0_O)        0.316    44.516 r  Core_0/dmem_0/wb_wdata[17]_i_75/O
                         net (fo=1, routed)           0.000    44.516    Core_0/dmem_0/wb_wdata[17]_i_75_n_6
    SLICE_X39Y80         MUXF7 (Prop_muxf7_I0_O)      0.212    44.728 r  Core_0/dmem_0/wb_wdata_reg[17]_i_29/O
                         net (fo=1, routed)           1.584    46.312    Core_0/dmem_0/wb_wdata_reg[17]_i_29_n_6
    SLICE_X39Y61         LUT6 (Prop_lut6_I3_O)        0.299    46.611 r  Core_0/dmem_0/wb_wdata[17]_i_14/O
                         net (fo=1, routed)           1.216    47.827    Core_0/cpu_0/ex_mem0/data_mem1[1]
    SLICE_X52Y70         LUT3 (Prop_lut3_I0_O)        0.124    47.951 r  Core_0/cpu_0/ex_mem0/wb_wdata[17]_i_8/O
                         net (fo=6, routed)           1.757    49.708    Core_0/cpu_0/ex_mem0/mem_data_o[9]
    SLICE_X58Y79         LUT6 (Prop_lut6_I2_O)        0.124    49.832 r  Core_0/cpu_0/ex_mem0/wb_wdata[1]_i_5/O
                         net (fo=2, routed)           0.461    50.293    Core_0/cpu_0/ex_mem0/wb_wdata[1]_i_5_n_6
    SLICE_X59Y79         LUT6 (Prop_lut6_I1_O)        0.124    50.417 f  Core_0/cpu_0/ex_mem0/wb_wdata[25]_i_3/O
                         net (fo=1, routed)           1.166    51.583    Core_0/cpu_0/ex_mem0/wb_wdata[25]_i_3_n_6
    SLICE_X62Y81         LUT6 (Prop_lut6_I5_O)        0.124    51.707 r  Core_0/cpu_0/ex_mem0/wb_wdata[25]_i_2/O
                         net (fo=1, routed)           1.172    52.879    Core_0/cpu_0/ex_mem0/wb_wdata[25]_i_2_n_6
    SLICE_X62Y96         LUT6 (Prop_lut6_I2_O)        0.124    53.003 r  Core_0/cpu_0/ex_mem0/wb_wdata[25]_i_1/O
                         net (fo=3, routed)           0.976    53.979    Core_0/cpu_0/if_id0/ex_reg1_reg[25]
    SLICE_X66Y98         LUT3 (Prop_lut3_I2_O)        0.146    54.125 r  Core_0/cpu_0/if_id0/reg2_o_reg[25]_i_4/O
                         net (fo=1, routed)           0.859    54.985    Core_0/cpu_0/if_id0/reg2_o_reg[25]_i_4_n_6
    SLICE_X67Y98         LUT6 (Prop_lut6_I5_O)        0.328    55.313 r  Core_0/cpu_0/if_id0/reg2_o_reg[25]_i_1/O
                         net (fo=1, routed)           0.000    55.313    Core_0/cpu_0/id0/ex_reg2_reg[31][25]
    SLICE_X67Y98         LDCE                                         r  Core_0/cpu_0/id0/reg2_o_reg[25]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Core_0/cpu_0/ex_mem0/mem_cp0_reg_data_reg[21]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Core_0/cpu_0/mem_wb0/wb_cp0_reg_data_reg[21]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.239ns  (logic 0.141ns (59.042%)  route 0.098ns (40.958%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y115        FDRE                         0.000     0.000 r  Core_0/cpu_0/ex_mem0/mem_cp0_reg_data_reg[21]/C
    SLICE_X72Y115        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Core_0/cpu_0/ex_mem0/mem_cp0_reg_data_reg[21]/Q
                         net (fo=2, routed)           0.098     0.239    Core_0/cpu_0/mem_wb0/mem_cp0_reg_data_i[21]
    SLICE_X73Y115        FDRE                                         r  Core_0/cpu_0/mem_wb0/wb_cp0_reg_data_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Core_0/cpu_0/ex_mem0/mem_lo_reg[16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Core_0/cpu_0/mem_wb0/wb_lo_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.239ns  (logic 0.141ns (58.945%)  route 0.098ns (41.055%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y113        FDRE                         0.000     0.000 r  Core_0/cpu_0/ex_mem0/mem_lo_reg[16]/C
    SLICE_X59Y113        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Core_0/cpu_0/ex_mem0/mem_lo_reg[16]/Q
                         net (fo=2, routed)           0.098     0.239    Core_0/cpu_0/mem_wb0/mem_lo_i[16]
    SLICE_X58Y113        FDRE                                         r  Core_0/cpu_0/mem_wb0/wb_lo_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Core_0/cpu_0/id_ex0/ex_wd_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Core_0/cpu_0/ex_mem0/mem_wd_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.240ns  (logic 0.141ns (58.692%)  route 0.099ns (41.308%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y96         FDRE                         0.000     0.000 r  Core_0/cpu_0/id_ex0/ex_wd_reg[0]/C
    SLICE_X77Y96         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Core_0/cpu_0/id_ex0/ex_wd_reg[0]/Q
                         net (fo=4, routed)           0.099     0.240    Core_0/cpu_0/ex_mem0/mem_wd_reg[4]_0[0]
    SLICE_X76Y96         FDRE                                         r  Core_0/cpu_0/ex_mem0/mem_wd_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Core_0/cpu_0/mem_wb0/wb_lo_reg[20]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Core_0/cpu_0/hilo_reg0/lo_o_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.243ns  (logic 0.141ns (57.975%)  route 0.102ns (42.025%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y115        FDRE                         0.000     0.000 r  Core_0/cpu_0/mem_wb0/wb_lo_reg[20]/C
    SLICE_X59Y115        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Core_0/cpu_0/mem_wb0/wb_lo_reg[20]/Q
                         net (fo=2, routed)           0.102     0.243    Core_0/cpu_0/hilo_reg0/lo_o_reg[31]_1[20]
    SLICE_X58Y115        FDRE                                         r  Core_0/cpu_0/hilo_reg0/lo_o_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Core_0/cpu_0/id_ex0/ex_current_inst_address_reg[31]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Core_0/cpu_0/ex_mem0/mem_current_inst_address_reg[31]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.248ns  (logic 0.128ns (51.686%)  route 0.120ns (48.314%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y110        FDRE                         0.000     0.000 r  Core_0/cpu_0/id_ex0/ex_current_inst_address_reg[31]/C
    SLICE_X81Y110        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  Core_0/cpu_0/id_ex0/ex_current_inst_address_reg[31]/Q
                         net (fo=1, routed)           0.120     0.248    Core_0/cpu_0/ex_mem0/mem_current_inst_address_reg[31]_0[31]
    SLICE_X81Y111        FDRE                                         r  Core_0/cpu_0/ex_mem0/mem_current_inst_address_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Core_0/cpu_0/ex_mem0/mem_cp0_reg_data_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Core_0/cpu_0/mem_wb0/wb_cp0_reg_data_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.248ns  (logic 0.128ns (51.663%)  route 0.120ns (48.337%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y111        FDRE                         0.000     0.000 r  Core_0/cpu_0/ex_mem0/mem_cp0_reg_data_reg[8]/C
    SLICE_X68Y111        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  Core_0/cpu_0/ex_mem0/mem_cp0_reg_data_reg[8]/Q
                         net (fo=2, routed)           0.120     0.248    Core_0/cpu_0/mem_wb0/mem_cp0_reg_data_i[8]
    SLICE_X70Y111        FDRE                                         r  Core_0/cpu_0/mem_wb0/wb_cp0_reg_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Core_0/cpu_0/ex_mem0/mem_cp0_reg_data_reg[26]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Core_0/cpu_0/mem_wb0/wb_cp0_reg_data_reg[26]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.248ns  (logic 0.128ns (51.630%)  route 0.120ns (48.370%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y117        FDRE                         0.000     0.000 r  Core_0/cpu_0/ex_mem0/mem_cp0_reg_data_reg[26]/C
    SLICE_X69Y117        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  Core_0/cpu_0/ex_mem0/mem_cp0_reg_data_reg[26]/Q
                         net (fo=2, routed)           0.120     0.248    Core_0/cpu_0/mem_wb0/mem_cp0_reg_data_i[26]
    SLICE_X71Y117        FDRE                                         r  Core_0/cpu_0/mem_wb0/wb_cp0_reg_data_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Core_0/cpu_0/ex_mem0/mem_cp0_reg_data_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Core_0/cpu_0/mem_wb0/wb_cp0_reg_data_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.250ns  (logic 0.128ns (51.112%)  route 0.122ns (48.888%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y111        FDRE                         0.000     0.000 r  Core_0/cpu_0/ex_mem0/mem_cp0_reg_data_reg[2]/C
    SLICE_X71Y111        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  Core_0/cpu_0/ex_mem0/mem_cp0_reg_data_reg[2]/Q
                         net (fo=2, routed)           0.122     0.250    Core_0/cpu_0/mem_wb0/mem_cp0_reg_data_i[2]
    SLICE_X70Y111        FDRE                                         r  Core_0/cpu_0/mem_wb0/wb_cp0_reg_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Core_0/cpu_0/ex_mem0/mem_cp0_reg_data_reg[22]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Core_0/cpu_0/mem_wb0/wb_cp0_reg_data_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.128ns (51.066%)  route 0.123ns (48.934%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y115        FDRE                         0.000     0.000 r  Core_0/cpu_0/ex_mem0/mem_cp0_reg_data_reg[22]/C
    SLICE_X72Y115        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  Core_0/cpu_0/ex_mem0/mem_cp0_reg_data_reg[22]/Q
                         net (fo=2, routed)           0.123     0.251    Core_0/cpu_0/mem_wb0/mem_cp0_reg_data_i[22]
    SLICE_X72Y116        FDRE                                         r  Core_0/cpu_0/mem_wb0/wb_cp0_reg_data_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Core_0/cpu_0/mem_wb0/wb_lo_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Core_0/cpu_0/hilo_reg0/lo_o_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y104        FDRE                         0.000     0.000 r  Core_0/cpu_0/mem_wb0/wb_lo_reg[8]/C
    SLICE_X57Y104        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Core_0/cpu_0/mem_wb0/wb_lo_reg[8]/Q
                         net (fo=2, routed)           0.110     0.251    Core_0/cpu_0/hilo_reg0/lo_o_reg[31]_1[8]
    SLICE_X57Y103        FDRE                                         r  Core_0/cpu_0/hilo_reg0/lo_o_reg[8]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pin
  To Clock:  

Max Delay         19052 Endpoints
Min Delay         19052 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Core_0/cpu_0/id0/reg2_o_reg[28]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        60.039ns  (logic 4.048ns (6.742%)  route 55.991ns (93.258%))
  Logic Levels:           15  (IBUF=1 LUT3=3 LUT4=1 LUT5=1 LUT6=6 MUXF7=2 MUXF8=1)
  Input Delay:            1.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     2.477 f  reset_IBUF_inst/O
                         net (fo=2945, routed)        7.594    10.071    Core_0/cpu_0/ex_mem0/reset_IBUF
    SLICE_X63Y85         LUT6 (Prop_lut6_I4_O)        0.124    10.195 r  Core_0/cpu_0/ex_mem0/data_mem3[0][7]_i_8/O
                         net (fo=26, routed)          1.339    11.534    Core_0/cpu_0/ex_mem0/data_mem3[0][7]_i_8_n_6
    SLICE_X71Y93         LUT3 (Prop_lut3_I0_O)        0.124    11.658 r  Core_0/cpu_0/ex_mem0/data_mem3[1][7]_i_3/O
                         net (fo=2494, routed)       35.479    47.137    Core_0/dmem_0/mem_addr_i[2]
    SLICE_X29Y99         MUXF7 (Prop_muxf7_S_O)       0.296    47.433 r  Core_0/dmem_0/wb_wdata_reg[20]_i_367/O
                         net (fo=1, routed)           0.000    47.433    Core_0/dmem_0/wb_wdata_reg[20]_i_367_n_6
    SLICE_X29Y99         MUXF8 (Prop_muxf8_I0_O)      0.104    47.537 r  Core_0/dmem_0/wb_wdata_reg[20]_i_159/O
                         net (fo=1, routed)           0.991    48.528    Core_0/dmem_0/wb_wdata_reg[20]_i_159_n_6
    SLICE_X37Y98         LUT6 (Prop_lut6_I0_O)        0.316    48.844 r  Core_0/dmem_0/wb_wdata[20]_i_67/O
                         net (fo=1, routed)           0.000    48.844    Core_0/dmem_0/wb_wdata[20]_i_67_n_6
    SLICE_X37Y98         MUXF7 (Prop_muxf7_I0_O)      0.212    49.056 r  Core_0/dmem_0/wb_wdata_reg[20]_i_25/O
                         net (fo=1, routed)           2.168    51.224    Core_0/dmem_0/wb_wdata_reg[20]_i_25_n_6
    SLICE_X38Y67         LUT6 (Prop_lut6_I3_O)        0.299    51.523 r  Core_0/dmem_0/wb_wdata[20]_i_13/O
                         net (fo=1, routed)           1.162    52.684    Core_0/cpu_0/ex_mem0/data_mem0[4]
    SLICE_X52Y70         LUT3 (Prop_lut3_I0_O)        0.124    52.808 r  Core_0/cpu_0/ex_mem0/wb_wdata[20]_i_7/O
                         net (fo=5, routed)           1.533    54.341    Core_0/cpu_0/ex_mem0/mem_data_o[4]
    SLICE_X58Y78         LUT6 (Prop_lut6_I1_O)        0.124    54.465 r  Core_0/cpu_0/ex_mem0/wb_wdata[4]_i_5/O
                         net (fo=2, routed)           0.667    55.132    Core_0/cpu_0/ex_mem0/wb_wdata[4]_i_5_n_6
    SLICE_X59Y78         LUT6 (Prop_lut6_I1_O)        0.124    55.256 f  Core_0/cpu_0/ex_mem0/wb_wdata[28]_i_5/O
                         net (fo=1, routed)           1.035    56.291    Core_0/cpu_0/ex_mem0/wb_wdata[28]_i_5_n_6
    SLICE_X62Y80         LUT4 (Prop_lut4_I2_O)        0.148    56.439 r  Core_0/cpu_0/ex_mem0/wb_wdata[28]_i_3/O
                         net (fo=1, routed)           1.734    58.173    Core_0/cpu_0/ex_mem0/wb_wdata[28]_i_3_n_6
    SLICE_X62Y98         LUT5 (Prop_lut5_I1_O)        0.328    58.501 r  Core_0/cpu_0/ex_mem0/wb_wdata[28]_i_1/O
                         net (fo=3, routed)           0.794    59.295    Core_0/cpu_0/if_id0/mem_wdata_o[10]
    SLICE_X65Y98         LUT3 (Prop_lut3_I2_O)        0.124    59.419 r  Core_0/cpu_0/if_id0/reg2_o_reg[28]_i_4/O
                         net (fo=1, routed)           0.789    60.208    Core_0/cpu_0/if_id0/reg2_o_reg[28]_i_4_n_6
    SLICE_X67Y98         LUT6 (Prop_lut6_I5_O)        0.124    60.332 r  Core_0/cpu_0/if_id0/reg2_o_reg[28]_i_1/O
                         net (fo=1, routed)           0.706    61.039    Core_0/cpu_0/id0/ex_reg2_reg[31][28]
    SLICE_X68Y99         LDCE                                         r  Core_0/cpu_0/id0/reg2_o_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Core_0/cpu_0/id0/reg2_o_reg[22]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        59.415ns  (logic 3.845ns (6.471%)  route 55.570ns (93.529%))
  Logic Levels:           15  (IBUF=1 LUT3=3 LUT6=8 MUXF7=2 MUXF8=1)
  Input Delay:            1.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     2.477 f  reset_IBUF_inst/O
                         net (fo=2945, routed)        7.594    10.071    Core_0/cpu_0/ex_mem0/reset_IBUF
    SLICE_X63Y85         LUT6 (Prop_lut6_I4_O)        0.124    10.195 r  Core_0/cpu_0/ex_mem0/data_mem3[0][7]_i_8/O
                         net (fo=26, routed)          1.339    11.534    Core_0/cpu_0/ex_mem0/data_mem3[0][7]_i_8_n_6
    SLICE_X71Y93         LUT3 (Prop_lut3_I0_O)        0.124    11.658 r  Core_0/cpu_0/ex_mem0/data_mem3[1][7]_i_3/O
                         net (fo=2494, routed)       35.337    46.995    Core_0/dmem_0/mem_addr_i[2]
    SLICE_X29Y97         MUXF7 (Prop_muxf7_S_O)       0.296    47.291 r  Core_0/dmem_0/wb_wdata_reg[29]_i_182/O
                         net (fo=1, routed)           0.000    47.291    Core_0/dmem_0/wb_wdata_reg[29]_i_182_n_6
    SLICE_X29Y97         MUXF8 (Prop_muxf8_I0_O)      0.104    47.395 r  Core_0/dmem_0/wb_wdata_reg[29]_i_68/O
                         net (fo=1, routed)           1.097    48.492    Core_0/dmem_0/wb_wdata_reg[29]_i_68_n_6
    SLICE_X39Y97         LUT6 (Prop_lut6_I3_O)        0.316    48.808 r  Core_0/dmem_0/wb_wdata[29]_i_30/O
                         net (fo=1, routed)           0.000    48.808    Core_0/dmem_0/wb_wdata[29]_i_30_n_6
    SLICE_X39Y97         MUXF7 (Prop_muxf7_I0_O)      0.238    49.046 r  Core_0/dmem_0/wb_wdata_reg[29]_i_17/O
                         net (fo=1, routed)           1.797    50.842    Core_0/dmem_0/wb_wdata_reg[29]_i_17_n_6
    SLICE_X42Y66         LUT6 (Prop_lut6_I3_O)        0.298    51.140 r  Core_0/dmem_0/wb_wdata[29]_i_11/O
                         net (fo=1, routed)           1.205    52.345    Core_0/cpu_0/ex_mem0/data_mem0[7]
    SLICE_X52Y70         LUT3 (Prop_lut3_I0_O)        0.124    52.469 r  Core_0/cpu_0/ex_mem0/wb_wdata[29]_i_8/O
                         net (fo=6, routed)           1.343    53.812    Core_0/cpu_0/ex_mem0/mem_data_o[7]
    SLICE_X62Y74         LUT6 (Prop_lut6_I5_O)        0.124    53.936 f  Core_0/cpu_0/ex_mem0/wb_wdata[29]_i_6/O
                         net (fo=5, routed)           0.717    54.653    Core_0/cpu_0/ex_mem0/wb_wdata[29]_i_6_n_6
    SLICE_X63Y76         LUT6 (Prop_lut6_I0_O)        0.124    54.777 f  Core_0/cpu_0/ex_mem0/wb_wdata[29]_i_2/O
                         net (fo=22, routed)          1.228    56.006    Core_0/cpu_0/ex_mem0/wb_wdata[29]_i_2_n_6
    SLICE_X59Y75         LUT6 (Prop_lut6_I0_O)        0.124    56.130 f  Core_0/cpu_0/ex_mem0/wb_wdata[22]_i_3/O
                         net (fo=1, routed)           1.605    57.735    Core_0/cpu_0/ex_mem0/wb_wdata[22]_i_3_n_6
    SLICE_X63Y93         LUT6 (Prop_lut6_I2_O)        0.124    57.859 r  Core_0/cpu_0/ex_mem0/wb_wdata[22]_i_1/O
                         net (fo=3, routed)           0.824    58.683    Core_0/cpu_0/if_id0/mem_wdata_o[8]
    SLICE_X65Y93         LUT3 (Prop_lut3_I2_O)        0.124    58.807 r  Core_0/cpu_0/if_id0/reg2_o_reg[22]_i_4/O
                         net (fo=1, routed)           0.948    59.755    Core_0/cpu_0/if_id0/reg2_o_reg[22]_i_4_n_6
    SLICE_X69Y94         LUT6 (Prop_lut6_I5_O)        0.124    59.879 r  Core_0/cpu_0/if_id0/reg2_o_reg[22]_i_1/O
                         net (fo=1, routed)           0.536    60.415    Core_0/cpu_0/id0/ex_reg2_reg[31][22]
    SLICE_X68Y99         LDCE                                         r  Core_0/cpu_0/id0/reg2_o_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Core_0/cpu_0/id0/reg1_o_reg[28]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        59.089ns  (logic 3.924ns (6.640%)  route 55.166ns (93.360%))
  Logic Levels:           14  (IBUF=1 LUT3=2 LUT4=1 LUT5=1 LUT6=6 MUXF7=2 MUXF8=1)
  Input Delay:            1.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     2.477 f  reset_IBUF_inst/O
                         net (fo=2945, routed)        7.594    10.071    Core_0/cpu_0/ex_mem0/reset_IBUF
    SLICE_X63Y85         LUT6 (Prop_lut6_I4_O)        0.124    10.195 r  Core_0/cpu_0/ex_mem0/data_mem3[0][7]_i_8/O
                         net (fo=26, routed)          1.339    11.534    Core_0/cpu_0/ex_mem0/data_mem3[0][7]_i_8_n_6
    SLICE_X71Y93         LUT3 (Prop_lut3_I0_O)        0.124    11.658 r  Core_0/cpu_0/ex_mem0/data_mem3[1][7]_i_3/O
                         net (fo=2494, routed)       35.479    47.137    Core_0/dmem_0/mem_addr_i[2]
    SLICE_X29Y99         MUXF7 (Prop_muxf7_S_O)       0.296    47.433 r  Core_0/dmem_0/wb_wdata_reg[20]_i_367/O
                         net (fo=1, routed)           0.000    47.433    Core_0/dmem_0/wb_wdata_reg[20]_i_367_n_6
    SLICE_X29Y99         MUXF8 (Prop_muxf8_I0_O)      0.104    47.537 r  Core_0/dmem_0/wb_wdata_reg[20]_i_159/O
                         net (fo=1, routed)           0.991    48.528    Core_0/dmem_0/wb_wdata_reg[20]_i_159_n_6
    SLICE_X37Y98         LUT6 (Prop_lut6_I0_O)        0.316    48.844 r  Core_0/dmem_0/wb_wdata[20]_i_67/O
                         net (fo=1, routed)           0.000    48.844    Core_0/dmem_0/wb_wdata[20]_i_67_n_6
    SLICE_X37Y98         MUXF7 (Prop_muxf7_I0_O)      0.212    49.056 r  Core_0/dmem_0/wb_wdata_reg[20]_i_25/O
                         net (fo=1, routed)           2.168    51.224    Core_0/dmem_0/wb_wdata_reg[20]_i_25_n_6
    SLICE_X38Y67         LUT6 (Prop_lut6_I3_O)        0.299    51.523 r  Core_0/dmem_0/wb_wdata[20]_i_13/O
                         net (fo=1, routed)           1.162    52.684    Core_0/cpu_0/ex_mem0/data_mem0[4]
    SLICE_X52Y70         LUT3 (Prop_lut3_I0_O)        0.124    52.808 r  Core_0/cpu_0/ex_mem0/wb_wdata[20]_i_7/O
                         net (fo=5, routed)           1.533    54.341    Core_0/cpu_0/ex_mem0/mem_data_o[4]
    SLICE_X58Y78         LUT6 (Prop_lut6_I1_O)        0.124    54.465 r  Core_0/cpu_0/ex_mem0/wb_wdata[4]_i_5/O
                         net (fo=2, routed)           0.667    55.132    Core_0/cpu_0/ex_mem0/wb_wdata[4]_i_5_n_6
    SLICE_X59Y78         LUT6 (Prop_lut6_I1_O)        0.124    55.256 f  Core_0/cpu_0/ex_mem0/wb_wdata[28]_i_5/O
                         net (fo=1, routed)           1.035    56.291    Core_0/cpu_0/ex_mem0/wb_wdata[28]_i_5_n_6
    SLICE_X62Y80         LUT4 (Prop_lut4_I2_O)        0.148    56.439 r  Core_0/cpu_0/ex_mem0/wb_wdata[28]_i_3/O
                         net (fo=1, routed)           1.734    58.173    Core_0/cpu_0/ex_mem0/wb_wdata[28]_i_3_n_6
    SLICE_X62Y98         LUT5 (Prop_lut5_I1_O)        0.328    58.501 r  Core_0/cpu_0/ex_mem0/wb_wdata[28]_i_1/O
                         net (fo=3, routed)           0.921    59.423    Core_0/cpu_0/id_ex0/mem_wdata_o[4]
    SLICE_X65Y98         LUT6 (Prop_lut6_I2_O)        0.124    59.547 r  Core_0/cpu_0/id_ex0/reg1_o_reg[28]_i_1/O
                         net (fo=1, routed)           0.543    60.089    Core_0/cpu_0/id0/D[28]
    SLICE_X65Y99         LDCE                                         r  Core_0/cpu_0/id0/reg1_o_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Core_0/cpu_0/id0/reg2_o_reg[30]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        59.087ns  (logic 4.177ns (7.069%)  route 54.910ns (92.931%))
  Logic Levels:           16  (IBUF=1 LUT3=3 LUT5=1 LUT6=8 MUXF7=2 MUXF8=1)
  Input Delay:            1.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     2.477 f  reset_IBUF_inst/O
                         net (fo=2945, routed)        7.594    10.071    Core_0/cpu_0/ex_mem0/reset_IBUF
    SLICE_X63Y85         LUT6 (Prop_lut6_I4_O)        0.124    10.195 r  Core_0/cpu_0/ex_mem0/data_mem3[0][7]_i_8/O
                         net (fo=26, routed)          1.339    11.534    Core_0/cpu_0/ex_mem0/data_mem3[0][7]_i_8_n_6
    SLICE_X71Y93         LUT3 (Prop_lut3_I0_O)        0.124    11.658 r  Core_0/cpu_0/ex_mem0/data_mem3[1][7]_i_3/O
                         net (fo=2494, routed)       35.469    47.126    Core_0/dmem_0/mem_addr_i[2]
    SLICE_X33Y98         MUXF7 (Prop_muxf7_S_O)       0.296    47.422 r  Core_0/dmem_0/wb_wdata_reg[6]_i_86/O
                         net (fo=1, routed)           0.000    47.422    Core_0/dmem_0/wb_wdata_reg[6]_i_86_n_6
    SLICE_X33Y98         MUXF8 (Prop_muxf8_I0_O)      0.104    47.526 r  Core_0/dmem_0/wb_wdata_reg[6]_i_38/O
                         net (fo=1, routed)           1.137    48.663    Core_0/dmem_0/wb_wdata_reg[6]_i_38_n_6
    SLICE_X44Y96         LUT6 (Prop_lut6_I0_O)        0.316    48.979 r  Core_0/dmem_0/wb_wdata[6]_i_18/O
                         net (fo=1, routed)           0.000    48.979    Core_0/dmem_0/wb_wdata[6]_i_18_n_6
    SLICE_X44Y96         MUXF7 (Prop_muxf7_I0_O)      0.212    49.191 r  Core_0/dmem_0/wb_wdata_reg[6]_i_12/O
                         net (fo=1, routed)           1.483    50.675    Core_0/dmem_0/wb_wdata_reg[6]_i_12_n_6
    SLICE_X44Y66         LUT6 (Prop_lut6_I3_O)        0.299    50.974 r  Core_0/dmem_0/wb_wdata[6]_i_9/O
                         net (fo=1, routed)           1.311    52.285    Core_0/cpu_0/ex_mem0/data_mem0[6]
    SLICE_X52Y70         LUT3 (Prop_lut3_I0_O)        0.154    52.439 r  Core_0/cpu_0/ex_mem0/wb_wdata[6]_i_7/O
                         net (fo=5, routed)           1.052    53.490    Core_0/cpu_0/ex_mem0/mem_data_o[6]
    SLICE_X59Y74         LUT6 (Prop_lut6_I5_O)        0.327    53.817 f  Core_0/cpu_0/ex_mem0/wb_wdata[6]_i_5/O
                         net (fo=2, routed)           1.216    55.033    Core_0/cpu_0/ex_mem0/wb_wdata[6]_i_5_n_6
    SLICE_X64Y75         LUT6 (Prop_lut6_I5_O)        0.124    55.157 f  Core_0/cpu_0/ex_mem0/wb_wdata[30]_i_5/O
                         net (fo=1, routed)           0.444    55.601    Core_0/cpu_0/ex_mem0/wb_wdata[30]_i_5_n_6
    SLICE_X64Y75         LUT6 (Prop_lut6_I5_O)        0.124    55.725 f  Core_0/cpu_0/ex_mem0/wb_wdata[30]_i_3/O
                         net (fo=1, routed)           0.999    56.725    Core_0/cpu_0/ex_mem0/wb_wdata[30]_i_3_n_6
    SLICE_X64Y81         LUT5 (Prop_lut5_I3_O)        0.124    56.849 r  Core_0/cpu_0/ex_mem0/wb_wdata[30]_i_2/O
                         net (fo=1, routed)           0.589    57.438    Core_0/cpu_0/ex_mem0/wb_wdata[30]_i_2_n_6
    SLICE_X64Y86         LUT6 (Prop_lut6_I5_O)        0.124    57.562 r  Core_0/cpu_0/ex_mem0/wb_wdata[30]_i_1/O
                         net (fo=3, routed)           0.929    58.491    Core_0/cpu_0/if_id0/reg2_o_reg[30]_i_1_0
    SLICE_X65Y92         LUT3 (Prop_lut3_I2_O)        0.124    58.615 r  Core_0/cpu_0/if_id0/reg2_o_reg[30]_i_4/O
                         net (fo=1, routed)           0.807    59.422    Core_0/cpu_0/if_id0/reg2_o_reg[30]_i_4_n_6
    SLICE_X65Y93         LUT6 (Prop_lut6_I5_O)        0.124    59.546 r  Core_0/cpu_0/if_id0/reg2_o_reg[30]_i_1/O
                         net (fo=1, routed)           0.541    60.087    Core_0/cpu_0/id0/ex_reg2_reg[31][30]
    SLICE_X64Y98         LDCE                                         r  Core_0/cpu_0/id0/reg2_o_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Core_0/cpu_0/id0/reg2_o_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        58.981ns  (logic 4.597ns (7.793%)  route 54.384ns (92.207%))
  Logic Levels:           14  (IBUF=1 LUT3=3 LUT4=1 LUT5=1 LUT6=5 MUXF7=2 MUXF8=1)
  Input Delay:            1.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     2.477 f  reset_IBUF_inst/O
                         net (fo=2945, routed)        7.594    10.071    Core_0/cpu_0/ex_mem0/reset_IBUF
    SLICE_X63Y85         LUT6 (Prop_lut6_I4_O)        0.124    10.195 r  Core_0/cpu_0/ex_mem0/data_mem3[0][7]_i_8/O
                         net (fo=26, routed)          1.339    11.534    Core_0/cpu_0/ex_mem0/data_mem3[0][7]_i_8_n_6
    SLICE_X71Y93         LUT3 (Prop_lut3_I0_O)        0.124    11.658 r  Core_0/cpu_0/ex_mem0/data_mem3[1][7]_i_3/O
                         net (fo=2494, routed)       35.321    46.978    Core_0/dmem_0/mem_addr_i[2]
    SLICE_X31Y97         MUXF7 (Prop_muxf7_S_O)       0.296    47.274 r  Core_0/dmem_0/wb_wdata_reg[17]_i_371/O
                         net (fo=1, routed)           0.000    47.274    Core_0/dmem_0/wb_wdata_reg[17]_i_371_n_6
    SLICE_X31Y97         MUXF8 (Prop_muxf8_I0_O)      0.104    47.378 r  Core_0/dmem_0/wb_wdata_reg[17]_i_161/O
                         net (fo=1, routed)           1.084    48.462    Core_0/dmem_0/wb_wdata_reg[17]_i_161_n_6
    SLICE_X39Y97         LUT6 (Prop_lut6_I3_O)        0.316    48.778 r  Core_0/dmem_0/wb_wdata[17]_i_67/O
                         net (fo=1, routed)           0.000    48.778    Core_0/dmem_0/wb_wdata[17]_i_67_n_6
    SLICE_X39Y97         MUXF7 (Prop_muxf7_I0_O)      0.212    48.990 r  Core_0/dmem_0/wb_wdata_reg[17]_i_25/O
                         net (fo=1, routed)           1.678    50.668    Core_0/dmem_0/wb_wdata_reg[17]_i_25_n_6
    SLICE_X42Y63         LUT6 (Prop_lut6_I3_O)        0.299    50.967 r  Core_0/dmem_0/wb_wdata[17]_i_13/O
                         net (fo=1, routed)           1.438    52.405    Core_0/cpu_0/ex_mem0/data_mem0[1]
    SLICE_X48Y74         LUT3 (Prop_lut3_I0_O)        0.152    52.557 r  Core_0/cpu_0/ex_mem0/wb_wdata[17]_i_7/O
                         net (fo=5, routed)           1.136    53.693    Core_0/cpu_0/ex_mem0/mem_data_o[1]
    SLICE_X58Y77         LUT5 (Prop_lut5_I0_O)        0.319    54.012 f  Core_0/cpu_0/ex_mem0/wb_wdata[1]_i_4/O
                         net (fo=1, routed)           0.827    54.839    Core_0/cpu_0/ex_mem0/wb_wdata[1]_i_4_n_6
    SLICE_X58Y79         LUT6 (Prop_lut6_I1_O)        0.348    55.187 r  Core_0/cpu_0/ex_mem0/wb_wdata[1]_i_2/O
                         net (fo=1, routed)           1.823    57.010    Core_0/cpu_0/ex_mem0/wb_wdata[1]_i_2_n_6
    SLICE_X70Y93         LUT4 (Prop_lut4_I1_O)        0.146    57.156 r  Core_0/cpu_0/ex_mem0/wb_wdata[1]_i_1/O
                         net (fo=3, routed)           0.945    58.100    Core_0/cpu_0/if_id0/reg2_o_reg[1]_i_1_0
    SLICE_X72Y93         LUT3 (Prop_lut3_I2_O)        0.354    58.454 r  Core_0/cpu_0/if_id0/reg2_o_reg[1]_i_4/O
                         net (fo=1, routed)           0.582    59.037    Core_0/cpu_0/if_id0/reg2_o_reg[1]_i_4_n_6
    SLICE_X72Y92         LUT6 (Prop_lut6_I5_O)        0.326    59.363 r  Core_0/cpu_0/if_id0/reg2_o_reg[1]_i_1/O
                         net (fo=1, routed)           0.618    59.981    Core_0/cpu_0/id0/ex_reg2_reg[31][1]
    SLICE_X72Y92         LDCE                                         r  Core_0/cpu_0/id0/reg2_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Core_0/cpu_0/id0/reg2_o_reg[26]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        58.903ns  (logic 3.820ns (6.485%)  route 55.083ns (93.515%))
  Logic Levels:           15  (IBUF=1 LUT3=3 LUT6=8 MUXF7=2 MUXF8=1)
  Input Delay:            1.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     2.477 f  reset_IBUF_inst/O
                         net (fo=2945, routed)        7.594    10.071    Core_0/cpu_0/ex_mem0/reset_IBUF
    SLICE_X63Y85         LUT6 (Prop_lut6_I4_O)        0.124    10.195 r  Core_0/cpu_0/ex_mem0/data_mem3[0][7]_i_8/O
                         net (fo=26, routed)          1.339    11.534    Core_0/cpu_0/ex_mem0/data_mem3[0][7]_i_8_n_6
    SLICE_X71Y93         LUT3 (Prop_lut3_I0_O)        0.124    11.658 r  Core_0/cpu_0/ex_mem0/data_mem3[1][7]_i_3/O
                         net (fo=2494, routed)       35.161    46.819    Core_0/dmem_0/mem_addr_i[2]
    SLICE_X31Y96         MUXF7 (Prop_muxf7_S_O)       0.296    47.115 r  Core_0/dmem_0/wb_wdata_reg[18]_i_197/O
                         net (fo=1, routed)           0.000    47.115    Core_0/dmem_0/wb_wdata_reg[18]_i_197_n_6
    SLICE_X31Y96         MUXF8 (Prop_muxf8_I0_O)      0.104    47.219 r  Core_0/dmem_0/wb_wdata_reg[18]_i_83/O
                         net (fo=1, routed)           0.996    48.214    Core_0/dmem_0/wb_wdata_reg[18]_i_83_n_6
    SLICE_X39Y98         LUT6 (Prop_lut6_I3_O)        0.316    48.530 r  Core_0/dmem_0/wb_wdata[18]_i_29/O
                         net (fo=1, routed)           0.000    48.530    Core_0/dmem_0/wb_wdata[18]_i_29_n_6
    SLICE_X39Y98         MUXF7 (Prop_muxf7_I0_O)      0.212    48.742 r  Core_0/dmem_0/wb_wdata_reg[18]_i_15/O
                         net (fo=1, routed)           2.172    50.914    Core_0/dmem_0/wb_wdata_reg[18]_i_15_n_6
    SLICE_X42Y65         LUT6 (Prop_lut6_I3_O)        0.299    51.213 r  Core_0/dmem_0/wb_wdata[18]_i_8/O
                         net (fo=1, routed)           1.186    52.399    Core_0/cpu_0/ex_mem0/data_mem0[2]
    SLICE_X48Y71         LUT3 (Prop_lut3_I0_O)        0.124    52.523 r  Core_0/cpu_0/ex_mem0/wb_wdata[18]_i_6/O
                         net (fo=5, routed)           1.762    54.285    Core_0/cpu_0/ex_mem0/mem_data_o[2]
    SLICE_X60Y77         LUT6 (Prop_lut6_I1_O)        0.124    54.409 r  Core_0/cpu_0/ex_mem0/wb_wdata[2]_i_5/O
                         net (fo=2, routed)           0.681    55.090    Core_0/cpu_0/ex_mem0/wb_wdata[2]_i_5_n_6
    SLICE_X60Y77         LUT6 (Prop_lut6_I1_O)        0.124    55.214 f  Core_0/cpu_0/ex_mem0/wb_wdata[26]_i_3/O
                         net (fo=1, routed)           1.081    56.295    Core_0/cpu_0/ex_mem0/wb_wdata[26]_i_3_n_6
    SLICE_X61Y83         LUT6 (Prop_lut6_I5_O)        0.124    56.419 r  Core_0/cpu_0/ex_mem0/wb_wdata[26]_i_2/O
                         net (fo=1, routed)           1.556    57.975    Core_0/cpu_0/ex_mem0/wb_wdata[26]_i_2_n_6
    SLICE_X62Y96         LUT6 (Prop_lut6_I2_O)        0.124    58.099 r  Core_0/cpu_0/ex_mem0/wb_wdata[26]_i_1/O
                         net (fo=3, routed)           0.952    59.051    Core_0/cpu_0/if_id0/reg2_o_reg[26]_i_1_0
    SLICE_X65Y99         LUT3 (Prop_lut3_I2_O)        0.124    59.175 r  Core_0/cpu_0/if_id0/reg2_o_reg[26]_i_4/O
                         net (fo=1, routed)           0.264    59.440    Core_0/cpu_0/if_id0/reg2_o_reg[26]_i_4_n_6
    SLICE_X65Y99         LUT6 (Prop_lut6_I5_O)        0.124    59.564 r  Core_0/cpu_0/if_id0/reg2_o_reg[26]_i_1/O
                         net (fo=1, routed)           0.339    59.903    Core_0/cpu_0/id0/ex_reg2_reg[31][26]
    SLICE_X68Y99         LDCE                                         r  Core_0/cpu_0/id0/reg2_o_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Core_0/cpu_0/id0/reg2_o_reg[27]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        58.883ns  (logic 4.073ns (6.916%)  route 54.810ns (93.084%))
  Logic Levels:           15  (IBUF=1 LUT3=3 LUT4=1 LUT5=1 LUT6=6 MUXF7=2 MUXF8=1)
  Input Delay:            1.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     2.477 f  reset_IBUF_inst/O
                         net (fo=2945, routed)        7.594    10.071    Core_0/cpu_0/ex_mem0/reset_IBUF
    SLICE_X63Y85         LUT6 (Prop_lut6_I4_O)        0.124    10.195 r  Core_0/cpu_0/ex_mem0/data_mem3[0][7]_i_8/O
                         net (fo=26, routed)          1.339    11.534    Core_0/cpu_0/ex_mem0/data_mem3[0][7]_i_8_n_6
    SLICE_X71Y93         LUT3 (Prop_lut3_I0_O)        0.124    11.658 r  Core_0/cpu_0/ex_mem0/data_mem3[1][7]_i_3/O
                         net (fo=2494, routed)       35.337    46.995    Core_0/dmem_0/mem_addr_i[2]
    SLICE_X29Y97         MUXF7 (Prop_muxf7_S_O)       0.296    47.291 r  Core_0/dmem_0/wb_wdata_reg[29]_i_182/O
                         net (fo=1, routed)           0.000    47.291    Core_0/dmem_0/wb_wdata_reg[29]_i_182_n_6
    SLICE_X29Y97         MUXF8 (Prop_muxf8_I0_O)      0.104    47.395 r  Core_0/dmem_0/wb_wdata_reg[29]_i_68/O
                         net (fo=1, routed)           1.097    48.492    Core_0/dmem_0/wb_wdata_reg[29]_i_68_n_6
    SLICE_X39Y97         LUT6 (Prop_lut6_I3_O)        0.316    48.808 r  Core_0/dmem_0/wb_wdata[29]_i_30/O
                         net (fo=1, routed)           0.000    48.808    Core_0/dmem_0/wb_wdata[29]_i_30_n_6
    SLICE_X39Y97         MUXF7 (Prop_muxf7_I0_O)      0.238    49.046 r  Core_0/dmem_0/wb_wdata_reg[29]_i_17/O
                         net (fo=1, routed)           1.797    50.842    Core_0/dmem_0/wb_wdata_reg[29]_i_17_n_6
    SLICE_X42Y66         LUT6 (Prop_lut6_I3_O)        0.298    51.140 r  Core_0/dmem_0/wb_wdata[29]_i_11/O
                         net (fo=1, routed)           1.205    52.345    Core_0/cpu_0/ex_mem0/data_mem0[7]
    SLICE_X52Y70         LUT3 (Prop_lut3_I0_O)        0.124    52.469 r  Core_0/cpu_0/ex_mem0/wb_wdata[29]_i_8/O
                         net (fo=6, routed)           1.343    53.812    Core_0/cpu_0/ex_mem0/mem_data_o[7]
    SLICE_X62Y74         LUT6 (Prop_lut6_I5_O)        0.124    53.936 f  Core_0/cpu_0/ex_mem0/wb_wdata[29]_i_6/O
                         net (fo=5, routed)           0.717    54.653    Core_0/cpu_0/ex_mem0/wb_wdata[29]_i_6_n_6
    SLICE_X63Y76         LUT6 (Prop_lut6_I0_O)        0.124    54.777 f  Core_0/cpu_0/ex_mem0/wb_wdata[29]_i_2/O
                         net (fo=22, routed)          1.129    55.907    Core_0/cpu_0/ex_mem0/wb_wdata[29]_i_2_n_6
    SLICE_X62Y80         LUT4 (Prop_lut4_I3_O)        0.124    56.031 r  Core_0/cpu_0/ex_mem0/wb_wdata[27]_i_2/O
                         net (fo=1, routed)           1.453    57.484    Core_0/cpu_0/ex_mem0/wb_wdata[27]_i_2_n_6
    SLICE_X63Y97         LUT5 (Prop_lut5_I1_O)        0.124    57.608 r  Core_0/cpu_0/ex_mem0/wb_wdata[27]_i_1/O
                         net (fo=3, routed)           1.031    58.639    Core_0/cpu_0/if_id0/mem_wdata_o[9]
    SLICE_X65Y99         LUT3 (Prop_lut3_I2_O)        0.150    58.789 r  Core_0/cpu_0/if_id0/reg2_o_reg[27]_i_4/O
                         net (fo=1, routed)           0.433    59.222    Core_0/cpu_0/if_id0/reg2_o_reg[27]_i_4_n_6
    SLICE_X65Y99         LUT6 (Prop_lut6_I5_O)        0.326    59.548 r  Core_0/cpu_0/if_id0/reg2_o_reg[27]_i_1/O
                         net (fo=1, routed)           0.334    59.883    Core_0/cpu_0/id0/ex_reg2_reg[31][27]
    SLICE_X68Y99         LDCE                                         r  Core_0/cpu_0/id0/reg2_o_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Core_0/cpu_0/id0/reg1_o_reg[26]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        58.878ns  (logic 3.696ns (6.277%)  route 55.182ns (93.723%))
  Logic Levels:           14  (IBUF=1 LUT3=2 LUT6=8 MUXF7=2 MUXF8=1)
  Input Delay:            1.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     2.477 f  reset_IBUF_inst/O
                         net (fo=2945, routed)        7.594    10.071    Core_0/cpu_0/ex_mem0/reset_IBUF
    SLICE_X63Y85         LUT6 (Prop_lut6_I4_O)        0.124    10.195 r  Core_0/cpu_0/ex_mem0/data_mem3[0][7]_i_8/O
                         net (fo=26, routed)          1.339    11.534    Core_0/cpu_0/ex_mem0/data_mem3[0][7]_i_8_n_6
    SLICE_X71Y93         LUT3 (Prop_lut3_I0_O)        0.124    11.658 r  Core_0/cpu_0/ex_mem0/data_mem3[1][7]_i_3/O
                         net (fo=2494, routed)       35.161    46.819    Core_0/dmem_0/mem_addr_i[2]
    SLICE_X31Y96         MUXF7 (Prop_muxf7_S_O)       0.296    47.115 r  Core_0/dmem_0/wb_wdata_reg[18]_i_197/O
                         net (fo=1, routed)           0.000    47.115    Core_0/dmem_0/wb_wdata_reg[18]_i_197_n_6
    SLICE_X31Y96         MUXF8 (Prop_muxf8_I0_O)      0.104    47.219 r  Core_0/dmem_0/wb_wdata_reg[18]_i_83/O
                         net (fo=1, routed)           0.996    48.214    Core_0/dmem_0/wb_wdata_reg[18]_i_83_n_6
    SLICE_X39Y98         LUT6 (Prop_lut6_I3_O)        0.316    48.530 r  Core_0/dmem_0/wb_wdata[18]_i_29/O
                         net (fo=1, routed)           0.000    48.530    Core_0/dmem_0/wb_wdata[18]_i_29_n_6
    SLICE_X39Y98         MUXF7 (Prop_muxf7_I0_O)      0.212    48.742 r  Core_0/dmem_0/wb_wdata_reg[18]_i_15/O
                         net (fo=1, routed)           2.172    50.914    Core_0/dmem_0/wb_wdata_reg[18]_i_15_n_6
    SLICE_X42Y65         LUT6 (Prop_lut6_I3_O)        0.299    51.213 r  Core_0/dmem_0/wb_wdata[18]_i_8/O
                         net (fo=1, routed)           1.186    52.399    Core_0/cpu_0/ex_mem0/data_mem0[2]
    SLICE_X48Y71         LUT3 (Prop_lut3_I0_O)        0.124    52.523 r  Core_0/cpu_0/ex_mem0/wb_wdata[18]_i_6/O
                         net (fo=5, routed)           1.762    54.285    Core_0/cpu_0/ex_mem0/mem_data_o[2]
    SLICE_X60Y77         LUT6 (Prop_lut6_I1_O)        0.124    54.409 r  Core_0/cpu_0/ex_mem0/wb_wdata[2]_i_5/O
                         net (fo=2, routed)           0.681    55.090    Core_0/cpu_0/ex_mem0/wb_wdata[2]_i_5_n_6
    SLICE_X60Y77         LUT6 (Prop_lut6_I1_O)        0.124    55.214 f  Core_0/cpu_0/ex_mem0/wb_wdata[26]_i_3/O
                         net (fo=1, routed)           1.081    56.295    Core_0/cpu_0/ex_mem0/wb_wdata[26]_i_3_n_6
    SLICE_X61Y83         LUT6 (Prop_lut6_I5_O)        0.124    56.419 r  Core_0/cpu_0/ex_mem0/wb_wdata[26]_i_2/O
                         net (fo=1, routed)           1.556    57.975    Core_0/cpu_0/ex_mem0/wb_wdata[26]_i_2_n_6
    SLICE_X62Y96         LUT6 (Prop_lut6_I2_O)        0.124    58.099 r  Core_0/cpu_0/ex_mem0/wb_wdata[26]_i_1/O
                         net (fo=3, routed)           1.175    59.274    Core_0/cpu_0/id_ex0/ex_reg1_reg[26]_1
    SLICE_X64Y99         LUT6 (Prop_lut6_I2_O)        0.124    59.398 r  Core_0/cpu_0/id_ex0/reg1_o_reg[26]_i_1/O
                         net (fo=1, routed)           0.479    59.878    Core_0/cpu_0/id0/D[26]
    SLICE_X67Y99         LDCE                                         r  Core_0/cpu_0/id0/reg1_o_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Core_0/cpu_0/id0/reg1_o_reg[13]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        58.846ns  (logic 3.721ns (6.323%)  route 55.125ns (93.677%))
  Logic Levels:           14  (IBUF=1 LUT3=2 LUT5=1 LUT6=7 MUXF7=2 MUXF8=1)
  Input Delay:            1.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     2.477 f  reset_IBUF_inst/O
                         net (fo=2945, routed)        7.594    10.071    Core_0/cpu_0/ex_mem0/reset_IBUF
    SLICE_X63Y85         LUT6 (Prop_lut6_I4_O)        0.124    10.195 r  Core_0/cpu_0/ex_mem0/data_mem3[0][7]_i_8/O
                         net (fo=26, routed)          1.339    11.534    Core_0/cpu_0/ex_mem0/data_mem3[0][7]_i_8_n_6
    SLICE_X71Y93         LUT3 (Prop_lut3_I0_O)        0.124    11.658 r  Core_0/cpu_0/ex_mem0/data_mem3[1][7]_i_3/O
                         net (fo=2494, routed)       35.337    46.995    Core_0/dmem_0/mem_addr_i[2]
    SLICE_X29Y97         MUXF7 (Prop_muxf7_S_O)       0.296    47.291 r  Core_0/dmem_0/wb_wdata_reg[29]_i_182/O
                         net (fo=1, routed)           0.000    47.291    Core_0/dmem_0/wb_wdata_reg[29]_i_182_n_6
    SLICE_X29Y97         MUXF8 (Prop_muxf8_I0_O)      0.104    47.395 r  Core_0/dmem_0/wb_wdata_reg[29]_i_68/O
                         net (fo=1, routed)           1.097    48.492    Core_0/dmem_0/wb_wdata_reg[29]_i_68_n_6
    SLICE_X39Y97         LUT6 (Prop_lut6_I3_O)        0.316    48.808 r  Core_0/dmem_0/wb_wdata[29]_i_30/O
                         net (fo=1, routed)           0.000    48.808    Core_0/dmem_0/wb_wdata[29]_i_30_n_6
    SLICE_X39Y97         MUXF7 (Prop_muxf7_I0_O)      0.238    49.046 r  Core_0/dmem_0/wb_wdata_reg[29]_i_17/O
                         net (fo=1, routed)           1.797    50.842    Core_0/dmem_0/wb_wdata_reg[29]_i_17_n_6
    SLICE_X42Y66         LUT6 (Prop_lut6_I3_O)        0.298    51.140 r  Core_0/dmem_0/wb_wdata[29]_i_11/O
                         net (fo=1, routed)           1.205    52.345    Core_0/cpu_0/ex_mem0/data_mem0[7]
    SLICE_X52Y70         LUT3 (Prop_lut3_I0_O)        0.124    52.469 r  Core_0/cpu_0/ex_mem0/wb_wdata[29]_i_8/O
                         net (fo=6, routed)           1.343    53.812    Core_0/cpu_0/ex_mem0/mem_data_o[7]
    SLICE_X62Y74         LUT6 (Prop_lut6_I5_O)        0.124    53.936 f  Core_0/cpu_0/ex_mem0/wb_wdata[29]_i_6/O
                         net (fo=5, routed)           0.717    54.653    Core_0/cpu_0/ex_mem0/wb_wdata[29]_i_6_n_6
    SLICE_X63Y76         LUT6 (Prop_lut6_I0_O)        0.124    54.777 f  Core_0/cpu_0/ex_mem0/wb_wdata[29]_i_2/O
                         net (fo=22, routed)          1.077    55.855    Core_0/cpu_0/ex_mem0/wb_wdata[29]_i_2_n_6
    SLICE_X61Y75         LUT6 (Prop_lut6_I1_O)        0.124    55.979 r  Core_0/cpu_0/ex_mem0/wb_wdata[13]_i_2/O
                         net (fo=1, routed)           1.482    57.461    Core_0/cpu_0/ex_mem0/wb_wdata[13]_i_2_n_6
    SLICE_X63Y93         LUT5 (Prop_lut5_I3_O)        0.124    57.585 r  Core_0/cpu_0/ex_mem0/wb_wdata[13]_i_1/O
                         net (fo=3, routed)           1.502    59.087    Core_0/cpu_0/if_id0/mem_wdata_o[4]
    SLICE_X67Y94         LUT6 (Prop_lut6_I2_O)        0.124    59.211 r  Core_0/cpu_0/if_id0/reg1_o_reg[13]_i_1/O
                         net (fo=1, routed)           0.635    59.846    Core_0/cpu_0/id0/D[13]
    SLICE_X69Y96         LDCE                                         r  Core_0/cpu_0/id0/reg1_o_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Core_0/cpu_0/id0/reg2_o_reg[25]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        58.667ns  (logic 4.046ns (6.896%)  route 54.621ns (93.104%))
  Logic Levels:           15  (IBUF=1 LUT3=3 LUT6=8 MUXF7=2 MUXF8=1)
  Input Delay:            1.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     2.477 f  reset_IBUF_inst/O
                         net (fo=2945, routed)        7.594    10.071    Core_0/cpu_0/ex_mem0/reset_IBUF
    SLICE_X63Y85         LUT6 (Prop_lut6_I4_O)        0.124    10.195 r  Core_0/cpu_0/ex_mem0/data_mem3[0][7]_i_8/O
                         net (fo=26, routed)          1.339    11.534    Core_0/cpu_0/ex_mem0/data_mem3[0][7]_i_8_n_6
    SLICE_X71Y93         LUT3 (Prop_lut3_I0_O)        0.124    11.658 r  Core_0/cpu_0/ex_mem0/data_mem3[1][7]_i_3/O
                         net (fo=2494, routed)       35.138    46.796    Core_0/dmem_0/mem_addr_i[2]
    SLICE_X31Y91         MUXF7 (Prop_muxf7_S_O)       0.296    47.092 r  Core_0/dmem_0/wb_wdata_reg[17]_i_431/O
                         net (fo=1, routed)           0.000    47.092    Core_0/dmem_0/wb_wdata_reg[17]_i_431_n_6
    SLICE_X31Y91         MUXF8 (Prop_muxf8_I0_O)      0.104    47.196 r  Core_0/dmem_0/wb_wdata_reg[17]_i_191/O
                         net (fo=1, routed)           1.358    48.554    Core_0/dmem_0/wb_wdata_reg[17]_i_191_n_6
    SLICE_X39Y80         LUT6 (Prop_lut6_I0_O)        0.316    48.870 r  Core_0/dmem_0/wb_wdata[17]_i_75/O
                         net (fo=1, routed)           0.000    48.870    Core_0/dmem_0/wb_wdata[17]_i_75_n_6
    SLICE_X39Y80         MUXF7 (Prop_muxf7_I0_O)      0.212    49.082 r  Core_0/dmem_0/wb_wdata_reg[17]_i_29/O
                         net (fo=1, routed)           1.584    50.665    Core_0/dmem_0/wb_wdata_reg[17]_i_29_n_6
    SLICE_X39Y61         LUT6 (Prop_lut6_I3_O)        0.299    50.964 r  Core_0/dmem_0/wb_wdata[17]_i_14/O
                         net (fo=1, routed)           1.216    52.180    Core_0/cpu_0/ex_mem0/data_mem1[1]
    SLICE_X52Y70         LUT3 (Prop_lut3_I0_O)        0.124    52.304 r  Core_0/cpu_0/ex_mem0/wb_wdata[17]_i_8/O
                         net (fo=6, routed)           1.757    54.062    Core_0/cpu_0/ex_mem0/mem_data_o[9]
    SLICE_X58Y79         LUT6 (Prop_lut6_I2_O)        0.124    54.186 r  Core_0/cpu_0/ex_mem0/wb_wdata[1]_i_5/O
                         net (fo=2, routed)           0.461    54.647    Core_0/cpu_0/ex_mem0/wb_wdata[1]_i_5_n_6
    SLICE_X59Y79         LUT6 (Prop_lut6_I1_O)        0.124    54.771 f  Core_0/cpu_0/ex_mem0/wb_wdata[25]_i_3/O
                         net (fo=1, routed)           1.166    55.937    Core_0/cpu_0/ex_mem0/wb_wdata[25]_i_3_n_6
    SLICE_X62Y81         LUT6 (Prop_lut6_I5_O)        0.124    56.061 r  Core_0/cpu_0/ex_mem0/wb_wdata[25]_i_2/O
                         net (fo=1, routed)           1.172    57.233    Core_0/cpu_0/ex_mem0/wb_wdata[25]_i_2_n_6
    SLICE_X62Y96         LUT6 (Prop_lut6_I2_O)        0.124    57.357 r  Core_0/cpu_0/ex_mem0/wb_wdata[25]_i_1/O
                         net (fo=3, routed)           0.976    58.333    Core_0/cpu_0/if_id0/ex_reg1_reg[25]
    SLICE_X66Y98         LUT3 (Prop_lut3_I2_O)        0.146    58.479 r  Core_0/cpu_0/if_id0/reg2_o_reg[25]_i_4/O
                         net (fo=1, routed)           0.859    59.339    Core_0/cpu_0/if_id0/reg2_o_reg[25]_i_4_n_6
    SLICE_X67Y98         LUT6 (Prop_lut6_I5_O)        0.328    59.667 r  Core_0/cpu_0/if_id0/reg2_o_reg[25]_i_1/O
                         net (fo=1, routed)           0.000    59.667    Core_0/cpu_0/id0/ex_reg2_reg[31][25]
    SLICE_X67Y98         LDCE                                         r  Core_0/cpu_0/id0/reg2_o_reg[25]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Core_0/dmem_0/data_mem1_reg[171][1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.069ns  (logic 0.289ns (27.081%)  route 0.779ns (72.919%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            1.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     1.244 f  reset_IBUF_inst/O
                         net (fo=2945, routed)        0.712     1.956    Core_0/cpu_0/ex_mem0/reset_IBUF
    SLICE_X14Y86         LUT5 (Prop_lut5_I0_O)        0.045     2.001 r  Core_0/cpu_0/ex_mem0/data_mem1[171][7]_i_1/O
                         net (fo=8, routed)           0.068     2.069    Core_0/dmem_0/data_mem1_reg[171][7]_0[0]
    SLICE_X14Y86         FDRE                                         r  Core_0/dmem_0/data_mem1_reg[171][1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Core_0/dmem_0/data_mem1_reg[171][4]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.069ns  (logic 0.289ns (27.081%)  route 0.779ns (72.919%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            1.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     1.244 f  reset_IBUF_inst/O
                         net (fo=2945, routed)        0.712     1.956    Core_0/cpu_0/ex_mem0/reset_IBUF
    SLICE_X14Y86         LUT5 (Prop_lut5_I0_O)        0.045     2.001 r  Core_0/cpu_0/ex_mem0/data_mem1[171][7]_i_1/O
                         net (fo=8, routed)           0.068     2.069    Core_0/dmem_0/data_mem1_reg[171][7]_0[0]
    SLICE_X14Y86         FDRE                                         r  Core_0/dmem_0/data_mem1_reg[171][4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Core_0/dmem_0/data_mem1_reg[171][5]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.069ns  (logic 0.289ns (27.081%)  route 0.779ns (72.919%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            1.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     1.244 f  reset_IBUF_inst/O
                         net (fo=2945, routed)        0.712     1.956    Core_0/cpu_0/ex_mem0/reset_IBUF
    SLICE_X14Y86         LUT5 (Prop_lut5_I0_O)        0.045     2.001 r  Core_0/cpu_0/ex_mem0/data_mem1[171][7]_i_1/O
                         net (fo=8, routed)           0.068     2.069    Core_0/dmem_0/data_mem1_reg[171][7]_0[0]
    SLICE_X14Y86         FDRE                                         r  Core_0/dmem_0/data_mem1_reg[171][5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Core_0/dmem_0/data_mem1_reg[171][6]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.069ns  (logic 0.289ns (27.081%)  route 0.779ns (72.919%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            1.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     1.244 f  reset_IBUF_inst/O
                         net (fo=2945, routed)        0.712     1.956    Core_0/cpu_0/ex_mem0/reset_IBUF
    SLICE_X14Y86         LUT5 (Prop_lut5_I0_O)        0.045     2.001 r  Core_0/cpu_0/ex_mem0/data_mem1[171][7]_i_1/O
                         net (fo=8, routed)           0.068     2.069    Core_0/dmem_0/data_mem1_reg[171][7]_0[0]
    SLICE_X14Y86         FDRE                                         r  Core_0/dmem_0/data_mem1_reg[171][6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Core_0/dmem_0/data_mem1_reg[171][7]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.069ns  (logic 0.289ns (27.081%)  route 0.779ns (72.919%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            1.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     1.244 f  reset_IBUF_inst/O
                         net (fo=2945, routed)        0.712     1.956    Core_0/cpu_0/ex_mem0/reset_IBUF
    SLICE_X14Y86         LUT5 (Prop_lut5_I0_O)        0.045     2.001 r  Core_0/cpu_0/ex_mem0/data_mem1[171][7]_i_1/O
                         net (fo=8, routed)           0.068     2.069    Core_0/dmem_0/data_mem1_reg[171][7]_0[0]
    SLICE_X14Y86         FDRE                                         r  Core_0/dmem_0/data_mem1_reg[171][7]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Core_0/dmem_0/data_mem1_reg[162][1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.303ns  (logic 0.289ns (22.211%)  route 1.014ns (77.789%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            1.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     1.244 f  reset_IBUF_inst/O
                         net (fo=2945, routed)        0.847     2.091    Core_0/cpu_0/ex_mem0/reset_IBUF
    SLICE_X14Y86         LUT5 (Prop_lut5_I0_O)        0.045     2.136 r  Core_0/cpu_0/ex_mem0/data_mem1[162][7]_i_1/O
                         net (fo=8, routed)           0.167     2.303    Core_0/dmem_0/data_mem1_reg[162][7]_0[0]
    SLICE_X13Y86         FDRE                                         r  Core_0/dmem_0/data_mem1_reg[162][1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Core_0/dmem_0/data_mem1_reg[162][4]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.303ns  (logic 0.289ns (22.211%)  route 1.014ns (77.789%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            1.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     1.244 f  reset_IBUF_inst/O
                         net (fo=2945, routed)        0.847     2.091    Core_0/cpu_0/ex_mem0/reset_IBUF
    SLICE_X14Y86         LUT5 (Prop_lut5_I0_O)        0.045     2.136 r  Core_0/cpu_0/ex_mem0/data_mem1[162][7]_i_1/O
                         net (fo=8, routed)           0.167     2.303    Core_0/dmem_0/data_mem1_reg[162][7]_0[0]
    SLICE_X13Y86         FDRE                                         r  Core_0/dmem_0/data_mem1_reg[162][4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Core_0/dmem_0/data_mem1_reg[162][5]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.303ns  (logic 0.289ns (22.211%)  route 1.014ns (77.789%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            1.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     1.244 f  reset_IBUF_inst/O
                         net (fo=2945, routed)        0.847     2.091    Core_0/cpu_0/ex_mem0/reset_IBUF
    SLICE_X14Y86         LUT5 (Prop_lut5_I0_O)        0.045     2.136 r  Core_0/cpu_0/ex_mem0/data_mem1[162][7]_i_1/O
                         net (fo=8, routed)           0.167     2.303    Core_0/dmem_0/data_mem1_reg[162][7]_0[0]
    SLICE_X13Y86         FDRE                                         r  Core_0/dmem_0/data_mem1_reg[162][5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Core_0/dmem_0/data_mem1_reg[162][6]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.303ns  (logic 0.289ns (22.211%)  route 1.014ns (77.789%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            1.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     1.244 f  reset_IBUF_inst/O
                         net (fo=2945, routed)        0.847     2.091    Core_0/cpu_0/ex_mem0/reset_IBUF
    SLICE_X14Y86         LUT5 (Prop_lut5_I0_O)        0.045     2.136 r  Core_0/cpu_0/ex_mem0/data_mem1[162][7]_i_1/O
                         net (fo=8, routed)           0.167     2.303    Core_0/dmem_0/data_mem1_reg[162][7]_0[0]
    SLICE_X13Y86         FDRE                                         r  Core_0/dmem_0/data_mem1_reg[162][6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Core_0/dmem_0/data_mem1_reg[162][7]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.303ns  (logic 0.289ns (22.211%)  route 1.014ns (77.789%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            1.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     1.244 f  reset_IBUF_inst/O
                         net (fo=2945, routed)        0.847     2.091    Core_0/cpu_0/ex_mem0/reset_IBUF
    SLICE_X14Y86         LUT5 (Prop_lut5_I0_O)        0.045     2.136 r  Core_0/cpu_0/ex_mem0/data_mem1[162][7]_i_1/O
                         net (fo=8, routed)           0.167     2.303    Core_0/dmem_0/data_mem1_reg[162][7]_0[0]
    SLICE_X13Y86         FDRE                                         r  Core_0/dmem_0/data_mem1_reg[162][7]/CE
  -------------------------------------------------------------------    -------------------





