ARM GAS  /tmp/cc008Bhi.s 			page 1


   1              		.cpu cortex-m33
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32h5xx_hal_msp.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.HAL_MspInit,"ax",%progbits
  18              		.align	1
  19              		.global	HAL_MspInit
  20              		.arch armv8-m.main
  21              		.arch_extension dsp
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  25              		.fpu fpv4-sp-d16
  27              	HAL_MspInit:
  28              	.LFB361:
  29              		.file 1 "Core/Src/stm32h5xx_hal_msp.c"
   1:Core/Src/stm32h5xx_hal_msp.c **** 
   2:Core/Src/stm32h5xx_hal_msp.c **** /* USER CODE BEGIN Header */
   3:Core/Src/stm32h5xx_hal_msp.c **** /**
   4:Core/Src/stm32h5xx_hal_msp.c ****   ******************************************************************************
   5:Core/Src/stm32h5xx_hal_msp.c ****   * @file         stm32h5xx_hal_msp.c
   6:Core/Src/stm32h5xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   7:Core/Src/stm32h5xx_hal_msp.c ****   *               and de-Initialization codes.
   8:Core/Src/stm32h5xx_hal_msp.c ****   ******************************************************************************
   9:Core/Src/stm32h5xx_hal_msp.c ****   * @attention
  10:Core/Src/stm32h5xx_hal_msp.c ****   *
  11:Core/Src/stm32h5xx_hal_msp.c ****   * Copyright (c) 2025 STMicroelectronics.
  12:Core/Src/stm32h5xx_hal_msp.c ****   * All rights reserved.
  13:Core/Src/stm32h5xx_hal_msp.c ****   *
  14:Core/Src/stm32h5xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  15:Core/Src/stm32h5xx_hal_msp.c ****   * in the root directory of this software component.
  16:Core/Src/stm32h5xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  17:Core/Src/stm32h5xx_hal_msp.c ****   *
  18:Core/Src/stm32h5xx_hal_msp.c ****   ******************************************************************************
  19:Core/Src/stm32h5xx_hal_msp.c ****   */
  20:Core/Src/stm32h5xx_hal_msp.c **** /* USER CODE END Header */
  21:Core/Src/stm32h5xx_hal_msp.c **** 
  22:Core/Src/stm32h5xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  23:Core/Src/stm32h5xx_hal_msp.c **** #include "main.h"
  24:Core/Src/stm32h5xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/stm32h5xx_hal_msp.c **** 
  26:Core/Src/stm32h5xx_hal_msp.c **** /* USER CODE END Includes */
  27:Core/Src/stm32h5xx_hal_msp.c **** 
  28:Core/Src/stm32h5xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  29:Core/Src/stm32h5xx_hal_msp.c **** /* USER CODE BEGIN TD */
ARM GAS  /tmp/cc008Bhi.s 			page 2


  30:Core/Src/stm32h5xx_hal_msp.c **** 
  31:Core/Src/stm32h5xx_hal_msp.c **** /* USER CODE END TD */
  32:Core/Src/stm32h5xx_hal_msp.c **** 
  33:Core/Src/stm32h5xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  34:Core/Src/stm32h5xx_hal_msp.c **** /* USER CODE BEGIN Define */
  35:Core/Src/stm32h5xx_hal_msp.c **** 
  36:Core/Src/stm32h5xx_hal_msp.c **** /* USER CODE END Define */
  37:Core/Src/stm32h5xx_hal_msp.c **** 
  38:Core/Src/stm32h5xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  39:Core/Src/stm32h5xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  40:Core/Src/stm32h5xx_hal_msp.c **** 
  41:Core/Src/stm32h5xx_hal_msp.c **** /* USER CODE END Macro */
  42:Core/Src/stm32h5xx_hal_msp.c **** 
  43:Core/Src/stm32h5xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  44:Core/Src/stm32h5xx_hal_msp.c **** /* USER CODE BEGIN PV */
  45:Core/Src/stm32h5xx_hal_msp.c **** 
  46:Core/Src/stm32h5xx_hal_msp.c **** /* USER CODE END PV */
  47:Core/Src/stm32h5xx_hal_msp.c **** 
  48:Core/Src/stm32h5xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  49:Core/Src/stm32h5xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  50:Core/Src/stm32h5xx_hal_msp.c **** 
  51:Core/Src/stm32h5xx_hal_msp.c **** /* USER CODE END PFP */
  52:Core/Src/stm32h5xx_hal_msp.c **** 
  53:Core/Src/stm32h5xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  54:Core/Src/stm32h5xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  55:Core/Src/stm32h5xx_hal_msp.c **** 
  56:Core/Src/stm32h5xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  57:Core/Src/stm32h5xx_hal_msp.c **** 
  58:Core/Src/stm32h5xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  59:Core/Src/stm32h5xx_hal_msp.c **** 
  60:Core/Src/stm32h5xx_hal_msp.c **** /* USER CODE END 0 */
  61:Core/Src/stm32h5xx_hal_msp.c **** /**
  62:Core/Src/stm32h5xx_hal_msp.c ****   * Initializes the Global MSP.
  63:Core/Src/stm32h5xx_hal_msp.c ****   */
  64:Core/Src/stm32h5xx_hal_msp.c **** void HAL_MspInit(void)
  65:Core/Src/stm32h5xx_hal_msp.c **** {
  30              		.loc 1 65 1 view -0
  31              		.cfi_startproc
  32              		@ args = 0, pretend = 0, frame = 0
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		@ link register save eliminated.
  66:Core/Src/stm32h5xx_hal_msp.c **** 
  67:Core/Src/stm32h5xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  68:Core/Src/stm32h5xx_hal_msp.c **** 
  69:Core/Src/stm32h5xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  70:Core/Src/stm32h5xx_hal_msp.c **** 
  71:Core/Src/stm32h5xx_hal_msp.c ****   /* System interrupt init*/
  72:Core/Src/stm32h5xx_hal_msp.c **** 
  73:Core/Src/stm32h5xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  74:Core/Src/stm32h5xx_hal_msp.c **** 
  75:Core/Src/stm32h5xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  76:Core/Src/stm32h5xx_hal_msp.c **** }
  35              		.loc 1 76 1 view .LVU1
  36 0000 7047     		bx	lr
  37              		.cfi_endproc
  38              	.LFE361:
  40              		.section	.text.HAL_ADC_MspInit,"ax",%progbits
ARM GAS  /tmp/cc008Bhi.s 			page 3


  41              		.align	1
  42              		.global	HAL_ADC_MspInit
  43              		.syntax unified
  44              		.thumb
  45              		.thumb_func
  46              		.fpu fpv4-sp-d16
  48              	HAL_ADC_MspInit:
  49              	.LVL0:
  50              	.LFB362:
  77:Core/Src/stm32h5xx_hal_msp.c **** 
  78:Core/Src/stm32h5xx_hal_msp.c **** /**
  79:Core/Src/stm32h5xx_hal_msp.c **** * @brief ADC MSP Initialization
  80:Core/Src/stm32h5xx_hal_msp.c **** * This function configures the hardware resources used in this example
  81:Core/Src/stm32h5xx_hal_msp.c **** * @param hadc: ADC handle pointer
  82:Core/Src/stm32h5xx_hal_msp.c **** * @retval None
  83:Core/Src/stm32h5xx_hal_msp.c **** */
  84:Core/Src/stm32h5xx_hal_msp.c **** void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
  85:Core/Src/stm32h5xx_hal_msp.c **** {
  51              		.loc 1 85 1 view -0
  52              		.cfi_startproc
  53              		@ args = 0, pretend = 0, frame = 240
  54              		@ frame_needed = 0, uses_anonymous_args = 0
  55              		.loc 1 85 1 is_stmt 0 view .LVU3
  56 0000 10B5     		push	{r4, lr}
  57              	.LCFI0:
  58              		.cfi_def_cfa_offset 8
  59              		.cfi_offset 4, -8
  60              		.cfi_offset 14, -4
  61 0002 BCB0     		sub	sp, sp, #240
  62              	.LCFI1:
  63              		.cfi_def_cfa_offset 248
  64 0004 0446     		mov	r4, r0
  86:Core/Src/stm32h5xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  65              		.loc 1 86 3 is_stmt 1 view .LVU4
  66              		.loc 1 86 20 is_stmt 0 view .LVU5
  67 0006 0021     		movs	r1, #0
  68 0008 3791     		str	r1, [sp, #220]
  69 000a 3891     		str	r1, [sp, #224]
  70 000c 3991     		str	r1, [sp, #228]
  71 000e 3A91     		str	r1, [sp, #232]
  72 0010 3B91     		str	r1, [sp, #236]
  87:Core/Src/stm32h5xx_hal_msp.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
  73              		.loc 1 87 3 is_stmt 1 view .LVU6
  74              		.loc 1 87 28 is_stmt 0 view .LVU7
  75 0012 D022     		movs	r2, #208
  76 0014 02A8     		add	r0, sp, #8
  77              	.LVL1:
  78              		.loc 1 87 28 view .LVU8
  79 0016 FFF7FEFF 		bl	memset
  80              	.LVL2:
  88:Core/Src/stm32h5xx_hal_msp.c ****   if(hadc->Instance==ADC1)
  81              		.loc 1 88 3 is_stmt 1 view .LVU9
  82              		.loc 1 88 10 is_stmt 0 view .LVU10
  83 001a 2268     		ldr	r2, [r4]
  84              		.loc 1 88 5 view .LVU11
  85 001c 1B4B     		ldr	r3, .L8
  86 001e 9A42     		cmp	r2, r3
ARM GAS  /tmp/cc008Bhi.s 			page 4


  87 0020 01D0     		beq	.L6
  88              	.L2:
  89:Core/Src/stm32h5xx_hal_msp.c ****   {
  90:Core/Src/stm32h5xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspInit 0 */
  91:Core/Src/stm32h5xx_hal_msp.c **** 
  92:Core/Src/stm32h5xx_hal_msp.c ****   /* USER CODE END ADC1_MspInit 0 */
  93:Core/Src/stm32h5xx_hal_msp.c **** 
  94:Core/Src/stm32h5xx_hal_msp.c ****   /** Initializes the peripherals clock
  95:Core/Src/stm32h5xx_hal_msp.c ****   */
  96:Core/Src/stm32h5xx_hal_msp.c ****     PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADCDAC;
  97:Core/Src/stm32h5xx_hal_msp.c ****     PeriphClkInitStruct.AdcDacClockSelection = RCC_ADCDACCLKSOURCE_HSE;
  98:Core/Src/stm32h5xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
  99:Core/Src/stm32h5xx_hal_msp.c ****     {
 100:Core/Src/stm32h5xx_hal_msp.c ****       Error_Handler();
 101:Core/Src/stm32h5xx_hal_msp.c ****     }
 102:Core/Src/stm32h5xx_hal_msp.c **** 
 103:Core/Src/stm32h5xx_hal_msp.c ****     /* Peripheral clock enable */
 104:Core/Src/stm32h5xx_hal_msp.c ****     __HAL_RCC_ADC_CLK_ENABLE();
 105:Core/Src/stm32h5xx_hal_msp.c **** 
 106:Core/Src/stm32h5xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 107:Core/Src/stm32h5xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 108:Core/Src/stm32h5xx_hal_msp.c ****     PA0     ------> ADC1_INP0
 109:Core/Src/stm32h5xx_hal_msp.c ****     PA1     ------> ADC1_INP1
 110:Core/Src/stm32h5xx_hal_msp.c ****     PA2     ------> ADC1_INP14
 111:Core/Src/stm32h5xx_hal_msp.c ****     PA3     ------> ADC1_INP15
 112:Core/Src/stm32h5xx_hal_msp.c ****     */
 113:Core/Src/stm32h5xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 114:Core/Src/stm32h5xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 115:Core/Src/stm32h5xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 116:Core/Src/stm32h5xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 117:Core/Src/stm32h5xx_hal_msp.c **** 
 118:Core/Src/stm32h5xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspInit 1 */
 119:Core/Src/stm32h5xx_hal_msp.c **** 
 120:Core/Src/stm32h5xx_hal_msp.c ****   /* USER CODE END ADC1_MspInit 1 */
 121:Core/Src/stm32h5xx_hal_msp.c **** 
 122:Core/Src/stm32h5xx_hal_msp.c ****   }
 123:Core/Src/stm32h5xx_hal_msp.c **** 
 124:Core/Src/stm32h5xx_hal_msp.c **** }
  89              		.loc 1 124 1 view .LVU12
  90 0022 3CB0     		add	sp, sp, #240
  91              	.LCFI2:
  92              		.cfi_remember_state
  93              		.cfi_def_cfa_offset 8
  94              		@ sp needed
  95 0024 10BD     		pop	{r4, pc}
  96              	.LVL3:
  97              	.L6:
  98              	.LCFI3:
  99              		.cfi_restore_state
  96:Core/Src/stm32h5xx_hal_msp.c ****     PeriphClkInitStruct.AdcDacClockSelection = RCC_ADCDACCLKSOURCE_HSE;
 100              		.loc 1 96 5 is_stmt 1 view .LVU13
  96:Core/Src/stm32h5xx_hal_msp.c ****     PeriphClkInitStruct.AdcDacClockSelection = RCC_ADCDACCLKSOURCE_HSE;
 101              		.loc 1 96 46 is_stmt 0 view .LVU14
 102 0026 4FF40012 		mov	r2, #2097152
 103 002a 0023     		movs	r3, #0
 104 002c CDE90223 		strd	r2, [sp, #8]
  97:Core/Src/stm32h5xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
ARM GAS  /tmp/cc008Bhi.s 			page 5


 105              		.loc 1 97 5 is_stmt 1 view .LVU15
  97:Core/Src/stm32h5xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 106              		.loc 1 97 46 is_stmt 0 view .LVU16
 107 0030 0323     		movs	r3, #3
 108 0032 2A93     		str	r3, [sp, #168]
  98:Core/Src/stm32h5xx_hal_msp.c ****     {
 109              		.loc 1 98 5 is_stmt 1 view .LVU17
  98:Core/Src/stm32h5xx_hal_msp.c ****     {
 110              		.loc 1 98 9 is_stmt 0 view .LVU18
 111 0034 02A8     		add	r0, sp, #8
 112 0036 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 113              	.LVL4:
  98:Core/Src/stm32h5xx_hal_msp.c ****     {
 114              		.loc 1 98 8 view .LVU19
 115 003a 18BB     		cbnz	r0, .L7
 116              	.L4:
 104:Core/Src/stm32h5xx_hal_msp.c **** 
 117              		.loc 1 104 5 is_stmt 1 view .LVU20
 118              	.LBB2:
 104:Core/Src/stm32h5xx_hal_msp.c **** 
 119              		.loc 1 104 5 view .LVU21
 104:Core/Src/stm32h5xx_hal_msp.c **** 
 120              		.loc 1 104 5 view .LVU22
 121 003c 144B     		ldr	r3, .L8+4
 122 003e D3F88C20 		ldr	r2, [r3, #140]
 123 0042 42F48062 		orr	r2, r2, #1024
 124 0046 C3F88C20 		str	r2, [r3, #140]
 104:Core/Src/stm32h5xx_hal_msp.c **** 
 125              		.loc 1 104 5 view .LVU23
 126 004a D3F88C20 		ldr	r2, [r3, #140]
 127 004e 02F48062 		and	r2, r2, #1024
 128 0052 0092     		str	r2, [sp]
 104:Core/Src/stm32h5xx_hal_msp.c **** 
 129              		.loc 1 104 5 view .LVU24
 130 0054 009A     		ldr	r2, [sp]
 131              	.LBE2:
 104:Core/Src/stm32h5xx_hal_msp.c **** 
 132              		.loc 1 104 5 view .LVU25
 106:Core/Src/stm32h5xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 133              		.loc 1 106 5 view .LVU26
 134              	.LBB3:
 106:Core/Src/stm32h5xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 135              		.loc 1 106 5 view .LVU27
 106:Core/Src/stm32h5xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 136              		.loc 1 106 5 view .LVU28
 137 0056 D3F88C20 		ldr	r2, [r3, #140]
 138 005a 42F00102 		orr	r2, r2, #1
 139 005e C3F88C20 		str	r2, [r3, #140]
 106:Core/Src/stm32h5xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 140              		.loc 1 106 5 view .LVU29
 141 0062 D3F88C30 		ldr	r3, [r3, #140]
 142 0066 03F00103 		and	r3, r3, #1
 143 006a 0193     		str	r3, [sp, #4]
 106:Core/Src/stm32h5xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 144              		.loc 1 106 5 view .LVU30
 145 006c 019B     		ldr	r3, [sp, #4]
 146              	.LBE3:
ARM GAS  /tmp/cc008Bhi.s 			page 6


 106:Core/Src/stm32h5xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 147              		.loc 1 106 5 view .LVU31
 113:Core/Src/stm32h5xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 148              		.loc 1 113 5 view .LVU32
 113:Core/Src/stm32h5xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 149              		.loc 1 113 25 is_stmt 0 view .LVU33
 150 006e 0F23     		movs	r3, #15
 151 0070 3793     		str	r3, [sp, #220]
 114:Core/Src/stm32h5xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 152              		.loc 1 114 5 is_stmt 1 view .LVU34
 114:Core/Src/stm32h5xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 153              		.loc 1 114 26 is_stmt 0 view .LVU35
 154 0072 0323     		movs	r3, #3
 155 0074 3893     		str	r3, [sp, #224]
 115:Core/Src/stm32h5xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 156              		.loc 1 115 5 is_stmt 1 view .LVU36
 115:Core/Src/stm32h5xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 157              		.loc 1 115 26 is_stmt 0 view .LVU37
 158 0076 0023     		movs	r3, #0
 159 0078 3993     		str	r3, [sp, #228]
 116:Core/Src/stm32h5xx_hal_msp.c **** 
 160              		.loc 1 116 5 is_stmt 1 view .LVU38
 161 007a 37A9     		add	r1, sp, #220
 162 007c 0548     		ldr	r0, .L8+8
 163 007e FFF7FEFF 		bl	HAL_GPIO_Init
 164              	.LVL5:
 165              		.loc 1 124 1 is_stmt 0 view .LVU39
 166 0082 CEE7     		b	.L2
 167              	.L7:
 100:Core/Src/stm32h5xx_hal_msp.c ****     }
 168              		.loc 1 100 7 is_stmt 1 view .LVU40
 169 0084 FFF7FEFF 		bl	Error_Handler
 170              	.LVL6:
 171 0088 D8E7     		b	.L4
 172              	.L9:
 173 008a 00BF     		.align	2
 174              	.L8:
 175 008c 00800242 		.word	1107460096
 176 0090 000C0244 		.word	1140984832
 177 0094 00000242 		.word	1107427328
 178              		.cfi_endproc
 179              	.LFE362:
 181              		.section	.text.HAL_ADC_MspDeInit,"ax",%progbits
 182              		.align	1
 183              		.global	HAL_ADC_MspDeInit
 184              		.syntax unified
 185              		.thumb
 186              		.thumb_func
 187              		.fpu fpv4-sp-d16
 189              	HAL_ADC_MspDeInit:
 190              	.LVL7:
 191              	.LFB363:
 125:Core/Src/stm32h5xx_hal_msp.c **** 
 126:Core/Src/stm32h5xx_hal_msp.c **** /**
 127:Core/Src/stm32h5xx_hal_msp.c **** * @brief ADC MSP De-Initialization
 128:Core/Src/stm32h5xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 129:Core/Src/stm32h5xx_hal_msp.c **** * @param hadc: ADC handle pointer
ARM GAS  /tmp/cc008Bhi.s 			page 7


 130:Core/Src/stm32h5xx_hal_msp.c **** * @retval None
 131:Core/Src/stm32h5xx_hal_msp.c **** */
 132:Core/Src/stm32h5xx_hal_msp.c **** void HAL_ADC_MspDeInit(ADC_HandleTypeDef* hadc)
 133:Core/Src/stm32h5xx_hal_msp.c **** {
 192              		.loc 1 133 1 view -0
 193              		.cfi_startproc
 194              		@ args = 0, pretend = 0, frame = 0
 195              		@ frame_needed = 0, uses_anonymous_args = 0
 196              		.loc 1 133 1 is_stmt 0 view .LVU42
 197 0000 08B5     		push	{r3, lr}
 198              	.LCFI4:
 199              		.cfi_def_cfa_offset 8
 200              		.cfi_offset 3, -8
 201              		.cfi_offset 14, -4
 134:Core/Src/stm32h5xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 202              		.loc 1 134 3 is_stmt 1 view .LVU43
 203              		.loc 1 134 10 is_stmt 0 view .LVU44
 204 0002 0268     		ldr	r2, [r0]
 205              		.loc 1 134 5 view .LVU45
 206 0004 074B     		ldr	r3, .L14
 207 0006 9A42     		cmp	r2, r3
 208 0008 00D0     		beq	.L13
 209              	.LVL8:
 210              	.L10:
 135:Core/Src/stm32h5xx_hal_msp.c ****   {
 136:Core/Src/stm32h5xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspDeInit 0 */
 137:Core/Src/stm32h5xx_hal_msp.c **** 
 138:Core/Src/stm32h5xx_hal_msp.c ****   /* USER CODE END ADC1_MspDeInit 0 */
 139:Core/Src/stm32h5xx_hal_msp.c ****     /* Peripheral clock disable */
 140:Core/Src/stm32h5xx_hal_msp.c ****     __HAL_RCC_ADC_CLK_DISABLE();
 141:Core/Src/stm32h5xx_hal_msp.c **** 
 142:Core/Src/stm32h5xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 143:Core/Src/stm32h5xx_hal_msp.c ****     PA0     ------> ADC1_INP0
 144:Core/Src/stm32h5xx_hal_msp.c ****     PA1     ------> ADC1_INP1
 145:Core/Src/stm32h5xx_hal_msp.c ****     PA2     ------> ADC1_INP14
 146:Core/Src/stm32h5xx_hal_msp.c ****     PA3     ------> ADC1_INP15
 147:Core/Src/stm32h5xx_hal_msp.c ****     */
 148:Core/Src/stm32h5xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3);
 149:Core/Src/stm32h5xx_hal_msp.c **** 
 150:Core/Src/stm32h5xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspDeInit 1 */
 151:Core/Src/stm32h5xx_hal_msp.c **** 
 152:Core/Src/stm32h5xx_hal_msp.c ****   /* USER CODE END ADC1_MspDeInit 1 */
 153:Core/Src/stm32h5xx_hal_msp.c ****   }
 154:Core/Src/stm32h5xx_hal_msp.c **** 
 155:Core/Src/stm32h5xx_hal_msp.c **** }
 211              		.loc 1 155 1 view .LVU46
 212 000a 08BD     		pop	{r3, pc}
 213              	.LVL9:
 214              	.L13:
 140:Core/Src/stm32h5xx_hal_msp.c **** 
 215              		.loc 1 140 5 is_stmt 1 view .LVU47
 216 000c 064A     		ldr	r2, .L14+4
 217 000e D2F88C30 		ldr	r3, [r2, #140]
 218 0012 23F48063 		bic	r3, r3, #1024
 219 0016 C2F88C30 		str	r3, [r2, #140]
 148:Core/Src/stm32h5xx_hal_msp.c **** 
 220              		.loc 1 148 5 view .LVU48
ARM GAS  /tmp/cc008Bhi.s 			page 8


 221 001a 0F21     		movs	r1, #15
 222 001c 0348     		ldr	r0, .L14+8
 223              	.LVL10:
 148:Core/Src/stm32h5xx_hal_msp.c **** 
 224              		.loc 1 148 5 is_stmt 0 view .LVU49
 225 001e FFF7FEFF 		bl	HAL_GPIO_DeInit
 226              	.LVL11:
 227              		.loc 1 155 1 view .LVU50
 228 0022 F2E7     		b	.L10
 229              	.L15:
 230              		.align	2
 231              	.L14:
 232 0024 00800242 		.word	1107460096
 233 0028 000C0244 		.word	1140984832
 234 002c 00000242 		.word	1107427328
 235              		.cfi_endproc
 236              	.LFE363:
 238              		.section	.text.HAL_DAC_MspInit,"ax",%progbits
 239              		.align	1
 240              		.global	HAL_DAC_MspInit
 241              		.syntax unified
 242              		.thumb
 243              		.thumb_func
 244              		.fpu fpv4-sp-d16
 246              	HAL_DAC_MspInit:
 247              	.LVL12:
 248              	.LFB364:
 156:Core/Src/stm32h5xx_hal_msp.c **** 
 157:Core/Src/stm32h5xx_hal_msp.c **** /**
 158:Core/Src/stm32h5xx_hal_msp.c **** * @brief DAC MSP Initialization
 159:Core/Src/stm32h5xx_hal_msp.c **** * This function configures the hardware resources used in this example
 160:Core/Src/stm32h5xx_hal_msp.c **** * @param hdac: DAC handle pointer
 161:Core/Src/stm32h5xx_hal_msp.c **** * @retval None
 162:Core/Src/stm32h5xx_hal_msp.c **** */
 163:Core/Src/stm32h5xx_hal_msp.c **** void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
 164:Core/Src/stm32h5xx_hal_msp.c **** {
 249              		.loc 1 164 1 is_stmt 1 view -0
 250              		.cfi_startproc
 251              		@ args = 0, pretend = 0, frame = 240
 252              		@ frame_needed = 0, uses_anonymous_args = 0
 253              		.loc 1 164 1 is_stmt 0 view .LVU52
 254 0000 10B5     		push	{r4, lr}
 255              	.LCFI5:
 256              		.cfi_def_cfa_offset 8
 257              		.cfi_offset 4, -8
 258              		.cfi_offset 14, -4
 259 0002 BCB0     		sub	sp, sp, #240
 260              	.LCFI6:
 261              		.cfi_def_cfa_offset 248
 262 0004 0446     		mov	r4, r0
 165:Core/Src/stm32h5xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 263              		.loc 1 165 3 is_stmt 1 view .LVU53
 264              		.loc 1 165 20 is_stmt 0 view .LVU54
 265 0006 0021     		movs	r1, #0
 266 0008 3791     		str	r1, [sp, #220]
 267 000a 3891     		str	r1, [sp, #224]
 268 000c 3991     		str	r1, [sp, #228]
ARM GAS  /tmp/cc008Bhi.s 			page 9


 269 000e 3A91     		str	r1, [sp, #232]
 270 0010 3B91     		str	r1, [sp, #236]
 166:Core/Src/stm32h5xx_hal_msp.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 271              		.loc 1 166 3 is_stmt 1 view .LVU55
 272              		.loc 1 166 28 is_stmt 0 view .LVU56
 273 0012 D022     		movs	r2, #208
 274 0014 02A8     		add	r0, sp, #8
 275              	.LVL13:
 276              		.loc 1 166 28 view .LVU57
 277 0016 FFF7FEFF 		bl	memset
 278              	.LVL14:
 167:Core/Src/stm32h5xx_hal_msp.c ****   if(hdac->Instance==DAC1)
 279              		.loc 1 167 3 is_stmt 1 view .LVU58
 280              		.loc 1 167 10 is_stmt 0 view .LVU59
 281 001a 2268     		ldr	r2, [r4]
 282              		.loc 1 167 5 view .LVU60
 283 001c 1A4B     		ldr	r3, .L22
 284 001e 9A42     		cmp	r2, r3
 285 0020 01D0     		beq	.L20
 286              	.L16:
 168:Core/Src/stm32h5xx_hal_msp.c ****   {
 169:Core/Src/stm32h5xx_hal_msp.c ****   /* USER CODE BEGIN DAC1_MspInit 0 */
 170:Core/Src/stm32h5xx_hal_msp.c **** 
 171:Core/Src/stm32h5xx_hal_msp.c ****   /* USER CODE END DAC1_MspInit 0 */
 172:Core/Src/stm32h5xx_hal_msp.c **** 
 173:Core/Src/stm32h5xx_hal_msp.c ****   /** Initializes the peripherals clock
 174:Core/Src/stm32h5xx_hal_msp.c ****   */
 175:Core/Src/stm32h5xx_hal_msp.c ****     PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_DAC;
 176:Core/Src/stm32h5xx_hal_msp.c ****     PeriphClkInitStruct.DacLowPowerClockSelection = RCC_DACLPCLKSOURCE_LSE;
 177:Core/Src/stm32h5xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 178:Core/Src/stm32h5xx_hal_msp.c ****     {
 179:Core/Src/stm32h5xx_hal_msp.c ****       Error_Handler();
 180:Core/Src/stm32h5xx_hal_msp.c ****     }
 181:Core/Src/stm32h5xx_hal_msp.c **** 
 182:Core/Src/stm32h5xx_hal_msp.c ****     /* Peripheral clock enable */
 183:Core/Src/stm32h5xx_hal_msp.c ****     __HAL_RCC_DAC1_CLK_ENABLE();
 184:Core/Src/stm32h5xx_hal_msp.c **** 
 185:Core/Src/stm32h5xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 186:Core/Src/stm32h5xx_hal_msp.c ****     /**DAC1 GPIO Configuration
 187:Core/Src/stm32h5xx_hal_msp.c ****     PA4     ------> DAC1_OUT1
 188:Core/Src/stm32h5xx_hal_msp.c ****     PA5     ------> DAC1_OUT2
 189:Core/Src/stm32h5xx_hal_msp.c ****     */
 190:Core/Src/stm32h5xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 191:Core/Src/stm32h5xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 192:Core/Src/stm32h5xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 193:Core/Src/stm32h5xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 194:Core/Src/stm32h5xx_hal_msp.c **** 
 195:Core/Src/stm32h5xx_hal_msp.c ****   /* USER CODE BEGIN DAC1_MspInit 1 */
 196:Core/Src/stm32h5xx_hal_msp.c **** 
 197:Core/Src/stm32h5xx_hal_msp.c ****   /* USER CODE END DAC1_MspInit 1 */
 198:Core/Src/stm32h5xx_hal_msp.c **** 
 199:Core/Src/stm32h5xx_hal_msp.c ****   }
 200:Core/Src/stm32h5xx_hal_msp.c **** 
 201:Core/Src/stm32h5xx_hal_msp.c **** }
 287              		.loc 1 201 1 view .LVU61
 288 0022 3CB0     		add	sp, sp, #240
 289              	.LCFI7:
ARM GAS  /tmp/cc008Bhi.s 			page 10


 290              		.cfi_remember_state
 291              		.cfi_def_cfa_offset 8
 292              		@ sp needed
 293 0024 10BD     		pop	{r4, pc}
 294              	.LVL15:
 295              	.L20:
 296              	.LCFI8:
 297              		.cfi_restore_state
 175:Core/Src/stm32h5xx_hal_msp.c ****     PeriphClkInitStruct.DacLowPowerClockSelection = RCC_DACLPCLKSOURCE_LSE;
 298              		.loc 1 175 5 is_stmt 1 view .LVU62
 175:Core/Src/stm32h5xx_hal_msp.c ****     PeriphClkInitStruct.DacLowPowerClockSelection = RCC_DACLPCLKSOURCE_LSE;
 299              		.loc 1 175 46 is_stmt 0 view .LVU63
 300 0026 4FF40012 		mov	r2, #2097152
 301 002a 0023     		movs	r3, #0
 302 002c CDE90223 		strd	r2, [sp, #8]
 176:Core/Src/stm32h5xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 303              		.loc 1 176 5 is_stmt 1 view .LVU64
 177:Core/Src/stm32h5xx_hal_msp.c ****     {
 304              		.loc 1 177 5 view .LVU65
 177:Core/Src/stm32h5xx_hal_msp.c ****     {
 305              		.loc 1 177 9 is_stmt 0 view .LVU66
 306 0030 02A8     		add	r0, sp, #8
 307 0032 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 308              	.LVL16:
 177:Core/Src/stm32h5xx_hal_msp.c ****     {
 309              		.loc 1 177 8 view .LVU67
 310 0036 18BB     		cbnz	r0, .L21
 311              	.L18:
 183:Core/Src/stm32h5xx_hal_msp.c **** 
 312              		.loc 1 183 5 is_stmt 1 view .LVU68
 313              	.LBB4:
 183:Core/Src/stm32h5xx_hal_msp.c **** 
 314              		.loc 1 183 5 view .LVU69
 183:Core/Src/stm32h5xx_hal_msp.c **** 
 315              		.loc 1 183 5 view .LVU70
 316 0038 144B     		ldr	r3, .L22+4
 317 003a D3F88C20 		ldr	r2, [r3, #140]
 318 003e 42F40062 		orr	r2, r2, #2048
 319 0042 C3F88C20 		str	r2, [r3, #140]
 183:Core/Src/stm32h5xx_hal_msp.c **** 
 320              		.loc 1 183 5 view .LVU71
 321 0046 D3F88C20 		ldr	r2, [r3, #140]
 322 004a 02F40062 		and	r2, r2, #2048
 323 004e 0092     		str	r2, [sp]
 183:Core/Src/stm32h5xx_hal_msp.c **** 
 324              		.loc 1 183 5 view .LVU72
 325 0050 009A     		ldr	r2, [sp]
 326              	.LBE4:
 183:Core/Src/stm32h5xx_hal_msp.c **** 
 327              		.loc 1 183 5 view .LVU73
 185:Core/Src/stm32h5xx_hal_msp.c ****     /**DAC1 GPIO Configuration
 328              		.loc 1 185 5 view .LVU74
 329              	.LBB5:
 185:Core/Src/stm32h5xx_hal_msp.c ****     /**DAC1 GPIO Configuration
 330              		.loc 1 185 5 view .LVU75
 185:Core/Src/stm32h5xx_hal_msp.c ****     /**DAC1 GPIO Configuration
 331              		.loc 1 185 5 view .LVU76
ARM GAS  /tmp/cc008Bhi.s 			page 11


 332 0052 D3F88C20 		ldr	r2, [r3, #140]
 333 0056 42F00102 		orr	r2, r2, #1
 334 005a C3F88C20 		str	r2, [r3, #140]
 185:Core/Src/stm32h5xx_hal_msp.c ****     /**DAC1 GPIO Configuration
 335              		.loc 1 185 5 view .LVU77
 336 005e D3F88C30 		ldr	r3, [r3, #140]
 337 0062 03F00103 		and	r3, r3, #1
 338 0066 0193     		str	r3, [sp, #4]
 185:Core/Src/stm32h5xx_hal_msp.c ****     /**DAC1 GPIO Configuration
 339              		.loc 1 185 5 view .LVU78
 340 0068 019B     		ldr	r3, [sp, #4]
 341              	.LBE5:
 185:Core/Src/stm32h5xx_hal_msp.c ****     /**DAC1 GPIO Configuration
 342              		.loc 1 185 5 view .LVU79
 190:Core/Src/stm32h5xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 343              		.loc 1 190 5 view .LVU80
 190:Core/Src/stm32h5xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 344              		.loc 1 190 25 is_stmt 0 view .LVU81
 345 006a 3023     		movs	r3, #48
 346 006c 3793     		str	r3, [sp, #220]
 191:Core/Src/stm32h5xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 347              		.loc 1 191 5 is_stmt 1 view .LVU82
 191:Core/Src/stm32h5xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 348              		.loc 1 191 26 is_stmt 0 view .LVU83
 349 006e 0323     		movs	r3, #3
 350 0070 3893     		str	r3, [sp, #224]
 192:Core/Src/stm32h5xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 351              		.loc 1 192 5 is_stmt 1 view .LVU84
 192:Core/Src/stm32h5xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 352              		.loc 1 192 26 is_stmt 0 view .LVU85
 353 0072 0023     		movs	r3, #0
 354 0074 3993     		str	r3, [sp, #228]
 193:Core/Src/stm32h5xx_hal_msp.c **** 
 355              		.loc 1 193 5 is_stmt 1 view .LVU86
 356 0076 37A9     		add	r1, sp, #220
 357 0078 0548     		ldr	r0, .L22+8
 358 007a FFF7FEFF 		bl	HAL_GPIO_Init
 359              	.LVL17:
 360              		.loc 1 201 1 is_stmt 0 view .LVU87
 361 007e D0E7     		b	.L16
 362              	.L21:
 179:Core/Src/stm32h5xx_hal_msp.c ****     }
 363              		.loc 1 179 7 is_stmt 1 view .LVU88
 364 0080 FFF7FEFF 		bl	Error_Handler
 365              	.LVL18:
 366 0084 D8E7     		b	.L18
 367              	.L23:
 368 0086 00BF     		.align	2
 369              	.L22:
 370 0088 00840242 		.word	1107461120
 371 008c 000C0244 		.word	1140984832
 372 0090 00000242 		.word	1107427328
 373              		.cfi_endproc
 374              	.LFE364:
 376              		.section	.text.HAL_DAC_MspDeInit,"ax",%progbits
 377              		.align	1
 378              		.global	HAL_DAC_MspDeInit
ARM GAS  /tmp/cc008Bhi.s 			page 12


 379              		.syntax unified
 380              		.thumb
 381              		.thumb_func
 382              		.fpu fpv4-sp-d16
 384              	HAL_DAC_MspDeInit:
 385              	.LVL19:
 386              	.LFB365:
 202:Core/Src/stm32h5xx_hal_msp.c **** 
 203:Core/Src/stm32h5xx_hal_msp.c **** /**
 204:Core/Src/stm32h5xx_hal_msp.c **** * @brief DAC MSP De-Initialization
 205:Core/Src/stm32h5xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 206:Core/Src/stm32h5xx_hal_msp.c **** * @param hdac: DAC handle pointer
 207:Core/Src/stm32h5xx_hal_msp.c **** * @retval None
 208:Core/Src/stm32h5xx_hal_msp.c **** */
 209:Core/Src/stm32h5xx_hal_msp.c **** void HAL_DAC_MspDeInit(DAC_HandleTypeDef* hdac)
 210:Core/Src/stm32h5xx_hal_msp.c **** {
 387              		.loc 1 210 1 view -0
 388              		.cfi_startproc
 389              		@ args = 0, pretend = 0, frame = 0
 390              		@ frame_needed = 0, uses_anonymous_args = 0
 391              		.loc 1 210 1 is_stmt 0 view .LVU90
 392 0000 08B5     		push	{r3, lr}
 393              	.LCFI9:
 394              		.cfi_def_cfa_offset 8
 395              		.cfi_offset 3, -8
 396              		.cfi_offset 14, -4
 211:Core/Src/stm32h5xx_hal_msp.c ****   if(hdac->Instance==DAC1)
 397              		.loc 1 211 3 is_stmt 1 view .LVU91
 398              		.loc 1 211 10 is_stmt 0 view .LVU92
 399 0002 0268     		ldr	r2, [r0]
 400              		.loc 1 211 5 view .LVU93
 401 0004 074B     		ldr	r3, .L28
 402 0006 9A42     		cmp	r2, r3
 403 0008 00D0     		beq	.L27
 404              	.LVL20:
 405              	.L24:
 212:Core/Src/stm32h5xx_hal_msp.c ****   {
 213:Core/Src/stm32h5xx_hal_msp.c ****   /* USER CODE BEGIN DAC1_MspDeInit 0 */
 214:Core/Src/stm32h5xx_hal_msp.c **** 
 215:Core/Src/stm32h5xx_hal_msp.c ****   /* USER CODE END DAC1_MspDeInit 0 */
 216:Core/Src/stm32h5xx_hal_msp.c ****     /* Peripheral clock disable */
 217:Core/Src/stm32h5xx_hal_msp.c ****     __HAL_RCC_DAC1_CLK_DISABLE();
 218:Core/Src/stm32h5xx_hal_msp.c **** 
 219:Core/Src/stm32h5xx_hal_msp.c ****     /**DAC1 GPIO Configuration
 220:Core/Src/stm32h5xx_hal_msp.c ****     PA4     ------> DAC1_OUT1
 221:Core/Src/stm32h5xx_hal_msp.c ****     PA5     ------> DAC1_OUT2
 222:Core/Src/stm32h5xx_hal_msp.c ****     */
 223:Core/Src/stm32h5xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_4|GPIO_PIN_5);
 224:Core/Src/stm32h5xx_hal_msp.c **** 
 225:Core/Src/stm32h5xx_hal_msp.c ****   /* USER CODE BEGIN DAC1_MspDeInit 1 */
 226:Core/Src/stm32h5xx_hal_msp.c **** 
 227:Core/Src/stm32h5xx_hal_msp.c ****   /* USER CODE END DAC1_MspDeInit 1 */
 228:Core/Src/stm32h5xx_hal_msp.c ****   }
 229:Core/Src/stm32h5xx_hal_msp.c **** 
 230:Core/Src/stm32h5xx_hal_msp.c **** }
 406              		.loc 1 230 1 view .LVU94
 407 000a 08BD     		pop	{r3, pc}
ARM GAS  /tmp/cc008Bhi.s 			page 13


 408              	.LVL21:
 409              	.L27:
 217:Core/Src/stm32h5xx_hal_msp.c **** 
 410              		.loc 1 217 5 is_stmt 1 view .LVU95
 411 000c 064A     		ldr	r2, .L28+4
 412 000e D2F88C30 		ldr	r3, [r2, #140]
 413 0012 23F40063 		bic	r3, r3, #2048
 414 0016 C2F88C30 		str	r3, [r2, #140]
 223:Core/Src/stm32h5xx_hal_msp.c **** 
 415              		.loc 1 223 5 view .LVU96
 416 001a 3021     		movs	r1, #48
 417 001c 0348     		ldr	r0, .L28+8
 418              	.LVL22:
 223:Core/Src/stm32h5xx_hal_msp.c **** 
 419              		.loc 1 223 5 is_stmt 0 view .LVU97
 420 001e FFF7FEFF 		bl	HAL_GPIO_DeInit
 421              	.LVL23:
 422              		.loc 1 230 1 view .LVU98
 423 0022 F2E7     		b	.L24
 424              	.L29:
 425              		.align	2
 426              	.L28:
 427 0024 00840242 		.word	1107461120
 428 0028 000C0244 		.word	1140984832
 429 002c 00000242 		.word	1107427328
 430              		.cfi_endproc
 431              	.LFE365:
 433              		.section	.text.HAL_DCACHE_MspInit,"ax",%progbits
 434              		.align	1
 435              		.global	HAL_DCACHE_MspInit
 436              		.syntax unified
 437              		.thumb
 438              		.thumb_func
 439              		.fpu fpv4-sp-d16
 441              	HAL_DCACHE_MspInit:
 442              	.LVL24:
 443              	.LFB366:
 231:Core/Src/stm32h5xx_hal_msp.c **** 
 232:Core/Src/stm32h5xx_hal_msp.c **** /**
 233:Core/Src/stm32h5xx_hal_msp.c **** * @brief DCACHE MSP Initialization
 234:Core/Src/stm32h5xx_hal_msp.c **** * This function configures the hardware resources used in this example
 235:Core/Src/stm32h5xx_hal_msp.c **** * @param hdcache: DCACHE handle pointer
 236:Core/Src/stm32h5xx_hal_msp.c **** * @retval None
 237:Core/Src/stm32h5xx_hal_msp.c **** */
 238:Core/Src/stm32h5xx_hal_msp.c **** void HAL_DCACHE_MspInit(DCACHE_HandleTypeDef* hdcache)
 239:Core/Src/stm32h5xx_hal_msp.c **** {
 444              		.loc 1 239 1 is_stmt 1 view -0
 445              		.cfi_startproc
 446              		@ args = 0, pretend = 0, frame = 8
 447              		@ frame_needed = 0, uses_anonymous_args = 0
 448              		@ link register save eliminated.
 240:Core/Src/stm32h5xx_hal_msp.c ****   if(hdcache->Instance==DCACHE1)
 449              		.loc 1 240 3 view .LVU100
 450              		.loc 1 240 13 is_stmt 0 view .LVU101
 451 0000 0268     		ldr	r2, [r0]
 452              		.loc 1 240 5 view .LVU102
 453 0002 0A4B     		ldr	r3, .L37
ARM GAS  /tmp/cc008Bhi.s 			page 14


 454 0004 9A42     		cmp	r2, r3
 455 0006 00D0     		beq	.L36
 456 0008 7047     		bx	lr
 457              	.L36:
 239:Core/Src/stm32h5xx_hal_msp.c ****   if(hdcache->Instance==DCACHE1)
 458              		.loc 1 239 1 view .LVU103
 459 000a 82B0     		sub	sp, sp, #8
 460              	.LCFI10:
 461              		.cfi_def_cfa_offset 8
 241:Core/Src/stm32h5xx_hal_msp.c ****   {
 242:Core/Src/stm32h5xx_hal_msp.c ****   /* USER CODE BEGIN DCACHE1_MspInit 0 */
 243:Core/Src/stm32h5xx_hal_msp.c **** 
 244:Core/Src/stm32h5xx_hal_msp.c ****   /* USER CODE END DCACHE1_MspInit 0 */
 245:Core/Src/stm32h5xx_hal_msp.c ****     /* Peripheral clock enable */
 246:Core/Src/stm32h5xx_hal_msp.c ****     __HAL_RCC_DCACHE1_CLK_ENABLE();
 462              		.loc 1 246 5 is_stmt 1 view .LVU104
 463              	.LBB6:
 464              		.loc 1 246 5 view .LVU105
 465              		.loc 1 246 5 view .LVU106
 466 000c 084B     		ldr	r3, .L37+4
 467 000e D3F88820 		ldr	r2, [r3, #136]
 468 0012 42F08042 		orr	r2, r2, #1073741824
 469 0016 C3F88820 		str	r2, [r3, #136]
 470              		.loc 1 246 5 view .LVU107
 471 001a D3F88830 		ldr	r3, [r3, #136]
 472 001e 03F08043 		and	r3, r3, #1073741824
 473 0022 0193     		str	r3, [sp, #4]
 474              		.loc 1 246 5 view .LVU108
 475 0024 019B     		ldr	r3, [sp, #4]
 476              	.LBE6:
 477              		.loc 1 246 5 view .LVU109
 247:Core/Src/stm32h5xx_hal_msp.c ****   /* USER CODE BEGIN DCACHE1_MspInit 1 */
 248:Core/Src/stm32h5xx_hal_msp.c **** 
 249:Core/Src/stm32h5xx_hal_msp.c ****   /* USER CODE END DCACHE1_MspInit 1 */
 250:Core/Src/stm32h5xx_hal_msp.c **** 
 251:Core/Src/stm32h5xx_hal_msp.c ****   }
 252:Core/Src/stm32h5xx_hal_msp.c **** 
 253:Core/Src/stm32h5xx_hal_msp.c **** }
 478              		.loc 1 253 1 is_stmt 0 view .LVU110
 479 0026 02B0     		add	sp, sp, #8
 480              	.LCFI11:
 481              		.cfi_def_cfa_offset 0
 482              		@ sp needed
 483 0028 7047     		bx	lr
 484              	.L38:
 485 002a 00BF     		.align	2
 486              	.L37:
 487 002c 00140340 		.word	1073943552
 488 0030 000C0244 		.word	1140984832
 489              		.cfi_endproc
 490              	.LFE366:
 492              		.section	.text.HAL_DCACHE_MspDeInit,"ax",%progbits
 493              		.align	1
 494              		.global	HAL_DCACHE_MspDeInit
 495              		.syntax unified
 496              		.thumb
 497              		.thumb_func
ARM GAS  /tmp/cc008Bhi.s 			page 15


 498              		.fpu fpv4-sp-d16
 500              	HAL_DCACHE_MspDeInit:
 501              	.LVL25:
 502              	.LFB367:
 254:Core/Src/stm32h5xx_hal_msp.c **** 
 255:Core/Src/stm32h5xx_hal_msp.c **** /**
 256:Core/Src/stm32h5xx_hal_msp.c **** * @brief DCACHE MSP De-Initialization
 257:Core/Src/stm32h5xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 258:Core/Src/stm32h5xx_hal_msp.c **** * @param hdcache: DCACHE handle pointer
 259:Core/Src/stm32h5xx_hal_msp.c **** * @retval None
 260:Core/Src/stm32h5xx_hal_msp.c **** */
 261:Core/Src/stm32h5xx_hal_msp.c **** void HAL_DCACHE_MspDeInit(DCACHE_HandleTypeDef* hdcache)
 262:Core/Src/stm32h5xx_hal_msp.c **** {
 503              		.loc 1 262 1 is_stmt 1 view -0
 504              		.cfi_startproc
 505              		@ args = 0, pretend = 0, frame = 0
 506              		@ frame_needed = 0, uses_anonymous_args = 0
 507              		@ link register save eliminated.
 263:Core/Src/stm32h5xx_hal_msp.c ****   if(hdcache->Instance==DCACHE1)
 508              		.loc 1 263 3 view .LVU112
 509              		.loc 1 263 13 is_stmt 0 view .LVU113
 510 0000 0268     		ldr	r2, [r0]
 511              		.loc 1 263 5 view .LVU114
 512 0002 064B     		ldr	r3, .L42
 513 0004 9A42     		cmp	r2, r3
 514 0006 00D0     		beq	.L41
 515              	.L39:
 264:Core/Src/stm32h5xx_hal_msp.c ****   {
 265:Core/Src/stm32h5xx_hal_msp.c ****   /* USER CODE BEGIN DCACHE1_MspDeInit 0 */
 266:Core/Src/stm32h5xx_hal_msp.c **** 
 267:Core/Src/stm32h5xx_hal_msp.c ****   /* USER CODE END DCACHE1_MspDeInit 0 */
 268:Core/Src/stm32h5xx_hal_msp.c ****     /* Peripheral clock disable */
 269:Core/Src/stm32h5xx_hal_msp.c ****     __HAL_RCC_DCACHE1_CLK_DISABLE();
 270:Core/Src/stm32h5xx_hal_msp.c ****   /* USER CODE BEGIN DCACHE1_MspDeInit 1 */
 271:Core/Src/stm32h5xx_hal_msp.c **** 
 272:Core/Src/stm32h5xx_hal_msp.c ****   /* USER CODE END DCACHE1_MspDeInit 1 */
 273:Core/Src/stm32h5xx_hal_msp.c ****   }
 274:Core/Src/stm32h5xx_hal_msp.c **** 
 275:Core/Src/stm32h5xx_hal_msp.c **** }
 516              		.loc 1 275 1 view .LVU115
 517 0008 7047     		bx	lr
 518              	.L41:
 269:Core/Src/stm32h5xx_hal_msp.c ****   /* USER CODE BEGIN DCACHE1_MspDeInit 1 */
 519              		.loc 1 269 5 is_stmt 1 view .LVU116
 520 000a 054A     		ldr	r2, .L42+4
 521 000c D2F88830 		ldr	r3, [r2, #136]
 522 0010 23F08043 		bic	r3, r3, #1073741824
 523 0014 C2F88830 		str	r3, [r2, #136]
 524              		.loc 1 275 1 is_stmt 0 view .LVU117
 525 0018 F6E7     		b	.L39
 526              	.L43:
 527 001a 00BF     		.align	2
 528              	.L42:
 529 001c 00140340 		.word	1073943552
 530 0020 000C0244 		.word	1140984832
 531              		.cfi_endproc
 532              	.LFE367:
ARM GAS  /tmp/cc008Bhi.s 			page 16


 534              		.section	.text.HAL_XSPI_MspInit,"ax",%progbits
 535              		.align	1
 536              		.global	HAL_XSPI_MspInit
 537              		.syntax unified
 538              		.thumb
 539              		.thumb_func
 540              		.fpu fpv4-sp-d16
 542              	HAL_XSPI_MspInit:
 543              	.LVL26:
 544              	.LFB368:
 276:Core/Src/stm32h5xx_hal_msp.c **** 
 277:Core/Src/stm32h5xx_hal_msp.c **** /**
 278:Core/Src/stm32h5xx_hal_msp.c **** * @brief XSPI MSP Initialization
 279:Core/Src/stm32h5xx_hal_msp.c **** * This function configures the hardware resources used in this example
 280:Core/Src/stm32h5xx_hal_msp.c **** * @param hxspi: XSPI handle pointer
 281:Core/Src/stm32h5xx_hal_msp.c **** * @retval None
 282:Core/Src/stm32h5xx_hal_msp.c **** */
 283:Core/Src/stm32h5xx_hal_msp.c **** void HAL_XSPI_MspInit(XSPI_HandleTypeDef* hxspi)
 284:Core/Src/stm32h5xx_hal_msp.c **** {
 545              		.loc 1 284 1 is_stmt 1 view -0
 546              		.cfi_startproc
 547              		@ args = 0, pretend = 0, frame = 32
 548              		@ frame_needed = 0, uses_anonymous_args = 0
 549              		.loc 1 284 1 is_stmt 0 view .LVU119
 550 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 551              	.LCFI12:
 552              		.cfi_def_cfa_offset 20
 553              		.cfi_offset 4, -20
 554              		.cfi_offset 5, -16
 555              		.cfi_offset 6, -12
 556              		.cfi_offset 7, -8
 557              		.cfi_offset 14, -4
 558 0002 89B0     		sub	sp, sp, #36
 559              	.LCFI13:
 560              		.cfi_def_cfa_offset 56
 285:Core/Src/stm32h5xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 561              		.loc 1 285 3 is_stmt 1 view .LVU120
 562              		.loc 1 285 20 is_stmt 0 view .LVU121
 563 0004 0023     		movs	r3, #0
 564 0006 0393     		str	r3, [sp, #12]
 565 0008 0493     		str	r3, [sp, #16]
 566 000a 0593     		str	r3, [sp, #20]
 567 000c 0693     		str	r3, [sp, #24]
 568 000e 0793     		str	r3, [sp, #28]
 286:Core/Src/stm32h5xx_hal_msp.c ****   if(hxspi->Instance==OCTOSPI1)
 569              		.loc 1 286 3 is_stmt 1 view .LVU122
 570              		.loc 1 286 11 is_stmt 0 view .LVU123
 571 0010 0268     		ldr	r2, [r0]
 572              		.loc 1 286 5 view .LVU124
 573 0012 2D4B     		ldr	r3, .L48
 574 0014 9A42     		cmp	r2, r3
 575 0016 01D0     		beq	.L47
 576              	.LVL27:
 577              	.L44:
 287:Core/Src/stm32h5xx_hal_msp.c ****   {
 288:Core/Src/stm32h5xx_hal_msp.c ****   /* USER CODE BEGIN OCTOSPI1_MspInit 0 */
 289:Core/Src/stm32h5xx_hal_msp.c **** 
ARM GAS  /tmp/cc008Bhi.s 			page 17


 290:Core/Src/stm32h5xx_hal_msp.c ****   /* USER CODE END OCTOSPI1_MspInit 0 */
 291:Core/Src/stm32h5xx_hal_msp.c ****     /* Peripheral clock enable */
 292:Core/Src/stm32h5xx_hal_msp.c ****     __HAL_RCC_OSPI1_CLK_ENABLE();
 293:Core/Src/stm32h5xx_hal_msp.c **** 
 294:Core/Src/stm32h5xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 295:Core/Src/stm32h5xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 296:Core/Src/stm32h5xx_hal_msp.c ****     /**OCTOSPI1 GPIO Configuration
 297:Core/Src/stm32h5xx_hal_msp.c ****     PA6     ------> OCTOSPI1_IO3
 298:Core/Src/stm32h5xx_hal_msp.c ****     PA7     ------> OCTOSPI1_IO2
 299:Core/Src/stm32h5xx_hal_msp.c ****     PB0     ------> OCTOSPI1_IO1
 300:Core/Src/stm32h5xx_hal_msp.c ****     PB1     ------> OCTOSPI1_IO0
 301:Core/Src/stm32h5xx_hal_msp.c ****     PB2     ------> OCTOSPI1_CLK
 302:Core/Src/stm32h5xx_hal_msp.c ****     PB10     ------> OCTOSPI1_NCS
 303:Core/Src/stm32h5xx_hal_msp.c ****     */
 304:Core/Src/stm32h5xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_6;
 305:Core/Src/stm32h5xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 306:Core/Src/stm32h5xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 307:Core/Src/stm32h5xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 308:Core/Src/stm32h5xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF6_OCTOSPI1;
 309:Core/Src/stm32h5xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 310:Core/Src/stm32h5xx_hal_msp.c **** 
 311:Core/Src/stm32h5xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_7;
 312:Core/Src/stm32h5xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 313:Core/Src/stm32h5xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 314:Core/Src/stm32h5xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 315:Core/Src/stm32h5xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF10_OCTOSPI1;
 316:Core/Src/stm32h5xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 317:Core/Src/stm32h5xx_hal_msp.c **** 
 318:Core/Src/stm32h5xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 319:Core/Src/stm32h5xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 320:Core/Src/stm32h5xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 321:Core/Src/stm32h5xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 322:Core/Src/stm32h5xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF6_OCTOSPI1;
 323:Core/Src/stm32h5xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 324:Core/Src/stm32h5xx_hal_msp.c **** 
 325:Core/Src/stm32h5xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_10;
 326:Core/Src/stm32h5xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 327:Core/Src/stm32h5xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 328:Core/Src/stm32h5xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 329:Core/Src/stm32h5xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_OCTOSPI1;
 330:Core/Src/stm32h5xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 331:Core/Src/stm32h5xx_hal_msp.c **** 
 332:Core/Src/stm32h5xx_hal_msp.c ****   /* USER CODE BEGIN OCTOSPI1_MspInit 1 */
 333:Core/Src/stm32h5xx_hal_msp.c **** 
 334:Core/Src/stm32h5xx_hal_msp.c ****   /* USER CODE END OCTOSPI1_MspInit 1 */
 335:Core/Src/stm32h5xx_hal_msp.c **** 
 336:Core/Src/stm32h5xx_hal_msp.c ****   }
 337:Core/Src/stm32h5xx_hal_msp.c **** 
 338:Core/Src/stm32h5xx_hal_msp.c **** }
 578              		.loc 1 338 1 view .LVU125
 579 0018 09B0     		add	sp, sp, #36
 580              	.LCFI14:
 581              		.cfi_remember_state
 582              		.cfi_def_cfa_offset 20
 583              		@ sp needed
 584 001a F0BD     		pop	{r4, r5, r6, r7, pc}
 585              	.LVL28:
ARM GAS  /tmp/cc008Bhi.s 			page 18


 586              	.L47:
 587              	.LCFI15:
 588              		.cfi_restore_state
 292:Core/Src/stm32h5xx_hal_msp.c **** 
 589              		.loc 1 292 5 is_stmt 1 view .LVU126
 590              	.LBB7:
 292:Core/Src/stm32h5xx_hal_msp.c **** 
 591              		.loc 1 292 5 view .LVU127
 292:Core/Src/stm32h5xx_hal_msp.c **** 
 592              		.loc 1 292 5 view .LVU128
 593 001c 2B4B     		ldr	r3, .L48+4
 594 001e D3F89420 		ldr	r2, [r3, #148]
 595 0022 42F48012 		orr	r2, r2, #1048576
 596 0026 C3F89420 		str	r2, [r3, #148]
 292:Core/Src/stm32h5xx_hal_msp.c **** 
 597              		.loc 1 292 5 view .LVU129
 598 002a D3F89420 		ldr	r2, [r3, #148]
 599 002e 02F48012 		and	r2, r2, #1048576
 600 0032 0092     		str	r2, [sp]
 292:Core/Src/stm32h5xx_hal_msp.c **** 
 601              		.loc 1 292 5 view .LVU130
 602 0034 009A     		ldr	r2, [sp]
 603              	.LBE7:
 292:Core/Src/stm32h5xx_hal_msp.c **** 
 604              		.loc 1 292 5 view .LVU131
 294:Core/Src/stm32h5xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 605              		.loc 1 294 5 view .LVU132
 606              	.LBB8:
 294:Core/Src/stm32h5xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 607              		.loc 1 294 5 view .LVU133
 294:Core/Src/stm32h5xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 608              		.loc 1 294 5 view .LVU134
 609 0036 D3F88C20 		ldr	r2, [r3, #140]
 610 003a 42F00102 		orr	r2, r2, #1
 611 003e C3F88C20 		str	r2, [r3, #140]
 294:Core/Src/stm32h5xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 612              		.loc 1 294 5 view .LVU135
 613 0042 D3F88C20 		ldr	r2, [r3, #140]
 614 0046 02F00102 		and	r2, r2, #1
 615 004a 0192     		str	r2, [sp, #4]
 294:Core/Src/stm32h5xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 616              		.loc 1 294 5 view .LVU136
 617 004c 019A     		ldr	r2, [sp, #4]
 618              	.LBE8:
 294:Core/Src/stm32h5xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 619              		.loc 1 294 5 view .LVU137
 295:Core/Src/stm32h5xx_hal_msp.c ****     /**OCTOSPI1 GPIO Configuration
 620              		.loc 1 295 5 view .LVU138
 621              	.LBB9:
 295:Core/Src/stm32h5xx_hal_msp.c ****     /**OCTOSPI1 GPIO Configuration
 622              		.loc 1 295 5 view .LVU139
 295:Core/Src/stm32h5xx_hal_msp.c ****     /**OCTOSPI1 GPIO Configuration
 623              		.loc 1 295 5 view .LVU140
 624 004e D3F88C20 		ldr	r2, [r3, #140]
 625 0052 42F00202 		orr	r2, r2, #2
 626 0056 C3F88C20 		str	r2, [r3, #140]
 295:Core/Src/stm32h5xx_hal_msp.c ****     /**OCTOSPI1 GPIO Configuration
ARM GAS  /tmp/cc008Bhi.s 			page 19


 627              		.loc 1 295 5 view .LVU141
 628 005a D3F88C30 		ldr	r3, [r3, #140]
 629 005e 03F00203 		and	r3, r3, #2
 630 0062 0293     		str	r3, [sp, #8]
 295:Core/Src/stm32h5xx_hal_msp.c ****     /**OCTOSPI1 GPIO Configuration
 631              		.loc 1 295 5 view .LVU142
 632 0064 029B     		ldr	r3, [sp, #8]
 633              	.LBE9:
 295:Core/Src/stm32h5xx_hal_msp.c ****     /**OCTOSPI1 GPIO Configuration
 634              		.loc 1 295 5 view .LVU143
 304:Core/Src/stm32h5xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 635              		.loc 1 304 5 view .LVU144
 304:Core/Src/stm32h5xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 636              		.loc 1 304 25 is_stmt 0 view .LVU145
 637 0066 4023     		movs	r3, #64
 638 0068 0393     		str	r3, [sp, #12]
 305:Core/Src/stm32h5xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 639              		.loc 1 305 5 is_stmt 1 view .LVU146
 305:Core/Src/stm32h5xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 640              		.loc 1 305 26 is_stmt 0 view .LVU147
 641 006a 0224     		movs	r4, #2
 642 006c 0494     		str	r4, [sp, #16]
 306:Core/Src/stm32h5xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 643              		.loc 1 306 5 is_stmt 1 view .LVU148
 307:Core/Src/stm32h5xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF6_OCTOSPI1;
 644              		.loc 1 307 5 view .LVU149
 307:Core/Src/stm32h5xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF6_OCTOSPI1;
 645              		.loc 1 307 27 is_stmt 0 view .LVU150
 646 006e 0694     		str	r4, [sp, #24]
 308:Core/Src/stm32h5xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 647              		.loc 1 308 5 is_stmt 1 view .LVU151
 308:Core/Src/stm32h5xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 648              		.loc 1 308 31 is_stmt 0 view .LVU152
 649 0070 0626     		movs	r6, #6
 650 0072 0796     		str	r6, [sp, #28]
 309:Core/Src/stm32h5xx_hal_msp.c **** 
 651              		.loc 1 309 5 is_stmt 1 view .LVU153
 652 0074 164F     		ldr	r7, .L48+8
 653 0076 03A9     		add	r1, sp, #12
 654 0078 3846     		mov	r0, r7
 655              	.LVL29:
 309:Core/Src/stm32h5xx_hal_msp.c **** 
 656              		.loc 1 309 5 is_stmt 0 view .LVU154
 657 007a FFF7FEFF 		bl	HAL_GPIO_Init
 658              	.LVL30:
 311:Core/Src/stm32h5xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 659              		.loc 1 311 5 is_stmt 1 view .LVU155
 311:Core/Src/stm32h5xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 660              		.loc 1 311 25 is_stmt 0 view .LVU156
 661 007e 8023     		movs	r3, #128
 662 0080 0393     		str	r3, [sp, #12]
 312:Core/Src/stm32h5xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 663              		.loc 1 312 5 is_stmt 1 view .LVU157
 312:Core/Src/stm32h5xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 664              		.loc 1 312 26 is_stmt 0 view .LVU158
 665 0082 0494     		str	r4, [sp, #16]
 313:Core/Src/stm32h5xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
ARM GAS  /tmp/cc008Bhi.s 			page 20


 666              		.loc 1 313 5 is_stmt 1 view .LVU159
 313:Core/Src/stm32h5xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 667              		.loc 1 313 26 is_stmt 0 view .LVU160
 668 0084 0025     		movs	r5, #0
 669 0086 0595     		str	r5, [sp, #20]
 314:Core/Src/stm32h5xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF10_OCTOSPI1;
 670              		.loc 1 314 5 is_stmt 1 view .LVU161
 314:Core/Src/stm32h5xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF10_OCTOSPI1;
 671              		.loc 1 314 27 is_stmt 0 view .LVU162
 672 0088 0694     		str	r4, [sp, #24]
 315:Core/Src/stm32h5xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 673              		.loc 1 315 5 is_stmt 1 view .LVU163
 315:Core/Src/stm32h5xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 674              		.loc 1 315 31 is_stmt 0 view .LVU164
 675 008a 0A23     		movs	r3, #10
 676 008c 0793     		str	r3, [sp, #28]
 316:Core/Src/stm32h5xx_hal_msp.c **** 
 677              		.loc 1 316 5 is_stmt 1 view .LVU165
 678 008e 03A9     		add	r1, sp, #12
 679 0090 3846     		mov	r0, r7
 680 0092 FFF7FEFF 		bl	HAL_GPIO_Init
 681              	.LVL31:
 318:Core/Src/stm32h5xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 682              		.loc 1 318 5 view .LVU166
 318:Core/Src/stm32h5xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 683              		.loc 1 318 25 is_stmt 0 view .LVU167
 684 0096 0323     		movs	r3, #3
 685 0098 0393     		str	r3, [sp, #12]
 319:Core/Src/stm32h5xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 686              		.loc 1 319 5 is_stmt 1 view .LVU168
 319:Core/Src/stm32h5xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 687              		.loc 1 319 26 is_stmt 0 view .LVU169
 688 009a 0494     		str	r4, [sp, #16]
 320:Core/Src/stm32h5xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 689              		.loc 1 320 5 is_stmt 1 view .LVU170
 320:Core/Src/stm32h5xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 690              		.loc 1 320 26 is_stmt 0 view .LVU171
 691 009c 0595     		str	r5, [sp, #20]
 321:Core/Src/stm32h5xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF6_OCTOSPI1;
 692              		.loc 1 321 5 is_stmt 1 view .LVU172
 321:Core/Src/stm32h5xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF6_OCTOSPI1;
 693              		.loc 1 321 27 is_stmt 0 view .LVU173
 694 009e 0694     		str	r4, [sp, #24]
 322:Core/Src/stm32h5xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 695              		.loc 1 322 5 is_stmt 1 view .LVU174
 322:Core/Src/stm32h5xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 696              		.loc 1 322 31 is_stmt 0 view .LVU175
 697 00a0 0796     		str	r6, [sp, #28]
 323:Core/Src/stm32h5xx_hal_msp.c **** 
 698              		.loc 1 323 5 is_stmt 1 view .LVU176
 699 00a2 0C4E     		ldr	r6, .L48+12
 700 00a4 03A9     		add	r1, sp, #12
 701 00a6 3046     		mov	r0, r6
 702 00a8 FFF7FEFF 		bl	HAL_GPIO_Init
 703              	.LVL32:
 325:Core/Src/stm32h5xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 704              		.loc 1 325 5 view .LVU177
ARM GAS  /tmp/cc008Bhi.s 			page 21


 325:Core/Src/stm32h5xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 705              		.loc 1 325 25 is_stmt 0 view .LVU178
 706 00ac 40F20443 		movw	r3, #1028
 707 00b0 0393     		str	r3, [sp, #12]
 326:Core/Src/stm32h5xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 708              		.loc 1 326 5 is_stmt 1 view .LVU179
 326:Core/Src/stm32h5xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 709              		.loc 1 326 26 is_stmt 0 view .LVU180
 710 00b2 0494     		str	r4, [sp, #16]
 327:Core/Src/stm32h5xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 711              		.loc 1 327 5 is_stmt 1 view .LVU181
 327:Core/Src/stm32h5xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 712              		.loc 1 327 26 is_stmt 0 view .LVU182
 713 00b4 0595     		str	r5, [sp, #20]
 328:Core/Src/stm32h5xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_OCTOSPI1;
 714              		.loc 1 328 5 is_stmt 1 view .LVU183
 328:Core/Src/stm32h5xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_OCTOSPI1;
 715              		.loc 1 328 27 is_stmt 0 view .LVU184
 716 00b6 0694     		str	r4, [sp, #24]
 329:Core/Src/stm32h5xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 717              		.loc 1 329 5 is_stmt 1 view .LVU185
 329:Core/Src/stm32h5xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 718              		.loc 1 329 31 is_stmt 0 view .LVU186
 719 00b8 0923     		movs	r3, #9
 720 00ba 0793     		str	r3, [sp, #28]
 330:Core/Src/stm32h5xx_hal_msp.c **** 
 721              		.loc 1 330 5 is_stmt 1 view .LVU187
 722 00bc 03A9     		add	r1, sp, #12
 723 00be 3046     		mov	r0, r6
 724 00c0 FFF7FEFF 		bl	HAL_GPIO_Init
 725              	.LVL33:
 726              		.loc 1 338 1 is_stmt 0 view .LVU188
 727 00c4 A8E7     		b	.L44
 728              	.L49:
 729 00c6 00BF     		.align	2
 730              	.L48:
 731 00c8 00140047 		.word	1191187456
 732 00cc 000C0244 		.word	1140984832
 733 00d0 00000242 		.word	1107427328
 734 00d4 00040242 		.word	1107428352
 735              		.cfi_endproc
 736              	.LFE368:
 738              		.section	.text.HAL_XSPI_MspDeInit,"ax",%progbits
 739              		.align	1
 740              		.global	HAL_XSPI_MspDeInit
 741              		.syntax unified
 742              		.thumb
 743              		.thumb_func
 744              		.fpu fpv4-sp-d16
 746              	HAL_XSPI_MspDeInit:
 747              	.LVL34:
 748              	.LFB369:
 339:Core/Src/stm32h5xx_hal_msp.c **** 
 340:Core/Src/stm32h5xx_hal_msp.c **** /**
 341:Core/Src/stm32h5xx_hal_msp.c **** * @brief XSPI MSP De-Initialization
 342:Core/Src/stm32h5xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 343:Core/Src/stm32h5xx_hal_msp.c **** * @param hxspi: XSPI handle pointer
ARM GAS  /tmp/cc008Bhi.s 			page 22


 344:Core/Src/stm32h5xx_hal_msp.c **** * @retval None
 345:Core/Src/stm32h5xx_hal_msp.c **** */
 346:Core/Src/stm32h5xx_hal_msp.c **** void HAL_XSPI_MspDeInit(XSPI_HandleTypeDef* hxspi)
 347:Core/Src/stm32h5xx_hal_msp.c **** {
 749              		.loc 1 347 1 is_stmt 1 view -0
 750              		.cfi_startproc
 751              		@ args = 0, pretend = 0, frame = 0
 752              		@ frame_needed = 0, uses_anonymous_args = 0
 753              		.loc 1 347 1 is_stmt 0 view .LVU190
 754 0000 08B5     		push	{r3, lr}
 755              	.LCFI16:
 756              		.cfi_def_cfa_offset 8
 757              		.cfi_offset 3, -8
 758              		.cfi_offset 14, -4
 348:Core/Src/stm32h5xx_hal_msp.c ****   if(hxspi->Instance==OCTOSPI1)
 759              		.loc 1 348 3 is_stmt 1 view .LVU191
 760              		.loc 1 348 11 is_stmt 0 view .LVU192
 761 0002 0268     		ldr	r2, [r0]
 762              		.loc 1 348 5 view .LVU193
 763 0004 0A4B     		ldr	r3, .L54
 764 0006 9A42     		cmp	r2, r3
 765 0008 00D0     		beq	.L53
 766              	.LVL35:
 767              	.L50:
 349:Core/Src/stm32h5xx_hal_msp.c ****   {
 350:Core/Src/stm32h5xx_hal_msp.c ****   /* USER CODE BEGIN OCTOSPI1_MspDeInit 0 */
 351:Core/Src/stm32h5xx_hal_msp.c **** 
 352:Core/Src/stm32h5xx_hal_msp.c ****   /* USER CODE END OCTOSPI1_MspDeInit 0 */
 353:Core/Src/stm32h5xx_hal_msp.c ****     /* Peripheral clock disable */
 354:Core/Src/stm32h5xx_hal_msp.c ****     __HAL_RCC_OSPI1_CLK_DISABLE();
 355:Core/Src/stm32h5xx_hal_msp.c **** 
 356:Core/Src/stm32h5xx_hal_msp.c ****     /**OCTOSPI1 GPIO Configuration
 357:Core/Src/stm32h5xx_hal_msp.c ****     PA6     ------> OCTOSPI1_IO3
 358:Core/Src/stm32h5xx_hal_msp.c ****     PA7     ------> OCTOSPI1_IO2
 359:Core/Src/stm32h5xx_hal_msp.c ****     PB0     ------> OCTOSPI1_IO1
 360:Core/Src/stm32h5xx_hal_msp.c ****     PB1     ------> OCTOSPI1_IO0
 361:Core/Src/stm32h5xx_hal_msp.c ****     PB2     ------> OCTOSPI1_CLK
 362:Core/Src/stm32h5xx_hal_msp.c ****     PB10     ------> OCTOSPI1_NCS
 363:Core/Src/stm32h5xx_hal_msp.c ****     */
 364:Core/Src/stm32h5xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_6|GPIO_PIN_7);
 365:Core/Src/stm32h5xx_hal_msp.c **** 
 366:Core/Src/stm32h5xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_10);
 367:Core/Src/stm32h5xx_hal_msp.c **** 
 368:Core/Src/stm32h5xx_hal_msp.c ****   /* USER CODE BEGIN OCTOSPI1_MspDeInit 1 */
 369:Core/Src/stm32h5xx_hal_msp.c **** 
 370:Core/Src/stm32h5xx_hal_msp.c ****   /* USER CODE END OCTOSPI1_MspDeInit 1 */
 371:Core/Src/stm32h5xx_hal_msp.c ****   }
 372:Core/Src/stm32h5xx_hal_msp.c **** 
 373:Core/Src/stm32h5xx_hal_msp.c **** }
 768              		.loc 1 373 1 view .LVU194
 769 000a 08BD     		pop	{r3, pc}
 770              	.LVL36:
 771              	.L53:
 354:Core/Src/stm32h5xx_hal_msp.c **** 
 772              		.loc 1 354 5 is_stmt 1 view .LVU195
 773 000c 094A     		ldr	r2, .L54+4
 774 000e D2F89430 		ldr	r3, [r2, #148]
ARM GAS  /tmp/cc008Bhi.s 			page 23


 775 0012 23F48013 		bic	r3, r3, #1048576
 776 0016 C2F89430 		str	r3, [r2, #148]
 364:Core/Src/stm32h5xx_hal_msp.c **** 
 777              		.loc 1 364 5 view .LVU196
 778 001a C021     		movs	r1, #192
 779 001c 0648     		ldr	r0, .L54+8
 780              	.LVL37:
 364:Core/Src/stm32h5xx_hal_msp.c **** 
 781              		.loc 1 364 5 is_stmt 0 view .LVU197
 782 001e FFF7FEFF 		bl	HAL_GPIO_DeInit
 783              	.LVL38:
 366:Core/Src/stm32h5xx_hal_msp.c **** 
 784              		.loc 1 366 5 is_stmt 1 view .LVU198
 785 0022 40F20741 		movw	r1, #1031
 786 0026 0548     		ldr	r0, .L54+12
 787 0028 FFF7FEFF 		bl	HAL_GPIO_DeInit
 788              	.LVL39:
 789              		.loc 1 373 1 is_stmt 0 view .LVU199
 790 002c EDE7     		b	.L50
 791              	.L55:
 792 002e 00BF     		.align	2
 793              	.L54:
 794 0030 00140047 		.word	1191187456
 795 0034 000C0244 		.word	1140984832
 796 0038 00000242 		.word	1107427328
 797 003c 00040242 		.word	1107428352
 798              		.cfi_endproc
 799              	.LFE369:
 801              		.section	.text.HAL_RTC_MspInit,"ax",%progbits
 802              		.align	1
 803              		.global	HAL_RTC_MspInit
 804              		.syntax unified
 805              		.thumb
 806              		.thumb_func
 807              		.fpu fpv4-sp-d16
 809              	HAL_RTC_MspInit:
 810              	.LVL40:
 811              	.LFB370:
 374:Core/Src/stm32h5xx_hal_msp.c **** 
 375:Core/Src/stm32h5xx_hal_msp.c **** /**
 376:Core/Src/stm32h5xx_hal_msp.c **** * @brief RTC MSP Initialization
 377:Core/Src/stm32h5xx_hal_msp.c **** * This function configures the hardware resources used in this example
 378:Core/Src/stm32h5xx_hal_msp.c **** * @param hrtc: RTC handle pointer
 379:Core/Src/stm32h5xx_hal_msp.c **** * @retval None
 380:Core/Src/stm32h5xx_hal_msp.c **** */
 381:Core/Src/stm32h5xx_hal_msp.c **** void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
 382:Core/Src/stm32h5xx_hal_msp.c **** {
 812              		.loc 1 382 1 is_stmt 1 view -0
 813              		.cfi_startproc
 814              		@ args = 0, pretend = 0, frame = 216
 815              		@ frame_needed = 0, uses_anonymous_args = 0
 816              		.loc 1 382 1 is_stmt 0 view .LVU201
 817 0000 10B5     		push	{r4, lr}
 818              	.LCFI17:
 819              		.cfi_def_cfa_offset 8
 820              		.cfi_offset 4, -8
 821              		.cfi_offset 14, -4
ARM GAS  /tmp/cc008Bhi.s 			page 24


 822 0002 B6B0     		sub	sp, sp, #216
 823              	.LCFI18:
 824              		.cfi_def_cfa_offset 224
 825 0004 0446     		mov	r4, r0
 383:Core/Src/stm32h5xx_hal_msp.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 826              		.loc 1 383 3 is_stmt 1 view .LVU202
 827              		.loc 1 383 28 is_stmt 0 view .LVU203
 828 0006 D022     		movs	r2, #208
 829 0008 0021     		movs	r1, #0
 830 000a 02A8     		add	r0, sp, #8
 831              	.LVL41:
 832              		.loc 1 383 28 view .LVU204
 833 000c FFF7FEFF 		bl	memset
 834              	.LVL42:
 384:Core/Src/stm32h5xx_hal_msp.c ****   if(hrtc->Instance==RTC)
 835              		.loc 1 384 3 is_stmt 1 view .LVU205
 836              		.loc 1 384 10 is_stmt 0 view .LVU206
 837 0010 2268     		ldr	r2, [r4]
 838              		.loc 1 384 5 view .LVU207
 839 0012 114B     		ldr	r3, .L62
 840 0014 9A42     		cmp	r2, r3
 841 0016 01D0     		beq	.L60
 842              	.L56:
 385:Core/Src/stm32h5xx_hal_msp.c ****   {
 386:Core/Src/stm32h5xx_hal_msp.c ****   /* USER CODE BEGIN RTC_MspInit 0 */
 387:Core/Src/stm32h5xx_hal_msp.c **** 
 388:Core/Src/stm32h5xx_hal_msp.c ****   /* USER CODE END RTC_MspInit 0 */
 389:Core/Src/stm32h5xx_hal_msp.c **** 
 390:Core/Src/stm32h5xx_hal_msp.c ****   /** Initializes the peripherals clock
 391:Core/Src/stm32h5xx_hal_msp.c ****   */
 392:Core/Src/stm32h5xx_hal_msp.c ****     PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 393:Core/Src/stm32h5xx_hal_msp.c ****     PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 394:Core/Src/stm32h5xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 395:Core/Src/stm32h5xx_hal_msp.c ****     {
 396:Core/Src/stm32h5xx_hal_msp.c ****       Error_Handler();
 397:Core/Src/stm32h5xx_hal_msp.c ****     }
 398:Core/Src/stm32h5xx_hal_msp.c **** 
 399:Core/Src/stm32h5xx_hal_msp.c ****     /* Peripheral clock enable */
 400:Core/Src/stm32h5xx_hal_msp.c ****     __HAL_RCC_RTC_CLK_ENABLE();
 401:Core/Src/stm32h5xx_hal_msp.c ****   /* USER CODE BEGIN RTC_MspInit 1 */
 402:Core/Src/stm32h5xx_hal_msp.c **** 
 403:Core/Src/stm32h5xx_hal_msp.c ****   /* USER CODE END RTC_MspInit 1 */
 404:Core/Src/stm32h5xx_hal_msp.c **** 
 405:Core/Src/stm32h5xx_hal_msp.c ****   }
 406:Core/Src/stm32h5xx_hal_msp.c **** 
 407:Core/Src/stm32h5xx_hal_msp.c **** }
 843              		.loc 1 407 1 view .LVU208
 844 0018 36B0     		add	sp, sp, #216
 845              	.LCFI19:
 846              		.cfi_remember_state
 847              		.cfi_def_cfa_offset 8
 848              		@ sp needed
 849 001a 10BD     		pop	{r4, pc}
 850              	.LVL43:
 851              	.L60:
 852              	.LCFI20:
 853              		.cfi_restore_state
ARM GAS  /tmp/cc008Bhi.s 			page 25


 392:Core/Src/stm32h5xx_hal_msp.c ****     PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 854              		.loc 1 392 5 is_stmt 1 view .LVU209
 392:Core/Src/stm32h5xx_hal_msp.c ****     PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 855              		.loc 1 392 46 is_stmt 0 view .LVU210
 856 001c 4FF00072 		mov	r2, #33554432
 857 0020 0023     		movs	r3, #0
 858 0022 CDE90223 		strd	r2, [sp, #8]
 393:Core/Src/stm32h5xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 859              		.loc 1 393 5 is_stmt 1 view .LVU211
 393:Core/Src/stm32h5xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 860              		.loc 1 393 43 is_stmt 0 view .LVU212
 861 0026 4FF40073 		mov	r3, #512
 862 002a 3193     		str	r3, [sp, #196]
 394:Core/Src/stm32h5xx_hal_msp.c ****     {
 863              		.loc 1 394 5 is_stmt 1 view .LVU213
 394:Core/Src/stm32h5xx_hal_msp.c ****     {
 864              		.loc 1 394 9 is_stmt 0 view .LVU214
 865 002c 02A8     		add	r0, sp, #8
 866 002e FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 867              	.LVL44:
 394:Core/Src/stm32h5xx_hal_msp.c ****     {
 868              		.loc 1 394 8 view .LVU215
 869 0032 68B9     		cbnz	r0, .L61
 870              	.L58:
 400:Core/Src/stm32h5xx_hal_msp.c ****   /* USER CODE BEGIN RTC_MspInit 1 */
 871              		.loc 1 400 5 is_stmt 1 view .LVU216
 872              	.LBB10:
 400:Core/Src/stm32h5xx_hal_msp.c ****   /* USER CODE BEGIN RTC_MspInit 1 */
 873              		.loc 1 400 5 view .LVU217
 400:Core/Src/stm32h5xx_hal_msp.c ****   /* USER CODE BEGIN RTC_MspInit 1 */
 874              		.loc 1 400 5 view .LVU218
 875 0034 094B     		ldr	r3, .L62+4
 876 0036 D3F8A820 		ldr	r2, [r3, #168]
 877 003a 42F40012 		orr	r2, r2, #2097152
 878 003e C3F8A820 		str	r2, [r3, #168]
 400:Core/Src/stm32h5xx_hal_msp.c ****   /* USER CODE BEGIN RTC_MspInit 1 */
 879              		.loc 1 400 5 view .LVU219
 880 0042 D3F8A830 		ldr	r3, [r3, #168]
 881 0046 03F40013 		and	r3, r3, #2097152
 882 004a 0193     		str	r3, [sp, #4]
 400:Core/Src/stm32h5xx_hal_msp.c ****   /* USER CODE BEGIN RTC_MspInit 1 */
 883              		.loc 1 400 5 view .LVU220
 884 004c 019B     		ldr	r3, [sp, #4]
 885              	.LBE10:
 400:Core/Src/stm32h5xx_hal_msp.c ****   /* USER CODE BEGIN RTC_MspInit 1 */
 886              		.loc 1 400 5 view .LVU221
 887              		.loc 1 407 1 is_stmt 0 view .LVU222
 888 004e E3E7     		b	.L56
 889              	.L61:
 396:Core/Src/stm32h5xx_hal_msp.c ****     }
 890              		.loc 1 396 7 is_stmt 1 view .LVU223
 891 0050 FFF7FEFF 		bl	Error_Handler
 892              	.LVL45:
 893 0054 EEE7     		b	.L58
 894              	.L63:
 895 0056 00BF     		.align	2
 896              	.L62:
ARM GAS  /tmp/cc008Bhi.s 			page 26


 897 0058 00780044 		.word	1140881408
 898 005c 000C0244 		.word	1140984832
 899              		.cfi_endproc
 900              	.LFE370:
 902              		.section	.text.HAL_RTC_MspDeInit,"ax",%progbits
 903              		.align	1
 904              		.global	HAL_RTC_MspDeInit
 905              		.syntax unified
 906              		.thumb
 907              		.thumb_func
 908              		.fpu fpv4-sp-d16
 910              	HAL_RTC_MspDeInit:
 911              	.LVL46:
 912              	.LFB371:
 408:Core/Src/stm32h5xx_hal_msp.c **** 
 409:Core/Src/stm32h5xx_hal_msp.c **** /**
 410:Core/Src/stm32h5xx_hal_msp.c **** * @brief RTC MSP De-Initialization
 411:Core/Src/stm32h5xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 412:Core/Src/stm32h5xx_hal_msp.c **** * @param hrtc: RTC handle pointer
 413:Core/Src/stm32h5xx_hal_msp.c **** * @retval None
 414:Core/Src/stm32h5xx_hal_msp.c **** */
 415:Core/Src/stm32h5xx_hal_msp.c **** void HAL_RTC_MspDeInit(RTC_HandleTypeDef* hrtc)
 416:Core/Src/stm32h5xx_hal_msp.c **** {
 913              		.loc 1 416 1 view -0
 914              		.cfi_startproc
 915              		@ args = 0, pretend = 0, frame = 0
 916              		@ frame_needed = 0, uses_anonymous_args = 0
 917              		@ link register save eliminated.
 417:Core/Src/stm32h5xx_hal_msp.c ****   if(hrtc->Instance==RTC)
 918              		.loc 1 417 3 view .LVU225
 919              		.loc 1 417 10 is_stmt 0 view .LVU226
 920 0000 0268     		ldr	r2, [r0]
 921              		.loc 1 417 5 view .LVU227
 922 0002 064B     		ldr	r3, .L67
 923 0004 9A42     		cmp	r2, r3
 924 0006 00D0     		beq	.L66
 925              	.L64:
 418:Core/Src/stm32h5xx_hal_msp.c ****   {
 419:Core/Src/stm32h5xx_hal_msp.c ****   /* USER CODE BEGIN RTC_MspDeInit 0 */
 420:Core/Src/stm32h5xx_hal_msp.c **** 
 421:Core/Src/stm32h5xx_hal_msp.c ****   /* USER CODE END RTC_MspDeInit 0 */
 422:Core/Src/stm32h5xx_hal_msp.c ****     /* Peripheral clock disable */
 423:Core/Src/stm32h5xx_hal_msp.c ****     __HAL_RCC_RTC_CLK_DISABLE();
 424:Core/Src/stm32h5xx_hal_msp.c ****   /* USER CODE BEGIN RTC_MspDeInit 1 */
 425:Core/Src/stm32h5xx_hal_msp.c **** 
 426:Core/Src/stm32h5xx_hal_msp.c ****   /* USER CODE END RTC_MspDeInit 1 */
 427:Core/Src/stm32h5xx_hal_msp.c ****   }
 428:Core/Src/stm32h5xx_hal_msp.c **** 
 429:Core/Src/stm32h5xx_hal_msp.c **** }
 926              		.loc 1 429 1 view .LVU228
 927 0008 7047     		bx	lr
 928              	.L66:
 423:Core/Src/stm32h5xx_hal_msp.c ****   /* USER CODE BEGIN RTC_MspDeInit 1 */
 929              		.loc 1 423 5 is_stmt 1 view .LVU229
 930 000a 054A     		ldr	r2, .L67+4
 931 000c D2F8A830 		ldr	r3, [r2, #168]
 932 0010 23F40013 		bic	r3, r3, #2097152
ARM GAS  /tmp/cc008Bhi.s 			page 27


 933 0014 C2F8A830 		str	r3, [r2, #168]
 934              		.loc 1 429 1 is_stmt 0 view .LVU230
 935 0018 F6E7     		b	.L64
 936              	.L68:
 937 001a 00BF     		.align	2
 938              	.L67:
 939 001c 00780044 		.word	1140881408
 940 0020 000C0244 		.word	1140984832
 941              		.cfi_endproc
 942              	.LFE371:
 944              		.section	.text.HAL_SPI_MspInit,"ax",%progbits
 945              		.align	1
 946              		.global	HAL_SPI_MspInit
 947              		.syntax unified
 948              		.thumb
 949              		.thumb_func
 950              		.fpu fpv4-sp-d16
 952              	HAL_SPI_MspInit:
 953              	.LVL47:
 954              	.LFB372:
 430:Core/Src/stm32h5xx_hal_msp.c **** 
 431:Core/Src/stm32h5xx_hal_msp.c **** /**
 432:Core/Src/stm32h5xx_hal_msp.c **** * @brief SPI MSP Initialization
 433:Core/Src/stm32h5xx_hal_msp.c **** * This function configures the hardware resources used in this example
 434:Core/Src/stm32h5xx_hal_msp.c **** * @param hspi: SPI handle pointer
 435:Core/Src/stm32h5xx_hal_msp.c **** * @retval None
 436:Core/Src/stm32h5xx_hal_msp.c **** */
 437:Core/Src/stm32h5xx_hal_msp.c **** void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
 438:Core/Src/stm32h5xx_hal_msp.c **** {
 955              		.loc 1 438 1 is_stmt 1 view -0
 956              		.cfi_startproc
 957              		@ args = 0, pretend = 0, frame = 256
 958              		@ frame_needed = 0, uses_anonymous_args = 0
 959              		.loc 1 438 1 is_stmt 0 view .LVU232
 960 0000 30B5     		push	{r4, r5, lr}
 961              	.LCFI21:
 962              		.cfi_def_cfa_offset 12
 963              		.cfi_offset 4, -12
 964              		.cfi_offset 5, -8
 965              		.cfi_offset 14, -4
 966 0002 C1B0     		sub	sp, sp, #260
 967              	.LCFI22:
 968              		.cfi_def_cfa_offset 272
 969 0004 0446     		mov	r4, r0
 439:Core/Src/stm32h5xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 970              		.loc 1 439 3 is_stmt 1 view .LVU233
 971              		.loc 1 439 20 is_stmt 0 view .LVU234
 972 0006 0021     		movs	r1, #0
 973 0008 3B91     		str	r1, [sp, #236]
 974 000a 3C91     		str	r1, [sp, #240]
 975 000c 3D91     		str	r1, [sp, #244]
 976 000e 3E91     		str	r1, [sp, #248]
 977 0010 3F91     		str	r1, [sp, #252]
 440:Core/Src/stm32h5xx_hal_msp.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 978              		.loc 1 440 3 is_stmt 1 view .LVU235
 979              		.loc 1 440 28 is_stmt 0 view .LVU236
 980 0012 D022     		movs	r2, #208
ARM GAS  /tmp/cc008Bhi.s 			page 28


 981 0014 06A8     		add	r0, sp, #24
 982              	.LVL48:
 983              		.loc 1 440 28 view .LVU237
 984 0016 FFF7FEFF 		bl	memset
 985              	.LVL49:
 441:Core/Src/stm32h5xx_hal_msp.c ****   if(hspi->Instance==SPI1)
 986              		.loc 1 441 3 is_stmt 1 view .LVU238
 987              		.loc 1 441 10 is_stmt 0 view .LVU239
 988 001a 2368     		ldr	r3, [r4]
 989              		.loc 1 441 5 view .LVU240
 990 001c 434A     		ldr	r2, .L77
 991 001e 9342     		cmp	r3, r2
 992 0020 04D0     		beq	.L74
 442:Core/Src/stm32h5xx_hal_msp.c ****   {
 443:Core/Src/stm32h5xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspInit 0 */
 444:Core/Src/stm32h5xx_hal_msp.c **** 
 445:Core/Src/stm32h5xx_hal_msp.c ****   /* USER CODE END SPI1_MspInit 0 */
 446:Core/Src/stm32h5xx_hal_msp.c **** 
 447:Core/Src/stm32h5xx_hal_msp.c ****     /* Peripheral clock enable */
 448:Core/Src/stm32h5xx_hal_msp.c ****     __HAL_RCC_SPI1_CLK_ENABLE();
 449:Core/Src/stm32h5xx_hal_msp.c **** 
 450:Core/Src/stm32h5xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 451:Core/Src/stm32h5xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 452:Core/Src/stm32h5xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 453:Core/Src/stm32h5xx_hal_msp.c ****     PA15(JTDI)     ------> SPI1_NSS
 454:Core/Src/stm32h5xx_hal_msp.c ****     PB3(JTDO/TRACESWO)     ------> SPI1_SCK
 455:Core/Src/stm32h5xx_hal_msp.c ****     PB4(NJTRST)     ------> SPI1_MISO
 456:Core/Src/stm32h5xx_hal_msp.c ****     PB5     ------> SPI1_MOSI
 457:Core/Src/stm32h5xx_hal_msp.c ****     */
 458:Core/Src/stm32h5xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_15;
 459:Core/Src/stm32h5xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 460:Core/Src/stm32h5xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 461:Core/Src/stm32h5xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 462:Core/Src/stm32h5xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 463:Core/Src/stm32h5xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 464:Core/Src/stm32h5xx_hal_msp.c **** 
 465:Core/Src/stm32h5xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 466:Core/Src/stm32h5xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 467:Core/Src/stm32h5xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 468:Core/Src/stm32h5xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 469:Core/Src/stm32h5xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 470:Core/Src/stm32h5xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 471:Core/Src/stm32h5xx_hal_msp.c **** 
 472:Core/Src/stm32h5xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspInit 1 */
 473:Core/Src/stm32h5xx_hal_msp.c **** 
 474:Core/Src/stm32h5xx_hal_msp.c ****   /* USER CODE END SPI1_MspInit 1 */
 475:Core/Src/stm32h5xx_hal_msp.c ****   }
 476:Core/Src/stm32h5xx_hal_msp.c ****   else if(hspi->Instance==SPI2)
 993              		.loc 1 476 8 is_stmt 1 view .LVU241
 994              		.loc 1 476 10 is_stmt 0 view .LVU242
 995 0022 434A     		ldr	r2, .L77+4
 996 0024 9342     		cmp	r3, r2
 997 0026 3DD0     		beq	.L75
 998              	.LVL50:
 999              	.L69:
 477:Core/Src/stm32h5xx_hal_msp.c ****   {
 478:Core/Src/stm32h5xx_hal_msp.c ****   /* USER CODE BEGIN SPI2_MspInit 0 */
ARM GAS  /tmp/cc008Bhi.s 			page 29


 479:Core/Src/stm32h5xx_hal_msp.c **** 
 480:Core/Src/stm32h5xx_hal_msp.c ****   /* USER CODE END SPI2_MspInit 0 */
 481:Core/Src/stm32h5xx_hal_msp.c **** 
 482:Core/Src/stm32h5xx_hal_msp.c ****   /** Initializes the peripherals clock
 483:Core/Src/stm32h5xx_hal_msp.c ****   */
 484:Core/Src/stm32h5xx_hal_msp.c ****     PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI2;
 485:Core/Src/stm32h5xx_hal_msp.c ****     PeriphClkInitStruct.PLL3.PLL3Source = RCC_PLL3_SOURCE_HSE;
 486:Core/Src/stm32h5xx_hal_msp.c ****     PeriphClkInitStruct.PLL3.PLL3M = 2;
 487:Core/Src/stm32h5xx_hal_msp.c ****     PeriphClkInitStruct.PLL3.PLL3N = 32;
 488:Core/Src/stm32h5xx_hal_msp.c ****     PeriphClkInitStruct.PLL3.PLL3P = 4;
 489:Core/Src/stm32h5xx_hal_msp.c ****     PeriphClkInitStruct.PLL3.PLL3Q = 2;
 490:Core/Src/stm32h5xx_hal_msp.c ****     PeriphClkInitStruct.PLL3.PLL3R = 2;
 491:Core/Src/stm32h5xx_hal_msp.c ****     PeriphClkInitStruct.PLL3.PLL3RGE = RCC_PLL3_VCIRANGE_1;
 492:Core/Src/stm32h5xx_hal_msp.c ****     PeriphClkInitStruct.PLL3.PLL3VCOSEL = RCC_PLL3_VCORANGE_WIDE;
 493:Core/Src/stm32h5xx_hal_msp.c ****     PeriphClkInitStruct.PLL3.PLL3FRACN = 0;
 494:Core/Src/stm32h5xx_hal_msp.c ****     PeriphClkInitStruct.PLL3.PLL3ClockOut = RCC_PLL3_DIVP;
 495:Core/Src/stm32h5xx_hal_msp.c ****     PeriphClkInitStruct.Spi2ClockSelection = RCC_SPI2CLKSOURCE_PLL3P;
 496:Core/Src/stm32h5xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 497:Core/Src/stm32h5xx_hal_msp.c ****     {
 498:Core/Src/stm32h5xx_hal_msp.c ****       Error_Handler();
 499:Core/Src/stm32h5xx_hal_msp.c ****     }
 500:Core/Src/stm32h5xx_hal_msp.c **** 
 501:Core/Src/stm32h5xx_hal_msp.c ****     /* Peripheral clock enable */
 502:Core/Src/stm32h5xx_hal_msp.c ****     __HAL_RCC_SPI2_CLK_ENABLE();
 503:Core/Src/stm32h5xx_hal_msp.c **** 
 504:Core/Src/stm32h5xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 505:Core/Src/stm32h5xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 506:Core/Src/stm32h5xx_hal_msp.c ****     PB12     ------> SPI2_NSS
 507:Core/Src/stm32h5xx_hal_msp.c ****     PB13     ------> SPI2_SCK
 508:Core/Src/stm32h5xx_hal_msp.c ****     PB15     ------> SPI2_MOSI
 509:Core/Src/stm32h5xx_hal_msp.c ****     */
 510:Core/Src/stm32h5xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_15;
 511:Core/Src/stm32h5xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 512:Core/Src/stm32h5xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 513:Core/Src/stm32h5xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 514:Core/Src/stm32h5xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 515:Core/Src/stm32h5xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 516:Core/Src/stm32h5xx_hal_msp.c **** 
 517:Core/Src/stm32h5xx_hal_msp.c ****   /* USER CODE BEGIN SPI2_MspInit 1 */
 518:Core/Src/stm32h5xx_hal_msp.c **** 
 519:Core/Src/stm32h5xx_hal_msp.c ****   /* USER CODE END SPI2_MspInit 1 */
 520:Core/Src/stm32h5xx_hal_msp.c ****   }
 521:Core/Src/stm32h5xx_hal_msp.c **** 
 522:Core/Src/stm32h5xx_hal_msp.c **** }
 1000              		.loc 1 522 1 view .LVU243
 1001 0028 41B0     		add	sp, sp, #260
 1002              	.LCFI23:
 1003              		.cfi_remember_state
 1004              		.cfi_def_cfa_offset 12
 1005              		@ sp needed
 1006 002a 30BD     		pop	{r4, r5, pc}
 1007              	.LVL51:
 1008              	.L74:
 1009              	.LCFI24:
 1010              		.cfi_restore_state
 448:Core/Src/stm32h5xx_hal_msp.c **** 
 1011              		.loc 1 448 5 is_stmt 1 view .LVU244
ARM GAS  /tmp/cc008Bhi.s 			page 30


 1012              	.LBB11:
 448:Core/Src/stm32h5xx_hal_msp.c **** 
 1013              		.loc 1 448 5 view .LVU245
 448:Core/Src/stm32h5xx_hal_msp.c **** 
 1014              		.loc 1 448 5 view .LVU246
 1015 002c 414B     		ldr	r3, .L77+8
 1016 002e D3F8A420 		ldr	r2, [r3, #164]
 1017 0032 42F48052 		orr	r2, r2, #4096
 1018 0036 C3F8A420 		str	r2, [r3, #164]
 448:Core/Src/stm32h5xx_hal_msp.c **** 
 1019              		.loc 1 448 5 view .LVU247
 1020 003a D3F8A420 		ldr	r2, [r3, #164]
 1021 003e 02F48052 		and	r2, r2, #4096
 1022 0042 0192     		str	r2, [sp, #4]
 448:Core/Src/stm32h5xx_hal_msp.c **** 
 1023              		.loc 1 448 5 view .LVU248
 1024 0044 019A     		ldr	r2, [sp, #4]
 1025              	.LBE11:
 448:Core/Src/stm32h5xx_hal_msp.c **** 
 1026              		.loc 1 448 5 view .LVU249
 450:Core/Src/stm32h5xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 1027              		.loc 1 450 5 view .LVU250
 1028              	.LBB12:
 450:Core/Src/stm32h5xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 1029              		.loc 1 450 5 view .LVU251
 450:Core/Src/stm32h5xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 1030              		.loc 1 450 5 view .LVU252
 1031 0046 D3F88C20 		ldr	r2, [r3, #140]
 1032 004a 42F00102 		orr	r2, r2, #1
 1033 004e C3F88C20 		str	r2, [r3, #140]
 450:Core/Src/stm32h5xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 1034              		.loc 1 450 5 view .LVU253
 1035 0052 D3F88C20 		ldr	r2, [r3, #140]
 1036 0056 02F00102 		and	r2, r2, #1
 1037 005a 0292     		str	r2, [sp, #8]
 450:Core/Src/stm32h5xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 1038              		.loc 1 450 5 view .LVU254
 1039 005c 029A     		ldr	r2, [sp, #8]
 1040              	.LBE12:
 450:Core/Src/stm32h5xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 1041              		.loc 1 450 5 view .LVU255
 451:Core/Src/stm32h5xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 1042              		.loc 1 451 5 view .LVU256
 1043              	.LBB13:
 451:Core/Src/stm32h5xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 1044              		.loc 1 451 5 view .LVU257
 451:Core/Src/stm32h5xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 1045              		.loc 1 451 5 view .LVU258
 1046 005e D3F88C20 		ldr	r2, [r3, #140]
 1047 0062 42F00202 		orr	r2, r2, #2
 1048 0066 C3F88C20 		str	r2, [r3, #140]
 451:Core/Src/stm32h5xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 1049              		.loc 1 451 5 view .LVU259
 1050 006a D3F88C30 		ldr	r3, [r3, #140]
 1051 006e 03F00203 		and	r3, r3, #2
 1052 0072 0393     		str	r3, [sp, #12]
 451:Core/Src/stm32h5xx_hal_msp.c ****     /**SPI1 GPIO Configuration
ARM GAS  /tmp/cc008Bhi.s 			page 31


 1053              		.loc 1 451 5 view .LVU260
 1054 0074 039B     		ldr	r3, [sp, #12]
 1055              	.LBE13:
 451:Core/Src/stm32h5xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 1056              		.loc 1 451 5 view .LVU261
 458:Core/Src/stm32h5xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1057              		.loc 1 458 5 view .LVU262
 458:Core/Src/stm32h5xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1058              		.loc 1 458 25 is_stmt 0 view .LVU263
 1059 0076 4FF40043 		mov	r3, #32768
 1060 007a 3B93     		str	r3, [sp, #236]
 459:Core/Src/stm32h5xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1061              		.loc 1 459 5 is_stmt 1 view .LVU264
 459:Core/Src/stm32h5xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1062              		.loc 1 459 26 is_stmt 0 view .LVU265
 1063 007c 0225     		movs	r5, #2
 1064 007e 3C95     		str	r5, [sp, #240]
 460:Core/Src/stm32h5xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 1065              		.loc 1 460 5 is_stmt 1 view .LVU266
 461:Core/Src/stm32h5xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 1066              		.loc 1 461 5 view .LVU267
 462:Core/Src/stm32h5xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 1067              		.loc 1 462 5 view .LVU268
 462:Core/Src/stm32h5xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 1068              		.loc 1 462 31 is_stmt 0 view .LVU269
 1069 0080 0524     		movs	r4, #5
 1070              	.LVL52:
 462:Core/Src/stm32h5xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 1071              		.loc 1 462 31 view .LVU270
 1072 0082 3F94     		str	r4, [sp, #252]
 463:Core/Src/stm32h5xx_hal_msp.c **** 
 1073              		.loc 1 463 5 is_stmt 1 view .LVU271
 1074 0084 3BA9     		add	r1, sp, #236
 1075 0086 2C48     		ldr	r0, .L77+12
 1076 0088 FFF7FEFF 		bl	HAL_GPIO_Init
 1077              	.LVL53:
 465:Core/Src/stm32h5xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1078              		.loc 1 465 5 view .LVU272
 465:Core/Src/stm32h5xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1079              		.loc 1 465 25 is_stmt 0 view .LVU273
 1080 008c 3823     		movs	r3, #56
 1081 008e 3B93     		str	r3, [sp, #236]
 466:Core/Src/stm32h5xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1082              		.loc 1 466 5 is_stmt 1 view .LVU274
 466:Core/Src/stm32h5xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1083              		.loc 1 466 26 is_stmt 0 view .LVU275
 1084 0090 3C95     		str	r5, [sp, #240]
 467:Core/Src/stm32h5xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 1085              		.loc 1 467 5 is_stmt 1 view .LVU276
 467:Core/Src/stm32h5xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 1086              		.loc 1 467 26 is_stmt 0 view .LVU277
 1087 0092 0023     		movs	r3, #0
 1088 0094 3D93     		str	r3, [sp, #244]
 468:Core/Src/stm32h5xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 1089              		.loc 1 468 5 is_stmt 1 view .LVU278
 468:Core/Src/stm32h5xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 1090              		.loc 1 468 27 is_stmt 0 view .LVU279
ARM GAS  /tmp/cc008Bhi.s 			page 32


 1091 0096 3E93     		str	r3, [sp, #248]
 469:Core/Src/stm32h5xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 1092              		.loc 1 469 5 is_stmt 1 view .LVU280
 469:Core/Src/stm32h5xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 1093              		.loc 1 469 31 is_stmt 0 view .LVU281
 1094 0098 3F94     		str	r4, [sp, #252]
 470:Core/Src/stm32h5xx_hal_msp.c **** 
 1095              		.loc 1 470 5 is_stmt 1 view .LVU282
 1096 009a 3BA9     		add	r1, sp, #236
 1097 009c 2748     		ldr	r0, .L77+16
 1098 009e FFF7FEFF 		bl	HAL_GPIO_Init
 1099              	.LVL54:
 1100 00a2 C1E7     		b	.L69
 1101              	.LVL55:
 1102              	.L75:
 484:Core/Src/stm32h5xx_hal_msp.c ****     PeriphClkInitStruct.PLL3.PLL3Source = RCC_PLL3_SOURCE_HSE;
 1103              		.loc 1 484 5 view .LVU283
 484:Core/Src/stm32h5xx_hal_msp.c ****     PeriphClkInitStruct.PLL3.PLL3Source = RCC_PLL3_SOURCE_HSE;
 1104              		.loc 1 484 46 is_stmt 0 view .LVU284
 1105 00a4 4FF08052 		mov	r2, #268435456
 1106 00a8 0023     		movs	r3, #0
 1107 00aa CDE90623 		strd	r2, [sp, #24]
 485:Core/Src/stm32h5xx_hal_msp.c ****     PeriphClkInitStruct.PLL3.PLL3M = 2;
 1108              		.loc 1 485 5 is_stmt 1 view .LVU285
 485:Core/Src/stm32h5xx_hal_msp.c ****     PeriphClkInitStruct.PLL3.PLL3M = 2;
 1109              		.loc 1 485 41 is_stmt 0 view .LVU286
 1110 00ae 0323     		movs	r3, #3
 1111 00b0 1293     		str	r3, [sp, #72]
 486:Core/Src/stm32h5xx_hal_msp.c ****     PeriphClkInitStruct.PLL3.PLL3N = 32;
 1112              		.loc 1 486 5 is_stmt 1 view .LVU287
 486:Core/Src/stm32h5xx_hal_msp.c ****     PeriphClkInitStruct.PLL3.PLL3N = 32;
 1113              		.loc 1 486 36 is_stmt 0 view .LVU288
 1114 00b2 0223     		movs	r3, #2
 1115 00b4 1393     		str	r3, [sp, #76]
 487:Core/Src/stm32h5xx_hal_msp.c ****     PeriphClkInitStruct.PLL3.PLL3P = 4;
 1116              		.loc 1 487 5 is_stmt 1 view .LVU289
 487:Core/Src/stm32h5xx_hal_msp.c ****     PeriphClkInitStruct.PLL3.PLL3P = 4;
 1117              		.loc 1 487 36 is_stmt 0 view .LVU290
 1118 00b6 2022     		movs	r2, #32
 1119 00b8 1492     		str	r2, [sp, #80]
 488:Core/Src/stm32h5xx_hal_msp.c ****     PeriphClkInitStruct.PLL3.PLL3Q = 2;
 1120              		.loc 1 488 5 is_stmt 1 view .LVU291
 488:Core/Src/stm32h5xx_hal_msp.c ****     PeriphClkInitStruct.PLL3.PLL3Q = 2;
 1121              		.loc 1 488 36 is_stmt 0 view .LVU292
 1122 00ba 0422     		movs	r2, #4
 1123 00bc 1592     		str	r2, [sp, #84]
 489:Core/Src/stm32h5xx_hal_msp.c ****     PeriphClkInitStruct.PLL3.PLL3R = 2;
 1124              		.loc 1 489 5 is_stmt 1 view .LVU293
 489:Core/Src/stm32h5xx_hal_msp.c ****     PeriphClkInitStruct.PLL3.PLL3R = 2;
 1125              		.loc 1 489 36 is_stmt 0 view .LVU294
 1126 00be 1693     		str	r3, [sp, #88]
 490:Core/Src/stm32h5xx_hal_msp.c ****     PeriphClkInitStruct.PLL3.PLL3RGE = RCC_PLL3_VCIRANGE_1;
 1127              		.loc 1 490 5 is_stmt 1 view .LVU295
 490:Core/Src/stm32h5xx_hal_msp.c ****     PeriphClkInitStruct.PLL3.PLL3RGE = RCC_PLL3_VCIRANGE_1;
 1128              		.loc 1 490 36 is_stmt 0 view .LVU296
 1129 00c0 1793     		str	r3, [sp, #92]
 491:Core/Src/stm32h5xx_hal_msp.c ****     PeriphClkInitStruct.PLL3.PLL3VCOSEL = RCC_PLL3_VCORANGE_WIDE;
ARM GAS  /tmp/cc008Bhi.s 			page 33


 1130              		.loc 1 491 5 is_stmt 1 view .LVU297
 491:Core/Src/stm32h5xx_hal_msp.c ****     PeriphClkInitStruct.PLL3.PLL3VCOSEL = RCC_PLL3_VCORANGE_WIDE;
 1131              		.loc 1 491 38 is_stmt 0 view .LVU298
 1132 00c2 1892     		str	r2, [sp, #96]
 492:Core/Src/stm32h5xx_hal_msp.c ****     PeriphClkInitStruct.PLL3.PLL3FRACN = 0;
 1133              		.loc 1 492 5 is_stmt 1 view .LVU299
 493:Core/Src/stm32h5xx_hal_msp.c ****     PeriphClkInitStruct.PLL3.PLL3ClockOut = RCC_PLL3_DIVP;
 1134              		.loc 1 493 5 view .LVU300
 494:Core/Src/stm32h5xx_hal_msp.c ****     PeriphClkInitStruct.Spi2ClockSelection = RCC_SPI2CLKSOURCE_PLL3P;
 1135              		.loc 1 494 5 view .LVU301
 494:Core/Src/stm32h5xx_hal_msp.c ****     PeriphClkInitStruct.Spi2ClockSelection = RCC_SPI2CLKSOURCE_PLL3P;
 1136              		.loc 1 494 43 is_stmt 0 view .LVU302
 1137 00c4 4FF48033 		mov	r3, #65536
 1138 00c8 1B93     		str	r3, [sp, #108]
 495:Core/Src/stm32h5xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 1139              		.loc 1 495 5 is_stmt 1 view .LVU303
 495:Core/Src/stm32h5xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 1140              		.loc 1 495 44 is_stmt 0 view .LVU304
 1141 00ca 1023     		movs	r3, #16
 1142 00cc 3293     		str	r3, [sp, #200]
 496:Core/Src/stm32h5xx_hal_msp.c ****     {
 1143              		.loc 1 496 5 is_stmt 1 view .LVU305
 496:Core/Src/stm32h5xx_hal_msp.c ****     {
 1144              		.loc 1 496 9 is_stmt 0 view .LVU306
 1145 00ce 06A8     		add	r0, sp, #24
 1146 00d0 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 1147              	.LVL56:
 496:Core/Src/stm32h5xx_hal_msp.c ****     {
 1148              		.loc 1 496 8 view .LVU307
 1149 00d4 38BB     		cbnz	r0, .L76
 1150              	.L72:
 502:Core/Src/stm32h5xx_hal_msp.c **** 
 1151              		.loc 1 502 5 is_stmt 1 view .LVU308
 1152              	.LBB14:
 502:Core/Src/stm32h5xx_hal_msp.c **** 
 1153              		.loc 1 502 5 view .LVU309
 502:Core/Src/stm32h5xx_hal_msp.c **** 
 1154              		.loc 1 502 5 view .LVU310
 1155 00d6 174B     		ldr	r3, .L77+8
 1156 00d8 D3F89C20 		ldr	r2, [r3, #156]
 1157 00dc 42F48042 		orr	r2, r2, #16384
 1158 00e0 C3F89C20 		str	r2, [r3, #156]
 502:Core/Src/stm32h5xx_hal_msp.c **** 
 1159              		.loc 1 502 5 view .LVU311
 1160 00e4 D3F89C20 		ldr	r2, [r3, #156]
 1161 00e8 02F48042 		and	r2, r2, #16384
 1162 00ec 0492     		str	r2, [sp, #16]
 502:Core/Src/stm32h5xx_hal_msp.c **** 
 1163              		.loc 1 502 5 view .LVU312
 1164 00ee 049A     		ldr	r2, [sp, #16]
 1165              	.LBE14:
 502:Core/Src/stm32h5xx_hal_msp.c **** 
 1166              		.loc 1 502 5 view .LVU313
 504:Core/Src/stm32h5xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 1167              		.loc 1 504 5 view .LVU314
 1168              	.LBB15:
 504:Core/Src/stm32h5xx_hal_msp.c ****     /**SPI2 GPIO Configuration
ARM GAS  /tmp/cc008Bhi.s 			page 34


 1169              		.loc 1 504 5 view .LVU315
 504:Core/Src/stm32h5xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 1170              		.loc 1 504 5 view .LVU316
 1171 00f0 D3F88C20 		ldr	r2, [r3, #140]
 1172 00f4 42F00202 		orr	r2, r2, #2
 1173 00f8 C3F88C20 		str	r2, [r3, #140]
 504:Core/Src/stm32h5xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 1174              		.loc 1 504 5 view .LVU317
 1175 00fc D3F88C30 		ldr	r3, [r3, #140]
 1176 0100 03F00203 		and	r3, r3, #2
 1177 0104 0593     		str	r3, [sp, #20]
 504:Core/Src/stm32h5xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 1178              		.loc 1 504 5 view .LVU318
 1179 0106 059B     		ldr	r3, [sp, #20]
 1180              	.LBE15:
 504:Core/Src/stm32h5xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 1181              		.loc 1 504 5 view .LVU319
 510:Core/Src/stm32h5xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1182              		.loc 1 510 5 view .LVU320
 510:Core/Src/stm32h5xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1183              		.loc 1 510 25 is_stmt 0 view .LVU321
 1184 0108 4FF43043 		mov	r3, #45056
 1185 010c 3B93     		str	r3, [sp, #236]
 511:Core/Src/stm32h5xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1186              		.loc 1 511 5 is_stmt 1 view .LVU322
 511:Core/Src/stm32h5xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1187              		.loc 1 511 26 is_stmt 0 view .LVU323
 1188 010e 0223     		movs	r3, #2
 1189 0110 3C93     		str	r3, [sp, #240]
 512:Core/Src/stm32h5xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 1190              		.loc 1 512 5 is_stmt 1 view .LVU324
 512:Core/Src/stm32h5xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 1191              		.loc 1 512 26 is_stmt 0 view .LVU325
 1192 0112 0023     		movs	r3, #0
 1193 0114 3D93     		str	r3, [sp, #244]
 513:Core/Src/stm32h5xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 1194              		.loc 1 513 5 is_stmt 1 view .LVU326
 513:Core/Src/stm32h5xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 1195              		.loc 1 513 27 is_stmt 0 view .LVU327
 1196 0116 3E93     		str	r3, [sp, #248]
 514:Core/Src/stm32h5xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 1197              		.loc 1 514 5 is_stmt 1 view .LVU328
 514:Core/Src/stm32h5xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 1198              		.loc 1 514 31 is_stmt 0 view .LVU329
 1199 0118 0523     		movs	r3, #5
 1200 011a 3F93     		str	r3, [sp, #252]
 515:Core/Src/stm32h5xx_hal_msp.c **** 
 1201              		.loc 1 515 5 is_stmt 1 view .LVU330
 1202 011c 3BA9     		add	r1, sp, #236
 1203 011e 0748     		ldr	r0, .L77+16
 1204 0120 FFF7FEFF 		bl	HAL_GPIO_Init
 1205              	.LVL57:
 1206              		.loc 1 522 1 is_stmt 0 view .LVU331
 1207 0124 80E7     		b	.L69
 1208              	.L76:
 498:Core/Src/stm32h5xx_hal_msp.c ****     }
 1209              		.loc 1 498 7 is_stmt 1 view .LVU332
ARM GAS  /tmp/cc008Bhi.s 			page 35


 1210 0126 FFF7FEFF 		bl	Error_Handler
 1211              	.LVL58:
 1212 012a D4E7     		b	.L72
 1213              	.L78:
 1214              		.align	2
 1215              	.L77:
 1216 012c 00300140 		.word	1073819648
 1217 0130 00380040 		.word	1073756160
 1218 0134 000C0244 		.word	1140984832
 1219 0138 00000242 		.word	1107427328
 1220 013c 00040242 		.word	1107428352
 1221              		.cfi_endproc
 1222              	.LFE372:
 1224              		.section	.text.HAL_SPI_MspDeInit,"ax",%progbits
 1225              		.align	1
 1226              		.global	HAL_SPI_MspDeInit
 1227              		.syntax unified
 1228              		.thumb
 1229              		.thumb_func
 1230              		.fpu fpv4-sp-d16
 1232              	HAL_SPI_MspDeInit:
 1233              	.LVL59:
 1234              	.LFB373:
 523:Core/Src/stm32h5xx_hal_msp.c **** 
 524:Core/Src/stm32h5xx_hal_msp.c **** /**
 525:Core/Src/stm32h5xx_hal_msp.c **** * @brief SPI MSP De-Initialization
 526:Core/Src/stm32h5xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 527:Core/Src/stm32h5xx_hal_msp.c **** * @param hspi: SPI handle pointer
 528:Core/Src/stm32h5xx_hal_msp.c **** * @retval None
 529:Core/Src/stm32h5xx_hal_msp.c **** */
 530:Core/Src/stm32h5xx_hal_msp.c **** void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
 531:Core/Src/stm32h5xx_hal_msp.c **** {
 1235              		.loc 1 531 1 view -0
 1236              		.cfi_startproc
 1237              		@ args = 0, pretend = 0, frame = 0
 1238              		@ frame_needed = 0, uses_anonymous_args = 0
 1239              		.loc 1 531 1 is_stmt 0 view .LVU334
 1240 0000 08B5     		push	{r3, lr}
 1241              	.LCFI25:
 1242              		.cfi_def_cfa_offset 8
 1243              		.cfi_offset 3, -8
 1244              		.cfi_offset 14, -4
 532:Core/Src/stm32h5xx_hal_msp.c ****   if(hspi->Instance==SPI1)
 1245              		.loc 1 532 3 is_stmt 1 view .LVU335
 1246              		.loc 1 532 10 is_stmt 0 view .LVU336
 1247 0002 0368     		ldr	r3, [r0]
 1248              		.loc 1 532 5 view .LVU337
 1249 0004 124A     		ldr	r2, .L85
 1250 0006 9342     		cmp	r3, r2
 1251 0008 03D0     		beq	.L83
 533:Core/Src/stm32h5xx_hal_msp.c ****   {
 534:Core/Src/stm32h5xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspDeInit 0 */
 535:Core/Src/stm32h5xx_hal_msp.c **** 
 536:Core/Src/stm32h5xx_hal_msp.c ****   /* USER CODE END SPI1_MspDeInit 0 */
 537:Core/Src/stm32h5xx_hal_msp.c ****     /* Peripheral clock disable */
 538:Core/Src/stm32h5xx_hal_msp.c ****     __HAL_RCC_SPI1_CLK_DISABLE();
 539:Core/Src/stm32h5xx_hal_msp.c **** 
ARM GAS  /tmp/cc008Bhi.s 			page 36


 540:Core/Src/stm32h5xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 541:Core/Src/stm32h5xx_hal_msp.c ****     PA15(JTDI)     ------> SPI1_NSS
 542:Core/Src/stm32h5xx_hal_msp.c ****     PB3(JTDO/TRACESWO)     ------> SPI1_SCK
 543:Core/Src/stm32h5xx_hal_msp.c ****     PB4(NJTRST)     ------> SPI1_MISO
 544:Core/Src/stm32h5xx_hal_msp.c ****     PB5     ------> SPI1_MOSI
 545:Core/Src/stm32h5xx_hal_msp.c ****     */
 546:Core/Src/stm32h5xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_15);
 547:Core/Src/stm32h5xx_hal_msp.c **** 
 548:Core/Src/stm32h5xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5);
 549:Core/Src/stm32h5xx_hal_msp.c **** 
 550:Core/Src/stm32h5xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspDeInit 1 */
 551:Core/Src/stm32h5xx_hal_msp.c **** 
 552:Core/Src/stm32h5xx_hal_msp.c ****   /* USER CODE END SPI1_MspDeInit 1 */
 553:Core/Src/stm32h5xx_hal_msp.c ****   }
 554:Core/Src/stm32h5xx_hal_msp.c ****   else if(hspi->Instance==SPI2)
 1252              		.loc 1 554 8 is_stmt 1 view .LVU338
 1253              		.loc 1 554 10 is_stmt 0 view .LVU339
 1254 000a 124A     		ldr	r2, .L85+4
 1255 000c 9342     		cmp	r3, r2
 1256 000e 11D0     		beq	.L84
 1257              	.LVL60:
 1258              	.L79:
 555:Core/Src/stm32h5xx_hal_msp.c ****   {
 556:Core/Src/stm32h5xx_hal_msp.c ****   /* USER CODE BEGIN SPI2_MspDeInit 0 */
 557:Core/Src/stm32h5xx_hal_msp.c **** 
 558:Core/Src/stm32h5xx_hal_msp.c ****   /* USER CODE END SPI2_MspDeInit 0 */
 559:Core/Src/stm32h5xx_hal_msp.c ****     /* Peripheral clock disable */
 560:Core/Src/stm32h5xx_hal_msp.c ****     __HAL_RCC_SPI2_CLK_DISABLE();
 561:Core/Src/stm32h5xx_hal_msp.c **** 
 562:Core/Src/stm32h5xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 563:Core/Src/stm32h5xx_hal_msp.c ****     PB12     ------> SPI2_NSS
 564:Core/Src/stm32h5xx_hal_msp.c ****     PB13     ------> SPI2_SCK
 565:Core/Src/stm32h5xx_hal_msp.c ****     PB15     ------> SPI2_MOSI
 566:Core/Src/stm32h5xx_hal_msp.c ****     */
 567:Core/Src/stm32h5xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_15);
 568:Core/Src/stm32h5xx_hal_msp.c **** 
 569:Core/Src/stm32h5xx_hal_msp.c ****   /* USER CODE BEGIN SPI2_MspDeInit 1 */
 570:Core/Src/stm32h5xx_hal_msp.c **** 
 571:Core/Src/stm32h5xx_hal_msp.c ****   /* USER CODE END SPI2_MspDeInit 1 */
 572:Core/Src/stm32h5xx_hal_msp.c ****   }
 573:Core/Src/stm32h5xx_hal_msp.c **** 
 574:Core/Src/stm32h5xx_hal_msp.c **** }
 1259              		.loc 1 574 1 view .LVU340
 1260 0010 08BD     		pop	{r3, pc}
 1261              	.LVL61:
 1262              	.L83:
 538:Core/Src/stm32h5xx_hal_msp.c **** 
 1263              		.loc 1 538 5 is_stmt 1 view .LVU341
 1264 0012 114A     		ldr	r2, .L85+8
 1265 0014 D2F8A430 		ldr	r3, [r2, #164]
 1266 0018 23F48053 		bic	r3, r3, #4096
 1267 001c C2F8A430 		str	r3, [r2, #164]
 546:Core/Src/stm32h5xx_hal_msp.c **** 
 1268              		.loc 1 546 5 view .LVU342
 1269 0020 4FF40041 		mov	r1, #32768
 1270 0024 0D48     		ldr	r0, .L85+12
 1271              	.LVL62:
ARM GAS  /tmp/cc008Bhi.s 			page 37


 546:Core/Src/stm32h5xx_hal_msp.c **** 
 1272              		.loc 1 546 5 is_stmt 0 view .LVU343
 1273 0026 FFF7FEFF 		bl	HAL_GPIO_DeInit
 1274              	.LVL63:
 548:Core/Src/stm32h5xx_hal_msp.c **** 
 1275              		.loc 1 548 5 is_stmt 1 view .LVU344
 1276 002a 3821     		movs	r1, #56
 1277 002c 0C48     		ldr	r0, .L85+16
 1278 002e FFF7FEFF 		bl	HAL_GPIO_DeInit
 1279              	.LVL64:
 1280 0032 EDE7     		b	.L79
 1281              	.LVL65:
 1282              	.L84:
 560:Core/Src/stm32h5xx_hal_msp.c **** 
 1283              		.loc 1 560 5 view .LVU345
 1284 0034 084A     		ldr	r2, .L85+8
 1285 0036 D2F89C30 		ldr	r3, [r2, #156]
 1286 003a 23F48043 		bic	r3, r3, #16384
 1287 003e C2F89C30 		str	r3, [r2, #156]
 567:Core/Src/stm32h5xx_hal_msp.c **** 
 1288              		.loc 1 567 5 view .LVU346
 1289 0042 4FF43041 		mov	r1, #45056
 1290 0046 0648     		ldr	r0, .L85+16
 1291              	.LVL66:
 567:Core/Src/stm32h5xx_hal_msp.c **** 
 1292              		.loc 1 567 5 is_stmt 0 view .LVU347
 1293 0048 FFF7FEFF 		bl	HAL_GPIO_DeInit
 1294              	.LVL67:
 1295              		.loc 1 574 1 view .LVU348
 1296 004c E0E7     		b	.L79
 1297              	.L86:
 1298 004e 00BF     		.align	2
 1299              	.L85:
 1300 0050 00300140 		.word	1073819648
 1301 0054 00380040 		.word	1073756160
 1302 0058 000C0244 		.word	1140984832
 1303 005c 00000242 		.word	1107427328
 1304 0060 00040242 		.word	1107428352
 1305              		.cfi_endproc
 1306              	.LFE373:
 1308              		.section	.text.HAL_PCD_MspInit,"ax",%progbits
 1309              		.align	1
 1310              		.global	HAL_PCD_MspInit
 1311              		.syntax unified
 1312              		.thumb
 1313              		.thumb_func
 1314              		.fpu fpv4-sp-d16
 1316              	HAL_PCD_MspInit:
 1317              	.LVL68:
 1318              	.LFB374:
 575:Core/Src/stm32h5xx_hal_msp.c **** 
 576:Core/Src/stm32h5xx_hal_msp.c **** /**
 577:Core/Src/stm32h5xx_hal_msp.c **** * @brief PCD MSP Initialization
 578:Core/Src/stm32h5xx_hal_msp.c **** * This function configures the hardware resources used in this example
 579:Core/Src/stm32h5xx_hal_msp.c **** * @param hpcd: PCD handle pointer
 580:Core/Src/stm32h5xx_hal_msp.c **** * @retval None
 581:Core/Src/stm32h5xx_hal_msp.c **** */
ARM GAS  /tmp/cc008Bhi.s 			page 38


 582:Core/Src/stm32h5xx_hal_msp.c **** void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
 583:Core/Src/stm32h5xx_hal_msp.c **** {
 1319              		.loc 1 583 1 is_stmt 1 view -0
 1320              		.cfi_startproc
 1321              		@ args = 0, pretend = 0, frame = 216
 1322              		@ frame_needed = 0, uses_anonymous_args = 0
 1323              		.loc 1 583 1 is_stmt 0 view .LVU350
 1324 0000 10B5     		push	{r4, lr}
 1325              	.LCFI26:
 1326              		.cfi_def_cfa_offset 8
 1327              		.cfi_offset 4, -8
 1328              		.cfi_offset 14, -4
 1329 0002 B6B0     		sub	sp, sp, #216
 1330              	.LCFI27:
 1331              		.cfi_def_cfa_offset 224
 1332 0004 0446     		mov	r4, r0
 584:Core/Src/stm32h5xx_hal_msp.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 1333              		.loc 1 584 3 is_stmt 1 view .LVU351
 1334              		.loc 1 584 28 is_stmt 0 view .LVU352
 1335 0006 D022     		movs	r2, #208
 1336 0008 0021     		movs	r1, #0
 1337 000a 02A8     		add	r0, sp, #8
 1338              	.LVL69:
 1339              		.loc 1 584 28 view .LVU353
 1340 000c FFF7FEFF 		bl	memset
 1341              	.LVL70:
 585:Core/Src/stm32h5xx_hal_msp.c ****   if(hpcd->Instance==USB_DRD_FS)
 1342              		.loc 1 585 3 is_stmt 1 view .LVU354
 1343              		.loc 1 585 10 is_stmt 0 view .LVU355
 1344 0010 2268     		ldr	r2, [r4]
 1345              		.loc 1 585 5 view .LVU356
 1346 0012 114B     		ldr	r3, .L93
 1347 0014 9A42     		cmp	r2, r3
 1348 0016 01D0     		beq	.L91
 1349              	.L87:
 586:Core/Src/stm32h5xx_hal_msp.c ****   {
 587:Core/Src/stm32h5xx_hal_msp.c ****   /* USER CODE BEGIN USB_DRD_FS_MspInit 0 */
 588:Core/Src/stm32h5xx_hal_msp.c **** 
 589:Core/Src/stm32h5xx_hal_msp.c ****   /* USER CODE END USB_DRD_FS_MspInit 0 */
 590:Core/Src/stm32h5xx_hal_msp.c **** 
 591:Core/Src/stm32h5xx_hal_msp.c ****   /** Initializes the peripherals clock
 592:Core/Src/stm32h5xx_hal_msp.c ****   */
 593:Core/Src/stm32h5xx_hal_msp.c ****     PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 594:Core/Src/stm32h5xx_hal_msp.c ****     PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_PLL1Q;
 595:Core/Src/stm32h5xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 596:Core/Src/stm32h5xx_hal_msp.c ****     {
 597:Core/Src/stm32h5xx_hal_msp.c ****       Error_Handler();
 598:Core/Src/stm32h5xx_hal_msp.c ****     }
 599:Core/Src/stm32h5xx_hal_msp.c **** 
 600:Core/Src/stm32h5xx_hal_msp.c ****   /* Enable VDDUSB */
 601:Core/Src/stm32h5xx_hal_msp.c ****   HAL_PWREx_EnableVddUSB();
 602:Core/Src/stm32h5xx_hal_msp.c ****     /* Peripheral clock enable */
 603:Core/Src/stm32h5xx_hal_msp.c ****     __HAL_RCC_USB_CLK_ENABLE();
 604:Core/Src/stm32h5xx_hal_msp.c ****   /* USER CODE BEGIN USB_DRD_FS_MspInit 1 */
 605:Core/Src/stm32h5xx_hal_msp.c **** 
 606:Core/Src/stm32h5xx_hal_msp.c ****   /* USER CODE END USB_DRD_FS_MspInit 1 */
 607:Core/Src/stm32h5xx_hal_msp.c **** 
ARM GAS  /tmp/cc008Bhi.s 			page 39


 608:Core/Src/stm32h5xx_hal_msp.c ****   }
 609:Core/Src/stm32h5xx_hal_msp.c **** 
 610:Core/Src/stm32h5xx_hal_msp.c **** }
 1350              		.loc 1 610 1 view .LVU357
 1351 0018 36B0     		add	sp, sp, #216
 1352              	.LCFI28:
 1353              		.cfi_remember_state
 1354              		.cfi_def_cfa_offset 8
 1355              		@ sp needed
 1356 001a 10BD     		pop	{r4, pc}
 1357              	.LVL71:
 1358              	.L91:
 1359              	.LCFI29:
 1360              		.cfi_restore_state
 593:Core/Src/stm32h5xx_hal_msp.c ****     PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_PLL1Q;
 1361              		.loc 1 593 5 is_stmt 1 view .LVU358
 593:Core/Src/stm32h5xx_hal_msp.c ****     PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_PLL1Q;
 1362              		.loc 1 593 46 is_stmt 0 view .LVU359
 1363 001c 0022     		movs	r2, #0
 1364 001e 1023     		movs	r3, #16
 1365 0020 CDE90223 		strd	r2, [sp, #8]
 594:Core/Src/stm32h5xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 1366              		.loc 1 594 5 is_stmt 1 view .LVU360
 594:Core/Src/stm32h5xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 1367              		.loc 1 594 43 is_stmt 0 view .LVU361
 1368 0024 1023     		movs	r3, #16
 1369 0026 3393     		str	r3, [sp, #204]
 595:Core/Src/stm32h5xx_hal_msp.c ****     {
 1370              		.loc 1 595 5 is_stmt 1 view .LVU362
 595:Core/Src/stm32h5xx_hal_msp.c ****     {
 1371              		.loc 1 595 9 is_stmt 0 view .LVU363
 1372 0028 02A8     		add	r0, sp, #8
 1373 002a FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 1374              	.LVL72:
 595:Core/Src/stm32h5xx_hal_msp.c ****     {
 1375              		.loc 1 595 8 view .LVU364
 1376 002e 78B9     		cbnz	r0, .L92
 1377              	.L89:
 601:Core/Src/stm32h5xx_hal_msp.c ****     /* Peripheral clock enable */
 1378              		.loc 1 601 3 is_stmt 1 view .LVU365
 1379 0030 FFF7FEFF 		bl	HAL_PWREx_EnableVddUSB
 1380              	.LVL73:
 603:Core/Src/stm32h5xx_hal_msp.c ****   /* USER CODE BEGIN USB_DRD_FS_MspInit 1 */
 1381              		.loc 1 603 5 view .LVU366
 1382              	.LBB16:
 603:Core/Src/stm32h5xx_hal_msp.c ****   /* USER CODE BEGIN USB_DRD_FS_MspInit 1 */
 1383              		.loc 1 603 5 view .LVU367
 603:Core/Src/stm32h5xx_hal_msp.c ****   /* USER CODE BEGIN USB_DRD_FS_MspInit 1 */
 1384              		.loc 1 603 5 view .LVU368
 1385 0034 094B     		ldr	r3, .L93+4
 1386 0036 D3F8A420 		ldr	r2, [r3, #164]
 1387 003a 42F08072 		orr	r2, r2, #16777216
 1388 003e C3F8A420 		str	r2, [r3, #164]
 603:Core/Src/stm32h5xx_hal_msp.c ****   /* USER CODE BEGIN USB_DRD_FS_MspInit 1 */
 1389              		.loc 1 603 5 view .LVU369
 1390 0042 D3F8A430 		ldr	r3, [r3, #164]
 1391 0046 03F08073 		and	r3, r3, #16777216
ARM GAS  /tmp/cc008Bhi.s 			page 40


 1392 004a 0193     		str	r3, [sp, #4]
 603:Core/Src/stm32h5xx_hal_msp.c ****   /* USER CODE BEGIN USB_DRD_FS_MspInit 1 */
 1393              		.loc 1 603 5 view .LVU370
 1394 004c 019B     		ldr	r3, [sp, #4]
 1395              	.LBE16:
 603:Core/Src/stm32h5xx_hal_msp.c ****   /* USER CODE BEGIN USB_DRD_FS_MspInit 1 */
 1396              		.loc 1 603 5 view .LVU371
 1397              		.loc 1 610 1 is_stmt 0 view .LVU372
 1398 004e E3E7     		b	.L87
 1399              	.L92:
 597:Core/Src/stm32h5xx_hal_msp.c ****     }
 1400              		.loc 1 597 7 is_stmt 1 view .LVU373
 1401 0050 FFF7FEFF 		bl	Error_Handler
 1402              	.LVL74:
 1403 0054 ECE7     		b	.L89
 1404              	.L94:
 1405 0056 00BF     		.align	2
 1406              	.L93:
 1407 0058 00600140 		.word	1073831936
 1408 005c 000C0244 		.word	1140984832
 1409              		.cfi_endproc
 1410              	.LFE374:
 1412              		.section	.text.HAL_PCD_MspDeInit,"ax",%progbits
 1413              		.align	1
 1414              		.global	HAL_PCD_MspDeInit
 1415              		.syntax unified
 1416              		.thumb
 1417              		.thumb_func
 1418              		.fpu fpv4-sp-d16
 1420              	HAL_PCD_MspDeInit:
 1421              	.LVL75:
 1422              	.LFB375:
 611:Core/Src/stm32h5xx_hal_msp.c **** 
 612:Core/Src/stm32h5xx_hal_msp.c **** /**
 613:Core/Src/stm32h5xx_hal_msp.c **** * @brief PCD MSP De-Initialization
 614:Core/Src/stm32h5xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 615:Core/Src/stm32h5xx_hal_msp.c **** * @param hpcd: PCD handle pointer
 616:Core/Src/stm32h5xx_hal_msp.c **** * @retval None
 617:Core/Src/stm32h5xx_hal_msp.c **** */
 618:Core/Src/stm32h5xx_hal_msp.c **** void HAL_PCD_MspDeInit(PCD_HandleTypeDef* hpcd)
 619:Core/Src/stm32h5xx_hal_msp.c **** {
 1423              		.loc 1 619 1 view -0
 1424              		.cfi_startproc
 1425              		@ args = 0, pretend = 0, frame = 0
 1426              		@ frame_needed = 0, uses_anonymous_args = 0
 1427              		@ link register save eliminated.
 620:Core/Src/stm32h5xx_hal_msp.c ****   if(hpcd->Instance==USB_DRD_FS)
 1428              		.loc 1 620 3 view .LVU375
 1429              		.loc 1 620 10 is_stmt 0 view .LVU376
 1430 0000 0268     		ldr	r2, [r0]
 1431              		.loc 1 620 5 view .LVU377
 1432 0002 064B     		ldr	r3, .L98
 1433 0004 9A42     		cmp	r2, r3
 1434 0006 00D0     		beq	.L97
 1435              	.L95:
 621:Core/Src/stm32h5xx_hal_msp.c ****   {
 622:Core/Src/stm32h5xx_hal_msp.c ****   /* USER CODE BEGIN USB_DRD_FS_MspDeInit 0 */
ARM GAS  /tmp/cc008Bhi.s 			page 41


 623:Core/Src/stm32h5xx_hal_msp.c **** 
 624:Core/Src/stm32h5xx_hal_msp.c ****   /* USER CODE END USB_DRD_FS_MspDeInit 0 */
 625:Core/Src/stm32h5xx_hal_msp.c ****     /* Peripheral clock disable */
 626:Core/Src/stm32h5xx_hal_msp.c ****     __HAL_RCC_USB_CLK_DISABLE();
 627:Core/Src/stm32h5xx_hal_msp.c ****   /* USER CODE BEGIN USB_DRD_FS_MspDeInit 1 */
 628:Core/Src/stm32h5xx_hal_msp.c **** 
 629:Core/Src/stm32h5xx_hal_msp.c ****   /* USER CODE END USB_DRD_FS_MspDeInit 1 */
 630:Core/Src/stm32h5xx_hal_msp.c ****   }
 631:Core/Src/stm32h5xx_hal_msp.c **** 
 632:Core/Src/stm32h5xx_hal_msp.c **** }
 1436              		.loc 1 632 1 view .LVU378
 1437 0008 7047     		bx	lr
 1438              	.L97:
 626:Core/Src/stm32h5xx_hal_msp.c ****   /* USER CODE BEGIN USB_DRD_FS_MspDeInit 1 */
 1439              		.loc 1 626 5 is_stmt 1 view .LVU379
 1440 000a 054A     		ldr	r2, .L98+4
 1441 000c D2F8A430 		ldr	r3, [r2, #164]
 1442 0010 23F08073 		bic	r3, r3, #16777216
 1443 0014 C2F8A430 		str	r3, [r2, #164]
 1444              		.loc 1 632 1 is_stmt 0 view .LVU380
 1445 0018 F6E7     		b	.L95
 1446              	.L99:
 1447 001a 00BF     		.align	2
 1448              	.L98:
 1449 001c 00600140 		.word	1073831936
 1450 0020 000C0244 		.word	1140984832
 1451              		.cfi_endproc
 1452              	.LFE375:
 1454              		.text
 1455              	.Letext0:
 1456              		.file 2 "/usr/lib/gcc/arm-none-eabi/10.3.1/include/stdint.h"
 1457              		.file 3 "Drivers/CMSIS/Device/ST/STM32H5xx/Include/stm32h533xx.h"
 1458              		.file 4 "Drivers/CMSIS/Device/ST/STM32H5xx/Include/stm32h5xx.h"
 1459              		.file 5 "Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_hal_def.h"
 1460              		.file 6 "Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_hal_rcc_ex.h"
 1461              		.file 7 "Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_hal_gpio.h"
 1462              		.file 8 "Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_hal_dcache.h"
 1463              		.file 9 "Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_hal_dma.h"
 1464              		.file 10 "Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_hal_dma_ex.h"
 1465              		.file 11 "Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_hal_adc.h"
 1466              		.file 12 "Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_hal_dac.h"
 1467              		.file 13 "Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_hal_xspi.h"
 1468              		.file 14 "Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_hal_rtc.h"
 1469              		.file 15 "Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_hal_spi.h"
 1470              		.file 16 "Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_usb.h"
 1471              		.file 17 "Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_hal_pcd.h"
 1472              		.file 18 "Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_hal_pwr_ex.h"
 1473              		.file 19 "Core/Inc/main.h"
 1474              		.file 20 "<built-in>"
ARM GAS  /tmp/cc008Bhi.s 			page 42


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32h5xx_hal_msp.c
     /tmp/cc008Bhi.s:18     .text.HAL_MspInit:0000000000000000 $t
     /tmp/cc008Bhi.s:27     .text.HAL_MspInit:0000000000000000 HAL_MspInit
     /tmp/cc008Bhi.s:41     .text.HAL_ADC_MspInit:0000000000000000 $t
     /tmp/cc008Bhi.s:48     .text.HAL_ADC_MspInit:0000000000000000 HAL_ADC_MspInit
     /tmp/cc008Bhi.s:175    .text.HAL_ADC_MspInit:000000000000008c $d
     /tmp/cc008Bhi.s:182    .text.HAL_ADC_MspDeInit:0000000000000000 $t
     /tmp/cc008Bhi.s:189    .text.HAL_ADC_MspDeInit:0000000000000000 HAL_ADC_MspDeInit
     /tmp/cc008Bhi.s:232    .text.HAL_ADC_MspDeInit:0000000000000024 $d
     /tmp/cc008Bhi.s:239    .text.HAL_DAC_MspInit:0000000000000000 $t
     /tmp/cc008Bhi.s:246    .text.HAL_DAC_MspInit:0000000000000000 HAL_DAC_MspInit
     /tmp/cc008Bhi.s:370    .text.HAL_DAC_MspInit:0000000000000088 $d
     /tmp/cc008Bhi.s:377    .text.HAL_DAC_MspDeInit:0000000000000000 $t
     /tmp/cc008Bhi.s:384    .text.HAL_DAC_MspDeInit:0000000000000000 HAL_DAC_MspDeInit
     /tmp/cc008Bhi.s:427    .text.HAL_DAC_MspDeInit:0000000000000024 $d
     /tmp/cc008Bhi.s:434    .text.HAL_DCACHE_MspInit:0000000000000000 $t
     /tmp/cc008Bhi.s:441    .text.HAL_DCACHE_MspInit:0000000000000000 HAL_DCACHE_MspInit
     /tmp/cc008Bhi.s:487    .text.HAL_DCACHE_MspInit:000000000000002c $d
     /tmp/cc008Bhi.s:493    .text.HAL_DCACHE_MspDeInit:0000000000000000 $t
     /tmp/cc008Bhi.s:500    .text.HAL_DCACHE_MspDeInit:0000000000000000 HAL_DCACHE_MspDeInit
     /tmp/cc008Bhi.s:529    .text.HAL_DCACHE_MspDeInit:000000000000001c $d
     /tmp/cc008Bhi.s:535    .text.HAL_XSPI_MspInit:0000000000000000 $t
     /tmp/cc008Bhi.s:542    .text.HAL_XSPI_MspInit:0000000000000000 HAL_XSPI_MspInit
     /tmp/cc008Bhi.s:731    .text.HAL_XSPI_MspInit:00000000000000c8 $d
     /tmp/cc008Bhi.s:739    .text.HAL_XSPI_MspDeInit:0000000000000000 $t
     /tmp/cc008Bhi.s:746    .text.HAL_XSPI_MspDeInit:0000000000000000 HAL_XSPI_MspDeInit
     /tmp/cc008Bhi.s:794    .text.HAL_XSPI_MspDeInit:0000000000000030 $d
     /tmp/cc008Bhi.s:802    .text.HAL_RTC_MspInit:0000000000000000 $t
     /tmp/cc008Bhi.s:809    .text.HAL_RTC_MspInit:0000000000000000 HAL_RTC_MspInit
     /tmp/cc008Bhi.s:897    .text.HAL_RTC_MspInit:0000000000000058 $d
     /tmp/cc008Bhi.s:903    .text.HAL_RTC_MspDeInit:0000000000000000 $t
     /tmp/cc008Bhi.s:910    .text.HAL_RTC_MspDeInit:0000000000000000 HAL_RTC_MspDeInit
     /tmp/cc008Bhi.s:939    .text.HAL_RTC_MspDeInit:000000000000001c $d
     /tmp/cc008Bhi.s:945    .text.HAL_SPI_MspInit:0000000000000000 $t
     /tmp/cc008Bhi.s:952    .text.HAL_SPI_MspInit:0000000000000000 HAL_SPI_MspInit
     /tmp/cc008Bhi.s:1216   .text.HAL_SPI_MspInit:000000000000012c $d
     /tmp/cc008Bhi.s:1225   .text.HAL_SPI_MspDeInit:0000000000000000 $t
     /tmp/cc008Bhi.s:1232   .text.HAL_SPI_MspDeInit:0000000000000000 HAL_SPI_MspDeInit
     /tmp/cc008Bhi.s:1300   .text.HAL_SPI_MspDeInit:0000000000000050 $d
     /tmp/cc008Bhi.s:1309   .text.HAL_PCD_MspInit:0000000000000000 $t
     /tmp/cc008Bhi.s:1316   .text.HAL_PCD_MspInit:0000000000000000 HAL_PCD_MspInit
     /tmp/cc008Bhi.s:1407   .text.HAL_PCD_MspInit:0000000000000058 $d
     /tmp/cc008Bhi.s:1413   .text.HAL_PCD_MspDeInit:0000000000000000 $t
     /tmp/cc008Bhi.s:1420   .text.HAL_PCD_MspDeInit:0000000000000000 HAL_PCD_MspDeInit
     /tmp/cc008Bhi.s:1449   .text.HAL_PCD_MspDeInit:000000000000001c $d

UNDEFINED SYMBOLS
memset
HAL_RCCEx_PeriphCLKConfig
HAL_GPIO_Init
Error_Handler
HAL_GPIO_DeInit
HAL_PWREx_EnableVddUSB
