high speed vlsi architectur discret wavelet transform indrajit chakrabarti depart electron electr communic engin indian institut technolog kharagpur india indrajit abstract paper present memori effici high throughput parallel lift base run three dimension discret wavelet transform dwt architectur dwt construct combin spatial tempor processor spatial processor appli dimension dwt frame lift base filter bank row rocessor row direct appli colum direct column processor reduc tempor memori latenc tempor processor design lift base haar wavelet filter propos architectur replac multipl pipelin shift add oper reduc cpd spatial processor work simultan adjac frame provid dwt coeffici input tempor processor tps appli dimension dwt tempor direct provid dwt coeffici clock throughput higher throughput reduc comput cycl frame enabl lower power consumpt implement propos architectur advantag reduc memori low power consumpt low latenc high throughput exist design rtl propos architectur describ verilog synthes technolog cmos standard cell librari consum power occupi area equival equival analysi mathemat journal siam wavelet generat second construct scheme lift jan system embed conf int design vlsi conf int proc transform wavelet discret architectur vlsi effici hardwar chandorkar merchant shukla darji nov process signal transact ieee frame group overlap dwt architectur effici memori meher mohanti feb technolog video system circuit transact ieee transform wavelet discret architectur effici banerje hazra das aug technolog video system circuit transact ieee transform wavelet discret multidimension architectur vlsi novel lin chen dai icassp process signal speech acoust conf int ieee proc lift base transform wavelet multidimension algorithm effici memori kasaei taghavi aug process signal transact ieee architectur transform wavelet discret dimension three bayoumi week sep technolog video system circuit transact ieee effect boundari code video transform wavelet constrain memori zhang qin aug brief express system circuit transact ieee transform wavelet discret base lift architectur scalabl effici memori jong oct process signal transact ieee dwt level 