Classic Timing Analyzer report for lab3-controller
Sat May 04 13:14:32 2019
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. tsu
  8. tco
  9. tpd
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                          ;
+------------------------------+-------+---------------+------------------------------------------------+-----------------+-----------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From            ; To              ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+-----------------+-----------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; -0.268 ns                                      ; PRST            ; inst2~_emulated ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 9.339 ns                                       ; inst2~_emulated ; A0_A            ; clk        ; --       ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 8.158 ns                                       ; Z               ; S/L_B           ; --         ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 1.062 ns                                       ; START           ; inst2~_emulated ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; inst3~_emulated ; inst2~_emulated ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;                 ;                 ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+-----------------+-----------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                     ;
+-------+------------------------------------------------+-----------------+-----------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From            ; To              ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-----------------+-----------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; inst3~_emulated ; inst2~_emulated ; clk        ; clk      ; None                        ; None                      ; 1.103 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; inst3~_emulated ; inst3~_emulated ; clk        ; clk      ; None                        ; None                      ; 1.099 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; inst2~_emulated ; inst2~_emulated ; clk        ; clk      ; None                        ; None                      ; 0.938 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; inst2~_emulated ; inst3~_emulated ; clk        ; clk      ; None                        ; None                      ; 0.936 ns                ;
+-------+------------------------------------------------+-----------------+-----------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------+
; tsu                                                                    ;
+-------+--------------+------------+-------+-----------------+----------+
; Slack ; Required tsu ; Actual tsu ; From  ; To              ; To Clock ;
+-------+--------------+------------+-------+-----------------+----------+
; N/A   ; None         ; -0.268 ns  ; PRST  ; inst2~_emulated ; clk      ;
; N/A   ; None         ; -0.272 ns  ; PRST  ; inst3~_emulated ; clk      ;
; N/A   ; None         ; -0.446 ns  ; clr   ; inst2~_emulated ; clk      ;
; N/A   ; None         ; -0.450 ns  ; clr   ; inst3~_emulated ; clk      ;
; N/A   ; None         ; -0.831 ns  ; START ; inst3~_emulated ; clk      ;
; N/A   ; None         ; -0.832 ns  ; START ; inst2~_emulated ; clk      ;
+-------+--------------+------------+-------+-----------------+----------+


+--------------------------------------------------------------------------+
; tco                                                                      ;
+-------+--------------+------------+-----------------+-------+------------+
; Slack ; Required tco ; Actual tco ; From            ; To    ; From Clock ;
+-------+--------------+------------+-----------------+-------+------------+
; N/A   ; None         ; 9.339 ns   ; inst2~_emulated ; A0_A  ; clk        ;
; N/A   ; None         ; 9.279 ns   ; inst3~_emulated ; A0_A  ; clk        ;
; N/A   ; None         ; 9.131 ns   ; inst2~_emulated ; S/L_B ; clk        ;
; N/A   ; None         ; 9.095 ns   ; inst2~_emulated ; A1_B  ; clk        ;
; N/A   ; None         ; 9.082 ns   ; inst2~_emulated ; A0_B  ; clk        ;
; N/A   ; None         ; 9.045 ns   ; inst3~_emulated ; S/L_B ; clk        ;
; N/A   ; None         ; 9.022 ns   ; inst3~_emulated ; A0_B  ; clk        ;
; N/A   ; None         ; 9.013 ns   ; inst3~_emulated ; A1_B  ; clk        ;
; N/A   ; None         ; 8.916 ns   ; inst2~_emulated ; A1_A  ; clk        ;
; N/A   ; None         ; 8.848 ns   ; inst2~_emulated ; M     ; clk        ;
; N/A   ; None         ; 8.848 ns   ; inst2~_emulated ; SF    ; clk        ;
; N/A   ; None         ; 8.830 ns   ; inst3~_emulated ; A1_A  ; clk        ;
; N/A   ; None         ; 8.790 ns   ; inst3~_emulated ; M     ; clk        ;
; N/A   ; None         ; 8.790 ns   ; inst3~_emulated ; SF    ; clk        ;
+-------+--------------+------------+-----------------+-------+------------+


+------------------------------------------------------------+
; tpd                                                        ;
+-------+-------------------+-----------------+------+-------+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To    ;
+-------+-------------------+-----------------+------+-------+
; N/A   ; None              ; 8.158 ns        ; Z    ; S/L_B ;
; N/A   ; None              ; 8.127 ns        ; Z    ; A1_B  ;
; N/A   ; None              ; 7.944 ns        ; Z    ; A1_A  ;
; N/A   ; None              ; 7.756 ns        ; PRST ; A0_A  ;
; N/A   ; None              ; 7.578 ns        ; clr  ; A0_A  ;
; N/A   ; None              ; 7.548 ns        ; PRST ; S/L_B ;
; N/A   ; None              ; 7.512 ns        ; PRST ; A1_B  ;
; N/A   ; None              ; 7.499 ns        ; PRST ; A0_B  ;
; N/A   ; None              ; 7.370 ns        ; clr  ; S/L_B ;
; N/A   ; None              ; 7.334 ns        ; clr  ; A1_B  ;
; N/A   ; None              ; 7.333 ns        ; PRST ; A1_A  ;
; N/A   ; None              ; 7.321 ns        ; clr  ; A0_B  ;
; N/A   ; None              ; 7.265 ns        ; PRST ; M     ;
; N/A   ; None              ; 7.265 ns        ; PRST ; SF    ;
; N/A   ; None              ; 7.155 ns        ; clr  ; A1_A  ;
; N/A   ; None              ; 7.087 ns        ; clr  ; M     ;
; N/A   ; None              ; 7.087 ns        ; clr  ; SF    ;
+-------+-------------------+-----------------+------+-------+


+------------------------------------------------------------------------------+
; th                                                                           ;
+---------------+-------------+-----------+-------+-----------------+----------+
; Minimum Slack ; Required th ; Actual th ; From  ; To              ; To Clock ;
+---------------+-------------+-----------+-------+-----------------+----------+
; N/A           ; None        ; 1.062 ns  ; START ; inst2~_emulated ; clk      ;
; N/A           ; None        ; 1.061 ns  ; START ; inst3~_emulated ; clk      ;
; N/A           ; None        ; 0.841 ns  ; clr   ; inst3~_emulated ; clk      ;
; N/A           ; None        ; 0.839 ns  ; clr   ; inst2~_emulated ; clk      ;
; N/A           ; None        ; 0.663 ns  ; PRST  ; inst3~_emulated ; clk      ;
; N/A           ; None        ; 0.661 ns  ; PRST  ; inst2~_emulated ; clk      ;
+---------------+-------------+-----------+-------+-----------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Sat May 04 13:14:31 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off lab3-controller -c lab3-controller --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "inst3~latch" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Info: Clock "clk" Internal fmax is restricted to 450.05 MHz between source register "inst3~_emulated" and destination register "inst2~_emulated"
    Info: fmax restricted to clock pin edge rate 2.222 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.103 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X64_Y19_N11; Fanout = 1; REG Node = 'inst3~_emulated'
            Info: 2: + IC(0.301 ns) + CELL(0.150 ns) = 0.451 ns; Loc. = LCCOMB_X64_Y19_N4; Fanout = 7; COMB Node = 'inst3~head_lut'
            Info: 3: + IC(0.293 ns) + CELL(0.275 ns) = 1.019 ns; Loc. = LCCOMB_X64_Y19_N30; Fanout = 1; COMB Node = 'inst2~data_lut'
            Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 1.103 ns; Loc. = LCFF_X64_Y19_N31; Fanout = 1; REG Node = 'inst2~_emulated'
            Info: Total cell delay = 0.509 ns ( 46.15 % )
            Info: Total interconnect delay = 0.594 ns ( 53.85 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "clk" to destination register is 2.723 ns
                Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 2; CLK Node = 'clk'
                Info: 2: + IC(1.324 ns) + CELL(0.537 ns) = 2.723 ns; Loc. = LCFF_X64_Y19_N31; Fanout = 1; REG Node = 'inst2~_emulated'
                Info: Total cell delay = 1.399 ns ( 51.38 % )
                Info: Total interconnect delay = 1.324 ns ( 48.62 % )
            Info: - Longest clock path from clock "clk" to source register is 2.723 ns
                Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 2; CLK Node = 'clk'
                Info: 2: + IC(1.324 ns) + CELL(0.537 ns) = 2.723 ns; Loc. = LCFF_X64_Y19_N11; Fanout = 1; REG Node = 'inst3~_emulated'
                Info: Total cell delay = 1.399 ns ( 51.38 % )
                Info: Total interconnect delay = 1.324 ns ( 48.62 % )
        Info: + Micro clock to output delay of source is 0.250 ns
        Info: + Micro setup delay of destination is -0.036 ns
Info: tsu for register "inst2~_emulated" (data pin = "PRST", clock pin = "clk") is -0.268 ns
    Info: + Longest pin to register delay is 2.491 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N26; Fanout = 4; PIN Node = 'PRST'
        Info: 2: + IC(0.403 ns) + CELL(0.437 ns) = 1.839 ns; Loc. = LCCOMB_X64_Y19_N4; Fanout = 7; COMB Node = 'inst3~head_lut'
        Info: 3: + IC(0.293 ns) + CELL(0.275 ns) = 2.407 ns; Loc. = LCCOMB_X64_Y19_N30; Fanout = 1; COMB Node = 'inst2~data_lut'
        Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 2.491 ns; Loc. = LCFF_X64_Y19_N31; Fanout = 1; REG Node = 'inst2~_emulated'
        Info: Total cell delay = 1.795 ns ( 72.06 % )
        Info: Total interconnect delay = 0.696 ns ( 27.94 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "clk" to destination register is 2.723 ns
        Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 2; CLK Node = 'clk'
        Info: 2: + IC(1.324 ns) + CELL(0.537 ns) = 2.723 ns; Loc. = LCFF_X64_Y19_N31; Fanout = 1; REG Node = 'inst2~_emulated'
        Info: Total cell delay = 1.399 ns ( 51.38 % )
        Info: Total interconnect delay = 1.324 ns ( 48.62 % )
Info: tco from clock "clk" to destination pin "A0_A" through register "inst2~_emulated" is 9.339 ns
    Info: + Longest clock path from clock "clk" to source register is 2.723 ns
        Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 2; CLK Node = 'clk'
        Info: 2: + IC(1.324 ns) + CELL(0.537 ns) = 2.723 ns; Loc. = LCFF_X64_Y19_N31; Fanout = 1; REG Node = 'inst2~_emulated'
        Info: Total cell delay = 1.399 ns ( 51.38 % )
        Info: Total interconnect delay = 1.324 ns ( 48.62 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 6.366 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X64_Y19_N31; Fanout = 1; REG Node = 'inst2~_emulated'
        Info: 2: + IC(0.299 ns) + CELL(0.150 ns) = 0.449 ns; Loc. = LCCOMB_X64_Y19_N0; Fanout = 7; COMB Node = 'inst2~head_lut'
        Info: 3: + IC(0.500 ns) + CELL(0.275 ns) = 1.224 ns; Loc. = LCCOMB_X64_Y19_N24; Fanout = 2; COMB Node = 'dec2:inst|inst1~0'
        Info: 4: + IC(2.324 ns) + CELL(2.818 ns) = 6.366 ns; Loc. = PIN_AE23; Fanout = 0; PIN Node = 'A0_A'
        Info: Total cell delay = 3.243 ns ( 50.94 % )
        Info: Total interconnect delay = 3.123 ns ( 49.06 % )
Info: Longest tpd from source pin "Z" to destination pin "S/L_B" is 8.158 ns
    Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_AE14; Fanout = 3; PIN Node = 'Z'
    Info: 2: + IC(2.075 ns) + CELL(0.150 ns) = 3.224 ns; Loc. = LCCOMB_X64_Y19_N22; Fanout = 1; COMB Node = 'inst19'
    Info: 3: + IC(2.126 ns) + CELL(2.808 ns) = 8.158 ns; Loc. = PIN_AD22; Fanout = 0; PIN Node = 'S/L_B'
    Info: Total cell delay = 3.957 ns ( 48.50 % )
    Info: Total interconnect delay = 4.201 ns ( 51.50 % )
Info: th for register "inst2~_emulated" (data pin = "START", clock pin = "clk") is 1.062 ns
    Info: + Longest clock path from clock "clk" to destination register is 2.723 ns
        Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 2; CLK Node = 'clk'
        Info: 2: + IC(1.324 ns) + CELL(0.537 ns) = 2.723 ns; Loc. = LCFF_X64_Y19_N31; Fanout = 1; REG Node = 'inst2~_emulated'
        Info: Total cell delay = 1.399 ns ( 51.38 % )
        Info: Total interconnect delay = 1.324 ns ( 48.62 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 1.927 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P25; Fanout = 2; PIN Node = 'START'
        Info: 2: + IC(0.406 ns) + CELL(0.438 ns) = 1.843 ns; Loc. = LCCOMB_X64_Y19_N30; Fanout = 1; COMB Node = 'inst2~data_lut'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 1.927 ns; Loc. = LCFF_X64_Y19_N31; Fanout = 1; REG Node = 'inst2~_emulated'
        Info: Total cell delay = 1.521 ns ( 78.93 % )
        Info: Total interconnect delay = 0.406 ns ( 21.07 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 213 megabytes
    Info: Processing ended: Sat May 04 13:14:32 2019
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


