$date
	Mon Jun 27 02:02:43 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module BCD_tb $end
$scope module BCD_tb $end
$var wire 4 ! Din [3:0] $end
$var wire 1 " Load $end
$var wire 1 # clk $end
$var wire 1 $ rst_syn $end
$var reg 4 % Q [3:0] $end
$var reg 8 & Q_out [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx &
bx %
0$
0#
0"
b101 !
$end
#5000
b11000000 &
b0 %
1#
#10000
0#
1$
#15000
b11111001 &
b1 %
1#
#20000
0#
#25000
b10100100 &
b10 %
1#
#30000
0#
#35000
b10110000 &
b11 %
1#
#40000
0#
#45000
b10011001 &
b100 %
1#
#50000
0#
#55000
b10010010 &
b101 %
1#
#60000
0#
#65000
b10000010 &
b110 %
1#
#70000
0#
#75000
b11111000 &
b111 %
1#
#80000
0#
#85000
b10000000 &
b1000 %
1#
#90000
0#
#95000
b10010000 &
b1001 %
1#
#100000
0#
#105000
b11000000 &
b0 %
1#
#110000
0#
#115000
b11111001 &
b1 %
1#
#120000
0#
#125000
b10100100 &
b10 %
1#
#130000
0#
#135000
b10110000 &
b11 %
1#
#140000
0#
#145000
b10011001 &
b100 %
1#
#150000
0#
#155000
b10010010 &
b101 %
1#
#160000
0#
0$
#165000
b11000000 &
b0 %
1#
#170000
0#
1$
#175000
b11111001 &
b1 %
1#
#180000
0#
#185000
b10100100 &
b10 %
1#
#190000
0#
1"
#195000
b10010010 &
b101 %
1#
#200000
0#
0"
#205000
b10000010 &
b110 %
1#
#210000
0#
#215000
b11111000 &
b111 %
1#
#220000
0#
#225000
b10000000 &
b1000 %
1#
#230000
0#
#235000
b10010000 &
b1001 %
1#
#240000
0#
#245000
b11000000 &
b0 %
1#
#250000
0#
#255000
b11111001 &
b1 %
1#
#260000
0#
#265000
b10100100 &
b10 %
1#
#270000
0#
#275000
b10110000 &
b11 %
1#
#280000
0#
#285000
b10011001 &
b100 %
1#
#290000
0#
#295000
b10010010 &
b101 %
1#
#300000
0#
