$date
	Sun Jul 21 20:43:10 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module pipo_tb $end
$var wire 4 ! Q [3:0] $end
$var reg 1 " CLK $end
$var reg 8 # D_IN [7:0] $end
$var reg 1 $ LOAD $end
$scope module uut_1 $end
$var wire 1 " clk $end
$var wire 8 % d_in [7:0] $end
$var wire 1 $ load $end
$var reg 8 & d [7:0] $end
$var reg 4 ' q [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx '
b0 &
b11010000 %
1$
b11010000 #
0"
bx !
$end
#2
b1000 !
b1000 '
b1101000 &
1"
#4
0"
#5
0$
#6
b100 !
b100 '
b110100 &
1"
#8
0"
#10
b1010 !
b1010 '
b11010 &
1"
#12
0"
#14
b1101 !
b1101 '
b1101 &
1"
#16
0"
#18
b110 !
b110 '
b110 &
1"
#20
0"
#22
b11 !
b11 '
b11 &
1"
#24
0"
#26
b1 !
b1 '
b1 &
1"
#28
0"
#30
b0 !
b0 '
b0 &
1"
#32
0"
#34
1"
#36
0"
#38
1"
#40
0"
