
Cadence Innovus(TM) Implementation System.
Copyright 2020 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v20.10-p004_1, built Thu May 7 20:02:41 PDT 2020
Options:	
Date:		Tue Oct  4 21:16:57 2022
Host:		ic51 (x86_64 w/Linux 3.10.0-1160.25.1.el7.x86_64) (16cores*64cpus*Intel(R) Xeon(R) Gold 6226R CPU @ 2.90GHz 22528KB)
OS:		CentOS Linux release 7.9.2009 (Core)

License:
		invs	Innovus Implementation System	20.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
**WARN: (IMPOPT-801):	Genus executable not found in PATH. Install Genus, add the path to the genus executable in the PATH variable and rerun Innovus.
Change the soft stacksize limit to 0.2%RAM (256 mbytes). Set global soft_stack_size_limit to change the value.

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> win
<CMD> setMultiCpuUsage -localCpu 8 -cpuPerRemoteHost 1 -remoteHost 0 -keepLicense true
Setting releaseMultiCpuLicenseMode to false.
<CMD> setDistributeHost -local
The timeout for a remote job to respond is 3600 seconds.
Submit command for task runs will be: local
<CMD> setMultiCpuUsage -localCpu 8 -cpuPerRemoteHost 1 -remoteHost 0 -keepLicense true
Setting releaseMultiCpuLicenseMode to false.
<CMD> setDistributeHost -local
The timeout for a remote job to respond is 3600 seconds.
Submit command for task runs will be: local
<CMD> setDesignMode -process 45
##  Process: 45            (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 45nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
<CMD> set init_gnd_net VSS
<CMD> set init_lef_file NangateOpenCellLibrary.lef
<CMD> set init_design_settop 0
<CMD> set init_verilog AES_1.v
<CMD> set init_mmmc_file mmmc.view
<CMD> set init_pwr_net VDD
<CMD> init_design
#% Begin Load MMMC data ... (date=10/04 21:36:59, mem=518.2M)
#% End Load MMMC data ... (date=10/04 21:36:59, total cpu=0:00:00.0, real=0:00:00.0, peak res=518.4M, current mem=518.4M)
generic_rc_corner

Loading LEF file NangateOpenCellLibrary.lef ...
Set DBUPerIGU to M2 pitch 380.

viaInitial starts at Tue Oct  4 21:36:59 2022
viaInitial ends at Tue Oct  4 21:36:59 2022

##  Check design process and node:  
##  Design tech node is not set.

Loading view definition file from mmmc.view
Starting library reading in 'Multi-threaded flow' (with '8' threads)
Reading generic_library_set timing library /users/course/2022F/PDA13400000/g111062625/HW1/NangateOpenCellLibrary.lib.
Read 134 cells in library NangateOpenCellLibrary.
Library reading multithread flow ended.
*** End library_loading (cpu=0.06min, real=0.02min, mem=40.0M, fe_cpu=2.56min, fe_real=20.05min, fe_mem=713.4M) ***
#% Begin Load netlist data ... (date=10/04 21:37:00, mem=536.8M)
*** Begin netlist parsing (mem=713.4M) ***
Created 134 new cells from 1 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist 'AES_1.v'

*** Memory Usage v#1 (Current mem = 714.434M, initial mem = 268.254M) ***
*** End netlist parsing (cpu=0:00:00.1, real=0:00:00.0, mem=714.4M) ***
#% End Load netlist data ... (date=10/04 21:37:00, total cpu=0:00:00.1, real=0:00:00.0, peak res=546.7M, current mem=546.7M)
Top level cell is aes.
Hooked 134 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell aes ...
*** Netlist is unique.
** info: there are 135 modules.
** info: there are 16509 stdCell insts.

*** Memory Usage v#1 (Current mem = 737.848M, initial mem = 268.254M) ***
Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
Extraction setup Started 
Initializing multi-corner RC extraction with 1 active RC Corners ...
**WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M1 and M2 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M2 and M3 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M3 and M4 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M4 and M5 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M5 and M6 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M6 and M7 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M7 and M8 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M8 and M9 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M9 and M10 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.38 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.25 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.25 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.21 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.21 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.21 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M7 is not defined in the cap table. Therefore, the LEF value 0.075 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M8 is not defined in the cap table. Therefore, the LEF value 0.075 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M9 is not defined in the cap table. Therefore, the LEF value 0.03 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M10 is not defined in the cap table. Therefore, the LEF value 0.03 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
Summary of Active RC-Corners : 
 
 Analysis View: generic_view
    RC-Corner Name        : generic_rc_corner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
*Info: initialize multi-corner CTS.
Reading timing constraints file 'design.sdc' ...
Current (total cpu=0:02:35, real=0:20:04, peak res=740.9M, current mem=740.9M)
aes
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=760.1M, current mem=760.1M)
Current (total cpu=0:02:35, real=0:20:04, peak res=760.1M, current mem=760.1M)
Total number of combinational cells: 99
Total number of sequential cells: 29
Total number of tristate cells: 6
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUF_X1 BUF_X2 BUF_X4 BUF_X8 BUF_X16 BUF_X32 CLKBUF_X1 CLKBUF_X2 CLKBUF_X3
Total number of usable buffers: 9
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32
Total number of usable inverters: 6
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-2766         10  The sheet resistance for layer %s is not...
WARNING   IMPEXT-2773         10  The via resistance between layers %s and...
*** Message Summary: 20 warning(s), 0 error(s)

<CMD> fit
<CMD> zoomOut
<CMD> fit
<CMD> saveDesign setup
#% Begin save design ... (date=10/04 21:37:52, mem=811.1M)
% Begin Save ccopt configuration ... (date=10/04 21:37:52, mem=814.2M)
% End Save ccopt configuration ... (date=10/04 21:37:52, total cpu=0:00:00.0, real=0:00:00.0, peak res=814.9M, current mem=814.9M)
% Begin Save netlist data ... (date=10/04 21:37:52, mem=815.0M)
Writing Binary DB to setup.dat/vbin/aes.v.bin in multi-threaded mode...
% End Save netlist data ... (date=10/04 21:37:52, total cpu=0:00:00.1, real=0:00:00.0, peak res=823.4M, current mem=818.6M)
Saving symbol-table file in separate thread ...
Saving congestion map file in separate thread ...
Saving congestion map file setup.dat/aes.route.congmap.gz ...
% Begin Save AAE data ... (date=10/04 21:37:52, mem=819.9M)
Saving AAE Data ...
% End Save AAE data ... (date=10/04 21:37:52, total cpu=0:00:00.0, real=0:00:00.0, peak res=819.9M, current mem=819.9M)
Saving preference file setup.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving special route data file in separate thread ...
Saving PG Conn data in separate thread ...
Saving placement file in separate thread ...
Saving route file in separate thread ...
Saving property file in separate thread ...
** Saving stdCellPlacement_binary (version# 2) ...
Saving property file setup.dat/aes.prop
TAT_INFO: ::saveSpecialRoute REAL = 1 : CPU = 0 : MEM = 0.
TAT_INFO: savePGConnFile REAL = 0 : CPU = 0 : MEM = 0.
Save Adaptive View Pruning View Names to Binary file
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1103.3M) ***
TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
*** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=1103.3M) ***
TAT_INFO: ::saveRoute REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
% Begin Save power constraints data ... (date=10/04 21:37:53, mem=830.1M)
% End Save power constraints data ... (date=10/04 21:37:53, total cpu=0:00:00.0, real=0:00:00.0, peak res=830.2M, current mem=830.2M)
generic_rc_corner
Generated self-contained design setup.dat
#% End save design ... (date=10/04 21:37:56, total cpu=0:00:03.4, real=0:00:04.0, peak res=857.2M, current mem=833.2M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> getIoFlowFlag
<CMD> setIoFlowFlag 0
<CMD> floorPlan -coreMarginsBy die -site FreePDK45_38x28_10R_NP_162NW_34O -r 1.0 0.7 4.0 4.0 4.0 4.0
Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
<CMD> setEndCapMode -reset
<CMD> setEndCapMode -boundary_tap false
<CMD> setNanoRouteMode -quiet -droutePostRouteSpreadWire 1
<CMD> setNanoRouteMode -quiet -timingEngine {}
<CMD> setUsefulSkewMode -maxSkew false -noBoundary false -useCells {CLKBUF_X3 CLKBUF_X2 CLKBUF_X1 BUF_X32 BUF_X16 BUF_X8 BUF_X4 BUF_X2 BUF_X1 INV_X32 INV_X16 INV_X8 INV_X4 INV_X2 INV_X1} -maxAllowedDelay 1
<CMD> setPlaceMode -reset
<CMD> setPlaceMode -congEffort auto -timingDriven 1 -clkGateAware 1 -powerDriven 0 -ignoreScan 1 -reorderScan 1 -ignoreSpare 0 -placeIOPins 1 -moduleAwareSpare 0 -preserveRouting 1 -rmAffectedRouting 0 -checkRoute 0 -swapEEQ 0
<CMD> setPlaceMode -fp false
<CMD> place_design
*** Starting placeDesign default flow ***
*** Start deleteBufferTree ***
Multithreaded Timing Analysis is initialized with 8 threads

Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist
AAE DB initialization (MEM=1286.52 CPU=0:00:00.0 REAL=0:00:00.0) 
siFlow : Timing analysis mode is single, using late cdB files

*summary: 891 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:01.5) ***
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.195933 path_group
#################################################################################
# Design Stage: PreRoute
# Design Name: aes
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (8 T). (MEM=1326.03)
Total number of fetched objects 18702
End delay calculation. (MEM=1840.24 CPU=0:00:03.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1690.39 CPU=0:00:04.0 REAL=0:00:01.0)
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
**INFO: Pre-place timing setting for timing analysis already disabled
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
Extracting macro/IO cell pins and blockage ...... 
Pin and blockage extraction finished
*** Starting "NanoPlace(TM) placement v#2 (mem=1675.9M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:00.4 mem=1740.0M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:00.4 mem=1740.0M) ***
No user-set net weight.
Net fanout histogram:
2		: 9083 (56.6%) nets
3		: 3849 (24.0%) nets
4     -	14	: 2883 (18.0%) nets
15    -	39	: 135 (0.8%) nets
40    -	79	: 59 (0.4%) nets
80    -	159	: 40 (0.2%) nets
160   -	319	: 5 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 1 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
**WARN: (IMPSP-9042):	Scan chains were not defined, -place_global_ignore_scan option will be ignored.
Define the scan chains before using this option.
Type 'man IMPSP-9042' for more detail.
#std cell=15670 (0 fixed + 15670 movable) #buf cell=48 #inv cell=1658 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=16055 #term=63071 #term/net=3.93, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=76
stdCell: 15670 single + 0 double + 0 multi
Total standard cell length = 24.7365 (mm), area = 0.0346 (mm^2)
Estimated cell power/ground rail width = 0.175 um
Average module density = 0.680.
Density for the design = 0.680.
       = stdcell_area 130192 sites (34631 um^2) / alloc_area 191429 sites (50920 um^2).
Pin Density = 0.3295.
            = total # of pins 63071 / total area 191429.
Enabling multi-CPU acceleration with 8 CPU(s) for placement
=== lastAutoLevel = 9 
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 9.763e-09 (1.25e-09 8.52e-09)
              Est.  stn bbox = 1.032e-08 (1.36e-09 8.95e-09)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1699.8M
Iteration  2: Total net bbox = 9.763e-09 (1.25e-09 8.52e-09)
              Est.  stn bbox = 1.032e-08 (1.36e-09 8.95e-09)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1699.8M
Iteration  3: Total net bbox = 2.958e+03 (1.41e+03 1.55e+03)
              Est.  stn bbox = 3.979e+03 (1.87e+03 2.11e+03)
              cpu = 0:00:01.8 real = 0:00:01.0 mem = 1952.2M
Active setup views:
    generic_view
Iteration  4: Total net bbox = 1.505e+05 (8.21e+04 6.85e+04)
              Est.  stn bbox = 2.000e+05 (1.11e+05 8.86e+04)
              cpu = 0:00:06.7 real = 0:00:01.0 mem = 1952.2M
Iteration  5: Total net bbox = 1.618e+05 (8.14e+04 8.03e+04)
              Est.  stn bbox = 2.199e+05 (1.15e+05 1.05e+05)
              cpu = 0:00:06.6 real = 0:00:02.0 mem = 1952.2M
Iteration  6: Total net bbox = 1.910e+05 (9.98e+04 9.12e+04)
              Est.  stn bbox = 2.570e+05 (1.39e+05 1.18e+05)
              cpu = 0:00:09.3 real = 0:00:01.0 mem = 2083.2M
Iteration  7: Total net bbox = 2.019e+05 (1.08e+05 9.39e+04)
              Est.  stn bbox = 2.692e+05 (1.48e+05 1.21e+05)
              cpu = 0:00:00.6 real = 0:00:00.0 mem = 1882.1M
Iteration  8: Total net bbox = 2.019e+05 (1.08e+05 9.39e+04)
              Est.  stn bbox = 2.692e+05 (1.48e+05 1.21e+05)
              cpu = 0:00:06.3 real = 0:00:04.0 mem = 1866.6M
Iteration  9: Total net bbox = 2.173e+05 (1.15e+05 1.02e+05)
              Est.  stn bbox = 2.891e+05 (1.58e+05 1.31e+05)
              cpu = 0:00:13.0 real = 0:00:02.0 mem = 1898.6M
Iteration 10: Total net bbox = 2.173e+05 (1.15e+05 1.02e+05)
              Est.  stn bbox = 2.891e+05 (1.58e+05 1.31e+05)
              cpu = 0:00:06.7 real = 0:00:04.0 mem = 1866.6M
Iteration 11: Total net bbox = 2.206e+05 (1.13e+05 1.07e+05)
              Est.  stn bbox = 2.913e+05 (1.55e+05 1.36e+05)
              cpu = 0:00:04.3 real = 0:00:00.0 mem = 2109.7M
Iteration 12: Total net bbox = 2.269e+05 (1.19e+05 1.08e+05)
              Est.  stn bbox = 2.979e+05 (1.61e+05 1.37e+05)
              cpu = 0:00:32.2 real = 0:00:07.0 mem = 1885.6M
Iteration 13: Total net bbox = 2.269e+05 (1.19e+05 1.08e+05)
              Est.  stn bbox = 2.979e+05 (1.61e+05 1.37e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1885.6M
Iteration 14: Total net bbox = 2.269e+05 (1.19e+05 1.08e+05)
              Est.  stn bbox = 2.979e+05 (1.61e+05 1.37e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1885.6M
*** cost = 2.269e+05 (1.19e+05 1.08e+05) (cpu for global=0:01:25) real=0:00:24.0***
Placement multithread real runtime: 0:00:24.0 with 8 threads.
Info: 48 clock gating cells identified, 0 (on average) moved 0/5
Solver runtime cpu: 0:01:07 real: 0:00:12.6
Core Placement runtime cpu: 0:01:10 real: 0:00:16.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:04:46 mem=1885.6M) ***
Total net bbox length = 2.268e+05 (1.187e+05 1.082e+05) (ext = 4.237e+03)
Move report: Detail placement moves 15670 insts, mean move: 0.98 um, max move: 23.61 um
	Max move on inst (FE_OCPC1805_n_4246): (29.48, 36.81) --> (31.54, 15.26)
	Runtime: CPU: 0:00:03.0 REAL: 0:00:01.0 MEM: 1885.6MB
Summary Report:
Instances move: 15670 (out of 15670 movable)
Instances flipped: 0
Mean displacement: 0.98 um
Max displacement: 23.61 um (Instance: FE_OCPC1805_n_4246) (29.4815, 36.809) -> (31.54, 15.26)
	Length: 9 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: INV_X8
Total net bbox length = 2.232e+05 (1.144e+05 1.088e+05) (ext = 4.227e+03)
Runtime: CPU: 0:00:03.0 REAL: 0:00:01.0 MEM: 1885.6MB
*** Finished refinePlace (0:04:49 mem=1885.6M) ***
*** End of Placement (cpu=0:01:31, real=0:00:26.0, mem=1885.6M) ***
default core: bins with density > 0.750 = 19.72 % ( 57 / 289 )
Density distribution unevenness ratio = 5.842%
*** Free Virtual Timing Model ...(mem=1885.6M)
Starting IO pin assignment...
The design is not routed. Using placement based method for pin assignment.
Completed IO pin assignment.
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.195933 path_group
#################################################################################
# Design Stage: PreRoute
# Design Name: aes
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (8 T). (MEM=1885.19)
Total number of fetched objects 18702
End delay calculation. (MEM=2193.97 CPU=0:00:02.8 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2193.97 CPU=0:00:03.3 REAL=0:00:01.0)
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
Collecting buffer chain nets ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2179.50 MB )
[NR-eGR] Read 0 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2179.50 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 0
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=16055  numIgnoredNets=0
[NR-eGR] There are 49 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 16055 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 16055 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.924684e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (3)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)        32( 0.12%)         0( 0.00%)   ( 0.12%) 
[NR-eGR]  metal3  (3)         2( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  metal4  (4)        20( 0.07%)         1( 0.00%)   ( 0.08%) 
[NR-eGR]  metal5  (5)         2( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  metal6  (6)         2( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  metal7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total               58( 0.02%)         1( 0.00%)   ( 0.02%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.71 seconds, mem = 1823.5M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Started Export DB wires ( Curr Mem: 1823.52 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 1823.52 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 1825.52 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 1825.52 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1825.52 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 1825.52 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 62995
[NR-eGR] metal2  (2V) length: 6.753219e+04um, number of vias: 81796
[NR-eGR] metal3  (3H) length: 1.180610e+05um, number of vias: 31823
[NR-eGR] metal4  (4V) length: 5.197754e+04um, number of vias: 5859
[NR-eGR] metal5  (5H) length: 2.796362e+04um, number of vias: 4863
[NR-eGR] metal6  (6V) length: 3.647255e+04um, number of vias: 482
[NR-eGR] metal7  (7H) length: 4.010220e+03um, number of vias: 203
[NR-eGR] metal8  (8V) length: 2.814165e+03um, number of vias: 0
[NR-eGR] metal9  (9H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 3.088313e+05um, number of vias: 188021
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 1.278300e+04um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.72 seconds, mem = 1826.5M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:01.5, real=0:00:01.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 1:44, real = 0: 0:33, mem = 1823.5M **
Tdgp not successfully inited but do clear! skip clearing

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
*** Message Summary: 4 warning(s), 0 error(s)

<CMD> setLayerPreference node_route -isVisible 0
<CMD> setLayerPreference node_route -isVisible 1
<CMD> setLayerPreference node_route -isVisible 0
<CMD> zoomIn
<CMD> zoomIn
<CMD> zoomIn
<CMD> zoomOut
<CMD> zoomOut
<CMD> zoomIn
<CMD> gui_select -rect {117.85600 117.00700 117.81450 123.11150}
<CMD> gui_select -rect {113.40150 120.63650 125.36250 113.13000}
<CMD> deselectAll
<CMD> gui_select -rect {118.63950 121.17300 120.78450 120.26550}
<CMD> deselectAll
<CMD> zoomBox 117.64950 120.01800 120.33050 122.86400
<CMD> zoomBox 119.28000 121.96750 118.78250 122.11550
<CMD> fit
<CMD> gui_select -rect {105.81300 163.53150 146.27400 140.88800}
<CMD> deselectAll
<CMD> selectInst g58524
<CMD> deselectAll
<CMD> selectInst {core_keymem_key_mem_reg[5][107]}
<CMD> deselectAll
<CMD> selectInst core_keymem_g151667
<CMD> zoomIn
<CMD> zoomIn
<CMD> deselectAll
<CMD> selectInst {core_keymem_key_mem_reg[7][89]}
<CMD> deselectAll
<CMD> selectInst {core_keymem_key_mem_reg[5][89]}
<CMD> deselectAll
<CMD> selectInst {core_keymem_key_mem_reg[13][89]}
<CMD> fit
<CMD> setLayerPreference node_route -isVisible 1
<CMD> setLayerPreference node_net -isVisible 0
<CMD> setLayerPreference clock -isVisible 1
<CMD> clearGlobalNets
<CMD> globalNetConnect VDD -type pgpin -pin VDD -instanceBasename *
<CMD> globalNetConnect VSS -type pgpin -pin VSS -instanceBasename *
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer metal10 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
The ring targets are set to core/block ring wires.
addRing command will consider rows while creating rings.
addRing command will disallow rings to go over rows.
addRing command will ignore shorts while creating rings.
<CMD> addRing -nets VDD -type core_rings -follow core -layer {top metal7 bottom metal7 left metal6 right metal6} -width {top 0.6 bottom 0.6 left 0.6 right 0.6} -spacing {top 0.5 bottom 0.5 left 0.5 right 0.5} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None

Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1850.2M)
Ring generation is complete.
vias are now being generated.
addRing created 4 wires.
ViaGen created 4 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| metal6 |        2       |       NA       |
|  via6  |        4       |        0       |
| metal7 |        2       |       NA       |
+--------+----------------+----------------+
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer metal10 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
addStripe will allow jog to connect padcore ring and block ring.

Stripes will stop at the boundary of the specified area.
When breaking rings, the power planner will consider the existence of blocks.
Stripes will not extend to closest target.
The power planner will set stripe antenna targets to none (no trimming allowed).
Stripes will not be created over regions without power planning wires.
The entire stripe set will break at the domain if one of the nets is not in the domain.
addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
Offset for stripe breaking is set to 0.
<CMD> addStripe -nets VDD -layer metal6 -direction vertical -width 0.4 -spacing 0.5 -set_to_set_distance 5 -start_from left -start_offset 0.5 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit metal10 -padcore_ring_bottom_layer_limit metal1 -block_ring_top_layer_limit metal10 -block_ring_bottom_layer_limit metal1 -use_wire_group 0 -snap_wire_center_to_grid None

Initialize fgc environment(mem: 1870.1M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1870.1M)
**WARN: (IMPPP-133):	The block boundary of instance 'FE_DBTC51_core_keymem_n_109273' was increased to (41.990002 106.260002) (42.369999 107.745003) because cell geometry (42.099998 107.574997) (42.369999 107.745003) was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'FE_DBTC49_core_keymem_n_110849' was increased to (173.850006 195.860001) (174.229996 197.345001) because cell geometry (173.850006 197.175003) (174.119995 197.345001) was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'FE_DBTC47_core_dec_block_n_1131' was increased to (81.510002 33.459999) (81.889999 34.945000) because cell geometry (81.510002 34.775002) (81.779999 34.945000) was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'FE_DBTC46_core_keymem_n_109263' was increased to (193.039993 106.260002) (193.419998 107.745003) because cell geometry (193.149994 107.574997) (193.419998 107.745003) was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'FE_DBTC40_core_new_sboxw_11' was increased to (45.220001 156.660004) (45.599998 158.145004) because cell geometry (45.330002 157.975006) (45.599998 158.145004) was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'FE_DBTC39_core_dec_block_n_3878' was increased to (95.000000 41.860001) (95.379997 43.345001) because cell geometry (95.000000 43.174999) (95.269997 43.345001) was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'FE_DBTC38_core_dec_block_n_541' was increased to (87.779999 44.660000) (88.160004 46.145000) because cell geometry (87.889999 45.974998) (88.160004 46.145000) was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'FE_DBTC36_core_keymem_n_110790' was increased to (128.630005 193.059998) (129.009995 194.544998) because cell geometry (128.740005 194.375000) (129.009995 194.544998) was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'FE_DBTC33_core_dec_block_n_415' was increased to (128.820007 44.660000) (129.199997 46.145000) because cell geometry (128.929993 45.974998) (129.199997 46.145000) was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'FE_DBTC30_n_4252' was increased to (202.539993 72.660004) (202.919998 74.144997) because cell geometry (202.539993 73.974998) (202.809998 74.144997) was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'FE_DBTC28_core_dec_block_n_436' was increased to (127.300003 55.860001) (127.680000 57.345001) because cell geometry (127.300003 57.174999) (127.570000 57.345001) was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'FE_DBTC26_core_dec_block_n_801' was increased to (165.490005 39.060001) (165.869995 40.544998) because cell geometry (165.600006 40.375000) (165.869995 40.544998) was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'FE_DBTC25_n_4148' was increased to (192.089996 47.459999) (192.470001 48.945000) because cell geometry (192.089996 48.775002) (192.360001 48.945000) was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'FE_DBTC5_core_new_sboxw_4' was increased to (147.820007 106.260002) (148.199997 107.745003) because cell geometry (147.929993 107.574997) (148.199997 107.745003) was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'FE_DBTC2_core_keymem_n_113821' was increased to (181.449997 181.860001) (182.020004 183.345001) because cell geometry (181.589996 183.175003) (181.895004 183.345001) was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'FE_RC_1744_0' was increased to (154.470001 36.259998) (155.039993 37.744999) because cell geometry (154.610001 37.575001) (154.914993 37.744999) was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'FE_RC_1736_0' was increased to (223.059998 148.259995) (224.009995 149.744995) because cell geometry (223.369995 149.574997) (224.009995 149.744995) was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'FE_RC_1735_0' was increased to (194.750000 67.059998) (195.699997 68.544998) because cell geometry (194.899994 68.375000) (195.395004 68.544998) was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'FE_RC_1734_0' was increased to (156.750000 27.860001) (157.320007 29.344999) because cell geometry (156.875000 29.174999) (157.179993 29.344999) was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'FE_RC_1730_0' was increased to (113.050003 27.860001) (114.379997 29.344999) because cell geometry (113.535004 29.174999) (114.224998 29.344999) was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (EMS-27):	Message (IMPPP-133) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Loading cell geometries (cpu: 0:00:00.3, real: 0:00:00.0, peak mem: 1872.1M)
Loading wires (cpu: 0:00:00.1, real: 0:00:00.0, peak mem: 1893.1M)
Loading via instances (cpu: 0:00:00.1, real: 0:00:00.0, peak mem: 1902.1M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
**WARN: (IMPPP-4055):	The run time of addStripe will degrade with multiple cpu setting according to the number of stripe sets, ignore the setting of setMultiCpuUsage in addStripe.
Type 'man IMPPP-4055' for more detail.
Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1913.1M)
Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1913.1M)
Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1913.1M)
Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1913.1M)
Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1913.1M)
Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1913.1M)
Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1913.1M)
Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1913.1M)
Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1913.1M)
Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1913.1M)
Stripe generation is complete.
vias are now being generated.
addStripe created 46 wires.
ViaGen created 92 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| metal6 |       46       |       NA       |
|  via6  |       92       |        0       |
+--------+----------------+----------------+
<CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer metal10 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
addStripe will allow jog to connect padcore ring and block ring.

Stripes will stop at the boundary of the specified area.
When breaking rings, the power planner will consider the existence of blocks.
Stripes will not extend to closest target.
The power planner will set stripe antenna targets to none (no trimming allowed).
Stripes will not be created over regions without power planning wires.
The entire stripe set will break at the domain if one of the nets is not in the domain.
addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
Offset for stripe breaking is set to 0.
<CMD> addStripe -nets VDD -layer metal7 -direction horizontal -width 0.4 -spacing 0.5 -set_to_set_distance 5 -start_from bottom -start_offset 0.5 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit metal10 -padcore_ring_bottom_layer_limit metal1 -block_ring_top_layer_limit metal10 -block_ring_bottom_layer_limit metal1 -use_wire_group 0 -snap_wire_center_to_grid None

Initialize fgc environment(mem: 1913.1M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1913.1M)
**WARN: (IMPPP-133):	The block boundary of instance 'FE_DBTC51_core_keymem_n_109273' was increased to (41.990002 106.260002) (42.369999 107.745003) because cell geometry (42.099998 107.574997) (42.369999 107.745003) was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'FE_DBTC49_core_keymem_n_110849' was increased to (173.850006 195.860001) (174.229996 197.345001) because cell geometry (173.850006 197.175003) (174.119995 197.345001) was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'FE_DBTC47_core_dec_block_n_1131' was increased to (81.510002 33.459999) (81.889999 34.945000) because cell geometry (81.510002 34.775002) (81.779999 34.945000) was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'FE_DBTC46_core_keymem_n_109263' was increased to (193.039993 106.260002) (193.419998 107.745003) because cell geometry (193.149994 107.574997) (193.419998 107.745003) was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'FE_DBTC40_core_new_sboxw_11' was increased to (45.220001 156.660004) (45.599998 158.145004) because cell geometry (45.330002 157.975006) (45.599998 158.145004) was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'FE_DBTC39_core_dec_block_n_3878' was increased to (95.000000 41.860001) (95.379997 43.345001) because cell geometry (95.000000 43.174999) (95.269997 43.345001) was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'FE_DBTC38_core_dec_block_n_541' was increased to (87.779999 44.660000) (88.160004 46.145000) because cell geometry (87.889999 45.974998) (88.160004 46.145000) was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'FE_DBTC36_core_keymem_n_110790' was increased to (128.630005 193.059998) (129.009995 194.544998) because cell geometry (128.740005 194.375000) (129.009995 194.544998) was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'FE_DBTC33_core_dec_block_n_415' was increased to (128.820007 44.660000) (129.199997 46.145000) because cell geometry (128.929993 45.974998) (129.199997 46.145000) was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'FE_DBTC30_n_4252' was increased to (202.539993 72.660004) (202.919998 74.144997) because cell geometry (202.539993 73.974998) (202.809998 74.144997) was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'FE_DBTC28_core_dec_block_n_436' was increased to (127.300003 55.860001) (127.680000 57.345001) because cell geometry (127.300003 57.174999) (127.570000 57.345001) was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'FE_DBTC26_core_dec_block_n_801' was increased to (165.490005 39.060001) (165.869995 40.544998) because cell geometry (165.600006 40.375000) (165.869995 40.544998) was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'FE_DBTC25_n_4148' was increased to (192.089996 47.459999) (192.470001 48.945000) because cell geometry (192.089996 48.775002) (192.360001 48.945000) was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'FE_DBTC5_core_new_sboxw_4' was increased to (147.820007 106.260002) (148.199997 107.745003) because cell geometry (147.929993 107.574997) (148.199997 107.745003) was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'FE_DBTC2_core_keymem_n_113821' was increased to (181.449997 181.860001) (182.020004 183.345001) because cell geometry (181.589996 183.175003) (181.895004 183.345001) was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'FE_RC_1744_0' was increased to (154.470001 36.259998) (155.039993 37.744999) because cell geometry (154.610001 37.575001) (154.914993 37.744999) was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'FE_RC_1736_0' was increased to (223.059998 148.259995) (224.009995 149.744995) because cell geometry (223.369995 149.574997) (224.009995 149.744995) was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'FE_RC_1735_0' was increased to (194.750000 67.059998) (195.699997 68.544998) because cell geometry (194.899994 68.375000) (195.395004 68.544998) was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'FE_RC_1734_0' was increased to (156.750000 27.860001) (157.320007 29.344999) because cell geometry (156.875000 29.174999) (157.179993 29.344999) was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'FE_RC_1730_0' was increased to (113.050003 27.860001) (114.379997 29.344999) because cell geometry (113.535004 29.174999) (114.224998 29.344999) was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (EMS-27):	Message (IMPPP-133) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Loading cell geometries (cpu: 0:00:00.3, real: 0:00:01.0, peak mem: 1913.1M)
Loading wires (cpu: 0:00:00.1, real: 0:00:00.0, peak mem: 1913.1M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1913.1M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
**WARN: (IMPPP-4055):	The run time of addStripe will degrade with multiple cpu setting according to the number of stripe sets, ignore the setting of setMultiCpuUsage in addStripe.
Type 'man IMPPP-4055' for more detail.
Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1913.1M)
Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1913.1M)
Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1913.1M)
Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1913.1M)
Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1913.1M)
Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1913.1M)
Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1913.1M)
Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1913.1M)
Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1913.1M)
Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1913.1M)
Stripe generation is complete.
vias are now being generated.
addStripe created 45 wires.
ViaGen created 2160 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  via6  |      2160      |        0       |
| metal7 |       45       |       NA       |
+--------+----------------+----------------+
<CMD> setSrouteMode -viaConnectToShape { noshape }
<CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { metal1(1) metal10(10) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { metal1(1) metal10(10) } -nets { VDD } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { metal1(1) metal10(10) }
*** Begin SPECIAL ROUTE on Tue Oct  4 21:51:52 2022 ***
SPECIAL ROUTE ran on directory: /users/course/2022F/PDA13400000/g111062625/HW1
SPECIAL ROUTE ran on machine: ic51 (Linux 3.10.0-1160.25.1.el7.x86_64 Xeon 2.90Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "VDD"
routeSpecial set to true
srouteBlockPin set to "useLef"
srouteBottomLayerLimit set to 1
srouteBottomTargetLayerLimit set to 1
srouteConnectConverterPin set to false
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 10
srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteStopBlockPin set to "nearestTarget"
srouteTopLayerLimit set to 10
srouteTopTargetLayerLimit set to 10
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 3207.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 20 layers, 10 routing layers, 1 overlap layer
Read in 134 macros, 76 used
Read in 15670 components
  15670 core components: 0 unplaced, 15670 placed, 0 fixed
Read in 76 physical pins
  76 physical pins: 0 unplaced, 76 placed, 0 fixed
Read in 76 nets
Read in 2 special nets, 1 routed
Read in 31416 terminals
1 net selected.

Begin power routing ...
**WARN: (IMPSR-1254):	Cannot find any block pin of net VDD. Check netlist, or change option to include the pin.
**WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VDD. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 162
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 81
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 3212.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 76 io pins ...
 Updating DB with 0 via definition ...
sroute created 243 wires.
ViaGen created 810 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| metal1 |       243      |       NA       |
|  via1  |       162      |        0       |
|  via2  |       162      |        0       |
|  via3  |       162      |        0       |
|  via4  |       162      |        0       |
|  via5  |       162      |        0       |
+--------+----------------+----------------+
<CMD> setLayerPreference node_net -isVisible 1
<CMD> setNanoRouteMode -quiet -routeTopRoutingLayer default
<CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer default
<CMD> setNanoRouteMode -quiet -drouteEndIteration default
**WARN: (IMPTCM-77):	Option "-routeEcoOnlyInLayers" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven false
<CMD> setNanoRouteMode -quiet -routeWithSiDriven false
Running Native NanoRoute ...
<CMD> routeDesign -globalDetail
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1183.26 (MB), peak = 1281.54 (MB)
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
**INFO: User settings:
setNanoRouteMode -droutePostRouteSpreadWire                     1
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
setNanoRouteMode -routeWithSiDriven                             false
setNanoRouteMode -routeWithTimingDriven                         false
setNanoRouteMode -timingEngine                                  {}
setDesignMode -process                                          45
setExtractRCMode -coupling_c_th                                 3
setExtractRCMode -engine                                        preRoute
setExtractRCMode -relative_c_th                                 0.03
setExtractRCMode -total_c_th                                    5
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false

#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=1884.5M, init mem=1884.5M)
*info: Placed = 15670         
*info: Unplaced = 0           
Placement Density:68.01%(34631/50920)
Placement Density (including fixed std cells):68.01%(34631/50920)
Finished checkPlace (total: cpu=0:00:00.3, real=0:00:00.0; vio checks: cpu=0:00:00.2, real=0:00:00.0; mem=1884.5M)
**WARN: (IMPCK-8086):	The command changeUseClockNetStatus is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1884.5M) ***

globalDetailRoute

#Start globalDetailRoute on Tue Oct  4 21:53:15 2022
#
#num needed restored net=0
#need_extraction net=0 (total=18855)
#NanoRoute Version 20.10-p004_1 NR200413-0234/20_10-UB
#Using multithreading with 8 threads.
#Start routing data preparation on Tue Oct  4 21:53:15 2022
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 18853 nets.
#Voltage range [1.100 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
# metal1       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.13500
# metal2       V   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.14000
# metal3       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
# metal4       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal5       H   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal6       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal7       H   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
# metal8       V   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
# metal9       H   Track-Pitch = 1.60000    Line-2-Via Pitch = 1.60000
# metal10      V   Track-Pitch = 1.68000    Line-2-Via Pitch = 1.60000
#Monitoring time of adding inner blkg by smac
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1199.11 (MB), peak = 1468.70 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.14000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:00, memory = 1200.11 (MB), peak = 1468.70 (MB)
#
#Finished routing data preparation on Tue Oct  4 21:53:15 2022
#
#Cpu time = 00:00:02
#Elapsed time = 00:00:01
#Increased memory = 12.76 (MB)
#Total memory = 1200.75 (MB)
#Peak memory = 1468.70 (MB)
#
#
#Start global routing on Tue Oct  4 21:53:15 2022
#
#
#Start global routing initialization on Tue Oct  4 21:53:15 2022
#
#Number of eco nets is 0
#
#Start global routing data preparation on Tue Oct  4 21:53:15 2022
#
#Start routing resource analysis on Tue Oct  4 21:53:16 2022
#
#Routing resource analysis is done on Tue Oct  4 21:53:16 2022
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  metal1         H        1668           0       12432    81.19%
#  metal2         V        1233           0       12432     0.00%
#  metal3         H        1668           0       12432     0.00%
#  metal4         V         836           0       12432     0.00%
#  metal5         H         834           0       12432     0.00%
#  metal6         V         652         184       12432     0.00%
#  metal7         H         192          86       12432     8.04%
#  metal8         V         278           0       12432     0.00%
#  metal9         H         112           0       12432     0.00%
#  metal10        V         111           0       12432     0.89%
#  --------------------------------------------------------------
#  Total                   7584       5.28%      124320     9.01%
#
#
#
#
#Global routing data preparation is done on Tue Oct  4 21:53:16 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1206.18 (MB), peak = 1468.70 (MB)
#
#
#Global routing initialization is done on Tue Oct  4 21:53:16 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1206.62 (MB), peak = 1468.70 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1214.93 (MB), peak = 1468.70 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:14, elapsed time = 00:00:14, memory = 1227.72 (MB), peak = 1468.70 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1232.71 (MB), peak = 1468.70 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 2800 (skipped).
#Total number of routable nets = 16055.
#Total number of nets in the design = 18855.
#
#16055 routable nets have only global wires.
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default           16055  
#-----------------------------
#        Total           16055  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default           16055  
#-----------------------------
#        Total           16055  
#-----------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)           (3)           (4)   OverCon
#  --------------------------------------------------------------------------
#  metal1        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  metal2        9(0.07%)      6(0.05%)      1(0.01%)      1(0.01%)   (0.14%)
#  metal3        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  metal4        1(0.01%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.01%)
#  metal5        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  metal6        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  metal7        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  metal8        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  metal9        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  metal10       0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  --------------------------------------------------------------------------
#     Total     10(0.01%)      6(0.01%)      1(0.00%)      1(0.00%)   (0.02%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 4
#  Overflow after GR: 0.00% H + 0.02% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   metal1(H)    |           1266.00 |           1271.00 |     5.60     5.60   229.60   224.00 |
[hotspot] |   metal2(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   metal3(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   metal4(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   metal5(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   metal6(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   metal7(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   metal8(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   metal9(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |  metal10(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     | (metal1)  1266.00 | (metal1)  1271.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total wire length = 291594 um.
#Total half perimeter of net bounding box = 236991 um.
#Total wire length on LAYER metal1 = 351 um.
#Total wire length on LAYER metal2 = 72102 um.
#Total wire length on LAYER metal3 = 113614 um.
#Total wire length on LAYER metal4 = 54913 um.
#Total wire length on LAYER metal5 = 30036 um.
#Total wire length on LAYER metal6 = 18791 um.
#Total wire length on LAYER metal7 = 1499 um.
#Total wire length on LAYER metal8 = 288 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 123997
#Up-Via Summary (total 123997):
#           
#-----------------------
# metal1          61567
# metal2          45111
# metal3          11669
# metal4           3618
# metal5           1866
# metal6            136
# metal7             30
#-----------------------
#                123997 
#
#Max overcon = 4 tracks.
#Total overcon = 0.02%.
#Worst layer Gcell overcon rate = 0.01%.
#
#Global routing statistics:
#Cpu time = 00:00:22
#Elapsed time = 00:00:21
#Increased memory = 31.17 (MB)
#Total memory = 1231.92 (MB)
#Peak memory = 1468.70 (MB)
#
#Finished global routing on Tue Oct  4 21:53:36 2022
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1229.91 (MB), peak = 1468.70 (MB)
#Start Track Assignment.
#Done with 33189 horizontal wires in 4 hboxes and 32905 vertical wires in 4 hboxes.
#Done with 7703 horizontal wires in 4 hboxes and 7618 vertical wires in 4 hboxes.
#Done with 4 horizontal wires in 4 hboxes and 4 vertical wires in 4 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# metal1       345.40 	  0.26%  	  0.00% 	  0.26%
# metal2     71451.02 	  0.09%  	  0.00% 	  0.00%
# metal3    113071.83 	  0.06%  	  0.00% 	  0.00%
# metal4     55297.21 	  0.04%  	  0.00% 	  0.00%
# metal5     30189.43 	  0.01%  	  0.00% 	  0.00%
# metal6     18825.10 	  0.00%  	  0.00% 	  0.00%
# metal7      1516.67 	  0.00%  	  0.00% 	  0.00%
# metal8       293.14 	  0.00%  	  0.00% 	  0.00%
# metal9         0.00 	  0.00%  	  0.00% 	  0.00%
# metal10        0.00 	  0.00%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All      290989.79  	  0.05% 	  0.00% 	  0.00%
#Complete Track Assignment.
#Total wire length = 306284 um.
#Total half perimeter of net bounding box = 236991 um.
#Total wire length on LAYER metal1 = 10464 um.
#Total wire length on LAYER metal2 = 71484 um.
#Total wire length on LAYER metal3 = 117953 um.
#Total wire length on LAYER metal4 = 55396 um.
#Total wire length on LAYER metal5 = 30307 um.
#Total wire length on LAYER metal6 = 18880 um.
#Total wire length on LAYER metal7 = 1510 um.
#Total wire length on LAYER metal8 = 291 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 123997
#Up-Via Summary (total 123997):
#           
#-----------------------
# metal1          61567
# metal2          45111
# metal3          11669
# metal4           3618
# metal5           1866
# metal6            136
# metal7             30
#-----------------------
#                123997 
#
#cpu time = 00:00:05, elapsed time = 00:00:03, memory = 1230.75 (MB), peak = 1468.70 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:28
#Elapsed time = 00:00:24
#Increased memory = 42.80 (MB)
#Total memory = 1230.76 (MB)
#Peak memory = 1468.70 (MB)
#Using multithreading with 8 threads.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 2
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	metal1        0        0        0
#	metal2        1        1        2
#	Totals        1        1        2
#cpu time = 00:00:59, elapsed time = 00:00:08, memory = 1249.66 (MB), peak = 1587.87 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1247.05 (MB), peak = 1587.87 (MB)
#Complete Detail Routing.
#Total wire length = 304900 um.
#Total half perimeter of net bounding box = 236991 um.
#Total wire length on LAYER metal1 = 8498 um.
#Total wire length on LAYER metal2 = 89794 um.
#Total wire length on LAYER metal3 = 110283 um.
#Total wire length on LAYER metal4 = 51076 um.
#Total wire length on LAYER metal5 = 27350 um.
#Total wire length on LAYER metal6 = 16439 um.
#Total wire length on LAYER metal7 = 1201 um.
#Total wire length on LAYER metal8 = 260 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 126501
#Up-Via Summary (total 126501):
#           
#-----------------------
# metal1          62652
# metal2          48532
# metal3          10638
# metal4           3068
# metal5           1478
# metal6            111
# metal7             22
#-----------------------
#                126501 
#
#Total number of DRC violations = 0
#Cpu time = 00:01:00
#Elapsed time = 00:00:08
#Increased memory = 14.19 (MB)
#Total memory = 1244.95 (MB)
#Peak memory = 1587.87 (MB)
#
#Start Post Route wire spreading..
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:08, elapsed time = 00:00:01, memory = 1243.45 (MB), peak = 1587.87 (MB)
#CELL_VIEW aes,init has no DRC violation.
#Total number of DRC violations = 0
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Tue Oct  4 21:53:49 2022
#
#
#Start Post Route Wire Spread.
#Done with 10192 horizontal wires in 7 hboxes and 5720 vertical wires in 7 hboxes.
#Complete Post Route Wire Spread.
#
#Total wire length = 310606 um.
#Total half perimeter of net bounding box = 236991 um.
#Total wire length on LAYER metal1 = 8513 um.
#Total wire length on LAYER metal2 = 91040 um.
#Total wire length on LAYER metal3 = 113125 um.
#Total wire length on LAYER metal4 = 52073 um.
#Total wire length on LAYER metal5 = 27726 um.
#Total wire length on LAYER metal6 = 16648 um.
#Total wire length on LAYER metal7 = 1221 um.
#Total wire length on LAYER metal8 = 261 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 126501
#Up-Via Summary (total 126501):
#           
#-----------------------
# metal1          62652
# metal2          48532
# metal3          10638
# metal4           3068
# metal5           1478
# metal6            111
# metal7             22
#-----------------------
#                126501 
#
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:08, elapsed time = 00:00:01, memory = 1247.61 (MB), peak = 1587.87 (MB)
#CELL_VIEW aes,init has no DRC violation.
#Total number of DRC violations = 0
#   number of violations = 0
#cpu time = 00:00:11, elapsed time = 00:00:02, memory = 1247.61 (MB), peak = 1587.87 (MB)
#CELL_VIEW aes,init has no DRC violation.
#Total number of DRC violations = 0
#Post Route wire spread is done.
#Total wire length = 310606 um.
#Total half perimeter of net bounding box = 236991 um.
#Total wire length on LAYER metal1 = 8513 um.
#Total wire length on LAYER metal2 = 91040 um.
#Total wire length on LAYER metal3 = 113125 um.
#Total wire length on LAYER metal4 = 52073 um.
#Total wire length on LAYER metal5 = 27726 um.
#Total wire length on LAYER metal6 = 16648 um.
#Total wire length on LAYER metal7 = 1221 um.
#Total wire length on LAYER metal8 = 261 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 126501
#Up-Via Summary (total 126501):
#           
#-----------------------
# metal1          62652
# metal2          48532
# metal3          10638
# metal4           3068
# metal5           1478
# metal6            111
# metal7             22
#-----------------------
#                126501 
#
#detailRoute Statistics:
#Cpu time = 00:01:20
#Elapsed time = 00:00:11
#Increased memory = 14.73 (MB)
#Total memory = 1245.49 (MB)
#Peak memory = 1587.87 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:01:49
#Elapsed time = 00:00:36
#Increased memory = 50.27 (MB)
#Total memory = 1234.64 (MB)
#Peak memory = 1587.87 (MB)
#Number of warnings = 0
#Total number of warnings = 1
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue Oct  4 21:53:51 2022
#
#Default setup view is reset to generic_view.
#Default setup view is reset to generic_view.
#routeDesign: cpu time = 00:01:50, elapsed time = 00:00:37, memory = 1205.11 (MB), peak = 1587.87 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
*** Message Summary: 1 warning(s), 0 error(s)

<CMD> report_timing
AAE DB initialization (MEM=1964.47 CPU=0:00:00.0 REAL=0:00:01.0) 
#################################################################################
# Design Stage: PostRoute
# Design Name: aes
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Extraction called for design 'aes' of instances=15670 and nets=18855 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design aes.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 1964.469M)
Calculate delays in Single mode...
Start delay calculation (fullDC) (8 T). (MEM=2023.11)
siFlow : Timing analysis mode is single, using late cdB files
**WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via1_7' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
**WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via2_5' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
**WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via3_2' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
**WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via4_0' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
**WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via5_0' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
**WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via6_0' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
**WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via7_0' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
Total number of fetched objects 18702
End delay calculation. (MEM=2505.34 CPU=0:00:03.9 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2355.49 CPU=0:00:04.8 REAL=0:00:01.0)
Path 1: MET Setup Check with Pin core_keymem_prev_key1_reg_reg[118]/CK 
Endpoint:   core_keymem_prev_key1_reg_reg[118]/D (^) checked with  leading edge 
of 'VCLK'
Beginpoint: keylen_reg_reg/QN                    (v) triggered by  leading edge 
of 'VCLK'
Path Groups: {VCLK}
Analysis View: generic_view
Other End Arrival Time          0.000
- Setup                         0.045
+ Phase Shift                  20.000
= Required Time                19.955
- Arrival Time                  3.451
= Slack Time                   16.505
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                    |              |           |       |  Time   |   Time   | 
     |------------------------------------+--------------+-----------+-------+---------+----------| 
     | keylen_reg_reg                     | CK ^         |           |       |   0.000 |   16.505 | 
     | keylen_reg_reg                     | CK ^ -> QN v | DFFR_X2   | 0.159 |   0.159 |   16.664 | 
     | core_keymem_g154400                | A2 v -> ZN v | OR2_X2    | 0.169 |   0.328 |   16.833 | 
     | FE_DBTC2_core_keymem_n_113821      | A v -> ZN ^  | INV_X2    | 0.436 |   0.764 |   17.269 | 
     | core_keymem_g154276                | A1 ^ -> ZN ^ | AND2_X1   | 0.198 |   0.962 |   17.466 | 
     | core_keymem_g154190                | A1 ^ -> ZN ^ | AND2_X1   | 0.897 |   1.859 |   18.363 | 
     | FE_OFC389_core_keymem_n_112107     | A ^ -> ZN v  | INV_X1    | 0.215 |   2.074 |   18.579 | 
     | core_keymem_g155224                | A1 v -> ZN ^ | NAND2_X1  | 1.133 |   3.207 |   19.711 | 
     | core_keymem_g152326                | B1 ^ -> ZN v | AOI221_X1 | 0.168 |   3.374 |   19.879 | 
     | core_keymem_g151570                | A v -> ZN ^  | OAI221_X1 | 0.076 |   3.451 |   19.955 | 
     | core_keymem_prev_key1_reg_reg[118] | D ^          | DFFR_X1   | 0.000 |   3.451 |   19.955 | 
     +--------------------------------------------------------------------------------------------+ 

<CMD> report_timing
Path 1: MET Setup Check with Pin core_keymem_prev_key1_reg_reg[118]/CK 
Endpoint:   core_keymem_prev_key1_reg_reg[118]/D (^) checked with  leading edge 
of 'VCLK'
Beginpoint: keylen_reg_reg/QN                    (v) triggered by  leading edge 
of 'VCLK'
Path Groups: {VCLK}
Analysis View: generic_view
Other End Arrival Time          0.000
- Setup                         0.045
+ Phase Shift                  20.000
= Required Time                19.955
- Arrival Time                  3.451
= Slack Time                   16.505
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                    |              |           |       |  Time   |   Time   | 
     |------------------------------------+--------------+-----------+-------+---------+----------| 
     | keylen_reg_reg                     | CK ^         |           |       |   0.000 |   16.505 | 
     | keylen_reg_reg                     | CK ^ -> QN v | DFFR_X2   | 0.159 |   0.159 |   16.664 | 
     | core_keymem_g154400                | A2 v -> ZN v | OR2_X2    | 0.169 |   0.328 |   16.833 | 
     | FE_DBTC2_core_keymem_n_113821      | A v -> ZN ^  | INV_X2    | 0.436 |   0.764 |   17.269 | 
     | core_keymem_g154276                | A1 ^ -> ZN ^ | AND2_X1   | 0.198 |   0.962 |   17.466 | 
     | core_keymem_g154190                | A1 ^ -> ZN ^ | AND2_X1   | 0.897 |   1.859 |   18.363 | 
     | FE_OFC389_core_keymem_n_112107     | A ^ -> ZN v  | INV_X1    | 0.215 |   2.074 |   18.579 | 
     | core_keymem_g155224                | A1 v -> ZN ^ | NAND2_X1  | 1.133 |   3.207 |   19.711 | 
     | core_keymem_g152326                | B1 ^ -> ZN v | AOI221_X1 | 0.168 |   3.374 |   19.879 | 
     | core_keymem_g151570                | A v -> ZN ^  | OAI221_X1 | 0.076 |   3.451 |   19.955 | 
     | core_keymem_prev_key1_reg_reg[118] | D ^          | DFFR_X1   | 0.000 |   3.451 |   19.955 | 
     +--------------------------------------------------------------------------------------------+ 

<CMD> setAnalysisMode -analysisType onChipVariation
<CMD> optDesign -postRoute
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1198.3M, totSessionCpu=0:08:51 **
**INFO: User settings:
setNanoRouteMode -droutePostRouteSpreadWire                     1
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
setNanoRouteMode -routeWithSiDriven                             false
setNanoRouteMode -routeWithTimingDriven                         false
setNanoRouteMode -timingEngine                                  {}
setDesignMode -process                                          45
setExtractRCMode -coupling_c_th                                 3
setExtractRCMode -engine                                        preRoute
setExtractRCMode -relative_c_th                                 0.03
setExtractRCMode -total_c_th                                    5
setUsefulSkewMode -maxAllowedDelay                              1
setUsefulSkewMode -maxSkew                                      false
setUsefulSkewMode -noBoundary                                   false
setUsefulSkewMode -useCells                                     {BUF_X1 BUF_X2 BUF_X4 BUF_X8 BUF_X16 BUF_X32 CLKBUF_X1 CLKBUF_X2 CLKBUF_X3 INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32}
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false
setPlaceMode -place_design_floorplan_mode                       false
setPlaceMode -place_detail_check_route                          false
setPlaceMode -place_detail_preserve_routing                     true
setPlaceMode -place_detail_remove_affected_routing              false
setPlaceMode -place_detail_swap_eeq_cells                       false
setPlaceMode -place_global_clock_gate_aware                     true
setPlaceMode -place_global_cong_effort                          auto
setPlaceMode -place_global_ignore_scan                          true
setPlaceMode -place_global_ignore_spare                         false
setPlaceMode -place_global_module_aware_spare                   false
setPlaceMode -place_global_place_io_pins                        true
setPlaceMode -place_global_reorder_scan                         true
setPlaceMode -powerDriven                                       false
setPlaceMode -timingDriven                                      true
setAnalysisMode -analysisType                                   onChipVariation
setAnalysisMode -clkSrcPath                                     true
setAnalysisMode -clockPropagation                               sdcControl
setAnalysisMode -virtualIPO                                     false

**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
Need call spDPlaceInit before registerPrioInstLoc.
Switching SI Aware to true by default in postroute mode   
GigaOpt running with 8 threads.
Setting timing_disable_library_data_to_data_checks to 'true'.
Setting timing_disable_user_data_to_data_checks to 'true'.
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 1335.2M, totSessionCpu=0:08:53 **
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
Begin checking placement ... (start mem=2065.4M, init mem=2065.4M)
*info: Placed = 15670         
*info: Unplaced = 0           
Placement Density:68.01%(34631/50920)
Placement Density (including fixed std cells):68.01%(34631/50920)
Finished checkPlace (total: cpu=0:00:00.2, real=0:00:00.0; vio checks: cpu=0:00:00.2, real=0:00:00.0; mem=2065.4M)
**WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
Type 'man IMPEXT-3493' for more detail.
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
Opt: RC extraction mode changed to 'detail'
Multi-VT timing optimization disabled based on library information.
** INFO : this run is activating 'postRoute' automaton
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'aes' of instances=15670 and nets=18855 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design aes.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
**WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.13
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.14
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.14
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.28
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.28
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 0.28
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 7 - M7
      Thickness        : 0.8
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 8 - M8
      Thickness        : 0.8
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 9 - M9
      Thickness        : 2
      Min Width        : 0.8
      Layer Dielectric : 4.1
* Layer Id             : 10 - M10
      Thickness        : 2
      Min Width        : 0.8
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile /tmp/innovus_temp_195933_ic51_g111062625_O8ErF1/aes_195933_qiXDMO.rcdb.d  -basic
RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2065.4M)
Extracted 10.0006% (CPU Time= 0:00:00.5  MEM= 2113.4M)
Extracted 20.0008% (CPU Time= 0:00:00.6  MEM= 2113.4M)
Extracted 30.0009% (CPU Time= 0:00:00.8  MEM= 2113.4M)
Extracted 40.0006% (CPU Time= 0:00:00.9  MEM= 2113.4M)
Extracted 50.0007% (CPU Time= 0:00:01.0  MEM= 2113.4M)
Extracted 60.0008% (CPU Time= 0:00:01.1  MEM= 2113.4M)
Extracted 70.0005% (CPU Time= 0:00:01.3  MEM= 2113.4M)
Extracted 80.0007% (CPU Time= 0:00:01.4  MEM= 2113.4M)
Extracted 90.0008% (CPU Time= 0:00:01.6  MEM= 2113.4M)
Extracted 100% (CPU Time= 0:00:02.2  MEM= 2117.4M)
Number of Extracted Resistors     : 339329
Number of Extracted Ground Cap.   : 355239
Number of Extracted Coupling Cap. : 713912
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=3fF, relative_c_threshold=0.03, and total_c_threshold=5fF.
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2085.4M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:03.9  Real Time: 0:00:04.0  MEM: 2085.359M)
Initializing multi-corner resistance tables ...
Starting delay calculation for Hold views
AAE DB initialization (MEM=2083.36 CPU=0:00:00.0 REAL=0:00:00.0) 
#################################################################################
# Design Stage: PostRoute
# Design Name: aes
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (8 T). (MEM=2083.36)
Total number of fetched objects 18702
End delay calculation. (MEM=2588.36 CPU=0:00:03.9 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2438.51 CPU=0:00:04.7 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:05.5 real=0:00:01.0 totSessionCpu=0:09:04 mem=2438.5M)
Done building cte hold timing graph (HoldAware) cpu=0:00:06.5 real=0:00:01.0 totSessionCpu=0:09:04 mem=2438.5M ***
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: aes
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Start delay calculation (fullDC) (8 T). (MEM=2444.36)
Total number of fetched objects 18702
AAE_INFO-618: Total number of nets in the design is 18855,  99.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=2421.39 CPU=0:00:07.2 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2421.39 CPU=0:00:07.7 REAL=0:00:01.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2421.4M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 2421.4M)

Executing IPO callback for view pruning ..

Active setup views:
 generic_view
  Dominating endpoints: 0
  Dominating TNS: -0.000

Starting SI iteration 2
Start delay calculation (fullDC) (8 T). (MEM=2126.04)
Glitch Analysis: View generic_view -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View generic_view -- Total Number of Nets Analyzed = 18702. 
Total number of fetched objects 18702
AAE_INFO-618: Total number of nets in the design is 18855,  0.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=2444 CPU=0:00:00.3 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2444 CPU=0:00:00.4 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:11.2 real=0:00:02.0 totSessionCpu=0:09:16 mem=2442.0M)

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 generic_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 16.472  | 16.472  | 18.583  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  9920   |  6131   |  3791   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    114 (114)     |   -0.344   |    114 (114)     |
|   max_tran     |    304 (6639)    |   -0.864   |    304 (6778)    |
|   max_fanout   |     33 (33)      |   -2977    |     33 (33)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 68.011%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:26, real = 0:00:11, mem = 1476.3M, totSessionCpu=0:09:17 **
Setting latch borrow mode to budget during optimization.
Glitch fixing enabled
**INFO: Start fixing DRV (Mem = 2114.54M) ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
Info: 49 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:09:18.0/0:42:51.7 (0.2), mem = 2114.5M
DRV pessimism of 5.00% is used for tran, 5.00% for cap, 5.00% for fanout, on top of margin 0.00%
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|   307|  6975|    -0.87|   132|   132|    -0.35|    33|    33|     0|     0|     0|     0|    16.47|     0.00|       0|       0|       0|  68.01|          |         |
|    29|  1711|    -0.10|     5|     5|    -0.05|    33|    33|     0|     0|     0|     0|    18.25|     0.00|      86|       0|      97|  68.44| 0:00:13.0|  3342.8M|
|     7|   545|    -0.10|     4|     4|    -0.05|    33|    33|     0|     0|     0|     0|    18.27|     0.00|       1|       0|      24|  68.51| 0:00:05.0|  3350.8M|
|     5|   513|    -0.10|     4|     4|    -0.05|    33|    33|     0|     0|     0|     0|    18.27|     0.00|       0|       0|       2|  68.52| 0:00:02.0|  3350.8M|
|     5|   503|    -0.09|     4|     4|    -0.04|    33|    33|     0|     0|     0|     0|    18.27|     0.00|       0|       0|       0|  68.52| 0:00:01.0|  3350.8M|
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 5 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     5 net(s): Could not be fixed because the gain is not enough.


*** Finish DRV Fixing (cpu=0:01:33 real=0:00:21.0 mem=3350.8M) ***

*** DrvOpt [finish] : cpu/real = 0:01:34.8/0:00:22.9 (4.1), totSession cpu/real = 0:10:52.7/0:43:14.7 (0.3), mem = 2558.8M
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:10:53 mem=2558.8M) ***
Move report: Detail placement moves 8 insts, mean move: 1.59 um, max move: 3.11 um
	Max move on inst (core_keymem_g150218): (127.49, 142.66) --> (125.78, 141.26)
	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 2558.8MB
Summary Report:
Instances move: 8 (out of 15757 movable)
Instances flipped: 0
Mean displacement: 1.59 um
Max displacement: 3.11 um (Instance: core_keymem_g150218) (127.49, 142.66) -> (125.78, 141.26)
	Length: 5 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: INV_X4
Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 2558.8MB
*** Finished refinePlace (0:10:53 mem=2558.8M) ***
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:02:03, real = 0:00:34, mem = 1623.3M, totSessionCpu=0:10:53 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:01:35, Mem = 2421.83M).

------------------------------------------------------------
     SI Timing Summary (cpu=1.59min real=0.38min mem=2421.8M)                             
------------------------------------------------------------

Setup views included:
 generic_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 18.268  | 18.268  | 18.970  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  9920   |  6131   |  3791   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      4 (4)       |   -0.039   |      4 (4)       |
|   max_tran     |     5 (503)      |   -0.087   |     5 (503)      |
|   max_fanout   |     33 (33)      |   -2977    |     33 (33)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 68.515%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:02:03, real = 0:00:35, mem = 1613.0M, totSessionCpu=0:10:54 **
*** Timing Is met
*** Check timing (0:00:00.0)
*** Setup timing is met (target slack 0ns)
Running postRoute recovery in preEcoRoute mode
**optDesign ... cpu = 0:02:04, real = 0:00:35, mem = 1599.5M, totSessionCpu=0:10:55 **
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=2412.23M, totSessionCpu=0:10:55).
**optDesign ... cpu = 0:02:04, real = 0:00:35, mem = 1598.4M, totSessionCpu=0:10:55 **

Skipping post route harden opt
Default Rule : ""
Non Default Rules :
Worst Slack : 18.268 ns

Start Layer Assignment ...
WNS(18.268ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf)

Select 0 cadidates out of 18942.
No critical nets selected. Skipped !
GigaOpt: setting up router preferences
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Assigned Priority Nets 0 (0.0%)
Default Rule : ""
Non Default Rules :
Worst Slack : 18.268 ns

Start Layer Assignment ...
WNS(18.268ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf)

Select 0 cadidates out of 18942.
No critical nets selected. Skipped !
GigaOpt: setting up router preferences
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Assigned Priority Nets 0 (0.0%)

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 generic_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 18.268  | 18.268  | 18.970  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  9920   |  6131   |  3791   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      4 (4)       |   -0.039   |      4 (4)       |
|   max_tran     |     5 (503)      |   -0.087   |     5 (503)      |
|   max_fanout   |     33 (33)      |   -2977    |     33 (33)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 68.515%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:02:06, real = 0:00:36, mem = 1520.9M, totSessionCpu=0:10:57 **
-routeWithEco false                       # bool, default=false
-routeWithEco true                        # bool, default=false, user setting
-routeSelectedNetOnly false               # bool, default=false
-routeWithTimingDriven false              # bool, default=false, user setting
-routeWithSiDriven false                  # bool, default=false, user setting
Existing Dirty Nets : 144
New Signature Flow (saveAndSetNanoRouteOptions) ....
Reset Dirty Nets : 144

globalDetailRoute

#Start globalDetailRoute on Tue Oct  4 22:00:16 2022
#
#num needed restored net=0
#need_extraction net=0 (total=18942)
#Processed 241 dirty instances, 3779 dirty terms, 0 dirty fterms, 0 dirty pgterms, 0 misc dirty regions, 0 same cell-size swaps
#(192 insts marked dirty, reset pre-exisiting dirty flag on 193 insts, 436 nets marked need extraction)
#NanoRoute Version 20.10-p004_1 NR200413-0234/20_10-UB
#Skip comparing routing design signature in db-snapshot flow
#Using multithreading with 8 threads.
#Start routing data preparation on Tue Oct  4 22:00:17 2022
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 18940 nets.
#Voltage range [1.100 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
# metal1       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.13500
# metal2       V   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.14000
# metal3       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
# metal4       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal5       H   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal6       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal7       H   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
# metal8       V   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
# metal9       H   Track-Pitch = 1.60000    Line-2-Via Pitch = 1.60000
# metal10      V   Track-Pitch = 1.68000    Line-2-Via Pitch = 1.60000
#Monitoring time of adding inner blkg by smac
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1517.92 (MB), peak = 2444.73 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.14000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1517.98 (MB), peak = 2444.73 (MB)
#WARNING (NRDB-1005) Cannot establish connection to PIN RN at ( 130.98750 147.35000 ) on metal1 for NET reset_n. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN RN at ( 129.09750 146.36500 ) on metal1 for NET reset_n. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 74.17500 108.36000 ) on metal1 for NET n_73. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 70.60750 105.50500 ) on metal1 for NET n_751. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 51.79750 59.41500 ) on metal1 for NET core_dec_block_n_621. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 88.80500 204.82750 ) on metal1 for NET FE_DBTN0_core_keymem_n_97417. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 97.54500 203.69250 ) on metal1 for NET FE_DBTN4_core_keymem_n_97489. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 127.17500 153.24750 ) on metal1 for NET FE_DBTN20_core_keymem_n_97779. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 131.56000 146.07250 ) on metal1 for NET FE_DBTN20_core_keymem_n_97779. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 137.06500 212.09250 ) on metal1 for NET FE_DBTN20_core_keymem_n_97779. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 150.17500 193.62750 ) on metal1 for NET FE_DBTN27_core_keymem_n_97865. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 28.38500 178.49250 ) on metal1 for NET FE_DBTN16_core_keymem_n_97415. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 174.50000 178.46500 ) on metal1 for NET core_keymem_n_112938. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN B1 at ( 85.56750 154.47250 ) on metal1 for NET FE_DBTN23_core_keymem_n_97669. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 108.76000 212.06500 ) on metal1 for NET FE_DBTN23_core_keymem_n_97669. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 85.24250 154.40000 ) on metal1 for NET FE_DBTN22_core_keymem_n_97724. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 125.29000 154.45500 ) on metal1 for NET FE_DBTN9_core_keymem_n_97317. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 24.21000 209.26500 ) on metal1 for NET FE_DBTN21_core_keymem_n_97413. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 154.77500 227.27250 ) on metal1 for NET FE_PDN26_core_keymem_n_112405. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 84.05500 154.56000 ) on metal1 for NET FE_PDN26_core_keymem_n_112405. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#
#Connectivity extraction summary:
#432 routed nets are extracted.
#    392 (2.07%) extracted nets are partially routed.
#15710 routed net(s) are imported.
#2800 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 18942.
#
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Tue Oct  4 22:00:18 2022
#
#Cpu time = 00:00:02
#Elapsed time = 00:00:01
#Increased memory = 10.43 (MB)
#Total memory = 1522.76 (MB)
#Peak memory = 2444.73 (MB)
#
#
#Start global routing on Tue Oct  4 22:00:18 2022
#
#
#Start global routing initialization on Tue Oct  4 22:00:18 2022
#
#Number of eco nets is 392
#
#Start global routing data preparation on Tue Oct  4 22:00:18 2022
#
#Start routing resource analysis on Tue Oct  4 22:00:18 2022
#
#Routing resource analysis is done on Tue Oct  4 22:00:18 2022
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  metal1         H        1668           0       12432    81.64%
#  metal2         V        1233           0       12432     0.00%
#  metal3         H        1668           0       12432     0.00%
#  metal4         V         836           0       12432     0.00%
#  metal5         H         834           0       12432     0.00%
#  metal6         V         652         184       12432     0.00%
#  metal7         H         192          86       12432     8.04%
#  metal8         V         278           0       12432     0.00%
#  metal9         H         112           0       12432     0.00%
#  metal10        V         111           0       12432     0.89%
#  --------------------------------------------------------------
#  Total                   7584       5.28%      124320     9.06%
#
#
#
#
#Global routing data preparation is done on Tue Oct  4 22:00:18 2022
#
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1528.05 (MB), peak = 2444.73 (MB)
#
#
#Global routing initialization is done on Tue Oct  4 22:00:18 2022
#
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1528.44 (MB), peak = 2444.73 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1531.32 (MB), peak = 2444.73 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1532.47 (MB), peak = 2444.73 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1532.57 (MB), peak = 2444.73 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 2800 (skipped).
#Total number of routable nets = 16142.
#Total number of nets in the design = 18942.
#
#392 routable nets have only global wires.
#15750 routable nets have only detail routed wires.
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default             392  
#-----------------------------
#        Total             392  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default           16142  
#-----------------------------
#        Total           16142  
#-----------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  metal1        1(0.01%)   (0.01%)
#  metal2        2(0.02%)   (0.02%)
#  metal3        0(0.00%)   (0.00%)
#  metal4        0(0.00%)   (0.00%)
#  metal5        0(0.00%)   (0.00%)
#  metal6        0(0.00%)   (0.00%)
#  metal7        0(0.00%)   (0.00%)
#  metal8        0(0.00%)   (0.00%)
#  metal9        0(0.00%)   (0.00%)
#  metal10       0(0.00%)   (0.00%)
#  --------------------------------
#     Total      3(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total wire length = 310963 um.
#Total half perimeter of net bounding box = 245129 um.
#Total wire length on LAYER metal1 = 8490 um.
#Total wire length on LAYER metal2 = 91321 um.
#Total wire length on LAYER metal3 = 113290 um.
#Total wire length on LAYER metal4 = 52057 um.
#Total wire length on LAYER metal5 = 27708 um.
#Total wire length on LAYER metal6 = 16614 um.
#Total wire length on LAYER metal7 = 1221 um.
#Total wire length on LAYER metal8 = 261 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 126794
#Up-Via Summary (total 126794):
#           
#-----------------------
# metal1          62775
# metal2          48675
# metal3          10655
# metal4           3079
# metal5           1477
# metal6            111
# metal7             22
#-----------------------
#                126794 
#
#Max overcon = 1 tracks.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:03
#Elapsed time = 00:00:01
#Increased memory = 9.81 (MB)
#Total memory = 1532.57 (MB)
#Peak memory = 2444.73 (MB)
#
#Finished global routing on Tue Oct  4 22:00:19 2022
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1530.46 (MB), peak = 2444.73 (MB)
#Start Track Assignment.
#Done with 92 horizontal wires in 4 hboxes and 138 vertical wires in 4 hboxes.
#Done with 6 horizontal wires in 4 hboxes and 11 vertical wires in 4 hboxes.
#Complete Track Assignment.
#Total wire length = 311271 um.
#Total half perimeter of net bounding box = 245129 um.
#Total wire length on LAYER metal1 = 8514 um.
#Total wire length on LAYER metal2 = 91440 um.
#Total wire length on LAYER metal3 = 113433 um.
#Total wire length on LAYER metal4 = 52062 um.
#Total wire length on LAYER metal5 = 27721 um.
#Total wire length on LAYER metal6 = 16619 um.
#Total wire length on LAYER metal7 = 1221 um.
#Total wire length on LAYER metal8 = 261 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 126794
#Up-Via Summary (total 126794):
#           
#-----------------------
# metal1          62775
# metal2          48675
# metal3          10655
# metal4           3079
# metal5           1477
# metal6            111
# metal7             22
#-----------------------
#                126794 
#
#cpu time = 00:00:02, elapsed time = 00:00:01, memory = 1528.66 (MB), peak = 2444.73 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:07
#Elapsed time = 00:00:04
#Increased memory = 16.32 (MB)
#Total memory = 1528.66 (MB)
#Peak memory = 2444.73 (MB)
#Using multithreading with 8 threads.
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 8.8% of the total area was rechecked for DRC, and 37.7% required routing.
#   number of violations = 86
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	metal1        8       25       33
#	metal2        9       44       53
#	Totals       17       69       86
#192 out of 15757 instances (1.2%) need to be verified(marked ipoed), dirty area = 0.9%.
#0.0% of the total area is being checked for drcs
#0.0% of the total area was checked
#   number of violations = 86
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	metal1        8       25       33
#	metal2        9       44       53
#	Totals       17       69       86
#cpu time = 00:00:11, elapsed time = 00:00:02, memory = 1553.45 (MB), peak = 2444.73 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1548.85 (MB), peak = 2444.73 (MB)
#Complete Detail Routing.
#Total wire length = 311059 um.
#Total half perimeter of net bounding box = 245129 um.
#Total wire length on LAYER metal1 = 8411 um.
#Total wire length on LAYER metal2 = 91147 um.
#Total wire length on LAYER metal3 = 113449 um.
#Total wire length on LAYER metal4 = 52249 um.
#Total wire length on LAYER metal5 = 27707 um.
#Total wire length on LAYER metal6 = 16615 um.
#Total wire length on LAYER metal7 = 1221 um.
#Total wire length on LAYER metal8 = 261 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 127390
#Up-Via Summary (total 127390):
#           
#-----------------------
# metal1          62842
# metal2          49040
# metal3          10813
# metal4           3085
# metal5           1477
# metal6            111
# metal7             22
#-----------------------
#                127390 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:13
#Elapsed time = 00:00:02
#Increased memory = 18.07 (MB)
#Total memory = 1546.73 (MB)
#Peak memory = 2444.73 (MB)
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Tue Oct  4 22:00:23 2022
#
#
#Start Post Route Wire Spread.
#Done with 2010 horizontal wires in 7 hboxes and 751 vertical wires in 7 hboxes.
#Complete Post Route Wire Spread.
#
#Total wire length = 311737 um.
#Total half perimeter of net bounding box = 245129 um.
#Total wire length on LAYER metal1 = 8413 um.
#Total wire length on LAYER metal2 = 91289 um.
#Total wire length on LAYER metal3 = 113835 um.
#Total wire length on LAYER metal4 = 52357 um.
#Total wire length on LAYER metal5 = 27733 um.
#Total wire length on LAYER metal6 = 16628 um.
#Total wire length on LAYER metal7 = 1221 um.
#Total wire length on LAYER metal8 = 261 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 127390
#Up-Via Summary (total 127390):
#           
#-----------------------
# metal1          62842
# metal2          49040
# metal3          10813
# metal4           3085
# metal5           1477
# metal6            111
# metal7             22
#-----------------------
#                127390 
#
#   number of violations = 0
#cpu time = 00:00:03, elapsed time = 00:00:01, memory = 1547.48 (MB), peak = 2444.73 (MB)
#CELL_VIEW aes,init has no DRC violation.
#Total number of DRC violations = 0
#Post Route wire spread is done.
#Total wire length = 311737 um.
#Total half perimeter of net bounding box = 245129 um.
#Total wire length on LAYER metal1 = 8413 um.
#Total wire length on LAYER metal2 = 91289 um.
#Total wire length on LAYER metal3 = 113835 um.
#Total wire length on LAYER metal4 = 52357 um.
#Total wire length on LAYER metal5 = 27733 um.
#Total wire length on LAYER metal6 = 16628 um.
#Total wire length on LAYER metal7 = 1221 um.
#Total wire length on LAYER metal8 = 261 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 127390
#Up-Via Summary (total 127390):
#           
#-----------------------
# metal1          62842
# metal2          49040
# metal3          10813
# metal4           3085
# metal5           1477
# metal6            111
# metal7             22
#-----------------------
#                127390 
#
#detailRoute Statistics:
#Cpu time = 00:00:16
#Elapsed time = 00:00:03
#Increased memory = 16.71 (MB)
#Total memory = 1545.36 (MB)
#Peak memory = 2444.73 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#globalDetailRoute statistics:
#Cpu time = 00:00:25
#Elapsed time = 00:00:08
#Increased memory = -182.38 (MB)
#Total memory = 1338.57 (MB)
#Peak memory = 2444.73 (MB)
#Number of warnings = 21
#Total number of warnings = 22
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue Oct  4 22:00:24 2022
#
**optDesign ... cpu = 0:02:31, real = 0:00:45, mem = 1316.7M, totSessionCpu=0:11:22 **
-routeWithEco false                       # bool, default=false
-routeSelectedNetOnly false               # bool, default=false
-routeWithTimingDriven false              # bool, default=false, user setting
-routeWithSiDriven false                  # bool, default=false, user setting
New Signature Flow (restoreNanoRouteOptions) ....
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'aes' of instances=15757 and nets=18942 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design aes.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
**WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.13
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.14
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.14
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.28
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.28
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 0.28
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 7 - M7
      Thickness        : 0.8
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 8 - M8
      Thickness        : 0.8
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 9 - M9
      Thickness        : 2
      Min Width        : 0.8
      Layer Dielectric : 4.1
* Layer Id             : 10 - M10
      Thickness        : 2
      Min Width        : 0.8
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile /tmp/innovus_temp_195933_ic51_g111062625_O8ErF1/aes_195933_qiXDMO.rcdb.d -maxResLength 200  -basic
RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2211.6M)
Extracted 10.0009% (CPU Time= 0:00:00.5  MEM= 2247.6M)
Extracted 20.0008% (CPU Time= 0:00:00.7  MEM= 2247.6M)
Extracted 30.0008% (CPU Time= 0:00:00.8  MEM= 2247.6M)
Extracted 40.0007% (CPU Time= 0:00:01.0  MEM= 2247.6M)
Extracted 50.0007% (CPU Time= 0:00:01.1  MEM= 2247.6M)
Extracted 60.0006% (CPU Time= 0:00:01.2  MEM= 2247.6M)
Extracted 70.0006% (CPU Time= 0:00:01.4  MEM= 2247.6M)
Extracted 80.0005% (CPU Time= 0:00:01.5  MEM= 2247.6M)
Extracted 90.0005% (CPU Time= 0:00:01.7  MEM= 2247.6M)
Extracted 100% (CPU Time= 0:00:02.3  MEM= 2251.6M)
Number of Extracted Resistors     : 346112
Number of Extracted Ground Cap.   : 362096
Number of Extracted Coupling Cap. : 725512
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=3fF, relative_c_threshold=0.03, and total_c_threshold=5fF.
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2235.6M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:03.8  Real Time: 0:00:03.0  MEM: 2236.367M)
**optDesign ... cpu = 0:02:35, real = 0:00:48, mem = 1318.1M, totSessionCpu=0:11:26 **
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: aes
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Start delay calculation (fullDC) (8 T). (MEM=2230.48)
Initializing multi-corner resistance tables ...
AAE_INFO: 8 threads acquired from CTE.
Total number of fetched objects 18789
AAE_INFO-618: Total number of nets in the design is 18942,  99.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=2574.52 CPU=0:00:07.2 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2574.52 CPU=0:00:08.0 REAL=0:00:01.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2574.5M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 2574.5M)
Starting SI iteration 2
Start delay calculation (fullDC) (8 T). (MEM=2241.64)
Glitch Analysis: View generic_view -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View generic_view -- Total Number of Nets Analyzed = 18789. 
Total number of fetched objects 18789
AAE_INFO-618: Total number of nets in the design is 18942,  0.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=2583.07 CPU=0:00:00.3 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2583.07 CPU=0:00:00.4 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:12.0 real=0:00:03.0 totSessionCpu=0:11:38 mem=2581.1M)

------------------------------------------------------------
       Post-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 generic_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 18.202  | 18.202  | 18.931  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  9920   |  6131   |  3791   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      4 (4)       |   -0.040   |      4 (4)       |
|   max_tran     |     5 (503)      |   -0.096   |     5 (503)      |
|   max_fanout   |     33 (33)      |   -2977    |     33 (33)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 68.515%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:02:48, real = 0:00:51, mem = 1521.2M, totSessionCpu=0:11:38 **
Executing marking Critical Nets1
Footprint XOR2_X1 has at least 2 pins...
Footprint XNOR2_X1 has at least 3 pins...
Footprint TLAT_X1 has at least 4 pins...
Footprint SDFF_X1 has at least 5 pins...
*** Number of Vt Cells Partition = 1
Running postRoute recovery in postEcoRoute mode
**optDesign ... cpu = 0:02:48, real = 0:00:51, mem = 1521.2M, totSessionCpu=0:11:38 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in postEcoRoute mode (cpu=0:00:01, real=0:00:01, mem=2272.61M, totSessionCpu=0:11:39).
**optDesign ... cpu = 0:02:48, real = 0:00:52, mem = 1521.5M, totSessionCpu=0:11:39 **

Latch borrow mode reset to max_borrow
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:02:49, real = 0:00:52, mem = 1522.3M, totSessionCpu=0:11:39 **

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 generic_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 18.202  | 18.202  | 18.931  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  9920   |  6131   |  3791   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      4 (4)       |   -0.040   |      4 (4)       |
|   max_tran     |     5 (503)      |   -0.096   |     5 (503)      |
|   max_fanout   |     33 (33)      |   -2977    |     33 (33)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 68.515%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:02:50, real = 0:00:54, mem = 1523.6M, totSessionCpu=0:11:41 **
 ReSet Options after AAE Based Opt flow 
Opt: RC extraction mode changed to 'detail'
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
<CMD> report_timing
Path 1: MET Setup Check with Pin core_dec_block_block_w2_reg_reg[20]/CK 
Endpoint:   core_dec_block_block_w2_reg_reg[20]/D (v) checked with  leading 
edge of 'VCLK'
Beginpoint: encdec_reg_reg/QN                     (^) triggered by  leading 
edge of 'VCLK'
Path Groups: {VCLK}
Analysis View: generic_view
Other End Arrival Time          0.000
- Setup                         0.053
+ Phase Shift                  20.000
= Required Time                19.947
- Arrival Time                  1.745
= Slack Time                   18.202
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                     |              |           |       |  Time   |   Time   | 
     |-------------------------------------+--------------+-----------+-------+---------+----------| 
     | encdec_reg_reg                      | CK ^         |           |       |   0.000 |   18.202 | 
     | encdec_reg_reg                      | CK ^ -> QN ^ | DFFR_X1   | 0.123 |   0.123 |   18.325 | 
     | FE_OCPC2123_n_1354                  | A ^ -> ZN v  | INV_X4    | 0.015 |   0.138 |   18.340 | 
     | g60581                              | A1 v -> ZN ^ | NAND2_X2  | 0.023 |   0.161 |   18.363 | 
     | g60560                              | A2 ^ -> ZN v | NAND2_X4  | 0.048 |   0.209 |   18.411 | 
     | core_keymem_g142361                 | A1 v -> ZN ^ | NAND2_X4  | 0.143 |   0.352 |   18.554 | 
     | FE_DBTC20_core_keymem_n_97779       | A ^ -> ZN v  | INV_X16   | 0.023 |   0.375 |   18.577 | 
     | core_keymem_g142031                 | A2 v -> ZN ^ | NAND2_X4  | 0.233 |   0.609 |   18.810 | 
     | FE_DBTC3_core_keymem_n_97322        | A ^ -> ZN v  | INV_X32   | 0.016 |   0.624 |   18.826 | 
     | core_keymem_g141305                 | B1 v -> ZN ^ | AOI22_X1  | 0.325 |   0.949 |   19.151 | 
     | core_keymem_g140641                 | A4 ^ -> ZN ^ | AND4_X1   | 0.067 |   1.016 |   19.218 | 
     | core_keymem_g140413                 | A1 ^ -> ZN v | NAND4_X1  | 0.179 |   1.195 |   19.397 | 
     | FE_RC_349_0                         | A1 v -> ZN ^ | NAND2_X1  | 0.083 |   1.278 |   19.480 | 
     | FE_RC_346_0                         | A2 ^ -> ZN v | NAND2_X4  | 0.030 |   1.309 |   19.511 | 
     | core_dec_block_g93182               | B v -> ZN ^  | XNOR2_X1  | 0.136 |   1.445 |   19.647 | 
     | core_dec_block_g92901               | A ^ -> ZN ^  | XNOR2_X1  | 0.074 |   1.519 |   19.721 | 
     | core_dec_block_g91795               | A ^ -> ZN ^  | XNOR2_X1  | 0.052 |   1.571 |   19.773 | 
     | core_dec_block_g91072               | A ^ -> ZN ^  | XNOR2_X1  | 0.047 |   1.618 |   19.820 | 
     | core_dec_block_g90573__9906         | A ^ -> ZN ^  | XNOR2_X1  | 0.046 |   1.664 |   19.866 | 
     | core_dec_block_g90252__5795         | A ^ -> ZN ^  | XNOR2_X1  | 0.047 |   1.711 |   19.913 | 
     | core_dec_block_g89919__5703         | B1 ^ -> ZN v | OAI221_X1 | 0.034 |   1.745 |   19.947 | 
     | core_dec_block_block_w2_reg_reg[20] | D v          | DFFR_X1   | 0.000 |   1.745 |   19.947 | 
     +---------------------------------------------------------------------------------------------+ 

<CMD> getCTSMode -engine -quiet
<CMD> getFillerMode -quiet
<CMD> addFiller -cell {FILLCELL_X1 FILLCELL_X2 FILLCELL_X4 FILLCELL_X8 FILLCELL_X16 FILLCELL_X32} -prefix FILL
**WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute -target command to make the DRC clean.
Type 'man IMPSP-5217' for more detail.
*INFO: Adding fillers to top-module.
*INFO:   Added 71 filler insts (cell FILLCELL_X32 / prefix FILL).
*INFO:   Added 255 filler insts (cell FILLCELL_X16 / prefix FILL).
*INFO:   Added 1023 filler insts (cell FILLCELL_X8 / prefix FILL).
*INFO:   Added 5712 filler insts (cell FILLCELL_X4 / prefix FILL).
*INFO:   Added 22670 filler insts (cell FILLCELL_X1 / prefix FILL).
*INFO:   Added 0 filler inst  (cell FILLCELL_X2 / prefix FILL).
*INFO: Total 29731 filler insts added - prefix FILL (CPU: 0:00:03.1).
For 29731 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
*INFO: Filler mode add_fillers_with_drc is default true to avoid gaps, which may add fillers with violations. Please check the violations for FILLER_incr* fillers and fix them before routeDesign. Set it to false can avoid the violation but may leave gaps.
*INFO: Second pass addFiller without DRC checking.
*INFO: Adding fillers to top-module.
*INFO:   Added 0 filler inst  (cell FILLCELL_X32 / prefix FILL_incr).
*INFO:   Added 0 filler inst  (cell FILLCELL_X16 / prefix FILL_incr).
*INFO:   Added 0 filler inst  (cell FILLCELL_X8 / prefix FILL_incr).
*INFO:   Added 0 filler inst  (cell FILLCELL_X4 / prefix FILL_incr).
*INFO:   Added 217 filler insts (cell FILLCELL_X1 / prefix FILL_incr).
*INFO:   Added 0 filler inst  (cell FILLCELL_X2 / prefix FILL_incr).
*INFO: Total 217 filler insts added - prefix FILL_incr (CPU: 0:00:00.0).
For 217 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
Pre-route DRC Violation:	217
<CMD> saveDesign final
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
#% Begin save design ... (date=10/04 22:05:42, mem=1537.0M)
% Begin Save ccopt configuration ... (date=10/04 22:05:42, mem=1537.0M)
% End Save ccopt configuration ... (date=10/04 22:05:42, total cpu=0:00:00.0, real=0:00:00.0, peak res=1537.2M, current mem=1537.2M)
% Begin Save netlist data ... (date=10/04 22:05:42, mem=1537.2M)
Writing Binary DB to final.dat/vbin/aes.v.bin in multi-threaded mode...
% End Save netlist data ... (date=10/04 22:05:42, total cpu=0:00:00.1, real=0:00:00.0, peak res=1537.2M, current mem=1537.1M)
Saving symbol-table file in separate thread ...
Saving congestion map file in separate thread ...
Saving congestion map file final.dat/aes.route.congmap.gz ...
% Begin Save AAE data ... (date=10/04 22:05:42, mem=1537.6M)
Saving AAE Data ...
% End Save AAE data ... (date=10/04 22:05:42, total cpu=0:00:00.0, real=0:00:00.0, peak res=1537.6M, current mem=1537.6M)
Saving preference file final.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving Drc markers ...
... 217 markers are saved ...
... 0 geometry drc markers are saved ...
... 0 antenna drc markers are saved ...
Saving special route data file in separate thread ...
Saving PG file in separate thread ...
Saving placement file in separate thread ...
Saving route file in separate thread ...
Saving property file in separate thread ...
Saving PG file final.dat/aes.pg.gz, version#2, (Created by Innovus v20.10-p004_1 on Tue Oct  4 22:05:42 2022)
** Saving stdCellPlacement_binary (version# 2) ...
Saving property file final.dat/aes.prop
*** Completed saveProperty (cpu=0:00:00.1 real=0:00:00.0 mem=2339.1M) ***
Save Adaptive View Pruning View Names to Binary file
TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
*** Completed savePGFile (cpu=0:00:00.2 real=0:00:01.0 mem=2339.1M) ***
TAT_INFO: ::savePGFile REAL = 1 : CPU = 0 : MEM = 0.
TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
*** Completed saveRoute (cpu=0:00:00.3 real=0:00:01.0 mem=2331.1M) ***
TAT_INFO: ::saveRoute REAL = 1 : CPU = 0 : MEM = 0.
TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
#Saving pin access data to file final.dat/aes.apa ...
#
TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
% Begin Save power constraints data ... (date=10/04 22:05:43, mem=1538.4M)
% End Save power constraints data ... (date=10/04 22:05:44, total cpu=0:00:00.0, real=0:00:00.0, peak res=1538.4M, current mem=1538.4M)
generic_rc_corner
Generated self-contained design final.dat
#% End save design ... (date=10/04 22:05:47, total cpu=0:00:04.1, real=0:00:05.0, peak res=1538.4M, current mem=1537.6M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> report_timing > timing.rpt
<CMD> report_area > area.rpt
<CMD> report_route -summary > route.rpt
###############################################################
#  Generated by:      Cadence Innovus 20.10-p004_1
#  OS:                Linux x86_64(Host ID ic51)
#  Generated on:      Tue Oct  4 22:09:28 2022
#  Design:            aes
#  Command:           report_route -summary > route.rpt
###############################################################


Statistics for design aes :

+-------------------+----------+
|   Design Metric   |   Count  |
+-------------------+----------+
|   Instances       |   45705  |
|   Nets            |   18789  |
|   Tri-State Nets  |       0  |
|   Degen nets      |    2647  |
|   Pins            |   63245  |
|   I/O Terminals   |      76  |
+-------------------+----------+


Net Pin Statistics :

+------------------+----------------+---------------+
|     Number of    |    Number of   |   Percentage  |
|  Connected Pins  |      Nets      |    of Nets    |
+------------------+----------------+---------------+
|              1   |         2647   |      14.088   |
|              2   |         9089   |      48.374   |
|              3   |         3852   |      20.501   |
|              4   |         1024   |       5.450   |
|              5   |          791   |       1.756   |
|              6   |          330   |       1.756   |
|              7   |          139   |       0.740   |
|              8   |          110   |       0.585   |
|              9   |           83   |       0.442   |
|           >=10   |          724   |       3.853   |
+------------------+----------------+---------------+


Wire Length Statistics :

+----------------+-----------------+
|   Layer Name   |   Wire Length   |
+----------------+-----------------+
|     metal1     |     8412.61 um  |
|     metal2     |    91289.28 um  |
|     metal3     |   113834.69 um  |
|     metal4     |    52357.20 um  |
|     metal5     |    27732.90 um  |
|     metal6     |    16627.52 um  |
|     metal7     |     1221.08 um  |
|     metal8     |      261.24 um  |
|     metal9     |        0.00 um  |
|    metal10     |        0.00 um  |
+----------------+-----------------+
|     Total      |  311736.518 um  |
+----------------+-----------------+


Via Count Statistics :

+----------------+---------+
|  Via-cut Name  |  Count  |
+----------------+---------+
|     VIA01      |      0  |
|     VIA12      |  62842  |
|     VIA23      |  49040  |
|     VIA34      |  10813  |
|     VIA45      |   3085  |
|     VIA56      |   1477  |
|     VIA67      |    111  |
|     VIA78      |     22  |
|     VIA89      |      0  |
|     VIA910     |      0  |
+----------------+---------+
|     Total      | 127390  |
+----------------+---------+




*** Net length and connection length statistics (cell aes) ***

Total net length = 237738.575 (120686.915 117051.660)

Avg net length = 12.653 (sigma = 29.451)
Sqrt of avg square net length = 32.054

Avg connection length = 5.047 (sigma = 6.219)
Sqrt of avg square connection length = 8.009

Net and connection length distribution:

+-------------------------+------------------+-------------------+
|                         |  Number of Nets  |   Number of Nets  |
|      Length Range       |       with       |        with       |
|                         |    Wire Length   |  Fly-line Length  |
+-------------------------+------------------+-------------------+
|       0.00 um - 3.80 um |            8577  |            11817  |
|       3.80 um - 7.60 um |            4419  |             4244  |
|      7.60 um - 11.40 um |            1706  |             1235  |
|     11.40 um - 15.20 um |             839  |              523  |
|     15.20 um - 19.00 um |             576  |              307  |
|     19.00 um - 22.80 um |             390  |              181  |
|     22.80 um - 26.60 um |             282  |              135  |
|     26.60 um - 30.40 um |             218  |               74  |
|     30.40 um - 34.20 um |             207  |               58  |
|     34.20 um - 38.00 um |             173  |               44  |
|     38.00 um - 41.80 um |             159  |               28  |
|     41.80 um - 45.60 um |             140  |               26  |
|     45.60 um - 49.40 um |             153  |               23  |
|     49.40 um - 53.20 um |             115  |               18  |
|     53.20 um - 57.00 um |              77  |               12  |
|     57.00 um - 60.80 um |              56  |               13  |
|     60.80 um - 64.60 um |              43  |               10  |
|     64.60 um - 68.40 um |              34  |                5  |
|     68.40 um - 72.20 um |              41  |                6  |
|     72.20 um - 76.00 um |              27  |                7  |
|     76.00 um - 79.80 um |              33  |               13  |
|     79.80 um - 83.60 um |              28  |                4  |
|     83.60 um - 87.40 um |              22  |                3  |
|     87.40 um - 91.20 um |              20  |                1  |
|     91.20 um - 95.00 um |              14  |                0  |
|     95.00 um - 98.80 um |              18  |                0  |
|    98.80 um - 102.60 um |              17  |                0  |
|   102.60 um - 106.40 um |              16  |                0  |
|   106.40 um - 110.20 um |              10  |                1  |
|   110.20 um - 114.00 um |              12  |                0  |
|   114.00 um - 117.80 um |               8  |                0  |
|   117.80 um - 121.60 um |              15  |                0  |
|   121.60 um - 125.40 um |               9  |                0  |
|   125.40 um - 129.20 um |               6  |                0  |
|   129.20 um - 133.00 um |              13  |                1  |
|   133.00 um - 136.80 um |              10  |                0  |
|   136.80 um - 140.60 um |               9  |                0  |
|   140.60 um - 144.40 um |              10  |                0  |
|   144.40 um - 148.20 um |              14  |                0  |
|   148.20 um - 152.00 um |              19  |                0  |
|   152.00 um - 155.80 um |              13  |                0  |
|   155.80 um - 159.60 um |              22  |                0  |
|   159.60 um - 163.40 um |              15  |                0  |
|   163.40 um - 167.20 um |              13  |                0  |
|   167.20 um - 171.00 um |              10  |                0  |
|   171.00 um - 174.80 um |              10  |                0  |
|   174.80 um - 178.60 um |              10  |                0  |
|   178.60 um - 182.40 um |              10  |                0  |
|   182.40 um - 186.20 um |               9  |                0  |
|   186.20 um - 190.00 um |              12  |                0  |
|   190.00 um - 193.80 um |               8  |                0  |
|   193.80 um - 197.60 um |               8  |                0  |
|   197.60 um - 201.40 um |               8  |                0  |
|   201.40 um - 205.20 um |               6  |                0  |
|   205.20 um - 209.00 um |               8  |                0  |
|   209.00 um - 212.80 um |               4  |                0  |
|   212.80 um - 216.60 um |               9  |                0  |
|   216.60 um - 220.40 um |               8  |                0  |
|   220.40 um - 224.20 um |               4  |                0  |
|   224.20 um - 228.00 um |               3  |                0  |
|   228.00 um - 231.80 um |               3  |                0  |
|   231.80 um - 235.60 um |               3  |                0  |
|   235.60 um - 239.40 um |               2  |                0  |
|   239.40 um - 243.20 um |               3  |                0  |
|   243.20 um - 247.00 um |               5  |                0  |
|   247.00 um - 250.80 um |               2  |                0  |
|   254.60 um - 258.40 um |               1  |                0  |
|   258.40 um - 262.20 um |               5  |                0  |
|   262.20 um - 266.00 um |               3  |                0  |
|   266.00 um - 269.80 um |               1  |                0  |
|   269.80 um - 273.60 um |               2  |                0  |
|   273.60 um - 277.40 um |               1  |                0  |
|   277.40 um - 281.20 um |               4  |                0  |
|   281.20 um - 285.00 um |               2  |                0  |
|   285.00 um - 288.80 um |               1  |                0  |
|   288.80 um - 292.60 um |               4  |                0  |
|   292.60 um - 296.40 um |               1  |                0  |
|   300.20 um - 304.00 um |               2  |                0  |
|   304.00 um - 307.80 um |               1  |                0  |
|   315.40 um - 319.20 um |               1  |                0  |
|   319.20 um - 323.00 um |               1  |                0  |
|   323.00 um - 326.80 um |               2  |                0  |
|   330.60 um - 334.40 um |               1  |                0  |
|   334.40 um - 338.20 um |               1  |                0  |
|   342.00 um - 345.80 um |               2  |                0  |
|   345.80 um - 349.60 um |               5  |                0  |
|   349.60 um - 353.40 um |               1  |                0  |
|   353.40 um - 357.20 um |               1  |                0  |
|   361.00 um - 364.80 um |               2  |                0  |
| 752400.00 um - infinity |               1  |                0  |
+-------------------------+------------------+-------------------+


Total number of long connections = 0
Io: nrCon=0


<CMD> verify_drc > drc.rpt
 *** Starting Verify DRC (MEM: 2276.2) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading
 VERIFY DRC ...... Thread : 4 finished.
 VERIFY DRC ...... Thread : 2 finished.
 VERIFY DRC ...... Thread : 3 finished.

  Verification Complete : 37 Viols.

 Violation Summary By Layer and Type:

	          Short   Totals
	metal1       37       37
	Totals       37       37

 *** End Verify DRC (CPU: 0:00:03.4  ELAPSED TIME: 1.00  MEM: 113.0M) ***


*** Memory Usage v#1 (Current mem = 2354.223M, initial mem = 268.254M) ***
*** Message Summary: 12017 warning(s), 0 error(s)

--- Ending "Innovus" (totcpu=0:13:14, real=0:55:02, mem=2354.2M) ---
