
*** Running vivado
    with args -log lab9.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source lab9.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source lab9.tcl -notrace
Command: synth_design -top lab9 -part xc7a35ticpg236-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35ti-cpg236'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti-cpg236'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 20127 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1278.773 ; gain = 75.996 ; free physical = 8997 ; free virtual = 28622
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'lab9' [/nfs/nfs7/home/huang238/lab9/lab9.srcs/sources_1/new/main.v:21]
	Parameter F1 bound to: 5'b00000 
	Parameter F11 bound to: 5'b00001 
	Parameter F12 bound to: 5'b00010 
	Parameter F13 bound to: 5'b00011 
	Parameter F14 bound to: 5'b00100 
	Parameter F2 bound to: 5'b00101 
	Parameter F21 bound to: 5'b00110 
	Parameter F22 bound to: 5'b00111 
	Parameter F23 bound to: 5'b01000 
	Parameter F24 bound to: 5'b01001 
	Parameter F3 bound to: 5'b01010 
	Parameter F31 bound to: 5'b01011 
	Parameter F32 bound to: 5'b01100 
	Parameter F33 bound to: 5'b01101 
	Parameter F34 bound to: 5'b01110 
	Parameter F4 bound to: 5'b01111 
	Parameter F41 bound to: 5'b10000 
	Parameter F42 bound to: 5'b10001 
	Parameter F43 bound to: 5'b10010 
	Parameter F44 bound to: 5'b10011 
INFO: [Synth 8-155] case statement is not full and has no default [/nfs/nfs7/home/huang238/lab9/lab9.srcs/sources_1/new/main.v:78]
INFO: [Synth 8-155] case statement is not full and has no default [/nfs/nfs7/home/huang238/lab9/lab9.srcs/sources_1/new/main.v:138]
INFO: [Synth 8-256] done synthesizing module 'lab9' (1#1) [/nfs/nfs7/home/huang238/lab9/lab9.srcs/sources_1/new/main.v:21]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1319.289 ; gain = 116.512 ; free physical = 9007 ; free virtual = 28633
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1319.289 ; gain = 116.512 ; free physical = 9007 ; free virtual = 28633
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35ticpg236-1L
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/nfs/nfs7/home/huang238/lab9/lab9.srcs/constrs_1/new/main.xdc]
Finished Parsing XDC File [/nfs/nfs7/home/huang238/lab9/lab9.srcs/constrs_1/new/main.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/nfs/nfs7/home/huang238/lab9/lab9.srcs/constrs_1/new/main.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/lab9_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/lab9_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1686.691 ; gain = 0.000 ; free physical = 8737 ; free virtual = 28363
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1686.691 ; gain = 483.914 ; free physical = 8847 ; free virtual = 28472
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35ticpg236-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1686.691 ; gain = 483.914 ; free physical = 8847 ; free virtual = 28472
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1686.691 ; gain = 483.914 ; free physical = 8847 ; free virtual = 28473
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'lab9'
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [/nfs/nfs7/home/huang238/lab9/lab9.srcs/sources_1/new/main.v:68]
INFO: [Synth 8-5546] ROM "an" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "seg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "led" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element q_reg was removed.  [/nfs/nfs7/home/huang238/lab9/lab9.srcs/sources_1/new/main.v:59]
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [/nfs/nfs7/home/huang238/lab9/lab9.srcs/sources_1/new/main.v:68]
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [/nfs/nfs7/home/huang238/lab9/lab9.srcs/sources_1/new/main.v:68]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      F1 |                            00000 |                            00000
                     F12 |                            00001 |                            00010
                     F13 |                            00010 |                            00011
                     F14 |                            00011 |                            00100
                     F24 |                            00100 |                            01001
                     F34 |                            00101 |                            01110
                     F44 |                            00110 |                            10011
                      F4 |                            00111 |                            01111
                     F41 |                            01000 |                            10000
                     F42 |                            01001 |                            10001
                     F43 |                            01010 |                            10010
                     F33 |                            01011 |                            01101
                      F3 |                            01100 |                            01010
                     F31 |                            01101 |                            01011
                     F32 |                            01110 |                            01100
                     F22 |                            01111 |                            00111
                      F2 |                            10000 |                            00101
                     F21 |                            10001 |                            00110
                     F11 |                            10010 |                            00001
                     F23 |                            10011 |                            01000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'lab9'
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [/nfs/nfs7/home/huang238/lab9/lab9.srcs/sources_1/new/main.v:68]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1686.691 ; gain = 483.914 ; free physical = 8839 ; free virtual = 28464
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Muxes : 
	  20 Input      7 Bit        Muxes := 1     
	  29 Input      5 Bit        Muxes := 1     
	  20 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
	  20 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module lab9 
Detailed RTL Component Info : 
+---Muxes : 
	  20 Input      7 Bit        Muxes := 1     
	  29 Input      5 Bit        Muxes := 1     
	  20 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
	  20 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element q_reg was removed.  [/nfs/nfs7/home/huang238/lab9/lab9.srcs/sources_1/new/main.v:59]
WARNING: [Synth 8-3917] design lab9 has port seg[4] driven by constant 0
WARNING: [Synth 8-3917] design lab9 has port seg[3] driven by constant 0
WARNING: [Synth 8-3917] design lab9 has port seg[2] driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1686.691 ; gain = 483.914 ; free physical = 8829 ; free virtual = 28455
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1686.691 ; gain = 483.914 ; free physical = 8707 ; free virtual = 28333
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1686.691 ; gain = 483.914 ; free physical = 8707 ; free virtual = 28333
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1686.691 ; gain = 483.914 ; free physical = 8706 ; free virtual = 28332
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1686.691 ; gain = 483.914 ; free physical = 8710 ; free virtual = 28331
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1686.691 ; gain = 483.914 ; free physical = 8710 ; free virtual = 28331
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1686.691 ; gain = 483.914 ; free physical = 8710 ; free virtual = 28331
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1686.691 ; gain = 483.914 ; free physical = 8710 ; free virtual = 28331
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1686.691 ; gain = 483.914 ; free physical = 8710 ; free virtual = 28331
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1686.691 ; gain = 483.914 ; free physical = 8710 ; free virtual = 28331
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     7|
|3     |LUT1   |    26|
|4     |LUT2   |     1|
|5     |LUT3   |     1|
|6     |LUT4   |     4|
|7     |LUT5   |    17|
|8     |LUT6   |     7|
|9     |MUXF7  |     2|
|10    |FDRE   |    31|
|11    |IBUF   |     6|
|12    |OBUF   |    16|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   119|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1686.691 ; gain = 483.914 ; free physical = 8710 ; free virtual = 28331
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 9 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1686.691 ; gain = 116.512 ; free physical = 8761 ; free virtual = 28382
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1686.691 ; gain = 483.914 ; free physical = 8764 ; free virtual = 28384
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

24 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1686.691 ; gain = 497.500 ; free physical = 8738 ; free virtual = 28359
INFO: [Common 17-1381] The checkpoint '/nfs/nfs7/home/huang238/lab9/lab9.runs/synth_1/lab9.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1686.691 ; gain = 0.000 ; free physical = 8739 ; free virtual = 28360
INFO: [Common 17-206] Exiting Vivado at Fri Dec  8 16:53:14 2017...
