
*** Running vivado
    with args -log lightDisplay.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source lightDisplay.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source lightDisplay.tcl -notrace
Command: synth_design -top lightDisplay -part xc7a35tcpg236-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-2
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10925 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1676.855 ; gain = 152.719 ; free physical = 9292 ; free virtual = 19149
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'lightDisplay' [/home/divyanshu/Desktop/COL215/Assignment5/Assignment5.srcs/sources_1/new/design.vhd:16]
WARNING: [Synth 8-614] signal 'state2' is read in the process but is not in the sensitivity list [/home/divyanshu/Desktop/COL215/Assignment5/Assignment5.srcs/sources_1/new/design.vhd:42]
WARNING: [Synth 8-614] signal 'counter_new' is read in the process but is not in the sensitivity list [/home/divyanshu/Desktop/COL215/Assignment5/Assignment5.srcs/sources_1/new/design.vhd:42]
WARNING: [Synth 8-614] signal 'counter_2' is read in the process but is not in the sensitivity list [/home/divyanshu/Desktop/COL215/Assignment5/Assignment5.srcs/sources_1/new/design.vhd:42]
WARNING: [Synth 8-614] signal 'Sampled_number' is read in the process but is not in the sensitivity list [/home/divyanshu/Desktop/COL215/Assignment5/Assignment5.srcs/sources_1/new/design.vhd:42]
WARNING: [Synth 8-614] signal 'btnR' is read in the process but is not in the sensitivity list [/home/divyanshu/Desktop/COL215/Assignment5/Assignment5.srcs/sources_1/new/design.vhd:42]
WARNING: [Synth 8-614] signal 'Number' is read in the process but is not in the sensitivity list [/home/divyanshu/Desktop/COL215/Assignment5/Assignment5.srcs/sources_1/new/design.vhd:42]
WARNING: [Synth 8-614] signal 'btnL' is read in the process but is not in the sensitivity list [/home/divyanshu/Desktop/COL215/Assignment5/Assignment5.srcs/sources_1/new/design.vhd:133]
WARNING: [Synth 8-614] signal 'Number' is read in the process but is not in the sensitivity list [/home/divyanshu/Desktop/COL215/Assignment5/Assignment5.srcs/sources_1/new/design.vhd:133]
WARNING: [Synth 8-614] signal 'state2' is read in the process but is not in the sensitivity list [/home/divyanshu/Desktop/COL215/Assignment5/Assignment5.srcs/sources_1/new/design.vhd:136]
WARNING: [Synth 8-614] signal 'Entered_Number' is read in the process but is not in the sensitivity list [/home/divyanshu/Desktop/COL215/Assignment5/Assignment5.srcs/sources_1/new/design.vhd:136]
INFO: [Synth 8-638] synthesizing module 'singleDisplay' [/home/divyanshu/Desktop/COL215/Assignment5/Assignment5.srcs/sources_1/new/helper.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'singleDisplay' (1#1) [/home/divyanshu/Desktop/COL215/Assignment5/Assignment5.srcs/sources_1/new/helper.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'lightDisplay' (2#1) [/home/divyanshu/Desktop/COL215/Assignment5/Assignment5.srcs/sources_1/new/design.vhd:16]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1730.605 ; gain = 206.469 ; free physical = 9314 ; free virtual = 19173
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1736.543 ; gain = 212.406 ; free physical = 9310 ; free virtual = 19169
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1736.543 ; gain = 212.406 ; free physical = 9310 ; free virtual = 19169
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/divyanshu/Desktop/COL215/Assignment5/Assignment5.srcs/constrs_1/new/constraints.xdc]
WARNING: [Vivado 12-507] No nets matched 'btnL_IBUF'. [/home/divyanshu/Desktop/COL215/Assignment5/Assignment5.srcs/constrs_1/new/constraints.xdc:140]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/divyanshu/Desktop/COL215/Assignment5/Assignment5.srcs/constrs_1/new/constraints.xdc:140]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'btnR_IBUF'. [/home/divyanshu/Desktop/COL215/Assignment5/Assignment5.srcs/constrs_1/new/constraints.xdc:141]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/divyanshu/Desktop/COL215/Assignment5/Assignment5.srcs/constrs_1/new/constraints.xdc:141]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/divyanshu/Desktop/COL215/Assignment5/Assignment5.srcs/constrs_1/new/constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/divyanshu/Desktop/COL215/Assignment5/Assignment5.srcs/constrs_1/new/constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/lightDisplay_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/lightDisplay_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1911.262 ; gain = 0.000 ; free physical = 9218 ; free virtual = 19077
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1911.262 ; gain = 0.000 ; free physical = 9218 ; free virtual = 19077
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1911.262 ; gain = 387.125 ; free physical = 9283 ; free virtual = 19141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1911.262 ; gain = 387.125 ; free physical = 9283 ; free virtual = 19141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1911.262 ; gain = 387.125 ; free physical = 9283 ; free virtual = 19141
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "anode" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-327] inferring latch for variable 'digit_A_reg' [/home/divyanshu/Desktop/COL215/Assignment5/Assignment5.srcs/sources_1/new/design.vhd:72]
WARNING: [Synth 8-327] inferring latch for variable 'digit_B_reg' [/home/divyanshu/Desktop/COL215/Assignment5/Assignment5.srcs/sources_1/new/design.vhd:72]
WARNING: [Synth 8-327] inferring latch for variable 'digit_C_reg' [/home/divyanshu/Desktop/COL215/Assignment5/Assignment5.srcs/sources_1/new/design.vhd:72]
WARNING: [Synth 8-327] inferring latch for variable 'digit_D_reg' [/home/divyanshu/Desktop/COL215/Assignment5/Assignment5.srcs/sources_1/new/design.vhd:72]
WARNING: [Synth 8-327] inferring latch for variable 'brightness_reg' [/home/divyanshu/Desktop/COL215/Assignment5/Assignment5.srcs/sources_1/new/design.vhd:82]
WARNING: [Synth 8-327] inferring latch for variable 'Sampled_number_reg' [/home/divyanshu/Desktop/COL215/Assignment5/Assignment5.srcs/sources_1/new/design.vhd:137]
WARNING: [Synth 8-327] inferring latch for variable 'Entered_Number_reg' [/home/divyanshu/Desktop/COL215/Assignment5/Assignment5.srcs/sources_1/new/design.vhd:134]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1911.262 ; gain = 387.125 ; free physical = 9273 ; free virtual = 19133
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module lightDisplay 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 5     
Module singleDisplay 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'counter_2_reg[5]' (FD) to 'counter_new_reg[2]'
INFO: [Synth 8-3886] merging instance 'counter_2_reg[6]' (FDR) to 'counter_new_reg[31]'
INFO: [Synth 8-3886] merging instance 'counter_2_reg[7]' (FDR) to 'counter_new_reg[31]'
INFO: [Synth 8-3886] merging instance 'counter_2_reg[8]' (FDR) to 'counter_new_reg[31]'
INFO: [Synth 8-3886] merging instance 'counter_2_reg[9]' (FDR) to 'counter_new_reg[31]'
INFO: [Synth 8-3886] merging instance 'counter_2_reg[10]' (FDR) to 'counter_new_reg[31]'
INFO: [Synth 8-3886] merging instance 'counter_2_reg[11]' (FDR) to 'counter_new_reg[31]'
INFO: [Synth 8-3886] merging instance 'counter_2_reg[12]' (FDR) to 'counter_new_reg[31]'
INFO: [Synth 8-3886] merging instance 'counter_2_reg[13]' (FDR) to 'counter_new_reg[31]'
INFO: [Synth 8-3886] merging instance 'counter_2_reg[14]' (FDR) to 'counter_new_reg[31]'
INFO: [Synth 8-3886] merging instance 'counter_2_reg[15]' (FDR) to 'counter_new_reg[31]'
INFO: [Synth 8-3886] merging instance 'counter_2_reg[16]' (FDR) to 'counter_new_reg[31]'
INFO: [Synth 8-3886] merging instance 'counter_2_reg[17]' (FDR) to 'counter_new_reg[31]'
INFO: [Synth 8-3886] merging instance 'counter_2_reg[18]' (FDR) to 'counter_new_reg[31]'
INFO: [Synth 8-3886] merging instance 'counter_2_reg[19]' (FDR) to 'counter_new_reg[31]'
INFO: [Synth 8-3886] merging instance 'counter_2_reg[20]' (FDR) to 'counter_new_reg[31]'
INFO: [Synth 8-3886] merging instance 'counter_2_reg[21]' (FDR) to 'counter_new_reg[31]'
INFO: [Synth 8-3886] merging instance 'counter_2_reg[22]' (FDR) to 'counter_new_reg[31]'
INFO: [Synth 8-3886] merging instance 'counter_2_reg[23]' (FDR) to 'counter_new_reg[31]'
INFO: [Synth 8-3886] merging instance 'counter_2_reg[24]' (FDR) to 'counter_new_reg[31]'
INFO: [Synth 8-3886] merging instance 'counter_2_reg[25]' (FDR) to 'counter_new_reg[31]'
INFO: [Synth 8-3886] merging instance 'counter_2_reg[26]' (FDR) to 'counter_new_reg[31]'
INFO: [Synth 8-3886] merging instance 'counter_2_reg[27]' (FDR) to 'counter_new_reg[31]'
INFO: [Synth 8-3886] merging instance 'counter_2_reg[28]' (FDR) to 'counter_new_reg[31]'
INFO: [Synth 8-3886] merging instance 'counter_2_reg[29]' (FDR) to 'counter_new_reg[31]'
INFO: [Synth 8-3886] merging instance 'counter_2_reg[30]' (FDR) to 'counter_new_reg[31]'
INFO: [Synth 8-3886] merging instance 'counter_2_reg[31]' (FDR) to 'counter_new_reg[31]'
INFO: [Synth 8-3886] merging instance 'state2_reg[1]' (FD) to 'counter_new_reg[1]'
INFO: [Synth 8-3886] merging instance 'state2_reg[0]' (FD) to 'counter_new_reg[0]'
INFO: [Synth 8-3886] merging instance 'counter_new_reg[31]' (FDR) to 'counter_new_reg[30]'
INFO: [Synth 8-3886] merging instance 'counter_new_reg[30]' (FDR) to 'counter_new_reg[29]'
INFO: [Synth 8-3886] merging instance 'counter_new_reg[29]' (FDR) to 'counter_new_reg[28]'
INFO: [Synth 8-3886] merging instance 'counter_new_reg[28]' (FDR) to 'counter_new_reg[27]'
INFO: [Synth 8-3886] merging instance 'counter_new_reg[27]' (FDR) to 'counter_new_reg[26]'
INFO: [Synth 8-3886] merging instance 'counter_new_reg[26]' (FDR) to 'counter_new_reg[25]'
INFO: [Synth 8-3886] merging instance 'counter_new_reg[25]' (FDR) to 'counter_new_reg[24]'
INFO: [Synth 8-3886] merging instance 'counter_new_reg[24]' (FDR) to 'counter_new_reg[23]'
INFO: [Synth 8-3886] merging instance 'counter_new_reg[23]' (FDR) to 'counter_new_reg[22]'
INFO: [Synth 8-3886] merging instance 'counter_new_reg[22]' (FDR) to 'counter_new_reg[21]'
INFO: [Synth 8-3886] merging instance 'counter_new_reg[21]' (FDR) to 'counter_new_reg[20]'
INFO: [Synth 8-3886] merging instance 'counter_new_reg[20]' (FDR) to 'counter_new_reg[19]'
INFO: [Synth 8-3886] merging instance 'counter_new_reg[19]' (FDR) to 'counter_new_reg[18]'
INFO: [Synth 8-3886] merging instance 'counter_new_reg[18]' (FDR) to 'counter_new_reg[17]'
INFO: [Synth 8-3886] merging instance 'counter_new_reg[17]' (FDR) to 'counter_new_reg[16]'
INFO: [Synth 8-3886] merging instance 'counter_new_reg[16]' (FDR) to 'counter_new_reg[15]'
INFO: [Synth 8-3886] merging instance 'counter_new_reg[15]' (FDR) to 'counter_new_reg[14]'
INFO: [Synth 8-3886] merging instance 'counter_new_reg[14]' (FDR) to 'counter_new_reg[13]'
INFO: [Synth 8-3886] merging instance 'counter_new_reg[13]' (FDR) to 'counter_new_reg[12]'
INFO: [Synth 8-3886] merging instance 'counter_new_reg[12]' (FDR) to 'counter_new_reg[11]'
INFO: [Synth 8-3886] merging instance 'counter_new_reg[11]' (FDR) to 'counter_new_reg[10]'
INFO: [Synth 8-3886] merging instance 'counter_new_reg[10]' (FDR) to 'counter_new_reg[9]'
INFO: [Synth 8-3886] merging instance 'counter_new_reg[9]' (FDR) to 'counter_new_reg[8]'
INFO: [Synth 8-3886] merging instance 'counter_new_reg[8]' (FDR) to 'counter_new_reg[7]'
INFO: [Synth 8-3886] merging instance 'counter_new_reg[7]' (FDR) to 'counter_new_reg[6]'
INFO: [Synth 8-3886] merging instance 'counter_new_reg[6]' (FDR) to 'counter_new_reg[5]'
INFO: [Synth 8-3886] merging instance 'counter_new_reg[5]' (FDR) to 'counter_new_reg[4]'
INFO: [Synth 8-3886] merging instance 'counter_new_reg[4]' (FDR) to 'counter_new_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\counter_new_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\counter_new_reg[2] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1911.262 ; gain = 387.125 ; free physical = 9270 ; free virtual = 19132
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1911.262 ; gain = 387.125 ; free physical = 9162 ; free virtual = 19024
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1911.262 ; gain = 387.125 ; free physical = 9159 ; free virtual = 19021
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1911.262 ; gain = 387.125 ; free physical = 9159 ; free virtual = 19021
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1911.262 ; gain = 387.125 ; free physical = 9159 ; free virtual = 19020
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1911.262 ; gain = 387.125 ; free physical = 9159 ; free virtual = 19020
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1911.262 ; gain = 387.125 ; free physical = 9159 ; free virtual = 19020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1911.262 ; gain = 387.125 ; free physical = 9159 ; free virtual = 19020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1911.262 ; gain = 387.125 ; free physical = 9159 ; free virtual = 19020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1911.262 ; gain = 387.125 ; free physical = 9159 ; free virtual = 19020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     3|
|2     |CARRY4 |    23|
|3     |LUT1   |    30|
|4     |LUT2   |    32|
|5     |LUT3   |    19|
|6     |LUT4   |    23|
|7     |LUT5   |    17|
|8     |LUT6   |    16|
|9     |FDRE   |    47|
|10    |LD     |    44|
|11    |IBUF   |    19|
|12    |OBUF   |    11|
+------+-------+------+

Report Instance Areas: 
+------+-----------------+--------------+------+
|      |Instance         |Module        |Cells |
+------+-----------------+--------------+------+
|1     |top              |              |   284|
|2     |  Single_display |singleDisplay |     7|
+------+-----------------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1911.262 ; gain = 387.125 ; free physical = 9159 ; free virtual = 19020
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1911.262 ; gain = 212.406 ; free physical = 9210 ; free virtual = 19071
Synthesis Optimization Complete : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1911.262 ; gain = 387.125 ; free physical = 9210 ; free virtual = 19071
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 67 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1911.262 ; gain = 0.000 ; free physical = 9160 ; free virtual = 19022
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 44 instances were transformed.
  LD => LDCE: 44 instances

INFO: [Common 17-83] Releasing license: Synthesis
76 Infos, 19 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1911.262 ; gain = 545.258 ; free physical = 9255 ; free virtual = 19117
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1911.262 ; gain = 0.000 ; free physical = 9255 ; free virtual = 19117
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/divyanshu/Desktop/COL215/Assignment5/Assignment5.runs/synth_1/lightDisplay.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file lightDisplay_utilization_synth.rpt -pb lightDisplay_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat May 14 19:40:02 2022...
