INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/new/defs.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/new/rob.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rob
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/new/renamebuffer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module renamebuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/new/cdb_selector.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module priority_arbiter
INFO: [VRFC 10-311] analyzing module roundrobin_arbiter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/new/reservation_station.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module function_unit_wrapper
INFO: [VRFC 10-311] analyzing module reservestation
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/new/dispatcher.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dispatcher
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/new/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/new/instruction_fetch_components.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_counter
INFO: [VRFC 10-311] analyzing module memory_attribute_table
INFO: [VRFC 10-311] analyzing module if_tlb_fetcher
INFO: [VRFC 10-311] analyzing module if_memory_accessor
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-311] analyzing module jump_predictor
INFO: [VRFC 10-311] analyzing module if_insn_queue
INFO: [VRFC 10-311] analyzing module if_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_bundle
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/new/loadstoreunit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module loadstore_functionunit
INFO: [VRFC 10-311] analyzing module loadstoreunit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/new/l1-cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module l1_cache
INFO: [VRFC 10-311] analyzing module line_evictor_8set_32lines
INFO: [VRFC 10-311] analyzing module l1_cache_16k
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.ip_user_files/bd/cpu_design/ip/cpu_design_rob_0_0/sim/cpu_design_rob_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_design_rob_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.ip_user_files/bd/cpu_design/ip/cpu_design_renamebuffer_0_0/sim/cpu_design_renamebuffer_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_design_renamebuffer_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.ip_user_files/bd/cpu_design/ip/cpu_design_reservestation_0_0/sim/cpu_design_reservestation_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_design_reservestation_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.ip_user_files/bd/cpu_design/ip/cpu_design_dispatcher_0_0/sim/cpu_design_dispatcher_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_design_dispatcher_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.ip_user_files/bd/cpu_design/ip/cpu_design_registers_0_0/sim/cpu_design_registers_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_design_registers_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.ip_user_files/bd/cpu_design/ip/cpu_design_pc_counter_0_0/sim/cpu_design_pc_counter_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_design_pc_counter_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.ip_user_files/bd/cpu_design/ip/cpu_design_decoder_0_0/sim/cpu_design_decoder_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_design_decoder_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.ip_user_files/bd/cpu_design/ip/cpu_design_if_tlb_fetcher_0_0/sim/cpu_design_if_tlb_fetcher_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_design_if_tlb_fetcher_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.ip_user_files/bd/cpu_design/ip/cpu_design_if_memory_accessor_0_0/sim/cpu_design_if_memory_accessor_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_design_if_memory_accessor_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.ip_user_files/bd/cpu_design/ip/cpu_design_if_insn_queue_0_0/sim/cpu_design_if_insn_queue_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_design_if_insn_queue_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.ip_user_files/bd/cpu_design/ip/cpu_design_jump_predictor_0_0/sim/cpu_design_jump_predictor_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_design_jump_predictor_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.ip_user_files/bd/cpu_design/ip/cpu_design_branch_predictor_0_1/sim/cpu_design_branch_predictor_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_design_branch_predictor_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.ip_user_files/bd/cpu_design/ip/cpu_design_if_controller_0_0/sim/cpu_design_if_controller_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_design_if_controller_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.ip_user_files/bd/cpu_design/ip/cpu_design_loadstoreunit_0_0/sim/cpu_design_loadstoreunit_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_design_loadstoreunit_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.ip_user_files/bd/cpu_design/ip/cpu_design_clk_wiz_0_1/cpu_design_clk_wiz_0_1_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_design_clk_wiz_0_1_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.ip_user_files/bd/cpu_design/ip/cpu_design_clk_wiz_0_1/cpu_design_clk_wiz_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_design_clk_wiz_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.ip_user_files/bd/cpu_design/ipshared/421b/hdl/axi_simple_master_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_simple_master_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.ip_user_files/bd/cpu_design/ip/cpu_design_axi_simple_master_0_0/sim/cpu_design_axi_simple_master_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_design_axi_simple_master_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.ip_user_files/bd/cpu_design/ip/cpu_design_axi_simple_master_0_1/sim/cpu_design_axi_simple_master_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_design_axi_simple_master_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.ip_user_files/bd/cpu_design/ip/cpu_design_axi_simple_master_0_2/sim/cpu_design_axi_simple_master_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_design_axi_simple_master_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.ip_user_files/bd/cpu_design/ip/cpu_design_l1_cache_0_0/sim/cpu_design_l1_cache_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_design_l1_cache_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.ip_user_files/bd/cpu_design/ip/cpu_design_loadstore_functionun_0_0/sim/cpu_design_loadstore_functionun_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_design_loadstore_functionun_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.ip_user_files/bd/cpu_design/ip/cpu_design_blk_mem_gen_1_0/sim/cpu_design_blk_mem_gen_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_design_blk_mem_gen_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.ip_user_files/bd/cpu_design/ipshared/bcc2/hdl/thinpad_sram_v1_0_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_burster
INFO: [VRFC 10-311] analyzing module thinpad_sram_v1_0_S00_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.ip_user_files/bd/cpu_design/ipshared/bcc2/hdl/thinpad_sram_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module thinpad_sram_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.ip_user_files/bd/cpu_design/ip/cpu_design_thinpad_sram_0_0/sim/cpu_design_thinpad_sram_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_design_thinpad_sram_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.ip_user_files/bd/cpu_design/ip/cpu_design_xbar_0/sim/cpu_design_xbar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_design_xbar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.ip_user_files/bd/cpu_design/ipshared/1ec4/hdl/thinpad_serial_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_transmitter
INFO: [VRFC 10-311] analyzing module async_receiver
INFO: [VRFC 10-311] analyzing module ASSERTION_ERROR
INFO: [VRFC 10-311] analyzing module BaudTickGen
INFO: [VRFC 10-311] analyzing module thinpad_uart_serial
INFO: [VRFC 10-311] analyzing module thinpad_serial_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.ip_user_files/bd/cpu_design/ipshared/1ec4/hdl/thinpad_serial_v1_0_S_DATA_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module thinpad_serial_v1_0_S_DATA_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.ip_user_files/bd/cpu_design/ipshared/1ec4/hdl/thinpad_serial_v1_0_S_STATUS_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module thinpad_serial_v1_0_S_STATUS_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.ip_user_files/bd/cpu_design/ip/cpu_design_thinpad_serial_0_0/sim/cpu_design_thinpad_serial_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_design_thinpad_serial_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.ip_user_files/bd/cpu_design/ip/cpu_design_xlconcat_0_0/sim/cpu_design_xlconcat_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_design_xlconcat_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.ip_user_files/bd/cpu_design/ip/cpu_design_auto_ds_0/sim/cpu_design_auto_ds_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_design_auto_ds_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.ip_user_files/bd/cpu_design/ip/cpu_design_auto_pc_0/sim/cpu_design_auto_pc_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_design_auto_pc_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.ip_user_files/bd/cpu_design/ip/cpu_design_auto_ds_1/sim/cpu_design_auto_ds_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_design_auto_ds_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.ip_user_files/bd/cpu_design/ip/cpu_design_auto_pc_1/sim/cpu_design_auto_pc_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_design_auto_pc_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.ip_user_files/bd/cpu_design/ip/cpu_design_auto_pc_2/sim/cpu_design_auto_pc_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_design_auto_pc_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.ip_user_files/bd/cpu_design/ip/cpu_design_s00_mmu_0/sim/cpu_design_s00_mmu_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_design_s00_mmu_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.ip_user_files/bd/cpu_design/ip/cpu_design_s01_mmu_0/sim/cpu_design_s01_mmu_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_design_s01_mmu_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.ip_user_files/bd/cpu_design/sim/cpu_design.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPUBackEnd_imp_1ABZDV0
INFO: [VRFC 10-311] analyzing module CPUFrontEnd_imp_D5RT6D
INFO: [VRFC 10-311] analyzing module LoadStore_imp_1PLFT48
INFO: [VRFC 10-311] analyzing module cpu_design
INFO: [VRFC 10-311] analyzing module cpu_design_axi_interconnect_0_0
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_FOLC1X
INFO: [VRFC 10-311] analyzing module m01_couplers_imp_Q1SWZN
INFO: [VRFC 10-311] analyzing module m02_couplers_imp_1V87W7D
INFO: [VRFC 10-311] analyzing module m03_couplers_imp_15Y1F9R
INFO: [VRFC 10-311] analyzing module m04_couplers_imp_WUQ97G
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_P6IB2C
INFO: [VRFC 10-311] analyzing module s01_couplers_imp_HNUA4I
INFO: [VRFC 10-311] analyzing module s02_couplers_imp_13YY3GO
INFO: [VRFC 10-311] analyzing module s03_couplers_imp_1W3CVV2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_example_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/pll_example/pll_example.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_example
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sim_1/new/28F640P30.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BankLib
INFO: [VRFC 10-311] analyzing module TimingDataModule
INFO: [VRFC 10-311] analyzing module TimingLibModule
INFO: [VRFC 10-311] analyzing module BlockLockModule
INFO: [VRFC 10-311] analyzing module CFIqueryModule
INFO: [VRFC 10-311] analyzing module DataErrorModule
INFO: [VRFC 10-311] analyzing module ConfigRegModule
INFO: [VRFC 10-311] analyzing module SignatureModule
INFO: [VRFC 10-311] analyzing module CUIdecoder1
INFO: [VRFC 10-311] analyzing module CUIdecoder2
INFO: [VRFC 10-311] analyzing module CUIdecoder_Busy1
INFO: [VRFC 10-311] analyzing module EraseModule
INFO: [VRFC 10-311] analyzing module MemoryModule
INFO: [VRFC 10-311] analyzing module OutputBufferModule
INFO: [VRFC 10-311] analyzing module ProgramModule
INFO: [VRFC 10-311] analyzing module BuffEnhancedFactProgramModule
INFO: [VRFC 10-311] analyzing module ProtectRegModule
INFO: [VRFC 10-311] analyzing module ReadModule
INFO: [VRFC 10-311] analyzing module StatusRegModule
INFO: [VRFC 10-311] analyzing module KernelModule
INFO: [VRFC 10-311] analyzing module x28fxxxp30
INFO: [VRFC 10-311] analyzing module BurstModule
INFO: [VRFC 10-311] analyzing module BlankCheckModule
INFO: [VRFC 10-311] analyzing module ProgramBufferModule
INFO: [VRFC 10-311] analyzing module DebugModule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sim_1/new/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk_50M' is not allowed [C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sim_1/new/clock.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/bd/cpu_design/hdl/cpu_design_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_design_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sim_1/new/sram_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/new/thinpad_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module thinpad_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/new/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/new/defs.vh" into library xil_defaultlib
