<stg><name>clefia_Pipeline_ByteXor_label281</name>


<trans_list>

<trans id="44" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="41" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="5" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %idx_i2944 = alloca i32 1

]]></Node>
<StgValue><ssdm name="idx_i2944"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:1 %store_ln0 = store i5 0, i5 %idx_i2944

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:2 %br_ln0 = br void %while.body.i2946

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
while.body.i2946:0 %idx_i2944_load = load i5 %idx_i2944

]]></Node>
<StgValue><ssdm name="idx_i2944_load"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
while.body.i2946:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
while.body.i2946:2 %icmp_ln123 = icmp_eq  i5 %idx_i2944_load, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln123"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
while.body.i2946:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
while.body.i2946:4 %add_ln124 = add i5 %idx_i2944_load, i5 1

]]></Node>
<StgValue><ssdm name="add_ln124"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.body.i2946:5 %br_ln123 = br i1 %icmp_ln123, void %while.body.split.i2949, void %ByteXor.exit2950.exitStub

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="8" op_0_bw="8" op_1_bw="3" op_2_bw="5">
<![CDATA[
while.body.split.i2949:3 %zext_ln121_429_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i3.i5, i3 4, i5 %idx_i2944_load

]]></Node>
<StgValue><ssdm name="zext_ln121_429_cast"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="8">
<![CDATA[
while.body.split.i2949:4 %zext_ln121_268 = zext i8 %zext_ln121_429_cast

]]></Node>
<StgValue><ssdm name="zext_ln121_268"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.split.i2949:5 %con128_addr = getelementptr i8 %con128, i64 0, i64 %zext_ln121_268

]]></Node>
<StgValue><ssdm name="con128_addr"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="8">
<![CDATA[
while.body.split.i2949:11 %con128_load = load i8 %con128_addr

]]></Node>
<StgValue><ssdm name="con128_load"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
while.body.split.i2949:14 %store_ln123 = store i5 %add_ln124, i5 %idx_i2944

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="5">
<![CDATA[
while.body.split.i2949:1 %zext_ln121_28 = zext i5 %idx_i2944_load

]]></Node>
<StgValue><ssdm name="zext_ln121_28"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.split.i2949:6 %lk_3_addr = getelementptr i8 %lk_3, i64 0, i64 %zext_ln121_28

]]></Node>
<StgValue><ssdm name="lk_3_addr"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="4">
<![CDATA[
while.body.split.i2949:10 %lk_3_load = load i4 %lk_3_addr

]]></Node>
<StgValue><ssdm name="lk_3_load"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="8">
<![CDATA[
while.body.split.i2949:11 %con128_load = load i8 %con128_addr

]]></Node>
<StgValue><ssdm name="con128_load"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0">
<![CDATA[
ByteXor.exit2950.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="24" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
while.body.split.i2949:0 %specloopname_ln121 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8

]]></Node>
<StgValue><ssdm name="specloopname_ln121"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="6" op_0_bw="5">
<![CDATA[
while.body.split.i2949:2 %zext_ln121 = zext i5 %idx_i2944_load

]]></Node>
<StgValue><ssdm name="zext_ln121"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
while.body.split.i2949:7 %add_ln121_118 = add i6 %zext_ln121, i6 40

]]></Node>
<StgValue><ssdm name="add_ln121_118"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="6">
<![CDATA[
while.body.split.i2949:8 %zext_ln121_269 = zext i6 %add_ln121_118

]]></Node>
<StgValue><ssdm name="zext_ln121_269"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.split.i2949:9 %rk_addr = getelementptr i8 %rk, i64 0, i64 %zext_ln121_269

]]></Node>
<StgValue><ssdm name="rk_addr"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="4">
<![CDATA[
while.body.split.i2949:10 %lk_3_load = load i4 %lk_3_addr

]]></Node>
<StgValue><ssdm name="lk_3_load"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.split.i2949:12 %xor_ln124_76 = xor i8 %con128_load, i8 %lk_3_load

]]></Node>
<StgValue><ssdm name="xor_ln124_76"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.split.i2949:13 %store_ln124 = store i8 %xor_ln124_76, i8 %rk_addr

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0">
<![CDATA[
while.body.split.i2949:15 %br_ln123 = br void %while.body.i2946

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="45" name="lk_3" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="lk_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="46" name="rk" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="rk"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="47" name="con128" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="con128"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="49" from="StgValue_48" to="idx_i2944" fromId="48" toId="6">
</dataflow>
<dataflow id="51" from="StgValue_50" to="store_ln0" fromId="50" toId="7">
</dataflow>
<dataflow id="52" from="idx_i2944" to="store_ln0" fromId="6" toId="7">
</dataflow>
<dataflow id="53" from="idx_i2944" to="idx_i2944_load" fromId="6" toId="9">
</dataflow>
<dataflow id="55" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="54" toId="10">
</dataflow>
<dataflow id="57" from="StgValue_56" to="specpipeline_ln0" fromId="56" toId="10">
</dataflow>
<dataflow id="59" from="StgValue_58" to="specpipeline_ln0" fromId="58" toId="10">
</dataflow>
<dataflow id="60" from="StgValue_48" to="specpipeline_ln0" fromId="48" toId="10">
</dataflow>
<dataflow id="61" from="StgValue_58" to="specpipeline_ln0" fromId="58" toId="10">
</dataflow>
<dataflow id="63" from="p_str" to="specpipeline_ln0" fromId="62" toId="10">
</dataflow>
<dataflow id="64" from="idx_i2944_load" to="icmp_ln123" fromId="9" toId="11">
</dataflow>
<dataflow id="66" from="StgValue_65" to="icmp_ln123" fromId="65" toId="11">
</dataflow>
<dataflow id="68" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="67" toId="12">
</dataflow>
<dataflow id="70" from="StgValue_69" to="empty" fromId="69" toId="12">
</dataflow>
<dataflow id="71" from="StgValue_69" to="empty" fromId="69" toId="12">
</dataflow>
<dataflow id="72" from="StgValue_69" to="empty" fromId="69" toId="12">
</dataflow>
<dataflow id="73" from="idx_i2944_load" to="add_ln124" fromId="9" toId="13">
</dataflow>
<dataflow id="75" from="StgValue_74" to="add_ln124" fromId="74" toId="13">
</dataflow>
<dataflow id="76" from="icmp_ln123" to="br_ln123" fromId="11" toId="14">
</dataflow>
<dataflow id="78" from="_ssdm_op_BitConcatenate.i8.i3.i5" to="zext_ln121_429_cast" fromId="77" toId="15">
</dataflow>
<dataflow id="80" from="StgValue_79" to="zext_ln121_429_cast" fromId="79" toId="15">
</dataflow>
<dataflow id="81" from="idx_i2944_load" to="zext_ln121_429_cast" fromId="9" toId="15">
</dataflow>
<dataflow id="82" from="zext_ln121_429_cast" to="zext_ln121_268" fromId="15" toId="16">
</dataflow>
<dataflow id="83" from="con128" to="con128_addr" fromId="47" toId="17">
</dataflow>
<dataflow id="85" from="StgValue_84" to="con128_addr" fromId="84" toId="17">
</dataflow>
<dataflow id="86" from="zext_ln121_268" to="con128_addr" fromId="16" toId="17">
</dataflow>
<dataflow id="87" from="con128_addr" to="con128_load" fromId="17" toId="18">
</dataflow>
<dataflow id="88" from="add_ln124" to="store_ln123" fromId="13" toId="19">
</dataflow>
<dataflow id="89" from="idx_i2944" to="store_ln123" fromId="6" toId="19">
</dataflow>
<dataflow id="90" from="idx_i2944_load" to="zext_ln121_28" fromId="9" toId="20">
</dataflow>
<dataflow id="91" from="lk_3" to="lk_3_addr" fromId="45" toId="21">
</dataflow>
<dataflow id="92" from="StgValue_84" to="lk_3_addr" fromId="84" toId="21">
</dataflow>
<dataflow id="93" from="zext_ln121_28" to="lk_3_addr" fromId="20" toId="21">
</dataflow>
<dataflow id="94" from="lk_3_addr" to="lk_3_load" fromId="21" toId="22">
</dataflow>
<dataflow id="95" from="con128_addr" to="con128_load" fromId="17" toId="23">
</dataflow>
<dataflow id="97" from="_ssdm_op_SpecLoopName" to="specloopname_ln121" fromId="96" toId="24">
</dataflow>
<dataflow id="99" from="empty_8" to="specloopname_ln121" fromId="98" toId="24">
</dataflow>
<dataflow id="100" from="idx_i2944_load" to="zext_ln121" fromId="9" toId="25">
</dataflow>
<dataflow id="101" from="zext_ln121" to="add_ln121_118" fromId="25" toId="26">
</dataflow>
<dataflow id="103" from="StgValue_102" to="add_ln121_118" fromId="102" toId="26">
</dataflow>
<dataflow id="104" from="add_ln121_118" to="zext_ln121_269" fromId="26" toId="27">
</dataflow>
<dataflow id="105" from="rk" to="rk_addr" fromId="46" toId="28">
</dataflow>
<dataflow id="106" from="StgValue_84" to="rk_addr" fromId="84" toId="28">
</dataflow>
<dataflow id="107" from="zext_ln121_269" to="rk_addr" fromId="27" toId="28">
</dataflow>
<dataflow id="108" from="lk_3_addr" to="lk_3_load" fromId="21" toId="29">
</dataflow>
<dataflow id="109" from="con128_load" to="xor_ln124_76" fromId="23" toId="30">
</dataflow>
<dataflow id="110" from="lk_3_load" to="xor_ln124_76" fromId="29" toId="30">
</dataflow>
<dataflow id="111" from="xor_ln124_76" to="store_ln124" fromId="30" toId="31">
</dataflow>
<dataflow id="112" from="rk_addr" to="store_ln124" fromId="28" toId="31">
</dataflow>
<dataflow id="113" from="icmp_ln123" to="StgValue_2" fromId="11" toId="2">
</dataflow>
<dataflow id="114" from="icmp_ln123" to="StgValue_3" fromId="11" toId="3">
</dataflow>
</dataflows>


</stg>
