Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Jan 12 11:04:21 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing -sort_by group -max_paths 100 -path_type summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_tdf3_fmaps/post_route_timing.rpt
| Design       : td_fused_top_td_fused_tdf3_fmaps
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Startpoint                     Endpoint                       Slack(ns)     
----------------------------------------------------------------------------
empty_n_reg/C                  td_fused_top_td_fused_tdf3_fmaps_memcore_U_1/td_fused_top_td_fused_tdf3_fmaps_memcore_ram_U/addr0_t1_reg[2]_rep/D
                                                              0.917         
empty_n_reg/C                  td_fused_top_td_fused_tdf3_fmaps_memcore_U_1/td_fused_top_td_fused_tdf3_fmaps_memcore_ram_U/addr0_t1_reg[8]_rep/D
                                                              0.923         
empty_n_reg/C                  td_fused_top_td_fused_tdf3_fmaps_memcore_U_1/td_fused_top_td_fused_tdf3_fmaps_memcore_ram_U/addr0_t1_reg[10]_rep/D
                                                              1.036         
empty_n_reg/C                  td_fused_top_td_fused_tdf3_fmaps_memcore_U_1/td_fused_top_td_fused_tdf3_fmaps_memcore_ram_U/addr0_t1_reg[1]_rep/D
                                                              1.042         
empty_n_reg/C                  td_fused_top_td_fused_tdf3_fmaps_memcore_U_1/td_fused_top_td_fused_tdf3_fmaps_memcore_ram_U/d1_t1_reg[6]/D
                                                              1.090         
empty_n_reg/C                  td_fused_top_td_fused_tdf3_fmaps_memcore_U_1/td_fused_top_td_fused_tdf3_fmaps_memcore_ram_U/addr0_t1_reg[14]_rep/D
                                                              1.127         
empty_n_reg/C                  td_fused_top_td_fused_tdf3_fmaps_memcore_U_1/td_fused_top_td_fused_tdf3_fmaps_memcore_ram_U/addr0_t1_reg[3]_rep/D
                                                              1.147         
empty_n_reg/C                  td_fused_top_td_fused_tdf3_fmaps_memcore_U_1/td_fused_top_td_fused_tdf3_fmaps_memcore_ram_U/addr0_t1_reg[4]_rep/D
                                                              1.153         
empty_n_reg/C                  td_fused_top_td_fused_tdf3_fmaps_memcore_U_1/td_fused_top_td_fused_tdf3_fmaps_memcore_ram_U/d1_t1_reg[1]/D
                                                              1.248         
empty_n_reg/C                  td_fused_top_td_fused_tdf3_fmaps_memcore_U_1/td_fused_top_td_fused_tdf3_fmaps_memcore_ram_U/addr1_t1_reg[5]_rep/D
                                                              1.260         
empty_n_reg/C                  td_fused_top_td_fused_tdf3_fmaps_memcore_U_1/td_fused_top_td_fused_tdf3_fmaps_memcore_ram_U/addr0_t1_reg[11]_rep/D
                                                              1.439         
empty_n_reg/C                  td_fused_top_td_fused_tdf3_fmaps_memcore_U_1/td_fused_top_td_fused_tdf3_fmaps_memcore_ram_U/addr1_t1_reg[7]_rep/D
                                                              1.505         
empty_n_reg/C                  td_fused_top_td_fused_tdf3_fmaps_memcore_U_1/td_fused_top_td_fused_tdf3_fmaps_memcore_ram_U/d1_t1_reg[7]/D
                                                              1.511         
empty_n_reg/C                  td_fused_top_td_fused_tdf3_fmaps_memcore_U_1/td_fused_top_td_fused_tdf3_fmaps_memcore_ram_U/addr1_t1_reg[6]_rep/D
                                                              1.624         
empty_n_reg_rep/C              td_fused_top_td_fused_tdf3_fmaps_memcore_U_0/td_fused_top_td_fused_tdf3_fmaps_memcore_ram_U/d1_t1_reg[55]/D
                                                              1.627         
empty_n_reg/C                  td_fused_top_td_fused_tdf3_fmaps_memcore_U_1/td_fused_top_td_fused_tdf3_fmaps_memcore_ram_U/d1_t1_reg[9]/D
                                                              1.697         
empty_n_reg/C                  td_fused_top_td_fused_tdf3_fmaps_memcore_U_1/td_fused_top_td_fused_tdf3_fmaps_memcore_ram_U/addr1_t1_reg[9]_rep/D
                                                              1.718         
empty_n_reg/C                  td_fused_top_td_fused_tdf3_fmaps_memcore_U_1/td_fused_top_td_fused_tdf3_fmaps_memcore_ram_U/addr1_t1_reg[0]_rep/D
                                                              1.724         
empty_n_reg/C                  td_fused_top_td_fused_tdf3_fmaps_memcore_U_1/td_fused_top_td_fused_tdf3_fmaps_memcore_ram_U/addr1_t1_reg[13]_rep/D
                                                              1.728         
empty_n_reg/C                  td_fused_top_td_fused_tdf3_fmaps_memcore_U_1/td_fused_top_td_fused_tdf3_fmaps_memcore_ram_U/d1_t1_reg[3]/D
                                                              1.733         
empty_n_reg/C                  td_fused_top_td_fused_tdf3_fmaps_memcore_U_1/td_fused_top_td_fused_tdf3_fmaps_memcore_ram_U/addr1_t1_reg[11]_rep/D
                                                              1.853         
empty_n_reg/C                  td_fused_top_td_fused_tdf3_fmaps_memcore_U_1/td_fused_top_td_fused_tdf3_fmaps_memcore_ram_U/addr1_t1_reg[12]_rep/D
                                                              1.859         
empty_n_reg_rep/C              td_fused_top_td_fused_tdf3_fmaps_memcore_U_0/td_fused_top_td_fused_tdf3_fmaps_memcore_ram_U/d1_t1_reg[52]/D
                                                              1.862         
empty_n_reg_rep/C              td_fused_top_td_fused_tdf3_fmaps_memcore_U_0/td_fused_top_td_fused_tdf3_fmaps_memcore_ram_U/d1_t1_reg[56]/D
                                                              1.868         
empty_n_reg/C                  td_fused_top_td_fused_tdf3_fmaps_memcore_U_1/td_fused_top_td_fused_tdf3_fmaps_memcore_ram_U/addr1_t1_reg[3]_rep/D
                                                              1.930         
empty_n_reg/C                  td_fused_top_td_fused_tdf3_fmaps_memcore_U_1/td_fused_top_td_fused_tdf3_fmaps_memcore_ram_U/addr1_t1_reg[14]_rep/D
                                                              1.934         
empty_n_reg_rep/C              td_fused_top_td_fused_tdf3_fmaps_memcore_U_0/td_fused_top_td_fused_tdf3_fmaps_memcore_ram_U/addr1_t1_reg[8]_rep__4/D
                                                              1.938         
empty_n_reg_rep/C              td_fused_top_td_fused_tdf3_fmaps_memcore_U_0/td_fused_top_td_fused_tdf3_fmaps_memcore_ram_U/addr1_t1_reg[2]_rep__4/D
                                                              1.951         
empty_n_reg_rep/C              td_fused_top_td_fused_tdf3_fmaps_memcore_U_0/td_fused_top_td_fused_tdf3_fmaps_memcore_ram_U/ram_reg_0_52/ENARDEN
                                                              1.974         
empty_n_reg/C                  td_fused_top_td_fused_tdf3_fmaps_memcore_U_1/td_fused_top_td_fused_tdf3_fmaps_memcore_ram_U/addr1_t1_reg[4]_rep/D
                                                              2.020         
empty_n_reg/C                  td_fused_top_td_fused_tdf3_fmaps_memcore_U_1/td_fused_top_td_fused_tdf3_fmaps_memcore_ram_U/addr1_t1_reg[2]_rep/D
                                                              2.021         
empty_n_reg/C                  td_fused_top_td_fused_tdf3_fmaps_memcore_U_1/td_fused_top_td_fused_tdf3_fmaps_memcore_ram_U/addr1_t1_reg[8]_rep/D
                                                              2.026         
empty_n_reg/C                  td_fused_top_td_fused_tdf3_fmaps_memcore_U_1/td_fused_top_td_fused_tdf3_fmaps_memcore_ram_U/we1_t1_reg_rep/D
                                                              2.031         
empty_n_reg_rep/C              td_fused_top_td_fused_tdf3_fmaps_memcore_U_0/td_fused_top_td_fused_tdf3_fmaps_memcore_ram_U/addr1_t1_reg[4]_rep__4/D
                                                              2.063         
empty_n_reg_rep/C              td_fused_top_td_fused_tdf3_fmaps_memcore_U_0/td_fused_top_td_fused_tdf3_fmaps_memcore_ram_U/addr1_t1_reg[13]_rep__4/D
                                                              2.076         
empty_n_reg_rep/C              td_fused_top_td_fused_tdf3_fmaps_memcore_U_0/td_fused_top_td_fused_tdf3_fmaps_memcore_ram_U/d1_t1_reg[54]/D
                                                              2.081         
empty_n_reg/C                  td_fused_top_td_fused_tdf3_fmaps_memcore_U_1/td_fused_top_td_fused_tdf3_fmaps_memcore_ram_U/addr1_t1_reg[10]_rep/D
                                                              2.138         
empty_n_reg/C                  td_fused_top_td_fused_tdf3_fmaps_memcore_U_1/td_fused_top_td_fused_tdf3_fmaps_memcore_ram_U/addr1_t1_reg[1]_rep/D
                                                              2.144         
tptr_reg[0]_rep/C              td_fused_top_td_fused_tdf3_fmaps_memcore_U_0/td_fused_top_td_fused_tdf3_fmaps_memcore_ram_U/ram_reg_0_53/ENARDEN
                                                              2.152         
tptr_reg[0]_rep/C              td_fused_top_td_fused_tdf3_fmaps_memcore_U_0/td_fused_top_td_fused_tdf3_fmaps_memcore_ram_U/ram_reg_0_54/ENBWREN
                                                              2.154         
empty_n_reg_rep/C              td_fused_top_td_fused_tdf3_fmaps_memcore_U_0/td_fused_top_td_fused_tdf3_fmaps_memcore_ram_U/ram_reg_0_52/ENBWREN
                                                              2.160         
empty_n_reg/C                  td_fused_top_td_fused_tdf3_fmaps_memcore_U_1/td_fused_top_td_fused_tdf3_fmaps_memcore_ram_U/d1_t1_reg[4]/D
                                                              2.180         
empty_n_reg_rep/C              td_fused_top_td_fused_tdf3_fmaps_memcore_U_0/td_fused_top_td_fused_tdf3_fmaps_memcore_ram_U/addr1_t1_reg[1]_rep__4/D
                                                              2.257         
empty_n_reg_rep/C              td_fused_top_td_fused_tdf3_fmaps_memcore_U_0/td_fused_top_td_fused_tdf3_fmaps_memcore_ram_U/addr1_t1_reg[0]_rep__4/D
                                                              2.261         
tptr_reg[0]_rep/C              td_fused_top_td_fused_tdf3_fmaps_memcore_U_0/td_fused_top_td_fused_tdf3_fmaps_memcore_ram_U/ram_reg_0_53/ENBWREN
                                                              2.280         
empty_n_reg/C                  td_fused_top_td_fused_tdf3_fmaps_memcore_U_1/td_fused_top_td_fused_tdf3_fmaps_memcore_ram_U/d1_t1_reg[5]/D
                                                              2.292         
empty_n_reg_rep/C              td_fused_top_td_fused_tdf3_fmaps_memcore_U_0/td_fused_top_td_fused_tdf3_fmaps_memcore_ram_U/ram_reg_0_16/ENBWREN
                                                              2.296         
empty_n_reg_rep/C              td_fused_top_td_fused_tdf3_fmaps_memcore_U_0/td_fused_top_td_fused_tdf3_fmaps_memcore_ram_U/ram_reg_0_16/ENARDEN
                                                              2.316         
empty_n_reg_rep/C              td_fused_top_td_fused_tdf3_fmaps_memcore_U_0/td_fused_top_td_fused_tdf3_fmaps_memcore_ram_U/addr1_t1_reg[6]_rep__4/D
                                                              2.316         
empty_n_reg_rep/C              td_fused_top_td_fused_tdf3_fmaps_memcore_U_0/td_fused_top_td_fused_tdf3_fmaps_memcore_ram_U/addr1_t1_reg[7]_rep__4/D
                                                              2.322         
empty_n_reg_rep/C              td_fused_top_td_fused_tdf3_fmaps_memcore_U_0/td_fused_top_td_fused_tdf3_fmaps_memcore_ram_U/ram_reg_0_15/ENARDEN
                                                              2.324         
tptr_reg[0]_rep/C              td_fused_top_td_fused_tdf3_fmaps_memcore_U_0/td_fused_top_td_fused_tdf3_fmaps_memcore_ram_U/ram_reg_0_50/ENARDEN
                                                              2.354         
tptr_reg[0]_rep/C              td_fused_top_td_fused_tdf3_fmaps_memcore_U_0/td_fused_top_td_fused_tdf3_fmaps_memcore_ram_U/d1_t1_reg[8]/CE
                                                              2.368         
empty_n_reg_rep/C              td_fused_top_td_fused_tdf3_fmaps_memcore_U_0/td_fused_top_td_fused_tdf3_fmaps_memcore_ram_U/d1_t1_reg[60]/D
                                                              2.381         
empty_n_reg_rep/C              td_fused_top_td_fused_tdf3_fmaps_memcore_U_0/td_fused_top_td_fused_tdf3_fmaps_memcore_ram_U/addr1_t1_reg[12]_rep__4/D
                                                              2.382         
empty_n_reg_rep/C              td_fused_top_td_fused_tdf3_fmaps_memcore_U_0/td_fused_top_td_fused_tdf3_fmaps_memcore_ram_U/addr1_t1_reg[11]_rep__4/D
                                                              2.386         
tptr_reg[0]_rep/C              td_fused_top_td_fused_tdf3_fmaps_memcore_U_0/td_fused_top_td_fused_tdf3_fmaps_memcore_ram_U/ram_reg_0_53/WEA[0]
                                                              2.408         
tptr_reg[0]_rep/C              td_fused_top_td_fused_tdf3_fmaps_memcore_U_0/td_fused_top_td_fused_tdf3_fmaps_memcore_ram_U/ram_reg_0_54/ENARDEN
                                                              2.427         
empty_n_reg_rep/C              td_fused_top_td_fused_tdf3_fmaps_memcore_U_0/td_fused_top_td_fused_tdf3_fmaps_memcore_ram_U/addr1_t1_reg[3]_rep__4/D
                                                              2.431         
tptr_reg[0]_rep/C              td_fused_top_td_fused_tdf3_fmaps_memcore_U_0/td_fused_top_td_fused_tdf3_fmaps_memcore_ram_U/d1_t1_reg[1]/CE
                                                              2.451         
tptr_reg[0]_rep/C              td_fused_top_td_fused_tdf3_fmaps_memcore_U_0/td_fused_top_td_fused_tdf3_fmaps_memcore_ram_U/addr0_t1_reg[12]_rep/CE
                                                              2.453         
tptr_reg[0]_rep/C              td_fused_top_td_fused_tdf3_fmaps_memcore_U_0/td_fused_top_td_fused_tdf3_fmaps_memcore_ram_U/addr0_t1_reg[13]_rep/CE
                                                              2.453         
tptr_reg[0]_rep/C              td_fused_top_td_fused_tdf3_fmaps_memcore_U_0/td_fused_top_td_fused_tdf3_fmaps_memcore_ram_U/addr0_t1_reg[2]_rep/CE
                                                              2.453         
tptr_reg[0]_rep/C              td_fused_top_td_fused_tdf3_fmaps_memcore_U_0/td_fused_top_td_fused_tdf3_fmaps_memcore_ram_U/addr0_t1_reg[3]_rep/CE
                                                              2.453         
tptr_reg[0]_rep/C              td_fused_top_td_fused_tdf3_fmaps_memcore_U_0/td_fused_top_td_fused_tdf3_fmaps_memcore_ram_U/addr0_t1_reg[8]_rep/CE
                                                              2.466         
tptr_reg[0]_rep/C              td_fused_top_td_fused_tdf3_fmaps_memcore_U_0/td_fused_top_td_fused_tdf3_fmaps_memcore_ram_U/addr0_t1_reg[9]_rep/CE
                                                              2.466         
tptr_reg[0]_rep/C              td_fused_top_td_fused_tdf3_fmaps_memcore_U_0/td_fused_top_td_fused_tdf3_fmaps_memcore_ram_U/d1_t1_reg[3]/CE
                                                              2.467         
tptr_reg[0]_rep/C              td_fused_top_td_fused_tdf3_fmaps_memcore_U_0/td_fused_top_td_fused_tdf3_fmaps_memcore_ram_U/ram_reg_0_54/WEA[0]
                                                              2.481         
empty_n_reg/C                  td_fused_top_td_fused_tdf3_fmaps_memcore_U_1/td_fused_top_td_fused_tdf3_fmaps_memcore_ram_U/d1_t1_reg[0]/D
                                                              2.481         
iptr_reg[0]/C                  td_fused_top_td_fused_tdf3_fmaps_memcore_U_0/td_fused_top_td_fused_tdf3_fmaps_memcore_ram_U/ram_reg_0_8/REGCEB
                                                              2.501         
empty_n_reg_rep/C              td_fused_top_td_fused_tdf3_fmaps_memcore_U_0/td_fused_top_td_fused_tdf3_fmaps_memcore_ram_U/addr1_t1_reg[5]_rep__4/D
                                                              2.511         
empty_n_reg_rep/C              td_fused_top_td_fused_tdf3_fmaps_memcore_U_0/td_fused_top_td_fused_tdf3_fmaps_memcore_ram_U/ram_reg_0_15/ENBWREN
                                                              2.511         
tptr_reg[0]_rep/C              td_fused_top_td_fused_tdf3_fmaps_memcore_U_0/td_fused_top_td_fused_tdf3_fmaps_memcore_ram_U/addr0_t1_reg[0]_rep/CE
                                                              2.519         
tptr_reg[0]_rep/C              td_fused_top_td_fused_tdf3_fmaps_memcore_U_0/td_fused_top_td_fused_tdf3_fmaps_memcore_ram_U/addr0_t1_reg[5]_rep/CE
                                                              2.519         
tptr_reg[0]_rep/C              td_fused_top_td_fused_tdf3_fmaps_memcore_U_0/td_fused_top_td_fused_tdf3_fmaps_memcore_ram_U/d1_t1_reg[9]/CE
                                                              2.528         
tptr_reg[0]_rep/C              td_fused_top_td_fused_tdf3_fmaps_memcore_U_0/td_fused_top_td_fused_tdf3_fmaps_memcore_ram_U/addr0_t1_reg[10]_rep/CE
                                                              2.550         
tptr_reg[0]_rep/C              td_fused_top_td_fused_tdf3_fmaps_memcore_U_0/td_fused_top_td_fused_tdf3_fmaps_memcore_ram_U/addr0_t1_reg[11]_rep/CE
                                                              2.550         
tptr_reg[0]_rep/C              td_fused_top_td_fused_tdf3_fmaps_memcore_U_0/td_fused_top_td_fused_tdf3_fmaps_memcore_ram_U/addr0_t1_reg[4]_rep/CE
                                                              2.550         
tptr_reg[0]_rep/C              td_fused_top_td_fused_tdf3_fmaps_memcore_U_0/td_fused_top_td_fused_tdf3_fmaps_memcore_ram_U/addr0_t1_reg[6]_rep/CE
                                                              2.550         
empty_n_reg_rep/C              td_fused_top_td_fused_tdf3_fmaps_memcore_U_0/td_fused_top_td_fused_tdf3_fmaps_memcore_ram_U/addr1_t1_reg[4]_rep__5/D
                                                              2.575         
tptr_reg[0]_rep/C              td_fused_top_td_fused_tdf3_fmaps_memcore_U_0/td_fused_top_td_fused_tdf3_fmaps_memcore_ram_U/addr0_t1_reg[14]_rep/CE
                                                              2.577         
tptr_reg[0]_rep/C              td_fused_top_td_fused_tdf3_fmaps_memcore_U_0/td_fused_top_td_fused_tdf3_fmaps_memcore_ram_U/addr0_t1_reg[1]_rep/CE
                                                              2.577         
tptr_reg[0]_rep/C              td_fused_top_td_fused_tdf3_fmaps_memcore_U_0/td_fused_top_td_fused_tdf3_fmaps_memcore_ram_U/addr0_t1_reg[7]_rep/CE
                                                              2.577         
empty_n_reg_rep/C              td_fused_top_td_fused_tdf3_fmaps_memcore_U_0/td_fused_top_td_fused_tdf3_fmaps_memcore_ram_U/addr1_t1_reg[0]_rep__5/D
                                                              2.601         
tptr_reg[0]/C                  td_fused_top_td_fused_tdf3_fmaps_memcore_U_1/td_fused_top_td_fused_tdf3_fmaps_memcore_ram_U/ram_reg_0_43/ENARDEN
                                                              2.609         
empty_n_reg_rep/C              td_fused_top_td_fused_tdf3_fmaps_memcore_U_0/td_fused_top_td_fused_tdf3_fmaps_memcore_ram_U/addr1_t1_reg[11]_rep__5/D
                                                              2.613         
empty_n_reg_rep/C              td_fused_top_td_fused_tdf3_fmaps_memcore_U_0/td_fused_top_td_fused_tdf3_fmaps_memcore_ram_U/addr0_t1_reg[0]_rep__4/D
                                                              2.613         
empty_n_reg_rep/C              td_fused_top_td_fused_tdf3_fmaps_memcore_U_0/td_fused_top_td_fused_tdf3_fmaps_memcore_ram_U/ram_reg_0_44/ENBWREN
                                                              2.614         
empty_n_reg_rep/C              td_fused_top_td_fused_tdf3_fmaps_memcore_U_0/td_fused_top_td_fused_tdf3_fmaps_memcore_ram_U/addr0_t1_reg[3]_rep__4/D
                                                              2.625         
tptr_reg[0]_rep/C              td_fused_top_td_fused_tdf3_fmaps_memcore_U_0/td_fused_top_td_fused_tdf3_fmaps_memcore_ram_U/d1_t1_reg[4]/CE
                                                              2.626         
tptr_reg[0]_rep/C              td_fused_top_td_fused_tdf3_fmaps_memcore_U_0/td_fused_top_td_fused_tdf3_fmaps_memcore_ram_U/d1_t1_reg[6]/CE
                                                              2.634         
tptr_reg[0]_rep/C              td_fused_top_td_fused_tdf3_fmaps_memcore_U_0/td_fused_top_td_fused_tdf3_fmaps_memcore_ram_U/ram_reg_0_50/ENBWREN
                                                              2.669         
empty_n_reg_rep/C              td_fused_top_td_fused_tdf3_fmaps_memcore_U_0/td_fused_top_td_fused_tdf3_fmaps_memcore_ram_U/ram_reg_0_11/ENARDEN
                                                              2.674         
tptr_reg[0]_rep/C              td_fused_top_td_fused_tdf3_fmaps_memcore_U_0/td_fused_top_td_fused_tdf3_fmaps_memcore_ram_U/d1_t1_reg[5]/CE
                                                              2.679         
empty_n_reg_rep/C              td_fused_top_td_fused_tdf3_fmaps_memcore_U_0/td_fused_top_td_fused_tdf3_fmaps_memcore_ram_U/ram_reg_0_19/ENBWREN
                                                              2.682         
empty_n_reg_rep/C              td_fused_top_td_fused_tdf3_fmaps_memcore_U_0/td_fused_top_td_fused_tdf3_fmaps_memcore_ram_U/ram_reg_0_19/ENARDEN
                                                              2.695         
empty_n_reg_rep/C              td_fused_top_td_fused_tdf3_fmaps_memcore_U_0/td_fused_top_td_fused_tdf3_fmaps_memcore_ram_U/ram_reg_0_56/ENBWREN
                                                              2.699         
tptr_reg[0]_rep/C              td_fused_top_td_fused_tdf3_fmaps_memcore_U_0/td_fused_top_td_fused_tdf3_fmaps_memcore_ram_U/ram_reg_0_2/ENARDEN
                                                              2.700         
empty_n_reg/C                  td_fused_top_td_fused_tdf3_fmaps_memcore_U_1/td_fused_top_td_fused_tdf3_fmaps_memcore_ram_U/d1_t1_reg[2]/D
                                                              2.709         
empty_n_reg_rep/C              td_fused_top_td_fused_tdf3_fmaps_memcore_U_0/td_fused_top_td_fused_tdf3_fmaps_memcore_ram_U/ram_reg_0_13/ENARDEN
                                                              2.716         



