# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Lab_2.srcs/sources_1/new/LogicalUnit.vhd" \
"../../../../Lab_2.srcs/sim_1/imports/new/LogicalUnit_tb.vhd" \

# Do not sort compile order
nosort
