{
    "code": "module TopModule(\n    input logic clk,\n    input logic d,\n    input logic r,\n    output logic q\n);\n    // D Flip-Flop with synchronous reset\n    always_ff @(posedge clk) begin\n        if (r) begin\n            q <= 1'b0;  // Reset output to 0\n        end else begin\n            q <= d;     // Capture input d\n        end\n    end\nendmodule",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "."
    }
}