// ==============================================================
// Generated by Vitis HLS v2024.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module eclair_backward_input_2_1_ap_fixed_16_6_4_0_0_Pipeline_BWD_I (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        delta_2_cast,
        delta_2_cast2,
        eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_C_k_61_1_load,
        eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_C_k_61_0_load,
        eclair_ap_fixed_const_ap_fixed_ap_fixed_const_C_u_index_60_1_load,
        eclair_ap_fixed_const_ap_fixed_ap_fixed_const_C_u_index_60_0_load,
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_address0,
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_ce0,
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_q0,
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_address1,
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_ce1,
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_we1,
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_d1,
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_address0,
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_ce0,
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_q0,
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_address1,
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_ce1,
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_we1,
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_d1,
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_address0,
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_ce0,
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_q0,
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_address1,
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_ce1,
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_we1,
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_d1,
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_address0,
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_ce0,
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_q0,
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_address1,
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_ce1,
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_we1,
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_d1,
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_address0,
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_ce0,
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_q0,
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_address1,
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_ce1,
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_we1,
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_d1,
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_address0,
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_ce0,
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_q0,
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_address1,
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_ce1,
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_we1,
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_d1,
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_address0,
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_ce0,
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_q0,
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_address1,
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_ce1,
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_we1,
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_d1,
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_address0,
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_ce0,
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_q0,
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_address1,
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_ce1,
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_we1,
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_d1
);

parameter    ap_ST_fsm_pp0_stage0 = 3'd1;
parameter    ap_ST_fsm_pp0_stage1 = 3'd2;
parameter    ap_ST_fsm_pp0_stage2 = 3'd4;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [15:0] delta_2_cast;
input  [15:0] delta_2_cast2;
input  [2:0] eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_C_k_61_1_load;
input  [2:0] eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_C_k_61_0_load;
input  [7:0] eclair_ap_fixed_const_ap_fixed_ap_fixed_const_C_u_index_60_1_load;
input  [7:0] eclair_ap_fixed_const_ap_fixed_ap_fixed_const_C_u_index_60_0_load;
output  [0:0] p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_address0;
output   p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_ce0;
input  [15:0] p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_q0;
output  [0:0] p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_address1;
output   p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_ce1;
output   p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_we1;
output  [15:0] p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_d1;
output  [0:0] p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_address0;
output   p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_ce0;
input  [15:0] p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_q0;
output  [0:0] p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_address1;
output   p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_ce1;
output   p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_we1;
output  [15:0] p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_d1;
output  [0:0] p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_address0;
output   p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_ce0;
input  [15:0] p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_q0;
output  [0:0] p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_address1;
output   p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_ce1;
output   p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_we1;
output  [15:0] p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_d1;
output  [0:0] p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_address0;
output   p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_ce0;
input  [15:0] p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_q0;
output  [0:0] p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_address1;
output   p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_ce1;
output   p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_we1;
output  [15:0] p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_d1;
output  [0:0] p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_address0;
output   p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_ce0;
input  [15:0] p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_q0;
output  [0:0] p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_address1;
output   p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_ce1;
output   p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_we1;
output  [15:0] p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_d1;
output  [0:0] p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_address0;
output   p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_ce0;
input  [15:0] p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_q0;
output  [0:0] p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_address1;
output   p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_ce1;
output   p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_we1;
output  [15:0] p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_d1;
output  [0:0] p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_address0;
output   p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_ce0;
input  [15:0] p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_q0;
output  [0:0] p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_address1;
output   p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_ce1;
output   p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_we1;
output  [15:0] p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_d1;
output  [0:0] p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_address0;
output   p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_ce0;
input  [15:0] p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_q0;
output  [0:0] p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_address1;
output   p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_ce1;
output   p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_we1;
output  [15:0] p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_d1;

reg ap_idle;

(* fsm_encoding = "none" *) reg   [2:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_pp0_stage2_subdone;
reg   [0:0] icmp_ln104_reg_1720;
reg    ap_condition_exit_pp0_iter0_stage2;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire   [7:0] LUT_B3_address0;
wire   [7:0] LUT_B3_q0;
wire   [7:0] LUT_B2_address0;
wire   [9:0] LUT_B2_q0;
wire   [7:0] LUT_B1_address0;
wire   [9:0] LUT_B1_q0;
wire   [7:0] LUT_B0_address0;
wire   [7:0] LUT_B0_q0;
wire  signed [25:0] delta_2_cast2_cast_fu_568_p1;
reg  signed [25:0] delta_2_cast2_cast_reg_1702;
wire    ap_block_pp0_stage0_11001;
wire  signed [23:0] delta_2_cast_cast_fu_572_p1;
reg  signed [23:0] delta_2_cast_cast_reg_1708;
reg   [1:0] i_1_reg_1714;
wire   [0:0] icmp_ln104_fu_584_p2;
wire   [0:0] icmp_ln108_fu_590_p2;
reg   [0:0] icmp_ln108_reg_1724;
wire   [2:0] k_fu_596_p3;
reg   [2:0] k_reg_1732;
wire   [1:0] trunc_ln108_fu_604_p1;
reg   [1:0] trunc_ln108_reg_1739;
reg   [1:0] trunc_ln108_reg_1739_pp0_iter1_reg;
reg   [0:0] tmp_reg_1751;
wire  signed [23:0] mul_ln112_fu_647_p2;
reg  signed [23:0] mul_ln112_reg_1776;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_pp0_stage1_11001;
reg   [0:0] p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add_6_reg_1782;
reg   [0:0] p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add_6_reg_1788;
reg   [0:0] p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add_6_reg_1794;
reg   [0:0] p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add_6_reg_1800;
reg   [0:0] p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add_6_reg_1806;
reg   [0:0] p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add_6_reg_1812;
reg   [0:0] p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add_6_reg_1818;
reg   [0:0] p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add_6_reg_1824;
wire  signed [25:0] mul_ln113_fu_656_p2;
reg  signed [25:0] mul_ln113_reg_1830;
reg   [0:0] p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add_5_reg_1836;
reg   [0:0] p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add_5_reg_1842;
reg   [0:0] p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add_5_reg_1848;
reg   [0:0] p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add_5_reg_1854;
reg   [0:0] p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add_5_reg_1860;
reg   [0:0] p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add_5_reg_1866;
reg   [0:0] p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add_5_reg_1872;
reg   [0:0] p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add_5_reg_1878;
reg   [9:0] LUT_B2_load_reg_1884;
reg   [0:0] p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add_4_reg_1889;
reg   [0:0] p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add_4_reg_1895;
reg   [0:0] p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add_4_reg_1901;
reg   [0:0] p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add_4_reg_1907;
reg   [0:0] p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add_4_reg_1913;
reg   [0:0] p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add_4_reg_1919;
reg   [0:0] p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add_4_reg_1925;
reg   [0:0] p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add_4_reg_1931;
reg   [7:0] LUT_B3_load_reg_1937;
reg   [0:0] p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add_reg_1942;
reg   [0:0] p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add_reg_1948;
reg   [0:0] p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add_reg_1954;
reg   [0:0] p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add_reg_1960;
reg   [0:0] p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add_reg_1966;
reg   [0:0] p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add_reg_1972;
reg   [0:0] p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add_reg_1978;
reg   [0:0] p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add_reg_1984;
wire   [26:0] sub_ln112_fu_812_p2;
reg   [26:0] sub_ln112_reg_1990;
wire    ap_block_pp0_stage2_11001;
wire   [0:0] icmp_ln112_1_fu_824_p2;
reg   [0:0] icmp_ln112_1_reg_2003;
wire   [26:0] sub_ln113_fu_897_p2;
reg   [26:0] sub_ln113_reg_2007;
wire   [26:0] sub_ln114_fu_985_p2;
reg   [26:0] sub_ln114_reg_2020;
wire   [26:0] sub_ln115_fu_1078_p2;
reg   [26:0] sub_ln115_reg_2033;
wire   [0:0] and_ln112_1_fu_1215_p2;
reg   [0:0] and_ln112_1_reg_2046;
wire   [0:0] and_ln112_2_fu_1233_p2;
reg   [0:0] and_ln112_2_reg_2050;
wire   [0:0] or_ln112_2_fu_1239_p2;
reg   [0:0] or_ln112_2_reg_2054;
wire   [0:0] and_ln113_1_fu_1365_p2;
reg   [0:0] and_ln113_1_reg_2058;
wire   [0:0] and_ln113_2_fu_1383_p2;
reg   [0:0] and_ln113_2_reg_2062;
wire   [0:0] or_ln113_2_fu_1389_p2;
reg   [0:0] or_ln113_2_reg_2066;
wire   [0:0] and_ln114_1_fu_1515_p2;
reg   [0:0] and_ln114_1_reg_2070;
wire   [0:0] and_ln114_2_fu_1533_p2;
reg   [0:0] and_ln114_2_reg_2074;
wire   [0:0] or_ln114_2_fu_1539_p2;
reg   [0:0] or_ln114_2_reg_2078;
wire   [0:0] and_ln115_1_fu_1665_p2;
reg   [0:0] and_ln115_1_reg_2082;
wire   [0:0] and_ln115_2_fu_1683_p2;
reg   [0:0] and_ln115_2_reg_2086;
wire   [0:0] or_ln115_2_fu_1689_p2;
reg   [0:0] or_ln115_2_reg_2090;
reg    ap_enable_reg_pp0_iter0_reg;
wire    ap_block_pp0_stage1_subdone;
wire   [63:0] zext_ln112_1_fu_624_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln108_fu_632_p1;
wire    ap_block_pp0_stage1;
wire   [63:0] zext_ln113_fu_674_p1;
wire   [63:0] zext_ln114_fu_699_p1;
wire   [63:0] zext_ln115_fu_724_p1;
reg   [1:0] i_fu_124;
wire   [1:0] add_ln104_fu_736_p2;
wire    ap_loop_init;
reg   [1:0] ap_sig_allocacmp_i_1;
reg    LUT_B0_ce0_local;
reg    LUT_B1_ce0_local;
reg    LUT_B2_ce0_local;
reg    LUT_B3_ce0_local;
reg    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_ce0_local;
reg   [0:0] p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_address0_local;
reg    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_we1_local;
wire   [0:0] icmp_ln112_fu_818_p2;
reg   [15:0] p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_d1_local;
wire    ap_block_pp0_stage2;
reg    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_ce1_local;
reg   [0:0] p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_address1_local;
wire   [0:0] icmp_ln113_fu_903_p2;
wire   [0:0] icmp_ln114_fu_991_p2;
wire   [0:0] icmp_ln115_fu_1084_p2;
wire   [15:0] add_ln112_fu_1157_p2;
wire   [15:0] add_ln113_1_fu_1307_p2;
wire   [15:0] add_ln114_1_fu_1457_p2;
wire   [15:0] add_ln115_1_fu_1607_p2;
reg    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_ce0_local;
reg   [0:0] p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_address0_local;
reg    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_we1_local;
reg   [15:0] p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_d1_local;
reg    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_ce1_local;
reg   [0:0] p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_address1_local;
reg    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_ce0_local;
reg   [0:0] p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_address0_local;
reg    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_we1_local;
reg   [15:0] p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_d1_local;
reg    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_ce1_local;
reg   [0:0] p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_address1_local;
reg    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_ce0_local;
reg   [0:0] p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_address0_local;
reg    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_we1_local;
reg   [15:0] p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_d1_local;
reg    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_ce1_local;
reg   [0:0] p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_address1_local;
reg    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_ce0_local;
reg   [0:0] p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_address0_local;
reg    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_we1_local;
reg   [15:0] p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_d1_local;
reg    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_ce1_local;
reg   [0:0] p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_address1_local;
reg    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_ce0_local;
reg   [0:0] p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_address0_local;
reg    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_we1_local;
reg   [15:0] p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_d1_local;
reg    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_ce1_local;
reg   [0:0] p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_address1_local;
reg    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_ce0_local;
reg   [0:0] p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_address0_local;
reg    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_we1_local;
reg   [15:0] p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_d1_local;
reg    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_ce1_local;
reg   [0:0] p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_address1_local;
reg    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_ce0_local;
reg   [0:0] p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_address0_local;
reg    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_we1_local;
reg   [15:0] p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_d1_local;
reg    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_ce1_local;
reg   [0:0] p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_address1_local;
wire   [7:0] u_index_fu_616_p3;
wire   [7:0] mul_ln112_fu_647_p0;
wire  signed [15:0] mul_ln112_fu_647_p1;
wire   [9:0] mul_ln113_fu_656_p0;
wire  signed [15:0] mul_ln113_fu_656_p1;
wire   [2:0] add_ln113_fu_661_p2;
wire   [0:0] tmp_66_fu_666_p3;
wire   [2:0] add_ln114_fu_686_p2;
wire   [0:0] tmp_72_fu_691_p3;
wire   [2:0] add_ln115_fu_711_p2;
wire   [0:0] tmp_78_fu_716_p3;
wire   [15:0] tmp_s_fu_741_p9;
wire   [15:0] tmp_47_fu_764_p9;
wire   [15:0] tmp_47_fu_764_p11;
wire   [15:0] tmp_s_fu_741_p11;
wire   [15:0] select_ln112_fu_787_p3;
wire  signed [25:0] shl_ln_fu_794_p3;
wire  signed [26:0] sext_ln112_fu_802_p1;
wire  signed [26:0] sext_ln112_2_fu_809_p1;
wire  signed [25:0] sext_ln112_1_fu_806_p1;
wire   [15:0] tmp_48_fu_829_p9;
wire   [15:0] tmp_49_fu_852_p9;
wire   [15:0] tmp_49_fu_852_p11;
wire   [15:0] tmp_48_fu_829_p11;
wire   [15:0] select_ln113_fu_875_p3;
wire  signed [25:0] shl_ln1_fu_882_p3;
wire  signed [26:0] sext_ln113_fu_890_p1;
wire  signed [26:0] sext_ln113_1_fu_894_p1;
wire   [9:0] mul_ln114_fu_911_p0;
wire  signed [15:0] mul_ln114_fu_911_p1;
wire   [15:0] tmp_50_fu_916_p9;
wire   [15:0] tmp_51_fu_939_p9;
wire   [15:0] tmp_51_fu_939_p11;
wire   [15:0] tmp_50_fu_916_p11;
wire   [15:0] select_ln114_fu_962_p3;
wire  signed [25:0] shl_ln2_fu_969_p3;
wire  signed [25:0] mul_ln114_fu_911_p2;
wire  signed [26:0] sext_ln114_fu_977_p1;
wire  signed [26:0] sext_ln114_1_fu_981_p1;
wire   [7:0] mul_ln115_fu_1000_p0;
wire  signed [15:0] mul_ln115_fu_1000_p1;
wire   [15:0] tmp_52_fu_1005_p9;
wire   [15:0] tmp_53_fu_1028_p9;
wire   [15:0] tmp_53_fu_1028_p11;
wire   [15:0] tmp_52_fu_1005_p11;
wire   [15:0] select_ln115_fu_1051_p3;
wire  signed [25:0] shl_ln3_fu_1058_p3;
wire  signed [23:0] mul_ln115_fu_1000_p2;
wire  signed [26:0] sext_ln115_fu_1066_p1;
wire  signed [26:0] sext_ln115_2_fu_1074_p1;
wire  signed [25:0] sext_ln115_1_fu_1070_p1;
wire   [8:0] trunc_ln112_fu_1118_p1;
wire   [0:0] tmp_64_fu_1134_p3;
wire   [0:0] icmp_ln112_3_fu_1121_p2;
wire   [0:0] or_ln112_fu_1141_p2;
wire   [0:0] tmp_62_fu_1111_p3;
wire   [0:0] and_ln112_fu_1147_p2;
wire   [15:0] trunc_ln4_fu_1102_p4;
wire   [15:0] zext_ln112_fu_1153_p1;
wire   [0:0] tmp_63_fu_1127_p3;
wire   [0:0] tmp_65_fu_1171_p3;
wire   [0:0] xor_ln112_fu_1179_p2;
wire   [0:0] tmp_61_fu_1095_p3;
wire   [0:0] xor_ln112_2_fu_1197_p2;
wire   [0:0] or_ln112_3_fu_1185_p2;
wire   [0:0] xor_ln112_3_fu_1203_p2;
wire   [0:0] or_ln112_1_fu_1209_p2;
wire   [0:0] xor_ln112_1_fu_1191_p2;
wire   [0:0] or_ln112_4_fu_1221_p2;
wire   [0:0] xor_ln112_4_fu_1227_p2;
wire   [8:0] trunc_ln113_fu_1268_p1;
wire   [0:0] tmp_70_fu_1284_p3;
wire   [0:0] icmp_ln113_1_fu_1271_p2;
wire   [0:0] or_ln113_fu_1291_p2;
wire   [0:0] tmp_68_fu_1261_p3;
wire   [0:0] and_ln113_fu_1297_p2;
wire   [15:0] trunc_ln5_fu_1252_p4;
wire   [15:0] zext_ln113_1_fu_1303_p1;
wire   [0:0] tmp_69_fu_1277_p3;
wire   [0:0] tmp_71_fu_1321_p3;
wire   [0:0] xor_ln113_fu_1329_p2;
wire   [0:0] tmp_67_fu_1245_p3;
wire   [0:0] xor_ln113_2_fu_1347_p2;
wire   [0:0] or_ln113_3_fu_1335_p2;
wire   [0:0] xor_ln113_3_fu_1353_p2;
wire   [0:0] or_ln113_1_fu_1359_p2;
wire   [0:0] xor_ln113_1_fu_1341_p2;
wire   [0:0] or_ln113_4_fu_1371_p2;
wire   [0:0] xor_ln113_4_fu_1377_p2;
wire   [8:0] trunc_ln114_fu_1418_p1;
wire   [0:0] tmp_76_fu_1434_p3;
wire   [0:0] icmp_ln114_1_fu_1421_p2;
wire   [0:0] or_ln114_fu_1441_p2;
wire   [0:0] tmp_74_fu_1411_p3;
wire   [0:0] and_ln114_fu_1447_p2;
wire   [15:0] trunc_ln6_fu_1402_p4;
wire   [15:0] zext_ln114_1_fu_1453_p1;
wire   [0:0] tmp_75_fu_1427_p3;
wire   [0:0] tmp_77_fu_1471_p3;
wire   [0:0] xor_ln114_fu_1479_p2;
wire   [0:0] tmp_73_fu_1395_p3;
wire   [0:0] xor_ln114_2_fu_1497_p2;
wire   [0:0] or_ln114_3_fu_1485_p2;
wire   [0:0] xor_ln114_3_fu_1503_p2;
wire   [0:0] or_ln114_1_fu_1509_p2;
wire   [0:0] xor_ln114_1_fu_1491_p2;
wire   [0:0] or_ln114_4_fu_1521_p2;
wire   [0:0] xor_ln114_4_fu_1527_p2;
wire   [8:0] trunc_ln115_fu_1568_p1;
wire   [0:0] tmp_82_fu_1584_p3;
wire   [0:0] icmp_ln115_1_fu_1571_p2;
wire   [0:0] or_ln115_fu_1591_p2;
wire   [0:0] tmp_80_fu_1561_p3;
wire   [0:0] and_ln115_fu_1597_p2;
wire   [15:0] trunc_ln7_fu_1552_p4;
wire   [15:0] zext_ln115_1_fu_1603_p1;
wire   [0:0] tmp_81_fu_1577_p3;
wire   [0:0] tmp_83_fu_1621_p3;
wire   [0:0] xor_ln115_fu_1629_p2;
wire   [0:0] tmp_79_fu_1545_p3;
wire   [0:0] xor_ln115_2_fu_1647_p2;
wire   [0:0] or_ln115_3_fu_1635_p2;
wire   [0:0] xor_ln115_3_fu_1653_p2;
wire   [0:0] or_ln115_1_fu_1659_p2;
wire   [0:0] xor_ln115_1_fu_1641_p2;
wire   [0:0] or_ln115_4_fu_1671_p2;
wire   [0:0] xor_ln115_4_fu_1677_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [2:0] ap_NS_fsm;
wire    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to1;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire   [23:0] mul_ln112_fu_647_p00;
wire   [25:0] mul_ln113_fu_656_p00;
wire   [25:0] mul_ln114_fu_911_p00;
wire   [23:0] mul_ln115_fu_1000_p00;
reg    ap_condition_1904;
reg    ap_condition_1907;
wire   [1:0] tmp_s_fu_741_p1;
wire   [1:0] tmp_s_fu_741_p3;
wire  signed [1:0] tmp_s_fu_741_p5;
wire  signed [1:0] tmp_s_fu_741_p7;
wire   [1:0] tmp_47_fu_764_p1;
wire   [1:0] tmp_47_fu_764_p3;
wire  signed [1:0] tmp_47_fu_764_p5;
wire  signed [1:0] tmp_47_fu_764_p7;
wire  signed [1:0] tmp_48_fu_829_p1;
wire   [1:0] tmp_48_fu_829_p3;
wire   [1:0] tmp_48_fu_829_p5;
wire  signed [1:0] tmp_48_fu_829_p7;
wire  signed [1:0] tmp_49_fu_852_p1;
wire   [1:0] tmp_49_fu_852_p3;
wire   [1:0] tmp_49_fu_852_p5;
wire  signed [1:0] tmp_49_fu_852_p7;
wire  signed [1:0] tmp_50_fu_916_p1;
wire  signed [1:0] tmp_50_fu_916_p3;
wire   [1:0] tmp_50_fu_916_p5;
wire   [1:0] tmp_50_fu_916_p7;
wire  signed [1:0] tmp_51_fu_939_p1;
wire  signed [1:0] tmp_51_fu_939_p3;
wire   [1:0] tmp_51_fu_939_p5;
wire   [1:0] tmp_51_fu_939_p7;
wire   [1:0] tmp_52_fu_1005_p1;
wire  signed [1:0] tmp_52_fu_1005_p3;
wire  signed [1:0] tmp_52_fu_1005_p5;
wire   [1:0] tmp_52_fu_1005_p7;
wire   [1:0] tmp_53_fu_1028_p1;
wire  signed [1:0] tmp_53_fu_1028_p3;
wire  signed [1:0] tmp_53_fu_1028_p5;
wire   [1:0] tmp_53_fu_1028_p7;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 3'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 i_fu_124 = 2'd0;
#0 ap_done_reg = 1'b0;
end

eclair_backward_input_2_1_ap_fixed_16_6_4_0_0_Pipeline_BWD_I_LUT_B3_ROM_1P_LUTRAM_1R #(
    .DataWidth( 8 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
LUT_B3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(LUT_B3_address0),
    .ce0(LUT_B3_ce0_local),
    .q0(LUT_B3_q0)
);

eclair_backward_input_2_1_ap_fixed_16_6_4_0_0_Pipeline_BWD_I_LUT_B2_ROM_1P_LUTRAM_1R #(
    .DataWidth( 10 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
LUT_B2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(LUT_B2_address0),
    .ce0(LUT_B2_ce0_local),
    .q0(LUT_B2_q0)
);

eclair_backward_input_2_1_ap_fixed_16_6_4_0_0_Pipeline_BWD_I_LUT_B1_ROM_1P_LUTRAM_1R #(
    .DataWidth( 10 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
LUT_B1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(LUT_B1_address0),
    .ce0(LUT_B1_ce0_local),
    .q0(LUT_B1_q0)
);

eclair_backward_input_2_1_ap_fixed_16_6_4_0_0_Pipeline_BWD_I_LUT_B0_ROM_1P_LUTRAM_1R #(
    .DataWidth( 8 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
LUT_B0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(LUT_B0_address0),
    .ce0(LUT_B0_ce0_local),
    .q0(LUT_B0_q0)
);

eclair_mul_8ns_16s_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 24 ))
mul_8ns_16s_24_1_1_U1(
    .din0(mul_ln112_fu_647_p0),
    .din1(mul_ln112_fu_647_p1),
    .dout(mul_ln112_fu_647_p2)
);

eclair_mul_10ns_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
mul_10ns_16s_26_1_1_U2(
    .din0(mul_ln113_fu_656_p0),
    .din1(mul_ln113_fu_656_p1),
    .dout(mul_ln113_fu_656_p2)
);

(* dissolve_hierarchy = "yes" *) eclair_sparsemux_9_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 16 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_9_2_16_1_1_U3(
    .din0(p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_q0),
    .din1(p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_q0),
    .din2(p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_q0),
    .din3(p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_q0),
    .def(tmp_s_fu_741_p9),
    .sel(trunc_ln108_reg_1739),
    .dout(tmp_s_fu_741_p11)
);

(* dissolve_hierarchy = "yes" *) eclair_sparsemux_9_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 16 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_9_2_16_1_1_U4(
    .din0(p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_q0),
    .din1(p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_q0),
    .din2(p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_q0),
    .din3(p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_q0),
    .def(tmp_47_fu_764_p9),
    .sel(trunc_ln108_reg_1739),
    .dout(tmp_47_fu_764_p11)
);

(* dissolve_hierarchy = "yes" *) eclair_sparsemux_9_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h3 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h0 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h1 ),
    .din2_WIDTH( 16 ),
    .CASE3( 2'h2 ),
    .din3_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_9_2_16_1_1_U5(
    .din0(p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_q0),
    .din1(p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_q0),
    .din2(p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_q0),
    .din3(p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_q0),
    .def(tmp_48_fu_829_p9),
    .sel(trunc_ln108_reg_1739),
    .dout(tmp_48_fu_829_p11)
);

(* dissolve_hierarchy = "yes" *) eclair_sparsemux_9_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h3 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h0 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h1 ),
    .din2_WIDTH( 16 ),
    .CASE3( 2'h2 ),
    .din3_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_9_2_16_1_1_U6(
    .din0(p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_q0),
    .din1(p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_q0),
    .din2(p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_q0),
    .din3(p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_q0),
    .def(tmp_49_fu_852_p9),
    .sel(trunc_ln108_reg_1739),
    .dout(tmp_49_fu_852_p11)
);

eclair_mul_10ns_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
mul_10ns_16s_26_1_1_U7(
    .din0(mul_ln114_fu_911_p0),
    .din1(mul_ln114_fu_911_p1),
    .dout(mul_ln114_fu_911_p2)
);

(* dissolve_hierarchy = "yes" *) eclair_sparsemux_9_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h2 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h3 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h0 ),
    .din2_WIDTH( 16 ),
    .CASE3( 2'h1 ),
    .din3_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_9_2_16_1_1_U8(
    .din0(p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_q0),
    .din1(p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_q0),
    .din2(p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_q0),
    .din3(p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_q0),
    .def(tmp_50_fu_916_p9),
    .sel(trunc_ln108_reg_1739),
    .dout(tmp_50_fu_916_p11)
);

(* dissolve_hierarchy = "yes" *) eclair_sparsemux_9_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h2 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h3 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h0 ),
    .din2_WIDTH( 16 ),
    .CASE3( 2'h1 ),
    .din3_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_9_2_16_1_1_U9(
    .din0(p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_q0),
    .din1(p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_q0),
    .din2(p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_q0),
    .din3(p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_q0),
    .def(tmp_51_fu_939_p9),
    .sel(trunc_ln108_reg_1739),
    .dout(tmp_51_fu_939_p11)
);

eclair_mul_8ns_16s_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 24 ))
mul_8ns_16s_24_1_1_U10(
    .din0(mul_ln115_fu_1000_p0),
    .din1(mul_ln115_fu_1000_p1),
    .dout(mul_ln115_fu_1000_p2)
);

(* dissolve_hierarchy = "yes" *) eclair_sparsemux_9_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h1 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h2 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h3 ),
    .din2_WIDTH( 16 ),
    .CASE3( 2'h0 ),
    .din3_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_9_2_16_1_1_U11(
    .din0(p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_q0),
    .din1(p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_q0),
    .din2(p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_q0),
    .din3(p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_q0),
    .def(tmp_52_fu_1005_p9),
    .sel(trunc_ln108_reg_1739),
    .dout(tmp_52_fu_1005_p11)
);

(* dissolve_hierarchy = "yes" *) eclair_sparsemux_9_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h1 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h2 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h3 ),
    .din2_WIDTH( 16 ),
    .CASE3( 2'h0 ),
    .din3_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_9_2_16_1_1_U12(
    .din0(p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_q0),
    .din1(p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_q0),
    .din2(p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_q0),
    .din3(p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_q0),
    .def(tmp_53_fu_1028_p9),
    .sel(trunc_ln108_reg_1739),
    .dout(tmp_53_fu_1028_p11)
);

eclair_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage2),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_condition_exit_pp0_iter0_stage2) | ((1'b0 == ap_block_pp0_stage1_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        i_fu_124 <= 2'd0;
    end else if (((icmp_ln104_reg_1720 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        i_fu_124 <= add_ln104_fu_736_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        LUT_B2_load_reg_1884 <= LUT_B2_q0;
        LUT_B3_load_reg_1937 <= LUT_B3_q0;
        mul_ln112_reg_1776 <= mul_ln112_fu_647_p2;
        mul_ln113_reg_1830 <= mul_ln113_fu_656_p2;
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add_4_reg_1889 <= zext_ln114_fu_699_p1;
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add_5_reg_1836 <= zext_ln113_fu_674_p1;
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add_6_reg_1782 <= zext_ln108_fu_632_p1;
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add_reg_1942 <= zext_ln115_fu_724_p1;
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add_4_reg_1895 <= zext_ln114_fu_699_p1;
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add_5_reg_1842 <= zext_ln113_fu_674_p1;
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add_6_reg_1788 <= zext_ln108_fu_632_p1;
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add_reg_1948 <= zext_ln115_fu_724_p1;
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add_4_reg_1901 <= zext_ln114_fu_699_p1;
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add_5_reg_1848 <= zext_ln113_fu_674_p1;
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add_6_reg_1794 <= zext_ln108_fu_632_p1;
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add_reg_1954 <= zext_ln115_fu_724_p1;
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add_4_reg_1907 <= zext_ln114_fu_699_p1;
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add_5_reg_1854 <= zext_ln113_fu_674_p1;
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add_6_reg_1800 <= zext_ln108_fu_632_p1;
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add_reg_1960 <= zext_ln115_fu_724_p1;
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add_4_reg_1913 <= zext_ln114_fu_699_p1;
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add_5_reg_1860 <= zext_ln113_fu_674_p1;
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add_6_reg_1806 <= zext_ln108_fu_632_p1;
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add_reg_1966 <= zext_ln115_fu_724_p1;
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add_4_reg_1919 <= zext_ln114_fu_699_p1;
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add_5_reg_1866 <= zext_ln113_fu_674_p1;
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add_6_reg_1812 <= zext_ln108_fu_632_p1;
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add_reg_1972 <= zext_ln115_fu_724_p1;
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add_4_reg_1925 <= zext_ln114_fu_699_p1;
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add_5_reg_1872 <= zext_ln113_fu_674_p1;
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add_6_reg_1818 <= zext_ln108_fu_632_p1;
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add_reg_1978 <= zext_ln115_fu_724_p1;
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add_4_reg_1931 <= zext_ln114_fu_699_p1;
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add_5_reg_1878 <= zext_ln113_fu_674_p1;
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add_6_reg_1824 <= zext_ln108_fu_632_p1;
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add_reg_1984 <= zext_ln115_fu_724_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        and_ln112_1_reg_2046 <= and_ln112_1_fu_1215_p2;
        and_ln112_2_reg_2050 <= and_ln112_2_fu_1233_p2;
        and_ln113_1_reg_2058 <= and_ln113_1_fu_1365_p2;
        and_ln113_2_reg_2062 <= and_ln113_2_fu_1383_p2;
        and_ln114_1_reg_2070 <= and_ln114_1_fu_1515_p2;
        and_ln114_2_reg_2074 <= and_ln114_2_fu_1533_p2;
        and_ln115_1_reg_2082 <= and_ln115_1_fu_1665_p2;
        and_ln115_2_reg_2086 <= and_ln115_2_fu_1683_p2;
        delta_2_cast2_cast_reg_1702 <= delta_2_cast2_cast_fu_568_p1;
        delta_2_cast_cast_reg_1708 <= delta_2_cast_cast_fu_572_p1;
        i_1_reg_1714 <= ap_sig_allocacmp_i_1;
        icmp_ln104_reg_1720 <= icmp_ln104_fu_584_p2;
        icmp_ln108_reg_1724 <= icmp_ln108_fu_590_p2;
        k_reg_1732 <= k_fu_596_p3;
        or_ln112_2_reg_2054 <= or_ln112_2_fu_1239_p2;
        or_ln113_2_reg_2066 <= or_ln113_2_fu_1389_p2;
        or_ln114_2_reg_2078 <= or_ln114_2_fu_1539_p2;
        or_ln115_2_reg_2090 <= or_ln115_2_fu_1689_p2;
        tmp_reg_1751 <= k_fu_596_p3[32'd2];
        trunc_ln108_reg_1739 <= trunc_ln108_fu_604_p1;
        trunc_ln108_reg_1739_pp0_iter1_reg <= trunc_ln108_reg_1739;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        icmp_ln112_1_reg_2003 <= icmp_ln112_1_fu_824_p2;
        sub_ln112_reg_1990 <= sub_ln112_fu_812_p2;
        sub_ln113_reg_2007 <= sub_ln113_fu_897_p2;
        sub_ln114_reg_2020 <= sub_ln114_fu_985_p2;
        sub_ln115_reg_2033 <= sub_ln115_fu_1078_p2;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        LUT_B0_ce0_local = 1'b1;
    end else begin
        LUT_B0_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        LUT_B1_ce0_local = 1'b1;
    end else begin
        LUT_B1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        LUT_B2_ce0_local = 1'b1;
    end else begin
        LUT_B2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        LUT_B3_ce0_local = 1'b1;
    end else begin
        LUT_B3_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln104_reg_1720 == 1'd1) & (1'b0 == ap_block_pp0_stage2_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_condition_exit_pp0_iter0_stage2 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage2 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b0)) begin
        ap_idle_pp0_1to1 = 1'b1;
    end else begin
        ap_idle_pp0_1to1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_i_1 = 2'd0;
    end else begin
        ap_sig_allocacmp_i_1 = i_fu_124;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1904)) begin
        if ((trunc_ln108_reg_1739 == 2'd1)) begin
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_address0_local = zext_ln115_fu_724_p1;
        end else if ((trunc_ln108_reg_1739 == 2'd2)) begin
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_address0_local = zext_ln114_fu_699_p1;
        end else if ((trunc_ln108_reg_1739 == 2'd3)) begin
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_address0_local = zext_ln113_fu_674_p1;
        end else if ((trunc_ln108_reg_1739 == 2'd0)) begin
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_address0_local = zext_ln108_fu_632_p1;
        end else begin
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_address0_local = 'bx;
        end
    end else begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln115_1_reg_2082) & (1'b0 == ap_block_pp0_stage1) & (or_ln115_2_reg_2090 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd1)) | ((1'd1 == and_ln115_2_reg_2086) & (1'b0 == ap_block_pp0_stage1) & (1'd0 == and_ln115_1_reg_2082) & (or_ln115_2_reg_2090 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd1)) | ((icmp_ln104_reg_1720 == 1'd0) & (icmp_ln115_fu_1084_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage2) & (icmp_ln112_1_fu_824_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (trunc_ln108_reg_1739 == 2'd1)) | ((1'b0 == ap_block_pp0_stage0) & (icmp_ln112_1_reg_2003 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln108_reg_1739 == 2'd1)))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_address1_local = p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add_reg_1942;
    end else if ((((1'd1 == and_ln114_1_reg_2070) & (1'b0 == ap_block_pp0_stage1) & (or_ln114_2_reg_2078 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd2)) | ((1'd1 == and_ln114_2_reg_2074) & (1'b0 == ap_block_pp0_stage1) & (1'd0 == and_ln114_1_reg_2070) & (or_ln114_2_reg_2078 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd2)) | ((icmp_ln104_reg_1720 == 1'd0) & (icmp_ln114_fu_991_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage2) & (icmp_ln112_1_fu_824_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (trunc_ln108_reg_1739 == 2'd2)) | ((1'b0 == ap_block_pp0_stage0) & (icmp_ln112_1_reg_2003 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln108_reg_1739 == 2'd2)))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_address1_local = p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add_4_reg_1889;
    end else if ((((1'd1 == and_ln113_1_reg_2058) & (1'b0 == ap_block_pp0_stage1) & (or_ln113_2_reg_2066 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd3)) | ((1'd1 == and_ln113_2_reg_2062) & (1'b0 == ap_block_pp0_stage1) & (1'd0 == and_ln113_1_reg_2058) & (or_ln113_2_reg_2066 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd3)) | ((icmp_ln104_reg_1720 == 1'd0) & (icmp_ln113_fu_903_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage2) & (icmp_ln112_1_fu_824_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (trunc_ln108_reg_1739 == 2'd3)) | ((1'b0 == ap_block_pp0_stage0) & (icmp_ln112_1_reg_2003 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln108_reg_1739 == 2'd3)))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_address1_local = p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add_5_reg_1836;
    end else if ((((1'd1 == and_ln112_1_reg_2046) & (1'b0 == ap_block_pp0_stage1) & (or_ln112_2_reg_2054 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd0)) | ((1'd1 == and_ln112_2_reg_2050) & (1'b0 == ap_block_pp0_stage1) & (1'd0 == and_ln112_1_reg_2046) & (or_ln112_2_reg_2054 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd0)) | ((icmp_ln104_reg_1720 == 1'd0) & (icmp_ln112_fu_818_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage2) & (icmp_ln112_1_fu_824_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (trunc_ln108_reg_1739 == 2'd0)) | ((1'b0 == ap_block_pp0_stage0) & (icmp_ln112_1_reg_2003 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln108_reg_1739 == 2'd0)))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_address1_local = p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add_6_reg_1782;
    end else begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_address1_local = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln104_reg_1720 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739 == 2'd1) & (icmp_ln108_reg_1724 == 1'd0)) | ((icmp_ln104_reg_1720 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739 == 2'd2) & (icmp_ln108_reg_1724 == 1'd0)) | ((icmp_ln104_reg_1720 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739 == 2'd3) & (icmp_ln108_reg_1724 == 1'd0)) | ((icmp_ln104_reg_1720 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739 == 2'd0) & (icmp_ln108_reg_1724 == 1'd0)))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_ce0_local = 1'b1;
    end else begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln115_1_reg_2082) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln115_2_reg_2090 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd1)) | ((1'd1 == and_ln115_2_reg_2086) & (1'b0 == ap_block_pp0_stage1_11001) & (1'd0 == and_ln115_1_reg_2082) & (or_ln115_2_reg_2090 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd1)) | ((1'd1 == and_ln114_1_reg_2070) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln114_2_reg_2078 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd2)) | ((1'd1 == and_ln114_2_reg_2074) & (1'b0 == ap_block_pp0_stage1_11001) & (1'd0 == and_ln114_1_reg_2070) & (or_ln114_2_reg_2078 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) 
    & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd2)) | ((1'd1 == and_ln113_1_reg_2058) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln113_2_reg_2066 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd3)) | ((1'd1 == and_ln113_2_reg_2062) & (1'b0 == ap_block_pp0_stage1_11001) & (1'd0 == and_ln113_1_reg_2058) & (or_ln113_2_reg_2066 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd3)) | ((1'd1 == and_ln112_1_reg_2046) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln112_2_reg_2054 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd0)) | ((1'd1 == and_ln112_2_reg_2050) & (1'b0 == ap_block_pp0_stage1_11001) & (1'd0 == and_ln112_1_reg_2046) & (or_ln112_2_reg_2054 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd1) & (ap_enable_reg_pp0_iter1 
    == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd0)) | ((icmp_ln104_reg_1720 == 1'd0) & (icmp_ln115_fu_1084_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln112_1_fu_824_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (trunc_ln108_reg_1739 == 2'd1)) | ((icmp_ln104_reg_1720 == 1'd0) & (icmp_ln114_fu_991_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln112_1_fu_824_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (trunc_ln108_reg_1739 == 2'd2)) | ((icmp_ln104_reg_1720 == 1'd0) & (icmp_ln113_fu_903_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln112_1_fu_824_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (trunc_ln108_reg_1739 == 2'd3)) | ((icmp_ln104_reg_1720 == 1'd0) & (icmp_ln112_fu_818_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln112_1_fu_824_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) 
    & (trunc_ln108_reg_1739 == 2'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln112_1_reg_2003 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln108_reg_1739 == 2'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln112_1_reg_2003 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln108_reg_1739 == 2'd2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln112_1_reg_2003 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln108_reg_1739 == 2'd3)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln112_1_reg_2003 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln108_reg_1739 == 2'd0)))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_ce1_local = 1'b1;
    end else begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln115_1_reg_2082) & (1'b0 == ap_block_pp0_stage1) & (or_ln115_2_reg_2090 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd1)) | ((1'd1 == and_ln114_1_reg_2070) & (1'b0 == ap_block_pp0_stage1) & (or_ln114_2_reg_2078 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd2)) | ((1'd1 == and_ln113_1_reg_2058) & (1'b0 == ap_block_pp0_stage1) & (or_ln113_2_reg_2066 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd3)) | ((1'd1 == and_ln112_1_reg_2046) & (1'b0 == ap_block_pp0_stage1) & (or_ln112_2_reg_2054 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd0)))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_d1_local = 16'd32767;
    end else if ((((1'd1 == and_ln115_2_reg_2086) & (1'b0 == ap_block_pp0_stage1) & (1'd0 == and_ln115_1_reg_2082) & (or_ln115_2_reg_2090 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd1)) | ((1'd1 == and_ln114_2_reg_2074) & (1'b0 == ap_block_pp0_stage1) & (1'd0 == and_ln114_1_reg_2070) & (or_ln114_2_reg_2078 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd2)) | ((1'd1 == and_ln113_2_reg_2062) & (1'b0 == ap_block_pp0_stage1) & (1'd0 == and_ln113_1_reg_2058) & (or_ln113_2_reg_2066 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd3)) | ((1'd1 == and_ln112_2_reg_2050) & (1'b0 == ap_block_pp0_stage1) & (1'd0 == and_ln112_1_reg_2046) & (or_ln112_2_reg_2054 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd1) & (ap_enable_reg_pp0_iter1 
    == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd0)))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_d1_local = 16'd32768;
    end else if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln112_1_reg_2003 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln108_reg_1739 == 2'd1))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_d1_local = add_ln115_1_fu_1607_p2;
    end else if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln112_1_reg_2003 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln108_reg_1739 == 2'd2))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_d1_local = add_ln114_1_fu_1457_p2;
    end else if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln112_1_reg_2003 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln108_reg_1739 == 2'd3))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_d1_local = add_ln113_1_fu_1307_p2;
    end else if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln112_1_reg_2003 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln108_reg_1739 == 2'd0))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_d1_local = add_ln112_fu_1157_p2;
    end else if ((((icmp_ln104_reg_1720 == 1'd0) & (icmp_ln115_fu_1084_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage2) & (icmp_ln112_1_fu_824_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (trunc_ln108_reg_1739 == 2'd1)) | ((icmp_ln104_reg_1720 == 1'd0) & (icmp_ln114_fu_991_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage2) & (icmp_ln112_1_fu_824_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (trunc_ln108_reg_1739 == 2'd2)) | ((icmp_ln104_reg_1720 == 1'd0) & (icmp_ln113_fu_903_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage2) & (icmp_ln112_1_fu_824_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (trunc_ln108_reg_1739 == 2'd3)) | ((icmp_ln104_reg_1720 == 1'd0) & (icmp_ln112_fu_818_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage2) & (icmp_ln112_1_fu_824_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (trunc_ln108_reg_1739 == 2'd0)))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_d1_local = 16'd0;
    end else begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_d1_local = 'bx;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln115_1_reg_2082) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln115_2_reg_2090 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd1)) | ((1'd1 == and_ln115_2_reg_2086) & (1'b0 == ap_block_pp0_stage1_11001) & (1'd0 == and_ln115_1_reg_2082) & (or_ln115_2_reg_2090 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd1)) | ((1'd1 == and_ln114_1_reg_2070) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln114_2_reg_2078 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd2)) | ((1'd1 == and_ln114_2_reg_2074) & (1'b0 == ap_block_pp0_stage1_11001) & (1'd0 == and_ln114_1_reg_2070) & (or_ln114_2_reg_2078 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) 
    & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd2)) | ((1'd1 == and_ln113_1_reg_2058) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln113_2_reg_2066 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd3)) | ((1'd1 == and_ln113_2_reg_2062) & (1'b0 == ap_block_pp0_stage1_11001) & (1'd0 == and_ln113_1_reg_2058) & (or_ln113_2_reg_2066 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd3)) | ((1'd1 == and_ln112_1_reg_2046) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln112_2_reg_2054 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd0)) | ((1'd1 == and_ln112_2_reg_2050) & (1'b0 == ap_block_pp0_stage1_11001) & (1'd0 == and_ln112_1_reg_2046) & (or_ln112_2_reg_2054 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd1) & (ap_enable_reg_pp0_iter1 
    == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd0)) | ((icmp_ln104_reg_1720 == 1'd0) & (icmp_ln115_fu_1084_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln112_1_fu_824_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (trunc_ln108_reg_1739 == 2'd1)) | ((icmp_ln104_reg_1720 == 1'd0) & (icmp_ln114_fu_991_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln112_1_fu_824_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (trunc_ln108_reg_1739 == 2'd2)) | ((icmp_ln104_reg_1720 == 1'd0) & (icmp_ln113_fu_903_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln112_1_fu_824_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (trunc_ln108_reg_1739 == 2'd3)) | ((icmp_ln104_reg_1720 == 1'd0) & (icmp_ln112_fu_818_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln112_1_fu_824_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) 
    & (trunc_ln108_reg_1739 == 2'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln112_1_reg_2003 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln108_reg_1739 == 2'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln112_1_reg_2003 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln108_reg_1739 == 2'd2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln112_1_reg_2003 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln108_reg_1739 == 2'd3)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln112_1_reg_2003 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln108_reg_1739 == 2'd0)))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_we1_local = 1'b1;
    end else begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_we1_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1904)) begin
        if ((trunc_ln108_reg_1739 == 2'd2)) begin
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_address0_local = zext_ln115_fu_724_p1;
        end else if ((trunc_ln108_reg_1739 == 2'd3)) begin
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_address0_local = zext_ln114_fu_699_p1;
        end else if ((trunc_ln108_reg_1739 == 2'd0)) begin
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_address0_local = zext_ln113_fu_674_p1;
        end else if ((trunc_ln108_reg_1739 == 2'd1)) begin
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_address0_local = zext_ln108_fu_632_p1;
        end else begin
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_address0_local = 'bx;
        end
    end else begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln115_1_reg_2082) & (1'b0 == ap_block_pp0_stage1) & (or_ln115_2_reg_2090 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd2)) | ((1'd1 == and_ln115_2_reg_2086) & (1'b0 == ap_block_pp0_stage1) & (1'd0 == and_ln115_1_reg_2082) & (or_ln115_2_reg_2090 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd2)) | ((icmp_ln104_reg_1720 == 1'd0) & (icmp_ln115_fu_1084_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage2) & (icmp_ln112_1_fu_824_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (trunc_ln108_reg_1739 == 2'd2)) | ((1'b0 == ap_block_pp0_stage0) & (icmp_ln112_1_reg_2003 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln108_reg_1739 == 2'd2)))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_address1_local = p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add_reg_1948;
    end else if ((((1'd1 == and_ln114_1_reg_2070) & (1'b0 == ap_block_pp0_stage1) & (or_ln114_2_reg_2078 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd3)) | ((1'd1 == and_ln114_2_reg_2074) & (1'b0 == ap_block_pp0_stage1) & (1'd0 == and_ln114_1_reg_2070) & (or_ln114_2_reg_2078 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd3)) | ((icmp_ln104_reg_1720 == 1'd0) & (icmp_ln114_fu_991_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage2) & (icmp_ln112_1_fu_824_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (trunc_ln108_reg_1739 == 2'd3)) | ((1'b0 == ap_block_pp0_stage0) & (icmp_ln112_1_reg_2003 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln108_reg_1739 == 2'd3)))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_address1_local = p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add_4_reg_1895;
    end else if ((((1'd1 == and_ln113_1_reg_2058) & (1'b0 == ap_block_pp0_stage1) & (or_ln113_2_reg_2066 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd0)) | ((1'd1 == and_ln113_2_reg_2062) & (1'b0 == ap_block_pp0_stage1) & (1'd0 == and_ln113_1_reg_2058) & (or_ln113_2_reg_2066 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd0)) | ((icmp_ln104_reg_1720 == 1'd0) & (icmp_ln113_fu_903_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage2) & (icmp_ln112_1_fu_824_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (trunc_ln108_reg_1739 == 2'd0)) | ((1'b0 == ap_block_pp0_stage0) & (icmp_ln112_1_reg_2003 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln108_reg_1739 == 2'd0)))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_address1_local = p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add_5_reg_1842;
    end else if ((((1'd1 == and_ln112_1_reg_2046) & (1'b0 == ap_block_pp0_stage1) & (or_ln112_2_reg_2054 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd1)) | ((1'd1 == and_ln112_2_reg_2050) & (1'b0 == ap_block_pp0_stage1) & (1'd0 == and_ln112_1_reg_2046) & (or_ln112_2_reg_2054 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd1)) | ((icmp_ln104_reg_1720 == 1'd0) & (icmp_ln112_fu_818_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage2) & (icmp_ln112_1_fu_824_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (trunc_ln108_reg_1739 == 2'd1)) | ((1'b0 == ap_block_pp0_stage0) & (icmp_ln112_1_reg_2003 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln108_reg_1739 == 2'd1)))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_address1_local = p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add_6_reg_1788;
    end else begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_address1_local = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln104_reg_1720 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739 == 2'd1) & (icmp_ln108_reg_1724 == 1'd0)) | ((icmp_ln104_reg_1720 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739 == 2'd2) & (icmp_ln108_reg_1724 == 1'd0)) | ((icmp_ln104_reg_1720 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739 == 2'd3) & (icmp_ln108_reg_1724 == 1'd0)) | ((icmp_ln104_reg_1720 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739 == 2'd0) & (icmp_ln108_reg_1724 == 1'd0)))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_ce0_local = 1'b1;
    end else begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln115_1_reg_2082) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln115_2_reg_2090 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd2)) | ((1'd1 == and_ln115_2_reg_2086) & (1'b0 == ap_block_pp0_stage1_11001) & (1'd0 == and_ln115_1_reg_2082) & (or_ln115_2_reg_2090 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd2)) | ((1'd1 == and_ln114_1_reg_2070) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln114_2_reg_2078 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd3)) | ((1'd1 == and_ln114_2_reg_2074) & (1'b0 == ap_block_pp0_stage1_11001) & (1'd0 == and_ln114_1_reg_2070) & (or_ln114_2_reg_2078 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) 
    & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd3)) | ((1'd1 == and_ln113_1_reg_2058) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln113_2_reg_2066 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd0)) | ((1'd1 == and_ln113_2_reg_2062) & (1'b0 == ap_block_pp0_stage1_11001) & (1'd0 == and_ln113_1_reg_2058) & (or_ln113_2_reg_2066 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd0)) | ((1'd1 == and_ln112_1_reg_2046) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln112_2_reg_2054 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd1)) | ((1'd1 == and_ln112_2_reg_2050) & (1'b0 == ap_block_pp0_stage1_11001) & (1'd0 == and_ln112_1_reg_2046) & (or_ln112_2_reg_2054 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd1) & (ap_enable_reg_pp0_iter1 
    == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd1)) | ((icmp_ln104_reg_1720 == 1'd0) & (icmp_ln115_fu_1084_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln112_1_fu_824_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (trunc_ln108_reg_1739 == 2'd2)) | ((icmp_ln104_reg_1720 == 1'd0) & (icmp_ln114_fu_991_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln112_1_fu_824_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (trunc_ln108_reg_1739 == 2'd3)) | ((icmp_ln104_reg_1720 == 1'd0) & (icmp_ln113_fu_903_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln112_1_fu_824_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (trunc_ln108_reg_1739 == 2'd0)) | ((icmp_ln104_reg_1720 == 1'd0) & (icmp_ln112_fu_818_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln112_1_fu_824_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) 
    & (trunc_ln108_reg_1739 == 2'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln112_1_reg_2003 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln108_reg_1739 == 2'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln112_1_reg_2003 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln108_reg_1739 == 2'd2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln112_1_reg_2003 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln108_reg_1739 == 2'd3)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln112_1_reg_2003 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln108_reg_1739 == 2'd0)))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_ce1_local = 1'b1;
    end else begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln115_1_reg_2082) & (1'b0 == ap_block_pp0_stage1) & (or_ln115_2_reg_2090 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd2)) | ((1'd1 == and_ln114_1_reg_2070) & (1'b0 == ap_block_pp0_stage1) & (or_ln114_2_reg_2078 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd3)) | ((1'd1 == and_ln113_1_reg_2058) & (1'b0 == ap_block_pp0_stage1) & (or_ln113_2_reg_2066 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd0)) | ((1'd1 == and_ln112_1_reg_2046) & (1'b0 == ap_block_pp0_stage1) & (or_ln112_2_reg_2054 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd1)))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_d1_local = 16'd32767;
    end else if ((((1'd1 == and_ln115_2_reg_2086) & (1'b0 == ap_block_pp0_stage1) & (1'd0 == and_ln115_1_reg_2082) & (or_ln115_2_reg_2090 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd2)) | ((1'd1 == and_ln114_2_reg_2074) & (1'b0 == ap_block_pp0_stage1) & (1'd0 == and_ln114_1_reg_2070) & (or_ln114_2_reg_2078 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd3)) | ((1'd1 == and_ln113_2_reg_2062) & (1'b0 == ap_block_pp0_stage1) & (1'd0 == and_ln113_1_reg_2058) & (or_ln113_2_reg_2066 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd0)) | ((1'd1 == and_ln112_2_reg_2050) & (1'b0 == ap_block_pp0_stage1) & (1'd0 == and_ln112_1_reg_2046) & (or_ln112_2_reg_2054 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd1) & (ap_enable_reg_pp0_iter1 
    == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd1)))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_d1_local = 16'd32768;
    end else if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln112_1_reg_2003 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln108_reg_1739 == 2'd2))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_d1_local = add_ln115_1_fu_1607_p2;
    end else if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln112_1_reg_2003 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln108_reg_1739 == 2'd3))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_d1_local = add_ln114_1_fu_1457_p2;
    end else if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln112_1_reg_2003 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln108_reg_1739 == 2'd0))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_d1_local = add_ln113_1_fu_1307_p2;
    end else if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln112_1_reg_2003 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln108_reg_1739 == 2'd1))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_d1_local = add_ln112_fu_1157_p2;
    end else if ((((icmp_ln104_reg_1720 == 1'd0) & (icmp_ln115_fu_1084_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage2) & (icmp_ln112_1_fu_824_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (trunc_ln108_reg_1739 == 2'd2)) | ((icmp_ln104_reg_1720 == 1'd0) & (icmp_ln114_fu_991_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage2) & (icmp_ln112_1_fu_824_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (trunc_ln108_reg_1739 == 2'd3)) | ((icmp_ln104_reg_1720 == 1'd0) & (icmp_ln113_fu_903_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage2) & (icmp_ln112_1_fu_824_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (trunc_ln108_reg_1739 == 2'd0)) | ((icmp_ln104_reg_1720 == 1'd0) & (icmp_ln112_fu_818_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage2) & (icmp_ln112_1_fu_824_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (trunc_ln108_reg_1739 == 2'd1)))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_d1_local = 16'd0;
    end else begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_d1_local = 'bx;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln115_1_reg_2082) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln115_2_reg_2090 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd2)) | ((1'd1 == and_ln115_2_reg_2086) & (1'b0 == ap_block_pp0_stage1_11001) & (1'd0 == and_ln115_1_reg_2082) & (or_ln115_2_reg_2090 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd2)) | ((1'd1 == and_ln114_1_reg_2070) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln114_2_reg_2078 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd3)) | ((1'd1 == and_ln114_2_reg_2074) & (1'b0 == ap_block_pp0_stage1_11001) & (1'd0 == and_ln114_1_reg_2070) & (or_ln114_2_reg_2078 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) 
    & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd3)) | ((1'd1 == and_ln113_1_reg_2058) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln113_2_reg_2066 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd0)) | ((1'd1 == and_ln113_2_reg_2062) & (1'b0 == ap_block_pp0_stage1_11001) & (1'd0 == and_ln113_1_reg_2058) & (or_ln113_2_reg_2066 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd0)) | ((1'd1 == and_ln112_1_reg_2046) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln112_2_reg_2054 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd1)) | ((1'd1 == and_ln112_2_reg_2050) & (1'b0 == ap_block_pp0_stage1_11001) & (1'd0 == and_ln112_1_reg_2046) & (or_ln112_2_reg_2054 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd1) & (ap_enable_reg_pp0_iter1 
    == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd1)) | ((icmp_ln104_reg_1720 == 1'd0) & (icmp_ln115_fu_1084_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln112_1_fu_824_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (trunc_ln108_reg_1739 == 2'd2)) | ((icmp_ln104_reg_1720 == 1'd0) & (icmp_ln114_fu_991_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln112_1_fu_824_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (trunc_ln108_reg_1739 == 2'd3)) | ((icmp_ln104_reg_1720 == 1'd0) & (icmp_ln113_fu_903_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln112_1_fu_824_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (trunc_ln108_reg_1739 == 2'd0)) | ((icmp_ln104_reg_1720 == 1'd0) & (icmp_ln112_fu_818_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln112_1_fu_824_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) 
    & (trunc_ln108_reg_1739 == 2'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln112_1_reg_2003 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln108_reg_1739 == 2'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln112_1_reg_2003 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln108_reg_1739 == 2'd2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln112_1_reg_2003 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln108_reg_1739 == 2'd3)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln112_1_reg_2003 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln108_reg_1739 == 2'd0)))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_we1_local = 1'b1;
    end else begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_we1_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1904)) begin
        if ((trunc_ln108_reg_1739 == 2'd3)) begin
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_address0_local = zext_ln115_fu_724_p1;
        end else if ((trunc_ln108_reg_1739 == 2'd0)) begin
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_address0_local = zext_ln114_fu_699_p1;
        end else if ((trunc_ln108_reg_1739 == 2'd1)) begin
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_address0_local = zext_ln113_fu_674_p1;
        end else if ((trunc_ln108_reg_1739 == 2'd2)) begin
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_address0_local = zext_ln108_fu_632_p1;
        end else begin
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_address0_local = 'bx;
        end
    end else begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln115_1_reg_2082) & (1'b0 == ap_block_pp0_stage1) & (or_ln115_2_reg_2090 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd3)) | ((1'd1 == and_ln115_2_reg_2086) & (1'b0 == ap_block_pp0_stage1) & (1'd0 == and_ln115_1_reg_2082) & (or_ln115_2_reg_2090 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd3)) | ((icmp_ln104_reg_1720 == 1'd0) & (icmp_ln115_fu_1084_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage2) & (icmp_ln112_1_fu_824_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (trunc_ln108_reg_1739 == 2'd3)) | ((1'b0 == ap_block_pp0_stage0) & (icmp_ln112_1_reg_2003 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln108_reg_1739 == 2'd3)))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_address1_local = p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add_reg_1954;
    end else if ((((1'd1 == and_ln114_1_reg_2070) & (1'b0 == ap_block_pp0_stage1) & (or_ln114_2_reg_2078 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd0)) | ((1'd1 == and_ln114_2_reg_2074) & (1'b0 == ap_block_pp0_stage1) & (1'd0 == and_ln114_1_reg_2070) & (or_ln114_2_reg_2078 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd0)) | ((icmp_ln104_reg_1720 == 1'd0) & (icmp_ln114_fu_991_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage2) & (icmp_ln112_1_fu_824_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (trunc_ln108_reg_1739 == 2'd0)) | ((1'b0 == ap_block_pp0_stage0) & (icmp_ln112_1_reg_2003 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln108_reg_1739 == 2'd0)))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_address1_local = p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add_4_reg_1901;
    end else if ((((1'd1 == and_ln113_1_reg_2058) & (1'b0 == ap_block_pp0_stage1) & (or_ln113_2_reg_2066 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd1)) | ((1'd1 == and_ln113_2_reg_2062) & (1'b0 == ap_block_pp0_stage1) & (1'd0 == and_ln113_1_reg_2058) & (or_ln113_2_reg_2066 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd1)) | ((icmp_ln104_reg_1720 == 1'd0) & (icmp_ln113_fu_903_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage2) & (icmp_ln112_1_fu_824_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (trunc_ln108_reg_1739 == 2'd1)) | ((1'b0 == ap_block_pp0_stage0) & (icmp_ln112_1_reg_2003 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln108_reg_1739 == 2'd1)))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_address1_local = p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add_5_reg_1848;
    end else if ((((1'd1 == and_ln112_1_reg_2046) & (1'b0 == ap_block_pp0_stage1) & (or_ln112_2_reg_2054 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd2)) | ((1'd1 == and_ln112_2_reg_2050) & (1'b0 == ap_block_pp0_stage1) & (1'd0 == and_ln112_1_reg_2046) & (or_ln112_2_reg_2054 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd2)) | ((icmp_ln104_reg_1720 == 1'd0) & (icmp_ln112_fu_818_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage2) & (icmp_ln112_1_fu_824_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (trunc_ln108_reg_1739 == 2'd2)) | ((1'b0 == ap_block_pp0_stage0) & (icmp_ln112_1_reg_2003 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln108_reg_1739 == 2'd2)))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_address1_local = p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add_6_reg_1794;
    end else begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_address1_local = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln104_reg_1720 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739 == 2'd1) & (icmp_ln108_reg_1724 == 1'd0)) | ((icmp_ln104_reg_1720 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739 == 2'd2) & (icmp_ln108_reg_1724 == 1'd0)) | ((icmp_ln104_reg_1720 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739 == 2'd3) & (icmp_ln108_reg_1724 == 1'd0)) | ((icmp_ln104_reg_1720 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739 == 2'd0) & (icmp_ln108_reg_1724 == 1'd0)))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_ce0_local = 1'b1;
    end else begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln115_1_reg_2082) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln115_2_reg_2090 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd3)) | ((1'd1 == and_ln115_2_reg_2086) & (1'b0 == ap_block_pp0_stage1_11001) & (1'd0 == and_ln115_1_reg_2082) & (or_ln115_2_reg_2090 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd3)) | ((1'd1 == and_ln114_1_reg_2070) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln114_2_reg_2078 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd0)) | ((1'd1 == and_ln114_2_reg_2074) & (1'b0 == ap_block_pp0_stage1_11001) & (1'd0 == and_ln114_1_reg_2070) & (or_ln114_2_reg_2078 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) 
    & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd0)) | ((1'd1 == and_ln113_1_reg_2058) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln113_2_reg_2066 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd1)) | ((1'd1 == and_ln113_2_reg_2062) & (1'b0 == ap_block_pp0_stage1_11001) & (1'd0 == and_ln113_1_reg_2058) & (or_ln113_2_reg_2066 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd1)) | ((1'd1 == and_ln112_1_reg_2046) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln112_2_reg_2054 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd2)) | ((1'd1 == and_ln112_2_reg_2050) & (1'b0 == ap_block_pp0_stage1_11001) & (1'd0 == and_ln112_1_reg_2046) & (or_ln112_2_reg_2054 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd1) & (ap_enable_reg_pp0_iter1 
    == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd2)) | ((icmp_ln104_reg_1720 == 1'd0) & (icmp_ln115_fu_1084_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln112_1_fu_824_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (trunc_ln108_reg_1739 == 2'd3)) | ((icmp_ln104_reg_1720 == 1'd0) & (icmp_ln114_fu_991_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln112_1_fu_824_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (trunc_ln108_reg_1739 == 2'd0)) | ((icmp_ln104_reg_1720 == 1'd0) & (icmp_ln113_fu_903_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln112_1_fu_824_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (trunc_ln108_reg_1739 == 2'd1)) | ((icmp_ln104_reg_1720 == 1'd0) & (icmp_ln112_fu_818_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln112_1_fu_824_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) 
    & (trunc_ln108_reg_1739 == 2'd2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln112_1_reg_2003 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln108_reg_1739 == 2'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln112_1_reg_2003 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln108_reg_1739 == 2'd2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln112_1_reg_2003 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln108_reg_1739 == 2'd3)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln112_1_reg_2003 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln108_reg_1739 == 2'd0)))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_ce1_local = 1'b1;
    end else begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln115_1_reg_2082) & (1'b0 == ap_block_pp0_stage1) & (or_ln115_2_reg_2090 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd3)) | ((1'd1 == and_ln114_1_reg_2070) & (1'b0 == ap_block_pp0_stage1) & (or_ln114_2_reg_2078 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd0)) | ((1'd1 == and_ln113_1_reg_2058) & (1'b0 == ap_block_pp0_stage1) & (or_ln113_2_reg_2066 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd1)) | ((1'd1 == and_ln112_1_reg_2046) & (1'b0 == ap_block_pp0_stage1) & (or_ln112_2_reg_2054 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd2)))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_d1_local = 16'd32767;
    end else if ((((1'd1 == and_ln115_2_reg_2086) & (1'b0 == ap_block_pp0_stage1) & (1'd0 == and_ln115_1_reg_2082) & (or_ln115_2_reg_2090 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd3)) | ((1'd1 == and_ln114_2_reg_2074) & (1'b0 == ap_block_pp0_stage1) & (1'd0 == and_ln114_1_reg_2070) & (or_ln114_2_reg_2078 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd0)) | ((1'd1 == and_ln113_2_reg_2062) & (1'b0 == ap_block_pp0_stage1) & (1'd0 == and_ln113_1_reg_2058) & (or_ln113_2_reg_2066 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd1)) | ((1'd1 == and_ln112_2_reg_2050) & (1'b0 == ap_block_pp0_stage1) & (1'd0 == and_ln112_1_reg_2046) & (or_ln112_2_reg_2054 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd1) & (ap_enable_reg_pp0_iter1 
    == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd2)))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_d1_local = 16'd32768;
    end else if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln112_1_reg_2003 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln108_reg_1739 == 2'd3))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_d1_local = add_ln115_1_fu_1607_p2;
    end else if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln112_1_reg_2003 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln108_reg_1739 == 2'd0))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_d1_local = add_ln114_1_fu_1457_p2;
    end else if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln112_1_reg_2003 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln108_reg_1739 == 2'd1))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_d1_local = add_ln113_1_fu_1307_p2;
    end else if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln112_1_reg_2003 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln108_reg_1739 == 2'd2))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_d1_local = add_ln112_fu_1157_p2;
    end else if ((((icmp_ln104_reg_1720 == 1'd0) & (icmp_ln115_fu_1084_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage2) & (icmp_ln112_1_fu_824_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (trunc_ln108_reg_1739 == 2'd3)) | ((icmp_ln104_reg_1720 == 1'd0) & (icmp_ln114_fu_991_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage2) & (icmp_ln112_1_fu_824_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (trunc_ln108_reg_1739 == 2'd0)) | ((icmp_ln104_reg_1720 == 1'd0) & (icmp_ln113_fu_903_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage2) & (icmp_ln112_1_fu_824_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (trunc_ln108_reg_1739 == 2'd1)) | ((icmp_ln104_reg_1720 == 1'd0) & (icmp_ln112_fu_818_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage2) & (icmp_ln112_1_fu_824_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (trunc_ln108_reg_1739 == 2'd2)))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_d1_local = 16'd0;
    end else begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_d1_local = 'bx;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln115_1_reg_2082) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln115_2_reg_2090 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd3)) | ((1'd1 == and_ln115_2_reg_2086) & (1'b0 == ap_block_pp0_stage1_11001) & (1'd0 == and_ln115_1_reg_2082) & (or_ln115_2_reg_2090 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd3)) | ((1'd1 == and_ln114_1_reg_2070) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln114_2_reg_2078 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd0)) | ((1'd1 == and_ln114_2_reg_2074) & (1'b0 == ap_block_pp0_stage1_11001) & (1'd0 == and_ln114_1_reg_2070) & (or_ln114_2_reg_2078 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) 
    & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd0)) | ((1'd1 == and_ln113_1_reg_2058) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln113_2_reg_2066 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd1)) | ((1'd1 == and_ln113_2_reg_2062) & (1'b0 == ap_block_pp0_stage1_11001) & (1'd0 == and_ln113_1_reg_2058) & (or_ln113_2_reg_2066 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd1)) | ((1'd1 == and_ln112_1_reg_2046) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln112_2_reg_2054 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd2)) | ((1'd1 == and_ln112_2_reg_2050) & (1'b0 == ap_block_pp0_stage1_11001) & (1'd0 == and_ln112_1_reg_2046) & (or_ln112_2_reg_2054 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd1) & (ap_enable_reg_pp0_iter1 
    == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd2)) | ((icmp_ln104_reg_1720 == 1'd0) & (icmp_ln115_fu_1084_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln112_1_fu_824_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (trunc_ln108_reg_1739 == 2'd3)) | ((icmp_ln104_reg_1720 == 1'd0) & (icmp_ln114_fu_991_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln112_1_fu_824_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (trunc_ln108_reg_1739 == 2'd0)) | ((icmp_ln104_reg_1720 == 1'd0) & (icmp_ln113_fu_903_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln112_1_fu_824_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (trunc_ln108_reg_1739 == 2'd1)) | ((icmp_ln104_reg_1720 == 1'd0) & (icmp_ln112_fu_818_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln112_1_fu_824_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) 
    & (trunc_ln108_reg_1739 == 2'd2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln112_1_reg_2003 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln108_reg_1739 == 2'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln112_1_reg_2003 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln108_reg_1739 == 2'd2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln112_1_reg_2003 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln108_reg_1739 == 2'd3)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln112_1_reg_2003 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln108_reg_1739 == 2'd0)))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_we1_local = 1'b1;
    end else begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_we1_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1904)) begin
        if ((trunc_ln108_reg_1739 == 2'd0)) begin
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_address0_local = zext_ln115_fu_724_p1;
        end else if ((trunc_ln108_reg_1739 == 2'd1)) begin
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_address0_local = zext_ln114_fu_699_p1;
        end else if ((trunc_ln108_reg_1739 == 2'd2)) begin
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_address0_local = zext_ln113_fu_674_p1;
        end else if ((trunc_ln108_reg_1739 == 2'd3)) begin
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_address0_local = zext_ln108_fu_632_p1;
        end else begin
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_address0_local = 'bx;
        end
    end else begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln115_1_reg_2082) & (1'b0 == ap_block_pp0_stage1) & (or_ln115_2_reg_2090 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd0)) | ((1'd1 == and_ln115_2_reg_2086) & (1'b0 == ap_block_pp0_stage1) & (1'd0 == and_ln115_1_reg_2082) & (or_ln115_2_reg_2090 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd0)) | ((icmp_ln104_reg_1720 == 1'd0) & (icmp_ln115_fu_1084_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage2) & (icmp_ln112_1_fu_824_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (trunc_ln108_reg_1739 == 2'd0)) | ((1'b0 == ap_block_pp0_stage0) & (icmp_ln112_1_reg_2003 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln108_reg_1739 == 2'd0)))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_address1_local = p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add_reg_1960;
    end else if ((((1'd1 == and_ln114_1_reg_2070) & (1'b0 == ap_block_pp0_stage1) & (or_ln114_2_reg_2078 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd1)) | ((1'd1 == and_ln114_2_reg_2074) & (1'b0 == ap_block_pp0_stage1) & (1'd0 == and_ln114_1_reg_2070) & (or_ln114_2_reg_2078 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd1)) | ((icmp_ln104_reg_1720 == 1'd0) & (icmp_ln114_fu_991_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage2) & (icmp_ln112_1_fu_824_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (trunc_ln108_reg_1739 == 2'd1)) | ((1'b0 == ap_block_pp0_stage0) & (icmp_ln112_1_reg_2003 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln108_reg_1739 == 2'd1)))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_address1_local = p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add_4_reg_1907;
    end else if ((((1'd1 == and_ln113_1_reg_2058) & (1'b0 == ap_block_pp0_stage1) & (or_ln113_2_reg_2066 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd2)) | ((1'd1 == and_ln113_2_reg_2062) & (1'b0 == ap_block_pp0_stage1) & (1'd0 == and_ln113_1_reg_2058) & (or_ln113_2_reg_2066 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd2)) | ((icmp_ln104_reg_1720 == 1'd0) & (icmp_ln113_fu_903_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage2) & (icmp_ln112_1_fu_824_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (trunc_ln108_reg_1739 == 2'd2)) | ((1'b0 == ap_block_pp0_stage0) & (icmp_ln112_1_reg_2003 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln108_reg_1739 == 2'd2)))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_address1_local = p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add_5_reg_1854;
    end else if ((((1'd1 == and_ln112_1_reg_2046) & (1'b0 == ap_block_pp0_stage1) & (or_ln112_2_reg_2054 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd3)) | ((1'd1 == and_ln112_2_reg_2050) & (1'b0 == ap_block_pp0_stage1) & (1'd0 == and_ln112_1_reg_2046) & (or_ln112_2_reg_2054 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd3)) | ((icmp_ln104_reg_1720 == 1'd0) & (icmp_ln112_fu_818_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage2) & (icmp_ln112_1_fu_824_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (trunc_ln108_reg_1739 == 2'd3)) | ((1'b0 == ap_block_pp0_stage0) & (icmp_ln112_1_reg_2003 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln108_reg_1739 == 2'd3)))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_address1_local = p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add_6_reg_1800;
    end else begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_address1_local = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln104_reg_1720 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739 == 2'd1) & (icmp_ln108_reg_1724 == 1'd0)) | ((icmp_ln104_reg_1720 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739 == 2'd2) & (icmp_ln108_reg_1724 == 1'd0)) | ((icmp_ln104_reg_1720 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739 == 2'd3) & (icmp_ln108_reg_1724 == 1'd0)) | ((icmp_ln104_reg_1720 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739 == 2'd0) & (icmp_ln108_reg_1724 == 1'd0)))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_ce0_local = 1'b1;
    end else begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln115_1_reg_2082) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln115_2_reg_2090 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd0)) | ((1'd1 == and_ln115_2_reg_2086) & (1'b0 == ap_block_pp0_stage1_11001) & (1'd0 == and_ln115_1_reg_2082) & (or_ln115_2_reg_2090 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd0)) | ((1'd1 == and_ln114_1_reg_2070) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln114_2_reg_2078 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd1)) | ((1'd1 == and_ln114_2_reg_2074) & (1'b0 == ap_block_pp0_stage1_11001) & (1'd0 == and_ln114_1_reg_2070) & (or_ln114_2_reg_2078 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) 
    & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd1)) | ((1'd1 == and_ln113_1_reg_2058) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln113_2_reg_2066 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd2)) | ((1'd1 == and_ln113_2_reg_2062) & (1'b0 == ap_block_pp0_stage1_11001) & (1'd0 == and_ln113_1_reg_2058) & (or_ln113_2_reg_2066 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd2)) | ((1'd1 == and_ln112_1_reg_2046) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln112_2_reg_2054 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd3)) | ((1'd1 == and_ln112_2_reg_2050) & (1'b0 == ap_block_pp0_stage1_11001) & (1'd0 == and_ln112_1_reg_2046) & (or_ln112_2_reg_2054 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd1) & (ap_enable_reg_pp0_iter1 
    == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd3)) | ((icmp_ln104_reg_1720 == 1'd0) & (icmp_ln115_fu_1084_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln112_1_fu_824_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (trunc_ln108_reg_1739 == 2'd0)) | ((icmp_ln104_reg_1720 == 1'd0) & (icmp_ln114_fu_991_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln112_1_fu_824_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (trunc_ln108_reg_1739 == 2'd1)) | ((icmp_ln104_reg_1720 == 1'd0) & (icmp_ln113_fu_903_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln112_1_fu_824_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (trunc_ln108_reg_1739 == 2'd2)) | ((icmp_ln104_reg_1720 == 1'd0) & (icmp_ln112_fu_818_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln112_1_fu_824_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) 
    & (trunc_ln108_reg_1739 == 2'd3)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln112_1_reg_2003 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln108_reg_1739 == 2'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln112_1_reg_2003 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln108_reg_1739 == 2'd2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln112_1_reg_2003 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln108_reg_1739 == 2'd3)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln112_1_reg_2003 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln108_reg_1739 == 2'd0)))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_ce1_local = 1'b1;
    end else begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln115_1_reg_2082) & (1'b0 == ap_block_pp0_stage1) & (or_ln115_2_reg_2090 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd0)) | ((1'd1 == and_ln114_1_reg_2070) & (1'b0 == ap_block_pp0_stage1) & (or_ln114_2_reg_2078 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd1)) | ((1'd1 == and_ln113_1_reg_2058) & (1'b0 == ap_block_pp0_stage1) & (or_ln113_2_reg_2066 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd2)) | ((1'd1 == and_ln112_1_reg_2046) & (1'b0 == ap_block_pp0_stage1) & (or_ln112_2_reg_2054 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd3)))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_d1_local = 16'd32767;
    end else if ((((1'd1 == and_ln115_2_reg_2086) & (1'b0 == ap_block_pp0_stage1) & (1'd0 == and_ln115_1_reg_2082) & (or_ln115_2_reg_2090 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd0)) | ((1'd1 == and_ln114_2_reg_2074) & (1'b0 == ap_block_pp0_stage1) & (1'd0 == and_ln114_1_reg_2070) & (or_ln114_2_reg_2078 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd1)) | ((1'd1 == and_ln113_2_reg_2062) & (1'b0 == ap_block_pp0_stage1) & (1'd0 == and_ln113_1_reg_2058) & (or_ln113_2_reg_2066 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd2)) | ((1'd1 == and_ln112_2_reg_2050) & (1'b0 == ap_block_pp0_stage1) & (1'd0 == and_ln112_1_reg_2046) & (or_ln112_2_reg_2054 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd1) & (ap_enable_reg_pp0_iter1 
    == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd3)))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_d1_local = 16'd32768;
    end else if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln112_1_reg_2003 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln108_reg_1739 == 2'd0))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_d1_local = add_ln115_1_fu_1607_p2;
    end else if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln112_1_reg_2003 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln108_reg_1739 == 2'd1))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_d1_local = add_ln114_1_fu_1457_p2;
    end else if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln112_1_reg_2003 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln108_reg_1739 == 2'd2))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_d1_local = add_ln113_1_fu_1307_p2;
    end else if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln112_1_reg_2003 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln108_reg_1739 == 2'd3))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_d1_local = add_ln112_fu_1157_p2;
    end else if ((((icmp_ln104_reg_1720 == 1'd0) & (icmp_ln115_fu_1084_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage2) & (icmp_ln112_1_fu_824_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (trunc_ln108_reg_1739 == 2'd0)) | ((icmp_ln104_reg_1720 == 1'd0) & (icmp_ln114_fu_991_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage2) & (icmp_ln112_1_fu_824_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (trunc_ln108_reg_1739 == 2'd1)) | ((icmp_ln104_reg_1720 == 1'd0) & (icmp_ln113_fu_903_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage2) & (icmp_ln112_1_fu_824_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (trunc_ln108_reg_1739 == 2'd2)) | ((icmp_ln104_reg_1720 == 1'd0) & (icmp_ln112_fu_818_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage2) & (icmp_ln112_1_fu_824_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (trunc_ln108_reg_1739 == 2'd3)))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_d1_local = 16'd0;
    end else begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_d1_local = 'bx;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln115_1_reg_2082) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln115_2_reg_2090 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd0)) | ((1'd1 == and_ln115_2_reg_2086) & (1'b0 == ap_block_pp0_stage1_11001) & (1'd0 == and_ln115_1_reg_2082) & (or_ln115_2_reg_2090 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd0)) | ((1'd1 == and_ln114_1_reg_2070) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln114_2_reg_2078 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd1)) | ((1'd1 == and_ln114_2_reg_2074) & (1'b0 == ap_block_pp0_stage1_11001) & (1'd0 == and_ln114_1_reg_2070) & (or_ln114_2_reg_2078 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) 
    & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd1)) | ((1'd1 == and_ln113_1_reg_2058) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln113_2_reg_2066 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd2)) | ((1'd1 == and_ln113_2_reg_2062) & (1'b0 == ap_block_pp0_stage1_11001) & (1'd0 == and_ln113_1_reg_2058) & (or_ln113_2_reg_2066 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd2)) | ((1'd1 == and_ln112_1_reg_2046) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln112_2_reg_2054 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd3)) | ((1'd1 == and_ln112_2_reg_2050) & (1'b0 == ap_block_pp0_stage1_11001) & (1'd0 == and_ln112_1_reg_2046) & (or_ln112_2_reg_2054 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd1) & (ap_enable_reg_pp0_iter1 
    == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd3)) | ((icmp_ln104_reg_1720 == 1'd0) & (icmp_ln115_fu_1084_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln112_1_fu_824_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (trunc_ln108_reg_1739 == 2'd0)) | ((icmp_ln104_reg_1720 == 1'd0) & (icmp_ln114_fu_991_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln112_1_fu_824_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (trunc_ln108_reg_1739 == 2'd1)) | ((icmp_ln104_reg_1720 == 1'd0) & (icmp_ln113_fu_903_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln112_1_fu_824_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (trunc_ln108_reg_1739 == 2'd2)) | ((icmp_ln104_reg_1720 == 1'd0) & (icmp_ln112_fu_818_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln112_1_fu_824_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) 
    & (trunc_ln108_reg_1739 == 2'd3)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln112_1_reg_2003 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln108_reg_1739 == 2'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln112_1_reg_2003 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln108_reg_1739 == 2'd2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln112_1_reg_2003 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln108_reg_1739 == 2'd3)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln112_1_reg_2003 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln108_reg_1739 == 2'd0)))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_we1_local = 1'b1;
    end else begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_we1_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1907)) begin
        if ((trunc_ln108_reg_1739 == 2'd1)) begin
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_address0_local = zext_ln115_fu_724_p1;
        end else if ((trunc_ln108_reg_1739 == 2'd2)) begin
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_address0_local = zext_ln114_fu_699_p1;
        end else if ((trunc_ln108_reg_1739 == 2'd3)) begin
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_address0_local = zext_ln113_fu_674_p1;
        end else if ((trunc_ln108_reg_1739 == 2'd0)) begin
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_address0_local = zext_ln108_fu_632_p1;
        end else begin
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_address0_local = 'bx;
        end
    end else begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln115_1_reg_2082) & (1'b0 == ap_block_pp0_stage1) & (or_ln115_2_reg_2090 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd1)) | ((1'd1 == and_ln115_2_reg_2086) & (1'b0 == ap_block_pp0_stage1) & (1'd0 == and_ln115_1_reg_2082) & (or_ln115_2_reg_2090 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd1)) | ((icmp_ln104_reg_1720 == 1'd0) & (icmp_ln115_fu_1084_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage2) & (icmp_ln112_1_fu_824_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (trunc_ln108_reg_1739 == 2'd1)) | ((1'b0 == ap_block_pp0_stage0) & (icmp_ln112_1_reg_2003 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln108_reg_1739 == 2'd1)))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_address1_local = p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add_reg_1966;
    end else if ((((1'd1 == and_ln114_1_reg_2070) & (1'b0 == ap_block_pp0_stage1) & (or_ln114_2_reg_2078 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd2)) | ((1'd1 == and_ln114_2_reg_2074) & (1'b0 == ap_block_pp0_stage1) & (1'd0 == and_ln114_1_reg_2070) & (or_ln114_2_reg_2078 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd2)) | ((icmp_ln104_reg_1720 == 1'd0) & (icmp_ln114_fu_991_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage2) & (icmp_ln112_1_fu_824_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (trunc_ln108_reg_1739 == 2'd2)) | ((1'b0 == ap_block_pp0_stage0) & (icmp_ln112_1_reg_2003 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln108_reg_1739 == 2'd2)))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_address1_local = p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add_4_reg_1913;
    end else if ((((1'd1 == and_ln113_1_reg_2058) & (1'b0 == ap_block_pp0_stage1) & (or_ln113_2_reg_2066 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd3)) | ((1'd1 == and_ln113_2_reg_2062) & (1'b0 == ap_block_pp0_stage1) & (1'd0 == and_ln113_1_reg_2058) & (or_ln113_2_reg_2066 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd3)) | ((icmp_ln104_reg_1720 == 1'd0) & (icmp_ln113_fu_903_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage2) & (icmp_ln112_1_fu_824_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (trunc_ln108_reg_1739 == 2'd3)) | ((1'b0 == ap_block_pp0_stage0) & (icmp_ln112_1_reg_2003 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln108_reg_1739 == 2'd3)))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_address1_local = p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add_5_reg_1860;
    end else if ((((1'd1 == and_ln112_1_reg_2046) & (1'b0 == ap_block_pp0_stage1) & (or_ln112_2_reg_2054 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd0)) | ((1'd1 == and_ln112_2_reg_2050) & (1'b0 == ap_block_pp0_stage1) & (1'd0 == and_ln112_1_reg_2046) & (or_ln112_2_reg_2054 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd0)) | ((icmp_ln104_reg_1720 == 1'd0) & (icmp_ln112_fu_818_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage2) & (icmp_ln112_1_fu_824_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (trunc_ln108_reg_1739 == 2'd0)) | ((1'b0 == ap_block_pp0_stage0) & (icmp_ln112_1_reg_2003 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln108_reg_1739 == 2'd0)))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_address1_local = p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add_6_reg_1806;
    end else begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_address1_local = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln104_reg_1720 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739 == 2'd1) & (icmp_ln108_reg_1724 == 1'd1)) | ((icmp_ln104_reg_1720 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739 == 2'd2) & (icmp_ln108_reg_1724 == 1'd1)) | ((icmp_ln104_reg_1720 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739 == 2'd3) & (icmp_ln108_reg_1724 == 1'd1)) | ((icmp_ln104_reg_1720 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739 == 2'd0) & (icmp_ln108_reg_1724 == 1'd1)))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_ce0_local = 1'b1;
    end else begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln115_1_reg_2082) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln115_2_reg_2090 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd1)) | ((1'd1 == and_ln115_2_reg_2086) & (1'b0 == ap_block_pp0_stage1_11001) & (1'd0 == and_ln115_1_reg_2082) & (or_ln115_2_reg_2090 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd1)) | ((1'd1 == and_ln114_1_reg_2070) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln114_2_reg_2078 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd2)) | ((1'd1 == and_ln114_2_reg_2074) & (1'b0 == ap_block_pp0_stage1_11001) & (1'd0 == and_ln114_1_reg_2070) & (or_ln114_2_reg_2078 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) 
    & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd2)) | ((1'd1 == and_ln113_1_reg_2058) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln113_2_reg_2066 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd3)) | ((1'd1 == and_ln113_2_reg_2062) & (1'b0 == ap_block_pp0_stage1_11001) & (1'd0 == and_ln113_1_reg_2058) & (or_ln113_2_reg_2066 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd3)) | ((1'd1 == and_ln112_1_reg_2046) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln112_2_reg_2054 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd0)) | ((1'd1 == and_ln112_2_reg_2050) & (1'b0 == ap_block_pp0_stage1_11001) & (1'd0 == and_ln112_1_reg_2046) & (or_ln112_2_reg_2054 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd0) & (ap_enable_reg_pp0_iter1 
    == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd0)) | ((icmp_ln104_reg_1720 == 1'd0) & (icmp_ln115_fu_1084_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln112_1_fu_824_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (trunc_ln108_reg_1739 == 2'd1)) | ((icmp_ln104_reg_1720 == 1'd0) & (icmp_ln114_fu_991_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln112_1_fu_824_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (trunc_ln108_reg_1739 == 2'd2)) | ((icmp_ln104_reg_1720 == 1'd0) & (icmp_ln113_fu_903_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln112_1_fu_824_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (trunc_ln108_reg_1739 == 2'd3)) | ((icmp_ln104_reg_1720 == 1'd0) & (icmp_ln112_fu_818_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln112_1_fu_824_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) 
    & (trunc_ln108_reg_1739 == 2'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln112_1_reg_2003 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln108_reg_1739 == 2'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln112_1_reg_2003 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln108_reg_1739 == 2'd2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln112_1_reg_2003 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln108_reg_1739 == 2'd3)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln112_1_reg_2003 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln108_reg_1739 == 2'd0)))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_ce1_local = 1'b1;
    end else begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln115_1_reg_2082) & (1'b0 == ap_block_pp0_stage1) & (or_ln115_2_reg_2090 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd1)) | ((1'd1 == and_ln114_1_reg_2070) & (1'b0 == ap_block_pp0_stage1) & (or_ln114_2_reg_2078 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd2)) | ((1'd1 == and_ln113_1_reg_2058) & (1'b0 == ap_block_pp0_stage1) & (or_ln113_2_reg_2066 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd3)) | ((1'd1 == and_ln112_1_reg_2046) & (1'b0 == ap_block_pp0_stage1) & (or_ln112_2_reg_2054 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd0)))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_d1_local = 16'd32767;
    end else if ((((1'd1 == and_ln115_2_reg_2086) & (1'b0 == ap_block_pp0_stage1) & (1'd0 == and_ln115_1_reg_2082) & (or_ln115_2_reg_2090 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd1)) | ((1'd1 == and_ln114_2_reg_2074) & (1'b0 == ap_block_pp0_stage1) & (1'd0 == and_ln114_1_reg_2070) & (or_ln114_2_reg_2078 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd2)) | ((1'd1 == and_ln113_2_reg_2062) & (1'b0 == ap_block_pp0_stage1) & (1'd0 == and_ln113_1_reg_2058) & (or_ln113_2_reg_2066 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd3)) | ((1'd1 == and_ln112_2_reg_2050) & (1'b0 == ap_block_pp0_stage1) & (1'd0 == and_ln112_1_reg_2046) & (or_ln112_2_reg_2054 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd0) & (ap_enable_reg_pp0_iter1 
    == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd0)))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_d1_local = 16'd32768;
    end else if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln112_1_reg_2003 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln108_reg_1739 == 2'd1))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_d1_local = add_ln115_1_fu_1607_p2;
    end else if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln112_1_reg_2003 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln108_reg_1739 == 2'd2))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_d1_local = add_ln114_1_fu_1457_p2;
    end else if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln112_1_reg_2003 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln108_reg_1739 == 2'd3))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_d1_local = add_ln113_1_fu_1307_p2;
    end else if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln112_1_reg_2003 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln108_reg_1739 == 2'd0))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_d1_local = add_ln112_fu_1157_p2;
    end else if ((((icmp_ln104_reg_1720 == 1'd0) & (icmp_ln115_fu_1084_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage2) & (icmp_ln112_1_fu_824_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (trunc_ln108_reg_1739 == 2'd1)) | ((icmp_ln104_reg_1720 == 1'd0) & (icmp_ln114_fu_991_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage2) & (icmp_ln112_1_fu_824_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (trunc_ln108_reg_1739 == 2'd2)) | ((icmp_ln104_reg_1720 == 1'd0) & (icmp_ln113_fu_903_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage2) & (icmp_ln112_1_fu_824_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (trunc_ln108_reg_1739 == 2'd3)) | ((icmp_ln104_reg_1720 == 1'd0) & (icmp_ln112_fu_818_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage2) & (icmp_ln112_1_fu_824_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (trunc_ln108_reg_1739 == 2'd0)))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_d1_local = 16'd0;
    end else begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_d1_local = 'bx;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln115_1_reg_2082) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln115_2_reg_2090 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd1)) | ((1'd1 == and_ln115_2_reg_2086) & (1'b0 == ap_block_pp0_stage1_11001) & (1'd0 == and_ln115_1_reg_2082) & (or_ln115_2_reg_2090 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd1)) | ((1'd1 == and_ln114_1_reg_2070) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln114_2_reg_2078 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd2)) | ((1'd1 == and_ln114_2_reg_2074) & (1'b0 == ap_block_pp0_stage1_11001) & (1'd0 == and_ln114_1_reg_2070) & (or_ln114_2_reg_2078 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) 
    & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd2)) | ((1'd1 == and_ln113_1_reg_2058) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln113_2_reg_2066 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd3)) | ((1'd1 == and_ln113_2_reg_2062) & (1'b0 == ap_block_pp0_stage1_11001) & (1'd0 == and_ln113_1_reg_2058) & (or_ln113_2_reg_2066 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd3)) | ((1'd1 == and_ln112_1_reg_2046) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln112_2_reg_2054 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd0)) | ((1'd1 == and_ln112_2_reg_2050) & (1'b0 == ap_block_pp0_stage1_11001) & (1'd0 == and_ln112_1_reg_2046) & (or_ln112_2_reg_2054 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd0) & (ap_enable_reg_pp0_iter1 
    == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd0)) | ((icmp_ln104_reg_1720 == 1'd0) & (icmp_ln115_fu_1084_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln112_1_fu_824_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (trunc_ln108_reg_1739 == 2'd1)) | ((icmp_ln104_reg_1720 == 1'd0) & (icmp_ln114_fu_991_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln112_1_fu_824_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (trunc_ln108_reg_1739 == 2'd2)) | ((icmp_ln104_reg_1720 == 1'd0) & (icmp_ln113_fu_903_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln112_1_fu_824_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (trunc_ln108_reg_1739 == 2'd3)) | ((icmp_ln104_reg_1720 == 1'd0) & (icmp_ln112_fu_818_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln112_1_fu_824_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) 
    & (trunc_ln108_reg_1739 == 2'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln112_1_reg_2003 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln108_reg_1739 == 2'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln112_1_reg_2003 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln108_reg_1739 == 2'd2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln112_1_reg_2003 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln108_reg_1739 == 2'd3)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln112_1_reg_2003 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln108_reg_1739 == 2'd0)))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_we1_local = 1'b1;
    end else begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_we1_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1907)) begin
        if ((trunc_ln108_reg_1739 == 2'd2)) begin
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_address0_local = zext_ln115_fu_724_p1;
        end else if ((trunc_ln108_reg_1739 == 2'd3)) begin
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_address0_local = zext_ln114_fu_699_p1;
        end else if ((trunc_ln108_reg_1739 == 2'd0)) begin
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_address0_local = zext_ln113_fu_674_p1;
        end else if ((trunc_ln108_reg_1739 == 2'd1)) begin
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_address0_local = zext_ln108_fu_632_p1;
        end else begin
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_address0_local = 'bx;
        end
    end else begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln115_1_reg_2082) & (1'b0 == ap_block_pp0_stage1) & (or_ln115_2_reg_2090 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd2)) | ((1'd1 == and_ln115_2_reg_2086) & (1'b0 == ap_block_pp0_stage1) & (1'd0 == and_ln115_1_reg_2082) & (or_ln115_2_reg_2090 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd2)) | ((icmp_ln104_reg_1720 == 1'd0) & (icmp_ln115_fu_1084_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage2) & (icmp_ln112_1_fu_824_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (trunc_ln108_reg_1739 == 2'd2)) | ((1'b0 == ap_block_pp0_stage0) & (icmp_ln112_1_reg_2003 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln108_reg_1739 == 2'd2)))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_address1_local = p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add_reg_1972;
    end else if ((((1'd1 == and_ln114_1_reg_2070) & (1'b0 == ap_block_pp0_stage1) & (or_ln114_2_reg_2078 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd3)) | ((1'd1 == and_ln114_2_reg_2074) & (1'b0 == ap_block_pp0_stage1) & (1'd0 == and_ln114_1_reg_2070) & (or_ln114_2_reg_2078 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd3)) | ((icmp_ln104_reg_1720 == 1'd0) & (icmp_ln114_fu_991_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage2) & (icmp_ln112_1_fu_824_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (trunc_ln108_reg_1739 == 2'd3)) | ((1'b0 == ap_block_pp0_stage0) & (icmp_ln112_1_reg_2003 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln108_reg_1739 == 2'd3)))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_address1_local = p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add_4_reg_1919;
    end else if ((((1'd1 == and_ln113_1_reg_2058) & (1'b0 == ap_block_pp0_stage1) & (or_ln113_2_reg_2066 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd0)) | ((1'd1 == and_ln113_2_reg_2062) & (1'b0 == ap_block_pp0_stage1) & (1'd0 == and_ln113_1_reg_2058) & (or_ln113_2_reg_2066 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd0)) | ((icmp_ln104_reg_1720 == 1'd0) & (icmp_ln113_fu_903_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage2) & (icmp_ln112_1_fu_824_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (trunc_ln108_reg_1739 == 2'd0)) | ((1'b0 == ap_block_pp0_stage0) & (icmp_ln112_1_reg_2003 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln108_reg_1739 == 2'd0)))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_address1_local = p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add_5_reg_1866;
    end else if ((((1'd1 == and_ln112_1_reg_2046) & (1'b0 == ap_block_pp0_stage1) & (or_ln112_2_reg_2054 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd1)) | ((1'd1 == and_ln112_2_reg_2050) & (1'b0 == ap_block_pp0_stage1) & (1'd0 == and_ln112_1_reg_2046) & (or_ln112_2_reg_2054 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd1)) | ((icmp_ln104_reg_1720 == 1'd0) & (icmp_ln112_fu_818_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage2) & (icmp_ln112_1_fu_824_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (trunc_ln108_reg_1739 == 2'd1)) | ((1'b0 == ap_block_pp0_stage0) & (icmp_ln112_1_reg_2003 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln108_reg_1739 == 2'd1)))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_address1_local = p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add_6_reg_1812;
    end else begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_address1_local = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln104_reg_1720 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739 == 2'd1) & (icmp_ln108_reg_1724 == 1'd1)) | ((icmp_ln104_reg_1720 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739 == 2'd2) & (icmp_ln108_reg_1724 == 1'd1)) | ((icmp_ln104_reg_1720 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739 == 2'd3) & (icmp_ln108_reg_1724 == 1'd1)) | ((icmp_ln104_reg_1720 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739 == 2'd0) & (icmp_ln108_reg_1724 == 1'd1)))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_ce0_local = 1'b1;
    end else begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln115_1_reg_2082) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln115_2_reg_2090 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd2)) | ((1'd1 == and_ln115_2_reg_2086) & (1'b0 == ap_block_pp0_stage1_11001) & (1'd0 == and_ln115_1_reg_2082) & (or_ln115_2_reg_2090 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd2)) | ((1'd1 == and_ln114_1_reg_2070) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln114_2_reg_2078 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd3)) | ((1'd1 == and_ln114_2_reg_2074) & (1'b0 == ap_block_pp0_stage1_11001) & (1'd0 == and_ln114_1_reg_2070) & (or_ln114_2_reg_2078 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) 
    & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd3)) | ((1'd1 == and_ln113_1_reg_2058) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln113_2_reg_2066 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd0)) | ((1'd1 == and_ln113_2_reg_2062) & (1'b0 == ap_block_pp0_stage1_11001) & (1'd0 == and_ln113_1_reg_2058) & (or_ln113_2_reg_2066 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd0)) | ((1'd1 == and_ln112_1_reg_2046) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln112_2_reg_2054 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd1)) | ((1'd1 == and_ln112_2_reg_2050) & (1'b0 == ap_block_pp0_stage1_11001) & (1'd0 == and_ln112_1_reg_2046) & (or_ln112_2_reg_2054 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd0) & (ap_enable_reg_pp0_iter1 
    == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd1)) | ((icmp_ln104_reg_1720 == 1'd0) & (icmp_ln115_fu_1084_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln112_1_fu_824_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (trunc_ln108_reg_1739 == 2'd2)) | ((icmp_ln104_reg_1720 == 1'd0) & (icmp_ln114_fu_991_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln112_1_fu_824_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (trunc_ln108_reg_1739 == 2'd3)) | ((icmp_ln104_reg_1720 == 1'd0) & (icmp_ln113_fu_903_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln112_1_fu_824_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (trunc_ln108_reg_1739 == 2'd0)) | ((icmp_ln104_reg_1720 == 1'd0) & (icmp_ln112_fu_818_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln112_1_fu_824_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) 
    & (trunc_ln108_reg_1739 == 2'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln112_1_reg_2003 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln108_reg_1739 == 2'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln112_1_reg_2003 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln108_reg_1739 == 2'd2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln112_1_reg_2003 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln108_reg_1739 == 2'd3)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln112_1_reg_2003 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln108_reg_1739 == 2'd0)))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_ce1_local = 1'b1;
    end else begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln115_1_reg_2082) & (1'b0 == ap_block_pp0_stage1) & (or_ln115_2_reg_2090 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd2)) | ((1'd1 == and_ln114_1_reg_2070) & (1'b0 == ap_block_pp0_stage1) & (or_ln114_2_reg_2078 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd3)) | ((1'd1 == and_ln113_1_reg_2058) & (1'b0 == ap_block_pp0_stage1) & (or_ln113_2_reg_2066 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd0)) | ((1'd1 == and_ln112_1_reg_2046) & (1'b0 == ap_block_pp0_stage1) & (or_ln112_2_reg_2054 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd1)))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_d1_local = 16'd32767;
    end else if ((((1'd1 == and_ln115_2_reg_2086) & (1'b0 == ap_block_pp0_stage1) & (1'd0 == and_ln115_1_reg_2082) & (or_ln115_2_reg_2090 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd2)) | ((1'd1 == and_ln114_2_reg_2074) & (1'b0 == ap_block_pp0_stage1) & (1'd0 == and_ln114_1_reg_2070) & (or_ln114_2_reg_2078 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd3)) | ((1'd1 == and_ln113_2_reg_2062) & (1'b0 == ap_block_pp0_stage1) & (1'd0 == and_ln113_1_reg_2058) & (or_ln113_2_reg_2066 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd0)) | ((1'd1 == and_ln112_2_reg_2050) & (1'b0 == ap_block_pp0_stage1) & (1'd0 == and_ln112_1_reg_2046) & (or_ln112_2_reg_2054 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd0) & (ap_enable_reg_pp0_iter1 
    == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd1)))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_d1_local = 16'd32768;
    end else if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln112_1_reg_2003 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln108_reg_1739 == 2'd2))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_d1_local = add_ln115_1_fu_1607_p2;
    end else if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln112_1_reg_2003 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln108_reg_1739 == 2'd3))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_d1_local = add_ln114_1_fu_1457_p2;
    end else if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln112_1_reg_2003 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln108_reg_1739 == 2'd0))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_d1_local = add_ln113_1_fu_1307_p2;
    end else if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln112_1_reg_2003 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln108_reg_1739 == 2'd1))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_d1_local = add_ln112_fu_1157_p2;
    end else if ((((icmp_ln104_reg_1720 == 1'd0) & (icmp_ln115_fu_1084_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage2) & (icmp_ln112_1_fu_824_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (trunc_ln108_reg_1739 == 2'd2)) | ((icmp_ln104_reg_1720 == 1'd0) & (icmp_ln114_fu_991_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage2) & (icmp_ln112_1_fu_824_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (trunc_ln108_reg_1739 == 2'd3)) | ((icmp_ln104_reg_1720 == 1'd0) & (icmp_ln113_fu_903_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage2) & (icmp_ln112_1_fu_824_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (trunc_ln108_reg_1739 == 2'd0)) | ((icmp_ln104_reg_1720 == 1'd0) & (icmp_ln112_fu_818_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage2) & (icmp_ln112_1_fu_824_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (trunc_ln108_reg_1739 == 2'd1)))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_d1_local = 16'd0;
    end else begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_d1_local = 'bx;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln115_1_reg_2082) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln115_2_reg_2090 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd2)) | ((1'd1 == and_ln115_2_reg_2086) & (1'b0 == ap_block_pp0_stage1_11001) & (1'd0 == and_ln115_1_reg_2082) & (or_ln115_2_reg_2090 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd2)) | ((1'd1 == and_ln114_1_reg_2070) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln114_2_reg_2078 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd3)) | ((1'd1 == and_ln114_2_reg_2074) & (1'b0 == ap_block_pp0_stage1_11001) & (1'd0 == and_ln114_1_reg_2070) & (or_ln114_2_reg_2078 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) 
    & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd3)) | ((1'd1 == and_ln113_1_reg_2058) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln113_2_reg_2066 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd0)) | ((1'd1 == and_ln113_2_reg_2062) & (1'b0 == ap_block_pp0_stage1_11001) & (1'd0 == and_ln113_1_reg_2058) & (or_ln113_2_reg_2066 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd0)) | ((1'd1 == and_ln112_1_reg_2046) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln112_2_reg_2054 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd1)) | ((1'd1 == and_ln112_2_reg_2050) & (1'b0 == ap_block_pp0_stage1_11001) & (1'd0 == and_ln112_1_reg_2046) & (or_ln112_2_reg_2054 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd0) & (ap_enable_reg_pp0_iter1 
    == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd1)) | ((icmp_ln104_reg_1720 == 1'd0) & (icmp_ln115_fu_1084_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln112_1_fu_824_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (trunc_ln108_reg_1739 == 2'd2)) | ((icmp_ln104_reg_1720 == 1'd0) & (icmp_ln114_fu_991_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln112_1_fu_824_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (trunc_ln108_reg_1739 == 2'd3)) | ((icmp_ln104_reg_1720 == 1'd0) & (icmp_ln113_fu_903_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln112_1_fu_824_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (trunc_ln108_reg_1739 == 2'd0)) | ((icmp_ln104_reg_1720 == 1'd0) & (icmp_ln112_fu_818_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln112_1_fu_824_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) 
    & (trunc_ln108_reg_1739 == 2'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln112_1_reg_2003 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln108_reg_1739 == 2'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln112_1_reg_2003 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln108_reg_1739 == 2'd2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln112_1_reg_2003 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln108_reg_1739 == 2'd3)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln112_1_reg_2003 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln108_reg_1739 == 2'd0)))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_we1_local = 1'b1;
    end else begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_we1_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1907)) begin
        if ((trunc_ln108_reg_1739 == 2'd3)) begin
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_address0_local = zext_ln115_fu_724_p1;
        end else if ((trunc_ln108_reg_1739 == 2'd0)) begin
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_address0_local = zext_ln114_fu_699_p1;
        end else if ((trunc_ln108_reg_1739 == 2'd1)) begin
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_address0_local = zext_ln113_fu_674_p1;
        end else if ((trunc_ln108_reg_1739 == 2'd2)) begin
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_address0_local = zext_ln108_fu_632_p1;
        end else begin
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_address0_local = 'bx;
        end
    end else begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln115_1_reg_2082) & (1'b0 == ap_block_pp0_stage1) & (or_ln115_2_reg_2090 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd3)) | ((1'd1 == and_ln115_2_reg_2086) & (1'b0 == ap_block_pp0_stage1) & (1'd0 == and_ln115_1_reg_2082) & (or_ln115_2_reg_2090 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd3)) | ((icmp_ln104_reg_1720 == 1'd0) & (icmp_ln115_fu_1084_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage2) & (icmp_ln112_1_fu_824_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (trunc_ln108_reg_1739 == 2'd3)) | ((1'b0 == ap_block_pp0_stage0) & (icmp_ln112_1_reg_2003 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln108_reg_1739 == 2'd3)))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_address1_local = p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add_reg_1978;
    end else if ((((1'd1 == and_ln114_1_reg_2070) & (1'b0 == ap_block_pp0_stage1) & (or_ln114_2_reg_2078 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd0)) | ((1'd1 == and_ln114_2_reg_2074) & (1'b0 == ap_block_pp0_stage1) & (1'd0 == and_ln114_1_reg_2070) & (or_ln114_2_reg_2078 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd0)) | ((icmp_ln104_reg_1720 == 1'd0) & (icmp_ln114_fu_991_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage2) & (icmp_ln112_1_fu_824_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (trunc_ln108_reg_1739 == 2'd0)) | ((1'b0 == ap_block_pp0_stage0) & (icmp_ln112_1_reg_2003 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln108_reg_1739 == 2'd0)))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_address1_local = p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add_4_reg_1925;
    end else if ((((1'd1 == and_ln113_1_reg_2058) & (1'b0 == ap_block_pp0_stage1) & (or_ln113_2_reg_2066 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd1)) | ((1'd1 == and_ln113_2_reg_2062) & (1'b0 == ap_block_pp0_stage1) & (1'd0 == and_ln113_1_reg_2058) & (or_ln113_2_reg_2066 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd1)) | ((icmp_ln104_reg_1720 == 1'd0) & (icmp_ln113_fu_903_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage2) & (icmp_ln112_1_fu_824_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (trunc_ln108_reg_1739 == 2'd1)) | ((1'b0 == ap_block_pp0_stage0) & (icmp_ln112_1_reg_2003 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln108_reg_1739 == 2'd1)))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_address1_local = p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add_5_reg_1872;
    end else if ((((1'd1 == and_ln112_1_reg_2046) & (1'b0 == ap_block_pp0_stage1) & (or_ln112_2_reg_2054 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd2)) | ((1'd1 == and_ln112_2_reg_2050) & (1'b0 == ap_block_pp0_stage1) & (1'd0 == and_ln112_1_reg_2046) & (or_ln112_2_reg_2054 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd2)) | ((icmp_ln104_reg_1720 == 1'd0) & (icmp_ln112_fu_818_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage2) & (icmp_ln112_1_fu_824_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (trunc_ln108_reg_1739 == 2'd2)) | ((1'b0 == ap_block_pp0_stage0) & (icmp_ln112_1_reg_2003 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln108_reg_1739 == 2'd2)))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_address1_local = p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add_6_reg_1818;
    end else begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_address1_local = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln104_reg_1720 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739 == 2'd1) & (icmp_ln108_reg_1724 == 1'd1)) | ((icmp_ln104_reg_1720 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739 == 2'd2) & (icmp_ln108_reg_1724 == 1'd1)) | ((icmp_ln104_reg_1720 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739 == 2'd3) & (icmp_ln108_reg_1724 == 1'd1)) | ((icmp_ln104_reg_1720 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739 == 2'd0) & (icmp_ln108_reg_1724 == 1'd1)))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_ce0_local = 1'b1;
    end else begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln115_1_reg_2082) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln115_2_reg_2090 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd3)) | ((1'd1 == and_ln115_2_reg_2086) & (1'b0 == ap_block_pp0_stage1_11001) & (1'd0 == and_ln115_1_reg_2082) & (or_ln115_2_reg_2090 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd3)) | ((1'd1 == and_ln114_1_reg_2070) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln114_2_reg_2078 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd0)) | ((1'd1 == and_ln114_2_reg_2074) & (1'b0 == ap_block_pp0_stage1_11001) & (1'd0 == and_ln114_1_reg_2070) & (or_ln114_2_reg_2078 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) 
    & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd0)) | ((1'd1 == and_ln113_1_reg_2058) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln113_2_reg_2066 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd1)) | ((1'd1 == and_ln113_2_reg_2062) & (1'b0 == ap_block_pp0_stage1_11001) & (1'd0 == and_ln113_1_reg_2058) & (or_ln113_2_reg_2066 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd1)) | ((1'd1 == and_ln112_1_reg_2046) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln112_2_reg_2054 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd2)) | ((1'd1 == and_ln112_2_reg_2050) & (1'b0 == ap_block_pp0_stage1_11001) & (1'd0 == and_ln112_1_reg_2046) & (or_ln112_2_reg_2054 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd0) & (ap_enable_reg_pp0_iter1 
    == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd2)) | ((icmp_ln104_reg_1720 == 1'd0) & (icmp_ln115_fu_1084_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln112_1_fu_824_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (trunc_ln108_reg_1739 == 2'd3)) | ((icmp_ln104_reg_1720 == 1'd0) & (icmp_ln114_fu_991_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln112_1_fu_824_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (trunc_ln108_reg_1739 == 2'd0)) | ((icmp_ln104_reg_1720 == 1'd0) & (icmp_ln113_fu_903_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln112_1_fu_824_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (trunc_ln108_reg_1739 == 2'd1)) | ((icmp_ln104_reg_1720 == 1'd0) & (icmp_ln112_fu_818_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln112_1_fu_824_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) 
    & (trunc_ln108_reg_1739 == 2'd2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln112_1_reg_2003 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln108_reg_1739 == 2'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln112_1_reg_2003 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln108_reg_1739 == 2'd2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln112_1_reg_2003 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln108_reg_1739 == 2'd3)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln112_1_reg_2003 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln108_reg_1739 == 2'd0)))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_ce1_local = 1'b1;
    end else begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln115_1_reg_2082) & (1'b0 == ap_block_pp0_stage1) & (or_ln115_2_reg_2090 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd3)) | ((1'd1 == and_ln114_1_reg_2070) & (1'b0 == ap_block_pp0_stage1) & (or_ln114_2_reg_2078 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd0)) | ((1'd1 == and_ln113_1_reg_2058) & (1'b0 == ap_block_pp0_stage1) & (or_ln113_2_reg_2066 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd1)) | ((1'd1 == and_ln112_1_reg_2046) & (1'b0 == ap_block_pp0_stage1) & (or_ln112_2_reg_2054 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd2)))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_d1_local = 16'd32767;
    end else if ((((1'd1 == and_ln115_2_reg_2086) & (1'b0 == ap_block_pp0_stage1) & (1'd0 == and_ln115_1_reg_2082) & (or_ln115_2_reg_2090 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd3)) | ((1'd1 == and_ln114_2_reg_2074) & (1'b0 == ap_block_pp0_stage1) & (1'd0 == and_ln114_1_reg_2070) & (or_ln114_2_reg_2078 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd0)) | ((1'd1 == and_ln113_2_reg_2062) & (1'b0 == ap_block_pp0_stage1) & (1'd0 == and_ln113_1_reg_2058) & (or_ln113_2_reg_2066 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd1)) | ((1'd1 == and_ln112_2_reg_2050) & (1'b0 == ap_block_pp0_stage1) & (1'd0 == and_ln112_1_reg_2046) & (or_ln112_2_reg_2054 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd0) & (ap_enable_reg_pp0_iter1 
    == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd2)))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_d1_local = 16'd32768;
    end else if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln112_1_reg_2003 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln108_reg_1739 == 2'd3))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_d1_local = add_ln115_1_fu_1607_p2;
    end else if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln112_1_reg_2003 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln108_reg_1739 == 2'd0))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_d1_local = add_ln114_1_fu_1457_p2;
    end else if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln112_1_reg_2003 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln108_reg_1739 == 2'd1))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_d1_local = add_ln113_1_fu_1307_p2;
    end else if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln112_1_reg_2003 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln108_reg_1739 == 2'd2))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_d1_local = add_ln112_fu_1157_p2;
    end else if ((((icmp_ln104_reg_1720 == 1'd0) & (icmp_ln115_fu_1084_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage2) & (icmp_ln112_1_fu_824_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (trunc_ln108_reg_1739 == 2'd3)) | ((icmp_ln104_reg_1720 == 1'd0) & (icmp_ln114_fu_991_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage2) & (icmp_ln112_1_fu_824_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (trunc_ln108_reg_1739 == 2'd0)) | ((icmp_ln104_reg_1720 == 1'd0) & (icmp_ln113_fu_903_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage2) & (icmp_ln112_1_fu_824_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (trunc_ln108_reg_1739 == 2'd1)) | ((icmp_ln104_reg_1720 == 1'd0) & (icmp_ln112_fu_818_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage2) & (icmp_ln112_1_fu_824_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (trunc_ln108_reg_1739 == 2'd2)))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_d1_local = 16'd0;
    end else begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_d1_local = 'bx;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln115_1_reg_2082) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln115_2_reg_2090 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd3)) | ((1'd1 == and_ln115_2_reg_2086) & (1'b0 == ap_block_pp0_stage1_11001) & (1'd0 == and_ln115_1_reg_2082) & (or_ln115_2_reg_2090 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd3)) | ((1'd1 == and_ln114_1_reg_2070) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln114_2_reg_2078 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd0)) | ((1'd1 == and_ln114_2_reg_2074) & (1'b0 == ap_block_pp0_stage1_11001) & (1'd0 == and_ln114_1_reg_2070) & (or_ln114_2_reg_2078 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) 
    & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd0)) | ((1'd1 == and_ln113_1_reg_2058) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln113_2_reg_2066 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd1)) | ((1'd1 == and_ln113_2_reg_2062) & (1'b0 == ap_block_pp0_stage1_11001) & (1'd0 == and_ln113_1_reg_2058) & (or_ln113_2_reg_2066 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd1)) | ((1'd1 == and_ln112_1_reg_2046) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln112_2_reg_2054 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd2)) | ((1'd1 == and_ln112_2_reg_2050) & (1'b0 == ap_block_pp0_stage1_11001) & (1'd0 == and_ln112_1_reg_2046) & (or_ln112_2_reg_2054 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd0) & (ap_enable_reg_pp0_iter1 
    == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd2)) | ((icmp_ln104_reg_1720 == 1'd0) & (icmp_ln115_fu_1084_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln112_1_fu_824_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (trunc_ln108_reg_1739 == 2'd3)) | ((icmp_ln104_reg_1720 == 1'd0) & (icmp_ln114_fu_991_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln112_1_fu_824_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (trunc_ln108_reg_1739 == 2'd0)) | ((icmp_ln104_reg_1720 == 1'd0) & (icmp_ln113_fu_903_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln112_1_fu_824_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (trunc_ln108_reg_1739 == 2'd1)) | ((icmp_ln104_reg_1720 == 1'd0) & (icmp_ln112_fu_818_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln112_1_fu_824_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) 
    & (trunc_ln108_reg_1739 == 2'd2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln112_1_reg_2003 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln108_reg_1739 == 2'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln112_1_reg_2003 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln108_reg_1739 == 2'd2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln112_1_reg_2003 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln108_reg_1739 == 2'd3)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln112_1_reg_2003 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln108_reg_1739 == 2'd0)))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_we1_local = 1'b1;
    end else begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_we1_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1907)) begin
        if ((trunc_ln108_reg_1739 == 2'd0)) begin
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_address0_local = zext_ln115_fu_724_p1;
        end else if ((trunc_ln108_reg_1739 == 2'd1)) begin
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_address0_local = zext_ln114_fu_699_p1;
        end else if ((trunc_ln108_reg_1739 == 2'd2)) begin
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_address0_local = zext_ln113_fu_674_p1;
        end else if ((trunc_ln108_reg_1739 == 2'd3)) begin
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_address0_local = zext_ln108_fu_632_p1;
        end else begin
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_address0_local = 'bx;
        end
    end else begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln115_1_reg_2082) & (1'b0 == ap_block_pp0_stage1) & (or_ln115_2_reg_2090 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd0)) | ((1'd1 == and_ln115_2_reg_2086) & (1'b0 == ap_block_pp0_stage1) & (1'd0 == and_ln115_1_reg_2082) & (or_ln115_2_reg_2090 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd0)) | ((icmp_ln104_reg_1720 == 1'd0) & (icmp_ln115_fu_1084_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage2) & (icmp_ln112_1_fu_824_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (trunc_ln108_reg_1739 == 2'd0)) | ((1'b0 == ap_block_pp0_stage0) & (icmp_ln112_1_reg_2003 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln108_reg_1739 == 2'd0)))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_address1_local = p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add_reg_1984;
    end else if ((((1'd1 == and_ln114_1_reg_2070) & (1'b0 == ap_block_pp0_stage1) & (or_ln114_2_reg_2078 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd1)) | ((1'd1 == and_ln114_2_reg_2074) & (1'b0 == ap_block_pp0_stage1) & (1'd0 == and_ln114_1_reg_2070) & (or_ln114_2_reg_2078 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd1)) | ((icmp_ln104_reg_1720 == 1'd0) & (icmp_ln114_fu_991_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage2) & (icmp_ln112_1_fu_824_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (trunc_ln108_reg_1739 == 2'd1)) | ((1'b0 == ap_block_pp0_stage0) & (icmp_ln112_1_reg_2003 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln108_reg_1739 == 2'd1)))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_address1_local = p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add_4_reg_1931;
    end else if ((((1'd1 == and_ln113_1_reg_2058) & (1'b0 == ap_block_pp0_stage1) & (or_ln113_2_reg_2066 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd2)) | ((1'd1 == and_ln113_2_reg_2062) & (1'b0 == ap_block_pp0_stage1) & (1'd0 == and_ln113_1_reg_2058) & (or_ln113_2_reg_2066 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd2)) | ((icmp_ln104_reg_1720 == 1'd0) & (icmp_ln113_fu_903_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage2) & (icmp_ln112_1_fu_824_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (trunc_ln108_reg_1739 == 2'd2)) | ((1'b0 == ap_block_pp0_stage0) & (icmp_ln112_1_reg_2003 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln108_reg_1739 == 2'd2)))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_address1_local = p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add_5_reg_1878;
    end else if ((((1'd1 == and_ln112_1_reg_2046) & (1'b0 == ap_block_pp0_stage1) & (or_ln112_2_reg_2054 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd3)) | ((1'd1 == and_ln112_2_reg_2050) & (1'b0 == ap_block_pp0_stage1) & (1'd0 == and_ln112_1_reg_2046) & (or_ln112_2_reg_2054 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd3)) | ((icmp_ln104_reg_1720 == 1'd0) & (icmp_ln112_fu_818_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage2) & (icmp_ln112_1_fu_824_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (trunc_ln108_reg_1739 == 2'd3)) | ((1'b0 == ap_block_pp0_stage0) & (icmp_ln112_1_reg_2003 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln108_reg_1739 == 2'd3)))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_address1_local = p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add_6_reg_1824;
    end else begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_address1_local = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln104_reg_1720 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739 == 2'd1) & (icmp_ln108_reg_1724 == 1'd1)) | ((icmp_ln104_reg_1720 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739 == 2'd2) & (icmp_ln108_reg_1724 == 1'd1)) | ((icmp_ln104_reg_1720 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739 == 2'd3) & (icmp_ln108_reg_1724 == 1'd1)) | ((icmp_ln104_reg_1720 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739 == 2'd0) & (icmp_ln108_reg_1724 == 1'd1)))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_ce0_local = 1'b1;
    end else begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln115_1_reg_2082) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln115_2_reg_2090 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd0)) | ((1'd1 == and_ln115_2_reg_2086) & (1'b0 == ap_block_pp0_stage1_11001) & (1'd0 == and_ln115_1_reg_2082) & (or_ln115_2_reg_2090 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd0)) | ((1'd1 == and_ln114_1_reg_2070) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln114_2_reg_2078 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd1)) | ((1'd1 == and_ln114_2_reg_2074) & (1'b0 == ap_block_pp0_stage1_11001) & (1'd0 == and_ln114_1_reg_2070) & (or_ln114_2_reg_2078 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) 
    & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd1)) | ((1'd1 == and_ln113_1_reg_2058) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln113_2_reg_2066 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd2)) | ((1'd1 == and_ln113_2_reg_2062) & (1'b0 == ap_block_pp0_stage1_11001) & (1'd0 == and_ln113_1_reg_2058) & (or_ln113_2_reg_2066 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd2)) | ((1'd1 == and_ln112_1_reg_2046) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln112_2_reg_2054 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd3)) | ((1'd1 == and_ln112_2_reg_2050) & (1'b0 == ap_block_pp0_stage1_11001) & (1'd0 == and_ln112_1_reg_2046) & (or_ln112_2_reg_2054 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd0) & (ap_enable_reg_pp0_iter1 
    == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd3)) | ((icmp_ln104_reg_1720 == 1'd0) & (icmp_ln115_fu_1084_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln112_1_fu_824_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (trunc_ln108_reg_1739 == 2'd0)) | ((icmp_ln104_reg_1720 == 1'd0) & (icmp_ln114_fu_991_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln112_1_fu_824_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (trunc_ln108_reg_1739 == 2'd1)) | ((icmp_ln104_reg_1720 == 1'd0) & (icmp_ln113_fu_903_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln112_1_fu_824_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (trunc_ln108_reg_1739 == 2'd2)) | ((icmp_ln104_reg_1720 == 1'd0) & (icmp_ln112_fu_818_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln112_1_fu_824_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) 
    & (trunc_ln108_reg_1739 == 2'd3)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln112_1_reg_2003 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln108_reg_1739 == 2'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln112_1_reg_2003 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln108_reg_1739 == 2'd2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln112_1_reg_2003 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln108_reg_1739 == 2'd3)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln112_1_reg_2003 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln108_reg_1739 == 2'd0)))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_ce1_local = 1'b1;
    end else begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln115_1_reg_2082) & (1'b0 == ap_block_pp0_stage1) & (or_ln115_2_reg_2090 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd0)) | ((1'd1 == and_ln114_1_reg_2070) & (1'b0 == ap_block_pp0_stage1) & (or_ln114_2_reg_2078 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd1)) | ((1'd1 == and_ln113_1_reg_2058) & (1'b0 == ap_block_pp0_stage1) & (or_ln113_2_reg_2066 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd2)) | ((1'd1 == and_ln112_1_reg_2046) & (1'b0 == ap_block_pp0_stage1) & (or_ln112_2_reg_2054 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd3)))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_d1_local = 16'd32767;
    end else if ((((1'd1 == and_ln115_2_reg_2086) & (1'b0 == ap_block_pp0_stage1) & (1'd0 == and_ln115_1_reg_2082) & (or_ln115_2_reg_2090 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd0)) | ((1'd1 == and_ln114_2_reg_2074) & (1'b0 == ap_block_pp0_stage1) & (1'd0 == and_ln114_1_reg_2070) & (or_ln114_2_reg_2078 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd1)) | ((1'd1 == and_ln113_2_reg_2062) & (1'b0 == ap_block_pp0_stage1) & (1'd0 == and_ln113_1_reg_2058) & (or_ln113_2_reg_2066 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd2)) | ((1'd1 == and_ln112_2_reg_2050) & (1'b0 == ap_block_pp0_stage1) & (1'd0 == and_ln112_1_reg_2046) & (or_ln112_2_reg_2054 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd0) & (ap_enable_reg_pp0_iter1 
    == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd3)))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_d1_local = 16'd32768;
    end else if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln112_1_reg_2003 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln108_reg_1739 == 2'd0))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_d1_local = add_ln115_1_fu_1607_p2;
    end else if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln112_1_reg_2003 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln108_reg_1739 == 2'd1))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_d1_local = add_ln114_1_fu_1457_p2;
    end else if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln112_1_reg_2003 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln108_reg_1739 == 2'd2))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_d1_local = add_ln113_1_fu_1307_p2;
    end else if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln112_1_reg_2003 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln108_reg_1739 == 2'd3))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_d1_local = add_ln112_fu_1157_p2;
    end else if ((((icmp_ln104_reg_1720 == 1'd0) & (icmp_ln115_fu_1084_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage2) & (icmp_ln112_1_fu_824_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (trunc_ln108_reg_1739 == 2'd0)) | ((icmp_ln104_reg_1720 == 1'd0) & (icmp_ln114_fu_991_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage2) & (icmp_ln112_1_fu_824_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (trunc_ln108_reg_1739 == 2'd1)) | ((icmp_ln104_reg_1720 == 1'd0) & (icmp_ln113_fu_903_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage2) & (icmp_ln112_1_fu_824_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (trunc_ln108_reg_1739 == 2'd2)) | ((icmp_ln104_reg_1720 == 1'd0) & (icmp_ln112_fu_818_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage2) & (icmp_ln112_1_fu_824_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (trunc_ln108_reg_1739 == 2'd3)))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_d1_local = 16'd0;
    end else begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_d1_local = 'bx;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln115_1_reg_2082) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln115_2_reg_2090 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd0)) | ((1'd1 == and_ln115_2_reg_2086) & (1'b0 == ap_block_pp0_stage1_11001) & (1'd0 == and_ln115_1_reg_2082) & (or_ln115_2_reg_2090 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd0)) | ((1'd1 == and_ln114_1_reg_2070) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln114_2_reg_2078 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd1)) | ((1'd1 == and_ln114_2_reg_2074) & (1'b0 == ap_block_pp0_stage1_11001) & (1'd0 == and_ln114_1_reg_2070) & (or_ln114_2_reg_2078 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) 
    & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd1)) | ((1'd1 == and_ln113_1_reg_2058) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln113_2_reg_2066 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd2)) | ((1'd1 == and_ln113_2_reg_2062) & (1'b0 == ap_block_pp0_stage1_11001) & (1'd0 == and_ln113_1_reg_2058) & (or_ln113_2_reg_2066 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd2)) | ((1'd1 == and_ln112_1_reg_2046) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln112_2_reg_2054 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd3)) | ((1'd1 == and_ln112_2_reg_2050) & (1'b0 == ap_block_pp0_stage1_11001) & (1'd0 == and_ln112_1_reg_2046) & (or_ln112_2_reg_2054 == 1'd1) & (icmp_ln112_1_reg_2003 == 1'd0) & (ap_enable_reg_pp0_iter1 
    == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln108_reg_1739_pp0_iter1_reg == 2'd3)) | ((icmp_ln104_reg_1720 == 1'd0) & (icmp_ln115_fu_1084_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln112_1_fu_824_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (trunc_ln108_reg_1739 == 2'd0)) | ((icmp_ln104_reg_1720 == 1'd0) & (icmp_ln114_fu_991_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln112_1_fu_824_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (trunc_ln108_reg_1739 == 2'd1)) | ((icmp_ln104_reg_1720 == 1'd0) & (icmp_ln113_fu_903_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln112_1_fu_824_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (trunc_ln108_reg_1739 == 2'd2)) | ((icmp_ln104_reg_1720 == 1'd0) & (icmp_ln112_fu_818_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln112_1_fu_824_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) 
    & (trunc_ln108_reg_1739 == 2'd3)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln112_1_reg_2003 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln108_reg_1739 == 2'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln112_1_reg_2003 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln108_reg_1739 == 2'd2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln112_1_reg_2003 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln108_reg_1739 == 2'd3)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln112_1_reg_2003 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln108_reg_1739 == 2'd0)))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_we1_local = 1'b1;
    end else begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_we1_local = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to1 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign LUT_B0_address0 = zext_ln112_1_fu_624_p1;

assign LUT_B1_address0 = zext_ln112_1_fu_624_p1;

assign LUT_B2_address0 = zext_ln112_1_fu_624_p1;

assign LUT_B3_address0 = zext_ln112_1_fu_624_p1;

assign add_ln104_fu_736_p2 = (i_1_reg_1714 + 2'd1);

assign add_ln112_fu_1157_p2 = (trunc_ln4_fu_1102_p4 + zext_ln112_fu_1153_p1);

assign add_ln113_1_fu_1307_p2 = (trunc_ln5_fu_1252_p4 + zext_ln113_1_fu_1303_p1);

assign add_ln113_fu_661_p2 = (k_reg_1732 + 3'd1);

assign add_ln114_1_fu_1457_p2 = (trunc_ln6_fu_1402_p4 + zext_ln114_1_fu_1453_p1);

assign add_ln114_fu_686_p2 = (k_reg_1732 + 3'd2);

assign add_ln115_1_fu_1607_p2 = (trunc_ln7_fu_1552_p4 + zext_ln115_1_fu_1603_p1);

assign add_ln115_fu_711_p2 = (k_reg_1732 + 3'd3);

assign and_ln112_1_fu_1215_p2 = (xor_ln112_1_fu_1191_p2 & or_ln112_1_fu_1209_p2);

assign and_ln112_2_fu_1233_p2 = (xor_ln112_4_fu_1227_p2 & tmp_61_fu_1095_p3);

assign and_ln112_fu_1147_p2 = (tmp_62_fu_1111_p3 & or_ln112_fu_1141_p2);

assign and_ln113_1_fu_1365_p2 = (xor_ln113_1_fu_1341_p2 & or_ln113_1_fu_1359_p2);

assign and_ln113_2_fu_1383_p2 = (xor_ln113_4_fu_1377_p2 & tmp_67_fu_1245_p3);

assign and_ln113_fu_1297_p2 = (tmp_68_fu_1261_p3 & or_ln113_fu_1291_p2);

assign and_ln114_1_fu_1515_p2 = (xor_ln114_1_fu_1491_p2 & or_ln114_1_fu_1509_p2);

assign and_ln114_2_fu_1533_p2 = (xor_ln114_4_fu_1527_p2 & tmp_73_fu_1395_p3);

assign and_ln114_fu_1447_p2 = (tmp_74_fu_1411_p3 & or_ln114_fu_1441_p2);

assign and_ln115_1_fu_1665_p2 = (xor_ln115_1_fu_1641_p2 & or_ln115_1_fu_1659_p2);

assign and_ln115_2_fu_1683_p2 = (xor_ln115_4_fu_1677_p2 & tmp_79_fu_1545_p3);

assign and_ln115_fu_1597_p2 = (tmp_80_fu_1561_p3 & or_ln115_fu_1591_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_1904 = ((icmp_ln104_reg_1720 == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln108_reg_1724 == 1'd0));
end

always @ (*) begin
    ap_condition_1907 = ((icmp_ln104_reg_1720 == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln108_reg_1724 == 1'd1));
end

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage2;

assign ap_ready = ap_ready_sig;

assign delta_2_cast2_cast_fu_568_p1 = $signed(delta_2_cast2);

assign delta_2_cast_cast_fu_572_p1 = $signed(delta_2_cast);

assign icmp_ln104_fu_584_p2 = ((ap_sig_allocacmp_i_1 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln108_fu_590_p2 = ((ap_sig_allocacmp_i_1 == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln112_1_fu_824_p2 = ((i_1_reg_1714 == 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln112_3_fu_1121_p2 = ((trunc_ln112_fu_1118_p1 != 9'd0) ? 1'b1 : 1'b0);

assign icmp_ln112_fu_818_p2 = ((shl_ln_fu_794_p3 == sext_ln112_1_fu_806_p1) ? 1'b1 : 1'b0);

assign icmp_ln113_1_fu_1271_p2 = ((trunc_ln113_fu_1268_p1 != 9'd0) ? 1'b1 : 1'b0);

assign icmp_ln113_fu_903_p2 = ((shl_ln1_fu_882_p3 == mul_ln113_reg_1830) ? 1'b1 : 1'b0);

assign icmp_ln114_1_fu_1421_p2 = ((trunc_ln114_fu_1418_p1 != 9'd0) ? 1'b1 : 1'b0);

assign icmp_ln114_fu_991_p2 = ((shl_ln2_fu_969_p3 == mul_ln114_fu_911_p2) ? 1'b1 : 1'b0);

assign icmp_ln115_1_fu_1571_p2 = ((trunc_ln115_fu_1568_p1 != 9'd0) ? 1'b1 : 1'b0);

assign icmp_ln115_fu_1084_p2 = ((shl_ln3_fu_1058_p3 == sext_ln115_1_fu_1070_p1) ? 1'b1 : 1'b0);

assign k_fu_596_p3 = ((icmp_ln108_fu_590_p2[0:0] == 1'b1) ? eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_C_k_61_1_load : eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_C_k_61_0_load);

assign mul_ln112_fu_647_p0 = mul_ln112_fu_647_p00;

assign mul_ln112_fu_647_p00 = LUT_B0_q0;

assign mul_ln112_fu_647_p1 = delta_2_cast_cast_reg_1708;

assign mul_ln113_fu_656_p0 = mul_ln113_fu_656_p00;

assign mul_ln113_fu_656_p00 = LUT_B1_q0;

assign mul_ln113_fu_656_p1 = delta_2_cast2_cast_reg_1702;

assign mul_ln114_fu_911_p0 = mul_ln114_fu_911_p00;

assign mul_ln114_fu_911_p00 = LUT_B2_load_reg_1884;

assign mul_ln114_fu_911_p1 = delta_2_cast2_cast_reg_1702;

assign mul_ln115_fu_1000_p0 = mul_ln115_fu_1000_p00;

assign mul_ln115_fu_1000_p00 = LUT_B3_load_reg_1937;

assign mul_ln115_fu_1000_p1 = delta_2_cast_cast_reg_1708;

assign or_ln112_1_fu_1209_p2 = (xor_ln112_3_fu_1203_p2 | tmp_65_fu_1171_p3);

assign or_ln112_2_fu_1239_p2 = (and_ln112_2_fu_1233_p2 | and_ln112_1_fu_1215_p2);

assign or_ln112_3_fu_1185_p2 = (xor_ln112_fu_1179_p2 | tmp_65_fu_1171_p3);

assign or_ln112_4_fu_1221_p2 = (tmp_65_fu_1171_p3 | tmp_63_fu_1127_p3);

assign or_ln112_fu_1141_p2 = (tmp_64_fu_1134_p3 | icmp_ln112_3_fu_1121_p2);

assign or_ln113_1_fu_1359_p2 = (xor_ln113_3_fu_1353_p2 | tmp_71_fu_1321_p3);

assign or_ln113_2_fu_1389_p2 = (and_ln113_2_fu_1383_p2 | and_ln113_1_fu_1365_p2);

assign or_ln113_3_fu_1335_p2 = (xor_ln113_fu_1329_p2 | tmp_71_fu_1321_p3);

assign or_ln113_4_fu_1371_p2 = (tmp_71_fu_1321_p3 | tmp_69_fu_1277_p3);

assign or_ln113_fu_1291_p2 = (tmp_70_fu_1284_p3 | icmp_ln113_1_fu_1271_p2);

assign or_ln114_1_fu_1509_p2 = (xor_ln114_3_fu_1503_p2 | tmp_77_fu_1471_p3);

assign or_ln114_2_fu_1539_p2 = (and_ln114_2_fu_1533_p2 | and_ln114_1_fu_1515_p2);

assign or_ln114_3_fu_1485_p2 = (xor_ln114_fu_1479_p2 | tmp_77_fu_1471_p3);

assign or_ln114_4_fu_1521_p2 = (tmp_77_fu_1471_p3 | tmp_75_fu_1427_p3);

assign or_ln114_fu_1441_p2 = (tmp_76_fu_1434_p3 | icmp_ln114_1_fu_1421_p2);

assign or_ln115_1_fu_1659_p2 = (xor_ln115_3_fu_1653_p2 | tmp_83_fu_1621_p3);

assign or_ln115_2_fu_1689_p2 = (and_ln115_2_fu_1683_p2 | and_ln115_1_fu_1665_p2);

assign or_ln115_3_fu_1635_p2 = (xor_ln115_fu_1629_p2 | tmp_83_fu_1621_p3);

assign or_ln115_4_fu_1671_p2 = (tmp_83_fu_1621_p3 | tmp_81_fu_1577_p3);

assign or_ln115_fu_1591_p2 = (tmp_82_fu_1584_p3 | icmp_ln115_1_fu_1571_p2);

assign p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_address0 = p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_address0_local;

assign p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_address1 = p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_address1_local;

assign p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_ce0 = p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_ce0_local;

assign p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_ce1 = p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_ce1_local;

assign p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_d1 = p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_d1_local;

assign p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_we1 = p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_we1_local;

assign p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_address0 = p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_address0_local;

assign p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_address1 = p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_address1_local;

assign p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_ce0 = p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_ce0_local;

assign p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_ce1 = p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_ce1_local;

assign p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_d1 = p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_d1_local;

assign p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_we1 = p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_we1_local;

assign p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_address0 = p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_address0_local;

assign p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_address1 = p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_address1_local;

assign p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_ce0 = p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_ce0_local;

assign p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_ce1 = p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_ce1_local;

assign p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_d1 = p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_d1_local;

assign p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_we1 = p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_we1_local;

assign p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_address0 = p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_address0_local;

assign p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_address1 = p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_address1_local;

assign p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_ce0 = p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_ce0_local;

assign p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_ce1 = p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_ce1_local;

assign p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_d1 = p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_d1_local;

assign p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_we1 = p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_we1_local;

assign p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_address0 = p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_address0_local;

assign p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_address1 = p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_address1_local;

assign p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_ce0 = p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_ce0_local;

assign p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_ce1 = p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_ce1_local;

assign p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_d1 = p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_d1_local;

assign p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_we1 = p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_we1_local;

assign p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_address0 = p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_address0_local;

assign p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_address1 = p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_address1_local;

assign p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_ce0 = p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_ce0_local;

assign p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_ce1 = p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_ce1_local;

assign p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_d1 = p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_d1_local;

assign p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_we1 = p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_we1_local;

assign p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_address0 = p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_address0_local;

assign p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_address1 = p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_address1_local;

assign p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_ce0 = p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_ce0_local;

assign p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_ce1 = p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_ce1_local;

assign p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_d1 = p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_d1_local;

assign p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_we1 = p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_we1_local;

assign p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_address0 = p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_address0_local;

assign p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_address1 = p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_address1_local;

assign p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_ce0 = p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_ce0_local;

assign p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_ce1 = p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_ce1_local;

assign p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_d1 = p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_d1_local;

assign p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_we1 = p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_we1_local;

assign select_ln112_fu_787_p3 = ((icmp_ln108_reg_1724[0:0] == 1'b1) ? tmp_47_fu_764_p11 : tmp_s_fu_741_p11);

assign select_ln113_fu_875_p3 = ((icmp_ln108_reg_1724[0:0] == 1'b1) ? tmp_49_fu_852_p11 : tmp_48_fu_829_p11);

assign select_ln114_fu_962_p3 = ((icmp_ln108_reg_1724[0:0] == 1'b1) ? tmp_51_fu_939_p11 : tmp_50_fu_916_p11);

assign select_ln115_fu_1051_p3 = ((icmp_ln108_reg_1724[0:0] == 1'b1) ? tmp_53_fu_1028_p11 : tmp_52_fu_1005_p11);

assign sext_ln112_1_fu_806_p1 = mul_ln112_reg_1776;

assign sext_ln112_2_fu_809_p1 = mul_ln112_reg_1776;

assign sext_ln112_fu_802_p1 = shl_ln_fu_794_p3;

assign sext_ln113_1_fu_894_p1 = mul_ln113_reg_1830;

assign sext_ln113_fu_890_p1 = shl_ln1_fu_882_p3;

assign sext_ln114_1_fu_981_p1 = mul_ln114_fu_911_p2;

assign sext_ln114_fu_977_p1 = shl_ln2_fu_969_p3;

assign sext_ln115_1_fu_1070_p1 = mul_ln115_fu_1000_p2;

assign sext_ln115_2_fu_1074_p1 = mul_ln115_fu_1000_p2;

assign sext_ln115_fu_1066_p1 = shl_ln3_fu_1058_p3;

assign shl_ln1_fu_882_p3 = {{select_ln113_fu_875_p3}, {10'd0}};

assign shl_ln2_fu_969_p3 = {{select_ln114_fu_962_p3}, {10'd0}};

assign shl_ln3_fu_1058_p3 = {{select_ln115_fu_1051_p3}, {10'd0}};

assign shl_ln_fu_794_p3 = {{select_ln112_fu_787_p3}, {10'd0}};

assign sub_ln112_fu_812_p2 = ($signed(sext_ln112_fu_802_p1) - $signed(sext_ln112_2_fu_809_p1));

assign sub_ln113_fu_897_p2 = ($signed(sext_ln113_fu_890_p1) - $signed(sext_ln113_1_fu_894_p1));

assign sub_ln114_fu_985_p2 = ($signed(sext_ln114_fu_977_p1) - $signed(sext_ln114_1_fu_981_p1));

assign sub_ln115_fu_1078_p2 = ($signed(sext_ln115_fu_1066_p1) - $signed(sext_ln115_2_fu_1074_p1));

assign tmp_47_fu_764_p9 = 'bx;

assign tmp_48_fu_829_p9 = 'bx;

assign tmp_49_fu_852_p9 = 'bx;

assign tmp_50_fu_916_p9 = 'bx;

assign tmp_51_fu_939_p9 = 'bx;

assign tmp_52_fu_1005_p9 = 'bx;

assign tmp_53_fu_1028_p9 = 'bx;

assign tmp_61_fu_1095_p3 = sub_ln112_reg_1990[32'd26];

assign tmp_62_fu_1111_p3 = sub_ln112_reg_1990[32'd9];

assign tmp_63_fu_1127_p3 = sub_ln112_reg_1990[32'd25];

assign tmp_64_fu_1134_p3 = sub_ln112_reg_1990[32'd10];

assign tmp_65_fu_1171_p3 = add_ln112_fu_1157_p2[32'd15];

assign tmp_66_fu_666_p3 = add_ln113_fu_661_p2[32'd2];

assign tmp_67_fu_1245_p3 = sub_ln113_reg_2007[32'd26];

assign tmp_68_fu_1261_p3 = sub_ln113_reg_2007[32'd9];

assign tmp_69_fu_1277_p3 = sub_ln113_reg_2007[32'd25];

assign tmp_70_fu_1284_p3 = sub_ln113_reg_2007[32'd10];

assign tmp_71_fu_1321_p3 = add_ln113_1_fu_1307_p2[32'd15];

assign tmp_72_fu_691_p3 = add_ln114_fu_686_p2[32'd2];

assign tmp_73_fu_1395_p3 = sub_ln114_reg_2020[32'd26];

assign tmp_74_fu_1411_p3 = sub_ln114_reg_2020[32'd9];

assign tmp_75_fu_1427_p3 = sub_ln114_reg_2020[32'd25];

assign tmp_76_fu_1434_p3 = sub_ln114_reg_2020[32'd10];

assign tmp_77_fu_1471_p3 = add_ln114_1_fu_1457_p2[32'd15];

assign tmp_78_fu_716_p3 = add_ln115_fu_711_p2[32'd2];

assign tmp_79_fu_1545_p3 = sub_ln115_reg_2033[32'd26];

assign tmp_80_fu_1561_p3 = sub_ln115_reg_2033[32'd9];

assign tmp_81_fu_1577_p3 = sub_ln115_reg_2033[32'd25];

assign tmp_82_fu_1584_p3 = sub_ln115_reg_2033[32'd10];

assign tmp_83_fu_1621_p3 = add_ln115_1_fu_1607_p2[32'd15];

assign tmp_s_fu_741_p9 = 'bx;

assign trunc_ln108_fu_604_p1 = k_fu_596_p3[1:0];

assign trunc_ln112_fu_1118_p1 = sub_ln112_reg_1990[8:0];

assign trunc_ln113_fu_1268_p1 = sub_ln113_reg_2007[8:0];

assign trunc_ln114_fu_1418_p1 = sub_ln114_reg_2020[8:0];

assign trunc_ln115_fu_1568_p1 = sub_ln115_reg_2033[8:0];

assign trunc_ln4_fu_1102_p4 = {{sub_ln112_reg_1990[25:10]}};

assign trunc_ln5_fu_1252_p4 = {{sub_ln113_reg_2007[25:10]}};

assign trunc_ln6_fu_1402_p4 = {{sub_ln114_reg_2020[25:10]}};

assign trunc_ln7_fu_1552_p4 = {{sub_ln115_reg_2033[25:10]}};

assign u_index_fu_616_p3 = ((icmp_ln108_fu_590_p2[0:0] == 1'b1) ? eclair_ap_fixed_const_ap_fixed_ap_fixed_const_C_u_index_60_1_load : eclair_ap_fixed_const_ap_fixed_ap_fixed_const_C_u_index_60_0_load);

assign xor_ln112_1_fu_1191_p2 = (tmp_61_fu_1095_p3 ^ 1'd1);

assign xor_ln112_2_fu_1197_p2 = (tmp_61_fu_1095_p3 ^ 1'd1);

assign xor_ln112_3_fu_1203_p2 = (xor_ln112_2_fu_1197_p2 ^ or_ln112_3_fu_1185_p2);

assign xor_ln112_4_fu_1227_p2 = (or_ln112_4_fu_1221_p2 ^ 1'd1);

assign xor_ln112_fu_1179_p2 = (tmp_63_fu_1127_p3 ^ 1'd1);

assign xor_ln113_1_fu_1341_p2 = (tmp_67_fu_1245_p3 ^ 1'd1);

assign xor_ln113_2_fu_1347_p2 = (tmp_67_fu_1245_p3 ^ 1'd1);

assign xor_ln113_3_fu_1353_p2 = (xor_ln113_2_fu_1347_p2 ^ or_ln113_3_fu_1335_p2);

assign xor_ln113_4_fu_1377_p2 = (or_ln113_4_fu_1371_p2 ^ 1'd1);

assign xor_ln113_fu_1329_p2 = (tmp_69_fu_1277_p3 ^ 1'd1);

assign xor_ln114_1_fu_1491_p2 = (tmp_73_fu_1395_p3 ^ 1'd1);

assign xor_ln114_2_fu_1497_p2 = (tmp_73_fu_1395_p3 ^ 1'd1);

assign xor_ln114_3_fu_1503_p2 = (xor_ln114_2_fu_1497_p2 ^ or_ln114_3_fu_1485_p2);

assign xor_ln114_4_fu_1527_p2 = (or_ln114_4_fu_1521_p2 ^ 1'd1);

assign xor_ln114_fu_1479_p2 = (tmp_75_fu_1427_p3 ^ 1'd1);

assign xor_ln115_1_fu_1641_p2 = (tmp_79_fu_1545_p3 ^ 1'd1);

assign xor_ln115_2_fu_1647_p2 = (tmp_79_fu_1545_p3 ^ 1'd1);

assign xor_ln115_3_fu_1653_p2 = (xor_ln115_2_fu_1647_p2 ^ or_ln115_3_fu_1635_p2);

assign xor_ln115_4_fu_1677_p2 = (or_ln115_4_fu_1671_p2 ^ 1'd1);

assign xor_ln115_fu_1629_p2 = (tmp_81_fu_1577_p3 ^ 1'd1);

assign zext_ln108_fu_632_p1 = tmp_reg_1751;

assign zext_ln112_1_fu_624_p1 = u_index_fu_616_p3;

assign zext_ln112_fu_1153_p1 = and_ln112_fu_1147_p2;

assign zext_ln113_1_fu_1303_p1 = and_ln113_fu_1297_p2;

assign zext_ln113_fu_674_p1 = tmp_66_fu_666_p3;

assign zext_ln114_1_fu_1453_p1 = and_ln114_fu_1447_p2;

assign zext_ln114_fu_699_p1 = tmp_72_fu_691_p3;

assign zext_ln115_1_fu_1603_p1 = and_ln115_fu_1597_p2;

assign zext_ln115_fu_724_p1 = tmp_78_fu_716_p3;

endmodule //eclair_backward_input_2_1_ap_fixed_16_6_4_0_0_Pipeline_BWD_I
