\hypertarget{union__hw__enet__ieee__t__def}{}\section{\+\_\+hw\+\_\+enet\+\_\+ieee\+\_\+t\+\_\+def Union Reference}
\label{union__hw__enet__ieee__t__def}\index{\+\_\+hw\+\_\+enet\+\_\+ieee\+\_\+t\+\_\+def@{\+\_\+hw\+\_\+enet\+\_\+ieee\+\_\+t\+\_\+def}}


H\+W\+\_\+\+E\+N\+E\+T\+\_\+\+I\+E\+E\+E\+\_\+\+T\+\_\+\+D\+EF -\/ Frames Transmitted after Deferral Delay Statistic Register (RO)  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+enet.\+h$>$}

\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct__hw__enet__ieee__t__def_1_1__hw__enet__ieee__t__def__bitfields}{\+\_\+hw\+\_\+enet\+\_\+ieee\+\_\+t\+\_\+def\+\_\+bitfields}
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t {\bfseries U}\hypertarget{union__hw__enet__ieee__t__def_a9f5469b10199f16bf6ca543066fa5211}{}\label{union__hw__enet__ieee__t__def_a9f5469b10199f16bf6ca543066fa5211}

\item 
struct \hyperlink{struct__hw__enet__ieee__t__def_1_1__hw__enet__ieee__t__def__bitfields}{\+\_\+hw\+\_\+enet\+\_\+ieee\+\_\+t\+\_\+def\+::\+\_\+hw\+\_\+enet\+\_\+ieee\+\_\+t\+\_\+def\+\_\+bitfields} {\bfseries B}\hypertarget{union__hw__enet__ieee__t__def_a9a777a5e2684edb1363b9e27dfba33c0}{}\label{union__hw__enet__ieee__t__def_a9a777a5e2684edb1363b9e27dfba33c0}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
H\+W\+\_\+\+E\+N\+E\+T\+\_\+\+I\+E\+E\+E\+\_\+\+T\+\_\+\+D\+EF -\/ Frames Transmitted after Deferral Delay Statistic Register (RO) 

Reset value\+: 0x00000000U 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+enet.\+h\end{DoxyCompactItemize}
