<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-imx › clk-imx6q.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>clk-imx6q.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Copyright 2011 Freescale Semiconductor, Inc.</span>
<span class="cm"> * Copyright 2011 Linaro Ltd.</span>
<span class="cm"> *</span>
<span class="cm"> * The code contained herein is licensed under the GNU General Public</span>
<span class="cm"> * License. You may obtain a copy of the GNU General Public License</span>
<span class="cm"> * Version 2 or later at the following locations:</span>
<span class="cm"> *</span>
<span class="cm"> * http://www.opensource.org/licenses/gpl-license.html</span>
<span class="cm"> * http://www.gnu.org/copyleft/gpl.html</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/types.h&gt;</span>
<span class="cp">#include &lt;linux/clk.h&gt;</span>
<span class="cp">#include &lt;linux/clkdev.h&gt;</span>
<span class="cp">#include &lt;linux/err.h&gt;</span>
<span class="cp">#include &lt;linux/io.h&gt;</span>
<span class="cp">#include &lt;linux/of.h&gt;</span>
<span class="cp">#include &lt;linux/of_address.h&gt;</span>
<span class="cp">#include &lt;linux/of_irq.h&gt;</span>
<span class="cp">#include &lt;mach/common.h&gt;</span>
<span class="cp">#include &quot;clk.h&quot;</span>

<span class="cp">#define CCGR0				0x68</span>
<span class="cp">#define CCGR1				0x6c</span>
<span class="cp">#define CCGR2				0x70</span>
<span class="cp">#define CCGR3				0x74</span>
<span class="cp">#define CCGR4				0x78</span>
<span class="cp">#define CCGR5				0x7c</span>
<span class="cp">#define CCGR6				0x80</span>
<span class="cp">#define CCGR7				0x84</span>

<span class="cp">#define CLPCR				0x54</span>
<span class="cp">#define BP_CLPCR_LPM			0</span>
<span class="cp">#define BM_CLPCR_LPM			(0x3 &lt;&lt; 0)</span>
<span class="cp">#define BM_CLPCR_BYPASS_PMIC_READY	(0x1 &lt;&lt; 2)</span>
<span class="cp">#define BM_CLPCR_ARM_CLK_DIS_ON_LPM	(0x1 &lt;&lt; 5)</span>
<span class="cp">#define BM_CLPCR_SBYOS			(0x1 &lt;&lt; 6)</span>
<span class="cp">#define BM_CLPCR_DIS_REF_OSC		(0x1 &lt;&lt; 7)</span>
<span class="cp">#define BM_CLPCR_VSTBY			(0x1 &lt;&lt; 8)</span>
<span class="cp">#define BP_CLPCR_STBY_COUNT		9</span>
<span class="cp">#define BM_CLPCR_STBY_COUNT		(0x3 &lt;&lt; 9)</span>
<span class="cp">#define BM_CLPCR_COSC_PWRDOWN		(0x1 &lt;&lt; 11)</span>
<span class="cp">#define BM_CLPCR_WB_PER_AT_LPM		(0x1 &lt;&lt; 16)</span>
<span class="cp">#define BM_CLPCR_WB_CORE_AT_LPM		(0x1 &lt;&lt; 17)</span>
<span class="cp">#define BM_CLPCR_BYP_MMDC_CH0_LPM_HS	(0x1 &lt;&lt; 19)</span>
<span class="cp">#define BM_CLPCR_BYP_MMDC_CH1_LPM_HS	(0x1 &lt;&lt; 21)</span>
<span class="cp">#define BM_CLPCR_MASK_CORE0_WFI		(0x1 &lt;&lt; 22)</span>
<span class="cp">#define BM_CLPCR_MASK_CORE1_WFI		(0x1 &lt;&lt; 23)</span>
<span class="cp">#define BM_CLPCR_MASK_CORE2_WFI		(0x1 &lt;&lt; 24)</span>
<span class="cp">#define BM_CLPCR_MASK_CORE3_WFI		(0x1 &lt;&lt; 25)</span>
<span class="cp">#define BM_CLPCR_MASK_SCU_IDLE		(0x1 &lt;&lt; 26)</span>
<span class="cp">#define BM_CLPCR_MASK_L2CC_IDLE		(0x1 &lt;&lt; 27)</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">ccm_base</span><span class="p">;</span>

<span class="kt">void</span> <span class="n">__init</span> <span class="nf">imx6q_clock_map_io</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span> <span class="p">{</span> <span class="p">}</span>

<span class="kt">int</span> <span class="nf">imx6q_set_lpm</span><span class="p">(</span><span class="k">enum</span> <span class="n">mxc_cpu_pwr_mode</span> <span class="n">mode</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">val</span> <span class="o">=</span> <span class="n">readl_relaxed</span><span class="p">(</span><span class="n">ccm_base</span> <span class="o">+</span> <span class="n">CLPCR</span><span class="p">);</span>

	<span class="n">val</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">BM_CLPCR_LPM</span><span class="p">;</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">mode</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">WAIT_CLOCKED</span>:
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">WAIT_UNCLOCKED</span>:
		<span class="n">val</span> <span class="o">|=</span> <span class="mh">0x1</span> <span class="o">&lt;&lt;</span> <span class="n">BP_CLPCR_LPM</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">STOP_POWER_ON</span>:
		<span class="n">val</span> <span class="o">|=</span> <span class="mh">0x2</span> <span class="o">&lt;&lt;</span> <span class="n">BP_CLPCR_LPM</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">WAIT_UNCLOCKED_POWER_OFF</span>:
		<span class="n">val</span> <span class="o">|=</span> <span class="mh">0x1</span> <span class="o">&lt;&lt;</span> <span class="n">BP_CLPCR_LPM</span><span class="p">;</span>
		<span class="n">val</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">BM_CLPCR_VSTBY</span><span class="p">;</span>
		<span class="n">val</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">BM_CLPCR_SBYOS</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">STOP_POWER_OFF</span>:
		<span class="n">val</span> <span class="o">|=</span> <span class="mh">0x2</span> <span class="o">&lt;&lt;</span> <span class="n">BP_CLPCR_LPM</span><span class="p">;</span>
		<span class="n">val</span> <span class="o">|=</span> <span class="mh">0x3</span> <span class="o">&lt;&lt;</span> <span class="n">BP_CLPCR_STBY_COUNT</span><span class="p">;</span>
		<span class="n">val</span> <span class="o">|=</span> <span class="n">BM_CLPCR_VSTBY</span><span class="p">;</span>
		<span class="n">val</span> <span class="o">|=</span> <span class="n">BM_CLPCR_SBYOS</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">writel_relaxed</span><span class="p">(</span><span class="n">val</span><span class="p">,</span> <span class="n">ccm_base</span> <span class="o">+</span> <span class="n">CLPCR</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">step_sels</span><span class="p">[]</span>	<span class="o">=</span> <span class="p">{</span> <span class="s">&quot;osc&quot;</span><span class="p">,</span> <span class="s">&quot;pll2_pfd2_396m&quot;</span><span class="p">,</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">pll1_sw_sels</span><span class="p">[]</span>	<span class="o">=</span> <span class="p">{</span> <span class="s">&quot;pll1_sys&quot;</span><span class="p">,</span> <span class="s">&quot;step&quot;</span><span class="p">,</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">periph_pre_sels</span><span class="p">[]</span>	<span class="o">=</span> <span class="p">{</span> <span class="s">&quot;pll2_bus&quot;</span><span class="p">,</span> <span class="s">&quot;pll2_pfd2_396m&quot;</span><span class="p">,</span> <span class="s">&quot;pll2_pfd0_352m&quot;</span><span class="p">,</span> <span class="s">&quot;pll2_198m&quot;</span><span class="p">,</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">periph_clk2_sels</span><span class="p">[]</span>	<span class="o">=</span> <span class="p">{</span> <span class="s">&quot;pll3_usb_otg&quot;</span><span class="p">,</span> <span class="s">&quot;osc&quot;</span><span class="p">,</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">periph_sels</span><span class="p">[]</span>	<span class="o">=</span> <span class="p">{</span> <span class="s">&quot;periph_pre&quot;</span><span class="p">,</span> <span class="s">&quot;periph_clk2&quot;</span><span class="p">,</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">periph2_sels</span><span class="p">[]</span>	<span class="o">=</span> <span class="p">{</span> <span class="s">&quot;periph2_pre&quot;</span><span class="p">,</span> <span class="s">&quot;periph2_clk2&quot;</span><span class="p">,</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">axi_sels</span><span class="p">[]</span>		<span class="o">=</span> <span class="p">{</span> <span class="s">&quot;periph&quot;</span><span class="p">,</span> <span class="s">&quot;pll2_pfd2_396m&quot;</span><span class="p">,</span> <span class="s">&quot;pll3_pfd1_540m&quot;</span><span class="p">,</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">audio_sels</span><span class="p">[]</span>	<span class="o">=</span> <span class="p">{</span> <span class="s">&quot;pll4_audio&quot;</span><span class="p">,</span> <span class="s">&quot;pll3_pfd2_508m&quot;</span><span class="p">,</span> <span class="s">&quot;pll3_pfd3_454m&quot;</span><span class="p">,</span> <span class="s">&quot;pll3_usb_otg&quot;</span><span class="p">,</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">gpu_axi_sels</span><span class="p">[]</span>	<span class="o">=</span> <span class="p">{</span> <span class="s">&quot;axi&quot;</span><span class="p">,</span> <span class="s">&quot;ahb&quot;</span><span class="p">,</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">gpu2d_core_sels</span><span class="p">[]</span>	<span class="o">=</span> <span class="p">{</span> <span class="s">&quot;axi&quot;</span><span class="p">,</span> <span class="s">&quot;pll3_usb_otg&quot;</span><span class="p">,</span> <span class="s">&quot;pll2_pfd0_352m&quot;</span><span class="p">,</span> <span class="s">&quot;pll2_pfd2_396m&quot;</span><span class="p">,</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">gpu3d_core_sels</span><span class="p">[]</span>	<span class="o">=</span> <span class="p">{</span> <span class="s">&quot;mmdc_ch0_axi&quot;</span><span class="p">,</span> <span class="s">&quot;pll3_usb_otg&quot;</span><span class="p">,</span> <span class="s">&quot;pll2_pfd1_594m&quot;</span><span class="p">,</span> <span class="s">&quot;pll2_pfd2_396m&quot;</span><span class="p">,</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">gpu3d_shader_sels</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="s">&quot;mmdc_ch0_axi&quot;</span><span class="p">,</span> <span class="s">&quot;pll3_usb_otg&quot;</span><span class="p">,</span> <span class="s">&quot;pll2_pfd1_594m&quot;</span><span class="p">,</span> <span class="s">&quot;pll2_pfd9_720m&quot;</span><span class="p">,</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">ipu_sels</span><span class="p">[]</span>		<span class="o">=</span> <span class="p">{</span> <span class="s">&quot;mmdc_ch0_axi&quot;</span><span class="p">,</span> <span class="s">&quot;pll2_pfd2_396m&quot;</span><span class="p">,</span> <span class="s">&quot;pll3_120m&quot;</span><span class="p">,</span> <span class="s">&quot;pll3_pfd1_540m&quot;</span><span class="p">,</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">ldb_di_sels</span><span class="p">[]</span>	<span class="o">=</span> <span class="p">{</span> <span class="s">&quot;pll5_video&quot;</span><span class="p">,</span> <span class="s">&quot;pll2_pfd0_352m&quot;</span><span class="p">,</span> <span class="s">&quot;pll2_pfd2_396m&quot;</span><span class="p">,</span> <span class="s">&quot;pll3_pfd1_540m&quot;</span><span class="p">,</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">ipu_di_pre_sels</span><span class="p">[]</span>	<span class="o">=</span> <span class="p">{</span> <span class="s">&quot;mmdc_ch0_axi&quot;</span><span class="p">,</span> <span class="s">&quot;pll3_usb_otg&quot;</span><span class="p">,</span> <span class="s">&quot;pll5_video&quot;</span><span class="p">,</span> <span class="s">&quot;pll2_pfd0_352m&quot;</span><span class="p">,</span> <span class="s">&quot;pll2_pfd2_396m&quot;</span><span class="p">,</span> <span class="s">&quot;pll3_pfd1_540m&quot;</span><span class="p">,</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">ipu1_di0_sels</span><span class="p">[]</span>	<span class="o">=</span> <span class="p">{</span> <span class="s">&quot;ipu1_di0_pre&quot;</span><span class="p">,</span> <span class="s">&quot;dummy&quot;</span><span class="p">,</span> <span class="s">&quot;dummy&quot;</span><span class="p">,</span> <span class="s">&quot;ldb_di0&quot;</span><span class="p">,</span> <span class="s">&quot;ldb_di1&quot;</span><span class="p">,</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">ipu1_di1_sels</span><span class="p">[]</span>	<span class="o">=</span> <span class="p">{</span> <span class="s">&quot;ipu1_di1_pre&quot;</span><span class="p">,</span> <span class="s">&quot;dummy&quot;</span><span class="p">,</span> <span class="s">&quot;dummy&quot;</span><span class="p">,</span> <span class="s">&quot;ldb_di0&quot;</span><span class="p">,</span> <span class="s">&quot;ldb_di1&quot;</span><span class="p">,</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">ipu2_di0_sels</span><span class="p">[]</span>	<span class="o">=</span> <span class="p">{</span> <span class="s">&quot;ipu2_di0_pre&quot;</span><span class="p">,</span> <span class="s">&quot;dummy&quot;</span><span class="p">,</span> <span class="s">&quot;dummy&quot;</span><span class="p">,</span> <span class="s">&quot;ldb_di0&quot;</span><span class="p">,</span> <span class="s">&quot;ldb_di1&quot;</span><span class="p">,</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">ipu2_di1_sels</span><span class="p">[]</span>	<span class="o">=</span> <span class="p">{</span> <span class="s">&quot;ipu2_di1_pre&quot;</span><span class="p">,</span> <span class="s">&quot;dummy&quot;</span><span class="p">,</span> <span class="s">&quot;dummy&quot;</span><span class="p">,</span> <span class="s">&quot;ldb_di0&quot;</span><span class="p">,</span> <span class="s">&quot;ldb_di1&quot;</span><span class="p">,</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">hsi_tx_sels</span><span class="p">[]</span>	<span class="o">=</span> <span class="p">{</span> <span class="s">&quot;pll3_120m&quot;</span><span class="p">,</span> <span class="s">&quot;pll2_pfd2_396m&quot;</span><span class="p">,</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">pcie_axi_sels</span><span class="p">[]</span>	<span class="o">=</span> <span class="p">{</span> <span class="s">&quot;axi&quot;</span><span class="p">,</span> <span class="s">&quot;ahb&quot;</span><span class="p">,</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">ssi_sels</span><span class="p">[]</span>		<span class="o">=</span> <span class="p">{</span> <span class="s">&quot;pll3_pfd2_508m&quot;</span><span class="p">,</span> <span class="s">&quot;pll3_pfd3_454m&quot;</span><span class="p">,</span> <span class="s">&quot;pll4_audio&quot;</span><span class="p">,</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">usdhc_sels</span><span class="p">[]</span>	<span class="o">=</span> <span class="p">{</span> <span class="s">&quot;pll2_pfd2_396m&quot;</span><span class="p">,</span> <span class="s">&quot;pll2_pfd0_352m&quot;</span><span class="p">,</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">enfc_sels</span><span class="p">[]</span>	<span class="o">=</span> <span class="p">{</span> <span class="s">&quot;pll2_pfd0_352m&quot;</span><span class="p">,</span> <span class="s">&quot;pll2_bus&quot;</span><span class="p">,</span> <span class="s">&quot;pll3_usb_otg&quot;</span><span class="p">,</span> <span class="s">&quot;pll2_pfd2_396m&quot;</span><span class="p">,</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">emi_sels</span><span class="p">[]</span>		<span class="o">=</span> <span class="p">{</span> <span class="s">&quot;axi&quot;</span><span class="p">,</span> <span class="s">&quot;pll3_usb_otg&quot;</span><span class="p">,</span> <span class="s">&quot;pll2_pfd2_396m&quot;</span><span class="p">,</span> <span class="s">&quot;pll2_pfd0_352m&quot;</span><span class="p">,</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">vdo_axi_sels</span><span class="p">[]</span>	<span class="o">=</span> <span class="p">{</span> <span class="s">&quot;axi&quot;</span><span class="p">,</span> <span class="s">&quot;ahb&quot;</span><span class="p">,</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">vpu_axi_sels</span><span class="p">[]</span>	<span class="o">=</span> <span class="p">{</span> <span class="s">&quot;axi&quot;</span><span class="p">,</span> <span class="s">&quot;pll2_pfd2_396m&quot;</span><span class="p">,</span> <span class="s">&quot;pll2_pfd0_352m&quot;</span><span class="p">,</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">cko1_sels</span><span class="p">[]</span>	<span class="o">=</span> <span class="p">{</span> <span class="s">&quot;pll3_usb_otg&quot;</span><span class="p">,</span> <span class="s">&quot;pll2_bus&quot;</span><span class="p">,</span> <span class="s">&quot;pll1_sys&quot;</span><span class="p">,</span> <span class="s">&quot;pll5_video&quot;</span><span class="p">,</span>
				    <span class="s">&quot;dummy&quot;</span><span class="p">,</span> <span class="s">&quot;axi&quot;</span><span class="p">,</span> <span class="s">&quot;enfc&quot;</span><span class="p">,</span> <span class="s">&quot;ipu1_di0&quot;</span><span class="p">,</span> <span class="s">&quot;ipu1_di1&quot;</span><span class="p">,</span> <span class="s">&quot;ipu2_di0&quot;</span><span class="p">,</span>
				    <span class="s">&quot;ipu2_di1&quot;</span><span class="p">,</span> <span class="s">&quot;ahb&quot;</span><span class="p">,</span> <span class="s">&quot;ipg&quot;</span><span class="p">,</span> <span class="s">&quot;ipg_per&quot;</span><span class="p">,</span> <span class="s">&quot;ckil&quot;</span><span class="p">,</span> <span class="s">&quot;pll4_audio&quot;</span><span class="p">,</span> <span class="p">};</span>

<span class="k">enum</span> <span class="n">mx6q_clks</span> <span class="p">{</span>
	<span class="n">dummy</span><span class="p">,</span> <span class="n">ckil</span><span class="p">,</span> <span class="n">ckih</span><span class="p">,</span> <span class="n">osc</span><span class="p">,</span> <span class="n">pll2_pfd0_352m</span><span class="p">,</span> <span class="n">pll2_pfd1_594m</span><span class="p">,</span> <span class="n">pll2_pfd2_396m</span><span class="p">,</span>
	<span class="n">pll3_pfd0_720m</span><span class="p">,</span> <span class="n">pll3_pfd1_540m</span><span class="p">,</span> <span class="n">pll3_pfd2_508m</span><span class="p">,</span> <span class="n">pll3_pfd3_454m</span><span class="p">,</span>
	<span class="n">pll2_198m</span><span class="p">,</span> <span class="n">pll3_120m</span><span class="p">,</span> <span class="n">pll3_80m</span><span class="p">,</span> <span class="n">pll3_60m</span><span class="p">,</span> <span class="n">twd</span><span class="p">,</span> <span class="n">step</span><span class="p">,</span> <span class="n">pll1_sw</span><span class="p">,</span>
	<span class="n">periph_pre</span><span class="p">,</span> <span class="n">periph2_pre</span><span class="p">,</span> <span class="n">periph_clk2_sel</span><span class="p">,</span> <span class="n">periph2_clk2_sel</span><span class="p">,</span> <span class="n">axi_sel</span><span class="p">,</span>
	<span class="n">esai_sel</span><span class="p">,</span> <span class="n">asrc_sel</span><span class="p">,</span> <span class="n">spdif_sel</span><span class="p">,</span> <span class="n">gpu2d_axi</span><span class="p">,</span> <span class="n">gpu3d_axi</span><span class="p">,</span> <span class="n">gpu2d_core_sel</span><span class="p">,</span>
	<span class="n">gpu3d_core_sel</span><span class="p">,</span> <span class="n">gpu3d_shader_sel</span><span class="p">,</span> <span class="n">ipu1_sel</span><span class="p">,</span> <span class="n">ipu2_sel</span><span class="p">,</span> <span class="n">ldb_di0_sel</span><span class="p">,</span>
	<span class="n">ldb_di1_sel</span><span class="p">,</span> <span class="n">ipu1_di0_pre_sel</span><span class="p">,</span> <span class="n">ipu1_di1_pre_sel</span><span class="p">,</span> <span class="n">ipu2_di0_pre_sel</span><span class="p">,</span>
	<span class="n">ipu2_di1_pre_sel</span><span class="p">,</span> <span class="n">ipu1_di0_sel</span><span class="p">,</span> <span class="n">ipu1_di1_sel</span><span class="p">,</span> <span class="n">ipu2_di0_sel</span><span class="p">,</span>
	<span class="n">ipu2_di1_sel</span><span class="p">,</span> <span class="n">hsi_tx_sel</span><span class="p">,</span> <span class="n">pcie_axi_sel</span><span class="p">,</span> <span class="n">ssi1_sel</span><span class="p">,</span> <span class="n">ssi2_sel</span><span class="p">,</span> <span class="n">ssi3_sel</span><span class="p">,</span>
	<span class="n">usdhc1_sel</span><span class="p">,</span> <span class="n">usdhc2_sel</span><span class="p">,</span> <span class="n">usdhc3_sel</span><span class="p">,</span> <span class="n">usdhc4_sel</span><span class="p">,</span> <span class="n">enfc_sel</span><span class="p">,</span> <span class="n">emi_sel</span><span class="p">,</span>
	<span class="n">emi_slow_sel</span><span class="p">,</span> <span class="n">vdo_axi_sel</span><span class="p">,</span> <span class="n">vpu_axi_sel</span><span class="p">,</span> <span class="n">cko1_sel</span><span class="p">,</span> <span class="n">periph</span><span class="p">,</span> <span class="n">periph2</span><span class="p">,</span>
	<span class="n">periph_clk2</span><span class="p">,</span> <span class="n">periph2_clk2</span><span class="p">,</span> <span class="n">ipg</span><span class="p">,</span> <span class="n">ipg_per</span><span class="p">,</span> <span class="n">esai_pred</span><span class="p">,</span> <span class="n">esai_podf</span><span class="p">,</span>
	<span class="n">asrc_pred</span><span class="p">,</span> <span class="n">asrc_podf</span><span class="p">,</span> <span class="n">spdif_pred</span><span class="p">,</span> <span class="n">spdif_podf</span><span class="p">,</span> <span class="n">can_root</span><span class="p">,</span> <span class="n">ecspi_root</span><span class="p">,</span>
	<span class="n">gpu2d_core_podf</span><span class="p">,</span> <span class="n">gpu3d_core_podf</span><span class="p">,</span> <span class="n">gpu3d_shader</span><span class="p">,</span> <span class="n">ipu1_podf</span><span class="p">,</span> <span class="n">ipu2_podf</span><span class="p">,</span>
	<span class="n">ldb_di0_podf</span><span class="p">,</span> <span class="n">ldb_di1_podf</span><span class="p">,</span> <span class="n">ipu1_di0_pre</span><span class="p">,</span> <span class="n">ipu1_di1_pre</span><span class="p">,</span> <span class="n">ipu2_di0_pre</span><span class="p">,</span>
	<span class="n">ipu2_di1_pre</span><span class="p">,</span> <span class="n">hsi_tx_podf</span><span class="p">,</span> <span class="n">ssi1_pred</span><span class="p">,</span> <span class="n">ssi1_podf</span><span class="p">,</span> <span class="n">ssi2_pred</span><span class="p">,</span> <span class="n">ssi2_podf</span><span class="p">,</span>
	<span class="n">ssi3_pred</span><span class="p">,</span> <span class="n">ssi3_podf</span><span class="p">,</span> <span class="n">uart_serial_podf</span><span class="p">,</span> <span class="n">usdhc1_podf</span><span class="p">,</span> <span class="n">usdhc2_podf</span><span class="p">,</span>
	<span class="n">usdhc3_podf</span><span class="p">,</span> <span class="n">usdhc4_podf</span><span class="p">,</span> <span class="n">enfc_pred</span><span class="p">,</span> <span class="n">enfc_podf</span><span class="p">,</span> <span class="n">emi_podf</span><span class="p">,</span>
	<span class="n">emi_slow_podf</span><span class="p">,</span> <span class="n">vpu_axi_podf</span><span class="p">,</span> <span class="n">cko1_podf</span><span class="p">,</span> <span class="n">axi</span><span class="p">,</span> <span class="n">mmdc_ch0_axi_podf</span><span class="p">,</span>
	<span class="n">mmdc_ch1_axi_podf</span><span class="p">,</span> <span class="n">arm</span><span class="p">,</span> <span class="n">ahb</span><span class="p">,</span> <span class="n">apbh_dma</span><span class="p">,</span> <span class="n">asrc</span><span class="p">,</span> <span class="n">can1_ipg</span><span class="p">,</span> <span class="n">can1_serial</span><span class="p">,</span>
	<span class="n">can2_ipg</span><span class="p">,</span> <span class="n">can2_serial</span><span class="p">,</span> <span class="n">ecspi1</span><span class="p">,</span> <span class="n">ecspi2</span><span class="p">,</span> <span class="n">ecspi3</span><span class="p">,</span> <span class="n">ecspi4</span><span class="p">,</span> <span class="n">ecspi5</span><span class="p">,</span> <span class="n">enet</span><span class="p">,</span>
	<span class="n">esai</span><span class="p">,</span> <span class="n">gpt_ipg</span><span class="p">,</span> <span class="n">gpt_ipg_per</span><span class="p">,</span> <span class="n">gpu2d_core</span><span class="p">,</span> <span class="n">gpu3d_core</span><span class="p">,</span> <span class="n">hdmi_iahb</span><span class="p">,</span>
	<span class="n">hdmi_isfr</span><span class="p">,</span> <span class="n">i2c1</span><span class="p">,</span> <span class="n">i2c2</span><span class="p">,</span> <span class="n">i2c3</span><span class="p">,</span> <span class="n">iim</span><span class="p">,</span> <span class="n">enfc</span><span class="p">,</span> <span class="n">ipu1</span><span class="p">,</span> <span class="n">ipu1_di0</span><span class="p">,</span> <span class="n">ipu1_di1</span><span class="p">,</span> <span class="n">ipu2</span><span class="p">,</span>
	<span class="n">ipu2_di0</span><span class="p">,</span> <span class="n">ldb_di0</span><span class="p">,</span> <span class="n">ldb_di1</span><span class="p">,</span> <span class="n">ipu2_di1</span><span class="p">,</span> <span class="n">hsi_tx</span><span class="p">,</span> <span class="n">mlb</span><span class="p">,</span> <span class="n">mmdc_ch0_axi</span><span class="p">,</span>
	<span class="n">mmdc_ch1_axi</span><span class="p">,</span> <span class="n">ocram</span><span class="p">,</span> <span class="n">openvg_axi</span><span class="p">,</span> <span class="n">pcie_axi</span><span class="p">,</span> <span class="n">pwm1</span><span class="p">,</span> <span class="n">pwm2</span><span class="p">,</span> <span class="n">pwm3</span><span class="p">,</span> <span class="n">pwm4</span><span class="p">,</span>
	<span class="n">gpmi_bch_apb</span><span class="p">,</span> <span class="n">gpmi_bch</span><span class="p">,</span> <span class="n">gpmi_io</span><span class="p">,</span> <span class="n">gpmi_apb</span><span class="p">,</span> <span class="n">sata</span><span class="p">,</span> <span class="n">sdma</span><span class="p">,</span> <span class="n">spba</span><span class="p">,</span> <span class="n">ssi1</span><span class="p">,</span>
	<span class="n">ssi2</span><span class="p">,</span> <span class="n">ssi3</span><span class="p">,</span> <span class="n">uart_ipg</span><span class="p">,</span> <span class="n">uart_serial</span><span class="p">,</span> <span class="n">usboh3</span><span class="p">,</span> <span class="n">usdhc1</span><span class="p">,</span> <span class="n">usdhc2</span><span class="p">,</span> <span class="n">usdhc3</span><span class="p">,</span>
	<span class="n">usdhc4</span><span class="p">,</span> <span class="n">vdo_axi</span><span class="p">,</span> <span class="n">vpu_axi</span><span class="p">,</span> <span class="n">cko1</span><span class="p">,</span> <span class="n">pll1_sys</span><span class="p">,</span> <span class="n">pll2_bus</span><span class="p">,</span> <span class="n">pll3_usb_otg</span><span class="p">,</span>
	<span class="n">pll4_audio</span><span class="p">,</span> <span class="n">pll5_video</span><span class="p">,</span> <span class="n">pll6_mlb</span><span class="p">,</span> <span class="n">pll7_usb_host</span><span class="p">,</span> <span class="n">pll8_enet</span><span class="p">,</span> <span class="n">ssi1_ipg</span><span class="p">,</span>
	<span class="n">ssi2_ipg</span><span class="p">,</span> <span class="n">ssi3_ipg</span><span class="p">,</span> <span class="n">rom</span><span class="p">,</span>
	<span class="n">clk_max</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">[</span><span class="n">clk_max</span><span class="p">];</span>

<span class="k">static</span> <span class="k">enum</span> <span class="n">mx6q_clks</span> <span class="k">const</span> <span class="n">clks_init_on</span><span class="p">[]</span> <span class="n">__initconst</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">mmdc_ch0_axi</span><span class="p">,</span> <span class="n">rom</span><span class="p">,</span>
<span class="p">};</span>

<span class="kt">int</span> <span class="n">__init</span> <span class="nf">mx6q_clocks_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">device_node</span> <span class="o">*</span><span class="n">np</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">base</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">,</span> <span class="n">irq</span><span class="p">;</span>

	<span class="n">clk</span><span class="p">[</span><span class="n">dummy</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_fixed</span><span class="p">(</span><span class="s">&quot;dummy&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="cm">/* retrieve the freqency of fixed clocks from device tree */</span>
	<span class="n">for_each_compatible_node</span><span class="p">(</span><span class="n">np</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;fixed-clock&quot;</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">u32</span> <span class="n">rate</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">of_property_read_u32</span><span class="p">(</span><span class="n">np</span><span class="p">,</span> <span class="s">&quot;clock-frequency&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">rate</span><span class="p">))</span>
			<span class="k">continue</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">of_device_is_compatible</span><span class="p">(</span><span class="n">np</span><span class="p">,</span> <span class="s">&quot;fsl,imx-ckil&quot;</span><span class="p">))</span>
			<span class="n">clk</span><span class="p">[</span><span class="n">ckil</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_fixed</span><span class="p">(</span><span class="s">&quot;ckil&quot;</span><span class="p">,</span> <span class="n">rate</span><span class="p">);</span>
		<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">of_device_is_compatible</span><span class="p">(</span><span class="n">np</span><span class="p">,</span> <span class="s">&quot;fsl,imx-ckih1&quot;</span><span class="p">))</span>
			<span class="n">clk</span><span class="p">[</span><span class="n">ckih</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_fixed</span><span class="p">(</span><span class="s">&quot;ckih&quot;</span><span class="p">,</span> <span class="n">rate</span><span class="p">);</span>
		<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">of_device_is_compatible</span><span class="p">(</span><span class="n">np</span><span class="p">,</span> <span class="s">&quot;fsl,imx-osc&quot;</span><span class="p">))</span>
			<span class="n">clk</span><span class="p">[</span><span class="n">osc</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_fixed</span><span class="p">(</span><span class="s">&quot;osc&quot;</span><span class="p">,</span> <span class="n">rate</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">np</span> <span class="o">=</span> <span class="n">of_find_compatible_node</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;fsl,imx6q-anatop&quot;</span><span class="p">);</span>
	<span class="n">base</span> <span class="o">=</span> <span class="n">of_iomap</span><span class="p">(</span><span class="n">np</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">WARN_ON</span><span class="p">(</span><span class="o">!</span><span class="n">base</span><span class="p">);</span>

	<span class="cm">/*                   type                               name         parent_name  base     gate_mask div_mask */</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">pll1_sys</span><span class="p">]</span>      <span class="o">=</span> <span class="n">imx_clk_pllv3</span><span class="p">(</span><span class="n">IMX_PLLV3_SYS</span><span class="p">,</span>	<span class="s">&quot;pll1_sys&quot;</span><span class="p">,</span>	<span class="s">&quot;osc&quot;</span><span class="p">,</span> <span class="n">base</span><span class="p">,</span>        <span class="mh">0x2000</span><span class="p">,</span>   <span class="mh">0x7f</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">pll2_bus</span><span class="p">]</span>      <span class="o">=</span> <span class="n">imx_clk_pllv3</span><span class="p">(</span><span class="n">IMX_PLLV3_GENERIC</span><span class="p">,</span>	<span class="s">&quot;pll2_bus&quot;</span><span class="p">,</span>	<span class="s">&quot;osc&quot;</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="mh">0x30</span><span class="p">,</span> <span class="mh">0x2000</span><span class="p">,</span>   <span class="mh">0x1</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">pll3_usb_otg</span><span class="p">]</span>  <span class="o">=</span> <span class="n">imx_clk_pllv3</span><span class="p">(</span><span class="n">IMX_PLLV3_USB</span><span class="p">,</span>	<span class="s">&quot;pll3_usb_otg&quot;</span><span class="p">,</span>	<span class="s">&quot;osc&quot;</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="mh">0x10</span><span class="p">,</span> <span class="mh">0x2000</span><span class="p">,</span>   <span class="mh">0x3</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">pll4_audio</span><span class="p">]</span>    <span class="o">=</span> <span class="n">imx_clk_pllv3</span><span class="p">(</span><span class="n">IMX_PLLV3_AV</span><span class="p">,</span>	<span class="s">&quot;pll4_audio&quot;</span><span class="p">,</span>	<span class="s">&quot;osc&quot;</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="mh">0x70</span><span class="p">,</span> <span class="mh">0x2000</span><span class="p">,</span>   <span class="mh">0x7f</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">pll5_video</span><span class="p">]</span>    <span class="o">=</span> <span class="n">imx_clk_pllv3</span><span class="p">(</span><span class="n">IMX_PLLV3_AV</span><span class="p">,</span>	<span class="s">&quot;pll5_video&quot;</span><span class="p">,</span>	<span class="s">&quot;osc&quot;</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="mh">0xa0</span><span class="p">,</span> <span class="mh">0x2000</span><span class="p">,</span>   <span class="mh">0x7f</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">pll6_mlb</span><span class="p">]</span>      <span class="o">=</span> <span class="n">imx_clk_pllv3</span><span class="p">(</span><span class="n">IMX_PLLV3_MLB</span><span class="p">,</span>	<span class="s">&quot;pll6_mlb&quot;</span><span class="p">,</span>	<span class="s">&quot;osc&quot;</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="mh">0xd0</span><span class="p">,</span> <span class="mh">0x2000</span><span class="p">,</span>   <span class="mh">0x0</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">pll7_usb_host</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_pllv3</span><span class="p">(</span><span class="n">IMX_PLLV3_USB</span><span class="p">,</span>	<span class="s">&quot;pll7_usb_host&quot;</span><span class="p">,</span><span class="s">&quot;osc&quot;</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="mh">0x20</span><span class="p">,</span> <span class="mh">0x2000</span><span class="p">,</span>   <span class="mh">0x3</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">pll8_enet</span><span class="p">]</span>     <span class="o">=</span> <span class="n">imx_clk_pllv3</span><span class="p">(</span><span class="n">IMX_PLLV3_ENET</span><span class="p">,</span>	<span class="s">&quot;pll8_enet&quot;</span><span class="p">,</span>	<span class="s">&quot;osc&quot;</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="mh">0xe0</span><span class="p">,</span> <span class="mh">0x182000</span><span class="p">,</span> <span class="mh">0x3</span><span class="p">);</span>

	<span class="cm">/*                                name              parent_name        reg       idx */</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">pll2_pfd0_352m</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_pfd</span><span class="p">(</span><span class="s">&quot;pll2_pfd0_352m&quot;</span><span class="p">,</span> <span class="s">&quot;pll2_bus&quot;</span><span class="p">,</span>     <span class="n">base</span> <span class="o">+</span> <span class="mh">0x100</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">pll2_pfd1_594m</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_pfd</span><span class="p">(</span><span class="s">&quot;pll2_pfd1_594m&quot;</span><span class="p">,</span> <span class="s">&quot;pll2_bus&quot;</span><span class="p">,</span>     <span class="n">base</span> <span class="o">+</span> <span class="mh">0x100</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">pll2_pfd2_396m</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_pfd</span><span class="p">(</span><span class="s">&quot;pll2_pfd2_396m&quot;</span><span class="p">,</span> <span class="s">&quot;pll2_bus&quot;</span><span class="p">,</span>     <span class="n">base</span> <span class="o">+</span> <span class="mh">0x100</span><span class="p">,</span> <span class="mi">2</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">pll3_pfd0_720m</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_pfd</span><span class="p">(</span><span class="s">&quot;pll3_pfd0_720m&quot;</span><span class="p">,</span> <span class="s">&quot;pll3_usb_otg&quot;</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="mh">0xf0</span><span class="p">,</span>  <span class="mi">0</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">pll3_pfd1_540m</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_pfd</span><span class="p">(</span><span class="s">&quot;pll3_pfd1_540m&quot;</span><span class="p">,</span> <span class="s">&quot;pll3_usb_otg&quot;</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="mh">0xf0</span><span class="p">,</span>  <span class="mi">1</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">pll3_pfd2_508m</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_pfd</span><span class="p">(</span><span class="s">&quot;pll3_pfd2_508m&quot;</span><span class="p">,</span> <span class="s">&quot;pll3_usb_otg&quot;</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="mh">0xf0</span><span class="p">,</span>  <span class="mi">2</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">pll3_pfd3_454m</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_pfd</span><span class="p">(</span><span class="s">&quot;pll3_pfd3_454m&quot;</span><span class="p">,</span> <span class="s">&quot;pll3_usb_otg&quot;</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="mh">0xf0</span><span class="p">,</span>  <span class="mi">3</span><span class="p">);</span>

	<span class="cm">/*                                    name         parent_name     mult div */</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">pll2_198m</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_fixed_factor</span><span class="p">(</span><span class="s">&quot;pll2_198m&quot;</span><span class="p">,</span> <span class="s">&quot;pll2_pfd2_396m&quot;</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">2</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">pll3_120m</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_fixed_factor</span><span class="p">(</span><span class="s">&quot;pll3_120m&quot;</span><span class="p">,</span> <span class="s">&quot;pll3_usb_otg&quot;</span><span class="p">,</span>   <span class="mi">1</span><span class="p">,</span> <span class="mi">4</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">pll3_80m</span><span class="p">]</span>  <span class="o">=</span> <span class="n">imx_clk_fixed_factor</span><span class="p">(</span><span class="s">&quot;pll3_80m&quot;</span><span class="p">,</span>  <span class="s">&quot;pll3_usb_otg&quot;</span><span class="p">,</span>   <span class="mi">1</span><span class="p">,</span> <span class="mi">6</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">pll3_60m</span><span class="p">]</span>  <span class="o">=</span> <span class="n">imx_clk_fixed_factor</span><span class="p">(</span><span class="s">&quot;pll3_60m&quot;</span><span class="p">,</span>  <span class="s">&quot;pll3_usb_otg&quot;</span><span class="p">,</span>   <span class="mi">1</span><span class="p">,</span> <span class="mi">8</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">twd</span><span class="p">]</span>       <span class="o">=</span> <span class="n">imx_clk_fixed_factor</span><span class="p">(</span><span class="s">&quot;twd&quot;</span><span class="p">,</span>       <span class="s">&quot;arm&quot;</span><span class="p">,</span>            <span class="mi">1</span><span class="p">,</span> <span class="mi">2</span><span class="p">);</span>

	<span class="n">np</span> <span class="o">=</span> <span class="n">of_find_compatible_node</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;fsl,imx6q-ccm&quot;</span><span class="p">);</span>
	<span class="n">base</span> <span class="o">=</span> <span class="n">of_iomap</span><span class="p">(</span><span class="n">np</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">WARN_ON</span><span class="p">(</span><span class="o">!</span><span class="n">base</span><span class="p">);</span>
	<span class="n">ccm_base</span> <span class="o">=</span> <span class="n">base</span><span class="p">;</span>

	<span class="cm">/*                                  name                reg       shift width parent_names     num_parents */</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">step</span><span class="p">]</span>             <span class="o">=</span> <span class="n">imx_clk_mux</span><span class="p">(</span><span class="s">&quot;step&quot;</span><span class="p">,</span>	        <span class="n">base</span> <span class="o">+</span> <span class="mh">0xc</span><span class="p">,</span>  <span class="mi">8</span><span class="p">,</span>  <span class="mi">1</span><span class="p">,</span> <span class="n">step_sels</span><span class="p">,</span>	       <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">step_sels</span><span class="p">));</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">pll1_sw</span><span class="p">]</span>          <span class="o">=</span> <span class="n">imx_clk_mux</span><span class="p">(</span><span class="s">&quot;pll1_sw&quot;</span><span class="p">,</span>	        <span class="n">base</span> <span class="o">+</span> <span class="mh">0xc</span><span class="p">,</span>  <span class="mi">2</span><span class="p">,</span>  <span class="mi">1</span><span class="p">,</span> <span class="n">pll1_sw_sels</span><span class="p">,</span>      <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">pll1_sw_sels</span><span class="p">));</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">periph_pre</span><span class="p">]</span>       <span class="o">=</span> <span class="n">imx_clk_mux</span><span class="p">(</span><span class="s">&quot;periph_pre&quot;</span><span class="p">,</span>       <span class="n">base</span> <span class="o">+</span> <span class="mh">0x18</span><span class="p">,</span> <span class="mi">18</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="n">periph_pre_sels</span><span class="p">,</span>   <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">periph_pre_sels</span><span class="p">));</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">periph2_pre</span><span class="p">]</span>      <span class="o">=</span> <span class="n">imx_clk_mux</span><span class="p">(</span><span class="s">&quot;periph2_pre&quot;</span><span class="p">,</span>      <span class="n">base</span> <span class="o">+</span> <span class="mh">0x18</span><span class="p">,</span> <span class="mi">21</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="n">periph_pre_sels</span><span class="p">,</span>   <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">periph_pre_sels</span><span class="p">));</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">periph_clk2_sel</span><span class="p">]</span>  <span class="o">=</span> <span class="n">imx_clk_mux</span><span class="p">(</span><span class="s">&quot;periph_clk2_sel&quot;</span><span class="p">,</span>  <span class="n">base</span> <span class="o">+</span> <span class="mh">0x18</span><span class="p">,</span> <span class="mi">12</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="n">periph_clk2_sels</span><span class="p">,</span>  <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">periph_clk2_sels</span><span class="p">));</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">periph2_clk2_sel</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_mux</span><span class="p">(</span><span class="s">&quot;periph2_clk2_sel&quot;</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="mh">0x18</span><span class="p">,</span> <span class="mi">20</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="n">periph_clk2_sels</span><span class="p">,</span>  <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">periph_clk2_sels</span><span class="p">));</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">axi_sel</span><span class="p">]</span>          <span class="o">=</span> <span class="n">imx_clk_mux</span><span class="p">(</span><span class="s">&quot;axi_sel&quot;</span><span class="p">,</span>          <span class="n">base</span> <span class="o">+</span> <span class="mh">0x14</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span>  <span class="mi">2</span><span class="p">,</span> <span class="n">axi_sels</span><span class="p">,</span>          <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">axi_sels</span><span class="p">));</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">esai_sel</span><span class="p">]</span>         <span class="o">=</span> <span class="n">imx_clk_mux</span><span class="p">(</span><span class="s">&quot;esai_sel&quot;</span><span class="p">,</span>         <span class="n">base</span> <span class="o">+</span> <span class="mh">0x20</span><span class="p">,</span> <span class="mi">19</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="n">audio_sels</span><span class="p">,</span>        <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">audio_sels</span><span class="p">));</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">asrc_sel</span><span class="p">]</span>         <span class="o">=</span> <span class="n">imx_clk_mux</span><span class="p">(</span><span class="s">&quot;asrc_sel&quot;</span><span class="p">,</span>         <span class="n">base</span> <span class="o">+</span> <span class="mh">0x30</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span>  <span class="mi">2</span><span class="p">,</span> <span class="n">audio_sels</span><span class="p">,</span>        <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">audio_sels</span><span class="p">));</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">spdif_sel</span><span class="p">]</span>        <span class="o">=</span> <span class="n">imx_clk_mux</span><span class="p">(</span><span class="s">&quot;spdif_sel&quot;</span><span class="p">,</span>        <span class="n">base</span> <span class="o">+</span> <span class="mh">0x30</span><span class="p">,</span> <span class="mi">20</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="n">audio_sels</span><span class="p">,</span>        <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">audio_sels</span><span class="p">));</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">gpu2d_axi</span><span class="p">]</span>        <span class="o">=</span> <span class="n">imx_clk_mux</span><span class="p">(</span><span class="s">&quot;gpu2d_axi&quot;</span><span class="p">,</span>        <span class="n">base</span> <span class="o">+</span> <span class="mh">0x18</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>  <span class="mi">1</span><span class="p">,</span> <span class="n">gpu_axi_sels</span><span class="p">,</span>      <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">gpu_axi_sels</span><span class="p">));</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">gpu3d_axi</span><span class="p">]</span>        <span class="o">=</span> <span class="n">imx_clk_mux</span><span class="p">(</span><span class="s">&quot;gpu3d_axi&quot;</span><span class="p">,</span>        <span class="n">base</span> <span class="o">+</span> <span class="mh">0x18</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span>  <span class="mi">1</span><span class="p">,</span> <span class="n">gpu_axi_sels</span><span class="p">,</span>      <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">gpu_axi_sels</span><span class="p">));</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">gpu2d_core_sel</span><span class="p">]</span>   <span class="o">=</span> <span class="n">imx_clk_mux</span><span class="p">(</span><span class="s">&quot;gpu2d_core_sel&quot;</span><span class="p">,</span>   <span class="n">base</span> <span class="o">+</span> <span class="mh">0x18</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="n">gpu2d_core_sels</span><span class="p">,</span>   <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">gpu2d_core_sels</span><span class="p">));</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">gpu3d_core_sel</span><span class="p">]</span>   <span class="o">=</span> <span class="n">imx_clk_mux</span><span class="p">(</span><span class="s">&quot;gpu3d_core_sel&quot;</span><span class="p">,</span>   <span class="n">base</span> <span class="o">+</span> <span class="mh">0x18</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span>  <span class="mi">2</span><span class="p">,</span> <span class="n">gpu3d_core_sels</span><span class="p">,</span>   <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">gpu3d_core_sels</span><span class="p">));</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">gpu3d_shader_sel</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_mux</span><span class="p">(</span><span class="s">&quot;gpu3d_shader_sel&quot;</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="mh">0x18</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span>  <span class="mi">2</span><span class="p">,</span> <span class="n">gpu3d_shader_sels</span><span class="p">,</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">gpu3d_shader_sels</span><span class="p">));</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">ipu1_sel</span><span class="p">]</span>         <span class="o">=</span> <span class="n">imx_clk_mux</span><span class="p">(</span><span class="s">&quot;ipu1_sel&quot;</span><span class="p">,</span>         <span class="n">base</span> <span class="o">+</span> <span class="mh">0x3c</span><span class="p">,</span> <span class="mi">9</span><span class="p">,</span>  <span class="mi">2</span><span class="p">,</span> <span class="n">ipu_sels</span><span class="p">,</span>          <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">ipu_sels</span><span class="p">));</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">ipu2_sel</span><span class="p">]</span>         <span class="o">=</span> <span class="n">imx_clk_mux</span><span class="p">(</span><span class="s">&quot;ipu2_sel&quot;</span><span class="p">,</span>         <span class="n">base</span> <span class="o">+</span> <span class="mh">0x3c</span><span class="p">,</span> <span class="mi">14</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="n">ipu_sels</span><span class="p">,</span>          <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">ipu_sels</span><span class="p">));</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">ldb_di0_sel</span><span class="p">]</span>      <span class="o">=</span> <span class="n">imx_clk_mux</span><span class="p">(</span><span class="s">&quot;ldb_di0_sel&quot;</span><span class="p">,</span>      <span class="n">base</span> <span class="o">+</span> <span class="mh">0x2c</span><span class="p">,</span> <span class="mi">9</span><span class="p">,</span>  <span class="mi">3</span><span class="p">,</span> <span class="n">ldb_di_sels</span><span class="p">,</span>       <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">ldb_di_sels</span><span class="p">));</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">ldb_di1_sel</span><span class="p">]</span>      <span class="o">=</span> <span class="n">imx_clk_mux</span><span class="p">(</span><span class="s">&quot;ldb_di1_sel&quot;</span><span class="p">,</span>      <span class="n">base</span> <span class="o">+</span> <span class="mh">0x2c</span><span class="p">,</span> <span class="mi">12</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="n">ldb_di_sels</span><span class="p">,</span>       <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">ldb_di_sels</span><span class="p">));</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">ipu1_di0_pre_sel</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_mux</span><span class="p">(</span><span class="s">&quot;ipu1_di0_pre_sel&quot;</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="mh">0x34</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span>  <span class="mi">3</span><span class="p">,</span> <span class="n">ipu_di_pre_sels</span><span class="p">,</span>   <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">ipu_di_pre_sels</span><span class="p">));</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">ipu1_di1_pre_sel</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_mux</span><span class="p">(</span><span class="s">&quot;ipu1_di1_pre_sel&quot;</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="mh">0x34</span><span class="p">,</span> <span class="mi">15</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="n">ipu_di_pre_sels</span><span class="p">,</span>   <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">ipu_di_pre_sels</span><span class="p">));</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">ipu2_di0_pre_sel</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_mux</span><span class="p">(</span><span class="s">&quot;ipu2_di0_pre_sel&quot;</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="mh">0x38</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span>  <span class="mi">3</span><span class="p">,</span> <span class="n">ipu_di_pre_sels</span><span class="p">,</span>   <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">ipu_di_pre_sels</span><span class="p">));</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">ipu2_di1_pre_sel</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_mux</span><span class="p">(</span><span class="s">&quot;ipu2_di1_pre_sel&quot;</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="mh">0x38</span><span class="p">,</span> <span class="mi">15</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="n">ipu_di_pre_sels</span><span class="p">,</span>   <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">ipu_di_pre_sels</span><span class="p">));</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">ipu1_di0_sel</span><span class="p">]</span>     <span class="o">=</span> <span class="n">imx_clk_mux</span><span class="p">(</span><span class="s">&quot;ipu1_di0_sel&quot;</span><span class="p">,</span>     <span class="n">base</span> <span class="o">+</span> <span class="mh">0x34</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>  <span class="mi">3</span><span class="p">,</span> <span class="n">ipu1_di0_sels</span><span class="p">,</span>     <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">ipu1_di0_sels</span><span class="p">));</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">ipu1_di1_sel</span><span class="p">]</span>     <span class="o">=</span> <span class="n">imx_clk_mux</span><span class="p">(</span><span class="s">&quot;ipu1_di1_sel&quot;</span><span class="p">,</span>     <span class="n">base</span> <span class="o">+</span> <span class="mh">0x34</span><span class="p">,</span> <span class="mi">9</span><span class="p">,</span>  <span class="mi">3</span><span class="p">,</span> <span class="n">ipu1_di1_sels</span><span class="p">,</span>     <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">ipu1_di1_sels</span><span class="p">));</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">ipu2_di0_sel</span><span class="p">]</span>     <span class="o">=</span> <span class="n">imx_clk_mux</span><span class="p">(</span><span class="s">&quot;ipu2_di0_sel&quot;</span><span class="p">,</span>     <span class="n">base</span> <span class="o">+</span> <span class="mh">0x38</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>  <span class="mi">3</span><span class="p">,</span> <span class="n">ipu2_di0_sels</span><span class="p">,</span>     <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">ipu2_di0_sels</span><span class="p">));</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">ipu2_di1_sel</span><span class="p">]</span>     <span class="o">=</span> <span class="n">imx_clk_mux</span><span class="p">(</span><span class="s">&quot;ipu2_di1_sel&quot;</span><span class="p">,</span>     <span class="n">base</span> <span class="o">+</span> <span class="mh">0x38</span><span class="p">,</span> <span class="mi">9</span><span class="p">,</span>  <span class="mi">3</span><span class="p">,</span> <span class="n">ipu2_di1_sels</span><span class="p">,</span>     <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">ipu2_di1_sels</span><span class="p">));</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">hsi_tx_sel</span><span class="p">]</span>       <span class="o">=</span> <span class="n">imx_clk_mux</span><span class="p">(</span><span class="s">&quot;hsi_tx_sel&quot;</span><span class="p">,</span>       <span class="n">base</span> <span class="o">+</span> <span class="mh">0x30</span><span class="p">,</span> <span class="mi">28</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="n">hsi_tx_sels</span><span class="p">,</span>       <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">hsi_tx_sels</span><span class="p">));</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">pcie_axi_sel</span><span class="p">]</span>     <span class="o">=</span> <span class="n">imx_clk_mux</span><span class="p">(</span><span class="s">&quot;pcie_axi_sel&quot;</span><span class="p">,</span>     <span class="n">base</span> <span class="o">+</span> <span class="mh">0x18</span><span class="p">,</span> <span class="mi">10</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="n">pcie_axi_sels</span><span class="p">,</span>     <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">pcie_axi_sels</span><span class="p">));</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">ssi1_sel</span><span class="p">]</span>         <span class="o">=</span> <span class="n">imx_clk_mux</span><span class="p">(</span><span class="s">&quot;ssi1_sel&quot;</span><span class="p">,</span>         <span class="n">base</span> <span class="o">+</span> <span class="mh">0x1c</span><span class="p">,</span> <span class="mi">10</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="n">ssi_sels</span><span class="p">,</span>          <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">ssi_sels</span><span class="p">));</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">ssi2_sel</span><span class="p">]</span>         <span class="o">=</span> <span class="n">imx_clk_mux</span><span class="p">(</span><span class="s">&quot;ssi2_sel&quot;</span><span class="p">,</span>         <span class="n">base</span> <span class="o">+</span> <span class="mh">0x1c</span><span class="p">,</span> <span class="mi">12</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="n">ssi_sels</span><span class="p">,</span>          <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">ssi_sels</span><span class="p">));</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">ssi3_sel</span><span class="p">]</span>         <span class="o">=</span> <span class="n">imx_clk_mux</span><span class="p">(</span><span class="s">&quot;ssi3_sel&quot;</span><span class="p">,</span>         <span class="n">base</span> <span class="o">+</span> <span class="mh">0x1c</span><span class="p">,</span> <span class="mi">14</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="n">ssi_sels</span><span class="p">,</span>          <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">ssi_sels</span><span class="p">));</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">usdhc1_sel</span><span class="p">]</span>       <span class="o">=</span> <span class="n">imx_clk_mux</span><span class="p">(</span><span class="s">&quot;usdhc1_sel&quot;</span><span class="p">,</span>       <span class="n">base</span> <span class="o">+</span> <span class="mh">0x1c</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="n">usdhc_sels</span><span class="p">,</span>        <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">usdhc_sels</span><span class="p">));</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">usdhc2_sel</span><span class="p">]</span>       <span class="o">=</span> <span class="n">imx_clk_mux</span><span class="p">(</span><span class="s">&quot;usdhc2_sel&quot;</span><span class="p">,</span>       <span class="n">base</span> <span class="o">+</span> <span class="mh">0x1c</span><span class="p">,</span> <span class="mi">17</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="n">usdhc_sels</span><span class="p">,</span>        <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">usdhc_sels</span><span class="p">));</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">usdhc3_sel</span><span class="p">]</span>       <span class="o">=</span> <span class="n">imx_clk_mux</span><span class="p">(</span><span class="s">&quot;usdhc3_sel&quot;</span><span class="p">,</span>       <span class="n">base</span> <span class="o">+</span> <span class="mh">0x1c</span><span class="p">,</span> <span class="mi">18</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="n">usdhc_sels</span><span class="p">,</span>        <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">usdhc_sels</span><span class="p">));</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">usdhc4_sel</span><span class="p">]</span>       <span class="o">=</span> <span class="n">imx_clk_mux</span><span class="p">(</span><span class="s">&quot;usdhc4_sel&quot;</span><span class="p">,</span>       <span class="n">base</span> <span class="o">+</span> <span class="mh">0x1c</span><span class="p">,</span> <span class="mi">19</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="n">usdhc_sels</span><span class="p">,</span>        <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">usdhc_sels</span><span class="p">));</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">enfc_sel</span><span class="p">]</span>         <span class="o">=</span> <span class="n">imx_clk_mux</span><span class="p">(</span><span class="s">&quot;enfc_sel&quot;</span><span class="p">,</span>         <span class="n">base</span> <span class="o">+</span> <span class="mh">0x2c</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="n">enfc_sels</span><span class="p">,</span>         <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">enfc_sels</span><span class="p">));</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">emi_sel</span><span class="p">]</span>          <span class="o">=</span> <span class="n">imx_clk_mux</span><span class="p">(</span><span class="s">&quot;emi_sel&quot;</span><span class="p">,</span>          <span class="n">base</span> <span class="o">+</span> <span class="mh">0x1c</span><span class="p">,</span> <span class="mi">27</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="n">emi_sels</span><span class="p">,</span>          <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">emi_sels</span><span class="p">));</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">emi_slow_sel</span><span class="p">]</span>     <span class="o">=</span> <span class="n">imx_clk_mux</span><span class="p">(</span><span class="s">&quot;emi_slow_sel&quot;</span><span class="p">,</span>     <span class="n">base</span> <span class="o">+</span> <span class="mh">0x1c</span><span class="p">,</span> <span class="mi">29</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="n">emi_sels</span><span class="p">,</span>          <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">emi_sels</span><span class="p">));</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">vdo_axi_sel</span><span class="p">]</span>      <span class="o">=</span> <span class="n">imx_clk_mux</span><span class="p">(</span><span class="s">&quot;vdo_axi_sel&quot;</span><span class="p">,</span>      <span class="n">base</span> <span class="o">+</span> <span class="mh">0x18</span><span class="p">,</span> <span class="mi">11</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="n">vdo_axi_sels</span><span class="p">,</span>      <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">vdo_axi_sels</span><span class="p">));</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">vpu_axi_sel</span><span class="p">]</span>      <span class="o">=</span> <span class="n">imx_clk_mux</span><span class="p">(</span><span class="s">&quot;vpu_axi_sel&quot;</span><span class="p">,</span>      <span class="n">base</span> <span class="o">+</span> <span class="mh">0x18</span><span class="p">,</span> <span class="mi">14</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="n">vpu_axi_sels</span><span class="p">,</span>      <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">vpu_axi_sels</span><span class="p">));</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">cko1_sel</span><span class="p">]</span>         <span class="o">=</span> <span class="n">imx_clk_mux</span><span class="p">(</span><span class="s">&quot;cko1_sel&quot;</span><span class="p">,</span>         <span class="n">base</span> <span class="o">+</span> <span class="mh">0x60</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>  <span class="mi">4</span><span class="p">,</span> <span class="n">cko1_sels</span><span class="p">,</span>         <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">cko1_sels</span><span class="p">));</span>

	<span class="cm">/*                              name         reg      shift width busy: reg, shift parent_names  num_parents */</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">periph</span><span class="p">]</span>  <span class="o">=</span> <span class="n">imx_clk_busy_mux</span><span class="p">(</span><span class="s">&quot;periph&quot;</span><span class="p">,</span>  <span class="n">base</span> <span class="o">+</span> <span class="mh">0x14</span><span class="p">,</span> <span class="mi">25</span><span class="p">,</span>  <span class="mi">1</span><span class="p">,</span>   <span class="n">base</span> <span class="o">+</span> <span class="mh">0x48</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span>  <span class="n">periph_sels</span><span class="p">,</span>  <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">periph_sels</span><span class="p">));</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">periph2</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_busy_mux</span><span class="p">(</span><span class="s">&quot;periph2&quot;</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="mh">0x14</span><span class="p">,</span> <span class="mi">26</span><span class="p">,</span>  <span class="mi">1</span><span class="p">,</span>   <span class="n">base</span> <span class="o">+</span> <span class="mh">0x48</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span>  <span class="n">periph2_sels</span><span class="p">,</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">periph2_sels</span><span class="p">));</span>

	<span class="cm">/*                                      name                parent_name          reg       shift width */</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">periph_clk2</span><span class="p">]</span>      <span class="o">=</span> <span class="n">imx_clk_divider</span><span class="p">(</span><span class="s">&quot;periph_clk2&quot;</span><span class="p">,</span>      <span class="s">&quot;periph_clk2_sel&quot;</span><span class="p">,</span>   <span class="n">base</span> <span class="o">+</span> <span class="mh">0x14</span><span class="p">,</span> <span class="mi">27</span><span class="p">,</span> <span class="mi">3</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">periph2_clk2</span><span class="p">]</span>     <span class="o">=</span> <span class="n">imx_clk_divider</span><span class="p">(</span><span class="s">&quot;periph2_clk2&quot;</span><span class="p">,</span>     <span class="s">&quot;periph2_clk2_sel&quot;</span><span class="p">,</span>  <span class="n">base</span> <span class="o">+</span> <span class="mh">0x14</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>  <span class="mi">3</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">ipg</span><span class="p">]</span>              <span class="o">=</span> <span class="n">imx_clk_divider</span><span class="p">(</span><span class="s">&quot;ipg&quot;</span><span class="p">,</span>              <span class="s">&quot;ahb&quot;</span><span class="p">,</span>               <span class="n">base</span> <span class="o">+</span> <span class="mh">0x14</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span>  <span class="mi">2</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">ipg_per</span><span class="p">]</span>          <span class="o">=</span> <span class="n">imx_clk_divider</span><span class="p">(</span><span class="s">&quot;ipg_per&quot;</span><span class="p">,</span>          <span class="s">&quot;ipg&quot;</span><span class="p">,</span>               <span class="n">base</span> <span class="o">+</span> <span class="mh">0x1c</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>  <span class="mi">6</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">esai_pred</span><span class="p">]</span>        <span class="o">=</span> <span class="n">imx_clk_divider</span><span class="p">(</span><span class="s">&quot;esai_pred&quot;</span><span class="p">,</span>        <span class="s">&quot;esai_sel&quot;</span><span class="p">,</span>          <span class="n">base</span> <span class="o">+</span> <span class="mh">0x28</span><span class="p">,</span> <span class="mi">9</span><span class="p">,</span>  <span class="mi">3</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">esai_podf</span><span class="p">]</span>        <span class="o">=</span> <span class="n">imx_clk_divider</span><span class="p">(</span><span class="s">&quot;esai_podf&quot;</span><span class="p">,</span>        <span class="s">&quot;esai_pred&quot;</span><span class="p">,</span>         <span class="n">base</span> <span class="o">+</span> <span class="mh">0x28</span><span class="p">,</span> <span class="mi">25</span><span class="p">,</span> <span class="mi">3</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">asrc_pred</span><span class="p">]</span>        <span class="o">=</span> <span class="n">imx_clk_divider</span><span class="p">(</span><span class="s">&quot;asrc_pred&quot;</span><span class="p">,</span>        <span class="s">&quot;asrc_sel&quot;</span><span class="p">,</span>          <span class="n">base</span> <span class="o">+</span> <span class="mh">0x30</span><span class="p">,</span> <span class="mi">12</span><span class="p">,</span> <span class="mi">3</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">asrc_podf</span><span class="p">]</span>        <span class="o">=</span> <span class="n">imx_clk_divider</span><span class="p">(</span><span class="s">&quot;asrc_podf&quot;</span><span class="p">,</span>        <span class="s">&quot;asrc_pred&quot;</span><span class="p">,</span>         <span class="n">base</span> <span class="o">+</span> <span class="mh">0x30</span><span class="p">,</span> <span class="mi">9</span><span class="p">,</span>  <span class="mi">3</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">spdif_pred</span><span class="p">]</span>       <span class="o">=</span> <span class="n">imx_clk_divider</span><span class="p">(</span><span class="s">&quot;spdif_pred&quot;</span><span class="p">,</span>       <span class="s">&quot;spdif_sel&quot;</span><span class="p">,</span>         <span class="n">base</span> <span class="o">+</span> <span class="mh">0x30</span><span class="p">,</span> <span class="mi">25</span><span class="p">,</span> <span class="mi">3</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">spdif_podf</span><span class="p">]</span>       <span class="o">=</span> <span class="n">imx_clk_divider</span><span class="p">(</span><span class="s">&quot;spdif_podf&quot;</span><span class="p">,</span>       <span class="s">&quot;spdif_pred&quot;</span><span class="p">,</span>        <span class="n">base</span> <span class="o">+</span> <span class="mh">0x30</span><span class="p">,</span> <span class="mi">22</span><span class="p">,</span> <span class="mi">3</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">can_root</span><span class="p">]</span>         <span class="o">=</span> <span class="n">imx_clk_divider</span><span class="p">(</span><span class="s">&quot;can_root&quot;</span><span class="p">,</span>         <span class="s">&quot;pll3_usb_otg&quot;</span><span class="p">,</span>      <span class="n">base</span> <span class="o">+</span> <span class="mh">0x20</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span>  <span class="mi">6</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">ecspi_root</span><span class="p">]</span>       <span class="o">=</span> <span class="n">imx_clk_divider</span><span class="p">(</span><span class="s">&quot;ecspi_root&quot;</span><span class="p">,</span>       <span class="s">&quot;pll3_60m&quot;</span><span class="p">,</span>          <span class="n">base</span> <span class="o">+</span> <span class="mh">0x38</span><span class="p">,</span> <span class="mi">19</span><span class="p">,</span> <span class="mi">6</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">gpu2d_core_podf</span><span class="p">]</span>  <span class="o">=</span> <span class="n">imx_clk_divider</span><span class="p">(</span><span class="s">&quot;gpu2d_core_podf&quot;</span><span class="p">,</span>  <span class="s">&quot;gpu2d_core_sel&quot;</span><span class="p">,</span>    <span class="n">base</span> <span class="o">+</span> <span class="mh">0x18</span><span class="p">,</span> <span class="mi">23</span><span class="p">,</span> <span class="mi">3</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">gpu3d_core_podf</span><span class="p">]</span>  <span class="o">=</span> <span class="n">imx_clk_divider</span><span class="p">(</span><span class="s">&quot;gpu3d_core_podf&quot;</span><span class="p">,</span>  <span class="s">&quot;gpu3d_core_sel&quot;</span><span class="p">,</span>    <span class="n">base</span> <span class="o">+</span> <span class="mh">0x18</span><span class="p">,</span> <span class="mi">26</span><span class="p">,</span> <span class="mi">3</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">gpu3d_shader</span><span class="p">]</span>     <span class="o">=</span> <span class="n">imx_clk_divider</span><span class="p">(</span><span class="s">&quot;gpu3d_shader&quot;</span><span class="p">,</span>     <span class="s">&quot;gpu3d_shader_sel&quot;</span><span class="p">,</span>  <span class="n">base</span> <span class="o">+</span> <span class="mh">0x18</span><span class="p">,</span> <span class="mi">29</span><span class="p">,</span> <span class="mi">3</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">ipu1_podf</span><span class="p">]</span>        <span class="o">=</span> <span class="n">imx_clk_divider</span><span class="p">(</span><span class="s">&quot;ipu1_podf&quot;</span><span class="p">,</span>        <span class="s">&quot;ipu1_sel&quot;</span><span class="p">,</span>          <span class="n">base</span> <span class="o">+</span> <span class="mh">0x3c</span><span class="p">,</span> <span class="mi">11</span><span class="p">,</span> <span class="mi">3</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">ipu2_podf</span><span class="p">]</span>        <span class="o">=</span> <span class="n">imx_clk_divider</span><span class="p">(</span><span class="s">&quot;ipu2_podf&quot;</span><span class="p">,</span>        <span class="s">&quot;ipu2_sel&quot;</span><span class="p">,</span>          <span class="n">base</span> <span class="o">+</span> <span class="mh">0x3c</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">3</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">ldb_di0_podf</span><span class="p">]</span>     <span class="o">=</span> <span class="n">imx_clk_divider</span><span class="p">(</span><span class="s">&quot;ldb_di0_podf&quot;</span><span class="p">,</span>     <span class="s">&quot;ldb_di0_sel&quot;</span><span class="p">,</span>       <span class="n">base</span> <span class="o">+</span> <span class="mh">0x20</span><span class="p">,</span> <span class="mi">10</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">ldb_di1_podf</span><span class="p">]</span>     <span class="o">=</span> <span class="n">imx_clk_divider</span><span class="p">(</span><span class="s">&quot;ldb_di1_podf&quot;</span><span class="p">,</span>     <span class="s">&quot;ldb_di1_sel&quot;</span><span class="p">,</span>       <span class="n">base</span> <span class="o">+</span> <span class="mh">0x20</span><span class="p">,</span> <span class="mi">11</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">ipu1_di0_pre</span><span class="p">]</span>     <span class="o">=</span> <span class="n">imx_clk_divider</span><span class="p">(</span><span class="s">&quot;ipu1_di0_pre&quot;</span><span class="p">,</span>     <span class="s">&quot;ipu1_di0_pre_sel&quot;</span><span class="p">,</span>  <span class="n">base</span> <span class="o">+</span> <span class="mh">0x34</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span>  <span class="mi">3</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">ipu1_di1_pre</span><span class="p">]</span>     <span class="o">=</span> <span class="n">imx_clk_divider</span><span class="p">(</span><span class="s">&quot;ipu1_di1_pre&quot;</span><span class="p">,</span>     <span class="s">&quot;ipu1_di1_pre_sel&quot;</span><span class="p">,</span>  <span class="n">base</span> <span class="o">+</span> <span class="mh">0x34</span><span class="p">,</span> <span class="mi">12</span><span class="p">,</span> <span class="mi">3</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">ipu2_di0_pre</span><span class="p">]</span>     <span class="o">=</span> <span class="n">imx_clk_divider</span><span class="p">(</span><span class="s">&quot;ipu2_di0_pre&quot;</span><span class="p">,</span>     <span class="s">&quot;ipu2_di0_pre_sel&quot;</span><span class="p">,</span>  <span class="n">base</span> <span class="o">+</span> <span class="mh">0x38</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span>  <span class="mi">3</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">ipu2_di1_pre</span><span class="p">]</span>     <span class="o">=</span> <span class="n">imx_clk_divider</span><span class="p">(</span><span class="s">&quot;ipu2_di1_pre&quot;</span><span class="p">,</span>     <span class="s">&quot;ipu2_di1_pre_sel&quot;</span><span class="p">,</span>  <span class="n">base</span> <span class="o">+</span> <span class="mh">0x38</span><span class="p">,</span> <span class="mi">12</span><span class="p">,</span> <span class="mi">3</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">hsi_tx_podf</span><span class="p">]</span>      <span class="o">=</span> <span class="n">imx_clk_divider</span><span class="p">(</span><span class="s">&quot;hsi_tx_podf&quot;</span><span class="p">,</span>      <span class="s">&quot;hsi_tx_sel&quot;</span><span class="p">,</span>        <span class="n">base</span> <span class="o">+</span> <span class="mh">0x30</span><span class="p">,</span> <span class="mi">29</span><span class="p">,</span> <span class="mi">3</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">ssi1_pred</span><span class="p">]</span>        <span class="o">=</span> <span class="n">imx_clk_divider</span><span class="p">(</span><span class="s">&quot;ssi1_pred&quot;</span><span class="p">,</span>        <span class="s">&quot;ssi1_sel&quot;</span><span class="p">,</span>          <span class="n">base</span> <span class="o">+</span> <span class="mh">0x28</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span>  <span class="mi">3</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">ssi1_podf</span><span class="p">]</span>        <span class="o">=</span> <span class="n">imx_clk_divider</span><span class="p">(</span><span class="s">&quot;ssi1_podf&quot;</span><span class="p">,</span>        <span class="s">&quot;ssi1_pred&quot;</span><span class="p">,</span>         <span class="n">base</span> <span class="o">+</span> <span class="mh">0x28</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>  <span class="mi">6</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">ssi2_pred</span><span class="p">]</span>        <span class="o">=</span> <span class="n">imx_clk_divider</span><span class="p">(</span><span class="s">&quot;ssi2_pred&quot;</span><span class="p">,</span>        <span class="s">&quot;ssi2_sel&quot;</span><span class="p">,</span>          <span class="n">base</span> <span class="o">+</span> <span class="mh">0x2c</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span>  <span class="mi">3</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">ssi2_podf</span><span class="p">]</span>        <span class="o">=</span> <span class="n">imx_clk_divider</span><span class="p">(</span><span class="s">&quot;ssi2_podf&quot;</span><span class="p">,</span>        <span class="s">&quot;ssi2_pred&quot;</span><span class="p">,</span>         <span class="n">base</span> <span class="o">+</span> <span class="mh">0x2c</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>  <span class="mi">6</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">ssi3_pred</span><span class="p">]</span>        <span class="o">=</span> <span class="n">imx_clk_divider</span><span class="p">(</span><span class="s">&quot;ssi3_pred&quot;</span><span class="p">,</span>        <span class="s">&quot;ssi3_sel&quot;</span><span class="p">,</span>          <span class="n">base</span> <span class="o">+</span> <span class="mh">0x28</span><span class="p">,</span> <span class="mi">22</span><span class="p">,</span> <span class="mi">3</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">ssi3_podf</span><span class="p">]</span>        <span class="o">=</span> <span class="n">imx_clk_divider</span><span class="p">(</span><span class="s">&quot;ssi3_podf&quot;</span><span class="p">,</span>        <span class="s">&quot;ssi3_pred&quot;</span><span class="p">,</span>         <span class="n">base</span> <span class="o">+</span> <span class="mh">0x28</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">6</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">uart_serial_podf</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_divider</span><span class="p">(</span><span class="s">&quot;uart_serial_podf&quot;</span><span class="p">,</span> <span class="s">&quot;pll3_80m&quot;</span><span class="p">,</span>          <span class="n">base</span> <span class="o">+</span> <span class="mh">0x24</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>  <span class="mi">6</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">usdhc1_podf</span><span class="p">]</span>      <span class="o">=</span> <span class="n">imx_clk_divider</span><span class="p">(</span><span class="s">&quot;usdhc1_podf&quot;</span><span class="p">,</span>      <span class="s">&quot;usdhc1_sel&quot;</span><span class="p">,</span>        <span class="n">base</span> <span class="o">+</span> <span class="mh">0x24</span><span class="p">,</span> <span class="mi">11</span><span class="p">,</span> <span class="mi">3</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">usdhc2_podf</span><span class="p">]</span>      <span class="o">=</span> <span class="n">imx_clk_divider</span><span class="p">(</span><span class="s">&quot;usdhc2_podf&quot;</span><span class="p">,</span>      <span class="s">&quot;usdhc2_sel&quot;</span><span class="p">,</span>        <span class="n">base</span> <span class="o">+</span> <span class="mh">0x24</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">3</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">usdhc3_podf</span><span class="p">]</span>      <span class="o">=</span> <span class="n">imx_clk_divider</span><span class="p">(</span><span class="s">&quot;usdhc3_podf&quot;</span><span class="p">,</span>      <span class="s">&quot;usdhc3_sel&quot;</span><span class="p">,</span>        <span class="n">base</span> <span class="o">+</span> <span class="mh">0x24</span><span class="p">,</span> <span class="mi">19</span><span class="p">,</span> <span class="mi">3</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">usdhc4_podf</span><span class="p">]</span>      <span class="o">=</span> <span class="n">imx_clk_divider</span><span class="p">(</span><span class="s">&quot;usdhc4_podf&quot;</span><span class="p">,</span>      <span class="s">&quot;usdhc4_sel&quot;</span><span class="p">,</span>        <span class="n">base</span> <span class="o">+</span> <span class="mh">0x24</span><span class="p">,</span> <span class="mi">22</span><span class="p">,</span> <span class="mi">3</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">enfc_pred</span><span class="p">]</span>        <span class="o">=</span> <span class="n">imx_clk_divider</span><span class="p">(</span><span class="s">&quot;enfc_pred&quot;</span><span class="p">,</span>        <span class="s">&quot;enfc_sel&quot;</span><span class="p">,</span>          <span class="n">base</span> <span class="o">+</span> <span class="mh">0x2c</span><span class="p">,</span> <span class="mi">18</span><span class="p">,</span> <span class="mi">3</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">enfc_podf</span><span class="p">]</span>        <span class="o">=</span> <span class="n">imx_clk_divider</span><span class="p">(</span><span class="s">&quot;enfc_podf&quot;</span><span class="p">,</span>        <span class="s">&quot;enfc_pred&quot;</span><span class="p">,</span>         <span class="n">base</span> <span class="o">+</span> <span class="mh">0x2c</span><span class="p">,</span> <span class="mi">21</span><span class="p">,</span> <span class="mi">6</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">emi_podf</span><span class="p">]</span>         <span class="o">=</span> <span class="n">imx_clk_divider</span><span class="p">(</span><span class="s">&quot;emi_podf&quot;</span><span class="p">,</span>         <span class="s">&quot;emi_sel&quot;</span><span class="p">,</span>           <span class="n">base</span> <span class="o">+</span> <span class="mh">0x1c</span><span class="p">,</span> <span class="mi">20</span><span class="p">,</span> <span class="mi">3</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">emi_slow_podf</span><span class="p">]</span>    <span class="o">=</span> <span class="n">imx_clk_divider</span><span class="p">(</span><span class="s">&quot;emi_slow_podf&quot;</span><span class="p">,</span>    <span class="s">&quot;emi_slow_sel&quot;</span><span class="p">,</span>      <span class="n">base</span> <span class="o">+</span> <span class="mh">0x1c</span><span class="p">,</span> <span class="mi">23</span><span class="p">,</span> <span class="mi">3</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">vpu_axi_podf</span><span class="p">]</span>     <span class="o">=</span> <span class="n">imx_clk_divider</span><span class="p">(</span><span class="s">&quot;vpu_axi_podf&quot;</span><span class="p">,</span>     <span class="s">&quot;vpu_axi_sel&quot;</span><span class="p">,</span>       <span class="n">base</span> <span class="o">+</span> <span class="mh">0x24</span><span class="p">,</span> <span class="mi">25</span><span class="p">,</span> <span class="mi">3</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">cko1_podf</span><span class="p">]</span>        <span class="o">=</span> <span class="n">imx_clk_divider</span><span class="p">(</span><span class="s">&quot;cko1_podf&quot;</span><span class="p">,</span>        <span class="s">&quot;cko1_sel&quot;</span><span class="p">,</span>          <span class="n">base</span> <span class="o">+</span> <span class="mh">0x60</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span>  <span class="mi">3</span><span class="p">);</span>

	<span class="cm">/*                                            name                 parent_name    reg        shift width busy: reg, shift */</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">axi</span><span class="p">]</span>               <span class="o">=</span> <span class="n">imx_clk_busy_divider</span><span class="p">(</span><span class="s">&quot;axi&quot;</span><span class="p">,</span>               <span class="s">&quot;axi_sel&quot;</span><span class="p">,</span>     <span class="n">base</span> <span class="o">+</span> <span class="mh">0x14</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span>  <span class="mi">3</span><span class="p">,</span>   <span class="n">base</span> <span class="o">+</span> <span class="mh">0x48</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">mmdc_ch0_axi_podf</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_busy_divider</span><span class="p">(</span><span class="s">&quot;mmdc_ch0_axi_podf&quot;</span><span class="p">,</span> <span class="s">&quot;periph&quot;</span><span class="p">,</span>      <span class="n">base</span> <span class="o">+</span> <span class="mh">0x14</span><span class="p">,</span> <span class="mi">19</span><span class="p">,</span>  <span class="mi">3</span><span class="p">,</span>   <span class="n">base</span> <span class="o">+</span> <span class="mh">0x48</span><span class="p">,</span> <span class="mi">4</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">mmdc_ch1_axi_podf</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_busy_divider</span><span class="p">(</span><span class="s">&quot;mmdc_ch1_axi_podf&quot;</span><span class="p">,</span> <span class="s">&quot;periph2&quot;</span><span class="p">,</span>     <span class="n">base</span> <span class="o">+</span> <span class="mh">0x14</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span>   <span class="mi">3</span><span class="p">,</span>   <span class="n">base</span> <span class="o">+</span> <span class="mh">0x48</span><span class="p">,</span> <span class="mi">2</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">arm</span><span class="p">]</span>               <span class="o">=</span> <span class="n">imx_clk_busy_divider</span><span class="p">(</span><span class="s">&quot;arm&quot;</span><span class="p">,</span>               <span class="s">&quot;pll1_sw&quot;</span><span class="p">,</span>     <span class="n">base</span> <span class="o">+</span> <span class="mh">0x10</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>   <span class="mi">3</span><span class="p">,</span>   <span class="n">base</span> <span class="o">+</span> <span class="mh">0x48</span><span class="p">,</span> <span class="mi">16</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">ahb</span><span class="p">]</span>               <span class="o">=</span> <span class="n">imx_clk_busy_divider</span><span class="p">(</span><span class="s">&quot;ahb&quot;</span><span class="p">,</span>               <span class="s">&quot;periph&quot;</span><span class="p">,</span>      <span class="n">base</span> <span class="o">+</span> <span class="mh">0x14</span><span class="p">,</span> <span class="mi">10</span><span class="p">,</span>  <span class="mi">3</span><span class="p">,</span>   <span class="n">base</span> <span class="o">+</span> <span class="mh">0x48</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>

	<span class="cm">/*                                name             parent_name          reg         shift */</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">apbh_dma</span><span class="p">]</span>     <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;apbh_dma&quot;</span><span class="p">,</span>      <span class="s">&quot;ahb&quot;</span><span class="p">,</span>               <span class="n">base</span> <span class="o">+</span> <span class="mh">0x68</span><span class="p">,</span> <span class="mi">4</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">asrc</span><span class="p">]</span>         <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;asrc&quot;</span><span class="p">,</span>          <span class="s">&quot;asrc_podf&quot;</span><span class="p">,</span>         <span class="n">base</span> <span class="o">+</span> <span class="mh">0x68</span><span class="p">,</span> <span class="mi">6</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">can1_ipg</span><span class="p">]</span>     <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;can1_ipg&quot;</span><span class="p">,</span>      <span class="s">&quot;ipg&quot;</span><span class="p">,</span>               <span class="n">base</span> <span class="o">+</span> <span class="mh">0x68</span><span class="p">,</span> <span class="mi">14</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">can1_serial</span><span class="p">]</span>  <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;can1_serial&quot;</span><span class="p">,</span>   <span class="s">&quot;can_root&quot;</span><span class="p">,</span>          <span class="n">base</span> <span class="o">+</span> <span class="mh">0x68</span><span class="p">,</span> <span class="mi">16</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">can2_ipg</span><span class="p">]</span>     <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;can2_ipg&quot;</span><span class="p">,</span>      <span class="s">&quot;ipg&quot;</span><span class="p">,</span>               <span class="n">base</span> <span class="o">+</span> <span class="mh">0x68</span><span class="p">,</span> <span class="mi">18</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">can2_serial</span><span class="p">]</span>  <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;can2_serial&quot;</span><span class="p">,</span>   <span class="s">&quot;can_root&quot;</span><span class="p">,</span>          <span class="n">base</span> <span class="o">+</span> <span class="mh">0x68</span><span class="p">,</span> <span class="mi">20</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">ecspi1</span><span class="p">]</span>       <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;ecspi1&quot;</span><span class="p">,</span>        <span class="s">&quot;ecspi_root&quot;</span><span class="p">,</span>        <span class="n">base</span> <span class="o">+</span> <span class="mh">0x6c</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">ecspi2</span><span class="p">]</span>       <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;ecspi2&quot;</span><span class="p">,</span>        <span class="s">&quot;ecspi_root&quot;</span><span class="p">,</span>        <span class="n">base</span> <span class="o">+</span> <span class="mh">0x6c</span><span class="p">,</span> <span class="mi">2</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">ecspi3</span><span class="p">]</span>       <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;ecspi3&quot;</span><span class="p">,</span>        <span class="s">&quot;ecspi_root&quot;</span><span class="p">,</span>        <span class="n">base</span> <span class="o">+</span> <span class="mh">0x6c</span><span class="p">,</span> <span class="mi">4</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">ecspi4</span><span class="p">]</span>       <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;ecspi4&quot;</span><span class="p">,</span>        <span class="s">&quot;ecspi_root&quot;</span><span class="p">,</span>        <span class="n">base</span> <span class="o">+</span> <span class="mh">0x6c</span><span class="p">,</span> <span class="mi">6</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">ecspi5</span><span class="p">]</span>       <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;ecspi5&quot;</span><span class="p">,</span>        <span class="s">&quot;ecspi_root&quot;</span><span class="p">,</span>        <span class="n">base</span> <span class="o">+</span> <span class="mh">0x6c</span><span class="p">,</span> <span class="mi">8</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">enet</span><span class="p">]</span>         <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;enet&quot;</span><span class="p">,</span>          <span class="s">&quot;ipg&quot;</span><span class="p">,</span>               <span class="n">base</span> <span class="o">+</span> <span class="mh">0x6c</span><span class="p">,</span> <span class="mi">10</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">esai</span><span class="p">]</span>         <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;esai&quot;</span><span class="p">,</span>          <span class="s">&quot;esai_podf&quot;</span><span class="p">,</span>         <span class="n">base</span> <span class="o">+</span> <span class="mh">0x6c</span><span class="p">,</span> <span class="mi">16</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">gpt_ipg</span><span class="p">]</span>      <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;gpt_ipg&quot;</span><span class="p">,</span>       <span class="s">&quot;ipg&quot;</span><span class="p">,</span>               <span class="n">base</span> <span class="o">+</span> <span class="mh">0x6c</span><span class="p">,</span> <span class="mi">20</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">gpt_ipg_per</span><span class="p">]</span>  <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;gpt_ipg_per&quot;</span><span class="p">,</span>   <span class="s">&quot;ipg_per&quot;</span><span class="p">,</span>           <span class="n">base</span> <span class="o">+</span> <span class="mh">0x6c</span><span class="p">,</span> <span class="mi">22</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">gpu2d_core</span><span class="p">]</span>   <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;gpu2d_core&quot;</span><span class="p">,</span>    <span class="s">&quot;gpu2d_core_podf&quot;</span><span class="p">,</span>   <span class="n">base</span> <span class="o">+</span> <span class="mh">0x6c</span><span class="p">,</span> <span class="mi">24</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">gpu3d_core</span><span class="p">]</span>   <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;gpu3d_core&quot;</span><span class="p">,</span>    <span class="s">&quot;gpu3d_core_podf&quot;</span><span class="p">,</span>   <span class="n">base</span> <span class="o">+</span> <span class="mh">0x6c</span><span class="p">,</span> <span class="mi">26</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">hdmi_iahb</span><span class="p">]</span>    <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;hdmi_iahb&quot;</span><span class="p">,</span>     <span class="s">&quot;ahb&quot;</span><span class="p">,</span>               <span class="n">base</span> <span class="o">+</span> <span class="mh">0x70</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">hdmi_isfr</span><span class="p">]</span>    <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;hdmi_isfr&quot;</span><span class="p">,</span>     <span class="s">&quot;pll3_pfd1_540m&quot;</span><span class="p">,</span>    <span class="n">base</span> <span class="o">+</span> <span class="mh">0x70</span><span class="p">,</span> <span class="mi">4</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">i2c1</span><span class="p">]</span>         <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;i2c1&quot;</span><span class="p">,</span>          <span class="s">&quot;ipg_per&quot;</span><span class="p">,</span>           <span class="n">base</span> <span class="o">+</span> <span class="mh">0x70</span><span class="p">,</span> <span class="mi">6</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">i2c2</span><span class="p">]</span>         <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;i2c2&quot;</span><span class="p">,</span>          <span class="s">&quot;ipg_per&quot;</span><span class="p">,</span>           <span class="n">base</span> <span class="o">+</span> <span class="mh">0x70</span><span class="p">,</span> <span class="mi">8</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">i2c3</span><span class="p">]</span>         <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;i2c3&quot;</span><span class="p">,</span>          <span class="s">&quot;ipg_per&quot;</span><span class="p">,</span>           <span class="n">base</span> <span class="o">+</span> <span class="mh">0x70</span><span class="p">,</span> <span class="mi">10</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">iim</span><span class="p">]</span>          <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;iim&quot;</span><span class="p">,</span>           <span class="s">&quot;ipg&quot;</span><span class="p">,</span>               <span class="n">base</span> <span class="o">+</span> <span class="mh">0x70</span><span class="p">,</span> <span class="mi">12</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">enfc</span><span class="p">]</span>         <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;enfc&quot;</span><span class="p">,</span>          <span class="s">&quot;enfc_podf&quot;</span><span class="p">,</span>         <span class="n">base</span> <span class="o">+</span> <span class="mh">0x70</span><span class="p">,</span> <span class="mi">14</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">ipu1</span><span class="p">]</span>         <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;ipu1&quot;</span><span class="p">,</span>          <span class="s">&quot;ipu1_podf&quot;</span><span class="p">,</span>         <span class="n">base</span> <span class="o">+</span> <span class="mh">0x74</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">ipu1_di0</span><span class="p">]</span>     <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;ipu1_di0&quot;</span><span class="p">,</span>      <span class="s">&quot;ipu1_di0_sel&quot;</span><span class="p">,</span>      <span class="n">base</span> <span class="o">+</span> <span class="mh">0x74</span><span class="p">,</span> <span class="mi">2</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">ipu1_di1</span><span class="p">]</span>     <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;ipu1_di1&quot;</span><span class="p">,</span>      <span class="s">&quot;ipu1_di1_sel&quot;</span><span class="p">,</span>      <span class="n">base</span> <span class="o">+</span> <span class="mh">0x74</span><span class="p">,</span> <span class="mi">4</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">ipu2</span><span class="p">]</span>         <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;ipu2&quot;</span><span class="p">,</span>          <span class="s">&quot;ipu2_podf&quot;</span><span class="p">,</span>         <span class="n">base</span> <span class="o">+</span> <span class="mh">0x74</span><span class="p">,</span> <span class="mi">6</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">ipu2_di0</span><span class="p">]</span>     <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;ipu2_di0&quot;</span><span class="p">,</span>      <span class="s">&quot;ipu2_di0_sel&quot;</span><span class="p">,</span>      <span class="n">base</span> <span class="o">+</span> <span class="mh">0x74</span><span class="p">,</span> <span class="mi">8</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">ldb_di0</span><span class="p">]</span>      <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;ldb_di0&quot;</span><span class="p">,</span>       <span class="s">&quot;ldb_di0_podf&quot;</span><span class="p">,</span>      <span class="n">base</span> <span class="o">+</span> <span class="mh">0x74</span><span class="p">,</span> <span class="mi">12</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">ldb_di1</span><span class="p">]</span>      <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;ldb_di1&quot;</span><span class="p">,</span>       <span class="s">&quot;ldb_di1_podf&quot;</span><span class="p">,</span>      <span class="n">base</span> <span class="o">+</span> <span class="mh">0x74</span><span class="p">,</span> <span class="mi">14</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">ipu2_di1</span><span class="p">]</span>     <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;ipu2_di1&quot;</span><span class="p">,</span>      <span class="s">&quot;ipu2_di1_sel&quot;</span><span class="p">,</span>      <span class="n">base</span> <span class="o">+</span> <span class="mh">0x74</span><span class="p">,</span> <span class="mi">10</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">hsi_tx</span><span class="p">]</span>       <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;hsi_tx&quot;</span><span class="p">,</span>        <span class="s">&quot;hsi_tx_podf&quot;</span><span class="p">,</span>       <span class="n">base</span> <span class="o">+</span> <span class="mh">0x74</span><span class="p">,</span> <span class="mi">16</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">mlb</span><span class="p">]</span>          <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;mlb&quot;</span><span class="p">,</span>           <span class="s">&quot;pll6_mlb&quot;</span><span class="p">,</span>          <span class="n">base</span> <span class="o">+</span> <span class="mh">0x74</span><span class="p">,</span> <span class="mi">18</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">mmdc_ch0_axi</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;mmdc_ch0_axi&quot;</span><span class="p">,</span>  <span class="s">&quot;mmdc_ch0_axi_podf&quot;</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="mh">0x74</span><span class="p">,</span> <span class="mi">20</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">mmdc_ch1_axi</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;mmdc_ch1_axi&quot;</span><span class="p">,</span>  <span class="s">&quot;mmdc_ch1_axi_podf&quot;</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="mh">0x74</span><span class="p">,</span> <span class="mi">22</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">ocram</span><span class="p">]</span>        <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;ocram&quot;</span><span class="p">,</span>         <span class="s">&quot;ahb&quot;</span><span class="p">,</span>               <span class="n">base</span> <span class="o">+</span> <span class="mh">0x74</span><span class="p">,</span> <span class="mi">28</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">openvg_axi</span><span class="p">]</span>   <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;openvg_axi&quot;</span><span class="p">,</span>    <span class="s">&quot;axi&quot;</span><span class="p">,</span>               <span class="n">base</span> <span class="o">+</span> <span class="mh">0x74</span><span class="p">,</span> <span class="mi">30</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">pcie_axi</span><span class="p">]</span>     <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;pcie_axi&quot;</span><span class="p">,</span>      <span class="s">&quot;pcie_axi_sel&quot;</span><span class="p">,</span>      <span class="n">base</span> <span class="o">+</span> <span class="mh">0x78</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">pwm1</span><span class="p">]</span>         <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;pwm1&quot;</span><span class="p">,</span>          <span class="s">&quot;ipg_per&quot;</span><span class="p">,</span>           <span class="n">base</span> <span class="o">+</span> <span class="mh">0x78</span><span class="p">,</span> <span class="mi">16</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">pwm2</span><span class="p">]</span>         <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;pwm2&quot;</span><span class="p">,</span>          <span class="s">&quot;ipg_per&quot;</span><span class="p">,</span>           <span class="n">base</span> <span class="o">+</span> <span class="mh">0x78</span><span class="p">,</span> <span class="mi">18</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">pwm3</span><span class="p">]</span>         <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;pwm3&quot;</span><span class="p">,</span>          <span class="s">&quot;ipg_per&quot;</span><span class="p">,</span>           <span class="n">base</span> <span class="o">+</span> <span class="mh">0x78</span><span class="p">,</span> <span class="mi">20</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">pwm4</span><span class="p">]</span>         <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;pwm4&quot;</span><span class="p">,</span>          <span class="s">&quot;ipg_per&quot;</span><span class="p">,</span>           <span class="n">base</span> <span class="o">+</span> <span class="mh">0x78</span><span class="p">,</span> <span class="mi">22</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">gpmi_bch_apb</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;gpmi_bch_apb&quot;</span><span class="p">,</span>  <span class="s">&quot;usdhc3&quot;</span><span class="p">,</span>            <span class="n">base</span> <span class="o">+</span> <span class="mh">0x78</span><span class="p">,</span> <span class="mi">24</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">gpmi_bch</span><span class="p">]</span>     <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;gpmi_bch&quot;</span><span class="p">,</span>      <span class="s">&quot;usdhc4&quot;</span><span class="p">,</span>            <span class="n">base</span> <span class="o">+</span> <span class="mh">0x78</span><span class="p">,</span> <span class="mi">26</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">gpmi_io</span><span class="p">]</span>      <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;gpmi_io&quot;</span><span class="p">,</span>       <span class="s">&quot;enfc&quot;</span><span class="p">,</span>              <span class="n">base</span> <span class="o">+</span> <span class="mh">0x78</span><span class="p">,</span> <span class="mi">28</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">gpmi_apb</span><span class="p">]</span>     <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;gpmi_apb&quot;</span><span class="p">,</span>      <span class="s">&quot;usdhc3&quot;</span><span class="p">,</span>            <span class="n">base</span> <span class="o">+</span> <span class="mh">0x78</span><span class="p">,</span> <span class="mi">30</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">rom</span><span class="p">]</span>          <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;rom&quot;</span><span class="p">,</span>           <span class="s">&quot;ahb&quot;</span><span class="p">,</span>               <span class="n">base</span> <span class="o">+</span> <span class="mh">0x7c</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">sata</span><span class="p">]</span>         <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;sata&quot;</span><span class="p">,</span>          <span class="s">&quot;ipg&quot;</span><span class="p">,</span>               <span class="n">base</span> <span class="o">+</span> <span class="mh">0x7c</span><span class="p">,</span> <span class="mi">4</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">sdma</span><span class="p">]</span>         <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;sdma&quot;</span><span class="p">,</span>          <span class="s">&quot;ahb&quot;</span><span class="p">,</span>               <span class="n">base</span> <span class="o">+</span> <span class="mh">0x7c</span><span class="p">,</span> <span class="mi">6</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">spba</span><span class="p">]</span>         <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;spba&quot;</span><span class="p">,</span>          <span class="s">&quot;ipg&quot;</span><span class="p">,</span>               <span class="n">base</span> <span class="o">+</span> <span class="mh">0x7c</span><span class="p">,</span> <span class="mi">12</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">ssi1_ipg</span><span class="p">]</span>     <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;ssi1_ipg&quot;</span><span class="p">,</span>      <span class="s">&quot;ipg&quot;</span><span class="p">,</span>               <span class="n">base</span> <span class="o">+</span> <span class="mh">0x7c</span><span class="p">,</span> <span class="mi">18</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">ssi2_ipg</span><span class="p">]</span>     <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;ssi2_ipg&quot;</span><span class="p">,</span>      <span class="s">&quot;ipg&quot;</span><span class="p">,</span>               <span class="n">base</span> <span class="o">+</span> <span class="mh">0x7c</span><span class="p">,</span> <span class="mi">20</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">ssi3_ipg</span><span class="p">]</span>     <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;ssi3_ipg&quot;</span><span class="p">,</span>      <span class="s">&quot;ipg&quot;</span><span class="p">,</span>               <span class="n">base</span> <span class="o">+</span> <span class="mh">0x7c</span><span class="p">,</span> <span class="mi">22</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">uart_ipg</span><span class="p">]</span>     <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;uart_ipg&quot;</span><span class="p">,</span>      <span class="s">&quot;ipg&quot;</span><span class="p">,</span>               <span class="n">base</span> <span class="o">+</span> <span class="mh">0x7c</span><span class="p">,</span> <span class="mi">24</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">uart_serial</span><span class="p">]</span>  <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;uart_serial&quot;</span><span class="p">,</span>   <span class="s">&quot;uart_serial_podf&quot;</span><span class="p">,</span>  <span class="n">base</span> <span class="o">+</span> <span class="mh">0x7c</span><span class="p">,</span> <span class="mi">26</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">usboh3</span><span class="p">]</span>       <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;usboh3&quot;</span><span class="p">,</span>        <span class="s">&quot;ipg&quot;</span><span class="p">,</span>               <span class="n">base</span> <span class="o">+</span> <span class="mh">0x80</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">usdhc1</span><span class="p">]</span>       <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;usdhc1&quot;</span><span class="p">,</span>        <span class="s">&quot;usdhc1_podf&quot;</span><span class="p">,</span>       <span class="n">base</span> <span class="o">+</span> <span class="mh">0x80</span><span class="p">,</span> <span class="mi">2</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">usdhc2</span><span class="p">]</span>       <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;usdhc2&quot;</span><span class="p">,</span>        <span class="s">&quot;usdhc2_podf&quot;</span><span class="p">,</span>       <span class="n">base</span> <span class="o">+</span> <span class="mh">0x80</span><span class="p">,</span> <span class="mi">4</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">usdhc3</span><span class="p">]</span>       <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;usdhc3&quot;</span><span class="p">,</span>        <span class="s">&quot;usdhc3_podf&quot;</span><span class="p">,</span>       <span class="n">base</span> <span class="o">+</span> <span class="mh">0x80</span><span class="p">,</span> <span class="mi">6</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">usdhc4</span><span class="p">]</span>       <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;usdhc4&quot;</span><span class="p">,</span>        <span class="s">&quot;usdhc4_podf&quot;</span><span class="p">,</span>       <span class="n">base</span> <span class="o">+</span> <span class="mh">0x80</span><span class="p">,</span> <span class="mi">8</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">vdo_axi</span><span class="p">]</span>      <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;vdo_axi&quot;</span><span class="p">,</span>       <span class="s">&quot;vdo_axi_sel&quot;</span><span class="p">,</span>       <span class="n">base</span> <span class="o">+</span> <span class="mh">0x80</span><span class="p">,</span> <span class="mi">12</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">vpu_axi</span><span class="p">]</span>      <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;vpu_axi&quot;</span><span class="p">,</span>       <span class="s">&quot;vpu_axi_podf&quot;</span><span class="p">,</span>      <span class="n">base</span> <span class="o">+</span> <span class="mh">0x80</span><span class="p">,</span> <span class="mi">14</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">cko1</span><span class="p">]</span>         <span class="o">=</span> <span class="n">imx_clk_gate</span><span class="p">(</span><span class="s">&quot;cko1&quot;</span><span class="p">,</span>           <span class="s">&quot;cko1_podf&quot;</span><span class="p">,</span>         <span class="n">base</span> <span class="o">+</span> <span class="mh">0x60</span><span class="p">,</span> <span class="mi">7</span><span class="p">);</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">clk</span><span class="p">);</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">IS_ERR</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">i</span><span class="p">]))</span>
			<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;i.MX6q clk %d: register failed with %ld</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
				<span class="n">i</span><span class="p">,</span> <span class="n">PTR_ERR</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">i</span><span class="p">]));</span>

	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">mmdc_ch0_axi</span><span class="p">],</span> <span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;mmdc_ch0_axi&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">mmdc_ch1_axi</span><span class="p">],</span> <span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;mmdc_ch1_axi&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">gpt_ipg</span><span class="p">],</span> <span class="s">&quot;ipg&quot;</span><span class="p">,</span> <span class="s">&quot;imx-gpt.0&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">gpt_ipg_per</span><span class="p">],</span> <span class="s">&quot;per&quot;</span><span class="p">,</span> <span class="s">&quot;imx-gpt.0&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">twd</span><span class="p">],</span> <span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;smp_twd&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">usboh3</span><span class="p">],</span> <span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;usboh3&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">uart_serial</span><span class="p">],</span> <span class="s">&quot;per&quot;</span><span class="p">,</span> <span class="s">&quot;2020000.serial&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">uart_ipg</span><span class="p">],</span> <span class="s">&quot;ipg&quot;</span><span class="p">,</span> <span class="s">&quot;2020000.serial&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">uart_serial</span><span class="p">],</span> <span class="s">&quot;per&quot;</span><span class="p">,</span> <span class="s">&quot;21e8000.serial&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">uart_ipg</span><span class="p">],</span> <span class="s">&quot;ipg&quot;</span><span class="p">,</span> <span class="s">&quot;21e8000.serial&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">uart_serial</span><span class="p">],</span> <span class="s">&quot;per&quot;</span><span class="p">,</span> <span class="s">&quot;21ec000.serial&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">uart_ipg</span><span class="p">],</span> <span class="s">&quot;ipg&quot;</span><span class="p">,</span> <span class="s">&quot;21ec000.serial&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">uart_serial</span><span class="p">],</span> <span class="s">&quot;per&quot;</span><span class="p">,</span> <span class="s">&quot;21f0000.serial&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">uart_ipg</span><span class="p">],</span> <span class="s">&quot;ipg&quot;</span><span class="p">,</span> <span class="s">&quot;21f0000.serial&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">uart_serial</span><span class="p">],</span> <span class="s">&quot;per&quot;</span><span class="p">,</span> <span class="s">&quot;21f4000.serial&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">uart_ipg</span><span class="p">],</span> <span class="s">&quot;ipg&quot;</span><span class="p">,</span> <span class="s">&quot;21f4000.serial&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">enet</span><span class="p">],</span> <span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;2188000.ethernet&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">usdhc1</span><span class="p">],</span> <span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;2190000.usdhc&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">usdhc2</span><span class="p">],</span> <span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;2194000.usdhc&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">usdhc3</span><span class="p">],</span> <span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;2198000.usdhc&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">usdhc4</span><span class="p">],</span> <span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;219c000.usdhc&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">i2c1</span><span class="p">],</span> <span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;21a0000.i2c&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">i2c2</span><span class="p">],</span> <span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;21a4000.i2c&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">i2c3</span><span class="p">],</span> <span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;21a8000.i2c&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">ecspi1</span><span class="p">],</span> <span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;2008000.ecspi&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">ecspi2</span><span class="p">],</span> <span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;200c000.ecspi&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">ecspi3</span><span class="p">],</span> <span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;2010000.ecspi&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">ecspi4</span><span class="p">],</span> <span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;2014000.ecspi&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">ecspi5</span><span class="p">],</span> <span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;2018000.ecspi&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">sdma</span><span class="p">],</span> <span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;20ec000.sdma&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">dummy</span><span class="p">],</span> <span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;20bc000.wdog&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">dummy</span><span class="p">],</span> <span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;20c0000.wdog&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">ssi1_ipg</span><span class="p">],</span> <span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;2028000.ssi&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">cko1_sel</span><span class="p">],</span> <span class="s">&quot;cko1_sel&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">ahb</span><span class="p">],</span> <span class="s">&quot;ahb&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">cko1</span><span class="p">],</span> <span class="s">&quot;cko1&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">clks_init_on</span><span class="p">);</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">clk_prepare_enable</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">clks_init_on</span><span class="p">[</span><span class="n">i</span><span class="p">]]);</span>

	<span class="n">np</span> <span class="o">=</span> <span class="n">of_find_compatible_node</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;fsl,imx6q-gpt&quot;</span><span class="p">);</span>
	<span class="n">base</span> <span class="o">=</span> <span class="n">of_iomap</span><span class="p">(</span><span class="n">np</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">WARN_ON</span><span class="p">(</span><span class="o">!</span><span class="n">base</span><span class="p">);</span>
	<span class="n">irq</span> <span class="o">=</span> <span class="n">irq_of_parse_and_map</span><span class="p">(</span><span class="n">np</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">mxc_timer_init</span><span class="p">(</span><span class="n">base</span><span class="p">,</span> <span class="n">irq</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
