name: RAMCFG
description: RAMs configuration controller
groupName: RAMCFG
source: STM32H503 SVD v1.5
registers:
  - name: M1CR
    displayName: M1CR
    description: Memory 1 control register
    addressOffset: 0
    size: 32
    resetValue: 0
    resetMask: 4294967280
    fields:
      - name: ECCE
        description: "ECC enable.\nThis bit reset value is defined by the user option bit configuration. When set, it can be cleared by software only after writing the unlock sequence in the RAMCFG_MxECCKEYR register.\nNote: This bit is reserved and must be kept at reset value in SRAM1 control register."
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: ECC disabled
            value: 0
          - name: B_0x1
            description: ECC enabled
            value: 1
      - name: ALE
        description: "Address latch enable\nNote: This bit is reserved and must be kept at reset value in SRAM1 control register."
        bitOffset: 4
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Failing address not stored in the SRAMx ECC single/double error address registers
            value: 0
          - name: B_0x1
            description: Failing address stored in the SRAMx ECC single/double error address registers
            value: 1
      - name: SRAMER
        description: "SRAM erase\nThis bit can be set by software only after writing the unlock sequence in the ERASEKEY field of the RAMCFG_MxERKEYR register. Setting this bit starts the SRAM erase. This bit is automatically cleared by hardware at the end of the erase operation."
        bitOffset: 8
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No erase operation on going
            value: 0
          - name: B_0x1
            description: Erase operation on going
            value: 1
  - name: M1ISR
    displayName: M1ISR
    description: Memory interrupt status register
    addressOffset: 8
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: SEDC
        description: "ECC single error detected and corrected\nNote: This bit is reserved and must be kept at reset value in SRAM1 interrupt status register."
        bitOffset: 0
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: No single error
            value: 0
          - name: B_0x1
            description: Single error detected and corrected
            value: 1
      - name: DED
        description: "ECC double error detected\nNote: This bit is reserved and must be kept at reset value in SRAM1 interrupt status register."
        bitOffset: 1
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: No double error
            value: 0
          - name: B_0x1
            description: Double error detected
            value: 1
      - name: SRAMBUSY
        description: "SRAM busy with erase operation\nNote: Depending on the SRAM, the erase operation can be performed due to software request, system reset if the option bit is enabled, tamper detection or product state regression. Refer to Table 9: Internal SRAMs features."
        bitOffset: 8
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: No erase operation on going
            value: 0
          - name: B_0x1
            description: Erase operation on going
            value: 1
  - name: M1ERKEYR
    displayName: M1ERKEYR
    description: Memory 1 erase key register
    addressOffset: 40
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: ERASEKEY
        description: "Erase write protection key\nThe following steps are required to unlock the write protection of the SRAMER bit in the RAMCFG_MxCR register.\n1) Write 0xCA into ERASEKEY[7:0].\n2) Write 0x53 into ERASEKEY[7:0].\nNote: Writing a wrong key reactivates the write protection."
        bitOffset: 0
        bitWidth: 8
        access: write-only
  - name: M2CR
    displayName: M2CR
    description: Memory 2 control register
    addressOffset: 64
    size: 32
    resetValue: 0
    resetMask: 4294967280
    fields:
      - name: ECCE
        description: "ECC enable.\nThis bit reset value is defined by the user option bit configuration. When set, it can be cleared by software only after writing the unlock sequence in the RAMCFG_MxECCKEYR register.\nNote: This bit is reserved and must be kept at reset value in SRAM1 control register."
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: ECC disabled
            value: 0
          - name: B_0x1
            description: ECC enabled
            value: 1
      - name: ALE
        description: "Address latch enable\nNote: This bit is reserved and must be kept at reset value in SRAM1 control register."
        bitOffset: 4
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Failing address not stored in the SRAMx ECC single/double error address registers
            value: 0
          - name: B_0x1
            description: Failing address stored in the SRAMx ECC single/double error address registers
            value: 1
      - name: SRAMER
        description: "SRAM erase\nThis bit can be set by software only after writing the unlock sequence in the ERASEKEY field of the RAMCFG_MxERKEYR register. Setting this bit starts the SRAM erase. This bit is automatically cleared by hardware at the end of the erase operation."
        bitOffset: 8
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No erase operation on going
            value: 0
          - name: B_0x1
            description: Erase operation on going
            value: 1
  - name: M2IER
    displayName: M2IER
    description: Memory 2 interrupt enable register
    addressOffset: 68
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: SEIE
        description: ECC single error interrupt enable
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Single error interrupt disabled
            value: 0
          - name: B_0x1
            description: Single error interrupt enabled
            value: 1
      - name: DEIE
        description: ECC double error interrupt enable
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Double error interrupt disabled
            value: 0
          - name: B_0x1
            description: Double error interrupt enabled
            value: 1
      - name: ECCNMI
        description: "Double error NMI\nThis bit is set by software and cleared only by a global RAMCFG reset.\nNote: if ECCNMI is set, the RAMCFG maskable interrupt is not generated whatever DEIE bit value."
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: NMI not generated in case of ECC double error
            value: 0
          - name: B_0x1
            description: NMI generated in case of ECC double error
            value: 1
  - name: M2ISR
    displayName: M2ISR
    description: Memory interrupt status register
    addressOffset: 72
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: SEDC
        description: "ECC single error detected and corrected\nNote: This bit is reserved and must be kept at reset value in SRAM1 interrupt status register."
        bitOffset: 0
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: No single error
            value: 0
          - name: B_0x1
            description: Single error detected and corrected
            value: 1
      - name: DED
        description: "ECC double error detected\nNote: This bit is reserved and must be kept at reset value in SRAM1 interrupt status register."
        bitOffset: 1
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: No double error
            value: 0
          - name: B_0x1
            description: Double error detected
            value: 1
      - name: SRAMBUSY
        description: "SRAM busy with erase operation\nNote: Depending on the SRAM, the erase operation can be performed due to software request, system reset if the option bit is enabled, tamper detection or product state regression. Refer to Table 9: Internal SRAMs features."
        bitOffset: 8
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: No erase operation on going
            value: 0
          - name: B_0x1
            description: Erase operation on going
            value: 1
  - name: M2SEAR
    displayName: M2SEAR
    description: Memory 2 ECC single error address register
    addressOffset: 76
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: ESEA
        description: "ECC single error address\nWhen the ALE bit is set in the RAMCFG_MxCR register, this field is updated with the address corresponding to the ECC single error."
        bitOffset: 0
        bitWidth: 32
        access: read-only
  - name: M2DEAR
    displayName: M2DEAR
    description: Memory 2 ECC double error address register
    addressOffset: 80
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: EDEA
        description: "ECC double error address\nWhen the ALE bit is set in the RAMCFG_MxCR register, this field is updated with the address corresponding to the ECC double error."
        bitOffset: 0
        bitWidth: 32
        access: read-only
  - name: M2ICR
    displayName: M2ICR
    description: Memory 2 interrupt clear register 2
    addressOffset: 84
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: CSEDC
        description: "Clear ECC single error detected and corrected\nWriting 1 to this flag clears the SEDC bit in the RAMCFG_MxISR register. Reading this flag returns the SEDC value."
        bitOffset: 0
        bitWidth: 1
        access: read-write
      - name: CDED
        description: "Clear ECC double error detected\nWriting 1 to this flag clears the DED bit in the RAMCFG_MxISR register. Reading this flag returns the DED value."
        bitOffset: 1
        bitWidth: 1
        access: read-write
  - name: M2WPR1
    displayName: M2WPR1
    description: Memory 2 write protection register 1
    addressOffset: 88
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: P0WP
        description: "SRAM2 1-Kbyte page y write protection\nThese bits are set by software and cleared only by a global RAMCFG reset."
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Write protection of SRAM2 1-Kbyte page y is disabled.
            value: 0
          - name: B_0x1
            description: Write protection of SRAM2 1-Kbyte page y is enabled.
            value: 1
      - name: P1WP
        description: "SRAM2 1-Kbyte page y write protection\nThese bits are set by software and cleared only by a global RAMCFG reset."
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Write protection of SRAM2 1-Kbyte page y is disabled.
            value: 0
          - name: B_0x1
            description: Write protection of SRAM2 1-Kbyte page y is enabled.
            value: 1
      - name: P2WP
        description: "SRAM2 1-Kbyte page y write protection\nThese bits are set by software and cleared only by a global RAMCFG reset."
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Write protection of SRAM2 1-Kbyte page y is disabled.
            value: 0
          - name: B_0x1
            description: Write protection of SRAM2 1-Kbyte page y is enabled.
            value: 1
      - name: P3WP
        description: "SRAM2 1-Kbyte page y write protection\nThese bits are set by software and cleared only by a global RAMCFG reset."
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Write protection of SRAM2 1-Kbyte page y is disabled.
            value: 0
          - name: B_0x1
            description: Write protection of SRAM2 1-Kbyte page y is enabled.
            value: 1
      - name: P4WP
        description: "SRAM2 1-Kbyte page y write protection\nThese bits are set by software and cleared only by a global RAMCFG reset."
        bitOffset: 4
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Write protection of SRAM2 1-Kbyte page y is disabled.
            value: 0
          - name: B_0x1
            description: Write protection of SRAM2 1-Kbyte page y is enabled.
            value: 1
      - name: P5WP
        description: "SRAM2 1-Kbyte page y write protection\nThese bits are set by software and cleared only by a global RAMCFG reset."
        bitOffset: 5
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Write protection of SRAM2 1-Kbyte page y is disabled.
            value: 0
          - name: B_0x1
            description: Write protection of SRAM2 1-Kbyte page y is enabled.
            value: 1
      - name: P6WP
        description: "SRAM2 1-Kbyte page y write protection\nThese bits are set by software and cleared only by a global RAMCFG reset."
        bitOffset: 6
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Write protection of SRAM2 1-Kbyte page y is disabled.
            value: 0
          - name: B_0x1
            description: Write protection of SRAM2 1-Kbyte page y is enabled.
            value: 1
      - name: P7WP
        description: "SRAM2 1-Kbyte page y write protection\nThese bits are set by software and cleared only by a global RAMCFG reset."
        bitOffset: 7
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Write protection of SRAM2 1-Kbyte page y is disabled.
            value: 0
          - name: B_0x1
            description: Write protection of SRAM2 1-Kbyte page y is enabled.
            value: 1
      - name: P8WP
        description: "SRAM2 1-Kbyte page y write protection\nThese bits are set by software and cleared only by a global RAMCFG reset."
        bitOffset: 8
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Write protection of SRAM2 1-Kbyte page y is disabled.
            value: 0
          - name: B_0x1
            description: Write protection of SRAM2 1-Kbyte page y is enabled.
            value: 1
      - name: P9WP
        description: "SRAM2 1-Kbyte page y write protection\nThese bits are set by software and cleared only by a global RAMCFG reset."
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Write protection of SRAM2 1-Kbyte page y is disabled.
            value: 0
          - name: B_0x1
            description: Write protection of SRAM2 1-Kbyte page y is enabled.
            value: 1
      - name: P10WP
        description: "SRAM2 1-Kbyte page y write protection\nThese bits are set by software and cleared only by a global RAMCFG reset."
        bitOffset: 10
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Write protection of SRAM2 1-Kbyte page y is disabled.
            value: 0
          - name: B_0x1
            description: Write protection of SRAM2 1-Kbyte page y is enabled.
            value: 1
      - name: P11WP
        description: "SRAM2 1-Kbyte page y write protection\nThese bits are set by software and cleared only by a global RAMCFG reset."
        bitOffset: 11
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Write protection of SRAM2 1-Kbyte page y is disabled.
            value: 0
          - name: B_0x1
            description: Write protection of SRAM2 1-Kbyte page y is enabled.
            value: 1
      - name: P12WP
        description: "SRAM2 1-Kbyte page y write protection\nThese bits are set by software and cleared only by a global RAMCFG reset."
        bitOffset: 12
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Write protection of SRAM2 1-Kbyte page y is disabled.
            value: 0
          - name: B_0x1
            description: Write protection of SRAM2 1-Kbyte page y is enabled.
            value: 1
      - name: P13WP
        description: "SRAM2 1-Kbyte page y write protection\nThese bits are set by software and cleared only by a global RAMCFG reset."
        bitOffset: 13
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Write protection of SRAM2 1-Kbyte page y is disabled.
            value: 0
          - name: B_0x1
            description: Write protection of SRAM2 1-Kbyte page y is enabled.
            value: 1
      - name: P14WP
        description: "SRAM2 1-Kbyte page y write protection\nThese bits are set by software and cleared only by a global RAMCFG reset."
        bitOffset: 14
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Write protection of SRAM2 1-Kbyte page y is disabled.
            value: 0
          - name: B_0x1
            description: Write protection of SRAM2 1-Kbyte page y is enabled.
            value: 1
      - name: P15WP
        description: "SRAM2 1-Kbyte page y write protection\nThese bits are set by software and cleared only by a global RAMCFG reset."
        bitOffset: 15
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Write protection of SRAM2 1-Kbyte page y is disabled.
            value: 0
          - name: B_0x1
            description: Write protection of SRAM2 1-Kbyte page y is enabled.
            value: 1
  - name: M2ECCKEYR
    displayName: M2ECCKEYR
    description: Memory 2 ECC key register
    addressOffset: 100
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: ECCKEY
        description: "ECC write protection key\nThe following steps are required to unlock the write protection of the ECCE bit in the RAMCFG_MxCR register.\n1) Write 0xAE into ECCKEY[7:0].\n2) Write 0x75 into ECCKEY[7:0].\nNote: Writing a wrong key reactivates the write protection."
        bitOffset: 0
        bitWidth: 8
        access: write-only
  - name: M2ERKEYR
    displayName: M2ERKEYR
    description: Memory 2 erase key register
    addressOffset: 104
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: ERASEKEY
        description: "Erase write protection key\nThe following steps are required to unlock the write protection of the SRAMER bit in the RAMCFG_MxCR register.\n1) Write 0xCA into ERASEKEY[7:0].\n2) Write 0x53 into ERASEKEY[7:0].\nNote: Writing a wrong key reactivates the write protection."
        bitOffset: 0
        bitWidth: 8
        access: write-only
  - name: M3IER
    displayName: M3IER
    description: Memory 3 interrupt enable register
    addressOffset: 132
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: SEIE
        description: ECC single error interrupt enable
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Single error interrupt disabled
            value: 0
          - name: B_0x1
            description: Single error interrupt enabled
            value: 1
      - name: DEIE
        description: ECC double error interrupt enable
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Double error interrupt disabled
            value: 0
          - name: B_0x1
            description: Double error interrupt enabled
            value: 1
      - name: ECCNMI
        description: "Double error NMI\nThis bit is set by software and cleared only by a global RAMCFG reset.\nNote: if ECCNMI is set, the RAMCFG maskable interrupt is not generated whatever DEIE bit value."
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: NMI not generated in case of ECC double error
            value: 0
          - name: B_0x1
            description: NMI generated in case of ECC double error
            value: 1
  - name: M3ISR
    displayName: M3ISR
    description: Memory interrupt status register
    addressOffset: 136
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: SEDC
        description: "ECC single error detected and corrected\nNote: This bit is reserved and must be kept at reset value in SRAM1 interrupt status register."
        bitOffset: 0
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: No single error
            value: 0
          - name: B_0x1
            description: Single error detected and corrected
            value: 1
      - name: DED
        description: "ECC double error detected\nNote: This bit is reserved and must be kept at reset value in SRAM1 interrupt status register."
        bitOffset: 1
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: No double error
            value: 0
          - name: B_0x1
            description: Double error detected
            value: 1
      - name: SRAMBUSY
        description: "SRAM busy with erase operation\nNote: Depending on the SRAM, the erase operation can be performed due to software request, system reset if the option bit is enabled, tamper detection or product state regression. Refer to Table 9: Internal SRAMs features."
        bitOffset: 8
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: No erase operation on going
            value: 0
          - name: B_0x1
            description: Erase operation on going
            value: 1
  - name: M3SEAR
    displayName: M3SEAR
    description: Memory 3 ECC single error address register
    addressOffset: 140
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: ESEA
        description: "ECC single error address\nWhen the ALE bit is set in the RAMCFG_MxCR register, this field is updated with the address corresponding to the ECC single error."
        bitOffset: 0
        bitWidth: 32
        access: read-only
  - name: M3DEAR
    displayName: M3DEAR
    description: Memory 3 ECC double error address register
    addressOffset: 144
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: EDEA
        description: "ECC double error address\nWhen the ALE bit is set in the RAMCFG_MxCR register, this field is updated with the address corresponding to the ECC double error."
        bitOffset: 0
        bitWidth: 32
        access: read-only
  - name: M3ICR
    displayName: M3ICR
    description: Memory 3 interrupt clear register 3
    addressOffset: 148
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: CSEDC
        description: "Clear ECC single error detected and corrected\nWriting 1 to this flag clears the SEDC bit in the RAMCFG_MxISR register. Reading this flag returns the SEDC value."
        bitOffset: 0
        bitWidth: 1
        access: read-write
      - name: CDED
        description: "Clear ECC double error detected\nWriting 1 to this flag clears the DED bit in the RAMCFG_MxISR register. Reading this flag returns the DED value."
        bitOffset: 1
        bitWidth: 1
        access: read-write
  - name: M3ECCKEYR
    displayName: M3ECCKEYR
    description: Memory 3 ECC key register
    addressOffset: 164
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: ECCKEY
        description: "ECC write protection key\nThe following steps are required to unlock the write protection of the ECCE bit in the RAMCFG_MxCR register.\n1) Write 0xAE into ECCKEY[7:0].\n2) Write 0x75 into ECCKEY[7:0].\nNote: Writing a wrong key reactivates the write protection."
        bitOffset: 0
        bitWidth: 8
        access: write-only
  - name: M3ERKEYR
    displayName: M3ERKEYR
    description: Memory 3 erase key register
    addressOffset: 168
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: ERASEKEY
        description: "Erase write protection key\nThe following steps are required to unlock the write protection of the SRAMER bit in the RAMCFG_MxCR register.\n1) Write 0xCA into ERASEKEY[7:0].\n2) Write 0x53 into ERASEKEY[7:0].\nNote: Writing a wrong key reactivates the write protection."
        bitOffset: 0
        bitWidth: 8
        access: write-only
  - name: M4ERKEYR
    displayName: M4ERKEYR
    description: Memory 4 erase key register
    addressOffset: 232
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: ERASEKEY
        description: "Erase write protection key\nThe following steps are required to unlock the write protection of the SRAMER bit in the RAMCFG_MxCR register.\n1) Write 0xCA into ERASEKEY[7:0].\n2) Write 0x53 into ERASEKEY[7:0].\nNote: Writing a wrong key reactivates the write protection."
        bitOffset: 0
        bitWidth: 8
        access: write-only
  - name: M5CR
    displayName: M5CR
    description: Memory 5 control register
    addressOffset: 256
    size: 32
    resetValue: 0
    resetMask: 4294967280
    fields:
      - name: ECCE
        description: "ECC enable.\nThis bit reset value is defined by the user option bit configuration. When set, it can be cleared by software only after writing the unlock sequence in the RAMCFG_MxECCKEYR register.\nNote: This bit is reserved and must be kept at reset value in SRAM1 control register."
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: ECC disabled
            value: 0
          - name: B_0x1
            description: ECC enabled
            value: 1
      - name: ALE
        description: "Address latch enable\nNote: This bit is reserved and must be kept at reset value in SRAM1 control register."
        bitOffset: 4
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Failing address not stored in the SRAMx ECC single/double error address registers
            value: 0
          - name: B_0x1
            description: Failing address stored in the SRAMx ECC single/double error address registers
            value: 1
      - name: SRAMER
        description: "SRAM erase\nThis bit can be set by software only after writing the unlock sequence in the ERASEKEY field of the RAMCFG_MxERKEYR register. Setting this bit starts the SRAM erase. This bit is automatically cleared by hardware at the end of the erase operation."
        bitOffset: 8
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No erase operation on going
            value: 0
          - name: B_0x1
            description: Erase operation on going
            value: 1
  - name: M5IER
    displayName: M5IER
    description: Memory 5 interrupt enable register
    addressOffset: 260
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: SEIE
        description: ECC single error interrupt enable
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Single error interrupt disabled
            value: 0
          - name: B_0x1
            description: Single error interrupt enabled
            value: 1
      - name: DEIE
        description: ECC double error interrupt enable
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Double error interrupt disabled
            value: 0
          - name: B_0x1
            description: Double error interrupt enabled
            value: 1
      - name: ECCNMI
        description: "Double error NMI\nThis bit is set by software and cleared only by a global RAMCFG reset.\nNote: if ECCNMI is set, the RAMCFG maskable interrupt is not generated whatever DEIE bit value."
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: NMI not generated in case of ECC double error
            value: 0
          - name: B_0x1
            description: NMI generated in case of ECC double error
            value: 1
  - name: M5ISR
    displayName: M5ISR
    description: Memory interrupt status register
    addressOffset: 264
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: SEDC
        description: "ECC single error detected and corrected\nNote: This bit is reserved and must be kept at reset value in SRAM1 interrupt status register."
        bitOffset: 0
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: No single error
            value: 0
          - name: B_0x1
            description: Single error detected and corrected
            value: 1
      - name: DED
        description: "ECC double error detected\nNote: This bit is reserved and must be kept at reset value in SRAM1 interrupt status register."
        bitOffset: 1
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: No double error
            value: 0
          - name: B_0x1
            description: Double error detected
            value: 1
      - name: SRAMBUSY
        description: "SRAM busy with erase operation\nNote: Depending on the SRAM, the erase operation can be performed due to software request, system reset if the option bit is enabled, tamper detection or product state regression. Refer to Table 9: Internal SRAMs features."
        bitOffset: 8
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: No erase operation on going
            value: 0
          - name: B_0x1
            description: Erase operation on going
            value: 1
  - name: M5SEAR
    displayName: M5SEAR
    description: Memory 5 ECC single error address register
    addressOffset: 268
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: ESEA
        description: "ECC single error address\nWhen the ALE bit is set in the RAMCFG_MxCR register, this field is updated with the address corresponding to the ECC single error."
        bitOffset: 0
        bitWidth: 32
        access: read-only
  - name: M5DEAR
    displayName: M5DEAR
    description: Memory 5 ECC double error address register
    addressOffset: 272
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: EDEA
        description: "ECC double error address\nWhen the ALE bit is set in the RAMCFG_MxCR register, this field is updated with the address corresponding to the ECC double error."
        bitOffset: 0
        bitWidth: 32
        access: read-only
  - name: M5ICR
    displayName: M5ICR
    description: Memory 5 interrupt clear register 5
    addressOffset: 276
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: CSEDC
        description: "Clear ECC single error detected and corrected\nWriting 1 to this flag clears the SEDC bit in the RAMCFG_MxISR register. Reading this flag returns the SEDC value."
        bitOffset: 0
        bitWidth: 1
        access: read-write
      - name: CDED
        description: "Clear ECC double error detected\nWriting 1 to this flag clears the DED bit in the RAMCFG_MxISR register. Reading this flag returns the DED value."
        bitOffset: 1
        bitWidth: 1
        access: read-write
  - name: M5ECCKEYR
    displayName: M5ECCKEYR
    description: Memory 5 ECC key register
    addressOffset: 292
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: ECCKEY
        description: "ECC write protection key\nThe following steps are required to unlock the write protection of the ECCE bit in the RAMCFG_MxCR register.\n1) Write 0xAE into ECCKEY[7:0].\n2) Write 0x75 into ECCKEY[7:0].\nNote: Writing a wrong key reactivates the write protection."
        bitOffset: 0
        bitWidth: 8
        access: write-only
  - name: M5ERKEYR
    displayName: M5ERKEYR
    description: Memory 5 erase key register
    addressOffset: 296
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: ERASEKEY
        description: "Erase write protection key\nThe following steps are required to unlock the write protection of the SRAMER bit in the RAMCFG_MxCR register.\n1) Write 0xCA into ERASEKEY[7:0].\n2) Write 0x53 into ERASEKEY[7:0].\nNote: Writing a wrong key reactivates the write protection."
        bitOffset: 0
        bitWidth: 8
        access: write-only
addressBlocks:
  - offset: 0
    size: 1024
    usage: registers
interrupts:
  - name: INTR
    description: RAM configuration global interrupt
