{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1643268878937 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1643268878944 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 27 08:34:38 2022 " "Processing started: Thu Jan 27 08:34:38 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1643268878944 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643268878944 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PiLC -c PiLC " "Command: quartus_map --read_settings_files=on --write_settings_files=off PiLC -c PiLC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643268878944 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "High Performance Effort timing performance increased compilation time " "High Performance Effort optimization mode selected -- timing performance will be prioritized at the potential cost of increased compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1643268879265 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1643268879310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/pilc/pilc/pilc vhdl lib/sdram/synch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /pilc/pilc/pilc vhdl lib/sdram/synch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SYNCH-ARCH " "Found design unit 1: SYNCH-ARCH" {  } { { "../../PiLC VHDL Lib/SDRam/SYNCH.vhd" "" { Text "D:/PiLC/PiLC/PiLC VHDL Lib/SDRam/SYNCH.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643268885919 ""} { "Info" "ISGN_ENTITY_NAME" "1 SYNCH " "Found entity 1: SYNCH" {  } { { "../../PiLC VHDL Lib/SDRam/SYNCH.vhd" "" { Text "D:/PiLC/PiLC/PiLC VHDL Lib/SDRam/SYNCH.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643268885919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643268885919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/pilc/pilc/pilc vhdl lib/sdram/sdram_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /pilc/pilc/pilc vhdl lib/sdram/sdram_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SDRAM_CONTROL-arch " "Found design unit 1: SDRAM_CONTROL-arch" {  } { { "../../PiLC VHDL Lib/SDRam/SDRAM_CONTROL.vhd" "" { Text "D:/PiLC/PiLC/PiLC VHDL Lib/SDRam/SDRAM_CONTROL.vhd" 104 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643268885925 ""} { "Info" "ISGN_ENTITY_NAME" "1 SDRAM_CONTROL " "Found entity 1: SDRAM_CONTROL" {  } { { "../../PiLC VHDL Lib/SDRam/SDRAM_CONTROL.vhd" "" { Text "D:/PiLC/PiLC/PiLC VHDL Lib/SDRam/SDRAM_CONTROL.vhd" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643268885925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643268885925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/pilc/pilc/pilc vhdl lib/sdram/reset_synch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /pilc/pilc/pilc vhdl lib/sdram/reset_synch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RESET_SYNCH-ARCH " "Found design unit 1: RESET_SYNCH-ARCH" {  } { { "../../PiLC VHDL Lib/SDRam/RESET_SYNCH.vhd" "" { Text "D:/PiLC/PiLC/PiLC VHDL Lib/SDRam/RESET_SYNCH.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643268885929 ""} { "Info" "ISGN_ENTITY_NAME" "1 RESET_SYNCH " "Found entity 1: RESET_SYNCH" {  } { { "../../PiLC VHDL Lib/SDRam/RESET_SYNCH.vhd" "" { Text "D:/PiLC/PiLC/PiLC VHDL Lib/SDRam/RESET_SYNCH.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643268885929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643268885929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/pilc/pilc/pilc vhdl lib/sdram/pkg_sdram.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /pilc/pilc/pilc vhdl lib/sdram/pkg_sdram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PKG_SDRAM " "Found design unit 1: PKG_SDRAM" {  } { { "../../PiLC VHDL Lib/SDRam/PKG_SDRAM.vhd" "" { Text "D:/PiLC/PiLC/PiLC VHDL Lib/SDRam/PKG_SDRAM.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643268885935 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 PKG_SDRAM-body " "Found design unit 2: PKG_SDRAM-body" {  } { { "../../PiLC VHDL Lib/SDRam/PKG_SDRAM.vhd" "" { Text "D:/PiLC/PiLC/PiLC VHDL Lib/SDRam/PKG_SDRAM.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643268885935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643268885935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/pilc/pilc/pilc vhdl lib/sdram/dram_pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /pilc/pilc/pilc vhdl lib/sdram/dram_pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dram_pll-SYN " "Found design unit 1: dram_pll-SYN" {  } { { "../../PiLC VHDL Lib/SDRam/DRAM_PLL.vhd" "" { Text "D:/PiLC/PiLC/PiLC VHDL Lib/SDRam/DRAM_PLL.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643268885940 ""} { "Info" "ISGN_ENTITY_NAME" "1 DRAM_PLL " "Found entity 1: DRAM_PLL" {  } { { "../../PiLC VHDL Lib/SDRam/DRAM_PLL.vhd" "" { Text "D:/PiLC/PiLC/PiLC VHDL Lib/SDRam/DRAM_PLL.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643268885940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643268885940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/pilc/pilc/pilc vhdl lib/sdram/write_data_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /pilc/pilc/pilc vhdl lib/sdram/write_data_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 write_data_fifo-SYN " "Found design unit 1: write_data_fifo-SYN" {  } { { "../../PiLC VHDL Lib/SDRam/WRITE_DATA_FIFO.vhd" "" { Text "D:/PiLC/PiLC/PiLC VHDL Lib/SDRam/WRITE_DATA_FIFO.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643268885941 ""} { "Info" "ISGN_ENTITY_NAME" "1 WRITE_DATA_FIFO " "Found entity 1: WRITE_DATA_FIFO" {  } { { "../../PiLC VHDL Lib/SDRam/WRITE_DATA_FIFO.vhd" "" { Text "D:/PiLC/PiLC/PiLC VHDL Lib/SDRam/WRITE_DATA_FIFO.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643268885941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643268885941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/pilc/pilc/pilc vhdl lib/sdram/read_data_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /pilc/pilc/pilc vhdl lib/sdram/read_data_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 read_data_fifo-SYN " "Found design unit 1: read_data_fifo-SYN" {  } { { "../../PiLC VHDL Lib/SDRam/READ_DATA_FIFO.vhd" "" { Text "D:/PiLC/PiLC/PiLC VHDL Lib/SDRam/READ_DATA_FIFO.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643268885942 ""} { "Info" "ISGN_ENTITY_NAME" "1 READ_DATA_FIFO " "Found entity 1: READ_DATA_FIFO" {  } { { "../../PiLC VHDL Lib/SDRam/READ_DATA_FIFO.vhd" "" { Text "D:/PiLC/PiLC/PiLC VHDL Lib/SDRam/READ_DATA_FIFO.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643268885942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643268885942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/pilc/pilc/pilc vhdl lib/sdram/oddr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /pilc/pilc/pilc vhdl lib/sdram/oddr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 oddr-SYN " "Found design unit 1: oddr-SYN" {  } { { "../../PiLC VHDL Lib/SDRam/ODDR.vhd" "" { Text "D:/PiLC/PiLC/PiLC VHDL Lib/SDRam/ODDR.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643268885943 ""} { "Info" "ISGN_ENTITY_NAME" "1 ODDR " "Found entity 1: ODDR" {  } { { "../../PiLC VHDL Lib/SDRam/ODDR.vhd" "" { Text "D:/PiLC/PiLC/PiLC VHDL Lib/SDRam/ODDR.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643268885943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643268885943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/pilc/pilc/pilc vhdl lib/sdram/iobuf.vhd 4 2 " "Found 4 design units, including 2 entities, in source file /pilc/pilc/pilc vhdl lib/sdram/iobuf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IOBUF_iobuf_bidir_p1p-RTL " "Found design unit 1: IOBUF_iobuf_bidir_p1p-RTL" {  } { { "../../PiLC VHDL Lib/SDRam/IOBUF.vhd" "" { Text "D:/PiLC/PiLC/PiLC VHDL Lib/SDRam/IOBUF.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643268885980 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 iobuf-RTL " "Found design unit 2: iobuf-RTL" {  } { { "../../PiLC VHDL Lib/SDRam/IOBUF.vhd" "" { Text "D:/PiLC/PiLC/PiLC VHDL Lib/SDRam/IOBUF.vhd" 144 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643268885980 ""} { "Info" "ISGN_ENTITY_NAME" "1 IOBUF_iobuf_bidir_p1p " "Found entity 1: IOBUF_iobuf_bidir_p1p" {  } { { "../../PiLC VHDL Lib/SDRam/IOBUF.vhd" "" { Text "D:/PiLC/PiLC/PiLC VHDL Lib/SDRam/IOBUF.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643268885980 ""} { "Info" "ISGN_ENTITY_NAME" "2 IOBUF " "Found entity 2: IOBUF" {  } { { "../../PiLC VHDL Lib/SDRam/IOBUF.vhd" "" { Text "D:/PiLC/PiLC/PiLC VHDL Lib/SDRam/IOBUF.vhd" 133 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643268885980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643268885980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/pilc/pilc/pilc vhdl lib/sdram/command_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /pilc/pilc/pilc vhdl lib/sdram/command_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 command_fifo-SYN " "Found design unit 1: command_fifo-SYN" {  } { { "../../PiLC VHDL Lib/SDRam/COMMAND_FIFO.vhd" "" { Text "D:/PiLC/PiLC/PiLC VHDL Lib/SDRam/COMMAND_FIFO.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643268885981 ""} { "Info" "ISGN_ENTITY_NAME" "1 COMMAND_FIFO " "Found entity 1: COMMAND_FIFO" {  } { { "../../PiLC VHDL Lib/SDRam/COMMAND_FIFO.vhd" "" { Text "D:/PiLC/PiLC/PiLC VHDL Lib/SDRam/COMMAND_FIFO.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643268885981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643268885981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/pilc/pilc/pilc vhdl lib/pilc_firmware_1_3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /pilc/pilc/pilc vhdl lib/pilc_firmware_1_3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PiLC_Firmware_1_3-Verhalten " "Found design unit 1: PiLC_Firmware_1_3-Verhalten" {  } { { "../../PiLC VHDL Lib/PiLC_Firmware_1_3.vhd" "" { Text "D:/PiLC/PiLC/PiLC VHDL Lib/PiLC_Firmware_1_3.vhd" 173 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643268885986 ""} { "Info" "ISGN_ENTITY_NAME" "1 PiLC_Firmware_1_3 " "Found entity 1: PiLC_Firmware_1_3" {  } { { "../../PiLC VHDL Lib/PiLC_Firmware_1_3.vhd" "" { Text "D:/PiLC/PiLC/PiLC VHDL Lib/PiLC_Firmware_1_3.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643268885986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643268885986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/pilc/pilc/pilc vhdl lib/output_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /pilc/pilc/pilc vhdl lib/output_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Output_Unit-Behavioral " "Found design unit 1: Output_Unit-Behavioral" {  } { { "../../PiLC VHDL Lib/Output_Unit.vhd" "" { Text "D:/PiLC/PiLC/PiLC VHDL Lib/Output_Unit.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643268885990 ""} { "Info" "ISGN_ENTITY_NAME" "1 Output_Unit " "Found entity 1: Output_Unit" {  } { { "../../PiLC VHDL Lib/Output_Unit.vhd" "" { Text "D:/PiLC/PiLC/PiLC VHDL Lib/Output_Unit.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643268885990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643268885990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/pilc/pilc/pilc vhdl lib/input_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /pilc/pilc/pilc vhdl lib/input_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Input_Unit-Behavioral " "Found design unit 1: Input_Unit-Behavioral" {  } { { "../../PiLC VHDL Lib/Input_Unit.vhd" "" { Text "D:/PiLC/PiLC/PiLC VHDL Lib/Input_Unit.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643268885994 ""} { "Info" "ISGN_ENTITY_NAME" "1 Input_Unit " "Found entity 1: Input_Unit" {  } { { "../../PiLC VHDL Lib/Input_Unit.vhd" "" { Text "D:/PiLC/PiLC/PiLC VHDL Lib/Input_Unit.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643268885994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643268885994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/pilc/pilc/pilc vhdl lib/inout_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /pilc/pilc/pilc vhdl lib/inout_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 InOut_Unit-Verhalten " "Found design unit 1: InOut_Unit-Verhalten" {  } { { "../../PiLC VHDL Lib/inout_unit.vhd" "" { Text "D:/PiLC/PiLC/PiLC VHDL Lib/inout_unit.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643268885998 ""} { "Info" "ISGN_ENTITY_NAME" "1 InOut_Unit " "Found entity 1: InOut_Unit" {  } { { "../../PiLC VHDL Lib/inout_unit.vhd" "" { Text "D:/PiLC/PiLC/PiLC VHDL Lib/inout_unit.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643268885998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643268885998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/pilc/pilc/pilc vhdl lib/dac_karte.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /pilc/pilc/pilc vhdl lib/dac_karte.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DAC_Karte-Verhalten " "Found design unit 1: DAC_Karte-Verhalten" {  } { { "../../PiLC VHDL Lib/DAC_Karte.vhd" "" { Text "D:/PiLC/PiLC/PiLC VHDL Lib/DAC_Karte.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643268886003 ""} { "Info" "ISGN_ENTITY_NAME" "1 DAC_Karte " "Found entity 1: DAC_Karte" {  } { { "../../PiLC VHDL Lib/DAC_Karte.vhd" "" { Text "D:/PiLC/PiLC/PiLC VHDL Lib/DAC_Karte.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643268886003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643268886003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/pilc/pilc/pilc vhdl lib/adc_karte.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /pilc/pilc/pilc vhdl lib/adc_karte.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADC_Karte-Verhalten " "Found design unit 1: ADC_Karte-Verhalten" {  } { { "../../PiLC VHDL Lib/ADC_Karte.vhd" "" { Text "D:/PiLC/PiLC/PiLC VHDL Lib/ADC_Karte.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643268886008 ""} { "Info" "ISGN_ENTITY_NAME" "1 ADC_Karte " "Found entity 1: ADC_Karte" {  } { { "../../PiLC VHDL Lib/ADC_Karte.vhd" "" { Text "D:/PiLC/PiLC/PiLC VHDL Lib/ADC_Karte.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643268886008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643268886008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-SYN " "Found design unit 1: pll-SYN" {  } { { "PLL.vhd" "" { Text "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/PLL.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643268886026 ""} { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "PLL.vhd" "" { Text "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/PLL.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643268886026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643268886026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pilc.bdf 1 1 " "Found 1 design units, including 1 entities, in source file pilc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 PILC " "Found entity 1: PILC" {  } { { "PILC.bdf" "" { Schematic "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/PILC.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643268886027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643268886027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gategenerator_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gategenerator_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Gategenerator_2-Verhalten " "Found design unit 1: Gategenerator_2-Verhalten" {  } { { "Gategenerator_2.vhd" "" { Text "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/Gategenerator_2.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643268886037 ""} { "Info" "ISGN_ENTITY_NAME" "1 Gategenerator_2 " "Found entity 1: Gategenerator_2" {  } { { "Gategenerator_2.vhd" "" { Text "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/Gategenerator_2.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643268886037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643268886037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gategenerator_3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gategenerator_3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Gategenerator_3-Verhalten " "Found design unit 1: Gategenerator_3-Verhalten" {  } { { "Gategenerator_3.vhd" "" { Text "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/Gategenerator_3.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643268886042 ""} { "Info" "ISGN_ENTITY_NAME" "1 Gategenerator_3 " "Found entity 1: Gategenerator_3" {  } { { "Gategenerator_3.vhd" "" { Text "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/Gategenerator_3.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643268886042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643268886042 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Gate_Delay.vhd " "Can't analyze file -- file Gate_Delay.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1643268886045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "delay_gategenerator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file delay_gategenerator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Delay_Gategenerator-Verhalten " "Found design unit 1: Delay_Gategenerator-Verhalten" {  } { { "Delay_Gategenerator.vhd" "" { Text "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/Delay_Gategenerator.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643268886045 ""} { "Info" "ISGN_ENTITY_NAME" "1 Delay_Gategenerator " "Found entity 1: Delay_Gategenerator" {  } { { "Delay_Gategenerator.vhd" "" { Text "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/Delay_Gategenerator.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643268886045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643268886045 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../../../Delay_Gategenerator.vhd " "Can't analyze file -- file ../../../Delay_Gategenerator.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1643268886048 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux mux.vhd " "Entity \"mux\" obtained from \"mux.vhd\" instead of from Quartus Prime megafunction library" {  } { { "mux.vhd" "" { Text "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/mux.vhd" 4 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1643268886052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux-verhalten " "Found design unit 1: mux-verhalten" {  } { { "mux.vhd" "" { Text "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/mux.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643268886052 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "mux.vhd" "" { Text "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/mux.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643268886052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643268886052 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "PILC " "Elaborating entity \"PILC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1643268886346 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "PiLC_Firmware_1_3 inst1 " "Block or symbol \"PiLC_Firmware_1_3\" of instance \"inst1\" overlaps another block or symbol" {  } { { "PILC.bdf" "" { Schematic "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/PILC.bdf" { { -192 528 896 1312 "inst1" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1643268886372 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "ADXL345_Int " "Pin \"ADXL345_Int\" not connected" {  } { { "PILC.bdf" "" { Schematic "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/PILC.bdf" { { 72 360 536 88 "ADXL345_Int" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1643268886372 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "SPI_CLK " "Pin \"SPI_CLK\" not connected" {  } { { "PILC.bdf" "" { Schematic "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/PILC.bdf" { { -120 360 536 -104 "SPI_CLK" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1643268886372 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "SPI_MOSI " "Pin \"SPI_MOSI\" not connected" {  } { { "PILC.bdf" "" { Schematic "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/PILC.bdf" { { -104 360 536 -88 "SPI_MOSI" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1643268886372 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "SPI_EN " "Pin \"SPI_EN\" not connected" {  } { { "PILC.bdf" "" { Schematic "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/PILC.bdf" { { -88 360 536 -72 "SPI_EN" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1643268886372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PiLC_Firmware_1_3 PiLC_Firmware_1_3:inst1 " "Elaborating entity \"PiLC_Firmware_1_3\" for hierarchy \"PiLC_Firmware_1_3:inst1\"" {  } { { "PILC.bdf" "inst1" { Schematic "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/PILC.bdf" { { -192 528 896 1312 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643268886373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InOut_Unit PiLC_Firmware_1_3:inst1\|InOut_Unit:IO1 " "Elaborating entity \"InOut_Unit\" for hierarchy \"PiLC_Firmware_1_3:inst1\|InOut_Unit:IO1\"" {  } { { "../../PiLC VHDL Lib/PiLC_Firmware_1_3.vhd" "IO1" { Text "D:/PiLC/PiLC/PiLC VHDL Lib/PiLC_Firmware_1_3.vhd" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643268886440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDRAM_CONTROL PiLC_Firmware_1_3:inst1\|SDRAM_CONTROL:DRAM " "Elaborating entity \"SDRAM_CONTROL\" for hierarchy \"PiLC_Firmware_1_3:inst1\|SDRAM_CONTROL:DRAM\"" {  } { { "../../PiLC VHDL Lib/PiLC_Firmware_1_3.vhd" "DRAM" { Text "D:/PiLC/PiLC/PiLC VHDL Lib/PiLC_Firmware_1_3.vhd" 1089 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643268886452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ODDR PiLC_Firmware_1_3:inst1\|SDRAM_CONTROL:DRAM\|ODDR:ODDR_CLK " "Elaborating entity \"ODDR\" for hierarchy \"PiLC_Firmware_1_3:inst1\|SDRAM_CONTROL:DRAM\|ODDR:ODDR_CLK\"" {  } { { "../../PiLC VHDL Lib/SDRam/SDRAM_CONTROL.vhd" "ODDR_CLK" { Text "D:/PiLC/PiLC/PiLC VHDL Lib/SDRam/SDRAM_CONTROL.vhd" 379 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643268886478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out PiLC_Firmware_1_3:inst1\|SDRAM_CONTROL:DRAM\|ODDR:ODDR_CLK\|altddio_out:ALTDDIO_OUT_component " "Elaborating entity \"altddio_out\" for hierarchy \"PiLC_Firmware_1_3:inst1\|SDRAM_CONTROL:DRAM\|ODDR:ODDR_CLK\|altddio_out:ALTDDIO_OUT_component\"" {  } { { "../../PiLC VHDL Lib/SDRam/ODDR.vhd" "ALTDDIO_OUT_component" { Text "D:/PiLC/PiLC/PiLC VHDL Lib/SDRam/ODDR.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643268886553 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PiLC_Firmware_1_3:inst1\|SDRAM_CONTROL:DRAM\|ODDR:ODDR_CLK\|altddio_out:ALTDDIO_OUT_component " "Elaborated megafunction instantiation \"PiLC_Firmware_1_3:inst1\|SDRAM_CONTROL:DRAM\|ODDR:ODDR_CLK\|altddio_out:ALTDDIO_OUT_component\"" {  } { { "../../PiLC VHDL Lib/SDRam/ODDR.vhd" "" { Text "D:/PiLC/PiLC/PiLC VHDL Lib/SDRam/ODDR.vhd" 62 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643268886560 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PiLC_Firmware_1_3:inst1\|SDRAM_CONTROL:DRAM\|ODDR:ODDR_CLK\|altddio_out:ALTDDIO_OUT_component " "Instantiated megafunction \"PiLC_Firmware_1_3:inst1\|SDRAM_CONTROL:DRAM\|ODDR:ODDR_CLK\|altddio_out:ALTDDIO_OUT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643268886561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable OFF " "Parameter \"extend_oe_disable\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643268886561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643268886561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNREGISTERED " "Parameter \"oe_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643268886561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643268886561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643268886561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643268886561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643268886561 ""}  } { { "../../PiLC VHDL Lib/SDRam/ODDR.vhd" "" { Text "D:/PiLC/PiLC/PiLC VHDL Lib/SDRam/ODDR.vhd" 62 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1643268886561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_gck.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_gck.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_gck " "Found entity 1: ddio_out_gck" {  } { { "db/ddio_out_gck.tdf" "" { Text "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/db/ddio_out_gck.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643268886595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643268886595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_gck PiLC_Firmware_1_3:inst1\|SDRAM_CONTROL:DRAM\|ODDR:ODDR_CLK\|altddio_out:ALTDDIO_OUT_component\|ddio_out_gck:auto_generated " "Elaborating entity \"ddio_out_gck\" for hierarchy \"PiLC_Firmware_1_3:inst1\|SDRAM_CONTROL:DRAM\|ODDR:ODDR_CLK\|altddio_out:ALTDDIO_OUT_component\|ddio_out_gck:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altddio_out.tdf" 101 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643268886596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RESET_SYNCH PiLC_Firmware_1_3:inst1\|SDRAM_CONTROL:DRAM\|RESET_SYNCH:RESET_SYNCH_DRAM " "Elaborating entity \"RESET_SYNCH\" for hierarchy \"PiLC_Firmware_1_3:inst1\|SDRAM_CONTROL:DRAM\|RESET_SYNCH:RESET_SYNCH_DRAM\"" {  } { { "../../PiLC VHDL Lib/SDRam/SDRAM_CONTROL.vhd" "RESET_SYNCH_DRAM" { Text "D:/PiLC/PiLC/PiLC VHDL Lib/SDRam/SDRAM_CONTROL.vhd" 391 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643268886604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IOBUF PiLC_Firmware_1_3:inst1\|SDRAM_CONTROL:DRAM\|IOBUF:IOBUF_DATA " "Elaborating entity \"IOBUF\" for hierarchy \"PiLC_Firmware_1_3:inst1\|SDRAM_CONTROL:DRAM\|IOBUF:IOBUF_DATA\"" {  } { { "../../PiLC VHDL Lib/SDRam/SDRAM_CONTROL.vhd" "IOBUF_DATA" { Text "D:/PiLC/PiLC/PiLC VHDL Lib/SDRam/SDRAM_CONTROL.vhd" 407 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643268886617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IOBUF_iobuf_bidir_p1p PiLC_Firmware_1_3:inst1\|SDRAM_CONTROL:DRAM\|IOBUF:IOBUF_DATA\|IOBUF_iobuf_bidir_p1p:IOBUF_iobuf_bidir_p1p_component " "Elaborating entity \"IOBUF_iobuf_bidir_p1p\" for hierarchy \"PiLC_Firmware_1_3:inst1\|SDRAM_CONTROL:DRAM\|IOBUF:IOBUF_DATA\|IOBUF_iobuf_bidir_p1p:IOBUF_iobuf_bidir_p1p_component\"" {  } { { "../../PiLC VHDL Lib/SDRam/IOBUF.vhd" "IOBUF_iobuf_bidir_p1p_component" { Text "D:/PiLC/PiLC/PiLC VHDL Lib/SDRam/IOBUF.vhd" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643268886630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SYNCH PiLC_Firmware_1_3:inst1\|SDRAM_CONTROL:DRAM\|SYNCH:SYNCH_INIT_DONE " "Elaborating entity \"SYNCH\" for hierarchy \"PiLC_Firmware_1_3:inst1\|SDRAM_CONTROL:DRAM\|SYNCH:SYNCH_INIT_DONE\"" {  } { { "../../PiLC VHDL Lib/SDRam/SDRAM_CONTROL.vhd" "SYNCH_INIT_DONE" { Text "D:/PiLC/PiLC/PiLC VHDL Lib/SDRam/SDRAM_CONTROL.vhd" 418 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643268886638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COMMAND_FIFO PiLC_Firmware_1_3:inst1\|SDRAM_CONTROL:DRAM\|COMMAND_FIFO:FIFO_CMD_WRITE " "Elaborating entity \"COMMAND_FIFO\" for hierarchy \"PiLC_Firmware_1_3:inst1\|SDRAM_CONTROL:DRAM\|COMMAND_FIFO:FIFO_CMD_WRITE\"" {  } { { "../../PiLC VHDL Lib/SDRam/SDRAM_CONTROL.vhd" "FIFO_CMD_WRITE" { Text "D:/PiLC/PiLC/PiLC VHDL Lib/SDRam/SDRAM_CONTROL.vhd" 427 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643268886650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo PiLC_Firmware_1_3:inst1\|SDRAM_CONTROL:DRAM\|COMMAND_FIFO:FIFO_CMD_WRITE\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"PiLC_Firmware_1_3:inst1\|SDRAM_CONTROL:DRAM\|COMMAND_FIFO:FIFO_CMD_WRITE\|dcfifo:dcfifo_component\"" {  } { { "../../PiLC VHDL Lib/SDRam/COMMAND_FIFO.vhd" "dcfifo_component" { Text "D:/PiLC/PiLC/PiLC VHDL Lib/SDRam/COMMAND_FIFO.vhd" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643268886938 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PiLC_Firmware_1_3:inst1\|SDRAM_CONTROL:DRAM\|COMMAND_FIFO:FIFO_CMD_WRITE\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"PiLC_Firmware_1_3:inst1\|SDRAM_CONTROL:DRAM\|COMMAND_FIFO:FIFO_CMD_WRITE\|dcfifo:dcfifo_component\"" {  } { { "../../PiLC VHDL Lib/SDRam/COMMAND_FIFO.vhd" "" { Text "D:/PiLC/PiLC/PiLC VHDL Lib/SDRam/COMMAND_FIFO.vhd" 101 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643268886946 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PiLC_Firmware_1_3:inst1\|SDRAM_CONTROL:DRAM\|COMMAND_FIFO:FIFO_CMD_WRITE\|dcfifo:dcfifo_component " "Instantiated megafunction \"PiLC_Firmware_1_3:inst1\|SDRAM_CONTROL:DRAM\|COMMAND_FIFO:FIFO_CMD_WRITE\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643268886946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16 " "Parameter \"lpm_numwords\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643268886946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643268886946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643268886946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 22 " "Parameter \"lpm_width\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643268886946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643268886946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643268886946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643268886946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643268886946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643268886946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643268886946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643268886946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643268886946 ""}  } { { "../../PiLC VHDL Lib/SDRam/COMMAND_FIFO.vhd" "" { Text "D:/PiLC/PiLC/PiLC VHDL Lib/SDRam/COMMAND_FIFO.vhd" 101 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1643268886946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_p2k1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_p2k1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_p2k1 " "Found entity 1: dcfifo_p2k1" {  } { { "db/dcfifo_p2k1.tdf" "" { Text "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/db/dcfifo_p2k1.tdf" 37 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643268886980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643268886980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_p2k1 PiLC_Firmware_1_3:inst1\|SDRAM_CONTROL:DRAM\|COMMAND_FIFO:FIFO_CMD_WRITE\|dcfifo:dcfifo_component\|dcfifo_p2k1:auto_generated " "Elaborating entity \"dcfifo_p2k1\" for hierarchy \"PiLC_Firmware_1_3:inst1\|SDRAM_CONTROL:DRAM\|COMMAND_FIFO:FIFO_CMD_WRITE\|dcfifo:dcfifo_component\|dcfifo_p2k1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643268886981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_p57.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_p57.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_p57 " "Found entity 1: a_graycounter_p57" {  } { { "db/a_graycounter_p57.tdf" "" { Text "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/db/a_graycounter_p57.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643268887037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643268887037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_p57 PiLC_Firmware_1_3:inst1\|SDRAM_CONTROL:DRAM\|COMMAND_FIFO:FIFO_CMD_WRITE\|dcfifo:dcfifo_component\|dcfifo_p2k1:auto_generated\|a_graycounter_p57:rdptr_g1p " "Elaborating entity \"a_graycounter_p57\" for hierarchy \"PiLC_Firmware_1_3:inst1\|SDRAM_CONTROL:DRAM\|COMMAND_FIFO:FIFO_CMD_WRITE\|dcfifo:dcfifo_component\|dcfifo_p2k1:auto_generated\|a_graycounter_p57:rdptr_g1p\"" {  } { { "db/dcfifo_p2k1.tdf" "rdptr_g1p" { Text "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/db/dcfifo_p2k1.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643268887037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_ljc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_ljc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_ljc " "Found entity 1: a_graycounter_ljc" {  } { { "db/a_graycounter_ljc.tdf" "" { Text "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/db/a_graycounter_ljc.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643268887076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643268887076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_ljc PiLC_Firmware_1_3:inst1\|SDRAM_CONTROL:DRAM\|COMMAND_FIFO:FIFO_CMD_WRITE\|dcfifo:dcfifo_component\|dcfifo_p2k1:auto_generated\|a_graycounter_ljc:wrptr_g1p " "Elaborating entity \"a_graycounter_ljc\" for hierarchy \"PiLC_Firmware_1_3:inst1\|SDRAM_CONTROL:DRAM\|COMMAND_FIFO:FIFO_CMD_WRITE\|dcfifo:dcfifo_component\|dcfifo_p2k1:auto_generated\|a_graycounter_ljc:wrptr_g1p\"" {  } { { "db/dcfifo_p2k1.tdf" "wrptr_g1p" { Text "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/db/dcfifo_p2k1.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643268887076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vn41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vn41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vn41 " "Found entity 1: altsyncram_vn41" {  } { { "db/altsyncram_vn41.tdf" "" { Text "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/db/altsyncram_vn41.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643268887125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643268887125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vn41 PiLC_Firmware_1_3:inst1\|SDRAM_CONTROL:DRAM\|COMMAND_FIFO:FIFO_CMD_WRITE\|dcfifo:dcfifo_component\|dcfifo_p2k1:auto_generated\|altsyncram_vn41:fifo_ram " "Elaborating entity \"altsyncram_vn41\" for hierarchy \"PiLC_Firmware_1_3:inst1\|SDRAM_CONTROL:DRAM\|COMMAND_FIFO:FIFO_CMD_WRITE\|dcfifo:dcfifo_component\|dcfifo_p2k1:auto_generated\|altsyncram_vn41:fifo_ram\"" {  } { { "db/dcfifo_p2k1.tdf" "fifo_ram" { Text "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/db/dcfifo_p2k1.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643268887126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_snl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_snl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_snl " "Found entity 1: alt_synch_pipe_snl" {  } { { "db/alt_synch_pipe_snl.tdf" "" { Text "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/db/alt_synch_pipe_snl.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643268887142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643268887142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_snl PiLC_Firmware_1_3:inst1\|SDRAM_CONTROL:DRAM\|COMMAND_FIFO:FIFO_CMD_WRITE\|dcfifo:dcfifo_component\|dcfifo_p2k1:auto_generated\|alt_synch_pipe_snl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_snl\" for hierarchy \"PiLC_Firmware_1_3:inst1\|SDRAM_CONTROL:DRAM\|COMMAND_FIFO:FIFO_CMD_WRITE\|dcfifo:dcfifo_component\|dcfifo_p2k1:auto_generated\|alt_synch_pipe_snl:rs_dgwp\"" {  } { { "db/dcfifo_p2k1.tdf" "rs_dgwp" { Text "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/db/dcfifo_p2k1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643268887142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_dd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_dd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_dd9 " "Found entity 1: dffpipe_dd9" {  } { { "db/dffpipe_dd9.tdf" "" { Text "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/db/dffpipe_dd9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643268887157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643268887157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_dd9 PiLC_Firmware_1_3:inst1\|SDRAM_CONTROL:DRAM\|COMMAND_FIFO:FIFO_CMD_WRITE\|dcfifo:dcfifo_component\|dcfifo_p2k1:auto_generated\|alt_synch_pipe_snl:rs_dgwp\|dffpipe_dd9:dffpipe12 " "Elaborating entity \"dffpipe_dd9\" for hierarchy \"PiLC_Firmware_1_3:inst1\|SDRAM_CONTROL:DRAM\|COMMAND_FIFO:FIFO_CMD_WRITE\|dcfifo:dcfifo_component\|dcfifo_p2k1:auto_generated\|alt_synch_pipe_snl:rs_dgwp\|dffpipe_dd9:dffpipe12\"" {  } { { "db/alt_synch_pipe_snl.tdf" "dffpipe12" { Text "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/db/alt_synch_pipe_snl.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643268887157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_tnl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_tnl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_tnl " "Found entity 1: alt_synch_pipe_tnl" {  } { { "db/alt_synch_pipe_tnl.tdf" "" { Text "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/db/alt_synch_pipe_tnl.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643268887176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643268887176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_tnl PiLC_Firmware_1_3:inst1\|SDRAM_CONTROL:DRAM\|COMMAND_FIFO:FIFO_CMD_WRITE\|dcfifo:dcfifo_component\|dcfifo_p2k1:auto_generated\|alt_synch_pipe_tnl:ws_dgrp " "Elaborating entity \"alt_synch_pipe_tnl\" for hierarchy \"PiLC_Firmware_1_3:inst1\|SDRAM_CONTROL:DRAM\|COMMAND_FIFO:FIFO_CMD_WRITE\|dcfifo:dcfifo_component\|dcfifo_p2k1:auto_generated\|alt_synch_pipe_tnl:ws_dgrp\"" {  } { { "db/dcfifo_p2k1.tdf" "ws_dgrp" { Text "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/db/dcfifo_p2k1.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643268887177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_ed9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_ed9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_ed9 " "Found entity 1: dffpipe_ed9" {  } { { "db/dffpipe_ed9.tdf" "" { Text "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/db/dffpipe_ed9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643268887191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643268887191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_ed9 PiLC_Firmware_1_3:inst1\|SDRAM_CONTROL:DRAM\|COMMAND_FIFO:FIFO_CMD_WRITE\|dcfifo:dcfifo_component\|dcfifo_p2k1:auto_generated\|alt_synch_pipe_tnl:ws_dgrp\|dffpipe_ed9:dffpipe15 " "Elaborating entity \"dffpipe_ed9\" for hierarchy \"PiLC_Firmware_1_3:inst1\|SDRAM_CONTROL:DRAM\|COMMAND_FIFO:FIFO_CMD_WRITE\|dcfifo:dcfifo_component\|dcfifo_p2k1:auto_generated\|alt_synch_pipe_tnl:ws_dgrp\|dffpipe_ed9:dffpipe15\"" {  } { { "db/alt_synch_pipe_tnl.tdf" "dffpipe15" { Text "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/db/alt_synch_pipe_tnl.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643268887191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_b66.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_b66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_b66 " "Found entity 1: cmpr_b66" {  } { { "db/cmpr_b66.tdf" "" { Text "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/db/cmpr_b66.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643268887233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643268887233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_b66 PiLC_Firmware_1_3:inst1\|SDRAM_CONTROL:DRAM\|COMMAND_FIFO:FIFO_CMD_WRITE\|dcfifo:dcfifo_component\|dcfifo_p2k1:auto_generated\|cmpr_b66:rdempty_eq_comp " "Elaborating entity \"cmpr_b66\" for hierarchy \"PiLC_Firmware_1_3:inst1\|SDRAM_CONTROL:DRAM\|COMMAND_FIFO:FIFO_CMD_WRITE\|dcfifo:dcfifo_component\|dcfifo_p2k1:auto_generated\|cmpr_b66:rdempty_eq_comp\"" {  } { { "db/dcfifo_p2k1.tdf" "rdempty_eq_comp" { Text "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/db/dcfifo_p2k1.tdf" 61 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643268887233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WRITE_DATA_FIFO PiLC_Firmware_1_3:inst1\|SDRAM_CONTROL:DRAM\|WRITE_DATA_FIFO:FIFO_WR_DATA_IN " "Elaborating entity \"WRITE_DATA_FIFO\" for hierarchy \"PiLC_Firmware_1_3:inst1\|SDRAM_CONTROL:DRAM\|WRITE_DATA_FIFO:FIFO_WR_DATA_IN\"" {  } { { "../../PiLC VHDL Lib/SDRam/SDRAM_CONTROL.vhd" "FIFO_WR_DATA_IN" { Text "D:/PiLC/PiLC/PiLC VHDL Lib/SDRam/SDRAM_CONTROL.vhd" 441 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643268887251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo PiLC_Firmware_1_3:inst1\|SDRAM_CONTROL:DRAM\|WRITE_DATA_FIFO:FIFO_WR_DATA_IN\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"PiLC_Firmware_1_3:inst1\|SDRAM_CONTROL:DRAM\|WRITE_DATA_FIFO:FIFO_WR_DATA_IN\|dcfifo:dcfifo_component\"" {  } { { "../../PiLC VHDL Lib/SDRam/WRITE_DATA_FIFO.vhd" "dcfifo_component" { Text "D:/PiLC/PiLC/PiLC VHDL Lib/SDRam/WRITE_DATA_FIFO.vhd" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643268887449 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PiLC_Firmware_1_3:inst1\|SDRAM_CONTROL:DRAM\|WRITE_DATA_FIFO:FIFO_WR_DATA_IN\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"PiLC_Firmware_1_3:inst1\|SDRAM_CONTROL:DRAM\|WRITE_DATA_FIFO:FIFO_WR_DATA_IN\|dcfifo:dcfifo_component\"" {  } { { "../../PiLC VHDL Lib/SDRam/WRITE_DATA_FIFO.vhd" "" { Text "D:/PiLC/PiLC/PiLC VHDL Lib/SDRam/WRITE_DATA_FIFO.vhd" 101 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643268887456 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PiLC_Firmware_1_3:inst1\|SDRAM_CONTROL:DRAM\|WRITE_DATA_FIFO:FIFO_WR_DATA_IN\|dcfifo:dcfifo_component " "Instantiated megafunction \"PiLC_Firmware_1_3:inst1\|SDRAM_CONTROL:DRAM\|WRITE_DATA_FIFO:FIFO_WR_DATA_IN\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643268887456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643268887456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643268887456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643268887456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643268887456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643268887456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643268887456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643268887456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643268887456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643268887456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643268887456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643268887456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643268887456 ""}  } { { "../../PiLC VHDL Lib/SDRam/WRITE_DATA_FIFO.vhd" "" { Text "D:/PiLC/PiLC/PiLC VHDL Lib/SDRam/WRITE_DATA_FIFO.vhd" 101 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1643268887456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_63k1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_63k1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_63k1 " "Found entity 1: dcfifo_63k1" {  } { { "db/dcfifo_63k1.tdf" "" { Text "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/db/dcfifo_63k1.tdf" 37 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643268887487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643268887487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_63k1 PiLC_Firmware_1_3:inst1\|SDRAM_CONTROL:DRAM\|WRITE_DATA_FIFO:FIFO_WR_DATA_IN\|dcfifo:dcfifo_component\|dcfifo_63k1:auto_generated " "Elaborating entity \"dcfifo_63k1\" for hierarchy \"PiLC_Firmware_1_3:inst1\|SDRAM_CONTROL:DRAM\|WRITE_DATA_FIFO:FIFO_WR_DATA_IN\|dcfifo:dcfifo_component\|dcfifo_63k1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643268887487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_r57.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_r57.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_r57 " "Found entity 1: a_graycounter_r57" {  } { { "db/a_graycounter_r57.tdf" "" { Text "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/db/a_graycounter_r57.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643268887524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643268887524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_r57 PiLC_Firmware_1_3:inst1\|SDRAM_CONTROL:DRAM\|WRITE_DATA_FIFO:FIFO_WR_DATA_IN\|dcfifo:dcfifo_component\|dcfifo_63k1:auto_generated\|a_graycounter_r57:rdptr_g1p " "Elaborating entity \"a_graycounter_r57\" for hierarchy \"PiLC_Firmware_1_3:inst1\|SDRAM_CONTROL:DRAM\|WRITE_DATA_FIFO:FIFO_WR_DATA_IN\|dcfifo:dcfifo_component\|dcfifo_63k1:auto_generated\|a_graycounter_r57:rdptr_g1p\"" {  } { { "db/dcfifo_63k1.tdf" "rdptr_g1p" { Text "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/db/dcfifo_63k1.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643268887525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_njc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_njc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_njc " "Found entity 1: a_graycounter_njc" {  } { { "db/a_graycounter_njc.tdf" "" { Text "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/db/a_graycounter_njc.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643268887563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643268887563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_njc PiLC_Firmware_1_3:inst1\|SDRAM_CONTROL:DRAM\|WRITE_DATA_FIFO:FIFO_WR_DATA_IN\|dcfifo:dcfifo_component\|dcfifo_63k1:auto_generated\|a_graycounter_njc:wrptr_g1p " "Elaborating entity \"a_graycounter_njc\" for hierarchy \"PiLC_Firmware_1_3:inst1\|SDRAM_CONTROL:DRAM\|WRITE_DATA_FIFO:FIFO_WR_DATA_IN\|dcfifo:dcfifo_component\|dcfifo_63k1:auto_generated\|a_graycounter_njc:wrptr_g1p\"" {  } { { "db/dcfifo_63k1.tdf" "wrptr_g1p" { Text "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/db/dcfifo_63k1.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643268887564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9o41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9o41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9o41 " "Found entity 1: altsyncram_9o41" {  } { { "db/altsyncram_9o41.tdf" "" { Text "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/db/altsyncram_9o41.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643268887604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643268887604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9o41 PiLC_Firmware_1_3:inst1\|SDRAM_CONTROL:DRAM\|WRITE_DATA_FIFO:FIFO_WR_DATA_IN\|dcfifo:dcfifo_component\|dcfifo_63k1:auto_generated\|altsyncram_9o41:fifo_ram " "Elaborating entity \"altsyncram_9o41\" for hierarchy \"PiLC_Firmware_1_3:inst1\|SDRAM_CONTROL:DRAM\|WRITE_DATA_FIFO:FIFO_WR_DATA_IN\|dcfifo:dcfifo_component\|dcfifo_63k1:auto_generated\|altsyncram_9o41:fifo_ram\"" {  } { { "db/dcfifo_63k1.tdf" "fifo_ram" { Text "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/db/dcfifo_63k1.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643268887604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_unl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_unl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_unl " "Found entity 1: alt_synch_pipe_unl" {  } { { "db/alt_synch_pipe_unl.tdf" "" { Text "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/db/alt_synch_pipe_unl.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643268887619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643268887619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_unl PiLC_Firmware_1_3:inst1\|SDRAM_CONTROL:DRAM\|WRITE_DATA_FIFO:FIFO_WR_DATA_IN\|dcfifo:dcfifo_component\|dcfifo_63k1:auto_generated\|alt_synch_pipe_unl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_unl\" for hierarchy \"PiLC_Firmware_1_3:inst1\|SDRAM_CONTROL:DRAM\|WRITE_DATA_FIFO:FIFO_WR_DATA_IN\|dcfifo:dcfifo_component\|dcfifo_63k1:auto_generated\|alt_synch_pipe_unl:rs_dgwp\"" {  } { { "db/dcfifo_63k1.tdf" "rs_dgwp" { Text "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/db/dcfifo_63k1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643268887619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_fd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_fd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_fd9 " "Found entity 1: dffpipe_fd9" {  } { { "db/dffpipe_fd9.tdf" "" { Text "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/db/dffpipe_fd9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643268887633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643268887633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_fd9 PiLC_Firmware_1_3:inst1\|SDRAM_CONTROL:DRAM\|WRITE_DATA_FIFO:FIFO_WR_DATA_IN\|dcfifo:dcfifo_component\|dcfifo_63k1:auto_generated\|alt_synch_pipe_unl:rs_dgwp\|dffpipe_fd9:dffpipe12 " "Elaborating entity \"dffpipe_fd9\" for hierarchy \"PiLC_Firmware_1_3:inst1\|SDRAM_CONTROL:DRAM\|WRITE_DATA_FIFO:FIFO_WR_DATA_IN\|dcfifo:dcfifo_component\|dcfifo_63k1:auto_generated\|alt_synch_pipe_unl:rs_dgwp\|dffpipe_fd9:dffpipe12\"" {  } { { "db/alt_synch_pipe_unl.tdf" "dffpipe12" { Text "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/db/alt_synch_pipe_unl.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643268887634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_vnl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_vnl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_vnl " "Found entity 1: alt_synch_pipe_vnl" {  } { { "db/alt_synch_pipe_vnl.tdf" "" { Text "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/db/alt_synch_pipe_vnl.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643268887650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643268887650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_vnl PiLC_Firmware_1_3:inst1\|SDRAM_CONTROL:DRAM\|WRITE_DATA_FIFO:FIFO_WR_DATA_IN\|dcfifo:dcfifo_component\|dcfifo_63k1:auto_generated\|alt_synch_pipe_vnl:ws_dgrp " "Elaborating entity \"alt_synch_pipe_vnl\" for hierarchy \"PiLC_Firmware_1_3:inst1\|SDRAM_CONTROL:DRAM\|WRITE_DATA_FIFO:FIFO_WR_DATA_IN\|dcfifo:dcfifo_component\|dcfifo_63k1:auto_generated\|alt_synch_pipe_vnl:ws_dgrp\"" {  } { { "db/dcfifo_63k1.tdf" "ws_dgrp" { Text "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/db/dcfifo_63k1.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643268887650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_gd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_gd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_gd9 " "Found entity 1: dffpipe_gd9" {  } { { "db/dffpipe_gd9.tdf" "" { Text "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/db/dffpipe_gd9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643268887670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643268887670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_gd9 PiLC_Firmware_1_3:inst1\|SDRAM_CONTROL:DRAM\|WRITE_DATA_FIFO:FIFO_WR_DATA_IN\|dcfifo:dcfifo_component\|dcfifo_63k1:auto_generated\|alt_synch_pipe_vnl:ws_dgrp\|dffpipe_gd9:dffpipe15 " "Elaborating entity \"dffpipe_gd9\" for hierarchy \"PiLC_Firmware_1_3:inst1\|SDRAM_CONTROL:DRAM\|WRITE_DATA_FIFO:FIFO_WR_DATA_IN\|dcfifo:dcfifo_component\|dcfifo_63k1:auto_generated\|alt_synch_pipe_vnl:ws_dgrp\|dffpipe_gd9:dffpipe15\"" {  } { { "db/alt_synch_pipe_vnl.tdf" "dffpipe15" { Text "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/db/alt_synch_pipe_vnl.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643268887671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_d66.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_d66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_d66 " "Found entity 1: cmpr_d66" {  } { { "db/cmpr_d66.tdf" "" { Text "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/db/cmpr_d66.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643268887709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643268887709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_d66 PiLC_Firmware_1_3:inst1\|SDRAM_CONTROL:DRAM\|WRITE_DATA_FIFO:FIFO_WR_DATA_IN\|dcfifo:dcfifo_component\|dcfifo_63k1:auto_generated\|cmpr_d66:rdempty_eq_comp " "Elaborating entity \"cmpr_d66\" for hierarchy \"PiLC_Firmware_1_3:inst1\|SDRAM_CONTROL:DRAM\|WRITE_DATA_FIFO:FIFO_WR_DATA_IN\|dcfifo:dcfifo_component\|dcfifo_63k1:auto_generated\|cmpr_d66:rdempty_eq_comp\"" {  } { { "db/dcfifo_63k1.tdf" "rdempty_eq_comp" { Text "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/db/dcfifo_63k1.tdf" 61 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643268887709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "READ_DATA_FIFO PiLC_Firmware_1_3:inst1\|SDRAM_CONTROL:DRAM\|READ_DATA_FIFO:FIFO_RD_DATA_OUT " "Elaborating entity \"READ_DATA_FIFO\" for hierarchy \"PiLC_Firmware_1_3:inst1\|SDRAM_CONTROL:DRAM\|READ_DATA_FIFO:FIFO_RD_DATA_OUT\"" {  } { { "../../PiLC VHDL Lib/SDRam/SDRAM_CONTROL.vhd" "FIFO_RD_DATA_OUT" { Text "D:/PiLC/PiLC/PiLC VHDL Lib/SDRam/SDRAM_CONTROL.vhd" 473 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643268887918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo PiLC_Firmware_1_3:inst1\|SDRAM_CONTROL:DRAM\|READ_DATA_FIFO:FIFO_RD_DATA_OUT\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"PiLC_Firmware_1_3:inst1\|SDRAM_CONTROL:DRAM\|READ_DATA_FIFO:FIFO_RD_DATA_OUT\|dcfifo:dcfifo_component\"" {  } { { "../../PiLC VHDL Lib/SDRam/READ_DATA_FIFO.vhd" "dcfifo_component" { Text "D:/PiLC/PiLC/PiLC VHDL Lib/SDRam/READ_DATA_FIFO.vhd" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643268888114 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PiLC_Firmware_1_3:inst1\|SDRAM_CONTROL:DRAM\|READ_DATA_FIFO:FIFO_RD_DATA_OUT\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"PiLC_Firmware_1_3:inst1\|SDRAM_CONTROL:DRAM\|READ_DATA_FIFO:FIFO_RD_DATA_OUT\|dcfifo:dcfifo_component\"" {  } { { "../../PiLC VHDL Lib/SDRam/READ_DATA_FIFO.vhd" "" { Text "D:/PiLC/PiLC/PiLC VHDL Lib/SDRam/READ_DATA_FIFO.vhd" 102 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643268888122 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PiLC_Firmware_1_3:inst1\|SDRAM_CONTROL:DRAM\|READ_DATA_FIFO:FIFO_RD_DATA_OUT\|dcfifo:dcfifo_component " "Instantiated megafunction \"PiLC_Firmware_1_3:inst1\|SDRAM_CONTROL:DRAM\|READ_DATA_FIFO:FIFO_RD_DATA_OUT\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_usedw_msb_bit ON " "Parameter \"add_usedw_msb_bit\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643268888122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643268888122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643268888122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643268888122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643268888122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 38 " "Parameter \"lpm_width\" = \"38\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643268888122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643268888122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643268888122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643268888122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643268888122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643268888122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643268888122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643268888122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643268888122 ""}  } { { "../../PiLC VHDL Lib/SDRam/READ_DATA_FIFO.vhd" "" { Text "D:/PiLC/PiLC/PiLC VHDL Lib/SDRam/READ_DATA_FIFO.vhd" 102 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1643268888122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_iam1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_iam1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_iam1 " "Found entity 1: dcfifo_iam1" {  } { { "db/dcfifo_iam1.tdf" "" { Text "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/db/dcfifo_iam1.tdf" 43 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643268888152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643268888152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_iam1 PiLC_Firmware_1_3:inst1\|SDRAM_CONTROL:DRAM\|READ_DATA_FIFO:FIFO_RD_DATA_OUT\|dcfifo:dcfifo_component\|dcfifo_iam1:auto_generated " "Elaborating entity \"dcfifo_iam1\" for hierarchy \"PiLC_Firmware_1_3:inst1\|SDRAM_CONTROL:DRAM\|READ_DATA_FIFO:FIFO_RD_DATA_OUT\|dcfifo:dcfifo_component\|dcfifo_iam1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643268888152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_sgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_sgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_sgb " "Found entity 1: a_gray2bin_sgb" {  } { { "db/a_gray2bin_sgb.tdf" "" { Text "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/db/a_gray2bin_sgb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643268888169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643268888169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_sgb PiLC_Firmware_1_3:inst1\|SDRAM_CONTROL:DRAM\|READ_DATA_FIFO:FIFO_RD_DATA_OUT\|dcfifo:dcfifo_component\|dcfifo_iam1:auto_generated\|a_gray2bin_sgb:wrptr_g_gray2bin " "Elaborating entity \"a_gray2bin_sgb\" for hierarchy \"PiLC_Firmware_1_3:inst1\|SDRAM_CONTROL:DRAM\|READ_DATA_FIFO:FIFO_RD_DATA_OUT\|dcfifo:dcfifo_component\|dcfifo_iam1:auto_generated\|a_gray2bin_sgb:wrptr_g_gray2bin\"" {  } { { "db/dcfifo_iam1.tdf" "wrptr_g_gray2bin" { Text "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/db/dcfifo_iam1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643268888169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ho41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ho41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ho41 " "Found entity 1: altsyncram_ho41" {  } { { "db/altsyncram_ho41.tdf" "" { Text "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/db/altsyncram_ho41.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643268888212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643268888212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ho41 PiLC_Firmware_1_3:inst1\|SDRAM_CONTROL:DRAM\|READ_DATA_FIFO:FIFO_RD_DATA_OUT\|dcfifo:dcfifo_component\|dcfifo_iam1:auto_generated\|altsyncram_ho41:fifo_ram " "Elaborating entity \"altsyncram_ho41\" for hierarchy \"PiLC_Firmware_1_3:inst1\|SDRAM_CONTROL:DRAM\|READ_DATA_FIFO:FIFO_RD_DATA_OUT\|dcfifo:dcfifo_component\|dcfifo_iam1:auto_generated\|altsyncram_ho41:fifo_ram\"" {  } { { "db/dcfifo_iam1.tdf" "fifo_ram" { Text "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/db/dcfifo_iam1.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643268888212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_0ol.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_0ol.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_0ol " "Found entity 1: alt_synch_pipe_0ol" {  } { { "db/alt_synch_pipe_0ol.tdf" "" { Text "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/db/alt_synch_pipe_0ol.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643268888228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643268888228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_0ol PiLC_Firmware_1_3:inst1\|SDRAM_CONTROL:DRAM\|READ_DATA_FIFO:FIFO_RD_DATA_OUT\|dcfifo:dcfifo_component\|dcfifo_iam1:auto_generated\|alt_synch_pipe_0ol:rs_dgwp " "Elaborating entity \"alt_synch_pipe_0ol\" for hierarchy \"PiLC_Firmware_1_3:inst1\|SDRAM_CONTROL:DRAM\|READ_DATA_FIFO:FIFO_RD_DATA_OUT\|dcfifo:dcfifo_component\|dcfifo_iam1:auto_generated\|alt_synch_pipe_0ol:rs_dgwp\"" {  } { { "db/dcfifo_iam1.tdf" "rs_dgwp" { Text "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/db/dcfifo_iam1.tdf" 67 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643268888228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_hd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_hd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_hd9 " "Found entity 1: dffpipe_hd9" {  } { { "db/dffpipe_hd9.tdf" "" { Text "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/db/dffpipe_hd9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643268888242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643268888242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_hd9 PiLC_Firmware_1_3:inst1\|SDRAM_CONTROL:DRAM\|READ_DATA_FIFO:FIFO_RD_DATA_OUT\|dcfifo:dcfifo_component\|dcfifo_iam1:auto_generated\|alt_synch_pipe_0ol:rs_dgwp\|dffpipe_hd9:dffpipe6 " "Elaborating entity \"dffpipe_hd9\" for hierarchy \"PiLC_Firmware_1_3:inst1\|SDRAM_CONTROL:DRAM\|READ_DATA_FIFO:FIFO_RD_DATA_OUT\|dcfifo:dcfifo_component\|dcfifo_iam1:auto_generated\|alt_synch_pipe_0ol:rs_dgwp\|dffpipe_hd9:dffpipe6\"" {  } { { "db/alt_synch_pipe_0ol.tdf" "dffpipe6" { Text "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/db/alt_synch_pipe_0ol.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643268888242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_8d9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_8d9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_8d9 " "Found entity 1: dffpipe_8d9" {  } { { "db/dffpipe_8d9.tdf" "" { Text "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/db/dffpipe_8d9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643268888264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643268888264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_8d9 PiLC_Firmware_1_3:inst1\|SDRAM_CONTROL:DRAM\|READ_DATA_FIFO:FIFO_RD_DATA_OUT\|dcfifo:dcfifo_component\|dcfifo_iam1:auto_generated\|dffpipe_8d9:wrfull_reg " "Elaborating entity \"dffpipe_8d9\" for hierarchy \"PiLC_Firmware_1_3:inst1\|SDRAM_CONTROL:DRAM\|READ_DATA_FIFO:FIFO_RD_DATA_OUT\|dcfifo:dcfifo_component\|dcfifo_iam1:auto_generated\|dffpipe_8d9:wrfull_reg\"" {  } { { "db/dcfifo_iam1.tdf" "wrfull_reg" { Text "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/db/dcfifo_iam1.tdf" 68 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643268888264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_id9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_id9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_id9 " "Found entity 1: dffpipe_id9" {  } { { "db/dffpipe_id9.tdf" "" { Text "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/db/dffpipe_id9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643268888278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643268888278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_id9 PiLC_Firmware_1_3:inst1\|SDRAM_CONTROL:DRAM\|READ_DATA_FIFO:FIFO_RD_DATA_OUT\|dcfifo:dcfifo_component\|dcfifo_iam1:auto_generated\|dffpipe_id9:ws_brp " "Elaborating entity \"dffpipe_id9\" for hierarchy \"PiLC_Firmware_1_3:inst1\|SDRAM_CONTROL:DRAM\|READ_DATA_FIFO:FIFO_RD_DATA_OUT\|dcfifo:dcfifo_component\|dcfifo_iam1:auto_generated\|dffpipe_id9:ws_brp\"" {  } { { "db/dcfifo_iam1.tdf" "ws_brp" { Text "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/db/dcfifo_iam1.tdf" 69 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643268888279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_1ol.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_1ol.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_1ol " "Found entity 1: alt_synch_pipe_1ol" {  } { { "db/alt_synch_pipe_1ol.tdf" "" { Text "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/db/alt_synch_pipe_1ol.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643268888311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643268888311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_1ol PiLC_Firmware_1_3:inst1\|SDRAM_CONTROL:DRAM\|READ_DATA_FIFO:FIFO_RD_DATA_OUT\|dcfifo:dcfifo_component\|dcfifo_iam1:auto_generated\|alt_synch_pipe_1ol:ws_dgrp " "Elaborating entity \"alt_synch_pipe_1ol\" for hierarchy \"PiLC_Firmware_1_3:inst1\|SDRAM_CONTROL:DRAM\|READ_DATA_FIFO:FIFO_RD_DATA_OUT\|dcfifo:dcfifo_component\|dcfifo_iam1:auto_generated\|alt_synch_pipe_1ol:ws_dgrp\"" {  } { { "db/dcfifo_iam1.tdf" "ws_dgrp" { Text "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/db/dcfifo_iam1.tdf" 71 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643268888311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_jd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_jd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_jd9 " "Found entity 1: dffpipe_jd9" {  } { { "db/dffpipe_jd9.tdf" "" { Text "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/db/dffpipe_jd9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643268888325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643268888325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_jd9 PiLC_Firmware_1_3:inst1\|SDRAM_CONTROL:DRAM\|READ_DATA_FIFO:FIFO_RD_DATA_OUT\|dcfifo:dcfifo_component\|dcfifo_iam1:auto_generated\|alt_synch_pipe_1ol:ws_dgrp\|dffpipe_jd9:dffpipe11 " "Elaborating entity \"dffpipe_jd9\" for hierarchy \"PiLC_Firmware_1_3:inst1\|SDRAM_CONTROL:DRAM\|READ_DATA_FIFO:FIFO_RD_DATA_OUT\|dcfifo:dcfifo_component\|dcfifo_iam1:auto_generated\|alt_synch_pipe_1ol:ws_dgrp\|dffpipe_jd9:dffpipe11\"" {  } { { "db/alt_synch_pipe_1ol.tdf" "dffpipe11" { Text "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/db/alt_synch_pipe_1ol.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643268888325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL PLL:inst2 " "Elaborating entity \"PLL\" for hierarchy \"PLL:inst2\"" {  } { { "PILC.bdf" "inst2" { Schematic "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/PILC.bdf" { { -408 520 760 -240 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643268888340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL:inst2\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"PLL:inst2\|altpll:altpll_component\"" {  } { { "PLL.vhd" "altpll_component" { Text "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/PLL.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643268888394 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL:inst2\|altpll:altpll_component " "Elaborated megafunction instantiation \"PLL:inst2\|altpll:altpll_component\"" {  } { { "PLL.vhd" "" { Text "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/PLL.vhd" 142 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643268888407 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL:inst2\|altpll:altpll_component " "Instantiated megafunction \"PLL:inst2\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643268888407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643268888407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643268888407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 3 " "Parameter \"clk0_multiply_by\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643268888407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643268888407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643268888407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643268888407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 2 " "Parameter \"clk1_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643268888407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643268888407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643268888407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643268888407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643268888407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643268888407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643268888407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643268888407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643268888407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643268888407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643268888407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643268888407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643268888407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643268888407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643268888407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643268888407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643268888407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643268888407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643268888407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643268888407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643268888407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643268888407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643268888407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643268888407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643268888407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643268888407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643268888407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643268888407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643268888407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643268888407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643268888407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643268888407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643268888407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643268888407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643268888407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643268888407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643268888407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643268888407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643268888407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643268888407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643268888407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643268888407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643268888407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643268888407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643268888407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643268888407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643268888407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643268888407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643268888407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643268888407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643268888407 ""}  } { { "PLL.vhd" "" { Text "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/PLL.vhd" 142 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1643268888407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_altpll " "Found entity 1: PLL_altpll" {  } { { "db/pll_altpll.v" "" { Text "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/db/pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643268888445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643268888445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_altpll PLL:inst2\|altpll:altpll_component\|PLL_altpll:auto_generated " "Elaborating entity \"PLL_altpll\" for hierarchy \"PLL:inst2\|altpll:altpll_component\|PLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643268888446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Input_Unit Input_Unit:inst23 " "Elaborating entity \"Input_Unit\" for hierarchy \"Input_Unit:inst23\"" {  } { { "PILC.bdf" "inst23" { Schematic "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/PILC.bdf" { { 512 408 528 552 "inst23" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643268888455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Output_Unit Output_Unit:inst52 " "Elaborating entity \"Output_Unit\" for hierarchy \"Output_Unit:inst52\"" {  } { { "PILC.bdf" "inst52" { Schematic "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/PILC.bdf" { { 560 400 528 600 "inst52" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643268888462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Delay_Gategenerator Delay_Gategenerator:inst " "Elaborating entity \"Delay_Gategenerator\" for hierarchy \"Delay_Gategenerator:inst\"" {  } { { "PILC.bdf" "inst" { Schematic "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/PILC.bdf" { { 504 1152 1416 712 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643268888472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux mux:inst3 " "Elaborating entity \"mux\" for hierarchy \"mux:inst3\"" {  } { { "PILC.bdf" "inst3" { Schematic "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/PILC.bdf" { { 800 1344 1512 912 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643268888584 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PiLC_Firmware_1_3:inst1\|SDRAM_CONTROL:DRAM\|READ_DATA_FIFO:FIFO_RD_DATA_OUT\|dcfifo:dcfifo_component\|dcfifo_iam1:auto_generated\|altsyncram_ho41:fifo_ram\|q_b\[0\] " "Synthesized away node \"PiLC_Firmware_1_3:inst1\|SDRAM_CONTROL:DRAM\|READ_DATA_FIFO:FIFO_RD_DATA_OUT\|dcfifo:dcfifo_component\|dcfifo_iam1:auto_generated\|altsyncram_ho41:fifo_ram\|q_b\[0\]\"" {  } { { "db/altsyncram_ho41.tdf" "" { Text "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/db/altsyncram_ho41.tdf" 41 2 0 } } { "db/dcfifo_iam1.tdf" "" { Text "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/db/dcfifo_iam1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "../../PiLC VHDL Lib/SDRam/READ_DATA_FIFO.vhd" "" { Text "D:/PiLC/PiLC/PiLC VHDL Lib/SDRam/READ_DATA_FIFO.vhd" 102 0 0 } } { "../../PiLC VHDL Lib/SDRam/SDRAM_CONTROL.vhd" "" { Text "D:/PiLC/PiLC/PiLC VHDL Lib/SDRam/SDRAM_CONTROL.vhd" 473 0 0 } } { "../../PiLC VHDL Lib/PiLC_Firmware_1_3.vhd" "" { Text "D:/PiLC/PiLC/PiLC VHDL Lib/PiLC_Firmware_1_3.vhd" 1089 0 0 } } { "PILC.bdf" "" { Schematic "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/PILC.bdf" { { -192 528 896 1312 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643268889719 "|PILC|PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|altsyncram_ho41:fifo_ram|ram_block5a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PiLC_Firmware_1_3:inst1\|SDRAM_CONTROL:DRAM\|READ_DATA_FIFO:FIFO_RD_DATA_OUT\|dcfifo:dcfifo_component\|dcfifo_iam1:auto_generated\|altsyncram_ho41:fifo_ram\|q_b\[1\] " "Synthesized away node \"PiLC_Firmware_1_3:inst1\|SDRAM_CONTROL:DRAM\|READ_DATA_FIFO:FIFO_RD_DATA_OUT\|dcfifo:dcfifo_component\|dcfifo_iam1:auto_generated\|altsyncram_ho41:fifo_ram\|q_b\[1\]\"" {  } { { "db/altsyncram_ho41.tdf" "" { Text "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/db/altsyncram_ho41.tdf" 71 2 0 } } { "db/dcfifo_iam1.tdf" "" { Text "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/db/dcfifo_iam1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "../../PiLC VHDL Lib/SDRam/READ_DATA_FIFO.vhd" "" { Text "D:/PiLC/PiLC/PiLC VHDL Lib/SDRam/READ_DATA_FIFO.vhd" 102 0 0 } } { "../../PiLC VHDL Lib/SDRam/SDRAM_CONTROL.vhd" "" { Text "D:/PiLC/PiLC/PiLC VHDL Lib/SDRam/SDRAM_CONTROL.vhd" 473 0 0 } } { "../../PiLC VHDL Lib/PiLC_Firmware_1_3.vhd" "" { Text "D:/PiLC/PiLC/PiLC VHDL Lib/PiLC_Firmware_1_3.vhd" 1089 0 0 } } { "PILC.bdf" "" { Schematic "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/PILC.bdf" { { -192 528 896 1312 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643268889719 "|PILC|PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|altsyncram_ho41:fifo_ram|ram_block5a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PiLC_Firmware_1_3:inst1\|SDRAM_CONTROL:DRAM\|READ_DATA_FIFO:FIFO_RD_DATA_OUT\|dcfifo:dcfifo_component\|dcfifo_iam1:auto_generated\|altsyncram_ho41:fifo_ram\|q_b\[2\] " "Synthesized away node \"PiLC_Firmware_1_3:inst1\|SDRAM_CONTROL:DRAM\|READ_DATA_FIFO:FIFO_RD_DATA_OUT\|dcfifo:dcfifo_component\|dcfifo_iam1:auto_generated\|altsyncram_ho41:fifo_ram\|q_b\[2\]\"" {  } { { "db/altsyncram_ho41.tdf" "" { Text "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/db/altsyncram_ho41.tdf" 101 2 0 } } { "db/dcfifo_iam1.tdf" "" { Text "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/db/dcfifo_iam1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "../../PiLC VHDL Lib/SDRam/READ_DATA_FIFO.vhd" "" { Text "D:/PiLC/PiLC/PiLC VHDL Lib/SDRam/READ_DATA_FIFO.vhd" 102 0 0 } } { "../../PiLC VHDL Lib/SDRam/SDRAM_CONTROL.vhd" "" { Text "D:/PiLC/PiLC/PiLC VHDL Lib/SDRam/SDRAM_CONTROL.vhd" 473 0 0 } } { "../../PiLC VHDL Lib/PiLC_Firmware_1_3.vhd" "" { Text "D:/PiLC/PiLC/PiLC VHDL Lib/PiLC_Firmware_1_3.vhd" 1089 0 0 } } { "PILC.bdf" "" { Schematic "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/PILC.bdf" { { -192 528 896 1312 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643268889719 "|PILC|PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|altsyncram_ho41:fifo_ram|ram_block5a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PiLC_Firmware_1_3:inst1\|SDRAM_CONTROL:DRAM\|READ_DATA_FIFO:FIFO_RD_DATA_OUT\|dcfifo:dcfifo_component\|dcfifo_iam1:auto_generated\|altsyncram_ho41:fifo_ram\|q_b\[3\] " "Synthesized away node \"PiLC_Firmware_1_3:inst1\|SDRAM_CONTROL:DRAM\|READ_DATA_FIFO:FIFO_RD_DATA_OUT\|dcfifo:dcfifo_component\|dcfifo_iam1:auto_generated\|altsyncram_ho41:fifo_ram\|q_b\[3\]\"" {  } { { "db/altsyncram_ho41.tdf" "" { Text "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/db/altsyncram_ho41.tdf" 131 2 0 } } { "db/dcfifo_iam1.tdf" "" { Text "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/db/dcfifo_iam1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "../../PiLC VHDL Lib/SDRam/READ_DATA_FIFO.vhd" "" { Text "D:/PiLC/PiLC/PiLC VHDL Lib/SDRam/READ_DATA_FIFO.vhd" 102 0 0 } } { "../../PiLC VHDL Lib/SDRam/SDRAM_CONTROL.vhd" "" { Text "D:/PiLC/PiLC/PiLC VHDL Lib/SDRam/SDRAM_CONTROL.vhd" 473 0 0 } } { "../../PiLC VHDL Lib/PiLC_Firmware_1_3.vhd" "" { Text "D:/PiLC/PiLC/PiLC VHDL Lib/PiLC_Firmware_1_3.vhd" 1089 0 0 } } { "PILC.bdf" "" { Schematic "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/PILC.bdf" { { -192 528 896 1312 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643268889719 "|PILC|PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|altsyncram_ho41:fifo_ram|ram_block5a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PiLC_Firmware_1_3:inst1\|SDRAM_CONTROL:DRAM\|READ_DATA_FIFO:FIFO_RD_DATA_OUT\|dcfifo:dcfifo_component\|dcfifo_iam1:auto_generated\|altsyncram_ho41:fifo_ram\|q_b\[4\] " "Synthesized away node \"PiLC_Firmware_1_3:inst1\|SDRAM_CONTROL:DRAM\|READ_DATA_FIFO:FIFO_RD_DATA_OUT\|dcfifo:dcfifo_component\|dcfifo_iam1:auto_generated\|altsyncram_ho41:fifo_ram\|q_b\[4\]\"" {  } { { "db/altsyncram_ho41.tdf" "" { Text "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/db/altsyncram_ho41.tdf" 161 2 0 } } { "db/dcfifo_iam1.tdf" "" { Text "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/db/dcfifo_iam1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "../../PiLC VHDL Lib/SDRam/READ_DATA_FIFO.vhd" "" { Text "D:/PiLC/PiLC/PiLC VHDL Lib/SDRam/READ_DATA_FIFO.vhd" 102 0 0 } } { "../../PiLC VHDL Lib/SDRam/SDRAM_CONTROL.vhd" "" { Text "D:/PiLC/PiLC/PiLC VHDL Lib/SDRam/SDRAM_CONTROL.vhd" 473 0 0 } } { "../../PiLC VHDL Lib/PiLC_Firmware_1_3.vhd" "" { Text "D:/PiLC/PiLC/PiLC VHDL Lib/PiLC_Firmware_1_3.vhd" 1089 0 0 } } { "PILC.bdf" "" { Schematic "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/PILC.bdf" { { -192 528 896 1312 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643268889719 "|PILC|PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|altsyncram_ho41:fifo_ram|ram_block5a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PiLC_Firmware_1_3:inst1\|SDRAM_CONTROL:DRAM\|READ_DATA_FIFO:FIFO_RD_DATA_OUT\|dcfifo:dcfifo_component\|dcfifo_iam1:auto_generated\|altsyncram_ho41:fifo_ram\|q_b\[5\] " "Synthesized away node \"PiLC_Firmware_1_3:inst1\|SDRAM_CONTROL:DRAM\|READ_DATA_FIFO:FIFO_RD_DATA_OUT\|dcfifo:dcfifo_component\|dcfifo_iam1:auto_generated\|altsyncram_ho41:fifo_ram\|q_b\[5\]\"" {  } { { "db/altsyncram_ho41.tdf" "" { Text "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/db/altsyncram_ho41.tdf" 191 2 0 } } { "db/dcfifo_iam1.tdf" "" { Text "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/db/dcfifo_iam1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "../../PiLC VHDL Lib/SDRam/READ_DATA_FIFO.vhd" "" { Text "D:/PiLC/PiLC/PiLC VHDL Lib/SDRam/READ_DATA_FIFO.vhd" 102 0 0 } } { "../../PiLC VHDL Lib/SDRam/SDRAM_CONTROL.vhd" "" { Text "D:/PiLC/PiLC/PiLC VHDL Lib/SDRam/SDRAM_CONTROL.vhd" 473 0 0 } } { "../../PiLC VHDL Lib/PiLC_Firmware_1_3.vhd" "" { Text "D:/PiLC/PiLC/PiLC VHDL Lib/PiLC_Firmware_1_3.vhd" 1089 0 0 } } { "PILC.bdf" "" { Schematic "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/PILC.bdf" { { -192 528 896 1312 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643268889719 "|PILC|PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|altsyncram_ho41:fifo_ram|ram_block5a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PiLC_Firmware_1_3:inst1\|SDRAM_CONTROL:DRAM\|READ_DATA_FIFO:FIFO_RD_DATA_OUT\|dcfifo:dcfifo_component\|dcfifo_iam1:auto_generated\|altsyncram_ho41:fifo_ram\|q_b\[6\] " "Synthesized away node \"PiLC_Firmware_1_3:inst1\|SDRAM_CONTROL:DRAM\|READ_DATA_FIFO:FIFO_RD_DATA_OUT\|dcfifo:dcfifo_component\|dcfifo_iam1:auto_generated\|altsyncram_ho41:fifo_ram\|q_b\[6\]\"" {  } { { "db/altsyncram_ho41.tdf" "" { Text "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/db/altsyncram_ho41.tdf" 221 2 0 } } { "db/dcfifo_iam1.tdf" "" { Text "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/db/dcfifo_iam1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "../../PiLC VHDL Lib/SDRam/READ_DATA_FIFO.vhd" "" { Text "D:/PiLC/PiLC/PiLC VHDL Lib/SDRam/READ_DATA_FIFO.vhd" 102 0 0 } } { "../../PiLC VHDL Lib/SDRam/SDRAM_CONTROL.vhd" "" { Text "D:/PiLC/PiLC/PiLC VHDL Lib/SDRam/SDRAM_CONTROL.vhd" 473 0 0 } } { "../../PiLC VHDL Lib/PiLC_Firmware_1_3.vhd" "" { Text "D:/PiLC/PiLC/PiLC VHDL Lib/PiLC_Firmware_1_3.vhd" 1089 0 0 } } { "PILC.bdf" "" { Schematic "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/PILC.bdf" { { -192 528 896 1312 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643268889719 "|PILC|PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|altsyncram_ho41:fifo_ram|ram_block5a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PiLC_Firmware_1_3:inst1\|SDRAM_CONTROL:DRAM\|READ_DATA_FIFO:FIFO_RD_DATA_OUT\|dcfifo:dcfifo_component\|dcfifo_iam1:auto_generated\|altsyncram_ho41:fifo_ram\|q_b\[7\] " "Synthesized away node \"PiLC_Firmware_1_3:inst1\|SDRAM_CONTROL:DRAM\|READ_DATA_FIFO:FIFO_RD_DATA_OUT\|dcfifo:dcfifo_component\|dcfifo_iam1:auto_generated\|altsyncram_ho41:fifo_ram\|q_b\[7\]\"" {  } { { "db/altsyncram_ho41.tdf" "" { Text "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/db/altsyncram_ho41.tdf" 251 2 0 } } { "db/dcfifo_iam1.tdf" "" { Text "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/db/dcfifo_iam1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "../../PiLC VHDL Lib/SDRam/READ_DATA_FIFO.vhd" "" { Text "D:/PiLC/PiLC/PiLC VHDL Lib/SDRam/READ_DATA_FIFO.vhd" 102 0 0 } } { "../../PiLC VHDL Lib/SDRam/SDRAM_CONTROL.vhd" "" { Text "D:/PiLC/PiLC/PiLC VHDL Lib/SDRam/SDRAM_CONTROL.vhd" 473 0 0 } } { "../../PiLC VHDL Lib/PiLC_Firmware_1_3.vhd" "" { Text "D:/PiLC/PiLC/PiLC VHDL Lib/PiLC_Firmware_1_3.vhd" 1089 0 0 } } { "PILC.bdf" "" { Schematic "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/PILC.bdf" { { -192 528 896 1312 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643268889719 "|PILC|PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|altsyncram_ho41:fifo_ram|ram_block5a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PiLC_Firmware_1_3:inst1\|SDRAM_CONTROL:DRAM\|READ_DATA_FIFO:FIFO_RD_DATA_OUT\|dcfifo:dcfifo_component\|dcfifo_iam1:auto_generated\|altsyncram_ho41:fifo_ram\|q_b\[8\] " "Synthesized away node \"PiLC_Firmware_1_3:inst1\|SDRAM_CONTROL:DRAM\|READ_DATA_FIFO:FIFO_RD_DATA_OUT\|dcfifo:dcfifo_component\|dcfifo_iam1:auto_generated\|altsyncram_ho41:fifo_ram\|q_b\[8\]\"" {  } { { "db/altsyncram_ho41.tdf" "" { Text "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/db/altsyncram_ho41.tdf" 281 2 0 } } { "db/dcfifo_iam1.tdf" "" { Text "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/db/dcfifo_iam1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "../../PiLC VHDL Lib/SDRam/READ_DATA_FIFO.vhd" "" { Text "D:/PiLC/PiLC/PiLC VHDL Lib/SDRam/READ_DATA_FIFO.vhd" 102 0 0 } } { "../../PiLC VHDL Lib/SDRam/SDRAM_CONTROL.vhd" "" { Text "D:/PiLC/PiLC/PiLC VHDL Lib/SDRam/SDRAM_CONTROL.vhd" 473 0 0 } } { "../../PiLC VHDL Lib/PiLC_Firmware_1_3.vhd" "" { Text "D:/PiLC/PiLC/PiLC VHDL Lib/PiLC_Firmware_1_3.vhd" 1089 0 0 } } { "PILC.bdf" "" { Schematic "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/PILC.bdf" { { -192 528 896 1312 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643268889719 "|PILC|PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|altsyncram_ho41:fifo_ram|ram_block5a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PiLC_Firmware_1_3:inst1\|SDRAM_CONTROL:DRAM\|READ_DATA_FIFO:FIFO_RD_DATA_OUT\|dcfifo:dcfifo_component\|dcfifo_iam1:auto_generated\|altsyncram_ho41:fifo_ram\|q_b\[9\] " "Synthesized away node \"PiLC_Firmware_1_3:inst1\|SDRAM_CONTROL:DRAM\|READ_DATA_FIFO:FIFO_RD_DATA_OUT\|dcfifo:dcfifo_component\|dcfifo_iam1:auto_generated\|altsyncram_ho41:fifo_ram\|q_b\[9\]\"" {  } { { "db/altsyncram_ho41.tdf" "" { Text "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/db/altsyncram_ho41.tdf" 311 2 0 } } { "db/dcfifo_iam1.tdf" "" { Text "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/db/dcfifo_iam1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "../../PiLC VHDL Lib/SDRam/READ_DATA_FIFO.vhd" "" { Text "D:/PiLC/PiLC/PiLC VHDL Lib/SDRam/READ_DATA_FIFO.vhd" 102 0 0 } } { "../../PiLC VHDL Lib/SDRam/SDRAM_CONTROL.vhd" "" { Text "D:/PiLC/PiLC/PiLC VHDL Lib/SDRam/SDRAM_CONTROL.vhd" 473 0 0 } } { "../../PiLC VHDL Lib/PiLC_Firmware_1_3.vhd" "" { Text "D:/PiLC/PiLC/PiLC VHDL Lib/PiLC_Firmware_1_3.vhd" 1089 0 0 } } { "PILC.bdf" "" { Schematic "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/PILC.bdf" { { -192 528 896 1312 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643268889719 "|PILC|PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|altsyncram_ho41:fifo_ram|ram_block5a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PiLC_Firmware_1_3:inst1\|SDRAM_CONTROL:DRAM\|READ_DATA_FIFO:FIFO_RD_DATA_OUT\|dcfifo:dcfifo_component\|dcfifo_iam1:auto_generated\|altsyncram_ho41:fifo_ram\|q_b\[10\] " "Synthesized away node \"PiLC_Firmware_1_3:inst1\|SDRAM_CONTROL:DRAM\|READ_DATA_FIFO:FIFO_RD_DATA_OUT\|dcfifo:dcfifo_component\|dcfifo_iam1:auto_generated\|altsyncram_ho41:fifo_ram\|q_b\[10\]\"" {  } { { "db/altsyncram_ho41.tdf" "" { Text "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/db/altsyncram_ho41.tdf" 341 2 0 } } { "db/dcfifo_iam1.tdf" "" { Text "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/db/dcfifo_iam1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "../../PiLC VHDL Lib/SDRam/READ_DATA_FIFO.vhd" "" { Text "D:/PiLC/PiLC/PiLC VHDL Lib/SDRam/READ_DATA_FIFO.vhd" 102 0 0 } } { "../../PiLC VHDL Lib/SDRam/SDRAM_CONTROL.vhd" "" { Text "D:/PiLC/PiLC/PiLC VHDL Lib/SDRam/SDRAM_CONTROL.vhd" 473 0 0 } } { "../../PiLC VHDL Lib/PiLC_Firmware_1_3.vhd" "" { Text "D:/PiLC/PiLC/PiLC VHDL Lib/PiLC_Firmware_1_3.vhd" 1089 0 0 } } { "PILC.bdf" "" { Schematic "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/PILC.bdf" { { -192 528 896 1312 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643268889719 "|PILC|PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|altsyncram_ho41:fifo_ram|ram_block5a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PiLC_Firmware_1_3:inst1\|SDRAM_CONTROL:DRAM\|READ_DATA_FIFO:FIFO_RD_DATA_OUT\|dcfifo:dcfifo_component\|dcfifo_iam1:auto_generated\|altsyncram_ho41:fifo_ram\|q_b\[11\] " "Synthesized away node \"PiLC_Firmware_1_3:inst1\|SDRAM_CONTROL:DRAM\|READ_DATA_FIFO:FIFO_RD_DATA_OUT\|dcfifo:dcfifo_component\|dcfifo_iam1:auto_generated\|altsyncram_ho41:fifo_ram\|q_b\[11\]\"" {  } { { "db/altsyncram_ho41.tdf" "" { Text "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/db/altsyncram_ho41.tdf" 371 2 0 } } { "db/dcfifo_iam1.tdf" "" { Text "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/db/dcfifo_iam1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "../../PiLC VHDL Lib/SDRam/READ_DATA_FIFO.vhd" "" { Text "D:/PiLC/PiLC/PiLC VHDL Lib/SDRam/READ_DATA_FIFO.vhd" 102 0 0 } } { "../../PiLC VHDL Lib/SDRam/SDRAM_CONTROL.vhd" "" { Text "D:/PiLC/PiLC/PiLC VHDL Lib/SDRam/SDRAM_CONTROL.vhd" 473 0 0 } } { "../../PiLC VHDL Lib/PiLC_Firmware_1_3.vhd" "" { Text "D:/PiLC/PiLC/PiLC VHDL Lib/PiLC_Firmware_1_3.vhd" 1089 0 0 } } { "PILC.bdf" "" { Schematic "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/PILC.bdf" { { -192 528 896 1312 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643268889719 "|PILC|PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|altsyncram_ho41:fifo_ram|ram_block5a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PiLC_Firmware_1_3:inst1\|SDRAM_CONTROL:DRAM\|READ_DATA_FIFO:FIFO_RD_DATA_OUT\|dcfifo:dcfifo_component\|dcfifo_iam1:auto_generated\|altsyncram_ho41:fifo_ram\|q_b\[12\] " "Synthesized away node \"PiLC_Firmware_1_3:inst1\|SDRAM_CONTROL:DRAM\|READ_DATA_FIFO:FIFO_RD_DATA_OUT\|dcfifo:dcfifo_component\|dcfifo_iam1:auto_generated\|altsyncram_ho41:fifo_ram\|q_b\[12\]\"" {  } { { "db/altsyncram_ho41.tdf" "" { Text "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/db/altsyncram_ho41.tdf" 401 2 0 } } { "db/dcfifo_iam1.tdf" "" { Text "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/db/dcfifo_iam1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "../../PiLC VHDL Lib/SDRam/READ_DATA_FIFO.vhd" "" { Text "D:/PiLC/PiLC/PiLC VHDL Lib/SDRam/READ_DATA_FIFO.vhd" 102 0 0 } } { "../../PiLC VHDL Lib/SDRam/SDRAM_CONTROL.vhd" "" { Text "D:/PiLC/PiLC/PiLC VHDL Lib/SDRam/SDRAM_CONTROL.vhd" 473 0 0 } } { "../../PiLC VHDL Lib/PiLC_Firmware_1_3.vhd" "" { Text "D:/PiLC/PiLC/PiLC VHDL Lib/PiLC_Firmware_1_3.vhd" 1089 0 0 } } { "PILC.bdf" "" { Schematic "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/PILC.bdf" { { -192 528 896 1312 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643268889719 "|PILC|PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|altsyncram_ho41:fifo_ram|ram_block5a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PiLC_Firmware_1_3:inst1\|SDRAM_CONTROL:DRAM\|READ_DATA_FIFO:FIFO_RD_DATA_OUT\|dcfifo:dcfifo_component\|dcfifo_iam1:auto_generated\|altsyncram_ho41:fifo_ram\|q_b\[13\] " "Synthesized away node \"PiLC_Firmware_1_3:inst1\|SDRAM_CONTROL:DRAM\|READ_DATA_FIFO:FIFO_RD_DATA_OUT\|dcfifo:dcfifo_component\|dcfifo_iam1:auto_generated\|altsyncram_ho41:fifo_ram\|q_b\[13\]\"" {  } { { "db/altsyncram_ho41.tdf" "" { Text "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/db/altsyncram_ho41.tdf" 431 2 0 } } { "db/dcfifo_iam1.tdf" "" { Text "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/db/dcfifo_iam1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "../../PiLC VHDL Lib/SDRam/READ_DATA_FIFO.vhd" "" { Text "D:/PiLC/PiLC/PiLC VHDL Lib/SDRam/READ_DATA_FIFO.vhd" 102 0 0 } } { "../../PiLC VHDL Lib/SDRam/SDRAM_CONTROL.vhd" "" { Text "D:/PiLC/PiLC/PiLC VHDL Lib/SDRam/SDRAM_CONTROL.vhd" 473 0 0 } } { "../../PiLC VHDL Lib/PiLC_Firmware_1_3.vhd" "" { Text "D:/PiLC/PiLC/PiLC VHDL Lib/PiLC_Firmware_1_3.vhd" 1089 0 0 } } { "PILC.bdf" "" { Schematic "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/PILC.bdf" { { -192 528 896 1312 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643268889719 "|PILC|PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|altsyncram_ho41:fifo_ram|ram_block5a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PiLC_Firmware_1_3:inst1\|SDRAM_CONTROL:DRAM\|READ_DATA_FIFO:FIFO_RD_DATA_OUT\|dcfifo:dcfifo_component\|dcfifo_iam1:auto_generated\|altsyncram_ho41:fifo_ram\|q_b\[14\] " "Synthesized away node \"PiLC_Firmware_1_3:inst1\|SDRAM_CONTROL:DRAM\|READ_DATA_FIFO:FIFO_RD_DATA_OUT\|dcfifo:dcfifo_component\|dcfifo_iam1:auto_generated\|altsyncram_ho41:fifo_ram\|q_b\[14\]\"" {  } { { "db/altsyncram_ho41.tdf" "" { Text "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/db/altsyncram_ho41.tdf" 461 2 0 } } { "db/dcfifo_iam1.tdf" "" { Text "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/db/dcfifo_iam1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "../../PiLC VHDL Lib/SDRam/READ_DATA_FIFO.vhd" "" { Text "D:/PiLC/PiLC/PiLC VHDL Lib/SDRam/READ_DATA_FIFO.vhd" 102 0 0 } } { "../../PiLC VHDL Lib/SDRam/SDRAM_CONTROL.vhd" "" { Text "D:/PiLC/PiLC/PiLC VHDL Lib/SDRam/SDRAM_CONTROL.vhd" 473 0 0 } } { "../../PiLC VHDL Lib/PiLC_Firmware_1_3.vhd" "" { Text "D:/PiLC/PiLC/PiLC VHDL Lib/PiLC_Firmware_1_3.vhd" 1089 0 0 } } { "PILC.bdf" "" { Schematic "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/PILC.bdf" { { -192 528 896 1312 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643268889719 "|PILC|PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|altsyncram_ho41:fifo_ram|ram_block5a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PiLC_Firmware_1_3:inst1\|SDRAM_CONTROL:DRAM\|READ_DATA_FIFO:FIFO_RD_DATA_OUT\|dcfifo:dcfifo_component\|dcfifo_iam1:auto_generated\|altsyncram_ho41:fifo_ram\|q_b\[15\] " "Synthesized away node \"PiLC_Firmware_1_3:inst1\|SDRAM_CONTROL:DRAM\|READ_DATA_FIFO:FIFO_RD_DATA_OUT\|dcfifo:dcfifo_component\|dcfifo_iam1:auto_generated\|altsyncram_ho41:fifo_ram\|q_b\[15\]\"" {  } { { "db/altsyncram_ho41.tdf" "" { Text "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/db/altsyncram_ho41.tdf" 491 2 0 } } { "db/dcfifo_iam1.tdf" "" { Text "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/db/dcfifo_iam1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "../../PiLC VHDL Lib/SDRam/READ_DATA_FIFO.vhd" "" { Text "D:/PiLC/PiLC/PiLC VHDL Lib/SDRam/READ_DATA_FIFO.vhd" 102 0 0 } } { "../../PiLC VHDL Lib/SDRam/SDRAM_CONTROL.vhd" "" { Text "D:/PiLC/PiLC/PiLC VHDL Lib/SDRam/SDRAM_CONTROL.vhd" 473 0 0 } } { "../../PiLC VHDL Lib/PiLC_Firmware_1_3.vhd" "" { Text "D:/PiLC/PiLC/PiLC VHDL Lib/PiLC_Firmware_1_3.vhd" 1089 0 0 } } { "PILC.bdf" "" { Schematic "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/PILC.bdf" { { -192 528 896 1312 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643268889719 "|PILC|PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|altsyncram_ho41:fifo_ram|ram_block5a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PiLC_Firmware_1_3:inst1\|SDRAM_CONTROL:DRAM\|READ_DATA_FIFO:FIFO_RD_DATA_OUT\|dcfifo:dcfifo_component\|dcfifo_iam1:auto_generated\|altsyncram_ho41:fifo_ram\|q_b\[16\] " "Synthesized away node \"PiLC_Firmware_1_3:inst1\|SDRAM_CONTROL:DRAM\|READ_DATA_FIFO:FIFO_RD_DATA_OUT\|dcfifo:dcfifo_component\|dcfifo_iam1:auto_generated\|altsyncram_ho41:fifo_ram\|q_b\[16\]\"" {  } { { "db/altsyncram_ho41.tdf" "" { Text "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/db/altsyncram_ho41.tdf" 521 2 0 } } { "db/dcfifo_iam1.tdf" "" { Text "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/db/dcfifo_iam1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "../../PiLC VHDL Lib/SDRam/READ_DATA_FIFO.vhd" "" { Text "D:/PiLC/PiLC/PiLC VHDL Lib/SDRam/READ_DATA_FIFO.vhd" 102 0 0 } } { "../../PiLC VHDL Lib/SDRam/SDRAM_CONTROL.vhd" "" { Text "D:/PiLC/PiLC/PiLC VHDL Lib/SDRam/SDRAM_CONTROL.vhd" 473 0 0 } } { "../../PiLC VHDL Lib/PiLC_Firmware_1_3.vhd" "" { Text "D:/PiLC/PiLC/PiLC VHDL Lib/PiLC_Firmware_1_3.vhd" 1089 0 0 } } { "PILC.bdf" "" { Schematic "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/PILC.bdf" { { -192 528 896 1312 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643268889719 "|PILC|PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|altsyncram_ho41:fifo_ram|ram_block5a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PiLC_Firmware_1_3:inst1\|SDRAM_CONTROL:DRAM\|READ_DATA_FIFO:FIFO_RD_DATA_OUT\|dcfifo:dcfifo_component\|dcfifo_iam1:auto_generated\|altsyncram_ho41:fifo_ram\|q_b\[17\] " "Synthesized away node \"PiLC_Firmware_1_3:inst1\|SDRAM_CONTROL:DRAM\|READ_DATA_FIFO:FIFO_RD_DATA_OUT\|dcfifo:dcfifo_component\|dcfifo_iam1:auto_generated\|altsyncram_ho41:fifo_ram\|q_b\[17\]\"" {  } { { "db/altsyncram_ho41.tdf" "" { Text "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/db/altsyncram_ho41.tdf" 551 2 0 } } { "db/dcfifo_iam1.tdf" "" { Text "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/db/dcfifo_iam1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "../../PiLC VHDL Lib/SDRam/READ_DATA_FIFO.vhd" "" { Text "D:/PiLC/PiLC/PiLC VHDL Lib/SDRam/READ_DATA_FIFO.vhd" 102 0 0 } } { "../../PiLC VHDL Lib/SDRam/SDRAM_CONTROL.vhd" "" { Text "D:/PiLC/PiLC/PiLC VHDL Lib/SDRam/SDRAM_CONTROL.vhd" 473 0 0 } } { "../../PiLC VHDL Lib/PiLC_Firmware_1_3.vhd" "" { Text "D:/PiLC/PiLC/PiLC VHDL Lib/PiLC_Firmware_1_3.vhd" 1089 0 0 } } { "PILC.bdf" "" { Schematic "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/PILC.bdf" { { -192 528 896 1312 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643268889719 "|PILC|PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|altsyncram_ho41:fifo_ram|ram_block5a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PiLC_Firmware_1_3:inst1\|SDRAM_CONTROL:DRAM\|READ_DATA_FIFO:FIFO_RD_DATA_OUT\|dcfifo:dcfifo_component\|dcfifo_iam1:auto_generated\|altsyncram_ho41:fifo_ram\|q_b\[18\] " "Synthesized away node \"PiLC_Firmware_1_3:inst1\|SDRAM_CONTROL:DRAM\|READ_DATA_FIFO:FIFO_RD_DATA_OUT\|dcfifo:dcfifo_component\|dcfifo_iam1:auto_generated\|altsyncram_ho41:fifo_ram\|q_b\[18\]\"" {  } { { "db/altsyncram_ho41.tdf" "" { Text "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/db/altsyncram_ho41.tdf" 581 2 0 } } { "db/dcfifo_iam1.tdf" "" { Text "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/db/dcfifo_iam1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "../../PiLC VHDL Lib/SDRam/READ_DATA_FIFO.vhd" "" { Text "D:/PiLC/PiLC/PiLC VHDL Lib/SDRam/READ_DATA_FIFO.vhd" 102 0 0 } } { "../../PiLC VHDL Lib/SDRam/SDRAM_CONTROL.vhd" "" { Text "D:/PiLC/PiLC/PiLC VHDL Lib/SDRam/SDRAM_CONTROL.vhd" 473 0 0 } } { "../../PiLC VHDL Lib/PiLC_Firmware_1_3.vhd" "" { Text "D:/PiLC/PiLC/PiLC VHDL Lib/PiLC_Firmware_1_3.vhd" 1089 0 0 } } { "PILC.bdf" "" { Schematic "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/PILC.bdf" { { -192 528 896 1312 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643268889719 "|PILC|PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|altsyncram_ho41:fifo_ram|ram_block5a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PiLC_Firmware_1_3:inst1\|SDRAM_CONTROL:DRAM\|READ_DATA_FIFO:FIFO_RD_DATA_OUT\|dcfifo:dcfifo_component\|dcfifo_iam1:auto_generated\|altsyncram_ho41:fifo_ram\|q_b\[19\] " "Synthesized away node \"PiLC_Firmware_1_3:inst1\|SDRAM_CONTROL:DRAM\|READ_DATA_FIFO:FIFO_RD_DATA_OUT\|dcfifo:dcfifo_component\|dcfifo_iam1:auto_generated\|altsyncram_ho41:fifo_ram\|q_b\[19\]\"" {  } { { "db/altsyncram_ho41.tdf" "" { Text "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/db/altsyncram_ho41.tdf" 611 2 0 } } { "db/dcfifo_iam1.tdf" "" { Text "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/db/dcfifo_iam1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "../../PiLC VHDL Lib/SDRam/READ_DATA_FIFO.vhd" "" { Text "D:/PiLC/PiLC/PiLC VHDL Lib/SDRam/READ_DATA_FIFO.vhd" 102 0 0 } } { "../../PiLC VHDL Lib/SDRam/SDRAM_CONTROL.vhd" "" { Text "D:/PiLC/PiLC/PiLC VHDL Lib/SDRam/SDRAM_CONTROL.vhd" 473 0 0 } } { "../../PiLC VHDL Lib/PiLC_Firmware_1_3.vhd" "" { Text "D:/PiLC/PiLC/PiLC VHDL Lib/PiLC_Firmware_1_3.vhd" 1089 0 0 } } { "PILC.bdf" "" { Schematic "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/PILC.bdf" { { -192 528 896 1312 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643268889719 "|PILC|PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|altsyncram_ho41:fifo_ram|ram_block5a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PiLC_Firmware_1_3:inst1\|SDRAM_CONTROL:DRAM\|READ_DATA_FIFO:FIFO_RD_DATA_OUT\|dcfifo:dcfifo_component\|dcfifo_iam1:auto_generated\|altsyncram_ho41:fifo_ram\|q_b\[20\] " "Synthesized away node \"PiLC_Firmware_1_3:inst1\|SDRAM_CONTROL:DRAM\|READ_DATA_FIFO:FIFO_RD_DATA_OUT\|dcfifo:dcfifo_component\|dcfifo_iam1:auto_generated\|altsyncram_ho41:fifo_ram\|q_b\[20\]\"" {  } { { "db/altsyncram_ho41.tdf" "" { Text "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/db/altsyncram_ho41.tdf" 641 2 0 } } { "db/dcfifo_iam1.tdf" "" { Text "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/db/dcfifo_iam1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "../../PiLC VHDL Lib/SDRam/READ_DATA_FIFO.vhd" "" { Text "D:/PiLC/PiLC/PiLC VHDL Lib/SDRam/READ_DATA_FIFO.vhd" 102 0 0 } } { "../../PiLC VHDL Lib/SDRam/SDRAM_CONTROL.vhd" "" { Text "D:/PiLC/PiLC/PiLC VHDL Lib/SDRam/SDRAM_CONTROL.vhd" 473 0 0 } } { "../../PiLC VHDL Lib/PiLC_Firmware_1_3.vhd" "" { Text "D:/PiLC/PiLC/PiLC VHDL Lib/PiLC_Firmware_1_3.vhd" 1089 0 0 } } { "PILC.bdf" "" { Schematic "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/PILC.bdf" { { -192 528 896 1312 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643268889719 "|PILC|PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|altsyncram_ho41:fifo_ram|ram_block5a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PiLC_Firmware_1_3:inst1\|SDRAM_CONTROL:DRAM\|READ_DATA_FIFO:FIFO_RD_DATA_OUT\|dcfifo:dcfifo_component\|dcfifo_iam1:auto_generated\|altsyncram_ho41:fifo_ram\|q_b\[21\] " "Synthesized away node \"PiLC_Firmware_1_3:inst1\|SDRAM_CONTROL:DRAM\|READ_DATA_FIFO:FIFO_RD_DATA_OUT\|dcfifo:dcfifo_component\|dcfifo_iam1:auto_generated\|altsyncram_ho41:fifo_ram\|q_b\[21\]\"" {  } { { "db/altsyncram_ho41.tdf" "" { Text "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/db/altsyncram_ho41.tdf" 671 2 0 } } { "db/dcfifo_iam1.tdf" "" { Text "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/db/dcfifo_iam1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "../../PiLC VHDL Lib/SDRam/READ_DATA_FIFO.vhd" "" { Text "D:/PiLC/PiLC/PiLC VHDL Lib/SDRam/READ_DATA_FIFO.vhd" 102 0 0 } } { "../../PiLC VHDL Lib/SDRam/SDRAM_CONTROL.vhd" "" { Text "D:/PiLC/PiLC/PiLC VHDL Lib/SDRam/SDRAM_CONTROL.vhd" 473 0 0 } } { "../../PiLC VHDL Lib/PiLC_Firmware_1_3.vhd" "" { Text "D:/PiLC/PiLC/PiLC VHDL Lib/PiLC_Firmware_1_3.vhd" 1089 0 0 } } { "PILC.bdf" "" { Schematic "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/PILC.bdf" { { -192 528 896 1312 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643268889719 "|PILC|PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|altsyncram_ho41:fifo_ram|ram_block5a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PiLC_Firmware_1_3:inst1\|SDRAM_CONTROL:DRAM\|READ_DATA_FIFO:FIFO_RD_DATA_OUT\|dcfifo:dcfifo_component\|dcfifo_iam1:auto_generated\|altsyncram_ho41:fifo_ram\|q_b\[22\] " "Synthesized away node \"PiLC_Firmware_1_3:inst1\|SDRAM_CONTROL:DRAM\|READ_DATA_FIFO:FIFO_RD_DATA_OUT\|dcfifo:dcfifo_component\|dcfifo_iam1:auto_generated\|altsyncram_ho41:fifo_ram\|q_b\[22\]\"" {  } { { "db/altsyncram_ho41.tdf" "" { Text "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/db/altsyncram_ho41.tdf" 701 2 0 } } { "db/dcfifo_iam1.tdf" "" { Text "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/db/dcfifo_iam1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "../../PiLC VHDL Lib/SDRam/READ_DATA_FIFO.vhd" "" { Text "D:/PiLC/PiLC/PiLC VHDL Lib/SDRam/READ_DATA_FIFO.vhd" 102 0 0 } } { "../../PiLC VHDL Lib/SDRam/SDRAM_CONTROL.vhd" "" { Text "D:/PiLC/PiLC/PiLC VHDL Lib/SDRam/SDRAM_CONTROL.vhd" 473 0 0 } } { "../../PiLC VHDL Lib/PiLC_Firmware_1_3.vhd" "" { Text "D:/PiLC/PiLC/PiLC VHDL Lib/PiLC_Firmware_1_3.vhd" 1089 0 0 } } { "PILC.bdf" "" { Schematic "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/PILC.bdf" { { -192 528 896 1312 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643268889719 "|PILC|PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|altsyncram_ho41:fifo_ram|ram_block5a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PiLC_Firmware_1_3:inst1\|SDRAM_CONTROL:DRAM\|READ_DATA_FIFO:FIFO_RD_DATA_OUT\|dcfifo:dcfifo_component\|dcfifo_iam1:auto_generated\|altsyncram_ho41:fifo_ram\|q_b\[23\] " "Synthesized away node \"PiLC_Firmware_1_3:inst1\|SDRAM_CONTROL:DRAM\|READ_DATA_FIFO:FIFO_RD_DATA_OUT\|dcfifo:dcfifo_component\|dcfifo_iam1:auto_generated\|altsyncram_ho41:fifo_ram\|q_b\[23\]\"" {  } { { "db/altsyncram_ho41.tdf" "" { Text "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/db/altsyncram_ho41.tdf" 731 2 0 } } { "db/dcfifo_iam1.tdf" "" { Text "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/db/dcfifo_iam1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "../../PiLC VHDL Lib/SDRam/READ_DATA_FIFO.vhd" "" { Text "D:/PiLC/PiLC/PiLC VHDL Lib/SDRam/READ_DATA_FIFO.vhd" 102 0 0 } } { "../../PiLC VHDL Lib/SDRam/SDRAM_CONTROL.vhd" "" { Text "D:/PiLC/PiLC/PiLC VHDL Lib/SDRam/SDRAM_CONTROL.vhd" 473 0 0 } } { "../../PiLC VHDL Lib/PiLC_Firmware_1_3.vhd" "" { Text "D:/PiLC/PiLC/PiLC VHDL Lib/PiLC_Firmware_1_3.vhd" 1089 0 0 } } { "PILC.bdf" "" { Schematic "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/PILC.bdf" { { -192 528 896 1312 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643268889719 "|PILC|PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|altsyncram_ho41:fifo_ram|ram_block5a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PiLC_Firmware_1_3:inst1\|SDRAM_CONTROL:DRAM\|READ_DATA_FIFO:FIFO_RD_DATA_OUT\|dcfifo:dcfifo_component\|dcfifo_iam1:auto_generated\|altsyncram_ho41:fifo_ram\|q_b\[24\] " "Synthesized away node \"PiLC_Firmware_1_3:inst1\|SDRAM_CONTROL:DRAM\|READ_DATA_FIFO:FIFO_RD_DATA_OUT\|dcfifo:dcfifo_component\|dcfifo_iam1:auto_generated\|altsyncram_ho41:fifo_ram\|q_b\[24\]\"" {  } { { "db/altsyncram_ho41.tdf" "" { Text "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/db/altsyncram_ho41.tdf" 761 2 0 } } { "db/dcfifo_iam1.tdf" "" { Text "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/db/dcfifo_iam1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "../../PiLC VHDL Lib/SDRam/READ_DATA_FIFO.vhd" "" { Text "D:/PiLC/PiLC/PiLC VHDL Lib/SDRam/READ_DATA_FIFO.vhd" 102 0 0 } } { "../../PiLC VHDL Lib/SDRam/SDRAM_CONTROL.vhd" "" { Text "D:/PiLC/PiLC/PiLC VHDL Lib/SDRam/SDRAM_CONTROL.vhd" 473 0 0 } } { "../../PiLC VHDL Lib/PiLC_Firmware_1_3.vhd" "" { Text "D:/PiLC/PiLC/PiLC VHDL Lib/PiLC_Firmware_1_3.vhd" 1089 0 0 } } { "PILC.bdf" "" { Schematic "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/PILC.bdf" { { -192 528 896 1312 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643268889719 "|PILC|PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|altsyncram_ho41:fifo_ram|ram_block5a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PiLC_Firmware_1_3:inst1\|SDRAM_CONTROL:DRAM\|READ_DATA_FIFO:FIFO_RD_DATA_OUT\|dcfifo:dcfifo_component\|dcfifo_iam1:auto_generated\|altsyncram_ho41:fifo_ram\|q_b\[25\] " "Synthesized away node \"PiLC_Firmware_1_3:inst1\|SDRAM_CONTROL:DRAM\|READ_DATA_FIFO:FIFO_RD_DATA_OUT\|dcfifo:dcfifo_component\|dcfifo_iam1:auto_generated\|altsyncram_ho41:fifo_ram\|q_b\[25\]\"" {  } { { "db/altsyncram_ho41.tdf" "" { Text "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/db/altsyncram_ho41.tdf" 791 2 0 } } { "db/dcfifo_iam1.tdf" "" { Text "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/db/dcfifo_iam1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "../../PiLC VHDL Lib/SDRam/READ_DATA_FIFO.vhd" "" { Text "D:/PiLC/PiLC/PiLC VHDL Lib/SDRam/READ_DATA_FIFO.vhd" 102 0 0 } } { "../../PiLC VHDL Lib/SDRam/SDRAM_CONTROL.vhd" "" { Text "D:/PiLC/PiLC/PiLC VHDL Lib/SDRam/SDRAM_CONTROL.vhd" 473 0 0 } } { "../../PiLC VHDL Lib/PiLC_Firmware_1_3.vhd" "" { Text "D:/PiLC/PiLC/PiLC VHDL Lib/PiLC_Firmware_1_3.vhd" 1089 0 0 } } { "PILC.bdf" "" { Schematic "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/PILC.bdf" { { -192 528 896 1312 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643268889719 "|PILC|PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|altsyncram_ho41:fifo_ram|ram_block5a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PiLC_Firmware_1_3:inst1\|SDRAM_CONTROL:DRAM\|READ_DATA_FIFO:FIFO_RD_DATA_OUT\|dcfifo:dcfifo_component\|dcfifo_iam1:auto_generated\|altsyncram_ho41:fifo_ram\|q_b\[26\] " "Synthesized away node \"PiLC_Firmware_1_3:inst1\|SDRAM_CONTROL:DRAM\|READ_DATA_FIFO:FIFO_RD_DATA_OUT\|dcfifo:dcfifo_component\|dcfifo_iam1:auto_generated\|altsyncram_ho41:fifo_ram\|q_b\[26\]\"" {  } { { "db/altsyncram_ho41.tdf" "" { Text "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/db/altsyncram_ho41.tdf" 821 2 0 } } { "db/dcfifo_iam1.tdf" "" { Text "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/db/dcfifo_iam1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "../../PiLC VHDL Lib/SDRam/READ_DATA_FIFO.vhd" "" { Text "D:/PiLC/PiLC/PiLC VHDL Lib/SDRam/READ_DATA_FIFO.vhd" 102 0 0 } } { "../../PiLC VHDL Lib/SDRam/SDRAM_CONTROL.vhd" "" { Text "D:/PiLC/PiLC/PiLC VHDL Lib/SDRam/SDRAM_CONTROL.vhd" 473 0 0 } } { "../../PiLC VHDL Lib/PiLC_Firmware_1_3.vhd" "" { Text "D:/PiLC/PiLC/PiLC VHDL Lib/PiLC_Firmware_1_3.vhd" 1089 0 0 } } { "PILC.bdf" "" { Schematic "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/PILC.bdf" { { -192 528 896 1312 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643268889719 "|PILC|PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|altsyncram_ho41:fifo_ram|ram_block5a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PiLC_Firmware_1_3:inst1\|SDRAM_CONTROL:DRAM\|READ_DATA_FIFO:FIFO_RD_DATA_OUT\|dcfifo:dcfifo_component\|dcfifo_iam1:auto_generated\|altsyncram_ho41:fifo_ram\|q_b\[27\] " "Synthesized away node \"PiLC_Firmware_1_3:inst1\|SDRAM_CONTROL:DRAM\|READ_DATA_FIFO:FIFO_RD_DATA_OUT\|dcfifo:dcfifo_component\|dcfifo_iam1:auto_generated\|altsyncram_ho41:fifo_ram\|q_b\[27\]\"" {  } { { "db/altsyncram_ho41.tdf" "" { Text "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/db/altsyncram_ho41.tdf" 851 2 0 } } { "db/dcfifo_iam1.tdf" "" { Text "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/db/dcfifo_iam1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "../../PiLC VHDL Lib/SDRam/READ_DATA_FIFO.vhd" "" { Text "D:/PiLC/PiLC/PiLC VHDL Lib/SDRam/READ_DATA_FIFO.vhd" 102 0 0 } } { "../../PiLC VHDL Lib/SDRam/SDRAM_CONTROL.vhd" "" { Text "D:/PiLC/PiLC/PiLC VHDL Lib/SDRam/SDRAM_CONTROL.vhd" 473 0 0 } } { "../../PiLC VHDL Lib/PiLC_Firmware_1_3.vhd" "" { Text "D:/PiLC/PiLC/PiLC VHDL Lib/PiLC_Firmware_1_3.vhd" 1089 0 0 } } { "PILC.bdf" "" { Schematic "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/PILC.bdf" { { -192 528 896 1312 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643268889719 "|PILC|PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|altsyncram_ho41:fifo_ram|ram_block5a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PiLC_Firmware_1_3:inst1\|SDRAM_CONTROL:DRAM\|READ_DATA_FIFO:FIFO_RD_DATA_OUT\|dcfifo:dcfifo_component\|dcfifo_iam1:auto_generated\|altsyncram_ho41:fifo_ram\|q_b\[28\] " "Synthesized away node \"PiLC_Firmware_1_3:inst1\|SDRAM_CONTROL:DRAM\|READ_DATA_FIFO:FIFO_RD_DATA_OUT\|dcfifo:dcfifo_component\|dcfifo_iam1:auto_generated\|altsyncram_ho41:fifo_ram\|q_b\[28\]\"" {  } { { "db/altsyncram_ho41.tdf" "" { Text "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/db/altsyncram_ho41.tdf" 881 2 0 } } { "db/dcfifo_iam1.tdf" "" { Text "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/db/dcfifo_iam1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "../../PiLC VHDL Lib/SDRam/READ_DATA_FIFO.vhd" "" { Text "D:/PiLC/PiLC/PiLC VHDL Lib/SDRam/READ_DATA_FIFO.vhd" 102 0 0 } } { "../../PiLC VHDL Lib/SDRam/SDRAM_CONTROL.vhd" "" { Text "D:/PiLC/PiLC/PiLC VHDL Lib/SDRam/SDRAM_CONTROL.vhd" 473 0 0 } } { "../../PiLC VHDL Lib/PiLC_Firmware_1_3.vhd" "" { Text "D:/PiLC/PiLC/PiLC VHDL Lib/PiLC_Firmware_1_3.vhd" 1089 0 0 } } { "PILC.bdf" "" { Schematic "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/PILC.bdf" { { -192 528 896 1312 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643268889719 "|PILC|PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|altsyncram_ho41:fifo_ram|ram_block5a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PiLC_Firmware_1_3:inst1\|SDRAM_CONTROL:DRAM\|READ_DATA_FIFO:FIFO_RD_DATA_OUT\|dcfifo:dcfifo_component\|dcfifo_iam1:auto_generated\|altsyncram_ho41:fifo_ram\|q_b\[29\] " "Synthesized away node \"PiLC_Firmware_1_3:inst1\|SDRAM_CONTROL:DRAM\|READ_DATA_FIFO:FIFO_RD_DATA_OUT\|dcfifo:dcfifo_component\|dcfifo_iam1:auto_generated\|altsyncram_ho41:fifo_ram\|q_b\[29\]\"" {  } { { "db/altsyncram_ho41.tdf" "" { Text "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/db/altsyncram_ho41.tdf" 911 2 0 } } { "db/dcfifo_iam1.tdf" "" { Text "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/db/dcfifo_iam1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "../../PiLC VHDL Lib/SDRam/READ_DATA_FIFO.vhd" "" { Text "D:/PiLC/PiLC/PiLC VHDL Lib/SDRam/READ_DATA_FIFO.vhd" 102 0 0 } } { "../../PiLC VHDL Lib/SDRam/SDRAM_CONTROL.vhd" "" { Text "D:/PiLC/PiLC/PiLC VHDL Lib/SDRam/SDRAM_CONTROL.vhd" 473 0 0 } } { "../../PiLC VHDL Lib/PiLC_Firmware_1_3.vhd" "" { Text "D:/PiLC/PiLC/PiLC VHDL Lib/PiLC_Firmware_1_3.vhd" 1089 0 0 } } { "PILC.bdf" "" { Schematic "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/PILC.bdf" { { -192 528 896 1312 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643268889719 "|PILC|PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|altsyncram_ho41:fifo_ram|ram_block5a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PiLC_Firmware_1_3:inst1\|SDRAM_CONTROL:DRAM\|READ_DATA_FIFO:FIFO_RD_DATA_OUT\|dcfifo:dcfifo_component\|dcfifo_iam1:auto_generated\|altsyncram_ho41:fifo_ram\|q_b\[30\] " "Synthesized away node \"PiLC_Firmware_1_3:inst1\|SDRAM_CONTROL:DRAM\|READ_DATA_FIFO:FIFO_RD_DATA_OUT\|dcfifo:dcfifo_component\|dcfifo_iam1:auto_generated\|altsyncram_ho41:fifo_ram\|q_b\[30\]\"" {  } { { "db/altsyncram_ho41.tdf" "" { Text "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/db/altsyncram_ho41.tdf" 941 2 0 } } { "db/dcfifo_iam1.tdf" "" { Text "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/db/dcfifo_iam1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "../../PiLC VHDL Lib/SDRam/READ_DATA_FIFO.vhd" "" { Text "D:/PiLC/PiLC/PiLC VHDL Lib/SDRam/READ_DATA_FIFO.vhd" 102 0 0 } } { "../../PiLC VHDL Lib/SDRam/SDRAM_CONTROL.vhd" "" { Text "D:/PiLC/PiLC/PiLC VHDL Lib/SDRam/SDRAM_CONTROL.vhd" 473 0 0 } } { "../../PiLC VHDL Lib/PiLC_Firmware_1_3.vhd" "" { Text "D:/PiLC/PiLC/PiLC VHDL Lib/PiLC_Firmware_1_3.vhd" 1089 0 0 } } { "PILC.bdf" "" { Schematic "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/PILC.bdf" { { -192 528 896 1312 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643268889719 "|PILC|PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|altsyncram_ho41:fifo_ram|ram_block5a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PiLC_Firmware_1_3:inst1\|SDRAM_CONTROL:DRAM\|READ_DATA_FIFO:FIFO_RD_DATA_OUT\|dcfifo:dcfifo_component\|dcfifo_iam1:auto_generated\|altsyncram_ho41:fifo_ram\|q_b\[31\] " "Synthesized away node \"PiLC_Firmware_1_3:inst1\|SDRAM_CONTROL:DRAM\|READ_DATA_FIFO:FIFO_RD_DATA_OUT\|dcfifo:dcfifo_component\|dcfifo_iam1:auto_generated\|altsyncram_ho41:fifo_ram\|q_b\[31\]\"" {  } { { "db/altsyncram_ho41.tdf" "" { Text "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/db/altsyncram_ho41.tdf" 971 2 0 } } { "db/dcfifo_iam1.tdf" "" { Text "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/db/dcfifo_iam1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "../../PiLC VHDL Lib/SDRam/READ_DATA_FIFO.vhd" "" { Text "D:/PiLC/PiLC/PiLC VHDL Lib/SDRam/READ_DATA_FIFO.vhd" 102 0 0 } } { "../../PiLC VHDL Lib/SDRam/SDRAM_CONTROL.vhd" "" { Text "D:/PiLC/PiLC/PiLC VHDL Lib/SDRam/SDRAM_CONTROL.vhd" 473 0 0 } } { "../../PiLC VHDL Lib/PiLC_Firmware_1_3.vhd" "" { Text "D:/PiLC/PiLC/PiLC VHDL Lib/PiLC_Firmware_1_3.vhd" 1089 0 0 } } { "PILC.bdf" "" { Schematic "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/PILC.bdf" { { -192 528 896 1312 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643268889719 "|PILC|PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|altsyncram_ho41:fifo_ram|ram_block5a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PiLC_Firmware_1_3:inst1\|SDRAM_CONTROL:DRAM\|READ_DATA_FIFO:FIFO_RD_DATA_OUT\|dcfifo:dcfifo_component\|dcfifo_iam1:auto_generated\|altsyncram_ho41:fifo_ram\|q_b\[32\] " "Synthesized away node \"PiLC_Firmware_1_3:inst1\|SDRAM_CONTROL:DRAM\|READ_DATA_FIFO:FIFO_RD_DATA_OUT\|dcfifo:dcfifo_component\|dcfifo_iam1:auto_generated\|altsyncram_ho41:fifo_ram\|q_b\[32\]\"" {  } { { "db/altsyncram_ho41.tdf" "" { Text "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/db/altsyncram_ho41.tdf" 1001 2 0 } } { "db/dcfifo_iam1.tdf" "" { Text "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/db/dcfifo_iam1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "../../PiLC VHDL Lib/SDRam/READ_DATA_FIFO.vhd" "" { Text "D:/PiLC/PiLC/PiLC VHDL Lib/SDRam/READ_DATA_FIFO.vhd" 102 0 0 } } { "../../PiLC VHDL Lib/SDRam/SDRAM_CONTROL.vhd" "" { Text "D:/PiLC/PiLC/PiLC VHDL Lib/SDRam/SDRAM_CONTROL.vhd" 473 0 0 } } { "../../PiLC VHDL Lib/PiLC_Firmware_1_3.vhd" "" { Text "D:/PiLC/PiLC/PiLC VHDL Lib/PiLC_Firmware_1_3.vhd" 1089 0 0 } } { "PILC.bdf" "" { Schematic "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/PILC.bdf" { { -192 528 896 1312 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643268889719 "|PILC|PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|altsyncram_ho41:fifo_ram|ram_block5a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PiLC_Firmware_1_3:inst1\|SDRAM_CONTROL:DRAM\|READ_DATA_FIFO:FIFO_RD_DATA_OUT\|dcfifo:dcfifo_component\|dcfifo_iam1:auto_generated\|altsyncram_ho41:fifo_ram\|q_b\[33\] " "Synthesized away node \"PiLC_Firmware_1_3:inst1\|SDRAM_CONTROL:DRAM\|READ_DATA_FIFO:FIFO_RD_DATA_OUT\|dcfifo:dcfifo_component\|dcfifo_iam1:auto_generated\|altsyncram_ho41:fifo_ram\|q_b\[33\]\"" {  } { { "db/altsyncram_ho41.tdf" "" { Text "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/db/altsyncram_ho41.tdf" 1031 2 0 } } { "db/dcfifo_iam1.tdf" "" { Text "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/db/dcfifo_iam1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "../../PiLC VHDL Lib/SDRam/READ_DATA_FIFO.vhd" "" { Text "D:/PiLC/PiLC/PiLC VHDL Lib/SDRam/READ_DATA_FIFO.vhd" 102 0 0 } } { "../../PiLC VHDL Lib/SDRam/SDRAM_CONTROL.vhd" "" { Text "D:/PiLC/PiLC/PiLC VHDL Lib/SDRam/SDRAM_CONTROL.vhd" 473 0 0 } } { "../../PiLC VHDL Lib/PiLC_Firmware_1_3.vhd" "" { Text "D:/PiLC/PiLC/PiLC VHDL Lib/PiLC_Firmware_1_3.vhd" 1089 0 0 } } { "PILC.bdf" "" { Schematic "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/PILC.bdf" { { -192 528 896 1312 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643268889719 "|PILC|PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|altsyncram_ho41:fifo_ram|ram_block5a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PiLC_Firmware_1_3:inst1\|SDRAM_CONTROL:DRAM\|READ_DATA_FIFO:FIFO_RD_DATA_OUT\|dcfifo:dcfifo_component\|dcfifo_iam1:auto_generated\|altsyncram_ho41:fifo_ram\|q_b\[34\] " "Synthesized away node \"PiLC_Firmware_1_3:inst1\|SDRAM_CONTROL:DRAM\|READ_DATA_FIFO:FIFO_RD_DATA_OUT\|dcfifo:dcfifo_component\|dcfifo_iam1:auto_generated\|altsyncram_ho41:fifo_ram\|q_b\[34\]\"" {  } { { "db/altsyncram_ho41.tdf" "" { Text "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/db/altsyncram_ho41.tdf" 1061 2 0 } } { "db/dcfifo_iam1.tdf" "" { Text "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/db/dcfifo_iam1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "../../PiLC VHDL Lib/SDRam/READ_DATA_FIFO.vhd" "" { Text "D:/PiLC/PiLC/PiLC VHDL Lib/SDRam/READ_DATA_FIFO.vhd" 102 0 0 } } { "../../PiLC VHDL Lib/SDRam/SDRAM_CONTROL.vhd" "" { Text "D:/PiLC/PiLC/PiLC VHDL Lib/SDRam/SDRAM_CONTROL.vhd" 473 0 0 } } { "../../PiLC VHDL Lib/PiLC_Firmware_1_3.vhd" "" { Text "D:/PiLC/PiLC/PiLC VHDL Lib/PiLC_Firmware_1_3.vhd" 1089 0 0 } } { "PILC.bdf" "" { Schematic "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/PILC.bdf" { { -192 528 896 1312 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643268889719 "|PILC|PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|altsyncram_ho41:fifo_ram|ram_block5a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PiLC_Firmware_1_3:inst1\|SDRAM_CONTROL:DRAM\|READ_DATA_FIFO:FIFO_RD_DATA_OUT\|dcfifo:dcfifo_component\|dcfifo_iam1:auto_generated\|altsyncram_ho41:fifo_ram\|q_b\[35\] " "Synthesized away node \"PiLC_Firmware_1_3:inst1\|SDRAM_CONTROL:DRAM\|READ_DATA_FIFO:FIFO_RD_DATA_OUT\|dcfifo:dcfifo_component\|dcfifo_iam1:auto_generated\|altsyncram_ho41:fifo_ram\|q_b\[35\]\"" {  } { { "db/altsyncram_ho41.tdf" "" { Text "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/db/altsyncram_ho41.tdf" 1091 2 0 } } { "db/dcfifo_iam1.tdf" "" { Text "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/db/dcfifo_iam1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "../../PiLC VHDL Lib/SDRam/READ_DATA_FIFO.vhd" "" { Text "D:/PiLC/PiLC/PiLC VHDL Lib/SDRam/READ_DATA_FIFO.vhd" 102 0 0 } } { "../../PiLC VHDL Lib/SDRam/SDRAM_CONTROL.vhd" "" { Text "D:/PiLC/PiLC/PiLC VHDL Lib/SDRam/SDRAM_CONTROL.vhd" 473 0 0 } } { "../../PiLC VHDL Lib/PiLC_Firmware_1_3.vhd" "" { Text "D:/PiLC/PiLC/PiLC VHDL Lib/PiLC_Firmware_1_3.vhd" 1089 0 0 } } { "PILC.bdf" "" { Schematic "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/PILC.bdf" { { -192 528 896 1312 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643268889719 "|PILC|PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|altsyncram_ho41:fifo_ram|ram_block5a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PiLC_Firmware_1_3:inst1\|SDRAM_CONTROL:DRAM\|READ_DATA_FIFO:FIFO_RD_DATA_OUT\|dcfifo:dcfifo_component\|dcfifo_iam1:auto_generated\|altsyncram_ho41:fifo_ram\|q_b\[36\] " "Synthesized away node \"PiLC_Firmware_1_3:inst1\|SDRAM_CONTROL:DRAM\|READ_DATA_FIFO:FIFO_RD_DATA_OUT\|dcfifo:dcfifo_component\|dcfifo_iam1:auto_generated\|altsyncram_ho41:fifo_ram\|q_b\[36\]\"" {  } { { "db/altsyncram_ho41.tdf" "" { Text "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/db/altsyncram_ho41.tdf" 1121 2 0 } } { "db/dcfifo_iam1.tdf" "" { Text "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/db/dcfifo_iam1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "../../PiLC VHDL Lib/SDRam/READ_DATA_FIFO.vhd" "" { Text "D:/PiLC/PiLC/PiLC VHDL Lib/SDRam/READ_DATA_FIFO.vhd" 102 0 0 } } { "../../PiLC VHDL Lib/SDRam/SDRAM_CONTROL.vhd" "" { Text "D:/PiLC/PiLC/PiLC VHDL Lib/SDRam/SDRAM_CONTROL.vhd" 473 0 0 } } { "../../PiLC VHDL Lib/PiLC_Firmware_1_3.vhd" "" { Text "D:/PiLC/PiLC/PiLC VHDL Lib/PiLC_Firmware_1_3.vhd" 1089 0 0 } } { "PILC.bdf" "" { Schematic "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/PILC.bdf" { { -192 528 896 1312 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643268889719 "|PILC|PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|altsyncram_ho41:fifo_ram|ram_block5a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PiLC_Firmware_1_3:inst1\|SDRAM_CONTROL:DRAM\|READ_DATA_FIFO:FIFO_RD_DATA_OUT\|dcfifo:dcfifo_component\|dcfifo_iam1:auto_generated\|altsyncram_ho41:fifo_ram\|q_b\[37\] " "Synthesized away node \"PiLC_Firmware_1_3:inst1\|SDRAM_CONTROL:DRAM\|READ_DATA_FIFO:FIFO_RD_DATA_OUT\|dcfifo:dcfifo_component\|dcfifo_iam1:auto_generated\|altsyncram_ho41:fifo_ram\|q_b\[37\]\"" {  } { { "db/altsyncram_ho41.tdf" "" { Text "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/db/altsyncram_ho41.tdf" 1151 2 0 } } { "db/dcfifo_iam1.tdf" "" { Text "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/db/dcfifo_iam1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "../../PiLC VHDL Lib/SDRam/READ_DATA_FIFO.vhd" "" { Text "D:/PiLC/PiLC/PiLC VHDL Lib/SDRam/READ_DATA_FIFO.vhd" 102 0 0 } } { "../../PiLC VHDL Lib/SDRam/SDRAM_CONTROL.vhd" "" { Text "D:/PiLC/PiLC/PiLC VHDL Lib/SDRam/SDRAM_CONTROL.vhd" 473 0 0 } } { "../../PiLC VHDL Lib/PiLC_Firmware_1_3.vhd" "" { Text "D:/PiLC/PiLC/PiLC VHDL Lib/PiLC_Firmware_1_3.vhd" 1089 0 0 } } { "PILC.bdf" "" { Schematic "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/PILC.bdf" { { -192 528 896 1312 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643268889719 "|PILC|PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|altsyncram_ho41:fifo_ram|ram_block5a37"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1643268889719 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1643268889719 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "PiLC_Firmware_1_3:inst1\|InOut_Unit:IO2\|Ex GND node " "The node \"PiLC_Firmware_1_3:inst1\|InOut_Unit:IO2\|Ex\" is fed by GND" {  } { { "../../PiLC VHDL Lib/inout_unit.vhd" "" { Text "D:/PiLC/PiLC/PiLC VHDL Lib/inout_unit.vhd" 18 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1643268890308 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "PiLC_Firmware_1_3:inst1\|InOut_Unit:IO4\|Ex GND node " "The node \"PiLC_Firmware_1_3:inst1\|InOut_Unit:IO4\|Ex\" is fed by GND" {  } { { "../../PiLC VHDL Lib/inout_unit.vhd" "" { Text "D:/PiLC/PiLC/PiLC VHDL Lib/inout_unit.vhd" 18 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1643268890308 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Analysis & Synthesis" 0 -1 1643268890308 ""}
{ "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS_HDR" "" "Removed fan-outs from the following always-disabled I/O buffers" { { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "PiLC_Firmware_1_3:inst1\|InOut_Unit:IO2\|Int PiLC_Firmware_1_3:inst1\|InOut_Unit:IO2\|Ex " "Removed fan-out from the always-disabled I/O buffer \"PiLC_Firmware_1_3:inst1\|InOut_Unit:IO2\|Int\" to the node \"PiLC_Firmware_1_3:inst1\|InOut_Unit:IO2\|Ex\"" {  } { { "../../PiLC VHDL Lib/inout_unit.vhd" "" { Text "D:/PiLC/PiLC/PiLC VHDL Lib/inout_unit.vhd" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1643268890310 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "PiLC_Firmware_1_3:inst1\|InOut_Unit:IO4\|Int PiLC_Firmware_1_3:inst1\|InOut_Unit:IO4\|Ex " "Removed fan-out from the always-disabled I/O buffer \"PiLC_Firmware_1_3:inst1\|InOut_Unit:IO4\|Int\" to the node \"PiLC_Firmware_1_3:inst1\|InOut_Unit:IO4\|Ex\"" {  } { { "../../PiLC VHDL Lib/inout_unit.vhd" "" { Text "D:/PiLC/PiLC/PiLC VHDL Lib/inout_unit.vhd" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1643268890310 ""}  } {  } 0 13027 "Removed fan-outs from the following always-disabled I/O buffers" 1 0 "Analysis & Synthesis" 0 -1 1643268890310 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "db/a_graycounter_r57.tdf" "" { Text "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/db/a_graycounter_r57.tdf" 33 2 0 } } { "db/a_graycounter_p57.tdf" "" { Text "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/db/a_graycounter_p57.tdf" 33 2 0 } } { "db/a_graycounter_r57.tdf" "" { Text "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/db/a_graycounter_r57.tdf" 43 2 0 } } { "db/a_graycounter_njc.tdf" "" { Text "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/db/a_graycounter_njc.tdf" 33 2 0 } } { "db/a_graycounter_p57.tdf" "" { Text "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/db/a_graycounter_p57.tdf" 41 2 0 } } { "db/a_graycounter_njc.tdf" "" { Text "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/db/a_graycounter_njc.tdf" 43 2 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1643268890312 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1643268890312 ""}
{ "Warning" "WMLS_MLS_DISABLED_OE" "" "TRI or OPNDRN buffers permanently disabled" { { "Warning" "WMLS_MLS_NODE_NAME" "PiLC_Firmware_1_3:inst1\|InOut_Unit:IO1\|Ex~synth " "Node \"PiLC_Firmware_1_3:inst1\|InOut_Unit:IO1\|Ex~synth\"" {  } { { "../../PiLC VHDL Lib/inout_unit.vhd" "" { Text "D:/PiLC/PiLC/PiLC VHDL Lib/inout_unit.vhd" 18 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643268890448 ""} { "Warning" "WMLS_MLS_NODE_NAME" "PiLC_Firmware_1_3:inst1\|InOut_Unit:IO3\|Ex~synth " "Node \"PiLC_Firmware_1_3:inst1\|InOut_Unit:IO3\|Ex~synth\"" {  } { { "../../PiLC VHDL Lib/inout_unit.vhd" "" { Text "D:/PiLC/PiLC/PiLC VHDL Lib/inout_unit.vhd" 18 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643268890448 ""} { "Warning" "WMLS_MLS_NODE_NAME" "PiLC_Firmware_1_3:inst1\|InOut_Unit:IO5\|Ex~synth " "Node \"PiLC_Firmware_1_3:inst1\|InOut_Unit:IO5\|Ex~synth\"" {  } { { "../../PiLC VHDL Lib/inout_unit.vhd" "" { Text "D:/PiLC/PiLC/PiLC VHDL Lib/inout_unit.vhd" 18 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643268890448 ""} { "Warning" "WMLS_MLS_NODE_NAME" "PiLC_Firmware_1_3:inst1\|InOut_Unit:IO6\|Ex~synth " "Node \"PiLC_Firmware_1_3:inst1\|InOut_Unit:IO6\|Ex~synth\"" {  } { { "../../PiLC VHDL Lib/inout_unit.vhd" "" { Text "D:/PiLC/PiLC/PiLC VHDL Lib/inout_unit.vhd" 18 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643268890448 ""} { "Warning" "WMLS_MLS_NODE_NAME" "PiLC_Firmware_1_3:inst1\|InOut_Unit:IO7\|Ex~synth " "Node \"PiLC_Firmware_1_3:inst1\|InOut_Unit:IO7\|Ex~synth\"" {  } { { "../../PiLC VHDL Lib/inout_unit.vhd" "" { Text "D:/PiLC/PiLC/PiLC VHDL Lib/inout_unit.vhd" 18 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643268890448 ""} { "Warning" "WMLS_MLS_NODE_NAME" "PiLC_Firmware_1_3:inst1\|InOut_Unit:IO8\|Ex~synth " "Node \"PiLC_Firmware_1_3:inst1\|InOut_Unit:IO8\|Ex~synth\"" {  } { { "../../PiLC VHDL Lib/inout_unit.vhd" "" { Text "D:/PiLC/PiLC/PiLC VHDL Lib/inout_unit.vhd" 18 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643268890448 ""} { "Warning" "WMLS_MLS_NODE_NAME" "PiLC_Firmware_1_3:inst1\|InOut_Unit:IO9\|Ex~synth " "Node \"PiLC_Firmware_1_3:inst1\|InOut_Unit:IO9\|Ex~synth\"" {  } { { "../../PiLC VHDL Lib/inout_unit.vhd" "" { Text "D:/PiLC/PiLC/PiLC VHDL Lib/inout_unit.vhd" 18 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643268890448 ""} { "Warning" "WMLS_MLS_NODE_NAME" "PiLC_Firmware_1_3:inst1\|InOut_Unit:IO10\|Ex~synth " "Node \"PiLC_Firmware_1_3:inst1\|InOut_Unit:IO10\|Ex~synth\"" {  } { { "../../PiLC VHDL Lib/inout_unit.vhd" "" { Text "D:/PiLC/PiLC/PiLC VHDL Lib/inout_unit.vhd" 18 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643268890448 ""} { "Warning" "WMLS_MLS_NODE_NAME" "PiLC_Firmware_1_3:inst1\|InOut_Unit:IO11\|Ex~synth " "Node \"PiLC_Firmware_1_3:inst1\|InOut_Unit:IO11\|Ex~synth\"" {  } { { "../../PiLC VHDL Lib/inout_unit.vhd" "" { Text "D:/PiLC/PiLC/PiLC VHDL Lib/inout_unit.vhd" 18 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643268890448 ""} { "Warning" "WMLS_MLS_NODE_NAME" "PiLC_Firmware_1_3:inst1\|InOut_Unit:IO12\|Ex~synth " "Node \"PiLC_Firmware_1_3:inst1\|InOut_Unit:IO12\|Ex~synth\"" {  } { { "../../PiLC VHDL Lib/inout_unit.vhd" "" { Text "D:/PiLC/PiLC/PiLC VHDL Lib/inout_unit.vhd" 18 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643268890448 ""} { "Warning" "WMLS_MLS_NODE_NAME" "PiLC_Firmware_1_3:inst1\|InOut_Unit:IO13\|Ex~synth " "Node \"PiLC_Firmware_1_3:inst1\|InOut_Unit:IO13\|Ex~synth\"" {  } { { "../../PiLC VHDL Lib/inout_unit.vhd" "" { Text "D:/PiLC/PiLC/PiLC VHDL Lib/inout_unit.vhd" 18 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643268890448 ""} { "Warning" "WMLS_MLS_NODE_NAME" "PiLC_Firmware_1_3:inst1\|InOut_Unit:IO14\|Ex~synth " "Node \"PiLC_Firmware_1_3:inst1\|InOut_Unit:IO14\|Ex~synth\"" {  } { { "../../PiLC VHDL Lib/inout_unit.vhd" "" { Text "D:/PiLC/PiLC/PiLC VHDL Lib/inout_unit.vhd" 18 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643268890448 ""} { "Warning" "WMLS_MLS_NODE_NAME" "PiLC_Firmware_1_3:inst1\|InOut_Unit:IO15\|Ex~synth " "Node \"PiLC_Firmware_1_3:inst1\|InOut_Unit:IO15\|Ex~synth\"" {  } { { "../../PiLC VHDL Lib/inout_unit.vhd" "" { Text "D:/PiLC/PiLC/PiLC VHDL Lib/inout_unit.vhd" 18 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643268890448 ""} { "Warning" "WMLS_MLS_NODE_NAME" "PiLC_Firmware_1_3:inst1\|InOut_Unit:IO16\|Ex~synth " "Node \"PiLC_Firmware_1_3:inst1\|InOut_Unit:IO16\|Ex~synth\"" {  } { { "../../PiLC VHDL Lib/inout_unit.vhd" "" { Text "D:/PiLC/PiLC/PiLC VHDL Lib/inout_unit.vhd" 18 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643268890448 ""}  } {  } 0 13008 "TRI or OPNDRN buffers permanently disabled" 1 0 "Analysis & Synthesis" 0 -1 1643268890448 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DCLK GND " "Pin \"DCLK\" is stuck at GND" {  } { { "PILC.bdf" "" { Schematic "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/PILC.bdf" { { -48 352 528 -32 "DCLK" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1643268890449 "|PILC|DCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATAIN GND " "Pin \"DATAIN\" is stuck at GND" {  } { { "PILC.bdf" "" { Schematic "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/PILC.bdf" { { -32 352 528 -16 "DATAIN" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1643268890449 "|PILC|DATAIN"} { "Warning" "WMLS_MLS_STUCK_PIN" "NSCO VCC " "Pin \"NSCO\" is stuck at VCC" {  } { { "PILC.bdf" "" { Schematic "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/PILC.bdf" { { -16 352 528 0 "NSCO" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1643268890449 "|PILC|NSCO"} { "Warning" "WMLS_MLS_STUCK_PIN" "IO_Event_Out GND " "Pin \"IO_Event_Out\" is stuck at GND" {  } { { "PILC.bdf" "" { Schematic "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/PILC.bdf" { { 120 352 528 136 "IO_Event_Out" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1643268890449 "|PILC|IO_Event_Out"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "PILC.bdf" "" { Schematic "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/PILC.bdf" { { 224 896 1072 240 "DRAM_CS_N" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1643268890449 "|PILC|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADXL345_CS VCC " "Pin \"ADXL345_CS\" is stuck at VCC" {  } { { "PILC.bdf" "" { Schematic "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/PILC.bdf" { { 56 352 528 72 "ADXL345_CS" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1643268890449 "|PILC|ADXL345_CS"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADCL345_clk GND " "Pin \"ADCL345_clk\" is stuck at GND" {  } { { "PILC.bdf" "" { Schematic "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/PILC.bdf" { { 24 352 528 40 "ADCL345_clk" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1643268890449 "|PILC|ADCL345_clk"} { "Warning" "WMLS_MLS_STUCK_PIN" "SPI_MISO GND " "Pin \"SPI_MISO\" is stuck at GND" {  } { { "PILC.bdf" "" { Schematic "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/PILC.bdf" { { -72 352 528 -56 "SPI_MISO" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1643268890449 "|PILC|SPI_MISO"} { "Warning" "WMLS_MLS_STUCK_PIN" "Event_Out\[15\] GND " "Pin \"Event_Out\[15\]\" is stuck at GND" {  } { { "PILC.bdf" "" { Schematic "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/PILC.bdf" { { 96 352 528 112 "Event_Out\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1643268890449 "|PILC|Event_Out[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Event_Out\[14\] GND " "Pin \"Event_Out\[14\]\" is stuck at GND" {  } { { "PILC.bdf" "" { Schematic "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/PILC.bdf" { { 96 352 528 112 "Event_Out\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1643268890449 "|PILC|Event_Out[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Event_Out\[13\] GND " "Pin \"Event_Out\[13\]\" is stuck at GND" {  } { { "PILC.bdf" "" { Schematic "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/PILC.bdf" { { 96 352 528 112 "Event_Out\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1643268890449 "|PILC|Event_Out[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Event_Out\[12\] GND " "Pin \"Event_Out\[12\]\" is stuck at GND" {  } { { "PILC.bdf" "" { Schematic "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/PILC.bdf" { { 96 352 528 112 "Event_Out\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1643268890449 "|PILC|Event_Out[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Event_Out\[11\] GND " "Pin \"Event_Out\[11\]\" is stuck at GND" {  } { { "PILC.bdf" "" { Schematic "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/PILC.bdf" { { 96 352 528 112 "Event_Out\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1643268890449 "|PILC|Event_Out[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Event_Out\[10\] GND " "Pin \"Event_Out\[10\]\" is stuck at GND" {  } { { "PILC.bdf" "" { Schematic "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/PILC.bdf" { { 96 352 528 112 "Event_Out\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1643268890449 "|PILC|Event_Out[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Event_Out\[9\] GND " "Pin \"Event_Out\[9\]\" is stuck at GND" {  } { { "PILC.bdf" "" { Schematic "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/PILC.bdf" { { 96 352 528 112 "Event_Out\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1643268890449 "|PILC|Event_Out[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Event_Out\[8\] GND " "Pin \"Event_Out\[8\]\" is stuck at GND" {  } { { "PILC.bdf" "" { Schematic "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/PILC.bdf" { { 96 352 528 112 "Event_Out\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1643268890449 "|PILC|Event_Out[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Event_Out\[7\] GND " "Pin \"Event_Out\[7\]\" is stuck at GND" {  } { { "PILC.bdf" "" { Schematic "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/PILC.bdf" { { 96 352 528 112 "Event_Out\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1643268890449 "|PILC|Event_Out[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Event_Out\[6\] GND " "Pin \"Event_Out\[6\]\" is stuck at GND" {  } { { "PILC.bdf" "" { Schematic "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/PILC.bdf" { { 96 352 528 112 "Event_Out\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1643268890449 "|PILC|Event_Out[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Event_Out\[5\] GND " "Pin \"Event_Out\[5\]\" is stuck at GND" {  } { { "PILC.bdf" "" { Schematic "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/PILC.bdf" { { 96 352 528 112 "Event_Out\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1643268890449 "|PILC|Event_Out[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Event_Out\[4\] GND " "Pin \"Event_Out\[4\]\" is stuck at GND" {  } { { "PILC.bdf" "" { Schematic "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/PILC.bdf" { { 96 352 528 112 "Event_Out\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1643268890449 "|PILC|Event_Out[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Event_Out\[3\] GND " "Pin \"Event_Out\[3\]\" is stuck at GND" {  } { { "PILC.bdf" "" { Schematic "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/PILC.bdf" { { 96 352 528 112 "Event_Out\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1643268890449 "|PILC|Event_Out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Event_Out\[2\] GND " "Pin \"Event_Out\[2\]\" is stuck at GND" {  } { { "PILC.bdf" "" { Schematic "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/PILC.bdf" { { 96 352 528 112 "Event_Out\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1643268890449 "|PILC|Event_Out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Event_Out\[1\] GND " "Pin \"Event_Out\[1\]\" is stuck at GND" {  } { { "PILC.bdf" "" { Schematic "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/PILC.bdf" { { 96 352 528 112 "Event_Out\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1643268890449 "|PILC|Event_Out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Event_Out\[0\] GND " "Pin \"Event_Out\[0\]\" is stuck at GND" {  } { { "PILC.bdf" "" { Schematic "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/PILC.bdf" { { 96 352 528 112 "Event_Out\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1643268890449 "|PILC|Event_Out[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 1 0 "Analysis & Synthesis" 0 -1 1643268890449 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1643268890525 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "688 " "688 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1643268890961 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643268891153 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_63k1 " "Entity dcfifo_63k1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_gd9:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_gd9:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1643268891347 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_fd9:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_fd9:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1643268891347 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1643268891347 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_iam1 " "Entity dcfifo_iam1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_jd9:dffpipe11\|dffe12a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_jd9:dffpipe11\|dffe12a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1643268891347 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_hd9:dffpipe6\|dffe7a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_hd9:dffpipe6\|dffe7a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1643268891347 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1643268891347 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_p2k1 " "Entity dcfifo_p2k1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ed9:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ed9:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1643268891347 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_dd9:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_dd9:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1643268891347 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1643268891347 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Analysis & Synthesis" 0 -1 1643268891347 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED" "*ws_dgrp\|dffpipe_gd9:dffpipe15\|dffe16a* clock or keeper or register or port or pin or cell or partition " "Ignored filter: *ws_dgrp\|dffpipe_gd9:dffpipe15\|dffe16a* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } {  } 0 332173 "Ignored filter: %1!s! could not be matched with a %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643268891350 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON" "set_false_path Argument <to> is not an object ID " "Ignored set_false_path: Argument <to> is not an object ID" {  } {  } 0 332048 "Ignored %1!s!: %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643268891350 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED" "*ws_dgrp\|dffpipe_ed9:dffpipe15\|dffe16a* clock or keeper or register or port or pin or cell or partition " "Ignored filter: *ws_dgrp\|dffpipe_ed9:dffpipe15\|dffe16a* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } {  } 0 332173 "Ignored filter: %1!s! could not be matched with a %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643268891351 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON" "set_false_path Argument <to> is not an object ID " "Ignored set_false_path: Argument <to> is not an object ID" {  } {  } 0 332048 "Ignored %1!s!: %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643268891351 ""}
{ "Info" "ISTA_SDC_FOUND" "PILC.sdc " "Reading SDC File: 'PILC.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Analysis & Synthesis" 0 -1 1643268891352 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "PILC.sdc 213 *ws_dgrp\|dffpipe_gd9:dffpipe15\|dffe16a* keeper " "Ignored filter at PILC.sdc(213): *ws_dgrp\|dffpipe_gd9:dffpipe15\|dffe16a* could not be matched with a keeper" {  } { { "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/PILC.sdc" "" { Text "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/PILC.sdc" 213 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1643268891356 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path PILC.sdc 213 Argument <to> is an empty collection " "Ignored set_false_path at PILC.sdc(213): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*rdptr_g*\}\] -to \[get_keepers \{*ws_dgrp\|dffpipe_gd9:dffpipe15\|dffe16a*\}\] " "set_false_path -from \[get_keepers \{*rdptr_g*\}\] -to \[get_keepers \{*ws_dgrp\|dffpipe_gd9:dffpipe15\|dffe16a*\}\]" {  } { { "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/PILC.sdc" "" { Text "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/PILC.sdc" 213 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1643268891356 ""}  } { { "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/PILC.sdc" "" { Text "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/PILC.sdc" 213 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1643268891356 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "PILC.sdc 217 *ws_dgrp\|dffpipe_ed9:dffpipe15\|dffe16a* keeper " "Ignored filter at PILC.sdc(217): *ws_dgrp\|dffpipe_ed9:dffpipe15\|dffe16a* could not be matched with a keeper" {  } { { "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/PILC.sdc" "" { Text "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/PILC.sdc" 217 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1643268891356 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path PILC.sdc 217 Argument <to> is an empty collection " "Ignored set_false_path at PILC.sdc(217): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*rdptr_g*\}\] -to \[get_keepers \{*ws_dgrp\|dffpipe_ed9:dffpipe15\|dffe16a*\}\] " "set_false_path -from \[get_keepers \{*rdptr_g*\}\] -to \[get_keepers \{*ws_dgrp\|dffpipe_ed9:dffpipe15\|dffe16a*\}\]" {  } { { "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/PILC.sdc" "" { Text "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/PILC.sdc" 217 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1643268891356 ""}  } { { "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/PILC.sdc" "" { Text "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/PILC.sdc" 217 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1643268891356 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Analysis & Synthesis" 0 -1 1643268891363 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 4 clocks " "Found 4 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1643268891363 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1643268891363 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000          clk " "  20.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1643268891363 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000     dram_clk " "  10.000     dram_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1643268891363 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "   6.666 inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1643268891363 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 inst2\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "  10.000 inst2\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1643268891363 ""}  } {  } 0 332111 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643268891363 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643268891384 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 2826 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 2826 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1643268891615 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643268891616 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1643268891633 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:00 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:00" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643268891634 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/output_files/PiLC.map.smsg " "Generated suppressed messages file D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/output_files/PiLC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643268891772 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1643268891946 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643268891946 ""}
{ "Info" "IAMERGE_SWEEP_DANGLING" "16 " "Optimize away 16 nodes that do not fanout to OUTPUT or BIDIR pins" { { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "PiLC_Firmware_1_3:inst1\|SDRAM_CONTROL:DRAM\|READ_DATA_FIFO:FIFO_RD_DATA_OUT\|dcfifo:dcfifo_component\|dcfifo_iam1:auto_generated\|dffpipe_id9:ws_bwp\|dffe10a\[4\] " "Node: \"PiLC_Firmware_1_3:inst1\|SDRAM_CONTROL:DRAM\|READ_DATA_FIFO:FIFO_RD_DATA_OUT\|dcfifo:dcfifo_component\|dcfifo_iam1:auto_generated\|dffpipe_id9:ws_bwp\|dffe10a\[4\]\"" {  } { { "db/dffpipe_id9.tdf" "" { Text "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/db/dffpipe_id9.tdf" 33 9 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1643268891988 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "PiLC_Firmware_1_3:inst1\|SDRAM_CONTROL:DRAM\|READ_DATA_FIFO:FIFO_RD_DATA_OUT\|dcfifo:dcfifo_component\|dcfifo_iam1:auto_generated\|dffpipe_id9:ws_brp\|dffe10a\[4\] " "Node: \"PiLC_Firmware_1_3:inst1\|SDRAM_CONTROL:DRAM\|READ_DATA_FIFO:FIFO_RD_DATA_OUT\|dcfifo:dcfifo_component\|dcfifo_iam1:auto_generated\|dffpipe_id9:ws_brp\|dffe10a\[4\]\"" {  } { { "db/dffpipe_id9.tdf" "" { Text "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/db/dffpipe_id9.tdf" 33 9 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1643268891988 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "PiLC_Firmware_1_3:inst1\|SDRAM_CONTROL:DRAM\|READ_DATA_FIFO:FIFO_RD_DATA_OUT\|dcfifo:dcfifo_component\|dcfifo_iam1:auto_generated\|dffpipe_id9:ws_bwp\|dffe10a\[3\] " "Node: \"PiLC_Firmware_1_3:inst1\|SDRAM_CONTROL:DRAM\|READ_DATA_FIFO:FIFO_RD_DATA_OUT\|dcfifo:dcfifo_component\|dcfifo_iam1:auto_generated\|dffpipe_id9:ws_bwp\|dffe10a\[3\]\"" {  } { { "db/dffpipe_id9.tdf" "" { Text "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/db/dffpipe_id9.tdf" 33 9 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1643268891988 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "PiLC_Firmware_1_3:inst1\|SDRAM_CONTROL:DRAM\|READ_DATA_FIFO:FIFO_RD_DATA_OUT\|dcfifo:dcfifo_component\|dcfifo_iam1:auto_generated\|dffpipe_id9:ws_brp\|dffe10a\[3\] " "Node: \"PiLC_Firmware_1_3:inst1\|SDRAM_CONTROL:DRAM\|READ_DATA_FIFO:FIFO_RD_DATA_OUT\|dcfifo:dcfifo_component\|dcfifo_iam1:auto_generated\|dffpipe_id9:ws_brp\|dffe10a\[3\]\"" {  } { { "db/dffpipe_id9.tdf" "" { Text "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/db/dffpipe_id9.tdf" 33 9 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1643268891988 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "PiLC_Firmware_1_3:inst1\|SDRAM_CONTROL:DRAM\|READ_DATA_FIFO:FIFO_RD_DATA_OUT\|dcfifo:dcfifo_component\|dcfifo_iam1:auto_generated\|dffpipe_id9:ws_bwp\|dffe10a\[2\] " "Node: \"PiLC_Firmware_1_3:inst1\|SDRAM_CONTROL:DRAM\|READ_DATA_FIFO:FIFO_RD_DATA_OUT\|dcfifo:dcfifo_component\|dcfifo_iam1:auto_generated\|dffpipe_id9:ws_bwp\|dffe10a\[2\]\"" {  } { { "db/dffpipe_id9.tdf" "" { Text "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/db/dffpipe_id9.tdf" 33 9 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1643268891988 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "PiLC_Firmware_1_3:inst1\|SDRAM_CONTROL:DRAM\|READ_DATA_FIFO:FIFO_RD_DATA_OUT\|dcfifo:dcfifo_component\|dcfifo_iam1:auto_generated\|dffpipe_id9:ws_brp\|dffe10a\[2\] " "Node: \"PiLC_Firmware_1_3:inst1\|SDRAM_CONTROL:DRAM\|READ_DATA_FIFO:FIFO_RD_DATA_OUT\|dcfifo:dcfifo_component\|dcfifo_iam1:auto_generated\|dffpipe_id9:ws_brp\|dffe10a\[2\]\"" {  } { { "db/dffpipe_id9.tdf" "" { Text "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/db/dffpipe_id9.tdf" 33 9 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1643268891988 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "PiLC_Firmware_1_3:inst1\|SDRAM_CONTROL:DRAM\|READ_DATA_FIFO:FIFO_RD_DATA_OUT\|dcfifo:dcfifo_component\|dcfifo_iam1:auto_generated\|dffpipe_id9:ws_bwp\|dffe10a\[1\] " "Node: \"PiLC_Firmware_1_3:inst1\|SDRAM_CONTROL:DRAM\|READ_DATA_FIFO:FIFO_RD_DATA_OUT\|dcfifo:dcfifo_component\|dcfifo_iam1:auto_generated\|dffpipe_id9:ws_bwp\|dffe10a\[1\]\"" {  } { { "db/dffpipe_id9.tdf" "" { Text "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/db/dffpipe_id9.tdf" 33 9 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1643268891988 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "PiLC_Firmware_1_3:inst1\|SDRAM_CONTROL:DRAM\|READ_DATA_FIFO:FIFO_RD_DATA_OUT\|dcfifo:dcfifo_component\|dcfifo_iam1:auto_generated\|dffpipe_id9:ws_brp\|dffe10a\[1\] " "Node: \"PiLC_Firmware_1_3:inst1\|SDRAM_CONTROL:DRAM\|READ_DATA_FIFO:FIFO_RD_DATA_OUT\|dcfifo:dcfifo_component\|dcfifo_iam1:auto_generated\|dffpipe_id9:ws_brp\|dffe10a\[1\]\"" {  } { { "db/dffpipe_id9.tdf" "" { Text "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/db/dffpipe_id9.tdf" 33 9 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1643268891988 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "PiLC_Firmware_1_3:inst1\|SDRAM_CONTROL:DRAM\|READ_DATA_FIFO:FIFO_RD_DATA_OUT\|dcfifo:dcfifo_component\|dcfifo_iam1:auto_generated\|dffpipe_id9:ws_bwp\|dffe10a\[0\] " "Node: \"PiLC_Firmware_1_3:inst1\|SDRAM_CONTROL:DRAM\|READ_DATA_FIFO:FIFO_RD_DATA_OUT\|dcfifo:dcfifo_component\|dcfifo_iam1:auto_generated\|dffpipe_id9:ws_bwp\|dffe10a\[0\]\"" {  } { { "db/dffpipe_id9.tdf" "" { Text "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/db/dffpipe_id9.tdf" 33 9 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1643268891988 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "PiLC_Firmware_1_3:inst1\|SDRAM_CONTROL:DRAM\|READ_DATA_FIFO:FIFO_RD_DATA_OUT\|dcfifo:dcfifo_component\|dcfifo_iam1:auto_generated\|dffpipe_id9:ws_brp\|dffe10a\[0\] " "Node: \"PiLC_Firmware_1_3:inst1\|SDRAM_CONTROL:DRAM\|READ_DATA_FIFO:FIFO_RD_DATA_OUT\|dcfifo:dcfifo_component\|dcfifo_iam1:auto_generated\|dffpipe_id9:ws_brp\|dffe10a\[0\]\"" {  } { { "db/dffpipe_id9.tdf" "" { Text "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/db/dffpipe_id9.tdf" 33 9 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1643268891988 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "PiLC_Firmware_1_3:inst1\|SDRAM_CONTROL:DRAM\|READ_DATA_FIFO:FIFO_RD_DATA_OUT\|dcfifo:dcfifo_component\|dcfifo_iam1:auto_generated\|dffpipe_id9:ws_bwp\|dffe10a\[5\] " "Node: \"PiLC_Firmware_1_3:inst1\|SDRAM_CONTROL:DRAM\|READ_DATA_FIFO:FIFO_RD_DATA_OUT\|dcfifo:dcfifo_component\|dcfifo_iam1:auto_generated\|dffpipe_id9:ws_bwp\|dffe10a\[5\]\"" {  } { { "db/dffpipe_id9.tdf" "" { Text "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/db/dffpipe_id9.tdf" 33 9 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1643268891988 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "PiLC_Firmware_1_3:inst1\|SDRAM_CONTROL:DRAM\|READ_DATA_FIFO:FIFO_RD_DATA_OUT\|dcfifo:dcfifo_component\|dcfifo_iam1:auto_generated\|dffpipe_id9:ws_brp\|dffe10a\[5\] " "Node: \"PiLC_Firmware_1_3:inst1\|SDRAM_CONTROL:DRAM\|READ_DATA_FIFO:FIFO_RD_DATA_OUT\|dcfifo:dcfifo_component\|dcfifo_iam1:auto_generated\|dffpipe_id9:ws_brp\|dffe10a\[5\]\"" {  } { { "db/dffpipe_id9.tdf" "" { Text "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/db/dffpipe_id9.tdf" 33 9 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1643268891988 ""}  } {  } 0 35003 "Optimize away %1!d! nodes that do not fanout to OUTPUT or BIDIR pins" 0 0 "Analysis & Synthesis" 0 -1 1643268891988 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DATAOUT " "No output dependent on input pin \"DATAOUT\"" {  } { { "PILC.bdf" "" { Schematic "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/PILC.bdf" { { 0 352 528 16 "DATAOUT" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1643268892028 "|PILC|DATAOUT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADXL345_Int " "No output dependent on input pin \"ADXL345_Int\"" {  } { { "PILC.bdf" "" { Schematic "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/PILC.bdf" { { 72 360 536 88 "ADXL345_Int" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1643268892028 "|PILC|ADXL345_Int"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SPI_CLK " "No output dependent on input pin \"SPI_CLK\"" {  } { { "PILC.bdf" "" { Schematic "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/PILC.bdf" { { -120 360 536 -104 "SPI_CLK" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1643268892028 "|PILC|SPI_CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SPI_MOSI " "No output dependent on input pin \"SPI_MOSI\"" {  } { { "PILC.bdf" "" { Schematic "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/PILC.bdf" { { -104 360 536 -88 "SPI_MOSI" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1643268892028 "|PILC|SPI_MOSI"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SPI_EN " "No output dependent on input pin \"SPI_EN\"" {  } { { "PILC.bdf" "" { Schematic "D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.2/PILC.bdf" { { -88 360 536 -72 "SPI_EN" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1643268892028 "|PILC|SPI_EN"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1643268892028 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "759 " "Implemented 759 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1643268892028 ""} { "Info" "ICUT_CUT_TM_OPINS" "46 " "Implemented 46 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1643268892028 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "33 " "Implemented 33 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1643268892028 ""} { "Info" "ICUT_CUT_TM_LCELLS" "612 " "Implemented 612 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1643268892028 ""} { "Info" "ICUT_CUT_TM_RAMS" "60 " "Implemented 60 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1643268892028 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1643268892028 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1643268892028 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 65 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 65 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4891 " "Peak virtual memory: 4891 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1643268892063 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 27 08:34:52 2022 " "Processing ended: Thu Jan 27 08:34:52 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1643268892063 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1643268892063 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1643268892063 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1643268892063 ""}
