// Seed: 1159535711
module module_0;
  wire id_2, id_3, id_4;
  assign id_2 = id_1;
  wire id_5;
  wire id_6;
  wire id_7;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  output wire id_14;
  inout wire id_13;
  inout wire id_12;
  inout wire id_11;
  output wire id_10;
  inout wire id_9;
  input wire id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  supply0 id_15 = 1;
  assign id_10[1] = id_13;
  id_16 :
  assert property (@(posedge id_6 or negedge id_16) 1) id_15 = 1;
  module_0 modCall_1 ();
  wire id_17 = id_8.id_17;
  wire id_18;
endmodule
