// Seed: 211149897
module module_0 ();
  logic [7:0] id_2;
  always @(posedge id_1) begin
    wait (id_1);
    cover (id_2);
  end
  assign id_2 = id_1[1==1 : 1];
endmodule
module module_0 #(
    parameter id_11 = 32'd57,
    parameter id_12 = 32'd93
) (
    id_1,
    access,
    id_2,
    module_1,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_10;
  inout wire id_9;
  input wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  defparam id_11.id_12 = "" == 1; module_0();
endmodule
