/*
 * Copyright (c) 2015, NVIDIA CORPORATION.  All rights reserved.
 *
 * This program is free software; you can redistribute it and/or modify it
 * under the terms and conditions of the GNU General Public License,
 * version 2, as published by the Free Software Foundation.
 *
 * This program is distributed in the hope it will be useful, but WITHOUT
 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
 * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
 * more details.
 */

#ifndef _DT_BINDINGS_PADCTRL_TEGRA186_PADS_H
#define _DT_BINDINGS_PADCTRL_TEGRA186_PADS_H

#define TEGRA186_IO_PAD_DDR_DVI		0
#define TEGRA186_IO_PAD_DDR_GMI		1
#define TEGRA186_IO_PAD_DDR_SDMMC2	2
#define TEGRA186_IO_PAD_DDR_SPI		3
#define TEGRA186_IO_PAD_UFS		4
#define TEGRA186_IO_PAD_MEM		5
#define TEGRA186_IO_PAD_MEM1		6
#define TEGRA186_IO_PAD_DBG		7
#define TEGRA186_IO_PAD_SPI		8
#define TEGRA186_IO_PAD_AO_HV		9
#define TEGRA186_IO_PAD_AUDIO_HV	10
#define TEGRA186_IO_PAD_DMIC_HV		11
#define TEGRA186_IO_PAD_GPIO_HV		12
#define TEGRA186_IO_PAD_SDMMC1_HV	14
#define TEGRA186_IO_PAD_SDMMC2_HV	15
#define TEGRA186_IO_PAD_SDMMC3_HV	16

#define IO_PAD_VOLTAGE_1_2V	1200000
#define IO_PAD_VOLTAGE_1_8V	1800000
#define IO_PAD_VOLTAGE_3_3V	3300000

#endif
