
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.033927                       # Number of seconds simulated
sim_ticks                                 33927082470                       # Number of ticks simulated
final_tick                               605430005589                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 299727                       # Simulator instruction rate (inst/s)
host_op_rate                                   383902                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2190309                       # Simulator tick rate (ticks/s)
host_mem_usage                               16932460                       # Number of bytes of host memory used
host_seconds                                 15489.63                       # Real time elapsed on the host
sim_insts                                  4642668299                       # Number of instructions simulated
sim_ops                                    5946501157                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1846656                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       615424                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         2560                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       531584                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data      1134464                       # Number of bytes read from this memory
system.physmem.bytes_read::total              4136192                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         2560                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            8064                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1802368                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1802368                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        14427                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         4808                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           20                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         4153                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         8863                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 32314                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           14081                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                14081                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        60365                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     54430144                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        52819                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     18139609                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        75456                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     15668427                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        49046                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     33438301                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               121914167                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        60365                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        52819                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        75456                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        49046                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             237686                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          53124757                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               53124757                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          53124757                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        60365                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     54430144                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        52819                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     18139609                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        75456                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     15668427                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        49046                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     33438301                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              175038924                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                81359911                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        28429826                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     24857161                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1801341                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     14177237                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        13675772                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2042862                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        56549                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     33524070                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             158174019                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           28429826                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15718634                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             32562840                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        8845031                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       4225347                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         16524699                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       713526                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     77345703                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.353926                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.167682                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        44782863     57.90%     57.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1615613      2.09%     59.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2950805      3.82%     63.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2769400      3.58%     67.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         4556787      5.89%     73.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         4750254      6.14%     79.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1125057      1.45%     80.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          847488      1.10%     81.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13947436     18.03%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     77345703                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.349433                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.944127                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        34579724                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      4095735                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         31516302                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       125695                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       7028237                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3095194                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         5205                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     176970909                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1380                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       7028237                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        36031823                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1644085                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       446700                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         30177328                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2017521                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     172325516                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           18                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        690305                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       816267                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    228823009                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    784334991                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    784334991                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    148896161                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        79926837                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        20312                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9944                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          5389705                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     26500470                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      5759755                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        96667                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1850840                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         163094751                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        19866                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137675826                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       182342                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     48917036                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    134266519                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           22                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     77345703                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.780006                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.840821                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     26985094     34.89%     34.89% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     14407532     18.63%     53.52% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12488691     16.15%     69.66% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7674236      9.92%     79.58% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8036201     10.39%     89.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4722605      6.11%     96.08% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2091953      2.70%     98.79% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       556471      0.72%     99.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       382920      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     77345703                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         541450     66.26%     66.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        174749     21.39%     87.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       100904     12.35%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    107988916     78.44%     78.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1085229      0.79%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9921      0.01%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     23693934     17.21%     96.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4897826      3.56%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137675826                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.692183                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             817103                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005935                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    353696800                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    212032081                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133181207                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138492929                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       338691                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7570399                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          743                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          428                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      1406400                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       7028237                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1047471                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        59124                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    163114620                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       189134                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     26500470                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      5759755                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9944                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         30129                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          222                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          428                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       959006                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1061604                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2020610                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    135100626                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     22772239                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2575200                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            27549778                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20419719                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4777539                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.660531                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133330072                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133181207                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         81828471                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        199695931                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.636939                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.409765                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000002                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    113611585                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     49503675                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        19844                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1806100                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     70317466                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.615695                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.316734                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     32506985     46.23%     46.23% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     14846457     21.11%     67.34% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8308027     11.82%     79.16% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      2817849      4.01%     83.16% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      2693055      3.83%     86.99% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1119539      1.59%     88.59% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      3001921      4.27%     92.86% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       874978      1.24%     94.10% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      4148655      5.90%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     70317466                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000002                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     113611585                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23283426                       # Number of memory references committed
system.switch_cpus0.commit.loads             18930071                       # Number of loads committed
system.switch_cpus0.commit.membars               9922                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17789105                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         99179496                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1536069                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      4148655                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           229284071                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          333264567                       # The number of ROB writes
system.switch_cpus0.timesIdled                  30673                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                4014208                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000002                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            113611585                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000002                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.813599                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.813599                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.229107                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.229107                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       624924761                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      174572781                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      182408813                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         19844                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                81359911                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        29692896                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     24208191                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1983235                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     12493453                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        11589809                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3199207                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        87762                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     29706015                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             163134450                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           29692896                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     14789016                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             36218263                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       10543133                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5011604                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           61                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         14659097                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       957672                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     79471420                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.543340                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.294596                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        43253157     54.43%     54.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2399001      3.02%     57.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         4459889      5.61%     63.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         4465002      5.62%     68.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2766425      3.48%     72.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2208243      2.78%     74.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1378583      1.73%     76.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1298280      1.63%     78.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        17242840     21.70%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     79471420                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.364957                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.005096                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        30969873                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4955201                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         34797379                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       213787                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       8535179                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5023169                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          318                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     195708802                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1598                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       8535179                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        33212196                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         949488                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       927608                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         32725503                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      3121442                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     188759827                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           37                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1301567                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       952814                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    265128387                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    880595752                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    880595752                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    163802803                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       101325539                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        33544                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        16128                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          8681593                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     17449799                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      8916575                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       112055                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      3033459                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         177911631                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        32256                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        141681665                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       279747                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     60220806                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    184200043                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples     79471420                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.782800                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.897516                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     27172399     34.19%     34.19% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     17300339     21.77%     55.96% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11408240     14.36%     70.32% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7488139      9.42%     79.74% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7901455      9.94%     89.68% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3794214      4.77%     94.46% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3022708      3.80%     98.26% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       684117      0.86%     99.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       699809      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     79471420                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         882915     72.57%     72.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        167183     13.74%     86.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       166502     13.69%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    118513554     83.65%     83.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1903194      1.34%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16128      0.01%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13704557      9.67%     94.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7544232      5.32%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     141681665                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.741419                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1216600                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008587                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    364331096                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    238165008                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    138430539                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     142898265                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       439874                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      6771614                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         1877                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          317                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2152078                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       8535179                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         486407                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        84543                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    177943894                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       353118                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     17449799                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      8916575                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        16128                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         66163                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          317                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1240873                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1100424                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2341297                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    139797950                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13075177                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1883714                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    7                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            20439546                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19823532                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7364369                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.718266                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             138474215                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            138430539                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         88214191                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        253181938                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.701459                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.348422                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     95398809                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    117463780                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     60480538                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        32256                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2007130                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     70936241                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.655906                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.149844                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     26852814     37.85%     37.85% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     19900885     28.05%     65.91% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8270593     11.66%     77.57% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4124855      5.81%     83.38% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4111111      5.80%     89.18% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1660585      2.34%     91.52% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1665283      2.35%     93.87% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       892843      1.26%     95.13% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3457272      4.87%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     70936241                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     95398809                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     117463780                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              17442677                       # Number of memory references committed
system.switch_cpus1.commit.loads             10678183                       # Number of loads committed
system.switch_cpus1.commit.membars              16128                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          16954737                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        105825727                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2422729                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3457272                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           245423287                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          364429364                       # The number of ROB writes
system.switch_cpus1.timesIdled                  30326                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1888491                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           95398809                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            117463780                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     95398809                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.852840                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.852840                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.172553                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.172553                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       627976861                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      192321909                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      179786984                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         32256                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                81359911                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        30317614                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     24739510                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2022522                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     12798026                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        11970620                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3136217                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        88859                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     31414004                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             164761944                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           30317614                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     15106837                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             35727360                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       10546011                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       5436482                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           14                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         15292495                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       777781                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     81084502                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.512441                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.330723                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        45357142     55.94%     55.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2919366      3.60%     59.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         4403940      5.43%     64.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3042182      3.75%     68.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2137945      2.64%     71.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2092737      2.58%     73.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1253920      1.55%     75.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2690946      3.32%     78.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        17186324     21.20%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     81084502                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.372636                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.025100                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        32307915                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      5657266                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         34112782                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       500313                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       8506213                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5104348                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          516                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     197295510                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         2410                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       8506213                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        34111123                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         473993                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      2578538                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         32772861                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      2641763                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     191417778                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           19                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1107015                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       897461                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    268365511                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    890988424                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    890988424                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    165426937                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       102938482                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        34506                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        16478                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          7848322                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     17576048                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      8990647                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       111803                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      2554353                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         178458346                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        32888                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        142623573                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       282918                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     59420257                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    181730654                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           64                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     81084502                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.758950                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.917673                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     29481392     36.36%     36.36% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     16119519     19.88%     56.24% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11526258     14.22%     70.45% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7693781      9.49%     79.94% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7806394      9.63%     89.57% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3744463      4.62%     94.19% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3323751      4.10%     98.29% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       631754      0.78%     99.07% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       757190      0.93%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     81084502                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         775240     70.90%     70.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult            11      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        154389     14.12%     85.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       163790     14.98%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    119273432     83.63%     83.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1805876      1.27%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        16412      0.01%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     14024833      9.83%     94.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7503020      5.26%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     142623573                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.752996                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1093430                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.007667                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    367707992                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    237911935                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    138679799                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     143717003                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       447648                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      6811069                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         5835                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          448                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2150984                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked           55                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       8506213                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         244641                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        47254                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    178491236                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       622006                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     17576048                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      8990647                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        16476                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         40138                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            2                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          448                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1230256                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1101797                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2332053                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    140002994                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13112845                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2620575                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            20430614                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        19897245                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7317769                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.720786                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             138739994                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            138679799                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         89840733                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        255146736                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.704523                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.352114                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     96210447                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    118589584                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     59901801                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        32824                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2038577                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     72578289                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.633954                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.172053                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     28216988     38.88%     38.88% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     20569394     28.34%     67.22% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      7780428     10.72%     77.94% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4358171      6.00%     83.94% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3672600      5.06%     89.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1644890      2.27%     91.27% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1569202      2.16%     93.43% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1078169      1.49%     94.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3688447      5.08%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     72578289                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     96210447                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     118589584                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              17604630                       # Number of memory references committed
system.switch_cpus2.commit.loads             10764971                       # Number of loads committed
system.switch_cpus2.commit.membars              16412                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17199993                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        106761670                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2450363                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3688447                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           247381227                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          365494564                       # The number of ROB writes
system.switch_cpus2.timesIdled                  16324                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 275409                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           96210447                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            118589584                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     96210447                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.845645                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.845645                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.182529                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.182529                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       628835739                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      192818752                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      181413579                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         32824                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                81359911                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        29027425                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     23614898                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      1940459                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups     12332217                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits        11444353                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         2985220                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        85552                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     32108519                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             158567875                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           29027425                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     14429573                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             33311970                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        9961437                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       5503941                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines         15688058                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       769197                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     78912503                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.475385                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.295033                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        45600533     57.79%     57.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         1789587      2.27%     60.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         2331141      2.95%     63.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         3534983      4.48%     67.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         3431144      4.35%     71.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2605006      3.30%     75.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1549522      1.96%     77.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         2329447      2.95%     80.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        15741140     19.95%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     78912503                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.356778                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.948968                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        33173063                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      5395794                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         32104081                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles       251723                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       7987840                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      4920832                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          263                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     189706748                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1296                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       7987840                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        34921927                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         960607                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      1877121                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         30565506                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      2599500                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     184196756                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          842                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents       1123671                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       816233                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents           46                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands    256632163                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    857866601                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    857866601                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    159559391                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        97072740                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        38679                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        21675                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          7352666                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     17073343                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      9049604                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       174150                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      3053450                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         171211241                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        36807                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        137902231                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued       255389                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     55699699                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined    169391470                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         5655                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     78912503                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.747533                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.896047                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     27676945     35.07%     35.07% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     17258246     21.87%     56.94% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     11174439     14.16%     71.10% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      7582442      9.61%     80.71% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      7107540      9.01%     89.72% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      3789285      4.80%     94.52% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      2790950      3.54%     98.06% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       835752      1.06%     99.12% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       696904      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     78912503                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         677227     69.36%     69.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             4      0.00%     69.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        138276     14.16%     83.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       160869     16.48%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    114754500     83.21%     83.21% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      1949492      1.41%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        15576      0.01%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     13612448      9.87%     94.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      7570215      5.49%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     137902231                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.694965                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             976376                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.007080                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    355948726                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    226948518                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    134029178                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     138878607                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       464137                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      6544193                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses         1993                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          811                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores      2301296                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked          389                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       7987840                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         571998                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        91236                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    171248048                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts      1120166                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     17073343                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      9049604                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        21231                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         68987                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          811                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1188516                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1090244                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2278760                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    135254469                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     12810844                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      2647758                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            20211723                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        18942732                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7400879                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.662422                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             134064599                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            134029178                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         86111862                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        241829309                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.647361                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.356085                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     93447790                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    114850709                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     56397655                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        31152                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      1972181                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     70924663                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.619334                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.149098                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     27593712     38.91%     38.91% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     20265838     28.57%     67.48% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      7458731     10.52%     78.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4272376      6.02%     84.02% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      3569811      5.03%     89.05% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      1774024      2.50%     91.55% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1736055      2.45%     94.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       748341      1.06%     95.06% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      3505775      4.94%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     70924663                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     93447790                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     114850709                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              17277458                       # Number of memory references committed
system.switch_cpus3.commit.loads             10529150                       # Number of loads committed
system.switch_cpus3.commit.membars              15576                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          16472926                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        103521603                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2343450                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      3505775                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           238667252                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          350488823                       # The number of ROB writes
system.switch_cpus3.timesIdled                  30232                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                2447408                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           93447790                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            114850709                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     93447790                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.870646                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.870646                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.148573                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.148573                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       608664429                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      185116545                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      175210870                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         31152                       # number of misc regfile writes
system.l20.replacements                         14443                       # number of replacements
system.l20.tagsinuse                             8192                       # Cycle average of tags in use
system.l20.total_refs                          213270                       # Total number of references to valid blocks.
system.l20.sampled_refs                         22635                       # Sample count of references to valid blocks.
system.l20.avg_refs                          9.422134                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          185.268880                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     6.951948                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  5144.822465                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          2854.956706                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.022616                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000849                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.628030                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.348505                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        35162                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  35162                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            9350                       # number of Writeback hits
system.l20.Writeback_hits::total                 9350                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        35162                       # number of demand (read+write) hits
system.l20.demand_hits::total                   35162                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        35162                       # number of overall hits
system.l20.overall_hits::total                  35162                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        14427                       # number of ReadReq misses
system.l20.ReadReq_misses::total                14443                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        14427                       # number of demand (read+write) misses
system.l20.demand_misses::total                 14443                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        14427                       # number of overall misses
system.l20.overall_misses::total                14443                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2922544                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   2293322954                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     2296245498                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2922544                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   2293322954                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      2296245498                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2922544                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   2293322954                       # number of overall miss cycles
system.l20.overall_miss_latency::total     2296245498                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           16                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        49589                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              49605                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         9350                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             9350                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           16                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        49589                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               49605                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           16                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        49589                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              49605                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.290931                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.291160                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.290931                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.291160                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.290931                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.291160                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst       182659                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 158960.487558                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 158986.740843                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst       182659                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 158960.487558                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 158986.740843                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst       182659                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 158960.487558                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 158986.740843                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                2284                       # number of writebacks
system.l20.writebacks::total                     2284                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        14427                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           14443                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        14427                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            14443                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        14427                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           14443                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2740242                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   2128594030                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   2131334272                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2740242                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   2128594030                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   2131334272                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2740242                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   2128594030                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   2131334272                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.290931                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.291160                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.290931                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.291160                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.290931                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.291160                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 171265.125000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 147542.387884                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 147568.668005                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 171265.125000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 147542.387884                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 147568.668005                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 171265.125000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 147542.387884                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 147568.668005                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          4823                       # number of replacements
system.l21.tagsinuse                             8192                       # Cycle average of tags in use
system.l21.total_refs                          384867                       # Total number of references to valid blocks.
system.l21.sampled_refs                         13015                       # Sample count of references to valid blocks.
system.l21.avg_refs                         29.571033                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          262.550265                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    12.783764                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  2307.703938                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          5608.962032                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.032050                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.001561                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.281702                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.684688                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        32275                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  32275                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            9756                       # number of Writeback hits
system.l21.Writeback_hits::total                 9756                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        32275                       # number of demand (read+write) hits
system.l21.demand_hits::total                   32275                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        32275                       # number of overall hits
system.l21.overall_hits::total                  32275                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         4808                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 4822                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         4808                       # number of demand (read+write) misses
system.l21.demand_misses::total                  4822                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         4808                       # number of overall misses
system.l21.overall_misses::total                 4822                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      3108054                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    834365082                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      837473136                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      3108054                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    834365082                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       837473136                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      3108054                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    834365082                       # number of overall miss cycles
system.l21.overall_miss_latency::total      837473136                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        37083                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              37097                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         9756                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             9756                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        37083                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               37097                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        37083                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              37097                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.129655                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.129984                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.129655                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.129984                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.129655                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.129984                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 222003.857143                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 173536.830699                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 173677.547905                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 222003.857143                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 173536.830699                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 173677.547905                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 222003.857143                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 173536.830699                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 173677.547905                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                3244                       # number of writebacks
system.l21.writebacks::total                     3244                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         4808                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            4822                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         4808                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             4822                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         4808                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            4822                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2946314                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    778872899                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    781819213                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2946314                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    778872899                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    781819213                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2946314                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    778872899                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    781819213                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.129655                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.129984                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.129655                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.129984                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.129655                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.129984                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst       210451                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 161995.195300                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 162135.879925                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst       210451                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 161995.195300                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 162135.879925                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst       210451                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 161995.195300                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 162135.879925                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          4173                       # number of replacements
system.l22.tagsinuse                      8191.896035                       # Cycle average of tags in use
system.l22.total_refs                          339825                       # Total number of references to valid blocks.
system.l22.sampled_refs                         12365                       # Sample count of references to valid blocks.
system.l22.avg_refs                         27.482814                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          379.811686                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    16.493998                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  1986.608702                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          5808.981648                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.046364                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.002013                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.242506                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.709104                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999987                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        27803                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  27803                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks            9113                       # number of Writeback hits
system.l22.Writeback_hits::total                 9113                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        27803                       # number of demand (read+write) hits
system.l22.demand_hits::total                   27803                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        27803                       # number of overall hits
system.l22.overall_hits::total                  27803                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           20                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         4134                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 4154                       # number of ReadReq misses
system.l22.ReadExReq_misses::switch_cpus2.data           19                       # number of ReadExReq misses
system.l22.ReadExReq_misses::total                 19                       # number of ReadExReq misses
system.l22.demand_misses::switch_cpus2.inst           20                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         4153                       # number of demand (read+write) misses
system.l22.demand_misses::total                  4173                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           20                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         4153                       # number of overall misses
system.l22.overall_misses::total                 4173                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      3663351                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data    699982706                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total      703646057                       # number of ReadReq miss cycles
system.l22.ReadExReq_miss_latency::switch_cpus2.data      3800015                       # number of ReadExReq miss cycles
system.l22.ReadExReq_miss_latency::total      3800015                       # number of ReadExReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      3663351                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data    703782721                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total       707446072                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      3663351                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data    703782721                       # number of overall miss cycles
system.l22.overall_miss_latency::total      707446072                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           20                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        31937                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              31957                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks         9113                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total             9113                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data           19                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total               19                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           20                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        31956                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               31976                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           20                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        31956                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              31976                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.129442                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.129987                       # miss rate for ReadReq accesses
system.l22.ReadExReq_miss_rate::switch_cpus2.data            1                       # miss rate for ReadExReq accesses
system.l22.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.129960                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.130504                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.129960                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.130504                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 183167.550000                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 169323.344461                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 169389.999278                       # average ReadReq miss latency
system.l22.ReadExReq_avg_miss_latency::switch_cpus2.data 200000.789474                       # average ReadExReq miss latency
system.l22.ReadExReq_avg_miss_latency::total 200000.789474                       # average ReadExReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 183167.550000                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 169463.693956                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 169529.372634                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 183167.550000                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 169463.693956                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 169529.372634                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                2673                       # number of writebacks
system.l22.writebacks::total                     2673                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           20                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         4134                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            4154                       # number of ReadReq MSHR misses
system.l22.ReadExReq_mshr_misses::switch_cpus2.data           19                       # number of ReadExReq MSHR misses
system.l22.ReadExReq_mshr_misses::total            19                       # number of ReadExReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           20                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         4153                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             4173                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           20                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         4153                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            4173                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      3434970                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    652794720                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    656229690                       # number of ReadReq MSHR miss cycles
system.l22.ReadExReq_mshr_miss_latency::switch_cpus2.data      3584004                       # number of ReadExReq MSHR miss cycles
system.l22.ReadExReq_mshr_miss_latency::total      3584004                       # number of ReadExReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      3434970                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    656378724                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    659813694                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      3434970                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    656378724                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    659813694                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.129442                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.129987                       # mshr miss rate for ReadReq accesses
system.l22.ReadExReq_mshr_miss_rate::switch_cpus2.data            1                       # mshr miss rate for ReadExReq accesses
system.l22.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.129960                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.130504                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.129960                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.130504                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 171748.500000                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 157908.737300                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 157975.370727                       # average ReadReq mshr miss latency
system.l22.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 188631.789474                       # average ReadExReq mshr miss latency
system.l22.ReadExReq_avg_mshr_miss_latency::total 188631.789474                       # average ReadExReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 171748.500000                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 158049.295449                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 158114.951833                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 171748.500000                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 158049.295449                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 158114.951833                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                          8878                       # number of replacements
system.l23.tagsinuse                      8191.995953                       # Cycle average of tags in use
system.l23.total_refs                          595059                       # Total number of references to valid blocks.
system.l23.sampled_refs                         17070                       # Sample count of references to valid blocks.
system.l23.avg_refs                         34.859930                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks          347.323907                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst     9.075558                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data  3793.116741                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          4042.479747                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.042398                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.001108                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.463027                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.493467                       # Average percentage of cache occupancy
system.l23.occ_percent::total                1.000000                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.data        39750                       # number of ReadReq hits
system.l23.ReadReq_hits::total                  39750                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks           23629                       # number of Writeback hits
system.l23.Writeback_hits::total                23629                       # number of Writeback hits
system.l23.demand_hits::switch_cpus3.data        39750                       # number of demand (read+write) hits
system.l23.demand_hits::total                   39750                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.data        39750                       # number of overall hits
system.l23.overall_hits::total                  39750                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           13                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data         8863                       # number of ReadReq misses
system.l23.ReadReq_misses::total                 8876                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           13                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data         8863                       # number of demand (read+write) misses
system.l23.demand_misses::total                  8876                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           13                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data         8863                       # number of overall misses
system.l23.overall_misses::total                 8876                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst      2017638                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data   1329856374                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total     1331874012                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst      2017638                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data   1329856374                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total      1331874012                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst      2017638                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data   1329856374                       # number of overall miss cycles
system.l23.overall_miss_latency::total     1331874012                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           13                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data        48613                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total              48626                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks        23629                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total            23629                       # number of Writeback accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           13                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data        48613                       # number of demand (read+write) accesses
system.l23.demand_accesses::total               48626                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           13                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data        48613                       # number of overall (read+write) accesses
system.l23.overall_accesses::total              48626                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.182317                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.182536                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.182317                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.182536                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.182317                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.182536                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 155202.923077                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 150045.850615                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 150053.403785                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 155202.923077                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 150045.850615                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 150053.403785                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 155202.923077                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 150045.850615                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 150053.403785                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                5880                       # number of writebacks
system.l23.writebacks::total                     5880                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data         8863                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total            8876                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data         8863                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total             8876                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data         8863                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total            8876                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst      1867682                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data   1228662141                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total   1230529823                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst      1867682                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data   1228662141                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total   1230529823                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst      1867682                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data   1228662141                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total   1230529823                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.182317                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.182536                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.182317                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.182536                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.182317                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.182536                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 143667.846154                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 138628.245628                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 138635.626746                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 143667.846154                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 138628.245628                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 138635.626746                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 143667.846154                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 138628.245628                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 138635.626746                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               542.936247                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1016556792                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   543                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1872111.955801                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    15.936247                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.025539                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.870090                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     16524678                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       16524678                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     16524678                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        16524678                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     16524678                       # number of overall hits
system.cpu0.icache.overall_hits::total       16524678                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           21                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           21                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           21                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            21                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           21                       # number of overall misses
system.cpu0.icache.overall_misses::total           21                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      4206225                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      4206225                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      4206225                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      4206225                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      4206225                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      4206225                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     16524699                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     16524699                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     16524699                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     16524699                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     16524699                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     16524699                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 200296.428571                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 200296.428571                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 200296.428571                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 200296.428571                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 200296.428571                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 200296.428571                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            5                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            5                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            5                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2938821                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2938821                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2938821                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2938821                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2938821                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2938821                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 183676.312500                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 183676.312500                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 183676.312500                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 183676.312500                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 183676.312500                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 183676.312500                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 49589                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               246453035                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 49845                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4944.388304                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   211.305776                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    44.694224                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.825413                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.174587                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     20670261                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       20670261                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      4333492                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4333492                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9944                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9944                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9922                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9922                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     25003753                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        25003753                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     25003753                       # number of overall hits
system.cpu0.dcache.overall_hits::total       25003753                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       159335                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       159335                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       159335                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        159335                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       159335                       # number of overall misses
system.cpu0.dcache.overall_misses::total       159335                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  15312320026                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  15312320026                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  15312320026                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  15312320026                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  15312320026                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  15312320026                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     20829596                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     20829596                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9944                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9944                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     25163088                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     25163088                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     25163088                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     25163088                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.007649                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.007649                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.006332                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.006332                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.006332                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.006332                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 96101.421696                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 96101.421696                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 96101.421696                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 96101.421696                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 96101.421696                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 96101.421696                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         9350                       # number of writebacks
system.cpu0.dcache.writebacks::total             9350                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       109746                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       109746                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       109746                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       109746                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       109746                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       109746                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        49589                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        49589                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        49589                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        49589                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        49589                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        49589                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   2551398298                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   2551398298                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   2551398298                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   2551398298                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   2551398298                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   2551398298                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002381                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002381                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.001971                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001971                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.001971                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001971                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 51450.892295                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 51450.892295                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 51450.892295                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 51450.892295                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 51450.892295                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 51450.892295                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               462.995684                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1099298765                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2374295.388769                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.995684                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022429                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.741980                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     14659081                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       14659081                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     14659081                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        14659081                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     14659081                       # number of overall hits
system.cpu1.icache.overall_hits::total       14659081                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3665701                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3665701                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3665701                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3665701                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3665701                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3665701                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     14659097                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     14659097                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     14659097                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     14659097                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     14659097                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     14659097                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 229106.312500                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 229106.312500                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 229106.312500                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 229106.312500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 229106.312500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 229106.312500                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      3122054                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      3122054                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      3122054                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      3122054                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      3122054                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      3122054                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 223003.857143                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 223003.857143                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 223003.857143                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 223003.857143                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 223003.857143                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 223003.857143                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 37083                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               181301349                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 37339                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4855.549131                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   232.455817                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    23.544183                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.908031                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.091969                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9979895                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9979895                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6732756                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6732756                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        16128                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        16128                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16128                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16128                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16712651                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16712651                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16712651                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16712651                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        95869                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        95869                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        95869                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         95869                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        95869                       # number of overall misses
system.cpu1.dcache.overall_misses::total        95869                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   5377404129                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   5377404129                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   5377404129                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   5377404129                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   5377404129                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   5377404129                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10075764                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10075764                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6732756                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6732756                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        16128                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        16128                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16128                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16128                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16808520                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16808520                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16808520                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16808520                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009515                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009515                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005704                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005704                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005704                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005704                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 56091.167416                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 56091.167416                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 56091.167416                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 56091.167416                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 56091.167416                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 56091.167416                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         9756                       # number of writebacks
system.cpu1.dcache.writebacks::total             9756                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        58786                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        58786                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        58786                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        58786                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        58786                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        58786                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        37083                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        37083                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        37083                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        37083                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        37083                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        37083                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   1047293972                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   1047293972                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   1047293972                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   1047293972                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   1047293972                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   1047293972                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003680                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003680                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002206                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002206                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002206                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002206                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 28241.889060                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 28241.889060                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 28241.889060                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 28241.889060                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 28241.889060                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 28241.889060                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               463.810372                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1103233756                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   466                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2367454.412017                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    17.810372                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          446                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.028542                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.714744                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.743286                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     15292469                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       15292469                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     15292469                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        15292469                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     15292469                       # number of overall hits
system.cpu2.icache.overall_hits::total       15292469                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           26                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           26                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           26                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            26                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           26                       # number of overall misses
system.cpu2.icache.overall_misses::total           26                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      4918379                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      4918379                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      4918379                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      4918379                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      4918379                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      4918379                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     15292495                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     15292495                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     15292495                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     15292495                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     15292495                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     15292495                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000002                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000002                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 189168.423077                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 189168.423077                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 189168.423077                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 189168.423077                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 189168.423077                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 189168.423077                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            6                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            6                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            6                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           20                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           20                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           20                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           20                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           20                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           20                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      3687103                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      3687103                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      3687103                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      3687103                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      3687103                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      3687103                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 184355.150000                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 184355.150000                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 184355.150000                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 184355.150000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 184355.150000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 184355.150000                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 31956                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               176411236                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 32212                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               5476.568856                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   230.948434                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    25.051566                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.902142                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.097858                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9986295                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9986295                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      6806413                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       6806413                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        16447                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        16447                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        16412                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        16412                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     16792708                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        16792708                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     16792708                       # number of overall hits
system.cpu2.dcache.overall_hits::total       16792708                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        64349                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        64349                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          152                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          152                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        64501                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         64501                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        64501                       # number of overall misses
system.cpu2.dcache.overall_misses::total        64501                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   2611473748                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   2611473748                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data     30493564                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     30493564                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   2641967312                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   2641967312                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   2641967312                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   2641967312                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10050644                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10050644                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      6806565                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      6806565                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        16447                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        16447                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        16412                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        16412                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     16857209                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     16857209                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     16857209                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     16857209                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.006402                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.006402                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000022                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000022                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.003826                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.003826                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.003826                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.003826                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 40582.973286                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 40582.973286                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 200615.552632                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 200615.552632                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 40960.098479                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 40960.098479                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 40960.098479                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 40960.098479                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       251408                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets       251408                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         9113                       # number of writebacks
system.cpu2.dcache.writebacks::total             9113                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        32412                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        32412                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          133                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          133                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        32545                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        32545                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        32545                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        32545                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        31937                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        31937                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           19                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           19                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        31956                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        31956                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        31956                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        31956                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    918429152                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    918429152                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      3828419                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      3828419                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    922257571                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    922257571                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    922257571                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    922257571                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003178                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003178                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.001896                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.001896                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.001896                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.001896                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 28757.527382                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 28757.527382                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 201495.736842                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 201495.736842                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 28860.231913                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 28860.231913                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 28860.231913                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 28860.231913                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               495.996989                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1100741233                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2219236.356855                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    12.996989                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          483                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.020829                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.774038                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     15688038                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       15688038                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     15688038                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        15688038                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     15688038                       # number of overall hits
system.cpu3.icache.overall_hits::total       15688038                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           20                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           20                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           20                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            20                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           20                       # number of overall misses
system.cpu3.icache.overall_misses::total           20                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      3235833                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      3235833                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      3235833                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      3235833                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      3235833                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      3235833                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     15688058                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     15688058                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     15688058                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     15688058                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     15688058                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     15688058                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 161791.650000                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 161791.650000                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 161791.650000                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 161791.650000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 161791.650000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 161791.650000                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            7                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            7                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            7                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      2030638                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      2030638                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      2030638                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      2030638                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      2030638                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      2030638                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 156202.923077                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 156202.923077                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 156202.923077                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 156202.923077                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 156202.923077                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 156202.923077                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 48613                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               185577970                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 48869                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               3797.457898                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   233.571783                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    22.428217                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.912390                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.087610                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      9751923                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        9751923                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      6712809                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       6712809                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        16483                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        16483                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        15576                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        15576                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     16464732                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        16464732                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     16464732                       # number of overall hits
system.cpu3.dcache.overall_hits::total       16464732                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       121681                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       121681                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         3451                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         3451                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       125132                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        125132                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       125132                       # number of overall misses
system.cpu3.dcache.overall_misses::total       125132                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   6885599926                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   6885599926                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    450076234                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    450076234                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   7335676160                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   7335676160                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   7335676160                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   7335676160                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      9873604                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      9873604                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      6716260                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      6716260                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        16483                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        16483                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        15576                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        15576                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     16589864                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     16589864                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     16589864                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     16589864                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.012324                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.012324                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000514                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000514                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.007543                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.007543                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.007543                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.007543                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 56587.305545                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 56587.305545                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 130419.076789                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 130419.076789                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 58623.502861                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 58623.502861                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 58623.502861                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 58623.502861                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets      1755648                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets             20                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 87782.400000                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        23629                       # number of writebacks
system.cpu3.dcache.writebacks::total            23629                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        73068                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        73068                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         3451                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         3451                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        76519                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        76519                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        76519                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        76519                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        48613                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        48613                       # number of ReadReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        48613                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        48613                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        48613                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        48613                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   1664422414                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   1664422414                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   1664422414                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   1664422414                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   1664422414                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   1664422414                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004924                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004924                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002930                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002930                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002930                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002930                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 34238.216403                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 34238.216403                       # average ReadReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 34238.216403                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 34238.216403                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 34238.216403                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 34238.216403                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
