<?xml version="1.0" encoding="utf-8"?>
<Messages>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished File checks and directory preparation: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 223.492 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;Mersenne_Twister.cpp&apos; ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;heston_mc.cpp&apos; ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Source Code Analysis and Preprocessing: CPU user time: 24.69 seconds. CPU system time: 2.18 seconds. Elapsed time: 26.9 seconds; current allocated memory: 229.426 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-777]" key="HLS 200-777" tag="" content="Using interface defaults for &apos;Vivado&apos; flow target." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 89,331 instructions in the design after the &apos;Compile/Link&apos; phase of compilation. See the Design Size Report for more details: /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 57,569 instructions in the design after the &apos;Unroll/Inline (step 1)&apos; phase of compilation. See the Design Size Report for more details: /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 27,764 instructions in the design after the &apos;Unroll/Inline (step 2)&apos; phase of compilation. See the Design Size Report for more details: /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 27,575 instructions in the design after the &apos;Unroll/Inline (step 3)&apos; phase of compilation. See the Design Size Report for more details: /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 26,972 instructions in the design after the &apos;Unroll/Inline (step 4)&apos; phase of compilation. See the Design Size Report for more details: /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 32,640 instructions in the design after the &apos;Array/Struct (step 1)&apos; phase of compilation. See the Design Size Report for more details: /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 27,003 instructions in the design after the &apos;Array/Struct (step 2)&apos; phase of compilation. See the Design Size Report for more details: /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 27,003 instructions in the design after the &apos;Array/Struct (step 3)&apos; phase of compilation. See the Design Size Report for more details: /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 27,003 instructions in the design after the &apos;Array/Struct (step 4)&apos; phase of compilation. See the Design Size Report for more details: /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 27,006 instructions in the design after the &apos;Array/Struct (step 5)&apos; phase of compilation. See the Design Size Report for more details: /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 26,932 instructions in the design after the &apos;Performance (step 1)&apos; phase of compilation. See the Design Size Report for more details: /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 26,931 instructions in the design after the &apos;Performance (step 2)&apos; phase of compilation. See the Design Size Report for more details: /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 26,931 instructions in the design after the &apos;Performance (step 3)&apos; phase of compilation. See the Design Size Report for more details: /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 26,931 instructions in the design after the &apos;Performance (step 4)&apos; phase of compilation. See the Design Size Report for more details: /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 27,131 instructions in the design after the &apos;HW Transforms (step 1)&apos; phase of compilation. See the Design Size Report for more details: /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 26,333 instructions in the design after the &apos;HW Transforms (step 2)&apos; phase of compilation. See the Design Size Report for more details: /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-377]" key="HLS 214-377" tag="" content="Adding &apos;rng_state&apos; into disaggregation list because there&apos;s array-partition pragma applied on the struct field (heston_mc.cpp:92:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-210]" key="HLS 214-210" tag="" content="Disaggregating variable &apos;rng_state&apos; (heston_mc.cpp:91:11)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=214-210.html"/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;VITIS_LOOP_547_20&apos; is marked as complete unroll implied by the pipeline pragma (/home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_exp_apfixed.h:547:36)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;VITIS_LOOP_539_19&apos; is marked as complete unroll implied by the pipeline pragma (/home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_exp_apfixed.h:539:28)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;VITIS_LOOP_525_17&apos; is marked as complete unroll implied by the pipeline pragma (/home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_exp_apfixed.h:525:28)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;VITIS_LOOP_268_2&apos; is marked as complete unroll implied by the pipeline pragma (/home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_sqrt_apfixed.h:268:27)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;VITIS_LOOP_240_1&apos; is marked as complete unroll implied by the pipeline pragma (/home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_sqrt_apfixed.h:240:27)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;VITIS_LOOP_61_1&apos; is marked as complete unroll implied by the pipeline pragma (/home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_cordic_apfixed.h:61:22)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;VITIS_LOOP_703_1&apos; is marked as complete unroll implied by the pipeline pragma (/home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_log_apfixed.h:703:31)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;VITIS_LOOP_12_1&apos; is marked as complete unroll implied by the pipeline pragma (Mersenne_Twister.cpp:12:26)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_547_20&apos; (/home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_exp_apfixed.h:547:36) in function &apos;exp_reduce::exp&lt;65, 33&gt;&apos; completely with a factor of 64 (/home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_exp_apfixed.h:14:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_539_19&apos; (/home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_exp_apfixed.h:539:28) in function &apos;exp_reduce::exp&lt;65, 33&gt;&apos; completely with a factor of 27 (/home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_exp_apfixed.h:14:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_525_17&apos; (/home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_exp_apfixed.h:525:28) in function &apos;exp_reduce::exp&lt;65, 33&gt;&apos; completely with a factor of 65 (/home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_exp_apfixed.h:14:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_268_2&apos; (/home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_sqrt_apfixed.h:268:27) in function &apos;sqrt_fixed&lt;65, 33&gt;&apos; completely with a factor of 33 (/home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_sqrt_apfixed.h:17:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_240_1&apos; (/home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_sqrt_apfixed.h:240:27) in function &apos;sqrt_fixed&lt;65, 33&gt;&apos; completely with a factor of 17 (/home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_sqrt_apfixed.h:17:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_61_1&apos; (/home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_cordic_apfixed.h:61:22) in function &apos;cordic_apfixed::cordic_circ_apfixed&lt;34, 3, 0&gt;&apos; completely with a factor of 34 (/home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_cordic_apfixed.h:53:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-189]" key="HLS 214-189" tag="" content="Pipeline directive for loop &apos;VITIS_LOOP_61_1&apos; (/home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_cordic_apfixed.h:61:22) in function &apos;cordic_apfixed::cordic_circ_apfixed&lt;34, 3, 0&gt;&apos; has been removed because the loop is unrolled completely (/home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_cordic_apfixed.h:53:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_268_2&apos; (/home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_sqrt_apfixed.h:268:27) in function &apos;sqrt_fixed&lt;64, 32&gt;&apos; completely with a factor of 33 (/home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_sqrt_apfixed.h:17:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_240_1&apos; (/home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_sqrt_apfixed.h:240:27) in function &apos;sqrt_fixed&lt;64, 32&gt;&apos; completely with a factor of 16 (/home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_sqrt_apfixed.h:17:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_703_1&apos; (/home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_log_apfixed.h:703:31) in function &apos;log_apfixed_reduce::log&lt;32, 16&gt;&apos; completely with a factor of 32 (/home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_log_apfixed.h:474:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_268_2&apos; (/home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_sqrt_apfixed.h:268:27) in function &apos;sqrt_fixed&lt;32, 16&gt;&apos; completely with a factor of 17 (/home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_sqrt_apfixed.h:17:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_240_1&apos; (/home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_sqrt_apfixed.h:240:27) in function &apos;sqrt_fixed&lt;32, 16&gt;&apos; completely with a factor of 8 (/home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_sqrt_apfixed.h:17:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_12_1&apos; (Mersenne_Twister.cpp:12:26) in function &apos;mersenne_twister&apos; completely with a factor of 623 (Mersenne_Twister.cpp:4:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;void log_apfixed_reduce::range_reduce&lt;ap_fixed&lt;29, 7, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 4, 4, 24, 15&gt;(ap_ufixed&lt;24, -(4), (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;29, 7, (ap_q_mode)5, (ap_o_mode)3, 0&gt;&amp;, ap_ufixed&lt;15, -(((4) + (4)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0&gt;&amp;)&apos; into &apos;ap_ufixed&lt;15, -7, (ap_q_mode)5, (ap_o_mode)3, 0&gt; log_apfixed_reduce::log_traits&lt;2&gt;::range_reduction&lt;24&gt;(ap_ufixed&lt;24, -4, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;29, 7, (ap_q_mode)5, (ap_o_mode)3, 0&gt;&amp;)&apos; (/home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_log_apfixed.h:223:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;ap_ufixed&lt;15, -7, (ap_q_mode)5, (ap_o_mode)3, 0&gt; log_apfixed_reduce::log_traits&lt;2&gt;::range_reduction&lt;24&gt;(ap_ufixed&lt;24, -4, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;29, 7, (ap_q_mode)5, (ap_o_mode)3, 0&gt;&amp;)&apos; into &apos;ap_fixed&lt;32, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt; log_apfixed_reduce::log&lt;32, 16&gt;(ap_fixed&lt;32, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt;)&apos; (/home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_log_apfixed.h:474:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;void cordic_apfixed::circ_range_redux&lt;32, 16, 33&gt;(ap_ufixed&lt;32, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_uint&lt;2&gt;&amp;, ap_ufixed&lt;33, 1, (ap_q_mode)5, (ap_o_mode)3, 0&gt;&amp;)&apos; into &apos;void cordic_apfixed::generic_sincos&lt;32, 16&gt;(ap_fixed&lt;32, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;((32) - (16)) + (2), 2, (ap_q_mode)5, (ap_o_mode)3, 0&gt;&amp;, ap_fixed&lt;((32) - (16)) + (2), 2, (ap_q_mode)5, (ap_o_mode)3, 0&gt;&amp;) (.72)&apos; (/home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_cordic_apfixed.h:202:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;void cordic_apfixed::generic_sincos&lt;32, 16&gt;(ap_fixed&lt;32, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;((32) - (16)) + (2), 2, (ap_q_mode)5, (ap_o_mode)3, 0&gt;&amp;, ap_fixed&lt;((32) - (16)) + (2), 2, (ap_q_mode)5, (ap_o_mode)3, 0&gt;&amp;) (.72)&apos; into &apos;ap_fixed&lt;((32) - (16)) + (2), 2, (ap_q_mode)5, (ap_o_mode)3, 0&gt; hls::cos&lt;32, 16&gt;(ap_fixed&lt;32, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt;)&apos; (/home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/hls_math.h:1927:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;void cordic_apfixed::generic_sincos&lt;32, 16&gt;(ap_fixed&lt;32, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;((32) - (16)) + (2), 2, (ap_q_mode)5, (ap_o_mode)3, 0&gt;&amp;, ap_fixed&lt;((32) - (16)) + (2), 2, (ap_q_mode)5, (ap_o_mode)3, 0&gt;&amp;) (.72)&apos; into &apos;ap_fixed&lt;((32) - (16)) + (2), 2, (ap_q_mode)5, (ap_o_mode)3, 0&gt; hls::sin&lt;32, 16&gt;(ap_fixed&lt;32, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt;)&apos; (/home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/hls_math.h:1908:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;rng_state.state_array&apos;: Cyclic partitioning with factor 4 on dimension 1. (heston_mc.cpp:91:11)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Compiling Optimization and Transform: CPU user time: 6.32 seconds. CPU system time: 0.76 seconds. Elapsed time: 7.21 seconds; current allocated memory: 230.336 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 230.336 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1467" tag="" content="Starting code transformations ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Standard Transforms: CPU user time: 0.2 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.23 seconds; current allocated memory: 246.668 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1472" tag="" content="Checking synthesizability ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Checking Synthesizability: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 251.816 MB." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-401]" key="XFORM_IFCONV_STATUS_239" tag="" content="Performing if-conversion on hyperblock to (/home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_sqrt_apfixed.h:346:1) in function &apos;sqrt_fixed&lt;65, 33&gt;&apos;... converting 230 basic blocks." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-401]" key="XFORM_IFCONV_STATUS_239" tag="" content="Performing if-conversion on hyperblock to (/home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_sqrt_apfixed.h:346:1) in function &apos;sqrt_fixed&lt;64, 32&gt;&apos;... converting 227 basic blocks." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-401]" key="XFORM_IFCONV_STATUS_239" tag="" content="Performing if-conversion on hyperblock from (/home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_sqrt_apfixed.h:197:13) to (/home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_sqrt_apfixed.h:346:1) in function &apos;sqrt_fixed&lt;32, 16&gt;&apos;... converting 115 basic blocks." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-401]" key="XFORM_IFCONV_STATUS_239" tag="" content="Performing if-conversion on hyperblock from (heston_mc.cpp:9:9) to (heston_mc.cpp:31:1) in function &apos;rng_box_muller&apos;... converting 13 basic blocks." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-401]" key="XFORM_IFCONV_STATUS_239" tag="" content="Performing if-conversion on hyperblock from (/home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_log_apfixed.h:702:42) to (/home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_log_apfixed.h:722:17) in function &apos;log_apfixed_reduce::log&lt;32, 16&gt;&apos;... converting 33 basic blocks." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-401]" key="XFORM_IFCONV_STATUS_239" tag="" content="Performing if-conversion on hyperblock from (/home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_cordic_apfixed.h:201:37) to (/home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/hls_math.h:1913:3) in function &apos;hls::sin&lt;32, 16&gt;&apos;... converting 9 basic blocks." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-401]" key="XFORM_IFCONV_STATUS_239" tag="" content="Performing if-conversion on hyperblock from (/home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_cordic_apfixed.h:201:37) to (/home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/hls_math.h:1932:3) in function &apos;hls::cos&lt;32, 16&gt;&apos;... converting 9 basic blocks." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-401]" key="XFORM_IFCONV_STATUS_239" tag="" content="Performing if-conversion on hyperblock to (/home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_exp_apfixed.h:927:1) in function &apos;exp_reduce::exp&lt;65, 33&gt;&apos;... converting 5 basic blocks." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-401]" key="XFORM_IFCONV_STATUS_239" tag="" content="Performing if-conversion on hyperblock in function &apos;cordic_apfixed::cordic_circ_apfixed&lt;34, 3, 0&gt;&apos;... converting 94 basic blocks." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-602]" key="XFORM_AUTO_INLINE_STATUS_223" tag="" content="Inlining function &apos;hls::cos&lt;32, 16&gt;&apos; into &apos;rng_box_muller&apos; (heston_mc.cpp:29) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-602]" key="XFORM_AUTO_INLINE_STATUS_223" tag="" content="Inlining function &apos;hls::sin&lt;32, 16&gt;&apos; into &apos;rng_box_muller&apos; (heston_mc.cpp:30) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-11]" key="XFORM_EXPR_BALANCE_STATUS_178" tag="" content="Balancing expressions in function &apos;log_apfixed_reduce::log&lt;32, 16&gt;&apos; (/home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_log_apfixed.h:152:6)...3 expression(s) balanced." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-11]" key="XFORM_EXPR_BALANCE_STATUS_178" tag="" content="Balancing expressions in function &apos;exp_reduce::exp&lt;65, 33&gt;&apos; (/home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_exp_apfixed.h:527:1)...28 expression(s) balanced." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Loop, function and other optimizations: CPU user time: 0.98 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.01 seconds; current allocated memory: 296.145 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Architecture Synthesis: CPU user time: 0.87 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.92 seconds; current allocated memory: 424.629 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1317" tag="" content="Starting hardware synthesis ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1385" tag="" content="Synthesizing &apos;heston_mc_kernel&apos; ..." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;sqrt_fixed&lt;32, 16&gt;&apos; to &apos;sqrt_fixed_32_16_s&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;log&lt;32, 16&gt;&apos; to &apos;log_32_16_s&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;sqrt_fixed&lt;64, 32&gt;&apos; to &apos;sqrt_fixed_64_32_s&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;cordic_circ_apfixed&lt;34, 3, 0&gt;&apos; to &apos;cordic_circ_apfixed_34_3_0_s&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;sqrt_fixed&lt;65, 33&gt;&apos; to &apos;sqrt_fixed_65_33_s&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;exp&lt;65, 33&gt;&apos; to &apos;exp_65_33_s&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;mersenne_twister&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_46" tag="" content="Pipelining function &apos;mersenne_twister&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;mersenne_twister&apos; (function &apos;mersenne_twister&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;store&apos; operation 0 bit (&apos;state_state_array_0_addr_156_write_ln44&apos;, Mersenne_Twister.cpp:44) of variable &apos;x&apos;, Mersenne_Twister.cpp:43 on array &apos;state_state_array_0&apos; and &apos;load&apos; operation 32 bit (&apos;state_state_array_0_load&apos;, Mersenne_Twister.cpp:30) on array &apos;state_state_array_0&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;mersenne_twister&apos; (function &apos;mersenne_twister&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;store&apos; operation 0 bit (&apos;state_state_array_0_addr_156_write_ln44&apos;, Mersenne_Twister.cpp:44) of variable &apos;x&apos;, Mersenne_Twister.cpp:43 on array &apos;state_state_array_0&apos; and &apos;store&apos; operation 0 bit (&apos;state_state_array_0_addr_write_ln9&apos;, Mersenne_Twister.cpp:9) of variable &apos;seed_read&apos;, Mersenne_Twister.cpp:3 on array &apos;state_state_array_0&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;mersenne_twister&apos; (function &apos;mersenne_twister&apos;): Unable to schedule &apos;store&apos; operation 0 bit (&apos;state_state_array_0_addr_2_write_ln15&apos;, Mersenne_Twister.cpp:15) of variable &apos;seed&apos;, Mersenne_Twister.cpp:14 on array &apos;state_state_array_0&apos; due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array &apos;state_state_array_0&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;mersenne_twister&apos; (function &apos;mersenne_twister&apos;): Unable to schedule &apos;store&apos; operation 0 bit (&apos;state_state_array_0_addr_write_ln9&apos;, Mersenne_Twister.cpp:9) of variable &apos;seed_read&apos;, Mersenne_Twister.cpp:3 on array &apos;state_state_array_0&apos; due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array &apos;state_state_array_0&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;mersenne_twister&apos; (function &apos;mersenne_twister&apos;): Unable to schedule &apos;store&apos; operation 0 bit (&apos;state_state_array_0_addr_15_write_ln15&apos;, Mersenne_Twister.cpp:15) of variable &apos;seed&apos;, Mersenne_Twister.cpp:14 on array &apos;state_state_array_0&apos; due to limited memory ports (II = 67). Please consider using a memory core with more ports or partitioning the array &apos;state_state_array_0&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;mersenne_twister&apos; (function &apos;mersenne_twister&apos;): Unable to schedule &apos;store&apos; operation 0 bit (&apos;state_state_array_0_addr_85_write_ln15&apos;, Mersenne_Twister.cpp:15) of variable &apos;seed&apos;, Mersenne_Twister.cpp:14 on array &apos;state_state_array_0&apos; due to limited memory ports (II = 74). Please consider using a memory core with more ports or partitioning the array &apos;state_state_array_0&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-885.html"/>
	<Message severity="INFO" prefix="[Common 17-41]" key="Common 17-41" tag="" content="Interrupt caught. Command should exit soon." resolution=""/>
</Messages>
