# Extra1-Linter

åœ¨ `2023.2` ç‰ˆæœ¬çš„é¸é …ä¸­ï¼ŒXilinx å¢è¨­ `RTL ANALYSIS` çš„åŠŸèƒ½ï¼Œå¹«åŠ©ç¨‹å¼è¨­è¨ˆå¸«å€‘æª¢æŸ¥ RTL èªæ³•ï¼Œä¸¦ææ—©å¯Ÿè¦ºåˆ°æ½›åœ¨çš„å±éšªï¼Œ Linter æœƒåˆ†ææ‰€æœ‰åŠ å…¥ Design Sources çš„ Verilog/VHDL æª”æ¡ˆï¼Œä¸»è¦æª¢æŸ¥èªæ³•æ­£ç¢ºæ€§ã€èªæ„éŒ¯èª¤ã€æ½›åœ¨å•é¡Œï¼ˆå¦‚ combinational loopã€æœªé€£æ¥è¨Šè™Ÿç­‰ï¼‰

![Linter](./png/Linter.png)

> ğŸ“Œ **å‚™è¨»ï¼šç‚ºä»€éº¼æ²’è·‘ Synthesis ä¹Ÿèƒ½çœ‹åˆ°é›»è·¯åœ–ï¼Ÿ**
>
> Vivado çš„ `Run Linter` å’Œ `RTL Viewer` æ‰€ç”¢ç”Ÿçš„é›»è·¯åœ–ï¼Œä¸¦ä¸æ˜¯ä¾†è‡ªå¯¦éš›çš„Synthesis çµæœï¼Œ
> è€Œæ˜¯é€é **Elaborated Designï¼ˆRTL èªæ„å±•é–‹ï¼‰** æ‰€å»ºç«‹çš„æ¨¡çµ„çµæ§‹åœ–ã€‚
>
> Elaborated Design æ˜¯ Vivado åœ¨å‰ç¶œåˆéšæ®µæ ¹æ“šåŸå§‹ RTL ç¨‹å¼ï¼ˆVerilog/VHDLï¼‰åšéœæ…‹åˆ†æå¾Œï¼Œ
> å°‡ `module`ã€`always`ã€`assign` ç­‰é‚è¼¯è‡ªå‹•å»ºæ§‹æˆçµæ§‹åŒ–åœ–å½¢ã€‚
>
> - ä¸ç¶“ Synthesis ç›´æ¥åœ¨ `Open Elaborated Design` ä¸­çœ‹åˆ° RTL æ¶æ§‹åœ–
> - é€é `Run Linter` å°å±•é–‹å¾Œçš„é‚è¼¯é€²è¡Œéœæ…‹åˆ†æï¼ˆå¦‚ï¼šcombinational loopã€æœªä½¿ç”¨ bitï¼‰
