# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../CRC16.srcs/sources_1/new/CRC16.vhd" \
"../../../../CRC16.srcs/sources_1/new/CRC16_deserializer.vhd" \
"../../../../CRC16.srcs/sources_1/new/CRC16_tb.vhd" \

# Do not sort compile order
nosort
