(* use_dsp48="no" *) (* use_dsp="no" *) module top  (y, clk, wire3, wire2, wire1, wire0);
  output wire [(32'h18b):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(2'h2):(1'h0)] wire3;
  input wire signed [(2'h2):(1'h0)] wire2;
  input wire signed [(4'hf):(1'h0)] wire1;
  input wire signed [(3'h7):(1'h0)] wire0;
  wire signed [(2'h3):(1'h0)] wire37;
  wire signed [(3'h6):(1'h0)] wire36;
  wire signed [(4'h9):(1'h0)] wire35;
  wire signed [(5'h11):(1'h0)] wire34;
  wire signed [(4'ha):(1'h0)] wire33;
  wire signed [(5'h11):(1'h0)] wire32;
  wire signed [(5'h10):(1'h0)] wire31;
  wire [(3'h7):(1'h0)] wire30;
  reg signed [(5'h13):(1'h0)] reg29 = (1'h0);
  reg [(2'h2):(1'h0)] reg28 = (1'h0);
  reg [(3'h4):(1'h0)] reg27 = (1'h0);
  reg signed [(5'h11):(1'h0)] reg26 = (1'h0);
  reg [(3'h6):(1'h0)] reg25 = (1'h0);
  reg signed [(5'h11):(1'h0)] reg24 = (1'h0);
  reg signed [(4'h9):(1'h0)] reg22 = (1'h0);
  reg [(4'hd):(1'h0)] reg21 = (1'h0);
  reg [(4'hf):(1'h0)] reg20 = (1'h0);
  reg [(3'h7):(1'h0)] reg19 = (1'h0);
  reg signed [(3'h4):(1'h0)] reg17 = (1'h0);
  reg [(5'h11):(1'h0)] reg15 = (1'h0);
  reg [(5'h10):(1'h0)] reg14 = (1'h0);
  reg signed [(5'h11):(1'h0)] reg13 = (1'h0);
  reg [(4'h9):(1'h0)] reg12 = (1'h0);
  reg [(3'h5):(1'h0)] reg11 = (1'h0);
  reg [(5'h10):(1'h0)] reg10 = (1'h0);
  reg [(5'h14):(1'h0)] reg9 = (1'h0);
  reg [(4'ha):(1'h0)] reg8 = (1'h0);
  reg [(2'h3):(1'h0)] reg6 = (1'h0);
  reg [(2'h2):(1'h0)] reg5 = (1'h0);
  reg [(3'h5):(1'h0)] reg4 = (1'h0);
  reg [(5'h11):(1'h0)] reg23 = (1'h0);
  reg signed [(5'h13):(1'h0)] forvar18 = (1'h0);
  reg signed [(2'h2):(1'h0)] reg16 = (1'h0);
  reg signed [(4'h8):(1'h0)] forvar12 = (1'h0);
  reg [(4'hb):(1'h0)] forvar5 = (1'h0);
  reg [(5'h13):(1'h0)] reg7 = (1'h0);
  assign y = {wire37,
                 wire36,
                 wire35,
                 wire34,
                 wire33,
                 wire32,
                 wire31,
                 wire30,
                 reg29,
                 reg28,
                 reg27,
                 reg26,
                 reg25,
                 reg24,
                 reg22,
                 reg21,
                 reg20,
                 reg19,
                 reg17,
                 reg15,
                 reg14,
                 reg13,
                 reg12,
                 reg11,
                 reg10,
                 reg9,
                 reg8,
                 reg6,
                 reg5,
                 reg4,
                 reg23,
                 forvar18,
                 reg16,
                 forvar12,
                 forvar5,
                 reg7,
                 (1'h0)};
  always
    @(posedge clk) begin
      reg4 <= ((~{$signed($unsigned(wire3)), wire2[(1'h0):(1'h0)]}) ?
          $unsigned($unsigned({(&wire2),
              wire1[(1'h0):(1'h0)]})) : $unsigned((~^(~|(~^wire2)))));
      if ((wire2[(1'h0):(1'h0)] >> (~|$unsigned((!(8'ha9))))))
        begin
          reg5 <= reg4;
          reg6 <= ($signed((~^{$signed((8'h9e)), {wire1, wire3}})) ?
              (~&"KnlFVbn") : ("fwoDqOZ" > $unsigned($unsigned(wire1[(4'hb):(2'h2)]))));
          if ((({(reg5 ? $signed(wire2) : $unsigned(reg6)),
              (-wire1[(4'hd):(4'h9)])} + "EY") - $signed(wire1[(3'h6):(1'h0)])))
            begin
              reg7 = ((({reg5, (8'hb1)} && (|{wire0,
                  wire3})) << "Ot9JzPPGdywvotYW") >> $signed($unsigned(reg5)));
              reg8 <= (reg5[(1'h1):(1'h1)] ?
                  {"ksuunDziN1s"} : reg6[(1'h1):(1'h0)]);
              reg9 <= (^~{$unsigned(reg6)});
              reg10 <= ((wire1[(3'h6):(2'h2)] ?
                      $unsigned((8'hb8)) : "YdehqOA6Xbi") ?
                  ($signed("OIWSdP9LEK96") ?
                      reg8[(4'h9):(1'h1)] : ($signed($signed(wire2)) ?
                          wire2 : {$signed((8'hb4))})) : ($signed(wire0[(3'h5):(3'h4)]) << $unsigned(((wire3 + (8'ha0)) ?
                      $signed((8'had)) : (8'hbb)))));
            end
          else
            begin
              reg8 <= ((+(~|((^wire1) ? wire3 : (~|reg5)))) ?
                  wire1[(2'h3):(2'h2)] : {$signed(reg5), "iKtw"});
              reg9 <= (("" ?
                  (&"2s") : $unsigned(($signed(wire0) && reg5[(1'h0):(1'h0)]))) ~^ reg7[(5'h12):(1'h0)]);
            end
        end
      else
        begin
          for (forvar5 = (1'h0); (forvar5 < (1'h0)); forvar5 = (forvar5 + (1'h1)))
            begin
              reg6 <= {{("6VwK3f07pB87g" ? "Ul" : $signed("p"))}, (~^reg6)};
              reg8 <= (~^(~($unsigned($signed(reg7)) == $signed($unsigned(reg10)))));
            end
          reg9 <= ($unsigned(reg8[(4'h9):(3'h7)]) & (~|$unsigned($unsigned((~reg4)))));
          reg10 <= forvar5[(2'h3):(1'h0)];
        end
      if ($signed("Qr1ZE98ugH6t4ZP"))
        begin
          reg11 <= (reg10 == (reg5[(1'h1):(1'h1)] == $signed(wire0[(3'h5):(2'h2)])));
          if (reg6)
            begin
              reg12 <= $unsigned("7Cmbwxl8n");
              reg13 <= ({{$signed((+reg8)), reg6[(2'h3):(1'h1)]}} ?
                  $unsigned(((reg10[(4'ha):(2'h3)] | $unsigned(wire0)) ^ reg5)) : $unsigned((~^wire3[(1'h0):(1'h0)])));
              reg14 <= ({reg6[(1'h0):(1'h0)]} ?
                  (($signed((wire2 ?
                      reg10 : wire3)) <= ((^wire3) != (reg9 == forvar5))) || $unsigned((reg8 ~^ ""))) : (reg10 ~^ ("rw" ?
                      (^~((7'h41) || reg10)) : $signed((8'hb8)))));
              reg15 <= reg6;
            end
          else
            begin
              reg12 <= forvar5[(4'ha):(4'ha)];
              reg13 <= ($signed(reg10) ~^ $unsigned((($unsigned(wire2) ?
                      wire1 : (&reg6)) ?
                  ((^~reg11) == reg8) : (reg11 && $unsigned(wire0)))));
              reg14 <= reg9;
            end
        end
      else
        begin
          reg11 <= "1b26IxTo28KSIb8zQ";
          for (forvar12 = (1'h0); (forvar12 < (1'h0)); forvar12 = (forvar12 + (1'h1)))
            begin
              reg13 <= "w2CTmQgsT422khTDc";
            end
          reg16 = (((((&reg15) ? $signed(reg8) : "0TKm0uW0GDK") ?
                  reg7 : ($signed(reg15) < $signed(wire0))) && ((reg15[(5'h11):(4'he)] == $signed(reg15)) ?
                  (+$unsigned(reg7)) : (((8'ha4) ?
                      reg14 : wire2) && (^~reg12)))) ?
              $unsigned(((+(|reg7)) <<< ((^~wire3) ?
                  reg13[(2'h2):(1'h1)] : (&reg8)))) : "KiaQOrs");
          reg17 <= (|(|"xYI9uVkburY"));
        end
      for (forvar18 = (1'h0); (forvar18 < (1'h1)); forvar18 = (forvar18 + (1'h1)))
        begin
          if ($signed((~^$signed(reg11[(3'h4):(1'h0)]))))
            begin
              reg19 <= $signed($signed((reg10[(3'h5):(2'h3)] + $signed((wire1 ?
                  wire3 : forvar5)))));
              reg20 <= {("PfKcs8BaQuO0rSNrgXU7" ?
                      (("V0ZiJ2" ? (-(8'h9f)) : reg13) > (wire3 ?
                          (reg14 * reg12) : (reg14 ^ reg6))) : $signed({(8'ha8)}))};
            end
          else
            begin
              reg19 <= (&$signed("a0cBBh1kShEKMXTP"));
              reg20 <= $unsigned(wire3[(1'h0):(1'h0)]);
              reg21 <= $unsigned(reg4[(3'h5):(3'h4)]);
              reg22 <= reg15[(4'h9):(3'h5)];
              reg23 = $unsigned($signed(reg16));
            end
          reg24 <= (!(^$unsigned("xe4Kp")));
          reg25 <= ($unsigned((((^~reg9) ^~ (+wire2)) ?
                  reg17[(2'h2):(2'h2)] : reg14)) ?
              (-$signed(reg7)) : ($signed(("sM6A8SmtMvXGUA8ls" ?
                      (reg5 ~^ reg24) : "QtCSxpw6KEHOrZ")) ?
                  wire1[(3'h5):(2'h2)] : reg7[(2'h2):(1'h0)]));
          if (wire0)
            begin
              reg26 <= ($signed(reg11) ?
                  reg16[(1'h1):(1'h1)] : reg11[(1'h1):(1'h1)]);
            end
          else
            begin
              reg26 <= reg17;
              reg27 <= (~&$unsigned($unsigned("K3CGmwdmhT3miEep")));
              reg28 <= (^$unsigned(({$signed(wire3),
                  reg9} <= reg11[(1'h1):(1'h1)])));
              reg29 <= reg8[(3'h5):(1'h0)];
            end
        end
    end
  assign wire30 = "oLT9N4mlS01psu";
  assign wire31 = (~&$unsigned(reg8[(2'h3):(1'h0)]));
  assign wire32 = $signed(($signed(reg11) ?
                      reg14[(4'ha):(3'h5)] : "0AvBApsg7pRD4tFpe6of"));
  assign wire33 = ("GAw8TY98vORe8" ?
                      reg9 : ((+"nJ0g5dAvQFz6GgU") ?
                          (+((reg22 ?
                              reg25 : wire32) >= (wire31 >> (8'ha7)))) : $unsigned("ilQpZGRto")));
  assign wire34 = (+((reg27[(3'h4):(2'h3)] ?
                          $signed($unsigned(reg5)) : ((reg25 ? reg29 : reg13) ?
                              (~&(8'ha5)) : ((8'hbf) ? (8'hb7) : wire32))) ?
                      (~|$signed((+reg6))) : $unsigned($signed("yW"))));
  assign wire35 = $unsigned($signed(reg26[(1'h0):(1'h0)]));
  assign wire36 = (("Rl6ABLK2NVJd9lQfWKgP" ?
                          $signed(("QBlVfSnE" <= (reg20 ?
                              reg17 : reg4))) : (reg5[(2'h2):(2'h2)] ?
                              $signed($unsigned(wire1)) : ($signed(reg15) <<< reg13))) ?
                      $unsigned(reg24) : $signed(reg19[(3'h7):(3'h6)]));
  assign wire37 = (+reg21);
endmodule