<div id="pff2" class="pf w0 h0" data-page-no="f2"><div class="pc pcf2 w0 h0"><img class="bi x0 y8 w3 h5" alt="" src="bgf2.png"/><div class="t m0 xf2 h9 y1a5 ff1 fs2 fc0 sc0 ls0 ws0">PMC_LVDSC2 field descriptions</div><div class="t m0 x12c h10 y1a6 ff1 fs4 fc0 sc0 ls0 ws259">Field Description</div><div class="t m0 x97 h7 y1a7 ff2 fs4 fc0 sc0 ls0">7</div><div class="t m0 x95 h7 y1a8 ff2 fs4 fc0 sc0 ls0">LVWF</div><div class="t m0 x83 h7 y1a7 ff2 fs4 fc0 sc0 ls0 ws0">Low-Voltage Warning Flag</div><div class="t m0 x83 h7 y1577 ff2 fs4 fc0 sc0 ls0 ws0">This read-only status bit indicates a low-voltage warning event. LVWF is set when V<span class="fs9 ws1a4 vb">Supply</span> transitions below</div><div class="t m0 x83 h7 y1578 ff2 fs4 fc0 sc0 ls0 ws0">the trip point, or after reset and V<span class="fs9 ws1a4 vb">Supply</span> is already below V<span class="fs9 ws1a4 vb">LVW</span>. LVWF bit may be 1 after power on reset,</div><div class="t m0 x83 h7 y1579 ff2 fs4 fc0 sc0 ls0 ws0">therefore, to use LVW interrupt function, before enabling LVWIE, LVWF must be cleared by writing</div><div class="t m0 x83 h7 yef7 ff2 fs4 fc0 sc0 ls0 ws0">LVWACK first.</div><div class="t m0 x83 h7 y1ad ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>Low-voltage warning event not detected</div><div class="t m0 x83 h7 y1e0 ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>Low-voltage warning event detected</div><div class="t m0 x97 h7 y47e ff2 fs4 fc0 sc0 ls0">6</div><div class="t m0 x91 h7 y7ff ff2 fs4 fc0 sc0 ls0">LVWACK</div><div class="t m0 x83 h7 y47e ff2 fs4 fc0 sc0 ls0 ws0">Low-Voltage Warning Acknowledge</div><div class="t m0 x83 h7 y157a ff2 fs4 fc0 sc0 ls0 ws0">This write-only bit is used to acknowledge low voltage warning errors. Write 1 to clear LVWF. Reads</div><div class="t m0 x83 h7 y157b ff2 fs4 fc0 sc0 ls0 ws0">always return 0.</div><div class="t m0 x97 h7 y157c ff2 fs4 fc0 sc0 ls0">5</div><div class="t m0 x117 h7 y157d ff2 fs4 fc0 sc0 ls0">LVWIE</div><div class="t m0 x83 h7 y157c ff2 fs4 fc0 sc0 ls0 ws0">Low-Voltage Warning Interrupt Enable</div><div class="t m0 x83 h7 y269 ff2 fs4 fc0 sc0 ls0 ws0">Enables hardware interrupt requests for LVWF.</div><div class="t m0 x83 h7 y132a ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>Hardware interrupt disabled (use polling)</div><div class="t m0 x83 h7 yebb ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>Request a hardware interrupt when LVWF = 1</div><div class="t m0 x1 h7 y157e ff2 fs4 fc0 sc0 ls0">4–2</div><div class="t m0 x91 h7 y3ee ff2 fs4 fc0 sc0 ls0">Reserved</div><div class="t m0 x83 h7 y157e ff2 fs4 fc0 sc0 ls0 ws0">This field is reserved.</div><div class="t m0 x83 h7 y3ee ff2 fs4 fc0 sc0 ls0 ws0">This read-only field is reserved and always has the value 0.</div><div class="t m0 x1 h7 y157f ff2 fs4 fc0 sc0 ls0">1–0</div><div class="t m0 x95 h7 y4a3 ff2 fs4 fc0 sc0 ls0">LVWV</div><div class="t m0 x83 h7 y157f ff2 fs4 fc0 sc0 ls0 ws0">Low-Voltage Warning Voltage Select</div><div class="t m0 x83 h7 y271 ff2 fs4 fc0 sc0 ls0 ws0">Selects the LVW trip point voltage (V<span class="fs9 ws1a4 vb">LVW</span>). The actual voltage for the warning depends on LVDSC1[LVDV].</div><div class="t m0 x83 h7 y96e ff2 fs4 fc0 sc0 ls0 ws0">00<span class="_ _28"> </span>Low trip point selected (V<span class="fs9 ws1a4 vb">LVW</span> = V<span class="fs9 ws1a4 vb">LVW1</span>)</div><div class="t m0 x83 h7 yf13 ff2 fs4 fc0 sc0 ls0 ws0">01<span class="_ _28"> </span>Mid 1 trip point selected (V<span class="fs9 ws1a4 vb">LVW</span> = V<span class="fs9 ws1a4 vb">LVW2</span>)</div><div class="t m0 x83 h7 y1164 ff2 fs4 fc0 sc0 ls0 ws0">10<span class="_ _28"> </span>Mid 2 trip point selected (V<span class="fs9 ws1a4 vb">LVW</span> = V<span class="fs9 ws1a4 vb">LVW3</span>)</div><div class="t m0 x83 h7 y1580 ff2 fs4 fc0 sc0 ls0 ws0">11<span class="_ _28"> </span>High trip point selected (V<span class="fs9 ws1a4 vb">LVW</span> = V<span class="fs9 ws1a4 vb">LVW4</span>)</div><div class="t m0 x9 h1b y1581 ff1 fsc fc0 sc0 ls0 ws0">14.5.3<span class="_ _b"> </span>Regulator Status And Control register (PMC_REGSC)</div><div class="t m0 x9 hf y1f ff3 fs5 fc0 sc0 ls0 ws0">The PMC contains an internal voltage regulator. The voltage regulator design uses a</div><div class="t m0 x9 hf y1582 ff3 fs5 fc0 sc0 ls0 ws0">bandgap reference that is also available through a buffer as input to certain internal</div><div class="t m0 x9 hf y1583 ff3 fs5 fc0 sc0 ls0 ws0">peripherals, such as the CMP and ADC. The internal regulator provides a status bit</div><div class="t m0 x9 hf y1584 ff3 fs5 fc0 sc0 ls0 ws0">(REGONS) indicating the regulator is in run regulation.</div><div class="t m0 x10e h8 y1585 ff1 fs5 fc0 sc0 ls0">NOTE</div><div class="t m0 x3e hf y1586 ff3 fs5 fc0 sc0 ls0 ws0">This register is reset on Chip Reset Not VLLS and by reset</div><div class="t m0 x3e hf y1587 ff3 fs5 fc0 sc0 ls0 ws0">types that trigger Chip Reset not VLLS. See the Reset section</div><div class="t m0 x3e hf y1588 ff3 fs5 fc0 sc0 ls0 ws0">for more information.</div><div class="t m0 x9 h10 ydd ff1 fs4 fc0 sc0 ls0 ws0">Memory map and register descriptions</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">242<span class="_ _113"> </span>Freescale Semiconductor, Inc.</div></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
