// Benchmark "./pla/in5.pla_dbb_orig_0NonExact" written by ABC on Fri Nov 20 10:23:06 2020

module \./pla/in5.pla_dbb_orig_0NonExact  ( 
    x00, x01, x02, x03, x04, x05, x06, x07, x08, x09, x10, x11, x12, x13,
    x14, x15, x16, x17, x18, x19,
    z0  );
  input  x00, x01, x02, x03, x04, x05, x06, x07, x08, x09, x10, x11, x12,
    x13, x14, x15, x16, x17, x18, x19;
  output z0;
  wire new_n22_, new_n23_, new_n24_, new_n25_, new_n26_, new_n27_, new_n28_,
    new_n29_, new_n30_, new_n31_, new_n32_, new_n33_, new_n34_, new_n35_,
    new_n36_, new_n37_, new_n38_, new_n39_, new_n40_, new_n41_, new_n42_,
    new_n43_, new_n44_, new_n45_, new_n46_, new_n47_, new_n48_, new_n49_,
    new_n50_, new_n51_, new_n52_, new_n53_;
  assign new_n22_ = ~x14 & x15;
  assign new_n23_ = ~x00 & x01;
  assign new_n24_ = ~new_n22_ & new_n23_;
  assign new_n25_ = x02 & x05;
  assign new_n26_ = new_n24_ & new_n25_;
  assign new_n27_ = x11 & x13;
  assign new_n28_ = x12 & new_n27_;
  assign new_n29_ = x15 & new_n28_;
  assign new_n30_ = x03 & ~new_n29_;
  assign new_n31_ = new_n26_ & new_n30_;
  assign new_n32_ = ~x01 & ~x07;
  assign new_n33_ = x03 & new_n32_;
  assign new_n34_ = x09 & new_n23_;
  assign new_n35_ = x08 & new_n34_;
  assign new_n36_ = ~new_n33_ & ~new_n35_;
  assign new_n37_ = x15 & ~new_n28_;
  assign new_n38_ = ~x02 & ~new_n22_;
  assign new_n39_ = ~x05 & new_n38_;
  assign new_n40_ = ~new_n37_ & new_n39_;
  assign new_n41_ = ~new_n36_ & new_n40_;
  assign new_n42_ = ~new_n31_ & ~new_n41_;
  assign new_n43_ = x04 & ~new_n42_;
  assign new_n44_ = ~x02 & new_n32_;
  assign new_n45_ = ~new_n26_ & ~new_n44_;
  assign new_n46_ = x06 & ~new_n45_;
  assign new_n47_ = x03 & new_n46_;
  assign new_n48_ = ~new_n43_ & ~new_n47_;
  assign new_n49_ = x10 & ~new_n48_;
  assign new_n50_ = ~x10 & ~x17;
  assign new_n51_ = ~x16 & x18;
  assign new_n52_ = new_n50_ & new_n51_;
  assign new_n53_ = x19 & new_n52_;
  assign z0 = new_n49_ | new_n53_;
endmodule


