# Master-s-project
Project made in relation to my Master's thesis at NTNU Spring semester 2024. The project is a Spiking Neural Network ASIC implementation in Verilog based on a high level model made in Python. Additionally the project includes supporting functionality made in Python.
