
*** Running vivado
    with args -log design_1_lmb_bram_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_lmb_bram_0.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source design_1_lmb_bram_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:31 . Memory (MB): peak = 293.098 ; gain = 82.875
INFO: [Synth 8-638] synthesizing module 'design_1_lmb_bram_0' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex1_1/ex1_1.srcs/sources_1/bd/design_1/ip/design_1_lmb_bram_0/synth/design_1_lmb_bram_0.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'design_1_lmb_bram_0' (11#1) [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex1_1/ex1_1.srcs/sources_1/bd/design_1/ip/design_1_lmb_bram_0/synth/design_1_lmb_bram_0.vhd:78]
Finished RTL Elaboration : Time (s): cpu = 00:01:43 ; elapsed = 00:02:10 . Memory (MB): peak = 491.426 ; gain = 281.203
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:43 ; elapsed = 00:02:10 . Memory (MB): peak = 491.426 ; gain = 281.203
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 580.801 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:02:02 ; elapsed = 00:02:32 . Memory (MB): peak = 580.801 ; gain = 370.578
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:02 ; elapsed = 00:02:32 . Memory (MB): peak = 580.801 ; gain = 370.578
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:02 ; elapsed = 00:02:32 . Memory (MB): peak = 580.801 ; gain = 370.578
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:02 ; elapsed = 00:02:32 . Memory (MB): peak = 580.801 ; gain = 370.578
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:03 ; elapsed = 00:02:33 . Memory (MB): peak = 580.801 ; gain = 370.578
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:24 ; elapsed = 00:02:56 . Memory (MB): peak = 593.219 ; gain = 382.996
Finished Timing Optimization : Time (s): cpu = 00:02:24 ; elapsed = 00:02:56 . Memory (MB): peak = 594.168 ; gain = 383.945
Finished Technology Mapping : Time (s): cpu = 00:02:24 ; elapsed = 00:02:56 . Memory (MB): peak = 603.832 ; gain = 393.609
Finished IO Insertion : Time (s): cpu = 00:02:25 ; elapsed = 00:02:57 . Memory (MB): peak = 603.832 ; gain = 393.609
Finished Renaming Generated Instances : Time (s): cpu = 00:02:25 ; elapsed = 00:02:57 . Memory (MB): peak = 603.832 ; gain = 393.609
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:25 ; elapsed = 00:02:57 . Memory (MB): peak = 603.832 ; gain = 393.609
Finished Renaming Generated Ports : Time (s): cpu = 00:02:25 ; elapsed = 00:02:57 . Memory (MB): peak = 603.832 ; gain = 393.609
Finished Handling Custom Attributes : Time (s): cpu = 00:02:25 ; elapsed = 00:02:57 . Memory (MB): peak = 603.832 ; gain = 393.609
Finished Renaming Generated Nets : Time (s): cpu = 00:02:25 ; elapsed = 00:02:57 . Memory (MB): peak = 603.832 ; gain = 393.609

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |RAMB36E1 |     4|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:02:25 ; elapsed = 00:02:57 . Memory (MB): peak = 603.832 ; gain = 393.609
synth_design: Time (s): cpu = 00:02:22 ; elapsed = 00:02:45 . Memory (MB): peak = 633.598 ; gain = 418.195
