Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Fri Nov 23 10:34:30 2018
| Host         : WYU running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file FPGA_Top_timing_summary_routed.rpt -pb FPGA_Top_timing_summary_routed.pb -rpx FPGA_Top_timing_summary_routed.rpx -warn_on_violation
| Design       : FPGA_Top
| Device       : 7a100t-fgg484
| Speed File   : -2L  PRODUCTION 1.21 2018-02-08
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 10 register/latch pins with no clock driven by root clock pin: Acquisition/AD9220Control/Ad9220Control/data_ready_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Command/AcquisitionStartStopSet/CommandOut_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Command/AcquisitionStartStopSet/CommandOut_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Command/AcquisitionStartStopSet/CommandOut_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Command/AcquisitionStartStopSet/CommandOut_reg[3]/Q (HIGH)

 There are 116 register/latch pins with no clock driven by root clock pin: Command/DaqModeSelect/CommandOut_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Command/HoldDelaySet3to0/CommandOut_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Command/HoldDelaySet3to0/CommandOut_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Command/HoldDelaySet3to0/CommandOut_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Command/HoldDelaySet3to0/CommandOut_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Command/HoldDelaySet7to4/CommandOut_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Command/HoldDelaySet7to4/CommandOut_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Command/HoldDelaySet7to4/CommandOut_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Command/HoldDelaySet7to4/CommandOut_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[100]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[101]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[102]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[103]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[104]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[105]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[106]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[107]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[108]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[109]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[110]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[111]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[112]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[113]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[114]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[115]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[116]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[117]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[118]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[119]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[120]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[121]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[122]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[123]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[124]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[125]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[126]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[127]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[128]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[129]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[130]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[131]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[132]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[133]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[134]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[135]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[136]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[137]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[138]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[139]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[140]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[141]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[142]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[143]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[144]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[145]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[146]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[147]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[148]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[149]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[150]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[151]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[152]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[153]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[154]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[155]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[156]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[157]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[158]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[159]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[160]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[161]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[162]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[163]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[164]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[165]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[166]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[167]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[168]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[169]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[170]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[171]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[172]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[173]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[174]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[175]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[176]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[177]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[178]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[179]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[180]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[181]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[182]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[183]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[184]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[185]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[186]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[187]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[188]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[189]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[190]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[191]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[192]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[193]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[194]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[195]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[196]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[197]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[198]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[199]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[200]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[201]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[202]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[203]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[204]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[205]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[206]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[207]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[208]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[209]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[210]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[211]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[212]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[213]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[214]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[215]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[216]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[217]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[218]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[219]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[220]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[221]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[222]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[223]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[224]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[225]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[226]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[227]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[228]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[229]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[230]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[231]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[232]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[233]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[234]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[235]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[236]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[237]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[238]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[239]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[240]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[241]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[242]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[243]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[244]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[245]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[246]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[247]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[248]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[249]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[250]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[251]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[252]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[253]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[254]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[255]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[32]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[33]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[34]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[35]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[36]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[37]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[38]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[39]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[40]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[41]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[42]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[43]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[44]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[45]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[46]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[47]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[48]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[49]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[50]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[51]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[52]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[53]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[54]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[55]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[56]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[57]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[58]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[59]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[60]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[61]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[62]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[63]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[64]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[65]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[66]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[67]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[68]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[69]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[70]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[71]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[72]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[73]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[74]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[75]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[76]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[77]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[78]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[79]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[80]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[81]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[82]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[83]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[84]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[85]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[86]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[87]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[88]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[89]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[90]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[91]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[92]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[93]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[94]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[95]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[96]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[97]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[98]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[99]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MicrorocChain1/ReadOnChipRam/parallel_data_en_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MicrorocChain2/ReadOnChipRam/parallel_data_en_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MicrorocChain3/ReadOnChipRam/parallel_data_en_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MicrorocChain4/ReadOnChipRam/parallel_data_en_reg/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: TriggerSwitcher/TriggerExternal_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 348 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 65 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 69 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.431        0.000                      0                20529        0.060        0.000                      0                20445        4.500        0.000                       0                  9882  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock            Waveform(ns)         Period(ns)      Frequency(MHz)
-----            ------------         ----------      --------------
CLKOUT           {0.000 10.417}       20.833          48.001          
Clk40M           {0.000 12.500}       25.000          40.000          
  ClockFeedback  {0.000 25.000}       50.000          20.000          
  Mmcm100M       {0.000 5.000}        10.000          100.000         
  Mmcm40M        {0.000 12.500}       25.000          40.000          
  Mmcm5M         {0.000 100.000}      200.000         5.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLKOUT                 6.933        0.000                      0                  361        0.106        0.000                      0                  361        9.562        0.000                       0                   207  
Clk40M                                                                                                                                                             7.500        0.000                       0                     1  
  ClockFeedback                                                                                                                                                   48.751        0.000                       0                     2  
  Mmcm100M             6.024        0.000                      0                  256        0.163        0.000                      0                  256        4.500        0.000                       0                   262  
  Mmcm40M              3.370        0.000                      0                17373        0.060        0.000                      0                17373       11.646        0.000                       0                  8999  
  Mmcm5M              96.350        0.000                      0                  585        0.116        0.000                      0                  585       13.360        0.000                       0                   411  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
Mmcm40M       CLKOUT              0.431        0.000                      0                   19        0.143        0.000                      0                    1  
Mmcm40M       Mmcm100M            1.059        0.000                      0                    1        0.751        0.000                      0                    1  
CLKOUT        Mmcm40M             0.528        0.000                      0                   19        1.459        0.000                      0                    1  
Mmcm100M      Mmcm40M             1.537        0.000                      0                    3        0.134        0.000                      0                    3  
Mmcm5M        Mmcm40M            21.082        0.000                      0                   30        0.126        0.000                      0                    6  
Mmcm40M       Mmcm5M             21.305        0.000                      0                   73        0.180        0.000                      0                   49  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  Mmcm40M            Mmcm100M                 1.406        0.000                      0                  256        0.608        0.000                      0                  256  
**async_default**  Mmcm40M            Mmcm40M                 18.460        0.000                      0                 1562        0.578        0.000                      0                 1562  
**async_default**  Mmcm40M            Mmcm5M                  21.107        0.000                      0                   33        0.370        0.000                      0                   33  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLKOUT
  To Clock:  CLKOUT

Setup :            0  Failing Endpoints,  Worst Slack        6.933ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.562ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.933ns  (required time - arrival time)
  Source:                 UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            usb_cy7c68013A/FD_BUS_OUT_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.416ns  (CLKOUT rise@20.833ns - CLKOUT fall@10.417ns)
  Data Path Delay:        3.469ns  (logic 2.230ns (64.280%)  route 1.239ns (35.720%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.394ns = ( 25.227 - 20.833 ) 
    Source Clock Delay      (SCD):    4.631ns = ( 15.048 - 10.417 ) 
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT fall edge)    10.417    10.417 f  
    H4                                                0.000    10.417 f  CLKOUT (IN)
                         net (fo=0)                   0.000    10.417    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         1.417    11.834 f  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           1.717    13.551    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081    13.632 f  ClockGenerator/BUFG_IFCLK/O
                         net (fo=192, routed)         1.416    15.048    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/lopt_1
    RAMB36_X1Y18         RAMB36E1                                     r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y18         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOPBDOP[0])
                                                      2.125    17.173 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOPBDOP[0]
                         net (fo=1, routed)           1.239    18.412    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[24]
    SLICE_X72Y96         LUT3 (Prop_lut3_I0_O)        0.105    18.517 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[8]_INST_0/O
                         net (fo=1, routed)           0.000    18.517    usb_cy7c68013A/in_from_ext_fifo_dout[8]
    SLICE_X72Y96         FDRE                                         r  usb_cy7c68013A/FD_BUS_OUT_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT rise edge)    20.833    20.833 r  
    H4                                                0.000    20.833 r  CLKOUT (IN)
                         net (fo=0)                   0.000    20.833    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         1.351    22.184 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           1.628    23.812    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    23.889 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=192, routed)         1.338    25.227    usb_cy7c68013A/IFCLK
    SLICE_X72Y96         FDRE                                         r  usb_cy7c68013A/FD_BUS_OUT_reg[0]/C
                         clock pessimism              0.226    25.452    
                         clock uncertainty           -0.035    25.417    
    SLICE_X72Y96         FDRE (Setup_fdre_C_D)        0.033    25.450    usb_cy7c68013A/FD_BUS_OUT_reg[0]
  -------------------------------------------------------------------
                         required time                         25.450    
                         arrival time                         -18.517    
  -------------------------------------------------------------------
                         slack                                  6.933    

Slack (MET) :             6.999ns  (required time - arrival time)
  Source:                 UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            usb_cy7c68013A/FD_BUS_OUT_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.416ns  (CLKOUT rise@20.833ns - CLKOUT fall@10.417ns)
  Data Path Delay:        3.347ns  (logic 2.230ns (66.624%)  route 1.117ns (33.376%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.394ns = ( 25.227 - 20.833 ) 
    Source Clock Delay      (SCD):    4.701ns = ( 15.118 - 10.417 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT fall edge)    10.417    10.417 f  
    H4                                                0.000    10.417 f  CLKOUT (IN)
                         net (fo=0)                   0.000    10.417    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         1.417    11.834 f  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           1.717    13.551    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081    13.632 f  ClockGenerator/BUFG_IFCLK/O
                         net (fo=192, routed)         1.486    15.118    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/lopt_1
    RAMB36_X2Y18         RAMB36E1                                     r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y18         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.125    17.243 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[1]
                         net (fo=1, routed)           1.117    18.360    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[26]
    SLICE_X72Y96         LUT3 (Prop_lut3_I0_O)        0.105    18.465 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[10]_INST_0/O
                         net (fo=1, routed)           0.000    18.465    usb_cy7c68013A/in_from_ext_fifo_dout[10]
    SLICE_X72Y96         FDRE                                         r  usb_cy7c68013A/FD_BUS_OUT_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT rise edge)    20.833    20.833 r  
    H4                                                0.000    20.833 r  CLKOUT (IN)
                         net (fo=0)                   0.000    20.833    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         1.351    22.184 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           1.628    23.812    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    23.889 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=192, routed)         1.338    25.227    usb_cy7c68013A/IFCLK
    SLICE_X72Y96         FDRE                                         r  usb_cy7c68013A/FD_BUS_OUT_reg[2]/C
                         clock pessimism              0.243    25.469    
                         clock uncertainty           -0.035    25.434    
    SLICE_X72Y96         FDRE (Setup_fdre_C_D)        0.030    25.464    usb_cy7c68013A/FD_BUS_OUT_reg[2]
  -------------------------------------------------------------------
                         required time                         25.464    
                         arrival time                         -18.465    
  -------------------------------------------------------------------
                         slack                                  6.999    

Slack (MET) :             7.044ns  (required time - arrival time)
  Source:                 UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            usb_cy7c68013A/FD_BUS_OUT_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.416ns  (CLKOUT rise@20.833ns - CLKOUT fall@10.417ns)
  Data Path Delay:        3.341ns  (logic 2.239ns (67.011%)  route 1.102ns (32.989%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.394ns = ( 25.227 - 20.833 ) 
    Source Clock Delay      (SCD):    4.701ns = ( 15.118 - 10.417 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT fall edge)    10.417    10.417 f  
    H4                                                0.000    10.417 f  CLKOUT (IN)
                         net (fo=0)                   0.000    10.417    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         1.417    11.834 f  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           1.717    13.551    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081    13.632 f  ClockGenerator/BUFG_IFCLK/O
                         net (fo=192, routed)         1.486    15.118    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/lopt_1
    RAMB36_X2Y18         RAMB36E1                                     r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y18         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.125    17.243 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[0]
                         net (fo=1, routed)           1.102    18.345    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[25]
    SLICE_X72Y96         LUT3 (Prop_lut3_I0_O)        0.114    18.459 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[9]_INST_0/O
                         net (fo=1, routed)           0.000    18.459    usb_cy7c68013A/in_from_ext_fifo_dout[9]
    SLICE_X72Y96         FDRE                                         r  usb_cy7c68013A/FD_BUS_OUT_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT rise edge)    20.833    20.833 r  
    H4                                                0.000    20.833 r  CLKOUT (IN)
                         net (fo=0)                   0.000    20.833    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         1.351    22.184 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           1.628    23.812    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    23.889 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=192, routed)         1.338    25.227    usb_cy7c68013A/IFCLK
    SLICE_X72Y96         FDRE                                         r  usb_cy7c68013A/FD_BUS_OUT_reg[1]/C
                         clock pessimism              0.243    25.469    
                         clock uncertainty           -0.035    25.434    
    SLICE_X72Y96         FDRE (Setup_fdre_C_D)        0.069    25.503    usb_cy7c68013A/FD_BUS_OUT_reg[1]
  -------------------------------------------------------------------
                         required time                         25.503    
                         arrival time                         -18.459    
  -------------------------------------------------------------------
                         slack                                  7.044    

Slack (MET) :             7.122ns  (required time - arrival time)
  Source:                 UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            usb_cy7c68013A/FD_BUS_OUT_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.416ns  (CLKOUT rise@20.833ns - CLKOUT fall@10.417ns)
  Data Path Delay:        3.298ns  (logic 2.244ns (68.041%)  route 1.054ns (31.959%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.322ns = ( 25.155 - 20.833 ) 
    Source Clock Delay      (SCD):    4.633ns = ( 15.050 - 10.417 ) 
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT fall edge)    10.417    10.417 f  
    H4                                                0.000    10.417 f  CLKOUT (IN)
                         net (fo=0)                   0.000    10.417    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         1.417    11.834 f  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           1.717    13.551    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081    13.632 f  ClockGenerator/BUFG_IFCLK/O
                         net (fo=192, routed)         1.418    15.050    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt_1
    RAMB36_X1Y19         RAMB36E1                                     r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y19         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      2.125    17.175 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[5]
                         net (fo=1, routed)           1.054    18.229    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[5]
    SLICE_X62Y95         LUT3 (Prop_lut3_I2_O)        0.119    18.348 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[5]_INST_0/O
                         net (fo=1, routed)           0.000    18.348    usb_cy7c68013A/in_from_ext_fifo_dout[5]
    SLICE_X62Y95         FDRE                                         r  usb_cy7c68013A/FD_BUS_OUT_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT rise edge)    20.833    20.833 r  
    H4                                                0.000    20.833 r  CLKOUT (IN)
                         net (fo=0)                   0.000    20.833    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         1.351    22.184 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           1.628    23.812    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    23.889 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=192, routed)         1.266    25.155    usb_cy7c68013A/IFCLK
    SLICE_X62Y95         FDRE                                         r  usb_cy7c68013A/FD_BUS_OUT_reg[13]/C
                         clock pessimism              0.245    25.399    
                         clock uncertainty           -0.035    25.364    
    SLICE_X62Y95         FDRE (Setup_fdre_C_D)        0.106    25.470    usb_cy7c68013A/FD_BUS_OUT_reg[13]
  -------------------------------------------------------------------
                         required time                         25.470    
                         arrival time                         -18.348    
  -------------------------------------------------------------------
                         slack                                  7.122    

Slack (MET) :             7.129ns  (required time - arrival time)
  Source:                 UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            usb_cy7c68013A/FD_BUS_OUT_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.416ns  (CLKOUT rise@20.833ns - CLKOUT fall@10.417ns)
  Data Path Delay:        3.261ns  (logic 2.230ns (68.382%)  route 1.031ns (31.618%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.322ns = ( 25.155 - 20.833 ) 
    Source Clock Delay      (SCD):    4.631ns = ( 15.048 - 10.417 ) 
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT fall edge)    10.417    10.417 f  
    H4                                                0.000    10.417 f  CLKOUT (IN)
                         net (fo=0)                   0.000    10.417    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         1.417    11.834 f  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           1.717    13.551    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081    13.632 f  ClockGenerator/BUFG_IFCLK/O
                         net (fo=192, routed)         1.416    15.048    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/lopt_1
    RAMB36_X1Y18         RAMB36E1                                     r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y18         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[6])
                                                      2.125    17.173 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[6]
                         net (fo=1, routed)           1.031    18.204    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[22]
    SLICE_X62Y95         LUT3 (Prop_lut3_I0_O)        0.105    18.309 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[6]_INST_0/O
                         net (fo=1, routed)           0.000    18.309    usb_cy7c68013A/in_from_ext_fifo_dout[6]
    SLICE_X62Y95         FDRE                                         r  usb_cy7c68013A/FD_BUS_OUT_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT rise edge)    20.833    20.833 r  
    H4                                                0.000    20.833 r  CLKOUT (IN)
                         net (fo=0)                   0.000    20.833    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         1.351    22.184 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           1.628    23.812    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    23.889 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=192, routed)         1.266    25.155    usb_cy7c68013A/IFCLK
    SLICE_X62Y95         FDRE                                         r  usb_cy7c68013A/FD_BUS_OUT_reg[14]/C
                         clock pessimism              0.245    25.399    
                         clock uncertainty           -0.035    25.364    
    SLICE_X62Y95         FDRE (Setup_fdre_C_D)        0.074    25.438    usb_cy7c68013A/FD_BUS_OUT_reg[14]
  -------------------------------------------------------------------
                         required time                         25.438    
                         arrival time                         -18.309    
  -------------------------------------------------------------------
                         slack                                  7.129    

Slack (MET) :             7.139ns  (required time - arrival time)
  Source:                 UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            usb_cy7c68013A/FD_BUS_OUT_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.416ns  (CLKOUT rise@20.833ns - CLKOUT fall@10.417ns)
  Data Path Delay:        3.209ns  (logic 2.230ns (69.494%)  route 0.979ns (30.506%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.394ns = ( 25.227 - 20.833 ) 
    Source Clock Delay      (SCD):    4.701ns = ( 15.118 - 10.417 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT fall edge)    10.417    10.417 f  
    H4                                                0.000    10.417 f  CLKOUT (IN)
                         net (fo=0)                   0.000    10.417    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         1.417    11.834 f  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           1.717    13.551    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081    13.632 f  ClockGenerator/BUFG_IFCLK/O
                         net (fo=192, routed)         1.486    15.118    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/lopt_1
    RAMB36_X2Y18         RAMB36E1                                     r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y18         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      2.125    17.243 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[5]
                         net (fo=1, routed)           0.979    18.222    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[30]
    SLICE_X72Y96         LUT3 (Prop_lut3_I0_O)        0.105    18.327 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[14]_INST_0/O
                         net (fo=1, routed)           0.000    18.327    usb_cy7c68013A/in_from_ext_fifo_dout[14]
    SLICE_X72Y96         FDRE                                         r  usb_cy7c68013A/FD_BUS_OUT_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT rise edge)    20.833    20.833 r  
    H4                                                0.000    20.833 r  CLKOUT (IN)
                         net (fo=0)                   0.000    20.833    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         1.351    22.184 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           1.628    23.812    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    23.889 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=192, routed)         1.338    25.227    usb_cy7c68013A/IFCLK
    SLICE_X72Y96         FDRE                                         r  usb_cy7c68013A/FD_BUS_OUT_reg[6]/C
                         clock pessimism              0.243    25.469    
                         clock uncertainty           -0.035    25.434    
    SLICE_X72Y96         FDRE (Setup_fdre_C_D)        0.032    25.466    usb_cy7c68013A/FD_BUS_OUT_reg[6]
  -------------------------------------------------------------------
                         required time                         25.466    
                         arrival time                         -18.327    
  -------------------------------------------------------------------
                         slack                                  7.139    

Slack (MET) :             7.147ns  (required time - arrival time)
  Source:                 UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            usb_cy7c68013A/FD_BUS_OUT_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.416ns  (CLKOUT rise@20.833ns - CLKOUT fall@10.417ns)
  Data Path Delay:        3.238ns  (logic 2.240ns (69.185%)  route 0.998ns (30.815%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.394ns = ( 25.227 - 20.833 ) 
    Source Clock Delay      (SCD):    4.701ns = ( 15.118 - 10.417 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT fall edge)    10.417    10.417 f  
    H4                                                0.000    10.417 f  CLKOUT (IN)
                         net (fo=0)                   0.000    10.417    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         1.417    11.834 f  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           1.717    13.551    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081    13.632 f  ClockGenerator/BUFG_IFCLK/O
                         net (fo=192, routed)         1.486    15.118    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/lopt_1
    RAMB36_X2Y18         RAMB36E1                                     r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y18         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[4])
                                                      2.125    17.243 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[4]
                         net (fo=1, routed)           0.998    18.241    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[29]
    SLICE_X72Y96         LUT3 (Prop_lut3_I0_O)        0.115    18.356 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[13]_INST_0/O
                         net (fo=1, routed)           0.000    18.356    usb_cy7c68013A/in_from_ext_fifo_dout[13]
    SLICE_X72Y96         FDRE                                         r  usb_cy7c68013A/FD_BUS_OUT_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT rise edge)    20.833    20.833 r  
    H4                                                0.000    20.833 r  CLKOUT (IN)
                         net (fo=0)                   0.000    20.833    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         1.351    22.184 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           1.628    23.812    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    23.889 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=192, routed)         1.338    25.227    usb_cy7c68013A/IFCLK
    SLICE_X72Y96         FDRE                                         r  usb_cy7c68013A/FD_BUS_OUT_reg[5]/C
                         clock pessimism              0.243    25.469    
                         clock uncertainty           -0.035    25.434    
    SLICE_X72Y96         FDRE (Setup_fdre_C_D)        0.069    25.503    usb_cy7c68013A/FD_BUS_OUT_reg[5]
  -------------------------------------------------------------------
                         required time                         25.503    
                         arrival time                         -18.356    
  -------------------------------------------------------------------
                         slack                                  7.147    

Slack (MET) :             7.200ns  (required time - arrival time)
  Source:                 UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            usb_cy7c68013A/FD_BUS_OUT_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.416ns  (CLKOUT rise@20.833ns - CLKOUT fall@10.417ns)
  Data Path Delay:        3.183ns  (logic 2.243ns (70.471%)  route 0.940ns (29.529%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.394ns = ( 25.227 - 20.833 ) 
    Source Clock Delay      (SCD):    4.703ns = ( 15.120 - 10.417 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT fall edge)    10.417    10.417 f  
    H4                                                0.000    10.417 f  CLKOUT (IN)
                         net (fo=0)                   0.000    10.417    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         1.417    11.834 f  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           1.717    13.551    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081    13.632 f  ClockGenerator/BUFG_IFCLK/O
                         net (fo=192, routed)         1.488    15.120    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/lopt_1
    RAMB36_X2Y19         RAMB36E1                                     r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y19         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[6])
                                                      2.125    17.245 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[6]
                         net (fo=1, routed)           0.940    18.185    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[15]
    SLICE_X72Y96         LUT3 (Prop_lut3_I2_O)        0.118    18.303 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[15]_INST_0/O
                         net (fo=1, routed)           0.000    18.303    usb_cy7c68013A/in_from_ext_fifo_dout[15]
    SLICE_X72Y96         FDRE                                         r  usb_cy7c68013A/FD_BUS_OUT_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT rise edge)    20.833    20.833 r  
    H4                                                0.000    20.833 r  CLKOUT (IN)
                         net (fo=0)                   0.000    20.833    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         1.351    22.184 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           1.628    23.812    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    23.889 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=192, routed)         1.338    25.227    usb_cy7c68013A/IFCLK
    SLICE_X72Y96         FDRE                                         r  usb_cy7c68013A/FD_BUS_OUT_reg[7]/C
                         clock pessimism              0.243    25.469    
                         clock uncertainty           -0.035    25.434    
    SLICE_X72Y96         FDRE (Setup_fdre_C_D)        0.069    25.503    usb_cy7c68013A/FD_BUS_OUT_reg[7]
  -------------------------------------------------------------------
                         required time                         25.503    
                         arrival time                         -18.303    
  -------------------------------------------------------------------
                         slack                                  7.200    

Slack (MET) :             7.205ns  (required time - arrival time)
  Source:                 UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            usb_cy7c68013A/FD_BUS_OUT_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.416ns  (CLKOUT rise@20.833ns - CLKOUT fall@10.417ns)
  Data Path Delay:        3.217ns  (logic 2.243ns (69.714%)  route 0.974ns (30.286%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.322ns = ( 25.155 - 20.833 ) 
    Source Clock Delay      (SCD):    4.631ns = ( 15.048 - 10.417 ) 
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT fall edge)    10.417    10.417 f  
    H4                                                0.000    10.417 f  CLKOUT (IN)
                         net (fo=0)                   0.000    10.417    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         1.417    11.834 f  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           1.717    13.551    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081    13.632 f  ClockGenerator/BUFG_IFCLK/O
                         net (fo=192, routed)         1.416    15.048    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/lopt_1
    RAMB36_X1Y18         RAMB36E1                                     r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y18         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.125    17.173 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[1]
                         net (fo=1, routed)           0.974    18.147    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[17]
    SLICE_X62Y95         LUT3 (Prop_lut3_I0_O)        0.118    18.265 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[1]_INST_0/O
                         net (fo=1, routed)           0.000    18.265    usb_cy7c68013A/in_from_ext_fifo_dout[1]
    SLICE_X62Y95         FDRE                                         r  usb_cy7c68013A/FD_BUS_OUT_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT rise edge)    20.833    20.833 r  
    H4                                                0.000    20.833 r  CLKOUT (IN)
                         net (fo=0)                   0.000    20.833    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         1.351    22.184 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           1.628    23.812    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    23.889 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=192, routed)         1.266    25.155    usb_cy7c68013A/IFCLK
    SLICE_X62Y95         FDRE                                         r  usb_cy7c68013A/FD_BUS_OUT_reg[9]/C
                         clock pessimism              0.245    25.399    
                         clock uncertainty           -0.035    25.364    
    SLICE_X62Y95         FDRE (Setup_fdre_C_D)        0.106    25.470    usb_cy7c68013A/FD_BUS_OUT_reg[9]
  -------------------------------------------------------------------
                         required time                         25.470    
                         arrival time                         -18.265    
  -------------------------------------------------------------------
                         slack                                  7.205    

Slack (MET) :             7.212ns  (required time - arrival time)
  Source:                 UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            usb_cy7c68013A/FD_BUS_OUT_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.416ns  (CLKOUT rise@20.833ns - CLKOUT fall@10.417ns)
  Data Path Delay:        3.176ns  (logic 2.230ns (70.223%)  route 0.946ns (29.777%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.322ns = ( 25.155 - 20.833 ) 
    Source Clock Delay      (SCD):    4.631ns = ( 15.048 - 10.417 ) 
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT fall edge)    10.417    10.417 f  
    H4                                                0.000    10.417 f  CLKOUT (IN)
                         net (fo=0)                   0.000    10.417    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         1.417    11.834 f  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           1.717    13.551    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081    13.632 f  ClockGenerator/BUFG_IFCLK/O
                         net (fo=192, routed)         1.416    15.048    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/lopt_1
    RAMB36_X1Y18         RAMB36E1                                     r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y18         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.125    17.173 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[0]
                         net (fo=1, routed)           0.946    18.119    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[16]
    SLICE_X62Y95         LUT3 (Prop_lut3_I0_O)        0.105    18.224 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[0]_INST_0/O
                         net (fo=1, routed)           0.000    18.224    usb_cy7c68013A/in_from_ext_fifo_dout[0]
    SLICE_X62Y95         FDRE                                         r  usb_cy7c68013A/FD_BUS_OUT_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT rise edge)    20.833    20.833 r  
    H4                                                0.000    20.833 r  CLKOUT (IN)
                         net (fo=0)                   0.000    20.833    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         1.351    22.184 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           1.628    23.812    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    23.889 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=192, routed)         1.266    25.155    usb_cy7c68013A/IFCLK
    SLICE_X62Y95         FDRE                                         r  usb_cy7c68013A/FD_BUS_OUT_reg[8]/C
                         clock pessimism              0.245    25.399    
                         clock uncertainty           -0.035    25.364    
    SLICE_X62Y95         FDRE (Setup_fdre_C_D)        0.072    25.436    usb_cy7c68013A/FD_BUS_OUT_reg[8]
  -------------------------------------------------------------------
                         required time                         25.436    
                         arrival time                         -18.224    
  -------------------------------------------------------------------
                         slack                                  7.212    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/D
                            (falling edge-triggered cell FDRE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT fall@10.417ns - CLKOUT fall@10.417ns)
  Data Path Delay:        0.244ns  (logic 0.191ns (78.136%)  route 0.053ns (21.864%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns = ( 12.457 - 10.417 ) 
    Source Clock Delay      (SCD):    1.521ns = ( 11.938 - 10.417 ) 
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT fall edge)    10.417    10.417 f  
    H4                                                0.000    10.417 f  CLKOUT (IN)
                         net (fo=0)                   0.000    10.417    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         0.253    10.670 f  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           0.644    11.315    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    11.341 f  ClockGenerator/BUFG_IFCLK/O
                         net (fo=192, routed)         0.598    11.938    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/lopt
    SLICE_X75Y98         FDRE                                         r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y98         FDRE (Prop_fdre_C_Q)         0.146    12.084 f  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/Q
                         net (fo=1, routed)           0.053    12.138    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_rd_ext[1]
    SLICE_X74Y98         LUT3 (Prop_lut3_I0_O)        0.045    12.183 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1/O
                         net (fo=1, routed)           0.000    12.183    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1_n_0
    SLICE_X74Y98         FDRE                                         r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT fall edge)    10.417    10.417 f  
    H4                                                0.000    10.417 f  CLKOUT (IN)
                         net (fo=0)                   0.000    10.417    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         0.441    10.858 f  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           0.699    11.557    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    11.586 f  ClockGenerator/BUFG_IFCLK/O
                         net (fo=192, routed)         0.871    12.457    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/lopt
    SLICE_X74Y98         FDRE                                         r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C  (IS_INVERTED)
                         clock pessimism             -0.506    11.951    
    SLICE_X74Y98         FDRE (Hold_fdre_C_D)         0.125    12.076    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
  -------------------------------------------------------------------
                         required time                        -12.076    
                         arrival time                          12.183    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/D
                            (falling edge-triggered cell SRL16E clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT fall@10.417ns - CLKOUT fall@10.417ns)
  Data Path Delay:        0.272ns  (logic 0.146ns (53.763%)  route 0.126ns (46.237%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns = ( 12.454 - 10.417 ) 
    Source Clock Delay      (SCD):    1.521ns = ( 11.938 - 10.417 ) 
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT fall edge)    10.417    10.417 f  
    H4                                                0.000    10.417 f  CLKOUT (IN)
                         net (fo=0)                   0.000    10.417    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         0.253    10.670 f  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           0.644    11.315    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    11.341 f  ClockGenerator/BUFG_IFCLK/O
                         net (fo=192, routed)         0.598    11.938    Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/wr_clk
    SLICE_X87Y112        FDRE                                         r  Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y112        FDRE (Prop_fdre_C_Q)         0.146    12.084 r  Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]/Q
                         net (fo=2, routed)           0.126    12.210    Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/RSTA_SHFT_REG[0]
    SLICE_X84Y112        SRL16E                                       r  Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT fall edge)    10.417    10.417 f  
    H4                                                0.000    10.417 f  CLKOUT (IN)
                         net (fo=0)                   0.000    10.417    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         0.441    10.858 f  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           0.699    11.557    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    11.586 f  ClockGenerator/BUFG_IFCLK/O
                         net (fo=192, routed)         0.868    12.454    Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/lopt
    SLICE_X84Y112        SRL16E                                       r  Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK  (IS_INVERTED)
                         clock pessimism             -0.479    11.974    
    SLICE_X84Y112        SRL16E (Hold_srl16e_CLK_D)
                                                      0.119    12.093    Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3
  -------------------------------------------------------------------
                         required time                        -12.093    
                         arrival time                          12.210    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT fall@10.417ns - CLKOUT fall@10.417ns)
  Data Path Delay:        0.201ns  (logic 0.146ns (72.538%)  route 0.055ns (27.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns = ( 12.458 - 10.417 ) 
    Source Clock Delay      (SCD):    1.523ns = ( 11.940 - 10.417 ) 
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT fall edge)    10.417    10.417 f  
    H4                                                0.000    10.417 f  CLKOUT (IN)
                         net (fo=0)                   0.000    10.417    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         0.253    10.670 f  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           0.644    11.315    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    11.341 f  ClockGenerator/BUFG_IFCLK/O
                         net (fo=192, routed)         0.600    11.940    Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X83Y105        FDRE                                         r  Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y105        FDRE (Prop_fdre_C_Q)         0.146    12.086 r  Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055    12.142    Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff[0]
    SLICE_X83Y105        FDRE                                         r  Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT fall edge)    10.417    10.417 f  
    H4                                                0.000    10.417 f  CLKOUT (IN)
                         net (fo=0)                   0.000    10.417    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         0.441    10.858 f  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           0.699    11.557    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    11.586 f  ClockGenerator/BUFG_IFCLK/O
                         net (fo=192, routed)         0.871    12.458    Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X83Y105        FDRE                                         r  Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.517    11.940    
    SLICE_X83Y105        FDRE (Hold_fdre_C_D)         0.082    12.022    Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                        -12.022    
                         arrival time                          12.142    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                            (falling edge-triggered cell FDRE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
                            (falling edge-triggered cell FDRE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT fall@10.417ns - CLKOUT fall@10.417ns)
  Data Path Delay:        0.201ns  (logic 0.146ns (72.538%)  route 0.055ns (27.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns = ( 12.452 - 10.417 ) 
    Source Clock Delay      (SCD):    1.517ns = ( 11.934 - 10.417 ) 
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT fall edge)    10.417    10.417 f  
    H4                                                0.000    10.417 f  CLKOUT (IN)
                         net (fo=0)                   0.000    10.417    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         0.253    10.670 f  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           0.644    11.315    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    11.341 f  ClockGenerator/BUFG_IFCLK/O
                         net (fo=192, routed)         0.594    11.934    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/lopt
    SLICE_X73Y90         FDRE                                         r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y90         FDRE (Prop_fdre_C_Q)         0.146    12.080 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/Q
                         net (fo=1, routed)           0.055    12.135    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][0]
    SLICE_X73Y90         FDRE                                         r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT fall edge)    10.417    10.417 f  
    H4                                                0.000    10.417 f  CLKOUT (IN)
                         net (fo=0)                   0.000    10.417    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         0.441    10.858 f  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           0.699    11.557    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    11.586 f  ClockGenerator/BUFG_IFCLK/O
                         net (fo=192, routed)         0.866    12.452    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/lopt
    SLICE_X73Y90         FDRE                                         r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C  (IS_INVERTED)
                         clock pessimism             -0.518    11.934    
    SLICE_X73Y90         FDRE (Hold_fdre_C_D)         0.082    12.016    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]
  -------------------------------------------------------------------
                         required time                        -12.016    
                         arrival time                          12.135    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                            (falling edge-triggered cell FDRE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
                            (falling edge-triggered cell FDRE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT fall@10.417ns - CLKOUT fall@10.417ns)
  Data Path Delay:        0.201ns  (logic 0.146ns (72.538%)  route 0.055ns (27.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns = ( 12.425 - 10.417 ) 
    Source Clock Delay      (SCD):    1.490ns = ( 11.907 - 10.417 ) 
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT fall edge)    10.417    10.417 f  
    H4                                                0.000    10.417 f  CLKOUT (IN)
                         net (fo=0)                   0.000    10.417    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         0.253    10.670 f  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           0.644    11.315    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    11.341 f  ClockGenerator/BUFG_IFCLK/O
                         net (fo=192, routed)         0.567    11.907    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/lopt
    SLICE_X71Y90         FDRE                                         r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y90         FDRE (Prop_fdre_C_Q)         0.146    12.053 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/Q
                         net (fo=1, routed)           0.055    12.108    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][2]
    SLICE_X71Y90         FDRE                                         r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT fall edge)    10.417    10.417 f  
    H4                                                0.000    10.417 f  CLKOUT (IN)
                         net (fo=0)                   0.000    10.417    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         0.441    10.858 f  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           0.699    11.557    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    11.586 f  ClockGenerator/BUFG_IFCLK/O
                         net (fo=192, routed)         0.839    12.425    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/lopt
    SLICE_X71Y90         FDRE                                         r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C  (IS_INVERTED)
                         clock pessimism             -0.518    11.907    
    SLICE_X71Y90         FDRE (Hold_fdre_C_D)         0.082    11.989    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]
  -------------------------------------------------------------------
                         required time                        -11.989    
                         arrival time                          12.108    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
                            (falling edge-triggered cell FDRE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
                            (falling edge-triggered cell FDRE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT fall@10.417ns - CLKOUT fall@10.417ns)
  Data Path Delay:        0.201ns  (logic 0.146ns (72.538%)  route 0.055ns (27.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns = ( 12.453 - 10.417 ) 
    Source Clock Delay      (SCD):    1.518ns = ( 11.935 - 10.417 ) 
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT fall edge)    10.417    10.417 f  
    H4                                                0.000    10.417 f  CLKOUT (IN)
                         net (fo=0)                   0.000    10.417    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         0.253    10.670 f  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           0.644    11.315    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    11.341 f  ClockGenerator/BUFG_IFCLK/O
                         net (fo=192, routed)         0.595    11.935    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/lopt
    SLICE_X73Y94         FDRE                                         r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y94         FDRE (Prop_fdre_C_Q)         0.146    12.081 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/Q
                         net (fo=1, routed)           0.055    12.136    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][8]
    SLICE_X73Y94         FDRE                                         r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT fall edge)    10.417    10.417 f  
    H4                                                0.000    10.417 f  CLKOUT (IN)
                         net (fo=0)                   0.000    10.417    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         0.441    10.858 f  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           0.699    11.557    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    11.586 f  ClockGenerator/BUFG_IFCLK/O
                         net (fo=192, routed)         0.867    12.453    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/lopt
    SLICE_X73Y94         FDRE                                         r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/C  (IS_INVERTED)
                         clock pessimism             -0.518    11.935    
    SLICE_X73Y94         FDRE (Hold_fdre_C_D)         0.082    12.017    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]
  -------------------------------------------------------------------
                         required time                        -12.017    
                         arrival time                          12.136    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
                            (falling edge-triggered cell FDRE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
                            (falling edge-triggered cell FDRE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT fall@10.417ns - CLKOUT fall@10.417ns)
  Data Path Delay:        0.201ns  (logic 0.146ns (72.538%)  route 0.055ns (27.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns = ( 12.425 - 10.417 ) 
    Source Clock Delay      (SCD):    1.490ns = ( 11.907 - 10.417 ) 
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT fall edge)    10.417    10.417 f  
    H4                                                0.000    10.417 f  CLKOUT (IN)
                         net (fo=0)                   0.000    10.417    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         0.253    10.670 f  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           0.644    11.315    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    11.341 f  ClockGenerator/BUFG_IFCLK/O
                         net (fo=192, routed)         0.567    11.907    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/lopt
    SLICE_X71Y92         FDRE                                         r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y92         FDRE (Prop_fdre_C_Q)         0.146    12.053 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/Q
                         net (fo=1, routed)           0.055    12.108    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][9]
    SLICE_X71Y92         FDRE                                         r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT fall edge)    10.417    10.417 f  
    H4                                                0.000    10.417 f  CLKOUT (IN)
                         net (fo=0)                   0.000    10.417    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         0.441    10.858 f  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           0.699    11.557    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    11.586 f  ClockGenerator/BUFG_IFCLK/O
                         net (fo=192, routed)         0.839    12.425    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/lopt
    SLICE_X71Y92         FDRE                                         r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/C  (IS_INVERTED)
                         clock pessimism             -0.518    11.907    
    SLICE_X71Y92         FDRE (Hold_fdre_C_D)         0.082    11.989    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]
  -------------------------------------------------------------------
                         required time                        -11.989    
                         arrival time                          12.108    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT fall@10.417ns - CLKOUT fall@10.417ns)
  Data Path Delay:        0.201ns  (logic 0.146ns (72.538%)  route 0.055ns (27.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns = ( 12.454 - 10.417 ) 
    Source Clock Delay      (SCD):    1.519ns = ( 11.936 - 10.417 ) 
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT fall edge)    10.417    10.417 f  
    H4                                                0.000    10.417 f  CLKOUT (IN)
                         net (fo=0)                   0.000    10.417    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         0.253    10.670 f  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           0.644    11.315    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    11.341 f  ClockGenerator/BUFG_IFCLK/O
                         net (fo=192, routed)         0.596    11.936    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/lopt
    SLICE_X73Y98         FDRE                                         r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y98         FDRE (Prop_fdre_C_Q)         0.146    12.082 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055    12.137    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff[0]
    SLICE_X73Y98         FDRE                                         r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT fall edge)    10.417    10.417 f  
    H4                                                0.000    10.417 f  CLKOUT (IN)
                         net (fo=0)                   0.000    10.417    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         0.441    10.858 f  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           0.699    11.557    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    11.586 f  ClockGenerator/BUFG_IFCLK/O
                         net (fo=192, routed)         0.868    12.454    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/lopt
    SLICE_X73Y98         FDRE                                         r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.518    11.936    
    SLICE_X73Y98         FDRE (Hold_fdre_C_D)         0.082    12.018    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                        -12.018    
                         arrival time                          12.137    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
                            (falling edge-triggered cell FDRE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
                            (falling edge-triggered cell FDRE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT fall@10.417ns - CLKOUT fall@10.417ns)
  Data Path Delay:        0.204ns  (logic 0.146ns (71.562%)  route 0.058ns (28.438%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns = ( 12.457 - 10.417 ) 
    Source Clock Delay      (SCD):    1.522ns = ( 11.939 - 10.417 ) 
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT fall edge)    10.417    10.417 f  
    H4                                                0.000    10.417 f  CLKOUT (IN)
                         net (fo=0)                   0.000    10.417    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         0.253    10.670 f  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           0.644    11.315    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    11.341 f  ClockGenerator/BUFG_IFCLK/O
                         net (fo=192, routed)         0.599    11.939    Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X86Y111        FDRE                                         r  Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y111        FDRE (Prop_fdre_C_Q)         0.146    12.085 r  Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/Q
                         net (fo=1, routed)           0.058    12.143    Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][4]
    SLICE_X86Y111        FDRE                                         r  Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT fall edge)    10.417    10.417 f  
    H4                                                0.000    10.417 f  CLKOUT (IN)
                         net (fo=0)                   0.000    10.417    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         0.441    10.858 f  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           0.699    11.557    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    11.586 f  ClockGenerator/BUFG_IFCLK/O
                         net (fo=192, routed)         0.871    12.457    Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X86Y111        FDRE                                         r  Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/C  (IS_INVERTED)
                         clock pessimism             -0.517    11.939    
    SLICE_X86Y111        FDRE (Hold_fdre_C_D)         0.083    12.022    Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]
  -------------------------------------------------------------------
                         required time                        -12.022    
                         arrival time                          12.143    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
                            (falling edge-triggered cell FDRE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
                            (falling edge-triggered cell FDRE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT fall@10.417ns - CLKOUT fall@10.417ns)
  Data Path Delay:        0.204ns  (logic 0.146ns (71.562%)  route 0.058ns (28.438%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns = ( 12.452 - 10.417 ) 
    Source Clock Delay      (SCD):    1.517ns = ( 11.934 - 10.417 ) 
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT fall edge)    10.417    10.417 f  
    H4                                                0.000    10.417 f  CLKOUT (IN)
                         net (fo=0)                   0.000    10.417    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         0.253    10.670 f  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           0.644    11.315    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    11.341 f  ClockGenerator/BUFG_IFCLK/O
                         net (fo=192, routed)         0.594    11.934    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/lopt
    SLICE_X72Y91         FDRE                                         r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y91         FDRE (Prop_fdre_C_Q)         0.146    12.080 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/Q
                         net (fo=1, routed)           0.058    12.138    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][6]
    SLICE_X72Y91         FDRE                                         r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT fall edge)    10.417    10.417 f  
    H4                                                0.000    10.417 f  CLKOUT (IN)
                         net (fo=0)                   0.000    10.417    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         0.441    10.858 f  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           0.699    11.557    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    11.586 f  ClockGenerator/BUFG_IFCLK/O
                         net (fo=192, routed)         0.866    12.452    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/lopt
    SLICE_X72Y91         FDRE                                         r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/C  (IS_INVERTED)
                         clock pessimism             -0.518    11.934    
    SLICE_X72Y91         FDRE (Hold_fdre_C_D)         0.083    12.017    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]
  -------------------------------------------------------------------
                         required time                        -12.017    
                         arrival time                          12.138    
  -------------------------------------------------------------------
                         slack                                  0.121    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKOUT
Waveform(ns):       { 0.000 10.417 }
Period(ns):         20.833
Sources:            { CLKOUT }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         20.833      18.663     RAMB36_X2Y19    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         20.833      18.663     RAMB36_X2Y18    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         20.833      18.663     RAMB36_X1Y19    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         20.833      18.663     RAMB36_X1Y18    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         20.833      18.663     RAMB18_X3Y44    Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         20.833      19.241     BUFGCTRL_X0Y18  ClockGenerator/BUFG_IFCLK/I
Min Period        n/a     FDRE/C              n/a            1.000         20.833      19.833     SLICE_X85Y105   Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
Min Period        n/a     FDSE/C              n/a            1.000         20.833      19.833     SLICE_X85Y106   Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.833      19.833     SLICE_X82Y105   Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.833      19.833     SLICE_X84Y105   Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         10.417      9.563      SLICE_X76Y98    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         10.417      9.563      SLICE_X84Y112   Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         10.417      9.563      SLICE_X84Y112   Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         10.417      9.563      SLICE_X76Y98    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         10.417      9.563      SLICE_X84Y112   Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         10.417      9.563      SLICE_X84Y112   Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.416      9.916      SLICE_X88Y110   usb_cy7c68013A/ControlWord_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.416      9.916      SLICE_X82Y110   usb_cy7c68013A/FSM_onehot_State_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.416      9.916      SLICE_X82Y110   usb_cy7c68013A/FSM_onehot_State_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.416      9.916      SLICE_X82Y110   usb_cy7c68013A/FSM_onehot_State_reg[5]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         10.416      9.562      SLICE_X76Y98    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         10.416      9.562      SLICE_X76Y98    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         10.416      9.562      SLICE_X84Y112   Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         10.416      9.562      SLICE_X84Y112   Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         10.416      9.562      SLICE_X84Y112   Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         10.416      9.562      SLICE_X84Y112   Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.416      9.916      SLICE_X85Y105   Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         10.416      9.916      SLICE_X85Y106   Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.416      9.916      SLICE_X82Y105   Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.416      9.916      SLICE_X84Y105   Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  Clk40M
  To Clock:  Clk40M

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Clk40M
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { Clk40M }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         25.000      23.751     MMCME2_ADV_X1Y2  ClockGenerator/MMCME2_BASE_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       25.000      75.000     MMCME2_ADV_X1Y2  ClockGenerator/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            5.000         12.500      7.500      MMCME2_ADV_X1Y2  ClockGenerator/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            5.000         12.500      7.500      MMCME2_ADV_X1Y2  ClockGenerator/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            5.000         12.500      7.500      MMCME2_ADV_X1Y2  ClockGenerator/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            5.000         12.500      7.500      MMCME2_ADV_X1Y2  ClockGenerator/MMCME2_BASE_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  ClockFeedback
  To Clock:  ClockFeedback

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       48.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ClockFeedback
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { ClockGenerator/MMCME2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  ClockGenerator/MMCME2_BASE_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  ClockGenerator/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  ClockGenerator/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  ClockGenerator/MMCME2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  Mmcm100M
  To Clock:  Mmcm100M

Setup :            0  Failing Endpoints,  Worst Slack        6.024ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.163ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.024ns  (required time - arrival time)
  Source:                 TriggerSwitcher/TriggerExternal_reg/C
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CommonControlSignalGenerator/HoldGen/TriggerShift_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Mmcm100M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Mmcm100M rise@10.000ns - Mmcm100M rise@0.000ns)
  Data Path Delay:        3.841ns  (logic 0.879ns (22.882%)  route 2.962ns (77.118%))
  Logic Levels:           3  (BUFG=1 LUT5=1 MUXF7=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.217ns = ( 15.217 - 10.000 ) 
    Source Clock Delay      (SCD):    5.463ns
    Clock Pessimism Removal (CPR):    0.203ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm100M rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           1.449     4.005    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     4.086 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         1.377     5.463    TriggerSwitcher/SyncClk
    SLICE_X51Y97         FDCE                                         r  TriggerSwitcher/TriggerExternal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y97         FDCE (Prop_fdce_C_Q)         0.379     5.842 r  TriggerSwitcher/TriggerExternal_reg/Q
                         net (fo=3, routed)           0.823     6.665    TriggerSwitcher/TriggerExternal
    SLICE_X50Y97         LUT5 (Prop_lut5_I0_O)        0.105     6.770 r  TriggerSwitcher/BUFG_TRIGGER_i_3/O
                         net (fo=1, routed)           0.000     6.770    TriggerSwitcher/BUFG_TRIGGER_i_3_n_0
    SLICE_X50Y97         MUXF7 (Prop_muxf7_I1_O)      0.178     6.948 r  TriggerSwitcher/BUFG_TRIGGER_i_1/O
                         net (fo=1, routed)           0.570     7.518    TriggerSwitcher/TriggerSelected
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.217     7.735 r  TriggerSwitcher/BUFG_TRIGGER/O
                         net (fo=1, routed)           1.570     9.305    CommonControlSignalGenerator/HoldGen/CommandOut_reg[3][0]
    SLICE_X84Y141        FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm100M rise edge)
                                                     10.000    10.000 r  
    K4                                                0.000    10.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    10.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    11.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    12.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073    12.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           1.381    13.807    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    13.884 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         1.333    15.217    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X84Y141        FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[0]/C
                         clock pessimism              0.203    15.419    
                         clock uncertainty           -0.058    15.361    
    SLICE_X84Y141        FDCE (Setup_fdce_C_D)       -0.033    15.328    CommonControlSignalGenerator/HoldGen/TriggerShift_reg[0]
  -------------------------------------------------------------------
                         required time                         15.328    
                         arrival time                          -9.305    
  -------------------------------------------------------------------
                         slack                                  6.024    

Slack (MET) :             8.521ns  (required time - arrival time)
  Source:                 CommonControlSignalGenerator/HoldGen/TriggerShift_reg[176]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CommonControlSignalGenerator/HoldGen/TriggerShift_reg[177]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Mmcm100M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Mmcm100M rise@10.000ns - Mmcm100M rise@0.000ns)
  Data Path Delay:        1.162ns  (logic 0.398ns (34.261%)  route 0.764ns (65.739%))
  Logic Levels:           0  
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.209ns = ( 15.209 - 10.000 ) 
    Source Clock Delay      (SCD):    5.532ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm100M rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           1.449     4.005    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     4.086 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         1.445     5.532    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X84Y147        FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[176]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y147        FDCE (Prop_fdce_C_Q)         0.398     5.930 r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[176]/Q
                         net (fo=2, routed)           0.764     6.693    CommonControlSignalGenerator/HoldGen/TriggerShift[176]
    SLICE_X79Y144        FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[177]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm100M rise edge)
                                                     10.000    10.000 r  
    K4                                                0.000    10.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    10.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    11.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    12.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073    12.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           1.381    13.807    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    13.884 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         1.325    15.209    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X79Y144        FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[177]/C
                         clock pessimism              0.268    15.477    
                         clock uncertainty           -0.058    15.418    
    SLICE_X79Y144        FDCE (Setup_fdce_C_D)       -0.204    15.214    CommonControlSignalGenerator/HoldGen/TriggerShift_reg[177]
  -------------------------------------------------------------------
                         required time                         15.214    
                         arrival time                          -6.693    
  -------------------------------------------------------------------
                         slack                                  8.521    

Slack (MET) :             8.624ns  (required time - arrival time)
  Source:                 CommonControlSignalGenerator/HoldGen/TriggerShift_reg[59]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CommonControlSignalGenerator/HoldGen/TriggerShift_reg[60]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Mmcm100M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Mmcm100M rise@10.000ns - Mmcm100M rise@0.000ns)
  Data Path Delay:        1.185ns  (logic 0.398ns (33.578%)  route 0.787ns (66.422%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.218ns = ( 15.218 - 10.000 ) 
    Source Clock Delay      (SCD):    5.532ns
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm100M rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           1.449     4.005    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     4.086 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         1.445     5.532    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X84Y145        FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y145        FDCE (Prop_fdce_C_Q)         0.398     5.930 r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[59]/Q
                         net (fo=2, routed)           0.787     6.717    CommonControlSignalGenerator/HoldGen/TriggerShift[59]
    SLICE_X84Y145        FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm100M rise edge)
                                                     10.000    10.000 r  
    K4                                                0.000    10.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    10.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    11.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    12.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073    12.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           1.381    13.807    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    13.884 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         1.334    15.218    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X84Y145        FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[60]/C
                         clock pessimism              0.314    15.532    
                         clock uncertainty           -0.058    15.473    
    SLICE_X84Y145        FDCE (Setup_fdce_C_D)       -0.132    15.341    CommonControlSignalGenerator/HoldGen/TriggerShift_reg[60]
  -------------------------------------------------------------------
                         required time                         15.341    
                         arrival time                          -6.717    
  -------------------------------------------------------------------
                         slack                                  8.624    

Slack (MET) :             8.629ns  (required time - arrival time)
  Source:                 CommonControlSignalGenerator/HoldGen/TriggerShift_reg[127]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CommonControlSignalGenerator/HoldGen/TriggerShift_reg[128]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Mmcm100M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Mmcm100M rise@10.000ns - Mmcm100M rise@0.000ns)
  Data Path Delay:        1.118ns  (logic 0.348ns (31.118%)  route 0.770ns (68.882%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.218ns = ( 15.218 - 10.000 ) 
    Source Clock Delay      (SCD):    5.531ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm100M rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           1.449     4.005    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     4.086 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         1.444     5.531    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X85Y143        FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[127]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y143        FDCE (Prop_fdce_C_Q)         0.348     5.879 r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[127]/Q
                         net (fo=2, routed)           0.770     6.649    CommonControlSignalGenerator/HoldGen/TriggerShift[127]
    SLICE_X84Y143        FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[128]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm100M rise edge)
                                                     10.000    10.000 r  
    K4                                                0.000    10.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    10.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    11.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    12.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073    12.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           1.381    13.807    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    13.884 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         1.334    15.218    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X84Y143        FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[128]/C
                         clock pessimism              0.289    15.507    
                         clock uncertainty           -0.058    15.448    
    SLICE_X84Y143        FDCE (Setup_fdce_C_D)       -0.170    15.278    CommonControlSignalGenerator/HoldGen/TriggerShift_reg[128]
  -------------------------------------------------------------------
                         required time                         15.278    
                         arrival time                          -6.649    
  -------------------------------------------------------------------
                         slack                                  8.629    

Slack (MET) :             8.632ns  (required time - arrival time)
  Source:                 CommonControlSignalGenerator/HoldGen/TriggerShift_reg[64]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CommonControlSignalGenerator/HoldGen/TriggerShift_reg[65]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Mmcm100M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Mmcm100M rise@10.000ns - Mmcm100M rise@0.000ns)
  Data Path Delay:        1.112ns  (logic 0.348ns (31.298%)  route 0.764ns (68.702%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.220ns = ( 15.220 - 10.000 ) 
    Source Clock Delay      (SCD):    5.533ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm100M rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           1.449     4.005    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     4.086 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         1.446     5.533    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X86Y144        FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[64]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y144        FDCE (Prop_fdce_C_Q)         0.348     5.881 r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[64]/Q
                         net (fo=2, routed)           0.764     6.645    CommonControlSignalGenerator/HoldGen/TriggerShift[64]
    SLICE_X88Y145        FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[65]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm100M rise edge)
                                                     10.000    10.000 r  
    K4                                                0.000    10.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    10.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    11.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    12.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073    12.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           1.381    13.807    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    13.884 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         1.336    15.220    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X88Y145        FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[65]/C
                         clock pessimism              0.285    15.505    
                         clock uncertainty           -0.058    15.446    
    SLICE_X88Y145        FDCE (Setup_fdce_C_D)       -0.170    15.276    CommonControlSignalGenerator/HoldGen/TriggerShift_reg[65]
  -------------------------------------------------------------------
                         required time                         15.276    
                         arrival time                          -6.645    
  -------------------------------------------------------------------
                         slack                                  8.632    

Slack (MET) :             8.639ns  (required time - arrival time)
  Source:                 CommonControlSignalGenerator/HoldGen/TriggerShift_reg[111]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CommonControlSignalGenerator/HoldGen/TriggerShift_reg[112]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Mmcm100M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Mmcm100M rise@10.000ns - Mmcm100M rise@0.000ns)
  Data Path Delay:        1.060ns  (logic 0.398ns (37.531%)  route 0.662ns (62.469%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.218ns = ( 15.218 - 10.000 ) 
    Source Clock Delay      (SCD):    5.523ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm100M rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           1.449     4.005    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     4.086 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         1.436     5.523    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X80Y140        FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[111]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y140        FDCE (Prop_fdce_C_Q)         0.398     5.921 r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[111]/Q
                         net (fo=2, routed)           0.662     6.583    CommonControlSignalGenerator/HoldGen/TriggerShift[111]
    SLICE_X85Y143        FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[112]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm100M rise edge)
                                                     10.000    10.000 r  
    K4                                                0.000    10.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    10.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    11.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    12.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073    12.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           1.381    13.807    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    13.884 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         1.334    15.218    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X85Y143        FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[112]/C
                         clock pessimism              0.268    15.486    
                         clock uncertainty           -0.058    15.427    
    SLICE_X85Y143        FDCE (Setup_fdce_C_D)       -0.205    15.222    CommonControlSignalGenerator/HoldGen/TriggerShift_reg[112]
  -------------------------------------------------------------------
                         required time                         15.222    
                         arrival time                          -6.583    
  -------------------------------------------------------------------
                         slack                                  8.639    

Slack (MET) :             8.652ns  (required time - arrival time)
  Source:                 CommonControlSignalGenerator/HoldGen/TriggerShift_reg[106]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CommonControlSignalGenerator/HoldGen/TriggerShift_reg[107]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Mmcm100M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Mmcm100M rise@10.000ns - Mmcm100M rise@0.000ns)
  Data Path Delay:        1.259ns  (logic 0.433ns (34.391%)  route 0.826ns (65.609%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.212ns = ( 15.212 - 10.000 ) 
    Source Clock Delay      (SCD):    5.523ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm100M rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           1.449     4.005    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     4.086 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         1.436     5.523    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X80Y140        FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[106]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y140        FDCE (Prop_fdce_C_Q)         0.433     5.956 r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[106]/Q
                         net (fo=2, routed)           0.826     6.782    CommonControlSignalGenerator/HoldGen/TriggerShift[106]
    SLICE_X80Y140        FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[107]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm100M rise edge)
                                                     10.000    10.000 r  
    K4                                                0.000    10.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    10.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    11.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    12.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073    12.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           1.381    13.807    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    13.884 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         1.328    15.212    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X80Y140        FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[107]/C
                         clock pessimism              0.311    15.523    
                         clock uncertainty           -0.058    15.464    
    SLICE_X80Y140        FDCE (Setup_fdce_C_D)       -0.031    15.433    CommonControlSignalGenerator/HoldGen/TriggerShift_reg[107]
  -------------------------------------------------------------------
                         required time                         15.433    
                         arrival time                          -6.782    
  -------------------------------------------------------------------
                         slack                                  8.652    

Slack (MET) :             8.658ns  (required time - arrival time)
  Source:                 CommonControlSignalGenerator/HoldGen/TriggerShift_reg[239]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CommonControlSignalGenerator/HoldGen/TriggerShift_reg[240]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Mmcm100M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Mmcm100M rise@10.000ns - Mmcm100M rise@0.000ns)
  Data Path Delay:        1.088ns  (logic 0.348ns (31.992%)  route 0.740ns (68.008%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.212ns = ( 15.212 - 10.000 ) 
    Source Clock Delay      (SCD):    5.525ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm100M rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           1.449     4.005    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     4.086 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         1.438     5.525    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X81Y144        FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[239]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y144        FDCE (Prop_fdce_C_Q)         0.348     5.873 r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[239]/Q
                         net (fo=2, routed)           0.740     6.612    CommonControlSignalGenerator/HoldGen/TriggerShift[239]
    SLICE_X80Y141        FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[240]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm100M rise edge)
                                                     10.000    10.000 r  
    K4                                                0.000    10.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    10.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    11.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    12.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073    12.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           1.381    13.807    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    13.884 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         1.328    15.212    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X80Y141        FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[240]/C
                         clock pessimism              0.284    15.496    
                         clock uncertainty           -0.058    15.437    
    SLICE_X80Y141        FDCE (Setup_fdce_C_D)       -0.167    15.270    CommonControlSignalGenerator/HoldGen/TriggerShift_reg[240]
  -------------------------------------------------------------------
                         required time                         15.270    
                         arrival time                          -6.612    
  -------------------------------------------------------------------
                         slack                                  8.658    

Slack (MET) :             8.666ns  (required time - arrival time)
  Source:                 CommonControlSignalGenerator/HoldGen/TriggerShift_reg[48]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CommonControlSignalGenerator/HoldGen/TriggerShift_reg[49]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Mmcm100M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Mmcm100M rise@10.000ns - Mmcm100M rise@0.000ns)
  Data Path Delay:        1.081ns  (logic 0.348ns (32.195%)  route 0.733ns (67.805%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.218ns = ( 15.218 - 10.000 ) 
    Source Clock Delay      (SCD):    5.531ns
    Clock Pessimism Removal (CPR):    0.286ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm100M rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           1.449     4.005    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     4.086 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         1.444     5.531    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X82Y142        FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y142        FDCE (Prop_fdce_C_Q)         0.348     5.879 r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[48]/Q
                         net (fo=2, routed)           0.733     6.612    CommonControlSignalGenerator/HoldGen/TriggerShift[48]
    SLICE_X84Y145        FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm100M rise edge)
                                                     10.000    10.000 r  
    K4                                                0.000    10.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    10.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    11.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    12.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073    12.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           1.381    13.807    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    13.884 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         1.334    15.218    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X84Y145        FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[49]/C
                         clock pessimism              0.286    15.504    
                         clock uncertainty           -0.058    15.445    
    SLICE_X84Y145        FDCE (Setup_fdce_C_D)       -0.168    15.277    CommonControlSignalGenerator/HoldGen/TriggerShift_reg[49]
  -------------------------------------------------------------------
                         required time                         15.277    
                         arrival time                          -6.612    
  -------------------------------------------------------------------
                         slack                                  8.666    

Slack (MET) :             8.698ns  (required time - arrival time)
  Source:                 CommonControlSignalGenerator/HoldGen/TriggerShift_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CommonControlSignalGenerator/HoldGen/TriggerShift_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Mmcm100M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Mmcm100M rise@10.000ns - Mmcm100M rise@0.000ns)
  Data Path Delay:        1.014ns  (logic 0.398ns (39.256%)  route 0.616ns (60.744%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.218ns = ( 15.218 - 10.000 ) 
    Source Clock Delay      (SCD):    5.530ns
    Clock Pessimism Removal (CPR):    0.286ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm100M rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           1.449     4.005    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     4.086 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         1.443     5.530    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X84Y141        FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y141        FDCE (Prop_fdce_C_Q)         0.398     5.928 r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[16]/Q
                         net (fo=2, routed)           0.616     6.544    CommonControlSignalGenerator/HoldGen/TriggerShift[16]
    SLICE_X82Y142        FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm100M rise edge)
                                                     10.000    10.000 r  
    K4                                                0.000    10.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    10.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    11.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    12.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073    12.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           1.381    13.807    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    13.884 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         1.334    15.218    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X82Y142        FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[17]/C
                         clock pessimism              0.286    15.504    
                         clock uncertainty           -0.058    15.445    
    SLICE_X82Y142        FDCE (Setup_fdce_C_D)       -0.204    15.241    CommonControlSignalGenerator/HoldGen/TriggerShift_reg[17]
  -------------------------------------------------------------------
                         required time                         15.241    
                         arrival time                          -6.544    
  -------------------------------------------------------------------
                         slack                                  8.698    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 CommonControlSignalGenerator/HoldGen/TriggerShift_reg[56]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CommonControlSignalGenerator/HoldGen/TriggerShift_reg[57]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Mmcm100M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm100M rise@0.000ns - Mmcm100M rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.830%)  route 0.131ns (48.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.416ns
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm100M rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         0.601     1.867    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X86Y145        FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y145        FDCE (Prop_fdce_C_Q)         0.141     2.008 r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[56]/Q
                         net (fo=2, routed)           0.131     2.139    CommonControlSignalGenerator/HoldGen/TriggerShift[56]
    SLICE_X85Y145        FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm100M rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         0.871     2.416    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X85Y145        FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[57]/C
                         clock pessimism             -0.512     1.904    
    SLICE_X85Y145        FDCE (Hold_fdce_C_D)         0.072     1.976    CommonControlSignalGenerator/HoldGen/TriggerShift_reg[57]
  -------------------------------------------------------------------
                         required time                         -1.976    
                         arrival time                           2.139    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 CommonControlSignalGenerator/HoldGen/TriggerShift_reg[242]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CommonControlSignalGenerator/HoldGen/TriggerShift_reg[243]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Mmcm100M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm100M rise@0.000ns - Mmcm100M rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.164ns (56.307%)  route 0.127ns (43.693%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.409ns
    Source Clock Delay      (SCD):    1.861ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm100M rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         0.595     1.861    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X80Y141        FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[242]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y141        FDCE (Prop_fdce_C_Q)         0.164     2.025 r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[242]/Q
                         net (fo=2, routed)           0.127     2.152    CommonControlSignalGenerator/HoldGen/TriggerShift[242]
    SLICE_X78Y141        FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[243]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm100M rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         0.865     2.409    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X78Y141        FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[243]/C
                         clock pessimism             -0.512     1.897    
    SLICE_X78Y141        FDCE (Hold_fdce_C_D)         0.075     1.972    CommonControlSignalGenerator/HoldGen/TriggerShift_reg[243]
  -------------------------------------------------------------------
                         required time                         -1.972    
                         arrival time                           2.152    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 CommonControlSignalGenerator/HoldGen/TriggerShift_reg[57]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CommonControlSignalGenerator/HoldGen/TriggerShift_reg[58]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Mmcm100M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm100M rise@0.000ns - Mmcm100M rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.352%)  route 0.118ns (45.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.416ns
    Source Clock Delay      (SCD):    1.866ns
    Clock Pessimism Removal (CPR):    0.537ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm100M rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         0.600     1.866    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X85Y145        FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[57]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y145        FDCE (Prop_fdce_C_Q)         0.141     2.007 r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[57]/Q
                         net (fo=2, routed)           0.118     2.126    CommonControlSignalGenerator/HoldGen/TriggerShift[57]
    SLICE_X84Y145        FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm100M rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         0.871     2.416    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X84Y145        FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[58]/C
                         clock pessimism             -0.537     1.879    
    SLICE_X84Y145        FDCE (Hold_fdce_C_D)         0.060     1.939    CommonControlSignalGenerator/HoldGen/TriggerShift_reg[58]
  -------------------------------------------------------------------
                         required time                         -1.939    
                         arrival time                           2.126    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 CommonControlSignalGenerator/HoldGen/TriggerShift_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CommonControlSignalGenerator/HoldGen/TriggerShift_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Mmcm100M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm100M rise@0.000ns - Mmcm100M rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.762%)  route 0.126ns (47.238%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.415ns
    Source Clock Delay      (SCD):    1.865ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm100M rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         0.599     1.865    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X82Y141        FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y141        FDCE (Prop_fdce_C_Q)         0.141     2.006 r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[24]/Q
                         net (fo=2, routed)           0.126     2.132    CommonControlSignalGenerator/HoldGen/TriggerShift[24]
    SLICE_X82Y141        FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm100M rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         0.871     2.415    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X82Y141        FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[25]/C
                         clock pessimism             -0.550     1.865    
    SLICE_X82Y141        FDCE (Hold_fdce_C_D)         0.075     1.940    CommonControlSignalGenerator/HoldGen/TriggerShift_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.940    
                         arrival time                           2.132    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 CommonControlSignalGenerator/HoldGen/TriggerShift_reg[120]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CommonControlSignalGenerator/HoldGen/TriggerShift_reg[121]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Mmcm100M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm100M rise@0.000ns - Mmcm100M rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.591%)  route 0.127ns (47.409%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.417ns
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm100M rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         0.601     1.867    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X86Y144        FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[120]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y144        FDCE (Prop_fdce_C_Q)         0.141     2.008 r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[120]/Q
                         net (fo=2, routed)           0.127     2.135    CommonControlSignalGenerator/HoldGen/TriggerShift[120]
    SLICE_X86Y144        FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[121]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm100M rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         0.872     2.417    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X86Y144        FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[121]/C
                         clock pessimism             -0.550     1.867    
    SLICE_X86Y144        FDCE (Hold_fdce_C_D)         0.075     1.942    CommonControlSignalGenerator/HoldGen/TriggerShift_reg[121]
  -------------------------------------------------------------------
                         required time                         -1.942    
                         arrival time                           2.135    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 CommonControlSignalGenerator/HoldGen/TriggerShift_reg[164]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CommonControlSignalGenerator/HoldGen/TriggerShift_reg[165]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Mmcm100M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm100M rise@0.000ns - Mmcm100M rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.061%)  route 0.130ns (47.939%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.418ns
    Source Clock Delay      (SCD):    1.868ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm100M rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         0.602     1.868    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X86Y147        FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[164]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y147        FDCE (Prop_fdce_C_Q)         0.141     2.009 r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[164]/Q
                         net (fo=2, routed)           0.130     2.139    CommonControlSignalGenerator/HoldGen/TriggerShift[164]
    SLICE_X86Y147        FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[165]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm100M rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         0.873     2.418    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X86Y147        FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[165]/C
                         clock pessimism             -0.550     1.868    
    SLICE_X86Y147        FDCE (Hold_fdce_C_D)         0.075     1.943    CommonControlSignalGenerator/HoldGen/TriggerShift_reg[165]
  -------------------------------------------------------------------
                         required time                         -1.943    
                         arrival time                           2.139    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 CommonControlSignalGenerator/HoldGen/TriggerShift_reg[165]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CommonControlSignalGenerator/HoldGen/TriggerShift_reg[166]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Mmcm100M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm100M rise@0.000ns - Mmcm100M rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.128ns (50.347%)  route 0.126ns (49.653%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.417ns
    Source Clock Delay      (SCD):    1.868ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm100M rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         0.602     1.868    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X86Y147        FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[165]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y147        FDCE (Prop_fdce_C_Q)         0.128     1.996 r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[165]/Q
                         net (fo=2, routed)           0.126     2.122    CommonControlSignalGenerator/HoldGen/TriggerShift[165]
    SLICE_X84Y147        FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[166]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm100M rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         0.873     2.417    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X84Y147        FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[166]/C
                         clock pessimism             -0.512     1.905    
    SLICE_X84Y147        FDCE (Hold_fdce_C_D)         0.021     1.926    CommonControlSignalGenerator/HoldGen/TriggerShift_reg[166]
  -------------------------------------------------------------------
                         required time                         -1.926    
                         arrival time                           2.122    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 CommonControlSignalGenerator/HoldGen/TriggerShift_reg[123]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CommonControlSignalGenerator/HoldGen/TriggerShift_reg[124]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Mmcm100M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm100M rise@0.000ns - Mmcm100M rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.128ns (49.387%)  route 0.131ns (50.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.416ns
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm100M rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         0.601     1.867    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X86Y144        FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[123]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y144        FDCE (Prop_fdce_C_Q)         0.128     1.995 r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[123]/Q
                         net (fo=2, routed)           0.131     2.126    CommonControlSignalGenerator/HoldGen/TriggerShift[123]
    SLICE_X85Y143        FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[124]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm100M rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         0.871     2.416    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X85Y143        FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[124]/C
                         clock pessimism             -0.512     1.904    
    SLICE_X85Y143        FDCE (Hold_fdce_C_D)         0.022     1.926    CommonControlSignalGenerator/HoldGen/TriggerShift_reg[124]
  -------------------------------------------------------------------
                         required time                         -1.926    
                         arrival time                           2.126    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 CommonControlSignalGenerator/HoldGen/TriggerShift_reg[116]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CommonControlSignalGenerator/HoldGen/TriggerShift_reg[117]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Mmcm100M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm100M rise@0.000ns - Mmcm100M rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.456%)  route 0.123ns (46.544%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.417ns
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm100M rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         0.601     1.867    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X86Y143        FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[116]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y143        FDCE (Prop_fdce_C_Q)         0.141     2.008 r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[116]/Q
                         net (fo=2, routed)           0.123     2.131    CommonControlSignalGenerator/HoldGen/TriggerShift[116]
    SLICE_X86Y144        FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[117]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm100M rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         0.872     2.417    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X86Y144        FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[117]/C
                         clock pessimism             -0.534     1.883    
    SLICE_X86Y144        FDCE (Hold_fdce_C_D)         0.046     1.929    CommonControlSignalGenerator/HoldGen/TriggerShift_reg[117]
  -------------------------------------------------------------------
                         required time                         -1.929    
                         arrival time                           2.131    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 CommonControlSignalGenerator/HoldGen/TriggerShift_reg[52]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CommonControlSignalGenerator/HoldGen/TriggerShift_reg[53]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Mmcm100M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm100M rise@0.000ns - Mmcm100M rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.164ns (56.828%)  route 0.125ns (43.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.417ns
    Source Clock Delay      (SCD):    1.866ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm100M rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         0.600     1.866    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X84Y145        FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y145        FDCE (Prop_fdce_C_Q)         0.164     2.030 r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[52]/Q
                         net (fo=2, routed)           0.125     2.155    CommonControlSignalGenerator/HoldGen/TriggerShift[52]
    SLICE_X86Y145        FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm100M rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         0.872     2.417    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X86Y145        FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[53]/C
                         clock pessimism             -0.512     1.905    
    SLICE_X86Y145        FDCE (Hold_fdce_C_D)         0.046     1.951    CommonControlSignalGenerator/HoldGen/TriggerShift_reg[53]
  -------------------------------------------------------------------
                         required time                         -1.951    
                         arrival time                           2.155    
  -------------------------------------------------------------------
                         slack                                  0.204    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Mmcm100M
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ClockGenerator/MMCME2_BASE_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         10.000      8.408      BUFGCTRL_X0Y19   ClockGenerator/BUFG_SyncClk/I
Min Period        n/a     MMCME2_ADV/CLKOUT3  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X84Y141    CommonControlSignalGenerator/HoldGen/TriggerShift_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X81Y142    CommonControlSignalGenerator/HoldGen/TriggerShift_reg[100]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X81Y142    CommonControlSignalGenerator/HoldGen/TriggerShift_reg[101]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X81Y142    CommonControlSignalGenerator/HoldGen/TriggerShift_reg[102]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X81Y142    CommonControlSignalGenerator/HoldGen/TriggerShift_reg[103]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X81Y142    CommonControlSignalGenerator/HoldGen/TriggerShift_reg[104]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X80Y142    CommonControlSignalGenerator/HoldGen/TriggerShift_reg[105]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X80Y140    CommonControlSignalGenerator/HoldGen/TriggerShift_reg[106]/C
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X84Y141    CommonControlSignalGenerator/HoldGen/TriggerShift_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X84Y141    CommonControlSignalGenerator/HoldGen/TriggerShift_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X84Y141    CommonControlSignalGenerator/HoldGen/TriggerShift_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X84Y141    CommonControlSignalGenerator/HoldGen/TriggerShift_reg[12]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X84Y141    CommonControlSignalGenerator/HoldGen/TriggerShift_reg[13]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X84Y141    CommonControlSignalGenerator/HoldGen/TriggerShift_reg[14]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X84Y141    CommonControlSignalGenerator/HoldGen/TriggerShift_reg[15]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X84Y141    CommonControlSignalGenerator/HoldGen/TriggerShift_reg[16]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X87Y141    CommonControlSignalGenerator/HoldGen/TriggerShift_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X82Y141    CommonControlSignalGenerator/HoldGen/TriggerShift_reg[21]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X81Y142    CommonControlSignalGenerator/HoldGen/TriggerShift_reg[100]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X81Y142    CommonControlSignalGenerator/HoldGen/TriggerShift_reg[101]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X81Y142    CommonControlSignalGenerator/HoldGen/TriggerShift_reg[102]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X81Y142    CommonControlSignalGenerator/HoldGen/TriggerShift_reg[103]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X81Y142    CommonControlSignalGenerator/HoldGen/TriggerShift_reg[104]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X80Y142    CommonControlSignalGenerator/HoldGen/TriggerShift_reg[105]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X80Y140    CommonControlSignalGenerator/HoldGen/TriggerShift_reg[106]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X80Y140    CommonControlSignalGenerator/HoldGen/TriggerShift_reg[107]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X80Y140    CommonControlSignalGenerator/HoldGen/TriggerShift_reg[108]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X80Y140    CommonControlSignalGenerator/HoldGen/TriggerShift_reg[109]/C



---------------------------------------------------------------------------------------------------
From Clock:  Mmcm40M
  To Clock:  Mmcm40M

Setup :            0  Failing Endpoints,  Worst Slack        3.370ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       11.646ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.370ns  (required time - arrival time)
  Source:                 Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Command/Dac4bit_reg[54][1]/CE
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (Mmcm40M rise@25.000ns - Mmcm40M fall@12.500ns)
  Data Path Delay:        8.738ns  (logic 2.230ns (25.520%)  route 6.508ns (74.480%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.132ns = ( 30.132 - 25.000 ) 
    Source Clock Delay      (SCD):    5.558ns = ( 18.058 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M fall edge)   12.500    12.500 f  
    K4                                                0.000    12.500 f  Clk40M (IN)
                         net (fo=0)                   0.000    12.500    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415    13.915 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065    14.980    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    15.057 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.449    16.505    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    16.586 f  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        1.472    18.058    Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt_1
    RAMB18_X3Y44         RAMB18E1                                     r  Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y44         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[10])
                                                      2.125    20.183 r  Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[10]
                         net (fo=208, routed)         6.010    26.194    Command/COMMAND_WORD[6]
    SLICE_X65Y144        LUT5 (Prop_lut5_I0_O)        0.105    26.299 r  Command/Dac4bit[54][0]_i_1/O
                         net (fo=4, routed)           0.498    26.797    Command/Dac4bit[54][0]_i_1_n_0
    SLICE_X65Y146        FDCE                                         r  Command/Dac4bit_reg[54][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)   25.000    25.000 r  
    K4                                                0.000    25.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    25.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    26.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.381    28.807    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    28.884 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        1.248    30.132    Command/Clk
    SLICE_X65Y146        FDCE                                         r  Command/Dac4bit_reg[54][1]/C
                         clock pessimism              0.268    30.400    
                         clock uncertainty           -0.065    30.335    
    SLICE_X65Y146        FDCE (Setup_fdce_C_CE)      -0.168    30.167    Command/Dac4bit_reg[54][1]
  -------------------------------------------------------------------
                         required time                         30.167    
                         arrival time                         -26.797    
  -------------------------------------------------------------------
                         slack                                  3.370    

Slack (MET) :             3.370ns  (required time - arrival time)
  Source:                 Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Command/Dac4bit_reg[54][3]/CE
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (Mmcm40M rise@25.000ns - Mmcm40M fall@12.500ns)
  Data Path Delay:        8.738ns  (logic 2.230ns (25.520%)  route 6.508ns (74.480%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.132ns = ( 30.132 - 25.000 ) 
    Source Clock Delay      (SCD):    5.558ns = ( 18.058 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M fall edge)   12.500    12.500 f  
    K4                                                0.000    12.500 f  Clk40M (IN)
                         net (fo=0)                   0.000    12.500    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415    13.915 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065    14.980    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    15.057 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.449    16.505    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    16.586 f  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        1.472    18.058    Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt_1
    RAMB18_X3Y44         RAMB18E1                                     r  Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y44         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[10])
                                                      2.125    20.183 r  Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[10]
                         net (fo=208, routed)         6.010    26.194    Command/COMMAND_WORD[6]
    SLICE_X65Y144        LUT5 (Prop_lut5_I0_O)        0.105    26.299 r  Command/Dac4bit[54][0]_i_1/O
                         net (fo=4, routed)           0.498    26.797    Command/Dac4bit[54][0]_i_1_n_0
    SLICE_X64Y146        FDCE                                         r  Command/Dac4bit_reg[54][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)   25.000    25.000 r  
    K4                                                0.000    25.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    25.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    26.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.381    28.807    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    28.884 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        1.248    30.132    Command/Clk
    SLICE_X64Y146        FDCE                                         r  Command/Dac4bit_reg[54][3]/C
                         clock pessimism              0.268    30.400    
                         clock uncertainty           -0.065    30.335    
    SLICE_X64Y146        FDCE (Setup_fdce_C_CE)      -0.168    30.167    Command/Dac4bit_reg[54][3]
  -------------------------------------------------------------------
                         required time                         30.167    
                         arrival time                         -26.797    
  -------------------------------------------------------------------
                         slack                                  3.370    

Slack (MET) :             3.422ns  (required time - arrival time)
  Source:                 Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Command/Dac4bit_reg[9][3]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (Mmcm40M rise@25.000ns - Mmcm40M fall@12.500ns)
  Data Path Delay:        8.888ns  (logic 2.125ns (23.908%)  route 6.763ns (76.092%))
  Logic Levels:           0  
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.213ns = ( 30.213 - 25.000 ) 
    Source Clock Delay      (SCD):    5.558ns = ( 18.058 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M fall edge)   12.500    12.500 f  
    K4                                                0.000    12.500 f  Clk40M (IN)
                         net (fo=0)                   0.000    12.500    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415    13.915 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065    14.980    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    15.057 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.449    16.505    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    16.586 f  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        1.472    18.058    Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt_1
    RAMB18_X3Y44         RAMB18E1                                     r  Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y44         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.125    20.183 r  Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[3]
                         net (fo=139, routed)         6.763    26.947    Command/COMMAND_WORD[3]
    SLICE_X85Y114        FDCE                                         r  Command/Dac4bit_reg[9][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)   25.000    25.000 r  
    K4                                                0.000    25.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    25.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    26.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.381    28.807    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    28.884 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        1.329    30.213    Command/Clk
    SLICE_X85Y114        FDCE                                         r  Command/Dac4bit_reg[9][3]/C
                         clock pessimism              0.268    30.481    
                         clock uncertainty           -0.065    30.416    
    SLICE_X85Y114        FDCE (Setup_fdce_C_D)       -0.047    30.369    Command/Dac4bit_reg[9][3]
  -------------------------------------------------------------------
                         required time                         30.369    
                         arrival time                         -26.947    
  -------------------------------------------------------------------
                         slack                                  3.422    

Slack (MET) :             3.432ns  (required time - arrival time)
  Source:                 Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Command/ReadScopeChannel7to4/CommandOut_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (Mmcm40M rise@25.000ns - Mmcm40M fall@12.500ns)
  Data Path Delay:        8.880ns  (logic 2.125ns (23.931%)  route 6.755ns (76.069%))
  Logic Levels:           0  
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.214ns = ( 30.214 - 25.000 ) 
    Source Clock Delay      (SCD):    5.558ns = ( 18.058 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M fall edge)   12.500    12.500 f  
    K4                                                0.000    12.500 f  Clk40M (IN)
                         net (fo=0)                   0.000    12.500    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415    13.915 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065    14.980    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    15.057 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.449    16.505    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    16.586 f  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        1.472    18.058    Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt_1
    RAMB18_X3Y44         RAMB18E1                                     r  Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y44         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.125    20.183 r  Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[3]
                         net (fo=139, routed)         6.755    26.938    Command/ReadScopeChannel7to4/dout[3]
    SLICE_X83Y113        FDCE                                         r  Command/ReadScopeChannel7to4/CommandOut_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)   25.000    25.000 r  
    K4                                                0.000    25.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    25.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    26.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.381    28.807    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    28.884 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        1.330    30.214    Command/ReadScopeChannel7to4/Clk
    SLICE_X83Y113        FDCE                                         r  Command/ReadScopeChannel7to4/CommandOut_reg[3]/C
                         clock pessimism              0.268    30.482    
                         clock uncertainty           -0.065    30.417    
    SLICE_X83Y113        FDCE (Setup_fdce_C_D)       -0.047    30.370    Command/ReadScopeChannel7to4/CommandOut_reg[3]
  -------------------------------------------------------------------
                         required time                         30.370    
                         arrival time                         -26.938    
  -------------------------------------------------------------------
                         slack                                  3.432    

Slack (MET) :             3.434ns  (required time - arrival time)
  Source:                 Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Command/Dac4bit_reg[13][3]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (Mmcm40M rise@25.000ns - Mmcm40M fall@12.500ns)
  Data Path Delay:        8.876ns  (logic 2.125ns (23.941%)  route 6.751ns (76.059%))
  Logic Levels:           0  
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.212ns = ( 30.212 - 25.000 ) 
    Source Clock Delay      (SCD):    5.558ns = ( 18.058 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M fall edge)   12.500    12.500 f  
    K4                                                0.000    12.500 f  Clk40M (IN)
                         net (fo=0)                   0.000    12.500    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415    13.915 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065    14.980    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    15.057 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.449    16.505    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    16.586 f  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        1.472    18.058    Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt_1
    RAMB18_X3Y44         RAMB18E1                                     r  Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y44         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.125    20.183 r  Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[3]
                         net (fo=139, routed)         6.751    26.934    Command/COMMAND_WORD[3]
    SLICE_X85Y115        FDCE                                         r  Command/Dac4bit_reg[13][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)   25.000    25.000 r  
    K4                                                0.000    25.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    25.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    26.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.381    28.807    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    28.884 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        1.328    30.212    Command/Clk
    SLICE_X85Y115        FDCE                                         r  Command/Dac4bit_reg[13][3]/C
                         clock pessimism              0.268    30.480    
                         clock uncertainty           -0.065    30.415    
    SLICE_X85Y115        FDCE (Setup_fdce_C_D)       -0.047    30.368    Command/Dac4bit_reg[13][3]
  -------------------------------------------------------------------
                         required time                         30.368    
                         arrival time                         -26.934    
  -------------------------------------------------------------------
                         slack                                  3.434    

Slack (MET) :             3.437ns  (required time - arrival time)
  Source:                 Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Command/SweepDacStartValue7to4/CommandOut_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (Mmcm40M rise@25.000ns - Mmcm40M fall@12.500ns)
  Data Path Delay:        8.782ns  (logic 2.125ns (24.196%)  route 6.657ns (75.804%))
  Logic Levels:           0  
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.122ns = ( 30.122 - 25.000 ) 
    Source Clock Delay      (SCD):    5.558ns = ( 18.058 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M fall edge)   12.500    12.500 f  
    K4                                                0.000    12.500 f  Clk40M (IN)
                         net (fo=0)                   0.000    12.500    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415    13.915 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065    14.980    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    15.057 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.449    16.505    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    16.586 f  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        1.472    18.058    Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt_1
    RAMB18_X3Y44         RAMB18E1                                     r  Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y44         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.125    20.183 r  Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[2]
                         net (fo=146, routed)         6.657    26.841    Command/SweepDacStartValue7to4/dout[2]
    SLICE_X55Y113        FDCE                                         r  Command/SweepDacStartValue7to4/CommandOut_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)   25.000    25.000 r  
    K4                                                0.000    25.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    25.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    26.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.381    28.807    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    28.884 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        1.238    30.122    Command/SweepDacStartValue7to4/Clk
    SLICE_X55Y113        FDCE                                         r  Command/SweepDacStartValue7to4/CommandOut_reg[2]/C
                         clock pessimism              0.268    30.390    
                         clock uncertainty           -0.065    30.325    
    SLICE_X55Y113        FDCE (Setup_fdce_C_D)       -0.047    30.278    Command/SweepDacStartValue7to4/CommandOut_reg[2]
  -------------------------------------------------------------------
                         required time                         30.278    
                         arrival time                         -26.841    
  -------------------------------------------------------------------
                         slack                                  3.437    

Slack (MET) :             3.455ns  (required time - arrival time)
  Source:                 Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Command/Dac4bit_reg[54][2]/CE
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (Mmcm40M rise@25.000ns - Mmcm40M fall@12.500ns)
  Data Path Delay:        8.653ns  (logic 2.230ns (25.770%)  route 6.423ns (74.230%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.132ns = ( 30.132 - 25.000 ) 
    Source Clock Delay      (SCD):    5.558ns = ( 18.058 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M fall edge)   12.500    12.500 f  
    K4                                                0.000    12.500 f  Clk40M (IN)
                         net (fo=0)                   0.000    12.500    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415    13.915 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065    14.980    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    15.057 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.449    16.505    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    16.586 f  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        1.472    18.058    Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt_1
    RAMB18_X3Y44         RAMB18E1                                     r  Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y44         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[10])
                                                      2.125    20.183 r  Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[10]
                         net (fo=208, routed)         6.010    26.194    Command/COMMAND_WORD[6]
    SLICE_X65Y144        LUT5 (Prop_lut5_I0_O)        0.105    26.299 r  Command/Dac4bit[54][0]_i_1/O
                         net (fo=4, routed)           0.413    26.712    Command/Dac4bit[54][0]_i_1_n_0
    SLICE_X65Y144        FDCE                                         r  Command/Dac4bit_reg[54][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)   25.000    25.000 r  
    K4                                                0.000    25.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    25.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    26.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.381    28.807    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    28.884 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        1.248    30.132    Command/Clk
    SLICE_X65Y144        FDCE                                         r  Command/Dac4bit_reg[54][2]/C
                         clock pessimism              0.268    30.400    
                         clock uncertainty           -0.065    30.335    
    SLICE_X65Y144        FDCE (Setup_fdce_C_CE)      -0.168    30.167    Command/Dac4bit_reg[54][2]
  -------------------------------------------------------------------
                         required time                         30.167    
                         arrival time                         -26.712    
  -------------------------------------------------------------------
                         slack                                  3.455    

Slack (MET) :             3.465ns  (required time - arrival time)
  Source:                 Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Command/HoldDelaySet3to0/CommandOut_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (Mmcm40M rise@25.000ns - Mmcm40M fall@12.500ns)
  Data Path Delay:        8.845ns  (logic 2.125ns (24.025%)  route 6.720ns (75.975%))
  Logic Levels:           0  
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.212ns = ( 30.212 - 25.000 ) 
    Source Clock Delay      (SCD):    5.558ns = ( 18.058 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M fall edge)   12.500    12.500 f  
    K4                                                0.000    12.500 f  Clk40M (IN)
                         net (fo=0)                   0.000    12.500    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415    13.915 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065    14.980    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    15.057 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.449    16.505    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    16.586 f  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        1.472    18.058    Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt_1
    RAMB18_X3Y44         RAMB18E1                                     r  Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y44         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.125    20.183 r  Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[3]
                         net (fo=139, routed)         6.720    26.903    Command/HoldDelaySet3to0/dout[3]
    SLICE_X81Y140        FDCE                                         r  Command/HoldDelaySet3to0/CommandOut_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)   25.000    25.000 r  
    K4                                                0.000    25.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    25.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    26.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.381    28.807    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    28.884 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        1.328    30.212    Command/HoldDelaySet3to0/Clk
    SLICE_X81Y140        FDCE                                         r  Command/HoldDelaySet3to0/CommandOut_reg[3]/C
                         clock pessimism              0.268    30.480    
                         clock uncertainty           -0.065    30.415    
    SLICE_X81Y140        FDCE (Setup_fdce_C_D)       -0.047    30.368    Command/HoldDelaySet3to0/CommandOut_reg[3]
  -------------------------------------------------------------------
                         required time                         30.368    
                         arrival time                         -26.903    
  -------------------------------------------------------------------
                         slack                                  3.465    

Slack (MET) :             3.466ns  (required time - arrival time)
  Source:                 Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Command/Dac4bit_reg[18][3]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (Mmcm40M rise@25.000ns - Mmcm40M fall@12.500ns)
  Data Path Delay:        8.850ns  (logic 2.125ns (24.011%)  route 6.725ns (75.989%))
  Logic Levels:           0  
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.218ns = ( 30.218 - 25.000 ) 
    Source Clock Delay      (SCD):    5.558ns = ( 18.058 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M fall edge)   12.500    12.500 f  
    K4                                                0.000    12.500 f  Clk40M (IN)
                         net (fo=0)                   0.000    12.500    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415    13.915 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065    14.980    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    15.057 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.449    16.505    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    16.586 f  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        1.472    18.058    Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt_1
    RAMB18_X3Y44         RAMB18E1                                     r  Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y44         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.125    20.183 r  Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[3]
                         net (fo=139, routed)         6.725    26.908    Command/COMMAND_WORD[3]
    SLICE_X82Y144        FDCE                                         r  Command/Dac4bit_reg[18][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)   25.000    25.000 r  
    K4                                                0.000    25.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    25.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    26.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.381    28.807    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    28.884 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        1.334    30.218    Command/Clk
    SLICE_X82Y144        FDCE                                         r  Command/Dac4bit_reg[18][3]/C
                         clock pessimism              0.268    30.486    
                         clock uncertainty           -0.065    30.421    
    SLICE_X82Y144        FDCE (Setup_fdce_C_D)       -0.047    30.374    Command/Dac4bit_reg[18][3]
  -------------------------------------------------------------------
                         required time                         30.374    
                         arrival time                         -26.908    
  -------------------------------------------------------------------
                         slack                                  3.466    

Slack (MET) :             3.486ns  (required time - arrival time)
  Source:                 Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Command/Dac4bit_reg[32][3]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (Mmcm40M rise@25.000ns - Mmcm40M fall@12.500ns)
  Data Path Delay:        8.829ns  (logic 2.125ns (24.068%)  route 6.704ns (75.932%))
  Logic Levels:           0  
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.218ns = ( 30.218 - 25.000 ) 
    Source Clock Delay      (SCD):    5.558ns = ( 18.058 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M fall edge)   12.500    12.500 f  
    K4                                                0.000    12.500 f  Clk40M (IN)
                         net (fo=0)                   0.000    12.500    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415    13.915 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065    14.980    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    15.057 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.449    16.505    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    16.586 f  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        1.472    18.058    Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt_1
    RAMB18_X3Y44         RAMB18E1                                     r  Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y44         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.125    20.183 r  Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[3]
                         net (fo=139, routed)         6.704    26.888    Command/COMMAND_WORD[3]
    SLICE_X82Y148        FDCE                                         r  Command/Dac4bit_reg[32][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)   25.000    25.000 r  
    K4                                                0.000    25.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    25.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    26.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.381    28.807    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    28.884 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        1.334    30.218    Command/Clk
    SLICE_X82Y148        FDCE                                         r  Command/Dac4bit_reg[32][3]/C
                         clock pessimism              0.268    30.486    
                         clock uncertainty           -0.065    30.421    
    SLICE_X82Y148        FDCE (Setup_fdce_C_D)       -0.047    30.374    Command/Dac4bit_reg[32][3]
  -------------------------------------------------------------------
                         required time                         30.374    
                         arrival time                         -26.888    
  -------------------------------------------------------------------
                         slack                                  3.486    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 Acquisition/MicrorocSCurveTest/SC_test_control/MicrorocCTestChannelInternal_reg[37]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Acquisition/MicrorocSCurveTest/SC_test_control/Microroc_CTest_Chn_Out_reg[37]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm40M rise@0.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.226ns (54.571%)  route 0.188ns (45.429%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.357ns
    Source Clock Delay      (SCD):    1.812ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        0.546     1.812    Acquisition/MicrorocSCurveTest/SC_test_control/Clk
    SLICE_X51Y124        FDCE                                         r  Acquisition/MicrorocSCurveTest/SC_test_control/MicrorocCTestChannelInternal_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y124        FDCE (Prop_fdce_C_Q)         0.128     1.940 r  Acquisition/MicrorocSCurveTest/SC_test_control/MicrorocCTestChannelInternal_reg[37]/Q
                         net (fo=1, routed)           0.188     2.128    Acquisition/MicrorocSCurveTest/SC_test_control/MicrorocCTestChannelInternal_reg_n_0_[37]
    SLICE_X55Y123        LUT4 (Prop_lut4_I2_O)        0.098     2.226 r  Acquisition/MicrorocSCurveTest/SC_test_control/Microroc_CTest_Chn_Out[37]_i_1/O
                         net (fo=1, routed)           0.000     2.226    Acquisition/MicrorocSCurveTest/SC_test_control/Microroc_CTest_Chn_Out[37]_i_1_n_0
    SLICE_X55Y123        FDCE                                         r  Acquisition/MicrorocSCurveTest/SC_test_control/Microroc_CTest_Chn_Out_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        0.812     2.357    Acquisition/MicrorocSCurveTest/SC_test_control/Clk
    SLICE_X55Y123        FDCE                                         r  Acquisition/MicrorocSCurveTest/SC_test_control/Microroc_CTest_Chn_Out_reg[37]/C
                         clock pessimism             -0.283     2.074    
    SLICE_X55Y123        FDCE (Hold_fdce_C_D)         0.092     2.166    Acquisition/MicrorocSCurveTest/SC_test_control/Microroc_CTest_Chn_Out_reg[37]
  -------------------------------------------------------------------
                         required time                         -2.166    
                         arrival time                           2.226    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 MicrorocChain1/SlowControlAndReadScope/ParameterGen/ExternalFifoData_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[11]
                            (rising edge-triggered cell RAMB18E1 clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm40M rise@0.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.164ns (37.428%)  route 0.274ns (62.572%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.416ns
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    0.533ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        0.561     1.827    MicrorocChain1/SlowControlAndReadScope/ParameterGen/Clk
    SLICE_X62Y109        FDCE                                         r  MicrorocChain1/SlowControlAndReadScope/ParameterGen/ExternalFifoData_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y109        FDCE (Prop_fdce_C_Q)         0.164     1.991 r  MicrorocChain1/SlowControlAndReadScope/ParameterGen/ExternalFifoData_reg[15]/Q
                         net (fo=1, routed)           0.274     2.265    MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[15]
    RAMB18_X1Y42         RAMB18E1                                     r  MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[11]
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        0.871     2.416    MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X1Y42         RAMB18E1                                     r  MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.533     1.883    
    RAMB18_X1Y42         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[11])
                                                      0.296     2.179    MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.179    
                         arrival time                           2.265    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 MicrorocChain2/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift_reg[392]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            MicrorocChain2/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift_reg[408]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm40M rise@0.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.186ns (41.460%)  route 0.263ns (58.540%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.368ns
    Source Clock Delay      (SCD):    1.815ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        0.549     1.815    MicrorocChain2/SlowControlAndReadScope/ParameterGen/Clk
    SLICE_X52Y129        FDCE                                         r  MicrorocChain2/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift_reg[392]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y129        FDCE (Prop_fdce_C_Q)         0.141     1.956 r  MicrorocChain2/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift_reg[392]/Q
                         net (fo=1, routed)           0.263     2.219    MicrorocChain2/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift_reg_n_0_[392]
    SLICE_X43Y132        LUT3 (Prop_lut3_I2_O)        0.045     2.264 r  MicrorocChain2/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift[408]_i_1__0/O
                         net (fo=1, routed)           0.000     2.264    MicrorocChain2/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift[408]_i_1__0_n_0
    SLICE_X43Y132        FDCE                                         r  MicrorocChain2/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift_reg[408]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        0.823     2.368    MicrorocChain2/SlowControlAndReadScope/ParameterGen/Clk
    SLICE_X43Y132        FDCE                                         r  MicrorocChain2/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift_reg[408]/C
                         clock pessimism             -0.283     2.085    
    SLICE_X43Y132        FDCE (Hold_fdce_C_D)         0.091     2.176    MicrorocChain2/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift_reg[408]
  -------------------------------------------------------------------
                         required time                         -2.176    
                         arrival time                           2.264    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 MicrorocChain2/SlowControlAndReadScope/ParameterGen/ExternalFifoData_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            MicrorocChain2/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm40M rise@0.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.164ns (35.433%)  route 0.299ns (64.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.417ns
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        0.561     1.827    MicrorocChain2/SlowControlAndReadScope/ParameterGen/Clk
    SLICE_X66Y108        FDCE                                         r  MicrorocChain2/SlowControlAndReadScope/ParameterGen/ExternalFifoData_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y108        FDCE (Prop_fdce_C_Q)         0.164     1.991 r  MicrorocChain2/SlowControlAndReadScope/ParameterGen/ExternalFifoData_reg[14]/Q
                         net (fo=1, routed)           0.299     2.290    MicrorocChain2/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[14]
    RAMB18_X1Y40         RAMB18E1                                     r  MicrorocChain2/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[10]
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        0.872     2.417    MicrorocChain2/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X1Y40         RAMB18E1                                     r  MicrorocChain2/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.512     1.905    
    RAMB18_X1Y40         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[10])
                                                      0.296     2.201    MicrorocChain2/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.201    
                         arrival time                           2.290    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 ConfigurationSelect/MicrorocChannelDiscriminatorMask_Output_reg[158]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            MicrorocChain1/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift_reg[495]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm40M rise@0.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.186ns (41.899%)  route 0.258ns (58.101%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.360ns
    Source Clock Delay      (SCD):    1.816ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        0.550     1.816    ConfigurationSelect/Clk
    SLICE_X48Y122        FDCE                                         r  ConfigurationSelect/MicrorocChannelDiscriminatorMask_Output_reg[158]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y122        FDCE (Prop_fdce_C_Q)         0.141     1.957 r  ConfigurationSelect/MicrorocChannelDiscriminatorMask_Output_reg[158]/Q
                         net (fo=1, routed)           0.258     2.215    MicrorocChain1/SlowControlAndReadScope/ParameterGen/MicrorocChannelDiscriminatorMask_Output[158]
    SLICE_X53Y121        LUT3 (Prop_lut3_I0_O)        0.045     2.260 r  MicrorocChain1/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift[495]_i_1__1/O
                         net (fo=1, routed)           0.000     2.260    MicrorocChain1/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift[495]_i_1__1_n_0
    SLICE_X53Y121        FDCE                                         r  MicrorocChain1/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift_reg[495]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        0.816     2.360    MicrorocChain1/SlowControlAndReadScope/ParameterGen/Clk
    SLICE_X53Y121        FDCE                                         r  MicrorocChain1/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift_reg[495]/C
                         clock pessimism             -0.283     2.077    
    SLICE_X53Y121        FDCE (Hold_fdce_C_D)         0.091     2.168    MicrorocChain1/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift_reg[495]
  -------------------------------------------------------------------
                         required time                         -2.168    
                         arrival time                           2.260    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 ConfigurationSelect/MicrorocChannelDiscriminatorMask_Output_reg[257]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            MicrorocChain2/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift_reg[402]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm40M rise@0.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.227ns (50.005%)  route 0.227ns (49.995%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.364ns
    Source Clock Delay      (SCD):    1.817ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        0.551     1.817    ConfigurationSelect/Clk
    SLICE_X48Y129        FDCE                                         r  ConfigurationSelect/MicrorocChannelDiscriminatorMask_Output_reg[257]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y129        FDCE (Prop_fdce_C_Q)         0.128     1.945 r  ConfigurationSelect/MicrorocChannelDiscriminatorMask_Output_reg[257]/Q
                         net (fo=1, routed)           0.227     2.172    MicrorocChain2/SlowControlAndReadScope/ParameterGen/MicrorocChannelDiscriminatorMask_Output[65]
    SLICE_X53Y132        LUT3 (Prop_lut3_I0_O)        0.099     2.271 r  MicrorocChain2/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift[402]_i_1__0/O
                         net (fo=1, routed)           0.000     2.271    MicrorocChain2/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift[402]_i_1__0_n_0
    SLICE_X53Y132        FDCE                                         r  MicrorocChain2/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift_reg[402]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        0.819     2.364    MicrorocChain2/SlowControlAndReadScope/ParameterGen/Clk
    SLICE_X53Y132        FDCE                                         r  MicrorocChain2/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift_reg[402]/C
                         clock pessimism             -0.283     2.081    
    SLICE_X53Y132        FDCE (Hold_fdce_C_D)         0.091     2.172    MicrorocChain2/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift_reg[402]
  -------------------------------------------------------------------
                         required time                         -2.172    
                         arrival time                           2.271    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 ConfigurationSelect/MicrorocChannelDiscriminatorMask_Output_reg[297]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            MicrorocChain2/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift_reg[442]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm40M rise@0.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.226ns (49.860%)  route 0.227ns (50.140%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.367ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        0.558     1.824    ConfigurationSelect/Clk
    SLICE_X43Y136        FDCE                                         r  ConfigurationSelect/MicrorocChannelDiscriminatorMask_Output_reg[297]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y136        FDCE (Prop_fdce_C_Q)         0.128     1.952 r  ConfigurationSelect/MicrorocChannelDiscriminatorMask_Output_reg[297]/Q
                         net (fo=1, routed)           0.227     2.179    MicrorocChain2/SlowControlAndReadScope/ParameterGen/MicrorocChannelDiscriminatorMask_Output[105]
    SLICE_X52Y136        LUT3 (Prop_lut3_I0_O)        0.098     2.277 r  MicrorocChain2/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift[442]_i_1__0/O
                         net (fo=1, routed)           0.000     2.277    MicrorocChain2/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift[442]_i_1__0_n_0
    SLICE_X52Y136        FDCE                                         r  MicrorocChain2/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift_reg[442]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        0.822     2.367    MicrorocChain2/SlowControlAndReadScope/ParameterGen/Clk
    SLICE_X52Y136        FDCE                                         r  MicrorocChain2/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift_reg[442]/C
                         clock pessimism             -0.283     2.084    
    SLICE_X52Y136        FDCE (Hold_fdce_C_D)         0.092     2.176    MicrorocChain2/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift_reg[442]
  -------------------------------------------------------------------
                         required time                         -2.176    
                         arrival time                           2.277    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 Acquisition/MicrorocSCurveTest/SC_test_control/MicrorocCTestChannelInternal_reg[59]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Acquisition/MicrorocSCurveTest/SC_test_control/Microroc_CTest_Chn_Out_reg[59]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm40M rise@0.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.226ns (48.136%)  route 0.244ns (51.864%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.356ns
    Source Clock Delay      (SCD):    1.812ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        0.546     1.812    Acquisition/MicrorocSCurveTest/SC_test_control/Clk
    SLICE_X51Y124        FDCE                                         r  Acquisition/MicrorocSCurveTest/SC_test_control/MicrorocCTestChannelInternal_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y124        FDCE (Prop_fdce_C_Q)         0.128     1.940 r  Acquisition/MicrorocSCurveTest/SC_test_control/MicrorocCTestChannelInternal_reg[59]/Q
                         net (fo=1, routed)           0.244     2.184    Acquisition/MicrorocSCurveTest/SC_test_control/MicrorocCTestChannelInternal_reg_n_0_[59]
    SLICE_X55Y124        LUT4 (Prop_lut4_I2_O)        0.098     2.282 r  Acquisition/MicrorocSCurveTest/SC_test_control/Microroc_CTest_Chn_Out[59]_i_1/O
                         net (fo=1, routed)           0.000     2.282    Acquisition/MicrorocSCurveTest/SC_test_control/Microroc_CTest_Chn_Out[59]_i_1_n_0
    SLICE_X55Y124        FDCE                                         r  Acquisition/MicrorocSCurveTest/SC_test_control/Microroc_CTest_Chn_Out_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        0.811     2.356    Acquisition/MicrorocSCurveTest/SC_test_control/Clk
    SLICE_X55Y124        FDCE                                         r  Acquisition/MicrorocSCurveTest/SC_test_control/Microroc_CTest_Chn_Out_reg[59]/C
                         clock pessimism             -0.283     2.073    
    SLICE_X55Y124        FDCE (Hold_fdce_C_D)         0.107     2.180    Acquisition/MicrorocSCurveTest/SC_test_control/Microroc_CTest_Chn_Out_reg[59]
  -------------------------------------------------------------------
                         required time                         -2.180    
                         arrival time                           2.282    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 MicrorocAutoCaliSignalGen/DacValueSet/SerialData_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            MicrorocAutoCaliSignalGen/DacValueSet/DacSpiOut/SerialDataShift_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm40M rise@0.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.186ns (78.333%)  route 0.051ns (21.667%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.374ns
    Source Clock Delay      (SCD):    1.826ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        0.560     1.826    MicrorocAutoCaliSignalGen/DacValueSet/Clk
    SLICE_X55Y86         FDCE                                         r  MicrorocAutoCaliSignalGen/DacValueSet/SerialData_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y86         FDCE (Prop_fdce_C_Q)         0.141     1.967 r  MicrorocAutoCaliSignalGen/DacValueSet/SerialData_reg[10]/Q
                         net (fo=1, routed)           0.051     2.018    MicrorocAutoCaliSignalGen/DacValueSet/DacSpiOut/Q[10]
    SLICE_X54Y86         LUT4 (Prop_lut4_I3_O)        0.045     2.063 r  MicrorocAutoCaliSignalGen/DacValueSet/DacSpiOut/SerialDataShift[10]_i_1/O
                         net (fo=1, routed)           0.000     2.063    MicrorocAutoCaliSignalGen/DacValueSet/DacSpiOut/SerialDataShift[10]
    SLICE_X54Y86         FDCE                                         r  MicrorocAutoCaliSignalGen/DacValueSet/DacSpiOut/SerialDataShift_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        0.829     2.374    MicrorocAutoCaliSignalGen/DacValueSet/DacSpiOut/Clk
    SLICE_X54Y86         FDCE                                         r  MicrorocAutoCaliSignalGen/DacValueSet/DacSpiOut/SerialDataShift_reg[10]/C
                         clock pessimism             -0.534     1.839    
    SLICE_X54Y86         FDCE (Hold_fdce_C_D)         0.121     1.960    MicrorocAutoCaliSignalGen/DacValueSet/DacSpiOut/SerialDataShift_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.960    
                         arrival time                           2.063    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 MicrorocChain3/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift_reg[234]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            MicrorocChain3/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift_reg[250]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm40M rise@0.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.186ns (78.333%)  route 0.051ns (21.667%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.403ns
    Source Clock Delay      (SCD):    1.855ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        0.589     1.855    MicrorocChain3/SlowControlAndReadScope/ParameterGen/Clk
    SLICE_X79Y133        FDCE                                         r  MicrorocChain3/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift_reg[234]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y133        FDCE (Prop_fdce_C_Q)         0.141     1.996 r  MicrorocChain3/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift_reg[234]/Q
                         net (fo=1, routed)           0.051     2.048    MicrorocChain3/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift_reg_n_0_[234]
    SLICE_X78Y133        LUT3 (Prop_lut3_I2_O)        0.045     2.093 r  MicrorocChain3/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift[250]_i_1/O
                         net (fo=1, routed)           0.000     2.093    MicrorocChain3/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift[250]_i_1_n_0
    SLICE_X78Y133        FDCE                                         r  MicrorocChain3/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift_reg[250]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        0.859     2.403    MicrorocChain3/SlowControlAndReadScope/ParameterGen/Clk
    SLICE_X78Y133        FDCE                                         r  MicrorocChain3/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift_reg[250]/C
                         clock pessimism             -0.535     1.868    
    SLICE_X78Y133        FDCE (Hold_fdce_C_D)         0.121     1.989    MicrorocChain3/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift_reg[250]
  -------------------------------------------------------------------
                         required time                         -1.989    
                         arrival time                           2.093    
  -------------------------------------------------------------------
                         slack                                  0.103    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Mmcm40M
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { ClockGenerator/MMCME2_BASE_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         25.000      22.528     RAMB18_X1Y44     Acquisition/MicrorocSCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.472         25.000      22.528     RAMB18_X1Y44     Acquisition/MicrorocSCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         25.000      22.830     RAMB36_X2Y19     UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         25.000      22.830     RAMB36_X2Y18     UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         25.000      22.830     RAMB18_X0Y36     Acquisition/AcquisitionDataSwitcher/MicrorocChain1DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         25.000      22.830     RAMB18_X0Y36     Acquisition/AcquisitionDataSwitcher/MicrorocChain1DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         25.000      22.830     RAMB18_X0Y37     Acquisition/AcquisitionDataSwitcher/MicrorocChain2DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         25.000      22.830     RAMB18_X0Y37     Acquisition/AcquisitionDataSwitcher/MicrorocChain2DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         25.000      22.830     RAMB18_X0Y38     Acquisition/AcquisitionDataSwitcher/MicrorocChain3DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         25.000      22.830     RAMB18_X0Y38     Acquisition/AcquisitionDataSwitcher/MicrorocChain3DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       25.000      188.360    MMCME2_ADV_X1Y2  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X66Y106    MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X66Y106    MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X76Y103    MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X76Y103    MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X66Y106    MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X66Y106    MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X70Y98     UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X30Y94     Acquisition/AcquisitionDataSwitcher/MicrorocChain4DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X34Y88     Acquisition/AcquisitionDataSwitcher/MicrorocChain1DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X34Y88     Acquisition/AcquisitionDataSwitcher/MicrorocChain2DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X30Y94     Acquisition/AcquisitionDataSwitcher/MicrorocChain4DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X70Y98     UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X34Y88     Acquisition/AcquisitionDataSwitcher/MicrorocChain1DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X34Y88     Acquisition/AcquisitionDataSwitcher/MicrorocChain2DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X34Y88     Acquisition/AcquisitionDataSwitcher/MicrorocChain3DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X66Y98     MicrorocChain2/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X66Y98     MicrorocChain2/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X46Y109    Acquisition/MicrorocSCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X84Y111    Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X76Y103    MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  Mmcm5M
  To Clock:  Mmcm5M

Setup :            0  Failing Endpoints,  Worst Slack       96.350ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.116ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             96.350ns  (required time - arrival time)
  Source:                 MicrorocChain2/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            MicrorocChain2/SlowControlAndReadScope/ParameterShiftOut/shift_reg16bit_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             Mmcm5M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (Mmcm5M rise@200.000ns - Mmcm5M fall@100.000ns)
  Data Path Delay:        3.465ns  (logic 2.230ns (64.361%)  route 1.235ns (35.640%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.150ns = ( 205.150 - 200.000 ) 
    Source Clock Delay      (SCD):    5.485ns = ( 105.485 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.203ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm5M fall edge)   100.000   100.000 f  
    K4                                                0.000   100.000 f  Clk40M (IN)
                         net (fo=0)                   0.000   100.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415   101.415 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065   102.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077   102.557 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.449   104.005    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081   104.086 f  ClockGenerator/BUFG_5M/O
                         net (fo=403, routed)         1.399   105.485    MicrorocChain2/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt
    RAMB18_X1Y40         RAMB18E1                                     r  MicrorocChain2/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y40         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[2])
                                                      2.125   107.610 r  MicrorocChain2/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[2]
                         net (fo=1, routed)           1.235   108.845    MicrorocChain2/SlowControlAndReadScope/ParameterShiftOut/dout[10]
    SLICE_X63Y99         LUT4 (Prop_lut4_I3_O)        0.105   108.950 r  MicrorocChain2/SlowControlAndReadScope/ParameterShiftOut/shift_reg16bit[10]_i_1__2/O
                         net (fo=1, routed)           0.000   108.950    MicrorocChain2/SlowControlAndReadScope/ParameterShiftOut/shift_reg16bit[10]_i_1__2_n_0
    SLICE_X63Y99         FDCE                                         r  MicrorocChain2/SlowControlAndReadScope/ParameterShiftOut/shift_reg16bit_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M rise edge)   200.000   200.000 r  
    K4                                                0.000   200.000 r  Clk40M (IN)
                         net (fo=0)                   0.000   200.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349   201.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.381   203.807    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077   203.884 r  ClockGenerator/BUFG_5M/O
                         net (fo=403, routed)         1.266   205.150    MicrorocChain2/SlowControlAndReadScope/ParameterShiftOut/CLK
    SLICE_X63Y99         FDCE                                         r  MicrorocChain2/SlowControlAndReadScope/ParameterShiftOut/shift_reg16bit_reg[10]/C
                         clock pessimism              0.203   205.352    
                         clock uncertainty           -0.085   205.268    
    SLICE_X63Y99         FDCE (Setup_fdce_C_D)        0.033   205.301    MicrorocChain2/SlowControlAndReadScope/ParameterShiftOut/shift_reg16bit_reg[10]
  -------------------------------------------------------------------
                         required time                        205.301    
                         arrival time                        -108.950    
  -------------------------------------------------------------------
                         slack                                 96.350    

Slack (MET) :             96.515ns  (required time - arrival time)
  Source:                 MicrorocChain2/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            MicrorocChain2/SlowControlAndReadScope/ParameterShiftOut/shift_reg16bit_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             Mmcm5M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (Mmcm5M rise@200.000ns - Mmcm5M fall@100.000ns)
  Data Path Delay:        3.342ns  (logic 2.230ns (66.734%)  route 1.112ns (33.266%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.150ns = ( 205.150 - 200.000 ) 
    Source Clock Delay      (SCD):    5.485ns = ( 105.485 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.203ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm5M fall edge)   100.000   100.000 f  
    K4                                                0.000   100.000 f  Clk40M (IN)
                         net (fo=0)                   0.000   100.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415   101.415 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065   102.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077   102.557 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.449   104.005    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081   104.086 f  ClockGenerator/BUFG_5M/O
                         net (fo=403, routed)         1.399   105.485    MicrorocChain2/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt
    RAMB18_X1Y40         RAMB18E1                                     r  MicrorocChain2/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y40         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[1])
                                                      2.125   107.610 r  MicrorocChain2/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[1]
                         net (fo=1, routed)           1.112   108.722    MicrorocChain2/SlowControlAndReadScope/ParameterShiftOut/dout[9]
    SLICE_X62Y99         LUT4 (Prop_lut4_I3_O)        0.105   108.827 r  MicrorocChain2/SlowControlAndReadScope/ParameterShiftOut/shift_reg16bit[9]_i_1__2/O
                         net (fo=1, routed)           0.000   108.827    MicrorocChain2/SlowControlAndReadScope/ParameterShiftOut/shift_reg16bit[9]_i_1__2_n_0
    SLICE_X62Y99         FDCE                                         r  MicrorocChain2/SlowControlAndReadScope/ParameterShiftOut/shift_reg16bit_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M rise edge)   200.000   200.000 r  
    K4                                                0.000   200.000 r  Clk40M (IN)
                         net (fo=0)                   0.000   200.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349   201.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.381   203.807    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077   203.884 r  ClockGenerator/BUFG_5M/O
                         net (fo=403, routed)         1.266   205.150    MicrorocChain2/SlowControlAndReadScope/ParameterShiftOut/CLK
    SLICE_X62Y99         FDCE                                         r  MicrorocChain2/SlowControlAndReadScope/ParameterShiftOut/shift_reg16bit_reg[9]/C
                         clock pessimism              0.203   205.352    
                         clock uncertainty           -0.085   205.268    
    SLICE_X62Y99         FDCE (Setup_fdce_C_D)        0.074   205.342    MicrorocChain2/SlowControlAndReadScope/ParameterShiftOut/shift_reg16bit_reg[9]
  -------------------------------------------------------------------
                         required time                        205.342    
                         arrival time                        -108.827    
  -------------------------------------------------------------------
                         slack                                 96.515    

Slack (MET) :             96.601ns  (required time - arrival time)
  Source:                 MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            MicrorocChain1/SlowControlAndReadScope/ParameterShiftOut/shift_reg16bit_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             Mmcm5M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (Mmcm5M rise@200.000ns - Mmcm5M fall@100.000ns)
  Data Path Delay:        3.260ns  (logic 2.230ns (68.407%)  route 1.030ns (31.593%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.129ns = ( 205.129 - 200.000 ) 
    Source Clock Delay      (SCD):    5.483ns = ( 105.483 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm5M fall edge)   100.000   100.000 f  
    K4                                                0.000   100.000 f  Clk40M (IN)
                         net (fo=0)                   0.000   100.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415   101.415 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065   102.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077   102.557 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.449   104.005    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081   104.086 f  ClockGenerator/BUFG_5M/O
                         net (fo=403, routed)         1.397   105.483    MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt
    RAMB18_X1Y42         RAMB18E1                                     r  MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y42         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[1])
                                                      2.125   107.608 r  MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[1]
                         net (fo=1, routed)           1.030   108.638    MicrorocChain1/SlowControlAndReadScope/ParameterShiftOut/dout[9]
    SLICE_X61Y105        LUT4 (Prop_lut4_I3_O)        0.105   108.743 r  MicrorocChain1/SlowControlAndReadScope/ParameterShiftOut/shift_reg16bit[9]_i_1__1/O
                         net (fo=1, routed)           0.000   108.743    MicrorocChain1/SlowControlAndReadScope/ParameterShiftOut/shift_reg16bit__0[9]
    SLICE_X61Y105        FDCE                                         r  MicrorocChain1/SlowControlAndReadScope/ParameterShiftOut/shift_reg16bit_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M rise edge)   200.000   200.000 r  
    K4                                                0.000   200.000 r  Clk40M (IN)
                         net (fo=0)                   0.000   200.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349   201.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.381   203.807    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077   203.884 r  ClockGenerator/BUFG_5M/O
                         net (fo=403, routed)         1.245   205.129    MicrorocChain1/SlowControlAndReadScope/ParameterShiftOut/CLK
    SLICE_X61Y105        FDCE                                         r  MicrorocChain1/SlowControlAndReadScope/ParameterShiftOut/shift_reg16bit_reg[9]/C
                         clock pessimism              0.268   205.397    
                         clock uncertainty           -0.085   205.312    
    SLICE_X61Y105        FDCE (Setup_fdce_C_D)        0.032   205.344    MicrorocChain1/SlowControlAndReadScope/ParameterShiftOut/shift_reg16bit_reg[9]
  -------------------------------------------------------------------
                         required time                        205.344    
                         arrival time                        -108.743    
  -------------------------------------------------------------------
                         slack                                 96.601    

Slack (MET) :             96.636ns  (required time - arrival time)
  Source:                 MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            MicrorocChain4/SlowControlAndReadScope/ParameterShiftOut/shift_reg16bit_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             Mmcm5M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (Mmcm5M rise@200.000ns - Mmcm5M fall@100.000ns)
  Data Path Delay:        3.265ns  (logic 2.230ns (68.298%)  route 1.035ns (31.702%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.126ns = ( 205.126 - 200.000 ) 
    Source Clock Delay      (SCD):    5.480ns = ( 105.480 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm5M fall edge)   100.000   100.000 f  
    K4                                                0.000   100.000 f  Clk40M (IN)
                         net (fo=0)                   0.000   100.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415   101.415 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065   102.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077   102.557 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.449   104.005    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081   104.086 f  ClockGenerator/BUFG_5M/O
                         net (fo=403, routed)         1.394   105.480    MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt
    RAMB18_X1Y45         RAMB18E1                                     r  MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y45         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[8])
                                                      2.125   107.605 r  MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[8]
                         net (fo=1, routed)           1.035   108.640    MicrorocChain4/SlowControlAndReadScope/ParameterShiftOut/dout[12]
    SLICE_X60Y111        LUT4 (Prop_lut4_I3_O)        0.105   108.745 r  MicrorocChain4/SlowControlAndReadScope/ParameterShiftOut/shift_reg16bit[12]_i_1__0/O
                         net (fo=1, routed)           0.000   108.745    MicrorocChain4/SlowControlAndReadScope/ParameterShiftOut/shift_reg16bit[12]_i_1__0_n_0
    SLICE_X60Y111        FDCE                                         r  MicrorocChain4/SlowControlAndReadScope/ParameterShiftOut/shift_reg16bit_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M rise edge)   200.000   200.000 r  
    K4                                                0.000   200.000 r  Clk40M (IN)
                         net (fo=0)                   0.000   200.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349   201.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.381   203.807    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077   203.884 r  ClockGenerator/BUFG_5M/O
                         net (fo=403, routed)         1.242   205.126    MicrorocChain4/SlowControlAndReadScope/ParameterShiftOut/CLK
    SLICE_X60Y111        FDCE                                         r  MicrorocChain4/SlowControlAndReadScope/ParameterShiftOut/shift_reg16bit_reg[12]/C
                         clock pessimism              0.268   205.394    
                         clock uncertainty           -0.085   205.309    
    SLICE_X60Y111        FDCE (Setup_fdce_C_D)        0.072   205.381    MicrorocChain4/SlowControlAndReadScope/ParameterShiftOut/shift_reg16bit_reg[12]
  -------------------------------------------------------------------
                         required time                        205.381    
                         arrival time                        -108.745    
  -------------------------------------------------------------------
                         slack                                 96.636    

Slack (MET) :             96.648ns  (required time - arrival time)
  Source:                 MicrorocChain2/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            MicrorocChain2/SlowControlAndReadScope/ParameterShiftOut/shift_reg16bit_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             Mmcm5M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (Mmcm5M rise@200.000ns - Mmcm5M fall@100.000ns)
  Data Path Delay:        3.208ns  (logic 2.230ns (69.515%)  route 0.978ns (30.485%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.150ns = ( 205.150 - 200.000 ) 
    Source Clock Delay      (SCD):    5.485ns = ( 105.485 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.203ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm5M fall edge)   100.000   100.000 f  
    K4                                                0.000   100.000 f  Clk40M (IN)
                         net (fo=0)                   0.000   100.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415   101.415 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065   102.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077   102.557 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.449   104.005    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081   104.086 f  ClockGenerator/BUFG_5M/O
                         net (fo=403, routed)         1.399   105.485    MicrorocChain2/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt
    RAMB18_X1Y40         RAMB18E1                                     r  MicrorocChain2/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y40         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[0])
                                                      2.125   107.610 r  MicrorocChain2/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[0]
                         net (fo=1, routed)           0.978   108.588    MicrorocChain2/SlowControlAndReadScope/ParameterShiftOut/dout[8]
    SLICE_X62Y99         LUT4 (Prop_lut4_I3_O)        0.105   108.693 r  MicrorocChain2/SlowControlAndReadScope/ParameterShiftOut/shift_reg16bit[8]_i_1__2/O
                         net (fo=1, routed)           0.000   108.693    MicrorocChain2/SlowControlAndReadScope/ParameterShiftOut/shift_reg16bit[8]_i_1__2_n_0
    SLICE_X62Y99         FDCE                                         r  MicrorocChain2/SlowControlAndReadScope/ParameterShiftOut/shift_reg16bit_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M rise edge)   200.000   200.000 r  
    K4                                                0.000   200.000 r  Clk40M (IN)
                         net (fo=0)                   0.000   200.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349   201.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.381   203.807    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077   203.884 r  ClockGenerator/BUFG_5M/O
                         net (fo=403, routed)         1.266   205.150    MicrorocChain2/SlowControlAndReadScope/ParameterShiftOut/CLK
    SLICE_X62Y99         FDCE                                         r  MicrorocChain2/SlowControlAndReadScope/ParameterShiftOut/shift_reg16bit_reg[8]/C
                         clock pessimism              0.203   205.352    
                         clock uncertainty           -0.085   205.268    
    SLICE_X62Y99         FDCE (Setup_fdce_C_D)        0.074   205.342    MicrorocChain2/SlowControlAndReadScope/ParameterShiftOut/shift_reg16bit_reg[8]
  -------------------------------------------------------------------
                         required time                        205.342    
                         arrival time                        -108.693    
  -------------------------------------------------------------------
                         slack                                 96.648    

Slack (MET) :             96.666ns  (required time - arrival time)
  Source:                 MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            MicrorocChain1/SlowControlAndReadScope/ParameterShiftOut/shift_reg16bit_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             Mmcm5M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (Mmcm5M rise@200.000ns - Mmcm5M fall@100.000ns)
  Data Path Delay:        3.198ns  (logic 2.230ns (69.726%)  route 0.968ns (30.274%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.132ns = ( 205.132 - 200.000 ) 
    Source Clock Delay      (SCD):    5.483ns = ( 105.483 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm5M fall edge)   100.000   100.000 f  
    K4                                                0.000   100.000 f  Clk40M (IN)
                         net (fo=0)                   0.000   100.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415   101.415 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065   102.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077   102.557 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.449   104.005    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081   104.086 f  ClockGenerator/BUFG_5M/O
                         net (fo=403, routed)         1.397   105.483    MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt
    RAMB18_X1Y42         RAMB18E1                                     r  MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y42         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.125   107.608 r  MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[2]
                         net (fo=1, routed)           0.968   108.577    MicrorocChain1/SlowControlAndReadScope/ParameterShiftOut/dout[2]
    SLICE_X64Y104        LUT4 (Prop_lut4_I3_O)        0.105   108.682 r  MicrorocChain1/SlowControlAndReadScope/ParameterShiftOut/shift_reg16bit[2]_i_1__1/O
                         net (fo=1, routed)           0.000   108.682    MicrorocChain1/SlowControlAndReadScope/ParameterShiftOut/shift_reg16bit__0[2]
    SLICE_X64Y104        FDCE                                         r  MicrorocChain1/SlowControlAndReadScope/ParameterShiftOut/shift_reg16bit_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M rise edge)   200.000   200.000 r  
    K4                                                0.000   200.000 r  Clk40M (IN)
                         net (fo=0)                   0.000   200.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349   201.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.381   203.807    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077   203.884 r  ClockGenerator/BUFG_5M/O
                         net (fo=403, routed)         1.248   205.132    MicrorocChain1/SlowControlAndReadScope/ParameterShiftOut/CLK
    SLICE_X64Y104        FDCE                                         r  MicrorocChain1/SlowControlAndReadScope/ParameterShiftOut/shift_reg16bit_reg[2]/C
                         clock pessimism              0.268   205.400    
                         clock uncertainty           -0.085   205.315    
    SLICE_X64Y104        FDCE (Setup_fdce_C_D)        0.032   205.347    MicrorocChain1/SlowControlAndReadScope/ParameterShiftOut/shift_reg16bit_reg[2]
  -------------------------------------------------------------------
                         required time                        205.347    
                         arrival time                        -108.682    
  -------------------------------------------------------------------
                         slack                                 96.666    

Slack (MET) :             96.682ns  (required time - arrival time)
  Source:                 MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            MicrorocChain4/SlowControlAndReadScope/ParameterShiftOut/shift_reg16bit_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             Mmcm5M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (Mmcm5M rise@200.000ns - Mmcm5M fall@100.000ns)
  Data Path Delay:        3.219ns  (logic 2.230ns (69.277%)  route 0.989ns (30.723%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.126ns = ( 205.126 - 200.000 ) 
    Source Clock Delay      (SCD):    5.480ns = ( 105.480 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm5M fall edge)   100.000   100.000 f  
    K4                                                0.000   100.000 f  Clk40M (IN)
                         net (fo=0)                   0.000   100.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415   101.415 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065   102.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077   102.557 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.449   104.005    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081   104.086 f  ClockGenerator/BUFG_5M/O
                         net (fo=403, routed)         1.394   105.480    MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt
    RAMB18_X1Y45         RAMB18E1                                     r  MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y45         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[3])
                                                      2.125   107.605 r  MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[3]
                         net (fo=1, routed)           0.989   108.594    MicrorocChain4/SlowControlAndReadScope/ParameterShiftOut/dout[11]
    SLICE_X60Y112        LUT4 (Prop_lut4_I3_O)        0.105   108.699 r  MicrorocChain4/SlowControlAndReadScope/ParameterShiftOut/shift_reg16bit[11]_i_1__0/O
                         net (fo=1, routed)           0.000   108.699    MicrorocChain4/SlowControlAndReadScope/ParameterShiftOut/shift_reg16bit[11]_i_1__0_n_0
    SLICE_X60Y112        FDCE                                         r  MicrorocChain4/SlowControlAndReadScope/ParameterShiftOut/shift_reg16bit_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M rise edge)   200.000   200.000 r  
    K4                                                0.000   200.000 r  Clk40M (IN)
                         net (fo=0)                   0.000   200.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349   201.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.381   203.807    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077   203.884 r  ClockGenerator/BUFG_5M/O
                         net (fo=403, routed)         1.242   205.126    MicrorocChain4/SlowControlAndReadScope/ParameterShiftOut/CLK
    SLICE_X60Y112        FDCE                                         r  MicrorocChain4/SlowControlAndReadScope/ParameterShiftOut/shift_reg16bit_reg[11]/C
                         clock pessimism              0.268   205.394    
                         clock uncertainty           -0.085   205.309    
    SLICE_X60Y112        FDCE (Setup_fdce_C_D)        0.072   205.381    MicrorocChain4/SlowControlAndReadScope/ParameterShiftOut/shift_reg16bit_reg[11]
  -------------------------------------------------------------------
                         required time                        205.381    
                         arrival time                        -108.699    
  -------------------------------------------------------------------
                         slack                                 96.682    

Slack (MET) :             96.683ns  (required time - arrival time)
  Source:                 MicrorocChain2/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            MicrorocChain2/SlowControlAndReadScope/ParameterShiftOut/shift_reg16bit_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             Mmcm5M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (Mmcm5M rise@200.000ns - Mmcm5M fall@100.000ns)
  Data Path Delay:        3.175ns  (logic 2.230ns (70.234%)  route 0.945ns (29.766%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.150ns = ( 205.150 - 200.000 ) 
    Source Clock Delay      (SCD):    5.485ns = ( 105.485 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.203ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm5M fall edge)   100.000   100.000 f  
    K4                                                0.000   100.000 f  Clk40M (IN)
                         net (fo=0)                   0.000   100.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415   101.415 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065   102.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077   102.557 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.449   104.005    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081   104.086 f  ClockGenerator/BUFG_5M/O
                         net (fo=403, routed)         1.399   105.485    MicrorocChain2/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt
    RAMB18_X1Y40         RAMB18E1                                     r  MicrorocChain2/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y40         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[11])
                                                      2.125   107.610 r  MicrorocChain2/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[11]
                         net (fo=1, routed)           0.945   108.555    MicrorocChain2/SlowControlAndReadScope/ParameterShiftOut/dout[7]
    SLICE_X62Y99         LUT4 (Prop_lut4_I3_O)        0.105   108.660 r  MicrorocChain2/SlowControlAndReadScope/ParameterShiftOut/shift_reg16bit[7]_i_1__2/O
                         net (fo=1, routed)           0.000   108.660    MicrorocChain2/SlowControlAndReadScope/ParameterShiftOut/shift_reg16bit[7]_i_1__2_n_0
    SLICE_X62Y99         FDCE                                         r  MicrorocChain2/SlowControlAndReadScope/ParameterShiftOut/shift_reg16bit_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M rise edge)   200.000   200.000 r  
    K4                                                0.000   200.000 r  Clk40M (IN)
                         net (fo=0)                   0.000   200.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349   201.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.381   203.807    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077   203.884 r  ClockGenerator/BUFG_5M/O
                         net (fo=403, routed)         1.266   205.150    MicrorocChain2/SlowControlAndReadScope/ParameterShiftOut/CLK
    SLICE_X62Y99         FDCE                                         r  MicrorocChain2/SlowControlAndReadScope/ParameterShiftOut/shift_reg16bit_reg[7]/C
                         clock pessimism              0.203   205.352    
                         clock uncertainty           -0.085   205.268    
    SLICE_X62Y99         FDCE (Setup_fdce_C_D)        0.076   205.344    MicrorocChain2/SlowControlAndReadScope/ParameterShiftOut/shift_reg16bit_reg[7]
  -------------------------------------------------------------------
                         required time                        205.344    
                         arrival time                        -108.660    
  -------------------------------------------------------------------
                         slack                                 96.683    

Slack (MET) :             96.690ns  (required time - arrival time)
  Source:                 MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            MicrorocChain3/SlowControlAndReadScope/ParameterShiftOut/shift_reg16bit_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             Mmcm5M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (Mmcm5M rise@200.000ns - Mmcm5M fall@100.000ns)
  Data Path Delay:        3.193ns  (logic 2.230ns (69.837%)  route 0.963ns (30.163%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.204ns = ( 205.204 - 200.000 ) 
    Source Clock Delay      (SCD):    5.553ns = ( 105.553 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm5M fall edge)   100.000   100.000 f  
    K4                                                0.000   100.000 f  Clk40M (IN)
                         net (fo=0)                   0.000   100.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415   101.415 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065   102.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077   102.557 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.449   104.005    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081   104.086 f  ClockGenerator/BUFG_5M/O
                         net (fo=403, routed)         1.467   105.553    MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt
    RAMB18_X2Y42         RAMB18E1                                     r  MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y42         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[8])
                                                      2.125   107.678 r  MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[8]
                         net (fo=1, routed)           0.963   108.641    MicrorocChain3/SlowControlAndReadScope/ParameterShiftOut/dout[12]
    SLICE_X73Y105        LUT4 (Prop_lut4_I3_O)        0.105   108.746 r  MicrorocChain3/SlowControlAndReadScope/ParameterShiftOut/shift_reg16bit[12]_i_1/O
                         net (fo=1, routed)           0.000   108.746    MicrorocChain3/SlowControlAndReadScope/ParameterShiftOut/shift_reg16bit[12]
    SLICE_X73Y105        FDCE                                         r  MicrorocChain3/SlowControlAndReadScope/ParameterShiftOut/shift_reg16bit_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M rise edge)   200.000   200.000 r  
    K4                                                0.000   200.000 r  Clk40M (IN)
                         net (fo=0)                   0.000   200.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349   201.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.381   203.807    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077   203.884 r  ClockGenerator/BUFG_5M/O
                         net (fo=403, routed)         1.320   205.204    MicrorocChain3/SlowControlAndReadScope/ParameterShiftOut/CLK
    SLICE_X73Y105        FDCE                                         r  MicrorocChain3/SlowControlAndReadScope/ParameterShiftOut/shift_reg16bit_reg[12]/C
                         clock pessimism              0.285   205.489    
                         clock uncertainty           -0.085   205.404    
    SLICE_X73Y105        FDCE (Setup_fdce_C_D)        0.032   205.436    MicrorocChain3/SlowControlAndReadScope/ParameterShiftOut/shift_reg16bit_reg[12]
  -------------------------------------------------------------------
                         required time                        205.436    
                         arrival time                        -108.746    
  -------------------------------------------------------------------
                         slack                                 96.690    

Slack (MET) :             96.702ns  (required time - arrival time)
  Source:                 MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            MicrorocChain3/SlowControlAndReadScope/ParameterShiftOut/shift_reg16bit_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             Mmcm5M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (Mmcm5M rise@200.000ns - Mmcm5M fall@100.000ns)
  Data Path Delay:        3.179ns  (logic 2.230ns (70.147%)  route 0.949ns (29.853%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.204ns = ( 205.204 - 200.000 ) 
    Source Clock Delay      (SCD):    5.553ns = ( 105.553 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm5M fall edge)   100.000   100.000 f  
    K4                                                0.000   100.000 f  Clk40M (IN)
                         net (fo=0)                   0.000   100.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415   101.415 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065   102.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077   102.557 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.449   104.005    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081   104.086 f  ClockGenerator/BUFG_5M/O
                         net (fo=403, routed)         1.467   105.553    MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt
    RAMB18_X2Y42         RAMB18E1                                     r  MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y42         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[3])
                                                      2.125   107.678 r  MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[3]
                         net (fo=1, routed)           0.949   108.627    MicrorocChain3/SlowControlAndReadScope/ParameterShiftOut/dout[11]
    SLICE_X73Y105        LUT4 (Prop_lut4_I3_O)        0.105   108.732 r  MicrorocChain3/SlowControlAndReadScope/ParameterShiftOut/shift_reg16bit[11]_i_1/O
                         net (fo=1, routed)           0.000   108.732    MicrorocChain3/SlowControlAndReadScope/ParameterShiftOut/shift_reg16bit[11]
    SLICE_X73Y105        FDCE                                         r  MicrorocChain3/SlowControlAndReadScope/ParameterShiftOut/shift_reg16bit_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M rise edge)   200.000   200.000 r  
    K4                                                0.000   200.000 r  Clk40M (IN)
                         net (fo=0)                   0.000   200.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349   201.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.381   203.807    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077   203.884 r  ClockGenerator/BUFG_5M/O
                         net (fo=403, routed)         1.320   205.204    MicrorocChain3/SlowControlAndReadScope/ParameterShiftOut/CLK
    SLICE_X73Y105        FDCE                                         r  MicrorocChain3/SlowControlAndReadScope/ParameterShiftOut/shift_reg16bit_reg[11]/C
                         clock pessimism              0.285   205.489    
                         clock uncertainty           -0.085   205.404    
    SLICE_X73Y105        FDCE (Setup_fdce_C_D)        0.030   205.434    MicrorocChain3/SlowControlAndReadScope/ParameterShiftOut/shift_reg16bit_reg[11]
  -------------------------------------------------------------------
                         required time                        205.434    
                         arrival time                        -108.732    
  -------------------------------------------------------------------
                         slack                                 96.702    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             Mmcm5M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm5M fall@100.000ns - Mmcm5M fall@100.000ns)
  Data Path Delay:        0.201ns  (logic 0.146ns (72.537%)  route 0.055ns (27.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.378ns = ( 102.378 - 100.000 ) 
    Source Clock Delay      (SCD):    1.828ns = ( 101.828 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm5M fall edge)   100.000   100.000 f  
    K4                                                0.000   100.000 f  Clk40M (IN)
                         net (fo=0)                   0.000   100.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251   100.251 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440   100.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050   100.742 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.499   101.240    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026   101.266 f  ClockGenerator/BUFG_5M/O
                         net (fo=403, routed)         0.562   101.828    MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X65Y105        FDRE                                         r  MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y105        FDRE (Prop_fdre_C_Q)         0.146   101.974 r  MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/Q
                         net (fo=1, routed)           0.055   102.029    MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_rd_ext[0]
    SLICE_X65Y105        FDRE                                         r  MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M fall edge)   100.000   100.000 f  
    K4                                                0.000   100.000 f  Clk40M (IN)
                         net (fo=0)                   0.000   100.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439   100.439 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480   100.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053   100.972 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.544   101.516    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029   101.545 f  ClockGenerator/BUFG_5M/O
                         net (fo=403, routed)         0.834   102.378    MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X65Y105        FDRE                                         r  MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.550   101.828    
    SLICE_X65Y105        FDRE (Hold_fdre_C_D)         0.085   101.913    MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]
  -------------------------------------------------------------------
                         required time                       -101.913    
                         arrival time                         102.029    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                            (falling edge-triggered cell FDRE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
                            (falling edge-triggered cell FDRE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             Mmcm5M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm5M fall@100.000ns - Mmcm5M fall@100.000ns)
  Data Path Delay:        0.201ns  (logic 0.146ns (72.537%)  route 0.055ns (27.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.379ns = ( 102.379 - 100.000 ) 
    Source Clock Delay      (SCD):    1.829ns = ( 101.829 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm5M fall edge)   100.000   100.000 f  
    K4                                                0.000   100.000 f  Clk40M (IN)
                         net (fo=0)                   0.000   100.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251   100.251 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440   100.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050   100.742 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.499   101.240    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026   101.266 f  ClockGenerator/BUFG_5M/O
                         net (fo=403, routed)         0.563   101.829    MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X69Y102        FDRE                                         r  MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y102        FDRE (Prop_fdre_C_Q)         0.146   101.975 r  MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/Q
                         net (fo=1, routed)           0.055   102.030    MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][2]
    SLICE_X69Y102        FDRE                                         r  MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M fall edge)   100.000   100.000 f  
    K4                                                0.000   100.000 f  Clk40M (IN)
                         net (fo=0)                   0.000   100.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439   100.439 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480   100.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053   100.972 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.544   101.516    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029   101.545 f  ClockGenerator/BUFG_5M/O
                         net (fo=403, routed)         0.835   102.379    MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X69Y102        FDRE                                         r  MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C  (IS_INVERTED)
                         clock pessimism             -0.550   101.829    
    SLICE_X69Y102        FDRE (Hold_fdre_C_D)         0.085   101.914    MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]
  -------------------------------------------------------------------
                         required time                       -101.914    
                         arrival time                         102.030    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
                            (falling edge-triggered cell FDRE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
                            (falling edge-triggered cell FDRE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             Mmcm5M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm5M fall@100.000ns - Mmcm5M fall@100.000ns)
  Data Path Delay:        0.201ns  (logic 0.146ns (72.537%)  route 0.055ns (27.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.374ns = ( 102.374 - 100.000 ) 
    Source Clock Delay      (SCD):    1.825ns = ( 101.825 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm5M fall edge)   100.000   100.000 f  
    K4                                                0.000   100.000 f  Clk40M (IN)
                         net (fo=0)                   0.000   100.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251   100.251 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440   100.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050   100.742 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.499   101.240    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026   101.266 f  ClockGenerator/BUFG_5M/O
                         net (fo=403, routed)         0.559   101.825    MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X61Y108        FDRE                                         r  MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y108        FDRE (Prop_fdre_C_Q)         0.146   101.971 r  MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/Q
                         net (fo=1, routed)           0.055   102.026    MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][5]
    SLICE_X61Y108        FDRE                                         r  MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M fall edge)   100.000   100.000 f  
    K4                                                0.000   100.000 f  Clk40M (IN)
                         net (fo=0)                   0.000   100.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439   100.439 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480   100.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053   100.972 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.544   101.516    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029   101.545 f  ClockGenerator/BUFG_5M/O
                         net (fo=403, routed)         0.830   102.374    MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X61Y108        FDRE                                         r  MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/C  (IS_INVERTED)
                         clock pessimism             -0.549   101.825    
    SLICE_X61Y108        FDRE (Hold_fdre_C_D)         0.085   101.910    MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]
  -------------------------------------------------------------------
                         required time                       -101.910    
                         arrival time                         102.026    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                            (falling edge-triggered cell FDRE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
                            (falling edge-triggered cell FDRE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             Mmcm5M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm5M fall@100.000ns - Mmcm5M fall@100.000ns)
  Data Path Delay:        0.201ns  (logic 0.146ns (72.537%)  route 0.055ns (27.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.379ns = ( 102.379 - 100.000 ) 
    Source Clock Delay      (SCD):    1.829ns = ( 101.829 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm5M fall edge)   100.000   100.000 f  
    K4                                                0.000   100.000 f  Clk40M (IN)
                         net (fo=0)                   0.000   100.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251   100.251 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440   100.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050   100.742 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.499   101.240    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026   101.266 f  ClockGenerator/BUFG_5M/O
                         net (fo=403, routed)         0.563   101.829    MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X69Y102        FDRE                                         r  MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y102        FDRE (Prop_fdre_C_Q)         0.146   101.975 r  MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/Q
                         net (fo=1, routed)           0.055   102.030    MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][0]
    SLICE_X69Y102        FDRE                                         r  MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M fall edge)   100.000   100.000 f  
    K4                                                0.000   100.000 f  Clk40M (IN)
                         net (fo=0)                   0.000   100.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439   100.439 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480   100.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053   100.972 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.544   101.516    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029   101.545 f  ClockGenerator/BUFG_5M/O
                         net (fo=403, routed)         0.835   102.379    MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X69Y102        FDRE                                         r  MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C  (IS_INVERTED)
                         clock pessimism             -0.550   101.829    
    SLICE_X69Y102        FDRE (Hold_fdre_C_D)         0.083   101.912    MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]
  -------------------------------------------------------------------
                         required time                       -101.912    
                         arrival time                         102.030    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
                            (falling edge-triggered cell FDRE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
                            (falling edge-triggered cell FDRE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             Mmcm5M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm5M fall@100.000ns - Mmcm5M fall@100.000ns)
  Data Path Delay:        0.201ns  (logic 0.146ns (72.537%)  route 0.055ns (27.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.379ns = ( 102.379 - 100.000 ) 
    Source Clock Delay      (SCD):    1.829ns = ( 101.829 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm5M fall edge)   100.000   100.000 f  
    K4                                                0.000   100.000 f  Clk40M (IN)
                         net (fo=0)                   0.000   100.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251   100.251 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440   100.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050   100.742 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.499   101.240    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026   101.266 f  ClockGenerator/BUFG_5M/O
                         net (fo=403, routed)         0.563   101.829    MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X71Y102        FDRE                                         r  MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y102        FDRE (Prop_fdre_C_Q)         0.146   101.975 r  MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/Q
                         net (fo=1, routed)           0.055   102.030    MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][5]
    SLICE_X71Y102        FDRE                                         r  MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M fall edge)   100.000   100.000 f  
    K4                                                0.000   100.000 f  Clk40M (IN)
                         net (fo=0)                   0.000   100.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439   100.439 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480   100.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053   100.972 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.544   101.516    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029   101.545 f  ClockGenerator/BUFG_5M/O
                         net (fo=403, routed)         0.835   102.379    MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X71Y102        FDRE                                         r  MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/C  (IS_INVERTED)
                         clock pessimism             -0.550   101.829    
    SLICE_X71Y102        FDRE (Hold_fdre_C_D)         0.083   101.912    MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]
  -------------------------------------------------------------------
                         required time                       -101.912    
                         arrival time                         102.030    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
                            (falling edge-triggered cell FDRE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
                            (falling edge-triggered cell FDRE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             Mmcm5M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm5M fall@100.000ns - Mmcm5M fall@100.000ns)
  Data Path Delay:        0.201ns  (logic 0.146ns (72.537%)  route 0.055ns (27.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.374ns = ( 102.374 - 100.000 ) 
    Source Clock Delay      (SCD):    1.825ns = ( 101.825 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm5M fall edge)   100.000   100.000 f  
    K4                                                0.000   100.000 f  Clk40M (IN)
                         net (fo=0)                   0.000   100.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251   100.251 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440   100.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050   100.742 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.499   101.240    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026   101.266 f  ClockGenerator/BUFG_5M/O
                         net (fo=403, routed)         0.559   101.825    MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X61Y108        FDRE                                         r  MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y108        FDRE (Prop_fdre_C_Q)         0.146   101.971 r  MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/Q
                         net (fo=1, routed)           0.055   102.026    MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][4]
    SLICE_X61Y108        FDRE                                         r  MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M fall edge)   100.000   100.000 f  
    K4                                                0.000   100.000 f  Clk40M (IN)
                         net (fo=0)                   0.000   100.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439   100.439 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480   100.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053   100.972 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.544   101.516    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029   101.545 f  ClockGenerator/BUFG_5M/O
                         net (fo=403, routed)         0.830   102.374    MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X61Y108        FDRE                                         r  MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/C  (IS_INVERTED)
                         clock pessimism             -0.549   101.825    
    SLICE_X61Y108        FDRE (Hold_fdre_C_D)         0.083   101.908    MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]
  -------------------------------------------------------------------
                         required time                       -101.908    
                         arrival time                         102.026    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                            (falling edge-triggered cell FDRE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
                            (falling edge-triggered cell FDRE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             Mmcm5M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm5M fall@100.000ns - Mmcm5M fall@100.000ns)
  Data Path Delay:        0.201ns  (logic 0.146ns (72.537%)  route 0.055ns (27.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.378ns = ( 102.378 - 100.000 ) 
    Source Clock Delay      (SCD):    1.828ns = ( 101.828 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm5M fall edge)   100.000   100.000 f  
    K4                                                0.000   100.000 f  Clk40M (IN)
                         net (fo=0)                   0.000   100.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251   100.251 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440   100.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050   100.742 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.499   101.240    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026   101.266 f  ClockGenerator/BUFG_5M/O
                         net (fo=403, routed)         0.562   101.828    MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X71Y104        FDRE                                         r  MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y104        FDRE (Prop_fdre_C_Q)         0.146   101.974 r  MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/Q
                         net (fo=1, routed)           0.055   102.029    MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][1]
    SLICE_X71Y104        FDRE                                         r  MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M fall edge)   100.000   100.000 f  
    K4                                                0.000   100.000 f  Clk40M (IN)
                         net (fo=0)                   0.000   100.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439   100.439 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480   100.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053   100.972 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.544   101.516    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029   101.545 f  ClockGenerator/BUFG_5M/O
                         net (fo=403, routed)         0.834   102.378    MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X71Y104        FDRE                                         r  MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C  (IS_INVERTED)
                         clock pessimism             -0.550   101.828    
    SLICE_X71Y104        FDRE (Hold_fdre_C_D)         0.082   101.910    MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]
  -------------------------------------------------------------------
                         required time                       -101.910    
                         arrival time                         102.029    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             Mmcm5M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm5M fall@100.000ns - Mmcm5M fall@100.000ns)
  Data Path Delay:        0.201ns  (logic 0.146ns (72.537%)  route 0.055ns (27.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.378ns = ( 102.378 - 100.000 ) 
    Source Clock Delay      (SCD):    1.828ns = ( 101.828 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm5M fall edge)   100.000   100.000 f  
    K4                                                0.000   100.000 f  Clk40M (IN)
                         net (fo=0)                   0.000   100.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251   100.251 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440   100.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050   100.742 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.499   101.240    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026   101.266 f  ClockGenerator/BUFG_5M/O
                         net (fo=403, routed)         0.562   101.828    MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X65Y105        FDRE                                         r  MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y105        FDRE (Prop_fdre_C_Q)         0.146   101.974 r  MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055   102.029    MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff[0]
    SLICE_X65Y105        FDRE                                         r  MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M fall edge)   100.000   100.000 f  
    K4                                                0.000   100.000 f  Clk40M (IN)
                         net (fo=0)                   0.000   100.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439   100.439 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480   100.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053   100.972 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.544   101.516    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029   101.545 f  ClockGenerator/BUFG_5M/O
                         net (fo=403, routed)         0.834   102.378    MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X65Y105        FDRE                                         r  MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.550   101.828    
    SLICE_X65Y105        FDRE (Hold_fdre_C_D)         0.082   101.910    MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                       -101.910    
                         arrival time                         102.029    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             Mmcm5M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm5M fall@100.000ns - Mmcm5M fall@100.000ns)
  Data Path Delay:        0.201ns  (logic 0.146ns (72.537%)  route 0.055ns (27.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.378ns = ( 102.378 - 100.000 ) 
    Source Clock Delay      (SCD):    1.828ns = ( 101.828 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm5M fall edge)   100.000   100.000 f  
    K4                                                0.000   100.000 f  Clk40M (IN)
                         net (fo=0)                   0.000   100.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251   100.251 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440   100.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050   100.742 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.499   101.240    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026   101.266 f  ClockGenerator/BUFG_5M/O
                         net (fo=403, routed)         0.562   101.828    MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X71Y105        FDRE                                         r  MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y105        FDRE (Prop_fdre_C_Q)         0.146   101.974 r  MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055   102.029    MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff[0]
    SLICE_X71Y105        FDRE                                         r  MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M fall edge)   100.000   100.000 f  
    K4                                                0.000   100.000 f  Clk40M (IN)
                         net (fo=0)                   0.000   100.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439   100.439 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480   100.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053   100.972 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.544   101.516    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029   101.545 f  ClockGenerator/BUFG_5M/O
                         net (fo=403, routed)         0.834   102.378    MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X71Y105        FDRE                                         r  MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.550   101.828    
    SLICE_X71Y105        FDRE (Hold_fdre_C_D)         0.082   101.910    MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                       -101.910    
                         arrival time                         102.029    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                            (falling edge-triggered cell FDRE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
                            (falling edge-triggered cell FDRE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             Mmcm5M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm5M fall@100.000ns - Mmcm5M fall@100.000ns)
  Data Path Delay:        0.201ns  (logic 0.146ns (72.537%)  route 0.055ns (27.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.379ns = ( 102.379 - 100.000 ) 
    Source Clock Delay      (SCD):    1.829ns = ( 101.829 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm5M fall edge)   100.000   100.000 f  
    K4                                                0.000   100.000 f  Clk40M (IN)
                         net (fo=0)                   0.000   100.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251   100.251 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440   100.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050   100.742 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.499   101.240    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026   101.266 f  ClockGenerator/BUFG_5M/O
                         net (fo=403, routed)         0.563   101.829    MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X69Y102        FDRE                                         r  MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y102        FDRE (Prop_fdre_C_Q)         0.146   101.975 r  MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/Q
                         net (fo=1, routed)           0.055   102.030    MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][2]
    SLICE_X69Y102        FDRE                                         r  MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M fall edge)   100.000   100.000 f  
    K4                                                0.000   100.000 f  Clk40M (IN)
                         net (fo=0)                   0.000   100.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439   100.439 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480   100.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053   100.972 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.544   101.516    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029   101.545 f  ClockGenerator/BUFG_5M/O
                         net (fo=403, routed)         0.835   102.379    MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X69Y102        FDRE                                         r  MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C  (IS_INVERTED)
                         clock pessimism             -0.550   101.829    
    SLICE_X69Y102        FDRE (Hold_fdre_C_D)         0.082   101.911    MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]
  -------------------------------------------------------------------
                         required time                       -101.911    
                         arrival time                         102.030    
  -------------------------------------------------------------------
                         slack                                  0.119    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Mmcm5M
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { ClockGenerator/MMCME2_BASE_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         200.000     197.830    RAMB18_X1Y40     MicrorocChain2/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         200.000     197.830    RAMB18_X1Y45     MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         200.000     197.830    RAMB18_X2Y42     MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         200.000     197.830    RAMB18_X1Y42     MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.592         200.000     198.408    BUFGCTRL_X0Y17   ClockGenerator/BUFG_5M/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         200.000     198.751    MMCME2_ADV_X1Y2  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X68Y101    MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X69Y101    MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X69Y101    MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X71Y101    MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y2  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         100.000     99.146     SLICE_X60Y101    MicrorocChain2/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         100.000     99.146     SLICE_X60Y101    MicrorocChain2/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         100.000     99.146     SLICE_X66Y110    MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         100.000     99.146     SLICE_X60Y101    MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         100.000     99.146     SLICE_X60Y101    MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         100.000     99.146     SLICE_X66Y110    MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         100.000     99.146     SLICE_X70Y104    MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         100.000     99.146     SLICE_X70Y104    MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    FDSE/C              n/a            0.500         100.000     99.500     SLICE_X68Y104    MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         100.000     99.500     SLICE_X68Y104    MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         100.000     99.146     SLICE_X60Y101    MicrorocChain2/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         100.000     99.146     SLICE_X66Y110    MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         100.000     99.146     SLICE_X70Y104    MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         100.000     99.146     SLICE_X70Y104    MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         100.000     99.146     SLICE_X60Y101    MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         100.000     99.146     SLICE_X60Y101    MicrorocChain2/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         100.000     99.146     SLICE_X66Y110    MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         100.000     99.146     SLICE_X60Y101    MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X46Y116    Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X46Y118    Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  Mmcm40M
  To Clock:  CLKOUT

Setup :            0  Failing Endpoints,  Worst Slack        0.431ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.143ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.431ns  (required time - arrival time)
  Source:                 Command/RunningModeSelect/CommandOut_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            usb_cy7c68013A/Acq_Start_Stop_sync1_reg/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.834ns  (CLKOUT rise@20728.834ns - Mmcm40M rise@20725.000ns)
  Data Path Delay:        2.119ns  (logic 0.589ns (27.798%)  route 1.530ns (72.202%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -1.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.304ns = ( 20733.139 - 20728.834 ) 
    Source Clock Delay      (SCD):    5.427ns = ( 20730.426 - 20725.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.130ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)20725.000 20725.000 r  
    K4                                                0.000 20725.000 r  Clk40M (IN)
                         net (fo=0)                   0.000 20725.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415 20726.414 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065 20727.479    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077 20727.555 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.449 20729.004    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081 20729.084 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        1.340 20730.424    Command/RunningModeSelect/Clk
    SLICE_X52Y119        FDCE                                         r  Command/RunningModeSelect/CommandOut_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y119        FDCE (Prop_fdce_C_Q)         0.379 20730.803 r  Command/RunningModeSelect/CommandOut_reg[2]/Q
                         net (fo=5, routed)           0.540 20731.342    Acquisition/ModeSelect[2]
    SLICE_X52Y119        LUT4 (Prop_lut4_I0_O)        0.105 20731.447 r  Acquisition/OutTestData[12]_INST_0_i_1/O
                         net (fo=15, routed)          0.990 20732.438    Acquisition/OutTestData[12]_INST_0_i_1_n_0
    SLICE_X48Y107        LUT5 (Prop_lut5_I4_O)        0.105 20732.543 r  Acquisition/OutUsbStartStop_INST_0/O
                         net (fo=1, routed)           0.000 20732.543    usb_cy7c68013A/Acq_Start_Stop
    SLICE_X48Y107        FDRE                                         r  usb_cy7c68013A/Acq_Start_Stop_sync1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT rise edge) 20728.834 20728.834 r  
    H4                                                0.000 20728.834 r  CLKOUT (IN)
                         net (fo=0)                   0.000 20728.834    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         1.351 20730.186 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           1.628 20731.814    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077 20731.891 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=192, routed)         1.248 20733.139    usb_cy7c68013A/IFCLK
    SLICE_X48Y107        FDRE                                         r  usb_cy7c68013A/Acq_Start_Stop_sync1_reg/C
                         clock pessimism              0.000 20733.139    
                         clock uncertainty           -0.195 20732.943    
    SLICE_X48Y107        FDRE (Setup_fdre_C_D)        0.033 20732.977    usb_cy7c68013A/Acq_Start_Stop_sync1_reg
  -------------------------------------------------------------------
                         required time                      20732.977    
                         arrival time                       -20732.545    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             24.045ns  (required time - arrival time)
  Source:                 UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Mmcm40M'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (falling edge-triggered cell FDRE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.884ns  (logic 0.437ns (49.419%)  route 0.447ns (50.581%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y90                                      0.000     0.000 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X70Y90         FDRE (Prop_fdre_C_Q)         0.437     0.437 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.447     0.884    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X71Y90         FDRE                                         r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X71Y90         FDRE (Setup_fdre_C_D)       -0.071    24.929    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         24.929    
                         arrival time                          -0.884    
  -------------------------------------------------------------------
                         slack                                 24.045    

Slack (MET) :             24.045ns  (required time - arrival time)
  Source:                 UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by Mmcm40M'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (falling edge-triggered cell FDRE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.884ns  (logic 0.437ns (49.419%)  route 0.447ns (50.581%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y92                                      0.000     0.000 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X70Y92         FDRE (Prop_fdre_C_Q)         0.437     0.437 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.447     0.884    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[9]
    SLICE_X71Y92         FDRE                                         r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X71Y92         FDRE (Setup_fdre_C_D)       -0.071    24.929    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                         24.929    
                         arrival time                          -0.884    
  -------------------------------------------------------------------
                         slack                                 24.045    

Slack (MET) :             24.065ns  (required time - arrival time)
  Source:                 Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by Mmcm40M'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (falling edge-triggered cell FDRE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.729ns  (logic 0.353ns (48.405%)  route 0.376ns (51.595%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y110                                     0.000     0.000 r  Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X87Y110        FDRE (Prop_fdre_C_Q)         0.353     0.353 r  Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.376     0.729    Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X86Y111        FDRE                                         r  Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X86Y111        FDRE (Setup_fdre_C_D)       -0.206    24.794    Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         24.794    
                         arrival time                          -0.729    
  -------------------------------------------------------------------
                         slack                                 24.065    

Slack (MET) :             24.076ns  (required time - arrival time)
  Source:                 Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Mmcm40M'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (falling edge-triggered cell FDRE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.853ns  (logic 0.384ns (45.037%)  route 0.469ns (54.963%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y110                                     0.000     0.000 r  Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X87Y110        FDRE (Prop_fdre_C_Q)         0.384     0.384 r  Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.469     0.853    Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X86Y110        FDRE                                         r  Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X86Y110        FDRE (Setup_fdre_C_D)       -0.071    24.929    Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         24.929    
                         arrival time                          -0.853    
  -------------------------------------------------------------------
                         slack                                 24.076    

Slack (MET) :             24.086ns  (required time - arrival time)
  Source:                 Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Mmcm40M'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (falling edge-triggered cell FDRE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.845ns  (logic 0.384ns (45.454%)  route 0.461ns (54.546%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y110                                     0.000     0.000 r  Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X87Y110        FDRE (Prop_fdre_C_Q)         0.384     0.384 r  Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.461     0.845    Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X86Y110        FDRE                                         r  Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X86Y110        FDRE (Setup_fdre_C_D)       -0.069    24.931    Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         24.931    
                         arrival time                          -0.845    
  -------------------------------------------------------------------
                         slack                                 24.086    

Slack (MET) :             24.087ns  (required time - arrival time)
  Source:                 UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by Mmcm40M'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (falling edge-triggered cell FDRE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.842ns  (logic 0.384ns (45.580%)  route 0.458ns (54.420%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y91                                      0.000     0.000 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X71Y91         FDRE (Prop_fdre_C_Q)         0.384     0.384 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.458     0.842    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X72Y91         FDRE                                         r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X72Y91         FDRE (Setup_fdre_C_D)       -0.071    24.929    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         24.929    
                         arrival time                          -0.842    
  -------------------------------------------------------------------
                         slack                                 24.087    

Slack (MET) :             24.094ns  (required time - arrival time)
  Source:                 UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Mmcm40M'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (falling edge-triggered cell FDRE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.835ns  (logic 0.384ns (46.004%)  route 0.451ns (53.996%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y90                                      0.000     0.000 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X72Y90         FDRE (Prop_fdre_C_Q)         0.384     0.384 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.451     0.835    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X73Y90         FDRE                                         r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X73Y90         FDRE (Setup_fdre_C_D)       -0.071    24.929    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         24.929    
                         arrival time                          -0.835    
  -------------------------------------------------------------------
                         slack                                 24.094    

Slack (MET) :             24.110ns  (required time - arrival time)
  Source:                 UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by Mmcm40M'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
                            (falling edge-triggered cell FDRE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.865ns  (logic 0.384ns (44.397%)  route 0.481ns (55.603%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y94                                      0.000     0.000 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[11]/C
    SLICE_X67Y94         FDRE (Prop_fdre_C_Q)         0.384     0.384 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[11]/Q
                         net (fo=1, routed)           0.481     0.865    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[11]
    SLICE_X70Y94         FDRE                                         r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X70Y94         FDRE (Setup_fdre_C_D)       -0.025    24.975    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]
  -------------------------------------------------------------------
                         required time                         24.975    
                         arrival time                          -0.865    
  -------------------------------------------------------------------
                         slack                                 24.110    

Slack (MET) :             24.115ns  (required time - arrival time)
  Source:                 UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by Mmcm40M'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (falling edge-triggered cell FDRE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.816ns  (logic 0.384ns (47.084%)  route 0.432ns (52.916%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y91                                      0.000     0.000 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X71Y91         FDRE (Prop_fdre_C_Q)         0.384     0.384 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.432     0.816    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X72Y91         FDRE                                         r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X72Y91         FDRE (Setup_fdre_C_D)       -0.069    24.931    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                         24.931    
                         arrival time                          -0.816    
  -------------------------------------------------------------------
                         slack                                 24.115    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 Command/SweepTestStartStopSet/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            usb_cy7c68013A/Acq_Start_Stop_sync1_reg/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT rise@0.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        0.605ns  (logic 0.186ns (30.769%)  route 0.419ns (69.231%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.174ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.130ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        0.558     1.824    Command/SweepTestStartStopSet/Clk
    SLICE_X57Y108        FDCE                                         r  Command/SweepTestStartStopSet/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y108        FDCE (Prop_fdce_C_Q)         0.141     1.965 r  Command/SweepTestStartStopSet/CommandOut_reg[0]/Q
                         net (fo=2, routed)           0.419     2.384    Acquisition/CommandSCurveTestStartStop
    SLICE_X48Y107        LUT5 (Prop_lut5_I1_O)        0.045     2.429 r  Acquisition/OutUsbStartStop_INST_0/O
                         net (fo=1, routed)           0.000     2.429    usb_cy7c68013A/Acq_Start_Stop
    SLICE_X48Y107        FDRE                                         r  usb_cy7c68013A/Acq_Start_Stop_sync1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT rise edge)     0.000     0.000 r  
    H4                                                0.000     0.000 r  CLKOUT (IN)
                         net (fo=0)                   0.000     0.000    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.140    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.169 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=192, routed)         0.830     1.999    usb_cy7c68013A/IFCLK
    SLICE_X48Y107        FDRE                                         r  usb_cy7c68013A/Acq_Start_Stop_sync1_reg/C
                         clock pessimism              0.000     1.999    
                         clock uncertainty            0.195     2.193    
    SLICE_X48Y107        FDRE (Hold_fdre_C_D)         0.092     2.285    usb_cy7c68013A/Acq_Start_Stop_sync1_reg
  -------------------------------------------------------------------
                         required time                         -2.285    
                         arrival time                           2.429    
  -------------------------------------------------------------------
                         slack                                  0.143    





---------------------------------------------------------------------------------------------------
From Clock:  Mmcm40M
  To Clock:  Mmcm100M

Setup :            0  Failing Endpoints,  Worst Slack        1.059ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.059ns  (required time - arrival time)
  Source:                 Command/TriggerCoincidenceSet/CommandOut_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CommonControlSignalGenerator/HoldGen/TriggerShift_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Mmcm100M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (Mmcm100M rise@30.000ns - Mmcm40M rise@25.000ns)
  Data Path Delay:        3.609ns  (logic 0.933ns (25.855%)  route 2.676ns (74.145%))
  Logic Levels:           3  (BUFG=1 LUT5=1 MUXF7=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.217ns = ( 35.217 - 30.000 ) 
    Source Clock Delay      (SCD):    5.463ns = ( 30.463 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)   25.000    25.000 r  
    K4                                                0.000    25.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    25.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415    26.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065    27.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    27.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.449    29.005    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    29.086 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        1.377    30.463    Command/TriggerCoincidenceSet/Clk
    SLICE_X50Y98         FDCE                                         r  Command/TriggerCoincidenceSet/CommandOut_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y98         FDCE (Prop_fdce_C_Q)         0.433    30.896 r  Command/TriggerCoincidenceSet/CommandOut_reg[1]/Q
                         net (fo=2, routed)           0.536    31.432    TriggerSwitcher/TriggerCoincidence[1]
    SLICE_X50Y97         LUT5 (Prop_lut5_I1_O)        0.105    31.537 r  TriggerSwitcher/BUFG_TRIGGER_i_3/O
                         net (fo=1, routed)           0.000    31.537    TriggerSwitcher/BUFG_TRIGGER_i_3_n_0
    SLICE_X50Y97         MUXF7 (Prop_muxf7_I1_O)      0.178    31.715 r  TriggerSwitcher/BUFG_TRIGGER_i_1/O
                         net (fo=1, routed)           0.570    32.285    TriggerSwitcher/TriggerSelected
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.217    32.502 r  TriggerSwitcher/BUFG_TRIGGER/O
                         net (fo=1, routed)           1.570    34.072    CommonControlSignalGenerator/HoldGen/CommandOut_reg[3][0]
    SLICE_X84Y141        FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm100M rise edge)
                                                     30.000    30.000 r  
    K4                                                0.000    30.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    30.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    31.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    32.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073    32.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           1.381    33.807    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    33.884 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         1.333    35.217    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X84Y141        FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[0]/C
                         clock pessimism              0.131    35.348    
                         clock uncertainty           -0.185    35.164    
    SLICE_X84Y141        FDCE (Setup_fdce_C_D)       -0.033    35.131    CommonControlSignalGenerator/HoldGen/TriggerShift_reg[0]
  -------------------------------------------------------------------
                         required time                         35.131    
                         arrival time                         -34.072    
  -------------------------------------------------------------------
                         slack                                  1.059    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.751ns  (arrival time - required time)
  Source:                 Command/TriggerCoincidenceSet/CommandOut_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CommonControlSignalGenerator/HoldGen/TriggerShift_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Mmcm100M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm100M rise@0.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        1.364ns  (logic 0.343ns (25.143%)  route 1.021ns (74.857%))
  Logic Levels:           2  (BUFG=1 MUXF7=1)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.415ns
    Source Clock Delay      (SCD):    1.831ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        0.565     1.831    Command/TriggerCoincidenceSet/Clk
    SLICE_X50Y96         FDCE                                         r  Command/TriggerCoincidenceSet/CommandOut_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y96         FDCE (Prop_fdce_C_Q)         0.164     1.995 r  Command/TriggerCoincidenceSet/CommandOut_reg[3]/Q
                         net (fo=1, routed)           0.110     2.105    TriggerSwitcher/TriggerCoincidence[3]
    SLICE_X50Y97         MUXF7 (Prop_muxf7_S_O)       0.090     2.195 r  TriggerSwitcher/BUFG_TRIGGER_i_1/O
                         net (fo=1, routed)           0.253     2.448    TriggerSwitcher/TriggerSelected
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.089     2.537 r  TriggerSwitcher/BUFG_TRIGGER/O
                         net (fo=1, routed)           0.658     3.195    CommonControlSignalGenerator/HoldGen/CommandOut_reg[3][0]
    SLICE_X84Y141        FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm100M rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         0.871     2.415    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X84Y141        FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[0]/C
                         clock pessimism             -0.231     2.185    
                         clock uncertainty            0.185     2.369    
    SLICE_X84Y141        FDCE (Hold_fdce_C_D)         0.075     2.444    CommonControlSignalGenerator/HoldGen/TriggerShift_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.444    
                         arrival time                           3.195    
  -------------------------------------------------------------------
                         slack                                  0.751    





---------------------------------------------------------------------------------------------------
From Clock:  CLKOUT
  To Clock:  Mmcm40M

Setup :            0  Failing Endpoints,  Worst Slack        0.528ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.459ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.528ns  (required time - arrival time)
  Source:                 UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                            (rising edge-triggered cell FDSE clocked by CLKOUT'  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            ExternalFifoEmptySync1_reg/D
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.084ns  (Mmcm40M rise@75.000ns - CLKOUT fall@72.916ns)
  Data Path Delay:        0.857ns  (logic 0.379ns (44.199%)  route 0.478ns (55.801%))
  Logic Levels:           0  
  Clock Path Skew:        -0.457ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.153ns = ( 80.153 - 75.000 ) 
    Source Clock Delay      (SCD):    5.609ns = ( 78.525 - 72.916 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.130ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT fall edge)    72.916    72.916 f  
    H4                                                0.000    72.916 f  CLKOUT (IN)
                         net (fo=0)                   0.000    72.916    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         1.417    74.333 f  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           1.717    76.049    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081    76.131 f  ClockGenerator/BUFG_IFCLK/O
                         net (fo=192, routed)         1.844    77.975    IFCLK_OBUF
    SLICE_X75Y95         LUT1 (Prop_lut1_I0_O)        0.105    78.080 r  UsbDataFifo_i_3/O
                         net (fo=15, routed)          0.446    78.525    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X72Y97         FDSE                                         r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y97         FDSE (Prop_fdse_C_Q)         0.379    78.904 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/Q
                         net (fo=4, routed)           0.478    79.383    ExternalFifoEmpty_Debug
    SLICE_X71Y97         FDCE                                         r  ExternalFifoEmptySync1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)   75.000    75.000 r  
    K4                                                0.000    75.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    75.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    76.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    77.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    77.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.381    78.807    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    78.884 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        1.269    80.153    Clk
    SLICE_X71Y97         FDCE                                         r  ExternalFifoEmptySync1_reg/C
                         clock pessimism              0.000    80.153    
                         clock uncertainty           -0.195    79.958    
    SLICE_X71Y97         FDCE (Setup_fdce_C_D)       -0.047    79.911    ExternalFifoEmptySync1_reg
  -------------------------------------------------------------------
                         required time                         79.911    
                         arrival time                         -79.383    
  -------------------------------------------------------------------
                         slack                                  0.528    

Slack (MET) :             19.817ns  (required time - arrival time)
  Source:                 Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT'  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (falling edge-triggered cell FDRE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (MaxDelay Path 20.833ns)
  Data Path Delay:        0.811ns  (logic 0.353ns (43.537%)  route 0.458ns (56.463%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.833ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y109                                     0.000     0.000 r  Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X82Y109        FDRE (Prop_fdre_C_Q)         0.353     0.353 r  Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.458     0.811    Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X83Y109        FDRE                                         r  Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.833    20.833    
    SLICE_X83Y109        FDRE (Setup_fdre_C_D)       -0.205    20.628    Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         20.628    
                         arrival time                          -0.811    
  -------------------------------------------------------------------
                         slack                                 19.817    

Slack (MET) :             19.839ns  (required time - arrival time)
  Source:                 UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT'  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (falling edge-triggered cell FDRE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (MaxDelay Path 20.833ns)
  Data Path Delay:        0.925ns  (logic 0.379ns (40.976%)  route 0.546ns (59.024%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.833ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y92                                      0.000     0.000 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X72Y92         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.546     0.925    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X71Y93         FDRE                                         r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.833    20.833    
    SLICE_X71Y93         FDRE (Setup_fdre_C_D)       -0.069    20.764    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         20.764    
                         arrival time                          -0.925    
  -------------------------------------------------------------------
                         slack                                 19.839    

Slack (MET) :             19.856ns  (required time - arrival time)
  Source:                 UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT'  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (falling edge-triggered cell FDRE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (MaxDelay Path 20.833ns)
  Data Path Delay:        0.908ns  (logic 0.433ns (47.694%)  route 0.475ns (52.306%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.833ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y95                                      0.000     0.000 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X74Y95         FDRE (Prop_fdre_C_Q)         0.433     0.433 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.475     0.908    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[9]
    SLICE_X75Y95         FDRE                                         r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.833    20.833    
    SLICE_X75Y95         FDRE (Setup_fdre_C_D)       -0.069    20.764    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                         20.764    
                         arrival time                          -0.908    
  -------------------------------------------------------------------
                         slack                                 19.856    

Slack (MET) :             19.899ns  (required time - arrival time)
  Source:                 Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT'  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (falling edge-triggered cell FDRE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (MaxDelay Path 20.833ns)
  Data Path Delay:        0.863ns  (logic 0.384ns (44.477%)  route 0.479ns (55.523%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.833ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y109                                     0.000     0.000 r  Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X82Y109        FDRE (Prop_fdre_C_Q)         0.384     0.384 r  Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.479     0.863    Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X83Y109        FDRE                                         r  Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.833    20.833    
    SLICE_X83Y109        FDRE (Setup_fdre_C_D)       -0.071    20.762    Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         20.762    
                         arrival time                          -0.863    
  -------------------------------------------------------------------
                         slack                                 19.899    

Slack (MET) :             19.910ns  (required time - arrival time)
  Source:                 UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT'  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (falling edge-triggered cell FDRE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (MaxDelay Path 20.833ns)
  Data Path Delay:        0.854ns  (logic 0.379ns (44.386%)  route 0.475ns (55.614%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.833ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y92                                      0.000     0.000 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X72Y92         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.475     0.854    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X72Y95         FDRE                                         r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.833    20.833    
    SLICE_X72Y95         FDRE (Setup_fdre_C_D)       -0.069    20.764    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         20.764    
                         arrival time                          -0.854    
  -------------------------------------------------------------------
                         slack                                 19.910    

Slack (MET) :             19.919ns  (required time - arrival time)
  Source:                 UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT'  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][12]/D
                            (falling edge-triggered cell FDRE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (MaxDelay Path 20.833ns)
  Data Path Delay:        0.758ns  (logic 0.398ns (52.534%)  route 0.360ns (47.466%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.833ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y95                                      0.000     0.000 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[12]/C
    SLICE_X74Y95         FDRE (Prop_fdre_C_Q)         0.398     0.398 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[12]/Q
                         net (fo=1, routed)           0.360     0.758    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[12]
    SLICE_X74Y94         FDRE                                         r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][12]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.833    20.833    
    SLICE_X74Y94         FDRE (Setup_fdre_C_D)       -0.156    20.677    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][12]
  -------------------------------------------------------------------
                         required time                         20.677    
                         arrival time                          -0.758    
  -------------------------------------------------------------------
                         slack                                 19.919    

Slack (MET) :             19.923ns  (required time - arrival time)
  Source:                 Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT'  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (falling edge-triggered cell FDRE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (MaxDelay Path 20.833ns)
  Data Path Delay:        0.841ns  (logic 0.384ns (45.641%)  route 0.457ns (54.359%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.833ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y109                                     0.000     0.000 r  Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X82Y109        FDRE (Prop_fdre_C_Q)         0.384     0.384 r  Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.457     0.841    Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X83Y109        FDRE                                         r  Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.833    20.833    
    SLICE_X83Y109        FDRE (Setup_fdre_C_D)       -0.069    20.764    Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         20.764    
                         arrival time                          -0.841    
  -------------------------------------------------------------------
                         slack                                 19.923    

Slack (MET) :             19.925ns  (required time - arrival time)
  Source:                 UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT'  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (falling edge-triggered cell FDRE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (MaxDelay Path 20.833ns)
  Data Path Delay:        0.837ns  (logic 0.379ns (45.272%)  route 0.458ns (54.728%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.833ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y94                                      0.000     0.000 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X72Y94         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.458     0.837    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[6]
    SLICE_X71Y94         FDRE                                         r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.833    20.833    
    SLICE_X71Y94         FDRE (Setup_fdre_C_D)       -0.071    20.762    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                         20.762    
                         arrival time                          -0.837    
  -------------------------------------------------------------------
                         slack                                 19.925    

Slack (MET) :             19.945ns  (required time - arrival time)
  Source:                 UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT'  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (falling edge-triggered cell FDRE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (MaxDelay Path 20.833ns)
  Data Path Delay:        0.817ns  (logic 0.379ns (46.382%)  route 0.438ns (53.618%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.833ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y92                                      0.000     0.000 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X72Y92         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.438     0.817    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X71Y93         FDRE                                         r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.833    20.833    
    SLICE_X71Y93         FDRE (Setup_fdre_C_D)       -0.071    20.762    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         20.762    
                         arrival time                          -0.817    
  -------------------------------------------------------------------
                         slack                                 19.945    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.459ns  (arrival time - required time)
  Source:                 UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                            (rising edge-triggered cell FDSE clocked by CLKOUT'  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            ExternalFifoEmptySync1_reg/D
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.751ns  (Mmcm40M rise@20799.998ns - CLKOUT fall@20801.750ns)
  Data Path Delay:        0.396ns  (logic 0.141ns (35.563%)  route 0.255ns (64.437%))
  Logic Levels:           0  
  Clock Path Skew:        0.424ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.386ns = ( 20802.383 - 20799.998 ) 
    Source Clock Delay      (SCD):    1.961ns = ( 20803.711 - 20801.750 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.130ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT fall edge) 20801.750 20801.750 f  
    H4                                                0.000 20801.750 f  CLKOUT (IN)
                         net (fo=0)                   0.000 20801.750    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         0.253 20802.004 f  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           0.644 20802.648    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026 20802.674 f  ClockGenerator/BUFG_IFCLK/O
                         net (fo=192, routed)         0.754 20803.428    IFCLK_OBUF
    SLICE_X75Y95         LUT1 (Prop_lut1_I0_O)        0.045 20803.473 r  UsbDataFifo_i_3/O
                         net (fo=15, routed)          0.239 20803.711    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X72Y97         FDSE                                         r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y97         FDSE (Prop_fdse_C_Q)         0.141 20803.852 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/Q
                         net (fo=4, routed)           0.255 20804.107    ExternalFifoEmpty_Debug
    SLICE_X71Y97         FDCE                                         r  ExternalFifoEmptySync1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)20799.998 20799.998 r  
    K4                                                0.000 20799.998 r  Clk40M (IN)
                         net (fo=0)                   0.000 20799.998    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439 20800.438 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480 20800.918    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053 20800.971 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544 20801.514    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029 20801.543 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        0.841 20802.383    Clk
    SLICE_X71Y97         FDCE                                         r  ExternalFifoEmptySync1_reg/C
                         clock pessimism              0.000 20802.383    
                         clock uncertainty            0.195 20802.578    
    SLICE_X71Y97         FDCE (Hold_fdce_C_D)         0.070 20802.648    ExternalFifoEmptySync1_reg
  -------------------------------------------------------------------
                         required time                      -20802.648    
                         arrival time                       20804.107    
  -------------------------------------------------------------------
                         slack                                  1.459    





---------------------------------------------------------------------------------------------------
From Clock:  Mmcm100M
  To Clock:  Mmcm40M

Setup :            0  Failing Endpoints,  Worst Slack        1.537ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.134ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.537ns  (required time - arrival time)
  Source:                 TriggerSwitcher/InternalTrigger1_reg/C
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CommonControlSignalGenerator/ExternalRazGen/TriggerIn1_reg/D
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (Mmcm40M rise@25.000ns - Mmcm100M rise@20.000ns)
  Data Path Delay:        3.054ns  (logic 0.565ns (18.503%)  route 2.489ns (81.497%))
  Logic Levels:           2  (BUFG=1 LUT3=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.137ns = ( 30.137 - 25.000 ) 
    Source Clock Delay      (SCD):    5.466ns = ( 25.466 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm100M rise edge)
                                                     20.000    20.000 r  
    K4                                                0.000    20.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    20.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415    21.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065    22.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077    22.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           1.449    24.005    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081    24.086 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         1.380    25.466    TriggerSwitcher/SyncClk
    SLICE_X49Y97         FDCE                                         r  TriggerSwitcher/InternalTrigger1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y97         FDCE (Prop_fdce_C_Q)         0.379    25.845 r  TriggerSwitcher/InternalTrigger1_reg/Q
                         net (fo=2, routed)           0.514    26.359    TriggerSwitcher/InternalTrigger1
    SLICE_X50Y97         LUT3 (Prop_lut3_I1_O)        0.105    26.464 r  TriggerSwitcher/BUFG_TRIGGER_OR_i_1/O
                         net (fo=1, routed)           0.468    26.932    TriggerSwitcher/TriggerOrInternal
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    27.013 r  TriggerSwitcher/BUFG_TRIGGER_OR/O
                         net (fo=1, routed)           1.506    28.520    CommonControlSignalGenerator/ExternalRazGen/TriggerIn_Debug
    SLICE_X30Y112        FDCE                                         r  CommonControlSignalGenerator/ExternalRazGen/TriggerIn1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)   25.000    25.000 r  
    K4                                                0.000    25.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    25.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    26.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.381    28.807    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    28.884 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        1.253    30.137    CommonControlSignalGenerator/ExternalRazGen/Clk
    SLICE_X30Y112        FDCE                                         r  CommonControlSignalGenerator/ExternalRazGen/TriggerIn1_reg/C
                         clock pessimism              0.131    30.268    
                         clock uncertainty           -0.185    30.084    
    SLICE_X30Y112        FDCE (Setup_fdce_C_D)       -0.027    30.057    CommonControlSignalGenerator/ExternalRazGen/TriggerIn1_reg
  -------------------------------------------------------------------
                         required time                         30.057    
                         arrival time                         -28.520    
  -------------------------------------------------------------------
                         slack                                  1.537    

Slack (MET) :             1.586ns  (required time - arrival time)
  Source:                 TriggerSwitcher/TriggerExternal_reg/C
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicrorocChain1/MicrorocDaq/SlaveDaqControl/AcqStart_r1_reg/D
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (Mmcm40M rise@25.000ns - Mmcm100M rise@20.000ns)
  Data Path Delay:        3.036ns  (logic 0.565ns (18.608%)  route 2.471ns (81.392%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.154ns = ( 30.154 - 25.000 ) 
    Source Clock Delay      (SCD):    5.463ns = ( 25.463 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm100M rise edge)
                                                     20.000    20.000 r  
    K4                                                0.000    20.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    20.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415    21.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065    22.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077    22.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           1.449    24.005    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081    24.086 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         1.377    25.463    TriggerSwitcher/SyncClk
    SLICE_X51Y97         FDCE                                         r  TriggerSwitcher/TriggerExternal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y97         FDCE (Prop_fdce_C_Q)         0.379    25.842 r  TriggerSwitcher/TriggerExternal_reg/Q
                         net (fo=3, routed)           0.483    26.325    TriggerSwitcher/TriggerExternal
    SLICE_X50Y97         LUT2 (Prop_lut2_I0_O)        0.105    26.430 r  TriggerSwitcher/START_ACQ_i_1/O
                         net (fo=1, routed)           0.468    26.899    TriggerSwitcher/SingleStart
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    26.980 r  TriggerSwitcher/SingleStart_BUFG_inst/O
                         net (fo=105, routed)         1.520    28.499    MicrorocChain1/MicrorocDaq/SlaveDaqControl/SingleStart
    SLICE_X42Y97         FDCE                                         r  MicrorocChain1/MicrorocDaq/SlaveDaqControl/AcqStart_r1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)   25.000    25.000 r  
    K4                                                0.000    25.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    25.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    26.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.381    28.807    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    28.884 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        1.270    30.154    MicrorocChain1/MicrorocDaq/SlaveDaqControl/Clk
    SLICE_X42Y97         FDCE                                         r  MicrorocChain1/MicrorocDaq/SlaveDaqControl/AcqStart_r1_reg/C
                         clock pessimism              0.131    30.285    
                         clock uncertainty           -0.185    30.100    
    SLICE_X42Y97         FDCE (Setup_fdce_C_D)       -0.015    30.085    MicrorocChain1/MicrorocDaq/SlaveDaqControl/AcqStart_r1_reg
  -------------------------------------------------------------------
                         required time                         30.085    
                         arrival time                         -28.499    
  -------------------------------------------------------------------
                         slack                                  1.586    

Slack (MET) :             2.936ns  (required time - arrival time)
  Source:                 TriggerSwitcher/TriggerExternal_reg/C
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicrorocChain1/MicrorocDaq/AutoDaqControl/SlowTriggerSync1_reg/D
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (Mmcm40M rise@25.000ns - Mmcm100M rise@20.000ns)
  Data Path Delay:        1.468ns  (logic 0.485ns (33.043%)  route 0.983ns (66.957%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.130ns = ( 30.130 - 25.000 ) 
    Source Clock Delay      (SCD):    5.463ns = ( 25.463 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm100M rise edge)
                                                     20.000    20.000 r  
    K4                                                0.000    20.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    20.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415    21.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065    22.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077    22.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           1.449    24.005    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081    24.086 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         1.377    25.463    TriggerSwitcher/SyncClk
    SLICE_X51Y97         FDCE                                         r  TriggerSwitcher/TriggerExternal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y97         FDCE (Prop_fdce_C_Q)         0.379    25.842 r  TriggerSwitcher/TriggerExternal_reg/Q
                         net (fo=3, routed)           0.483    26.325    TriggerSwitcher/TriggerExternal
    SLICE_X50Y97         LUT2 (Prop_lut2_I1_O)        0.106    26.431 r  TriggerSwitcher/SlowTriggerSync1_i_1/O
                         net (fo=1, routed)           0.500    26.931    MicrorocChain1/MicrorocDaq/AutoDaqControl/SlowTrigger
    SLICE_X51Y102        FDCE                                         r  MicrorocChain1/MicrorocDaq/AutoDaqControl/SlowTriggerSync1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)   25.000    25.000 r  
    K4                                                0.000    25.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    25.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    26.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.381    28.807    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    28.884 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        1.246    30.130    MicrorocChain1/MicrorocDaq/AutoDaqControl/Clk
    SLICE_X51Y102        FDCE                                         r  MicrorocChain1/MicrorocDaq/AutoDaqControl/SlowTriggerSync1_reg/C
                         clock pessimism              0.131    30.261    
                         clock uncertainty           -0.185    30.077    
    SLICE_X51Y102        FDCE (Setup_fdce_C_D)       -0.210    29.867    MicrorocChain1/MicrorocDaq/AutoDaqControl/SlowTriggerSync1_reg
  -------------------------------------------------------------------
                         required time                         29.867    
                         arrival time                         -26.931    
  -------------------------------------------------------------------
                         slack                                  2.936    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 TriggerSwitcher/TriggerExternal_reg/C
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicrorocChain1/MicrorocDaq/AutoDaqControl/SlowTriggerSync1_reg/D
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm40M rise@0.000ns - Mmcm100M rise@0.000ns)
  Data Path Delay:        0.632ns  (logic 0.190ns (30.073%)  route 0.442ns (69.927%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.374ns
    Source Clock Delay      (SCD):    1.832ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm100M rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         0.566     1.832    TriggerSwitcher/SyncClk
    SLICE_X51Y97         FDCE                                         r  TriggerSwitcher/TriggerExternal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y97         FDCE (Prop_fdce_C_Q)         0.141     1.973 r  TriggerSwitcher/TriggerExternal_reg/Q
                         net (fo=3, routed)           0.210     2.183    TriggerSwitcher/TriggerExternal
    SLICE_X50Y97         LUT2 (Prop_lut2_I1_O)        0.049     2.232 r  TriggerSwitcher/SlowTriggerSync1_i_1/O
                         net (fo=1, routed)           0.232     2.464    MicrorocChain1/MicrorocDaq/AutoDaqControl/SlowTrigger
    SLICE_X51Y102        FDCE                                         r  MicrorocChain1/MicrorocDaq/AutoDaqControl/SlowTriggerSync1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        0.830     2.374    MicrorocChain1/MicrorocDaq/AutoDaqControl/Clk
    SLICE_X51Y102        FDCE                                         r  MicrorocChain1/MicrorocDaq/AutoDaqControl/SlowTriggerSync1_reg/C
                         clock pessimism             -0.231     2.144    
                         clock uncertainty            0.185     2.328    
    SLICE_X51Y102        FDCE (Hold_fdce_C_D)         0.002     2.330    MicrorocChain1/MicrorocDaq/AutoDaqControl/SlowTriggerSync1_reg
  -------------------------------------------------------------------
                         required time                         -2.330    
                         arrival time                           2.464    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.615ns  (arrival time - required time)
  Source:                 TriggerSwitcher/InternalTrigger0_reg/C
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CommonControlSignalGenerator/ExternalRazGen/TriggerIn1_reg/D
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm40M rise@0.000ns - Mmcm100M rise@0.000ns)
  Data Path Delay:        1.164ns  (logic 0.212ns (18.214%)  route 0.952ns (81.786%))
  Logic Levels:           2  (BUFG=1 LUT3=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.376ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm100M rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         0.567     1.833    TriggerSwitcher/SyncClk
    SLICE_X49Y97         FDCE                                         r  TriggerSwitcher/InternalTrigger0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y97         FDCE (Prop_fdce_C_Q)         0.141     1.974 r  TriggerSwitcher/InternalTrigger0_reg/Q
                         net (fo=3, routed)           0.136     2.110    TriggerSwitcher/InternalTrigger0
    SLICE_X50Y97         LUT3 (Prop_lut3_I2_O)        0.045     2.155 r  TriggerSwitcher/BUFG_TRIGGER_OR_i_1/O
                         net (fo=1, routed)           0.195     2.350    TriggerSwitcher/TriggerOrInternal
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.376 r  TriggerSwitcher/BUFG_TRIGGER_OR/O
                         net (fo=1, routed)           0.621     2.997    CommonControlSignalGenerator/ExternalRazGen/TriggerIn_Debug
    SLICE_X30Y112        FDCE                                         r  CommonControlSignalGenerator/ExternalRazGen/TriggerIn1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        0.832     2.376    CommonControlSignalGenerator/ExternalRazGen/Clk
    SLICE_X30Y112        FDCE                                         r  CommonControlSignalGenerator/ExternalRazGen/TriggerIn1_reg/C
                         clock pessimism             -0.231     2.146    
                         clock uncertainty            0.185     2.330    
    SLICE_X30Y112        FDCE (Hold_fdce_C_D)         0.052     2.382    CommonControlSignalGenerator/ExternalRazGen/TriggerIn1_reg
  -------------------------------------------------------------------
                         required time                         -2.382    
                         arrival time                           2.997    
  -------------------------------------------------------------------
                         slack                                  0.615    

Slack (MET) :             0.677ns  (arrival time - required time)
  Source:                 TriggerSwitcher/TriggerExternal_reg/C
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicrorocChain1/MicrorocDaq/SlaveDaqControl/AcqStart_r1_reg/D
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm40M rise@0.000ns - Mmcm100M rise@0.000ns)
  Data Path Delay:        1.241ns  (logic 0.212ns (17.082%)  route 1.029ns (82.918%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.384ns
    Source Clock Delay      (SCD):    1.832ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm100M rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         0.566     1.832    TriggerSwitcher/SyncClk
    SLICE_X51Y97         FDCE                                         r  TriggerSwitcher/TriggerExternal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y97         FDCE (Prop_fdce_C_Q)         0.141     1.973 r  TriggerSwitcher/TriggerExternal_reg/Q
                         net (fo=3, routed)           0.210     2.183    TriggerSwitcher/TriggerExternal
    SLICE_X50Y97         LUT2 (Prop_lut2_I0_O)        0.045     2.228 r  TriggerSwitcher/START_ACQ_i_1/O
                         net (fo=1, routed)           0.195     2.423    TriggerSwitcher/SingleStart
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.449 r  TriggerSwitcher/SingleStart_BUFG_inst/O
                         net (fo=105, routed)         0.624     3.073    MicrorocChain1/MicrorocDaq/SlaveDaqControl/SingleStart
    SLICE_X42Y97         FDCE                                         r  MicrorocChain1/MicrorocDaq/SlaveDaqControl/AcqStart_r1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        0.839     2.384    MicrorocChain1/MicrorocDaq/SlaveDaqControl/Clk
    SLICE_X42Y97         FDCE                                         r  MicrorocChain1/MicrorocDaq/SlaveDaqControl/AcqStart_r1_reg/C
                         clock pessimism             -0.231     2.153    
                         clock uncertainty            0.185     2.337    
    SLICE_X42Y97         FDCE (Hold_fdce_C_D)         0.059     2.396    MicrorocChain1/MicrorocDaq/SlaveDaqControl/AcqStart_r1_reg
  -------------------------------------------------------------------
                         required time                         -2.396    
                         arrival time                           3.073    
  -------------------------------------------------------------------
                         slack                                  0.677    





---------------------------------------------------------------------------------------------------
From Clock:  Mmcm5M
  To Clock:  Mmcm40M

Setup :            0  Failing Endpoints,  Worst Slack       21.082ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.126ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             21.082ns  (required time - arrival time)
  Source:                 Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Acquisition/MicrorocSCurveTest/SC_test_control/State_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (Mmcm40M rise@25.000ns - Mmcm5M rise@0.000ns)
  Data Path Delay:        3.503ns  (logic 1.534ns (43.793%)  route 1.969ns (56.207%))
  Logic Levels:           5  (CARRY4=2 LUT6=3)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.128ns = ( 30.128 - 25.000 ) 
    Source Clock Delay      (SCD):    5.438ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm5M rise edge)     0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.449     4.005    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.086 r  ClockGenerator/BUFG_5M/O
                         net (fo=403, routed)         1.351     5.438    Acquisition/MicrorocSCurveTest/SC_test_control/Clk5M
    SLICE_X46Y116        FDCE                                         r  Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y116        FDCE (Prop_fdce_C_Q)         0.433     5.871 r  Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[2]/Q
                         net (fo=2, routed)           0.796     6.667    Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[2]
    SLICE_X47Y118        LUT6 (Prop_lut6_I5_O)        0.105     6.772 r  Acquisition/MicrorocSCurveTest/SC_test_control/Force_Ext_RAZ_i_12/O
                         net (fo=1, routed)           0.000     6.772    Acquisition/MicrorocSCurveTest/SC_test_control/Force_Ext_RAZ_i_12_n_0
    SLICE_X47Y118        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     7.212 r  Acquisition/MicrorocSCurveTest/SC_test_control/Force_Ext_RAZ_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.212    Acquisition/MicrorocSCurveTest/SC_test_control/Force_Ext_RAZ_reg_i_5_n_0
    SLICE_X47Y119        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     7.402 r  Acquisition/MicrorocSCurveTest/SC_test_control/Force_Ext_RAZ_reg_i_4/CO[2]
                         net (fo=4, routed)           0.707     8.109    Acquisition/MicrorocSCurveTest/SC_test_control/Force_Ext_RAZ_reg_i_4_n_1
    SLICE_X47Y113        LUT6 (Prop_lut6_I2_O)        0.261     8.370 r  Acquisition/MicrorocSCurveTest/SC_test_control/State[1]_i_5/O
                         net (fo=1, routed)           0.204     8.575    Acquisition/MicrorocSCurveTest/SC_test_control/State[1]_i_5_n_0
    SLICE_X47Y113        LUT6 (Prop_lut6_I5_O)        0.105     8.680 r  Acquisition/MicrorocSCurveTest/SC_test_control/State[1]_i_1/O
                         net (fo=1, routed)           0.261     8.940    Acquisition/MicrorocSCurveTest/SC_test_control/State[1]_i_1_n_0
    SLICE_X48Y113        FDCE                                         r  Acquisition/MicrorocSCurveTest/SC_test_control/State_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)   25.000    25.000 r  
    K4                                                0.000    25.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    25.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    26.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.381    28.807    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    28.884 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        1.244    30.128    Acquisition/MicrorocSCurveTest/SC_test_control/Clk
    SLICE_X48Y113        FDCE                                         r  Acquisition/MicrorocSCurveTest/SC_test_control/State_reg[1]/C
                         clock pessimism              0.131    30.259    
                         clock uncertainty           -0.205    30.055    
    SLICE_X48Y113        FDCE (Setup_fdce_C_D)       -0.032    30.023    Acquisition/MicrorocSCurveTest/SC_test_control/State_reg[1]
  -------------------------------------------------------------------
                         required time                         30.023    
                         arrival time                          -8.940    
  -------------------------------------------------------------------
                         slack                                 21.082    

Slack (MET) :             21.180ns  (required time - arrival time)
  Source:                 Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Acquisition/MicrorocSCurveTest/SC_test_control/Force_Ext_RAZ_reg/D
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (Mmcm40M rise@25.000ns - Mmcm5M rise@0.000ns)
  Data Path Delay:        3.464ns  (logic 1.534ns (44.282%)  route 1.930ns (55.718%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.125ns = ( 30.125 - 25.000 ) 
    Source Clock Delay      (SCD):    5.438ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm5M rise edge)     0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.449     4.005    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.086 r  ClockGenerator/BUFG_5M/O
                         net (fo=403, routed)         1.351     5.438    Acquisition/MicrorocSCurveTest/SC_test_control/Clk5M
    SLICE_X46Y116        FDCE                                         r  Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y116        FDCE (Prop_fdce_C_Q)         0.433     5.871 r  Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[2]/Q
                         net (fo=2, routed)           0.796     6.667    Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[2]
    SLICE_X47Y118        LUT6 (Prop_lut6_I5_O)        0.105     6.772 r  Acquisition/MicrorocSCurveTest/SC_test_control/Force_Ext_RAZ_i_12/O
                         net (fo=1, routed)           0.000     6.772    Acquisition/MicrorocSCurveTest/SC_test_control/Force_Ext_RAZ_i_12_n_0
    SLICE_X47Y118        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     7.212 r  Acquisition/MicrorocSCurveTest/SC_test_control/Force_Ext_RAZ_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.212    Acquisition/MicrorocSCurveTest/SC_test_control/Force_Ext_RAZ_reg_i_5_n_0
    SLICE_X47Y119        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     7.402 r  Acquisition/MicrorocSCurveTest/SC_test_control/Force_Ext_RAZ_reg_i_4/CO[2]
                         net (fo=4, routed)           0.791     8.193    Acquisition/MicrorocSCurveTest/SC_test_control/Force_Ext_RAZ_reg_i_4_n_1
    SLICE_X47Y117        LUT6 (Prop_lut6_I0_O)        0.261     8.454 r  Acquisition/MicrorocSCurveTest/SC_test_control/Force_Ext_RAZ_i_2/O
                         net (fo=1, routed)           0.343     8.797    Acquisition/MicrorocSCurveTest/SC_test_control/Force_Ext_RAZ_i_2_n_0
    SLICE_X47Y117        LUT4 (Prop_lut4_I0_O)        0.105     8.902 r  Acquisition/MicrorocSCurveTest/SC_test_control/Force_Ext_RAZ_i_1/O
                         net (fo=1, routed)           0.000     8.902    Acquisition/MicrorocSCurveTest/SC_test_control/Force_Ext_RAZ_i_1_n_0
    SLICE_X47Y117        FDCE                                         r  Acquisition/MicrorocSCurveTest/SC_test_control/Force_Ext_RAZ_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)   25.000    25.000 r  
    K4                                                0.000    25.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    25.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    26.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.381    28.807    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    28.884 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        1.241    30.125    Acquisition/MicrorocSCurveTest/SC_test_control/Clk
    SLICE_X47Y117        FDCE                                         r  Acquisition/MicrorocSCurveTest/SC_test_control/Force_Ext_RAZ_reg/C
                         clock pessimism              0.131    30.256    
                         clock uncertainty           -0.205    30.052    
    SLICE_X47Y117        FDCE (Setup_fdce_C_D)        0.030    30.082    Acquisition/MicrorocSCurveTest/SC_test_control/Force_Ext_RAZ_reg
  -------------------------------------------------------------------
                         required time                         30.082    
                         arrival time                          -8.902    
  -------------------------------------------------------------------
                         slack                                 21.180    

Slack (MET) :             21.238ns  (required time - arrival time)
  Source:                 Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Acquisition/MicrorocSCurveTest/SC_test_control/State_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (Mmcm40M rise@25.000ns - Mmcm5M rise@0.000ns)
  Data Path Delay:        3.409ns  (logic 1.534ns (44.998%)  route 1.875ns (55.002%))
  Logic Levels:           5  (CARRY4=2 LUT6=3)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.126ns = ( 30.126 - 25.000 ) 
    Source Clock Delay      (SCD):    5.438ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm5M rise edge)     0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.449     4.005    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.086 r  ClockGenerator/BUFG_5M/O
                         net (fo=403, routed)         1.351     5.438    Acquisition/MicrorocSCurveTest/SC_test_control/Clk5M
    SLICE_X46Y116        FDCE                                         r  Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y116        FDCE (Prop_fdce_C_Q)         0.433     5.871 r  Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[2]/Q
                         net (fo=2, routed)           0.796     6.667    Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[2]
    SLICE_X47Y118        LUT6 (Prop_lut6_I5_O)        0.105     6.772 r  Acquisition/MicrorocSCurveTest/SC_test_control/Force_Ext_RAZ_i_12/O
                         net (fo=1, routed)           0.000     6.772    Acquisition/MicrorocSCurveTest/SC_test_control/Force_Ext_RAZ_i_12_n_0
    SLICE_X47Y118        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     7.212 r  Acquisition/MicrorocSCurveTest/SC_test_control/Force_Ext_RAZ_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.212    Acquisition/MicrorocSCurveTest/SC_test_control/Force_Ext_RAZ_reg_i_5_n_0
    SLICE_X47Y119        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     7.402 f  Acquisition/MicrorocSCurveTest/SC_test_control/Force_Ext_RAZ_reg_i_4/CO[2]
                         net (fo=4, routed)           0.848     8.250    Acquisition/MicrorocSCurveTest/SC_test_control/Force_Ext_RAZ_reg_i_4_n_1
    SLICE_X48Y114        LUT6 (Prop_lut6_I1_O)        0.261     8.511 f  Acquisition/MicrorocSCurveTest/SC_test_control/State[0]_i_4/O
                         net (fo=1, routed)           0.231     8.742    Acquisition/MicrorocSCurveTest/SC_test_control/State[0]_i_4_n_0
    SLICE_X48Y115        LUT6 (Prop_lut6_I5_O)        0.105     8.847 r  Acquisition/MicrorocSCurveTest/SC_test_control/State[0]_i_1/O
                         net (fo=1, routed)           0.000     8.847    Acquisition/MicrorocSCurveTest/SC_test_control/State[0]_i_1_n_0
    SLICE_X48Y115        FDCE                                         r  Acquisition/MicrorocSCurveTest/SC_test_control/State_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)   25.000    25.000 r  
    K4                                                0.000    25.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    25.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    26.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.381    28.807    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    28.884 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        1.242    30.126    Acquisition/MicrorocSCurveTest/SC_test_control/Clk
    SLICE_X48Y115        FDCE                                         r  Acquisition/MicrorocSCurveTest/SC_test_control/State_reg[0]/C
                         clock pessimism              0.131    30.257    
                         clock uncertainty           -0.205    30.053    
    SLICE_X48Y115        FDCE (Setup_fdce_C_D)        0.032    30.085    Acquisition/MicrorocSCurveTest/SC_test_control/State_reg[0]
  -------------------------------------------------------------------
                         required time                         30.085    
                         arrival time                          -8.847    
  -------------------------------------------------------------------
                         slack                                 21.238    

Slack (MET) :             21.337ns  (required time - arrival time)
  Source:                 Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressStart_reg/D
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (Mmcm40M rise@25.000ns - Mmcm5M rise@0.000ns)
  Data Path Delay:        3.350ns  (logic 1.534ns (45.794%)  route 1.816ns (54.206%))
  Logic Levels:           5  (CARRY4=2 LUT6=3)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.126ns = ( 30.126 - 25.000 ) 
    Source Clock Delay      (SCD):    5.438ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm5M rise edge)     0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.449     4.005    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.086 r  ClockGenerator/BUFG_5M/O
                         net (fo=403, routed)         1.351     5.438    Acquisition/MicrorocSCurveTest/SC_test_control/Clk5M
    SLICE_X46Y116        FDCE                                         r  Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y116        FDCE (Prop_fdce_C_Q)         0.433     5.871 r  Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[2]/Q
                         net (fo=2, routed)           0.796     6.667    Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[2]
    SLICE_X47Y118        LUT6 (Prop_lut6_I5_O)        0.105     6.772 r  Acquisition/MicrorocSCurveTest/SC_test_control/Force_Ext_RAZ_i_12/O
                         net (fo=1, routed)           0.000     6.772    Acquisition/MicrorocSCurveTest/SC_test_control/Force_Ext_RAZ_i_12_n_0
    SLICE_X47Y118        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     7.212 r  Acquisition/MicrorocSCurveTest/SC_test_control/Force_Ext_RAZ_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.212    Acquisition/MicrorocSCurveTest/SC_test_control/Force_Ext_RAZ_reg_i_5_n_0
    SLICE_X47Y119        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     7.402 r  Acquisition/MicrorocSCurveTest/SC_test_control/Force_Ext_RAZ_reg_i_4/CO[2]
                         net (fo=4, routed)           0.474     7.876    Acquisition/MicrorocSCurveTest/SC_test_control/Force_Ext_RAZ_reg_i_4_n_1
    SLICE_X47Y115        LUT6 (Prop_lut6_I3_O)        0.261     8.137 r  Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressStart_i_3/O
                         net (fo=1, routed)           0.546     8.682    Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressStart_i_3_n_0
    SLICE_X46Y115        LUT6 (Prop_lut6_I4_O)        0.105     8.787 r  Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressStart_i_1/O
                         net (fo=1, routed)           0.000     8.787    Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressStart_i_1_n_0
    SLICE_X46Y115        FDCE                                         r  Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressStart_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)   25.000    25.000 r  
    K4                                                0.000    25.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    25.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    26.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.381    28.807    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    28.884 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        1.242    30.126    Acquisition/MicrorocSCurveTest/SC_test_control/Clk
    SLICE_X46Y115        FDCE                                         r  Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressStart_reg/C
                         clock pessimism              0.131    30.257    
                         clock uncertainty           -0.205    30.053    
    SLICE_X46Y115        FDCE (Setup_fdce_C_D)        0.072    30.125    Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressStart_reg
  -------------------------------------------------------------------
                         required time                         30.125    
                         arrival time                          -8.787    
  -------------------------------------------------------------------
                         slack                                 21.337    

Slack (MET) :             22.734ns  (required time - arrival time)
  Source:                 MicrorocChain2/SlowControlAndReadScope/ParameterShiftOut/BitShiftDone_reg/C
                            (rising edge-triggered cell FDCE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            ConfigurationSelect/MicrorocParameterLoadDone_Output_reg/D
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (Mmcm40M rise@25.000ns - Mmcm5M rise@0.000ns)
  Data Path Delay:        1.908ns  (logic 0.538ns (28.199%)  route 1.370ns (71.801%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.128ns = ( 30.128 - 25.000 ) 
    Source Clock Delay      (SCD):    5.443ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm5M rise edge)     0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.449     4.005    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.086 r  ClockGenerator/BUFG_5M/O
                         net (fo=403, routed)         1.356     5.443    MicrorocChain2/SlowControlAndReadScope/ParameterShiftOut/CLK
    SLICE_X58Y102        FDCE                                         r  MicrorocChain2/SlowControlAndReadScope/ParameterShiftOut/BitShiftDone_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y102        FDCE (Prop_fdce_C_Q)         0.433     5.876 r  MicrorocChain2/SlowControlAndReadScope/ParameterShiftOut/BitShiftDone_reg/Q
                         net (fo=3, routed)           1.370     7.246    ConfigurationSelect/MicrorocParameterLoadDone_Input[1]
    SLICE_X59Y108        LUT6 (Prop_lut6_I3_O)        0.105     7.351 r  ConfigurationSelect/MicrorocParameterLoadDone_Output_i_1/O
                         net (fo=1, routed)           0.000     7.351    ConfigurationSelect/MicrorocParameterLoadDone_Output_i_1_n_0
    SLICE_X59Y108        FDCE                                         r  ConfigurationSelect/MicrorocParameterLoadDone_Output_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)   25.000    25.000 r  
    K4                                                0.000    25.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    25.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    26.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.381    28.807    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    28.884 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        1.244    30.128    ConfigurationSelect/Clk
    SLICE_X59Y108        FDCE                                         r  ConfigurationSelect/MicrorocParameterLoadDone_Output_reg/C
                         clock pessimism              0.131    30.259    
                         clock uncertainty           -0.205    30.055    
    SLICE_X59Y108        FDCE (Setup_fdce_C_D)        0.030    30.085    ConfigurationSelect/MicrorocParameterLoadDone_Output_reg
  -------------------------------------------------------------------
                         required time                         30.085    
                         arrival time                          -7.351    
  -------------------------------------------------------------------
                         slack                                 22.734    

Slack (MET) :             22.873ns  (required time - arrival time)
  Source:                 Acquisition/MicrorocSCurveTest/Clk_1K_reg/C
                            (rising edge-triggered cell FDCE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Acquisition/MicrorocSCurveTest/SC_test_single/Trigger0/CLK_EXT_reg1_reg/D
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (Mmcm40M rise@25.000ns - Mmcm5M rise@0.000ns)
  Data Path Delay:        1.813ns  (logic 0.484ns (26.691%)  route 1.329ns (73.309%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.132ns = ( 30.132 - 25.000 ) 
    Source Clock Delay      (SCD):    5.445ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm5M rise edge)     0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.449     4.005    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.086 r  ClockGenerator/BUFG_5M/O
                         net (fo=403, routed)         1.358     5.445    Acquisition/MicrorocSCurveTest/Clk5M
    SLICE_X43Y112        FDCE                                         r  Acquisition/MicrorocSCurveTest/Clk_1K_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y112        FDCE (Prop_fdce_C_Q)         0.379     5.824 r  Acquisition/MicrorocSCurveTest/Clk_1K_reg/Q
                         net (fo=2, routed)           1.329     7.153    Acquisition/MicrorocSCurveTest/SC_test_single/Trigger0/Clk_1K_reg
    SLICE_X42Y113        LUT5 (Prop_lut5_I0_O)        0.105     7.258 r  Acquisition/MicrorocSCurveTest/SC_test_single/Trigger0/CLK_EXT_reg1_i_1/O
                         net (fo=1, routed)           0.000     7.258    Acquisition/MicrorocSCurveTest/SC_test_single/Trigger0/CLK_EXT_Gen
    SLICE_X42Y113        FDCE                                         r  Acquisition/MicrorocSCurveTest/SC_test_single/Trigger0/CLK_EXT_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)   25.000    25.000 r  
    K4                                                0.000    25.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    25.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    26.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.381    28.807    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    28.884 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        1.248    30.132    Acquisition/MicrorocSCurveTest/SC_test_single/Trigger0/Clk
    SLICE_X42Y113        FDCE                                         r  Acquisition/MicrorocSCurveTest/SC_test_single/Trigger0/CLK_EXT_reg1_reg/C
                         clock pessimism              0.131    30.263    
                         clock uncertainty           -0.205    30.059    
    SLICE_X42Y113        FDCE (Setup_fdce_C_D)        0.072    30.131    Acquisition/MicrorocSCurveTest/SC_test_single/Trigger0/CLK_EXT_reg1_reg
  -------------------------------------------------------------------
                         required time                         30.131    
                         arrival time                          -7.258    
  -------------------------------------------------------------------
                         slack                                 22.873    

Slack (MET) :             198.809ns  (required time - arrival time)
  Source:                 MicrorocChain2/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by Mmcm5M'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            MicrorocChain2/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (MaxDelay Path 200.000ns)
  Data Path Delay:        0.983ns  (logic 0.353ns (35.912%)  route 0.630ns (64.088%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 200.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y100                                     0.000     0.000 r  MicrorocChain2/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X61Y100        FDRE (Prop_fdre_C_Q)         0.353     0.353 r  MicrorocChain2/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.630     0.983    MicrorocChain2/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X61Y97         FDRE                                         r  MicrorocChain2/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  200.000   200.000    
    SLICE_X61Y97         FDRE (Setup_fdre_C_D)       -0.208   199.792    MicrorocChain2/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                        199.792    
                         arrival time                          -0.983    
  -------------------------------------------------------------------
                         slack                                198.809    

Slack (MET) :             198.971ns  (required time - arrival time)
  Source:                 MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Mmcm5M'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (MaxDelay Path 200.000ns)
  Data Path Delay:        0.869ns  (logic 0.402ns (46.238%)  route 0.467ns (53.762%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 200.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y108                                     0.000     0.000 r  MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X62Y108        FDRE (Prop_fdre_C_Q)         0.402     0.402 r  MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.467     0.869    MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X62Y106        FDRE                                         r  MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  200.000   200.000    
    SLICE_X62Y106        FDRE (Setup_fdre_C_D)       -0.160   199.840    MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                        199.840    
                         arrival time                          -0.869    
  -------------------------------------------------------------------
                         slack                                198.971    

Slack (MET) :             198.974ns  (required time - arrival time)
  Source:                 MicrorocChain2/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Mmcm5M'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            MicrorocChain2/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (MaxDelay Path 200.000ns)
  Data Path Delay:        0.860ns  (logic 0.353ns (41.055%)  route 0.507ns (58.945%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 200.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y100                                     0.000     0.000 r  MicrorocChain2/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X61Y100        FDRE (Prop_fdre_C_Q)         0.353     0.353 r  MicrorocChain2/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.507     0.860    MicrorocChain2/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X60Y100        FDRE                                         r  MicrorocChain2/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  200.000   200.000    
    SLICE_X60Y100        FDRE (Setup_fdre_C_D)       -0.166   199.834    MicrorocChain2/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                        199.834    
                         arrival time                          -0.860    
  -------------------------------------------------------------------
                         slack                                198.974    

Slack (MET) :             198.980ns  (required time - arrival time)
  Source:                 MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Mmcm5M'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (MaxDelay Path 200.000ns)
  Data Path Delay:        0.810ns  (logic 0.353ns (43.591%)  route 0.457ns (56.409%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 200.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y103                                     0.000     0.000 r  MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X72Y103        FDRE (Prop_fdre_C_Q)         0.353     0.353 r  MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.457     0.810    MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X73Y103        FDRE                                         r  MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  200.000   200.000    
    SLICE_X73Y103        FDRE (Setup_fdre_C_D)       -0.210   199.790    MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                        199.790    
                         arrival time                          -0.810    
  -------------------------------------------------------------------
                         slack                                198.980    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 MicrorocChain4/SlowControlAndReadScope/ParameterShiftOut/BitShiftDone_reg/C
                            (rising edge-triggered cell FDCE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            ConfigurationSelect/MicrorocParameterLoadDone_Output_reg/D
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm40M rise@0.000ns - Mmcm5M rise@0.000ns)
  Data Path Delay:        0.741ns  (logic 0.186ns (25.098%)  route 0.555ns (74.902%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.374ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm5M rise edge)     0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_5M/O
                         net (fo=403, routed)         0.558     1.824    MicrorocChain4/SlowControlAndReadScope/ParameterShiftOut/CLK
    SLICE_X59Y110        FDCE                                         r  MicrorocChain4/SlowControlAndReadScope/ParameterShiftOut/BitShiftDone_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y110        FDCE (Prop_fdce_C_Q)         0.141     1.965 r  MicrorocChain4/SlowControlAndReadScope/ParameterShiftOut/BitShiftDone_reg/Q
                         net (fo=3, routed)           0.555     2.520    ConfigurationSelect/MicrorocParameterLoadDone_Input[3]
    SLICE_X59Y108        LUT6 (Prop_lut6_I0_O)        0.045     2.565 r  ConfigurationSelect/MicrorocParameterLoadDone_Output_i_1/O
                         net (fo=1, routed)           0.000     2.565    ConfigurationSelect/MicrorocParameterLoadDone_Output_i_1_n_0
    SLICE_X59Y108        FDCE                                         r  ConfigurationSelect/MicrorocParameterLoadDone_Output_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        0.830     2.374    ConfigurationSelect/Clk
    SLICE_X59Y108        FDCE                                         r  ConfigurationSelect/MicrorocParameterLoadDone_Output_reg/C
                         clock pessimism             -0.231     2.144    
                         clock uncertainty            0.205     2.348    
    SLICE_X59Y108        FDCE (Hold_fdce_C_D)         0.091     2.439    ConfigurationSelect/MicrorocParameterLoadDone_Output_reg
  -------------------------------------------------------------------
                         required time                         -2.439    
                         arrival time                           2.565    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 Acquisition/MicrorocSCurveTest/Clk_1K_reg/C
                            (rising edge-triggered cell FDCE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Acquisition/MicrorocSCurveTest/SC_test_single/Trigger0/CLK_EXT_reg1_reg/D
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm40M rise@0.000ns - Mmcm5M rise@0.000ns)
  Data Path Delay:        0.795ns  (logic 0.186ns (23.386%)  route 0.609ns (76.614%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.371ns
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm5M rise edge)     0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_5M/O
                         net (fo=403, routed)         0.559     1.825    Acquisition/MicrorocSCurveTest/Clk5M
    SLICE_X43Y112        FDCE                                         r  Acquisition/MicrorocSCurveTest/Clk_1K_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y112        FDCE (Prop_fdce_C_Q)         0.141     1.966 r  Acquisition/MicrorocSCurveTest/Clk_1K_reg/Q
                         net (fo=2, routed)           0.609     2.575    Acquisition/MicrorocSCurveTest/SC_test_single/Trigger0/Clk_1K_reg
    SLICE_X42Y113        LUT5 (Prop_lut5_I0_O)        0.045     2.620 r  Acquisition/MicrorocSCurveTest/SC_test_single/Trigger0/CLK_EXT_reg1_i_1/O
                         net (fo=1, routed)           0.000     2.620    Acquisition/MicrorocSCurveTest/SC_test_single/Trigger0/CLK_EXT_Gen
    SLICE_X42Y113        FDCE                                         r  Acquisition/MicrorocSCurveTest/SC_test_single/Trigger0/CLK_EXT_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        0.826     2.371    Acquisition/MicrorocSCurveTest/SC_test_single/Trigger0/Clk
    SLICE_X42Y113        FDCE                                         r  Acquisition/MicrorocSCurveTest/SC_test_single/Trigger0/CLK_EXT_reg1_reg/C
                         clock pessimism             -0.231     2.141    
                         clock uncertainty            0.205     2.345    
    SLICE_X42Y113        FDCE (Hold_fdce_C_D)         0.120     2.465    Acquisition/MicrorocSCurveTest/SC_test_single/Trigger0/CLK_EXT_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.465    
                         arrival time                           2.620    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressStart_reg/D
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm40M rise@0.000ns - Mmcm5M rise@0.000ns)
  Data Path Delay:        1.026ns  (logic 0.518ns (50.478%)  route 0.508ns (49.522%))
  Logic Levels:           4  (CARRY4=1 LUT6=3)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.369ns
    Source Clock Delay      (SCD):    1.818ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm5M rise edge)     0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_5M/O
                         net (fo=403, routed)         0.552     1.818    Acquisition/MicrorocSCurveTest/SC_test_control/Clk5M
    SLICE_X46Y119        FDCE                                         r  Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y119        FDCE (Prop_fdce_C_Q)         0.164     1.982 r  Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[14]/Q
                         net (fo=2, routed)           0.061     2.043    Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[14]
    SLICE_X47Y119        LUT6 (Prop_lut6_I5_O)        0.045     2.088 r  Acquisition/MicrorocSCurveTest/SC_test_control/Force_Ext_RAZ_i_8/O
                         net (fo=1, routed)           0.000     2.088    Acquisition/MicrorocSCurveTest/SC_test_control/Force_Ext_RAZ_i_8_n_0
    SLICE_X47Y119        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.154     2.242 r  Acquisition/MicrorocSCurveTest/SC_test_control/Force_Ext_RAZ_reg_i_4/CO[2]
                         net (fo=4, routed)           0.226     2.468    Acquisition/MicrorocSCurveTest/SC_test_control/Force_Ext_RAZ_reg_i_4_n_1
    SLICE_X47Y115        LUT6 (Prop_lut6_I3_O)        0.110     2.578 r  Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressStart_i_3/O
                         net (fo=1, routed)           0.222     2.799    Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressStart_i_3_n_0
    SLICE_X46Y115        LUT6 (Prop_lut6_I4_O)        0.045     2.844 r  Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressStart_i_1/O
                         net (fo=1, routed)           0.000     2.844    Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressStart_i_1_n_0
    SLICE_X46Y115        FDCE                                         r  Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressStart_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        0.825     2.369    Acquisition/MicrorocSCurveTest/SC_test_control/Clk
    SLICE_X46Y115        FDCE                                         r  Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressStart_reg/C
                         clock pessimism             -0.231     2.139    
                         clock uncertainty            0.205     2.343    
    SLICE_X46Y115        FDCE (Hold_fdce_C_D)         0.120     2.463    Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressStart_reg
  -------------------------------------------------------------------
                         required time                         -2.463    
                         arrival time                           2.844    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.445ns  (arrival time - required time)
  Source:                 Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Acquisition/MicrorocSCurveTest/SC_test_control/Force_Ext_RAZ_reg/D
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm40M rise@0.000ns - Mmcm5M rise@0.000ns)
  Data Path Delay:        1.059ns  (logic 0.518ns (48.933%)  route 0.541ns (51.067%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.367ns
    Source Clock Delay      (SCD):    1.818ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm5M rise edge)     0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_5M/O
                         net (fo=403, routed)         0.552     1.818    Acquisition/MicrorocSCurveTest/SC_test_control/Clk5M
    SLICE_X46Y119        FDCE                                         r  Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y119        FDCE (Prop_fdce_C_Q)         0.164     1.982 r  Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[14]/Q
                         net (fo=2, routed)           0.061     2.043    Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[14]
    SLICE_X47Y119        LUT6 (Prop_lut6_I5_O)        0.045     2.088 r  Acquisition/MicrorocSCurveTest/SC_test_control/Force_Ext_RAZ_i_8/O
                         net (fo=1, routed)           0.000     2.088    Acquisition/MicrorocSCurveTest/SC_test_control/Force_Ext_RAZ_i_8_n_0
    SLICE_X47Y119        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.154     2.242 r  Acquisition/MicrorocSCurveTest/SC_test_control/Force_Ext_RAZ_reg_i_4/CO[2]
                         net (fo=4, routed)           0.346     2.588    Acquisition/MicrorocSCurveTest/SC_test_control/Force_Ext_RAZ_reg_i_4_n_1
    SLICE_X47Y117        LUT6 (Prop_lut6_I0_O)        0.110     2.698 r  Acquisition/MicrorocSCurveTest/SC_test_control/Force_Ext_RAZ_i_2/O
                         net (fo=1, routed)           0.134     2.832    Acquisition/MicrorocSCurveTest/SC_test_control/Force_Ext_RAZ_i_2_n_0
    SLICE_X47Y117        LUT4 (Prop_lut4_I0_O)        0.045     2.877 r  Acquisition/MicrorocSCurveTest/SC_test_control/Force_Ext_RAZ_i_1/O
                         net (fo=1, routed)           0.000     2.877    Acquisition/MicrorocSCurveTest/SC_test_control/Force_Ext_RAZ_i_1_n_0
    SLICE_X47Y117        FDCE                                         r  Acquisition/MicrorocSCurveTest/SC_test_control/Force_Ext_RAZ_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        0.822     2.367    Acquisition/MicrorocSCurveTest/SC_test_control/Clk
    SLICE_X47Y117        FDCE                                         r  Acquisition/MicrorocSCurveTest/SC_test_control/Force_Ext_RAZ_reg/C
                         clock pessimism             -0.231     2.137    
                         clock uncertainty            0.205     2.341    
    SLICE_X47Y117        FDCE (Hold_fdce_C_D)         0.091     2.432    Acquisition/MicrorocSCurveTest/SC_test_control/Force_Ext_RAZ_reg
  -------------------------------------------------------------------
                         required time                         -2.432    
                         arrival time                           2.877    
  -------------------------------------------------------------------
                         slack                                  0.445    

Slack (MET) :             0.466ns  (arrival time - required time)
  Source:                 Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Acquisition/MicrorocSCurveTest/SC_test_control/State_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm40M rise@0.000ns - Mmcm5M rise@0.000ns)
  Data Path Delay:        1.083ns  (logic 0.518ns (47.809%)  route 0.565ns (52.191%))
  Logic Levels:           4  (CARRY4=1 LUT6=3)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.369ns
    Source Clock Delay      (SCD):    1.818ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm5M rise edge)     0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_5M/O
                         net (fo=403, routed)         0.552     1.818    Acquisition/MicrorocSCurveTest/SC_test_control/Clk5M
    SLICE_X46Y119        FDCE                                         r  Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y119        FDCE (Prop_fdce_C_Q)         0.164     1.982 r  Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[14]/Q
                         net (fo=2, routed)           0.061     2.043    Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[14]
    SLICE_X47Y119        LUT6 (Prop_lut6_I5_O)        0.045     2.088 r  Acquisition/MicrorocSCurveTest/SC_test_control/Force_Ext_RAZ_i_8/O
                         net (fo=1, routed)           0.000     2.088    Acquisition/MicrorocSCurveTest/SC_test_control/Force_Ext_RAZ_i_8_n_0
    SLICE_X47Y119        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.154     2.242 f  Acquisition/MicrorocSCurveTest/SC_test_control/Force_Ext_RAZ_reg_i_4/CO[2]
                         net (fo=4, routed)           0.394     2.636    Acquisition/MicrorocSCurveTest/SC_test_control/Force_Ext_RAZ_reg_i_4_n_1
    SLICE_X48Y114        LUT6 (Prop_lut6_I1_O)        0.110     2.746 f  Acquisition/MicrorocSCurveTest/SC_test_control/State[0]_i_4/O
                         net (fo=1, routed)           0.111     2.857    Acquisition/MicrorocSCurveTest/SC_test_control/State[0]_i_4_n_0
    SLICE_X48Y115        LUT6 (Prop_lut6_I5_O)        0.045     2.902 r  Acquisition/MicrorocSCurveTest/SC_test_control/State[0]_i_1/O
                         net (fo=1, routed)           0.000     2.902    Acquisition/MicrorocSCurveTest/SC_test_control/State[0]_i_1_n_0
    SLICE_X48Y115        FDCE                                         r  Acquisition/MicrorocSCurveTest/SC_test_control/State_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        0.825     2.369    Acquisition/MicrorocSCurveTest/SC_test_control/Clk
    SLICE_X48Y115        FDCE                                         r  Acquisition/MicrorocSCurveTest/SC_test_control/State_reg[0]/C
                         clock pessimism             -0.231     2.139    
                         clock uncertainty            0.205     2.343    
    SLICE_X48Y115        FDCE (Hold_fdce_C_D)         0.092     2.435    Acquisition/MicrorocSCurveTest/SC_test_control/State_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.435    
                         arrival time                           2.902    
  -------------------------------------------------------------------
                         slack                                  0.466    

Slack (MET) :             0.505ns  (arrival time - required time)
  Source:                 Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Acquisition/MicrorocSCurveTest/SC_test_control/State_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm40M rise@0.000ns - Mmcm5M rise@0.000ns)
  Data Path Delay:        1.106ns  (logic 0.518ns (46.824%)  route 0.588ns (53.176%))
  Logic Levels:           4  (CARRY4=1 LUT6=3)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.370ns
    Source Clock Delay      (SCD):    1.818ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm5M rise edge)     0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_5M/O
                         net (fo=403, routed)         0.552     1.818    Acquisition/MicrorocSCurveTest/SC_test_control/Clk5M
    SLICE_X46Y119        FDCE                                         r  Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y119        FDCE (Prop_fdce_C_Q)         0.164     1.982 r  Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[14]/Q
                         net (fo=2, routed)           0.061     2.043    Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[14]
    SLICE_X47Y119        LUT6 (Prop_lut6_I5_O)        0.045     2.088 r  Acquisition/MicrorocSCurveTest/SC_test_control/Force_Ext_RAZ_i_8/O
                         net (fo=1, routed)           0.000     2.088    Acquisition/MicrorocSCurveTest/SC_test_control/Force_Ext_RAZ_i_8_n_0
    SLICE_X47Y119        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.154     2.242 r  Acquisition/MicrorocSCurveTest/SC_test_control/Force_Ext_RAZ_reg_i_4/CO[2]
                         net (fo=4, routed)           0.343     2.585    Acquisition/MicrorocSCurveTest/SC_test_control/Force_Ext_RAZ_reg_i_4_n_1
    SLICE_X47Y113        LUT6 (Prop_lut6_I2_O)        0.110     2.695 r  Acquisition/MicrorocSCurveTest/SC_test_control/State[1]_i_5/O
                         net (fo=1, routed)           0.080     2.776    Acquisition/MicrorocSCurveTest/SC_test_control/State[1]_i_5_n_0
    SLICE_X47Y113        LUT6 (Prop_lut6_I5_O)        0.045     2.821 r  Acquisition/MicrorocSCurveTest/SC_test_control/State[1]_i_1/O
                         net (fo=1, routed)           0.104     2.924    Acquisition/MicrorocSCurveTest/SC_test_control/State[1]_i_1_n_0
    SLICE_X48Y113        FDCE                                         r  Acquisition/MicrorocSCurveTest/SC_test_control/State_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        0.826     2.370    Acquisition/MicrorocSCurveTest/SC_test_control/Clk
    SLICE_X48Y113        FDCE                                         r  Acquisition/MicrorocSCurveTest/SC_test_control/State_reg[1]/C
                         clock pessimism             -0.231     2.140    
                         clock uncertainty            0.205     2.344    
    SLICE_X48Y113        FDCE (Hold_fdce_C_D)         0.075     2.419    Acquisition/MicrorocSCurveTest/SC_test_control/State_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.419    
                         arrival time                           2.924    
  -------------------------------------------------------------------
                         slack                                  0.505    





---------------------------------------------------------------------------------------------------
From Clock:  Mmcm40M
  To Clock:  Mmcm5M

Setup :            0  Failing Endpoints,  Worst Slack       21.305ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.180ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             21.305ns  (required time - arrival time)
  Source:                 Command/TriggerEfficiencyOrCountEfficiencySet/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             Mmcm5M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (Mmcm5M rise@200.000ns - Mmcm40M rise@175.000ns)
  Data Path Delay:        3.237ns  (logic 0.589ns (18.198%)  route 2.648ns (81.802%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.133ns = ( 205.133 - 200.000 ) 
    Source Clock Delay      (SCD):    5.440ns = ( 180.440 - 175.000 ) 
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)  175.000   175.000 r  
    K4                                                0.000   175.000 r  Clk40M (IN)
                         net (fo=0)                   0.000   175.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415   176.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065   177.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077   177.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.449   179.005    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081   179.086 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        1.353   180.440    Command/TriggerEfficiencyOrCountEfficiencySet/Clk
    SLICE_X37Y118        FDPE                                         r  Command/TriggerEfficiencyOrCountEfficiencySet/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y118        FDPE (Prop_fdpe_C_Q)         0.379   180.819 f  Command/TriggerEfficiencyOrCountEfficiencySet/CommandOut_reg[0]/Q
                         net (fo=72, routed)          1.526   182.345    Acquisition/MicrorocSCurveTest/TriggerEfficiencyOrCountEfficiency
    SLICE_X44Y111        LUT6 (Prop_lut6_I0_O)        0.105   182.450 f  Acquisition/MicrorocSCurveTest/Clock1K_Cnt[11]_i_3/O
                         net (fo=13, routed)          0.727   183.177    Acquisition/MicrorocSCurveTest/Clk_1K0
    SLICE_X44Y112        LUT2 (Prop_lut2_I1_O)        0.105   183.282 r  Acquisition/MicrorocSCurveTest/Clock1K_Cnt[0]_i_1/O
                         net (fo=1, routed)           0.394   183.676    Acquisition/MicrorocSCurveTest/p_1_in[0]
    SLICE_X45Y112        FDCE                                         r  Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M rise edge)   200.000   200.000 r  
    K4                                                0.000   200.000 r  Clk40M (IN)
                         net (fo=0)                   0.000   200.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349   201.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.381   203.807    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077   203.884 r  ClockGenerator/BUFG_5M/O
                         net (fo=403, routed)         1.249   205.133    Acquisition/MicrorocSCurveTest/Clk5M
    SLICE_X45Y112        FDCE                                         r  Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[0]/C
                         clock pessimism              0.131   205.264    
                         clock uncertainty           -0.205   205.060    
    SLICE_X45Y112        FDCE (Setup_fdce_C_D)       -0.079   204.981    Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                        204.981    
                         arrival time                        -183.676    
  -------------------------------------------------------------------
                         slack                                 21.305    

Slack (MET) :             21.502ns  (required time - arrival time)
  Source:                 Command/TriggerEfficiencyOrCountEfficiencySet/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             Mmcm5M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (Mmcm5M rise@200.000ns - Mmcm40M rise@175.000ns)
  Data Path Delay:        3.148ns  (logic 0.589ns (18.712%)  route 2.559ns (81.288%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.133ns = ( 205.133 - 200.000 ) 
    Source Clock Delay      (SCD):    5.440ns = ( 180.440 - 175.000 ) 
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)  175.000   175.000 r  
    K4                                                0.000   175.000 r  Clk40M (IN)
                         net (fo=0)                   0.000   175.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415   176.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065   177.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077   177.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.449   179.005    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081   179.086 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        1.353   180.440    Command/TriggerEfficiencyOrCountEfficiencySet/Clk
    SLICE_X37Y118        FDPE                                         r  Command/TriggerEfficiencyOrCountEfficiencySet/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y118        FDPE (Prop_fdpe_C_Q)         0.379   180.819 f  Command/TriggerEfficiencyOrCountEfficiencySet/CommandOut_reg[0]/Q
                         net (fo=72, routed)          1.526   182.345    Acquisition/MicrorocSCurveTest/TriggerEfficiencyOrCountEfficiency
    SLICE_X44Y111        LUT6 (Prop_lut6_I0_O)        0.105   182.450 f  Acquisition/MicrorocSCurveTest/Clock1K_Cnt[11]_i_3/O
                         net (fo=13, routed)          1.032   183.482    Acquisition/MicrorocSCurveTest/Clk_1K0
    SLICE_X44Y111        LUT2 (Prop_lut2_I1_O)        0.105   183.587 r  Acquisition/MicrorocSCurveTest/Clock1K_Cnt[2]_i_1/O
                         net (fo=1, routed)           0.000   183.587    Acquisition/MicrorocSCurveTest/p_1_in[2]
    SLICE_X44Y111        FDCE                                         r  Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M rise edge)   200.000   200.000 r  
    K4                                                0.000   200.000 r  Clk40M (IN)
                         net (fo=0)                   0.000   200.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349   201.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.381   203.807    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077   203.884 r  ClockGenerator/BUFG_5M/O
                         net (fo=403, routed)         1.249   205.133    Acquisition/MicrorocSCurveTest/Clk5M
    SLICE_X44Y111        FDCE                                         r  Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[2]/C
                         clock pessimism              0.131   205.264    
                         clock uncertainty           -0.205   205.060    
    SLICE_X44Y111        FDCE (Setup_fdce_C_D)        0.030   205.090    Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                        205.090    
                         arrival time                        -183.587    
  -------------------------------------------------------------------
                         slack                                 21.502    

Slack (MET) :             21.510ns  (required time - arrival time)
  Source:                 Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressStart_reg/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             Mmcm5M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (Mmcm5M rise@200.000ns - Mmcm40M rise@175.000ns)
  Data Path Delay:        3.201ns  (logic 1.114ns (34.797%)  route 2.087ns (65.203%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.122ns = ( 205.122 - 200.000 ) 
    Source Clock Delay      (SCD):    5.439ns = ( 180.439 - 175.000 ) 
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)  175.000   175.000 r  
    K4                                                0.000   175.000 r  Clk40M (IN)
                         net (fo=0)                   0.000   175.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415   176.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065   177.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077   177.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.449   179.005    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081   179.086 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        1.352   180.439    Acquisition/MicrorocSCurveTest/SC_test_control/Clk
    SLICE_X46Y115        FDCE                                         r  Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressStart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y115        FDCE (Prop_fdce_C_Q)         0.433   180.872 r  Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressStart_reg/Q
                         net (fo=22, routed)          2.087   182.959    Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressStart_reg_n_0
    SLICE_X46Y119        LUT2 (Prop_lut2_I0_O)        0.105   183.064 r  Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter[12]_i_2/O
                         net (fo=1, routed)           0.000   183.064    Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter[12]_i_2_n_0
    SLICE_X46Y119        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314   183.378 r  Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000   183.378    Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[12]_i_1_n_0
    SLICE_X46Y120        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262   183.640 r  Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000   183.640    Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[16]_i_1_n_4
    SLICE_X46Y120        FDCE                                         r  Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M rise edge)   200.000   200.000 r  
    K4                                                0.000   200.000 r  Clk40M (IN)
                         net (fo=0)                   0.000   200.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349   201.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.381   203.807    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077   203.884 r  ClockGenerator/BUFG_5M/O
                         net (fo=403, routed)         1.238   205.122    Acquisition/MicrorocSCurveTest/SC_test_control/Clk5M
    SLICE_X46Y120        FDCE                                         r  Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[19]/C
                         clock pessimism              0.131   205.253    
                         clock uncertainty           -0.205   205.049    
    SLICE_X46Y120        FDCE (Setup_fdce_C_D)        0.101   205.150    Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[19]
  -------------------------------------------------------------------
                         required time                        205.150    
                         arrival time                        -183.640    
  -------------------------------------------------------------------
                         slack                                 21.510    

Slack (MET) :             21.512ns  (required time - arrival time)
  Source:                 Command/TriggerEfficiencyOrCountEfficiencySet/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             Mmcm5M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (Mmcm5M rise@200.000ns - Mmcm40M rise@175.000ns)
  Data Path Delay:        3.140ns  (logic 0.589ns (18.759%)  route 2.551ns (81.241%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.133ns = ( 205.133 - 200.000 ) 
    Source Clock Delay      (SCD):    5.440ns = ( 180.440 - 175.000 ) 
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)  175.000   175.000 r  
    K4                                                0.000   175.000 r  Clk40M (IN)
                         net (fo=0)                   0.000   175.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415   176.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065   177.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077   177.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.449   179.005    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081   179.086 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        1.353   180.440    Command/TriggerEfficiencyOrCountEfficiencySet/Clk
    SLICE_X37Y118        FDPE                                         r  Command/TriggerEfficiencyOrCountEfficiencySet/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y118        FDPE (Prop_fdpe_C_Q)         0.379   180.819 f  Command/TriggerEfficiencyOrCountEfficiencySet/CommandOut_reg[0]/Q
                         net (fo=72, routed)          1.526   182.345    Acquisition/MicrorocSCurveTest/TriggerEfficiencyOrCountEfficiency
    SLICE_X44Y111        LUT6 (Prop_lut6_I0_O)        0.105   182.450 f  Acquisition/MicrorocSCurveTest/Clock1K_Cnt[11]_i_3/O
                         net (fo=13, routed)          1.024   183.475    Acquisition/MicrorocSCurveTest/Clk_1K0
    SLICE_X44Y111        LUT2 (Prop_lut2_I1_O)        0.105   183.579 r  Acquisition/MicrorocSCurveTest/Clock1K_Cnt[1]_i_1/O
                         net (fo=1, routed)           0.000   183.579    Acquisition/MicrorocSCurveTest/p_1_in[1]
    SLICE_X44Y111        FDCE                                         r  Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M rise edge)   200.000   200.000 r  
    K4                                                0.000   200.000 r  Clk40M (IN)
                         net (fo=0)                   0.000   200.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349   201.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.381   203.807    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077   203.884 r  ClockGenerator/BUFG_5M/O
                         net (fo=403, routed)         1.249   205.133    Acquisition/MicrorocSCurveTest/Clk5M
    SLICE_X44Y111        FDCE                                         r  Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[1]/C
                         clock pessimism              0.131   205.264    
                         clock uncertainty           -0.205   205.060    
    SLICE_X44Y111        FDCE (Setup_fdce_C_D)        0.032   205.092    Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                        205.092    
                         arrival time                        -183.580    
  -------------------------------------------------------------------
                         slack                                 21.512    

Slack (MET) :             21.515ns  (required time - arrival time)
  Source:                 Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressStart_reg/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             Mmcm5M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (Mmcm5M rise@200.000ns - Mmcm40M rise@175.000ns)
  Data Path Delay:        3.196ns  (logic 1.109ns (34.695%)  route 2.087ns (65.305%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.122ns = ( 205.122 - 200.000 ) 
    Source Clock Delay      (SCD):    5.439ns = ( 180.439 - 175.000 ) 
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)  175.000   175.000 r  
    K4                                                0.000   175.000 r  Clk40M (IN)
                         net (fo=0)                   0.000   175.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415   176.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065   177.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077   177.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.449   179.005    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081   179.086 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        1.352   180.439    Acquisition/MicrorocSCurveTest/SC_test_control/Clk
    SLICE_X46Y115        FDCE                                         r  Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressStart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y115        FDCE (Prop_fdce_C_Q)         0.433   180.872 r  Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressStart_reg/Q
                         net (fo=22, routed)          2.087   182.959    Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressStart_reg_n_0
    SLICE_X46Y119        LUT2 (Prop_lut2_I0_O)        0.105   183.064 r  Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter[12]_i_2/O
                         net (fo=1, routed)           0.000   183.064    Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter[12]_i_2_n_0
    SLICE_X46Y119        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314   183.378 r  Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000   183.378    Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[12]_i_1_n_0
    SLICE_X46Y120        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257   183.635 r  Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000   183.635    Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[16]_i_1_n_6
    SLICE_X46Y120        FDCE                                         r  Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M rise edge)   200.000   200.000 r  
    K4                                                0.000   200.000 r  Clk40M (IN)
                         net (fo=0)                   0.000   200.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349   201.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.381   203.807    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077   203.884 r  ClockGenerator/BUFG_5M/O
                         net (fo=403, routed)         1.238   205.122    Acquisition/MicrorocSCurveTest/SC_test_control/Clk5M
    SLICE_X46Y120        FDCE                                         r  Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[17]/C
                         clock pessimism              0.131   205.253    
                         clock uncertainty           -0.205   205.049    
    SLICE_X46Y120        FDCE (Setup_fdce_C_D)        0.101   205.150    Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[17]
  -------------------------------------------------------------------
                         required time                        205.150    
                         arrival time                        -183.635    
  -------------------------------------------------------------------
                         slack                                 21.515    

Slack (MET) :             21.527ns  (required time - arrival time)
  Source:                 Command/TriggerEfficiencyOrCountEfficiencySet/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             Mmcm5M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (Mmcm5M rise@200.000ns - Mmcm40M rise@175.000ns)
  Data Path Delay:        3.162ns  (logic 0.603ns (19.072%)  route 2.559ns (80.928%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.133ns = ( 205.133 - 200.000 ) 
    Source Clock Delay      (SCD):    5.440ns = ( 180.440 - 175.000 ) 
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)  175.000   175.000 r  
    K4                                                0.000   175.000 r  Clk40M (IN)
                         net (fo=0)                   0.000   175.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415   176.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065   177.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077   177.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.449   179.005    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081   179.086 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        1.353   180.440    Command/TriggerEfficiencyOrCountEfficiencySet/Clk
    SLICE_X37Y118        FDPE                                         r  Command/TriggerEfficiencyOrCountEfficiencySet/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y118        FDPE (Prop_fdpe_C_Q)         0.379   180.819 f  Command/TriggerEfficiencyOrCountEfficiencySet/CommandOut_reg[0]/Q
                         net (fo=72, routed)          1.526   182.345    Acquisition/MicrorocSCurveTest/TriggerEfficiencyOrCountEfficiency
    SLICE_X44Y111        LUT6 (Prop_lut6_I0_O)        0.105   182.450 f  Acquisition/MicrorocSCurveTest/Clock1K_Cnt[11]_i_3/O
                         net (fo=13, routed)          1.032   183.482    Acquisition/MicrorocSCurveTest/Clk_1K0
    SLICE_X44Y111        LUT2 (Prop_lut2_I1_O)        0.119   183.601 r  Acquisition/MicrorocSCurveTest/Clock1K_Cnt[3]_i_1/O
                         net (fo=1, routed)           0.000   183.601    Acquisition/MicrorocSCurveTest/p_1_in[3]
    SLICE_X44Y111        FDCE                                         r  Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M rise edge)   200.000   200.000 r  
    K4                                                0.000   200.000 r  Clk40M (IN)
                         net (fo=0)                   0.000   200.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349   201.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.381   203.807    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077   203.884 r  ClockGenerator/BUFG_5M/O
                         net (fo=403, routed)         1.249   205.133    Acquisition/MicrorocSCurveTest/Clk5M
    SLICE_X44Y111        FDCE                                         r  Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[3]/C
                         clock pessimism              0.131   205.264    
                         clock uncertainty           -0.205   205.060    
    SLICE_X44Y111        FDCE (Setup_fdce_C_D)        0.069   205.129    Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                        205.129    
                         arrival time                        -183.601    
  -------------------------------------------------------------------
                         slack                                 21.527    

Slack (MET) :             21.573ns  (required time - arrival time)
  Source:                 Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressStart_reg/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             Mmcm5M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (Mmcm5M rise@200.000ns - Mmcm40M rise@175.000ns)
  Data Path Delay:        3.138ns  (logic 1.051ns (33.488%)  route 2.087ns (66.512%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.122ns = ( 205.122 - 200.000 ) 
    Source Clock Delay      (SCD):    5.439ns = ( 180.439 - 175.000 ) 
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)  175.000   175.000 r  
    K4                                                0.000   175.000 r  Clk40M (IN)
                         net (fo=0)                   0.000   175.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415   176.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065   177.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077   177.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.449   179.005    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081   179.086 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        1.352   180.439    Acquisition/MicrorocSCurveTest/SC_test_control/Clk
    SLICE_X46Y115        FDCE                                         r  Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressStart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y115        FDCE (Prop_fdce_C_Q)         0.433   180.872 r  Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressStart_reg/Q
                         net (fo=22, routed)          2.087   182.959    Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressStart_reg_n_0
    SLICE_X46Y119        LUT2 (Prop_lut2_I0_O)        0.105   183.064 r  Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter[12]_i_2/O
                         net (fo=1, routed)           0.000   183.064    Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter[12]_i_2_n_0
    SLICE_X46Y119        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314   183.378 r  Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000   183.378    Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[12]_i_1_n_0
    SLICE_X46Y120        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199   183.577 r  Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000   183.577    Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[16]_i_1_n_5
    SLICE_X46Y120        FDCE                                         r  Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M rise edge)   200.000   200.000 r  
    K4                                                0.000   200.000 r  Clk40M (IN)
                         net (fo=0)                   0.000   200.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349   201.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.381   203.807    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077   203.884 r  ClockGenerator/BUFG_5M/O
                         net (fo=403, routed)         1.238   205.122    Acquisition/MicrorocSCurveTest/SC_test_control/Clk5M
    SLICE_X46Y120        FDCE                                         r  Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[18]/C
                         clock pessimism              0.131   205.253    
                         clock uncertainty           -0.205   205.049    
    SLICE_X46Y120        FDCE (Setup_fdce_C_D)        0.101   205.150    Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[18]
  -------------------------------------------------------------------
                         required time                        205.150    
                         arrival time                        -183.577    
  -------------------------------------------------------------------
                         slack                                 21.573    

Slack (MET) :             21.594ns  (required time - arrival time)
  Source:                 Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressStart_reg/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             Mmcm5M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (Mmcm5M rise@200.000ns - Mmcm40M rise@175.000ns)
  Data Path Delay:        3.117ns  (logic 1.030ns (33.040%)  route 2.087ns (66.960%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.122ns = ( 205.122 - 200.000 ) 
    Source Clock Delay      (SCD):    5.439ns = ( 180.439 - 175.000 ) 
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)  175.000   175.000 r  
    K4                                                0.000   175.000 r  Clk40M (IN)
                         net (fo=0)                   0.000   175.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415   176.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065   177.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077   177.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.449   179.005    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081   179.086 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        1.352   180.439    Acquisition/MicrorocSCurveTest/SC_test_control/Clk
    SLICE_X46Y115        FDCE                                         r  Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressStart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y115        FDCE (Prop_fdce_C_Q)         0.433   180.872 r  Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressStart_reg/Q
                         net (fo=22, routed)          2.087   182.959    Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressStart_reg_n_0
    SLICE_X46Y119        LUT2 (Prop_lut2_I0_O)        0.105   183.064 r  Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter[12]_i_2/O
                         net (fo=1, routed)           0.000   183.064    Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter[12]_i_2_n_0
    SLICE_X46Y119        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314   183.378 r  Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000   183.378    Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[12]_i_1_n_0
    SLICE_X46Y120        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178   183.556 r  Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000   183.556    Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[16]_i_1_n_7
    SLICE_X46Y120        FDCE                                         r  Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M rise edge)   200.000   200.000 r  
    K4                                                0.000   200.000 r  Clk40M (IN)
                         net (fo=0)                   0.000   200.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349   201.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.381   203.807    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077   203.884 r  ClockGenerator/BUFG_5M/O
                         net (fo=403, routed)         1.238   205.122    Acquisition/MicrorocSCurveTest/SC_test_control/Clk5M
    SLICE_X46Y120        FDCE                                         r  Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[16]/C
                         clock pessimism              0.131   205.253    
                         clock uncertainty           -0.205   205.049    
    SLICE_X46Y120        FDCE (Setup_fdce_C_D)        0.101   205.150    Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[16]
  -------------------------------------------------------------------
                         required time                        205.150    
                         arrival time                        -183.556    
  -------------------------------------------------------------------
                         slack                                 21.594    

Slack (MET) :             21.654ns  (required time - arrival time)
  Source:                 Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressStart_reg/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             Mmcm5M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (Mmcm5M rise@200.000ns - Mmcm40M rise@175.000ns)
  Data Path Delay:        3.058ns  (logic 1.114ns (36.433%)  route 1.944ns (63.567%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.123ns = ( 205.123 - 200.000 ) 
    Source Clock Delay      (SCD):    5.439ns = ( 180.439 - 175.000 ) 
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)  175.000   175.000 r  
    K4                                                0.000   175.000 r  Clk40M (IN)
                         net (fo=0)                   0.000   175.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415   176.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065   177.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077   177.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.449   179.005    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081   179.086 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        1.352   180.439    Acquisition/MicrorocSCurveTest/SC_test_control/Clk
    SLICE_X46Y115        FDCE                                         r  Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressStart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y115        FDCE (Prop_fdce_C_Q)         0.433   180.872 r  Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressStart_reg/Q
                         net (fo=22, routed)          1.944   182.815    Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressStart_reg_n_0
    SLICE_X46Y118        LUT2 (Prop_lut2_I0_O)        0.105   182.920 r  Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter[8]_i_2/O
                         net (fo=1, routed)           0.000   182.920    Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter[8]_i_2_n_0
    SLICE_X46Y118        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314   183.234 r  Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000   183.234    Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[8]_i_1_n_0
    SLICE_X46Y119        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262   183.496 r  Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000   183.496    Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[12]_i_1_n_4
    SLICE_X46Y119        FDCE                                         r  Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M rise edge)   200.000   200.000 r  
    K4                                                0.000   200.000 r  Clk40M (IN)
                         net (fo=0)                   0.000   200.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349   201.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.381   203.807    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077   203.884 r  ClockGenerator/BUFG_5M/O
                         net (fo=403, routed)         1.239   205.123    Acquisition/MicrorocSCurveTest/SC_test_control/Clk5M
    SLICE_X46Y119        FDCE                                         r  Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[15]/C
                         clock pessimism              0.131   205.254    
                         clock uncertainty           -0.205   205.050    
    SLICE_X46Y119        FDCE (Setup_fdce_C_D)        0.101   205.151    Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[15]
  -------------------------------------------------------------------
                         required time                        205.151    
                         arrival time                        -183.496    
  -------------------------------------------------------------------
                         slack                                 21.654    

Slack (MET) :             21.659ns  (required time - arrival time)
  Source:                 Command/TriggerEfficiencyOrCountEfficiencySet/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             Mmcm5M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (Mmcm5M rise@200.000ns - Mmcm40M rise@175.000ns)
  Data Path Delay:        2.993ns  (logic 0.589ns (19.678%)  route 2.404ns (80.322%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.133ns = ( 205.133 - 200.000 ) 
    Source Clock Delay      (SCD):    5.440ns = ( 180.440 - 175.000 ) 
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)  175.000   175.000 r  
    K4                                                0.000   175.000 r  Clk40M (IN)
                         net (fo=0)                   0.000   175.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415   176.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065   177.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077   177.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.449   179.005    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081   179.086 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        1.353   180.440    Command/TriggerEfficiencyOrCountEfficiencySet/Clk
    SLICE_X37Y118        FDPE                                         r  Command/TriggerEfficiencyOrCountEfficiencySet/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y118        FDPE (Prop_fdpe_C_Q)         0.379   180.819 f  Command/TriggerEfficiencyOrCountEfficiencySet/CommandOut_reg[0]/Q
                         net (fo=72, routed)          1.526   182.345    Acquisition/MicrorocSCurveTest/TriggerEfficiencyOrCountEfficiency
    SLICE_X44Y111        LUT6 (Prop_lut6_I0_O)        0.105   182.450 f  Acquisition/MicrorocSCurveTest/Clock1K_Cnt[11]_i_3/O
                         net (fo=13, routed)          0.878   183.328    Acquisition/MicrorocSCurveTest/Clk_1K0
    SLICE_X44Y112        LUT2 (Prop_lut2_I1_O)        0.105   183.433 r  Acquisition/MicrorocSCurveTest/Clock1K_Cnt[6]_i_1/O
                         net (fo=1, routed)           0.000   183.433    Acquisition/MicrorocSCurveTest/p_1_in[6]
    SLICE_X44Y112        FDCE                                         r  Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M rise edge)   200.000   200.000 r  
    K4                                                0.000   200.000 r  Clk40M (IN)
                         net (fo=0)                   0.000   200.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349   201.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.381   203.807    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077   203.884 r  ClockGenerator/BUFG_5M/O
                         net (fo=403, routed)         1.249   205.133    Acquisition/MicrorocSCurveTest/Clk5M
    SLICE_X44Y112        FDCE                                         r  Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[6]/C
                         clock pessimism              0.131   205.264    
                         clock uncertainty           -0.205   205.060    
    SLICE_X44Y112        FDCE (Setup_fdce_C_D)        0.032   205.092    Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[6]
  -------------------------------------------------------------------
                         required time                        205.092    
                         arrival time                        -183.433    
  -------------------------------------------------------------------
                         slack                                 21.659    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 MicrorocChain3/SlowControlAndReadScope/PulseSync/Toggle_reg/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            MicrorocChain3/SlowControlAndReadScope/PulseSync/SynchronousReg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             Mmcm5M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm5M rise@0.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        0.763ns  (logic 0.141ns (18.473%)  route 0.622ns (81.527%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.378ns
    Source Clock Delay      (SCD):    1.828ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        0.562     1.828    MicrorocChain3/SlowControlAndReadScope/PulseSync/Clk
    SLICE_X71Y106        FDCE                                         r  MicrorocChain3/SlowControlAndReadScope/PulseSync/Toggle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y106        FDCE (Prop_fdce_C_Q)         0.141     1.969 r  MicrorocChain3/SlowControlAndReadScope/PulseSync/Toggle_reg/Q
                         net (fo=2, routed)           0.622     2.591    MicrorocChain3/SlowControlAndReadScope/PulseSync/D[0]
    SLICE_X70Y106        FDRE                                         r  MicrorocChain3/SlowControlAndReadScope/PulseSync/SynchronousReg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M rise edge)     0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_5M/O
                         net (fo=403, routed)         0.834     2.378    MicrorocChain3/SlowControlAndReadScope/PulseSync/CLK
    SLICE_X70Y106        FDRE                                         r  MicrorocChain3/SlowControlAndReadScope/PulseSync/SynchronousReg_reg[0]/C
                         clock pessimism             -0.231     2.148    
                         clock uncertainty            0.205     2.352    
    SLICE_X70Y106        FDRE (Hold_fdre_C_D)         0.059     2.411    MicrorocChain3/SlowControlAndReadScope/PulseSync/SynchronousReg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.411    
                         arrival time                           2.591    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressStart_reg/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             Mmcm5M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm5M rise@0.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        0.854ns  (logic 0.279ns (32.681%)  route 0.575ns (67.319%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.368ns
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        0.556     1.822    Acquisition/MicrorocSCurveTest/SC_test_control/Clk
    SLICE_X46Y115        FDCE                                         r  Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressStart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y115        FDCE (Prop_fdce_C_Q)         0.164     1.986 r  Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressStart_reg/Q
                         net (fo=22, routed)          0.575     2.561    Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressStart_reg_n_0
    SLICE_X46Y116        LUT2 (Prop_lut2_I1_O)        0.045     2.606 r  Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter[0]_i_5/O
                         net (fo=1, routed)           0.000     2.606    Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter[0]_i_5_n_0
    SLICE_X46Y116        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.676 r  Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.676    Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[0]_i_1_n_7
    SLICE_X46Y116        FDCE                                         r  Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M rise edge)     0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_5M/O
                         net (fo=403, routed)         0.824     2.368    Acquisition/MicrorocSCurveTest/SC_test_control/Clk5M
    SLICE_X46Y116        FDCE                                         r  Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[0]/C
                         clock pessimism             -0.231     2.138    
                         clock uncertainty            0.205     2.342    
    SLICE_X46Y116        FDCE (Hold_fdce_C_D)         0.134     2.476    Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.476    
                         arrival time                           2.676    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressStart_reg/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             Mmcm5M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm5M rise@0.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        0.854ns  (logic 0.275ns (32.212%)  route 0.579ns (67.788%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.368ns
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        0.556     1.822    Acquisition/MicrorocSCurveTest/SC_test_control/Clk
    SLICE_X46Y115        FDCE                                         r  Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressStart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y115        FDCE (Prop_fdce_C_Q)         0.164     1.986 r  Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressStart_reg/Q
                         net (fo=22, routed)          0.579     2.565    Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressStart_reg_n_0
    SLICE_X46Y116        LUT2 (Prop_lut2_I0_O)        0.045     2.610 r  Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter[0]_i_4/O
                         net (fo=1, routed)           0.000     2.610    Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter[0]_i_4_n_0
    SLICE_X46Y116        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     2.676 r  Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.676    Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[0]_i_1_n_6
    SLICE_X46Y116        FDCE                                         r  Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M rise edge)     0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_5M/O
                         net (fo=403, routed)         0.824     2.368    Acquisition/MicrorocSCurveTest/SC_test_control/Clk5M
    SLICE_X46Y116        FDCE                                         r  Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[1]/C
                         clock pessimism             -0.231     2.138    
                         clock uncertainty            0.205     2.342    
    SLICE_X46Y116        FDCE (Hold_fdce_C_D)         0.134     2.476    Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.476    
                         arrival time                           2.676    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 MicrorocChain4/SlowControlAndReadScope/PulseSync/Toggle_reg/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            MicrorocChain4/SlowControlAndReadScope/PulseSync/SynchronousReg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             Mmcm5M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm5M rise@0.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        0.828ns  (logic 0.141ns (17.021%)  route 0.687ns (82.979%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.379ns
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        0.561     1.827    MicrorocChain4/SlowControlAndReadScope/PulseSync/Clk
    SLICE_X67Y108        FDCE                                         r  MicrorocChain4/SlowControlAndReadScope/PulseSync/Toggle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y108        FDCE (Prop_fdce_C_Q)         0.141     1.968 r  MicrorocChain4/SlowControlAndReadScope/PulseSync/Toggle_reg/Q
                         net (fo=2, routed)           0.687     2.656    MicrorocChain4/SlowControlAndReadScope/PulseSync/D[0]
    SLICE_X67Y101        FDRE                                         r  MicrorocChain4/SlowControlAndReadScope/PulseSync/SynchronousReg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M rise edge)     0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_5M/O
                         net (fo=403, routed)         0.835     2.379    MicrorocChain4/SlowControlAndReadScope/PulseSync/CLK
    SLICE_X67Y101        FDRE                                         r  MicrorocChain4/SlowControlAndReadScope/PulseSync/SynchronousReg_reg[0]/C
                         clock pessimism             -0.231     2.149    
                         clock uncertainty            0.205     2.353    
    SLICE_X67Y101        FDRE (Hold_fdre_C_D)         0.070     2.423    MicrorocChain4/SlowControlAndReadScope/PulseSync/SynchronousReg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.423    
                         arrival time                           2.656    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressStart_reg/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             Mmcm5M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm5M rise@0.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        0.925ns  (logic 0.328ns (35.456%)  route 0.597ns (64.544%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.368ns
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        0.556     1.822    Acquisition/MicrorocSCurveTest/SC_test_control/Clk
    SLICE_X46Y115        FDCE                                         r  Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressStart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y115        FDCE (Prop_fdce_C_Q)         0.164     1.986 r  Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressStart_reg/Q
                         net (fo=22, routed)          0.597     2.583    Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressStart_reg_n_0
    SLICE_X46Y116        CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.164     2.747 r  Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.747    Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[0]_i_1_n_5
    SLICE_X46Y116        FDCE                                         r  Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M rise edge)     0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_5M/O
                         net (fo=403, routed)         0.824     2.368    Acquisition/MicrorocSCurveTest/SC_test_control/Clk5M
    SLICE_X46Y116        FDCE                                         r  Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[2]/C
                         clock pessimism             -0.231     2.138    
                         clock uncertainty            0.205     2.342    
    SLICE_X46Y116        FDCE (Hold_fdce_C_D)         0.134     2.476    Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.476    
                         arrival time                           2.747    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 MicrorocChain1/SlowControlAndReadScope/PulseSync/Toggle_reg/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            MicrorocChain1/SlowControlAndReadScope/PulseSync/SynchronousReg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             Mmcm5M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm5M rise@0.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        0.866ns  (logic 0.164ns (18.935%)  route 0.702ns (81.065%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.379ns
    Source Clock Delay      (SCD):    1.828ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        0.562     1.828    MicrorocChain1/SlowControlAndReadScope/PulseSync/Clk
    SLICE_X66Y104        FDCE                                         r  MicrorocChain1/SlowControlAndReadScope/PulseSync/Toggle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y104        FDCE (Prop_fdce_C_Q)         0.164     1.992 r  MicrorocChain1/SlowControlAndReadScope/PulseSync/Toggle_reg/Q
                         net (fo=2, routed)           0.702     2.694    MicrorocChain1/SlowControlAndReadScope/PulseSync/D[0]
    SLICE_X67Y101        FDRE                                         r  MicrorocChain1/SlowControlAndReadScope/PulseSync/SynchronousReg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M rise edge)     0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_5M/O
                         net (fo=403, routed)         0.835     2.379    MicrorocChain1/SlowControlAndReadScope/PulseSync/CLK
    SLICE_X67Y101        FDRE                                         r  MicrorocChain1/SlowControlAndReadScope/PulseSync/SynchronousReg_reg[0]/C
                         clock pessimism             -0.231     2.149    
                         clock uncertainty            0.205     2.353    
    SLICE_X67Y101        FDRE (Hold_fdre_C_D)         0.070     2.423    MicrorocChain1/SlowControlAndReadScope/PulseSync/SynchronousReg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.423    
                         arrival time                           2.694    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 MicrorocChain2/SlowControlAndReadScope/PulseSync/Toggle_reg/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            MicrorocChain2/SlowControlAndReadScope/PulseSync/SynchronousReg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             Mmcm5M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm5M rise@0.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        0.859ns  (logic 0.141ns (16.411%)  route 0.718ns (83.589%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.376ns
    Source Clock Delay      (SCD):    1.829ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        0.563     1.829    MicrorocChain2/SlowControlAndReadScope/PulseSync/Clk
    SLICE_X64Y100        FDCE                                         r  MicrorocChain2/SlowControlAndReadScope/PulseSync/Toggle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y100        FDCE (Prop_fdce_C_Q)         0.141     1.970 r  MicrorocChain2/SlowControlAndReadScope/PulseSync/Toggle_reg/Q
                         net (fo=2, routed)           0.718     2.688    MicrorocChain2/SlowControlAndReadScope/PulseSync/D[0]
    SLICE_X61Y102        FDRE                                         r  MicrorocChain2/SlowControlAndReadScope/PulseSync/SynchronousReg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M rise edge)     0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_5M/O
                         net (fo=403, routed)         0.832     2.376    MicrorocChain2/SlowControlAndReadScope/PulseSync/CLK
    SLICE_X61Y102        FDRE                                         r  MicrorocChain2/SlowControlAndReadScope/PulseSync/SynchronousReg_reg[0]/C
                         clock pessimism             -0.231     2.146    
                         clock uncertainty            0.205     2.350    
    SLICE_X61Y102        FDRE (Hold_fdre_C_D)         0.066     2.416    MicrorocChain2/SlowControlAndReadScope/PulseSync/SynchronousReg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.416    
                         arrival time                           2.688    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressStart_reg/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             Mmcm5M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm5M rise@0.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        0.947ns  (logic 0.350ns (36.956%)  route 0.597ns (63.044%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.368ns
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        0.556     1.822    Acquisition/MicrorocSCurveTest/SC_test_control/Clk
    SLICE_X46Y115        FDCE                                         r  Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressStart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y115        FDCE (Prop_fdce_C_Q)         0.164     1.986 r  Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressStart_reg/Q
                         net (fo=22, routed)          0.597     2.583    Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressStart_reg_n_0
    SLICE_X46Y116        CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.186     2.769 r  Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.769    Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[0]_i_1_n_4
    SLICE_X46Y116        FDCE                                         r  Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M rise edge)     0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_5M/O
                         net (fo=403, routed)         0.824     2.368    Acquisition/MicrorocSCurveTest/SC_test_control/Clk5M
    SLICE_X46Y116        FDCE                                         r  Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[3]/C
                         clock pessimism             -0.231     2.138    
                         clock uncertainty            0.205     2.342    
    SLICE_X46Y116        FDCE (Hold_fdce_C_D)         0.134     2.476    Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.476    
                         arrival time                           2.769    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressStart_reg/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             Mmcm5M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm5M rise@0.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.273ns (28.650%)  route 0.680ns (71.350%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.367ns
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        0.556     1.822    Acquisition/MicrorocSCurveTest/SC_test_control/Clk
    SLICE_X46Y115        FDCE                                         r  Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressStart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y115        FDCE (Prop_fdce_C_Q)         0.164     1.986 r  Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressStart_reg/Q
                         net (fo=22, routed)          0.680     2.666    Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressStart_reg_n_0
    SLICE_X46Y117        LUT2 (Prop_lut2_I0_O)        0.045     2.711 r  Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter[4]_i_2/O
                         net (fo=1, routed)           0.000     2.711    Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter[4]_i_2_n_0
    SLICE_X46Y117        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.775 r  Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.775    Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[4]_i_1_n_4
    SLICE_X46Y117        FDCE                                         r  Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M rise edge)     0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_5M/O
                         net (fo=403, routed)         0.822     2.367    Acquisition/MicrorocSCurveTest/SC_test_control/Clk5M
    SLICE_X46Y117        FDCE                                         r  Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[7]/C
                         clock pessimism             -0.231     2.137    
                         clock uncertainty            0.205     2.341    
    SLICE_X46Y117        FDCE (Hold_fdce_C_D)         0.134     2.475    Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.475    
                         arrival time                           2.775    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressStart_reg/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             Mmcm5M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm5M rise@0.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        0.956ns  (logic 0.274ns (28.665%)  route 0.682ns (71.335%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.367ns
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        0.556     1.822    Acquisition/MicrorocSCurveTest/SC_test_control/Clk
    SLICE_X46Y115        FDCE                                         r  Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressStart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y115        FDCE (Prop_fdce_C_Q)         0.164     1.986 r  Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressStart_reg/Q
                         net (fo=22, routed)          0.682     2.668    Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressStart_reg_n_0
    SLICE_X46Y117        LUT2 (Prop_lut2_I0_O)        0.045     2.713 r  Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter[4]_i_3/O
                         net (fo=1, routed)           0.000     2.713    Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter[4]_i_3_n_0
    SLICE_X46Y117        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     2.778 r  Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.778    Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[4]_i_1_n_5
    SLICE_X46Y117        FDCE                                         r  Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M rise edge)     0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_5M/O
                         net (fo=403, routed)         0.822     2.367    Acquisition/MicrorocSCurveTest/SC_test_control/Clk5M
    SLICE_X46Y117        FDCE                                         r  Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[6]/C
                         clock pessimism             -0.231     2.137    
                         clock uncertainty            0.205     2.341    
    SLICE_X46Y117        FDCE (Hold_fdce_C_D)         0.134     2.475    Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.475    
                         arrival time                           2.778    
  -------------------------------------------------------------------
                         slack                                  0.303    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  Mmcm40M
  To Clock:  Mmcm100M

Setup :            0  Failing Endpoints,  Worst Slack        1.406ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.608ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.406ns  (required time - arrival time)
  Source:                 Command/ResetMicrorocAcq/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CommonControlSignalGenerator/HoldGen/TriggerShift_reg[117]/CLR
                            (recovery check against rising-edge clock Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (Mmcm100M rise@30.000ns - Mmcm40M rise@25.000ns)
  Data Path Delay:        2.986ns  (logic 0.484ns (16.209%)  route 2.502ns (83.791%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.220ns = ( 35.220 - 30.000 ) 
    Source Clock Delay      (SCD):    5.444ns = ( 30.444 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)   25.000    25.000 r  
    K4                                                0.000    25.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    25.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415    26.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065    27.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    27.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.449    29.005    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    29.086 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        1.357    30.444    Command/ResetMicrorocAcq/Clk
    SLICE_X44Y113        FDCE                                         r  Command/ResetMicrorocAcq/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y113        FDCE (Prop_fdce_C_Q)         0.379    30.823 f  Command/ResetMicrorocAcq/CommandOut_reg[0]/Q
                         net (fo=14, routed)          1.610    32.433    ClockGenerator/ForceMicrorocAcqReset
    SLICE_X80Y140        LUT2 (Prop_lut2_I1_O)        0.105    32.538 f  ClockGenerator/TriggerShift[127]_i_1/O
                         net (fo=64, routed)          0.892    33.430    CommonControlSignalGenerator/HoldGen/CommandOut_reg[0]_2
    SLICE_X86Y144        FDCE                                         f  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[117]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm100M rise edge)
                                                     30.000    30.000 r  
    K4                                                0.000    30.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    30.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    31.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    32.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073    32.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           1.381    33.807    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    33.884 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         1.336    35.220    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X86Y144        FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[117]/C
                         clock pessimism              0.131    35.351    
                         clock uncertainty           -0.185    35.167    
    SLICE_X86Y144        FDCE (Recov_fdce_C_CLR)     -0.331    34.836    CommonControlSignalGenerator/HoldGen/TriggerShift_reg[117]
  -------------------------------------------------------------------
                         required time                         34.836    
                         arrival time                         -33.430    
  -------------------------------------------------------------------
                         slack                                  1.406    

Slack (MET) :             1.406ns  (required time - arrival time)
  Source:                 Command/ResetMicrorocAcq/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CommonControlSignalGenerator/HoldGen/TriggerShift_reg[118]/CLR
                            (recovery check against rising-edge clock Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (Mmcm100M rise@30.000ns - Mmcm40M rise@25.000ns)
  Data Path Delay:        2.986ns  (logic 0.484ns (16.209%)  route 2.502ns (83.791%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.220ns = ( 35.220 - 30.000 ) 
    Source Clock Delay      (SCD):    5.444ns = ( 30.444 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)   25.000    25.000 r  
    K4                                                0.000    25.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    25.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415    26.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065    27.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    27.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.449    29.005    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    29.086 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        1.357    30.444    Command/ResetMicrorocAcq/Clk
    SLICE_X44Y113        FDCE                                         r  Command/ResetMicrorocAcq/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y113        FDCE (Prop_fdce_C_Q)         0.379    30.823 f  Command/ResetMicrorocAcq/CommandOut_reg[0]/Q
                         net (fo=14, routed)          1.610    32.433    ClockGenerator/ForceMicrorocAcqReset
    SLICE_X80Y140        LUT2 (Prop_lut2_I1_O)        0.105    32.538 f  ClockGenerator/TriggerShift[127]_i_1/O
                         net (fo=64, routed)          0.892    33.430    CommonControlSignalGenerator/HoldGen/CommandOut_reg[0]_2
    SLICE_X86Y144        FDCE                                         f  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[118]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm100M rise edge)
                                                     30.000    30.000 r  
    K4                                                0.000    30.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    30.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    31.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    32.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073    32.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           1.381    33.807    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    33.884 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         1.336    35.220    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X86Y144        FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[118]/C
                         clock pessimism              0.131    35.351    
                         clock uncertainty           -0.185    35.167    
    SLICE_X86Y144        FDCE (Recov_fdce_C_CLR)     -0.331    34.836    CommonControlSignalGenerator/HoldGen/TriggerShift_reg[118]
  -------------------------------------------------------------------
                         required time                         34.836    
                         arrival time                         -33.430    
  -------------------------------------------------------------------
                         slack                                  1.406    

Slack (MET) :             1.406ns  (required time - arrival time)
  Source:                 Command/ResetMicrorocAcq/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CommonControlSignalGenerator/HoldGen/TriggerShift_reg[119]/CLR
                            (recovery check against rising-edge clock Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (Mmcm100M rise@30.000ns - Mmcm40M rise@25.000ns)
  Data Path Delay:        2.986ns  (logic 0.484ns (16.209%)  route 2.502ns (83.791%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.220ns = ( 35.220 - 30.000 ) 
    Source Clock Delay      (SCD):    5.444ns = ( 30.444 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)   25.000    25.000 r  
    K4                                                0.000    25.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    25.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415    26.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065    27.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    27.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.449    29.005    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    29.086 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        1.357    30.444    Command/ResetMicrorocAcq/Clk
    SLICE_X44Y113        FDCE                                         r  Command/ResetMicrorocAcq/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y113        FDCE (Prop_fdce_C_Q)         0.379    30.823 f  Command/ResetMicrorocAcq/CommandOut_reg[0]/Q
                         net (fo=14, routed)          1.610    32.433    ClockGenerator/ForceMicrorocAcqReset
    SLICE_X80Y140        LUT2 (Prop_lut2_I1_O)        0.105    32.538 f  ClockGenerator/TriggerShift[127]_i_1/O
                         net (fo=64, routed)          0.892    33.430    CommonControlSignalGenerator/HoldGen/CommandOut_reg[0]_2
    SLICE_X86Y144        FDCE                                         f  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[119]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm100M rise edge)
                                                     30.000    30.000 r  
    K4                                                0.000    30.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    30.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    31.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    32.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073    32.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           1.381    33.807    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    33.884 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         1.336    35.220    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X86Y144        FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[119]/C
                         clock pessimism              0.131    35.351    
                         clock uncertainty           -0.185    35.167    
    SLICE_X86Y144        FDCE (Recov_fdce_C_CLR)     -0.331    34.836    CommonControlSignalGenerator/HoldGen/TriggerShift_reg[119]
  -------------------------------------------------------------------
                         required time                         34.836    
                         arrival time                         -33.430    
  -------------------------------------------------------------------
                         slack                                  1.406    

Slack (MET) :             1.406ns  (required time - arrival time)
  Source:                 Command/ResetMicrorocAcq/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CommonControlSignalGenerator/HoldGen/TriggerShift_reg[120]/CLR
                            (recovery check against rising-edge clock Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (Mmcm100M rise@30.000ns - Mmcm40M rise@25.000ns)
  Data Path Delay:        2.986ns  (logic 0.484ns (16.209%)  route 2.502ns (83.791%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.220ns = ( 35.220 - 30.000 ) 
    Source Clock Delay      (SCD):    5.444ns = ( 30.444 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)   25.000    25.000 r  
    K4                                                0.000    25.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    25.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415    26.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065    27.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    27.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.449    29.005    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    29.086 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        1.357    30.444    Command/ResetMicrorocAcq/Clk
    SLICE_X44Y113        FDCE                                         r  Command/ResetMicrorocAcq/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y113        FDCE (Prop_fdce_C_Q)         0.379    30.823 f  Command/ResetMicrorocAcq/CommandOut_reg[0]/Q
                         net (fo=14, routed)          1.610    32.433    ClockGenerator/ForceMicrorocAcqReset
    SLICE_X80Y140        LUT2 (Prop_lut2_I1_O)        0.105    32.538 f  ClockGenerator/TriggerShift[127]_i_1/O
                         net (fo=64, routed)          0.892    33.430    CommonControlSignalGenerator/HoldGen/CommandOut_reg[0]_2
    SLICE_X86Y144        FDCE                                         f  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[120]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm100M rise edge)
                                                     30.000    30.000 r  
    K4                                                0.000    30.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    30.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    31.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    32.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073    32.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           1.381    33.807    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    33.884 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         1.336    35.220    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X86Y144        FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[120]/C
                         clock pessimism              0.131    35.351    
                         clock uncertainty           -0.185    35.167    
    SLICE_X86Y144        FDCE (Recov_fdce_C_CLR)     -0.331    34.836    CommonControlSignalGenerator/HoldGen/TriggerShift_reg[120]
  -------------------------------------------------------------------
                         required time                         34.836    
                         arrival time                         -33.430    
  -------------------------------------------------------------------
                         slack                                  1.406    

Slack (MET) :             1.406ns  (required time - arrival time)
  Source:                 Command/ResetMicrorocAcq/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CommonControlSignalGenerator/HoldGen/TriggerShift_reg[121]/CLR
                            (recovery check against rising-edge clock Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (Mmcm100M rise@30.000ns - Mmcm40M rise@25.000ns)
  Data Path Delay:        2.986ns  (logic 0.484ns (16.209%)  route 2.502ns (83.791%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.220ns = ( 35.220 - 30.000 ) 
    Source Clock Delay      (SCD):    5.444ns = ( 30.444 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)   25.000    25.000 r  
    K4                                                0.000    25.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    25.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415    26.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065    27.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    27.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.449    29.005    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    29.086 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        1.357    30.444    Command/ResetMicrorocAcq/Clk
    SLICE_X44Y113        FDCE                                         r  Command/ResetMicrorocAcq/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y113        FDCE (Prop_fdce_C_Q)         0.379    30.823 f  Command/ResetMicrorocAcq/CommandOut_reg[0]/Q
                         net (fo=14, routed)          1.610    32.433    ClockGenerator/ForceMicrorocAcqReset
    SLICE_X80Y140        LUT2 (Prop_lut2_I1_O)        0.105    32.538 f  ClockGenerator/TriggerShift[127]_i_1/O
                         net (fo=64, routed)          0.892    33.430    CommonControlSignalGenerator/HoldGen/CommandOut_reg[0]_2
    SLICE_X86Y144        FDCE                                         f  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[121]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm100M rise edge)
                                                     30.000    30.000 r  
    K4                                                0.000    30.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    30.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    31.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    32.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073    32.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           1.381    33.807    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    33.884 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         1.336    35.220    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X86Y144        FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[121]/C
                         clock pessimism              0.131    35.351    
                         clock uncertainty           -0.185    35.167    
    SLICE_X86Y144        FDCE (Recov_fdce_C_CLR)     -0.331    34.836    CommonControlSignalGenerator/HoldGen/TriggerShift_reg[121]
  -------------------------------------------------------------------
                         required time                         34.836    
                         arrival time                         -33.430    
  -------------------------------------------------------------------
                         slack                                  1.406    

Slack (MET) :             1.406ns  (required time - arrival time)
  Source:                 Command/ResetMicrorocAcq/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CommonControlSignalGenerator/HoldGen/TriggerShift_reg[122]/CLR
                            (recovery check against rising-edge clock Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (Mmcm100M rise@30.000ns - Mmcm40M rise@25.000ns)
  Data Path Delay:        2.986ns  (logic 0.484ns (16.209%)  route 2.502ns (83.791%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.220ns = ( 35.220 - 30.000 ) 
    Source Clock Delay      (SCD):    5.444ns = ( 30.444 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)   25.000    25.000 r  
    K4                                                0.000    25.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    25.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415    26.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065    27.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    27.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.449    29.005    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    29.086 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        1.357    30.444    Command/ResetMicrorocAcq/Clk
    SLICE_X44Y113        FDCE                                         r  Command/ResetMicrorocAcq/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y113        FDCE (Prop_fdce_C_Q)         0.379    30.823 f  Command/ResetMicrorocAcq/CommandOut_reg[0]/Q
                         net (fo=14, routed)          1.610    32.433    ClockGenerator/ForceMicrorocAcqReset
    SLICE_X80Y140        LUT2 (Prop_lut2_I1_O)        0.105    32.538 f  ClockGenerator/TriggerShift[127]_i_1/O
                         net (fo=64, routed)          0.892    33.430    CommonControlSignalGenerator/HoldGen/CommandOut_reg[0]_2
    SLICE_X86Y144        FDCE                                         f  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[122]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm100M rise edge)
                                                     30.000    30.000 r  
    K4                                                0.000    30.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    30.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    31.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    32.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073    32.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           1.381    33.807    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    33.884 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         1.336    35.220    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X86Y144        FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[122]/C
                         clock pessimism              0.131    35.351    
                         clock uncertainty           -0.185    35.167    
    SLICE_X86Y144        FDCE (Recov_fdce_C_CLR)     -0.331    34.836    CommonControlSignalGenerator/HoldGen/TriggerShift_reg[122]
  -------------------------------------------------------------------
                         required time                         34.836    
                         arrival time                         -33.430    
  -------------------------------------------------------------------
                         slack                                  1.406    

Slack (MET) :             1.406ns  (required time - arrival time)
  Source:                 Command/ResetMicrorocAcq/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CommonControlSignalGenerator/HoldGen/TriggerShift_reg[123]/CLR
                            (recovery check against rising-edge clock Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (Mmcm100M rise@30.000ns - Mmcm40M rise@25.000ns)
  Data Path Delay:        2.986ns  (logic 0.484ns (16.209%)  route 2.502ns (83.791%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.220ns = ( 35.220 - 30.000 ) 
    Source Clock Delay      (SCD):    5.444ns = ( 30.444 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)   25.000    25.000 r  
    K4                                                0.000    25.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    25.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415    26.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065    27.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    27.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.449    29.005    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    29.086 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        1.357    30.444    Command/ResetMicrorocAcq/Clk
    SLICE_X44Y113        FDCE                                         r  Command/ResetMicrorocAcq/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y113        FDCE (Prop_fdce_C_Q)         0.379    30.823 f  Command/ResetMicrorocAcq/CommandOut_reg[0]/Q
                         net (fo=14, routed)          1.610    32.433    ClockGenerator/ForceMicrorocAcqReset
    SLICE_X80Y140        LUT2 (Prop_lut2_I1_O)        0.105    32.538 f  ClockGenerator/TriggerShift[127]_i_1/O
                         net (fo=64, routed)          0.892    33.430    CommonControlSignalGenerator/HoldGen/CommandOut_reg[0]_2
    SLICE_X86Y144        FDCE                                         f  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[123]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm100M rise edge)
                                                     30.000    30.000 r  
    K4                                                0.000    30.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    30.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    31.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    32.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073    32.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           1.381    33.807    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    33.884 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         1.336    35.220    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X86Y144        FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[123]/C
                         clock pessimism              0.131    35.351    
                         clock uncertainty           -0.185    35.167    
    SLICE_X86Y144        FDCE (Recov_fdce_C_CLR)     -0.331    34.836    CommonControlSignalGenerator/HoldGen/TriggerShift_reg[123]
  -------------------------------------------------------------------
                         required time                         34.836    
                         arrival time                         -33.430    
  -------------------------------------------------------------------
                         slack                                  1.406    

Slack (MET) :             1.406ns  (required time - arrival time)
  Source:                 Command/ResetMicrorocAcq/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CommonControlSignalGenerator/HoldGen/TriggerShift_reg[64]/CLR
                            (recovery check against rising-edge clock Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (Mmcm100M rise@30.000ns - Mmcm40M rise@25.000ns)
  Data Path Delay:        2.986ns  (logic 0.484ns (16.209%)  route 2.502ns (83.791%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.220ns = ( 35.220 - 30.000 ) 
    Source Clock Delay      (SCD):    5.444ns = ( 30.444 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)   25.000    25.000 r  
    K4                                                0.000    25.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    25.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415    26.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065    27.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    27.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.449    29.005    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    29.086 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        1.357    30.444    Command/ResetMicrorocAcq/Clk
    SLICE_X44Y113        FDCE                                         r  Command/ResetMicrorocAcq/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y113        FDCE (Prop_fdce_C_Q)         0.379    30.823 f  Command/ResetMicrorocAcq/CommandOut_reg[0]/Q
                         net (fo=14, routed)          1.610    32.433    ClockGenerator/ForceMicrorocAcqReset
    SLICE_X80Y140        LUT2 (Prop_lut2_I1_O)        0.105    32.538 f  ClockGenerator/TriggerShift[127]_i_1/O
                         net (fo=64, routed)          0.892    33.430    CommonControlSignalGenerator/HoldGen/CommandOut_reg[0]_2
    SLICE_X86Y144        FDCE                                         f  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[64]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm100M rise edge)
                                                     30.000    30.000 r  
    K4                                                0.000    30.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    30.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    31.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    32.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073    32.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           1.381    33.807    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    33.884 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         1.336    35.220    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X86Y144        FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[64]/C
                         clock pessimism              0.131    35.351    
                         clock uncertainty           -0.185    35.167    
    SLICE_X86Y144        FDCE (Recov_fdce_C_CLR)     -0.331    34.836    CommonControlSignalGenerator/HoldGen/TriggerShift_reg[64]
  -------------------------------------------------------------------
                         required time                         34.836    
                         arrival time                         -33.430    
  -------------------------------------------------------------------
                         slack                                  1.406    

Slack (MET) :             1.420ns  (required time - arrival time)
  Source:                 Command/ResetMicrorocAcq/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CommonControlSignalGenerator/HoldGen/TriggerShift_reg[69]/CLR
                            (recovery check against rising-edge clock Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (Mmcm100M rise@30.000ns - Mmcm40M rise@25.000ns)
  Data Path Delay:        3.011ns  (logic 0.484ns (16.074%)  route 2.527ns (83.926%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.220ns = ( 35.220 - 30.000 ) 
    Source Clock Delay      (SCD):    5.444ns = ( 30.444 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)   25.000    25.000 r  
    K4                                                0.000    25.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    25.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415    26.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065    27.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    27.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.449    29.005    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    29.086 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        1.357    30.444    Command/ResetMicrorocAcq/Clk
    SLICE_X44Y113        FDCE                                         r  Command/ResetMicrorocAcq/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y113        FDCE (Prop_fdce_C_Q)         0.379    30.823 f  Command/ResetMicrorocAcq/CommandOut_reg[0]/Q
                         net (fo=14, routed)          1.610    32.433    ClockGenerator/ForceMicrorocAcqReset
    SLICE_X80Y140        LUT2 (Prop_lut2_I1_O)        0.105    32.538 f  ClockGenerator/TriggerShift[127]_i_1/O
                         net (fo=64, routed)          0.917    33.455    CommonControlSignalGenerator/HoldGen/CommandOut_reg[0]_2
    SLICE_X88Y145        FDCE                                         f  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[69]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm100M rise edge)
                                                     30.000    30.000 r  
    K4                                                0.000    30.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    30.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    31.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    32.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073    32.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           1.381    33.807    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    33.884 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         1.336    35.220    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X88Y145        FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[69]/C
                         clock pessimism              0.131    35.351    
                         clock uncertainty           -0.185    35.167    
    SLICE_X88Y145        FDCE (Recov_fdce_C_CLR)     -0.292    34.875    CommonControlSignalGenerator/HoldGen/TriggerShift_reg[69]
  -------------------------------------------------------------------
                         required time                         34.875    
                         arrival time                         -33.455    
  -------------------------------------------------------------------
                         slack                                  1.420    

Slack (MET) :             1.420ns  (required time - arrival time)
  Source:                 Command/ResetMicrorocAcq/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CommonControlSignalGenerator/HoldGen/TriggerShift_reg[70]/CLR
                            (recovery check against rising-edge clock Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (Mmcm100M rise@30.000ns - Mmcm40M rise@25.000ns)
  Data Path Delay:        3.011ns  (logic 0.484ns (16.074%)  route 2.527ns (83.926%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.220ns = ( 35.220 - 30.000 ) 
    Source Clock Delay      (SCD):    5.444ns = ( 30.444 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)   25.000    25.000 r  
    K4                                                0.000    25.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    25.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415    26.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065    27.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    27.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.449    29.005    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    29.086 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        1.357    30.444    Command/ResetMicrorocAcq/Clk
    SLICE_X44Y113        FDCE                                         r  Command/ResetMicrorocAcq/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y113        FDCE (Prop_fdce_C_Q)         0.379    30.823 f  Command/ResetMicrorocAcq/CommandOut_reg[0]/Q
                         net (fo=14, routed)          1.610    32.433    ClockGenerator/ForceMicrorocAcqReset
    SLICE_X80Y140        LUT2 (Prop_lut2_I1_O)        0.105    32.538 f  ClockGenerator/TriggerShift[127]_i_1/O
                         net (fo=64, routed)          0.917    33.455    CommonControlSignalGenerator/HoldGen/CommandOut_reg[0]_2
    SLICE_X88Y145        FDCE                                         f  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[70]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm100M rise edge)
                                                     30.000    30.000 r  
    K4                                                0.000    30.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    30.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    31.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    32.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073    32.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           1.381    33.807    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    33.884 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         1.336    35.220    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X88Y145        FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[70]/C
                         clock pessimism              0.131    35.351    
                         clock uncertainty           -0.185    35.167    
    SLICE_X88Y145        FDCE (Recov_fdce_C_CLR)     -0.292    34.875    CommonControlSignalGenerator/HoldGen/TriggerShift_reg[70]
  -------------------------------------------------------------------
                         required time                         34.875    
                         arrival time                         -33.455    
  -------------------------------------------------------------------
                         slack                                  1.420    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.608ns  (arrival time - required time)
  Source:                 Command/ResetMicrorocAcq/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CommonControlSignalGenerator/HoldGen/TriggerShift_reg[240]/CLR
                            (removal check against rising-edge clock Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm100M rise@0.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        1.082ns  (logic 0.186ns (17.185%)  route 0.896ns (82.815%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.411ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        0.558     1.824    Command/ResetMicrorocAcq/Clk
    SLICE_X44Y113        FDCE                                         r  Command/ResetMicrorocAcq/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y113        FDCE (Prop_fdce_C_Q)         0.141     1.965 f  Command/ResetMicrorocAcq/CommandOut_reg[0]/Q
                         net (fo=14, routed)          0.750     2.715    ClockGenerator/ForceMicrorocAcqReset
    SLICE_X80Y140        LUT2 (Prop_lut2_I1_O)        0.045     2.760 f  ClockGenerator/TriggerShift[255]_i_1/O
                         net (fo=64, routed)          0.146     2.907    CommonControlSignalGenerator/HoldGen/CommandOut_reg[0]_0
    SLICE_X80Y141        FDCE                                         f  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[240]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm100M rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         0.866     2.411    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X80Y141        FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[240]/C
                         clock pessimism             -0.231     2.181    
                         clock uncertainty            0.185     2.365    
    SLICE_X80Y141        FDCE (Remov_fdce_C_CLR)     -0.067     2.298    CommonControlSignalGenerator/HoldGen/TriggerShift_reg[240]
  -------------------------------------------------------------------
                         required time                         -2.298    
                         arrival time                           2.907    
  -------------------------------------------------------------------
                         slack                                  0.608    

Slack (MET) :             0.608ns  (arrival time - required time)
  Source:                 Command/ResetMicrorocAcq/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CommonControlSignalGenerator/HoldGen/TriggerShift_reg[241]/CLR
                            (removal check against rising-edge clock Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm100M rise@0.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        1.082ns  (logic 0.186ns (17.185%)  route 0.896ns (82.815%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.411ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        0.558     1.824    Command/ResetMicrorocAcq/Clk
    SLICE_X44Y113        FDCE                                         r  Command/ResetMicrorocAcq/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y113        FDCE (Prop_fdce_C_Q)         0.141     1.965 f  Command/ResetMicrorocAcq/CommandOut_reg[0]/Q
                         net (fo=14, routed)          0.750     2.715    ClockGenerator/ForceMicrorocAcqReset
    SLICE_X80Y140        LUT2 (Prop_lut2_I1_O)        0.045     2.760 f  ClockGenerator/TriggerShift[255]_i_1/O
                         net (fo=64, routed)          0.146     2.907    CommonControlSignalGenerator/HoldGen/CommandOut_reg[0]_0
    SLICE_X80Y141        FDCE                                         f  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[241]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm100M rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         0.866     2.411    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X80Y141        FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[241]/C
                         clock pessimism             -0.231     2.181    
                         clock uncertainty            0.185     2.365    
    SLICE_X80Y141        FDCE (Remov_fdce_C_CLR)     -0.067     2.298    CommonControlSignalGenerator/HoldGen/TriggerShift_reg[241]
  -------------------------------------------------------------------
                         required time                         -2.298    
                         arrival time                           2.907    
  -------------------------------------------------------------------
                         slack                                  0.608    

Slack (MET) :             0.608ns  (arrival time - required time)
  Source:                 Command/ResetMicrorocAcq/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CommonControlSignalGenerator/HoldGen/TriggerShift_reg[242]/CLR
                            (removal check against rising-edge clock Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm100M rise@0.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        1.082ns  (logic 0.186ns (17.185%)  route 0.896ns (82.815%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.411ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        0.558     1.824    Command/ResetMicrorocAcq/Clk
    SLICE_X44Y113        FDCE                                         r  Command/ResetMicrorocAcq/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y113        FDCE (Prop_fdce_C_Q)         0.141     1.965 f  Command/ResetMicrorocAcq/CommandOut_reg[0]/Q
                         net (fo=14, routed)          0.750     2.715    ClockGenerator/ForceMicrorocAcqReset
    SLICE_X80Y140        LUT2 (Prop_lut2_I1_O)        0.045     2.760 f  ClockGenerator/TriggerShift[255]_i_1/O
                         net (fo=64, routed)          0.146     2.907    CommonControlSignalGenerator/HoldGen/CommandOut_reg[0]_0
    SLICE_X80Y141        FDCE                                         f  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[242]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm100M rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         0.866     2.411    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X80Y141        FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[242]/C
                         clock pessimism             -0.231     2.181    
                         clock uncertainty            0.185     2.365    
    SLICE_X80Y141        FDCE (Remov_fdce_C_CLR)     -0.067     2.298    CommonControlSignalGenerator/HoldGen/TriggerShift_reg[242]
  -------------------------------------------------------------------
                         required time                         -2.298    
                         arrival time                           2.907    
  -------------------------------------------------------------------
                         slack                                  0.608    

Slack (MET) :             0.608ns  (arrival time - required time)
  Source:                 Command/ResetMicrorocAcq/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CommonControlSignalGenerator/HoldGen/TriggerShift_reg[251]/CLR
                            (removal check against rising-edge clock Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm100M rise@0.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        1.082ns  (logic 0.186ns (17.185%)  route 0.896ns (82.815%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.411ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        0.558     1.824    Command/ResetMicrorocAcq/Clk
    SLICE_X44Y113        FDCE                                         r  Command/ResetMicrorocAcq/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y113        FDCE (Prop_fdce_C_Q)         0.141     1.965 f  Command/ResetMicrorocAcq/CommandOut_reg[0]/Q
                         net (fo=14, routed)          0.750     2.715    ClockGenerator/ForceMicrorocAcqReset
    SLICE_X80Y140        LUT2 (Prop_lut2_I1_O)        0.045     2.760 f  ClockGenerator/TriggerShift[255]_i_1/O
                         net (fo=64, routed)          0.146     2.907    CommonControlSignalGenerator/HoldGen/CommandOut_reg[0]_0
    SLICE_X80Y141        FDCE                                         f  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[251]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm100M rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         0.866     2.411    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X80Y141        FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[251]/C
                         clock pessimism             -0.231     2.181    
                         clock uncertainty            0.185     2.365    
    SLICE_X80Y141        FDCE (Remov_fdce_C_CLR)     -0.067     2.298    CommonControlSignalGenerator/HoldGen/TriggerShift_reg[251]
  -------------------------------------------------------------------
                         required time                         -2.298    
                         arrival time                           2.907    
  -------------------------------------------------------------------
                         slack                                  0.608    

Slack (MET) :             0.608ns  (arrival time - required time)
  Source:                 Command/ResetMicrorocAcq/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CommonControlSignalGenerator/HoldGen/TriggerShift_reg[252]/CLR
                            (removal check against rising-edge clock Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm100M rise@0.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        1.082ns  (logic 0.186ns (17.185%)  route 0.896ns (82.815%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.411ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        0.558     1.824    Command/ResetMicrorocAcq/Clk
    SLICE_X44Y113        FDCE                                         r  Command/ResetMicrorocAcq/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y113        FDCE (Prop_fdce_C_Q)         0.141     1.965 f  Command/ResetMicrorocAcq/CommandOut_reg[0]/Q
                         net (fo=14, routed)          0.750     2.715    ClockGenerator/ForceMicrorocAcqReset
    SLICE_X80Y140        LUT2 (Prop_lut2_I1_O)        0.045     2.760 f  ClockGenerator/TriggerShift[255]_i_1/O
                         net (fo=64, routed)          0.146     2.907    CommonControlSignalGenerator/HoldGen/CommandOut_reg[0]_0
    SLICE_X80Y141        FDCE                                         f  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[252]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm100M rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         0.866     2.411    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X80Y141        FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[252]/C
                         clock pessimism             -0.231     2.181    
                         clock uncertainty            0.185     2.365    
    SLICE_X80Y141        FDCE (Remov_fdce_C_CLR)     -0.067     2.298    CommonControlSignalGenerator/HoldGen/TriggerShift_reg[252]
  -------------------------------------------------------------------
                         required time                         -2.298    
                         arrival time                           2.907    
  -------------------------------------------------------------------
                         slack                                  0.608    

Slack (MET) :             0.608ns  (arrival time - required time)
  Source:                 Command/ResetMicrorocAcq/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CommonControlSignalGenerator/HoldGen/TriggerShift_reg[253]/CLR
                            (removal check against rising-edge clock Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm100M rise@0.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        1.082ns  (logic 0.186ns (17.185%)  route 0.896ns (82.815%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.411ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        0.558     1.824    Command/ResetMicrorocAcq/Clk
    SLICE_X44Y113        FDCE                                         r  Command/ResetMicrorocAcq/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y113        FDCE (Prop_fdce_C_Q)         0.141     1.965 f  Command/ResetMicrorocAcq/CommandOut_reg[0]/Q
                         net (fo=14, routed)          0.750     2.715    ClockGenerator/ForceMicrorocAcqReset
    SLICE_X80Y140        LUT2 (Prop_lut2_I1_O)        0.045     2.760 f  ClockGenerator/TriggerShift[255]_i_1/O
                         net (fo=64, routed)          0.146     2.907    CommonControlSignalGenerator/HoldGen/CommandOut_reg[0]_0
    SLICE_X80Y141        FDCE                                         f  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[253]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm100M rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         0.866     2.411    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X80Y141        FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[253]/C
                         clock pessimism             -0.231     2.181    
                         clock uncertainty            0.185     2.365    
    SLICE_X80Y141        FDCE (Remov_fdce_C_CLR)     -0.067     2.298    CommonControlSignalGenerator/HoldGen/TriggerShift_reg[253]
  -------------------------------------------------------------------
                         required time                         -2.298    
                         arrival time                           2.907    
  -------------------------------------------------------------------
                         slack                                  0.608    

Slack (MET) :             0.608ns  (arrival time - required time)
  Source:                 Command/ResetMicrorocAcq/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CommonControlSignalGenerator/HoldGen/TriggerShift_reg[254]/CLR
                            (removal check against rising-edge clock Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm100M rise@0.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        1.082ns  (logic 0.186ns (17.185%)  route 0.896ns (82.815%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.411ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        0.558     1.824    Command/ResetMicrorocAcq/Clk
    SLICE_X44Y113        FDCE                                         r  Command/ResetMicrorocAcq/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y113        FDCE (Prop_fdce_C_Q)         0.141     1.965 f  Command/ResetMicrorocAcq/CommandOut_reg[0]/Q
                         net (fo=14, routed)          0.750     2.715    ClockGenerator/ForceMicrorocAcqReset
    SLICE_X80Y140        LUT2 (Prop_lut2_I1_O)        0.045     2.760 f  ClockGenerator/TriggerShift[255]_i_1/O
                         net (fo=64, routed)          0.146     2.907    CommonControlSignalGenerator/HoldGen/CommandOut_reg[0]_0
    SLICE_X80Y141        FDCE                                         f  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[254]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm100M rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         0.866     2.411    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X80Y141        FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[254]/C
                         clock pessimism             -0.231     2.181    
                         clock uncertainty            0.185     2.365    
    SLICE_X80Y141        FDCE (Remov_fdce_C_CLR)     -0.067     2.298    CommonControlSignalGenerator/HoldGen/TriggerShift_reg[254]
  -------------------------------------------------------------------
                         required time                         -2.298    
                         arrival time                           2.907    
  -------------------------------------------------------------------
                         slack                                  0.608    

Slack (MET) :             0.670ns  (arrival time - required time)
  Source:                 Command/ResetMicrorocAcq/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CommonControlSignalGenerator/HoldGen/TriggerShift_reg[198]/CLR
                            (removal check against rising-edge clock Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm100M rise@0.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        1.121ns  (logic 0.186ns (16.599%)  route 0.935ns (83.401%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.412ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        0.558     1.824    Command/ResetMicrorocAcq/Clk
    SLICE_X44Y113        FDCE                                         r  Command/ResetMicrorocAcq/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y113        FDCE (Prop_fdce_C_Q)         0.141     1.965 f  Command/ResetMicrorocAcq/CommandOut_reg[0]/Q
                         net (fo=14, routed)          0.750     2.715    ClockGenerator/ForceMicrorocAcqReset
    SLICE_X80Y140        LUT2 (Prop_lut2_I1_O)        0.045     2.760 f  ClockGenerator/TriggerShift[255]_i_1/O
                         net (fo=64, routed)          0.185     2.945    CommonControlSignalGenerator/HoldGen/CommandOut_reg[0]_0
    SLICE_X81Y146        FDCE                                         f  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[198]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm100M rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         0.867     2.412    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X81Y146        FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[198]/C
                         clock pessimism             -0.231     2.182    
                         clock uncertainty            0.185     2.366    
    SLICE_X81Y146        FDCE (Remov_fdce_C_CLR)     -0.092     2.274    CommonControlSignalGenerator/HoldGen/TriggerShift_reg[198]
  -------------------------------------------------------------------
                         required time                         -2.274    
                         arrival time                           2.945    
  -------------------------------------------------------------------
                         slack                                  0.670    

Slack (MET) :             0.670ns  (arrival time - required time)
  Source:                 Command/ResetMicrorocAcq/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CommonControlSignalGenerator/HoldGen/TriggerShift_reg[199]/CLR
                            (removal check against rising-edge clock Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm100M rise@0.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        1.121ns  (logic 0.186ns (16.599%)  route 0.935ns (83.401%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.412ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        0.558     1.824    Command/ResetMicrorocAcq/Clk
    SLICE_X44Y113        FDCE                                         r  Command/ResetMicrorocAcq/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y113        FDCE (Prop_fdce_C_Q)         0.141     1.965 f  Command/ResetMicrorocAcq/CommandOut_reg[0]/Q
                         net (fo=14, routed)          0.750     2.715    ClockGenerator/ForceMicrorocAcqReset
    SLICE_X80Y140        LUT2 (Prop_lut2_I1_O)        0.045     2.760 f  ClockGenerator/TriggerShift[255]_i_1/O
                         net (fo=64, routed)          0.185     2.945    CommonControlSignalGenerator/HoldGen/CommandOut_reg[0]_0
    SLICE_X81Y146        FDCE                                         f  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[199]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm100M rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         0.867     2.412    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X81Y146        FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[199]/C
                         clock pessimism             -0.231     2.182    
                         clock uncertainty            0.185     2.366    
    SLICE_X81Y146        FDCE (Remov_fdce_C_CLR)     -0.092     2.274    CommonControlSignalGenerator/HoldGen/TriggerShift_reg[199]
  -------------------------------------------------------------------
                         required time                         -2.274    
                         arrival time                           2.945    
  -------------------------------------------------------------------
                         slack                                  0.670    

Slack (MET) :             0.670ns  (arrival time - required time)
  Source:                 Command/ResetMicrorocAcq/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CommonControlSignalGenerator/HoldGen/TriggerShift_reg[200]/CLR
                            (removal check against rising-edge clock Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm100M rise@0.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        1.121ns  (logic 0.186ns (16.599%)  route 0.935ns (83.401%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.412ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        0.558     1.824    Command/ResetMicrorocAcq/Clk
    SLICE_X44Y113        FDCE                                         r  Command/ResetMicrorocAcq/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y113        FDCE (Prop_fdce_C_Q)         0.141     1.965 f  Command/ResetMicrorocAcq/CommandOut_reg[0]/Q
                         net (fo=14, routed)          0.750     2.715    ClockGenerator/ForceMicrorocAcqReset
    SLICE_X80Y140        LUT2 (Prop_lut2_I1_O)        0.045     2.760 f  ClockGenerator/TriggerShift[255]_i_1/O
                         net (fo=64, routed)          0.185     2.945    CommonControlSignalGenerator/HoldGen/CommandOut_reg[0]_0
    SLICE_X81Y146        FDCE                                         f  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[200]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm100M rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         0.867     2.412    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X81Y146        FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[200]/C
                         clock pessimism             -0.231     2.182    
                         clock uncertainty            0.185     2.366    
    SLICE_X81Y146        FDCE (Remov_fdce_C_CLR)     -0.092     2.274    CommonControlSignalGenerator/HoldGen/TriggerShift_reg[200]
  -------------------------------------------------------------------
                         required time                         -2.274    
                         arrival time                           2.945    
  -------------------------------------------------------------------
                         slack                                  0.670    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  Mmcm40M
  To Clock:  Mmcm40M

Setup :            0  Failing Endpoints,  Worst Slack       18.460ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.578ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.460ns  (required time - arrival time)
  Source:                 Command/SCurveTestReset/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Acquisition/MicrorocSCurveTest/SC_test_control/MicrorocDiscriminatorMaskInternal_reg[118]/PRE
                            (recovery check against rising-edge clock Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (Mmcm40M rise@25.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        5.911ns  (logic 0.548ns (9.271%)  route 5.363ns (90.729%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.125ns = ( 30.125 - 25.000 ) 
    Source Clock Delay      (SCD):    5.436ns
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.449     4.005    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     4.086 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        1.349     5.436    Command/SCurveTestReset/Clk
    SLICE_X56Y111        FDCE                                         r  Command/SCurveTestReset/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y111        FDCE (Prop_fdce_C_Q)         0.433     5.869 f  Command/SCurveTestReset/CommandOut_reg[0]/Q
                         net (fo=4, routed)           0.832     6.701    Acquisition/MicrorocSCurveTest/ResetSCurveTest_n
    SLICE_X48Y111        LUT2 (Prop_lut2_I1_O)        0.115     6.816 f  Acquisition/MicrorocSCurveTest/SC_test_control_i_1/O
                         net (fo=691, routed)         4.531    11.347    Acquisition/MicrorocSCurveTest/SC_test_control/Microroc_CTest_Chn_Out[63]_i_3_n_0
    SLICE_X31Y125        FDPE                                         f  Acquisition/MicrorocSCurveTest/SC_test_control/MicrorocDiscriminatorMaskInternal_reg[118]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)   25.000    25.000 r  
    K4                                                0.000    25.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    25.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    26.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.381    28.807    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    28.884 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        1.241    30.125    Acquisition/MicrorocSCurveTest/SC_test_control/Clk
    SLICE_X31Y125        FDPE                                         r  Acquisition/MicrorocSCurveTest/SC_test_control/MicrorocDiscriminatorMaskInternal_reg[118]/C
                         clock pessimism              0.209    30.333    
                         clock uncertainty           -0.065    30.269    
    SLICE_X31Y125        FDPE (Recov_fdpe_C_PRE)     -0.462    29.807    Acquisition/MicrorocSCurveTest/SC_test_control/MicrorocDiscriminatorMaskInternal_reg[118]
  -------------------------------------------------------------------
                         required time                         29.807    
                         arrival time                         -11.347    
  -------------------------------------------------------------------
                         slack                                 18.460    

Slack (MET) :             18.460ns  (required time - arrival time)
  Source:                 Command/SCurveTestReset/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Acquisition/MicrorocSCurveTest/SC_test_control/MicrorocDiscriminatorMaskInternal_reg[119]/PRE
                            (recovery check against rising-edge clock Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (Mmcm40M rise@25.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        5.911ns  (logic 0.548ns (9.271%)  route 5.363ns (90.729%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.125ns = ( 30.125 - 25.000 ) 
    Source Clock Delay      (SCD):    5.436ns
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.449     4.005    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     4.086 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        1.349     5.436    Command/SCurveTestReset/Clk
    SLICE_X56Y111        FDCE                                         r  Command/SCurveTestReset/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y111        FDCE (Prop_fdce_C_Q)         0.433     5.869 f  Command/SCurveTestReset/CommandOut_reg[0]/Q
                         net (fo=4, routed)           0.832     6.701    Acquisition/MicrorocSCurveTest/ResetSCurveTest_n
    SLICE_X48Y111        LUT2 (Prop_lut2_I1_O)        0.115     6.816 f  Acquisition/MicrorocSCurveTest/SC_test_control_i_1/O
                         net (fo=691, routed)         4.531    11.347    Acquisition/MicrorocSCurveTest/SC_test_control/Microroc_CTest_Chn_Out[63]_i_3_n_0
    SLICE_X31Y125        FDPE                                         f  Acquisition/MicrorocSCurveTest/SC_test_control/MicrorocDiscriminatorMaskInternal_reg[119]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)   25.000    25.000 r  
    K4                                                0.000    25.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    25.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    26.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.381    28.807    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    28.884 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        1.241    30.125    Acquisition/MicrorocSCurveTest/SC_test_control/Clk
    SLICE_X31Y125        FDPE                                         r  Acquisition/MicrorocSCurveTest/SC_test_control/MicrorocDiscriminatorMaskInternal_reg[119]/C
                         clock pessimism              0.209    30.333    
                         clock uncertainty           -0.065    30.269    
    SLICE_X31Y125        FDPE (Recov_fdpe_C_PRE)     -0.462    29.807    Acquisition/MicrorocSCurveTest/SC_test_control/MicrorocDiscriminatorMaskInternal_reg[119]
  -------------------------------------------------------------------
                         required time                         29.807    
                         arrival time                         -11.347    
  -------------------------------------------------------------------
                         slack                                 18.460    

Slack (MET) :             18.460ns  (required time - arrival time)
  Source:                 Command/SCurveTestReset/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Acquisition/MicrorocSCurveTest/SC_test_control/MicrorocDiscriminatorMaskInternal_reg[124]/PRE
                            (recovery check against rising-edge clock Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (Mmcm40M rise@25.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        5.911ns  (logic 0.548ns (9.271%)  route 5.363ns (90.729%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.125ns = ( 30.125 - 25.000 ) 
    Source Clock Delay      (SCD):    5.436ns
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.449     4.005    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     4.086 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        1.349     5.436    Command/SCurveTestReset/Clk
    SLICE_X56Y111        FDCE                                         r  Command/SCurveTestReset/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y111        FDCE (Prop_fdce_C_Q)         0.433     5.869 f  Command/SCurveTestReset/CommandOut_reg[0]/Q
                         net (fo=4, routed)           0.832     6.701    Acquisition/MicrorocSCurveTest/ResetSCurveTest_n
    SLICE_X48Y111        LUT2 (Prop_lut2_I1_O)        0.115     6.816 f  Acquisition/MicrorocSCurveTest/SC_test_control_i_1/O
                         net (fo=691, routed)         4.531    11.347    Acquisition/MicrorocSCurveTest/SC_test_control/Microroc_CTest_Chn_Out[63]_i_3_n_0
    SLICE_X31Y125        FDPE                                         f  Acquisition/MicrorocSCurveTest/SC_test_control/MicrorocDiscriminatorMaskInternal_reg[124]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)   25.000    25.000 r  
    K4                                                0.000    25.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    25.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    26.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.381    28.807    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    28.884 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        1.241    30.125    Acquisition/MicrorocSCurveTest/SC_test_control/Clk
    SLICE_X31Y125        FDPE                                         r  Acquisition/MicrorocSCurveTest/SC_test_control/MicrorocDiscriminatorMaskInternal_reg[124]/C
                         clock pessimism              0.209    30.333    
                         clock uncertainty           -0.065    30.269    
    SLICE_X31Y125        FDPE (Recov_fdpe_C_PRE)     -0.462    29.807    Acquisition/MicrorocSCurveTest/SC_test_control/MicrorocDiscriminatorMaskInternal_reg[124]
  -------------------------------------------------------------------
                         required time                         29.807    
                         arrival time                         -11.347    
  -------------------------------------------------------------------
                         slack                                 18.460    

Slack (MET) :             18.460ns  (required time - arrival time)
  Source:                 Command/SCurveTestReset/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Acquisition/MicrorocSCurveTest/SC_test_control/MicrorocDiscriminatorMaskInternal_reg[125]/PRE
                            (recovery check against rising-edge clock Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (Mmcm40M rise@25.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        5.911ns  (logic 0.548ns (9.271%)  route 5.363ns (90.729%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.125ns = ( 30.125 - 25.000 ) 
    Source Clock Delay      (SCD):    5.436ns
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.449     4.005    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     4.086 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        1.349     5.436    Command/SCurveTestReset/Clk
    SLICE_X56Y111        FDCE                                         r  Command/SCurveTestReset/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y111        FDCE (Prop_fdce_C_Q)         0.433     5.869 f  Command/SCurveTestReset/CommandOut_reg[0]/Q
                         net (fo=4, routed)           0.832     6.701    Acquisition/MicrorocSCurveTest/ResetSCurveTest_n
    SLICE_X48Y111        LUT2 (Prop_lut2_I1_O)        0.115     6.816 f  Acquisition/MicrorocSCurveTest/SC_test_control_i_1/O
                         net (fo=691, routed)         4.531    11.347    Acquisition/MicrorocSCurveTest/SC_test_control/Microroc_CTest_Chn_Out[63]_i_3_n_0
    SLICE_X31Y125        FDPE                                         f  Acquisition/MicrorocSCurveTest/SC_test_control/MicrorocDiscriminatorMaskInternal_reg[125]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)   25.000    25.000 r  
    K4                                                0.000    25.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    25.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    26.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.381    28.807    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    28.884 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        1.241    30.125    Acquisition/MicrorocSCurveTest/SC_test_control/Clk
    SLICE_X31Y125        FDPE                                         r  Acquisition/MicrorocSCurveTest/SC_test_control/MicrorocDiscriminatorMaskInternal_reg[125]/C
                         clock pessimism              0.209    30.333    
                         clock uncertainty           -0.065    30.269    
    SLICE_X31Y125        FDPE (Recov_fdpe_C_PRE)     -0.462    29.807    Acquisition/MicrorocSCurveTest/SC_test_control/MicrorocDiscriminatorMaskInternal_reg[125]
  -------------------------------------------------------------------
                         required time                         29.807    
                         arrival time                         -11.347    
  -------------------------------------------------------------------
                         slack                                 18.460    

Slack (MET) :             18.494ns  (required time - arrival time)
  Source:                 Command/SCurveTestReset/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Acquisition/MicrorocSCurveTest/SC_test_control/All_Chn_Param_reg[29]/CLR
                            (recovery check against rising-edge clock Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (Mmcm40M rise@25.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        5.911ns  (logic 0.548ns (9.271%)  route 5.363ns (90.729%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.125ns = ( 30.125 - 25.000 ) 
    Source Clock Delay      (SCD):    5.436ns
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.449     4.005    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     4.086 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        1.349     5.436    Command/SCurveTestReset/Clk
    SLICE_X56Y111        FDCE                                         r  Command/SCurveTestReset/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y111        FDCE (Prop_fdce_C_Q)         0.433     5.869 f  Command/SCurveTestReset/CommandOut_reg[0]/Q
                         net (fo=4, routed)           0.832     6.701    Acquisition/MicrorocSCurveTest/ResetSCurveTest_n
    SLICE_X48Y111        LUT2 (Prop_lut2_I1_O)        0.115     6.816 f  Acquisition/MicrorocSCurveTest/SC_test_control_i_1/O
                         net (fo=691, routed)         4.531    11.347    Acquisition/MicrorocSCurveTest/SC_test_control/Microroc_CTest_Chn_Out[63]_i_3_n_0
    SLICE_X30Y125        FDCE                                         f  Acquisition/MicrorocSCurveTest/SC_test_control/All_Chn_Param_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)   25.000    25.000 r  
    K4                                                0.000    25.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    25.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    26.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.381    28.807    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    28.884 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        1.241    30.125    Acquisition/MicrorocSCurveTest/SC_test_control/Clk
    SLICE_X30Y125        FDCE                                         r  Acquisition/MicrorocSCurveTest/SC_test_control/All_Chn_Param_reg[29]/C
                         clock pessimism              0.209    30.333    
                         clock uncertainty           -0.065    30.269    
    SLICE_X30Y125        FDCE (Recov_fdce_C_CLR)     -0.428    29.841    Acquisition/MicrorocSCurveTest/SC_test_control/All_Chn_Param_reg[29]
  -------------------------------------------------------------------
                         required time                         29.841    
                         arrival time                         -11.347    
  -------------------------------------------------------------------
                         slack                                 18.494    

Slack (MET) :             18.494ns  (required time - arrival time)
  Source:                 Command/SCurveTestReset/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Acquisition/MicrorocSCurveTest/SC_test_control/All_Chn_Param_reg[30]/CLR
                            (recovery check against rising-edge clock Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (Mmcm40M rise@25.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        5.911ns  (logic 0.548ns (9.271%)  route 5.363ns (90.729%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.125ns = ( 30.125 - 25.000 ) 
    Source Clock Delay      (SCD):    5.436ns
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.449     4.005    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     4.086 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        1.349     5.436    Command/SCurveTestReset/Clk
    SLICE_X56Y111        FDCE                                         r  Command/SCurveTestReset/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y111        FDCE (Prop_fdce_C_Q)         0.433     5.869 f  Command/SCurveTestReset/CommandOut_reg[0]/Q
                         net (fo=4, routed)           0.832     6.701    Acquisition/MicrorocSCurveTest/ResetSCurveTest_n
    SLICE_X48Y111        LUT2 (Prop_lut2_I1_O)        0.115     6.816 f  Acquisition/MicrorocSCurveTest/SC_test_control_i_1/O
                         net (fo=691, routed)         4.531    11.347    Acquisition/MicrorocSCurveTest/SC_test_control/Microroc_CTest_Chn_Out[63]_i_3_n_0
    SLICE_X30Y125        FDCE                                         f  Acquisition/MicrorocSCurveTest/SC_test_control/All_Chn_Param_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)   25.000    25.000 r  
    K4                                                0.000    25.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    25.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    26.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.381    28.807    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    28.884 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        1.241    30.125    Acquisition/MicrorocSCurveTest/SC_test_control/Clk
    SLICE_X30Y125        FDCE                                         r  Acquisition/MicrorocSCurveTest/SC_test_control/All_Chn_Param_reg[30]/C
                         clock pessimism              0.209    30.333    
                         clock uncertainty           -0.065    30.269    
    SLICE_X30Y125        FDCE (Recov_fdce_C_CLR)     -0.428    29.841    Acquisition/MicrorocSCurveTest/SC_test_control/All_Chn_Param_reg[30]
  -------------------------------------------------------------------
                         required time                         29.841    
                         arrival time                         -11.347    
  -------------------------------------------------------------------
                         slack                                 18.494    

Slack (MET) :             18.494ns  (required time - arrival time)
  Source:                 Command/SCurveTestReset/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Acquisition/MicrorocSCurveTest/SC_test_control/All_Chn_Param_reg[36]/CLR
                            (recovery check against rising-edge clock Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (Mmcm40M rise@25.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        5.911ns  (logic 0.548ns (9.271%)  route 5.363ns (90.729%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.125ns = ( 30.125 - 25.000 ) 
    Source Clock Delay      (SCD):    5.436ns
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.449     4.005    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     4.086 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        1.349     5.436    Command/SCurveTestReset/Clk
    SLICE_X56Y111        FDCE                                         r  Command/SCurveTestReset/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y111        FDCE (Prop_fdce_C_Q)         0.433     5.869 f  Command/SCurveTestReset/CommandOut_reg[0]/Q
                         net (fo=4, routed)           0.832     6.701    Acquisition/MicrorocSCurveTest/ResetSCurveTest_n
    SLICE_X48Y111        LUT2 (Prop_lut2_I1_O)        0.115     6.816 f  Acquisition/MicrorocSCurveTest/SC_test_control_i_1/O
                         net (fo=691, routed)         4.531    11.347    Acquisition/MicrorocSCurveTest/SC_test_control/Microroc_CTest_Chn_Out[63]_i_3_n_0
    SLICE_X30Y125        FDCE                                         f  Acquisition/MicrorocSCurveTest/SC_test_control/All_Chn_Param_reg[36]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)   25.000    25.000 r  
    K4                                                0.000    25.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    25.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    26.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.381    28.807    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    28.884 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        1.241    30.125    Acquisition/MicrorocSCurveTest/SC_test_control/Clk
    SLICE_X30Y125        FDCE                                         r  Acquisition/MicrorocSCurveTest/SC_test_control/All_Chn_Param_reg[36]/C
                         clock pessimism              0.209    30.333    
                         clock uncertainty           -0.065    30.269    
    SLICE_X30Y125        FDCE (Recov_fdce_C_CLR)     -0.428    29.841    Acquisition/MicrorocSCurveTest/SC_test_control/All_Chn_Param_reg[36]
  -------------------------------------------------------------------
                         required time                         29.841    
                         arrival time                         -11.347    
  -------------------------------------------------------------------
                         slack                                 18.494    

Slack (MET) :             18.508ns  (required time - arrival time)
  Source:                 Command/SCurveTestReset/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Acquisition/MicrorocSCurveTest/SC_test_control/Microroc_Discriminator_Mask_reg[100]/CLR
                            (recovery check against rising-edge clock Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (Mmcm40M rise@25.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        5.834ns  (logic 0.548ns (9.393%)  route 5.286ns (90.607%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.135ns = ( 30.135 - 25.000 ) 
    Source Clock Delay      (SCD):    5.436ns
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.449     4.005    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     4.086 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        1.349     5.436    Command/SCurveTestReset/Clk
    SLICE_X56Y111        FDCE                                         r  Command/SCurveTestReset/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y111        FDCE (Prop_fdce_C_Q)         0.433     5.869 f  Command/SCurveTestReset/CommandOut_reg[0]/Q
                         net (fo=4, routed)           0.832     6.701    Acquisition/MicrorocSCurveTest/ResetSCurveTest_n
    SLICE_X48Y111        LUT2 (Prop_lut2_I1_O)        0.115     6.816 f  Acquisition/MicrorocSCurveTest/SC_test_control_i_1/O
                         net (fo=691, routed)         4.454    11.270    Acquisition/MicrorocSCurveTest/SC_test_control/Microroc_CTest_Chn_Out[63]_i_3_n_0
    SLICE_X28Y133        FDCE                                         f  Acquisition/MicrorocSCurveTest/SC_test_control/Microroc_Discriminator_Mask_reg[100]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)   25.000    25.000 r  
    K4                                                0.000    25.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    25.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    26.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.381    28.807    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    28.884 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        1.251    30.135    Acquisition/MicrorocSCurveTest/SC_test_control/Clk
    SLICE_X28Y133        FDCE                                         r  Acquisition/MicrorocSCurveTest/SC_test_control/Microroc_Discriminator_Mask_reg[100]/C
                         clock pessimism              0.209    30.343    
                         clock uncertainty           -0.065    30.279    
    SLICE_X28Y133        FDCE (Recov_fdce_C_CLR)     -0.501    29.778    Acquisition/MicrorocSCurveTest/SC_test_control/Microroc_Discriminator_Mask_reg[100]
  -------------------------------------------------------------------
                         required time                         29.778    
                         arrival time                         -11.270    
  -------------------------------------------------------------------
                         slack                                 18.508    

Slack (MET) :             18.508ns  (required time - arrival time)
  Source:                 Command/SCurveTestReset/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Acquisition/MicrorocSCurveTest/SC_test_control/Microroc_Discriminator_Mask_reg[87]/CLR
                            (recovery check against rising-edge clock Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (Mmcm40M rise@25.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        5.834ns  (logic 0.548ns (9.393%)  route 5.286ns (90.607%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.135ns = ( 30.135 - 25.000 ) 
    Source Clock Delay      (SCD):    5.436ns
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.449     4.005    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     4.086 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        1.349     5.436    Command/SCurveTestReset/Clk
    SLICE_X56Y111        FDCE                                         r  Command/SCurveTestReset/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y111        FDCE (Prop_fdce_C_Q)         0.433     5.869 f  Command/SCurveTestReset/CommandOut_reg[0]/Q
                         net (fo=4, routed)           0.832     6.701    Acquisition/MicrorocSCurveTest/ResetSCurveTest_n
    SLICE_X48Y111        LUT2 (Prop_lut2_I1_O)        0.115     6.816 f  Acquisition/MicrorocSCurveTest/SC_test_control_i_1/O
                         net (fo=691, routed)         4.454    11.270    Acquisition/MicrorocSCurveTest/SC_test_control/Microroc_CTest_Chn_Out[63]_i_3_n_0
    SLICE_X28Y133        FDCE                                         f  Acquisition/MicrorocSCurveTest/SC_test_control/Microroc_Discriminator_Mask_reg[87]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)   25.000    25.000 r  
    K4                                                0.000    25.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    25.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    26.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.381    28.807    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    28.884 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        1.251    30.135    Acquisition/MicrorocSCurveTest/SC_test_control/Clk
    SLICE_X28Y133        FDCE                                         r  Acquisition/MicrorocSCurveTest/SC_test_control/Microroc_Discriminator_Mask_reg[87]/C
                         clock pessimism              0.209    30.343    
                         clock uncertainty           -0.065    30.279    
    SLICE_X28Y133        FDCE (Recov_fdce_C_CLR)     -0.501    29.778    Acquisition/MicrorocSCurveTest/SC_test_control/Microroc_Discriminator_Mask_reg[87]
  -------------------------------------------------------------------
                         required time                         29.778    
                         arrival time                         -11.270    
  -------------------------------------------------------------------
                         slack                                 18.508    

Slack (MET) :             18.508ns  (required time - arrival time)
  Source:                 Command/SCurveTestReset/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Acquisition/MicrorocSCurveTest/SC_test_control/Microroc_Discriminator_Mask_reg[88]/CLR
                            (recovery check against rising-edge clock Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (Mmcm40M rise@25.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        5.834ns  (logic 0.548ns (9.393%)  route 5.286ns (90.607%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.135ns = ( 30.135 - 25.000 ) 
    Source Clock Delay      (SCD):    5.436ns
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.449     4.005    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     4.086 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        1.349     5.436    Command/SCurveTestReset/Clk
    SLICE_X56Y111        FDCE                                         r  Command/SCurveTestReset/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y111        FDCE (Prop_fdce_C_Q)         0.433     5.869 f  Command/SCurveTestReset/CommandOut_reg[0]/Q
                         net (fo=4, routed)           0.832     6.701    Acquisition/MicrorocSCurveTest/ResetSCurveTest_n
    SLICE_X48Y111        LUT2 (Prop_lut2_I1_O)        0.115     6.816 f  Acquisition/MicrorocSCurveTest/SC_test_control_i_1/O
                         net (fo=691, routed)         4.454    11.270    Acquisition/MicrorocSCurveTest/SC_test_control/Microroc_CTest_Chn_Out[63]_i_3_n_0
    SLICE_X28Y133        FDCE                                         f  Acquisition/MicrorocSCurveTest/SC_test_control/Microroc_Discriminator_Mask_reg[88]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)   25.000    25.000 r  
    K4                                                0.000    25.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    25.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    26.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.381    28.807    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    28.884 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        1.251    30.135    Acquisition/MicrorocSCurveTest/SC_test_control/Clk
    SLICE_X28Y133        FDCE                                         r  Acquisition/MicrorocSCurveTest/SC_test_control/Microroc_Discriminator_Mask_reg[88]/C
                         clock pessimism              0.209    30.343    
                         clock uncertainty           -0.065    30.279    
    SLICE_X28Y133        FDCE (Recov_fdce_C_CLR)     -0.501    29.778    Acquisition/MicrorocSCurveTest/SC_test_control/Microroc_Discriminator_Mask_reg[88]
  -------------------------------------------------------------------
                         required time                         29.778    
                         arrival time                         -11.270    
  -------------------------------------------------------------------
                         slack                                 18.508    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.578ns  (arrival time - required time)
  Source:                 Acquisition/MicrorocSCurveTest/SC_test_control/SCurve_Test_Done_reg/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Command/SweepTestStartStopSet/CommandOut_reg[0]/CLR
                            (removal check against rising-edge clock Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm40M rise@0.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        0.751ns  (logic 0.186ns (24.779%)  route 0.565ns (75.221%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.372ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        0.558     1.824    Acquisition/MicrorocSCurveTest/SC_test_control/Clk
    SLICE_X48Y111        FDCE                                         r  Acquisition/MicrorocSCurveTest/SC_test_control/SCurve_Test_Done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y111        FDCE (Prop_fdce_C_Q)         0.141     1.965 f  Acquisition/MicrorocSCurveTest/SC_test_control/SCurve_Test_Done_reg/Q
                         net (fo=3, routed)           0.449     2.414    Command/SweepTestStartStopSet/SweepTestDone
    SLICE_X57Y108        LUT3 (Prop_lut3_I1_O)        0.045     2.459 f  Command/SweepTestStartStopSet/CommandOut[0]_i_2__5/O
                         net (fo=1, routed)           0.116     2.575    Command/SweepTestStartStopSet/CommandOut[0]_i_2__5_n_0
    SLICE_X57Y108        FDCE                                         f  Command/SweepTestStartStopSet/CommandOut_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        0.828     2.372    Command/SweepTestStartStopSet/Clk
    SLICE_X57Y108        FDCE                                         r  Command/SweepTestStartStopSet/CommandOut_reg[0]/C
                         clock pessimism             -0.283     2.089    
    SLICE_X57Y108        FDCE (Remov_fdce_C_CLR)     -0.092     1.997    Command/SweepTestStartStopSet/CommandOut_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.997    
                         arrival time                           2.575    
  -------------------------------------------------------------------
                         slack                                  0.578    

Slack (MET) :             0.674ns  (arrival time - required time)
  Source:                 Command/SCurveTestReset/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Acquisition/MicrorocSCurveTest/SC_test_control/SCurve_Test_Done_reg/CLR
                            (removal check against rising-edge clock Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm40M rise@0.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        0.782ns  (logic 0.207ns (26.467%)  route 0.575ns (73.533%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.373ns
    Source Clock Delay      (SCD):    1.823ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        0.557     1.823    Command/SCurveTestReset/Clk
    SLICE_X56Y111        FDCE                                         r  Command/SCurveTestReset/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y111        FDCE (Prop_fdce_C_Q)         0.164     1.987 f  Command/SCurveTestReset/CommandOut_reg[0]/Q
                         net (fo=4, routed)           0.370     2.357    Acquisition/MicrorocSCurveTest/ResetSCurveTest_n
    SLICE_X48Y111        LUT2 (Prop_lut2_I1_O)        0.043     2.400 f  Acquisition/MicrorocSCurveTest/SC_test_control_i_1/O
                         net (fo=691, routed)         0.205     2.605    Acquisition/MicrorocSCurveTest/SC_test_control/Microroc_CTest_Chn_Out[63]_i_3_n_0
    SLICE_X48Y111        FDCE                                         f  Acquisition/MicrorocSCurveTest/SC_test_control/SCurve_Test_Done_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        0.829     2.373    Acquisition/MicrorocSCurveTest/SC_test_control/Clk
    SLICE_X48Y111        FDCE                                         r  Acquisition/MicrorocSCurveTest/SC_test_control/SCurve_Test_Done_reg/C
                         clock pessimism             -0.283     2.090    
    SLICE_X48Y111        FDCE (Remov_fdce_C_CLR)     -0.159     1.931    Acquisition/MicrorocSCurveTest/SC_test_control/SCurve_Test_Done_reg
  -------------------------------------------------------------------
                         required time                         -1.931    
                         arrival time                           2.605    
  -------------------------------------------------------------------
                         slack                                  0.674    

Slack (MET) :             0.690ns  (arrival time - required time)
  Source:                 Command/SCurveTestReset/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Acquisition/MicrorocSCurveTest/SC_test_control/SCurveTestDataoutEnable_reg/CLR
                            (removal check against rising-edge clock Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm40M rise@0.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        0.794ns  (logic 0.207ns (26.057%)  route 0.587ns (73.943%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.370ns
    Source Clock Delay      (SCD):    1.823ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        0.557     1.823    Command/SCurveTestReset/Clk
    SLICE_X56Y111        FDCE                                         r  Command/SCurveTestReset/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y111        FDCE (Prop_fdce_C_Q)         0.164     1.987 f  Command/SCurveTestReset/CommandOut_reg[0]/Q
                         net (fo=4, routed)           0.370     2.357    Acquisition/MicrorocSCurveTest/ResetSCurveTest_n
    SLICE_X48Y111        LUT2 (Prop_lut2_I1_O)        0.043     2.400 f  Acquisition/MicrorocSCurveTest/SC_test_control_i_1/O
                         net (fo=691, routed)         0.217     2.618    Acquisition/MicrorocSCurveTest/SC_test_control/Microroc_CTest_Chn_Out[63]_i_3_n_0
    SLICE_X48Y113        FDCE                                         f  Acquisition/MicrorocSCurveTest/SC_test_control/SCurveTestDataoutEnable_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        0.826     2.370    Acquisition/MicrorocSCurveTest/SC_test_control/Clk
    SLICE_X48Y113        FDCE                                         r  Acquisition/MicrorocSCurveTest/SC_test_control/SCurveTestDataoutEnable_reg/C
                         clock pessimism             -0.283     2.087    
    SLICE_X48Y113        FDCE (Remov_fdce_C_CLR)     -0.159     1.928    Acquisition/MicrorocSCurveTest/SC_test_control/SCurveTestDataoutEnable_reg
  -------------------------------------------------------------------
                         required time                         -1.928    
                         arrival time                           2.618    
  -------------------------------------------------------------------
                         slack                                  0.690    

Slack (MET) :             0.690ns  (arrival time - required time)
  Source:                 Command/SCurveTestReset/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Acquisition/MicrorocSCurveTest/SC_test_control/State_reg[1]/CLR
                            (removal check against rising-edge clock Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm40M rise@0.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        0.794ns  (logic 0.207ns (26.057%)  route 0.587ns (73.943%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.370ns
    Source Clock Delay      (SCD):    1.823ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        0.557     1.823    Command/SCurveTestReset/Clk
    SLICE_X56Y111        FDCE                                         r  Command/SCurveTestReset/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y111        FDCE (Prop_fdce_C_Q)         0.164     1.987 f  Command/SCurveTestReset/CommandOut_reg[0]/Q
                         net (fo=4, routed)           0.370     2.357    Acquisition/MicrorocSCurveTest/ResetSCurveTest_n
    SLICE_X48Y111        LUT2 (Prop_lut2_I1_O)        0.043     2.400 f  Acquisition/MicrorocSCurveTest/SC_test_control_i_1/O
                         net (fo=691, routed)         0.217     2.618    Acquisition/MicrorocSCurveTest/SC_test_control/Microroc_CTest_Chn_Out[63]_i_3_n_0
    SLICE_X48Y113        FDCE                                         f  Acquisition/MicrorocSCurveTest/SC_test_control/State_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        0.826     2.370    Acquisition/MicrorocSCurveTest/SC_test_control/Clk
    SLICE_X48Y113        FDCE                                         r  Acquisition/MicrorocSCurveTest/SC_test_control/State_reg[1]/C
                         clock pessimism             -0.283     2.087    
    SLICE_X48Y113        FDCE (Remov_fdce_C_CLR)     -0.159     1.928    Acquisition/MicrorocSCurveTest/SC_test_control/State_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.928    
                         arrival time                           2.618    
  -------------------------------------------------------------------
                         slack                                  0.690    

Slack (MET) :             0.690ns  (arrival time - required time)
  Source:                 Command/SCurveTestReset/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Acquisition/MicrorocSCurveTest/SC_test_control/State_reg[2]/CLR
                            (removal check against rising-edge clock Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm40M rise@0.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        0.794ns  (logic 0.207ns (26.057%)  route 0.587ns (73.943%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.370ns
    Source Clock Delay      (SCD):    1.823ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        0.557     1.823    Command/SCurveTestReset/Clk
    SLICE_X56Y111        FDCE                                         r  Command/SCurveTestReset/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y111        FDCE (Prop_fdce_C_Q)         0.164     1.987 f  Command/SCurveTestReset/CommandOut_reg[0]/Q
                         net (fo=4, routed)           0.370     2.357    Acquisition/MicrorocSCurveTest/ResetSCurveTest_n
    SLICE_X48Y111        LUT2 (Prop_lut2_I1_O)        0.043     2.400 f  Acquisition/MicrorocSCurveTest/SC_test_control_i_1/O
                         net (fo=691, routed)         0.217     2.618    Acquisition/MicrorocSCurveTest/SC_test_control/Microroc_CTest_Chn_Out[63]_i_3_n_0
    SLICE_X48Y113        FDCE                                         f  Acquisition/MicrorocSCurveTest/SC_test_control/State_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        0.826     2.370    Acquisition/MicrorocSCurveTest/SC_test_control/Clk
    SLICE_X48Y113        FDCE                                         r  Acquisition/MicrorocSCurveTest/SC_test_control/State_reg[2]/C
                         clock pessimism             -0.283     2.087    
    SLICE_X48Y113        FDCE (Remov_fdce_C_CLR)     -0.159     1.928    Acquisition/MicrorocSCurveTest/SC_test_control/State_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.928    
                         arrival time                           2.618    
  -------------------------------------------------------------------
                         slack                                  0.690    

Slack (MET) :             0.690ns  (arrival time - required time)
  Source:                 Command/SCurveTestReset/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Acquisition/MicrorocSCurveTest/SC_test_control/State_reg[4]/CLR
                            (removal check against rising-edge clock Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm40M rise@0.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        0.794ns  (logic 0.207ns (26.057%)  route 0.587ns (73.943%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.370ns
    Source Clock Delay      (SCD):    1.823ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        0.557     1.823    Command/SCurveTestReset/Clk
    SLICE_X56Y111        FDCE                                         r  Command/SCurveTestReset/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y111        FDCE (Prop_fdce_C_Q)         0.164     1.987 f  Command/SCurveTestReset/CommandOut_reg[0]/Q
                         net (fo=4, routed)           0.370     2.357    Acquisition/MicrorocSCurveTest/ResetSCurveTest_n
    SLICE_X48Y111        LUT2 (Prop_lut2_I1_O)        0.043     2.400 f  Acquisition/MicrorocSCurveTest/SC_test_control_i_1/O
                         net (fo=691, routed)         0.217     2.618    Acquisition/MicrorocSCurveTest/SC_test_control/Microroc_CTest_Chn_Out[63]_i_3_n_0
    SLICE_X48Y113        FDCE                                         f  Acquisition/MicrorocSCurveTest/SC_test_control/State_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        0.826     2.370    Acquisition/MicrorocSCurveTest/SC_test_control/Clk
    SLICE_X48Y113        FDCE                                         r  Acquisition/MicrorocSCurveTest/SC_test_control/State_reg[4]/C
                         clock pessimism             -0.283     2.087    
    SLICE_X48Y113        FDCE (Remov_fdce_C_CLR)     -0.159     1.928    Acquisition/MicrorocSCurveTest/SC_test_control/State_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.928    
                         arrival time                           2.618    
  -------------------------------------------------------------------
                         slack                                  0.690    

Slack (MET) :             0.696ns  (arrival time - required time)
  Source:                 Command/ResetMicrorocAcq/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            MicrorocChain1/MicrorocDaq/SlaveDaqControl/StartReadout_reg/CLR
                            (removal check against rising-edge clock Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm40M rise@0.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        0.884ns  (logic 0.186ns (21.044%)  route 0.698ns (78.956%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.383ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        0.558     1.824    Command/ResetMicrorocAcq/Clk
    SLICE_X44Y113        FDCE                                         r  Command/ResetMicrorocAcq/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y113        FDCE (Prop_fdce_C_Q)         0.141     1.965 f  Command/ResetMicrorocAcq/CommandOut_reg[0]/Q
                         net (fo=14, routed)          0.520     2.485    ClockGenerator/ForceMicrorocAcqReset
    SLICE_X50Y102        LUT2 (Prop_lut2_I0_O)        0.045     2.530 f  ClockGenerator/FSM_sequential_State[4]_i_2__2/O
                         net (fo=107, routed)         0.178     2.708    MicrorocChain1/MicrorocDaq/SlaveDaqControl/CommandOut_reg[0]_2
    SLICE_X47Y98         FDCE                                         f  MicrorocChain1/MicrorocDaq/SlaveDaqControl/StartReadout_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        0.838     2.383    MicrorocChain1/MicrorocDaq/SlaveDaqControl/Clk
    SLICE_X47Y98         FDCE                                         r  MicrorocChain1/MicrorocDaq/SlaveDaqControl/StartReadout_reg/C
                         clock pessimism             -0.278     2.104    
    SLICE_X47Y98         FDCE (Remov_fdce_C_CLR)     -0.092     2.012    MicrorocChain1/MicrorocDaq/SlaveDaqControl/StartReadout_reg
  -------------------------------------------------------------------
                         required time                         -2.012    
                         arrival time                           2.708    
  -------------------------------------------------------------------
                         slack                                  0.696    

Slack (MET) :             0.710ns  (arrival time - required time)
  Source:                 Command/SCurveTestReset/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Acquisition/MicrorocSCurveTest/SC_test_control/SCurveTestDataout_reg[0]/CLR
                            (removal check against rising-edge clock Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm40M rise@0.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        0.841ns  (logic 0.207ns (24.620%)  route 0.634ns (75.380%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.371ns
    Source Clock Delay      (SCD):    1.823ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        0.557     1.823    Command/SCurveTestReset/Clk
    SLICE_X56Y111        FDCE                                         r  Command/SCurveTestReset/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y111        FDCE (Prop_fdce_C_Q)         0.164     1.987 f  Command/SCurveTestReset/CommandOut_reg[0]/Q
                         net (fo=4, routed)           0.370     2.357    Acquisition/MicrorocSCurveTest/ResetSCurveTest_n
    SLICE_X48Y111        LUT2 (Prop_lut2_I1_O)        0.043     2.400 f  Acquisition/MicrorocSCurveTest/SC_test_control_i_1/O
                         net (fo=691, routed)         0.264     2.664    Acquisition/MicrorocSCurveTest/SC_test_control/Microroc_CTest_Chn_Out[63]_i_3_n_0
    SLICE_X50Y111        FDCE                                         f  Acquisition/MicrorocSCurveTest/SC_test_control/SCurveTestDataout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        0.827     2.371    Acquisition/MicrorocSCurveTest/SC_test_control/Clk
    SLICE_X50Y111        FDCE                                         r  Acquisition/MicrorocSCurveTest/SC_test_control/SCurveTestDataout_reg[0]/C
                         clock pessimism             -0.283     2.088    
    SLICE_X50Y111        FDCE (Remov_fdce_C_CLR)     -0.134     1.954    Acquisition/MicrorocSCurveTest/SC_test_control/SCurveTestDataout_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.954    
                         arrival time                           2.664    
  -------------------------------------------------------------------
                         slack                                  0.710    

Slack (MET) :             0.710ns  (arrival time - required time)
  Source:                 Command/SCurveTestReset/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Acquisition/MicrorocSCurveTest/SC_test_control/SCurveTestDataout_reg[1]/CLR
                            (removal check against rising-edge clock Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm40M rise@0.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        0.841ns  (logic 0.207ns (24.620%)  route 0.634ns (75.380%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.371ns
    Source Clock Delay      (SCD):    1.823ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        0.557     1.823    Command/SCurveTestReset/Clk
    SLICE_X56Y111        FDCE                                         r  Command/SCurveTestReset/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y111        FDCE (Prop_fdce_C_Q)         0.164     1.987 f  Command/SCurveTestReset/CommandOut_reg[0]/Q
                         net (fo=4, routed)           0.370     2.357    Acquisition/MicrorocSCurveTest/ResetSCurveTest_n
    SLICE_X48Y111        LUT2 (Prop_lut2_I1_O)        0.043     2.400 f  Acquisition/MicrorocSCurveTest/SC_test_control_i_1/O
                         net (fo=691, routed)         0.264     2.664    Acquisition/MicrorocSCurveTest/SC_test_control/Microroc_CTest_Chn_Out[63]_i_3_n_0
    SLICE_X50Y111        FDCE                                         f  Acquisition/MicrorocSCurveTest/SC_test_control/SCurveTestDataout_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        0.827     2.371    Acquisition/MicrorocSCurveTest/SC_test_control/Clk
    SLICE_X50Y111        FDCE                                         r  Acquisition/MicrorocSCurveTest/SC_test_control/SCurveTestDataout_reg[1]/C
                         clock pessimism             -0.283     2.088    
    SLICE_X50Y111        FDCE (Remov_fdce_C_CLR)     -0.134     1.954    Acquisition/MicrorocSCurveTest/SC_test_control/SCurveTestDataout_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.954    
                         arrival time                           2.664    
  -------------------------------------------------------------------
                         slack                                  0.710    

Slack (MET) :             0.710ns  (arrival time - required time)
  Source:                 Command/SCurveTestReset/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Acquisition/MicrorocSCurveTest/SC_test_control/SCurveTestDataout_reg[2]/CLR
                            (removal check against rising-edge clock Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm40M rise@0.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        0.841ns  (logic 0.207ns (24.620%)  route 0.634ns (75.380%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.371ns
    Source Clock Delay      (SCD):    1.823ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        0.557     1.823    Command/SCurveTestReset/Clk
    SLICE_X56Y111        FDCE                                         r  Command/SCurveTestReset/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y111        FDCE (Prop_fdce_C_Q)         0.164     1.987 f  Command/SCurveTestReset/CommandOut_reg[0]/Q
                         net (fo=4, routed)           0.370     2.357    Acquisition/MicrorocSCurveTest/ResetSCurveTest_n
    SLICE_X48Y111        LUT2 (Prop_lut2_I1_O)        0.043     2.400 f  Acquisition/MicrorocSCurveTest/SC_test_control_i_1/O
                         net (fo=691, routed)         0.264     2.664    Acquisition/MicrorocSCurveTest/SC_test_control/Microroc_CTest_Chn_Out[63]_i_3_n_0
    SLICE_X50Y111        FDCE                                         f  Acquisition/MicrorocSCurveTest/SC_test_control/SCurveTestDataout_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        0.827     2.371    Acquisition/MicrorocSCurveTest/SC_test_control/Clk
    SLICE_X50Y111        FDCE                                         r  Acquisition/MicrorocSCurveTest/SC_test_control/SCurveTestDataout_reg[2]/C
                         clock pessimism             -0.283     2.088    
    SLICE_X50Y111        FDCE (Remov_fdce_C_CLR)     -0.134     1.954    Acquisition/MicrorocSCurveTest/SC_test_control/SCurveTestDataout_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.954    
                         arrival time                           2.664    
  -------------------------------------------------------------------
                         slack                                  0.710    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  Mmcm40M
  To Clock:  Mmcm5M

Setup :            0  Failing Endpoints,  Worst Slack       21.107ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.370ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             21.107ns  (required time - arrival time)
  Source:                 Command/SCurveTestReset/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[16]/CLR
                            (recovery check against rising-edge clock Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (Mmcm5M rise@200.000ns - Mmcm40M rise@175.000ns)
  Data Path Delay:        3.078ns  (logic 0.548ns (17.804%)  route 2.530ns (82.196%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.122ns = ( 205.122 - 200.000 ) 
    Source Clock Delay      (SCD):    5.436ns = ( 180.436 - 175.000 ) 
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)  175.000   175.000 r  
    K4                                                0.000   175.000 r  Clk40M (IN)
                         net (fo=0)                   0.000   175.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415   176.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065   177.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077   177.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.449   179.005    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081   179.086 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        1.349   180.436    Command/SCurveTestReset/Clk
    SLICE_X56Y111        FDCE                                         r  Command/SCurveTestReset/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y111        FDCE (Prop_fdce_C_Q)         0.433   180.869 f  Command/SCurveTestReset/CommandOut_reg[0]/Q
                         net (fo=4, routed)           0.832   181.701    Acquisition/MicrorocSCurveTest/ResetSCurveTest_n
    SLICE_X48Y111        LUT2 (Prop_lut2_I1_O)        0.115   181.816 f  Acquisition/MicrorocSCurveTest/SC_test_control_i_1/O
                         net (fo=691, routed)         1.698   183.514    Acquisition/MicrorocSCurveTest/SC_test_control/Microroc_CTest_Chn_Out[63]_i_3_n_0
    SLICE_X46Y120        FDCE                                         f  Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M rise edge)   200.000   200.000 r  
    K4                                                0.000   200.000 r  Clk40M (IN)
                         net (fo=0)                   0.000   200.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349   201.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.381   203.807    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077   203.884 r  ClockGenerator/BUFG_5M/O
                         net (fo=403, routed)         1.238   205.122    Acquisition/MicrorocSCurveTest/SC_test_control/Clk5M
    SLICE_X46Y120        FDCE                                         r  Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[16]/C
                         clock pessimism              0.131   205.253    
                         clock uncertainty           -0.205   205.049    
    SLICE_X46Y120        FDCE (Recov_fdce_C_CLR)     -0.428   204.621    Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[16]
  -------------------------------------------------------------------
                         required time                        204.621    
                         arrival time                        -183.514    
  -------------------------------------------------------------------
                         slack                                 21.107    

Slack (MET) :             21.107ns  (required time - arrival time)
  Source:                 Command/SCurveTestReset/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[17]/CLR
                            (recovery check against rising-edge clock Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (Mmcm5M rise@200.000ns - Mmcm40M rise@175.000ns)
  Data Path Delay:        3.078ns  (logic 0.548ns (17.804%)  route 2.530ns (82.196%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.122ns = ( 205.122 - 200.000 ) 
    Source Clock Delay      (SCD):    5.436ns = ( 180.436 - 175.000 ) 
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)  175.000   175.000 r  
    K4                                                0.000   175.000 r  Clk40M (IN)
                         net (fo=0)                   0.000   175.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415   176.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065   177.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077   177.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.449   179.005    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081   179.086 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        1.349   180.436    Command/SCurveTestReset/Clk
    SLICE_X56Y111        FDCE                                         r  Command/SCurveTestReset/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y111        FDCE (Prop_fdce_C_Q)         0.433   180.869 f  Command/SCurveTestReset/CommandOut_reg[0]/Q
                         net (fo=4, routed)           0.832   181.701    Acquisition/MicrorocSCurveTest/ResetSCurveTest_n
    SLICE_X48Y111        LUT2 (Prop_lut2_I1_O)        0.115   181.816 f  Acquisition/MicrorocSCurveTest/SC_test_control_i_1/O
                         net (fo=691, routed)         1.698   183.514    Acquisition/MicrorocSCurveTest/SC_test_control/Microroc_CTest_Chn_Out[63]_i_3_n_0
    SLICE_X46Y120        FDCE                                         f  Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M rise edge)   200.000   200.000 r  
    K4                                                0.000   200.000 r  Clk40M (IN)
                         net (fo=0)                   0.000   200.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349   201.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.381   203.807    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077   203.884 r  ClockGenerator/BUFG_5M/O
                         net (fo=403, routed)         1.238   205.122    Acquisition/MicrorocSCurveTest/SC_test_control/Clk5M
    SLICE_X46Y120        FDCE                                         r  Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[17]/C
                         clock pessimism              0.131   205.253    
                         clock uncertainty           -0.205   205.049    
    SLICE_X46Y120        FDCE (Recov_fdce_C_CLR)     -0.428   204.621    Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[17]
  -------------------------------------------------------------------
                         required time                        204.621    
                         arrival time                        -183.514    
  -------------------------------------------------------------------
                         slack                                 21.107    

Slack (MET) :             21.107ns  (required time - arrival time)
  Source:                 Command/SCurveTestReset/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[18]/CLR
                            (recovery check against rising-edge clock Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (Mmcm5M rise@200.000ns - Mmcm40M rise@175.000ns)
  Data Path Delay:        3.078ns  (logic 0.548ns (17.804%)  route 2.530ns (82.196%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.122ns = ( 205.122 - 200.000 ) 
    Source Clock Delay      (SCD):    5.436ns = ( 180.436 - 175.000 ) 
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)  175.000   175.000 r  
    K4                                                0.000   175.000 r  Clk40M (IN)
                         net (fo=0)                   0.000   175.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415   176.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065   177.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077   177.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.449   179.005    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081   179.086 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        1.349   180.436    Command/SCurveTestReset/Clk
    SLICE_X56Y111        FDCE                                         r  Command/SCurveTestReset/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y111        FDCE (Prop_fdce_C_Q)         0.433   180.869 f  Command/SCurveTestReset/CommandOut_reg[0]/Q
                         net (fo=4, routed)           0.832   181.701    Acquisition/MicrorocSCurveTest/ResetSCurveTest_n
    SLICE_X48Y111        LUT2 (Prop_lut2_I1_O)        0.115   181.816 f  Acquisition/MicrorocSCurveTest/SC_test_control_i_1/O
                         net (fo=691, routed)         1.698   183.514    Acquisition/MicrorocSCurveTest/SC_test_control/Microroc_CTest_Chn_Out[63]_i_3_n_0
    SLICE_X46Y120        FDCE                                         f  Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M rise edge)   200.000   200.000 r  
    K4                                                0.000   200.000 r  Clk40M (IN)
                         net (fo=0)                   0.000   200.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349   201.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.381   203.807    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077   203.884 r  ClockGenerator/BUFG_5M/O
                         net (fo=403, routed)         1.238   205.122    Acquisition/MicrorocSCurveTest/SC_test_control/Clk5M
    SLICE_X46Y120        FDCE                                         r  Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[18]/C
                         clock pessimism              0.131   205.253    
                         clock uncertainty           -0.205   205.049    
    SLICE_X46Y120        FDCE (Recov_fdce_C_CLR)     -0.428   204.621    Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[18]
  -------------------------------------------------------------------
                         required time                        204.621    
                         arrival time                        -183.514    
  -------------------------------------------------------------------
                         slack                                 21.107    

Slack (MET) :             21.107ns  (required time - arrival time)
  Source:                 Command/SCurveTestReset/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[19]/CLR
                            (recovery check against rising-edge clock Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (Mmcm5M rise@200.000ns - Mmcm40M rise@175.000ns)
  Data Path Delay:        3.078ns  (logic 0.548ns (17.804%)  route 2.530ns (82.196%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.122ns = ( 205.122 - 200.000 ) 
    Source Clock Delay      (SCD):    5.436ns = ( 180.436 - 175.000 ) 
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)  175.000   175.000 r  
    K4                                                0.000   175.000 r  Clk40M (IN)
                         net (fo=0)                   0.000   175.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415   176.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065   177.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077   177.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.449   179.005    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081   179.086 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        1.349   180.436    Command/SCurveTestReset/Clk
    SLICE_X56Y111        FDCE                                         r  Command/SCurveTestReset/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y111        FDCE (Prop_fdce_C_Q)         0.433   180.869 f  Command/SCurveTestReset/CommandOut_reg[0]/Q
                         net (fo=4, routed)           0.832   181.701    Acquisition/MicrorocSCurveTest/ResetSCurveTest_n
    SLICE_X48Y111        LUT2 (Prop_lut2_I1_O)        0.115   181.816 f  Acquisition/MicrorocSCurveTest/SC_test_control_i_1/O
                         net (fo=691, routed)         1.698   183.514    Acquisition/MicrorocSCurveTest/SC_test_control/Microroc_CTest_Chn_Out[63]_i_3_n_0
    SLICE_X46Y120        FDCE                                         f  Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M rise edge)   200.000   200.000 r  
    K4                                                0.000   200.000 r  Clk40M (IN)
                         net (fo=0)                   0.000   200.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349   201.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.381   203.807    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077   203.884 r  ClockGenerator/BUFG_5M/O
                         net (fo=403, routed)         1.238   205.122    Acquisition/MicrorocSCurveTest/SC_test_control/Clk5M
    SLICE_X46Y120        FDCE                                         r  Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[19]/C
                         clock pessimism              0.131   205.253    
                         clock uncertainty           -0.205   205.049    
    SLICE_X46Y120        FDCE (Recov_fdce_C_CLR)     -0.428   204.621    Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[19]
  -------------------------------------------------------------------
                         required time                        204.621    
                         arrival time                        -183.514    
  -------------------------------------------------------------------
                         slack                                 21.107    

Slack (MET) :             21.232ns  (required time - arrival time)
  Source:                 Command/SCurveTestReset/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[12]/CLR
                            (recovery check against rising-edge clock Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (Mmcm5M rise@200.000ns - Mmcm40M rise@175.000ns)
  Data Path Delay:        2.954ns  (logic 0.548ns (18.549%)  route 2.406ns (81.451%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.123ns = ( 205.123 - 200.000 ) 
    Source Clock Delay      (SCD):    5.436ns = ( 180.436 - 175.000 ) 
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)  175.000   175.000 r  
    K4                                                0.000   175.000 r  Clk40M (IN)
                         net (fo=0)                   0.000   175.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415   176.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065   177.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077   177.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.449   179.005    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081   179.086 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        1.349   180.436    Command/SCurveTestReset/Clk
    SLICE_X56Y111        FDCE                                         r  Command/SCurveTestReset/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y111        FDCE (Prop_fdce_C_Q)         0.433   180.869 f  Command/SCurveTestReset/CommandOut_reg[0]/Q
                         net (fo=4, routed)           0.832   181.701    Acquisition/MicrorocSCurveTest/ResetSCurveTest_n
    SLICE_X48Y111        LUT2 (Prop_lut2_I1_O)        0.115   181.816 f  Acquisition/MicrorocSCurveTest/SC_test_control_i_1/O
                         net (fo=691, routed)         1.574   183.390    Acquisition/MicrorocSCurveTest/SC_test_control/Microroc_CTest_Chn_Out[63]_i_3_n_0
    SLICE_X46Y119        FDCE                                         f  Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M rise edge)   200.000   200.000 r  
    K4                                                0.000   200.000 r  Clk40M (IN)
                         net (fo=0)                   0.000   200.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349   201.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.381   203.807    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077   203.884 r  ClockGenerator/BUFG_5M/O
                         net (fo=403, routed)         1.239   205.123    Acquisition/MicrorocSCurveTest/SC_test_control/Clk5M
    SLICE_X46Y119        FDCE                                         r  Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[12]/C
                         clock pessimism              0.131   205.254    
                         clock uncertainty           -0.205   205.050    
    SLICE_X46Y119        FDCE (Recov_fdce_C_CLR)     -0.428   204.622    Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[12]
  -------------------------------------------------------------------
                         required time                        204.622    
                         arrival time                        -183.390    
  -------------------------------------------------------------------
                         slack                                 21.232    

Slack (MET) :             21.232ns  (required time - arrival time)
  Source:                 Command/SCurveTestReset/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[13]/CLR
                            (recovery check against rising-edge clock Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (Mmcm5M rise@200.000ns - Mmcm40M rise@175.000ns)
  Data Path Delay:        2.954ns  (logic 0.548ns (18.549%)  route 2.406ns (81.451%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.123ns = ( 205.123 - 200.000 ) 
    Source Clock Delay      (SCD):    5.436ns = ( 180.436 - 175.000 ) 
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)  175.000   175.000 r  
    K4                                                0.000   175.000 r  Clk40M (IN)
                         net (fo=0)                   0.000   175.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415   176.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065   177.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077   177.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.449   179.005    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081   179.086 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        1.349   180.436    Command/SCurveTestReset/Clk
    SLICE_X56Y111        FDCE                                         r  Command/SCurveTestReset/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y111        FDCE (Prop_fdce_C_Q)         0.433   180.869 f  Command/SCurveTestReset/CommandOut_reg[0]/Q
                         net (fo=4, routed)           0.832   181.701    Acquisition/MicrorocSCurveTest/ResetSCurveTest_n
    SLICE_X48Y111        LUT2 (Prop_lut2_I1_O)        0.115   181.816 f  Acquisition/MicrorocSCurveTest/SC_test_control_i_1/O
                         net (fo=691, routed)         1.574   183.390    Acquisition/MicrorocSCurveTest/SC_test_control/Microroc_CTest_Chn_Out[63]_i_3_n_0
    SLICE_X46Y119        FDCE                                         f  Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M rise edge)   200.000   200.000 r  
    K4                                                0.000   200.000 r  Clk40M (IN)
                         net (fo=0)                   0.000   200.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349   201.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.381   203.807    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077   203.884 r  ClockGenerator/BUFG_5M/O
                         net (fo=403, routed)         1.239   205.123    Acquisition/MicrorocSCurveTest/SC_test_control/Clk5M
    SLICE_X46Y119        FDCE                                         r  Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[13]/C
                         clock pessimism              0.131   205.254    
                         clock uncertainty           -0.205   205.050    
    SLICE_X46Y119        FDCE (Recov_fdce_C_CLR)     -0.428   204.622    Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[13]
  -------------------------------------------------------------------
                         required time                        204.622    
                         arrival time                        -183.390    
  -------------------------------------------------------------------
                         slack                                 21.232    

Slack (MET) :             21.232ns  (required time - arrival time)
  Source:                 Command/SCurveTestReset/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[14]/CLR
                            (recovery check against rising-edge clock Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (Mmcm5M rise@200.000ns - Mmcm40M rise@175.000ns)
  Data Path Delay:        2.954ns  (logic 0.548ns (18.549%)  route 2.406ns (81.451%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.123ns = ( 205.123 - 200.000 ) 
    Source Clock Delay      (SCD):    5.436ns = ( 180.436 - 175.000 ) 
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)  175.000   175.000 r  
    K4                                                0.000   175.000 r  Clk40M (IN)
                         net (fo=0)                   0.000   175.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415   176.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065   177.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077   177.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.449   179.005    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081   179.086 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        1.349   180.436    Command/SCurveTestReset/Clk
    SLICE_X56Y111        FDCE                                         r  Command/SCurveTestReset/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y111        FDCE (Prop_fdce_C_Q)         0.433   180.869 f  Command/SCurveTestReset/CommandOut_reg[0]/Q
                         net (fo=4, routed)           0.832   181.701    Acquisition/MicrorocSCurveTest/ResetSCurveTest_n
    SLICE_X48Y111        LUT2 (Prop_lut2_I1_O)        0.115   181.816 f  Acquisition/MicrorocSCurveTest/SC_test_control_i_1/O
                         net (fo=691, routed)         1.574   183.390    Acquisition/MicrorocSCurveTest/SC_test_control/Microroc_CTest_Chn_Out[63]_i_3_n_0
    SLICE_X46Y119        FDCE                                         f  Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M rise edge)   200.000   200.000 r  
    K4                                                0.000   200.000 r  Clk40M (IN)
                         net (fo=0)                   0.000   200.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349   201.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.381   203.807    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077   203.884 r  ClockGenerator/BUFG_5M/O
                         net (fo=403, routed)         1.239   205.123    Acquisition/MicrorocSCurveTest/SC_test_control/Clk5M
    SLICE_X46Y119        FDCE                                         r  Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[14]/C
                         clock pessimism              0.131   205.254    
                         clock uncertainty           -0.205   205.050    
    SLICE_X46Y119        FDCE (Recov_fdce_C_CLR)     -0.428   204.622    Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[14]
  -------------------------------------------------------------------
                         required time                        204.622    
                         arrival time                        -183.390    
  -------------------------------------------------------------------
                         slack                                 21.232    

Slack (MET) :             21.232ns  (required time - arrival time)
  Source:                 Command/SCurveTestReset/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[15]/CLR
                            (recovery check against rising-edge clock Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (Mmcm5M rise@200.000ns - Mmcm40M rise@175.000ns)
  Data Path Delay:        2.954ns  (logic 0.548ns (18.549%)  route 2.406ns (81.451%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.123ns = ( 205.123 - 200.000 ) 
    Source Clock Delay      (SCD):    5.436ns = ( 180.436 - 175.000 ) 
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)  175.000   175.000 r  
    K4                                                0.000   175.000 r  Clk40M (IN)
                         net (fo=0)                   0.000   175.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415   176.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065   177.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077   177.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.449   179.005    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081   179.086 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        1.349   180.436    Command/SCurveTestReset/Clk
    SLICE_X56Y111        FDCE                                         r  Command/SCurveTestReset/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y111        FDCE (Prop_fdce_C_Q)         0.433   180.869 f  Command/SCurveTestReset/CommandOut_reg[0]/Q
                         net (fo=4, routed)           0.832   181.701    Acquisition/MicrorocSCurveTest/ResetSCurveTest_n
    SLICE_X48Y111        LUT2 (Prop_lut2_I1_O)        0.115   181.816 f  Acquisition/MicrorocSCurveTest/SC_test_control_i_1/O
                         net (fo=691, routed)         1.574   183.390    Acquisition/MicrorocSCurveTest/SC_test_control/Microroc_CTest_Chn_Out[63]_i_3_n_0
    SLICE_X46Y119        FDCE                                         f  Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M rise edge)   200.000   200.000 r  
    K4                                                0.000   200.000 r  Clk40M (IN)
                         net (fo=0)                   0.000   200.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349   201.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.381   203.807    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077   203.884 r  ClockGenerator/BUFG_5M/O
                         net (fo=403, routed)         1.239   205.123    Acquisition/MicrorocSCurveTest/SC_test_control/Clk5M
    SLICE_X46Y119        FDCE                                         r  Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[15]/C
                         clock pessimism              0.131   205.254    
                         clock uncertainty           -0.205   205.050    
    SLICE_X46Y119        FDCE (Recov_fdce_C_CLR)     -0.428   204.622    Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[15]
  -------------------------------------------------------------------
                         required time                        204.622    
                         arrival time                        -183.390    
  -------------------------------------------------------------------
                         slack                                 21.232    

Slack (MET) :             21.350ns  (required time - arrival time)
  Source:                 Command/SCurveTestReset/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[10]/CLR
                            (recovery check against rising-edge clock Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (Mmcm5M rise@200.000ns - Mmcm40M rise@175.000ns)
  Data Path Delay:        2.837ns  (logic 0.548ns (19.316%)  route 2.289ns (80.684%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.124ns = ( 205.124 - 200.000 ) 
    Source Clock Delay      (SCD):    5.436ns = ( 180.436 - 175.000 ) 
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)  175.000   175.000 r  
    K4                                                0.000   175.000 r  Clk40M (IN)
                         net (fo=0)                   0.000   175.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415   176.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065   177.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077   177.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.449   179.005    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081   179.086 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        1.349   180.436    Command/SCurveTestReset/Clk
    SLICE_X56Y111        FDCE                                         r  Command/SCurveTestReset/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y111        FDCE (Prop_fdce_C_Q)         0.433   180.869 f  Command/SCurveTestReset/CommandOut_reg[0]/Q
                         net (fo=4, routed)           0.832   181.701    Acquisition/MicrorocSCurveTest/ResetSCurveTest_n
    SLICE_X48Y111        LUT2 (Prop_lut2_I1_O)        0.115   181.816 f  Acquisition/MicrorocSCurveTest/SC_test_control_i_1/O
                         net (fo=691, routed)         1.457   183.273    Acquisition/MicrorocSCurveTest/SC_test_control/Microroc_CTest_Chn_Out[63]_i_3_n_0
    SLICE_X46Y118        FDCE                                         f  Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M rise edge)   200.000   200.000 r  
    K4                                                0.000   200.000 r  Clk40M (IN)
                         net (fo=0)                   0.000   200.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349   201.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.381   203.807    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077   203.884 r  ClockGenerator/BUFG_5M/O
                         net (fo=403, routed)         1.240   205.124    Acquisition/MicrorocSCurveTest/SC_test_control/Clk5M
    SLICE_X46Y118        FDCE                                         r  Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[10]/C
                         clock pessimism              0.131   205.255    
                         clock uncertainty           -0.205   205.051    
    SLICE_X46Y118        FDCE (Recov_fdce_C_CLR)     -0.428   204.623    Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[10]
  -------------------------------------------------------------------
                         required time                        204.623    
                         arrival time                        -183.273    
  -------------------------------------------------------------------
                         slack                                 21.350    

Slack (MET) :             21.350ns  (required time - arrival time)
  Source:                 Command/SCurveTestReset/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[11]/CLR
                            (recovery check against rising-edge clock Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (Mmcm5M rise@200.000ns - Mmcm40M rise@175.000ns)
  Data Path Delay:        2.837ns  (logic 0.548ns (19.316%)  route 2.289ns (80.684%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.124ns = ( 205.124 - 200.000 ) 
    Source Clock Delay      (SCD):    5.436ns = ( 180.436 - 175.000 ) 
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)  175.000   175.000 r  
    K4                                                0.000   175.000 r  Clk40M (IN)
                         net (fo=0)                   0.000   175.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415   176.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065   177.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077   177.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.449   179.005    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081   179.086 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        1.349   180.436    Command/SCurveTestReset/Clk
    SLICE_X56Y111        FDCE                                         r  Command/SCurveTestReset/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y111        FDCE (Prop_fdce_C_Q)         0.433   180.869 f  Command/SCurveTestReset/CommandOut_reg[0]/Q
                         net (fo=4, routed)           0.832   181.701    Acquisition/MicrorocSCurveTest/ResetSCurveTest_n
    SLICE_X48Y111        LUT2 (Prop_lut2_I1_O)        0.115   181.816 f  Acquisition/MicrorocSCurveTest/SC_test_control_i_1/O
                         net (fo=691, routed)         1.457   183.273    Acquisition/MicrorocSCurveTest/SC_test_control/Microroc_CTest_Chn_Out[63]_i_3_n_0
    SLICE_X46Y118        FDCE                                         f  Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M rise edge)   200.000   200.000 r  
    K4                                                0.000   200.000 r  Clk40M (IN)
                         net (fo=0)                   0.000   200.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349   201.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.381   203.807    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077   203.884 r  ClockGenerator/BUFG_5M/O
                         net (fo=403, routed)         1.240   205.124    Acquisition/MicrorocSCurveTest/SC_test_control/Clk5M
    SLICE_X46Y118        FDCE                                         r  Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[11]/C
                         clock pessimism              0.131   205.255    
                         clock uncertainty           -0.205   205.051    
    SLICE_X46Y118        FDCE (Recov_fdce_C_CLR)     -0.428   204.623    Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[11]
  -------------------------------------------------------------------
                         required time                        204.623    
                         arrival time                        -183.273    
  -------------------------------------------------------------------
                         slack                                 21.350    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 Command/SCurveTestReset/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[10]/CLR
                            (removal check against rising-edge clock Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm5M rise@0.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        0.825ns  (logic 0.209ns (25.337%)  route 0.616ns (74.663%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.371ns
    Source Clock Delay      (SCD):    1.823ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        0.557     1.823    Command/SCurveTestReset/Clk
    SLICE_X56Y111        FDCE                                         r  Command/SCurveTestReset/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y111        FDCE (Prop_fdce_C_Q)         0.164     1.987 f  Command/SCurveTestReset/CommandOut_reg[0]/Q
                         net (fo=4, routed)           0.445     2.432    Acquisition/MicrorocSCurveTest/SC_test_single/ResetSCurveTest_n
    SLICE_X46Y112        LUT2 (Prop_lut2_I0_O)        0.045     2.477 f  Acquisition/MicrorocSCurveTest/SC_test_single/FSM_sequential_TEST_State[2]_i_2/O
                         net (fo=137, routed)         0.171     2.648    Acquisition/MicrorocSCurveTest/SC_test_single_n_0
    SLICE_X46Y112        FDCE                                         f  Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M rise edge)     0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_5M/O
                         net (fo=403, routed)         0.827     2.371    Acquisition/MicrorocSCurveTest/Clk5M
    SLICE_X46Y112        FDCE                                         r  Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[10]/C
                         clock pessimism             -0.231     2.141    
                         clock uncertainty            0.205     2.345    
    SLICE_X46Y112        FDCE (Remov_fdce_C_CLR)     -0.067     2.278    Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.278    
                         arrival time                           2.648    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 Command/SCurveTestReset/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[11]/CLR
                            (removal check against rising-edge clock Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm5M rise@0.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        0.825ns  (logic 0.209ns (25.337%)  route 0.616ns (74.663%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.371ns
    Source Clock Delay      (SCD):    1.823ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        0.557     1.823    Command/SCurveTestReset/Clk
    SLICE_X56Y111        FDCE                                         r  Command/SCurveTestReset/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y111        FDCE (Prop_fdce_C_Q)         0.164     1.987 f  Command/SCurveTestReset/CommandOut_reg[0]/Q
                         net (fo=4, routed)           0.445     2.432    Acquisition/MicrorocSCurveTest/SC_test_single/ResetSCurveTest_n
    SLICE_X46Y112        LUT2 (Prop_lut2_I0_O)        0.045     2.477 f  Acquisition/MicrorocSCurveTest/SC_test_single/FSM_sequential_TEST_State[2]_i_2/O
                         net (fo=137, routed)         0.171     2.648    Acquisition/MicrorocSCurveTest/SC_test_single_n_0
    SLICE_X46Y112        FDCE                                         f  Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M rise edge)     0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_5M/O
                         net (fo=403, routed)         0.827     2.371    Acquisition/MicrorocSCurveTest/Clk5M
    SLICE_X46Y112        FDCE                                         r  Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[11]/C
                         clock pessimism             -0.231     2.141    
                         clock uncertainty            0.205     2.345    
    SLICE_X46Y112        FDCE (Remov_fdce_C_CLR)     -0.067     2.278    Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.278    
                         arrival time                           2.648    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 Command/SCurveTestReset/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[8]/CLR
                            (removal check against rising-edge clock Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm5M rise@0.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        0.825ns  (logic 0.209ns (25.337%)  route 0.616ns (74.663%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.371ns
    Source Clock Delay      (SCD):    1.823ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        0.557     1.823    Command/SCurveTestReset/Clk
    SLICE_X56Y111        FDCE                                         r  Command/SCurveTestReset/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y111        FDCE (Prop_fdce_C_Q)         0.164     1.987 f  Command/SCurveTestReset/CommandOut_reg[0]/Q
                         net (fo=4, routed)           0.445     2.432    Acquisition/MicrorocSCurveTest/SC_test_single/ResetSCurveTest_n
    SLICE_X46Y112        LUT2 (Prop_lut2_I0_O)        0.045     2.477 f  Acquisition/MicrorocSCurveTest/SC_test_single/FSM_sequential_TEST_State[2]_i_2/O
                         net (fo=137, routed)         0.171     2.648    Acquisition/MicrorocSCurveTest/SC_test_single_n_0
    SLICE_X46Y112        FDCE                                         f  Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M rise edge)     0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_5M/O
                         net (fo=403, routed)         0.827     2.371    Acquisition/MicrorocSCurveTest/Clk5M
    SLICE_X46Y112        FDCE                                         r  Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[8]/C
                         clock pessimism             -0.231     2.141    
                         clock uncertainty            0.205     2.345    
    SLICE_X46Y112        FDCE (Remov_fdce_C_CLR)     -0.067     2.278    Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.278    
                         arrival time                           2.648    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 Command/SCurveTestReset/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[9]/CLR
                            (removal check against rising-edge clock Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm5M rise@0.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        0.825ns  (logic 0.209ns (25.337%)  route 0.616ns (74.663%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.371ns
    Source Clock Delay      (SCD):    1.823ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        0.557     1.823    Command/SCurveTestReset/Clk
    SLICE_X56Y111        FDCE                                         r  Command/SCurveTestReset/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y111        FDCE (Prop_fdce_C_Q)         0.164     1.987 f  Command/SCurveTestReset/CommandOut_reg[0]/Q
                         net (fo=4, routed)           0.445     2.432    Acquisition/MicrorocSCurveTest/SC_test_single/ResetSCurveTest_n
    SLICE_X46Y112        LUT2 (Prop_lut2_I0_O)        0.045     2.477 f  Acquisition/MicrorocSCurveTest/SC_test_single/FSM_sequential_TEST_State[2]_i_2/O
                         net (fo=137, routed)         0.171     2.648    Acquisition/MicrorocSCurveTest/SC_test_single_n_0
    SLICE_X46Y112        FDCE                                         f  Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M rise edge)     0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_5M/O
                         net (fo=403, routed)         0.827     2.371    Acquisition/MicrorocSCurveTest/Clk5M
    SLICE_X46Y112        FDCE                                         r  Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[9]/C
                         clock pessimism             -0.231     2.141    
                         clock uncertainty            0.205     2.345    
    SLICE_X46Y112        FDCE (Remov_fdce_C_CLR)     -0.067     2.278    Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.278    
                         arrival time                           2.648    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.484ns  (arrival time - required time)
  Source:                 Command/SCurveTestReset/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[0]/CLR
                            (removal check against rising-edge clock Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm5M rise@0.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        0.915ns  (logic 0.209ns (22.832%)  route 0.706ns (77.168%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.372ns
    Source Clock Delay      (SCD):    1.823ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        0.557     1.823    Command/SCurveTestReset/Clk
    SLICE_X56Y111        FDCE                                         r  Command/SCurveTestReset/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y111        FDCE (Prop_fdce_C_Q)         0.164     1.987 f  Command/SCurveTestReset/CommandOut_reg[0]/Q
                         net (fo=4, routed)           0.445     2.432    Acquisition/MicrorocSCurveTest/SC_test_single/ResetSCurveTest_n
    SLICE_X46Y112        LUT2 (Prop_lut2_I0_O)        0.045     2.477 f  Acquisition/MicrorocSCurveTest/SC_test_single/FSM_sequential_TEST_State[2]_i_2/O
                         net (fo=137, routed)         0.262     2.739    Acquisition/MicrorocSCurveTest/SC_test_single_n_0
    SLICE_X45Y112        FDCE                                         f  Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M rise edge)     0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_5M/O
                         net (fo=403, routed)         0.827     2.372    Acquisition/MicrorocSCurveTest/Clk5M
    SLICE_X45Y112        FDCE                                         r  Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[0]/C
                         clock pessimism             -0.231     2.142    
                         clock uncertainty            0.205     2.346    
    SLICE_X45Y112        FDCE (Remov_fdce_C_CLR)     -0.092     2.254    Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.254    
                         arrival time                           2.739    
  -------------------------------------------------------------------
                         slack                                  0.484    

Slack (MET) :             0.488ns  (arrival time - required time)
  Source:                 Command/SCurveTestReset/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[4]/CLR
                            (removal check against rising-edge clock Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm5M rise@0.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        0.919ns  (logic 0.209ns (22.739%)  route 0.710ns (77.261%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.372ns
    Source Clock Delay      (SCD):    1.823ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        0.557     1.823    Command/SCurveTestReset/Clk
    SLICE_X56Y111        FDCE                                         r  Command/SCurveTestReset/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y111        FDCE (Prop_fdce_C_Q)         0.164     1.987 f  Command/SCurveTestReset/CommandOut_reg[0]/Q
                         net (fo=4, routed)           0.445     2.432    Acquisition/MicrorocSCurveTest/SC_test_single/ResetSCurveTest_n
    SLICE_X46Y112        LUT2 (Prop_lut2_I0_O)        0.045     2.477 f  Acquisition/MicrorocSCurveTest/SC_test_single/FSM_sequential_TEST_State[2]_i_2/O
                         net (fo=137, routed)         0.266     2.742    Acquisition/MicrorocSCurveTest/SC_test_single_n_0
    SLICE_X44Y112        FDCE                                         f  Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M rise edge)     0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_5M/O
                         net (fo=403, routed)         0.827     2.372    Acquisition/MicrorocSCurveTest/Clk5M
    SLICE_X44Y112        FDCE                                         r  Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[4]/C
                         clock pessimism             -0.231     2.142    
                         clock uncertainty            0.205     2.346    
    SLICE_X44Y112        FDCE (Remov_fdce_C_CLR)     -0.092     2.254    Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.254    
                         arrival time                           2.742    
  -------------------------------------------------------------------
                         slack                                  0.488    

Slack (MET) :             0.488ns  (arrival time - required time)
  Source:                 Command/SCurveTestReset/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[5]/CLR
                            (removal check against rising-edge clock Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm5M rise@0.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        0.919ns  (logic 0.209ns (22.739%)  route 0.710ns (77.261%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.372ns
    Source Clock Delay      (SCD):    1.823ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        0.557     1.823    Command/SCurveTestReset/Clk
    SLICE_X56Y111        FDCE                                         r  Command/SCurveTestReset/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y111        FDCE (Prop_fdce_C_Q)         0.164     1.987 f  Command/SCurveTestReset/CommandOut_reg[0]/Q
                         net (fo=4, routed)           0.445     2.432    Acquisition/MicrorocSCurveTest/SC_test_single/ResetSCurveTest_n
    SLICE_X46Y112        LUT2 (Prop_lut2_I0_O)        0.045     2.477 f  Acquisition/MicrorocSCurveTest/SC_test_single/FSM_sequential_TEST_State[2]_i_2/O
                         net (fo=137, routed)         0.266     2.742    Acquisition/MicrorocSCurveTest/SC_test_single_n_0
    SLICE_X44Y112        FDCE                                         f  Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M rise edge)     0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_5M/O
                         net (fo=403, routed)         0.827     2.372    Acquisition/MicrorocSCurveTest/Clk5M
    SLICE_X44Y112        FDCE                                         r  Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[5]/C
                         clock pessimism             -0.231     2.142    
                         clock uncertainty            0.205     2.346    
    SLICE_X44Y112        FDCE (Remov_fdce_C_CLR)     -0.092     2.254    Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.254    
                         arrival time                           2.742    
  -------------------------------------------------------------------
                         slack                                  0.488    

Slack (MET) :             0.488ns  (arrival time - required time)
  Source:                 Command/SCurveTestReset/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[6]/CLR
                            (removal check against rising-edge clock Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm5M rise@0.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        0.919ns  (logic 0.209ns (22.739%)  route 0.710ns (77.261%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.372ns
    Source Clock Delay      (SCD):    1.823ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        0.557     1.823    Command/SCurveTestReset/Clk
    SLICE_X56Y111        FDCE                                         r  Command/SCurveTestReset/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y111        FDCE (Prop_fdce_C_Q)         0.164     1.987 f  Command/SCurveTestReset/CommandOut_reg[0]/Q
                         net (fo=4, routed)           0.445     2.432    Acquisition/MicrorocSCurveTest/SC_test_single/ResetSCurveTest_n
    SLICE_X46Y112        LUT2 (Prop_lut2_I0_O)        0.045     2.477 f  Acquisition/MicrorocSCurveTest/SC_test_single/FSM_sequential_TEST_State[2]_i_2/O
                         net (fo=137, routed)         0.266     2.742    Acquisition/MicrorocSCurveTest/SC_test_single_n_0
    SLICE_X44Y112        FDCE                                         f  Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M rise edge)     0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_5M/O
                         net (fo=403, routed)         0.827     2.372    Acquisition/MicrorocSCurveTest/Clk5M
    SLICE_X44Y112        FDCE                                         r  Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[6]/C
                         clock pessimism             -0.231     2.142    
                         clock uncertainty            0.205     2.346    
    SLICE_X44Y112        FDCE (Remov_fdce_C_CLR)     -0.092     2.254    Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.254    
                         arrival time                           2.742    
  -------------------------------------------------------------------
                         slack                                  0.488    

Slack (MET) :             0.488ns  (arrival time - required time)
  Source:                 Command/SCurveTestReset/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[7]/CLR
                            (removal check against rising-edge clock Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm5M rise@0.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        0.919ns  (logic 0.209ns (22.739%)  route 0.710ns (77.261%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.372ns
    Source Clock Delay      (SCD):    1.823ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        0.557     1.823    Command/SCurveTestReset/Clk
    SLICE_X56Y111        FDCE                                         r  Command/SCurveTestReset/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y111        FDCE (Prop_fdce_C_Q)         0.164     1.987 f  Command/SCurveTestReset/CommandOut_reg[0]/Q
                         net (fo=4, routed)           0.445     2.432    Acquisition/MicrorocSCurveTest/SC_test_single/ResetSCurveTest_n
    SLICE_X46Y112        LUT2 (Prop_lut2_I0_O)        0.045     2.477 f  Acquisition/MicrorocSCurveTest/SC_test_single/FSM_sequential_TEST_State[2]_i_2/O
                         net (fo=137, routed)         0.266     2.742    Acquisition/MicrorocSCurveTest/SC_test_single_n_0
    SLICE_X44Y112        FDCE                                         f  Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M rise edge)     0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_5M/O
                         net (fo=403, routed)         0.827     2.372    Acquisition/MicrorocSCurveTest/Clk5M
    SLICE_X44Y112        FDCE                                         r  Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[7]/C
                         clock pessimism             -0.231     2.142    
                         clock uncertainty            0.205     2.346    
    SLICE_X44Y112        FDCE (Remov_fdce_C_CLR)     -0.092     2.254    Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.254    
                         arrival time                           2.742    
  -------------------------------------------------------------------
                         slack                                  0.488    

Slack (MET) :             0.540ns  (arrival time - required time)
  Source:                 Command/SCurveTestReset/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[1]/CLR
                            (removal check against rising-edge clock Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm5M rise@0.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        0.973ns  (logic 0.209ns (21.490%)  route 0.764ns (78.510%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.374ns
    Source Clock Delay      (SCD):    1.823ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        0.557     1.823    Command/SCurveTestReset/Clk
    SLICE_X56Y111        FDCE                                         r  Command/SCurveTestReset/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y111        FDCE (Prop_fdce_C_Q)         0.164     1.987 f  Command/SCurveTestReset/CommandOut_reg[0]/Q
                         net (fo=4, routed)           0.445     2.432    Acquisition/MicrorocSCurveTest/SC_test_single/ResetSCurveTest_n
    SLICE_X46Y112        LUT2 (Prop_lut2_I0_O)        0.045     2.477 f  Acquisition/MicrorocSCurveTest/SC_test_single/FSM_sequential_TEST_State[2]_i_2/O
                         net (fo=137, routed)         0.319     2.796    Acquisition/MicrorocSCurveTest/SC_test_single_n_0
    SLICE_X44Y111        FDCE                                         f  Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M rise edge)     0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_5M/O
                         net (fo=403, routed)         0.830     2.374    Acquisition/MicrorocSCurveTest/Clk5M
    SLICE_X44Y111        FDCE                                         r  Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[1]/C
                         clock pessimism             -0.231     2.144    
                         clock uncertainty            0.205     2.348    
    SLICE_X44Y111        FDCE (Remov_fdce_C_CLR)     -0.092     2.256    Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.256    
                         arrival time                           2.796    
  -------------------------------------------------------------------
                         slack                                  0.540    





