# yaml-language-server: $schema=../../../schemas/inst_schema.json

sllw:
  long_name: Shift left logical word
  description: |
    Shift the 32-bit value in `rs1` left by the value in the lower 5 bits of `rs2`, and store the sign-extended result in `rd`.
  definedBy: I
  base: 64
  assembly: xd, xs1, xs2
  encoding:
    match: 0000000----------001-----0111011
    variables:
    - name: rs2
      location: 24-20
    - name: rs1
      location: 19-15
    - name: rd
      location: 11-7
  access:
    s: always
    u: always
    vs: always
    vu: always
  data_independent_timing: true
  operation(): X[rd] = sext(X[rs1] << X[rs2][4:0], 31);



  sail(): |
    {
      let rs1_val = (X(rs1))[31..0];
      let rs2_val = (X(rs2))[31..0];
      let result : bits(32) = match op {
        RISCV_ADDW => rs1_val + rs2_val,
        RISCV_SUBW => rs1_val - rs2_val,
        RISCV_SLLW => rs1_val << (rs2_val[4..0]),
        RISCV_SRLW => rs1_val >> (rs2_val[4..0]),
        RISCV_SRAW => shift_right_arith32(rs1_val, rs2_val[4..0])
      };
      X(rd) = sign_extend(result);
      RETIRE_SUCCESS
    }
  
  


