{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1498056597605 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1498056597607 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 21 11:49:50 2017 " "Processing started: Wed Jun 21 11:49:50 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1498056597607 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1498056597607 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off final -c final " "Command: quartus_map --read_settings_files=on --write_settings_files=off final -c final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1498056597607 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1498056598467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final/synthesis/submodules/final_sysid_1337.v 1 1 " "Found 1 design units, including 1 entities, in source file final/synthesis/submodules/final_sysid_1337.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_sysid_1337 " "Found entity 1: final_sysid_1337" {  } { { "final/synthesis/submodules/final_sysid_1337.v" "" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_sysid_1337.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498056598604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498056598604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final/synthesis/submodules/final_switcher.v 1 1 " "Found 1 design units, including 1 entities, in source file final/synthesis/submodules/final_switcher.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_switcher " "Found entity 1: final_switcher" {  } { { "final/synthesis/submodules/final_switcher.v" "" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_switcher.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498056598622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498056598622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final/synthesis/submodules/final_seven_segments.v 1 1 " "Found 1 design units, including 1 entities, in source file final/synthesis/submodules/final_seven_segments.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_seven_segments " "Found entity 1: final_seven_segments" {  } { { "final/synthesis/submodules/final_seven_segments.v" "" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_seven_segments.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498056598630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498056598630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final/synthesis/submodules/final_rsp_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file final/synthesis/submodules/final_rsp_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_rsp_xbar_mux_001 " "Found entity 1: final_rsp_xbar_mux_001" {  } { { "final/synthesis/submodules/final_rsp_xbar_mux_001.sv" "" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498056598634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498056598634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final/synthesis/submodules/final_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file final/synthesis/submodules/final_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_rsp_xbar_mux " "Found entity 1: final_rsp_xbar_mux" {  } { { "final/synthesis/submodules/final_rsp_xbar_mux.sv" "" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498056598639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498056598639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final/synthesis/submodules/final_rsp_xbar_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file final/synthesis/submodules/final_rsp_xbar_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_rsp_xbar_demux_002 " "Found entity 1: final_rsp_xbar_demux_002" {  } { { "final/synthesis/submodules/final_rsp_xbar_demux_002.sv" "" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_rsp_xbar_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498056598646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498056598646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final/synthesis/submodules/final_push_buttons.v 1 1 " "Found 1 design units, including 1 entities, in source file final/synthesis/submodules/final_push_buttons.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_push_buttons " "Found entity 1: final_push_buttons" {  } { { "final/synthesis/submodules/final_push_buttons.v" "" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_push_buttons.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498056598651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498056598651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final/synthesis/submodules/final_onchip_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file final/synthesis/submodules/final_onchip_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_onchip_memory " "Found entity 1: final_onchip_memory" {  } { { "final/synthesis/submodules/final_onchip_memory.v" "" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_onchip_memory.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498056598673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498056598673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final/synthesis/submodules/final_nios2_proc_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file final/synthesis/submodules/final_nios2_proc_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_nios2_proc_test_bench " "Found entity 1: final_nios2_proc_test_bench" {  } { { "final/synthesis/submodules/final_nios2_proc_test_bench.v" "" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_nios2_proc_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498056598688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498056598688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final/synthesis/submodules/final_nios2_proc_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file final/synthesis/submodules/final_nios2_proc_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_nios2_proc_oci_test_bench " "Found entity 1: final_nios2_proc_oci_test_bench" {  } { { "final/synthesis/submodules/final_nios2_proc_oci_test_bench.v" "" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_nios2_proc_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498056598693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498056598693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final/synthesis/submodules/final_nios2_proc_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file final/synthesis/submodules/final_nios2_proc_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_nios2_proc_jtag_debug_module_wrapper " "Found entity 1: final_nios2_proc_jtag_debug_module_wrapper" {  } { { "final/synthesis/submodules/final_nios2_proc_jtag_debug_module_wrapper.v" "" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_nios2_proc_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498056598721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498056598721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final/synthesis/submodules/final_nios2_proc_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file final/synthesis/submodules/final_nios2_proc_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_nios2_proc_jtag_debug_module_tck " "Found entity 1: final_nios2_proc_jtag_debug_module_tck" {  } { { "final/synthesis/submodules/final_nios2_proc_jtag_debug_module_tck.v" "" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_nios2_proc_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498056598727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498056598727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final/synthesis/submodules/final_nios2_proc_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file final/synthesis/submodules/final_nios2_proc_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_nios2_proc_jtag_debug_module_sysclk " "Found entity 1: final_nios2_proc_jtag_debug_module_sysclk" {  } { { "final/synthesis/submodules/final_nios2_proc_jtag_debug_module_sysclk.v" "" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_nios2_proc_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498056598731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498056598731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final/synthesis/submodules/final_nios2_proc.v 21 21 " "Found 21 design units, including 21 entities, in source file final/synthesis/submodules/final_nios2_proc.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_nios2_proc_register_bank_a_module " "Found entity 1: final_nios2_proc_register_bank_a_module" {  } { { "final/synthesis/submodules/final_nios2_proc.v" "" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_nios2_proc.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498056598774 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_nios2_proc_register_bank_b_module " "Found entity 2: final_nios2_proc_register_bank_b_module" {  } { { "final/synthesis/submodules/final_nios2_proc.v" "" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_nios2_proc.v" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498056598774 ""} { "Info" "ISGN_ENTITY_NAME" "3 final_nios2_proc_nios2_oci_debug " "Found entity 3: final_nios2_proc_nios2_oci_debug" {  } { { "final/synthesis/submodules/final_nios2_proc.v" "" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_nios2_proc.v" 147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498056598774 ""} { "Info" "ISGN_ENTITY_NAME" "4 final_nios2_proc_ociram_sp_ram_module " "Found entity 4: final_nios2_proc_ociram_sp_ram_module" {  } { { "final/synthesis/submodules/final_nios2_proc.v" "" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_nios2_proc.v" 288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498056598774 ""} { "Info" "ISGN_ENTITY_NAME" "5 final_nios2_proc_nios2_ocimem " "Found entity 5: final_nios2_proc_nios2_ocimem" {  } { { "final/synthesis/submodules/final_nios2_proc.v" "" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_nios2_proc.v" 346 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498056598774 ""} { "Info" "ISGN_ENTITY_NAME" "6 final_nios2_proc_nios2_avalon_reg " "Found entity 6: final_nios2_proc_nios2_avalon_reg" {  } { { "final/synthesis/submodules/final_nios2_proc.v" "" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_nios2_proc.v" 524 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498056598774 ""} { "Info" "ISGN_ENTITY_NAME" "7 final_nios2_proc_nios2_oci_break " "Found entity 7: final_nios2_proc_nios2_oci_break" {  } { { "final/synthesis/submodules/final_nios2_proc.v" "" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_nios2_proc.v" 616 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498056598774 ""} { "Info" "ISGN_ENTITY_NAME" "8 final_nios2_proc_nios2_oci_xbrk " "Found entity 8: final_nios2_proc_nios2_oci_xbrk" {  } { { "final/synthesis/submodules/final_nios2_proc.v" "" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_nios2_proc.v" 910 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498056598774 ""} { "Info" "ISGN_ENTITY_NAME" "9 final_nios2_proc_nios2_oci_dbrk " "Found entity 9: final_nios2_proc_nios2_oci_dbrk" {  } { { "final/synthesis/submodules/final_nios2_proc.v" "" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_nios2_proc.v" 1116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498056598774 ""} { "Info" "ISGN_ENTITY_NAME" "10 final_nios2_proc_nios2_oci_itrace " "Found entity 10: final_nios2_proc_nios2_oci_itrace" {  } { { "final/synthesis/submodules/final_nios2_proc.v" "" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_nios2_proc.v" 1302 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498056598774 ""} { "Info" "ISGN_ENTITY_NAME" "11 final_nios2_proc_nios2_oci_td_mode " "Found entity 11: final_nios2_proc_nios2_oci_td_mode" {  } { { "final/synthesis/submodules/final_nios2_proc.v" "" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_nios2_proc.v" 1599 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498056598774 ""} { "Info" "ISGN_ENTITY_NAME" "12 final_nios2_proc_nios2_oci_dtrace " "Found entity 12: final_nios2_proc_nios2_oci_dtrace" {  } { { "final/synthesis/submodules/final_nios2_proc.v" "" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_nios2_proc.v" 1666 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498056598774 ""} { "Info" "ISGN_ENTITY_NAME" "13 final_nios2_proc_nios2_oci_compute_tm_count " "Found entity 13: final_nios2_proc_nios2_oci_compute_tm_count" {  } { { "final/synthesis/submodules/final_nios2_proc.v" "" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_nios2_proc.v" 1760 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498056598774 ""} { "Info" "ISGN_ENTITY_NAME" "14 final_nios2_proc_nios2_oci_fifowp_inc " "Found entity 14: final_nios2_proc_nios2_oci_fifowp_inc" {  } { { "final/synthesis/submodules/final_nios2_proc.v" "" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_nios2_proc.v" 1831 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498056598774 ""} { "Info" "ISGN_ENTITY_NAME" "15 final_nios2_proc_nios2_oci_fifocount_inc " "Found entity 15: final_nios2_proc_nios2_oci_fifocount_inc" {  } { { "final/synthesis/submodules/final_nios2_proc.v" "" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_nios2_proc.v" 1873 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498056598774 ""} { "Info" "ISGN_ENTITY_NAME" "16 final_nios2_proc_nios2_oci_fifo " "Found entity 16: final_nios2_proc_nios2_oci_fifo" {  } { { "final/synthesis/submodules/final_nios2_proc.v" "" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_nios2_proc.v" 1919 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498056598774 ""} { "Info" "ISGN_ENTITY_NAME" "17 final_nios2_proc_nios2_oci_pib " "Found entity 17: final_nios2_proc_nios2_oci_pib" {  } { { "final/synthesis/submodules/final_nios2_proc.v" "" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_nios2_proc.v" 2424 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498056598774 ""} { "Info" "ISGN_ENTITY_NAME" "18 final_nios2_proc_nios2_oci_im " "Found entity 18: final_nios2_proc_nios2_oci_im" {  } { { "final/synthesis/submodules/final_nios2_proc.v" "" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_nios2_proc.v" 2492 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498056598774 ""} { "Info" "ISGN_ENTITY_NAME" "19 final_nios2_proc_nios2_performance_monitors " "Found entity 19: final_nios2_proc_nios2_performance_monitors" {  } { { "final/synthesis/submodules/final_nios2_proc.v" "" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_nios2_proc.v" 2608 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498056598774 ""} { "Info" "ISGN_ENTITY_NAME" "20 final_nios2_proc_nios2_oci " "Found entity 20: final_nios2_proc_nios2_oci" {  } { { "final/synthesis/submodules/final_nios2_proc.v" "" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_nios2_proc.v" 2624 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498056598774 ""} { "Info" "ISGN_ENTITY_NAME" "21 final_nios2_proc " "Found entity 21: final_nios2_proc" {  } { { "final/synthesis/submodules/final_nios2_proc.v" "" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_nios2_proc.v" 3129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498056598774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498056598774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final/synthesis/submodules/final_leds.v 1 1 " "Found 1 design units, including 1 entities, in source file final/synthesis/submodules/final_leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_leds " "Found entity 1: final_leds" {  } { { "final/synthesis/submodules/final_leds.v" "" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_leds.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498056598785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498056598785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final/synthesis/submodules/final_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file final/synthesis/submodules/final_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_irq_mapper " "Found entity 1: final_irq_mapper" {  } { { "final/synthesis/submodules/final_irq_mapper.sv" "" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498056598788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498056598788 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel final_id_router_002.sv(48) " "Verilog HDL Declaration information at final_id_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "final/synthesis/submodules/final_id_router_002.sv" "" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_id_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1498056598792 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel final_id_router_002.sv(49) " "Verilog HDL Declaration information at final_id_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "final/synthesis/submodules/final_id_router_002.sv" "" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_id_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1498056598792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final/synthesis/submodules/final_id_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file final/synthesis/submodules/final_id_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_id_router_002_default_decode " "Found entity 1: final_id_router_002_default_decode" {  } { { "final/synthesis/submodules/final_id_router_002.sv" "" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_id_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498056598793 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_id_router_002 " "Found entity 2: final_id_router_002" {  } { { "final/synthesis/submodules/final_id_router_002.sv" "" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_id_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498056598793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498056598793 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel final_id_router.sv(48) " "Verilog HDL Declaration information at final_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "final/synthesis/submodules/final_id_router.sv" "" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1498056598796 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel final_id_router.sv(49) " "Verilog HDL Declaration information at final_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "final/synthesis/submodules/final_id_router.sv" "" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1498056598797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final/synthesis/submodules/final_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file final/synthesis/submodules/final_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_id_router_default_decode " "Found entity 1: final_id_router_default_decode" {  } { { "final/synthesis/submodules/final_id_router.sv" "" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498056598797 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_id_router " "Found entity 2: final_id_router" {  } { { "final/synthesis/submodules/final_id_router.sv" "" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498056598797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498056598797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final/synthesis/submodules/final_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file final/synthesis/submodules/final_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_cmd_xbar_mux " "Found entity 1: final_cmd_xbar_mux" {  } { { "final/synthesis/submodules/final_cmd_xbar_mux.sv" "" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498056598802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498056598802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final/synthesis/submodules/final_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file final/synthesis/submodules/final_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_cmd_xbar_demux_001 " "Found entity 1: final_cmd_xbar_demux_001" {  } { { "final/synthesis/submodules/final_cmd_xbar_demux_001.sv" "" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498056598805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498056598805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final/synthesis/submodules/final_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file final/synthesis/submodules/final_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_cmd_xbar_demux " "Found entity 1: final_cmd_xbar_demux" {  } { { "final/synthesis/submodules/final_cmd_xbar_demux.sv" "" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498056598809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498056598809 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel final_addr_router_001.sv(48) " "Verilog HDL Declaration information at final_addr_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "final/synthesis/submodules/final_addr_router_001.sv" "" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_addr_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1498056598812 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel final_addr_router_001.sv(49) " "Verilog HDL Declaration information at final_addr_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "final/synthesis/submodules/final_addr_router_001.sv" "" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_addr_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1498056598813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final/synthesis/submodules/final_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file final/synthesis/submodules/final_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_addr_router_001_default_decode " "Found entity 1: final_addr_router_001_default_decode" {  } { { "final/synthesis/submodules/final_addr_router_001.sv" "" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_addr_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498056598814 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_addr_router_001 " "Found entity 2: final_addr_router_001" {  } { { "final/synthesis/submodules/final_addr_router_001.sv" "" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_addr_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498056598814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498056598814 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel final_addr_router.sv(48) " "Verilog HDL Declaration information at final_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "final/synthesis/submodules/final_addr_router.sv" "" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1498056598818 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel final_addr_router.sv(49) " "Verilog HDL Declaration information at final_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "final/synthesis/submodules/final_addr_router.sv" "" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1498056598818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final/synthesis/submodules/final_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file final/synthesis/submodules/final_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_addr_router_default_decode " "Found entity 1: final_addr_router_default_decode" {  } { { "final/synthesis/submodules/final_addr_router.sv" "" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498056598820 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_addr_router " "Found entity 2: final_addr_router" {  } { { "final/synthesis/submodules/final_addr_router.sv" "" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498056598820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498056598820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file final/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "final/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498056598828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498056598828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file final/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "final/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/altera_reset_controller.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498056598834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498056598834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file final/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "final/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498056598839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498056598839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file final/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "final/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498056598845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498056598845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file final/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "final/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498056598850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498056598850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file final/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "final/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498056598854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498056598854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file final/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "final/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498056598860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498056598860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file final/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "final/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498056598864 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "final/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498056598864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498056598864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file final/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "final/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498056598870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498056598870 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "final final.v(6) " "Verilog HDL Declaration warning at final.v(6): \"final\" is SystemVerilog-2005 keyword" {  } { { "final/synthesis/final.v" "" { Text "C:/altera/13.0/projeto/final/synthesis/final.v" 6 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Quartus II" 0 -1 1498056598873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final/synthesis/final.v 1 1 " "Found 1 design units, including 1 entities, in source file final/synthesis/final.v" { { "Info" "ISGN_ENTITY_NAME" "1 final " "Found entity 1: final" {  } { { "final/synthesis/final.v" "" { Text "C:/altera/13.0/projeto/final/synthesis/final.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498056598884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498056598884 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "final_nios2_proc.v(1567) " "Verilog HDL or VHDL warning at final_nios2_proc.v(1567): conditional expression evaluates to a constant" {  } { { "final/synthesis/submodules/final_nios2_proc.v" "" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_nios2_proc.v" 1567 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1498056598897 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "final_nios2_proc.v(1569) " "Verilog HDL or VHDL warning at final_nios2_proc.v(1569): conditional expression evaluates to a constant" {  } { { "final/synthesis/submodules/final_nios2_proc.v" "" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_nios2_proc.v" 1569 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1498056598897 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "final_nios2_proc.v(1725) " "Verilog HDL or VHDL warning at final_nios2_proc.v(1725): conditional expression evaluates to a constant" {  } { { "final/synthesis/submodules/final_nios2_proc.v" "" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_nios2_proc.v" 1725 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1498056598898 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "final_nios2_proc.v(2553) " "Verilog HDL or VHDL warning at final_nios2_proc.v(2553): conditional expression evaluates to a constant" {  } { { "final/synthesis/submodules/final_nios2_proc.v" "" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_nios2_proc.v" 2553 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1498056598903 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "final " "Elaborating entity \"final\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1498056599163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_nios2_proc final_nios2_proc:nios2_proc " "Elaborating entity \"final_nios2_proc\" for hierarchy \"final_nios2_proc:nios2_proc\"" {  } { { "final/synthesis/final.v" "nios2_proc" { Text "C:/altera/13.0/projeto/final/synthesis/final.v" 523 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498056599198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_nios2_proc_test_bench final_nios2_proc:nios2_proc\|final_nios2_proc_test_bench:the_final_nios2_proc_test_bench " "Elaborating entity \"final_nios2_proc_test_bench\" for hierarchy \"final_nios2_proc:nios2_proc\|final_nios2_proc_test_bench:the_final_nios2_proc_test_bench\"" {  } { { "final/synthesis/submodules/final_nios2_proc.v" "the_final_nios2_proc_test_bench" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_nios2_proc.v" 3794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498056599214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_nios2_proc_register_bank_a_module final_nios2_proc:nios2_proc\|final_nios2_proc_register_bank_a_module:final_nios2_proc_register_bank_a " "Elaborating entity \"final_nios2_proc_register_bank_a_module\" for hierarchy \"final_nios2_proc:nios2_proc\|final_nios2_proc_register_bank_a_module:final_nios2_proc_register_bank_a\"" {  } { { "final/synthesis/submodules/final_nios2_proc.v" "final_nios2_proc_register_bank_a" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_nios2_proc.v" 4279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498056599229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram final_nios2_proc:nios2_proc\|final_nios2_proc_register_bank_a_module:final_nios2_proc_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"final_nios2_proc:nios2_proc\|final_nios2_proc_register_bank_a_module:final_nios2_proc_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "final/synthesis/submodules/final_nios2_proc.v" "the_altsyncram" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_nios2_proc.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498056599285 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "final_nios2_proc:nios2_proc\|final_nios2_proc_register_bank_a_module:final_nios2_proc_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"final_nios2_proc:nios2_proc\|final_nios2_proc_register_bank_a_module:final_nios2_proc_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "final/synthesis/submodules/final_nios2_proc.v" "" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_nios2_proc.v" 55 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1498056599287 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final_nios2_proc:nios2_proc\|final_nios2_proc_register_bank_a_module:final_nios2_proc_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"final_nios2_proc:nios2_proc\|final_nios2_proc_register_bank_a_module:final_nios2_proc_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498056599288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file final_nios2_proc_rf_ram_a.mif " "Parameter \"init_file\" = \"final_nios2_proc_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498056599288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498056599288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498056599288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498056599288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498056599288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498056599288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498056599288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498056599288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498056599288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498056599288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498056599288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498056599288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498056599288 ""}  } { { "final/synthesis/submodules/final_nios2_proc.v" "" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_nios2_proc.v" 55 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1498056599288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ffg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ffg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ffg1 " "Found entity 1: altsyncram_ffg1" {  } { { "db/altsyncram_ffg1.tdf" "" { Text "C:/altera/13.0/projeto/db/altsyncram_ffg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498056599402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498056599402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ffg1 final_nios2_proc:nios2_proc\|final_nios2_proc_register_bank_a_module:final_nios2_proc_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_ffg1:auto_generated " "Elaborating entity \"altsyncram_ffg1\" for hierarchy \"final_nios2_proc:nios2_proc\|final_nios2_proc_register_bank_a_module:final_nios2_proc_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_ffg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498056599403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_nios2_proc_register_bank_b_module final_nios2_proc:nios2_proc\|final_nios2_proc_register_bank_b_module:final_nios2_proc_register_bank_b " "Elaborating entity \"final_nios2_proc_register_bank_b_module\" for hierarchy \"final_nios2_proc:nios2_proc\|final_nios2_proc_register_bank_b_module:final_nios2_proc_register_bank_b\"" {  } { { "final/synthesis/submodules/final_nios2_proc.v" "final_nios2_proc_register_bank_b" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_nios2_proc.v" 4300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498056599415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram final_nios2_proc:nios2_proc\|final_nios2_proc_register_bank_b_module:final_nios2_proc_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"final_nios2_proc:nios2_proc\|final_nios2_proc_register_bank_b_module:final_nios2_proc_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "final/synthesis/submodules/final_nios2_proc.v" "the_altsyncram" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_nios2_proc.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498056599426 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "final_nios2_proc:nios2_proc\|final_nios2_proc_register_bank_b_module:final_nios2_proc_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"final_nios2_proc:nios2_proc\|final_nios2_proc_register_bank_b_module:final_nios2_proc_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "final/synthesis/submodules/final_nios2_proc.v" "" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_nios2_proc.v" 118 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1498056599443 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final_nios2_proc:nios2_proc\|final_nios2_proc_register_bank_b_module:final_nios2_proc_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"final_nios2_proc:nios2_proc\|final_nios2_proc_register_bank_b_module:final_nios2_proc_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498056599444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file final_nios2_proc_rf_ram_b.mif " "Parameter \"init_file\" = \"final_nios2_proc_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498056599444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498056599444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498056599444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498056599444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498056599444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498056599444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498056599444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498056599444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498056599444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498056599444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498056599444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498056599444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498056599444 ""}  } { { "final/synthesis/submodules/final_nios2_proc.v" "" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_nios2_proc.v" 118 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1498056599444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gfg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gfg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gfg1 " "Found entity 1: altsyncram_gfg1" {  } { { "db/altsyncram_gfg1.tdf" "" { Text "C:/altera/13.0/projeto/db/altsyncram_gfg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498056599536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498056599536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gfg1 final_nios2_proc:nios2_proc\|final_nios2_proc_register_bank_b_module:final_nios2_proc_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_gfg1:auto_generated " "Elaborating entity \"altsyncram_gfg1\" for hierarchy \"final_nios2_proc:nios2_proc\|final_nios2_proc_register_bank_b_module:final_nios2_proc_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_gfg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498056599537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_nios2_proc_nios2_oci final_nios2_proc:nios2_proc\|final_nios2_proc_nios2_oci:the_final_nios2_proc_nios2_oci " "Elaborating entity \"final_nios2_proc_nios2_oci\" for hierarchy \"final_nios2_proc:nios2_proc\|final_nios2_proc_nios2_oci:the_final_nios2_proc_nios2_oci\"" {  } { { "final/synthesis/submodules/final_nios2_proc.v" "the_final_nios2_proc_nios2_oci" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_nios2_proc.v" 4758 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498056599551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_nios2_proc_nios2_oci_debug final_nios2_proc:nios2_proc\|final_nios2_proc_nios2_oci:the_final_nios2_proc_nios2_oci\|final_nios2_proc_nios2_oci_debug:the_final_nios2_proc_nios2_oci_debug " "Elaborating entity \"final_nios2_proc_nios2_oci_debug\" for hierarchy \"final_nios2_proc:nios2_proc\|final_nios2_proc_nios2_oci:the_final_nios2_proc_nios2_oci\|final_nios2_proc_nios2_oci_debug:the_final_nios2_proc_nios2_oci_debug\"" {  } { { "final/synthesis/submodules/final_nios2_proc.v" "the_final_nios2_proc_nios2_oci_debug" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_nios2_proc.v" 2802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498056599558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer final_nios2_proc:nios2_proc\|final_nios2_proc_nios2_oci:the_final_nios2_proc_nios2_oci\|final_nios2_proc_nios2_oci_debug:the_final_nios2_proc_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"final_nios2_proc:nios2_proc\|final_nios2_proc_nios2_oci:the_final_nios2_proc_nios2_oci\|final_nios2_proc_nios2_oci_debug:the_final_nios2_proc_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "final/synthesis/submodules/final_nios2_proc.v" "the_altera_std_synchronizer" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_nios2_proc.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498056599592 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "final_nios2_proc:nios2_proc\|final_nios2_proc_nios2_oci:the_final_nios2_proc_nios2_oci\|final_nios2_proc_nios2_oci_debug:the_final_nios2_proc_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"final_nios2_proc:nios2_proc\|final_nios2_proc_nios2_oci:the_final_nios2_proc_nios2_oci\|final_nios2_proc_nios2_oci_debug:the_final_nios2_proc_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "final/synthesis/submodules/final_nios2_proc.v" "" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_nios2_proc.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1498056599595 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final_nios2_proc:nios2_proc\|final_nios2_proc_nios2_oci:the_final_nios2_proc_nios2_oci\|final_nios2_proc_nios2_oci_debug:the_final_nios2_proc_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"final_nios2_proc:nios2_proc\|final_nios2_proc_nios2_oci:the_final_nios2_proc_nios2_oci\|final_nios2_proc_nios2_oci_debug:the_final_nios2_proc_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498056599595 ""}  } { { "final/synthesis/submodules/final_nios2_proc.v" "" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_nios2_proc.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1498056599595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_nios2_proc_nios2_ocimem final_nios2_proc:nios2_proc\|final_nios2_proc_nios2_oci:the_final_nios2_proc_nios2_oci\|final_nios2_proc_nios2_ocimem:the_final_nios2_proc_nios2_ocimem " "Elaborating entity \"final_nios2_proc_nios2_ocimem\" for hierarchy \"final_nios2_proc:nios2_proc\|final_nios2_proc_nios2_oci:the_final_nios2_proc_nios2_oci\|final_nios2_proc_nios2_ocimem:the_final_nios2_proc_nios2_ocimem\"" {  } { { "final/synthesis/submodules/final_nios2_proc.v" "the_final_nios2_proc_nios2_ocimem" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_nios2_proc.v" 2821 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498056599599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_nios2_proc_ociram_sp_ram_module final_nios2_proc:nios2_proc\|final_nios2_proc_nios2_oci:the_final_nios2_proc_nios2_oci\|final_nios2_proc_nios2_ocimem:the_final_nios2_proc_nios2_ocimem\|final_nios2_proc_ociram_sp_ram_module:final_nios2_proc_ociram_sp_ram " "Elaborating entity \"final_nios2_proc_ociram_sp_ram_module\" for hierarchy \"final_nios2_proc:nios2_proc\|final_nios2_proc_nios2_oci:the_final_nios2_proc_nios2_oci\|final_nios2_proc_nios2_ocimem:the_final_nios2_proc_nios2_ocimem\|final_nios2_proc_ociram_sp_ram_module:final_nios2_proc_ociram_sp_ram\"" {  } { { "final/synthesis/submodules/final_nios2_proc.v" "final_nios2_proc_ociram_sp_ram" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_nios2_proc.v" 491 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498056599606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram final_nios2_proc:nios2_proc\|final_nios2_proc_nios2_oci:the_final_nios2_proc_nios2_oci\|final_nios2_proc_nios2_ocimem:the_final_nios2_proc_nios2_ocimem\|final_nios2_proc_ociram_sp_ram_module:final_nios2_proc_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"final_nios2_proc:nios2_proc\|final_nios2_proc_nios2_oci:the_final_nios2_proc_nios2_oci\|final_nios2_proc_nios2_ocimem:the_final_nios2_proc_nios2_ocimem\|final_nios2_proc_ociram_sp_ram_module:final_nios2_proc_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "final/synthesis/submodules/final_nios2_proc.v" "the_altsyncram" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_nios2_proc.v" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498056599616 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "final_nios2_proc:nios2_proc\|final_nios2_proc_nios2_oci:the_final_nios2_proc_nios2_oci\|final_nios2_proc_nios2_ocimem:the_final_nios2_proc_nios2_ocimem\|final_nios2_proc_ociram_sp_ram_module:final_nios2_proc_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"final_nios2_proc:nios2_proc\|final_nios2_proc_nios2_oci:the_final_nios2_proc_nios2_oci\|final_nios2_proc_nios2_ocimem:the_final_nios2_proc_nios2_ocimem\|final_nios2_proc_ociram_sp_ram_module:final_nios2_proc_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "final/synthesis/submodules/final_nios2_proc.v" "" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_nios2_proc.v" 322 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1498056599619 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final_nios2_proc:nios2_proc\|final_nios2_proc_nios2_oci:the_final_nios2_proc_nios2_oci\|final_nios2_proc_nios2_ocimem:the_final_nios2_proc_nios2_ocimem\|final_nios2_proc_ociram_sp_ram_module:final_nios2_proc_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"final_nios2_proc:nios2_proc\|final_nios2_proc_nios2_oci:the_final_nios2_proc_nios2_oci\|final_nios2_proc_nios2_ocimem:the_final_nios2_proc_nios2_ocimem\|final_nios2_proc_ociram_sp_ram_module:final_nios2_proc_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file final_nios2_proc_ociram_default_contents.mif " "Parameter \"init_file\" = \"final_nios2_proc_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498056599619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498056599619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498056599619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498056599619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498056599619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498056599619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498056599619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498056599619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498056599619 ""}  } { { "final/synthesis/submodules/final_nios2_proc.v" "" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_nios2_proc.v" 322 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1498056599619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_js71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_js71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_js71 " "Found entity 1: altsyncram_js71" {  } { { "db/altsyncram_js71.tdf" "" { Text "C:/altera/13.0/projeto/db/altsyncram_js71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498056599715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498056599715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_js71 final_nios2_proc:nios2_proc\|final_nios2_proc_nios2_oci:the_final_nios2_proc_nios2_oci\|final_nios2_proc_nios2_ocimem:the_final_nios2_proc_nios2_ocimem\|final_nios2_proc_ociram_sp_ram_module:final_nios2_proc_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_js71:auto_generated " "Elaborating entity \"altsyncram_js71\" for hierarchy \"final_nios2_proc:nios2_proc\|final_nios2_proc_nios2_oci:the_final_nios2_proc_nios2_oci\|final_nios2_proc_nios2_ocimem:the_final_nios2_proc_nios2_ocimem\|final_nios2_proc_ociram_sp_ram_module:final_nios2_proc_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_js71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498056599717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_nios2_proc_nios2_avalon_reg final_nios2_proc:nios2_proc\|final_nios2_proc_nios2_oci:the_final_nios2_proc_nios2_oci\|final_nios2_proc_nios2_avalon_reg:the_final_nios2_proc_nios2_avalon_reg " "Elaborating entity \"final_nios2_proc_nios2_avalon_reg\" for hierarchy \"final_nios2_proc:nios2_proc\|final_nios2_proc_nios2_oci:the_final_nios2_proc_nios2_oci\|final_nios2_proc_nios2_avalon_reg:the_final_nios2_proc_nios2_avalon_reg\"" {  } { { "final/synthesis/submodules/final_nios2_proc.v" "the_final_nios2_proc_nios2_avalon_reg" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_nios2_proc.v" 2840 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498056599730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_nios2_proc_nios2_oci_break final_nios2_proc:nios2_proc\|final_nios2_proc_nios2_oci:the_final_nios2_proc_nios2_oci\|final_nios2_proc_nios2_oci_break:the_final_nios2_proc_nios2_oci_break " "Elaborating entity \"final_nios2_proc_nios2_oci_break\" for hierarchy \"final_nios2_proc:nios2_proc\|final_nios2_proc_nios2_oci:the_final_nios2_proc_nios2_oci\|final_nios2_proc_nios2_oci_break:the_final_nios2_proc_nios2_oci_break\"" {  } { { "final/synthesis/submodules/final_nios2_proc.v" "the_final_nios2_proc_nios2_oci_break" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_nios2_proc.v" 2871 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498056599734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_nios2_proc_nios2_oci_xbrk final_nios2_proc:nios2_proc\|final_nios2_proc_nios2_oci:the_final_nios2_proc_nios2_oci\|final_nios2_proc_nios2_oci_xbrk:the_final_nios2_proc_nios2_oci_xbrk " "Elaborating entity \"final_nios2_proc_nios2_oci_xbrk\" for hierarchy \"final_nios2_proc:nios2_proc\|final_nios2_proc_nios2_oci:the_final_nios2_proc_nios2_oci\|final_nios2_proc_nios2_oci_xbrk:the_final_nios2_proc_nios2_oci_xbrk\"" {  } { { "final/synthesis/submodules/final_nios2_proc.v" "the_final_nios2_proc_nios2_oci_xbrk" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_nios2_proc.v" 2892 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498056599738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_nios2_proc_nios2_oci_dbrk final_nios2_proc:nios2_proc\|final_nios2_proc_nios2_oci:the_final_nios2_proc_nios2_oci\|final_nios2_proc_nios2_oci_dbrk:the_final_nios2_proc_nios2_oci_dbrk " "Elaborating entity \"final_nios2_proc_nios2_oci_dbrk\" for hierarchy \"final_nios2_proc:nios2_proc\|final_nios2_proc_nios2_oci:the_final_nios2_proc_nios2_oci\|final_nios2_proc_nios2_oci_dbrk:the_final_nios2_proc_nios2_oci_dbrk\"" {  } { { "final/synthesis/submodules/final_nios2_proc.v" "the_final_nios2_proc_nios2_oci_dbrk" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_nios2_proc.v" 2918 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498056599742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_nios2_proc_nios2_oci_itrace final_nios2_proc:nios2_proc\|final_nios2_proc_nios2_oci:the_final_nios2_proc_nios2_oci\|final_nios2_proc_nios2_oci_itrace:the_final_nios2_proc_nios2_oci_itrace " "Elaborating entity \"final_nios2_proc_nios2_oci_itrace\" for hierarchy \"final_nios2_proc:nios2_proc\|final_nios2_proc_nios2_oci:the_final_nios2_proc_nios2_oci\|final_nios2_proc_nios2_oci_itrace:the_final_nios2_proc_nios2_oci_itrace\"" {  } { { "final/synthesis/submodules/final_nios2_proc.v" "the_final_nios2_proc_nios2_oci_itrace" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_nios2_proc.v" 2937 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498056599746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_nios2_proc_nios2_oci_dtrace final_nios2_proc:nios2_proc\|final_nios2_proc_nios2_oci:the_final_nios2_proc_nios2_oci\|final_nios2_proc_nios2_oci_dtrace:the_final_nios2_proc_nios2_oci_dtrace " "Elaborating entity \"final_nios2_proc_nios2_oci_dtrace\" for hierarchy \"final_nios2_proc:nios2_proc\|final_nios2_proc_nios2_oci:the_final_nios2_proc_nios2_oci\|final_nios2_proc_nios2_oci_dtrace:the_final_nios2_proc_nios2_oci_dtrace\"" {  } { { "final/synthesis/submodules/final_nios2_proc.v" "the_final_nios2_proc_nios2_oci_dtrace" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_nios2_proc.v" 2952 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498056599751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_nios2_proc_nios2_oci_td_mode final_nios2_proc:nios2_proc\|final_nios2_proc_nios2_oci:the_final_nios2_proc_nios2_oci\|final_nios2_proc_nios2_oci_dtrace:the_final_nios2_proc_nios2_oci_dtrace\|final_nios2_proc_nios2_oci_td_mode:final_nios2_proc_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"final_nios2_proc_nios2_oci_td_mode\" for hierarchy \"final_nios2_proc:nios2_proc\|final_nios2_proc_nios2_oci:the_final_nios2_proc_nios2_oci\|final_nios2_proc_nios2_oci_dtrace:the_final_nios2_proc_nios2_oci_dtrace\|final_nios2_proc_nios2_oci_td_mode:final_nios2_proc_nios2_oci_trc_ctrl_td_mode\"" {  } { { "final/synthesis/submodules/final_nios2_proc.v" "final_nios2_proc_nios2_oci_trc_ctrl_td_mode" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_nios2_proc.v" 1714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498056599754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_nios2_proc_nios2_oci_fifo final_nios2_proc:nios2_proc\|final_nios2_proc_nios2_oci:the_final_nios2_proc_nios2_oci\|final_nios2_proc_nios2_oci_fifo:the_final_nios2_proc_nios2_oci_fifo " "Elaborating entity \"final_nios2_proc_nios2_oci_fifo\" for hierarchy \"final_nios2_proc:nios2_proc\|final_nios2_proc_nios2_oci:the_final_nios2_proc_nios2_oci\|final_nios2_proc_nios2_oci_fifo:the_final_nios2_proc_nios2_oci_fifo\"" {  } { { "final/synthesis/submodules/final_nios2_proc.v" "the_final_nios2_proc_nios2_oci_fifo" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_nios2_proc.v" 2971 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498056599758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_nios2_proc_nios2_oci_compute_tm_count final_nios2_proc:nios2_proc\|final_nios2_proc_nios2_oci:the_final_nios2_proc_nios2_oci\|final_nios2_proc_nios2_oci_fifo:the_final_nios2_proc_nios2_oci_fifo\|final_nios2_proc_nios2_oci_compute_tm_count:final_nios2_proc_nios2_oci_compute_tm_count_tm_count " "Elaborating entity \"final_nios2_proc_nios2_oci_compute_tm_count\" for hierarchy \"final_nios2_proc:nios2_proc\|final_nios2_proc_nios2_oci:the_final_nios2_proc_nios2_oci\|final_nios2_proc_nios2_oci_fifo:the_final_nios2_proc_nios2_oci_fifo\|final_nios2_proc_nios2_oci_compute_tm_count:final_nios2_proc_nios2_oci_compute_tm_count_tm_count\"" {  } { { "final/synthesis/submodules/final_nios2_proc.v" "final_nios2_proc_nios2_oci_compute_tm_count_tm_count" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_nios2_proc.v" 2046 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498056599762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_nios2_proc_nios2_oci_fifowp_inc final_nios2_proc:nios2_proc\|final_nios2_proc_nios2_oci:the_final_nios2_proc_nios2_oci\|final_nios2_proc_nios2_oci_fifo:the_final_nios2_proc_nios2_oci_fifo\|final_nios2_proc_nios2_oci_fifowp_inc:final_nios2_proc_nios2_oci_fifowp_inc_fifowp " "Elaborating entity \"final_nios2_proc_nios2_oci_fifowp_inc\" for hierarchy \"final_nios2_proc:nios2_proc\|final_nios2_proc_nios2_oci:the_final_nios2_proc_nios2_oci\|final_nios2_proc_nios2_oci_fifo:the_final_nios2_proc_nios2_oci_fifo\|final_nios2_proc_nios2_oci_fifowp_inc:final_nios2_proc_nios2_oci_fifowp_inc_fifowp\"" {  } { { "final/synthesis/submodules/final_nios2_proc.v" "final_nios2_proc_nios2_oci_fifowp_inc_fifowp" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_nios2_proc.v" 2056 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498056599766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_nios2_proc_nios2_oci_fifocount_inc final_nios2_proc:nios2_proc\|final_nios2_proc_nios2_oci:the_final_nios2_proc_nios2_oci\|final_nios2_proc_nios2_oci_fifo:the_final_nios2_proc_nios2_oci_fifo\|final_nios2_proc_nios2_oci_fifocount_inc:final_nios2_proc_nios2_oci_fifocount_inc_fifocount " "Elaborating entity \"final_nios2_proc_nios2_oci_fifocount_inc\" for hierarchy \"final_nios2_proc:nios2_proc\|final_nios2_proc_nios2_oci:the_final_nios2_proc_nios2_oci\|final_nios2_proc_nios2_oci_fifo:the_final_nios2_proc_nios2_oci_fifo\|final_nios2_proc_nios2_oci_fifocount_inc:final_nios2_proc_nios2_oci_fifocount_inc_fifocount\"" {  } { { "final/synthesis/submodules/final_nios2_proc.v" "final_nios2_proc_nios2_oci_fifocount_inc_fifocount" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_nios2_proc.v" 2066 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498056599769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_nios2_proc_oci_test_bench final_nios2_proc:nios2_proc\|final_nios2_proc_nios2_oci:the_final_nios2_proc_nios2_oci\|final_nios2_proc_nios2_oci_fifo:the_final_nios2_proc_nios2_oci_fifo\|final_nios2_proc_oci_test_bench:the_final_nios2_proc_oci_test_bench " "Elaborating entity \"final_nios2_proc_oci_test_bench\" for hierarchy \"final_nios2_proc:nios2_proc\|final_nios2_proc_nios2_oci:the_final_nios2_proc_nios2_oci\|final_nios2_proc_nios2_oci_fifo:the_final_nios2_proc_nios2_oci_fifo\|final_nios2_proc_oci_test_bench:the_final_nios2_proc_oci_test_bench\"" {  } { { "final/synthesis/submodules/final_nios2_proc.v" "the_final_nios2_proc_oci_test_bench" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_nios2_proc.v" 2075 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498056599773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_nios2_proc_nios2_oci_pib final_nios2_proc:nios2_proc\|final_nios2_proc_nios2_oci:the_final_nios2_proc_nios2_oci\|final_nios2_proc_nios2_oci_pib:the_final_nios2_proc_nios2_oci_pib " "Elaborating entity \"final_nios2_proc_nios2_oci_pib\" for hierarchy \"final_nios2_proc:nios2_proc\|final_nios2_proc_nios2_oci:the_final_nios2_proc_nios2_oci\|final_nios2_proc_nios2_oci_pib:the_final_nios2_proc_nios2_oci_pib\"" {  } { { "final/synthesis/submodules/final_nios2_proc.v" "the_final_nios2_proc_nios2_oci_pib" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_nios2_proc.v" 2981 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498056599777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_nios2_proc_nios2_oci_im final_nios2_proc:nios2_proc\|final_nios2_proc_nios2_oci:the_final_nios2_proc_nios2_oci\|final_nios2_proc_nios2_oci_im:the_final_nios2_proc_nios2_oci_im " "Elaborating entity \"final_nios2_proc_nios2_oci_im\" for hierarchy \"final_nios2_proc:nios2_proc\|final_nios2_proc_nios2_oci:the_final_nios2_proc_nios2_oci\|final_nios2_proc_nios2_oci_im:the_final_nios2_proc_nios2_oci_im\"" {  } { { "final/synthesis/submodules/final_nios2_proc.v" "the_final_nios2_proc_nios2_oci_im" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_nios2_proc.v" 3002 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498056599780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_nios2_proc_jtag_debug_module_wrapper final_nios2_proc:nios2_proc\|final_nios2_proc_nios2_oci:the_final_nios2_proc_nios2_oci\|final_nios2_proc_jtag_debug_module_wrapper:the_final_nios2_proc_jtag_debug_module_wrapper " "Elaborating entity \"final_nios2_proc_jtag_debug_module_wrapper\" for hierarchy \"final_nios2_proc:nios2_proc\|final_nios2_proc_nios2_oci:the_final_nios2_proc_nios2_oci\|final_nios2_proc_jtag_debug_module_wrapper:the_final_nios2_proc_jtag_debug_module_wrapper\"" {  } { { "final/synthesis/submodules/final_nios2_proc.v" "the_final_nios2_proc_jtag_debug_module_wrapper" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_nios2_proc.v" 3107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498056599784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_nios2_proc_jtag_debug_module_tck final_nios2_proc:nios2_proc\|final_nios2_proc_nios2_oci:the_final_nios2_proc_nios2_oci\|final_nios2_proc_jtag_debug_module_wrapper:the_final_nios2_proc_jtag_debug_module_wrapper\|final_nios2_proc_jtag_debug_module_tck:the_final_nios2_proc_jtag_debug_module_tck " "Elaborating entity \"final_nios2_proc_jtag_debug_module_tck\" for hierarchy \"final_nios2_proc:nios2_proc\|final_nios2_proc_nios2_oci:the_final_nios2_proc_nios2_oci\|final_nios2_proc_jtag_debug_module_wrapper:the_final_nios2_proc_jtag_debug_module_wrapper\|final_nios2_proc_jtag_debug_module_tck:the_final_nios2_proc_jtag_debug_module_tck\"" {  } { { "final/synthesis/submodules/final_nios2_proc_jtag_debug_module_wrapper.v" "the_final_nios2_proc_jtag_debug_module_tck" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_nios2_proc_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498056599789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_nios2_proc_jtag_debug_module_sysclk final_nios2_proc:nios2_proc\|final_nios2_proc_nios2_oci:the_final_nios2_proc_nios2_oci\|final_nios2_proc_jtag_debug_module_wrapper:the_final_nios2_proc_jtag_debug_module_wrapper\|final_nios2_proc_jtag_debug_module_sysclk:the_final_nios2_proc_jtag_debug_module_sysclk " "Elaborating entity \"final_nios2_proc_jtag_debug_module_sysclk\" for hierarchy \"final_nios2_proc:nios2_proc\|final_nios2_proc_nios2_oci:the_final_nios2_proc_nios2_oci\|final_nios2_proc_jtag_debug_module_wrapper:the_final_nios2_proc_jtag_debug_module_wrapper\|final_nios2_proc_jtag_debug_module_sysclk:the_final_nios2_proc_jtag_debug_module_sysclk\"" {  } { { "final/synthesis/submodules/final_nios2_proc_jtag_debug_module_wrapper.v" "the_final_nios2_proc_jtag_debug_module_sysclk" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_nios2_proc_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498056599798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic final_nios2_proc:nios2_proc\|final_nios2_proc_nios2_oci:the_final_nios2_proc_nios2_oci\|final_nios2_proc_jtag_debug_module_wrapper:the_final_nios2_proc_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:final_nios2_proc_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"final_nios2_proc:nios2_proc\|final_nios2_proc_nios2_oci:the_final_nios2_proc_nios2_oci\|final_nios2_proc_jtag_debug_module_wrapper:the_final_nios2_proc_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:final_nios2_proc_jtag_debug_module_phy\"" {  } { { "final/synthesis/submodules/final_nios2_proc_jtag_debug_module_wrapper.v" "final_nios2_proc_jtag_debug_module_phy" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_nios2_proc_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498056599827 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "final_nios2_proc:nios2_proc\|final_nios2_proc_nios2_oci:the_final_nios2_proc_nios2_oci\|final_nios2_proc_jtag_debug_module_wrapper:the_final_nios2_proc_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:final_nios2_proc_jtag_debug_module_phy " "Elaborated megafunction instantiation \"final_nios2_proc:nios2_proc\|final_nios2_proc_nios2_oci:the_final_nios2_proc_nios2_oci\|final_nios2_proc_jtag_debug_module_wrapper:the_final_nios2_proc_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:final_nios2_proc_jtag_debug_module_phy\"" {  } { { "final/synthesis/submodules/final_nios2_proc_jtag_debug_module_wrapper.v" "" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_nios2_proc_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1498056599829 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final_nios2_proc:nios2_proc\|final_nios2_proc_nios2_oci:the_final_nios2_proc_nios2_oci\|final_nios2_proc_jtag_debug_module_wrapper:the_final_nios2_proc_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:final_nios2_proc_jtag_debug_module_phy " "Instantiated megafunction \"final_nios2_proc:nios2_proc\|final_nios2_proc_nios2_oci:the_final_nios2_proc_nios2_oci\|final_nios2_proc_jtag_debug_module_wrapper:the_final_nios2_proc_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:final_nios2_proc_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498056599829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498056599829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498056599829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498056599829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498056599829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498056599829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498056599829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498056599829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498056599829 ""}  } { { "final/synthesis/submodules/final_nios2_proc_jtag_debug_module_wrapper.v" "" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_nios2_proc_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1498056599829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl final_nios2_proc:nios2_proc\|final_nios2_proc_nios2_oci:the_final_nios2_proc_nios2_oci\|final_nios2_proc_jtag_debug_module_wrapper:the_final_nios2_proc_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:final_nios2_proc_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"final_nios2_proc:nios2_proc\|final_nios2_proc_nios2_oci:the_final_nios2_proc_nios2_oci\|final_nios2_proc_jtag_debug_module_wrapper:the_final_nios2_proc_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:final_nios2_proc_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera/13.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498056599832 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "final_nios2_proc:nios2_proc\|final_nios2_proc_nios2_oci:the_final_nios2_proc_nios2_oci\|final_nios2_proc_jtag_debug_module_wrapper:the_final_nios2_proc_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:final_nios2_proc_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst final_nios2_proc:nios2_proc\|final_nios2_proc_nios2_oci:the_final_nios2_proc_nios2_oci\|final_nios2_proc_jtag_debug_module_wrapper:the_final_nios2_proc_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:final_nios2_proc_jtag_debug_module_phy " "Elaborated megafunction instantiation \"final_nios2_proc:nios2_proc\|final_nios2_proc_nios2_oci:the_final_nios2_proc_nios2_oci\|final_nios2_proc_jtag_debug_module_wrapper:the_final_nios2_proc_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:final_nios2_proc_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"final_nios2_proc:nios2_proc\|final_nios2_proc_nios2_oci:the_final_nios2_proc_nios2_oci\|final_nios2_proc_jtag_debug_module_wrapper:the_final_nios2_proc_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:final_nios2_proc_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "final/synthesis/submodules/final_nios2_proc_jtag_debug_module_wrapper.v" "" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_nios2_proc_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498056599834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_onchip_memory final_onchip_memory:onchip_memory " "Elaborating entity \"final_onchip_memory\" for hierarchy \"final_onchip_memory:onchip_memory\"" {  } { { "final/synthesis/final.v" "onchip_memory" { Text "C:/altera/13.0/projeto/final/synthesis/final.v" 535 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498056599838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram final_onchip_memory:onchip_memory\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"final_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\"" {  } { { "final/synthesis/submodules/final_onchip_memory.v" "the_altsyncram" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_onchip_memory.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498056599847 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "final_onchip_memory:onchip_memory\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"final_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\"" {  } { { "final/synthesis/submodules/final_onchip_memory.v" "" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_onchip_memory.v" 62 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1498056599849 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final_onchip_memory:onchip_memory\|altsyncram:the_altsyncram " "Instantiated megafunction \"final_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498056599850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file final_onchip_memory.hex " "Parameter \"init_file\" = \"final_onchip_memory.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498056599850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498056599850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 4096 " "Parameter \"maximum_depth\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498056599850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498056599850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498056599850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498056599850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498056599850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498056599850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498056599850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498056599850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498056599850 ""}  } { { "final/synthesis/submodules/final_onchip_memory.v" "" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_onchip_memory.v" 62 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1498056599850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hhc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hhc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hhc1 " "Found entity 1: altsyncram_hhc1" {  } { { "db/altsyncram_hhc1.tdf" "" { Text "C:/altera/13.0/projeto/db/altsyncram_hhc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498056599945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498056599945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hhc1 final_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_hhc1:auto_generated " "Elaborating entity \"altsyncram_hhc1\" for hierarchy \"final_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_hhc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498056599946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_leds final_leds:leds " "Elaborating entity \"final_leds\" for hierarchy \"final_leds:leds\"" {  } { { "final/synthesis/final.v" "leds" { Text "C:/altera/13.0/projeto/final/synthesis/final.v" 548 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498056599957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_seven_segments final_seven_segments:seven_segments " "Elaborating entity \"final_seven_segments\" for hierarchy \"final_seven_segments:seven_segments\"" {  } { { "final/synthesis/final.v" "seven_segments" { Text "C:/altera/13.0/projeto/final/synthesis/final.v" 561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498056599961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_sysid_1337 final_sysid_1337:sysid_1337 " "Elaborating entity \"final_sysid_1337\" for hierarchy \"final_sysid_1337:sysid_1337\"" {  } { { "final/synthesis/final.v" "sysid_1337" { Text "C:/altera/13.0/projeto/final/synthesis/final.v" 568 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498056599965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_switcher final_switcher:switcher " "Elaborating entity \"final_switcher\" for hierarchy \"final_switcher:switcher\"" {  } { { "final/synthesis/final.v" "switcher" { Text "C:/altera/13.0/projeto/final/synthesis/final.v" 581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498056599969 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data final_switcher.v(110) " "Verilog HDL or VHDL warning at final_switcher.v(110): object \"data\" assigned a value but never read" {  } { { "final/synthesis/submodules/final_switcher.v" "" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_switcher.v" 110 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1498056599971 "|final|final_switcher:switcher"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_push_buttons final_push_buttons:push_buttons " "Elaborating entity \"final_push_buttons\" for hierarchy \"final_push_buttons:push_buttons\"" {  } { { "final/synthesis/final.v" "push_buttons" { Text "C:/altera/13.0/projeto/final/synthesis/final.v" 594 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498056599973 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data final_push_buttons.v(110) " "Verilog HDL or VHDL warning at final_push_buttons.v(110): object \"data\" assigned a value but never read" {  } { { "final/synthesis/submodules/final_push_buttons.v" "" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_push_buttons.v" 110 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1498056599975 "|final|final_push_buttons:push_buttons"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator altera_merlin_master_translator:nios2_proc_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"altera_merlin_master_translator:nios2_proc_instruction_master_translator\"" {  } { { "final/synthesis/final.v" "nios2_proc_instruction_master_translator" { Text "C:/altera/13.0/projeto/final/synthesis/final.v" 656 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498056599977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator altera_merlin_master_translator:nios2_proc_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"altera_merlin_master_translator:nios2_proc_data_master_translator\"" {  } { { "final/synthesis/final.v" "nios2_proc_data_master_translator" { Text "C:/altera/13.0/projeto/final/synthesis/final.v" 718 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498056599982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator altera_merlin_slave_translator:nios2_proc_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"altera_merlin_slave_translator:nios2_proc_jtag_debug_module_translator\"" {  } { { "final/synthesis/final.v" "nios2_proc_jtag_debug_module_translator" { Text "C:/altera/13.0/projeto/final/synthesis/final.v" 784 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498056599986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator altera_merlin_slave_translator:onchip_memory_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"altera_merlin_slave_translator:onchip_memory_s1_translator\"" {  } { { "final/synthesis/final.v" "onchip_memory_s1_translator" { Text "C:/altera/13.0/projeto/final/synthesis/final.v" 850 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498056599991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator altera_merlin_slave_translator:leds_avalon_parallel_port_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"altera_merlin_slave_translator:leds_avalon_parallel_port_slave_translator\"" {  } { { "final/synthesis/final.v" "leds_avalon_parallel_port_slave_translator" { Text "C:/altera/13.0/projeto/final/synthesis/final.v" 916 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498056599995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator altera_merlin_slave_translator:sysid_1337_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"altera_merlin_slave_translator:sysid_1337_control_slave_translator\"" {  } { { "final/synthesis/final.v" "sysid_1337_control_slave_translator" { Text "C:/altera/13.0/projeto/final/synthesis/final.v" 1048 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498056600002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent altera_merlin_master_agent:nios2_proc_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"altera_merlin_master_agent:nios2_proc_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "final/synthesis/final.v" "nios2_proc_instruction_master_translator_avalon_universal_master_0_agent" { Text "C:/altera/13.0/projeto/final/synthesis/final.v" 1260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498056600012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent altera_merlin_master_agent:nios2_proc_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"altera_merlin_master_agent:nios2_proc_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "final/synthesis/final.v" "nios2_proc_data_master_translator_avalon_universal_master_0_agent" { Text "C:/altera/13.0/projeto/final/synthesis/final.v" 1340 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498056600027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent altera_merlin_slave_agent:nios2_proc_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"altera_merlin_slave_agent:nios2_proc_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } { { "final/synthesis/final.v" "nios2_proc_jtag_debug_module_translator_avalon_universal_slave_0_agent" { Text "C:/altera/13.0/projeto/final/synthesis/final.v" 1421 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498056600035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor altera_merlin_slave_agent:nios2_proc_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"altera_merlin_slave_agent:nios2_proc_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "final/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/altera_merlin_slave_agent.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498056600044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo altera_avalon_sc_fifo:nios2_proc_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"altera_avalon_sc_fifo:nios2_proc_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "final/synthesis/final.v" "nios2_proc_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/altera/13.0/projeto/final/synthesis/final.v" 1462 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498056600051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_addr_router final_addr_router:addr_router " "Elaborating entity \"final_addr_router\" for hierarchy \"final_addr_router:addr_router\"" {  } { { "final/synthesis/final.v" "addr_router" { Text "C:/altera/13.0/projeto/final/synthesis/final.v" 2210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498056600102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_addr_router_default_decode final_addr_router:addr_router\|final_addr_router_default_decode:the_default_decode " "Elaborating entity \"final_addr_router_default_decode\" for hierarchy \"final_addr_router:addr_router\|final_addr_router_default_decode:the_default_decode\"" {  } { { "final/synthesis/submodules/final_addr_router.sv" "the_default_decode" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_addr_router.sv" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498056600105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_addr_router_001 final_addr_router_001:addr_router_001 " "Elaborating entity \"final_addr_router_001\" for hierarchy \"final_addr_router_001:addr_router_001\"" {  } { { "final/synthesis/final.v" "addr_router_001" { Text "C:/altera/13.0/projeto/final/synthesis/final.v" 2226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498056600109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_addr_router_001_default_decode final_addr_router_001:addr_router_001\|final_addr_router_001_default_decode:the_default_decode " "Elaborating entity \"final_addr_router_001_default_decode\" for hierarchy \"final_addr_router_001:addr_router_001\|final_addr_router_001_default_decode:the_default_decode\"" {  } { { "final/synthesis/submodules/final_addr_router_001.sv" "the_default_decode" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_addr_router_001.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498056600113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_id_router final_id_router:id_router " "Elaborating entity \"final_id_router\" for hierarchy \"final_id_router:id_router\"" {  } { { "final/synthesis/final.v" "id_router" { Text "C:/altera/13.0/projeto/final/synthesis/final.v" 2242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498056600117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_id_router_default_decode final_id_router:id_router\|final_id_router_default_decode:the_default_decode " "Elaborating entity \"final_id_router_default_decode\" for hierarchy \"final_id_router:id_router\|final_id_router_default_decode:the_default_decode\"" {  } { { "final/synthesis/submodules/final_id_router.sv" "the_default_decode" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_id_router.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498056600121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_id_router_002 final_id_router_002:id_router_002 " "Elaborating entity \"final_id_router_002\" for hierarchy \"final_id_router_002:id_router_002\"" {  } { { "final/synthesis/final.v" "id_router_002" { Text "C:/altera/13.0/projeto/final/synthesis/final.v" 2274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498056600129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_id_router_002_default_decode final_id_router_002:id_router_002\|final_id_router_002_default_decode:the_default_decode " "Elaborating entity \"final_id_router_002_default_decode\" for hierarchy \"final_id_router_002:id_router_002\|final_id_router_002_default_decode:the_default_decode\"" {  } { { "final/synthesis/submodules/final_id_router_002.sv" "the_default_decode" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_id_router_002.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498056600135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"altera_reset_controller:rst_controller\"" {  } { { "final/synthesis/final.v" "rst_controller" { Text "C:/altera/13.0/projeto/final/synthesis/final.v" 2363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498056600155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "final/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/altera_reset_controller.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498056600158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"altera_reset_controller:rst_controller_001\"" {  } { { "final/synthesis/final.v" "rst_controller_001" { Text "C:/altera/13.0/projeto/final/synthesis/final.v" 2388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498056600163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_cmd_xbar_demux final_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"final_cmd_xbar_demux\" for hierarchy \"final_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "final/synthesis/final.v" "cmd_xbar_demux" { Text "C:/altera/13.0/projeto/final/synthesis/final.v" 2411 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498056600168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_cmd_xbar_demux_001 final_cmd_xbar_demux_001:cmd_xbar_demux_001 " "Elaborating entity \"final_cmd_xbar_demux_001\" for hierarchy \"final_cmd_xbar_demux_001:cmd_xbar_demux_001\"" {  } { { "final/synthesis/final.v" "cmd_xbar_demux_001" { Text "C:/altera/13.0/projeto/final/synthesis/final.v" 2464 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498056600172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_cmd_xbar_mux final_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"final_cmd_xbar_mux\" for hierarchy \"final_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "final/synthesis/final.v" "cmd_xbar_mux" { Text "C:/altera/13.0/projeto/final/synthesis/final.v" 2487 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498056600178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator final_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"final_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "final/synthesis/submodules/final_cmd_xbar_mux.sv" "arb" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_cmd_xbar_mux.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498056600183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder final_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"final_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "final/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498056600186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_rsp_xbar_demux_002 final_rsp_xbar_demux_002:rsp_xbar_demux_002 " "Elaborating entity \"final_rsp_xbar_demux_002\" for hierarchy \"final_rsp_xbar_demux_002:rsp_xbar_demux_002\"" {  } { { "final/synthesis/final.v" "rsp_xbar_demux_002" { Text "C:/altera/13.0/projeto/final/synthesis/final.v" 2573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498056600198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_rsp_xbar_mux final_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"final_rsp_xbar_mux\" for hierarchy \"final_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "final/synthesis/final.v" "rsp_xbar_mux" { Text "C:/altera/13.0/projeto/final/synthesis/final.v" 2664 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498056600208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator final_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"final_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "final/synthesis/submodules/final_rsp_xbar_mux.sv" "arb" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_rsp_xbar_mux.sv" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498056600212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_rsp_xbar_mux_001 final_rsp_xbar_mux_001:rsp_xbar_mux_001 " "Elaborating entity \"final_rsp_xbar_mux_001\" for hierarchy \"final_rsp_xbar_mux_001:rsp_xbar_mux_001\"" {  } { { "final/synthesis/final.v" "rsp_xbar_mux_001" { Text "C:/altera/13.0/projeto/final/synthesis/final.v" 2717 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498056600218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator final_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"final_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "final/synthesis/submodules/final_rsp_xbar_mux_001.sv" "arb" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_rsp_xbar_mux_001.sv" 376 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498056600225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder final_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"final_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "final/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498056600228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_irq_mapper final_irq_mapper:irq_mapper " "Elaborating entity \"final_irq_mapper\" for hierarchy \"final_irq_mapper:irq_mapper\"" {  } { { "final/synthesis/final.v" "irq_mapper" { Text "C:/altera/13.0/projeto/final/synthesis/final.v" 2723 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498056600232 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1498056606274 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "final/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "final/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/altera_merlin_master_agent.sv" 276 -1 0 } } { "final/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/altera_merlin_slave_translator.sv" 296 -1 0 } } { "final/synthesis/submodules/final_nios2_proc.v" "" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_nios2_proc.v" 3740 -1 0 } } { "final/synthesis/submodules/final_nios2_proc.v" "" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_nios2_proc.v" 3167 -1 0 } } { "final/synthesis/submodules/final_nios2_proc.v" "" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_nios2_proc.v" 4133 -1 0 } } { "final/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1498056606519 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1498056606520 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "36 " "36 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1498056608948 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/13.0/projeto/output_files/final.map.smsg " "Generated suppressed messages file C:/altera/13.0/projeto/output_files/final.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1498056609289 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1498056609956 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1498056609956 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1770 " "Implemented 1770 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1498056610309 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1498056610309 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1610 " "Implemented 1610 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1498056610309 ""} { "Info" "ICUT_CUT_TM_RAMS" "128 " "Implemented 128 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1498056610309 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1498056610309 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "564 " "Peak virtual memory: 564 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1498056610392 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 21 11:50:10 2017 " "Processing ended: Wed Jun 21 11:50:10 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1498056610392 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1498056610392 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1498056610392 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1498056610392 ""}
