
---------- Begin Simulation Statistics ----------
host_inst_rate                                 355185                       # Simulator instruction rate (inst/s)
host_mem_usage                                 402604                       # Number of bytes of host memory used
host_seconds                                    56.31                       # Real time elapsed on the host
host_tick_rate                              302574204                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000003                       # Number of instructions simulated
sim_seconds                                  0.017038                       # Number of seconds simulated
sim_ticks                                 17037631500                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            3274297                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 16297.191080                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 13393.148641                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                3217300                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency      928891000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.017407                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses                56997                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits              1372                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency    744980500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.016988                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses           55624                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           2972399                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 18507.984791                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 15370.297030                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits               2969769                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency      48676000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.000885                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses                2630                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits              105                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency     38810000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.000849                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses           2525                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 54666.666667                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                 106.823725                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               9                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets       492000                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             6246696                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 16394.703742                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 13479.002218                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 6187069                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency       977567000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.009545                       # miss rate for demand accesses
system.cpu.dcache.demand_misses                 59627                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits               1477                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency    783790500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.009309                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses            58149                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.974884                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0            998.280945                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            6246696                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 16394.703742                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 13479.002218                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                6187069                       # number of overall hits
system.cpu.dcache.overall_miss_latency      977567000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.009545                       # miss rate for overall accesses
system.cpu.dcache.overall_misses                59627                       # number of overall misses
system.cpu.dcache.overall_mshr_hits              1477                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency    783790500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.009309                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses           58149                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                  56897                       # number of replacements
system.cpu.dcache.sampled_refs                  57921                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse                998.280945                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  6187337                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           503733500000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                     2465                       # number of writebacks
system.cpu.dtb.data_accesses                        1                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            1                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        1                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            1                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           11892608                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 31555.555556                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency        32250                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               11892599                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency         284000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                    9                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_miss_latency       258000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses               8                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs               1321399.888889                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            11892608                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 31555.555556                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency        32250                       # average overall mshr miss latency
system.cpu.icache.demand_hits                11892599                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency          284000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_misses                     9                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits                  0                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency       258000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses                8                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.012832                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0              6.569759                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           11892608                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 31555.555556                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency        32250                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               11892599                       # number of overall hits
system.cpu.icache.overall_miss_latency         284000                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_misses                    9                       # number of overall misses
system.cpu.icache.overall_mshr_hits                 0                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency       258000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses               8                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.sampled_refs                      9                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                  6.569759                       # Cycle average of tags in use
system.cpu.icache.total_refs                 11892599                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 1                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 43557.947434                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency       767316802                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses                 17616                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                     2296                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency           104500                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency        89500                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits                         2294                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency               209000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                0.000871                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                          2                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency          179000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate           0.000871                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                     2                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                      55634                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       60204.301075                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  44385.428681                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                          53030                       # number of ReadReq hits
system.l2.ReadReq_miss_latency              156772000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.046806                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                         2604                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                         1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency         115446500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.046752                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                    2601                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                     229                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    56709.606987                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 40799.126638                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency            12986500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate                      1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                       229                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency        9343000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate                 1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses                  229                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                     2465                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                         2465                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           2.698482                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                       57930                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        60238.296239                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   44420.092201                       # average overall mshr miss latency
system.l2.demand_hits                           55324                       # number of demand (read+write) hits
system.l2.demand_miss_latency               156981000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.044985                       # miss rate for demand accesses
system.l2.demand_misses                          2606                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                          1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency          115625500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.044934                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                     2603                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.650033                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.042920                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                  10650.142629                       # Average occupied blocks per context
system.l2.occ_blocks::1                    703.205816                       # Average occupied blocks per context
system.l2.overall_accesses                      57930                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       60238.296239                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  43668.940205                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                          55324                       # number of overall hits
system.l2.overall_miss_latency              156981000                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.044985                       # miss rate for overall accesses
system.l2.overall_misses                         2606                       # number of overall misses
system.l2.overall_mshr_hits                         1                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency         882942302                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             0.349025                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                   20219                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.550068                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                          9690                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher          183                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted               0                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified        17804                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued            17621                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit            0                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                           5230                       # number of replacements
system.l2.sampled_refs                          20022                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                      11353.348446                       # Cycle average of tags in use
system.l2.total_refs                            54029                       # Total number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                              463                       # number of writebacks
system.switch_cpus.dtb.data_accesses          3032396                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              3023144                       # DTB hits
system.switch_cpus.dtb.data_misses               9252                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          1557076                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              1547977                       # DTB read hits
system.switch_cpus.dtb.read_misses               9099                       # DTB read misses
system.switch_cpus.dtb.write_accesses         1475320                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits             1475167                       # DTB write hits
system.switch_cpus.dtb.write_misses               153                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10009255                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10009254                       # ITB hits
system.switch_cpus.itb.fetch_misses                 1                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 27073555                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   3032396                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits        1665846                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups      1672397                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect        76471                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted      1946471                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups        1957294                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS              0                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches      1540870                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events        64741                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples      6705765                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     1.514396                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     1.795179                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0      2180405     32.52%     32.52% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1      2889960     43.10%     75.61% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2        84701      1.26%     76.88% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3        58772      0.88%     77.75% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4       741388     11.06%     88.81% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5       680624     10.15%     98.96% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6         3312      0.05%     99.01% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7         1862      0.03%     99.03% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8        64741      0.97%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total      6705765                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10155184                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         1572087                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          3069319                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts        76466                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10155184                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts      1940242                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000000                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     0.700171                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               0.700171                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles         7093                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred           24                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved        10649                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     13003601                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      3761100                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      2936527                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles       294633                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts           17                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles         1044                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        3525236                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            3506929                       # DTB hits
system.switch_cpus_1.dtb.data_misses            18307                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        1821425                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            1803962                       # DTB read hits
system.switch_cpus_1.dtb.read_misses            17463                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses       1703811                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits           1702967                       # DTB write hits
system.switch_cpus_1.dtb.write_misses             844                       # DTB write misses
system.switch_cpus_1.fetch.Branches           1957294                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         1883352                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             4843587                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes        29613                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             13135035                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles         91757                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.279545                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      1883352                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches      1665846                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.875976                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples      7000398                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     1.876327                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     2.789023                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0        4040164     57.71%     57.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1         884321     12.63%     70.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2          66137      0.94%     71.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3          34898      0.50%     71.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4         360755      5.15%     76.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5         607934      8.68%     85.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6          23299      0.33%     85.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7         471858      6.74%     92.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8         511032      7.30%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total      7000398                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles                  1309                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches        1722845                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop              388503                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           1.632914                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            3525236                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores          1703811                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers         9147756                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            11369779                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.743003                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         6796810                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             1.623858                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             11392126                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts        79451                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles           224                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      1901363                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       141679                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts      1784218                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     12425565                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      1821425                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       142133                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     11433183                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents           21                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles       294633                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles           24                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked            9                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads        77643                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses         4099                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation         5186                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads       329274                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores       286984                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents         5186                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect         9355                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect        70096                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     1.428223                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               1.428223                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu      8005573     69.16%     69.16% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult            0      0.00%     69.16% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%     69.16% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd            0      0.00%     69.16% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp            0      0.00%     69.16% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt            0      0.00%     69.16% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult            0      0.00%     69.16% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv            0      0.00%     69.16% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt            0      0.00%     69.16% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      1837048     15.87%     85.03% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite      1732696     14.97%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     11575317                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt         8915                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.000770                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu         8914     99.99%     99.99% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead            1      0.01%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples      7000398                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     1.653523                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     1.284215                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0      1152277     16.46%     16.46% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1      2462452     35.18%     51.64% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2      2277592     32.54%     84.17% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3        78040      1.11%     85.29% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       866939     12.38%     97.67% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       131183      1.87%     99.54% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6        24137      0.34%     99.89% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7         7156      0.10%     99.99% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8          622      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total      7000398                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           1.653214                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         12037062                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        11575317                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined      1911223                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued          701                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined       852951                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       1883353                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           1883352                       # ITB hits
system.switch_cpus_1.itb.fetch_misses               1                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads       714199                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores       661363                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      1901363                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores      1784218                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles                7001707                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles         4831                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      6961898                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents           81                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      3798094                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents         2114                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents          107                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     18131579                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     12878150                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands      8722122                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      2900529                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles       294633                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles         2310                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps      1760215                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts         4446                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                    45                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
