Running: E:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o E:/Xilinx/Projects/Encoder_UART/Test_isim_beh.exe -prj E:/Xilinx/Projects/Encoder_UART/Test_beh.prj work.Test work.glbl 
ISim P.20131013 (signature 0x8ef4fb42)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "E:/Xilinx/Projects/Encoder_UART/../Clock_Divider/Clock_Divider.v" into library work
Analyzing Verilog file "E:/Xilinx/Projects/Encoder_UART/../UART_Transmitter/UART_Transmiter.v" into library work
Analyzing Verilog file "E:/Xilinx/Projects/Encoder_UART/../Encoder/Encoder.v" into library work
Analyzing Verilog file "E:/Xilinx/Projects/Encoder_UART/Encoder_UART.v" into library work
Analyzing Verilog file "E:/Xilinx/Projects/Encoder_UART/Test.v" into library work
Analyzing Verilog file "E:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:189 - "E:/Xilinx/Projects/Encoder_UART/../UART_Transmitter/UART_Transmiter.v" Line 26: Size mismatch in connection of port <IN>. Formal port size is 16-bit while actual signal size is 9-bit.
Completed static elaboration
Fuse Memory Usage: 193856 KB
Fuse CPU Usage: 718 ms
Compiling module Clock_Divider
Compiling module Encoder
Compiling module UART_Transmiter
Compiling module Encoder_UART
Compiling module Test
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 6 Verilog Units
Built simulation executable E:/Xilinx/Projects/Encoder_UART/Test_isim_beh.exe
Fuse Memory Usage: 201376 KB
Fuse CPU Usage: 921 ms
