# compile vhdl design source files
vhdl work  "../../../redpitaya.srcs/sources_1/DigitalPLL/lock_on_trigger.vhd"
vhdl work  "../../../redpitaya.srcs/sources_1/DigitalPLL/lock_on_trigger_testbench.vhd"

# Do not sort compile order
nosort
