{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1446072109695 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1446072109695 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 28 18:41:49 2015 " "Processing started: Wed Oct 28 18:41:49 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1446072109695 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1446072109695 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Project2 -c Project2 " "Command: quartus_sta Project2 -c Project2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1446072109695 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1446072109773 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1446072110147 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1446072110194 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1446072110194 ""}
{ "Info" "ISTA_SDC_FOUND" "Timing.sdc " "Reading SDC File: 'Timing.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1446072110491 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PLL_inst\|altpll_component\|pll\|inclk\[0\]\} -duty_cycle 65.00 -name \{PLL_inst\|altpll_component\|pll\|clk\[0\]\} \{PLL_inst\|altpll_component\|pll\|clk\[0\]\} " "create_generated_clock -source \{PLL_inst\|altpll_component\|pll\|inclk\[0\]\} -duty_cycle 65.00 -name \{PLL_inst\|altpll_component\|pll\|clk\[0\]\} \{PLL_inst\|altpll_component\|pll\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110522 ""}  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110522 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: PLL_inst\|altpll_component\|pll\|clk\[0\] with master clock period: 100.000 found on PLL node: PLL_inst\|altpll_component\|pll\|clk\[0\] does not match the master clock period requirement: 20.000 " "Clock: PLL_inst\|altpll_component\|pll\|clk\[0\] with master clock period: 100.000 found on PLL node: PLL_inst\|altpll_component\|pll\|clk\[0\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110537 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110537 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1446072110553 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1446072110569 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 25.458 " "Worst-case setup slack is 25.458" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110631 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110631 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   25.458         0.000 PLL_inst\|altpll_component\|pll\|clk\[0\]  " "   25.458         0.000 PLL_inst\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110631 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  191.573         0.000 Clock10  " "  191.573         0.000 Clock10 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110631 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1446072110631 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 1.333 " "Worst-case hold slack is 1.333" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110678 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110678 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.333         0.000 PLL_inst\|altpll_component\|pll\|clk\[0\]  " "    1.333         0.000 PLL_inst\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110678 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.197         0.000 Clock10  " "    5.197         0.000 Clock10 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110678 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1446072110678 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1446072110678 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1446072110678 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 32.436 " "Worst-case minimum pulse width slack is 32.436" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110678 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110678 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   32.436         0.000 PLL_inst\|altpll_component\|pll\|clk\[0\]  " "   32.436         0.000 PLL_inst\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110678 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   50.000         0.000 Clock10  " "   50.000         0.000 Clock10 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110678 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1446072110678 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1446072110896 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 25.458 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 25.458" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL_inst\|altpll_component\|pll\|clk\[0\]\}\] " "-to_clock \[get_clocks \{PLL_inst\|altpll_component\|pll\|clk\[0\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110912 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110912 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110912 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110912 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 25.458  " "Path #1: Setup slack is 25.458 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110912 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : DataMemory:dataMemory\|altsyncram:data_rtl_0\|altsyncram_5b61:auto_generated\|ram_block1a11~porta_we_reg " "From Node    : DataMemory:dataMemory\|altsyncram:data_rtl_0\|altsyncram_5b61:auto_generated\|ram_block1a11~porta_we_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110912 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : RegisterFile:dprf\|regs~364 " "To Node      : RegisterFile:dprf\|regs~364" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110912 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL_inst\|altpll_component\|pll\|clk\[0\] (INVERTED) " "Launch Clock : PLL_inst\|altpll_component\|pll\|clk\[0\] (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110912 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL_inst\|altpll_component\|pll\|clk\[0\] " "Latch Clock  : PLL_inst\|altpll_component\|pll\|clk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110912 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110912 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110912 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110912 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110912 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110912 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    65.000     65.000           launch edge time " "    65.000     65.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110912 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    65.180      0.180  F        clock network delay " "    65.180      0.180  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110912 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    65.414      0.234     uTco  DataMemory:dataMemory\|altsyncram:data_rtl_0\|altsyncram_5b61:auto_generated\|ram_block1a11~porta_we_reg " "    65.414      0.234     uTco  DataMemory:dataMemory\|altsyncram:data_rtl_0\|altsyncram_5b61:auto_generated\|ram_block1a11~porta_we_reg" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a11~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_5b61.tdf" "" { Text "//psf/Home/Documents/processors project 1/0000 WORKING PROCESSOR 2/CS3220 Project 2/db/altsyncram_5b61.tdf" 256 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110912 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    68.791      3.377 RR  CELL  dataMemory\|data_rtl_0\|auto_generated\|ram_block1a11\|portadataout\[1\] " "    68.791      3.377 RR  CELL  dataMemory\|data_rtl_0\|auto_generated\|ram_block1a11\|portadataout\[1\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a12 } "NODE_NAME" } } { "db/altsyncram_5b61.tdf" "" { Text "//psf/Home/Documents/processors project 1/0000 WORKING PROCESSOR 2/CS3220 Project 2/db/altsyncram_5b61.tdf" 276 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110912 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    71.516      2.725 RR    IC  dataMux\|dOut\[12\]~40\|dataa " "    71.516      2.725 RR    IC  dataMux\|dOut\[12\]~40\|dataa" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mux3to1:dataMux|dOut[12]~40 } "NODE_NAME" } } { "Mux3to1.v" "" { Text "//psf/Home/Documents/processors project 1/0000 WORKING PROCESSOR 2/CS3220 Project 2/Mux3to1.v" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110912 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    72.061      0.545 RR  CELL  dataMux\|dOut\[12\]~40\|combout " "    72.061      0.545 RR  CELL  dataMux\|dOut\[12\]~40\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mux3to1:dataMux|dOut[12]~40 } "NODE_NAME" } } { "Mux3to1.v" "" { Text "//psf/Home/Documents/processors project 1/0000 WORKING PROCESSOR 2/CS3220 Project 2/Mux3to1.v" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110912 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    74.403      2.342 RR    IC  dprf\|regs~364feeder\|datad " "    74.403      2.342 RR    IC  dprf\|regs~364feeder\|datad" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegisterFile:dprf|regs~364feeder } "NODE_NAME" } } { "RegisterFile.v" "" { Text "//psf/Home/Documents/processors project 1/0000 WORKING PROCESSOR 2/CS3220 Project 2/RegisterFile.v" 11 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110912 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    74.581      0.178 RR  CELL  dprf\|regs~364feeder\|combout " "    74.581      0.178 RR  CELL  dprf\|regs~364feeder\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegisterFile:dprf|regs~364feeder } "NODE_NAME" } } { "RegisterFile.v" "" { Text "//psf/Home/Documents/processors project 1/0000 WORKING PROCESSOR 2/CS3220 Project 2/RegisterFile.v" 11 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110912 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    74.581      0.000 RR    IC  dprf\|regs~364\|datain " "    74.581      0.000 RR    IC  dprf\|regs~364\|datain" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegisterFile:dprf|regs~364 } "NODE_NAME" } } { "RegisterFile.v" "" { Text "//psf/Home/Documents/processors project 1/0000 WORKING PROCESSOR 2/CS3220 Project 2/RegisterFile.v" 11 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110912 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    74.677      0.096 RR  CELL  RegisterFile:dprf\|regs~364 " "    74.677      0.096 RR  CELL  RegisterFile:dprf\|regs~364" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegisterFile:dprf|regs~364 } "NODE_NAME" } } { "RegisterFile.v" "" { Text "//psf/Home/Documents/processors project 1/0000 WORKING PROCESSOR 2/CS3220 Project 2/RegisterFile.v" 11 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110912 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110912 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110912 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110912 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110912 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110912 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   100.000    100.000           latch edge time " "   100.000    100.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110912 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   100.097      0.097  R        clock network delay " "   100.097      0.097  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110912 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   100.135      0.038     uTsu  RegisterFile:dprf\|regs~364 " "   100.135      0.038     uTsu  RegisterFile:dprf\|regs~364" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegisterFile:dprf|regs~364 } "NODE_NAME" } } { "RegisterFile.v" "" { Text "//psf/Home/Documents/processors project 1/0000 WORKING PROCESSOR 2/CS3220 Project 2/RegisterFile.v" 11 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110912 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110912 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    74.677 " "Data Arrival Time  :    74.677" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110912 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :   100.135 " "Data Required Time :   100.135" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110912 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    25.458  " "Slack              :    25.458 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110912 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110912 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110912 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110912 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 191.573 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 191.573" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{Clock10\}\] " "-to_clock \[get_clocks \{Clock10\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110912 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110912 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110912 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110912 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 191.573  " "Path #1: Setup slack is 191.573 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110912 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : DataMemory:dataMemory\|hex\[12\] " "From Node    : DataMemory:dataMemory\|hex\[12\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110912 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : HEX3\[6\] " "To Node      : HEX3\[6\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110912 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL_inst\|altpll_component\|pll\|clk\[0\] " "Launch Clock : PLL_inst\|altpll_component\|pll\|clk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110912 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : Clock10 " "Latch Clock  : Clock10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110912 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110912 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110912 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110912 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110912 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110912 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110912 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.116      0.116  R        clock network delay " "     0.116      0.116  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110912 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.393      0.277     uTco  DataMemory:dataMemory\|hex\[12\] " "     0.393      0.277     uTco  DataMemory:dataMemory\|hex\[12\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DataMemory:dataMemory|hex[12] } "NODE_NAME" } } { "DataMemory.v" "" { Text "//psf/Home/Documents/processors project 1/0000 WORKING PROCESSOR 2/CS3220 Project 2/DataMemory.v" 24 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110912 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.393      0.000 RR  CELL  dataMemory\|hex\[12\]\|regout " "     0.393      0.000 RR  CELL  dataMemory\|hex\[12\]\|regout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DataMemory:dataMemory|hex[12] } "NODE_NAME" } } { "DataMemory.v" "" { Text "//psf/Home/Documents/processors project 1/0000 WORKING PROCESSOR 2/CS3220 Project 2/DataMemory.v" 24 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110912 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.951      2.558 RR    IC  sevenSeg3\|dOut\[6\]~6\|datac " "     2.951      2.558 RR    IC  sevenSeg3\|dOut\[6\]~6\|datac" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SevenSeg:sevenSeg3|dOut[6]~6 } "NODE_NAME" } } { "SevenSeg.v" "" { Text "//psf/Home/Documents/processors project 1/0000 WORKING PROCESSOR 2/CS3220 Project 2/SevenSeg.v" 3 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110912 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.273      0.322 RR  CELL  sevenSeg3\|dOut\[6\]~6\|combout " "     3.273      0.322 RR  CELL  sevenSeg3\|dOut\[6\]~6\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SevenSeg:sevenSeg3|dOut[6]~6 } "NODE_NAME" } } { "SevenSeg.v" "" { Text "//psf/Home/Documents/processors project 1/0000 WORKING PROCESSOR 2/CS3220 Project 2/SevenSeg.v" 3 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110912 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.587      2.314 RR    IC  HEX3\[6\]\|datain " "     5.587      2.314 RR    IC  HEX3\[6\]\|datain" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX3[6] } "NODE_NAME" } } { "Project2.v" "" { Text "//psf/Home/Documents/processors project 1/0000 WORKING PROCESSOR 2/CS3220 Project 2/Project2.v" 7 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110912 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.427      2.840 RF  CELL  HEX3\[6\] " "     8.427      2.840 RF  CELL  HEX3\[6\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX3[6] } "NODE_NAME" } } { "Project2.v" "" { Text "//psf/Home/Documents/processors project 1/0000 WORKING PROCESSOR 2/CS3220 Project 2/Project2.v" 7 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110912 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110912 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110912 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110912 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110912 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110912 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   100.000    100.000           latch edge time " "   100.000    100.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110912 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   100.000      0.000  R        clock network delay " "   100.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110912 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   200.000    100.000  F  oExt  HEX3\[6\] " "   200.000    100.000  F  oExt  HEX3\[6\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX3[6] } "NODE_NAME" } } { "Project2.v" "" { Text "//psf/Home/Documents/processors project 1/0000 WORKING PROCESSOR 2/CS3220 Project 2/Project2.v" 7 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110912 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110912 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     8.427 " "Data Arrival Time  :     8.427" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110912 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :   200.000 " "Data Required Time :   200.000" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110912 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :   191.573  " "Slack              :   191.573 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110912 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110912 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110912 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110912 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 1.333 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 1.333" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL_inst\|altpll_component\|pll\|clk\[0\]\}\] " "-to_clock \[get_clocks \{PLL_inst\|altpll_component\|pll\|clk\[0\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110943 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110943 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110943 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110943 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 1.333  " "Path #1: Hold slack is 1.333 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110943 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : RegisterFile:dprf\|regs~463 " "From Node    : RegisterFile:dprf\|regs~463" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110943 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : DataMemory:dataMemory\|hex\[15\] " "To Node      : DataMemory:dataMemory\|hex\[15\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110943 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL_inst\|altpll_component\|pll\|clk\[0\] " "Launch Clock : PLL_inst\|altpll_component\|pll\|clk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110943 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL_inst\|altpll_component\|pll\|clk\[0\] " "Latch Clock  : PLL_inst\|altpll_component\|pll\|clk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110943 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110943 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110943 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110943 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110943 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110943 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110943 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.075      0.075  R        clock network delay " "     0.075      0.075  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110943 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.352      0.277     uTco  RegisterFile:dprf\|regs~463 " "     0.352      0.277     uTco  RegisterFile:dprf\|regs~463" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegisterFile:dprf|regs~463 } "NODE_NAME" } } { "RegisterFile.v" "" { Text "//psf/Home/Documents/processors project 1/0000 WORKING PROCESSOR 2/CS3220 Project 2/RegisterFile.v" 11 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110943 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.352      0.000 RR  CELL  dprf\|regs~463\|regout " "     0.352      0.000 RR  CELL  dprf\|regs~463\|regout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegisterFile:dprf|regs~463 } "NODE_NAME" } } { "RegisterFile.v" "" { Text "//psf/Home/Documents/processors project 1/0000 WORKING PROCESSOR 2/CS3220 Project 2/RegisterFile.v" 11 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110943 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.352      0.000 RR    IC  dprf\|regs~829\|datac " "     0.352      0.000 RR    IC  dprf\|regs~829\|datac" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegisterFile:dprf|regs~829 } "NODE_NAME" } } { "RegisterFile.v" "" { Text "//psf/Home/Documents/processors project 1/0000 WORKING PROCESSOR 2/CS3220 Project 2/RegisterFile.v" 11 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110943 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.710      0.358 RR  CELL  dprf\|regs~829\|combout " "     0.710      0.358 RR  CELL  dprf\|regs~829\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegisterFile:dprf|regs~829 } "NODE_NAME" } } { "RegisterFile.v" "" { Text "//psf/Home/Documents/processors project 1/0000 WORKING PROCESSOR 2/CS3220 Project 2/RegisterFile.v" 11 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110943 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.054      0.344 RR    IC  dprf\|regs~837\|dataa " "     1.054      0.344 RR    IC  dprf\|regs~837\|dataa" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegisterFile:dprf|regs~837 } "NODE_NAME" } } { "RegisterFile.v" "" { Text "//psf/Home/Documents/processors project 1/0000 WORKING PROCESSOR 2/CS3220 Project 2/RegisterFile.v" 11 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110943 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.598      0.544 RR  CELL  dprf\|regs~837\|combout " "     1.598      0.544 RR  CELL  dprf\|regs~837\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegisterFile:dprf|regs~837 } "NODE_NAME" } } { "RegisterFile.v" "" { Text "//psf/Home/Documents/processors project 1/0000 WORKING PROCESSOR 2/CS3220 Project 2/RegisterFile.v" 11 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110943 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.598      0.000 RR    IC  dataMemory\|hex\[15\]\|datain " "     1.598      0.000 RR    IC  dataMemory\|hex\[15\]\|datain" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DataMemory:dataMemory|hex[15] } "NODE_NAME" } } { "DataMemory.v" "" { Text "//psf/Home/Documents/processors project 1/0000 WORKING PROCESSOR 2/CS3220 Project 2/DataMemory.v" 24 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110943 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.694      0.096 RR  CELL  DataMemory:dataMemory\|hex\[15\] " "     1.694      0.096 RR  CELL  DataMemory:dataMemory\|hex\[15\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DataMemory:dataMemory|hex[15] } "NODE_NAME" } } { "DataMemory.v" "" { Text "//psf/Home/Documents/processors project 1/0000 WORKING PROCESSOR 2/CS3220 Project 2/DataMemory.v" 24 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110943 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110943 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110943 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110943 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110943 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110943 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110943 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.075      0.075  R        clock network delay " "     0.075      0.075  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110943 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.361      0.286      uTh  DataMemory:dataMemory\|hex\[15\] " "     0.361      0.286      uTh  DataMemory:dataMemory\|hex\[15\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DataMemory:dataMemory|hex[15] } "NODE_NAME" } } { "DataMemory.v" "" { Text "//psf/Home/Documents/processors project 1/0000 WORKING PROCESSOR 2/CS3220 Project 2/DataMemory.v" 24 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110943 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110943 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.694 " "Data Arrival Time  :     1.694" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110943 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     0.361 " "Data Required Time :     0.361" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110943 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.333  " "Slack              :     1.333 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110943 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110943 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110943 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110943 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 5.197 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 5.197" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{Clock10\}\] " "-to_clock \[get_clocks \{Clock10\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110959 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110959 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110959 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110959 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 5.197  " "Path #1: Hold slack is 5.197 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110959 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : DataMemory:dataMemory\|hex\[2\] " "From Node    : DataMemory:dataMemory\|hex\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110959 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : HEX0\[0\] " "To Node      : HEX0\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110959 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL_inst\|altpll_component\|pll\|clk\[0\] " "Launch Clock : PLL_inst\|altpll_component\|pll\|clk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110959 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : Clock10 " "Latch Clock  : Clock10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110959 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110959 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110959 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110959 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110959 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110959 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110959 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.103      0.103  R        clock network delay " "     0.103      0.103  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110959 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.380      0.277     uTco  DataMemory:dataMemory\|hex\[2\] " "     0.380      0.277     uTco  DataMemory:dataMemory\|hex\[2\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DataMemory:dataMemory|hex[2] } "NODE_NAME" } } { "DataMemory.v" "" { Text "//psf/Home/Documents/processors project 1/0000 WORKING PROCESSOR 2/CS3220 Project 2/DataMemory.v" 24 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110959 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.380      0.000 RR  CELL  dataMemory\|hex\[2\]\|regout " "     0.380      0.000 RR  CELL  dataMemory\|hex\[2\]\|regout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DataMemory:dataMemory|hex[2] } "NODE_NAME" } } { "DataMemory.v" "" { Text "//psf/Home/Documents/processors project 1/0000 WORKING PROCESSOR 2/CS3220 Project 2/DataMemory.v" 24 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110959 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.778      0.398 RR    IC  sevenSeg0\|dOut\[0\]~0\|datad " "     0.778      0.398 RR    IC  sevenSeg0\|dOut\[0\]~0\|datad" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SevenSeg:sevenSeg0|dOut[0]~0 } "NODE_NAME" } } { "SevenSeg.v" "" { Text "//psf/Home/Documents/processors project 1/0000 WORKING PROCESSOR 2/CS3220 Project 2/SevenSeg.v" 3 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110959 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.956      0.178 RR  CELL  sevenSeg0\|dOut\[0\]~0\|combout " "     0.956      0.178 RR  CELL  sevenSeg0\|dOut\[0\]~0\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SevenSeg:sevenSeg0|dOut[0]~0 } "NODE_NAME" } } { "SevenSeg.v" "" { Text "//psf/Home/Documents/processors project 1/0000 WORKING PROCESSOR 2/CS3220 Project 2/SevenSeg.v" 3 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110959 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.387      1.431 RR    IC  HEX0\[0\]\|datain " "     2.387      1.431 RR    IC  HEX0\[0\]\|datain" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX0[0] } "NODE_NAME" } } { "Project2.v" "" { Text "//psf/Home/Documents/processors project 1/0000 WORKING PROCESSOR 2/CS3220 Project 2/Project2.v" 7 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110959 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.197      2.810 RR  CELL  HEX0\[0\] " "     5.197      2.810 RR  CELL  HEX0\[0\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX0[0] } "NODE_NAME" } } { "Project2.v" "" { Text "//psf/Home/Documents/processors project 1/0000 WORKING PROCESSOR 2/CS3220 Project 2/Project2.v" 7 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110959 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110959 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110959 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110959 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110959 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110959 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110959 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000  R        clock network delay " "     0.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110959 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000  R  oExt  HEX0\[0\] " "     0.000      0.000  R  oExt  HEX0\[0\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX0[0] } "NODE_NAME" } } { "Project2.v" "" { Text "//psf/Home/Documents/processors project 1/0000 WORKING PROCESSOR 2/CS3220 Project 2/Project2.v" 7 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110959 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110959 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     5.197 " "Data Arrival Time  :     5.197" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110959 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     0.000 " "Data Required Time :     0.000" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110959 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     5.197  " "Slack              :     5.197 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110959 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110959 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110959 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110959 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 32.436 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 32.436" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{PLL_inst\|altpll_component\|pll\|clk\[0\]\}\] " "Targets: \[get_clocks \{PLL_inst\|altpll_component\|pll\|clk\[0\]\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110959 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110959 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110959 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110959 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 32.436  " "Path #1: slack is 32.436 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110974 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : DataMemory:dataMemory\|altsyncram:data_rtl_0\|altsyncram_5b61:auto_generated\|ram_block1a0~porta_address_reg0 " "Node             : DataMemory:dataMemory\|altsyncram:data_rtl_0\|altsyncram_5b61:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110974 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : PLL_inst\|altpll_component\|pll\|clk\[0\] (INVERTED) " "Clock            : PLL_inst\|altpll_component\|pll\|clk\[0\] (INVERTED)" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110974 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110974 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110974 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110974 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110974 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110974 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110974 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    65.000     65.000           launch edge time " "    65.000     65.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110974 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    65.000      0.000           source latency " "    65.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110974 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    65.000      0.000           CLOCK_50 " "    65.000      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110974 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    66.026      1.026 RR  CELL  CLOCK_50\|combout " "    66.026      1.026 RR  CELL  CLOCK_50\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110974 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    68.518      2.492 RR    IC  PLL_inst\|altpll_component\|pll\|inclk\[0\] " "    68.518      2.492 RR    IC  PLL_inst\|altpll_component\|pll\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110974 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    62.581     -5.937 RR  CELL  PLL_inst\|altpll_component\|pll\|clk\[0\] " "    62.581     -5.937 RR  CELL  PLL_inst\|altpll_component\|pll\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110974 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    63.510      0.929 FF    IC  PLL_inst\|altpll_component\|_clk0~clkctrl\|inclk\[0\] " "    63.510      0.929 FF    IC  PLL_inst\|altpll_component\|_clk0~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110974 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    63.510      0.000 FF  CELL  PLL_inst\|altpll_component\|_clk0~clkctrl\|outclk " "    63.510      0.000 FF  CELL  PLL_inst\|altpll_component\|_clk0~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110974 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    64.435      0.925 FF    IC  dataMemory\|data_rtl_0\|auto_generated\|ram_block1a0\|clk0 " "    64.435      0.925 FF    IC  dataMemory\|data_rtl_0\|auto_generated\|ram_block1a0\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110974 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    65.182      0.747 FR  CELL  DataMemory:dataMemory\|altsyncram:data_rtl_0\|altsyncram_5b61:auto_generated\|ram_block1a0~porta_address_reg0 " "    65.182      0.747 FR  CELL  DataMemory:dataMemory\|altsyncram:data_rtl_0\|altsyncram_5b61:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110974 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110974 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110974 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110974 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110974 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110974 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.000    100.000           launch edge time " "   100.000    100.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110974 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.000      0.000           source latency " "   100.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110974 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.000      0.000           CLOCK_50 " "   100.000      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110974 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   101.026      1.026 RR  CELL  CLOCK_50\|combout " "   101.026      1.026 RR  CELL  CLOCK_50\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110974 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   103.518      2.492 RR    IC  PLL_inst\|altpll_component\|pll\|inclk\[0\] " "   103.518      2.492 RR    IC  PLL_inst\|altpll_component\|pll\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110974 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    97.581     -5.937 RR  CELL  PLL_inst\|altpll_component\|pll\|clk\[0\] " "    97.581     -5.937 RR  CELL  PLL_inst\|altpll_component\|pll\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110974 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    98.510      0.929 RR    IC  PLL_inst\|altpll_component\|_clk0~clkctrl\|inclk\[0\] " "    98.510      0.929 RR    IC  PLL_inst\|altpll_component\|_clk0~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110974 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    98.510      0.000 RR  CELL  PLL_inst\|altpll_component\|_clk0~clkctrl\|outclk " "    98.510      0.000 RR  CELL  PLL_inst\|altpll_component\|_clk0~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110974 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    99.435      0.925 RR    IC  dataMemory\|data_rtl_0\|auto_generated\|ram_block1a0\|clk0 " "    99.435      0.925 RR    IC  dataMemory\|data_rtl_0\|auto_generated\|ram_block1a0\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110974 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.182      0.747 RF  CELL  DataMemory:dataMemory\|altsyncram:data_rtl_0\|altsyncram_5b61:auto_generated\|ram_block1a0~porta_address_reg0 " "   100.182      0.747 RF  CELL  DataMemory:dataMemory\|altsyncram:data_rtl_0\|altsyncram_5b61:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110974 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110974 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     2.564 " "Required Width   :     2.564" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110974 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    35.000 " "Actual Width     :    35.000" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110974 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    32.436 " "Slack            :    32.436" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110974 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110974 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110974 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110974 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 50.000 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 50.000" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{Clock10\}\] " "Targets: \[get_clocks \{Clock10\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110974 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110974 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110974 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110974 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 50.000  " "Path #1: slack is 50.000 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110974 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : CLOCK_50\|combout " "Node             : CLOCK_50\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110974 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : Clock10 " "Clock            : Clock10" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110974 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110974 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110974 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110974 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110974 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110974 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110974 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110974 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110974 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           CLOCK_50 " "     0.000      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110974 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.026      1.026 RR  CELL  CLOCK_50\|combout " "     1.026      1.026 RR  CELL  CLOCK_50\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110974 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110974 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110974 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110974 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110974 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110974 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.000     50.000           launch edge time " "    50.000     50.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110974 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.000      0.000           source latency " "    50.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110974 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.000      0.000           CLOCK_50 " "    50.000      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110974 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    51.026      1.026 FF  CELL  CLOCK_50\|combout " "    51.026      1.026 FF  CELL  CLOCK_50\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110974 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110974 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.000 " "Required Width   :     0.000" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110974 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    50.000 " "Actual Width     :    50.000" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110974 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    50.000 " "Slack            :    50.000" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110974 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110974 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110974 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446072110974 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1446072110974 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: PLL_inst\|altpll_component\|pll\|clk\[0\] with master clock period: 100.000 found on PLL node: PLL_inst\|altpll_component\|pll\|clk\[0\] does not match the master clock period requirement: 20.000 " "Clock: PLL_inst\|altpll_component\|pll\|clk\[0\] with master clock period: 100.000 found on PLL node: PLL_inst\|altpll_component\|pll\|clk\[0\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111068 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111068 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 30.598 " "Worst-case setup slack is 30.598" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111115 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111115 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   30.598         0.000 PLL_inst\|altpll_component\|pll\|clk\[0\]  " "   30.598         0.000 PLL_inst\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111115 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  196.612         0.000 Clock10  " "  196.612         0.000 Clock10 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111115 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1446072111115 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.524 " "Worst-case hold slack is 0.524" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111130 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111130 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.524         0.000 PLL_inst\|altpll_component\|pll\|clk\[0\]  " "    0.524         0.000 PLL_inst\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111130 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.053         0.000 Clock10  " "    2.053         0.000 Clock10 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111130 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1446072111130 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1446072111130 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1446072111146 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 32.873 " "Worst-case minimum pulse width slack is 32.873" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   32.873         0.000 PLL_inst\|altpll_component\|pll\|clk\[0\]  " "   32.873         0.000 PLL_inst\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   50.000         0.000 Clock10  " "   50.000         0.000 Clock10 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111146 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1446072111146 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1446072111489 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 30.598 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 30.598" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL_inst\|altpll_component\|pll\|clk\[0\]\}\] " "-to_clock \[get_clocks \{PLL_inst\|altpll_component\|pll\|clk\[0\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111505 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111505 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111505 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111505 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 30.598  " "Path #1: Setup slack is 30.598 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111505 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : DataMemory:dataMemory\|altsyncram:data_rtl_0\|altsyncram_5b61:auto_generated\|ram_block1a11~porta_we_reg " "From Node    : DataMemory:dataMemory\|altsyncram:data_rtl_0\|altsyncram_5b61:auto_generated\|ram_block1a11~porta_we_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111505 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : RegisterFile:dprf\|regs~364 " "To Node      : RegisterFile:dprf\|regs~364" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111505 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL_inst\|altpll_component\|pll\|clk\[0\] (INVERTED) " "Launch Clock : PLL_inst\|altpll_component\|pll\|clk\[0\] (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111505 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL_inst\|altpll_component\|pll\|clk\[0\] " "Latch Clock  : PLL_inst\|altpll_component\|pll\|clk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111505 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111505 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111505 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111505 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111505 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111505 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    65.000     65.000           launch edge time " "    65.000     65.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111505 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    64.801     -0.199  F        clock network delay " "    64.801     -0.199  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111505 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    64.923      0.122     uTco  DataMemory:dataMemory\|altsyncram:data_rtl_0\|altsyncram_5b61:auto_generated\|ram_block1a11~porta_we_reg " "    64.923      0.122     uTco  DataMemory:dataMemory\|altsyncram:data_rtl_0\|altsyncram_5b61:auto_generated\|ram_block1a11~porta_we_reg" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a11~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_5b61.tdf" "" { Text "//psf/Home/Documents/processors project 1/0000 WORKING PROCESSOR 2/CS3220 Project 2/db/altsyncram_5b61.tdf" 256 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111505 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    66.838      1.915 RR  CELL  dataMemory\|data_rtl_0\|auto_generated\|ram_block1a11\|portadataout\[1\] " "    66.838      1.915 RR  CELL  dataMemory\|data_rtl_0\|auto_generated\|ram_block1a11\|portadataout\[1\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a12 } "NODE_NAME" } } { "db/altsyncram_5b61.tdf" "" { Text "//psf/Home/Documents/processors project 1/0000 WORKING PROCESSOR 2/CS3220 Project 2/db/altsyncram_5b61.tdf" 276 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111505 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    67.948      1.110 RR    IC  dataMux\|dOut\[12\]~40\|dataa " "    67.948      1.110 RR    IC  dataMux\|dOut\[12\]~40\|dataa" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mux3to1:dataMux|dOut[12]~40 } "NODE_NAME" } } { "Mux3to1.v" "" { Text "//psf/Home/Documents/processors project 1/0000 WORKING PROCESSOR 2/CS3220 Project 2/Mux3to1.v" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111505 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    68.128      0.180 RR  CELL  dataMux\|dOut\[12\]~40\|combout " "    68.128      0.180 RR  CELL  dataMux\|dOut\[12\]~40\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mux3to1:dataMux|dOut[12]~40 } "NODE_NAME" } } { "Mux3to1.v" "" { Text "//psf/Home/Documents/processors project 1/0000 WORKING PROCESSOR 2/CS3220 Project 2/Mux3to1.v" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111505 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    69.063      0.935 RR    IC  dprf\|regs~364feeder\|datad " "    69.063      0.935 RR    IC  dprf\|regs~364feeder\|datad" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegisterFile:dprf|regs~364feeder } "NODE_NAME" } } { "RegisterFile.v" "" { Text "//psf/Home/Documents/processors project 1/0000 WORKING PROCESSOR 2/CS3220 Project 2/RegisterFile.v" 11 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111505 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    69.122      0.059 RR  CELL  dprf\|regs~364feeder\|combout " "    69.122      0.059 RR  CELL  dprf\|regs~364feeder\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegisterFile:dprf|regs~364feeder } "NODE_NAME" } } { "RegisterFile.v" "" { Text "//psf/Home/Documents/processors project 1/0000 WORKING PROCESSOR 2/CS3220 Project 2/RegisterFile.v" 11 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111505 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    69.122      0.000 RR    IC  dprf\|regs~364\|datain " "    69.122      0.000 RR    IC  dprf\|regs~364\|datain" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegisterFile:dprf|regs~364 } "NODE_NAME" } } { "RegisterFile.v" "" { Text "//psf/Home/Documents/processors project 1/0000 WORKING PROCESSOR 2/CS3220 Project 2/RegisterFile.v" 11 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111505 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    69.164      0.042 RR  CELL  RegisterFile:dprf\|regs~364 " "    69.164      0.042 RR  CELL  RegisterFile:dprf\|regs~364" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegisterFile:dprf|regs~364 } "NODE_NAME" } } { "RegisterFile.v" "" { Text "//psf/Home/Documents/processors project 1/0000 WORKING PROCESSOR 2/CS3220 Project 2/RegisterFile.v" 11 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111505 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111505 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111505 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111505 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111505 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111505 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   100.000    100.000           latch edge time " "   100.000    100.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111505 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    99.730     -0.270  R        clock network delay " "    99.730     -0.270  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111505 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    99.762      0.032     uTsu  RegisterFile:dprf\|regs~364 " "    99.762      0.032     uTsu  RegisterFile:dprf\|regs~364" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegisterFile:dprf|regs~364 } "NODE_NAME" } } { "RegisterFile.v" "" { Text "//psf/Home/Documents/processors project 1/0000 WORKING PROCESSOR 2/CS3220 Project 2/RegisterFile.v" 11 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111505 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111505 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    69.164 " "Data Arrival Time  :    69.164" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111505 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    99.762 " "Data Required Time :    99.762" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111505 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    30.598  " "Slack              :    30.598 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111505 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111505 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111505 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111505 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 196.612 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 196.612" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{Clock10\}\] " "-to_clock \[get_clocks \{Clock10\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111505 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111505 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111505 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111505 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 196.612  " "Path #1: Setup slack is 196.612 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111505 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : DataMemory:dataMemory\|hex\[12\] " "From Node    : DataMemory:dataMemory\|hex\[12\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111505 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : HEX3\[6\] " "To Node      : HEX3\[6\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111505 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL_inst\|altpll_component\|pll\|clk\[0\] " "Launch Clock : PLL_inst\|altpll_component\|pll\|clk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111505 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : Clock10 " "Latch Clock  : Clock10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111505 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111505 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111505 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111505 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111505 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111505 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111505 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    -0.255     -0.255  R        clock network delay " "    -0.255     -0.255  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111505 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    -0.114      0.141     uTco  DataMemory:dataMemory\|hex\[12\] " "    -0.114      0.141     uTco  DataMemory:dataMemory\|hex\[12\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DataMemory:dataMemory|hex[12] } "NODE_NAME" } } { "DataMemory.v" "" { Text "//psf/Home/Documents/processors project 1/0000 WORKING PROCESSOR 2/CS3220 Project 2/DataMemory.v" 24 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111505 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    -0.114      0.000 RR  CELL  dataMemory\|hex\[12\]\|regout " "    -0.114      0.000 RR  CELL  dataMemory\|hex\[12\]\|regout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DataMemory:dataMemory|hex[12] } "NODE_NAME" } } { "DataMemory.v" "" { Text "//psf/Home/Documents/processors project 1/0000 WORKING PROCESSOR 2/CS3220 Project 2/DataMemory.v" 24 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111505 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.976      1.090 RR    IC  sevenSeg3\|dOut\[6\]~6\|datac " "     0.976      1.090 RR    IC  sevenSeg3\|dOut\[6\]~6\|datac" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SevenSeg:sevenSeg3|dOut[6]~6 } "NODE_NAME" } } { "SevenSeg.v" "" { Text "//psf/Home/Documents/processors project 1/0000 WORKING PROCESSOR 2/CS3220 Project 2/SevenSeg.v" 3 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111505 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.083      0.107 RR  CELL  sevenSeg3\|dOut\[6\]~6\|combout " "     1.083      0.107 RR  CELL  sevenSeg3\|dOut\[6\]~6\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SevenSeg:sevenSeg3|dOut[6]~6 } "NODE_NAME" } } { "SevenSeg.v" "" { Text "//psf/Home/Documents/processors project 1/0000 WORKING PROCESSOR 2/CS3220 Project 2/SevenSeg.v" 3 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111505 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.980      0.897 RR    IC  HEX3\[6\]\|datain " "     1.980      0.897 RR    IC  HEX3\[6\]\|datain" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX3[6] } "NODE_NAME" } } { "Project2.v" "" { Text "//psf/Home/Documents/processors project 1/0000 WORKING PROCESSOR 2/CS3220 Project 2/Project2.v" 7 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111505 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.388      1.408 RF  CELL  HEX3\[6\] " "     3.388      1.408 RF  CELL  HEX3\[6\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX3[6] } "NODE_NAME" } } { "Project2.v" "" { Text "//psf/Home/Documents/processors project 1/0000 WORKING PROCESSOR 2/CS3220 Project 2/Project2.v" 7 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111505 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111505 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111505 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111505 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111505 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111505 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   100.000    100.000           latch edge time " "   100.000    100.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111505 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   100.000      0.000  R        clock network delay " "   100.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111505 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   200.000    100.000  F  oExt  HEX3\[6\] " "   200.000    100.000  F  oExt  HEX3\[6\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX3[6] } "NODE_NAME" } } { "Project2.v" "" { Text "//psf/Home/Documents/processors project 1/0000 WORKING PROCESSOR 2/CS3220 Project 2/Project2.v" 7 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111505 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111505 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.388 " "Data Arrival Time  :     3.388" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111505 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :   200.000 " "Data Required Time :   200.000" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111505 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :   196.612  " "Slack              :   196.612 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111505 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111505 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111505 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111505 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.524 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.524" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL_inst\|altpll_component\|pll\|clk\[0\]\}\] " "-to_clock \[get_clocks \{PLL_inst\|altpll_component\|pll\|clk\[0\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111536 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111536 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111536 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111536 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.524  " "Path #1: Hold slack is 0.524 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111536 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : RegisterFile:dprf\|regs~463 " "From Node    : RegisterFile:dprf\|regs~463" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111536 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : DataMemory:dataMemory\|hex\[15\] " "To Node      : DataMemory:dataMemory\|hex\[15\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111536 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL_inst\|altpll_component\|pll\|clk\[0\] " "Launch Clock : PLL_inst\|altpll_component\|pll\|clk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111536 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL_inst\|altpll_component\|pll\|clk\[0\] " "Latch Clock  : PLL_inst\|altpll_component\|pll\|clk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111536 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111536 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111536 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111536 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111536 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111536 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111536 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    -0.288     -0.288  R        clock network delay " "    -0.288     -0.288  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111536 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    -0.147      0.141     uTco  RegisterFile:dprf\|regs~463 " "    -0.147      0.141     uTco  RegisterFile:dprf\|regs~463" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegisterFile:dprf|regs~463 } "NODE_NAME" } } { "RegisterFile.v" "" { Text "//psf/Home/Documents/processors project 1/0000 WORKING PROCESSOR 2/CS3220 Project 2/RegisterFile.v" 11 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111536 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    -0.147      0.000 RR  CELL  dprf\|regs~463\|regout " "    -0.147      0.000 RR  CELL  dprf\|regs~463\|regout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegisterFile:dprf|regs~463 } "NODE_NAME" } } { "RegisterFile.v" "" { Text "//psf/Home/Documents/processors project 1/0000 WORKING PROCESSOR 2/CS3220 Project 2/RegisterFile.v" 11 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111536 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    -0.147      0.000 RR    IC  dprf\|regs~829\|datac " "    -0.147      0.000 RR    IC  dprf\|regs~829\|datac" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegisterFile:dprf|regs~829 } "NODE_NAME" } } { "RegisterFile.v" "" { Text "//psf/Home/Documents/processors project 1/0000 WORKING PROCESSOR 2/CS3220 Project 2/RegisterFile.v" 11 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111536 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.037      0.184 RR  CELL  dprf\|regs~829\|combout " "     0.037      0.184 RR  CELL  dprf\|regs~829\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegisterFile:dprf|regs~829 } "NODE_NAME" } } { "RegisterFile.v" "" { Text "//psf/Home/Documents/processors project 1/0000 WORKING PROCESSOR 2/CS3220 Project 2/RegisterFile.v" 11 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111536 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.166      0.129 RR    IC  dprf\|regs~837\|dataa " "     0.166      0.129 RR    IC  dprf\|regs~837\|dataa" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegisterFile:dprf|regs~837 } "NODE_NAME" } } { "RegisterFile.v" "" { Text "//psf/Home/Documents/processors project 1/0000 WORKING PROCESSOR 2/CS3220 Project 2/RegisterFile.v" 11 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111536 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.346      0.180 RR  CELL  dprf\|regs~837\|combout " "     0.346      0.180 RR  CELL  dprf\|regs~837\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegisterFile:dprf|regs~837 } "NODE_NAME" } } { "RegisterFile.v" "" { Text "//psf/Home/Documents/processors project 1/0000 WORKING PROCESSOR 2/CS3220 Project 2/RegisterFile.v" 11 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111536 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.346      0.000 RR    IC  dataMemory\|hex\[15\]\|datain " "     0.346      0.000 RR    IC  dataMemory\|hex\[15\]\|datain" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DataMemory:dataMemory|hex[15] } "NODE_NAME" } } { "DataMemory.v" "" { Text "//psf/Home/Documents/processors project 1/0000 WORKING PROCESSOR 2/CS3220 Project 2/DataMemory.v" 24 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111536 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.388      0.042 RR  CELL  DataMemory:dataMemory\|hex\[15\] " "     0.388      0.042 RR  CELL  DataMemory:dataMemory\|hex\[15\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DataMemory:dataMemory|hex[15] } "NODE_NAME" } } { "DataMemory.v" "" { Text "//psf/Home/Documents/processors project 1/0000 WORKING PROCESSOR 2/CS3220 Project 2/DataMemory.v" 24 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111536 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111536 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111536 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111536 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111536 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111536 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111536 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    -0.288     -0.288  R        clock network delay " "    -0.288     -0.288  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111536 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    -0.136      0.152      uTh  DataMemory:dataMemory\|hex\[15\] " "    -0.136      0.152      uTh  DataMemory:dataMemory\|hex\[15\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DataMemory:dataMemory|hex[15] } "NODE_NAME" } } { "DataMemory.v" "" { Text "//psf/Home/Documents/processors project 1/0000 WORKING PROCESSOR 2/CS3220 Project 2/DataMemory.v" 24 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111536 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111536 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     0.388 " "Data Arrival Time  :     0.388" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111536 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    -0.136 " "Data Required Time :    -0.136" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111536 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.524  " "Slack              :     0.524 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111536 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111536 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111536 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111536 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 2.053 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 2.053" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{Clock10\}\] " "-to_clock \[get_clocks \{Clock10\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111536 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111536 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111536 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111536 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 2.053  " "Path #1: Hold slack is 2.053 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111536 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : DataMemory:dataMemory\|hex\[2\] " "From Node    : DataMemory:dataMemory\|hex\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111536 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : HEX0\[0\] " "To Node      : HEX0\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111536 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL_inst\|altpll_component\|pll\|clk\[0\] " "Launch Clock : PLL_inst\|altpll_component\|pll\|clk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111536 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : Clock10 " "Latch Clock  : Clock10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111536 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111536 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111536 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111536 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111536 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111536 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111536 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    -0.265     -0.265  R        clock network delay " "    -0.265     -0.265  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111536 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    -0.124      0.141     uTco  DataMemory:dataMemory\|hex\[2\] " "    -0.124      0.141     uTco  DataMemory:dataMemory\|hex\[2\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DataMemory:dataMemory|hex[2] } "NODE_NAME" } } { "DataMemory.v" "" { Text "//psf/Home/Documents/processors project 1/0000 WORKING PROCESSOR 2/CS3220 Project 2/DataMemory.v" 24 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111536 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    -0.124      0.000 RR  CELL  dataMemory\|hex\[2\]\|regout " "    -0.124      0.000 RR  CELL  dataMemory\|hex\[2\]\|regout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DataMemory:dataMemory|hex[2] } "NODE_NAME" } } { "DataMemory.v" "" { Text "//psf/Home/Documents/processors project 1/0000 WORKING PROCESSOR 2/CS3220 Project 2/DataMemory.v" 24 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111536 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.051      0.175 RR    IC  sevenSeg0\|dOut\[0\]~0\|datad " "     0.051      0.175 RR    IC  sevenSeg0\|dOut\[0\]~0\|datad" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SevenSeg:sevenSeg0|dOut[0]~0 } "NODE_NAME" } } { "SevenSeg.v" "" { Text "//psf/Home/Documents/processors project 1/0000 WORKING PROCESSOR 2/CS3220 Project 2/SevenSeg.v" 3 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111536 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.110      0.059 RR  CELL  sevenSeg0\|dOut\[0\]~0\|combout " "     0.110      0.059 RR  CELL  sevenSeg0\|dOut\[0\]~0\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SevenSeg:sevenSeg0|dOut[0]~0 } "NODE_NAME" } } { "SevenSeg.v" "" { Text "//psf/Home/Documents/processors project 1/0000 WORKING PROCESSOR 2/CS3220 Project 2/SevenSeg.v" 3 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111536 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.675      0.565 RR    IC  HEX0\[0\]\|datain " "     0.675      0.565 RR    IC  HEX0\[0\]\|datain" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX0[0] } "NODE_NAME" } } { "Project2.v" "" { Text "//psf/Home/Documents/processors project 1/0000 WORKING PROCESSOR 2/CS3220 Project 2/Project2.v" 7 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111536 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.053      1.378 RR  CELL  HEX0\[0\] " "     2.053      1.378 RR  CELL  HEX0\[0\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX0[0] } "NODE_NAME" } } { "Project2.v" "" { Text "//psf/Home/Documents/processors project 1/0000 WORKING PROCESSOR 2/CS3220 Project 2/Project2.v" 7 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111536 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111536 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111536 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111536 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111536 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111536 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111536 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000  R        clock network delay " "     0.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111536 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000  R  oExt  HEX0\[0\] " "     0.000      0.000  R  oExt  HEX0\[0\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX0[0] } "NODE_NAME" } } { "Project2.v" "" { Text "//psf/Home/Documents/processors project 1/0000 WORKING PROCESSOR 2/CS3220 Project 2/Project2.v" 7 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111536 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111536 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.053 " "Data Arrival Time  :     2.053" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111536 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     0.000 " "Data Required Time :     0.000" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111536 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     2.053  " "Slack              :     2.053 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111536 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111536 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111536 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111536 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 32.873 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 32.873" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{PLL_inst\|altpll_component\|pll\|clk\[0\]\}\] " "Targets: \[get_clocks \{PLL_inst\|altpll_component\|pll\|clk\[0\]\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111551 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111551 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111551 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111551 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 32.873  " "Path #1: slack is 32.873 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111551 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : DataMemory:dataMemory\|altsyncram:data_rtl_0\|altsyncram_5b61:auto_generated\|ram_block1a0~porta_address_reg0 " "Node             : DataMemory:dataMemory\|altsyncram:data_rtl_0\|altsyncram_5b61:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111551 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : PLL_inst\|altpll_component\|pll\|clk\[0\] (INVERTED) " "Clock            : PLL_inst\|altpll_component\|pll\|clk\[0\] (INVERTED)" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111551 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111551 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111551 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111551 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111551 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111551 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111551 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    65.000     65.000           launch edge time " "    65.000     65.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111551 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    65.000      0.000           source latency " "    65.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111551 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    65.000      0.000           CLOCK_50 " "    65.000      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111551 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    65.571      0.571 RR  CELL  CLOCK_50\|combout " "    65.571      0.571 RR  CELL  CLOCK_50\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111551 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    67.241      1.670 RR    IC  PLL_inst\|altpll_component\|pll\|inclk\[0\] " "    67.241      1.670 RR    IC  PLL_inst\|altpll_component\|pll\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111551 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    63.056     -4.185 RR  CELL  PLL_inst\|altpll_component\|pll\|clk\[0\] " "    63.056     -4.185 RR  CELL  PLL_inst\|altpll_component\|pll\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111551 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    63.698      0.642 FF    IC  PLL_inst\|altpll_component\|_clk0~clkctrl\|inclk\[0\] " "    63.698      0.642 FF    IC  PLL_inst\|altpll_component\|_clk0~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111551 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    63.698      0.000 FF  CELL  PLL_inst\|altpll_component\|_clk0~clkctrl\|outclk " "    63.698      0.000 FF  CELL  PLL_inst\|altpll_component\|_clk0~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111551 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    64.375      0.677 FF    IC  dataMemory\|data_rtl_0\|auto_generated\|ram_block1a0\|clk0 " "    64.375      0.677 FF    IC  dataMemory\|data_rtl_0\|auto_generated\|ram_block1a0\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111551 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    64.802      0.427 FR  CELL  DataMemory:dataMemory\|altsyncram:data_rtl_0\|altsyncram_5b61:auto_generated\|ram_block1a0~porta_address_reg0 " "    64.802      0.427 FR  CELL  DataMemory:dataMemory\|altsyncram:data_rtl_0\|altsyncram_5b61:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111551 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111551 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111551 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111551 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111551 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111551 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.000    100.000           launch edge time " "   100.000    100.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111551 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.000      0.000           source latency " "   100.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111551 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.000      0.000           CLOCK_50 " "   100.000      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111551 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.571      0.571 RR  CELL  CLOCK_50\|combout " "   100.571      0.571 RR  CELL  CLOCK_50\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111551 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   102.241      1.670 RR    IC  PLL_inst\|altpll_component\|pll\|inclk\[0\] " "   102.241      1.670 RR    IC  PLL_inst\|altpll_component\|pll\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111551 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    98.056     -4.185 RR  CELL  PLL_inst\|altpll_component\|pll\|clk\[0\] " "    98.056     -4.185 RR  CELL  PLL_inst\|altpll_component\|pll\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111551 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    98.698      0.642 RR    IC  PLL_inst\|altpll_component\|_clk0~clkctrl\|inclk\[0\] " "    98.698      0.642 RR    IC  PLL_inst\|altpll_component\|_clk0~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111551 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    98.698      0.000 RR  CELL  PLL_inst\|altpll_component\|_clk0~clkctrl\|outclk " "    98.698      0.000 RR  CELL  PLL_inst\|altpll_component\|_clk0~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111551 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    99.375      0.677 RR    IC  dataMemory\|data_rtl_0\|auto_generated\|ram_block1a0\|clk0 " "    99.375      0.677 RR    IC  dataMemory\|data_rtl_0\|auto_generated\|ram_block1a0\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111551 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    99.802      0.427 RF  CELL  DataMemory:dataMemory\|altsyncram:data_rtl_0\|altsyncram_5b61:auto_generated\|ram_block1a0~porta_address_reg0 " "    99.802      0.427 RF  CELL  DataMemory:dataMemory\|altsyncram:data_rtl_0\|altsyncram_5b61:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111551 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111551 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     2.127 " "Required Width   :     2.127" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111551 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    35.000 " "Actual Width     :    35.000" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111551 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    32.873 " "Slack            :    32.873" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111551 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111551 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111551 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111551 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 50.000 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 50.000" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{Clock10\}\] " "Targets: \[get_clocks \{Clock10\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111551 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111551 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111551 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111551 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 50.000  " "Path #1: slack is 50.000 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111551 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : CLOCK_50\|combout " "Node             : CLOCK_50\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111551 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : Clock10 " "Clock            : Clock10" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111551 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111551 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111551 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111551 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111551 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111551 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111551 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111551 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111551 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           CLOCK_50 " "     0.000      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111551 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.571      0.571 RR  CELL  CLOCK_50\|combout " "     0.571      0.571 RR  CELL  CLOCK_50\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111551 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111551 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111551 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111551 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111551 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111551 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.000     50.000           launch edge time " "    50.000     50.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111551 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.000      0.000           source latency " "    50.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111551 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.000      0.000           CLOCK_50 " "    50.000      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111551 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.571      0.571 FF  CELL  CLOCK_50\|combout " "    50.571      0.571 FF  CELL  CLOCK_50\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111551 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111551 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.000 " "Required Width   :     0.000" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111551 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    50.000 " "Actual Width     :    50.000" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111551 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    50.000 " "Slack            :    50.000" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111551 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111551 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111551 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446072111551 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1446072111629 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1446072111629 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "445 " "Peak virtual memory: 445 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1446072111817 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 28 18:41:51 2015 " "Processing ended: Wed Oct 28 18:41:51 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1446072111817 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1446072111817 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1446072111817 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1446072111817 ""}
