{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1723838718510 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1723838718510 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 16 17:05:18 2024 " "Processing started: Fri Aug 16 17:05:18 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1723838718510 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1723838718510 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off circuito -c circuito " "Command: quartus_map --read_settings_files=on --write_settings_files=off circuito -c circuito" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1723838718510 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1723838718761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram16x8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram16x8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM16x8-behav " "Found design unit 1: RAM16x8-behav" {  } { { "RAM16x8.vhd" "" { Text "C:/Users/filho/Documents/GitHub/lab-circuitos-digitais/circuitoROM-RAM/RAM16x8.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723838719042 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM16x8 " "Found entity 1: RAM16x8" {  } { { "RAM16x8.vhd" "" { Text "C:/Users/filho/Documents/GitHub/lab-circuitos-digitais/circuitoROM-RAM/RAM16x8.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723838719042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1723838719042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom16x8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom16x8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROM16x8-behav " "Found design unit 1: ROM16x8-behav" {  } { { "ROM16x8.vhd" "" { Text "C:/Users/filho/Documents/GitHub/lab-circuitos-digitais/circuitoROM-RAM/ROM16x8.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723838719042 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM16x8 " "Found entity 1: ROM16x8" {  } { { "ROM16x8.vhd" "" { Text "C:/Users/filho/Documents/GitHub/lab-circuitos-digitais/circuitoROM-RAM/ROM16x8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723838719042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1723838719042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuito.vhd 2 1 " "Found 2 design units, including 1 entities, in source file circuito.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 circuito-structure " "Found design unit 1: circuito-structure" {  } { { "circuito.vhd" "" { Text "C:/Users/filho/Documents/GitHub/lab-circuitos-digitais/circuitoROM-RAM/circuito.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723838719042 ""} { "Info" "ISGN_ENTITY_NAME" "1 circuito " "Found entity 1: circuito" {  } { { "circuito.vhd" "" { Text "C:/Users/filho/Documents/GitHub/lab-circuitos-digitais/circuitoROM-RAM/circuito.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723838719042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1723838719042 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "circuito " "Elaborating entity \"circuito\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1723838719057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM16x8 ROM16x8:rom_inst " "Elaborating entity \"ROM16x8\" for hierarchy \"ROM16x8:rom_inst\"" {  } { { "circuito.vhd" "rom_inst" { Text "C:/Users/filho/Documents/GitHub/lab-circuitos-digitais/circuitoROM-RAM/circuito.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723838719073 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rom_enable ROM16x8.vhd(35) " "VHDL Process Statement warning at ROM16x8.vhd(35): signal \"rom_enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ROM16x8.vhd" "" { Text "C:/Users/filho/Documents/GitHub/lab-circuitos-digitais/circuitoROM-RAM/ROM16x8.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1723838719073 "|circuito|ROM16x8:rom_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM16x8 RAM16x8:ram_inst " "Elaborating entity \"RAM16x8\" for hierarchy \"RAM16x8:ram_inst\"" {  } { { "circuito.vhd" "ram_inst" { Text "C:/Users/filho/Documents/GitHub/lab-circuitos-digitais/circuitoROM-RAM/circuito.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723838719089 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mem_enable RAM16x8.vhd(22) " "VHDL Process Statement warning at RAM16x8.vhd(22): signal \"mem_enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RAM16x8.vhd" "" { Text "C:/Users/filho/Documents/GitHub/lab-circuitos-digitais/circuitoROM-RAM/RAM16x8.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1723838719089 "|circuito|RAM16x8:ram_inst"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "RAM16x8:ram_inst\|ram " "RAM logic \"RAM16x8:ram_inst\|ram\" is uninferred due to inappropriate RAM size" {  } { { "RAM16x8.vhd" "ram" { Text "C:/Users/filho/Documents/GitHub/lab-circuitos-digitais/circuitoROM-RAM/RAM16x8.vhd" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1723838719151 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1723838719151 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ram_data_output\[5\] GND " "Pin \"ram_data_output\[5\]\" is stuck at GND" {  } { { "circuito.vhd" "" { Text "C:/Users/filho/Documents/GitHub/lab-circuitos-digitais/circuitoROM-RAM/circuito.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1723838719340 "|circuito|ram_data_output[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_data_output\[6\] GND " "Pin \"ram_data_output\[6\]\" is stuck at GND" {  } { { "circuito.vhd" "" { Text "C:/Users/filho/Documents/GitHub/lab-circuitos-digitais/circuitoROM-RAM/circuito.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1723838719340 "|circuito|ram_data_output[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_data_output\[7\] GND " "Pin \"ram_data_output\[7\]\" is stuck at GND" {  } { { "circuito.vhd" "" { Text "C:/Users/filho/Documents/GitHub/lab-circuitos-digitais/circuitoROM-RAM/circuito.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1723838719340 "|circuito|ram_data_output[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rom_data_output\[5\] GND " "Pin \"rom_data_output\[5\]\" is stuck at GND" {  } { { "circuito.vhd" "" { Text "C:/Users/filho/Documents/GitHub/lab-circuitos-digitais/circuitoROM-RAM/circuito.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1723838719340 "|circuito|rom_data_output[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rom_data_output\[6\] GND " "Pin \"rom_data_output\[6\]\" is stuck at GND" {  } { { "circuito.vhd" "" { Text "C:/Users/filho/Documents/GitHub/lab-circuitos-digitais/circuitoROM-RAM/circuito.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1723838719340 "|circuito|rom_data_output[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rom_data_output\[7\] GND " "Pin \"rom_data_output\[7\]\" is stuck at GND" {  } { { "circuito.vhd" "" { Text "C:/Users/filho/Documents/GitHub/lab-circuitos-digitais/circuitoROM-RAM/circuito.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1723838719340 "|circuito|rom_data_output[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1723838719340 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1723838719546 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1723838719546 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "255 " "Implemented 255 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1723838719577 ""} { "Info" "ICUT_CUT_TM_OPINS" "24 " "Implemented 24 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1723838719577 ""} { "Info" "ICUT_CUT_TM_LCELLS" "227 " "Implemented 227 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1723838719577 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1723838719577 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4629 " "Peak virtual memory: 4629 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1723838719593 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 16 17:05:19 2024 " "Processing ended: Fri Aug 16 17:05:19 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1723838719593 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1723838719593 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1723838719593 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1723838719593 ""}
