" XPLAOPT Version 9.99.99.99
" Created on Wed May 11 12:32:22 2011
" 71 Mcells, 69 PLApts, 1 Levels, 64 Fanins
" XPLAOPT -run s -it b -i CPLD.blx -dev XC2C256-6PQ208 -reg -xor a -mode 1 -th 
"         28 -fi 32 -bfi 38 -pre keep -unused keeper -terminate keeper -no_output_files 
MODULE CPLD

	CPLD_100MHZ  pin 55 ; 
 	FLASH_A_A<0>  pin 39 ;  " 1 pt.
 	FLASH_A_A<10>  pin 54 ;  " 1 pt.
 	FLASH_A_A<11>  pin 56 ;  " 1 pt.
 	FLASH_A_A<12>  pin 57 ;  " 1 pt.
 	FLASH_A_A<13>  pin 58 ;  " 1 pt.
 	FLASH_A_A<14>  pin 60 ;  " 1 pt.
 	FLASH_A_A<15>  pin 61 ;  " 1 pt.
 	FLASH_A_A<16>  pin 62 ;  " 1 pt.
 	FLASH_A_A<17>  pin 63 ;  " 1 pt.
 	FLASH_A_A<18>  pin 27 ;  " 1 pt.
 	FLASH_A_A<19>  pin 28 ;  " 1 pt.
 	FLASH_A_A<1>  pin 40 ;  " 1 pt.
 	FLASH_A_A<20>  pin 29 ;  " 1 pt.
 	FLASH_A_A<21>  pin 30 ;  " 1 pt.
 	FLASH_A_A<22>  pin 31 ;  " 1 pt.
 	FLASH_A_A<23>  pin 32 ;  " 0 pt.
 	FLASH_A_A<2>  pin 41 ;  " 1 pt.
 	FLASH_A_A<3>  pin 43 ;  " 1 pt.
 	FLASH_A_A<4>  pin 45 ;  " 1 pt.
 	FLASH_A_A<5>  pin 47 ;  " 1 pt.
 	FLASH_A_A<6>  pin 48 ;  " 1 pt.
 	FLASH_A_A<7>  pin 49 ;  " 1 pt.
 	FLASH_A_A<8>  pin 50 ;  " 1 pt.
 	FLASH_A_A<9>  pin 51 ;  " 1 pt.
 	FLASH_A_DQ<0>  pin 101 ;  " 1 pt.
 	FLASH_A_DQ<10>  pin 125 ;  " 1 pt.
 	FLASH_A_DQ<11>  pin 126 ;  " 1 pt.
 	FLASH_A_DQ<12>  pin 127 ;  " 1 pt.
 	FLASH_A_DQ<13>  pin 128 ;  " 1 pt.
 	FLASH_A_DQ<14>  pin 131 ;  " 1 pt.
 	FLASH_A_DQ<15>  pin 77 ;  " 1 pt.
 	FLASH_A_DQ<1>  pin 102 ;  " 1 pt.
 	FLASH_A_DQ<2>  pin 103 ;  " 1 pt.
 	FLASH_A_DQ<3>  pin 106 ;  " 1 pt.
 	FLASH_A_DQ<4>  pin 118 ;  " 1 pt.
 	FLASH_A_DQ<5>  pin 119 ;  " 1 pt.
 	FLASH_A_DQ<6>  pin 120 ;  " 1 pt.
 	FLASH_A_DQ<7>  pin 121 ;  " 1 pt.
 	FLASH_A_DQ<8>  pin 122 ;  " 1 pt.
 	FLASH_A_DQ<9>  pin 123 ;  " 1 pt.
 	FLASH_A_E  pin 34 ;  " 1 pt.
 	FLASH_A_G  pin 35 ;  " 1 pt.
 	FLASH_A_K  pin 36 ;  " 2 pt.
 	FLASH_A_L  pin 66 ;  " 1 pt.
 	FLASH_A_RP  pin 37 ;  " 1 pt.
 	FLASH_A_RW  pin 67 ;  " 1 pt.
 	FLASH_A_W  pin 65 ;  " 1 pt.
 	FLASH_A_WP  pin 64 ;  " 1 pt.
 	FPGA_A<0>  pin 150 ; 
 	FPGA_A<10>  pin 175 ; 
 	FPGA_A<11>  pin 178 ; 
 	FPGA_A<12>  pin 179 ; 
 	FPGA_A<13>  pin 180 ; 
 	FPGA_A<14>  pin 182 ; 
 	FPGA_A<15>  pin 183 ; 
 	FPGA_A<16>  pin 184 ; 
 	FPGA_A<17>  pin 134 ; 
 	FPGA_A<18>  pin 135 ; 
 	FPGA_A<19>  pin 136 ; 
 	FPGA_A<1>  pin 151 ; 
 	FPGA_A<20>  pin 137 ; 
 	FPGA_A<21>  pin 138 ; 
 	FPGA_A<22>  pin 139 ; 
 	FPGA_A<2>  pin 152 ; 
 	FPGA_A<3>  pin 153 ; 
 	FPGA_A<4>  pin 154 ; 
 	FPGA_A<5>  pin 155 ; 
 	FPGA_A<6>  pin 158 ; 
 	FPGA_A<7>  pin 159 ; 
 	FPGA_A<8>  pin 173 ; 
 	FPGA_A<9>  pin 174 ; 
 	FPGA_E  pin 144 ; 
 	FPGA_G  pin 143 ; 
 	FPGA_L  pin 145 ; 
 	FPGA_RP  pin 85 ; 
 	FPGA_W  pin 142 ; 
 	FPGA_clock  pin 86 ;  " 1 pt.
 	FPGA_data<0>  pin 160 ;  " 1 pt.
 	FPGA_data<10>  pin 170 ;  " 1 pt.
 	FPGA_data<11>  pin 171 ;  " 1 pt.
 	FPGA_data<12>  pin 146 ;  " 1 pt.
 	FPGA_data<13>  pin 147 ;  " 1 pt.
 	FPGA_data<14>  pin 148 ;  " 1 pt.
 	FPGA_data<15>  pin 149 ;  " 1 pt.
 	FPGA_data<1>  pin 161 ;  " 1 pt.
 	FPGA_data<2>  pin 162 ;  " 1 pt.
 	FPGA_data<3>  pin 163 ;  " 1 pt.
 	FPGA_data<4>  pin 164 ;  " 1 pt.
 	FPGA_data<5>  pin 165 ;  " 1 pt.
 	FPGA_data<6>  pin 166 ;  " 1 pt.
 	FPGA_data<7>  pin 167 ;  " 1 pt.
 	FPGA_data<8>  pin 168 ;  " 1 pt.
 	FPGA_data<9>  pin 169 ;  " 1 pt.
 	LEDs<0>  pin 83 ;  " 0 pt.
 	LEDs<1>  pin 82 ;  " 0 pt.
 	LEDs<2>  pin 80 ;  " 1 pt.
 	LEDs<3>  pin 78 ;  " 1 pt.
 	Program_B  pin 90 ;  " 1 pt.
 	reboot  pin 140 ; 
 

	clk_cnt_i<0>  node ;  " 1 pt.
 

xpla property 'USER_SLEW_RATE FPGA_data<0> FLASH_A_DQ<0> FPGA_clock FLASH_A_G FPGA_data<10> 
	FLASH_A_DQ<10> FPGA_data<11> FLASH_A_DQ<11> FPGA_data<12> FLASH_A_DQ<12> FPGA_data<13> 
	FLASH_A_DQ<13> FPGA_data<14> FLASH_A_DQ<14> FPGA_data<15> FLASH_A_DQ<15> FPGA_data<1> FLASH_A_DQ<1> 
	FPGA_data<2> FLASH_A_DQ<2> FPGA_data<3> FLASH_A_DQ<3> FPGA_data<4> FLASH_A_DQ<4> FPGA_data<5> 
	FLASH_A_DQ<5> FPGA_data<6> FLASH_A_DQ<6> FPGA_data<7> FLASH_A_DQ<7> FPGA_data<8> FLASH_A_DQ<8> 
	FPGA_data<9> FLASH_A_DQ<9> FLASH_A_A<0> FLASH_A_A<1> FLASH_A_A<10> FLASH_A_A<11> FLASH_A_A<12> 
	FLASH_A_A<13> FLASH_A_A<14> FLASH_A_A<15> FLASH_A_A<16> FLASH_A_A<17> FLASH_A_A<18> FLASH_A_A<19> 
	FLASH_A_A<2> FLASH_A_A<20> FLASH_A_A<21> FLASH_A_A<22> FLASH_A_A<3> FLASH_A_A<4> FLASH_A_A<5> 
	FLASH_A_A<6> FLASH_A_A<7> FLASH_A_A<8> FLASH_A_A<9> FLASH_A_E FLASH_A_L FLASH_A_RP FLASH_A_W 
	LEDs<3> FLASH_A_K LEDs<1> LEDs<0> FLASH_A_A<23> Program_B LEDs<2> FLASH_A_WP FLASH_A_RW '; 
	
xpla property 'TERMINATE_KEEPER FPGA_data<0> FLASH_A_DQ<0> FPGA_data<10> FLASH_A_DQ<10> 
	FPGA_data<11> FLASH_A_DQ<11> FPGA_data<12> FLASH_A_DQ<12> FPGA_data<13> FLASH_A_DQ<13> 
	FPGA_data<14> FLASH_A_DQ<14> FPGA_data<15> FLASH_A_DQ<15> FPGA_data<1> FLASH_A_DQ<1> FPGA_data<2> 
	FLASH_A_DQ<2> FPGA_data<3> FLASH_A_DQ<3> FPGA_data<4> FLASH_A_DQ<4> FPGA_data<5> FLASH_A_DQ<5> 
	FPGA_data<6> FLASH_A_DQ<6> FPGA_data<7> FLASH_A_DQ<7> FPGA_data<8> FLASH_A_DQ<8> FPGA_data<9> 
	FLASH_A_DQ<9> '; 
xpla property 'unused_keeper'; 
xpla property 'timespec  FPGA_clock.Q FPGA_clock.D 2.000000'; 
xpla property 'timespec  clk_cnt_i<0>.Q FPGA_clock.D 2.000000'; 
xpla property 'timespec  clk_cnt_i<0>.Q clk_cnt_i<0>.D 2.000000'; 
xpla property 'timespec  FPGA_clock.Q FLASH_A_K.D 2.000000'; 
xpla property 'timespec  clk_cnt_i<0>.Q FLASH_A_K.D 2.000000'; 
xpla property 'IOSTD FPGA_data<0> 0 -1';
xpla property 'IOSTD FLASH_A_DQ<0> 0 -1';
xpla property 'IOSTD FPGA_clock 0 -1';
xpla property 'IOSTD FLASH_A_G 0 -1';
xpla property 'IOSTD FPGA_data<10> 0 -1';
xpla property 'IOSTD FLASH_A_DQ<10> 0 -1';
xpla property 'IOSTD FPGA_data<11> 0 -1';
xpla property 'IOSTD FLASH_A_DQ<11> 0 -1';
xpla property 'IOSTD FPGA_data<12> 0 -1';
xpla property 'IOSTD FLASH_A_DQ<12> 0 -1';
xpla property 'IOSTD FPGA_data<13> 0 -1';
xpla property 'IOSTD FLASH_A_DQ<13> 0 -1';
xpla property 'IOSTD FPGA_data<14> 0 -1';
xpla property 'IOSTD FLASH_A_DQ<14> 0 -1';
xpla property 'IOSTD FPGA_data<15> 0 -1';
xpla property 'IOSTD FLASH_A_DQ<15> 0 -1';
xpla property 'IOSTD FPGA_data<1> 0 -1';
xpla property 'IOSTD FLASH_A_DQ<1> 0 -1';
xpla property 'IOSTD FPGA_data<2> 0 -1';
xpla property 'IOSTD FLASH_A_DQ<2> 0 -1';
xpla property 'IOSTD FPGA_data<3> 0 -1';
xpla property 'IOSTD FLASH_A_DQ<3> 0 -1';
xpla property 'IOSTD FPGA_data<4> 0 -1';
xpla property 'IOSTD FLASH_A_DQ<4> 0 -1';
xpla property 'IOSTD FPGA_data<5> 0 -1';
xpla property 'IOSTD FLASH_A_DQ<5> 0 -1';
xpla property 'IOSTD FPGA_data<6> 0 -1';
xpla property 'IOSTD FLASH_A_DQ<6> 0 -1';
xpla property 'IOSTD FPGA_data<7> 0 -1';
xpla property 'IOSTD FLASH_A_DQ<7> 0 -1';
xpla property 'IOSTD FPGA_data<8> 0 -1';
xpla property 'IOSTD FLASH_A_DQ<8> 0 -1';
xpla property 'IOSTD FPGA_data<9> 0 -1';
xpla property 'IOSTD FLASH_A_DQ<9> 0 -1';
xpla property 'IOSTD CPLD_100MHZ 0 -1';
xpla property 'IOSTD FPGA_G 0 -1';
xpla property 'IOSTD FLASH_A_A<0> 0 -1';
xpla property 'IOSTD FPGA_A<0> 0 -1';
xpla property 'IOSTD FLASH_A_A<1> 0 -1';
xpla property 'IOSTD FPGA_A<1> 0 -1';
xpla property 'IOSTD FLASH_A_A<10> 0 -1';
xpla property 'IOSTD FPGA_A<10> 0 -1';
xpla property 'IOSTD FLASH_A_A<11> 0 -1';
xpla property 'IOSTD FPGA_A<11> 0 -1';
xpla property 'IOSTD FLASH_A_A<12> 0 -1';
xpla property 'IOSTD FPGA_A<12> 0 -1';
xpla property 'IOSTD FLASH_A_A<13> 0 -1';
xpla property 'IOSTD FPGA_A<13> 0 -1';
xpla property 'IOSTD FLASH_A_A<14> 0 -1';
xpla property 'IOSTD FPGA_A<14> 0 -1';
xpla property 'IOSTD FLASH_A_A<15> 0 -1';
xpla property 'IOSTD FPGA_A<15> 0 -1';
xpla property 'IOSTD FLASH_A_A<16> 0 -1';
xpla property 'IOSTD FPGA_A<16> 0 -1';
xpla property 'IOSTD FLASH_A_A<17> 0 -1';
xpla property 'IOSTD FPGA_A<17> 0 -1';
xpla property 'IOSTD FLASH_A_A<18> 0 -1';
xpla property 'IOSTD FPGA_A<18> 0 -1';
xpla property 'IOSTD FLASH_A_A<19> 0 -1';
xpla property 'IOSTD FPGA_A<19> 0 -1';
xpla property 'IOSTD FLASH_A_A<2> 0 -1';
xpla property 'IOSTD FPGA_A<2> 0 -1';
xpla property 'IOSTD FLASH_A_A<20> 0 -1';
xpla property 'IOSTD FPGA_A<20> 0 -1';
xpla property 'IOSTD FLASH_A_A<21> 0 -1';
xpla property 'IOSTD FPGA_A<21> 0 -1';
xpla property 'IOSTD FLASH_A_A<22> 0 -1';
xpla property 'IOSTD FPGA_A<22> 0 -1';
xpla property 'IOSTD FLASH_A_A<3> 0 -1';
xpla property 'IOSTD FPGA_A<3> 0 -1';
xpla property 'IOSTD FLASH_A_A<4> 0 -1';
xpla property 'IOSTD FPGA_A<4> 0 -1';
xpla property 'IOSTD FLASH_A_A<5> 0 -1';
xpla property 'IOSTD FPGA_A<5> 0 -1';
xpla property 'IOSTD FLASH_A_A<6> 0 -1';
xpla property 'IOSTD FPGA_A<6> 0 -1';
xpla property 'IOSTD FLASH_A_A<7> 0 -1';
xpla property 'IOSTD FPGA_A<7> 0 -1';
xpla property 'IOSTD FLASH_A_A<8> 0 -1';
xpla property 'IOSTD FPGA_A<8> 0 -1';
xpla property 'IOSTD FLASH_A_A<9> 0 -1';
xpla property 'IOSTD FPGA_A<9> 0 -1';
xpla property 'IOSTD FLASH_A_E 0 -1';
xpla property 'IOSTD FPGA_E 0 -1';
xpla property 'IOSTD FLASH_A_L 0 -1';
xpla property 'IOSTD FPGA_L 0 -1';
xpla property 'IOSTD FLASH_A_RP 0 -1';
xpla property 'IOSTD FPGA_RP 0 -1';
xpla property 'IOSTD FLASH_A_W 0 -1';
xpla property 'IOSTD FPGA_W 0 -1';
xpla property 'IOSTD LEDs<3> 0 -1';
xpla property 'IOSTD reboot 0 -1';
xpla property 'IOSTD FLASH_A_K 0 -1';
xpla property 'IOSTD LEDs<1> 0 -1';
xpla property 'IOSTD LEDs<0> 0 -1';
xpla property 'IOSTD FLASH_A_A<23> 0 -1';
xpla property 'IOSTD Program_B 0 -1';
xpla property 'IOSTD LEDs<2> 0 -1';
xpla property 'IOSTD FLASH_A_WP 0 -1';
xpla property 'IOSTD FLASH_A_RW 0 -1';
EQUATIONS 

 FLASH_A_A<0>.CLK = FPGA_clock.Q;		"--- [PT=1, FI=1, LVL=1] ---
 FLASH_A_A<0>.D = FPGA_A<0>;		"--- [PT=1, FI=1, LVL=1] ---
 FLASH_A_A<10>.CLK = FPGA_clock.Q;		"--- [PT=1, FI=1, LVL=1] ---
 FLASH_A_A<10>.D = FPGA_A<10>;		"--- [PT=1, FI=1, LVL=1] ---
 FLASH_A_A<11>.CLK = FPGA_clock.Q;		"--- [PT=1, FI=1, LVL=1] ---
 FLASH_A_A<11>.D = FPGA_A<11>;		"--- [PT=1, FI=1, LVL=1] ---
 FLASH_A_A<12>.CLK = FPGA_clock.Q;		"--- [PT=1, FI=1, LVL=1] ---
 FLASH_A_A<12>.D = FPGA_A<12>;		"--- [PT=1, FI=1, LVL=1] ---
 FLASH_A_A<13>.CLK = FPGA_clock.Q;		"--- [PT=1, FI=1, LVL=1] ---
 FLASH_A_A<13>.D = FPGA_A<13>;		"--- [PT=1, FI=1, LVL=1] ---
 FLASH_A_A<14>.CLK = FPGA_clock.Q;		"--- [PT=1, FI=1, LVL=1] ---
 FLASH_A_A<14>.D = FPGA_A<14>;		"--- [PT=1, FI=1, LVL=1] ---
 FLASH_A_A<15>.CLK = FPGA_clock.Q;		"--- [PT=1, FI=1, LVL=1] ---
 FLASH_A_A<15>.D = FPGA_A<15>;		"--- [PT=1, FI=1, LVL=1] ---
 FLASH_A_A<16>.CLK = FPGA_clock.Q;		"--- [PT=1, FI=1, LVL=1] ---
 FLASH_A_A<16>.D = FPGA_A<16>;		"--- [PT=1, FI=1, LVL=1] ---
 FLASH_A_A<17>.CLK = FPGA_clock.Q;		"--- [PT=1, FI=1, LVL=1] ---
 FLASH_A_A<17>.D = FPGA_A<17>;		"--- [PT=1, FI=1, LVL=1] ---
 FLASH_A_A<18>.CLK = FPGA_clock.Q;		"--- [PT=1, FI=1, LVL=1] ---
 FLASH_A_A<18>.D = FPGA_A<18>;		"--- [PT=1, FI=1, LVL=1] ---
 FLASH_A_A<19>.CLK = FPGA_clock.Q;		"--- [PT=1, FI=1, LVL=1] ---
 FLASH_A_A<19>.D = FPGA_A<19>;		"--- [PT=1, FI=1, LVL=1] ---
 FLASH_A_A<1>.CLK = FPGA_clock.Q;		"--- [PT=1, FI=1, LVL=1] ---
 FLASH_A_A<1>.D = FPGA_A<1>;		"--- [PT=1, FI=1, LVL=1] ---
 FLASH_A_A<20>.CLK = FPGA_clock.Q;		"--- [PT=1, FI=1, LVL=1] ---
 FLASH_A_A<20>.D = FPGA_A<20>;		"--- [PT=1, FI=1, LVL=1] ---
 FLASH_A_A<21>.CLK = FPGA_clock.Q;		"--- [PT=1, FI=1, LVL=1] ---
 FLASH_A_A<21>.D = FPGA_A<21>;		"--- [PT=1, FI=1, LVL=1] ---
 FLASH_A_A<22>.CLK = FPGA_clock.Q;		"--- [PT=1, FI=1, LVL=1] ---
 FLASH_A_A<22>.D = FPGA_A<22>;		"--- [PT=1, FI=1, LVL=1] ---
 FLASH_A_A<23> = 0;
 FLASH_A_A<2>.CLK = FPGA_clock.Q;		"--- [PT=1, FI=1, LVL=1] ---
 FLASH_A_A<2>.D = FPGA_A<2>;		"--- [PT=1, FI=1, LVL=1] ---
 FLASH_A_A<3>.CLK = FPGA_clock.Q;		"--- [PT=1, FI=1, LVL=1] ---
 FLASH_A_A<3>.D = FPGA_A<3>;		"--- [PT=1, FI=1, LVL=1] ---
 FLASH_A_A<4>.CLK = FPGA_clock.Q;		"--- [PT=1, FI=1, LVL=1] ---
 FLASH_A_A<4>.D = FPGA_A<4>;		"--- [PT=1, FI=1, LVL=1] ---
 FLASH_A_A<5>.CLK = FPGA_clock.Q;		"--- [PT=1, FI=1, LVL=1] ---
 FLASH_A_A<5>.D = FPGA_A<5>;		"--- [PT=1, FI=1, LVL=1] ---
 FLASH_A_A<6>.CLK = FPGA_clock.Q;		"--- [PT=1, FI=1, LVL=1] ---
 FLASH_A_A<6>.D = FPGA_A<6>;		"--- [PT=1, FI=1, LVL=1] ---
 FLASH_A_A<7>.CLK = FPGA_clock.Q;		"--- [PT=1, FI=1, LVL=1] ---
 FLASH_A_A<7>.D = FPGA_A<7>;		"--- [PT=1, FI=1, LVL=1] ---
 FLASH_A_A<8>.CLK = FPGA_clock.Q;		"--- [PT=1, FI=1, LVL=1] ---
 FLASH_A_A<8>.D = FPGA_A<8>;		"--- [PT=1, FI=1, LVL=1] ---
 FLASH_A_A<9>.CLK = FPGA_clock.Q;		"--- [PT=1, FI=1, LVL=1] ---
 FLASH_A_A<9>.D = FPGA_A<9>;		"--- [PT=1, FI=1, LVL=1] ---
 FLASH_A_DQ<0>.CLK = FPGA_clock.Q;		"--- [PT=1, FI=1, LVL=1] ---
 FLASH_A_DQ<0>.D = FPGA_data<0>.PIN;		"--- [PT=1, FI=1, LVL=1] ---
 FLASH_A_DQ<0>.OE = FLASH_A_G.Q;		"--- [PT=1, FI=1, LVL=1] ---
 FLASH_A_DQ<10>.CLK = FPGA_clock.Q;		"--- [PT=1, FI=1, LVL=1] ---
 FLASH_A_DQ<10>.D = FPGA_data<10>.PIN;		"--- [PT=1, FI=1, LVL=1] ---
 FLASH_A_DQ<10>.OE = FLASH_A_G.Q;		"--- [PT=1, FI=1, LVL=1] ---
 FLASH_A_DQ<11>.CLK = FPGA_clock.Q;		"--- [PT=1, FI=1, LVL=1] ---
 FLASH_A_DQ<11>.D = FPGA_data<11>.PIN;		"--- [PT=1, FI=1, LVL=1] ---
 FLASH_A_DQ<11>.OE = FLASH_A_G.Q;		"--- [PT=1, FI=1, LVL=1] ---
 FLASH_A_DQ<12>.CLK = FPGA_clock.Q;		"--- [PT=1, FI=1, LVL=1] ---
 FLASH_A_DQ<12>.D = FPGA_data<12>.PIN;		"--- [PT=1, FI=1, LVL=1] ---
 FLASH_A_DQ<12>.OE = FLASH_A_G.Q;		"--- [PT=1, FI=1, LVL=1] ---
 FLASH_A_DQ<13>.CLK = FPGA_clock.Q;		"--- [PT=1, FI=1, LVL=1] ---
 FLASH_A_DQ<13>.D = FPGA_data<13>.PIN;		"--- [PT=1, FI=1, LVL=1] ---
 FLASH_A_DQ<13>.OE = FLASH_A_G.Q;		"--- [PT=1, FI=1, LVL=1] ---
 FLASH_A_DQ<14>.CLK = FPGA_clock.Q;		"--- [PT=1, FI=1, LVL=1] ---
 FLASH_A_DQ<14>.D = FPGA_data<14>.PIN;		"--- [PT=1, FI=1, LVL=1] ---
 FLASH_A_DQ<14>.OE = FLASH_A_G.Q;		"--- [PT=1, FI=1, LVL=1] ---
 FLASH_A_DQ<15>.CLK = FPGA_clock.Q;		"--- [PT=1, FI=1, LVL=1] ---
 FLASH_A_DQ<15>.D = FPGA_data<15>.PIN;		"--- [PT=1, FI=1, LVL=1] ---
 FLASH_A_DQ<15>.OE = FLASH_A_G.Q;		"--- [PT=1, FI=1, LVL=1] ---
 FLASH_A_DQ<1>.CLK = FPGA_clock.Q;		"--- [PT=1, FI=1, LVL=1] ---
 FLASH_A_DQ<1>.D = FPGA_data<1>.PIN;		"--- [PT=1, FI=1, LVL=1] ---
 FLASH_A_DQ<1>.OE = FLASH_A_G.Q;		"--- [PT=1, FI=1, LVL=1] ---
 FLASH_A_DQ<2>.CLK = FPGA_clock.Q;		"--- [PT=1, FI=1, LVL=1] ---
 FLASH_A_DQ<2>.D = FPGA_data<2>.PIN;		"--- [PT=1, FI=1, LVL=1] ---
 FLASH_A_DQ<2>.OE = FLASH_A_G.Q;		"--- [PT=1, FI=1, LVL=1] ---
 FLASH_A_DQ<3>.CLK = FPGA_clock.Q;		"--- [PT=1, FI=1, LVL=1] ---
 FLASH_A_DQ<3>.D = FPGA_data<3>.PIN;		"--- [PT=1, FI=1, LVL=1] ---
 FLASH_A_DQ<3>.OE = FLASH_A_G.Q;		"--- [PT=1, FI=1, LVL=1] ---
 FLASH_A_DQ<4>.CLK = FPGA_clock.Q;		"--- [PT=1, FI=1, LVL=1] ---
 FLASH_A_DQ<4>.D = FPGA_data<4>.PIN;		"--- [PT=1, FI=1, LVL=1] ---
 FLASH_A_DQ<4>.OE = FLASH_A_G.Q;		"--- [PT=1, FI=1, LVL=1] ---
 FLASH_A_DQ<5>.CLK = FPGA_clock.Q;		"--- [PT=1, FI=1, LVL=1] ---
 FLASH_A_DQ<5>.D = FPGA_data<5>.PIN;		"--- [PT=1, FI=1, LVL=1] ---
 FLASH_A_DQ<5>.OE = FLASH_A_G.Q;		"--- [PT=1, FI=1, LVL=1] ---
 FLASH_A_DQ<6>.CLK = FPGA_clock.Q;		"--- [PT=1, FI=1, LVL=1] ---
 FLASH_A_DQ<6>.D = FPGA_data<6>.PIN;		"--- [PT=1, FI=1, LVL=1] ---
 FLASH_A_DQ<6>.OE = FLASH_A_G.Q;		"--- [PT=1, FI=1, LVL=1] ---
 FLASH_A_DQ<7>.CLK = FPGA_clock.Q;		"--- [PT=1, FI=1, LVL=1] ---
 FLASH_A_DQ<7>.D = FPGA_data<7>.PIN;		"--- [PT=1, FI=1, LVL=1] ---
 FLASH_A_DQ<7>.OE = FLASH_A_G.Q;		"--- [PT=1, FI=1, LVL=1] ---
 FLASH_A_DQ<8>.CLK = FPGA_clock.Q;		"--- [PT=1, FI=1, LVL=1] ---
 FLASH_A_DQ<8>.D = FPGA_data<8>.PIN;		"--- [PT=1, FI=1, LVL=1] ---
 FLASH_A_DQ<8>.OE = FLASH_A_G.Q;		"--- [PT=1, FI=1, LVL=1] ---
 FLASH_A_DQ<9>.CLK = FPGA_clock.Q;		"--- [PT=1, FI=1, LVL=1] ---
 FLASH_A_DQ<9>.D = FPGA_data<9>.PIN;		"--- [PT=1, FI=1, LVL=1] ---
 FLASH_A_DQ<9>.OE = FLASH_A_G.Q;		"--- [PT=1, FI=1, LVL=1] ---
 FLASH_A_E.CLK = FPGA_clock.Q;		"--- [PT=1, FI=1, LVL=1] ---
 FLASH_A_E.D = FPGA_E;		"--- [PT=1, FI=1, LVL=1] ---
 FLASH_A_G.CLK = FPGA_clock.Q;		"--- [PT=1, FI=1, LVL=1] ---
 FLASH_A_G.D = FPGA_G;		"--- [PT=1, FI=1, LVL=1] ---
 FLASH_A_K.CLK = CPLD_100MHZ;		"--- [PT=1, FI=1, LVL=1] ---
 FLASH_A_K.D = FPGA_clock.Q & !clk_cnt_i<0>.Q
      # !FPGA_clock.Q & clk_cnt_i<0>.Q;		"--- [PT=2, FI=2, LVL=1] ---
 FLASH_A_L.CLK = FPGA_clock.Q;		"--- [PT=1, FI=1, LVL=1] ---
 FLASH_A_L.D = FPGA_L;		"--- [PT=1, FI=1, LVL=1] ---
 FLASH_A_RP.CLK = FPGA_clock.Q;		"--- [PT=1, FI=1, LVL=1] ---
 FLASH_A_RP.D = FPGA_RP;		"--- [PT=1, FI=1, LVL=1] ---
 FLASH_A_RW = 1;
 FLASH_A_W.CLK = FPGA_clock.Q;		"--- [PT=1, FI=1, LVL=1] ---
 FLASH_A_W.D = FPGA_W;		"--- [PT=1, FI=1, LVL=1] ---
 FLASH_A_WP = 1;
 FPGA_clock.CLK = CPLD_100MHZ;		"--- [PT=1, FI=1, LVL=1] ---
 FPGA_clock.T = clk_cnt_i<0>.Q;		"--- [PT=1, FI=1, LVL=1] ---
 FPGA_data<0>.CLK = FPGA_clock.Q;		"--- [PT=1, FI=1, LVL=1] ---
 FPGA_data<0>.D = FLASH_A_DQ<0>.PIN;		"--- [PT=1, FI=1, LVL=1] ---
 FPGA_data<0>.OE = !FLASH_A_G.Q;		"--- [PT=1, FI=1, LVL=1] ---
 FPGA_data<10>.CLK = FPGA_clock.Q;		"--- [PT=1, FI=1, LVL=1] ---
 FPGA_data<10>.D = FLASH_A_DQ<10>.PIN;		"--- [PT=1, FI=1, LVL=1] ---
 FPGA_data<10>.OE = !FLASH_A_G.Q;		"--- [PT=1, FI=1, LVL=1] ---
 FPGA_data<11>.CLK = FPGA_clock.Q;		"--- [PT=1, FI=1, LVL=1] ---
 FPGA_data<11>.D = FLASH_A_DQ<11>.PIN;		"--- [PT=1, FI=1, LVL=1] ---
 FPGA_data<11>.OE = !FLASH_A_G.Q;		"--- [PT=1, FI=1, LVL=1] ---
 FPGA_data<12>.CLK = FPGA_clock.Q;		"--- [PT=1, FI=1, LVL=1] ---
 FPGA_data<12>.D = FLASH_A_DQ<12>.PIN;		"--- [PT=1, FI=1, LVL=1] ---
 FPGA_data<12>.OE = !FLASH_A_G.Q;		"--- [PT=1, FI=1, LVL=1] ---
 FPGA_data<13>.CLK = FPGA_clock.Q;		"--- [PT=1, FI=1, LVL=1] ---
 FPGA_data<13>.D = FLASH_A_DQ<13>.PIN;		"--- [PT=1, FI=1, LVL=1] ---
 FPGA_data<13>.OE = !FLASH_A_G.Q;		"--- [PT=1, FI=1, LVL=1] ---
 FPGA_data<14>.CLK = FPGA_clock.Q;		"--- [PT=1, FI=1, LVL=1] ---
 FPGA_data<14>.D = FLASH_A_DQ<14>.PIN;		"--- [PT=1, FI=1, LVL=1] ---
 FPGA_data<14>.OE = !FLASH_A_G.Q;		"--- [PT=1, FI=1, LVL=1] ---
 FPGA_data<15>.CLK = FPGA_clock.Q;		"--- [PT=1, FI=1, LVL=1] ---
 FPGA_data<15>.D = FLASH_A_DQ<15>.PIN;		"--- [PT=1, FI=1, LVL=1] ---
 FPGA_data<15>.OE = !FLASH_A_G.Q;		"--- [PT=1, FI=1, LVL=1] ---
 FPGA_data<1>.CLK = FPGA_clock.Q;		"--- [PT=1, FI=1, LVL=1] ---
 FPGA_data<1>.D = FLASH_A_DQ<1>.PIN;		"--- [PT=1, FI=1, LVL=1] ---
 FPGA_data<1>.OE = !FLASH_A_G.Q;		"--- [PT=1, FI=1, LVL=1] ---
 FPGA_data<2>.CLK = FPGA_clock.Q;		"--- [PT=1, FI=1, LVL=1] ---
 FPGA_data<2>.D = FLASH_A_DQ<2>.PIN;		"--- [PT=1, FI=1, LVL=1] ---
 FPGA_data<2>.OE = !FLASH_A_G.Q;		"--- [PT=1, FI=1, LVL=1] ---
 FPGA_data<3>.CLK = FPGA_clock.Q;		"--- [PT=1, FI=1, LVL=1] ---
 FPGA_data<3>.D = FLASH_A_DQ<3>.PIN;		"--- [PT=1, FI=1, LVL=1] ---
 FPGA_data<3>.OE = !FLASH_A_G.Q;		"--- [PT=1, FI=1, LVL=1] ---
 FPGA_data<4>.CLK = FPGA_clock.Q;		"--- [PT=1, FI=1, LVL=1] ---
 FPGA_data<4>.D = FLASH_A_DQ<4>.PIN;		"--- [PT=1, FI=1, LVL=1] ---
 FPGA_data<4>.OE = !FLASH_A_G.Q;		"--- [PT=1, FI=1, LVL=1] ---
 FPGA_data<5>.CLK = FPGA_clock.Q;		"--- [PT=1, FI=1, LVL=1] ---
 FPGA_data<5>.D = FLASH_A_DQ<5>.PIN;		"--- [PT=1, FI=1, LVL=1] ---
 FPGA_data<5>.OE = !FLASH_A_G.Q;		"--- [PT=1, FI=1, LVL=1] ---
 FPGA_data<6>.CLK = FPGA_clock.Q;		"--- [PT=1, FI=1, LVL=1] ---
 FPGA_data<6>.D = FLASH_A_DQ<6>.PIN;		"--- [PT=1, FI=1, LVL=1] ---
 FPGA_data<6>.OE = !FLASH_A_G.Q;		"--- [PT=1, FI=1, LVL=1] ---
 FPGA_data<7>.CLK = FPGA_clock.Q;		"--- [PT=1, FI=1, LVL=1] ---
 FPGA_data<7>.D = FLASH_A_DQ<7>.PIN;		"--- [PT=1, FI=1, LVL=1] ---
 FPGA_data<7>.OE = !FLASH_A_G.Q;		"--- [PT=1, FI=1, LVL=1] ---
 FPGA_data<8>.CLK = FPGA_clock.Q;		"--- [PT=1, FI=1, LVL=1] ---
 FPGA_data<8>.D = FLASH_A_DQ<8>.PIN;		"--- [PT=1, FI=1, LVL=1] ---
 FPGA_data<8>.OE = !FLASH_A_G.Q;		"--- [PT=1, FI=1, LVL=1] ---
 FPGA_data<9>.CLK = FPGA_clock.Q;		"--- [PT=1, FI=1, LVL=1] ---
 FPGA_data<9>.D = FLASH_A_DQ<9>.PIN;		"--- [PT=1, FI=1, LVL=1] ---
 FPGA_data<9>.OE = !FLASH_A_G.Q;		"--- [PT=1, FI=1, LVL=1] ---
 LEDs<0> = 0;
 LEDs<1> = 0;
 LEDs<2> = 1;
 LEDs<3> = reboot;		"--- [PT=1, FI=1, LVL=1] ---
 Program_B = 1;
 clk_cnt_i<0>.CLK = CPLD_100MHZ;		"--- [PT=1, FI=1, LVL=1] ---
 clk_cnt_i<0>.T = 1;
END
