###############################################################
#  Generated by:      Cadence First Encounter 08.10-p004_1
#  OS:                Linux x86_64(Host ID localhost.localdomain)
#  Generated on:      Mon Oct  9 18:19:20 2023
#  Command:           timeDesign -postRoute -pathReports -drvReports -slackR...
###############################################################
Path 1: MET Setup Check with Pin alu/\ALU_OUT_reg[1] /CK 
Endpoint:   alu/\ALU_OUT_reg[1] /RN (^) checked with  leading edge of 'GATED_
CLK'
Beginpoint: scan_rst                (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.249
- Setup                         0.381
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.668
- Arrival Time                  4.159
= Slack Time                    5.508
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |           |       |       |  Time   |   Time   | 
     |--------------------------+------------+-----------+-------+-------+---------+----------| 
     |                          | scan_rst ^ |           | 0.000 |       |   0.000 |    5.508 | 
     | rst1mux/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.154 | 0.831 |   0.831 |    6.339 | 
     | rst1mux/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.154 | 0.859 |   1.689 |    7.198 | 
     | rst1mux/U1               | B ^ -> Y ^ | CLKMX2X6M | 1.115 | 0.807 |   2.497 |    8.005 | 
     | FE_OFC0_rst_from_sync1   | A ^ -> Y ^ | BUFX10M   | 0.861 | 0.661 |   3.158 |    8.666 | 
     | FE_OFC1_rst_from_sync1   | A ^ -> Y ^ | CLKBUFX8M | 1.082 | 0.894 |   4.052 |    9.560 | 
     | alu/\ALU_OUT_reg[1]      | RN ^       | SDFFRQX1M | 1.082 | 0.107 |   4.159 |    9.668 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                     |            |            |       |       |  Time   |   Time   | 
     |---------------------+------------+------------+-------+-------+---------+----------| 
     | clkGate/u0          | ECK ^      |            | 0.102 |       |   0.000 |   -5.508 | 
     | gated_clk__L1_I0    | A ^ -> Y v | CLKINVX8M  | 0.059 | 0.068 |   0.068 |   -5.441 | 
     | gated_clk__L2_I0    | A v -> Y v | BUFX24M    | 0.061 | 0.126 |   0.194 |   -5.314 | 
     | gated_clk__L3_I0    | A v -> Y ^ | CLKINVX32M | 0.050 | 0.054 |   0.248 |   -5.260 | 
     | alu/\ALU_OUT_reg[1] | CK ^       | SDFFRQX1M  | 0.050 | 0.000 |   0.249 |   -5.260 | 
     +------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin alu/\A__reg[2] /CK 
Endpoint:   alu/\A__reg[2] /RN (^) checked with  leading edge of 'GATED_CLK'
Beginpoint: scan_rst           (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.249
- Setup                         0.374
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.675
- Arrival Time                  4.159
= Slack Time                    5.517
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |           |       |       |  Time   |   Time   | 
     |--------------------------+------------+-----------+-------+-------+---------+----------| 
     |                          | scan_rst ^ |           | 0.000 |       |   0.000 |    5.517 | 
     | rst1mux/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.154 | 0.831 |   0.831 |    6.347 | 
     | rst1mux/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.154 | 0.859 |   1.689 |    7.206 | 
     | rst1mux/U1               | B ^ -> Y ^ | CLKMX2X6M | 1.115 | 0.807 |   2.497 |    8.013 | 
     | FE_OFC0_rst_from_sync1   | A ^ -> Y ^ | BUFX10M   | 0.861 | 0.661 |   3.158 |    8.675 | 
     | FE_OFC1_rst_from_sync1   | A ^ -> Y ^ | CLKBUFX8M | 1.082 | 0.894 |   4.052 |    9.568 | 
     | alu/\A__reg[2]           | RN ^       | SDFFRQX2M | 1.082 | 0.107 |   4.159 |    9.675 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |     Instance     |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                  |            |            |       |       |  Time   |   Time   | 
     |------------------+------------+------------+-------+-------+---------+----------| 
     | clkGate/u0       | ECK ^      |            | 0.102 |       |   0.000 |   -5.517 | 
     | gated_clk__L1_I0 | A ^ -> Y v | CLKINVX8M  | 0.059 | 0.068 |   0.068 |   -5.449 | 
     | gated_clk__L2_I0 | A v -> Y v | BUFX24M    | 0.061 | 0.126 |   0.194 |   -5.322 | 
     | gated_clk__L3_I0 | A v -> Y ^ | CLKINVX32M | 0.050 | 0.054 |   0.248 |   -5.268 | 
     | alu/\A__reg[2]   | CK ^       | SDFFRQX2M  | 0.050 | 0.001 |   0.249 |   -5.268 | 
     +---------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin alu/OUT_VALID_reg/CK 
Endpoint:   alu/OUT_VALID_reg/RN (^) checked with  leading edge of 'GATED_CLK'
Beginpoint: scan_rst             (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.250
- Setup                         0.374
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.676
- Arrival Time                  4.158
= Slack Time                    5.518
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |           |       |       |  Time   |   Time   | 
     |--------------------------+------------+-----------+-------+-------+---------+----------| 
     |                          | scan_rst ^ |           | 0.000 |       |   0.000 |    5.518 | 
     | rst1mux/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.154 | 0.831 |   0.831 |    6.348 | 
     | rst1mux/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.154 | 0.859 |   1.689 |    7.207 | 
     | rst1mux/U1               | B ^ -> Y ^ | CLKMX2X6M | 1.115 | 0.807 |   2.497 |    8.014 | 
     | FE_OFC0_rst_from_sync1   | A ^ -> Y ^ | BUFX10M   | 0.861 | 0.661 |   3.158 |    8.676 | 
     | FE_OFC1_rst_from_sync1   | A ^ -> Y ^ | CLKBUFX8M | 1.082 | 0.894 |   4.052 |    9.569 | 
     | alu/OUT_VALID_reg        | RN ^       | SDFFRQX2M | 1.082 | 0.107 |   4.158 |    9.676 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                   |            |            |       |       |  Time   |   Time   | 
     |-------------------+------------+------------+-------+-------+---------+----------| 
     | clkGate/u0        | ECK ^      |            | 0.102 |       |   0.000 |   -5.518 | 
     | gated_clk__L1_I0  | A ^ -> Y v | CLKINVX8M  | 0.059 | 0.068 |   0.068 |   -5.450 | 
     | gated_clk__L2_I0  | A v -> Y v | BUFX24M    | 0.061 | 0.126 |   0.194 |   -5.324 | 
     | gated_clk__L3_I0  | A v -> Y ^ | CLKINVX32M | 0.050 | 0.054 |   0.248 |   -5.269 | 
     | alu/OUT_VALID_reg | CK ^       | SDFFRQX2M  | 0.050 | 0.001 |   0.250 |   -5.268 | 
     +----------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin alu/\A__reg[1] /CK 
Endpoint:   alu/\A__reg[1] /RN (^) checked with  leading edge of 'GATED_CLK'
Beginpoint: scan_rst           (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.250
- Setup                         0.374
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.677
- Arrival Time                  4.158
= Slack Time                    5.519
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |           |       |       |  Time   |   Time   | 
     |--------------------------+------------+-----------+-------+-------+---------+----------| 
     |                          | scan_rst ^ |           | 0.000 |       |   0.000 |    5.519 | 
     | rst1mux/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.154 | 0.831 |   0.831 |    6.349 | 
     | rst1mux/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.154 | 0.859 |   1.689 |    7.208 | 
     | rst1mux/U1               | B ^ -> Y ^ | CLKMX2X6M | 1.115 | 0.807 |   2.497 |    8.015 | 
     | FE_OFC0_rst_from_sync1   | A ^ -> Y ^ | BUFX10M   | 0.861 | 0.661 |   3.158 |    8.677 | 
     | FE_OFC1_rst_from_sync1   | A ^ -> Y ^ | CLKBUFX8M | 1.082 | 0.894 |   4.052 |    9.570 | 
     | alu/\A__reg[1]           | RN ^       | SDFFRQX2M | 1.082 | 0.106 |   4.158 |    9.677 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |     Instance     |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                  |            |            |       |       |  Time   |   Time   | 
     |------------------+------------+------------+-------+-------+---------+----------| 
     | clkGate/u0       | ECK ^      |            | 0.102 |       |   0.000 |   -5.519 | 
     | gated_clk__L1_I0 | A ^ -> Y v | CLKINVX8M  | 0.059 | 0.068 |   0.068 |   -5.451 | 
     | gated_clk__L2_I0 | A v -> Y v | BUFX24M    | 0.061 | 0.126 |   0.194 |   -5.324 | 
     | gated_clk__L3_I0 | A v -> Y ^ | CLKINVX32M | 0.050 | 0.054 |   0.248 |   -5.270 | 
     | alu/\A__reg[1]   | CK ^       | SDFFRQX2M  | 0.050 | 0.002 |   0.250 |   -5.268 | 
     +---------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin alu/\A__reg[6] /CK 
Endpoint:   alu/\A__reg[6] /RN (^) checked with  leading edge of 'GATED_CLK'
Beginpoint: scan_rst           (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.250
- Setup                         0.374
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.677
- Arrival Time                  4.157
= Slack Time                    5.519
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |           |       |       |  Time   |   Time   | 
     |--------------------------+------------+-----------+-------+-------+---------+----------| 
     |                          | scan_rst ^ |           | 0.000 |       |   0.000 |    5.519 | 
     | rst1mux/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.154 | 0.831 |   0.831 |    6.350 | 
     | rst1mux/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.154 | 0.859 |   1.689 |    7.209 | 
     | rst1mux/U1               | B ^ -> Y ^ | CLKMX2X6M | 1.115 | 0.807 |   2.497 |    8.016 | 
     | FE_OFC0_rst_from_sync1   | A ^ -> Y ^ | BUFX10M   | 0.861 | 0.661 |   3.158 |    8.677 | 
     | FE_OFC1_rst_from_sync1   | A ^ -> Y ^ | CLKBUFX8M | 1.082 | 0.894 |   4.052 |    9.571 | 
     | alu/\A__reg[6]           | RN ^       | SDFFRQX2M | 1.082 | 0.106 |   4.157 |    9.677 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |     Instance     |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                  |            |            |       |       |  Time   |   Time   | 
     |------------------+------------+------------+-------+-------+---------+----------| 
     | clkGate/u0       | ECK ^      |            | 0.102 |       |   0.000 |   -5.519 | 
     | gated_clk__L1_I0 | A ^ -> Y v | CLKINVX8M  | 0.059 | 0.068 |   0.068 |   -5.452 | 
     | gated_clk__L2_I0 | A v -> Y v | BUFX24M    | 0.061 | 0.126 |   0.194 |   -5.325 | 
     | gated_clk__L3_I0 | A v -> Y ^ | CLKINVX32M | 0.050 | 0.054 |   0.248 |   -5.271 | 
     | alu/\A__reg[6]   | CK ^       | SDFFRQX2M  | 0.050 | 0.002 |   0.250 |   -5.269 | 
     +---------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin alu/\A__reg[5] /CK 
Endpoint:   alu/\A__reg[5] /RN (^) checked with  leading edge of 'GATED_CLK'
Beginpoint: scan_rst           (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.250
- Setup                         0.374
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.677
- Arrival Time                  4.157
= Slack Time                    5.520
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |           |       |       |  Time   |   Time   | 
     |--------------------------+------------+-----------+-------+-------+---------+----------| 
     |                          | scan_rst ^ |           | 0.000 |       |   0.000 |    5.520 | 
     | rst1mux/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.154 | 0.831 |   0.830 |    6.350 | 
     | rst1mux/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.154 | 0.859 |   1.689 |    7.209 | 
     | rst1mux/U1               | B ^ -> Y ^ | CLKMX2X6M | 1.115 | 0.807 |   2.497 |    8.016 | 
     | FE_OFC0_rst_from_sync1   | A ^ -> Y ^ | BUFX10M   | 0.861 | 0.661 |   3.158 |    8.678 | 
     | FE_OFC1_rst_from_sync1   | A ^ -> Y ^ | CLKBUFX8M | 1.082 | 0.894 |   4.052 |    9.572 | 
     | alu/\A__reg[5]           | RN ^       | SDFFRQX2M | 1.082 | 0.105 |   4.157 |    9.677 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |     Instance     |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                  |            |            |       |       |  Time   |   Time   | 
     |------------------+------------+------------+-------+-------+---------+----------| 
     | clkGate/u0       | ECK ^      |            | 0.102 |       |   0.000 |   -5.520 | 
     | gated_clk__L1_I0 | A ^ -> Y v | CLKINVX8M  | 0.059 | 0.068 |   0.068 |   -5.452 | 
     | gated_clk__L2_I0 | A v -> Y v | BUFX24M    | 0.061 | 0.126 |   0.194 |   -5.326 | 
     | gated_clk__L3_I0 | A v -> Y ^ | CLKINVX32M | 0.050 | 0.054 |   0.248 |   -5.271 | 
     | alu/\A__reg[5]   | CK ^       | SDFFRQX2M  | 0.050 | 0.002 |   0.250 |   -5.270 | 
     +---------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin alu/\A__reg[3] /CK 
Endpoint:   alu/\A__reg[3] /RN (^) checked with  leading edge of 'GATED_CLK'
Beginpoint: scan_rst           (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.249
- Setup                         0.374
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.675
- Arrival Time                  4.138
= Slack Time                    5.537
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |           |       |       |  Time   |   Time   | 
     |--------------------------+------------+-----------+-------+-------+---------+----------| 
     |                          | scan_rst ^ |           | 0.000 |       |   0.000 |    5.537 | 
     | rst1mux/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.154 | 0.831 |   0.831 |    6.368 | 
     | rst1mux/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.154 | 0.859 |   1.689 |    7.227 | 
     | rst1mux/U1               | B ^ -> Y ^ | CLKMX2X6M | 1.115 | 0.807 |   2.497 |    8.034 | 
     | FE_OFC0_rst_from_sync1   | A ^ -> Y ^ | BUFX10M   | 0.861 | 0.661 |   3.158 |    8.695 | 
     | FE_OFC1_rst_from_sync1   | A ^ -> Y ^ | CLKBUFX8M | 1.082 | 0.894 |   4.052 |    9.589 | 
     | alu/\A__reg[3]           | RN ^       | SDFFRQX2M | 1.084 | 0.086 |   4.138 |    9.675 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |     Instance     |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                  |            |            |       |       |  Time   |   Time   | 
     |------------------+------------+------------+-------+-------+---------+----------| 
     | clkGate/u0       | ECK ^      |            | 0.102 |       |   0.000 |   -5.537 | 
     | gated_clk__L1_I0 | A ^ -> Y v | CLKINVX8M  | 0.059 | 0.068 |   0.068 |   -5.470 | 
     | gated_clk__L2_I0 | A v -> Y v | BUFX24M    | 0.061 | 0.126 |   0.194 |   -5.343 | 
     | gated_clk__L3_I0 | A v -> Y ^ | CLKINVX32M | 0.050 | 0.054 |   0.248 |   -5.289 | 
     | alu/\A__reg[3]   | CK ^       | SDFFRQX2M  | 0.050 | 0.001 |   0.249 |   -5.288 | 
     +---------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin alu/\A__reg[0] /CK 
Endpoint:   alu/\A__reg[0] /RN (^) checked with  leading edge of 'GATED_CLK'
Beginpoint: scan_rst           (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.251
- Setup                         0.374
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.677
- Arrival Time                  4.138
= Slack Time                    5.538
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |           |       |       |  Time   |   Time   | 
     |--------------------------+------------+-----------+-------+-------+---------+----------| 
     |                          | scan_rst ^ |           | 0.000 |       |   0.000 |    5.538 | 
     | rst1mux/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.154 | 0.831 |   0.830 |    6.369 | 
     | rst1mux/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.154 | 0.859 |   1.689 |    7.227 | 
     | rst1mux/U1               | B ^ -> Y ^ | CLKMX2X6M | 1.115 | 0.807 |   2.496 |    8.035 | 
     | FE_OFC0_rst_from_sync1   | A ^ -> Y ^ | BUFX10M   | 0.861 | 0.661 |   3.158 |    8.696 | 
     | FE_OFC1_rst_from_sync1   | A ^ -> Y ^ | CLKBUFX8M | 1.082 | 0.894 |   4.052 |    9.590 | 
     | alu/\A__reg[0]           | RN ^       | SDFFRQX2M | 1.084 | 0.086 |   4.138 |    9.677 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |     Instance     |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                  |            |            |       |       |  Time   |   Time   | 
     |------------------+------------+------------+-------+-------+---------+----------| 
     | clkGate/u0       | ECK ^      |            | 0.102 |       |   0.000 |   -5.538 | 
     | gated_clk__L1_I0 | A ^ -> Y v | CLKINVX8M  | 0.059 | 0.068 |   0.068 |   -5.471 | 
     | gated_clk__L2_I0 | A v -> Y v | BUFX24M    | 0.061 | 0.126 |   0.194 |   -5.344 | 
     | gated_clk__L3_I1 | A v -> Y ^ | CLKINVX32M | 0.048 | 0.054 |   0.248 |   -5.290 | 
     | alu/\A__reg[0]   | CK ^       | SDFFRQX2M  | 0.048 | 0.002 |   0.251 |   -5.288 | 
     +---------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin alu/\B__reg[1] /CK 
Endpoint:   alu/\B__reg[1] /RN (^) checked with  leading edge of 'GATED_CLK'
Beginpoint: scan_rst           (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.250
- Setup                         0.374
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.677
- Arrival Time                  4.138
= Slack Time                    5.539
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |           |       |       |  Time   |   Time   | 
     |--------------------------+------------+-----------+-------+-------+---------+----------| 
     |                          | scan_rst ^ |           | 0.000 |       |   0.000 |    5.539 | 
     | rst1mux/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.154 | 0.831 |   0.830 |    6.369 | 
     | rst1mux/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.154 | 0.859 |   1.689 |    7.228 | 
     | rst1mux/U1               | B ^ -> Y ^ | CLKMX2X6M | 1.115 | 0.807 |   2.496 |    8.035 | 
     | FE_OFC0_rst_from_sync1   | A ^ -> Y ^ | BUFX10M   | 0.861 | 0.661 |   3.158 |    8.697 | 
     | FE_OFC1_rst_from_sync1   | A ^ -> Y ^ | CLKBUFX8M | 1.082 | 0.894 |   4.052 |    9.590 | 
     | alu/\B__reg[1]           | RN ^       | SDFFRQX2M | 1.084 | 0.086 |   4.138 |    9.677 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |     Instance     |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                  |            |            |       |       |  Time   |   Time   | 
     |------------------+------------+------------+-------+-------+---------+----------| 
     | clkGate/u0       | ECK ^      |            | 0.102 |       |   0.000 |   -5.539 | 
     | gated_clk__L1_I0 | A ^ -> Y v | CLKINVX8M  | 0.059 | 0.068 |   0.068 |   -5.471 | 
     | gated_clk__L2_I0 | A v -> Y v | BUFX24M    | 0.061 | 0.126 |   0.194 |   -5.344 | 
     | gated_clk__L3_I0 | A v -> Y ^ | CLKINVX32M | 0.050 | 0.054 |   0.249 |   -5.290 | 
     | alu/\B__reg[1]   | CK ^       | SDFFRQX2M  | 0.050 | 0.002 |   0.251 |   -5.288 | 
     +---------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin alu/\ALU_OUT_reg[4] /CK 
Endpoint:   alu/\ALU_OUT_reg[4] /RN (^) checked with  leading edge of 'GATED_
CLK'
Beginpoint: scan_rst                (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.251
- Setup                         0.382
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.668
- Arrival Time                  4.121
= Slack Time                    5.547
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |           |       |       |  Time   |   Time   | 
     |--------------------------+------------+-----------+-------+-------+---------+----------| 
     |                          | scan_rst ^ |           | 0.000 |       |   0.000 |    5.547 | 
     | rst1mux/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.154 | 0.831 |   0.830 |    6.378 | 
     | rst1mux/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.154 | 0.859 |   1.689 |    7.237 | 
     | rst1mux/U1               | B ^ -> Y ^ | CLKMX2X6M | 1.115 | 0.807 |   2.497 |    8.044 | 
     | FE_OFC0_rst_from_sync1   | A ^ -> Y ^ | BUFX10M   | 0.861 | 0.661 |   3.158 |    8.705 | 
     | FE_OFC1_rst_from_sync1   | A ^ -> Y ^ | CLKBUFX8M | 1.082 | 0.894 |   4.052 |    9.599 | 
     | alu/\ALU_OUT_reg[4]      | RN ^       | SDFFRQX1M | 1.086 | 0.069 |   4.121 |    9.668 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                     |            |            |       |       |  Time   |   Time   | 
     |---------------------+------------+------------+-------+-------+---------+----------| 
     | clkGate/u0          | ECK ^      |            | 0.102 |       |   0.000 |   -5.547 | 
     | gated_clk__L1_I0    | A ^ -> Y v | CLKINVX8M  | 0.059 | 0.068 |   0.068 |   -5.480 | 
     | gated_clk__L2_I0    | A v -> Y v | BUFX24M    | 0.061 | 0.126 |   0.194 |   -5.353 | 
     | gated_clk__L3_I1    | A v -> Y ^ | CLKINVX32M | 0.048 | 0.054 |   0.249 |   -5.299 | 
     | alu/\ALU_OUT_reg[4] | CK ^       | SDFFRQX1M  | 0.048 | 0.002 |   0.251 |   -5.297 | 
     +------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin alu/\ALU_OUT_reg[5] /CK 
Endpoint:   alu/\ALU_OUT_reg[5] /RN (^) checked with  leading edge of 'GATED_
CLK'
Beginpoint: scan_rst                (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.251
- Setup                         0.374
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.676
- Arrival Time                  4.120
= Slack Time                    5.556
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |           |       |       |  Time   |   Time   | 
     |--------------------------+------------+-----------+-------+-------+---------+----------| 
     |                          | scan_rst ^ |           | 0.000 |       |   0.000 |    5.556 | 
     | rst1mux/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.154 | 0.831 |   0.830 |    6.387 | 
     | rst1mux/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.154 | 0.859 |   1.689 |    7.245 | 
     | rst1mux/U1               | B ^ -> Y ^ | CLKMX2X6M | 1.115 | 0.807 |   2.496 |    8.053 | 
     | FE_OFC0_rst_from_sync1   | A ^ -> Y ^ | BUFX10M   | 0.861 | 0.661 |   3.158 |    8.714 | 
     | FE_OFC1_rst_from_sync1   | A ^ -> Y ^ | CLKBUFX8M | 1.082 | 0.894 |   4.052 |    9.608 | 
     | alu/\ALU_OUT_reg[5]      | RN ^       | SDFFRQX2M | 1.086 | 0.068 |   4.120 |    9.676 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                     |            |            |       |       |  Time   |   Time   | 
     |---------------------+------------+------------+-------+-------+---------+----------| 
     | clkGate/u0          | ECK ^      |            | 0.102 |       |   0.000 |   -5.556 | 
     | gated_clk__L1_I0    | A ^ -> Y v | CLKINVX8M  | 0.059 | 0.068 |   0.068 |   -5.489 | 
     | gated_clk__L2_I0    | A v -> Y v | BUFX24M    | 0.061 | 0.126 |   0.194 |   -5.362 | 
     | gated_clk__L3_I1    | A v -> Y ^ | CLKINVX32M | 0.048 | 0.054 |   0.248 |   -5.308 | 
     | alu/\ALU_OUT_reg[5] | CK ^       | SDFFRQX2M  | 0.048 | 0.002 |   0.251 |   -5.306 | 
     +------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin alu/\A__reg[4] /CK 
Endpoint:   alu/\A__reg[4] /RN (^) checked with  leading edge of 'GATED_CLK'
Beginpoint: scan_rst           (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.250
- Setup                         0.382
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.668
- Arrival Time                  4.109
= Slack Time                    5.560
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |           |       |       |  Time   |   Time   | 
     |--------------------------+------------+-----------+-------+-------+---------+----------| 
     |                          | scan_rst ^ |           | 0.000 |       |   0.000 |    5.560 | 
     | rst1mux/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.154 | 0.831 |   0.831 |    6.390 | 
     | rst1mux/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.154 | 0.859 |   1.689 |    7.249 | 
     | rst1mux/U1               | B ^ -> Y ^ | CLKMX2X6M | 1.115 | 0.807 |   2.497 |    8.056 | 
     | FE_OFC0_rst_from_sync1   | A ^ -> Y ^ | BUFX10M   | 0.861 | 0.661 |   3.158 |    8.718 | 
     | FE_OFC1_rst_from_sync1   | A ^ -> Y ^ | CLKBUFX8M | 1.082 | 0.894 |   4.052 |    9.611 | 
     | alu/\A__reg[4]           | RN ^       | SDFFRQX1M | 1.086 | 0.057 |   4.109 |    9.668 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |     Instance     |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                  |            |            |       |       |  Time   |   Time   | 
     |------------------+------------+------------+-------+-------+---------+----------| 
     | clkGate/u0       | ECK ^      |            | 0.102 |       |   0.000 |   -5.560 | 
     | gated_clk__L1_I0 | A ^ -> Y v | CLKINVX8M  | 0.059 | 0.068 |   0.068 |   -5.492 | 
     | gated_clk__L2_I0 | A v -> Y v | BUFX24M    | 0.061 | 0.126 |   0.194 |   -5.366 | 
     | gated_clk__L3_I1 | A v -> Y ^ | CLKINVX32M | 0.048 | 0.054 |   0.248 |   -5.311 | 
     | alu/\A__reg[4]   | CK ^       | SDFFRQX1M  | 0.048 | 0.002 |   0.250 |   -5.309 | 
     +---------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin alu/\ALU_OUT_reg[15] /CK 
Endpoint:   alu/\ALU_OUT_reg[15] /RN (^) checked with  leading edge of 'GATED_
CLK'
Beginpoint: scan_rst                 (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.250
- Setup                         0.374
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.676
- Arrival Time                  4.107
= Slack Time                    5.569
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |           |       |       |  Time   |   Time   | 
     |--------------------------+------------+-----------+-------+-------+---------+----------| 
     |                          | scan_rst ^ |           | 0.000 |       |   0.000 |    5.569 | 
     | rst1mux/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.154 | 0.831 |   0.831 |    6.399 | 
     | rst1mux/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.154 | 0.859 |   1.689 |    7.258 | 
     | rst1mux/U1               | B ^ -> Y ^ | CLKMX2X6M | 1.115 | 0.807 |   2.497 |    8.065 | 
     | FE_OFC0_rst_from_sync1   | A ^ -> Y ^ | BUFX10M   | 0.861 | 0.661 |   3.158 |    8.727 | 
     | FE_OFC1_rst_from_sync1   | A ^ -> Y ^ | CLKBUFX8M | 1.082 | 0.894 |   4.052 |    9.621 | 
     | alu/\ALU_OUT_reg[15]     | RN ^       | SDFFRQX2M | 1.085 | 0.056 |   4.107 |    9.676 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |            |       |       |  Time   |   Time   | 
     |----------------------+------------+------------+-------+-------+---------+----------| 
     | clkGate/u0           | ECK ^      |            | 0.102 |       |   0.000 |   -5.569 | 
     | gated_clk__L1_I0     | A ^ -> Y v | CLKINVX8M  | 0.059 | 0.068 |   0.068 |   -5.501 | 
     | gated_clk__L2_I0     | A v -> Y v | BUFX24M    | 0.061 | 0.126 |   0.194 |   -5.375 | 
     | gated_clk__L3_I1     | A v -> Y ^ | CLKINVX32M | 0.048 | 0.054 |   0.248 |   -5.320 | 
     | alu/\ALU_OUT_reg[15] | CK ^       | SDFFRQX2M  | 0.048 | 0.002 |   0.250 |   -5.319 | 
     +-------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin alu/\ALU_OUT_reg[6] /CK 
Endpoint:   alu/\ALU_OUT_reg[6] /RN (^) checked with  leading edge of 'GATED_
CLK'
Beginpoint: scan_rst                (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.250
- Setup                         0.374
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.676
- Arrival Time                  4.107
= Slack Time                    5.569
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |           |       |       |  Time   |   Time   | 
     |--------------------------+------------+-----------+-------+-------+---------+----------| 
     |                          | scan_rst ^ |           | 0.000 |       |   0.000 |    5.569 | 
     | rst1mux/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.154 | 0.831 |   0.831 |    6.400 | 
     | rst1mux/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.154 | 0.859 |   1.689 |    7.258 | 
     | rst1mux/U1               | B ^ -> Y ^ | CLKMX2X6M | 1.115 | 0.807 |   2.497 |    8.066 | 
     | FE_OFC0_rst_from_sync1   | A ^ -> Y ^ | BUFX10M   | 0.861 | 0.661 |   3.158 |    8.727 | 
     | FE_OFC1_rst_from_sync1   | A ^ -> Y ^ | CLKBUFX8M | 1.082 | 0.894 |   4.052 |    9.621 | 
     | alu/\ALU_OUT_reg[6]      | RN ^       | SDFFRQX2M | 1.085 | 0.055 |   4.107 |    9.676 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                     |            |            |       |       |  Time   |   Time   | 
     |---------------------+------------+------------+-------+-------+---------+----------| 
     | clkGate/u0          | ECK ^      |            | 0.102 |       |   0.000 |   -5.569 | 
     | gated_clk__L1_I0    | A ^ -> Y v | CLKINVX8M  | 0.059 | 0.068 |   0.068 |   -5.502 | 
     | gated_clk__L2_I0    | A v -> Y v | BUFX24M    | 0.061 | 0.126 |   0.194 |   -5.375 | 
     | gated_clk__L3_I1    | A v -> Y ^ | CLKINVX32M | 0.048 | 0.054 |   0.248 |   -5.321 | 
     | alu/\ALU_OUT_reg[6] | CK ^       | SDFFRQX2M  | 0.048 | 0.002 |   0.250 |   -5.319 | 
     +------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin alu/\ALU_OUT_reg[9] /CK 
Endpoint:   alu/\ALU_OUT_reg[9] /RN (^) checked with  leading edge of 'GATED_
CLK'
Beginpoint: scan_rst                (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.250
- Setup                         0.374
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.676
- Arrival Time                  4.105
= Slack Time                    5.571
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |           |       |       |  Time   |   Time   | 
     |--------------------------+------------+-----------+-------+-------+---------+----------| 
     |                          | scan_rst ^ |           | 0.000 |       |   0.000 |    5.571 | 
     | rst1mux/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.154 | 0.831 |   0.831 |    6.401 | 
     | rst1mux/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.154 | 0.859 |   1.689 |    7.260 | 
     | rst1mux/U1               | B ^ -> Y ^ | CLKMX2X6M | 1.115 | 0.807 |   2.497 |    8.067 | 
     | FE_OFC0_rst_from_sync1   | A ^ -> Y ^ | BUFX10M   | 0.861 | 0.661 |   3.158 |    8.729 | 
     | FE_OFC1_rst_from_sync1   | A ^ -> Y ^ | CLKBUFX8M | 1.082 | 0.894 |   4.052 |    9.622 | 
     | alu/\ALU_OUT_reg[9]      | RN ^       | SDFFRQX2M | 1.085 | 0.054 |   4.105 |    9.676 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                     |            |            |       |       |  Time   |   Time   | 
     |---------------------+------------+------------+-------+-------+---------+----------| 
     | clkGate/u0          | ECK ^      |            | 0.102 |       |   0.000 |   -5.571 | 
     | gated_clk__L1_I0    | A ^ -> Y v | CLKINVX8M  | 0.059 | 0.068 |   0.068 |   -5.503 | 
     | gated_clk__L2_I0    | A v -> Y v | BUFX24M    | 0.061 | 0.126 |   0.194 |   -5.376 | 
     | gated_clk__L3_I1    | A v -> Y ^ | CLKINVX32M | 0.048 | 0.054 |   0.249 |   -5.322 | 
     | alu/\ALU_OUT_reg[9] | CK ^       | SDFFRQX2M  | 0.048 | 0.002 |   0.250 |   -5.320 | 
     +------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin alu/\ALU_OUT_reg[7] /CK 
Endpoint:   alu/\ALU_OUT_reg[7] /RN (^) checked with  leading edge of 'GATED_
CLK'
Beginpoint: scan_rst                (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.250
- Setup                         0.374
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.676
- Arrival Time                  4.103
= Slack Time                    5.573
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |           |       |       |  Time   |   Time   | 
     |--------------------------+------------+-----------+-------+-------+---------+----------| 
     |                          | scan_rst ^ |           | 0.000 |       |   0.000 |    5.573 | 
     | rst1mux/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.154 | 0.831 |   0.831 |    6.403 | 
     | rst1mux/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.154 | 0.859 |   1.689 |    7.262 | 
     | rst1mux/U1               | B ^ -> Y ^ | CLKMX2X6M | 1.115 | 0.807 |   2.497 |    8.069 | 
     | FE_OFC0_rst_from_sync1   | A ^ -> Y ^ | BUFX10M   | 0.861 | 0.661 |   3.158 |    8.731 | 
     | FE_OFC1_rst_from_sync1   | A ^ -> Y ^ | CLKBUFX8M | 1.082 | 0.894 |   4.052 |    9.624 | 
     | alu/\ALU_OUT_reg[7]      | RN ^       | SDFFRQX2M | 1.085 | 0.051 |   4.103 |    9.676 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                     |            |            |       |       |  Time   |   Time   | 
     |---------------------+------------+------------+-------+-------+---------+----------| 
     | clkGate/u0          | ECK ^      |            | 0.102 |       |   0.000 |   -5.573 | 
     | gated_clk__L1_I0    | A ^ -> Y v | CLKINVX8M  | 0.059 | 0.068 |   0.068 |   -5.505 | 
     | gated_clk__L2_I0    | A v -> Y v | BUFX24M    | 0.061 | 0.126 |   0.194 |   -5.378 | 
     | gated_clk__L3_I1    | A v -> Y ^ | CLKINVX32M | 0.048 | 0.054 |   0.248 |   -5.324 | 
     | alu/\ALU_OUT_reg[7] | CK ^       | SDFFRQX2M  | 0.048 | 0.002 |   0.250 |   -5.323 | 
     +------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin alu/\ALU_OUT_reg[2] /CK 
Endpoint:   alu/\ALU_OUT_reg[2] /RN (^) checked with  leading edge of 'GATED_
CLK'
Beginpoint: scan_rst                (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.249
- Setup                         0.374
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.675
- Arrival Time                  4.100
= Slack Time                    5.575
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |           |       |       |  Time   |   Time   | 
     |--------------------------+------------+-----------+-------+-------+---------+----------| 
     |                          | scan_rst ^ |           | 0.000 |       |   0.000 |    5.574 | 
     | rst1mux/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.154 | 0.831 |   0.830 |    6.405 | 
     | rst1mux/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.154 | 0.859 |   1.689 |    7.264 | 
     | rst1mux/U1               | B ^ -> Y ^ | CLKMX2X6M | 1.115 | 0.807 |   2.496 |    8.071 | 
     | FE_OFC0_rst_from_sync1   | A ^ -> Y ^ | BUFX10M   | 0.861 | 0.661 |   3.158 |    8.732 | 
     | FE_OFC1_rst_from_sync1   | A ^ -> Y ^ | CLKBUFX8M | 1.082 | 0.894 |   4.052 |    9.626 | 
     | alu/\ALU_OUT_reg[2]      | RN ^       | SDFFRQX2M | 1.084 | 0.049 |   4.100 |    9.675 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                     |            |            |       |       |  Time   |   Time   | 
     |---------------------+------------+------------+-------+-------+---------+----------| 
     | clkGate/u0          | ECK ^      |            | 0.102 |       |   0.000 |   -5.575 | 
     | gated_clk__L1_I0    | A ^ -> Y v | CLKINVX8M  | 0.059 | 0.068 |   0.068 |   -5.507 | 
     | gated_clk__L2_I0    | A v -> Y v | BUFX24M    | 0.061 | 0.126 |   0.194 |   -5.380 | 
     | gated_clk__L3_I1    | A v -> Y ^ | CLKINVX32M | 0.048 | 0.054 |   0.248 |   -5.326 | 
     | alu/\ALU_OUT_reg[2] | CK ^       | SDFFRQX2M  | 0.048 | 0.000 |   0.249 |   -5.326 | 
     +------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin alu/\ALU_OUT_reg[3] /CK 
Endpoint:   alu/\ALU_OUT_reg[3] /RN (^) checked with  leading edge of 'GATED_
CLK'
Beginpoint: scan_rst                (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.249
- Setup                         0.374
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.675
- Arrival Time                  4.100
= Slack Time                    5.575
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |           |       |       |  Time   |   Time   | 
     |--------------------------+------------+-----------+-------+-------+---------+----------| 
     |                          | scan_rst ^ |           | 0.000 |       |   0.000 |    5.575 | 
     | rst1mux/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.154 | 0.831 |   0.830 |    6.405 | 
     | rst1mux/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.154 | 0.859 |   1.689 |    7.264 | 
     | rst1mux/U1               | B ^ -> Y ^ | CLKMX2X6M | 1.115 | 0.807 |   2.496 |    8.071 | 
     | FE_OFC0_rst_from_sync1   | A ^ -> Y ^ | BUFX10M   | 0.861 | 0.661 |   3.158 |    8.733 | 
     | FE_OFC1_rst_from_sync1   | A ^ -> Y ^ | CLKBUFX8M | 1.082 | 0.894 |   4.052 |    9.627 | 
     | alu/\ALU_OUT_reg[3]      | RN ^       | SDFFRQX2M | 1.084 | 0.049 |   4.100 |    9.675 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                     |            |            |       |       |  Time   |   Time   | 
     |---------------------+------------+------------+-------+-------+---------+----------| 
     | clkGate/u0          | ECK ^      |            | 0.102 |       |   0.000 |   -5.575 | 
     | gated_clk__L1_I0    | A ^ -> Y v | CLKINVX8M  | 0.059 | 0.068 |   0.068 |   -5.507 | 
     | gated_clk__L2_I0    | A v -> Y v | BUFX24M    | 0.061 | 0.126 |   0.194 |   -5.381 | 
     | gated_clk__L3_I1    | A v -> Y ^ | CLKINVX32M | 0.048 | 0.054 |   0.248 |   -5.326 | 
     | alu/\ALU_OUT_reg[3] | CK ^       | SDFFRQX2M  | 0.048 | 0.001 |   0.249 |   -5.326 | 
     +------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin alu/\ALU_OUT_reg[8] /CK 
Endpoint:   alu/\ALU_OUT_reg[8] /RN (^) checked with  leading edge of 'GATED_
CLK'
Beginpoint: scan_rst                (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.250
- Setup                         0.374
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.676
- Arrival Time                  4.095
= Slack Time                    5.580
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |           |       |       |  Time   |   Time   | 
     |--------------------------+------------+-----------+-------+-------+---------+----------| 
     |                          | scan_rst ^ |           | 0.000 |       |   0.000 |    5.580 | 
     | rst1mux/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.154 | 0.831 |   0.830 |    6.411 | 
     | rst1mux/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.154 | 0.859 |   1.689 |    7.269 | 
     | rst1mux/U1               | B ^ -> Y ^ | CLKMX2X6M | 1.115 | 0.807 |   2.496 |    8.077 | 
     | FE_OFC0_rst_from_sync1   | A ^ -> Y ^ | BUFX10M   | 0.861 | 0.661 |   3.158 |    8.738 | 
     | FE_OFC1_rst_from_sync1   | A ^ -> Y ^ | CLKBUFX8M | 1.082 | 0.894 |   4.052 |    9.632 | 
     | alu/\ALU_OUT_reg[8]      | RN ^       | SDFFRQX2M | 1.084 | 0.043 |   4.095 |    9.676 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                     |            |            |       |       |  Time   |   Time   | 
     |---------------------+------------+------------+-------+-------+---------+----------| 
     | clkGate/u0          | ECK ^      |            | 0.102 |       |   0.000 |   -5.580 | 
     | gated_clk__L1_I0    | A ^ -> Y v | CLKINVX8M  | 0.059 | 0.068 |   0.068 |   -5.513 | 
     | gated_clk__L2_I0    | A v -> Y v | BUFX24M    | 0.061 | 0.126 |   0.194 |   -5.386 | 
     | gated_clk__L3_I1    | A v -> Y ^ | CLKINVX32M | 0.048 | 0.054 |   0.249 |   -5.332 | 
     | alu/\ALU_OUT_reg[8] | CK ^       | SDFFRQX2M  | 0.048 | 0.001 |   0.250 |   -5.331 | 
     +------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin alu/\ALU_OUT_reg[10] /CK 
Endpoint:   alu/\ALU_OUT_reg[10] /RN (^) checked with  leading edge of 'GATED_
CLK'
Beginpoint: scan_rst                 (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.250
- Setup                         0.374
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.676
- Arrival Time                  4.091
= Slack Time                    5.585
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |           |       |       |  Time   |   Time   | 
     |--------------------------+------------+-----------+-------+-------+---------+----------| 
     |                          | scan_rst ^ |           | 0.000 |       |   0.000 |    5.585 | 
     | rst1mux/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.154 | 0.831 |   0.831 |    6.416 | 
     | rst1mux/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.154 | 0.859 |   1.689 |    7.274 | 
     | rst1mux/U1               | B ^ -> Y ^ | CLKMX2X6M | 1.115 | 0.807 |   2.497 |    8.082 | 
     | FE_OFC0_rst_from_sync1   | A ^ -> Y ^ | BUFX10M   | 0.861 | 0.661 |   3.158 |    8.743 | 
     | FE_OFC1_rst_from_sync1   | A ^ -> Y ^ | CLKBUFX8M | 1.082 | 0.894 |   4.052 |    9.637 | 
     | alu/\ALU_OUT_reg[10]     | RN ^       | SDFFRQX2M | 1.083 | 0.039 |   4.091 |    9.676 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |            |       |       |  Time   |   Time   | 
     |----------------------+------------+------------+-------+-------+---------+----------| 
     | clkGate/u0           | ECK ^      |            | 0.102 |       |   0.000 |   -5.585 | 
     | gated_clk__L1_I0     | A ^ -> Y v | CLKINVX8M  | 0.059 | 0.068 |   0.068 |   -5.517 | 
     | gated_clk__L2_I0     | A v -> Y v | BUFX24M    | 0.061 | 0.126 |   0.194 |   -5.391 | 
     | gated_clk__L3_I1     | A v -> Y ^ | CLKINVX32M | 0.048 | 0.054 |   0.248 |   -5.337 | 
     | alu/\ALU_OUT_reg[10] | CK ^       | SDFFRQX2M  | 0.048 | 0.001 |   0.250 |   -5.335 | 
     +-------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin alu/\ALU_OUT_reg[12] /CK 
Endpoint:   alu/\ALU_OUT_reg[12] /RN (^) checked with  leading edge of 'GATED_
CLK'
Beginpoint: scan_rst                 (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.250
- Setup                         0.374
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.676
- Arrival Time                  4.084
= Slack Time                    5.591
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |           |       |       |  Time   |   Time   | 
     |--------------------------+------------+-----------+-------+-------+---------+----------| 
     |                          | scan_rst ^ |           | 0.000 |       |   0.000 |    5.591 | 
     | rst1mux/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.154 | 0.831 |   0.831 |    6.422 | 
     | rst1mux/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.154 | 0.859 |   1.689 |    7.281 | 
     | rst1mux/U1               | B ^ -> Y ^ | CLKMX2X6M | 1.115 | 0.807 |   2.497 |    8.088 | 
     | FE_OFC0_rst_from_sync1   | A ^ -> Y ^ | BUFX10M   | 0.861 | 0.661 |   3.158 |    8.749 | 
     | FE_OFC1_rst_from_sync1   | A ^ -> Y ^ | CLKBUFX8M | 1.082 | 0.894 |   4.052 |    9.643 | 
     | alu/\ALU_OUT_reg[12]     | RN ^       | SDFFRQX2M | 1.083 | 0.033 |   4.084 |    9.676 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |            |       |       |  Time   |   Time   | 
     |----------------------+------------+------------+-------+-------+---------+----------| 
     | clkGate/u0           | ECK ^      |            | 0.102 |       |   0.000 |   -5.591 | 
     | gated_clk__L1_I0     | A ^ -> Y v | CLKINVX8M  | 0.059 | 0.068 |   0.068 |   -5.524 | 
     | gated_clk__L2_I0     | A v -> Y v | BUFX24M    | 0.061 | 0.126 |   0.194 |   -5.397 | 
     | gated_clk__L3_I1     | A v -> Y ^ | CLKINVX32M | 0.048 | 0.054 |   0.248 |   -5.343 | 
     | alu/\ALU_OUT_reg[12] | CK ^       | SDFFRQX2M  | 0.048 | 0.001 |   0.250 |   -5.342 | 
     +-------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin alu/\ALU_OUT_reg[11] /CK 
Endpoint:   alu/\ALU_OUT_reg[11] /RN (^) checked with  leading edge of 'GATED_
CLK'
Beginpoint: scan_rst                 (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.250
- Setup                         0.374
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.676
- Arrival Time                  4.082
= Slack Time                    5.594
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |           |       |       |  Time   |   Time   | 
     |--------------------------+------------+-----------+-------+-------+---------+----------| 
     |                          | scan_rst ^ |           | 0.000 |       |   0.000 |    5.594 | 
     | rst1mux/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.154 | 0.831 |   0.831 |    6.424 | 
     | rst1mux/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.154 | 0.859 |   1.689 |    7.283 | 
     | rst1mux/U1               | B ^ -> Y ^ | CLKMX2X6M | 1.115 | 0.807 |   2.497 |    8.090 | 
     | FE_OFC0_rst_from_sync1   | A ^ -> Y ^ | BUFX10M   | 0.861 | 0.661 |   3.158 |    8.752 | 
     | FE_OFC1_rst_from_sync1   | A ^ -> Y ^ | CLKBUFX8M | 1.082 | 0.894 |   4.052 |    9.646 | 
     | alu/\ALU_OUT_reg[11]     | RN ^       | SDFFRQX2M | 1.083 | 0.030 |   4.082 |    9.676 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |            |       |       |  Time   |   Time   | 
     |----------------------+------------+------------+-------+-------+---------+----------| 
     | clkGate/u0           | ECK ^      |            | 0.102 |       |   0.000 |   -5.594 | 
     | gated_clk__L1_I0     | A ^ -> Y v | CLKINVX8M  | 0.059 | 0.068 |   0.068 |   -5.526 | 
     | gated_clk__L2_I0     | A v -> Y v | BUFX24M    | 0.061 | 0.126 |   0.194 |   -5.400 | 
     | gated_clk__L3_I1     | A v -> Y ^ | CLKINVX32M | 0.048 | 0.054 |   0.248 |   -5.345 | 
     | alu/\ALU_OUT_reg[11] | CK ^       | SDFFRQX2M  | 0.048 | 0.001 |   0.250 |   -5.344 | 
     +-------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin alu/\ALU_OUT_reg[13] /CK 
Endpoint:   alu/\ALU_OUT_reg[13] /RN (^) checked with  leading edge of 'GATED_
CLK'
Beginpoint: scan_rst                 (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.250
- Setup                         0.374
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.676
- Arrival Time                  4.080
= Slack Time                    5.597
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |           |       |       |  Time   |   Time   | 
     |--------------------------+------------+-----------+-------+-------+---------+----------| 
     |                          | scan_rst ^ |           | 0.000 |       |   0.000 |    5.597 | 
     | rst1mux/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.154 | 0.831 |   0.831 |    6.427 | 
     | rst1mux/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.154 | 0.859 |   1.689 |    7.286 | 
     | rst1mux/U1               | B ^ -> Y ^ | CLKMX2X6M | 1.115 | 0.807 |   2.497 |    8.093 | 
     | FE_OFC0_rst_from_sync1   | A ^ -> Y ^ | BUFX10M   | 0.861 | 0.661 |   3.158 |    8.754 | 
     | FE_OFC1_rst_from_sync1   | A ^ -> Y ^ | CLKBUFX8M | 1.082 | 0.894 |   4.052 |    9.648 | 
     | alu/\ALU_OUT_reg[13]     | RN ^       | SDFFRQX2M | 1.083 | 0.028 |   4.080 |    9.676 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |            |       |       |  Time   |   Time   | 
     |----------------------+------------+------------+-------+-------+---------+----------| 
     | clkGate/u0           | ECK ^      |            | 0.102 |       |   0.000 |   -5.596 | 
     | gated_clk__L1_I0     | A ^ -> Y v | CLKINVX8M  | 0.059 | 0.068 |   0.068 |   -5.529 | 
     | gated_clk__L2_I0     | A v -> Y v | BUFX24M    | 0.061 | 0.126 |   0.194 |   -5.402 | 
     | gated_clk__L3_I1     | A v -> Y ^ | CLKINVX32M | 0.048 | 0.054 |   0.249 |   -5.348 | 
     | alu/\ALU_OUT_reg[13] | CK ^       | SDFFRQX2M  | 0.048 | 0.002 |   0.250 |   -5.346 | 
     +-------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin alu/\ALU_OUT_reg[14] /CK 
Endpoint:   alu/\ALU_OUT_reg[14] /RN (^) checked with  leading edge of 'GATED_
CLK'
Beginpoint: scan_rst                 (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.250
- Setup                         0.374
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.676
- Arrival Time                  4.073
= Slack Time                    5.603
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |           |       |       |  Time   |   Time   | 
     |--------------------------+------------+-----------+-------+-------+---------+----------| 
     |                          | scan_rst ^ |           | 0.000 |       |   0.000 |    5.603 | 
     | rst1mux/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.154 | 0.831 |   0.830 |    6.434 | 
     | rst1mux/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.154 | 0.859 |   1.689 |    7.292 | 
     | rst1mux/U1               | B ^ -> Y ^ | CLKMX2X6M | 1.115 | 0.807 |   2.497 |    8.100 | 
     | FE_OFC0_rst_from_sync1   | A ^ -> Y ^ | BUFX10M   | 0.861 | 0.661 |   3.158 |    8.761 | 
     | FE_OFC1_rst_from_sync1   | A ^ -> Y ^ | CLKBUFX8M | 1.082 | 0.894 |   4.052 |    9.655 | 
     | alu/\ALU_OUT_reg[14]     | RN ^       | SDFFRQX2M | 1.083 | 0.021 |   4.073 |    9.676 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |            |       |       |  Time   |   Time   | 
     |----------------------+------------+------------+-------+-------+---------+----------| 
     | clkGate/u0           | ECK ^      |            | 0.102 |       |   0.000 |   -5.603 | 
     | gated_clk__L1_I0     | A ^ -> Y v | CLKINVX8M  | 0.059 | 0.068 |   0.068 |   -5.535 | 
     | gated_clk__L2_I0     | A v -> Y v | BUFX24M    | 0.061 | 0.126 |   0.194 |   -5.409 | 
     | gated_clk__L3_I1     | A v -> Y ^ | CLKINVX32M | 0.048 | 0.054 |   0.248 |   -5.355 | 
     | alu/\ALU_OUT_reg[14] | CK ^       | SDFFRQX2M  | 0.048 | 0.002 |   0.250 |   -5.353 | 
     +-------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin alu/\A__reg[7] /CK 
Endpoint:   alu/\A__reg[7] /RN (^) checked with  leading edge of 'GATED_CLK'
Beginpoint: scan_rst           (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.249
- Setup                         0.105
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.944
- Arrival Time                  4.158
= Slack Time                    5.786
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |            |       |       |  Time   |   Time   | 
     |--------------------------+------------+------------+-------+-------+---------+----------| 
     |                          | scan_rst ^ |            | 0.000 |       |   0.000 |    5.786 | 
     | rst1mux/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M    | 0.154 | 0.831 |   0.831 |    6.617 | 
     | rst1mux/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M    | 0.154 | 0.859 |   1.689 |    7.475 | 
     | rst1mux/U1               | B ^ -> Y ^ | CLKMX2X6M  | 1.115 | 0.807 |   2.497 |    8.283 | 
     | FE_OFC0_rst_from_sync1   | A ^ -> Y ^ | BUFX10M    | 0.861 | 0.661 |   3.158 |    8.944 | 
     | FE_OFC1_rst_from_sync1   | A ^ -> Y ^ | CLKBUFX8M  | 1.082 | 0.894 |   4.052 |    9.838 | 
     | alu/\A__reg[7]           | RN ^       | SDFFRHQX8M | 1.082 | 0.107 |   4.158 |    9.944 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |     Instance     |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                  |            |            |       |       |  Time   |   Time   | 
     |------------------+------------+------------+-------+-------+---------+----------| 
     | clkGate/u0       | ECK ^      |            | 0.102 |       |   0.000 |   -5.786 | 
     | gated_clk__L1_I0 | A ^ -> Y v | CLKINVX8M  | 0.059 | 0.068 |   0.068 |   -5.718 | 
     | gated_clk__L2_I0 | A v -> Y v | BUFX24M    | 0.061 | 0.126 |   0.194 |   -5.592 | 
     | gated_clk__L3_I0 | A v -> Y ^ | CLKINVX32M | 0.050 | 0.054 |   0.248 |   -5.538 | 
     | alu/\A__reg[7]   | CK ^       | SDFFRHQX8M | 0.050 | 0.001 |   0.249 |   -5.537 | 
     +---------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin alu/\B__reg[7] /CK 
Endpoint:   alu/\B__reg[7] /RN (^) checked with  leading edge of 'GATED_CLK'
Beginpoint: scan_rst           (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.250
- Setup                         0.088
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.962
- Arrival Time                  4.158
= Slack Time                    5.804
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |            |       |       |  Time   |   Time   | 
     |--------------------------+------------+------------+-------+-------+---------+----------| 
     |                          | scan_rst ^ |            | 0.000 |       |   0.000 |    5.804 | 
     | rst1mux/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M    | 0.154 | 0.831 |   0.831 |    6.635 | 
     | rst1mux/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M    | 0.154 | 0.859 |   1.689 |    7.493 | 
     | rst1mux/U1               | B ^ -> Y ^ | CLKMX2X6M  | 1.115 | 0.807 |   2.497 |    8.301 | 
     | FE_OFC0_rst_from_sync1   | A ^ -> Y ^ | BUFX10M    | 0.861 | 0.661 |   3.158 |    8.962 | 
     | FE_OFC1_rst_from_sync1   | A ^ -> Y ^ | CLKBUFX8M  | 1.082 | 0.894 |   4.052 |    9.856 | 
     | alu/\B__reg[7]           | RN ^       | SDFFRHQX4M | 1.082 | 0.106 |   4.158 |    9.962 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |     Instance     |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                  |            |            |       |       |  Time   |   Time   | 
     |------------------+------------+------------+-------+-------+---------+----------| 
     | clkGate/u0       | ECK ^      |            | 0.102 |       |   0.000 |   -5.804 | 
     | gated_clk__L1_I0 | A ^ -> Y v | CLKINVX8M  | 0.059 | 0.068 |   0.068 |   -5.736 | 
     | gated_clk__L2_I0 | A v -> Y v | BUFX24M    | 0.061 | 0.126 |   0.194 |   -5.610 | 
     | gated_clk__L3_I0 | A v -> Y ^ | CLKINVX32M | 0.050 | 0.054 |   0.248 |   -5.556 | 
     | alu/\B__reg[7]   | CK ^       | SDFFRHQX4M | 0.050 | 0.001 |   0.250 |   -5.554 | 
     +---------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin alu/\B__reg[0] /CK 
Endpoint:   alu/\B__reg[0] /RN (^) checked with  leading edge of 'GATED_CLK'
Beginpoint: scan_rst           (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.249
- Setup                         0.072
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.977
- Arrival Time                  4.159
= Slack Time                    5.819
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |            |       |       |  Time   |   Time   | 
     |--------------------------+------------+------------+-------+-------+---------+----------| 
     |                          | scan_rst ^ |            | 0.000 |       |   0.000 |    5.819 | 
     | rst1mux/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M    | 0.154 | 0.831 |   0.830 |    6.649 | 
     | rst1mux/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M    | 0.154 | 0.859 |   1.689 |    7.508 | 
     | rst1mux/U1               | B ^ -> Y ^ | CLKMX2X6M  | 1.115 | 0.807 |   2.496 |    8.315 | 
     | FE_OFC0_rst_from_sync1   | A ^ -> Y ^ | BUFX10M    | 0.861 | 0.661 |   3.158 |    8.977 | 
     | FE_OFC1_rst_from_sync1   | A ^ -> Y ^ | CLKBUFX8M  | 1.082 | 0.894 |   4.052 |    9.871 | 
     | alu/\B__reg[0]           | RN ^       | SDFFRHQX2M | 1.082 | 0.107 |   4.159 |    9.977 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |     Instance     |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                  |            |            |       |       |  Time   |   Time   | 
     |------------------+------------+------------+-------+-------+---------+----------| 
     | clkGate/u0       | ECK ^      |            | 0.102 |       |   0.000 |   -5.819 | 
     | gated_clk__L1_I0 | A ^ -> Y v | CLKINVX8M  | 0.059 | 0.068 |   0.068 |   -5.751 | 
     | gated_clk__L2_I0 | A v -> Y v | BUFX24M    | 0.061 | 0.126 |   0.194 |   -5.625 | 
     | gated_clk__L3_I0 | A v -> Y ^ | CLKINVX32M | 0.050 | 0.054 |   0.249 |   -5.570 | 
     | alu/\B__reg[0]   | CK ^       | SDFFRHQX2M | 0.050 | 0.001 |   0.249 |   -5.570 | 
     +---------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin alu/\B__reg[4] /CK 
Endpoint:   alu/\B__reg[4] /RN (^) checked with  leading edge of 'GATED_CLK'
Beginpoint: scan_rst           (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.249
- Setup                         0.072
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.978
- Arrival Time                  4.158
= Slack Time                    5.819
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |            |       |       |  Time   |   Time   | 
     |--------------------------+------------+------------+-------+-------+---------+----------| 
     |                          | scan_rst ^ |            | 0.000 |       |   0.000 |    5.819 | 
     | rst1mux/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M    | 0.154 | 0.831 |   0.830 |    6.650 | 
     | rst1mux/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M    | 0.154 | 0.859 |   1.689 |    7.508 | 
     | rst1mux/U1               | B ^ -> Y ^ | CLKMX2X6M  | 1.115 | 0.807 |   2.496 |    8.316 | 
     | FE_OFC0_rst_from_sync1   | A ^ -> Y ^ | BUFX10M    | 0.861 | 0.661 |   3.158 |    8.977 | 
     | FE_OFC1_rst_from_sync1   | A ^ -> Y ^ | CLKBUFX8M  | 1.082 | 0.894 |   4.052 |    9.871 | 
     | alu/\B__reg[4]           | RN ^       | SDFFRHQX2M | 1.082 | 0.107 |   4.158 |    9.978 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |     Instance     |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                  |            |            |       |       |  Time   |   Time   | 
     |------------------+------------+------------+-------+-------+---------+----------| 
     | clkGate/u0       | ECK ^      |            | 0.102 |       |   0.000 |   -5.819 | 
     | gated_clk__L1_I0 | A ^ -> Y v | CLKINVX8M  | 0.059 | 0.068 |   0.068 |   -5.752 | 
     | gated_clk__L2_I0 | A v -> Y v | BUFX24M    | 0.061 | 0.126 |   0.194 |   -5.625 | 
     | gated_clk__L3_I0 | A v -> Y ^ | CLKINVX32M | 0.050 | 0.054 |   0.248 |   -5.571 | 
     | alu/\B__reg[4]   | CK ^       | SDFFRHQX2M | 0.050 | 0.001 |   0.249 |   -5.570 | 
     +---------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin alu/\B__reg[6] /CK 
Endpoint:   alu/\B__reg[6] /RN (^) checked with  leading edge of 'GATED_CLK'
Beginpoint: scan_rst           (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.250
- Setup                         0.072
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.979
- Arrival Time                  4.158
= Slack Time                    5.820
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |            |       |       |  Time   |   Time   | 
     |--------------------------+------------+------------+-------+-------+---------+----------| 
     |                          | scan_rst ^ |            | 0.000 |       |   0.000 |    5.820 | 
     | rst1mux/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M    | 0.154 | 0.831 |   0.831 |    6.651 | 
     | rst1mux/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M    | 0.154 | 0.859 |   1.689 |    7.509 | 
     | rst1mux/U1               | B ^ -> Y ^ | CLKMX2X6M  | 1.115 | 0.807 |   2.497 |    8.317 | 
     | FE_OFC0_rst_from_sync1   | A ^ -> Y ^ | BUFX10M    | 0.861 | 0.661 |   3.158 |    8.978 | 
     | FE_OFC1_rst_from_sync1   | A ^ -> Y ^ | CLKBUFX8M  | 1.082 | 0.894 |   4.052 |    9.872 | 
     | alu/\B__reg[6]           | RN ^       | SDFFRHQX2M | 1.082 | 0.107 |   4.158 |    9.979 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |     Instance     |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                  |            |            |       |       |  Time   |   Time   | 
     |------------------+------------+------------+-------+-------+---------+----------| 
     | clkGate/u0       | ECK ^      |            | 0.102 |       |   0.000 |   -5.820 | 
     | gated_clk__L1_I0 | A ^ -> Y v | CLKINVX8M  | 0.059 | 0.068 |   0.068 |   -5.752 | 
     | gated_clk__L2_I0 | A v -> Y v | BUFX24M    | 0.061 | 0.126 |   0.194 |   -5.626 | 
     | gated_clk__L3_I0 | A v -> Y ^ | CLKINVX32M | 0.050 | 0.054 |   0.248 |   -5.572 | 
     | alu/\B__reg[6]   | CK ^       | SDFFRHQX2M | 0.050 | 0.002 |   0.250 |   -5.570 | 
     +---------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin alu/\B__reg[5] /CK 
Endpoint:   alu/\B__reg[5] /RN (^) checked with  leading edge of 'GATED_CLK'
Beginpoint: scan_rst           (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.250
- Setup                         0.072
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.979
- Arrival Time                  4.157
= Slack Time                    5.821
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |            |       |       |  Time   |   Time   | 
     |--------------------------+------------+------------+-------+-------+---------+----------| 
     |                          | scan_rst ^ |            | 0.000 |       |   0.000 |    5.821 | 
     | rst1mux/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M    | 0.154 | 0.831 |   0.831 |    6.652 | 
     | rst1mux/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M    | 0.154 | 0.859 |   1.689 |    7.511 | 
     | rst1mux/U1               | B ^ -> Y ^ | CLKMX2X6M  | 1.115 | 0.807 |   2.497 |    8.318 | 
     | FE_OFC0_rst_from_sync1   | A ^ -> Y ^ | BUFX10M    | 0.861 | 0.661 |   3.158 |    8.979 | 
     | FE_OFC1_rst_from_sync1   | A ^ -> Y ^ | CLKBUFX8M  | 1.082 | 0.894 |   4.052 |    9.873 | 
     | alu/\B__reg[5]           | RN ^       | SDFFRHQX2M | 1.082 | 0.106 |   4.157 |    9.979 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |     Instance     |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                  |            |            |       |       |  Time   |   Time   | 
     |------------------+------------+------------+-------+-------+---------+----------| 
     | clkGate/u0       | ECK ^      |            | 0.102 |       |   0.000 |   -5.821 | 
     | gated_clk__L1_I0 | A ^ -> Y v | CLKINVX8M  | 0.059 | 0.068 |   0.068 |   -5.754 | 
     | gated_clk__L2_I0 | A v -> Y v | BUFX24M    | 0.061 | 0.126 |   0.194 |   -5.627 | 
     | gated_clk__L3_I0 | A v -> Y ^ | CLKINVX32M | 0.050 | 0.054 |   0.248 |   -5.573 | 
     | alu/\B__reg[5]   | CK ^       | SDFFRHQX2M | 0.050 | 0.002 |   0.250 |   -5.571 | 
     +---------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin alu/\ALU_OUT_reg[0] /CK 
Endpoint:   alu/\ALU_OUT_reg[0] /RN (^) checked with  leading edge of 'GATED_
CLK'
Beginpoint: scan_rst                (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.251
- Setup                         0.052
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.999
- Arrival Time                  4.159
= Slack Time                    5.840
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |            |       |       |  Time   |   Time   | 
     |--------------------------+------------+------------+-------+-------+---------+----------| 
     |                          | scan_rst ^ |            | 0.000 |       |   0.000 |    5.840 | 
     | rst1mux/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M    | 0.154 | 0.831 |   0.830 |    6.670 | 
     | rst1mux/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M    | 0.154 | 0.859 |   1.689 |    7.529 | 
     | rst1mux/U1               | B ^ -> Y ^ | CLKMX2X6M  | 1.115 | 0.807 |   2.496 |    8.336 | 
     | FE_OFC0_rst_from_sync1   | A ^ -> Y ^ | BUFX10M    | 0.861 | 0.661 |   3.158 |    8.998 | 
     | FE_OFC1_rst_from_sync1   | A ^ -> Y ^ | CLKBUFX8M  | 1.082 | 0.894 |   4.052 |    9.892 | 
     | alu/\ALU_OUT_reg[0]      | RN ^       | SDFFRHQX1M | 1.082 | 0.108 |   4.159 |    9.999 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                     |            |            |       |       |  Time   |   Time   | 
     |---------------------+------------+------------+-------+-------+---------+----------| 
     | clkGate/u0          | ECK ^      |            | 0.102 |       |   0.000 |   -5.840 | 
     | gated_clk__L1_I0    | A ^ -> Y v | CLKINVX8M  | 0.059 | 0.068 |   0.068 |   -5.772 | 
     | gated_clk__L2_I0    | A v -> Y v | BUFX24M    | 0.061 | 0.126 |   0.194 |   -5.646 | 
     | gated_clk__L3_I1    | A v -> Y ^ | CLKINVX32M | 0.048 | 0.054 |   0.249 |   -5.591 | 
     | alu/\ALU_OUT_reg[0] | CK ^       | SDFFRHQX1M | 0.048 | 0.002 |   0.251 |   -5.589 | 
     +------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin alu/\B__reg[3] /CK 
Endpoint:   alu/\B__reg[3] /RN (^) checked with  leading edge of 'GATED_CLK'
Beginpoint: scan_rst           (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.249
- Setup                         0.051
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.998
- Arrival Time                  4.138
= Slack Time                    5.860
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |            |       |       |  Time   |   Time   | 
     |--------------------------+------------+------------+-------+-------+---------+----------| 
     |                          | scan_rst ^ |            | 0.000 |       |   0.000 |    5.860 | 
     | rst1mux/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M    | 0.154 | 0.831 |   0.830 |    6.691 | 
     | rst1mux/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M    | 0.154 | 0.859 |   1.689 |    7.549 | 
     | rst1mux/U1               | B ^ -> Y ^ | CLKMX2X6M  | 1.115 | 0.807 |   2.496 |    8.357 | 
     | FE_OFC0_rst_from_sync1   | A ^ -> Y ^ | BUFX10M    | 0.861 | 0.661 |   3.158 |    9.018 | 
     | FE_OFC1_rst_from_sync1   | A ^ -> Y ^ | CLKBUFX8M  | 1.082 | 0.894 |   4.052 |    9.912 | 
     | alu/\B__reg[3]           | RN ^       | SDFFRHQX1M | 1.084 | 0.086 |   4.138 |    9.998 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |     Instance     |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                  |            |            |       |       |  Time   |   Time   | 
     |------------------+------------+------------+-------+-------+---------+----------| 
     | clkGate/u0       | ECK ^      |            | 0.102 |       |   0.000 |   -5.860 | 
     | gated_clk__L1_I0 | A ^ -> Y v | CLKINVX8M  | 0.059 | 0.068 |   0.068 |   -5.792 | 
     | gated_clk__L2_I0 | A v -> Y v | BUFX24M    | 0.061 | 0.126 |   0.194 |   -5.666 | 
     | gated_clk__L3_I0 | A v -> Y ^ | CLKINVX32M | 0.050 | 0.054 |   0.249 |   -5.612 | 
     | alu/\B__reg[3]   | CK ^       | SDFFRHQX1M | 0.050 | 0.001 |   0.249 |   -5.611 | 
     +---------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin alu/\B__reg[2] /CK 
Endpoint:   alu/\B__reg[2] /RN (^) checked with  leading edge of 'GATED_CLK'
Beginpoint: scan_rst           (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.250
- Setup                         0.051
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.999
- Arrival Time                  4.138
= Slack Time                    5.861
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |            |       |       |  Time   |   Time   | 
     |--------------------------+------------+------------+-------+-------+---------+----------| 
     |                          | scan_rst ^ |            | 0.000 |       |   0.000 |    5.861 | 
     | rst1mux/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M    | 0.154 | 0.831 |   0.830 |    6.692 | 
     | rst1mux/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M    | 0.154 | 0.859 |   1.689 |    7.550 | 
     | rst1mux/U1               | B ^ -> Y ^ | CLKMX2X6M  | 1.115 | 0.807 |   2.496 |    8.358 | 
     | FE_OFC0_rst_from_sync1   | A ^ -> Y ^ | BUFX10M    | 0.861 | 0.661 |   3.158 |    9.019 | 
     | FE_OFC1_rst_from_sync1   | A ^ -> Y ^ | CLKBUFX8M  | 1.082 | 0.894 |   4.052 |    9.913 | 
     | alu/\B__reg[2]           | RN ^       | SDFFRHQX1M | 1.084 | 0.086 |   4.138 |    9.999 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |     Instance     |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                  |            |            |       |       |  Time   |   Time   | 
     |------------------+------------+------------+-------+-------+---------+----------| 
     | clkGate/u0       | ECK ^      |            | 0.102 |       |   0.000 |   -5.861 | 
     | gated_clk__L1_I0 | A ^ -> Y v | CLKINVX8M  | 0.059 | 0.068 |   0.068 |   -5.793 | 
     | gated_clk__L2_I0 | A v -> Y v | BUFX24M    | 0.061 | 0.126 |   0.194 |   -5.667 | 
     | gated_clk__L3_I0 | A v -> Y ^ | CLKINVX32M | 0.050 | 0.054 |   0.249 |   -5.613 | 
     | alu/\B__reg[2]   | CK ^       | SDFFRHQX1M | 0.050 | 0.002 |   0.251 |   -5.611 | 
     +---------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin u2/SYNC_RST_reg/CK 
Endpoint:   u2/SYNC_RST_reg/RN (^) checked with  leading edge of 'REF_CLK'
Beginpoint: RST                (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.688
- Setup                         0.318
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.170
- Arrival Time                  1.962
= Slack Time                    8.208
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                     |            |           |       |       |  Time   |   Time   | 
     |---------------------+------------+-----------+-------+-------+---------+----------| 
     |                     | RST ^      |           | 0.000 |       |   0.000 |    8.208 | 
     | rstmux/FE_PHC14_RST | A ^ -> Y ^ | DLY4X1M   | 0.124 | 0.801 |   0.801 |    9.009 | 
     | rstmux/FE_PHC15_RST | A ^ -> Y ^ | DLY4X1M   | 0.186 | 0.879 |   1.681 |    9.888 | 
     | rstmux/U1           | A ^ -> Y ^ | MX2X2M    | 0.257 | 0.281 |   1.961 |   10.169 | 
     | u2/SYNC_RST_reg     | RN ^       | SDFFRQX1M | 0.257 | 0.001 |   1.962 |   10.170 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |     Instance     |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                  |            |            |       |       |  Time   |   Time   | 
     |------------------+------------+------------+-------+-------+---------+----------| 
     |                  | REF_CLK ^  |            | 0.000 |       |   0.000 |   -8.208 | 
     | REF_CLK__L1_I0   | A ^ -> Y v | CLKINVX40M | 0.018 | 0.022 |   0.022 |   -8.185 | 
     | REF_CLK__L2_I0   | A v -> Y ^ | CLKINVX8M  | 0.029 | 0.027 |   0.049 |   -8.159 | 
     | refmux/U1        | A ^ -> Y ^ | MX2X6M     | 0.129 | 0.197 |   0.246 |   -7.962 | 
     | ref_clock__L1_I0 | A ^ -> Y ^ | CLKBUFX12M | 0.106 | 0.169 |   0.415 |   -7.793 | 
     | ref_clock__L2_I0 | A ^ -> Y v | CLKINVX40M | 0.064 | 0.074 |   0.489 |   -7.719 | 
     | ref_clock__L3_I0 | A v -> Y ^ | CLKINVX40M | 0.066 | 0.062 |   0.552 |   -7.656 | 
     | ref_clock__L4_I0 | A ^ -> Y v | CLKINVX40M | 0.067 | 0.064 |   0.616 |   -7.592 | 
     | ref_clock__L5_I1 | A v -> Y ^ | CLKINVX40M | 0.064 | 0.066 |   0.682 |   -7.526 | 
     | u2/SYNC_RST_reg  | CK ^       | SDFFRQX1M  | 0.064 | 0.007 |   0.688 |   -7.520 | 
     +---------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin u2/internal_reg/CK 
Endpoint:   u2/internal_reg/RN (^) checked with  leading edge of 'REF_CLK'
Beginpoint: RST                (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.688
- Setup                         0.311
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.178
- Arrival Time                  1.962
= Slack Time                    8.215
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                     |            |           |       |       |  Time   |   Time   | 
     |---------------------+------------+-----------+-------+-------+---------+----------| 
     |                     | RST ^      |           | 0.000 |       |   0.000 |    8.215 | 
     | rstmux/FE_PHC14_RST | A ^ -> Y ^ | DLY4X1M   | 0.124 | 0.801 |   0.801 |    9.017 | 
     | rstmux/FE_PHC15_RST | A ^ -> Y ^ | DLY4X1M   | 0.186 | 0.879 |   1.681 |    9.896 | 
     | rstmux/U1           | A ^ -> Y ^ | MX2X2M    | 0.257 | 0.281 |   1.961 |   10.177 | 
     | u2/internal_reg     | RN ^       | SDFFRQX2M | 0.257 | 0.001 |   1.962 |   10.178 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |     Instance     |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                  |            |            |       |       |  Time   |   Time   | 
     |------------------+------------+------------+-------+-------+---------+----------| 
     |                  | REF_CLK ^  |            | 0.000 |       |   0.000 |   -8.216 | 
     | REF_CLK__L1_I0   | A ^ -> Y v | CLKINVX40M | 0.018 | 0.022 |   0.022 |   -8.193 | 
     | REF_CLK__L2_I0   | A v -> Y ^ | CLKINVX8M  | 0.029 | 0.027 |   0.049 |   -8.166 | 
     | refmux/U1        | A ^ -> Y ^ | MX2X6M     | 0.129 | 0.197 |   0.246 |   -7.970 | 
     | ref_clock__L1_I0 | A ^ -> Y ^ | CLKBUFX12M | 0.106 | 0.169 |   0.415 |   -7.800 | 
     | ref_clock__L2_I0 | A ^ -> Y v | CLKINVX40M | 0.064 | 0.074 |   0.489 |   -7.726 | 
     | ref_clock__L3_I0 | A v -> Y ^ | CLKINVX40M | 0.066 | 0.062 |   0.552 |   -7.664 | 
     | ref_clock__L4_I0 | A ^ -> Y v | CLKINVX40M | 0.067 | 0.064 |   0.616 |   -7.600 | 
     | ref_clock__L5_I1 | A v -> Y ^ | CLKINVX40M | 0.064 | 0.066 |   0.682 |   -7.534 | 
     | u2/internal_reg  | CK ^       | SDFFRQX2M  | 0.064 | 0.007 |   0.688 |   -7.527 | 
     +---------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin FSM/\current_state_reg[3] /CK 
Endpoint:   FSM/\current_state_reg[3] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.437
- Setup                         0.371
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.866
- Arrival Time                  4.158
= Slack Time                   96.708
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |           | 0.000 |       |   0.000 |   96.708 | 
     | rst1mux/FE_PHC2_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.154 | 0.831 |   0.830 |   97.538 | 
     | rst1mux/FE_PHC5_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.154 | 0.859 |   1.689 |   98.397 | 
     | rst1mux/U1                | B ^ -> Y ^ | CLKMX2X6M | 1.115 | 0.807 |   2.496 |   99.204 | 
     | FE_OFC0_rst_from_sync1    | A ^ -> Y ^ | BUFX10M   | 0.861 | 0.661 |   3.158 |   99.866 | 
     | FE_OFC1_rst_from_sync1    | A ^ -> Y ^ | CLKBUFX8M | 1.082 | 0.894 |   4.052 |  100.760 | 
     | FSM/\current_state_reg[3] | RN ^       | SDFFRQX2M | 1.082 | 0.106 |   4.158 |  100.866 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |  -96.708 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.025 | 0.027 |   0.027 |  -96.681 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX16M | 0.034 | 0.033 |   0.060 |  -96.647 | 
     | scan_clk__L3_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.102 |   0.162 |  -96.546 | 
     | scan_clk__L4_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.060 | 0.115 |   0.277 |  -96.431 | 
     | scan_clk__L5_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.109 |   0.386 |  -96.322 | 
     | scan_clk__L6_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.048 | 0.105 |   0.490 |  -96.217 | 
     | scan_clk__L7_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.106 |   0.597 |  -96.111 | 
     | scan_clk__L8_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.048 | 0.106 |   0.702 |  -96.006 | 
     | scan_clk__L9_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.043 | 0.102 |   0.804 |  -95.904 | 
     | refmux/U1                 | B ^ -> Y ^ | MX2X6M     | 0.128 | 0.198 |   1.002 |  -95.706 | 
     | ref_clock__L1_I0          | A ^ -> Y ^ | CLKBUFX12M | 0.106 | 0.169 |   1.171 |  -95.537 | 
     | ref_clock__L2_I0          | A ^ -> Y v | CLKINVX40M | 0.064 | 0.074 |   1.245 |  -95.463 | 
     | ref_clock__L3_I0          | A v -> Y ^ | CLKINVX40M | 0.066 | 0.062 |   1.308 |  -95.400 | 
     | ref_clock__L4_I0          | A ^ -> Y v | CLKINVX40M | 0.067 | 0.064 |   1.372 |  -95.336 | 
     | ref_clock__L5_I0          | A v -> Y ^ | CLKINVX40M | 0.063 | 0.063 |   1.436 |  -95.272 | 
     | FSM/\current_state_reg[3] | CK ^       | SDFFRQX2M  | 0.063 | 0.002 |   1.437 |  -95.271 | 
     +------------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin FSM/\current_state_reg[2] /CK 
Endpoint:   FSM/\current_state_reg[2] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.437
- Setup                         0.371
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.866
- Arrival Time                  4.158
= Slack Time                   96.708
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |           | 0.000 |       |   0.000 |   96.708 | 
     | rst1mux/FE_PHC2_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.154 | 0.831 |   0.830 |   97.539 | 
     | rst1mux/FE_PHC5_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.154 | 0.859 |   1.689 |   98.397 | 
     | rst1mux/U1                | B ^ -> Y ^ | CLKMX2X6M | 1.115 | 0.807 |   2.496 |   99.204 | 
     | FE_OFC0_rst_from_sync1    | A ^ -> Y ^ | BUFX10M   | 0.861 | 0.661 |   3.158 |   99.866 | 
     | FE_OFC1_rst_from_sync1    | A ^ -> Y ^ | CLKBUFX8M | 1.082 | 0.894 |   4.052 |  100.760 | 
     | FSM/\current_state_reg[2] | RN ^       | SDFFRQX2M | 1.082 | 0.106 |   4.158 |  100.866 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |  -96.708 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.025 | 0.027 |   0.027 |  -96.681 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX16M | 0.034 | 0.033 |   0.060 |  -96.648 | 
     | scan_clk__L3_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.102 |   0.162 |  -96.546 | 
     | scan_clk__L4_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.060 | 0.115 |   0.277 |  -96.431 | 
     | scan_clk__L5_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.109 |   0.386 |  -96.322 | 
     | scan_clk__L6_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.048 | 0.105 |   0.490 |  -96.218 | 
     | scan_clk__L7_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.106 |   0.597 |  -96.111 | 
     | scan_clk__L8_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.048 | 0.106 |   0.702 |  -96.006 | 
     | scan_clk__L9_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.043 | 0.102 |   0.804 |  -95.904 | 
     | refmux/U1                 | B ^ -> Y ^ | MX2X6M     | 0.128 | 0.198 |   1.002 |  -95.706 | 
     | ref_clock__L1_I0          | A ^ -> Y ^ | CLKBUFX12M | 0.106 | 0.169 |   1.171 |  -95.537 | 
     | ref_clock__L2_I0          | A ^ -> Y v | CLKINVX40M | 0.064 | 0.074 |   1.245 |  -95.463 | 
     | ref_clock__L3_I0          | A v -> Y ^ | CLKINVX40M | 0.066 | 0.062 |   1.308 |  -95.400 | 
     | ref_clock__L4_I0          | A ^ -> Y v | CLKINVX40M | 0.067 | 0.064 |   1.372 |  -95.336 | 
     | ref_clock__L5_I0          | A v -> Y ^ | CLKINVX40M | 0.063 | 0.063 |   1.436 |  -95.272 | 
     | FSM/\current_state_reg[2] | CK ^       | SDFFRQX2M  | 0.063 | 0.002 |   1.437 |  -95.271 | 
     +------------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin FSM/\current_state_reg[1] /CK 
Endpoint:   FSM/\current_state_reg[1] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.437
- Setup                         0.371
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.866
- Arrival Time                  4.158
= Slack Time                   96.708
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |           | 0.000 |       |   0.000 |   96.708 | 
     | rst1mux/FE_PHC2_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.154 | 0.831 |   0.830 |   97.539 | 
     | rst1mux/FE_PHC5_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.154 | 0.859 |   1.689 |   98.397 | 
     | rst1mux/U1                | B ^ -> Y ^ | CLKMX2X6M | 1.115 | 0.807 |   2.496 |   99.205 | 
     | FE_OFC0_rst_from_sync1    | A ^ -> Y ^ | BUFX10M   | 0.861 | 0.661 |   3.158 |   99.866 | 
     | FE_OFC1_rst_from_sync1    | A ^ -> Y ^ | CLKBUFX8M | 1.082 | 0.894 |   4.052 |  100.760 | 
     | FSM/\current_state_reg[1] | RN ^       | SDFFRQX2M | 1.082 | 0.106 |   4.158 |  100.866 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |  -0.000 |  -96.708 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.025 | 0.027 |   0.027 |  -96.681 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX16M | 0.034 | 0.033 |   0.060 |  -96.648 | 
     | scan_clk__L3_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.102 |   0.162 |  -96.546 | 
     | scan_clk__L4_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.060 | 0.115 |   0.277 |  -96.431 | 
     | scan_clk__L5_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.109 |   0.386 |  -96.323 | 
     | scan_clk__L6_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.048 | 0.105 |   0.490 |  -96.218 | 
     | scan_clk__L7_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.106 |   0.597 |  -96.111 | 
     | scan_clk__L8_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.048 | 0.106 |   0.702 |  -96.006 | 
     | scan_clk__L9_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.043 | 0.102 |   0.804 |  -95.904 | 
     | refmux/U1                 | B ^ -> Y ^ | MX2X6M     | 0.128 | 0.198 |   1.002 |  -95.706 | 
     | ref_clock__L1_I0          | A ^ -> Y ^ | CLKBUFX12M | 0.106 | 0.169 |   1.171 |  -95.537 | 
     | ref_clock__L2_I0          | A ^ -> Y v | CLKINVX40M | 0.064 | 0.074 |   1.245 |  -95.463 | 
     | ref_clock__L3_I0          | A v -> Y ^ | CLKINVX40M | 0.066 | 0.062 |   1.308 |  -95.400 | 
     | ref_clock__L4_I0          | A ^ -> Y v | CLKINVX40M | 0.067 | 0.064 |   1.372 |  -95.336 | 
     | ref_clock__L5_I0          | A v -> Y ^ | CLKINVX40M | 0.063 | 0.063 |   1.436 |  -95.273 | 
     | FSM/\current_state_reg[1] | CK ^       | SDFFRQX2M  | 0.063 | 0.001 |   1.437 |  -95.271 | 
     +------------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin FSM/\current_state_reg[0] /CK 
Endpoint:   FSM/\current_state_reg[0] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.437
- Setup                         0.371
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.865
- Arrival Time                  4.155
= Slack Time                   96.710
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |           | 0.000 |       |   0.000 |   96.710 | 
     | rst1mux/FE_PHC2_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.154 | 0.831 |   0.831 |   97.541 | 
     | rst1mux/FE_PHC5_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.154 | 0.859 |   1.689 |   98.399 | 
     | rst1mux/U1                | B ^ -> Y ^ | CLKMX2X6M | 1.115 | 0.807 |   2.496 |   99.206 | 
     | FE_OFC0_rst_from_sync1    | A ^ -> Y ^ | BUFX10M   | 0.861 | 0.661 |   3.158 |   99.868 | 
     | FE_OFC1_rst_from_sync1    | A ^ -> Y ^ | CLKBUFX8M | 1.082 | 0.894 |   4.052 |  100.762 | 
     | FSM/\current_state_reg[0] | RN ^       | SDFFRQX2M | 1.082 | 0.104 |   4.155 |  100.865 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |  -96.710 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.025 | 0.027 |   0.027 |  -96.683 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX16M | 0.034 | 0.033 |   0.060 |  -96.650 | 
     | scan_clk__L3_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.102 |   0.162 |  -96.548 | 
     | scan_clk__L4_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.060 | 0.115 |   0.277 |  -96.433 | 
     | scan_clk__L5_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.109 |   0.386 |  -96.324 | 
     | scan_clk__L6_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.048 | 0.105 |   0.490 |  -96.220 | 
     | scan_clk__L7_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.106 |   0.597 |  -96.113 | 
     | scan_clk__L8_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.048 | 0.106 |   0.702 |  -96.008 | 
     | scan_clk__L9_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.043 | 0.102 |   0.804 |  -95.906 | 
     | refmux/U1                 | B ^ -> Y ^ | MX2X6M     | 0.128 | 0.198 |   1.002 |  -95.708 | 
     | ref_clock__L1_I0          | A ^ -> Y ^ | CLKBUFX12M | 0.106 | 0.169 |   1.171 |  -95.539 | 
     | ref_clock__L2_I0          | A ^ -> Y v | CLKINVX40M | 0.064 | 0.074 |   1.245 |  -95.465 | 
     | ref_clock__L3_I0          | A v -> Y ^ | CLKINVX40M | 0.066 | 0.062 |   1.308 |  -95.402 | 
     | ref_clock__L4_I0          | A ^ -> Y v | CLKINVX40M | 0.067 | 0.064 |   1.372 |  -95.338 | 
     | ref_clock__L5_I0          | A v -> Y ^ | CLKINVX40M | 0.063 | 0.063 |   1.436 |  -95.274 | 
     | FSM/\current_state_reg[0] | CK ^       | SDFFRQX2M  | 0.063 | 0.001 |   1.437 |  -95.273 | 
     +------------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin RegFile/RdData_Valid_reg/CK 
Endpoint:   RegFile/RdData_Valid_reg/RN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.439
- Setup                         0.371
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.867
- Arrival Time                  4.157
= Slack Time                   96.711
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |           |       |       |  Time   |   Time   | 
     |--------------------------+------------+-----------+-------+-------+---------+----------| 
     |                          | scan_rst ^ |           | 0.000 |       |   0.000 |   96.711 | 
     | rst1mux/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.154 | 0.831 |   0.830 |   97.541 | 
     | rst1mux/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.154 | 0.859 |   1.689 |   98.400 | 
     | rst1mux/U1               | B ^ -> Y ^ | CLKMX2X6M | 1.115 | 0.807 |   2.496 |   99.207 | 
     | FE_OFC0_rst_from_sync1   | A ^ -> Y ^ | BUFX10M   | 0.861 | 0.661 |   3.158 |   99.869 | 
     | FE_OFC1_rst_from_sync1   | A ^ -> Y ^ | CLKBUFX8M | 1.082 | 0.894 |   4.052 |  100.762 | 
     | RegFile/RdData_Valid_reg | RN ^       | SDFFRQX2M | 1.082 | 0.105 |   4.157 |  100.867 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |            |       |       |  Time   |   Time   | 
     |--------------------------+------------+------------+-------+-------+---------+----------| 
     |                          | scan_clk ^ |            | 0.000 |       |   0.000 |  -96.711 | 
     | scan_clk__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.025 | 0.027 |   0.027 |  -96.684 | 
     | scan_clk__L2_I0          | A v -> Y ^ | CLKINVX16M | 0.034 | 0.033 |   0.060 |  -96.650 | 
     | scan_clk__L3_I0          | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.102 |   0.162 |  -96.549 | 
     | scan_clk__L4_I0          | A ^ -> Y ^ | CLKBUFX24M | 0.060 | 0.115 |   0.277 |  -96.434 | 
     | scan_clk__L5_I0          | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.109 |   0.386 |  -96.325 | 
     | scan_clk__L6_I0          | A ^ -> Y ^ | CLKBUFX24M | 0.048 | 0.105 |   0.490 |  -96.220 | 
     | scan_clk__L7_I0          | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.106 |   0.597 |  -96.114 | 
     | scan_clk__L8_I0          | A ^ -> Y ^ | CLKBUFX24M | 0.048 | 0.106 |   0.702 |  -96.008 | 
     | scan_clk__L9_I0          | A ^ -> Y ^ | CLKBUFX24M | 0.043 | 0.102 |   0.804 |  -95.907 | 
     | refmux/U1                | B ^ -> Y ^ | MX2X6M     | 0.128 | 0.198 |   1.002 |  -95.708 | 
     | ref_clock__L1_I0         | A ^ -> Y ^ | CLKBUFX12M | 0.106 | 0.169 |   1.171 |  -95.539 | 
     | ref_clock__L2_I0         | A ^ -> Y v | CLKINVX40M | 0.064 | 0.074 |   1.245 |  -95.465 | 
     | ref_clock__L3_I0         | A v -> Y ^ | CLKINVX40M | 0.066 | 0.062 |   1.308 |  -95.403 | 
     | ref_clock__L4_I0         | A ^ -> Y v | CLKINVX40M | 0.067 | 0.064 |   1.372 |  -95.338 | 
     | ref_clock__L5_I0         | A v -> Y ^ | CLKINVX40M | 0.063 | 0.063 |   1.436 |  -95.275 | 
     | RegFile/RdData_Valid_reg | CK ^       | SDFFRQX2M  | 0.063 | 0.003 |   1.439 |  -95.272 | 
     +-----------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin FSM/\address__reg[0] /CK 
Endpoint:   FSM/\address__reg[0] /RN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: scan_rst                 (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.439
- Setup                         0.371
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.867
- Arrival Time                  4.155
= Slack Time                   96.712
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |           |       |       |  Time   |   Time   | 
     |--------------------------+------------+-----------+-------+-------+---------+----------| 
     |                          | scan_rst ^ |           | 0.000 |       |   0.000 |   96.712 | 
     | rst1mux/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.154 | 0.831 |   0.830 |   97.543 | 
     | rst1mux/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.154 | 0.859 |   1.689 |   98.401 | 
     | rst1mux/U1               | B ^ -> Y ^ | CLKMX2X6M | 1.115 | 0.807 |   2.496 |   99.209 | 
     | FE_OFC0_rst_from_sync1   | A ^ -> Y ^ | BUFX10M   | 0.861 | 0.661 |   3.158 |   99.870 | 
     | FE_OFC1_rst_from_sync1   | A ^ -> Y ^ | CLKBUFX8M | 1.082 | 0.894 |   4.052 |  100.764 | 
     | FSM/\address__reg[0]     | RN ^       | SDFFRQX2M | 1.082 | 0.103 |   4.155 |  100.867 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |            |       |       |  Time   |   Time   | 
     |----------------------+------------+------------+-------+-------+---------+----------| 
     |                      | scan_clk ^ |            | 0.000 |       |   0.000 |  -96.712 | 
     | scan_clk__L1_I0      | A ^ -> Y v | CLKINVX40M | 0.025 | 0.027 |   0.027 |  -96.685 | 
     | scan_clk__L2_I0      | A v -> Y ^ | CLKINVX16M | 0.034 | 0.033 |   0.060 |  -96.652 | 
     | scan_clk__L3_I0      | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.102 |   0.162 |  -96.550 | 
     | scan_clk__L4_I0      | A ^ -> Y ^ | CLKBUFX24M | 0.060 | 0.115 |   0.277 |  -96.435 | 
     | scan_clk__L5_I0      | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.109 |   0.386 |  -96.327 | 
     | scan_clk__L6_I0      | A ^ -> Y ^ | CLKBUFX24M | 0.048 | 0.105 |   0.490 |  -96.222 | 
     | scan_clk__L7_I0      | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.106 |   0.597 |  -96.116 | 
     | scan_clk__L8_I0      | A ^ -> Y ^ | CLKBUFX24M | 0.048 | 0.106 |   0.702 |  -96.010 | 
     | scan_clk__L9_I0      | A ^ -> Y ^ | CLKBUFX24M | 0.043 | 0.102 |   0.804 |  -95.908 | 
     | refmux/U1            | B ^ -> Y ^ | MX2X6M     | 0.128 | 0.198 |   1.002 |  -95.710 | 
     | ref_clock__L1_I0     | A ^ -> Y ^ | CLKBUFX12M | 0.106 | 0.169 |   1.171 |  -95.541 | 
     | ref_clock__L2_I0     | A ^ -> Y v | CLKINVX40M | 0.064 | 0.074 |   1.245 |  -95.467 | 
     | ref_clock__L3_I0     | A v -> Y ^ | CLKINVX40M | 0.066 | 0.062 |   1.308 |  -95.404 | 
     | ref_clock__L4_I0     | A ^ -> Y v | CLKINVX40M | 0.067 | 0.064 |   1.372 |  -95.340 | 
     | ref_clock__L5_I0     | A v -> Y ^ | CLKINVX40M | 0.063 | 0.063 |   1.436 |  -95.277 | 
     | FSM/\address__reg[0] | CK ^       | SDFFRQX2M  | 0.063 | 0.003 |   1.439 |  -95.274 | 
     +-------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin RegFile/\mem_reg[0][6] /CK 
Endpoint:   RegFile/\mem_reg[0][6] /RN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.438
- Setup                         0.371
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.867
- Arrival Time                  4.155
= Slack Time                   96.712
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |           |       |       |  Time   |   Time   | 
     |--------------------------+------------+-----------+-------+-------+---------+----------| 
     |                          | scan_rst ^ |           | 0.000 |       |   0.000 |   96.712 | 
     | rst1mux/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.154 | 0.831 |   0.830 |   97.543 | 
     | rst1mux/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.154 | 0.859 |   1.689 |   98.401 | 
     | rst1mux/U1               | B ^ -> Y ^ | CLKMX2X6M | 1.115 | 0.807 |   2.496 |   99.209 | 
     | FE_OFC0_rst_from_sync1   | A ^ -> Y ^ | BUFX10M   | 0.861 | 0.661 |   3.158 |   99.870 | 
     | FE_OFC1_rst_from_sync1   | A ^ -> Y ^ | CLKBUFX8M | 1.082 | 0.894 |   4.052 |  100.764 | 
     | RegFile/\mem_reg[0][6]   | RN ^       | SDFFRQX2M | 1.082 | 0.103 |   4.155 |  100.867 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |            |       |       |  Time   |   Time   | 
     |------------------------+------------+------------+-------+-------+---------+----------| 
     |                        | scan_clk ^ |            | 0.000 |       |   0.000 |  -96.712 | 
     | scan_clk__L1_I0        | A ^ -> Y v | CLKINVX40M | 0.025 | 0.027 |   0.027 |  -96.685 | 
     | scan_clk__L2_I0        | A v -> Y ^ | CLKINVX16M | 0.034 | 0.033 |   0.060 |  -96.652 | 
     | scan_clk__L3_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.102 |   0.162 |  -96.550 | 
     | scan_clk__L4_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.060 | 0.115 |   0.277 |  -96.435 | 
     | scan_clk__L5_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.109 |   0.386 |  -96.327 | 
     | scan_clk__L6_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.048 | 0.105 |   0.490 |  -96.222 | 
     | scan_clk__L7_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.106 |   0.597 |  -96.116 | 
     | scan_clk__L8_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.048 | 0.106 |   0.702 |  -96.010 | 
     | scan_clk__L9_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.043 | 0.102 |   0.804 |  -95.908 | 
     | refmux/U1              | B ^ -> Y ^ | MX2X6M     | 0.128 | 0.198 |   1.002 |  -95.710 | 
     | ref_clock__L1_I0       | A ^ -> Y ^ | CLKBUFX12M | 0.106 | 0.169 |   1.171 |  -95.541 | 
     | ref_clock__L2_I0       | A ^ -> Y v | CLKINVX40M | 0.064 | 0.074 |   1.245 |  -95.467 | 
     | ref_clock__L3_I0       | A v -> Y ^ | CLKINVX40M | 0.066 | 0.062 |   1.308 |  -95.404 | 
     | ref_clock__L4_I0       | A ^ -> Y v | CLKINVX40M | 0.067 | 0.064 |   1.372 |  -95.340 | 
     | ref_clock__L5_I0       | A v -> Y ^ | CLKINVX40M | 0.063 | 0.063 |   1.436 |  -95.277 | 
     | RegFile/\mem_reg[0][6] | CK ^       | SDFFRQX2M  | 0.063 | 0.003 |   1.438 |  -95.274 | 
     +---------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin RegFile/\mem_reg[1][5] /CK 
Endpoint:   RegFile/\mem_reg[1][5] /RN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.439
- Setup                         0.371
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.868
- Arrival Time                  4.155
= Slack Time                   96.712
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |           |       |       |  Time   |   Time   | 
     |--------------------------+------------+-----------+-------+-------+---------+----------| 
     |                          | scan_rst ^ |           | 0.000 |       |   0.000 |   96.712 | 
     | rst1mux/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.154 | 0.831 |   0.830 |   97.543 | 
     | rst1mux/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.154 | 0.859 |   1.689 |   98.401 | 
     | rst1mux/U1               | B ^ -> Y ^ | CLKMX2X6M | 1.115 | 0.807 |   2.496 |   99.209 | 
     | FE_OFC0_rst_from_sync1   | A ^ -> Y ^ | BUFX10M   | 0.861 | 0.661 |   3.158 |   99.870 | 
     | FE_OFC1_rst_from_sync1   | A ^ -> Y ^ | CLKBUFX8M | 1.082 | 0.894 |   4.052 |  100.764 | 
     | RegFile/\mem_reg[1][5]   | RN ^       | SDFFRQX2M | 1.082 | 0.103 |   4.155 |  100.868 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |            |       |       |  Time   |   Time   | 
     |------------------------+------------+------------+-------+-------+---------+----------| 
     |                        | scan_clk ^ |            | 0.000 |       |   0.000 |  -96.712 | 
     | scan_clk__L1_I0        | A ^ -> Y v | CLKINVX40M | 0.025 | 0.027 |   0.027 |  -96.685 | 
     | scan_clk__L2_I0        | A v -> Y ^ | CLKINVX16M | 0.034 | 0.033 |   0.060 |  -96.652 | 
     | scan_clk__L3_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.102 |   0.162 |  -96.550 | 
     | scan_clk__L4_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.060 | 0.115 |   0.277 |  -96.435 | 
     | scan_clk__L5_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.109 |   0.386 |  -96.327 | 
     | scan_clk__L6_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.048 | 0.105 |   0.490 |  -96.222 | 
     | scan_clk__L7_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.106 |   0.597 |  -96.116 | 
     | scan_clk__L8_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.048 | 0.106 |   0.702 |  -96.010 | 
     | scan_clk__L9_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.043 | 0.102 |   0.804 |  -95.908 | 
     | refmux/U1              | B ^ -> Y ^ | MX2X6M     | 0.128 | 0.198 |   1.002 |  -95.710 | 
     | ref_clock__L1_I0       | A ^ -> Y ^ | CLKBUFX12M | 0.106 | 0.169 |   1.171 |  -95.541 | 
     | ref_clock__L2_I0       | A ^ -> Y v | CLKINVX40M | 0.064 | 0.074 |   1.245 |  -95.467 | 
     | ref_clock__L3_I0       | A v -> Y ^ | CLKINVX40M | 0.066 | 0.062 |   1.308 |  -95.404 | 
     | ref_clock__L4_I0       | A ^ -> Y v | CLKINVX40M | 0.067 | 0.064 |   1.372 |  -95.340 | 
     | ref_clock__L5_I0       | A v -> Y ^ | CLKINVX40M | 0.063 | 0.063 |   1.436 |  -95.277 | 
     | RegFile/\mem_reg[1][5] | CK ^       | SDFFRQX2M  | 0.063 | 0.003 |   1.439 |  -95.274 | 
     +---------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin RegFile/\mem_reg[0][5] /CK 
Endpoint:   RegFile/\mem_reg[0][5] /RN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.441
- Setup                         0.372
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.870
- Arrival Time                  4.154
= Slack Time                   96.716
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |           |       |       |  Time   |   Time   | 
     |--------------------------+------------+-----------+-------+-------+---------+----------| 
     |                          | scan_rst ^ |           | 0.000 |       |   0.000 |   96.716 | 
     | rst1mux/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.154 | 0.831 |   0.830 |   97.546 | 
     | rst1mux/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.154 | 0.859 |   1.689 |   98.405 | 
     | rst1mux/U1               | B ^ -> Y ^ | CLKMX2X6M | 1.115 | 0.807 |   2.496 |   99.212 | 
     | FE_OFC0_rst_from_sync1   | A ^ -> Y ^ | BUFX10M   | 0.861 | 0.661 |   3.158 |   99.874 | 
     | FE_OFC1_rst_from_sync1   | A ^ -> Y ^ | CLKBUFX8M | 1.082 | 0.894 |   4.052 |  100.767 | 
     | RegFile/\mem_reg[0][5]   | RN ^       | SDFFRQX2M | 1.082 | 0.102 |   4.154 |  100.870 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |            |       |       |  Time   |   Time   | 
     |------------------------+------------+------------+-------+-------+---------+----------| 
     |                        | scan_clk ^ |            | 0.000 |       |   0.000 |  -96.716 | 
     | scan_clk__L1_I0        | A ^ -> Y v | CLKINVX40M | 0.025 | 0.027 |   0.027 |  -96.689 | 
     | scan_clk__L2_I0        | A v -> Y ^ | CLKINVX16M | 0.034 | 0.033 |   0.060 |  -96.655 | 
     | scan_clk__L3_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.102 |   0.162 |  -96.554 | 
     | scan_clk__L4_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.060 | 0.115 |   0.277 |  -96.439 | 
     | scan_clk__L5_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.109 |   0.386 |  -96.330 | 
     | scan_clk__L6_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.048 | 0.105 |   0.490 |  -96.225 | 
     | scan_clk__L7_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.106 |   0.597 |  -96.119 | 
     | scan_clk__L8_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.048 | 0.106 |   0.702 |  -96.013 | 
     | scan_clk__L9_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.043 | 0.102 |   0.804 |  -95.912 | 
     | refmux/U1              | B ^ -> Y ^ | MX2X6M     | 0.128 | 0.198 |   1.002 |  -95.713 | 
     | ref_clock__L1_I0       | A ^ -> Y ^ | CLKBUFX12M | 0.106 | 0.169 |   1.171 |  -95.544 | 
     | ref_clock__L2_I0       | A ^ -> Y v | CLKINVX40M | 0.064 | 0.074 |   1.245 |  -95.470 | 
     | ref_clock__L3_I1       | A v -> Y ^ | CLKINVX40M | 0.073 | 0.063 |   1.309 |  -95.407 | 
     | ref_clock__L4_I3       | A ^ -> Y v | CLKINVX40M | 0.062 | 0.070 |   1.379 |  -95.337 | 
     | ref_clock__L5_I7       | A v -> Y ^ | CLKINVX40M | 0.061 | 0.062 |   1.440 |  -95.276 | 
     | RegFile/\mem_reg[0][5] | CK ^       | SDFFRQX2M  | 0.061 | 0.001 |   1.441 |  -95.274 | 
     +---------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin RegFile/\mem_reg[1][4] /CK 
Endpoint:   RegFile/\mem_reg[1][4] /RN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.441
- Setup                         0.372
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.870
- Arrival Time                  4.153
= Slack Time                   96.717
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |           |       |       |  Time   |   Time   | 
     |--------------------------+------------+-----------+-------+-------+---------+----------| 
     |                          | scan_rst ^ |           | 0.000 |       |   0.000 |   96.717 | 
     | rst1mux/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.154 | 0.831 |   0.831 |   97.548 | 
     | rst1mux/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.154 | 0.859 |   1.689 |   98.406 | 
     | rst1mux/U1               | B ^ -> Y ^ | CLKMX2X6M | 1.115 | 0.807 |   2.496 |   99.214 | 
     | FE_OFC0_rst_from_sync1   | A ^ -> Y ^ | BUFX10M   | 0.861 | 0.661 |   3.158 |   99.875 | 
     | FE_OFC1_rst_from_sync1   | A ^ -> Y ^ | CLKBUFX8M | 1.082 | 0.894 |   4.052 |  100.769 | 
     | RegFile/\mem_reg[1][4]   | RN ^       | SDFFRQX2M | 1.082 | 0.101 |   4.153 |  100.870 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |            |       |       |  Time   |   Time   | 
     |------------------------+------------+------------+-------+-------+---------+----------| 
     |                        | scan_clk ^ |            | 0.000 |       |   0.000 |  -96.717 | 
     | scan_clk__L1_I0        | A ^ -> Y v | CLKINVX40M | 0.025 | 0.027 |   0.027 |  -96.690 | 
     | scan_clk__L2_I0        | A v -> Y ^ | CLKINVX16M | 0.034 | 0.033 |   0.060 |  -96.657 | 
     | scan_clk__L3_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.102 |   0.162 |  -96.555 | 
     | scan_clk__L4_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.060 | 0.115 |   0.277 |  -96.440 | 
     | scan_clk__L5_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.109 |   0.386 |  -96.332 | 
     | scan_clk__L6_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.048 | 0.105 |   0.490 |  -96.227 | 
     | scan_clk__L7_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.106 |   0.597 |  -96.121 | 
     | scan_clk__L8_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.048 | 0.106 |   0.702 |  -96.015 | 
     | scan_clk__L9_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.043 | 0.102 |   0.804 |  -95.913 | 
     | refmux/U1              | B ^ -> Y ^ | MX2X6M     | 0.128 | 0.198 |   1.002 |  -95.715 | 
     | ref_clock__L1_I0       | A ^ -> Y ^ | CLKBUFX12M | 0.106 | 0.169 |   1.171 |  -95.546 | 
     | ref_clock__L2_I0       | A ^ -> Y v | CLKINVX40M | 0.064 | 0.074 |   1.245 |  -95.472 | 
     | ref_clock__L3_I1       | A v -> Y ^ | CLKINVX40M | 0.073 | 0.063 |   1.309 |  -95.409 | 
     | ref_clock__L4_I3       | A ^ -> Y v | CLKINVX40M | 0.062 | 0.070 |   1.379 |  -95.339 | 
     | ref_clock__L5_I7       | A v -> Y ^ | CLKINVX40M | 0.061 | 0.062 |   1.440 |  -95.277 | 
     | RegFile/\mem_reg[1][4] | CK ^       | SDFFRQX2M  | 0.061 | 0.001 |   1.441 |  -95.276 | 
     +---------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin RegFile/\mem_reg[1][3] /CK 
Endpoint:   RegFile/\mem_reg[1][3] /RN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.441
- Setup                         0.372
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.870
- Arrival Time                  4.149
= Slack Time                   96.720
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |           |       |       |  Time   |   Time   | 
     |--------------------------+------------+-----------+-------+-------+---------+----------| 
     |                          | scan_rst ^ |           | 0.000 |       |   0.000 |   96.720 | 
     | rst1mux/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.154 | 0.831 |   0.830 |   97.551 | 
     | rst1mux/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.154 | 0.859 |   1.689 |   98.409 | 
     | rst1mux/U1               | B ^ -> Y ^ | CLKMX2X6M | 1.115 | 0.807 |   2.496 |   99.217 | 
     | FE_OFC0_rst_from_sync1   | A ^ -> Y ^ | BUFX10M   | 0.861 | 0.661 |   3.158 |   99.878 | 
     | FE_OFC1_rst_from_sync1   | A ^ -> Y ^ | CLKBUFX8M | 1.082 | 0.894 |   4.052 |  100.772 | 
     | RegFile/\mem_reg[1][3]   | RN ^       | SDFFRQX2M | 1.082 | 0.098 |   4.149 |  100.870 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |            |       |       |  Time   |   Time   | 
     |------------------------+------------+------------+-------+-------+---------+----------| 
     |                        | scan_clk ^ |            | 0.000 |       |   0.000 |  -96.720 | 
     | scan_clk__L1_I0        | A ^ -> Y v | CLKINVX40M | 0.025 | 0.027 |   0.027 |  -96.693 | 
     | scan_clk__L2_I0        | A v -> Y ^ | CLKINVX16M | 0.034 | 0.033 |   0.060 |  -96.660 | 
     | scan_clk__L3_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.102 |   0.162 |  -96.558 | 
     | scan_clk__L4_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.060 | 0.115 |   0.277 |  -96.443 | 
     | scan_clk__L5_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.109 |   0.386 |  -96.335 | 
     | scan_clk__L6_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.048 | 0.105 |   0.490 |  -96.230 | 
     | scan_clk__L7_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.106 |   0.597 |  -96.124 | 
     | scan_clk__L8_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.048 | 0.106 |   0.702 |  -96.018 | 
     | scan_clk__L9_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.043 | 0.102 |   0.804 |  -95.916 | 
     | refmux/U1              | B ^ -> Y ^ | MX2X6M     | 0.128 | 0.198 |   1.002 |  -95.718 | 
     | ref_clock__L1_I0       | A ^ -> Y ^ | CLKBUFX12M | 0.106 | 0.169 |   1.171 |  -95.549 | 
     | ref_clock__L2_I0       | A ^ -> Y v | CLKINVX40M | 0.064 | 0.074 |   1.245 |  -95.475 | 
     | ref_clock__L3_I1       | A v -> Y ^ | CLKINVX40M | 0.073 | 0.063 |   1.309 |  -95.412 | 
     | ref_clock__L4_I3       | A ^ -> Y v | CLKINVX40M | 0.062 | 0.070 |   1.379 |  -95.342 | 
     | ref_clock__L5_I7       | A v -> Y ^ | CLKINVX40M | 0.061 | 0.062 |   1.440 |  -95.280 | 
     | RegFile/\mem_reg[1][3] | CK ^       | SDFFRQX2M  | 0.061 | 0.001 |   1.441 |  -95.279 | 
     +---------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin RegFile/\mem_reg[1][1] /CK 
Endpoint:   RegFile/\mem_reg[1][1] /RN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.441
- Setup                         0.372
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.870
- Arrival Time                  4.147
= Slack Time                   96.722
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |           |       |       |  Time   |   Time   | 
     |--------------------------+------------+-----------+-------+-------+---------+----------| 
     |                          | scan_rst ^ |           | 0.000 |       |   0.000 |   96.722 | 
     | rst1mux/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.154 | 0.831 |   0.831 |   97.553 | 
     | rst1mux/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.154 | 0.859 |   1.689 |   98.411 | 
     | rst1mux/U1               | B ^ -> Y ^ | CLKMX2X6M | 1.115 | 0.807 |   2.496 |   99.219 | 
     | FE_OFC0_rst_from_sync1   | A ^ -> Y ^ | BUFX10M   | 0.861 | 0.661 |   3.158 |   99.880 | 
     | FE_OFC1_rst_from_sync1   | A ^ -> Y ^ | CLKBUFX8M | 1.082 | 0.894 |   4.052 |  100.774 | 
     | RegFile/\mem_reg[1][1]   | RN ^       | SDFFRQX2M | 1.082 | 0.096 |   4.147 |  100.870 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |            |       |       |  Time   |   Time   | 
     |------------------------+------------+------------+-------+-------+---------+----------| 
     |                        | scan_clk ^ |            | 0.000 |       |   0.000 |  -96.722 | 
     | scan_clk__L1_I0        | A ^ -> Y v | CLKINVX40M | 0.025 | 0.027 |   0.027 |  -96.695 | 
     | scan_clk__L2_I0        | A v -> Y ^ | CLKINVX16M | 0.034 | 0.033 |   0.060 |  -96.662 | 
     | scan_clk__L3_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.102 |   0.162 |  -96.560 | 
     | scan_clk__L4_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.060 | 0.115 |   0.277 |  -96.445 | 
     | scan_clk__L5_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.109 |   0.386 |  -96.337 | 
     | scan_clk__L6_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.048 | 0.105 |   0.490 |  -96.232 | 
     | scan_clk__L7_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.106 |   0.597 |  -96.126 | 
     | scan_clk__L8_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.048 | 0.106 |   0.702 |  -96.020 | 
     | scan_clk__L9_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.043 | 0.102 |   0.804 |  -95.918 | 
     | refmux/U1              | B ^ -> Y ^ | MX2X6M     | 0.128 | 0.198 |   1.002 |  -95.720 | 
     | ref_clock__L1_I0       | A ^ -> Y ^ | CLKBUFX12M | 0.106 | 0.169 |   1.171 |  -95.551 | 
     | ref_clock__L2_I0       | A ^ -> Y v | CLKINVX40M | 0.064 | 0.074 |   1.245 |  -95.477 | 
     | ref_clock__L3_I1       | A v -> Y ^ | CLKINVX40M | 0.073 | 0.063 |   1.309 |  -95.414 | 
     | ref_clock__L4_I3       | A ^ -> Y v | CLKINVX40M | 0.062 | 0.070 |   1.379 |  -95.344 | 
     | ref_clock__L5_I7       | A v -> Y ^ | CLKINVX40M | 0.061 | 0.062 |   1.440 |  -95.282 | 
     | RegFile/\mem_reg[1][1] | CK ^       | SDFFRQX2M  | 0.061 | 0.001 |   1.441 |  -95.281 | 
     +---------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin RegFile/\mem_reg[0][1] /CK 
Endpoint:   RegFile/\mem_reg[0][1] /RN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.440
- Setup                         0.372
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.869
- Arrival Time                  4.145
= Slack Time                   96.724
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |           |       |       |  Time   |   Time   | 
     |--------------------------+------------+-----------+-------+-------+---------+----------| 
     |                          | scan_rst ^ |           | 0.000 |       |   0.000 |   96.724 | 
     | rst1mux/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.154 | 0.831 |   0.830 |   97.555 | 
     | rst1mux/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.154 | 0.859 |   1.689 |   98.413 | 
     | rst1mux/U1               | B ^ -> Y ^ | CLKMX2X6M | 1.115 | 0.807 |   2.496 |   99.221 | 
     | FE_OFC0_rst_from_sync1   | A ^ -> Y ^ | BUFX10M   | 0.861 | 0.661 |   3.158 |   99.882 | 
     | FE_OFC1_rst_from_sync1   | A ^ -> Y ^ | CLKBUFX8M | 1.082 | 0.894 |   4.052 |  100.776 | 
     | RegFile/\mem_reg[0][1]   | RN ^       | SDFFRQX2M | 1.082 | 0.093 |   4.145 |  100.869 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |            |       |       |  Time   |   Time   | 
     |------------------------+------------+------------+-------+-------+---------+----------| 
     |                        | scan_clk ^ |            | 0.000 |       |   0.000 |  -96.724 | 
     | scan_clk__L1_I0        | A ^ -> Y v | CLKINVX40M | 0.025 | 0.027 |   0.027 |  -96.697 | 
     | scan_clk__L2_I0        | A v -> Y ^ | CLKINVX16M | 0.034 | 0.033 |   0.060 |  -96.664 | 
     | scan_clk__L3_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.102 |   0.162 |  -96.562 | 
     | scan_clk__L4_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.060 | 0.115 |   0.277 |  -96.447 | 
     | scan_clk__L5_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.109 |   0.386 |  -96.339 | 
     | scan_clk__L6_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.048 | 0.105 |   0.490 |  -96.234 | 
     | scan_clk__L7_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.106 |   0.597 |  -96.127 | 
     | scan_clk__L8_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.048 | 0.106 |   0.702 |  -96.022 | 
     | scan_clk__L9_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.043 | 0.102 |   0.804 |  -95.920 | 
     | refmux/U1              | B ^ -> Y ^ | MX2X6M     | 0.128 | 0.198 |   1.002 |  -95.722 | 
     | ref_clock__L1_I0       | A ^ -> Y ^ | CLKBUFX12M | 0.106 | 0.169 |   1.171 |  -95.553 | 
     | ref_clock__L2_I0       | A ^ -> Y v | CLKINVX40M | 0.064 | 0.074 |   1.245 |  -95.479 | 
     | ref_clock__L3_I1       | A v -> Y ^ | CLKINVX40M | 0.073 | 0.063 |   1.309 |  -95.416 | 
     | ref_clock__L4_I3       | A ^ -> Y v | CLKINVX40M | 0.062 | 0.070 |   1.379 |  -95.346 | 
     | ref_clock__L5_I7       | A v -> Y ^ | CLKINVX40M | 0.061 | 0.062 |   1.440 |  -95.284 | 
     | RegFile/\mem_reg[0][1] | CK ^       | SDFFRQX2M  | 0.061 | 0.000 |   1.440 |  -95.284 | 
     +---------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin RegFile/\mem_reg[0][3] /CK 
Endpoint:   RegFile/\mem_reg[0][3] /RN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.441
- Setup                         0.372
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.869
- Arrival Time                  4.145
= Slack Time                   96.725
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |           |       |       |  Time   |   Time   | 
     |--------------------------+------------+-----------+-------+-------+---------+----------| 
     |                          | scan_rst ^ |           | 0.000 |       |   0.000 |   96.725 | 
     | rst1mux/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.154 | 0.831 |   0.830 |   97.555 | 
     | rst1mux/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.154 | 0.859 |   1.689 |   98.414 | 
     | rst1mux/U1               | B ^ -> Y ^ | CLKMX2X6M | 1.115 | 0.807 |   2.496 |   99.221 | 
     | FE_OFC0_rst_from_sync1   | A ^ -> Y ^ | BUFX10M   | 0.861 | 0.661 |   3.158 |   99.882 | 
     | FE_OFC1_rst_from_sync1   | A ^ -> Y ^ | CLKBUFX8M | 1.082 | 0.894 |   4.052 |  100.776 | 
     | RegFile/\mem_reg[0][3]   | RN ^       | SDFFRQX2M | 1.082 | 0.093 |   4.145 |  100.869 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |            |       |       |  Time   |   Time   | 
     |------------------------+------------+------------+-------+-------+---------+----------| 
     |                        | scan_clk ^ |            | 0.000 |       |   0.000 |  -96.725 | 
     | scan_clk__L1_I0        | A ^ -> Y v | CLKINVX40M | 0.025 | 0.027 |   0.027 |  -96.697 | 
     | scan_clk__L2_I0        | A v -> Y ^ | CLKINVX16M | 0.034 | 0.033 |   0.060 |  -96.664 | 
     | scan_clk__L3_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.102 |   0.162 |  -96.562 | 
     | scan_clk__L4_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.060 | 0.115 |   0.277 |  -96.448 | 
     | scan_clk__L5_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.109 |   0.386 |  -96.339 | 
     | scan_clk__L6_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.048 | 0.105 |   0.490 |  -96.234 | 
     | scan_clk__L7_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.106 |   0.597 |  -96.128 | 
     | scan_clk__L8_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.048 | 0.106 |   0.702 |  -96.022 | 
     | scan_clk__L9_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.043 | 0.102 |   0.804 |  -95.921 | 
     | refmux/U1              | B ^ -> Y ^ | MX2X6M     | 0.128 | 0.198 |   1.002 |  -95.722 | 
     | ref_clock__L1_I0       | A ^ -> Y ^ | CLKBUFX12M | 0.106 | 0.169 |   1.171 |  -95.553 | 
     | ref_clock__L2_I0       | A ^ -> Y v | CLKINVX40M | 0.064 | 0.074 |   1.245 |  -95.479 | 
     | ref_clock__L3_I1       | A v -> Y ^ | CLKINVX40M | 0.073 | 0.063 |   1.309 |  -95.416 | 
     | ref_clock__L4_I3       | A ^ -> Y v | CLKINVX40M | 0.062 | 0.070 |   1.379 |  -95.346 | 
     | ref_clock__L5_I7       | A v -> Y ^ | CLKINVX40M | 0.061 | 0.062 |   1.440 |  -95.285 | 
     | RegFile/\mem_reg[0][3] | CK ^       | SDFFRQX2M  | 0.061 | 0.001 |   1.441 |  -95.284 | 
     +---------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin RegFile/\mem_reg[0][2] /CK 
Endpoint:   RegFile/\mem_reg[0][2] /RN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.440
- Setup                         0.372
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.869
- Arrival Time                  4.144
= Slack Time                   96.725
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |           |       |       |  Time   |   Time   | 
     |--------------------------+------------+-----------+-------+-------+---------+----------| 
     |                          | scan_rst ^ |           | 0.000 |       |   0.000 |   96.725 | 
     | rst1mux/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.154 | 0.831 |   0.831 |   97.556 | 
     | rst1mux/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.154 | 0.859 |   1.689 |   98.414 | 
     | rst1mux/U1               | B ^ -> Y ^ | CLKMX2X6M | 1.115 | 0.807 |   2.496 |   99.222 | 
     | FE_OFC0_rst_from_sync1   | A ^ -> Y ^ | BUFX10M   | 0.861 | 0.661 |   3.158 |   99.883 | 
     | FE_OFC1_rst_from_sync1   | A ^ -> Y ^ | CLKBUFX8M | 1.082 | 0.894 |   4.052 |  100.777 | 
     | RegFile/\mem_reg[0][2]   | RN ^       | SDFFRQX2M | 1.083 | 0.092 |   4.144 |  100.869 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |            |       |       |  Time   |   Time   | 
     |------------------------+------------+------------+-------+-------+---------+----------| 
     |                        | scan_clk ^ |            | 0.000 |       |   0.000 |  -96.725 | 
     | scan_clk__L1_I0        | A ^ -> Y v | CLKINVX40M | 0.025 | 0.027 |   0.027 |  -96.698 | 
     | scan_clk__L2_I0        | A v -> Y ^ | CLKINVX16M | 0.034 | 0.033 |   0.060 |  -96.665 | 
     | scan_clk__L3_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.102 |   0.162 |  -96.563 | 
     | scan_clk__L4_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.060 | 0.115 |   0.277 |  -96.448 | 
     | scan_clk__L5_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.109 |   0.386 |  -96.340 | 
     | scan_clk__L6_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.048 | 0.105 |   0.490 |  -96.235 | 
     | scan_clk__L7_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.106 |   0.597 |  -96.128 | 
     | scan_clk__L8_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.048 | 0.106 |   0.702 |  -96.023 | 
     | scan_clk__L9_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.043 | 0.102 |   0.804 |  -95.921 | 
     | refmux/U1              | B ^ -> Y ^ | MX2X6M     | 0.128 | 0.198 |   1.002 |  -95.723 | 
     | ref_clock__L1_I0       | A ^ -> Y ^ | CLKBUFX12M | 0.106 | 0.169 |   1.171 |  -95.554 | 
     | ref_clock__L2_I0       | A ^ -> Y v | CLKINVX40M | 0.064 | 0.074 |   1.245 |  -95.480 | 
     | ref_clock__L3_I1       | A v -> Y ^ | CLKINVX40M | 0.073 | 0.063 |   1.309 |  -95.417 | 
     | ref_clock__L4_I3       | A ^ -> Y v | CLKINVX40M | 0.062 | 0.070 |   1.379 |  -95.347 | 
     | ref_clock__L5_I7       | A v -> Y ^ | CLKINVX40M | 0.061 | 0.062 |   1.440 |  -95.285 | 
     | RegFile/\mem_reg[0][2] | CK ^       | SDFFRQX2M  | 0.061 | 0.000 |   1.440 |  -95.285 | 
     +---------------------------------------------------------------------------------------+ 

