// Seed: 1122200170
module module_0 (
    output wand id_0,
    output wire id_1,
    input wand id_2,
    input tri0 id_3,
    output wand id_4,
    input tri1 id_5,
    output wor id_6,
    input supply0 id_7,
    output wand id_8,
    input tri1 id_9,
    input wor id_10,
    output uwire id_11
);
  wire id_13;
  assign id_6 = -1 ? id_5 : id_3 ? id_3 : 1;
  initial begin : LABEL_0
    $clog2(28);
    ;
  end
endmodule
module module_1 #(
    parameter id_2 = 32'd79
) (
    output wire id_0,
    input supply1 id_1,
    input supply1 _id_2,
    input supply0 id_3,
    input supply1 id_4,
    output wire id_5
);
  logic [7:0] id_7;
  parameter integer id_8 = -1;
  always @(posedge 1'b0 or posedge 1) begin : LABEL_0
    id_7[id_2] <= id_8[-1];
  end
  logic [id_2 : 1] id_9;
  ;
  always @(posedge "") begin : LABEL_1
    id_9 <= 1;
  end
  module_0 modCall_1 (
      id_0,
      id_0,
      id_4,
      id_1,
      id_0,
      id_1,
      id_0,
      id_3,
      id_0,
      id_4,
      id_4,
      id_0
  );
endmodule
