

================================================================
== Vitis HLS Report for 'dct_2d'
================================================================
* Date:           Tue Mar  7 22:13:03 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        dct_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.508 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      285|      285|  2.850 us|  2.850 us|  285|  285|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------------------+-----------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                                     |                                                           |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                               Instance                              |                           Module                          |   min   |   max   |    min   |    max   | min | max |   Type  |
        +---------------------------------------------------------------------+-----------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_dct_2d_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_42                |dct_2d_Pipeline_Row_DCT_Loop_DCT_Outer_Loop                |       72|       72|  0.720 us|  0.720 us|   72|   72|       no|
        |grp_dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_66  |dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop  |       67|       67|  0.670 us|  0.670 us|   67|   67|       no|
        |grp_dct_2d_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_72                |dct_2d_Pipeline_Col_DCT_Loop_DCT_Outer_Loop                |       72|       72|  0.720 us|  0.720 us|   72|   72|       no|
        |grp_dct_2d_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_94  |dct_2d_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop  |       67|       67|  0.670 us|  0.670 us|   67|   67|       no|
        +---------------------------------------------------------------------+-----------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       -|      -|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   16|     732|   1084|    -|
|Memory           |        9|    -|     119|     16|    0|
|Multiplexer      |        -|    -|       -|    446|    -|
|Register         |        -|    -|      12|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        9|   16|     863|   1546|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        3|    7|      ~0|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------------------------+-----------------------------------------------------------+---------+----+-----+-----+-----+
    |                               Instance                              |                           Module                          | BRAM_18K| DSP|  FF | LUT | URAM|
    +---------------------------------------------------------------------+-----------------------------------------------------------+---------+----+-----+-----+-----+
    |grp_dct_2d_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_72                |dct_2d_Pipeline_Col_DCT_Loop_DCT_Outer_Loop                |        0|   8|  326|  372|    0|
    |grp_dct_2d_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_42                |dct_2d_Pipeline_Row_DCT_Loop_DCT_Outer_Loop                |        0|   8|  326|  372|    0|
    |grp_dct_2d_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_94  |dct_2d_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop  |        0|   0|   40|  170|    0|
    |grp_dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_66  |dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop  |        0|   0|   40|  170|    0|
    +---------------------------------------------------------------------+-----------------------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                                |                                                           |        0|  16|  732| 1084|    0|
    +---------------------------------------------------------------------+-----------------------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------------------+--------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |        Memory       |                Module                | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------------+--------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |col_inbuf_U          |dct_2d_col_inbuf_RAM_1WNR_AUTO_1R1W   |        7|   0|   0|    0|    64|   16|     1|         1024|
    |dct_coeff_table_0_U  |dct_2d_dct_coeff_table_0_ROM_AUTO_1R  |        0|  14|   2|    0|     8|   14|     1|          112|
    |dct_coeff_table_1_U  |dct_2d_dct_coeff_table_1_ROM_AUTO_1R  |        0|  15|   2|    0|     8|   15|     1|          120|
    |dct_coeff_table_2_U  |dct_2d_dct_coeff_table_2_ROM_AUTO_1R  |        0|  15|   2|    0|     8|   15|     1|          120|
    |dct_coeff_table_3_U  |dct_2d_dct_coeff_table_3_ROM_AUTO_1R  |        0|  15|   2|    0|     8|   15|     1|          120|
    |dct_coeff_table_4_U  |dct_2d_dct_coeff_table_4_ROM_AUTO_1R  |        0|  15|   2|    0|     8|   15|     1|          120|
    |dct_coeff_table_5_U  |dct_2d_dct_coeff_table_5_ROM_AUTO_1R  |        0|  15|   2|    0|     8|   15|     1|          120|
    |dct_coeff_table_6_U  |dct_2d_dct_coeff_table_6_ROM_AUTO_1R  |        0|  15|   2|    0|     8|   15|     1|          120|
    |dct_coeff_table_7_U  |dct_2d_dct_coeff_table_7_ROM_AUTO_1R  |        0|  15|   2|    0|     8|   15|     1|          120|
    |row_outbuf_U         |dct_2d_row_outbuf_RAM_AUTO_1R1W       |        1|   0|   0|    0|    64|   16|     1|         1024|
    |col_outbuf_U         |dct_2d_row_outbuf_RAM_AUTO_1R1W       |        1|   0|   0|    0|    64|   16|     1|         1024|
    +---------------------+--------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                |                                      |        9| 119|  16|    0|   256|  167|    11|         4024|
    +---------------------+--------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                   |  48|          9|    1|          9|
    |col_inbuf_address0          |  14|          3|    6|         18|
    |col_inbuf_ce0               |  14|          3|    1|          3|
    |col_inbuf_ce1               |   9|          2|    1|          2|
    |col_inbuf_ce2               |   9|          2|    1|          2|
    |col_inbuf_ce3               |   9|          2|    1|          2|
    |col_inbuf_ce4               |   9|          2|    1|          2|
    |col_inbuf_ce5               |   9|          2|    1|          2|
    |col_inbuf_ce6               |   9|          2|    1|          2|
    |col_inbuf_ce7               |   9|          2|    1|          2|
    |col_inbuf_we0               |   9|          2|    1|          2|
    |col_outbuf_address0         |  14|          3|    6|         18|
    |col_outbuf_ce0              |  14|          3|    1|          3|
    |col_outbuf_we0              |   9|          2|    1|          2|
    |dct_coeff_table_0_address0  |  14|          3|    3|          9|
    |dct_coeff_table_0_ce0       |  14|          3|    1|          3|
    |dct_coeff_table_1_address0  |  14|          3|    3|          9|
    |dct_coeff_table_1_ce0       |  14|          3|    1|          3|
    |dct_coeff_table_2_address0  |  14|          3|    3|          9|
    |dct_coeff_table_2_ce0       |  14|          3|    1|          3|
    |dct_coeff_table_3_address0  |  14|          3|    3|          9|
    |dct_coeff_table_3_ce0       |  14|          3|    1|          3|
    |dct_coeff_table_4_address0  |  14|          3|    3|          9|
    |dct_coeff_table_4_ce0       |  14|          3|    1|          3|
    |dct_coeff_table_5_address0  |  14|          3|    3|          9|
    |dct_coeff_table_5_ce0       |  14|          3|    1|          3|
    |dct_coeff_table_6_address0  |  14|          3|    3|          9|
    |dct_coeff_table_6_ce0       |  14|          3|    1|          3|
    |dct_coeff_table_7_address0  |  14|          3|    3|          9|
    |dct_coeff_table_7_ce0       |  14|          3|    1|          3|
    |row_outbuf_address0         |  14|          3|    6|         18|
    |row_outbuf_ce0              |  14|          3|    1|          3|
    |row_outbuf_we0              |   9|          2|    1|          2|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       | 446|         95|   64|        188|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------------------------+---+----+-----+-----------+
    |                                       Name                                       | FF| LUT| Bits| Const Bits|
    +----------------------------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                                         |  8|   0|    8|          0|
    |grp_dct_2d_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_72_ap_start_reg                |  1|   0|    1|          0|
    |grp_dct_2d_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_42_ap_start_reg                |  1|   0|    1|          0|
    |grp_dct_2d_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_94_ap_start_reg  |  1|   0|    1|          0|
    |grp_dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_66_ap_start_reg  |  1|   0|    1|          0|
    +----------------------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                             | 12|   0|   12|          0|
    +----------------------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|        dct_2d|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|        dct_2d|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|        dct_2d|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|        dct_2d|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|        dct_2d|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|        dct_2d|  return value|
|in_block_address0   |  out|    6|   ap_memory|      in_block|         array|
|in_block_ce0        |  out|    1|   ap_memory|      in_block|         array|
|in_block_q0         |   in|   16|   ap_memory|      in_block|         array|
|in_block_address1   |  out|    6|   ap_memory|      in_block|         array|
|in_block_ce1        |  out|    1|   ap_memory|      in_block|         array|
|in_block_q1         |   in|   16|   ap_memory|      in_block|         array|
|in_block_address2   |  out|    6|   ap_memory|      in_block|         array|
|in_block_ce2        |  out|    1|   ap_memory|      in_block|         array|
|in_block_q2         |   in|   16|   ap_memory|      in_block|         array|
|in_block_address3   |  out|    6|   ap_memory|      in_block|         array|
|in_block_ce3        |  out|    1|   ap_memory|      in_block|         array|
|in_block_q3         |   in|   16|   ap_memory|      in_block|         array|
|in_block_address4   |  out|    6|   ap_memory|      in_block|         array|
|in_block_ce4        |  out|    1|   ap_memory|      in_block|         array|
|in_block_q4         |   in|   16|   ap_memory|      in_block|         array|
|in_block_address5   |  out|    6|   ap_memory|      in_block|         array|
|in_block_ce5        |  out|    1|   ap_memory|      in_block|         array|
|in_block_q5         |   in|   16|   ap_memory|      in_block|         array|
|in_block_address6   |  out|    6|   ap_memory|      in_block|         array|
|in_block_ce6        |  out|    1|   ap_memory|      in_block|         array|
|in_block_q6         |   in|   16|   ap_memory|      in_block|         array|
|in_block_address7   |  out|    6|   ap_memory|      in_block|         array|
|in_block_ce7        |  out|    1|   ap_memory|      in_block|         array|
|in_block_q7         |   in|   16|   ap_memory|      in_block|         array|
|out_block_address0  |  out|    6|   ap_memory|     out_block|         array|
|out_block_ce0       |  out|    1|   ap_memory|     out_block|         array|
|out_block_we0       |  out|    1|   ap_memory|     out_block|         array|
|out_block_d0        |  out|   16|   ap_memory|     out_block|         array|
+--------------------+-----+-----+------------+--------------+--------------+

