# README #

Implement a FIR filter in verilog. See more details here
https://sites.google.com/view/ananyamukherjeehome/computer-engineering/fir-filter-in-verilog