Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto ab65b8669ae049a09d769f6f66d9732a --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot detect011_test_circuit_behav xil_defaultlib.detect011_test_circuit xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.detect011StateMachineV1
Compiling module xil_defaultlib.detect011Expressions
Compiling module xil_defaultlib.detect011StateMachineV2
Compiling module xil_defaultlib.detect011_test_circuit
Compiling module xil_defaultlib.glbl
Built simulation snapshot detect011_test_circuit_behav
