This is the project file that I have given to myself to work on Verilog to understand the circuits and to check their behavior at the output side.
<br> I have chosen some random circuits or boolean expressions from standard textbooks and solved them to track their behavior.
<br>
