 This is an implementation of a CPU-FPGA heterogeneous computing 3-SAT solver for the Intel HARP Research program. It uses the extreme paralelism of FPGAs to fastly bruteforce a small 3-SAT formula. 
 It uses Intel/Altera OpenCL to FPGA synthesis capabilities.
