Block Name			X	Y		#Block ID
---------------------------
io16_hw_output_stencil_op_hcompute_hw_output_stencil_write_0		7	0		#I0
io16_hw_output_stencil_op_hcompute_hw_output_stencil_write_0$reg4		2	1		#r16
io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0		5	0		#I3
io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0$reg0		4	3		#r4
io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0$reg1		2	3		#r5
io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0$reg2		2	7		#r6
io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0$reg3		2	5		#r7
io1_hw_output_stencil_op_hcompute_hw_output_stencil_write_valid		3	0		#i1
io1_hw_output_stencil_op_hcompute_hw_output_stencil_write_valid$reg5		4	1		#r17
io1in_reset		1	0		#i18
io1in_reset$reg6		6	3		#r19
io1in_reset$reg7		8	3		#r20
op_hcompute_hw_output_stencil$inner_compute$abs_274$is_pos_i2141_i1575		1	6		#p10
op_hcompute_hw_output_stencil$inner_compute$abs_274$mult_i2139_i1461		3	4		#p9
op_hcompute_hw_output_stencil$inner_compute$abs_274$out_mux_i2142_i1269		3	6		#p11
op_hcompute_hw_output_stencil$inner_compute$absd_276_277_278$abs$is_pos_i2147_i1575		5	4		#p14
op_hcompute_hw_output_stencil$inner_compute$absd_276_277_278$abs$mult_i2145_i1461		5	2		#p13
op_hcompute_hw_output_stencil$inner_compute$absd_276_277_278$abs$out_mux_i2148_i1269		3	2		#p15
op_hcompute_hw_output_stencil$inner_compute$absd_276_277_278$sub_i2144_i440		5	6		#p12
op_hcompute_hw_output_stencil$inner_compute$add_hw_input_global_wrapper_stencil_1_273_274_i2138_i1808		1	4		#p8
op_hcompute_hw_output_stencil_port_controller_garnet		7	2		#m2
