<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<?xml-stylesheet href="rptstyle.xsl" type="text/xsl" ?>
<doc>
<text>SmartTime Version 2023.2.0.8</text>
<text>Microsemi Corporation - Microchip Libero Software Release v2023.2 (Version 2023.2.0.8)
Date: Mon Mar 17 14:04:24 2025 </text>
<table>
<header>
</header>
<row>
 <cell>Design</cell>
 <cell>DEFAULT_6BA5ED31DBDDB144872513</cell>
</row>
<row>
 <cell>Family</cell>
 <cell>PolarFireSoC</cell>
</row>
<row>
 <cell>Die</cell>
 <cell>MPFS025T</cell>
</row>
<row>
 <cell>Package</cell>
 <cell>FCVG484</cell>
</row>
<row>
 <cell>Temperature Range</cell>
 <cell>0 - 100 C</cell>
</row>
<row>
 <cell>Voltage Range</cell>
 <cell>0.97 - 1.03 V</cell>
</row>
<row>
 <cell>Speed Grade</cell>
 <cell>STD</cell>
</row>
</table>
<text></text>
<text></text>
<section>
<name>Coverage Summary</name>
<text></text>
<table>
<header>
 <cell>Type of check</cell>
 <cell>Constrained</cell>
 <cell>UnConstrained</cell>
 <cell>Total</cell>
</header>
<row>
 <cell>Setup</cell>
 <cell>        14305</cell>
 <cell>           25</cell>
 <cell>        14330</cell>
</row>
<row>
 <cell>Recovery</cell>
 <cell>         3654</cell>
 <cell>           49</cell>
 <cell>         3703</cell>
</row>
<row>
 <cell>Output Setup</cell>
 <cell>            0</cell>
 <cell>           43</cell>
 <cell>           43</cell>
</row>
<row>
 <cell>Total Setup</cell>
 <cell>        17959</cell>
 <cell>          117</cell>
 <cell>        18076</cell>
</row>
<separator/>
<row>
 <cell>Hold</cell>
 <cell>        14305</cell>
 <cell>           25</cell>
 <cell>        14330</cell>
</row>
<row>
 <cell>Removal</cell>
 <cell>         3654</cell>
 <cell>           49</cell>
 <cell>         3703</cell>
</row>
<row>
 <cell>Output Hold</cell>
 <cell>            0</cell>
 <cell>           43</cell>
 <cell>           43</cell>
</row>
<row>
 <cell>Total Hold</cell>
 <cell>        17959</cell>
 <cell>          117</cell>
 <cell>        18076</cell>
</row>
</table>
<section>
<name>Clock domain: </name>
<text>BVF_RISCV_SUBSYSTEM_inst_0/PF_SOC_MSS_inst_0/I_MSS:SPI_0_CLK_M2F</text>
<text></text>
<table>
<header>
 <cell>Type of check</cell>
 <cell>Constrained</cell>
 <cell>UnConstrained</cell>
 <cell>Total</cell>
</header>
<row>
 <cell>Setup</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Recovery</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Output Setup</cell>
 <cell>            0</cell>
 <cell>            3</cell>
 <cell>            3</cell>
</row>
<row>
 <cell>Total Setup</cell>
 <cell>            0</cell>
 <cell>            3</cell>
 <cell>            3</cell>
</row>
<separator/>
<row>
 <cell>Hold</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Removal</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Output Hold</cell>
 <cell>            0</cell>
 <cell>            3</cell>
 <cell>            3</cell>
</row>
<row>
 <cell>Total Hold</cell>
 <cell>            0</cell>
 <cell>            3</cell>
 <cell>            3</cell>
</row>
</table>
<section>
<name>Enhancement Suggestions</name>
<text></text>
<text> - Clock constraint is missing </text>
<text></text>
<text> - Max output delay constraint missing on ports:</text>
<text>   </text>
<list>
 <item>P9_17</item>
 <item>P9_18</item>
 <item>P9_22</item>
</list>
<text></text>
<text> - Min output delay constraint missing on ports:</text>
<text>   </text>
<list>
 <item>P9_17</item>
 <item>P9_18</item>
 <item>P9_22</item>
</list>
<text></text>
<text></text>
</section>
</section>
<section>
<name>Clock domain: </name>
<text>BVF_RISCV_SUBSYSTEM_inst_0/PF_SOC_MSS_inst_0/I_MSS:SPI_0_CLK_M2F</text>
<text></text>
<table>
<header>
 <cell>Type of check</cell>
 <cell>Constrained</cell>
 <cell>UnConstrained</cell>
 <cell>Total</cell>
</header>
<row>
 <cell>Setup</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Recovery</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Output Setup</cell>
 <cell>            0</cell>
 <cell>            3</cell>
 <cell>            3</cell>
</row>
<row>
 <cell>Total Setup</cell>
 <cell>            0</cell>
 <cell>            3</cell>
 <cell>            3</cell>
</row>
<separator/>
<row>
 <cell>Hold</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Removal</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Output Hold</cell>
 <cell>            0</cell>
 <cell>            3</cell>
 <cell>            3</cell>
</row>
<row>
 <cell>Total Hold</cell>
 <cell>            0</cell>
 <cell>            3</cell>
 <cell>            3</cell>
</row>
</table>
<section>
<name>Enhancement Suggestions</name>
<text></text>
<text> - Clock constraint is missing </text>
<text></text>
<text> - Max output delay constraint missing on ports:</text>
<text>   </text>
<list>
 <item>P9_17</item>
 <item>P9_18</item>
 <item>P9_22</item>
</list>
<text></text>
<text> - Min output delay constraint missing on ports:</text>
<text>   </text>
<list>
 <item>P9_17</item>
 <item>P9_18</item>
 <item>P9_22</item>
</list>
<text></text>
<text></text>
</section>
</section>
<section>
<name>Clock domain: </name>
<text>BVF_RISCV_SUBSYSTEM_inst_0/PF_SOC_MSS_inst_0/I_MSS:SPI_1_CLK_M2F</text>
<text></text>
<table>
<header>
 <cell>Type of check</cell>
 <cell>Constrained</cell>
 <cell>UnConstrained</cell>
 <cell>Total</cell>
</header>
<row>
 <cell>Setup</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Recovery</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Output Setup</cell>
 <cell>            0</cell>
 <cell>            2</cell>
 <cell>            2</cell>
</row>
<row>
 <cell>Total Setup</cell>
 <cell>            0</cell>
 <cell>            2</cell>
 <cell>            2</cell>
</row>
<separator/>
<row>
 <cell>Hold</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Removal</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Output Hold</cell>
 <cell>            0</cell>
 <cell>            2</cell>
 <cell>            2</cell>
</row>
<row>
 <cell>Total Hold</cell>
 <cell>            0</cell>
 <cell>            2</cell>
 <cell>            2</cell>
</row>
</table>
<section>
<name>Enhancement Suggestions</name>
<text></text>
<text> - Clock constraint is missing </text>
<text></text>
<text> - Max output delay constraint missing on ports:</text>
<text>   </text>
<list>
 <item>P9_28</item>
 <item>P9_31</item>
</list>
<text></text>
<text> - Min output delay constraint missing on ports:</text>
<text>   </text>
<list>
 <item>P9_28</item>
 <item>P9_31</item>
</list>
<text></text>
<text></text>
</section>
</section>
<section>
<name>Clock domain: </name>
<text>BVF_RISCV_SUBSYSTEM_inst_0/PF_SOC_MSS_inst_0/I_MSS:SPI_1_CLK_M2F</text>
<text></text>
<table>
<header>
 <cell>Type of check</cell>
 <cell>Constrained</cell>
 <cell>UnConstrained</cell>
 <cell>Total</cell>
</header>
<row>
 <cell>Setup</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Recovery</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Output Setup</cell>
 <cell>            0</cell>
 <cell>            2</cell>
 <cell>            2</cell>
</row>
<row>
 <cell>Total Setup</cell>
 <cell>            0</cell>
 <cell>            2</cell>
 <cell>            2</cell>
</row>
<separator/>
<row>
 <cell>Hold</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Removal</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Output Hold</cell>
 <cell>            0</cell>
 <cell>            2</cell>
 <cell>            2</cell>
</row>
<row>
 <cell>Total Hold</cell>
 <cell>            0</cell>
 <cell>            2</cell>
 <cell>            2</cell>
</row>
</table>
<section>
<name>Enhancement Suggestions</name>
<text></text>
<text> - Clock constraint is missing </text>
<text></text>
<text> - Max output delay constraint missing on ports:</text>
<text>   </text>
<list>
 <item>P9_28</item>
 <item>P9_31</item>
</list>
<text></text>
<text> - Min output delay constraint missing on ports:</text>
<text>   </text>
<list>
 <item>P9_28</item>
 <item>P9_31</item>
</list>
<text></text>
<text></text>
</section>
</section>
<section>
<name>Clock domain: </name>
<text>CLOCKS_AND_RESETS_inst_0/CLK_160MHz_to_CLK_80MHz/CLK_DIV_0/I_CD:Y_DIV</text>
<text></text>
<table>
<header>
 <cell>Type of check</cell>
 <cell>Constrained</cell>
 <cell>UnConstrained</cell>
 <cell>Total</cell>
</header>
<row>
 <cell>Setup</cell>
 <cell>            0</cell>
 <cell>            1</cell>
 <cell>            1</cell>
</row>
<row>
 <cell>Recovery</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Output Setup</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Total Setup</cell>
 <cell>            0</cell>
 <cell>            1</cell>
 <cell>            1</cell>
</row>
<separator/>
<row>
 <cell>Hold</cell>
 <cell>            0</cell>
 <cell>            1</cell>
 <cell>            1</cell>
</row>
<row>
 <cell>Removal</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Output Hold</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Total Hold</cell>
 <cell>            0</cell>
 <cell>            1</cell>
 <cell>            1</cell>
</row>
</table>
<section>
<name>Enhancement Suggestions</name>
<text></text>
<text> - Clock constraint is missing </text>
<text></text>
<text></text>
<text> - Setup unconstrained for the following pin:</text>
<text>   </text>
<list>
 <item>CLOCKS_AND_RESETS_inst_0/GLITCHLESS_MUX_inst_0/GLITCHLESS_MUX_0/I_NGMUX:SEL</item>
</list>
<text></text>
<text> - Hold unconstrained for the following pin:</text>
<text>   </text>
<list>
 <item>CLOCKS_AND_RESETS_inst_0/GLITCHLESS_MUX_inst_0/GLITCHLESS_MUX_0/I_NGMUX:SEL</item>
</list>
<text></text>
</section>
</section>
<section>
<name>Clock domain: </name>
<text>CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT0</text>
<text></text>
<table>
<header>
 <cell>Type of check</cell>
 <cell>Constrained</cell>
 <cell>UnConstrained</cell>
 <cell>Total</cell>
</header>
<row>
 <cell>Setup</cell>
 <cell>           15</cell>
 <cell>            0</cell>
 <cell>           15</cell>
</row>
<row>
 <cell>Recovery</cell>
 <cell>            0</cell>
 <cell>           16</cell>
 <cell>           16</cell>
</row>
<row>
 <cell>Output Setup</cell>
 <cell>            0</cell>
 <cell>            2</cell>
 <cell>            2</cell>
</row>
<row>
 <cell>Total Setup</cell>
 <cell>           15</cell>
 <cell>           18</cell>
 <cell>           33</cell>
</row>
<separator/>
<row>
 <cell>Hold</cell>
 <cell>           15</cell>
 <cell>            0</cell>
 <cell>           15</cell>
</row>
<row>
 <cell>Removal</cell>
 <cell>            0</cell>
 <cell>           16</cell>
 <cell>           16</cell>
</row>
<row>
 <cell>Output Hold</cell>
 <cell>            0</cell>
 <cell>            2</cell>
 <cell>            2</cell>
</row>
<row>
 <cell>Total Hold</cell>
 <cell>           15</cell>
 <cell>           18</cell>
 <cell>           33</cell>
</row>
</table>
<section>
<name>Enhancement Suggestions</name>
<text></text>
<text></text>
<text> - Max output delay constraint missing on ports:</text>
<text>   </text>
<list>
 <item>PHY_RSTn</item>
 <item>USB0_RESETB</item>
</list>
<text></text>
<text> - Min output delay constraint missing on ports:</text>
<text>   </text>
<list>
 <item>PHY_RSTn</item>
 <item>USB0_RESETB</item>
</list>
<text></text>
<text></text>
<text> - Recovery unconstrained for the following pins:</text>
<text>   </text>
<list>
 <item>CLOCKS_AND_RESETS_inst_0/FIC_0_RESET/CORERESET_0/dff_0:ALn</item>
 <item>CLOCKS_AND_RESETS_inst_0/FIC_0_RESET/CORERESET_0/dff_10:ALn</item>
 <item>CLOCKS_AND_RESETS_inst_0/FIC_0_RESET/CORERESET_0/dff_11:ALn</item>
 <item>CLOCKS_AND_RESETS_inst_0/FIC_0_RESET/CORERESET_0/dff_12:ALn</item>
 <item>CLOCKS_AND_RESETS_inst_0/FIC_0_RESET/CORERESET_0/dff_13:ALn</item>
 <item>CLOCKS_AND_RESETS_inst_0/FIC_0_RESET/CORERESET_0/dff_14:ALn</item>
 <item>CLOCKS_AND_RESETS_inst_0/FIC_0_RESET/CORERESET_0/dff_15:ALn</item>
 <item>CLOCKS_AND_RESETS_inst_0/FIC_0_RESET/CORERESET_0/dff_1:ALn</item>
 <item>CLOCKS_AND_RESETS_inst_0/FIC_0_RESET/CORERESET_0/dff_2:ALn</item>
 <item>CLOCKS_AND_RESETS_inst_0/FIC_0_RESET/CORERESET_0/dff_3:ALn</item>
 <item>CLOCKS_AND_RESETS_inst_0/FIC_0_RESET/CORERESET_0/dff_4:ALn</item>
 <item>CLOCKS_AND_RESETS_inst_0/FIC_0_RESET/CORERESET_0/dff_5:ALn</item>
 <item>CLOCKS_AND_RESETS_inst_0/FIC_0_RESET/CORERESET_0/dff_6:ALn</item>
 <item>CLOCKS_AND_RESETS_inst_0/FIC_0_RESET/CORERESET_0/dff_7:ALn</item>
 <item>CLOCKS_AND_RESETS_inst_0/FIC_0_RESET/CORERESET_0/dff_8:ALn</item>
 <item>CLOCKS_AND_RESETS_inst_0/FIC_0_RESET/CORERESET_0/dff_9:ALn</item>
</list>
<text></text>
<text> - Removal unconstrained for the following pins:</text>
<text>   </text>
<list>
 <item>CLOCKS_AND_RESETS_inst_0/FIC_0_RESET/CORERESET_0/dff_0:ALn</item>
 <item>CLOCKS_AND_RESETS_inst_0/FIC_0_RESET/CORERESET_0/dff_10:ALn</item>
 <item>CLOCKS_AND_RESETS_inst_0/FIC_0_RESET/CORERESET_0/dff_11:ALn</item>
 <item>CLOCKS_AND_RESETS_inst_0/FIC_0_RESET/CORERESET_0/dff_12:ALn</item>
 <item>CLOCKS_AND_RESETS_inst_0/FIC_0_RESET/CORERESET_0/dff_13:ALn</item>
 <item>CLOCKS_AND_RESETS_inst_0/FIC_0_RESET/CORERESET_0/dff_14:ALn</item>
 <item>CLOCKS_AND_RESETS_inst_0/FIC_0_RESET/CORERESET_0/dff_15:ALn</item>
 <item>CLOCKS_AND_RESETS_inst_0/FIC_0_RESET/CORERESET_0/dff_1:ALn</item>
 <item>CLOCKS_AND_RESETS_inst_0/FIC_0_RESET/CORERESET_0/dff_2:ALn</item>
 <item>CLOCKS_AND_RESETS_inst_0/FIC_0_RESET/CORERESET_0/dff_3:ALn</item>
 <item>CLOCKS_AND_RESETS_inst_0/FIC_0_RESET/CORERESET_0/dff_4:ALn</item>
 <item>CLOCKS_AND_RESETS_inst_0/FIC_0_RESET/CORERESET_0/dff_5:ALn</item>
 <item>CLOCKS_AND_RESETS_inst_0/FIC_0_RESET/CORERESET_0/dff_6:ALn</item>
 <item>CLOCKS_AND_RESETS_inst_0/FIC_0_RESET/CORERESET_0/dff_7:ALn</item>
 <item>CLOCKS_AND_RESETS_inst_0/FIC_0_RESET/CORERESET_0/dff_8:ALn</item>
 <item>CLOCKS_AND_RESETS_inst_0/FIC_0_RESET/CORERESET_0/dff_9:ALn</item>
</list>
<text></text>
</section>
</section>
<section>
<name>Clock domain: </name>
<text>CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT1</text>
<text></text>
<table>
<header>
 <cell>Type of check</cell>
 <cell>Constrained</cell>
 <cell>UnConstrained</cell>
 <cell>Total</cell>
</header>
<row>
 <cell>Setup</cell>
 <cell>         4935</cell>
 <cell>            0</cell>
 <cell>         4935</cell>
</row>
<row>
 <cell>Recovery</cell>
 <cell>         2136</cell>
 <cell>           16</cell>
 <cell>         2152</cell>
</row>
<row>
 <cell>Output Setup</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Total Setup</cell>
 <cell>         7071</cell>
 <cell>           16</cell>
 <cell>         7087</cell>
</row>
<separator/>
<row>
 <cell>Hold</cell>
 <cell>         4935</cell>
 <cell>            0</cell>
 <cell>         4935</cell>
</row>
<row>
 <cell>Removal</cell>
 <cell>         2136</cell>
 <cell>           16</cell>
 <cell>         2152</cell>
</row>
<row>
 <cell>Output Hold</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Total Hold</cell>
 <cell>         7071</cell>
 <cell>           16</cell>
 <cell>         7087</cell>
</row>
</table>
<section>
<name>Enhancement Suggestions</name>
<text></text>
<text></text>
<text></text>
<text> - Recovery unconstrained for the following pins:</text>
<text>   </text>
<list>
 <item>CLOCKS_AND_RESETS_inst_0/FIC_1_RESET/CORERESET_0/dff_0:ALn</item>
 <item>CLOCKS_AND_RESETS_inst_0/FIC_1_RESET/CORERESET_0/dff_10:ALn</item>
 <item>CLOCKS_AND_RESETS_inst_0/FIC_1_RESET/CORERESET_0/dff_11:ALn</item>
 <item>CLOCKS_AND_RESETS_inst_0/FIC_1_RESET/CORERESET_0/dff_12:ALn</item>
 <item>CLOCKS_AND_RESETS_inst_0/FIC_1_RESET/CORERESET_0/dff_13:ALn</item>
 <item>CLOCKS_AND_RESETS_inst_0/FIC_1_RESET/CORERESET_0/dff_14:ALn</item>
 <item>CLOCKS_AND_RESETS_inst_0/FIC_1_RESET/CORERESET_0/dff_15:ALn</item>
 <item>CLOCKS_AND_RESETS_inst_0/FIC_1_RESET/CORERESET_0/dff_1:ALn</item>
 <item>CLOCKS_AND_RESETS_inst_0/FIC_1_RESET/CORERESET_0/dff_2:ALn</item>
 <item>CLOCKS_AND_RESETS_inst_0/FIC_1_RESET/CORERESET_0/dff_3:ALn</item>
 <item>CLOCKS_AND_RESETS_inst_0/FIC_1_RESET/CORERESET_0/dff_4:ALn</item>
 <item>CLOCKS_AND_RESETS_inst_0/FIC_1_RESET/CORERESET_0/dff_5:ALn</item>
 <item>CLOCKS_AND_RESETS_inst_0/FIC_1_RESET/CORERESET_0/dff_6:ALn</item>
 <item>CLOCKS_AND_RESETS_inst_0/FIC_1_RESET/CORERESET_0/dff_7:ALn</item>
 <item>CLOCKS_AND_RESETS_inst_0/FIC_1_RESET/CORERESET_0/dff_8:ALn</item>
 <item>CLOCKS_AND_RESETS_inst_0/FIC_1_RESET/CORERESET_0/dff_9:ALn</item>
</list>
<text></text>
<text> - Removal unconstrained for the following pins:</text>
<text>   </text>
<list>
 <item>CLOCKS_AND_RESETS_inst_0/FIC_1_RESET/CORERESET_0/dff_0:ALn</item>
 <item>CLOCKS_AND_RESETS_inst_0/FIC_1_RESET/CORERESET_0/dff_10:ALn</item>
 <item>CLOCKS_AND_RESETS_inst_0/FIC_1_RESET/CORERESET_0/dff_11:ALn</item>
 <item>CLOCKS_AND_RESETS_inst_0/FIC_1_RESET/CORERESET_0/dff_12:ALn</item>
 <item>CLOCKS_AND_RESETS_inst_0/FIC_1_RESET/CORERESET_0/dff_13:ALn</item>
 <item>CLOCKS_AND_RESETS_inst_0/FIC_1_RESET/CORERESET_0/dff_14:ALn</item>
 <item>CLOCKS_AND_RESETS_inst_0/FIC_1_RESET/CORERESET_0/dff_15:ALn</item>
 <item>CLOCKS_AND_RESETS_inst_0/FIC_1_RESET/CORERESET_0/dff_1:ALn</item>
 <item>CLOCKS_AND_RESETS_inst_0/FIC_1_RESET/CORERESET_0/dff_2:ALn</item>
 <item>CLOCKS_AND_RESETS_inst_0/FIC_1_RESET/CORERESET_0/dff_3:ALn</item>
 <item>CLOCKS_AND_RESETS_inst_0/FIC_1_RESET/CORERESET_0/dff_4:ALn</item>
 <item>CLOCKS_AND_RESETS_inst_0/FIC_1_RESET/CORERESET_0/dff_5:ALn</item>
 <item>CLOCKS_AND_RESETS_inst_0/FIC_1_RESET/CORERESET_0/dff_6:ALn</item>
 <item>CLOCKS_AND_RESETS_inst_0/FIC_1_RESET/CORERESET_0/dff_7:ALn</item>
 <item>CLOCKS_AND_RESETS_inst_0/FIC_1_RESET/CORERESET_0/dff_8:ALn</item>
 <item>CLOCKS_AND_RESETS_inst_0/FIC_1_RESET/CORERESET_0/dff_9:ALn</item>
</list>
<text></text>
</section>
</section>
<section>
<name>Clock domain: </name>
<text>CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT3</text>
<text></text>
<table>
<header>
 <cell>Type of check</cell>
 <cell>Constrained</cell>
 <cell>UnConstrained</cell>
 <cell>Total</cell>
</header>
<row>
 <cell>Setup</cell>
 <cell>         9355</cell>
 <cell>           23</cell>
 <cell>         9378</cell>
</row>
<row>
 <cell>Recovery</cell>
 <cell>         1518</cell>
 <cell>           17</cell>
 <cell>         1535</cell>
</row>
<row>
 <cell>Output Setup</cell>
 <cell>            0</cell>
 <cell>           29</cell>
 <cell>           29</cell>
</row>
<row>
 <cell>Total Setup</cell>
 <cell>        10873</cell>
 <cell>           69</cell>
 <cell>        10942</cell>
</row>
<separator/>
<row>
 <cell>Hold</cell>
 <cell>         9355</cell>
 <cell>           23</cell>
 <cell>         9378</cell>
</row>
<row>
 <cell>Removal</cell>
 <cell>         1518</cell>
 <cell>           17</cell>
 <cell>         1535</cell>
</row>
<row>
 <cell>Output Hold</cell>
 <cell>            0</cell>
 <cell>           29</cell>
 <cell>           29</cell>
</row>
<row>
 <cell>Total Hold</cell>
 <cell>        10873</cell>
 <cell>           69</cell>
 <cell>        10942</cell>
</row>
</table>
<section>
<name>Enhancement Suggestions</name>
<text></text>
<text> - Max input delay constraint missing on ports:</text>
<text>   </text>
<list>
 <item>P8_PIN31</item>
 <item>P8_PIN32</item>
 <item>P8_PIN33</item>
 <item>P8_PIN34</item>
 <item>P8_PIN35</item>
 <item>P8_PIN36</item>
 <item>P8_PIN37</item>
 <item>P8_PIN38</item>
 <item>P8_PIN39</item>
 <item>P8_PIN40</item>
 <item>P8_PIN41</item>
 <item>P8_PIN42</item>
 <item>P8_PIN43</item>
 <item>P8_PIN44</item>
 <item>P8_PIN45</item>
 <item>P8_PIN46</item>
 <item>P9_PIN12</item>
 <item>P9_PIN15</item>
 <item>P9_PIN23</item>
 <item>P9_PIN25</item>
 <item>P9_PIN27</item>
 <item>P9_PIN30</item>
 <item>P9_PIN41</item>
</list>
<text></text>
<text> - Min input delay constraint missing on ports:</text>
<text>   </text>
<list>
 <item>P8_PIN31</item>
 <item>P8_PIN32</item>
 <item>P8_PIN33</item>
 <item>P8_PIN34</item>
 <item>P8_PIN35</item>
 <item>P8_PIN36</item>
 <item>P8_PIN37</item>
 <item>P8_PIN38</item>
 <item>P8_PIN39</item>
 <item>P8_PIN40</item>
 <item>P8_PIN41</item>
 <item>P8_PIN42</item>
 <item>P8_PIN43</item>
 <item>P8_PIN44</item>
 <item>P8_PIN45</item>
 <item>P8_PIN46</item>
 <item>P9_PIN12</item>
 <item>P9_PIN15</item>
 <item>P9_PIN23</item>
 <item>P9_PIN25</item>
 <item>P9_PIN27</item>
 <item>P9_PIN30</item>
 <item>P9_PIN41</item>
</list>
<text></text>
<text></text>
<text> - Max output delay constraint missing on ports:</text>
<text>   </text>
<list>
 <item>M2_PERST0n</item>
 <item>P8_PIN13_USER_LED_10</item>
 <item>P8_PIN19</item>
 <item>P8_PIN31</item>
 <item>P8_PIN32</item>
 <item>P8_PIN33</item>
 <item>P8_PIN34</item>
 <item>P8_PIN35</item>
 <item>P8_PIN36</item>
 <item>P8_PIN37</item>
 <item>P8_PIN38</item>
 <item>P8_PIN39</item>
 <item>P8_PIN40</item>
 <item>P8_PIN41</item>
 <item>P8_PIN42</item>
 <item>P8_PIN43</item>
 <item>P8_PIN44</item>
 <item>P8_PIN45</item>
 <item>P8_PIN46</item>
 <item>P9_PIN12</item>
 <item>P9_PIN14</item>
 <item>P9_PIN15</item>
 <item>P9_PIN16</item>
 <item>P9_PIN23</item>
 <item>P9_PIN25</item>
 <item>P9_PIN27</item>
 <item>P9_PIN30</item>
 <item>P9_PIN41</item>
 <item>P9_PIN42</item>
</list>
<text></text>
<text> - Min output delay constraint missing on ports:</text>
<text>   </text>
<list>
 <item>M2_PERST0n</item>
 <item>P8_PIN13_USER_LED_10</item>
 <item>P8_PIN19</item>
 <item>P8_PIN31</item>
 <item>P8_PIN32</item>
 <item>P8_PIN33</item>
 <item>P8_PIN34</item>
 <item>P8_PIN35</item>
 <item>P8_PIN36</item>
 <item>P8_PIN37</item>
 <item>P8_PIN38</item>
 <item>P8_PIN39</item>
 <item>P8_PIN40</item>
 <item>P8_PIN41</item>
 <item>P8_PIN42</item>
 <item>P8_PIN43</item>
 <item>P8_PIN44</item>
 <item>P8_PIN45</item>
 <item>P8_PIN46</item>
 <item>P9_PIN12</item>
 <item>P9_PIN14</item>
 <item>P9_PIN15</item>
 <item>P9_PIN16</item>
 <item>P9_PIN23</item>
 <item>P9_PIN25</item>
 <item>P9_PIN27</item>
 <item>P9_PIN30</item>
 <item>P9_PIN41</item>
 <item>P9_PIN42</item>
</list>
<text></text>
<text></text>
<text> - Setup unconstrained for the following pins:</text>
<text>   </text>
<list>
 <item>CAPE_inst_0/P8_GPIO_UPPER_0/CoreGPIO_P8_UPPER_0/CoreGPIO_P8_UPPER_0/xhdl1.GEN_BITS_0_.gpin1:D</item>
 <item>CAPE_inst_0/P8_GPIO_UPPER_0/CoreGPIO_P8_UPPER_0/CoreGPIO_P8_UPPER_0/xhdl1.GEN_BITS_10_.gpin1:D</item>
 <item>CAPE_inst_0/P8_GPIO_UPPER_0/CoreGPIO_P8_UPPER_0/CoreGPIO_P8_UPPER_0/xhdl1.GEN_BITS_11_.gpin1:D</item>
 <item>CAPE_inst_0/P8_GPIO_UPPER_0/CoreGPIO_P8_UPPER_0/CoreGPIO_P8_UPPER_0/xhdl1.GEN_BITS_12_.gpin1:D</item>
 <item>CAPE_inst_0/P8_GPIO_UPPER_0/CoreGPIO_P8_UPPER_0/CoreGPIO_P8_UPPER_0/xhdl1.GEN_BITS_13_.gpin1:D</item>
 <item>CAPE_inst_0/P8_GPIO_UPPER_0/CoreGPIO_P8_UPPER_0/CoreGPIO_P8_UPPER_0/xhdl1.GEN_BITS_14_.gpin1:D</item>
 <item>CAPE_inst_0/P8_GPIO_UPPER_0/CoreGPIO_P8_UPPER_0/CoreGPIO_P8_UPPER_0/xhdl1.GEN_BITS_15_.gpin1:D</item>
 <item>CAPE_inst_0/P8_GPIO_UPPER_0/CoreGPIO_P8_UPPER_0/CoreGPIO_P8_UPPER_0/xhdl1.GEN_BITS_1_.gpin1:D</item>
 <item>CAPE_inst_0/P8_GPIO_UPPER_0/CoreGPIO_P8_UPPER_0/CoreGPIO_P8_UPPER_0/xhdl1.GEN_BITS_2_.gpin1:D</item>
 <item>CAPE_inst_0/P8_GPIO_UPPER_0/CoreGPIO_P8_UPPER_0/CoreGPIO_P8_UPPER_0/xhdl1.GEN_BITS_3_.gpin1:D</item>
 <item>CAPE_inst_0/P8_GPIO_UPPER_0/CoreGPIO_P8_UPPER_0/CoreGPIO_P8_UPPER_0/xhdl1.GEN_BITS_4_.gpin1:D</item>
 <item>CAPE_inst_0/P8_GPIO_UPPER_0/CoreGPIO_P8_UPPER_0/CoreGPIO_P8_UPPER_0/xhdl1.GEN_BITS_5_.gpin1:D</item>
 <item>CAPE_inst_0/P8_GPIO_UPPER_0/CoreGPIO_P8_UPPER_0/CoreGPIO_P8_UPPER_0/xhdl1.GEN_BITS_6_.gpin1:D</item>
 <item>CAPE_inst_0/P8_GPIO_UPPER_0/CoreGPIO_P8_UPPER_0/CoreGPIO_P8_UPPER_0/xhdl1.GEN_BITS_7_.gpin1:D</item>
 <item>CAPE_inst_0/P8_GPIO_UPPER_0/CoreGPIO_P8_UPPER_0/CoreGPIO_P8_UPPER_0/xhdl1.GEN_BITS_8_.gpin1:D</item>
 <item>CAPE_inst_0/P8_GPIO_UPPER_0/CoreGPIO_P8_UPPER_0/CoreGPIO_P8_UPPER_0/xhdl1.GEN_BITS_9_.gpin1:D</item>
 <item>CAPE_inst_0/P9_GPIO_0/CoreGPIO_P9_0/CoreGPIO_P9_0/xhdl1.GEN_BITS_10_.gpin1:D</item>
 <item>CAPE_inst_0/P9_GPIO_0/CoreGPIO_P9_0/CoreGPIO_P9_0/xhdl1.GEN_BITS_12_.gpin1:D</item>
 <item>CAPE_inst_0/P9_GPIO_0/CoreGPIO_P9_0/CoreGPIO_P9_0/xhdl1.GEN_BITS_14_.gpin1:D</item>
 <item>CAPE_inst_0/P9_GPIO_0/CoreGPIO_P9_0/CoreGPIO_P9_0/xhdl1.GEN_BITS_17_.gpin1:D</item>
 <item>CAPE_inst_0/P9_GPIO_0/CoreGPIO_P9_0/CoreGPIO_P9_0/xhdl1.GEN_BITS_19_.gpin1:D</item>
 <item>CAPE_inst_0/P9_GPIO_0/CoreGPIO_P9_0/CoreGPIO_P9_0/xhdl1.GEN_BITS_1_.gpin1:D</item>
 <item>CAPE_inst_0/P9_GPIO_0/CoreGPIO_P9_0/CoreGPIO_P9_0/xhdl1.GEN_BITS_4_.gpin1:D</item>
</list>
<text></text>
<text> - Recovery unconstrained for the following pins:</text>
<text>   </text>
<list>
 <item>CLOCKS_AND_RESETS_inst_0/FIC_3_RESET_0/CORERESET_0/dff_0:ALn</item>
 <item>CLOCKS_AND_RESETS_inst_0/FIC_3_RESET_0/CORERESET_0/dff_10:ALn</item>
 <item>CLOCKS_AND_RESETS_inst_0/FIC_3_RESET_0/CORERESET_0/dff_11:ALn</item>
 <item>CLOCKS_AND_RESETS_inst_0/FIC_3_RESET_0/CORERESET_0/dff_12:ALn</item>
 <item>CLOCKS_AND_RESETS_inst_0/FIC_3_RESET_0/CORERESET_0/dff_13:ALn</item>
 <item>CLOCKS_AND_RESETS_inst_0/FIC_3_RESET_0/CORERESET_0/dff_14:ALn</item>
 <item>CLOCKS_AND_RESETS_inst_0/FIC_3_RESET_0/CORERESET_0/dff_15:ALn</item>
 <item>CLOCKS_AND_RESETS_inst_0/FIC_3_RESET_0/CORERESET_0/dff_15_rep:ALn</item>
 <item>CLOCKS_AND_RESETS_inst_0/FIC_3_RESET_0/CORERESET_0/dff_1:ALn</item>
 <item>CLOCKS_AND_RESETS_inst_0/FIC_3_RESET_0/CORERESET_0/dff_2:ALn</item>
 <item>CLOCKS_AND_RESETS_inst_0/FIC_3_RESET_0/CORERESET_0/dff_3:ALn</item>
 <item>CLOCKS_AND_RESETS_inst_0/FIC_3_RESET_0/CORERESET_0/dff_4:ALn</item>
 <item>CLOCKS_AND_RESETS_inst_0/FIC_3_RESET_0/CORERESET_0/dff_5:ALn</item>
 <item>CLOCKS_AND_RESETS_inst_0/FIC_3_RESET_0/CORERESET_0/dff_6:ALn</item>
 <item>CLOCKS_AND_RESETS_inst_0/FIC_3_RESET_0/CORERESET_0/dff_7:ALn</item>
 <item>CLOCKS_AND_RESETS_inst_0/FIC_3_RESET_0/CORERESET_0/dff_8:ALn</item>
 <item>CLOCKS_AND_RESETS_inst_0/FIC_3_RESET_0/CORERESET_0/dff_9:ALn</item>
</list>
<text></text>
<text> - Hold unconstrained for the following pins:</text>
<text>   </text>
<list>
 <item>CAPE_inst_0/P8_GPIO_UPPER_0/CoreGPIO_P8_UPPER_0/CoreGPIO_P8_UPPER_0/xhdl1.GEN_BITS_0_.gpin1:D</item>
 <item>CAPE_inst_0/P8_GPIO_UPPER_0/CoreGPIO_P8_UPPER_0/CoreGPIO_P8_UPPER_0/xhdl1.GEN_BITS_10_.gpin1:D</item>
 <item>CAPE_inst_0/P8_GPIO_UPPER_0/CoreGPIO_P8_UPPER_0/CoreGPIO_P8_UPPER_0/xhdl1.GEN_BITS_11_.gpin1:D</item>
 <item>CAPE_inst_0/P8_GPIO_UPPER_0/CoreGPIO_P8_UPPER_0/CoreGPIO_P8_UPPER_0/xhdl1.GEN_BITS_12_.gpin1:D</item>
 <item>CAPE_inst_0/P8_GPIO_UPPER_0/CoreGPIO_P8_UPPER_0/CoreGPIO_P8_UPPER_0/xhdl1.GEN_BITS_13_.gpin1:D</item>
 <item>CAPE_inst_0/P8_GPIO_UPPER_0/CoreGPIO_P8_UPPER_0/CoreGPIO_P8_UPPER_0/xhdl1.GEN_BITS_14_.gpin1:D</item>
 <item>CAPE_inst_0/P8_GPIO_UPPER_0/CoreGPIO_P8_UPPER_0/CoreGPIO_P8_UPPER_0/xhdl1.GEN_BITS_15_.gpin1:D</item>
 <item>CAPE_inst_0/P8_GPIO_UPPER_0/CoreGPIO_P8_UPPER_0/CoreGPIO_P8_UPPER_0/xhdl1.GEN_BITS_1_.gpin1:D</item>
 <item>CAPE_inst_0/P8_GPIO_UPPER_0/CoreGPIO_P8_UPPER_0/CoreGPIO_P8_UPPER_0/xhdl1.GEN_BITS_2_.gpin1:D</item>
 <item>CAPE_inst_0/P8_GPIO_UPPER_0/CoreGPIO_P8_UPPER_0/CoreGPIO_P8_UPPER_0/xhdl1.GEN_BITS_3_.gpin1:D</item>
 <item>CAPE_inst_0/P8_GPIO_UPPER_0/CoreGPIO_P8_UPPER_0/CoreGPIO_P8_UPPER_0/xhdl1.GEN_BITS_4_.gpin1:D</item>
 <item>CAPE_inst_0/P8_GPIO_UPPER_0/CoreGPIO_P8_UPPER_0/CoreGPIO_P8_UPPER_0/xhdl1.GEN_BITS_5_.gpin1:D</item>
 <item>CAPE_inst_0/P8_GPIO_UPPER_0/CoreGPIO_P8_UPPER_0/CoreGPIO_P8_UPPER_0/xhdl1.GEN_BITS_6_.gpin1:D</item>
 <item>CAPE_inst_0/P8_GPIO_UPPER_0/CoreGPIO_P8_UPPER_0/CoreGPIO_P8_UPPER_0/xhdl1.GEN_BITS_7_.gpin1:D</item>
 <item>CAPE_inst_0/P8_GPIO_UPPER_0/CoreGPIO_P8_UPPER_0/CoreGPIO_P8_UPPER_0/xhdl1.GEN_BITS_8_.gpin1:D</item>
 <item>CAPE_inst_0/P8_GPIO_UPPER_0/CoreGPIO_P8_UPPER_0/CoreGPIO_P8_UPPER_0/xhdl1.GEN_BITS_9_.gpin1:D</item>
 <item>CAPE_inst_0/P9_GPIO_0/CoreGPIO_P9_0/CoreGPIO_P9_0/xhdl1.GEN_BITS_10_.gpin1:D</item>
 <item>CAPE_inst_0/P9_GPIO_0/CoreGPIO_P9_0/CoreGPIO_P9_0/xhdl1.GEN_BITS_12_.gpin1:D</item>
 <item>CAPE_inst_0/P9_GPIO_0/CoreGPIO_P9_0/CoreGPIO_P9_0/xhdl1.GEN_BITS_14_.gpin1:D</item>
 <item>CAPE_inst_0/P9_GPIO_0/CoreGPIO_P9_0/CoreGPIO_P9_0/xhdl1.GEN_BITS_17_.gpin1:D</item>
 <item>CAPE_inst_0/P9_GPIO_0/CoreGPIO_P9_0/CoreGPIO_P9_0/xhdl1.GEN_BITS_19_.gpin1:D</item>
 <item>CAPE_inst_0/P9_GPIO_0/CoreGPIO_P9_0/CoreGPIO_P9_0/xhdl1.GEN_BITS_1_.gpin1:D</item>
 <item>CAPE_inst_0/P9_GPIO_0/CoreGPIO_P9_0/CoreGPIO_P9_0/xhdl1.GEN_BITS_4_.gpin1:D</item>
</list>
<text></text>
<text> - Removal unconstrained for the following pins:</text>
<text>   </text>
<list>
 <item>CLOCKS_AND_RESETS_inst_0/FIC_3_RESET_0/CORERESET_0/dff_0:ALn</item>
 <item>CLOCKS_AND_RESETS_inst_0/FIC_3_RESET_0/CORERESET_0/dff_10:ALn</item>
 <item>CLOCKS_AND_RESETS_inst_0/FIC_3_RESET_0/CORERESET_0/dff_11:ALn</item>
 <item>CLOCKS_AND_RESETS_inst_0/FIC_3_RESET_0/CORERESET_0/dff_12:ALn</item>
 <item>CLOCKS_AND_RESETS_inst_0/FIC_3_RESET_0/CORERESET_0/dff_13:ALn</item>
 <item>CLOCKS_AND_RESETS_inst_0/FIC_3_RESET_0/CORERESET_0/dff_14:ALn</item>
 <item>CLOCKS_AND_RESETS_inst_0/FIC_3_RESET_0/CORERESET_0/dff_15:ALn</item>
 <item>CLOCKS_AND_RESETS_inst_0/FIC_3_RESET_0/CORERESET_0/dff_15_rep:ALn</item>
 <item>CLOCKS_AND_RESETS_inst_0/FIC_3_RESET_0/CORERESET_0/dff_1:ALn</item>
 <item>CLOCKS_AND_RESETS_inst_0/FIC_3_RESET_0/CORERESET_0/dff_2:ALn</item>
 <item>CLOCKS_AND_RESETS_inst_0/FIC_3_RESET_0/CORERESET_0/dff_3:ALn</item>
 <item>CLOCKS_AND_RESETS_inst_0/FIC_3_RESET_0/CORERESET_0/dff_4:ALn</item>
 <item>CLOCKS_AND_RESETS_inst_0/FIC_3_RESET_0/CORERESET_0/dff_5:ALn</item>
 <item>CLOCKS_AND_RESETS_inst_0/FIC_3_RESET_0/CORERESET_0/dff_6:ALn</item>
 <item>CLOCKS_AND_RESETS_inst_0/FIC_3_RESET_0/CORERESET_0/dff_7:ALn</item>
 <item>CLOCKS_AND_RESETS_inst_0/FIC_3_RESET_0/CORERESET_0/dff_8:ALn</item>
 <item>CLOCKS_AND_RESETS_inst_0/FIC_3_RESET_0/CORERESET_0/dff_9:ALn</item>
</list>
<text></text>
</section>
</section>
<section>
<name>Clock domain: </name>
<text>osc_rc160mhz</text>
<text></text>
<table>
<header>
 <cell>Type of check</cell>
 <cell>Constrained</cell>
 <cell>UnConstrained</cell>
 <cell>Total</cell>
</header>
<row>
 <cell>Setup</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Recovery</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Output Setup</cell>
 <cell>            0</cell>
 <cell>            1</cell>
 <cell>            1</cell>
</row>
<row>
 <cell>Total Setup</cell>
 <cell>            0</cell>
 <cell>            1</cell>
 <cell>            1</cell>
</row>
<separator/>
<row>
 <cell>Hold</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Removal</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Output Hold</cell>
 <cell>            0</cell>
 <cell>            1</cell>
 <cell>            1</cell>
</row>
<row>
 <cell>Total Hold</cell>
 <cell>            0</cell>
 <cell>            1</cell>
 <cell>            1</cell>
</row>
</table>
<section>
<name>Enhancement Suggestions</name>
<text></text>
<text></text>
<text> - Max output delay constraint missing on port:</text>
<text>   </text>
<list>
 <item>ADC_MCLK</item>
</list>
<text></text>
<text> - Min output delay constraint missing on port:</text>
<text>   </text>
<list>
 <item>ADC_MCLK</item>
</list>
<text></text>
<text></text>
</section>
</section>
<section>
<name>Clock domain: </name>
<text>CLOCKS_AND_RESETS_inst_0/TRANSMIT_PLL_0/TRANSMIT_PLL_0/txpll_isnt_0/DIV_CLK</text>
<text></text>
<table>
<header>
 <cell>Type of check</cell>
 <cell>Constrained</cell>
 <cell>UnConstrained</cell>
 <cell>Total</cell>
</header>
<row>
 <cell>Setup</cell>
 <cell>            0</cell>
 <cell>            1</cell>
 <cell>            1</cell>
</row>
<row>
 <cell>Recovery</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Output Setup</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Total Setup</cell>
 <cell>            0</cell>
 <cell>            1</cell>
 <cell>            1</cell>
</row>
<separator/>
<row>
 <cell>Hold</cell>
 <cell>            0</cell>
 <cell>            1</cell>
 <cell>            1</cell>
</row>
<row>
 <cell>Removal</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Output Hold</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Total Hold</cell>
 <cell>            0</cell>
 <cell>            1</cell>
 <cell>            1</cell>
</row>
</table>
<section>
<name>Enhancement Suggestions</name>
<text></text>
<text></text>
<text></text>
<text> - Setup unconstrained for the following pin:</text>
<text>   </text>
<list>
 <item>CLOCKS_AND_RESETS_inst_0/GLITCHLESS_MUX_inst_0/GLITCHLESS_MUX_0/I_NGMUX:SEL</item>
</list>
<text></text>
<text> - Hold unconstrained for the following pin:</text>
<text>   </text>
<list>
 <item>CLOCKS_AND_RESETS_inst_0/GLITCHLESS_MUX_inst_0/GLITCHLESS_MUX_0/I_NGMUX:SEL</item>
</list>
<text></text>
</section>
</section>
<section>
<name>Clock domain: </name>
<text>XCVR_0A_REFCLK_P</text>
<text></text>
<table>
<header>
 <cell>Type of check</cell>
 <cell>Constrained</cell>
 <cell>UnConstrained</cell>
 <cell>Total</cell>
</header>
<row>
 <cell>Setup</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Recovery</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Output Setup</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Total Setup</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<separator/>
<row>
 <cell>Hold</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Removal</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Output Hold</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Total Hold</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
</table>
</section>
<section>
<name>Clock domain: </name>
<text>CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT2</text>
<text></text>
<table>
<header>
 <cell>Type of check</cell>
 <cell>Constrained</cell>
 <cell>UnConstrained</cell>
 <cell>Total</cell>
</header>
<row>
 <cell>Setup</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Recovery</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Output Setup</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Total Setup</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<separator/>
<row>
 <cell>Hold</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Removal</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Output Hold</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Total Hold</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
</table>
</section>
<section>
<name>Clock domain: </name>
<text>CLOCKS_AND_RESETS_inst_0/PF_CCC_ADC_0/PF_CCC_ADC_0/pll_inst_0/OUT0</text>
<text></text>
<table>
<header>
 <cell>Type of check</cell>
 <cell>Constrained</cell>
 <cell>UnConstrained</cell>
 <cell>Total</cell>
</header>
<row>
 <cell>Setup</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Recovery</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Output Setup</cell>
 <cell>            0</cell>
 <cell>            1</cell>
 <cell>            1</cell>
</row>
<row>
 <cell>Total Setup</cell>
 <cell>            0</cell>
 <cell>            1</cell>
 <cell>            1</cell>
</row>
<separator/>
<row>
 <cell>Hold</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Removal</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Output Hold</cell>
 <cell>            0</cell>
 <cell>            1</cell>
 <cell>            1</cell>
</row>
<row>
 <cell>Total Hold</cell>
 <cell>            0</cell>
 <cell>            1</cell>
 <cell>            1</cell>
</row>
</table>
<section>
<name>Enhancement Suggestions</name>
<text></text>
<text></text>
<text> - Max output delay constraint missing on port:</text>
<text>   </text>
<list>
 <item>ADC_MCLK</item>
</list>
<text></text>
<text> - Min output delay constraint missing on port:</text>
<text>   </text>
<list>
 <item>ADC_MCLK</item>
</list>
<text></text>
<text></text>
</section>
</section>
<section>
<name>Input to Output</name>
<table>
<header>
 <cell>Type of check</cell>
 <cell>Constrained</cell>
 <cell>UnConstrained</cell>
 <cell>Total</cell>
</header>
<row>
 <cell>Output Setup</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<separator/>
<row>
 <cell>Output Hold</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
</table>
</section>
</section>
</doc>
