$date
	Thu May 14 10:13:20 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module tff_tb $end
$var wire 1 ! q $end
$var wire 1 " nq $end
$var reg 1 # clk $end
$var reg 1 $ clrn $end
$var reg 1 % prn $end
$var reg 1 & t $end
$scope module tf1 $end
$var wire 1 # clk $end
$var wire 1 $ clrn $end
$var wire 1 " nq $end
$var wire 1 % prn $end
$var wire 1 ! q $end
$var wire 1 & t $end
$var wire 1 ' w1 $end
$var wire 1 ( w2 $end
$var wire 1 ) w3 $end
$var wire 1 * w4 $end
$var wire 1 + w5 $end
$var wire 1 , w6 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1,
0+
0*
1)
1(
1'
1&
0%
1$
1#
0"
1!
$end
#1
1+
0#
#2
0+
1#
#3
1+
0#
#4
0+
1#
#5
1+
0#
#6
0+
1#
#7
1+
0#
#8
0+
1#
#9
1+
0#
#10
0+
1#
#11
1+
0#
#12
0+
1#
#13
1+
0#
#14
0+
1#
#15
1+
0#
#16
0+
1#
#17
1+
0#
#18
0+
1#
#19
1+
0#
#20
0+
1#
#21
1+
0#
#22
0+
1#
#23
1+
0#
