// Node Statistic Information File
// Tool:  ispLEVER Classic 2.1.00.02.49.20
// Design 'new_lab8' created   Thu May 18 22:43:59 2023

// Fmax Logic Level: 2.

// Path: C0_int_Data_i0_i6.Q
//    -> A1_num1_c_3.X1
//    -> g.D.X2

// Signal Name: a.D.X1
// Type: Output_reg
BEGIN a.D.X1
Fanin Number		14
Pterm Number		10
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Input     	reset.BLIF          	0
Fanin Node      	C0_int_Data_i0_i0.Q 	29
Fanin Node      	led_int_Data1_0_.BLIF	3
Fanin Node      	led_int_Data1_1_.BLIF	2
Fanin Node      	led_int_Data1_3_.BLIF	2
Fanin Node      	led_int_Data2_0_.Q  	15
Fanin Node      	led_int_Data2_1_.BLIF	1
Fanin Node      	led_int_Data2_2_.BLIF	0
Fanin Node      	led_int_Data2_3_.BLIF	1
Fanin Node      	A1_num1_c_3.BLIF    	2
Fanin Node      	A1_num1_c_2.BLIF    	3
Fanin Node      	A1_num1_c_1.BLIF    	2
Fanin Node      	A1_scancnt__i1.Q    	2
Fanin Node      	A1_scancnt__i0.Q    	1
END

// Signal Name: a.D.X2
// Type: Output_reg
BEGIN a.D.X2
Fanin Number		5
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Input     	reset.BLIF          	0
Fanin Node      	led_int_Data1_1_.BLIF	2
Fanin Node      	led_int_Data1_2_.BLIF	0
Fanin Node      	A1_scancnt__i1.Q    	2
Fanin Node      	A1_scancnt__i0.Q    	1
END

// Signal Name: a.C
// Type: Output_reg
BEGIN a.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clk.BLIF            	0
END

// Signal Name: a.CE
// Type: Output_reg
BEGIN a.CE
Fanin Number		0
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
END

// Signal Name: b.D.X1
// Type: Output_reg
BEGIN b.D.X1
Fanin Number		14
Pterm Number		10
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Input     	reset.BLIF          	0
Fanin Node      	C0_int_Data_i0_i0.Q 	29
Fanin Node      	led_int_Data1_1_.BLIF	2
Fanin Node      	led_int_Data1_2_.BLIF	0
Fanin Node      	led_int_Data1_3_.BLIF	2
Fanin Node      	led_int_Data2_0_.Q  	15
Fanin Node      	led_int_Data2_1_.BLIF	1
Fanin Node      	led_int_Data2_2_.BLIF	0
Fanin Node      	led_int_Data2_3_.BLIF	1
Fanin Node      	A1_num1_c_3.BLIF    	2
Fanin Node      	A1_num1_c_2.BLIF    	3
Fanin Node      	A1_num1_c_1.BLIF    	2
Fanin Node      	A1_scancnt__i1.Q    	2
Fanin Node      	A1_scancnt__i0.Q    	1
END

// Signal Name: b.D.X2
// Type: Output_reg
BEGIN b.D.X2
Fanin Number		6
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Input     	reset.BLIF          	0
Fanin Node      	led_int_Data1_0_.BLIF	3
Fanin Node      	led_int_Data1_2_.BLIF	0
Fanin Node      	led_int_Data1_3_.BLIF	2
Fanin Node      	A1_scancnt__i1.Q    	2
Fanin Node      	A1_scancnt__i0.Q    	1
END

// Signal Name: b.C
// Type: Output_reg
BEGIN b.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clk.BLIF            	0
END

// Signal Name: b.CE
// Type: Output_reg
BEGIN b.CE
Fanin Number		0
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
END

// Signal Name: c.D
// Type: Output_reg
BEGIN c.D
Fanin Number		15
Pterm Number		9
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Input     	reset.BLIF          	0
Fanin Node      	C0_int_Data_i0_i0.Q 	29
Fanin Node      	led_int_Data1_0_.BLIF	3
Fanin Node      	led_int_Data1_1_.BLIF	2
Fanin Node      	led_int_Data1_2_.BLIF	0
Fanin Node      	led_int_Data1_3_.BLIF	2
Fanin Node      	led_int_Data2_0_.Q  	15
Fanin Node      	led_int_Data2_1_.BLIF	1
Fanin Node      	led_int_Data2_2_.BLIF	0
Fanin Node      	led_int_Data2_3_.BLIF	1
Fanin Node      	A1_num1_c_3.BLIF    	2
Fanin Node      	A1_num1_c_2.BLIF    	3
Fanin Node      	A1_num1_c_1.BLIF    	2
Fanin Node      	A1_scancnt__i1.Q    	2
Fanin Node      	A1_scancnt__i0.Q    	1
END

// Signal Name: c.C
// Type: Output_reg
BEGIN c.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clk.BLIF            	0
END

// Signal Name: c.CE
// Type: Output_reg
BEGIN c.CE
Fanin Number		0
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
END

// Signal Name: d.D
// Type: Output_reg
BEGIN d.D
Fanin Number		15
Pterm Number		15
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Input     	reset.BLIF          	0
Fanin Node      	C0_int_Data_i0_i0.Q 	29
Fanin Node      	led_int_Data1_0_.BLIF	3
Fanin Node      	led_int_Data1_1_.BLIF	2
Fanin Node      	led_int_Data1_2_.BLIF	0
Fanin Node      	led_int_Data1_3_.BLIF	2
Fanin Node      	led_int_Data2_0_.Q  	15
Fanin Node      	led_int_Data2_1_.BLIF	1
Fanin Node      	led_int_Data2_2_.BLIF	0
Fanin Node      	led_int_Data2_3_.BLIF	1
Fanin Node      	A1_num1_c_3.BLIF    	2
Fanin Node      	A1_num1_c_2.BLIF    	3
Fanin Node      	A1_num1_c_1.BLIF    	2
Fanin Node      	A1_scancnt__i1.Q    	2
Fanin Node      	A1_scancnt__i0.Q    	1
END

// Signal Name: d.C
// Type: Output_reg
BEGIN d.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clk.BLIF            	0
END

// Signal Name: d.CE
// Type: Output_reg
BEGIN d.CE
Fanin Number		0
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
END

// Signal Name: e.D
// Type: Output_reg
BEGIN e.D
Fanin Number		15
Pterm Number		10
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Input     	reset.BLIF          	0
Fanin Node      	C0_int_Data_i0_i0.Q 	29
Fanin Node      	led_int_Data1_0_.BLIF	3
Fanin Node      	led_int_Data1_1_.BLIF	2
Fanin Node      	led_int_Data1_2_.BLIF	0
Fanin Node      	led_int_Data1_3_.BLIF	2
Fanin Node      	led_int_Data2_0_.Q  	15
Fanin Node      	led_int_Data2_1_.BLIF	1
Fanin Node      	led_int_Data2_2_.BLIF	0
Fanin Node      	led_int_Data2_3_.BLIF	1
Fanin Node      	A1_num1_c_3.BLIF    	2
Fanin Node      	A1_num1_c_2.BLIF    	3
Fanin Node      	A1_num1_c_1.BLIF    	2
Fanin Node      	A1_scancnt__i1.Q    	2
Fanin Node      	A1_scancnt__i0.Q    	1
END

// Signal Name: e.C
// Type: Output_reg
BEGIN e.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clk.BLIF            	0
END

// Signal Name: e.CE
// Type: Output_reg
BEGIN e.CE
Fanin Number		0
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
END

// Signal Name: f.D
// Type: Output_reg
BEGIN f.D
Fanin Number		15
Pterm Number		10
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Input     	reset.BLIF          	0
Fanin Node      	C0_int_Data_i0_i0.Q 	29
Fanin Node      	led_int_Data1_0_.BLIF	3
Fanin Node      	led_int_Data1_1_.BLIF	2
Fanin Node      	led_int_Data1_2_.BLIF	0
Fanin Node      	led_int_Data1_3_.BLIF	2
Fanin Node      	led_int_Data2_0_.Q  	15
Fanin Node      	led_int_Data2_1_.BLIF	1
Fanin Node      	led_int_Data2_2_.BLIF	0
Fanin Node      	led_int_Data2_3_.BLIF	1
Fanin Node      	A1_num1_c_3.BLIF    	2
Fanin Node      	A1_num1_c_2.BLIF    	3
Fanin Node      	A1_num1_c_1.BLIF    	2
Fanin Node      	A1_scancnt__i1.Q    	2
Fanin Node      	A1_scancnt__i0.Q    	1
END

// Signal Name: f.C
// Type: Output_reg
BEGIN f.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clk.BLIF            	0
END

// Signal Name: f.CE
// Type: Output_reg
BEGIN f.CE
Fanin Number		0
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
END

// Signal Name: g.D.X1
// Type: Output_reg
BEGIN g.D.X1
Fanin Number		15
Pterm Number		10
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Input     	reset.BLIF          	0
Fanin Node      	C0_int_Data_i0_i0.Q 	29
Fanin Node      	led_int_Data1_0_.BLIF	3
Fanin Node      	led_int_Data1_1_.BLIF	2
Fanin Node      	led_int_Data1_2_.BLIF	0
Fanin Node      	led_int_Data1_3_.BLIF	2
Fanin Node      	led_int_Data2_0_.Q  	15
Fanin Node      	led_int_Data2_1_.BLIF	1
Fanin Node      	led_int_Data2_2_.BLIF	0
Fanin Node      	led_int_Data2_3_.BLIF	1
Fanin Node      	A1_num1_c_3.BLIF    	2
Fanin Node      	A1_num1_c_2.BLIF    	3
Fanin Node      	A1_num1_c_1.BLIF    	2
Fanin Node      	A1_scancnt__i1.Q    	2
Fanin Node      	A1_scancnt__i0.Q    	1
END

// Signal Name: g.D.X2
// Type: Output_reg
BEGIN g.D.X2
Fanin Number		4
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Input     	reset.BLIF          	0
Fanin Node      	A1_num1_c_3.BLIF    	2
Fanin Node      	A1_scancnt__i1.Q    	2
Fanin Node      	A1_scancnt__i0.Q    	1
END

// Signal Name: g.C
// Type: Output_reg
BEGIN g.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clk.BLIF            	0
END

// Signal Name: g.CE
// Type: Output_reg
BEGIN g.CE
Fanin Number		0
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
END

// Signal Name: key_out1
// Type: Output
BEGIN key_out1
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	key_out_0_.Q        	1
END

// Signal Name: key_out2
// Type: Output
BEGIN key_out2
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	key_out_1_.Q        	1
END

// Signal Name: key_out3
// Type: Output
BEGIN key_out3
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	key_out_2_.Q        	1
END

// Signal Name: key_out4
// Type: Output
BEGIN key_out4
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	key_out_3_.Q        	1
END

// Signal Name: LED0
// Type: Output
BEGIN LED0
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	led_0_.Q            	8
END

// Signal Name: LED1
// Type: Output
BEGIN LED1
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	led_1_.Q            	8
END

// Signal Name: LED2
// Type: Output
BEGIN LED2
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	led_2_.Q            	8
END

// Signal Name: LED3
// Type: Output
BEGIN LED3
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	led_3_.Q            	8
END

// Signal Name: LED4
// Type: Output
BEGIN LED4
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	led_4_.Q            	1
END

// Signal Name: LEDVCC1.D
// Type: Output_reg
BEGIN LEDVCC1.D
Fanin Number		3
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Input     	reset.BLIF          	0
Fanin Node      	A1_scancnt__i1.Q    	2
Fanin Node      	A1_scancnt__i0.Q    	1
END

// Signal Name: LEDVCC1.C
// Type: Output_reg
BEGIN LEDVCC1.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clk.BLIF            	0
END

// Signal Name: LEDVCC1.CE
// Type: Output_reg
BEGIN LEDVCC1.CE
Fanin Number		0
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
END

// Signal Name: LEDVCC2.D
// Type: Output_reg
BEGIN LEDVCC2.D
Fanin Number		3
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Input     	reset.BLIF          	0
Fanin Node      	A1_scancnt__i1.Q    	2
Fanin Node      	A1_scancnt__i0.Q    	1
END

// Signal Name: LEDVCC2.C
// Type: Output_reg
BEGIN LEDVCC2.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clk.BLIF            	0
END

// Signal Name: LEDVCC2.CE
// Type: Output_reg
BEGIN LEDVCC2.CE
Fanin Number		0
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
END

// Signal Name: LEDVCC3.D
// Type: Output_reg
BEGIN LEDVCC3.D
Fanin Number		3
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Input     	reset.BLIF          	0
Fanin Node      	A1_scancnt__i1.Q    	2
Fanin Node      	A1_scancnt__i0.Q    	1
END

// Signal Name: LEDVCC3.C
// Type: Output_reg
BEGIN LEDVCC3.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clk.BLIF            	0
END

// Signal Name: LEDVCC3.CE
// Type: Output_reg
BEGIN LEDVCC3.CE
Fanin Number		0
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
END

// Signal Name: LEDVCC4.D
// Type: Output_reg
BEGIN LEDVCC4.D
Fanin Number		3
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Input     	reset.BLIF          	0
Fanin Node      	A1_scancnt__i1.Q    	2
Fanin Node      	A1_scancnt__i0.Q    	1
END

// Signal Name: LEDVCC4.C
// Type: Output_reg
BEGIN LEDVCC4.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clk.BLIF            	0
END

// Signal Name: LEDVCC4.CE
// Type: Output_reg
BEGIN LEDVCC4.CE
Fanin Number		0
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
END

// Signal Name: PointTime.D
// Type: Output_reg
BEGIN PointTime.D
Fanin Number		8
Pterm Number		9
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	C0_key_out_i0_i3.Q  	1
Fanin Node      	C0_key_out_i0_i2.Q  	1
Fanin Node      	C0_key_out_i0_i1.Q  	1
Fanin Node      	C0_key_out_i0_i0.Q  	1
Fanin Input     	key_in0.BLIF        	0
Fanin Input     	key_in1.BLIF        	0
Fanin Input     	key_in2.BLIF        	0
Fanin Input     	key_in3.BLIF        	0
END

// Signal Name: PointTime.C
// Type: Output_reg
BEGIN PointTime.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	C0_time10ms_168.Q   	1
END

// Signal Name: PointTime.CE
// Type: Output_reg
BEGIN PointTime.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	PointTime_0.BLIF    	4
END

// Signal Name: PointTime.AP
// Type: Output_reg
BEGIN PointTime.AP
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: led_int_Data1_0_
// Type: Node
BEGIN led_int_Data1_0_
Fanin Number		7
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
Fanin Node      	C0_int_Data_i0_i6.Q 	36
Fanin Node      	C0_int_Data_i0_i5.Q 	36
Fanin Node      	C0_int_Data_i0_i4.Q 	9
Fanin Node      	C0_int_Data_i0_i3.Q 	8
Fanin Node      	C0_int_Data_i0_i2.Q 	9
Fanin Node      	C0_int_Data_i0_i1.Q 	13
END

// Signal Name: led_int_Data1_1_
// Type: Node
BEGIN led_int_Data1_1_
Fanin Number		7
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
Fanin Node      	C0_int_Data_i0_i6.Q 	36
Fanin Node      	C0_int_Data_i0_i5.Q 	36
Fanin Node      	C0_int_Data_i0_i4.Q 	9
Fanin Node      	C0_int_Data_i0_i3.Q 	8
Fanin Node      	C0_int_Data_i0_i2.Q 	9
Fanin Node      	C0_int_Data_i0_i1.Q 	13
END

// Signal Name: led_int_Data1_2_
// Type: Node
BEGIN led_int_Data1_2_
Fanin Number		0
Pterm Number		0
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
END

// Signal Name: led_int_Data1_3_
// Type: Node
BEGIN led_int_Data1_3_
Fanin Number		7
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
Fanin Node      	C0_int_Data_i0_i6.Q 	36
Fanin Node      	C0_int_Data_i0_i5.Q 	36
Fanin Node      	C0_int_Data_i0_i4.Q 	9
Fanin Node      	C0_int_Data_i0_i3.Q 	8
Fanin Node      	C0_int_Data_i0_i2.Q 	9
Fanin Node      	C0_int_Data_i0_i1.Q 	13
END

// Signal Name: led_int_Data2_1_
// Type: Node
BEGIN led_int_Data2_1_
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	C0_led_int_Data2_i4reg.Q	3
END

// Signal Name: led_int_Data2_2_
// Type: Node
BEGIN led_int_Data2_2_
Fanin Number		0
Pterm Number		0
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
END

// Signal Name: led_int_Data2_3_
// Type: Node
BEGIN led_int_Data2_3_
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	C0_led_int_Data2_i4reg.Q	3
END

// Signal Name: C0_timecnt_883_884__i15.T
// Type: Node_reg
BEGIN C0_timecnt_883_884__i15.T
Fanin Number		15
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	C0_timecnt_883_884__i15.Q	2
Fanin Node      	C0_timecnt_883_884__i14.Q	2
Fanin Node      	C0_timecnt_883_884__i13.Q	2
Fanin Node      	C0_timecnt_883_884__i12.Q	1
Fanin Node      	C0_timecnt_883_884__i11.Q	2
Fanin Node      	C0_timecnt_883_884__i10.Q	1
Fanin Node      	C0_timecnt_883_884__i9.Q	2
Fanin Node      	C0_timecnt_883_884__i8.Q	1
Fanin Node      	C0_timecnt_883_884__i7.Q	1
Fanin Node      	C0_timecnt_883_884__i6.Q	2
Fanin Node      	C0_timecnt_883_884__i5.Q	1
Fanin Node      	C0_timecnt_883_884__i4.Q	4
Fanin Node      	C0_timecnt_883_884__i3.Q	3
Fanin Node      	C0_timecnt_883_884__i2.Q	2
Fanin Node      	C0_timecnt_883_884__i1.Q	1
END

// Signal Name: C0_timecnt_883_884__i15.C
// Type: Node_reg
BEGIN C0_timecnt_883_884__i15.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clk.BLIF            	0
END

// Signal Name: C0_timecnt_883_884__i15.AR
// Type: Node_reg
BEGIN C0_timecnt_883_884__i15.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: C0_timecnt_883_884__i14.T
// Type: Node_reg
BEGIN C0_timecnt_883_884__i14.T
Fanin Number		15
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	C0_timecnt_883_884__i15.Q	2
Fanin Node      	C0_timecnt_883_884__i14.Q	2
Fanin Node      	C0_timecnt_883_884__i13.Q	2
Fanin Node      	C0_timecnt_883_884__i12.Q	1
Fanin Node      	C0_timecnt_883_884__i11.Q	2
Fanin Node      	C0_timecnt_883_884__i10.Q	1
Fanin Node      	C0_timecnt_883_884__i9.Q	2
Fanin Node      	C0_timecnt_883_884__i8.Q	1
Fanin Node      	C0_timecnt_883_884__i7.Q	1
Fanin Node      	C0_timecnt_883_884__i6.Q	2
Fanin Node      	C0_timecnt_883_884__i5.Q	1
Fanin Node      	C0_timecnt_883_884__i4.Q	4
Fanin Node      	C0_timecnt_883_884__i3.Q	3
Fanin Node      	C0_timecnt_883_884__i2.Q	2
Fanin Node      	C0_timecnt_883_884__i1.Q	1
END

// Signal Name: C0_timecnt_883_884__i14.C
// Type: Node_reg
BEGIN C0_timecnt_883_884__i14.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clk.BLIF            	0
END

// Signal Name: C0_timecnt_883_884__i14.AR
// Type: Node_reg
BEGIN C0_timecnt_883_884__i14.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: C0_timecnt_883_884__i13.T
// Type: Node_reg
BEGIN C0_timecnt_883_884__i13.T
Fanin Number		15
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	C0_timecnt_883_884__i15.Q	2
Fanin Node      	C0_timecnt_883_884__i14.Q	2
Fanin Node      	C0_timecnt_883_884__i13.Q	2
Fanin Node      	C0_timecnt_883_884__i12.Q	1
Fanin Node      	C0_timecnt_883_884__i11.Q	2
Fanin Node      	C0_timecnt_883_884__i10.Q	1
Fanin Node      	C0_timecnt_883_884__i9.Q	2
Fanin Node      	C0_timecnt_883_884__i8.Q	1
Fanin Node      	C0_timecnt_883_884__i7.Q	1
Fanin Node      	C0_timecnt_883_884__i6.Q	2
Fanin Node      	C0_timecnt_883_884__i5.Q	1
Fanin Node      	C0_timecnt_883_884__i4.Q	4
Fanin Node      	C0_timecnt_883_884__i3.Q	3
Fanin Node      	C0_timecnt_883_884__i2.Q	2
Fanin Node      	C0_timecnt_883_884__i1.Q	1
END

// Signal Name: C0_timecnt_883_884__i13.C
// Type: Node_reg
BEGIN C0_timecnt_883_884__i13.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clk.BLIF            	0
END

// Signal Name: C0_timecnt_883_884__i13.AR
// Type: Node_reg
BEGIN C0_timecnt_883_884__i13.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: C0_timecnt_883_884__i12.T
// Type: Node_reg
BEGIN C0_timecnt_883_884__i12.T
Fanin Number		11
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	C0_timecnt_883_884__i11.Q	2
Fanin Node      	C0_timecnt_883_884__i10.Q	1
Fanin Node      	C0_timecnt_883_884__i9.Q	2
Fanin Node      	C0_timecnt_883_884__i8.Q	1
Fanin Node      	C0_timecnt_883_884__i7.Q	1
Fanin Node      	C0_timecnt_883_884__i6.Q	2
Fanin Node      	C0_timecnt_883_884__i5.Q	1
Fanin Node      	C0_timecnt_883_884__i4.Q	4
Fanin Node      	C0_timecnt_883_884__i3.Q	3
Fanin Node      	C0_timecnt_883_884__i2.Q	2
Fanin Node      	C0_timecnt_883_884__i1.Q	1
END

// Signal Name: C0_timecnt_883_884__i12.C
// Type: Node_reg
BEGIN C0_timecnt_883_884__i12.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clk.BLIF            	0
END

// Signal Name: C0_timecnt_883_884__i12.AR
// Type: Node_reg
BEGIN C0_timecnt_883_884__i12.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: C0_timecnt_883_884__i11.T
// Type: Node_reg
BEGIN C0_timecnt_883_884__i11.T
Fanin Number		15
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	C0_timecnt_883_884__i15.Q	2
Fanin Node      	C0_timecnt_883_884__i14.Q	2
Fanin Node      	C0_timecnt_883_884__i13.Q	2
Fanin Node      	C0_timecnt_883_884__i12.Q	1
Fanin Node      	C0_timecnt_883_884__i11.Q	2
Fanin Node      	C0_timecnt_883_884__i10.Q	1
Fanin Node      	C0_timecnt_883_884__i9.Q	2
Fanin Node      	C0_timecnt_883_884__i8.Q	1
Fanin Node      	C0_timecnt_883_884__i7.Q	1
Fanin Node      	C0_timecnt_883_884__i6.Q	2
Fanin Node      	C0_timecnt_883_884__i5.Q	1
Fanin Node      	C0_timecnt_883_884__i4.Q	4
Fanin Node      	C0_timecnt_883_884__i3.Q	3
Fanin Node      	C0_timecnt_883_884__i2.Q	2
Fanin Node      	C0_timecnt_883_884__i1.Q	1
END

// Signal Name: C0_timecnt_883_884__i11.C
// Type: Node_reg
BEGIN C0_timecnt_883_884__i11.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clk.BLIF            	0
END

// Signal Name: C0_timecnt_883_884__i11.AR
// Type: Node_reg
BEGIN C0_timecnt_883_884__i11.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: C0_timecnt_883_884__i10.T
// Type: Node_reg
BEGIN C0_timecnt_883_884__i10.T
Fanin Number		9
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	C0_timecnt_883_884__i9.Q	2
Fanin Node      	C0_timecnt_883_884__i8.Q	1
Fanin Node      	C0_timecnt_883_884__i7.Q	1
Fanin Node      	C0_timecnt_883_884__i6.Q	2
Fanin Node      	C0_timecnt_883_884__i5.Q	1
Fanin Node      	C0_timecnt_883_884__i4.Q	4
Fanin Node      	C0_timecnt_883_884__i3.Q	3
Fanin Node      	C0_timecnt_883_884__i2.Q	2
Fanin Node      	C0_timecnt_883_884__i1.Q	1
END

// Signal Name: C0_timecnt_883_884__i10.C
// Type: Node_reg
BEGIN C0_timecnt_883_884__i10.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clk.BLIF            	0
END

// Signal Name: C0_timecnt_883_884__i10.AR
// Type: Node_reg
BEGIN C0_timecnt_883_884__i10.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: C0_timecnt_883_884__i9.T
// Type: Node_reg
BEGIN C0_timecnt_883_884__i9.T
Fanin Number		15
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	C0_timecnt_883_884__i15.Q	2
Fanin Node      	C0_timecnt_883_884__i14.Q	2
Fanin Node      	C0_timecnt_883_884__i13.Q	2
Fanin Node      	C0_timecnt_883_884__i12.Q	1
Fanin Node      	C0_timecnt_883_884__i11.Q	2
Fanin Node      	C0_timecnt_883_884__i10.Q	1
Fanin Node      	C0_timecnt_883_884__i9.Q	2
Fanin Node      	C0_timecnt_883_884__i8.Q	1
Fanin Node      	C0_timecnt_883_884__i7.Q	1
Fanin Node      	C0_timecnt_883_884__i6.Q	2
Fanin Node      	C0_timecnt_883_884__i5.Q	1
Fanin Node      	C0_timecnt_883_884__i4.Q	4
Fanin Node      	C0_timecnt_883_884__i3.Q	3
Fanin Node      	C0_timecnt_883_884__i2.Q	2
Fanin Node      	C0_timecnt_883_884__i1.Q	1
END

// Signal Name: C0_timecnt_883_884__i9.C
// Type: Node_reg
BEGIN C0_timecnt_883_884__i9.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clk.BLIF            	0
END

// Signal Name: C0_timecnt_883_884__i9.AR
// Type: Node_reg
BEGIN C0_timecnt_883_884__i9.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: C0_timecnt_883_884__i8.T
// Type: Node_reg
BEGIN C0_timecnt_883_884__i8.T
Fanin Number		7
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	C0_timecnt_883_884__i7.Q	1
Fanin Node      	C0_timecnt_883_884__i6.Q	2
Fanin Node      	C0_timecnt_883_884__i5.Q	1
Fanin Node      	C0_timecnt_883_884__i4.Q	4
Fanin Node      	C0_timecnt_883_884__i3.Q	3
Fanin Node      	C0_timecnt_883_884__i2.Q	2
Fanin Node      	C0_timecnt_883_884__i1.Q	1
END

// Signal Name: C0_timecnt_883_884__i8.C
// Type: Node_reg
BEGIN C0_timecnt_883_884__i8.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clk.BLIF            	0
END

// Signal Name: C0_timecnt_883_884__i8.AR
// Type: Node_reg
BEGIN C0_timecnt_883_884__i8.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: C0_timecnt_883_884__i7.T
// Type: Node_reg
BEGIN C0_timecnt_883_884__i7.T
Fanin Number		6
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	C0_timecnt_883_884__i6.Q	2
Fanin Node      	C0_timecnt_883_884__i5.Q	1
Fanin Node      	C0_timecnt_883_884__i4.Q	4
Fanin Node      	C0_timecnt_883_884__i3.Q	3
Fanin Node      	C0_timecnt_883_884__i2.Q	2
Fanin Node      	C0_timecnt_883_884__i1.Q	1
END

// Signal Name: C0_timecnt_883_884__i7.C
// Type: Node_reg
BEGIN C0_timecnt_883_884__i7.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clk.BLIF            	0
END

// Signal Name: C0_timecnt_883_884__i7.AR
// Type: Node_reg
BEGIN C0_timecnt_883_884__i7.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: C0_timecnt_883_884__i6.T
// Type: Node_reg
BEGIN C0_timecnt_883_884__i6.T
Fanin Number		15
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	C0_timecnt_883_884__i15.Q	2
Fanin Node      	C0_timecnt_883_884__i14.Q	2
Fanin Node      	C0_timecnt_883_884__i13.Q	2
Fanin Node      	C0_timecnt_883_884__i12.Q	1
Fanin Node      	C0_timecnt_883_884__i11.Q	2
Fanin Node      	C0_timecnt_883_884__i10.Q	1
Fanin Node      	C0_timecnt_883_884__i9.Q	2
Fanin Node      	C0_timecnt_883_884__i8.Q	1
Fanin Node      	C0_timecnt_883_884__i7.Q	1
Fanin Node      	C0_timecnt_883_884__i6.Q	2
Fanin Node      	C0_timecnt_883_884__i5.Q	1
Fanin Node      	C0_timecnt_883_884__i4.Q	4
Fanin Node      	C0_timecnt_883_884__i3.Q	3
Fanin Node      	C0_timecnt_883_884__i2.Q	2
Fanin Node      	C0_timecnt_883_884__i1.Q	1
END

// Signal Name: C0_timecnt_883_884__i6.C
// Type: Node_reg
BEGIN C0_timecnt_883_884__i6.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clk.BLIF            	0
END

// Signal Name: C0_timecnt_883_884__i6.AR
// Type: Node_reg
BEGIN C0_timecnt_883_884__i6.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: C0_timecnt_883_884__i5.T.X1
// Type: Node_reg
BEGIN C0_timecnt_883_884__i5.T.X1
Fanin Number		4
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	C0_timecnt_883_884__i4.Q	4
Fanin Node      	C0_timecnt_883_884__i3.Q	3
Fanin Node      	C0_timecnt_883_884__i2.Q	2
Fanin Node      	C0_timecnt_883_884__i1.Q	1
END

// Signal Name: C0_timecnt_883_884__i5.T.X2
// Type: Node_reg
BEGIN C0_timecnt_883_884__i5.T.X2
Fanin Number		15
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	C0_timecnt_883_884__i15.Q	2
Fanin Node      	C0_timecnt_883_884__i14.Q	2
Fanin Node      	C0_timecnt_883_884__i13.Q	2
Fanin Node      	C0_timecnt_883_884__i12.Q	1
Fanin Node      	C0_timecnt_883_884__i11.Q	2
Fanin Node      	C0_timecnt_883_884__i10.Q	1
Fanin Node      	C0_timecnt_883_884__i9.Q	2
Fanin Node      	C0_timecnt_883_884__i8.Q	1
Fanin Node      	C0_timecnt_883_884__i7.Q	1
Fanin Node      	C0_timecnt_883_884__i6.Q	2
Fanin Node      	C0_timecnt_883_884__i5.Q	1
Fanin Node      	C0_timecnt_883_884__i4.Q	4
Fanin Node      	C0_timecnt_883_884__i3.Q	3
Fanin Node      	C0_timecnt_883_884__i2.Q	2
Fanin Node      	C0_timecnt_883_884__i1.Q	1
END

// Signal Name: C0_timecnt_883_884__i5.C
// Type: Node_reg
BEGIN C0_timecnt_883_884__i5.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clk.BLIF            	0
END

// Signal Name: C0_timecnt_883_884__i5.AR
// Type: Node_reg
BEGIN C0_timecnt_883_884__i5.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: C0_timecnt_883_884__i4.D
// Type: Node_reg
BEGIN C0_timecnt_883_884__i4.D
Fanin Number		4
Pterm Number		4
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	C0_timecnt_883_884__i4.Q	4
Fanin Node      	C0_timecnt_883_884__i3.Q	3
Fanin Node      	C0_timecnt_883_884__i2.Q	2
Fanin Node      	C0_timecnt_883_884__i1.Q	1
END

// Signal Name: C0_timecnt_883_884__i4.C
// Type: Node_reg
BEGIN C0_timecnt_883_884__i4.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clk.BLIF            	0
END

// Signal Name: C0_timecnt_883_884__i4.AR
// Type: Node_reg
BEGIN C0_timecnt_883_884__i4.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: C0_timecnt_883_884__i3.D
// Type: Node_reg
BEGIN C0_timecnt_883_884__i3.D
Fanin Number		3
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	C0_timecnt_883_884__i3.Q	3
Fanin Node      	C0_timecnt_883_884__i2.Q	2
Fanin Node      	C0_timecnt_883_884__i1.Q	1
END

// Signal Name: C0_timecnt_883_884__i3.C
// Type: Node_reg
BEGIN C0_timecnt_883_884__i3.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clk.BLIF            	0
END

// Signal Name: C0_timecnt_883_884__i3.AR
// Type: Node_reg
BEGIN C0_timecnt_883_884__i3.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: C0_timecnt_883_884__i2.D
// Type: Node_reg
BEGIN C0_timecnt_883_884__i2.D
Fanin Number		2
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	C0_timecnt_883_884__i2.Q	2
Fanin Node      	C0_timecnt_883_884__i1.Q	1
END

// Signal Name: C0_timecnt_883_884__i2.C
// Type: Node_reg
BEGIN C0_timecnt_883_884__i2.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clk.BLIF            	0
END

// Signal Name: C0_timecnt_883_884__i2.AR
// Type: Node_reg
BEGIN C0_timecnt_883_884__i2.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: C0_timecnt_883_884__i1.D
// Type: Node_reg
BEGIN C0_timecnt_883_884__i1.D
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	C0_timecnt_883_884__i1.Q	1
END

// Signal Name: C0_timecnt_883_884__i1.C
// Type: Node_reg
BEGIN C0_timecnt_883_884__i1.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clk.BLIF            	0
END

// Signal Name: C0_timecnt_883_884__i1.AR
// Type: Node_reg
BEGIN C0_timecnt_883_884__i1.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: C0_time10ms_168.T
// Type: Node_reg
BEGIN C0_time10ms_168.T
Fanin Number		15
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	C0_timecnt_883_884__i15.Q	2
Fanin Node      	C0_timecnt_883_884__i14.Q	2
Fanin Node      	C0_timecnt_883_884__i13.Q	2
Fanin Node      	C0_timecnt_883_884__i12.Q	1
Fanin Node      	C0_timecnt_883_884__i11.Q	2
Fanin Node      	C0_timecnt_883_884__i10.Q	1
Fanin Node      	C0_timecnt_883_884__i9.Q	2
Fanin Node      	C0_timecnt_883_884__i8.Q	1
Fanin Node      	C0_timecnt_883_884__i7.Q	1
Fanin Node      	C0_timecnt_883_884__i6.Q	2
Fanin Node      	C0_timecnt_883_884__i5.Q	1
Fanin Node      	C0_timecnt_883_884__i4.Q	4
Fanin Node      	C0_timecnt_883_884__i3.Q	3
Fanin Node      	C0_timecnt_883_884__i2.Q	2
Fanin Node      	C0_timecnt_883_884__i1.Q	1
END

// Signal Name: C0_time10ms_168.C
// Type: Node_reg
BEGIN C0_time10ms_168.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clk.BLIF            	0
END

// Signal Name: C0_time10ms_168.CE
// Type: Node_reg
BEGIN C0_time10ms_168.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: C0_scanvalue_FSM_i0.D
// Type: Node_reg
BEGIN C0_scanvalue_FSM_i0.D
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	C0_scanvalue_FSM_i1.Q	1
END

// Signal Name: C0_scanvalue_FSM_i0.C
// Type: Node_reg
BEGIN C0_scanvalue_FSM_i0.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	C0_time10ms_168.Q   	1
END

// Signal Name: C0_scanvalue_FSM_i0.AR
// Type: Node_reg
BEGIN C0_scanvalue_FSM_i0.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: C0_scanvalue_FSM_i1.D
// Type: Node_reg
BEGIN C0_scanvalue_FSM_i1.D
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	C0_scanvalue_FSM_i2.Q	1
END

// Signal Name: C0_scanvalue_FSM_i1.C
// Type: Node_reg
BEGIN C0_scanvalue_FSM_i1.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	C0_time10ms_168.Q   	1
END

// Signal Name: C0_scanvalue_FSM_i1.AR
// Type: Node_reg
BEGIN C0_scanvalue_FSM_i1.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: C0_scanvalue_FSM_i2.D
// Type: Node_reg
BEGIN C0_scanvalue_FSM_i2.D
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	C0_scanvalue_FSM_i3.Q	1
END

// Signal Name: C0_scanvalue_FSM_i2.C
// Type: Node_reg
BEGIN C0_scanvalue_FSM_i2.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	C0_time10ms_168.Q   	1
END

// Signal Name: C0_scanvalue_FSM_i2.AR
// Type: Node_reg
BEGIN C0_scanvalue_FSM_i2.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: C0_n21_adj_106
// Type: Node
BEGIN C0_n21_adj_106
Fanin Number		18
Pterm Number		15
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	C0_flag_Cal__i1.Q   	2
Fanin Node      	C0_flag_Cal__i0.Q   	1
Fanin Node      	C0_int_Data0_i0_i3.Q	12
Fanin Node      	C0_int_Data0_i0_i2.Q	14
Fanin Node      	C0_int_Data0_i0_i1.Q	14
Fanin Node      	C0_int_Data0_i0_i0.Q	15
Fanin Node      	C0_int_Data1_i0_i3.Q	22
Fanin Node      	C0_int_Data1_i0_i2.Q	18
Fanin Node      	C0_int_Data1_i0_i1.Q	24
Fanin Node      	C0_int_Data1_i0_i0.Q	18
Fanin Node      	C0_key_out_i0_i3.Q  	1
Fanin Node      	C0_key_out_i0_i2.Q  	1
Fanin Node      	C0_key_out_i0_i1.Q  	1
Fanin Node      	C0_key_out_i0_i0.Q  	1
Fanin Input     	key_in0.BLIF        	0
Fanin Input     	key_in1.BLIF        	0
Fanin Input     	key_in2.BLIF        	0
Fanin Input     	key_in3.BLIF        	0
END

// Signal Name: C0_scanvalue_FSM_i3.D
// Type: Node_reg
BEGIN C0_scanvalue_FSM_i3.D
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	C0_scanvalue_FSM_i0.Q	1
END

// Signal Name: C0_scanvalue_FSM_i3.C
// Type: Node_reg
BEGIN C0_scanvalue_FSM_i3.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	C0_time10ms_168.Q   	1
END

// Signal Name: C0_scanvalue_FSM_i3.AP
// Type: Node_reg
BEGIN C0_scanvalue_FSM_i3.AP
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: C0_flag_Data_i0_i1.D
// Type: Node_reg
BEGIN C0_flag_Data_i0_i1.D
Fanin Number		10
Pterm Number		12
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	C0_flag_Data_i0_i1.Q	12
Fanin Node      	C0_key_out_i0_i3.Q  	1
Fanin Node      	C0_key_out_i0_i2.Q  	1
Fanin Node      	C0_key_out_i0_i1.Q  	1
Fanin Node      	C0_key_out_i0_i0.Q  	1
Fanin Node      	C0_n14_adj_73.BLIF  	1
Fanin Input     	key_in0.BLIF        	0
Fanin Input     	key_in1.BLIF        	0
Fanin Input     	key_in2.BLIF        	0
Fanin Input     	key_in3.BLIF        	0
END

// Signal Name: C0_flag_Data_i0_i1.C
// Type: Node_reg
BEGIN C0_flag_Data_i0_i1.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	C0_time10ms_168.Q   	1
END

// Signal Name: C0_flag_Data_i0_i1.CE
// Type: Node_reg
BEGIN C0_flag_Data_i0_i1.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	C0_flag_Data_i0_i1_0.BLIF	14
END

// Signal Name: C0_flag_Data_i0_i1.AR
// Type: Node_reg
BEGIN C0_flag_Data_i0_i1.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: C0_flag_Data_i0_i0.D
// Type: Node_reg
BEGIN C0_flag_Data_i0_i0.D
Fanin Number		9
Pterm Number		10
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	C0_key_out_i0_i3.Q  	1
Fanin Node      	C0_key_out_i0_i2.Q  	1
Fanin Node      	C0_key_out_i0_i1.Q  	1
Fanin Node      	C0_key_out_i0_i0.Q  	1
Fanin Node      	C0_n14_adj_73.BLIF  	1
Fanin Input     	key_in0.BLIF        	0
Fanin Input     	key_in1.BLIF        	0
Fanin Input     	key_in2.BLIF        	0
Fanin Input     	key_in3.BLIF        	0
END

// Signal Name: C0_flag_Data_i0_i0.C
// Type: Node_reg
BEGIN C0_flag_Data_i0_i0.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	C0_time10ms_168.Q   	1
END

// Signal Name: C0_flag_Data_i0_i0.CE
// Type: Node_reg
BEGIN C0_flag_Data_i0_i0.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	C0_flag_Data_i0_i1_0.BLIF	14
END

// Signal Name: C0_flag_Data_i0_i0.AR
// Type: Node_reg
BEGIN C0_flag_Data_i0_i0.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: C0_flag_Cal__i1.D
// Type: Node_reg
BEGIN C0_flag_Cal__i1.D
Fanin Number		8
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	C0_key_out_i0_i3.Q  	1
Fanin Node      	C0_key_out_i0_i2.Q  	1
Fanin Node      	C0_key_out_i0_i1.Q  	1
Fanin Node      	C0_key_out_i0_i0.Q  	1
Fanin Input     	key_in0.BLIF        	0
Fanin Input     	key_in1.BLIF        	0
Fanin Input     	key_in2.BLIF        	0
Fanin Input     	key_in3.BLIF        	0
END

// Signal Name: C0_flag_Cal__i1.C
// Type: Node_reg
BEGIN C0_flag_Cal__i1.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	C0_time10ms_168.Q   	1
END

// Signal Name: C0_flag_Cal__i1.CE
// Type: Node_reg
BEGIN C0_flag_Cal__i1.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	C0_flag_Cal__i1_0.BLIF	3
END

// Signal Name: C0_flag_Cal__i1.AR
// Type: Node_reg
BEGIN C0_flag_Cal__i1.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: C0_flag_Cal__i0.D
// Type: Node_reg
BEGIN C0_flag_Cal__i0.D
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	key_in1.BLIF        	0
END

// Signal Name: C0_flag_Cal__i0.C
// Type: Node_reg
BEGIN C0_flag_Cal__i0.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	C0_time10ms_168.Q   	1
END

// Signal Name: C0_flag_Cal__i0.CE
// Type: Node_reg
BEGIN C0_flag_Cal__i0.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	C0_flag_Cal__i1_0.BLIF	3
END

// Signal Name: C0_flag_Cal__i0.AR
// Type: Node_reg
BEGIN C0_flag_Cal__i0.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: C0_int_Data0_i0_i3.D
// Type: Node_reg
BEGIN C0_int_Data0_i0_i3.D
Fanin Number		12
Pterm Number		12
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	C0_flag_Data_i0_i1.Q	12
Fanin Node      	C0_flag_Data_i0_i0.Q	10
Fanin Node      	C0_int_Data0_i0_i3.Q	12
Fanin Node      	C0_key_out_i0_i3.Q  	1
Fanin Node      	C0_key_out_i0_i2.Q  	1
Fanin Node      	C0_key_out_i0_i1.Q  	1
Fanin Node      	C0_key_out_i0_i0.Q  	1
Fanin Node      	C0_n14_adj_73.BLIF  	1
Fanin Input     	key_in0.BLIF        	0
Fanin Input     	key_in1.BLIF        	0
Fanin Input     	key_in2.BLIF        	0
Fanin Input     	key_in3.BLIF        	0
END

// Signal Name: C0_int_Data0_i0_i3.C
// Type: Node_reg
BEGIN C0_int_Data0_i0_i3.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	C0_time10ms_168.Q   	1
END

// Signal Name: C0_int_Data0_i0_i3.CE-
// Type: Node_reg
BEGIN C0_int_Data0_i0_i3.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	C0_int_Data0_i0_i3_0.BLIF	17
END

// Signal Name: C0_int_Data0_i0_i3.AR
// Type: Node_reg
BEGIN C0_int_Data0_i0_i3.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: C0_int_Data0_i0_i2.D
// Type: Node_reg
BEGIN C0_int_Data0_i0_i2.D
Fanin Number		12
Pterm Number		14
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	C0_flag_Data_i0_i1.Q	12
Fanin Node      	C0_flag_Data_i0_i0.Q	10
Fanin Node      	C0_int_Data0_i0_i2.Q	14
Fanin Node      	C0_key_out_i0_i3.Q  	1
Fanin Node      	C0_key_out_i0_i2.Q  	1
Fanin Node      	C0_key_out_i0_i1.Q  	1
Fanin Node      	C0_key_out_i0_i0.Q  	1
Fanin Node      	C0_n14_adj_73.BLIF  	1
Fanin Input     	key_in0.BLIF        	0
Fanin Input     	key_in1.BLIF        	0
Fanin Input     	key_in2.BLIF        	0
Fanin Input     	key_in3.BLIF        	0
END

// Signal Name: C0_int_Data0_i0_i2.C
// Type: Node_reg
BEGIN C0_int_Data0_i0_i2.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	C0_time10ms_168.Q   	1
END

// Signal Name: C0_int_Data0_i0_i2.CE-
// Type: Node_reg
BEGIN C0_int_Data0_i0_i2.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	C0_int_Data0_i0_i3_0.BLIF	17
END

// Signal Name: C0_int_Data0_i0_i2.AR
// Type: Node_reg
BEGIN C0_int_Data0_i0_i2.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: C0_int_Data0_i0_i1.D
// Type: Node_reg
BEGIN C0_int_Data0_i0_i1.D
Fanin Number		12
Pterm Number		14
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	C0_flag_Data_i0_i1.Q	12
Fanin Node      	C0_flag_Data_i0_i0.Q	10
Fanin Node      	C0_int_Data0_i0_i1.Q	14
Fanin Node      	C0_key_out_i0_i3.Q  	1
Fanin Node      	C0_key_out_i0_i2.Q  	1
Fanin Node      	C0_key_out_i0_i1.Q  	1
Fanin Node      	C0_key_out_i0_i0.Q  	1
Fanin Node      	C0_n14_adj_73.BLIF  	1
Fanin Input     	key_in0.BLIF        	0
Fanin Input     	key_in1.BLIF        	0
Fanin Input     	key_in2.BLIF        	0
Fanin Input     	key_in3.BLIF        	0
END

// Signal Name: C0_int_Data0_i0_i1.C
// Type: Node_reg
BEGIN C0_int_Data0_i0_i1.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	C0_time10ms_168.Q   	1
END

// Signal Name: C0_int_Data0_i0_i1.CE-
// Type: Node_reg
BEGIN C0_int_Data0_i0_i1.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	C0_int_Data0_i0_i3_0.BLIF	17
END

// Signal Name: C0_int_Data0_i0_i1.AR
// Type: Node_reg
BEGIN C0_int_Data0_i0_i1.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: C0_int_Data0_i0_i0.D
// Type: Node_reg
BEGIN C0_int_Data0_i0_i0.D
Fanin Number		12
Pterm Number		15
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	C0_flag_Data_i0_i1.Q	12
Fanin Node      	C0_flag_Data_i0_i0.Q	10
Fanin Node      	C0_int_Data0_i0_i0.Q	15
Fanin Node      	C0_key_out_i0_i3.Q  	1
Fanin Node      	C0_key_out_i0_i2.Q  	1
Fanin Node      	C0_key_out_i0_i1.Q  	1
Fanin Node      	C0_key_out_i0_i0.Q  	1
Fanin Node      	C0_n14_adj_73.BLIF  	1
Fanin Input     	key_in0.BLIF        	0
Fanin Input     	key_in1.BLIF        	0
Fanin Input     	key_in2.BLIF        	0
Fanin Input     	key_in3.BLIF        	0
END

// Signal Name: C0_int_Data0_i0_i0.C
// Type: Node_reg
BEGIN C0_int_Data0_i0_i0.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	C0_time10ms_168.Q   	1
END

// Signal Name: C0_int_Data0_i0_i0.CE-
// Type: Node_reg
BEGIN C0_int_Data0_i0_i0.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	C0_int_Data0_i0_i3_0.BLIF	17
END

// Signal Name: C0_int_Data0_i0_i0.AR
// Type: Node_reg
BEGIN C0_int_Data0_i0_i0.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: C0_int_Data1_i0_i3.D
// Type: Node_reg
BEGIN C0_int_Data1_i0_i3.D
Fanin Number		12
Pterm Number		22
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	C0_flag_Data_i0_i1.Q	12
Fanin Node      	C0_flag_Data_i0_i0.Q	10
Fanin Node      	C0_int_Data1_i0_i3.Q	22
Fanin Node      	C0_key_out_i0_i3.Q  	1
Fanin Node      	C0_key_out_i0_i2.Q  	1
Fanin Node      	C0_key_out_i0_i1.Q  	1
Fanin Node      	C0_key_out_i0_i0.Q  	1
Fanin Node      	C0_n14_adj_73.BLIF  	1
Fanin Input     	key_in0.BLIF        	0
Fanin Input     	key_in1.BLIF        	0
Fanin Input     	key_in2.BLIF        	0
Fanin Input     	key_in3.BLIF        	0
END

// Signal Name: C0_int_Data1_i0_i3.C
// Type: Node_reg
BEGIN C0_int_Data1_i0_i3.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	C0_time10ms_168.Q   	1
END

// Signal Name: C0_int_Data1_i0_i3.CE-
// Type: Node_reg
BEGIN C0_int_Data1_i0_i3.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	C0_int_Data0_i0_i3_0.BLIF	17
END

// Signal Name: C0_int_Data1_i0_i3.AR
// Type: Node_reg
BEGIN C0_int_Data1_i0_i3.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: C0_int_Data1_i0_i2.D.X1
// Type: Node_reg
BEGIN C0_int_Data1_i0_i2.D.X1
Fanin Number		12
Pterm Number		18
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	C0_flag_Data_i0_i1.Q	12
Fanin Node      	C0_flag_Data_i0_i0.Q	10
Fanin Node      	C0_int_Data1_i0_i2.Q	18
Fanin Node      	C0_key_out_i0_i3.Q  	1
Fanin Node      	C0_key_out_i0_i2.Q  	1
Fanin Node      	C0_key_out_i0_i1.Q  	1
Fanin Node      	C0_key_out_i0_i0.Q  	1
Fanin Node      	C0_n14_adj_73.BLIF  	1
Fanin Input     	key_in0.BLIF        	0
Fanin Input     	key_in1.BLIF        	0
Fanin Input     	key_in2.BLIF        	0
Fanin Input     	key_in3.BLIF        	0
END

// Signal Name: C0_int_Data1_i0_i2.D.X2
// Type: Node_reg
BEGIN C0_int_Data1_i0_i2.D.X2
Fanin Number		2
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	C0_key_out_i0_i3.Q  	1
Fanin Node      	C0_key_out_i0_i0.Q  	1
END

// Signal Name: C0_int_Data1_i0_i2.C
// Type: Node_reg
BEGIN C0_int_Data1_i0_i2.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	C0_time10ms_168.Q   	1
END

// Signal Name: C0_int_Data1_i0_i2.CE-
// Type: Node_reg
BEGIN C0_int_Data1_i0_i2.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	C0_int_Data0_i0_i3_0.BLIF	17
END

// Signal Name: C0_int_Data1_i0_i2.AR
// Type: Node_reg
BEGIN C0_int_Data1_i0_i2.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: C0_int_Data1_i0_i1.D
// Type: Node_reg
BEGIN C0_int_Data1_i0_i1.D
Fanin Number		12
Pterm Number		24
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	C0_flag_Data_i0_i1.Q	12
Fanin Node      	C0_flag_Data_i0_i0.Q	10
Fanin Node      	C0_int_Data1_i0_i1.Q	24
Fanin Node      	C0_key_out_i0_i3.Q  	1
Fanin Node      	C0_key_out_i0_i2.Q  	1
Fanin Node      	C0_key_out_i0_i1.Q  	1
Fanin Node      	C0_key_out_i0_i0.Q  	1
Fanin Node      	C0_n14_adj_73.BLIF  	1
Fanin Input     	key_in0.BLIF        	0
Fanin Input     	key_in1.BLIF        	0
Fanin Input     	key_in2.BLIF        	0
Fanin Input     	key_in3.BLIF        	0
END

// Signal Name: C0_int_Data1_i0_i1.C
// Type: Node_reg
BEGIN C0_int_Data1_i0_i1.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	C0_time10ms_168.Q   	1
END

// Signal Name: C0_int_Data1_i0_i1.CE-
// Type: Node_reg
BEGIN C0_int_Data1_i0_i1.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	C0_int_Data0_i0_i3_0.BLIF	17
END

// Signal Name: C0_int_Data1_i0_i1.AR
// Type: Node_reg
BEGIN C0_int_Data1_i0_i1.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: C0_int_Data1_i0_i0.D.X1
// Type: Node_reg
BEGIN C0_int_Data1_i0_i0.D.X1
Fanin Number		12
Pterm Number		18
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	C0_flag_Data_i0_i1.Q	12
Fanin Node      	C0_flag_Data_i0_i0.Q	10
Fanin Node      	C0_int_Data1_i0_i0.Q	18
Fanin Node      	C0_key_out_i0_i3.Q  	1
Fanin Node      	C0_key_out_i0_i2.Q  	1
Fanin Node      	C0_key_out_i0_i1.Q  	1
Fanin Node      	C0_key_out_i0_i0.Q  	1
Fanin Node      	C0_n14_adj_73.BLIF  	1
Fanin Input     	key_in0.BLIF        	0
Fanin Input     	key_in1.BLIF        	0
Fanin Input     	key_in2.BLIF        	0
Fanin Input     	key_in3.BLIF        	0
END

// Signal Name: C0_int_Data1_i0_i0.D.X2
// Type: Node_reg
BEGIN C0_int_Data1_i0_i0.D.X2
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	C0_key_out_i0_i3.Q  	1
END

// Signal Name: C0_int_Data1_i0_i0.C
// Type: Node_reg
BEGIN C0_int_Data1_i0_i0.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	C0_time10ms_168.Q   	1
END

// Signal Name: C0_int_Data1_i0_i0.CE-
// Type: Node_reg
BEGIN C0_int_Data1_i0_i0.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	C0_int_Data0_i0_i3_0.BLIF	17
END

// Signal Name: C0_int_Data1_i0_i0.AR
// Type: Node_reg
BEGIN C0_int_Data1_i0_i0.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: C0_int_Data_i0_i6.D
// Type: Node_reg
BEGIN C0_int_Data_i0_i6.D
Fanin Number		19
Pterm Number		36
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	C0_flag_Data_i0_i0.Q	10
Fanin Node      	C0_flag_Cal__i1.Q   	2
Fanin Node      	C0_flag_Cal__i0.Q   	1
Fanin Node      	C0_int_Data0_i0_i3.Q	12
Fanin Node      	C0_int_Data0_i0_i2.Q	14
Fanin Node      	C0_int_Data0_i0_i1.Q	14
Fanin Node      	C0_int_Data0_i0_i0.Q	15
Fanin Node      	C0_int_Data1_i0_i3.Q	22
Fanin Node      	C0_int_Data1_i0_i2.Q	18
Fanin Node      	C0_int_Data1_i0_i1.Q	24
Fanin Node      	C0_int_Data1_i0_i0.Q	18
Fanin Node      	C0_key_out_i0_i3.Q  	1
Fanin Node      	C0_key_out_i0_i2.Q  	1
Fanin Node      	C0_key_out_i0_i1.Q  	1
Fanin Node      	C0_key_out_i0_i0.Q  	1
Fanin Input     	key_in0.BLIF        	0
Fanin Input     	key_in1.BLIF        	0
Fanin Input     	key_in2.BLIF        	0
Fanin Input     	key_in3.BLIF        	0
END

// Signal Name: C0_int_Data_i0_i6.C
// Type: Node_reg
BEGIN C0_int_Data_i0_i6.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	C0_time10ms_168.Q   	1
END

// Signal Name: C0_int_Data_i0_i6.CE
// Type: Node_reg
BEGIN C0_int_Data_i0_i6.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	C0_int_Data_i0_i6_0.BLIF	13
END

// Signal Name: C0_int_Data_i0_i6.AR
// Type: Node_reg
BEGIN C0_int_Data_i0_i6.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: C0_int_Data_i0_i5.D
// Type: Node_reg
BEGIN C0_int_Data_i0_i5.D
Fanin Number		19
Pterm Number		36
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	C0_flag_Data_i0_i0.Q	10
Fanin Node      	C0_flag_Cal__i1.Q   	2
Fanin Node      	C0_flag_Cal__i0.Q   	1
Fanin Node      	C0_int_Data0_i0_i3.Q	12
Fanin Node      	C0_int_Data0_i0_i2.Q	14
Fanin Node      	C0_int_Data0_i0_i1.Q	14
Fanin Node      	C0_int_Data0_i0_i0.Q	15
Fanin Node      	C0_int_Data1_i0_i3.Q	22
Fanin Node      	C0_int_Data1_i0_i2.Q	18
Fanin Node      	C0_int_Data1_i0_i1.Q	24
Fanin Node      	C0_int_Data1_i0_i0.Q	18
Fanin Node      	C0_key_out_i0_i3.Q  	1
Fanin Node      	C0_key_out_i0_i2.Q  	1
Fanin Node      	C0_key_out_i0_i1.Q  	1
Fanin Node      	C0_key_out_i0_i0.Q  	1
Fanin Input     	key_in0.BLIF        	0
Fanin Input     	key_in1.BLIF        	0
Fanin Input     	key_in2.BLIF        	0
Fanin Input     	key_in3.BLIF        	0
END

// Signal Name: C0_int_Data_i0_i5.C
// Type: Node_reg
BEGIN C0_int_Data_i0_i5.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	C0_time10ms_168.Q   	1
END

// Signal Name: C0_int_Data_i0_i5.CE
// Type: Node_reg
BEGIN C0_int_Data_i0_i5.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	C0_int_Data_i0_i6_0.BLIF	13
END

// Signal Name: C0_int_Data_i0_i5.AR
// Type: Node_reg
BEGIN C0_int_Data_i0_i5.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: C0_int_Data_i0_i4.D
// Type: Node_reg
BEGIN C0_int_Data_i0_i4.D
Fanin Number		11
Pterm Number		9
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	C0_n21_adj_106.BLIF 	15
Fanin Node      	C0_int_Data0_i0_i3.Q	12
Fanin Node      	C0_int_Data1_i0_i3.Q	22
Fanin Node      	C0_i15.BLIF         	2
Fanin Node      	C0_n6.BLIF          	5
Fanin Node      	C0_i1_adj_32.BLIF   	3
Fanin Node      	C0_i1_adj_1.BLIF    	18
Fanin Node      	C0_i1_adj_7.BLIF    	8
Fanin Node      	C0_n1101.BLIF       	11
Fanin Node      	C0_n3697.BLIF       	1
Fanin Node      	C0_n8_adj_17.BLIF   	13
END

// Signal Name: C0_int_Data_i0_i4.C
// Type: Node_reg
BEGIN C0_int_Data_i0_i4.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	C0_time10ms_168.Q   	1
END

// Signal Name: C0_int_Data_i0_i4.CE
// Type: Node_reg
BEGIN C0_int_Data_i0_i4.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	C0_int_Data_i0_i6_0.BLIF	13
END

// Signal Name: C0_int_Data_i0_i4.AR
// Type: Node_reg
BEGIN C0_int_Data_i0_i4.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: C0_int_Data_i0_i3.D.X1
// Type: Node_reg
BEGIN C0_int_Data_i0_i3.D.X1
Fanin Number		15
Pterm Number		8
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	C0_n21_adj_106.BLIF 	15
Fanin Node      	C0_flag_Data_i0_i0.Q	10
Fanin Node      	C0_int_Data1_i0_i3.Q	22
Fanin Node      	C0_i15.BLIF         	2
Fanin Node      	C0_key_out_i0_i1.Q  	1
Fanin Node      	C0_key_out_i0_i0.Q  	1
Fanin Node      	C0_n15_adj_39.BLIF  	1
Fanin Node      	C0_n6.BLIF          	5
Fanin Node      	C0_i1_adj_32.BLIF   	3
Fanin Node      	C0_i1_adj_1.BLIF    	18
Fanin Node      	C0_i1_adj_7.BLIF    	8
Fanin Node      	C0_n22_adj_51.BLIF  	1
Fanin Node      	C0_n1101.BLIF       	11
Fanin Node      	C0_n6869.BLIF       	2
Fanin Node      	C0_n3697.BLIF       	1
END

// Signal Name: C0_int_Data_i0_i3.D.X2
// Type: Node_reg
BEGIN C0_int_Data_i0_i3.D.X2
Fanin Number		4
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	C0_n21_adj_106.BLIF 	15
Fanin Node      	C0_int_Data0_i0_i3.Q	12
Fanin Node      	C0_n1101.BLIF       	11
Fanin Node      	C0_n3697.BLIF       	1
END

// Signal Name: C0_int_Data_i0_i3.C
// Type: Node_reg
BEGIN C0_int_Data_i0_i3.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	C0_time10ms_168.Q   	1
END

// Signal Name: C0_int_Data_i0_i3.CE
// Type: Node_reg
BEGIN C0_int_Data_i0_i3.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	C0_int_Data_i0_i6_0.BLIF	13
END

// Signal Name: C0_int_Data_i0_i3.AR
// Type: Node_reg
BEGIN C0_int_Data_i0_i3.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: C0_int_Data_i0_i2.D.X1
// Type: Node_reg
BEGIN C0_int_Data_i0_i2.D.X1
Fanin Number		17
Pterm Number		9
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	C0_n21_adj_106.BLIF 	15
Fanin Node      	C0_flag_Data_i0_i0.Q	10
Fanin Node      	C0_int_Data0_i0_i2.Q	14
Fanin Node      	C0_int_Data1_i0_i2.Q	18
Fanin Node      	C0_key_out_i0_i2.Q  	1
Fanin Node      	C0_i15.BLIF         	2
Fanin Node      	C0_key_out_i0_i1.Q  	1
Fanin Node      	C0_key_out_i0_i0.Q  	1
Fanin Node      	C0_n15_adj_39.BLIF  	1
Fanin Node      	C0_i1_adj_32.BLIF   	3
Fanin Node      	C0_i1_adj_7.BLIF    	8
Fanin Node      	C0_n22_adj_51.BLIF  	1
Fanin Node      	C0_n1101.BLIF       	11
Fanin Node      	C0_n5808.BLIF       	1
Fanin Node      	C0_n6926.BLIF       	2
Fanin Node      	C0_n6869.BLIF       	2
Fanin Node      	C0_n3697.BLIF       	1
END

// Signal Name: C0_int_Data_i0_i2.D.X2
// Type: Node_reg
BEGIN C0_int_Data_i0_i2.D.X2
Fanin Number		4
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	C0_n21_adj_106.BLIF 	15
Fanin Node      	C0_n4.BLIF          	3
Fanin Node      	C0_n1101.BLIF       	11
Fanin Node      	C0_n3697.BLIF       	1
END

// Signal Name: C0_int_Data_i0_i2.C
// Type: Node_reg
BEGIN C0_int_Data_i0_i2.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	C0_time10ms_168.Q   	1
END

// Signal Name: C0_int_Data_i0_i2.CE
// Type: Node_reg
BEGIN C0_int_Data_i0_i2.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	C0_int_Data_i0_i6_0.BLIF	13
END

// Signal Name: C0_int_Data_i0_i2.AR
// Type: Node_reg
BEGIN C0_int_Data_i0_i2.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: C0_int_Data_i0_i1.D
// Type: Node_reg
BEGIN C0_int_Data_i0_i1.D
Fanin Number		18
Pterm Number		13
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	C0_n21_adj_106.BLIF 	15
Fanin Node      	C0_flag_Data_i0_i0.Q	10
Fanin Node      	C0_int_Data0_i0_i1.Q	14
Fanin Node      	C0_int_Data0_i0_i0.Q	15
Fanin Node      	C0_int_Data1_i0_i1.Q	24
Fanin Node      	C0_int_Data1_i0_i0.Q	18
Fanin Node      	C0_key_out_i0_i3.Q  	1
Fanin Node      	C0_key_out_i0_i2.Q  	1
Fanin Node      	C0_i15.BLIF         	2
Fanin Node      	C0_key_out_i0_i1.Q  	1
Fanin Node      	C0_key_out_i0_i0.Q  	1
Fanin Node      	C0_i1_adj_32.BLIF   	3
Fanin Node      	C0_n1101.BLIF       	11
Fanin Node      	C0_n3697.BLIF       	1
Fanin Input     	key_in0.BLIF        	0
Fanin Input     	key_in1.BLIF        	0
Fanin Input     	key_in2.BLIF        	0
Fanin Input     	key_in3.BLIF        	0
END

// Signal Name: C0_int_Data_i0_i1.C
// Type: Node_reg
BEGIN C0_int_Data_i0_i1.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	C0_time10ms_168.Q   	1
END

// Signal Name: C0_int_Data_i0_i1.CE
// Type: Node_reg
BEGIN C0_int_Data_i0_i1.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	C0_int_Data_i0_i6_0.BLIF	13
END

// Signal Name: C0_int_Data_i0_i1.AR
// Type: Node_reg
BEGIN C0_int_Data_i0_i1.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: C0_int_Data_i0_i0.D
// Type: Node_reg
BEGIN C0_int_Data_i0_i0.D
Fanin Number		11
Pterm Number		29
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	C0_flag_Data_i0_i0.Q	10
Fanin Node      	C0_int_Data0_i0_i0.Q	15
Fanin Node      	C0_int_Data1_i0_i0.Q	18
Fanin Node      	C0_key_out_i0_i3.Q  	1
Fanin Node      	C0_key_out_i0_i2.Q  	1
Fanin Node      	C0_key_out_i0_i1.Q  	1
Fanin Node      	C0_key_out_i0_i0.Q  	1
Fanin Input     	key_in0.BLIF        	0
Fanin Input     	key_in1.BLIF        	0
Fanin Input     	key_in2.BLIF        	0
Fanin Input     	key_in3.BLIF        	0
END

// Signal Name: C0_int_Data_i0_i0.C
// Type: Node_reg
BEGIN C0_int_Data_i0_i0.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	C0_time10ms_168.Q   	1
END

// Signal Name: C0_int_Data_i0_i0.CE
// Type: Node_reg
BEGIN C0_int_Data_i0_i0.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	C0_int_Data_i0_i6_0.BLIF	13
END

// Signal Name: C0_int_Data_i0_i0.AR
// Type: Node_reg
BEGIN C0_int_Data_i0_i0.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: C0_key_out_i0_i3.D
// Type: Node_reg
BEGIN C0_key_out_i0_i3.D
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	C0_scanvalue_FSM_i0.Q	1
END

// Signal Name: C0_key_out_i0_i3.C
// Type: Node_reg
BEGIN C0_key_out_i0_i3.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	C0_time10ms_168.Q   	1
END

// Signal Name: C0_key_out_i0_i3.CE
// Type: Node_reg
BEGIN C0_key_out_i0_i3.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: C0_key_out_i0_i2.D
// Type: Node_reg
BEGIN C0_key_out_i0_i2.D
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	C0_scanvalue_FSM_i1.Q	1
END

// Signal Name: C0_key_out_i0_i2.C
// Type: Node_reg
BEGIN C0_key_out_i0_i2.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	C0_time10ms_168.Q   	1
END

// Signal Name: C0_key_out_i0_i2.CE
// Type: Node_reg
BEGIN C0_key_out_i0_i2.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: C0_i15
// Type: Node
BEGIN C0_i15
Fanin Number		2
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	C0_int_Data0_i0_i0.Q	15
Fanin Node      	C0_int_Data1_i0_i0.Q	18
END

// Signal Name: C0_key_out_i0_i1.D
// Type: Node_reg
BEGIN C0_key_out_i0_i1.D
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	C0_scanvalue_FSM_i2.Q	1
END

// Signal Name: C0_key_out_i0_i1.C
// Type: Node_reg
BEGIN C0_key_out_i0_i1.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	C0_time10ms_168.Q   	1
END

// Signal Name: C0_key_out_i0_i1.CE
// Type: Node_reg
BEGIN C0_key_out_i0_i1.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: C0_key_out_i0_i0.D
// Type: Node_reg
BEGIN C0_key_out_i0_i0.D
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	C0_scanvalue_FSM_i3.Q	1
END

// Signal Name: C0_key_out_i0_i0.C
// Type: Node_reg
BEGIN C0_key_out_i0_i0.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	C0_time10ms_168.Q   	1
END

// Signal Name: C0_key_out_i0_i0.CE
// Type: Node_reg
BEGIN C0_key_out_i0_i0.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: C0_led_int_Data2_i4reg.D.X1
// Type: Node_reg
BEGIN C0_led_int_Data2_i4reg.D.X1
Fanin Number		9
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	C0_flag_Data_i0_i0.Q	10
Fanin Node      	C0_key_out_i0_i3.Q  	1
Fanin Node      	C0_key_out_i0_i2.Q  	1
Fanin Node      	C0_key_out_i0_i1.Q  	1
Fanin Node      	C0_key_out_i0_i0.Q  	1
Fanin Input     	key_in0.BLIF        	0
Fanin Input     	key_in1.BLIF        	0
Fanin Input     	key_in2.BLIF        	0
Fanin Input     	key_in3.BLIF        	0
END

// Signal Name: C0_led_int_Data2_i4reg.D.X2
// Type: Node_reg
BEGIN C0_led_int_Data2_i4reg.D.X2
Fanin Number		10
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	C0_flag_Cal__i1.Q   	2
Fanin Node      	C0_flag_Cal__i0.Q   	1
Fanin Node      	C0_key_out_i0_i3.Q  	1
Fanin Node      	C0_key_out_i0_i2.Q  	1
Fanin Node      	C0_key_out_i0_i1.Q  	1
Fanin Node      	C0_key_out_i0_i0.Q  	1
Fanin Input     	key_in0.BLIF        	0
Fanin Input     	key_in1.BLIF        	0
Fanin Input     	key_in2.BLIF        	0
Fanin Input     	key_in3.BLIF        	0
END

// Signal Name: C0_led_int_Data2_i4reg.C
// Type: Node_reg
BEGIN C0_led_int_Data2_i4reg.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	C0_time10ms_168.Q   	1
END

// Signal Name: C0_led_int_Data2_i4reg.CE
// Type: Node_reg
BEGIN C0_led_int_Data2_i4reg.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	C0_led_int_Data2_i4reg_0.BLIF	13
END

// Signal Name: C0_led_int_Data2_i4reg.AP
// Type: Node_reg
BEGIN C0_led_int_Data2_i4reg.AP
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: led_int_Data2_0_.D
// Type: Node_reg
BEGIN led_int_Data2_0_.D
Fanin Number		17
Pterm Number		15
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	C0_flag_Cal__i1.Q   	2
Fanin Node      	C0_int_Data0_i0_i3.Q	12
Fanin Node      	C0_int_Data0_i0_i2.Q	14
Fanin Node      	C0_int_Data0_i0_i1.Q	14
Fanin Node      	C0_int_Data0_i0_i0.Q	15
Fanin Node      	C0_int_Data1_i0_i3.Q	22
Fanin Node      	C0_int_Data1_i0_i2.Q	18
Fanin Node      	C0_int_Data1_i0_i1.Q	24
Fanin Node      	C0_int_Data1_i0_i0.Q	18
Fanin Node      	C0_key_out_i0_i3.Q  	1
Fanin Node      	C0_key_out_i0_i2.Q  	1
Fanin Node      	C0_key_out_i0_i1.Q  	1
Fanin Node      	C0_key_out_i0_i0.Q  	1
Fanin Input     	key_in0.BLIF        	0
Fanin Input     	key_in1.BLIF        	0
Fanin Input     	key_in2.BLIF        	0
Fanin Input     	key_in3.BLIF        	0
END

// Signal Name: led_int_Data2_0_.C
// Type: Node_reg
BEGIN led_int_Data2_0_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	C0_time10ms_168.Q   	1
END

// Signal Name: led_int_Data2_0_.CE
// Type: Node_reg
BEGIN led_int_Data2_0_.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	C0_led_int_Data2_i4reg_0.BLIF	13
END

// Signal Name: led_int_Data2_0_.AR
// Type: Node_reg
BEGIN led_int_Data2_0_.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: C0_n15_adj_39
// Type: Node
BEGIN C0_n15_adj_39
Fanin Number		8
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	C0_key_out_i0_i3.Q  	1
Fanin Node      	C0_key_out_i0_i2.Q  	1
Fanin Node      	C0_key_out_i0_i1.Q  	1
Fanin Node      	C0_key_out_i0_i0.Q  	1
Fanin Input     	key_in0.BLIF        	0
Fanin Input     	key_in1.BLIF        	0
Fanin Input     	key_in2.BLIF        	0
Fanin Input     	key_in3.BLIF        	0
END

// Signal Name: C0_n6.X1
// Type: Node
BEGIN C0_n6.X1
Fanin Number		6
Pterm Number		5
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	C0_int_Data0_i0_i2.Q	14
Fanin Node      	C0_int_Data0_i0_i1.Q	14
Fanin Node      	C0_int_Data0_i0_i0.Q	15
Fanin Node      	C0_int_Data1_i0_i2.Q	18
Fanin Node      	C0_int_Data1_i0_i1.Q	24
Fanin Node      	C0_int_Data1_i0_i0.Q	18
END

// Signal Name: C0_n6.X2
// Type: Node
BEGIN C0_n6.X2
Fanin Number		2
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	C0_int_Data0_i0_i2.Q	14
Fanin Node      	C0_int_Data1_i0_i2.Q	18
END

// Signal Name: C0_i1_adj_32.X1
// Type: Node
BEGIN C0_i1_adj_32.X1
Fanin Number		3
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	C0_int_Data0_i0_i0.Q	15
Fanin Node      	C0_int_Data1_i0_i1.Q	24
Fanin Node      	C0_int_Data1_i0_i0.Q	18
END

// Signal Name: C0_i1_adj_32.X2
// Type: Node
BEGIN C0_i1_adj_32.X2
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	C0_int_Data0_i0_i1.Q	14
END

// Signal Name: C0_i1_adj_1.X1
// Type: Node
BEGIN C0_i1_adj_1.X1
Fanin Number		7
Pterm Number		18
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	C0_int_Data0_i0_i2.Q	14
Fanin Node      	C0_int_Data0_i0_i1.Q	14
Fanin Node      	C0_int_Data0_i0_i0.Q	15
Fanin Node      	C0_int_Data1_i0_i3.Q	22
Fanin Node      	C0_int_Data1_i0_i2.Q	18
Fanin Node      	C0_int_Data1_i0_i1.Q	24
Fanin Node      	C0_int_Data1_i0_i0.Q	18
END

// Signal Name: C0_i1_adj_1.X2
// Type: Node
BEGIN C0_i1_adj_1.X2
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	C0_int_Data0_i0_i3.Q	12
END

// Signal Name: C0_i1_adj_7.X1
// Type: Node
BEGIN C0_i1_adj_7.X1
Fanin Number		5
Pterm Number		8
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	C0_int_Data0_i0_i1.Q	14
Fanin Node      	C0_int_Data0_i0_i0.Q	15
Fanin Node      	C0_int_Data1_i0_i2.Q	18
Fanin Node      	C0_int_Data1_i0_i1.Q	24
Fanin Node      	C0_int_Data1_i0_i0.Q	18
END

// Signal Name: C0_i1_adj_7.X2
// Type: Node
BEGIN C0_i1_adj_7.X2
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	C0_int_Data0_i0_i2.Q	14
END

// Signal Name: C0_n22_adj_51
// Type: Node
BEGIN C0_n22_adj_51
Fanin Number		6
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	C0_key_out_i0_i3.Q  	1
Fanin Node      	C0_key_out_i0_i2.Q  	1
Fanin Input     	key_in0.BLIF        	0
Fanin Input     	key_in1.BLIF        	0
Fanin Input     	key_in2.BLIF        	0
Fanin Input     	key_in3.BLIF        	0
END

// Signal Name: C0_n4
// Type: Node
BEGIN C0_n4
Fanin Number		4
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	C0_int_Data0_i0_i1.Q	14
Fanin Node      	C0_int_Data0_i0_i0.Q	15
Fanin Node      	C0_int_Data1_i0_i1.Q	24
Fanin Node      	C0_int_Data1_i0_i0.Q	18
END

// Signal Name: C0_n1101
// Type: Node
BEGIN C0_n1101
Fanin Number		9
Pterm Number		11
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	C0_flag_Data_i0_i0.Q	10
Fanin Node      	C0_key_out_i0_i3.Q  	1
Fanin Node      	C0_key_out_i0_i2.Q  	1
Fanin Node      	C0_key_out_i0_i1.Q  	1
Fanin Node      	C0_key_out_i0_i0.Q  	1
Fanin Input     	key_in0.BLIF        	0
Fanin Input     	key_in1.BLIF        	0
Fanin Input     	key_in2.BLIF        	0
Fanin Input     	key_in3.BLIF        	0
END

// Signal Name: C0_n5808
// Type: Node
BEGIN C0_n5808
Fanin Number		5
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	C0_key_out_i0_i3.Q  	1
Fanin Input     	key_in0.BLIF        	0
Fanin Input     	key_in1.BLIF        	0
Fanin Input     	key_in2.BLIF        	0
Fanin Input     	key_in3.BLIF        	0
END

// Signal Name: C0_n14_adj_73
// Type: Node
BEGIN C0_n14_adj_73
Fanin Number		4
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	key_in0.BLIF        	0
Fanin Input     	key_in1.BLIF        	0
Fanin Input     	key_in2.BLIF        	0
Fanin Input     	key_in3.BLIF        	0
END

// Signal Name: C0_n6926
// Type: Node
BEGIN C0_n6926
Fanin Number		6
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	C0_key_out_i0_i3.Q  	1
Fanin Node      	C0_key_out_i0_i2.Q  	1
Fanin Input     	key_in0.BLIF        	0
Fanin Input     	key_in1.BLIF        	0
Fanin Input     	key_in2.BLIF        	0
Fanin Input     	key_in3.BLIF        	0
END

// Signal Name: C0_n6869
// Type: Node
BEGIN C0_n6869
Fanin Number		6
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	C0_key_out_i0_i3.Q  	1
Fanin Node      	C0_key_out_i0_i2.Q  	1
Fanin Input     	key_in0.BLIF        	0
Fanin Input     	key_in1.BLIF        	0
Fanin Input     	key_in2.BLIF        	0
Fanin Input     	key_in3.BLIF        	0
END

// Signal Name: C0_n3697
// Type: Node
BEGIN C0_n3697
Fanin Number		10
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	C0_flag_Cal__i1.Q   	2
Fanin Node      	C0_flag_Cal__i0.Q   	1
Fanin Node      	C0_key_out_i0_i3.Q  	1
Fanin Node      	C0_key_out_i0_i2.Q  	1
Fanin Node      	C0_key_out_i0_i1.Q  	1
Fanin Node      	C0_key_out_i0_i0.Q  	1
Fanin Input     	key_in0.BLIF        	0
Fanin Input     	key_in1.BLIF        	0
Fanin Input     	key_in2.BLIF        	0
Fanin Input     	key_in3.BLIF        	0
END

// Signal Name: C0_n8_adj_17.X1
// Type: Node
BEGIN C0_n8_adj_17.X1
Fanin Number		8
Pterm Number		13
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	C0_int_Data0_i0_i3.Q	12
Fanin Node      	C0_int_Data0_i0_i2.Q	14
Fanin Node      	C0_int_Data0_i0_i1.Q	14
Fanin Node      	C0_int_Data0_i0_i0.Q	15
Fanin Node      	C0_int_Data1_i0_i3.Q	22
Fanin Node      	C0_int_Data1_i0_i2.Q	18
Fanin Node      	C0_int_Data1_i0_i1.Q	24
Fanin Node      	C0_int_Data1_i0_i0.Q	18
END

// Signal Name: C0_n8_adj_17.X2
// Type: Node
BEGIN C0_n8_adj_17.X2
Fanin Number		2
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	C0_int_Data0_i0_i3.Q	12
Fanin Node      	C0_int_Data1_i0_i3.Q	22
END

// Signal Name: key_out_3_.D
// Type: Node_reg
BEGIN key_out_3_.D
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	A0_scanvalue_FSM_i0.Q	1
END

// Signal Name: key_out_3_.C
// Type: Node_reg
BEGIN key_out_3_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	P0_time10ms_15reg.Q 	4
END

// Signal Name: key_out_3_.CE
// Type: Node_reg
BEGIN key_out_3_.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: key_out_2_.D
// Type: Node_reg
BEGIN key_out_2_.D
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	A0_scanvalue_FSM_i1.Q	1
END

// Signal Name: key_out_2_.C
// Type: Node_reg
BEGIN key_out_2_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	P0_time10ms_15reg.Q 	4
END

// Signal Name: key_out_2_.CE
// Type: Node_reg
BEGIN key_out_2_.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: key_out_1_.D
// Type: Node_reg
BEGIN key_out_1_.D
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	A0_scanvalue_FSM_i2.Q	1
END

// Signal Name: key_out_1_.C
// Type: Node_reg
BEGIN key_out_1_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	P0_time10ms_15reg.Q 	4
END

// Signal Name: key_out_1_.CE
// Type: Node_reg
BEGIN key_out_1_.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: key_out_0_.D
// Type: Node_reg
BEGIN key_out_0_.D
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	A0_scanvalue_FSM_i3.Q	1
END

// Signal Name: key_out_0_.C
// Type: Node_reg
BEGIN key_out_0_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	P0_time10ms_15reg.Q 	4
END

// Signal Name: key_out_0_.CE
// Type: Node_reg
BEGIN key_out_0_.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: led_4_.D
// Type: Node_reg
BEGIN led_4_.D
Fanin Number		8
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	A0_combvalue_i7.Q   	1
Fanin Node      	A0_combvalue_i6.Q   	1
Fanin Node      	A0_combvalue_i5.Q   	1
Fanin Node      	A0_combvalue_i4.Q   	1
Fanin Node      	A0_combvalue_i3.Q   	1
Fanin Node      	A0_combvalue_i2.Q   	1
Fanin Node      	A0_combvalue_i1.Q   	1
Fanin Node      	A0_combvalue_i0.Q   	1
END

// Signal Name: led_4_.C
// Type: Node_reg
BEGIN led_4_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	P0_time10ms_15reg.Q 	4
END

// Signal Name: led_4_.AP
// Type: Node_reg
BEGIN led_4_.AP
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: led_3_.D
// Type: Node_reg
BEGIN led_3_.D
Fanin Number		8
Pterm Number		8
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	A0_combvalue_i7.Q   	1
Fanin Node      	A0_combvalue_i6.Q   	1
Fanin Node      	A0_combvalue_i5.Q   	1
Fanin Node      	A0_combvalue_i4.Q   	1
Fanin Node      	A0_combvalue_i3.Q   	1
Fanin Node      	A0_combvalue_i2.Q   	1
Fanin Node      	A0_combvalue_i1.Q   	1
Fanin Node      	A0_combvalue_i0.Q   	1
END

// Signal Name: led_3_.C
// Type: Node_reg
BEGIN led_3_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	P0_time10ms_15reg.Q 	4
END

// Signal Name: led_3_.AP
// Type: Node_reg
BEGIN led_3_.AP
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: led_2_.D
// Type: Node_reg
BEGIN led_2_.D
Fanin Number		8
Pterm Number		8
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	A0_combvalue_i7.Q   	1
Fanin Node      	A0_combvalue_i6.Q   	1
Fanin Node      	A0_combvalue_i5.Q   	1
Fanin Node      	A0_combvalue_i4.Q   	1
Fanin Node      	A0_combvalue_i3.Q   	1
Fanin Node      	A0_combvalue_i2.Q   	1
Fanin Node      	A0_combvalue_i1.Q   	1
Fanin Node      	A0_combvalue_i0.Q   	1
END

// Signal Name: led_2_.C
// Type: Node_reg
BEGIN led_2_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	P0_time10ms_15reg.Q 	4
END

// Signal Name: led_2_.AP
// Type: Node_reg
BEGIN led_2_.AP
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: led_1_.D
// Type: Node_reg
BEGIN led_1_.D
Fanin Number		8
Pterm Number		8
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	A0_combvalue_i7.Q   	1
Fanin Node      	A0_combvalue_i6.Q   	1
Fanin Node      	A0_combvalue_i5.Q   	1
Fanin Node      	A0_combvalue_i4.Q   	1
Fanin Node      	A0_combvalue_i3.Q   	1
Fanin Node      	A0_combvalue_i2.Q   	1
Fanin Node      	A0_combvalue_i1.Q   	1
Fanin Node      	A0_combvalue_i0.Q   	1
END

// Signal Name: led_1_.C
// Type: Node_reg
BEGIN led_1_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	P0_time10ms_15reg.Q 	4
END

// Signal Name: led_1_.AP
// Type: Node_reg
BEGIN led_1_.AP
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: led_0_.D
// Type: Node_reg
BEGIN led_0_.D
Fanin Number		8
Pterm Number		8
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	A0_combvalue_i7.Q   	1
Fanin Node      	A0_combvalue_i6.Q   	1
Fanin Node      	A0_combvalue_i5.Q   	1
Fanin Node      	A0_combvalue_i4.Q   	1
Fanin Node      	A0_combvalue_i3.Q   	1
Fanin Node      	A0_combvalue_i2.Q   	1
Fanin Node      	A0_combvalue_i1.Q   	1
Fanin Node      	A0_combvalue_i0.Q   	1
END

// Signal Name: led_0_.C
// Type: Node_reg
BEGIN led_0_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	P0_time10ms_15reg.Q 	4
END

// Signal Name: led_0_.AP
// Type: Node_reg
BEGIN led_0_.AP
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: A0_scanvalue_FSM_i0.D
// Type: Node_reg
BEGIN A0_scanvalue_FSM_i0.D
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	A0_scanvalue_FSM_i1.Q	1
END

// Signal Name: A0_scanvalue_FSM_i0.C
// Type: Node_reg
BEGIN A0_scanvalue_FSM_i0.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	P0_time10ms_15reg.Q 	4
END

// Signal Name: A0_scanvalue_FSM_i0.AR
// Type: Node_reg
BEGIN A0_scanvalue_FSM_i0.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: A0_scanvalue_FSM_i1.D
// Type: Node_reg
BEGIN A0_scanvalue_FSM_i1.D
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	A0_scanvalue_FSM_i2.Q	1
END

// Signal Name: A0_scanvalue_FSM_i1.C
// Type: Node_reg
BEGIN A0_scanvalue_FSM_i1.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	P0_time10ms_15reg.Q 	4
END

// Signal Name: A0_scanvalue_FSM_i1.AR
// Type: Node_reg
BEGIN A0_scanvalue_FSM_i1.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: A0_scanvalue_FSM_i2.D
// Type: Node_reg
BEGIN A0_scanvalue_FSM_i2.D
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	A0_scanvalue_FSM_i3.Q	1
END

// Signal Name: A0_scanvalue_FSM_i2.C
// Type: Node_reg
BEGIN A0_scanvalue_FSM_i2.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	P0_time10ms_15reg.Q 	4
END

// Signal Name: A0_scanvalue_FSM_i2.AR
// Type: Node_reg
BEGIN A0_scanvalue_FSM_i2.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: A0_scanvalue_FSM_i3.D
// Type: Node_reg
BEGIN A0_scanvalue_FSM_i3.D
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	A0_scanvalue_FSM_i0.Q	1
END

// Signal Name: A0_scanvalue_FSM_i3.C
// Type: Node_reg
BEGIN A0_scanvalue_FSM_i3.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	P0_time10ms_15reg.Q 	4
END

// Signal Name: A0_scanvalue_FSM_i3.AP
// Type: Node_reg
BEGIN A0_scanvalue_FSM_i3.AP
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: A0_combvalue_i7.D
// Type: Node_reg
BEGIN A0_combvalue_i7.D
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	key_in3.BLIF        	0
END

// Signal Name: A0_combvalue_i7.C
// Type: Node_reg
BEGIN A0_combvalue_i7.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	P0_time10ms_15reg.Q 	4
END

// Signal Name: A0_combvalue_i7.AR
// Type: Node_reg
BEGIN A0_combvalue_i7.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: A0_combvalue_i6.D
// Type: Node_reg
BEGIN A0_combvalue_i6.D
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	key_in2.BLIF        	0
END

// Signal Name: A0_combvalue_i6.C
// Type: Node_reg
BEGIN A0_combvalue_i6.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	P0_time10ms_15reg.Q 	4
END

// Signal Name: A0_combvalue_i6.AR
// Type: Node_reg
BEGIN A0_combvalue_i6.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: A0_combvalue_i5.D
// Type: Node_reg
BEGIN A0_combvalue_i5.D
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	key_in1.BLIF        	0
END

// Signal Name: A0_combvalue_i5.C
// Type: Node_reg
BEGIN A0_combvalue_i5.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	P0_time10ms_15reg.Q 	4
END

// Signal Name: A0_combvalue_i5.AR
// Type: Node_reg
BEGIN A0_combvalue_i5.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: A0_combvalue_i4.D
// Type: Node_reg
BEGIN A0_combvalue_i4.D
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	key_in0.BLIF        	0
END

// Signal Name: A0_combvalue_i4.C
// Type: Node_reg
BEGIN A0_combvalue_i4.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	P0_time10ms_15reg.Q 	4
END

// Signal Name: A0_combvalue_i4.AR
// Type: Node_reg
BEGIN A0_combvalue_i4.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: A0_combvalue_i3.D
// Type: Node_reg
BEGIN A0_combvalue_i3.D
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	key_out_3_.Q        	1
END

// Signal Name: A0_combvalue_i3.C
// Type: Node_reg
BEGIN A0_combvalue_i3.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	P0_time10ms_15reg.Q 	4
END

// Signal Name: A0_combvalue_i3.AR
// Type: Node_reg
BEGIN A0_combvalue_i3.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: A0_combvalue_i2.D
// Type: Node_reg
BEGIN A0_combvalue_i2.D
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	key_out_2_.Q        	1
END

// Signal Name: A0_combvalue_i2.C
// Type: Node_reg
BEGIN A0_combvalue_i2.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	P0_time10ms_15reg.Q 	4
END

// Signal Name: A0_combvalue_i2.AR
// Type: Node_reg
BEGIN A0_combvalue_i2.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: A0_combvalue_i1.D
// Type: Node_reg
BEGIN A0_combvalue_i1.D
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	key_out_1_.Q        	1
END

// Signal Name: A0_combvalue_i1.C
// Type: Node_reg
BEGIN A0_combvalue_i1.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	P0_time10ms_15reg.Q 	4
END

// Signal Name: A0_combvalue_i1.AR
// Type: Node_reg
BEGIN A0_combvalue_i1.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: A0_combvalue_i0.D
// Type: Node_reg
BEGIN A0_combvalue_i0.D
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	key_out_0_.Q        	1
END

// Signal Name: A0_combvalue_i0.C
// Type: Node_reg
BEGIN A0_combvalue_i0.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	P0_time10ms_15reg.Q 	4
END

// Signal Name: A0_combvalue_i0.AR
// Type: Node_reg
BEGIN A0_combvalue_i0.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: A1_num1_c_3.X1
// Type: Node
BEGIN A1_num1_c_3.X1
Fanin Number		7
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
Fanin Node      	C0_int_Data_i0_i6.Q 	36
Fanin Node      	C0_int_Data_i0_i5.Q 	36
Fanin Node      	C0_int_Data_i0_i4.Q 	9
Fanin Node      	C0_int_Data_i0_i3.Q 	8
Fanin Node      	C0_int_Data_i0_i2.Q 	9
Fanin Node      	C0_int_Data_i0_i1.Q 	13
END

// Signal Name: A1_num1_c_3.X2
// Type: Node
BEGIN A1_num1_c_3.X2
Fanin Number		2
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
Fanin Node      	C0_int_Data_i0_i3.Q 	8
END

// Signal Name: A1_num1_c_2.X1
// Type: Node
BEGIN A1_num1_c_2.X1
Fanin Number		7
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
Fanin Node      	C0_int_Data_i0_i6.Q 	36
Fanin Node      	C0_int_Data_i0_i5.Q 	36
Fanin Node      	C0_int_Data_i0_i4.Q 	9
Fanin Node      	C0_int_Data_i0_i3.Q 	8
Fanin Node      	C0_int_Data_i0_i2.Q 	9
Fanin Node      	C0_int_Data_i0_i1.Q 	13
END

// Signal Name: A1_num1_c_2.X2
// Type: Node
BEGIN A1_num1_c_2.X2
Fanin Number		2
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
Fanin Node      	C0_int_Data_i0_i2.Q 	9
END

// Signal Name: A1_num1_c_1.X1
// Type: Node
BEGIN A1_num1_c_1.X1
Fanin Number		7
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
Fanin Node      	C0_int_Data_i0_i6.Q 	36
Fanin Node      	C0_int_Data_i0_i5.Q 	36
Fanin Node      	C0_int_Data_i0_i4.Q 	9
Fanin Node      	C0_int_Data_i0_i3.Q 	8
Fanin Node      	C0_int_Data_i0_i2.Q 	9
Fanin Node      	C0_int_Data_i0_i1.Q 	13
END

// Signal Name: A1_num1_c_1.X2
// Type: Node
BEGIN A1_num1_c_1.X2
Fanin Number		2
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
Fanin Node      	C0_int_Data_i0_i1.Q 	13
END

// Signal Name: A1_scancnt__i1.D
// Type: Node_reg
BEGIN A1_scancnt__i1.D
Fanin Number		2
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	A1_scancnt__i1.Q    	2
Fanin Node      	A1_scancnt__i0.Q    	1
END

// Signal Name: A1_scancnt__i1.C
// Type: Node_reg
BEGIN A1_scancnt__i1.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clk.BLIF            	0
END

// Signal Name: A1_scancnt__i1.CE
// Type: Node_reg
BEGIN A1_scancnt__i1.CE
Fanin Number		14
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Input     	reset.BLIF          	0
Fanin Node      	A1_count__i12.Q     	3
Fanin Node      	A1_count__i11.Q     	2
Fanin Node      	A1_count__i10.Q     	3
Fanin Node      	A1_count__i9.Q      	3
Fanin Node      	A1_count__i8.Q      	3
Fanin Node      	A1_count__i7.Q      	2
Fanin Node      	A1_count__i6.Q      	3
Fanin Node      	A1_count__i5.Q      	3
Fanin Node      	A1_count__i4.Q      	2
Fanin Node      	A1_count__i3.Q      	4
Fanin Node      	A1_count__i2.Q      	3
Fanin Node      	A1_count__i1.Q      	2
Fanin Node      	A1_count__i0.Q      	1
END

// Signal Name: A1_scancnt__i0.T
// Type: Node_reg
BEGIN A1_scancnt__i0.T
Fanin Number		14
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Input     	reset.BLIF          	0
Fanin Node      	A1_count__i12.Q     	3
Fanin Node      	A1_count__i11.Q     	2
Fanin Node      	A1_count__i10.Q     	3
Fanin Node      	A1_count__i9.Q      	3
Fanin Node      	A1_count__i8.Q      	3
Fanin Node      	A1_count__i7.Q      	2
Fanin Node      	A1_count__i6.Q      	3
Fanin Node      	A1_count__i5.Q      	3
Fanin Node      	A1_count__i4.Q      	2
Fanin Node      	A1_count__i3.Q      	4
Fanin Node      	A1_count__i2.Q      	3
Fanin Node      	A1_count__i1.Q      	2
Fanin Node      	A1_count__i0.Q      	1
END

// Signal Name: A1_scancnt__i0.C
// Type: Node_reg
BEGIN A1_scancnt__i0.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clk.BLIF            	0
END

// Signal Name: A1_count__i12.T
// Type: Node_reg
BEGIN A1_count__i12.T
Fanin Number		14
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Input     	reset.BLIF          	0
Fanin Node      	A1_count__i12.Q     	3
Fanin Node      	A1_count__i11.Q     	2
Fanin Node      	A1_count__i10.Q     	3
Fanin Node      	A1_count__i9.Q      	3
Fanin Node      	A1_count__i8.Q      	3
Fanin Node      	A1_count__i7.Q      	2
Fanin Node      	A1_count__i6.Q      	3
Fanin Node      	A1_count__i5.Q      	3
Fanin Node      	A1_count__i4.Q      	2
Fanin Node      	A1_count__i3.Q      	4
Fanin Node      	A1_count__i2.Q      	3
Fanin Node      	A1_count__i1.Q      	2
Fanin Node      	A1_count__i0.Q      	1
END

// Signal Name: A1_count__i12.C
// Type: Node_reg
BEGIN A1_count__i12.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clk.BLIF            	0
END

// Signal Name: A1_count__i11.T
// Type: Node_reg
BEGIN A1_count__i11.T
Fanin Number		13
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Input     	reset.BLIF          	0
Fanin Node      	A1_count__i11.Q     	2
Fanin Node      	A1_count__i10.Q     	3
Fanin Node      	A1_count__i9.Q      	3
Fanin Node      	A1_count__i8.Q      	3
Fanin Node      	A1_count__i7.Q      	2
Fanin Node      	A1_count__i6.Q      	3
Fanin Node      	A1_count__i5.Q      	3
Fanin Node      	A1_count__i4.Q      	2
Fanin Node      	A1_count__i3.Q      	4
Fanin Node      	A1_count__i2.Q      	3
Fanin Node      	A1_count__i1.Q      	2
Fanin Node      	A1_count__i0.Q      	1
END

// Signal Name: A1_count__i11.C
// Type: Node_reg
BEGIN A1_count__i11.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clk.BLIF            	0
END

// Signal Name: A1_count__i10.T
// Type: Node_reg
BEGIN A1_count__i10.T
Fanin Number		14
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Input     	reset.BLIF          	0
Fanin Node      	A1_count__i12.Q     	3
Fanin Node      	A1_count__i11.Q     	2
Fanin Node      	A1_count__i10.Q     	3
Fanin Node      	A1_count__i9.Q      	3
Fanin Node      	A1_count__i8.Q      	3
Fanin Node      	A1_count__i7.Q      	2
Fanin Node      	A1_count__i6.Q      	3
Fanin Node      	A1_count__i5.Q      	3
Fanin Node      	A1_count__i4.Q      	2
Fanin Node      	A1_count__i3.Q      	4
Fanin Node      	A1_count__i2.Q      	3
Fanin Node      	A1_count__i1.Q      	2
Fanin Node      	A1_count__i0.Q      	1
END

// Signal Name: A1_count__i10.C
// Type: Node_reg
BEGIN A1_count__i10.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clk.BLIF            	0
END

// Signal Name: A1_count__i9.T
// Type: Node_reg
BEGIN A1_count__i9.T
Fanin Number		14
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Input     	reset.BLIF          	0
Fanin Node      	A1_count__i12.Q     	3
Fanin Node      	A1_count__i11.Q     	2
Fanin Node      	A1_count__i10.Q     	3
Fanin Node      	A1_count__i9.Q      	3
Fanin Node      	A1_count__i8.Q      	3
Fanin Node      	A1_count__i7.Q      	2
Fanin Node      	A1_count__i6.Q      	3
Fanin Node      	A1_count__i5.Q      	3
Fanin Node      	A1_count__i4.Q      	2
Fanin Node      	A1_count__i3.Q      	4
Fanin Node      	A1_count__i2.Q      	3
Fanin Node      	A1_count__i1.Q      	2
Fanin Node      	A1_count__i0.Q      	1
END

// Signal Name: A1_count__i9.C
// Type: Node_reg
BEGIN A1_count__i9.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clk.BLIF            	0
END

// Signal Name: A1_count__i8.T
// Type: Node_reg
BEGIN A1_count__i8.T
Fanin Number		14
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Input     	reset.BLIF          	0
Fanin Node      	A1_count__i12.Q     	3
Fanin Node      	A1_count__i11.Q     	2
Fanin Node      	A1_count__i10.Q     	3
Fanin Node      	A1_count__i9.Q      	3
Fanin Node      	A1_count__i8.Q      	3
Fanin Node      	A1_count__i7.Q      	2
Fanin Node      	A1_count__i6.Q      	3
Fanin Node      	A1_count__i5.Q      	3
Fanin Node      	A1_count__i4.Q      	2
Fanin Node      	A1_count__i3.Q      	4
Fanin Node      	A1_count__i2.Q      	3
Fanin Node      	A1_count__i1.Q      	2
Fanin Node      	A1_count__i0.Q      	1
END

// Signal Name: A1_count__i8.C
// Type: Node_reg
BEGIN A1_count__i8.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clk.BLIF            	0
END

// Signal Name: A1_count__i7.T
// Type: Node_reg
BEGIN A1_count__i7.T
Fanin Number		9
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Input     	reset.BLIF          	0
Fanin Node      	A1_count__i7.Q      	2
Fanin Node      	A1_count__i6.Q      	3
Fanin Node      	A1_count__i5.Q      	3
Fanin Node      	A1_count__i4.Q      	2
Fanin Node      	A1_count__i3.Q      	4
Fanin Node      	A1_count__i2.Q      	3
Fanin Node      	A1_count__i1.Q      	2
Fanin Node      	A1_count__i0.Q      	1
END

// Signal Name: A1_count__i7.C
// Type: Node_reg
BEGIN A1_count__i7.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clk.BLIF            	0
END

// Signal Name: A1_count__i6.T
// Type: Node_reg
BEGIN A1_count__i6.T
Fanin Number		14
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Input     	reset.BLIF          	0
Fanin Node      	A1_count__i12.Q     	3
Fanin Node      	A1_count__i11.Q     	2
Fanin Node      	A1_count__i10.Q     	3
Fanin Node      	A1_count__i9.Q      	3
Fanin Node      	A1_count__i8.Q      	3
Fanin Node      	A1_count__i7.Q      	2
Fanin Node      	A1_count__i6.Q      	3
Fanin Node      	A1_count__i5.Q      	3
Fanin Node      	A1_count__i4.Q      	2
Fanin Node      	A1_count__i3.Q      	4
Fanin Node      	A1_count__i2.Q      	3
Fanin Node      	A1_count__i1.Q      	2
Fanin Node      	A1_count__i0.Q      	1
END

// Signal Name: A1_count__i6.C
// Type: Node_reg
BEGIN A1_count__i6.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clk.BLIF            	0
END

// Signal Name: A1_count__i5.T
// Type: Node_reg
BEGIN A1_count__i5.T
Fanin Number		14
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Input     	reset.BLIF          	0
Fanin Node      	A1_count__i12.Q     	3
Fanin Node      	A1_count__i11.Q     	2
Fanin Node      	A1_count__i10.Q     	3
Fanin Node      	A1_count__i9.Q      	3
Fanin Node      	A1_count__i8.Q      	3
Fanin Node      	A1_count__i7.Q      	2
Fanin Node      	A1_count__i6.Q      	3
Fanin Node      	A1_count__i5.Q      	3
Fanin Node      	A1_count__i4.Q      	2
Fanin Node      	A1_count__i3.Q      	4
Fanin Node      	A1_count__i2.Q      	3
Fanin Node      	A1_count__i1.Q      	2
Fanin Node      	A1_count__i0.Q      	1
END

// Signal Name: A1_count__i5.C
// Type: Node_reg
BEGIN A1_count__i5.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clk.BLIF            	0
END

// Signal Name: A1_count__i4.D.X1
// Type: Node_reg
BEGIN A1_count__i4.D.X1
Fanin Number		14
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Input     	reset.BLIF          	0
Fanin Node      	A1_count__i12.Q     	3
Fanin Node      	A1_count__i11.Q     	2
Fanin Node      	A1_count__i10.Q     	3
Fanin Node      	A1_count__i9.Q      	3
Fanin Node      	A1_count__i8.Q      	3
Fanin Node      	A1_count__i7.Q      	2
Fanin Node      	A1_count__i6.Q      	3
Fanin Node      	A1_count__i5.Q      	3
Fanin Node      	A1_count__i4.Q      	2
Fanin Node      	A1_count__i3.Q      	4
Fanin Node      	A1_count__i2.Q      	3
Fanin Node      	A1_count__i1.Q      	2
Fanin Node      	A1_count__i0.Q      	1
END

// Signal Name: A1_count__i4.D.X2
// Type: Node_reg
BEGIN A1_count__i4.D.X2
Fanin Number		5
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Input     	reset.BLIF          	0
Fanin Node      	A1_count__i3.Q      	4
Fanin Node      	A1_count__i2.Q      	3
Fanin Node      	A1_count__i1.Q      	2
Fanin Node      	A1_count__i0.Q      	1
END

// Signal Name: A1_count__i4.C
// Type: Node_reg
BEGIN A1_count__i4.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clk.BLIF            	0
END

// Signal Name: A1_count__i3.D
// Type: Node_reg
BEGIN A1_count__i3.D
Fanin Number		5
Pterm Number		4
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Input     	reset.BLIF          	0
Fanin Node      	A1_count__i3.Q      	4
Fanin Node      	A1_count__i2.Q      	3
Fanin Node      	A1_count__i1.Q      	2
Fanin Node      	A1_count__i0.Q      	1
END

// Signal Name: A1_count__i3.C
// Type: Node_reg
BEGIN A1_count__i3.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clk.BLIF            	0
END

// Signal Name: A1_count__i2.D
// Type: Node_reg
BEGIN A1_count__i2.D
Fanin Number		4
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Input     	reset.BLIF          	0
Fanin Node      	A1_count__i2.Q      	3
Fanin Node      	A1_count__i1.Q      	2
Fanin Node      	A1_count__i0.Q      	1
END

// Signal Name: A1_count__i2.C
// Type: Node_reg
BEGIN A1_count__i2.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clk.BLIF            	0
END

// Signal Name: A1_count__i1.D
// Type: Node_reg
BEGIN A1_count__i1.D
Fanin Number		3
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Input     	reset.BLIF          	0
Fanin Node      	A1_count__i1.Q      	2
Fanin Node      	A1_count__i0.Q      	1
END

// Signal Name: A1_count__i1.C
// Type: Node_reg
BEGIN A1_count__i1.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clk.BLIF            	0
END

// Signal Name: A1_count__i0.D
// Type: Node_reg
BEGIN A1_count__i0.D
Fanin Number		2
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Input     	reset.BLIF          	0
Fanin Node      	A1_count__i0.Q      	1
END

// Signal Name: A1_count__i0.C
// Type: Node_reg
BEGIN A1_count__i0.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clk.BLIF            	0
END

// Signal Name: P0_time10ms_15reg.D
// Type: Node_reg
BEGIN P0_time10ms_15reg.D
Fanin Number		4
Pterm Number		4
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	P0_time10ms_15reg.Q 	4
Fanin Node      	P0_timecnt_22_23__i3.Q	3
Fanin Node      	P0_timecnt_22_23__i2.Q	2
Fanin Node      	P0_timecnt_22_23__i1.Q	1
END

// Signal Name: P0_time10ms_15reg.C
// Type: Node_reg
BEGIN P0_time10ms_15reg.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clk1.BLIF           	0
END

// Signal Name: P0_time10ms_15reg.CE
// Type: Node_reg
BEGIN P0_time10ms_15reg.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: P0_timecnt_22_23__i3.D
// Type: Node_reg
BEGIN P0_timecnt_22_23__i3.D
Fanin Number		3
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	P0_timecnt_22_23__i3.Q	3
Fanin Node      	P0_timecnt_22_23__i2.Q	2
Fanin Node      	P0_timecnt_22_23__i1.Q	1
END

// Signal Name: P0_timecnt_22_23__i3.C
// Type: Node_reg
BEGIN P0_timecnt_22_23__i3.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clk1.BLIF           	0
END

// Signal Name: P0_timecnt_22_23__i3.AR
// Type: Node_reg
BEGIN P0_timecnt_22_23__i3.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: P0_timecnt_22_23__i2.D
// Type: Node_reg
BEGIN P0_timecnt_22_23__i2.D
Fanin Number		2
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	P0_timecnt_22_23__i2.Q	2
Fanin Node      	P0_timecnt_22_23__i1.Q	1
END

// Signal Name: P0_timecnt_22_23__i2.C
// Type: Node_reg
BEGIN P0_timecnt_22_23__i2.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clk1.BLIF           	0
END

// Signal Name: P0_timecnt_22_23__i2.AR
// Type: Node_reg
BEGIN P0_timecnt_22_23__i2.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: P0_timecnt_22_23__i1.D
// Type: Node_reg
BEGIN P0_timecnt_22_23__i1.D
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	P0_timecnt_22_23__i1.Q	1
END

// Signal Name: P0_timecnt_22_23__i1.C
// Type: Node_reg
BEGIN P0_timecnt_22_23__i1.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clk1.BLIF           	0
END

// Signal Name: P0_timecnt_22_23__i1.AR
// Type: Node_reg
BEGIN P0_timecnt_22_23__i1.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: PointTime_0
// Type: Node
BEGIN PointTime_0
Fanin Number		10
Pterm Number		4
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	C0_flag_Data_i0_i1.Q	12
Fanin Node      	C0_flag_Data_i0_i0.Q	10
Fanin Node      	C0_key_out_i0_i3.Q  	1
Fanin Node      	C0_key_out_i0_i2.Q  	1
Fanin Node      	C0_key_out_i0_i1.Q  	1
Fanin Node      	C0_key_out_i0_i0.Q  	1
Fanin Input     	key_in0.BLIF        	0
Fanin Input     	key_in1.BLIF        	0
Fanin Input     	key_in2.BLIF        	0
Fanin Input     	key_in3.BLIF        	0
END

// Signal Name: C0_flag_Data_i0_i1_0
// Type: Node
BEGIN C0_flag_Data_i0_i1_0
Fanin Number		10
Pterm Number		14
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	C0_flag_Data_i0_i1.Q	12
Fanin Node      	C0_flag_Data_i0_i0.Q	10
Fanin Node      	C0_key_out_i0_i3.Q  	1
Fanin Node      	C0_key_out_i0_i2.Q  	1
Fanin Node      	C0_key_out_i0_i1.Q  	1
Fanin Node      	C0_key_out_i0_i0.Q  	1
Fanin Input     	key_in0.BLIF        	0
Fanin Input     	key_in1.BLIF        	0
Fanin Input     	key_in2.BLIF        	0
Fanin Input     	key_in3.BLIF        	0
END

// Signal Name: C0_flag_Cal__i1_0
// Type: Node
BEGIN C0_flag_Cal__i1_0
Fanin Number		10
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	C0_flag_Data_i0_i1.Q	12
Fanin Node      	C0_flag_Data_i0_i0.Q	10
Fanin Node      	C0_key_out_i0_i3.Q  	1
Fanin Node      	C0_key_out_i0_i2.Q  	1
Fanin Node      	C0_key_out_i0_i1.Q  	1
Fanin Node      	C0_key_out_i0_i0.Q  	1
Fanin Input     	key_in0.BLIF        	0
Fanin Input     	key_in1.BLIF        	0
Fanin Input     	key_in2.BLIF        	0
Fanin Input     	key_in3.BLIF        	0
END

// Signal Name: C0_int_Data0_i0_i3_0
// Type: Node
BEGIN C0_int_Data0_i0_i3_0
Fanin Number		10
Pterm Number		17
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	C0_flag_Data_i0_i1.Q	12
Fanin Node      	C0_flag_Data_i0_i0.Q	10
Fanin Node      	C0_key_out_i0_i3.Q  	1
Fanin Node      	C0_key_out_i0_i2.Q  	1
Fanin Node      	C0_key_out_i0_i1.Q  	1
Fanin Node      	C0_key_out_i0_i0.Q  	1
Fanin Input     	key_in0.BLIF        	0
Fanin Input     	key_in1.BLIF        	0
Fanin Input     	key_in2.BLIF        	0
Fanin Input     	key_in3.BLIF        	0
END

// Signal Name: C0_int_Data_i0_i6_0
// Type: Node
BEGIN C0_int_Data_i0_i6_0
Fanin Number		11
Pterm Number		13
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	C0_flag_Data_i0_i0.Q	10
Fanin Node      	C0_flag_Cal__i1.Q   	2
Fanin Node      	C0_flag_Cal__i0.Q   	1
Fanin Node      	C0_key_out_i0_i3.Q  	1
Fanin Node      	C0_key_out_i0_i2.Q  	1
Fanin Node      	C0_key_out_i0_i1.Q  	1
Fanin Node      	C0_key_out_i0_i0.Q  	1
Fanin Input     	key_in0.BLIF        	0
Fanin Input     	key_in1.BLIF        	0
Fanin Input     	key_in2.BLIF        	0
Fanin Input     	key_in3.BLIF        	0
END

// Signal Name: C0_led_int_Data2_i4reg_0
// Type: Node
BEGIN C0_led_int_Data2_i4reg_0
Fanin Number		12
Pterm Number		13
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	C0_flag_Data_i0_i1.Q	12
Fanin Node      	C0_flag_Data_i0_i0.Q	10
Fanin Node      	C0_flag_Cal__i1.Q   	2
Fanin Node      	C0_flag_Cal__i0.Q   	1
Fanin Node      	C0_key_out_i0_i3.Q  	1
Fanin Node      	C0_key_out_i0_i2.Q  	1
Fanin Node      	C0_key_out_i0_i1.Q  	1
Fanin Node      	C0_key_out_i0_i0.Q  	1
Fanin Input     	key_in0.BLIF        	0
Fanin Input     	key_in1.BLIF        	0
Fanin Input     	key_in2.BLIF        	0
Fanin Input     	key_in3.BLIF        	0
END

// Design 'new_lab8' used clock signal list:
CLOCK	clk
CLOCK	clk1

