key,name,type,value
signal,axi_awaddr,C_S_AXI_ADDR_WIDTH,
signal,axi_awready,std_logic,
signal,axi_wready,std_logic,
signal,axi_bresp,2,
signal,axi_buser,C_S_AXI_BUSER_WIDTH,
signal,axi_bvalid,std_logic,
signal,axi_araddr,C_S_AXI_ADDR_WIDTH,
signal,axi_arready,std_logic,
signal,axi_rdata,C_S_AXI_DATA_WIDTH,
signal,axi_rresp,2,
signal,axi_rlast,std_logic,
signal,axi_ruser,C_S_AXI_RUSER_WIDTH,
signal,axi_rvalid,std_logic,
signal, aw_wrap_en ,std_logic,
signal, ar_wrap_en ,std_logic,
signal,aw_wrap_size,integer,
signal,ar_wrap_size,integer,
signal,axi_awv_awr_flag,std_logic,
signal,axi_arv_arr_flag,std_logic,
signal,axi_awlen_cntr,8,
signal,axi_arlen_cntr,8,
signal,axi_arburst,2,
signal,axi_awburst,2,
signal,axi_arlen,8,
signal,axi_awlen,8,
signal,slv_reg1,C_S_AXI_DATA_WIDTH,
signal,slv_reg0,C_S_AXI_DATA_WIDTH,
signal,slv_reg2,C_S_AXI_DATA_WIDTH,
signal,slv_reg3,C_S_AXI_DATA_WIDTH,
signal,slv_reg4,C_S_AXI_DATA_WIDTH,
signal,slv_reg5,C_S_AXI_DATA_WIDTH,
signal,slv_reg6,C_S_AXI_DATA_WIDTH,
signal,slv_reg7,C_S_AXI_DATA_WIDTH,
signal,slv_reg8,C_S_AXI_DATA_WIDTH,
signal,slv_reg9,C_S_AXI_DATA_WIDTH,
signal,slv_reg10,C_S_AXI_DATA_WIDTH,
signal,slv_reg11,C_S_AXI_DATA_WIDTH,
signal,slv_reg12,C_S_AXI_DATA_WIDTH,
signal,slv_reg13,C_S_AXI_DATA_WIDTH,
signal,slv_reg14,C_S_AXI_DATA_WIDTH,
signal,slv_reg15,C_S_AXI_DATA_WIDTH,
signal,slv_reg_rden, std_logic,
signal,slv_reg_wren, std_logic,
signal,reg_data_out,C_S_AXI_DATA_WIDTH,
signal,byte_index ,integer,
signal,aw_en,std_logic,
constant,ADDR_LSB,integer,(C_S_AXI_DATA_WIDTH/32)+ 1
constant,OPT_MEM_ADDR_BITS,integer,3
constant,USER_NUM_MEM,integer,1
constant,low,C_S_AXI_ADDR_WIDTH,"000000"