# TCL File Generated by Component Editor 21.1
# Wed Mar 16 11:44:38 KST 2022
# DO NOT MODIFY


# 
# new_component "new_component" v1.0
#  2022.03.16.11:44:38
# 
# 

# 
# request TCL package from ACDS 16.1
# 
package require -exact qsys 16.1


# 
# module new_component
# 
set_module_property DESCRIPTION ""
set_module_property NAME new_component
set_module_property VERSION 1.0
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property AUTHOR ""
set_module_property DISPLAY_NAME new_component
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false
set_module_property REPORT_HIERARCHY false


# 
# file sets
# 
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL addr_master
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property QUARTUS_SYNTH ENABLE_FILE_OVERWRITE_MODE false
add_fileset_file addr_master.vhd VHDL PATH ../src/addr_master.vhd TOP_LEVEL_FILE


# 
# parameters
# 


# 
# display items
# 


# 
# connection point clock
# 
add_interface clock clock end
set_interface_property clock clockRate 0
set_interface_property clock ENABLED true
set_interface_property clock EXPORT_OF ""
set_interface_property clock PORT_NAME_MAP ""
set_interface_property clock CMSIS_SVD_VARIABLES ""
set_interface_property clock SVD_ADDRESS_GROUP ""

add_interface_port clock clk clk Input 1


# 
# connection point m0
# 
add_interface m0 avalon start
set_interface_property m0 addressUnits SYMBOLS
set_interface_property m0 associatedClock clock
set_interface_property m0 associatedReset reset_sink
set_interface_property m0 bitsPerSymbol 8
set_interface_property m0 burstOnBurstBoundariesOnly false
set_interface_property m0 burstcountUnits WORDS
set_interface_property m0 doStreamReads false
set_interface_property m0 doStreamWrites false
set_interface_property m0 holdTime 0
set_interface_property m0 linewrapBursts false
set_interface_property m0 maximumPendingReadTransactions 0
set_interface_property m0 maximumPendingWriteTransactions 0
set_interface_property m0 readLatency 0
set_interface_property m0 readWaitTime 1
set_interface_property m0 setupTime 0
set_interface_property m0 timingUnits Cycles
set_interface_property m0 writeWaitTime 0
set_interface_property m0 ENABLED true
set_interface_property m0 EXPORT_OF ""
set_interface_property m0 PORT_NAME_MAP ""
set_interface_property m0 CMSIS_SVD_VARIABLES ""
set_interface_property m0 SVD_ADDRESS_GROUP ""

add_interface_port m0 avm_m0_address address Output 32
add_interface_port m0 avm_m0_waitrequest waitrequest Input 1
add_interface_port m0 avm_m0_write write Output 1
add_interface_port m0 avm_m0_writedata writedata Output 8


# 
# connection point reset_sink
# 
add_interface reset_sink reset end
set_interface_property reset_sink associatedClock clock
set_interface_property reset_sink synchronousEdges DEASSERT
set_interface_property reset_sink ENABLED true
set_interface_property reset_sink EXPORT_OF ""
set_interface_property reset_sink PORT_NAME_MAP ""
set_interface_property reset_sink CMSIS_SVD_VARIABLES ""
set_interface_property reset_sink SVD_ADDRESS_GROUP ""

add_interface_port reset_sink rst reset Input 1


# 
# connection point data_in
# 
add_interface data_in conduit end
set_interface_property data_in associatedClock ""
set_interface_property data_in associatedReset ""
set_interface_property data_in ENABLED true
set_interface_property data_in EXPORT_OF ""
set_interface_property data_in PORT_NAME_MAP ""
set_interface_property data_in CMSIS_SVD_VARIABLES ""
set_interface_property data_in SVD_ADDRESS_GROUP ""

add_interface_port data_in data_in conduit Input 8


# 
# connection point dbg_data_in
# 
add_interface dbg_data_in conduit end
set_interface_property dbg_data_in associatedClock clock
set_interface_property dbg_data_in associatedReset ""
set_interface_property dbg_data_in ENABLED true
set_interface_property dbg_data_in EXPORT_OF ""
set_interface_property dbg_data_in PORT_NAME_MAP ""
set_interface_property dbg_data_in CMSIS_SVD_VARIABLES ""
set_interface_property dbg_data_in SVD_ADDRESS_GROUP ""

add_interface_port dbg_data_in dbg_data_in conduit Output 8


# 
# connection point dbg_input_en
# 
add_interface dbg_input_en conduit end
set_interface_property dbg_input_en associatedClock clock
set_interface_property dbg_input_en associatedReset ""
set_interface_property dbg_input_en ENABLED true
set_interface_property dbg_input_en EXPORT_OF ""
set_interface_property dbg_input_en PORT_NAME_MAP ""
set_interface_property dbg_input_en CMSIS_SVD_VARIABLES ""
set_interface_property dbg_input_en SVD_ADDRESS_GROUP ""

add_interface_port dbg_input_en dbg_input_en conduit Output 1


# 
# connection point dbg_output_en
# 
add_interface dbg_output_en conduit end
set_interface_property dbg_output_en associatedClock clock
set_interface_property dbg_output_en associatedReset ""
set_interface_property dbg_output_en ENABLED true
set_interface_property dbg_output_en EXPORT_OF ""
set_interface_property dbg_output_en PORT_NAME_MAP ""
set_interface_property dbg_output_en CMSIS_SVD_VARIABLES ""
set_interface_property dbg_output_en SVD_ADDRESS_GROUP ""

add_interface_port dbg_output_en dbg_output_en conduit Output 1


# 
# connection point dbg_write_data
# 
add_interface dbg_write_data conduit end
set_interface_property dbg_write_data associatedClock clock
set_interface_property dbg_write_data associatedReset ""
set_interface_property dbg_write_data ENABLED true
set_interface_property dbg_write_data EXPORT_OF ""
set_interface_property dbg_write_data PORT_NAME_MAP ""
set_interface_property dbg_write_data CMSIS_SVD_VARIABLES ""
set_interface_property dbg_write_data SVD_ADDRESS_GROUP ""

add_interface_port dbg_write_data dbg_write_data conduit Output 8


# 
# connection point write_to
# 
add_interface write_to conduit end
set_interface_property write_to associatedClock clock
set_interface_property write_to associatedReset ""
set_interface_property write_to ENABLED true
set_interface_property write_to EXPORT_OF ""
set_interface_property write_to PORT_NAME_MAP ""
set_interface_property write_to CMSIS_SVD_VARIABLES ""
set_interface_property write_to SVD_ADDRESS_GROUP ""

add_interface_port write_to write_to conduit Input 32


# 
# connection point output_en
# 
add_interface output_en conduit end
set_interface_property output_en associatedClock clock
set_interface_property output_en associatedReset ""
set_interface_property output_en ENABLED true
set_interface_property output_en EXPORT_OF ""
set_interface_property output_en PORT_NAME_MAP ""
set_interface_property output_en CMSIS_SVD_VARIABLES ""
set_interface_property output_en SVD_ADDRESS_GROUP ""

add_interface_port output_en output_en conduit Input 1


# 
# connection point dbg_write_to
# 
add_interface dbg_write_to conduit end
set_interface_property dbg_write_to associatedClock clock
set_interface_property dbg_write_to associatedReset ""
set_interface_property dbg_write_to ENABLED true
set_interface_property dbg_write_to EXPORT_OF ""
set_interface_property dbg_write_to PORT_NAME_MAP ""
set_interface_property dbg_write_to CMSIS_SVD_VARIABLES ""
set_interface_property dbg_write_to SVD_ADDRESS_GROUP ""

add_interface_port dbg_write_to dbg_write_to conduit Output 32


# 
# connection point input_en
# 
add_interface input_en conduit end
set_interface_property input_en associatedClock clock
set_interface_property input_en associatedReset ""
set_interface_property input_en ENABLED true
set_interface_property input_en EXPORT_OF ""
set_interface_property input_en PORT_NAME_MAP ""
set_interface_property input_en CMSIS_SVD_VARIABLES ""
set_interface_property input_en SVD_ADDRESS_GROUP ""

add_interface_port input_en input_en conduit Input 1

