

================================================================
== Vivado HLS Report for 'ex4'
================================================================
* Date:           Fri May 12 19:09:58 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        Exercise4_struct
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k160t-fbg484-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.777 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|   0 ns   |   0 ns   |    0|    0|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     295|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|       -|    -|
|Register         |        -|      -|       -|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|       0|     295|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      650|    600|  202800|  101400|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|       0|   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |B                     |     +    |      0|  0|  32|          32|          32|
    |add_ln16_1_fu_105_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln16_2_fu_111_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln16_3_fu_117_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln16_4_fu_123_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln16_5_fu_129_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln16_6_fu_135_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln16_7_fu_141_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln16_fu_99_p2     |     +    |      0|  0|  39|          32|          32|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0| 295|         288|         288|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+----------+-----+-----+------------+--------------+--------------+
| RTL Ports| Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------+-----+-----+------------+--------------+--------------+
|ap_start  |  in |    1| ap_ctrl_hs |      ex4     | return value |
|ap_done   | out |    1| ap_ctrl_hs |      ex4     | return value |
|ap_idle   | out |    1| ap_ctrl_hs |      ex4     | return value |
|ap_ready  | out |    1| ap_ctrl_hs |      ex4     | return value |
|A_A1      |  in |   32|   ap_none  |     A_A1     |    scalar    |
|A_A2      |  in |   32|   ap_none  |     A_A2     |    scalar    |
|A_A3      |  in |   32|   ap_none  |     A_A3     |    scalar    |
|A_A4      |  in |   32|   ap_none  |     A_A4     |    scalar    |
|A_A5      |  in |   32|   ap_none  |     A_A5     |    scalar    |
|A_A6      |  in |   32|   ap_none  |     A_A6     |    scalar    |
|A_A7      |  in |   32|   ap_none  |     A_A7     |    scalar    |
|A_A8      |  in |   32|   ap_none  |     A_A8     |    scalar    |
|A_A9      |  in |   32|   ap_none  |     A_A9     |    scalar    |
|A_A10     |  in |   32|   ap_none  |     A_A10    |    scalar    |
|B         | out |   32|   ap_vld   |       B      |    pointer   |
|B_ap_vld  | out |    1|   ap_vld   |       B      |    pointer   |
+----------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 1
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.77>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %A_A1), !map !7"   --->   Operation 2 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %A_A2), !map !13"   --->   Operation 3 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %A_A3), !map !17"   --->   Operation 4 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %A_A4), !map !21"   --->   Operation 5 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %A_A5), !map !25"   --->   Operation 6 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %A_A6), !map !29"   --->   Operation 7 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %A_A7), !map !33"   --->   Operation 8 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %A_A8), !map !37"   --->   Operation 9 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %A_A9), !map !41"   --->   Operation 10 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %A_A10), !map !45"   --->   Operation 11 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %B), !map !49"   --->   Operation 12 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @ex4_str) nounwind"   --->   Operation 13 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%A_A10_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %A_A10)" [ex4struct.c:3]   --->   Operation 14 'read' 'A_A10_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%A_A9_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %A_A9)" [ex4struct.c:3]   --->   Operation 15 'read' 'A_A9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%A_A8_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %A_A8)" [ex4struct.c:3]   --->   Operation 16 'read' 'A_A8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%A_A7_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %A_A7)" [ex4struct.c:3]   --->   Operation 17 'read' 'A_A7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%A_A6_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %A_A6)" [ex4struct.c:3]   --->   Operation 18 'read' 'A_A6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%A_A5_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %A_A5)" [ex4struct.c:3]   --->   Operation 19 'read' 'A_A5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%A_A4_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %A_A4)" [ex4struct.c:3]   --->   Operation 20 'read' 'A_A4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%A_A3_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %A_A3)" [ex4struct.c:3]   --->   Operation 21 'read' 'A_A3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%A_A2_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %A_A2)" [ex4struct.c:3]   --->   Operation 22 'read' 'A_A2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%A_A1_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %A_A1)" [ex4struct.c:3]   --->   Operation 23 'read' 'A_A1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.51ns)   --->   "%add_ln16 = add i32 %A_A2_read, %A_A1_read" [ex4struct.c:16]   --->   Operation 24 'add' 'add_ln16' <Predicate = true> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln16_1 = add i32 %A_A4_read, %A_A5_read" [ex4struct.c:16]   --->   Operation 25 'add' 'add_ln16_1' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.12> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 26 [1/1] (2.25ns) (root node of TernaryAdder)   --->   "%add_ln16_2 = add i32 %add_ln16_1, %A_A3_read" [ex4struct.c:16]   --->   Operation 26 'add' 'add_ln16_2' <Predicate = true> <Delay = 2.25> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.12> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 27 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln16_3 = add i32 %add_ln16_2, %add_ln16" [ex4struct.c:16]   --->   Operation 27 'add' 'add_ln16_3' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.12> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 28 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln16_4 = add i32 %A_A6_read, %A_A7_read" [ex4struct.c:16]   --->   Operation 28 'add' 'add_ln16_4' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.12> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 29 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln16_5 = add i32 %A_A9_read, %A_A10_read" [ex4struct.c:16]   --->   Operation 29 'add' 'add_ln16_5' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.12> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 30 [1/1] (2.25ns) (root node of TernaryAdder)   --->   "%add_ln16_6 = add i32 %add_ln16_5, %A_A8_read" [ex4struct.c:16]   --->   Operation 30 'add' 'add_ln16_6' <Predicate = true> <Delay = 2.25> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.12> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 31 [1/1] (2.25ns) (root node of TernaryAdder)   --->   "%add_ln16_7 = add i32 %add_ln16_6, %add_ln16_4" [ex4struct.c:16]   --->   Operation 31 'add' 'add_ln16_7' <Predicate = true> <Delay = 2.25> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.12> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 32 [1/1] (2.25ns) (root node of TernaryAdder)   --->   "%acc = add i32 %add_ln16_7, %add_ln16_3" [ex4struct.c:16]   --->   Operation 32 'add' 'acc' <Predicate = true> <Delay = 2.25> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.12> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %B, i32 %acc)" [ex4struct.c:18]   --->   Operation 33 'write' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "ret void" [ex4struct.c:19]   --->   Operation 34 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 1
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A_A1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ A_A2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ A_A3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ A_A4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ A_A5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ A_A6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ A_A7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ A_A8]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ A_A9]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ A_A10]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ B]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0   (specbitsmap  ) [ 00]
specbitsmap_ln0   (specbitsmap  ) [ 00]
specbitsmap_ln0   (specbitsmap  ) [ 00]
specbitsmap_ln0   (specbitsmap  ) [ 00]
specbitsmap_ln0   (specbitsmap  ) [ 00]
specbitsmap_ln0   (specbitsmap  ) [ 00]
specbitsmap_ln0   (specbitsmap  ) [ 00]
specbitsmap_ln0   (specbitsmap  ) [ 00]
specbitsmap_ln0   (specbitsmap  ) [ 00]
specbitsmap_ln0   (specbitsmap  ) [ 00]
specbitsmap_ln0   (specbitsmap  ) [ 00]
spectopmodule_ln0 (spectopmodule) [ 00]
A_A10_read        (read         ) [ 00]
A_A9_read         (read         ) [ 00]
A_A8_read         (read         ) [ 00]
A_A7_read         (read         ) [ 00]
A_A6_read         (read         ) [ 00]
A_A5_read         (read         ) [ 00]
A_A4_read         (read         ) [ 00]
A_A3_read         (read         ) [ 00]
A_A2_read         (read         ) [ 00]
A_A1_read         (read         ) [ 00]
add_ln16          (add          ) [ 00]
add_ln16_1        (add          ) [ 00]
add_ln16_2        (add          ) [ 00]
add_ln16_3        (add          ) [ 00]
add_ln16_4        (add          ) [ 00]
add_ln16_5        (add          ) [ 00]
add_ln16_6        (add          ) [ 00]
add_ln16_7        (add          ) [ 00]
acc               (add          ) [ 00]
write_ln18        (write        ) [ 00]
ret_ln19          (ret          ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A_A1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_A1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="A_A2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_A2"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="A_A3">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_A3"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="A_A4">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_A4"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="A_A5">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_A5"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="A_A6">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_A6"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="A_A7">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_A7"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="A_A8">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_A8"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="A_A9">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_A9"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="A_A10">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_A10"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="B">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ex4_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P"/></StgValue>
</bind>
</comp>

<comp id="32" class="1004" name="A_A10_read_read_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="32" slack="0"/>
<pin id="34" dir="0" index="1" bw="32" slack="0"/>
<pin id="35" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="A_A10_read/1 "/>
</bind>
</comp>

<comp id="38" class="1004" name="A_A9_read_read_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="32" slack="0"/>
<pin id="40" dir="0" index="1" bw="32" slack="0"/>
<pin id="41" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="A_A9_read/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="A_A8_read_read_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="32" slack="0"/>
<pin id="46" dir="0" index="1" bw="32" slack="0"/>
<pin id="47" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="A_A8_read/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="A_A7_read_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="32" slack="0"/>
<pin id="52" dir="0" index="1" bw="32" slack="0"/>
<pin id="53" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="A_A7_read/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="A_A6_read_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="32" slack="0"/>
<pin id="58" dir="0" index="1" bw="32" slack="0"/>
<pin id="59" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="A_A6_read/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="A_A5_read_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="32" slack="0"/>
<pin id="64" dir="0" index="1" bw="32" slack="0"/>
<pin id="65" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="A_A5_read/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="A_A4_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="32" slack="0"/>
<pin id="70" dir="0" index="1" bw="32" slack="0"/>
<pin id="71" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="A_A4_read/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="A_A3_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="32" slack="0"/>
<pin id="76" dir="0" index="1" bw="32" slack="0"/>
<pin id="77" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="A_A3_read/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="A_A2_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="0"/>
<pin id="82" dir="0" index="1" bw="32" slack="0"/>
<pin id="83" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="A_A2_read/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="A_A1_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="0"/>
<pin id="88" dir="0" index="1" bw="32" slack="0"/>
<pin id="89" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="A_A1_read/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="write_ln18_write_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="0" slack="0"/>
<pin id="94" dir="0" index="1" bw="32" slack="0"/>
<pin id="95" dir="0" index="2" bw="32" slack="0"/>
<pin id="96" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln18/1 "/>
</bind>
</comp>

<comp id="99" class="1004" name="add_ln16_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="32" slack="0"/>
<pin id="101" dir="0" index="1" bw="32" slack="0"/>
<pin id="102" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln16/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="add_ln16_1_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="32" slack="0"/>
<pin id="107" dir="0" index="1" bw="32" slack="0"/>
<pin id="108" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln16_1/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="add_ln16_2_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="32" slack="0"/>
<pin id="113" dir="0" index="1" bw="32" slack="0"/>
<pin id="114" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln16_2/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="add_ln16_3_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="32" slack="0"/>
<pin id="119" dir="0" index="1" bw="32" slack="0"/>
<pin id="120" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln16_3/1 "/>
</bind>
</comp>

<comp id="123" class="1004" name="add_ln16_4_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="32" slack="0"/>
<pin id="125" dir="0" index="1" bw="32" slack="0"/>
<pin id="126" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln16_4/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="add_ln16_5_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="32" slack="0"/>
<pin id="131" dir="0" index="1" bw="32" slack="0"/>
<pin id="132" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln16_5/1 "/>
</bind>
</comp>

<comp id="135" class="1004" name="add_ln16_6_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="32" slack="0"/>
<pin id="137" dir="0" index="1" bw="32" slack="0"/>
<pin id="138" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln16_6/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="add_ln16_7_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="32" slack="0"/>
<pin id="143" dir="0" index="1" bw="32" slack="0"/>
<pin id="144" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln16_7/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="acc_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="32" slack="0"/>
<pin id="149" dir="0" index="1" bw="32" slack="0"/>
<pin id="150" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="acc/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="36"><net_src comp="28" pin="0"/><net_sink comp="32" pin=0"/></net>

<net id="37"><net_src comp="18" pin="0"/><net_sink comp="32" pin=1"/></net>

<net id="42"><net_src comp="28" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="43"><net_src comp="16" pin="0"/><net_sink comp="38" pin=1"/></net>

<net id="48"><net_src comp="28" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="49"><net_src comp="14" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="54"><net_src comp="28" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="12" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="60"><net_src comp="28" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="10" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="66"><net_src comp="28" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="8" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="72"><net_src comp="28" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="6" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="28" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="4" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="28" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="2" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="28" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="0" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="97"><net_src comp="30" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="20" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="103"><net_src comp="80" pin="2"/><net_sink comp="99" pin=0"/></net>

<net id="104"><net_src comp="86" pin="2"/><net_sink comp="99" pin=1"/></net>

<net id="109"><net_src comp="68" pin="2"/><net_sink comp="105" pin=0"/></net>

<net id="110"><net_src comp="62" pin="2"/><net_sink comp="105" pin=1"/></net>

<net id="115"><net_src comp="105" pin="2"/><net_sink comp="111" pin=0"/></net>

<net id="116"><net_src comp="74" pin="2"/><net_sink comp="111" pin=1"/></net>

<net id="121"><net_src comp="111" pin="2"/><net_sink comp="117" pin=0"/></net>

<net id="122"><net_src comp="99" pin="2"/><net_sink comp="117" pin=1"/></net>

<net id="127"><net_src comp="56" pin="2"/><net_sink comp="123" pin=0"/></net>

<net id="128"><net_src comp="50" pin="2"/><net_sink comp="123" pin=1"/></net>

<net id="133"><net_src comp="38" pin="2"/><net_sink comp="129" pin=0"/></net>

<net id="134"><net_src comp="32" pin="2"/><net_sink comp="129" pin=1"/></net>

<net id="139"><net_src comp="129" pin="2"/><net_sink comp="135" pin=0"/></net>

<net id="140"><net_src comp="44" pin="2"/><net_sink comp="135" pin=1"/></net>

<net id="145"><net_src comp="135" pin="2"/><net_sink comp="141" pin=0"/></net>

<net id="146"><net_src comp="123" pin="2"/><net_sink comp="141" pin=1"/></net>

<net id="151"><net_src comp="141" pin="2"/><net_sink comp="147" pin=0"/></net>

<net id="152"><net_src comp="117" pin="2"/><net_sink comp="147" pin=1"/></net>

<net id="153"><net_src comp="147" pin="2"/><net_sink comp="92" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: B | {1 }
 - Input state : 
	Port: ex4 : A_A1 | {1 }
	Port: ex4 : A_A2 | {1 }
	Port: ex4 : A_A3 | {1 }
	Port: ex4 : A_A4 | {1 }
	Port: ex4 : A_A5 | {1 }
	Port: ex4 : A_A6 | {1 }
	Port: ex4 : A_A7 | {1 }
	Port: ex4 : A_A8 | {1 }
	Port: ex4 : A_A9 | {1 }
	Port: ex4 : A_A10 | {1 }
  - Chain level:
	State 1
		add_ln16_2 : 1
		add_ln16_3 : 2
		add_ln16_6 : 1
		add_ln16_7 : 2
		acc : 3
		write_ln18 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|
| Operation|     Functional Unit    |    FF   |   LUT   |
|----------|------------------------|---------|---------|
|          |     add_ln16_fu_99     |    0    |    39   |
|          |    add_ln16_1_fu_105   |    0    |    32   |
|          |    add_ln16_2_fu_111   |    0    |    32   |
|          |    add_ln16_3_fu_117   |    0    |    32   |
|    add   |    add_ln16_4_fu_123   |    0    |    32   |
|          |    add_ln16_5_fu_129   |    0    |    32   |
|          |    add_ln16_6_fu_135   |    0    |    32   |
|          |    add_ln16_7_fu_141   |    0    |    32   |
|          |       acc_fu_147       |    0    |    32   |
|----------|------------------------|---------|---------|
|          |  A_A10_read_read_fu_32 |    0    |    0    |
|          |  A_A9_read_read_fu_38  |    0    |    0    |
|          |  A_A8_read_read_fu_44  |    0    |    0    |
|          |  A_A7_read_read_fu_50  |    0    |    0    |
|   read   |  A_A6_read_read_fu_56  |    0    |    0    |
|          |  A_A5_read_read_fu_62  |    0    |    0    |
|          |  A_A4_read_read_fu_68  |    0    |    0    |
|          |  A_A3_read_read_fu_74  |    0    |    0    |
|          |  A_A2_read_read_fu_80  |    0    |    0    |
|          |  A_A1_read_read_fu_86  |    0    |    0    |
|----------|------------------------|---------|---------|
|   write  | write_ln18_write_fu_92 |    0    |    0    |
|----------|------------------------|---------|---------|
|   Total  |                        |    0    |   295   |
|----------|------------------------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   295  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    -   |    -   |
+-----------+--------+--------+
|   Total   |    0   |   295  |
+-----------+--------+--------+
