/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.
*/
(header "symbol" (version "1.2"))
(symbol
	(rect 16 16 440 304)
	(text "CurrCTRL_CPU_Interface" (rect 5 0 153 19)(font "Intel Clear" (font_size 8)))
	(text "inst" (rect 8 267 24 284)(font "Intel Clear" ))
	(port
		(pt 0 32)
		(input)
		(text "Reset_n" (rect 0 0 47 19)(font "Intel Clear" (font_size 8)))
		(text "Reset_n" (rect 21 27 68 46)(font "Intel Clear" (font_size 8)))
		(line (pt 0 32)(pt 16 32))
	)
	(port
		(pt 0 48)
		(input)
		(text "DataOut[9..0][31..0]" (rect 0 0 119 19)(font "Intel Clear" (font_size 8)))
		(text "DataOut[9..0][31..0]" (rect 21 43 140 62)(font "Intel Clear" (font_size 8)))
		(line (pt 0 48)(pt 16 48)(line_width 3))
	)
	(port
		(pt 0 64)
		(input)
		(text "FIFO_Trigger" (rect 0 0 76 19)(font "Intel Clear" (font_size 8)))
		(text "FIFO_Trigger" (rect 21 59 97 78)(font "Intel Clear" (font_size 8)))
		(line (pt 0 64)(pt 16 64))
	)
	(port
		(pt 0 80)
		(input)
		(text "CRC_Mem_Init_Addr[7..0]" (rect 0 0 154 19)(font "Intel Clear" (font_size 8)))
		(text "CRC_Mem_Init_Addr[7..0]" (rect 21 75 175 94)(font "Intel Clear" (font_size 8)))
		(line (pt 0 80)(pt 16 80)(line_width 3))
	)
	(port
		(pt 0 96)
		(input)
		(text "CRC_Mem_Init_Data[7..0]" (rect 0 0 153 19)(font "Intel Clear" (font_size 8)))
		(text "CRC_Mem_Init_Data[7..0]" (rect 21 91 174 110)(font "Intel Clear" (font_size 8)))
		(line (pt 0 96)(pt 16 96)(line_width 3))
	)
	(port
		(pt 0 112)
		(input)
		(text "CRC_Mem_Init_Write" (rect 0 0 126 19)(font "Intel Clear" (font_size 8)))
		(text "CRC_Mem_Init_Write" (rect 21 107 147 126)(font "Intel Clear" (font_size 8)))
		(line (pt 0 112)(pt 16 112))
	)
	(port
		(pt 0 128)
		(input)
		(text "CurrCRTL_Bridge_Data[31..0]" (rect 0 0 177 19)(font "Intel Clear" (font_size 8)))
		(text "CurrCRTL_Bridge_Data[31..0]" (rect 21 123 198 142)(font "Intel Clear" (font_size 8)))
		(line (pt 0 128)(pt 16 128)(line_width 3))
	)
	(port
		(pt 0 144)
		(input)
		(text "CurrCRTL_Bridge_Addr[5..2]" (rect 0 0 169 19)(font "Intel Clear" (font_size 8)))
		(text "CurrCRTL_Bridge_Addr[5..2]" (rect 21 139 190 158)(font "Intel Clear" (font_size 8)))
		(line (pt 0 144)(pt 16 144)(line_width 3))
	)
	(port
		(pt 0 160)
		(input)
		(text "CurrCRTL_BridgeBusEnable" (rect 0 0 164 19)(font "Intel Clear" (font_size 8)))
		(text "CurrCRTL_BridgeBusEnable" (rect 21 155 185 174)(font "Intel Clear" (font_size 8)))
		(line (pt 0 160)(pt 16 160))
	)
	(port
		(pt 0 176)
		(input)
		(text "CurrCRTL_Bridge_RW" (rect 0 0 129 19)(font "Intel Clear" (font_size 8)))
		(text "CurrCRTL_Bridge_RW" (rect 21 171 150 190)(font "Intel Clear" (font_size 8)))
		(line (pt 0 176)(pt 16 176))
	)
	(port
		(pt 0 192)
		(input)
		(text "DebugCountMSB[7..0]" (rect 0 0 130 19)(font "Intel Clear" (font_size 8)))
		(text "DebugCountMSB[7..0]" (rect 21 187 151 206)(font "Intel Clear" (font_size 8)))
		(line (pt 0 192)(pt 16 192)(line_width 3))
	)
	(port
		(pt 0 208)
		(input)
		(text "CurrCTRL_GPIO_Out[3..0]" (rect 0 0 153 19)(font "Intel Clear" (font_size 8)))
		(text "CurrCTRL_GPIO_Out[3..0]" (rect 21 203 174 222)(font "Intel Clear" (font_size 8)))
		(line (pt 0 208)(pt 16 208)(line_width 3))
	)
	(port
		(pt 0 224)
		(input)
		(text "RAM_Data_TX[3..0][31..0]" (rect 0 0 155 19)(font "Intel Clear" (font_size 8)))
		(text "RAM_Data_TX[3..0][31..0]" (rect 21 219 176 238)(font "Intel Clear" (font_size 8)))
		(line (pt 0 224)(pt 16 224)(line_width 3))
	)
	(port
		(pt 0 240)
		(input)
		(text "SysCLK" (rect 0 0 44 19)(font "Intel Clear" (font_size 8)))
		(text "SysCLK" (rect 21 235 65 254)(font "Intel Clear" (font_size 8)))
		(line (pt 0 240)(pt 16 240))
	)
	(port
		(pt 0 256)
		(input)
		(text "FIFO_Clk" (rect 0 0 53 19)(font "Intel Clear" (font_size 8)))
		(text "FIFO_Clk" (rect 21 251 74 270)(font "Intel Clear" (font_size 8)))
		(line (pt 0 256)(pt 16 256))
	)
	(port
		(pt 424 32)
		(output)
		(text "CurrCTRL_WriteReg[12..0][31..0]" (rect 0 0 195 19)(font "Intel Clear" (font_size 8)))
		(text "CurrCTRL_WriteReg[12..0][31..0]" (rect 208 27 403 46)(font "Intel Clear" (font_size 8)))
		(line (pt 424 32)(pt 408 32)(line_width 3))
	)
	(port
		(pt 424 48)
		(output)
		(text "CurrCRTL_BridgeAck" (rect 0 0 123 19)(font "Intel Clear" (font_size 8)))
		(text "CurrCRTL_BridgeAck" (rect 280 43 403 62)(font "Intel Clear" (font_size 8)))
		(line (pt 424 48)(pt 408 48))
	)
	(port
		(pt 424 64)
		(output)
		(text "FIFO_WriteData[31..0]" (rect 0 0 133 19)(font "Intel Clear" (font_size 8)))
		(text "FIFO_WriteData[31..0]" (rect 270 59 403 78)(font "Intel Clear" (font_size 8)))
		(line (pt 424 64)(pt 408 64)(line_width 3))
	)
	(port
		(pt 424 80)
		(output)
		(text "FIFO_Write[1..0]" (rect 0 0 96 19)(font "Intel Clear" (font_size 8)))
		(text "FIFO_Write[1..0]" (rect 307 75 403 94)(font "Intel Clear" (font_size 8)))
		(line (pt 424 80)(pt 408 80)(line_width 3))
	)
	(port
		(pt 424 96)
		(output)
		(text "CurrCRTL_RAM_Addr[7..0]" (rect 0 0 158 19)(font "Intel Clear" (font_size 8)))
		(text "CurrCRTL_RAM_Addr[7..0]" (rect 245 91 403 110)(font "Intel Clear" (font_size 8)))
		(line (pt 424 96)(pt 408 96)(line_width 3))
	)
	(port
		(pt 424 112)
		(output)
		(text "CurrCRTL_RAM_Clk_En" (rect 0 0 138 19)(font "Intel Clear" (font_size 8)))
		(text "CurrCRTL_RAM_Clk_En" (rect 265 107 403 126)(font "Intel Clear" (font_size 8)))
		(line (pt 424 112)(pt 408 112))
	)
	(port
		(pt 424 128)
		(output)
		(text "TXByteAddr[3..0][12..0]" (rect 0 0 142 19)(font "Intel Clear" (font_size 8)))
		(text "TXByteAddr[3..0][12..0]" (rect 261 123 403 142)(font "Intel Clear" (font_size 8)))
		(line (pt 424 128)(pt 408 128)(line_width 3))
	)
	(port
		(pt 424 144)
		(output)
		(text "Debug_Data_TX[3..0]" (rect 0 0 128 19)(font "Intel Clear" (font_size 8)))
		(text "Debug_Data_TX[3..0]" (rect 275 139 403 158)(font "Intel Clear" (font_size 8)))
		(line (pt 424 144)(pt 408 144)(line_width 3))
	)
	(port
		(pt 424 160)
		(output)
		(text "TX_Active[3..0]" (rect 0 0 90 19)(font "Intel Clear" (font_size 8)))
		(text "TX_Active[3..0]" (rect 313 155 403 174)(font "Intel Clear" (font_size 8)))
		(line (pt 424 160)(pt 408 160)(line_width 3))
	)
	(port
		(pt 424 176)
		(output)
		(text "4b5b_TX_Trigger[3..0]" (rect 0 0 136 19)(font "Intel Clear" (font_size 8)))
		(text "4b5b_TX_Trigger[3..0]" (rect 267 171 403 190)(font "Intel Clear" (font_size 8)))
		(line (pt 424 176)(pt 408 176)(line_width 3))
	)
	(port
		(pt 424 192)
		(output)
		(text "Debug_TX_UART" (rect 0 0 103 19)(font "Intel Clear" (font_size 8)))
		(text "Debug_TX_UART" (rect 300 187 403 206)(font "Intel Clear" (font_size 8)))
		(line (pt 424 192)(pt 408 192))
	)
	(drawing
		(rectangle (rect 16 16 408 272))
	)
)
