
SPI_Master.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001f70  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000002c  0800207c  0800207c  0001207c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080020a8  080020a8  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  080020a8  080020a8  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  080020a8  080020a8  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080020a8  080020a8  000120a8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080020ac  080020ac  000120ac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  080020b0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000c4  2000000c  080020bc  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200000d0  080020bc  000200d0  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00006dc4  00000000  00000000  00020035  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00001514  00000000  00000000  00026df9  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000007e0  00000000  00000000  00028310  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000728  00000000  00000000  00028af0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000162ed  00000000  00000000  00029218  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   000068c8  00000000  00000000  0003f505  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0007f696  00000000  00000000  00045dcd  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000c5463  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001f28  00000000  00000000  000c54e0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000000c 	.word	0x2000000c
 8000128:	00000000 	.word	0x00000000
 800012c:	08002064 	.word	0x08002064

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000010 	.word	0x20000010
 8000148:	08002064 	.word	0x08002064

0800014c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800014c:	b580      	push	{r7, lr}
 800014e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000150:	4b08      	ldr	r3, [pc, #32]	; (8000174 <HAL_Init+0x28>)
 8000152:	681b      	ldr	r3, [r3, #0]
 8000154:	4a07      	ldr	r2, [pc, #28]	; (8000174 <HAL_Init+0x28>)
 8000156:	f043 0310 	orr.w	r3, r3, #16
 800015a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800015c:	2003      	movs	r0, #3
 800015e:	f000 f929 	bl	80003b4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000162:	2000      	movs	r0, #0
 8000164:	f000 f808 	bl	8000178 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000168:	f001 fe32 	bl	8001dd0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800016c:	2300      	movs	r3, #0
}
 800016e:	4618      	mov	r0, r3
 8000170:	bd80      	pop	{r7, pc}
 8000172:	bf00      	nop
 8000174:	40022000 	.word	0x40022000

08000178 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000178:	b580      	push	{r7, lr}
 800017a:	b082      	sub	sp, #8
 800017c:	af00      	add	r7, sp, #0
 800017e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000180:	4b12      	ldr	r3, [pc, #72]	; (80001cc <HAL_InitTick+0x54>)
 8000182:	681a      	ldr	r2, [r3, #0]
 8000184:	4b12      	ldr	r3, [pc, #72]	; (80001d0 <HAL_InitTick+0x58>)
 8000186:	781b      	ldrb	r3, [r3, #0]
 8000188:	4619      	mov	r1, r3
 800018a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800018e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000192:	fbb2 f3f3 	udiv	r3, r2, r3
 8000196:	4618      	mov	r0, r3
 8000198:	f000 f933 	bl	8000402 <HAL_SYSTICK_Config>
 800019c:	4603      	mov	r3, r0
 800019e:	2b00      	cmp	r3, #0
 80001a0:	d001      	beq.n	80001a6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80001a2:	2301      	movs	r3, #1
 80001a4:	e00e      	b.n	80001c4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80001a6:	687b      	ldr	r3, [r7, #4]
 80001a8:	2b0f      	cmp	r3, #15
 80001aa:	d80a      	bhi.n	80001c2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80001ac:	2200      	movs	r2, #0
 80001ae:	6879      	ldr	r1, [r7, #4]
 80001b0:	f04f 30ff 	mov.w	r0, #4294967295
 80001b4:	f000 f909 	bl	80003ca <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80001b8:	4a06      	ldr	r2, [pc, #24]	; (80001d4 <HAL_InitTick+0x5c>)
 80001ba:	687b      	ldr	r3, [r7, #4]
 80001bc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80001be:	2300      	movs	r3, #0
 80001c0:	e000      	b.n	80001c4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80001c2:	2301      	movs	r3, #1
}
 80001c4:	4618      	mov	r0, r3
 80001c6:	3708      	adds	r7, #8
 80001c8:	46bd      	mov	sp, r7
 80001ca:	bd80      	pop	{r7, pc}
 80001cc:	20000008 	.word	0x20000008
 80001d0:	20000004 	.word	0x20000004
 80001d4:	20000000 	.word	0x20000000

080001d8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80001d8:	b480      	push	{r7}
 80001da:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80001dc:	4b05      	ldr	r3, [pc, #20]	; (80001f4 <HAL_IncTick+0x1c>)
 80001de:	781b      	ldrb	r3, [r3, #0]
 80001e0:	461a      	mov	r2, r3
 80001e2:	4b05      	ldr	r3, [pc, #20]	; (80001f8 <HAL_IncTick+0x20>)
 80001e4:	681b      	ldr	r3, [r3, #0]
 80001e6:	4413      	add	r3, r2
 80001e8:	4a03      	ldr	r2, [pc, #12]	; (80001f8 <HAL_IncTick+0x20>)
 80001ea:	6013      	str	r3, [r2, #0]
}
 80001ec:	bf00      	nop
 80001ee:	46bd      	mov	sp, r7
 80001f0:	bc80      	pop	{r7}
 80001f2:	4770      	bx	lr
 80001f4:	20000004 	.word	0x20000004
 80001f8:	20000028 	.word	0x20000028

080001fc <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80001fc:	b480      	push	{r7}
 80001fe:	af00      	add	r7, sp, #0
  return uwTick;
 8000200:	4b02      	ldr	r3, [pc, #8]	; (800020c <HAL_GetTick+0x10>)
 8000202:	681b      	ldr	r3, [r3, #0]
}
 8000204:	4618      	mov	r0, r3
 8000206:	46bd      	mov	sp, r7
 8000208:	bc80      	pop	{r7}
 800020a:	4770      	bx	lr
 800020c:	20000028 	.word	0x20000028

08000210 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000210:	b580      	push	{r7, lr}
 8000212:	b084      	sub	sp, #16
 8000214:	af00      	add	r7, sp, #0
 8000216:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000218:	f7ff fff0 	bl	80001fc <HAL_GetTick>
 800021c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800021e:	687b      	ldr	r3, [r7, #4]
 8000220:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000222:	68fb      	ldr	r3, [r7, #12]
 8000224:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000228:	d005      	beq.n	8000236 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800022a:	4b09      	ldr	r3, [pc, #36]	; (8000250 <HAL_Delay+0x40>)
 800022c:	781b      	ldrb	r3, [r3, #0]
 800022e:	461a      	mov	r2, r3
 8000230:	68fb      	ldr	r3, [r7, #12]
 8000232:	4413      	add	r3, r2
 8000234:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000236:	bf00      	nop
 8000238:	f7ff ffe0 	bl	80001fc <HAL_GetTick>
 800023c:	4602      	mov	r2, r0
 800023e:	68bb      	ldr	r3, [r7, #8]
 8000240:	1ad3      	subs	r3, r2, r3
 8000242:	68fa      	ldr	r2, [r7, #12]
 8000244:	429a      	cmp	r2, r3
 8000246:	d8f7      	bhi.n	8000238 <HAL_Delay+0x28>
  {
  }
}
 8000248:	bf00      	nop
 800024a:	3710      	adds	r7, #16
 800024c:	46bd      	mov	sp, r7
 800024e:	bd80      	pop	{r7, pc}
 8000250:	20000004 	.word	0x20000004

08000254 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000254:	b480      	push	{r7}
 8000256:	b085      	sub	sp, #20
 8000258:	af00      	add	r7, sp, #0
 800025a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800025c:	687b      	ldr	r3, [r7, #4]
 800025e:	f003 0307 	and.w	r3, r3, #7
 8000262:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000264:	4b0c      	ldr	r3, [pc, #48]	; (8000298 <__NVIC_SetPriorityGrouping+0x44>)
 8000266:	68db      	ldr	r3, [r3, #12]
 8000268:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800026a:	68ba      	ldr	r2, [r7, #8]
 800026c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000270:	4013      	ands	r3, r2
 8000272:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000274:	68fb      	ldr	r3, [r7, #12]
 8000276:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000278:	68bb      	ldr	r3, [r7, #8]
 800027a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800027c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000280:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000284:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000286:	4a04      	ldr	r2, [pc, #16]	; (8000298 <__NVIC_SetPriorityGrouping+0x44>)
 8000288:	68bb      	ldr	r3, [r7, #8]
 800028a:	60d3      	str	r3, [r2, #12]
}
 800028c:	bf00      	nop
 800028e:	3714      	adds	r7, #20
 8000290:	46bd      	mov	sp, r7
 8000292:	bc80      	pop	{r7}
 8000294:	4770      	bx	lr
 8000296:	bf00      	nop
 8000298:	e000ed00 	.word	0xe000ed00

0800029c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800029c:	b480      	push	{r7}
 800029e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80002a0:	4b04      	ldr	r3, [pc, #16]	; (80002b4 <__NVIC_GetPriorityGrouping+0x18>)
 80002a2:	68db      	ldr	r3, [r3, #12]
 80002a4:	0a1b      	lsrs	r3, r3, #8
 80002a6:	f003 0307 	and.w	r3, r3, #7
}
 80002aa:	4618      	mov	r0, r3
 80002ac:	46bd      	mov	sp, r7
 80002ae:	bc80      	pop	{r7}
 80002b0:	4770      	bx	lr
 80002b2:	bf00      	nop
 80002b4:	e000ed00 	.word	0xe000ed00

080002b8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80002b8:	b480      	push	{r7}
 80002ba:	b083      	sub	sp, #12
 80002bc:	af00      	add	r7, sp, #0
 80002be:	4603      	mov	r3, r0
 80002c0:	6039      	str	r1, [r7, #0]
 80002c2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80002c4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80002c8:	2b00      	cmp	r3, #0
 80002ca:	db0a      	blt.n	80002e2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80002cc:	683b      	ldr	r3, [r7, #0]
 80002ce:	b2da      	uxtb	r2, r3
 80002d0:	490c      	ldr	r1, [pc, #48]	; (8000304 <__NVIC_SetPriority+0x4c>)
 80002d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80002d6:	0112      	lsls	r2, r2, #4
 80002d8:	b2d2      	uxtb	r2, r2
 80002da:	440b      	add	r3, r1
 80002dc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80002e0:	e00a      	b.n	80002f8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80002e2:	683b      	ldr	r3, [r7, #0]
 80002e4:	b2da      	uxtb	r2, r3
 80002e6:	4908      	ldr	r1, [pc, #32]	; (8000308 <__NVIC_SetPriority+0x50>)
 80002e8:	79fb      	ldrb	r3, [r7, #7]
 80002ea:	f003 030f 	and.w	r3, r3, #15
 80002ee:	3b04      	subs	r3, #4
 80002f0:	0112      	lsls	r2, r2, #4
 80002f2:	b2d2      	uxtb	r2, r2
 80002f4:	440b      	add	r3, r1
 80002f6:	761a      	strb	r2, [r3, #24]
}
 80002f8:	bf00      	nop
 80002fa:	370c      	adds	r7, #12
 80002fc:	46bd      	mov	sp, r7
 80002fe:	bc80      	pop	{r7}
 8000300:	4770      	bx	lr
 8000302:	bf00      	nop
 8000304:	e000e100 	.word	0xe000e100
 8000308:	e000ed00 	.word	0xe000ed00

0800030c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800030c:	b480      	push	{r7}
 800030e:	b089      	sub	sp, #36	; 0x24
 8000310:	af00      	add	r7, sp, #0
 8000312:	60f8      	str	r0, [r7, #12]
 8000314:	60b9      	str	r1, [r7, #8]
 8000316:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000318:	68fb      	ldr	r3, [r7, #12]
 800031a:	f003 0307 	and.w	r3, r3, #7
 800031e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000320:	69fb      	ldr	r3, [r7, #28]
 8000322:	f1c3 0307 	rsb	r3, r3, #7
 8000326:	2b04      	cmp	r3, #4
 8000328:	bf28      	it	cs
 800032a:	2304      	movcs	r3, #4
 800032c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800032e:	69fb      	ldr	r3, [r7, #28]
 8000330:	3304      	adds	r3, #4
 8000332:	2b06      	cmp	r3, #6
 8000334:	d902      	bls.n	800033c <NVIC_EncodePriority+0x30>
 8000336:	69fb      	ldr	r3, [r7, #28]
 8000338:	3b03      	subs	r3, #3
 800033a:	e000      	b.n	800033e <NVIC_EncodePriority+0x32>
 800033c:	2300      	movs	r3, #0
 800033e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000340:	f04f 32ff 	mov.w	r2, #4294967295
 8000344:	69bb      	ldr	r3, [r7, #24]
 8000346:	fa02 f303 	lsl.w	r3, r2, r3
 800034a:	43da      	mvns	r2, r3
 800034c:	68bb      	ldr	r3, [r7, #8]
 800034e:	401a      	ands	r2, r3
 8000350:	697b      	ldr	r3, [r7, #20]
 8000352:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000354:	f04f 31ff 	mov.w	r1, #4294967295
 8000358:	697b      	ldr	r3, [r7, #20]
 800035a:	fa01 f303 	lsl.w	r3, r1, r3
 800035e:	43d9      	mvns	r1, r3
 8000360:	687b      	ldr	r3, [r7, #4]
 8000362:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000364:	4313      	orrs	r3, r2
         );
}
 8000366:	4618      	mov	r0, r3
 8000368:	3724      	adds	r7, #36	; 0x24
 800036a:	46bd      	mov	sp, r7
 800036c:	bc80      	pop	{r7}
 800036e:	4770      	bx	lr

08000370 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000370:	b580      	push	{r7, lr}
 8000372:	b082      	sub	sp, #8
 8000374:	af00      	add	r7, sp, #0
 8000376:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000378:	687b      	ldr	r3, [r7, #4]
 800037a:	3b01      	subs	r3, #1
 800037c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000380:	d301      	bcc.n	8000386 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000382:	2301      	movs	r3, #1
 8000384:	e00f      	b.n	80003a6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000386:	4a0a      	ldr	r2, [pc, #40]	; (80003b0 <SysTick_Config+0x40>)
 8000388:	687b      	ldr	r3, [r7, #4]
 800038a:	3b01      	subs	r3, #1
 800038c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800038e:	210f      	movs	r1, #15
 8000390:	f04f 30ff 	mov.w	r0, #4294967295
 8000394:	f7ff ff90 	bl	80002b8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000398:	4b05      	ldr	r3, [pc, #20]	; (80003b0 <SysTick_Config+0x40>)
 800039a:	2200      	movs	r2, #0
 800039c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800039e:	4b04      	ldr	r3, [pc, #16]	; (80003b0 <SysTick_Config+0x40>)
 80003a0:	2207      	movs	r2, #7
 80003a2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80003a4:	2300      	movs	r3, #0
}
 80003a6:	4618      	mov	r0, r3
 80003a8:	3708      	adds	r7, #8
 80003aa:	46bd      	mov	sp, r7
 80003ac:	bd80      	pop	{r7, pc}
 80003ae:	bf00      	nop
 80003b0:	e000e010 	.word	0xe000e010

080003b4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80003b4:	b580      	push	{r7, lr}
 80003b6:	b082      	sub	sp, #8
 80003b8:	af00      	add	r7, sp, #0
 80003ba:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80003bc:	6878      	ldr	r0, [r7, #4]
 80003be:	f7ff ff49 	bl	8000254 <__NVIC_SetPriorityGrouping>
}
 80003c2:	bf00      	nop
 80003c4:	3708      	adds	r7, #8
 80003c6:	46bd      	mov	sp, r7
 80003c8:	bd80      	pop	{r7, pc}

080003ca <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80003ca:	b580      	push	{r7, lr}
 80003cc:	b086      	sub	sp, #24
 80003ce:	af00      	add	r7, sp, #0
 80003d0:	4603      	mov	r3, r0
 80003d2:	60b9      	str	r1, [r7, #8]
 80003d4:	607a      	str	r2, [r7, #4]
 80003d6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80003d8:	2300      	movs	r3, #0
 80003da:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80003dc:	f7ff ff5e 	bl	800029c <__NVIC_GetPriorityGrouping>
 80003e0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80003e2:	687a      	ldr	r2, [r7, #4]
 80003e4:	68b9      	ldr	r1, [r7, #8]
 80003e6:	6978      	ldr	r0, [r7, #20]
 80003e8:	f7ff ff90 	bl	800030c <NVIC_EncodePriority>
 80003ec:	4602      	mov	r2, r0
 80003ee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80003f2:	4611      	mov	r1, r2
 80003f4:	4618      	mov	r0, r3
 80003f6:	f7ff ff5f 	bl	80002b8 <__NVIC_SetPriority>
}
 80003fa:	bf00      	nop
 80003fc:	3718      	adds	r7, #24
 80003fe:	46bd      	mov	sp, r7
 8000400:	bd80      	pop	{r7, pc}

08000402 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000402:	b580      	push	{r7, lr}
 8000404:	b082      	sub	sp, #8
 8000406:	af00      	add	r7, sp, #0
 8000408:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800040a:	6878      	ldr	r0, [r7, #4]
 800040c:	f7ff ffb0 	bl	8000370 <SysTick_Config>
 8000410:	4603      	mov	r3, r0
}
 8000412:	4618      	mov	r0, r3
 8000414:	3708      	adds	r7, #8
 8000416:	46bd      	mov	sp, r7
 8000418:	bd80      	pop	{r7, pc}
	...

0800041c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800041c:	b480      	push	{r7}
 800041e:	b08b      	sub	sp, #44	; 0x2c
 8000420:	af00      	add	r7, sp, #0
 8000422:	6078      	str	r0, [r7, #4]
 8000424:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000426:	2300      	movs	r3, #0
 8000428:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800042a:	2300      	movs	r3, #0
 800042c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800042e:	e127      	b.n	8000680 <HAL_GPIO_Init+0x264>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8000430:	2201      	movs	r2, #1
 8000432:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000434:	fa02 f303 	lsl.w	r3, r2, r3
 8000438:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800043a:	683b      	ldr	r3, [r7, #0]
 800043c:	681b      	ldr	r3, [r3, #0]
 800043e:	69fa      	ldr	r2, [r7, #28]
 8000440:	4013      	ands	r3, r2
 8000442:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000444:	69ba      	ldr	r2, [r7, #24]
 8000446:	69fb      	ldr	r3, [r7, #28]
 8000448:	429a      	cmp	r2, r3
 800044a:	f040 8116 	bne.w	800067a <HAL_GPIO_Init+0x25e>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800044e:	683b      	ldr	r3, [r7, #0]
 8000450:	685b      	ldr	r3, [r3, #4]
 8000452:	2b12      	cmp	r3, #18
 8000454:	d034      	beq.n	80004c0 <HAL_GPIO_Init+0xa4>
 8000456:	2b12      	cmp	r3, #18
 8000458:	d80d      	bhi.n	8000476 <HAL_GPIO_Init+0x5a>
 800045a:	2b02      	cmp	r3, #2
 800045c:	d02b      	beq.n	80004b6 <HAL_GPIO_Init+0x9a>
 800045e:	2b02      	cmp	r3, #2
 8000460:	d804      	bhi.n	800046c <HAL_GPIO_Init+0x50>
 8000462:	2b00      	cmp	r3, #0
 8000464:	d031      	beq.n	80004ca <HAL_GPIO_Init+0xae>
 8000466:	2b01      	cmp	r3, #1
 8000468:	d01c      	beq.n	80004a4 <HAL_GPIO_Init+0x88>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800046a:	e048      	b.n	80004fe <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 800046c:	2b03      	cmp	r3, #3
 800046e:	d043      	beq.n	80004f8 <HAL_GPIO_Init+0xdc>
 8000470:	2b11      	cmp	r3, #17
 8000472:	d01b      	beq.n	80004ac <HAL_GPIO_Init+0x90>
          break;
 8000474:	e043      	b.n	80004fe <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8000476:	4a89      	ldr	r2, [pc, #548]	; (800069c <HAL_GPIO_Init+0x280>)
 8000478:	4293      	cmp	r3, r2
 800047a:	d026      	beq.n	80004ca <HAL_GPIO_Init+0xae>
 800047c:	4a87      	ldr	r2, [pc, #540]	; (800069c <HAL_GPIO_Init+0x280>)
 800047e:	4293      	cmp	r3, r2
 8000480:	d806      	bhi.n	8000490 <HAL_GPIO_Init+0x74>
 8000482:	4a87      	ldr	r2, [pc, #540]	; (80006a0 <HAL_GPIO_Init+0x284>)
 8000484:	4293      	cmp	r3, r2
 8000486:	d020      	beq.n	80004ca <HAL_GPIO_Init+0xae>
 8000488:	4a86      	ldr	r2, [pc, #536]	; (80006a4 <HAL_GPIO_Init+0x288>)
 800048a:	4293      	cmp	r3, r2
 800048c:	d01d      	beq.n	80004ca <HAL_GPIO_Init+0xae>
          break;
 800048e:	e036      	b.n	80004fe <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8000490:	4a85      	ldr	r2, [pc, #532]	; (80006a8 <HAL_GPIO_Init+0x28c>)
 8000492:	4293      	cmp	r3, r2
 8000494:	d019      	beq.n	80004ca <HAL_GPIO_Init+0xae>
 8000496:	4a85      	ldr	r2, [pc, #532]	; (80006ac <HAL_GPIO_Init+0x290>)
 8000498:	4293      	cmp	r3, r2
 800049a:	d016      	beq.n	80004ca <HAL_GPIO_Init+0xae>
 800049c:	4a84      	ldr	r2, [pc, #528]	; (80006b0 <HAL_GPIO_Init+0x294>)
 800049e:	4293      	cmp	r3, r2
 80004a0:	d013      	beq.n	80004ca <HAL_GPIO_Init+0xae>
          break;
 80004a2:	e02c      	b.n	80004fe <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80004a4:	683b      	ldr	r3, [r7, #0]
 80004a6:	68db      	ldr	r3, [r3, #12]
 80004a8:	623b      	str	r3, [r7, #32]
          break;
 80004aa:	e028      	b.n	80004fe <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80004ac:	683b      	ldr	r3, [r7, #0]
 80004ae:	68db      	ldr	r3, [r3, #12]
 80004b0:	3304      	adds	r3, #4
 80004b2:	623b      	str	r3, [r7, #32]
          break;
 80004b4:	e023      	b.n	80004fe <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80004b6:	683b      	ldr	r3, [r7, #0]
 80004b8:	68db      	ldr	r3, [r3, #12]
 80004ba:	3308      	adds	r3, #8
 80004bc:	623b      	str	r3, [r7, #32]
          break;
 80004be:	e01e      	b.n	80004fe <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80004c0:	683b      	ldr	r3, [r7, #0]
 80004c2:	68db      	ldr	r3, [r3, #12]
 80004c4:	330c      	adds	r3, #12
 80004c6:	623b      	str	r3, [r7, #32]
          break;
 80004c8:	e019      	b.n	80004fe <HAL_GPIO_Init+0xe2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80004ca:	683b      	ldr	r3, [r7, #0]
 80004cc:	689b      	ldr	r3, [r3, #8]
 80004ce:	2b00      	cmp	r3, #0
 80004d0:	d102      	bne.n	80004d8 <HAL_GPIO_Init+0xbc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80004d2:	2304      	movs	r3, #4
 80004d4:	623b      	str	r3, [r7, #32]
          break;
 80004d6:	e012      	b.n	80004fe <HAL_GPIO_Init+0xe2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80004d8:	683b      	ldr	r3, [r7, #0]
 80004da:	689b      	ldr	r3, [r3, #8]
 80004dc:	2b01      	cmp	r3, #1
 80004de:	d105      	bne.n	80004ec <HAL_GPIO_Init+0xd0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80004e0:	2308      	movs	r3, #8
 80004e2:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80004e4:	687b      	ldr	r3, [r7, #4]
 80004e6:	69fa      	ldr	r2, [r7, #28]
 80004e8:	611a      	str	r2, [r3, #16]
          break;
 80004ea:	e008      	b.n	80004fe <HAL_GPIO_Init+0xe2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80004ec:	2308      	movs	r3, #8
 80004ee:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80004f0:	687b      	ldr	r3, [r7, #4]
 80004f2:	69fa      	ldr	r2, [r7, #28]
 80004f4:	615a      	str	r2, [r3, #20]
          break;
 80004f6:	e002      	b.n	80004fe <HAL_GPIO_Init+0xe2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80004f8:	2300      	movs	r3, #0
 80004fa:	623b      	str	r3, [r7, #32]
          break;
 80004fc:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80004fe:	69bb      	ldr	r3, [r7, #24]
 8000500:	2bff      	cmp	r3, #255	; 0xff
 8000502:	d801      	bhi.n	8000508 <HAL_GPIO_Init+0xec>
 8000504:	687b      	ldr	r3, [r7, #4]
 8000506:	e001      	b.n	800050c <HAL_GPIO_Init+0xf0>
 8000508:	687b      	ldr	r3, [r7, #4]
 800050a:	3304      	adds	r3, #4
 800050c:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 800050e:	69bb      	ldr	r3, [r7, #24]
 8000510:	2bff      	cmp	r3, #255	; 0xff
 8000512:	d802      	bhi.n	800051a <HAL_GPIO_Init+0xfe>
 8000514:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000516:	009b      	lsls	r3, r3, #2
 8000518:	e002      	b.n	8000520 <HAL_GPIO_Init+0x104>
 800051a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800051c:	3b08      	subs	r3, #8
 800051e:	009b      	lsls	r3, r3, #2
 8000520:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000522:	697b      	ldr	r3, [r7, #20]
 8000524:	681a      	ldr	r2, [r3, #0]
 8000526:	210f      	movs	r1, #15
 8000528:	693b      	ldr	r3, [r7, #16]
 800052a:	fa01 f303 	lsl.w	r3, r1, r3
 800052e:	43db      	mvns	r3, r3
 8000530:	401a      	ands	r2, r3
 8000532:	6a39      	ldr	r1, [r7, #32]
 8000534:	693b      	ldr	r3, [r7, #16]
 8000536:	fa01 f303 	lsl.w	r3, r1, r3
 800053a:	431a      	orrs	r2, r3
 800053c:	697b      	ldr	r3, [r7, #20]
 800053e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000540:	683b      	ldr	r3, [r7, #0]
 8000542:	685b      	ldr	r3, [r3, #4]
 8000544:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000548:	2b00      	cmp	r3, #0
 800054a:	f000 8096 	beq.w	800067a <HAL_GPIO_Init+0x25e>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800054e:	4b59      	ldr	r3, [pc, #356]	; (80006b4 <HAL_GPIO_Init+0x298>)
 8000550:	699b      	ldr	r3, [r3, #24]
 8000552:	4a58      	ldr	r2, [pc, #352]	; (80006b4 <HAL_GPIO_Init+0x298>)
 8000554:	f043 0301 	orr.w	r3, r3, #1
 8000558:	6193      	str	r3, [r2, #24]
 800055a:	4b56      	ldr	r3, [pc, #344]	; (80006b4 <HAL_GPIO_Init+0x298>)
 800055c:	699b      	ldr	r3, [r3, #24]
 800055e:	f003 0301 	and.w	r3, r3, #1
 8000562:	60bb      	str	r3, [r7, #8]
 8000564:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8000566:	4a54      	ldr	r2, [pc, #336]	; (80006b8 <HAL_GPIO_Init+0x29c>)
 8000568:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800056a:	089b      	lsrs	r3, r3, #2
 800056c:	3302      	adds	r3, #2
 800056e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000572:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000574:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000576:	f003 0303 	and.w	r3, r3, #3
 800057a:	009b      	lsls	r3, r3, #2
 800057c:	220f      	movs	r2, #15
 800057e:	fa02 f303 	lsl.w	r3, r2, r3
 8000582:	43db      	mvns	r3, r3
 8000584:	68fa      	ldr	r2, [r7, #12]
 8000586:	4013      	ands	r3, r2
 8000588:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 800058a:	687b      	ldr	r3, [r7, #4]
 800058c:	4a4b      	ldr	r2, [pc, #300]	; (80006bc <HAL_GPIO_Init+0x2a0>)
 800058e:	4293      	cmp	r3, r2
 8000590:	d013      	beq.n	80005ba <HAL_GPIO_Init+0x19e>
 8000592:	687b      	ldr	r3, [r7, #4]
 8000594:	4a4a      	ldr	r2, [pc, #296]	; (80006c0 <HAL_GPIO_Init+0x2a4>)
 8000596:	4293      	cmp	r3, r2
 8000598:	d00d      	beq.n	80005b6 <HAL_GPIO_Init+0x19a>
 800059a:	687b      	ldr	r3, [r7, #4]
 800059c:	4a49      	ldr	r2, [pc, #292]	; (80006c4 <HAL_GPIO_Init+0x2a8>)
 800059e:	4293      	cmp	r3, r2
 80005a0:	d007      	beq.n	80005b2 <HAL_GPIO_Init+0x196>
 80005a2:	687b      	ldr	r3, [r7, #4]
 80005a4:	4a48      	ldr	r2, [pc, #288]	; (80006c8 <HAL_GPIO_Init+0x2ac>)
 80005a6:	4293      	cmp	r3, r2
 80005a8:	d101      	bne.n	80005ae <HAL_GPIO_Init+0x192>
 80005aa:	2303      	movs	r3, #3
 80005ac:	e006      	b.n	80005bc <HAL_GPIO_Init+0x1a0>
 80005ae:	2304      	movs	r3, #4
 80005b0:	e004      	b.n	80005bc <HAL_GPIO_Init+0x1a0>
 80005b2:	2302      	movs	r3, #2
 80005b4:	e002      	b.n	80005bc <HAL_GPIO_Init+0x1a0>
 80005b6:	2301      	movs	r3, #1
 80005b8:	e000      	b.n	80005bc <HAL_GPIO_Init+0x1a0>
 80005ba:	2300      	movs	r3, #0
 80005bc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80005be:	f002 0203 	and.w	r2, r2, #3
 80005c2:	0092      	lsls	r2, r2, #2
 80005c4:	4093      	lsls	r3, r2
 80005c6:	68fa      	ldr	r2, [r7, #12]
 80005c8:	4313      	orrs	r3, r2
 80005ca:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80005cc:	493a      	ldr	r1, [pc, #232]	; (80006b8 <HAL_GPIO_Init+0x29c>)
 80005ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80005d0:	089b      	lsrs	r3, r3, #2
 80005d2:	3302      	adds	r3, #2
 80005d4:	68fa      	ldr	r2, [r7, #12]
 80005d6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80005da:	683b      	ldr	r3, [r7, #0]
 80005dc:	685b      	ldr	r3, [r3, #4]
 80005de:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80005e2:	2b00      	cmp	r3, #0
 80005e4:	d006      	beq.n	80005f4 <HAL_GPIO_Init+0x1d8>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80005e6:	4b39      	ldr	r3, [pc, #228]	; (80006cc <HAL_GPIO_Init+0x2b0>)
 80005e8:	681a      	ldr	r2, [r3, #0]
 80005ea:	4938      	ldr	r1, [pc, #224]	; (80006cc <HAL_GPIO_Init+0x2b0>)
 80005ec:	69bb      	ldr	r3, [r7, #24]
 80005ee:	4313      	orrs	r3, r2
 80005f0:	600b      	str	r3, [r1, #0]
 80005f2:	e006      	b.n	8000602 <HAL_GPIO_Init+0x1e6>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80005f4:	4b35      	ldr	r3, [pc, #212]	; (80006cc <HAL_GPIO_Init+0x2b0>)
 80005f6:	681a      	ldr	r2, [r3, #0]
 80005f8:	69bb      	ldr	r3, [r7, #24]
 80005fa:	43db      	mvns	r3, r3
 80005fc:	4933      	ldr	r1, [pc, #204]	; (80006cc <HAL_GPIO_Init+0x2b0>)
 80005fe:	4013      	ands	r3, r2
 8000600:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000602:	683b      	ldr	r3, [r7, #0]
 8000604:	685b      	ldr	r3, [r3, #4]
 8000606:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800060a:	2b00      	cmp	r3, #0
 800060c:	d006      	beq.n	800061c <HAL_GPIO_Init+0x200>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 800060e:	4b2f      	ldr	r3, [pc, #188]	; (80006cc <HAL_GPIO_Init+0x2b0>)
 8000610:	685a      	ldr	r2, [r3, #4]
 8000612:	492e      	ldr	r1, [pc, #184]	; (80006cc <HAL_GPIO_Init+0x2b0>)
 8000614:	69bb      	ldr	r3, [r7, #24]
 8000616:	4313      	orrs	r3, r2
 8000618:	604b      	str	r3, [r1, #4]
 800061a:	e006      	b.n	800062a <HAL_GPIO_Init+0x20e>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800061c:	4b2b      	ldr	r3, [pc, #172]	; (80006cc <HAL_GPIO_Init+0x2b0>)
 800061e:	685a      	ldr	r2, [r3, #4]
 8000620:	69bb      	ldr	r3, [r7, #24]
 8000622:	43db      	mvns	r3, r3
 8000624:	4929      	ldr	r1, [pc, #164]	; (80006cc <HAL_GPIO_Init+0x2b0>)
 8000626:	4013      	ands	r3, r2
 8000628:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800062a:	683b      	ldr	r3, [r7, #0]
 800062c:	685b      	ldr	r3, [r3, #4]
 800062e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000632:	2b00      	cmp	r3, #0
 8000634:	d006      	beq.n	8000644 <HAL_GPIO_Init+0x228>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000636:	4b25      	ldr	r3, [pc, #148]	; (80006cc <HAL_GPIO_Init+0x2b0>)
 8000638:	689a      	ldr	r2, [r3, #8]
 800063a:	4924      	ldr	r1, [pc, #144]	; (80006cc <HAL_GPIO_Init+0x2b0>)
 800063c:	69bb      	ldr	r3, [r7, #24]
 800063e:	4313      	orrs	r3, r2
 8000640:	608b      	str	r3, [r1, #8]
 8000642:	e006      	b.n	8000652 <HAL_GPIO_Init+0x236>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000644:	4b21      	ldr	r3, [pc, #132]	; (80006cc <HAL_GPIO_Init+0x2b0>)
 8000646:	689a      	ldr	r2, [r3, #8]
 8000648:	69bb      	ldr	r3, [r7, #24]
 800064a:	43db      	mvns	r3, r3
 800064c:	491f      	ldr	r1, [pc, #124]	; (80006cc <HAL_GPIO_Init+0x2b0>)
 800064e:	4013      	ands	r3, r2
 8000650:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000652:	683b      	ldr	r3, [r7, #0]
 8000654:	685b      	ldr	r3, [r3, #4]
 8000656:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800065a:	2b00      	cmp	r3, #0
 800065c:	d006      	beq.n	800066c <HAL_GPIO_Init+0x250>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 800065e:	4b1b      	ldr	r3, [pc, #108]	; (80006cc <HAL_GPIO_Init+0x2b0>)
 8000660:	68da      	ldr	r2, [r3, #12]
 8000662:	491a      	ldr	r1, [pc, #104]	; (80006cc <HAL_GPIO_Init+0x2b0>)
 8000664:	69bb      	ldr	r3, [r7, #24]
 8000666:	4313      	orrs	r3, r2
 8000668:	60cb      	str	r3, [r1, #12]
 800066a:	e006      	b.n	800067a <HAL_GPIO_Init+0x25e>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800066c:	4b17      	ldr	r3, [pc, #92]	; (80006cc <HAL_GPIO_Init+0x2b0>)
 800066e:	68da      	ldr	r2, [r3, #12]
 8000670:	69bb      	ldr	r3, [r7, #24]
 8000672:	43db      	mvns	r3, r3
 8000674:	4915      	ldr	r1, [pc, #84]	; (80006cc <HAL_GPIO_Init+0x2b0>)
 8000676:	4013      	ands	r3, r2
 8000678:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 800067a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800067c:	3301      	adds	r3, #1
 800067e:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000680:	683b      	ldr	r3, [r7, #0]
 8000682:	681a      	ldr	r2, [r3, #0]
 8000684:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000686:	fa22 f303 	lsr.w	r3, r2, r3
 800068a:	2b00      	cmp	r3, #0
 800068c:	f47f aed0 	bne.w	8000430 <HAL_GPIO_Init+0x14>
  }
}
 8000690:	bf00      	nop
 8000692:	372c      	adds	r7, #44	; 0x2c
 8000694:	46bd      	mov	sp, r7
 8000696:	bc80      	pop	{r7}
 8000698:	4770      	bx	lr
 800069a:	bf00      	nop
 800069c:	10210000 	.word	0x10210000
 80006a0:	10110000 	.word	0x10110000
 80006a4:	10120000 	.word	0x10120000
 80006a8:	10310000 	.word	0x10310000
 80006ac:	10320000 	.word	0x10320000
 80006b0:	10220000 	.word	0x10220000
 80006b4:	40021000 	.word	0x40021000
 80006b8:	40010000 	.word	0x40010000
 80006bc:	40010800 	.word	0x40010800
 80006c0:	40010c00 	.word	0x40010c00
 80006c4:	40011000 	.word	0x40011000
 80006c8:	40011400 	.word	0x40011400
 80006cc:	40010400 	.word	0x40010400

080006d0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80006d0:	b480      	push	{r7}
 80006d2:	b083      	sub	sp, #12
 80006d4:	af00      	add	r7, sp, #0
 80006d6:	6078      	str	r0, [r7, #4]
 80006d8:	460b      	mov	r3, r1
 80006da:	807b      	strh	r3, [r7, #2]
 80006dc:	4613      	mov	r3, r2
 80006de:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80006e0:	787b      	ldrb	r3, [r7, #1]
 80006e2:	2b00      	cmp	r3, #0
 80006e4:	d003      	beq.n	80006ee <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80006e6:	887a      	ldrh	r2, [r7, #2]
 80006e8:	687b      	ldr	r3, [r7, #4]
 80006ea:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80006ec:	e003      	b.n	80006f6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80006ee:	887b      	ldrh	r3, [r7, #2]
 80006f0:	041a      	lsls	r2, r3, #16
 80006f2:	687b      	ldr	r3, [r7, #4]
 80006f4:	611a      	str	r2, [r3, #16]
}
 80006f6:	bf00      	nop
 80006f8:	370c      	adds	r7, #12
 80006fa:	46bd      	mov	sp, r7
 80006fc:	bc80      	pop	{r7}
 80006fe:	4770      	bx	lr

08000700 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8000700:	b480      	push	{r7}
 8000702:	b085      	sub	sp, #20
 8000704:	af00      	add	r7, sp, #0
 8000706:	6078      	str	r0, [r7, #4]
 8000708:	460b      	mov	r3, r1
 800070a:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 800070c:	687b      	ldr	r3, [r7, #4]
 800070e:	68db      	ldr	r3, [r3, #12]
 8000710:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8000712:	887a      	ldrh	r2, [r7, #2]
 8000714:	68fb      	ldr	r3, [r7, #12]
 8000716:	4013      	ands	r3, r2
 8000718:	041a      	lsls	r2, r3, #16
 800071a:	68fb      	ldr	r3, [r7, #12]
 800071c:	43d9      	mvns	r1, r3
 800071e:	887b      	ldrh	r3, [r7, #2]
 8000720:	400b      	ands	r3, r1
 8000722:	431a      	orrs	r2, r3
 8000724:	687b      	ldr	r3, [r7, #4]
 8000726:	611a      	str	r2, [r3, #16]
}
 8000728:	bf00      	nop
 800072a:	3714      	adds	r7, #20
 800072c:	46bd      	mov	sp, r7
 800072e:	bc80      	pop	{r7}
 8000730:	4770      	bx	lr
	...

08000734 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000734:	b580      	push	{r7, lr}
 8000736:	b086      	sub	sp, #24
 8000738:	af00      	add	r7, sp, #0
 800073a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800073c:	687b      	ldr	r3, [r7, #4]
 800073e:	2b00      	cmp	r3, #0
 8000740:	d101      	bne.n	8000746 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000742:	2301      	movs	r3, #1
 8000744:	e26c      	b.n	8000c20 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000746:	687b      	ldr	r3, [r7, #4]
 8000748:	681b      	ldr	r3, [r3, #0]
 800074a:	f003 0301 	and.w	r3, r3, #1
 800074e:	2b00      	cmp	r3, #0
 8000750:	f000 8087 	beq.w	8000862 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000754:	4b92      	ldr	r3, [pc, #584]	; (80009a0 <HAL_RCC_OscConfig+0x26c>)
 8000756:	685b      	ldr	r3, [r3, #4]
 8000758:	f003 030c 	and.w	r3, r3, #12
 800075c:	2b04      	cmp	r3, #4
 800075e:	d00c      	beq.n	800077a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000760:	4b8f      	ldr	r3, [pc, #572]	; (80009a0 <HAL_RCC_OscConfig+0x26c>)
 8000762:	685b      	ldr	r3, [r3, #4]
 8000764:	f003 030c 	and.w	r3, r3, #12
 8000768:	2b08      	cmp	r3, #8
 800076a:	d112      	bne.n	8000792 <HAL_RCC_OscConfig+0x5e>
 800076c:	4b8c      	ldr	r3, [pc, #560]	; (80009a0 <HAL_RCC_OscConfig+0x26c>)
 800076e:	685b      	ldr	r3, [r3, #4]
 8000770:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000774:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000778:	d10b      	bne.n	8000792 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800077a:	4b89      	ldr	r3, [pc, #548]	; (80009a0 <HAL_RCC_OscConfig+0x26c>)
 800077c:	681b      	ldr	r3, [r3, #0]
 800077e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000782:	2b00      	cmp	r3, #0
 8000784:	d06c      	beq.n	8000860 <HAL_RCC_OscConfig+0x12c>
 8000786:	687b      	ldr	r3, [r7, #4]
 8000788:	685b      	ldr	r3, [r3, #4]
 800078a:	2b00      	cmp	r3, #0
 800078c:	d168      	bne.n	8000860 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800078e:	2301      	movs	r3, #1
 8000790:	e246      	b.n	8000c20 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000792:	687b      	ldr	r3, [r7, #4]
 8000794:	685b      	ldr	r3, [r3, #4]
 8000796:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800079a:	d106      	bne.n	80007aa <HAL_RCC_OscConfig+0x76>
 800079c:	4b80      	ldr	r3, [pc, #512]	; (80009a0 <HAL_RCC_OscConfig+0x26c>)
 800079e:	681b      	ldr	r3, [r3, #0]
 80007a0:	4a7f      	ldr	r2, [pc, #508]	; (80009a0 <HAL_RCC_OscConfig+0x26c>)
 80007a2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80007a6:	6013      	str	r3, [r2, #0]
 80007a8:	e02e      	b.n	8000808 <HAL_RCC_OscConfig+0xd4>
 80007aa:	687b      	ldr	r3, [r7, #4]
 80007ac:	685b      	ldr	r3, [r3, #4]
 80007ae:	2b00      	cmp	r3, #0
 80007b0:	d10c      	bne.n	80007cc <HAL_RCC_OscConfig+0x98>
 80007b2:	4b7b      	ldr	r3, [pc, #492]	; (80009a0 <HAL_RCC_OscConfig+0x26c>)
 80007b4:	681b      	ldr	r3, [r3, #0]
 80007b6:	4a7a      	ldr	r2, [pc, #488]	; (80009a0 <HAL_RCC_OscConfig+0x26c>)
 80007b8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80007bc:	6013      	str	r3, [r2, #0]
 80007be:	4b78      	ldr	r3, [pc, #480]	; (80009a0 <HAL_RCC_OscConfig+0x26c>)
 80007c0:	681b      	ldr	r3, [r3, #0]
 80007c2:	4a77      	ldr	r2, [pc, #476]	; (80009a0 <HAL_RCC_OscConfig+0x26c>)
 80007c4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80007c8:	6013      	str	r3, [r2, #0]
 80007ca:	e01d      	b.n	8000808 <HAL_RCC_OscConfig+0xd4>
 80007cc:	687b      	ldr	r3, [r7, #4]
 80007ce:	685b      	ldr	r3, [r3, #4]
 80007d0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80007d4:	d10c      	bne.n	80007f0 <HAL_RCC_OscConfig+0xbc>
 80007d6:	4b72      	ldr	r3, [pc, #456]	; (80009a0 <HAL_RCC_OscConfig+0x26c>)
 80007d8:	681b      	ldr	r3, [r3, #0]
 80007da:	4a71      	ldr	r2, [pc, #452]	; (80009a0 <HAL_RCC_OscConfig+0x26c>)
 80007dc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80007e0:	6013      	str	r3, [r2, #0]
 80007e2:	4b6f      	ldr	r3, [pc, #444]	; (80009a0 <HAL_RCC_OscConfig+0x26c>)
 80007e4:	681b      	ldr	r3, [r3, #0]
 80007e6:	4a6e      	ldr	r2, [pc, #440]	; (80009a0 <HAL_RCC_OscConfig+0x26c>)
 80007e8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80007ec:	6013      	str	r3, [r2, #0]
 80007ee:	e00b      	b.n	8000808 <HAL_RCC_OscConfig+0xd4>
 80007f0:	4b6b      	ldr	r3, [pc, #428]	; (80009a0 <HAL_RCC_OscConfig+0x26c>)
 80007f2:	681b      	ldr	r3, [r3, #0]
 80007f4:	4a6a      	ldr	r2, [pc, #424]	; (80009a0 <HAL_RCC_OscConfig+0x26c>)
 80007f6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80007fa:	6013      	str	r3, [r2, #0]
 80007fc:	4b68      	ldr	r3, [pc, #416]	; (80009a0 <HAL_RCC_OscConfig+0x26c>)
 80007fe:	681b      	ldr	r3, [r3, #0]
 8000800:	4a67      	ldr	r2, [pc, #412]	; (80009a0 <HAL_RCC_OscConfig+0x26c>)
 8000802:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000806:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000808:	687b      	ldr	r3, [r7, #4]
 800080a:	685b      	ldr	r3, [r3, #4]
 800080c:	2b00      	cmp	r3, #0
 800080e:	d013      	beq.n	8000838 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000810:	f7ff fcf4 	bl	80001fc <HAL_GetTick>
 8000814:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000816:	e008      	b.n	800082a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000818:	f7ff fcf0 	bl	80001fc <HAL_GetTick>
 800081c:	4602      	mov	r2, r0
 800081e:	693b      	ldr	r3, [r7, #16]
 8000820:	1ad3      	subs	r3, r2, r3
 8000822:	2b64      	cmp	r3, #100	; 0x64
 8000824:	d901      	bls.n	800082a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8000826:	2303      	movs	r3, #3
 8000828:	e1fa      	b.n	8000c20 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800082a:	4b5d      	ldr	r3, [pc, #372]	; (80009a0 <HAL_RCC_OscConfig+0x26c>)
 800082c:	681b      	ldr	r3, [r3, #0]
 800082e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000832:	2b00      	cmp	r3, #0
 8000834:	d0f0      	beq.n	8000818 <HAL_RCC_OscConfig+0xe4>
 8000836:	e014      	b.n	8000862 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000838:	f7ff fce0 	bl	80001fc <HAL_GetTick>
 800083c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800083e:	e008      	b.n	8000852 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000840:	f7ff fcdc 	bl	80001fc <HAL_GetTick>
 8000844:	4602      	mov	r2, r0
 8000846:	693b      	ldr	r3, [r7, #16]
 8000848:	1ad3      	subs	r3, r2, r3
 800084a:	2b64      	cmp	r3, #100	; 0x64
 800084c:	d901      	bls.n	8000852 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800084e:	2303      	movs	r3, #3
 8000850:	e1e6      	b.n	8000c20 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000852:	4b53      	ldr	r3, [pc, #332]	; (80009a0 <HAL_RCC_OscConfig+0x26c>)
 8000854:	681b      	ldr	r3, [r3, #0]
 8000856:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800085a:	2b00      	cmp	r3, #0
 800085c:	d1f0      	bne.n	8000840 <HAL_RCC_OscConfig+0x10c>
 800085e:	e000      	b.n	8000862 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000860:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000862:	687b      	ldr	r3, [r7, #4]
 8000864:	681b      	ldr	r3, [r3, #0]
 8000866:	f003 0302 	and.w	r3, r3, #2
 800086a:	2b00      	cmp	r3, #0
 800086c:	d063      	beq.n	8000936 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800086e:	4b4c      	ldr	r3, [pc, #304]	; (80009a0 <HAL_RCC_OscConfig+0x26c>)
 8000870:	685b      	ldr	r3, [r3, #4]
 8000872:	f003 030c 	and.w	r3, r3, #12
 8000876:	2b00      	cmp	r3, #0
 8000878:	d00b      	beq.n	8000892 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800087a:	4b49      	ldr	r3, [pc, #292]	; (80009a0 <HAL_RCC_OscConfig+0x26c>)
 800087c:	685b      	ldr	r3, [r3, #4]
 800087e:	f003 030c 	and.w	r3, r3, #12
 8000882:	2b08      	cmp	r3, #8
 8000884:	d11c      	bne.n	80008c0 <HAL_RCC_OscConfig+0x18c>
 8000886:	4b46      	ldr	r3, [pc, #280]	; (80009a0 <HAL_RCC_OscConfig+0x26c>)
 8000888:	685b      	ldr	r3, [r3, #4]
 800088a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800088e:	2b00      	cmp	r3, #0
 8000890:	d116      	bne.n	80008c0 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000892:	4b43      	ldr	r3, [pc, #268]	; (80009a0 <HAL_RCC_OscConfig+0x26c>)
 8000894:	681b      	ldr	r3, [r3, #0]
 8000896:	f003 0302 	and.w	r3, r3, #2
 800089a:	2b00      	cmp	r3, #0
 800089c:	d005      	beq.n	80008aa <HAL_RCC_OscConfig+0x176>
 800089e:	687b      	ldr	r3, [r7, #4]
 80008a0:	691b      	ldr	r3, [r3, #16]
 80008a2:	2b01      	cmp	r3, #1
 80008a4:	d001      	beq.n	80008aa <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80008a6:	2301      	movs	r3, #1
 80008a8:	e1ba      	b.n	8000c20 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80008aa:	4b3d      	ldr	r3, [pc, #244]	; (80009a0 <HAL_RCC_OscConfig+0x26c>)
 80008ac:	681b      	ldr	r3, [r3, #0]
 80008ae:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80008b2:	687b      	ldr	r3, [r7, #4]
 80008b4:	695b      	ldr	r3, [r3, #20]
 80008b6:	00db      	lsls	r3, r3, #3
 80008b8:	4939      	ldr	r1, [pc, #228]	; (80009a0 <HAL_RCC_OscConfig+0x26c>)
 80008ba:	4313      	orrs	r3, r2
 80008bc:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80008be:	e03a      	b.n	8000936 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80008c0:	687b      	ldr	r3, [r7, #4]
 80008c2:	691b      	ldr	r3, [r3, #16]
 80008c4:	2b00      	cmp	r3, #0
 80008c6:	d020      	beq.n	800090a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80008c8:	4b36      	ldr	r3, [pc, #216]	; (80009a4 <HAL_RCC_OscConfig+0x270>)
 80008ca:	2201      	movs	r2, #1
 80008cc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80008ce:	f7ff fc95 	bl	80001fc <HAL_GetTick>
 80008d2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80008d4:	e008      	b.n	80008e8 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80008d6:	f7ff fc91 	bl	80001fc <HAL_GetTick>
 80008da:	4602      	mov	r2, r0
 80008dc:	693b      	ldr	r3, [r7, #16]
 80008de:	1ad3      	subs	r3, r2, r3
 80008e0:	2b02      	cmp	r3, #2
 80008e2:	d901      	bls.n	80008e8 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80008e4:	2303      	movs	r3, #3
 80008e6:	e19b      	b.n	8000c20 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80008e8:	4b2d      	ldr	r3, [pc, #180]	; (80009a0 <HAL_RCC_OscConfig+0x26c>)
 80008ea:	681b      	ldr	r3, [r3, #0]
 80008ec:	f003 0302 	and.w	r3, r3, #2
 80008f0:	2b00      	cmp	r3, #0
 80008f2:	d0f0      	beq.n	80008d6 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80008f4:	4b2a      	ldr	r3, [pc, #168]	; (80009a0 <HAL_RCC_OscConfig+0x26c>)
 80008f6:	681b      	ldr	r3, [r3, #0]
 80008f8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80008fc:	687b      	ldr	r3, [r7, #4]
 80008fe:	695b      	ldr	r3, [r3, #20]
 8000900:	00db      	lsls	r3, r3, #3
 8000902:	4927      	ldr	r1, [pc, #156]	; (80009a0 <HAL_RCC_OscConfig+0x26c>)
 8000904:	4313      	orrs	r3, r2
 8000906:	600b      	str	r3, [r1, #0]
 8000908:	e015      	b.n	8000936 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800090a:	4b26      	ldr	r3, [pc, #152]	; (80009a4 <HAL_RCC_OscConfig+0x270>)
 800090c:	2200      	movs	r2, #0
 800090e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000910:	f7ff fc74 	bl	80001fc <HAL_GetTick>
 8000914:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000916:	e008      	b.n	800092a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000918:	f7ff fc70 	bl	80001fc <HAL_GetTick>
 800091c:	4602      	mov	r2, r0
 800091e:	693b      	ldr	r3, [r7, #16]
 8000920:	1ad3      	subs	r3, r2, r3
 8000922:	2b02      	cmp	r3, #2
 8000924:	d901      	bls.n	800092a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8000926:	2303      	movs	r3, #3
 8000928:	e17a      	b.n	8000c20 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800092a:	4b1d      	ldr	r3, [pc, #116]	; (80009a0 <HAL_RCC_OscConfig+0x26c>)
 800092c:	681b      	ldr	r3, [r3, #0]
 800092e:	f003 0302 	and.w	r3, r3, #2
 8000932:	2b00      	cmp	r3, #0
 8000934:	d1f0      	bne.n	8000918 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000936:	687b      	ldr	r3, [r7, #4]
 8000938:	681b      	ldr	r3, [r3, #0]
 800093a:	f003 0308 	and.w	r3, r3, #8
 800093e:	2b00      	cmp	r3, #0
 8000940:	d03a      	beq.n	80009b8 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000942:	687b      	ldr	r3, [r7, #4]
 8000944:	699b      	ldr	r3, [r3, #24]
 8000946:	2b00      	cmp	r3, #0
 8000948:	d019      	beq.n	800097e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800094a:	4b17      	ldr	r3, [pc, #92]	; (80009a8 <HAL_RCC_OscConfig+0x274>)
 800094c:	2201      	movs	r2, #1
 800094e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000950:	f7ff fc54 	bl	80001fc <HAL_GetTick>
 8000954:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000956:	e008      	b.n	800096a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000958:	f7ff fc50 	bl	80001fc <HAL_GetTick>
 800095c:	4602      	mov	r2, r0
 800095e:	693b      	ldr	r3, [r7, #16]
 8000960:	1ad3      	subs	r3, r2, r3
 8000962:	2b02      	cmp	r3, #2
 8000964:	d901      	bls.n	800096a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8000966:	2303      	movs	r3, #3
 8000968:	e15a      	b.n	8000c20 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800096a:	4b0d      	ldr	r3, [pc, #52]	; (80009a0 <HAL_RCC_OscConfig+0x26c>)
 800096c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800096e:	f003 0302 	and.w	r3, r3, #2
 8000972:	2b00      	cmp	r3, #0
 8000974:	d0f0      	beq.n	8000958 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8000976:	2001      	movs	r0, #1
 8000978:	f000 fada 	bl	8000f30 <RCC_Delay>
 800097c:	e01c      	b.n	80009b8 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800097e:	4b0a      	ldr	r3, [pc, #40]	; (80009a8 <HAL_RCC_OscConfig+0x274>)
 8000980:	2200      	movs	r2, #0
 8000982:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000984:	f7ff fc3a 	bl	80001fc <HAL_GetTick>
 8000988:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800098a:	e00f      	b.n	80009ac <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800098c:	f7ff fc36 	bl	80001fc <HAL_GetTick>
 8000990:	4602      	mov	r2, r0
 8000992:	693b      	ldr	r3, [r7, #16]
 8000994:	1ad3      	subs	r3, r2, r3
 8000996:	2b02      	cmp	r3, #2
 8000998:	d908      	bls.n	80009ac <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800099a:	2303      	movs	r3, #3
 800099c:	e140      	b.n	8000c20 <HAL_RCC_OscConfig+0x4ec>
 800099e:	bf00      	nop
 80009a0:	40021000 	.word	0x40021000
 80009a4:	42420000 	.word	0x42420000
 80009a8:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80009ac:	4b9e      	ldr	r3, [pc, #632]	; (8000c28 <HAL_RCC_OscConfig+0x4f4>)
 80009ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80009b0:	f003 0302 	and.w	r3, r3, #2
 80009b4:	2b00      	cmp	r3, #0
 80009b6:	d1e9      	bne.n	800098c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80009b8:	687b      	ldr	r3, [r7, #4]
 80009ba:	681b      	ldr	r3, [r3, #0]
 80009bc:	f003 0304 	and.w	r3, r3, #4
 80009c0:	2b00      	cmp	r3, #0
 80009c2:	f000 80a6 	beq.w	8000b12 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80009c6:	2300      	movs	r3, #0
 80009c8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80009ca:	4b97      	ldr	r3, [pc, #604]	; (8000c28 <HAL_RCC_OscConfig+0x4f4>)
 80009cc:	69db      	ldr	r3, [r3, #28]
 80009ce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80009d2:	2b00      	cmp	r3, #0
 80009d4:	d10d      	bne.n	80009f2 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80009d6:	4b94      	ldr	r3, [pc, #592]	; (8000c28 <HAL_RCC_OscConfig+0x4f4>)
 80009d8:	69db      	ldr	r3, [r3, #28]
 80009da:	4a93      	ldr	r2, [pc, #588]	; (8000c28 <HAL_RCC_OscConfig+0x4f4>)
 80009dc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80009e0:	61d3      	str	r3, [r2, #28]
 80009e2:	4b91      	ldr	r3, [pc, #580]	; (8000c28 <HAL_RCC_OscConfig+0x4f4>)
 80009e4:	69db      	ldr	r3, [r3, #28]
 80009e6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80009ea:	60bb      	str	r3, [r7, #8]
 80009ec:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80009ee:	2301      	movs	r3, #1
 80009f0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80009f2:	4b8e      	ldr	r3, [pc, #568]	; (8000c2c <HAL_RCC_OscConfig+0x4f8>)
 80009f4:	681b      	ldr	r3, [r3, #0]
 80009f6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80009fa:	2b00      	cmp	r3, #0
 80009fc:	d118      	bne.n	8000a30 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80009fe:	4b8b      	ldr	r3, [pc, #556]	; (8000c2c <HAL_RCC_OscConfig+0x4f8>)
 8000a00:	681b      	ldr	r3, [r3, #0]
 8000a02:	4a8a      	ldr	r2, [pc, #552]	; (8000c2c <HAL_RCC_OscConfig+0x4f8>)
 8000a04:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000a08:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000a0a:	f7ff fbf7 	bl	80001fc <HAL_GetTick>
 8000a0e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000a10:	e008      	b.n	8000a24 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000a12:	f7ff fbf3 	bl	80001fc <HAL_GetTick>
 8000a16:	4602      	mov	r2, r0
 8000a18:	693b      	ldr	r3, [r7, #16]
 8000a1a:	1ad3      	subs	r3, r2, r3
 8000a1c:	2b64      	cmp	r3, #100	; 0x64
 8000a1e:	d901      	bls.n	8000a24 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8000a20:	2303      	movs	r3, #3
 8000a22:	e0fd      	b.n	8000c20 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000a24:	4b81      	ldr	r3, [pc, #516]	; (8000c2c <HAL_RCC_OscConfig+0x4f8>)
 8000a26:	681b      	ldr	r3, [r3, #0]
 8000a28:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000a2c:	2b00      	cmp	r3, #0
 8000a2e:	d0f0      	beq.n	8000a12 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000a30:	687b      	ldr	r3, [r7, #4]
 8000a32:	68db      	ldr	r3, [r3, #12]
 8000a34:	2b01      	cmp	r3, #1
 8000a36:	d106      	bne.n	8000a46 <HAL_RCC_OscConfig+0x312>
 8000a38:	4b7b      	ldr	r3, [pc, #492]	; (8000c28 <HAL_RCC_OscConfig+0x4f4>)
 8000a3a:	6a1b      	ldr	r3, [r3, #32]
 8000a3c:	4a7a      	ldr	r2, [pc, #488]	; (8000c28 <HAL_RCC_OscConfig+0x4f4>)
 8000a3e:	f043 0301 	orr.w	r3, r3, #1
 8000a42:	6213      	str	r3, [r2, #32]
 8000a44:	e02d      	b.n	8000aa2 <HAL_RCC_OscConfig+0x36e>
 8000a46:	687b      	ldr	r3, [r7, #4]
 8000a48:	68db      	ldr	r3, [r3, #12]
 8000a4a:	2b00      	cmp	r3, #0
 8000a4c:	d10c      	bne.n	8000a68 <HAL_RCC_OscConfig+0x334>
 8000a4e:	4b76      	ldr	r3, [pc, #472]	; (8000c28 <HAL_RCC_OscConfig+0x4f4>)
 8000a50:	6a1b      	ldr	r3, [r3, #32]
 8000a52:	4a75      	ldr	r2, [pc, #468]	; (8000c28 <HAL_RCC_OscConfig+0x4f4>)
 8000a54:	f023 0301 	bic.w	r3, r3, #1
 8000a58:	6213      	str	r3, [r2, #32]
 8000a5a:	4b73      	ldr	r3, [pc, #460]	; (8000c28 <HAL_RCC_OscConfig+0x4f4>)
 8000a5c:	6a1b      	ldr	r3, [r3, #32]
 8000a5e:	4a72      	ldr	r2, [pc, #456]	; (8000c28 <HAL_RCC_OscConfig+0x4f4>)
 8000a60:	f023 0304 	bic.w	r3, r3, #4
 8000a64:	6213      	str	r3, [r2, #32]
 8000a66:	e01c      	b.n	8000aa2 <HAL_RCC_OscConfig+0x36e>
 8000a68:	687b      	ldr	r3, [r7, #4]
 8000a6a:	68db      	ldr	r3, [r3, #12]
 8000a6c:	2b05      	cmp	r3, #5
 8000a6e:	d10c      	bne.n	8000a8a <HAL_RCC_OscConfig+0x356>
 8000a70:	4b6d      	ldr	r3, [pc, #436]	; (8000c28 <HAL_RCC_OscConfig+0x4f4>)
 8000a72:	6a1b      	ldr	r3, [r3, #32]
 8000a74:	4a6c      	ldr	r2, [pc, #432]	; (8000c28 <HAL_RCC_OscConfig+0x4f4>)
 8000a76:	f043 0304 	orr.w	r3, r3, #4
 8000a7a:	6213      	str	r3, [r2, #32]
 8000a7c:	4b6a      	ldr	r3, [pc, #424]	; (8000c28 <HAL_RCC_OscConfig+0x4f4>)
 8000a7e:	6a1b      	ldr	r3, [r3, #32]
 8000a80:	4a69      	ldr	r2, [pc, #420]	; (8000c28 <HAL_RCC_OscConfig+0x4f4>)
 8000a82:	f043 0301 	orr.w	r3, r3, #1
 8000a86:	6213      	str	r3, [r2, #32]
 8000a88:	e00b      	b.n	8000aa2 <HAL_RCC_OscConfig+0x36e>
 8000a8a:	4b67      	ldr	r3, [pc, #412]	; (8000c28 <HAL_RCC_OscConfig+0x4f4>)
 8000a8c:	6a1b      	ldr	r3, [r3, #32]
 8000a8e:	4a66      	ldr	r2, [pc, #408]	; (8000c28 <HAL_RCC_OscConfig+0x4f4>)
 8000a90:	f023 0301 	bic.w	r3, r3, #1
 8000a94:	6213      	str	r3, [r2, #32]
 8000a96:	4b64      	ldr	r3, [pc, #400]	; (8000c28 <HAL_RCC_OscConfig+0x4f4>)
 8000a98:	6a1b      	ldr	r3, [r3, #32]
 8000a9a:	4a63      	ldr	r2, [pc, #396]	; (8000c28 <HAL_RCC_OscConfig+0x4f4>)
 8000a9c:	f023 0304 	bic.w	r3, r3, #4
 8000aa0:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8000aa2:	687b      	ldr	r3, [r7, #4]
 8000aa4:	68db      	ldr	r3, [r3, #12]
 8000aa6:	2b00      	cmp	r3, #0
 8000aa8:	d015      	beq.n	8000ad6 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000aaa:	f7ff fba7 	bl	80001fc <HAL_GetTick>
 8000aae:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000ab0:	e00a      	b.n	8000ac8 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000ab2:	f7ff fba3 	bl	80001fc <HAL_GetTick>
 8000ab6:	4602      	mov	r2, r0
 8000ab8:	693b      	ldr	r3, [r7, #16]
 8000aba:	1ad3      	subs	r3, r2, r3
 8000abc:	f241 3288 	movw	r2, #5000	; 0x1388
 8000ac0:	4293      	cmp	r3, r2
 8000ac2:	d901      	bls.n	8000ac8 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8000ac4:	2303      	movs	r3, #3
 8000ac6:	e0ab      	b.n	8000c20 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000ac8:	4b57      	ldr	r3, [pc, #348]	; (8000c28 <HAL_RCC_OscConfig+0x4f4>)
 8000aca:	6a1b      	ldr	r3, [r3, #32]
 8000acc:	f003 0302 	and.w	r3, r3, #2
 8000ad0:	2b00      	cmp	r3, #0
 8000ad2:	d0ee      	beq.n	8000ab2 <HAL_RCC_OscConfig+0x37e>
 8000ad4:	e014      	b.n	8000b00 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000ad6:	f7ff fb91 	bl	80001fc <HAL_GetTick>
 8000ada:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000adc:	e00a      	b.n	8000af4 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000ade:	f7ff fb8d 	bl	80001fc <HAL_GetTick>
 8000ae2:	4602      	mov	r2, r0
 8000ae4:	693b      	ldr	r3, [r7, #16]
 8000ae6:	1ad3      	subs	r3, r2, r3
 8000ae8:	f241 3288 	movw	r2, #5000	; 0x1388
 8000aec:	4293      	cmp	r3, r2
 8000aee:	d901      	bls.n	8000af4 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8000af0:	2303      	movs	r3, #3
 8000af2:	e095      	b.n	8000c20 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000af4:	4b4c      	ldr	r3, [pc, #304]	; (8000c28 <HAL_RCC_OscConfig+0x4f4>)
 8000af6:	6a1b      	ldr	r3, [r3, #32]
 8000af8:	f003 0302 	and.w	r3, r3, #2
 8000afc:	2b00      	cmp	r3, #0
 8000afe:	d1ee      	bne.n	8000ade <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8000b00:	7dfb      	ldrb	r3, [r7, #23]
 8000b02:	2b01      	cmp	r3, #1
 8000b04:	d105      	bne.n	8000b12 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8000b06:	4b48      	ldr	r3, [pc, #288]	; (8000c28 <HAL_RCC_OscConfig+0x4f4>)
 8000b08:	69db      	ldr	r3, [r3, #28]
 8000b0a:	4a47      	ldr	r2, [pc, #284]	; (8000c28 <HAL_RCC_OscConfig+0x4f4>)
 8000b0c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8000b10:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000b12:	687b      	ldr	r3, [r7, #4]
 8000b14:	69db      	ldr	r3, [r3, #28]
 8000b16:	2b00      	cmp	r3, #0
 8000b18:	f000 8081 	beq.w	8000c1e <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000b1c:	4b42      	ldr	r3, [pc, #264]	; (8000c28 <HAL_RCC_OscConfig+0x4f4>)
 8000b1e:	685b      	ldr	r3, [r3, #4]
 8000b20:	f003 030c 	and.w	r3, r3, #12
 8000b24:	2b08      	cmp	r3, #8
 8000b26:	d061      	beq.n	8000bec <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000b28:	687b      	ldr	r3, [r7, #4]
 8000b2a:	69db      	ldr	r3, [r3, #28]
 8000b2c:	2b02      	cmp	r3, #2
 8000b2e:	d146      	bne.n	8000bbe <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000b30:	4b3f      	ldr	r3, [pc, #252]	; (8000c30 <HAL_RCC_OscConfig+0x4fc>)
 8000b32:	2200      	movs	r2, #0
 8000b34:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000b36:	f7ff fb61 	bl	80001fc <HAL_GetTick>
 8000b3a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000b3c:	e008      	b.n	8000b50 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000b3e:	f7ff fb5d 	bl	80001fc <HAL_GetTick>
 8000b42:	4602      	mov	r2, r0
 8000b44:	693b      	ldr	r3, [r7, #16]
 8000b46:	1ad3      	subs	r3, r2, r3
 8000b48:	2b02      	cmp	r3, #2
 8000b4a:	d901      	bls.n	8000b50 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8000b4c:	2303      	movs	r3, #3
 8000b4e:	e067      	b.n	8000c20 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000b50:	4b35      	ldr	r3, [pc, #212]	; (8000c28 <HAL_RCC_OscConfig+0x4f4>)
 8000b52:	681b      	ldr	r3, [r3, #0]
 8000b54:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000b58:	2b00      	cmp	r3, #0
 8000b5a:	d1f0      	bne.n	8000b3e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8000b5c:	687b      	ldr	r3, [r7, #4]
 8000b5e:	6a1b      	ldr	r3, [r3, #32]
 8000b60:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000b64:	d108      	bne.n	8000b78 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8000b66:	4b30      	ldr	r3, [pc, #192]	; (8000c28 <HAL_RCC_OscConfig+0x4f4>)
 8000b68:	685b      	ldr	r3, [r3, #4]
 8000b6a:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8000b6e:	687b      	ldr	r3, [r7, #4]
 8000b70:	689b      	ldr	r3, [r3, #8]
 8000b72:	492d      	ldr	r1, [pc, #180]	; (8000c28 <HAL_RCC_OscConfig+0x4f4>)
 8000b74:	4313      	orrs	r3, r2
 8000b76:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000b78:	4b2b      	ldr	r3, [pc, #172]	; (8000c28 <HAL_RCC_OscConfig+0x4f4>)
 8000b7a:	685b      	ldr	r3, [r3, #4]
 8000b7c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8000b80:	687b      	ldr	r3, [r7, #4]
 8000b82:	6a19      	ldr	r1, [r3, #32]
 8000b84:	687b      	ldr	r3, [r7, #4]
 8000b86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000b88:	430b      	orrs	r3, r1
 8000b8a:	4927      	ldr	r1, [pc, #156]	; (8000c28 <HAL_RCC_OscConfig+0x4f4>)
 8000b8c:	4313      	orrs	r3, r2
 8000b8e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8000b90:	4b27      	ldr	r3, [pc, #156]	; (8000c30 <HAL_RCC_OscConfig+0x4fc>)
 8000b92:	2201      	movs	r2, #1
 8000b94:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000b96:	f7ff fb31 	bl	80001fc <HAL_GetTick>
 8000b9a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000b9c:	e008      	b.n	8000bb0 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000b9e:	f7ff fb2d 	bl	80001fc <HAL_GetTick>
 8000ba2:	4602      	mov	r2, r0
 8000ba4:	693b      	ldr	r3, [r7, #16]
 8000ba6:	1ad3      	subs	r3, r2, r3
 8000ba8:	2b02      	cmp	r3, #2
 8000baa:	d901      	bls.n	8000bb0 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8000bac:	2303      	movs	r3, #3
 8000bae:	e037      	b.n	8000c20 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000bb0:	4b1d      	ldr	r3, [pc, #116]	; (8000c28 <HAL_RCC_OscConfig+0x4f4>)
 8000bb2:	681b      	ldr	r3, [r3, #0]
 8000bb4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000bb8:	2b00      	cmp	r3, #0
 8000bba:	d0f0      	beq.n	8000b9e <HAL_RCC_OscConfig+0x46a>
 8000bbc:	e02f      	b.n	8000c1e <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000bbe:	4b1c      	ldr	r3, [pc, #112]	; (8000c30 <HAL_RCC_OscConfig+0x4fc>)
 8000bc0:	2200      	movs	r2, #0
 8000bc2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000bc4:	f7ff fb1a 	bl	80001fc <HAL_GetTick>
 8000bc8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000bca:	e008      	b.n	8000bde <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000bcc:	f7ff fb16 	bl	80001fc <HAL_GetTick>
 8000bd0:	4602      	mov	r2, r0
 8000bd2:	693b      	ldr	r3, [r7, #16]
 8000bd4:	1ad3      	subs	r3, r2, r3
 8000bd6:	2b02      	cmp	r3, #2
 8000bd8:	d901      	bls.n	8000bde <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8000bda:	2303      	movs	r3, #3
 8000bdc:	e020      	b.n	8000c20 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000bde:	4b12      	ldr	r3, [pc, #72]	; (8000c28 <HAL_RCC_OscConfig+0x4f4>)
 8000be0:	681b      	ldr	r3, [r3, #0]
 8000be2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000be6:	2b00      	cmp	r3, #0
 8000be8:	d1f0      	bne.n	8000bcc <HAL_RCC_OscConfig+0x498>
 8000bea:	e018      	b.n	8000c1e <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8000bec:	687b      	ldr	r3, [r7, #4]
 8000bee:	69db      	ldr	r3, [r3, #28]
 8000bf0:	2b01      	cmp	r3, #1
 8000bf2:	d101      	bne.n	8000bf8 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8000bf4:	2301      	movs	r3, #1
 8000bf6:	e013      	b.n	8000c20 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8000bf8:	4b0b      	ldr	r3, [pc, #44]	; (8000c28 <HAL_RCC_OscConfig+0x4f4>)
 8000bfa:	685b      	ldr	r3, [r3, #4]
 8000bfc:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8000bfe:	68fb      	ldr	r3, [r7, #12]
 8000c00:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8000c04:	687b      	ldr	r3, [r7, #4]
 8000c06:	6a1b      	ldr	r3, [r3, #32]
 8000c08:	429a      	cmp	r2, r3
 8000c0a:	d106      	bne.n	8000c1a <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8000c0c:	68fb      	ldr	r3, [r7, #12]
 8000c0e:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8000c12:	687b      	ldr	r3, [r7, #4]
 8000c14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8000c16:	429a      	cmp	r2, r3
 8000c18:	d001      	beq.n	8000c1e <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8000c1a:	2301      	movs	r3, #1
 8000c1c:	e000      	b.n	8000c20 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8000c1e:	2300      	movs	r3, #0
}
 8000c20:	4618      	mov	r0, r3
 8000c22:	3718      	adds	r7, #24
 8000c24:	46bd      	mov	sp, r7
 8000c26:	bd80      	pop	{r7, pc}
 8000c28:	40021000 	.word	0x40021000
 8000c2c:	40007000 	.word	0x40007000
 8000c30:	42420060 	.word	0x42420060

08000c34 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8000c34:	b580      	push	{r7, lr}
 8000c36:	b084      	sub	sp, #16
 8000c38:	af00      	add	r7, sp, #0
 8000c3a:	6078      	str	r0, [r7, #4]
 8000c3c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8000c3e:	687b      	ldr	r3, [r7, #4]
 8000c40:	2b00      	cmp	r3, #0
 8000c42:	d101      	bne.n	8000c48 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8000c44:	2301      	movs	r3, #1
 8000c46:	e0d0      	b.n	8000dea <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8000c48:	4b6a      	ldr	r3, [pc, #424]	; (8000df4 <HAL_RCC_ClockConfig+0x1c0>)
 8000c4a:	681b      	ldr	r3, [r3, #0]
 8000c4c:	f003 0307 	and.w	r3, r3, #7
 8000c50:	683a      	ldr	r2, [r7, #0]
 8000c52:	429a      	cmp	r2, r3
 8000c54:	d910      	bls.n	8000c78 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000c56:	4b67      	ldr	r3, [pc, #412]	; (8000df4 <HAL_RCC_ClockConfig+0x1c0>)
 8000c58:	681b      	ldr	r3, [r3, #0]
 8000c5a:	f023 0207 	bic.w	r2, r3, #7
 8000c5e:	4965      	ldr	r1, [pc, #404]	; (8000df4 <HAL_RCC_ClockConfig+0x1c0>)
 8000c60:	683b      	ldr	r3, [r7, #0]
 8000c62:	4313      	orrs	r3, r2
 8000c64:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8000c66:	4b63      	ldr	r3, [pc, #396]	; (8000df4 <HAL_RCC_ClockConfig+0x1c0>)
 8000c68:	681b      	ldr	r3, [r3, #0]
 8000c6a:	f003 0307 	and.w	r3, r3, #7
 8000c6e:	683a      	ldr	r2, [r7, #0]
 8000c70:	429a      	cmp	r2, r3
 8000c72:	d001      	beq.n	8000c78 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8000c74:	2301      	movs	r3, #1
 8000c76:	e0b8      	b.n	8000dea <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000c78:	687b      	ldr	r3, [r7, #4]
 8000c7a:	681b      	ldr	r3, [r3, #0]
 8000c7c:	f003 0302 	and.w	r3, r3, #2
 8000c80:	2b00      	cmp	r3, #0
 8000c82:	d020      	beq.n	8000cc6 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000c84:	687b      	ldr	r3, [r7, #4]
 8000c86:	681b      	ldr	r3, [r3, #0]
 8000c88:	f003 0304 	and.w	r3, r3, #4
 8000c8c:	2b00      	cmp	r3, #0
 8000c8e:	d005      	beq.n	8000c9c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8000c90:	4b59      	ldr	r3, [pc, #356]	; (8000df8 <HAL_RCC_ClockConfig+0x1c4>)
 8000c92:	685b      	ldr	r3, [r3, #4]
 8000c94:	4a58      	ldr	r2, [pc, #352]	; (8000df8 <HAL_RCC_ClockConfig+0x1c4>)
 8000c96:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8000c9a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000c9c:	687b      	ldr	r3, [r7, #4]
 8000c9e:	681b      	ldr	r3, [r3, #0]
 8000ca0:	f003 0308 	and.w	r3, r3, #8
 8000ca4:	2b00      	cmp	r3, #0
 8000ca6:	d005      	beq.n	8000cb4 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8000ca8:	4b53      	ldr	r3, [pc, #332]	; (8000df8 <HAL_RCC_ClockConfig+0x1c4>)
 8000caa:	685b      	ldr	r3, [r3, #4]
 8000cac:	4a52      	ldr	r2, [pc, #328]	; (8000df8 <HAL_RCC_ClockConfig+0x1c4>)
 8000cae:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8000cb2:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8000cb4:	4b50      	ldr	r3, [pc, #320]	; (8000df8 <HAL_RCC_ClockConfig+0x1c4>)
 8000cb6:	685b      	ldr	r3, [r3, #4]
 8000cb8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8000cbc:	687b      	ldr	r3, [r7, #4]
 8000cbe:	689b      	ldr	r3, [r3, #8]
 8000cc0:	494d      	ldr	r1, [pc, #308]	; (8000df8 <HAL_RCC_ClockConfig+0x1c4>)
 8000cc2:	4313      	orrs	r3, r2
 8000cc4:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8000cc6:	687b      	ldr	r3, [r7, #4]
 8000cc8:	681b      	ldr	r3, [r3, #0]
 8000cca:	f003 0301 	and.w	r3, r3, #1
 8000cce:	2b00      	cmp	r3, #0
 8000cd0:	d040      	beq.n	8000d54 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000cd2:	687b      	ldr	r3, [r7, #4]
 8000cd4:	685b      	ldr	r3, [r3, #4]
 8000cd6:	2b01      	cmp	r3, #1
 8000cd8:	d107      	bne.n	8000cea <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000cda:	4b47      	ldr	r3, [pc, #284]	; (8000df8 <HAL_RCC_ClockConfig+0x1c4>)
 8000cdc:	681b      	ldr	r3, [r3, #0]
 8000cde:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000ce2:	2b00      	cmp	r3, #0
 8000ce4:	d115      	bne.n	8000d12 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8000ce6:	2301      	movs	r3, #1
 8000ce8:	e07f      	b.n	8000dea <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000cea:	687b      	ldr	r3, [r7, #4]
 8000cec:	685b      	ldr	r3, [r3, #4]
 8000cee:	2b02      	cmp	r3, #2
 8000cf0:	d107      	bne.n	8000d02 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000cf2:	4b41      	ldr	r3, [pc, #260]	; (8000df8 <HAL_RCC_ClockConfig+0x1c4>)
 8000cf4:	681b      	ldr	r3, [r3, #0]
 8000cf6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000cfa:	2b00      	cmp	r3, #0
 8000cfc:	d109      	bne.n	8000d12 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8000cfe:	2301      	movs	r3, #1
 8000d00:	e073      	b.n	8000dea <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000d02:	4b3d      	ldr	r3, [pc, #244]	; (8000df8 <HAL_RCC_ClockConfig+0x1c4>)
 8000d04:	681b      	ldr	r3, [r3, #0]
 8000d06:	f003 0302 	and.w	r3, r3, #2
 8000d0a:	2b00      	cmp	r3, #0
 8000d0c:	d101      	bne.n	8000d12 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8000d0e:	2301      	movs	r3, #1
 8000d10:	e06b      	b.n	8000dea <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8000d12:	4b39      	ldr	r3, [pc, #228]	; (8000df8 <HAL_RCC_ClockConfig+0x1c4>)
 8000d14:	685b      	ldr	r3, [r3, #4]
 8000d16:	f023 0203 	bic.w	r2, r3, #3
 8000d1a:	687b      	ldr	r3, [r7, #4]
 8000d1c:	685b      	ldr	r3, [r3, #4]
 8000d1e:	4936      	ldr	r1, [pc, #216]	; (8000df8 <HAL_RCC_ClockConfig+0x1c4>)
 8000d20:	4313      	orrs	r3, r2
 8000d22:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8000d24:	f7ff fa6a 	bl	80001fc <HAL_GetTick>
 8000d28:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8000d2a:	e00a      	b.n	8000d42 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000d2c:	f7ff fa66 	bl	80001fc <HAL_GetTick>
 8000d30:	4602      	mov	r2, r0
 8000d32:	68fb      	ldr	r3, [r7, #12]
 8000d34:	1ad3      	subs	r3, r2, r3
 8000d36:	f241 3288 	movw	r2, #5000	; 0x1388
 8000d3a:	4293      	cmp	r3, r2
 8000d3c:	d901      	bls.n	8000d42 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8000d3e:	2303      	movs	r3, #3
 8000d40:	e053      	b.n	8000dea <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8000d42:	4b2d      	ldr	r3, [pc, #180]	; (8000df8 <HAL_RCC_ClockConfig+0x1c4>)
 8000d44:	685b      	ldr	r3, [r3, #4]
 8000d46:	f003 020c 	and.w	r2, r3, #12
 8000d4a:	687b      	ldr	r3, [r7, #4]
 8000d4c:	685b      	ldr	r3, [r3, #4]
 8000d4e:	009b      	lsls	r3, r3, #2
 8000d50:	429a      	cmp	r2, r3
 8000d52:	d1eb      	bne.n	8000d2c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8000d54:	4b27      	ldr	r3, [pc, #156]	; (8000df4 <HAL_RCC_ClockConfig+0x1c0>)
 8000d56:	681b      	ldr	r3, [r3, #0]
 8000d58:	f003 0307 	and.w	r3, r3, #7
 8000d5c:	683a      	ldr	r2, [r7, #0]
 8000d5e:	429a      	cmp	r2, r3
 8000d60:	d210      	bcs.n	8000d84 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000d62:	4b24      	ldr	r3, [pc, #144]	; (8000df4 <HAL_RCC_ClockConfig+0x1c0>)
 8000d64:	681b      	ldr	r3, [r3, #0]
 8000d66:	f023 0207 	bic.w	r2, r3, #7
 8000d6a:	4922      	ldr	r1, [pc, #136]	; (8000df4 <HAL_RCC_ClockConfig+0x1c0>)
 8000d6c:	683b      	ldr	r3, [r7, #0]
 8000d6e:	4313      	orrs	r3, r2
 8000d70:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8000d72:	4b20      	ldr	r3, [pc, #128]	; (8000df4 <HAL_RCC_ClockConfig+0x1c0>)
 8000d74:	681b      	ldr	r3, [r3, #0]
 8000d76:	f003 0307 	and.w	r3, r3, #7
 8000d7a:	683a      	ldr	r2, [r7, #0]
 8000d7c:	429a      	cmp	r2, r3
 8000d7e:	d001      	beq.n	8000d84 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8000d80:	2301      	movs	r3, #1
 8000d82:	e032      	b.n	8000dea <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000d84:	687b      	ldr	r3, [r7, #4]
 8000d86:	681b      	ldr	r3, [r3, #0]
 8000d88:	f003 0304 	and.w	r3, r3, #4
 8000d8c:	2b00      	cmp	r3, #0
 8000d8e:	d008      	beq.n	8000da2 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8000d90:	4b19      	ldr	r3, [pc, #100]	; (8000df8 <HAL_RCC_ClockConfig+0x1c4>)
 8000d92:	685b      	ldr	r3, [r3, #4]
 8000d94:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8000d98:	687b      	ldr	r3, [r7, #4]
 8000d9a:	68db      	ldr	r3, [r3, #12]
 8000d9c:	4916      	ldr	r1, [pc, #88]	; (8000df8 <HAL_RCC_ClockConfig+0x1c4>)
 8000d9e:	4313      	orrs	r3, r2
 8000da0:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000da2:	687b      	ldr	r3, [r7, #4]
 8000da4:	681b      	ldr	r3, [r3, #0]
 8000da6:	f003 0308 	and.w	r3, r3, #8
 8000daa:	2b00      	cmp	r3, #0
 8000dac:	d009      	beq.n	8000dc2 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8000dae:	4b12      	ldr	r3, [pc, #72]	; (8000df8 <HAL_RCC_ClockConfig+0x1c4>)
 8000db0:	685b      	ldr	r3, [r3, #4]
 8000db2:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8000db6:	687b      	ldr	r3, [r7, #4]
 8000db8:	691b      	ldr	r3, [r3, #16]
 8000dba:	00db      	lsls	r3, r3, #3
 8000dbc:	490e      	ldr	r1, [pc, #56]	; (8000df8 <HAL_RCC_ClockConfig+0x1c4>)
 8000dbe:	4313      	orrs	r3, r2
 8000dc0:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8000dc2:	f000 f821 	bl	8000e08 <HAL_RCC_GetSysClockFreq>
 8000dc6:	4601      	mov	r1, r0
 8000dc8:	4b0b      	ldr	r3, [pc, #44]	; (8000df8 <HAL_RCC_ClockConfig+0x1c4>)
 8000dca:	685b      	ldr	r3, [r3, #4]
 8000dcc:	091b      	lsrs	r3, r3, #4
 8000dce:	f003 030f 	and.w	r3, r3, #15
 8000dd2:	4a0a      	ldr	r2, [pc, #40]	; (8000dfc <HAL_RCC_ClockConfig+0x1c8>)
 8000dd4:	5cd3      	ldrb	r3, [r2, r3]
 8000dd6:	fa21 f303 	lsr.w	r3, r1, r3
 8000dda:	4a09      	ldr	r2, [pc, #36]	; (8000e00 <HAL_RCC_ClockConfig+0x1cc>)
 8000ddc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8000dde:	4b09      	ldr	r3, [pc, #36]	; (8000e04 <HAL_RCC_ClockConfig+0x1d0>)
 8000de0:	681b      	ldr	r3, [r3, #0]
 8000de2:	4618      	mov	r0, r3
 8000de4:	f7ff f9c8 	bl	8000178 <HAL_InitTick>

  return HAL_OK;
 8000de8:	2300      	movs	r3, #0
}
 8000dea:	4618      	mov	r0, r3
 8000dec:	3710      	adds	r7, #16
 8000dee:	46bd      	mov	sp, r7
 8000df0:	bd80      	pop	{r7, pc}
 8000df2:	bf00      	nop
 8000df4:	40022000 	.word	0x40022000
 8000df8:	40021000 	.word	0x40021000
 8000dfc:	08002090 	.word	0x08002090
 8000e00:	20000008 	.word	0x20000008
 8000e04:	20000000 	.word	0x20000000

08000e08 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8000e08:	b490      	push	{r4, r7}
 8000e0a:	b08a      	sub	sp, #40	; 0x28
 8000e0c:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8000e0e:	4b2a      	ldr	r3, [pc, #168]	; (8000eb8 <HAL_RCC_GetSysClockFreq+0xb0>)
 8000e10:	1d3c      	adds	r4, r7, #4
 8000e12:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000e14:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8000e18:	4b28      	ldr	r3, [pc, #160]	; (8000ebc <HAL_RCC_GetSysClockFreq+0xb4>)
 8000e1a:	881b      	ldrh	r3, [r3, #0]
 8000e1c:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8000e1e:	2300      	movs	r3, #0
 8000e20:	61fb      	str	r3, [r7, #28]
 8000e22:	2300      	movs	r3, #0
 8000e24:	61bb      	str	r3, [r7, #24]
 8000e26:	2300      	movs	r3, #0
 8000e28:	627b      	str	r3, [r7, #36]	; 0x24
 8000e2a:	2300      	movs	r3, #0
 8000e2c:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8000e2e:	2300      	movs	r3, #0
 8000e30:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8000e32:	4b23      	ldr	r3, [pc, #140]	; (8000ec0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8000e34:	685b      	ldr	r3, [r3, #4]
 8000e36:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8000e38:	69fb      	ldr	r3, [r7, #28]
 8000e3a:	f003 030c 	and.w	r3, r3, #12
 8000e3e:	2b04      	cmp	r3, #4
 8000e40:	d002      	beq.n	8000e48 <HAL_RCC_GetSysClockFreq+0x40>
 8000e42:	2b08      	cmp	r3, #8
 8000e44:	d003      	beq.n	8000e4e <HAL_RCC_GetSysClockFreq+0x46>
 8000e46:	e02d      	b.n	8000ea4 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8000e48:	4b1e      	ldr	r3, [pc, #120]	; (8000ec4 <HAL_RCC_GetSysClockFreq+0xbc>)
 8000e4a:	623b      	str	r3, [r7, #32]
      break;
 8000e4c:	e02d      	b.n	8000eaa <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8000e4e:	69fb      	ldr	r3, [r7, #28]
 8000e50:	0c9b      	lsrs	r3, r3, #18
 8000e52:	f003 030f 	and.w	r3, r3, #15
 8000e56:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8000e5a:	4413      	add	r3, r2
 8000e5c:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8000e60:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8000e62:	69fb      	ldr	r3, [r7, #28]
 8000e64:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000e68:	2b00      	cmp	r3, #0
 8000e6a:	d013      	beq.n	8000e94 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8000e6c:	4b14      	ldr	r3, [pc, #80]	; (8000ec0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8000e6e:	685b      	ldr	r3, [r3, #4]
 8000e70:	0c5b      	lsrs	r3, r3, #17
 8000e72:	f003 0301 	and.w	r3, r3, #1
 8000e76:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8000e7a:	4413      	add	r3, r2
 8000e7c:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8000e80:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8000e82:	697b      	ldr	r3, [r7, #20]
 8000e84:	4a0f      	ldr	r2, [pc, #60]	; (8000ec4 <HAL_RCC_GetSysClockFreq+0xbc>)
 8000e86:	fb02 f203 	mul.w	r2, r2, r3
 8000e8a:	69bb      	ldr	r3, [r7, #24]
 8000e8c:	fbb2 f3f3 	udiv	r3, r2, r3
 8000e90:	627b      	str	r3, [r7, #36]	; 0x24
 8000e92:	e004      	b.n	8000e9e <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8000e94:	697b      	ldr	r3, [r7, #20]
 8000e96:	4a0c      	ldr	r2, [pc, #48]	; (8000ec8 <HAL_RCC_GetSysClockFreq+0xc0>)
 8000e98:	fb02 f303 	mul.w	r3, r2, r3
 8000e9c:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8000e9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ea0:	623b      	str	r3, [r7, #32]
      break;
 8000ea2:	e002      	b.n	8000eaa <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8000ea4:	4b07      	ldr	r3, [pc, #28]	; (8000ec4 <HAL_RCC_GetSysClockFreq+0xbc>)
 8000ea6:	623b      	str	r3, [r7, #32]
      break;
 8000ea8:	bf00      	nop
    }
  }
  return sysclockfreq;
 8000eaa:	6a3b      	ldr	r3, [r7, #32]
}
 8000eac:	4618      	mov	r0, r3
 8000eae:	3728      	adds	r7, #40	; 0x28
 8000eb0:	46bd      	mov	sp, r7
 8000eb2:	bc90      	pop	{r4, r7}
 8000eb4:	4770      	bx	lr
 8000eb6:	bf00      	nop
 8000eb8:	0800207c 	.word	0x0800207c
 8000ebc:	0800208c 	.word	0x0800208c
 8000ec0:	40021000 	.word	0x40021000
 8000ec4:	007a1200 	.word	0x007a1200
 8000ec8:	003d0900 	.word	0x003d0900

08000ecc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8000ecc:	b480      	push	{r7}
 8000ece:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8000ed0:	4b02      	ldr	r3, [pc, #8]	; (8000edc <HAL_RCC_GetHCLKFreq+0x10>)
 8000ed2:	681b      	ldr	r3, [r3, #0]
}
 8000ed4:	4618      	mov	r0, r3
 8000ed6:	46bd      	mov	sp, r7
 8000ed8:	bc80      	pop	{r7}
 8000eda:	4770      	bx	lr
 8000edc:	20000008 	.word	0x20000008

08000ee0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8000ee0:	b580      	push	{r7, lr}
 8000ee2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8000ee4:	f7ff fff2 	bl	8000ecc <HAL_RCC_GetHCLKFreq>
 8000ee8:	4601      	mov	r1, r0
 8000eea:	4b05      	ldr	r3, [pc, #20]	; (8000f00 <HAL_RCC_GetPCLK1Freq+0x20>)
 8000eec:	685b      	ldr	r3, [r3, #4]
 8000eee:	0a1b      	lsrs	r3, r3, #8
 8000ef0:	f003 0307 	and.w	r3, r3, #7
 8000ef4:	4a03      	ldr	r2, [pc, #12]	; (8000f04 <HAL_RCC_GetPCLK1Freq+0x24>)
 8000ef6:	5cd3      	ldrb	r3, [r2, r3]
 8000ef8:	fa21 f303 	lsr.w	r3, r1, r3
}
 8000efc:	4618      	mov	r0, r3
 8000efe:	bd80      	pop	{r7, pc}
 8000f00:	40021000 	.word	0x40021000
 8000f04:	080020a0 	.word	0x080020a0

08000f08 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8000f08:	b580      	push	{r7, lr}
 8000f0a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8000f0c:	f7ff ffde 	bl	8000ecc <HAL_RCC_GetHCLKFreq>
 8000f10:	4601      	mov	r1, r0
 8000f12:	4b05      	ldr	r3, [pc, #20]	; (8000f28 <HAL_RCC_GetPCLK2Freq+0x20>)
 8000f14:	685b      	ldr	r3, [r3, #4]
 8000f16:	0adb      	lsrs	r3, r3, #11
 8000f18:	f003 0307 	and.w	r3, r3, #7
 8000f1c:	4a03      	ldr	r2, [pc, #12]	; (8000f2c <HAL_RCC_GetPCLK2Freq+0x24>)
 8000f1e:	5cd3      	ldrb	r3, [r2, r3]
 8000f20:	fa21 f303 	lsr.w	r3, r1, r3
}
 8000f24:	4618      	mov	r0, r3
 8000f26:	bd80      	pop	{r7, pc}
 8000f28:	40021000 	.word	0x40021000
 8000f2c:	080020a0 	.word	0x080020a0

08000f30 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8000f30:	b480      	push	{r7}
 8000f32:	b085      	sub	sp, #20
 8000f34:	af00      	add	r7, sp, #0
 8000f36:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8000f38:	4b0a      	ldr	r3, [pc, #40]	; (8000f64 <RCC_Delay+0x34>)
 8000f3a:	681b      	ldr	r3, [r3, #0]
 8000f3c:	4a0a      	ldr	r2, [pc, #40]	; (8000f68 <RCC_Delay+0x38>)
 8000f3e:	fba2 2303 	umull	r2, r3, r2, r3
 8000f42:	0a5b      	lsrs	r3, r3, #9
 8000f44:	687a      	ldr	r2, [r7, #4]
 8000f46:	fb02 f303 	mul.w	r3, r2, r3
 8000f4a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8000f4c:	bf00      	nop
  }
  while (Delay --);
 8000f4e:	68fb      	ldr	r3, [r7, #12]
 8000f50:	1e5a      	subs	r2, r3, #1
 8000f52:	60fa      	str	r2, [r7, #12]
 8000f54:	2b00      	cmp	r3, #0
 8000f56:	d1f9      	bne.n	8000f4c <RCC_Delay+0x1c>
}
 8000f58:	bf00      	nop
 8000f5a:	3714      	adds	r7, #20
 8000f5c:	46bd      	mov	sp, r7
 8000f5e:	bc80      	pop	{r7}
 8000f60:	4770      	bx	lr
 8000f62:	bf00      	nop
 8000f64:	20000008 	.word	0x20000008
 8000f68:	10624dd3 	.word	0x10624dd3

08000f6c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8000f6c:	b580      	push	{r7, lr}
 8000f6e:	b082      	sub	sp, #8
 8000f70:	af00      	add	r7, sp, #0
 8000f72:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8000f74:	687b      	ldr	r3, [r7, #4]
 8000f76:	2b00      	cmp	r3, #0
 8000f78:	d101      	bne.n	8000f7e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8000f7a:	2301      	movs	r3, #1
 8000f7c:	e076      	b.n	800106c <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8000f7e:	687b      	ldr	r3, [r7, #4]
 8000f80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000f82:	2b00      	cmp	r3, #0
 8000f84:	d108      	bne.n	8000f98 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8000f86:	687b      	ldr	r3, [r7, #4]
 8000f88:	685b      	ldr	r3, [r3, #4]
 8000f8a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8000f8e:	d009      	beq.n	8000fa4 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	2200      	movs	r2, #0
 8000f94:	61da      	str	r2, [r3, #28]
 8000f96:	e005      	b.n	8000fa4 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8000f98:	687b      	ldr	r3, [r7, #4]
 8000f9a:	2200      	movs	r2, #0
 8000f9c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8000f9e:	687b      	ldr	r3, [r7, #4]
 8000fa0:	2200      	movs	r2, #0
 8000fa2:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	2200      	movs	r2, #0
 8000fa8:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8000faa:	687b      	ldr	r3, [r7, #4]
 8000fac:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8000fb0:	b2db      	uxtb	r3, r3
 8000fb2:	2b00      	cmp	r3, #0
 8000fb4:	d106      	bne.n	8000fc4 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8000fb6:	687b      	ldr	r3, [r7, #4]
 8000fb8:	2200      	movs	r2, #0
 8000fba:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8000fbe:	6878      	ldr	r0, [r7, #4]
 8000fc0:	f000 ff38 	bl	8001e34 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8000fc4:	687b      	ldr	r3, [r7, #4]
 8000fc6:	2202      	movs	r2, #2
 8000fc8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8000fcc:	687b      	ldr	r3, [r7, #4]
 8000fce:	681b      	ldr	r3, [r3, #0]
 8000fd0:	681a      	ldr	r2, [r3, #0]
 8000fd2:	687b      	ldr	r3, [r7, #4]
 8000fd4:	681b      	ldr	r3, [r3, #0]
 8000fd6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8000fda:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	685b      	ldr	r3, [r3, #4]
 8000fe0:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8000fe4:	687b      	ldr	r3, [r7, #4]
 8000fe6:	689b      	ldr	r3, [r3, #8]
 8000fe8:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8000fec:	431a      	orrs	r2, r3
 8000fee:	687b      	ldr	r3, [r7, #4]
 8000ff0:	68db      	ldr	r3, [r3, #12]
 8000ff2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8000ff6:	431a      	orrs	r2, r3
 8000ff8:	687b      	ldr	r3, [r7, #4]
 8000ffa:	691b      	ldr	r3, [r3, #16]
 8000ffc:	f003 0302 	and.w	r3, r3, #2
 8001000:	431a      	orrs	r2, r3
 8001002:	687b      	ldr	r3, [r7, #4]
 8001004:	695b      	ldr	r3, [r3, #20]
 8001006:	f003 0301 	and.w	r3, r3, #1
 800100a:	431a      	orrs	r2, r3
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	699b      	ldr	r3, [r3, #24]
 8001010:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001014:	431a      	orrs	r2, r3
 8001016:	687b      	ldr	r3, [r7, #4]
 8001018:	69db      	ldr	r3, [r3, #28]
 800101a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800101e:	431a      	orrs	r2, r3
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	6a1b      	ldr	r3, [r3, #32]
 8001024:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001028:	ea42 0103 	orr.w	r1, r2, r3
 800102c:	687b      	ldr	r3, [r7, #4]
 800102e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001030:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	681b      	ldr	r3, [r3, #0]
 8001038:	430a      	orrs	r2, r1
 800103a:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	699b      	ldr	r3, [r3, #24]
 8001040:	0c1a      	lsrs	r2, r3, #16
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	681b      	ldr	r3, [r3, #0]
 8001046:	f002 0204 	and.w	r2, r2, #4
 800104a:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	681b      	ldr	r3, [r3, #0]
 8001050:	69da      	ldr	r2, [r3, #28]
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	681b      	ldr	r3, [r3, #0]
 8001056:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800105a:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800105c:	687b      	ldr	r3, [r7, #4]
 800105e:	2200      	movs	r2, #0
 8001060:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	2201      	movs	r2, #1
 8001066:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 800106a:	2300      	movs	r3, #0
}
 800106c:	4618      	mov	r0, r3
 800106e:	3708      	adds	r7, #8
 8001070:	46bd      	mov	sp, r7
 8001072:	bd80      	pop	{r7, pc}

08001074 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001074:	b580      	push	{r7, lr}
 8001076:	b088      	sub	sp, #32
 8001078:	af00      	add	r7, sp, #0
 800107a:	60f8      	str	r0, [r7, #12]
 800107c:	60b9      	str	r1, [r7, #8]
 800107e:	603b      	str	r3, [r7, #0]
 8001080:	4613      	mov	r3, r2
 8001082:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8001084:	2300      	movs	r3, #0
 8001086:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8001088:	68fb      	ldr	r3, [r7, #12]
 800108a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800108e:	2b01      	cmp	r3, #1
 8001090:	d101      	bne.n	8001096 <HAL_SPI_Transmit+0x22>
 8001092:	2302      	movs	r3, #2
 8001094:	e126      	b.n	80012e4 <HAL_SPI_Transmit+0x270>
 8001096:	68fb      	ldr	r3, [r7, #12]
 8001098:	2201      	movs	r2, #1
 800109a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800109e:	f7ff f8ad 	bl	80001fc <HAL_GetTick>
 80010a2:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 80010a4:	88fb      	ldrh	r3, [r7, #6]
 80010a6:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 80010a8:	68fb      	ldr	r3, [r7, #12]
 80010aa:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80010ae:	b2db      	uxtb	r3, r3
 80010b0:	2b01      	cmp	r3, #1
 80010b2:	d002      	beq.n	80010ba <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 80010b4:	2302      	movs	r3, #2
 80010b6:	77fb      	strb	r3, [r7, #31]
    goto error;
 80010b8:	e10b      	b.n	80012d2 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 80010ba:	68bb      	ldr	r3, [r7, #8]
 80010bc:	2b00      	cmp	r3, #0
 80010be:	d002      	beq.n	80010c6 <HAL_SPI_Transmit+0x52>
 80010c0:	88fb      	ldrh	r3, [r7, #6]
 80010c2:	2b00      	cmp	r3, #0
 80010c4:	d102      	bne.n	80010cc <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 80010c6:	2301      	movs	r3, #1
 80010c8:	77fb      	strb	r3, [r7, #31]
    goto error;
 80010ca:	e102      	b.n	80012d2 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80010cc:	68fb      	ldr	r3, [r7, #12]
 80010ce:	2203      	movs	r2, #3
 80010d0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80010d4:	68fb      	ldr	r3, [r7, #12]
 80010d6:	2200      	movs	r2, #0
 80010d8:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80010da:	68fb      	ldr	r3, [r7, #12]
 80010dc:	68ba      	ldr	r2, [r7, #8]
 80010de:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 80010e0:	68fb      	ldr	r3, [r7, #12]
 80010e2:	88fa      	ldrh	r2, [r7, #6]
 80010e4:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 80010e6:	68fb      	ldr	r3, [r7, #12]
 80010e8:	88fa      	ldrh	r2, [r7, #6]
 80010ea:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80010ec:	68fb      	ldr	r3, [r7, #12]
 80010ee:	2200      	movs	r2, #0
 80010f0:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 80010f2:	68fb      	ldr	r3, [r7, #12]
 80010f4:	2200      	movs	r2, #0
 80010f6:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 80010f8:	68fb      	ldr	r3, [r7, #12]
 80010fa:	2200      	movs	r2, #0
 80010fc:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 80010fe:	68fb      	ldr	r3, [r7, #12]
 8001100:	2200      	movs	r2, #0
 8001102:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8001104:	68fb      	ldr	r3, [r7, #12]
 8001106:	2200      	movs	r2, #0
 8001108:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800110a:	68fb      	ldr	r3, [r7, #12]
 800110c:	689b      	ldr	r3, [r3, #8]
 800110e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001112:	d10f      	bne.n	8001134 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8001114:	68fb      	ldr	r3, [r7, #12]
 8001116:	681b      	ldr	r3, [r3, #0]
 8001118:	681a      	ldr	r2, [r3, #0]
 800111a:	68fb      	ldr	r3, [r7, #12]
 800111c:	681b      	ldr	r3, [r3, #0]
 800111e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001122:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8001124:	68fb      	ldr	r3, [r7, #12]
 8001126:	681b      	ldr	r3, [r3, #0]
 8001128:	681a      	ldr	r2, [r3, #0]
 800112a:	68fb      	ldr	r3, [r7, #12]
 800112c:	681b      	ldr	r3, [r3, #0]
 800112e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8001132:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8001134:	68fb      	ldr	r3, [r7, #12]
 8001136:	681b      	ldr	r3, [r3, #0]
 8001138:	681b      	ldr	r3, [r3, #0]
 800113a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800113e:	2b40      	cmp	r3, #64	; 0x40
 8001140:	d007      	beq.n	8001152 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8001142:	68fb      	ldr	r3, [r7, #12]
 8001144:	681b      	ldr	r3, [r3, #0]
 8001146:	681a      	ldr	r2, [r3, #0]
 8001148:	68fb      	ldr	r3, [r7, #12]
 800114a:	681b      	ldr	r3, [r3, #0]
 800114c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001150:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8001152:	68fb      	ldr	r3, [r7, #12]
 8001154:	68db      	ldr	r3, [r3, #12]
 8001156:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800115a:	d14b      	bne.n	80011f4 <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800115c:	68fb      	ldr	r3, [r7, #12]
 800115e:	685b      	ldr	r3, [r3, #4]
 8001160:	2b00      	cmp	r3, #0
 8001162:	d002      	beq.n	800116a <HAL_SPI_Transmit+0xf6>
 8001164:	8afb      	ldrh	r3, [r7, #22]
 8001166:	2b01      	cmp	r3, #1
 8001168:	d13e      	bne.n	80011e8 <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800116a:	68fb      	ldr	r3, [r7, #12]
 800116c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800116e:	881a      	ldrh	r2, [r3, #0]
 8001170:	68fb      	ldr	r3, [r7, #12]
 8001172:	681b      	ldr	r3, [r3, #0]
 8001174:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8001176:	68fb      	ldr	r3, [r7, #12]
 8001178:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800117a:	1c9a      	adds	r2, r3, #2
 800117c:	68fb      	ldr	r3, [r7, #12]
 800117e:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8001180:	68fb      	ldr	r3, [r7, #12]
 8001182:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8001184:	b29b      	uxth	r3, r3
 8001186:	3b01      	subs	r3, #1
 8001188:	b29a      	uxth	r2, r3
 800118a:	68fb      	ldr	r3, [r7, #12]
 800118c:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800118e:	e02b      	b.n	80011e8 <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8001190:	68fb      	ldr	r3, [r7, #12]
 8001192:	681b      	ldr	r3, [r3, #0]
 8001194:	689b      	ldr	r3, [r3, #8]
 8001196:	f003 0302 	and.w	r3, r3, #2
 800119a:	2b02      	cmp	r3, #2
 800119c:	d112      	bne.n	80011c4 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800119e:	68fb      	ldr	r3, [r7, #12]
 80011a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011a2:	881a      	ldrh	r2, [r3, #0]
 80011a4:	68fb      	ldr	r3, [r7, #12]
 80011a6:	681b      	ldr	r3, [r3, #0]
 80011a8:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80011aa:	68fb      	ldr	r3, [r7, #12]
 80011ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011ae:	1c9a      	adds	r2, r3, #2
 80011b0:	68fb      	ldr	r3, [r7, #12]
 80011b2:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80011b4:	68fb      	ldr	r3, [r7, #12]
 80011b6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80011b8:	b29b      	uxth	r3, r3
 80011ba:	3b01      	subs	r3, #1
 80011bc:	b29a      	uxth	r2, r3
 80011be:	68fb      	ldr	r3, [r7, #12]
 80011c0:	86da      	strh	r2, [r3, #54]	; 0x36
 80011c2:	e011      	b.n	80011e8 <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80011c4:	f7ff f81a 	bl	80001fc <HAL_GetTick>
 80011c8:	4602      	mov	r2, r0
 80011ca:	69bb      	ldr	r3, [r7, #24]
 80011cc:	1ad3      	subs	r3, r2, r3
 80011ce:	683a      	ldr	r2, [r7, #0]
 80011d0:	429a      	cmp	r2, r3
 80011d2:	d803      	bhi.n	80011dc <HAL_SPI_Transmit+0x168>
 80011d4:	683b      	ldr	r3, [r7, #0]
 80011d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80011da:	d102      	bne.n	80011e2 <HAL_SPI_Transmit+0x16e>
 80011dc:	683b      	ldr	r3, [r7, #0]
 80011de:	2b00      	cmp	r3, #0
 80011e0:	d102      	bne.n	80011e8 <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 80011e2:	2303      	movs	r3, #3
 80011e4:	77fb      	strb	r3, [r7, #31]
          goto error;
 80011e6:	e074      	b.n	80012d2 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 80011e8:	68fb      	ldr	r3, [r7, #12]
 80011ea:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80011ec:	b29b      	uxth	r3, r3
 80011ee:	2b00      	cmp	r3, #0
 80011f0:	d1ce      	bne.n	8001190 <HAL_SPI_Transmit+0x11c>
 80011f2:	e04c      	b.n	800128e <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80011f4:	68fb      	ldr	r3, [r7, #12]
 80011f6:	685b      	ldr	r3, [r3, #4]
 80011f8:	2b00      	cmp	r3, #0
 80011fa:	d002      	beq.n	8001202 <HAL_SPI_Transmit+0x18e>
 80011fc:	8afb      	ldrh	r3, [r7, #22]
 80011fe:	2b01      	cmp	r3, #1
 8001200:	d140      	bne.n	8001284 <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8001202:	68fb      	ldr	r3, [r7, #12]
 8001204:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001206:	68fb      	ldr	r3, [r7, #12]
 8001208:	681b      	ldr	r3, [r3, #0]
 800120a:	330c      	adds	r3, #12
 800120c:	7812      	ldrb	r2, [r2, #0]
 800120e:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8001210:	68fb      	ldr	r3, [r7, #12]
 8001212:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001214:	1c5a      	adds	r2, r3, #1
 8001216:	68fb      	ldr	r3, [r7, #12]
 8001218:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800121a:	68fb      	ldr	r3, [r7, #12]
 800121c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800121e:	b29b      	uxth	r3, r3
 8001220:	3b01      	subs	r3, #1
 8001222:	b29a      	uxth	r2, r3
 8001224:	68fb      	ldr	r3, [r7, #12]
 8001226:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8001228:	e02c      	b.n	8001284 <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800122a:	68fb      	ldr	r3, [r7, #12]
 800122c:	681b      	ldr	r3, [r3, #0]
 800122e:	689b      	ldr	r3, [r3, #8]
 8001230:	f003 0302 	and.w	r3, r3, #2
 8001234:	2b02      	cmp	r3, #2
 8001236:	d113      	bne.n	8001260 <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8001238:	68fb      	ldr	r3, [r7, #12]
 800123a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800123c:	68fb      	ldr	r3, [r7, #12]
 800123e:	681b      	ldr	r3, [r3, #0]
 8001240:	330c      	adds	r3, #12
 8001242:	7812      	ldrb	r2, [r2, #0]
 8001244:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8001246:	68fb      	ldr	r3, [r7, #12]
 8001248:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800124a:	1c5a      	adds	r2, r3, #1
 800124c:	68fb      	ldr	r3, [r7, #12]
 800124e:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8001250:	68fb      	ldr	r3, [r7, #12]
 8001252:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8001254:	b29b      	uxth	r3, r3
 8001256:	3b01      	subs	r3, #1
 8001258:	b29a      	uxth	r2, r3
 800125a:	68fb      	ldr	r3, [r7, #12]
 800125c:	86da      	strh	r2, [r3, #54]	; 0x36
 800125e:	e011      	b.n	8001284 <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8001260:	f7fe ffcc 	bl	80001fc <HAL_GetTick>
 8001264:	4602      	mov	r2, r0
 8001266:	69bb      	ldr	r3, [r7, #24]
 8001268:	1ad3      	subs	r3, r2, r3
 800126a:	683a      	ldr	r2, [r7, #0]
 800126c:	429a      	cmp	r2, r3
 800126e:	d803      	bhi.n	8001278 <HAL_SPI_Transmit+0x204>
 8001270:	683b      	ldr	r3, [r7, #0]
 8001272:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001276:	d102      	bne.n	800127e <HAL_SPI_Transmit+0x20a>
 8001278:	683b      	ldr	r3, [r7, #0]
 800127a:	2b00      	cmp	r3, #0
 800127c:	d102      	bne.n	8001284 <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 800127e:	2303      	movs	r3, #3
 8001280:	77fb      	strb	r3, [r7, #31]
          goto error;
 8001282:	e026      	b.n	80012d2 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8001284:	68fb      	ldr	r3, [r7, #12]
 8001286:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8001288:	b29b      	uxth	r3, r3
 800128a:	2b00      	cmp	r3, #0
 800128c:	d1cd      	bne.n	800122a <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800128e:	69ba      	ldr	r2, [r7, #24]
 8001290:	6839      	ldr	r1, [r7, #0]
 8001292:	68f8      	ldr	r0, [r7, #12]
 8001294:	f000 fa54 	bl	8001740 <SPI_EndRxTxTransaction>
 8001298:	4603      	mov	r3, r0
 800129a:	2b00      	cmp	r3, #0
 800129c:	d002      	beq.n	80012a4 <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800129e:	68fb      	ldr	r3, [r7, #12]
 80012a0:	2220      	movs	r2, #32
 80012a2:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80012a4:	68fb      	ldr	r3, [r7, #12]
 80012a6:	689b      	ldr	r3, [r3, #8]
 80012a8:	2b00      	cmp	r3, #0
 80012aa:	d10a      	bne.n	80012c2 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80012ac:	2300      	movs	r3, #0
 80012ae:	613b      	str	r3, [r7, #16]
 80012b0:	68fb      	ldr	r3, [r7, #12]
 80012b2:	681b      	ldr	r3, [r3, #0]
 80012b4:	68db      	ldr	r3, [r3, #12]
 80012b6:	613b      	str	r3, [r7, #16]
 80012b8:	68fb      	ldr	r3, [r7, #12]
 80012ba:	681b      	ldr	r3, [r3, #0]
 80012bc:	689b      	ldr	r3, [r3, #8]
 80012be:	613b      	str	r3, [r7, #16]
 80012c0:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80012c2:	68fb      	ldr	r3, [r7, #12]
 80012c4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80012c6:	2b00      	cmp	r3, #0
 80012c8:	d002      	beq.n	80012d0 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 80012ca:	2301      	movs	r3, #1
 80012cc:	77fb      	strb	r3, [r7, #31]
 80012ce:	e000      	b.n	80012d2 <HAL_SPI_Transmit+0x25e>
  }

error:
 80012d0:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80012d2:	68fb      	ldr	r3, [r7, #12]
 80012d4:	2201      	movs	r2, #1
 80012d6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80012da:	68fb      	ldr	r3, [r7, #12]
 80012dc:	2200      	movs	r2, #0
 80012de:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80012e2:	7ffb      	ldrb	r3, [r7, #31]
}
 80012e4:	4618      	mov	r0, r3
 80012e6:	3720      	adds	r7, #32
 80012e8:	46bd      	mov	sp, r7
 80012ea:	bd80      	pop	{r7, pc}

080012ec <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80012ec:	b580      	push	{r7, lr}
 80012ee:	b08c      	sub	sp, #48	; 0x30
 80012f0:	af00      	add	r7, sp, #0
 80012f2:	60f8      	str	r0, [r7, #12]
 80012f4:	60b9      	str	r1, [r7, #8]
 80012f6:	607a      	str	r2, [r7, #4]
 80012f8:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80012fa:	2301      	movs	r3, #1
 80012fc:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80012fe:	2300      	movs	r3, #0
 8001300:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8001304:	68fb      	ldr	r3, [r7, #12]
 8001306:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800130a:	2b01      	cmp	r3, #1
 800130c:	d101      	bne.n	8001312 <HAL_SPI_TransmitReceive+0x26>
 800130e:	2302      	movs	r3, #2
 8001310:	e18a      	b.n	8001628 <HAL_SPI_TransmitReceive+0x33c>
 8001312:	68fb      	ldr	r3, [r7, #12]
 8001314:	2201      	movs	r2, #1
 8001316:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800131a:	f7fe ff6f 	bl	80001fc <HAL_GetTick>
 800131e:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8001320:	68fb      	ldr	r3, [r7, #12]
 8001322:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8001326:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 800132a:	68fb      	ldr	r3, [r7, #12]
 800132c:	685b      	ldr	r3, [r3, #4]
 800132e:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8001330:	887b      	ldrh	r3, [r7, #2]
 8001332:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8001334:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8001338:	2b01      	cmp	r3, #1
 800133a:	d00f      	beq.n	800135c <HAL_SPI_TransmitReceive+0x70>
 800133c:	69fb      	ldr	r3, [r7, #28]
 800133e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8001342:	d107      	bne.n	8001354 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8001344:	68fb      	ldr	r3, [r7, #12]
 8001346:	689b      	ldr	r3, [r3, #8]
 8001348:	2b00      	cmp	r3, #0
 800134a:	d103      	bne.n	8001354 <HAL_SPI_TransmitReceive+0x68>
 800134c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8001350:	2b04      	cmp	r3, #4
 8001352:	d003      	beq.n	800135c <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8001354:	2302      	movs	r3, #2
 8001356:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800135a:	e15b      	b.n	8001614 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800135c:	68bb      	ldr	r3, [r7, #8]
 800135e:	2b00      	cmp	r3, #0
 8001360:	d005      	beq.n	800136e <HAL_SPI_TransmitReceive+0x82>
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	2b00      	cmp	r3, #0
 8001366:	d002      	beq.n	800136e <HAL_SPI_TransmitReceive+0x82>
 8001368:	887b      	ldrh	r3, [r7, #2]
 800136a:	2b00      	cmp	r3, #0
 800136c:	d103      	bne.n	8001376 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 800136e:	2301      	movs	r3, #1
 8001370:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8001374:	e14e      	b.n	8001614 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8001376:	68fb      	ldr	r3, [r7, #12]
 8001378:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800137c:	b2db      	uxtb	r3, r3
 800137e:	2b04      	cmp	r3, #4
 8001380:	d003      	beq.n	800138a <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8001382:	68fb      	ldr	r3, [r7, #12]
 8001384:	2205      	movs	r2, #5
 8001386:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800138a:	68fb      	ldr	r3, [r7, #12]
 800138c:	2200      	movs	r2, #0
 800138e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8001390:	68fb      	ldr	r3, [r7, #12]
 8001392:	687a      	ldr	r2, [r7, #4]
 8001394:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8001396:	68fb      	ldr	r3, [r7, #12]
 8001398:	887a      	ldrh	r2, [r7, #2]
 800139a:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 800139c:	68fb      	ldr	r3, [r7, #12]
 800139e:	887a      	ldrh	r2, [r7, #2]
 80013a0:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80013a2:	68fb      	ldr	r3, [r7, #12]
 80013a4:	68ba      	ldr	r2, [r7, #8]
 80013a6:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 80013a8:	68fb      	ldr	r3, [r7, #12]
 80013aa:	887a      	ldrh	r2, [r7, #2]
 80013ac:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 80013ae:	68fb      	ldr	r3, [r7, #12]
 80013b0:	887a      	ldrh	r2, [r7, #2]
 80013b2:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80013b4:	68fb      	ldr	r3, [r7, #12]
 80013b6:	2200      	movs	r2, #0
 80013b8:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 80013ba:	68fb      	ldr	r3, [r7, #12]
 80013bc:	2200      	movs	r2, #0
 80013be:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80013c0:	68fb      	ldr	r3, [r7, #12]
 80013c2:	681b      	ldr	r3, [r3, #0]
 80013c4:	681b      	ldr	r3, [r3, #0]
 80013c6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80013ca:	2b40      	cmp	r3, #64	; 0x40
 80013cc:	d007      	beq.n	80013de <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80013ce:	68fb      	ldr	r3, [r7, #12]
 80013d0:	681b      	ldr	r3, [r3, #0]
 80013d2:	681a      	ldr	r2, [r3, #0]
 80013d4:	68fb      	ldr	r3, [r7, #12]
 80013d6:	681b      	ldr	r3, [r3, #0]
 80013d8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80013dc:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80013de:	68fb      	ldr	r3, [r7, #12]
 80013e0:	68db      	ldr	r3, [r3, #12]
 80013e2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80013e6:	d178      	bne.n	80014da <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80013e8:	68fb      	ldr	r3, [r7, #12]
 80013ea:	685b      	ldr	r3, [r3, #4]
 80013ec:	2b00      	cmp	r3, #0
 80013ee:	d002      	beq.n	80013f6 <HAL_SPI_TransmitReceive+0x10a>
 80013f0:	8b7b      	ldrh	r3, [r7, #26]
 80013f2:	2b01      	cmp	r3, #1
 80013f4:	d166      	bne.n	80014c4 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80013f6:	68fb      	ldr	r3, [r7, #12]
 80013f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013fa:	881a      	ldrh	r2, [r3, #0]
 80013fc:	68fb      	ldr	r3, [r7, #12]
 80013fe:	681b      	ldr	r3, [r3, #0]
 8001400:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8001402:	68fb      	ldr	r3, [r7, #12]
 8001404:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001406:	1c9a      	adds	r2, r3, #2
 8001408:	68fb      	ldr	r3, [r7, #12]
 800140a:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800140c:	68fb      	ldr	r3, [r7, #12]
 800140e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8001410:	b29b      	uxth	r3, r3
 8001412:	3b01      	subs	r3, #1
 8001414:	b29a      	uxth	r2, r3
 8001416:	68fb      	ldr	r3, [r7, #12]
 8001418:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800141a:	e053      	b.n	80014c4 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800141c:	68fb      	ldr	r3, [r7, #12]
 800141e:	681b      	ldr	r3, [r3, #0]
 8001420:	689b      	ldr	r3, [r3, #8]
 8001422:	f003 0302 	and.w	r3, r3, #2
 8001426:	2b02      	cmp	r3, #2
 8001428:	d11b      	bne.n	8001462 <HAL_SPI_TransmitReceive+0x176>
 800142a:	68fb      	ldr	r3, [r7, #12]
 800142c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800142e:	b29b      	uxth	r3, r3
 8001430:	2b00      	cmp	r3, #0
 8001432:	d016      	beq.n	8001462 <HAL_SPI_TransmitReceive+0x176>
 8001434:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001436:	2b01      	cmp	r3, #1
 8001438:	d113      	bne.n	8001462 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800143a:	68fb      	ldr	r3, [r7, #12]
 800143c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800143e:	881a      	ldrh	r2, [r3, #0]
 8001440:	68fb      	ldr	r3, [r7, #12]
 8001442:	681b      	ldr	r3, [r3, #0]
 8001444:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8001446:	68fb      	ldr	r3, [r7, #12]
 8001448:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800144a:	1c9a      	adds	r2, r3, #2
 800144c:	68fb      	ldr	r3, [r7, #12]
 800144e:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8001450:	68fb      	ldr	r3, [r7, #12]
 8001452:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8001454:	b29b      	uxth	r3, r3
 8001456:	3b01      	subs	r3, #1
 8001458:	b29a      	uxth	r2, r3
 800145a:	68fb      	ldr	r3, [r7, #12]
 800145c:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800145e:	2300      	movs	r3, #0
 8001460:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8001462:	68fb      	ldr	r3, [r7, #12]
 8001464:	681b      	ldr	r3, [r3, #0]
 8001466:	689b      	ldr	r3, [r3, #8]
 8001468:	f003 0301 	and.w	r3, r3, #1
 800146c:	2b01      	cmp	r3, #1
 800146e:	d119      	bne.n	80014a4 <HAL_SPI_TransmitReceive+0x1b8>
 8001470:	68fb      	ldr	r3, [r7, #12]
 8001472:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001474:	b29b      	uxth	r3, r3
 8001476:	2b00      	cmp	r3, #0
 8001478:	d014      	beq.n	80014a4 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800147a:	68fb      	ldr	r3, [r7, #12]
 800147c:	681b      	ldr	r3, [r3, #0]
 800147e:	68da      	ldr	r2, [r3, #12]
 8001480:	68fb      	ldr	r3, [r7, #12]
 8001482:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001484:	b292      	uxth	r2, r2
 8001486:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8001488:	68fb      	ldr	r3, [r7, #12]
 800148a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800148c:	1c9a      	adds	r2, r3, #2
 800148e:	68fb      	ldr	r3, [r7, #12]
 8001490:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8001492:	68fb      	ldr	r3, [r7, #12]
 8001494:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001496:	b29b      	uxth	r3, r3
 8001498:	3b01      	subs	r3, #1
 800149a:	b29a      	uxth	r2, r3
 800149c:	68fb      	ldr	r3, [r7, #12]
 800149e:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80014a0:	2301      	movs	r3, #1
 80014a2:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80014a4:	f7fe feaa 	bl	80001fc <HAL_GetTick>
 80014a8:	4602      	mov	r2, r0
 80014aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80014ac:	1ad3      	subs	r3, r2, r3
 80014ae:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80014b0:	429a      	cmp	r2, r3
 80014b2:	d807      	bhi.n	80014c4 <HAL_SPI_TransmitReceive+0x1d8>
 80014b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80014b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80014ba:	d003      	beq.n	80014c4 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 80014bc:	2303      	movs	r3, #3
 80014be:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 80014c2:	e0a7      	b.n	8001614 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80014c4:	68fb      	ldr	r3, [r7, #12]
 80014c6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80014c8:	b29b      	uxth	r3, r3
 80014ca:	2b00      	cmp	r3, #0
 80014cc:	d1a6      	bne.n	800141c <HAL_SPI_TransmitReceive+0x130>
 80014ce:	68fb      	ldr	r3, [r7, #12]
 80014d0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80014d2:	b29b      	uxth	r3, r3
 80014d4:	2b00      	cmp	r3, #0
 80014d6:	d1a1      	bne.n	800141c <HAL_SPI_TransmitReceive+0x130>
 80014d8:	e07c      	b.n	80015d4 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80014da:	68fb      	ldr	r3, [r7, #12]
 80014dc:	685b      	ldr	r3, [r3, #4]
 80014de:	2b00      	cmp	r3, #0
 80014e0:	d002      	beq.n	80014e8 <HAL_SPI_TransmitReceive+0x1fc>
 80014e2:	8b7b      	ldrh	r3, [r7, #26]
 80014e4:	2b01      	cmp	r3, #1
 80014e6:	d16b      	bne.n	80015c0 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80014e8:	68fb      	ldr	r3, [r7, #12]
 80014ea:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80014ec:	68fb      	ldr	r3, [r7, #12]
 80014ee:	681b      	ldr	r3, [r3, #0]
 80014f0:	330c      	adds	r3, #12
 80014f2:	7812      	ldrb	r2, [r2, #0]
 80014f4:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80014f6:	68fb      	ldr	r3, [r7, #12]
 80014f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014fa:	1c5a      	adds	r2, r3, #1
 80014fc:	68fb      	ldr	r3, [r7, #12]
 80014fe:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8001500:	68fb      	ldr	r3, [r7, #12]
 8001502:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8001504:	b29b      	uxth	r3, r3
 8001506:	3b01      	subs	r3, #1
 8001508:	b29a      	uxth	r2, r3
 800150a:	68fb      	ldr	r3, [r7, #12]
 800150c:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800150e:	e057      	b.n	80015c0 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8001510:	68fb      	ldr	r3, [r7, #12]
 8001512:	681b      	ldr	r3, [r3, #0]
 8001514:	689b      	ldr	r3, [r3, #8]
 8001516:	f003 0302 	and.w	r3, r3, #2
 800151a:	2b02      	cmp	r3, #2
 800151c:	d11c      	bne.n	8001558 <HAL_SPI_TransmitReceive+0x26c>
 800151e:	68fb      	ldr	r3, [r7, #12]
 8001520:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8001522:	b29b      	uxth	r3, r3
 8001524:	2b00      	cmp	r3, #0
 8001526:	d017      	beq.n	8001558 <HAL_SPI_TransmitReceive+0x26c>
 8001528:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800152a:	2b01      	cmp	r3, #1
 800152c:	d114      	bne.n	8001558 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800152e:	68fb      	ldr	r3, [r7, #12]
 8001530:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001532:	68fb      	ldr	r3, [r7, #12]
 8001534:	681b      	ldr	r3, [r3, #0]
 8001536:	330c      	adds	r3, #12
 8001538:	7812      	ldrb	r2, [r2, #0]
 800153a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800153c:	68fb      	ldr	r3, [r7, #12]
 800153e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001540:	1c5a      	adds	r2, r3, #1
 8001542:	68fb      	ldr	r3, [r7, #12]
 8001544:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8001546:	68fb      	ldr	r3, [r7, #12]
 8001548:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800154a:	b29b      	uxth	r3, r3
 800154c:	3b01      	subs	r3, #1
 800154e:	b29a      	uxth	r2, r3
 8001550:	68fb      	ldr	r3, [r7, #12]
 8001552:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8001554:	2300      	movs	r3, #0
 8001556:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8001558:	68fb      	ldr	r3, [r7, #12]
 800155a:	681b      	ldr	r3, [r3, #0]
 800155c:	689b      	ldr	r3, [r3, #8]
 800155e:	f003 0301 	and.w	r3, r3, #1
 8001562:	2b01      	cmp	r3, #1
 8001564:	d119      	bne.n	800159a <HAL_SPI_TransmitReceive+0x2ae>
 8001566:	68fb      	ldr	r3, [r7, #12]
 8001568:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800156a:	b29b      	uxth	r3, r3
 800156c:	2b00      	cmp	r3, #0
 800156e:	d014      	beq.n	800159a <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8001570:	68fb      	ldr	r3, [r7, #12]
 8001572:	681b      	ldr	r3, [r3, #0]
 8001574:	68da      	ldr	r2, [r3, #12]
 8001576:	68fb      	ldr	r3, [r7, #12]
 8001578:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800157a:	b2d2      	uxtb	r2, r2
 800157c:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800157e:	68fb      	ldr	r3, [r7, #12]
 8001580:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001582:	1c5a      	adds	r2, r3, #1
 8001584:	68fb      	ldr	r3, [r7, #12]
 8001586:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8001588:	68fb      	ldr	r3, [r7, #12]
 800158a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800158c:	b29b      	uxth	r3, r3
 800158e:	3b01      	subs	r3, #1
 8001590:	b29a      	uxth	r2, r3
 8001592:	68fb      	ldr	r3, [r7, #12]
 8001594:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8001596:	2301      	movs	r3, #1
 8001598:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800159a:	f7fe fe2f 	bl	80001fc <HAL_GetTick>
 800159e:	4602      	mov	r2, r0
 80015a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80015a2:	1ad3      	subs	r3, r2, r3
 80015a4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80015a6:	429a      	cmp	r2, r3
 80015a8:	d803      	bhi.n	80015b2 <HAL_SPI_TransmitReceive+0x2c6>
 80015aa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80015ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80015b0:	d102      	bne.n	80015b8 <HAL_SPI_TransmitReceive+0x2cc>
 80015b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80015b4:	2b00      	cmp	r3, #0
 80015b6:	d103      	bne.n	80015c0 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 80015b8:	2303      	movs	r3, #3
 80015ba:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 80015be:	e029      	b.n	8001614 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80015c0:	68fb      	ldr	r3, [r7, #12]
 80015c2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80015c4:	b29b      	uxth	r3, r3
 80015c6:	2b00      	cmp	r3, #0
 80015c8:	d1a2      	bne.n	8001510 <HAL_SPI_TransmitReceive+0x224>
 80015ca:	68fb      	ldr	r3, [r7, #12]
 80015cc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80015ce:	b29b      	uxth	r3, r3
 80015d0:	2b00      	cmp	r3, #0
 80015d2:	d19d      	bne.n	8001510 <HAL_SPI_TransmitReceive+0x224>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80015d4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80015d6:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80015d8:	68f8      	ldr	r0, [r7, #12]
 80015da:	f000 f8b1 	bl	8001740 <SPI_EndRxTxTransaction>
 80015de:	4603      	mov	r3, r0
 80015e0:	2b00      	cmp	r3, #0
 80015e2:	d006      	beq.n	80015f2 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 80015e4:	2301      	movs	r3, #1
 80015e6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80015ea:	68fb      	ldr	r3, [r7, #12]
 80015ec:	2220      	movs	r2, #32
 80015ee:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 80015f0:	e010      	b.n	8001614 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80015f2:	68fb      	ldr	r3, [r7, #12]
 80015f4:	689b      	ldr	r3, [r3, #8]
 80015f6:	2b00      	cmp	r3, #0
 80015f8:	d10b      	bne.n	8001612 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80015fa:	2300      	movs	r3, #0
 80015fc:	617b      	str	r3, [r7, #20]
 80015fe:	68fb      	ldr	r3, [r7, #12]
 8001600:	681b      	ldr	r3, [r3, #0]
 8001602:	68db      	ldr	r3, [r3, #12]
 8001604:	617b      	str	r3, [r7, #20]
 8001606:	68fb      	ldr	r3, [r7, #12]
 8001608:	681b      	ldr	r3, [r3, #0]
 800160a:	689b      	ldr	r3, [r3, #8]
 800160c:	617b      	str	r3, [r7, #20]
 800160e:	697b      	ldr	r3, [r7, #20]
 8001610:	e000      	b.n	8001614 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8001612:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8001614:	68fb      	ldr	r3, [r7, #12]
 8001616:	2201      	movs	r2, #1
 8001618:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800161c:	68fb      	ldr	r3, [r7, #12]
 800161e:	2200      	movs	r2, #0
 8001620:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8001624:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8001628:	4618      	mov	r0, r3
 800162a:	3730      	adds	r7, #48	; 0x30
 800162c:	46bd      	mov	sp, r7
 800162e:	bd80      	pop	{r7, pc}

08001630 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8001630:	b580      	push	{r7, lr}
 8001632:	b088      	sub	sp, #32
 8001634:	af00      	add	r7, sp, #0
 8001636:	60f8      	str	r0, [r7, #12]
 8001638:	60b9      	str	r1, [r7, #8]
 800163a:	603b      	str	r3, [r7, #0]
 800163c:	4613      	mov	r3, r2
 800163e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8001640:	f7fe fddc 	bl	80001fc <HAL_GetTick>
 8001644:	4602      	mov	r2, r0
 8001646:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001648:	1a9b      	subs	r3, r3, r2
 800164a:	683a      	ldr	r2, [r7, #0]
 800164c:	4413      	add	r3, r2
 800164e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8001650:	f7fe fdd4 	bl	80001fc <HAL_GetTick>
 8001654:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8001656:	4b39      	ldr	r3, [pc, #228]	; (800173c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8001658:	681b      	ldr	r3, [r3, #0]
 800165a:	015b      	lsls	r3, r3, #5
 800165c:	0d1b      	lsrs	r3, r3, #20
 800165e:	69fa      	ldr	r2, [r7, #28]
 8001660:	fb02 f303 	mul.w	r3, r2, r3
 8001664:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8001666:	e054      	b.n	8001712 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8001668:	683b      	ldr	r3, [r7, #0]
 800166a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800166e:	d050      	beq.n	8001712 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8001670:	f7fe fdc4 	bl	80001fc <HAL_GetTick>
 8001674:	4602      	mov	r2, r0
 8001676:	69bb      	ldr	r3, [r7, #24]
 8001678:	1ad3      	subs	r3, r2, r3
 800167a:	69fa      	ldr	r2, [r7, #28]
 800167c:	429a      	cmp	r2, r3
 800167e:	d902      	bls.n	8001686 <SPI_WaitFlagStateUntilTimeout+0x56>
 8001680:	69fb      	ldr	r3, [r7, #28]
 8001682:	2b00      	cmp	r3, #0
 8001684:	d13d      	bne.n	8001702 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8001686:	68fb      	ldr	r3, [r7, #12]
 8001688:	681b      	ldr	r3, [r3, #0]
 800168a:	685a      	ldr	r2, [r3, #4]
 800168c:	68fb      	ldr	r3, [r7, #12]
 800168e:	681b      	ldr	r3, [r3, #0]
 8001690:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8001694:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8001696:	68fb      	ldr	r3, [r7, #12]
 8001698:	685b      	ldr	r3, [r3, #4]
 800169a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800169e:	d111      	bne.n	80016c4 <SPI_WaitFlagStateUntilTimeout+0x94>
 80016a0:	68fb      	ldr	r3, [r7, #12]
 80016a2:	689b      	ldr	r3, [r3, #8]
 80016a4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80016a8:	d004      	beq.n	80016b4 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80016aa:	68fb      	ldr	r3, [r7, #12]
 80016ac:	689b      	ldr	r3, [r3, #8]
 80016ae:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80016b2:	d107      	bne.n	80016c4 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80016b4:	68fb      	ldr	r3, [r7, #12]
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	681a      	ldr	r2, [r3, #0]
 80016ba:	68fb      	ldr	r3, [r7, #12]
 80016bc:	681b      	ldr	r3, [r3, #0]
 80016be:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80016c2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80016c4:	68fb      	ldr	r3, [r7, #12]
 80016c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80016c8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80016cc:	d10f      	bne.n	80016ee <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80016ce:	68fb      	ldr	r3, [r7, #12]
 80016d0:	681b      	ldr	r3, [r3, #0]
 80016d2:	681a      	ldr	r2, [r3, #0]
 80016d4:	68fb      	ldr	r3, [r7, #12]
 80016d6:	681b      	ldr	r3, [r3, #0]
 80016d8:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80016dc:	601a      	str	r2, [r3, #0]
 80016de:	68fb      	ldr	r3, [r7, #12]
 80016e0:	681b      	ldr	r3, [r3, #0]
 80016e2:	681a      	ldr	r2, [r3, #0]
 80016e4:	68fb      	ldr	r3, [r7, #12]
 80016e6:	681b      	ldr	r3, [r3, #0]
 80016e8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80016ec:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80016ee:	68fb      	ldr	r3, [r7, #12]
 80016f0:	2201      	movs	r2, #1
 80016f2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80016f6:	68fb      	ldr	r3, [r7, #12]
 80016f8:	2200      	movs	r2, #0
 80016fa:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 80016fe:	2303      	movs	r3, #3
 8001700:	e017      	b.n	8001732 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8001702:	697b      	ldr	r3, [r7, #20]
 8001704:	2b00      	cmp	r3, #0
 8001706:	d101      	bne.n	800170c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8001708:	2300      	movs	r3, #0
 800170a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800170c:	697b      	ldr	r3, [r7, #20]
 800170e:	3b01      	subs	r3, #1
 8001710:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8001712:	68fb      	ldr	r3, [r7, #12]
 8001714:	681b      	ldr	r3, [r3, #0]
 8001716:	689a      	ldr	r2, [r3, #8]
 8001718:	68bb      	ldr	r3, [r7, #8]
 800171a:	4013      	ands	r3, r2
 800171c:	68ba      	ldr	r2, [r7, #8]
 800171e:	429a      	cmp	r2, r3
 8001720:	bf0c      	ite	eq
 8001722:	2301      	moveq	r3, #1
 8001724:	2300      	movne	r3, #0
 8001726:	b2db      	uxtb	r3, r3
 8001728:	461a      	mov	r2, r3
 800172a:	79fb      	ldrb	r3, [r7, #7]
 800172c:	429a      	cmp	r2, r3
 800172e:	d19b      	bne.n	8001668 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8001730:	2300      	movs	r3, #0
}
 8001732:	4618      	mov	r0, r3
 8001734:	3720      	adds	r7, #32
 8001736:	46bd      	mov	sp, r7
 8001738:	bd80      	pop	{r7, pc}
 800173a:	bf00      	nop
 800173c:	20000008 	.word	0x20000008

08001740 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8001740:	b580      	push	{r7, lr}
 8001742:	b086      	sub	sp, #24
 8001744:	af02      	add	r7, sp, #8
 8001746:	60f8      	str	r0, [r7, #12]
 8001748:	60b9      	str	r1, [r7, #8]
 800174a:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	9300      	str	r3, [sp, #0]
 8001750:	68bb      	ldr	r3, [r7, #8]
 8001752:	2200      	movs	r2, #0
 8001754:	2180      	movs	r1, #128	; 0x80
 8001756:	68f8      	ldr	r0, [r7, #12]
 8001758:	f7ff ff6a 	bl	8001630 <SPI_WaitFlagStateUntilTimeout>
 800175c:	4603      	mov	r3, r0
 800175e:	2b00      	cmp	r3, #0
 8001760:	d007      	beq.n	8001772 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8001762:	68fb      	ldr	r3, [r7, #12]
 8001764:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001766:	f043 0220 	orr.w	r2, r3, #32
 800176a:	68fb      	ldr	r3, [r7, #12]
 800176c:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 800176e:	2303      	movs	r3, #3
 8001770:	e000      	b.n	8001774 <SPI_EndRxTxTransaction+0x34>
  }
  return HAL_OK;
 8001772:	2300      	movs	r3, #0
}
 8001774:	4618      	mov	r0, r3
 8001776:	3710      	adds	r7, #16
 8001778:	46bd      	mov	sp, r7
 800177a:	bd80      	pop	{r7, pc}

0800177c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800177c:	b580      	push	{r7, lr}
 800177e:	b082      	sub	sp, #8
 8001780:	af00      	add	r7, sp, #0
 8001782:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	2b00      	cmp	r3, #0
 8001788:	d101      	bne.n	800178e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800178a:	2301      	movs	r3, #1
 800178c:	e03f      	b.n	800180e <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8001794:	b2db      	uxtb	r3, r3
 8001796:	2b00      	cmp	r3, #0
 8001798:	d106      	bne.n	80017a8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	2200      	movs	r2, #0
 800179e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80017a2:	6878      	ldr	r0, [r7, #4]
 80017a4:	f000 fb90 	bl	8001ec8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	2224      	movs	r2, #36	; 0x24
 80017ac:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	68da      	ldr	r2, [r3, #12]
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	681b      	ldr	r3, [r3, #0]
 80017ba:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80017be:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80017c0:	6878      	ldr	r0, [r7, #4]
 80017c2:	f000 f911 	bl	80019e8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	681b      	ldr	r3, [r3, #0]
 80017ca:	691a      	ldr	r2, [r3, #16]
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	681b      	ldr	r3, [r3, #0]
 80017d0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80017d4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	681b      	ldr	r3, [r3, #0]
 80017da:	695a      	ldr	r2, [r3, #20]
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	681b      	ldr	r3, [r3, #0]
 80017e0:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80017e4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	681b      	ldr	r3, [r3, #0]
 80017ea:	68da      	ldr	r2, [r3, #12]
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80017f4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	2200      	movs	r2, #0
 80017fa:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	2220      	movs	r2, #32
 8001800:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	2220      	movs	r2, #32
 8001808:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 800180c:	2300      	movs	r3, #0
}
 800180e:	4618      	mov	r0, r3
 8001810:	3708      	adds	r7, #8
 8001812:	46bd      	mov	sp, r7
 8001814:	bd80      	pop	{r7, pc}

08001816 <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001816:	b580      	push	{r7, lr}
 8001818:	b08a      	sub	sp, #40	; 0x28
 800181a:	af02      	add	r7, sp, #8
 800181c:	60f8      	str	r0, [r7, #12]
 800181e:	60b9      	str	r1, [r7, #8]
 8001820:	603b      	str	r3, [r7, #0]
 8001822:	4613      	mov	r3, r2
 8001824:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8001826:	2300      	movs	r3, #0
 8001828:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800182a:	68fb      	ldr	r3, [r7, #12]
 800182c:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8001830:	b2db      	uxtb	r3, r3
 8001832:	2b20      	cmp	r3, #32
 8001834:	f040 8089 	bne.w	800194a <HAL_UART_Receive+0x134>
  {
    if ((pData == NULL) || (Size == 0U))
 8001838:	68bb      	ldr	r3, [r7, #8]
 800183a:	2b00      	cmp	r3, #0
 800183c:	d002      	beq.n	8001844 <HAL_UART_Receive+0x2e>
 800183e:	88fb      	ldrh	r3, [r7, #6]
 8001840:	2b00      	cmp	r3, #0
 8001842:	d101      	bne.n	8001848 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8001844:	2301      	movs	r3, #1
 8001846:	e081      	b.n	800194c <HAL_UART_Receive+0x136>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8001848:	68fb      	ldr	r3, [r7, #12]
 800184a:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800184e:	2b01      	cmp	r3, #1
 8001850:	d101      	bne.n	8001856 <HAL_UART_Receive+0x40>
 8001852:	2302      	movs	r3, #2
 8001854:	e07a      	b.n	800194c <HAL_UART_Receive+0x136>
 8001856:	68fb      	ldr	r3, [r7, #12]
 8001858:	2201      	movs	r2, #1
 800185a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800185e:	68fb      	ldr	r3, [r7, #12]
 8001860:	2200      	movs	r2, #0
 8001862:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8001864:	68fb      	ldr	r3, [r7, #12]
 8001866:	2222      	movs	r2, #34	; 0x22
 8001868:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 800186c:	f7fe fcc6 	bl	80001fc <HAL_GetTick>
 8001870:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8001872:	68fb      	ldr	r3, [r7, #12]
 8001874:	88fa      	ldrh	r2, [r7, #6]
 8001876:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8001878:	68fb      	ldr	r3, [r7, #12]
 800187a:	88fa      	ldrh	r2, [r7, #6]
 800187c:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800187e:	68fb      	ldr	r3, [r7, #12]
 8001880:	689b      	ldr	r3, [r3, #8]
 8001882:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001886:	d108      	bne.n	800189a <HAL_UART_Receive+0x84>
 8001888:	68fb      	ldr	r3, [r7, #12]
 800188a:	691b      	ldr	r3, [r3, #16]
 800188c:	2b00      	cmp	r3, #0
 800188e:	d104      	bne.n	800189a <HAL_UART_Receive+0x84>
    {
      pdata8bits  = NULL;
 8001890:	2300      	movs	r3, #0
 8001892:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8001894:	68bb      	ldr	r3, [r7, #8]
 8001896:	61bb      	str	r3, [r7, #24]
 8001898:	e003      	b.n	80018a2 <HAL_UART_Receive+0x8c>
    }
    else
    {
      pdata8bits  = pData;
 800189a:	68bb      	ldr	r3, [r7, #8]
 800189c:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800189e:	2300      	movs	r3, #0
 80018a0:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80018a2:	68fb      	ldr	r3, [r7, #12]
 80018a4:	2200      	movs	r2, #0
 80018a6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 80018aa:	e043      	b.n	8001934 <HAL_UART_Receive+0x11e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80018ac:	683b      	ldr	r3, [r7, #0]
 80018ae:	9300      	str	r3, [sp, #0]
 80018b0:	697b      	ldr	r3, [r7, #20]
 80018b2:	2200      	movs	r2, #0
 80018b4:	2120      	movs	r1, #32
 80018b6:	68f8      	ldr	r0, [r7, #12]
 80018b8:	f000 f84c 	bl	8001954 <UART_WaitOnFlagUntilTimeout>
 80018bc:	4603      	mov	r3, r0
 80018be:	2b00      	cmp	r3, #0
 80018c0:	d001      	beq.n	80018c6 <HAL_UART_Receive+0xb0>
      {
        return HAL_TIMEOUT;
 80018c2:	2303      	movs	r3, #3
 80018c4:	e042      	b.n	800194c <HAL_UART_Receive+0x136>
      }
      if (pdata8bits == NULL)
 80018c6:	69fb      	ldr	r3, [r7, #28]
 80018c8:	2b00      	cmp	r3, #0
 80018ca:	d10c      	bne.n	80018e6 <HAL_UART_Receive+0xd0>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 80018cc:	68fb      	ldr	r3, [r7, #12]
 80018ce:	681b      	ldr	r3, [r3, #0]
 80018d0:	685b      	ldr	r3, [r3, #4]
 80018d2:	b29b      	uxth	r3, r3
 80018d4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80018d8:	b29a      	uxth	r2, r3
 80018da:	69bb      	ldr	r3, [r7, #24]
 80018dc:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 80018de:	69bb      	ldr	r3, [r7, #24]
 80018e0:	3302      	adds	r3, #2
 80018e2:	61bb      	str	r3, [r7, #24]
 80018e4:	e01f      	b.n	8001926 <HAL_UART_Receive+0x110>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80018e6:	68fb      	ldr	r3, [r7, #12]
 80018e8:	689b      	ldr	r3, [r3, #8]
 80018ea:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80018ee:	d007      	beq.n	8001900 <HAL_UART_Receive+0xea>
 80018f0:	68fb      	ldr	r3, [r7, #12]
 80018f2:	689b      	ldr	r3, [r3, #8]
 80018f4:	2b00      	cmp	r3, #0
 80018f6:	d10a      	bne.n	800190e <HAL_UART_Receive+0xf8>
 80018f8:	68fb      	ldr	r3, [r7, #12]
 80018fa:	691b      	ldr	r3, [r3, #16]
 80018fc:	2b00      	cmp	r3, #0
 80018fe:	d106      	bne.n	800190e <HAL_UART_Receive+0xf8>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8001900:	68fb      	ldr	r3, [r7, #12]
 8001902:	681b      	ldr	r3, [r3, #0]
 8001904:	685b      	ldr	r3, [r3, #4]
 8001906:	b2da      	uxtb	r2, r3
 8001908:	69fb      	ldr	r3, [r7, #28]
 800190a:	701a      	strb	r2, [r3, #0]
 800190c:	e008      	b.n	8001920 <HAL_UART_Receive+0x10a>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800190e:	68fb      	ldr	r3, [r7, #12]
 8001910:	681b      	ldr	r3, [r3, #0]
 8001912:	685b      	ldr	r3, [r3, #4]
 8001914:	b2db      	uxtb	r3, r3
 8001916:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800191a:	b2da      	uxtb	r2, r3
 800191c:	69fb      	ldr	r3, [r7, #28]
 800191e:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 8001920:	69fb      	ldr	r3, [r7, #28]
 8001922:	3301      	adds	r3, #1
 8001924:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8001926:	68fb      	ldr	r3, [r7, #12]
 8001928:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800192a:	b29b      	uxth	r3, r3
 800192c:	3b01      	subs	r3, #1
 800192e:	b29a      	uxth	r2, r3
 8001930:	68fb      	ldr	r3, [r7, #12]
 8001932:	85da      	strh	r2, [r3, #46]	; 0x2e
    while (huart->RxXferCount > 0U)
 8001934:	68fb      	ldr	r3, [r7, #12]
 8001936:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8001938:	b29b      	uxth	r3, r3
 800193a:	2b00      	cmp	r3, #0
 800193c:	d1b6      	bne.n	80018ac <HAL_UART_Receive+0x96>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800193e:	68fb      	ldr	r3, [r7, #12]
 8001940:	2220      	movs	r2, #32
 8001942:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    return HAL_OK;
 8001946:	2300      	movs	r3, #0
 8001948:	e000      	b.n	800194c <HAL_UART_Receive+0x136>
  }
  else
  {
    return HAL_BUSY;
 800194a:	2302      	movs	r3, #2
  }
}
 800194c:	4618      	mov	r0, r3
 800194e:	3720      	adds	r7, #32
 8001950:	46bd      	mov	sp, r7
 8001952:	bd80      	pop	{r7, pc}

08001954 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8001954:	b580      	push	{r7, lr}
 8001956:	b084      	sub	sp, #16
 8001958:	af00      	add	r7, sp, #0
 800195a:	60f8      	str	r0, [r7, #12]
 800195c:	60b9      	str	r1, [r7, #8]
 800195e:	603b      	str	r3, [r7, #0]
 8001960:	4613      	mov	r3, r2
 8001962:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001964:	e02c      	b.n	80019c0 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001966:	69bb      	ldr	r3, [r7, #24]
 8001968:	f1b3 3fff 	cmp.w	r3, #4294967295
 800196c:	d028      	beq.n	80019c0 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800196e:	69bb      	ldr	r3, [r7, #24]
 8001970:	2b00      	cmp	r3, #0
 8001972:	d007      	beq.n	8001984 <UART_WaitOnFlagUntilTimeout+0x30>
 8001974:	f7fe fc42 	bl	80001fc <HAL_GetTick>
 8001978:	4602      	mov	r2, r0
 800197a:	683b      	ldr	r3, [r7, #0]
 800197c:	1ad3      	subs	r3, r2, r3
 800197e:	69ba      	ldr	r2, [r7, #24]
 8001980:	429a      	cmp	r2, r3
 8001982:	d21d      	bcs.n	80019c0 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8001984:	68fb      	ldr	r3, [r7, #12]
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	68da      	ldr	r2, [r3, #12]
 800198a:	68fb      	ldr	r3, [r7, #12]
 800198c:	681b      	ldr	r3, [r3, #0]
 800198e:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8001992:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001994:	68fb      	ldr	r3, [r7, #12]
 8001996:	681b      	ldr	r3, [r3, #0]
 8001998:	695a      	ldr	r2, [r3, #20]
 800199a:	68fb      	ldr	r3, [r7, #12]
 800199c:	681b      	ldr	r3, [r3, #0]
 800199e:	f022 0201 	bic.w	r2, r2, #1
 80019a2:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 80019a4:	68fb      	ldr	r3, [r7, #12]
 80019a6:	2220      	movs	r2, #32
 80019a8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 80019ac:	68fb      	ldr	r3, [r7, #12]
 80019ae:	2220      	movs	r2, #32
 80019b0:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80019b4:	68fb      	ldr	r3, [r7, #12]
 80019b6:	2200      	movs	r2, #0
 80019b8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 80019bc:	2303      	movs	r3, #3
 80019be:	e00f      	b.n	80019e0 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80019c0:	68fb      	ldr	r3, [r7, #12]
 80019c2:	681b      	ldr	r3, [r3, #0]
 80019c4:	681a      	ldr	r2, [r3, #0]
 80019c6:	68bb      	ldr	r3, [r7, #8]
 80019c8:	4013      	ands	r3, r2
 80019ca:	68ba      	ldr	r2, [r7, #8]
 80019cc:	429a      	cmp	r2, r3
 80019ce:	bf0c      	ite	eq
 80019d0:	2301      	moveq	r3, #1
 80019d2:	2300      	movne	r3, #0
 80019d4:	b2db      	uxtb	r3, r3
 80019d6:	461a      	mov	r2, r3
 80019d8:	79fb      	ldrb	r3, [r7, #7]
 80019da:	429a      	cmp	r2, r3
 80019dc:	d0c3      	beq.n	8001966 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80019de:	2300      	movs	r3, #0
}
 80019e0:	4618      	mov	r0, r3
 80019e2:	3710      	adds	r7, #16
 80019e4:	46bd      	mov	sp, r7
 80019e6:	bd80      	pop	{r7, pc}

080019e8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80019e8:	b580      	push	{r7, lr}
 80019ea:	b084      	sub	sp, #16
 80019ec:	af00      	add	r7, sp, #0
 80019ee:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	681b      	ldr	r3, [r3, #0]
 80019f4:	691b      	ldr	r3, [r3, #16]
 80019f6:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	68da      	ldr	r2, [r3, #12]
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	681b      	ldr	r3, [r3, #0]
 8001a02:	430a      	orrs	r2, r1
 8001a04:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	689a      	ldr	r2, [r3, #8]
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	691b      	ldr	r3, [r3, #16]
 8001a0e:	431a      	orrs	r2, r3
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	695b      	ldr	r3, [r3, #20]
 8001a14:	4313      	orrs	r3, r2
 8001a16:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	68db      	ldr	r3, [r3, #12]
 8001a1e:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8001a22:	f023 030c 	bic.w	r3, r3, #12
 8001a26:	687a      	ldr	r2, [r7, #4]
 8001a28:	6812      	ldr	r2, [r2, #0]
 8001a2a:	68b9      	ldr	r1, [r7, #8]
 8001a2c:	430b      	orrs	r3, r1
 8001a2e:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	681b      	ldr	r3, [r3, #0]
 8001a34:	695b      	ldr	r3, [r3, #20]
 8001a36:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	699a      	ldr	r2, [r3, #24]
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	681b      	ldr	r3, [r3, #0]
 8001a42:	430a      	orrs	r2, r1
 8001a44:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	4a2c      	ldr	r2, [pc, #176]	; (8001afc <UART_SetConfig+0x114>)
 8001a4c:	4293      	cmp	r3, r2
 8001a4e:	d103      	bne.n	8001a58 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8001a50:	f7ff fa5a 	bl	8000f08 <HAL_RCC_GetPCLK2Freq>
 8001a54:	60f8      	str	r0, [r7, #12]
 8001a56:	e002      	b.n	8001a5e <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8001a58:	f7ff fa42 	bl	8000ee0 <HAL_RCC_GetPCLK1Freq>
 8001a5c:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8001a5e:	68fa      	ldr	r2, [r7, #12]
 8001a60:	4613      	mov	r3, r2
 8001a62:	009b      	lsls	r3, r3, #2
 8001a64:	4413      	add	r3, r2
 8001a66:	009a      	lsls	r2, r3, #2
 8001a68:	441a      	add	r2, r3
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	685b      	ldr	r3, [r3, #4]
 8001a6e:	009b      	lsls	r3, r3, #2
 8001a70:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a74:	4a22      	ldr	r2, [pc, #136]	; (8001b00 <UART_SetConfig+0x118>)
 8001a76:	fba2 2303 	umull	r2, r3, r2, r3
 8001a7a:	095b      	lsrs	r3, r3, #5
 8001a7c:	0119      	lsls	r1, r3, #4
 8001a7e:	68fa      	ldr	r2, [r7, #12]
 8001a80:	4613      	mov	r3, r2
 8001a82:	009b      	lsls	r3, r3, #2
 8001a84:	4413      	add	r3, r2
 8001a86:	009a      	lsls	r2, r3, #2
 8001a88:	441a      	add	r2, r3
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	685b      	ldr	r3, [r3, #4]
 8001a8e:	009b      	lsls	r3, r3, #2
 8001a90:	fbb2 f2f3 	udiv	r2, r2, r3
 8001a94:	4b1a      	ldr	r3, [pc, #104]	; (8001b00 <UART_SetConfig+0x118>)
 8001a96:	fba3 0302 	umull	r0, r3, r3, r2
 8001a9a:	095b      	lsrs	r3, r3, #5
 8001a9c:	2064      	movs	r0, #100	; 0x64
 8001a9e:	fb00 f303 	mul.w	r3, r0, r3
 8001aa2:	1ad3      	subs	r3, r2, r3
 8001aa4:	011b      	lsls	r3, r3, #4
 8001aa6:	3332      	adds	r3, #50	; 0x32
 8001aa8:	4a15      	ldr	r2, [pc, #84]	; (8001b00 <UART_SetConfig+0x118>)
 8001aaa:	fba2 2303 	umull	r2, r3, r2, r3
 8001aae:	095b      	lsrs	r3, r3, #5
 8001ab0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001ab4:	4419      	add	r1, r3
 8001ab6:	68fa      	ldr	r2, [r7, #12]
 8001ab8:	4613      	mov	r3, r2
 8001aba:	009b      	lsls	r3, r3, #2
 8001abc:	4413      	add	r3, r2
 8001abe:	009a      	lsls	r2, r3, #2
 8001ac0:	441a      	add	r2, r3
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	685b      	ldr	r3, [r3, #4]
 8001ac6:	009b      	lsls	r3, r3, #2
 8001ac8:	fbb2 f2f3 	udiv	r2, r2, r3
 8001acc:	4b0c      	ldr	r3, [pc, #48]	; (8001b00 <UART_SetConfig+0x118>)
 8001ace:	fba3 0302 	umull	r0, r3, r3, r2
 8001ad2:	095b      	lsrs	r3, r3, #5
 8001ad4:	2064      	movs	r0, #100	; 0x64
 8001ad6:	fb00 f303 	mul.w	r3, r0, r3
 8001ada:	1ad3      	subs	r3, r2, r3
 8001adc:	011b      	lsls	r3, r3, #4
 8001ade:	3332      	adds	r3, #50	; 0x32
 8001ae0:	4a07      	ldr	r2, [pc, #28]	; (8001b00 <UART_SetConfig+0x118>)
 8001ae2:	fba2 2303 	umull	r2, r3, r2, r3
 8001ae6:	095b      	lsrs	r3, r3, #5
 8001ae8:	f003 020f 	and.w	r2, r3, #15
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	440a      	add	r2, r1
 8001af2:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8001af4:	bf00      	nop
 8001af6:	3710      	adds	r7, #16
 8001af8:	46bd      	mov	sp, r7
 8001afa:	bd80      	pop	{r7, pc}
 8001afc:	40013800 	.word	0x40013800
 8001b00:	51eb851f 	.word	0x51eb851f

08001b04 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001b04:	b580      	push	{r7, lr}
 8001b06:	b086      	sub	sp, #24
 8001b08:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001b0a:	f7fe fb1f 	bl	800014c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001b0e:	f000 f83b 	bl	8001b88 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001b12:	f000 f8df 	bl	8001cd4 <MX_GPIO_Init>
  MX_SPI1_Init();
 8001b16:	f000 f87d 	bl	8001c14 <MX_SPI1_Init>
  MX_USART1_UART_Init();
 8001b1a:	f000 f8b1 	bl	8001c80 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */

  uint8_t aRxBuff[1];
  aRxBuff[0] = 0;
 8001b1e:	2300      	movs	r3, #0
 8001b20:	723b      	strb	r3, [r7, #8]
  uint8_t aTxBuff[1];
  aTxBuff[0] = 'v';
 8001b22:	2376      	movs	r3, #118	; 0x76
 8001b24:	713b      	strb	r3, [r7, #4]
  {
    /* USER CODE END WHILE */


    /* USER CODE BEGIN 3 */
	  HAL_UART_Receive(&huart1, aRxBuff, 1, 100);
 8001b26:	f107 0108 	add.w	r1, r7, #8
 8001b2a:	2364      	movs	r3, #100	; 0x64
 8001b2c:	2201      	movs	r2, #1
 8001b2e:	4813      	ldr	r0, [pc, #76]	; (8001b7c <main+0x78>)
 8001b30:	f7ff fe71 	bl	8001816 <HAL_UART_Receive>
	  if(aRxBuff[0] == 's')
 8001b34:	7a3b      	ldrb	r3, [r7, #8]
 8001b36:	2b73      	cmp	r3, #115	; 0x73
 8001b38:	d11b      	bne.n	8001b72 <main+0x6e>
	  {
		  //spi_write(11, 1523);

		  aRxBuff[0] = 0;
 8001b3a:	2300      	movs	r3, #0
 8001b3c:	723b      	strb	r3, [r7, #8]

		  HAL_GPIO_TogglePin(led_GPIO_Port, led_Pin);
 8001b3e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001b42:	480f      	ldr	r0, [pc, #60]	; (8001b80 <main+0x7c>)
 8001b44:	f7fe fddc 	bl	8000700 <HAL_GPIO_TogglePin>

			SET_CS();
 8001b48:	f000 f92a 	bl	8001da0 <SET_CS>
			//SPI_SEND_8_BIT(adr_reg);
			HAL_SPI_Transmit(&hspi1, aTxBuff, 1, 30);
 8001b4c:	1d39      	adds	r1, r7, #4
 8001b4e:	231e      	movs	r3, #30
 8001b50:	2201      	movs	r2, #1
 8001b52:	480c      	ldr	r0, [pc, #48]	; (8001b84 <main+0x80>)
 8001b54:	f7ff fa8e 	bl	8001074 <HAL_SPI_Transmit>

			HAL_SPI_TransmitReceive(&hspi1, (uint8_t*)1, aRxBuff, 1, 200);
 8001b58:	f107 0208 	add.w	r2, r7, #8
 8001b5c:	23c8      	movs	r3, #200	; 0xc8
 8001b5e:	9300      	str	r3, [sp, #0]
 8001b60:	2301      	movs	r3, #1
 8001b62:	2101      	movs	r1, #1
 8001b64:	4807      	ldr	r0, [pc, #28]	; (8001b84 <main+0x80>)
 8001b66:	f7ff fbc1 	bl	80012ec <HAL_SPI_TransmitReceive>

			CLR_CS();
 8001b6a:	f000 f925 	bl	8001db8 <CLR_CS>

			test = 10;
 8001b6e:	230a      	movs	r3, #10
 8001b70:	60fb      	str	r3, [r7, #12]
	  }

	  HAL_Delay(1000);
 8001b72:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001b76:	f7fe fb4b 	bl	8000210 <HAL_Delay>
	  HAL_UART_Receive(&huart1, aRxBuff, 1, 100);
 8001b7a:	e7d4      	b.n	8001b26 <main+0x22>
 8001b7c:	2000002c 	.word	0x2000002c
 8001b80:	40011000 	.word	0x40011000
 8001b84:	20000070 	.word	0x20000070

08001b88 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001b88:	b580      	push	{r7, lr}
 8001b8a:	b090      	sub	sp, #64	; 0x40
 8001b8c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001b8e:	f107 0318 	add.w	r3, r7, #24
 8001b92:	2228      	movs	r2, #40	; 0x28
 8001b94:	2100      	movs	r1, #0
 8001b96:	4618      	mov	r0, r3
 8001b98:	f000 fa5c 	bl	8002054 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001b9c:	1d3b      	adds	r3, r7, #4
 8001b9e:	2200      	movs	r2, #0
 8001ba0:	601a      	str	r2, [r3, #0]
 8001ba2:	605a      	str	r2, [r3, #4]
 8001ba4:	609a      	str	r2, [r3, #8]
 8001ba6:	60da      	str	r2, [r3, #12]
 8001ba8:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001baa:	2301      	movs	r3, #1
 8001bac:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001bae:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001bb2:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001bb4:	2300      	movs	r3, #0
 8001bb6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001bb8:	2301      	movs	r3, #1
 8001bba:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001bbc:	2302      	movs	r3, #2
 8001bbe:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001bc0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001bc4:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001bc6:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8001bca:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001bcc:	f107 0318 	add.w	r3, r7, #24
 8001bd0:	4618      	mov	r0, r3
 8001bd2:	f7fe fdaf 	bl	8000734 <HAL_RCC_OscConfig>
 8001bd6:	4603      	mov	r3, r0
 8001bd8:	2b00      	cmp	r3, #0
 8001bda:	d001      	beq.n	8001be0 <SystemClock_Config+0x58>
  {
    Error_Handler();
 8001bdc:	f000 f8da 	bl	8001d94 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001be0:	230f      	movs	r3, #15
 8001be2:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001be4:	2302      	movs	r3, #2
 8001be6:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001be8:	2300      	movs	r3, #0
 8001bea:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001bec:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001bf0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001bf2:	2300      	movs	r3, #0
 8001bf4:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001bf6:	1d3b      	adds	r3, r7, #4
 8001bf8:	2102      	movs	r1, #2
 8001bfa:	4618      	mov	r0, r3
 8001bfc:	f7ff f81a 	bl	8000c34 <HAL_RCC_ClockConfig>
 8001c00:	4603      	mov	r3, r0
 8001c02:	2b00      	cmp	r3, #0
 8001c04:	d001      	beq.n	8001c0a <SystemClock_Config+0x82>
  {
    Error_Handler();
 8001c06:	f000 f8c5 	bl	8001d94 <Error_Handler>
  }
}
 8001c0a:	bf00      	nop
 8001c0c:	3740      	adds	r7, #64	; 0x40
 8001c0e:	46bd      	mov	sp, r7
 8001c10:	bd80      	pop	{r7, pc}
	...

08001c14 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001c14:	b580      	push	{r7, lr}
 8001c16:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001c18:	4b17      	ldr	r3, [pc, #92]	; (8001c78 <MX_SPI1_Init+0x64>)
 8001c1a:	4a18      	ldr	r2, [pc, #96]	; (8001c7c <MX_SPI1_Init+0x68>)
 8001c1c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001c1e:	4b16      	ldr	r3, [pc, #88]	; (8001c78 <MX_SPI1_Init+0x64>)
 8001c20:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001c24:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001c26:	4b14      	ldr	r3, [pc, #80]	; (8001c78 <MX_SPI1_Init+0x64>)
 8001c28:	2200      	movs	r2, #0
 8001c2a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001c2c:	4b12      	ldr	r3, [pc, #72]	; (8001c78 <MX_SPI1_Init+0x64>)
 8001c2e:	2200      	movs	r2, #0
 8001c30:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001c32:	4b11      	ldr	r3, [pc, #68]	; (8001c78 <MX_SPI1_Init+0x64>)
 8001c34:	2200      	movs	r2, #0
 8001c36:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001c38:	4b0f      	ldr	r3, [pc, #60]	; (8001c78 <MX_SPI1_Init+0x64>)
 8001c3a:	2200      	movs	r2, #0
 8001c3c:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001c3e:	4b0e      	ldr	r3, [pc, #56]	; (8001c78 <MX_SPI1_Init+0x64>)
 8001c40:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001c44:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8001c46:	4b0c      	ldr	r3, [pc, #48]	; (8001c78 <MX_SPI1_Init+0x64>)
 8001c48:	2208      	movs	r2, #8
 8001c4a:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001c4c:	4b0a      	ldr	r3, [pc, #40]	; (8001c78 <MX_SPI1_Init+0x64>)
 8001c4e:	2200      	movs	r2, #0
 8001c50:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001c52:	4b09      	ldr	r3, [pc, #36]	; (8001c78 <MX_SPI1_Init+0x64>)
 8001c54:	2200      	movs	r2, #0
 8001c56:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001c58:	4b07      	ldr	r3, [pc, #28]	; (8001c78 <MX_SPI1_Init+0x64>)
 8001c5a:	2200      	movs	r2, #0
 8001c5c:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001c5e:	4b06      	ldr	r3, [pc, #24]	; (8001c78 <MX_SPI1_Init+0x64>)
 8001c60:	220a      	movs	r2, #10
 8001c62:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001c64:	4804      	ldr	r0, [pc, #16]	; (8001c78 <MX_SPI1_Init+0x64>)
 8001c66:	f7ff f981 	bl	8000f6c <HAL_SPI_Init>
 8001c6a:	4603      	mov	r3, r0
 8001c6c:	2b00      	cmp	r3, #0
 8001c6e:	d001      	beq.n	8001c74 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001c70:	f000 f890 	bl	8001d94 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001c74:	bf00      	nop
 8001c76:	bd80      	pop	{r7, pc}
 8001c78:	20000070 	.word	0x20000070
 8001c7c:	40013000 	.word	0x40013000

08001c80 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001c80:	b580      	push	{r7, lr}
 8001c82:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001c84:	4b11      	ldr	r3, [pc, #68]	; (8001ccc <MX_USART1_UART_Init+0x4c>)
 8001c86:	4a12      	ldr	r2, [pc, #72]	; (8001cd0 <MX_USART1_UART_Init+0x50>)
 8001c88:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001c8a:	4b10      	ldr	r3, [pc, #64]	; (8001ccc <MX_USART1_UART_Init+0x4c>)
 8001c8c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001c90:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001c92:	4b0e      	ldr	r3, [pc, #56]	; (8001ccc <MX_USART1_UART_Init+0x4c>)
 8001c94:	2200      	movs	r2, #0
 8001c96:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001c98:	4b0c      	ldr	r3, [pc, #48]	; (8001ccc <MX_USART1_UART_Init+0x4c>)
 8001c9a:	2200      	movs	r2, #0
 8001c9c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001c9e:	4b0b      	ldr	r3, [pc, #44]	; (8001ccc <MX_USART1_UART_Init+0x4c>)
 8001ca0:	2200      	movs	r2, #0
 8001ca2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001ca4:	4b09      	ldr	r3, [pc, #36]	; (8001ccc <MX_USART1_UART_Init+0x4c>)
 8001ca6:	220c      	movs	r2, #12
 8001ca8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001caa:	4b08      	ldr	r3, [pc, #32]	; (8001ccc <MX_USART1_UART_Init+0x4c>)
 8001cac:	2200      	movs	r2, #0
 8001cae:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001cb0:	4b06      	ldr	r3, [pc, #24]	; (8001ccc <MX_USART1_UART_Init+0x4c>)
 8001cb2:	2200      	movs	r2, #0
 8001cb4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001cb6:	4805      	ldr	r0, [pc, #20]	; (8001ccc <MX_USART1_UART_Init+0x4c>)
 8001cb8:	f7ff fd60 	bl	800177c <HAL_UART_Init>
 8001cbc:	4603      	mov	r3, r0
 8001cbe:	2b00      	cmp	r3, #0
 8001cc0:	d001      	beq.n	8001cc6 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001cc2:	f000 f867 	bl	8001d94 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001cc6:	bf00      	nop
 8001cc8:	bd80      	pop	{r7, pc}
 8001cca:	bf00      	nop
 8001ccc:	2000002c 	.word	0x2000002c
 8001cd0:	40013800 	.word	0x40013800

08001cd4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001cd4:	b580      	push	{r7, lr}
 8001cd6:	b088      	sub	sp, #32
 8001cd8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cda:	f107 0310 	add.w	r3, r7, #16
 8001cde:	2200      	movs	r2, #0
 8001ce0:	601a      	str	r2, [r3, #0]
 8001ce2:	605a      	str	r2, [r3, #4]
 8001ce4:	609a      	str	r2, [r3, #8]
 8001ce6:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001ce8:	4b27      	ldr	r3, [pc, #156]	; (8001d88 <MX_GPIO_Init+0xb4>)
 8001cea:	699b      	ldr	r3, [r3, #24]
 8001cec:	4a26      	ldr	r2, [pc, #152]	; (8001d88 <MX_GPIO_Init+0xb4>)
 8001cee:	f043 0310 	orr.w	r3, r3, #16
 8001cf2:	6193      	str	r3, [r2, #24]
 8001cf4:	4b24      	ldr	r3, [pc, #144]	; (8001d88 <MX_GPIO_Init+0xb4>)
 8001cf6:	699b      	ldr	r3, [r3, #24]
 8001cf8:	f003 0310 	and.w	r3, r3, #16
 8001cfc:	60fb      	str	r3, [r7, #12]
 8001cfe:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001d00:	4b21      	ldr	r3, [pc, #132]	; (8001d88 <MX_GPIO_Init+0xb4>)
 8001d02:	699b      	ldr	r3, [r3, #24]
 8001d04:	4a20      	ldr	r2, [pc, #128]	; (8001d88 <MX_GPIO_Init+0xb4>)
 8001d06:	f043 0320 	orr.w	r3, r3, #32
 8001d0a:	6193      	str	r3, [r2, #24]
 8001d0c:	4b1e      	ldr	r3, [pc, #120]	; (8001d88 <MX_GPIO_Init+0xb4>)
 8001d0e:	699b      	ldr	r3, [r3, #24]
 8001d10:	f003 0320 	and.w	r3, r3, #32
 8001d14:	60bb      	str	r3, [r7, #8]
 8001d16:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d18:	4b1b      	ldr	r3, [pc, #108]	; (8001d88 <MX_GPIO_Init+0xb4>)
 8001d1a:	699b      	ldr	r3, [r3, #24]
 8001d1c:	4a1a      	ldr	r2, [pc, #104]	; (8001d88 <MX_GPIO_Init+0xb4>)
 8001d1e:	f043 0304 	orr.w	r3, r3, #4
 8001d22:	6193      	str	r3, [r2, #24]
 8001d24:	4b18      	ldr	r3, [pc, #96]	; (8001d88 <MX_GPIO_Init+0xb4>)
 8001d26:	699b      	ldr	r3, [r3, #24]
 8001d28:	f003 0304 	and.w	r3, r3, #4
 8001d2c:	607b      	str	r3, [r7, #4]
 8001d2e:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(led_GPIO_Port, led_Pin, GPIO_PIN_RESET);
 8001d30:	2200      	movs	r2, #0
 8001d32:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001d36:	4815      	ldr	r0, [pc, #84]	; (8001d8c <MX_GPIO_Init+0xb8>)
 8001d38:	f7fe fcca 	bl	80006d0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI_CS_GPIO_Port, SPI_CS_Pin, GPIO_PIN_RESET);
 8001d3c:	2200      	movs	r2, #0
 8001d3e:	2110      	movs	r1, #16
 8001d40:	4813      	ldr	r0, [pc, #76]	; (8001d90 <MX_GPIO_Init+0xbc>)
 8001d42:	f7fe fcc5 	bl	80006d0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : led_Pin */
  GPIO_InitStruct.Pin = led_Pin;
 8001d46:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001d4a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d4c:	2301      	movs	r3, #1
 8001d4e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d50:	2300      	movs	r3, #0
 8001d52:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d54:	2302      	movs	r3, #2
 8001d56:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(led_GPIO_Port, &GPIO_InitStruct);
 8001d58:	f107 0310 	add.w	r3, r7, #16
 8001d5c:	4619      	mov	r1, r3
 8001d5e:	480b      	ldr	r0, [pc, #44]	; (8001d8c <MX_GPIO_Init+0xb8>)
 8001d60:	f7fe fb5c 	bl	800041c <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI_CS_Pin */
  GPIO_InitStruct.Pin = SPI_CS_Pin;
 8001d64:	2310      	movs	r3, #16
 8001d66:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d68:	2301      	movs	r3, #1
 8001d6a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d6c:	2300      	movs	r3, #0
 8001d6e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d70:	2302      	movs	r3, #2
 8001d72:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(SPI_CS_GPIO_Port, &GPIO_InitStruct);
 8001d74:	f107 0310 	add.w	r3, r7, #16
 8001d78:	4619      	mov	r1, r3
 8001d7a:	4805      	ldr	r0, [pc, #20]	; (8001d90 <MX_GPIO_Init+0xbc>)
 8001d7c:	f7fe fb4e 	bl	800041c <HAL_GPIO_Init>

}
 8001d80:	bf00      	nop
 8001d82:	3720      	adds	r7, #32
 8001d84:	46bd      	mov	sp, r7
 8001d86:	bd80      	pop	{r7, pc}
 8001d88:	40021000 	.word	0x40021000
 8001d8c:	40011000 	.word	0x40011000
 8001d90:	40010800 	.word	0x40010800

08001d94 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001d94:	b480      	push	{r7}
 8001d96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8001d98:	bf00      	nop
 8001d9a:	46bd      	mov	sp, r7
 8001d9c:	bc80      	pop	{r7}
 8001d9e:	4770      	bx	lr

08001da0 <SET_CS>:
{

}

void SET_CS()
{
 8001da0:	b480      	push	{r7}
 8001da2:	af00      	add	r7, sp, #0
//	GPIOA->BSRR = 0x0010 << 16u;
	GPIOA->BSRR = 0x0010;
 8001da4:	4b03      	ldr	r3, [pc, #12]	; (8001db4 <SET_CS+0x14>)
 8001da6:	2210      	movs	r2, #16
 8001da8:	611a      	str	r2, [r3, #16]

//	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
}
 8001daa:	bf00      	nop
 8001dac:	46bd      	mov	sp, r7
 8001dae:	bc80      	pop	{r7}
 8001db0:	4770      	bx	lr
 8001db2:	bf00      	nop
 8001db4:	40010800 	.word	0x40010800

08001db8 <CLR_CS>:

void CLR_CS()
{
 8001db8:	b480      	push	{r7}
 8001dba:	af00      	add	r7, sp, #0
	GPIOA->BSRR = 0x0010 << 16u;
 8001dbc:	4b03      	ldr	r3, [pc, #12]	; (8001dcc <CLR_CS+0x14>)
 8001dbe:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8001dc2:	611a      	str	r2, [r3, #16]
}
 8001dc4:	bf00      	nop
 8001dc6:	46bd      	mov	sp, r7
 8001dc8:	bc80      	pop	{r7}
 8001dca:	4770      	bx	lr
 8001dcc:	40010800 	.word	0x40010800

08001dd0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001dd0:	b480      	push	{r7}
 8001dd2:	b085      	sub	sp, #20
 8001dd4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001dd6:	4b15      	ldr	r3, [pc, #84]	; (8001e2c <HAL_MspInit+0x5c>)
 8001dd8:	699b      	ldr	r3, [r3, #24]
 8001dda:	4a14      	ldr	r2, [pc, #80]	; (8001e2c <HAL_MspInit+0x5c>)
 8001ddc:	f043 0301 	orr.w	r3, r3, #1
 8001de0:	6193      	str	r3, [r2, #24]
 8001de2:	4b12      	ldr	r3, [pc, #72]	; (8001e2c <HAL_MspInit+0x5c>)
 8001de4:	699b      	ldr	r3, [r3, #24]
 8001de6:	f003 0301 	and.w	r3, r3, #1
 8001dea:	60bb      	str	r3, [r7, #8]
 8001dec:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001dee:	4b0f      	ldr	r3, [pc, #60]	; (8001e2c <HAL_MspInit+0x5c>)
 8001df0:	69db      	ldr	r3, [r3, #28]
 8001df2:	4a0e      	ldr	r2, [pc, #56]	; (8001e2c <HAL_MspInit+0x5c>)
 8001df4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001df8:	61d3      	str	r3, [r2, #28]
 8001dfa:	4b0c      	ldr	r3, [pc, #48]	; (8001e2c <HAL_MspInit+0x5c>)
 8001dfc:	69db      	ldr	r3, [r3, #28]
 8001dfe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e02:	607b      	str	r3, [r7, #4]
 8001e04:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001e06:	4b0a      	ldr	r3, [pc, #40]	; (8001e30 <HAL_MspInit+0x60>)
 8001e08:	685b      	ldr	r3, [r3, #4]
 8001e0a:	60fb      	str	r3, [r7, #12]
 8001e0c:	68fb      	ldr	r3, [r7, #12]
 8001e0e:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001e12:	60fb      	str	r3, [r7, #12]
 8001e14:	68fb      	ldr	r3, [r7, #12]
 8001e16:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001e1a:	60fb      	str	r3, [r7, #12]
 8001e1c:	4a04      	ldr	r2, [pc, #16]	; (8001e30 <HAL_MspInit+0x60>)
 8001e1e:	68fb      	ldr	r3, [r7, #12]
 8001e20:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001e22:	bf00      	nop
 8001e24:	3714      	adds	r7, #20
 8001e26:	46bd      	mov	sp, r7
 8001e28:	bc80      	pop	{r7}
 8001e2a:	4770      	bx	lr
 8001e2c:	40021000 	.word	0x40021000
 8001e30:	40010000 	.word	0x40010000

08001e34 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001e34:	b580      	push	{r7, lr}
 8001e36:	b088      	sub	sp, #32
 8001e38:	af00      	add	r7, sp, #0
 8001e3a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e3c:	f107 0310 	add.w	r3, r7, #16
 8001e40:	2200      	movs	r2, #0
 8001e42:	601a      	str	r2, [r3, #0]
 8001e44:	605a      	str	r2, [r3, #4]
 8001e46:	609a      	str	r2, [r3, #8]
 8001e48:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI1)
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	4a1b      	ldr	r2, [pc, #108]	; (8001ebc <HAL_SPI_MspInit+0x88>)
 8001e50:	4293      	cmp	r3, r2
 8001e52:	d12f      	bne.n	8001eb4 <HAL_SPI_MspInit+0x80>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001e54:	4b1a      	ldr	r3, [pc, #104]	; (8001ec0 <HAL_SPI_MspInit+0x8c>)
 8001e56:	699b      	ldr	r3, [r3, #24]
 8001e58:	4a19      	ldr	r2, [pc, #100]	; (8001ec0 <HAL_SPI_MspInit+0x8c>)
 8001e5a:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001e5e:	6193      	str	r3, [r2, #24]
 8001e60:	4b17      	ldr	r3, [pc, #92]	; (8001ec0 <HAL_SPI_MspInit+0x8c>)
 8001e62:	699b      	ldr	r3, [r3, #24]
 8001e64:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001e68:	60fb      	str	r3, [r7, #12]
 8001e6a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e6c:	4b14      	ldr	r3, [pc, #80]	; (8001ec0 <HAL_SPI_MspInit+0x8c>)
 8001e6e:	699b      	ldr	r3, [r3, #24]
 8001e70:	4a13      	ldr	r2, [pc, #76]	; (8001ec0 <HAL_SPI_MspInit+0x8c>)
 8001e72:	f043 0304 	orr.w	r3, r3, #4
 8001e76:	6193      	str	r3, [r2, #24]
 8001e78:	4b11      	ldr	r3, [pc, #68]	; (8001ec0 <HAL_SPI_MspInit+0x8c>)
 8001e7a:	699b      	ldr	r3, [r3, #24]
 8001e7c:	f003 0304 	and.w	r3, r3, #4
 8001e80:	60bb      	str	r3, [r7, #8]
 8001e82:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8001e84:	23a0      	movs	r3, #160	; 0xa0
 8001e86:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e88:	2302      	movs	r3, #2
 8001e8a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001e8c:	2303      	movs	r3, #3
 8001e8e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e90:	f107 0310 	add.w	r3, r7, #16
 8001e94:	4619      	mov	r1, r3
 8001e96:	480b      	ldr	r0, [pc, #44]	; (8001ec4 <HAL_SPI_MspInit+0x90>)
 8001e98:	f7fe fac0 	bl	800041c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001e9c:	2340      	movs	r3, #64	; 0x40
 8001e9e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001ea0:	2300      	movs	r3, #0
 8001ea2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ea4:	2300      	movs	r3, #0
 8001ea6:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ea8:	f107 0310 	add.w	r3, r7, #16
 8001eac:	4619      	mov	r1, r3
 8001eae:	4805      	ldr	r0, [pc, #20]	; (8001ec4 <HAL_SPI_MspInit+0x90>)
 8001eb0:	f7fe fab4 	bl	800041c <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8001eb4:	bf00      	nop
 8001eb6:	3720      	adds	r7, #32
 8001eb8:	46bd      	mov	sp, r7
 8001eba:	bd80      	pop	{r7, pc}
 8001ebc:	40013000 	.word	0x40013000
 8001ec0:	40021000 	.word	0x40021000
 8001ec4:	40010800 	.word	0x40010800

08001ec8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001ec8:	b580      	push	{r7, lr}
 8001eca:	b088      	sub	sp, #32
 8001ecc:	af00      	add	r7, sp, #0
 8001ece:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ed0:	f107 0310 	add.w	r3, r7, #16
 8001ed4:	2200      	movs	r2, #0
 8001ed6:	601a      	str	r2, [r3, #0]
 8001ed8:	605a      	str	r2, [r3, #4]
 8001eda:	609a      	str	r2, [r3, #8]
 8001edc:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	4a1c      	ldr	r2, [pc, #112]	; (8001f54 <HAL_UART_MspInit+0x8c>)
 8001ee4:	4293      	cmp	r3, r2
 8001ee6:	d131      	bne.n	8001f4c <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001ee8:	4b1b      	ldr	r3, [pc, #108]	; (8001f58 <HAL_UART_MspInit+0x90>)
 8001eea:	699b      	ldr	r3, [r3, #24]
 8001eec:	4a1a      	ldr	r2, [pc, #104]	; (8001f58 <HAL_UART_MspInit+0x90>)
 8001eee:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001ef2:	6193      	str	r3, [r2, #24]
 8001ef4:	4b18      	ldr	r3, [pc, #96]	; (8001f58 <HAL_UART_MspInit+0x90>)
 8001ef6:	699b      	ldr	r3, [r3, #24]
 8001ef8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001efc:	60fb      	str	r3, [r7, #12]
 8001efe:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f00:	4b15      	ldr	r3, [pc, #84]	; (8001f58 <HAL_UART_MspInit+0x90>)
 8001f02:	699b      	ldr	r3, [r3, #24]
 8001f04:	4a14      	ldr	r2, [pc, #80]	; (8001f58 <HAL_UART_MspInit+0x90>)
 8001f06:	f043 0304 	orr.w	r3, r3, #4
 8001f0a:	6193      	str	r3, [r2, #24]
 8001f0c:	4b12      	ldr	r3, [pc, #72]	; (8001f58 <HAL_UART_MspInit+0x90>)
 8001f0e:	699b      	ldr	r3, [r3, #24]
 8001f10:	f003 0304 	and.w	r3, r3, #4
 8001f14:	60bb      	str	r3, [r7, #8]
 8001f16:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001f18:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001f1c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f1e:	2302      	movs	r3, #2
 8001f20:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001f22:	2303      	movs	r3, #3
 8001f24:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f26:	f107 0310 	add.w	r3, r7, #16
 8001f2a:	4619      	mov	r1, r3
 8001f2c:	480b      	ldr	r0, [pc, #44]	; (8001f5c <HAL_UART_MspInit+0x94>)
 8001f2e:	f7fe fa75 	bl	800041c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001f32:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001f36:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001f38:	2300      	movs	r3, #0
 8001f3a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f3c:	2300      	movs	r3, #0
 8001f3e:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f40:	f107 0310 	add.w	r3, r7, #16
 8001f44:	4619      	mov	r1, r3
 8001f46:	4805      	ldr	r0, [pc, #20]	; (8001f5c <HAL_UART_MspInit+0x94>)
 8001f48:	f7fe fa68 	bl	800041c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8001f4c:	bf00      	nop
 8001f4e:	3720      	adds	r7, #32
 8001f50:	46bd      	mov	sp, r7
 8001f52:	bd80      	pop	{r7, pc}
 8001f54:	40013800 	.word	0x40013800
 8001f58:	40021000 	.word	0x40021000
 8001f5c:	40010800 	.word	0x40010800

08001f60 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001f60:	b480      	push	{r7}
 8001f62:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8001f64:	bf00      	nop
 8001f66:	46bd      	mov	sp, r7
 8001f68:	bc80      	pop	{r7}
 8001f6a:	4770      	bx	lr

08001f6c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001f6c:	b480      	push	{r7}
 8001f6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001f70:	e7fe      	b.n	8001f70 <HardFault_Handler+0x4>

08001f72 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001f72:	b480      	push	{r7}
 8001f74:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001f76:	e7fe      	b.n	8001f76 <MemManage_Handler+0x4>

08001f78 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001f78:	b480      	push	{r7}
 8001f7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001f7c:	e7fe      	b.n	8001f7c <BusFault_Handler+0x4>

08001f7e <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001f7e:	b480      	push	{r7}
 8001f80:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001f82:	e7fe      	b.n	8001f82 <UsageFault_Handler+0x4>

08001f84 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001f84:	b480      	push	{r7}
 8001f86:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001f88:	bf00      	nop
 8001f8a:	46bd      	mov	sp, r7
 8001f8c:	bc80      	pop	{r7}
 8001f8e:	4770      	bx	lr

08001f90 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001f90:	b480      	push	{r7}
 8001f92:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001f94:	bf00      	nop
 8001f96:	46bd      	mov	sp, r7
 8001f98:	bc80      	pop	{r7}
 8001f9a:	4770      	bx	lr

08001f9c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001f9c:	b480      	push	{r7}
 8001f9e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001fa0:	bf00      	nop
 8001fa2:	46bd      	mov	sp, r7
 8001fa4:	bc80      	pop	{r7}
 8001fa6:	4770      	bx	lr

08001fa8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001fa8:	b580      	push	{r7, lr}
 8001faa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001fac:	f7fe f914 	bl	80001d8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001fb0:	bf00      	nop
 8001fb2:	bd80      	pop	{r7, pc}

08001fb4 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001fb4:	b480      	push	{r7}
 8001fb6:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001fb8:	bf00      	nop
 8001fba:	46bd      	mov	sp, r7
 8001fbc:	bc80      	pop	{r7}
 8001fbe:	4770      	bx	lr

08001fc0 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8001fc0:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8001fc2:	e003      	b.n	8001fcc <LoopCopyDataInit>

08001fc4 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8001fc4:	4b0b      	ldr	r3, [pc, #44]	; (8001ff4 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8001fc6:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8001fc8:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8001fca:	3104      	adds	r1, #4

08001fcc <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8001fcc:	480a      	ldr	r0, [pc, #40]	; (8001ff8 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8001fce:	4b0b      	ldr	r3, [pc, #44]	; (8001ffc <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8001fd0:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8001fd2:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8001fd4:	d3f6      	bcc.n	8001fc4 <CopyDataInit>
  ldr r2, =_sbss
 8001fd6:	4a0a      	ldr	r2, [pc, #40]	; (8002000 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8001fd8:	e002      	b.n	8001fe0 <LoopFillZerobss>

08001fda <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8001fda:	2300      	movs	r3, #0
  str r3, [r2], #4
 8001fdc:	f842 3b04 	str.w	r3, [r2], #4

08001fe0 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8001fe0:	4b08      	ldr	r3, [pc, #32]	; (8002004 <LoopFillZerobss+0x24>)
  cmp r2, r3
 8001fe2:	429a      	cmp	r2, r3
  bcc FillZerobss
 8001fe4:	d3f9      	bcc.n	8001fda <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001fe6:	f7ff ffe5 	bl	8001fb4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001fea:	f000 f80f 	bl	800200c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001fee:	f7ff fd89 	bl	8001b04 <main>
  bx lr
 8001ff2:	4770      	bx	lr
  ldr r3, =_sidata
 8001ff4:	080020b0 	.word	0x080020b0
  ldr r0, =_sdata
 8001ff8:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8001ffc:	2000000c 	.word	0x2000000c
  ldr r2, =_sbss
 8002000:	2000000c 	.word	0x2000000c
  ldr r3, = _ebss
 8002004:	200000d0 	.word	0x200000d0

08002008 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002008:	e7fe      	b.n	8002008 <ADC1_2_IRQHandler>
	...

0800200c <__libc_init_array>:
 800200c:	b570      	push	{r4, r5, r6, lr}
 800200e:	2500      	movs	r5, #0
 8002010:	4e0c      	ldr	r6, [pc, #48]	; (8002044 <__libc_init_array+0x38>)
 8002012:	4c0d      	ldr	r4, [pc, #52]	; (8002048 <__libc_init_array+0x3c>)
 8002014:	1ba4      	subs	r4, r4, r6
 8002016:	10a4      	asrs	r4, r4, #2
 8002018:	42a5      	cmp	r5, r4
 800201a:	d109      	bne.n	8002030 <__libc_init_array+0x24>
 800201c:	f000 f822 	bl	8002064 <_init>
 8002020:	2500      	movs	r5, #0
 8002022:	4e0a      	ldr	r6, [pc, #40]	; (800204c <__libc_init_array+0x40>)
 8002024:	4c0a      	ldr	r4, [pc, #40]	; (8002050 <__libc_init_array+0x44>)
 8002026:	1ba4      	subs	r4, r4, r6
 8002028:	10a4      	asrs	r4, r4, #2
 800202a:	42a5      	cmp	r5, r4
 800202c:	d105      	bne.n	800203a <__libc_init_array+0x2e>
 800202e:	bd70      	pop	{r4, r5, r6, pc}
 8002030:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002034:	4798      	blx	r3
 8002036:	3501      	adds	r5, #1
 8002038:	e7ee      	b.n	8002018 <__libc_init_array+0xc>
 800203a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800203e:	4798      	blx	r3
 8002040:	3501      	adds	r5, #1
 8002042:	e7f2      	b.n	800202a <__libc_init_array+0x1e>
 8002044:	080020a8 	.word	0x080020a8
 8002048:	080020a8 	.word	0x080020a8
 800204c:	080020a8 	.word	0x080020a8
 8002050:	080020ac 	.word	0x080020ac

08002054 <memset>:
 8002054:	4603      	mov	r3, r0
 8002056:	4402      	add	r2, r0
 8002058:	4293      	cmp	r3, r2
 800205a:	d100      	bne.n	800205e <memset+0xa>
 800205c:	4770      	bx	lr
 800205e:	f803 1b01 	strb.w	r1, [r3], #1
 8002062:	e7f9      	b.n	8002058 <memset+0x4>

08002064 <_init>:
 8002064:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002066:	bf00      	nop
 8002068:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800206a:	bc08      	pop	{r3}
 800206c:	469e      	mov	lr, r3
 800206e:	4770      	bx	lr

08002070 <_fini>:
 8002070:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002072:	bf00      	nop
 8002074:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002076:	bc08      	pop	{r3}
 8002078:	469e      	mov	lr, r3
 800207a:	4770      	bx	lr
