<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="SPI (Serial Peripheral Interface) Controller 0"><title>esp32s3::spi0 - Rust</title><link rel="preload" as="font" type="font/woff2" crossorigin href="../../static.files/SourceSerif4-Regular-46f98efaafac5295.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../static.files/FiraSans-Regular-018c141bf0843ffd.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../static.files/FiraSans-Medium-8f9a781e4970d388.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../static.files/SourceCodePro-Regular-562dcc5011b6de7d.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../static.files/SourceCodePro-Semibold-d899c5a5c4aeb14a.ttf.woff2"><link rel="stylesheet" href="../../static.files/normalize-76eba96aa4d2e634.css"><link rel="stylesheet" href="../../static.files/rustdoc-ac92e1bbe349e143.css"><meta name="rustdoc-vars" data-root-path="../../" data-static-root-path="../../static.files/" data-current-crate="esp32s3" data-themes="" data-resource-suffix="" data-rustdoc-version="1.76.0-nightly (88269fa9e 2024-02-09) (1.76.0.1)" data-channel="nightly" data-search-js="search-2b6ce74ff89ae146.js" data-settings-js="settings-4313503d2e1961c2.js" ><script src="../../static.files/storage-f2adc0d6ca4d09fb.js"></script><script defer src="../sidebar-items.js"></script><script defer src="../../static.files/main-305769736d49e732.js"></script><noscript><link rel="stylesheet" href="../../static.files/noscript-feafe1bb7466e4bd.css"></noscript><link rel="alternate icon" type="image/png" href="../../static.files/favicon-16x16-8b506e7a72182f1c.png"><link rel="alternate icon" type="image/png" href="../../static.files/favicon-32x32-422f7d1d52889060.png"><link rel="icon" type="image/svg+xml" href="../../static.files/favicon-2c020d218678b618.svg"></head><body class="rustdoc mod"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="mobile-topbar"><button class="sidebar-menu-toggle">&#9776;</button><a class="logo-container" href="../../esp32s3/index.html"><img src="https://avatars.githubusercontent.com/u/46717278" alt=""></a></nav><nav class="sidebar"><div class="sidebar-crate"><a class="logo-container" href="../../esp32s3/index.html"><img src="https://avatars.githubusercontent.com/u/46717278" alt="logo"></a><h2><a href="../../esp32s3/index.html">esp32s3</a><span class="version">0.24.0</span></h2></div><h2 class="location"><a href="#">Module spi0</a></h2><div class="sidebar-elems"><section><ul class="block"><li><a href="#modules">Modules</a></li><li><a href="#structs">Structs</a></li><li><a href="#types">Type Aliases</a></li></ul></section><h2><a href="../index.html">In crate esp32s3</a></h2></div></nav><div class="sidebar-resizer"></div>
    <main><div class="width-limiter"><nav class="sub"><form class="search-form"><span></span><div id="sidebar-button" tabindex="-1"><a href="../../esp32s3/all.html" title="show sidebar"></a></div><input class="search-input" name="search" aria-label="Run search in the documentation" autocomplete="off" spellcheck="false" placeholder="Click or press ‘S’ to search, ‘?’ for more options…" type="search"><div id="help-button" tabindex="-1"><a href="../../help.html" title="help">?</a></div><div id="settings-menu" tabindex="-1"><a href="../../settings.html" title="settings"><img width="22" height="22" alt="Change settings" src="../../static.files/wheel-7b819b6101059cd0.svg"></a></div></form></nav><section id="main-content" class="content"><div class="main-heading"><h1>Module <a href="../index.html">esp32s3</a>::<wbr><a class="mod" href="#">spi0</a><button id="copy-path" title="Copy item path to clipboard"><img src="../../static.files/clipboard-7571035ce49a181d.svg" width="19" height="18" alt="Copy item path"></button></h1><span class="out-of-band"><a class="src" href="../../src/esp32s3/spi0.rs.html#1-394">source</a> · <button id="toggle-all-docs" title="collapse all docs">[<span>&#x2212;</span>]</button></span></div><details class="toggle top-doc" open><summary class="hideme"><span>Expand description</span></summary><div class="docblock"><p>SPI (Serial Peripheral Interface) Controller 0</p>
</div></details><h2 id="modules" class="section-header"><a href="#modules">Modules</a></h2><ul class="item-table"><li><div class="item-name"><a class="mod" href="cache_fctrl/index.html" title="mod esp32s3::spi0::cache_fctrl">cache_fctrl</a></div><div class="desc docblock-short">SPI0 external RAM bit mode control register.</div></li><li><div class="item-name"><a class="mod" href="cache_sctrl/index.html" title="mod esp32s3::spi0::cache_sctrl">cache_sctrl</a></div><div class="desc docblock-short">SPI0 external RAM control register</div></li><li><div class="item-name"><a class="mod" href="clock/index.html" title="mod esp32s3::spi0::clock">clock</a></div><div class="desc docblock-short">SPI_CLK clock division register when SPI0 accesses to flash.</div></li><li><div class="item-name"><a class="mod" href="clock_gate/index.html" title="mod esp32s3::spi0::clock_gate">clock_gate</a></div><div class="desc docblock-short">SPI0 clk_gate register</div></li><li><div class="item-name"><a class="mod" href="core_clk_sel/index.html" title="mod esp32s3::spi0::core_clk_sel">core_clk_sel</a></div><div class="desc docblock-short">SPI0 module clock select register</div></li><li><div class="item-name"><a class="mod" href="ctrl/index.html" title="mod esp32s3::spi0::ctrl">ctrl</a></div><div class="desc docblock-short">SPI0 control register.</div></li><li><div class="item-name"><a class="mod" href="ctrl1/index.html" title="mod esp32s3::spi0::ctrl1">ctrl1</a></div><div class="desc docblock-short">SPI0 control 1 register.</div></li><li><div class="item-name"><a class="mod" href="ctrl2/index.html" title="mod esp32s3::spi0::ctrl2">ctrl2</a></div><div class="desc docblock-short">SPI0 control 2 register.</div></li><li><div class="item-name"><a class="mod" href="date/index.html" title="mod esp32s3::spi0::date">date</a></div><div class="desc docblock-short">SPI0 version control register</div></li><li><div class="item-name"><a class="mod" href="ddr/index.html" title="mod esp32s3::spi0::ddr">ddr</a></div><div class="desc docblock-short">SPI0 flash DDR mode control register</div></li><li><div class="item-name"><a class="mod" href="din_mode/index.html" title="mod esp32s3::spi0::din_mode">din_mode</a></div><div class="desc docblock-short">MSPI input timing delay mode control register when accesses to flash.</div></li><li><div class="item-name"><a class="mod" href="din_num/index.html" title="mod esp32s3::spi0::din_num">din_num</a></div><div class="desc docblock-short">MSPI input timing delay number control register when accesses to flash.</div></li><li><div class="item-name"><a class="mod" href="dout_mode/index.html" title="mod esp32s3::spi0::dout_mode">dout_mode</a></div><div class="desc docblock-short">MSPI output timing delay mode control register when accesses to flash.</div></li><li><div class="item-name"><a class="mod" href="ecc_ctrl/index.html" title="mod esp32s3::spi0::ecc_ctrl">ecc_ctrl</a></div><div class="desc docblock-short">MSPI ECC control register</div></li><li><div class="item-name"><a class="mod" href="ecc_err_addr/index.html" title="mod esp32s3::spi0::ecc_err_addr">ecc_err_addr</a></div><div class="desc docblock-short">MSPI ECC error address register</div></li><li><div class="item-name"><a class="mod" href="ecc_err_bit/index.html" title="mod esp32s3::spi0::ecc_err_bit">ecc_err_bit</a></div><div class="desc docblock-short">MSPI ECC error bits register</div></li><li><div class="item-name"><a class="mod" href="ext_addr/index.html" title="mod esp32s3::spi0::ext_addr">ext_addr</a></div><div class="desc docblock-short">SPI0 extended address register.</div></li><li><div class="item-name"><a class="mod" href="fsm/index.html" title="mod esp32s3::spi0::fsm">fsm</a></div><div class="desc docblock-short">SPI0 state machine(FSM) status register.</div></li><li><div class="item-name"><a class="mod" href="int_clr/index.html" title="mod esp32s3::spi0::int_clr">int_clr</a></div><div class="desc docblock-short">SPI1 interrupt clear register</div></li><li><div class="item-name"><a class="mod" href="int_ena/index.html" title="mod esp32s3::spi0::int_ena">int_ena</a></div><div class="desc docblock-short">SPI1 interrupt enable register</div></li><li><div class="item-name"><a class="mod" href="int_raw/index.html" title="mod esp32s3::spi0::int_raw">int_raw</a></div><div class="desc docblock-short">SPI1 interrupt raw register</div></li><li><div class="item-name"><a class="mod" href="int_st/index.html" title="mod esp32s3::spi0::int_st">int_st</a></div><div class="desc docblock-short">SPI1 interrupt status register</div></li><li><div class="item-name"><a class="mod" href="misc/index.html" title="mod esp32s3::spi0::misc">misc</a></div><div class="desc docblock-short">SPI0 misc register</div></li><li><div class="item-name"><a class="mod" href="rd_status/index.html" title="mod esp32s3::spi0::rd_status">rd_status</a></div><div class="desc docblock-short">SPI0 read control register.</div></li><li><div class="item-name"><a class="mod" href="spi_smem_ac/index.html" title="mod esp32s3::spi0::spi_smem_ac">spi_smem_ac</a></div><div class="desc docblock-short">MSPI external RAM ECC and SPI CS timing control register</div></li><li><div class="item-name"><a class="mod" href="spi_smem_ddr/index.html" title="mod esp32s3::spi0::spi_smem_ddr">spi_smem_ddr</a></div><div class="desc docblock-short">SPI0 external RAM DDR mode control register</div></li><li><div class="item-name"><a class="mod" href="spi_smem_din_mode/index.html" title="mod esp32s3::spi0::spi_smem_din_mode">spi_smem_din_mode</a></div><div class="desc docblock-short">MSPI input timing delay mode control register when accesses to Ext_RAM.</div></li><li><div class="item-name"><a class="mod" href="spi_smem_din_num/index.html" title="mod esp32s3::spi0::spi_smem_din_num">spi_smem_din_num</a></div><div class="desc docblock-short">MSPI input timing delay number control register when accesses to Ext_RAM.</div></li><li><div class="item-name"><a class="mod" href="spi_smem_dout_mode/index.html" title="mod esp32s3::spi0::spi_smem_dout_mode">spi_smem_dout_mode</a></div><div class="desc docblock-short">MSPI output timing delay mode control register when accesses to Ext_RAM.</div></li><li><div class="item-name"><a class="mod" href="spi_smem_timing_cali/index.html" title="mod esp32s3::spi0::spi_smem_timing_cali">spi_smem_timing_cali</a></div><div class="desc docblock-short">SPI0 Ext_RAM timing compensation register.</div></li><li><div class="item-name"><a class="mod" href="sram_clk/index.html" title="mod esp32s3::spi0::sram_clk">sram_clk</a></div><div class="desc docblock-short">SPI_CLK clock division register when SPI0 accesses to Ext_RAM.</div></li><li><div class="item-name"><a class="mod" href="sram_cmd/index.html" title="mod esp32s3::spi0::sram_cmd">sram_cmd</a></div><div class="desc docblock-short">SPI0 external RAM mode control register</div></li><li><div class="item-name"><a class="mod" href="sram_drd_cmd/index.html" title="mod esp32s3::spi0::sram_drd_cmd">sram_drd_cmd</a></div><div class="desc docblock-short">SPI0 external RAM DDR read command control register</div></li><li><div class="item-name"><a class="mod" href="sram_dwr_cmd/index.html" title="mod esp32s3::spi0::sram_dwr_cmd">sram_dwr_cmd</a></div><div class="desc docblock-short">SPI0 external RAM DDR write command control register</div></li><li><div class="item-name"><a class="mod" href="timing_cali/index.html" title="mod esp32s3::spi0::timing_cali">timing_cali</a></div><div class="desc docblock-short">SPI0 timing compensation register when accesses to flash.</div></li><li><div class="item-name"><a class="mod" href="user/index.html" title="mod esp32s3::spi0::user">user</a></div><div class="desc docblock-short">SPI0 user register.</div></li><li><div class="item-name"><a class="mod" href="user1/index.html" title="mod esp32s3::spi0::user1">user1</a></div><div class="desc docblock-short">SPI0 user1 register.</div></li><li><div class="item-name"><a class="mod" href="user2/index.html" title="mod esp32s3::spi0::user2">user2</a></div><div class="desc docblock-short">SPI0 user2 register.</div></li></ul><h2 id="structs" class="section-header"><a href="#structs">Structs</a></h2><ul class="item-table"><li><div class="item-name"><a class="struct" href="struct.RegisterBlock.html" title="struct esp32s3::spi0::RegisterBlock">RegisterBlock</a></div><div class="desc docblock-short">Register block</div></li></ul><h2 id="types" class="section-header"><a href="#types">Type Aliases</a></h2><ul class="item-table"><li><div class="item-name"><a class="type" href="type.CACHE_FCTRL.html" title="type esp32s3::spi0::CACHE_FCTRL">CACHE_FCTRL</a></div><div class="desc docblock-short">CACHE_FCTRL (rw) register accessor: SPI0 external RAM bit mode control register.</div></li><li><div class="item-name"><a class="type" href="type.CACHE_SCTRL.html" title="type esp32s3::spi0::CACHE_SCTRL">CACHE_SCTRL</a></div><div class="desc docblock-short">CACHE_SCTRL (rw) register accessor: SPI0 external RAM control register</div></li><li><div class="item-name"><a class="type" href="type.CLOCK.html" title="type esp32s3::spi0::CLOCK">CLOCK</a></div><div class="desc docblock-short">CLOCK (rw) register accessor: SPI_CLK clock division register when SPI0 accesses to flash.</div></li><li><div class="item-name"><a class="type" href="type.CLOCK_GATE.html" title="type esp32s3::spi0::CLOCK_GATE">CLOCK_GATE</a></div><div class="desc docblock-short">CLOCK_GATE (rw) register accessor: SPI0 clk_gate register</div></li><li><div class="item-name"><a class="type" href="type.CORE_CLK_SEL.html" title="type esp32s3::spi0::CORE_CLK_SEL">CORE_CLK_SEL</a></div><div class="desc docblock-short">CORE_CLK_SEL (rw) register accessor: SPI0 module clock select register</div></li><li><div class="item-name"><a class="type" href="type.CTRL.html" title="type esp32s3::spi0::CTRL">CTRL</a></div><div class="desc docblock-short">CTRL (rw) register accessor: SPI0 control register.</div></li><li><div class="item-name"><a class="type" href="type.CTRL1.html" title="type esp32s3::spi0::CTRL1">CTRL1</a></div><div class="desc docblock-short">CTRL1 (rw) register accessor: SPI0 control 1 register.</div></li><li><div class="item-name"><a class="type" href="type.CTRL2.html" title="type esp32s3::spi0::CTRL2">CTRL2</a></div><div class="desc docblock-short">CTRL2 (rw) register accessor: SPI0 control 2 register.</div></li><li><div class="item-name"><a class="type" href="type.DATE.html" title="type esp32s3::spi0::DATE">DATE</a></div><div class="desc docblock-short">DATE (rw) register accessor: SPI0 version control register</div></li><li><div class="item-name"><a class="type" href="type.DDR.html" title="type esp32s3::spi0::DDR">DDR</a></div><div class="desc docblock-short">DDR (rw) register accessor: SPI0 flash DDR mode control register</div></li><li><div class="item-name"><a class="type" href="type.DIN_MODE.html" title="type esp32s3::spi0::DIN_MODE">DIN_MODE</a></div><div class="desc docblock-short">DIN_MODE (rw) register accessor: MSPI input timing delay mode control register when accesses to flash.</div></li><li><div class="item-name"><a class="type" href="type.DIN_NUM.html" title="type esp32s3::spi0::DIN_NUM">DIN_NUM</a></div><div class="desc docblock-short">DIN_NUM (rw) register accessor: MSPI input timing delay number control register when accesses to flash.</div></li><li><div class="item-name"><a class="type" href="type.DOUT_MODE.html" title="type esp32s3::spi0::DOUT_MODE">DOUT_MODE</a></div><div class="desc docblock-short">DOUT_MODE (rw) register accessor: MSPI output timing delay mode control register when accesses to flash.</div></li><li><div class="item-name"><a class="type" href="type.ECC_CTRL.html" title="type esp32s3::spi0::ECC_CTRL">ECC_CTRL</a></div><div class="desc docblock-short">ECC_CTRL (rw) register accessor: MSPI ECC control register</div></li><li><div class="item-name"><a class="type" href="type.ECC_ERR_ADDR.html" title="type esp32s3::spi0::ECC_ERR_ADDR">ECC_ERR_ADDR</a></div><div class="desc docblock-short">ECC_ERR_ADDR (r) register accessor: MSPI ECC error address register</div></li><li><div class="item-name"><a class="type" href="type.ECC_ERR_BIT.html" title="type esp32s3::spi0::ECC_ERR_BIT">ECC_ERR_BIT</a></div><div class="desc docblock-short">ECC_ERR_BIT (r) register accessor: MSPI ECC error bits register</div></li><li><div class="item-name"><a class="type" href="type.EXT_ADDR.html" title="type esp32s3::spi0::EXT_ADDR">EXT_ADDR</a></div><div class="desc docblock-short">EXT_ADDR (rw) register accessor: SPI0 extended address register.</div></li><li><div class="item-name"><a class="type" href="type.FSM.html" title="type esp32s3::spi0::FSM">FSM</a></div><div class="desc docblock-short">FSM (r) register accessor: SPI0 state machine(FSM) status register.</div></li><li><div class="item-name"><a class="type" href="type.INT_CLR.html" title="type esp32s3::spi0::INT_CLR">INT_CLR</a></div><div class="desc docblock-short">INT_CLR (w) register accessor: SPI1 interrupt clear register</div></li><li><div class="item-name"><a class="type" href="type.INT_ENA.html" title="type esp32s3::spi0::INT_ENA">INT_ENA</a></div><div class="desc docblock-short">INT_ENA (rw) register accessor: SPI1 interrupt enable register</div></li><li><div class="item-name"><a class="type" href="type.INT_RAW.html" title="type esp32s3::spi0::INT_RAW">INT_RAW</a></div><div class="desc docblock-short">INT_RAW (rw) register accessor: SPI1 interrupt raw register</div></li><li><div class="item-name"><a class="type" href="type.INT_ST.html" title="type esp32s3::spi0::INT_ST">INT_ST</a></div><div class="desc docblock-short">INT_ST (r) register accessor: SPI1 interrupt status register</div></li><li><div class="item-name"><a class="type" href="type.MISC.html" title="type esp32s3::spi0::MISC">MISC</a></div><div class="desc docblock-short">MISC (rw) register accessor: SPI0 misc register</div></li><li><div class="item-name"><a class="type" href="type.RD_STATUS.html" title="type esp32s3::spi0::RD_STATUS">RD_STATUS</a></div><div class="desc docblock-short">RD_STATUS (rw) register accessor: SPI0 read control register.</div></li><li><div class="item-name"><a class="type" href="type.SPI_SMEM_AC.html" title="type esp32s3::spi0::SPI_SMEM_AC">SPI_SMEM_AC</a></div><div class="desc docblock-short">SPI_SMEM_AC (rw) register accessor: MSPI external RAM ECC and SPI CS timing control register</div></li><li><div class="item-name"><a class="type" href="type.SPI_SMEM_DDR.html" title="type esp32s3::spi0::SPI_SMEM_DDR">SPI_SMEM_DDR</a></div><div class="desc docblock-short">SPI_SMEM_DDR (rw) register accessor: SPI0 external RAM DDR mode control register</div></li><li><div class="item-name"><a class="type" href="type.SPI_SMEM_DIN_MODE.html" title="type esp32s3::spi0::SPI_SMEM_DIN_MODE">SPI_SMEM_DIN_MODE</a></div><div class="desc docblock-short">SPI_SMEM_DIN_MODE (rw) register accessor: MSPI input timing delay mode control register when accesses to Ext_RAM.</div></li><li><div class="item-name"><a class="type" href="type.SPI_SMEM_DIN_NUM.html" title="type esp32s3::spi0::SPI_SMEM_DIN_NUM">SPI_SMEM_DIN_NUM</a></div><div class="desc docblock-short">SPI_SMEM_DIN_NUM (rw) register accessor: MSPI input timing delay number control register when accesses to Ext_RAM.</div></li><li><div class="item-name"><a class="type" href="type.SPI_SMEM_DOUT_MODE.html" title="type esp32s3::spi0::SPI_SMEM_DOUT_MODE">SPI_SMEM_DOUT_MODE</a></div><div class="desc docblock-short">SPI_SMEM_DOUT_MODE (rw) register accessor: MSPI output timing delay mode control register when accesses to Ext_RAM.</div></li><li><div class="item-name"><a class="type" href="type.SPI_SMEM_TIMING_CALI.html" title="type esp32s3::spi0::SPI_SMEM_TIMING_CALI">SPI_SMEM_TIMING_CALI</a></div><div class="desc docblock-short">SPI_SMEM_TIMING_CALI (rw) register accessor: SPI0 Ext_RAM timing compensation register.</div></li><li><div class="item-name"><a class="type" href="type.SRAM_CLK.html" title="type esp32s3::spi0::SRAM_CLK">SRAM_CLK</a></div><div class="desc docblock-short">SRAM_CLK (rw) register accessor: SPI_CLK clock division register when SPI0 accesses to Ext_RAM.</div></li><li><div class="item-name"><a class="type" href="type.SRAM_CMD.html" title="type esp32s3::spi0::SRAM_CMD">SRAM_CMD</a></div><div class="desc docblock-short">SRAM_CMD (rw) register accessor: SPI0 external RAM mode control register</div></li><li><div class="item-name"><a class="type" href="type.SRAM_DRD_CMD.html" title="type esp32s3::spi0::SRAM_DRD_CMD">SRAM_DRD_CMD</a></div><div class="desc docblock-short">SRAM_DRD_CMD (rw) register accessor: SPI0 external RAM DDR read command control register</div></li><li><div class="item-name"><a class="type" href="type.SRAM_DWR_CMD.html" title="type esp32s3::spi0::SRAM_DWR_CMD">SRAM_DWR_CMD</a></div><div class="desc docblock-short">SRAM_DWR_CMD (rw) register accessor: SPI0 external RAM DDR write command control register</div></li><li><div class="item-name"><a class="type" href="type.TIMING_CALI.html" title="type esp32s3::spi0::TIMING_CALI">TIMING_CALI</a></div><div class="desc docblock-short">TIMING_CALI (rw) register accessor: SPI0 timing compensation register when accesses to flash.</div></li><li><div class="item-name"><a class="type" href="type.USER.html" title="type esp32s3::spi0::USER">USER</a></div><div class="desc docblock-short">USER (rw) register accessor: SPI0 user register.</div></li><li><div class="item-name"><a class="type" href="type.USER1.html" title="type esp32s3::spi0::USER1">USER1</a></div><div class="desc docblock-short">USER1 (rw) register accessor: SPI0 user1 register.</div></li><li><div class="item-name"><a class="type" href="type.USER2.html" title="type esp32s3::spi0::USER2">USER2</a></div><div class="desc docblock-short">USER2 (rw) register accessor: SPI0 user2 register.</div></li></ul></section></div></main></body></html>