// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module activation_accelerator_activation_accelerator_Pipeline_VITIS_LOOP_216_11 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        exp_cache_15_address0,
        exp_cache_15_ce0,
        exp_cache_15_we0,
        exp_cache_15_d0,
        exp_cache_14_address0,
        exp_cache_14_ce0,
        exp_cache_14_we0,
        exp_cache_14_d0,
        exp_cache_13_address0,
        exp_cache_13_ce0,
        exp_cache_13_we0,
        exp_cache_13_d0,
        exp_cache_12_address0,
        exp_cache_12_ce0,
        exp_cache_12_we0,
        exp_cache_12_d0,
        exp_cache_11_address0,
        exp_cache_11_ce0,
        exp_cache_11_we0,
        exp_cache_11_d0,
        exp_cache_10_address0,
        exp_cache_10_ce0,
        exp_cache_10_we0,
        exp_cache_10_d0,
        exp_cache_9_address0,
        exp_cache_9_ce0,
        exp_cache_9_we0,
        exp_cache_9_d0,
        exp_cache_8_address0,
        exp_cache_8_ce0,
        exp_cache_8_we0,
        exp_cache_8_d0,
        exp_cache_7_address0,
        exp_cache_7_ce0,
        exp_cache_7_we0,
        exp_cache_7_d0,
        exp_cache_6_address0,
        exp_cache_6_ce0,
        exp_cache_6_we0,
        exp_cache_6_d0,
        exp_cache_5_address0,
        exp_cache_5_ce0,
        exp_cache_5_we0,
        exp_cache_5_d0,
        exp_cache_4_address0,
        exp_cache_4_ce0,
        exp_cache_4_we0,
        exp_cache_4_d0,
        exp_cache_3_address0,
        exp_cache_3_ce0,
        exp_cache_3_we0,
        exp_cache_3_d0,
        exp_cache_2_address0,
        exp_cache_2_ce0,
        exp_cache_2_we0,
        exp_cache_2_d0,
        exp_cache_1_address0,
        exp_cache_1_ce0,
        exp_cache_1_we0,
        exp_cache_1_d0,
        exp_cache_address0,
        exp_cache_ce0,
        exp_cache_we0,
        exp_cache_d0,
        mul_ln142,
        max_val_7,
        partial_sums_4_load_1_out,
        partial_sums_4_load_1_out_ap_vld,
        partial_sums_1_load_1_out,
        partial_sums_1_load_1_out_ap_vld,
        partial_sums_2_load_1_out,
        partial_sums_2_load_1_out_ap_vld,
        partial_sums_3_load_1_out,
        partial_sums_3_load_1_out_ap_vld,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_q0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_q0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_q0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_q0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_q0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_q0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_q0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_q0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_q0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_q0,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_q0,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_q0,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_q0,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_q0,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_q0,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_q0,
        grp_fu_1323_p_din0,
        grp_fu_1323_p_din1,
        grp_fu_1323_p_opcode,
        grp_fu_1323_p_dout0,
        grp_fu_1323_p_ce,
        grp_fu_2728_p_din0,
        grp_fu_2728_p_din1,
        grp_fu_2728_p_opcode,
        grp_fu_2728_p_dout0,
        grp_fu_2728_p_ce,
        grp_fu_2732_p_din0,
        grp_fu_2732_p_din1,
        grp_fu_2732_p_opcode,
        grp_fu_2732_p_dout0,
        grp_fu_2732_p_ce,
        grp_fu_2736_p_din0,
        grp_fu_2736_p_din1,
        grp_fu_2736_p_opcode,
        grp_fu_2736_p_dout0,
        grp_fu_2736_p_ce,
        grp_fu_2740_p_din0,
        grp_fu_2740_p_din1,
        grp_fu_2740_p_opcode,
        grp_fu_2740_p_dout0,
        grp_fu_2740_p_ce,
        grp_fu_2744_p_din0,
        grp_fu_2744_p_din1,
        grp_fu_2744_p_opcode,
        grp_fu_2744_p_dout0,
        grp_fu_2744_p_ce,
        grp_fu_2748_p_din0,
        grp_fu_2748_p_din1,
        grp_fu_2748_p_opcode,
        grp_fu_2748_p_dout0,
        grp_fu_2748_p_ce,
        grp_fu_2752_p_din0,
        grp_fu_2752_p_din1,
        grp_fu_2752_p_opcode,
        grp_fu_2752_p_dout0,
        grp_fu_2752_p_ce,
        grp_fu_2756_p_din0,
        grp_fu_2756_p_din1,
        grp_fu_2756_p_opcode,
        grp_fu_2756_p_dout0,
        grp_fu_2756_p_ce,
        grp_fu_2760_p_din0,
        grp_fu_2760_p_din1,
        grp_fu_2760_p_opcode,
        grp_fu_2760_p_dout0,
        grp_fu_2760_p_ce,
        grp_fu_2764_p_din0,
        grp_fu_2764_p_din1,
        grp_fu_2764_p_opcode,
        grp_fu_2764_p_dout0,
        grp_fu_2764_p_ce,
        grp_fu_2768_p_din0,
        grp_fu_2768_p_din1,
        grp_fu_2768_p_opcode,
        grp_fu_2768_p_dout0,
        grp_fu_2768_p_ce,
        grp_fu_2772_p_din0,
        grp_fu_2772_p_din1,
        grp_fu_2772_p_opcode,
        grp_fu_2772_p_dout0,
        grp_fu_2772_p_ce,
        grp_fu_2776_p_din0,
        grp_fu_2776_p_din1,
        grp_fu_2776_p_opcode,
        grp_fu_2776_p_dout0,
        grp_fu_2776_p_ce,
        grp_fu_2780_p_din0,
        grp_fu_2780_p_din1,
        grp_fu_2780_p_opcode,
        grp_fu_2780_p_dout0,
        grp_fu_2780_p_ce,
        grp_fu_2784_p_din0,
        grp_fu_2784_p_din1,
        grp_fu_2784_p_opcode,
        grp_fu_2784_p_dout0,
        grp_fu_2784_p_ce,
        grp_fu_2584_p_din0,
        grp_fu_2584_p_din1,
        grp_fu_2584_p_opcode,
        grp_fu_2584_p_dout0,
        grp_fu_2584_p_ce,
        grp_fu_2588_p_din0,
        grp_fu_2588_p_din1,
        grp_fu_2588_p_opcode,
        grp_fu_2588_p_dout0,
        grp_fu_2588_p_ce,
        grp_fu_2592_p_din0,
        grp_fu_2592_p_din1,
        grp_fu_2592_p_opcode,
        grp_fu_2592_p_dout0,
        grp_fu_2592_p_ce,
        grp_fu_2596_p_din0,
        grp_fu_2596_p_din1,
        grp_fu_2596_p_opcode,
        grp_fu_2596_p_dout0,
        grp_fu_2596_p_ce,
        grp_fu_2600_p_din0,
        grp_fu_2600_p_din1,
        grp_fu_2600_p_opcode,
        grp_fu_2600_p_dout0,
        grp_fu_2600_p_ce,
        grp_fu_2604_p_din0,
        grp_fu_2604_p_din1,
        grp_fu_2604_p_opcode,
        grp_fu_2604_p_dout0,
        grp_fu_2604_p_ce,
        grp_fu_2432_p_din0,
        grp_fu_2432_p_din1,
        grp_fu_2432_p_opcode,
        grp_fu_2432_p_dout0,
        grp_fu_2432_p_ce,
        grp_fu_2436_p_din0,
        grp_fu_2436_p_din1,
        grp_fu_2436_p_opcode,
        grp_fu_2436_p_dout0,
        grp_fu_2436_p_ce,
        grp_fu_2440_p_din0,
        grp_fu_2440_p_din1,
        grp_fu_2440_p_opcode,
        grp_fu_2440_p_dout0,
        grp_fu_2440_p_ce,
        grp_fu_2444_p_din0,
        grp_fu_2444_p_din1,
        grp_fu_2444_p_opcode,
        grp_fu_2444_p_dout0,
        grp_fu_2444_p_ce,
        grp_fu_2448_p_din0,
        grp_fu_2448_p_din1,
        grp_fu_2448_p_opcode,
        grp_fu_2448_p_dout0,
        grp_fu_2448_p_ce,
        grp_fu_2452_p_din0,
        grp_fu_2452_p_din1,
        grp_fu_2452_p_opcode,
        grp_fu_2452_p_dout0,
        grp_fu_2452_p_ce,
        grp_fu_2456_p_din0,
        grp_fu_2456_p_din1,
        grp_fu_2456_p_opcode,
        grp_fu_2456_p_dout0,
        grp_fu_2456_p_ce,
        grp_fu_2460_p_din0,
        grp_fu_2460_p_din1,
        grp_fu_2460_p_opcode,
        grp_fu_2460_p_dout0,
        grp_fu_2460_p_ce,
        grp_fu_2464_p_din0,
        grp_fu_2464_p_din1,
        grp_fu_2464_p_opcode,
        grp_fu_2464_p_dout0,
        grp_fu_2464_p_ce,
        grp_fu_2468_p_din0,
        grp_fu_2468_p_din1,
        grp_fu_2468_p_opcode,
        grp_fu_2468_p_dout0,
        grp_fu_2468_p_ce,
        grp_fu_2472_p_din0,
        grp_fu_2472_p_din1,
        grp_fu_2472_p_opcode,
        grp_fu_2472_p_dout0,
        grp_fu_2472_p_ce,
        grp_fu_2476_p_din0,
        grp_fu_2476_p_din1,
        grp_fu_2476_p_opcode,
        grp_fu_2476_p_dout0,
        grp_fu_2476_p_ce,
        grp_fu_2480_p_din0,
        grp_fu_2480_p_din1,
        grp_fu_2480_p_opcode,
        grp_fu_2480_p_dout0,
        grp_fu_2480_p_ce,
        grp_fu_2484_p_din0,
        grp_fu_2484_p_din1,
        grp_fu_2484_p_opcode,
        grp_fu_2484_p_dout0,
        grp_fu_2484_p_ce,
        grp_fu_2488_p_din0,
        grp_fu_2488_p_din1,
        grp_fu_2488_p_opcode,
        grp_fu_2488_p_dout0,
        grp_fu_2488_p_ce,
        grp_fu_2492_p_din0,
        grp_fu_2492_p_din1,
        grp_fu_2492_p_opcode,
        grp_fu_2492_p_dout0,
        grp_fu_2492_p_ce,
        grp_fu_2496_p_din0,
        grp_fu_2496_p_din1,
        grp_fu_2496_p_opcode,
        grp_fu_2496_p_dout0,
        grp_fu_2496_p_ce,
        grp_fu_2500_p_din0,
        grp_fu_2500_p_din1,
        grp_fu_2500_p_opcode,
        grp_fu_2500_p_dout0,
        grp_fu_2500_p_ce,
        grp_lut_exp_fu_2848_p_din1,
        grp_lut_exp_fu_2848_p_dout0,
        grp_lut_exp_fu_2848_p_ce,
        grp_lut_exp_fu_2853_p_din1,
        grp_lut_exp_fu_2853_p_dout0,
        grp_lut_exp_fu_2853_p_ce,
        grp_lut_exp_fu_2858_p_din1,
        grp_lut_exp_fu_2858_p_dout0,
        grp_lut_exp_fu_2858_p_ce,
        grp_lut_exp_fu_2863_p_din1,
        grp_lut_exp_fu_2863_p_dout0,
        grp_lut_exp_fu_2863_p_ce,
        grp_lut_exp_fu_2868_p_din1,
        grp_lut_exp_fu_2868_p_dout0,
        grp_lut_exp_fu_2868_p_ce,
        grp_lut_exp_fu_2873_p_din1,
        grp_lut_exp_fu_2873_p_dout0,
        grp_lut_exp_fu_2873_p_ce,
        grp_lut_exp_fu_2878_p_din1,
        grp_lut_exp_fu_2878_p_dout0,
        grp_lut_exp_fu_2878_p_ce,
        grp_lut_exp_fu_2883_p_din1,
        grp_lut_exp_fu_2883_p_dout0,
        grp_lut_exp_fu_2883_p_ce,
        grp_lut_exp_fu_2888_p_din1,
        grp_lut_exp_fu_2888_p_dout0,
        grp_lut_exp_fu_2888_p_ce,
        grp_lut_exp_fu_2893_p_din1,
        grp_lut_exp_fu_2893_p_dout0,
        grp_lut_exp_fu_2893_p_ce,
        grp_lut_exp_fu_2898_p_din1,
        grp_lut_exp_fu_2898_p_dout0,
        grp_lut_exp_fu_2898_p_ce,
        grp_lut_exp_fu_2903_p_din1,
        grp_lut_exp_fu_2903_p_dout0,
        grp_lut_exp_fu_2903_p_ce,
        grp_lut_exp_fu_2908_p_din1,
        grp_lut_exp_fu_2908_p_dout0,
        grp_lut_exp_fu_2908_p_ce,
        grp_lut_exp_fu_2913_p_din1,
        grp_lut_exp_fu_2913_p_dout0,
        grp_lut_exp_fu_2913_p_ce,
        grp_lut_exp_fu_2918_p_din1,
        grp_lut_exp_fu_2918_p_dout0,
        grp_lut_exp_fu_2918_p_ce,
        grp_lut_exp_fu_2923_p_din1,
        grp_lut_exp_fu_2923_p_dout0,
        grp_lut_exp_fu_2923_p_ce
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [5:0] exp_cache_15_address0;
output   exp_cache_15_ce0;
output   exp_cache_15_we0;
output  [31:0] exp_cache_15_d0;
output  [5:0] exp_cache_14_address0;
output   exp_cache_14_ce0;
output   exp_cache_14_we0;
output  [31:0] exp_cache_14_d0;
output  [5:0] exp_cache_13_address0;
output   exp_cache_13_ce0;
output   exp_cache_13_we0;
output  [31:0] exp_cache_13_d0;
output  [5:0] exp_cache_12_address0;
output   exp_cache_12_ce0;
output   exp_cache_12_we0;
output  [31:0] exp_cache_12_d0;
output  [5:0] exp_cache_11_address0;
output   exp_cache_11_ce0;
output   exp_cache_11_we0;
output  [31:0] exp_cache_11_d0;
output  [5:0] exp_cache_10_address0;
output   exp_cache_10_ce0;
output   exp_cache_10_we0;
output  [31:0] exp_cache_10_d0;
output  [5:0] exp_cache_9_address0;
output   exp_cache_9_ce0;
output   exp_cache_9_we0;
output  [31:0] exp_cache_9_d0;
output  [5:0] exp_cache_8_address0;
output   exp_cache_8_ce0;
output   exp_cache_8_we0;
output  [31:0] exp_cache_8_d0;
output  [5:0] exp_cache_7_address0;
output   exp_cache_7_ce0;
output   exp_cache_7_we0;
output  [31:0] exp_cache_7_d0;
output  [5:0] exp_cache_6_address0;
output   exp_cache_6_ce0;
output   exp_cache_6_we0;
output  [31:0] exp_cache_6_d0;
output  [5:0] exp_cache_5_address0;
output   exp_cache_5_ce0;
output   exp_cache_5_we0;
output  [31:0] exp_cache_5_d0;
output  [5:0] exp_cache_4_address0;
output   exp_cache_4_ce0;
output   exp_cache_4_we0;
output  [31:0] exp_cache_4_d0;
output  [5:0] exp_cache_3_address0;
output   exp_cache_3_ce0;
output   exp_cache_3_we0;
output  [31:0] exp_cache_3_d0;
output  [5:0] exp_cache_2_address0;
output   exp_cache_2_ce0;
output   exp_cache_2_we0;
output  [31:0] exp_cache_2_d0;
output  [5:0] exp_cache_1_address0;
output   exp_cache_1_ce0;
output   exp_cache_1_we0;
output  [31:0] exp_cache_1_d0;
output  [5:0] exp_cache_address0;
output   exp_cache_ce0;
output   exp_cache_we0;
output  [31:0] exp_cache_d0;
input  [11:0] mul_ln142;
input  [31:0] max_val_7;
output  [31:0] partial_sums_4_load_1_out;
output   partial_sums_4_load_1_out_ap_vld;
output  [31:0] partial_sums_1_load_1_out;
output   partial_sums_1_load_1_out_ap_vld;
output  [31:0] partial_sums_2_load_1_out;
output   partial_sums_2_load_1_out_ap_vld;
output  [31:0] partial_sums_3_load_1_out;
output   partial_sums_3_load_1_out_ap_vld;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_address0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_ce0;
input  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_q0;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_address0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_ce0;
input  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_q0;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_address0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_ce0;
input  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_q0;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_address0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_ce0;
input  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_q0;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_address0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_ce0;
input  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_q0;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_address0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_ce0;
input  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_q0;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_address0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_ce0;
input  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_q0;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_address0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_ce0;
input  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_q0;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_address0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_ce0;
input  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_q0;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_address0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_ce0;
input  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_q0;
output  [11:0] p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_address0;
output   p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_ce0;
input  [15:0] p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_q0;
output  [11:0] p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_address0;
output   p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_ce0;
input  [15:0] p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_q0;
output  [11:0] p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_address0;
output   p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_ce0;
input  [15:0] p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_q0;
output  [11:0] p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_address0;
output   p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_ce0;
input  [15:0] p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_q0;
output  [11:0] p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_address0;
output   p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_ce0;
input  [15:0] p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_q0;
output  [11:0] p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_address0;
output   p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_ce0;
input  [15:0] p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_q0;
output  [31:0] grp_fu_1323_p_din0;
output  [31:0] grp_fu_1323_p_din1;
output  [0:0] grp_fu_1323_p_opcode;
input  [31:0] grp_fu_1323_p_dout0;
output   grp_fu_1323_p_ce;
output  [31:0] grp_fu_2728_p_din0;
output  [31:0] grp_fu_2728_p_din1;
output  [0:0] grp_fu_2728_p_opcode;
input  [31:0] grp_fu_2728_p_dout0;
output   grp_fu_2728_p_ce;
output  [31:0] grp_fu_2732_p_din0;
output  [31:0] grp_fu_2732_p_din1;
output  [0:0] grp_fu_2732_p_opcode;
input  [31:0] grp_fu_2732_p_dout0;
output   grp_fu_2732_p_ce;
output  [31:0] grp_fu_2736_p_din0;
output  [31:0] grp_fu_2736_p_din1;
output  [0:0] grp_fu_2736_p_opcode;
input  [31:0] grp_fu_2736_p_dout0;
output   grp_fu_2736_p_ce;
output  [31:0] grp_fu_2740_p_din0;
output  [31:0] grp_fu_2740_p_din1;
output  [0:0] grp_fu_2740_p_opcode;
input  [31:0] grp_fu_2740_p_dout0;
output   grp_fu_2740_p_ce;
output  [31:0] grp_fu_2744_p_din0;
output  [31:0] grp_fu_2744_p_din1;
output  [0:0] grp_fu_2744_p_opcode;
input  [31:0] grp_fu_2744_p_dout0;
output   grp_fu_2744_p_ce;
output  [31:0] grp_fu_2748_p_din0;
output  [31:0] grp_fu_2748_p_din1;
output  [0:0] grp_fu_2748_p_opcode;
input  [31:0] grp_fu_2748_p_dout0;
output   grp_fu_2748_p_ce;
output  [31:0] grp_fu_2752_p_din0;
output  [31:0] grp_fu_2752_p_din1;
output  [0:0] grp_fu_2752_p_opcode;
input  [31:0] grp_fu_2752_p_dout0;
output   grp_fu_2752_p_ce;
output  [31:0] grp_fu_2756_p_din0;
output  [31:0] grp_fu_2756_p_din1;
output  [0:0] grp_fu_2756_p_opcode;
input  [31:0] grp_fu_2756_p_dout0;
output   grp_fu_2756_p_ce;
output  [31:0] grp_fu_2760_p_din0;
output  [31:0] grp_fu_2760_p_din1;
output  [0:0] grp_fu_2760_p_opcode;
input  [31:0] grp_fu_2760_p_dout0;
output   grp_fu_2760_p_ce;
output  [31:0] grp_fu_2764_p_din0;
output  [31:0] grp_fu_2764_p_din1;
output  [0:0] grp_fu_2764_p_opcode;
input  [31:0] grp_fu_2764_p_dout0;
output   grp_fu_2764_p_ce;
output  [31:0] grp_fu_2768_p_din0;
output  [31:0] grp_fu_2768_p_din1;
output  [0:0] grp_fu_2768_p_opcode;
input  [31:0] grp_fu_2768_p_dout0;
output   grp_fu_2768_p_ce;
output  [31:0] grp_fu_2772_p_din0;
output  [31:0] grp_fu_2772_p_din1;
output  [0:0] grp_fu_2772_p_opcode;
input  [31:0] grp_fu_2772_p_dout0;
output   grp_fu_2772_p_ce;
output  [31:0] grp_fu_2776_p_din0;
output  [31:0] grp_fu_2776_p_din1;
output  [0:0] grp_fu_2776_p_opcode;
input  [31:0] grp_fu_2776_p_dout0;
output   grp_fu_2776_p_ce;
output  [31:0] grp_fu_2780_p_din0;
output  [31:0] grp_fu_2780_p_din1;
output  [0:0] grp_fu_2780_p_opcode;
input  [31:0] grp_fu_2780_p_dout0;
output   grp_fu_2780_p_ce;
output  [31:0] grp_fu_2784_p_din0;
output  [31:0] grp_fu_2784_p_din1;
output  [0:0] grp_fu_2784_p_opcode;
input  [31:0] grp_fu_2784_p_dout0;
output   grp_fu_2784_p_ce;
output  [31:0] grp_fu_2584_p_din0;
output  [31:0] grp_fu_2584_p_din1;
output  [0:0] grp_fu_2584_p_opcode;
input  [31:0] grp_fu_2584_p_dout0;
output   grp_fu_2584_p_ce;
output  [31:0] grp_fu_2588_p_din0;
output  [31:0] grp_fu_2588_p_din1;
output  [0:0] grp_fu_2588_p_opcode;
input  [31:0] grp_fu_2588_p_dout0;
output   grp_fu_2588_p_ce;
output  [31:0] grp_fu_2592_p_din0;
output  [31:0] grp_fu_2592_p_din1;
output  [0:0] grp_fu_2592_p_opcode;
input  [31:0] grp_fu_2592_p_dout0;
output   grp_fu_2592_p_ce;
output  [31:0] grp_fu_2596_p_din0;
output  [31:0] grp_fu_2596_p_din1;
output  [0:0] grp_fu_2596_p_opcode;
input  [31:0] grp_fu_2596_p_dout0;
output   grp_fu_2596_p_ce;
output  [31:0] grp_fu_2600_p_din0;
output  [31:0] grp_fu_2600_p_din1;
output  [0:0] grp_fu_2600_p_opcode;
input  [31:0] grp_fu_2600_p_dout0;
output   grp_fu_2600_p_ce;
output  [31:0] grp_fu_2604_p_din0;
output  [31:0] grp_fu_2604_p_din1;
output  [0:0] grp_fu_2604_p_opcode;
input  [31:0] grp_fu_2604_p_dout0;
output   grp_fu_2604_p_ce;
output  [31:0] grp_fu_2432_p_din0;
output  [31:0] grp_fu_2432_p_din1;
output  [0:0] grp_fu_2432_p_opcode;
input  [31:0] grp_fu_2432_p_dout0;
output   grp_fu_2432_p_ce;
output  [31:0] grp_fu_2436_p_din0;
output  [31:0] grp_fu_2436_p_din1;
output  [0:0] grp_fu_2436_p_opcode;
input  [31:0] grp_fu_2436_p_dout0;
output   grp_fu_2436_p_ce;
output  [31:0] grp_fu_2440_p_din0;
output  [31:0] grp_fu_2440_p_din1;
output  [0:0] grp_fu_2440_p_opcode;
input  [31:0] grp_fu_2440_p_dout0;
output   grp_fu_2440_p_ce;
output  [31:0] grp_fu_2444_p_din0;
output  [31:0] grp_fu_2444_p_din1;
output  [0:0] grp_fu_2444_p_opcode;
input  [31:0] grp_fu_2444_p_dout0;
output   grp_fu_2444_p_ce;
output  [31:0] grp_fu_2448_p_din0;
output  [31:0] grp_fu_2448_p_din1;
output  [0:0] grp_fu_2448_p_opcode;
input  [31:0] grp_fu_2448_p_dout0;
output   grp_fu_2448_p_ce;
output  [31:0] grp_fu_2452_p_din0;
output  [31:0] grp_fu_2452_p_din1;
output  [0:0] grp_fu_2452_p_opcode;
input  [31:0] grp_fu_2452_p_dout0;
output   grp_fu_2452_p_ce;
output  [31:0] grp_fu_2456_p_din0;
output  [31:0] grp_fu_2456_p_din1;
output  [0:0] grp_fu_2456_p_opcode;
input  [31:0] grp_fu_2456_p_dout0;
output   grp_fu_2456_p_ce;
output  [31:0] grp_fu_2460_p_din0;
output  [31:0] grp_fu_2460_p_din1;
output  [0:0] grp_fu_2460_p_opcode;
input  [31:0] grp_fu_2460_p_dout0;
output   grp_fu_2460_p_ce;
output  [31:0] grp_fu_2464_p_din0;
output  [31:0] grp_fu_2464_p_din1;
output  [0:0] grp_fu_2464_p_opcode;
input  [31:0] grp_fu_2464_p_dout0;
output   grp_fu_2464_p_ce;
output  [31:0] grp_fu_2468_p_din0;
output  [31:0] grp_fu_2468_p_din1;
output  [0:0] grp_fu_2468_p_opcode;
input  [31:0] grp_fu_2468_p_dout0;
output   grp_fu_2468_p_ce;
output  [31:0] grp_fu_2472_p_din0;
output  [31:0] grp_fu_2472_p_din1;
output  [1:0] grp_fu_2472_p_opcode;
input  [31:0] grp_fu_2472_p_dout0;
output   grp_fu_2472_p_ce;
output  [31:0] grp_fu_2476_p_din0;
output  [31:0] grp_fu_2476_p_din1;
output  [1:0] grp_fu_2476_p_opcode;
input  [31:0] grp_fu_2476_p_dout0;
output   grp_fu_2476_p_ce;
output  [31:0] grp_fu_2480_p_din0;
output  [31:0] grp_fu_2480_p_din1;
output  [1:0] grp_fu_2480_p_opcode;
input  [31:0] grp_fu_2480_p_dout0;
output   grp_fu_2480_p_ce;
output  [31:0] grp_fu_2484_p_din0;
output  [31:0] grp_fu_2484_p_din1;
output  [1:0] grp_fu_2484_p_opcode;
input  [31:0] grp_fu_2484_p_dout0;
output   grp_fu_2484_p_ce;
output  [31:0] grp_fu_2488_p_din0;
output  [31:0] grp_fu_2488_p_din1;
output  [1:0] grp_fu_2488_p_opcode;
input  [31:0] grp_fu_2488_p_dout0;
output   grp_fu_2488_p_ce;
output  [31:0] grp_fu_2492_p_din0;
output  [31:0] grp_fu_2492_p_din1;
output  [1:0] grp_fu_2492_p_opcode;
input  [31:0] grp_fu_2492_p_dout0;
output   grp_fu_2492_p_ce;
output  [31:0] grp_fu_2496_p_din0;
output  [31:0] grp_fu_2496_p_din1;
output  [1:0] grp_fu_2496_p_opcode;
input  [31:0] grp_fu_2496_p_dout0;
output   grp_fu_2496_p_ce;
output  [31:0] grp_fu_2500_p_din0;
output  [31:0] grp_fu_2500_p_din1;
output  [1:0] grp_fu_2500_p_opcode;
input  [31:0] grp_fu_2500_p_dout0;
output   grp_fu_2500_p_ce;
output  [31:0] grp_lut_exp_fu_2848_p_din1;
input  [31:0] grp_lut_exp_fu_2848_p_dout0;
output   grp_lut_exp_fu_2848_p_ce;
output  [31:0] grp_lut_exp_fu_2853_p_din1;
input  [31:0] grp_lut_exp_fu_2853_p_dout0;
output   grp_lut_exp_fu_2853_p_ce;
output  [31:0] grp_lut_exp_fu_2858_p_din1;
input  [31:0] grp_lut_exp_fu_2858_p_dout0;
output   grp_lut_exp_fu_2858_p_ce;
output  [31:0] grp_lut_exp_fu_2863_p_din1;
input  [31:0] grp_lut_exp_fu_2863_p_dout0;
output   grp_lut_exp_fu_2863_p_ce;
output  [31:0] grp_lut_exp_fu_2868_p_din1;
input  [31:0] grp_lut_exp_fu_2868_p_dout0;
output   grp_lut_exp_fu_2868_p_ce;
output  [31:0] grp_lut_exp_fu_2873_p_din1;
input  [31:0] grp_lut_exp_fu_2873_p_dout0;
output   grp_lut_exp_fu_2873_p_ce;
output  [31:0] grp_lut_exp_fu_2878_p_din1;
input  [31:0] grp_lut_exp_fu_2878_p_dout0;
output   grp_lut_exp_fu_2878_p_ce;
output  [31:0] grp_lut_exp_fu_2883_p_din1;
input  [31:0] grp_lut_exp_fu_2883_p_dout0;
output   grp_lut_exp_fu_2883_p_ce;
output  [31:0] grp_lut_exp_fu_2888_p_din1;
input  [31:0] grp_lut_exp_fu_2888_p_dout0;
output   grp_lut_exp_fu_2888_p_ce;
output  [31:0] grp_lut_exp_fu_2893_p_din1;
input  [31:0] grp_lut_exp_fu_2893_p_dout0;
output   grp_lut_exp_fu_2893_p_ce;
output  [31:0] grp_lut_exp_fu_2898_p_din1;
input  [31:0] grp_lut_exp_fu_2898_p_dout0;
output   grp_lut_exp_fu_2898_p_ce;
output  [31:0] grp_lut_exp_fu_2903_p_din1;
input  [31:0] grp_lut_exp_fu_2903_p_dout0;
output   grp_lut_exp_fu_2903_p_ce;
output  [31:0] grp_lut_exp_fu_2908_p_din1;
input  [31:0] grp_lut_exp_fu_2908_p_dout0;
output   grp_lut_exp_fu_2908_p_ce;
output  [31:0] grp_lut_exp_fu_2913_p_din1;
input  [31:0] grp_lut_exp_fu_2913_p_dout0;
output   grp_lut_exp_fu_2913_p_ce;
output  [31:0] grp_lut_exp_fu_2918_p_din1;
input  [31:0] grp_lut_exp_fu_2918_p_dout0;
output   grp_lut_exp_fu_2918_p_ce;
output  [31:0] grp_lut_exp_fu_2923_p_din1;
input  [31:0] grp_lut_exp_fu_2923_p_dout0;
output   grp_lut_exp_fu_2923_p_ce;

reg ap_idle;
reg partial_sums_4_load_1_out_ap_vld;
reg partial_sums_1_load_1_out_ap_vld;
reg partial_sums_2_load_1_out_ap_vld;
reg partial_sums_3_load_1_out_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_enable_reg_pp0_iter15;
reg    ap_enable_reg_pp0_iter16;
reg    ap_enable_reg_pp0_iter17;
reg    ap_enable_reg_pp0_iter18;
reg    ap_enable_reg_pp0_iter19;
reg    ap_enable_reg_pp0_iter20;
reg    ap_enable_reg_pp0_iter21;
reg    ap_enable_reg_pp0_iter22;
reg    ap_enable_reg_pp0_iter23;
reg    ap_enable_reg_pp0_iter24;
reg    ap_enable_reg_pp0_iter25;
reg    ap_enable_reg_pp0_iter26;
reg    ap_enable_reg_pp0_iter27;
reg    ap_enable_reg_pp0_iter28;
reg    ap_enable_reg_pp0_iter29;
reg    ap_enable_reg_pp0_iter30;
reg    ap_enable_reg_pp0_iter31;
reg    ap_enable_reg_pp0_iter32;
reg    ap_enable_reg_pp0_iter33;
reg    ap_enable_reg_pp0_iter34;
reg    ap_enable_reg_pp0_iter35;
reg    ap_enable_reg_pp0_iter36;
reg    ap_enable_reg_pp0_iter37;
reg    ap_enable_reg_pp0_iter38;
reg    ap_enable_reg_pp0_iter39;
reg    ap_enable_reg_pp0_iter40;
reg    ap_enable_reg_pp0_iter41;
reg    ap_enable_reg_pp0_iter42;
reg    ap_enable_reg_pp0_iter43;
reg    ap_enable_reg_pp0_iter44;
reg    ap_enable_reg_pp0_iter45;
reg    ap_enable_reg_pp0_iter46;
reg    ap_enable_reg_pp0_iter47;
reg    ap_enable_reg_pp0_iter48;
reg    ap_enable_reg_pp0_iter49;
reg    ap_enable_reg_pp0_iter50;
reg    ap_enable_reg_pp0_iter51;
reg    ap_enable_reg_pp0_iter52;
reg    ap_enable_reg_pp0_iter53;
reg    ap_idle_pp0;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln216_fu_924_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln216_reg_1333;
reg   [0:0] icmp_ln216_reg_1333_pp0_iter1_reg;
reg   [0:0] icmp_ln216_reg_1333_pp0_iter2_reg;
reg   [0:0] icmp_ln216_reg_1333_pp0_iter3_reg;
reg   [0:0] icmp_ln216_reg_1333_pp0_iter4_reg;
reg   [0:0] icmp_ln216_reg_1333_pp0_iter5_reg;
reg   [0:0] icmp_ln216_reg_1333_pp0_iter6_reg;
reg   [0:0] icmp_ln216_reg_1333_pp0_iter7_reg;
reg   [0:0] icmp_ln216_reg_1333_pp0_iter8_reg;
reg   [0:0] icmp_ln216_reg_1333_pp0_iter9_reg;
reg   [0:0] icmp_ln216_reg_1333_pp0_iter10_reg;
reg   [0:0] icmp_ln216_reg_1333_pp0_iter11_reg;
reg   [0:0] icmp_ln216_reg_1333_pp0_iter12_reg;
reg   [0:0] icmp_ln216_reg_1333_pp0_iter13_reg;
reg   [0:0] icmp_ln216_reg_1333_pp0_iter14_reg;
reg   [0:0] icmp_ln216_reg_1333_pp0_iter15_reg;
reg   [0:0] icmp_ln216_reg_1333_pp0_iter16_reg;
reg   [0:0] icmp_ln216_reg_1333_pp0_iter17_reg;
reg   [0:0] icmp_ln216_reg_1333_pp0_iter18_reg;
reg   [0:0] icmp_ln216_reg_1333_pp0_iter19_reg;
reg   [0:0] icmp_ln216_reg_1333_pp0_iter20_reg;
reg   [0:0] icmp_ln216_reg_1333_pp0_iter21_reg;
reg   [0:0] icmp_ln216_reg_1333_pp0_iter22_reg;
reg   [0:0] icmp_ln216_reg_1333_pp0_iter23_reg;
reg   [0:0] icmp_ln216_reg_1333_pp0_iter24_reg;
reg   [0:0] icmp_ln216_reg_1333_pp0_iter25_reg;
reg   [0:0] icmp_ln216_reg_1333_pp0_iter26_reg;
reg   [0:0] icmp_ln216_reg_1333_pp0_iter27_reg;
reg   [0:0] icmp_ln216_reg_1333_pp0_iter28_reg;
reg   [0:0] icmp_ln216_reg_1333_pp0_iter29_reg;
reg   [0:0] icmp_ln216_reg_1333_pp0_iter30_reg;
reg   [0:0] icmp_ln216_reg_1333_pp0_iter31_reg;
reg   [0:0] icmp_ln216_reg_1333_pp0_iter32_reg;
reg   [0:0] icmp_ln216_reg_1333_pp0_iter33_reg;
reg   [0:0] icmp_ln216_reg_1333_pp0_iter34_reg;
reg   [0:0] icmp_ln216_reg_1333_pp0_iter35_reg;
reg   [0:0] icmp_ln216_reg_1333_pp0_iter36_reg;
reg   [0:0] icmp_ln216_reg_1333_pp0_iter37_reg;
reg   [0:0] icmp_ln216_reg_1333_pp0_iter38_reg;
reg   [0:0] icmp_ln216_reg_1333_pp0_iter39_reg;
reg   [0:0] icmp_ln216_reg_1333_pp0_iter40_reg;
reg   [0:0] icmp_ln216_reg_1333_pp0_iter41_reg;
reg   [0:0] icmp_ln216_reg_1333_pp0_iter42_reg;
reg   [0:0] icmp_ln216_reg_1333_pp0_iter43_reg;
reg   [0:0] icmp_ln216_reg_1333_pp0_iter44_reg;
reg   [0:0] icmp_ln216_reg_1333_pp0_iter45_reg;
reg   [0:0] icmp_ln216_reg_1333_pp0_iter46_reg;
reg   [0:0] icmp_ln216_reg_1333_pp0_iter47_reg;
reg   [0:0] icmp_ln216_reg_1333_pp0_iter48_reg;
reg   [0:0] icmp_ln216_reg_1333_pp0_iter49_reg;
reg   [0:0] icmp_ln216_reg_1333_pp0_iter50_reg;
reg   [0:0] icmp_ln216_reg_1333_pp0_iter51_reg;
wire   [5:0] lshr_ln3_fu_930_p4;
reg   [5:0] lshr_ln3_reg_1337;
reg   [5:0] lshr_ln3_reg_1337_pp0_iter1_reg;
reg   [5:0] lshr_ln3_reg_1337_pp0_iter2_reg;
reg   [5:0] lshr_ln3_reg_1337_pp0_iter3_reg;
reg   [5:0] lshr_ln3_reg_1337_pp0_iter4_reg;
reg   [5:0] lshr_ln3_reg_1337_pp0_iter5_reg;
reg   [5:0] lshr_ln3_reg_1337_pp0_iter6_reg;
reg   [5:0] lshr_ln3_reg_1337_pp0_iter7_reg;
reg   [5:0] lshr_ln3_reg_1337_pp0_iter8_reg;
reg   [5:0] lshr_ln3_reg_1337_pp0_iter9_reg;
reg   [5:0] lshr_ln3_reg_1337_pp0_iter10_reg;
reg   [5:0] lshr_ln3_reg_1337_pp0_iter11_reg;
reg   [5:0] lshr_ln3_reg_1337_pp0_iter12_reg;
reg   [5:0] lshr_ln3_reg_1337_pp0_iter13_reg;
reg   [5:0] lshr_ln3_reg_1337_pp0_iter14_reg;
reg   [5:0] lshr_ln3_reg_1337_pp0_iter15_reg;
reg   [5:0] lshr_ln3_reg_1337_pp0_iter16_reg;
reg   [5:0] lshr_ln3_reg_1337_pp0_iter17_reg;
reg   [5:0] lshr_ln3_reg_1337_pp0_iter18_reg;
reg   [5:0] lshr_ln3_reg_1337_pp0_iter19_reg;
reg   [5:0] lshr_ln3_reg_1337_pp0_iter20_reg;
reg   [5:0] lshr_ln3_reg_1337_pp0_iter21_reg;
reg   [5:0] lshr_ln3_reg_1337_pp0_iter22_reg;
reg   [5:0] lshr_ln3_reg_1337_pp0_iter23_reg;
reg   [5:0] lshr_ln3_reg_1337_pp0_iter24_reg;
reg   [5:0] lshr_ln3_reg_1337_pp0_iter25_reg;
reg   [5:0] lshr_ln3_reg_1337_pp0_iter26_reg;
reg   [5:0] lshr_ln3_reg_1337_pp0_iter27_reg;
reg   [5:0] lshr_ln3_reg_1337_pp0_iter28_reg;
reg   [5:0] lshr_ln3_reg_1337_pp0_iter29_reg;
reg   [1:0] trunc_ln_reg_1422;
reg   [1:0] trunc_ln_reg_1422_pp0_iter1_reg;
reg   [1:0] trunc_ln_reg_1422_pp0_iter2_reg;
reg   [1:0] trunc_ln_reg_1422_pp0_iter3_reg;
reg   [1:0] trunc_ln_reg_1422_pp0_iter4_reg;
reg   [1:0] trunc_ln_reg_1422_pp0_iter5_reg;
reg   [1:0] trunc_ln_reg_1422_pp0_iter6_reg;
reg   [1:0] trunc_ln_reg_1422_pp0_iter7_reg;
reg   [1:0] trunc_ln_reg_1422_pp0_iter8_reg;
reg   [1:0] trunc_ln_reg_1422_pp0_iter9_reg;
reg   [1:0] trunc_ln_reg_1422_pp0_iter10_reg;
reg   [1:0] trunc_ln_reg_1422_pp0_iter11_reg;
reg   [1:0] trunc_ln_reg_1422_pp0_iter12_reg;
reg   [1:0] trunc_ln_reg_1422_pp0_iter13_reg;
reg   [1:0] trunc_ln_reg_1422_pp0_iter14_reg;
reg   [1:0] trunc_ln_reg_1422_pp0_iter15_reg;
reg   [1:0] trunc_ln_reg_1422_pp0_iter16_reg;
reg   [1:0] trunc_ln_reg_1422_pp0_iter17_reg;
reg   [1:0] trunc_ln_reg_1422_pp0_iter18_reg;
reg   [1:0] trunc_ln_reg_1422_pp0_iter19_reg;
reg   [1:0] trunc_ln_reg_1422_pp0_iter20_reg;
reg   [1:0] trunc_ln_reg_1422_pp0_iter21_reg;
reg   [1:0] trunc_ln_reg_1422_pp0_iter22_reg;
reg   [1:0] trunc_ln_reg_1422_pp0_iter23_reg;
reg   [1:0] trunc_ln_reg_1422_pp0_iter24_reg;
reg   [1:0] trunc_ln_reg_1422_pp0_iter25_reg;
reg   [1:0] trunc_ln_reg_1422_pp0_iter26_reg;
reg   [1:0] trunc_ln_reg_1422_pp0_iter27_reg;
reg   [1:0] trunc_ln_reg_1422_pp0_iter28_reg;
reg   [1:0] trunc_ln_reg_1422_pp0_iter29_reg;
reg   [1:0] trunc_ln_reg_1422_pp0_iter30_reg;
reg   [1:0] trunc_ln_reg_1422_pp0_iter31_reg;
reg   [1:0] trunc_ln_reg_1422_pp0_iter32_reg;
reg   [1:0] trunc_ln_reg_1422_pp0_iter33_reg;
reg   [1:0] trunc_ln_reg_1422_pp0_iter34_reg;
reg   [1:0] trunc_ln_reg_1422_pp0_iter35_reg;
reg   [1:0] trunc_ln_reg_1422_pp0_iter36_reg;
reg   [1:0] trunc_ln_reg_1422_pp0_iter37_reg;
reg   [1:0] trunc_ln_reg_1422_pp0_iter38_reg;
reg   [1:0] trunc_ln_reg_1422_pp0_iter39_reg;
reg   [1:0] trunc_ln_reg_1422_pp0_iter40_reg;
reg   [1:0] trunc_ln_reg_1422_pp0_iter41_reg;
reg   [1:0] trunc_ln_reg_1422_pp0_iter42_reg;
reg   [1:0] trunc_ln_reg_1422_pp0_iter43_reg;
reg   [1:0] trunc_ln_reg_1422_pp0_iter44_reg;
reg   [1:0] trunc_ln_reg_1422_pp0_iter45_reg;
reg   [1:0] trunc_ln_reg_1422_pp0_iter46_reg;
reg   [1:0] trunc_ln_reg_1422_pp0_iter47_reg;
reg   [1:0] trunc_ln_reg_1422_pp0_iter48_reg;
reg   [1:0] trunc_ln_reg_1422_pp0_iter49_reg;
reg   [1:0] trunc_ln_reg_1422_pp0_iter50_reg;
reg   [1:0] trunc_ln_reg_1422_pp0_iter51_reg;
reg   [1:0] trunc_ln_reg_1422_pp0_iter52_reg;
reg   [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_531_reg_1427;
reg   [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_533_reg_1432;
reg   [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_535_reg_1437;
reg   [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_537_reg_1442;
reg   [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_539_reg_1447;
reg   [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_541_reg_1452;
reg   [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_543_reg_1457;
reg   [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_545_reg_1462;
reg   [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_547_reg_1467;
reg   [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_549_reg_1472;
reg   [15:0] p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_load_reg_1477;
reg   [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_reg_1482;
reg   [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_99_reg_1487;
reg   [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_100_reg_1492;
reg   [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_101_reg_1497;
reg   [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_103_reg_1502;
wire   [31:0] v_fu_998_p1;
wire   [31:0] v_156_fu_1010_p1;
wire   [31:0] v_157_fu_1022_p1;
wire   [31:0] v_158_fu_1034_p1;
wire   [31:0] v_159_fu_1046_p1;
wire   [31:0] v_160_fu_1058_p1;
wire   [31:0] v_161_fu_1070_p1;
wire   [31:0] v_162_fu_1082_p1;
wire   [31:0] v_163_fu_1094_p1;
wire   [31:0] v_164_fu_1106_p1;
wire   [31:0] v_165_fu_1118_p1;
wire   [31:0] v_166_fu_1130_p1;
wire   [31:0] v_167_fu_1142_p1;
wire   [31:0] v_168_fu_1154_p1;
wire   [31:0] v_169_fu_1166_p1;
wire   [31:0] v_170_fu_1178_p1;
reg   [31:0] sub_reg_1587;
reg   [31:0] sub_1_reg_1592;
reg   [31:0] sub_2_reg_1597;
reg   [31:0] sub_3_reg_1602;
reg   [31:0] sub_4_reg_1607;
reg   [31:0] sub_5_reg_1612;
reg   [31:0] sub_6_reg_1617;
reg   [31:0] sub_7_reg_1622;
reg   [31:0] sub_8_reg_1627;
reg   [31:0] sub_9_reg_1632;
reg   [31:0] sub_s_reg_1637;
reg   [31:0] sub_10_reg_1642;
reg   [31:0] sub_11_reg_1647;
reg   [31:0] sub_12_reg_1652;
reg   [31:0] sub_13_reg_1657;
reg   [31:0] sub_14_reg_1662;
reg   [31:0] e_reg_1667;
wire    ap_block_pp0_stage0_11001_ignoreCallOp594;
reg   [31:0] e_77_reg_1673;
wire    ap_block_pp0_stage0_11001_ignoreCallOp595;
reg   [31:0] e_78_reg_1679;
wire    ap_block_pp0_stage0_11001_ignoreCallOp596;
reg   [31:0] e_79_reg_1685;
wire    ap_block_pp0_stage0_11001_ignoreCallOp597;
reg   [31:0] e_80_reg_1691;
wire    ap_block_pp0_stage0_11001_ignoreCallOp598;
reg   [31:0] e_81_reg_1697;
wire    ap_block_pp0_stage0_11001_ignoreCallOp599;
reg   [31:0] e_82_reg_1703;
wire    ap_block_pp0_stage0_11001_ignoreCallOp600;
reg   [31:0] e_83_reg_1709;
wire    ap_block_pp0_stage0_11001_ignoreCallOp601;
reg   [31:0] e_84_reg_1715;
wire    ap_block_pp0_stage0_11001_ignoreCallOp602;
reg   [31:0] e_84_reg_1715_pp0_iter30_reg;
reg   [31:0] e_84_reg_1715_pp0_iter31_reg;
reg   [31:0] e_84_reg_1715_pp0_iter32_reg;
reg   [31:0] e_84_reg_1715_pp0_iter33_reg;
reg   [31:0] e_85_reg_1721;
wire    ap_block_pp0_stage0_11001_ignoreCallOp603;
reg   [31:0] e_85_reg_1721_pp0_iter30_reg;
reg   [31:0] e_85_reg_1721_pp0_iter31_reg;
reg   [31:0] e_85_reg_1721_pp0_iter32_reg;
reg   [31:0] e_85_reg_1721_pp0_iter33_reg;
reg   [31:0] e_86_reg_1727;
wire    ap_block_pp0_stage0_11001_ignoreCallOp604;
reg   [31:0] e_86_reg_1727_pp0_iter30_reg;
reg   [31:0] e_86_reg_1727_pp0_iter31_reg;
reg   [31:0] e_86_reg_1727_pp0_iter32_reg;
reg   [31:0] e_86_reg_1727_pp0_iter33_reg;
reg   [31:0] e_87_reg_1733;
wire    ap_block_pp0_stage0_11001_ignoreCallOp605;
reg   [31:0] e_87_reg_1733_pp0_iter30_reg;
reg   [31:0] e_87_reg_1733_pp0_iter31_reg;
reg   [31:0] e_87_reg_1733_pp0_iter32_reg;
reg   [31:0] e_87_reg_1733_pp0_iter33_reg;
reg   [31:0] e_88_reg_1739;
wire    ap_block_pp0_stage0_11001_ignoreCallOp606;
reg   [31:0] e_88_reg_1739_pp0_iter30_reg;
reg   [31:0] e_88_reg_1739_pp0_iter31_reg;
reg   [31:0] e_88_reg_1739_pp0_iter32_reg;
reg   [31:0] e_88_reg_1739_pp0_iter33_reg;
reg   [31:0] e_89_reg_1745;
wire    ap_block_pp0_stage0_11001_ignoreCallOp607;
reg   [31:0] e_89_reg_1745_pp0_iter30_reg;
reg   [31:0] e_89_reg_1745_pp0_iter31_reg;
reg   [31:0] e_89_reg_1745_pp0_iter32_reg;
reg   [31:0] e_89_reg_1745_pp0_iter33_reg;
reg   [31:0] e_90_reg_1751;
wire    ap_block_pp0_stage0_11001_ignoreCallOp608;
reg   [31:0] e_90_reg_1751_pp0_iter30_reg;
reg   [31:0] e_90_reg_1751_pp0_iter31_reg;
reg   [31:0] e_90_reg_1751_pp0_iter32_reg;
reg   [31:0] e_90_reg_1751_pp0_iter33_reg;
reg   [31:0] e_91_reg_1757;
wire    ap_block_pp0_stage0_11001_ignoreCallOp609;
reg   [31:0] e_91_reg_1757_pp0_iter30_reg;
reg   [31:0] e_91_reg_1757_pp0_iter31_reg;
reg   [31:0] e_91_reg_1757_pp0_iter32_reg;
reg   [31:0] e_91_reg_1757_pp0_iter33_reg;
reg   [31:0] add_reg_1763;
reg   [31:0] add244_1_reg_1768;
reg   [31:0] add244_2_reg_1773;
reg   [31:0] add244_3_reg_1778;
reg   [31:0] add244_4_reg_1783;
reg   [31:0] add244_5_reg_1788;
reg   [31:0] add244_6_reg_1793;
reg   [31:0] add244_7_reg_1798;
reg   [31:0] add244_8_reg_1803;
reg   [31:0] add244_9_reg_1808;
reg   [31:0] add244_s_reg_1813;
reg   [31:0] add244_10_reg_1818;
reg   [31:0] add244_11_reg_1823;
reg   [31:0] add244_12_reg_1828;
reg   [31:0] add244_13_reg_1833;
reg   [31:0] add244_14_reg_1838;
reg   [31:0] add14_reg_1843;
reg   [31:0] add262_1_reg_1848;
reg   [31:0] add262_2_reg_1853;
reg   [31:0] add262_3_reg_1858;
reg   [31:0] add15_reg_1863;
reg   [31:0] add16_reg_1868;
reg   [31:0] psum_reg_1873;
wire   [31:0] tmp_58_fu_1214_p11;
reg    grp_lut_exp_fu_616_ap_ce;
wire    ap_block_pp0_stage0_11001_ignoreCallOp226;
reg    grp_lut_exp_fu_623_ap_ce;
wire    ap_block_pp0_stage0_11001_ignoreCallOp227;
reg    grp_lut_exp_fu_630_ap_ce;
wire    ap_block_pp0_stage0_11001_ignoreCallOp228;
reg    grp_lut_exp_fu_637_ap_ce;
wire    ap_block_pp0_stage0_11001_ignoreCallOp229;
reg    grp_lut_exp_fu_644_ap_ce;
wire    ap_block_pp0_stage0_11001_ignoreCallOp230;
reg    grp_lut_exp_fu_651_ap_ce;
wire    ap_block_pp0_stage0_11001_ignoreCallOp231;
reg    grp_lut_exp_fu_658_ap_ce;
wire    ap_block_pp0_stage0_11001_ignoreCallOp232;
reg    grp_lut_exp_fu_665_ap_ce;
wire    ap_block_pp0_stage0_11001_ignoreCallOp233;
reg    grp_lut_exp_fu_672_ap_ce;
wire    ap_block_pp0_stage0_11001_ignoreCallOp234;
reg    grp_lut_exp_fu_679_ap_ce;
wire    ap_block_pp0_stage0_11001_ignoreCallOp235;
reg    grp_lut_exp_fu_686_ap_ce;
wire    ap_block_pp0_stage0_11001_ignoreCallOp236;
reg    grp_lut_exp_fu_693_ap_ce;
wire    ap_block_pp0_stage0_11001_ignoreCallOp237;
reg    grp_lut_exp_fu_700_ap_ce;
wire    ap_block_pp0_stage0_11001_ignoreCallOp238;
reg    grp_lut_exp_fu_707_ap_ce;
wire    ap_block_pp0_stage0_11001_ignoreCallOp239;
reg    grp_lut_exp_fu_714_ap_ce;
wire    ap_block_pp0_stage0_11001_ignoreCallOp240;
reg    grp_lut_exp_fu_721_ap_ce;
wire    ap_block_pp0_stage0_11001_ignoreCallOp241;
wire    ap_block_pp0_stage0_ignoreCallOp226;
wire    ap_block_pp0_stage0_ignoreCallOp227;
wire    ap_block_pp0_stage0_ignoreCallOp228;
wire    ap_block_pp0_stage0_ignoreCallOp229;
wire    ap_block_pp0_stage0_ignoreCallOp230;
wire    ap_block_pp0_stage0_ignoreCallOp231;
wire    ap_block_pp0_stage0_ignoreCallOp232;
wire    ap_block_pp0_stage0_ignoreCallOp233;
wire    ap_block_pp0_stage0_ignoreCallOp234;
wire    ap_block_pp0_stage0_ignoreCallOp235;
wire    ap_block_pp0_stage0_ignoreCallOp236;
wire    ap_block_pp0_stage0_ignoreCallOp237;
wire    ap_block_pp0_stage0_ignoreCallOp238;
wire    ap_block_pp0_stage0_ignoreCallOp239;
wire    ap_block_pp0_stage0_ignoreCallOp240;
wire    ap_block_pp0_stage0_ignoreCallOp241;
wire   [63:0] zext_ln231_fu_950_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln216_fu_1183_p1;
reg   [9:0] idx_fu_140;
wire   [9:0] add_ln216_fu_980_p2;
wire    ap_loop_init;
reg   [9:0] ap_sig_allocacmp_i;
reg   [31:0] partial_sums_3_fu_144;
reg   [31:0] ap_sig_allocacmp_partial_sums_3_load;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg    ap_loop_exit_ready_pp0_iter8_reg;
reg    ap_loop_exit_ready_pp0_iter9_reg;
reg    ap_loop_exit_ready_pp0_iter10_reg;
reg    ap_loop_exit_ready_pp0_iter11_reg;
reg    ap_loop_exit_ready_pp0_iter12_reg;
reg    ap_loop_exit_ready_pp0_iter13_reg;
reg    ap_loop_exit_ready_pp0_iter14_reg;
reg    ap_loop_exit_ready_pp0_iter15_reg;
reg    ap_loop_exit_ready_pp0_iter16_reg;
reg    ap_loop_exit_ready_pp0_iter17_reg;
reg    ap_loop_exit_ready_pp0_iter18_reg;
reg    ap_loop_exit_ready_pp0_iter19_reg;
reg    ap_loop_exit_ready_pp0_iter20_reg;
reg    ap_loop_exit_ready_pp0_iter21_reg;
reg    ap_loop_exit_ready_pp0_iter22_reg;
reg    ap_loop_exit_ready_pp0_iter23_reg;
reg    ap_loop_exit_ready_pp0_iter24_reg;
reg    ap_loop_exit_ready_pp0_iter25_reg;
reg    ap_loop_exit_ready_pp0_iter26_reg;
reg    ap_loop_exit_ready_pp0_iter27_reg;
reg    ap_loop_exit_ready_pp0_iter28_reg;
reg    ap_loop_exit_ready_pp0_iter29_reg;
reg    ap_loop_exit_ready_pp0_iter30_reg;
reg    ap_loop_exit_ready_pp0_iter31_reg;
reg    ap_loop_exit_ready_pp0_iter32_reg;
reg    ap_loop_exit_ready_pp0_iter33_reg;
reg    ap_loop_exit_ready_pp0_iter34_reg;
reg    ap_loop_exit_ready_pp0_iter35_reg;
reg    ap_loop_exit_ready_pp0_iter36_reg;
reg    ap_loop_exit_ready_pp0_iter37_reg;
reg    ap_loop_exit_ready_pp0_iter38_reg;
reg    ap_loop_exit_ready_pp0_iter39_reg;
reg    ap_loop_exit_ready_pp0_iter40_reg;
reg    ap_loop_exit_ready_pp0_iter41_reg;
reg    ap_loop_exit_ready_pp0_iter42_reg;
reg    ap_loop_exit_ready_pp0_iter43_reg;
reg    ap_loop_exit_ready_pp0_iter44_reg;
reg    ap_loop_exit_ready_pp0_iter45_reg;
reg    ap_loop_exit_ready_pp0_iter46_reg;
reg    ap_loop_exit_ready_pp0_iter47_reg;
reg    ap_loop_exit_ready_pp0_iter48_reg;
reg    ap_loop_exit_ready_pp0_iter49_reg;
reg    ap_loop_exit_ready_pp0_iter50_reg;
reg    ap_loop_exit_ready_pp0_iter51_reg;
reg    ap_loop_exit_ready_pp0_iter52_reg;
reg   [31:0] partial_sums_2_fu_148;
reg   [31:0] ap_sig_allocacmp_partial_sums_2_load;
reg   [31:0] partial_sums_1_fu_152;
reg   [31:0] ap_sig_allocacmp_partial_sums_1_load;
reg   [31:0] partial_sums_4_fu_156;
reg   [31:0] ap_sig_allocacmp_partial_sums_4_load;
wire    ap_block_pp0_stage0_01001;
reg    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_ce0_local;
reg    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_ce0_local;
reg    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_ce0_local;
reg    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_ce0_local;
reg    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_ce0_local;
reg    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_ce0_local;
reg    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_ce0_local;
reg    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_ce0_local;
reg    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_ce0_local;
reg    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_ce0_local;
reg    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_ce0_local;
reg    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_ce0_local;
reg    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_ce0_local;
reg    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_ce0_local;
reg    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_ce0_local;
reg    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_ce0_local;
reg    exp_cache_we0_local;
reg    exp_cache_ce0_local;
reg    exp_cache_1_we0_local;
reg    exp_cache_1_ce0_local;
reg    exp_cache_2_we0_local;
reg    exp_cache_2_ce0_local;
reg    exp_cache_3_we0_local;
reg    exp_cache_3_ce0_local;
reg    exp_cache_4_we0_local;
reg    exp_cache_4_ce0_local;
reg    exp_cache_5_we0_local;
reg    exp_cache_5_ce0_local;
reg    exp_cache_6_we0_local;
reg    exp_cache_6_ce0_local;
reg    exp_cache_7_we0_local;
reg    exp_cache_7_ce0_local;
reg    exp_cache_8_we0_local;
reg    exp_cache_8_ce0_local;
reg    exp_cache_9_we0_local;
reg    exp_cache_9_ce0_local;
reg    exp_cache_10_we0_local;
reg    exp_cache_10_ce0_local;
reg    exp_cache_11_we0_local;
reg    exp_cache_11_ce0_local;
reg    exp_cache_12_we0_local;
reg    exp_cache_12_ce0_local;
reg    exp_cache_13_we0_local;
reg    exp_cache_13_ce0_local;
reg    exp_cache_14_we0_local;
reg    exp_cache_14_ce0_local;
reg    exp_cache_15_we0_local;
reg    exp_cache_15_ce0_local;
wire   [11:0] zext_ln216_1_fu_940_p1;
wire   [11:0] add_ln230_fu_944_p2;
wire   [31:0] x_f32_fu_991_p3;
wire   [31:0] x_f32_270_fu_1003_p3;
wire   [31:0] x_f32_271_fu_1015_p3;
wire   [31:0] x_f32_272_fu_1027_p3;
wire   [31:0] x_f32_273_fu_1039_p3;
wire   [31:0] x_f32_274_fu_1051_p3;
wire   [31:0] x_f32_275_fu_1063_p3;
wire   [31:0] x_f32_276_fu_1075_p3;
wire   [31:0] x_f32_277_fu_1087_p3;
wire   [31:0] x_f32_278_fu_1099_p3;
wire   [31:0] x_f32_279_fu_1111_p3;
wire   [31:0] x_f32_280_fu_1123_p3;
wire   [31:0] x_f32_281_fu_1135_p3;
wire   [31:0] x_f32_282_fu_1147_p3;
wire   [31:0] x_f32_283_fu_1159_p3;
wire   [31:0] x_f32_284_fu_1171_p3;
wire   [31:0] tmp_58_fu_1214_p9;
wire    ap_block_pp0_stage0_00001;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire   [1:0] tmp_58_fu_1214_p1;
wire   [1:0] tmp_58_fu_1214_p3;
wire  signed [1:0] tmp_58_fu_1214_p5;
wire  signed [1:0] tmp_58_fu_1214_p7;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter15 = 1'b0;
#0 ap_enable_reg_pp0_iter16 = 1'b0;
#0 ap_enable_reg_pp0_iter17 = 1'b0;
#0 ap_enable_reg_pp0_iter18 = 1'b0;
#0 ap_enable_reg_pp0_iter19 = 1'b0;
#0 ap_enable_reg_pp0_iter20 = 1'b0;
#0 ap_enable_reg_pp0_iter21 = 1'b0;
#0 ap_enable_reg_pp0_iter22 = 1'b0;
#0 ap_enable_reg_pp0_iter23 = 1'b0;
#0 ap_enable_reg_pp0_iter24 = 1'b0;
#0 ap_enable_reg_pp0_iter25 = 1'b0;
#0 ap_enable_reg_pp0_iter26 = 1'b0;
#0 ap_enable_reg_pp0_iter27 = 1'b0;
#0 ap_enable_reg_pp0_iter28 = 1'b0;
#0 ap_enable_reg_pp0_iter29 = 1'b0;
#0 ap_enable_reg_pp0_iter30 = 1'b0;
#0 ap_enable_reg_pp0_iter31 = 1'b0;
#0 ap_enable_reg_pp0_iter32 = 1'b0;
#0 ap_enable_reg_pp0_iter33 = 1'b0;
#0 ap_enable_reg_pp0_iter34 = 1'b0;
#0 ap_enable_reg_pp0_iter35 = 1'b0;
#0 ap_enable_reg_pp0_iter36 = 1'b0;
#0 ap_enable_reg_pp0_iter37 = 1'b0;
#0 ap_enable_reg_pp0_iter38 = 1'b0;
#0 ap_enable_reg_pp0_iter39 = 1'b0;
#0 ap_enable_reg_pp0_iter40 = 1'b0;
#0 ap_enable_reg_pp0_iter41 = 1'b0;
#0 ap_enable_reg_pp0_iter42 = 1'b0;
#0 ap_enable_reg_pp0_iter43 = 1'b0;
#0 ap_enable_reg_pp0_iter44 = 1'b0;
#0 ap_enable_reg_pp0_iter45 = 1'b0;
#0 ap_enable_reg_pp0_iter46 = 1'b0;
#0 ap_enable_reg_pp0_iter47 = 1'b0;
#0 ap_enable_reg_pp0_iter48 = 1'b0;
#0 ap_enable_reg_pp0_iter49 = 1'b0;
#0 ap_enable_reg_pp0_iter50 = 1'b0;
#0 ap_enable_reg_pp0_iter51 = 1'b0;
#0 ap_enable_reg_pp0_iter52 = 1'b0;
#0 ap_enable_reg_pp0_iter53 = 1'b0;
#0 idx_fu_140 = 10'd0;
#0 partial_sums_3_fu_144 = 32'd0;
#0 partial_sums_2_fu_148 = 32'd0;
#0 partial_sums_1_fu_152 = 32'd0;
#0 partial_sums_4_fu_156 = 32'd0;
#0 ap_done_reg = 1'b0;
end

(* dissolve_hierarchy = "yes" *) activation_accelerator_sparsemux_9_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_9_2_32_1_1_U859(
    .din0(ap_sig_allocacmp_partial_sums_4_load),
    .din1(ap_sig_allocacmp_partial_sums_1_load),
    .din2(ap_sig_allocacmp_partial_sums_2_load),
    .din3(ap_sig_allocacmp_partial_sums_3_load),
    .def(tmp_58_fu_1214_p9),
    .sel(trunc_ln_reg_1422_pp0_iter49_reg),
    .dout(tmp_58_fu_1214_p11)
);

activation_accelerator_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready_pp0_iter52_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter15 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter16 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter17 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter18 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter19 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter20 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter21 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter22 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter22 <= ap_enable_reg_pp0_iter21;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter23 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter23 <= ap_enable_reg_pp0_iter22;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter24 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter24 <= ap_enable_reg_pp0_iter23;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter25 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter25 <= ap_enable_reg_pp0_iter24;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter26 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter26 <= ap_enable_reg_pp0_iter25;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter27 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter27 <= ap_enable_reg_pp0_iter26;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter28 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter28 <= ap_enable_reg_pp0_iter27;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter29 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter29 <= ap_enable_reg_pp0_iter28;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter30 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter30 <= ap_enable_reg_pp0_iter29;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter31 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter31 <= ap_enable_reg_pp0_iter30;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter32 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter32 <= ap_enable_reg_pp0_iter31;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter33 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter33 <= ap_enable_reg_pp0_iter32;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter34 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter34 <= ap_enable_reg_pp0_iter33;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter35 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter35 <= ap_enable_reg_pp0_iter34;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter36 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter36 <= ap_enable_reg_pp0_iter35;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter37 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter37 <= ap_enable_reg_pp0_iter36;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter38 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter38 <= ap_enable_reg_pp0_iter37;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter39 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter39 <= ap_enable_reg_pp0_iter38;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter40 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter40 <= ap_enable_reg_pp0_iter39;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter41 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter41 <= ap_enable_reg_pp0_iter40;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter42 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter42 <= ap_enable_reg_pp0_iter41;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter43 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter43 <= ap_enable_reg_pp0_iter42;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter44 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter44 <= ap_enable_reg_pp0_iter43;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter45 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter45 <= ap_enable_reg_pp0_iter44;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter46 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter46 <= ap_enable_reg_pp0_iter45;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter47 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter47 <= ap_enable_reg_pp0_iter46;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter48 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter48 <= ap_enable_reg_pp0_iter47;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter49 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter49 <= ap_enable_reg_pp0_iter48;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter50 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter50 <= ap_enable_reg_pp0_iter49;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter51 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter51 <= ap_enable_reg_pp0_iter50;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter52 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter52 <= ap_enable_reg_pp0_iter51;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter53 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter53 <= ap_enable_reg_pp0_iter52;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln216_fu_924_p2 == 1'd1))) begin
            idx_fu_140 <= add_ln216_fu_980_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            idx_fu_140 <= 10'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            partial_sums_1_fu_152 <= 32'd0;
        end else if (((trunc_ln_reg_1422_pp0_iter52_reg == 2'd1) & (ap_enable_reg_pp0_iter53 == 1'b1))) begin
            partial_sums_1_fu_152 <= grp_fu_2500_p_dout0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            partial_sums_2_fu_148 <= 32'd0;
        end else if (((trunc_ln_reg_1422_pp0_iter52_reg == 2'd2) & (ap_enable_reg_pp0_iter53 == 1'b1))) begin
            partial_sums_2_fu_148 <= grp_fu_2500_p_dout0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            partial_sums_3_fu_144 <= 32'd0;
        end else if (((trunc_ln_reg_1422_pp0_iter52_reg == 2'd3) & (ap_enable_reg_pp0_iter53 == 1'b1))) begin
            partial_sums_3_fu_144 <= grp_fu_2500_p_dout0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            partial_sums_4_fu_156 <= 32'd0;
        end else if (((trunc_ln_reg_1422_pp0_iter52_reg == 2'd0) & (ap_enable_reg_pp0_iter53 == 1'b1))) begin
            partial_sums_4_fu_156 <= grp_fu_2500_p_dout0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_531_reg_1427 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_q0;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_533_reg_1432 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_q0;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_535_reg_1437 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_q0;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_537_reg_1442 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_q0;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_539_reg_1447 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_q0;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_541_reg_1452 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_q0;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_543_reg_1457 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_q0;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_545_reg_1462 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_q0;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_547_reg_1467 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_q0;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_549_reg_1472 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_q0;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_100_reg_1492 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_q0;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_101_reg_1497 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_q0;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_103_reg_1502 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_q0;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_99_reg_1487 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_q0;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_reg_1482 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_q0;
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        icmp_ln216_reg_1333 <= icmp_ln216_fu_924_p2;
        icmp_ln216_reg_1333_pp0_iter1_reg <= icmp_ln216_reg_1333;
        lshr_ln3_reg_1337 <= {{ap_sig_allocacmp_i[9:4]}};
        lshr_ln3_reg_1337_pp0_iter1_reg <= lshr_ln3_reg_1337;
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_load_reg_1477 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_q0;
        trunc_ln_reg_1422 <= {{ap_sig_allocacmp_i[5:4]}};
        trunc_ln_reg_1422_pp0_iter1_reg <= trunc_ln_reg_1422;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        add14_reg_1843 <= grp_fu_2472_p_dout0;
        add15_reg_1863 <= grp_fu_2488_p_dout0;
        add16_reg_1868 <= grp_fu_2492_p_dout0;
        add244_10_reg_1818 <= grp_fu_2452_p_dout0;
        add244_11_reg_1823 <= grp_fu_2456_p_dout0;
        add244_12_reg_1828 <= grp_fu_2460_p_dout0;
        add244_13_reg_1833 <= grp_fu_2464_p_dout0;
        add244_14_reg_1838 <= grp_fu_2468_p_dout0;
        add244_1_reg_1768 <= grp_fu_2588_p_dout0;
        add244_2_reg_1773 <= grp_fu_2592_p_dout0;
        add244_3_reg_1778 <= grp_fu_2596_p_dout0;
        add244_4_reg_1783 <= grp_fu_2600_p_dout0;
        add244_5_reg_1788 <= grp_fu_2604_p_dout0;
        add244_6_reg_1793 <= grp_fu_2432_p_dout0;
        add244_7_reg_1798 <= grp_fu_2436_p_dout0;
        add244_8_reg_1803 <= grp_fu_2440_p_dout0;
        add244_9_reg_1808 <= grp_fu_2444_p_dout0;
        add244_s_reg_1813 <= grp_fu_2448_p_dout0;
        add262_1_reg_1848 <= grp_fu_2476_p_dout0;
        add262_2_reg_1853 <= grp_fu_2480_p_dout0;
        add262_3_reg_1858 <= grp_fu_2484_p_dout0;
        add_reg_1763 <= grp_fu_2584_p_dout0;
        ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
        ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
        ap_loop_exit_ready_pp0_iter12_reg <= ap_loop_exit_ready_pp0_iter11_reg;
        ap_loop_exit_ready_pp0_iter13_reg <= ap_loop_exit_ready_pp0_iter12_reg;
        ap_loop_exit_ready_pp0_iter14_reg <= ap_loop_exit_ready_pp0_iter13_reg;
        ap_loop_exit_ready_pp0_iter15_reg <= ap_loop_exit_ready_pp0_iter14_reg;
        ap_loop_exit_ready_pp0_iter16_reg <= ap_loop_exit_ready_pp0_iter15_reg;
        ap_loop_exit_ready_pp0_iter17_reg <= ap_loop_exit_ready_pp0_iter16_reg;
        ap_loop_exit_ready_pp0_iter18_reg <= ap_loop_exit_ready_pp0_iter17_reg;
        ap_loop_exit_ready_pp0_iter19_reg <= ap_loop_exit_ready_pp0_iter18_reg;
        ap_loop_exit_ready_pp0_iter20_reg <= ap_loop_exit_ready_pp0_iter19_reg;
        ap_loop_exit_ready_pp0_iter21_reg <= ap_loop_exit_ready_pp0_iter20_reg;
        ap_loop_exit_ready_pp0_iter22_reg <= ap_loop_exit_ready_pp0_iter21_reg;
        ap_loop_exit_ready_pp0_iter23_reg <= ap_loop_exit_ready_pp0_iter22_reg;
        ap_loop_exit_ready_pp0_iter24_reg <= ap_loop_exit_ready_pp0_iter23_reg;
        ap_loop_exit_ready_pp0_iter25_reg <= ap_loop_exit_ready_pp0_iter24_reg;
        ap_loop_exit_ready_pp0_iter26_reg <= ap_loop_exit_ready_pp0_iter25_reg;
        ap_loop_exit_ready_pp0_iter27_reg <= ap_loop_exit_ready_pp0_iter26_reg;
        ap_loop_exit_ready_pp0_iter28_reg <= ap_loop_exit_ready_pp0_iter27_reg;
        ap_loop_exit_ready_pp0_iter29_reg <= ap_loop_exit_ready_pp0_iter28_reg;
        ap_loop_exit_ready_pp0_iter30_reg <= ap_loop_exit_ready_pp0_iter29_reg;
        ap_loop_exit_ready_pp0_iter31_reg <= ap_loop_exit_ready_pp0_iter30_reg;
        ap_loop_exit_ready_pp0_iter32_reg <= ap_loop_exit_ready_pp0_iter31_reg;
        ap_loop_exit_ready_pp0_iter33_reg <= ap_loop_exit_ready_pp0_iter32_reg;
        ap_loop_exit_ready_pp0_iter34_reg <= ap_loop_exit_ready_pp0_iter33_reg;
        ap_loop_exit_ready_pp0_iter35_reg <= ap_loop_exit_ready_pp0_iter34_reg;
        ap_loop_exit_ready_pp0_iter36_reg <= ap_loop_exit_ready_pp0_iter35_reg;
        ap_loop_exit_ready_pp0_iter37_reg <= ap_loop_exit_ready_pp0_iter36_reg;
        ap_loop_exit_ready_pp0_iter38_reg <= ap_loop_exit_ready_pp0_iter37_reg;
        ap_loop_exit_ready_pp0_iter39_reg <= ap_loop_exit_ready_pp0_iter38_reg;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter40_reg <= ap_loop_exit_ready_pp0_iter39_reg;
        ap_loop_exit_ready_pp0_iter41_reg <= ap_loop_exit_ready_pp0_iter40_reg;
        ap_loop_exit_ready_pp0_iter42_reg <= ap_loop_exit_ready_pp0_iter41_reg;
        ap_loop_exit_ready_pp0_iter43_reg <= ap_loop_exit_ready_pp0_iter42_reg;
        ap_loop_exit_ready_pp0_iter44_reg <= ap_loop_exit_ready_pp0_iter43_reg;
        ap_loop_exit_ready_pp0_iter45_reg <= ap_loop_exit_ready_pp0_iter44_reg;
        ap_loop_exit_ready_pp0_iter46_reg <= ap_loop_exit_ready_pp0_iter45_reg;
        ap_loop_exit_ready_pp0_iter47_reg <= ap_loop_exit_ready_pp0_iter46_reg;
        ap_loop_exit_ready_pp0_iter48_reg <= ap_loop_exit_ready_pp0_iter47_reg;
        ap_loop_exit_ready_pp0_iter49_reg <= ap_loop_exit_ready_pp0_iter48_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter50_reg <= ap_loop_exit_ready_pp0_iter49_reg;
        ap_loop_exit_ready_pp0_iter51_reg <= ap_loop_exit_ready_pp0_iter50_reg;
        ap_loop_exit_ready_pp0_iter52_reg <= ap_loop_exit_ready_pp0_iter51_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
        ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
        ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
        e_84_reg_1715_pp0_iter30_reg <= e_84_reg_1715;
        e_84_reg_1715_pp0_iter31_reg <= e_84_reg_1715_pp0_iter30_reg;
        e_84_reg_1715_pp0_iter32_reg <= e_84_reg_1715_pp0_iter31_reg;
        e_84_reg_1715_pp0_iter33_reg <= e_84_reg_1715_pp0_iter32_reg;
        e_85_reg_1721_pp0_iter30_reg <= e_85_reg_1721;
        e_85_reg_1721_pp0_iter31_reg <= e_85_reg_1721_pp0_iter30_reg;
        e_85_reg_1721_pp0_iter32_reg <= e_85_reg_1721_pp0_iter31_reg;
        e_85_reg_1721_pp0_iter33_reg <= e_85_reg_1721_pp0_iter32_reg;
        e_86_reg_1727_pp0_iter30_reg <= e_86_reg_1727;
        e_86_reg_1727_pp0_iter31_reg <= e_86_reg_1727_pp0_iter30_reg;
        e_86_reg_1727_pp0_iter32_reg <= e_86_reg_1727_pp0_iter31_reg;
        e_86_reg_1727_pp0_iter33_reg <= e_86_reg_1727_pp0_iter32_reg;
        e_87_reg_1733_pp0_iter30_reg <= e_87_reg_1733;
        e_87_reg_1733_pp0_iter31_reg <= e_87_reg_1733_pp0_iter30_reg;
        e_87_reg_1733_pp0_iter32_reg <= e_87_reg_1733_pp0_iter31_reg;
        e_87_reg_1733_pp0_iter33_reg <= e_87_reg_1733_pp0_iter32_reg;
        e_88_reg_1739_pp0_iter30_reg <= e_88_reg_1739;
        e_88_reg_1739_pp0_iter31_reg <= e_88_reg_1739_pp0_iter30_reg;
        e_88_reg_1739_pp0_iter32_reg <= e_88_reg_1739_pp0_iter31_reg;
        e_88_reg_1739_pp0_iter33_reg <= e_88_reg_1739_pp0_iter32_reg;
        e_89_reg_1745_pp0_iter30_reg <= e_89_reg_1745;
        e_89_reg_1745_pp0_iter31_reg <= e_89_reg_1745_pp0_iter30_reg;
        e_89_reg_1745_pp0_iter32_reg <= e_89_reg_1745_pp0_iter31_reg;
        e_89_reg_1745_pp0_iter33_reg <= e_89_reg_1745_pp0_iter32_reg;
        e_90_reg_1751_pp0_iter30_reg <= e_90_reg_1751;
        e_90_reg_1751_pp0_iter31_reg <= e_90_reg_1751_pp0_iter30_reg;
        e_90_reg_1751_pp0_iter32_reg <= e_90_reg_1751_pp0_iter31_reg;
        e_90_reg_1751_pp0_iter33_reg <= e_90_reg_1751_pp0_iter32_reg;
        e_91_reg_1757_pp0_iter30_reg <= e_91_reg_1757;
        e_91_reg_1757_pp0_iter31_reg <= e_91_reg_1757_pp0_iter30_reg;
        e_91_reg_1757_pp0_iter32_reg <= e_91_reg_1757_pp0_iter31_reg;
        e_91_reg_1757_pp0_iter33_reg <= e_91_reg_1757_pp0_iter32_reg;
        icmp_ln216_reg_1333_pp0_iter10_reg <= icmp_ln216_reg_1333_pp0_iter9_reg;
        icmp_ln216_reg_1333_pp0_iter11_reg <= icmp_ln216_reg_1333_pp0_iter10_reg;
        icmp_ln216_reg_1333_pp0_iter12_reg <= icmp_ln216_reg_1333_pp0_iter11_reg;
        icmp_ln216_reg_1333_pp0_iter13_reg <= icmp_ln216_reg_1333_pp0_iter12_reg;
        icmp_ln216_reg_1333_pp0_iter14_reg <= icmp_ln216_reg_1333_pp0_iter13_reg;
        icmp_ln216_reg_1333_pp0_iter15_reg <= icmp_ln216_reg_1333_pp0_iter14_reg;
        icmp_ln216_reg_1333_pp0_iter16_reg <= icmp_ln216_reg_1333_pp0_iter15_reg;
        icmp_ln216_reg_1333_pp0_iter17_reg <= icmp_ln216_reg_1333_pp0_iter16_reg;
        icmp_ln216_reg_1333_pp0_iter18_reg <= icmp_ln216_reg_1333_pp0_iter17_reg;
        icmp_ln216_reg_1333_pp0_iter19_reg <= icmp_ln216_reg_1333_pp0_iter18_reg;
        icmp_ln216_reg_1333_pp0_iter20_reg <= icmp_ln216_reg_1333_pp0_iter19_reg;
        icmp_ln216_reg_1333_pp0_iter21_reg <= icmp_ln216_reg_1333_pp0_iter20_reg;
        icmp_ln216_reg_1333_pp0_iter22_reg <= icmp_ln216_reg_1333_pp0_iter21_reg;
        icmp_ln216_reg_1333_pp0_iter23_reg <= icmp_ln216_reg_1333_pp0_iter22_reg;
        icmp_ln216_reg_1333_pp0_iter24_reg <= icmp_ln216_reg_1333_pp0_iter23_reg;
        icmp_ln216_reg_1333_pp0_iter25_reg <= icmp_ln216_reg_1333_pp0_iter24_reg;
        icmp_ln216_reg_1333_pp0_iter26_reg <= icmp_ln216_reg_1333_pp0_iter25_reg;
        icmp_ln216_reg_1333_pp0_iter27_reg <= icmp_ln216_reg_1333_pp0_iter26_reg;
        icmp_ln216_reg_1333_pp0_iter28_reg <= icmp_ln216_reg_1333_pp0_iter27_reg;
        icmp_ln216_reg_1333_pp0_iter29_reg <= icmp_ln216_reg_1333_pp0_iter28_reg;
        icmp_ln216_reg_1333_pp0_iter2_reg <= icmp_ln216_reg_1333_pp0_iter1_reg;
        icmp_ln216_reg_1333_pp0_iter30_reg <= icmp_ln216_reg_1333_pp0_iter29_reg;
        icmp_ln216_reg_1333_pp0_iter31_reg <= icmp_ln216_reg_1333_pp0_iter30_reg;
        icmp_ln216_reg_1333_pp0_iter32_reg <= icmp_ln216_reg_1333_pp0_iter31_reg;
        icmp_ln216_reg_1333_pp0_iter33_reg <= icmp_ln216_reg_1333_pp0_iter32_reg;
        icmp_ln216_reg_1333_pp0_iter34_reg <= icmp_ln216_reg_1333_pp0_iter33_reg;
        icmp_ln216_reg_1333_pp0_iter35_reg <= icmp_ln216_reg_1333_pp0_iter34_reg;
        icmp_ln216_reg_1333_pp0_iter36_reg <= icmp_ln216_reg_1333_pp0_iter35_reg;
        icmp_ln216_reg_1333_pp0_iter37_reg <= icmp_ln216_reg_1333_pp0_iter36_reg;
        icmp_ln216_reg_1333_pp0_iter38_reg <= icmp_ln216_reg_1333_pp0_iter37_reg;
        icmp_ln216_reg_1333_pp0_iter39_reg <= icmp_ln216_reg_1333_pp0_iter38_reg;
        icmp_ln216_reg_1333_pp0_iter3_reg <= icmp_ln216_reg_1333_pp0_iter2_reg;
        icmp_ln216_reg_1333_pp0_iter40_reg <= icmp_ln216_reg_1333_pp0_iter39_reg;
        icmp_ln216_reg_1333_pp0_iter41_reg <= icmp_ln216_reg_1333_pp0_iter40_reg;
        icmp_ln216_reg_1333_pp0_iter42_reg <= icmp_ln216_reg_1333_pp0_iter41_reg;
        icmp_ln216_reg_1333_pp0_iter43_reg <= icmp_ln216_reg_1333_pp0_iter42_reg;
        icmp_ln216_reg_1333_pp0_iter44_reg <= icmp_ln216_reg_1333_pp0_iter43_reg;
        icmp_ln216_reg_1333_pp0_iter45_reg <= icmp_ln216_reg_1333_pp0_iter44_reg;
        icmp_ln216_reg_1333_pp0_iter46_reg <= icmp_ln216_reg_1333_pp0_iter45_reg;
        icmp_ln216_reg_1333_pp0_iter47_reg <= icmp_ln216_reg_1333_pp0_iter46_reg;
        icmp_ln216_reg_1333_pp0_iter48_reg <= icmp_ln216_reg_1333_pp0_iter47_reg;
        icmp_ln216_reg_1333_pp0_iter49_reg <= icmp_ln216_reg_1333_pp0_iter48_reg;
        icmp_ln216_reg_1333_pp0_iter4_reg <= icmp_ln216_reg_1333_pp0_iter3_reg;
        icmp_ln216_reg_1333_pp0_iter50_reg <= icmp_ln216_reg_1333_pp0_iter49_reg;
        icmp_ln216_reg_1333_pp0_iter51_reg <= icmp_ln216_reg_1333_pp0_iter50_reg;
        icmp_ln216_reg_1333_pp0_iter5_reg <= icmp_ln216_reg_1333_pp0_iter4_reg;
        icmp_ln216_reg_1333_pp0_iter6_reg <= icmp_ln216_reg_1333_pp0_iter5_reg;
        icmp_ln216_reg_1333_pp0_iter7_reg <= icmp_ln216_reg_1333_pp0_iter6_reg;
        icmp_ln216_reg_1333_pp0_iter8_reg <= icmp_ln216_reg_1333_pp0_iter7_reg;
        icmp_ln216_reg_1333_pp0_iter9_reg <= icmp_ln216_reg_1333_pp0_iter8_reg;
        lshr_ln3_reg_1337_pp0_iter10_reg <= lshr_ln3_reg_1337_pp0_iter9_reg;
        lshr_ln3_reg_1337_pp0_iter11_reg <= lshr_ln3_reg_1337_pp0_iter10_reg;
        lshr_ln3_reg_1337_pp0_iter12_reg <= lshr_ln3_reg_1337_pp0_iter11_reg;
        lshr_ln3_reg_1337_pp0_iter13_reg <= lshr_ln3_reg_1337_pp0_iter12_reg;
        lshr_ln3_reg_1337_pp0_iter14_reg <= lshr_ln3_reg_1337_pp0_iter13_reg;
        lshr_ln3_reg_1337_pp0_iter15_reg <= lshr_ln3_reg_1337_pp0_iter14_reg;
        lshr_ln3_reg_1337_pp0_iter16_reg <= lshr_ln3_reg_1337_pp0_iter15_reg;
        lshr_ln3_reg_1337_pp0_iter17_reg <= lshr_ln3_reg_1337_pp0_iter16_reg;
        lshr_ln3_reg_1337_pp0_iter18_reg <= lshr_ln3_reg_1337_pp0_iter17_reg;
        lshr_ln3_reg_1337_pp0_iter19_reg <= lshr_ln3_reg_1337_pp0_iter18_reg;
        lshr_ln3_reg_1337_pp0_iter20_reg <= lshr_ln3_reg_1337_pp0_iter19_reg;
        lshr_ln3_reg_1337_pp0_iter21_reg <= lshr_ln3_reg_1337_pp0_iter20_reg;
        lshr_ln3_reg_1337_pp0_iter22_reg <= lshr_ln3_reg_1337_pp0_iter21_reg;
        lshr_ln3_reg_1337_pp0_iter23_reg <= lshr_ln3_reg_1337_pp0_iter22_reg;
        lshr_ln3_reg_1337_pp0_iter24_reg <= lshr_ln3_reg_1337_pp0_iter23_reg;
        lshr_ln3_reg_1337_pp0_iter25_reg <= lshr_ln3_reg_1337_pp0_iter24_reg;
        lshr_ln3_reg_1337_pp0_iter26_reg <= lshr_ln3_reg_1337_pp0_iter25_reg;
        lshr_ln3_reg_1337_pp0_iter27_reg <= lshr_ln3_reg_1337_pp0_iter26_reg;
        lshr_ln3_reg_1337_pp0_iter28_reg <= lshr_ln3_reg_1337_pp0_iter27_reg;
        lshr_ln3_reg_1337_pp0_iter29_reg <= lshr_ln3_reg_1337_pp0_iter28_reg;
        lshr_ln3_reg_1337_pp0_iter2_reg <= lshr_ln3_reg_1337_pp0_iter1_reg;
        lshr_ln3_reg_1337_pp0_iter3_reg <= lshr_ln3_reg_1337_pp0_iter2_reg;
        lshr_ln3_reg_1337_pp0_iter4_reg <= lshr_ln3_reg_1337_pp0_iter3_reg;
        lshr_ln3_reg_1337_pp0_iter5_reg <= lshr_ln3_reg_1337_pp0_iter4_reg;
        lshr_ln3_reg_1337_pp0_iter6_reg <= lshr_ln3_reg_1337_pp0_iter5_reg;
        lshr_ln3_reg_1337_pp0_iter7_reg <= lshr_ln3_reg_1337_pp0_iter6_reg;
        lshr_ln3_reg_1337_pp0_iter8_reg <= lshr_ln3_reg_1337_pp0_iter7_reg;
        lshr_ln3_reg_1337_pp0_iter9_reg <= lshr_ln3_reg_1337_pp0_iter8_reg;
        psum_reg_1873 <= grp_fu_2496_p_dout0;
        sub_10_reg_1642 <= grp_fu_2768_p_dout0;
        sub_11_reg_1647 <= grp_fu_2772_p_dout0;
        sub_12_reg_1652 <= grp_fu_2776_p_dout0;
        sub_13_reg_1657 <= grp_fu_2780_p_dout0;
        sub_14_reg_1662 <= grp_fu_2784_p_dout0;
        sub_1_reg_1592 <= grp_fu_2728_p_dout0;
        sub_2_reg_1597 <= grp_fu_2732_p_dout0;
        sub_3_reg_1602 <= grp_fu_2736_p_dout0;
        sub_4_reg_1607 <= grp_fu_2740_p_dout0;
        sub_5_reg_1612 <= grp_fu_2744_p_dout0;
        sub_6_reg_1617 <= grp_fu_2748_p_dout0;
        sub_7_reg_1622 <= grp_fu_2752_p_dout0;
        sub_8_reg_1627 <= grp_fu_2756_p_dout0;
        sub_9_reg_1632 <= grp_fu_2760_p_dout0;
        sub_reg_1587 <= grp_fu_1323_p_dout0;
        sub_s_reg_1637 <= grp_fu_2764_p_dout0;
        trunc_ln_reg_1422_pp0_iter10_reg <= trunc_ln_reg_1422_pp0_iter9_reg;
        trunc_ln_reg_1422_pp0_iter11_reg <= trunc_ln_reg_1422_pp0_iter10_reg;
        trunc_ln_reg_1422_pp0_iter12_reg <= trunc_ln_reg_1422_pp0_iter11_reg;
        trunc_ln_reg_1422_pp0_iter13_reg <= trunc_ln_reg_1422_pp0_iter12_reg;
        trunc_ln_reg_1422_pp0_iter14_reg <= trunc_ln_reg_1422_pp0_iter13_reg;
        trunc_ln_reg_1422_pp0_iter15_reg <= trunc_ln_reg_1422_pp0_iter14_reg;
        trunc_ln_reg_1422_pp0_iter16_reg <= trunc_ln_reg_1422_pp0_iter15_reg;
        trunc_ln_reg_1422_pp0_iter17_reg <= trunc_ln_reg_1422_pp0_iter16_reg;
        trunc_ln_reg_1422_pp0_iter18_reg <= trunc_ln_reg_1422_pp0_iter17_reg;
        trunc_ln_reg_1422_pp0_iter19_reg <= trunc_ln_reg_1422_pp0_iter18_reg;
        trunc_ln_reg_1422_pp0_iter20_reg <= trunc_ln_reg_1422_pp0_iter19_reg;
        trunc_ln_reg_1422_pp0_iter21_reg <= trunc_ln_reg_1422_pp0_iter20_reg;
        trunc_ln_reg_1422_pp0_iter22_reg <= trunc_ln_reg_1422_pp0_iter21_reg;
        trunc_ln_reg_1422_pp0_iter23_reg <= trunc_ln_reg_1422_pp0_iter22_reg;
        trunc_ln_reg_1422_pp0_iter24_reg <= trunc_ln_reg_1422_pp0_iter23_reg;
        trunc_ln_reg_1422_pp0_iter25_reg <= trunc_ln_reg_1422_pp0_iter24_reg;
        trunc_ln_reg_1422_pp0_iter26_reg <= trunc_ln_reg_1422_pp0_iter25_reg;
        trunc_ln_reg_1422_pp0_iter27_reg <= trunc_ln_reg_1422_pp0_iter26_reg;
        trunc_ln_reg_1422_pp0_iter28_reg <= trunc_ln_reg_1422_pp0_iter27_reg;
        trunc_ln_reg_1422_pp0_iter29_reg <= trunc_ln_reg_1422_pp0_iter28_reg;
        trunc_ln_reg_1422_pp0_iter2_reg <= trunc_ln_reg_1422_pp0_iter1_reg;
        trunc_ln_reg_1422_pp0_iter30_reg <= trunc_ln_reg_1422_pp0_iter29_reg;
        trunc_ln_reg_1422_pp0_iter31_reg <= trunc_ln_reg_1422_pp0_iter30_reg;
        trunc_ln_reg_1422_pp0_iter32_reg <= trunc_ln_reg_1422_pp0_iter31_reg;
        trunc_ln_reg_1422_pp0_iter33_reg <= trunc_ln_reg_1422_pp0_iter32_reg;
        trunc_ln_reg_1422_pp0_iter34_reg <= trunc_ln_reg_1422_pp0_iter33_reg;
        trunc_ln_reg_1422_pp0_iter35_reg <= trunc_ln_reg_1422_pp0_iter34_reg;
        trunc_ln_reg_1422_pp0_iter36_reg <= trunc_ln_reg_1422_pp0_iter35_reg;
        trunc_ln_reg_1422_pp0_iter37_reg <= trunc_ln_reg_1422_pp0_iter36_reg;
        trunc_ln_reg_1422_pp0_iter38_reg <= trunc_ln_reg_1422_pp0_iter37_reg;
        trunc_ln_reg_1422_pp0_iter39_reg <= trunc_ln_reg_1422_pp0_iter38_reg;
        trunc_ln_reg_1422_pp0_iter3_reg <= trunc_ln_reg_1422_pp0_iter2_reg;
        trunc_ln_reg_1422_pp0_iter40_reg <= trunc_ln_reg_1422_pp0_iter39_reg;
        trunc_ln_reg_1422_pp0_iter41_reg <= trunc_ln_reg_1422_pp0_iter40_reg;
        trunc_ln_reg_1422_pp0_iter42_reg <= trunc_ln_reg_1422_pp0_iter41_reg;
        trunc_ln_reg_1422_pp0_iter43_reg <= trunc_ln_reg_1422_pp0_iter42_reg;
        trunc_ln_reg_1422_pp0_iter44_reg <= trunc_ln_reg_1422_pp0_iter43_reg;
        trunc_ln_reg_1422_pp0_iter45_reg <= trunc_ln_reg_1422_pp0_iter44_reg;
        trunc_ln_reg_1422_pp0_iter46_reg <= trunc_ln_reg_1422_pp0_iter45_reg;
        trunc_ln_reg_1422_pp0_iter47_reg <= trunc_ln_reg_1422_pp0_iter46_reg;
        trunc_ln_reg_1422_pp0_iter48_reg <= trunc_ln_reg_1422_pp0_iter47_reg;
        trunc_ln_reg_1422_pp0_iter49_reg <= trunc_ln_reg_1422_pp0_iter48_reg;
        trunc_ln_reg_1422_pp0_iter4_reg <= trunc_ln_reg_1422_pp0_iter3_reg;
        trunc_ln_reg_1422_pp0_iter50_reg <= trunc_ln_reg_1422_pp0_iter49_reg;
        trunc_ln_reg_1422_pp0_iter51_reg <= trunc_ln_reg_1422_pp0_iter50_reg;
        trunc_ln_reg_1422_pp0_iter52_reg <= trunc_ln_reg_1422_pp0_iter51_reg;
        trunc_ln_reg_1422_pp0_iter5_reg <= trunc_ln_reg_1422_pp0_iter4_reg;
        trunc_ln_reg_1422_pp0_iter6_reg <= trunc_ln_reg_1422_pp0_iter5_reg;
        trunc_ln_reg_1422_pp0_iter7_reg <= trunc_ln_reg_1422_pp0_iter6_reg;
        trunc_ln_reg_1422_pp0_iter8_reg <= trunc_ln_reg_1422_pp0_iter7_reg;
        trunc_ln_reg_1422_pp0_iter9_reg <= trunc_ln_reg_1422_pp0_iter8_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp595)) begin
        e_77_reg_1673 <= grp_lut_exp_fu_2853_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp596)) begin
        e_78_reg_1679 <= grp_lut_exp_fu_2858_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp597)) begin
        e_79_reg_1685 <= grp_lut_exp_fu_2863_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp598)) begin
        e_80_reg_1691 <= grp_lut_exp_fu_2868_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp599)) begin
        e_81_reg_1697 <= grp_lut_exp_fu_2873_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp600)) begin
        e_82_reg_1703 <= grp_lut_exp_fu_2878_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp601)) begin
        e_83_reg_1709 <= grp_lut_exp_fu_2883_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp602)) begin
        e_84_reg_1715 <= grp_lut_exp_fu_2888_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp603)) begin
        e_85_reg_1721 <= grp_lut_exp_fu_2893_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp604)) begin
        e_86_reg_1727 <= grp_lut_exp_fu_2898_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp605)) begin
        e_87_reg_1733 <= grp_lut_exp_fu_2903_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp606)) begin
        e_88_reg_1739 <= grp_lut_exp_fu_2908_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp607)) begin
        e_89_reg_1745 <= grp_lut_exp_fu_2913_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp608)) begin
        e_90_reg_1751 <= grp_lut_exp_fu_2918_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp609)) begin
        e_91_reg_1757 <= grp_lut_exp_fu_2923_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp594)) begin
        e_reg_1667 <= grp_lut_exp_fu_2848_p_dout0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_ce0_local = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_ce0_local = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_ce0_local = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_ce0_local = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_ce0_local = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_ce0_local = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_ce0_local = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_ce0_local = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_ce0_local = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_ce0_local = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln216_fu_924_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter52_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_idle_pp0 == 1'b1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter26 == 1'b0) & (ap_enable_reg_pp0_iter25 == 1'b0) & (ap_enable_reg_pp0_iter24 == 1'b0) & (ap_enable_reg_pp0_iter23 == 1'b0) & (ap_enable_reg_pp0_iter22 == 1'b0) & (ap_enable_reg_pp0_iter21 == 1'b0) & (ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter53 == 1'b0) 
    & (ap_enable_reg_pp0_iter52 == 1'b0) & (ap_enable_reg_pp0_iter51 == 1'b0) & (ap_enable_reg_pp0_iter50 == 1'b0) & (ap_enable_reg_pp0_iter49 == 1'b0) & (ap_enable_reg_pp0_iter48 == 1'b0) & (ap_enable_reg_pp0_iter47 == 1'b0) & (ap_enable_reg_pp0_iter46 == 1'b0) & (ap_enable_reg_pp0_iter45 == 1'b0) & (ap_enable_reg_pp0_iter44 == 1'b0) & (ap_enable_reg_pp0_iter43 == 1'b0) & (ap_enable_reg_pp0_iter42 == 1'b0) & (ap_enable_reg_pp0_iter41 == 1'b0) & (ap_enable_reg_pp0_iter40 == 1'b0) & (ap_enable_reg_pp0_iter39 == 1'b0) & (ap_enable_reg_pp0_iter38 == 1'b0) & (ap_enable_reg_pp0_iter37 == 1'b0) & (ap_enable_reg_pp0_iter36 == 1'b0) & (ap_enable_reg_pp0_iter35 == 1'b0) & (ap_enable_reg_pp0_iter34 == 1'b0) & (ap_enable_reg_pp0_iter33 == 1'b0) & (ap_enable_reg_pp0_iter32 == 1'b0) & (ap_enable_reg_pp0_iter31 == 1'b0) & (ap_enable_reg_pp0_iter30 == 1'b0) & (ap_enable_reg_pp0_iter29 == 1'b0) & (ap_enable_reg_pp0_iter28 == 1'b0) & (ap_enable_reg_pp0_iter27 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_i = 10'd0;
    end else begin
        ap_sig_allocacmp_i = idx_fu_140;
    end
end

always @ (*) begin
    if (((trunc_ln_reg_1422_pp0_iter52_reg == 2'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter53 == 1'b1))) begin
        ap_sig_allocacmp_partial_sums_1_load = grp_fu_2500_p_dout0;
    end else begin
        ap_sig_allocacmp_partial_sums_1_load = partial_sums_1_fu_152;
    end
end

always @ (*) begin
    if (((trunc_ln_reg_1422_pp0_iter52_reg == 2'd2) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter53 == 1'b1))) begin
        ap_sig_allocacmp_partial_sums_2_load = grp_fu_2500_p_dout0;
    end else begin
        ap_sig_allocacmp_partial_sums_2_load = partial_sums_2_fu_148;
    end
end

always @ (*) begin
    if (((trunc_ln_reg_1422_pp0_iter52_reg == 2'd3) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter53 == 1'b1))) begin
        ap_sig_allocacmp_partial_sums_3_load = grp_fu_2500_p_dout0;
    end else begin
        ap_sig_allocacmp_partial_sums_3_load = partial_sums_3_fu_144;
    end
end

always @ (*) begin
    if (((trunc_ln_reg_1422_pp0_iter52_reg == 2'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter53 == 1'b1))) begin
        ap_sig_allocacmp_partial_sums_4_load = grp_fu_2500_p_dout0;
    end else begin
        ap_sig_allocacmp_partial_sums_4_load = partial_sums_4_fu_156;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter30 == 1'b1))) begin
        exp_cache_10_ce0_local = 1'b1;
    end else begin
        exp_cache_10_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter30 == 1'b1))) begin
        exp_cache_10_we0_local = 1'b1;
    end else begin
        exp_cache_10_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter30 == 1'b1))) begin
        exp_cache_11_ce0_local = 1'b1;
    end else begin
        exp_cache_11_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter30 == 1'b1))) begin
        exp_cache_11_we0_local = 1'b1;
    end else begin
        exp_cache_11_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter30 == 1'b1))) begin
        exp_cache_12_ce0_local = 1'b1;
    end else begin
        exp_cache_12_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter30 == 1'b1))) begin
        exp_cache_12_we0_local = 1'b1;
    end else begin
        exp_cache_12_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter30 == 1'b1))) begin
        exp_cache_13_ce0_local = 1'b1;
    end else begin
        exp_cache_13_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter30 == 1'b1))) begin
        exp_cache_13_we0_local = 1'b1;
    end else begin
        exp_cache_13_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter30 == 1'b1))) begin
        exp_cache_14_ce0_local = 1'b1;
    end else begin
        exp_cache_14_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter30 == 1'b1))) begin
        exp_cache_14_we0_local = 1'b1;
    end else begin
        exp_cache_14_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter30 == 1'b1))) begin
        exp_cache_15_ce0_local = 1'b1;
    end else begin
        exp_cache_15_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter30 == 1'b1))) begin
        exp_cache_15_we0_local = 1'b1;
    end else begin
        exp_cache_15_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter30 == 1'b1))) begin
        exp_cache_1_ce0_local = 1'b1;
    end else begin
        exp_cache_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter30 == 1'b1))) begin
        exp_cache_1_we0_local = 1'b1;
    end else begin
        exp_cache_1_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter30 == 1'b1))) begin
        exp_cache_2_ce0_local = 1'b1;
    end else begin
        exp_cache_2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter30 == 1'b1))) begin
        exp_cache_2_we0_local = 1'b1;
    end else begin
        exp_cache_2_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter30 == 1'b1))) begin
        exp_cache_3_ce0_local = 1'b1;
    end else begin
        exp_cache_3_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter30 == 1'b1))) begin
        exp_cache_3_we0_local = 1'b1;
    end else begin
        exp_cache_3_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter30 == 1'b1))) begin
        exp_cache_4_ce0_local = 1'b1;
    end else begin
        exp_cache_4_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter30 == 1'b1))) begin
        exp_cache_4_we0_local = 1'b1;
    end else begin
        exp_cache_4_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter30 == 1'b1))) begin
        exp_cache_5_ce0_local = 1'b1;
    end else begin
        exp_cache_5_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter30 == 1'b1))) begin
        exp_cache_5_we0_local = 1'b1;
    end else begin
        exp_cache_5_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter30 == 1'b1))) begin
        exp_cache_6_ce0_local = 1'b1;
    end else begin
        exp_cache_6_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter30 == 1'b1))) begin
        exp_cache_6_we0_local = 1'b1;
    end else begin
        exp_cache_6_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter30 == 1'b1))) begin
        exp_cache_7_ce0_local = 1'b1;
    end else begin
        exp_cache_7_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter30 == 1'b1))) begin
        exp_cache_7_we0_local = 1'b1;
    end else begin
        exp_cache_7_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter30 == 1'b1))) begin
        exp_cache_8_ce0_local = 1'b1;
    end else begin
        exp_cache_8_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter30 == 1'b1))) begin
        exp_cache_8_we0_local = 1'b1;
    end else begin
        exp_cache_8_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter30 == 1'b1))) begin
        exp_cache_9_ce0_local = 1'b1;
    end else begin
        exp_cache_9_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter30 == 1'b1))) begin
        exp_cache_9_we0_local = 1'b1;
    end else begin
        exp_cache_9_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter30 == 1'b1))) begin
        exp_cache_ce0_local = 1'b1;
    end else begin
        exp_cache_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter30 == 1'b1))) begin
        exp_cache_we0_local = 1'b1;
    end else begin
        exp_cache_we0_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp226)) begin
        grp_lut_exp_fu_616_ap_ce = 1'b1;
    end else begin
        grp_lut_exp_fu_616_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp227)) begin
        grp_lut_exp_fu_623_ap_ce = 1'b1;
    end else begin
        grp_lut_exp_fu_623_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp228)) begin
        grp_lut_exp_fu_630_ap_ce = 1'b1;
    end else begin
        grp_lut_exp_fu_630_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp229)) begin
        grp_lut_exp_fu_637_ap_ce = 1'b1;
    end else begin
        grp_lut_exp_fu_637_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp230)) begin
        grp_lut_exp_fu_644_ap_ce = 1'b1;
    end else begin
        grp_lut_exp_fu_644_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp231)) begin
        grp_lut_exp_fu_651_ap_ce = 1'b1;
    end else begin
        grp_lut_exp_fu_651_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp232)) begin
        grp_lut_exp_fu_658_ap_ce = 1'b1;
    end else begin
        grp_lut_exp_fu_658_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp233)) begin
        grp_lut_exp_fu_665_ap_ce = 1'b1;
    end else begin
        grp_lut_exp_fu_665_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp234)) begin
        grp_lut_exp_fu_672_ap_ce = 1'b1;
    end else begin
        grp_lut_exp_fu_672_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp235)) begin
        grp_lut_exp_fu_679_ap_ce = 1'b1;
    end else begin
        grp_lut_exp_fu_679_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp236)) begin
        grp_lut_exp_fu_686_ap_ce = 1'b1;
    end else begin
        grp_lut_exp_fu_686_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp237)) begin
        grp_lut_exp_fu_693_ap_ce = 1'b1;
    end else begin
        grp_lut_exp_fu_693_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp238)) begin
        grp_lut_exp_fu_700_ap_ce = 1'b1;
    end else begin
        grp_lut_exp_fu_700_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp239)) begin
        grp_lut_exp_fu_707_ap_ce = 1'b1;
    end else begin
        grp_lut_exp_fu_707_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp240)) begin
        grp_lut_exp_fu_714_ap_ce = 1'b1;
    end else begin
        grp_lut_exp_fu_714_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp241)) begin
        grp_lut_exp_fu_721_ap_ce = 1'b1;
    end else begin
        grp_lut_exp_fu_721_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_ce0_local = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_ce0_local = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_ce0_local = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_ce0_local = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_ce0_local = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_ce0_local = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln216_reg_1333_pp0_iter51_reg == 1'd0) & (ap_loop_exit_ready_pp0_iter52_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        partial_sums_1_load_1_out_ap_vld = 1'b1;
    end else begin
        partial_sums_1_load_1_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln216_reg_1333_pp0_iter51_reg == 1'd0) & (ap_loop_exit_ready_pp0_iter52_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        partial_sums_2_load_1_out_ap_vld = 1'b1;
    end else begin
        partial_sums_2_load_1_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln216_reg_1333_pp0_iter51_reg == 1'd0) & (ap_loop_exit_ready_pp0_iter52_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        partial_sums_3_load_1_out_ap_vld = 1'b1;
    end else begin
        partial_sums_3_load_1_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln216_reg_1333_pp0_iter51_reg == 1'd0) & (ap_loop_exit_ready_pp0_iter52_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        partial_sums_4_load_1_out_ap_vld = 1'b1;
    end else begin
        partial_sums_4_load_1_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_address0 = zext_ln231_fu_950_p1;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_ce0 = activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_ce0_local;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_address0 = zext_ln231_fu_950_p1;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_ce0 = activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_ce0_local;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_address0 = zext_ln231_fu_950_p1;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_ce0 = activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_ce0_local;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_address0 = zext_ln231_fu_950_p1;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_ce0 = activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_ce0_local;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_address0 = zext_ln231_fu_950_p1;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_ce0 = activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_ce0_local;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_address0 = zext_ln231_fu_950_p1;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_ce0 = activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_ce0_local;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_address0 = zext_ln231_fu_950_p1;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_ce0 = activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_ce0_local;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_address0 = zext_ln231_fu_950_p1;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_ce0 = activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_ce0_local;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_address0 = zext_ln231_fu_950_p1;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_ce0 = activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_ce0_local;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_address0 = zext_ln231_fu_950_p1;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_ce0 = activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_ce0_local;

assign add_ln216_fu_980_p2 = (ap_sig_allocacmp_i + 10'd16);

assign add_ln230_fu_944_p2 = (zext_ln216_1_fu_940_p1 + mul_ln142);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp226 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp227 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp228 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp229 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp230 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp231 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp232 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp233 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp234 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp235 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp236 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp237 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp238 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp239 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp240 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp241 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp594 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp595 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp596 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp597 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp598 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp599 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp600 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp601 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp602 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp603 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp604 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp605 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp606 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp607 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp608 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp609 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_ignoreCallOp226 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_ignoreCallOp227 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_ignoreCallOp228 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_ignoreCallOp229 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_ignoreCallOp230 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_ignoreCallOp231 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_ignoreCallOp232 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_ignoreCallOp233 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_ignoreCallOp234 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_ignoreCallOp235 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_ignoreCallOp236 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_ignoreCallOp237 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_ignoreCallOp238 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_ignoreCallOp239 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_ignoreCallOp240 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_ignoreCallOp241 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_ready = ap_ready_sig;

assign exp_cache_10_address0 = zext_ln216_fu_1183_p1;

assign exp_cache_10_ce0 = exp_cache_10_ce0_local;

assign exp_cache_10_d0 = e_86_reg_1727;

assign exp_cache_10_we0 = exp_cache_10_we0_local;

assign exp_cache_11_address0 = zext_ln216_fu_1183_p1;

assign exp_cache_11_ce0 = exp_cache_11_ce0_local;

assign exp_cache_11_d0 = e_87_reg_1733;

assign exp_cache_11_we0 = exp_cache_11_we0_local;

assign exp_cache_12_address0 = zext_ln216_fu_1183_p1;

assign exp_cache_12_ce0 = exp_cache_12_ce0_local;

assign exp_cache_12_d0 = e_88_reg_1739;

assign exp_cache_12_we0 = exp_cache_12_we0_local;

assign exp_cache_13_address0 = zext_ln216_fu_1183_p1;

assign exp_cache_13_ce0 = exp_cache_13_ce0_local;

assign exp_cache_13_d0 = e_89_reg_1745;

assign exp_cache_13_we0 = exp_cache_13_we0_local;

assign exp_cache_14_address0 = zext_ln216_fu_1183_p1;

assign exp_cache_14_ce0 = exp_cache_14_ce0_local;

assign exp_cache_14_d0 = e_90_reg_1751;

assign exp_cache_14_we0 = exp_cache_14_we0_local;

assign exp_cache_15_address0 = zext_ln216_fu_1183_p1;

assign exp_cache_15_ce0 = exp_cache_15_ce0_local;

assign exp_cache_15_d0 = e_91_reg_1757;

assign exp_cache_15_we0 = exp_cache_15_we0_local;

assign exp_cache_1_address0 = zext_ln216_fu_1183_p1;

assign exp_cache_1_ce0 = exp_cache_1_ce0_local;

assign exp_cache_1_d0 = e_77_reg_1673;

assign exp_cache_1_we0 = exp_cache_1_we0_local;

assign exp_cache_2_address0 = zext_ln216_fu_1183_p1;

assign exp_cache_2_ce0 = exp_cache_2_ce0_local;

assign exp_cache_2_d0 = e_78_reg_1679;

assign exp_cache_2_we0 = exp_cache_2_we0_local;

assign exp_cache_3_address0 = zext_ln216_fu_1183_p1;

assign exp_cache_3_ce0 = exp_cache_3_ce0_local;

assign exp_cache_3_d0 = e_79_reg_1685;

assign exp_cache_3_we0 = exp_cache_3_we0_local;

assign exp_cache_4_address0 = zext_ln216_fu_1183_p1;

assign exp_cache_4_ce0 = exp_cache_4_ce0_local;

assign exp_cache_4_d0 = e_80_reg_1691;

assign exp_cache_4_we0 = exp_cache_4_we0_local;

assign exp_cache_5_address0 = zext_ln216_fu_1183_p1;

assign exp_cache_5_ce0 = exp_cache_5_ce0_local;

assign exp_cache_5_d0 = e_81_reg_1697;

assign exp_cache_5_we0 = exp_cache_5_we0_local;

assign exp_cache_6_address0 = zext_ln216_fu_1183_p1;

assign exp_cache_6_ce0 = exp_cache_6_ce0_local;

assign exp_cache_6_d0 = e_82_reg_1703;

assign exp_cache_6_we0 = exp_cache_6_we0_local;

assign exp_cache_7_address0 = zext_ln216_fu_1183_p1;

assign exp_cache_7_ce0 = exp_cache_7_ce0_local;

assign exp_cache_7_d0 = e_83_reg_1709;

assign exp_cache_7_we0 = exp_cache_7_we0_local;

assign exp_cache_8_address0 = zext_ln216_fu_1183_p1;

assign exp_cache_8_ce0 = exp_cache_8_ce0_local;

assign exp_cache_8_d0 = e_84_reg_1715;

assign exp_cache_8_we0 = exp_cache_8_we0_local;

assign exp_cache_9_address0 = zext_ln216_fu_1183_p1;

assign exp_cache_9_ce0 = exp_cache_9_ce0_local;

assign exp_cache_9_d0 = e_85_reg_1721;

assign exp_cache_9_we0 = exp_cache_9_we0_local;

assign exp_cache_address0 = zext_ln216_fu_1183_p1;

assign exp_cache_ce0 = exp_cache_ce0_local;

assign exp_cache_d0 = e_reg_1667;

assign exp_cache_we0 = exp_cache_we0_local;

assign grp_fu_1323_p_ce = 1'b1;

assign grp_fu_1323_p_din0 = v_fu_998_p1;

assign grp_fu_1323_p_din1 = max_val_7;

assign grp_fu_1323_p_opcode = 2'd1;

assign grp_fu_2432_p_ce = 1'b1;

assign grp_fu_2432_p_din0 = e_82_reg_1703;

assign grp_fu_2432_p_din1 = 32'd0;

assign grp_fu_2432_p_opcode = 2'd0;

assign grp_fu_2436_p_ce = 1'b1;

assign grp_fu_2436_p_din0 = e_83_reg_1709;

assign grp_fu_2436_p_din1 = 32'd0;

assign grp_fu_2436_p_opcode = 2'd0;

assign grp_fu_2440_p_ce = 1'b1;

assign grp_fu_2440_p_din0 = add_reg_1763;

assign grp_fu_2440_p_din1 = e_84_reg_1715_pp0_iter33_reg;

assign grp_fu_2440_p_opcode = 2'd0;

assign grp_fu_2444_p_ce = 1'b1;

assign grp_fu_2444_p_din0 = add244_1_reg_1768;

assign grp_fu_2444_p_din1 = e_85_reg_1721_pp0_iter33_reg;

assign grp_fu_2444_p_opcode = 2'd0;

assign grp_fu_2448_p_ce = 1'b1;

assign grp_fu_2448_p_din0 = add244_2_reg_1773;

assign grp_fu_2448_p_din1 = e_86_reg_1727_pp0_iter33_reg;

assign grp_fu_2448_p_opcode = 2'd0;

assign grp_fu_2452_p_ce = 1'b1;

assign grp_fu_2452_p_din0 = add244_3_reg_1778;

assign grp_fu_2452_p_din1 = e_87_reg_1733_pp0_iter33_reg;

assign grp_fu_2452_p_opcode = 2'd0;

assign grp_fu_2456_p_ce = 1'b1;

assign grp_fu_2456_p_din0 = add244_4_reg_1783;

assign grp_fu_2456_p_din1 = e_88_reg_1739_pp0_iter33_reg;

assign grp_fu_2456_p_opcode = 2'd0;

assign grp_fu_2460_p_ce = 1'b1;

assign grp_fu_2460_p_din0 = add244_5_reg_1788;

assign grp_fu_2460_p_din1 = e_89_reg_1745_pp0_iter33_reg;

assign grp_fu_2460_p_opcode = 2'd0;

assign grp_fu_2464_p_ce = 1'b1;

assign grp_fu_2464_p_din0 = add244_6_reg_1793;

assign grp_fu_2464_p_din1 = e_90_reg_1751_pp0_iter33_reg;

assign grp_fu_2464_p_opcode = 2'd0;

assign grp_fu_2468_p_ce = 1'b1;

assign grp_fu_2468_p_din0 = add244_7_reg_1798;

assign grp_fu_2468_p_din1 = e_91_reg_1757_pp0_iter33_reg;

assign grp_fu_2468_p_opcode = 2'd0;

assign grp_fu_2472_p_ce = 1'b1;

assign grp_fu_2472_p_din0 = add244_8_reg_1803;

assign grp_fu_2472_p_din1 = add244_9_reg_1808;

assign grp_fu_2472_p_opcode = 2'd0;

assign grp_fu_2476_p_ce = 1'b1;

assign grp_fu_2476_p_din0 = add244_s_reg_1813;

assign grp_fu_2476_p_din1 = add244_10_reg_1818;

assign grp_fu_2476_p_opcode = 2'd0;

assign grp_fu_2480_p_ce = 1'b1;

assign grp_fu_2480_p_din0 = add244_11_reg_1823;

assign grp_fu_2480_p_din1 = add244_12_reg_1828;

assign grp_fu_2480_p_opcode = 2'd0;

assign grp_fu_2484_p_ce = 1'b1;

assign grp_fu_2484_p_din0 = add244_13_reg_1833;

assign grp_fu_2484_p_din1 = add244_14_reg_1838;

assign grp_fu_2484_p_opcode = 2'd0;

assign grp_fu_2488_p_ce = 1'b1;

assign grp_fu_2488_p_din0 = add14_reg_1843;

assign grp_fu_2488_p_din1 = add262_1_reg_1848;

assign grp_fu_2488_p_opcode = 2'd0;

assign grp_fu_2492_p_ce = 1'b1;

assign grp_fu_2492_p_din0 = add262_2_reg_1853;

assign grp_fu_2492_p_din1 = add262_3_reg_1858;

assign grp_fu_2492_p_opcode = 2'd0;

assign grp_fu_2496_p_ce = 1'b1;

assign grp_fu_2496_p_din0 = add15_reg_1863;

assign grp_fu_2496_p_din1 = add16_reg_1868;

assign grp_fu_2496_p_opcode = 2'd0;

assign grp_fu_2500_p_ce = 1'b1;

assign grp_fu_2500_p_din0 = tmp_58_fu_1214_p11;

assign grp_fu_2500_p_din1 = psum_reg_1873;

assign grp_fu_2500_p_opcode = 2'd0;

assign grp_fu_2584_p_ce = 1'b1;

assign grp_fu_2584_p_din0 = e_reg_1667;

assign grp_fu_2584_p_din1 = 32'd0;

assign grp_fu_2584_p_opcode = 2'd0;

assign grp_fu_2588_p_ce = 1'b1;

assign grp_fu_2588_p_din0 = e_77_reg_1673;

assign grp_fu_2588_p_din1 = 32'd0;

assign grp_fu_2588_p_opcode = 2'd0;

assign grp_fu_2592_p_ce = 1'b1;

assign grp_fu_2592_p_din0 = e_78_reg_1679;

assign grp_fu_2592_p_din1 = 32'd0;

assign grp_fu_2592_p_opcode = 2'd0;

assign grp_fu_2596_p_ce = 1'b1;

assign grp_fu_2596_p_din0 = e_79_reg_1685;

assign grp_fu_2596_p_din1 = 32'd0;

assign grp_fu_2596_p_opcode = 2'd0;

assign grp_fu_2600_p_ce = 1'b1;

assign grp_fu_2600_p_din0 = e_80_reg_1691;

assign grp_fu_2600_p_din1 = 32'd0;

assign grp_fu_2600_p_opcode = 2'd0;

assign grp_fu_2604_p_ce = 1'b1;

assign grp_fu_2604_p_din0 = e_81_reg_1697;

assign grp_fu_2604_p_din1 = 32'd0;

assign grp_fu_2604_p_opcode = 2'd0;

assign grp_fu_2728_p_ce = 1'b1;

assign grp_fu_2728_p_din0 = v_156_fu_1010_p1;

assign grp_fu_2728_p_din1 = max_val_7;

assign grp_fu_2728_p_opcode = 2'd1;

assign grp_fu_2732_p_ce = 1'b1;

assign grp_fu_2732_p_din0 = v_157_fu_1022_p1;

assign grp_fu_2732_p_din1 = max_val_7;

assign grp_fu_2732_p_opcode = 2'd1;

assign grp_fu_2736_p_ce = 1'b1;

assign grp_fu_2736_p_din0 = v_158_fu_1034_p1;

assign grp_fu_2736_p_din1 = max_val_7;

assign grp_fu_2736_p_opcode = 2'd1;

assign grp_fu_2740_p_ce = 1'b1;

assign grp_fu_2740_p_din0 = v_159_fu_1046_p1;

assign grp_fu_2740_p_din1 = max_val_7;

assign grp_fu_2740_p_opcode = 2'd1;

assign grp_fu_2744_p_ce = 1'b1;

assign grp_fu_2744_p_din0 = v_160_fu_1058_p1;

assign grp_fu_2744_p_din1 = max_val_7;

assign grp_fu_2744_p_opcode = 2'd1;

assign grp_fu_2748_p_ce = 1'b1;

assign grp_fu_2748_p_din0 = v_161_fu_1070_p1;

assign grp_fu_2748_p_din1 = max_val_7;

assign grp_fu_2748_p_opcode = 2'd1;

assign grp_fu_2752_p_ce = 1'b1;

assign grp_fu_2752_p_din0 = v_162_fu_1082_p1;

assign grp_fu_2752_p_din1 = max_val_7;

assign grp_fu_2752_p_opcode = 2'd1;

assign grp_fu_2756_p_ce = 1'b1;

assign grp_fu_2756_p_din0 = v_163_fu_1094_p1;

assign grp_fu_2756_p_din1 = max_val_7;

assign grp_fu_2756_p_opcode = 2'd1;

assign grp_fu_2760_p_ce = 1'b1;

assign grp_fu_2760_p_din0 = v_164_fu_1106_p1;

assign grp_fu_2760_p_din1 = max_val_7;

assign grp_fu_2760_p_opcode = 2'd1;

assign grp_fu_2764_p_ce = 1'b1;

assign grp_fu_2764_p_din0 = v_165_fu_1118_p1;

assign grp_fu_2764_p_din1 = max_val_7;

assign grp_fu_2764_p_opcode = 2'd1;

assign grp_fu_2768_p_ce = 1'b1;

assign grp_fu_2768_p_din0 = v_166_fu_1130_p1;

assign grp_fu_2768_p_din1 = max_val_7;

assign grp_fu_2768_p_opcode = 2'd1;

assign grp_fu_2772_p_ce = 1'b1;

assign grp_fu_2772_p_din0 = v_167_fu_1142_p1;

assign grp_fu_2772_p_din1 = max_val_7;

assign grp_fu_2772_p_opcode = 2'd1;

assign grp_fu_2776_p_ce = 1'b1;

assign grp_fu_2776_p_din0 = v_168_fu_1154_p1;

assign grp_fu_2776_p_din1 = max_val_7;

assign grp_fu_2776_p_opcode = 2'd1;

assign grp_fu_2780_p_ce = 1'b1;

assign grp_fu_2780_p_din0 = v_169_fu_1166_p1;

assign grp_fu_2780_p_din1 = max_val_7;

assign grp_fu_2780_p_opcode = 2'd1;

assign grp_fu_2784_p_ce = 1'b1;

assign grp_fu_2784_p_din0 = v_170_fu_1178_p1;

assign grp_fu_2784_p_din1 = max_val_7;

assign grp_fu_2784_p_opcode = 2'd1;

assign grp_lut_exp_fu_2848_p_ce = grp_lut_exp_fu_616_ap_ce;

assign grp_lut_exp_fu_2848_p_din1 = sub_reg_1587;

assign grp_lut_exp_fu_2853_p_ce = grp_lut_exp_fu_623_ap_ce;

assign grp_lut_exp_fu_2853_p_din1 = sub_1_reg_1592;

assign grp_lut_exp_fu_2858_p_ce = grp_lut_exp_fu_630_ap_ce;

assign grp_lut_exp_fu_2858_p_din1 = sub_2_reg_1597;

assign grp_lut_exp_fu_2863_p_ce = grp_lut_exp_fu_637_ap_ce;

assign grp_lut_exp_fu_2863_p_din1 = sub_3_reg_1602;

assign grp_lut_exp_fu_2868_p_ce = grp_lut_exp_fu_644_ap_ce;

assign grp_lut_exp_fu_2868_p_din1 = sub_4_reg_1607;

assign grp_lut_exp_fu_2873_p_ce = grp_lut_exp_fu_651_ap_ce;

assign grp_lut_exp_fu_2873_p_din1 = sub_5_reg_1612;

assign grp_lut_exp_fu_2878_p_ce = grp_lut_exp_fu_658_ap_ce;

assign grp_lut_exp_fu_2878_p_din1 = sub_6_reg_1617;

assign grp_lut_exp_fu_2883_p_ce = grp_lut_exp_fu_665_ap_ce;

assign grp_lut_exp_fu_2883_p_din1 = sub_7_reg_1622;

assign grp_lut_exp_fu_2888_p_ce = grp_lut_exp_fu_672_ap_ce;

assign grp_lut_exp_fu_2888_p_din1 = sub_8_reg_1627;

assign grp_lut_exp_fu_2893_p_ce = grp_lut_exp_fu_679_ap_ce;

assign grp_lut_exp_fu_2893_p_din1 = sub_9_reg_1632;

assign grp_lut_exp_fu_2898_p_ce = grp_lut_exp_fu_686_ap_ce;

assign grp_lut_exp_fu_2898_p_din1 = sub_s_reg_1637;

assign grp_lut_exp_fu_2903_p_ce = grp_lut_exp_fu_693_ap_ce;

assign grp_lut_exp_fu_2903_p_din1 = sub_10_reg_1642;

assign grp_lut_exp_fu_2908_p_ce = grp_lut_exp_fu_700_ap_ce;

assign grp_lut_exp_fu_2908_p_din1 = sub_11_reg_1647;

assign grp_lut_exp_fu_2913_p_ce = grp_lut_exp_fu_707_ap_ce;

assign grp_lut_exp_fu_2913_p_din1 = sub_12_reg_1652;

assign grp_lut_exp_fu_2918_p_ce = grp_lut_exp_fu_714_ap_ce;

assign grp_lut_exp_fu_2918_p_din1 = sub_13_reg_1657;

assign grp_lut_exp_fu_2923_p_ce = grp_lut_exp_fu_721_ap_ce;

assign grp_lut_exp_fu_2923_p_din1 = sub_14_reg_1662;

assign icmp_ln216_fu_924_p2 = ((ap_sig_allocacmp_i < 10'd768) ? 1'b1 : 1'b0);

assign lshr_ln3_fu_930_p4 = {{ap_sig_allocacmp_i[9:4]}};

assign p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_address0 = zext_ln231_fu_950_p1;

assign p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_ce0 = p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_ce0_local;

assign p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_address0 = zext_ln231_fu_950_p1;

assign p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_ce0 = p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_ce0_local;

assign p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_address0 = zext_ln231_fu_950_p1;

assign p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_ce0 = p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_ce0_local;

assign p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_address0 = zext_ln231_fu_950_p1;

assign p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_ce0 = p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_ce0_local;

assign p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_address0 = zext_ln231_fu_950_p1;

assign p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_ce0 = p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_ce0_local;

assign p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_address0 = zext_ln231_fu_950_p1;

assign p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_ce0 = p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_ce0_local;

assign partial_sums_1_load_1_out = partial_sums_1_fu_152;

assign partial_sums_2_load_1_out = partial_sums_2_fu_148;

assign partial_sums_3_load_1_out = partial_sums_3_fu_144;

assign partial_sums_4_load_1_out = partial_sums_4_fu_156;

assign tmp_58_fu_1214_p9 = 'bx;

assign v_156_fu_1010_p1 = x_f32_270_fu_1003_p3;

assign v_157_fu_1022_p1 = x_f32_271_fu_1015_p3;

assign v_158_fu_1034_p1 = x_f32_272_fu_1027_p3;

assign v_159_fu_1046_p1 = x_f32_273_fu_1039_p3;

assign v_160_fu_1058_p1 = x_f32_274_fu_1051_p3;

assign v_161_fu_1070_p1 = x_f32_275_fu_1063_p3;

assign v_162_fu_1082_p1 = x_f32_276_fu_1075_p3;

assign v_163_fu_1094_p1 = x_f32_277_fu_1087_p3;

assign v_164_fu_1106_p1 = x_f32_278_fu_1099_p3;

assign v_165_fu_1118_p1 = x_f32_279_fu_1111_p3;

assign v_166_fu_1130_p1 = x_f32_280_fu_1123_p3;

assign v_167_fu_1142_p1 = x_f32_281_fu_1135_p3;

assign v_168_fu_1154_p1 = x_f32_282_fu_1147_p3;

assign v_169_fu_1166_p1 = x_f32_283_fu_1159_p3;

assign v_170_fu_1178_p1 = x_f32_284_fu_1171_p3;

assign v_fu_998_p1 = x_f32_fu_991_p3;

assign x_f32_270_fu_1003_p3 = {{activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_533_reg_1432}, {16'd0}};

assign x_f32_271_fu_1015_p3 = {{activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_535_reg_1437}, {16'd0}};

assign x_f32_272_fu_1027_p3 = {{activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_537_reg_1442}, {16'd0}};

assign x_f32_273_fu_1039_p3 = {{activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_539_reg_1447}, {16'd0}};

assign x_f32_274_fu_1051_p3 = {{activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_541_reg_1452}, {16'd0}};

assign x_f32_275_fu_1063_p3 = {{activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_543_reg_1457}, {16'd0}};

assign x_f32_276_fu_1075_p3 = {{activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_545_reg_1462}, {16'd0}};

assign x_f32_277_fu_1087_p3 = {{activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_547_reg_1467}, {16'd0}};

assign x_f32_278_fu_1099_p3 = {{activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_549_reg_1472}, {16'd0}};

assign x_f32_279_fu_1111_p3 = {{p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_load_reg_1477}, {16'd0}};

assign x_f32_280_fu_1123_p3 = {{activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_reg_1482}, {16'd0}};

assign x_f32_281_fu_1135_p3 = {{activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_99_reg_1487}, {16'd0}};

assign x_f32_282_fu_1147_p3 = {{activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_100_reg_1492}, {16'd0}};

assign x_f32_283_fu_1159_p3 = {{activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_101_reg_1497}, {16'd0}};

assign x_f32_284_fu_1171_p3 = {{activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_103_reg_1502}, {16'd0}};

assign x_f32_fu_991_p3 = {{activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_531_reg_1427}, {16'd0}};

assign zext_ln216_1_fu_940_p1 = lshr_ln3_fu_930_p4;

assign zext_ln216_fu_1183_p1 = lshr_ln3_reg_1337_pp0_iter29_reg;

assign zext_ln231_fu_950_p1 = add_ln230_fu_944_p2;

endmodule //activation_accelerator_activation_accelerator_Pipeline_VITIS_LOOP_216_11
