// Seed: 2192696718
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_6;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    input supply1 id_0,
    input supply1 id_1,
    output supply0 id_2,
    input supply0 id_3,
    input wor id_4,
    input wire id_5,
    output supply1 id_6,
    output wor id_7,
    output wire id_8
);
  assign id_8 = id_1;
  logic id_10;
  uwire id_11 = id_10 ? -1 : 1;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_11,
      id_11,
      id_11
  );
endmodule
