{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1642109460081 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition " "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1642109460089 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 13 22:30:59 2022 " "Processing started: Thu Jan 13 22:30:59 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1642109460089 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109460089 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Computer_System_custom -c Computer_System_custom " "Command: quartus_map --read_settings_files=on --write_settings_files=off Computer_System_custom -c Computer_System_custom" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109460089 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1642109461176 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "Custom_qsys.qsys " "Elaborating Platform Designer system entity \"Custom_qsys.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642109474310 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.13.22:31:20 Progress: Loading Stressvogel/Custom_qsys.qsys " "2022.01.13.22:31:20 Progress: Loading Stressvogel/Custom_qsys.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109480475 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.13.22:31:21 Progress: Reading input file " "2022.01.13.22:31:21 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109481576 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.13.22:31:21 Progress: Adding Heartrate_Variability \[Heartrate_Variability 1.0\] " "2022.01.13.22:31:21 Progress: Adding Heartrate_Variability \[Heartrate_Variability 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109481684 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.13.22:31:23 Progress: Parameterizing module Heartrate_Variability " "2022.01.13.22:31:23 Progress: Parameterizing module Heartrate_Variability" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109483555 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.13.22:31:23 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 18.1\] " "2022.01.13.22:31:23 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109483559 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.13.22:31:23 Progress: Parameterizing module jtag_uart_0 " "2022.01.13.22:31:23 Progress: Parameterizing module jtag_uart_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109483613 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.13.22:31:23 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 18.1\] " "2022.01.13.22:31:23 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109483614 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.13.22:31:23 Progress: Parameterizing module nios2_gen2_0 " "2022.01.13.22:31:23 Progress: Parameterizing module nios2_gen2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109483840 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.13.22:31:23 Progress: Adding ps2_0 \[altera_up_avalon_ps2 18.0\] " "2022.01.13.22:31:23 Progress: Adding ps2_0 \[altera_up_avalon_ps2 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109483844 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.13.22:31:23 Progress: Parameterizing module ps2_0 " "2022.01.13.22:31:23 Progress: Parameterizing module ps2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109483888 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.13.22:31:23 Progress: Adding pushbuttons \[altera_avalon_pio 18.1\] " "2022.01.13.22:31:23 Progress: Adding pushbuttons \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109483889 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.13.22:31:23 Progress: Parameterizing module pushbuttons " "2022.01.13.22:31:23 Progress: Parameterizing module pushbuttons" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109483924 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.13.22:31:23 Progress: Adding sdram_controller \[altera_avalon_new_sdram_controller 18.1\] " "2022.01.13.22:31:23 Progress: Adding sdram_controller \[altera_avalon_new_sdram_controller 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109483924 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.13.22:31:23 Progress: Parameterizing module sdram_controller " "2022.01.13.22:31:23 Progress: Parameterizing module sdram_controller" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109483961 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.13.22:31:23 Progress: Adding sram_0 \[altera_up_avalon_sram 18.0\] " "2022.01.13.22:31:23 Progress: Adding sram_0 \[altera_up_avalon_sram 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109483962 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.13.22:31:23 Progress: Parameterizing module sram_0 " "2022.01.13.22:31:23 Progress: Parameterizing module sram_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109483987 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.13.22:31:23 Progress: Adding sys_sdram_pll_0 \[altera_up_avalon_sys_sdram_pll 18.0\] " "2022.01.13.22:31:23 Progress: Adding sys_sdram_pll_0 \[altera_up_avalon_sys_sdram_pll 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109483988 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.13.22:31:24 Progress: Parameterizing module sys_sdram_pll_0 " "2022.01.13.22:31:24 Progress: Parameterizing module sys_sdram_pll_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109484046 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.13.22:31:24 Progress: Adding sysid_qsys_0 \[altera_avalon_sysid_qsys 18.1\] " "2022.01.13.22:31:24 Progress: Adding sysid_qsys_0 \[altera_avalon_sysid_qsys 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109484047 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.13.22:31:24 Progress: Parameterizing module sysid_qsys_0 " "2022.01.13.22:31:24 Progress: Parameterizing module sysid_qsys_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109484070 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.13.22:31:24 Progress: Adding vga_subsystem \[subsystemA 1.0\] " "2022.01.13.22:31:24 Progress: Adding vga_subsystem \[subsystemA 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109484070 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.13.22:31:24 Progress: Reading input file " "2022.01.13.22:31:24 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109484691 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.13.22:31:24 Progress: Adding bus_clk \[clock_source 18.1\] " "2022.01.13.22:31:24 Progress: Adding bus_clk \[clock_source 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109484695 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.13.22:31:24 Progress: Parameterizing module bus_clk " "2022.01.13.22:31:24 Progress: Parameterizing module bus_clk" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109484833 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.13.22:31:24 Progress: Adding char_buf_subsystem \[subsystemB 1.0\] " "2022.01.13.22:31:24 Progress: Adding char_buf_subsystem \[subsystemB 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109484833 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.13.22:31:25 Progress: Reading input file " "2022.01.13.22:31:25 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109485398 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.13.22:31:25 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 18.1\] " "2022.01.13.22:31:25 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109485400 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.13.22:31:25 Progress: Parameterizing module onchip_memory2_0 " "2022.01.13.22:31:25 Progress: Parameterizing module onchip_memory2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109485424 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.13.22:31:25 Progress: Adding sys_clk \[clock_source 18.1\] " "2022.01.13.22:31:25 Progress: Adding sys_clk \[clock_source 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109485427 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.13.22:31:25 Progress: Parameterizing module sys_clk " "2022.01.13.22:31:25 Progress: Parameterizing module sys_clk" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109485428 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.13.22:31:25 Progress: Adding video_ascii_to_image_0 \[altera_up_avalon_video_ascii_to_image 18.0\] " "2022.01.13.22:31:25 Progress: Adding video_ascii_to_image_0 \[altera_up_avalon_video_ascii_to_image 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109485428 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.13.22:31:25 Progress: Parameterizing module video_ascii_to_image_0 " "2022.01.13.22:31:25 Progress: Parameterizing module video_ascii_to_image_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109485852 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.13.22:31:25 Progress: Adding video_change_alpha_0 \[altera_up_avalon_video_change_alpha 18.0\] " "2022.01.13.22:31:25 Progress: Adding video_change_alpha_0 \[altera_up_avalon_video_change_alpha 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109485853 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.13.22:31:25 Progress: Parameterizing module video_change_alpha_0 " "2022.01.13.22:31:25 Progress: Parameterizing module video_change_alpha_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109485873 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.13.22:31:25 Progress: Adding video_dma_controller_0 \[altera_up_avalon_video_dma_controller 18.0\] " "2022.01.13.22:31:25 Progress: Adding video_dma_controller_0 \[altera_up_avalon_video_dma_controller 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109485873 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.13.22:31:25 Progress: Parameterizing module video_dma_controller_0 " "2022.01.13.22:31:25 Progress: Parameterizing module video_dma_controller_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109485893 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.13.22:31:25 Progress: Adding video_rgb_resampler_0 \[altera_up_avalon_video_rgb_resampler 18.0\] " "2022.01.13.22:31:25 Progress: Adding video_rgb_resampler_0 \[altera_up_avalon_video_rgb_resampler 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109485893 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.13.22:31:25 Progress: Parameterizing module video_rgb_resampler_0 " "2022.01.13.22:31:25 Progress: Parameterizing module video_rgb_resampler_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109485918 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.13.22:31:25 Progress: Adding video_scaler_0 \[altera_up_avalon_video_scaler 18.0\] " "2022.01.13.22:31:25 Progress: Adding video_scaler_0 \[altera_up_avalon_video_scaler 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109485920 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.13.22:31:25 Progress: Parameterizing module video_scaler_0 " "2022.01.13.22:31:25 Progress: Parameterizing module video_scaler_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109485941 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.13.22:31:25 Progress: Building connections " "2022.01.13.22:31:25 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109485942 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.13.22:31:25 Progress: Parameterizing connections " "2022.01.13.22:31:25 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109485988 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.13.22:31:25 Progress: Validating " "2022.01.13.22:31:25 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109485989 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.13.22:31:26 Progress: Done reading input file " "2022.01.13.22:31:26 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109486274 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.13.22:31:26 Progress: Parameterizing module char_buf_subsystem " "2022.01.13.22:31:26 Progress: Parameterizing module char_buf_subsystem" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109486990 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.13.22:31:26 Progress: Adding vga_alpha_blender \[altera_up_avalon_video_alpha_blender 18.0\] " "2022.01.13.22:31:26 Progress: Adding vga_alpha_blender \[altera_up_avalon_video_alpha_blender 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109486991 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.13.22:31:27 Progress: Parameterizing module vga_alpha_blender " "2022.01.13.22:31:27 Progress: Parameterizing module vga_alpha_blender" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109487015 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.13.22:31:27 Progress: Adding vga_clk \[clock_source 18.1\] " "2022.01.13.22:31:27 Progress: Adding vga_clk \[clock_source 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109487016 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.13.22:31:27 Progress: Parameterizing module vga_clk " "2022.01.13.22:31:27 Progress: Parameterizing module vga_clk" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109487016 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.13.22:31:27 Progress: Adding vga_controller \[altera_up_avalon_video_vga_controller 18.1\] " "2022.01.13.22:31:27 Progress: Adding vga_controller \[altera_up_avalon_video_vga_controller 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109487017 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Altera_up_avalon_video_vga_controller: Catalog mismatch; expected v18.0 but found v18.1 " "Altera_up_avalon_video_vga_controller: Catalog mismatch; expected v18.0 but found v18.1" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109487044 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.13.22:31:27 Progress: Parameterizing module vga_controller " "2022.01.13.22:31:27 Progress: Parameterizing module vga_controller" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109487045 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.13.22:31:27 Progress: Adding vga_dual_clock_fifo \[altera_up_avalon_video_dual_clock_buffer 18.0\] " "2022.01.13.22:31:27 Progress: Adding vga_dual_clock_fifo \[altera_up_avalon_video_dual_clock_buffer 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109487045 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.13.22:31:27 Progress: Parameterizing module vga_dual_clock_fifo " "2022.01.13.22:31:27 Progress: Parameterizing module vga_dual_clock_fifo" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109487068 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.13.22:31:27 Progress: Adding vga_pixel_dma \[altera_up_avalon_video_dma_controller 18.0\] " "2022.01.13.22:31:27 Progress: Adding vga_pixel_dma \[altera_up_avalon_video_dma_controller 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109487068 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.13.22:31:27 Progress: Parameterizing module vga_pixel_dma " "2022.01.13.22:31:27 Progress: Parameterizing module vga_pixel_dma" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109487069 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.13.22:31:27 Progress: Adding vga_pixel_fifo \[altera_up_avalon_video_dual_clock_buffer 18.0\] " "2022.01.13.22:31:27 Progress: Adding vga_pixel_fifo \[altera_up_avalon_video_dual_clock_buffer 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109487069 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.13.22:31:27 Progress: Parameterizing module vga_pixel_fifo " "2022.01.13.22:31:27 Progress: Parameterizing module vga_pixel_fifo" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109487070 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.13.22:31:27 Progress: Adding vga_pixel_rgb_resampler \[altera_up_avalon_video_rgb_resampler 18.0\] " "2022.01.13.22:31:27 Progress: Adding vga_pixel_rgb_resampler \[altera_up_avalon_video_rgb_resampler 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109487073 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.13.22:31:27 Progress: Parameterizing module vga_pixel_rgb_resampler " "2022.01.13.22:31:27 Progress: Parameterizing module vga_pixel_rgb_resampler" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109487074 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.13.22:31:27 Progress: Adding vga_pixel_scaler \[altera_up_avalon_video_scaler 18.0\] " "2022.01.13.22:31:27 Progress: Adding vga_pixel_scaler \[altera_up_avalon_video_scaler 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109487074 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.13.22:31:27 Progress: Parameterizing module vga_pixel_scaler " "2022.01.13.22:31:27 Progress: Parameterizing module vga_pixel_scaler" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109487075 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.13.22:31:27 Progress: Building connections " "2022.01.13.22:31:27 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109487075 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.13.22:31:27 Progress: Parameterizing connections " "2022.01.13.22:31:27 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109487171 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.13.22:31:27 Progress: Validating " "2022.01.13.22:31:27 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109487172 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.13.22:31:27 Progress: Done reading input file " "2022.01.13.22:31:27 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109487335 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.13.22:31:28 Progress: Parameterizing module vga_subsystem " "2022.01.13.22:31:28 Progress: Parameterizing module vga_subsystem" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109488588 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.13.22:31:28 Progress: Adding video_pll_0 \[altera_up_avalon_video_pll 18.0\] " "2022.01.13.22:31:28 Progress: Adding video_pll_0 \[altera_up_avalon_video_pll 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109488590 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.13.22:31:28 Progress: Parameterizing module video_pll_0 " "2022.01.13.22:31:28 Progress: Parameterizing module video_pll_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109488634 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.13.22:31:28 Progress: Building connections " "2022.01.13.22:31:28 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109488635 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.13.22:31:28 Progress: Parameterizing connections " "2022.01.13.22:31:28 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109488648 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.13.22:31:28 Progress: Validating " "2022.01.13.22:31:28 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109488649 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.13.22:31:31 Progress: Done reading input file " "2022.01.13.22:31:31 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109491078 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Custom_qsys.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "Custom_qsys.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109495075 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Custom_qsys.sdram_controller: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release. " "Custom_qsys.sdram_controller: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109495075 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Custom_qsys.sys_sdram_pll_0: Refclk Freq: 50.0 " "Custom_qsys.sys_sdram_pll_0: Refclk Freq: 50.0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109495075 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Custom_qsys.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID " "Custom_qsys.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109495076 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Custom_qsys.sysid_qsys_0: Time stamp will be automatically updated when this component is generated. " "Custom_qsys.sysid_qsys_0: Time stamp will be automatically updated when this component is generated." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109495076 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Custom_qsys.vga_subsystem.char_buf_subsystem.video_rgb_resampler_0: RGB Resampling: 1 (bits) x 1 (planes) -> 10 (bits) x 4 (planes) " "Custom_qsys.vga_subsystem.char_buf_subsystem.video_rgb_resampler_0: RGB Resampling: 1 (bits) x 1 (planes) -> 10 (bits) x 4 (planes)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109495080 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Custom_qsys.vga_subsystem.char_buf_subsystem.video_scaler_0: Change in Resolution: 80 x 60 -> 640 x 480 " "Custom_qsys.vga_subsystem.char_buf_subsystem.video_scaler_0: Change in Resolution: 80 x 60 -> 640 x 480" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109495080 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Custom_qsys.vga_subsystem.vga_controller: Video Output Stream: Format: 640 x 480 with Color: 10 (bits) x 3 (planes) converted to 8 (bits) per color plane " "Custom_qsys.vga_subsystem.vga_controller: Video Output Stream: Format: 640 x 480 with Color: 10 (bits) x 3 (planes) converted to 8 (bits) per color plane" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109495080 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Custom_qsys.vga_subsystem.vga_pixel_rgb_resampler: RGB Resampling: 16 (bits) x 1 (planes) -> 10 (bits) x 3 (planes) " "Custom_qsys.vga_subsystem.vga_pixel_rgb_resampler: RGB Resampling: 16 (bits) x 1 (planes) -> 10 (bits) x 3 (planes)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109495080 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Custom_qsys.vga_subsystem.vga_pixel_scaler: Change in Resolution: 320 x 240 -> 640 x 480 " "Custom_qsys.vga_subsystem.vga_pixel_scaler: Change in Resolution: 320 x 240 -> 640 x 480" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109495080 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Custom_qsys.vga_subsystem.vga_pixel_scaler.avalon_scaler_source/vga_alpha_blender.avalon_background_sink: The source has a channel signal of 2 bits, but the sink does not. Avalon-ST Adapter will be inserted. " "Custom_qsys.vga_subsystem.vga_pixel_scaler.avalon_scaler_source/vga_alpha_blender.avalon_background_sink: The source has a channel signal of 2 bits, but the sink does not. Avalon-ST Adapter will be inserted." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109495081 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Custom_qsys: Generating Custom_qsys \"Custom_qsys\" for QUARTUS_SYNTH " "Custom_qsys: Generating Custom_qsys \"Custom_qsys\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109496360 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Heartrate_Variability: \"Custom_qsys\" instantiated Heartrate_Variability \"Heartrate_Variability\" " "Heartrate_Variability: \"Custom_qsys\" instantiated Heartrate_Variability \"Heartrate_Variability\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109511317 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Starting RTL generation for module 'Custom_qsys_jtag_uart_0' " "Jtag_uart_0: Starting RTL generation for module 'Custom_qsys_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109511343 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=Custom_qsys_jtag_uart_0 --dir=C:/Users/matti/AppData/Local/Temp/alt9005_7723022650878346980.dir/0003_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/matti/AppData/Local/Temp/alt9005_7723022650878346980.dir/0003_jtag_uart_0_gen//Custom_qsys_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=Custom_qsys_jtag_uart_0 --dir=C:/Users/matti/AppData/Local/Temp/alt9005_7723022650878346980.dir/0003_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/matti/AppData/Local/Temp/alt9005_7723022650878346980.dir/0003_jtag_uart_0_gen//Custom_qsys_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109511343 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Done RTL generation for module 'Custom_qsys_jtag_uart_0' " "Jtag_uart_0: Done RTL generation for module 'Custom_qsys_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109511807 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: \"Custom_qsys\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\" " "Jtag_uart_0: \"Custom_qsys\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109511823 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0: \"Custom_qsys\" instantiated altera_nios2_gen2 \"nios2_gen2_0\" " "Nios2_gen2_0: \"Custom_qsys\" instantiated altera_nios2_gen2 \"nios2_gen2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109513024 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ps2_0: Starting Generation of PS2 Controller " "Ps2_0: Starting Generation of PS2 Controller" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109513027 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ps2_0: \"Custom_qsys\" instantiated altera_up_avalon_ps2 \"ps2_0\" " "Ps2_0: \"Custom_qsys\" instantiated altera_up_avalon_ps2 \"ps2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109513067 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pushbuttons: Starting RTL generation for module 'Custom_qsys_pushbuttons' " "Pushbuttons: Starting RTL generation for module 'Custom_qsys_pushbuttons'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109513072 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pushbuttons:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Custom_qsys_pushbuttons --dir=C:/Users/matti/AppData/Local/Temp/alt9005_7723022650878346980.dir/0005_pushbuttons_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/matti/AppData/Local/Temp/alt9005_7723022650878346980.dir/0005_pushbuttons_gen//Custom_qsys_pushbuttons_component_configuration.pl  --do_build_sim=0  \] " "Pushbuttons:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Custom_qsys_pushbuttons --dir=C:/Users/matti/AppData/Local/Temp/alt9005_7723022650878346980.dir/0005_pushbuttons_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/matti/AppData/Local/Temp/alt9005_7723022650878346980.dir/0005_pushbuttons_gen//Custom_qsys_pushbuttons_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109513073 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pushbuttons: Done RTL generation for module 'Custom_qsys_pushbuttons' " "Pushbuttons: Done RTL generation for module 'Custom_qsys_pushbuttons'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109513381 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pushbuttons: \"Custom_qsys\" instantiated altera_avalon_pio \"pushbuttons\" " "Pushbuttons: \"Custom_qsys\" instantiated altera_avalon_pio \"pushbuttons\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109513384 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_controller: Starting RTL generation for module 'Custom_qsys_sdram_controller' " "Sdram_controller: Starting RTL generation for module 'Custom_qsys_sdram_controller'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109513390 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_controller:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=Custom_qsys_sdram_controller --dir=C:/Users/matti/AppData/Local/Temp/alt9005_7723022650878346980.dir/0006_sdram_controller_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/matti/AppData/Local/Temp/alt9005_7723022650878346980.dir/0006_sdram_controller_gen//Custom_qsys_sdram_controller_component_configuration.pl  --do_build_sim=0  \] " "Sdram_controller:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=Custom_qsys_sdram_controller --dir=C:/Users/matti/AppData/Local/Temp/alt9005_7723022650878346980.dir/0006_sdram_controller_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/matti/AppData/Local/Temp/alt9005_7723022650878346980.dir/0006_sdram_controller_gen//Custom_qsys_sdram_controller_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109513390 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_controller: Done RTL generation for module 'Custom_qsys_sdram_controller' " "Sdram_controller: Done RTL generation for module 'Custom_qsys_sdram_controller'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109513861 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_controller: \"Custom_qsys\" instantiated altera_avalon_new_sdram_controller \"sdram_controller\" " "Sdram_controller: \"Custom_qsys\" instantiated altera_avalon_new_sdram_controller \"sdram_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109513873 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sram_0: Starting Generation of the SRAM Controller " "Sram_0: Starting Generation of the SRAM Controller" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109513875 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sram_0: \"Custom_qsys\" instantiated altera_up_avalon_sram \"sram_0\" " "Sram_0: \"Custom_qsys\" instantiated altera_up_avalon_sram \"sram_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109513889 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sys_sdram_pll_0: \"Custom_qsys\" instantiated altera_up_avalon_sys_sdram_pll \"sys_sdram_pll_0\" " "Sys_sdram_pll_0: \"Custom_qsys\" instantiated altera_up_avalon_sys_sdram_pll \"sys_sdram_pll_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109515028 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sysid_qsys_0: \"Custom_qsys\" instantiated altera_avalon_sysid_qsys \"sysid_qsys_0\" " "Sysid_qsys_0: \"Custom_qsys\" instantiated altera_avalon_sysid_qsys \"sysid_qsys_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109515038 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting channel_adapter: channel_adapter_0 " "Avalon_st_adapter: Inserting channel_adapter: channel_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109516857 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Vga_subsystem: \"Custom_qsys\" instantiated subsystemA \"vga_subsystem\" " "Vga_subsystem: \"Custom_qsys\" instantiated subsystemA \"vga_subsystem\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109519015 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Video_pll_0: \"Custom_qsys\" instantiated altera_up_avalon_video_pll \"video_pll_0\" " "Video_pll_0: \"Custom_qsys\" instantiated altera_up_avalon_video_pll \"video_pll_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109520383 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109531111 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109531739 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109532363 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109532976 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109533563 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109534162 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109534750 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109535346 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109535946 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109536563 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109537158 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109537753 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"Custom_qsys\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"Custom_qsys\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109546696 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"Custom_qsys\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"Custom_qsys\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109546705 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"Custom_qsys\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"Custom_qsys\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109546712 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'Custom_qsys_nios2_gen2_0_cpu' " "Cpu: Starting RTL generation for module 'Custom_qsys_nios2_gen2_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109546737 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=Custom_qsys_nios2_gen2_0_cpu --dir=C:/Users/matti/AppData/Local/Temp/alt9005_7723022650878346980.dir/0011_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/matti/AppData/Local/Temp/alt9005_7723022650878346980.dir/0011_cpu_gen//Custom_qsys_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=Custom_qsys_nios2_gen2_0_cpu --dir=C:/Users/matti/AppData/Local/Temp/alt9005_7723022650878346980.dir/0011_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/matti/AppData/Local/Temp/alt9005_7723022650878346980.dir/0011_cpu_gen//Custom_qsys_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109546737 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.01.13 22:32:27 (*) Starting Nios II generation " "Cpu: # 2022.01.13 22:32:27 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109550608 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.01.13 22:32:27 (*)   Checking for plaintext license. " "Cpu: # 2022.01.13 22:32:27 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109550609 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.01.13 22:32:28 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/ " "Cpu: # 2022.01.13 22:32:28 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109550609 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.01.13 22:32:28 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2022.01.13 22:32:28 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109550609 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.01.13 22:32:28 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2022.01.13 22:32:28 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109550609 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.01.13 22:32:28 (*)   Plaintext license not found. " "Cpu: # 2022.01.13 22:32:28 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109550609 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.01.13 22:32:28 (*)   No license required to generate encrypted Nios II/e. " "Cpu: # 2022.01.13 22:32:28 (*)   No license required to generate encrypted Nios II/e." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109550609 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.01.13 22:32:28 (*)   Elaborating CPU configuration settings " "Cpu: # 2022.01.13 22:32:28 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109550610 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.01.13 22:32:28 (*)   Creating all objects for CPU " "Cpu: # 2022.01.13 22:32:28 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109550610 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.01.13 22:32:29 (*)   Generating RTL from CPU objects " "Cpu: # 2022.01.13 22:32:29 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109550610 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.01.13 22:32:29 (*)   Creating plain-text RTL " "Cpu: # 2022.01.13 22:32:29 (*)   Creating plain-text RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109550610 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.01.13 22:32:30 (*) Done Nios II generation " "Cpu: # 2022.01.13 22:32:30 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109550610 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'Custom_qsys_nios2_gen2_0_cpu' " "Cpu: Done RTL generation for module 'Custom_qsys_nios2_gen2_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109550610 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109550621 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sys_pll: \"sys_sdram_pll_0\" instantiated altera_up_altpll \"sys_pll\" " "Sys_pll: \"sys_sdram_pll_0\" instantiated altera_up_altpll \"sys_pll\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109550627 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reset_from_locked: \"sys_sdram_pll_0\" instantiated altera_up_avalon_reset_from_locked_signal \"reset_from_locked\" " "Reset_from_locked: \"sys_sdram_pll_0\" instantiated altera_up_avalon_reset_from_locked_signal \"reset_from_locked\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109550630 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Char_buf_subsystem: \"vga_subsystem\" instantiated subsystemB \"char_buf_subsystem\" " "Char_buf_subsystem: \"vga_subsystem\" instantiated subsystemB \"char_buf_subsystem\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109554468 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Vga_alpha_blender: Starting Generation of the Alpha Blender " "Vga_alpha_blender: Starting Generation of the Alpha Blender" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109554473 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Vga_alpha_blender: \"vga_subsystem\" instantiated altera_up_avalon_video_alpha_blender \"vga_alpha_blender\" " "Vga_alpha_blender: \"vga_subsystem\" instantiated altera_up_avalon_video_alpha_blender \"vga_alpha_blender\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109554498 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Vga_controller: Starting Generation of VGA Controller " "Vga_controller: Starting Generation of VGA Controller" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109554501 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Vga_controller: \"vga_subsystem\" instantiated altera_up_avalon_video_vga_controller \"vga_controller\" " "Vga_controller: \"vga_subsystem\" instantiated altera_up_avalon_video_vga_controller \"vga_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109554535 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Vga_dual_clock_fifo: Starting Generation of the Dual Clock Buffer " "Vga_dual_clock_fifo: Starting Generation of the Dual Clock Buffer" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109554538 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Vga_dual_clock_fifo: \"vga_subsystem\" instantiated altera_up_avalon_video_dual_clock_buffer \"vga_dual_clock_fifo\" " "Vga_dual_clock_fifo: \"vga_subsystem\" instantiated altera_up_avalon_video_dual_clock_buffer \"vga_dual_clock_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109554553 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Vga_pixel_dma: Starting Generation of Video DMA Controller " "Vga_pixel_dma: Starting Generation of Video DMA Controller" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109554555 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Vga_pixel_dma: \"vga_subsystem\" instantiated altera_up_avalon_video_dma_controller \"vga_pixel_dma\" " "Vga_pixel_dma: \"vga_subsystem\" instantiated altera_up_avalon_video_dma_controller \"vga_pixel_dma\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109554588 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Vga_pixel_fifo: Starting Generation of the Dual Clock Buffer " "Vga_pixel_fifo: Starting Generation of the Dual Clock Buffer" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109554592 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Vga_pixel_fifo: \"vga_subsystem\" instantiated altera_up_avalon_video_dual_clock_buffer \"vga_pixel_fifo\" " "Vga_pixel_fifo: \"vga_subsystem\" instantiated altera_up_avalon_video_dual_clock_buffer \"vga_pixel_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109554607 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Vga_pixel_rgb_resampler: Starting Generation of Video RGB Resampler " "Vga_pixel_rgb_resampler: Starting Generation of Video RGB Resampler" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109554609 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Vga_pixel_rgb_resampler: \"vga_subsystem\" instantiated altera_up_avalon_video_rgb_resampler \"vga_pixel_rgb_resampler\" " "Vga_pixel_rgb_resampler: \"vga_subsystem\" instantiated altera_up_avalon_video_rgb_resampler \"vga_pixel_rgb_resampler\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109554640 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Vga_pixel_scaler: Starting Generation of Video Scaler " "Vga_pixel_scaler: Starting Generation of Video Scaler" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109554642 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Vga_pixel_scaler: \"vga_subsystem\" instantiated altera_up_avalon_video_scaler \"vga_pixel_scaler\" " "Vga_pixel_scaler: \"vga_subsystem\" instantiated altera_up_avalon_video_scaler \"vga_pixel_scaler\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109554662 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"vga_subsystem\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"vga_subsystem\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109555834 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\" " "Nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109555836 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\" " "Jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109555839 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\" " "Nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109555841 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\" " "Jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109555844 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\" " "Jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109555849 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109555871 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109555892 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109555905 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\" " "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109555927 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\" " "Router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109555940 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_009: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_009\" " "Router_009: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_009\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109555954 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_012: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_012\" " "Router_012: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_012\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109555967 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_014: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_014\" " "Router_014: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_014\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109555979 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Vga_subsystem_pixel_dma_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"vga_subsystem_pixel_dma_master_limiter\" " "Vga_subsystem_pixel_dma_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"vga_subsystem_pixel_dma_master_limiter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109555983 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/Custom_qsys/submodules/altera_avalon_sc_fifo.v " "Reusing file C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/Custom_qsys/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109555997 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sram_0_avalon_sram_slave_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"sram_0_avalon_sram_slave_burst_adapter\" " "Sram_0_avalon_sram_slave_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"sram_0_avalon_sram_slave_burst_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109556005 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/Custom_qsys/submodules/altera_avalon_st_pipeline_base.v " "Reusing file C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/Custom_qsys/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109556019 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109556026 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109556032 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_002\" " "Cmd_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109556037 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109556052 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\" " "Cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109556074 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/Custom_qsys/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/Custom_qsys/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109556089 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_006: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_006\" " "Cmd_mux_006: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_006\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109556108 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/Custom_qsys/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/Custom_qsys/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109556110 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_009: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_009\" " "Cmd_mux_009: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_009\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109556128 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/Custom_qsys/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/Custom_qsys/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109556130 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_011: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_011\" " "Cmd_mux_011: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_011\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109556144 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/Custom_qsys/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/Custom_qsys/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109556145 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109556153 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\" " "Rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109556159 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_006: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_006\" " "Rsp_demux_006: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_006\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109556181 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_011: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_011\" " "Rsp_demux_011: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_011\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109556187 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109556210 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/Custom_qsys/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/Custom_qsys/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109556211 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109556234 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/Custom_qsys/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/Custom_qsys/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109556235 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_002\" " "Rsp_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109556257 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/Custom_qsys/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/Custom_qsys/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109556259 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_to_sram_0_avalon_sram_slave_cmd_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"nios2_gen2_0_data_master_to_sram_0_avalon_sram_slave_cmd_width_adapter\" " "Nios2_gen2_0_data_master_to_sram_0_avalon_sram_slave_cmd_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"nios2_gen2_0_data_master_to_sram_0_avalon_sram_slave_cmd_width_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109556264 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/Custom_qsys/submodules/altera_merlin_address_alignment.sv " "Reusing file C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/Custom_qsys/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109556277 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/Custom_qsys/submodules/altera_merlin_burst_uncompressor.sv " "Reusing file C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/Custom_qsys/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109556291 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109557525 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_002\" " "Avalon_st_adapter_002: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109558726 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Starting RTL generation for module 'Custom_qsys_vga_subsystem_char_buf_subsystem_onchip_memory2_0' " "Onchip_memory2_0: Starting RTL generation for module 'Custom_qsys_vga_subsystem_char_buf_subsystem_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109558733 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Custom_qsys_vga_subsystem_char_buf_subsystem_onchip_memory2_0 --dir=C:/Users/matti/AppData/Local/Temp/alt9005_7723022650878346980.dir/0052_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/matti/AppData/Local/Temp/alt9005_7723022650878346980.dir/0052_onchip_memory2_0_gen//Custom_qsys_vga_subsystem_char_buf_subsystem_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \] " "Onchip_memory2_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Custom_qsys_vga_subsystem_char_buf_subsystem_onchip_memory2_0 --dir=C:/Users/matti/AppData/Local/Temp/alt9005_7723022650878346980.dir/0052_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/matti/AppData/Local/Temp/alt9005_7723022650878346980.dir/0052_onchip_memory2_0_gen//Custom_qsys_vga_subsystem_char_buf_subsystem_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109558733 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Done RTL generation for module 'Custom_qsys_vga_subsystem_char_buf_subsystem_onchip_memory2_0' " "Onchip_memory2_0: Done RTL generation for module 'Custom_qsys_vga_subsystem_char_buf_subsystem_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109559075 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: \"char_buf_subsystem\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\" " "Onchip_memory2_0: \"char_buf_subsystem\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109559088 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Video_ascii_to_image_0: Starting Generation of ASCII to Image Stream Converter " "Video_ascii_to_image_0: Starting Generation of ASCII to Image Stream Converter" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109559090 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Video_ascii_to_image_0: \"char_buf_subsystem\" instantiated altera_up_avalon_video_ascii_to_image \"video_ascii_to_image_0\" " "Video_ascii_to_image_0: \"char_buf_subsystem\" instantiated altera_up_avalon_video_ascii_to_image \"video_ascii_to_image_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109559113 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Video_change_alpha_0: Starting Generation of Video Change Alpha Value IP Core " "Video_change_alpha_0: Starting Generation of Video Change Alpha Value IP Core" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109559117 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Video_change_alpha_0: \"char_buf_subsystem\" instantiated altera_up_avalon_video_change_alpha \"video_change_alpha_0\" " "Video_change_alpha_0: \"char_buf_subsystem\" instantiated altera_up_avalon_video_change_alpha \"video_change_alpha_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109559132 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Video_dma_controller_0: Starting Generation of Video DMA Controller " "Video_dma_controller_0: Starting Generation of Video DMA Controller" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109559134 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Video_dma_controller_0: \"char_buf_subsystem\" instantiated altera_up_avalon_video_dma_controller \"video_dma_controller_0\" " "Video_dma_controller_0: \"char_buf_subsystem\" instantiated altera_up_avalon_video_dma_controller \"video_dma_controller_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109559173 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/Custom_qsys/submodules/altera_up_video_dma_control_slave.v " "Reusing file C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/Custom_qsys/submodules/altera_up_video_dma_control_slave.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109559175 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/Custom_qsys/submodules/altera_up_video_dma_to_memory.v " "Reusing file C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/Custom_qsys/submodules/altera_up_video_dma_to_memory.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109559177 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/Custom_qsys/submodules/altera_up_video_dma_to_stream.v " "Reusing file C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/Custom_qsys/submodules/altera_up_video_dma_to_stream.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109559184 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Video_rgb_resampler_0: Starting Generation of Video RGB Resampler " "Video_rgb_resampler_0: Starting Generation of Video RGB Resampler" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109559186 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Video_rgb_resampler_0: \"char_buf_subsystem\" instantiated altera_up_avalon_video_rgb_resampler \"video_rgb_resampler_0\" " "Video_rgb_resampler_0: \"char_buf_subsystem\" instantiated altera_up_avalon_video_rgb_resampler \"video_rgb_resampler_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109559222 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Video_scaler_0: Starting Generation of Video Scaler " "Video_scaler_0: Starting Generation of Video Scaler" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109559225 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Video_scaler_0: \"char_buf_subsystem\" instantiated altera_up_avalon_video_scaler \"video_scaler_0\" " "Video_scaler_0: \"char_buf_subsystem\" instantiated altera_up_avalon_video_scaler \"video_scaler_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109559250 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/Custom_qsys/submodules/altera_up_video_scaler_shrink.v " "Reusing file C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/Custom_qsys/submodules/altera_up_video_scaler_shrink.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109559252 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/Custom_qsys/submodules/altera_up_video_scaler_multiply_width.v " "Reusing file C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/Custom_qsys/submodules/altera_up_video_scaler_multiply_width.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109559253 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/Custom_qsys/submodules/altera_up_video_scaler_multiply_height.v " "Reusing file C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/Custom_qsys/submodules/altera_up_video_scaler_multiply_height.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109559260 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109562300 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109562901 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"char_buf_subsystem\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"char_buf_subsystem\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109564698 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Channel_adapter_0: \"avalon_st_adapter\" instantiated channel_adapter \"channel_adapter_0\" " "Channel_adapter_0: \"avalon_st_adapter\" instantiated channel_adapter \"channel_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109564704 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109564710 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter_002\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter_002\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109564715 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109564736 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109564748 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109564753 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109564764 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/Custom_qsys/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/Custom_qsys/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109564765 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109564769 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109564780 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/Custom_qsys/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/Custom_qsys/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109564781 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Custom_qsys: Done \"Custom_qsys\" with 76 modules, 136 files " "Custom_qsys: Done \"Custom_qsys\" with 76 modules, 136 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109564781 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "Custom_qsys.qsys " "Finished elaborating Platform Designer system entity \"Custom_qsys.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642109566234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hrv_source/max30102_driver_architecture.vhd 1 0 " "Found 1 design units, including 0 entities, in source file hrv_source/max30102_driver_architecture.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MAX30102_driver-rtl " "Found design unit 1: MAX30102_driver-rtl" {  } { { "hrv_source/MAX30102_driver_architecture.vhd" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/hrv_source/MAX30102_driver_architecture.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642109567004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109567004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hrv_source/max30102_driver.vhd 1 1 " "Found 1 design units, including 1 entities, in source file hrv_source/max30102_driver.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 MAX30102_driver " "Found entity 1: MAX30102_driver" {  } { { "hrv_source/MAX30102_driver.vhd" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/hrv_source/MAX30102_driver.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642109567007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109567007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hrv_source/hrv_avalon.vhd 1 1 " "Found 1 design units, including 1 entities, in source file hrv_source/hrv_avalon.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 HRV_Avalon " "Found entity 1: HRV_Avalon" {  } { { "hrv_source/HRV_Avalon.vhd" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/hrv_source/HRV_Avalon.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642109567009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109567009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hrv_source/synchronizer_architecture.vhd 1 0 " "Found 1 design units, including 0 entities, in source file hrv_source/synchronizer_architecture.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 synchronizer-behavioural " "Found design unit 1: synchronizer-behavioural" {  } { { "hrv_source/synchronizer_architecture.vhd" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/hrv_source/synchronizer_architecture.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642109567011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109567011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hrv_source/synchronizer.vhd 1 1 " "Found 1 design units, including 1 entities, in source file hrv_source/synchronizer.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 synchronizer " "Found entity 1: synchronizer" {  } { { "hrv_source/synchronizer.vhd" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/hrv_source/synchronizer.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642109567013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109567013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hrv_source/square_root_calculator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hrv_source/square_root_calculator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 square_root_calculator-SYN " "Found design unit 1: square_root_calculator-SYN" {  } { { "hrv_source/square_root_calculator.vhd" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/hrv_source/square_root_calculator.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642109567015 ""} { "Info" "ISGN_ENTITY_NAME" "1 square_root_calculator " "Found entity 1: square_root_calculator" {  } { { "hrv_source/square_root_calculator.vhd" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/hrv_source/square_root_calculator.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642109567015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109567015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hrv_source/signal_smoother_architecture.vhd 1 0 " "Found 1 design units, including 0 entities, in source file hrv_source/signal_smoother_architecture.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 signal_smoother-structural " "Found design unit 1: signal_smoother-structural" {  } { { "hrv_source/signal_smoother_architecture.vhd" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/hrv_source/signal_smoother_architecture.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642109567017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109567017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hrv_source/signal_smoother.vhd 1 1 " "Found 1 design units, including 1 entities, in source file hrv_source/signal_smoother.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 signal_smoother " "Found entity 1: signal_smoother" {  } { { "hrv_source/signal_smoother.vhd" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/hrv_source/signal_smoother.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642109567019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109567019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hrv_source/sdrr2_calculator_architecture.vhd 1 0 " "Found 1 design units, including 0 entities, in source file hrv_source/sdrr2_calculator_architecture.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SDRR2_calculator-behavioural " "Found design unit 1: SDRR2_calculator-behavioural" {  } { { "hrv_source/SDRR2_calculator_architecture.vhd" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/hrv_source/SDRR2_calculator_architecture.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642109567021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109567021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hrv_source/sdrr2_calculator.vhd 1 1 " "Found 1 design units, including 1 entities, in source file hrv_source/sdrr2_calculator.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 SDRR2_calculator " "Found entity 1: SDRR2_calculator" {  } { { "hrv_source/SDRR2_calculator.vhd" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/hrv_source/SDRR2_calculator.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642109567022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109567022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hrv_source/sdrr_calculator_architecture.vhd 1 0 " "Found 1 design units, including 0 entities, in source file hrv_source/sdrr_calculator_architecture.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SDRR_calculator-structural " "Found design unit 1: SDRR_calculator-structural" {  } { { "hrv_source/SDRR_calculator_architecture.vhd" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/hrv_source/SDRR_calculator_architecture.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642109567024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109567024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hrv_source/sdrr_calculator.vhd 1 1 " "Found 1 design units, including 1 entities, in source file hrv_source/sdrr_calculator.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 SDRR_calculator " "Found entity 1: SDRR_calculator" {  } { { "hrv_source/SDRR_calculator.vhd" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/hrv_source/SDRR_calculator.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642109567026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109567026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hrv_source/rr_timer_architecture.vhd 1 0 " "Found 1 design units, including 0 entities, in source file hrv_source/rr_timer_architecture.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RR_timer-behavioural " "Found design unit 1: RR_timer-behavioural" {  } { { "hrv_source/RR_timer_architecture.vhd" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/hrv_source/RR_timer_architecture.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642109567028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109567028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hrv_source/rr_timer.vhd 1 1 " "Found 1 design units, including 1 entities, in source file hrv_source/rr_timer.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 RR_timer " "Found entity 1: RR_timer" {  } { { "hrv_source/RR_timer.vhd" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/hrv_source/RR_timer.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642109567030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109567030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hrv_source/rr_calculator_architecture.vhd 1 0 " "Found 1 design units, including 0 entities, in source file hrv_source/rr_calculator_architecture.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RR_calculator-structural " "Found design unit 1: RR_calculator-structural" {  } { { "hrv_source/RR_calculator_architecture.vhd" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/hrv_source/RR_calculator_architecture.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642109567032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109567032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hrv_source/rr_calculator.vhd 1 1 " "Found 1 design units, including 1 entities, in source file hrv_source/rr_calculator.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 RR_calculator " "Found entity 1: RR_calculator" {  } { { "hrv_source/RR_calculator.vhd" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/hrv_source/RR_calculator.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642109567034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109567034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hrv_source/peak_detector_architecture.vhd 1 0 " "Found 1 design units, including 0 entities, in source file hrv_source/peak_detector_architecture.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 peak_detector-behavioural " "Found design unit 1: peak_detector-behavioural" {  } { { "hrv_source/peak_detector_architecture.vhd" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/hrv_source/peak_detector_architecture.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642109567036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109567036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hrv_source/peak_detector.vhd 1 1 " "Found 1 design units, including 1 entities, in source file hrv_source/peak_detector.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 peak_detector " "Found entity 1: peak_detector" {  } { { "hrv_source/peak_detector.vhd" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/hrv_source/peak_detector.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642109567038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109567038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hrv_source/moving_average_calculator_architecture.vhd 1 0 " "Found 1 design units, including 0 entities, in source file hrv_source/moving_average_calculator_architecture.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 moving_average_calculator-behavioural " "Found design unit 1: moving_average_calculator-behavioural" {  } { { "hrv_source/moving_average_calculator_architecture.vhd" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/hrv_source/moving_average_calculator_architecture.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642109567039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109567039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hrv_source/moving_average_calculator.vhd 1 1 " "Found 1 design units, including 1 entities, in source file hrv_source/moving_average_calculator.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 moving_average_calculator " "Found entity 1: moving_average_calculator" {  } { { "hrv_source/moving_average_calculator.vhd" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/hrv_source/moving_average_calculator.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642109567041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109567041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hrv_source/i2c_master.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hrv_source/i2c_master.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c_master-logic " "Found design unit 1: i2c_master-logic" {  } { { "hrv_source/i2c_master.vhd" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/hrv_source/i2c_master.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642109567044 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2c_master " "Found entity 1: i2c_master" {  } { { "hrv_source/i2c_master.vhd" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/hrv_source/i2c_master.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642109567044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109567044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hrv_source/hrv_calculator_architecture.vhd 1 0 " "Found 1 design units, including 0 entities, in source file hrv_source/hrv_calculator_architecture.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HRV_calculator-structural " "Found design unit 1: HRV_calculator-structural" {  } { { "hrv_source/HRV_calculator_architecture.vhd" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/hrv_source/HRV_calculator_architecture.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642109567046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109567046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hrv_source/hrv_calculator.vhd 1 1 " "Found 1 design units, including 1 entities, in source file hrv_source/hrv_calculator.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 HRV_calculator " "Found entity 1: HRV_calculator" {  } { { "hrv_source/HRV_calculator.vhd" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/hrv_source/HRV_calculator.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642109567048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109567048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hrv_source/hrv_buffer.vhd 1 1 " "Found 1 design units, including 1 entities, in source file hrv_source/hrv_buffer.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 HRV_buffer " "Found entity 1: HRV_buffer" {  } { { "hrv_source/HRV_buffer.vhd" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/hrv_source/HRV_buffer.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642109567050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109567050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hrv_source/clock_divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hrv_source/clock_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_divider-behavioural " "Found design unit 1: clock_divider-behavioural" {  } { { "hrv_source/clock_divider.vhd" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/hrv_source/clock_divider.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642109567051 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "hrv_source/clock_divider.vhd" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/hrv_source/clock_divider.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642109567051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109567051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top_level.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_level-top_level_arc " "Found design unit 1: top_level-top_level_arc" {  } { { "top_level.vhd" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/top_level.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642109567054 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_level " "Found entity 1: top_level" {  } { { "top_level.vhd" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/top_level.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642109567054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109567054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hrv_source/hrv_buffer_architecture.vhd 1 0 " "Found 1 design units, including 0 entities, in source file hrv_source/hrv_buffer_architecture.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HRV_buffer-behavioural " "Found design unit 1: HRV_buffer-behavioural" {  } { { "hrv_source/HRV_buffer_architecture.vhd" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/hrv_source/HRV_buffer_architecture.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642109567055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109567055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hrv_source/hrv_avalon_architecture.vhd 1 0 " "Found 1 design units, including 0 entities, in source file hrv_source/hrv_avalon_architecture.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HRV_Avalon-structural " "Found design unit 1: HRV_Avalon-structural" {  } { { "hrv_source/HRV_Avalon_architecture.vhd" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/hrv_source/HRV_Avalon_architecture.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642109567057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109567057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/custom_qsys/custom_qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/custom_qsys/custom_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 Custom_qsys " "Found entity 1: Custom_qsys" {  } { { "db/ip/custom_qsys/custom_qsys.v" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/custom_qsys/custom_qsys.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642109567071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109567071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/custom_qsys/submodules/custom_qsys_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/custom_qsys/submodules/custom_qsys_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Custom_qsys_irq_mapper " "Found entity 1: Custom_qsys_irq_mapper" {  } { { "db/ip/custom_qsys/submodules/custom_qsys_irq_mapper.sv" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/custom_qsys/submodules/custom_qsys_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642109567073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109567073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/custom_qsys/submodules/custom_qsys_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/custom_qsys/submodules/custom_qsys_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Custom_qsys_jtag_uart_0_sim_scfifo_w " "Found entity 1: Custom_qsys_jtag_uart_0_sim_scfifo_w" {  } { { "db/ip/custom_qsys/submodules/custom_qsys_jtag_uart_0.v" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/custom_qsys/submodules/custom_qsys_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642109567087 ""} { "Info" "ISGN_ENTITY_NAME" "2 Custom_qsys_jtag_uart_0_scfifo_w " "Found entity 2: Custom_qsys_jtag_uart_0_scfifo_w" {  } { { "db/ip/custom_qsys/submodules/custom_qsys_jtag_uart_0.v" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/custom_qsys/submodules/custom_qsys_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642109567087 ""} { "Info" "ISGN_ENTITY_NAME" "3 Custom_qsys_jtag_uart_0_sim_scfifo_r " "Found entity 3: Custom_qsys_jtag_uart_0_sim_scfifo_r" {  } { { "db/ip/custom_qsys/submodules/custom_qsys_jtag_uart_0.v" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/custom_qsys/submodules/custom_qsys_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642109567087 ""} { "Info" "ISGN_ENTITY_NAME" "4 Custom_qsys_jtag_uart_0_scfifo_r " "Found entity 4: Custom_qsys_jtag_uart_0_scfifo_r" {  } { { "db/ip/custom_qsys/submodules/custom_qsys_jtag_uart_0.v" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/custom_qsys/submodules/custom_qsys_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642109567087 ""} { "Info" "ISGN_ENTITY_NAME" "5 Custom_qsys_jtag_uart_0 " "Found entity 5: Custom_qsys_jtag_uart_0" {  } { { "db/ip/custom_qsys/submodules/custom_qsys_jtag_uart_0.v" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/custom_qsys/submodules/custom_qsys_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642109567087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109567087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/custom_qsys/submodules/custom_qsys_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/custom_qsys/submodules/custom_qsys_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Custom_qsys_mm_interconnect_0 " "Found entity 1: Custom_qsys_mm_interconnect_0" {  } { { "db/ip/custom_qsys/submodules/custom_qsys_mm_interconnect_0.v" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/custom_qsys/submodules/custom_qsys_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642109567134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109567134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/custom_qsys/submodules/custom_qsys_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/custom_qsys/submodules/custom_qsys_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Custom_qsys_mm_interconnect_0_avalon_st_adapter " "Found entity 1: Custom_qsys_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/custom_qsys/submodules/custom_qsys_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/custom_qsys/submodules/custom_qsys_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642109567138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109567138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/custom_qsys/submodules/custom_qsys_mm_interconnect_0_avalon_st_adapter_002.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/custom_qsys/submodules/custom_qsys_mm_interconnect_0_avalon_st_adapter_002.v" { { "Info" "ISGN_ENTITY_NAME" "1 Custom_qsys_mm_interconnect_0_avalon_st_adapter_002 " "Found entity 1: Custom_qsys_mm_interconnect_0_avalon_st_adapter_002" {  } { { "db/ip/custom_qsys/submodules/custom_qsys_mm_interconnect_0_avalon_st_adapter_002.v" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/custom_qsys/submodules/custom_qsys_mm_interconnect_0_avalon_st_adapter_002.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642109567141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109567141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/custom_qsys/submodules/custom_qsys_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/custom_qsys/submodules/custom_qsys_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Custom_qsys_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0 " "Found entity 1: Custom_qsys_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0" {  } { { "db/ip/custom_qsys/submodules/custom_qsys_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0.sv" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/custom_qsys/submodules/custom_qsys_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642109567144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109567144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/custom_qsys/submodules/custom_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/custom_qsys/submodules/custom_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Custom_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: Custom_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/custom_qsys/submodules/custom_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/custom_qsys/submodules/custom_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642109567147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109567147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/custom_qsys/submodules/custom_qsys_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/custom_qsys/submodules/custom_qsys_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Custom_qsys_mm_interconnect_0_cmd_demux " "Found entity 1: Custom_qsys_mm_interconnect_0_cmd_demux" {  } { { "db/ip/custom_qsys/submodules/custom_qsys_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/custom_qsys/submodules/custom_qsys_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642109567157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109567157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/custom_qsys/submodules/custom_qsys_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/custom_qsys/submodules/custom_qsys_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Custom_qsys_mm_interconnect_0_cmd_demux_001 " "Found entity 1: Custom_qsys_mm_interconnect_0_cmd_demux_001" {  } { { "db/ip/custom_qsys/submodules/custom_qsys_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/custom_qsys/submodules/custom_qsys_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642109567160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109567160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/custom_qsys/submodules/custom_qsys_mm_interconnect_0_cmd_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/custom_qsys/submodules/custom_qsys_mm_interconnect_0_cmd_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Custom_qsys_mm_interconnect_0_cmd_demux_002 " "Found entity 1: Custom_qsys_mm_interconnect_0_cmd_demux_002" {  } { { "db/ip/custom_qsys/submodules/custom_qsys_mm_interconnect_0_cmd_demux_002.sv" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/custom_qsys/submodules/custom_qsys_mm_interconnect_0_cmd_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642109567163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109567163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/custom_qsys/submodules/custom_qsys_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/custom_qsys/submodules/custom_qsys_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Custom_qsys_mm_interconnect_0_cmd_mux " "Found entity 1: Custom_qsys_mm_interconnect_0_cmd_mux" {  } { { "db/ip/custom_qsys/submodules/custom_qsys_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/custom_qsys/submodules/custom_qsys_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642109567167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109567167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/custom_qsys/submodules/custom_qsys_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/custom_qsys/submodules/custom_qsys_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Custom_qsys_mm_interconnect_0_cmd_mux_002 " "Found entity 1: Custom_qsys_mm_interconnect_0_cmd_mux_002" {  } { { "db/ip/custom_qsys/submodules/custom_qsys_mm_interconnect_0_cmd_mux_002.sv" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/custom_qsys/submodules/custom_qsys_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642109567180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109567180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/custom_qsys/submodules/custom_qsys_mm_interconnect_0_cmd_mux_006.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/custom_qsys/submodules/custom_qsys_mm_interconnect_0_cmd_mux_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Custom_qsys_mm_interconnect_0_cmd_mux_006 " "Found entity 1: Custom_qsys_mm_interconnect_0_cmd_mux_006" {  } { { "db/ip/custom_qsys/submodules/custom_qsys_mm_interconnect_0_cmd_mux_006.sv" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/custom_qsys/submodules/custom_qsys_mm_interconnect_0_cmd_mux_006.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642109567192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109567192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/custom_qsys/submodules/custom_qsys_mm_interconnect_0_cmd_mux_009.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/custom_qsys/submodules/custom_qsys_mm_interconnect_0_cmd_mux_009.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Custom_qsys_mm_interconnect_0_cmd_mux_009 " "Found entity 1: Custom_qsys_mm_interconnect_0_cmd_mux_009" {  } { { "db/ip/custom_qsys/submodules/custom_qsys_mm_interconnect_0_cmd_mux_009.sv" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/custom_qsys/submodules/custom_qsys_mm_interconnect_0_cmd_mux_009.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642109567204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109567204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/custom_qsys/submodules/custom_qsys_mm_interconnect_0_cmd_mux_011.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/custom_qsys/submodules/custom_qsys_mm_interconnect_0_cmd_mux_011.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Custom_qsys_mm_interconnect_0_cmd_mux_011 " "Found entity 1: Custom_qsys_mm_interconnect_0_cmd_mux_011" {  } { { "db/ip/custom_qsys/submodules/custom_qsys_mm_interconnect_0_cmd_mux_011.sv" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/custom_qsys/submodules/custom_qsys_mm_interconnect_0_cmd_mux_011.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642109567208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109567208 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel custom_qsys_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at custom_qsys_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/custom_qsys/submodules/custom_qsys_mm_interconnect_0_router.sv" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/custom_qsys/submodules/custom_qsys_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1642109567219 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel custom_qsys_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at custom_qsys_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/custom_qsys/submodules/custom_qsys_mm_interconnect_0_router.sv" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/custom_qsys/submodules/custom_qsys_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1642109567219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/custom_qsys/submodules/custom_qsys_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/custom_qsys/submodules/custom_qsys_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Custom_qsys_mm_interconnect_0_router_default_decode " "Found entity 1: Custom_qsys_mm_interconnect_0_router_default_decode" {  } { { "db/ip/custom_qsys/submodules/custom_qsys_mm_interconnect_0_router.sv" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/custom_qsys/submodules/custom_qsys_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642109567221 ""} { "Info" "ISGN_ENTITY_NAME" "2 Custom_qsys_mm_interconnect_0_router " "Found entity 2: Custom_qsys_mm_interconnect_0_router" {  } { { "db/ip/custom_qsys/submodules/custom_qsys_mm_interconnect_0_router.sv" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/custom_qsys/submodules/custom_qsys_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642109567221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109567221 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel custom_qsys_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at custom_qsys_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/custom_qsys/submodules/custom_qsys_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/custom_qsys/submodules/custom_qsys_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1642109567232 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel custom_qsys_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at custom_qsys_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/custom_qsys/submodules/custom_qsys_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/custom_qsys/submodules/custom_qsys_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1642109567232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/custom_qsys/submodules/custom_qsys_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/custom_qsys/submodules/custom_qsys_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Custom_qsys_mm_interconnect_0_router_001_default_decode " "Found entity 1: Custom_qsys_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/custom_qsys/submodules/custom_qsys_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/custom_qsys/submodules/custom_qsys_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642109567233 ""} { "Info" "ISGN_ENTITY_NAME" "2 Custom_qsys_mm_interconnect_0_router_001 " "Found entity 2: Custom_qsys_mm_interconnect_0_router_001" {  } { { "db/ip/custom_qsys/submodules/custom_qsys_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/custom_qsys/submodules/custom_qsys_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642109567233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109567233 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel custom_qsys_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at custom_qsys_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/custom_qsys/submodules/custom_qsys_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/custom_qsys/submodules/custom_qsys_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1642109567236 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel custom_qsys_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at custom_qsys_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/custom_qsys/submodules/custom_qsys_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/custom_qsys/submodules/custom_qsys_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1642109567236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/custom_qsys/submodules/custom_qsys_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/custom_qsys/submodules/custom_qsys_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Custom_qsys_mm_interconnect_0_router_002_default_decode " "Found entity 1: Custom_qsys_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/custom_qsys/submodules/custom_qsys_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/custom_qsys/submodules/custom_qsys_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642109567237 ""} { "Info" "ISGN_ENTITY_NAME" "2 Custom_qsys_mm_interconnect_0_router_002 " "Found entity 2: Custom_qsys_mm_interconnect_0_router_002" {  } { { "db/ip/custom_qsys/submodules/custom_qsys_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/custom_qsys/submodules/custom_qsys_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642109567237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109567237 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel custom_qsys_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at custom_qsys_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/custom_qsys/submodules/custom_qsys_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/custom_qsys/submodules/custom_qsys_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1642109567239 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel custom_qsys_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at custom_qsys_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/custom_qsys/submodules/custom_qsys_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/custom_qsys/submodules/custom_qsys_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1642109567240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/custom_qsys/submodules/custom_qsys_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/custom_qsys/submodules/custom_qsys_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Custom_qsys_mm_interconnect_0_router_003_default_decode " "Found entity 1: Custom_qsys_mm_interconnect_0_router_003_default_decode" {  } { { "db/ip/custom_qsys/submodules/custom_qsys_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/custom_qsys/submodules/custom_qsys_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642109567241 ""} { "Info" "ISGN_ENTITY_NAME" "2 Custom_qsys_mm_interconnect_0_router_003 " "Found entity 2: Custom_qsys_mm_interconnect_0_router_003" {  } { { "db/ip/custom_qsys/submodules/custom_qsys_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/custom_qsys/submodules/custom_qsys_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642109567241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109567241 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel custom_qsys_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at custom_qsys_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/custom_qsys/submodules/custom_qsys_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/custom_qsys/submodules/custom_qsys_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1642109567244 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel custom_qsys_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at custom_qsys_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/custom_qsys/submodules/custom_qsys_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/custom_qsys/submodules/custom_qsys_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1642109567244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/custom_qsys/submodules/custom_qsys_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/custom_qsys/submodules/custom_qsys_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Custom_qsys_mm_interconnect_0_router_005_default_decode " "Found entity 1: Custom_qsys_mm_interconnect_0_router_005_default_decode" {  } { { "db/ip/custom_qsys/submodules/custom_qsys_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/custom_qsys/submodules/custom_qsys_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642109567245 ""} { "Info" "ISGN_ENTITY_NAME" "2 Custom_qsys_mm_interconnect_0_router_005 " "Found entity 2: Custom_qsys_mm_interconnect_0_router_005" {  } { { "db/ip/custom_qsys/submodules/custom_qsys_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/custom_qsys/submodules/custom_qsys_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642109567245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109567245 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel custom_qsys_mm_interconnect_0_router_009.sv(48) " "Verilog HDL Declaration information at custom_qsys_mm_interconnect_0_router_009.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/custom_qsys/submodules/custom_qsys_mm_interconnect_0_router_009.sv" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/custom_qsys/submodules/custom_qsys_mm_interconnect_0_router_009.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1642109567248 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel custom_qsys_mm_interconnect_0_router_009.sv(49) " "Verilog HDL Declaration information at custom_qsys_mm_interconnect_0_router_009.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/custom_qsys/submodules/custom_qsys_mm_interconnect_0_router_009.sv" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/custom_qsys/submodules/custom_qsys_mm_interconnect_0_router_009.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1642109567248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/custom_qsys/submodules/custom_qsys_mm_interconnect_0_router_009.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/custom_qsys/submodules/custom_qsys_mm_interconnect_0_router_009.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Custom_qsys_mm_interconnect_0_router_009_default_decode " "Found entity 1: Custom_qsys_mm_interconnect_0_router_009_default_decode" {  } { { "db/ip/custom_qsys/submodules/custom_qsys_mm_interconnect_0_router_009.sv" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/custom_qsys/submodules/custom_qsys_mm_interconnect_0_router_009.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642109567249 ""} { "Info" "ISGN_ENTITY_NAME" "2 Custom_qsys_mm_interconnect_0_router_009 " "Found entity 2: Custom_qsys_mm_interconnect_0_router_009" {  } { { "db/ip/custom_qsys/submodules/custom_qsys_mm_interconnect_0_router_009.sv" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/custom_qsys/submodules/custom_qsys_mm_interconnect_0_router_009.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642109567249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109567249 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel custom_qsys_mm_interconnect_0_router_012.sv(48) " "Verilog HDL Declaration information at custom_qsys_mm_interconnect_0_router_012.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/custom_qsys/submodules/custom_qsys_mm_interconnect_0_router_012.sv" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/custom_qsys/submodules/custom_qsys_mm_interconnect_0_router_012.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1642109567251 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel custom_qsys_mm_interconnect_0_router_012.sv(49) " "Verilog HDL Declaration information at custom_qsys_mm_interconnect_0_router_012.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/custom_qsys/submodules/custom_qsys_mm_interconnect_0_router_012.sv" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/custom_qsys/submodules/custom_qsys_mm_interconnect_0_router_012.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1642109567252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/custom_qsys/submodules/custom_qsys_mm_interconnect_0_router_012.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/custom_qsys/submodules/custom_qsys_mm_interconnect_0_router_012.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Custom_qsys_mm_interconnect_0_router_012_default_decode " "Found entity 1: Custom_qsys_mm_interconnect_0_router_012_default_decode" {  } { { "db/ip/custom_qsys/submodules/custom_qsys_mm_interconnect_0_router_012.sv" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/custom_qsys/submodules/custom_qsys_mm_interconnect_0_router_012.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642109567253 ""} { "Info" "ISGN_ENTITY_NAME" "2 Custom_qsys_mm_interconnect_0_router_012 " "Found entity 2: Custom_qsys_mm_interconnect_0_router_012" {  } { { "db/ip/custom_qsys/submodules/custom_qsys_mm_interconnect_0_router_012.sv" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/custom_qsys/submodules/custom_qsys_mm_interconnect_0_router_012.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642109567253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109567253 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel custom_qsys_mm_interconnect_0_router_014.sv(48) " "Verilog HDL Declaration information at custom_qsys_mm_interconnect_0_router_014.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/custom_qsys/submodules/custom_qsys_mm_interconnect_0_router_014.sv" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/custom_qsys/submodules/custom_qsys_mm_interconnect_0_router_014.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1642109567255 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel custom_qsys_mm_interconnect_0_router_014.sv(49) " "Verilog HDL Declaration information at custom_qsys_mm_interconnect_0_router_014.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/custom_qsys/submodules/custom_qsys_mm_interconnect_0_router_014.sv" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/custom_qsys/submodules/custom_qsys_mm_interconnect_0_router_014.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1642109567255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/custom_qsys/submodules/custom_qsys_mm_interconnect_0_router_014.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/custom_qsys/submodules/custom_qsys_mm_interconnect_0_router_014.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Custom_qsys_mm_interconnect_0_router_014_default_decode " "Found entity 1: Custom_qsys_mm_interconnect_0_router_014_default_decode" {  } { { "db/ip/custom_qsys/submodules/custom_qsys_mm_interconnect_0_router_014.sv" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/custom_qsys/submodules/custom_qsys_mm_interconnect_0_router_014.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642109567256 ""} { "Info" "ISGN_ENTITY_NAME" "2 Custom_qsys_mm_interconnect_0_router_014 " "Found entity 2: Custom_qsys_mm_interconnect_0_router_014" {  } { { "db/ip/custom_qsys/submodules/custom_qsys_mm_interconnect_0_router_014.sv" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/custom_qsys/submodules/custom_qsys_mm_interconnect_0_router_014.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642109567256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109567256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/custom_qsys/submodules/custom_qsys_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/custom_qsys/submodules/custom_qsys_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Custom_qsys_mm_interconnect_0_rsp_demux " "Found entity 1: Custom_qsys_mm_interconnect_0_rsp_demux" {  } { { "db/ip/custom_qsys/submodules/custom_qsys_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/custom_qsys/submodules/custom_qsys_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642109567266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109567266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/custom_qsys/submodules/custom_qsys_mm_interconnect_0_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/custom_qsys/submodules/custom_qsys_mm_interconnect_0_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Custom_qsys_mm_interconnect_0_rsp_demux_002 " "Found entity 1: Custom_qsys_mm_interconnect_0_rsp_demux_002" {  } { { "db/ip/custom_qsys/submodules/custom_qsys_mm_interconnect_0_rsp_demux_002.sv" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/custom_qsys/submodules/custom_qsys_mm_interconnect_0_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642109567270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109567270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/custom_qsys/submodules/custom_qsys_mm_interconnect_0_rsp_demux_006.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/custom_qsys/submodules/custom_qsys_mm_interconnect_0_rsp_demux_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Custom_qsys_mm_interconnect_0_rsp_demux_006 " "Found entity 1: Custom_qsys_mm_interconnect_0_rsp_demux_006" {  } { { "db/ip/custom_qsys/submodules/custom_qsys_mm_interconnect_0_rsp_demux_006.sv" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/custom_qsys/submodules/custom_qsys_mm_interconnect_0_rsp_demux_006.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642109567272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109567272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/custom_qsys/submodules/custom_qsys_mm_interconnect_0_rsp_demux_011.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/custom_qsys/submodules/custom_qsys_mm_interconnect_0_rsp_demux_011.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Custom_qsys_mm_interconnect_0_rsp_demux_011 " "Found entity 1: Custom_qsys_mm_interconnect_0_rsp_demux_011" {  } { { "db/ip/custom_qsys/submodules/custom_qsys_mm_interconnect_0_rsp_demux_011.sv" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/custom_qsys/submodules/custom_qsys_mm_interconnect_0_rsp_demux_011.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642109567283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109567283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/custom_qsys/submodules/custom_qsys_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/custom_qsys/submodules/custom_qsys_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Custom_qsys_mm_interconnect_0_rsp_mux " "Found entity 1: Custom_qsys_mm_interconnect_0_rsp_mux" {  } { { "db/ip/custom_qsys/submodules/custom_qsys_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/custom_qsys/submodules/custom_qsys_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642109567296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109567296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/custom_qsys/submodules/custom_qsys_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/custom_qsys/submodules/custom_qsys_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Custom_qsys_mm_interconnect_0_rsp_mux_001 " "Found entity 1: Custom_qsys_mm_interconnect_0_rsp_mux_001" {  } { { "db/ip/custom_qsys/submodules/custom_qsys_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/custom_qsys/submodules/custom_qsys_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642109567309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109567309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/custom_qsys/submodules/custom_qsys_mm_interconnect_0_rsp_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/custom_qsys/submodules/custom_qsys_mm_interconnect_0_rsp_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Custom_qsys_mm_interconnect_0_rsp_mux_002 " "Found entity 1: Custom_qsys_mm_interconnect_0_rsp_mux_002" {  } { { "db/ip/custom_qsys/submodules/custom_qsys_mm_interconnect_0_rsp_mux_002.sv" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/custom_qsys/submodules/custom_qsys_mm_interconnect_0_rsp_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642109567320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109567320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/custom_qsys/submodules/custom_qsys_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/custom_qsys/submodules/custom_qsys_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Custom_qsys_nios2_gen2_0 " "Found entity 1: Custom_qsys_nios2_gen2_0" {  } { { "db/ip/custom_qsys/submodules/custom_qsys_nios2_gen2_0.v" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/custom_qsys/submodules/custom_qsys_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642109567324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109567324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/custom_qsys/submodules/custom_qsys_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file db/ip/custom_qsys/submodules/custom_qsys_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 Custom_qsys_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: Custom_qsys_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "db/ip/custom_qsys/submodules/custom_qsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/custom_qsys/submodules/custom_qsys_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642109567349 ""} { "Info" "ISGN_ENTITY_NAME" "2 Custom_qsys_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: Custom_qsys_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "db/ip/custom_qsys/submodules/custom_qsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/custom_qsys/submodules/custom_qsys_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642109567349 ""} { "Info" "ISGN_ENTITY_NAME" "3 Custom_qsys_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: Custom_qsys_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "db/ip/custom_qsys/submodules/custom_qsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/custom_qsys/submodules/custom_qsys_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642109567349 ""} { "Info" "ISGN_ENTITY_NAME" "4 Custom_qsys_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: Custom_qsys_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "db/ip/custom_qsys/submodules/custom_qsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/custom_qsys/submodules/custom_qsys_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642109567349 ""} { "Info" "ISGN_ENTITY_NAME" "5 Custom_qsys_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: Custom_qsys_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "db/ip/custom_qsys/submodules/custom_qsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/custom_qsys/submodules/custom_qsys_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642109567349 ""} { "Info" "ISGN_ENTITY_NAME" "6 Custom_qsys_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: Custom_qsys_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "db/ip/custom_qsys/submodules/custom_qsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/custom_qsys/submodules/custom_qsys_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642109567349 ""} { "Info" "ISGN_ENTITY_NAME" "7 Custom_qsys_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: Custom_qsys_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "db/ip/custom_qsys/submodules/custom_qsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/custom_qsys/submodules/custom_qsys_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642109567349 ""} { "Info" "ISGN_ENTITY_NAME" "8 Custom_qsys_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: Custom_qsys_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "db/ip/custom_qsys/submodules/custom_qsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/custom_qsys/submodules/custom_qsys_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642109567349 ""} { "Info" "ISGN_ENTITY_NAME" "9 Custom_qsys_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: Custom_qsys_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "db/ip/custom_qsys/submodules/custom_qsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/custom_qsys/submodules/custom_qsys_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642109567349 ""} { "Info" "ISGN_ENTITY_NAME" "10 Custom_qsys_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: Custom_qsys_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/custom_qsys/submodules/custom_qsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/custom_qsys/submodules/custom_qsys_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642109567349 ""} { "Info" "ISGN_ENTITY_NAME" "11 Custom_qsys_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: Custom_qsys_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/custom_qsys/submodules/custom_qsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/custom_qsys/submodules/custom_qsys_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642109567349 ""} { "Info" "ISGN_ENTITY_NAME" "12 Custom_qsys_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: Custom_qsys_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/custom_qsys/submodules/custom_qsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/custom_qsys/submodules/custom_qsys_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642109567349 ""} { "Info" "ISGN_ENTITY_NAME" "13 Custom_qsys_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: Custom_qsys_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "db/ip/custom_qsys/submodules/custom_qsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/custom_qsys/submodules/custom_qsys_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642109567349 ""} { "Info" "ISGN_ENTITY_NAME" "14 Custom_qsys_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: Custom_qsys_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "db/ip/custom_qsys/submodules/custom_qsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/custom_qsys/submodules/custom_qsys_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642109567349 ""} { "Info" "ISGN_ENTITY_NAME" "15 Custom_qsys_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: Custom_qsys_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "db/ip/custom_qsys/submodules/custom_qsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/custom_qsys/submodules/custom_qsys_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642109567349 ""} { "Info" "ISGN_ENTITY_NAME" "16 Custom_qsys_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: Custom_qsys_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "db/ip/custom_qsys/submodules/custom_qsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/custom_qsys/submodules/custom_qsys_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642109567349 ""} { "Info" "ISGN_ENTITY_NAME" "17 Custom_qsys_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: Custom_qsys_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "db/ip/custom_qsys/submodules/custom_qsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/custom_qsys/submodules/custom_qsys_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642109567349 ""} { "Info" "ISGN_ENTITY_NAME" "18 Custom_qsys_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: Custom_qsys_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "db/ip/custom_qsys/submodules/custom_qsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/custom_qsys/submodules/custom_qsys_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642109567349 ""} { "Info" "ISGN_ENTITY_NAME" "19 Custom_qsys_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: Custom_qsys_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "db/ip/custom_qsys/submodules/custom_qsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/custom_qsys/submodules/custom_qsys_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642109567349 ""} { "Info" "ISGN_ENTITY_NAME" "20 Custom_qsys_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: Custom_qsys_nios2_gen2_0_cpu_nios2_oci" {  } { { "db/ip/custom_qsys/submodules/custom_qsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/custom_qsys/submodules/custom_qsys_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642109567349 ""} { "Info" "ISGN_ENTITY_NAME" "21 Custom_qsys_nios2_gen2_0_cpu " "Found entity 21: Custom_qsys_nios2_gen2_0_cpu" {  } { { "db/ip/custom_qsys/submodules/custom_qsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/custom_qsys/submodules/custom_qsys_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642109567349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109567349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/custom_qsys/submodules/custom_qsys_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/custom_qsys/submodules/custom_qsys_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 Custom_qsys_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: Custom_qsys_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "db/ip/custom_qsys/submodules/custom_qsys_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/custom_qsys/submodules/custom_qsys_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642109567354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109567354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/custom_qsys/submodules/custom_qsys_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/custom_qsys/submodules/custom_qsys_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "db/ip/custom_qsys/submodules/custom_qsys_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/custom_qsys/submodules/custom_qsys_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642109567365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109567365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/custom_qsys/submodules/custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/custom_qsys/submodules/custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "db/ip/custom_qsys/submodules/custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/custom_qsys/submodules/custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642109567377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109567377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/custom_qsys/submodules/custom_qsys_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/custom_qsys/submodules/custom_qsys_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 Custom_qsys_nios2_gen2_0_cpu_test_bench " "Found entity 1: Custom_qsys_nios2_gen2_0_cpu_test_bench" {  } { { "db/ip/custom_qsys/submodules/custom_qsys_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/custom_qsys/submodules/custom_qsys_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642109567391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109567391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/custom_qsys/submodules/custom_qsys_ps2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/custom_qsys/submodules/custom_qsys_ps2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Custom_qsys_ps2_0 " "Found entity 1: Custom_qsys_ps2_0" {  } { { "db/ip/custom_qsys/submodules/custom_qsys_ps2_0.v" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/custom_qsys/submodules/custom_qsys_ps2_0.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642109567399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109567399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/custom_qsys/submodules/custom_qsys_pushbuttons.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/custom_qsys/submodules/custom_qsys_pushbuttons.v" { { "Info" "ISGN_ENTITY_NAME" "1 Custom_qsys_pushbuttons " "Found entity 1: Custom_qsys_pushbuttons" {  } { { "db/ip/custom_qsys/submodules/custom_qsys_pushbuttons.v" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/custom_qsys/submodules/custom_qsys_pushbuttons.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642109567403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109567403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/custom_qsys/submodules/custom_qsys_sdram_controller.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/custom_qsys/submodules/custom_qsys_sdram_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Custom_qsys_sdram_controller_input_efifo_module " "Found entity 1: Custom_qsys_sdram_controller_input_efifo_module" {  } { { "db/ip/custom_qsys/submodules/custom_qsys_sdram_controller.v" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/custom_qsys/submodules/custom_qsys_sdram_controller.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642109567418 ""} { "Info" "ISGN_ENTITY_NAME" "2 Custom_qsys_sdram_controller " "Found entity 2: Custom_qsys_sdram_controller" {  } { { "db/ip/custom_qsys/submodules/custom_qsys_sdram_controller.v" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/custom_qsys/submodules/custom_qsys_sdram_controller.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642109567418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109567418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/custom_qsys/submodules/custom_qsys_sram_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/custom_qsys/submodules/custom_qsys_sram_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Custom_qsys_sram_0 " "Found entity 1: Custom_qsys_sram_0" {  } { { "db/ip/custom_qsys/submodules/custom_qsys_sram_0.v" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/custom_qsys/submodules/custom_qsys_sram_0.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642109567421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109567421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/custom_qsys/submodules/custom_qsys_sys_sdram_pll_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/custom_qsys/submodules/custom_qsys_sys_sdram_pll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Custom_qsys_sys_sdram_pll_0 " "Found entity 1: Custom_qsys_sys_sdram_pll_0" {  } { { "db/ip/custom_qsys/submodules/custom_qsys_sys_sdram_pll_0.v" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/custom_qsys/submodules/custom_qsys_sys_sdram_pll_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642109567432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109567432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/custom_qsys/submodules/custom_qsys_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/custom_qsys/submodules/custom_qsys_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Custom_qsys_sysid_qsys_0 " "Found entity 1: Custom_qsys_sysid_qsys_0" {  } { { "db/ip/custom_qsys/submodules/custom_qsys_sysid_qsys_0.v" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/custom_qsys/submodules/custom_qsys_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642109567444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109567444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/custom_qsys/submodules/custom_qsys_vga_subsystem.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/custom_qsys/submodules/custom_qsys_vga_subsystem.v" { { "Info" "ISGN_ENTITY_NAME" "1 Custom_qsys_vga_subsystem " "Found entity 1: Custom_qsys_vga_subsystem" {  } { { "db/ip/custom_qsys/submodules/custom_qsys_vga_subsystem.v" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/custom_qsys/submodules/custom_qsys_vga_subsystem.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642109567456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109567456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/custom_qsys/submodules/custom_qsys_vga_subsystem_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/custom_qsys/submodules/custom_qsys_vga_subsystem_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Custom_qsys_vga_subsystem_avalon_st_adapter " "Found entity 1: Custom_qsys_vga_subsystem_avalon_st_adapter" {  } { { "db/ip/custom_qsys/submodules/custom_qsys_vga_subsystem_avalon_st_adapter.v" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/custom_qsys/submodules/custom_qsys_vga_subsystem_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642109567467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109567467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/custom_qsys/submodules/custom_qsys_vga_subsystem_avalon_st_adapter_channel_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/custom_qsys/submodules/custom_qsys_vga_subsystem_avalon_st_adapter_channel_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Custom_qsys_vga_subsystem_avalon_st_adapter_channel_adapter_0 " "Found entity 1: Custom_qsys_vga_subsystem_avalon_st_adapter_channel_adapter_0" {  } { { "db/ip/custom_qsys/submodules/custom_qsys_vga_subsystem_avalon_st_adapter_channel_adapter_0.sv" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/custom_qsys/submodules/custom_qsys_vga_subsystem_avalon_st_adapter_channel_adapter_0.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642109567478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109567478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/custom_qsys/submodules/custom_qsys_vga_subsystem_char_buf_subsystem.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/custom_qsys/submodules/custom_qsys_vga_subsystem_char_buf_subsystem.v" { { "Info" "ISGN_ENTITY_NAME" "1 Custom_qsys_vga_subsystem_char_buf_subsystem " "Found entity 1: Custom_qsys_vga_subsystem_char_buf_subsystem" {  } { { "db/ip/custom_qsys/submodules/custom_qsys_vga_subsystem_char_buf_subsystem.v" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/custom_qsys/submodules/custom_qsys_vga_subsystem_char_buf_subsystem.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642109567493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109567493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/custom_qsys/submodules/custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/custom_qsys/submodules/custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0 " "Found entity 1: Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0" {  } { { "db/ip/custom_qsys/submodules/custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0.v" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/custom_qsys/submodules/custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642109567513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109567513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/custom_qsys/submodules/custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/custom_qsys/submodules/custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0_cmd_demux " "Found entity 1: Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0_cmd_demux" {  } { { "db/ip/custom_qsys/submodules/custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/custom_qsys/submodules/custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642109567516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109567516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/custom_qsys/submodules/custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/custom_qsys/submodules/custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0_cmd_mux " "Found entity 1: Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0_cmd_mux" {  } { { "db/ip/custom_qsys/submodules/custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/custom_qsys/submodules/custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642109567519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109567519 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/custom_qsys/submodules/custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0_router.sv" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/custom_qsys/submodules/custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1642109567530 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/custom_qsys/submodules/custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0_router.sv" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/custom_qsys/submodules/custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1642109567530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/custom_qsys/submodules/custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/custom_qsys/submodules/custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0_router_default_decode " "Found entity 1: Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0_router_default_decode" {  } { { "db/ip/custom_qsys/submodules/custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0_router.sv" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/custom_qsys/submodules/custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642109567532 ""} { "Info" "ISGN_ENTITY_NAME" "2 Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0_router " "Found entity 2: Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0_router" {  } { { "db/ip/custom_qsys/submodules/custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0_router.sv" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/custom_qsys/submodules/custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642109567532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109567532 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/custom_qsys/submodules/custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/custom_qsys/submodules/custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1642109567535 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/custom_qsys/submodules/custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/custom_qsys/submodules/custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1642109567535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/custom_qsys/submodules/custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/custom_qsys/submodules/custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0_router_001_default_decode " "Found entity 1: Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/custom_qsys/submodules/custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/custom_qsys/submodules/custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642109567537 ""} { "Info" "ISGN_ENTITY_NAME" "2 Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0_router_001 " "Found entity 2: Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0_router_001" {  } { { "db/ip/custom_qsys/submodules/custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/custom_qsys/submodules/custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642109567537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109567537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/custom_qsys/submodules/custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/custom_qsys/submodules/custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0_rsp_demux " "Found entity 1: Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0_rsp_demux" {  } { { "db/ip/custom_qsys/submodules/custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/custom_qsys/submodules/custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642109567540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109567540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/custom_qsys/submodules/custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/custom_qsys/submodules/custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0_rsp_mux " "Found entity 1: Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0_rsp_mux" {  } { { "db/ip/custom_qsys/submodules/custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/custom_qsys/submodules/custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642109567553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109567553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/custom_qsys/submodules/custom_qsys_vga_subsystem_char_buf_subsystem_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/custom_qsys/submodules/custom_qsys_vga_subsystem_char_buf_subsystem_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Custom_qsys_vga_subsystem_char_buf_subsystem_onchip_memory2_0 " "Found entity 1: Custom_qsys_vga_subsystem_char_buf_subsystem_onchip_memory2_0" {  } { { "db/ip/custom_qsys/submodules/custom_qsys_vga_subsystem_char_buf_subsystem_onchip_memory2_0.v" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/custom_qsys/submodules/custom_qsys_vga_subsystem_char_buf_subsystem_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642109567557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109567557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/custom_qsys/submodules/custom_qsys_vga_subsystem_char_buf_subsystem_video_ascii_to_image_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/custom_qsys/submodules/custom_qsys_vga_subsystem_char_buf_subsystem_video_ascii_to_image_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Custom_qsys_vga_subsystem_char_buf_subsystem_video_ascii_to_image_0 " "Found entity 1: Custom_qsys_vga_subsystem_char_buf_subsystem_video_ascii_to_image_0" {  } { { "db/ip/custom_qsys/submodules/custom_qsys_vga_subsystem_char_buf_subsystem_video_ascii_to_image_0.v" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/custom_qsys/submodules/custom_qsys_vga_subsystem_char_buf_subsystem_video_ascii_to_image_0.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642109567562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109567562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/custom_qsys/submodules/custom_qsys_vga_subsystem_char_buf_subsystem_video_change_alpha_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/custom_qsys/submodules/custom_qsys_vga_subsystem_char_buf_subsystem_video_change_alpha_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Custom_qsys_vga_subsystem_char_buf_subsystem_video_change_alpha_0 " "Found entity 1: Custom_qsys_vga_subsystem_char_buf_subsystem_video_change_alpha_0" {  } { { "db/ip/custom_qsys/submodules/custom_qsys_vga_subsystem_char_buf_subsystem_video_change_alpha_0.v" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/custom_qsys/submodules/custom_qsys_vga_subsystem_char_buf_subsystem_video_change_alpha_0.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642109567565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109567565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/custom_qsys/submodules/custom_qsys_vga_subsystem_char_buf_subsystem_video_dma_controller_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/custom_qsys/submodules/custom_qsys_vga_subsystem_char_buf_subsystem_video_dma_controller_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Custom_qsys_vga_subsystem_char_buf_subsystem_video_dma_controller_0 " "Found entity 1: Custom_qsys_vga_subsystem_char_buf_subsystem_video_dma_controller_0" {  } { { "db/ip/custom_qsys/submodules/custom_qsys_vga_subsystem_char_buf_subsystem_video_dma_controller_0.v" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/custom_qsys/submodules/custom_qsys_vga_subsystem_char_buf_subsystem_video_dma_controller_0.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642109567577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109567577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/custom_qsys/submodules/custom_qsys_vga_subsystem_char_buf_subsystem_video_rgb_resampler_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/custom_qsys/submodules/custom_qsys_vga_subsystem_char_buf_subsystem_video_rgb_resampler_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Custom_qsys_vga_subsystem_char_buf_subsystem_video_rgb_resampler_0 " "Found entity 1: Custom_qsys_vga_subsystem_char_buf_subsystem_video_rgb_resampler_0" {  } { { "db/ip/custom_qsys/submodules/custom_qsys_vga_subsystem_char_buf_subsystem_video_rgb_resampler_0.v" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/custom_qsys/submodules/custom_qsys_vga_subsystem_char_buf_subsystem_video_rgb_resampler_0.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642109567581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109567581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/custom_qsys/submodules/custom_qsys_vga_subsystem_char_buf_subsystem_video_scaler_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/custom_qsys/submodules/custom_qsys_vga_subsystem_char_buf_subsystem_video_scaler_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Custom_qsys_vga_subsystem_char_buf_subsystem_video_scaler_0 " "Found entity 1: Custom_qsys_vga_subsystem_char_buf_subsystem_video_scaler_0" {  } { { "db/ip/custom_qsys/submodules/custom_qsys_vga_subsystem_char_buf_subsystem_video_scaler_0.v" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/custom_qsys/submodules/custom_qsys_vga_subsystem_char_buf_subsystem_video_scaler_0.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642109567585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109567585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/custom_qsys/submodules/custom_qsys_vga_subsystem_vga_alpha_blender.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/custom_qsys/submodules/custom_qsys_vga_subsystem_vga_alpha_blender.v" { { "Info" "ISGN_ENTITY_NAME" "1 Custom_qsys_vga_subsystem_vga_alpha_blender " "Found entity 1: Custom_qsys_vga_subsystem_vga_alpha_blender" {  } { { "db/ip/custom_qsys/submodules/custom_qsys_vga_subsystem_vga_alpha_blender.v" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/custom_qsys/submodules/custom_qsys_vga_subsystem_vga_alpha_blender.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642109567588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109567588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/custom_qsys/submodules/custom_qsys_vga_subsystem_vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/custom_qsys/submodules/custom_qsys_vga_subsystem_vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Custom_qsys_vga_subsystem_vga_controller " "Found entity 1: Custom_qsys_vga_subsystem_vga_controller" {  } { { "db/ip/custom_qsys/submodules/custom_qsys_vga_subsystem_vga_controller.v" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/custom_qsys/submodules/custom_qsys_vga_subsystem_vga_controller.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642109567600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109567600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/custom_qsys/submodules/custom_qsys_vga_subsystem_vga_dual_clock_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/custom_qsys/submodules/custom_qsys_vga_subsystem_vga_dual_clock_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Custom_qsys_vga_subsystem_vga_dual_clock_fifo " "Found entity 1: Custom_qsys_vga_subsystem_vga_dual_clock_fifo" {  } { { "db/ip/custom_qsys/submodules/custom_qsys_vga_subsystem_vga_dual_clock_fifo.v" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/custom_qsys/submodules/custom_qsys_vga_subsystem_vga_dual_clock_fifo.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642109567604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109567604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/custom_qsys/submodules/custom_qsys_vga_subsystem_vga_pixel_dma.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/custom_qsys/submodules/custom_qsys_vga_subsystem_vga_pixel_dma.v" { { "Info" "ISGN_ENTITY_NAME" "1 Custom_qsys_vga_subsystem_vga_pixel_dma " "Found entity 1: Custom_qsys_vga_subsystem_vga_pixel_dma" {  } { { "db/ip/custom_qsys/submodules/custom_qsys_vga_subsystem_vga_pixel_dma.v" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/custom_qsys/submodules/custom_qsys_vga_subsystem_vga_pixel_dma.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642109567615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109567615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/custom_qsys/submodules/custom_qsys_vga_subsystem_vga_pixel_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/custom_qsys/submodules/custom_qsys_vga_subsystem_vga_pixel_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Custom_qsys_vga_subsystem_vga_pixel_fifo " "Found entity 1: Custom_qsys_vga_subsystem_vga_pixel_fifo" {  } { { "db/ip/custom_qsys/submodules/custom_qsys_vga_subsystem_vga_pixel_fifo.v" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/custom_qsys/submodules/custom_qsys_vga_subsystem_vga_pixel_fifo.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642109567619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109567619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/custom_qsys/submodules/custom_qsys_vga_subsystem_vga_pixel_rgb_resampler.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/custom_qsys/submodules/custom_qsys_vga_subsystem_vga_pixel_rgb_resampler.v" { { "Info" "ISGN_ENTITY_NAME" "1 Custom_qsys_vga_subsystem_vga_pixel_rgb_resampler " "Found entity 1: Custom_qsys_vga_subsystem_vga_pixel_rgb_resampler" {  } { { "db/ip/custom_qsys/submodules/custom_qsys_vga_subsystem_vga_pixel_rgb_resampler.v" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/custom_qsys/submodules/custom_qsys_vga_subsystem_vga_pixel_rgb_resampler.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642109567623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109567623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/custom_qsys/submodules/custom_qsys_vga_subsystem_vga_pixel_scaler.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/custom_qsys/submodules/custom_qsys_vga_subsystem_vga_pixel_scaler.v" { { "Info" "ISGN_ENTITY_NAME" "1 Custom_qsys_vga_subsystem_vga_pixel_scaler " "Found entity 1: Custom_qsys_vga_subsystem_vga_pixel_scaler" {  } { { "db/ip/custom_qsys/submodules/custom_qsys_vga_subsystem_vga_pixel_scaler.v" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/custom_qsys/submodules/custom_qsys_vga_subsystem_vga_pixel_scaler.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642109567626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109567626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/custom_qsys/submodules/custom_qsys_video_pll_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/custom_qsys/submodules/custom_qsys_video_pll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Custom_qsys_video_pll_0 " "Found entity 1: Custom_qsys_video_pll_0" {  } { { "db/ip/custom_qsys/submodules/custom_qsys_video_pll_0.v" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/custom_qsys/submodules/custom_qsys_video_pll_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642109567636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109567636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/custom_qsys/submodules/hrv_avalon.vhd 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/custom_qsys/submodules/hrv_avalon.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 HRV_Avalon " "Found entity 1: HRV_Avalon" {  } { { "db/ip/custom_qsys/submodules/hrv_avalon.vhd" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/custom_qsys/submodules/hrv_avalon.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642109567639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109567639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/custom_qsys/submodules/hrv_avalon_architecture.vhd 1 0 " "Found 1 design units, including 0 entities, in source file db/ip/custom_qsys/submodules/hrv_avalon_architecture.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HRV_Avalon-structural " "Found design unit 1: HRV_Avalon-structural" {  } { { "db/ip/custom_qsys/submodules/hrv_avalon_architecture.vhd" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/custom_qsys/submodules/hrv_avalon_architecture.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642109567642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109567642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/custom_qsys/submodules/hrv_buffer.vhd 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/custom_qsys/submodules/hrv_buffer.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 HRV_buffer " "Found entity 1: HRV_buffer" {  } { { "db/ip/custom_qsys/submodules/hrv_buffer.vhd" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/custom_qsys/submodules/hrv_buffer.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642109567645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109567645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/custom_qsys/submodules/hrv_buffer_architecture.vhd 1 0 " "Found 1 design units, including 0 entities, in source file db/ip/custom_qsys/submodules/hrv_buffer_architecture.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HRV_buffer-behavioural " "Found design unit 1: HRV_buffer-behavioural" {  } { { "db/ip/custom_qsys/submodules/hrv_buffer_architecture.vhd" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/custom_qsys/submodules/hrv_buffer_architecture.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642109567648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109567648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/custom_qsys/submodules/hrv_calculator.vhd 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/custom_qsys/submodules/hrv_calculator.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 HRV_calculator " "Found entity 1: HRV_calculator" {  } { { "db/ip/custom_qsys/submodules/hrv_calculator.vhd" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/custom_qsys/submodules/hrv_calculator.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642109567651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109567651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/custom_qsys/submodules/hrv_calculator_architecture.vhd 1 0 " "Found 1 design units, including 0 entities, in source file db/ip/custom_qsys/submodules/hrv_calculator_architecture.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HRV_calculator-structural " "Found design unit 1: HRV_calculator-structural" {  } { { "db/ip/custom_qsys/submodules/hrv_calculator_architecture.vhd" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/custom_qsys/submodules/hrv_calculator_architecture.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642109567658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109567658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/custom_qsys/submodules/rr_calculator.vhd 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/custom_qsys/submodules/rr_calculator.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 RR_calculator " "Found entity 1: RR_calculator" {  } { { "db/ip/custom_qsys/submodules/rr_calculator.vhd" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/custom_qsys/submodules/rr_calculator.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642109567662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109567662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/custom_qsys/submodules/rr_calculator_architecture.vhd 1 0 " "Found 1 design units, including 0 entities, in source file db/ip/custom_qsys/submodules/rr_calculator_architecture.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RR_calculator-structural " "Found design unit 1: RR_calculator-structural" {  } { { "db/ip/custom_qsys/submodules/rr_calculator_architecture.vhd" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/custom_qsys/submodules/rr_calculator_architecture.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642109567664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109567664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/custom_qsys/submodules/rr_timer.vhd 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/custom_qsys/submodules/rr_timer.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 RR_timer " "Found entity 1: RR_timer" {  } { { "db/ip/custom_qsys/submodules/rr_timer.vhd" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/custom_qsys/submodules/rr_timer.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642109567671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109567671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/custom_qsys/submodules/rr_timer_architecture.vhd 1 0 " "Found 1 design units, including 0 entities, in source file db/ip/custom_qsys/submodules/rr_timer_architecture.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RR_timer-behavioural " "Found design unit 1: RR_timer-behavioural" {  } { { "db/ip/custom_qsys/submodules/rr_timer_architecture.vhd" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/custom_qsys/submodules/rr_timer_architecture.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642109567674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109567674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/custom_qsys/submodules/sdrr2_calculator.vhd 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/custom_qsys/submodules/sdrr2_calculator.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 SDRR2_calculator " "Found entity 1: SDRR2_calculator" {  } { { "db/ip/custom_qsys/submodules/sdrr2_calculator.vhd" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/custom_qsys/submodules/sdrr2_calculator.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642109567681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109567681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/custom_qsys/submodules/sdrr2_calculator_architecture.vhd 1 0 " "Found 1 design units, including 0 entities, in source file db/ip/custom_qsys/submodules/sdrr2_calculator_architecture.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SDRR2_calculator-behavioural " "Found design unit 1: SDRR2_calculator-behavioural" {  } { { "db/ip/custom_qsys/submodules/sdrr2_calculator_architecture.vhd" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/custom_qsys/submodules/sdrr2_calculator_architecture.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642109567683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109567683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/custom_qsys/submodules/sdrr_calculator.vhd 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/custom_qsys/submodules/sdrr_calculator.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 SDRR_calculator " "Found entity 1: SDRR_calculator" {  } { { "db/ip/custom_qsys/submodules/sdrr_calculator.vhd" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/custom_qsys/submodules/sdrr_calculator.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642109567686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109567686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/custom_qsys/submodules/sdrr_calculator_architecture.vhd 1 0 " "Found 1 design units, including 0 entities, in source file db/ip/custom_qsys/submodules/sdrr_calculator_architecture.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SDRR_calculator-structural " "Found design unit 1: SDRR_calculator-structural" {  } { { "db/ip/custom_qsys/submodules/sdrr_calculator_architecture.vhd" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/custom_qsys/submodules/sdrr_calculator_architecture.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642109567689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109567689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/custom_qsys/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/custom_qsys/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/custom_qsys/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/custom_qsys/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642109567693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109567693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/custom_qsys/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/custom_qsys/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/custom_qsys/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/custom_qsys/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642109567696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109567696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/custom_qsys/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/custom_qsys/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "db/ip/custom_qsys/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/custom_qsys/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642109567699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109567699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/custom_qsys/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/custom_qsys/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "db/ip/custom_qsys/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/custom_qsys/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642109567703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109567703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/custom_qsys/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/custom_qsys/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "db/ip/custom_qsys/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/custom_qsys/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642109567715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109567715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/custom_qsys/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/custom_qsys/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "db/ip/custom_qsys/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/custom_qsys/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642109567718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109567718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/custom_qsys/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/custom_qsys/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/custom_qsys/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/custom_qsys/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642109567721 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/custom_qsys/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/custom_qsys/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642109567721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109567721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/custom_qsys/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/custom_qsys/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "db/ip/custom_qsys/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/custom_qsys/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642109567734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109567734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/custom_qsys/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/custom_qsys/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "db/ip/custom_qsys/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/custom_qsys/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642109567753 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "db/ip/custom_qsys/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/custom_qsys/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642109567753 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "db/ip/custom_qsys/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/custom_qsys/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642109567753 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "db/ip/custom_qsys/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/custom_qsys/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642109567753 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "db/ip/custom_qsys/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/custom_qsys/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642109567753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109567753 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "db/ip/custom_qsys/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/custom_qsys/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1642109567774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/custom_qsys/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/custom_qsys/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "db/ip/custom_qsys/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/custom_qsys/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642109567776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109567776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/custom_qsys/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/custom_qsys/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "db/ip/custom_qsys/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/custom_qsys/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642109567787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109567787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/custom_qsys/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/custom_qsys/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/custom_qsys/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/custom_qsys/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642109567790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109567790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/custom_qsys/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/custom_qsys/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/custom_qsys/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/custom_qsys/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642109567801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109567801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/custom_qsys/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/custom_qsys/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/custom_qsys/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/custom_qsys/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642109567814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109567814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/custom_qsys/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/custom_qsys/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "db/ip/custom_qsys/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/custom_qsys/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642109567826 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "db/ip/custom_qsys/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/custom_qsys/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642109567826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109567826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/custom_qsys/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/custom_qsys/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/custom_qsys/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/custom_qsys/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642109567839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109567839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/custom_qsys/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/custom_qsys/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/custom_qsys/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/custom_qsys/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642109567853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109567853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/custom_qsys/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/custom_qsys/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "db/ip/custom_qsys/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/custom_qsys/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642109567868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109567868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/custom_qsys/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/custom_qsys/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "db/ip/custom_qsys/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/custom_qsys/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642109567885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109567885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/custom_qsys/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/custom_qsys/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/custom_qsys/submodules/altera_reset_controller.v" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/custom_qsys/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642109567897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109567897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/custom_qsys/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/custom_qsys/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/custom_qsys/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/custom_qsys/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642109567907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109567907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/custom_qsys/submodules/altera_up_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/custom_qsys/submodules/altera_up_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_altpll " "Found entity 1: altera_up_altpll" {  } { { "db/ip/custom_qsys/submodules/altera_up_altpll.v" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/custom_qsys/submodules/altera_up_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642109567918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109567918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/custom_qsys/submodules/altera_up_avalon_reset_from_locked_signal.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/custom_qsys/submodules/altera_up_avalon_reset_from_locked_signal.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_reset_from_locked_signal " "Found entity 1: altera_up_avalon_reset_from_locked_signal" {  } { { "db/ip/custom_qsys/submodules/altera_up_avalon_reset_from_locked_signal.v" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/custom_qsys/submodules/altera_up_avalon_reset_from_locked_signal.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642109567922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109567922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/custom_qsys/submodules/altera_up_avalon_video_vga_timing.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/custom_qsys/submodules/altera_up_avalon_video_vga_timing.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_video_vga_timing " "Found entity 1: altera_up_avalon_video_vga_timing" {  } { { "db/ip/custom_qsys/submodules/altera_up_avalon_video_vga_timing.v" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/custom_qsys/submodules/altera_up_avalon_video_vga_timing.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642109567934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109567934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/custom_qsys/submodules/altera_up_ps2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/custom_qsys/submodules/altera_up_ps2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_ps2 " "Found entity 1: altera_up_ps2" {  } { { "db/ip/custom_qsys/submodules/altera_up_ps2.v" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/custom_qsys/submodules/altera_up_ps2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642109567945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109567945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/custom_qsys/submodules/altera_up_ps2_command_out.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/custom_qsys/submodules/altera_up_ps2_command_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_ps2_command_out " "Found entity 1: altera_up_ps2_command_out" {  } { { "db/ip/custom_qsys/submodules/altera_up_ps2_command_out.v" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/custom_qsys/submodules/altera_up_ps2_command_out.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642109567960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109567960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/custom_qsys/submodules/altera_up_ps2_data_in.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/custom_qsys/submodules/altera_up_ps2_data_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_ps2_data_in " "Found entity 1: altera_up_ps2_data_in" {  } { { "db/ip/custom_qsys/submodules/altera_up_ps2_data_in.v" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/custom_qsys/submodules/altera_up_ps2_data_in.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642109567972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109567972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/custom_qsys/submodules/altera_up_video_alpha_blender_normal.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/custom_qsys/submodules/altera_up_video_alpha_blender_normal.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_alpha_blender_normal " "Found entity 1: altera_up_video_alpha_blender_normal" {  } { { "db/ip/custom_qsys/submodules/altera_up_video_alpha_blender_normal.v" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/custom_qsys/submodules/altera_up_video_alpha_blender_normal.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642109567980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109567980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/custom_qsys/submodules/altera_up_video_alpha_blender_simple.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/custom_qsys/submodules/altera_up_video_alpha_blender_simple.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_alpha_blender_simple " "Found entity 1: altera_up_video_alpha_blender_simple" {  } { { "db/ip/custom_qsys/submodules/altera_up_video_alpha_blender_simple.v" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/custom_qsys/submodules/altera_up_video_alpha_blender_simple.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642109567984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109567984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/custom_qsys/submodules/altera_up_video_ascii_rom_128.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/custom_qsys/submodules/altera_up_video_ascii_rom_128.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_ascii_rom_128 " "Found entity 1: altera_up_video_ascii_rom_128" {  } { { "db/ip/custom_qsys/submodules/altera_up_video_ascii_rom_128.v" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/custom_qsys/submodules/altera_up_video_ascii_rom_128.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642109567987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109567987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/custom_qsys/submodules/altera_up_video_dma_control_slave.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/custom_qsys/submodules/altera_up_video_dma_control_slave.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_dma_control_slave " "Found entity 1: altera_up_video_dma_control_slave" {  } { { "db/ip/custom_qsys/submodules/altera_up_video_dma_control_slave.v" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/custom_qsys/submodules/altera_up_video_dma_control_slave.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642109567990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109567990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/custom_qsys/submodules/altera_up_video_dma_to_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/custom_qsys/submodules/altera_up_video_dma_to_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_dma_to_memory " "Found entity 1: altera_up_video_dma_to_memory" {  } { { "db/ip/custom_qsys/submodules/altera_up_video_dma_to_memory.v" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/custom_qsys/submodules/altera_up_video_dma_to_memory.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642109567993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109567993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/custom_qsys/submodules/altera_up_video_dma_to_stream.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/custom_qsys/submodules/altera_up_video_dma_to_stream.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_dma_to_stream " "Found entity 1: altera_up_video_dma_to_stream" {  } { { "db/ip/custom_qsys/submodules/altera_up_video_dma_to_stream.v" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/custom_qsys/submodules/altera_up_video_dma_to_stream.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642109567996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109567996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/custom_qsys/submodules/altera_up_video_scaler_multiply_height.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/custom_qsys/submodules/altera_up_video_scaler_multiply_height.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_scaler_multiply_height " "Found entity 1: altera_up_video_scaler_multiply_height" {  } { { "db/ip/custom_qsys/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/custom_qsys/submodules/altera_up_video_scaler_multiply_height.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642109567999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109567999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/custom_qsys/submodules/altera_up_video_scaler_multiply_width.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/custom_qsys/submodules/altera_up_video_scaler_multiply_width.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_scaler_multiply_width " "Found entity 1: altera_up_video_scaler_multiply_width" {  } { { "db/ip/custom_qsys/submodules/altera_up_video_scaler_multiply_width.v" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/custom_qsys/submodules/altera_up_video_scaler_multiply_width.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642109568001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109568001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/custom_qsys/submodules/altera_up_video_scaler_shrink.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/custom_qsys/submodules/altera_up_video_scaler_shrink.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_scaler_shrink " "Found entity 1: altera_up_video_scaler_shrink" {  } { { "db/ip/custom_qsys/submodules/altera_up_video_scaler_shrink.v" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/custom_qsys/submodules/altera_up_video_scaler_shrink.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642109568004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109568004 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "db/ip/custom_qsys/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/custom_qsys/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1642109568015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/custom_qsys/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/custom_qsys/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "db/ip/custom_qsys/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/custom_qsys/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642109568016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109568016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/custom_qsys/submodules/clock_divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/custom_qsys/submodules/clock_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_divider-behavioural " "Found design unit 1: clock_divider-behavioural" {  } { { "db/ip/custom_qsys/submodules/clock_divider.vhd" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/custom_qsys/submodules/clock_divider.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642109568023 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "db/ip/custom_qsys/submodules/clock_divider.vhd" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/custom_qsys/submodules/clock_divider.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642109568023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109568023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/custom_qsys/submodules/moving_average_calculator.vhd 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/custom_qsys/submodules/moving_average_calculator.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 moving_average_calculator " "Found entity 1: moving_average_calculator" {  } { { "db/ip/custom_qsys/submodules/moving_average_calculator.vhd" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/custom_qsys/submodules/moving_average_calculator.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642109568026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109568026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/custom_qsys/submodules/moving_average_calculator_architecture.vhd 1 0 " "Found 1 design units, including 0 entities, in source file db/ip/custom_qsys/submodules/moving_average_calculator_architecture.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 moving_average_calculator-behavioural " "Found design unit 1: moving_average_calculator-behavioural" {  } { { "db/ip/custom_qsys/submodules/moving_average_calculator_architecture.vhd" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/custom_qsys/submodules/moving_average_calculator_architecture.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642109568034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109568034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/custom_qsys/submodules/peak_detector.vhd 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/custom_qsys/submodules/peak_detector.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 peak_detector " "Found entity 1: peak_detector" {  } { { "db/ip/custom_qsys/submodules/peak_detector.vhd" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/custom_qsys/submodules/peak_detector.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642109568042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109568042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/custom_qsys/submodules/peak_detector_architecture.vhd 1 0 " "Found 1 design units, including 0 entities, in source file db/ip/custom_qsys/submodules/peak_detector_architecture.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 peak_detector-behavioural " "Found design unit 1: peak_detector-behavioural" {  } { { "db/ip/custom_qsys/submodules/peak_detector_architecture.vhd" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/custom_qsys/submodules/peak_detector_architecture.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642109568046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109568046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/custom_qsys/submodules/signal_smoother.vhd 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/custom_qsys/submodules/signal_smoother.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 signal_smoother " "Found entity 1: signal_smoother" {  } { { "db/ip/custom_qsys/submodules/signal_smoother.vhd" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/custom_qsys/submodules/signal_smoother.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642109568049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109568049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/custom_qsys/submodules/signal_smoother_architecture.vhd 1 0 " "Found 1 design units, including 0 entities, in source file db/ip/custom_qsys/submodules/signal_smoother_architecture.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 signal_smoother-structural " "Found design unit 1: signal_smoother-structural" {  } { { "db/ip/custom_qsys/submodules/signal_smoother_architecture.vhd" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/custom_qsys/submodules/signal_smoother_architecture.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642109568052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109568052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/custom_qsys/submodules/square_root_calculator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/custom_qsys/submodules/square_root_calculator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 square_root_calculator-SYN " "Found design unit 1: square_root_calculator-SYN" {  } { { "db/ip/custom_qsys/submodules/square_root_calculator.vhd" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/custom_qsys/submodules/square_root_calculator.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642109568055 ""} { "Info" "ISGN_ENTITY_NAME" "1 square_root_calculator " "Found entity 1: square_root_calculator" {  } { { "db/ip/custom_qsys/submodules/square_root_calculator.vhd" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/custom_qsys/submodules/square_root_calculator.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642109568055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109568055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/custom_qsys/submodules/synchronizer.vhd 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/custom_qsys/submodules/synchronizer.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 synchronizer " "Found entity 1: synchronizer" {  } { { "db/ip/custom_qsys/submodules/synchronizer.vhd" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/custom_qsys/submodules/synchronizer.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642109568058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109568058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/custom_qsys/submodules/synchronizer_architecture.vhd 1 0 " "Found 1 design units, including 0 entities, in source file db/ip/custom_qsys/submodules/synchronizer_architecture.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 synchronizer-behavioural " "Found design unit 1: synchronizer-behavioural" {  } { { "db/ip/custom_qsys/submodules/synchronizer_architecture.vhd" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/db/ip/custom_qsys/submodules/synchronizer_architecture.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642109568061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109568061 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "DATA_SIZE peak_detector_architecture.vhd(56) " "VHDL error at peak_detector_architecture.vhd(56): object \"DATA_SIZE\" is used but not declared" {  } { { "hrv_source/peak_detector_architecture.vhd" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/hrv_source/peak_detector_architecture.vhd" 56 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1642109568064 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/output_files/Computer_System_custom.map.smsg " "Generated suppressed messages file C:/Users/matti/Documents/Windesheim/VHDL/Stressvogel/output_files/Computer_System_custom.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109568232 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4878 " "Peak virtual memory: 4878 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1642109568459 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Jan 13 22:32:48 2022 " "Processing ended: Thu Jan 13 22:32:48 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1642109568459 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:01:49 " "Elapsed time: 00:01:49" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1642109568459 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:02:33 " "Total CPU time (on all processors): 00:02:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1642109568459 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109568459 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1642109569128 ""}
