`include "defines.v"

module sync_clk_wb(/*AUTOARG*/
  // Outputs
  status_crc_error, status_fragment_error, status_txdfifo_ovflow, 
  status_txdfifo_udflow, status_rxdfifo_ovflow, 
  status_rxdfifo_udflow, status_pause_frame_rx, status_local_fault, 
  status_remote_fault, 
  // Inputs
  wb_clk_i, wb_rst_i, status_crc_error_tog, 
  status_fragment_error_tog, status_txdfifo_ovflow_tog, 
  status_txdfifo_udflow_tog, status_rxdfifo_ovflow_tog, 
  status_rxdfifo_udflow_tog, status_pause_frame_rx_tog, 
  status_local_fault_crx, status_remote_fault_crx
  );

input         wb_clk_i;
input         wb_rst_i;
   
input         status_crc_error_tog;	
input         status_fragment_error_tog;	

input         status_txdfifo_ovflow_tog;

input         status_txdfifo_udflow_tog;

input         status_rxdfifo_ovflow_tog;

input         status_rxdfifo_udflow_tog;

input         status_pause_frame_rx_tog;

input         status_local_fault_crx;
input         status_remote_fault_crx;

output        status_crc_error;
output        status_fragment_error;
   
output        status_txdfifo_ovflow;

output        status_txdfifo_udflow;

output        status_rxdfifo_ovflow;

output        status_rxdfifo_udflow;

output        status_pause_frame_rx;

output        status_local_fault;
output        status_remote_fault;

/*AUTOREG*/
// Beginning of automatic regs (for this module's undeclared outputs)
// End of automatics

/*AUTOWIRE*/
// Beginning of automatic wires (for undeclared instantiated-module outputs)
// End of automatics

wire  [6:0]             sig_out1;
wire  [1:0]             sig_out2;

assign {status_crc_error,
        status_fragment_error,
        status_txdfifo_ovflow,
        status_txdfifo_udflow,
        status_rxdfifo_ovflow,
        status_rxdfifo_udflow,
        status_pause_frame_rx} = sig_out1;

assign {status_local_fault,
        status_remote_fault} = sig_out2;

meta_sync #(.DWIDTH (7), .EDGE_DETECT (1)) meta_sync0 (
                      // Outputs
                      .out              (sig_out1),
                      // Inputs
                      .clk              (wb_clk_i),
                      .reset_n          (~wb_rst_i),
                      .in               ({
                                          status_crc_error_tog,
                                          status_fragment_error_tog,
                                          status_txdfifo_ovflow_tog,
                                          status_txdfifo_udflow_tog,
                                          status_rxdfifo_ovflow_tog,
                                          status_rxdfifo_udflow_tog,
                                          status_pause_frame_rx_tog
                                         }));

meta_sync #(.DWIDTH (2), .EDGE_DETECT (0)) meta_sync1 (
                      // Outputs
                      .out              (sig_out2),
                      // Inputs
                      .clk              (wb_clk_i),
                      .reset_n          (~wb_rst_i),
                      .in               ({
                                          status_local_fault_crx,
                                          status_remote_fault_crx
                                         }));

endmodule

