Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (win64) Build 1846317 Fri Apr 14 18:55:03 MDT 2017
| Date         : Sun Jun 25 17:22:29 2017
| Host         : GABRIELEBARD820 running 64-bit major release  (build 9200)
| Command      : report_methodology -file IIR16bit_methodology_drc_routed.rpt -rpx IIR16bit_methodology_drc_routed.rpx
| Design       : IIR16bit
| Device       : xc7z010clg400-3
| Speed File   : -3
| Design State : Routed
-----------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 33
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| TIMING-18 | Warning  | Missing input or output delay | 33         |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on rst_l relative to clock(s) clk44100 
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on x[0] relative to clock(s) clk44100 
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on x[10] relative to clock(s) clk44100 
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on x[11] relative to clock(s) clk44100 
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on x[12] relative to clock(s) clk44100 
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on x[13] relative to clock(s) clk44100 
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on x[14] relative to clock(s) clk44100 
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on x[15] relative to clock(s) clk44100 
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on x[1] relative to clock(s) clk44100 
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on x[2] relative to clock(s) clk44100 
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on x[3] relative to clock(s) clk44100 
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on x[4] relative to clock(s) clk44100 
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on x[5] relative to clock(s) clk44100 
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on x[6] relative to clock(s) clk44100 
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An input delay is missing on x[7] relative to clock(s) clk44100 
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An input delay is missing on x[8] relative to clock(s) clk44100 
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An input delay is missing on x[9] relative to clock(s) clk44100 
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An output delay is missing on y[0] relative to clock(s) clk44100 
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An output delay is missing on y[10] relative to clock(s) clk44100 
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An output delay is missing on y[11] relative to clock(s) clk44100 
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An output delay is missing on y[12] relative to clock(s) clk44100 
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An output delay is missing on y[13] relative to clock(s) clk44100 
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An output delay is missing on y[14] relative to clock(s) clk44100 
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An output delay is missing on y[15] relative to clock(s) clk44100 
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An output delay is missing on y[1] relative to clock(s) clk44100 
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An output delay is missing on y[2] relative to clock(s) clk44100 
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An output delay is missing on y[3] relative to clock(s) clk44100 
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An output delay is missing on y[4] relative to clock(s) clk44100 
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An output delay is missing on y[5] relative to clock(s) clk44100 
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An output delay is missing on y[6] relative to clock(s) clk44100 
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An output delay is missing on y[7] relative to clock(s) clk44100 
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An output delay is missing on y[8] relative to clock(s) clk44100 
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An output delay is missing on y[9] relative to clock(s) clk44100 
Related violations: <none>


