===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 32.7870 seconds

  ----Wall Time----  ----Name----
    3.5443 ( 10.8%)  FIR Parser
    0.0000 (  0.0%)    Parse annotations
    2.9292 (  8.9%)    Parse modules
    0.5826 (  1.8%)    Verify circuit
   17.4125 ( 53.1%)  'firrtl.circuit' Pipeline
    1.2856 (  3.9%)    'firrtl.module' Pipeline
    1.2054 (  3.7%)      CSE
    0.0000 (  0.0%)        (A) DominanceInfo
    0.0802 (  0.2%)      LowerCHIRRTLPass
    0.1044 (  0.3%)    InferWidths
    0.7457 (  2.3%)    InferResets
    0.0477 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0807 (  0.2%)    WireDFT
    0.0843 (  0.3%)    PrefixModules
    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.7009 (  2.1%)    LowerFIRRTLTypes
    7.2626 ( 22.2%)    'firrtl.module' Pipeline
    0.7726 (  2.4%)      ExpandWhens
    0.0208 (  0.1%)      RemoveInvalid
    6.0537 ( 18.5%)      Canonicalizer
    0.4155 (  1.3%)      InferReadWrite
    0.5529 (  1.7%)    Inliner
    1.0778 (  3.3%)    IMConstProp
    0.0645 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0606 (  0.2%)    BlackBoxReader
    0.0606 (  0.2%)      (A) circt::firrtl::InstanceGraph
    4.5123 ( 13.8%)    'firrtl.module' Pipeline
    4.5123 ( 13.8%)      Canonicalizer
    0.4172 (  1.3%)    RemoveUnusedPorts
    0.0593 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.3922 (  1.2%)    CreateSiFiveMetadata
    0.0000 (  0.0%)    EmitOMIR
    3.4850 ( 10.6%)  LowerFIRRTLToHW
    0.0604 (  0.2%)    (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)  HWMemSimImpl
    3.7575 ( 11.5%)  'hw.module' Pipeline
    0.8422 (  2.6%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    2.2874 (  7.0%)    Canonicalizer
    0.6278 (  1.9%)    HWCleanup
    0.7774 (  2.4%)  'hw.module' Pipeline
    0.0766 (  0.2%)    HWLegalizeModules
    0.7008 (  2.1%)    PrettifyVerilog
    3.6139 ( 11.0%)  ExportVerilog
    0.0020 (  0.0%)  Rest
   32.7870 (100.0%)  Total

{
  totalTime: 32.809,
  maxMemory: 694890496
}
