{"Source Block": ["hdl/library/common/up_axi.v@85:95@HdlIdDef", "  reg                               up_axi_wready_int = 'd0;\n  reg                               up_axi_bvalid_int = 'd0;\n  reg                               up_wack_d = 'd0;\n  reg                               up_wsel = 'd0;\n  reg                               up_wreq_int = 'd0;\n  reg     [(ADDRESS_WIDTH-1):0]     up_waddr_int = 'd0;\n  reg     [31:0]                    up_wdata_int = 'd0;\n  reg     [ 4:0]                    up_wcount = 'd0;\n  reg                               up_axi_arready_int = 'd0;\n  reg                               up_axi_rvalid_int = 'd0;\n  reg     [31:0]                    up_axi_rdata_int = 'd0;\n"], "Clone Blocks": [["hdl/library/common/up_axi.v@89:99", "  reg                               up_wreq_int = 'd0;\n  reg     [(ADDRESS_WIDTH-1):0]     up_waddr_int = 'd0;\n  reg     [31:0]                    up_wdata_int = 'd0;\n  reg     [ 4:0]                    up_wcount = 'd0;\n  reg                               up_axi_arready_int = 'd0;\n  reg                               up_axi_rvalid_int = 'd0;\n  reg     [31:0]                    up_axi_rdata_int = 'd0;\n  reg                               up_rack_d = 'd0;\n  reg     [31:0]                    up_rdata_d = 'd0;\n  reg                               up_rsel = 'd0;\n  reg                               up_rreq_int = 'd0;\n"], ["hdl/library/common/up_axi.v@84:94", "  reg                               up_axi_awready_int = 'd0;\n  reg                               up_axi_wready_int = 'd0;\n  reg                               up_axi_bvalid_int = 'd0;\n  reg                               up_wack_d = 'd0;\n  reg                               up_wsel = 'd0;\n  reg                               up_wreq_int = 'd0;\n  reg     [(ADDRESS_WIDTH-1):0]     up_waddr_int = 'd0;\n  reg     [31:0]                    up_wdata_int = 'd0;\n  reg     [ 4:0]                    up_wcount = 'd0;\n  reg                               up_axi_arready_int = 'd0;\n  reg                               up_axi_rvalid_int = 'd0;\n"], ["hdl/library/common/up_axi.v@91:101", "  reg     [31:0]                    up_wdata_int = 'd0;\n  reg     [ 4:0]                    up_wcount = 'd0;\n  reg                               up_axi_arready_int = 'd0;\n  reg                               up_axi_rvalid_int = 'd0;\n  reg     [31:0]                    up_axi_rdata_int = 'd0;\n  reg                               up_rack_d = 'd0;\n  reg     [31:0]                    up_rdata_d = 'd0;\n  reg                               up_rsel = 'd0;\n  reg                               up_rreq_int = 'd0;\n  reg     [(ADDRESS_WIDTH-1):0]     up_raddr_int = 'd0;\n  reg     [ 4:0]                    up_rcount = 'd0;\n"], ["hdl/library/common/up_axi.v@82:92", "  // internal registers\n\n  reg                               up_axi_awready_int = 'd0;\n  reg                               up_axi_wready_int = 'd0;\n  reg                               up_axi_bvalid_int = 'd0;\n  reg                               up_wack_d = 'd0;\n  reg                               up_wsel = 'd0;\n  reg                               up_wreq_int = 'd0;\n  reg     [(ADDRESS_WIDTH-1):0]     up_waddr_int = 'd0;\n  reg     [31:0]                    up_wdata_int = 'd0;\n  reg     [ 4:0]                    up_wcount = 'd0;\n"], ["hdl/library/common/up_axi.v@87:97", "  reg                               up_wack_d = 'd0;\n  reg                               up_wsel = 'd0;\n  reg                               up_wreq_int = 'd0;\n  reg     [(ADDRESS_WIDTH-1):0]     up_waddr_int = 'd0;\n  reg     [31:0]                    up_wdata_int = 'd0;\n  reg     [ 4:0]                    up_wcount = 'd0;\n  reg                               up_axi_arready_int = 'd0;\n  reg                               up_axi_rvalid_int = 'd0;\n  reg     [31:0]                    up_axi_rdata_int = 'd0;\n  reg                               up_rack_d = 'd0;\n  reg     [31:0]                    up_rdata_d = 'd0;\n"], ["hdl/library/common/up_axi.v@86:96", "  reg                               up_axi_bvalid_int = 'd0;\n  reg                               up_wack_d = 'd0;\n  reg                               up_wsel = 'd0;\n  reg                               up_wreq_int = 'd0;\n  reg     [(ADDRESS_WIDTH-1):0]     up_waddr_int = 'd0;\n  reg     [31:0]                    up_wdata_int = 'd0;\n  reg     [ 4:0]                    up_wcount = 'd0;\n  reg                               up_axi_arready_int = 'd0;\n  reg                               up_axi_rvalid_int = 'd0;\n  reg     [31:0]                    up_axi_rdata_int = 'd0;\n  reg                               up_rack_d = 'd0;\n"], ["hdl/library/common/up_axi.v@92:102", "  reg     [ 4:0]                    up_wcount = 'd0;\n  reg                               up_axi_arready_int = 'd0;\n  reg                               up_axi_rvalid_int = 'd0;\n  reg     [31:0]                    up_axi_rdata_int = 'd0;\n  reg                               up_rack_d = 'd0;\n  reg     [31:0]                    up_rdata_d = 'd0;\n  reg                               up_rsel = 'd0;\n  reg                               up_rreq_int = 'd0;\n  reg     [(ADDRESS_WIDTH-1):0]     up_raddr_int = 'd0;\n  reg     [ 4:0]                    up_rcount = 'd0;\n\n"], ["hdl/library/common/up_axi.v@88:98", "  reg                               up_wsel = 'd0;\n  reg                               up_wreq_int = 'd0;\n  reg     [(ADDRESS_WIDTH-1):0]     up_waddr_int = 'd0;\n  reg     [31:0]                    up_wdata_int = 'd0;\n  reg     [ 4:0]                    up_wcount = 'd0;\n  reg                               up_axi_arready_int = 'd0;\n  reg                               up_axi_rvalid_int = 'd0;\n  reg     [31:0]                    up_axi_rdata_int = 'd0;\n  reg                               up_rack_d = 'd0;\n  reg     [31:0]                    up_rdata_d = 'd0;\n  reg                               up_rsel = 'd0;\n"], ["hdl/library/common/up_axi.v@83:93", "\n  reg                               up_axi_awready_int = 'd0;\n  reg                               up_axi_wready_int = 'd0;\n  reg                               up_axi_bvalid_int = 'd0;\n  reg                               up_wack_d = 'd0;\n  reg                               up_wsel = 'd0;\n  reg                               up_wreq_int = 'd0;\n  reg     [(ADDRESS_WIDTH-1):0]     up_waddr_int = 'd0;\n  reg     [31:0]                    up_wdata_int = 'd0;\n  reg     [ 4:0]                    up_wcount = 'd0;\n  reg                               up_axi_arready_int = 'd0;\n"], ["hdl/library/common/up_axi.v@90:100", "  reg     [(ADDRESS_WIDTH-1):0]     up_waddr_int = 'd0;\n  reg     [31:0]                    up_wdata_int = 'd0;\n  reg     [ 4:0]                    up_wcount = 'd0;\n  reg                               up_axi_arready_int = 'd0;\n  reg                               up_axi_rvalid_int = 'd0;\n  reg     [31:0]                    up_axi_rdata_int = 'd0;\n  reg                               up_rack_d = 'd0;\n  reg     [31:0]                    up_rdata_d = 'd0;\n  reg                               up_rsel = 'd0;\n  reg                               up_rreq_int = 'd0;\n  reg     [(ADDRESS_WIDTH-1):0]     up_raddr_int = 'd0;\n"]], "Diff Content": {"Delete": [[90, "  reg     [(ADDRESS_WIDTH-1):0]     up_waddr_int = 'd0;\n"]], "Add": [[90, "  reg     [(AXI_ADDRESS_WIDTH-3):0] up_waddr_int = 'd0;\n"]]}}