-makelib ies_lib/xpm -sv \
  "C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" \
  "C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" \
  "C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" \
-endlib
-makelib ies_lib/xpm \
  "C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_VCOMP.vhd" \
-endlib
-makelib ies_lib/lib_cdc_v1_0_2 \
  "../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd" \
-endlib
-makelib ies_lib/proc_sys_reset_v5_0_13 \
  "../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd" \
-endlib
-makelib ies_lib/xil_defaultlib \
  "../../../bd/UFBmod_TRX/ip/UFBmod_TRX_TRX_proc_sys_reset_0_1/sim/UFBmod_TRX_TRX_proc_sys_reset_0_1.vhd" \
-endlib
-makelib ies_lib/xbip_utils_v3_0_10 \
  "../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/d117/hdl/xbip_utils_v3_0_vh_rfs.vhd" \
-endlib
-makelib ies_lib/c_reg_fd_v12_0_6 \
  "../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/edec/hdl/c_reg_fd_v12_0_vh_rfs.vhd" \
-endlib
-makelib ies_lib/xbip_dsp48_wrapper_v3_0_4 \
  "../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/cdbf/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd" \
-endlib
-makelib ies_lib/xbip_pipe_v3_0_6 \
  "../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd" \
-endlib
-makelib ies_lib/xbip_dsp48_addsub_v3_0_6 \
  "../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/910d/hdl/xbip_dsp48_addsub_v3_0_vh_rfs.vhd" \
-endlib
-makelib ies_lib/xbip_addsub_v3_0_6 \
  "../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/cfdd/hdl/xbip_addsub_v3_0_vh_rfs.vhd" \
-endlib
-makelib ies_lib/c_addsub_v12_0_14 \
  "../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/ebb8/hdl/c_addsub_v12_0_vh_rfs.vhd" \
-endlib
-makelib ies_lib/c_gate_bit_v12_0_6 \
  "../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/7161/hdl/c_gate_bit_v12_0_vh_rfs.vhd" \
-endlib
-makelib ies_lib/xbip_counter_v3_0_6 \
  "../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/9ac8/hdl/xbip_counter_v3_0_vh_rfs.vhd" \
-endlib
-makelib ies_lib/c_counter_binary_v12_0_14 \
  "../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/1f12/hdl/c_counter_binary_v12_0_vh_rfs.vhd" \
-endlib
-makelib ies_lib/xil_defaultlib \
  "../../../bd/UFBmod_TRX/ip/UFBmod_TRX_TRX_io_reset_counter_binary_0_1/sim/UFBmod_TRX_TRX_io_reset_counter_binary_0_1.vhd" \
-endlib
-makelib ies_lib/xlconcat_v2_1_3 \
  "../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/442e/hdl/xlconcat_v2_1_vl_rfs.v" \
-endlib
-makelib ies_lib/xil_defaultlib \
  "../../../bd/UFBmod_TRX/ip/UFBmod_TRX_TRX_rx09_xlconcat_0_1/sim/UFBmod_TRX_TRX_rx09_xlconcat_0_1.v" \
-endlib
-makelib ies_lib/xlslice_v1_0_2 \
  "../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v" \
-endlib
-makelib ies_lib/xil_defaultlib \
  "../../../bd/UFBmod_TRX/ip/UFBmod_TRX_TRX_rx_xlslice_00to00_1/sim/UFBmod_TRX_TRX_rx_xlslice_00to00_1.v" \
  "../../../bd/UFBmod_TRX/ip/UFBmod_TRX_TRX_rx_xlslice_02to02_1/sim/UFBmod_TRX_TRX_rx_xlslice_02to02_1.v" \
  "../../../bd/UFBmod_TRX/ip/UFBmod_TRX_TRX_rx_xlslice_04to04_1/sim/UFBmod_TRX_TRX_rx_xlslice_04to04_1.v" \
  "../../../bd/UFBmod_TRX/ip/UFBmod_TRX_TRX_rx_xlslice_06to06_1/sim/UFBmod_TRX_TRX_rx_xlslice_06to06_1.v" \
  "../../../bd/UFBmod_TRX/ip/UFBmod_TRX_TRX_rx_xlslice_10to10_1/sim/UFBmod_TRX_TRX_rx_xlslice_10to10_1.v" \
  "../../../bd/UFBmod_TRX/ip/UFBmod_TRX_TRX_rx_xlslice_12to12_1/sim/UFBmod_TRX_TRX_rx_xlslice_12to12_1.v" \
  "../../../bd/UFBmod_TRX/ip/UFBmod_TRX_TRX_rx_xlslice_14to14_1/sim/UFBmod_TRX_TRX_rx_xlslice_14to14_1.v" \
  "../../../bd/UFBmod_TRX/ip/UFBmod_TRX_TRX_rx_xlslice_08to08_1/sim/UFBmod_TRX_TRX_rx_xlslice_08to08_1.v" \
  "../../../bd/UFBmod_TRX/ip/UFBmod_TRX_TRX_rx24_xlconcat_0_1/sim/UFBmod_TRX_TRX_rx24_xlconcat_0_1.v" \
  "../../../bd/UFBmod_TRX/ip/UFBmod_TRX_TRX_rx_xlslice_15to15_1/sim/UFBmod_TRX_TRX_rx_xlslice_15to15_1.v" \
  "../../../bd/UFBmod_TRX/ip/UFBmod_TRX_TRX_rx_xlslice_13to13_1/sim/UFBmod_TRX_TRX_rx_xlslice_13to13_1.v" \
  "../../../bd/UFBmod_TRX/ip/UFBmod_TRX_TRX_rx_xlslice_11to11_1/sim/UFBmod_TRX_TRX_rx_xlslice_11to11_1.v" \
  "../../../bd/UFBmod_TRX/ip/UFBmod_TRX_TRX_rx_xlslice_09to09_1/sim/UFBmod_TRX_TRX_rx_xlslice_09to09_1.v" \
  "../../../bd/UFBmod_TRX/ip/UFBmod_TRX_TRX_rx_xlslice_07to07_1/sim/UFBmod_TRX_TRX_rx_xlslice_07to07_1.v" \
  "../../../bd/UFBmod_TRX/ip/UFBmod_TRX_TRX_rx_xlslice_05to05_1/sim/UFBmod_TRX_TRX_rx_xlslice_05to05_1.v" \
  "../../../bd/UFBmod_TRX/ip/UFBmod_TRX_TRX_rx_xlslice_03to03_1/sim/UFBmod_TRX_TRX_rx_xlslice_03to03_1.v" \
  "../../../bd/UFBmod_TRX/ip/UFBmod_TRX_TRX_rx_xlslice_01to01_1/sim/UFBmod_TRX_TRX_rx_xlslice_01to01_1.v" \
-endlib
-makelib ies_lib/fifo_generator_v13_2_5 \
  "../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/276e/simulation/fifo_generator_vlog_beh.v" \
-endlib
-makelib ies_lib/fifo_generator_v13_2_5 \
  "../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/276e/hdl/fifo_generator_v13_2_rfs.vhd" \
-endlib
-makelib ies_lib/fifo_generator_v13_2_5 \
  "../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/276e/hdl/fifo_generator_v13_2_rfs.v" \
-endlib
-makelib ies_lib/xil_defaultlib \
  "../../../bd/UFBmod_TRX/ip/UFBmod_TRX_TRX_rx09_fifo_generator_0_1/sim/UFBmod_TRX_TRX_rx09_fifo_generator_0_1.v" \
  "../../../bd/UFBmod_TRX/ip/UFBmod_TRX_TRX_rx24_fifo_generator_0_1/sim/UFBmod_TRX_TRX_rx24_fifo_generator_0_1.v" \
  "../../../bd/UFBmod_TRX/ip/UFBmod_TRX_TRX_tx09_fifo_generator_0_1/sim/UFBmod_TRX_TRX_tx09_fifo_generator_0_1.v" \
  "../../../bd/UFBmod_TRX/ip/UFBmod_TRX_TRX_tx_LVDS_interleave_xlconcat_0_1/sim/UFBmod_TRX_TRX_tx_LVDS_interleave_xlconcat_0_1.v" \
  "../../../bd/UFBmod_TRX/ip/UFBmod_TRX_xlslice_00to00_1/sim/UFBmod_TRX_xlslice_00to00_1.v" \
  "../../../bd/UFBmod_TRX/ip/UFBmod_TRX_xlslice_01to01_1/sim/UFBmod_TRX_xlslice_01to01_1.v" \
  "../../../bd/UFBmod_TRX/ip/UFBmod_TRX_xlslice_02to02_1/sim/UFBmod_TRX_xlslice_02to02_1.v" \
  "../../../bd/UFBmod_TRX/ip/UFBmod_TRX_xlslice_03to03_1/sim/UFBmod_TRX_xlslice_03to03_1.v" \
  "../../../bd/UFBmod_TRX/ip/UFBmod_TRX_xlslice_04to04_1/sim/UFBmod_TRX_xlslice_04to04_1.v" \
  "../../../bd/UFBmod_TRX/ip/UFBmod_TRX_xlslice_05to05_1/sim/UFBmod_TRX_xlslice_05to05_1.v" \
  "../../../bd/UFBmod_TRX/ip/UFBmod_TRX_xlslice_06to06_1/sim/UFBmod_TRX_xlslice_06to06_1.v" \
  "../../../bd/UFBmod_TRX/ip/UFBmod_TRX_xlslice_07to07_1/sim/UFBmod_TRX_xlslice_07to07_1.v" \
  "../../../bd/UFBmod_TRX/ip/UFBmod_TRX_TRX_tx_word_format_xlconcat_0_1/sim/UFBmod_TRX_TRX_tx_word_format_xlconcat_0_1.v" \
-endlib
-makelib ies_lib/xlconstant_v1_1_7 \
  "../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v" \
-endlib
-makelib ies_lib/xil_defaultlib \
  "../../../bd/UFBmod_TRX/ip/UFBmod_TRX_xlconstant_val0_len1_2/sim/UFBmod_TRX_xlconstant_val0_len1_2.v" \
  "../../../bd/UFBmod_TRX/ip/UFBmod_TRX_xlconstant_val1_len1_5/sim/UFBmod_TRX_xlconstant_val1_len1_5.v" \
-endlib
-makelib ies_lib/util_vector_logic_v2_0_1 \
  "../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" \
-endlib
-makelib ies_lib/xil_defaultlib \
  "../../../bd/UFBmod_TRX/ip/UFBmod_TRX_TRX_blank_tx_util_vector_logic_0_1/sim/UFBmod_TRX_TRX_blank_tx_util_vector_logic_0_1.v" \
  "../../../bd/UFBmod_TRX/ip/UFBmod_TRX_TRX_blank_tx_xlconcat_0_1/sim/UFBmod_TRX_TRX_blank_tx_xlconcat_0_1.v" \
  "../../../bd/UFBmod_TRX/ip/UFBmod_TRX_TRX_blank_tx_util_vector_logic_1_1/sim/UFBmod_TRX_TRX_blank_tx_util_vector_logic_1_1.v" \
-endlib
-makelib ies_lib/c_mux_bit_v12_0_6 \
  "../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/ecb4/hdl/c_mux_bit_v12_0_vh_rfs.vhd" \
-endlib
-makelib ies_lib/c_shift_ram_v12_0_14 \
  "../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/2598/hdl/c_shift_ram_v12_0_vh_rfs.vhd" \
-endlib
-makelib ies_lib/xil_defaultlib \
  "../../../bd/UFBmod_TRX/ip/UFBmod_TRX_TRX_blank_tx_c_shift_ram_0_1/sim/UFBmod_TRX_TRX_blank_tx_c_shift_ram_0_1.vhd" \
-endlib
-makelib ies_lib/xil_defaultlib \
  "../../../bd/UFBmod_TRX/ip/UFBmod_TRX_TRX_LVDS_selectio_wiz_0_1/UFBmod_TRX_TRX_LVDS_selectio_wiz_0_1_selectio_wiz.v" \
  "../../../bd/UFBmod_TRX/ip/UFBmod_TRX_TRX_LVDS_selectio_wiz_0_1/UFBmod_TRX_TRX_LVDS_selectio_wiz_0_1.v" \
  "../../../bd/UFBmod_TRX/ip/UFBmod_TRX_xlconstant_1_len1_1/sim/UFBmod_TRX_xlconstant_1_len1_1.v" \
-endlib
-makelib ies_lib/xil_defaultlib \
  "../../../bd/UFBmod_TRX/ip/UFBmod_TRX_TRX_LVDS_util_ds_buf_0_1/util_ds_buf.vhd" \
  "../../../bd/UFBmod_TRX/ip/UFBmod_TRX_TRX_LVDS_util_ds_buf_0_1/sim/UFBmod_TRX_TRX_LVDS_util_ds_buf_0_1.vhd" \
  "../../../bd/UFBmod_TRX/ip/UFBmod_TRX_c_shift_ram_dly386_1_1/sim/UFBmod_TRX_c_shift_ram_dly386_1_1.vhd" \
-endlib
-makelib ies_lib/xil_defaultlib \
  "../../../bd/UFBmod_TRX/ip/UFBmod_TRX_xlconcat_0_2/sim/UFBmod_TRX_xlconcat_0_2.v" \
  "../../../bd/UFBmod_TRX/ip/UFBmod_TRX_fifo_generator_dly2049_0_1/sim/UFBmod_TRX_fifo_generator_dly2049_0_1.v" \
  "../../../bd/UFBmod_TRX/ip/UFBmod_TRX_xlconstant_val1_len1_6/sim/UFBmod_TRX_xlconstant_val1_len1_6.v" \
-endlib
-makelib ies_lib/xbip_bram18k_v3_0_6 \
  "../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/d367/hdl/xbip_bram18k_v3_0_vh_rfs.vhd" \
-endlib
-makelib ies_lib/mult_gen_v12_0_16 \
  "../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/ce84/hdl/mult_gen_v12_0_vh_rfs.vhd" \
-endlib
-makelib ies_lib/axi_utils_v2_0_6 \
  "../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/1971/hdl/axi_utils_v2_0_vh_rfs.vhd" \
-endlib
-makelib ies_lib/cordic_v6_0_16 \
  "../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/5bf0/hdl/cordic_v6_0_vh_rfs.vhd" \
-endlib
-makelib ies_lib/xil_defaultlib \
  "../../../bd/UFBmod_TRX/ip/UFBmod_TRX_cordic_rx09_1/sim/UFBmod_TRX_cordic_rx09_1.vhd" \
-endlib
-makelib ies_lib/xil_defaultlib \
  "../../../bd/UFBmod_TRX/ip/UFBmod_TRX_rx09_xlslice_15to0_1/sim/UFBmod_TRX_rx09_xlslice_15to0_1.v" \
  "../../../bd/UFBmod_TRX/ip/UFBmod_TRX_fft_rx09_s_data_xlconcat_0_1/sim/UFBmod_TRX_fft_rx09_s_data_xlconcat_0_1.v" \
  "../../../bd/UFBmod_TRX/ip/UFBmod_TRX_cordic_rx09_xlconcat_0_1/sim/UFBmod_TRX_cordic_rx09_xlconcat_0_1.v" \
  "../../../bd/UFBmod_TRX/ip/UFBmod_TRX_cordic_rx09_addra_xlslice_9to0_1/sim/UFBmod_TRX_cordic_rx09_addra_xlslice_9to0_1.v" \
-endlib
-makelib ies_lib/cmpy_v6_0_18 \
  "../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/231d/hdl/cmpy_v6_0_vh_rfs.vhd" \
-endlib
-makelib ies_lib/floating_point_v7_0_17 \
  "../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/096f/hdl/floating_point_v7_0_vh_rfs.vhd" \
-endlib
-makelib ies_lib/xfft_v9_1_4 \
  "../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/2a49/hdl/xfft_v9_1_vh_rfs.vhd" \
-endlib
-makelib ies_lib/xil_defaultlib \
  "../../../bd/UFBmod_TRX/ip/UFBmod_TRX_xfft_rx09_dly3459_1/sim/UFBmod_TRX_xfft_rx09_dly3459_1.vhd" \
  "../../../bd/UFBmod_TRX/ip/UFBmod_TRX_window_rx09_re_mult_gen_0_1/sim/UFBmod_TRX_window_rx09_re_mult_gen_0_1.vhd" \
  "../../../bd/UFBmod_TRX/ip/UFBmod_TRX_window_rx09_im_mult_gen_0_1/sim/UFBmod_TRX_window_rx09_im_mult_gen_0_1.vhd" \
-endlib
-makelib ies_lib/blk_mem_gen_v8_4_4 \
  "../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/2985/simulation/blk_mem_gen_v8_4.v" \
-endlib
-makelib ies_lib/xil_defaultlib \
  "../../../bd/UFBmod_TRX/ip/UFBmod_TRX_window_coef_rom_blk_mem_gen_0_1/sim/UFBmod_TRX_window_coef_rom_blk_mem_gen_0_1.v" \
  "../../../bd/UFBmod_TRX/ip/UFBmod_TRX_pre_fft_rx09_blk_mem_gen_0_1/sim/UFBmod_TRX_pre_fft_rx09_blk_mem_gen_0_1.v" \
  "../../../bd/UFBmod_TRX/ip/UFBmod_TRX_post_fft_rx09_blk_mem_gen_0_1/sim/UFBmod_TRX_post_fft_rx09_blk_mem_gen_0_1.v" \
  "../../../bd/UFBmod_TRX/ip/UFBmod_TRX_pre_fft_rx09_xlslice_25to13_1/sim/UFBmod_TRX_pre_fft_rx09_xlslice_25to13_1.v" \
  "../../../bd/UFBmod_TRX/ip/UFBmod_TRX_pre_fft_rx09_xlslice_12to00_1/sim/UFBmod_TRX_pre_fft_rx09_xlslice_12to00_1.v" \
  "../../../bd/UFBmod_TRX/ip/UFBmod_TRX_post_fft_rx09_xlslice_9downto0_1/sim/UFBmod_TRX_post_fft_rx09_xlslice_9downto0_1.v" \
  "../../../bd/UFBmod_TRX/ip/UFBmod_TRX_xlconstant_val1_len1_7/sim/UFBmod_TRX_xlconstant_val1_len1_7.v" \
-endlib
-makelib ies_lib/util_reduced_logic_v2_0_4 \
  "../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/4c94/hdl/util_reduced_logic_v2_0_vl_rfs.v" \
-endlib
-makelib ies_lib/xil_defaultlib \
  "../../../bd/UFBmod_TRX/ip/UFBmod_TRX_post_fft_mem_a_rx09_util_reduced_logic_0_1/sim/UFBmod_TRX_post_fft_mem_a_rx09_util_reduced_logic_0_1.v" \
  "../../../bd/UFBmod_TRX/ip/UFBmod_TRX_post_fft_mem_a_rx09_xlconcat_0_1/sim/UFBmod_TRX_post_fft_mem_a_rx09_xlconcat_0_1.v" \
  "../../../bd/UFBmod_TRX/ip/UFBmod_TRX_pushdata_rx09_xlconcat_0_1/sim/UFBmod_TRX_pushdata_rx09_xlconcat_0_1.v" \
  "../../../bd/UFBmod_TRX/ip/UFBmod_TRX_pushdata_rx09_xlslice_31to16_1/sim/UFBmod_TRX_pushdata_rx09_xlslice_31to16_1.v" \
  "../../../bd/UFBmod_TRX/ip/UFBmod_TRX_pushdata_rx09_xlslice_8to8_1/sim/UFBmod_TRX_pushdata_rx09_xlslice_8to8_1.v" \
  "../../../bd/UFBmod_TRX/ip/UFBmod_TRX_fifo_generator_0_1/sim/UFBmod_TRX_fifo_generator_0_1.v" \
  "../../../bd/UFBmod_TRX/ip/UFBmod_TRX_TRX_gpio_xlslice_31downto31_resetn_0_1/sim/UFBmod_TRX_TRX_gpio_xlslice_31downto31_resetn_0_1.v" \
  "../../../bd/UFBmod_TRX/ip/UFBmod_TRX_TRX_gpio_xlslice_30downto30_rfxmode_0_1/sim/UFBmod_TRX_TRX_gpio_xlslice_30downto30_rfxmode_0_1.v" \
  "../../../bd/UFBmod_TRX/ip/UFBmod_TRX_TRX_gpio_xlslice_0downto0_blankTx_0_1/sim/UFBmod_TRX_TRX_gpio_xlslice_0downto0_blankTx_0_1.v" \
  "../../../bd/UFBmod_TRX/ip/UFBmod_TRX_TRX_gpio_xlconcat_0_1/sim/UFBmod_TRX_TRX_gpio_xlconcat_0_1.v" \
  "../../../bd/UFBmod_TRX/ip/UFBmod_TRX_TRX_PLL_clk_wiz_0_1/UFBmod_TRX_TRX_PLL_clk_wiz_0_1_clk_wiz.v" \
  "../../../bd/UFBmod_TRX/ip/UFBmod_TRX_TRX_PLL_clk_wiz_0_1/UFBmod_TRX_TRX_PLL_clk_wiz_0_1.v" \
-endlib
-makelib ies_lib/xil_defaultlib \
  "../../../bd/UFBmod_TRX/ip/UFBmod_TRX_TRX_PLL_util_ds_buf_0_1/sim/UFBmod_TRX_TRX_PLL_util_ds_buf_0_1.vhd" \
-endlib
-makelib ies_lib/xil_defaultlib \
  "../../../bd/UFBmod_TRX/ip/UFBmod_TRX_TRX_reset_util_vector_logic_0_1/sim/UFBmod_TRX_TRX_reset_util_vector_logic_0_1.v" \
-endlib
-makelib ies_lib/xil_defaultlib \
  "../../../bd/UFBmod_TRX/ip/UFBmod_TRX_TRX_tx_4to1_c_counter_binary_0_1/sim/UFBmod_TRX_TRX_tx_4to1_c_counter_binary_0_1.vhd" \
-endlib
-makelib ies_lib/xil_defaultlib \
  "../../../bd/UFBmod_TRX/ip/UFBmod_TRX_TRX_tx0_re_xlslice_12to00_1/sim/UFBmod_TRX_TRX_tx0_re_xlslice_12to00_1.v" \
  "../../../bd/UFBmod_TRX/ip/UFBmod_TRX_TRX_tx1_re_xlslice_12to00_1/sim/UFBmod_TRX_TRX_tx1_re_xlslice_12to00_1.v" \
  "../../../bd/UFBmod_TRX/ip/UFBmod_TRX_TRX_tx0_im_xlslice_28to16_1/sim/UFBmod_TRX_TRX_tx0_im_xlslice_28to16_1.v" \
  "../../../bd/UFBmod_TRX/ip/UFBmod_TRX_TRX_tx1_im_xlslice_28to16_1/sim/UFBmod_TRX_TRX_tx1_im_xlslice_28to16_1.v" \
-endlib
-makelib ies_lib/xbip_dsp48_multadd_v3_0_6 \
  "../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/b0ac/hdl/xbip_dsp48_multadd_v3_0_vh_rfs.vhd" \
-endlib
-makelib ies_lib/xbip_multadd_v3_0_15 \
  "../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8914/hdl/xbip_multadd_v3_0_vh_rfs.vhd" \
-endlib
-makelib ies_lib/xil_defaultlib \
  "../../../bd/UFBmod_TRX/ip/UFBmod_TRX_TRX_tx0_re_xbip_multadd_0_1/sim/UFBmod_TRX_TRX_tx0_re_xbip_multadd_0_1.vhd" \
  "../../../bd/UFBmod_TRX/ip/UFBmod_TRX_TRX_tx0_im_xbip_multadd_0_1/sim/UFBmod_TRX_TRX_tx0_im_xbip_multadd_0_1.vhd" \
  "../../../bd/UFBmod_TRX/ip/UFBmod_TRX_TRX_CDC_dds_tx0_c_shift_ram_0_1/sim/UFBmod_TRX_TRX_CDC_dds_tx0_c_shift_ram_0_1.vhd" \
  "../../../bd/UFBmod_TRX/ip/UFBmod_TRX_TRX_CDC_dds_tx1_c_shift_ram_0_1/sim/UFBmod_TRX_TRX_CDC_dds_tx1_c_shift_ram_0_1.vhd" \
-endlib
-makelib ies_lib/xil_defaultlib \
  "../../../bd/UFBmod_TRX/ip/UFBmod_TRX_TRX_ampt_tx1_xslice_15to8_1/sim/UFBmod_TRX_TRX_ampt_tx1_xslice_15to8_1.v" \
  "../../../bd/UFBmod_TRX/ip/UFBmod_TRX_TRX_ampt_tx1_xslice_7to0_1/sim/UFBmod_TRX_TRX_ampt_tx1_xslice_7to0_1.v" \
-endlib
-makelib ies_lib/xil_defaultlib \
  "../../../bd/UFBmod_TRX/ip/UFBmod_TRX_TRX_tx1_re_xbip_multadd_0_1/sim/UFBmod_TRX_TRX_tx1_re_xbip_multadd_0_1.vhd" \
  "../../../bd/UFBmod_TRX/ip/UFBmod_TRX_TRX_tx1_im_xbip_multadd_0_1/sim/UFBmod_TRX_TRX_tx1_im_xbip_multadd_0_1.vhd" \
-endlib
-makelib ies_lib/dds_compiler_v6_0_20 \
  "../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/398e/hdl/dds_compiler_v6_0_vh_rfs.vhd" \
-endlib
-makelib ies_lib/xil_defaultlib \
  "../../../bd/UFBmod_TRX/ip/UFBmod_TRX_TRX_tx1_dds_compiler_0_1/sim/UFBmod_TRX_TRX_tx1_dds_compiler_0_1.vhd" \
  "../../../bd/UFBmod_TRX/ip/UFBmod_TRX_TRX_tx0_dds_compiler_0_1/sim/UFBmod_TRX_TRX_tx0_dds_compiler_0_1.vhd" \
-endlib
-makelib ies_lib/xil_defaultlib \
  "../../../bd/UFBmod_TRX/ip/UFBmod_TRX_xlconstant_val0_len1_3/sim/UFBmod_TRX_xlconstant_val0_len1_3.v" \
  "../../../bd/UFBmod_TRX/ip/UFBmod_TRX_xlconstant_val1_len1_9/sim/UFBmod_TRX_xlconstant_val1_len1_9.v" \
-endlib
-makelib ies_lib/xil_defaultlib \
  "../../../bd/UFBmod_TRX/ip/UFBmod_TRX_TRX_CDC_ampt_tx0_c_shift_ram_0_1/sim/UFBmod_TRX_TRX_CDC_ampt_tx0_c_shift_ram_0_1.vhd" \
  "../../../bd/UFBmod_TRX/ip/UFBmod_TRX_TRX_CDC_ampt_tx1_c_shift_ram_0_1/sim/UFBmod_TRX_TRX_CDC_ampt_tx1_c_shift_ram_0_1.vhd" \
-endlib
-makelib ies_lib/xil_defaultlib \
  "../../../bd/UFBmod_TRX/ip/UFBmod_TRX_TRX_ampt_tx0_xslice_15to8_1/sim/UFBmod_TRX_TRX_ampt_tx0_xslice_15to8_1.v" \
  "../../../bd/UFBmod_TRX/ip/UFBmod_TRX_TRX_ampt_tx0_xslice_7to0_1/sim/UFBmod_TRX_TRX_ampt_tx0_xslice_7to0_1.v" \
  "../../../bd/UFBmod_TRX/ip/UFBmod_TRX_pulldata_tx09_fifo_generator_0_1/sim/UFBmod_TRX_pulldata_tx09_fifo_generator_0_1.v" \
  "../../../bd/UFBmod_TRX/ip/UFBmod_TRX_xlslice_7to0_1/sim/UFBmod_TRX_xlslice_7to0_1.v" \
  "../../../bd/UFBmod_TRX/ip/UFBmod_TRX_xlslice_30to30_1/sim/UFBmod_TRX_xlslice_30to30_1.v" \
-endlib
-makelib ies_lib/xil_defaultlib \
  "../../../bd/UFBmod_TRX/ip/UFBmod_TRX_pulldata_tx09_c_shift_ram_0_1/sim/UFBmod_TRX_pulldata_tx09_c_shift_ram_0_1.vhd" \
-endlib
-makelib ies_lib/xil_defaultlib \
  "../../../bd/UFBmod_TRX/ip/UFBmod_TRX_pulldata_tx09_util_reduced_logic_0_1/sim/UFBmod_TRX_pulldata_tx09_util_reduced_logic_0_1.v" \
  "../../../bd/UFBmod_TRX/ip/UFBmod_TRX_pulldata_tx09_util_vector_logic_0_1/sim/UFBmod_TRX_pulldata_tx09_util_vector_logic_0_1.v" \
  "../../../bd/UFBmod_TRX/ip/UFBmod_TRX_pulldata_tx09_xlconcat_1_1/sim/UFBmod_TRX_pulldata_tx09_xlconcat_1_1.v" \
  "../../../bd/UFBmod_TRX/ip/UFBmod_TRX_xlslice_14to8_1/sim/UFBmod_TRX_xlslice_14to8_1.v" \
  "../../../bd/UFBmod_TRX/ip/UFBmod_TRX_xlconcat_0_3/sim/UFBmod_TRX_xlconcat_0_3.v" \
  "../../../bd/UFBmod_TRX/ip/UFBmod_TRX_xlslice_29to29_1/sim/UFBmod_TRX_xlslice_29to29_1.v" \
  "../../../bd/UFBmod_TRX/ip/UFBmod_TRX_xlslice_28to28_1/sim/UFBmod_TRX_xlslice_28to28_1.v" \
  "../../../bd/UFBmod_TRX/ip/UFBmod_TRX_TRX_CDC_dds_tx0_xlconcat_0_1/sim/UFBmod_TRX_TRX_CDC_dds_tx0_xlconcat_0_1.v" \
-endlib
-makelib ies_lib/xil_defaultlib \
  "../../../bd/UFBmod_TRX/ip/UFBmod_TRX_TRX_post_fft_rx09_ad_0_0/sim/UFBmod_TRX_TRX_post_fft_rx09_ad_0_0.vhd" \
-endlib
-makelib ies_lib/xil_defaultlib \
  "../../../bd/UFBmod_TRX/ip/UFBmod_TRX_post_fft_rx09_ch00_blk_mem_gen_0_0/sim/UFBmod_TRX_post_fft_rx09_ch00_blk_mem_gen_0_0.v" \
  "../../../bd/UFBmod_TRX/ip/UFBmod_TRX_post_fft_rx09_ch00_blk_mem_gen_0_1/sim/UFBmod_TRX_post_fft_rx09_ch00_blk_mem_gen_0_1.v" \
  "../../../bd/UFBmod_TRX/ip/UFBmod_TRX_post_fft_rx09_ch00_blk_mem_gen_0_2/sim/UFBmod_TRX_post_fft_rx09_ch00_blk_mem_gen_0_2.v" \
  "../../../bd/UFBmod_TRX/ip/UFBmod_TRX_post_fft_rx09_ch00_blk_mem_gen_0_3/sim/UFBmod_TRX_post_fft_rx09_ch00_blk_mem_gen_0_3.v" \
  "../../../bd/UFBmod_TRX/ip/UFBmod_TRX_post_fft_rx09_ch00_blk_mem_gen_0_4/sim/UFBmod_TRX_post_fft_rx09_ch00_blk_mem_gen_0_4.v" \
  "../../../bd/UFBmod_TRX/ip/UFBmod_TRX_post_fft_rx09_ch00_blk_mem_gen_0_5/sim/UFBmod_TRX_post_fft_rx09_ch00_blk_mem_gen_0_5.v" \
  "../../../bd/UFBmod_TRX/ip/UFBmod_TRX_post_fft_rx09_ch00_blk_mem_gen_0_6/sim/UFBmod_TRX_post_fft_rx09_ch00_blk_mem_gen_0_6.v" \
  "../../../bd/UFBmod_TRX/ip/UFBmod_TRX_util_reduced_logic_0_0/sim/UFBmod_TRX_util_reduced_logic_0_0.v" \
  "../../../bd/UFBmod_TRX/ip/UFBmod_TRX_xlconcat_0_4/sim/UFBmod_TRX_xlconcat_0_4.v" \
-endlib
-makelib ies_lib/xil_defaultlib \
  "../../../bd/UFBmod_TRX/ip/UFBmod_TRX_c_shift_ram_0_0/sim/UFBmod_TRX_c_shift_ram_0_0.vhd" \
  "../../../bd/UFBmod_TRX/ip/UFBmod_TRX_TRX_FIFO_Arbiter_0_0/sim/UFBmod_TRX_TRX_FIFO_Arbiter_0_0.vhd" \
-endlib
-makelib ies_lib/xil_defaultlib \
  "../../../bd/UFBmod_TRX/ip/UFBmod_TRX_xlconstant_0_0/sim/UFBmod_TRX_xlconstant_0_0.v" \
  "../../../bd/UFBmod_TRX/ip/UFBmod_TRX_TRX_gpio_xlslice_0to0_blankTx_0_0/sim/UFBmod_TRX_TRX_gpio_xlslice_0to0_blankTx_0_0.v" \
-endlib
-makelib ies_lib/xil_defaultlib \
  "../../../bd/UFBmod_TRX/sim/UFBmod_TRX.vhd" \
-endlib
-makelib ies_lib/xil_defaultlib \
  glbl.v
-endlib

