// Seed: 3129828589
module module_0 (
    id_1,
    id_2,
    id_3
);
  output tri1 id_3;
  inout uwire id_2;
  input wire id_1;
  assign id_2 = id_1 | id_1;
  assign module_1.id_1 = 0;
  parameter  id_4  =  -1 'b0 !=?  (  1  )  ,  id_5  =  1  ,  id_6  =  id_5  ,  id_7  =  -1  ^  1  ,  id_8  =  1 'b0 ,  id_9  =  id_4  ,  id_10  =  1 'b0 ,  id_11  =  1  ,  id_12  =  -1  ,  id_13  =  -1  ;
  assign id_3 = -1;
  logic id_14 = 1;
endmodule
module module_1 #(
    parameter id_2 = 32'd15
) (
    output logic id_0,
    input tri1 id_1,
    input wire _id_2,
    input supply0 id_3
);
  always @(posedge 1) begin : LABEL_0
    $clog2(13);
    ;
  end
  always @(posedge -1) begin : LABEL_1
    id_0 <= -1;
  end
  wire [1 : id_2  &&  1] id_5;
  assign id_0 = -1'b0;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5
  );
endmodule
