{"vcs1":{"timestamp_begin":1731326733.600814191, "rt":1.75, "ut":0.87, "st":0.21}}
{"vcselab":{"timestamp_begin":1731326735.422169623, "rt":0.12, "ut":0.00, "st":0.01}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731326732.978744414}
{"VCS_COMP_START_TIME": 1731326732.978744414}
{"VCS_COMP_END_TIME": 1731326735.580420024}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+NCG +notimingchecks"}
{"vcs1": {"peak_mem": 333792}}
