/dts-v1/;

#include "lan969x_a0.dtsi"
#include "lan969x.dtsi"

#include <dt-bindings/mscc/sparx5_data.h>

/ {
  model = "lan969x ev23x71a (pcb8398)";
};

&uart0 {
  status = "okay";
  pinctrl-0 = <&fc0_pins>;
  pinctrl-names = "default";
};

&emmc {
  status = "okay";
  pinctrl-0 = <&emmc_sd_pins>;
  pinctrl-names = "default";
  bus-width = <8>;
};

&qspi {
  status = "okay";
  spi-flash@0 {
    status = "okay";
    compatible = "jedec,spi-nor";
    reg = <0>;
    spi-max-frequency = <104000000>;
    u-boot,dm-pre-reloc;
    m25p,fast-read;
    spi-tx-bus-width = <1>;
    spi-rx-bus-width = <4>;
  };
};

&gpio {
  mdio_pins: mdio-pins {
    pins = "GPIO_9", "GPIO_10";
    function = "miim";
  };
};

&watchdog {
	status = "okay";
};

&mdio0 {
  pinctrl-0 = <&mdio_pins>;
  pinctrl-names = "default";
  status = "okay";

  phy00: phy@0 {
    reg = <7>;
  };

  phy01: phy@1 {
    reg = <8>;
  };

  phy02: phy@2 {
    reg = <9>;
  };

  phy03: phy@3 {
    reg = <10>;
  };

  phy10: phy@4 {
    reg = <15>;
  };

  phy11: phy@5 {
    reg = <16>;
  };

  phy12: phy@6 {
    reg = <17>;
  };

  phy13: phy@7 {
    reg = <18>;
  };

  phy20: phy@8 {
    reg = <23>;
  };

  phy21: phy@9 {
    reg = <24>;
  };

  phy22: phy@10 {
    reg = <25>;
  };

  phy23: phy@11 {
    reg = <26>;
  };

  phy30: phy@12 {
    reg = <28>;
  };

  phy31: phy@13 {
    reg = <29>;
  };

  phy32: phy@14 {
    reg = <30>;
  };

  phy33: phy@15 {
    reg = <31>;
  };
};

&switch {
  status = "okay";
  ethernet-ports {
    port0: port@0 {
      reg = <0>;
      phy-handle = <&phy00>;
      phys = <IF_QSGMII 10 1>;
    };

    port1: port@1 {
      reg = <1>;
      phy-handle = <&phy01>;
      phys = <IF_QSGMII 10 1>;
    };

    port2: port@2 {
      reg = <2>;
      phy-handle = <&phy02>;
      phys = <IF_QSGMII 10 1>;
    };

    port3: port@3 {
      reg = <3>;
      phy-handle = <&phy03>;
      phys = <IF_QSGMII 10 1>;
    };

    port4: port@4 {
      reg = <4>;
      phy-handle = <&phy10>;
      phys = <IF_QSGMII 10 0>;
    };

    port5: port@5 {
      reg = <5>;
      phy-handle = <&phy11>;
      phys = <IF_QSGMII 10 0>;
    };

    port6: port@6 {
      reg = <6>;
      phy-handle = <&phy12>;
      phys = <IF_QSGMII 10 0>;
    };

    port7: port@7 {
      reg = <7>;
      phy-handle = <&phy13>;
      phys = <IF_QSGMII 10 0>;
    };

    port8: port@8 {
      reg = <8>;
      phy-handle = <&phy20>;
      phys = <IF_QSGMII 10 3>;
    };

    port9: port@9 {
      reg = <9>;
      phy-handle = <&phy21>;
      phys = <IF_QSGMII 10 3>;
    };

    port10: port@10 {
      reg = <10>;
      phy-handle = <&phy22>;
      phys = <IF_QSGMII 10 3>;
    };

    port11: port@11 {
      reg = <11>;
      phy-handle = <&phy23>;
      phys = <IF_QSGMII 10 3>;
    };

    port12: port@12 {
      reg = <12>;
      phy-handle = <&phy30>;
      phys = <IF_QSGMII 10 2>;
    };

    port13: port@13 {
      reg = <13>;
      phy-handle = <&phy31>;
      phys = <IF_QSGMII 10 2>;
    };

    port14: port@14 {
      reg = <14>;
      phy-handle = <&phy32>;
      phys = <IF_QSGMII 10 2>;
    };

    port15: port@15 {
      reg = <15>;
      phy-handle = <&phy33>;
      phys = <IF_QSGMII 10 2>;
    };
  };
};