-makelib ies/fifo_generator_v13_0_3 \
  "../../../ipstatic/fifo_generator_v13_0_3/simulation/fifo_generator_vhdl_beh.vhd" \
  "../../../ipstatic/fifo_generator_v13_0_3/hdl/fifo_generator_v13_0_rfs.vhd" \
-endlib
-makelib ies/v_vid_in_axi4s_v4_0_3 \
  "../../../ipstatic/v_vid_in_axi4s_v4_0_3/hdl/verilog/v_vid_in_axi4s_v4_0_coupler.v" \
  "../../../ipstatic/v_vid_in_axi4s_v4_0_3/hdl/verilog/v_vid_in_axi4s_v4_0_formatter.v" \
  "../../../ipstatic/v_vid_in_axi4s_v4_0_3/hdl/verilog/v_vid_in_axi4s_v4_0.v" \
  "../../../../project_1.srcs/sources_1/ip/edit_video_in_ip_v1_0.srcs/sources_1/ip/v_vid_in_axi4s_0/sim/v_vid_in_axi4s_0.v" \
-endlib
-makelib ies/xil_defaultlib \
  "../../../../project_1.srcs/sources_1/ip/video_in_ip_0/src/I2C_Controller.v" \
  "../../../../project_1.srcs/sources_1/ip/video_in_ip_0/src/I2C_OV7670_RGB565_VGA_Config.v" \
  "../../../../project_1.srcs/sources_1/ip/video_in_ip_0/src/debounce.v" \
  "../../../../project_1.srcs/sources_1/ip/video_in_ip_0/src/I2C_AV_Config.v" \
  "../../../../project_1.srcs/sources_1/ip/video_in_ip_0/src/capture.v" \
  "../../../../project_1.srcs/sources_1/ip/video_in_ip_0/src/ov7670_top.v" \
  "../../../../project_1.srcs/sources_1/ip/video_in_ip_0/hdl/video_in_ip_v1_0.v" \
  "../../../../project_1.srcs/sources_1/ip/video_in_ip_0/sim/video_in_ip_0.v" \
-endlib
-makelib ies/xil_defaultlib \
  glbl.v
-endlib

