m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/Modeltech_pe_edu_10.4a/examples
Pfir_coeff
Z0 DPx4 ieee 15 std_logic_arith 0 22 [G314=:2zXJ`VORJe1J@Z1
Z1 DPx4 ieee 16 std_logic_signed 0 22 C<aanc0R`<LWPSe[JYRP^3
Z2 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z3 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
Z4 w1583871024
Z5 dD:/HTWK/5.Fachsemester/Schaltkreisentwurf/FPGA_Beleg
Z6 8D:/HTWK/5.Fachsemester/Schaltkreisentwurf/FPGA_Beleg/FIR_coeff.vhd
Z7 FD:/HTWK/5.Fachsemester/Schaltkreisentwurf/FPGA_Beleg/FIR_coeff.vhd
l0
L16
V<]i5RFg?aI>G@l8Dlg4:l2
!s100 IT`EDG9Ol]ABiIN0c>W=e3
Z8 OP;C;10.4a;61
32
Z9 !s110 1583871028
!i10b 1
Z10 !s108 1583871028.000000
Z11 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/HTWK/5.Fachsemester/Schaltkreisentwurf/FPGA_Beleg/FIR_coeff.vhd|
Z12 !s107 D:/HTWK/5.Fachsemester/Schaltkreisentwurf/FPGA_Beleg/FIR_coeff.vhd|
!i113 1
Z13 o-work work -2002 -explicit -O0
Z14 tExplicit 1
Bbody
Z15 DPx4 work 9 fir_coeff 0 22 <]i5RFg?aI>G@l8Dlg4:l2
R0
R1
R2
R3
l0
L35
Vm`:2AKWT_I9UdeS_DaANz3
!s100 B2TR@hR=;^MC<H8J?I1`a3
R8
32
R9
!i10b 1
R10
R11
R12
!i113 1
R13
R14
nbody
Efir_filter
Z16 w1583871636
R15
R0
R1
R2
R3
R5
Z17 8D:/HTWK/5.Fachsemester/Schaltkreisentwurf/FPGA_Beleg/FIR_main.vhd
Z18 FD:/HTWK/5.Fachsemester/Schaltkreisentwurf/FPGA_Beleg/FIR_main.vhd
l0
L30
Vm`YIJm;`zI0oM:X:48fSh3
!s100 l74<TSC=z9;G1^eFKMIR71
R8
32
Z19 !s110 1583873160
!i10b 1
Z20 !s108 1583873160.000000
Z21 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/HTWK/5.Fachsemester/Schaltkreisentwurf/FPGA_Beleg/FIR_main.vhd|
Z22 !s107 D:/HTWK/5.Fachsemester/Schaltkreisentwurf/FPGA_Beleg/FIR_main.vhd|
!i113 1
R13
R14
Afilter_verhalten
R15
R0
R1
R2
R3
DEx4 work 10 fir_filter 0 22 m`YIJm;`zI0oM:X:48fSh3
l76
L47
VDg_lIbAW0cYNL>WG[5>]i1
!s100 h]`H0<?3j4IE_leQCR[P<2
R8
32
R19
!i10b 1
R20
R21
R22
!i113 1
R13
R14
Erisingedge_dflipflop_syncreset
Z23 w1583871167
R2
R3
R5
Z24 8D:/HTWK/5.Fachsemester/Schaltkreisentwurf/FPGA_Beleg/D-FF.vhd
Z25 FD:/HTWK/5.Fachsemester/Schaltkreisentwurf/FPGA_Beleg/D-FF.vhd
l0
L23
VRCgiTSjl@`:kgkVKDbDo_3
!s100 3eU1?dWXkB:KUi@1CFEk93
R8
32
R19
!i10b 1
R20
Z26 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/HTWK/5.Fachsemester/Schaltkreisentwurf/FPGA_Beleg/D-FF.vhd|
Z27 !s107 D:/HTWK/5.Fachsemester/Schaltkreisentwurf/FPGA_Beleg/D-FF.vhd|
!i113 1
R13
R14
Abehavioral
R2
R3
DEx4 work 30 risingedge_dflipflop_syncreset 0 22 RCgiTSjl@`:kgkVKDbDo_3
l39
L38
V4i[cgKc41RZZS977hh]9m1
!s100 ?>38]jnfdRcOm2FZKdd:[1
R8
32
R19
!i10b 1
R20
R26
R27
!i113 1
R13
R14
