`timescale 1ns / 1ps
`define UD #1

module fpga_top#(
    parameter MEM_ROW_ADDR_WIDTH   = 15         ,
	parameter MEM_COL_ADDR_WIDTH   = 10         ,
	parameter MEM_BADDR_WIDTH      = 3          ,
	parameter MEM_DQ_WIDTH         =  32        ,
	parameter MEM_DQS_WIDTH        =  32/8      
)
(
    input                                sys_clk                ,
    input                                sys_rst                ,

    //OV5640
    //coms1	
    inout                                cmos1_scl              ,//cmos1 i2c 
    inout                                cmos1_sda              ,//cmos1 i2c 
    input                                cmos1_vsync            ,//cmos1 vsync
    input                                cmos1_href             ,//cmos1 hsync refrence,data valid
    input                                cmos1_pclk             ,//cmos1 pixel clock
    input   [7:0]                        cmos1_data             ,//cmos1 data
    output                               cmos1_reset            ,//cmos1 reset
    //cmos2
    inout                                cmos2_scl              ,//cmos2 i2c 
    inout                                cmos2_sda              ,//cmos2 i2c 
    input                                cmos2_vsync            ,//cmos2 vsync
    input                                cmos2_href             ,//cmos2 hsync refrence,data valid
    input                                cmos2_pclk             ,//cmos2 pxiel clock
    input   [7:0]                        cmos2_data             ,//cmos2 data
    output                               cmos2_reset            ,//cmos2 reset
    
    //DDR
    output                               mem_rst_n                  ,
    output                               mem_ck                     ,
    output                               mem_ck_n                   ,
    output                               mem_cke                    ,
    output                               mem_cs_n                   ,
    output                               mem_ras_n                  ,
    output                               mem_cas_n                  ,
    output                               mem_we_n                   ,
    output                               mem_odt                    ,
    output      [MEM_ROW_ADDR_WIDTH-1:0] mem_a                      ,
    output      [MEM_BADDR_WIDTH-1:0]    mem_ba                     ,
    inout       [MEM_DQ_WIDTH/8-1:0]     mem_dqs                    ,
    inout       [MEM_DQ_WIDTH/8-1:0]     mem_dqs_n                  ,
    inout       [MEM_DQ_WIDTH-1:0]       mem_dq                     ,
    output      [MEM_DQ_WIDTH/8-1:0]     mem_dm                     ,
    
    //MS72xx       
    output                               rstn_out                   ,
    output                               iic_tx_scl                 ,
    inout                                iic_tx_sda                 ,
    //HDMI_OUT
    output                               pix_clk                    ,//pixclk                           
    output     reg                       vs_out                     , 
    output     reg                       hs_out                     , 
    output     reg                       de_out                     ,
    output     reg[7:0]                  r_out                      , 
    output     reg[7:0]                  g_out                      , 
    output     reg[7:0]                  b_out                      ,

    // RJ45 网口时序
    output                      e_mdc                               ,//MDIO的时钟信号，用于读写PHY的寄存器
    inout                       e_mdio                              ,//MDIO的数据信号，用于读写PHY的寄存器                         
    output [3:0]                rgmii_txd                           ,//RGMII 发送数据
    output                      rgmii_txctl                         ,//RGMII 发送有效信号
    output                      rgmii_txc                           ,//125Mhz ethernet rgmii tx clock
    input    [3:0]              rgmii_rxd                           ,//RGMII 接收数据
    input                       rgmii_rxctl                         ,//RGMII 接收数据有效信号
    input                       rgmii_rxc                           ,//125Mhz ethernet rgmii RX clock

    // 初始化指示
    output                      cmos_init_led                       ,
    output                      hardware_init_led                   ,
    output                      eth_init                            
);


parameter CTRL_ADDR_WIDTH = MEM_ROW_ADDR_WIDTH + MEM_BADDR_WIDTH + MEM_COL_ADDR_WIDTH;//28
parameter TH_1S = 27'd33000000;

wire                        cmos_scl            ;//cmos i2c clock
wire                        cmos_sda            ;//cmos i2c data
wire                        cmos_vsync          ;//cmos vsync
wire                        cmos_href           ;//cmos hsync refrence,data valid
wire                        cmos_pclk           ;//cmos pxiel clock
wire [7:0]                  cmos_data           ;//cmos data
wire                        cmos_reset          ;//cmos reset
wire                        initial_en          ;
wire [15:0]                 cmos1_d_16bit       ;
wire                        cmos1_href_16bit    ;
wire                        cmos1_pclk_16bit    ;
wire [15:0]                 cmos2_d_16bit       ;
wire                        cmos2_href_16bit    ;
wire                        cmos2_pclk_16bit    ;
wire                        clk_50M             ;
wire                        cfg_clk             ;
wire                        clk_25M             ;

wire                        display_pclk        ;    
wire                        display_vsync       ;
wire                        display_href        ;
wire [15:0]                 display_data        ;
wire                        trans_pclk          ;    
wire                        trans_vsync         ;
wire                        trans_href          ;
wire [7:0]                  trans_data          ;

wire [15:0]                 o_rgb565            ;
wire                        de_o                ;
wire                        vs_o                ;
wire                        de_re               ;
wire                        hdmi_init_done      ;
wire [1:0]                  cmos_init_done      ;
wire                        ddr_init_done       ;

wire [CTRL_ADDR_WIDTH-1:0]  axi_awaddr                 ;
wire                        axi_awuser_ap              ;
wire [3:0]                  axi_awuser_id              ;
wire [3:0]                  axi_awlen                  ;
wire                        axi_awready                ;
wire                        axi_awvalid                ;
wire [MEM_DQ_WIDTH*8-1:0]   axi_wdata                  ;
wire [MEM_DQ_WIDTH*8/8-1:0] axi_wstrb                  ;
wire                        axi_wready                 ;
wire [3:0]                  axi_wusero_id              ;
wire                        axi_wusero_last            ;
wire [CTRL_ADDR_WIDTH-1:0]  axi_araddr                 ;
wire                        axi_aruser_ap              ;
wire [3:0]                  axi_aruser_id              ;
wire [3:0]                  axi_arlen                  ;
wire                        axi_arready                ;
wire                        axi_arvalid                ;
wire [MEM_DQ_WIDTH*8-1:0]   axi_rdata                  ;
wire                        axi_rvalid                 ;
wire [3:0]                  axi_rid                    ;
wire                        axi_rlast                  ;

reg [15:0]                  rstn_1ms            ;
reg [7:0]                   cmos1_d_d0          ;
reg                         cmos1_href_d0       ;
reg                         cmos1_vsync_d0      ;
reg [7:0]                   cmos2_d_d0          ;
reg                         cmos2_href_d0       ;
reg                         cmos2_vsync_d0      ;
reg                         reg_cmos_init       ;
reg                         reg_hardware_init   ;

assign  display_pclk    = cmos2_pclk_16bit;
assign  display_vsync   = cmos2_vsync_d0;
assign  display_href    = cmos2_href_16bit;
assign  display_data    = {cmos2_d_16bit[4:0],cmos2_d_16bit[10:5],cmos2_d_16bit[15:11]};//{r,g,b}

assign  trans_pclk    = cmos1_pclk;
assign  trans_vsync   = cmos1_vsync_d0;
assign  trans_href    = cmos1_href_d0;
assign  trans_data    = cmos1_d_d0;

assign cmos_init_led = reg_cmos_init;
assign hardware_init_led = reg_hardware_init;

//
// sys pll
global_pll  sys_clock  (
    .clkin1         (sys_clk    ),
    .clkout0        (clk_50M    ),      // 50MHz
    .clkout1        (pix_clk    ),      // 74.25MHz
    .clkout2        (cfg_clk    ),      // 10MHz
    .clkout3        (clk_25M    ),      // 25MHz

    .pll_rst        (!sys_rst   ),
    .pll_lock       (locked     )
);


//
// 初始化成功指示信号
// cmos
always @(posedge clk_50M or negedge sys_rst) begin
    if(!sys_rst) begin
        reg_cmos_init <= 'b0;
    end
    else if(cmos_init_done == 2'b11) begin
        reg_cmos_init <= 1'b1;
    end
    else begin
        reg_cmos_init <= reg_cmos_init;
    end
end
// ddr && hdmi
always @(posedge clk_50M or negedge sys_rst) begin
    if(!sys_rst) begin
        reg_hardware_init <= 'b0;
    end
    else if((ddr_init_done == 1'b1) && (init_over_tx == 1'b1)) begin
        reg_hardware_init <= 1'b1;
    end
    else begin
        reg_hardware_init <= reg_hardware_init;
    end
end


//
// 配置 7210
ms72xx_ctl ms72xx_ctl(
    .clk             (  cfg_clk        ), //input       clk,
    .rst_n           (  rstn_out       ), //input       rstn,
    .init_over_tx    (  init_over_tx   ), //output      init_over,                                
    .init_over_rx    (  init_over_rx   ), //output      init_over,
    .iic_tx_scl      (  iic_tx_scl     ), //output      iic_scl,
    .iic_tx_sda      (  iic_tx_sda     ), //inout       iic_sda
    .iic_scl         (  iic_scl        ), //output      iic_scl,
    .iic_sda         (  iic_sda        )  //inout       iic_sda
);

// 生成上电后延时复位的信号
always @(posedge cfg_clk) begin
    if(!locked)
        rstn_1ms <= 16'd0;
    else
    begin
        if(rstn_1ms == 16'h2710)
            rstn_1ms <= rstn_1ms;
        else
            rstn_1ms <= rstn_1ms + 1'b1;
    end
end
assign rstn_out = (rstn_1ms == 16'h2710);


//
// 配置 CMOS，ov5640 寄存器  
power_on_delay	power_on_delay_inst(
    .clk_50M                 (clk_50M        ),//input
    .reset_n                 (1'b1           ),//input	
    .camera1_rstn            (cmos1_reset    ),//output
    .camera2_rstn            (cmos2_reset    ),//output	
    .camera_pwnd             (               ),//output
    .initial_en              (initial_en     ) //output		
);

// CMOS1 Camera 
reg_config_1	coms1_reg_config(
    .clk_25M                 (clk_25M            ),//input
    .camera_rstn             (cmos1_reset        ),//input
    .initial_en              (initial_en         ),//input		
    .i2c_sclk                (cmos1_scl          ),//output
    .i2c_sdat                (cmos1_sda          ),//inout
    .reg_conf_done           (cmos_init_done[0]  ),//output config_finished
    .reg_index               (                   ),//output reg [8:0]
    .clock_20k               (                   ) //output reg
);

// CMOS2 Camera 
reg_config	coms2_reg_config(
    .clk_25M                 (clk_25M            ),//input
    .camera_rstn             (cmos2_reset        ),//input
    .initial_en              (initial_en         ),//input		
    .i2c_sclk                (cmos2_scl          ),//output
    .i2c_sdat                (cmos2_sda          ),//inout
    .reg_conf_done           (cmos_init_done[1]  ),//output config_finished
    .reg_index               (                   ),//output reg [8:0]
    .clock_20k               (                   ) //output reg
);


//
// cmos 数据 8 拼 16 bit
// cmos1
always @(posedge cmos1_pclk) begin
    cmos1_d_d0        <= cmos1_data    ;
    cmos1_href_d0     <= cmos1_href    ;
    cmos1_vsync_d0    <= cmos1_vsync   ;
end
cmos_8_16bit cmos1_8_16bit(
    .pclk           (cmos1_pclk       ),//input
    .rst_n          (cmos_init_done[0]),//input
    .pdata_i        (cmos1_d_d0       ),//input[7:0]
    .de_i           (cmos1_href_d0    ),//input
    .vs_i           (cmos1_vsync_d0    ),//input
    
    .pixel_clk      (cmos1_pclk_16bit ),//output
    .pdata_o        (cmos1_d_16bit    ),//output[15:0]
    .de_o           (cmos1_href_16bit ) //output
);

// CMOS2
always @(posedge cmos2_pclk) begin
    cmos2_d_d0        <= cmos2_data    ;
    cmos2_href_d0     <= cmos2_href    ;
    cmos2_vsync_d0    <= cmos2_vsync   ;
end
cmos_8_16bit cmos2_8_16bit(
    .pclk           (cmos2_pclk       ),//input
    .rst_n          (cmos_init_done[1]),//input
    .pdata_i        (cmos2_d_d0       ),//input[7:0]
    .de_i           (cmos2_href_d0    ),//input
    .vs_i           (cmos2_vsync_d0    ),//input
    
    .pixel_clk      (cmos2_pclk_16bit ),//output
    .pdata_o        (cmos2_d_16bit    ),//output[15:0]
    .de_o           (cmos2_href_16bit ) //output
);


// 
// ddr 读写缓存
fram_buf u_fram_buf(
    .ddr_clk        (  core_clk             ),//input                         ddr_clk,
    .ddr_rstn       (  ddr_init_done        ),//input                         ddr_rstn,
    //data_in                                  
    .vin_clk        (  display_pclk         ),//input                         vin_clk,
    .wr_fsync       (  display_vsync        ),//input                         wr_fsync,
    .wr_en          (  display_href         ),//input                         wr_en,
    .wr_data        (  display_data         ),//input  [15 : 0]  wr_data,
    //data_out
    .vout_clk       (  pix_clk              ),//input                         vout_clk,
    .rd_fsync       (  vs_o                 ),//input                         rd_fsync,
    .rd_en          (  de_re                ),//input                         rd_en,
    .vout_de        (  de_o                 ),//output                        vout_de,
    .vout_data      (  o_rgb565             ),//output [PIX_WIDTH- 1'b1 : 0]  vout_data,
    .init_done      (  init_done            ),//output reg                    init_done,
    //axi bus
    .axi_awaddr     (  axi_awaddr           ),// output[27:0]
    .axi_awid       (  axi_awuser_id        ),// output[3:0]
    .axi_awlen      (  axi_awlen            ),// output[3:0]
    .axi_awsize     (                       ),// output[2:0]
    .axi_awburst    (                       ),// output[1:0]
    .axi_awready    (  axi_awready          ),// input
    .axi_awvalid    (  axi_awvalid          ),// output               
    .axi_wdata      (  axi_wdata            ),// output[255:0]
    .axi_wstrb      (  axi_wstrb            ),// output[31:0]
    .axi_wlast      (  axi_wusero_last      ),// input
    .axi_wvalid     (                       ),// output
    .axi_wready     (  axi_wready           ),// input
    .axi_bid        (  4'd0                 ),// input[3:0]
    .axi_araddr     (  axi_araddr           ),// output[27:0]
    .axi_arid       (  axi_aruser_id        ),// output[3:0]
    .axi_arlen      (  axi_arlen            ),// output[3:0]
    .axi_arsize     (                       ),// output[2:0]
    .axi_arburst    (                       ),// output[1:0]
    .axi_arvalid    (  axi_arvalid          ),// output
    .axi_arready    (  axi_arready          ),// input
    .axi_rready     (                       ),// output
    .axi_rdata      (  axi_rdata            ),// input[255:0]
    .axi_rvalid     (  axi_rvalid           ),// input
    .axi_rlast      (  axi_rlast            ),// input
    .axi_rid        (  axi_rid              ) // input[3:0]         
);


//
// 产生visa时序 
sync_vg sync_vg(                            
    .clk            (  pix_clk              ),//input                   clk,                                 
    .rstn           (  init_done            ),//input                   rstn,                            
    .vs_out         (  vs_o                 ),//output reg              vs_out,                                                                                                                                      
    .hs_out         (  hs_o                 ),//output reg              hs_out,            
    .de_out         (                       ),//output reg              de_out, 
    .de_re          (  de_re                )    
);  

always @(posedge pix_clk) begin
    r_out<={o_rgb565[15:11],3'b0   };
    g_out<={o_rgb565[10:5],2'b0    };
    b_out<={o_rgb565[4:0],3'b0     }; 
    vs_out<=vs_o;
    hs_out<=hs_o;
    de_out<=de_o;
end


//
// ddr  
ddr_vision  u_ddr_vision (
    .ref_clk                   (clk_50M            ),
    .resetn                    (rstn_out           ),// input
    .ddr_init_done             (ddr_init_done      ),// output
    .ddrphy_clkin              (core_clk           ),// output
    .pll_lock                  (pll_lock           ),// output

    .axi_awaddr                (axi_awaddr         ),// input [27:0]
    .axi_awuser_ap             (1'b0               ),// input
    .axi_awuser_id             (axi_awuser_id      ),// input [3:0]
    .axi_awlen                 (axi_awlen          ),// input [3:0]
    .axi_awready               (axi_awready        ),// output
    .axi_awvalid               (axi_awvalid        ),// input
    .axi_wdata                 (axi_wdata          ),
    .axi_wstrb                 (axi_wstrb          ),// input [31:0]
    .axi_wready                (axi_wready         ),// output
    .axi_wusero_id             (                   ),// output [3:0]
    .axi_wusero_last           (axi_wusero_last    ),// output
    .axi_araddr                (axi_araddr         ),// input [27:0]
    .axi_aruser_ap             (1'b0               ),// input
    .axi_aruser_id             (axi_aruser_id      ),// input [3:0]
    .axi_arlen                 (axi_arlen          ),// input [3:0]
    .axi_arready               (axi_arready        ),// output
    .axi_arvalid               (axi_arvalid        ),// input
    .axi_rdata                 (axi_rdata          ),// output [255:0]
    .axi_rid                   (axi_rid            ),// output [3:0]
    .axi_rlast                 (axi_rlast          ),// output
    .axi_rvalid                (axi_rvalid         ),// output

    .apb_clk                   (1'b0               ),// input
    .apb_rst_n                 (1'b1               ),// input
    .apb_sel                   (1'b0               ),// input
    .apb_enable                (1'b0               ),// input
    .apb_addr                  (8'b0               ),// input [7:0]
    .apb_write                 (1'b0               ),// input
    .apb_ready                 (                   ), // output
    .apb_wdata                 (16'b0              ),// input [15:0]
    .apb_rdata                 (                   ),// output [15:0]
    .apb_int                   (                   ),// output

    .mem_rst_n                 (mem_rst_n          ),// output
    .mem_ck                    (mem_ck             ),// output
    .mem_ck_n                  (mem_ck_n           ),// output
    .mem_cke                   (mem_cke            ),// output
    .mem_cs_n                  (mem_cs_n           ),// output
    .mem_ras_n                 (mem_ras_n          ),// output
    .mem_cas_n                 (mem_cas_n          ),// output
    .mem_we_n                  (mem_we_n           ),// output
    .mem_odt                   (mem_odt            ),// output
    .mem_a                     (mem_a              ),// output [14:0]
    .mem_ba                    (mem_ba             ),// output [2:0]
    .mem_dqs                   (mem_dqs            ),// inout [3:0]
    .mem_dqs_n                 (mem_dqs_n          ),// inout [3:0]
    .mem_dq                    (mem_dq             ),// inout [31:0]
    .mem_dm                    (mem_dm             ),// output [3:0]
    //debug
    .debug_data                (                   ),// output [135:0]
    .debug_slice_state         (                   ),// output [51:0]
    .debug_calib_ctrl          (                   ),// output [21:0]
    .ck_dly_set_bin            (                   ),// output [7:0]
    .force_ck_dly_en           (1'b0               ),// input
    .force_ck_dly_set_bin      (8'h05              ),// input [7:0]
    .dll_step                  (                   ),// output [7:0]
    .dll_lock                  (                   ),// output
    .init_read_clk_ctrl        (2'b0               ),// input [1:0]
    .init_slip_step            (4'b0               ),// input [3:0]
    .force_read_clk_ctrl       (1'b0               ),// input
    .ddrphy_gate_update_en     (1'b0               ),// input
    .update_com_val_err_flag   (                   ),// output [3:0]
    .rd_fake_stop              (1'b0               ) // input
);


// 
// 以太网传输模块
eth_trans  trans_sys  (
    .sys_clk        (clk_50M    ),
    .rst_n          (sys_rst    ),
    .led            (eth_init   ),

    .vin_clk        (trans_pclk ),
    .vin_data       (trans_data ),// 8bit, not 16bit
    .vin_vsync      (trans_vsync),
    .vin_hsync      (trans_href ),

    .e_mdc          (e_mdc),
    .e_mdio         (e_mdio),
    .rgmii_txd      (rgmii_txd),
    .rgmii_txctl    (rgmii_txctl),
    .rgmii_txc      (rgmii_txc),
    .rgmii_rxd      (rgmii_rxd),
    .rgmii_rxctl    (rgmii_rxctl),
    .rgmii_rxc      (rgmii_rxc)
);

endmodule