INFO: [VRFC 10-163] Analyzing VHDL file "C:/Abdullah Data/Final Implemented Design/Vivado/datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity datapath
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Abdullah Data/Final Implemented Design/Vivado/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Abdullah Data/Final Implemented Design/Vivado/top_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top_tb
