// Seed: 4108805957
module module_0 (
    input logic id_0,
    input logic id_1,
    input id_2,
    input id_3,
    input id_4,
    output logic id_5
);
  always @(negedge 1'b0) begin
    #1 id_5 = id_1;
  end
endmodule
