# 
# Synthesis run script generated by Vivado
# 

set TIME_start [clock seconds] 
namespace eval ::optrace {
  variable script "D:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.runs/finn_design_StreamingDataWidthConverter_rtl_14_0_synth_1/finn_design_StreamingDataWidthConverter_rtl_14_0.tcl"
  variable category "vivado_synth"
}

# Try to connect to running dispatch if we haven't done so already.
# This code assumes that the Tcl interpreter is not using threads,
# since the ::dispatch::connected variable isn't mutex protected.
if {![info exists ::dispatch::connected]} {
  namespace eval ::dispatch {
    variable connected false
    if {[llength [array get env XILINX_CD_CONNECT_ID]] > 0} {
      set result "true"
      if {[catch {
        if {[lsearch -exact [package names] DispatchTcl] < 0} {
          set result [load librdi_cd_clienttcl[info sharedlibextension]] 
        }
        if {$result eq "false"} {
          puts "WARNING: Could not load dispatch client library"
        }
        set connect_id [ ::dispatch::init_client -mode EXISTING_SERVER ]
        if { $connect_id eq "" } {
          puts "WARNING: Could not initialize dispatch client"
        } else {
          puts "INFO: Dispatch client connection id - $connect_id"
          set connected true
        }
      } catch_res]} {
        puts "WARNING: failed to connect to dispatch server - $catch_res"
      }
    }
  }
}
if {$::dispatch::connected} {
  # Remove the dummy proc if it exists.
  if { [expr {[llength [info procs ::OPTRACE]] > 0}] } {
    rename ::OPTRACE ""
  }
  proc ::OPTRACE { task action {tags {} } } {
    ::vitis_log::op_trace "$task" $action -tags $tags -script $::optrace::script -category $::optrace::category
  }
  # dispatch is generic. We specifically want to attach logging.
  ::vitis_log::connect_client
} else {
  # Add dummy proc if it doesn't exist.
  if { [expr {[llength [info procs ::OPTRACE]] == 0}] } {
    proc ::OPTRACE {{arg1 \"\" } {arg2 \"\"} {arg3 \"\" } {arg4 \"\"} {arg5 \"\" } {arg6 \"\"}} {
        # Do nothing
    }
  }
}

proc create_report { reportName command } {
  set status "."
  append status $reportName ".fail"
  if { [file exists $status] } {
    eval file delete [glob $status]
  }
  send_msg_id runtcl-4 info "Executing : $command"
  set retval [eval catch { $command } msg]
  if { $retval != 0 } {
    set fp [open $status w]
    close $fp
    send_msg_id runtcl-5 warning "$msg"
  }
}
OPTRACE "finn_design_StreamingDataWidthConverter_rtl_14_0_synth_1" START { ROLLUP_AUTO }
set_msg_config  -id {[BD 41-1753]}  -suppress 
set_param project.vivado.isBlockSynthRun true
OPTRACE "Creating in-memory project" START { }
set_param ips.modRefOverrideMrefDirPath d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/mref
create_project -in_memory -part xc7z020clg400-1

set_param project.singleFileAddWarning.threshold 0
set_param project.compositeFile.enableAutoGeneration 0
set_param synth.vivado.isSynthRun true
set_msg_config -source 4 -id {IP_Flow 19-2162} -severity warning -new_severity info
set_property webtalk.parent_dir D:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.cache/wt [current_project]
set_property parent.project_path D:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.xpr [current_project]
set_property XPM_LIBRARIES {XPM_CDC XPM_FIFO} [current_project]
set_property default_lib xil_defaultlib [current_project]
set_property target_language Verilog [current_project]
set_property ip_repo_paths {
  d:media/clr/XIlinx/finn/finn-rtllib/memstream
  d:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_0_wlfxl4wj
  d:/finn_dev_root/code_gen_ipgen_StreamingMaxPool_hls_0_5ojjcg8a/project_StreamingMaxPool_hls_0/sol1/impl/ip
  d:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_1_6i63ps7x
  d:/finn_dev_root/code_gen_ipgen_FMPadding_rtl_0_c1yl8wwu
  d:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_2_ns3a5jn3
  d:/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_0_8tlt_04t
  d:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_3_xcuclu_f
  d:/finn_dev_root/code_gen_ipgen_StreamingDataWidthConverter_rtl_0_pgm__mle
  d:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_4_lbnaqceg
  d:/finn_dev_root/code_gen_ipgen_MVAU_hls_0_pm17mzbp/project_MVAU_hls_0/sol1/impl/ip
  d:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_5_mrxzdn8q
  d:/finn_dev_root/code_gen_ipgen_StreamingMaxPool_hls_1_2v0axa4u/project_StreamingMaxPool_hls_1/sol1/impl/ip
  d:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_6_0tg6i1t4
  d:/finn_dev_root/code_gen_ipgen_FMPadding_rtl_1_eo_ft2zd
  d:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_7_0_5dpxcc
  d:/finn_dev_root/code_gen_ipgen_StreamingDataWidthConverter_rtl_1_9n0z3xny
  d:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_8__tki43oj
  d:/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_1_oywzn2g7
  d:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_9_abi4l1b9
  d:/finn_dev_root/code_gen_ipgen_StreamingDataWidthConverter_hls_0_quz2zfen/project_StreamingDataWidthConverter_hls_0/sol1/impl/ip
  d:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_10_h0juerdy
  d:/finn_dev_root/code_gen_ipgen_MVAU_hls_1_r23awlkq/project_MVAU_hls_1/sol1/impl/ip
  d:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_11_3tv6qxnb
  d:/finn_dev_root/code_gen_ipgen_StreamingDataWidthConverter_rtl_2_u3hxulek
  d:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_12_lm1clnxa
  d:/finn_dev_root/code_gen_ipgen_StreamingMaxPool_hls_2_z93d_1rj/project_StreamingMaxPool_hls_2/sol1/impl/ip
  d:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_13_583cxnvb
  d:/finn_dev_root/code_gen_ipgen_FMPadding_rtl_2_oczdtiib
  d:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_14_k4fncn1n
  d:/finn_dev_root/code_gen_ipgen_StreamingDataWidthConverter_rtl_3_de665nz_
  d:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_15_1i7_04ny
  d:/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_2_qjg7t3xq
  d:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_16_hou74g4l
  d:/finn_dev_root/code_gen_ipgen_StreamingDataWidthConverter_hls_1_s6worver/project_StreamingDataWidthConverter_hls_1/sol1/impl/ip
  d:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_17_cmro96l_
  d:/finn_dev_root/code_gen_ipgen_MVAU_hls_2_ufu323e_/project_MVAU_hls_2/sol1/impl/ip
  d:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_18_b5raj_ho
  d:/finn_dev_root/code_gen_ipgen_StreamingDataWidthConverter_rtl_4_c3ztzkwv
  d:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_19_enco_dbj
  d:/finn_dev_root/code_gen_ipgen_StreamingMaxPool_hls_3_igc1mjk8/project_StreamingMaxPool_hls_3/sol1/impl/ip
  d:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_20_nu4uu0sy
  d:/finn_dev_root/code_gen_ipgen_FMPadding_rtl_3_fpihnftc
  d:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_21_086iw6t9
  d:/finn_dev_root/code_gen_ipgen_StreamingDataWidthConverter_rtl_5_5t1fuam0
  d:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_22_t4n_jkuj
  d:/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_3_yajhnku3
  d:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_23_y9rnvntt
  d:/finn_dev_root/code_gen_ipgen_StreamingDataWidthConverter_rtl_6_05ww9hda
  d:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_24_ylzveoao
  d:/finn_dev_root/code_gen_ipgen_MVAU_hls_3_5vl2hbpw/project_MVAU_hls_3/sol1/impl/ip
  d:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_25_5vaibwsp
  d:/finn_dev_root/code_gen_ipgen_StreamingDataWidthConverter_rtl_7_ab4eighi
  d:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_26_xzg9s7nq
  d:/finn_dev_root/code_gen_ipgen_StreamingMaxPool_hls_4_o30d23mp/project_StreamingMaxPool_hls_4/sol1/impl/ip
  d:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_27_ej9wchtr
  d:/finn_dev_root/code_gen_ipgen_FMPadding_rtl_4_lasvhgnt
  d:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_28_hm6xtqk0
  d:/finn_dev_root/code_gen_ipgen_StreamingDataWidthConverter_rtl_8__bwffe1d
  d:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_29_oqgwb2ay
  d:/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_4_cq84zytp
  d:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_30_c_bk1cl9
  d:/finn_dev_root/code_gen_ipgen_StreamingDataWidthConverter_rtl_9_166qp8mj
  d:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_31_tt3lfz47
  d:/finn_dev_root/code_gen_ipgen_MVAU_hls_4__ok_a9cj/project_MVAU_hls_4/sol1/impl/ip
  d:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_32_59unwooc
  d:/finn_dev_root/code_gen_ipgen_StreamingDataWidthConverter_rtl_10_0s7sq3bt
  d:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_33_iufu7as2
  d:/finn_dev_root/code_gen_ipgen_FMPadding_rtl_5_c0eo27gp
  d:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_34_70ldgat7
  d:/finn_dev_root/code_gen_ipgen_StreamingDataWidthConverter_rtl_11_l6pn1lgr
  d:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_35_5c_fr02n
  d:/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_5_pr473df_
  d:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_36_x2yax__b
  d:/finn_dev_root/code_gen_ipgen_StreamingDataWidthConverter_rtl_12_31ouz5n4
  d:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_37_iz2r64sq
  d:/finn_dev_root/code_gen_ipgen_MVAU_hls_5_ol2hz86g/project_MVAU_hls_5/sol1/impl/ip
  d:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_38_68gyno9a
  d:/finn_dev_root/code_gen_ipgen_StreamingDataWidthConverter_hls_2_8vctij35/project_StreamingDataWidthConverter_hls_2/sol1/impl/ip
  d:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_39_711xoee7
  d:/finn_dev_root/code_gen_ipgen_MVAU_hls_6_y0qmdba0/project_MVAU_hls_6/sol1/impl/ip
  d:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_40_qmte1qgl
  d:/finn_dev_root/code_gen_ipgen_StreamingDataWidthConverter_rtl_13_mxe_m8it
  d:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_41_ydah_m51
  d:/finn_dev_root/code_gen_ipgen_FMPadding_rtl_6_59g9igco
  d:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_42_slirpjfi
  d:/finn_dev_root/code_gen_ipgen_StreamingDataWidthConverter_rtl_14_4npximp0
  d:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_43_4lup8wdo
  d:/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_6_t2nz2da6
  d:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_44_3nh99_gf
  d:/finn_dev_root/code_gen_ipgen_StreamingDataWidthConverter_rtl_15_evu11cig
  d:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_45_8stog746
  d:/finn_dev_root/code_gen_ipgen_MVAU_hls_7_urf094np/project_MVAU_hls_7/sol1/impl/ip
  d:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_46_fggz943t
  d:/finn_dev_root/code_gen_ipgen_StreamingDataWidthConverter_rtl_16_jrps1wlr
  d:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_47_imagao10
  d:/finn_dev_root/code_gen_ipgen_FMPadding_rtl_7_3zgpn366
  d:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_48_eoppwpa1
  d:/finn_dev_root/code_gen_ipgen_StreamingDataWidthConverter_rtl_17_6dd98hur
  d:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_49_33e6bl_t
  d:/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_7_5qrmxzdy
  d:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_50_3zqrx3cs
  d:/finn_dev_root/code_gen_ipgen_StreamingDataWidthConverter_rtl_18_am1ikf8v
  d:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_51_aimxkad0
  d:/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/impl/ip
  d:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_52__h23uns3
} [current_project]
update_ip_catalog
set_property ip_output_repo d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.cache/ip [current_project]
set_property ip_cache_permissions {read write} [current_project]
OPTRACE "Creating in-memory project" END { }
OPTRACE "Adding files" START { }
read_verilog -library xil_defaultlib -sv {
  D:/finn_dev_root/code_gen_ipgen_StreamingDataWidthConverter_rtl_9_166qp8mj/dwc.sv
  D:/finn_dev_root/code_gen_ipgen_StreamingDataWidthConverter_rtl_9_166qp8mj/dwc_axi.sv
}
read_verilog -library xil_defaultlib D:/finn_dev_root/code_gen_ipgen_StreamingDataWidthConverter_rtl_14_4npximp0/StreamingDataWidthConverter_rtl_14.v
read_ip -quiet D:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_14_0/finn_design_StreamingDataWidthConverter_rtl_14_0.xci

OPTRACE "Adding files" END { }
# Mark all dcp files as not used in implementation to prevent them from being
# stitched into the results of this synthesis run. Any black boxes in the
# design are intentionally left as such for best results. Dcp files will be
# stitched into the design at a later time, either when this synthesis run is
# opened, or when it is stitched into a dependent implementation run.
foreach dcp [get_files -quiet -all -filter file_type=="Design\ Checkpoint"] {
  set_property used_in_implementation false $dcp
}
set_param ips.enableIPCacheLiteLoad 1
OPTRACE "Configure IP Cache" START { }

set cacheID [config_ip_cache -export -no_bom  -dir D:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.runs/finn_design_StreamingDataWidthConverter_rtl_14_0_synth_1 -new_name finn_design_StreamingDataWidthConverter_rtl_14_0 -ip [get_ips finn_design_StreamingDataWidthConverter_rtl_14_0]]

OPTRACE "Configure IP Cache" END { }
if { $cacheID == "" } {
close [open __synthesis_is_running__ w]

OPTRACE "synth_design" START { }
synth_design -top finn_design_StreamingDataWidthConverter_rtl_14_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
OPTRACE "synth_design" END { }
OPTRACE "Write IP Cache" START { }

#---------------------------------------------------------
# Generate Checkpoint/Stub/Simulation Files For IP Cache
#---------------------------------------------------------
# disable binary constraint mode for IPCache checkpoints
set_param constraints.enableBinaryConstraints false

catch {
 write_checkpoint -force -noxdef -rename_prefix finn_design_StreamingDataWidthConverter_rtl_14_0_ finn_design_StreamingDataWidthConverter_rtl_14_0.dcp

 set ipCachedFiles {}
 write_verilog -force -mode synth_stub -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ finn_design_StreamingDataWidthConverter_rtl_14_0_stub.v
 lappend ipCachedFiles finn_design_StreamingDataWidthConverter_rtl_14_0_stub.v

 write_vhdl -force -mode synth_stub -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ finn_design_StreamingDataWidthConverter_rtl_14_0_stub.vhdl
 lappend ipCachedFiles finn_design_StreamingDataWidthConverter_rtl_14_0_stub.vhdl

 write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ finn_design_StreamingDataWidthConverter_rtl_14_0_sim_netlist.v
 lappend ipCachedFiles finn_design_StreamingDataWidthConverter_rtl_14_0_sim_netlist.v

 write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ finn_design_StreamingDataWidthConverter_rtl_14_0_sim_netlist.vhdl
 lappend ipCachedFiles finn_design_StreamingDataWidthConverter_rtl_14_0_sim_netlist.vhdl
 set TIME_taken [expr [clock seconds] - $TIME_start]

 if { [get_msg_config -count -severity {CRITICAL WARNING}] == 0 } {
  config_ip_cache -add -dcp finn_design_StreamingDataWidthConverter_rtl_14_0.dcp -move_files $ipCachedFiles   -synth_runtime $TIME_taken  -ip [get_ips finn_design_StreamingDataWidthConverter_rtl_14_0]
 }
OPTRACE "Write IP Cache" END { }
}
if { [get_msg_config -count -severity {CRITICAL WARNING}] > 0 } {
 send_msg_id runtcl-6 info "Synthesis results are not added to the cache due to CRITICAL_WARNING"
}

rename_ref -prefix_all finn_design_StreamingDataWidthConverter_rtl_14_0_

OPTRACE "write_checkpoint" START { CHECKPOINT }
# disable binary constraint mode for synth run checkpoints
set_param constraints.enableBinaryConstraints false
write_checkpoint -force -noxdef finn_design_StreamingDataWidthConverter_rtl_14_0.dcp
OPTRACE "write_checkpoint" END { }
OPTRACE "synth reports" START { REPORT }
create_report "finn_design_StreamingDataWidthConverter_rtl_14_0_synth_1_synth_report_utilization_0" "report_utilization -file finn_design_StreamingDataWidthConverter_rtl_14_0_utilization_synth.rpt -pb finn_design_StreamingDataWidthConverter_rtl_14_0_utilization_synth.pb"
OPTRACE "synth reports" END { }

if { [catch {
  file copy -force D:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.runs/finn_design_StreamingDataWidthConverter_rtl_14_0_synth_1/finn_design_StreamingDataWidthConverter_rtl_14_0.dcp d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_14_0/finn_design_StreamingDataWidthConverter_rtl_14_0.dcp
} _RESULT ] } { 
  send_msg_id runtcl-3 status "ERROR: Unable to successfully create or copy the sub-design checkpoint file."
  error "ERROR: Unable to successfully create or copy the sub-design checkpoint file."
}

if { [catch {
  write_verilog -force -mode synth_stub d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_14_0/finn_design_StreamingDataWidthConverter_rtl_14_0_stub.v
} _RESULT ] } { 
  puts "CRITICAL WARNING: Unable to successfully create a Verilog synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT"
}

if { [catch {
  write_vhdl -force -mode synth_stub d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_14_0/finn_design_StreamingDataWidthConverter_rtl_14_0_stub.vhdl
} _RESULT ] } { 
  puts "CRITICAL WARNING: Unable to successfully create a VHDL synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT"
}

if { [catch {
  write_verilog -force -mode funcsim d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_14_0/finn_design_StreamingDataWidthConverter_rtl_14_0_sim_netlist.v
} _RESULT ] } { 
  puts "CRITICAL WARNING: Unable to successfully create the Verilog functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT"
}

if { [catch {
  write_vhdl -force -mode funcsim d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_14_0/finn_design_StreamingDataWidthConverter_rtl_14_0_sim_netlist.vhdl
} _RESULT ] } { 
  puts "CRITICAL WARNING: Unable to successfully create the VHDL functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT"
}


} else {


if { [catch {
  file copy -force D:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.runs/finn_design_StreamingDataWidthConverter_rtl_14_0_synth_1/finn_design_StreamingDataWidthConverter_rtl_14_0.dcp d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_14_0/finn_design_StreamingDataWidthConverter_rtl_14_0.dcp
} _RESULT ] } { 
  send_msg_id runtcl-3 status "ERROR: Unable to successfully create or copy the sub-design checkpoint file."
  error "ERROR: Unable to successfully create or copy the sub-design checkpoint file."
}

if { [catch {
  file rename -force D:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.runs/finn_design_StreamingDataWidthConverter_rtl_14_0_synth_1/finn_design_StreamingDataWidthConverter_rtl_14_0_stub.v d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_14_0/finn_design_StreamingDataWidthConverter_rtl_14_0_stub.v
} _RESULT ] } { 
  puts "CRITICAL WARNING: Unable to successfully create a Verilog synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT"
}

if { [catch {
  file rename -force D:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.runs/finn_design_StreamingDataWidthConverter_rtl_14_0_synth_1/finn_design_StreamingDataWidthConverter_rtl_14_0_stub.vhdl d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_14_0/finn_design_StreamingDataWidthConverter_rtl_14_0_stub.vhdl
} _RESULT ] } { 
  puts "CRITICAL WARNING: Unable to successfully create a VHDL synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT"
}

if { [catch {
  file rename -force D:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.runs/finn_design_StreamingDataWidthConverter_rtl_14_0_synth_1/finn_design_StreamingDataWidthConverter_rtl_14_0_sim_netlist.v d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_14_0/finn_design_StreamingDataWidthConverter_rtl_14_0_sim_netlist.v
} _RESULT ] } { 
  puts "CRITICAL WARNING: Unable to successfully create the Verilog functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT"
}

if { [catch {
  file rename -force D:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.runs/finn_design_StreamingDataWidthConverter_rtl_14_0_synth_1/finn_design_StreamingDataWidthConverter_rtl_14_0_sim_netlist.vhdl d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_14_0/finn_design_StreamingDataWidthConverter_rtl_14_0_sim_netlist.vhdl
} _RESULT ] } { 
  puts "CRITICAL WARNING: Unable to successfully create the VHDL functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT"
}

}; # end if cacheID 

if {[file isdir D:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.ip_user_files/ip/finn_design_StreamingDataWidthConverter_rtl_14_0]} {
  catch { 
    file copy -force d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_14_0/finn_design_StreamingDataWidthConverter_rtl_14_0_stub.v D:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.ip_user_files/ip/finn_design_StreamingDataWidthConverter_rtl_14_0
  }
}

if {[file isdir D:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.ip_user_files/ip/finn_design_StreamingDataWidthConverter_rtl_14_0]} {
  catch { 
    file copy -force d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_14_0/finn_design_StreamingDataWidthConverter_rtl_14_0_stub.vhdl D:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.ip_user_files/ip/finn_design_StreamingDataWidthConverter_rtl_14_0
  }
}
file delete __synthesis_is_running__
close [open __synthesis_is_complete__ w]
OPTRACE "finn_design_StreamingDataWidthConverter_rtl_14_0_synth_1" END { }
