// Seed: 313458
module module_0 ();
endmodule
module module_1 (
    input wor id_0,
    input tri1 id_1,
    input supply0 id_2,
    input supply1 id_3,
    input wire id_4,
    input supply1 id_5,
    output supply0 id_6
);
  tri1 id_8;
  module_0();
  assign id_8 = 1;
  always @(1 or 1'd0) $display(1, id_3, {id_8, id_3} == 1);
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  wor id_5;
  assign id_5 = 1;
  assign id_1 = id_3;
  module_0();
  assign id_1[1'b0] = id_5 - 1 & id_5;
endmodule
