INFO: [VRFC 10-163] Analyzing VHDL file "/home/rmoulin/4A/BE-Acces/project_1/project_1.srcs/sources_1/new/8bits_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity bits8_counter
INFO: [VRFC 10-163] Analyzing VHDL file "/home/rmoulin/4A/BE-Acces/project_1/project_1.srcs/sim_1/new/test_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_counter
INFO: [VRFC 10-163] Analyzing VHDL file "/home/rmoulin/4A/BE-Acces/project_1/project_1.srcs/sim_1/new/test_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_counter
