# Development-of-a-Matrix-Multiplication-unit-using-2D-systolic-array-architecture

## Top-level block diagram

![image](https://user-images.githubusercontent.com/14873110/178117149-1de9eaed-227d-4ee3-b6c8-66ee2983c950.png)


