

================================================================
== Vivado HLS Report for 'randombytes'
================================================================
* Date:           Tue May 12 20:22:33 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        picnic1
* Solution:       keypair
* Product family: artix7
* Target device:  xc7a200t-fbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.620 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+-------------+-----------+-----------+--------+----------+
        |                  |  Latency (cycles) |  Iteration  |  Initiation Interval  |  Trip  |          |
        |     Loop Name    |   min   |   max   |   Latency   |  achieved |   target  |  Count | Pipelined|
        +------------------+---------+---------+-------------+-----------+-----------+--------+----------+
        |- sign_label1     |        ?|        ?| 2196 ~ 2259 |          -|          -|       ?|    no    |
        | + sign_label1.1  |        2|       33|            2|          -|          -| 1 ~ 16 |    no    |
        | + sign_label1.2  |       32|       32|            2|          -|          -|      16|    no    |
        | + sign_label1.3  |        0|       30|            2|          -|          -| 0 ~ 15 |    no    |
        +------------------+---------+---------+-------------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 1
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 10 3 
3 --> 4 5 
4 --> 3 5 
5 --> 6 
6 --> 7 
7 --> 8 9 2 
8 --> 7 
9 --> 7 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.45>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_0 = alloca i64"   --->   Operation 11 'alloca' 'p_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i_1 = alloca i32"   --->   Operation 12 'alloca' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%block = alloca [16 x i8], align 16"   --->   Operation 13 'alloca' 'block' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_1 : Operation 14 [1/1] (1.35ns)   --->   "store i32 0, i32* %i_1" [NIST-KATs/rng.c:231]   --->   Operation 14 'store' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 15 [1/1] (1.45ns)   --->   "store i64 16, i64* %p_0" [NIST-KATs/rng.c:231]   --->   Operation 15 'store' <Predicate = true> <Delay = 1.45>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "br label %1" [NIST-KATs/rng.c:231]   --->   Operation 16 'br' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.34>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%p_0_load = load i64* %p_0" [NIST-KATs/rng.c:257]   --->   Operation 17 'load' 'p_0_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (2.34ns)   --->   "%icmp_ln231 = icmp eq i64 %p_0_load, 0" [NIST-KATs/rng.c:231]   --->   Operation 18 'icmp' 'icmp_ln231' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "br i1 %icmp_ln231, label %9, label %sign_label1_begin" [NIST-KATs/rng.c:231]   --->   Operation 19 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str415) nounwind" [NIST-KATs/rng.c:231]   --->   Operation 20 'specloopname' <Predicate = (!icmp_ln231)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str415)" [NIST-KATs/rng.c:231]   --->   Operation 21 'specregionbegin' 'tmp' <Predicate = (!icmp_ln231)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.35ns)   --->   "br label %2" [NIST-KATs/rng.c:233]   --->   Operation 22 'br' <Predicate = (!icmp_ln231)> <Delay = 1.35>
ST_2 : Operation 23 [2/2] (0.00ns)   --->   "call fastcc void @AES256_CTR_DRBG_Upda([16 x i8]* @DRBG_ctx_V)" [NIST-KATs/rng.c:267]   --->   Operation 23 'call' <Predicate = (icmp_ln231)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 1.75>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%j_0 = phi i5 [ 15, %sign_label1_begin ], [ %j, %4 ]"   --->   Operation 24 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%sext_ln233 = sext i5 %j_0 to i32" [NIST-KATs/rng.c:233]   --->   Operation 25 'sext' 'sext_ln233' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_1 = call i1 @_ssdm_op_BitSelect.i1.i5.i32(i5 %j_0, i32 4)" [NIST-KATs/rng.c:233]   --->   Operation 26 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 16, i64 8)"   --->   Operation 27 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "br i1 %tmp_1, label %.loopexit.loopexit, label %3" [NIST-KATs/rng.c:233]   --->   Operation 28 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln234 = zext i32 %sext_ln233 to i64" [NIST-KATs/rng.c:234]   --->   Operation 29 'zext' 'zext_ln234' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%DRBG_ctx_V_addr = getelementptr [16 x i8]* @DRBG_ctx_V, i64 0, i64 %zext_ln234" [NIST-KATs/rng.c:234]   --->   Operation 30 'getelementptr' 'DRBG_ctx_V_addr' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_3 : Operation 31 [2/2] (1.75ns)   --->   "%DRBG_ctx_V_load = load i8* %DRBG_ctx_V_addr, align 1" [NIST-KATs/rng.c:234]   --->   Operation 31 'load' 'DRBG_ctx_V_load' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 32 'br' <Predicate = (tmp_1)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 5.22>
ST_4 : Operation 33 [1/2] (1.75ns)   --->   "%DRBG_ctx_V_load = load i8* %DRBG_ctx_V_addr, align 1" [NIST-KATs/rng.c:234]   --->   Operation 33 'load' 'DRBG_ctx_V_load' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_4 : Operation 34 [1/1] (1.24ns)   --->   "%icmp_ln234 = icmp eq i8 %DRBG_ctx_V_load, -1" [NIST-KATs/rng.c:234]   --->   Operation 34 'icmp' 'icmp_ln234' <Predicate = true> <Delay = 1.24> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "br i1 %icmp_ln234, label %4, label %5" [NIST-KATs/rng.c:234]   --->   Operation 35 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (1.75ns)   --->   "store i8 0, i8* %DRBG_ctx_V_addr, align 1" [NIST-KATs/rng.c:235]   --->   Operation 36 'store' <Predicate = (icmp_ln234)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_4 : Operation 37 [1/1] (1.54ns)   --->   "%j = add i5 %j_0, -1" [NIST-KATs/rng.c:233]   --->   Operation 37 'add' 'j' <Predicate = (icmp_ln234)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "br label %2" [NIST-KATs/rng.c:233]   --->   Operation 38 'br' <Predicate = (icmp_ln234)> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (1.71ns)   --->   "%add_ln237 = add i8 %DRBG_ctx_V_load, 1" [NIST-KATs/rng.c:237]   --->   Operation 39 'add' 'add_ln237' <Predicate = (!icmp_ln234)> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 40 [1/1] (1.75ns)   --->   "store i8 %add_ln237, i8* %DRBG_ctx_V_addr, align 1" [NIST-KATs/rng.c:237]   --->   Operation 40 'store' <Predicate = (!icmp_ln234)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "br label %.loopexit" [NIST-KATs/rng.c:238]   --->   Operation 41 'br' <Predicate = (!icmp_ln234)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 42 [2/2] (0.00ns)   --->   "call fastcc void @AES256_ECB.1([32 x i8]* @DRBG_ctx_Key, [16 x i8]* @DRBG_ctx_V, [16 x i8]* %block)" [NIST-KATs/rng.c:241]   --->   Operation 42 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 2.34>
ST_6 : Operation 43 [1/2] (0.00ns)   --->   "call fastcc void @AES256_ECB.1([32 x i8]* @DRBG_ctx_Key, [16 x i8]* @DRBG_ctx_V, [16 x i8]* %block)" [NIST-KATs/rng.c:241]   --->   Operation 43 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_2 = call i60 @_ssdm_op_PartSelect.i60.i64.i32.i32(i64 %p_0_load, i32 4, i32 63)" [NIST-KATs/rng.c:251]   --->   Operation 44 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 45 [1/1] (2.34ns)   --->   "%icmp_ln251 = icmp eq i60 %tmp_2, 0" [NIST-KATs/rng.c:251]   --->   Operation 45 'icmp' 'icmp_ln251' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 46 [1/1] (0.00ns)   --->   "br i1 %icmp_ln251, label %.preheader.preheader, label %.preheader3.preheader" [NIST-KATs/rng.c:251]   --->   Operation 46 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 47 [1/1] (1.35ns)   --->   "br label %.preheader3" [NIST-KATs/rng.c:254]   --->   Operation 47 'br' <Predicate = (!icmp_ln251)> <Delay = 1.35>
ST_6 : Operation 48 [1/1] (1.35ns)   --->   "br label %.preheader" [NIST-KATs/rng.c:261]   --->   Operation 48 'br' <Predicate = (icmp_ln251)> <Delay = 1.35>

State 7 <SV = 6> <Delay = 4.44>
ST_7 : Operation 49 [1/1] (0.00ns)   --->   "%loop_0 = phi i5 [ %loop_1, %6 ], [ 0, %.preheader3.preheader ]"   --->   Operation 49 'phi' 'loop_0' <Predicate = (!icmp_ln251)> <Delay = 0.00>
ST_7 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln254 = zext i5 %loop_0 to i32" [NIST-KATs/rng.c:254]   --->   Operation 50 'zext' 'zext_ln254' <Predicate = (!icmp_ln251)> <Delay = 0.00>
ST_7 : Operation 51 [1/1] (1.21ns)   --->   "%icmp_ln254 = icmp eq i5 %loop_0, -16" [NIST-KATs/rng.c:254]   --->   Operation 51 'icmp' 'icmp_ln254' <Predicate = (!icmp_ln251)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 52 [1/1] (0.00ns)   --->   "%empty_16 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 52 'speclooptripcount' 'empty_16' <Predicate = (!icmp_ln251)> <Delay = 0.00>
ST_7 : Operation 53 [1/1] (1.54ns)   --->   "%loop_1 = add i5 %loop_0, 1" [NIST-KATs/rng.c:254]   --->   Operation 53 'add' 'loop_1' <Predicate = (!icmp_ln251)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 54 [1/1] (0.00ns)   --->   "br i1 %icmp_ln254, label %7, label %6" [NIST-KATs/rng.c:254]   --->   Operation 54 'br' <Predicate = (!icmp_ln251)> <Delay = 0.00>
ST_7 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln255 = zext i5 %loop_0 to i64" [NIST-KATs/rng.c:255]   --->   Operation 55 'zext' 'zext_ln255' <Predicate = (!icmp_ln251 & !icmp_ln254)> <Delay = 0.00>
ST_7 : Operation 56 [1/1] (0.00ns)   --->   "%block_addr = getelementptr inbounds [16 x i8]* %block, i64 0, i64 %zext_ln255" [NIST-KATs/rng.c:255]   --->   Operation 56 'getelementptr' 'block_addr' <Predicate = (!icmp_ln251 & !icmp_ln254)> <Delay = 0.00>
ST_7 : Operation 57 [2/2] (1.75ns)   --->   "%block_load = load i8* %block_addr, align 1" [NIST-KATs/rng.c:255]   --->   Operation 57 'load' 'block_load' <Predicate = (!icmp_ln251 & !icmp_ln254)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_7 : Operation 58 [1/1] (0.00ns)   --->   "%i_1_load_1 = load i32* %i_1" [NIST-KATs/rng.c:256]   --->   Operation 58 'load' 'i_1_load_1' <Predicate = (!icmp_ln251 & icmp_ln254)> <Delay = 0.00>
ST_7 : Operation 59 [1/1] (2.18ns)   --->   "%i = add nsw i32 %i_1_load_1, 16" [NIST-KATs/rng.c:256]   --->   Operation 59 'add' 'i' <Predicate = (!icmp_ln251 & icmp_ln254)> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 60 [1/1] (2.99ns)   --->   "%add_ln257 = add i64 %p_0_load, -16" [NIST-KATs/rng.c:257]   --->   Operation 60 'add' 'add_ln257' <Predicate = (!icmp_ln251 & icmp_ln254)> <Delay = 2.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 61 [1/1] (1.35ns)   --->   "store i32 %i, i32* %i_1" [NIST-KATs/rng.c:258]   --->   Operation 61 'store' <Predicate = (!icmp_ln251 & icmp_ln254)> <Delay = 1.35>
ST_7 : Operation 62 [1/1] (1.45ns)   --->   "store i64 %add_ln257, i64* %p_0" [NIST-KATs/rng.c:258]   --->   Operation 62 'store' <Predicate = (!icmp_ln251 & icmp_ln254)> <Delay = 1.45>
ST_7 : Operation 63 [1/1] (0.00ns)   --->   "br label %sign_label1_end" [NIST-KATs/rng.c:258]   --->   Operation 63 'br' <Predicate = (!icmp_ln251 & icmp_ln254)> <Delay = 0.00>
ST_7 : Operation 64 [1/1] (0.00ns)   --->   "%loop1_0 = phi i4 [ %loop, %8 ], [ 0, %.preheader.preheader ]"   --->   Operation 64 'phi' 'loop1_0' <Predicate = (icmp_ln251)> <Delay = 0.00>
ST_7 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln261_1 = zext i4 %loop1_0 to i32" [NIST-KATs/rng.c:261]   --->   Operation 65 'zext' 'zext_ln261_1' <Predicate = (icmp_ln251)> <Delay = 0.00>
ST_7 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln261 = zext i4 %loop1_0 to i64" [NIST-KATs/rng.c:261]   --->   Operation 66 'zext' 'zext_ln261' <Predicate = (icmp_ln251)> <Delay = 0.00>
ST_7 : Operation 67 [1/1] (2.34ns)   --->   "%icmp_ln261 = icmp ult i64 %zext_ln261, %p_0_load" [NIST-KATs/rng.c:261]   --->   Operation 67 'icmp' 'icmp_ln261' <Predicate = (icmp_ln251)> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 68 [1/1] (0.00ns)   --->   "%empty_17 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 15, i64 0)"   --->   Operation 68 'speclooptripcount' 'empty_17' <Predicate = (icmp_ln251)> <Delay = 0.00>
ST_7 : Operation 69 [1/1] (1.49ns)   --->   "%loop = add i4 %loop1_0, 1" [NIST-KATs/rng.c:261]   --->   Operation 69 'add' 'loop' <Predicate = (icmp_ln251)> <Delay = 1.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 70 [1/1] (0.00ns)   --->   "br i1 %icmp_ln261, label %8, label %sign_label1_end.loopexit" [NIST-KATs/rng.c:261]   --->   Operation 70 'br' <Predicate = (icmp_ln251)> <Delay = 0.00>
ST_7 : Operation 71 [1/1] (0.00ns)   --->   "%block_addr_1 = getelementptr inbounds [16 x i8]* %block, i64 0, i64 %zext_ln261" [NIST-KATs/rng.c:262]   --->   Operation 71 'getelementptr' 'block_addr_1' <Predicate = (icmp_ln251 & icmp_ln261)> <Delay = 0.00>
ST_7 : Operation 72 [2/2] (1.75ns)   --->   "%block_load_1 = load i8* %block_addr_1, align 1" [NIST-KATs/rng.c:262]   --->   Operation 72 'load' 'block_load_1' <Predicate = (icmp_ln251 & icmp_ln261)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_7 : Operation 73 [1/1] (1.45ns)   --->   "store i64 0, i64* %p_0"   --->   Operation 73 'store' <Predicate = (icmp_ln251 & !icmp_ln261)> <Delay = 1.45>
ST_7 : Operation 74 [1/1] (0.00ns)   --->   "br label %sign_label1_end"   --->   Operation 74 'br' <Predicate = (icmp_ln251 & !icmp_ln261)> <Delay = 0.00>
ST_7 : Operation 75 [1/1] (0.00ns)   --->   "%empty_18 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str415, i32 %tmp)" [NIST-KATs/rng.c:266]   --->   Operation 75 'specregionend' 'empty_18' <Predicate = (icmp_ln251 & !icmp_ln261) | (!icmp_ln251 & icmp_ln254)> <Delay = 0.00>
ST_7 : Operation 76 [1/1] (0.00ns)   --->   "br label %1" [NIST-KATs/rng.c:266]   --->   Operation 76 'br' <Predicate = (icmp_ln251 & !icmp_ln261) | (!icmp_ln251 & icmp_ln254)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 3.93>
ST_8 : Operation 77 [1/1] (0.00ns)   --->   "%i_1_load_2 = load i32* %i_1" [NIST-KATs/rng.c:255]   --->   Operation 77 'load' 'i_1_load_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 78 [1/2] (1.75ns)   --->   "%block_load = load i8* %block_addr, align 1" [NIST-KATs/rng.c:255]   --->   Operation 78 'load' 'block_load' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_8 : Operation 79 [1/1] (2.18ns)   --->   "%add_ln255 = add nsw i32 %i_1_load_2, %zext_ln254" [NIST-KATs/rng.c:255]   --->   Operation 79 'add' 'add_ln255' <Predicate = true> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 80 [1/1] (0.00ns)   --->   "%sext_ln255 = sext i32 %add_ln255 to i64" [NIST-KATs/rng.c:255]   --->   Operation 80 'sext' 'sext_ln255' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 81 [1/1] (0.00ns)   --->   "%x_addr = getelementptr [32 x i8]* %x, i64 0, i64 %sext_ln255" [NIST-KATs/rng.c:255]   --->   Operation 81 'getelementptr' 'x_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 82 [1/1] (1.75ns)   --->   "store i8 %block_load, i8* %x_addr, align 1" [NIST-KATs/rng.c:255]   --->   Operation 82 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_8 : Operation 83 [1/1] (0.00ns)   --->   "br label %.preheader3" [NIST-KATs/rng.c:254]   --->   Operation 83 'br' <Predicate = true> <Delay = 0.00>

State 9 <SV = 7> <Delay = 3.93>
ST_9 : Operation 84 [1/1] (0.00ns)   --->   "%i_1_load = load i32* %i_1" [NIST-KATs/rng.c:262]   --->   Operation 84 'load' 'i_1_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 85 [1/2] (1.75ns)   --->   "%block_load_1 = load i8* %block_addr_1, align 1" [NIST-KATs/rng.c:262]   --->   Operation 85 'load' 'block_load_1' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_9 : Operation 86 [1/1] (2.18ns)   --->   "%add_ln262 = add nsw i32 %zext_ln261_1, %i_1_load" [NIST-KATs/rng.c:262]   --->   Operation 86 'add' 'add_ln262' <Predicate = true> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 87 [1/1] (0.00ns)   --->   "%sext_ln262 = sext i32 %add_ln262 to i64" [NIST-KATs/rng.c:262]   --->   Operation 87 'sext' 'sext_ln262' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 88 [1/1] (0.00ns)   --->   "%x_addr_1 = getelementptr [32 x i8]* %x, i64 0, i64 %sext_ln262" [NIST-KATs/rng.c:262]   --->   Operation 88 'getelementptr' 'x_addr_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 89 [1/1] (1.75ns)   --->   "store i8 %block_load_1, i8* %x_addr_1, align 1" [NIST-KATs/rng.c:262]   --->   Operation 89 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_9 : Operation 90 [1/1] (0.00ns)   --->   "br label %.preheader" [NIST-KATs/rng.c:261]   --->   Operation 90 'br' <Predicate = true> <Delay = 0.00>

State 10 <SV = 2> <Delay = 2.18>
ST_10 : Operation 91 [1/2] (0.00ns)   --->   "call fastcc void @AES256_CTR_DRBG_Upda([16 x i8]* @DRBG_ctx_V)" [NIST-KATs/rng.c:267]   --->   Operation 91 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 92 [1/1] (0.00ns)   --->   "%DRBG_ctx_reseed_coun = load i32* @DRBG_ctx_reseed_counter, align 4" [NIST-KATs/rng.c:268]   --->   Operation 92 'load' 'DRBG_ctx_reseed_coun' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 93 [1/1] (2.18ns)   --->   "%add_ln268 = add nsw i32 %DRBG_ctx_reseed_coun, 1" [NIST-KATs/rng.c:268]   --->   Operation 93 'add' 'add_ln268' <Predicate = true> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 94 [1/1] (0.00ns)   --->   "store i32 %add_ln268, i32* @DRBG_ctx_reseed_counter, align 4" [NIST-KATs/rng.c:268]   --->   Operation 94 'store' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 95 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 95 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.45ns
The critical path consists of the following:
	'alloca' operation ('xlen') [12]  (0 ns)
	'store' operation ('store_ln231', NIST-KATs/rng.c:231) of constant 16 on local variable 'xlen' [16]  (1.45 ns)

 <State 2>: 2.34ns
The critical path consists of the following:
	'load' operation ('p_0_load', NIST-KATs/rng.c:257) on local variable 'xlen' [19]  (0 ns)
	'icmp' operation ('icmp_ln231', NIST-KATs/rng.c:231) [20]  (2.34 ns)

 <State 3>: 1.75ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', NIST-KATs/rng.c:233) [27]  (0 ns)
	'getelementptr' operation ('DRBG_ctx_V_addr', NIST-KATs/rng.c:234) [34]  (0 ns)
	'load' operation ('DRBG_ctx_V_load', NIST-KATs/rng.c:234) on array 'DRBG_ctx_V' [35]  (1.75 ns)

 <State 4>: 5.23ns
The critical path consists of the following:
	'load' operation ('DRBG_ctx_V_load', NIST-KATs/rng.c:234) on array 'DRBG_ctx_V' [35]  (1.75 ns)
	'add' operation ('add_ln237', NIST-KATs/rng.c:237) [43]  (1.72 ns)
	'store' operation ('store_ln237', NIST-KATs/rng.c:237) of variable 'add_ln237', NIST-KATs/rng.c:237 on array 'DRBG_ctx_V' [44]  (1.75 ns)

 <State 5>: 0ns
The critical path consists of the following:

 <State 6>: 2.34ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln251', NIST-KATs/rng.c:251) [51]  (2.34 ns)

 <State 7>: 4.45ns
The critical path consists of the following:
	'add' operation ('xlen', NIST-KATs/rng.c:257) [75]  (3 ns)
	'store' operation ('store_ln258', NIST-KATs/rng.c:258) of variable 'xlen', NIST-KATs/rng.c:257 on local variable 'xlen' [77]  (1.45 ns)

 <State 8>: 3.94ns
The critical path consists of the following:
	'load' operation ('i_1_load_2', NIST-KATs/rng.c:255) on local variable 'i' [63]  (0 ns)
	'add' operation ('add_ln255', NIST-KATs/rng.c:255) [67]  (2.18 ns)
	'getelementptr' operation ('x_addr', NIST-KATs/rng.c:255) [69]  (0 ns)
	'store' operation ('store_ln255', NIST-KATs/rng.c:255) of variable 'block_load', NIST-KATs/rng.c:255 on array 'x' [70]  (1.75 ns)

 <State 9>: 3.94ns
The critical path consists of the following:
	'load' operation ('i_1_load', NIST-KATs/rng.c:262) on local variable 'i' [90]  (0 ns)
	'add' operation ('add_ln262', NIST-KATs/rng.c:262) [93]  (2.18 ns)
	'getelementptr' operation ('x_addr_1', NIST-KATs/rng.c:262) [95]  (0 ns)
	'store' operation ('store_ln262', NIST-KATs/rng.c:262) of variable 'block_load_1', NIST-KATs/rng.c:262 on array 'x' [96]  (1.75 ns)

 <State 10>: 2.18ns
The critical path consists of the following:
	'load' operation ('DRBG_ctx_reseed_coun', NIST-KATs/rng.c:268) on global variable 'DRBG_ctx_reseed_counter' [106]  (0 ns)
	'add' operation ('add_ln268', NIST-KATs/rng.c:268) [107]  (2.18 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
