$date
	Sat Oct 22 21:20:39 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#326423
b101 !
1"
#326426
b101 &
b101 %
1$
#326427
0"
#326430
b10000 &
b10000 %
#326434
b1000 &
b1000 %
#326438
b100 &
b100 %
#326442
b10 &
b10 %
#326446
b1 &
1#
b1 %
#326450
b0 &
b0 %
0#
0$
#1317330
b1100 &
b1100 %
1$
b1100 !
1"
#1317331
0"
#1317334
b110 &
b110 %
#1317338
b11 &
b11 %
#1317342
b1010 &
b1010 %
#1317346
b101 &
b101 %
#1317350
b10000 &
b10000 %
#1317354
b1000 &
b1000 %
#1317358
b100 &
b100 %
#1317362
b10 &
b10 %
#1317366
b1 &
1#
b1 %
#1317370
b0 &
b0 %
0#
0$
#2317241
b11010 !
1"
#2317242
b11010 &
b11010 %
1$
#2317243
0"
#2317246
b1101 &
b1101 %
#2317250
b101000 &
b101000 %
#2317254
b10100 &
b10100 %
#2317258
b1010 &
b1010 %
#2317262
b101 &
b101 %
#2317266
b10000 &
b10000 %
#2317270
b1000 &
b1000 %
#2317274
b100 &
b100 %
#2317278
b10 &
b10 %
#2317282
b1 &
b1 %
1#
#2317286
b0 &
0#
b0 %
0$
#4500012
