TRACE::2024-09-09.10:52:23::SCWPlatform::Trying to open the hw design at C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/hw/micro_blaze_hello_wrapper.xsa
TRACE::2024-09-09.10:52:23::SCWPlatform::DSA given C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/hw/micro_blaze_hello_wrapper.xsa
TRACE::2024-09-09.10:52:23::SCWPlatform::DSA absoulate path C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/hw/micro_blaze_hello_wrapper.xsa
TRACE::2024-09-09.10:52:27::SCWPlatform::DSA directory C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/hw
TRACE::2024-09-09.10:52:27::SCWPlatform:: Platform Path C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/hw/micro_blaze_hello_wrapper.xsa
TRACE::2024-09-09.10:52:27::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-09-09.10:52:27::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-09-09.10:52:27::SCWPlatform::Opened new HwDB with name micro_blaze_hello_wrapper_0
TRACE::2024-09-09.10:52:27::SCWWriter::formatted JSON is {
	"platformName":	"Mblaze_hello_hw",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Mblaze_hello_hw",
	"platHandOff":	"C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/SOC_Practice_soc/micro_blaze_hello_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/micro_blaze_hello_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2024-09-09.10:52:27::SCWWriter::formatted JSON is {
	"platformName":	"Mblaze_hello_hw",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Mblaze_hello_hw",
	"platHandOff":	"C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/SOC_Practice_soc/micro_blaze_hello_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/micro_blaze_hello_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Mblaze_hello_hw",
	"systems":	[{
			"systemName":	"Mblaze_hello_hw",
			"systemDesc":	"Mblaze_hello_hw",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Mblaze_hello_hw"
		}]
}
TRACE::2024-09-09.10:52:27::SCWPlatform::Boot application domains not present, creating them
TRACE::2024-09-09.10:52:27::SCWPlatform::Pure FPGA device, no boot application will be created.
TRACE::2024-09-09.10:52:27::SCWWriter::formatted JSON is {
	"platformName":	"Mblaze_hello_hw",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Mblaze_hello_hw",
	"platHandOff":	"C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/SOC_Practice_soc/micro_blaze_hello_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/micro_blaze_hello_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Mblaze_hello_hw",
	"systems":	[{
			"systemName":	"Mblaze_hello_hw",
			"systemDesc":	"Mblaze_hello_hw",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Mblaze_hello_hw"
		}]
}
TRACE::2024-09-09.10:52:27::SCWPlatform::Trying to open the hw design at C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/hw/micro_blaze_hello_wrapper.xsa
TRACE::2024-09-09.10:52:27::SCWPlatform::DSA given C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/hw/micro_blaze_hello_wrapper.xsa
TRACE::2024-09-09.10:52:27::SCWPlatform::DSA absoulate path C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/hw/micro_blaze_hello_wrapper.xsa
TRACE::2024-09-09.10:52:27::SCWPlatform::DSA directory C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/hw
TRACE::2024-09-09.10:52:27::SCWPlatform:: Platform Path C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/hw/micro_blaze_hello_wrapper.xsa
TRACE::2024-09-09.10:52:27::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-09-09.10:52:27::SCWPlatform::Trying to set the existing hwdb with name micro_blaze_hello_wrapper_0
TRACE::2024-09-09.10:52:27::SCWPlatform::Opened existing hwdb micro_blaze_hello_wrapper_0
TRACE::2024-09-09.10:52:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-09.10:52:27::SCWDomain::checking for install qemu data   : 
TRACE::2024-09-09.10:52:27::SCWPlatform::Trying to open the hw design at C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/hw/micro_blaze_hello_wrapper.xsa
TRACE::2024-09-09.10:52:27::SCWPlatform::DSA given C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/hw/micro_blaze_hello_wrapper.xsa
TRACE::2024-09-09.10:52:27::SCWPlatform::DSA absoulate path C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/hw/micro_blaze_hello_wrapper.xsa
TRACE::2024-09-09.10:52:27::SCWPlatform::DSA directory C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/hw
TRACE::2024-09-09.10:52:27::SCWPlatform:: Platform Path C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/hw/micro_blaze_hello_wrapper.xsa
TRACE::2024-09-09.10:52:27::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-09-09.10:52:27::SCWPlatform::Trying to set the existing hwdb with name micro_blaze_hello_wrapper_0
TRACE::2024-09-09.10:52:27::SCWPlatform::Opened existing hwdb micro_blaze_hello_wrapper_0
TRACE::2024-09-09.10:52:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-09.10:52:27::SCWPlatform::Trying to open the hw design at C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/hw/micro_blaze_hello_wrapper.xsa
TRACE::2024-09-09.10:52:27::SCWPlatform::DSA given C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/hw/micro_blaze_hello_wrapper.xsa
TRACE::2024-09-09.10:52:27::SCWPlatform::DSA absoulate path C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/hw/micro_blaze_hello_wrapper.xsa
TRACE::2024-09-09.10:52:27::SCWPlatform::DSA directory C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/hw
TRACE::2024-09-09.10:52:27::SCWPlatform:: Platform Path C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/hw/micro_blaze_hello_wrapper.xsa
TRACE::2024-09-09.10:52:27::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-09-09.10:52:27::SCWPlatform::Trying to set the existing hwdb with name micro_blaze_hello_wrapper_0
TRACE::2024-09-09.10:52:27::SCWPlatform::Opened existing hwdb micro_blaze_hello_wrapper_0
TRACE::2024-09-09.10:52:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-09.10:52:27::SCWMssOS::Checking the sw design at  C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-09.10:52:27::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-09-09.10:52:27::SCWMssOS::No sw design opened at  C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-09.10:52:27::SCWMssOS::mss does not exists at C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-09.10:52:27::SCWMssOS::Creating sw design at  C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-09.10:52:27::SCWMssOS::Adding the swdes entry, created swdb C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/microblaze_0/standalone_domain/bsp/system.mss with des name C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-09.10:52:27::SCWMssOS::updating the scw layer changes to swdes at   C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-09.10:52:27::SCWMssOS::Writing mss at C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-09.10:52:27::SCWMssOS::Completed writing the mss file at C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/microblaze_0/standalone_domain/bsp
TRACE::2024-09-09.10:52:27::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2024-09-09.10:52:27::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2024-09-09.10:52:27::SCWPlatform::Trying to open the hw design at C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/hw/micro_blaze_hello_wrapper.xsa
TRACE::2024-09-09.10:52:27::SCWPlatform::DSA given C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/hw/micro_blaze_hello_wrapper.xsa
TRACE::2024-09-09.10:52:27::SCWPlatform::DSA absoulate path C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/hw/micro_blaze_hello_wrapper.xsa
TRACE::2024-09-09.10:52:27::SCWPlatform::DSA directory C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/hw
TRACE::2024-09-09.10:52:27::SCWPlatform:: Platform Path C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/hw/micro_blaze_hello_wrapper.xsa
TRACE::2024-09-09.10:52:27::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-09-09.10:52:27::SCWPlatform::Trying to set the existing hwdb with name micro_blaze_hello_wrapper_0
TRACE::2024-09-09.10:52:27::SCWPlatform::Opened existing hwdb micro_blaze_hello_wrapper_0
TRACE::2024-09-09.10:52:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-09.10:52:27::SCWMssOS::Checking the sw design at  C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-09.10:52:27::SCWMssOS::DEBUG:  swdes dump  C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/microblaze_0/standalone_domain/bsp/system.mss|C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/microblaze_0/standalone_domain/bsp/system.mss||

TRACE::2024-09-09.10:52:27::SCWMssOS::Sw design exists and opened at  C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-09.10:52:27::SCWPlatform::Trying to open the hw design at C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/hw/micro_blaze_hello_wrapper.xsa
TRACE::2024-09-09.10:52:27::SCWPlatform::DSA given C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/hw/micro_blaze_hello_wrapper.xsa
TRACE::2024-09-09.10:52:27::SCWPlatform::DSA absoulate path C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/hw/micro_blaze_hello_wrapper.xsa
TRACE::2024-09-09.10:52:27::SCWPlatform::DSA directory C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/hw
TRACE::2024-09-09.10:52:27::SCWPlatform:: Platform Path C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/hw/micro_blaze_hello_wrapper.xsa
TRACE::2024-09-09.10:52:27::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-09-09.10:52:27::SCWPlatform::Trying to set the existing hwdb with name micro_blaze_hello_wrapper_0
TRACE::2024-09-09.10:52:27::SCWPlatform::Opened existing hwdb micro_blaze_hello_wrapper_0
TRACE::2024-09-09.10:52:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-09.10:52:27::SCWMssOS::Checking the sw design at  C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-09.10:52:27::SCWMssOS::DEBUG:  swdes dump  C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/microblaze_0/standalone_domain/bsp/system.mss|C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/microblaze_0/standalone_domain/bsp/system.mss||

TRACE::2024-09-09.10:52:27::SCWMssOS::Sw design exists and opened at  C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-09.10:52:27::SCWPlatform::Trying to open the hw design at C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/hw/micro_blaze_hello_wrapper.xsa
TRACE::2024-09-09.10:52:27::SCWPlatform::DSA given C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/hw/micro_blaze_hello_wrapper.xsa
TRACE::2024-09-09.10:52:27::SCWPlatform::DSA absoulate path C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/hw/micro_blaze_hello_wrapper.xsa
TRACE::2024-09-09.10:52:27::SCWPlatform::DSA directory C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/hw
TRACE::2024-09-09.10:52:27::SCWPlatform:: Platform Path C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/hw/micro_blaze_hello_wrapper.xsa
TRACE::2024-09-09.10:52:27::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-09-09.10:52:27::SCWPlatform::Trying to set the existing hwdb with name micro_blaze_hello_wrapper_0
TRACE::2024-09-09.10:52:27::SCWPlatform::Opened existing hwdb micro_blaze_hello_wrapper_0
TRACE::2024-09-09.10:52:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-09.10:52:27::SCWMssOS::Checking the sw design at  C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-09.10:52:27::SCWMssOS::DEBUG:  swdes dump  C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/microblaze_0/standalone_domain/bsp/system.mss|C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/microblaze_0/standalone_domain/bsp/system.mss||

TRACE::2024-09-09.10:52:27::SCWMssOS::Sw design exists and opened at  C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-09.10:52:27::SCWWriter::formatted JSON is {
	"platformName":	"Mblaze_hello_hw",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Mblaze_hello_hw",
	"platHandOff":	"C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/SOC_Practice_soc/micro_blaze_hello_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/micro_blaze_hello_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Mblaze_hello_hw",
	"systems":	[{
			"systemName":	"Mblaze_hello_hw",
			"systemDesc":	"Mblaze_hello_hw",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Mblaze_hello_hw",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2024-09-09.10:52:27::SCWPlatform::Trying to open the hw design at C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/hw/micro_blaze_hello_wrapper.xsa
TRACE::2024-09-09.10:52:27::SCWPlatform::DSA given C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/hw/micro_blaze_hello_wrapper.xsa
TRACE::2024-09-09.10:52:27::SCWPlatform::DSA absoulate path C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/hw/micro_blaze_hello_wrapper.xsa
TRACE::2024-09-09.10:52:27::SCWPlatform::DSA directory C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/hw
TRACE::2024-09-09.10:52:27::SCWPlatform:: Platform Path C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/hw/micro_blaze_hello_wrapper.xsa
TRACE::2024-09-09.10:52:27::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-09-09.10:52:27::SCWPlatform::Trying to set the existing hwdb with name micro_blaze_hello_wrapper_0
TRACE::2024-09-09.10:52:27::SCWPlatform::Opened existing hwdb micro_blaze_hello_wrapper_0
TRACE::2024-09-09.10:52:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-09.10:52:27::SCWMssOS::Checking the sw design at  C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-09.10:52:27::SCWMssOS::DEBUG:  swdes dump  C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/microblaze_0/standalone_domain/bsp/system.mss|C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/microblaze_0/standalone_domain/bsp/system.mss||

TRACE::2024-09-09.10:52:27::SCWMssOS::Sw design exists and opened at  C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-09.10:52:27::SCWMssOS::Completed writing the mss file at C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/microblaze_0/standalone_domain/bsp
TRACE::2024-09-09.10:52:27::SCWMssOS::Forcing BSP Sources regeneration.
LOG::2024-09-09.10:52:30::SCWPlatform::Started generating the artifacts platform Mblaze_hello_hw
TRACE::2024-09-09.10:52:30::SCWPlatform::Sanity checking of platform is completed
LOG::2024-09-09.10:52:30::SCWPlatform::Started generating the artifacts for system configuration Mblaze_hello_hw
LOG::2024-09-09.10:52:30::SCWSystem::Checking the domain standalone_domain
LOG::2024-09-09.10:52:30::SCWSystem::Not a boot domain 
LOG::2024-09-09.10:52:30::SCWSystem::Started Processing the domain standalone_domain
TRACE::2024-09-09.10:52:30::SCWDomain::Generating domain artifcats
TRACE::2024-09-09.10:52:30::SCWMssOS::Generating standalone artifcats
TRACE::2024-09-09.10:52:30::SCWMssOS:: Copying the user libraries. 
TRACE::2024-09-09.10:52:30::SCWPlatform::Trying to open the hw design at C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/hw/micro_blaze_hello_wrapper.xsa
TRACE::2024-09-09.10:52:30::SCWPlatform::DSA given C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/hw/micro_blaze_hello_wrapper.xsa
TRACE::2024-09-09.10:52:30::SCWPlatform::DSA absoulate path C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/hw/micro_blaze_hello_wrapper.xsa
TRACE::2024-09-09.10:52:30::SCWPlatform::DSA directory C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/hw
TRACE::2024-09-09.10:52:30::SCWPlatform:: Platform Path C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/hw/micro_blaze_hello_wrapper.xsa
TRACE::2024-09-09.10:52:30::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-09-09.10:52:30::SCWPlatform::Trying to set the existing hwdb with name micro_blaze_hello_wrapper_0
TRACE::2024-09-09.10:52:30::SCWPlatform::Opened existing hwdb micro_blaze_hello_wrapper_0
TRACE::2024-09-09.10:52:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-09.10:52:30::SCWMssOS::Checking the sw design at  C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-09.10:52:30::SCWMssOS::DEBUG:  swdes dump  C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/microblaze_0/standalone_domain/bsp/system.mss|C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/microblaze_0/standalone_domain/bsp/system.mss||

KEYINFO::2024-09-09.10:52:30::SCWMssOS::Could not open the swdb for C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/microblaze_0/standalone_domain/bsp/system.mss
KEYINFO::2024-09-09.10:52:30::SCWMssOS::Could not open the sw design at  C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/microblaze_0/standalone_domain/bsp/system.mss
ERROR: [Hsi 55-1558] Software Design C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/microblaze_0/standalone_domain/bsp/system.mss is not found

TRACE::2024-09-09.10:52:30::SCWMssOS::Cleared the swdb table entry
TRACE::2024-09-09.10:52:30::SCWMssOS::No sw design opened at  C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-09.10:52:30::SCWMssOS::mss exists loading the mss file  C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-09.10:52:30::SCWMssOS::Opened the sw design from mss  C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-09.10:52:30::SCWMssOS::Adding the swdes entry C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2024-09-09.10:52:30::SCWMssOS::updating the scw layer about changes
TRACE::2024-09-09.10:52:30::SCWMssOS::Opened the sw design.  C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-09.10:52:30::SCWMssOS::Completed writing the mss file at C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/microblaze_0/standalone_domain/bsp
TRACE::2024-09-09.10:52:30::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-09.10:52:30::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-09-09.10:52:30::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2024-09-09.10:52:30::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2024-09-09.10:52:30::SCWMssOS::skipping the bsp build ... 
TRACE::2024-09-09.10:52:30::SCWMssOS::Copying to export directory.
TRACE::2024-09-09.10:52:31::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-09-09.10:52:31::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-09-09.10:52:31::SCWSystem::Completed Processing the domain standalone_domain
LOG::2024-09-09.10:52:31::SCWSystem::Completed Processing the sysconfig Mblaze_hello_hw
LOG::2024-09-09.10:52:31::SCWPlatform::Completed generating the artifacts for system configuration Mblaze_hello_hw
TRACE::2024-09-09.10:52:31::SCWPlatform::Started preparing the platform 
TRACE::2024-09-09.10:52:31::SCWSystem::Writing the bif file for system config Mblaze_hello_hw
TRACE::2024-09-09.10:52:31::SCWSystem::dir created 
TRACE::2024-09-09.10:52:31::SCWSystem::Writing the bif 
TRACE::2024-09-09.10:52:31::SCWPlatform::Started writing the spfm file 
TRACE::2024-09-09.10:52:31::SCWPlatform::Started writing the xpfm file 
TRACE::2024-09-09.10:52:31::SCWPlatform::Completed generating the platform
TRACE::2024-09-09.10:52:31::SCWPlatform::Trying to open the hw design at C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/hw/micro_blaze_hello_wrapper.xsa
TRACE::2024-09-09.10:52:31::SCWPlatform::DSA given C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/hw/micro_blaze_hello_wrapper.xsa
TRACE::2024-09-09.10:52:31::SCWPlatform::DSA absoulate path C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/hw/micro_blaze_hello_wrapper.xsa
TRACE::2024-09-09.10:52:31::SCWPlatform::DSA directory C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/hw
TRACE::2024-09-09.10:52:31::SCWPlatform:: Platform Path C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/hw/micro_blaze_hello_wrapper.xsa
TRACE::2024-09-09.10:52:31::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-09-09.10:52:31::SCWPlatform::Trying to set the existing hwdb with name micro_blaze_hello_wrapper_0
TRACE::2024-09-09.10:52:31::SCWPlatform::Opened existing hwdb micro_blaze_hello_wrapper_0
TRACE::2024-09-09.10:52:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-09.10:52:31::SCWMssOS::Checking the sw design at  C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-09.10:52:31::SCWMssOS::DEBUG:  swdes dump  C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-09-09.10:52:31::SCWMssOS::Sw design exists and opened at  C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-09.10:52:31::SCWPlatform::Trying to open the hw design at C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/hw/micro_blaze_hello_wrapper.xsa
TRACE::2024-09-09.10:52:31::SCWPlatform::DSA given C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/hw/micro_blaze_hello_wrapper.xsa
TRACE::2024-09-09.10:52:31::SCWPlatform::DSA absoulate path C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/hw/micro_blaze_hello_wrapper.xsa
TRACE::2024-09-09.10:52:31::SCWPlatform::DSA directory C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/hw
TRACE::2024-09-09.10:52:31::SCWPlatform:: Platform Path C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/hw/micro_blaze_hello_wrapper.xsa
TRACE::2024-09-09.10:52:31::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-09-09.10:52:31::SCWPlatform::Trying to set the existing hwdb with name micro_blaze_hello_wrapper_0
TRACE::2024-09-09.10:52:31::SCWPlatform::Opened existing hwdb micro_blaze_hello_wrapper_0
TRACE::2024-09-09.10:52:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-09.10:52:31::SCWMssOS::Checking the sw design at  C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-09.10:52:31::SCWMssOS::DEBUG:  swdes dump  C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-09-09.10:52:31::SCWMssOS::Sw design exists and opened at  C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-09.10:52:31::SCWPlatform::Trying to open the hw design at C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/hw/micro_blaze_hello_wrapper.xsa
TRACE::2024-09-09.10:52:31::SCWPlatform::DSA given C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/hw/micro_blaze_hello_wrapper.xsa
TRACE::2024-09-09.10:52:31::SCWPlatform::DSA absoulate path C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/hw/micro_blaze_hello_wrapper.xsa
TRACE::2024-09-09.10:52:31::SCWPlatform::DSA directory C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/hw
TRACE::2024-09-09.10:52:31::SCWPlatform:: Platform Path C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/hw/micro_blaze_hello_wrapper.xsa
TRACE::2024-09-09.10:52:31::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-09-09.10:52:31::SCWPlatform::Trying to set the existing hwdb with name micro_blaze_hello_wrapper_0
TRACE::2024-09-09.10:52:31::SCWPlatform::Opened existing hwdb micro_blaze_hello_wrapper_0
TRACE::2024-09-09.10:52:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-09.10:52:31::SCWMssOS::Checking the sw design at  C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-09.10:52:31::SCWMssOS::DEBUG:  swdes dump  C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-09-09.10:52:31::SCWMssOS::Sw design exists and opened at  C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-09.10:52:31::SCWWriter::formatted JSON is {
	"platformName":	"Mblaze_hello_hw",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Mblaze_hello_hw",
	"platHandOff":	"C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/SOC_Practice_soc/micro_blaze_hello_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/micro_blaze_hello_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Mblaze_hello_hw",
	"systems":	[{
			"systemName":	"Mblaze_hello_hw",
			"systemDesc":	"Mblaze_hello_hw",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Mblaze_hello_hw",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"5d3f763607621b7f855126e82b103be6",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-09-09.10:52:31::SCWPlatform::updated the xpfm file.
TRACE::2024-09-09.10:52:31::SCWPlatform::Trying to open the hw design at C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/hw/micro_blaze_hello_wrapper.xsa
TRACE::2024-09-09.10:52:31::SCWPlatform::DSA given C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/hw/micro_blaze_hello_wrapper.xsa
TRACE::2024-09-09.10:52:31::SCWPlatform::DSA absoulate path C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/hw/micro_blaze_hello_wrapper.xsa
TRACE::2024-09-09.10:52:31::SCWPlatform::DSA directory C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/hw
TRACE::2024-09-09.10:52:31::SCWPlatform:: Platform Path C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/hw/micro_blaze_hello_wrapper.xsa
TRACE::2024-09-09.10:52:31::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-09-09.10:52:31::SCWPlatform::Trying to set the existing hwdb with name micro_blaze_hello_wrapper_0
TRACE::2024-09-09.10:52:31::SCWPlatform::Opened existing hwdb micro_blaze_hello_wrapper_0
TRACE::2024-09-09.10:52:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-09.10:52:31::SCWMssOS::Checking the sw design at  C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-09.10:52:31::SCWMssOS::DEBUG:  swdes dump  C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-09-09.10:52:31::SCWMssOS::Sw design exists and opened at  C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-09.10:52:31::SCWPlatform::Trying to open the hw design at C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/hw/micro_blaze_hello_wrapper.xsa
TRACE::2024-09-09.10:52:31::SCWPlatform::DSA given C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/hw/micro_blaze_hello_wrapper.xsa
TRACE::2024-09-09.10:52:31::SCWPlatform::DSA absoulate path C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/hw/micro_blaze_hello_wrapper.xsa
TRACE::2024-09-09.10:52:31::SCWPlatform::DSA directory C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/hw
TRACE::2024-09-09.10:52:31::SCWPlatform:: Platform Path C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/hw/micro_blaze_hello_wrapper.xsa
TRACE::2024-09-09.10:52:31::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-09-09.10:52:31::SCWPlatform::Trying to set the existing hwdb with name micro_blaze_hello_wrapper_0
TRACE::2024-09-09.10:52:31::SCWPlatform::Opened existing hwdb micro_blaze_hello_wrapper_0
TRACE::2024-09-09.10:52:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-09.10:52:31::SCWMssOS::Checking the sw design at  C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-09.10:52:31::SCWMssOS::DEBUG:  swdes dump  C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-09-09.10:52:31::SCWMssOS::Sw design exists and opened at  C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-09.10:52:31::SCWPlatform::Trying to open the hw design at C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/hw/micro_blaze_hello_wrapper.xsa
TRACE::2024-09-09.10:52:31::SCWPlatform::DSA given C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/hw/micro_blaze_hello_wrapper.xsa
TRACE::2024-09-09.10:52:31::SCWPlatform::DSA absoulate path C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/hw/micro_blaze_hello_wrapper.xsa
TRACE::2024-09-09.10:52:31::SCWPlatform::DSA directory C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/hw
TRACE::2024-09-09.10:52:31::SCWPlatform:: Platform Path C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/hw/micro_blaze_hello_wrapper.xsa
TRACE::2024-09-09.10:52:31::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-09-09.10:52:31::SCWPlatform::Trying to set the existing hwdb with name micro_blaze_hello_wrapper_0
TRACE::2024-09-09.10:52:31::SCWPlatform::Opened existing hwdb micro_blaze_hello_wrapper_0
TRACE::2024-09-09.10:52:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-09.10:52:31::SCWMssOS::Checking the sw design at  C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-09.10:52:31::SCWMssOS::DEBUG:  swdes dump  C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-09-09.10:52:31::SCWMssOS::Sw design exists and opened at  C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-09.10:52:31::SCWPlatform::Trying to open the hw design at C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/hw/micro_blaze_hello_wrapper.xsa
TRACE::2024-09-09.10:52:31::SCWPlatform::DSA given C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/hw/micro_blaze_hello_wrapper.xsa
TRACE::2024-09-09.10:52:31::SCWPlatform::DSA absoulate path C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/hw/micro_blaze_hello_wrapper.xsa
TRACE::2024-09-09.10:52:31::SCWPlatform::DSA directory C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/hw
TRACE::2024-09-09.10:52:31::SCWPlatform:: Platform Path C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/hw/micro_blaze_hello_wrapper.xsa
TRACE::2024-09-09.10:52:31::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-09-09.10:52:31::SCWPlatform::Trying to set the existing hwdb with name micro_blaze_hello_wrapper_0
TRACE::2024-09-09.10:52:31::SCWPlatform::Opened existing hwdb micro_blaze_hello_wrapper_0
TRACE::2024-09-09.10:52:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-09.10:52:31::SCWMssOS::Checking the sw design at  C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-09.10:52:31::SCWMssOS::DEBUG:  swdes dump  C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-09-09.10:52:31::SCWMssOS::Sw design exists and opened at  C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-09.10:52:31::SCWWriter::formatted JSON is {
	"platformName":	"Mblaze_hello_hw",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Mblaze_hello_hw",
	"platHandOff":	"C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/SOC_Practice_soc/micro_blaze_hello_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/micro_blaze_hello_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Mblaze_hello_hw",
	"systems":	[{
			"systemName":	"Mblaze_hello_hw",
			"systemDesc":	"Mblaze_hello_hw",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Mblaze_hello_hw",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"5d3f763607621b7f855126e82b103be6",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2024-09-09.10:52:31::SCWPlatform::Trying to open the hw design at C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/hw/micro_blaze_hello_wrapper.xsa
TRACE::2024-09-09.10:52:31::SCWPlatform::DSA given C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/hw/micro_blaze_hello_wrapper.xsa
TRACE::2024-09-09.10:52:31::SCWPlatform::DSA absoulate path C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/hw/micro_blaze_hello_wrapper.xsa
TRACE::2024-09-09.10:52:31::SCWPlatform::DSA directory C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/hw
TRACE::2024-09-09.10:52:31::SCWPlatform:: Platform Path C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/hw/micro_blaze_hello_wrapper.xsa
TRACE::2024-09-09.10:52:31::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-09-09.10:52:31::SCWPlatform::Trying to set the existing hwdb with name micro_blaze_hello_wrapper_0
TRACE::2024-09-09.10:52:31::SCWPlatform::Opened existing hwdb micro_blaze_hello_wrapper_0
TRACE::2024-09-09.10:52:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-09.10:52:31::SCWMssOS::Checking the sw design at  C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-09.10:52:31::SCWMssOS::DEBUG:  swdes dump  C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-09-09.10:52:31::SCWMssOS::Sw design exists and opened at  C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-09.10:52:31::SCWPlatform::Trying to open the hw design at C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/hw/micro_blaze_hello_wrapper.xsa
TRACE::2024-09-09.10:52:31::SCWPlatform::DSA given C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/hw/micro_blaze_hello_wrapper.xsa
TRACE::2024-09-09.10:52:31::SCWPlatform::DSA absoulate path C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/hw/micro_blaze_hello_wrapper.xsa
TRACE::2024-09-09.10:52:31::SCWPlatform::DSA directory C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/hw
TRACE::2024-09-09.10:52:31::SCWPlatform:: Platform Path C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/hw/micro_blaze_hello_wrapper.xsa
TRACE::2024-09-09.10:52:31::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-09-09.10:52:31::SCWPlatform::Trying to set the existing hwdb with name micro_blaze_hello_wrapper_0
TRACE::2024-09-09.10:52:31::SCWPlatform::Opened existing hwdb micro_blaze_hello_wrapper_0
TRACE::2024-09-09.10:52:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-09.10:52:31::SCWMssOS::Checking the sw design at  C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-09.10:52:31::SCWMssOS::DEBUG:  swdes dump  C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-09-09.10:52:31::SCWMssOS::Sw design exists and opened at  C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-09.10:52:31::SCWPlatform::Trying to open the hw design at C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/hw/micro_blaze_hello_wrapper.xsa
TRACE::2024-09-09.10:52:31::SCWPlatform::DSA given C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/hw/micro_blaze_hello_wrapper.xsa
TRACE::2024-09-09.10:52:31::SCWPlatform::DSA absoulate path C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/hw/micro_blaze_hello_wrapper.xsa
TRACE::2024-09-09.10:52:31::SCWPlatform::DSA directory C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/hw
TRACE::2024-09-09.10:52:31::SCWPlatform:: Platform Path C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/hw/micro_blaze_hello_wrapper.xsa
TRACE::2024-09-09.10:52:31::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-09-09.10:52:31::SCWPlatform::Trying to set the existing hwdb with name micro_blaze_hello_wrapper_0
TRACE::2024-09-09.10:52:31::SCWPlatform::Opened existing hwdb micro_blaze_hello_wrapper_0
TRACE::2024-09-09.10:52:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-09.10:52:31::SCWMssOS::Checking the sw design at  C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-09.10:52:31::SCWMssOS::DEBUG:  swdes dump  C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-09-09.10:52:31::SCWMssOS::Sw design exists and opened at  C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-09.10:52:31::SCWPlatform::Trying to open the hw design at C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/hw/micro_blaze_hello_wrapper.xsa
TRACE::2024-09-09.10:52:31::SCWPlatform::DSA given C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/hw/micro_blaze_hello_wrapper.xsa
TRACE::2024-09-09.10:52:31::SCWPlatform::DSA absoulate path C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/hw/micro_blaze_hello_wrapper.xsa
TRACE::2024-09-09.10:52:31::SCWPlatform::DSA directory C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/hw
TRACE::2024-09-09.10:52:31::SCWPlatform:: Platform Path C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/hw/micro_blaze_hello_wrapper.xsa
TRACE::2024-09-09.10:52:31::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-09-09.10:52:31::SCWPlatform::Trying to set the existing hwdb with name micro_blaze_hello_wrapper_0
TRACE::2024-09-09.10:52:31::SCWPlatform::Opened existing hwdb micro_blaze_hello_wrapper_0
TRACE::2024-09-09.10:52:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-09.10:52:31::SCWMssOS::Checking the sw design at  C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-09.10:52:31::SCWMssOS::DEBUG:  swdes dump  C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-09-09.10:52:31::SCWMssOS::Sw design exists and opened at  C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-09.10:52:31::SCWPlatform::Trying to open the hw design at C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/hw/micro_blaze_hello_wrapper.xsa
TRACE::2024-09-09.10:52:31::SCWPlatform::DSA given C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/hw/micro_blaze_hello_wrapper.xsa
TRACE::2024-09-09.10:52:31::SCWPlatform::DSA absoulate path C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/hw/micro_blaze_hello_wrapper.xsa
TRACE::2024-09-09.10:52:31::SCWPlatform::DSA directory C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/hw
TRACE::2024-09-09.10:52:31::SCWPlatform:: Platform Path C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/hw/micro_blaze_hello_wrapper.xsa
TRACE::2024-09-09.10:52:31::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-09-09.10:52:31::SCWPlatform::Trying to set the existing hwdb with name micro_blaze_hello_wrapper_0
TRACE::2024-09-09.10:52:31::SCWPlatform::Opened existing hwdb micro_blaze_hello_wrapper_0
TRACE::2024-09-09.10:52:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-09.10:52:31::SCWMssOS::Checking the sw design at  C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-09.10:52:31::SCWMssOS::DEBUG:  swdes dump  C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-09-09.10:52:31::SCWMssOS::Sw design exists and opened at  C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-09.10:52:31::SCWPlatform::Trying to open the hw design at C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/hw/micro_blaze_hello_wrapper.xsa
TRACE::2024-09-09.10:52:31::SCWPlatform::DSA given C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/hw/micro_blaze_hello_wrapper.xsa
TRACE::2024-09-09.10:52:31::SCWPlatform::DSA absoulate path C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/hw/micro_blaze_hello_wrapper.xsa
TRACE::2024-09-09.10:52:31::SCWPlatform::DSA directory C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/hw
TRACE::2024-09-09.10:52:31::SCWPlatform:: Platform Path C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/hw/micro_blaze_hello_wrapper.xsa
TRACE::2024-09-09.10:52:31::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-09-09.10:52:31::SCWPlatform::Trying to set the existing hwdb with name micro_blaze_hello_wrapper_0
TRACE::2024-09-09.10:52:31::SCWPlatform::Opened existing hwdb micro_blaze_hello_wrapper_0
TRACE::2024-09-09.10:52:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-09.10:52:31::SCWMssOS::Checking the sw design at  C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-09.10:52:31::SCWMssOS::DEBUG:  swdes dump  C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-09-09.10:52:31::SCWMssOS::Sw design exists and opened at  C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-09.10:52:31::SCWWriter::formatted JSON is {
	"platformName":	"Mblaze_hello_hw",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Mblaze_hello_hw",
	"platHandOff":	"C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/SOC_Practice_soc/micro_blaze_hello_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/micro_blaze_hello_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Mblaze_hello_hw",
	"systems":	[{
			"systemName":	"Mblaze_hello_hw",
			"systemDesc":	"Mblaze_hello_hw",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Mblaze_hello_hw",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"5d3f763607621b7f855126e82b103be6",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2024-09-09.10:52:31::SCWPlatform::Trying to open the hw design at C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/hw/micro_blaze_hello_wrapper.xsa
TRACE::2024-09-09.10:52:31::SCWPlatform::DSA given C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/hw/micro_blaze_hello_wrapper.xsa
TRACE::2024-09-09.10:52:31::SCWPlatform::DSA absoulate path C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/hw/micro_blaze_hello_wrapper.xsa
TRACE::2024-09-09.10:52:31::SCWPlatform::DSA directory C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/hw
TRACE::2024-09-09.10:52:31::SCWPlatform:: Platform Path C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/hw/micro_blaze_hello_wrapper.xsa
TRACE::2024-09-09.10:52:31::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-09-09.10:52:31::SCWPlatform::Trying to set the existing hwdb with name micro_blaze_hello_wrapper_0
TRACE::2024-09-09.10:52:31::SCWPlatform::Opened existing hwdb micro_blaze_hello_wrapper_0
TRACE::2024-09-09.10:52:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-09.10:52:31::SCWMssOS::Checking the sw design at  C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-09.10:52:31::SCWMssOS::DEBUG:  swdes dump  C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-09-09.10:52:31::SCWMssOS::Sw design exists and opened at  C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-09.10:52:31::SCWPlatform::Trying to open the hw design at C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/hw/micro_blaze_hello_wrapper.xsa
TRACE::2024-09-09.10:52:31::SCWPlatform::DSA given C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/hw/micro_blaze_hello_wrapper.xsa
TRACE::2024-09-09.10:52:31::SCWPlatform::DSA absoulate path C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/hw/micro_blaze_hello_wrapper.xsa
TRACE::2024-09-09.10:52:31::SCWPlatform::DSA directory C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/hw
TRACE::2024-09-09.10:52:31::SCWPlatform:: Platform Path C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/hw/micro_blaze_hello_wrapper.xsa
TRACE::2024-09-09.10:52:31::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-09-09.10:52:31::SCWPlatform::Trying to set the existing hwdb with name micro_blaze_hello_wrapper_0
TRACE::2024-09-09.10:52:31::SCWPlatform::Opened existing hwdb micro_blaze_hello_wrapper_0
TRACE::2024-09-09.10:52:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-09.10:52:31::SCWMssOS::Checking the sw design at  C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-09.10:52:31::SCWMssOS::DEBUG:  swdes dump  C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-09-09.10:52:31::SCWMssOS::Sw design exists and opened at  C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-09.10:52:31::SCWPlatform::Trying to open the hw design at C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/hw/micro_blaze_hello_wrapper.xsa
TRACE::2024-09-09.10:52:31::SCWPlatform::DSA given C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/hw/micro_blaze_hello_wrapper.xsa
TRACE::2024-09-09.10:52:31::SCWPlatform::DSA absoulate path C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/hw/micro_blaze_hello_wrapper.xsa
TRACE::2024-09-09.10:52:31::SCWPlatform::DSA directory C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/hw
TRACE::2024-09-09.10:52:31::SCWPlatform:: Platform Path C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/hw/micro_blaze_hello_wrapper.xsa
TRACE::2024-09-09.10:52:31::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-09-09.10:52:31::SCWPlatform::Trying to set the existing hwdb with name micro_blaze_hello_wrapper_0
TRACE::2024-09-09.10:52:31::SCWPlatform::Opened existing hwdb micro_blaze_hello_wrapper_0
TRACE::2024-09-09.10:52:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-09.10:52:31::SCWMssOS::Checking the sw design at  C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-09.10:52:31::SCWMssOS::DEBUG:  swdes dump  C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-09-09.10:52:31::SCWMssOS::Sw design exists and opened at  C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-09.10:52:31::SCWWriter::formatted JSON is {
	"platformName":	"Mblaze_hello_hw",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Mblaze_hello_hw",
	"platHandOff":	"C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/SOC_Practice_soc/micro_blaze_hello_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/micro_blaze_hello_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Mblaze_hello_hw",
	"systems":	[{
			"systemName":	"Mblaze_hello_hw",
			"systemDesc":	"Mblaze_hello_hw",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Mblaze_hello_hw",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"5d3f763607621b7f855126e82b103be6",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2024-09-09.10:52:31::SCWPlatform::Clearing the existing platform
TRACE::2024-09-09.10:52:31::SCWSystem::Clearing the existing sysconfig
TRACE::2024-09-09.10:52:31::SCWMssOS::Removing the swdes entry for  C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-09.10:52:31::SCWSystem::Clearing the domains completed.
TRACE::2024-09-09.10:52:31::SCWPlatform::Clearing the opened hw db.
TRACE::2024-09-09.10:52:31::SCWPlatform::DSA given C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/hw/micro_blaze_hello_wrapper.xsa
TRACE::2024-09-09.10:52:31::SCWPlatform::DSA absoulate path C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/hw/micro_blaze_hello_wrapper.xsa
TRACE::2024-09-09.10:52:31::SCWPlatform:: Platform location is C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/hw
TRACE::2024-09-09.10:52:31::SCWPlatform:: Platform Path C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/hw/micro_blaze_hello_wrapper.xsa
TRACE::2024-09-09.10:52:31::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-09-09.10:52:31::SCWPlatform::Removing the HwDB with name C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/hw/micro_blaze_hello_wrapper.xsa
TRACE::2024-09-09.10:52:31::SCWPlatform::Trying to open the hw design at C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/hw/micro_blaze_hello_wrapper.xsa
TRACE::2024-09-09.10:52:31::SCWPlatform::DSA given C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/hw/micro_blaze_hello_wrapper.xsa
TRACE::2024-09-09.10:52:31::SCWPlatform::DSA absoulate path C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/hw/micro_blaze_hello_wrapper.xsa
TRACE::2024-09-09.10:52:31::SCWPlatform::DSA directory C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/hw
TRACE::2024-09-09.10:52:31::SCWPlatform:: Platform Path C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/hw/micro_blaze_hello_wrapper.xsa
TRACE::2024-09-09.10:52:31::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-09-09.10:52:31::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-09-09.10:52:31::SCWPlatform::Opened new HwDB with name micro_blaze_hello_wrapper_1
TRACE::2024-09-09.10:52:31::SCWReader::Active system found as  Mblaze_hello_hw
TRACE::2024-09-09.10:52:31::SCWReader::Handling sysconfig Mblaze_hello_hw
TRACE::2024-09-09.10:52:31::SCWDomain::checking for install qemu data   : 
TRACE::2024-09-09.10:52:31::SCWPlatform::Trying to open the hw design at C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/hw/micro_blaze_hello_wrapper.xsa
TRACE::2024-09-09.10:52:31::SCWPlatform::DSA given C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/hw/micro_blaze_hello_wrapper.xsa
TRACE::2024-09-09.10:52:31::SCWPlatform::DSA absoulate path C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/hw/micro_blaze_hello_wrapper.xsa
TRACE::2024-09-09.10:52:31::SCWPlatform::DSA directory C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/hw
TRACE::2024-09-09.10:52:31::SCWPlatform:: Platform Path C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/hw/micro_blaze_hello_wrapper.xsa
TRACE::2024-09-09.10:52:31::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-09-09.10:52:31::SCWPlatform::Trying to set the existing hwdb with name micro_blaze_hello_wrapper_1
TRACE::2024-09-09.10:52:31::SCWPlatform::Opened existing hwdb micro_blaze_hello_wrapper_1
TRACE::2024-09-09.10:52:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-09.10:52:31::SCWPlatform::Trying to open the hw design at C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/hw/micro_blaze_hello_wrapper.xsa
TRACE::2024-09-09.10:52:31::SCWPlatform::DSA given C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/hw/micro_blaze_hello_wrapper.xsa
TRACE::2024-09-09.10:52:31::SCWPlatform::DSA absoulate path C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/hw/micro_blaze_hello_wrapper.xsa
TRACE::2024-09-09.10:52:31::SCWPlatform::DSA directory C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/hw
TRACE::2024-09-09.10:52:31::SCWPlatform:: Platform Path C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/hw/micro_blaze_hello_wrapper.xsa
TRACE::2024-09-09.10:52:31::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-09-09.10:52:31::SCWPlatform::Trying to set the existing hwdb with name micro_blaze_hello_wrapper_1
TRACE::2024-09-09.10:52:31::SCWPlatform::Opened existing hwdb micro_blaze_hello_wrapper_1
TRACE::2024-09-09.10:52:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-09.10:52:31::SCWPlatform::Trying to open the hw design at C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/hw/micro_blaze_hello_wrapper.xsa
TRACE::2024-09-09.10:52:31::SCWPlatform::DSA given C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/hw/micro_blaze_hello_wrapper.xsa
TRACE::2024-09-09.10:52:31::SCWPlatform::DSA absoulate path C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/hw/micro_blaze_hello_wrapper.xsa
TRACE::2024-09-09.10:52:31::SCWPlatform::DSA directory C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/hw
TRACE::2024-09-09.10:52:31::SCWPlatform:: Platform Path C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/hw/micro_blaze_hello_wrapper.xsa
TRACE::2024-09-09.10:52:31::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-09-09.10:52:31::SCWPlatform::Trying to set the existing hwdb with name micro_blaze_hello_wrapper_1
TRACE::2024-09-09.10:52:31::SCWPlatform::Opened existing hwdb micro_blaze_hello_wrapper_1
TRACE::2024-09-09.10:52:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-09.10:52:31::SCWMssOS::Checking the sw design at  C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-09.10:52:31::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-09-09.10:52:31::SCWMssOS::No sw design opened at  C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-09.10:52:31::SCWMssOS::mss exists loading the mss file  C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-09.10:52:31::SCWMssOS::Opened the sw design from mss  C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-09.10:52:31::SCWMssOS::Adding the swdes entry C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2024-09-09.10:52:31::SCWMssOS::updating the scw layer about changes
TRACE::2024-09-09.10:52:31::SCWMssOS::Opened the sw design.  C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-09.10:52:31::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-09-09.10:52:31::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-09-09.10:52:31::SCWPlatform::Trying to open the hw design at C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/hw/micro_blaze_hello_wrapper.xsa
TRACE::2024-09-09.10:52:31::SCWPlatform::DSA given C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/hw/micro_blaze_hello_wrapper.xsa
TRACE::2024-09-09.10:52:31::SCWPlatform::DSA absoulate path C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/hw/micro_blaze_hello_wrapper.xsa
TRACE::2024-09-09.10:52:31::SCWPlatform::DSA directory C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/hw
TRACE::2024-09-09.10:52:31::SCWPlatform:: Platform Path C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/hw/micro_blaze_hello_wrapper.xsa
TRACE::2024-09-09.10:52:31::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-09-09.10:52:31::SCWPlatform::Trying to set the existing hwdb with name micro_blaze_hello_wrapper_1
TRACE::2024-09-09.10:52:31::SCWPlatform::Opened existing hwdb micro_blaze_hello_wrapper_1
TRACE::2024-09-09.10:52:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-09.10:52:31::SCWMssOS::Checking the sw design at  C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-09.10:52:31::SCWMssOS::DEBUG:  swdes dump  C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-09-09.10:52:31::SCWMssOS::Sw design exists and opened at  C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-09.10:52:31::SCWReader::No isolation master present  
TRACE::2024-09-09.10:52:32::SCWPlatform::Trying to open the hw design at C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/hw/micro_blaze_hello_wrapper.xsa
TRACE::2024-09-09.10:52:32::SCWPlatform::DSA given C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/hw/micro_blaze_hello_wrapper.xsa
TRACE::2024-09-09.10:52:32::SCWPlatform::DSA absoulate path C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/hw/micro_blaze_hello_wrapper.xsa
TRACE::2024-09-09.10:52:32::SCWPlatform::DSA directory C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/hw
TRACE::2024-09-09.10:52:32::SCWPlatform:: Platform Path C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/hw/micro_blaze_hello_wrapper.xsa
TRACE::2024-09-09.10:52:32::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-09-09.10:52:32::SCWPlatform::Trying to set the existing hwdb with name micro_blaze_hello_wrapper_1
TRACE::2024-09-09.10:52:32::SCWPlatform::Opened existing hwdb micro_blaze_hello_wrapper_1
TRACE::2024-09-09.10:52:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-09.10:52:32::SCWMssOS::Checking the sw design at  C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-09.10:52:32::SCWMssOS::DEBUG:  swdes dump  C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-09-09.10:52:32::SCWMssOS::Sw design exists and opened at  C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-09.10:52:32::SCWMssOS::In reload Mss file.
TRACE::2024-09-09.10:52:32::SCWPlatform::Trying to open the hw design at C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/hw/micro_blaze_hello_wrapper.xsa
TRACE::2024-09-09.10:52:32::SCWPlatform::DSA given C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/hw/micro_blaze_hello_wrapper.xsa
TRACE::2024-09-09.10:52:32::SCWPlatform::DSA absoulate path C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/hw/micro_blaze_hello_wrapper.xsa
TRACE::2024-09-09.10:52:32::SCWPlatform::DSA directory C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/hw
TRACE::2024-09-09.10:52:32::SCWPlatform:: Platform Path C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/hw/micro_blaze_hello_wrapper.xsa
TRACE::2024-09-09.10:52:32::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-09-09.10:52:32::SCWPlatform::Trying to set the existing hwdb with name micro_blaze_hello_wrapper_1
TRACE::2024-09-09.10:52:32::SCWPlatform::Opened existing hwdb micro_blaze_hello_wrapper_1
TRACE::2024-09-09.10:52:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-09.10:52:32::SCWMssOS::Checking the sw design at  C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-09.10:52:32::SCWMssOS::DEBUG:  swdes dump  C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/microblaze_0/standalone_domain/bsp/system.mss|system||

KEYINFO::2024-09-09.10:52:32::SCWMssOS::Could not open the swdb for system
KEYINFO::2024-09-09.10:52:32::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2024-09-09.10:52:32::SCWMssOS::Cleared the swdb table entry
TRACE::2024-09-09.10:52:32::SCWMssOS::No sw design opened at  C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-09.10:52:32::SCWMssOS::mss exists loading the mss file  C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-09.10:52:32::SCWMssOS::Opened the sw design from mss  C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-09.10:52:32::SCWMssOS::Adding the swdes entry C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2024-09-09.10:52:32::SCWMssOS::updating the scw layer about changes
TRACE::2024-09-09.10:52:32::SCWMssOS::Opened the sw design.  C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-09.10:52:32::SCWPlatform::Trying to open the hw design at C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/hw/micro_blaze_hello_wrapper.xsa
TRACE::2024-09-09.10:52:32::SCWPlatform::DSA given C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/hw/micro_blaze_hello_wrapper.xsa
TRACE::2024-09-09.10:52:32::SCWPlatform::DSA absoulate path C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/hw/micro_blaze_hello_wrapper.xsa
TRACE::2024-09-09.10:52:32::SCWPlatform::DSA directory C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/hw
TRACE::2024-09-09.10:52:32::SCWPlatform:: Platform Path C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/hw/micro_blaze_hello_wrapper.xsa
TRACE::2024-09-09.10:52:32::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-09-09.10:52:32::SCWPlatform::Trying to set the existing hwdb with name micro_blaze_hello_wrapper_1
TRACE::2024-09-09.10:52:32::SCWPlatform::Opened existing hwdb micro_blaze_hello_wrapper_1
TRACE::2024-09-09.10:52:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-09.10:52:32::SCWMssOS::Checking the sw design at  C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-09.10:52:32::SCWMssOS::DEBUG:  swdes dump  C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-09-09.10:52:32::SCWMssOS::Sw design exists and opened at  C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-09.10:52:32::SCWMssOS::Removing the swdes entry for  C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/microblaze_0/standalone_domain/bsp/system.mss
LOG::2024-09-09.10:53:25::SCWPlatform::Started generating the artifacts platform Mblaze_hello_hw
TRACE::2024-09-09.10:53:25::SCWPlatform::Sanity checking of platform is completed
LOG::2024-09-09.10:53:25::SCWPlatform::Started generating the artifacts for system configuration Mblaze_hello_hw
LOG::2024-09-09.10:53:25::SCWSystem::Checking the domain standalone_domain
LOG::2024-09-09.10:53:25::SCWSystem::Not a boot domain 
LOG::2024-09-09.10:53:25::SCWSystem::Started Processing the domain standalone_domain
TRACE::2024-09-09.10:53:25::SCWDomain::Generating domain artifcats
TRACE::2024-09-09.10:53:25::SCWMssOS::Generating standalone artifcats
TRACE::2024-09-09.10:53:25::SCWMssOS:: Copying the user libraries. 
TRACE::2024-09-09.10:53:25::SCWPlatform::Trying to open the hw design at C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/hw/micro_blaze_hello_wrapper.xsa
TRACE::2024-09-09.10:53:25::SCWPlatform::DSA given C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/hw/micro_blaze_hello_wrapper.xsa
TRACE::2024-09-09.10:53:25::SCWPlatform::DSA absoulate path C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/hw/micro_blaze_hello_wrapper.xsa
TRACE::2024-09-09.10:53:25::SCWPlatform::DSA directory C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/hw
TRACE::2024-09-09.10:53:25::SCWPlatform:: Platform Path C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/hw/micro_blaze_hello_wrapper.xsa
TRACE::2024-09-09.10:53:25::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-09-09.10:53:25::SCWPlatform::Trying to set the existing hwdb with name micro_blaze_hello_wrapper_1
TRACE::2024-09-09.10:53:25::SCWPlatform::Opened existing hwdb micro_blaze_hello_wrapper_1
TRACE::2024-09-09.10:53:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-09.10:53:25::SCWMssOS::Checking the sw design at  C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-09.10:53:25::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-09-09.10:53:25::SCWMssOS::No sw design opened at  C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-09.10:53:25::SCWMssOS::mss exists loading the mss file  C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-09.10:53:25::SCWMssOS::Opened the sw design from mss  C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-09.10:53:25::SCWMssOS::Adding the swdes entry C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2024-09-09.10:53:25::SCWMssOS::updating the scw layer about changes
TRACE::2024-09-09.10:53:25::SCWMssOS::Opened the sw design.  C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-09.10:53:25::SCWMssOS::Completed writing the mss file at C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/microblaze_0/standalone_domain/bsp
TRACE::2024-09-09.10:53:25::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-09.10:53:25::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-09-09.10:53:25::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2024-09-09.10:53:25::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2024-09-09.10:53:25::SCWMssOS::doing bsp build ... 
TRACE::2024-09-09.10:53:25::SCWMssOS::System Command Ran  C: & cd  C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/microblaze_0/standalone_domain/bsp & make 
TRACE::2024-09-09.10:53:25::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_3/src"

TRACE::2024-09-09.10:53:25::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-09-09.10:53:25::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2024-09-09.10:53:25::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2024-09-09.10:53:25::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_10/src"

TRACE::2024-09-09.10:53:25::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-09-09.10:53:25::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2024-09-09.10:53:25::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2024-09-09.10:53:26::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v7_1/src"

TRACE::2024-09-09.10:53:26::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2024-09-09.10:53:26::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EX
TRACE::2024-09-09.10:53:26::SCWMssOS::TRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2024-09-09.10:53:26::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_3/src"

TRACE::2024-09-09.10:53:26::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2024-09-09.10:53:26::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTR
TRACE::2024-09-09.10:53:26::SCWMssOS::A_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2024-09-09.10:53:26::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_3/src"

TRACE::2024-09-09.10:53:26::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_3/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2024-09-09.10:53:26::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2024-09-09.10:53:26::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2024-09-09.10:53:26::SCWMssOS::"Compiling bram"

TRACE::2024-09-09.10:53:31::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_10/src"

TRACE::2024-09-09.10:53:31::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2024-09-09.10:53:31::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2024-09-09.10:53:31::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2024-09-09.10:53:31::SCWMssOS::"Compiling cpu"

TRACE::2024-09-09.10:53:31::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v7_1/src"

TRACE::2024-09-09.10:53:31::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_1/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2024-09-09.10:53:31::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA
TRACE::2024-09-09.10:53:31::SCWMssOS::_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2024-09-09.10:53:31::SCWMssOS::"Compiling standalone";

TRACE::2024-09-09.10:53:35::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_3/src"

TRACE::2024-09-09.10:53:35::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_3/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-09-09.10:53:35::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_C
TRACE::2024-09-09.10:53:35::SCWMssOS::OMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2024-09-09.10:53:35::SCWMssOS::"Compiling uartlite"

TRACE::2024-09-09.10:53:36::SCWMssOS::'Finished building libraries'

TRACE::2024-09-09.10:53:36::SCWMssOS::Copying to export directory.
TRACE::2024-09-09.10:53:36::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-09-09.10:53:36::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-09-09.10:53:36::SCWSystem::Completed Processing the domain standalone_domain
LOG::2024-09-09.10:53:36::SCWSystem::Completed Processing the sysconfig Mblaze_hello_hw
LOG::2024-09-09.10:53:36::SCWPlatform::Completed generating the artifacts for system configuration Mblaze_hello_hw
TRACE::2024-09-09.10:53:36::SCWPlatform::Started preparing the platform 
TRACE::2024-09-09.10:53:36::SCWSystem::Writing the bif file for system config Mblaze_hello_hw
TRACE::2024-09-09.10:53:36::SCWSystem::dir created 
TRACE::2024-09-09.10:53:36::SCWSystem::Writing the bif 
TRACE::2024-09-09.10:53:36::SCWPlatform::Started writing the spfm file 
TRACE::2024-09-09.10:53:36::SCWPlatform::Started writing the xpfm file 
TRACE::2024-09-09.10:53:36::SCWPlatform::Completed generating the platform
TRACE::2024-09-09.10:53:36::SCWPlatform::Trying to open the hw design at C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/hw/micro_blaze_hello_wrapper.xsa
TRACE::2024-09-09.10:53:36::SCWPlatform::DSA given C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/hw/micro_blaze_hello_wrapper.xsa
TRACE::2024-09-09.10:53:36::SCWPlatform::DSA absoulate path C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/hw/micro_blaze_hello_wrapper.xsa
TRACE::2024-09-09.10:53:36::SCWPlatform::DSA directory C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/hw
TRACE::2024-09-09.10:53:36::SCWPlatform:: Platform Path C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/hw/micro_blaze_hello_wrapper.xsa
TRACE::2024-09-09.10:53:36::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-09-09.10:53:36::SCWPlatform::Trying to set the existing hwdb with name micro_blaze_hello_wrapper_1
TRACE::2024-09-09.10:53:36::SCWPlatform::Opened existing hwdb micro_blaze_hello_wrapper_1
TRACE::2024-09-09.10:53:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-09.10:53:36::SCWMssOS::Checking the sw design at  C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-09.10:53:36::SCWMssOS::DEBUG:  swdes dump  C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-09-09.10:53:36::SCWMssOS::Sw design exists and opened at  C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-09.10:53:36::SCWWriter::formatted JSON is {
	"platformName":	"Mblaze_hello_hw",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Mblaze_hello_hw",
	"platHandOff":	"C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/SOC_Practice_soc/micro_blaze_hello_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/micro_blaze_hello_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Mblaze_hello_hw",
	"systems":	[{
			"systemName":	"Mblaze_hello_hw",
			"systemDesc":	"Mblaze_hello_hw",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Mblaze_hello_hw",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"5d3f763607621b7f855126e82b103be6",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-09-09.10:53:36::SCWPlatform::updated the xpfm file.
TRACE::2024-09-09.10:53:36::SCWPlatform::Trying to open the hw design at C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/hw/micro_blaze_hello_wrapper.xsa
TRACE::2024-09-09.10:53:36::SCWPlatform::DSA given C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/hw/micro_blaze_hello_wrapper.xsa
TRACE::2024-09-09.10:53:36::SCWPlatform::DSA absoulate path C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/hw/micro_blaze_hello_wrapper.xsa
TRACE::2024-09-09.10:53:36::SCWPlatform::DSA directory C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/hw
TRACE::2024-09-09.10:53:36::SCWPlatform:: Platform Path C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/hw/micro_blaze_hello_wrapper.xsa
TRACE::2024-09-09.10:53:36::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-09-09.10:53:36::SCWPlatform::Trying to set the existing hwdb with name micro_blaze_hello_wrapper_1
TRACE::2024-09-09.10:53:36::SCWPlatform::Opened existing hwdb micro_blaze_hello_wrapper_1
TRACE::2024-09-09.10:53:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-09.10:53:36::SCWMssOS::Checking the sw design at  C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-09.10:53:36::SCWMssOS::DEBUG:  swdes dump  C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-09-09.10:53:36::SCWMssOS::Sw design exists and opened at  C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Vitis_SOC/Mblaze_hello_hw/microblaze_0/standalone_domain/bsp/system.mss
