{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1607252798011 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1607252798011 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 06 20:06:37 2020 " "Processing started: Sun Dec 06 20:06:37 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1607252798011 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607252798011 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ComputerStrProject_YunKim -c ComputerStrProject_YunKim " "Command: quartus_map --read_settings_files=on --write_settings_files=off ComputerStrProject_YunKim -c ComputerStrProject_YunKim" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607252798011 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1607252798377 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1607252798377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computerstrproject_yunkim.sv 1 1 " "Found 1 design units, including 1 entities, in source file computerstrproject_yunkim.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ComputerStrProject_YunKim " "Found entity 1: ComputerStrProject_YunKim" {  } { { "ComputerStrProject_YunKim.sv" "" { Text "C:/Users/yechan/Desktop/project/ComputerStrProject_YunKim.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607252804512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607252804512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_computerstrproject_yunkim.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_computerstrproject_yunkim.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_ComputerStrProject_YunKim " "Found entity 1: tb_ComputerStrProject_YunKim" {  } { { "tb_ComputerStrProject_YunKim.sv" "" { Text "C:/Users/yechan/Desktop/project/tb_ComputerStrProject_YunKim.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607252804514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607252804514 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ComputerStrProject_YunKim " "Elaborating entity \"ComputerStrProject_YunKim\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1607252804540 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Aircon ComputerStrProject_YunKim.sv(67) " "Verilog HDL Always Construct warning at ComputerStrProject_YunKim.sv(67): inferring latch(es) for variable \"Aircon\", which holds its previous value in one or more paths through the always construct" {  } { { "ComputerStrProject_YunKim.sv" "" { Text "C:/Users/yechan/Desktop/project/ComputerStrProject_YunKim.sv" 67 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1607252804542 "|ComputerStrProject_YunKim"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "win3 ComputerStrProject_YunKim.sv(67) " "Verilog HDL Always Construct warning at ComputerStrProject_YunKim.sv(67): inferring latch(es) for variable \"win3\", which holds its previous value in one or more paths through the always construct" {  } { { "ComputerStrProject_YunKim.sv" "" { Text "C:/Users/yechan/Desktop/project/ComputerStrProject_YunKim.sv" 67 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1607252804542 "|ComputerStrProject_YunKim"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "win4 ComputerStrProject_YunKim.sv(67) " "Verilog HDL Always Construct warning at ComputerStrProject_YunKim.sv(67): inferring latch(es) for variable \"win4\", which holds its previous value in one or more paths through the always construct" {  } { { "ComputerStrProject_YunKim.sv" "" { Text "C:/Users/yechan/Desktop/project/ComputerStrProject_YunKim.sv" 67 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1607252804542 "|ComputerStrProject_YunKim"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "win5 ComputerStrProject_YunKim.sv(67) " "Verilog HDL Always Construct warning at ComputerStrProject_YunKim.sv(67): inferring latch(es) for variable \"win5\", which holds its previous value in one or more paths through the always construct" {  } { { "ComputerStrProject_YunKim.sv" "" { Text "C:/Users/yechan/Desktop/project/ComputerStrProject_YunKim.sv" 67 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1607252804542 "|ComputerStrProject_YunKim"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "win6 ComputerStrProject_YunKim.sv(67) " "Verilog HDL Always Construct warning at ComputerStrProject_YunKim.sv(67): inferring latch(es) for variable \"win6\", which holds its previous value in one or more paths through the always construct" {  } { { "ComputerStrProject_YunKim.sv" "" { Text "C:/Users/yechan/Desktop/project/ComputerStrProject_YunKim.sv" 67 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1607252804542 "|ComputerStrProject_YunKim"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "handle ComputerStrProject_YunKim.sv(206) " "Verilog HDL Always Construct warning at ComputerStrProject_YunKim.sv(206): inferring latch(es) for variable \"handle\", which holds its previous value in one or more paths through the always construct" {  } { { "ComputerStrProject_YunKim.sv" "" { Text "C:/Users/yechan/Desktop/project/ComputerStrProject_YunKim.sv" 206 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1607252804545 "|ComputerStrProject_YunKim"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "engine ComputerStrProject_YunKim.sv(206) " "Verilog HDL Always Construct warning at ComputerStrProject_YunKim.sv(206): inferring latch(es) for variable \"engine\", which holds its previous value in one or more paths through the always construct" {  } { { "ComputerStrProject_YunKim.sv" "" { Text "C:/Users/yechan/Desktop/project/ComputerStrProject_YunKim.sv" 206 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1607252804545 "|ComputerStrProject_YunKim"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "engine\[0\] ComputerStrProject_YunKim.sv(211) " "Inferred latch for \"engine\[0\]\" at ComputerStrProject_YunKim.sv(211)" {  } { { "ComputerStrProject_YunKim.sv" "" { Text "C:/Users/yechan/Desktop/project/ComputerStrProject_YunKim.sv" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607252804548 "|ComputerStrProject_YunKim"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "engine\[1\] ComputerStrProject_YunKim.sv(211) " "Inferred latch for \"engine\[1\]\" at ComputerStrProject_YunKim.sv(211)" {  } { { "ComputerStrProject_YunKim.sv" "" { Text "C:/Users/yechan/Desktop/project/ComputerStrProject_YunKim.sv" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607252804549 "|ComputerStrProject_YunKim"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "engine\[2\] ComputerStrProject_YunKim.sv(211) " "Inferred latch for \"engine\[2\]\" at ComputerStrProject_YunKim.sv(211)" {  } { { "ComputerStrProject_YunKim.sv" "" { Text "C:/Users/yechan/Desktop/project/ComputerStrProject_YunKim.sv" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607252804549 "|ComputerStrProject_YunKim"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "engine\[3\] ComputerStrProject_YunKim.sv(211) " "Inferred latch for \"engine\[3\]\" at ComputerStrProject_YunKim.sv(211)" {  } { { "ComputerStrProject_YunKim.sv" "" { Text "C:/Users/yechan/Desktop/project/ComputerStrProject_YunKim.sv" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607252804549 "|ComputerStrProject_YunKim"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "handle\[0\] ComputerStrProject_YunKim.sv(211) " "Inferred latch for \"handle\[0\]\" at ComputerStrProject_YunKim.sv(211)" {  } { { "ComputerStrProject_YunKim.sv" "" { Text "C:/Users/yechan/Desktop/project/ComputerStrProject_YunKim.sv" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607252804549 "|ComputerStrProject_YunKim"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "handle\[1\] ComputerStrProject_YunKim.sv(211) " "Inferred latch for \"handle\[1\]\" at ComputerStrProject_YunKim.sv(211)" {  } { { "ComputerStrProject_YunKim.sv" "" { Text "C:/Users/yechan/Desktop/project/ComputerStrProject_YunKim.sv" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607252804550 "|ComputerStrProject_YunKim"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "win6 ComputerStrProject_YunKim.sv(75) " "Inferred latch for \"win6\" at ComputerStrProject_YunKim.sv(75)" {  } { { "ComputerStrProject_YunKim.sv" "" { Text "C:/Users/yechan/Desktop/project/ComputerStrProject_YunKim.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607252804550 "|ComputerStrProject_YunKim"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "win5 ComputerStrProject_YunKim.sv(75) " "Inferred latch for \"win5\" at ComputerStrProject_YunKim.sv(75)" {  } { { "ComputerStrProject_YunKim.sv" "" { Text "C:/Users/yechan/Desktop/project/ComputerStrProject_YunKim.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607252804550 "|ComputerStrProject_YunKim"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "win4 ComputerStrProject_YunKim.sv(75) " "Inferred latch for \"win4\" at ComputerStrProject_YunKim.sv(75)" {  } { { "ComputerStrProject_YunKim.sv" "" { Text "C:/Users/yechan/Desktop/project/ComputerStrProject_YunKim.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607252804550 "|ComputerStrProject_YunKim"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "win3 ComputerStrProject_YunKim.sv(75) " "Inferred latch for \"win3\" at ComputerStrProject_YunKim.sv(75)" {  } { { "ComputerStrProject_YunKim.sv" "" { Text "C:/Users/yechan/Desktop/project/ComputerStrProject_YunKim.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607252804550 "|ComputerStrProject_YunKim"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Aircon\[0\] ComputerStrProject_YunKim.sv(75) " "Inferred latch for \"Aircon\[0\]\" at ComputerStrProject_YunKim.sv(75)" {  } { { "ComputerStrProject_YunKim.sv" "" { Text "C:/Users/yechan/Desktop/project/ComputerStrProject_YunKim.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607252804550 "|ComputerStrProject_YunKim"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Aircon\[1\] ComputerStrProject_YunKim.sv(75) " "Inferred latch for \"Aircon\[1\]\" at ComputerStrProject_YunKim.sv(75)" {  } { { "ComputerStrProject_YunKim.sv" "" { Text "C:/Users/yechan/Desktop/project/ComputerStrProject_YunKim.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607252804550 "|ComputerStrProject_YunKim"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1607252805137 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1607252805388 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607252805388 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "7 " "Design contains 7 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UVSen\[2\] " "No output dependent on input pin \"UVSen\[2\]\"" {  } { { "ComputerStrProject_YunKim.sv" "" { Text "C:/Users/yechan/Desktop/project/ComputerStrProject_YunKim.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607252805432 "|ComputerStrProject_YunKim|UVSen[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UVSen\[1\] " "No output dependent on input pin \"UVSen\[1\]\"" {  } { { "ComputerStrProject_YunKim.sv" "" { Text "C:/Users/yechan/Desktop/project/ComputerStrProject_YunKim.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607252805432 "|ComputerStrProject_YunKim|UVSen[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UVSen\[0\] " "No output dependent on input pin \"UVSen\[0\]\"" {  } { { "ComputerStrProject_YunKim.sv" "" { Text "C:/Users/yechan/Desktop/project/ComputerStrProject_YunKim.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607252805432 "|ComputerStrProject_YunKim|UVSen[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "waterSen\[1\] " "No output dependent on input pin \"waterSen\[1\]\"" {  } { { "ComputerStrProject_YunKim.sv" "" { Text "C:/Users/yechan/Desktop/project/ComputerStrProject_YunKim.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607252805432 "|ComputerStrProject_YunKim|waterSen[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "waterSen\[0\] " "No output dependent on input pin \"waterSen\[0\]\"" {  } { { "ComputerStrProject_YunKim.sv" "" { Text "C:/Users/yechan/Desktop/project/ComputerStrProject_YunKim.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607252805432 "|ComputerStrProject_YunKim|waterSen[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "tenSen\[0\] " "No output dependent on input pin \"tenSen\[0\]\"" {  } { { "ComputerStrProject_YunKim.sv" "" { Text "C:/Users/yechan/Desktop/project/ComputerStrProject_YunKim.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607252805432 "|ComputerStrProject_YunKim|tenSen[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dustSen\[0\] " "No output dependent on input pin \"dustSen\[0\]\"" {  } { { "ComputerStrProject_YunKim.sv" "" { Text "C:/Users/yechan/Desktop/project/ComputerStrProject_YunKim.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607252805432 "|ComputerStrProject_YunKim|dustSen[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1607252805432 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "108 " "Implemented 108 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "49 " "Implemented 49 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1607252805433 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1607252805433 ""} { "Info" "ICUT_CUT_TM_LCELLS" "44 " "Implemented 44 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1607252805433 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1607252805433 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4814 " "Peak virtual memory: 4814 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1607252805461 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 06 20:06:45 2020 " "Processing ended: Sun Dec 06 20:06:45 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1607252805461 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1607252805461 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1607252805461 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1607252805461 ""}
