--
--	Conversion of PSoC_2_Pi.v to vh2:
--
--	Cypress Semiconductor - WARP Version 6.3 IR 41
--	Tue Aug 05 17:14:04 2014
--

USE cypress.cypress.all;
USE cypress.rtlpkg.all;
ENTITY top_RTL IS
ATTRIBUTE part_name of top_RTL:TYPE IS "cpsoc3";
END top_RTL;
--------------------------------------------------------
ARCHITECTURE R_T_L OF top_RTL IS
SIGNAL tmpOE__Out_17_net_0 : bit;
SIGNAL Net_1595 : bit;
SIGNAL tmpFB_0__Out_17_net_0 : bit;
SIGNAL tmpIO_0__Out_17_net_0 : bit;
TERMINAL tmpSIOVREF__Out_17_net_0 : bit;
SIGNAL zero : bit;
SIGNAL one : bit;
SIGNAL tmpINTERRUPT_0__Out_17_net_0 : bit;
SIGNAL tmpOE__miso_net_0 : bit;
SIGNAL Net_638 : bit;
SIGNAL tmpFB_0__miso_net_0 : bit;
SIGNAL tmpIO_0__miso_net_0 : bit;
TERMINAL tmpSIOVREF__miso_net_0 : bit;
SIGNAL tmpINTERRUPT_0__miso_net_0 : bit;
SIGNAL tmpOE__sclk_net_0 : bit;
SIGNAL Net_636 : bit;
SIGNAL tmpIO_0__sclk_net_0 : bit;
TERMINAL tmpSIOVREF__sclk_net_0 : bit;
SIGNAL tmpINTERRUPT_0__sclk_net_0 : bit;
SIGNAL tmpOE__Out_18_net_0 : bit;
SIGNAL Net_1596 : bit;
SIGNAL tmpFB_0__Out_18_net_0 : bit;
SIGNAL tmpIO_0__Out_18_net_0 : bit;
TERMINAL tmpSIOVREF__Out_18_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Out_18_net_0 : bit;
SIGNAL tmpOE__mosi_net_0 : bit;
SIGNAL Net_635 : bit;
SIGNAL tmpIO_0__mosi_net_0 : bit;
TERMINAL tmpSIOVREF__mosi_net_0 : bit;
SIGNAL tmpINTERRUPT_0__mosi_net_0 : bit;
SIGNAL Net_637 : bit;
SIGNAL tmpOE__In_2_net_0 : bit;
SIGNAL Net_1087 : bit;
SIGNAL tmpIO_0__In_2_net_0 : bit;
TERMINAL tmpSIOVREF__In_2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__In_2_net_0 : bit;
SIGNAL tmpOE__In_3_net_0 : bit;
SIGNAL Net_1088 : bit;
SIGNAL tmpIO_0__In_3_net_0 : bit;
TERMINAL tmpSIOVREF__In_3_net_0 : bit;
SIGNAL tmpINTERRUPT_0__In_3_net_0 : bit;
SIGNAL tmpOE__In_4_net_0 : bit;
SIGNAL Net_1089 : bit;
SIGNAL tmpIO_0__In_4_net_0 : bit;
TERMINAL tmpSIOVREF__In_4_net_0 : bit;
SIGNAL tmpINTERRUPT_0__In_4_net_0 : bit;
SIGNAL tmpOE__In_1_net_0 : bit;
SIGNAL Net_1086 : bit;
SIGNAL tmpIO_0__In_1_net_0 : bit;
TERMINAL tmpSIOVREF__In_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__In_1_net_0 : bit;
SIGNAL \Control_Reg_3:clk\ : bit;
SIGNAL \Control_Reg_3:rst\ : bit;
SIGNAL Net_1594 : bit;
SIGNAL \Control_Reg_3:control_out_0\ : bit;
SIGNAL Net_1591 : bit;
SIGNAL \Control_Reg_3:control_out_1\ : bit;
SIGNAL Net_1592 : bit;
SIGNAL \Control_Reg_3:control_out_2\ : bit;
SIGNAL Net_1593 : bit;
SIGNAL \Control_Reg_3:control_out_3\ : bit;
SIGNAL \Control_Reg_3:control_out_4\ : bit;
SIGNAL \Control_Reg_3:control_out_5\ : bit;
SIGNAL Net_1597 : bit;
SIGNAL \Control_Reg_3:control_out_6\ : bit;
SIGNAL Net_1598 : bit;
SIGNAL \Control_Reg_3:control_out_7\ : bit;
SIGNAL \Control_Reg_3:control_7\ : bit;
SIGNAL \Control_Reg_3:control_6\ : bit;
SIGNAL \Control_Reg_3:control_5\ : bit;
SIGNAL \Control_Reg_3:control_4\ : bit;
SIGNAL \Control_Reg_3:control_3\ : bit;
SIGNAL \Control_Reg_3:control_2\ : bit;
SIGNAL \Control_Reg_3:control_1\ : bit;
SIGNAL \Control_Reg_3:control_0\ : bit;
SIGNAL tmpOE__Out_13_net_0 : bit;
SIGNAL tmpFB_0__Out_13_net_0 : bit;
SIGNAL tmpIO_0__Out_13_net_0 : bit;
TERMINAL tmpSIOVREF__Out_13_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Out_13_net_0 : bit;
SIGNAL tmpOE__Out_14_net_0 : bit;
SIGNAL tmpFB_0__Out_14_net_0 : bit;
SIGNAL tmpIO_0__Out_14_net_0 : bit;
TERMINAL tmpSIOVREF__Out_14_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Out_14_net_0 : bit;
SIGNAL tmpOE__Out_15_net_0 : bit;
SIGNAL tmpFB_0__Out_15_net_0 : bit;
SIGNAL tmpIO_0__Out_15_net_0 : bit;
TERMINAL tmpSIOVREF__Out_15_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Out_15_net_0 : bit;
SIGNAL tmpOE__Out_16_net_0 : bit;
SIGNAL tmpFB_0__Out_16_net_0 : bit;
SIGNAL tmpIO_0__Out_16_net_0 : bit;
TERMINAL tmpSIOVREF__Out_16_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Out_16_net_0 : bit;
SIGNAL tmpOE__In_7_net_0 : bit;
SIGNAL Net_1092 : bit;
SIGNAL tmpIO_0__In_7_net_0 : bit;
TERMINAL tmpSIOVREF__In_7_net_0 : bit;
SIGNAL tmpINTERRUPT_0__In_7_net_0 : bit;
SIGNAL tmpOE__In_6_net_0 : bit;
SIGNAL Net_1091 : bit;
SIGNAL tmpIO_0__In_6_net_0 : bit;
TERMINAL tmpSIOVREF__In_6_net_0 : bit;
SIGNAL tmpINTERRUPT_0__In_6_net_0 : bit;
SIGNAL tmpOE__Out_19_net_0 : bit;
SIGNAL tmpFB_0__Out_19_net_0 : bit;
SIGNAL tmpIO_0__Out_19_net_0 : bit;
TERMINAL tmpSIOVREF__Out_19_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Out_19_net_0 : bit;
SIGNAL tmpOE__Out_20_net_0 : bit;
SIGNAL tmpFB_0__Out_20_net_0 : bit;
SIGNAL tmpIO_0__Out_20_net_0 : bit;
TERMINAL tmpSIOVREF__Out_20_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Out_20_net_0 : bit;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:cnt_reset\ : bit;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:inv_ss\ : bit;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:tx_load\ : bit;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:load\ : bit;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:byte_complete\ : bit;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:dpcounter_one_fin\ : bit;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:dpcounter_one_reg\ : bit;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:rx_buf_overrun\ : bit;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:mosi_buf_overrun_reg\ : bit;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:mosi_buf_overrun_fin\ : bit;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:prc_clk_src\ : bit;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:dp_clk_src\ : bit;
SIGNAL \SPIS_1:Net_81\ : bit;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:clock_fin\ : bit;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:prc_clk\ : bit;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:dp_clock\ : bit;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:dpcounter_one\ : bit;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:dpMISO_fifo_empty\ : bit;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:miso_tx_empty_reg_fin\ : bit;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:mosi_buf_overrun\ : bit;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:dpMOSI_fifo_full\ : bit;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:dpMOSI_fifo_full_reg\ : bit;
SIGNAL \SPIS_1:miso_wire\ : bit;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:miso_from_dp\ : bit;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:dpMISO_fifo_not_empty\ : bit;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:tx_status_0\ : bit;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:tx_status_2\ : bit;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:tx_status_1\ : bit;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:dpMISO_fifo_not_full\ : bit;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:tx_status_6\ : bit;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:rx_status_4\ : bit;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:dpMOSI_fifo_not_empty\ : bit;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:rx_status_3\ : bit;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:rx_status_5\ : bit;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:rx_status_6\ : bit;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:tx_status_5\ : bit;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:tx_status_4\ : bit;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:tx_status_3\ : bit;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:rx_status_2\ : bit;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:rx_status_1\ : bit;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:rx_status_0\ : bit;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:mosi_fin\ : bit;
SIGNAL \SPIS_1:Net_75\ : bit;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:control_7\ : bit;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:control_6\ : bit;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:control_5\ : bit;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:control_4\ : bit;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:control_3\ : bit;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:control_2\ : bit;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:control_1\ : bit;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:control_0\ : bit;
SIGNAL \SPIS_1:Net_146\ : bit;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:count_6\ : bit;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:count_5\ : bit;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:count_4\ : bit;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:count_3\ : bit;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:count_2\ : bit;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:count_1\ : bit;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:count_0\ : bit;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:dpcounter_zero\ : bit;
SIGNAL Net_640 : bit;
SIGNAL Net_642 : bit;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:mosi_tmp\ : bit;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:mosi_to_dp\ : bit;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:cs_addr_1\ : bit;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:ce0\ : bit;
ATTRIBUTE port_state_att of \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:ce0\:SIGNAL IS 2;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:cl0\ : bit;
ATTRIBUTE port_state_att of \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:cl0\:SIGNAL IS 2;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:z0\ : bit;
ATTRIBUTE port_state_att of \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:z0\:SIGNAL IS 2;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:ff0\ : bit;
ATTRIBUTE port_state_att of \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:ff0\:SIGNAL IS 2;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:ce1\ : bit;
ATTRIBUTE port_state_att of \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:ce1\:SIGNAL IS 2;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:cl1\ : bit;
ATTRIBUTE port_state_att of \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:cl1\:SIGNAL IS 2;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:z1\ : bit;
ATTRIBUTE port_state_att of \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:z1\:SIGNAL IS 2;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:ff1\ : bit;
ATTRIBUTE port_state_att of \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:ff1\:SIGNAL IS 2;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:ov_msb\ : bit;
ATTRIBUTE port_state_att of \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:ov_msb\:SIGNAL IS 2;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:co_msb\ : bit;
ATTRIBUTE port_state_att of \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:co_msb\:SIGNAL IS 2;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:cmsb\ : bit;
ATTRIBUTE port_state_att of \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:cmsb\:SIGNAL IS 2;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:ce0_reg\:SIGNAL IS 2;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:cl0_reg\:SIGNAL IS 2;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:z0_reg\ : bit;
ATTRIBUTE port_state_att of \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:z0_reg\:SIGNAL IS 2;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:ff0_reg\:SIGNAL IS 2;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:ce1_reg\:SIGNAL IS 2;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:cl1_reg\:SIGNAL IS 2;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:z1_reg\ : bit;
ATTRIBUTE port_state_att of \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:z1_reg\:SIGNAL IS 2;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:ff1_reg\:SIGNAL IS 2;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:co_msb_reg\:SIGNAL IS 2;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:cmsb_reg\:SIGNAL IS 2;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:so_reg\ : bit;
ATTRIBUTE port_state_att of \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:so_reg\:SIGNAL IS 2;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \SPIS_1:Net_89\ : bit;
SIGNAL Net_643 : bit;
SIGNAL \Status_Reg_3:status_0\ : bit;
SIGNAL Net_1613 : bit;
SIGNAL \Status_Reg_3:status_1\ : bit;
SIGNAL Net_1614 : bit;
SIGNAL \Status_Reg_3:status_2\ : bit;
SIGNAL Net_1615 : bit;
SIGNAL \Status_Reg_3:status_3\ : bit;
SIGNAL Net_1616 : bit;
SIGNAL \Status_Reg_3:status_4\ : bit;
SIGNAL Net_1618 : bit;
SIGNAL \Status_Reg_3:status_5\ : bit;
SIGNAL Net_1619 : bit;
SIGNAL \Status_Reg_3:status_6\ : bit;
SIGNAL Net_1620 : bit;
SIGNAL \Status_Reg_3:status_7\ : bit;
SIGNAL Net_1621 : bit;
SIGNAL Net_924 : bit;
SIGNAL \Control_Reg_1:clk\ : bit;
SIGNAL \Control_Reg_1:rst\ : bit;
SIGNAL Net_1078 : bit;
SIGNAL \Control_Reg_1:control_out_0\ : bit;
SIGNAL Net_1075 : bit;
SIGNAL \Control_Reg_1:control_out_1\ : bit;
SIGNAL Net_1076 : bit;
SIGNAL \Control_Reg_1:control_out_2\ : bit;
SIGNAL Net_1077 : bit;
SIGNAL \Control_Reg_1:control_out_3\ : bit;
SIGNAL Net_1079 : bit;
SIGNAL \Control_Reg_1:control_out_4\ : bit;
SIGNAL Net_1080 : bit;
SIGNAL \Control_Reg_1:control_out_5\ : bit;
SIGNAL Net_1081 : bit;
SIGNAL \Control_Reg_1:control_out_6\ : bit;
SIGNAL Net_1082 : bit;
SIGNAL \Control_Reg_1:control_out_7\ : bit;
SIGNAL \Control_Reg_1:control_7\ : bit;
SIGNAL \Control_Reg_1:control_6\ : bit;
SIGNAL \Control_Reg_1:control_5\ : bit;
SIGNAL \Control_Reg_1:control_4\ : bit;
SIGNAL \Control_Reg_1:control_3\ : bit;
SIGNAL \Control_Reg_1:control_2\ : bit;
SIGNAL \Control_Reg_1:control_1\ : bit;
SIGNAL \Control_Reg_1:control_0\ : bit;
SIGNAL tmpOE__In_5_net_0 : bit;
SIGNAL Net_1090 : bit;
SIGNAL tmpIO_0__In_5_net_0 : bit;
TERMINAL tmpSIOVREF__In_5_net_0 : bit;
SIGNAL tmpINTERRUPT_0__In_5_net_0 : bit;
SIGNAL tmpOE__PWM_out_1_net_0 : bit;
SIGNAL Net_1063 : bit;
SIGNAL tmpFB_0__PWM_out_1_net_0 : bit;
SIGNAL tmpIO_0__PWM_out_1_net_0 : bit;
TERMINAL tmpSIOVREF__PWM_out_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__PWM_out_1_net_0 : bit;
SIGNAL Net_1114 : bit;
SIGNAL \PWM_1:PWMUDB:km_run\ : bit;
SIGNAL \PWM_1:PWMUDB:min_kill_reg\ : bit;
SIGNAL \PWM_1:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \PWM_1:PWMUDB:Clk_Ctl_i\ : bit;
SIGNAL \PWM_1:PWMUDB:control_7\ : bit;
SIGNAL \PWM_1:PWMUDB:control_6\ : bit;
SIGNAL \PWM_1:PWMUDB:control_5\ : bit;
SIGNAL \PWM_1:PWMUDB:control_4\ : bit;
SIGNAL \PWM_1:PWMUDB:control_3\ : bit;
SIGNAL \PWM_1:PWMUDB:control_2\ : bit;
SIGNAL \PWM_1:PWMUDB:control_1\ : bit;
SIGNAL \PWM_1:PWMUDB:control_0\ : bit;
SIGNAL \PWM_1:PWMUDB:ctrl_enable\ : bit;
SIGNAL \PWM_1:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \PWM_1:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \PWM_1:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \PWM_1:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \PWM_1:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \PWM_1:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \PWM_1:PWMUDB:prevCapture\ : bit;
SIGNAL \PWM_1:PWMUDB:capt_rising\ : bit;
SIGNAL \PWM_1:PWMUDB:capt_falling\ : bit;
SIGNAL \PWM_1:PWMUDB:hwCapture\ : bit;
SIGNAL \PWM_1:PWMUDB:hwEnable\ : bit;
SIGNAL \PWM_1:PWMUDB:trig_last\ : bit;
SIGNAL \PWM_1:PWMUDB:trig_rise\ : bit;
SIGNAL \PWM_1:PWMUDB:trig_fall\ : bit;
SIGNAL \PWM_1:PWMUDB:trig_out\ : bit;
SIGNAL \PWM_1:PWMUDB:runmode_enable\ : bit;
SIGNAL \PWM_1:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL \PWM_1:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \PWM_1:PWMUDB:final_enable\ : bit;
SIGNAL \PWM_1:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \PWM_1:PWMUDB:tc_i\ : bit;
SIGNAL \PWM_1:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \PWM_1:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \PWM_1:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \PWM_1:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \PWM_1:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \PWM_1:PWMUDB:sc_kill\ : bit;
SIGNAL \PWM_1:PWMUDB:min_kill\ : bit;
SIGNAL \PWM_1:PWMUDB:final_kill\ : bit;
SIGNAL \PWM_1:PWMUDB:km_tc\ : bit;
SIGNAL \PWM_1:PWMUDB:db_tc\ : bit;
SIGNAL \PWM_1:PWMUDB:dith_count_1\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_1_1\ : bit;
SIGNAL \PWM_1:PWMUDB:dith_count_0\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_1_0\ : bit;
SIGNAL \PWM_1:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \PWM_1:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \PWM_1:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \PWM_1:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \PWM_1:PWMUDB:dith_sel\ : bit;
SIGNAL \PWM_1:PWMUDB:reset\ : bit;
SIGNAL \PWM_1:PWMUDB:status_6\ : bit;
SIGNAL \PWM_1:PWMUDB:status_5\ : bit;
SIGNAL \PWM_1:PWMUDB:status_4\ : bit;
SIGNAL \PWM_1:PWMUDB:status_3\ : bit;
SIGNAL \PWM_1:PWMUDB:status_2\ : bit;
SIGNAL \PWM_1:PWMUDB:status_1\ : bit;
SIGNAL \PWM_1:PWMUDB:status_0\ : bit;
SIGNAL \PWM_1:Net_55\ : bit;
SIGNAL \PWM_1:PWMUDB:prevCompare1\ : bit;
SIGNAL \PWM_1:PWMUDB:cmp1\ : bit;
SIGNAL \PWM_1:PWMUDB:cmp1_status\ : bit;
SIGNAL \PWM_1:PWMUDB:cmp2_status\ : bit;
SIGNAL \PWM_1:PWMUDB:cmp2\ : bit;
SIGNAL \PWM_1:PWMUDB:cmp1_status_reg\ : bit;
SIGNAL \PWM_1:PWMUDB:cmp2_status_reg\ : bit;
SIGNAL \PWM_1:PWMUDB:final_kill_reg\ : bit;
SIGNAL \PWM_1:PWMUDB:cmp1_status_reg\\R\ : bit;
SIGNAL \PWM_1:PWMUDB:cmp1_status_reg\\S\ : bit;
SIGNAL \PWM_1:PWMUDB:cmp2_status_reg\\R\ : bit;
SIGNAL \PWM_1:PWMUDB:cmp2_status_reg\\S\ : bit;
SIGNAL \PWM_1:PWMUDB:final_kill_reg\\R\ : bit;
SIGNAL \PWM_1:PWMUDB:final_kill_reg\\S\ : bit;
SIGNAL \PWM_1:PWMUDB:fifo_full\ : bit;
SIGNAL \PWM_1:PWMUDB:cs_addr_2\ : bit;
SIGNAL \PWM_1:PWMUDB:cs_addr_1\ : bit;
SIGNAL \PWM_1:PWMUDB:cs_addr_0\ : bit;
SIGNAL \PWM_1:PWMUDB:final_capture\ : bit;
SIGNAL \PWM_1:PWMUDB:nc2\ : bit;
SIGNAL \PWM_1:PWMUDB:nc3\ : bit;
SIGNAL \PWM_1:PWMUDB:nc1\ : bit;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP16:pwmdp:ff0_0\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:nc4\ : bit;
SIGNAL \PWM_1:PWMUDB:nc5\ : bit;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP16:pwmdp:z1_0\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP16:pwmdp:ff1_0\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP16:pwmdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP16:pwmdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP16:pwmdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:so_0\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP16:pwmdp:so_0\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:f0_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP16:pwmdp:f0_bus_stat_0\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:f0_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP16:pwmdp:f0_blk_stat_0\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:nc6\ : bit;
SIGNAL \PWM_1:PWMUDB:nc7\ : bit;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP16:pwmdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP16:pwmdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP16:pwmdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP16:pwmdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP16:pwmdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP16:pwmdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP16:pwmdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP16:pwmdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP16:pwmdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP16:pwmdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP16:pwmdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP16:pwmdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:carry\ : bit;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:sh_right\ : bit;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:sh_left\ : bit;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:msb\ : bit;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:cmp_eq_1\ : bit;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:cmp_eq_0\ : bit;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:cmp_lt_1\ : bit;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:cmp_lt_0\ : bit;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:cmp_zero_1\ : bit;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:cmp_zero_0\ : bit;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:cmp_ff_1\ : bit;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:cmp_ff_0\ : bit;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:cap_1\ : bit;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:cap_0\ : bit;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:cfb\ : bit;
SIGNAL \PWM_1:PWMUDB:cmp1_eq\ : bit;
SIGNAL \PWM_1:PWMUDB:cmp1_less\ : bit;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP16:pwmdp:ff0_1\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:cmp2_eq\ : bit;
SIGNAL \PWM_1:PWMUDB:cmp2_less\ : bit;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP16:pwmdp:z1_1\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP16:pwmdp:ff1_1\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP16:pwmdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP16:pwmdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP16:pwmdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:so_1\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP16:pwmdp:so_1\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:f0_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP16:pwmdp:f0_bus_stat_1\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:f0_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP16:pwmdp:f0_blk_stat_1\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:fifo_nempty\ : bit;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP16:pwmdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP16:pwmdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP16:pwmdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP16:pwmdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP16:pwmdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP16:pwmdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP16:pwmdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP16:pwmdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP16:pwmdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP16:pwmdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP16:pwmdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP16:pwmdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:compare1\ : bit;
SIGNAL \PWM_1:PWMUDB:compare2\ : bit;
SIGNAL \PWM_1:PWMUDB:pwm_reg_i\ : bit;
SIGNAL \PWM_1:PWMUDB:pwm_i\ : bit;
SIGNAL \PWM_1:PWMUDB:pwm1_reg_i\ : bit;
SIGNAL \PWM_1:PWMUDB:pwm1_i\ : bit;
SIGNAL \PWM_1:PWMUDB:pwm2_reg_i\ : bit;
SIGNAL \PWM_1:PWMUDB:pwm2_i\ : bit;
SIGNAL \PWM_1:PWMUDB:tc_reg_i\ : bit;
SIGNAL \PWM_1:Net_101\ : bit;
SIGNAL \PWM_1:Net_96\ : bit;
SIGNAL Net_1055 : bit;
SIGNAL Net_1056 : bit;
SIGNAL \PWM_1:PWMUDB:pwm_temp\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:b_31\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:b_30\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:b_29\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:b_28\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:b_27\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:b_26\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:b_25\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:b_24\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:b_23\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:b_22\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:b_21\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:b_20\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:b_19\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:b_18\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:b_17\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:b_16\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:b_15\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:b_14\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:b_13\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:b_12\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:b_11\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:b_10\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:b_9\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:b_8\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:b_7\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:b_6\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:b_5\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:b_4\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:b_3\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:b_2\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:b_1\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:b_0\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:a_31\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:a_30\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:a_29\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:a_28\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:a_27\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:a_26\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:a_25\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:a_24\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:a_23\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:a_22\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:a_21\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:a_20\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:a_19\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:a_18\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:a_17\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:a_16\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:a_15\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:a_14\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:a_13\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:a_12\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:a_11\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:a_10\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:a_9\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:a_8\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:a_7\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:a_6\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:a_5\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:a_4\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:a_3\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:a_2\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:a_1\ : bit;
SIGNAL \PWM_1:PWMUDB:MODIN1_1\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:a_0\ : bit;
SIGNAL \PWM_1:PWMUDB:MODIN1_0\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:b_31\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:b_30\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:b_29\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:b_28\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:b_27\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:b_26\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:b_25\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:b_24\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:b_23\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:b_22\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:b_21\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:b_20\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:b_19\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:b_18\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:b_17\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:b_16\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:b_15\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:b_14\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:b_13\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:b_12\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:b_11\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:b_10\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:b_9\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:b_8\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:b_7\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:b_6\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:b_5\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:b_4\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:b_3\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:b_2\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:b_1\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:b_0\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_1_31\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:s_31\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_1_30\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:s_30\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_1_29\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:s_29\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_1_28\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:s_28\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_1_27\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:s_27\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_1_26\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:s_26\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_1_25\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:s_25\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_1_24\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:s_24\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_1_23\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:s_23\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_1_22\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:s_22\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_1_21\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:s_21\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_1_20\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:s_20\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_1_19\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:s_19\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_1_18\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:s_18\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_1_17\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:s_17\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_1_16\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:s_16\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_1_15\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:s_15\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_1_14\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:s_14\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_1_13\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:s_13\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_1_12\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:s_12\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_1_11\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:s_11\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_1_10\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:s_10\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_1_9\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:s_9\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_1_8\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:s_8\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_1_7\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:s_7\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_1_6\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:s_6\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_1_5\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:s_5\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_1_4\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:s_4\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_1_3\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:s_3\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_1_2\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:s_2\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:s_1\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:s_0\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_1057 : bit;
SIGNAL Net_1054 : bit;
SIGNAL \PWM_1:Net_113\ : bit;
SIGNAL \PWM_1:Net_107\ : bit;
SIGNAL \PWM_1:Net_114\ : bit;
SIGNAL \VDAC8_2:Net_83\ : bit;
SIGNAL \VDAC8_2:Net_81\ : bit;
SIGNAL \VDAC8_2:Net_82\ : bit;
TERMINAL Net_1553 : bit;
TERMINAL \VDAC8_2:Net_77\ : bit;
SIGNAL tmpOE__WaveDAC_out_net_0 : bit;
SIGNAL tmpFB_0__WaveDAC_out_net_0 : bit;
TERMINAL Net_822 : bit;
SIGNAL tmpIO_0__WaveDAC_out_net_0 : bit;
TERMINAL tmpSIOVREF__WaveDAC_out_net_0 : bit;
SIGNAL tmpINTERRUPT_0__WaveDAC_out_net_0 : bit;
SIGNAL Net_1100 : bit;
SIGNAL Net_1184 : bit;
TERMINAL \WaveDAC8_1:Net_211\ : bit;
TERMINAL \WaveDAC8_1:Net_189\ : bit;
TERMINAL \WaveDAC8_1:Net_256\ : bit;
TERMINAL \WaveDAC8_1:Net_190\ : bit;
TERMINAL \WaveDAC8_1:Net_254\ : bit;
SIGNAL \WaveDAC8_1:Net_183\ : bit;
SIGNAL Net_1185 : bit;
SIGNAL \WaveDAC8_1:Net_107\ : bit;
SIGNAL Net_1186 : bit;
SIGNAL \WaveDAC8_1:demux:tmp__demux_0_reg\ : bit;
SIGNAL \WaveDAC8_1:Net_134\ : bit;
SIGNAL \WaveDAC8_1:Net_336\ : bit;
SIGNAL \WaveDAC8_1:demux:tmp__demux_1_reg\ : bit;
SIGNAL \WaveDAC8_1:VDAC8:Net_83\ : bit;
SIGNAL \WaveDAC8_1:VDAC8:Net_81\ : bit;
SIGNAL \WaveDAC8_1:VDAC8:Net_82\ : bit;
TERMINAL \WaveDAC8_1:VDAC8:Net_77\ : bit;
TERMINAL \WaveDAC8_1:BuffAmp:Net_29\ : bit;
TERMINAL \WaveDAC8_1:Net_247\ : bit;
SIGNAL \WaveDAC8_1:Net_280\ : bit;
SIGNAL \WaveDAC8_1:Net_279\ : bit;
SIGNAL \WaveDAC8_1:Net_80\ : bit;
SIGNAL \WaveDAC8_1:cydff_1\ : bit;
TERMINAL \ADC_SAR_1:Net_248\ : bit;
TERMINAL \ADC_SAR_1:Net_235\ : bit;
SIGNAL Net_1381 : bit;
SIGNAL \ADC_SAR_1:vp_ctl_0\ : bit;
SIGNAL \ADC_SAR_1:vp_ctl_2\ : bit;
SIGNAL \ADC_SAR_1:vn_ctl_1\ : bit;
SIGNAL \ADC_SAR_1:vn_ctl_3\ : bit;
SIGNAL \ADC_SAR_1:vp_ctl_1\ : bit;
SIGNAL \ADC_SAR_1:vp_ctl_3\ : bit;
SIGNAL \ADC_SAR_1:vn_ctl_0\ : bit;
SIGNAL \ADC_SAR_1:vn_ctl_2\ : bit;
SIGNAL \ADC_SAR_1:Net_221\ : bit;
SIGNAL \ADC_SAR_1:Net_188\ : bit;
TERMINAL Net_1378 : bit;
TERMINAL \ADC_SAR_1:Net_126\ : bit;
TERMINAL \ADC_SAR_1:Net_215\ : bit;
TERMINAL \ADC_SAR_1:Net_257\ : bit;
SIGNAL \ADC_SAR_1:soc\ : bit;
SIGNAL \ADC_SAR_1:Net_252\ : bit;
SIGNAL Net_1384 : bit;
SIGNAL \ADC_SAR_1:Net_207_11\ : bit;
SIGNAL \ADC_SAR_1:Net_207_10\ : bit;
SIGNAL \ADC_SAR_1:Net_207_9\ : bit;
SIGNAL \ADC_SAR_1:Net_207_8\ : bit;
SIGNAL \ADC_SAR_1:Net_207_7\ : bit;
SIGNAL \ADC_SAR_1:Net_207_6\ : bit;
SIGNAL \ADC_SAR_1:Net_207_5\ : bit;
SIGNAL \ADC_SAR_1:Net_207_4\ : bit;
SIGNAL \ADC_SAR_1:Net_207_3\ : bit;
SIGNAL \ADC_SAR_1:Net_207_2\ : bit;
SIGNAL \ADC_SAR_1:Net_207_1\ : bit;
SIGNAL \ADC_SAR_1:Net_207_0\ : bit;
TERMINAL \ADC_SAR_1:Net_210\ : bit;
SIGNAL \ADC_SAR_1:tmpOE__Bypass_net_0\ : bit;
SIGNAL \ADC_SAR_1:tmpFB_0__Bypass_net_0\ : bit;
SIGNAL \ADC_SAR_1:tmpIO_0__Bypass_net_0\ : bit;
TERMINAL \ADC_SAR_1:tmpSIOVREF__Bypass_net_0\ : bit;
SIGNAL \ADC_SAR_1:tmpINTERRUPT_0__Bypass_net_0\ : bit;
TERMINAL \ADC_SAR_1:Net_149\ : bit;
TERMINAL \ADC_SAR_1:Net_209\ : bit;
TERMINAL \ADC_SAR_1:Net_255\ : bit;
TERMINAL \ADC_SAR_1:Net_368\ : bit;
TERMINAL \ADC_DelSig_1:Net_244\ : bit;
TERMINAL \ADC_DelSig_1:Net_690\ : bit;
TERMINAL \ADC_DelSig_1:Net_35\ : bit;
TERMINAL \ADC_DelSig_1:Net_34\ : bit;
TERMINAL \ADC_DelSig_1:Net_677\ : bit;
TERMINAL \ADC_DelSig_1:Net_20\ : bit;
SIGNAL \ADC_DelSig_1:Net_488\ : bit;
TERMINAL Net_1145 : bit;
TERMINAL \ADC_DelSig_1:Net_520\ : bit;
SIGNAL \ADC_DelSig_1:Net_481\ : bit;
SIGNAL \ADC_DelSig_1:Net_482\ : bit;
SIGNAL \ADC_DelSig_1:mod_reset\ : bit;
SIGNAL \ADC_DelSig_1:Net_93\ : bit;
TERMINAL \ADC_DelSig_1:Net_573\ : bit;
TERMINAL \ADC_DelSig_1:Net_41\ : bit;
TERMINAL \ADC_DelSig_1:Net_109\ : bit;
SIGNAL \ADC_DelSig_1:aclock\ : bit;
SIGNAL \ADC_DelSig_1:mod_dat_3\ : bit;
SIGNAL \ADC_DelSig_1:mod_dat_2\ : bit;
SIGNAL \ADC_DelSig_1:mod_dat_1\ : bit;
SIGNAL \ADC_DelSig_1:mod_dat_0\ : bit;
SIGNAL \ADC_DelSig_1:Net_245_7\ : bit;
SIGNAL \ADC_DelSig_1:Net_245_6\ : bit;
SIGNAL \ADC_DelSig_1:Net_245_5\ : bit;
SIGNAL \ADC_DelSig_1:Net_245_4\ : bit;
SIGNAL \ADC_DelSig_1:Net_245_3\ : bit;
SIGNAL \ADC_DelSig_1:Net_245_2\ : bit;
SIGNAL \ADC_DelSig_1:Net_245_1\ : bit;
SIGNAL \ADC_DelSig_1:Net_245_0\ : bit;
TERMINAL \ADC_DelSig_1:Net_352\ : bit;
TERMINAL \ADC_DelSig_1:Net_257\ : bit;
TERMINAL \ADC_DelSig_1:Net_249\ : bit;
SIGNAL Net_1148 : bit;
SIGNAL \ADC_DelSig_1:Net_250\ : bit;
SIGNAL \ADC_DelSig_1:Net_252\ : bit;
SIGNAL \ADC_DelSig_1:soc\ : bit;
SIGNAL \ADC_DelSig_1:Net_268\ : bit;
SIGNAL \ADC_DelSig_1:Net_270\ : bit;
SIGNAL tmpOE__Out_3_net_0 : bit;
SIGNAL tmpFB_0__Out_3_net_0 : bit;
SIGNAL tmpIO_0__Out_3_net_0 : bit;
TERMINAL tmpSIOVREF__Out_3_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Out_3_net_0 : bit;
SIGNAL tmpOE__Out_4_net_0 : bit;
SIGNAL tmpFB_0__Out_4_net_0 : bit;
SIGNAL tmpIO_0__Out_4_net_0 : bit;
TERMINAL tmpSIOVREF__Out_4_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Out_4_net_0 : bit;
SIGNAL tmpOE__Out_5_net_0 : bit;
SIGNAL tmpFB_0__Out_5_net_0 : bit;
SIGNAL tmpIO_0__Out_5_net_0 : bit;
TERMINAL tmpSIOVREF__Out_5_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Out_5_net_0 : bit;
SIGNAL tmpOE__Out_6_net_0 : bit;
SIGNAL tmpFB_0__Out_6_net_0 : bit;
SIGNAL tmpIO_0__Out_6_net_0 : bit;
TERMINAL tmpSIOVREF__Out_6_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Out_6_net_0 : bit;
SIGNAL tmpOE__Out_7_net_0 : bit;
SIGNAL tmpFB_0__Out_7_net_0 : bit;
SIGNAL tmpIO_0__Out_7_net_0 : bit;
TERMINAL tmpSIOVREF__Out_7_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Out_7_net_0 : bit;
SIGNAL tmpOE__Out_8_net_0 : bit;
SIGNAL tmpFB_0__Out_8_net_0 : bit;
SIGNAL tmpIO_0__Out_8_net_0 : bit;
TERMINAL tmpSIOVREF__Out_8_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Out_8_net_0 : bit;
SIGNAL tmpOE__Out_2_net_0 : bit;
SIGNAL tmpFB_0__Out_2_net_0 : bit;
SIGNAL tmpIO_0__Out_2_net_0 : bit;
TERMINAL tmpSIOVREF__Out_2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Out_2_net_0 : bit;
SIGNAL tmpOE__Out_1_net_0 : bit;
SIGNAL tmpFB_0__Out_1_net_0 : bit;
SIGNAL tmpIO_0__Out_1_net_0 : bit;
TERMINAL tmpSIOVREF__Out_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Out_1_net_0 : bit;
SIGNAL \Status_Reg_1:status_0\ : bit;
SIGNAL \Status_Reg_1:status_1\ : bit;
SIGNAL \Status_Reg_1:status_2\ : bit;
SIGNAL \Status_Reg_1:status_3\ : bit;
SIGNAL \Status_Reg_1:status_4\ : bit;
SIGNAL \Status_Reg_1:status_5\ : bit;
SIGNAL \Status_Reg_1:status_6\ : bit;
SIGNAL \Status_Reg_1:status_7\ : bit;
SIGNAL \PWM_2:PWMUDB:km_run\ : bit;
SIGNAL \PWM_2:PWMUDB:min_kill_reg\ : bit;
SIGNAL \PWM_2:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \PWM_2:PWMUDB:Clk_Ctl_i\ : bit;
SIGNAL \PWM_2:PWMUDB:control_7\ : bit;
SIGNAL \PWM_2:PWMUDB:control_6\ : bit;
SIGNAL \PWM_2:PWMUDB:control_5\ : bit;
SIGNAL \PWM_2:PWMUDB:control_4\ : bit;
SIGNAL \PWM_2:PWMUDB:control_3\ : bit;
SIGNAL \PWM_2:PWMUDB:control_2\ : bit;
SIGNAL \PWM_2:PWMUDB:control_1\ : bit;
SIGNAL \PWM_2:PWMUDB:control_0\ : bit;
SIGNAL \PWM_2:PWMUDB:ctrl_enable\ : bit;
SIGNAL \PWM_2:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \PWM_2:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \PWM_2:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \PWM_2:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \PWM_2:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \PWM_2:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \PWM_2:PWMUDB:prevCapture\ : bit;
SIGNAL \PWM_2:PWMUDB:capt_rising\ : bit;
SIGNAL \PWM_2:PWMUDB:capt_falling\ : bit;
SIGNAL \PWM_2:PWMUDB:hwCapture\ : bit;
SIGNAL \PWM_2:PWMUDB:hwEnable\ : bit;
SIGNAL \PWM_2:PWMUDB:trig_last\ : bit;
SIGNAL \PWM_2:PWMUDB:trig_rise\ : bit;
SIGNAL \PWM_2:PWMUDB:trig_fall\ : bit;
SIGNAL \PWM_2:PWMUDB:trig_out\ : bit;
SIGNAL \PWM_2:PWMUDB:runmode_enable\ : bit;
SIGNAL \PWM_2:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL \PWM_2:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \PWM_2:PWMUDB:final_enable\ : bit;
SIGNAL \PWM_2:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \PWM_2:PWMUDB:tc_i\ : bit;
SIGNAL \PWM_2:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \PWM_2:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \PWM_2:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \PWM_2:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \PWM_2:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \PWM_2:PWMUDB:sc_kill\ : bit;
SIGNAL \PWM_2:PWMUDB:min_kill\ : bit;
SIGNAL \PWM_2:PWMUDB:final_kill\ : bit;
SIGNAL \PWM_2:PWMUDB:km_tc\ : bit;
SIGNAL \PWM_2:PWMUDB:db_tc\ : bit;
SIGNAL \PWM_2:PWMUDB:dith_count_1\ : bit;
SIGNAL \PWM_2:PWMUDB:add_vi_vv_MODGEN_2_1\ : bit;
SIGNAL \PWM_2:PWMUDB:dith_count_0\ : bit;
SIGNAL \PWM_2:PWMUDB:add_vi_vv_MODGEN_2_0\ : bit;
SIGNAL \PWM_2:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \PWM_2:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \PWM_2:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \PWM_2:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \PWM_2:PWMUDB:dith_sel\ : bit;
SIGNAL \PWM_2:PWMUDB:reset\ : bit;
SIGNAL \PWM_2:PWMUDB:status_6\ : bit;
SIGNAL \PWM_2:PWMUDB:status_5\ : bit;
SIGNAL \PWM_2:PWMUDB:status_4\ : bit;
SIGNAL \PWM_2:PWMUDB:status_3\ : bit;
SIGNAL \PWM_2:PWMUDB:status_2\ : bit;
SIGNAL \PWM_2:PWMUDB:status_1\ : bit;
SIGNAL \PWM_2:PWMUDB:status_0\ : bit;
SIGNAL \PWM_2:Net_55\ : bit;
SIGNAL \PWM_2:PWMUDB:prevCompare1\ : bit;
SIGNAL \PWM_2:PWMUDB:cmp1\ : bit;
SIGNAL \PWM_2:PWMUDB:cmp1_status\ : bit;
SIGNAL \PWM_2:PWMUDB:cmp2_status\ : bit;
SIGNAL \PWM_2:PWMUDB:cmp2\ : bit;
SIGNAL \PWM_2:PWMUDB:cmp1_status_reg\ : bit;
SIGNAL \PWM_2:PWMUDB:cmp2_status_reg\ : bit;
SIGNAL \PWM_2:PWMUDB:final_kill_reg\ : bit;
SIGNAL \PWM_2:PWMUDB:cmp1_status_reg\\R\ : bit;
SIGNAL \PWM_2:PWMUDB:cmp1_status_reg\\S\ : bit;
SIGNAL \PWM_2:PWMUDB:cmp2_status_reg\\R\ : bit;
SIGNAL \PWM_2:PWMUDB:cmp2_status_reg\\S\ : bit;
SIGNAL \PWM_2:PWMUDB:final_kill_reg\\R\ : bit;
SIGNAL \PWM_2:PWMUDB:final_kill_reg\\S\ : bit;
SIGNAL \PWM_2:PWMUDB:fifo_full\ : bit;
SIGNAL \PWM_2:PWMUDB:cs_addr_2\ : bit;
SIGNAL \PWM_2:PWMUDB:cs_addr_1\ : bit;
SIGNAL \PWM_2:PWMUDB:cs_addr_0\ : bit;
SIGNAL \PWM_2:PWMUDB:final_capture\ : bit;
SIGNAL \PWM_2:PWMUDB:nc2\ : bit;
SIGNAL \PWM_2:PWMUDB:nc3\ : bit;
SIGNAL \PWM_2:PWMUDB:nc1\ : bit;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP16:pwmdp:ff0_0\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:nc4\ : bit;
SIGNAL \PWM_2:PWMUDB:nc5\ : bit;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP16:pwmdp:z1_0\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP16:pwmdp:ff1_0\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP16:pwmdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP16:pwmdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP16:pwmdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:so_0\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP16:pwmdp:so_0\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:f0_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP16:pwmdp:f0_bus_stat_0\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:f0_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP16:pwmdp:f0_blk_stat_0\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:nc6\ : bit;
SIGNAL \PWM_2:PWMUDB:nc7\ : bit;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP16:pwmdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP16:pwmdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP16:pwmdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP16:pwmdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP16:pwmdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP16:pwmdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP16:pwmdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP16:pwmdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP16:pwmdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP16:pwmdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP16:pwmdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP16:pwmdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:carry\ : bit;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:sh_right\ : bit;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:sh_left\ : bit;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:msb\ : bit;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:cmp_eq_1\ : bit;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:cmp_eq_0\ : bit;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:cmp_lt_1\ : bit;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:cmp_lt_0\ : bit;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:cmp_zero_1\ : bit;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:cmp_zero_0\ : bit;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:cmp_ff_1\ : bit;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:cmp_ff_0\ : bit;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:cap_1\ : bit;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:cap_0\ : bit;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:cfb\ : bit;
SIGNAL \PWM_2:PWMUDB:cmp1_eq\ : bit;
SIGNAL \PWM_2:PWMUDB:cmp1_less\ : bit;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP16:pwmdp:ff0_1\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:cmp2_eq\ : bit;
SIGNAL \PWM_2:PWMUDB:cmp2_less\ : bit;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP16:pwmdp:z1_1\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP16:pwmdp:ff1_1\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP16:pwmdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP16:pwmdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP16:pwmdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:so_1\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP16:pwmdp:so_1\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:f0_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP16:pwmdp:f0_bus_stat_1\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:f0_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP16:pwmdp:f0_blk_stat_1\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:fifo_nempty\ : bit;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP16:pwmdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP16:pwmdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP16:pwmdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP16:pwmdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP16:pwmdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP16:pwmdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP16:pwmdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP16:pwmdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP16:pwmdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP16:pwmdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP16:pwmdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP16:pwmdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:compare1\ : bit;
SIGNAL \PWM_2:PWMUDB:compare2\ : bit;
SIGNAL \PWM_2:PWMUDB:pwm_reg_i\ : bit;
SIGNAL \PWM_2:PWMUDB:pwm_i\ : bit;
SIGNAL \PWM_2:PWMUDB:pwm1_reg_i\ : bit;
SIGNAL \PWM_2:PWMUDB:pwm1_i\ : bit;
SIGNAL \PWM_2:PWMUDB:pwm2_reg_i\ : bit;
SIGNAL \PWM_2:PWMUDB:pwm2_i\ : bit;
SIGNAL \PWM_2:PWMUDB:tc_reg_i\ : bit;
SIGNAL \PWM_2:Net_101\ : bit;
SIGNAL \PWM_2:Net_96\ : bit;
SIGNAL Net_941 : bit;
SIGNAL Net_942 : bit;
SIGNAL \PWM_2:PWMUDB:pwm_temp\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_2:b_31\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_2:b_30\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_2:b_29\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_2:b_28\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_2:b_27\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_2:b_26\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_2:b_25\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_2:b_24\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_2:b_23\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_2:b_22\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_2:b_21\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_2:b_20\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_2:b_19\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_2:b_18\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_2:b_17\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_2:b_16\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_2:b_15\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_2:b_14\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_2:b_13\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_2:b_12\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_2:b_11\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_2:b_10\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_2:b_9\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_2:b_8\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_2:b_7\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_2:b_6\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_2:b_5\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_2:b_4\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_2:b_3\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_2:b_2\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_2:b_1\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_2:b_0\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_2:g2:a0:a_31\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_2:g2:a0:a_30\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_2:g2:a0:a_29\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_2:g2:a0:a_28\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_2:g2:a0:a_27\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_2:g2:a0:a_26\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_2:g2:a0:a_25\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_2:g2:a0:a_24\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_2:g2:a0:a_23\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_2:g2:a0:a_22\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_2:g2:a0:a_21\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_2:g2:a0:a_20\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_2:g2:a0:a_19\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_2:g2:a0:a_18\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_2:g2:a0:a_17\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_2:g2:a0:a_16\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_2:g2:a0:a_15\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_2:g2:a0:a_14\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_2:g2:a0:a_13\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_2:g2:a0:a_12\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_2:g2:a0:a_11\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_2:g2:a0:a_10\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_2:g2:a0:a_9\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_2:g2:a0:a_8\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_2:g2:a0:a_7\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_2:g2:a0:a_6\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_2:g2:a0:a_5\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_2:g2:a0:a_4\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_2:g2:a0:a_3\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_2:g2:a0:a_2\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_2:g2:a0:a_1\ : bit;
SIGNAL \PWM_2:PWMUDB:MODIN2_1\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_2:g2:a0:a_0\ : bit;
SIGNAL \PWM_2:PWMUDB:MODIN2_0\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_2:g2:a0:b_31\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_2:g2:a0:b_30\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_2:g2:a0:b_29\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_2:g2:a0:b_28\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_2:g2:a0:b_27\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_2:g2:a0:b_26\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_2:g2:a0:b_25\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_2:g2:a0:b_24\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_2:g2:a0:b_23\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_2:g2:a0:b_22\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_2:g2:a0:b_21\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_2:g2:a0:b_20\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_2:g2:a0:b_19\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_2:g2:a0:b_18\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_2:g2:a0:b_17\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_2:g2:a0:b_16\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_2:g2:a0:b_15\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_2:g2:a0:b_14\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_2:g2:a0:b_13\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_2:g2:a0:b_12\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_2:g2:a0:b_11\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_2:g2:a0:b_10\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_2:g2:a0:b_9\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_2:g2:a0:b_8\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_2:g2:a0:b_7\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_2:g2:a0:b_6\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_2:g2:a0:b_5\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_2:g2:a0:b_4\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_2:g2:a0:b_3\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_2:g2:a0:b_2\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_2:g2:a0:b_1\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_2:g2:a0:b_0\ : bit;
SIGNAL \PWM_2:PWMUDB:add_vi_vv_MODGEN_2_31\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_2:g2:a0:s_31\ : bit;
SIGNAL \PWM_2:PWMUDB:add_vi_vv_MODGEN_2_30\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_2:g2:a0:s_30\ : bit;
SIGNAL \PWM_2:PWMUDB:add_vi_vv_MODGEN_2_29\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_2:g2:a0:s_29\ : bit;
SIGNAL \PWM_2:PWMUDB:add_vi_vv_MODGEN_2_28\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_2:g2:a0:s_28\ : bit;
SIGNAL \PWM_2:PWMUDB:add_vi_vv_MODGEN_2_27\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_2:g2:a0:s_27\ : bit;
SIGNAL \PWM_2:PWMUDB:add_vi_vv_MODGEN_2_26\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_2:g2:a0:s_26\ : bit;
SIGNAL \PWM_2:PWMUDB:add_vi_vv_MODGEN_2_25\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_2:g2:a0:s_25\ : bit;
SIGNAL \PWM_2:PWMUDB:add_vi_vv_MODGEN_2_24\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_2:g2:a0:s_24\ : bit;
SIGNAL \PWM_2:PWMUDB:add_vi_vv_MODGEN_2_23\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_2:g2:a0:s_23\ : bit;
SIGNAL \PWM_2:PWMUDB:add_vi_vv_MODGEN_2_22\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_2:g2:a0:s_22\ : bit;
SIGNAL \PWM_2:PWMUDB:add_vi_vv_MODGEN_2_21\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_2:g2:a0:s_21\ : bit;
SIGNAL \PWM_2:PWMUDB:add_vi_vv_MODGEN_2_20\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_2:g2:a0:s_20\ : bit;
SIGNAL \PWM_2:PWMUDB:add_vi_vv_MODGEN_2_19\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_2:g2:a0:s_19\ : bit;
SIGNAL \PWM_2:PWMUDB:add_vi_vv_MODGEN_2_18\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_2:g2:a0:s_18\ : bit;
SIGNAL \PWM_2:PWMUDB:add_vi_vv_MODGEN_2_17\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_2:g2:a0:s_17\ : bit;
SIGNAL \PWM_2:PWMUDB:add_vi_vv_MODGEN_2_16\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_2:g2:a0:s_16\ : bit;
SIGNAL \PWM_2:PWMUDB:add_vi_vv_MODGEN_2_15\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_2:g2:a0:s_15\ : bit;
SIGNAL \PWM_2:PWMUDB:add_vi_vv_MODGEN_2_14\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_2:g2:a0:s_14\ : bit;
SIGNAL \PWM_2:PWMUDB:add_vi_vv_MODGEN_2_13\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_2:g2:a0:s_13\ : bit;
SIGNAL \PWM_2:PWMUDB:add_vi_vv_MODGEN_2_12\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_2:g2:a0:s_12\ : bit;
SIGNAL \PWM_2:PWMUDB:add_vi_vv_MODGEN_2_11\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_2:g2:a0:s_11\ : bit;
SIGNAL \PWM_2:PWMUDB:add_vi_vv_MODGEN_2_10\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_2:g2:a0:s_10\ : bit;
SIGNAL \PWM_2:PWMUDB:add_vi_vv_MODGEN_2_9\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_2:g2:a0:s_9\ : bit;
SIGNAL \PWM_2:PWMUDB:add_vi_vv_MODGEN_2_8\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_2:g2:a0:s_8\ : bit;
SIGNAL \PWM_2:PWMUDB:add_vi_vv_MODGEN_2_7\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_2:g2:a0:s_7\ : bit;
SIGNAL \PWM_2:PWMUDB:add_vi_vv_MODGEN_2_6\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_2:g2:a0:s_6\ : bit;
SIGNAL \PWM_2:PWMUDB:add_vi_vv_MODGEN_2_5\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_2:g2:a0:s_5\ : bit;
SIGNAL \PWM_2:PWMUDB:add_vi_vv_MODGEN_2_4\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_2:g2:a0:s_4\ : bit;
SIGNAL \PWM_2:PWMUDB:add_vi_vv_MODGEN_2_3\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_2:g2:a0:s_3\ : bit;
SIGNAL \PWM_2:PWMUDB:add_vi_vv_MODGEN_2_2\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_2:g2:a0:s_2\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_2:g2:a0:s_1\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_2:g2:a0:s_0\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_949 : bit;
SIGNAL Net_943 : bit;
SIGNAL Net_940 : bit;
SIGNAL \PWM_2:Net_113\ : bit;
SIGNAL \PWM_2:Net_107\ : bit;
SIGNAL \PWM_2:Net_114\ : bit;
SIGNAL \PWM_3:PWMUDB:km_run\ : bit;
SIGNAL \PWM_3:PWMUDB:min_kill_reg\ : bit;
SIGNAL \PWM_3:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \PWM_3:PWMUDB:Clk_Ctl_i\ : bit;
SIGNAL \PWM_3:PWMUDB:control_7\ : bit;
SIGNAL \PWM_3:PWMUDB:control_6\ : bit;
SIGNAL \PWM_3:PWMUDB:control_5\ : bit;
SIGNAL \PWM_3:PWMUDB:control_4\ : bit;
SIGNAL \PWM_3:PWMUDB:control_3\ : bit;
SIGNAL \PWM_3:PWMUDB:control_2\ : bit;
SIGNAL \PWM_3:PWMUDB:control_1\ : bit;
SIGNAL \PWM_3:PWMUDB:control_0\ : bit;
SIGNAL \PWM_3:PWMUDB:ctrl_enable\ : bit;
SIGNAL \PWM_3:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \PWM_3:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \PWM_3:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \PWM_3:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \PWM_3:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \PWM_3:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \PWM_3:PWMUDB:prevCapture\ : bit;
SIGNAL \PWM_3:PWMUDB:capt_rising\ : bit;
SIGNAL \PWM_3:PWMUDB:capt_falling\ : bit;
SIGNAL \PWM_3:PWMUDB:hwCapture\ : bit;
SIGNAL \PWM_3:PWMUDB:hwEnable\ : bit;
SIGNAL \PWM_3:PWMUDB:trig_last\ : bit;
SIGNAL \PWM_3:PWMUDB:trig_rise\ : bit;
SIGNAL \PWM_3:PWMUDB:trig_fall\ : bit;
SIGNAL \PWM_3:PWMUDB:trig_out\ : bit;
SIGNAL \PWM_3:PWMUDB:runmode_enable\ : bit;
SIGNAL \PWM_3:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL \PWM_3:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \PWM_3:PWMUDB:final_enable\ : bit;
SIGNAL \PWM_3:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \PWM_3:PWMUDB:tc_i\ : bit;
SIGNAL \PWM_3:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \PWM_3:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \PWM_3:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \PWM_3:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \PWM_3:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \PWM_3:PWMUDB:sc_kill\ : bit;
SIGNAL \PWM_3:PWMUDB:min_kill\ : bit;
SIGNAL \PWM_3:PWMUDB:final_kill\ : bit;
SIGNAL \PWM_3:PWMUDB:km_tc\ : bit;
SIGNAL \PWM_3:PWMUDB:db_tc\ : bit;
SIGNAL \PWM_3:PWMUDB:dith_count_1\ : bit;
SIGNAL \PWM_3:PWMUDB:add_vi_vv_MODGEN_3_1\ : bit;
SIGNAL \PWM_3:PWMUDB:dith_count_0\ : bit;
SIGNAL \PWM_3:PWMUDB:add_vi_vv_MODGEN_3_0\ : bit;
SIGNAL \PWM_3:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \PWM_3:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \PWM_3:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \PWM_3:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \PWM_3:PWMUDB:dith_sel\ : bit;
SIGNAL \PWM_3:PWMUDB:reset\ : bit;
SIGNAL \PWM_3:PWMUDB:status_6\ : bit;
SIGNAL \PWM_3:PWMUDB:status_5\ : bit;
SIGNAL \PWM_3:PWMUDB:status_4\ : bit;
SIGNAL \PWM_3:PWMUDB:status_3\ : bit;
SIGNAL \PWM_3:PWMUDB:status_2\ : bit;
SIGNAL \PWM_3:PWMUDB:status_1\ : bit;
SIGNAL \PWM_3:PWMUDB:status_0\ : bit;
SIGNAL \PWM_3:Net_55\ : bit;
SIGNAL \PWM_3:PWMUDB:prevCompare1\ : bit;
SIGNAL \PWM_3:PWMUDB:cmp1\ : bit;
SIGNAL \PWM_3:PWMUDB:cmp1_status\ : bit;
SIGNAL \PWM_3:PWMUDB:cmp2_status\ : bit;
SIGNAL \PWM_3:PWMUDB:cmp2\ : bit;
SIGNAL \PWM_3:PWMUDB:cmp1_status_reg\ : bit;
SIGNAL \PWM_3:PWMUDB:cmp2_status_reg\ : bit;
SIGNAL \PWM_3:PWMUDB:final_kill_reg\ : bit;
SIGNAL \PWM_3:PWMUDB:cmp1_status_reg\\R\ : bit;
SIGNAL \PWM_3:PWMUDB:cmp1_status_reg\\S\ : bit;
SIGNAL \PWM_3:PWMUDB:cmp2_status_reg\\R\ : bit;
SIGNAL \PWM_3:PWMUDB:cmp2_status_reg\\S\ : bit;
SIGNAL \PWM_3:PWMUDB:final_kill_reg\\R\ : bit;
SIGNAL \PWM_3:PWMUDB:final_kill_reg\\S\ : bit;
SIGNAL \PWM_3:PWMUDB:fifo_full\ : bit;
SIGNAL \PWM_3:PWMUDB:cs_addr_2\ : bit;
SIGNAL \PWM_3:PWMUDB:cs_addr_1\ : bit;
SIGNAL \PWM_3:PWMUDB:cs_addr_0\ : bit;
SIGNAL \PWM_3:PWMUDB:final_capture\ : bit;
SIGNAL \PWM_3:PWMUDB:nc2\ : bit;
SIGNAL \PWM_3:PWMUDB:nc3\ : bit;
SIGNAL \PWM_3:PWMUDB:nc1\ : bit;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \PWM_3:PWMUDB:sP16:pwmdp:ff0_0\:SIGNAL IS 2;
SIGNAL \PWM_3:PWMUDB:nc4\ : bit;
SIGNAL \PWM_3:PWMUDB:nc5\ : bit;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \PWM_3:PWMUDB:sP16:pwmdp:z1_0\:SIGNAL IS 2;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \PWM_3:PWMUDB:sP16:pwmdp:ff1_0\:SIGNAL IS 2;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \PWM_3:PWMUDB:sP16:pwmdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \PWM_3:PWMUDB:sP16:pwmdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \PWM_3:PWMUDB:sP16:pwmdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:so_0\ : bit;
ATTRIBUTE port_state_att of \PWM_3:PWMUDB:sP16:pwmdp:so_0\:SIGNAL IS 2;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:f0_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \PWM_3:PWMUDB:sP16:pwmdp:f0_bus_stat_0\:SIGNAL IS 2;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:f0_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \PWM_3:PWMUDB:sP16:pwmdp:f0_blk_stat_0\:SIGNAL IS 2;
SIGNAL \PWM_3:PWMUDB:nc6\ : bit;
SIGNAL \PWM_3:PWMUDB:nc7\ : bit;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_3:PWMUDB:sP16:pwmdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_3:PWMUDB:sP16:pwmdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_3:PWMUDB:sP16:pwmdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_3:PWMUDB:sP16:pwmdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_3:PWMUDB:sP16:pwmdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_3:PWMUDB:sP16:pwmdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_3:PWMUDB:sP16:pwmdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_3:PWMUDB:sP16:pwmdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_3:PWMUDB:sP16:pwmdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_3:PWMUDB:sP16:pwmdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_3:PWMUDB:sP16:pwmdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_3:PWMUDB:sP16:pwmdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_3:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_3:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_3:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_3:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:carry\ : bit;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:sh_right\ : bit;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:sh_left\ : bit;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:msb\ : bit;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:cmp_eq_1\ : bit;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:cmp_eq_0\ : bit;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:cmp_lt_1\ : bit;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:cmp_lt_0\ : bit;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:cmp_zero_1\ : bit;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:cmp_zero_0\ : bit;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:cmp_ff_1\ : bit;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:cmp_ff_0\ : bit;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:cap_1\ : bit;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:cap_0\ : bit;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:cfb\ : bit;
SIGNAL \PWM_3:PWMUDB:cmp1_eq\ : bit;
SIGNAL \PWM_3:PWMUDB:cmp1_less\ : bit;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \PWM_3:PWMUDB:sP16:pwmdp:ff0_1\:SIGNAL IS 2;
SIGNAL \PWM_3:PWMUDB:cmp2_eq\ : bit;
SIGNAL \PWM_3:PWMUDB:cmp2_less\ : bit;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \PWM_3:PWMUDB:sP16:pwmdp:z1_1\:SIGNAL IS 2;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \PWM_3:PWMUDB:sP16:pwmdp:ff1_1\:SIGNAL IS 2;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \PWM_3:PWMUDB:sP16:pwmdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \PWM_3:PWMUDB:sP16:pwmdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \PWM_3:PWMUDB:sP16:pwmdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:so_1\ : bit;
ATTRIBUTE port_state_att of \PWM_3:PWMUDB:sP16:pwmdp:so_1\:SIGNAL IS 2;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:f0_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \PWM_3:PWMUDB:sP16:pwmdp:f0_bus_stat_1\:SIGNAL IS 2;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:f0_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \PWM_3:PWMUDB:sP16:pwmdp:f0_blk_stat_1\:SIGNAL IS 2;
SIGNAL \PWM_3:PWMUDB:fifo_nempty\ : bit;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_3:PWMUDB:sP16:pwmdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_3:PWMUDB:sP16:pwmdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_3:PWMUDB:sP16:pwmdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_3:PWMUDB:sP16:pwmdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_3:PWMUDB:sP16:pwmdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_3:PWMUDB:sP16:pwmdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_3:PWMUDB:sP16:pwmdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_3:PWMUDB:sP16:pwmdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_3:PWMUDB:sP16:pwmdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_3:PWMUDB:sP16:pwmdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_3:PWMUDB:sP16:pwmdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_3:PWMUDB:sP16:pwmdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_3:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_3:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_3:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_3:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_3:PWMUDB:compare1\ : bit;
SIGNAL \PWM_3:PWMUDB:compare2\ : bit;
SIGNAL \PWM_3:PWMUDB:pwm_reg_i\ : bit;
SIGNAL \PWM_3:PWMUDB:pwm_i\ : bit;
SIGNAL \PWM_3:PWMUDB:pwm1_reg_i\ : bit;
SIGNAL \PWM_3:PWMUDB:pwm1_i\ : bit;
SIGNAL \PWM_3:PWMUDB:pwm2_reg_i\ : bit;
SIGNAL \PWM_3:PWMUDB:pwm2_i\ : bit;
SIGNAL \PWM_3:PWMUDB:tc_reg_i\ : bit;
SIGNAL \PWM_3:Net_101\ : bit;
SIGNAL \PWM_3:Net_96\ : bit;
SIGNAL Net_955 : bit;
SIGNAL Net_956 : bit;
SIGNAL \PWM_3:PWMUDB:pwm_temp\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_3:b_31\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_3:b_30\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_3:b_29\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_3:b_28\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_3:b_27\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_3:b_26\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_3:b_25\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_3:b_24\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_3:b_23\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_3:b_22\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_3:b_21\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_3:b_20\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_3:b_19\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_3:b_18\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_3:b_17\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_3:b_16\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_3:b_15\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_3:b_14\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_3:b_13\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_3:b_12\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_3:b_11\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_3:b_10\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_3:b_9\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_3:b_8\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_3:b_7\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_3:b_6\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_3:b_5\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_3:b_4\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_3:b_3\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_3:b_2\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_3:b_1\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_3:b_0\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_3:g2:a0:a_31\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_3:g2:a0:a_30\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_3:g2:a0:a_29\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_3:g2:a0:a_28\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_3:g2:a0:a_27\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_3:g2:a0:a_26\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_3:g2:a0:a_25\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_3:g2:a0:a_24\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_3:g2:a0:a_23\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_3:g2:a0:a_22\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_3:g2:a0:a_21\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_3:g2:a0:a_20\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_3:g2:a0:a_19\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_3:g2:a0:a_18\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_3:g2:a0:a_17\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_3:g2:a0:a_16\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_3:g2:a0:a_15\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_3:g2:a0:a_14\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_3:g2:a0:a_13\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_3:g2:a0:a_12\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_3:g2:a0:a_11\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_3:g2:a0:a_10\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_3:g2:a0:a_9\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_3:g2:a0:a_8\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_3:g2:a0:a_7\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_3:g2:a0:a_6\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_3:g2:a0:a_5\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_3:g2:a0:a_4\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_3:g2:a0:a_3\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_3:g2:a0:a_2\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_3:g2:a0:a_1\ : bit;
SIGNAL \PWM_3:PWMUDB:MODIN3_1\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_3:g2:a0:a_0\ : bit;
SIGNAL \PWM_3:PWMUDB:MODIN3_0\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_3:g2:a0:b_31\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_3:g2:a0:b_30\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_3:g2:a0:b_29\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_3:g2:a0:b_28\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_3:g2:a0:b_27\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_3:g2:a0:b_26\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_3:g2:a0:b_25\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_3:g2:a0:b_24\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_3:g2:a0:b_23\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_3:g2:a0:b_22\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_3:g2:a0:b_21\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_3:g2:a0:b_20\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_3:g2:a0:b_19\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_3:g2:a0:b_18\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_3:g2:a0:b_17\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_3:g2:a0:b_16\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_3:g2:a0:b_15\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_3:g2:a0:b_14\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_3:g2:a0:b_13\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_3:g2:a0:b_12\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_3:g2:a0:b_11\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_3:g2:a0:b_10\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_3:g2:a0:b_9\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_3:g2:a0:b_8\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_3:g2:a0:b_7\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_3:g2:a0:b_6\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_3:g2:a0:b_5\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_3:g2:a0:b_4\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_3:g2:a0:b_3\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_3:g2:a0:b_2\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_3:g2:a0:b_1\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_3:g2:a0:b_0\ : bit;
SIGNAL \PWM_3:PWMUDB:add_vi_vv_MODGEN_3_31\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_3:g2:a0:s_31\ : bit;
SIGNAL \PWM_3:PWMUDB:add_vi_vv_MODGEN_3_30\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_3:g2:a0:s_30\ : bit;
SIGNAL \PWM_3:PWMUDB:add_vi_vv_MODGEN_3_29\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_3:g2:a0:s_29\ : bit;
SIGNAL \PWM_3:PWMUDB:add_vi_vv_MODGEN_3_28\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_3:g2:a0:s_28\ : bit;
SIGNAL \PWM_3:PWMUDB:add_vi_vv_MODGEN_3_27\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_3:g2:a0:s_27\ : bit;
SIGNAL \PWM_3:PWMUDB:add_vi_vv_MODGEN_3_26\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_3:g2:a0:s_26\ : bit;
SIGNAL \PWM_3:PWMUDB:add_vi_vv_MODGEN_3_25\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_3:g2:a0:s_25\ : bit;
SIGNAL \PWM_3:PWMUDB:add_vi_vv_MODGEN_3_24\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_3:g2:a0:s_24\ : bit;
SIGNAL \PWM_3:PWMUDB:add_vi_vv_MODGEN_3_23\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_3:g2:a0:s_23\ : bit;
SIGNAL \PWM_3:PWMUDB:add_vi_vv_MODGEN_3_22\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_3:g2:a0:s_22\ : bit;
SIGNAL \PWM_3:PWMUDB:add_vi_vv_MODGEN_3_21\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_3:g2:a0:s_21\ : bit;
SIGNAL \PWM_3:PWMUDB:add_vi_vv_MODGEN_3_20\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_3:g2:a0:s_20\ : bit;
SIGNAL \PWM_3:PWMUDB:add_vi_vv_MODGEN_3_19\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_3:g2:a0:s_19\ : bit;
SIGNAL \PWM_3:PWMUDB:add_vi_vv_MODGEN_3_18\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_3:g2:a0:s_18\ : bit;
SIGNAL \PWM_3:PWMUDB:add_vi_vv_MODGEN_3_17\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_3:g2:a0:s_17\ : bit;
SIGNAL \PWM_3:PWMUDB:add_vi_vv_MODGEN_3_16\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_3:g2:a0:s_16\ : bit;
SIGNAL \PWM_3:PWMUDB:add_vi_vv_MODGEN_3_15\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_3:g2:a0:s_15\ : bit;
SIGNAL \PWM_3:PWMUDB:add_vi_vv_MODGEN_3_14\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_3:g2:a0:s_14\ : bit;
SIGNAL \PWM_3:PWMUDB:add_vi_vv_MODGEN_3_13\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_3:g2:a0:s_13\ : bit;
SIGNAL \PWM_3:PWMUDB:add_vi_vv_MODGEN_3_12\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_3:g2:a0:s_12\ : bit;
SIGNAL \PWM_3:PWMUDB:add_vi_vv_MODGEN_3_11\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_3:g2:a0:s_11\ : bit;
SIGNAL \PWM_3:PWMUDB:add_vi_vv_MODGEN_3_10\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_3:g2:a0:s_10\ : bit;
SIGNAL \PWM_3:PWMUDB:add_vi_vv_MODGEN_3_9\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_3:g2:a0:s_9\ : bit;
SIGNAL \PWM_3:PWMUDB:add_vi_vv_MODGEN_3_8\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_3:g2:a0:s_8\ : bit;
SIGNAL \PWM_3:PWMUDB:add_vi_vv_MODGEN_3_7\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_3:g2:a0:s_7\ : bit;
SIGNAL \PWM_3:PWMUDB:add_vi_vv_MODGEN_3_6\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_3:g2:a0:s_6\ : bit;
SIGNAL \PWM_3:PWMUDB:add_vi_vv_MODGEN_3_5\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_3:g2:a0:s_5\ : bit;
SIGNAL \PWM_3:PWMUDB:add_vi_vv_MODGEN_3_4\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_3:g2:a0:s_4\ : bit;
SIGNAL \PWM_3:PWMUDB:add_vi_vv_MODGEN_3_3\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_3:g2:a0:s_3\ : bit;
SIGNAL \PWM_3:PWMUDB:add_vi_vv_MODGEN_3_2\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_3:g2:a0:s_2\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_3:g2:a0:s_1\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_3:g2:a0:s_0\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_963 : bit;
SIGNAL Net_957 : bit;
SIGNAL Net_954 : bit;
SIGNAL \PWM_3:Net_113\ : bit;
SIGNAL \PWM_3:Net_107\ : bit;
SIGNAL \PWM_3:Net_114\ : bit;
SIGNAL \PWM_4:PWMUDB:km_run\ : bit;
SIGNAL \PWM_4:PWMUDB:min_kill_reg\ : bit;
SIGNAL \PWM_4:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \PWM_4:PWMUDB:Clk_Ctl_i\ : bit;
SIGNAL \PWM_4:PWMUDB:control_7\ : bit;
SIGNAL \PWM_4:PWMUDB:control_6\ : bit;
SIGNAL \PWM_4:PWMUDB:control_5\ : bit;
SIGNAL \PWM_4:PWMUDB:control_4\ : bit;
SIGNAL \PWM_4:PWMUDB:control_3\ : bit;
SIGNAL \PWM_4:PWMUDB:control_2\ : bit;
SIGNAL \PWM_4:PWMUDB:control_1\ : bit;
SIGNAL \PWM_4:PWMUDB:control_0\ : bit;
SIGNAL \PWM_4:PWMUDB:ctrl_enable\ : bit;
SIGNAL \PWM_4:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \PWM_4:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \PWM_4:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \PWM_4:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \PWM_4:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \PWM_4:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \PWM_4:PWMUDB:prevCapture\ : bit;
SIGNAL \PWM_4:PWMUDB:capt_rising\ : bit;
SIGNAL \PWM_4:PWMUDB:capt_falling\ : bit;
SIGNAL \PWM_4:PWMUDB:hwCapture\ : bit;
SIGNAL \PWM_4:PWMUDB:hwEnable\ : bit;
SIGNAL \PWM_4:PWMUDB:trig_last\ : bit;
SIGNAL \PWM_4:PWMUDB:trig_rise\ : bit;
SIGNAL \PWM_4:PWMUDB:trig_fall\ : bit;
SIGNAL \PWM_4:PWMUDB:trig_out\ : bit;
SIGNAL \PWM_4:PWMUDB:runmode_enable\ : bit;
SIGNAL \PWM_4:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL \PWM_4:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \PWM_4:PWMUDB:final_enable\ : bit;
SIGNAL \PWM_4:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \PWM_4:PWMUDB:tc_i\ : bit;
SIGNAL \PWM_4:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \PWM_4:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \PWM_4:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \PWM_4:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \PWM_4:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \PWM_4:PWMUDB:sc_kill\ : bit;
SIGNAL \PWM_4:PWMUDB:min_kill\ : bit;
SIGNAL \PWM_4:PWMUDB:final_kill\ : bit;
SIGNAL \PWM_4:PWMUDB:km_tc\ : bit;
SIGNAL \PWM_4:PWMUDB:db_tc\ : bit;
SIGNAL \PWM_4:PWMUDB:dith_count_1\ : bit;
SIGNAL \PWM_4:PWMUDB:add_vi_vv_MODGEN_4_1\ : bit;
SIGNAL \PWM_4:PWMUDB:dith_count_0\ : bit;
SIGNAL \PWM_4:PWMUDB:add_vi_vv_MODGEN_4_0\ : bit;
SIGNAL \PWM_4:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \PWM_4:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \PWM_4:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \PWM_4:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \PWM_4:PWMUDB:dith_sel\ : bit;
SIGNAL \PWM_4:PWMUDB:reset\ : bit;
SIGNAL \PWM_4:PWMUDB:status_6\ : bit;
SIGNAL \PWM_4:PWMUDB:status_5\ : bit;
SIGNAL \PWM_4:PWMUDB:status_4\ : bit;
SIGNAL \PWM_4:PWMUDB:status_3\ : bit;
SIGNAL \PWM_4:PWMUDB:status_2\ : bit;
SIGNAL \PWM_4:PWMUDB:status_1\ : bit;
SIGNAL \PWM_4:PWMUDB:status_0\ : bit;
SIGNAL \PWM_4:Net_55\ : bit;
SIGNAL \PWM_4:PWMUDB:prevCompare1\ : bit;
SIGNAL \PWM_4:PWMUDB:cmp1\ : bit;
SIGNAL \PWM_4:PWMUDB:cmp1_status\ : bit;
SIGNAL \PWM_4:PWMUDB:cmp2_status\ : bit;
SIGNAL \PWM_4:PWMUDB:cmp2\ : bit;
SIGNAL \PWM_4:PWMUDB:cmp1_status_reg\ : bit;
SIGNAL \PWM_4:PWMUDB:cmp2_status_reg\ : bit;
SIGNAL \PWM_4:PWMUDB:final_kill_reg\ : bit;
SIGNAL \PWM_4:PWMUDB:cmp1_status_reg\\R\ : bit;
SIGNAL \PWM_4:PWMUDB:cmp1_status_reg\\S\ : bit;
SIGNAL \PWM_4:PWMUDB:cmp2_status_reg\\R\ : bit;
SIGNAL \PWM_4:PWMUDB:cmp2_status_reg\\S\ : bit;
SIGNAL \PWM_4:PWMUDB:final_kill_reg\\R\ : bit;
SIGNAL \PWM_4:PWMUDB:final_kill_reg\\S\ : bit;
SIGNAL \PWM_4:PWMUDB:fifo_full\ : bit;
SIGNAL \PWM_4:PWMUDB:cs_addr_2\ : bit;
SIGNAL \PWM_4:PWMUDB:cs_addr_1\ : bit;
SIGNAL \PWM_4:PWMUDB:cs_addr_0\ : bit;
SIGNAL \PWM_4:PWMUDB:final_capture\ : bit;
SIGNAL \PWM_4:PWMUDB:nc2\ : bit;
SIGNAL \PWM_4:PWMUDB:nc3\ : bit;
SIGNAL \PWM_4:PWMUDB:nc1\ : bit;
SIGNAL \PWM_4:PWMUDB:sP16:pwmdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \PWM_4:PWMUDB:sP16:pwmdp:ff0_0\:SIGNAL IS 2;
SIGNAL \PWM_4:PWMUDB:nc4\ : bit;
SIGNAL \PWM_4:PWMUDB:nc5\ : bit;
SIGNAL \PWM_4:PWMUDB:sP16:pwmdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \PWM_4:PWMUDB:sP16:pwmdp:z1_0\:SIGNAL IS 2;
SIGNAL \PWM_4:PWMUDB:sP16:pwmdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \PWM_4:PWMUDB:sP16:pwmdp:ff1_0\:SIGNAL IS 2;
SIGNAL \PWM_4:PWMUDB:sP16:pwmdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \PWM_4:PWMUDB:sP16:pwmdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \PWM_4:PWMUDB:sP16:pwmdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \PWM_4:PWMUDB:sP16:pwmdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \PWM_4:PWMUDB:sP16:pwmdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \PWM_4:PWMUDB:sP16:pwmdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \PWM_4:PWMUDB:sP16:pwmdp:so_0\ : bit;
ATTRIBUTE port_state_att of \PWM_4:PWMUDB:sP16:pwmdp:so_0\:SIGNAL IS 2;
SIGNAL \PWM_4:PWMUDB:sP16:pwmdp:f0_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \PWM_4:PWMUDB:sP16:pwmdp:f0_bus_stat_0\:SIGNAL IS 2;
SIGNAL \PWM_4:PWMUDB:sP16:pwmdp:f0_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \PWM_4:PWMUDB:sP16:pwmdp:f0_blk_stat_0\:SIGNAL IS 2;
SIGNAL \PWM_4:PWMUDB:nc6\ : bit;
SIGNAL \PWM_4:PWMUDB:nc7\ : bit;
SIGNAL \PWM_4:PWMUDB:sP16:pwmdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_4:PWMUDB:sP16:pwmdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_4:PWMUDB:sP16:pwmdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_4:PWMUDB:sP16:pwmdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_4:PWMUDB:sP16:pwmdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_4:PWMUDB:sP16:pwmdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_4:PWMUDB:sP16:pwmdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_4:PWMUDB:sP16:pwmdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_4:PWMUDB:sP16:pwmdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_4:PWMUDB:sP16:pwmdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_4:PWMUDB:sP16:pwmdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_4:PWMUDB:sP16:pwmdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_4:PWMUDB:sP16:pwmdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_4:PWMUDB:sP16:pwmdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_4:PWMUDB:sP16:pwmdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_4:PWMUDB:sP16:pwmdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_4:PWMUDB:sP16:pwmdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_4:PWMUDB:sP16:pwmdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_4:PWMUDB:sP16:pwmdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_4:PWMUDB:sP16:pwmdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_4:PWMUDB:sP16:pwmdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_4:PWMUDB:sP16:pwmdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_4:PWMUDB:sP16:pwmdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_4:PWMUDB:sP16:pwmdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_4:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_4:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_4:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_4:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_4:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_4:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_4:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_4:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_4:PWMUDB:sP16:pwmdp:carry\ : bit;
SIGNAL \PWM_4:PWMUDB:sP16:pwmdp:sh_right\ : bit;
SIGNAL \PWM_4:PWMUDB:sP16:pwmdp:sh_left\ : bit;
SIGNAL \PWM_4:PWMUDB:sP16:pwmdp:msb\ : bit;
SIGNAL \PWM_4:PWMUDB:sP16:pwmdp:cmp_eq_1\ : bit;
SIGNAL \PWM_4:PWMUDB:sP16:pwmdp:cmp_eq_0\ : bit;
SIGNAL \PWM_4:PWMUDB:sP16:pwmdp:cmp_lt_1\ : bit;
SIGNAL \PWM_4:PWMUDB:sP16:pwmdp:cmp_lt_0\ : bit;
SIGNAL \PWM_4:PWMUDB:sP16:pwmdp:cmp_zero_1\ : bit;
SIGNAL \PWM_4:PWMUDB:sP16:pwmdp:cmp_zero_0\ : bit;
SIGNAL \PWM_4:PWMUDB:sP16:pwmdp:cmp_ff_1\ : bit;
SIGNAL \PWM_4:PWMUDB:sP16:pwmdp:cmp_ff_0\ : bit;
SIGNAL \PWM_4:PWMUDB:sP16:pwmdp:cap_1\ : bit;
SIGNAL \PWM_4:PWMUDB:sP16:pwmdp:cap_0\ : bit;
SIGNAL \PWM_4:PWMUDB:sP16:pwmdp:cfb\ : bit;
SIGNAL \PWM_4:PWMUDB:cmp1_eq\ : bit;
SIGNAL \PWM_4:PWMUDB:cmp1_less\ : bit;
SIGNAL \PWM_4:PWMUDB:sP16:pwmdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \PWM_4:PWMUDB:sP16:pwmdp:ff0_1\:SIGNAL IS 2;
SIGNAL \PWM_4:PWMUDB:cmp2_eq\ : bit;
SIGNAL \PWM_4:PWMUDB:cmp2_less\ : bit;
SIGNAL \PWM_4:PWMUDB:sP16:pwmdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \PWM_4:PWMUDB:sP16:pwmdp:z1_1\:SIGNAL IS 2;
SIGNAL \PWM_4:PWMUDB:sP16:pwmdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \PWM_4:PWMUDB:sP16:pwmdp:ff1_1\:SIGNAL IS 2;
SIGNAL \PWM_4:PWMUDB:sP16:pwmdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \PWM_4:PWMUDB:sP16:pwmdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \PWM_4:PWMUDB:sP16:pwmdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \PWM_4:PWMUDB:sP16:pwmdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \PWM_4:PWMUDB:sP16:pwmdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \PWM_4:PWMUDB:sP16:pwmdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \PWM_4:PWMUDB:sP16:pwmdp:so_1\ : bit;
ATTRIBUTE port_state_att of \PWM_4:PWMUDB:sP16:pwmdp:so_1\:SIGNAL IS 2;
SIGNAL \PWM_4:PWMUDB:sP16:pwmdp:f0_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \PWM_4:PWMUDB:sP16:pwmdp:f0_bus_stat_1\:SIGNAL IS 2;
SIGNAL \PWM_4:PWMUDB:sP16:pwmdp:f0_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \PWM_4:PWMUDB:sP16:pwmdp:f0_blk_stat_1\:SIGNAL IS 2;
SIGNAL \PWM_4:PWMUDB:fifo_nempty\ : bit;
SIGNAL \PWM_4:PWMUDB:sP16:pwmdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_4:PWMUDB:sP16:pwmdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_4:PWMUDB:sP16:pwmdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_4:PWMUDB:sP16:pwmdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_4:PWMUDB:sP16:pwmdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_4:PWMUDB:sP16:pwmdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_4:PWMUDB:sP16:pwmdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_4:PWMUDB:sP16:pwmdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_4:PWMUDB:sP16:pwmdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_4:PWMUDB:sP16:pwmdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_4:PWMUDB:sP16:pwmdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_4:PWMUDB:sP16:pwmdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_4:PWMUDB:sP16:pwmdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_4:PWMUDB:sP16:pwmdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_4:PWMUDB:sP16:pwmdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_4:PWMUDB:sP16:pwmdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_4:PWMUDB:sP16:pwmdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_4:PWMUDB:sP16:pwmdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_4:PWMUDB:sP16:pwmdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_4:PWMUDB:sP16:pwmdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_4:PWMUDB:sP16:pwmdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_4:PWMUDB:sP16:pwmdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_4:PWMUDB:sP16:pwmdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_4:PWMUDB:sP16:pwmdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_4:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_4:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_4:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_4:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_4:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_4:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_4:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_4:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_4:PWMUDB:compare1\ : bit;
SIGNAL \PWM_4:PWMUDB:compare2\ : bit;
SIGNAL \PWM_4:PWMUDB:pwm_reg_i\ : bit;
SIGNAL \PWM_4:PWMUDB:pwm_i\ : bit;
SIGNAL \PWM_4:PWMUDB:pwm1_reg_i\ : bit;
SIGNAL \PWM_4:PWMUDB:pwm1_i\ : bit;
SIGNAL \PWM_4:PWMUDB:pwm2_reg_i\ : bit;
SIGNAL \PWM_4:PWMUDB:pwm2_i\ : bit;
SIGNAL \PWM_4:PWMUDB:tc_reg_i\ : bit;
SIGNAL \PWM_4:Net_101\ : bit;
SIGNAL \PWM_4:Net_96\ : bit;
SIGNAL Net_969 : bit;
SIGNAL Net_970 : bit;
SIGNAL \PWM_4:PWMUDB:pwm_temp\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_4:b_31\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_4:b_30\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_4:b_29\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_4:b_28\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_4:b_27\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_4:b_26\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_4:b_25\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_4:b_24\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_4:b_23\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_4:b_22\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_4:b_21\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_4:b_20\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_4:b_19\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_4:b_18\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_4:b_17\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_4:b_16\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_4:b_15\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_4:b_14\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_4:b_13\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_4:b_12\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_4:b_11\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_4:b_10\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_4:b_9\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_4:b_8\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_4:b_7\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_4:b_6\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_4:b_5\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_4:b_4\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_4:b_3\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_4:b_2\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_4:b_1\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_4:b_0\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_4:g2:a0:a_31\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_4:g2:a0:a_30\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_4:g2:a0:a_29\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_4:g2:a0:a_28\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_4:g2:a0:a_27\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_4:g2:a0:a_26\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_4:g2:a0:a_25\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_4:g2:a0:a_24\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_4:g2:a0:a_23\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_4:g2:a0:a_22\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_4:g2:a0:a_21\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_4:g2:a0:a_20\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_4:g2:a0:a_19\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_4:g2:a0:a_18\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_4:g2:a0:a_17\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_4:g2:a0:a_16\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_4:g2:a0:a_15\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_4:g2:a0:a_14\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_4:g2:a0:a_13\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_4:g2:a0:a_12\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_4:g2:a0:a_11\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_4:g2:a0:a_10\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_4:g2:a0:a_9\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_4:g2:a0:a_8\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_4:g2:a0:a_7\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_4:g2:a0:a_6\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_4:g2:a0:a_5\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_4:g2:a0:a_4\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_4:g2:a0:a_3\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_4:g2:a0:a_2\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_4:g2:a0:a_1\ : bit;
SIGNAL \PWM_4:PWMUDB:MODIN4_1\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_4:g2:a0:a_0\ : bit;
SIGNAL \PWM_4:PWMUDB:MODIN4_0\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_4:g2:a0:b_31\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_4:g2:a0:b_30\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_4:g2:a0:b_29\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_4:g2:a0:b_28\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_4:g2:a0:b_27\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_4:g2:a0:b_26\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_4:g2:a0:b_25\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_4:g2:a0:b_24\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_4:g2:a0:b_23\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_4:g2:a0:b_22\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_4:g2:a0:b_21\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_4:g2:a0:b_20\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_4:g2:a0:b_19\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_4:g2:a0:b_18\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_4:g2:a0:b_17\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_4:g2:a0:b_16\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_4:g2:a0:b_15\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_4:g2:a0:b_14\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_4:g2:a0:b_13\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_4:g2:a0:b_12\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_4:g2:a0:b_11\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_4:g2:a0:b_10\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_4:g2:a0:b_9\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_4:g2:a0:b_8\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_4:g2:a0:b_7\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_4:g2:a0:b_6\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_4:g2:a0:b_5\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_4:g2:a0:b_4\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_4:g2:a0:b_3\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_4:g2:a0:b_2\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_4:g2:a0:b_1\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_4:g2:a0:b_0\ : bit;
SIGNAL \PWM_4:PWMUDB:add_vi_vv_MODGEN_4_31\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_4:g2:a0:s_31\ : bit;
SIGNAL \PWM_4:PWMUDB:add_vi_vv_MODGEN_4_30\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_4:g2:a0:s_30\ : bit;
SIGNAL \PWM_4:PWMUDB:add_vi_vv_MODGEN_4_29\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_4:g2:a0:s_29\ : bit;
SIGNAL \PWM_4:PWMUDB:add_vi_vv_MODGEN_4_28\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_4:g2:a0:s_28\ : bit;
SIGNAL \PWM_4:PWMUDB:add_vi_vv_MODGEN_4_27\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_4:g2:a0:s_27\ : bit;
SIGNAL \PWM_4:PWMUDB:add_vi_vv_MODGEN_4_26\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_4:g2:a0:s_26\ : bit;
SIGNAL \PWM_4:PWMUDB:add_vi_vv_MODGEN_4_25\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_4:g2:a0:s_25\ : bit;
SIGNAL \PWM_4:PWMUDB:add_vi_vv_MODGEN_4_24\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_4:g2:a0:s_24\ : bit;
SIGNAL \PWM_4:PWMUDB:add_vi_vv_MODGEN_4_23\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_4:g2:a0:s_23\ : bit;
SIGNAL \PWM_4:PWMUDB:add_vi_vv_MODGEN_4_22\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_4:g2:a0:s_22\ : bit;
SIGNAL \PWM_4:PWMUDB:add_vi_vv_MODGEN_4_21\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_4:g2:a0:s_21\ : bit;
SIGNAL \PWM_4:PWMUDB:add_vi_vv_MODGEN_4_20\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_4:g2:a0:s_20\ : bit;
SIGNAL \PWM_4:PWMUDB:add_vi_vv_MODGEN_4_19\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_4:g2:a0:s_19\ : bit;
SIGNAL \PWM_4:PWMUDB:add_vi_vv_MODGEN_4_18\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_4:g2:a0:s_18\ : bit;
SIGNAL \PWM_4:PWMUDB:add_vi_vv_MODGEN_4_17\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_4:g2:a0:s_17\ : bit;
SIGNAL \PWM_4:PWMUDB:add_vi_vv_MODGEN_4_16\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_4:g2:a0:s_16\ : bit;
SIGNAL \PWM_4:PWMUDB:add_vi_vv_MODGEN_4_15\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_4:g2:a0:s_15\ : bit;
SIGNAL \PWM_4:PWMUDB:add_vi_vv_MODGEN_4_14\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_4:g2:a0:s_14\ : bit;
SIGNAL \PWM_4:PWMUDB:add_vi_vv_MODGEN_4_13\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_4:g2:a0:s_13\ : bit;
SIGNAL \PWM_4:PWMUDB:add_vi_vv_MODGEN_4_12\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_4:g2:a0:s_12\ : bit;
SIGNAL \PWM_4:PWMUDB:add_vi_vv_MODGEN_4_11\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_4:g2:a0:s_11\ : bit;
SIGNAL \PWM_4:PWMUDB:add_vi_vv_MODGEN_4_10\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_4:g2:a0:s_10\ : bit;
SIGNAL \PWM_4:PWMUDB:add_vi_vv_MODGEN_4_9\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_4:g2:a0:s_9\ : bit;
SIGNAL \PWM_4:PWMUDB:add_vi_vv_MODGEN_4_8\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_4:g2:a0:s_8\ : bit;
SIGNAL \PWM_4:PWMUDB:add_vi_vv_MODGEN_4_7\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_4:g2:a0:s_7\ : bit;
SIGNAL \PWM_4:PWMUDB:add_vi_vv_MODGEN_4_6\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_4:g2:a0:s_6\ : bit;
SIGNAL \PWM_4:PWMUDB:add_vi_vv_MODGEN_4_5\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_4:g2:a0:s_5\ : bit;
SIGNAL \PWM_4:PWMUDB:add_vi_vv_MODGEN_4_4\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_4:g2:a0:s_4\ : bit;
SIGNAL \PWM_4:PWMUDB:add_vi_vv_MODGEN_4_3\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_4:g2:a0:s_3\ : bit;
SIGNAL \PWM_4:PWMUDB:add_vi_vv_MODGEN_4_2\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_4:g2:a0:s_2\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_4:g2:a0:s_1\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_4:g2:a0:s_0\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_977 : bit;
SIGNAL Net_971 : bit;
SIGNAL Net_968 : bit;
SIGNAL \PWM_4:Net_113\ : bit;
SIGNAL \PWM_4:Net_107\ : bit;
SIGNAL \PWM_4:Net_114\ : bit;
SIGNAL \PWM_5:PWMUDB:km_run\ : bit;
SIGNAL \PWM_5:PWMUDB:min_kill_reg\ : bit;
SIGNAL \PWM_5:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \PWM_5:PWMUDB:Clk_Ctl_i\ : bit;
SIGNAL \PWM_5:PWMUDB:control_7\ : bit;
SIGNAL \PWM_5:PWMUDB:control_6\ : bit;
SIGNAL \PWM_5:PWMUDB:control_5\ : bit;
SIGNAL \PWM_5:PWMUDB:control_4\ : bit;
SIGNAL \PWM_5:PWMUDB:control_3\ : bit;
SIGNAL \PWM_5:PWMUDB:control_2\ : bit;
SIGNAL \PWM_5:PWMUDB:control_1\ : bit;
SIGNAL \PWM_5:PWMUDB:control_0\ : bit;
SIGNAL \PWM_5:PWMUDB:ctrl_enable\ : bit;
SIGNAL \PWM_5:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \PWM_5:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \PWM_5:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \PWM_5:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \PWM_5:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \PWM_5:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \PWM_5:PWMUDB:prevCapture\ : bit;
SIGNAL \PWM_5:PWMUDB:capt_rising\ : bit;
SIGNAL \PWM_5:PWMUDB:capt_falling\ : bit;
SIGNAL \PWM_5:PWMUDB:hwCapture\ : bit;
SIGNAL \PWM_5:PWMUDB:hwEnable\ : bit;
SIGNAL \PWM_5:PWMUDB:trig_last\ : bit;
SIGNAL \PWM_5:PWMUDB:trig_rise\ : bit;
SIGNAL \PWM_5:PWMUDB:trig_fall\ : bit;
SIGNAL \PWM_5:PWMUDB:trig_out\ : bit;
SIGNAL \PWM_5:PWMUDB:runmode_enable\ : bit;
SIGNAL \PWM_5:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL \PWM_5:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \PWM_5:PWMUDB:final_enable\ : bit;
SIGNAL \PWM_5:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \PWM_5:PWMUDB:tc_i\ : bit;
SIGNAL \PWM_5:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \PWM_5:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \PWM_5:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \PWM_5:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \PWM_5:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \PWM_5:PWMUDB:sc_kill\ : bit;
SIGNAL \PWM_5:PWMUDB:min_kill\ : bit;
SIGNAL \PWM_5:PWMUDB:final_kill\ : bit;
SIGNAL \PWM_5:PWMUDB:km_tc\ : bit;
SIGNAL \PWM_5:PWMUDB:db_tc\ : bit;
SIGNAL \PWM_5:PWMUDB:dith_count_1\ : bit;
SIGNAL \PWM_5:PWMUDB:add_vi_vv_MODGEN_5_1\ : bit;
SIGNAL \PWM_5:PWMUDB:dith_count_0\ : bit;
SIGNAL \PWM_5:PWMUDB:add_vi_vv_MODGEN_5_0\ : bit;
SIGNAL \PWM_5:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \PWM_5:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \PWM_5:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \PWM_5:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \PWM_5:PWMUDB:dith_sel\ : bit;
SIGNAL \PWM_5:PWMUDB:reset\ : bit;
SIGNAL \PWM_5:PWMUDB:status_6\ : bit;
SIGNAL \PWM_5:PWMUDB:status_5\ : bit;
SIGNAL \PWM_5:PWMUDB:status_4\ : bit;
SIGNAL \PWM_5:PWMUDB:status_3\ : bit;
SIGNAL \PWM_5:PWMUDB:status_2\ : bit;
SIGNAL \PWM_5:PWMUDB:status_1\ : bit;
SIGNAL \PWM_5:PWMUDB:status_0\ : bit;
SIGNAL \PWM_5:Net_55\ : bit;
SIGNAL \PWM_5:PWMUDB:prevCompare1\ : bit;
SIGNAL \PWM_5:PWMUDB:cmp1\ : bit;
SIGNAL \PWM_5:PWMUDB:cmp1_status\ : bit;
SIGNAL \PWM_5:PWMUDB:cmp2_status\ : bit;
SIGNAL \PWM_5:PWMUDB:cmp2\ : bit;
SIGNAL \PWM_5:PWMUDB:cmp1_status_reg\ : bit;
SIGNAL \PWM_5:PWMUDB:cmp2_status_reg\ : bit;
SIGNAL \PWM_5:PWMUDB:final_kill_reg\ : bit;
SIGNAL \PWM_5:PWMUDB:cmp1_status_reg\\R\ : bit;
SIGNAL \PWM_5:PWMUDB:cmp1_status_reg\\S\ : bit;
SIGNAL \PWM_5:PWMUDB:cmp2_status_reg\\R\ : bit;
SIGNAL \PWM_5:PWMUDB:cmp2_status_reg\\S\ : bit;
SIGNAL \PWM_5:PWMUDB:final_kill_reg\\R\ : bit;
SIGNAL \PWM_5:PWMUDB:final_kill_reg\\S\ : bit;
SIGNAL \PWM_5:PWMUDB:fifo_full\ : bit;
SIGNAL \PWM_5:PWMUDB:cs_addr_2\ : bit;
SIGNAL \PWM_5:PWMUDB:cs_addr_1\ : bit;
SIGNAL \PWM_5:PWMUDB:cs_addr_0\ : bit;
SIGNAL \PWM_5:PWMUDB:final_capture\ : bit;
SIGNAL \PWM_5:PWMUDB:nc2\ : bit;
SIGNAL \PWM_5:PWMUDB:nc3\ : bit;
SIGNAL \PWM_5:PWMUDB:nc1\ : bit;
SIGNAL \PWM_5:PWMUDB:sP16:pwmdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \PWM_5:PWMUDB:sP16:pwmdp:ff0_0\:SIGNAL IS 2;
SIGNAL \PWM_5:PWMUDB:nc4\ : bit;
SIGNAL \PWM_5:PWMUDB:nc5\ : bit;
SIGNAL \PWM_5:PWMUDB:sP16:pwmdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \PWM_5:PWMUDB:sP16:pwmdp:z1_0\:SIGNAL IS 2;
SIGNAL \PWM_5:PWMUDB:sP16:pwmdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \PWM_5:PWMUDB:sP16:pwmdp:ff1_0\:SIGNAL IS 2;
SIGNAL \PWM_5:PWMUDB:sP16:pwmdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \PWM_5:PWMUDB:sP16:pwmdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \PWM_5:PWMUDB:sP16:pwmdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \PWM_5:PWMUDB:sP16:pwmdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \PWM_5:PWMUDB:sP16:pwmdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \PWM_5:PWMUDB:sP16:pwmdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \PWM_5:PWMUDB:sP16:pwmdp:so_0\ : bit;
ATTRIBUTE port_state_att of \PWM_5:PWMUDB:sP16:pwmdp:so_0\:SIGNAL IS 2;
SIGNAL \PWM_5:PWMUDB:sP16:pwmdp:f0_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \PWM_5:PWMUDB:sP16:pwmdp:f0_bus_stat_0\:SIGNAL IS 2;
SIGNAL \PWM_5:PWMUDB:sP16:pwmdp:f0_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \PWM_5:PWMUDB:sP16:pwmdp:f0_blk_stat_0\:SIGNAL IS 2;
SIGNAL \PWM_5:PWMUDB:nc6\ : bit;
SIGNAL \PWM_5:PWMUDB:nc7\ : bit;
SIGNAL \PWM_5:PWMUDB:sP16:pwmdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_5:PWMUDB:sP16:pwmdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_5:PWMUDB:sP16:pwmdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_5:PWMUDB:sP16:pwmdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_5:PWMUDB:sP16:pwmdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_5:PWMUDB:sP16:pwmdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_5:PWMUDB:sP16:pwmdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_5:PWMUDB:sP16:pwmdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_5:PWMUDB:sP16:pwmdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_5:PWMUDB:sP16:pwmdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_5:PWMUDB:sP16:pwmdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_5:PWMUDB:sP16:pwmdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_5:PWMUDB:sP16:pwmdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_5:PWMUDB:sP16:pwmdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_5:PWMUDB:sP16:pwmdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_5:PWMUDB:sP16:pwmdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_5:PWMUDB:sP16:pwmdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_5:PWMUDB:sP16:pwmdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_5:PWMUDB:sP16:pwmdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_5:PWMUDB:sP16:pwmdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_5:PWMUDB:sP16:pwmdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_5:PWMUDB:sP16:pwmdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_5:PWMUDB:sP16:pwmdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_5:PWMUDB:sP16:pwmdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_5:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_5:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_5:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_5:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_5:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_5:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_5:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_5:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_5:PWMUDB:sP16:pwmdp:carry\ : bit;
SIGNAL \PWM_5:PWMUDB:sP16:pwmdp:sh_right\ : bit;
SIGNAL \PWM_5:PWMUDB:sP16:pwmdp:sh_left\ : bit;
SIGNAL \PWM_5:PWMUDB:sP16:pwmdp:msb\ : bit;
SIGNAL \PWM_5:PWMUDB:sP16:pwmdp:cmp_eq_1\ : bit;
SIGNAL \PWM_5:PWMUDB:sP16:pwmdp:cmp_eq_0\ : bit;
SIGNAL \PWM_5:PWMUDB:sP16:pwmdp:cmp_lt_1\ : bit;
SIGNAL \PWM_5:PWMUDB:sP16:pwmdp:cmp_lt_0\ : bit;
SIGNAL \PWM_5:PWMUDB:sP16:pwmdp:cmp_zero_1\ : bit;
SIGNAL \PWM_5:PWMUDB:sP16:pwmdp:cmp_zero_0\ : bit;
SIGNAL \PWM_5:PWMUDB:sP16:pwmdp:cmp_ff_1\ : bit;
SIGNAL \PWM_5:PWMUDB:sP16:pwmdp:cmp_ff_0\ : bit;
SIGNAL \PWM_5:PWMUDB:sP16:pwmdp:cap_1\ : bit;
SIGNAL \PWM_5:PWMUDB:sP16:pwmdp:cap_0\ : bit;
SIGNAL \PWM_5:PWMUDB:sP16:pwmdp:cfb\ : bit;
SIGNAL \PWM_5:PWMUDB:cmp1_eq\ : bit;
SIGNAL \PWM_5:PWMUDB:cmp1_less\ : bit;
SIGNAL \PWM_5:PWMUDB:sP16:pwmdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \PWM_5:PWMUDB:sP16:pwmdp:ff0_1\:SIGNAL IS 2;
SIGNAL \PWM_5:PWMUDB:cmp2_eq\ : bit;
SIGNAL \PWM_5:PWMUDB:cmp2_less\ : bit;
SIGNAL \PWM_5:PWMUDB:sP16:pwmdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \PWM_5:PWMUDB:sP16:pwmdp:z1_1\:SIGNAL IS 2;
SIGNAL \PWM_5:PWMUDB:sP16:pwmdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \PWM_5:PWMUDB:sP16:pwmdp:ff1_1\:SIGNAL IS 2;
SIGNAL \PWM_5:PWMUDB:sP16:pwmdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \PWM_5:PWMUDB:sP16:pwmdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \PWM_5:PWMUDB:sP16:pwmdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \PWM_5:PWMUDB:sP16:pwmdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \PWM_5:PWMUDB:sP16:pwmdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \PWM_5:PWMUDB:sP16:pwmdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \PWM_5:PWMUDB:sP16:pwmdp:so_1\ : bit;
ATTRIBUTE port_state_att of \PWM_5:PWMUDB:sP16:pwmdp:so_1\:SIGNAL IS 2;
SIGNAL \PWM_5:PWMUDB:sP16:pwmdp:f0_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \PWM_5:PWMUDB:sP16:pwmdp:f0_bus_stat_1\:SIGNAL IS 2;
SIGNAL \PWM_5:PWMUDB:sP16:pwmdp:f0_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \PWM_5:PWMUDB:sP16:pwmdp:f0_blk_stat_1\:SIGNAL IS 2;
SIGNAL \PWM_5:PWMUDB:fifo_nempty\ : bit;
SIGNAL \PWM_5:PWMUDB:sP16:pwmdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_5:PWMUDB:sP16:pwmdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_5:PWMUDB:sP16:pwmdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_5:PWMUDB:sP16:pwmdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_5:PWMUDB:sP16:pwmdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_5:PWMUDB:sP16:pwmdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_5:PWMUDB:sP16:pwmdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_5:PWMUDB:sP16:pwmdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_5:PWMUDB:sP16:pwmdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_5:PWMUDB:sP16:pwmdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_5:PWMUDB:sP16:pwmdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_5:PWMUDB:sP16:pwmdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_5:PWMUDB:sP16:pwmdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_5:PWMUDB:sP16:pwmdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_5:PWMUDB:sP16:pwmdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_5:PWMUDB:sP16:pwmdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_5:PWMUDB:sP16:pwmdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_5:PWMUDB:sP16:pwmdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_5:PWMUDB:sP16:pwmdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_5:PWMUDB:sP16:pwmdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_5:PWMUDB:sP16:pwmdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_5:PWMUDB:sP16:pwmdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_5:PWMUDB:sP16:pwmdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_5:PWMUDB:sP16:pwmdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_5:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_5:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_5:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_5:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_5:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_5:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_5:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_5:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_5:PWMUDB:compare1\ : bit;
SIGNAL \PWM_5:PWMUDB:compare2\ : bit;
SIGNAL \PWM_5:PWMUDB:pwm_reg_i\ : bit;
SIGNAL \PWM_5:PWMUDB:pwm_i\ : bit;
SIGNAL \PWM_5:PWMUDB:pwm1_reg_i\ : bit;
SIGNAL \PWM_5:PWMUDB:pwm1_i\ : bit;
SIGNAL \PWM_5:PWMUDB:pwm2_reg_i\ : bit;
SIGNAL \PWM_5:PWMUDB:pwm2_i\ : bit;
SIGNAL \PWM_5:PWMUDB:tc_reg_i\ : bit;
SIGNAL \PWM_5:Net_101\ : bit;
SIGNAL \PWM_5:Net_96\ : bit;
SIGNAL Net_983 : bit;
SIGNAL Net_984 : bit;
SIGNAL \PWM_5:PWMUDB:pwm_temp\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_5:b_31\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_5:b_30\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_5:b_29\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_5:b_28\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_5:b_27\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_5:b_26\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_5:b_25\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_5:b_24\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_5:b_23\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_5:b_22\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_5:b_21\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_5:b_20\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_5:b_19\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_5:b_18\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_5:b_17\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_5:b_16\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_5:b_15\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_5:b_14\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_5:b_13\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_5:b_12\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_5:b_11\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_5:b_10\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_5:b_9\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_5:b_8\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_5:b_7\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_5:b_6\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_5:b_5\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_5:b_4\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_5:b_3\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_5:b_2\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_5:b_1\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_5:b_0\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_5:g2:a0:a_31\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_5:g2:a0:a_30\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_5:g2:a0:a_29\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_5:g2:a0:a_28\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_5:g2:a0:a_27\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_5:g2:a0:a_26\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_5:g2:a0:a_25\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_5:g2:a0:a_24\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_5:g2:a0:a_23\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_5:g2:a0:a_22\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_5:g2:a0:a_21\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_5:g2:a0:a_20\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_5:g2:a0:a_19\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_5:g2:a0:a_18\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_5:g2:a0:a_17\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_5:g2:a0:a_16\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_5:g2:a0:a_15\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_5:g2:a0:a_14\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_5:g2:a0:a_13\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_5:g2:a0:a_12\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_5:g2:a0:a_11\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_5:g2:a0:a_10\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_5:g2:a0:a_9\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_5:g2:a0:a_8\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_5:g2:a0:a_7\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_5:g2:a0:a_6\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_5:g2:a0:a_5\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_5:g2:a0:a_4\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_5:g2:a0:a_3\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_5:g2:a0:a_2\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_5:g2:a0:a_1\ : bit;
SIGNAL \PWM_5:PWMUDB:MODIN5_1\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_5:g2:a0:a_0\ : bit;
SIGNAL \PWM_5:PWMUDB:MODIN5_0\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_5:g2:a0:b_31\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_5:g2:a0:b_30\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_5:g2:a0:b_29\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_5:g2:a0:b_28\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_5:g2:a0:b_27\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_5:g2:a0:b_26\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_5:g2:a0:b_25\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_5:g2:a0:b_24\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_5:g2:a0:b_23\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_5:g2:a0:b_22\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_5:g2:a0:b_21\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_5:g2:a0:b_20\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_5:g2:a0:b_19\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_5:g2:a0:b_18\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_5:g2:a0:b_17\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_5:g2:a0:b_16\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_5:g2:a0:b_15\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_5:g2:a0:b_14\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_5:g2:a0:b_13\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_5:g2:a0:b_12\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_5:g2:a0:b_11\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_5:g2:a0:b_10\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_5:g2:a0:b_9\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_5:g2:a0:b_8\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_5:g2:a0:b_7\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_5:g2:a0:b_6\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_5:g2:a0:b_5\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_5:g2:a0:b_4\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_5:g2:a0:b_3\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_5:g2:a0:b_2\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_5:g2:a0:b_1\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_5:g2:a0:b_0\ : bit;
SIGNAL \PWM_5:PWMUDB:add_vi_vv_MODGEN_5_31\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_5:g2:a0:s_31\ : bit;
SIGNAL \PWM_5:PWMUDB:add_vi_vv_MODGEN_5_30\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_5:g2:a0:s_30\ : bit;
SIGNAL \PWM_5:PWMUDB:add_vi_vv_MODGEN_5_29\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_5:g2:a0:s_29\ : bit;
SIGNAL \PWM_5:PWMUDB:add_vi_vv_MODGEN_5_28\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_5:g2:a0:s_28\ : bit;
SIGNAL \PWM_5:PWMUDB:add_vi_vv_MODGEN_5_27\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_5:g2:a0:s_27\ : bit;
SIGNAL \PWM_5:PWMUDB:add_vi_vv_MODGEN_5_26\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_5:g2:a0:s_26\ : bit;
SIGNAL \PWM_5:PWMUDB:add_vi_vv_MODGEN_5_25\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_5:g2:a0:s_25\ : bit;
SIGNAL \PWM_5:PWMUDB:add_vi_vv_MODGEN_5_24\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_5:g2:a0:s_24\ : bit;
SIGNAL \PWM_5:PWMUDB:add_vi_vv_MODGEN_5_23\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_5:g2:a0:s_23\ : bit;
SIGNAL \PWM_5:PWMUDB:add_vi_vv_MODGEN_5_22\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_5:g2:a0:s_22\ : bit;
SIGNAL \PWM_5:PWMUDB:add_vi_vv_MODGEN_5_21\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_5:g2:a0:s_21\ : bit;
SIGNAL \PWM_5:PWMUDB:add_vi_vv_MODGEN_5_20\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_5:g2:a0:s_20\ : bit;
SIGNAL \PWM_5:PWMUDB:add_vi_vv_MODGEN_5_19\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_5:g2:a0:s_19\ : bit;
SIGNAL \PWM_5:PWMUDB:add_vi_vv_MODGEN_5_18\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_5:g2:a0:s_18\ : bit;
SIGNAL \PWM_5:PWMUDB:add_vi_vv_MODGEN_5_17\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_5:g2:a0:s_17\ : bit;
SIGNAL \PWM_5:PWMUDB:add_vi_vv_MODGEN_5_16\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_5:g2:a0:s_16\ : bit;
SIGNAL \PWM_5:PWMUDB:add_vi_vv_MODGEN_5_15\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_5:g2:a0:s_15\ : bit;
SIGNAL \PWM_5:PWMUDB:add_vi_vv_MODGEN_5_14\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_5:g2:a0:s_14\ : bit;
SIGNAL \PWM_5:PWMUDB:add_vi_vv_MODGEN_5_13\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_5:g2:a0:s_13\ : bit;
SIGNAL \PWM_5:PWMUDB:add_vi_vv_MODGEN_5_12\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_5:g2:a0:s_12\ : bit;
SIGNAL \PWM_5:PWMUDB:add_vi_vv_MODGEN_5_11\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_5:g2:a0:s_11\ : bit;
SIGNAL \PWM_5:PWMUDB:add_vi_vv_MODGEN_5_10\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_5:g2:a0:s_10\ : bit;
SIGNAL \PWM_5:PWMUDB:add_vi_vv_MODGEN_5_9\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_5:g2:a0:s_9\ : bit;
SIGNAL \PWM_5:PWMUDB:add_vi_vv_MODGEN_5_8\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_5:g2:a0:s_8\ : bit;
SIGNAL \PWM_5:PWMUDB:add_vi_vv_MODGEN_5_7\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_5:g2:a0:s_7\ : bit;
SIGNAL \PWM_5:PWMUDB:add_vi_vv_MODGEN_5_6\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_5:g2:a0:s_6\ : bit;
SIGNAL \PWM_5:PWMUDB:add_vi_vv_MODGEN_5_5\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_5:g2:a0:s_5\ : bit;
SIGNAL \PWM_5:PWMUDB:add_vi_vv_MODGEN_5_4\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_5:g2:a0:s_4\ : bit;
SIGNAL \PWM_5:PWMUDB:add_vi_vv_MODGEN_5_3\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_5:g2:a0:s_3\ : bit;
SIGNAL \PWM_5:PWMUDB:add_vi_vv_MODGEN_5_2\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_5:g2:a0:s_2\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_5:g2:a0:s_1\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_5:g2:a0:s_0\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_991 : bit;
SIGNAL Net_985 : bit;
SIGNAL Net_982 : bit;
SIGNAL \PWM_5:Net_113\ : bit;
SIGNAL \PWM_5:Net_107\ : bit;
SIGNAL \PWM_5:Net_114\ : bit;
SIGNAL \PWM_6:PWMUDB:km_run\ : bit;
SIGNAL \PWM_6:PWMUDB:min_kill_reg\ : bit;
SIGNAL \PWM_6:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \PWM_6:PWMUDB:Clk_Ctl_i\ : bit;
SIGNAL \PWM_6:PWMUDB:control_7\ : bit;
SIGNAL \PWM_6:PWMUDB:control_6\ : bit;
SIGNAL \PWM_6:PWMUDB:control_5\ : bit;
SIGNAL \PWM_6:PWMUDB:control_4\ : bit;
SIGNAL \PWM_6:PWMUDB:control_3\ : bit;
SIGNAL \PWM_6:PWMUDB:control_2\ : bit;
SIGNAL \PWM_6:PWMUDB:control_1\ : bit;
SIGNAL \PWM_6:PWMUDB:control_0\ : bit;
SIGNAL \PWM_6:PWMUDB:ctrl_enable\ : bit;
SIGNAL \PWM_6:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \PWM_6:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \PWM_6:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \PWM_6:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \PWM_6:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \PWM_6:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \PWM_6:PWMUDB:prevCapture\ : bit;
SIGNAL \PWM_6:PWMUDB:capt_rising\ : bit;
SIGNAL \PWM_6:PWMUDB:capt_falling\ : bit;
SIGNAL \PWM_6:PWMUDB:hwCapture\ : bit;
SIGNAL \PWM_6:PWMUDB:hwEnable\ : bit;
SIGNAL \PWM_6:PWMUDB:trig_last\ : bit;
SIGNAL \PWM_6:PWMUDB:trig_rise\ : bit;
SIGNAL \PWM_6:PWMUDB:trig_fall\ : bit;
SIGNAL \PWM_6:PWMUDB:trig_out\ : bit;
SIGNAL \PWM_6:PWMUDB:runmode_enable\ : bit;
SIGNAL \PWM_6:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL \PWM_6:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \PWM_6:PWMUDB:final_enable\ : bit;
SIGNAL \PWM_6:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \PWM_6:PWMUDB:tc_i\ : bit;
SIGNAL \PWM_6:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \PWM_6:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \PWM_6:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \PWM_6:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \PWM_6:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \PWM_6:PWMUDB:sc_kill\ : bit;
SIGNAL \PWM_6:PWMUDB:min_kill\ : bit;
SIGNAL \PWM_6:PWMUDB:final_kill\ : bit;
SIGNAL \PWM_6:PWMUDB:km_tc\ : bit;
SIGNAL \PWM_6:PWMUDB:db_tc\ : bit;
SIGNAL \PWM_6:PWMUDB:dith_count_1\ : bit;
SIGNAL \PWM_6:PWMUDB:add_vi_vv_MODGEN_6_1\ : bit;
SIGNAL \PWM_6:PWMUDB:dith_count_0\ : bit;
SIGNAL \PWM_6:PWMUDB:add_vi_vv_MODGEN_6_0\ : bit;
SIGNAL \PWM_6:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \PWM_6:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \PWM_6:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \PWM_6:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \PWM_6:PWMUDB:dith_sel\ : bit;
SIGNAL \PWM_6:PWMUDB:reset\ : bit;
SIGNAL \PWM_6:PWMUDB:status_6\ : bit;
SIGNAL \PWM_6:PWMUDB:status_5\ : bit;
SIGNAL \PWM_6:PWMUDB:status_4\ : bit;
SIGNAL \PWM_6:PWMUDB:status_3\ : bit;
SIGNAL \PWM_6:PWMUDB:status_2\ : bit;
SIGNAL \PWM_6:PWMUDB:status_1\ : bit;
SIGNAL \PWM_6:PWMUDB:status_0\ : bit;
SIGNAL \PWM_6:Net_55\ : bit;
SIGNAL \PWM_6:PWMUDB:prevCompare1\ : bit;
SIGNAL \PWM_6:PWMUDB:cmp1\ : bit;
SIGNAL \PWM_6:PWMUDB:cmp1_status\ : bit;
SIGNAL \PWM_6:PWMUDB:cmp2_status\ : bit;
SIGNAL \PWM_6:PWMUDB:cmp2\ : bit;
SIGNAL \PWM_6:PWMUDB:cmp1_status_reg\ : bit;
SIGNAL \PWM_6:PWMUDB:cmp2_status_reg\ : bit;
SIGNAL \PWM_6:PWMUDB:final_kill_reg\ : bit;
SIGNAL \PWM_6:PWMUDB:cmp1_status_reg\\R\ : bit;
SIGNAL \PWM_6:PWMUDB:cmp1_status_reg\\S\ : bit;
SIGNAL \PWM_6:PWMUDB:cmp2_status_reg\\R\ : bit;
SIGNAL \PWM_6:PWMUDB:cmp2_status_reg\\S\ : bit;
SIGNAL \PWM_6:PWMUDB:final_kill_reg\\R\ : bit;
SIGNAL \PWM_6:PWMUDB:final_kill_reg\\S\ : bit;
SIGNAL \PWM_6:PWMUDB:fifo_full\ : bit;
SIGNAL \PWM_6:PWMUDB:cs_addr_2\ : bit;
SIGNAL \PWM_6:PWMUDB:cs_addr_1\ : bit;
SIGNAL \PWM_6:PWMUDB:cs_addr_0\ : bit;
SIGNAL \PWM_6:PWMUDB:final_capture\ : bit;
SIGNAL \PWM_6:PWMUDB:nc2\ : bit;
SIGNAL \PWM_6:PWMUDB:nc3\ : bit;
SIGNAL \PWM_6:PWMUDB:nc1\ : bit;
SIGNAL \PWM_6:PWMUDB:sP16:pwmdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \PWM_6:PWMUDB:sP16:pwmdp:ff0_0\:SIGNAL IS 2;
SIGNAL \PWM_6:PWMUDB:nc4\ : bit;
SIGNAL \PWM_6:PWMUDB:nc5\ : bit;
SIGNAL \PWM_6:PWMUDB:sP16:pwmdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \PWM_6:PWMUDB:sP16:pwmdp:z1_0\:SIGNAL IS 2;
SIGNAL \PWM_6:PWMUDB:sP16:pwmdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \PWM_6:PWMUDB:sP16:pwmdp:ff1_0\:SIGNAL IS 2;
SIGNAL \PWM_6:PWMUDB:sP16:pwmdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \PWM_6:PWMUDB:sP16:pwmdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \PWM_6:PWMUDB:sP16:pwmdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \PWM_6:PWMUDB:sP16:pwmdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \PWM_6:PWMUDB:sP16:pwmdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \PWM_6:PWMUDB:sP16:pwmdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \PWM_6:PWMUDB:sP16:pwmdp:so_0\ : bit;
ATTRIBUTE port_state_att of \PWM_6:PWMUDB:sP16:pwmdp:so_0\:SIGNAL IS 2;
SIGNAL \PWM_6:PWMUDB:sP16:pwmdp:f0_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \PWM_6:PWMUDB:sP16:pwmdp:f0_bus_stat_0\:SIGNAL IS 2;
SIGNAL \PWM_6:PWMUDB:sP16:pwmdp:f0_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \PWM_6:PWMUDB:sP16:pwmdp:f0_blk_stat_0\:SIGNAL IS 2;
SIGNAL \PWM_6:PWMUDB:nc6\ : bit;
SIGNAL \PWM_6:PWMUDB:nc7\ : bit;
SIGNAL \PWM_6:PWMUDB:sP16:pwmdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_6:PWMUDB:sP16:pwmdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_6:PWMUDB:sP16:pwmdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_6:PWMUDB:sP16:pwmdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_6:PWMUDB:sP16:pwmdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_6:PWMUDB:sP16:pwmdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_6:PWMUDB:sP16:pwmdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_6:PWMUDB:sP16:pwmdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_6:PWMUDB:sP16:pwmdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_6:PWMUDB:sP16:pwmdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_6:PWMUDB:sP16:pwmdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_6:PWMUDB:sP16:pwmdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_6:PWMUDB:sP16:pwmdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_6:PWMUDB:sP16:pwmdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_6:PWMUDB:sP16:pwmdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_6:PWMUDB:sP16:pwmdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_6:PWMUDB:sP16:pwmdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_6:PWMUDB:sP16:pwmdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_6:PWMUDB:sP16:pwmdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_6:PWMUDB:sP16:pwmdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_6:PWMUDB:sP16:pwmdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_6:PWMUDB:sP16:pwmdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_6:PWMUDB:sP16:pwmdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_6:PWMUDB:sP16:pwmdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_6:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_6:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_6:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_6:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_6:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_6:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_6:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_6:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_6:PWMUDB:sP16:pwmdp:carry\ : bit;
SIGNAL \PWM_6:PWMUDB:sP16:pwmdp:sh_right\ : bit;
SIGNAL \PWM_6:PWMUDB:sP16:pwmdp:sh_left\ : bit;
SIGNAL \PWM_6:PWMUDB:sP16:pwmdp:msb\ : bit;
SIGNAL \PWM_6:PWMUDB:sP16:pwmdp:cmp_eq_1\ : bit;
SIGNAL \PWM_6:PWMUDB:sP16:pwmdp:cmp_eq_0\ : bit;
SIGNAL \PWM_6:PWMUDB:sP16:pwmdp:cmp_lt_1\ : bit;
SIGNAL \PWM_6:PWMUDB:sP16:pwmdp:cmp_lt_0\ : bit;
SIGNAL \PWM_6:PWMUDB:sP16:pwmdp:cmp_zero_1\ : bit;
SIGNAL \PWM_6:PWMUDB:sP16:pwmdp:cmp_zero_0\ : bit;
SIGNAL \PWM_6:PWMUDB:sP16:pwmdp:cmp_ff_1\ : bit;
SIGNAL \PWM_6:PWMUDB:sP16:pwmdp:cmp_ff_0\ : bit;
SIGNAL \PWM_6:PWMUDB:sP16:pwmdp:cap_1\ : bit;
SIGNAL \PWM_6:PWMUDB:sP16:pwmdp:cap_0\ : bit;
SIGNAL \PWM_6:PWMUDB:sP16:pwmdp:cfb\ : bit;
SIGNAL \PWM_6:PWMUDB:cmp1_eq\ : bit;
SIGNAL \PWM_6:PWMUDB:cmp1_less\ : bit;
SIGNAL \PWM_6:PWMUDB:sP16:pwmdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \PWM_6:PWMUDB:sP16:pwmdp:ff0_1\:SIGNAL IS 2;
SIGNAL \PWM_6:PWMUDB:cmp2_eq\ : bit;
SIGNAL \PWM_6:PWMUDB:cmp2_less\ : bit;
SIGNAL \PWM_6:PWMUDB:sP16:pwmdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \PWM_6:PWMUDB:sP16:pwmdp:z1_1\:SIGNAL IS 2;
SIGNAL \PWM_6:PWMUDB:sP16:pwmdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \PWM_6:PWMUDB:sP16:pwmdp:ff1_1\:SIGNAL IS 2;
SIGNAL \PWM_6:PWMUDB:sP16:pwmdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \PWM_6:PWMUDB:sP16:pwmdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \PWM_6:PWMUDB:sP16:pwmdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \PWM_6:PWMUDB:sP16:pwmdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \PWM_6:PWMUDB:sP16:pwmdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \PWM_6:PWMUDB:sP16:pwmdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \PWM_6:PWMUDB:sP16:pwmdp:so_1\ : bit;
ATTRIBUTE port_state_att of \PWM_6:PWMUDB:sP16:pwmdp:so_1\:SIGNAL IS 2;
SIGNAL \PWM_6:PWMUDB:sP16:pwmdp:f0_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \PWM_6:PWMUDB:sP16:pwmdp:f0_bus_stat_1\:SIGNAL IS 2;
SIGNAL \PWM_6:PWMUDB:sP16:pwmdp:f0_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \PWM_6:PWMUDB:sP16:pwmdp:f0_blk_stat_1\:SIGNAL IS 2;
SIGNAL \PWM_6:PWMUDB:fifo_nempty\ : bit;
SIGNAL \PWM_6:PWMUDB:sP16:pwmdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_6:PWMUDB:sP16:pwmdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_6:PWMUDB:sP16:pwmdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_6:PWMUDB:sP16:pwmdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_6:PWMUDB:sP16:pwmdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_6:PWMUDB:sP16:pwmdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_6:PWMUDB:sP16:pwmdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_6:PWMUDB:sP16:pwmdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_6:PWMUDB:sP16:pwmdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_6:PWMUDB:sP16:pwmdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_6:PWMUDB:sP16:pwmdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_6:PWMUDB:sP16:pwmdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_6:PWMUDB:sP16:pwmdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_6:PWMUDB:sP16:pwmdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_6:PWMUDB:sP16:pwmdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_6:PWMUDB:sP16:pwmdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_6:PWMUDB:sP16:pwmdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_6:PWMUDB:sP16:pwmdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_6:PWMUDB:sP16:pwmdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_6:PWMUDB:sP16:pwmdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_6:PWMUDB:sP16:pwmdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_6:PWMUDB:sP16:pwmdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_6:PWMUDB:sP16:pwmdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_6:PWMUDB:sP16:pwmdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_6:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_6:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_6:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_6:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_6:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_6:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_6:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_6:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_6:PWMUDB:compare1\ : bit;
SIGNAL \PWM_6:PWMUDB:compare2\ : bit;
SIGNAL \PWM_6:PWMUDB:pwm_reg_i\ : bit;
SIGNAL \PWM_6:PWMUDB:pwm_i\ : bit;
SIGNAL \PWM_6:PWMUDB:pwm1_reg_i\ : bit;
SIGNAL \PWM_6:PWMUDB:pwm1_i\ : bit;
SIGNAL \PWM_6:PWMUDB:pwm2_reg_i\ : bit;
SIGNAL \PWM_6:PWMUDB:pwm2_i\ : bit;
SIGNAL \PWM_6:PWMUDB:tc_reg_i\ : bit;
SIGNAL \PWM_6:Net_101\ : bit;
SIGNAL \PWM_6:Net_96\ : bit;
SIGNAL Net_997 : bit;
SIGNAL Net_998 : bit;
SIGNAL \PWM_6:PWMUDB:pwm_temp\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_6:b_31\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_6:b_30\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_6:b_29\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_6:b_28\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_6:b_27\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_6:b_26\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_6:b_25\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_6:b_24\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_6:b_23\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_6:b_22\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_6:b_21\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_6:b_20\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_6:b_19\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_6:b_18\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_6:b_17\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_6:b_16\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_6:b_15\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_6:b_14\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_6:b_13\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_6:b_12\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_6:b_11\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_6:b_10\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_6:b_9\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_6:b_8\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_6:b_7\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_6:b_6\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_6:b_5\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_6:b_4\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_6:b_3\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_6:b_2\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_6:b_1\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_6:b_0\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_6:g2:a0:a_31\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_6:g2:a0:a_30\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_6:g2:a0:a_29\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_6:g2:a0:a_28\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_6:g2:a0:a_27\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_6:g2:a0:a_26\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_6:g2:a0:a_25\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_6:g2:a0:a_24\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_6:g2:a0:a_23\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_6:g2:a0:a_22\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_6:g2:a0:a_21\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_6:g2:a0:a_20\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_6:g2:a0:a_19\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_6:g2:a0:a_18\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_6:g2:a0:a_17\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_6:g2:a0:a_16\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_6:g2:a0:a_15\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_6:g2:a0:a_14\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_6:g2:a0:a_13\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_6:g2:a0:a_12\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_6:g2:a0:a_11\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_6:g2:a0:a_10\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_6:g2:a0:a_9\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_6:g2:a0:a_8\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_6:g2:a0:a_7\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_6:g2:a0:a_6\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_6:g2:a0:a_5\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_6:g2:a0:a_4\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_6:g2:a0:a_3\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_6:g2:a0:a_2\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_6:g2:a0:a_1\ : bit;
SIGNAL \PWM_6:PWMUDB:MODIN6_1\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_6:g2:a0:a_0\ : bit;
SIGNAL \PWM_6:PWMUDB:MODIN6_0\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_6:g2:a0:b_31\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_6:g2:a0:b_30\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_6:g2:a0:b_29\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_6:g2:a0:b_28\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_6:g2:a0:b_27\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_6:g2:a0:b_26\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_6:g2:a0:b_25\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_6:g2:a0:b_24\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_6:g2:a0:b_23\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_6:g2:a0:b_22\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_6:g2:a0:b_21\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_6:g2:a0:b_20\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_6:g2:a0:b_19\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_6:g2:a0:b_18\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_6:g2:a0:b_17\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_6:g2:a0:b_16\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_6:g2:a0:b_15\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_6:g2:a0:b_14\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_6:g2:a0:b_13\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_6:g2:a0:b_12\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_6:g2:a0:b_11\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_6:g2:a0:b_10\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_6:g2:a0:b_9\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_6:g2:a0:b_8\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_6:g2:a0:b_7\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_6:g2:a0:b_6\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_6:g2:a0:b_5\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_6:g2:a0:b_4\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_6:g2:a0:b_3\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_6:g2:a0:b_2\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_6:g2:a0:b_1\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_6:g2:a0:b_0\ : bit;
SIGNAL \PWM_6:PWMUDB:add_vi_vv_MODGEN_6_31\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_6:g2:a0:s_31\ : bit;
SIGNAL \PWM_6:PWMUDB:add_vi_vv_MODGEN_6_30\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_6:g2:a0:s_30\ : bit;
SIGNAL \PWM_6:PWMUDB:add_vi_vv_MODGEN_6_29\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_6:g2:a0:s_29\ : bit;
SIGNAL \PWM_6:PWMUDB:add_vi_vv_MODGEN_6_28\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_6:g2:a0:s_28\ : bit;
SIGNAL \PWM_6:PWMUDB:add_vi_vv_MODGEN_6_27\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_6:g2:a0:s_27\ : bit;
SIGNAL \PWM_6:PWMUDB:add_vi_vv_MODGEN_6_26\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_6:g2:a0:s_26\ : bit;
SIGNAL \PWM_6:PWMUDB:add_vi_vv_MODGEN_6_25\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_6:g2:a0:s_25\ : bit;
SIGNAL \PWM_6:PWMUDB:add_vi_vv_MODGEN_6_24\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_6:g2:a0:s_24\ : bit;
SIGNAL \PWM_6:PWMUDB:add_vi_vv_MODGEN_6_23\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_6:g2:a0:s_23\ : bit;
SIGNAL \PWM_6:PWMUDB:add_vi_vv_MODGEN_6_22\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_6:g2:a0:s_22\ : bit;
SIGNAL \PWM_6:PWMUDB:add_vi_vv_MODGEN_6_21\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_6:g2:a0:s_21\ : bit;
SIGNAL \PWM_6:PWMUDB:add_vi_vv_MODGEN_6_20\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_6:g2:a0:s_20\ : bit;
SIGNAL \PWM_6:PWMUDB:add_vi_vv_MODGEN_6_19\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_6:g2:a0:s_19\ : bit;
SIGNAL \PWM_6:PWMUDB:add_vi_vv_MODGEN_6_18\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_6:g2:a0:s_18\ : bit;
SIGNAL \PWM_6:PWMUDB:add_vi_vv_MODGEN_6_17\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_6:g2:a0:s_17\ : bit;
SIGNAL \PWM_6:PWMUDB:add_vi_vv_MODGEN_6_16\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_6:g2:a0:s_16\ : bit;
SIGNAL \PWM_6:PWMUDB:add_vi_vv_MODGEN_6_15\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_6:g2:a0:s_15\ : bit;
SIGNAL \PWM_6:PWMUDB:add_vi_vv_MODGEN_6_14\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_6:g2:a0:s_14\ : bit;
SIGNAL \PWM_6:PWMUDB:add_vi_vv_MODGEN_6_13\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_6:g2:a0:s_13\ : bit;
SIGNAL \PWM_6:PWMUDB:add_vi_vv_MODGEN_6_12\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_6:g2:a0:s_12\ : bit;
SIGNAL \PWM_6:PWMUDB:add_vi_vv_MODGEN_6_11\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_6:g2:a0:s_11\ : bit;
SIGNAL \PWM_6:PWMUDB:add_vi_vv_MODGEN_6_10\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_6:g2:a0:s_10\ : bit;
SIGNAL \PWM_6:PWMUDB:add_vi_vv_MODGEN_6_9\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_6:g2:a0:s_9\ : bit;
SIGNAL \PWM_6:PWMUDB:add_vi_vv_MODGEN_6_8\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_6:g2:a0:s_8\ : bit;
SIGNAL \PWM_6:PWMUDB:add_vi_vv_MODGEN_6_7\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_6:g2:a0:s_7\ : bit;
SIGNAL \PWM_6:PWMUDB:add_vi_vv_MODGEN_6_6\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_6:g2:a0:s_6\ : bit;
SIGNAL \PWM_6:PWMUDB:add_vi_vv_MODGEN_6_5\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_6:g2:a0:s_5\ : bit;
SIGNAL \PWM_6:PWMUDB:add_vi_vv_MODGEN_6_4\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_6:g2:a0:s_4\ : bit;
SIGNAL \PWM_6:PWMUDB:add_vi_vv_MODGEN_6_3\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_6:g2:a0:s_3\ : bit;
SIGNAL \PWM_6:PWMUDB:add_vi_vv_MODGEN_6_2\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_6:g2:a0:s_2\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_6:g2:a0:s_1\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_6:g2:a0:s_0\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_1005 : bit;
SIGNAL Net_999 : bit;
SIGNAL Net_996 : bit;
SIGNAL \PWM_6:Net_113\ : bit;
SIGNAL \PWM_6:Net_107\ : bit;
SIGNAL \PWM_6:Net_114\ : bit;
SIGNAL \PWM_7:PWMUDB:km_run\ : bit;
SIGNAL \PWM_7:PWMUDB:min_kill_reg\ : bit;
SIGNAL \PWM_7:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \PWM_7:PWMUDB:Clk_Ctl_i\ : bit;
SIGNAL \PWM_7:PWMUDB:control_7\ : bit;
SIGNAL \PWM_7:PWMUDB:control_6\ : bit;
SIGNAL \PWM_7:PWMUDB:control_5\ : bit;
SIGNAL \PWM_7:PWMUDB:control_4\ : bit;
SIGNAL \PWM_7:PWMUDB:control_3\ : bit;
SIGNAL \PWM_7:PWMUDB:control_2\ : bit;
SIGNAL \PWM_7:PWMUDB:control_1\ : bit;
SIGNAL \PWM_7:PWMUDB:control_0\ : bit;
SIGNAL \PWM_7:PWMUDB:ctrl_enable\ : bit;
SIGNAL \PWM_7:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \PWM_7:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \PWM_7:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \PWM_7:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \PWM_7:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \PWM_7:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \PWM_7:PWMUDB:prevCapture\ : bit;
SIGNAL \PWM_7:PWMUDB:capt_rising\ : bit;
SIGNAL \PWM_7:PWMUDB:capt_falling\ : bit;
SIGNAL \PWM_7:PWMUDB:hwCapture\ : bit;
SIGNAL \PWM_7:PWMUDB:hwEnable\ : bit;
SIGNAL \PWM_7:PWMUDB:trig_last\ : bit;
SIGNAL \PWM_7:PWMUDB:trig_rise\ : bit;
SIGNAL \PWM_7:PWMUDB:trig_fall\ : bit;
SIGNAL \PWM_7:PWMUDB:trig_out\ : bit;
SIGNAL \PWM_7:PWMUDB:runmode_enable\ : bit;
SIGNAL \PWM_7:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL \PWM_7:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \PWM_7:PWMUDB:final_enable\ : bit;
SIGNAL \PWM_7:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \PWM_7:PWMUDB:tc_i\ : bit;
SIGNAL \PWM_7:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \PWM_7:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \PWM_7:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \PWM_7:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \PWM_7:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \PWM_7:PWMUDB:sc_kill\ : bit;
SIGNAL \PWM_7:PWMUDB:min_kill\ : bit;
SIGNAL \PWM_7:PWMUDB:final_kill\ : bit;
SIGNAL \PWM_7:PWMUDB:km_tc\ : bit;
SIGNAL \PWM_7:PWMUDB:db_tc\ : bit;
SIGNAL \PWM_7:PWMUDB:dith_count_1\ : bit;
SIGNAL \PWM_7:PWMUDB:add_vi_vv_MODGEN_7_1\ : bit;
SIGNAL \PWM_7:PWMUDB:dith_count_0\ : bit;
SIGNAL \PWM_7:PWMUDB:add_vi_vv_MODGEN_7_0\ : bit;
SIGNAL \PWM_7:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \PWM_7:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \PWM_7:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \PWM_7:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \PWM_7:PWMUDB:dith_sel\ : bit;
SIGNAL \PWM_7:PWMUDB:reset\ : bit;
SIGNAL \PWM_7:PWMUDB:status_6\ : bit;
SIGNAL \PWM_7:PWMUDB:status_5\ : bit;
SIGNAL \PWM_7:PWMUDB:status_4\ : bit;
SIGNAL \PWM_7:PWMUDB:status_3\ : bit;
SIGNAL \PWM_7:PWMUDB:status_2\ : bit;
SIGNAL \PWM_7:PWMUDB:status_1\ : bit;
SIGNAL \PWM_7:PWMUDB:status_0\ : bit;
SIGNAL \PWM_7:Net_55\ : bit;
SIGNAL \PWM_7:PWMUDB:prevCompare1\ : bit;
SIGNAL \PWM_7:PWMUDB:cmp1\ : bit;
SIGNAL \PWM_7:PWMUDB:cmp1_status\ : bit;
SIGNAL \PWM_7:PWMUDB:cmp2_status\ : bit;
SIGNAL \PWM_7:PWMUDB:cmp2\ : bit;
SIGNAL \PWM_7:PWMUDB:cmp1_status_reg\ : bit;
SIGNAL \PWM_7:PWMUDB:cmp2_status_reg\ : bit;
SIGNAL \PWM_7:PWMUDB:final_kill_reg\ : bit;
SIGNAL \PWM_7:PWMUDB:cmp1_status_reg\\R\ : bit;
SIGNAL \PWM_7:PWMUDB:cmp1_status_reg\\S\ : bit;
SIGNAL \PWM_7:PWMUDB:cmp2_status_reg\\R\ : bit;
SIGNAL \PWM_7:PWMUDB:cmp2_status_reg\\S\ : bit;
SIGNAL \PWM_7:PWMUDB:final_kill_reg\\R\ : bit;
SIGNAL \PWM_7:PWMUDB:final_kill_reg\\S\ : bit;
SIGNAL \PWM_7:PWMUDB:fifo_full\ : bit;
SIGNAL \PWM_7:PWMUDB:cs_addr_2\ : bit;
SIGNAL \PWM_7:PWMUDB:cs_addr_1\ : bit;
SIGNAL \PWM_7:PWMUDB:cs_addr_0\ : bit;
SIGNAL \PWM_7:PWMUDB:final_capture\ : bit;
SIGNAL \PWM_7:PWMUDB:nc2\ : bit;
SIGNAL \PWM_7:PWMUDB:nc3\ : bit;
SIGNAL \PWM_7:PWMUDB:nc1\ : bit;
SIGNAL \PWM_7:PWMUDB:sP16:pwmdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \PWM_7:PWMUDB:sP16:pwmdp:ff0_0\:SIGNAL IS 2;
SIGNAL \PWM_7:PWMUDB:nc4\ : bit;
SIGNAL \PWM_7:PWMUDB:nc5\ : bit;
SIGNAL \PWM_7:PWMUDB:sP16:pwmdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \PWM_7:PWMUDB:sP16:pwmdp:z1_0\:SIGNAL IS 2;
SIGNAL \PWM_7:PWMUDB:sP16:pwmdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \PWM_7:PWMUDB:sP16:pwmdp:ff1_0\:SIGNAL IS 2;
SIGNAL \PWM_7:PWMUDB:sP16:pwmdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \PWM_7:PWMUDB:sP16:pwmdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \PWM_7:PWMUDB:sP16:pwmdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \PWM_7:PWMUDB:sP16:pwmdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \PWM_7:PWMUDB:sP16:pwmdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \PWM_7:PWMUDB:sP16:pwmdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \PWM_7:PWMUDB:sP16:pwmdp:so_0\ : bit;
ATTRIBUTE port_state_att of \PWM_7:PWMUDB:sP16:pwmdp:so_0\:SIGNAL IS 2;
SIGNAL \PWM_7:PWMUDB:sP16:pwmdp:f0_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \PWM_7:PWMUDB:sP16:pwmdp:f0_bus_stat_0\:SIGNAL IS 2;
SIGNAL \PWM_7:PWMUDB:sP16:pwmdp:f0_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \PWM_7:PWMUDB:sP16:pwmdp:f0_blk_stat_0\:SIGNAL IS 2;
SIGNAL \PWM_7:PWMUDB:nc6\ : bit;
SIGNAL \PWM_7:PWMUDB:nc7\ : bit;
SIGNAL \PWM_7:PWMUDB:sP16:pwmdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_7:PWMUDB:sP16:pwmdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_7:PWMUDB:sP16:pwmdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_7:PWMUDB:sP16:pwmdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_7:PWMUDB:sP16:pwmdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_7:PWMUDB:sP16:pwmdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_7:PWMUDB:sP16:pwmdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_7:PWMUDB:sP16:pwmdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_7:PWMUDB:sP16:pwmdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_7:PWMUDB:sP16:pwmdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_7:PWMUDB:sP16:pwmdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_7:PWMUDB:sP16:pwmdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_7:PWMUDB:sP16:pwmdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_7:PWMUDB:sP16:pwmdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_7:PWMUDB:sP16:pwmdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_7:PWMUDB:sP16:pwmdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_7:PWMUDB:sP16:pwmdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_7:PWMUDB:sP16:pwmdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_7:PWMUDB:sP16:pwmdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_7:PWMUDB:sP16:pwmdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_7:PWMUDB:sP16:pwmdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_7:PWMUDB:sP16:pwmdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_7:PWMUDB:sP16:pwmdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_7:PWMUDB:sP16:pwmdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_7:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_7:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_7:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_7:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_7:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_7:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_7:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_7:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_7:PWMUDB:sP16:pwmdp:carry\ : bit;
SIGNAL \PWM_7:PWMUDB:sP16:pwmdp:sh_right\ : bit;
SIGNAL \PWM_7:PWMUDB:sP16:pwmdp:sh_left\ : bit;
SIGNAL \PWM_7:PWMUDB:sP16:pwmdp:msb\ : bit;
SIGNAL \PWM_7:PWMUDB:sP16:pwmdp:cmp_eq_1\ : bit;
SIGNAL \PWM_7:PWMUDB:sP16:pwmdp:cmp_eq_0\ : bit;
SIGNAL \PWM_7:PWMUDB:sP16:pwmdp:cmp_lt_1\ : bit;
SIGNAL \PWM_7:PWMUDB:sP16:pwmdp:cmp_lt_0\ : bit;
SIGNAL \PWM_7:PWMUDB:sP16:pwmdp:cmp_zero_1\ : bit;
SIGNAL \PWM_7:PWMUDB:sP16:pwmdp:cmp_zero_0\ : bit;
SIGNAL \PWM_7:PWMUDB:sP16:pwmdp:cmp_ff_1\ : bit;
SIGNAL \PWM_7:PWMUDB:sP16:pwmdp:cmp_ff_0\ : bit;
SIGNAL \PWM_7:PWMUDB:sP16:pwmdp:cap_1\ : bit;
SIGNAL \PWM_7:PWMUDB:sP16:pwmdp:cap_0\ : bit;
SIGNAL \PWM_7:PWMUDB:sP16:pwmdp:cfb\ : bit;
SIGNAL \PWM_7:PWMUDB:cmp1_eq\ : bit;
SIGNAL \PWM_7:PWMUDB:cmp1_less\ : bit;
SIGNAL \PWM_7:PWMUDB:sP16:pwmdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \PWM_7:PWMUDB:sP16:pwmdp:ff0_1\:SIGNAL IS 2;
SIGNAL \PWM_7:PWMUDB:cmp2_eq\ : bit;
SIGNAL \PWM_7:PWMUDB:cmp2_less\ : bit;
SIGNAL \PWM_7:PWMUDB:sP16:pwmdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \PWM_7:PWMUDB:sP16:pwmdp:z1_1\:SIGNAL IS 2;
SIGNAL \PWM_7:PWMUDB:sP16:pwmdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \PWM_7:PWMUDB:sP16:pwmdp:ff1_1\:SIGNAL IS 2;
SIGNAL \PWM_7:PWMUDB:sP16:pwmdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \PWM_7:PWMUDB:sP16:pwmdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \PWM_7:PWMUDB:sP16:pwmdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \PWM_7:PWMUDB:sP16:pwmdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \PWM_7:PWMUDB:sP16:pwmdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \PWM_7:PWMUDB:sP16:pwmdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \PWM_7:PWMUDB:sP16:pwmdp:so_1\ : bit;
ATTRIBUTE port_state_att of \PWM_7:PWMUDB:sP16:pwmdp:so_1\:SIGNAL IS 2;
SIGNAL \PWM_7:PWMUDB:sP16:pwmdp:f0_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \PWM_7:PWMUDB:sP16:pwmdp:f0_bus_stat_1\:SIGNAL IS 2;
SIGNAL \PWM_7:PWMUDB:sP16:pwmdp:f0_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \PWM_7:PWMUDB:sP16:pwmdp:f0_blk_stat_1\:SIGNAL IS 2;
SIGNAL \PWM_7:PWMUDB:fifo_nempty\ : bit;
SIGNAL \PWM_7:PWMUDB:sP16:pwmdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_7:PWMUDB:sP16:pwmdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_7:PWMUDB:sP16:pwmdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_7:PWMUDB:sP16:pwmdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_7:PWMUDB:sP16:pwmdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_7:PWMUDB:sP16:pwmdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_7:PWMUDB:sP16:pwmdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_7:PWMUDB:sP16:pwmdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_7:PWMUDB:sP16:pwmdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_7:PWMUDB:sP16:pwmdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_7:PWMUDB:sP16:pwmdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_7:PWMUDB:sP16:pwmdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_7:PWMUDB:sP16:pwmdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_7:PWMUDB:sP16:pwmdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_7:PWMUDB:sP16:pwmdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_7:PWMUDB:sP16:pwmdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_7:PWMUDB:sP16:pwmdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_7:PWMUDB:sP16:pwmdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_7:PWMUDB:sP16:pwmdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_7:PWMUDB:sP16:pwmdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_7:PWMUDB:sP16:pwmdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_7:PWMUDB:sP16:pwmdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_7:PWMUDB:sP16:pwmdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_7:PWMUDB:sP16:pwmdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_7:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_7:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_7:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_7:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_7:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_7:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_7:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_7:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_7:PWMUDB:compare1\ : bit;
SIGNAL \PWM_7:PWMUDB:compare2\ : bit;
SIGNAL \PWM_7:PWMUDB:pwm_reg_i\ : bit;
SIGNAL \PWM_7:PWMUDB:pwm_i\ : bit;
SIGNAL \PWM_7:PWMUDB:pwm1_reg_i\ : bit;
SIGNAL \PWM_7:PWMUDB:pwm1_i\ : bit;
SIGNAL \PWM_7:PWMUDB:pwm2_reg_i\ : bit;
SIGNAL \PWM_7:PWMUDB:pwm2_i\ : bit;
SIGNAL \PWM_7:PWMUDB:tc_reg_i\ : bit;
SIGNAL \PWM_7:Net_101\ : bit;
SIGNAL \PWM_7:Net_96\ : bit;
SIGNAL Net_1011 : bit;
SIGNAL Net_1012 : bit;
SIGNAL \PWM_7:PWMUDB:pwm_temp\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_7:b_31\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_7:b_30\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_7:b_29\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_7:b_28\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_7:b_27\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_7:b_26\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_7:b_25\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_7:b_24\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_7:b_23\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_7:b_22\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_7:b_21\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_7:b_20\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_7:b_19\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_7:b_18\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_7:b_17\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_7:b_16\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_7:b_15\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_7:b_14\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_7:b_13\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_7:b_12\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_7:b_11\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_7:b_10\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_7:b_9\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_7:b_8\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_7:b_7\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_7:b_6\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_7:b_5\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_7:b_4\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_7:b_3\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_7:b_2\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_7:b_1\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_7:b_0\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_7:g2:a0:a_31\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_7:g2:a0:a_30\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_7:g2:a0:a_29\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_7:g2:a0:a_28\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_7:g2:a0:a_27\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_7:g2:a0:a_26\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_7:g2:a0:a_25\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_7:g2:a0:a_24\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_7:g2:a0:a_23\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_7:g2:a0:a_22\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_7:g2:a0:a_21\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_7:g2:a0:a_20\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_7:g2:a0:a_19\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_7:g2:a0:a_18\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_7:g2:a0:a_17\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_7:g2:a0:a_16\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_7:g2:a0:a_15\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_7:g2:a0:a_14\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_7:g2:a0:a_13\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_7:g2:a0:a_12\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_7:g2:a0:a_11\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_7:g2:a0:a_10\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_7:g2:a0:a_9\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_7:g2:a0:a_8\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_7:g2:a0:a_7\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_7:g2:a0:a_6\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_7:g2:a0:a_5\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_7:g2:a0:a_4\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_7:g2:a0:a_3\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_7:g2:a0:a_2\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_7:g2:a0:a_1\ : bit;
SIGNAL \PWM_7:PWMUDB:MODIN7_1\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_7:g2:a0:a_0\ : bit;
SIGNAL \PWM_7:PWMUDB:MODIN7_0\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_7:g2:a0:b_31\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_7:g2:a0:b_30\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_7:g2:a0:b_29\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_7:g2:a0:b_28\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_7:g2:a0:b_27\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_7:g2:a0:b_26\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_7:g2:a0:b_25\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_7:g2:a0:b_24\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_7:g2:a0:b_23\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_7:g2:a0:b_22\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_7:g2:a0:b_21\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_7:g2:a0:b_20\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_7:g2:a0:b_19\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_7:g2:a0:b_18\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_7:g2:a0:b_17\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_7:g2:a0:b_16\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_7:g2:a0:b_15\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_7:g2:a0:b_14\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_7:g2:a0:b_13\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_7:g2:a0:b_12\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_7:g2:a0:b_11\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_7:g2:a0:b_10\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_7:g2:a0:b_9\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_7:g2:a0:b_8\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_7:g2:a0:b_7\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_7:g2:a0:b_6\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_7:g2:a0:b_5\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_7:g2:a0:b_4\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_7:g2:a0:b_3\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_7:g2:a0:b_2\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_7:g2:a0:b_1\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_7:g2:a0:b_0\ : bit;
SIGNAL \PWM_7:PWMUDB:add_vi_vv_MODGEN_7_31\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_7:g2:a0:s_31\ : bit;
SIGNAL \PWM_7:PWMUDB:add_vi_vv_MODGEN_7_30\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_7:g2:a0:s_30\ : bit;
SIGNAL \PWM_7:PWMUDB:add_vi_vv_MODGEN_7_29\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_7:g2:a0:s_29\ : bit;
SIGNAL \PWM_7:PWMUDB:add_vi_vv_MODGEN_7_28\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_7:g2:a0:s_28\ : bit;
SIGNAL \PWM_7:PWMUDB:add_vi_vv_MODGEN_7_27\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_7:g2:a0:s_27\ : bit;
SIGNAL \PWM_7:PWMUDB:add_vi_vv_MODGEN_7_26\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_7:g2:a0:s_26\ : bit;
SIGNAL \PWM_7:PWMUDB:add_vi_vv_MODGEN_7_25\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_7:g2:a0:s_25\ : bit;
SIGNAL \PWM_7:PWMUDB:add_vi_vv_MODGEN_7_24\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_7:g2:a0:s_24\ : bit;
SIGNAL \PWM_7:PWMUDB:add_vi_vv_MODGEN_7_23\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_7:g2:a0:s_23\ : bit;
SIGNAL \PWM_7:PWMUDB:add_vi_vv_MODGEN_7_22\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_7:g2:a0:s_22\ : bit;
SIGNAL \PWM_7:PWMUDB:add_vi_vv_MODGEN_7_21\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_7:g2:a0:s_21\ : bit;
SIGNAL \PWM_7:PWMUDB:add_vi_vv_MODGEN_7_20\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_7:g2:a0:s_20\ : bit;
SIGNAL \PWM_7:PWMUDB:add_vi_vv_MODGEN_7_19\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_7:g2:a0:s_19\ : bit;
SIGNAL \PWM_7:PWMUDB:add_vi_vv_MODGEN_7_18\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_7:g2:a0:s_18\ : bit;
SIGNAL \PWM_7:PWMUDB:add_vi_vv_MODGEN_7_17\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_7:g2:a0:s_17\ : bit;
SIGNAL \PWM_7:PWMUDB:add_vi_vv_MODGEN_7_16\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_7:g2:a0:s_16\ : bit;
SIGNAL \PWM_7:PWMUDB:add_vi_vv_MODGEN_7_15\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_7:g2:a0:s_15\ : bit;
SIGNAL \PWM_7:PWMUDB:add_vi_vv_MODGEN_7_14\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_7:g2:a0:s_14\ : bit;
SIGNAL \PWM_7:PWMUDB:add_vi_vv_MODGEN_7_13\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_7:g2:a0:s_13\ : bit;
SIGNAL \PWM_7:PWMUDB:add_vi_vv_MODGEN_7_12\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_7:g2:a0:s_12\ : bit;
SIGNAL \PWM_7:PWMUDB:add_vi_vv_MODGEN_7_11\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_7:g2:a0:s_11\ : bit;
SIGNAL \PWM_7:PWMUDB:add_vi_vv_MODGEN_7_10\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_7:g2:a0:s_10\ : bit;
SIGNAL \PWM_7:PWMUDB:add_vi_vv_MODGEN_7_9\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_7:g2:a0:s_9\ : bit;
SIGNAL \PWM_7:PWMUDB:add_vi_vv_MODGEN_7_8\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_7:g2:a0:s_8\ : bit;
SIGNAL \PWM_7:PWMUDB:add_vi_vv_MODGEN_7_7\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_7:g2:a0:s_7\ : bit;
SIGNAL \PWM_7:PWMUDB:add_vi_vv_MODGEN_7_6\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_7:g2:a0:s_6\ : bit;
SIGNAL \PWM_7:PWMUDB:add_vi_vv_MODGEN_7_5\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_7:g2:a0:s_5\ : bit;
SIGNAL \PWM_7:PWMUDB:add_vi_vv_MODGEN_7_4\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_7:g2:a0:s_4\ : bit;
SIGNAL \PWM_7:PWMUDB:add_vi_vv_MODGEN_7_3\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_7:g2:a0:s_3\ : bit;
SIGNAL \PWM_7:PWMUDB:add_vi_vv_MODGEN_7_2\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_7:g2:a0:s_2\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_7:g2:a0:s_1\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_7:g2:a0:s_0\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_1019 : bit;
SIGNAL Net_1013 : bit;
SIGNAL Net_1010 : bit;
SIGNAL \PWM_7:Net_113\ : bit;
SIGNAL \PWM_7:Net_107\ : bit;
SIGNAL \PWM_7:Net_114\ : bit;
SIGNAL \PWM_8:PWMUDB:km_run\ : bit;
SIGNAL \PWM_8:PWMUDB:min_kill_reg\ : bit;
SIGNAL \PWM_8:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \PWM_8:PWMUDB:Clk_Ctl_i\ : bit;
SIGNAL \PWM_8:PWMUDB:control_7\ : bit;
SIGNAL \PWM_8:PWMUDB:control_6\ : bit;
SIGNAL \PWM_8:PWMUDB:control_5\ : bit;
SIGNAL \PWM_8:PWMUDB:control_4\ : bit;
SIGNAL \PWM_8:PWMUDB:control_3\ : bit;
SIGNAL \PWM_8:PWMUDB:control_2\ : bit;
SIGNAL \PWM_8:PWMUDB:control_1\ : bit;
SIGNAL \PWM_8:PWMUDB:control_0\ : bit;
SIGNAL \PWM_8:PWMUDB:ctrl_enable\ : bit;
SIGNAL \PWM_8:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \PWM_8:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \PWM_8:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \PWM_8:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \PWM_8:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \PWM_8:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \PWM_8:PWMUDB:prevCapture\ : bit;
SIGNAL \PWM_8:PWMUDB:capt_rising\ : bit;
SIGNAL \PWM_8:PWMUDB:capt_falling\ : bit;
SIGNAL \PWM_8:PWMUDB:hwCapture\ : bit;
SIGNAL \PWM_8:PWMUDB:hwEnable\ : bit;
SIGNAL \PWM_8:PWMUDB:trig_last\ : bit;
SIGNAL \PWM_8:PWMUDB:trig_rise\ : bit;
SIGNAL \PWM_8:PWMUDB:trig_fall\ : bit;
SIGNAL \PWM_8:PWMUDB:trig_out\ : bit;
SIGNAL \PWM_8:PWMUDB:runmode_enable\ : bit;
SIGNAL \PWM_8:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL \PWM_8:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \PWM_8:PWMUDB:final_enable\ : bit;
SIGNAL \PWM_8:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \PWM_8:PWMUDB:tc_i\ : bit;
SIGNAL \PWM_8:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \PWM_8:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \PWM_8:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \PWM_8:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \PWM_8:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \PWM_8:PWMUDB:sc_kill\ : bit;
SIGNAL \PWM_8:PWMUDB:min_kill\ : bit;
SIGNAL \PWM_8:PWMUDB:final_kill\ : bit;
SIGNAL \PWM_8:PWMUDB:km_tc\ : bit;
SIGNAL \PWM_8:PWMUDB:db_tc\ : bit;
SIGNAL \PWM_8:PWMUDB:dith_count_1\ : bit;
SIGNAL \PWM_8:PWMUDB:add_vi_vv_MODGEN_8_1\ : bit;
SIGNAL \PWM_8:PWMUDB:dith_count_0\ : bit;
SIGNAL \PWM_8:PWMUDB:add_vi_vv_MODGEN_8_0\ : bit;
SIGNAL \PWM_8:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \PWM_8:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \PWM_8:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \PWM_8:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \PWM_8:PWMUDB:dith_sel\ : bit;
SIGNAL \PWM_8:PWMUDB:reset\ : bit;
SIGNAL \PWM_8:PWMUDB:status_6\ : bit;
SIGNAL \PWM_8:PWMUDB:status_5\ : bit;
SIGNAL \PWM_8:PWMUDB:status_4\ : bit;
SIGNAL \PWM_8:PWMUDB:status_3\ : bit;
SIGNAL \PWM_8:PWMUDB:status_2\ : bit;
SIGNAL \PWM_8:PWMUDB:status_1\ : bit;
SIGNAL \PWM_8:PWMUDB:status_0\ : bit;
SIGNAL \PWM_8:Net_55\ : bit;
SIGNAL \PWM_8:PWMUDB:prevCompare1\ : bit;
SIGNAL \PWM_8:PWMUDB:cmp1\ : bit;
SIGNAL \PWM_8:PWMUDB:cmp1_status\ : bit;
SIGNAL \PWM_8:PWMUDB:cmp2_status\ : bit;
SIGNAL \PWM_8:PWMUDB:cmp2\ : bit;
SIGNAL \PWM_8:PWMUDB:cmp1_status_reg\ : bit;
SIGNAL \PWM_8:PWMUDB:cmp2_status_reg\ : bit;
SIGNAL \PWM_8:PWMUDB:final_kill_reg\ : bit;
SIGNAL \PWM_8:PWMUDB:cmp1_status_reg\\R\ : bit;
SIGNAL \PWM_8:PWMUDB:cmp1_status_reg\\S\ : bit;
SIGNAL \PWM_8:PWMUDB:cmp2_status_reg\\R\ : bit;
SIGNAL \PWM_8:PWMUDB:cmp2_status_reg\\S\ : bit;
SIGNAL \PWM_8:PWMUDB:final_kill_reg\\R\ : bit;
SIGNAL \PWM_8:PWMUDB:final_kill_reg\\S\ : bit;
SIGNAL \PWM_8:PWMUDB:fifo_full\ : bit;
SIGNAL \PWM_8:PWMUDB:cs_addr_2\ : bit;
SIGNAL \PWM_8:PWMUDB:cs_addr_1\ : bit;
SIGNAL \PWM_8:PWMUDB:cs_addr_0\ : bit;
SIGNAL \PWM_8:PWMUDB:final_capture\ : bit;
SIGNAL \PWM_8:PWMUDB:nc2\ : bit;
SIGNAL \PWM_8:PWMUDB:nc3\ : bit;
SIGNAL \PWM_8:PWMUDB:nc1\ : bit;
SIGNAL \PWM_8:PWMUDB:sP16:pwmdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \PWM_8:PWMUDB:sP16:pwmdp:ff0_0\:SIGNAL IS 2;
SIGNAL \PWM_8:PWMUDB:nc4\ : bit;
SIGNAL \PWM_8:PWMUDB:nc5\ : bit;
SIGNAL \PWM_8:PWMUDB:sP16:pwmdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \PWM_8:PWMUDB:sP16:pwmdp:z1_0\:SIGNAL IS 2;
SIGNAL \PWM_8:PWMUDB:sP16:pwmdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \PWM_8:PWMUDB:sP16:pwmdp:ff1_0\:SIGNAL IS 2;
SIGNAL \PWM_8:PWMUDB:sP16:pwmdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \PWM_8:PWMUDB:sP16:pwmdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \PWM_8:PWMUDB:sP16:pwmdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \PWM_8:PWMUDB:sP16:pwmdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \PWM_8:PWMUDB:sP16:pwmdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \PWM_8:PWMUDB:sP16:pwmdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \PWM_8:PWMUDB:sP16:pwmdp:so_0\ : bit;
ATTRIBUTE port_state_att of \PWM_8:PWMUDB:sP16:pwmdp:so_0\:SIGNAL IS 2;
SIGNAL \PWM_8:PWMUDB:sP16:pwmdp:f0_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \PWM_8:PWMUDB:sP16:pwmdp:f0_bus_stat_0\:SIGNAL IS 2;
SIGNAL \PWM_8:PWMUDB:sP16:pwmdp:f0_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \PWM_8:PWMUDB:sP16:pwmdp:f0_blk_stat_0\:SIGNAL IS 2;
SIGNAL \PWM_8:PWMUDB:nc6\ : bit;
SIGNAL \PWM_8:PWMUDB:nc7\ : bit;
SIGNAL \PWM_8:PWMUDB:sP16:pwmdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_8:PWMUDB:sP16:pwmdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_8:PWMUDB:sP16:pwmdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_8:PWMUDB:sP16:pwmdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_8:PWMUDB:sP16:pwmdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_8:PWMUDB:sP16:pwmdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_8:PWMUDB:sP16:pwmdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_8:PWMUDB:sP16:pwmdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_8:PWMUDB:sP16:pwmdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_8:PWMUDB:sP16:pwmdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_8:PWMUDB:sP16:pwmdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_8:PWMUDB:sP16:pwmdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_8:PWMUDB:sP16:pwmdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_8:PWMUDB:sP16:pwmdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_8:PWMUDB:sP16:pwmdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_8:PWMUDB:sP16:pwmdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_8:PWMUDB:sP16:pwmdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_8:PWMUDB:sP16:pwmdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_8:PWMUDB:sP16:pwmdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_8:PWMUDB:sP16:pwmdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_8:PWMUDB:sP16:pwmdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_8:PWMUDB:sP16:pwmdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_8:PWMUDB:sP16:pwmdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_8:PWMUDB:sP16:pwmdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_8:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_8:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_8:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_8:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_8:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_8:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_8:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_8:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_8:PWMUDB:sP16:pwmdp:carry\ : bit;
SIGNAL \PWM_8:PWMUDB:sP16:pwmdp:sh_right\ : bit;
SIGNAL \PWM_8:PWMUDB:sP16:pwmdp:sh_left\ : bit;
SIGNAL \PWM_8:PWMUDB:sP16:pwmdp:msb\ : bit;
SIGNAL \PWM_8:PWMUDB:sP16:pwmdp:cmp_eq_1\ : bit;
SIGNAL \PWM_8:PWMUDB:sP16:pwmdp:cmp_eq_0\ : bit;
SIGNAL \PWM_8:PWMUDB:sP16:pwmdp:cmp_lt_1\ : bit;
SIGNAL \PWM_8:PWMUDB:sP16:pwmdp:cmp_lt_0\ : bit;
SIGNAL \PWM_8:PWMUDB:sP16:pwmdp:cmp_zero_1\ : bit;
SIGNAL \PWM_8:PWMUDB:sP16:pwmdp:cmp_zero_0\ : bit;
SIGNAL \PWM_8:PWMUDB:sP16:pwmdp:cmp_ff_1\ : bit;
SIGNAL \PWM_8:PWMUDB:sP16:pwmdp:cmp_ff_0\ : bit;
SIGNAL \PWM_8:PWMUDB:sP16:pwmdp:cap_1\ : bit;
SIGNAL \PWM_8:PWMUDB:sP16:pwmdp:cap_0\ : bit;
SIGNAL \PWM_8:PWMUDB:sP16:pwmdp:cfb\ : bit;
SIGNAL \PWM_8:PWMUDB:cmp1_eq\ : bit;
SIGNAL \PWM_8:PWMUDB:cmp1_less\ : bit;
SIGNAL \PWM_8:PWMUDB:sP16:pwmdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \PWM_8:PWMUDB:sP16:pwmdp:ff0_1\:SIGNAL IS 2;
SIGNAL \PWM_8:PWMUDB:cmp2_eq\ : bit;
SIGNAL \PWM_8:PWMUDB:cmp2_less\ : bit;
SIGNAL \PWM_8:PWMUDB:sP16:pwmdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \PWM_8:PWMUDB:sP16:pwmdp:z1_1\:SIGNAL IS 2;
SIGNAL \PWM_8:PWMUDB:sP16:pwmdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \PWM_8:PWMUDB:sP16:pwmdp:ff1_1\:SIGNAL IS 2;
SIGNAL \PWM_8:PWMUDB:sP16:pwmdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \PWM_8:PWMUDB:sP16:pwmdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \PWM_8:PWMUDB:sP16:pwmdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \PWM_8:PWMUDB:sP16:pwmdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \PWM_8:PWMUDB:sP16:pwmdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \PWM_8:PWMUDB:sP16:pwmdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \PWM_8:PWMUDB:sP16:pwmdp:so_1\ : bit;
ATTRIBUTE port_state_att of \PWM_8:PWMUDB:sP16:pwmdp:so_1\:SIGNAL IS 2;
SIGNAL \PWM_8:PWMUDB:sP16:pwmdp:f0_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \PWM_8:PWMUDB:sP16:pwmdp:f0_bus_stat_1\:SIGNAL IS 2;
SIGNAL \PWM_8:PWMUDB:sP16:pwmdp:f0_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \PWM_8:PWMUDB:sP16:pwmdp:f0_blk_stat_1\:SIGNAL IS 2;
SIGNAL \PWM_8:PWMUDB:fifo_nempty\ : bit;
SIGNAL \PWM_8:PWMUDB:sP16:pwmdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_8:PWMUDB:sP16:pwmdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_8:PWMUDB:sP16:pwmdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_8:PWMUDB:sP16:pwmdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_8:PWMUDB:sP16:pwmdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_8:PWMUDB:sP16:pwmdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_8:PWMUDB:sP16:pwmdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_8:PWMUDB:sP16:pwmdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_8:PWMUDB:sP16:pwmdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_8:PWMUDB:sP16:pwmdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_8:PWMUDB:sP16:pwmdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_8:PWMUDB:sP16:pwmdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_8:PWMUDB:sP16:pwmdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_8:PWMUDB:sP16:pwmdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_8:PWMUDB:sP16:pwmdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_8:PWMUDB:sP16:pwmdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_8:PWMUDB:sP16:pwmdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_8:PWMUDB:sP16:pwmdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_8:PWMUDB:sP16:pwmdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_8:PWMUDB:sP16:pwmdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_8:PWMUDB:sP16:pwmdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_8:PWMUDB:sP16:pwmdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_8:PWMUDB:sP16:pwmdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_8:PWMUDB:sP16:pwmdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_8:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_8:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_8:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_8:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_8:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_8:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_8:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_8:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_8:PWMUDB:compare1\ : bit;
SIGNAL \PWM_8:PWMUDB:compare2\ : bit;
SIGNAL \PWM_8:PWMUDB:pwm_reg_i\ : bit;
SIGNAL \PWM_8:PWMUDB:pwm_i\ : bit;
SIGNAL \PWM_8:PWMUDB:pwm1_reg_i\ : bit;
SIGNAL \PWM_8:PWMUDB:pwm1_i\ : bit;
SIGNAL \PWM_8:PWMUDB:pwm2_reg_i\ : bit;
SIGNAL \PWM_8:PWMUDB:pwm2_i\ : bit;
SIGNAL \PWM_8:PWMUDB:tc_reg_i\ : bit;
SIGNAL \PWM_8:Net_101\ : bit;
SIGNAL \PWM_8:Net_96\ : bit;
SIGNAL Net_1025 : bit;
SIGNAL Net_1026 : bit;
SIGNAL \PWM_8:PWMUDB:pwm_temp\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_8:b_31\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_8:b_30\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_8:b_29\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_8:b_28\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_8:b_27\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_8:b_26\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_8:b_25\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_8:b_24\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_8:b_23\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_8:b_22\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_8:b_21\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_8:b_20\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_8:b_19\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_8:b_18\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_8:b_17\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_8:b_16\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_8:b_15\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_8:b_14\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_8:b_13\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_8:b_12\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_8:b_11\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_8:b_10\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_8:b_9\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_8:b_8\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_8:b_7\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_8:b_6\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_8:b_5\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_8:b_4\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_8:b_3\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_8:b_2\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_8:b_1\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_8:b_0\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_8:g2:a0:a_31\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_8:g2:a0:a_30\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_8:g2:a0:a_29\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_8:g2:a0:a_28\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_8:g2:a0:a_27\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_8:g2:a0:a_26\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_8:g2:a0:a_25\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_8:g2:a0:a_24\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_8:g2:a0:a_23\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_8:g2:a0:a_22\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_8:g2:a0:a_21\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_8:g2:a0:a_20\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_8:g2:a0:a_19\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_8:g2:a0:a_18\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_8:g2:a0:a_17\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_8:g2:a0:a_16\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_8:g2:a0:a_15\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_8:g2:a0:a_14\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_8:g2:a0:a_13\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_8:g2:a0:a_12\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_8:g2:a0:a_11\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_8:g2:a0:a_10\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_8:g2:a0:a_9\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_8:g2:a0:a_8\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_8:g2:a0:a_7\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_8:g2:a0:a_6\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_8:g2:a0:a_5\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_8:g2:a0:a_4\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_8:g2:a0:a_3\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_8:g2:a0:a_2\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_8:g2:a0:a_1\ : bit;
SIGNAL \PWM_8:PWMUDB:MODIN8_1\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_8:g2:a0:a_0\ : bit;
SIGNAL \PWM_8:PWMUDB:MODIN8_0\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_8:g2:a0:b_31\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_8:g2:a0:b_30\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_8:g2:a0:b_29\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_8:g2:a0:b_28\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_8:g2:a0:b_27\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_8:g2:a0:b_26\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_8:g2:a0:b_25\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_8:g2:a0:b_24\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_8:g2:a0:b_23\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_8:g2:a0:b_22\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_8:g2:a0:b_21\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_8:g2:a0:b_20\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_8:g2:a0:b_19\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_8:g2:a0:b_18\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_8:g2:a0:b_17\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_8:g2:a0:b_16\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_8:g2:a0:b_15\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_8:g2:a0:b_14\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_8:g2:a0:b_13\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_8:g2:a0:b_12\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_8:g2:a0:b_11\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_8:g2:a0:b_10\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_8:g2:a0:b_9\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_8:g2:a0:b_8\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_8:g2:a0:b_7\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_8:g2:a0:b_6\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_8:g2:a0:b_5\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_8:g2:a0:b_4\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_8:g2:a0:b_3\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_8:g2:a0:b_2\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_8:g2:a0:b_1\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_8:g2:a0:b_0\ : bit;
SIGNAL \PWM_8:PWMUDB:add_vi_vv_MODGEN_8_31\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_8:g2:a0:s_31\ : bit;
SIGNAL \PWM_8:PWMUDB:add_vi_vv_MODGEN_8_30\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_8:g2:a0:s_30\ : bit;
SIGNAL \PWM_8:PWMUDB:add_vi_vv_MODGEN_8_29\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_8:g2:a0:s_29\ : bit;
SIGNAL \PWM_8:PWMUDB:add_vi_vv_MODGEN_8_28\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_8:g2:a0:s_28\ : bit;
SIGNAL \PWM_8:PWMUDB:add_vi_vv_MODGEN_8_27\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_8:g2:a0:s_27\ : bit;
SIGNAL \PWM_8:PWMUDB:add_vi_vv_MODGEN_8_26\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_8:g2:a0:s_26\ : bit;
SIGNAL \PWM_8:PWMUDB:add_vi_vv_MODGEN_8_25\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_8:g2:a0:s_25\ : bit;
SIGNAL \PWM_8:PWMUDB:add_vi_vv_MODGEN_8_24\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_8:g2:a0:s_24\ : bit;
SIGNAL \PWM_8:PWMUDB:add_vi_vv_MODGEN_8_23\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_8:g2:a0:s_23\ : bit;
SIGNAL \PWM_8:PWMUDB:add_vi_vv_MODGEN_8_22\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_8:g2:a0:s_22\ : bit;
SIGNAL \PWM_8:PWMUDB:add_vi_vv_MODGEN_8_21\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_8:g2:a0:s_21\ : bit;
SIGNAL \PWM_8:PWMUDB:add_vi_vv_MODGEN_8_20\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_8:g2:a0:s_20\ : bit;
SIGNAL \PWM_8:PWMUDB:add_vi_vv_MODGEN_8_19\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_8:g2:a0:s_19\ : bit;
SIGNAL \PWM_8:PWMUDB:add_vi_vv_MODGEN_8_18\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_8:g2:a0:s_18\ : bit;
SIGNAL \PWM_8:PWMUDB:add_vi_vv_MODGEN_8_17\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_8:g2:a0:s_17\ : bit;
SIGNAL \PWM_8:PWMUDB:add_vi_vv_MODGEN_8_16\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_8:g2:a0:s_16\ : bit;
SIGNAL \PWM_8:PWMUDB:add_vi_vv_MODGEN_8_15\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_8:g2:a0:s_15\ : bit;
SIGNAL \PWM_8:PWMUDB:add_vi_vv_MODGEN_8_14\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_8:g2:a0:s_14\ : bit;
SIGNAL \PWM_8:PWMUDB:add_vi_vv_MODGEN_8_13\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_8:g2:a0:s_13\ : bit;
SIGNAL \PWM_8:PWMUDB:add_vi_vv_MODGEN_8_12\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_8:g2:a0:s_12\ : bit;
SIGNAL \PWM_8:PWMUDB:add_vi_vv_MODGEN_8_11\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_8:g2:a0:s_11\ : bit;
SIGNAL \PWM_8:PWMUDB:add_vi_vv_MODGEN_8_10\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_8:g2:a0:s_10\ : bit;
SIGNAL \PWM_8:PWMUDB:add_vi_vv_MODGEN_8_9\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_8:g2:a0:s_9\ : bit;
SIGNAL \PWM_8:PWMUDB:add_vi_vv_MODGEN_8_8\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_8:g2:a0:s_8\ : bit;
SIGNAL \PWM_8:PWMUDB:add_vi_vv_MODGEN_8_7\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_8:g2:a0:s_7\ : bit;
SIGNAL \PWM_8:PWMUDB:add_vi_vv_MODGEN_8_6\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_8:g2:a0:s_6\ : bit;
SIGNAL \PWM_8:PWMUDB:add_vi_vv_MODGEN_8_5\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_8:g2:a0:s_5\ : bit;
SIGNAL \PWM_8:PWMUDB:add_vi_vv_MODGEN_8_4\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_8:g2:a0:s_4\ : bit;
SIGNAL \PWM_8:PWMUDB:add_vi_vv_MODGEN_8_3\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_8:g2:a0:s_3\ : bit;
SIGNAL \PWM_8:PWMUDB:add_vi_vv_MODGEN_8_2\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_8:g2:a0:s_2\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_8:g2:a0:s_1\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_8:g2:a0:s_0\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_1033 : bit;
SIGNAL Net_1027 : bit;
SIGNAL Net_1024 : bit;
SIGNAL \PWM_8:Net_113\ : bit;
SIGNAL \PWM_8:Net_107\ : bit;
SIGNAL \PWM_8:Net_114\ : bit;
SIGNAL tmpOE__PWM_out_3_net_0 : bit;
SIGNAL tmpFB_0__PWM_out_3_net_0 : bit;
SIGNAL tmpIO_0__PWM_out_3_net_0 : bit;
TERMINAL tmpSIOVREF__PWM_out_3_net_0 : bit;
SIGNAL tmpINTERRUPT_0__PWM_out_3_net_0 : bit;
SIGNAL tmpOE__PWM_out_2_net_0 : bit;
SIGNAL tmpFB_0__PWM_out_2_net_0 : bit;
SIGNAL tmpIO_0__PWM_out_2_net_0 : bit;
TERMINAL tmpSIOVREF__PWM_out_2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__PWM_out_2_net_0 : bit;
SIGNAL tmpOE__PWM_out_4_net_0 : bit;
SIGNAL tmpFB_0__PWM_out_4_net_0 : bit;
SIGNAL tmpIO_0__PWM_out_4_net_0 : bit;
TERMINAL tmpSIOVREF__PWM_out_4_net_0 : bit;
SIGNAL tmpINTERRUPT_0__PWM_out_4_net_0 : bit;
SIGNAL tmpOE__PWM_out_5_net_0 : bit;
SIGNAL tmpFB_0__PWM_out_5_net_0 : bit;
SIGNAL tmpIO_0__PWM_out_5_net_0 : bit;
TERMINAL tmpSIOVREF__PWM_out_5_net_0 : bit;
SIGNAL tmpINTERRUPT_0__PWM_out_5_net_0 : bit;
SIGNAL tmpOE__PWM_out_6_net_0 : bit;
SIGNAL tmpFB_0__PWM_out_6_net_0 : bit;
SIGNAL tmpIO_0__PWM_out_6_net_0 : bit;
TERMINAL tmpSIOVREF__PWM_out_6_net_0 : bit;
SIGNAL tmpINTERRUPT_0__PWM_out_6_net_0 : bit;
SIGNAL tmpOE__PWM_out_7_net_0 : bit;
SIGNAL tmpFB_0__PWM_out_7_net_0 : bit;
SIGNAL tmpIO_0__PWM_out_7_net_0 : bit;
TERMINAL tmpSIOVREF__PWM_out_7_net_0 : bit;
SIGNAL tmpINTERRUPT_0__PWM_out_7_net_0 : bit;
SIGNAL tmpOE__PWM_out_8_net_0 : bit;
SIGNAL tmpFB_0__PWM_out_8_net_0 : bit;
SIGNAL tmpIO_0__PWM_out_8_net_0 : bit;
TERMINAL tmpSIOVREF__PWM_out_8_net_0 : bit;
SIGNAL tmpINTERRUPT_0__PWM_out_8_net_0 : bit;
TERMINAL \ADC_SAR_2:Net_248\ : bit;
TERMINAL \ADC_SAR_2:Net_235\ : bit;
SIGNAL Net_1160 : bit;
SIGNAL \ADC_SAR_2:vp_ctl_0\ : bit;
SIGNAL \ADC_SAR_2:vp_ctl_2\ : bit;
SIGNAL \ADC_SAR_2:vn_ctl_1\ : bit;
SIGNAL \ADC_SAR_2:vn_ctl_3\ : bit;
SIGNAL \ADC_SAR_2:vp_ctl_1\ : bit;
SIGNAL \ADC_SAR_2:vp_ctl_3\ : bit;
SIGNAL \ADC_SAR_2:vn_ctl_0\ : bit;
SIGNAL \ADC_SAR_2:vn_ctl_2\ : bit;
SIGNAL \ADC_SAR_2:Net_221\ : bit;
SIGNAL \ADC_SAR_2:Net_188\ : bit;
TERMINAL Net_1137 : bit;
TERMINAL \ADC_SAR_2:Net_126\ : bit;
TERMINAL \ADC_SAR_2:Net_215\ : bit;
TERMINAL \ADC_SAR_2:Net_257\ : bit;
SIGNAL \ADC_SAR_2:soc\ : bit;
SIGNAL \ADC_SAR_2:Net_252\ : bit;
SIGNAL Net_1163 : bit;
SIGNAL \ADC_SAR_2:Net_207_11\ : bit;
SIGNAL \ADC_SAR_2:Net_207_10\ : bit;
SIGNAL \ADC_SAR_2:Net_207_9\ : bit;
SIGNAL \ADC_SAR_2:Net_207_8\ : bit;
SIGNAL \ADC_SAR_2:Net_207_7\ : bit;
SIGNAL \ADC_SAR_2:Net_207_6\ : bit;
SIGNAL \ADC_SAR_2:Net_207_5\ : bit;
SIGNAL \ADC_SAR_2:Net_207_4\ : bit;
SIGNAL \ADC_SAR_2:Net_207_3\ : bit;
SIGNAL \ADC_SAR_2:Net_207_2\ : bit;
SIGNAL \ADC_SAR_2:Net_207_1\ : bit;
SIGNAL \ADC_SAR_2:Net_207_0\ : bit;
TERMINAL \ADC_SAR_2:Net_210\ : bit;
SIGNAL \ADC_SAR_2:tmpOE__Bypass_net_0\ : bit;
SIGNAL \ADC_SAR_2:tmpFB_0__Bypass_net_0\ : bit;
SIGNAL \ADC_SAR_2:tmpIO_0__Bypass_net_0\ : bit;
TERMINAL \ADC_SAR_2:tmpSIOVREF__Bypass_net_0\ : bit;
SIGNAL \ADC_SAR_2:tmpINTERRUPT_0__Bypass_net_0\ : bit;
TERMINAL \ADC_SAR_2:Net_149\ : bit;
TERMINAL \ADC_SAR_2:Net_209\ : bit;
TERMINAL \ADC_SAR_2:Net_255\ : bit;
TERMINAL \ADC_SAR_2:Net_368\ : bit;
SIGNAL tmpOE__DELSIG_in_net_0 : bit;
SIGNAL tmpFB_0__DELSIG_in_net_0 : bit;
SIGNAL tmpIO_0__DELSIG_in_net_0 : bit;
TERMINAL tmpSIOVREF__DELSIG_in_net_0 : bit;
SIGNAL tmpINTERRUPT_0__DELSIG_in_net_0 : bit;
SIGNAL tmpOE__SAR_in_1_net_0 : bit;
SIGNAL tmpFB_0__SAR_in_1_net_0 : bit;
SIGNAL tmpIO_0__SAR_in_1_net_0 : bit;
TERMINAL tmpSIOVREF__SAR_in_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__SAR_in_1_net_0 : bit;
SIGNAL tmpOE__SAR_in_2_net_0 : bit;
SIGNAL tmpFB_0__SAR_in_2_net_0 : bit;
SIGNAL tmpIO_0__SAR_in_2_net_0 : bit;
TERMINAL tmpSIOVREF__SAR_in_2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__SAR_in_2_net_0 : bit;
SIGNAL \IDAC8_1:Net_125\ : bit;
SIGNAL \IDAC8_1:Net_158\ : bit;
SIGNAL \IDAC8_1:Net_123\ : bit;
TERMINAL \IDAC8_1:Net_124\ : bit;
TERMINAL Net_1175 : bit;
SIGNAL \IDAC8_1:Net_157\ : bit;
SIGNAL \IDAC8_1:Net_194\ : bit;
SIGNAL \IDAC8_1:Net_195\ : bit;
SIGNAL \VDAC8_1:Net_83\ : bit;
SIGNAL \VDAC8_1:Net_81\ : bit;
SIGNAL \VDAC8_1:Net_82\ : bit;
TERMINAL Net_1190 : bit;
TERMINAL \VDAC8_1:Net_77\ : bit;
SIGNAL tmpOE__In_12_net_0 : bit;
SIGNAL tmpIO_0__In_12_net_0 : bit;
TERMINAL tmpSIOVREF__In_12_net_0 : bit;
SIGNAL tmpINTERRUPT_0__In_12_net_0 : bit;
SIGNAL tmpOE__IDAC_out_1_net_0 : bit;
SIGNAL tmpFB_0__IDAC_out_1_net_0 : bit;
SIGNAL tmpIO_0__IDAC_out_1_net_0 : bit;
TERMINAL tmpSIOVREF__IDAC_out_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__IDAC_out_1_net_0 : bit;
SIGNAL tmpOE__VDAC_out_1_net_0 : bit;
SIGNAL tmpFB_0__VDAC_out_1_net_0 : bit;
SIGNAL tmpIO_0__VDAC_out_1_net_0 : bit;
TERMINAL tmpSIOVREF__VDAC_out_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__VDAC_out_1_net_0 : bit;
SIGNAL tmpOE__VDAC_out_2_net_0 : bit;
SIGNAL tmpFB_0__VDAC_out_2_net_0 : bit;
SIGNAL tmpIO_0__VDAC_out_2_net_0 : bit;
TERMINAL tmpSIOVREF__VDAC_out_2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__VDAC_out_2_net_0 : bit;
SIGNAL \Control_Reg_2:clk\ : bit;
SIGNAL \Control_Reg_2:rst\ : bit;
SIGNAL Net_1308 : bit;
SIGNAL \Control_Reg_2:control_out_0\ : bit;
SIGNAL Net_1305 : bit;
SIGNAL \Control_Reg_2:control_out_1\ : bit;
SIGNAL Net_1306 : bit;
SIGNAL \Control_Reg_2:control_out_2\ : bit;
SIGNAL Net_1307 : bit;
SIGNAL \Control_Reg_2:control_out_3\ : bit;
SIGNAL Net_1309 : bit;
SIGNAL \Control_Reg_2:control_out_4\ : bit;
SIGNAL Net_1310 : bit;
SIGNAL \Control_Reg_2:control_out_5\ : bit;
SIGNAL Net_1311 : bit;
SIGNAL \Control_Reg_2:control_out_6\ : bit;
SIGNAL Net_1312 : bit;
SIGNAL \Control_Reg_2:control_out_7\ : bit;
SIGNAL \Control_Reg_2:control_7\ : bit;
SIGNAL \Control_Reg_2:control_6\ : bit;
SIGNAL \Control_Reg_2:control_5\ : bit;
SIGNAL \Control_Reg_2:control_4\ : bit;
SIGNAL \Control_Reg_2:control_3\ : bit;
SIGNAL \Control_Reg_2:control_2\ : bit;
SIGNAL \Control_Reg_2:control_1\ : bit;
SIGNAL \Control_Reg_2:control_0\ : bit;
SIGNAL \Status_Reg_2:status_0\ : bit;
SIGNAL Net_1315 : bit;
SIGNAL \Status_Reg_2:status_1\ : bit;
SIGNAL Net_1316 : bit;
SIGNAL \Status_Reg_2:status_2\ : bit;
SIGNAL Net_1317 : bit;
SIGNAL \Status_Reg_2:status_3\ : bit;
SIGNAL Net_1318 : bit;
SIGNAL \Status_Reg_2:status_4\ : bit;
SIGNAL \Status_Reg_2:status_5\ : bit;
SIGNAL \Status_Reg_2:status_6\ : bit;
SIGNAL \Status_Reg_2:status_7\ : bit;
SIGNAL tmpOE__Out_9_net_0 : bit;
SIGNAL tmpFB_0__Out_9_net_0 : bit;
SIGNAL tmpIO_0__Out_9_net_0 : bit;
TERMINAL tmpSIOVREF__Out_9_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Out_9_net_0 : bit;
SIGNAL tmpOE__Out_10_net_0 : bit;
SIGNAL tmpFB_0__Out_10_net_0 : bit;
SIGNAL tmpIO_0__Out_10_net_0 : bit;
TERMINAL tmpSIOVREF__Out_10_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Out_10_net_0 : bit;
SIGNAL tmpOE__Out_11_net_0 : bit;
SIGNAL tmpFB_0__Out_11_net_0 : bit;
SIGNAL tmpIO_0__Out_11_net_0 : bit;
TERMINAL tmpSIOVREF__Out_11_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Out_11_net_0 : bit;
SIGNAL tmpOE__Out_12_net_0 : bit;
SIGNAL tmpFB_0__Out_12_net_0 : bit;
SIGNAL tmpIO_0__Out_12_net_0 : bit;
TERMINAL tmpSIOVREF__Out_12_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Out_12_net_0 : bit;
SIGNAL tmpOE__In_8_net_0 : bit;
SIGNAL tmpIO_0__In_8_net_0 : bit;
TERMINAL tmpSIOVREF__In_8_net_0 : bit;
SIGNAL tmpINTERRUPT_0__In_8_net_0 : bit;
SIGNAL tmpOE__In_9_net_0 : bit;
SIGNAL tmpIO_0__In_9_net_0 : bit;
TERMINAL tmpSIOVREF__In_9_net_0 : bit;
SIGNAL tmpINTERRUPT_0__In_9_net_0 : bit;
SIGNAL tmpOE__In_10_net_0 : bit;
SIGNAL tmpIO_0__In_10_net_0 : bit;
TERMINAL tmpSIOVREF__In_10_net_0 : bit;
SIGNAL tmpINTERRUPT_0__In_10_net_0 : bit;
SIGNAL tmpOE__In_11_net_0 : bit;
SIGNAL tmpIO_0__In_11_net_0 : bit;
TERMINAL tmpSIOVREF__In_11_net_0 : bit;
SIGNAL tmpINTERRUPT_0__In_11_net_0 : bit;
SIGNAL tmpOE__In_13_net_0 : bit;
SIGNAL tmpIO_0__In_13_net_0 : bit;
TERMINAL tmpSIOVREF__In_13_net_0 : bit;
SIGNAL tmpINTERRUPT_0__In_13_net_0 : bit;
SIGNAL tmpOE__In_14_net_0 : bit;
SIGNAL tmpIO_0__In_14_net_0 : bit;
TERMINAL tmpSIOVREF__In_14_net_0 : bit;
SIGNAL tmpINTERRUPT_0__In_14_net_0 : bit;
SIGNAL tmpOE__In_15_net_0 : bit;
SIGNAL tmpIO_0__In_15_net_0 : bit;
TERMINAL tmpSIOVREF__In_15_net_0 : bit;
SIGNAL tmpINTERRUPT_0__In_15_net_0 : bit;
SIGNAL tmpOE__In_16_net_0 : bit;
SIGNAL tmpIO_0__In_16_net_0 : bit;
TERMINAL tmpSIOVREF__In_16_net_0 : bit;
SIGNAL tmpINTERRUPT_0__In_16_net_0 : bit;
SIGNAL tmpOE__In_17_net_0 : bit;
SIGNAL tmpIO_0__In_17_net_0 : bit;
TERMINAL tmpSIOVREF__In_17_net_0 : bit;
SIGNAL tmpINTERRUPT_0__In_17_net_0 : bit;
SIGNAL tmpOE__In_18_net_0 : bit;
SIGNAL tmpIO_0__In_18_net_0 : bit;
TERMINAL tmpSIOVREF__In_18_net_0 : bit;
SIGNAL tmpINTERRUPT_0__In_18_net_0 : bit;
SIGNAL tmpOE__In_19_net_0 : bit;
SIGNAL tmpIO_0__In_19_net_0 : bit;
TERMINAL tmpSIOVREF__In_19_net_0 : bit;
SIGNAL tmpINTERRUPT_0__In_19_net_0 : bit;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:dpcounter_one_reg\\D\ : bit;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:mosi_buf_overrun_fin\\D\ : bit;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:mosi_tmp\\D\ : bit;
SIGNAL \PWM_1:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \PWM_1:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \PWM_1:PWMUDB:trig_last\\D\ : bit;
SIGNAL \PWM_1:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \PWM_1:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \PWM_1:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \PWM_1:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \PWM_1:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \PWM_1:PWMUDB:prevCompare1\\D\ : bit;
SIGNAL \PWM_1:PWMUDB:cmp1_status_reg\\D\ : bit;
SIGNAL \PWM_1:PWMUDB:cmp2_status_reg\\D\ : bit;
SIGNAL \PWM_1:PWMUDB:final_kill_reg\\D\ : bit;
SIGNAL \PWM_1:PWMUDB:pwm_reg_i\\D\ : bit;
SIGNAL \PWM_1:PWMUDB:pwm1_reg_i\\D\ : bit;
SIGNAL \PWM_1:PWMUDB:pwm2_reg_i\\D\ : bit;
SIGNAL \PWM_1:PWMUDB:tc_reg_i\\D\ : bit;
SIGNAL \WaveDAC8_1:cydff_1\\D\ : bit;
SIGNAL \PWM_2:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \PWM_2:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \PWM_2:PWMUDB:trig_last\\D\ : bit;
SIGNAL \PWM_2:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \PWM_2:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \PWM_2:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \PWM_2:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \PWM_2:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \PWM_2:PWMUDB:prevCompare1\\D\ : bit;
SIGNAL \PWM_2:PWMUDB:cmp1_status_reg\\D\ : bit;
SIGNAL \PWM_2:PWMUDB:cmp2_status_reg\\D\ : bit;
SIGNAL \PWM_2:PWMUDB:final_kill_reg\\D\ : bit;
SIGNAL \PWM_2:PWMUDB:pwm_reg_i\\D\ : bit;
SIGNAL \PWM_2:PWMUDB:pwm1_reg_i\\D\ : bit;
SIGNAL \PWM_2:PWMUDB:pwm2_reg_i\\D\ : bit;
SIGNAL \PWM_2:PWMUDB:tc_reg_i\\D\ : bit;
SIGNAL \PWM_3:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \PWM_3:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \PWM_3:PWMUDB:trig_last\\D\ : bit;
SIGNAL \PWM_3:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \PWM_3:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \PWM_3:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \PWM_3:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \PWM_3:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \PWM_3:PWMUDB:prevCompare1\\D\ : bit;
SIGNAL \PWM_3:PWMUDB:cmp1_status_reg\\D\ : bit;
SIGNAL \PWM_3:PWMUDB:cmp2_status_reg\\D\ : bit;
SIGNAL \PWM_3:PWMUDB:final_kill_reg\\D\ : bit;
SIGNAL \PWM_3:PWMUDB:pwm_reg_i\\D\ : bit;
SIGNAL \PWM_3:PWMUDB:pwm1_reg_i\\D\ : bit;
SIGNAL \PWM_3:PWMUDB:pwm2_reg_i\\D\ : bit;
SIGNAL \PWM_3:PWMUDB:tc_reg_i\\D\ : bit;
SIGNAL \PWM_4:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \PWM_4:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \PWM_4:PWMUDB:trig_last\\D\ : bit;
SIGNAL \PWM_4:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \PWM_4:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \PWM_4:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \PWM_4:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \PWM_4:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \PWM_4:PWMUDB:prevCompare1\\D\ : bit;
SIGNAL \PWM_4:PWMUDB:cmp1_status_reg\\D\ : bit;
SIGNAL \PWM_4:PWMUDB:cmp2_status_reg\\D\ : bit;
SIGNAL \PWM_4:PWMUDB:final_kill_reg\\D\ : bit;
SIGNAL \PWM_4:PWMUDB:pwm_reg_i\\D\ : bit;
SIGNAL \PWM_4:PWMUDB:pwm1_reg_i\\D\ : bit;
SIGNAL \PWM_4:PWMUDB:pwm2_reg_i\\D\ : bit;
SIGNAL \PWM_4:PWMUDB:tc_reg_i\\D\ : bit;
SIGNAL \PWM_5:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \PWM_5:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \PWM_5:PWMUDB:trig_last\\D\ : bit;
SIGNAL \PWM_5:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \PWM_5:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \PWM_5:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \PWM_5:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \PWM_5:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \PWM_5:PWMUDB:prevCompare1\\D\ : bit;
SIGNAL \PWM_5:PWMUDB:cmp1_status_reg\\D\ : bit;
SIGNAL \PWM_5:PWMUDB:cmp2_status_reg\\D\ : bit;
SIGNAL \PWM_5:PWMUDB:final_kill_reg\\D\ : bit;
SIGNAL \PWM_5:PWMUDB:pwm_reg_i\\D\ : bit;
SIGNAL \PWM_5:PWMUDB:pwm1_reg_i\\D\ : bit;
SIGNAL \PWM_5:PWMUDB:pwm2_reg_i\\D\ : bit;
SIGNAL \PWM_5:PWMUDB:tc_reg_i\\D\ : bit;
SIGNAL \PWM_6:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \PWM_6:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \PWM_6:PWMUDB:trig_last\\D\ : bit;
SIGNAL \PWM_6:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \PWM_6:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \PWM_6:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \PWM_6:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \PWM_6:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \PWM_6:PWMUDB:prevCompare1\\D\ : bit;
SIGNAL \PWM_6:PWMUDB:cmp1_status_reg\\D\ : bit;
SIGNAL \PWM_6:PWMUDB:cmp2_status_reg\\D\ : bit;
SIGNAL \PWM_6:PWMUDB:final_kill_reg\\D\ : bit;
SIGNAL \PWM_6:PWMUDB:pwm_reg_i\\D\ : bit;
SIGNAL \PWM_6:PWMUDB:pwm1_reg_i\\D\ : bit;
SIGNAL \PWM_6:PWMUDB:pwm2_reg_i\\D\ : bit;
SIGNAL \PWM_6:PWMUDB:tc_reg_i\\D\ : bit;
SIGNAL \PWM_7:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \PWM_7:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \PWM_7:PWMUDB:trig_last\\D\ : bit;
SIGNAL \PWM_7:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \PWM_7:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \PWM_7:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \PWM_7:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \PWM_7:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \PWM_7:PWMUDB:prevCompare1\\D\ : bit;
SIGNAL \PWM_7:PWMUDB:cmp1_status_reg\\D\ : bit;
SIGNAL \PWM_7:PWMUDB:cmp2_status_reg\\D\ : bit;
SIGNAL \PWM_7:PWMUDB:final_kill_reg\\D\ : bit;
SIGNAL \PWM_7:PWMUDB:pwm_reg_i\\D\ : bit;
SIGNAL \PWM_7:PWMUDB:pwm1_reg_i\\D\ : bit;
SIGNAL \PWM_7:PWMUDB:pwm2_reg_i\\D\ : bit;
SIGNAL \PWM_7:PWMUDB:tc_reg_i\\D\ : bit;
SIGNAL \PWM_8:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \PWM_8:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \PWM_8:PWMUDB:trig_last\\D\ : bit;
SIGNAL \PWM_8:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \PWM_8:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \PWM_8:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \PWM_8:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \PWM_8:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \PWM_8:PWMUDB:prevCompare1\\D\ : bit;
SIGNAL \PWM_8:PWMUDB:cmp1_status_reg\\D\ : bit;
SIGNAL \PWM_8:PWMUDB:cmp2_status_reg\\D\ : bit;
SIGNAL \PWM_8:PWMUDB:final_kill_reg\\D\ : bit;
SIGNAL \PWM_8:PWMUDB:pwm_reg_i\\D\ : bit;
SIGNAL \PWM_8:PWMUDB:pwm1_reg_i\\D\ : bit;
SIGNAL \PWM_8:PWMUDB:pwm2_reg_i\\D\ : bit;
SIGNAL \PWM_8:PWMUDB:tc_reg_i\\D\ : bit;
BEGIN

zero <=  ('0') ;

tmpOE__Out_17_net_0 <=  ('1') ;

\SPIS_1:BSPIS:es3:SPISlave:tx_load\ <= ((not \SPIS_1:BSPIS:es3:SPISlave:count_3\ and not \SPIS_1:BSPIS:es3:SPISlave:count_2\ and not \SPIS_1:BSPIS:es3:SPISlave:count_1\ and \SPIS_1:BSPIS:es3:SPISlave:count_0\));

\SPIS_1:BSPIS:es3:SPISlave:byte_complete\ <= ((not \SPIS_1:BSPIS:es3:SPISlave:dpcounter_one_reg\ and \SPIS_1:BSPIS:es3:SPISlave:dpcounter_one_fin\));

\SPIS_1:BSPIS:es3:SPISlave:rx_buf_overrun\ <= ((not \SPIS_1:BSPIS:es3:SPISlave:mosi_buf_overrun_fin\ and \SPIS_1:BSPIS:es3:SPISlave:mosi_buf_overrun_reg\));

\SPIS_1:BSPIS:es3:SPISlave:dp_clk_src\ <= (not Net_636);

\SPIS_1:BSPIS:es3:SPISlave:mosi_buf_overrun\ <= ((not \SPIS_1:BSPIS:es3:SPISlave:count_3\ and not \SPIS_1:BSPIS:es3:SPISlave:count_2\ and not \SPIS_1:BSPIS:es3:SPISlave:count_1\ and \SPIS_1:BSPIS:es3:SPISlave:dpMOSI_fifo_full\ and \SPIS_1:BSPIS:es3:SPISlave:count_0\));

\SPIS_1:BSPIS:es3:SPISlave:tx_status_0\ <= ((not \SPIS_1:BSPIS:es3:SPISlave:dpcounter_one_reg\ and \SPIS_1:BSPIS:es3:SPISlave:dpcounter_one_fin\ and \SPIS_1:BSPIS:es3:SPISlave:miso_tx_empty_reg_fin\));

\SPIS_1:BSPIS:es3:SPISlave:rx_status_4\ <= (not \SPIS_1:BSPIS:es3:SPISlave:dpMOSI_fifo_not_empty\);

\SPIS_1:BSPIS:es3:SPISlave:mosi_to_dp\ <= ((not \SPIS_1:BSPIS:es3:SPISlave:count_3\ and not \SPIS_1:BSPIS:es3:SPISlave:count_2\ and not \SPIS_1:BSPIS:es3:SPISlave:count_1\ and Net_635 and \SPIS_1:BSPIS:es3:SPISlave:count_0\)
	OR (not \SPIS_1:BSPIS:es3:SPISlave:count_0\ and \SPIS_1:BSPIS:es3:SPISlave:mosi_tmp\)
	OR (\SPIS_1:BSPIS:es3:SPISlave:count_1\ and \SPIS_1:BSPIS:es3:SPISlave:mosi_tmp\)
	OR (\SPIS_1:BSPIS:es3:SPISlave:count_2\ and \SPIS_1:BSPIS:es3:SPISlave:mosi_tmp\)
	OR (\SPIS_1:BSPIS:es3:SPISlave:count_3\ and \SPIS_1:BSPIS:es3:SPISlave:mosi_tmp\));

\PWM_1:PWMUDB:sc_kill_tmp\\D\ <= (not \PWM_1:PWMUDB:tc_i\);

\PWM_1:PWMUDB:dith_count_1\\D\ <= ((not \PWM_1:PWMUDB:dith_count_1\ and \PWM_1:PWMUDB:tc_i\ and \PWM_1:PWMUDB:dith_count_0\)
	OR (not \PWM_1:PWMUDB:dith_count_0\ and \PWM_1:PWMUDB:dith_count_1\)
	OR (not \PWM_1:PWMUDB:tc_i\ and \PWM_1:PWMUDB:dith_count_1\));

\PWM_1:PWMUDB:dith_count_0\\D\ <= ((not \PWM_1:PWMUDB:dith_count_0\ and \PWM_1:PWMUDB:tc_i\)
	OR (not \PWM_1:PWMUDB:tc_i\ and \PWM_1:PWMUDB:dith_count_0\));

\PWM_1:PWMUDB:cmp1_status\ <= ((not \PWM_1:PWMUDB:prevCompare1\ and \PWM_1:PWMUDB:cmp1_less\));

\PWM_1:PWMUDB:status_5\ <= (not \PWM_1:PWMUDB:final_kill_reg\);

\PWM_1:PWMUDB:tc_reg_i\\D\ <= ((\PWM_1:PWMUDB:runmode_enable\ and \PWM_1:PWMUDB:tc_i\));

\PWM_1:PWMUDB:pwm_i\ <= ((\PWM_1:PWMUDB:control_7\ and \PWM_1:PWMUDB:cmp1_less\));

\WaveDAC8_1:Net_183\ <= ((not \WaveDAC8_1:Net_134\ and Net_1100));

\WaveDAC8_1:Net_107\ <= ((Net_1100 and \WaveDAC8_1:Net_134\));

\PWM_2:PWMUDB:sc_kill_tmp\\D\ <= (not \PWM_2:PWMUDB:tc_i\);

\PWM_2:PWMUDB:dith_count_1\\D\ <= ((not \PWM_2:PWMUDB:dith_count_1\ and \PWM_2:PWMUDB:tc_i\ and \PWM_2:PWMUDB:dith_count_0\)
	OR (not \PWM_2:PWMUDB:dith_count_0\ and \PWM_2:PWMUDB:dith_count_1\)
	OR (not \PWM_2:PWMUDB:tc_i\ and \PWM_2:PWMUDB:dith_count_1\));

\PWM_2:PWMUDB:dith_count_0\\D\ <= ((not \PWM_2:PWMUDB:dith_count_0\ and \PWM_2:PWMUDB:tc_i\)
	OR (not \PWM_2:PWMUDB:tc_i\ and \PWM_2:PWMUDB:dith_count_0\));

\PWM_2:PWMUDB:cmp1_status\ <= ((not \PWM_2:PWMUDB:prevCompare1\ and \PWM_2:PWMUDB:cmp1_less\));

\PWM_2:PWMUDB:status_5\ <= (not \PWM_2:PWMUDB:final_kill_reg\);

\PWM_2:PWMUDB:tc_reg_i\\D\ <= ((\PWM_2:PWMUDB:runmode_enable\ and \PWM_2:PWMUDB:tc_i\));

\PWM_2:PWMUDB:pwm_i\ <= ((\PWM_2:PWMUDB:control_7\ and \PWM_2:PWMUDB:cmp1_less\));

\PWM_3:PWMUDB:sc_kill_tmp\\D\ <= (not \PWM_3:PWMUDB:tc_i\);

\PWM_3:PWMUDB:dith_count_1\\D\ <= ((not \PWM_3:PWMUDB:dith_count_1\ and \PWM_3:PWMUDB:tc_i\ and \PWM_3:PWMUDB:dith_count_0\)
	OR (not \PWM_3:PWMUDB:dith_count_0\ and \PWM_3:PWMUDB:dith_count_1\)
	OR (not \PWM_3:PWMUDB:tc_i\ and \PWM_3:PWMUDB:dith_count_1\));

\PWM_3:PWMUDB:dith_count_0\\D\ <= ((not \PWM_3:PWMUDB:dith_count_0\ and \PWM_3:PWMUDB:tc_i\)
	OR (not \PWM_3:PWMUDB:tc_i\ and \PWM_3:PWMUDB:dith_count_0\));

\PWM_3:PWMUDB:cmp1_status\ <= ((not \PWM_3:PWMUDB:prevCompare1\ and \PWM_3:PWMUDB:cmp1_less\));

\PWM_3:PWMUDB:status_5\ <= (not \PWM_3:PWMUDB:final_kill_reg\);

\PWM_3:PWMUDB:tc_reg_i\\D\ <= ((\PWM_3:PWMUDB:runmode_enable\ and \PWM_3:PWMUDB:tc_i\));

\PWM_3:PWMUDB:pwm_i\ <= ((\PWM_3:PWMUDB:control_7\ and \PWM_3:PWMUDB:cmp1_less\));

\PWM_4:PWMUDB:sc_kill_tmp\\D\ <= (not \PWM_4:PWMUDB:tc_i\);

\PWM_4:PWMUDB:dith_count_1\\D\ <= ((not \PWM_4:PWMUDB:dith_count_1\ and \PWM_4:PWMUDB:tc_i\ and \PWM_4:PWMUDB:dith_count_0\)
	OR (not \PWM_4:PWMUDB:dith_count_0\ and \PWM_4:PWMUDB:dith_count_1\)
	OR (not \PWM_4:PWMUDB:tc_i\ and \PWM_4:PWMUDB:dith_count_1\));

\PWM_4:PWMUDB:dith_count_0\\D\ <= ((not \PWM_4:PWMUDB:dith_count_0\ and \PWM_4:PWMUDB:tc_i\)
	OR (not \PWM_4:PWMUDB:tc_i\ and \PWM_4:PWMUDB:dith_count_0\));

\PWM_4:PWMUDB:cmp1_status\ <= ((not \PWM_4:PWMUDB:prevCompare1\ and \PWM_4:PWMUDB:cmp1_less\));

\PWM_4:PWMUDB:status_5\ <= (not \PWM_4:PWMUDB:final_kill_reg\);

\PWM_4:PWMUDB:tc_reg_i\\D\ <= ((\PWM_4:PWMUDB:runmode_enable\ and \PWM_4:PWMUDB:tc_i\));

\PWM_4:PWMUDB:pwm_i\ <= ((\PWM_4:PWMUDB:control_7\ and \PWM_4:PWMUDB:cmp1_less\));

\PWM_5:PWMUDB:sc_kill_tmp\\D\ <= (not \PWM_5:PWMUDB:tc_i\);

\PWM_5:PWMUDB:dith_count_1\\D\ <= ((not \PWM_5:PWMUDB:dith_count_1\ and \PWM_5:PWMUDB:tc_i\ and \PWM_5:PWMUDB:dith_count_0\)
	OR (not \PWM_5:PWMUDB:dith_count_0\ and \PWM_5:PWMUDB:dith_count_1\)
	OR (not \PWM_5:PWMUDB:tc_i\ and \PWM_5:PWMUDB:dith_count_1\));

\PWM_5:PWMUDB:dith_count_0\\D\ <= ((not \PWM_5:PWMUDB:dith_count_0\ and \PWM_5:PWMUDB:tc_i\)
	OR (not \PWM_5:PWMUDB:tc_i\ and \PWM_5:PWMUDB:dith_count_0\));

\PWM_5:PWMUDB:cmp1_status\ <= ((not \PWM_5:PWMUDB:prevCompare1\ and \PWM_5:PWMUDB:cmp1_less\));

\PWM_5:PWMUDB:status_5\ <= (not \PWM_5:PWMUDB:final_kill_reg\);

\PWM_5:PWMUDB:tc_reg_i\\D\ <= ((\PWM_5:PWMUDB:runmode_enable\ and \PWM_5:PWMUDB:tc_i\));

\PWM_5:PWMUDB:pwm_i\ <= ((\PWM_5:PWMUDB:control_7\ and \PWM_5:PWMUDB:cmp1_less\));

\PWM_6:PWMUDB:sc_kill_tmp\\D\ <= (not \PWM_6:PWMUDB:tc_i\);

\PWM_6:PWMUDB:dith_count_1\\D\ <= ((not \PWM_6:PWMUDB:dith_count_1\ and \PWM_6:PWMUDB:tc_i\ and \PWM_6:PWMUDB:dith_count_0\)
	OR (not \PWM_6:PWMUDB:dith_count_0\ and \PWM_6:PWMUDB:dith_count_1\)
	OR (not \PWM_6:PWMUDB:tc_i\ and \PWM_6:PWMUDB:dith_count_1\));

\PWM_6:PWMUDB:dith_count_0\\D\ <= ((not \PWM_6:PWMUDB:dith_count_0\ and \PWM_6:PWMUDB:tc_i\)
	OR (not \PWM_6:PWMUDB:tc_i\ and \PWM_6:PWMUDB:dith_count_0\));

\PWM_6:PWMUDB:cmp1_status\ <= ((not \PWM_6:PWMUDB:prevCompare1\ and \PWM_6:PWMUDB:cmp1_less\));

\PWM_6:PWMUDB:status_5\ <= (not \PWM_6:PWMUDB:final_kill_reg\);

\PWM_6:PWMUDB:tc_reg_i\\D\ <= ((\PWM_6:PWMUDB:runmode_enable\ and \PWM_6:PWMUDB:tc_i\));

\PWM_6:PWMUDB:pwm_i\ <= ((\PWM_6:PWMUDB:control_7\ and \PWM_6:PWMUDB:cmp1_less\));

\PWM_7:PWMUDB:sc_kill_tmp\\D\ <= (not \PWM_7:PWMUDB:tc_i\);

\PWM_7:PWMUDB:dith_count_1\\D\ <= ((not \PWM_7:PWMUDB:dith_count_1\ and \PWM_7:PWMUDB:tc_i\ and \PWM_7:PWMUDB:dith_count_0\)
	OR (not \PWM_7:PWMUDB:dith_count_0\ and \PWM_7:PWMUDB:dith_count_1\)
	OR (not \PWM_7:PWMUDB:tc_i\ and \PWM_7:PWMUDB:dith_count_1\));

\PWM_7:PWMUDB:dith_count_0\\D\ <= ((not \PWM_7:PWMUDB:dith_count_0\ and \PWM_7:PWMUDB:tc_i\)
	OR (not \PWM_7:PWMUDB:tc_i\ and \PWM_7:PWMUDB:dith_count_0\));

\PWM_7:PWMUDB:cmp1_status\ <= ((not \PWM_7:PWMUDB:prevCompare1\ and \PWM_7:PWMUDB:cmp1_less\));

\PWM_7:PWMUDB:status_5\ <= (not \PWM_7:PWMUDB:final_kill_reg\);

\PWM_7:PWMUDB:tc_reg_i\\D\ <= ((\PWM_7:PWMUDB:runmode_enable\ and \PWM_7:PWMUDB:tc_i\));

\PWM_7:PWMUDB:pwm_i\ <= ((\PWM_7:PWMUDB:control_7\ and \PWM_7:PWMUDB:cmp1_less\));

\PWM_8:PWMUDB:sc_kill_tmp\\D\ <= (not \PWM_8:PWMUDB:tc_i\);

\PWM_8:PWMUDB:dith_count_1\\D\ <= ((not \PWM_8:PWMUDB:dith_count_1\ and \PWM_8:PWMUDB:tc_i\ and \PWM_8:PWMUDB:dith_count_0\)
	OR (not \PWM_8:PWMUDB:dith_count_0\ and \PWM_8:PWMUDB:dith_count_1\)
	OR (not \PWM_8:PWMUDB:tc_i\ and \PWM_8:PWMUDB:dith_count_1\));

\PWM_8:PWMUDB:dith_count_0\\D\ <= ((not \PWM_8:PWMUDB:dith_count_0\ and \PWM_8:PWMUDB:tc_i\)
	OR (not \PWM_8:PWMUDB:tc_i\ and \PWM_8:PWMUDB:dith_count_0\));

\PWM_8:PWMUDB:cmp1_status\ <= ((not \PWM_8:PWMUDB:prevCompare1\ and \PWM_8:PWMUDB:cmp1_less\));

\PWM_8:PWMUDB:status_5\ <= (not \PWM_8:PWMUDB:final_kill_reg\);

\PWM_8:PWMUDB:tc_reg_i\\D\ <= ((\PWM_8:PWMUDB:runmode_enable\ and \PWM_8:PWMUDB:tc_i\));

\PWM_8:PWMUDB:pwm_i\ <= ((\PWM_8:PWMUDB:control_7\ and \PWM_8:PWMUDB:cmp1_less\));

Out_17:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"353d083e-3b97-4f6c-b242-2d6363787b9c",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__Out_17_net_0),
		y=>Net_1595,
		fb=>(tmpFB_0__Out_17_net_0),
		analog=>(open),
		io=>(tmpIO_0__Out_17_net_0),
		siovref=>(tmpSIOVREF__Out_17_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Out_17_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Out_17_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Out_17_net_0);
miso:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"3dba336a-f6a5-43fb-aed3-de1e0b7bf362",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__Out_17_net_0),
		y=>Net_638,
		fb=>(tmpFB_0__miso_net_0),
		analog=>(open),
		io=>(tmpIO_0__miso_net_0),
		siovref=>(tmpSIOVREF__miso_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Out_17_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Out_17_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__miso_net_0);
sclk:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"ae777f06-175a-424f-ba0a-9555bf4e2039",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__Out_17_net_0),
		y=>(zero),
		fb=>Net_636,
		analog=>(open),
		io=>(tmpIO_0__sclk_net_0),
		siovref=>(tmpSIOVREF__sclk_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Out_17_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Out_17_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__sclk_net_0);
Out_18:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"c7e35cf5-7993-4b84-894f-478a028a3d49",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__Out_17_net_0),
		y=>Net_1596,
		fb=>(tmpFB_0__Out_18_net_0),
		analog=>(open),
		io=>(tmpIO_0__Out_18_net_0),
		siovref=>(tmpSIOVREF__Out_18_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Out_17_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Out_17_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Out_18_net_0);
mosi:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"f8cacc13-d415-4527-a3ad-640a763e2f7a",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__Out_17_net_0),
		y=>(zero),
		fb=>Net_635,
		analog=>(open),
		io=>(tmpIO_0__mosi_net_0),
		siovref=>(tmpSIOVREF__mosi_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Out_17_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Out_17_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__mosi_net_0);
In_2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e9613cab-f493-46ec-ab78-a0f6d4ac5bea",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__Out_17_net_0),
		y=>(zero),
		fb=>Net_1087,
		analog=>(open),
		io=>(tmpIO_0__In_2_net_0),
		siovref=>(tmpSIOVREF__In_2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Out_17_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Out_17_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__In_2_net_0);
In_3:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"d2b74b05-8241-49cc-8903-b40077add8f2",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__Out_17_net_0),
		y=>(zero),
		fb=>Net_1088,
		analog=>(open),
		io=>(tmpIO_0__In_3_net_0),
		siovref=>(tmpSIOVREF__In_3_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Out_17_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Out_17_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__In_3_net_0);
In_4:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"862ef1cb-3148-404f-b460-ee82e2a9b727",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__Out_17_net_0),
		y=>(zero),
		fb=>Net_1089,
		analog=>(open),
		io=>(tmpIO_0__In_4_net_0),
		siovref=>(tmpSIOVREF__In_4_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Out_17_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Out_17_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__In_4_net_0);
In_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"04e2548c-dc74-4880-aaef-893019858764",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__Out_17_net_0),
		y=>(zero),
		fb=>Net_1086,
		analog=>(open),
		io=>(tmpIO_0__In_1_net_0),
		siovref=>(tmpSIOVREF__In_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Out_17_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Out_17_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__In_1_net_0);
\Control_Reg_3:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(Net_1598, Net_1597, Net_1596, Net_1595,
			Net_1593, Net_1592, Net_1591, Net_1594));
Out_13:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"8dd5b3d9-e6e9-4e1a-a6f5-6f21fe8bd07d",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__Out_17_net_0),
		y=>Net_1594,
		fb=>(tmpFB_0__Out_13_net_0),
		analog=>(open),
		io=>(tmpIO_0__Out_13_net_0),
		siovref=>(tmpSIOVREF__Out_13_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Out_17_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Out_17_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Out_13_net_0);
Out_14:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"258af181-f553-4b9f-a750-d05430208b53",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__Out_17_net_0),
		y=>Net_1591,
		fb=>(tmpFB_0__Out_14_net_0),
		analog=>(open),
		io=>(tmpIO_0__Out_14_net_0),
		siovref=>(tmpSIOVREF__Out_14_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Out_17_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Out_17_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Out_14_net_0);
Out_15:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"eef7dcbc-6d44-4983-b9ea-d875366fe2d5",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__Out_17_net_0),
		y=>Net_1592,
		fb=>(tmpFB_0__Out_15_net_0),
		analog=>(open),
		io=>(tmpIO_0__Out_15_net_0),
		siovref=>(tmpSIOVREF__Out_15_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Out_17_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Out_17_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Out_15_net_0);
Out_16:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"ca6c2eb1-9e38-4535-b12b-bcc537d89ebb",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__Out_17_net_0),
		y=>Net_1593,
		fb=>(tmpFB_0__Out_16_net_0),
		analog=>(open),
		io=>(tmpIO_0__Out_16_net_0),
		siovref=>(tmpSIOVREF__Out_16_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Out_17_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Out_17_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Out_16_net_0);
In_7:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"76b6296a-1a0a-4177-b967-0e7fb2c96e6b",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__Out_17_net_0),
		y=>(zero),
		fb=>Net_1092,
		analog=>(open),
		io=>(tmpIO_0__In_7_net_0),
		siovref=>(tmpSIOVREF__In_7_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Out_17_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Out_17_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__In_7_net_0);
In_6:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"891520ed-c0c4-4f7d-8a4c-afee7ec79f66",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__Out_17_net_0),
		y=>(zero),
		fb=>Net_1091,
		analog=>(open),
		io=>(tmpIO_0__In_6_net_0),
		siovref=>(tmpSIOVREF__In_6_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Out_17_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Out_17_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__In_6_net_0);
Out_19:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"9090ec64-8e4e-4697-979b-67b474556b48",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__Out_17_net_0),
		y=>Net_1597,
		fb=>(tmpFB_0__Out_19_net_0),
		analog=>(open),
		io=>(tmpIO_0__Out_19_net_0),
		siovref=>(tmpSIOVREF__Out_19_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Out_17_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Out_17_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Out_19_net_0);
Out_20:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"ca5fe52a-72d1-493e-a21c-9cbabc89bad6",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__Out_17_net_0),
		y=>Net_1598,
		fb=>(tmpFB_0__Out_20_net_0),
		analog=>(open),
		io=>(tmpIO_0__Out_20_net_0),
		siovref=>(tmpSIOVREF__Out_20_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Out_17_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Out_17_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Out_20_net_0);
\SPIS_1:BSPIS:es3:SPISlave:ClkEn\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\SPIS_1:Net_81\,
		enable=>tmpOE__Out_17_net_0,
		clock_out=>\SPIS_1:BSPIS:es3:SPISlave:clock_fin\);
\SPIS_1:BSPIS:es3:SPISlave:PrcClkEn\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'0')
	PORT MAP(clock_in=>Net_636,
		enable=>tmpOE__Out_17_net_0,
		clock_out=>\SPIS_1:BSPIS:es3:SPISlave:prc_clk\);
\SPIS_1:BSPIS:es3:SPISlave:DpClkEn\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'0')
	PORT MAP(clock_in=>\SPIS_1:BSPIS:es3:SPISlave:dp_clk_src\,
		enable=>tmpOE__Out_17_net_0,
		clock_out=>\SPIS_1:BSPIS:es3:SPISlave:dp_clock\);
\SPIS_1:BSPIS:es3:SPISlave:sync_1\:cy_psoc3_sync
	PORT MAP(clock=>\SPIS_1:BSPIS:es3:SPISlave:clock_fin\,
		sc_in=>\SPIS_1:BSPIS:es3:SPISlave:tx_load\,
		sc_out=>\SPIS_1:BSPIS:es3:SPISlave:dpcounter_one_fin\);
\SPIS_1:BSPIS:es3:SPISlave:sync_2\:cy_psoc3_sync
	PORT MAP(clock=>\SPIS_1:BSPIS:es3:SPISlave:clock_fin\,
		sc_in=>\SPIS_1:BSPIS:es3:SPISlave:dpMISO_fifo_empty\,
		sc_out=>\SPIS_1:BSPIS:es3:SPISlave:miso_tx_empty_reg_fin\);
\SPIS_1:BSPIS:es3:SPISlave:sync_3\:cy_psoc3_sync
	PORT MAP(clock=>\SPIS_1:BSPIS:es3:SPISlave:clock_fin\,
		sc_in=>\SPIS_1:BSPIS:es3:SPISlave:mosi_buf_overrun\,
		sc_out=>\SPIS_1:BSPIS:es3:SPISlave:mosi_buf_overrun_reg\);
\SPIS_1:BSPIS:es3:SPISlave:sync_4\:cy_psoc3_sync
	PORT MAP(clock=>\SPIS_1:BSPIS:es3:SPISlave:clock_fin\,
		sc_in=>\SPIS_1:BSPIS:es3:SPISlave:dpMOSI_fifo_full\,
		sc_out=>\SPIS_1:BSPIS:es3:SPISlave:dpMOSI_fifo_full_reg\);
\SPIS_1:BSPIS:es3:SPISlave:BitCounter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"0000111",
		cy_init_value=>"0000000",
		cy_route_ld=>'0',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\SPIS_1:BSPIS:es3:SPISlave:dp_clock\,
		reset=>zero,
		load=>zero,
		enable=>tmpOE__Out_17_net_0,
		count=>(\SPIS_1:BSPIS:es3:SPISlave:count_6\, \SPIS_1:BSPIS:es3:SPISlave:count_5\, \SPIS_1:BSPIS:es3:SPISlave:count_4\, \SPIS_1:BSPIS:es3:SPISlave:count_3\,
			\SPIS_1:BSPIS:es3:SPISlave:count_2\, \SPIS_1:BSPIS:es3:SPISlave:count_1\, \SPIS_1:BSPIS:es3:SPISlave:count_0\),
		tc=>open);
\SPIS_1:BSPIS:es3:SPISlave:TxStsReg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"1000001",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\SPIS_1:BSPIS:es3:SPISlave:clock_fin\,
		status=>(\SPIS_1:BSPIS:es3:SPISlave:byte_complete\, zero, zero, zero,
			\SPIS_1:BSPIS:es3:SPISlave:miso_tx_empty_reg_fin\, \SPIS_1:BSPIS:es3:SPISlave:tx_status_1\, \SPIS_1:BSPIS:es3:SPISlave:tx_status_0\),
		interrupt=>Net_640);
\SPIS_1:BSPIS:es3:SPISlave:RxStsReg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100000",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\SPIS_1:BSPIS:es3:SPISlave:clock_fin\,
		status=>(\SPIS_1:BSPIS:es3:SPISlave:dpMOSI_fifo_full_reg\, \SPIS_1:BSPIS:es3:SPISlave:rx_buf_overrun\, \SPIS_1:BSPIS:es3:SPISlave:rx_status_4\, \SPIS_1:BSPIS:es3:SPISlave:dpMOSI_fifo_not_empty\,
			zero, zero, zero),
		interrupt=>Net_642);
\SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000000000000000000000010100000000000001110000000000000000000000000000000000000011111111111111111111111111111111000000000010001000001100111100000001000010001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\SPIS_1:BSPIS:es3:SPISlave:dp_clock\,
		cs_addr=>(tmpOE__Out_17_net_0, zero, \SPIS_1:BSPIS:es3:SPISlave:tx_load\),
		route_si=>\SPIS_1:BSPIS:es3:SPISlave:mosi_to_dp\,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>\SPIS_1:BSPIS:es3:SPISlave:tx_load\,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>Net_638,
		f0_bus_stat=>\SPIS_1:BSPIS:es3:SPISlave:tx_status_1\,
		f0_blk_stat=>\SPIS_1:BSPIS:es3:SPISlave:dpMISO_fifo_empty\,
		f1_bus_stat=>\SPIS_1:BSPIS:es3:SPISlave:dpMOSI_fifo_not_empty\,
		f1_blk_stat=>\SPIS_1:BSPIS:es3:SPISlave:dpMOSI_fifo_full\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\SPIS_1:IntClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"4ca38206-0388-4b3d-a8f9-65f29989eec0/426fcbe0-714d-4404-8fa8-581ff40c30f1",
		source_clock_id=>"",
		divisor=>0,
		period=>"500000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\SPIS_1:Net_81\,
		dig_domain_out=>open);
\Status_Reg_3:sts:sts_reg\:cy_psoc3_status
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"00000000")
	PORT MAP(reset=>zero,
		clock=>Net_924,
		status=>(Net_1621, Net_1620, Net_1619, Net_1618,
			Net_1616, Net_1615, Net_1614, Net_1613));
\Control_Reg_1:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(Net_1082, Net_1081, Net_1080, Net_1079,
			Net_1077, Net_1076, Net_1075, Net_1078));
In_5:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"625d4103-18db-49d5-ab9d-43d410f32236",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__Out_17_net_0),
		y=>(zero),
		fb=>Net_1090,
		analog=>(open),
		io=>(tmpIO_0__In_5_net_0),
		siovref=>(tmpSIOVREF__In_5_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Out_17_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Out_17_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__In_5_net_0);
PWM_out_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"786257f5-1539-4a60-81fb-599fdea90443",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__Out_17_net_0),
		y=>Net_1063,
		fb=>(tmpFB_0__PWM_out_1_net_0),
		analog=>(open),
		io=>(tmpIO_0__PWM_out_1_net_0),
		siovref=>(tmpSIOVREF__PWM_out_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Out_17_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Out_17_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__PWM_out_1_net_0);
Clock_2:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"06f838a1-2f6d-4444-9c67-6857ac3a4b74",
		source_clock_id=>"",
		divisor=>0,
		period=>"4000000000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_1114,
		dig_domain_out=>open);
\PWM_1:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_1114,
		enable=>tmpOE__Out_17_net_0,
		clock_out=>\PWM_1:PWMUDB:ClockOutFromEnBlock\);
\PWM_1:PWMUDB:genblk1:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_1114,
		enable=>tmpOE__Out_17_net_0,
		clock_out=>\PWM_1:PWMUDB:Clk_Ctl_i\);
\PWM_1:PWMUDB:genblk1:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\PWM_1:PWMUDB:Clk_Ctl_i\,
		control=>(\PWM_1:PWMUDB:control_7\, \PWM_1:PWMUDB:control_6\, \PWM_1:PWMUDB:control_5\, \PWM_1:PWMUDB:control_4\,
			\PWM_1:PWMUDB:control_3\, \PWM_1:PWMUDB:control_2\, \PWM_1:PWMUDB:control_1\, \PWM_1:PWMUDB:control_0\));
\PWM_1:PWMUDB:genblk8:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\PWM_1:PWMUDB:ClockOutFromEnBlock\,
		status=>(zero, \PWM_1:PWMUDB:status_5\, zero, \PWM_1:PWMUDB:status_3\,
			\PWM_1:PWMUDB:tc_i\, \PWM_1:PWMUDB:status_1\, \PWM_1:PWMUDB:status_0\),
		interrupt=>\PWM_1:Net_55\);
\PWM_1:PWMUDB:sP16:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\PWM_1:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\PWM_1:PWMUDB:tc_i\, \PWM_1:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\PWM_1:PWMUDB:nc2\,
		cl0=>\PWM_1:PWMUDB:nc3\,
		z0=>\PWM_1:PWMUDB:nc1\,
		ff0=>open,
		ce1=>\PWM_1:PWMUDB:nc4\,
		cl1=>\PWM_1:PWMUDB:nc5\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\PWM_1:PWMUDB:nc6\,
		f1_blk_stat=>\PWM_1:PWMUDB:nc7\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\PWM_1:PWMUDB:sP16:pwmdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\PWM_1:PWMUDB:sP16:pwmdp:sh_right\,
		sol=>\PWM_1:PWMUDB:sP16:pwmdp:sh_left\,
		msbi=>\PWM_1:PWMUDB:sP16:pwmdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\PWM_1:PWMUDB:sP16:pwmdp:cmp_eq_1\, \PWM_1:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\PWM_1:PWMUDB:sP16:pwmdp:cmp_lt_1\, \PWM_1:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\PWM_1:PWMUDB:sP16:pwmdp:cmp_zero_1\, \PWM_1:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\PWM_1:PWMUDB:sP16:pwmdp:cmp_ff_1\, \PWM_1:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\PWM_1:PWMUDB:sP16:pwmdp:cap_1\, \PWM_1:PWMUDB:sP16:pwmdp:cap_0\),
		cfbi=>zero,
		cfbo=>\PWM_1:PWMUDB:sP16:pwmdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\PWM_1:PWMUDB:sP16:pwmdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\PWM_1:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\PWM_1:PWMUDB:tc_i\, \PWM_1:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\PWM_1:PWMUDB:cmp1_eq\,
		cl0=>\PWM_1:PWMUDB:cmp1_less\,
		z0=>\PWM_1:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\PWM_1:PWMUDB:cmp2_eq\,
		cl1=>\PWM_1:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\PWM_1:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\PWM_1:PWMUDB:status_3\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\PWM_1:PWMUDB:sP16:pwmdp:carry\,
		co=>open,
		sir=>\PWM_1:PWMUDB:sP16:pwmdp:sh_left\,
		sor=>\PWM_1:PWMUDB:sP16:pwmdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\PWM_1:PWMUDB:sP16:pwmdp:msb\,
		cei=>(\PWM_1:PWMUDB:sP16:pwmdp:cmp_eq_1\, \PWM_1:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\PWM_1:PWMUDB:sP16:pwmdp:cmp_lt_1\, \PWM_1:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		clo=>open,
		zi=>(\PWM_1:PWMUDB:sP16:pwmdp:cmp_zero_1\, \PWM_1:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		zo=>open,
		fi=>(\PWM_1:PWMUDB:sP16:pwmdp:cmp_ff_1\, \PWM_1:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		fo=>open,
		capi=>(\PWM_1:PWMUDB:sP16:pwmdp:cap_1\, \PWM_1:PWMUDB:sP16:pwmdp:cap_0\),
		capo=>open,
		cfbi=>\PWM_1:PWMUDB:sP16:pwmdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\);
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\);
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\);
\VDAC8_2:viDAC8\:cy_psoc3_vidac8_v1_0
	GENERIC MAP(cy_registers=>"",
		reg_data=>'0',
		is_all_if_any=>'0')
	PORT MAP(reset=>zero,
		idir=>zero,
		ioff=>zero,
		data=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		strobe=>zero,
		strobe_udb=>zero,
		vout=>Net_1553,
		iout=>\VDAC8_2:Net_77\);
\VDAC8_2:cy_analog_noconnect_1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\VDAC8_2:Net_77\);
WaveDAC_out:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"0c6412a0-b2ea-4b9d-8feb-24c851a1767d",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"NONCONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'1',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__Out_17_net_0),
		y=>(zero),
		fb=>(tmpFB_0__WaveDAC_out_net_0),
		analog=>Net_822,
		io=>(tmpIO_0__WaveDAC_out_net_0),
		siovref=>(tmpSIOVREF__WaveDAC_out_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Out_17_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Out_17_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__WaveDAC_out_net_0);
WaveDAC_clk:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"5bb463ed-2b56-47f5-ac84-6002daad4804",
		source_clock_id=>"CEF43CFB-0213-49b9-B980-2FFAB81C5B47",
		divisor=>12,
		period=>"0",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_1100,
		dig_domain_out=>open);
\WaveDAC8_1:cy_analog_noconnect_1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\WaveDAC8_1:Net_211\);
\WaveDAC8_1:cy_analog_virtualmux_1_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\WaveDAC8_1:Net_189\,
		signal2=>\WaveDAC8_1:Net_256\);
\WaveDAC8_1:cy_analog_virtualmux_2_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\WaveDAC8_1:Net_190\,
		signal2=>\WaveDAC8_1:Net_211\);
\WaveDAC8_1:cy_analog_noconnect_2\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\WaveDAC8_1:Net_254\);
\WaveDAC8_1:Wave1_DMA\:cy_dma_v1_0
	GENERIC MAP(drq_type=>"10",
		num_tds=>0)
	PORT MAP(drq=>\WaveDAC8_1:Net_183\,
		trq=>zero,
		nrq=>Net_1185);
\WaveDAC8_1:Wave2_DMA\:cy_dma_v1_0
	GENERIC MAP(drq_type=>"10",
		num_tds=>0)
	PORT MAP(drq=>\WaveDAC8_1:Net_107\,
		trq=>zero,
		nrq=>Net_1186);
\WaveDAC8_1:VDAC8:viDAC8\:cy_psoc3_vidac8_v1_0
	GENERIC MAP(cy_registers=>"",
		reg_data=>'0',
		is_all_if_any=>'0')
	PORT MAP(reset=>zero,
		idir=>zero,
		ioff=>zero,
		data=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		strobe=>Net_1100,
		strobe_udb=>Net_1100,
		vout=>\WaveDAC8_1:Net_189\,
		iout=>\WaveDAC8_1:VDAC8:Net_77\);
\WaveDAC8_1:VDAC8:cy_analog_noconnect_1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\WaveDAC8_1:VDAC8:Net_77\);
\WaveDAC8_1:BuffAmp:ABuf\:cy_psoc3_abuf_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(vplus=>\WaveDAC8_1:Net_256\,
		vminus=>\WaveDAC8_1:BuffAmp:Net_29\,
		vout=>\WaveDAC8_1:Net_247\);
\WaveDAC8_1:BuffAmp:abuf_negInput_mux_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\WaveDAC8_1:BuffAmp:Net_29\,
		signal2=>\WaveDAC8_1:Net_247\);
\WaveDAC8_1:cy_analog_virtualmux_3_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>Net_822,
		signal2=>\WaveDAC8_1:Net_247\);
\ADC_SAR_1:cy_analog_virtualmux_3_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_SAR_1:Net_248\,
		signal2=>\ADC_SAR_1:Net_235\);
\ADC_SAR_1:IRQ\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>Net_1381);
\ADC_SAR_1:theACLK\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"accd973d-c60f-4aaa-84a2-5b1f101369af/696a0979-21fc-4185-bf38-6c79febcde7a",
		source_clock_id=>"",
		divisor=>0,
		period=>"87962955.6327167",
		is_direct=>'0',
		is_digital=>'0')
	PORT MAP(clock_out=>\ADC_SAR_1:Net_221\,
		dig_domain_out=>open);
\ADC_SAR_1:ADC_SAR\:cy_psoc5_sar_v2_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(vplus=>Net_1378,
		vminus=>\ADC_SAR_1:Net_126\,
		ext_pin=>\ADC_SAR_1:Net_215\,
		vrefhi_out=>\ADC_SAR_1:Net_257\,
		vref=>\ADC_SAR_1:Net_248\,
		clock=>\ADC_SAR_1:Net_221\,
		pump_clock=>\ADC_SAR_1:Net_221\,
		sof_udb=>zero,
		clk_udb=>zero,
		vp_ctl_udb=>(zero, zero, zero, zero),
		vn_ctl_udb=>(zero, zero, zero, zero),
		irq=>\ADC_SAR_1:Net_252\,
		next_out=>Net_1384,
		data_out=>(\ADC_SAR_1:Net_207_11\, \ADC_SAR_1:Net_207_10\, \ADC_SAR_1:Net_207_9\, \ADC_SAR_1:Net_207_8\,
			\ADC_SAR_1:Net_207_7\, \ADC_SAR_1:Net_207_6\, \ADC_SAR_1:Net_207_5\, \ADC_SAR_1:Net_207_4\,
			\ADC_SAR_1:Net_207_3\, \ADC_SAR_1:Net_207_2\, \ADC_SAR_1:Net_207_1\, \ADC_SAR_1:Net_207_0\),
		eof_udb=>Net_1381);
\ADC_SAR_1:cy_analog_virtualmux_2_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_SAR_1:Net_215\,
		signal2=>\ADC_SAR_1:Net_210\);
\ADC_SAR_1:Bypass\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"accd973d-c60f-4aaa-84a2-5b1f101369af/16a808f6-2e13-45b9-bce0-b001c8655113",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__Out_17_net_0),
		y=>(zero),
		fb=>(\ADC_SAR_1:tmpFB_0__Bypass_net_0\),
		analog=>\ADC_SAR_1:Net_210\,
		io=>(\ADC_SAR_1:tmpIO_0__Bypass_net_0\),
		siovref=>(\ADC_SAR_1:tmpSIOVREF__Bypass_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Out_17_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Out_17_net_0,
		out_reset=>zero,
		interrupt=>\ADC_SAR_1:tmpINTERRUPT_0__Bypass_net_0\);
\ADC_SAR_1:cy_analog_virtualmux_1_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_SAR_1:Net_126\,
		signal2=>\ADC_SAR_1:Net_149\);
\ADC_SAR_1:noconnect\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_SAR_1:Net_209\);
\ADC_SAR_1:cy_analog_virtualmux_4_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_SAR_1:Net_257\,
		signal2=>\ADC_SAR_1:Net_149\);
\ADC_SAR_1:cy_analog_noconnect_1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_SAR_1:Net_255\);
\ADC_SAR_1:vRef_Vdda_1\:cy_vref_v1_0
	GENERIC MAP(guid=>"4720866E-BC14-478d-B8A0-3E44F38CADAC",
		name=>"Vdda/2",
		autoenable=>'1',
		ignoresleep=>'0')
	PORT MAP(vout=>\ADC_SAR_1:Net_235\);
\ADC_SAR_1:noconnect_1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_SAR_1:Net_368\);
\ADC_DelSig_1:vRef_2\:cy_vref_v1_0
	GENERIC MAP(guid=>"15B3DB15-B7B3-4d62-A2DF-25EA392A7161",
		name=>"Vssa (GND)",
		autoenable=>'1',
		ignoresleep=>'0')
	PORT MAP(vout=>\ADC_DelSig_1:Net_244\);
\ADC_DelSig_1:cy_analog_virtualmux_6_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_DelSig_1:Net_690\,
		signal2=>\ADC_DelSig_1:Net_35\);
\ADC_DelSig_1:cy_analog_noconnect_1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_DelSig_1:Net_34\);
\ADC_DelSig_1:cy_analog_virtualmux_4_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_DelSig_1:Net_677\,
		signal2=>\ADC_DelSig_1:Net_34\);
\ADC_DelSig_1:AMux\:cy_psoc3_amux_v1_0
	GENERIC MAP(cy_registers=>"",
		muxin_width=>2,
		hw_control=>'0',
		one_active=>'0',
		init_mux_sel=>"00",
		api_type=>0,
		connect_mode=>1)
	PORT MAP(muxin=>(\ADC_DelSig_1:Net_690\, \ADC_DelSig_1:Net_244\),
		hw_ctrl_en=>(others => zero),
		vout=>\ADC_DelSig_1:Net_20\);
\ADC_DelSig_1:DSM\:cy_psoc3_ds_mod_v4_0
	GENERIC MAP(cy_registers=>"",
		resolution=>16)
	PORT MAP(aclock=>\ADC_DelSig_1:Net_488\,
		vplus=>Net_1145,
		vminus=>\ADC_DelSig_1:Net_520\,
		modbit=>zero,
		reset_udb=>zero,
		reset_dec=>\ADC_DelSig_1:mod_reset\,
		clk_udb=>zero,
		extclk_cp_udb=>\ADC_DelSig_1:Net_93\,
		ext_pin_1=>\ADC_DelSig_1:Net_573\,
		ext_pin_2=>\ADC_DelSig_1:Net_41\,
		ext_vssa=>\ADC_DelSig_1:Net_109\,
		qtz_ref=>\ADC_DelSig_1:Net_677\,
		dec_clock=>\ADC_DelSig_1:aclock\,
		mod_dat=>(\ADC_DelSig_1:mod_dat_3\, \ADC_DelSig_1:mod_dat_2\, \ADC_DelSig_1:mod_dat_1\, \ADC_DelSig_1:mod_dat_0\),
		dout_udb=>(\ADC_DelSig_1:Net_245_7\, \ADC_DelSig_1:Net_245_6\, \ADC_DelSig_1:Net_245_5\, \ADC_DelSig_1:Net_245_4\,
			\ADC_DelSig_1:Net_245_3\, \ADC_DelSig_1:Net_245_2\, \ADC_DelSig_1:Net_245_1\, \ADC_DelSig_1:Net_245_0\));
\ADC_DelSig_1:cy_analog_noconnect_5\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_DelSig_1:Net_352\);
\ADC_DelSig_1:cy_analog_virtualmux_5_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_DelSig_1:Net_109\,
		signal2=>\ADC_DelSig_1:Net_352\);
\ADC_DelSig_1:Ext_CP_Clk\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"9bb79025-7b68-43b3-a9b9-6db317e40c33/b7604721-db56-4477-98c2-8fae77869066",
		source_clock_id=>"61737EF6-3B74-48f9-8B91-F7473A442AE7",
		divisor=>1,
		period=>"0",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\ADC_DelSig_1:Net_93\,
		dig_domain_out=>open);
\ADC_DelSig_1:cy_analog_noconnect_3\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_DelSig_1:Net_257\);
\ADC_DelSig_1:cy_analog_noconnect_2\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_DelSig_1:Net_249\);
\ADC_DelSig_1:cy_analog_virtualmux_3_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_DelSig_1:Net_41\,
		signal2=>\ADC_DelSig_1:Net_257\);
\ADC_DelSig_1:cy_analog_virtualmux_2_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_DelSig_1:Net_573\,
		signal2=>\ADC_DelSig_1:Net_249\);
\ADC_DelSig_1:cy_analog_virtualmux_1_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_DelSig_1:Net_520\,
		signal2=>\ADC_DelSig_1:Net_20\);
\ADC_DelSig_1:IRQ\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>Net_1148);
\ADC_DelSig_1:theACLK\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"9bb79025-7b68-43b3-a9b9-6db317e40c33/edd15f43-b66b-457b-be3a-5342345270c8",
		source_clock_id=>"61737EF6-3B74-48f9-8B91-F7473A442AE7",
		divisor=>0,
		period=>"1562500000",
		is_direct=>'0',
		is_digital=>'0')
	PORT MAP(clock_out=>\ADC_DelSig_1:Net_488\,
		dig_domain_out=>open);
\ADC_DelSig_1:DEC\:cy_psoc3_decimator_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(aclock=>\ADC_DelSig_1:aclock\,
		mod_dat=>(\ADC_DelSig_1:mod_dat_3\, \ADC_DelSig_1:mod_dat_2\, \ADC_DelSig_1:mod_dat_1\, \ADC_DelSig_1:mod_dat_0\),
		ext_start=>tmpOE__Out_17_net_0,
		mod_reset=>\ADC_DelSig_1:mod_reset\,
		interrupt=>Net_1148);
Out_3:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"69fafd71-fa3c-4105-a45c-96d2e2075366",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__Out_17_net_0),
		y=>Net_1076,
		fb=>(tmpFB_0__Out_3_net_0),
		analog=>(open),
		io=>(tmpIO_0__Out_3_net_0),
		siovref=>(tmpSIOVREF__Out_3_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Out_17_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Out_17_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Out_3_net_0);
Out_4:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"25555487-747b-4986-a9c6-07ffd195d39a",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__Out_17_net_0),
		y=>Net_1077,
		fb=>(tmpFB_0__Out_4_net_0),
		analog=>(open),
		io=>(tmpIO_0__Out_4_net_0),
		siovref=>(tmpSIOVREF__Out_4_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Out_17_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Out_17_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Out_4_net_0);
Out_5:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"02d071fe-55bb-499f-993f-bf52f901e406",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__Out_17_net_0),
		y=>Net_1079,
		fb=>(tmpFB_0__Out_5_net_0),
		analog=>(open),
		io=>(tmpIO_0__Out_5_net_0),
		siovref=>(tmpSIOVREF__Out_5_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Out_17_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Out_17_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Out_5_net_0);
Out_6:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"686a308c-7e88-4071-a8c6-abaa0d7998bb",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__Out_17_net_0),
		y=>Net_1080,
		fb=>(tmpFB_0__Out_6_net_0),
		analog=>(open),
		io=>(tmpIO_0__Out_6_net_0),
		siovref=>(tmpSIOVREF__Out_6_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Out_17_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Out_17_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Out_6_net_0);
Out_7:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"f3dc74a5-732a-4a07-8a2f-744f48581f63",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__Out_17_net_0),
		y=>Net_1081,
		fb=>(tmpFB_0__Out_7_net_0),
		analog=>(open),
		io=>(tmpIO_0__Out_7_net_0),
		siovref=>(tmpSIOVREF__Out_7_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Out_17_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Out_17_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Out_7_net_0);
Out_8:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"0315894e-1d34-491b-8fd3-a63c074a60d9",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__Out_17_net_0),
		y=>Net_1082,
		fb=>(tmpFB_0__Out_8_net_0),
		analog=>(open),
		io=>(tmpIO_0__Out_8_net_0),
		siovref=>(tmpSIOVREF__Out_8_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Out_17_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Out_17_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Out_8_net_0);
Out_2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"cb16f7eb-4623-42bc-94a1-c2b3974241c2",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__Out_17_net_0),
		y=>Net_1075,
		fb=>(tmpFB_0__Out_2_net_0),
		analog=>(open),
		io=>(tmpIO_0__Out_2_net_0),
		siovref=>(tmpSIOVREF__Out_2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Out_17_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Out_17_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Out_2_net_0);
Out_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"79d78c96-b556-44b6-9726-301cac4ded31",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__Out_17_net_0),
		y=>Net_1078,
		fb=>(tmpFB_0__Out_1_net_0),
		analog=>(open),
		io=>(tmpIO_0__Out_1_net_0),
		siovref=>(tmpSIOVREF__Out_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Out_17_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Out_17_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Out_1_net_0);
Clock_3:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"9eabfd30-0149-44e9-acc4-fbbeb805903e",
		source_clock_id=>"",
		divisor=>0,
		period=>"83333333.3333333",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_924,
		dig_domain_out=>open);
\Status_Reg_1:sts:sts_reg\:cy_psoc3_status
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"00000000")
	PORT MAP(reset=>zero,
		clock=>Net_924,
		status=>(zero, Net_1092, Net_1091, Net_1090,
			Net_1089, Net_1088, Net_1087, Net_1086));
\PWM_2:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_1114,
		enable=>tmpOE__Out_17_net_0,
		clock_out=>\PWM_2:PWMUDB:ClockOutFromEnBlock\);
\PWM_2:PWMUDB:genblk1:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_1114,
		enable=>tmpOE__Out_17_net_0,
		clock_out=>\PWM_2:PWMUDB:Clk_Ctl_i\);
\PWM_2:PWMUDB:genblk1:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\PWM_2:PWMUDB:Clk_Ctl_i\,
		control=>(\PWM_2:PWMUDB:control_7\, \PWM_2:PWMUDB:control_6\, \PWM_2:PWMUDB:control_5\, \PWM_2:PWMUDB:control_4\,
			\PWM_2:PWMUDB:control_3\, \PWM_2:PWMUDB:control_2\, \PWM_2:PWMUDB:control_1\, \PWM_2:PWMUDB:control_0\));
\PWM_2:PWMUDB:genblk8:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\PWM_2:PWMUDB:ClockOutFromEnBlock\,
		status=>(zero, \PWM_2:PWMUDB:status_5\, zero, \PWM_2:PWMUDB:status_3\,
			\PWM_2:PWMUDB:tc_i\, \PWM_2:PWMUDB:status_1\, \PWM_2:PWMUDB:status_0\),
		interrupt=>\PWM_2:Net_55\);
\PWM_2:PWMUDB:sP16:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\PWM_2:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\PWM_2:PWMUDB:tc_i\, \PWM_2:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\PWM_2:PWMUDB:nc2\,
		cl0=>\PWM_2:PWMUDB:nc3\,
		z0=>\PWM_2:PWMUDB:nc1\,
		ff0=>open,
		ce1=>\PWM_2:PWMUDB:nc4\,
		cl1=>\PWM_2:PWMUDB:nc5\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\PWM_2:PWMUDB:nc6\,
		f1_blk_stat=>\PWM_2:PWMUDB:nc7\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\PWM_2:PWMUDB:sP16:pwmdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\PWM_2:PWMUDB:sP16:pwmdp:sh_right\,
		sol=>\PWM_2:PWMUDB:sP16:pwmdp:sh_left\,
		msbi=>\PWM_2:PWMUDB:sP16:pwmdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\PWM_2:PWMUDB:sP16:pwmdp:cmp_eq_1\, \PWM_2:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\PWM_2:PWMUDB:sP16:pwmdp:cmp_lt_1\, \PWM_2:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\PWM_2:PWMUDB:sP16:pwmdp:cmp_zero_1\, \PWM_2:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\PWM_2:PWMUDB:sP16:pwmdp:cmp_ff_1\, \PWM_2:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\PWM_2:PWMUDB:sP16:pwmdp:cap_1\, \PWM_2:PWMUDB:sP16:pwmdp:cap_0\),
		cfbi=>zero,
		cfbo=>\PWM_2:PWMUDB:sP16:pwmdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\PWM_2:PWMUDB:sP16:pwmdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\PWM_2:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\PWM_2:PWMUDB:tc_i\, \PWM_2:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\PWM_2:PWMUDB:cmp1_eq\,
		cl0=>\PWM_2:PWMUDB:cmp1_less\,
		z0=>\PWM_2:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\PWM_2:PWMUDB:cmp2_eq\,
		cl1=>\PWM_2:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\PWM_2:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\PWM_2:PWMUDB:status_3\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\PWM_2:PWMUDB:sP16:pwmdp:carry\,
		co=>open,
		sir=>\PWM_2:PWMUDB:sP16:pwmdp:sh_left\,
		sor=>\PWM_2:PWMUDB:sP16:pwmdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\PWM_2:PWMUDB:sP16:pwmdp:msb\,
		cei=>(\PWM_2:PWMUDB:sP16:pwmdp:cmp_eq_1\, \PWM_2:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\PWM_2:PWMUDB:sP16:pwmdp:cmp_lt_1\, \PWM_2:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		clo=>open,
		zi=>(\PWM_2:PWMUDB:sP16:pwmdp:cmp_zero_1\, \PWM_2:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		zo=>open,
		fi=>(\PWM_2:PWMUDB:sP16:pwmdp:cmp_ff_1\, \PWM_2:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		fo=>open,
		capi=>(\PWM_2:PWMUDB:sP16:pwmdp:cap_1\, \PWM_2:PWMUDB:sP16:pwmdp:cap_0\),
		capo=>open,
		cfbi=>\PWM_2:PWMUDB:sP16:pwmdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_24\);
\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\);
\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\);
\PWM_3:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_1114,
		enable=>tmpOE__Out_17_net_0,
		clock_out=>\PWM_3:PWMUDB:ClockOutFromEnBlock\);
\PWM_3:PWMUDB:genblk1:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_1114,
		enable=>tmpOE__Out_17_net_0,
		clock_out=>\PWM_3:PWMUDB:Clk_Ctl_i\);
\PWM_3:PWMUDB:genblk1:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\PWM_3:PWMUDB:Clk_Ctl_i\,
		control=>(\PWM_3:PWMUDB:control_7\, \PWM_3:PWMUDB:control_6\, \PWM_3:PWMUDB:control_5\, \PWM_3:PWMUDB:control_4\,
			\PWM_3:PWMUDB:control_3\, \PWM_3:PWMUDB:control_2\, \PWM_3:PWMUDB:control_1\, \PWM_3:PWMUDB:control_0\));
\PWM_3:PWMUDB:genblk8:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\PWM_3:PWMUDB:ClockOutFromEnBlock\,
		status=>(zero, \PWM_3:PWMUDB:status_5\, zero, \PWM_3:PWMUDB:status_3\,
			\PWM_3:PWMUDB:tc_i\, \PWM_3:PWMUDB:status_1\, \PWM_3:PWMUDB:status_0\),
		interrupt=>\PWM_3:Net_55\);
\PWM_3:PWMUDB:sP16:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\PWM_3:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\PWM_3:PWMUDB:tc_i\, \PWM_3:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\PWM_3:PWMUDB:nc2\,
		cl0=>\PWM_3:PWMUDB:nc3\,
		z0=>\PWM_3:PWMUDB:nc1\,
		ff0=>open,
		ce1=>\PWM_3:PWMUDB:nc4\,
		cl1=>\PWM_3:PWMUDB:nc5\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\PWM_3:PWMUDB:nc6\,
		f1_blk_stat=>\PWM_3:PWMUDB:nc7\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\PWM_3:PWMUDB:sP16:pwmdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\PWM_3:PWMUDB:sP16:pwmdp:sh_right\,
		sol=>\PWM_3:PWMUDB:sP16:pwmdp:sh_left\,
		msbi=>\PWM_3:PWMUDB:sP16:pwmdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\PWM_3:PWMUDB:sP16:pwmdp:cmp_eq_1\, \PWM_3:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\PWM_3:PWMUDB:sP16:pwmdp:cmp_lt_1\, \PWM_3:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\PWM_3:PWMUDB:sP16:pwmdp:cmp_zero_1\, \PWM_3:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\PWM_3:PWMUDB:sP16:pwmdp:cmp_ff_1\, \PWM_3:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\PWM_3:PWMUDB:sP16:pwmdp:cap_1\, \PWM_3:PWMUDB:sP16:pwmdp:cap_0\),
		cfbi=>zero,
		cfbo=>\PWM_3:PWMUDB:sP16:pwmdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\PWM_3:PWMUDB:sP16:pwmdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\PWM_3:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\PWM_3:PWMUDB:tc_i\, \PWM_3:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\PWM_3:PWMUDB:cmp1_eq\,
		cl0=>\PWM_3:PWMUDB:cmp1_less\,
		z0=>\PWM_3:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\PWM_3:PWMUDB:cmp2_eq\,
		cl1=>\PWM_3:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\PWM_3:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\PWM_3:PWMUDB:status_3\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\PWM_3:PWMUDB:sP16:pwmdp:carry\,
		co=>open,
		sir=>\PWM_3:PWMUDB:sP16:pwmdp:sh_left\,
		sor=>\PWM_3:PWMUDB:sP16:pwmdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\PWM_3:PWMUDB:sP16:pwmdp:msb\,
		cei=>(\PWM_3:PWMUDB:sP16:pwmdp:cmp_eq_1\, \PWM_3:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\PWM_3:PWMUDB:sP16:pwmdp:cmp_lt_1\, \PWM_3:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		clo=>open,
		zi=>(\PWM_3:PWMUDB:sP16:pwmdp:cmp_zero_1\, \PWM_3:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		zo=>open,
		fi=>(\PWM_3:PWMUDB:sP16:pwmdp:cmp_ff_1\, \PWM_3:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		fo=>open,
		capi=>(\PWM_3:PWMUDB:sP16:pwmdp:cap_1\, \PWM_3:PWMUDB:sP16:pwmdp:cap_0\),
		capo=>open,
		cfbi=>\PWM_3:PWMUDB:sP16:pwmdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\PWM_3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_24\);
\PWM_3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_16\);
\PWM_3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\);
\PWM_4:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_1114,
		enable=>tmpOE__Out_17_net_0,
		clock_out=>\PWM_4:PWMUDB:ClockOutFromEnBlock\);
\PWM_4:PWMUDB:genblk1:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_1114,
		enable=>tmpOE__Out_17_net_0,
		clock_out=>\PWM_4:PWMUDB:Clk_Ctl_i\);
\PWM_4:PWMUDB:genblk1:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\PWM_4:PWMUDB:Clk_Ctl_i\,
		control=>(\PWM_4:PWMUDB:control_7\, \PWM_4:PWMUDB:control_6\, \PWM_4:PWMUDB:control_5\, \PWM_4:PWMUDB:control_4\,
			\PWM_4:PWMUDB:control_3\, \PWM_4:PWMUDB:control_2\, \PWM_4:PWMUDB:control_1\, \PWM_4:PWMUDB:control_0\));
\PWM_4:PWMUDB:genblk8:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\PWM_4:PWMUDB:ClockOutFromEnBlock\,
		status=>(zero, \PWM_4:PWMUDB:status_5\, zero, \PWM_4:PWMUDB:status_3\,
			\PWM_4:PWMUDB:tc_i\, \PWM_4:PWMUDB:status_1\, \PWM_4:PWMUDB:status_0\),
		interrupt=>\PWM_4:Net_55\);
\PWM_4:PWMUDB:sP16:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\PWM_4:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\PWM_4:PWMUDB:tc_i\, \PWM_4:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\PWM_4:PWMUDB:nc2\,
		cl0=>\PWM_4:PWMUDB:nc3\,
		z0=>\PWM_4:PWMUDB:nc1\,
		ff0=>open,
		ce1=>\PWM_4:PWMUDB:nc4\,
		cl1=>\PWM_4:PWMUDB:nc5\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\PWM_4:PWMUDB:nc6\,
		f1_blk_stat=>\PWM_4:PWMUDB:nc7\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\PWM_4:PWMUDB:sP16:pwmdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\PWM_4:PWMUDB:sP16:pwmdp:sh_right\,
		sol=>\PWM_4:PWMUDB:sP16:pwmdp:sh_left\,
		msbi=>\PWM_4:PWMUDB:sP16:pwmdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\PWM_4:PWMUDB:sP16:pwmdp:cmp_eq_1\, \PWM_4:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\PWM_4:PWMUDB:sP16:pwmdp:cmp_lt_1\, \PWM_4:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\PWM_4:PWMUDB:sP16:pwmdp:cmp_zero_1\, \PWM_4:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\PWM_4:PWMUDB:sP16:pwmdp:cmp_ff_1\, \PWM_4:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\PWM_4:PWMUDB:sP16:pwmdp:cap_1\, \PWM_4:PWMUDB:sP16:pwmdp:cap_0\),
		cfbi=>zero,
		cfbo=>\PWM_4:PWMUDB:sP16:pwmdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\PWM_4:PWMUDB:sP16:pwmdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\PWM_4:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\PWM_4:PWMUDB:tc_i\, \PWM_4:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\PWM_4:PWMUDB:cmp1_eq\,
		cl0=>\PWM_4:PWMUDB:cmp1_less\,
		z0=>\PWM_4:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\PWM_4:PWMUDB:cmp2_eq\,
		cl1=>\PWM_4:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\PWM_4:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\PWM_4:PWMUDB:status_3\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\PWM_4:PWMUDB:sP16:pwmdp:carry\,
		co=>open,
		sir=>\PWM_4:PWMUDB:sP16:pwmdp:sh_left\,
		sor=>\PWM_4:PWMUDB:sP16:pwmdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\PWM_4:PWMUDB:sP16:pwmdp:msb\,
		cei=>(\PWM_4:PWMUDB:sP16:pwmdp:cmp_eq_1\, \PWM_4:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\PWM_4:PWMUDB:sP16:pwmdp:cmp_lt_1\, \PWM_4:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		clo=>open,
		zi=>(\PWM_4:PWMUDB:sP16:pwmdp:cmp_zero_1\, \PWM_4:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		zo=>open,
		fi=>(\PWM_4:PWMUDB:sP16:pwmdp:cmp_ff_1\, \PWM_4:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		fo=>open,
		capi=>(\PWM_4:PWMUDB:sP16:pwmdp:cap_1\, \PWM_4:PWMUDB:sP16:pwmdp:cap_0\),
		capo=>open,
		cfbi=>\PWM_4:PWMUDB:sP16:pwmdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\PWM_4:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_4:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_24\);
\PWM_4:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_4:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_16\);
\PWM_4:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_4:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_8\);
\PWM_5:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_1114,
		enable=>tmpOE__Out_17_net_0,
		clock_out=>\PWM_5:PWMUDB:ClockOutFromEnBlock\);
\PWM_5:PWMUDB:genblk1:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_1114,
		enable=>tmpOE__Out_17_net_0,
		clock_out=>\PWM_5:PWMUDB:Clk_Ctl_i\);
\PWM_5:PWMUDB:genblk1:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\PWM_5:PWMUDB:Clk_Ctl_i\,
		control=>(\PWM_5:PWMUDB:control_7\, \PWM_5:PWMUDB:control_6\, \PWM_5:PWMUDB:control_5\, \PWM_5:PWMUDB:control_4\,
			\PWM_5:PWMUDB:control_3\, \PWM_5:PWMUDB:control_2\, \PWM_5:PWMUDB:control_1\, \PWM_5:PWMUDB:control_0\));
\PWM_5:PWMUDB:genblk8:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\PWM_5:PWMUDB:ClockOutFromEnBlock\,
		status=>(zero, \PWM_5:PWMUDB:status_5\, zero, \PWM_5:PWMUDB:status_3\,
			\PWM_5:PWMUDB:tc_i\, \PWM_5:PWMUDB:status_1\, \PWM_5:PWMUDB:status_0\),
		interrupt=>\PWM_5:Net_55\);
\PWM_5:PWMUDB:sP16:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\PWM_5:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\PWM_5:PWMUDB:tc_i\, \PWM_5:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\PWM_5:PWMUDB:nc2\,
		cl0=>\PWM_5:PWMUDB:nc3\,
		z0=>\PWM_5:PWMUDB:nc1\,
		ff0=>open,
		ce1=>\PWM_5:PWMUDB:nc4\,
		cl1=>\PWM_5:PWMUDB:nc5\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\PWM_5:PWMUDB:nc6\,
		f1_blk_stat=>\PWM_5:PWMUDB:nc7\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\PWM_5:PWMUDB:sP16:pwmdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\PWM_5:PWMUDB:sP16:pwmdp:sh_right\,
		sol=>\PWM_5:PWMUDB:sP16:pwmdp:sh_left\,
		msbi=>\PWM_5:PWMUDB:sP16:pwmdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\PWM_5:PWMUDB:sP16:pwmdp:cmp_eq_1\, \PWM_5:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\PWM_5:PWMUDB:sP16:pwmdp:cmp_lt_1\, \PWM_5:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\PWM_5:PWMUDB:sP16:pwmdp:cmp_zero_1\, \PWM_5:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\PWM_5:PWMUDB:sP16:pwmdp:cmp_ff_1\, \PWM_5:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\PWM_5:PWMUDB:sP16:pwmdp:cap_1\, \PWM_5:PWMUDB:sP16:pwmdp:cap_0\),
		cfbi=>zero,
		cfbo=>\PWM_5:PWMUDB:sP16:pwmdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\PWM_5:PWMUDB:sP16:pwmdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\PWM_5:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\PWM_5:PWMUDB:tc_i\, \PWM_5:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\PWM_5:PWMUDB:cmp1_eq\,
		cl0=>\PWM_5:PWMUDB:cmp1_less\,
		z0=>\PWM_5:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\PWM_5:PWMUDB:cmp2_eq\,
		cl1=>\PWM_5:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\PWM_5:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\PWM_5:PWMUDB:status_3\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\PWM_5:PWMUDB:sP16:pwmdp:carry\,
		co=>open,
		sir=>\PWM_5:PWMUDB:sP16:pwmdp:sh_left\,
		sor=>\PWM_5:PWMUDB:sP16:pwmdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\PWM_5:PWMUDB:sP16:pwmdp:msb\,
		cei=>(\PWM_5:PWMUDB:sP16:pwmdp:cmp_eq_1\, \PWM_5:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\PWM_5:PWMUDB:sP16:pwmdp:cmp_lt_1\, \PWM_5:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		clo=>open,
		zi=>(\PWM_5:PWMUDB:sP16:pwmdp:cmp_zero_1\, \PWM_5:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		zo=>open,
		fi=>(\PWM_5:PWMUDB:sP16:pwmdp:cmp_ff_1\, \PWM_5:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		fo=>open,
		capi=>(\PWM_5:PWMUDB:sP16:pwmdp:cap_1\, \PWM_5:PWMUDB:sP16:pwmdp:cap_0\),
		capo=>open,
		cfbi=>\PWM_5:PWMUDB:sP16:pwmdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\PWM_5:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_5:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_24\);
\PWM_5:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_5:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_16\);
\PWM_5:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_5:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_8\);
\PWM_6:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_1114,
		enable=>tmpOE__Out_17_net_0,
		clock_out=>\PWM_6:PWMUDB:ClockOutFromEnBlock\);
\PWM_6:PWMUDB:genblk1:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_1114,
		enable=>tmpOE__Out_17_net_0,
		clock_out=>\PWM_6:PWMUDB:Clk_Ctl_i\);
\PWM_6:PWMUDB:genblk1:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\PWM_6:PWMUDB:Clk_Ctl_i\,
		control=>(\PWM_6:PWMUDB:control_7\, \PWM_6:PWMUDB:control_6\, \PWM_6:PWMUDB:control_5\, \PWM_6:PWMUDB:control_4\,
			\PWM_6:PWMUDB:control_3\, \PWM_6:PWMUDB:control_2\, \PWM_6:PWMUDB:control_1\, \PWM_6:PWMUDB:control_0\));
\PWM_6:PWMUDB:genblk8:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\PWM_6:PWMUDB:ClockOutFromEnBlock\,
		status=>(zero, \PWM_6:PWMUDB:status_5\, zero, \PWM_6:PWMUDB:status_3\,
			\PWM_6:PWMUDB:tc_i\, \PWM_6:PWMUDB:status_1\, \PWM_6:PWMUDB:status_0\),
		interrupt=>\PWM_6:Net_55\);
\PWM_6:PWMUDB:sP16:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\PWM_6:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\PWM_6:PWMUDB:tc_i\, \PWM_6:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\PWM_6:PWMUDB:nc2\,
		cl0=>\PWM_6:PWMUDB:nc3\,
		z0=>\PWM_6:PWMUDB:nc1\,
		ff0=>open,
		ce1=>\PWM_6:PWMUDB:nc4\,
		cl1=>\PWM_6:PWMUDB:nc5\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\PWM_6:PWMUDB:nc6\,
		f1_blk_stat=>\PWM_6:PWMUDB:nc7\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\PWM_6:PWMUDB:sP16:pwmdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\PWM_6:PWMUDB:sP16:pwmdp:sh_right\,
		sol=>\PWM_6:PWMUDB:sP16:pwmdp:sh_left\,
		msbi=>\PWM_6:PWMUDB:sP16:pwmdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\PWM_6:PWMUDB:sP16:pwmdp:cmp_eq_1\, \PWM_6:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\PWM_6:PWMUDB:sP16:pwmdp:cmp_lt_1\, \PWM_6:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\PWM_6:PWMUDB:sP16:pwmdp:cmp_zero_1\, \PWM_6:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\PWM_6:PWMUDB:sP16:pwmdp:cmp_ff_1\, \PWM_6:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\PWM_6:PWMUDB:sP16:pwmdp:cap_1\, \PWM_6:PWMUDB:sP16:pwmdp:cap_0\),
		cfbi=>zero,
		cfbo=>\PWM_6:PWMUDB:sP16:pwmdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\PWM_6:PWMUDB:sP16:pwmdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\PWM_6:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\PWM_6:PWMUDB:tc_i\, \PWM_6:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\PWM_6:PWMUDB:cmp1_eq\,
		cl0=>\PWM_6:PWMUDB:cmp1_less\,
		z0=>\PWM_6:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\PWM_6:PWMUDB:cmp2_eq\,
		cl1=>\PWM_6:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\PWM_6:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\PWM_6:PWMUDB:status_3\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\PWM_6:PWMUDB:sP16:pwmdp:carry\,
		co=>open,
		sir=>\PWM_6:PWMUDB:sP16:pwmdp:sh_left\,
		sor=>\PWM_6:PWMUDB:sP16:pwmdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\PWM_6:PWMUDB:sP16:pwmdp:msb\,
		cei=>(\PWM_6:PWMUDB:sP16:pwmdp:cmp_eq_1\, \PWM_6:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\PWM_6:PWMUDB:sP16:pwmdp:cmp_lt_1\, \PWM_6:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		clo=>open,
		zi=>(\PWM_6:PWMUDB:sP16:pwmdp:cmp_zero_1\, \PWM_6:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		zo=>open,
		fi=>(\PWM_6:PWMUDB:sP16:pwmdp:cmp_ff_1\, \PWM_6:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		fo=>open,
		capi=>(\PWM_6:PWMUDB:sP16:pwmdp:cap_1\, \PWM_6:PWMUDB:sP16:pwmdp:cap_0\),
		capo=>open,
		cfbi=>\PWM_6:PWMUDB:sP16:pwmdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\PWM_6:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_6:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_24\);
\PWM_6:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_6:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_16\);
\PWM_6:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_6:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\);
\PWM_7:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_1114,
		enable=>tmpOE__Out_17_net_0,
		clock_out=>\PWM_7:PWMUDB:ClockOutFromEnBlock\);
\PWM_7:PWMUDB:genblk1:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_1114,
		enable=>tmpOE__Out_17_net_0,
		clock_out=>\PWM_7:PWMUDB:Clk_Ctl_i\);
\PWM_7:PWMUDB:genblk1:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\PWM_7:PWMUDB:Clk_Ctl_i\,
		control=>(\PWM_7:PWMUDB:control_7\, \PWM_7:PWMUDB:control_6\, \PWM_7:PWMUDB:control_5\, \PWM_7:PWMUDB:control_4\,
			\PWM_7:PWMUDB:control_3\, \PWM_7:PWMUDB:control_2\, \PWM_7:PWMUDB:control_1\, \PWM_7:PWMUDB:control_0\));
\PWM_7:PWMUDB:genblk8:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\PWM_7:PWMUDB:ClockOutFromEnBlock\,
		status=>(zero, \PWM_7:PWMUDB:status_5\, zero, \PWM_7:PWMUDB:status_3\,
			\PWM_7:PWMUDB:tc_i\, \PWM_7:PWMUDB:status_1\, \PWM_7:PWMUDB:status_0\),
		interrupt=>\PWM_7:Net_55\);
\PWM_7:PWMUDB:sP16:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\PWM_7:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\PWM_7:PWMUDB:tc_i\, \PWM_7:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\PWM_7:PWMUDB:nc2\,
		cl0=>\PWM_7:PWMUDB:nc3\,
		z0=>\PWM_7:PWMUDB:nc1\,
		ff0=>open,
		ce1=>\PWM_7:PWMUDB:nc4\,
		cl1=>\PWM_7:PWMUDB:nc5\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\PWM_7:PWMUDB:nc6\,
		f1_blk_stat=>\PWM_7:PWMUDB:nc7\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\PWM_7:PWMUDB:sP16:pwmdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\PWM_7:PWMUDB:sP16:pwmdp:sh_right\,
		sol=>\PWM_7:PWMUDB:sP16:pwmdp:sh_left\,
		msbi=>\PWM_7:PWMUDB:sP16:pwmdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\PWM_7:PWMUDB:sP16:pwmdp:cmp_eq_1\, \PWM_7:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\PWM_7:PWMUDB:sP16:pwmdp:cmp_lt_1\, \PWM_7:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\PWM_7:PWMUDB:sP16:pwmdp:cmp_zero_1\, \PWM_7:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\PWM_7:PWMUDB:sP16:pwmdp:cmp_ff_1\, \PWM_7:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\PWM_7:PWMUDB:sP16:pwmdp:cap_1\, \PWM_7:PWMUDB:sP16:pwmdp:cap_0\),
		cfbi=>zero,
		cfbo=>\PWM_7:PWMUDB:sP16:pwmdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\PWM_7:PWMUDB:sP16:pwmdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\PWM_7:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\PWM_7:PWMUDB:tc_i\, \PWM_7:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\PWM_7:PWMUDB:cmp1_eq\,
		cl0=>\PWM_7:PWMUDB:cmp1_less\,
		z0=>\PWM_7:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\PWM_7:PWMUDB:cmp2_eq\,
		cl1=>\PWM_7:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\PWM_7:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\PWM_7:PWMUDB:status_3\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\PWM_7:PWMUDB:sP16:pwmdp:carry\,
		co=>open,
		sir=>\PWM_7:PWMUDB:sP16:pwmdp:sh_left\,
		sor=>\PWM_7:PWMUDB:sP16:pwmdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\PWM_7:PWMUDB:sP16:pwmdp:msb\,
		cei=>(\PWM_7:PWMUDB:sP16:pwmdp:cmp_eq_1\, \PWM_7:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\PWM_7:PWMUDB:sP16:pwmdp:cmp_lt_1\, \PWM_7:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		clo=>open,
		zi=>(\PWM_7:PWMUDB:sP16:pwmdp:cmp_zero_1\, \PWM_7:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		zo=>open,
		fi=>(\PWM_7:PWMUDB:sP16:pwmdp:cmp_ff_1\, \PWM_7:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		fo=>open,
		capi=>(\PWM_7:PWMUDB:sP16:pwmdp:cap_1\, \PWM_7:PWMUDB:sP16:pwmdp:cap_0\),
		capo=>open,
		cfbi=>\PWM_7:PWMUDB:sP16:pwmdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\PWM_7:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_7:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_24\);
\PWM_7:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_7:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_16\);
\PWM_7:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_7:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_8\);
\PWM_8:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_1114,
		enable=>tmpOE__Out_17_net_0,
		clock_out=>\PWM_8:PWMUDB:ClockOutFromEnBlock\);
\PWM_8:PWMUDB:genblk1:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_1114,
		enable=>tmpOE__Out_17_net_0,
		clock_out=>\PWM_8:PWMUDB:Clk_Ctl_i\);
\PWM_8:PWMUDB:genblk1:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\PWM_8:PWMUDB:Clk_Ctl_i\,
		control=>(\PWM_8:PWMUDB:control_7\, \PWM_8:PWMUDB:control_6\, \PWM_8:PWMUDB:control_5\, \PWM_8:PWMUDB:control_4\,
			\PWM_8:PWMUDB:control_3\, \PWM_8:PWMUDB:control_2\, \PWM_8:PWMUDB:control_1\, \PWM_8:PWMUDB:control_0\));
\PWM_8:PWMUDB:genblk8:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\PWM_8:PWMUDB:ClockOutFromEnBlock\,
		status=>(zero, \PWM_8:PWMUDB:status_5\, zero, \PWM_8:PWMUDB:status_3\,
			\PWM_8:PWMUDB:tc_i\, \PWM_8:PWMUDB:status_1\, \PWM_8:PWMUDB:status_0\),
		interrupt=>\PWM_8:Net_55\);
\PWM_8:PWMUDB:sP16:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\PWM_8:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\PWM_8:PWMUDB:tc_i\, \PWM_8:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\PWM_8:PWMUDB:nc2\,
		cl0=>\PWM_8:PWMUDB:nc3\,
		z0=>\PWM_8:PWMUDB:nc1\,
		ff0=>open,
		ce1=>\PWM_8:PWMUDB:nc4\,
		cl1=>\PWM_8:PWMUDB:nc5\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\PWM_8:PWMUDB:nc6\,
		f1_blk_stat=>\PWM_8:PWMUDB:nc7\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\PWM_8:PWMUDB:sP16:pwmdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\PWM_8:PWMUDB:sP16:pwmdp:sh_right\,
		sol=>\PWM_8:PWMUDB:sP16:pwmdp:sh_left\,
		msbi=>\PWM_8:PWMUDB:sP16:pwmdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\PWM_8:PWMUDB:sP16:pwmdp:cmp_eq_1\, \PWM_8:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\PWM_8:PWMUDB:sP16:pwmdp:cmp_lt_1\, \PWM_8:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\PWM_8:PWMUDB:sP16:pwmdp:cmp_zero_1\, \PWM_8:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\PWM_8:PWMUDB:sP16:pwmdp:cmp_ff_1\, \PWM_8:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\PWM_8:PWMUDB:sP16:pwmdp:cap_1\, \PWM_8:PWMUDB:sP16:pwmdp:cap_0\),
		cfbi=>zero,
		cfbo=>\PWM_8:PWMUDB:sP16:pwmdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\PWM_8:PWMUDB:sP16:pwmdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\PWM_8:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\PWM_8:PWMUDB:tc_i\, \PWM_8:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\PWM_8:PWMUDB:cmp1_eq\,
		cl0=>\PWM_8:PWMUDB:cmp1_less\,
		z0=>\PWM_8:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\PWM_8:PWMUDB:cmp2_eq\,
		cl1=>\PWM_8:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\PWM_8:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\PWM_8:PWMUDB:status_3\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\PWM_8:PWMUDB:sP16:pwmdp:carry\,
		co=>open,
		sir=>\PWM_8:PWMUDB:sP16:pwmdp:sh_left\,
		sor=>\PWM_8:PWMUDB:sP16:pwmdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\PWM_8:PWMUDB:sP16:pwmdp:msb\,
		cei=>(\PWM_8:PWMUDB:sP16:pwmdp:cmp_eq_1\, \PWM_8:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\PWM_8:PWMUDB:sP16:pwmdp:cmp_lt_1\, \PWM_8:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		clo=>open,
		zi=>(\PWM_8:PWMUDB:sP16:pwmdp:cmp_zero_1\, \PWM_8:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		zo=>open,
		fi=>(\PWM_8:PWMUDB:sP16:pwmdp:cmp_ff_1\, \PWM_8:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		fo=>open,
		capi=>(\PWM_8:PWMUDB:sP16:pwmdp:cap_1\, \PWM_8:PWMUDB:sP16:pwmdp:cap_0\),
		capo=>open,
		cfbi=>\PWM_8:PWMUDB:sP16:pwmdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\PWM_8:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_8:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_24\);
\PWM_8:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_8:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_16\);
\PWM_8:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_8:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_8\);
PWM_out_3:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"a2c042ac-bffa-4936-b92d-17c1a13bd298",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__Out_17_net_0),
		y=>Net_963,
		fb=>(tmpFB_0__PWM_out_3_net_0),
		analog=>(open),
		io=>(tmpIO_0__PWM_out_3_net_0),
		siovref=>(tmpSIOVREF__PWM_out_3_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Out_17_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Out_17_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__PWM_out_3_net_0);
PWM_out_2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e086c59d-f941-4c26-992a-8fe66b3bc0f4",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__Out_17_net_0),
		y=>Net_949,
		fb=>(tmpFB_0__PWM_out_2_net_0),
		analog=>(open),
		io=>(tmpIO_0__PWM_out_2_net_0),
		siovref=>(tmpSIOVREF__PWM_out_2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Out_17_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Out_17_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__PWM_out_2_net_0);
PWM_out_4:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"08fc33bf-82d3-4fe8-89e7-b6301b0fcf1d",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__Out_17_net_0),
		y=>Net_977,
		fb=>(tmpFB_0__PWM_out_4_net_0),
		analog=>(open),
		io=>(tmpIO_0__PWM_out_4_net_0),
		siovref=>(tmpSIOVREF__PWM_out_4_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Out_17_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Out_17_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__PWM_out_4_net_0);
PWM_out_5:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"31da1de4-8c27-429c-befa-7a83f5950b80",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__Out_17_net_0),
		y=>Net_991,
		fb=>(tmpFB_0__PWM_out_5_net_0),
		analog=>(open),
		io=>(tmpIO_0__PWM_out_5_net_0),
		siovref=>(tmpSIOVREF__PWM_out_5_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Out_17_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Out_17_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__PWM_out_5_net_0);
PWM_out_6:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"4d834f7a-a5ef-4970-aace-50b338175fa2",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__Out_17_net_0),
		y=>Net_1005,
		fb=>(tmpFB_0__PWM_out_6_net_0),
		analog=>(open),
		io=>(tmpIO_0__PWM_out_6_net_0),
		siovref=>(tmpSIOVREF__PWM_out_6_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Out_17_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Out_17_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__PWM_out_6_net_0);
PWM_out_7:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"fce7acfe-3854-4f0f-8bbb-922ec321b863",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__Out_17_net_0),
		y=>Net_1019,
		fb=>(tmpFB_0__PWM_out_7_net_0),
		analog=>(open),
		io=>(tmpIO_0__PWM_out_7_net_0),
		siovref=>(tmpSIOVREF__PWM_out_7_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Out_17_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Out_17_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__PWM_out_7_net_0);
PWM_out_8:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"4ec48965-6b9f-448d-bfcc-b4510a110d07",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__Out_17_net_0),
		y=>Net_1033,
		fb=>(tmpFB_0__PWM_out_8_net_0),
		analog=>(open),
		io=>(tmpIO_0__PWM_out_8_net_0),
		siovref=>(tmpSIOVREF__PWM_out_8_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Out_17_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Out_17_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__PWM_out_8_net_0);
\ADC_SAR_2:cy_analog_virtualmux_3_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_SAR_2:Net_248\,
		signal2=>\ADC_SAR_2:Net_235\);
\ADC_SAR_2:IRQ\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>Net_1160);
\ADC_SAR_2:theACLK\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"9358b5c1-2b7c-4f2c-914d-ebdb32c6a615/696a0979-21fc-4185-bf38-6c79febcde7a",
		source_clock_id=>"",
		divisor=>0,
		period=>"87962955.6327167",
		is_direct=>'0',
		is_digital=>'0')
	PORT MAP(clock_out=>\ADC_SAR_2:Net_221\,
		dig_domain_out=>open);
\ADC_SAR_2:ADC_SAR\:cy_psoc5_sar_v2_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(vplus=>Net_1137,
		vminus=>\ADC_SAR_2:Net_126\,
		ext_pin=>\ADC_SAR_2:Net_215\,
		vrefhi_out=>\ADC_SAR_2:Net_257\,
		vref=>\ADC_SAR_2:Net_248\,
		clock=>\ADC_SAR_2:Net_221\,
		pump_clock=>\ADC_SAR_2:Net_221\,
		sof_udb=>zero,
		clk_udb=>zero,
		vp_ctl_udb=>(zero, zero, zero, zero),
		vn_ctl_udb=>(zero, zero, zero, zero),
		irq=>\ADC_SAR_2:Net_252\,
		next_out=>Net_1163,
		data_out=>(\ADC_SAR_2:Net_207_11\, \ADC_SAR_2:Net_207_10\, \ADC_SAR_2:Net_207_9\, \ADC_SAR_2:Net_207_8\,
			\ADC_SAR_2:Net_207_7\, \ADC_SAR_2:Net_207_6\, \ADC_SAR_2:Net_207_5\, \ADC_SAR_2:Net_207_4\,
			\ADC_SAR_2:Net_207_3\, \ADC_SAR_2:Net_207_2\, \ADC_SAR_2:Net_207_1\, \ADC_SAR_2:Net_207_0\),
		eof_udb=>Net_1160);
\ADC_SAR_2:cy_analog_virtualmux_2_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_SAR_2:Net_215\,
		signal2=>\ADC_SAR_2:Net_210\);
\ADC_SAR_2:Bypass\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"9358b5c1-2b7c-4f2c-914d-ebdb32c6a615/16a808f6-2e13-45b9-bce0-b001c8655113",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__Out_17_net_0),
		y=>(zero),
		fb=>(\ADC_SAR_2:tmpFB_0__Bypass_net_0\),
		analog=>\ADC_SAR_2:Net_210\,
		io=>(\ADC_SAR_2:tmpIO_0__Bypass_net_0\),
		siovref=>(\ADC_SAR_2:tmpSIOVREF__Bypass_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Out_17_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Out_17_net_0,
		out_reset=>zero,
		interrupt=>\ADC_SAR_2:tmpINTERRUPT_0__Bypass_net_0\);
\ADC_SAR_2:cy_analog_virtualmux_1_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_SAR_2:Net_126\,
		signal2=>\ADC_SAR_2:Net_149\);
\ADC_SAR_2:noconnect\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_SAR_2:Net_209\);
\ADC_SAR_2:cy_analog_virtualmux_4_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_SAR_2:Net_257\,
		signal2=>\ADC_SAR_2:Net_149\);
\ADC_SAR_2:cy_analog_noconnect_1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_SAR_2:Net_255\);
\ADC_SAR_2:vRef_Vdda_1\:cy_vref_v1_0
	GENERIC MAP(guid=>"4720866E-BC14-478d-B8A0-3E44F38CADAC",
		name=>"Vdda/2",
		autoenable=>'1',
		ignoresleep=>'0')
	PORT MAP(vout=>\ADC_SAR_2:Net_235\);
\ADC_SAR_2:noconnect_1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_SAR_2:Net_368\);
DELSIG_in:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"5484679f-fa0a-42e6-96de-c28a3403965e",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__Out_17_net_0),
		y=>(zero),
		fb=>(tmpFB_0__DELSIG_in_net_0),
		analog=>Net_1145,
		io=>(tmpIO_0__DELSIG_in_net_0),
		siovref=>(tmpSIOVREF__DELSIG_in_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Out_17_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Out_17_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__DELSIG_in_net_0);
SAR_in_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"72774d61-c3f2-4b0d-8180-a2bc6af0d1a0",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__Out_17_net_0),
		y=>(zero),
		fb=>(tmpFB_0__SAR_in_1_net_0),
		analog=>Net_1378,
		io=>(tmpIO_0__SAR_in_1_net_0),
		siovref=>(tmpSIOVREF__SAR_in_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Out_17_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Out_17_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__SAR_in_1_net_0);
SAR_in_2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"98ddfc8b-3830-45ed-bbee-0f8785f0300e",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__Out_17_net_0),
		y=>(zero),
		fb=>(tmpFB_0__SAR_in_2_net_0),
		analog=>Net_1137,
		io=>(tmpIO_0__SAR_in_2_net_0),
		siovref=>(tmpSIOVREF__SAR_in_2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Out_17_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Out_17_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__SAR_in_2_net_0);
\IDAC8_1:viDAC8\:cy_psoc3_vidac8_v1_0
	GENERIC MAP(cy_registers=>"",
		reg_data=>'0',
		is_all_if_any=>'0')
	PORT MAP(reset=>zero,
		idir=>zero,
		ioff=>zero,
		data=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		strobe=>zero,
		strobe_udb=>zero,
		vout=>\IDAC8_1:Net_124\,
		iout=>Net_1175);
\IDAC8_1:cy_analog_noconnect_1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\IDAC8_1:Net_124\);
\VDAC8_1:viDAC8\:cy_psoc3_vidac8_v1_0
	GENERIC MAP(cy_registers=>"",
		reg_data=>'0',
		is_all_if_any=>'0')
	PORT MAP(reset=>zero,
		idir=>zero,
		ioff=>zero,
		data=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		strobe=>zero,
		strobe_udb=>zero,
		vout=>Net_1190,
		iout=>\VDAC8_1:Net_77\);
\VDAC8_1:cy_analog_noconnect_1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\VDAC8_1:Net_77\);
In_12:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"606632bc-7531-4d11-979a-86ca0476c4c4",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__Out_17_net_0),
		y=>(zero),
		fb=>Net_1613,
		analog=>(open),
		io=>(tmpIO_0__In_12_net_0),
		siovref=>(tmpSIOVREF__In_12_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Out_17_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Out_17_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__In_12_net_0);
IDAC_out_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e0c31ea8-4fc7-43f3-8329-56c8c0c7baf1",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__Out_17_net_0),
		y=>(zero),
		fb=>(tmpFB_0__IDAC_out_1_net_0),
		analog=>Net_1175,
		io=>(tmpIO_0__IDAC_out_1_net_0),
		siovref=>(tmpSIOVREF__IDAC_out_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Out_17_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Out_17_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__IDAC_out_1_net_0);
VDAC_out_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"d48881c0-8aa8-4a32-b263-c976a2c864bf",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__Out_17_net_0),
		y=>(zero),
		fb=>(tmpFB_0__VDAC_out_1_net_0),
		analog=>Net_1190,
		io=>(tmpIO_0__VDAC_out_1_net_0),
		siovref=>(tmpSIOVREF__VDAC_out_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Out_17_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Out_17_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__VDAC_out_1_net_0);
VDAC_out_2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"f186cc75-3162-41fb-b2eb-f5f717665931",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__Out_17_net_0),
		y=>(zero),
		fb=>(tmpFB_0__VDAC_out_2_net_0),
		analog=>Net_1553,
		io=>(tmpIO_0__VDAC_out_2_net_0),
		siovref=>(tmpSIOVREF__VDAC_out_2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Out_17_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Out_17_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__VDAC_out_2_net_0);
\Control_Reg_2:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\Control_Reg_2:control_7\, \Control_Reg_2:control_6\, \Control_Reg_2:control_5\, \Control_Reg_2:control_4\,
			Net_1307, Net_1306, Net_1305, Net_1308));
\Status_Reg_2:sts:sts_reg\:cy_psoc3_status
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"00000000")
	PORT MAP(reset=>zero,
		clock=>Net_924,
		status=>(zero, zero, zero, zero,
			Net_1318, Net_1317, Net_1316, Net_1315));
Out_9:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"d05202cc-cd90-42df-919a-e92a177a283d",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__Out_17_net_0),
		y=>Net_1308,
		fb=>(tmpFB_0__Out_9_net_0),
		analog=>(open),
		io=>(tmpIO_0__Out_9_net_0),
		siovref=>(tmpSIOVREF__Out_9_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Out_17_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Out_17_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Out_9_net_0);
Out_10:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"df6f9d97-0637-469a-9561-79dd162a5807",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__Out_17_net_0),
		y=>Net_1305,
		fb=>(tmpFB_0__Out_10_net_0),
		analog=>(open),
		io=>(tmpIO_0__Out_10_net_0),
		siovref=>(tmpSIOVREF__Out_10_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Out_17_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Out_17_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Out_10_net_0);
Out_11:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"70e4aff7-a954-41db-91f7-68eb644ae1ce",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__Out_17_net_0),
		y=>Net_1306,
		fb=>(tmpFB_0__Out_11_net_0),
		analog=>(open),
		io=>(tmpIO_0__Out_11_net_0),
		siovref=>(tmpSIOVREF__Out_11_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Out_17_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Out_17_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Out_11_net_0);
Out_12:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"959d7eb0-f8b8-40c6-831e-14ce38c620ac",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__Out_17_net_0),
		y=>Net_1307,
		fb=>(tmpFB_0__Out_12_net_0),
		analog=>(open),
		io=>(tmpIO_0__Out_12_net_0),
		siovref=>(tmpSIOVREF__Out_12_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Out_17_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Out_17_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Out_12_net_0);
In_8:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"ba40f164-a63f-4e94-8a50-a169f9c188c2",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__Out_17_net_0),
		y=>(zero),
		fb=>Net_1315,
		analog=>(open),
		io=>(tmpIO_0__In_8_net_0),
		siovref=>(tmpSIOVREF__In_8_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Out_17_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Out_17_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__In_8_net_0);
In_9:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"1387ed9d-3fbf-439e-baa5-6e3348b9184e",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__Out_17_net_0),
		y=>(zero),
		fb=>Net_1316,
		analog=>(open),
		io=>(tmpIO_0__In_9_net_0),
		siovref=>(tmpSIOVREF__In_9_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Out_17_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Out_17_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__In_9_net_0);
In_10:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"3d21e8c3-a84d-4d4a-9a0c-937301c4b4b3",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__Out_17_net_0),
		y=>(zero),
		fb=>Net_1317,
		analog=>(open),
		io=>(tmpIO_0__In_10_net_0),
		siovref=>(tmpSIOVREF__In_10_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Out_17_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Out_17_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__In_10_net_0);
In_11:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"a4ccdf2d-56ad-4949-8945-12ed4d161e79",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__Out_17_net_0),
		y=>(zero),
		fb=>Net_1318,
		analog=>(open),
		io=>(tmpIO_0__In_11_net_0),
		siovref=>(tmpSIOVREF__In_11_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Out_17_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Out_17_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__In_11_net_0);
In_13:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"22dfabb5-5e9b-4c18-98d8-1f973b519ad8",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__Out_17_net_0),
		y=>(zero),
		fb=>Net_1614,
		analog=>(open),
		io=>(tmpIO_0__In_13_net_0),
		siovref=>(tmpSIOVREF__In_13_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Out_17_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Out_17_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__In_13_net_0);
In_14:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"2dbda357-a178-4832-aba0-3776bd3ec632",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__Out_17_net_0),
		y=>(zero),
		fb=>Net_1615,
		analog=>(open),
		io=>(tmpIO_0__In_14_net_0),
		siovref=>(tmpSIOVREF__In_14_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Out_17_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Out_17_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__In_14_net_0);
In_15:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"a0df11e7-2aa8-4b32-862e-cfeb9dc62321",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__Out_17_net_0),
		y=>(zero),
		fb=>Net_1616,
		analog=>(open),
		io=>(tmpIO_0__In_15_net_0),
		siovref=>(tmpSIOVREF__In_15_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Out_17_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Out_17_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__In_15_net_0);
In_16:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"4b262daa-5c9f-41f5-bb2d-94dd6b58e591",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__Out_17_net_0),
		y=>(zero),
		fb=>Net_1618,
		analog=>(open),
		io=>(tmpIO_0__In_16_net_0),
		siovref=>(tmpSIOVREF__In_16_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Out_17_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Out_17_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__In_16_net_0);
In_17:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"359dc5d9-a928-402c-a14a-4596590a2272",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__Out_17_net_0),
		y=>(zero),
		fb=>Net_1619,
		analog=>(open),
		io=>(tmpIO_0__In_17_net_0),
		siovref=>(tmpSIOVREF__In_17_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Out_17_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Out_17_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__In_17_net_0);
In_18:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e2edada2-4dc2-4c2a-9db0-6894ba4c03f8",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__Out_17_net_0),
		y=>(zero),
		fb=>Net_1620,
		analog=>(open),
		io=>(tmpIO_0__In_18_net_0),
		siovref=>(tmpSIOVREF__In_18_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Out_17_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Out_17_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__In_18_net_0);
In_19:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"373d77af-0e37-4f53-a9bb-5a12f8e6ed79",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__Out_17_net_0),
		y=>(zero),
		fb=>Net_1621,
		analog=>(open),
		io=>(tmpIO_0__In_19_net_0),
		siovref=>(tmpSIOVREF__In_19_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Out_17_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Out_17_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__In_19_net_0);
\SPIS_1:BSPIS:es3:SPISlave:dpcounter_one_reg\:cy_dff
	PORT MAP(d=>\SPIS_1:BSPIS:es3:SPISlave:dpcounter_one_fin\,
		clk=>\SPIS_1:BSPIS:es3:SPISlave:clock_fin\,
		q=>\SPIS_1:BSPIS:es3:SPISlave:dpcounter_one_reg\);
\SPIS_1:BSPIS:es3:SPISlave:mosi_buf_overrun_fin\:cy_dff
	PORT MAP(d=>\SPIS_1:BSPIS:es3:SPISlave:mosi_buf_overrun_reg\,
		clk=>\SPIS_1:BSPIS:es3:SPISlave:clock_fin\,
		q=>\SPIS_1:BSPIS:es3:SPISlave:mosi_buf_overrun_fin\);
\SPIS_1:BSPIS:es3:SPISlave:mosi_tmp\:cy_dff
	PORT MAP(d=>Net_635,
		clk=>\SPIS_1:BSPIS:es3:SPISlave:prc_clk\,
		q=>\SPIS_1:BSPIS:es3:SPISlave:mosi_tmp\);
\PWM_1:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__Out_17_net_0,
		s=>zero,
		r=>zero,
		clk=>\PWM_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_1:PWMUDB:min_kill_reg\);
\PWM_1:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_1:PWMUDB:prevCapture\);
\PWM_1:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_1:PWMUDB:trig_last\);
\PWM_1:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\PWM_1:PWMUDB:control_7\,
		s=>zero,
		r=>zero,
		clk=>\PWM_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_1:PWMUDB:runmode_enable\);
\PWM_1:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\PWM_1:PWMUDB:sc_kill_tmp\\D\,
		clk=>\PWM_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_1:PWMUDB:sc_kill_tmp\);
\PWM_1:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__Out_17_net_0,
		s=>zero,
		r=>zero,
		clk=>\PWM_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_1:PWMUDB:ltch_kill_reg\);
\PWM_1:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\PWM_1:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWM_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_1:PWMUDB:dith_count_1\);
\PWM_1:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\PWM_1:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWM_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_1:PWMUDB:dith_count_0\);
\PWM_1:PWMUDB:prevCompare1\:cy_dff
	PORT MAP(d=>\PWM_1:PWMUDB:cmp1_less\,
		clk=>\PWM_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_1:PWMUDB:prevCompare1\);
\PWM_1:PWMUDB:cmp1_status_reg\:cy_dsrff
	PORT MAP(d=>\PWM_1:PWMUDB:cmp1_status\,
		s=>zero,
		r=>zero,
		clk=>\PWM_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_1:PWMUDB:status_0\);
\PWM_1:PWMUDB:cmp2_status_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\PWM_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_1:PWMUDB:status_1\);
\PWM_1:PWMUDB:final_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__Out_17_net_0,
		s=>zero,
		r=>zero,
		clk=>\PWM_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_1:PWMUDB:final_kill_reg\);
\PWM_1:PWMUDB:pwm_reg_i\:cy_dff
	PORT MAP(d=>\PWM_1:PWMUDB:pwm_i\,
		clk=>\PWM_1:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_1063);
\PWM_1:PWMUDB:pwm1_reg_i\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_1:PWMUDB:pwm1_reg_i\);
\PWM_1:PWMUDB:pwm2_reg_i\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_1:PWMUDB:pwm2_reg_i\);
\PWM_1:PWMUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\PWM_1:PWMUDB:tc_reg_i\\D\,
		clk=>\PWM_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_1:PWMUDB:tc_reg_i\);
\WaveDAC8_1:cydff_1\:cy_dff
	PORT MAP(d=>tmpOE__Out_17_net_0,
		clk=>Net_1100,
		q=>\WaveDAC8_1:Net_134\);
\PWM_2:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__Out_17_net_0,
		s=>zero,
		r=>zero,
		clk=>\PWM_2:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_2:PWMUDB:min_kill_reg\);
\PWM_2:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_2:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_2:PWMUDB:prevCapture\);
\PWM_2:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_2:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_2:PWMUDB:trig_last\);
\PWM_2:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\PWM_2:PWMUDB:control_7\,
		s=>zero,
		r=>zero,
		clk=>\PWM_2:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_2:PWMUDB:runmode_enable\);
\PWM_2:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\PWM_2:PWMUDB:sc_kill_tmp\\D\,
		clk=>\PWM_2:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_2:PWMUDB:sc_kill_tmp\);
\PWM_2:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__Out_17_net_0,
		s=>zero,
		r=>zero,
		clk=>\PWM_2:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_2:PWMUDB:ltch_kill_reg\);
\PWM_2:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\PWM_2:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWM_2:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_2:PWMUDB:dith_count_1\);
\PWM_2:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\PWM_2:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWM_2:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_2:PWMUDB:dith_count_0\);
\PWM_2:PWMUDB:prevCompare1\:cy_dff
	PORT MAP(d=>\PWM_2:PWMUDB:cmp1_less\,
		clk=>\PWM_2:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_2:PWMUDB:prevCompare1\);
\PWM_2:PWMUDB:cmp1_status_reg\:cy_dsrff
	PORT MAP(d=>\PWM_2:PWMUDB:cmp1_status\,
		s=>zero,
		r=>zero,
		clk=>\PWM_2:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_2:PWMUDB:status_0\);
\PWM_2:PWMUDB:cmp2_status_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\PWM_2:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_2:PWMUDB:status_1\);
\PWM_2:PWMUDB:final_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__Out_17_net_0,
		s=>zero,
		r=>zero,
		clk=>\PWM_2:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_2:PWMUDB:final_kill_reg\);
\PWM_2:PWMUDB:pwm_reg_i\:cy_dff
	PORT MAP(d=>\PWM_2:PWMUDB:pwm_i\,
		clk=>\PWM_2:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_949);
\PWM_2:PWMUDB:pwm1_reg_i\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_2:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_2:PWMUDB:pwm1_reg_i\);
\PWM_2:PWMUDB:pwm2_reg_i\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_2:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_2:PWMUDB:pwm2_reg_i\);
\PWM_2:PWMUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\PWM_2:PWMUDB:tc_reg_i\\D\,
		clk=>\PWM_2:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_2:PWMUDB:tc_reg_i\);
\PWM_3:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__Out_17_net_0,
		s=>zero,
		r=>zero,
		clk=>\PWM_3:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_3:PWMUDB:min_kill_reg\);
\PWM_3:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_3:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_3:PWMUDB:prevCapture\);
\PWM_3:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_3:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_3:PWMUDB:trig_last\);
\PWM_3:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\PWM_3:PWMUDB:control_7\,
		s=>zero,
		r=>zero,
		clk=>\PWM_3:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_3:PWMUDB:runmode_enable\);
\PWM_3:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\PWM_3:PWMUDB:sc_kill_tmp\\D\,
		clk=>\PWM_3:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_3:PWMUDB:sc_kill_tmp\);
\PWM_3:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__Out_17_net_0,
		s=>zero,
		r=>zero,
		clk=>\PWM_3:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_3:PWMUDB:ltch_kill_reg\);
\PWM_3:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\PWM_3:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWM_3:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_3:PWMUDB:dith_count_1\);
\PWM_3:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\PWM_3:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWM_3:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_3:PWMUDB:dith_count_0\);
\PWM_3:PWMUDB:prevCompare1\:cy_dff
	PORT MAP(d=>\PWM_3:PWMUDB:cmp1_less\,
		clk=>\PWM_3:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_3:PWMUDB:prevCompare1\);
\PWM_3:PWMUDB:cmp1_status_reg\:cy_dsrff
	PORT MAP(d=>\PWM_3:PWMUDB:cmp1_status\,
		s=>zero,
		r=>zero,
		clk=>\PWM_3:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_3:PWMUDB:status_0\);
\PWM_3:PWMUDB:cmp2_status_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\PWM_3:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_3:PWMUDB:status_1\);
\PWM_3:PWMUDB:final_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__Out_17_net_0,
		s=>zero,
		r=>zero,
		clk=>\PWM_3:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_3:PWMUDB:final_kill_reg\);
\PWM_3:PWMUDB:pwm_reg_i\:cy_dff
	PORT MAP(d=>\PWM_3:PWMUDB:pwm_i\,
		clk=>\PWM_3:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_963);
\PWM_3:PWMUDB:pwm1_reg_i\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_3:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_3:PWMUDB:pwm1_reg_i\);
\PWM_3:PWMUDB:pwm2_reg_i\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_3:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_3:PWMUDB:pwm2_reg_i\);
\PWM_3:PWMUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\PWM_3:PWMUDB:tc_reg_i\\D\,
		clk=>\PWM_3:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_3:PWMUDB:tc_reg_i\);
\PWM_4:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__Out_17_net_0,
		s=>zero,
		r=>zero,
		clk=>\PWM_4:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_4:PWMUDB:min_kill_reg\);
\PWM_4:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_4:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_4:PWMUDB:prevCapture\);
\PWM_4:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_4:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_4:PWMUDB:trig_last\);
\PWM_4:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\PWM_4:PWMUDB:control_7\,
		s=>zero,
		r=>zero,
		clk=>\PWM_4:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_4:PWMUDB:runmode_enable\);
\PWM_4:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\PWM_4:PWMUDB:sc_kill_tmp\\D\,
		clk=>\PWM_4:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_4:PWMUDB:sc_kill_tmp\);
\PWM_4:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__Out_17_net_0,
		s=>zero,
		r=>zero,
		clk=>\PWM_4:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_4:PWMUDB:ltch_kill_reg\);
\PWM_4:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\PWM_4:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWM_4:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_4:PWMUDB:dith_count_1\);
\PWM_4:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\PWM_4:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWM_4:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_4:PWMUDB:dith_count_0\);
\PWM_4:PWMUDB:prevCompare1\:cy_dff
	PORT MAP(d=>\PWM_4:PWMUDB:cmp1_less\,
		clk=>\PWM_4:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_4:PWMUDB:prevCompare1\);
\PWM_4:PWMUDB:cmp1_status_reg\:cy_dsrff
	PORT MAP(d=>\PWM_4:PWMUDB:cmp1_status\,
		s=>zero,
		r=>zero,
		clk=>\PWM_4:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_4:PWMUDB:status_0\);
\PWM_4:PWMUDB:cmp2_status_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\PWM_4:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_4:PWMUDB:status_1\);
\PWM_4:PWMUDB:final_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__Out_17_net_0,
		s=>zero,
		r=>zero,
		clk=>\PWM_4:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_4:PWMUDB:final_kill_reg\);
\PWM_4:PWMUDB:pwm_reg_i\:cy_dff
	PORT MAP(d=>\PWM_4:PWMUDB:pwm_i\,
		clk=>\PWM_4:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_977);
\PWM_4:PWMUDB:pwm1_reg_i\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_4:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_4:PWMUDB:pwm1_reg_i\);
\PWM_4:PWMUDB:pwm2_reg_i\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_4:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_4:PWMUDB:pwm2_reg_i\);
\PWM_4:PWMUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\PWM_4:PWMUDB:tc_reg_i\\D\,
		clk=>\PWM_4:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_4:PWMUDB:tc_reg_i\);
\PWM_5:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__Out_17_net_0,
		s=>zero,
		r=>zero,
		clk=>\PWM_5:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_5:PWMUDB:min_kill_reg\);
\PWM_5:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_5:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_5:PWMUDB:prevCapture\);
\PWM_5:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_5:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_5:PWMUDB:trig_last\);
\PWM_5:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\PWM_5:PWMUDB:control_7\,
		s=>zero,
		r=>zero,
		clk=>\PWM_5:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_5:PWMUDB:runmode_enable\);
\PWM_5:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\PWM_5:PWMUDB:sc_kill_tmp\\D\,
		clk=>\PWM_5:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_5:PWMUDB:sc_kill_tmp\);
\PWM_5:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__Out_17_net_0,
		s=>zero,
		r=>zero,
		clk=>\PWM_5:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_5:PWMUDB:ltch_kill_reg\);
\PWM_5:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\PWM_5:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWM_5:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_5:PWMUDB:dith_count_1\);
\PWM_5:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\PWM_5:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWM_5:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_5:PWMUDB:dith_count_0\);
\PWM_5:PWMUDB:prevCompare1\:cy_dff
	PORT MAP(d=>\PWM_5:PWMUDB:cmp1_less\,
		clk=>\PWM_5:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_5:PWMUDB:prevCompare1\);
\PWM_5:PWMUDB:cmp1_status_reg\:cy_dsrff
	PORT MAP(d=>\PWM_5:PWMUDB:cmp1_status\,
		s=>zero,
		r=>zero,
		clk=>\PWM_5:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_5:PWMUDB:status_0\);
\PWM_5:PWMUDB:cmp2_status_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\PWM_5:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_5:PWMUDB:status_1\);
\PWM_5:PWMUDB:final_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__Out_17_net_0,
		s=>zero,
		r=>zero,
		clk=>\PWM_5:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_5:PWMUDB:final_kill_reg\);
\PWM_5:PWMUDB:pwm_reg_i\:cy_dff
	PORT MAP(d=>\PWM_5:PWMUDB:pwm_i\,
		clk=>\PWM_5:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_991);
\PWM_5:PWMUDB:pwm1_reg_i\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_5:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_5:PWMUDB:pwm1_reg_i\);
\PWM_5:PWMUDB:pwm2_reg_i\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_5:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_5:PWMUDB:pwm2_reg_i\);
\PWM_5:PWMUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\PWM_5:PWMUDB:tc_reg_i\\D\,
		clk=>\PWM_5:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_5:PWMUDB:tc_reg_i\);
\PWM_6:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__Out_17_net_0,
		s=>zero,
		r=>zero,
		clk=>\PWM_6:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_6:PWMUDB:min_kill_reg\);
\PWM_6:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_6:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_6:PWMUDB:prevCapture\);
\PWM_6:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_6:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_6:PWMUDB:trig_last\);
\PWM_6:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\PWM_6:PWMUDB:control_7\,
		s=>zero,
		r=>zero,
		clk=>\PWM_6:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_6:PWMUDB:runmode_enable\);
\PWM_6:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\PWM_6:PWMUDB:sc_kill_tmp\\D\,
		clk=>\PWM_6:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_6:PWMUDB:sc_kill_tmp\);
\PWM_6:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__Out_17_net_0,
		s=>zero,
		r=>zero,
		clk=>\PWM_6:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_6:PWMUDB:ltch_kill_reg\);
\PWM_6:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\PWM_6:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWM_6:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_6:PWMUDB:dith_count_1\);
\PWM_6:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\PWM_6:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWM_6:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_6:PWMUDB:dith_count_0\);
\PWM_6:PWMUDB:prevCompare1\:cy_dff
	PORT MAP(d=>\PWM_6:PWMUDB:cmp1_less\,
		clk=>\PWM_6:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_6:PWMUDB:prevCompare1\);
\PWM_6:PWMUDB:cmp1_status_reg\:cy_dsrff
	PORT MAP(d=>\PWM_6:PWMUDB:cmp1_status\,
		s=>zero,
		r=>zero,
		clk=>\PWM_6:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_6:PWMUDB:status_0\);
\PWM_6:PWMUDB:cmp2_status_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\PWM_6:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_6:PWMUDB:status_1\);
\PWM_6:PWMUDB:final_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__Out_17_net_0,
		s=>zero,
		r=>zero,
		clk=>\PWM_6:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_6:PWMUDB:final_kill_reg\);
\PWM_6:PWMUDB:pwm_reg_i\:cy_dff
	PORT MAP(d=>\PWM_6:PWMUDB:pwm_i\,
		clk=>\PWM_6:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_1005);
\PWM_6:PWMUDB:pwm1_reg_i\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_6:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_6:PWMUDB:pwm1_reg_i\);
\PWM_6:PWMUDB:pwm2_reg_i\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_6:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_6:PWMUDB:pwm2_reg_i\);
\PWM_6:PWMUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\PWM_6:PWMUDB:tc_reg_i\\D\,
		clk=>\PWM_6:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_6:PWMUDB:tc_reg_i\);
\PWM_7:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__Out_17_net_0,
		s=>zero,
		r=>zero,
		clk=>\PWM_7:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_7:PWMUDB:min_kill_reg\);
\PWM_7:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_7:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_7:PWMUDB:prevCapture\);
\PWM_7:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_7:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_7:PWMUDB:trig_last\);
\PWM_7:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\PWM_7:PWMUDB:control_7\,
		s=>zero,
		r=>zero,
		clk=>\PWM_7:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_7:PWMUDB:runmode_enable\);
\PWM_7:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\PWM_7:PWMUDB:sc_kill_tmp\\D\,
		clk=>\PWM_7:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_7:PWMUDB:sc_kill_tmp\);
\PWM_7:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__Out_17_net_0,
		s=>zero,
		r=>zero,
		clk=>\PWM_7:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_7:PWMUDB:ltch_kill_reg\);
\PWM_7:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\PWM_7:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWM_7:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_7:PWMUDB:dith_count_1\);
\PWM_7:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\PWM_7:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWM_7:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_7:PWMUDB:dith_count_0\);
\PWM_7:PWMUDB:prevCompare1\:cy_dff
	PORT MAP(d=>\PWM_7:PWMUDB:cmp1_less\,
		clk=>\PWM_7:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_7:PWMUDB:prevCompare1\);
\PWM_7:PWMUDB:cmp1_status_reg\:cy_dsrff
	PORT MAP(d=>\PWM_7:PWMUDB:cmp1_status\,
		s=>zero,
		r=>zero,
		clk=>\PWM_7:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_7:PWMUDB:status_0\);
\PWM_7:PWMUDB:cmp2_status_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\PWM_7:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_7:PWMUDB:status_1\);
\PWM_7:PWMUDB:final_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__Out_17_net_0,
		s=>zero,
		r=>zero,
		clk=>\PWM_7:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_7:PWMUDB:final_kill_reg\);
\PWM_7:PWMUDB:pwm_reg_i\:cy_dff
	PORT MAP(d=>\PWM_7:PWMUDB:pwm_i\,
		clk=>\PWM_7:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_1019);
\PWM_7:PWMUDB:pwm1_reg_i\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_7:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_7:PWMUDB:pwm1_reg_i\);
\PWM_7:PWMUDB:pwm2_reg_i\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_7:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_7:PWMUDB:pwm2_reg_i\);
\PWM_7:PWMUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\PWM_7:PWMUDB:tc_reg_i\\D\,
		clk=>\PWM_7:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_7:PWMUDB:tc_reg_i\);
\PWM_8:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__Out_17_net_0,
		s=>zero,
		r=>zero,
		clk=>\PWM_8:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_8:PWMUDB:min_kill_reg\);
\PWM_8:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_8:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_8:PWMUDB:prevCapture\);
\PWM_8:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_8:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_8:PWMUDB:trig_last\);
\PWM_8:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\PWM_8:PWMUDB:control_7\,
		s=>zero,
		r=>zero,
		clk=>\PWM_8:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_8:PWMUDB:runmode_enable\);
\PWM_8:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\PWM_8:PWMUDB:sc_kill_tmp\\D\,
		clk=>\PWM_8:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_8:PWMUDB:sc_kill_tmp\);
\PWM_8:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__Out_17_net_0,
		s=>zero,
		r=>zero,
		clk=>\PWM_8:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_8:PWMUDB:ltch_kill_reg\);
\PWM_8:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\PWM_8:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWM_8:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_8:PWMUDB:dith_count_1\);
\PWM_8:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\PWM_8:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWM_8:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_8:PWMUDB:dith_count_0\);
\PWM_8:PWMUDB:prevCompare1\:cy_dff
	PORT MAP(d=>\PWM_8:PWMUDB:cmp1_less\,
		clk=>\PWM_8:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_8:PWMUDB:prevCompare1\);
\PWM_8:PWMUDB:cmp1_status_reg\:cy_dsrff
	PORT MAP(d=>\PWM_8:PWMUDB:cmp1_status\,
		s=>zero,
		r=>zero,
		clk=>\PWM_8:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_8:PWMUDB:status_0\);
\PWM_8:PWMUDB:cmp2_status_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\PWM_8:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_8:PWMUDB:status_1\);
\PWM_8:PWMUDB:final_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__Out_17_net_0,
		s=>zero,
		r=>zero,
		clk=>\PWM_8:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_8:PWMUDB:final_kill_reg\);
\PWM_8:PWMUDB:pwm_reg_i\:cy_dff
	PORT MAP(d=>\PWM_8:PWMUDB:pwm_i\,
		clk=>\PWM_8:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_1033);
\PWM_8:PWMUDB:pwm1_reg_i\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_8:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_8:PWMUDB:pwm1_reg_i\);
\PWM_8:PWMUDB:pwm2_reg_i\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_8:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_8:PWMUDB:pwm2_reg_i\);
\PWM_8:PWMUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\PWM_8:PWMUDB:tc_reg_i\\D\,
		clk=>\PWM_8:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_8:PWMUDB:tc_reg_i\);

END R_T_L;
