
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.106952                       # Number of seconds simulated
sim_ticks                                1106952377000                       # Number of ticks simulated
final_tick                               1106952377000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 512224                       # Simulator instruction rate (inst/s)
host_op_rate                                   830638                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1124816371                       # Simulator tick rate (ticks/s)
host_mem_usage                                 663400                       # Number of bytes of host memory used
host_seconds                                   984.12                       # Real time elapsed on the host
sim_insts                                   504088754                       # Number of instructions simulated
sim_ops                                     817446095                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1106952377000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           22784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data        18408512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           18431296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        22784                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         22784                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     16953728                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        16953728                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              356                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data           287633                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              287989                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        264902                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             264902                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              20583                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           16629904                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              16650487                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         20583                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            20583                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        15315680                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             15315680                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        15315680                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             20583                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          16629904                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             31966167                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED 1106952377000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1106952377000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                   238245982                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    64374651                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          5921                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           999                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 1106952377000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1106952377000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                   677335182                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            35                       # TLB misses on write requests
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    1106952377000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                       2213904754                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   504088754                       # Number of instructions committed
system.cpu.committedOps                     817446095                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             812629976                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                   1951                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                     9452832                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     46565890                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    812629976                       # number of integer instructions
system.cpu.num_fp_insts                          1951                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads          1822855559                       # number of times the integer registers were read
system.cpu.num_int_register_writes          705741298                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 3771                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                1484                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads            297557771                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           279904572                       # number of times the CC registers were written
system.cpu.num_mem_refs                     302620628                       # number of memory refs
system.cpu.num_load_insts                   238245978                       # Number of load instructions
system.cpu.num_store_insts                   64374650                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 2213904754                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          60772146                       # Number of branches fetched
system.cpu.op_class::No_OpClass               1362109      0.17%      0.17% # Class of executed instruction
system.cpu.op_class::IntAlu                 505014348     61.78%     61.95% # Class of executed instruction
system.cpu.op_class::IntMult                        4      0.00%     61.95% # Class of executed instruction
system.cpu.op_class::IntDiv                   8448046      1.03%     62.98% # Class of executed instruction
system.cpu.op_class::FloatAdd                      10      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdAdd                      374      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdAlu                       68      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdCvt                      108      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdMisc                     214      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdShift                    186      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::MemRead                238245918     29.15%     92.12% # Class of executed instruction
system.cpu.op_class::MemWrite                64374231      7.88%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                  60      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                419      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  817446095                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1106952377000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.823187                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           302620633                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            682447                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            443.434630                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            765000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   511.823187                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999655                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999655                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           20                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           54                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          420                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            8                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         605923713                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        605923713                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1106952377000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data    237630011                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       237630011                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     64096242                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       64096242                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     301726253                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        301726253                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    301726253                       # number of overall hits
system.cpu.dcache.overall_hits::total       301726253                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       615971                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        615971                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       278409                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       278409                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data       894380                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         894380                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       894380                       # number of overall misses
system.cpu.dcache.overall_misses::total        894380                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 104856238000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 104856238000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  22968262500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  22968262500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 127824500500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 127824500500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 127824500500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 127824500500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    238245982                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    238245982                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     64374651                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     64374651                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    302620633                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    302620633                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    302620633                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    302620633                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.002585                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002585                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.004325                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004325                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.002955                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002955                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.002955                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002955                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 170229.179620                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 170229.179620                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 82498.275918                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 82498.275918                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 142919.676759                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 142919.676759                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 142919.676759                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 142919.676759                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks       657324                       # number of writebacks
system.cpu.dcache.writebacks::total            657324                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       615971                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       615971                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       278409                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       278409                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       894380                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       894380                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       894380                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       894380                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 104240267000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 104240267000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  22689853500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  22689853500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 126930120500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 126930120500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 126930120500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 126930120500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.002585                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002585                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.004325                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004325                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.002955                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002955                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.002955                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002955                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 169229.179620                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 169229.179620                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 81498.275918                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 81498.275918                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 141919.676759                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 141919.676759                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 141919.676759                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 141919.676759                       # average overall mshr miss latency
system.cpu.dcache.replacements                 681935                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1106952377000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1106952377000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1106952377000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           279.475153                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           677335182                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               356                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          1902626.915730                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            445000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   279.475153                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.545850                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.545850                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          306                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          267                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.597656                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        1354670720                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       1354670720                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1106952377000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst    677334826                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       677334826                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     677334826                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        677334826                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    677334826                       # number of overall hits
system.cpu.icache.overall_hits::total       677334826                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          356                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           356                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          356                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            356                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          356                       # number of overall misses
system.cpu.icache.overall_misses::total           356                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     66802500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     66802500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     66802500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     66802500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     66802500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     66802500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    677335182                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    677335182                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    677335182                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    677335182                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    677335182                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    677335182                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 187647.471910                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 187647.471910                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 187647.471910                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 187647.471910                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 187647.471910                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 187647.471910                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          356                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          356                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          356                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          356                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          356                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          356                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     66446500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     66446500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     66446500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     66446500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     66446500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     66446500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 186647.471910                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 186647.471910                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 186647.471910                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 186647.471910                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 186647.471910                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 186647.471910                       # average overall mshr miss latency
system.cpu.icache.replacements                     50                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1106952377000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1106952377000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1106952377000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2045.603084                       # Cycle average of tags in use
system.l2.tags.total_refs                     1576708                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    518826                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.038992                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    434500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        1.007495                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          0.930119                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       2043.665469                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000492                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000454                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.997884                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998830                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           46                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          450                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1530                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  13132594                       # Number of tag accesses
system.l2.tags.data_accesses                 13132594                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 1106952377000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks       657324                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           657324                       # number of WritebackDirty hits
system.l2.UpgradeReq_hits::cpu.data            211933                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total               211933                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data               3040                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  3040                       # number of ReadExReq hits
system.l2.ReadSharedReq_hits::cpu.data         161027                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            161027                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.data                164067                       # number of demand (read+write) hits
system.l2.demand_hits::total                   164067                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.data               164067                       # number of overall hits
system.l2.overall_hits::total                  164067                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data            63436                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               63436                       # number of ReadExReq misses
system.l2.ReadSharedReq_misses::cpu.inst          356                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu.data       454944                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          455300                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 356                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data              518380                       # number of demand (read+write) misses
system.l2.demand_misses::total                 518736                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                356                       # number of overall misses
system.l2.overall_misses::cpu.data             518380                       # number of overall misses
system.l2.overall_misses::total                518736                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data  20015023500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   20015023500                       # number of ReadExReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.inst     65912500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data 101625527000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 101691439500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      65912500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  121640550500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     121706463000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     65912500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 121640550500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    121706463000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks       657324                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       657324                       # number of WritebackDirty accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data        211933                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           211933                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data          66476                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             66476                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.inst          356                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data       615971                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        616327                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               356                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data            682447                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               682803                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              356                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data           682447                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              682803                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.954269                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.954269                       # miss rate for ReadExReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.738580                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.738731                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.759590                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.759715                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.759590                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.759715                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 315515.220064                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 315515.220064                       # average ReadExReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.inst 185147.471910                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 223380.299553                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 223350.405227                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 185147.471910                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 234655.176704                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 234621.200379                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 185147.471910                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 234655.176704                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 234621.200379                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks               508222                       # number of writebacks
system.l2.writebacks::total                    508222                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks           13                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            13                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data        63436                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          63436                       # number of ReadExReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.inst          356                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data       454944                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       455300                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            356                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data         518380                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            518736                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           356                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data        518380                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           518736                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data  19380663500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  19380663500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.inst     62352500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data  97076087000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  97138439500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     62352500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 116456750500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 116519103000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     62352500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 116456750500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 116519103000                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.954269                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.954269                       # mshr miss rate for ReadExReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.738580                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.738731                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.759590                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.759715                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.759590                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.759715                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 305515.220064                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 305515.220064                       # average ReadExReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 175147.471910                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 213380.299553                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 213350.405227                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 175147.471910                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 224655.176704                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 224621.200379                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 175147.471910                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 224655.176704                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 224621.200379                       # average overall mshr miss latency
system.l2.replacements                         516778                       # number of replacements
system.l3.tags.pwrStateResidencyTicks::UNDEFINED 1106952377000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                 16154.015949                       # Cycle average of tags in use
system.l3.tags.total_refs                     1035144                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                    288003                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      3.594213                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                    418000                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::writebacks        1.235929                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.inst          9.174072                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.data      16143.605947                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::writebacks       0.000075                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.inst         0.000560                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.data         0.985328                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.985963                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1           44                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4        16318                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses               16960283907                       # Number of tag accesses
system.l3.tags.data_accesses              16960283907                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED 1106952377000                       # Cumulative time (in ticks) in various power states
system.l3.WritebackDirty_hits::writebacks       508222                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total           508222                       # number of WritebackDirty hits
system.l3.ReadExReq_hits::cpu.data                694                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                   694                       # number of ReadExReq hits
system.l3.ReadSharedReq_hits::cpu.data         230053                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total            230053                       # number of ReadSharedReq hits
system.l3.demand_hits::cpu.data                230747                       # number of demand (read+write) hits
system.l3.demand_hits::total                   230747                       # number of demand (read+write) hits
system.l3.overall_hits::cpu.data               230747                       # number of overall hits
system.l3.overall_hits::total                  230747                       # number of overall hits
system.l3.ReadExReq_misses::cpu.data            62742                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total               62742                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::cpu.inst          356                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu.data       224891                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total          225247                       # number of ReadSharedReq misses
system.l3.demand_misses::cpu.inst                 356                       # number of demand (read+write) misses
system.l3.demand_misses::cpu.data              287633                       # number of demand (read+write) misses
system.l3.demand_misses::total                 287989                       # number of demand (read+write) misses
system.l3.overall_misses::cpu.inst                356                       # number of overall misses
system.l3.overall_misses::cpu.data             287633                       # number of overall misses
system.l3.overall_misses::total                287989                       # number of overall misses
system.l3.ReadExReq_miss_latency::cpu.data  18671416500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total   18671416500                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.inst     58436500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.data  88275828500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total  88334265000                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::cpu.inst      58436500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu.data  106947245000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total     107005681500                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::cpu.inst     58436500                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu.data 106947245000                       # number of overall miss cycles
system.l3.overall_miss_latency::total    107005681500                       # number of overall miss cycles
system.l3.WritebackDirty_accesses::writebacks       508222                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total       508222                       # number of WritebackDirty accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu.data          63436                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total             63436                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.inst          356                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.data       454944                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total        455300                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::cpu.inst               356                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu.data            518380                       # number of demand (read+write) accesses
system.l3.demand_accesses::total               518736                       # number of demand (read+write) accesses
system.l3.overall_accesses::cpu.inst              356                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu.data           518380                       # number of overall (read+write) accesses
system.l3.overall_accesses::total              518736                       # number of overall (read+write) accesses
system.l3.ReadExReq_miss_rate::cpu.data      0.989060                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.989060                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.data     0.494327                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.494722                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu.data         0.554869                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.555175                       # miss rate for demand accesses
system.l3.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu.data        0.554869                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.555175                       # miss rate for overall accesses
system.l3.ReadExReq_avg_miss_latency::cpu.data 297590.393994                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 297590.393994                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.inst 164147.471910                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.data 392527.173164                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 392166.221970                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::cpu.inst 164147.471910                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu.data 371818.410961                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 371561.696801                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.inst 164147.471910                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.data 371818.410961                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 371561.696801                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::writebacks               264902                       # number of writebacks
system.l3.writebacks::total                    264902                       # number of writebacks
system.l3.CleanEvict_mshr_misses::writebacks           12                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total            12                       # number of CleanEvict MSHR misses
system.l3.ReadExReq_mshr_misses::cpu.data        62742                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total          62742                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.inst          356                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.data       224891                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total       225247                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::cpu.inst            356                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu.data         287633                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total            287989                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::cpu.inst           356                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu.data        287633                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total           287989                       # number of overall MSHR misses
system.l3.ReadExReq_mshr_miss_latency::cpu.data  17667544500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total  17667544500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.inst     52740500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.data  84677572500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total  84730313000                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.inst     52740500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.data 102345117000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total 102397857500                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.inst     52740500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.data 102345117000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total 102397857500                       # number of overall MSHR miss cycles
system.l3.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.ReadExReq_mshr_miss_rate::cpu.data     0.989060                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.989060                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.data     0.494327                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.494722                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu.data     0.554869                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.555175                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu.data     0.554869                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.555175                       # mshr miss rate for overall accesses
system.l3.ReadExReq_avg_mshr_miss_latency::cpu.data 281590.393994                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 281590.393994                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 148147.471910                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.data 376527.173164                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 376166.221970                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.inst 148147.471910                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.data 355818.410961                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 355561.696801                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.inst 148147.471910                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.data 355818.410961                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 355561.696801                       # average overall mshr miss latency
system.l3.replacements                         271619                       # number of replacements
system.membus.snoop_filter.tot_requests        559340                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       271351                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 1106952377000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             225247                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       264902                       # Transaction distribution
system.membus.trans_dist::CleanEvict             6435                       # Transaction distribution
system.membus.trans_dist::ReadExReq             62742                       # Transaction distribution
system.membus.trans_dist::ReadExResp            62742                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        225247                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port       847315                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total       847315                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 847315                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port     35385024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total     35385024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                35385024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            287989                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  287989    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              287989                       # Request fanout histogram
system.membus.reqLayer2.occupancy          1618949000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1439946000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      1576721                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests       893918                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops            664                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          664                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1106952377000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            616327                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1165546                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           33511                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          211933                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         211933                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            66476                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           66476                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       616327                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          762                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2470695                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2471457                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        22784                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     85745344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               85768128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          517072                       # Total snoops (count)
system.tol2bus.snoopTraffic                  32526208                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1411808                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000470                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.021682                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1411144     99.95%     99.95% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    664      0.05%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1411808                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1445684500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            534000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1129637000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol3bus.snoop_filter.tot_requests      1035156                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_requests       516420                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.tot_snoops            294                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_snoops          294                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.pwrStateResidencyTicks::UNDEFINED 1106952377000                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp            455300                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty       773124                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict           14915                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq            63436                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp           63436                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq       455300                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side      1553892                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side     65725312                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                          271619                       # Total snoops (count)
system.tol3bus.snoopTraffic                  16953728                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples           790355                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.000372                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.019283                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                 790061     99.96%     99.96% # Request fanout histogram
system.tol3bus.snoop_fanout::1                    294      0.04%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total             790355                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy         1025800000                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy         778104000                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
