<!DOCTYPE html>
<html>
<head>
  <meta charset="utf-8"/>
  <style>
    table.head, table.foot { width: 100%; }
    td.head-rtitle, td.foot-os { text-align: right; }
    td.head-vol { text-align: center; }
    div.Pp { margin: 1ex 0ex; }
  </style>
  <title>ICETIME(1)</title>
</head>
<body>
<table class="head">
  <tr>
    <td class="head-ltitle">ICETIME(1)</td>
    <td class="head-vol"></td>
    <td class="head-rtitle">ICETIME(1)</td>
  </tr>
</table>
<div class="manual-text">
<h1 class="Sh" title="Sh" id="NAME"><a class="selflink" href="#NAME">NAME</a></h1>
<b></b> <b></b><b>icetime </b><b>- generate timing estimates</b> <b></b><b></b>
  <b></b><b></b>
<h1 class="Sh" title="Sh" id="SYNOPSIS"><a class="selflink" href="#SYNOPSIS">SYNOPSIS</a></h1>
<pre>
<div class="Pp"></div>
   <b>icetime</b> [<i>OPTIONS</i>] FILE.asc
<div class="Pp"></div>
<div class="Pp"></div>
</pre>
<h1 class="Sh" title="Sh" id="DESCRIPTION"><a class="selflink" href="#DESCRIPTION">DESCRIPTION</a></h1>
Generate timing estimates from a textual bitstream file (such as output from
  arachne-pnr).
<h1 class="Sh" title="Sh" id="OPTIONS"><a class="selflink" href="#OPTIONS">OPTIONS</a></h1>
<dl class="Bl-tag">
  <dt class="It-tag"><b><b>-p</b> &lt;pcf_file&gt;</b></dt>
  <dd class="It-tag">Specify PCF file to use (needed for correct IO pin
    names).</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b><b>-P</b> &lt;chip_package&gt;</b></dt>
  <dd class="It-tag">Specify chip package (needed for correct IO pin
    names).</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b><b>-g</b> &lt;net_index&gt;</b></dt>
  <dd class="It-tag">Write a graphviz description of the interconnect tree that
      includes the given net to 'icetime_graph.dot'.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b><b>-o</b> &lt;output_file&gt;</b></dt>
  <dd class="It-tag">Write verilog netlist to the named file. Use '-' for
      stdout.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b><b>-r</b> &lt;output_file&gt;</b></dt>
  <dd class="It-tag">Write timing report to the named file (instead of
    stdout).</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b><b>-d</b> lp1k|hx1k|lp8k|hx8k</b></dt>
  <dd class="It-tag">Select the device type (default = lp variant).</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b><b>-m</b></b></dt>
  <dd class="It-tag">Enable max_span_hack for conservative timing
    estimates.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b><b>-i</b></b></dt>
  <dd class="It-tag">Only consider interior timing paths (not to/from IOs).</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b><b>-t</b></b></dt>
  <dd class="It-tag">Print a timing estimate (based on topological timing
      analysis).</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b><b>-T</b> &lt;net_name&gt;</b></dt>
  <dd class="It-tag">Print a timing estimate for the specified net.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b><b>-v</b></b></dt>
  <dd class="It-tag">Verbose mode (print all interconnect trees).</dd>
</dl>
<h1 class="Sh" title="Sh" id="AUTHOR"><a class="selflink" href="#AUTHOR">AUTHOR</a></h1>
This manual page was written by Sebastian Kuzminsky &lt;seb@highlab.com&gt; for
  the Debian project (and may be used by others).</div>
<table class="foot">
  <tr>
    <td class="foot-date">08 November 2016</td>
    <td class="foot-os"></td>
  </tr>
</table>
</body>
</html>
