/* SPDX-License-Identifier: BSD-3-Clause */
/*
 * Copyright 2021-2022 NXP
 */

#ifndef S32_GEN1_PINCTRL_H
#define S32_GEN1_PINCTRL_H

#define SIUL2_MSCR_S32_G1_OBE		(1 << 21) /* Output buffer enable. */
#define SIUL2_MSCR_S32_G1_ODE		(1 << 20) /* Open drain eable. */
#define SIUL2_MSCR_S32_G1_IBE		(1 << 19) /* Input buffer enable. */
#define SIUL2_MSCR_S32_G1_PUE		(1 << 13) /* Pull enable. */
#define SIUL2_MSCR_S32_G1_PUS		(1 << 12) /* Pull-up enalbe. */
#define SIUL2_MSCR_S32_G1_SMC_DIS	(1 << 5) /* Safe mode conrol disable. */
#define SIUL2_MSCR_S32_G1_SSS_MASK	(7 << 0) /* Source sig. select. */
#define SIUL2_MSCR_S32_G1_RCVR_DBL	(0 << 10)
#define SIUL2_MSCR_S32_G1_RCVR_SNGL	(1 << 10)

#define SIUL2_MSCR_S32_G1_SRC_208_1V8_166_3V3_MHZ	(0 << 14)
#define SIUL2_MSCR_S32_G1_SRC_166_1V8_150_3V3_MHZ	(4 << 14)
#define SIUL2_MSCR_S32_G1_SRC_150_1V8_133_3V3_MHZ	(5 << 14)
#define SIUL2_MSCR_S32_G1_SRC_133_1V8_100_3V3_MHZ	(6 << 14)
#define SIUL2_MSCR_S32_G1_SRC_83_1V8_63_3V3_MHZ		(7 << 14)

#define SIUL2_MSCR_S32_G1_MUX_ID_0	(0)
#define SIUL2_MSCR_S32_G1_MUX_ID_1	(1)
#define SIUL2_MSCR_S32_G1_MUX_ID_2	(2)
#define SIUL2_MSCR_S32_G1_MUX_ID_3	(3)
#define SIUL2_MSCR_S32_G1_MUX_ID_4	(4)
#define SIUL2_MSCR_S32_G1_MUX_ID_5	(5)
#define SIUL2_MSCR_S32_G1_MUX_ID_6	(6)
#define SIUL2_MSCR_S32_G1_MUX_ID_7	(7)

#define IMCR_DISABLED		SIUL2_MSCR_S32_G1_MUX_ID_0

#define DSPI_SCK_PIN_CFG	(SIUL2_MSCR_S32_G1_OBE | \
	SIUL2_MSCR_S32_G1_SRC_83_1V8_63_3V3_MHZ)

#define DSPI_CS_PIN_CFG	(SIUL2_MSCR_S32_G1_OBE | \
	SIUL2_MSCR_S32_G1_PUE | SIUL2_MSCR_S32_G1_PUS | \
	SIUL2_MSCR_S32_G1_SRC_83_1V8_63_3V3_MHZ)

#define DSPI_SIN_PIN_CFG	(SIUL2_MSCR_S32_G1_IBE | \
	SIUL2_MSCR_S32_G1_PUE | SIUL2_MSCR_S32_G1_PUS | \
	SIUL2_MSCR_S32_G1_SRC_83_1V8_63_3V3_MHZ)

#define DSPI_SOUT_PIN_CFG	(SIUL2_MSCR_S32_G1_OBE | \
	SIUL2_MSCR_S32_G1_SRC_83_1V8_63_3V3_MHZ)

#define I2C_PIN_CFG		(SIUL2_MSCR_S32_G1_OBE | \
	SIUL2_MSCR_S32_G1_ODE | SIUL2_MSCR_S32_G1_IBE | \
	SIUL2_MSCR_S32_G1_SRC_83_1V8_63_3V3_MHZ)

#define LIN_RX_CFG		(SIUL2_MSCR_S32_G1_IBE | \
	SIUL2_MSCR_S32_G1_SRC_83_1V8_63_3V3_MHZ)
#define LIN_TX_CFG		(SIUL2_MSCR_S32_G1_OBE | \
	SIUL2_MSCR_S32_G1_SRC_83_1V8_63_3V3_MHZ)

#define MDC_PIN_CFG		(SIUL2_MSCR_S32_G1_OBE)

#define MDIO_PIN_CFG		(SIUL2_MSCR_S32_G1_OBE | \
	SIUL2_MSCR_S32_G1_IBE | SIUL2_MSCR_S32_G1_ODE)

#define ENET_CLK_PIN_CFG	(SIUL2_MSCR_S32_G1_OBE | \
	SIUL2_MSCR_S32_G1_PUE | SIUL2_MSCR_S32_G1_PUS)

#define ENET_OUT_PIN_CFG	(SIUL2_MSCR_S32_G1_OBE)

#define ENET_IN_PIN_CFG		(SIUL2_MSCR_S32_G1_IBE)

#define QSPI_DATA_PIN_CFG	(SIUL2_MSCR_S32_G1_SRC_208_1V8_166_3V3_MHZ | \
	SIUL2_MSCR_S32_G1_OBE | SIUL2_MSCR_S32_G1_IBE | \
	SIUL2_MSCR_S32_G1_PUE | SIUL2_MSCR_S32_G1_SMC_DIS)

#define QSPI_DQS_PIN_CFG	QSPI_DATA_PIN_CFG

#define QSPI_CLK_PIN_CFG	(SIUL2_MSCR_S32_G1_SRC_208_1V8_166_3V3_MHZ | \
	 SIUL2_MSCR_S32_G1_OBE)

#define QSPI_CS_PIN_CFG		(SIUL2_MSCR_S32_G1_SRC_208_1V8_166_3V3_MHZ | \
	SIUL2_MSCR_S32_G1_OBE | SIUL2_MSCR_S32_G1_PUE | \
	SIUL2_MSCR_S32_G1_PUS | SIUL2_MSCR_S32_G1_SMC_DIS)

#define SD0_D_PIN_CFG		(SIUL2_MSCR_S32_G1_SRC_208_1V8_166_3V3_MHZ | \
	 SIUL2_MSCR_S32_G1_OBE | SIUL2_MSCR_S32_G1_IBE | \
	 SIUL2_MSCR_S32_G1_PUE | SIUL2_MSCR_S32_G1_PUS | \
	 SIUL2_MSCR_S32_G1_SMC_DIS)

#define SD0_CMD_PIN_CFG		SD0_D_PIN_CFG

#define USB_ULPI_IN_PIN_CFG	(SIUL2_MSCR_S32_G1_IBE)

#define USB_ULPI_OUT_PIN_CFG	(SIUL2_MSCR_S32_G1_OBE)

#define USB_ULPI_DATA_PIN_CFG	(SIUL2_MSCR_S32_G1_SRC_208_1V8_166_3V3_MHZ | \
	 SIUL2_MSCR_S32_G1_OBE | SIUL2_MSCR_S32_G1_IBE)

#define	SIUL2_MSCR_GPIO		(SIUL2_MSCR_S32_G1_MUX_ID_0 | \
	SIUL2_MSCR_S32_G1_ODE | SIUL2_MSCR_S32_G1_OBE)

#define LIN0_RX_IMCR		(512)

#define SD0_CMD_IMCR		(515)
#define SD0_D0_IMCR		(516)
#define SD0_D1_IMCR		(517)
#define SD0_D7_IMCR		(518)
#define SD0_D6_IMCR		(519)
#define SD0_D2_IMCR		(520)
#define SD0_D3_IMCR		(521)
#define SD0_D4_IMCR		(522)
#define SD0_D5_IMCR		(523)
#define SD0_DQS_IMCR		(524)

#define GMAC0_MDIO_IMCR		(527)
#define GMAC0_RX_CLK_IMCR	(529)
#define GMAC0_RX_DV_IMCR	(530)
#define GMAC0_RX_D0_IMCR	(531)
#define GMAC0_RX_D1_IMCR	(532)
#define GMAC0_RX_D2_IMCR	(533)
#define GMAC0_RX_D3_IMCR	(534)
#define GMAC0_TX_CLK_IMCR	(538)

#define GMAC1_MDIO_IMCR		(659)
#define GMAC1_TS_CLK_IMCR	(539)

#define QSPI_DATA0_A_IMCR	(540)
#define QSPI_DATA1_A_IMCR	(541)
#define QSPI_DATA2_A_IMCR	(542)
#define QSPI_DATA3_A_IMCR	(543)
#define QSPI_DATA4_A_IMCR	(544)
#define QSPI_DATA5_A_IMCR	(545)
#define QSPI_DATA6_A_IMCR	(546)
#define QSPI_DATA7_A_IMCR	(547)
#define QSPI_DQS_A_IMCR		(548)

#define I2C0_SDA_IMCR		(565)
#define I2C0_SCL_IMCR		(566)

#endif
