{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 1, "design__inferred_latch__count": 0, "design__instance__count": 1950, "design__instance__area": 19740.2, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 25, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0, "power__internal__total": 0.0033939105924218893, "power__switching__total": 0.002026161178946495, "power__leakage__total": 2.155839773365642e-08, "power__total": 0.005420093424618244, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.1193968707697032, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.11617711288492683, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.46846383653786267, "timing__setup__ws__corner:nom_tt_025C_1v80": 4.626688496612543, "timing__hold__tns__corner:nom_tt_025C_1v80": 0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.468464, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 8.710139, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 0, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 25, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.1251412203727263, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.12133160097828415, "timing__hold__ws__corner:nom_ss_100C_1v60": 0.734836878812159, "timing__setup__ws__corner:nom_ss_100C_1v60": 1.4831665204687938, "timing__hold__tns__corner:nom_ss_100C_1v60": 0, "timing__setup__tns__corner:nom_ss_100C_1v60": 0, "timing__hold__wns__corner:nom_ss_100C_1v60": 0, "timing__setup__wns__corner:nom_ss_100C_1v60": 0, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 1.025278, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 6.141881, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 25, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.11534530601577693, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.11236779880182507, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.2678599085020771, "timing__setup__ws__corner:nom_ff_n40C_1v95": 5.298812205659051, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.26786, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 9.12556, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count": 0, "design__max_fanout_violation__count": 25, "design__max_cap_violation__count": 0, "clock__skew__worst_hold": -0.11362065776497222, "clock__skew__worst_setup": 0.11088096032962079, "timing__hold__ws": 0.2654361805484702, "timing__setup__ws": 1.344776772446129, "timing__hold__tns": 0, "timing__setup__tns": 0, "timing__hold__wns": 0, "timing__setup__wns": 0, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.265436, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 0, "timing__setup_r2r__ws": 5.776648, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 161.225 171.945", "design__core__bbox": "5.52 10.88 155.48 160.48", "design__io": 65, "design__die__area": 27721.8, "design__core__area": 22434, "design__instance__count__stdcell": 1950, "design__instance__area__stdcell": 19740.2, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.879922, "design__instance__utilization__stdcell": 0.879922, "design__instance__count__class:inverter": 36, "design__instance__count__class:sequential_cell": 335, "design__instance__count__class:multi_input_combinational_cell": 774, "flow__warnings__count": 1, "flow__errors__count": 0, "design__instance__count__class:fill_cell": 808, "design__instance__count__class:tap_cell": 313, "design__power_grid_violation__count__net:VPWR": 0, "design__power_grid_violation__count__net:VGND": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 63, "design__io__hpwl": 3380183, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 48018.1, "design__violations": 0, "design__instance__count__class:timing_repair_buffer": 420, "design__instance__count__class:clock_buffer": 33, "design__instance__count__class:clock_inverter": 23, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 281, "antenna__violating__nets": 4, "antenna__violating__pins": 4, "route__antenna_violation__count": 4, "antenna_diodes_count": 16, "design__instance__count__class:antenna_cell": 16, "route__net": 1635, "route__net__special": 2, "route__drc_errors__iter:1": 1218, "route__wirelength__iter:1": 56287, "route__drc_errors__iter:2": 493, "route__wirelength__iter:2": 55535, "route__drc_errors__iter:3": 553, "route__wirelength__iter:3": 55484, "route__drc_errors__iter:4": 108, "route__wirelength__iter:4": 55310, "route__drc_errors__iter:5": 0, "route__wirelength__iter:5": 55299, "route__drc_errors": 0, "route__wirelength": 55299, "route__vias": 12381, "route__vias__singlecut": 12381, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 323.4, "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 26, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 26, "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 26, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 25, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:min_tt_025C_1v80": -0.11713262635809422, "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.11429495173804864, "timing__hold__ws__corner:min_tt_025C_1v80": 0.4649391558907492, "timing__setup__ws__corner:min_tt_025C_1v80": 4.742452786931875, "timing__hold__tns__corner:min_tt_025C_1v80": 0, "timing__setup__tns__corner:min_tt_025C_1v80": 0, "timing__hold__wns__corner:min_tt_025C_1v80": 0, "timing__setup__wns__corner:min_tt_025C_1v80": 0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.464939, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:min_tt_025C_1v80": 8.714734, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:min_tt_025C_1v80": 26, "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 0, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 25, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:min_ss_100C_1v60": -0.12229127778791164, "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.11864186358045381, "timing__hold__ws__corner:min_ss_100C_1v60": 0.7478446962257634, "timing__setup__ws__corner:min_ss_100C_1v60": 1.622607871770125, "timing__hold__tns__corner:min_ss_100C_1v60": 0, "timing__setup__tns__corner:min_ss_100C_1v60": 0, "timing__hold__wns__corner:min_ss_100C_1v60": 0, "timing__setup__wns__corner:min_ss_100C_1v60": 0, "timing__hold_vio__count__corner:min_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 1.019722, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:min_ss_100C_1v60": 6.184542, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:min_ss_100C_1v60": 26, "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 25, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.11362065776497222, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.11088096032962079, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.2654361805484702, "timing__setup__ws__corner:min_ff_n40C_1v95": 5.303154510075774, "timing__hold__tns__corner:min_ff_n40C_1v95": 0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.265436, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": 9.129116, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 26, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 25, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:max_tt_025C_1v80": -0.12251282279874132, "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.11911731660419626, "timing__hold__ws__corner:max_tt_025C_1v80": 0.47232619152746597, "timing__setup__ws__corner:max_tt_025C_1v80": 4.527392811017054, "timing__hold__tns__corner:max_tt_025C_1v80": 0, "timing__setup__tns__corner:max_tt_025C_1v80": 0, "timing__hold__wns__corner:max_tt_025C_1v80": 0, "timing__setup__wns__corner:max_tt_025C_1v80": 0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.472326, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:max_tt_025C_1v80": 8.705029, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:max_tt_025C_1v80": 26, "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 0, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 25, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:max_ss_100C_1v60": -0.12909661205442446, "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.12520772273378217, "timing__hold__ws__corner:max_ss_100C_1v60": 0.7194740562521157, "timing__setup__ws__corner:max_ss_100C_1v60": 1.344776772446129, "timing__hold__tns__corner:max_ss_100C_1v60": 0, "timing__setup__tns__corner:max_ss_100C_1v60": 0, "timing__hold__wns__corner:max_ss_100C_1v60": 0, "timing__setup__wns__corner:max_ss_100C_1v60": 0, "timing__hold_vio__count__corner:max_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 1.03193, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:max_ss_100C_1v60": 5.776648, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:max_ss_100C_1v60": 26, "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 25, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.11796051969097163, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.11482841391646838, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.2706043243854166, "timing__setup__ws__corner:max_ff_n40C_1v95": 5.2945431759640265, "timing__hold__tns__corner:max_ff_n40C_1v95": 0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.270604, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": 9.121461, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 26, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count": 26, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.79717, "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 1.79911, "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.00282998, "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 0.00266943, "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 0.000845953, "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 0.00266943, "design_powergrid__voltage__worst": 0.00266943, "design_powergrid__voltage__worst__net:VPWR": 1.79717, "design_powergrid__drop__worst": 0.00282998, "design_powergrid__drop__worst__net:VPWR": 0.00282998, "design_powergrid__voltage__worst__net:VGND": 0.00266943, "design_powergrid__drop__worst__net:VGND": 0.00266943, "ir__voltage__worst": 1.8, "ir__drop__avg": 0.000889, "ir__drop__worst": 0.00283, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "klayout__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}