Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Mar 27 15:48:49 2024
| Host         : DESKTOP-BT3RTOA running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    10 |
| Unused register locations in slices containing registers |    14 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      6 |            3 |
|     10 |            1 |
|     14 |            1 |
|    16+ |            5 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              58 |           13 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             256 |           32 |
| Yes          | No                    | No                     |              24 |            4 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------------------+---------------------------------------------------+------------------------------------------------------------------+------------------+----------------+
|                         Clock Signal                         |                   Enable Signal                   |                         Set/Reset Signal                         | Slice Load Count | Bel Load Count |
+--------------------------------------------------------------+---------------------------------------------------+------------------------------------------------------------------+------------------+----------------+
|  nolabel_line44/nolabel_line30/nolabel_line30/clock          |                                                   |                                                                  |                1 |              6 |
|  nolabel_line44/nolabel_line31/nolabel_line30/count_reg[2]_0 |                                                   |                                                                  |                1 |              6 |
|  nolabel_line47/nolabel_line37/nolabel_line39/count_reg[2]_0 |                                                   |                                                                  |                1 |              6 |
|  CLOCK_IBUF_BUFG                                             | nolabel_line44/nolabel_line30/nolabel_line31/E[0] |                                                                  |                2 |             10 |
|  CLOCK_IBUF_BUFG                                             | nolabel_line44/nolabel_line31/nolabel_line31/E[0] |                                                                  |                2 |             14 |
|  CLOCK_IBUF_BUFG                                             |                                                   |                                                                  |               10 |             40 |
|  CLOCK_IBUF_BUFG                                             |                                                   | nolabel_line44/nolabel_line30/nolabel_line30/clear               |                8 |             64 |
|  CLOCK_IBUF_BUFG                                             |                                                   | nolabel_line44/nolabel_line31/nolabel_line30/count[0]_i_1__0_n_0 |                8 |             64 |
|  CLOCK_IBUF_BUFG                                             |                                                   | nolabel_line47/nolabel_line36/count[0]_i_1__2_n_0                |                8 |             64 |
|  CLOCK_IBUF_BUFG                                             |                                                   | nolabel_line47/nolabel_line37/nolabel_line39/count[0]_i_1__1_n_0 |                8 |             64 |
+--------------------------------------------------------------+---------------------------------------------------+------------------------------------------------------------------+------------------+----------------+


