{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1616266651021 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1616266651021 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 20 15:57:30 2021 " "Processing started: Sat Mar 20 15:57:30 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1616266651021 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616266651021 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Projeto1 -c Projeto1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Projeto1 -c Projeto1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616266651021 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1616266651401 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1616266651402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "intermed.tdf 1 1 " "Found 1 design units, including 1 entities, in source file intermed.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 intermed " "Found entity 1: intermed" {  } { { "intermed.tdf" "" { Text "D:/Estudo/Eletrônica Digital/P1/intermed.tdf" 2 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616266659738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616266659738 ""}
{ "Warning" "WTDFX_BIT0_FOUND_AS_MSB" "out 7 " "Group MSB out7 overrides BIT0 = LSB in actual or default Options Statement" {  } { { "display.tdf" "" { Text "D:/Estudo/Eletrônica Digital/P1/display.tdf" 6 1 0 } }  } 0 287002 "Group MSB %1!s!%2!d! overrides BIT0 = LSB in actual or default Options Statement" 0 0 "Analysis & Synthesis" 0 -1 1616266659741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.tdf 1 1 " "Found 1 design units, including 1 entities, in source file display.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "display.tdf" "" { Text "D:/Estudo/Eletrônica Digital/P1/display.tdf" 1 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616266659742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616266659742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor.tdf 1 1 " "Found 1 design units, including 1 entities, in source file divisor.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 divisor " "Found entity 1: divisor" {  } { { "divisor.tdf" "" { Text "D:/Estudo/Eletrônica Digital/P1/divisor.tdf" 1 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616266659745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616266659745 ""}
{ "Warning" "WTDFX_BIT0_FOUND_AS_MSB" "sel 1 " "Group MSB sel1 overrides BIT0 = LSB in actual or default Options Statement" {  } { { "seletor.tdf" "" { Text "D:/Estudo/Eletrônica Digital/P1/seletor.tdf" 6 5 0 } }  } 0 287002 "Group MSB %1!s!%2!d! overrides BIT0 = LSB in actual or default Options Statement" 0 0 "Analysis & Synthesis" 0 -1 1616266659748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seletor.tdf 1 1 " "Found 1 design units, including 1 entities, in source file seletor.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 seletor " "Found entity 1: seletor" {  } { { "seletor.tdf" "" { Text "D:/Estudo/Eletrônica Digital/P1/seletor.tdf" 1 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616266659748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616266659748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxamfm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file muxamfm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 MUXamfm " "Found entity 1: MUXamfm" {  } { { "MUXamfm.tdf" "" { Text "D:/Estudo/Eletrônica Digital/P1/MUXamfm.tdf" 1 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616266659751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616266659751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blocoproj.bdf 1 1 " "Found 1 design units, including 1 entities, in source file blocoproj.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 blocoproj " "Found entity 1: blocoproj" {  } { { "blocoproj.bdf" "" { Schematic "D:/Estudo/Eletrônica Digital/P1/blocoproj.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616266659753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616266659753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisormeio.tdf 1 1 " "Found 1 design units, including 1 entities, in source file divisormeio.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 divisormeio " "Found entity 1: divisormeio" {  } { { "divisormeio.tdf" "" { Text "D:/Estudo/Eletrônica Digital/P1/divisormeio.tdf" 1 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616266659757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616266659757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cont.tdf 1 1 " "Found 1 design units, including 1 entities, in source file cont.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cont " "Found entity 1: cont" {  } { { "cont.tdf" "" { Text "D:/Estudo/Eletrônica Digital/P1/cont.tdf" 1 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616266659760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616266659760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testecont.bdf 1 1 " "Found 1 design units, including 1 entities, in source file testecont.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 testecont " "Found entity 1: testecont" {  } { { "testecont.bdf" "" { Schematic "D:/Estudo/Eletrônica Digital/P1/testecont.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616266659762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616266659762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parametrosfm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file parametrosfm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 parametrosfm " "Found entity 1: parametrosfm" {  } { { "parametrosfm.tdf" "" { Text "D:/Estudo/Eletrônica Digital/P1/parametrosfm.tdf" 1 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616266659765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616266659765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contfm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file contfm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 contfm " "Found entity 1: contfm" {  } { { "contfm.tdf" "" { Text "D:/Estudo/Eletrônica Digital/P1/contfm.tdf" 1 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616266659768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616266659768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncers/debouncer_monitor.tdf 1 1 " "Found 1 design units, including 1 entities, in source file debouncers/debouncer_monitor.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 debouncer_monitor " "Found entity 1: debouncer_monitor" {  } { { "debouncers/debouncer_monitor.tdf" "" { Text "D:/Estudo/Eletrônica Digital/P1/debouncers/debouncer_monitor.tdf" 1 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616266659772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616266659772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testeparams.bdf 1 1 " "Found 1 design units, including 1 entities, in source file testeparams.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 testeparams " "Found entity 1: testeparams" {  } { { "testeparams.bdf" "" { Schematic "D:/Estudo/Eletrônica Digital/P1/testeparams.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616266659774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616266659774 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "maisum " "Variable or input pin \"maisum\" is defined but never used." {  } { { "contadorfm.tdf" "" { Text "D:/Estudo/Eletrônica Digital/P1/contadorfm.tdf" 17 2 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1616266659777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contadorfm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file contadorfm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 contadorfm " "Found entity 1: contadorfm" {  } { { "contadorfm.tdf" "" { Text "D:/Estudo/Eletrônica Digital/P1/contadorfm.tdf" 3 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616266659778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616266659778 ""}
{ "Warning" "WTDFX_BIT0_FOUND_AS_MSB" "sel 1 " "Group MSB sel1 overrides BIT0 = LSB in actual or default Options Statement" {  } { { "sipo.tdf" "" { Text "D:/Estudo/Eletrônica Digital/P1/sipo.tdf" 3 19 0 } }  } 0 287002 "Group MSB %1!s!%2!d! overrides BIT0 = LSB in actual or default Options Statement" 0 0 "Analysis & Synthesis" 0 -1 1616266659780 ""}
{ "Warning" "WTDFX_MISSING_1D_BRACKETS" "sel " "Group name \"sel\" is missing brackets (\[ \])" {  } { { "sipo.tdf" "" { Text "D:/Estudo/Eletrônica Digital/P1/sipo.tdf" 24 8 0 } }  } 0 287004 "Group name \"%1!s!\" is missing brackets (\[ \])" 0 0 "Analysis & Synthesis" 0 -1 1616266659781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sipo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file sipo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sipo " "Found entity 1: sipo" {  } { { "sipo.tdf" "" { Text "D:/Estudo/Eletrônica Digital/P1/sipo.tdf" 1 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616266659781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616266659781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sipo_ada.bdf 1 1 " "Found 1 design units, including 1 entities, in source file sipo_ada.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 sipo_ada " "Found entity 1: sipo_ada" {  } { { "sipo_ada.bdf" "" { Schematic "D:/Estudo/Eletrônica Digital/P1/sipo_ada.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616266659783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616266659783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contsipofm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file contsipofm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 contsipofm " "Found entity 1: contsipofm" {  } { { "contsipofm.tdf" "" { Text "D:/Estudo/Eletrônica Digital/P1/contsipofm.tdf" 2 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616266659787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616266659787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contsipoam.tdf 1 1 " "Found 1 design units, including 1 entities, in source file contsipoam.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 contsipoam " "Found entity 1: contsipoam" {  } { { "contsipoam.tdf" "" { Text "D:/Estudo/Eletrônica Digital/P1/contsipoam.tdf" 2 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616266659790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616266659790 ""}
{ "Warning" "WTDFX_BIT0_FOUND_AS_MSB" "teste 2 " "Group MSB teste2 overrides BIT0 = LSB in actual or default Options Statement" {  } { { "MUXamfmfav.tdf" "" { Text "D:/Estudo/Eletrônica Digital/P1/MUXamfmfav.tdf" 7 2 0 } }  } 0 287002 "Group MSB %1!s!%2!d! overrides BIT0 = LSB in actual or default Options Statement" 0 0 "Analysis & Synthesis" 0 -1 1616266659793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxamfmfav.tdf 1 1 " "Found 1 design units, including 1 entities, in source file muxamfmfav.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 MUXamfmfav " "Found entity 1: MUXamfmfav" {  } { { "MUXamfmfav.tdf" "" { Text "D:/Estudo/Eletrônica Digital/P1/MUXamfmfav.tdf" 1 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616266659794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616266659794 ""}
{ "Warning" "WTDFX_BIT0_FOUND_AS_MSB" "teste 2 " "Group MSB teste2 overrides BIT0 = LSB in actual or default Options Statement" {  } { { "testmux.tdf" "" { Text "D:/Estudo/Eletrônica Digital/P1/testmux.tdf" 6 2 0 } }  } 0 287002 "Group MSB %1!s!%2!d! overrides BIT0 = LSB in actual or default Options Statement" 0 0 "Analysis & Synthesis" 0 -1 1616266659797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testmux.tdf 1 1 " "Found 1 design units, including 1 entities, in source file testmux.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 testmux " "Found entity 1: testmux" {  } { { "testmux.tdf" "" { Text "D:/Estudo/Eletrônica Digital/P1/testmux.tdf" 1 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616266659797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616266659797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testemux.bdf 1 1 " "Found 1 design units, including 1 entities, in source file testemux.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 testemux " "Found entity 1: testemux" {  } { { "testemux.bdf" "" { Schematic "D:/Estudo/Eletrônica Digital/P1/testemux.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616266659800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616266659800 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "testemux " "Elaborating entity \"testemux\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1616266659843 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst11 " "Block or symbol \"NOT\" of instance \"inst11\" overlaps another block or symbol" {  } { { "testemux.bdf" "" { Schematic "D:/Estudo/Eletrônica Digital/P1/testemux.bdf" { { 376 392 440 408 "inst11" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1616266659844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display display:inst2 " "Elaborating entity \"display\" for hierarchy \"display:inst2\"" {  } { { "testemux.bdf" "inst2" { Schematic "D:/Estudo/Eletrônica Digital/P1/testemux.bdf" { { 264 1288 1448 408 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616266659845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "testmux testmux:inst " "Elaborating entity \"testmux\" for hierarchy \"testmux:inst\"" {  } { { "testemux.bdf" "inst" { Schematic "D:/Estudo/Eletrônica Digital/P1/testemux.bdf" { { 264 952 1136 504 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616266659847 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "clockplaca " "Variable or input pin \"clockplaca\" is defined but never used." {  } { { "testmux.tdf" "" { Text "D:/Estudo/Eletrônica Digital/P1/testmux.tdf" 3 38 0 } } { "testemux.bdf" "" { Schematic "D:/Estudo/Eletrônica Digital/P1/testemux.bdf" { { 264 952 1136 504 "inst" "" } } } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1616266659847 "|testemux|testmux:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debouncer_monitor debouncer_monitor:inst12 " "Elaborating entity \"debouncer_monitor\" for hierarchy \"debouncer_monitor:inst12\"" {  } { { "testemux.bdf" "inst12" { Schematic "D:/Estudo/Eletrônica Digital/P1/testemux.bdf" { { 256 208 352 336 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616266659868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seletor seletor:inst1 " "Elaborating entity \"seletor\" for hierarchy \"seletor:inst1\"" {  } { { "testemux.bdf" "inst1" { Schematic "D:/Estudo/Eletrônica Digital/P1/testemux.bdf" { { 488 208 376 600 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616266659869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor divisor:inst4 " "Elaborating entity \"divisor\" for hierarchy \"divisor:inst4\"" {  } { { "testemux.bdf" "inst4" { Schematic "D:/Estudo/Eletrônica Digital/P1/testemux.bdf" { { 576 504 672 656 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616266659870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contsipofm contsipofm:inst3 " "Elaborating entity \"contsipofm\" for hierarchy \"contsipofm:inst3\"" {  } { { "testemux.bdf" "inst3" { Schematic "D:/Estudo/Eletrônica Digital/P1/testemux.bdf" { { 376 656 808 488 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616266659872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sipo contsipofm:inst3\|sipo:uni " "Elaborating entity \"sipo\" for hierarchy \"contsipofm:inst3\|sipo:uni\"" {  } { { "contsipofm.tdf" "uni" { Text "D:/Estudo/Eletrônica Digital/P1/contsipofm.tdf" 8 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616266659873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sipo contsipofm:inst3\|sipo:mil " "Elaborating entity \"sipo\" for hierarchy \"contsipofm:inst3\|sipo:mil\"" {  } { { "contsipofm.tdf" "mil" { Text "D:/Estudo/Eletrônica Digital/P1/contsipofm.tdf" 8 17 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616266659874 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1616266660690 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1616266661437 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616266661437 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "349 " "Implemented 349 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1616266661539 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1616266661539 ""} { "Info" "ICUT_CUT_TM_LCELLS" "329 " "Implemented 329 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1616266661539 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1616266661539 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4768 " "Peak virtual memory: 4768 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1616266661584 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 20 15:57:41 2021 " "Processing ended: Sat Mar 20 15:57:41 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1616266661584 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1616266661584 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1616266661584 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1616266661584 ""}
