$date
	Tue Nov  8 19:28:37 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Shift_Tb $end
$var wire 4 ! out [3:0] $end
$var reg 1 " clk $end
$var reg 1 # din $end
$var reg 1 $ reset $end
$scope module sr $end
$var wire 1 " clk $end
$var wire 1 # din $end
$var wire 4 % out [3:0] $end
$var wire 1 $ reset $end
$var wire 4 & next [3:0] $end
$var reg 4 ' present [3:0] $end
$upscope $end
$scope begin $ivl_for_loop0 $end
$var integer 32 ( i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 (
b0 '
b0 &
b0 %
1$
0#
1"
b0 !
$end
#5
0"
#10
0$
1"
#15
0"
#20
1"
#25
0"
#30
b1 &
1#
b10 (
1"
#35
0"
#40
b11 &
b1 !
b1 %
b1 '
1"
#45
0"
#50
b111 &
b11 !
b11 %
b11 '
1"
#55
0"
#60
b1111 &
b111 !
b111 %
b111 '
1"
#65
0"
#70
b1111 !
b1111 %
b1111 '
1"
#75
0"
#80
1"
#85
0"
#90
b1110 &
0#
1"
#95
0"
#100
b1101 &
1#
b1110 !
b1110 %
b1110 '
1"
#105
0"
#110
b1011 &
b1101 !
b1101 %
b1101 '
1"
#115
0"
#120
b110 &
0#
b1011 !
b1011 %
b1011 '
1"
#125
0"
#130
b110 !
b110 %
b110 '
b1101 &
1#
1"
#135
0"
#140
b1011 &
b1101 !
b1101 %
b1101 '
1"
#145
0"
#150
b1011 !
b1011 %
b1011 '
b110 &
0#
1"
#155
0"
#160
b1101 &
1#
b110 !
b110 %
b110 '
1"
#165
0"
#170
b1101 !
b1101 %
b1101 '
b1010 &
0#
1"
#175
0"
#180
b101 &
1#
b1010 !
b1010 %
b1010 '
1"
#185
0"
#190
b101 !
b101 %
b101 '
b1010 &
0#
1"
#195
0"
#200
b101 &
1#
b1010 !
b1010 %
b1010 '
1"
#205
0"
#210
b1011 &
b101 !
b101 %
b101 '
1"
#215
0"
#220
b110 &
0#
b1011 !
b1011 %
b1011 '
1"
#225
0"
#230
b110 !
b110 %
b110 '
b1101 &
1#
1"
#235
0"
#240
b1010 &
0#
b1101 !
b1101 %
b1101 '
1"
#245
0"
#250
b100 &
b1010 !
b1010 %
b1010 '
1"
#255
0"
#260
b1000 &
b100 !
b100 %
b100 '
1"
#265
0"
#270
b1000 !
b1000 %
b1000 '
b1 &
1#
1"
#275
0"
#280
b10 &
0#
b1 !
b1 %
b1 '
1"
#285
0"
#290
b10 !
b10 %
b10 '
b101 &
1#
1"
#295
0"
#300
b1011 &
b101 !
b101 %
b101 '
1"
