#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
# Start of session at: Fri Aug 07 20:57:50 2020
# Process ID: 13972
# Log file: F:/a_Max/max_xilinx/max/flash_ID_read/par/planAhead_run_1/planAhead.log
# Journal file: F:/a_Max/max_xilinx/max/flash_ID_read/par/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Common 17-86] Your PlanAhead license expires in -1315 day(s)
INFO: [Device 21-36] Loading parts and site information from F:/ISE14.7/14.7/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [F:/ISE14.7/14.7/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [F:/ISE14.7/14.7/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source F:/a_Max/max_xilinx/max/flash_ID_read/par/pa.fromHdl.tcl
# create_project -name flash_ID_read -dir "F:/a_Max/max_xilinx/max/flash_ID_read/par/planAhead_run_1" -part xc6slx16csg324-2
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "spi_top.ucf" [current_fileset -constrset]
Adding file 'F:/a_Max/max_xilinx/max/flash_ID_read/par/spi_top.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {../rtl/spi_master.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {../rtl/spi_config.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {../rtl/spi_top.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set_property top spi_top $srcset
# add_files [list {spi_top.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc6slx16csg324-2
Using Verific elaboration
Parsing VHDL file "F:/ISE14.7/14.7/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Analyzing Verilog file "F:/a_Max/max_xilinx/max/flash_ID_read/rtl/spi_master.v" into library work
Analyzing Verilog file "F:/a_Max/max_xilinx/max/flash_ID_read/rtl/spi_config.v" into library work
Analyzing Verilog file "F:/a_Max/max_xilinx/max/flash_ID_read/rtl/spi_top.v" into library work
Loading clock regions from F:/ISE14.7/14.7/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/ClockRegion.xml
Loading clock buffers from F:/ISE14.7/14.7/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/ClockBuffers.xml
Loading package pin functions from F:/ISE14.7/14.7/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/PinFunctions.xml...
Loading package from F:/ISE14.7/14.7/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/csg324/Package.xml
Loading io standards from F:/ISE14.7/14.7/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from F:/ISE14.7/14.7/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : F:/ISE14.7/14.7/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/drc.xml
Parsing UCF File [F:/a_Max/max_xilinx/max/flash_ID_read/par/spi_top.ucf]
Finished Parsing UCF File [F:/a_Max/max_xilinx/max/flash_ID_read/par/spi_top.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: dd3084ed
open_rtl_design: Time (s): elapsed = 00:00:10 . Memory (MB): peak = 633.090 ; gain = 191.383
update_compile_order -fileset sim_1
startgroup
set_property package_pin V14 [get_ports spi_csn]
endgroup
startgroup
set_property package_pin P12 [get_ports spi_miso]
endgroup
startgroup
set_property package_pin U13 [get_ports sys_clk]
endgroup
startgroup
set_property package_pin V13 [get_ports spi_mosi]
endgroup
startgroup
set_property package_pin U10 [get_ports sys_clk]
endgroup
startgroup
set_property package_pin U13 [get_ports spi_clk]
endgroup
startgroup
set_property package_pin N5 [get_ports sys_rst_n]
endgroup
save_constraints
exit
ERROR: [PlanAhead 12-106] *** Exception: ui.h.b: Found deleted key in HTclEventBroker. Verify if the classes listed here call cleanup()
HTclEvent: DEBUG_PORT_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: DEBUG_CORE_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: SIGNAL_MODIFY   Classes: ui.views.aR 
HTclEvent: SIGNAL_BUS_MODIFY   Classes: ui.views.aR 
 (See F:/a_Max/max_xilinx/max/flash_ID_read/par\planAhead_pid13972.debug)
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Fri Aug 07 21:06:18 2020...
INFO: [Common 17-83] Releasing license: PlanAhead
