if {![file exists "C:/Users/Duncan/git/ForthCPU/processorCore/test/processorCoreInstructionTestbench/processorCoreInstructionTestbench.mpf"]} { 
	project new "C:/Users/Duncan/git/ForthCPU/processorCore/test/processorCoreInstructionTestbench" processorCoreInstructionTestbench
	project addfile "C:/Users/Duncan/git/ForthCPU/registerSequencer/source/registerSequencer.v"
	project addfile "C:/Users/Duncan/git/ForthCPU/opxMultiplexer/source/opxMultiplexer.v"
	project addfile "C:/Users/Duncan/git/ForthCPU/generalGroupDecoder/source/generalGroupDecoder.v"
	project addfile "C:/Users/Duncan/git/ForthCPU/jumpGroupDecoder/source/jumpGroupDecoder.v"
	project addfile "C:/Users/Duncan/git/ForthCPU/loadStoreGroupDecoder/source/loadStoreGroupDecoder.v"
	project addfile "C:/Users/Duncan/git/ForthCPU/aluGroupDecoder/source/aluGroupDecoder.v"
	project addfile "C:/Users/Duncan/git/ForthCPU/interruptLogic/source/interruptStateMachine.v"
	project addfile "C:/Users/Duncan/git/ForthCPU/programCounter/source/programCounter.v"
	project addfile "C:/Users/Duncan/git/ForthCPU/busController/source/busController.v"
	project addfile "C:/Users/Duncan/git/ForthCPU/registerFileB/source/registers.v"
	project addfile "C:/Users/Duncan/git/ForthCPU/registerFileB/source/registerFile.v"
	project addfile "C:/Users/Duncan/git/ForthCPU/aluB/source/ccRegisters.v"
	project addfile "C:/Users/Duncan/git/ForthCPU/aluB/source/aluBMux.v"
	project addfile "C:/Users/Duncan/git/ForthCPU/aluB/source/aluAMux.v"
	project addfile "C:/Users/Duncan/git/ForthCPU/aluB/source/alu.v"
	project addfile "C:/Users/Duncan/git/ForthCPU/aluB/source/fullALU.v"
	project addfile "C:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/source/instructionPhaseDecoder.v"
	project addfile "C:/Users/Duncan/git/ForthCPU/processorCore/source/core.v"
	project addfile "C:/Users/Duncan/git/ForthCPU/processorCoreInstructionTests.sv"
	project addfile "C:/Users/Duncan/git/ForthCPU/debugPort/source/register.v"
	project addfile "C:/Users/Duncan/git/ForthCPU/debugPort/source/upCounter.v"
	project addfile "C:/Users/Duncan/git/ForthCPU/debugPort/source/stopSynchroniser.v"
	project addfile "C:/Users/Duncan/git/ForthCPU/debugPort/source/requestGenerator.v"
	project addfile "C:/Users/Duncan/git/ForthCPU/debugPort/source/oneOfEightDecoder.v"
	project addfile "C:/Users/Duncan/git/ForthCPU/debugPort/source/debugPort.v"
	project addfile "C:/Users/Duncan/git/ForthCPU/constants.v"
	project addfile "C:/Users/Duncan/git/ForthCPU/instructionTestSetup.sv"
	project addfile "C:/Users/Duncan/git/ForthCPU/registerFileB/source/registers.v"
	project addfile "C:/Users/Duncan/git/ForthCPU/registerFileB/source/registers.v"
	vlib  work
	vdel -lib work -all 
	vlib work
	vlog  +incdir+C:/Users/Duncan/git/ForthCPU/registerSequencer/source  -work work  "C:/Users/Duncan/git/ForthCPU/registerSequencer/source/registerSequencer.v"
	vlog  +incdir+C:/Users/Duncan/git/ForthCPU/opxMultiplexer/source  -work work  "C:/Users/Duncan/git/ForthCPU/opxMultiplexer/source/opxMultiplexer.v"
	vlog  +incdir+C:/Users/Duncan/git/ForthCPU/generalGroupDecoder/source  -work work  "C:/Users/Duncan/git/ForthCPU/generalGroupDecoder/source/generalGroupDecoder.v"
	vlog  +incdir+C:/Users/Duncan/git/ForthCPU/jumpGroupDecoder/source  -work work  "C:/Users/Duncan/git/ForthCPU/jumpGroupDecoder/source/jumpGroupDecoder.v"
	vlog  +incdir+C:/Users/Duncan/git/ForthCPU/loadStoreGroupDecoder/source  -work work  "C:/Users/Duncan/git/ForthCPU/loadStoreGroupDecoder/source/loadStoreGroupDecoder.v"
	vlog  +incdir+C:/Users/Duncan/git/ForthCPU/aluGroupDecoder/source  -work work  "C:/Users/Duncan/git/ForthCPU/aluGroupDecoder/source/aluGroupDecoder.v"
	vlog  +incdir+C:/Users/Duncan/git/ForthCPU/interruptLogic/source  -work work  "C:/Users/Duncan/git/ForthCPU/interruptLogic/source/interruptStateMachine.v"
	vlog  +incdir+C:/Users/Duncan/git/ForthCPU/programCounter/source  -work work  "C:/Users/Duncan/git/ForthCPU/programCounter/source/programCounter.v"
	vlog  +incdir+C:/Users/Duncan/git/ForthCPU/busController/source  -work work  "C:/Users/Duncan/git/ForthCPU/busController/source/busController.v"
	vlog  +incdir+C:/Users/Duncan/git/ForthCPU/registerFileB/source  -work work  "C:/Users/Duncan/git/ForthCPU/registerFileB/source/registers.v"
	vlog  +incdir+C:/Users/Duncan/git/ForthCPU/registerFileB/source  -work work  "C:/Users/Duncan/git/ForthCPU/registerFileB/source/registerFile.v"
	vlog  +incdir+C:/Users/Duncan/git/ForthCPU/aluB/source  -work work  "C:/Users/Duncan/git/ForthCPU/aluB/source/ccRegisters.v"
	vlog  +incdir+C:/Users/Duncan/git/ForthCPU/aluB/source  -work work  "C:/Users/Duncan/git/ForthCPU/aluB/source/aluBMux.v"
	vlog  +incdir+C:/Users/Duncan/git/ForthCPU/aluB/source  -work work  "C:/Users/Duncan/git/ForthCPU/aluB/source/aluAMux.v"
	vlog  +incdir+C:/Users/Duncan/git/ForthCPU/aluB/source  -work work  "C:/Users/Duncan/git/ForthCPU/aluB/source/alu.v"
	vlog  +incdir+C:/Users/Duncan/git/ForthCPU/aluB/source  -work work  "C:/Users/Duncan/git/ForthCPU/aluB/source/fullALU.v"
	vlog  +incdir+C:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/source  -work work  "C:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/source/instructionPhaseDecoder.v"
	vlog  +incdir+C:/Users/Duncan/git/ForthCPU/processorCore/source  -work work  "C:/Users/Duncan/git/ForthCPU/processorCore/source/core.v"
	vlog  +incdir+C:/Users/Duncan/git/ForthCPU/debugPort/source  -work work  "C:/Users/Duncan/git/ForthCPU/debugPort/source/register.v"
	vlog  +incdir+C:/Users/Duncan/git/ForthCPU/debugPort/source  -work work  "C:/Users/Duncan/git/ForthCPU/debugPort/source/upCounter.v"
	vlog  +incdir+C:/Users/Duncan/git/ForthCPU/debugPort/source  -work work  "C:/Users/Duncan/git/ForthCPU/debugPort/source/stopSynchroniser.v"
	vlog  +incdir+C:/Users/Duncan/git/ForthCPU/debugPort/source  -work work  "C:/Users/Duncan/git/ForthCPU/debugPort/source/requestGenerator.v"
	vlog  +incdir+C:/Users/Duncan/git/ForthCPU/debugPort/source  -work work  "C:/Users/Duncan/git/ForthCPU/debugPort/source/oneOfEightDecoder.v"
	vlog  +incdir+C:/Users/Duncan/git/ForthCPU/debugPort/source  -work work  "C:/Users/Duncan/git/ForthCPU/debugPort/source/debugPort.v"
	vlog  +incdir+C:/Users/Duncan/git/ForthCPU  -work work  "C:/Users/Duncan/git/ForthCPU/constants.v"
	vlog  +incdir+C:/Users/Duncan/git/ForthCPU/registerFileB/source  -work work  "C:/Users/Duncan/git/ForthCPU/registerFileB/source/registers.v"
	vlog  +incdir+C:/Users/Duncan/git/ForthCPU/registerFileB/source  -work work  "C:/Users/Duncan/git/ForthCPU/registerFileB/source/registers.v"
	vlog -sv -mfcu \
	+incdir+C:/Users/Duncan/git/ForthCPU \
 -work work \
	"C:/Users/Duncan/git/ForthCPU/processorCoreInstructionTests.sv" \
	"C:/Users/Duncan/git/ForthCPU/instructionTestSetup.sv"
} else {
	project open "C:/Users/Duncan/git/ForthCPU/processorCore/test/processorCoreInstructionTestbench/processorCoreInstructionTestbench"
	project compileoutofdate
}
vsim -L work -L pmi_work -L ovi_machxo3l  processorCoreInstructionTests
view wave
add wave /*
run 1000ns
