ARM GAS  /var/folders/ft/ll49771d0gsfmxfzqyfq6g080000gn/T//ccjNaTjh.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"gpio.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.MX_GPIO_Init,"ax",%progbits
  20              		.align	1
  21              		.global	MX_GPIO_Init
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	MX_GPIO_Init:
  27              	.LFB130:
  28              		.file 1 "Core/Src/gpio.c"
   1:Core/Src/gpio.c **** /* USER CODE BEGIN Header */
   2:Core/Src/gpio.c **** /**
   3:Core/Src/gpio.c ****   ******************************************************************************
   4:Core/Src/gpio.c ****   * @file    gpio.c
   5:Core/Src/gpio.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/gpio.c ****   *          of all used GPIO pins.
   7:Core/Src/gpio.c ****   ******************************************************************************
   8:Core/Src/gpio.c ****   * @attention
   9:Core/Src/gpio.c ****   *
  10:Core/Src/gpio.c ****   * Copyright (c) 2024 STMicroelectronics.
  11:Core/Src/gpio.c ****   * All rights reserved.
  12:Core/Src/gpio.c ****   *
  13:Core/Src/gpio.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/gpio.c ****   * in the root directory of this software component.
  15:Core/Src/gpio.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/gpio.c ****   *
  17:Core/Src/gpio.c ****   ******************************************************************************
  18:Core/Src/gpio.c ****   */
  19:Core/Src/gpio.c **** /* USER CODE END Header */
  20:Core/Src/gpio.c **** 
  21:Core/Src/gpio.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/gpio.c **** #include "gpio.h"
  23:Core/Src/gpio.c **** 
  24:Core/Src/gpio.c **** /* USER CODE BEGIN 0 */
  25:Core/Src/gpio.c **** 
  26:Core/Src/gpio.c **** /* USER CODE END 0 */
  27:Core/Src/gpio.c **** 
  28:Core/Src/gpio.c **** /*----------------------------------------------------------------------------*/
  29:Core/Src/gpio.c **** /* Configure GPIO                                                             */
  30:Core/Src/gpio.c **** /*----------------------------------------------------------------------------*/
ARM GAS  /var/folders/ft/ll49771d0gsfmxfzqyfq6g080000gn/T//ccjNaTjh.s 			page 2


  31:Core/Src/gpio.c **** /* USER CODE BEGIN 1 */
  32:Core/Src/gpio.c **** 
  33:Core/Src/gpio.c **** /* USER CODE END 1 */
  34:Core/Src/gpio.c **** 
  35:Core/Src/gpio.c **** /** Configure pins as
  36:Core/Src/gpio.c ****         * Analog
  37:Core/Src/gpio.c ****         * Input
  38:Core/Src/gpio.c ****         * Output
  39:Core/Src/gpio.c ****         * EVENT_OUT
  40:Core/Src/gpio.c ****         * EXTI
  41:Core/Src/gpio.c **** */
  42:Core/Src/gpio.c **** void MX_GPIO_Init(void)
  43:Core/Src/gpio.c **** {
  29              		.loc 1 43 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 40
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 10B5     		push	{r4, lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 8
  36              		.cfi_offset 4, -8
  37              		.cfi_offset 14, -4
  38 0002 8AB0     		sub	sp, sp, #40
  39              	.LCFI1:
  40              		.cfi_def_cfa_offset 48
  44:Core/Src/gpio.c **** 
  45:Core/Src/gpio.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  41              		.loc 1 45 3 view .LVU1
  42              		.loc 1 45 20 is_stmt 0 view .LVU2
  43 0004 0024     		movs	r4, #0
  44 0006 0594     		str	r4, [sp, #20]
  45 0008 0694     		str	r4, [sp, #24]
  46 000a 0794     		str	r4, [sp, #28]
  47 000c 0894     		str	r4, [sp, #32]
  48 000e 0994     		str	r4, [sp, #36]
  46:Core/Src/gpio.c **** 
  47:Core/Src/gpio.c ****   /* GPIO Ports Clock Enable */
  48:Core/Src/gpio.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  49              		.loc 1 48 3 is_stmt 1 view .LVU3
  50              	.LBB2:
  51              		.loc 1 48 3 view .LVU4
  52              		.loc 1 48 3 view .LVU5
  53 0010 214B     		ldr	r3, .L3
  54 0012 5A69     		ldr	r2, [r3, #20]
  55 0014 42F40022 		orr	r2, r2, #524288
  56 0018 5A61     		str	r2, [r3, #20]
  57              		.loc 1 48 3 view .LVU6
  58 001a 5A69     		ldr	r2, [r3, #20]
  59 001c 02F40022 		and	r2, r2, #524288
  60 0020 0192     		str	r2, [sp, #4]
  61              		.loc 1 48 3 view .LVU7
  62 0022 019A     		ldr	r2, [sp, #4]
  63              	.LBE2:
  64              		.loc 1 48 3 view .LVU8
  49:Core/Src/gpio.c ****   __HAL_RCC_GPIOF_CLK_ENABLE();
  65              		.loc 1 49 3 view .LVU9
  66              	.LBB3:
ARM GAS  /var/folders/ft/ll49771d0gsfmxfzqyfq6g080000gn/T//ccjNaTjh.s 			page 3


  67              		.loc 1 49 3 view .LVU10
  68              		.loc 1 49 3 view .LVU11
  69 0024 5A69     		ldr	r2, [r3, #20]
  70 0026 42F48002 		orr	r2, r2, #4194304
  71 002a 5A61     		str	r2, [r3, #20]
  72              		.loc 1 49 3 view .LVU12
  73 002c 5A69     		ldr	r2, [r3, #20]
  74 002e 02F48002 		and	r2, r2, #4194304
  75 0032 0292     		str	r2, [sp, #8]
  76              		.loc 1 49 3 view .LVU13
  77 0034 029A     		ldr	r2, [sp, #8]
  78              	.LBE3:
  79              		.loc 1 49 3 view .LVU14
  50:Core/Src/gpio.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  80              		.loc 1 50 3 view .LVU15
  81              	.LBB4:
  82              		.loc 1 50 3 view .LVU16
  83              		.loc 1 50 3 view .LVU17
  84 0036 5A69     		ldr	r2, [r3, #20]
  85 0038 42F40032 		orr	r2, r2, #131072
  86 003c 5A61     		str	r2, [r3, #20]
  87              		.loc 1 50 3 view .LVU18
  88 003e 5A69     		ldr	r2, [r3, #20]
  89 0040 02F40032 		and	r2, r2, #131072
  90 0044 0392     		str	r2, [sp, #12]
  91              		.loc 1 50 3 view .LVU19
  92 0046 039A     		ldr	r2, [sp, #12]
  93              	.LBE4:
  94              		.loc 1 50 3 view .LVU20
  51:Core/Src/gpio.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
  95              		.loc 1 51 3 view .LVU21
  96              	.LBB5:
  97              		.loc 1 51 3 view .LVU22
  98              		.loc 1 51 3 view .LVU23
  99 0048 5A69     		ldr	r2, [r3, #20]
 100 004a 42F48022 		orr	r2, r2, #262144
 101 004e 5A61     		str	r2, [r3, #20]
 102              		.loc 1 51 3 view .LVU24
 103 0050 5B69     		ldr	r3, [r3, #20]
 104 0052 03F48023 		and	r3, r3, #262144
 105 0056 0493     		str	r3, [sp, #16]
 106              		.loc 1 51 3 view .LVU25
 107 0058 049B     		ldr	r3, [sp, #16]
 108              	.LBE5:
 109              		.loc 1 51 3 view .LVU26
  52:Core/Src/gpio.c **** 
  53:Core/Src/gpio.c ****   /*Configure GPIO pin Output Level */
  54:Core/Src/gpio.c ****   HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 110              		.loc 1 54 3 view .LVU27
 111 005a 2246     		mov	r2, r4
 112 005c 2021     		movs	r1, #32
 113 005e 4FF09040 		mov	r0, #1207959552
 114 0062 FFF7FEFF 		bl	HAL_GPIO_WritePin
 115              	.LVL0:
  55:Core/Src/gpio.c **** 
  56:Core/Src/gpio.c ****   /*Configure GPIO pin : PtPin */
  57:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = B1_Pin;
ARM GAS  /var/folders/ft/ll49771d0gsfmxfzqyfq6g080000gn/T//ccjNaTjh.s 			page 4


 116              		.loc 1 57 3 view .LVU28
 117              		.loc 1 57 23 is_stmt 0 view .LVU29
 118 0066 4FF40053 		mov	r3, #8192
 119 006a 0593     		str	r3, [sp, #20]
  58:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 120              		.loc 1 58 3 is_stmt 1 view .LVU30
 121              		.loc 1 58 24 is_stmt 0 view .LVU31
 122 006c 4FF40413 		mov	r3, #2162688
 123 0070 0693     		str	r3, [sp, #24]
  59:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 124              		.loc 1 59 3 is_stmt 1 view .LVU32
 125              		.loc 1 59 24 is_stmt 0 view .LVU33
 126 0072 0794     		str	r4, [sp, #28]
  60:Core/Src/gpio.c ****   HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 127              		.loc 1 60 3 is_stmt 1 view .LVU34
 128 0074 05A9     		add	r1, sp, #20
 129 0076 0948     		ldr	r0, .L3+4
 130 0078 FFF7FEFF 		bl	HAL_GPIO_Init
 131              	.LVL1:
  61:Core/Src/gpio.c **** 
  62:Core/Src/gpio.c ****   /*Configure GPIO pin : PtPin */
  63:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = LD2_Pin;
 132              		.loc 1 63 3 view .LVU35
 133              		.loc 1 63 23 is_stmt 0 view .LVU36
 134 007c 2023     		movs	r3, #32
 135 007e 0593     		str	r3, [sp, #20]
  64:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 136              		.loc 1 64 3 is_stmt 1 view .LVU37
 137              		.loc 1 64 24 is_stmt 0 view .LVU38
 138 0080 0123     		movs	r3, #1
 139 0082 0693     		str	r3, [sp, #24]
  65:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 140              		.loc 1 65 3 is_stmt 1 view .LVU39
 141              		.loc 1 65 24 is_stmt 0 view .LVU40
 142 0084 0794     		str	r4, [sp, #28]
  66:Core/Src/gpio.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 143              		.loc 1 66 3 is_stmt 1 view .LVU41
 144              		.loc 1 66 25 is_stmt 0 view .LVU42
 145 0086 0894     		str	r4, [sp, #32]
  67:Core/Src/gpio.c ****   HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 146              		.loc 1 67 3 is_stmt 1 view .LVU43
 147 0088 05A9     		add	r1, sp, #20
 148 008a 4FF09040 		mov	r0, #1207959552
 149 008e FFF7FEFF 		bl	HAL_GPIO_Init
 150              	.LVL2:
  68:Core/Src/gpio.c **** 
  69:Core/Src/gpio.c **** }
 151              		.loc 1 69 1 is_stmt 0 view .LVU44
 152 0092 0AB0     		add	sp, sp, #40
 153              	.LCFI2:
 154              		.cfi_def_cfa_offset 8
 155              		@ sp needed
 156 0094 10BD     		pop	{r4, pc}
 157              	.L4:
 158 0096 00BF     		.align	2
 159              	.L3:
 160 0098 00100240 		.word	1073876992
ARM GAS  /var/folders/ft/ll49771d0gsfmxfzqyfq6g080000gn/T//ccjNaTjh.s 			page 5


 161 009c 00080048 		.word	1207961600
 162              		.cfi_endproc
 163              	.LFE130:
 165              		.text
 166              	.Letext0:
 167              		.file 2 "/opt/ST/STM32CubeCLT/GNU-tools-for-STM32/arm-none-eabi/include/machine/_default_types.h"
 168              		.file 3 "/opt/ST/STM32CubeCLT/GNU-tools-for-STM32/arm-none-eabi/include/sys/_stdint.h"
 169              		.file 4 "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f303xe.h"
 170              		.file 5 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_gpio.h"
ARM GAS  /var/folders/ft/ll49771d0gsfmxfzqyfq6g080000gn/T//ccjNaTjh.s 			page 6


DEFINED SYMBOLS
                            *ABS*:0000000000000000 gpio.c
/var/folders/ft/ll49771d0gsfmxfzqyfq6g080000gn/T//ccjNaTjh.s:20     .text.MX_GPIO_Init:0000000000000000 $t
/var/folders/ft/ll49771d0gsfmxfzqyfq6g080000gn/T//ccjNaTjh.s:26     .text.MX_GPIO_Init:0000000000000000 MX_GPIO_Init
/var/folders/ft/ll49771d0gsfmxfzqyfq6g080000gn/T//ccjNaTjh.s:160    .text.MX_GPIO_Init:0000000000000098 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
