git clone --depth 1 --no-tags https://github.com/MaxwellSiyuan/FPGA-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/151255351
git clone --depth 1 --no-tags https://github.com/ssreekanth2000/ALU.git f:/verilog_sva_gh_scraper/data/full_repos/150987015
git clone --depth 1 --no-tags https://github.com/jeremyng123/fpgaMhp.git f:/verilog_sva_gh_scraper/data/full_repos/151677780
git clone --depth 1 --no-tags https://github.com/DoubleCapitals/mhp_1d.git f:/verilog_sva_gh_scraper/data/full_repos/151679491
git clone --depth 1 --no-tags https://github.com/Sancluse/counter.git f:/verilog_sva_gh_scraper/data/full_repos/146863654
git clone --depth 1 --no-tags https://github.com/briantilley/6325_VLSI_design.git f:/verilog_sva_gh_scraper/data/full_repos/146935549
git clone --depth 1 --no-tags https://github.com/CookiesChen/Vivado-Single-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/149628788
git clone --depth 1 --no-tags https://github.com/numato-jyothi/project.git f:/verilog_sva_gh_scraper/data/full_repos/144951464
git clone --depth 1 --no-tags https://github.com/joseph280996/Final-project.git f:/verilog_sva_gh_scraper/data/full_repos/144059750
git clone --depth 1 --no-tags https://github.com/ITBA-E3-2018/tp1-team-3.git f:/verilog_sva_gh_scraper/data/full_repos/145153114
git clone --depth 1 --no-tags https://github.com/absheth/digital-design.git f:/verilog_sva_gh_scraper/data/full_repos/145882312
git clone --depth 1 --no-tags https://github.com/huynhnguyenvu89/CS147-Computer-Architecture.git f:/verilog_sva_gh_scraper/data/full_repos/149053694
git clone --depth 1 --no-tags https://github.com/kaizensparc/vl6180x-ice40.git f:/verilog_sva_gh_scraper/data/full_repos/149031508
git clone --depth 1 --no-tags https://github.com/cr-jqgao/AMBA.git f:/verilog_sva_gh_scraper/data/full_repos/149066645
git clone --depth 1 --no-tags https://github.com/hossamfadeel/FFT-Design.git f:/verilog_sva_gh_scraper/data/full_repos/146835004
git clone --depth 1 --no-tags https://github.com/jvictorrr/verilog-uber-simulation.git f:/verilog_sva_gh_scraper/data/full_repos/147281001
git clone --depth 1 --no-tags https://github.com/salcanmor/MAX31855-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/146479393
git clone --depth 1 --no-tags https://github.com/yunzhil/Principles_of_Computer_Organization_Projects.git f:/verilog_sva_gh_scraper/data/full_repos/146635489
git clone --depth 1 --no-tags https://github.com/MalithaDilshan/Traffic-Light-Controller.git f:/verilog_sva_gh_scraper/data/full_repos/149799578
git clone --depth 1 --no-tags https://github.com/semioctave/AES_loop_unrolling.git f:/verilog_sva_gh_scraper/data/full_repos/148211891
git clone --depth 1 --no-tags https://github.com/birio/dlx_ga.git f:/verilog_sva_gh_scraper/data/full_repos/148201731
git clone --depth 1 --no-tags https://github.com/jessicaballard8/TrueHW4.git f:/verilog_sva_gh_scraper/data/full_repos/150032156
git clone --depth 1 --no-tags https://github.com/KhamzatNug/Fibonacci-Counter.git f:/verilog_sva_gh_scraper/data/full_repos/151920070
git clone --depth 1 --no-tags https://github.com/garyongguanjie/Full-Adder-Tester.git f:/verilog_sva_gh_scraper/data/full_repos/151719465
git clone --depth 1 --no-tags https://github.com/coelhobf/INF-251.git f:/verilog_sva_gh_scraper/data/full_repos/150527223
git clone --depth 1 --no-tags https://github.com/IS18-CPU4/MikeCPU.git f:/verilog_sva_gh_scraper/data/full_repos/150526583
git clone --depth 1 --no-tags https://github.com/shakaibsaleem/CALabs.git f:/verilog_sva_gh_scraper/data/full_repos/150397823
git clone --depth 1 --no-tags https://github.com/rudyghill/reaction-timer.git f:/verilog_sva_gh_scraper/data/full_repos/150331006
git clone --depth 1 --no-tags https://github.com/cafelattte/computer-architecture.git f:/verilog_sva_gh_scraper/data/full_repos/152065884
git clone --depth 1 --no-tags https://github.com/allen860614/DSD_RISC-V.git f:/verilog_sva_gh_scraper/data/full_repos/152087828
git clone --depth 1 --no-tags https://github.com/swallen000/Dlab_Lab7.git f:/verilog_sva_gh_scraper/data/full_repos/152093435
git clone --depth 1 --no-tags https://github.com/tux3/veri-blinky.git f:/verilog_sva_gh_scraper/data/full_repos/151947946
git clone --depth 1 --no-tags https://github.com/ozkazanc/brick-breaker.git f:/verilog_sva_gh_scraper/data/full_repos/152607786
git clone --depth 1 --no-tags https://github.com/ntwong0/sjsu-2018f-cmpe264-verif-small_calculator.git f:/verilog_sva_gh_scraper/data/full_repos/152327788
git clone --depth 1 --no-tags https://github.com/ggonzalez94/TpFinalArquitectura.git f:/verilog_sva_gh_scraper/data/full_repos/152337301
git clone --depth 1 --no-tags https://github.com/swallen000/Computer_Architecture_HW4.git f:/verilog_sva_gh_scraper/data/full_repos/152192090
git clone --depth 1 --no-tags https://github.com/kuoyaoming/Digital-Systems-Design.git f:/verilog_sva_gh_scraper/data/full_repos/149209584
git clone --depth 1 --no-tags https://github.com/CompArchFA18/HW4.git f:/verilog_sva_gh_scraper/data/full_repos/151247529
git clone --depth 1 --no-tags https://github.com/Rajath-S/alu_assignment.git f:/verilog_sva_gh_scraper/data/full_repos/150121169
git clone --depth 1 --no-tags https://github.com/porya-gohary/4BitAdder.git f:/verilog_sva_gh_scraper/data/full_repos/151312601
git clone --depth 1 --no-tags https://github.com/DuttaAbhigyan/n-bit-ALU-s-with-different-functionalities.git f:/verilog_sva_gh_scraper/data/full_repos/146073027
git clone --depth 1 --no-tags https://github.com/VitorHugoOli/Mips.git f:/verilog_sva_gh_scraper/data/full_repos/146090779
git clone --depth 1 --no-tags https://github.com/grand3110/50.002-Mini-Hardware-Project-1-bit-Full-Adder-FPGA-.git f:/verilog_sva_gh_scraper/data/full_repos/151843799
git clone --depth 1 --no-tags https://github.com/SandyHao/EC605.git f:/verilog_sva_gh_scraper/data/full_repos/152455503
git clone --depth 1 --no-tags https://github.com/cpebud/CECS301.git f:/verilog_sva_gh_scraper/data/full_repos/152155226
git clone --depth 1 --no-tags https://github.com/chenlin31/cl.git f:/verilog_sva_gh_scraper/data/full_repos/152349480
git clone --depth 1 --no-tags https://github.com/SJSU-CMPE-264/group-awesome.git f:/verilog_sva_gh_scraper/data/full_repos/152350560
git clone --depth 1 --no-tags https://github.com/ghazanhaider/verilog_memory.git f:/verilog_sva_gh_scraper/data/full_repos/152186034
git clone --depth 1 --no-tags https://github.com/swallen000/Computer_Architecture_HW1.git f:/verilog_sva_gh_scraper/data/full_repos/152191538
git clone --depth 1 --no-tags https://github.com/NeilNie/AdderLab.git f:/verilog_sva_gh_scraper/data/full_repos/151894490
git clone --depth 1 --no-tags https://github.com/swallen000/Dlab_Lab6.git f:/verilog_sva_gh_scraper/data/full_repos/152093041
git clone --depth 1 --no-tags https://github.com/kevinalfa17/Arqui-2-Proyecto-2.git f:/verilog_sva_gh_scraper/data/full_repos/152388462
git clone --depth 1 --no-tags https://github.com/NegarMirgati/CALAB.git f:/verilog_sva_gh_scraper/data/full_repos/152410984
git clone --depth 1 --no-tags https://github.com/AryelPenido/TP1-ISL.git f:/verilog_sva_gh_scraper/data/full_repos/152462368
git clone --depth 1 --no-tags https://github.com/zhangkunming0216/Job_Exercise.git f:/verilog_sva_gh_scraper/data/full_repos/148737372
git clone --depth 1 --no-tags https://github.com/YingkeLi/Autonomous-Car-based-on-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/148734652
git clone --depth 1 --no-tags https://github.com/moghayko/adder-.git f:/verilog_sva_gh_scraper/data/full_repos/149833535
git clone --depth 1 --no-tags https://github.com/MarcusCorbin1/Project2EE395.git f:/verilog_sva_gh_scraper/data/full_repos/149771702
git clone --depth 1 --no-tags https://github.com/FCostaS/MIPSProcessor.git f:/verilog_sva_gh_scraper/data/full_repos/145035782
git clone --depth 1 --no-tags https://github.com/pikamonvvs/VerilogLearning.git f:/verilog_sva_gh_scraper/data/full_repos/145087853
git clone --depth 1 --no-tags https://github.com/RitwikDiv/classes.git f:/verilog_sva_gh_scraper/data/full_repos/149997820
git clone --depth 1 --no-tags https://github.com/thebcfactor/MAX7219_HexDisplayTest.git f:/verilog_sva_gh_scraper/data/full_repos/150055136
git clone --depth 1 --no-tags https://github.com/Darky777/Timequest.git f:/verilog_sva_gh_scraper/data/full_repos/148896617
git clone --depth 1 --no-tags https://github.com/KrishnaGopalBajpai/Verilog-Practice-Codes-ols--rip.git f:/verilog_sva_gh_scraper/data/full_repos/148758933
git clone --depth 1 --no-tags https://github.com/leandroxavier555/trabalho-inf-251.git f:/verilog_sva_gh_scraper/data/full_repos/150503006
git clone --depth 1 --no-tags https://github.com/KyleMattCC/T8COMPARCMP2.git f:/verilog_sva_gh_scraper/data/full_repos/150528110
git clone --depth 1 --no-tags https://github.com/akuhlens/computer-structures.git f:/verilog_sva_gh_scraper/data/full_repos/148375564
git clone --depth 1 --no-tags https://github.com/GSI-CS-CO-Forks/general-cores.git f:/verilog_sva_gh_scraper/data/full_repos/148326866
git clone --depth 1 --no-tags https://github.com/ITBA-E3-2018/tp1-team-5.git f:/verilog_sva_gh_scraper/data/full_repos/144768894
git clone --depth 1 --no-tags https://github.com/tangleXu/daisho.git f:/verilog_sva_gh_scraper/data/full_repos/144549115
git clone --depth 1 --no-tags https://github.com/GongYuchuan/verilog-electronic_clock.git f:/verilog_sva_gh_scraper/data/full_repos/146881366
git clone --depth 1 --no-tags https://github.com/tongbs/Digital_Circuit_Design.git f:/verilog_sva_gh_scraper/data/full_repos/147101627
git clone --depth 1 --no-tags https://github.com/sahareslami/MIPS.git f:/verilog_sva_gh_scraper/data/full_repos/143684479
git clone --depth 1 --no-tags https://github.com/hhebert1/CPU-Design.git f:/verilog_sva_gh_scraper/data/full_repos/145622759
git clone --depth 1 --no-tags https://github.com/MFRehan/test.git f:/verilog_sva_gh_scraper/data/full_repos/144071128
git clone --depth 1 --no-tags https://github.com/xuqingyao/fpga_on_nes.git f:/verilog_sva_gh_scraper/data/full_repos/144228063
git clone --depth 1 --no-tags https://github.com/KuiLiangLin/verilog_frog_game.git f:/verilog_sva_gh_scraper/data/full_repos/146093159
git clone --depth 1 --no-tags https://github.com/Gshophl/SlowADC.git f:/verilog_sva_gh_scraper/data/full_repos/147794787
git clone --depth 1 --no-tags https://github.com/jubayer0175/SRAM-Data-Reading.git f:/verilog_sva_gh_scraper/data/full_repos/151453891
git clone --depth 1 --no-tags https://github.com/yasser26/ProyectoIE0523_II-2018.git f:/verilog_sva_gh_scraper/data/full_repos/151486893
git clone --depth 1 --no-tags https://github.com/enin11/CECS460Projects.git f:/verilog_sva_gh_scraper/data/full_repos/149953704
git clone --depth 1 --no-tags https://github.com/bddidona/HDLStuff.git f:/verilog_sva_gh_scraper/data/full_repos/149912776
git clone --depth 1 --no-tags https://github.com/mathur15/elevator.git f:/verilog_sva_gh_scraper/data/full_repos/145944542
git clone --depth 1 --no-tags https://github.com/annieinaspire/Five-Stages-Pipeline-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/151522402
git clone --depth 1 --no-tags https://github.com/liuxy95/EE577b_project.git f:/verilog_sva_gh_scraper/data/full_repos/151043771
git clone --depth 1 --no-tags https://github.com/lionellloh/50.002-Mojo.git f:/verilog_sva_gh_scraper/data/full_repos/148665797
git clone --depth 1 --no-tags https://github.com/wFairmanOlin/CompArch.git f:/verilog_sva_gh_scraper/data/full_repos/148719212
git clone --depth 1 --no-tags https://github.com/chaserlife/uart_fifo_control.git f:/verilog_sva_gh_scraper/data/full_repos/148778587
git clone --depth 1 --no-tags https://github.com/jeremycryan/ComputerArchitectureLabs.git f:/verilog_sva_gh_scraper/data/full_repos/150458281
git clone --depth 1 --no-tags https://github.com/ylianova0704/07_schoolMIPS_NoC.git f:/verilog_sva_gh_scraper/data/full_repos/150893098
git clone --depth 1 --no-tags https://github.com/monkeyboyfresh/UL_EECE371_F18_DLC.git f:/verilog_sva_gh_scraper/data/full_repos/150659089
git clone --depth 1 --no-tags https://github.com/MrVain/Arqui.git f:/verilog_sva_gh_scraper/data/full_repos/150028698
git clone --depth 1 --no-tags https://github.com/zohashazaib/Lab05.git f:/verilog_sva_gh_scraper/data/full_repos/151386381
git clone --depth 1 --no-tags https://github.com/alb171/Audio-Digitizer.git f:/verilog_sva_gh_scraper/data/full_repos/152136824
git clone --depth 1 --no-tags https://github.com/jialou123/Piplined-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/149527222
git clone --depth 1 --no-tags https://github.com/david9705/Computer_Organization.git f:/verilog_sva_gh_scraper/data/full_repos/146768943
git clone --depth 1 --no-tags https://github.com/FPGA-Bot-Yang/MD_Motion_Update_HDL.git f:/verilog_sva_gh_scraper/data/full_repos/146826304
git clone --depth 1 --no-tags https://github.com/Visual-e/image_processing.git f:/verilog_sva_gh_scraper/data/full_repos/147390064
git clone --depth 1 --no-tags https://github.com/SauceRelic/Digital-System-Design-Projects.git f:/verilog_sva_gh_scraper/data/full_repos/147680947
git clone --depth 1 --no-tags https://github.com/alwinm8/Single-Cycle-MIPS-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/144086973
