// Seed: 3241972068
`timescale 1 ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout id_3;
  inout id_2;
  inout id_1;
  logic id_3 = id_3 ? id_3 : id_1 ? id_2 : 1'b0;
endmodule
`define pp_3 0
`default_nettype wire
