Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu May 27 13:23:23 2021
| Host         : Harid-PC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file anton_mcu_top_control_sets_placed.rpt
| Design       : anton_mcu_top
| Device       : xc7a35ti
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    10 |
|    Minimum number of control sets                        |    10 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    14 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    10 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             190 |           75 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              42 |           12 |
| Yes          | No                    | No                     |              10 |            3 |
| Yes          | No                    | Yes                    |              32 |            9 |
| Yes          | Yes                   | No                     |              16 |            9 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------+------------------------------------------------------------+---------------------------------------------+------------------+----------------+--------------+
|                 Clock Signal                 |                        Enable Signal                       |               Set/Reset Signal              | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------------------+------------------------------------------------------------+---------------------------------------------+------------------+----------------+--------------+
|  pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_out1 |                                                            | instr_mem_inst1/r_init_clk_count_reg[1]     |                2 |              5 |         2.50 |
|  pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_out1 |                                                            | instr_mem_inst1/r_init_clk_count_reg[2]     |                2 |              5 |         2.50 |
|  pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_out1 | instr_mem_inst1/r_portA_addr_del_2_reg[2]_1                | instr_mem_inst1/r_portA_addr_del_2_reg[2]_2 |                5 |              8 |         1.60 |
|  pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_out1 | instr_mem_inst1/r_portA_addr_del_2_reg[2]_1                | instr_mem_inst1/r_portA_addr_del_2_reg[2]_3 |                4 |              8 |         2.00 |
|  pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_out1 | core_top_inst1/mmu_inst1/register_file_inst1/w_data_mem_en |                                             |                3 |             10 |         3.33 |
|  n_1_660_BUFG                                |                                                            |                                             |               20 |             32 |         1.60 |
|  n_0_662_BUFG                                |                                                            |                                             |               19 |             32 |         1.68 |
|  pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_out1 |                                                            | instr_mem_inst1/r_portA_addr_del_2_reg[2]_0 |                8 |             32 |         4.00 |
|  pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_out1 | instr_mem_inst1/r_dm_we_del_1_reg                          | pll_inst1/bbstub_locked                     |                9 |             32 |         3.56 |
|  pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_out1 |                                                            |                                             |               36 |            126 |         3.50 |
+----------------------------------------------+------------------------------------------------------------+---------------------------------------------+------------------+----------------+--------------+


