git clone --depth 1 --no-tags https://github.com/kapil-0511/8-Bit-ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/756829372
git clone --depth 1 --no-tags https://github.com/YassineRouchad/Git_learning_review.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/756391129
git clone --depth 1 --no-tags https://github.com/kaitlynlie/grey-scale.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/754844062
git clone --depth 1 --no-tags https://github.com/kaitlynlie/cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/754857754
git clone --depth 1 --no-tags https://github.com/ShahnamFeyzian/Computer-Architecture-Course.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/756794191
git clone --depth 1 --no-tags https://github.com/Chtholly-Boss/cpu_design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/755947678
git clone --depth 1 --no-tags https://github.com/paridhiarya/FPGA_HDL_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/756757805
git clone --depth 1 --no-tags https://github.com/hocamole/RISCV_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/749283415
git clone --depth 1 --no-tags https://github.com/urish/tt06-analog-test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/750412435
git clone --depth 1 --no-tags https://github.com/flarrow19/Reconfigurable-Computing.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/754937203
git clone --depth 1 --no-tags https://github.com/lynchu/NYCU-Microprocessor-Systems-2024.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/748611115
git clone --depth 1 --no-tags https://github.com/enieman/tt-fpga-hdl-demo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/754226110
git clone --depth 1 --no-tags https://github.com/Sahilkumar19/Computer-Organization-System.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/749072053
git clone --depth 1 --no-tags https://github.com/steph-the-burrito96/30.110-DSL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/751166286
git clone --depth 1 --no-tags https://github.com/Lena-2023/DDS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/750904826
git clone --depth 1 --no-tags https://github.com/ishancrat/Advanced-Encryption-Standard.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/754697278
git clone --depth 1 --no-tags https://github.com/VimalWill/NonLinearApproxEngine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/753429549
git clone --depth 1 --no-tags https://github.com/R3nnyWeb/labs8.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/754110712
git clone --depth 1 --no-tags https://github.com/CedricRev/simple-calculator-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/748571232
git clone --depth 1 --no-tags https://github.com/flexs2n/Snake_Game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/748645555
git clone --depth 1 --no-tags https://github.com/NitoHGa/Motor-a-pasos---Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/748766702
git clone --depth 1 --no-tags https://github.com/johnsiak/UART-Channel.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/749496955
git clone --depth 1 --no-tags https://github.com/SDFGSJ/Logic-Design-Laboratory.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/749870350
git clone --depth 1 --no-tags https://github.com/MVS-Abhiram/Priority_Encoder_using_Task.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/750193514
git clone --depth 1 --no-tags https://github.com/TheSonders/BinaryToSevenSegment.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/750451301
git clone --depth 1 --no-tags https://github.com/amr-elberry/UART_TX_parmeterized_unit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/750508952
git clone --depth 1 --no-tags https://github.com/Yeeshukant/Hardware-design-Vivado.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/751671200
git clone --depth 1 --no-tags https://github.com/RESMIRNAIR/MOORE_1011.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/750273553
git clone --depth 1 --no-tags https://github.com/UnifiedTable/ElasticTable.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/751715421
git clone --depth 1 --no-tags https://github.com/vasilomanitaros/Hardware-I-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/752244889
git clone --depth 1 --no-tags https://github.com/uC-Manny/Caravel.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/752530169
git clone --depth 1 --no-tags https://github.com/avinashhere017/32-bit-Unsigned-Divider-in-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/751437825
git clone --depth 1 --no-tags https://github.com/Hamza-Ali10/VGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/753201446
git clone --depth 1 --no-tags https://github.com/Hamza-Ali10/Dealing-with-Buttons-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/753199671
git clone --depth 1 --no-tags https://github.com/umbra-mortis123/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/753567307
git clone --depth 1 --no-tags https://github.com/AMKelsey99/MIPS-Machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/753822669
git clone --depth 1 --no-tags https://github.com/JAIDEEPRABHU/Microcontroller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/754101970
git clone --depth 1 --no-tags https://github.com/VanashreeParate/4in1Counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/754009629
git clone --depth 1 --no-tags https://github.com/leetxgod/tef1002_te0820_fmcomms2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/755038757
git clone --depth 1 --no-tags https://github.com/mdavidsaver/xvc_sim.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/752735953
git clone --depth 1 --no-tags https://github.com/tsk-balaji/NewRepositoryGithubSession.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/755130506
git clone --depth 1 --no-tags https://github.com/tanishshah07/DMC-with-separate-memory-module.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/749627432
git clone --depth 1 --no-tags https://github.com/YINGZHENG01/test_repo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/757281424
git clone --depth 1 --no-tags https://github.com/devin-macy/tt-fpga-hdl-demo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/754841155
git clone --depth 1 --no-tags https://github.com/vicharak-in/LED_BLINKING_DEMO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/750342384
git clone --depth 1 --no-tags https://github.com/Neisseri/cod23-my.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/756864237
git clone --depth 1 --no-tags https://github.com/Abdelrahman1810/Combinational_Logic_Design_Examples.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/757120595
git clone --depth 1 --no-tags https://github.com/jimmyw/my_fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/757320735
git clone --depth 1 --no-tags https://github.com/williamhere/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/757265740
git clone --depth 1 --no-tags https://github.com/HamishWood/AES_CTR_128.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/757522872
git clone --depth 1 --no-tags https://github.com/CharanMV2913/CORDIC-VERILOG.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/751726693
git clone --depth 1 --no-tags https://github.com/TravisJohnson2/Elevator_System.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/754807046
git clone --depth 1 --no-tags https://github.com/chi-an1997/Bubble-Sorting-on-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/750698880
git clone --depth 1 --no-tags https://github.com/MananJoshi07/AHB-to-APB-Bridge.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/757230624
git clone --depth 1 --no-tags https://github.com/randon358/30.110.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/751276001
git clone --depth 1 --no-tags https://github.com/themohitnair/DCOLab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/750936582
git clone --depth 1 --no-tags https://github.com/SiwaNetwork/CASS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/752805058
git clone --depth 1 --no-tags https://github.com/joyou159/Verilog-Based-Door-Lock-System.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/748492577
git clone --depth 1 --no-tags https://github.com/SauravS-01/Memories.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/749122699
git clone --depth 1 --no-tags https://github.com/umazhar/AD9634-SPI-Controller-SDF.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/749648077
git clone --depth 1 --no-tags https://github.com/techmanyuan/fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/748462231
git clone --depth 1 --no-tags https://github.com/SuchithraM008/HDL-code-to-compute-Y-DX-using-distributed-arithmetic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/749770513
git clone --depth 1 --no-tags https://github.com/MFahadSohail/Numeric-Quest-De-Lite-Edition.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/750006954
git clone --depth 1 --no-tags https://github.com/DanielGebraiel/AES-Encryption-Decryption.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/750303563
git clone --depth 1 --no-tags https://github.com/narim08/Digital-logic-circuit-2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/751181742
git clone --depth 1 --no-tags https://github.com/MVS-Abhiram/Bidirectional_buffer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/751448081
git clone --depth 1 --no-tags https://github.com/kapil-0511/FIR-Filter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/751491414
git clone --depth 1 --no-tags https://github.com/Michael-J-K94/public_rfm_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/751550355
git clone --depth 1 --no-tags https://github.com/alexander-wang03/ALU_Polynomial_Computations.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/751572940
git clone --depth 1 --no-tags https://github.com/hataehyeok/csed273.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/753093041
git clone --depth 1 --no-tags https://github.com/Hamza-Ali10/PWM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/753204188
git clone --depth 1 --no-tags https://github.com/Hamza-Ali10/RGB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/753205067
git clone --depth 1 --no-tags https://github.com/Hamza-Ali10/N_Bit_Adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/753207385
git clone --depth 1 --no-tags https://github.com/Ryoujizzz/MyFirstPr_dephase.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/752905538
git clone --depth 1 --no-tags https://github.com/SONAMSHANDILYA/BCD-to-7-segment-display-converter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/752348833
git clone --depth 1 --no-tags https://github.com/JelenaVujakovic/FV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/751738129
git clone --depth 1 --no-tags https://github.com/Anurup-18/Lift_Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/752563606
git clone --depth 1 --no-tags https://github.com/ahsan268/Single-cycle-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/752637778
git clone --depth 1 --no-tags https://github.com/sams2211/8-bit-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/754144675
git clone --depth 1 --no-tags https://github.com/YutongChenVictor/AXI-lite.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/753982422
git clone --depth 1 --no-tags https://github.com/Liblearner/My_OpenMIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/754635767
git clone --depth 1 --no-tags https://github.com/Apdonis/3300_Lab1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/753447351
git clone --depth 1 --no-tags https://github.com/yanyiyang2000/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/754895191
git clone --depth 1 --no-tags https://github.com/rahgun04/InfoProc_LAbs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/754421538
git clone --depth 1 --no-tags https://github.com/Arnav-12/Simple-SIMD-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/755960492
git clone --depth 1 --no-tags https://github.com/Amanec031/Traffic-Light-Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/755905201
git clone --depth 1 --no-tags https://github.com/YaraHassan3/Floating-Point-Adder-and-Multiplier-IEEE754.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/756108757
git clone --depth 1 --no-tags https://github.com/Abdelrahman1810/D_Latch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/757133153
git clone --depth 1 --no-tags https://github.com/swkfk/PipelineCPU-BUAA_CO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/757204736
git clone --depth 1 --no-tags https://github.com/DomnikBrandstetter/jku-tt06-PID_FanCTRL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/756433859
git clone --depth 1 --no-tags https://github.com/VladMRG2001/Verilog_Homework.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/756297131
git clone --depth 1 --no-tags https://github.com/muehlbachler-b/jku-tt06-16bit-calculator-muehlb.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/757443916
git clone --depth 1 --no-tags https://github.com/Ahmedwagdymohy/Digital_Electronics_workshop_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/751811239
git clone --depth 1 --no-tags https://github.com/MisguidedBadge/tt-fpga-hdl-demo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/754224894
git clone --depth 1 --no-tags https://github.com/NilotpalMaitra/FPGA-codes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/755468178
