0.6
2019.1
May 24 2019
14:51:52
/home/it/Documents/DCD_Labs/Lab3_Task2/Task2_ALU/Task2_ALU.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
/home/it/Documents/DCD_Labs/Lab3_Task2/Task2_ALU/Task2_ALU.srcs/sim_1/new/tb_ALU.sv,1732201578,systemVerilog,,,,tb_ALU,,,,,,,,
/home/it/Documents/DCD_Labs/Lab3_Task2/Task2_ALU/Task2_ALU.srcs/sources_1/new/ALU.sv,1732201550,systemVerilog,,/home/it/Documents/DCD_Labs/Lab3_Task2/Task2_ALU/Task2_ALU.srcs/sources_1/new/MUX1.sv,,ALU,,,,,,,,
/home/it/Documents/DCD_Labs/Lab3_Task2/Task2_ALU/Task2_ALU.srcs/sources_1/new/MUX1.sv,1732201243,systemVerilog,,/home/it/Documents/DCD_Labs/Lab3_Task2/Task2_ALU/Task2_ALU.srcs/sources_1/new/MUX2.sv,,MUX1,,,,,,,,
/home/it/Documents/DCD_Labs/Lab3_Task2/Task2_ALU/Task2_ALU.srcs/sources_1/new/MUX2.sv,1732201906,systemVerilog,,/home/it/Documents/DCD_Labs/Lab3_Task2/Task2_ALU/Task2_ALU.srcs/sim_1/new/tb_ALU.sv,,MUX2,,,,,,,,
/home/it/Documents/DCD_Labs/Lab3_Task2/task1/src/counter_n_bit.sv,1731075515,systemVerilog,,/home/it/Documents/DCD_Labs/Lab3_Task2/task1/src/decoder.sv,,counter_n_bit,,,,,,,,
/home/it/Documents/DCD_Labs/Lab3_Task2/task1/src/decoder.sv,1731076163,systemVerilog,,/home/it/Documents/DCD_Labs/Lab3_Task2/task1/src/sev_seg_controller.sv,,decoder,,,,,,,,
/home/it/Documents/DCD_Labs/Lab3_Task2/task1/src/sev_seg.sv,1731446116,systemVerilog,,,,sev_seg_top,,,,,,,,
/home/it/Documents/DCD_Labs/Lab3_Task2/task1/src/sev_seg_controller.sv,1731443137,systemVerilog,,/home/it/Documents/DCD_Labs/Lab3_Task2/task1/src/sev_seg_decoder.sv,,sev_seg_controller,,,,,,,,
/home/it/Documents/DCD_Labs/Lab3_Task2/task1/src/sev_seg_decoder.sv,1731445538,systemVerilog,,/home/it/Documents/DCD_Labs/Lab3_Task2/task1/src/sev_seg.sv,,seven_seg_decoder,,,,,,,,
