
LAB3_MotorControl_Base.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000090dc  08000200  08000200  00010200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000100  080092dc  080092dc  000192dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080093dc  080093dc  0002007c  2**0
                  CONTENTS
  4 .ARM          00000008  080093dc  080093dc  000193dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080093e4  080093e4  0002007c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080093e4  080093e4  000193e4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080093e8  080093e8  000193e8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000007c  20000000  080093ec  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000007b0  2000007c  08009468  0002007c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000082c  08009468  0002082c  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  0002007c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00018df8  00000000  00000000  000200aa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002c97  00000000  00000000  00038ea2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001518  00000000  00000000  0003bb40  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000013e0  00000000  00000000  0003d058  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002a84c  00000000  00000000  0003e438  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001b4d9  00000000  00000000  00068c84  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00107773  00000000  00000000  0008415d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0018b8d0  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000617c  00000000  00000000  0018b920  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	; (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	; (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	; (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	2000007c 	.word	0x2000007c
 800021c:	00000000 	.word	0x00000000
 8000220:	080092c4 	.word	0x080092c4

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	; (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	; (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	; (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	20000080 	.word	0x20000080
 800023c:	080092c4 	.word	0x080092c4

08000240 <memchr>:
 8000240:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000244:	2a10      	cmp	r2, #16
 8000246:	db2b      	blt.n	80002a0 <memchr+0x60>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	d008      	beq.n	8000260 <memchr+0x20>
 800024e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000252:	3a01      	subs	r2, #1
 8000254:	428b      	cmp	r3, r1
 8000256:	d02d      	beq.n	80002b4 <memchr+0x74>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	b342      	cbz	r2, 80002b0 <memchr+0x70>
 800025e:	d1f6      	bne.n	800024e <memchr+0xe>
 8000260:	b4f0      	push	{r4, r5, r6, r7}
 8000262:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000266:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800026a:	f022 0407 	bic.w	r4, r2, #7
 800026e:	f07f 0700 	mvns.w	r7, #0
 8000272:	2300      	movs	r3, #0
 8000274:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000278:	3c08      	subs	r4, #8
 800027a:	ea85 0501 	eor.w	r5, r5, r1
 800027e:	ea86 0601 	eor.w	r6, r6, r1
 8000282:	fa85 f547 	uadd8	r5, r5, r7
 8000286:	faa3 f587 	sel	r5, r3, r7
 800028a:	fa86 f647 	uadd8	r6, r6, r7
 800028e:	faa5 f687 	sel	r6, r5, r7
 8000292:	b98e      	cbnz	r6, 80002b8 <memchr+0x78>
 8000294:	d1ee      	bne.n	8000274 <memchr+0x34>
 8000296:	bcf0      	pop	{r4, r5, r6, r7}
 8000298:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800029c:	f002 0207 	and.w	r2, r2, #7
 80002a0:	b132      	cbz	r2, 80002b0 <memchr+0x70>
 80002a2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002a6:	3a01      	subs	r2, #1
 80002a8:	ea83 0301 	eor.w	r3, r3, r1
 80002ac:	b113      	cbz	r3, 80002b4 <memchr+0x74>
 80002ae:	d1f8      	bne.n	80002a2 <memchr+0x62>
 80002b0:	2000      	movs	r0, #0
 80002b2:	4770      	bx	lr
 80002b4:	3801      	subs	r0, #1
 80002b6:	4770      	bx	lr
 80002b8:	2d00      	cmp	r5, #0
 80002ba:	bf06      	itte	eq
 80002bc:	4635      	moveq	r5, r6
 80002be:	3803      	subeq	r0, #3
 80002c0:	3807      	subne	r0, #7
 80002c2:	f015 0f01 	tst.w	r5, #1
 80002c6:	d107      	bne.n	80002d8 <memchr+0x98>
 80002c8:	3001      	adds	r0, #1
 80002ca:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ce:	bf02      	ittt	eq
 80002d0:	3001      	addeq	r0, #1
 80002d2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002d6:	3001      	addeq	r0, #1
 80002d8:	bcf0      	pop	{r4, r5, r6, r7}
 80002da:	3801      	subs	r0, #1
 80002dc:	4770      	bx	lr
 80002de:	bf00      	nop

080002e0 <__aeabi_uldivmod>:
 80002e0:	b953      	cbnz	r3, 80002f8 <__aeabi_uldivmod+0x18>
 80002e2:	b94a      	cbnz	r2, 80002f8 <__aeabi_uldivmod+0x18>
 80002e4:	2900      	cmp	r1, #0
 80002e6:	bf08      	it	eq
 80002e8:	2800      	cmpeq	r0, #0
 80002ea:	bf1c      	itt	ne
 80002ec:	f04f 31ff 	movne.w	r1, #4294967295
 80002f0:	f04f 30ff 	movne.w	r0, #4294967295
 80002f4:	f000 b974 	b.w	80005e0 <__aeabi_idiv0>
 80002f8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002fc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000300:	f000 f806 	bl	8000310 <__udivmoddi4>
 8000304:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000308:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800030c:	b004      	add	sp, #16
 800030e:	4770      	bx	lr

08000310 <__udivmoddi4>:
 8000310:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000314:	9d08      	ldr	r5, [sp, #32]
 8000316:	4604      	mov	r4, r0
 8000318:	468e      	mov	lr, r1
 800031a:	2b00      	cmp	r3, #0
 800031c:	d14d      	bne.n	80003ba <__udivmoddi4+0xaa>
 800031e:	428a      	cmp	r2, r1
 8000320:	4694      	mov	ip, r2
 8000322:	d969      	bls.n	80003f8 <__udivmoddi4+0xe8>
 8000324:	fab2 f282 	clz	r2, r2
 8000328:	b152      	cbz	r2, 8000340 <__udivmoddi4+0x30>
 800032a:	fa01 f302 	lsl.w	r3, r1, r2
 800032e:	f1c2 0120 	rsb	r1, r2, #32
 8000332:	fa20 f101 	lsr.w	r1, r0, r1
 8000336:	fa0c fc02 	lsl.w	ip, ip, r2
 800033a:	ea41 0e03 	orr.w	lr, r1, r3
 800033e:	4094      	lsls	r4, r2
 8000340:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000344:	0c21      	lsrs	r1, r4, #16
 8000346:	fbbe f6f8 	udiv	r6, lr, r8
 800034a:	fa1f f78c 	uxth.w	r7, ip
 800034e:	fb08 e316 	mls	r3, r8, r6, lr
 8000352:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000356:	fb06 f107 	mul.w	r1, r6, r7
 800035a:	4299      	cmp	r1, r3
 800035c:	d90a      	bls.n	8000374 <__udivmoddi4+0x64>
 800035e:	eb1c 0303 	adds.w	r3, ip, r3
 8000362:	f106 30ff 	add.w	r0, r6, #4294967295
 8000366:	f080 811f 	bcs.w	80005a8 <__udivmoddi4+0x298>
 800036a:	4299      	cmp	r1, r3
 800036c:	f240 811c 	bls.w	80005a8 <__udivmoddi4+0x298>
 8000370:	3e02      	subs	r6, #2
 8000372:	4463      	add	r3, ip
 8000374:	1a5b      	subs	r3, r3, r1
 8000376:	b2a4      	uxth	r4, r4
 8000378:	fbb3 f0f8 	udiv	r0, r3, r8
 800037c:	fb08 3310 	mls	r3, r8, r0, r3
 8000380:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000384:	fb00 f707 	mul.w	r7, r0, r7
 8000388:	42a7      	cmp	r7, r4
 800038a:	d90a      	bls.n	80003a2 <__udivmoddi4+0x92>
 800038c:	eb1c 0404 	adds.w	r4, ip, r4
 8000390:	f100 33ff 	add.w	r3, r0, #4294967295
 8000394:	f080 810a 	bcs.w	80005ac <__udivmoddi4+0x29c>
 8000398:	42a7      	cmp	r7, r4
 800039a:	f240 8107 	bls.w	80005ac <__udivmoddi4+0x29c>
 800039e:	4464      	add	r4, ip
 80003a0:	3802      	subs	r0, #2
 80003a2:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003a6:	1be4      	subs	r4, r4, r7
 80003a8:	2600      	movs	r6, #0
 80003aa:	b11d      	cbz	r5, 80003b4 <__udivmoddi4+0xa4>
 80003ac:	40d4      	lsrs	r4, r2
 80003ae:	2300      	movs	r3, #0
 80003b0:	e9c5 4300 	strd	r4, r3, [r5]
 80003b4:	4631      	mov	r1, r6
 80003b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ba:	428b      	cmp	r3, r1
 80003bc:	d909      	bls.n	80003d2 <__udivmoddi4+0xc2>
 80003be:	2d00      	cmp	r5, #0
 80003c0:	f000 80ef 	beq.w	80005a2 <__udivmoddi4+0x292>
 80003c4:	2600      	movs	r6, #0
 80003c6:	e9c5 0100 	strd	r0, r1, [r5]
 80003ca:	4630      	mov	r0, r6
 80003cc:	4631      	mov	r1, r6
 80003ce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003d2:	fab3 f683 	clz	r6, r3
 80003d6:	2e00      	cmp	r6, #0
 80003d8:	d14a      	bne.n	8000470 <__udivmoddi4+0x160>
 80003da:	428b      	cmp	r3, r1
 80003dc:	d302      	bcc.n	80003e4 <__udivmoddi4+0xd4>
 80003de:	4282      	cmp	r2, r0
 80003e0:	f200 80f9 	bhi.w	80005d6 <__udivmoddi4+0x2c6>
 80003e4:	1a84      	subs	r4, r0, r2
 80003e6:	eb61 0303 	sbc.w	r3, r1, r3
 80003ea:	2001      	movs	r0, #1
 80003ec:	469e      	mov	lr, r3
 80003ee:	2d00      	cmp	r5, #0
 80003f0:	d0e0      	beq.n	80003b4 <__udivmoddi4+0xa4>
 80003f2:	e9c5 4e00 	strd	r4, lr, [r5]
 80003f6:	e7dd      	b.n	80003b4 <__udivmoddi4+0xa4>
 80003f8:	b902      	cbnz	r2, 80003fc <__udivmoddi4+0xec>
 80003fa:	deff      	udf	#255	; 0xff
 80003fc:	fab2 f282 	clz	r2, r2
 8000400:	2a00      	cmp	r2, #0
 8000402:	f040 8092 	bne.w	800052a <__udivmoddi4+0x21a>
 8000406:	eba1 010c 	sub.w	r1, r1, ip
 800040a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800040e:	fa1f fe8c 	uxth.w	lr, ip
 8000412:	2601      	movs	r6, #1
 8000414:	0c20      	lsrs	r0, r4, #16
 8000416:	fbb1 f3f7 	udiv	r3, r1, r7
 800041a:	fb07 1113 	mls	r1, r7, r3, r1
 800041e:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000422:	fb0e f003 	mul.w	r0, lr, r3
 8000426:	4288      	cmp	r0, r1
 8000428:	d908      	bls.n	800043c <__udivmoddi4+0x12c>
 800042a:	eb1c 0101 	adds.w	r1, ip, r1
 800042e:	f103 38ff 	add.w	r8, r3, #4294967295
 8000432:	d202      	bcs.n	800043a <__udivmoddi4+0x12a>
 8000434:	4288      	cmp	r0, r1
 8000436:	f200 80cb 	bhi.w	80005d0 <__udivmoddi4+0x2c0>
 800043a:	4643      	mov	r3, r8
 800043c:	1a09      	subs	r1, r1, r0
 800043e:	b2a4      	uxth	r4, r4
 8000440:	fbb1 f0f7 	udiv	r0, r1, r7
 8000444:	fb07 1110 	mls	r1, r7, r0, r1
 8000448:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 800044c:	fb0e fe00 	mul.w	lr, lr, r0
 8000450:	45a6      	cmp	lr, r4
 8000452:	d908      	bls.n	8000466 <__udivmoddi4+0x156>
 8000454:	eb1c 0404 	adds.w	r4, ip, r4
 8000458:	f100 31ff 	add.w	r1, r0, #4294967295
 800045c:	d202      	bcs.n	8000464 <__udivmoddi4+0x154>
 800045e:	45a6      	cmp	lr, r4
 8000460:	f200 80bb 	bhi.w	80005da <__udivmoddi4+0x2ca>
 8000464:	4608      	mov	r0, r1
 8000466:	eba4 040e 	sub.w	r4, r4, lr
 800046a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800046e:	e79c      	b.n	80003aa <__udivmoddi4+0x9a>
 8000470:	f1c6 0720 	rsb	r7, r6, #32
 8000474:	40b3      	lsls	r3, r6
 8000476:	fa22 fc07 	lsr.w	ip, r2, r7
 800047a:	ea4c 0c03 	orr.w	ip, ip, r3
 800047e:	fa20 f407 	lsr.w	r4, r0, r7
 8000482:	fa01 f306 	lsl.w	r3, r1, r6
 8000486:	431c      	orrs	r4, r3
 8000488:	40f9      	lsrs	r1, r7
 800048a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800048e:	fa00 f306 	lsl.w	r3, r0, r6
 8000492:	fbb1 f8f9 	udiv	r8, r1, r9
 8000496:	0c20      	lsrs	r0, r4, #16
 8000498:	fa1f fe8c 	uxth.w	lr, ip
 800049c:	fb09 1118 	mls	r1, r9, r8, r1
 80004a0:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80004a4:	fb08 f00e 	mul.w	r0, r8, lr
 80004a8:	4288      	cmp	r0, r1
 80004aa:	fa02 f206 	lsl.w	r2, r2, r6
 80004ae:	d90b      	bls.n	80004c8 <__udivmoddi4+0x1b8>
 80004b0:	eb1c 0101 	adds.w	r1, ip, r1
 80004b4:	f108 3aff 	add.w	sl, r8, #4294967295
 80004b8:	f080 8088 	bcs.w	80005cc <__udivmoddi4+0x2bc>
 80004bc:	4288      	cmp	r0, r1
 80004be:	f240 8085 	bls.w	80005cc <__udivmoddi4+0x2bc>
 80004c2:	f1a8 0802 	sub.w	r8, r8, #2
 80004c6:	4461      	add	r1, ip
 80004c8:	1a09      	subs	r1, r1, r0
 80004ca:	b2a4      	uxth	r4, r4
 80004cc:	fbb1 f0f9 	udiv	r0, r1, r9
 80004d0:	fb09 1110 	mls	r1, r9, r0, r1
 80004d4:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 80004d8:	fb00 fe0e 	mul.w	lr, r0, lr
 80004dc:	458e      	cmp	lr, r1
 80004de:	d908      	bls.n	80004f2 <__udivmoddi4+0x1e2>
 80004e0:	eb1c 0101 	adds.w	r1, ip, r1
 80004e4:	f100 34ff 	add.w	r4, r0, #4294967295
 80004e8:	d26c      	bcs.n	80005c4 <__udivmoddi4+0x2b4>
 80004ea:	458e      	cmp	lr, r1
 80004ec:	d96a      	bls.n	80005c4 <__udivmoddi4+0x2b4>
 80004ee:	3802      	subs	r0, #2
 80004f0:	4461      	add	r1, ip
 80004f2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80004f6:	fba0 9402 	umull	r9, r4, r0, r2
 80004fa:	eba1 010e 	sub.w	r1, r1, lr
 80004fe:	42a1      	cmp	r1, r4
 8000500:	46c8      	mov	r8, r9
 8000502:	46a6      	mov	lr, r4
 8000504:	d356      	bcc.n	80005b4 <__udivmoddi4+0x2a4>
 8000506:	d053      	beq.n	80005b0 <__udivmoddi4+0x2a0>
 8000508:	b15d      	cbz	r5, 8000522 <__udivmoddi4+0x212>
 800050a:	ebb3 0208 	subs.w	r2, r3, r8
 800050e:	eb61 010e 	sbc.w	r1, r1, lr
 8000512:	fa01 f707 	lsl.w	r7, r1, r7
 8000516:	fa22 f306 	lsr.w	r3, r2, r6
 800051a:	40f1      	lsrs	r1, r6
 800051c:	431f      	orrs	r7, r3
 800051e:	e9c5 7100 	strd	r7, r1, [r5]
 8000522:	2600      	movs	r6, #0
 8000524:	4631      	mov	r1, r6
 8000526:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800052a:	f1c2 0320 	rsb	r3, r2, #32
 800052e:	40d8      	lsrs	r0, r3
 8000530:	fa0c fc02 	lsl.w	ip, ip, r2
 8000534:	fa21 f303 	lsr.w	r3, r1, r3
 8000538:	4091      	lsls	r1, r2
 800053a:	4301      	orrs	r1, r0
 800053c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000540:	fa1f fe8c 	uxth.w	lr, ip
 8000544:	fbb3 f0f7 	udiv	r0, r3, r7
 8000548:	fb07 3610 	mls	r6, r7, r0, r3
 800054c:	0c0b      	lsrs	r3, r1, #16
 800054e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000552:	fb00 f60e 	mul.w	r6, r0, lr
 8000556:	429e      	cmp	r6, r3
 8000558:	fa04 f402 	lsl.w	r4, r4, r2
 800055c:	d908      	bls.n	8000570 <__udivmoddi4+0x260>
 800055e:	eb1c 0303 	adds.w	r3, ip, r3
 8000562:	f100 38ff 	add.w	r8, r0, #4294967295
 8000566:	d22f      	bcs.n	80005c8 <__udivmoddi4+0x2b8>
 8000568:	429e      	cmp	r6, r3
 800056a:	d92d      	bls.n	80005c8 <__udivmoddi4+0x2b8>
 800056c:	3802      	subs	r0, #2
 800056e:	4463      	add	r3, ip
 8000570:	1b9b      	subs	r3, r3, r6
 8000572:	b289      	uxth	r1, r1
 8000574:	fbb3 f6f7 	udiv	r6, r3, r7
 8000578:	fb07 3316 	mls	r3, r7, r6, r3
 800057c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000580:	fb06 f30e 	mul.w	r3, r6, lr
 8000584:	428b      	cmp	r3, r1
 8000586:	d908      	bls.n	800059a <__udivmoddi4+0x28a>
 8000588:	eb1c 0101 	adds.w	r1, ip, r1
 800058c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000590:	d216      	bcs.n	80005c0 <__udivmoddi4+0x2b0>
 8000592:	428b      	cmp	r3, r1
 8000594:	d914      	bls.n	80005c0 <__udivmoddi4+0x2b0>
 8000596:	3e02      	subs	r6, #2
 8000598:	4461      	add	r1, ip
 800059a:	1ac9      	subs	r1, r1, r3
 800059c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 80005a0:	e738      	b.n	8000414 <__udivmoddi4+0x104>
 80005a2:	462e      	mov	r6, r5
 80005a4:	4628      	mov	r0, r5
 80005a6:	e705      	b.n	80003b4 <__udivmoddi4+0xa4>
 80005a8:	4606      	mov	r6, r0
 80005aa:	e6e3      	b.n	8000374 <__udivmoddi4+0x64>
 80005ac:	4618      	mov	r0, r3
 80005ae:	e6f8      	b.n	80003a2 <__udivmoddi4+0x92>
 80005b0:	454b      	cmp	r3, r9
 80005b2:	d2a9      	bcs.n	8000508 <__udivmoddi4+0x1f8>
 80005b4:	ebb9 0802 	subs.w	r8, r9, r2
 80005b8:	eb64 0e0c 	sbc.w	lr, r4, ip
 80005bc:	3801      	subs	r0, #1
 80005be:	e7a3      	b.n	8000508 <__udivmoddi4+0x1f8>
 80005c0:	4646      	mov	r6, r8
 80005c2:	e7ea      	b.n	800059a <__udivmoddi4+0x28a>
 80005c4:	4620      	mov	r0, r4
 80005c6:	e794      	b.n	80004f2 <__udivmoddi4+0x1e2>
 80005c8:	4640      	mov	r0, r8
 80005ca:	e7d1      	b.n	8000570 <__udivmoddi4+0x260>
 80005cc:	46d0      	mov	r8, sl
 80005ce:	e77b      	b.n	80004c8 <__udivmoddi4+0x1b8>
 80005d0:	3b02      	subs	r3, #2
 80005d2:	4461      	add	r1, ip
 80005d4:	e732      	b.n	800043c <__udivmoddi4+0x12c>
 80005d6:	4630      	mov	r0, r6
 80005d8:	e709      	b.n	80003ee <__udivmoddi4+0xde>
 80005da:	4464      	add	r4, ip
 80005dc:	3802      	subs	r0, #2
 80005de:	e742      	b.n	8000466 <__udivmoddi4+0x156>

080005e0 <__aeabi_idiv0>:
 80005e0:	4770      	bx	lr
 80005e2:	bf00      	nop

080005e4 <cobsEncode>:

/*	COBS encoding routine  */
#define FinishBlock(X) (*code_ptr = (X), code_ptr = dst++, code = 0x01)

void cobsEncode(const uint8_t *ptr, int length, uint8_t *dst)
{
 80005e4:	b480      	push	{r7}
 80005e6:	b089      	sub	sp, #36	; 0x24
 80005e8:	af00      	add	r7, sp, #0
 80005ea:	60f8      	str	r0, [r7, #12]
 80005ec:	60b9      	str	r1, [r7, #8]
 80005ee:	607a      	str	r2, [r7, #4]
    const uint8_t *end = ptr + length;
 80005f0:	68bb      	ldr	r3, [r7, #8]
 80005f2:	68fa      	ldr	r2, [r7, #12]
 80005f4:	4413      	add	r3, r2
 80005f6:	617b      	str	r3, [r7, #20]
    uint8_t *code_ptr = dst++;
 80005f8:	687b      	ldr	r3, [r7, #4]
 80005fa:	1c5a      	adds	r2, r3, #1
 80005fc:	607a      	str	r2, [r7, #4]
 80005fe:	61fb      	str	r3, [r7, #28]
    uint8_t code = 0x01;
 8000600:	2301      	movs	r3, #1
 8000602:	76fb      	strb	r3, [r7, #27]
    
    while (ptr < end)
 8000604:	e025      	b.n	8000652 <cobsEncode+0x6e>
    {
        if (*ptr == 0)
 8000606:	68fb      	ldr	r3, [r7, #12]
 8000608:	781b      	ldrb	r3, [r3, #0]
 800060a:	2b00      	cmp	r3, #0
 800060c:	d109      	bne.n	8000622 <cobsEncode+0x3e>
            FinishBlock(code);
 800060e:	69fb      	ldr	r3, [r7, #28]
 8000610:	7efa      	ldrb	r2, [r7, #27]
 8000612:	701a      	strb	r2, [r3, #0]
 8000614:	687b      	ldr	r3, [r7, #4]
 8000616:	1c5a      	adds	r2, r3, #1
 8000618:	607a      	str	r2, [r7, #4]
 800061a:	61fb      	str	r3, [r7, #28]
 800061c:	2301      	movs	r3, #1
 800061e:	76fb      	strb	r3, [r7, #27]
 8000620:	e014      	b.n	800064c <cobsEncode+0x68>
        else
        {
            *dst++ = *ptr;
 8000622:	687b      	ldr	r3, [r7, #4]
 8000624:	1c5a      	adds	r2, r3, #1
 8000626:	607a      	str	r2, [r7, #4]
 8000628:	68fa      	ldr	r2, [r7, #12]
 800062a:	7812      	ldrb	r2, [r2, #0]
 800062c:	701a      	strb	r2, [r3, #0]
            if (++code == 0xFF)
 800062e:	7efb      	ldrb	r3, [r7, #27]
 8000630:	3301      	adds	r3, #1
 8000632:	76fb      	strb	r3, [r7, #27]
 8000634:	7efb      	ldrb	r3, [r7, #27]
 8000636:	2bff      	cmp	r3, #255	; 0xff
 8000638:	d108      	bne.n	800064c <cobsEncode+0x68>
                FinishBlock(code);
 800063a:	69fb      	ldr	r3, [r7, #28]
 800063c:	7efa      	ldrb	r2, [r7, #27]
 800063e:	701a      	strb	r2, [r3, #0]
 8000640:	687b      	ldr	r3, [r7, #4]
 8000642:	1c5a      	adds	r2, r3, #1
 8000644:	607a      	str	r2, [r7, #4]
 8000646:	61fb      	str	r3, [r7, #28]
 8000648:	2301      	movs	r3, #1
 800064a:	76fb      	strb	r3, [r7, #27]
        }
        ptr++;
 800064c:	68fb      	ldr	r3, [r7, #12]
 800064e:	3301      	adds	r3, #1
 8000650:	60fb      	str	r3, [r7, #12]
    while (ptr < end)
 8000652:	68fa      	ldr	r2, [r7, #12]
 8000654:	697b      	ldr	r3, [r7, #20]
 8000656:	429a      	cmp	r2, r3
 8000658:	d3d5      	bcc.n	8000606 <cobsEncode+0x22>
    }
    
    FinishBlock(code);
 800065a:	69fb      	ldr	r3, [r7, #28]
 800065c:	7efa      	ldrb	r2, [r7, #27]
 800065e:	701a      	strb	r2, [r3, #0]
 8000660:	687b      	ldr	r3, [r7, #4]
 8000662:	1c5a      	adds	r2, r3, #1
 8000664:	607a      	str	r2, [r7, #4]
 8000666:	61fb      	str	r3, [r7, #28]
 8000668:	2301      	movs	r3, #1
 800066a:	76fb      	strb	r3, [r7, #27]
}
 800066c:	bf00      	nop
 800066e:	3724      	adds	r7, #36	; 0x24
 8000670:	46bd      	mov	sp, r7
 8000672:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000676:	4770      	bx	lr

08000678 <ertc_dlog_send>:
#ifdef STM32F767xx
#include "stm32f7xx_hal_uart.h"
#endif

int ertc_dlog_send(struct ertc_dlog *logger, void *data, int size)
{
 8000678:	b580      	push	{r7, lr}
 800067a:	b084      	sub	sp, #16
 800067c:	af00      	add	r7, sp, #0
 800067e:	60f8      	str	r0, [r7, #12]
 8000680:	60b9      	str	r1, [r7, #8]
 8000682:	607a      	str	r2, [r7, #4]
	if (logger->tx_enable) {
 8000684:	68fb      	ldr	r3, [r7, #12]
 8000686:	781b      	ldrb	r3, [r3, #0]
 8000688:	2b00      	cmp	r3, #0
 800068a:	d01c      	beq.n	80006c6 <ertc_dlog_send+0x4e>
		cobsEncode((uint8_t *)data, size, logger->txbuff);
 800068c:	68fb      	ldr	r3, [r7, #12]
 800068e:	3321      	adds	r3, #33	; 0x21
 8000690:	461a      	mov	r2, r3
 8000692:	6879      	ldr	r1, [r7, #4]
 8000694:	68b8      	ldr	r0, [r7, #8]
 8000696:	f7ff ffa5 	bl	80005e4 <cobsEncode>

		/* Add null terminator */
		logger->txbuff[size + 1] = 0x00;
 800069a:	687b      	ldr	r3, [r7, #4]
 800069c:	3301      	adds	r3, #1
 800069e:	68fa      	ldr	r2, [r7, #12]
 80006a0:	4413      	add	r3, r2
 80006a2:	2200      	movs	r2, #0
 80006a4:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

		/*	Send data packet */
		return HAL_UART_Transmit(&logger->uart_handle, (uint8_t *)logger->txbuff, size + 2, HAL_TIMEOUT);
 80006a8:	68fb      	ldr	r3, [r7, #12]
 80006aa:	f103 0044 	add.w	r0, r3, #68	; 0x44
 80006ae:	68fb      	ldr	r3, [r7, #12]
 80006b0:	f103 0121 	add.w	r1, r3, #33	; 0x21
 80006b4:	687b      	ldr	r3, [r7, #4]
 80006b6:	b29b      	uxth	r3, r3
 80006b8:	3302      	adds	r3, #2
 80006ba:	b29a      	uxth	r2, r3
 80006bc:	2303      	movs	r3, #3
 80006be:	f007 f8d1 	bl	8007864 <HAL_UART_Transmit>
 80006c2:	4603      	mov	r3, r0
 80006c4:	e000      	b.n	80006c8 <ertc_dlog_send+0x50>
	}

	return 0;
 80006c6:	2300      	movs	r3, #0
}
 80006c8:	4618      	mov	r0, r3
 80006ca:	3710      	adds	r7, #16
 80006cc:	46bd      	mov	sp, r7
 80006ce:	bd80      	pop	{r7, pc}

080006d0 <ertc_dlog_update>:

int ertc_dlog_update(struct ertc_dlog *logger)
{
 80006d0:	b580      	push	{r7, lr}
 80006d2:	b082      	sub	sp, #8
 80006d4:	af00      	add	r7, sp, #0
 80006d6:	6078      	str	r0, [r7, #4]
	if (HAL_UART_Receive(&logger->uart_handle, (uint8_t *)logger->rxbuff, 1, HAL_TIMEOUT) == HAL_OK) {
 80006d8:	687b      	ldr	r3, [r7, #4]
 80006da:	f103 0044 	add.w	r0, r3, #68	; 0x44
 80006de:	687b      	ldr	r3, [r7, #4]
 80006e0:	1c59      	adds	r1, r3, #1
 80006e2:	2303      	movs	r3, #3
 80006e4:	2201      	movs	r2, #1
 80006e6:	f007 f940 	bl	800796a <HAL_UART_Receive>
 80006ea:	4603      	mov	r3, r0
 80006ec:	2b00      	cmp	r3, #0
 80006ee:	d10e      	bne.n	800070e <ertc_dlog_update+0x3e>
		switch (logger->rxbuff[0]) {
 80006f0:	687b      	ldr	r3, [r7, #4]
 80006f2:	785b      	ldrb	r3, [r3, #1]
 80006f4:	2b41      	cmp	r3, #65	; 0x41
 80006f6:	d002      	beq.n	80006fe <ertc_dlog_update+0x2e>
 80006f8:	2b42      	cmp	r3, #66	; 0x42
 80006fa:	d004      	beq.n	8000706 <ertc_dlog_update+0x36>
 80006fc:	e008      	b.n	8000710 <ertc_dlog_update+0x40>
			case TX_START_CMD:
				logger->tx_enable = true;
 80006fe:	687b      	ldr	r3, [r7, #4]
 8000700:	2201      	movs	r2, #1
 8000702:	701a      	strb	r2, [r3, #0]
				break;
 8000704:	e004      	b.n	8000710 <ertc_dlog_update+0x40>
			case TX_STOP_CMD:
				logger->tx_enable = false;
 8000706:	687b      	ldr	r3, [r7, #4]
 8000708:	2200      	movs	r2, #0
 800070a:	701a      	strb	r2, [r3, #0]
				break;
 800070c:	e000      	b.n	8000710 <ertc_dlog_update+0x40>
//			default:
//				logger->tx_enable = false;
		}
	}
 800070e:	bf00      	nop
	return 0;
 8000710:	2300      	movs	r3, #0
}
 8000712:	4618      	mov	r0, r3
 8000714:	3708      	adds	r7, #8
 8000716:	46bd      	mov	sp, r7
 8000718:	bd80      	pop	{r7, pc}
	...

0800071c <saturate>:

// Saturation function (we do not exceed the VBATT/2 to avoid to damege the motor)
float VLIM = VBATT / 2;

float saturate(float voltage)
{
 800071c:	b480      	push	{r7}
 800071e:	b083      	sub	sp, #12
 8000720:	af00      	add	r7, sp, #0
 8000722:	ed87 0a01 	vstr	s0, [r7, #4]
  if (voltage > VLIM)
 8000726:	4b15      	ldr	r3, [pc, #84]	; (800077c <saturate+0x60>)
 8000728:	edd3 7a00 	vldr	s15, [r3]
 800072c:	ed97 7a01 	vldr	s14, [r7, #4]
 8000730:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000734:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000738:	dd03      	ble.n	8000742 <saturate+0x26>
    voltage = VLIM;
 800073a:	4b10      	ldr	r3, [pc, #64]	; (800077c <saturate+0x60>)
 800073c:	681b      	ldr	r3, [r3, #0]
 800073e:	607b      	str	r3, [r7, #4]
 8000740:	e012      	b.n	8000768 <saturate+0x4c>
  else if (voltage < -VLIM)
 8000742:	4b0e      	ldr	r3, [pc, #56]	; (800077c <saturate+0x60>)
 8000744:	edd3 7a00 	vldr	s15, [r3]
 8000748:	eef1 7a67 	vneg.f32	s15, s15
 800074c:	ed97 7a01 	vldr	s14, [r7, #4]
 8000750:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000754:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000758:	d506      	bpl.n	8000768 <saturate+0x4c>
    voltage = -VLIM;
 800075a:	4b08      	ldr	r3, [pc, #32]	; (800077c <saturate+0x60>)
 800075c:	edd3 7a00 	vldr	s15, [r3]
 8000760:	eef1 7a67 	vneg.f32	s15, s15
 8000764:	edc7 7a01 	vstr	s15, [r7, #4]
  return voltage;
 8000768:	687b      	ldr	r3, [r7, #4]
 800076a:	ee07 3a90 	vmov	s15, r3
}
 800076e:	eeb0 0a67 	vmov.f32	s0, s15
 8000772:	370c      	adds	r7, #12
 8000774:	46bd      	mov	sp, r7
 8000776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800077a:	4770      	bx	lr
 800077c:	20000004 	.word	0x20000004

08000780 <compute_error>:
  voltage = KP * error + I2;
  voltage = saturate(voltage);
  return voltage;
}

float compute_error(uint8_t line_sensor_data) {
 8000780:	b480      	push	{r7}
 8000782:	b087      	sub	sp, #28
 8000784:	af00      	add	r7, sp, #0
 8000786:	4603      	mov	r3, r0
 8000788:	71fb      	strb	r3, [r7, #7]
	uint8_t sens_data = line_sensor_data;
 800078a:	79fb      	ldrb	r3, [r7, #7]
 800078c:	75fb      	strb	r3, [r7, #23]
	float err_sum = 0;
 800078e:	f04f 0300 	mov.w	r3, #0
 8000792:	613b      	str	r3, [r7, #16]
	int i= 0;
 8000794:	2300      	movs	r3, #0
 8000796:	60fb      	str	r3, [r7, #12]
	int count = 0;
 8000798:	2300      	movs	r3, #0
 800079a:	60bb      	str	r3, [r7, #8]
	while (sens_data) {
 800079c:	e020      	b.n	80007e0 <compute_error+0x60>
		count += sens_data & 1;
 800079e:	7dfb      	ldrb	r3, [r7, #23]
 80007a0:	f003 0301 	and.w	r3, r3, #1
 80007a4:	68ba      	ldr	r2, [r7, #8]
 80007a6:	4413      	add	r3, r2
 80007a8:	60bb      	str	r3, [r7, #8]
		err_sum += omega_n[i]*(sens_data & 1);
 80007aa:	4a18      	ldr	r2, [pc, #96]	; (800080c <compute_error+0x8c>)
 80007ac:	68fb      	ldr	r3, [r7, #12]
 80007ae:	009b      	lsls	r3, r3, #2
 80007b0:	4413      	add	r3, r2
 80007b2:	ed93 7a00 	vldr	s14, [r3]
 80007b6:	7dfb      	ldrb	r3, [r7, #23]
 80007b8:	f003 0301 	and.w	r3, r3, #1
 80007bc:	ee07 3a90 	vmov	s15, r3
 80007c0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80007c4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80007c8:	ed97 7a04 	vldr	s14, [r7, #16]
 80007cc:	ee77 7a27 	vadd.f32	s15, s14, s15
 80007d0:	edc7 7a04 	vstr	s15, [r7, #16]
		sens_data >>= 1;
 80007d4:	7dfb      	ldrb	r3, [r7, #23]
 80007d6:	085b      	lsrs	r3, r3, #1
 80007d8:	75fb      	strb	r3, [r7, #23]
		i++;
 80007da:	68fb      	ldr	r3, [r7, #12]
 80007dc:	3301      	adds	r3, #1
 80007de:	60fb      	str	r3, [r7, #12]
	while (sens_data) {
 80007e0:	7dfb      	ldrb	r3, [r7, #23]
 80007e2:	2b00      	cmp	r3, #0
 80007e4:	d1db      	bne.n	800079e <compute_error+0x1e>
	}
	return (float)(err_sum/count);
 80007e6:	68bb      	ldr	r3, [r7, #8]
 80007e8:	ee07 3a90 	vmov	s15, r3
 80007ec:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80007f0:	ed97 7a04 	vldr	s14, [r7, #16]
 80007f4:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80007f8:	eef0 7a66 	vmov.f32	s15, s13
}
 80007fc:	eeb0 0a67 	vmov.f32	s0, s15
 8000800:	371c      	adds	r7, #28
 8000802:	46bd      	mov	sp, r7
 8000804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000808:	4770      	bx	lr
 800080a:	bf00      	nop
 800080c:	080092fc 	.word	0x080092fc

08000810 <Simple_Linear_Ctrl>:

float Simple_Linear_Ctrl(float error_sl){
 8000810:	b480      	push	{r7}
 8000812:	b085      	sub	sp, #20
 8000814:	af00      	add	r7, sp, #0
 8000816:	ed87 0a01 	vstr	s0, [r7, #4]
	float K = 0.01;
 800081a:	4b0b      	ldr	r3, [pc, #44]	; (8000848 <Simple_Linear_Ctrl+0x38>)
 800081c:	60fb      	str	r3, [r7, #12]

	float correction = K*error_sl;
 800081e:	ed97 7a03 	vldr	s14, [r7, #12]
 8000822:	edd7 7a01 	vldr	s15, [r7, #4]
 8000826:	ee67 7a27 	vmul.f32	s15, s14, s15
 800082a:	edc7 7a02 	vstr	s15, [r7, #8]

	correction = error_sl;
 800082e:	687b      	ldr	r3, [r7, #4]
 8000830:	60bb      	str	r3, [r7, #8]

	return correction;
 8000832:	68bb      	ldr	r3, [r7, #8]
 8000834:	ee07 3a90 	vmov	s15, r3
}
 8000838:	eeb0 0a67 	vmov.f32	s0, s15
 800083c:	3714      	adds	r7, #20
 800083e:	46bd      	mov	sp, r7
 8000840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000844:	4770      	bx	lr
 8000846:	bf00      	nop
 8000848:	3c23d70a 	.word	0x3c23d70a
 800084c:	00000000 	.word	0x00000000

08000850 <computeRpm>:


float computeRpm(int32_t encoder_read)
{
 8000850:	b480      	push	{r7}
 8000852:	b087      	sub	sp, #28
 8000854:	af00      	add	r7, sp, #0
 8000856:	6078      	str	r0, [r7, #4]
  float revolutions = 0;
 8000858:	f04f 0300 	mov.w	r3, #0
 800085c:	617b      	str	r3, [r7, #20]
  float motor_rpm = 0;
 800085e:	f04f 0300 	mov.w	r3, #0
 8000862:	613b      	str	r3, [r7, #16]
  revolutions = ((float)encoder_read / 3840.0);
 8000864:	687b      	ldr	r3, [r7, #4]
 8000866:	ee07 3a90 	vmov	s15, r3
 800086a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800086e:	eddf 6a14 	vldr	s13, [pc, #80]	; 80008c0 <computeRpm+0x70>
 8000872:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000876:	edc7 7a05 	vstr	s15, [r7, #20]
  float wheel_rpm = 60.0 * revolutions / (float)TS;
 800087a:	edd7 7a05 	vldr	s15, [r7, #20]
 800087e:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000882:	ed9f 6b0b 	vldr	d6, [pc, #44]	; 80008b0 <computeRpm+0x60>
 8000886:	ee27 6b06 	vmul.f64	d6, d7, d6
 800088a:	ed9f 5b0b 	vldr	d5, [pc, #44]	; 80008b8 <computeRpm+0x68>
 800088e:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8000892:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8000896:	edc7 7a03 	vstr	s15, [r7, #12]
  return (float) wheel_rpm;
 800089a:	68fb      	ldr	r3, [r7, #12]
 800089c:	ee07 3a90 	vmov	s15, r3
}
 80008a0:	eeb0 0a67 	vmov.f32	s0, s15
 80008a4:	371c      	adds	r7, #28
 80008a6:	46bd      	mov	sp, r7
 80008a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008ac:	4770      	bx	lr
 80008ae:	bf00      	nop
 80008b0:	00000000 	.word	0x00000000
 80008b4:	404e0000 	.word	0x404e0000
 80008b8:	40000000 	.word	0x40000000
 80008bc:	3f847ae1 	.word	0x3f847ae1
 80008c0:	45700000 	.word	0x45700000

080008c4 <countBit>:

// Callback to select VREF manually
float speed = VREF;
int actual_keyboard_value;

uint8_t countBit(uint8_t n){
 80008c4:	b480      	push	{r7}
 80008c6:	b085      	sub	sp, #20
 80008c8:	af00      	add	r7, sp, #0
 80008ca:	4603      	mov	r3, r0
 80008cc:	71fb      	strb	r3, [r7, #7]
	uint8_t count = 0;
 80008ce:	2300      	movs	r3, #0
 80008d0:	73fb      	strb	r3, [r7, #15]
	while(n){
 80008d2:	e009      	b.n	80008e8 <countBit+0x24>
		count += n & 1;
 80008d4:	79fb      	ldrb	r3, [r7, #7]
 80008d6:	f003 0301 	and.w	r3, r3, #1
 80008da:	b2da      	uxtb	r2, r3
 80008dc:	7bfb      	ldrb	r3, [r7, #15]
 80008de:	4413      	add	r3, r2
 80008e0:	73fb      	strb	r3, [r7, #15]
		n>>=1;
 80008e2:	79fb      	ldrb	r3, [r7, #7]
 80008e4:	085b      	lsrs	r3, r3, #1
 80008e6:	71fb      	strb	r3, [r7, #7]
	while(n){
 80008e8:	79fb      	ldrb	r3, [r7, #7]
 80008ea:	2b00      	cmp	r3, #0
 80008ec:	d1f2      	bne.n	80008d4 <countBit+0x10>
	}
	return count;
 80008ee:	7bfb      	ldrb	r3, [r7, #15]
}
 80008f0:	4618      	mov	r0, r3
 80008f2:	3714      	adds	r7, #20
 80008f4:	46bd      	mov	sp, r7
 80008f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008fa:	4770      	bx	lr

080008fc <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80008fc:	b580      	push	{r7, lr}
 80008fe:	b08a      	sub	sp, #40	; 0x28
 8000900:	af04      	add	r7, sp, #16
 8000902:	4603      	mov	r3, r0
 8000904:	80fb      	strh	r3, [r7, #6]

  uint8_t buf[2], data;

  HAL_StatusTypeDef status =  HAL_I2C_Mem_Read(&hi2c1, SX1509_I2C_ADDR2 << 1, REG_KEY_DATA_1, 1, &buf[0], 1, HAL_TIMEOUT);
 8000906:	2364      	movs	r3, #100	; 0x64
 8000908:	9302      	str	r3, [sp, #8]
 800090a:	2301      	movs	r3, #1
 800090c:	9301      	str	r3, [sp, #4]
 800090e:	f107 0308 	add.w	r3, r7, #8
 8000912:	9300      	str	r3, [sp, #0]
 8000914:	2301      	movs	r3, #1
 8000916:	2227      	movs	r2, #39	; 0x27
 8000918:	217e      	movs	r1, #126	; 0x7e
 800091a:	482c      	ldr	r0, [pc, #176]	; (80009cc <HAL_GPIO_EXTI_Callback+0xd0>)
 800091c:	f003 fa9c 	bl	8003e58 <HAL_I2C_Mem_Read>
 8000920:	4603      	mov	r3, r0
 8000922:	75fb      	strb	r3, [r7, #23]

  status =  HAL_I2C_Mem_Read(&hi2c1, SX1509_I2C_ADDR2 << 1, REG_KEY_DATA_2, 1, &buf[1], 1, HAL_TIMEOUT);
 8000924:	2364      	movs	r3, #100	; 0x64
 8000926:	9302      	str	r3, [sp, #8]
 8000928:	2301      	movs	r3, #1
 800092a:	9301      	str	r3, [sp, #4]
 800092c:	f107 0308 	add.w	r3, r7, #8
 8000930:	3301      	adds	r3, #1
 8000932:	9300      	str	r3, [sp, #0]
 8000934:	2301      	movs	r3, #1
 8000936:	2228      	movs	r2, #40	; 0x28
 8000938:	217e      	movs	r1, #126	; 0x7e
 800093a:	4824      	ldr	r0, [pc, #144]	; (80009cc <HAL_GPIO_EXTI_Callback+0xd0>)
 800093c:	f003 fa8c 	bl	8003e58 <HAL_I2C_Mem_Read>
 8000940:	4603      	mov	r3, r0
 8000942:	75fb      	strb	r3, [r7, #23]

  int row = countBit(~buf[0]-1);
 8000944:	7a3a      	ldrb	r2, [r7, #8]
 8000946:	f06f 0301 	mvn.w	r3, #1
 800094a:	1a9b      	subs	r3, r3, r2
 800094c:	b2db      	uxtb	r3, r3
 800094e:	4618      	mov	r0, r3
 8000950:	f7ff ffb8 	bl	80008c4 <countBit>
 8000954:	4603      	mov	r3, r0
 8000956:	613b      	str	r3, [r7, #16]
  int column = countBit(~buf[1]-1);
 8000958:	7a7a      	ldrb	r2, [r7, #9]
 800095a:	f06f 0301 	mvn.w	r3, #1
 800095e:	1a9b      	subs	r3, r3, r2
 8000960:	b2db      	uxtb	r3, r3
 8000962:	4618      	mov	r0, r3
 8000964:	f7ff ffae 	bl	80008c4 <countBit>
 8000968:	4603      	mov	r3, r0
 800096a:	60fb      	str	r3, [r7, #12]


  // HARD WAY
  if(keypadLayout[column][row] == '#')
 800096c:	4a18      	ldr	r2, [pc, #96]	; (80009d0 <HAL_GPIO_EXTI_Callback+0xd4>)
 800096e:	68fb      	ldr	r3, [r7, #12]
 8000970:	009b      	lsls	r3, r3, #2
 8000972:	441a      	add	r2, r3
 8000974:	693b      	ldr	r3, [r7, #16]
 8000976:	4413      	add	r3, r2
 8000978:	781b      	ldrb	r3, [r3, #0]
 800097a:	2b23      	cmp	r3, #35	; 0x23
 800097c:	d110      	bne.n	80009a0 <HAL_GPIO_EXTI_Callback+0xa4>
  {
	  speed = (float) actual_keyboard_value*120;
 800097e:	4b15      	ldr	r3, [pc, #84]	; (80009d4 <HAL_GPIO_EXTI_Callback+0xd8>)
 8000980:	681b      	ldr	r3, [r3, #0]
 8000982:	ee07 3a90 	vmov	s15, r3
 8000986:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800098a:	ed9f 7a13 	vldr	s14, [pc, #76]	; 80009d8 <HAL_GPIO_EXTI_Callback+0xdc>
 800098e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000992:	4b12      	ldr	r3, [pc, #72]	; (80009dc <HAL_GPIO_EXTI_Callback+0xe0>)
 8000994:	edc3 7a00 	vstr	s15, [r3]
	  actual_keyboard_value = 0;
 8000998:	4b0e      	ldr	r3, [pc, #56]	; (80009d4 <HAL_GPIO_EXTI_Callback+0xd8>)
 800099a:	2200      	movs	r2, #0
 800099c:	601a      	str	r2, [r3, #0]
  else
  {
	  actual_keyboard_value = actual_keyboard_value*10 + ((int) keypadLayout[column][row]-48);
  }

}
 800099e:	e011      	b.n	80009c4 <HAL_GPIO_EXTI_Callback+0xc8>
	  actual_keyboard_value = actual_keyboard_value*10 + ((int) keypadLayout[column][row]-48);
 80009a0:	4b0c      	ldr	r3, [pc, #48]	; (80009d4 <HAL_GPIO_EXTI_Callback+0xd8>)
 80009a2:	681a      	ldr	r2, [r3, #0]
 80009a4:	4613      	mov	r3, r2
 80009a6:	009b      	lsls	r3, r3, #2
 80009a8:	4413      	add	r3, r2
 80009aa:	005b      	lsls	r3, r3, #1
 80009ac:	4619      	mov	r1, r3
 80009ae:	4a08      	ldr	r2, [pc, #32]	; (80009d0 <HAL_GPIO_EXTI_Callback+0xd4>)
 80009b0:	68fb      	ldr	r3, [r7, #12]
 80009b2:	009b      	lsls	r3, r3, #2
 80009b4:	441a      	add	r2, r3
 80009b6:	693b      	ldr	r3, [r7, #16]
 80009b8:	4413      	add	r3, r2
 80009ba:	781b      	ldrb	r3, [r3, #0]
 80009bc:	3b30      	subs	r3, #48	; 0x30
 80009be:	440b      	add	r3, r1
 80009c0:	4a04      	ldr	r2, [pc, #16]	; (80009d4 <HAL_GPIO_EXTI_Callback+0xd8>)
 80009c2:	6013      	str	r3, [r2, #0]
}
 80009c4:	bf00      	nop
 80009c6:	3718      	adds	r7, #24
 80009c8:	46bd      	mov	sp, r7
 80009ca:	bd80      	pop	{r7, pc}
 80009cc:	200000e0 	.word	0x200000e0
 80009d0:	0800931c 	.word	0x0800931c
 80009d4:	20000808 	.word	0x20000808
 80009d8:	42f00000 	.word	0x42f00000
 80009dc:	20000008 	.word	0x20000008

080009e0 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80009e0:	b580      	push	{r7, lr}
 80009e2:	b094      	sub	sp, #80	; 0x50
 80009e4:	af04      	add	r7, sp, #16
 80009e6:	6078      	str	r0, [r7, #4]
  // && logger.tx_enable
  if (htim->Instance == TIM6)
 80009e8:	687b      	ldr	r3, [r7, #4]
 80009ea:	681b      	ldr	r3, [r3, #0]
 80009ec:	4ab0      	ldr	r2, [pc, #704]	; (8000cb0 <HAL_TIM_PeriodElapsedCallback+0x2d0>)
 80009ee:	4293      	cmp	r3, r2
 80009f0:	f040 81d7 	bne.w	8000da2 <HAL_TIM_PeriodElapsedCallback+0x3c2>
  {
	uint8_t buff;
	HAL_StatusTypeDef status =  HAL_I2C_Mem_Read(&hi2c1, SX1509_I2C_ADDR1 << 1, REG_DATA_B, 1, &buff, 1, HAL_TIMEOUT);
 80009f4:	2364      	movs	r3, #100	; 0x64
 80009f6:	9302      	str	r3, [sp, #8]
 80009f8:	2301      	movs	r3, #1
 80009fa:	9301      	str	r3, [sp, #4]
 80009fc:	f107 030f 	add.w	r3, r7, #15
 8000a00:	9300      	str	r3, [sp, #0]
 8000a02:	2301      	movs	r3, #1
 8000a04:	2210      	movs	r2, #16
 8000a06:	217c      	movs	r1, #124	; 0x7c
 8000a08:	48aa      	ldr	r0, [pc, #680]	; (8000cb4 <HAL_TIM_PeriodElapsedCallback+0x2d4>)
 8000a0a:	f003 fa25 	bl	8003e58 <HAL_I2C_Mem_Read>
 8000a0e:	4603      	mov	r3, r0
 8000a10:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f

	float error_sensor = compute_error(buff);
 8000a14:	7bfb      	ldrb	r3, [r7, #15]
 8000a16:	4618      	mov	r0, r3
 8000a18:	f7ff feb2 	bl	8000780 <compute_error>
 8000a1c:	ed87 0a0e 	vstr	s0, [r7, #56]	; 0x38
	//float angle_error = error_sensor/H;

    static int32_t TIM3_PreviousCount = 0;
    static int32_t TIM4_PreviousCount = 0;

    TIM3_CurrentCount = (int32_t) __HAL_TIM_GET_COUNTER(&htim3);
 8000a20:	4ba5      	ldr	r3, [pc, #660]	; (8000cb8 <HAL_TIM_PeriodElapsedCallback+0x2d8>)
 8000a22:	681b      	ldr	r3, [r3, #0]
 8000a24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000a26:	461a      	mov	r2, r3
 8000a28:	4ba4      	ldr	r3, [pc, #656]	; (8000cbc <HAL_TIM_PeriodElapsedCallback+0x2dc>)
 8000a2a:	601a      	str	r2, [r3, #0]
    TIM4_CurrentCount = (int32_t) __HAL_TIM_GET_COUNTER(&htim4);
 8000a2c:	4ba4      	ldr	r3, [pc, #656]	; (8000cc0 <HAL_TIM_PeriodElapsedCallback+0x2e0>)
 8000a2e:	681b      	ldr	r3, [r3, #0]
 8000a30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000a32:	461a      	mov	r2, r3
 8000a34:	4ba3      	ldr	r3, [pc, #652]	; (8000cc4 <HAL_TIM_PeriodElapsedCallback+0x2e4>)
 8000a36:	601a      	str	r2, [r3, #0]

    /* evaluate increment of TIM3 counter from previous count */
    if (__HAL_TIM_IS_TIM_COUNTING_DOWN(&htim3))
 8000a38:	4b9f      	ldr	r3, [pc, #636]	; (8000cb8 <HAL_TIM_PeriodElapsedCallback+0x2d8>)
 8000a3a:	681b      	ldr	r3, [r3, #0]
 8000a3c:	681b      	ldr	r3, [r3, #0]
 8000a3e:	f003 0310 	and.w	r3, r3, #16
 8000a42:	2b10      	cmp	r3, #16
 8000a44:	d117      	bne.n	8000a76 <HAL_TIM_PeriodElapsedCallback+0x96>
    {
      /* check for counter underflow */
      if (TIM3_CurrentCount <= TIM3_PreviousCount)
 8000a46:	4b9d      	ldr	r3, [pc, #628]	; (8000cbc <HAL_TIM_PeriodElapsedCallback+0x2dc>)
 8000a48:	681a      	ldr	r2, [r3, #0]
 8000a4a:	4b9f      	ldr	r3, [pc, #636]	; (8000cc8 <HAL_TIM_PeriodElapsedCallback+0x2e8>)
 8000a4c:	681b      	ldr	r3, [r3, #0]
 8000a4e:	429a      	cmp	r2, r3
 8000a50:	dc07      	bgt.n	8000a62 <HAL_TIM_PeriodElapsedCallback+0x82>
        TIM3_DiffCount = TIM3_CurrentCount - TIM3_PreviousCount;
 8000a52:	4b9a      	ldr	r3, [pc, #616]	; (8000cbc <HAL_TIM_PeriodElapsedCallback+0x2dc>)
 8000a54:	681a      	ldr	r2, [r3, #0]
 8000a56:	4b9c      	ldr	r3, [pc, #624]	; (8000cc8 <HAL_TIM_PeriodElapsedCallback+0x2e8>)
 8000a58:	681b      	ldr	r3, [r3, #0]
 8000a5a:	1ad3      	subs	r3, r2, r3
 8000a5c:	4a9b      	ldr	r2, [pc, #620]	; (8000ccc <HAL_TIM_PeriodElapsedCallback+0x2ec>)
 8000a5e:	6013      	str	r3, [r2, #0]
 8000a60:	e021      	b.n	8000aa6 <HAL_TIM_PeriodElapsedCallback+0xc6>
      else
        TIM3_DiffCount = -((TIM3_ARR_VALUE + 1) - TIM3_CurrentCount) - TIM3_PreviousCount;
 8000a62:	4b96      	ldr	r3, [pc, #600]	; (8000cbc <HAL_TIM_PeriodElapsedCallback+0x2dc>)
 8000a64:	681b      	ldr	r3, [r3, #0]
 8000a66:	f6a3 7201 	subw	r2, r3, #3841	; 0xf01
 8000a6a:	4b97      	ldr	r3, [pc, #604]	; (8000cc8 <HAL_TIM_PeriodElapsedCallback+0x2e8>)
 8000a6c:	681b      	ldr	r3, [r3, #0]
 8000a6e:	1ad3      	subs	r3, r2, r3
 8000a70:	4a96      	ldr	r2, [pc, #600]	; (8000ccc <HAL_TIM_PeriodElapsedCallback+0x2ec>)
 8000a72:	6013      	str	r3, [r2, #0]
 8000a74:	e017      	b.n	8000aa6 <HAL_TIM_PeriodElapsedCallback+0xc6>
    }
    else
    {
      /* check for counter overflow */
      if (TIM3_CurrentCount >= TIM3_PreviousCount)
 8000a76:	4b91      	ldr	r3, [pc, #580]	; (8000cbc <HAL_TIM_PeriodElapsedCallback+0x2dc>)
 8000a78:	681a      	ldr	r2, [r3, #0]
 8000a7a:	4b93      	ldr	r3, [pc, #588]	; (8000cc8 <HAL_TIM_PeriodElapsedCallback+0x2e8>)
 8000a7c:	681b      	ldr	r3, [r3, #0]
 8000a7e:	429a      	cmp	r2, r3
 8000a80:	db07      	blt.n	8000a92 <HAL_TIM_PeriodElapsedCallback+0xb2>
        TIM3_DiffCount = TIM3_CurrentCount - TIM3_PreviousCount;
 8000a82:	4b8e      	ldr	r3, [pc, #568]	; (8000cbc <HAL_TIM_PeriodElapsedCallback+0x2dc>)
 8000a84:	681a      	ldr	r2, [r3, #0]
 8000a86:	4b90      	ldr	r3, [pc, #576]	; (8000cc8 <HAL_TIM_PeriodElapsedCallback+0x2e8>)
 8000a88:	681b      	ldr	r3, [r3, #0]
 8000a8a:	1ad3      	subs	r3, r2, r3
 8000a8c:	4a8f      	ldr	r2, [pc, #572]	; (8000ccc <HAL_TIM_PeriodElapsedCallback+0x2ec>)
 8000a8e:	6013      	str	r3, [r2, #0]
 8000a90:	e009      	b.n	8000aa6 <HAL_TIM_PeriodElapsedCallback+0xc6>
      else
        TIM3_DiffCount = ((TIM3_ARR_VALUE + 1) - TIM3_PreviousCount) + TIM3_CurrentCount;
 8000a92:	4b8d      	ldr	r3, [pc, #564]	; (8000cc8 <HAL_TIM_PeriodElapsedCallback+0x2e8>)
 8000a94:	681a      	ldr	r2, [r3, #0]
 8000a96:	f640 7301 	movw	r3, #3841	; 0xf01
 8000a9a:	1a9b      	subs	r3, r3, r2
 8000a9c:	4a87      	ldr	r2, [pc, #540]	; (8000cbc <HAL_TIM_PeriodElapsedCallback+0x2dc>)
 8000a9e:	6812      	ldr	r2, [r2, #0]
 8000aa0:	4413      	add	r3, r2
 8000aa2:	4a8a      	ldr	r2, [pc, #552]	; (8000ccc <HAL_TIM_PeriodElapsedCallback+0x2ec>)
 8000aa4:	6013      	str	r3, [r2, #0]
    }

    /* evaluate increment of TIM4 counter from previous count */
    if (__HAL_TIM_IS_TIM_COUNTING_DOWN(&htim4))
 8000aa6:	4b86      	ldr	r3, [pc, #536]	; (8000cc0 <HAL_TIM_PeriodElapsedCallback+0x2e0>)
 8000aa8:	681b      	ldr	r3, [r3, #0]
 8000aaa:	681b      	ldr	r3, [r3, #0]
 8000aac:	f003 0310 	and.w	r3, r3, #16
 8000ab0:	2b10      	cmp	r3, #16
 8000ab2:	d117      	bne.n	8000ae4 <HAL_TIM_PeriodElapsedCallback+0x104>
    {
      /* check for counter underflow */
      if (TIM4_CurrentCount <= TIM4_PreviousCount)
 8000ab4:	4b83      	ldr	r3, [pc, #524]	; (8000cc4 <HAL_TIM_PeriodElapsedCallback+0x2e4>)
 8000ab6:	681a      	ldr	r2, [r3, #0]
 8000ab8:	4b85      	ldr	r3, [pc, #532]	; (8000cd0 <HAL_TIM_PeriodElapsedCallback+0x2f0>)
 8000aba:	681b      	ldr	r3, [r3, #0]
 8000abc:	429a      	cmp	r2, r3
 8000abe:	dc07      	bgt.n	8000ad0 <HAL_TIM_PeriodElapsedCallback+0xf0>
        TIM4_DiffCount = TIM4_CurrentCount - TIM4_PreviousCount;
 8000ac0:	4b80      	ldr	r3, [pc, #512]	; (8000cc4 <HAL_TIM_PeriodElapsedCallback+0x2e4>)
 8000ac2:	681a      	ldr	r2, [r3, #0]
 8000ac4:	4b82      	ldr	r3, [pc, #520]	; (8000cd0 <HAL_TIM_PeriodElapsedCallback+0x2f0>)
 8000ac6:	681b      	ldr	r3, [r3, #0]
 8000ac8:	1ad3      	subs	r3, r2, r3
 8000aca:	4a82      	ldr	r2, [pc, #520]	; (8000cd4 <HAL_TIM_PeriodElapsedCallback+0x2f4>)
 8000acc:	6013      	str	r3, [r2, #0]
 8000ace:	e020      	b.n	8000b12 <HAL_TIM_PeriodElapsedCallback+0x132>
      else
        TIM4_DiffCount = -((TIM4_ARR_VALUE + 1) - TIM4_CurrentCount) - TIM4_PreviousCount;
 8000ad0:	4b7c      	ldr	r3, [pc, #496]	; (8000cc4 <HAL_TIM_PeriodElapsedCallback+0x2e4>)
 8000ad2:	681b      	ldr	r3, [r3, #0]
 8000ad4:	f5a3 6270 	sub.w	r2, r3, #3840	; 0xf00
 8000ad8:	4b7d      	ldr	r3, [pc, #500]	; (8000cd0 <HAL_TIM_PeriodElapsedCallback+0x2f0>)
 8000ada:	681b      	ldr	r3, [r3, #0]
 8000adc:	1ad3      	subs	r3, r2, r3
 8000ade:	4a7d      	ldr	r2, [pc, #500]	; (8000cd4 <HAL_TIM_PeriodElapsedCallback+0x2f4>)
 8000ae0:	6013      	str	r3, [r2, #0]
 8000ae2:	e016      	b.n	8000b12 <HAL_TIM_PeriodElapsedCallback+0x132>
    }
    else
    {
      /* check for counter overflow */
      if (TIM4_CurrentCount >= TIM4_PreviousCount)
 8000ae4:	4b77      	ldr	r3, [pc, #476]	; (8000cc4 <HAL_TIM_PeriodElapsedCallback+0x2e4>)
 8000ae6:	681a      	ldr	r2, [r3, #0]
 8000ae8:	4b79      	ldr	r3, [pc, #484]	; (8000cd0 <HAL_TIM_PeriodElapsedCallback+0x2f0>)
 8000aea:	681b      	ldr	r3, [r3, #0]
 8000aec:	429a      	cmp	r2, r3
 8000aee:	db07      	blt.n	8000b00 <HAL_TIM_PeriodElapsedCallback+0x120>
        TIM4_DiffCount = TIM4_CurrentCount - TIM4_PreviousCount;
 8000af0:	4b74      	ldr	r3, [pc, #464]	; (8000cc4 <HAL_TIM_PeriodElapsedCallback+0x2e4>)
 8000af2:	681a      	ldr	r2, [r3, #0]
 8000af4:	4b76      	ldr	r3, [pc, #472]	; (8000cd0 <HAL_TIM_PeriodElapsedCallback+0x2f0>)
 8000af6:	681b      	ldr	r3, [r3, #0]
 8000af8:	1ad3      	subs	r3, r2, r3
 8000afa:	4a76      	ldr	r2, [pc, #472]	; (8000cd4 <HAL_TIM_PeriodElapsedCallback+0x2f4>)
 8000afc:	6013      	str	r3, [r2, #0]
 8000afe:	e008      	b.n	8000b12 <HAL_TIM_PeriodElapsedCallback+0x132>
      else
        TIM4_DiffCount = ((TIM4_ARR_VALUE + 1) - TIM4_PreviousCount) + TIM4_CurrentCount;
 8000b00:	4b73      	ldr	r3, [pc, #460]	; (8000cd0 <HAL_TIM_PeriodElapsedCallback+0x2f0>)
 8000b02:	681b      	ldr	r3, [r3, #0]
 8000b04:	f5c3 6270 	rsb	r2, r3, #3840	; 0xf00
 8000b08:	4b6e      	ldr	r3, [pc, #440]	; (8000cc4 <HAL_TIM_PeriodElapsedCallback+0x2e4>)
 8000b0a:	681b      	ldr	r3, [r3, #0]
 8000b0c:	4413      	add	r3, r2
 8000b0e:	4a71      	ldr	r2, [pc, #452]	; (8000cd4 <HAL_TIM_PeriodElapsedCallback+0x2f4>)
 8000b10:	6013      	str	r3, [r2, #0]
    }

    TIM3_PreviousCount = TIM3_CurrentCount;
 8000b12:	4b6a      	ldr	r3, [pc, #424]	; (8000cbc <HAL_TIM_PeriodElapsedCallback+0x2dc>)
 8000b14:	681b      	ldr	r3, [r3, #0]
 8000b16:	4a6c      	ldr	r2, [pc, #432]	; (8000cc8 <HAL_TIM_PeriodElapsedCallback+0x2e8>)
 8000b18:	6013      	str	r3, [r2, #0]
    TIM4_PreviousCount = TIM4_CurrentCount;
 8000b1a:	4b6a      	ldr	r3, [pc, #424]	; (8000cc4 <HAL_TIM_PeriodElapsedCallback+0x2e4>)
 8000b1c:	681b      	ldr	r3, [r3, #0]
 8000b1e:	4a6c      	ldr	r2, [pc, #432]	; (8000cd0 <HAL_TIM_PeriodElapsedCallback+0x2f0>)
 8000b20:	6013      	str	r3, [r2, #0]

    // Compute rpm considering 16 pulses per round
    // This speed [rpm] is considered at the motor side
    // If we want the speed of the wheels we have to convert this value taking into account the gear ratio
    // This is done when we pass data to the logger
    float rpm_1 = computeRpm(TIM3_DiffCount);
 8000b22:	4b6a      	ldr	r3, [pc, #424]	; (8000ccc <HAL_TIM_PeriodElapsedCallback+0x2ec>)
 8000b24:	681b      	ldr	r3, [r3, #0]
 8000b26:	4618      	mov	r0, r3
 8000b28:	f7ff fe92 	bl	8000850 <computeRpm>
 8000b2c:	ed87 0a0d 	vstr	s0, [r7, #52]	; 0x34
	float rpm_2 = computeRpm(TIM4_DiffCount);
 8000b30:	4b68      	ldr	r3, [pc, #416]	; (8000cd4 <HAL_TIM_PeriodElapsedCallback+0x2f4>)
 8000b32:	681b      	ldr	r3, [r3, #0]
 8000b34:	4618      	mov	r0, r3
 8000b36:	f7ff fe8b 	bl	8000850 <computeRpm>
 8000b3a:	ed87 0a0c 	vstr	s0, [r7, #48]	; 0x30

	float rads_1 = RPM2RADS*rpm_1;
 8000b3e:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8000b42:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000b46:	ed9f 6b54 	vldr	d6, [pc, #336]	; 8000c98 <HAL_TIM_PeriodElapsedCallback+0x2b8>
 8000b4a:	ee27 7b06 	vmul.f64	d7, d7, d6
 8000b4e:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8000b52:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
	float rads_2 = RPM2RADS*rpm_2;
 8000b56:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 8000b5a:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000b5e:	ed9f 6b4e 	vldr	d6, [pc, #312]	; 8000c98 <HAL_TIM_PeriodElapsedCallback+0x2b8>
 8000b62:	ee27 7b06 	vmul.f64	d7, d7, d6
 8000b66:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8000b6a:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28

    //v1 = computeRpm(TIM3_DiffCount);
    //v2 = computeRpm(TIM4_DiffCount);

    // Linear speed
	float V1 =R*rads_1;
 8000b6e:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8000b72:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000b76:	ed9f 6b4a 	vldr	d6, [pc, #296]	; 8000ca0 <HAL_TIM_PeriodElapsedCallback+0x2c0>
 8000b7a:	ee27 7b06 	vmul.f64	d7, d7, d6
 8000b7e:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8000b82:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
	float V2 =R*rads_2;
 8000b86:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8000b8a:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000b8e:	ed9f 6b44 	vldr	d6, [pc, #272]	; 8000ca0 <HAL_TIM_PeriodElapsedCallback+0x2c0>
 8000b92:	ee27 7b06 	vmul.f64	d7, d7, d6
 8000b96:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8000b9a:	edc7 7a08 	vstr	s15, [r7, #32]

    // Compute tracking error
    //error1 = (float)(speed - v1);
    //error2 = (float)(speed - v2);

	float crr = Simple_Linear_Ctrl(error_sensor);
 8000b9e:	ed97 0a0e 	vldr	s0, [r7, #56]	; 0x38
 8000ba2:	f7ff fe35 	bl	8000810 <Simple_Linear_Ctrl>
 8000ba6:	ed87 0a07 	vstr	s0, [r7, #28]
	float ref_1 = V_ref + 20*crr; 	//m/s
 8000baa:	edd7 7a07 	vldr	s15, [r7, #28]
 8000bae:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 8000bb2:	ee27 7a87 	vmul.f32	s14, s15, s14
 8000bb6:	4b48      	ldr	r3, [pc, #288]	; (8000cd8 <HAL_TIM_PeriodElapsedCallback+0x2f8>)
 8000bb8:	edd3 7a00 	vldr	s15, [r3]
 8000bbc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000bc0:	edc7 7a06 	vstr	s15, [r7, #24]
	float ref_2 = V_ref - 20*crr;
 8000bc4:	4b44      	ldr	r3, [pc, #272]	; (8000cd8 <HAL_TIM_PeriodElapsedCallback+0x2f8>)
 8000bc6:	ed93 7a00 	vldr	s14, [r3]
 8000bca:	edd7 7a07 	vldr	s15, [r7, #28]
 8000bce:	eef3 6a04 	vmov.f32	s13, #52	; 0x41a00000  20.0
 8000bd2:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8000bd6:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000bda:	edc7 7a05 	vstr	s15, [r7, #20]
	 *

	 */

    // Compute control input with PID
    vIn1 = saturate(ref_1*0.05);
 8000bde:	edd7 7a06 	vldr	s15, [r7, #24]
 8000be2:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000be6:	ed9f 6b30 	vldr	d6, [pc, #192]	; 8000ca8 <HAL_TIM_PeriodElapsedCallback+0x2c8>
 8000bea:	ee27 7b06 	vmul.f64	d7, d7, d6
 8000bee:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8000bf2:	eeb0 0a67 	vmov.f32	s0, s15
 8000bf6:	f7ff fd91 	bl	800071c <saturate>
 8000bfa:	eef0 7a40 	vmov.f32	s15, s0
 8000bfe:	4b37      	ldr	r3, [pc, #220]	; (8000cdc <HAL_TIM_PeriodElapsedCallback+0x2fc>)
 8000c00:	edc3 7a00 	vstr	s15, [r3]
    vIn2 = saturate(ref_2*0.05);
 8000c04:	edd7 7a05 	vldr	s15, [r7, #20]
 8000c08:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000c0c:	ed9f 6b26 	vldr	d6, [pc, #152]	; 8000ca8 <HAL_TIM_PeriodElapsedCallback+0x2c8>
 8000c10:	ee27 7b06 	vmul.f64	d7, d7, d6
 8000c14:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8000c18:	eeb0 0a67 	vmov.f32	s0, s15
 8000c1c:	f7ff fd7e 	bl	800071c <saturate>
 8000c20:	eef0 7a40 	vmov.f32	s15, s0
 8000c24:	4b2e      	ldr	r3, [pc, #184]	; (8000ce0 <HAL_TIM_PeriodElapsedCallback+0x300>)
 8000c26:	edc3 7a00 	vstr	s15, [r3]

    //vIn1 = PID1(error_1*120);
    //vIn2 = PID2(error_2*120);

    // Compute duty cycle
    duty1 = V2DUTY * vIn1;
 8000c2a:	4b2c      	ldr	r3, [pc, #176]	; (8000cdc <HAL_TIM_PeriodElapsedCallback+0x2fc>)
 8000c2c:	edd3 7a00 	vldr	s15, [r3]
 8000c30:	ed9f 7a2c 	vldr	s14, [pc, #176]	; 8000ce4 <HAL_TIM_PeriodElapsedCallback+0x304>
 8000c34:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000c38:	4b2b      	ldr	r3, [pc, #172]	; (8000ce8 <HAL_TIM_PeriodElapsedCallback+0x308>)
 8000c3a:	edc3 7a00 	vstr	s15, [r3]
    duty2 = V2DUTY * vIn2;
 8000c3e:	4b28      	ldr	r3, [pc, #160]	; (8000ce0 <HAL_TIM_PeriodElapsedCallback+0x300>)
 8000c40:	edd3 7a00 	vldr	s15, [r3]
 8000c44:	ed9f 7a27 	vldr	s14, [pc, #156]	; 8000ce4 <HAL_TIM_PeriodElapsedCallback+0x304>
 8000c48:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000c4c:	4b27      	ldr	r3, [pc, #156]	; (8000cec <HAL_TIM_PeriodElapsedCallback+0x30c>)
 8000c4e:	edc3 7a00 	vstr	s15, [r3]

    // Speed control routine
    /* Alternate between forward and coast */
    /* [Commented] alternate between forward and brake, TIM8_ARR_VALUE is a define*/

    if (duty1 < 0)
 8000c52:	4b25      	ldr	r3, [pc, #148]	; (8000ce8 <HAL_TIM_PeriodElapsedCallback+0x308>)
 8000c54:	edd3 7a00 	vldr	s15, [r3]
 8000c58:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000c5c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000c60:	d501      	bpl.n	8000c66 <HAL_TIM_PeriodElapsedCallback+0x286>
    	{uint32_t i = 0;}
 8000c62:	2300      	movs	r3, #0
 8000c64:	613b      	str	r3, [r7, #16]

    //duty1 = 100;

    // Motor 1
    if (duty1 >= 0) {
 8000c66:	4b20      	ldr	r3, [pc, #128]	; (8000ce8 <HAL_TIM_PeriodElapsedCallback+0x308>)
 8000c68:	edd3 7a00 	vldr	s15, [r3]
 8000c6c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000c70:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000c74:	db3e      	blt.n	8000cf4 <HAL_TIM_PeriodElapsedCallback+0x314>
       __HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_1, (uint32_t)duty1);
 8000c76:	4b1c      	ldr	r3, [pc, #112]	; (8000ce8 <HAL_TIM_PeriodElapsedCallback+0x308>)
 8000c78:	edd3 7a00 	vldr	s15, [r3]
 8000c7c:	4b1c      	ldr	r3, [pc, #112]	; (8000cf0 <HAL_TIM_PeriodElapsedCallback+0x310>)
 8000c7e:	681b      	ldr	r3, [r3, #0]
 8000c80:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000c84:	ee17 2a90 	vmov	r2, s15
 8000c88:	635a      	str	r2, [r3, #52]	; 0x34
       __HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_2, 0);
 8000c8a:	4b19      	ldr	r3, [pc, #100]	; (8000cf0 <HAL_TIM_PeriodElapsedCallback+0x310>)
 8000c8c:	681b      	ldr	r3, [r3, #0]
 8000c8e:	2200      	movs	r2, #0
 8000c90:	639a      	str	r2, [r3, #56]	; 0x38
 8000c92:	e03f      	b.n	8000d14 <HAL_TIM_PeriodElapsedCallback+0x334>
 8000c94:	f3af 8000 	nop.w
 8000c98:	f37bebd5 	.word	0xf37bebd5
 8000c9c:	3fbacee9 	.word	0x3fbacee9
 8000ca0:	b020c49c 	.word	0xb020c49c
 8000ca4:	3fa16872 	.word	0x3fa16872
 8000ca8:	9999999a 	.word	0x9999999a
 8000cac:	3fa99999 	.word	0x3fa99999
 8000cb0:	40001000 	.word	0x40001000
 8000cb4:	200000e0 	.word	0x200000e0
 8000cb8:	20000284 	.word	0x20000284
 8000cbc:	200007c0 	.word	0x200007c0
 8000cc0:	200002d0 	.word	0x200002d0
 8000cc4:	200007c4 	.word	0x200007c4
 8000cc8:	2000080c 	.word	0x2000080c
 8000ccc:	200007c8 	.word	0x200007c8
 8000cd0:	20000810 	.word	0x20000810
 8000cd4:	200007cc 	.word	0x200007cc
 8000cd8:	20000000 	.word	0x20000000
 8000cdc:	200007e0 	.word	0x200007e0
 8000ce0:	200007e4 	.word	0x200007e4
 8000ce4:	42c80000 	.word	0x42c80000
 8000ce8:	200007d0 	.word	0x200007d0
 8000cec:	200007d4 	.word	0x200007d4
 8000cf0:	200003b4 	.word	0x200003b4
       //__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_1, (uint32_t)TIM8_ARR_VALUE);
       //__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_2, TIM8_ARR_VALUE - duty1);
    } else {
      __HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_1, 0);
 8000cf4:	4b2d      	ldr	r3, [pc, #180]	; (8000dac <HAL_TIM_PeriodElapsedCallback+0x3cc>)
 8000cf6:	681b      	ldr	r3, [r3, #0]
 8000cf8:	2200      	movs	r2, #0
 8000cfa:	635a      	str	r2, [r3, #52]	; 0x34
      __HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_2, (uint32_t)-duty1);
 8000cfc:	4b2c      	ldr	r3, [pc, #176]	; (8000db0 <HAL_TIM_PeriodElapsedCallback+0x3d0>)
 8000cfe:	edd3 7a00 	vldr	s15, [r3]
 8000d02:	eef1 7a67 	vneg.f32	s15, s15
 8000d06:	4b29      	ldr	r3, [pc, #164]	; (8000dac <HAL_TIM_PeriodElapsedCallback+0x3cc>)
 8000d08:	681b      	ldr	r3, [r3, #0]
 8000d0a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000d0e:	ee17 2a90 	vmov	r2, s15
 8000d12:	639a      	str	r2, [r3, #56]	; 0x38
    }

    // Motor 2
    if (duty2 >= 0) {
 8000d14:	4b27      	ldr	r3, [pc, #156]	; (8000db4 <HAL_TIM_PeriodElapsedCallback+0x3d4>)
 8000d16:	edd3 7a00 	vldr	s15, [r3]
 8000d1a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000d1e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000d22:	db0e      	blt.n	8000d42 <HAL_TIM_PeriodElapsedCallback+0x362>
       __HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_3, (uint32_t)duty2);
 8000d24:	4b23      	ldr	r3, [pc, #140]	; (8000db4 <HAL_TIM_PeriodElapsedCallback+0x3d4>)
 8000d26:	edd3 7a00 	vldr	s15, [r3]
 8000d2a:	4b20      	ldr	r3, [pc, #128]	; (8000dac <HAL_TIM_PeriodElapsedCallback+0x3cc>)
 8000d2c:	681b      	ldr	r3, [r3, #0]
 8000d2e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000d32:	ee17 2a90 	vmov	r2, s15
 8000d36:	63da      	str	r2, [r3, #60]	; 0x3c
       __HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_4, 0);
 8000d38:	4b1c      	ldr	r3, [pc, #112]	; (8000dac <HAL_TIM_PeriodElapsedCallback+0x3cc>)
 8000d3a:	681b      	ldr	r3, [r3, #0]
 8000d3c:	2200      	movs	r2, #0
 8000d3e:	641a      	str	r2, [r3, #64]	; 0x40
 8000d40:	e00f      	b.n	8000d62 <HAL_TIM_PeriodElapsedCallback+0x382>
       //__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_3, (uint32_t)TIM8_ARR_VALUE);
       //__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_4, TIM8_ARR_VALUE - duty2);
    } else {
      __HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_3, 0);
 8000d42:	4b1a      	ldr	r3, [pc, #104]	; (8000dac <HAL_TIM_PeriodElapsedCallback+0x3cc>)
 8000d44:	681b      	ldr	r3, [r3, #0]
 8000d46:	2200      	movs	r2, #0
 8000d48:	63da      	str	r2, [r3, #60]	; 0x3c
      __HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_4, (uint32_t)-duty2);
 8000d4a:	4b1a      	ldr	r3, [pc, #104]	; (8000db4 <HAL_TIM_PeriodElapsedCallback+0x3d4>)
 8000d4c:	edd3 7a00 	vldr	s15, [r3]
 8000d50:	eef1 7a67 	vneg.f32	s15, s15
 8000d54:	4b15      	ldr	r3, [pc, #84]	; (8000dac <HAL_TIM_PeriodElapsedCallback+0x3cc>)
 8000d56:	681b      	ldr	r3, [r3, #0]
 8000d58:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000d5c:	ee17 2a90 	vmov	r2, s15
 8000d60:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /*	Prepare data packet */
    // Error speed and voltage
    // In this way error and speed should have the same measurement unit
    data.w1 = error1;
 8000d62:	4b15      	ldr	r3, [pc, #84]	; (8000db8 <HAL_TIM_PeriodElapsedCallback+0x3d8>)
 8000d64:	681b      	ldr	r3, [r3, #0]
 8000d66:	4a15      	ldr	r2, [pc, #84]	; (8000dbc <HAL_TIM_PeriodElapsedCallback+0x3dc>)
 8000d68:	6013      	str	r3, [r2, #0]
    data.w2 = v1;
 8000d6a:	4b15      	ldr	r3, [pc, #84]	; (8000dc0 <HAL_TIM_PeriodElapsedCallback+0x3e0>)
 8000d6c:	681b      	ldr	r3, [r3, #0]
 8000d6e:	4a13      	ldr	r2, [pc, #76]	; (8000dbc <HAL_TIM_PeriodElapsedCallback+0x3dc>)
 8000d70:	6053      	str	r3, [r2, #4]
    data.w3 = vIn1;
 8000d72:	4b14      	ldr	r3, [pc, #80]	; (8000dc4 <HAL_TIM_PeriodElapsedCallback+0x3e4>)
 8000d74:	681b      	ldr	r3, [r3, #0]
 8000d76:	4a11      	ldr	r2, [pc, #68]	; (8000dbc <HAL_TIM_PeriodElapsedCallback+0x3dc>)
 8000d78:	6093      	str	r3, [r2, #8]
    data.u1 = error2;
 8000d7a:	4b13      	ldr	r3, [pc, #76]	; (8000dc8 <HAL_TIM_PeriodElapsedCallback+0x3e8>)
 8000d7c:	681b      	ldr	r3, [r3, #0]
 8000d7e:	4a0f      	ldr	r2, [pc, #60]	; (8000dbc <HAL_TIM_PeriodElapsedCallback+0x3dc>)
 8000d80:	60d3      	str	r3, [r2, #12]
    data.u2 = v2;
 8000d82:	4b12      	ldr	r3, [pc, #72]	; (8000dcc <HAL_TIM_PeriodElapsedCallback+0x3ec>)
 8000d84:	681b      	ldr	r3, [r3, #0]
 8000d86:	4a0d      	ldr	r2, [pc, #52]	; (8000dbc <HAL_TIM_PeriodElapsedCallback+0x3dc>)
 8000d88:	6113      	str	r3, [r2, #16]
    data.u3 = vIn2;
 8000d8a:	4b11      	ldr	r3, [pc, #68]	; (8000dd0 <HAL_TIM_PeriodElapsedCallback+0x3f0>)
 8000d8c:	681b      	ldr	r3, [r3, #0]
 8000d8e:	4a0b      	ldr	r2, [pc, #44]	; (8000dbc <HAL_TIM_PeriodElapsedCallback+0x3dc>)
 8000d90:	6153      	str	r3, [r2, #20]

    ertc_dlog_send(&logger, &data, sizeof(data));
 8000d92:	2218      	movs	r2, #24
 8000d94:	4909      	ldr	r1, [pc, #36]	; (8000dbc <HAL_TIM_PeriodElapsedCallback+0x3dc>)
 8000d96:	480f      	ldr	r0, [pc, #60]	; (8000dd4 <HAL_TIM_PeriodElapsedCallback+0x3f4>)
 8000d98:	f7ff fc6e 	bl	8000678 <ertc_dlog_send>
    ertc_dlog_update(&logger);
 8000d9c:	480d      	ldr	r0, [pc, #52]	; (8000dd4 <HAL_TIM_PeriodElapsedCallback+0x3f4>)
 8000d9e:	f7ff fc97 	bl	80006d0 <ertc_dlog_update>

  }
}
 8000da2:	bf00      	nop
 8000da4:	3740      	adds	r7, #64	; 0x40
 8000da6:	46bd      	mov	sp, r7
 8000da8:	bd80      	pop	{r7, pc}
 8000daa:	bf00      	nop
 8000dac:	200003b4 	.word	0x200003b4
 8000db0:	200007d0 	.word	0x200007d0
 8000db4:	200007d4 	.word	0x200007d4
 8000db8:	200007d8 	.word	0x200007d8
 8000dbc:	200007f0 	.word	0x200007f0
 8000dc0:	200007e8 	.word	0x200007e8
 8000dc4:	200007e0 	.word	0x200007e0
 8000dc8:	200007dc 	.word	0x200007dc
 8000dcc:	200007ec 	.word	0x200007ec
 8000dd0:	200007e4 	.word	0x200007e4
 8000dd4:	200006f4 	.word	0x200006f4

08000dd8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000dd8:	b580      	push	{r7, lr}
 8000dda:	b086      	sub	sp, #24
 8000ddc:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000dde:	f002 f860 	bl	8002ea2 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000de2:	f000 fa5b 	bl	800129c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000de6:	f001 f8b3 	bl	8001f50 <MX_GPIO_Init>
  MX_USART3_UART_Init();
 8000dea:	f001 f881 	bl	8001ef0 <MX_USART3_UART_Init>
  MX_ADC1_Init();
 8000dee:	f000 fac7 	bl	8001380 <MX_ADC1_Init>
  MX_I2C1_Init();
 8000df2:	f000 fb17 	bl	8001424 <MX_I2C1_Init>
  MX_I2C2_Init();
 8000df6:	f000 fb55 	bl	80014a4 <MX_I2C2_Init>
  MX_SPI1_Init();
 8000dfa:	f000 fb93 	bl	8001524 <MX_SPI1_Init>
  MX_TIM1_Init();
 8000dfe:	f000 fbcf 	bl	80015a0 <MX_TIM1_Init>
  MX_TIM2_Init();
 8000e02:	f000 fc9d 	bl	8001740 <MX_TIM2_Init>
  MX_TIM3_Init();
 8000e06:	f000 fd35 	bl	8001874 <MX_TIM3_Init>
  MX_TIM4_Init();
 8000e0a:	f000 fd89 	bl	8001920 <MX_TIM4_Init>
  MX_TIM5_Init();
 8000e0e:	f000 fddd 	bl	80019cc <MX_TIM5_Init>
  MX_TIM8_Init();
 8000e12:	f000 fe8b 	bl	8001b2c <MX_TIM8_Init>
  MX_UART4_Init();
 8000e16:	f000 ffab 	bl	8001d70 <MX_UART4_Init>
  MX_UART5_Init();
 8000e1a:	f000 ffd9 	bl	8001dd0 <MX_UART5_Init>
  MX_USART1_UART_Init();
 8000e1e:	f001 f807 	bl	8001e30 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 8000e22:	f001 f835 	bl	8001e90 <MX_USART2_UART_Init>
  MX_TIM9_Init();
 8000e26:	f000 ff53 	bl	8001cd0 <MX_TIM9_Init>
  MX_TIM6_Init();
 8000e2a:	f000 fe47 	bl	8001abc <MX_TIM6_Init>
  /* USER CODE BEGIN 2 */

  /* Disable LCD SPI SS */
    HAL_GPIO_WritePin(GPIO_OUT_SPI_CS_LCD_GPIO_Port, GPIO_OUT_SPI_CS_LCD_Pin, GPIO_PIN_SET);
 8000e2e:	2201      	movs	r2, #1
 8000e30:	2110      	movs	r1, #16
 8000e32:	48bc      	ldr	r0, [pc, #752]	; (8001124 <main+0x34c>)
 8000e34:	f002 fe3a 	bl	8003aac <HAL_GPIO_WritePin>

    /* Disable EXTI4_IRQ during SX1509 initialization */
    HAL_NVIC_DisableIRQ(EXTI4_IRQn);
 8000e38:	200a      	movs	r0, #10
 8000e3a:	f002 fc70 	bl	800371e <HAL_NVIC_DisableIRQ>

    /* Software reset */
    data = 0x12;
 8000e3e:	2312      	movs	r3, #18
 8000e40:	71bb      	strb	r3, [r7, #6]
    status = HAL_I2C_Mem_Write(&hi2c1, SX1509_I2C_ADDR2 << 1, REG_RESET, 1, &data, 1, I2C_TIMEOUT);
 8000e42:	23c8      	movs	r3, #200	; 0xc8
 8000e44:	9302      	str	r3, [sp, #8]
 8000e46:	2301      	movs	r3, #1
 8000e48:	9301      	str	r3, [sp, #4]
 8000e4a:	1dbb      	adds	r3, r7, #6
 8000e4c:	9300      	str	r3, [sp, #0]
 8000e4e:	2301      	movs	r3, #1
 8000e50:	227d      	movs	r2, #125	; 0x7d
 8000e52:	217e      	movs	r1, #126	; 0x7e
 8000e54:	48b4      	ldr	r0, [pc, #720]	; (8001128 <main+0x350>)
 8000e56:	f002 feeb 	bl	8003c30 <HAL_I2C_Mem_Write>
 8000e5a:	4603      	mov	r3, r0
 8000e5c:	71fb      	strb	r3, [r7, #7]
    if (status != HAL_OK)
 8000e5e:	79fb      	ldrb	r3, [r7, #7]
 8000e60:	2b00      	cmp	r3, #0
 8000e62:	d004      	beq.n	8000e6e <main+0x96>
      printf("I2C communication error (%X).\n", status);
 8000e64:	79fb      	ldrb	r3, [r7, #7]
 8000e66:	4619      	mov	r1, r3
 8000e68:	48b0      	ldr	r0, [pc, #704]	; (800112c <main+0x354>)
 8000e6a:	f007 fa9d 	bl	80083a8 <iprintf>

    data = 0x34;
 8000e6e:	2334      	movs	r3, #52	; 0x34
 8000e70:	71bb      	strb	r3, [r7, #6]
    status = HAL_I2C_Mem_Write(&hi2c1, SX1509_I2C_ADDR2 << 1, REG_RESET, 1, &data, 1, I2C_TIMEOUT);
 8000e72:	23c8      	movs	r3, #200	; 0xc8
 8000e74:	9302      	str	r3, [sp, #8]
 8000e76:	2301      	movs	r3, #1
 8000e78:	9301      	str	r3, [sp, #4]
 8000e7a:	1dbb      	adds	r3, r7, #6
 8000e7c:	9300      	str	r3, [sp, #0]
 8000e7e:	2301      	movs	r3, #1
 8000e80:	227d      	movs	r2, #125	; 0x7d
 8000e82:	217e      	movs	r1, #126	; 0x7e
 8000e84:	48a8      	ldr	r0, [pc, #672]	; (8001128 <main+0x350>)
 8000e86:	f002 fed3 	bl	8003c30 <HAL_I2C_Mem_Write>
 8000e8a:	4603      	mov	r3, r0
 8000e8c:	71fb      	strb	r3, [r7, #7]
    if (status != HAL_OK)
 8000e8e:	79fb      	ldrb	r3, [r7, #7]
 8000e90:	2b00      	cmp	r3, #0
 8000e92:	d004      	beq.n	8000e9e <main+0xc6>
      printf("I2C communication error (%X).\n", status);
 8000e94:	79fb      	ldrb	r3, [r7, #7]
 8000e96:	4619      	mov	r1, r3
 8000e98:	48a4      	ldr	r0, [pc, #656]	; (800112c <main+0x354>)
 8000e9a:	f007 fa85 	bl	80083a8 <iprintf>

    HAL_Delay(100);
 8000e9e:	2064      	movs	r0, #100	; 0x64
 8000ea0:	f002 f85c 	bl	8002f5c <HAL_Delay>

    /* Set KeyPad scanning engine */

    /* Set RegClock to 0x40 (enable internal oscillator; 2MHz freq) */
    data = 0x40;
 8000ea4:	2340      	movs	r3, #64	; 0x40
 8000ea6:	71bb      	strb	r3, [r7, #6]
    status = HAL_I2C_Mem_Write(&hi2c1, SX1509_I2C_ADDR2 << 1, REG_CLOCK, 1, &data, 1, I2C_TIMEOUT);
 8000ea8:	23c8      	movs	r3, #200	; 0xc8
 8000eaa:	9302      	str	r3, [sp, #8]
 8000eac:	2301      	movs	r3, #1
 8000eae:	9301      	str	r3, [sp, #4]
 8000eb0:	1dbb      	adds	r3, r7, #6
 8000eb2:	9300      	str	r3, [sp, #0]
 8000eb4:	2301      	movs	r3, #1
 8000eb6:	221e      	movs	r2, #30
 8000eb8:	217e      	movs	r1, #126	; 0x7e
 8000eba:	489b      	ldr	r0, [pc, #620]	; (8001128 <main+0x350>)
 8000ebc:	f002 feb8 	bl	8003c30 <HAL_I2C_Mem_Write>
 8000ec0:	4603      	mov	r3, r0
 8000ec2:	71fb      	strb	r3, [r7, #7]
    if (status != HAL_OK)
 8000ec4:	79fb      	ldrb	r3, [r7, #7]
 8000ec6:	2b00      	cmp	r3, #0
 8000ec8:	d004      	beq.n	8000ed4 <main+0xfc>
      printf("I2C communication error (%X).\n", status);
 8000eca:	79fb      	ldrb	r3, [r7, #7]
 8000ecc:	4619      	mov	r1, r3
 8000ece:	4897      	ldr	r0, [pc, #604]	; (800112c <main+0x354>)
 8000ed0:	f007 fa6a 	bl	80083a8 <iprintf>

    /* Set Bank A RegDir to 0xF0 (IO[0:3] as out) */
    data = 0xF0;
 8000ed4:	23f0      	movs	r3, #240	; 0xf0
 8000ed6:	71bb      	strb	r3, [r7, #6]
    status = HAL_I2C_Mem_Write(&hi2c1, SX1509_I2C_ADDR2 << 1, REG_DIR_A, 1, &data, 1, I2C_TIMEOUT);
 8000ed8:	23c8      	movs	r3, #200	; 0xc8
 8000eda:	9302      	str	r3, [sp, #8]
 8000edc:	2301      	movs	r3, #1
 8000ede:	9301      	str	r3, [sp, #4]
 8000ee0:	1dbb      	adds	r3, r7, #6
 8000ee2:	9300      	str	r3, [sp, #0]
 8000ee4:	2301      	movs	r3, #1
 8000ee6:	220f      	movs	r2, #15
 8000ee8:	217e      	movs	r1, #126	; 0x7e
 8000eea:	488f      	ldr	r0, [pc, #572]	; (8001128 <main+0x350>)
 8000eec:	f002 fea0 	bl	8003c30 <HAL_I2C_Mem_Write>
 8000ef0:	4603      	mov	r3, r0
 8000ef2:	71fb      	strb	r3, [r7, #7]
    if (status != HAL_OK)
 8000ef4:	79fb      	ldrb	r3, [r7, #7]
 8000ef6:	2b00      	cmp	r3, #0
 8000ef8:	d004      	beq.n	8000f04 <main+0x12c>
      printf("I2C communication error (%X).\n", status);
 8000efa:	79fb      	ldrb	r3, [r7, #7]
 8000efc:	4619      	mov	r1, r3
 8000efe:	488b      	ldr	r0, [pc, #556]	; (800112c <main+0x354>)
 8000f00:	f007 fa52 	bl	80083a8 <iprintf>

    /* Set Bank B RegDir to 0x0F (IO[8:11] as in) */
    data = 0x0F;
 8000f04:	230f      	movs	r3, #15
 8000f06:	71bb      	strb	r3, [r7, #6]
    status = HAL_I2C_Mem_Write(&hi2c1, SX1509_I2C_ADDR2 << 1, REG_DIR_B, 1, &data, 1, I2C_TIMEOUT);
 8000f08:	23c8      	movs	r3, #200	; 0xc8
 8000f0a:	9302      	str	r3, [sp, #8]
 8000f0c:	2301      	movs	r3, #1
 8000f0e:	9301      	str	r3, [sp, #4]
 8000f10:	1dbb      	adds	r3, r7, #6
 8000f12:	9300      	str	r3, [sp, #0]
 8000f14:	2301      	movs	r3, #1
 8000f16:	220e      	movs	r2, #14
 8000f18:	217e      	movs	r1, #126	; 0x7e
 8000f1a:	4883      	ldr	r0, [pc, #524]	; (8001128 <main+0x350>)
 8000f1c:	f002 fe88 	bl	8003c30 <HAL_I2C_Mem_Write>
 8000f20:	4603      	mov	r3, r0
 8000f22:	71fb      	strb	r3, [r7, #7]
    if (status != HAL_OK)
 8000f24:	79fb      	ldrb	r3, [r7, #7]
 8000f26:	2b00      	cmp	r3, #0
 8000f28:	d004      	beq.n	8000f34 <main+0x15c>
      printf("I2C communication error (%X).\n", status);
 8000f2a:	79fb      	ldrb	r3, [r7, #7]
 8000f2c:	4619      	mov	r1, r3
 8000f2e:	487f      	ldr	r0, [pc, #508]	; (800112c <main+0x354>)
 8000f30:	f007 fa3a 	bl	80083a8 <iprintf>

    /* Set Bank A RegOpenDrain to 0x0F (IO[0:3] as open-drain outputs) */
    data = 0x0F;
 8000f34:	230f      	movs	r3, #15
 8000f36:	71bb      	strb	r3, [r7, #6]
    status = HAL_I2C_Mem_Write(&hi2c1, SX1509_I2C_ADDR2 << 1, REG_OPEN_DRAIN_A, 1, &data, 1, I2C_TIMEOUT);
 8000f38:	23c8      	movs	r3, #200	; 0xc8
 8000f3a:	9302      	str	r3, [sp, #8]
 8000f3c:	2301      	movs	r3, #1
 8000f3e:	9301      	str	r3, [sp, #4]
 8000f40:	1dbb      	adds	r3, r7, #6
 8000f42:	9300      	str	r3, [sp, #0]
 8000f44:	2301      	movs	r3, #1
 8000f46:	220b      	movs	r2, #11
 8000f48:	217e      	movs	r1, #126	; 0x7e
 8000f4a:	4877      	ldr	r0, [pc, #476]	; (8001128 <main+0x350>)
 8000f4c:	f002 fe70 	bl	8003c30 <HAL_I2C_Mem_Write>
 8000f50:	4603      	mov	r3, r0
 8000f52:	71fb      	strb	r3, [r7, #7]
    if (status != HAL_OK)
 8000f54:	79fb      	ldrb	r3, [r7, #7]
 8000f56:	2b00      	cmp	r3, #0
 8000f58:	d004      	beq.n	8000f64 <main+0x18c>
      printf("I2C communication error (%X).\n", status);
 8000f5a:	79fb      	ldrb	r3, [r7, #7]
 8000f5c:	4619      	mov	r1, r3
 8000f5e:	4873      	ldr	r0, [pc, #460]	; (800112c <main+0x354>)
 8000f60:	f007 fa22 	bl	80083a8 <iprintf>

    /* Set Bank B RegPullup to 0x0F (pull-ups enabled on inputs IO[8:11]) */
    data = 0x0F;
 8000f64:	230f      	movs	r3, #15
 8000f66:	71bb      	strb	r3, [r7, #6]
    status = HAL_I2C_Mem_Write(&hi2c1, SX1509_I2C_ADDR2 << 1, REG_PULL_UP_B, 1, &data, 1, I2C_TIMEOUT);
 8000f68:	23c8      	movs	r3, #200	; 0xc8
 8000f6a:	9302      	str	r3, [sp, #8]
 8000f6c:	2301      	movs	r3, #1
 8000f6e:	9301      	str	r3, [sp, #4]
 8000f70:	1dbb      	adds	r3, r7, #6
 8000f72:	9300      	str	r3, [sp, #0]
 8000f74:	2301      	movs	r3, #1
 8000f76:	2206      	movs	r2, #6
 8000f78:	217e      	movs	r1, #126	; 0x7e
 8000f7a:	486b      	ldr	r0, [pc, #428]	; (8001128 <main+0x350>)
 8000f7c:	f002 fe58 	bl	8003c30 <HAL_I2C_Mem_Write>
 8000f80:	4603      	mov	r3, r0
 8000f82:	71fb      	strb	r3, [r7, #7]
    if (status != HAL_OK)
 8000f84:	79fb      	ldrb	r3, [r7, #7]
 8000f86:	2b00      	cmp	r3, #0
 8000f88:	d004      	beq.n	8000f94 <main+0x1bc>
      printf("I2C communication error (%X).\n", status);
 8000f8a:	79fb      	ldrb	r3, [r7, #7]
 8000f8c:	4619      	mov	r1, r3
 8000f8e:	4867      	ldr	r0, [pc, #412]	; (800112c <main+0x354>)
 8000f90:	f007 fa0a 	bl	80083a8 <iprintf>

    /* Set Bank B RegDebounceEnable to 0x0F (enable debouncing on IO[8:11]) */
    data = 0x0F;
 8000f94:	230f      	movs	r3, #15
 8000f96:	71bb      	strb	r3, [r7, #6]
    status = HAL_I2C_Mem_Write(&hi2c1, SX1509_I2C_ADDR2 << 1, REG_DEBOUNCE_ENABLE_B, 1, &data, 1, I2C_TIMEOUT);
 8000f98:	23c8      	movs	r3, #200	; 0xc8
 8000f9a:	9302      	str	r3, [sp, #8]
 8000f9c:	2301      	movs	r3, #1
 8000f9e:	9301      	str	r3, [sp, #4]
 8000fa0:	1dbb      	adds	r3, r7, #6
 8000fa2:	9300      	str	r3, [sp, #0]
 8000fa4:	2301      	movs	r3, #1
 8000fa6:	2223      	movs	r2, #35	; 0x23
 8000fa8:	217e      	movs	r1, #126	; 0x7e
 8000faa:	485f      	ldr	r0, [pc, #380]	; (8001128 <main+0x350>)
 8000fac:	f002 fe40 	bl	8003c30 <HAL_I2C_Mem_Write>
 8000fb0:	4603      	mov	r3, r0
 8000fb2:	71fb      	strb	r3, [r7, #7]
    if (status != HAL_OK)
 8000fb4:	79fb      	ldrb	r3, [r7, #7]
 8000fb6:	2b00      	cmp	r3, #0
 8000fb8:	d004      	beq.n	8000fc4 <main+0x1ec>
      printf("I2C communication error (%X).\n", status);
 8000fba:	79fb      	ldrb	r3, [r7, #7]
 8000fbc:	4619      	mov	r1, r3
 8000fbe:	485b      	ldr	r0, [pc, #364]	; (800112c <main+0x354>)
 8000fc0:	f007 f9f2 	bl	80083a8 <iprintf>

    /* Set RegDebounceConfig to 0x05 (16ms debounce time) */
    data = 0x05;
 8000fc4:	2305      	movs	r3, #5
 8000fc6:	71bb      	strb	r3, [r7, #6]
    status = HAL_I2C_Mem_Write(&hi2c1, SX1509_I2C_ADDR2 << 1, REG_DEBOUNCE_CONFIG, 1, &data, 1, I2C_TIMEOUT);
 8000fc8:	23c8      	movs	r3, #200	; 0xc8
 8000fca:	9302      	str	r3, [sp, #8]
 8000fcc:	2301      	movs	r3, #1
 8000fce:	9301      	str	r3, [sp, #4]
 8000fd0:	1dbb      	adds	r3, r7, #6
 8000fd2:	9300      	str	r3, [sp, #0]
 8000fd4:	2301      	movs	r3, #1
 8000fd6:	2222      	movs	r2, #34	; 0x22
 8000fd8:	217e      	movs	r1, #126	; 0x7e
 8000fda:	4853      	ldr	r0, [pc, #332]	; (8001128 <main+0x350>)
 8000fdc:	f002 fe28 	bl	8003c30 <HAL_I2C_Mem_Write>
 8000fe0:	4603      	mov	r3, r0
 8000fe2:	71fb      	strb	r3, [r7, #7]
    if (status != HAL_OK)
 8000fe4:	79fb      	ldrb	r3, [r7, #7]
 8000fe6:	2b00      	cmp	r3, #0
 8000fe8:	d004      	beq.n	8000ff4 <main+0x21c>
      printf("I2C communication error (%X).\n", status);
 8000fea:	79fb      	ldrb	r3, [r7, #7]
 8000fec:	4619      	mov	r1, r3
 8000fee:	484f      	ldr	r0, [pc, #316]	; (800112c <main+0x354>)
 8000ff0:	f007 f9da 	bl	80083a8 <iprintf>

    /* Set RegKeyConfig1 to 0x7D (8s auto-sleep; 32ms scan time per row) */
    data = 0x7D;
 8000ff4:	237d      	movs	r3, #125	; 0x7d
 8000ff6:	71bb      	strb	r3, [r7, #6]
    status = HAL_I2C_Mem_Write(&hi2c1, SX1509_I2C_ADDR2 << 1, REG_KEY_CONFIG_1, 1, &data, 1, I2C_TIMEOUT);
 8000ff8:	23c8      	movs	r3, #200	; 0xc8
 8000ffa:	9302      	str	r3, [sp, #8]
 8000ffc:	2301      	movs	r3, #1
 8000ffe:	9301      	str	r3, [sp, #4]
 8001000:	1dbb      	adds	r3, r7, #6
 8001002:	9300      	str	r3, [sp, #0]
 8001004:	2301      	movs	r3, #1
 8001006:	2225      	movs	r2, #37	; 0x25
 8001008:	217e      	movs	r1, #126	; 0x7e
 800100a:	4847      	ldr	r0, [pc, #284]	; (8001128 <main+0x350>)
 800100c:	f002 fe10 	bl	8003c30 <HAL_I2C_Mem_Write>
 8001010:	4603      	mov	r3, r0
 8001012:	71fb      	strb	r3, [r7, #7]
    if (status != HAL_OK)
 8001014:	79fb      	ldrb	r3, [r7, #7]
 8001016:	2b00      	cmp	r3, #0
 8001018:	d004      	beq.n	8001024 <main+0x24c>
      printf("I2C communication error (%X).\n", status);
 800101a:	79fb      	ldrb	r3, [r7, #7]
 800101c:	4619      	mov	r1, r3
 800101e:	4843      	ldr	r0, [pc, #268]	; (800112c <main+0x354>)
 8001020:	f007 f9c2 	bl	80083a8 <iprintf>

    /* Set RegKeyConfig2 to 0x1B (4 rows; 4 columns) */
    data = 0x1B;
 8001024:	231b      	movs	r3, #27
 8001026:	71bb      	strb	r3, [r7, #6]
    status = HAL_I2C_Mem_Write(&hi2c1, SX1509_I2C_ADDR2 << 1, REG_KEY_CONFIG_2, 1, &data, 1, I2C_TIMEOUT);
 8001028:	23c8      	movs	r3, #200	; 0xc8
 800102a:	9302      	str	r3, [sp, #8]
 800102c:	2301      	movs	r3, #1
 800102e:	9301      	str	r3, [sp, #4]
 8001030:	1dbb      	adds	r3, r7, #6
 8001032:	9300      	str	r3, [sp, #0]
 8001034:	2301      	movs	r3, #1
 8001036:	2226      	movs	r2, #38	; 0x26
 8001038:	217e      	movs	r1, #126	; 0x7e
 800103a:	483b      	ldr	r0, [pc, #236]	; (8001128 <main+0x350>)
 800103c:	f002 fdf8 	bl	8003c30 <HAL_I2C_Mem_Write>
 8001040:	4603      	mov	r3, r0
 8001042:	71fb      	strb	r3, [r7, #7]
    if (status != HAL_OK)
 8001044:	79fb      	ldrb	r3, [r7, #7]
 8001046:	2b00      	cmp	r3, #0
 8001048:	d004      	beq.n	8001054 <main+0x27c>
      printf("I2C communication error (%X).\n", status);
 800104a:	79fb      	ldrb	r3, [r7, #7]
 800104c:	4619      	mov	r1, r3
 800104e:	4837      	ldr	r0, [pc, #220]	; (800112c <main+0x354>)
 8001050:	f007 f9aa 	bl	80083a8 <iprintf>

    /* Enable EXTI4_IRQ after SX1509 initialization */
    HAL_Delay(100);
 8001054:	2064      	movs	r0, #100	; 0x64
 8001056:	f001 ff81 	bl	8002f5c <HAL_Delay>
    HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 800105a:	200a      	movs	r0, #10
 800105c:	f002 fb51 	bl	8003702 <HAL_NVIC_EnableIRQ>

    /* Disable EXTI2_IRQ during SX1509 initialization */
    HAL_NVIC_DisableIRQ(EXTI2_IRQn);
 8001060:	2008      	movs	r0, #8
 8001062:	f002 fb5c 	bl	800371e <HAL_NVIC_DisableIRQ>

    /* Software reset */
    data = 0x12;
 8001066:	2312      	movs	r3, #18
 8001068:	71bb      	strb	r3, [r7, #6]
    status = HAL_I2C_Mem_Write(&hi2c1, SX1509_I2C_ADDR1 << 1, REG_RESET, 1, &data, 1, I2C_TIMEOUT);
 800106a:	23c8      	movs	r3, #200	; 0xc8
 800106c:	9302      	str	r3, [sp, #8]
 800106e:	2301      	movs	r3, #1
 8001070:	9301      	str	r3, [sp, #4]
 8001072:	1dbb      	adds	r3, r7, #6
 8001074:	9300      	str	r3, [sp, #0]
 8001076:	2301      	movs	r3, #1
 8001078:	227d      	movs	r2, #125	; 0x7d
 800107a:	217c      	movs	r1, #124	; 0x7c
 800107c:	482a      	ldr	r0, [pc, #168]	; (8001128 <main+0x350>)
 800107e:	f002 fdd7 	bl	8003c30 <HAL_I2C_Mem_Write>
 8001082:	4603      	mov	r3, r0
 8001084:	71fb      	strb	r3, [r7, #7]
    if (status != HAL_OK)
 8001086:	79fb      	ldrb	r3, [r7, #7]
 8001088:	2b00      	cmp	r3, #0
 800108a:	d004      	beq.n	8001096 <main+0x2be>
      printf("I2C communication error (%X).\n", status);
 800108c:	79fb      	ldrb	r3, [r7, #7]
 800108e:	4619      	mov	r1, r3
 8001090:	4826      	ldr	r0, [pc, #152]	; (800112c <main+0x354>)
 8001092:	f007 f989 	bl	80083a8 <iprintf>

    data = 0x34;
 8001096:	2334      	movs	r3, #52	; 0x34
 8001098:	71bb      	strb	r3, [r7, #6]
    status = HAL_I2C_Mem_Write(&hi2c1, SX1509_I2C_ADDR1 << 1, REG_RESET, 1, &data, 1, I2C_TIMEOUT);
 800109a:	23c8      	movs	r3, #200	; 0xc8
 800109c:	9302      	str	r3, [sp, #8]
 800109e:	2301      	movs	r3, #1
 80010a0:	9301      	str	r3, [sp, #4]
 80010a2:	1dbb      	adds	r3, r7, #6
 80010a4:	9300      	str	r3, [sp, #0]
 80010a6:	2301      	movs	r3, #1
 80010a8:	227d      	movs	r2, #125	; 0x7d
 80010aa:	217c      	movs	r1, #124	; 0x7c
 80010ac:	481e      	ldr	r0, [pc, #120]	; (8001128 <main+0x350>)
 80010ae:	f002 fdbf 	bl	8003c30 <HAL_I2C_Mem_Write>
 80010b2:	4603      	mov	r3, r0
 80010b4:	71fb      	strb	r3, [r7, #7]
    if (status != HAL_OK)
 80010b6:	79fb      	ldrb	r3, [r7, #7]
 80010b8:	2b00      	cmp	r3, #0
 80010ba:	d004      	beq.n	80010c6 <main+0x2ee>
      printf("I2C communication error (%X).\n", status);
 80010bc:	79fb      	ldrb	r3, [r7, #7]
 80010be:	4619      	mov	r1, r3
 80010c0:	481a      	ldr	r0, [pc, #104]	; (800112c <main+0x354>)
 80010c2:	f007 f971 	bl	80083a8 <iprintf>

    HAL_Delay(100);
 80010c6:	2064      	movs	r0, #100	; 0x64
 80010c8:	f001 ff48 	bl	8002f5c <HAL_Delay>

    /* Set RegDirA to 0xFF (all IO of Bank A configured as inputs) */
    data = 0xFF; // 0 = out; 1 = in
 80010cc:	23ff      	movs	r3, #255	; 0xff
 80010ce:	71bb      	strb	r3, [r7, #6]
    status = HAL_I2C_Mem_Write(&hi2c1, SX1509_I2C_ADDR1 << 1, REG_DIR_A, 1, &data, 1, I2C_TIMEOUT);
 80010d0:	23c8      	movs	r3, #200	; 0xc8
 80010d2:	9302      	str	r3, [sp, #8]
 80010d4:	2301      	movs	r3, #1
 80010d6:	9301      	str	r3, [sp, #4]
 80010d8:	1dbb      	adds	r3, r7, #6
 80010da:	9300      	str	r3, [sp, #0]
 80010dc:	2301      	movs	r3, #1
 80010de:	220f      	movs	r2, #15
 80010e0:	217c      	movs	r1, #124	; 0x7c
 80010e2:	4811      	ldr	r0, [pc, #68]	; (8001128 <main+0x350>)
 80010e4:	f002 fda4 	bl	8003c30 <HAL_I2C_Mem_Write>
 80010e8:	4603      	mov	r3, r0
 80010ea:	71fb      	strb	r3, [r7, #7]
    if (status != HAL_OK)
 80010ec:	79fb      	ldrb	r3, [r7, #7]
 80010ee:	2b00      	cmp	r3, #0
 80010f0:	d004      	beq.n	80010fc <main+0x324>
      printf("I2C communication error (%X).\n", status);
 80010f2:	79fb      	ldrb	r3, [r7, #7]
 80010f4:	4619      	mov	r1, r3
 80010f6:	480d      	ldr	r0, [pc, #52]	; (800112c <main+0x354>)
 80010f8:	f007 f956 	bl	80083a8 <iprintf>

    /* Set RegDirB to 0xFF (all IO of Bank B configured as inputs) */
    data = 0xFF; // 0 = out; 1 = in
 80010fc:	23ff      	movs	r3, #255	; 0xff
 80010fe:	71bb      	strb	r3, [r7, #6]
    status = HAL_I2C_Mem_Write(&hi2c1, SX1509_I2C_ADDR1 << 1, REG_DIR_B, 1, &data, 1, I2C_TIMEOUT);
 8001100:	23c8      	movs	r3, #200	; 0xc8
 8001102:	9302      	str	r3, [sp, #8]
 8001104:	2301      	movs	r3, #1
 8001106:	9301      	str	r3, [sp, #4]
 8001108:	1dbb      	adds	r3, r7, #6
 800110a:	9300      	str	r3, [sp, #0]
 800110c:	2301      	movs	r3, #1
 800110e:	220e      	movs	r2, #14
 8001110:	217c      	movs	r1, #124	; 0x7c
 8001112:	4805      	ldr	r0, [pc, #20]	; (8001128 <main+0x350>)
 8001114:	f002 fd8c 	bl	8003c30 <HAL_I2C_Mem_Write>
 8001118:	4603      	mov	r3, r0
 800111a:	71fb      	strb	r3, [r7, #7]
    if (status != HAL_OK)
 800111c:	79fb      	ldrb	r3, [r7, #7]
 800111e:	2b00      	cmp	r3, #0
 8001120:	e006      	b.n	8001130 <main+0x358>
 8001122:	bf00      	nop
 8001124:	40021000 	.word	0x40021000
 8001128:	200000e0 	.word	0x200000e0
 800112c:	080092dc 	.word	0x080092dc
 8001130:	d004      	beq.n	800113c <main+0x364>
      printf("I2C communication error (%X).\n", status);
 8001132:	79fb      	ldrb	r3, [r7, #7]
 8001134:	4619      	mov	r1, r3
 8001136:	484f      	ldr	r0, [pc, #316]	; (8001274 <main+0x49c>)
 8001138:	f007 f936 	bl	80083a8 <iprintf>

    /* Set RegInterruptMaskA to 0x00 (all IO of Bank A will trigger an interrupt) */
    data = 0x00;
 800113c:	2300      	movs	r3, #0
 800113e:	71bb      	strb	r3, [r7, #6]
    status = HAL_I2C_Mem_Write(&hi2c1, SX1509_I2C_ADDR1 << 1, REG_INTERRUPT_MASK_A, 1, &data, 1, I2C_TIMEOUT);
 8001140:	23c8      	movs	r3, #200	; 0xc8
 8001142:	9302      	str	r3, [sp, #8]
 8001144:	2301      	movs	r3, #1
 8001146:	9301      	str	r3, [sp, #4]
 8001148:	1dbb      	adds	r3, r7, #6
 800114a:	9300      	str	r3, [sp, #0]
 800114c:	2301      	movs	r3, #1
 800114e:	2213      	movs	r2, #19
 8001150:	217c      	movs	r1, #124	; 0x7c
 8001152:	4849      	ldr	r0, [pc, #292]	; (8001278 <main+0x4a0>)
 8001154:	f002 fd6c 	bl	8003c30 <HAL_I2C_Mem_Write>
 8001158:	4603      	mov	r3, r0
 800115a:	71fb      	strb	r3, [r7, #7]
    if (status != HAL_OK)
 800115c:	79fb      	ldrb	r3, [r7, #7]
 800115e:	2b00      	cmp	r3, #0
 8001160:	d004      	beq.n	800116c <main+0x394>
      printf("I2C communication error (%X).\n", status);
 8001162:	79fb      	ldrb	r3, [r7, #7]
 8001164:	4619      	mov	r1, r3
 8001166:	4843      	ldr	r0, [pc, #268]	; (8001274 <main+0x49c>)
 8001168:	f007 f91e 	bl	80083a8 <iprintf>

    /* Set RegSenseHighA to 0xAA (IO[7:4] of Bank A will trigger an interrupt on falling edge) */
    data = 0xAA;
 800116c:	23aa      	movs	r3, #170	; 0xaa
 800116e:	71bb      	strb	r3, [r7, #6]
    status = HAL_I2C_Mem_Write(&hi2c1, SX1509_I2C_ADDR1 << 1, REG_SENSE_HIGH_A, 1, &data, 1, I2C_TIMEOUT);
 8001170:	23c8      	movs	r3, #200	; 0xc8
 8001172:	9302      	str	r3, [sp, #8]
 8001174:	2301      	movs	r3, #1
 8001176:	9301      	str	r3, [sp, #4]
 8001178:	1dbb      	adds	r3, r7, #6
 800117a:	9300      	str	r3, [sp, #0]
 800117c:	2301      	movs	r3, #1
 800117e:	2216      	movs	r2, #22
 8001180:	217c      	movs	r1, #124	; 0x7c
 8001182:	483d      	ldr	r0, [pc, #244]	; (8001278 <main+0x4a0>)
 8001184:	f002 fd54 	bl	8003c30 <HAL_I2C_Mem_Write>
 8001188:	4603      	mov	r3, r0
 800118a:	71fb      	strb	r3, [r7, #7]
    if (status != HAL_OK)
 800118c:	79fb      	ldrb	r3, [r7, #7]
 800118e:	2b00      	cmp	r3, #0
 8001190:	d004      	beq.n	800119c <main+0x3c4>
      printf("I2C communication error (%X).\n", status);
 8001192:	79fb      	ldrb	r3, [r7, #7]
 8001194:	4619      	mov	r1, r3
 8001196:	4837      	ldr	r0, [pc, #220]	; (8001274 <main+0x49c>)
 8001198:	f007 f906 	bl	80083a8 <iprintf>

    /* Set RegSenseLowA to 0xAA (IO[3:0] of Bank A will trigger an interrupt on falling edge) */
    data = 0xAA;
 800119c:	23aa      	movs	r3, #170	; 0xaa
 800119e:	71bb      	strb	r3, [r7, #6]
    status = HAL_I2C_Mem_Write(&hi2c1, SX1509_I2C_ADDR1 << 1, REG_SENSE_LOW_A, 1, &data, 1, I2C_TIMEOUT);
 80011a0:	23c8      	movs	r3, #200	; 0xc8
 80011a2:	9302      	str	r3, [sp, #8]
 80011a4:	2301      	movs	r3, #1
 80011a6:	9301      	str	r3, [sp, #4]
 80011a8:	1dbb      	adds	r3, r7, #6
 80011aa:	9300      	str	r3, [sp, #0]
 80011ac:	2301      	movs	r3, #1
 80011ae:	2217      	movs	r2, #23
 80011b0:	217c      	movs	r1, #124	; 0x7c
 80011b2:	4831      	ldr	r0, [pc, #196]	; (8001278 <main+0x4a0>)
 80011b4:	f002 fd3c 	bl	8003c30 <HAL_I2C_Mem_Write>
 80011b8:	4603      	mov	r3, r0
 80011ba:	71fb      	strb	r3, [r7, #7]
    if (status != HAL_OK)
 80011bc:	79fb      	ldrb	r3, [r7, #7]
 80011be:	2b00      	cmp	r3, #0
 80011c0:	d004      	beq.n	80011cc <main+0x3f4>
      printf("I2C communication error (%X).\n", status);
 80011c2:	79fb      	ldrb	r3, [r7, #7]
 80011c4:	4619      	mov	r1, r3
 80011c6:	482b      	ldr	r0, [pc, #172]	; (8001274 <main+0x49c>)
 80011c8:	f007 f8ee 	bl	80083a8 <iprintf>

    /* Enable EXTI2_IRQ after SX1509 initialization */
    HAL_Delay(100);
 80011cc:	2064      	movs	r0, #100	; 0x64
 80011ce:	f001 fec5 	bl	8002f5c <HAL_Delay>
    HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 80011d2:	2008      	movs	r0, #8
 80011d4:	f002 fa95 	bl	8003702 <HAL_NVIC_EnableIRQ>


    //printf("Ready\n");


  logger.uart_handle = huart3; // for serial
 80011d8:	4b28      	ldr	r3, [pc, #160]	; (800127c <main+0x4a4>)
 80011da:	4a29      	ldr	r2, [pc, #164]	; (8001280 <main+0x4a8>)
 80011dc:	3344      	adds	r3, #68	; 0x44
 80011de:	4611      	mov	r1, r2
 80011e0:	2288      	movs	r2, #136	; 0x88
 80011e2:	4618      	mov	r0, r3
 80011e4:	f007 f8ca 	bl	800837c <memcpy>
  //logger.uart_handle = huart2; // for wifi

  /* Reset LCD */
  HAL_GPIO_WritePin(GPIO_OUT_SPI_CS_LCD_GPIO_Port, GPIO_OUT_SPI_CS_LCD_Pin, GPIO_PIN_SET);
 80011e8:	2201      	movs	r2, #1
 80011ea:	2110      	movs	r1, #16
 80011ec:	4825      	ldr	r0, [pc, #148]	; (8001284 <main+0x4ac>)
 80011ee:	f002 fc5d 	bl	8003aac <HAL_GPIO_WritePin>

  HAL_Delay(1000);
 80011f2:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80011f6:	f001 feb1 	bl	8002f5c <HAL_Delay>

  /* Start encoders timers */
  HAL_TIM_Encoder_Start(&htim3, TIM_CHANNEL_ALL);
 80011fa:	213c      	movs	r1, #60	; 0x3c
 80011fc:	4822      	ldr	r0, [pc, #136]	; (8001288 <main+0x4b0>)
 80011fe:	f005 f807 	bl	8006210 <HAL_TIM_Encoder_Start>
  HAL_TIM_Encoder_Start(&htim4, TIM_CHANNEL_ALL);
 8001202:	213c      	movs	r1, #60	; 0x3c
 8001204:	4821      	ldr	r0, [pc, #132]	; (800128c <main+0x4b4>)
 8001206:	f005 f803 	bl	8006210 <HAL_TIM_Encoder_Start>

  /* Start servomotors PWM (avoid floating inputs to servomotors) */
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 800120a:	2100      	movs	r1, #0
 800120c:	4820      	ldr	r0, [pc, #128]	; (8001290 <main+0x4b8>)
 800120e:	f004 fdfd 	bl	8005e0c <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 8001212:	2104      	movs	r1, #4
 8001214:	481e      	ldr	r0, [pc, #120]	; (8001290 <main+0x4b8>)
 8001216:	f004 fdf9 	bl	8005e0c <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 800121a:	2108      	movs	r1, #8
 800121c:	481c      	ldr	r0, [pc, #112]	; (8001290 <main+0x4b8>)
 800121e:	f004 fdf5 	bl	8005e0c <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4);
 8001222:	210c      	movs	r1, #12
 8001224:	481a      	ldr	r0, [pc, #104]	; (8001290 <main+0x4b8>)
 8001226:	f004 fdf1 	bl	8005e0c <HAL_TIM_PWM_Start>

  /* Start motor PWM */
  __HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_1, 0);
 800122a:	4b1a      	ldr	r3, [pc, #104]	; (8001294 <main+0x4bc>)
 800122c:	681b      	ldr	r3, [r3, #0]
 800122e:	2200      	movs	r2, #0
 8001230:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_2, 0);
 8001232:	4b18      	ldr	r3, [pc, #96]	; (8001294 <main+0x4bc>)
 8001234:	681b      	ldr	r3, [r3, #0]
 8001236:	2200      	movs	r2, #0
 8001238:	639a      	str	r2, [r3, #56]	; 0x38
  __HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_3, 0);
 800123a:	4b16      	ldr	r3, [pc, #88]	; (8001294 <main+0x4bc>)
 800123c:	681b      	ldr	r3, [r3, #0]
 800123e:	2200      	movs	r2, #0
 8001240:	63da      	str	r2, [r3, #60]	; 0x3c
  __HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_4, 0);
 8001242:	4b14      	ldr	r3, [pc, #80]	; (8001294 <main+0x4bc>)
 8001244:	681b      	ldr	r3, [r3, #0]
 8001246:	2200      	movs	r2, #0
 8001248:	641a      	str	r2, [r3, #64]	; 0x40

  HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_1);
 800124a:	2100      	movs	r1, #0
 800124c:	4811      	ldr	r0, [pc, #68]	; (8001294 <main+0x4bc>)
 800124e:	f004 fddd 	bl	8005e0c <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_2);
 8001252:	2104      	movs	r1, #4
 8001254:	480f      	ldr	r0, [pc, #60]	; (8001294 <main+0x4bc>)
 8001256:	f004 fdd9 	bl	8005e0c <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_3);
 800125a:	2108      	movs	r1, #8
 800125c:	480d      	ldr	r0, [pc, #52]	; (8001294 <main+0x4bc>)
 800125e:	f004 fdd5 	bl	8005e0c <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_4);
 8001262:	210c      	movs	r1, #12
 8001264:	480b      	ldr	r0, [pc, #44]	; (8001294 <main+0x4bc>)
 8001266:	f004 fdd1 	bl	8005e0c <HAL_TIM_PWM_Start>

  /* Start speed ctrl ISR */
  HAL_TIM_Base_Start_IT(&htim6);
 800126a:	480b      	ldr	r0, [pc, #44]	; (8001298 <main+0x4c0>)
 800126c:	f004 fc9e 	bl	8005bac <HAL_TIM_Base_Start_IT>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  while (1)
 8001270:	e7fe      	b.n	8001270 <main+0x498>
 8001272:	bf00      	nop
 8001274:	080092dc 	.word	0x080092dc
 8001278:	200000e0 	.word	0x200000e0
 800127c:	200006f4 	.word	0x200006f4
 8001280:	2000066c 	.word	0x2000066c
 8001284:	40021000 	.word	0x40021000
 8001288:	20000284 	.word	0x20000284
 800128c:	200002d0 	.word	0x200002d0
 8001290:	200001ec 	.word	0x200001ec
 8001294:	200003b4 	.word	0x200003b4
 8001298:	20000368 	.word	0x20000368

0800129c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800129c:	b580      	push	{r7, lr}
 800129e:	b094      	sub	sp, #80	; 0x50
 80012a0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80012a2:	f107 031c 	add.w	r3, r7, #28
 80012a6:	2234      	movs	r2, #52	; 0x34
 80012a8:	2100      	movs	r1, #0
 80012aa:	4618      	mov	r0, r3
 80012ac:	f007 f874 	bl	8008398 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80012b0:	f107 0308 	add.w	r3, r7, #8
 80012b4:	2200      	movs	r2, #0
 80012b6:	601a      	str	r2, [r3, #0]
 80012b8:	605a      	str	r2, [r3, #4]
 80012ba:	609a      	str	r2, [r3, #8]
 80012bc:	60da      	str	r2, [r3, #12]
 80012be:	611a      	str	r2, [r3, #16]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 80012c0:	f003 fa16 	bl	80046f0 <HAL_PWR_EnableBkUpAccess>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80012c4:	4b2c      	ldr	r3, [pc, #176]	; (8001378 <SystemClock_Config+0xdc>)
 80012c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012c8:	4a2b      	ldr	r2, [pc, #172]	; (8001378 <SystemClock_Config+0xdc>)
 80012ca:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80012ce:	6413      	str	r3, [r2, #64]	; 0x40
 80012d0:	4b29      	ldr	r3, [pc, #164]	; (8001378 <SystemClock_Config+0xdc>)
 80012d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012d4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80012d8:	607b      	str	r3, [r7, #4]
 80012da:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80012dc:	4b27      	ldr	r3, [pc, #156]	; (800137c <SystemClock_Config+0xe0>)
 80012de:	681b      	ldr	r3, [r3, #0]
 80012e0:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80012e4:	4a25      	ldr	r2, [pc, #148]	; (800137c <SystemClock_Config+0xe0>)
 80012e6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80012ea:	6013      	str	r3, [r2, #0]
 80012ec:	4b23      	ldr	r3, [pc, #140]	; (800137c <SystemClock_Config+0xe0>)
 80012ee:	681b      	ldr	r3, [r3, #0]
 80012f0:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80012f4:	603b      	str	r3, [r7, #0]
 80012f6:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80012f8:	2301      	movs	r3, #1
 80012fa:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 80012fc:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8001300:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001302:	2302      	movs	r3, #2
 8001304:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001306:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800130a:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 4;
 800130c:	2304      	movs	r3, #4
 800130e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 96;
 8001310:	2360      	movs	r3, #96	; 0x60
 8001312:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001314:	2302      	movs	r3, #2
 8001316:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001318:	2304      	movs	r3, #4
 800131a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 800131c:	2302      	movs	r3, #2
 800131e:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001320:	f107 031c 	add.w	r3, r7, #28
 8001324:	4618      	mov	r0, r3
 8001326:	f003 fa43 	bl	80047b0 <HAL_RCC_OscConfig>
 800132a:	4603      	mov	r3, r0
 800132c:	2b00      	cmp	r3, #0
 800132e:	d001      	beq.n	8001334 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8001330:	f000 ff56 	bl	80021e0 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8001334:	f003 f9ec 	bl	8004710 <HAL_PWREx_EnableOverDrive>
 8001338:	4603      	mov	r3, r0
 800133a:	2b00      	cmp	r3, #0
 800133c:	d001      	beq.n	8001342 <SystemClock_Config+0xa6>
  {
    Error_Handler();
 800133e:	f000 ff4f 	bl	80021e0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001342:	230f      	movs	r3, #15
 8001344:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001346:	2302      	movs	r3, #2
 8001348:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800134a:	2300      	movs	r3, #0
 800134c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800134e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001352:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001354:	2300      	movs	r3, #0
 8001356:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8001358:	f107 0308 	add.w	r3, r7, #8
 800135c:	2103      	movs	r1, #3
 800135e:	4618      	mov	r0, r3
 8001360:	f003 fcd4 	bl	8004d0c <HAL_RCC_ClockConfig>
 8001364:	4603      	mov	r3, r0
 8001366:	2b00      	cmp	r3, #0
 8001368:	d001      	beq.n	800136e <SystemClock_Config+0xd2>
  {
    Error_Handler();
 800136a:	f000 ff39 	bl	80021e0 <Error_Handler>
  }
}
 800136e:	bf00      	nop
 8001370:	3750      	adds	r7, #80	; 0x50
 8001372:	46bd      	mov	sp, r7
 8001374:	bd80      	pop	{r7, pc}
 8001376:	bf00      	nop
 8001378:	40023800 	.word	0x40023800
 800137c:	40007000 	.word	0x40007000

08001380 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001380:	b580      	push	{r7, lr}
 8001382:	b084      	sub	sp, #16
 8001384:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001386:	463b      	mov	r3, r7
 8001388:	2200      	movs	r2, #0
 800138a:	601a      	str	r2, [r3, #0]
 800138c:	605a      	str	r2, [r3, #4]
 800138e:	609a      	str	r2, [r3, #8]
 8001390:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001392:	4b21      	ldr	r3, [pc, #132]	; (8001418 <MX_ADC1_Init+0x98>)
 8001394:	4a21      	ldr	r2, [pc, #132]	; (800141c <MX_ADC1_Init+0x9c>)
 8001396:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001398:	4b1f      	ldr	r3, [pc, #124]	; (8001418 <MX_ADC1_Init+0x98>)
 800139a:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800139e:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80013a0:	4b1d      	ldr	r3, [pc, #116]	; (8001418 <MX_ADC1_Init+0x98>)
 80013a2:	2200      	movs	r2, #0
 80013a4:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80013a6:	4b1c      	ldr	r3, [pc, #112]	; (8001418 <MX_ADC1_Init+0x98>)
 80013a8:	2200      	movs	r2, #0
 80013aa:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80013ac:	4b1a      	ldr	r3, [pc, #104]	; (8001418 <MX_ADC1_Init+0x98>)
 80013ae:	2200      	movs	r2, #0
 80013b0:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80013b2:	4b19      	ldr	r3, [pc, #100]	; (8001418 <MX_ADC1_Init+0x98>)
 80013b4:	2200      	movs	r2, #0
 80013b6:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80013ba:	4b17      	ldr	r3, [pc, #92]	; (8001418 <MX_ADC1_Init+0x98>)
 80013bc:	2200      	movs	r2, #0
 80013be:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80013c0:	4b15      	ldr	r3, [pc, #84]	; (8001418 <MX_ADC1_Init+0x98>)
 80013c2:	4a17      	ldr	r2, [pc, #92]	; (8001420 <MX_ADC1_Init+0xa0>)
 80013c4:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80013c6:	4b14      	ldr	r3, [pc, #80]	; (8001418 <MX_ADC1_Init+0x98>)
 80013c8:	2200      	movs	r2, #0
 80013ca:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80013cc:	4b12      	ldr	r3, [pc, #72]	; (8001418 <MX_ADC1_Init+0x98>)
 80013ce:	2201      	movs	r2, #1
 80013d0:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80013d2:	4b11      	ldr	r3, [pc, #68]	; (8001418 <MX_ADC1_Init+0x98>)
 80013d4:	2200      	movs	r2, #0
 80013d6:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80013da:	4b0f      	ldr	r3, [pc, #60]	; (8001418 <MX_ADC1_Init+0x98>)
 80013dc:	2201      	movs	r2, #1
 80013de:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80013e0:	480d      	ldr	r0, [pc, #52]	; (8001418 <MX_ADC1_Init+0x98>)
 80013e2:	f001 fddf 	bl	8002fa4 <HAL_ADC_Init>
 80013e6:	4603      	mov	r3, r0
 80013e8:	2b00      	cmp	r3, #0
 80013ea:	d001      	beq.n	80013f0 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 80013ec:	f000 fef8 	bl	80021e0 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 80013f0:	2303      	movs	r3, #3
 80013f2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80013f4:	2301      	movs	r3, #1
 80013f6:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80013f8:	2300      	movs	r3, #0
 80013fa:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80013fc:	463b      	mov	r3, r7
 80013fe:	4619      	mov	r1, r3
 8001400:	4805      	ldr	r0, [pc, #20]	; (8001418 <MX_ADC1_Init+0x98>)
 8001402:	f001 fe13 	bl	800302c <HAL_ADC_ConfigChannel>
 8001406:	4603      	mov	r3, r0
 8001408:	2b00      	cmp	r3, #0
 800140a:	d001      	beq.n	8001410 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 800140c:	f000 fee8 	bl	80021e0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001410:	bf00      	nop
 8001412:	3710      	adds	r7, #16
 8001414:	46bd      	mov	sp, r7
 8001416:	bd80      	pop	{r7, pc}
 8001418:	20000098 	.word	0x20000098
 800141c:	40012000 	.word	0x40012000
 8001420:	0f000001 	.word	0x0f000001

08001424 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001424:	b580      	push	{r7, lr}
 8001426:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001428:	4b1b      	ldr	r3, [pc, #108]	; (8001498 <MX_I2C1_Init+0x74>)
 800142a:	4a1c      	ldr	r2, [pc, #112]	; (800149c <MX_I2C1_Init+0x78>)
 800142c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x20303E5D;
 800142e:	4b1a      	ldr	r3, [pc, #104]	; (8001498 <MX_I2C1_Init+0x74>)
 8001430:	4a1b      	ldr	r2, [pc, #108]	; (80014a0 <MX_I2C1_Init+0x7c>)
 8001432:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001434:	4b18      	ldr	r3, [pc, #96]	; (8001498 <MX_I2C1_Init+0x74>)
 8001436:	2200      	movs	r2, #0
 8001438:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800143a:	4b17      	ldr	r3, [pc, #92]	; (8001498 <MX_I2C1_Init+0x74>)
 800143c:	2201      	movs	r2, #1
 800143e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001440:	4b15      	ldr	r3, [pc, #84]	; (8001498 <MX_I2C1_Init+0x74>)
 8001442:	2200      	movs	r2, #0
 8001444:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8001446:	4b14      	ldr	r3, [pc, #80]	; (8001498 <MX_I2C1_Init+0x74>)
 8001448:	2200      	movs	r2, #0
 800144a:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800144c:	4b12      	ldr	r3, [pc, #72]	; (8001498 <MX_I2C1_Init+0x74>)
 800144e:	2200      	movs	r2, #0
 8001450:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001452:	4b11      	ldr	r3, [pc, #68]	; (8001498 <MX_I2C1_Init+0x74>)
 8001454:	2200      	movs	r2, #0
 8001456:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001458:	4b0f      	ldr	r3, [pc, #60]	; (8001498 <MX_I2C1_Init+0x74>)
 800145a:	2200      	movs	r2, #0
 800145c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800145e:	480e      	ldr	r0, [pc, #56]	; (8001498 <MX_I2C1_Init+0x74>)
 8001460:	f002 fb56 	bl	8003b10 <HAL_I2C_Init>
 8001464:	4603      	mov	r3, r0
 8001466:	2b00      	cmp	r3, #0
 8001468:	d001      	beq.n	800146e <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800146a:	f000 feb9 	bl	80021e0 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800146e:	2100      	movs	r1, #0
 8001470:	4809      	ldr	r0, [pc, #36]	; (8001498 <MX_I2C1_Init+0x74>)
 8001472:	f003 f8a5 	bl	80045c0 <HAL_I2CEx_ConfigAnalogFilter>
 8001476:	4603      	mov	r3, r0
 8001478:	2b00      	cmp	r3, #0
 800147a:	d001      	beq.n	8001480 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 800147c:	f000 feb0 	bl	80021e0 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001480:	2100      	movs	r1, #0
 8001482:	4805      	ldr	r0, [pc, #20]	; (8001498 <MX_I2C1_Init+0x74>)
 8001484:	f003 f8e7 	bl	8004656 <HAL_I2CEx_ConfigDigitalFilter>
 8001488:	4603      	mov	r3, r0
 800148a:	2b00      	cmp	r3, #0
 800148c:	d001      	beq.n	8001492 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800148e:	f000 fea7 	bl	80021e0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001492:	bf00      	nop
 8001494:	bd80      	pop	{r7, pc}
 8001496:	bf00      	nop
 8001498:	200000e0 	.word	0x200000e0
 800149c:	40005400 	.word	0x40005400
 80014a0:	20303e5d 	.word	0x20303e5d

080014a4 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 80014a4:	b580      	push	{r7, lr}
 80014a6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 80014a8:	4b1b      	ldr	r3, [pc, #108]	; (8001518 <MX_I2C2_Init+0x74>)
 80014aa:	4a1c      	ldr	r2, [pc, #112]	; (800151c <MX_I2C2_Init+0x78>)
 80014ac:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x20303E5D;
 80014ae:	4b1a      	ldr	r3, [pc, #104]	; (8001518 <MX_I2C2_Init+0x74>)
 80014b0:	4a1b      	ldr	r2, [pc, #108]	; (8001520 <MX_I2C2_Init+0x7c>)
 80014b2:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 80014b4:	4b18      	ldr	r3, [pc, #96]	; (8001518 <MX_I2C2_Init+0x74>)
 80014b6:	2200      	movs	r2, #0
 80014b8:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80014ba:	4b17      	ldr	r3, [pc, #92]	; (8001518 <MX_I2C2_Init+0x74>)
 80014bc:	2201      	movs	r2, #1
 80014be:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80014c0:	4b15      	ldr	r3, [pc, #84]	; (8001518 <MX_I2C2_Init+0x74>)
 80014c2:	2200      	movs	r2, #0
 80014c4:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 80014c6:	4b14      	ldr	r3, [pc, #80]	; (8001518 <MX_I2C2_Init+0x74>)
 80014c8:	2200      	movs	r2, #0
 80014ca:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80014cc:	4b12      	ldr	r3, [pc, #72]	; (8001518 <MX_I2C2_Init+0x74>)
 80014ce:	2200      	movs	r2, #0
 80014d0:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80014d2:	4b11      	ldr	r3, [pc, #68]	; (8001518 <MX_I2C2_Init+0x74>)
 80014d4:	2200      	movs	r2, #0
 80014d6:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80014d8:	4b0f      	ldr	r3, [pc, #60]	; (8001518 <MX_I2C2_Init+0x74>)
 80014da:	2200      	movs	r2, #0
 80014dc:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80014de:	480e      	ldr	r0, [pc, #56]	; (8001518 <MX_I2C2_Init+0x74>)
 80014e0:	f002 fb16 	bl	8003b10 <HAL_I2C_Init>
 80014e4:	4603      	mov	r3, r0
 80014e6:	2b00      	cmp	r3, #0
 80014e8:	d001      	beq.n	80014ee <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 80014ea:	f000 fe79 	bl	80021e0 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80014ee:	2100      	movs	r1, #0
 80014f0:	4809      	ldr	r0, [pc, #36]	; (8001518 <MX_I2C2_Init+0x74>)
 80014f2:	f003 f865 	bl	80045c0 <HAL_I2CEx_ConfigAnalogFilter>
 80014f6:	4603      	mov	r3, r0
 80014f8:	2b00      	cmp	r3, #0
 80014fa:	d001      	beq.n	8001500 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 80014fc:	f000 fe70 	bl	80021e0 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8001500:	2100      	movs	r1, #0
 8001502:	4805      	ldr	r0, [pc, #20]	; (8001518 <MX_I2C2_Init+0x74>)
 8001504:	f003 f8a7 	bl	8004656 <HAL_I2CEx_ConfigDigitalFilter>
 8001508:	4603      	mov	r3, r0
 800150a:	2b00      	cmp	r3, #0
 800150c:	d001      	beq.n	8001512 <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 800150e:	f000 fe67 	bl	80021e0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8001512:	bf00      	nop
 8001514:	bd80      	pop	{r7, pc}
 8001516:	bf00      	nop
 8001518:	20000134 	.word	0x20000134
 800151c:	40005800 	.word	0x40005800
 8001520:	20303e5d 	.word	0x20303e5d

08001524 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001524:	b580      	push	{r7, lr}
 8001526:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001528:	4b1b      	ldr	r3, [pc, #108]	; (8001598 <MX_SPI1_Init+0x74>)
 800152a:	4a1c      	ldr	r2, [pc, #112]	; (800159c <MX_SPI1_Init+0x78>)
 800152c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800152e:	4b1a      	ldr	r3, [pc, #104]	; (8001598 <MX_SPI1_Init+0x74>)
 8001530:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001534:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001536:	4b18      	ldr	r3, [pc, #96]	; (8001598 <MX_SPI1_Init+0x74>)
 8001538:	2200      	movs	r2, #0
 800153a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
 800153c:	4b16      	ldr	r3, [pc, #88]	; (8001598 <MX_SPI1_Init+0x74>)
 800153e:	f44f 7240 	mov.w	r2, #768	; 0x300
 8001542:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001544:	4b14      	ldr	r3, [pc, #80]	; (8001598 <MX_SPI1_Init+0x74>)
 8001546:	2200      	movs	r2, #0
 8001548:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800154a:	4b13      	ldr	r3, [pc, #76]	; (8001598 <MX_SPI1_Init+0x74>)
 800154c:	2200      	movs	r2, #0
 800154e:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001550:	4b11      	ldr	r3, [pc, #68]	; (8001598 <MX_SPI1_Init+0x74>)
 8001552:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001556:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001558:	4b0f      	ldr	r3, [pc, #60]	; (8001598 <MX_SPI1_Init+0x74>)
 800155a:	2200      	movs	r2, #0
 800155c:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800155e:	4b0e      	ldr	r3, [pc, #56]	; (8001598 <MX_SPI1_Init+0x74>)
 8001560:	2200      	movs	r2, #0
 8001562:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001564:	4b0c      	ldr	r3, [pc, #48]	; (8001598 <MX_SPI1_Init+0x74>)
 8001566:	2200      	movs	r2, #0
 8001568:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800156a:	4b0b      	ldr	r3, [pc, #44]	; (8001598 <MX_SPI1_Init+0x74>)
 800156c:	2200      	movs	r2, #0
 800156e:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8001570:	4b09      	ldr	r3, [pc, #36]	; (8001598 <MX_SPI1_Init+0x74>)
 8001572:	2207      	movs	r2, #7
 8001574:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001576:	4b08      	ldr	r3, [pc, #32]	; (8001598 <MX_SPI1_Init+0x74>)
 8001578:	2200      	movs	r2, #0
 800157a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800157c:	4b06      	ldr	r3, [pc, #24]	; (8001598 <MX_SPI1_Init+0x74>)
 800157e:	2208      	movs	r2, #8
 8001580:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001582:	4805      	ldr	r0, [pc, #20]	; (8001598 <MX_SPI1_Init+0x74>)
 8001584:	f004 fa10 	bl	80059a8 <HAL_SPI_Init>
 8001588:	4603      	mov	r3, r0
 800158a:	2b00      	cmp	r3, #0
 800158c:	d001      	beq.n	8001592 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 800158e:	f000 fe27 	bl	80021e0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001592:	bf00      	nop
 8001594:	bd80      	pop	{r7, pc}
 8001596:	bf00      	nop
 8001598:	20000188 	.word	0x20000188
 800159c:	40013000 	.word	0x40013000

080015a0 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80015a0:	b580      	push	{r7, lr}
 80015a2:	b09a      	sub	sp, #104	; 0x68
 80015a4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80015a6:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80015aa:	2200      	movs	r2, #0
 80015ac:	601a      	str	r2, [r3, #0]
 80015ae:	605a      	str	r2, [r3, #4]
 80015b0:	609a      	str	r2, [r3, #8]
 80015b2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80015b4:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80015b8:	2200      	movs	r2, #0
 80015ba:	601a      	str	r2, [r3, #0]
 80015bc:	605a      	str	r2, [r3, #4]
 80015be:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80015c0:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80015c4:	2200      	movs	r2, #0
 80015c6:	601a      	str	r2, [r3, #0]
 80015c8:	605a      	str	r2, [r3, #4]
 80015ca:	609a      	str	r2, [r3, #8]
 80015cc:	60da      	str	r2, [r3, #12]
 80015ce:	611a      	str	r2, [r3, #16]
 80015d0:	615a      	str	r2, [r3, #20]
 80015d2:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80015d4:	1d3b      	adds	r3, r7, #4
 80015d6:	222c      	movs	r2, #44	; 0x2c
 80015d8:	2100      	movs	r1, #0
 80015da:	4618      	mov	r0, r3
 80015dc:	f006 fedc 	bl	8008398 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80015e0:	4b55      	ldr	r3, [pc, #340]	; (8001738 <MX_TIM1_Init+0x198>)
 80015e2:	4a56      	ldr	r2, [pc, #344]	; (800173c <MX_TIM1_Init+0x19c>)
 80015e4:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 80015e6:	4b54      	ldr	r3, [pc, #336]	; (8001738 <MX_TIM1_Init+0x198>)
 80015e8:	2200      	movs	r2, #0
 80015ea:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80015ec:	4b52      	ldr	r3, [pc, #328]	; (8001738 <MX_TIM1_Init+0x198>)
 80015ee:	2200      	movs	r2, #0
 80015f0:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 0;
 80015f2:	4b51      	ldr	r3, [pc, #324]	; (8001738 <MX_TIM1_Init+0x198>)
 80015f4:	2200      	movs	r2, #0
 80015f6:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80015f8:	4b4f      	ldr	r3, [pc, #316]	; (8001738 <MX_TIM1_Init+0x198>)
 80015fa:	2200      	movs	r2, #0
 80015fc:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80015fe:	4b4e      	ldr	r3, [pc, #312]	; (8001738 <MX_TIM1_Init+0x198>)
 8001600:	2200      	movs	r2, #0
 8001602:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001604:	4b4c      	ldr	r3, [pc, #304]	; (8001738 <MX_TIM1_Init+0x198>)
 8001606:	2200      	movs	r2, #0
 8001608:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800160a:	484b      	ldr	r0, [pc, #300]	; (8001738 <MX_TIM1_Init+0x198>)
 800160c:	f004 fa77 	bl	8005afe <HAL_TIM_Base_Init>
 8001610:	4603      	mov	r3, r0
 8001612:	2b00      	cmp	r3, #0
 8001614:	d001      	beq.n	800161a <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 8001616:	f000 fde3 	bl	80021e0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800161a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800161e:	65bb      	str	r3, [r7, #88]	; 0x58
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001620:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8001624:	4619      	mov	r1, r3
 8001626:	4844      	ldr	r0, [pc, #272]	; (8001738 <MX_TIM1_Init+0x198>)
 8001628:	f005 f9ca 	bl	80069c0 <HAL_TIM_ConfigClockSource>
 800162c:	4603      	mov	r3, r0
 800162e:	2b00      	cmp	r3, #0
 8001630:	d001      	beq.n	8001636 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8001632:	f000 fdd5 	bl	80021e0 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim1) != HAL_OK)
 8001636:	4840      	ldr	r0, [pc, #256]	; (8001738 <MX_TIM1_Init+0x198>)
 8001638:	f004 fb30 	bl	8005c9c <HAL_TIM_OC_Init>
 800163c:	4603      	mov	r3, r0
 800163e:	2b00      	cmp	r3, #0
 8001640:	d001      	beq.n	8001646 <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 8001642:	f000 fdcd 	bl	80021e0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001646:	2300      	movs	r3, #0
 8001648:	64fb      	str	r3, [r7, #76]	; 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 800164a:	2300      	movs	r3, #0
 800164c:	653b      	str	r3, [r7, #80]	; 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800164e:	2300      	movs	r3, #0
 8001650:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001652:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8001656:	4619      	mov	r1, r3
 8001658:	4837      	ldr	r0, [pc, #220]	; (8001738 <MX_TIM1_Init+0x198>)
 800165a:	f005 ff8b 	bl	8007574 <HAL_TIMEx_MasterConfigSynchronization>
 800165e:	4603      	mov	r3, r0
 8001660:	2b00      	cmp	r3, #0
 8001662:	d001      	beq.n	8001668 <MX_TIM1_Init+0xc8>
  {
    Error_Handler();
 8001664:	f000 fdbc 	bl	80021e0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_FORCED_ACTIVE;
 8001668:	2350      	movs	r3, #80	; 0x50
 800166a:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.Pulse = 0;
 800166c:	2300      	movs	r3, #0
 800166e:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 8001670:	2302      	movs	r3, #2
 8001672:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001674:	2300      	movs	r3, #0
 8001676:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001678:	2300      	movs	r3, #0
 800167a:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800167c:	2300      	movs	r3, #0
 800167e:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001680:	2300      	movs	r3, #0
 8001682:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_OC_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001684:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001688:	2200      	movs	r2, #0
 800168a:	4619      	mov	r1, r3
 800168c:	482a      	ldr	r0, [pc, #168]	; (8001738 <MX_TIM1_Init+0x198>)
 800168e:	f004 ff6d 	bl	800656c <HAL_TIM_OC_ConfigChannel>
 8001692:	4603      	mov	r3, r0
 8001694:	2b00      	cmp	r3, #0
 8001696:	d001      	beq.n	800169c <MX_TIM1_Init+0xfc>
  {
    Error_Handler();
 8001698:	f000 fda2 	bl	80021e0 <Error_Handler>
  }
  if (HAL_TIM_OC_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800169c:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80016a0:	2204      	movs	r2, #4
 80016a2:	4619      	mov	r1, r3
 80016a4:	4824      	ldr	r0, [pc, #144]	; (8001738 <MX_TIM1_Init+0x198>)
 80016a6:	f004 ff61 	bl	800656c <HAL_TIM_OC_ConfigChannel>
 80016aa:	4603      	mov	r3, r0
 80016ac:	2b00      	cmp	r3, #0
 80016ae:	d001      	beq.n	80016b4 <MX_TIM1_Init+0x114>
  {
    Error_Handler();
 80016b0:	f000 fd96 	bl	80021e0 <Error_Handler>
  }
  if (HAL_TIM_OC_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80016b4:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80016b8:	2208      	movs	r2, #8
 80016ba:	4619      	mov	r1, r3
 80016bc:	481e      	ldr	r0, [pc, #120]	; (8001738 <MX_TIM1_Init+0x198>)
 80016be:	f004 ff55 	bl	800656c <HAL_TIM_OC_ConfigChannel>
 80016c2:	4603      	mov	r3, r0
 80016c4:	2b00      	cmp	r3, #0
 80016c6:	d001      	beq.n	80016cc <MX_TIM1_Init+0x12c>
  {
    Error_Handler();
 80016c8:	f000 fd8a 	bl	80021e0 <Error_Handler>
  }
  if (HAL_TIM_OC_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80016cc:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80016d0:	220c      	movs	r2, #12
 80016d2:	4619      	mov	r1, r3
 80016d4:	4818      	ldr	r0, [pc, #96]	; (8001738 <MX_TIM1_Init+0x198>)
 80016d6:	f004 ff49 	bl	800656c <HAL_TIM_OC_ConfigChannel>
 80016da:	4603      	mov	r3, r0
 80016dc:	2b00      	cmp	r3, #0
 80016de:	d001      	beq.n	80016e4 <MX_TIM1_Init+0x144>
  {
    Error_Handler();
 80016e0:	f000 fd7e 	bl	80021e0 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80016e4:	2300      	movs	r3, #0
 80016e6:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80016e8:	2300      	movs	r3, #0
 80016ea:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80016ec:	2300      	movs	r3, #0
 80016ee:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80016f0:	2300      	movs	r3, #0
 80016f2:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80016f4:	2300      	movs	r3, #0
 80016f6:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80016f8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80016fc:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 80016fe:	2300      	movs	r3, #0
 8001700:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8001702:	2300      	movs	r3, #0
 8001704:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8001706:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800170a:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 800170c:	2300      	movs	r3, #0
 800170e:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001710:	2300      	movs	r3, #0
 8001712:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001714:	1d3b      	adds	r3, r7, #4
 8001716:	4619      	mov	r1, r3
 8001718:	4807      	ldr	r0, [pc, #28]	; (8001738 <MX_TIM1_Init+0x198>)
 800171a:	f005 ffb9 	bl	8007690 <HAL_TIMEx_ConfigBreakDeadTime>
 800171e:	4603      	mov	r3, r0
 8001720:	2b00      	cmp	r3, #0
 8001722:	d001      	beq.n	8001728 <MX_TIM1_Init+0x188>
  {
    Error_Handler();
 8001724:	f000 fd5c 	bl	80021e0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001728:	4803      	ldr	r0, [pc, #12]	; (8001738 <MX_TIM1_Init+0x198>)
 800172a:	f001 f81b 	bl	8002764 <HAL_TIM_MspPostInit>

}
 800172e:	bf00      	nop
 8001730:	3768      	adds	r7, #104	; 0x68
 8001732:	46bd      	mov	sp, r7
 8001734:	bd80      	pop	{r7, pc}
 8001736:	bf00      	nop
 8001738:	200001ec 	.word	0x200001ec
 800173c:	40010000 	.word	0x40010000

08001740 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001740:	b580      	push	{r7, lr}
 8001742:	b092      	sub	sp, #72	; 0x48
 8001744:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001746:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800174a:	2200      	movs	r2, #0
 800174c:	601a      	str	r2, [r3, #0]
 800174e:	605a      	str	r2, [r3, #4]
 8001750:	609a      	str	r2, [r3, #8]
 8001752:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001754:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001758:	2200      	movs	r2, #0
 800175a:	601a      	str	r2, [r3, #0]
 800175c:	605a      	str	r2, [r3, #4]
 800175e:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001760:	f107 0310 	add.w	r3, r7, #16
 8001764:	2200      	movs	r2, #0
 8001766:	601a      	str	r2, [r3, #0]
 8001768:	605a      	str	r2, [r3, #4]
 800176a:	609a      	str	r2, [r3, #8]
 800176c:	60da      	str	r2, [r3, #12]
 800176e:	611a      	str	r2, [r3, #16]
 8001770:	615a      	str	r2, [r3, #20]
 8001772:	619a      	str	r2, [r3, #24]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8001774:	463b      	mov	r3, r7
 8001776:	2200      	movs	r2, #0
 8001778:	601a      	str	r2, [r3, #0]
 800177a:	605a      	str	r2, [r3, #4]
 800177c:	609a      	str	r2, [r3, #8]
 800177e:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001780:	4b3b      	ldr	r3, [pc, #236]	; (8001870 <MX_TIM2_Init+0x130>)
 8001782:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001786:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001788:	4b39      	ldr	r3, [pc, #228]	; (8001870 <MX_TIM2_Init+0x130>)
 800178a:	2200      	movs	r2, #0
 800178c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800178e:	4b38      	ldr	r3, [pc, #224]	; (8001870 <MX_TIM2_Init+0x130>)
 8001790:	2200      	movs	r2, #0
 8001792:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8001794:	4b36      	ldr	r3, [pc, #216]	; (8001870 <MX_TIM2_Init+0x130>)
 8001796:	f04f 32ff 	mov.w	r2, #4294967295
 800179a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800179c:	4b34      	ldr	r3, [pc, #208]	; (8001870 <MX_TIM2_Init+0x130>)
 800179e:	2200      	movs	r2, #0
 80017a0:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80017a2:	4b33      	ldr	r3, [pc, #204]	; (8001870 <MX_TIM2_Init+0x130>)
 80017a4:	2200      	movs	r2, #0
 80017a6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80017a8:	4831      	ldr	r0, [pc, #196]	; (8001870 <MX_TIM2_Init+0x130>)
 80017aa:	f004 f9a8 	bl	8005afe <HAL_TIM_Base_Init>
 80017ae:	4603      	mov	r3, r0
 80017b0:	2b00      	cmp	r3, #0
 80017b2:	d001      	beq.n	80017b8 <MX_TIM2_Init+0x78>
  {
    Error_Handler();
 80017b4:	f000 fd14 	bl	80021e0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80017b8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80017bc:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80017be:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80017c2:	4619      	mov	r1, r3
 80017c4:	482a      	ldr	r0, [pc, #168]	; (8001870 <MX_TIM2_Init+0x130>)
 80017c6:	f005 f8fb 	bl	80069c0 <HAL_TIM_ConfigClockSource>
 80017ca:	4603      	mov	r3, r0
 80017cc:	2b00      	cmp	r3, #0
 80017ce:	d001      	beq.n	80017d4 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 80017d0:	f000 fd06 	bl	80021e0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80017d4:	4826      	ldr	r0, [pc, #152]	; (8001870 <MX_TIM2_Init+0x130>)
 80017d6:	f004 fac2 	bl	8005d5e <HAL_TIM_PWM_Init>
 80017da:	4603      	mov	r3, r0
 80017dc:	2b00      	cmp	r3, #0
 80017de:	d001      	beq.n	80017e4 <MX_TIM2_Init+0xa4>
  {
    Error_Handler();
 80017e0:	f000 fcfe 	bl	80021e0 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 80017e4:	4822      	ldr	r0, [pc, #136]	; (8001870 <MX_TIM2_Init+0x130>)
 80017e6:	f004 fc0b 	bl	8006000 <HAL_TIM_IC_Init>
 80017ea:	4603      	mov	r3, r0
 80017ec:	2b00      	cmp	r3, #0
 80017ee:	d001      	beq.n	80017f4 <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 80017f0:	f000 fcf6 	bl	80021e0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80017f4:	2300      	movs	r3, #0
 80017f6:	62fb      	str	r3, [r7, #44]	; 0x2c
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80017f8:	2300      	movs	r3, #0
 80017fa:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80017fc:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001800:	4619      	mov	r1, r3
 8001802:	481b      	ldr	r0, [pc, #108]	; (8001870 <MX_TIM2_Init+0x130>)
 8001804:	f005 feb6 	bl	8007574 <HAL_TIMEx_MasterConfigSynchronization>
 8001808:	4603      	mov	r3, r0
 800180a:	2b00      	cmp	r3, #0
 800180c:	d001      	beq.n	8001812 <MX_TIM2_Init+0xd2>
  {
    Error_Handler();
 800180e:	f000 fce7 	bl	80021e0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001812:	2360      	movs	r3, #96	; 0x60
 8001814:	613b      	str	r3, [r7, #16]
  sConfigOC.Pulse = 0;
 8001816:	2300      	movs	r3, #0
 8001818:	617b      	str	r3, [r7, #20]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800181a:	2300      	movs	r3, #0
 800181c:	61bb      	str	r3, [r7, #24]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800181e:	2300      	movs	r3, #0
 8001820:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001822:	f107 0310 	add.w	r3, r7, #16
 8001826:	2200      	movs	r2, #0
 8001828:	4619      	mov	r1, r3
 800182a:	4811      	ldr	r0, [pc, #68]	; (8001870 <MX_TIM2_Init+0x130>)
 800182c:	f004 ffb4 	bl	8006798 <HAL_TIM_PWM_ConfigChannel>
 8001830:	4603      	mov	r3, r0
 8001832:	2b00      	cmp	r3, #0
 8001834:	d001      	beq.n	800183a <MX_TIM2_Init+0xfa>
  {
    Error_Handler();
 8001836:	f000 fcd3 	bl	80021e0 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 800183a:	2300      	movs	r3, #0
 800183c:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 800183e:	2301      	movs	r3, #1
 8001840:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8001842:	2300      	movs	r3, #0
 8001844:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 8001846:	2300      	movs	r3, #0
 8001848:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_3) != HAL_OK)
 800184a:	463b      	mov	r3, r7
 800184c:	2208      	movs	r2, #8
 800184e:	4619      	mov	r1, r3
 8001850:	4807      	ldr	r0, [pc, #28]	; (8001870 <MX_TIM2_Init+0x130>)
 8001852:	f004 ff05 	bl	8006660 <HAL_TIM_IC_ConfigChannel>
 8001856:	4603      	mov	r3, r0
 8001858:	2b00      	cmp	r3, #0
 800185a:	d001      	beq.n	8001860 <MX_TIM2_Init+0x120>
  {
    Error_Handler();
 800185c:	f000 fcc0 	bl	80021e0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001860:	4803      	ldr	r0, [pc, #12]	; (8001870 <MX_TIM2_Init+0x130>)
 8001862:	f000 ff7f 	bl	8002764 <HAL_TIM_MspPostInit>

}
 8001866:	bf00      	nop
 8001868:	3748      	adds	r7, #72	; 0x48
 800186a:	46bd      	mov	sp, r7
 800186c:	bd80      	pop	{r7, pc}
 800186e:	bf00      	nop
 8001870:	20000238 	.word	0x20000238

08001874 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001874:	b580      	push	{r7, lr}
 8001876:	b08c      	sub	sp, #48	; 0x30
 8001878:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800187a:	f107 030c 	add.w	r3, r7, #12
 800187e:	2224      	movs	r2, #36	; 0x24
 8001880:	2100      	movs	r1, #0
 8001882:	4618      	mov	r0, r3
 8001884:	f006 fd88 	bl	8008398 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001888:	463b      	mov	r3, r7
 800188a:	2200      	movs	r2, #0
 800188c:	601a      	str	r2, [r3, #0]
 800188e:	605a      	str	r2, [r3, #4]
 8001890:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001892:	4b21      	ldr	r3, [pc, #132]	; (8001918 <MX_TIM3_Init+0xa4>)
 8001894:	4a21      	ldr	r2, [pc, #132]	; (800191c <MX_TIM3_Init+0xa8>)
 8001896:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001898:	4b1f      	ldr	r3, [pc, #124]	; (8001918 <MX_TIM3_Init+0xa4>)
 800189a:	2200      	movs	r2, #0
 800189c:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800189e:	4b1e      	ldr	r3, [pc, #120]	; (8001918 <MX_TIM3_Init+0xa4>)
 80018a0:	2200      	movs	r2, #0
 80018a2:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = TIM3_ARR_VALUE;
 80018a4:	4b1c      	ldr	r3, [pc, #112]	; (8001918 <MX_TIM3_Init+0xa4>)
 80018a6:	f44f 6270 	mov.w	r2, #3840	; 0xf00
 80018aa:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80018ac:	4b1a      	ldr	r3, [pc, #104]	; (8001918 <MX_TIM3_Init+0xa4>)
 80018ae:	2200      	movs	r2, #0
 80018b0:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80018b2:	4b19      	ldr	r3, [pc, #100]	; (8001918 <MX_TIM3_Init+0xa4>)
 80018b4:	2200      	movs	r2, #0
 80018b6:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80018b8:	2303      	movs	r3, #3
 80018ba:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80018bc:	2300      	movs	r3, #0
 80018be:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80018c0:	2301      	movs	r3, #1
 80018c2:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80018c4:	2300      	movs	r3, #0
 80018c6:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 15;
 80018c8:	230f      	movs	r3, #15
 80018ca:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80018cc:	2300      	movs	r3, #0
 80018ce:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80018d0:	2301      	movs	r3, #1
 80018d2:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80018d4:	2300      	movs	r3, #0
 80018d6:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 15;
 80018d8:	230f      	movs	r3, #15
 80018da:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 80018dc:	f107 030c 	add.w	r3, r7, #12
 80018e0:	4619      	mov	r1, r3
 80018e2:	480d      	ldr	r0, [pc, #52]	; (8001918 <MX_TIM3_Init+0xa4>)
 80018e4:	f004 fbee 	bl	80060c4 <HAL_TIM_Encoder_Init>
 80018e8:	4603      	mov	r3, r0
 80018ea:	2b00      	cmp	r3, #0
 80018ec:	d001      	beq.n	80018f2 <MX_TIM3_Init+0x7e>
  {
    Error_Handler();
 80018ee:	f000 fc77 	bl	80021e0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80018f2:	2300      	movs	r3, #0
 80018f4:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80018f6:	2300      	movs	r3, #0
 80018f8:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80018fa:	463b      	mov	r3, r7
 80018fc:	4619      	mov	r1, r3
 80018fe:	4806      	ldr	r0, [pc, #24]	; (8001918 <MX_TIM3_Init+0xa4>)
 8001900:	f005 fe38 	bl	8007574 <HAL_TIMEx_MasterConfigSynchronization>
 8001904:	4603      	mov	r3, r0
 8001906:	2b00      	cmp	r3, #0
 8001908:	d001      	beq.n	800190e <MX_TIM3_Init+0x9a>
  {
    Error_Handler();
 800190a:	f000 fc69 	bl	80021e0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 800190e:	bf00      	nop
 8001910:	3730      	adds	r7, #48	; 0x30
 8001912:	46bd      	mov	sp, r7
 8001914:	bd80      	pop	{r7, pc}
 8001916:	bf00      	nop
 8001918:	20000284 	.word	0x20000284
 800191c:	40000400 	.word	0x40000400

08001920 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001920:	b580      	push	{r7, lr}
 8001922:	b08c      	sub	sp, #48	; 0x30
 8001924:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001926:	f107 030c 	add.w	r3, r7, #12
 800192a:	2224      	movs	r2, #36	; 0x24
 800192c:	2100      	movs	r1, #0
 800192e:	4618      	mov	r0, r3
 8001930:	f006 fd32 	bl	8008398 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001934:	463b      	mov	r3, r7
 8001936:	2200      	movs	r2, #0
 8001938:	601a      	str	r2, [r3, #0]
 800193a:	605a      	str	r2, [r3, #4]
 800193c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 800193e:	4b21      	ldr	r3, [pc, #132]	; (80019c4 <MX_TIM4_Init+0xa4>)
 8001940:	4a21      	ldr	r2, [pc, #132]	; (80019c8 <MX_TIM4_Init+0xa8>)
 8001942:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8001944:	4b1f      	ldr	r3, [pc, #124]	; (80019c4 <MX_TIM4_Init+0xa4>)
 8001946:	2200      	movs	r2, #0
 8001948:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800194a:	4b1e      	ldr	r3, [pc, #120]	; (80019c4 <MX_TIM4_Init+0xa4>)
 800194c:	2200      	movs	r2, #0
 800194e:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = TIM4_ARR_VALUE;
 8001950:	4b1c      	ldr	r3, [pc, #112]	; (80019c4 <MX_TIM4_Init+0xa4>)
 8001952:	f640 62ff 	movw	r2, #3839	; 0xeff
 8001956:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001958:	4b1a      	ldr	r3, [pc, #104]	; (80019c4 <MX_TIM4_Init+0xa4>)
 800195a:	2200      	movs	r2, #0
 800195c:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800195e:	4b19      	ldr	r3, [pc, #100]	; (80019c4 <MX_TIM4_Init+0xa4>)
 8001960:	2200      	movs	r2, #0
 8001962:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001964:	2303      	movs	r3, #3
 8001966:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001968:	2300      	movs	r3, #0
 800196a:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800196c:	2301      	movs	r3, #1
 800196e:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001970:	2300      	movs	r3, #0
 8001972:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 15;
 8001974:	230f      	movs	r3, #15
 8001976:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001978:	2300      	movs	r3, #0
 800197a:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800197c:	2301      	movs	r3, #1
 800197e:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001980:	2300      	movs	r3, #0
 8001982:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 15;
 8001984:	230f      	movs	r3, #15
 8001986:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8001988:	f107 030c 	add.w	r3, r7, #12
 800198c:	4619      	mov	r1, r3
 800198e:	480d      	ldr	r0, [pc, #52]	; (80019c4 <MX_TIM4_Init+0xa4>)
 8001990:	f004 fb98 	bl	80060c4 <HAL_TIM_Encoder_Init>
 8001994:	4603      	mov	r3, r0
 8001996:	2b00      	cmp	r3, #0
 8001998:	d001      	beq.n	800199e <MX_TIM4_Init+0x7e>
  {
    Error_Handler();
 800199a:	f000 fc21 	bl	80021e0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800199e:	2300      	movs	r3, #0
 80019a0:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80019a2:	2300      	movs	r3, #0
 80019a4:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80019a6:	463b      	mov	r3, r7
 80019a8:	4619      	mov	r1, r3
 80019aa:	4806      	ldr	r0, [pc, #24]	; (80019c4 <MX_TIM4_Init+0xa4>)
 80019ac:	f005 fde2 	bl	8007574 <HAL_TIMEx_MasterConfigSynchronization>
 80019b0:	4603      	mov	r3, r0
 80019b2:	2b00      	cmp	r3, #0
 80019b4:	d001      	beq.n	80019ba <MX_TIM4_Init+0x9a>
  {
    Error_Handler();
 80019b6:	f000 fc13 	bl	80021e0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 80019ba:	bf00      	nop
 80019bc:	3730      	adds	r7, #48	; 0x30
 80019be:	46bd      	mov	sp, r7
 80019c0:	bd80      	pop	{r7, pc}
 80019c2:	bf00      	nop
 80019c4:	200002d0 	.word	0x200002d0
 80019c8:	40000800 	.word	0x40000800

080019cc <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 80019cc:	b580      	push	{r7, lr}
 80019ce:	b08e      	sub	sp, #56	; 0x38
 80019d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80019d2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80019d6:	2200      	movs	r2, #0
 80019d8:	601a      	str	r2, [r3, #0]
 80019da:	605a      	str	r2, [r3, #4]
 80019dc:	609a      	str	r2, [r3, #8]
 80019de:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80019e0:	f107 031c 	add.w	r3, r7, #28
 80019e4:	2200      	movs	r2, #0
 80019e6:	601a      	str	r2, [r3, #0]
 80019e8:	605a      	str	r2, [r3, #4]
 80019ea:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80019ec:	463b      	mov	r3, r7
 80019ee:	2200      	movs	r2, #0
 80019f0:	601a      	str	r2, [r3, #0]
 80019f2:	605a      	str	r2, [r3, #4]
 80019f4:	609a      	str	r2, [r3, #8]
 80019f6:	60da      	str	r2, [r3, #12]
 80019f8:	611a      	str	r2, [r3, #16]
 80019fa:	615a      	str	r2, [r3, #20]
 80019fc:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 80019fe:	4b2d      	ldr	r3, [pc, #180]	; (8001ab4 <MX_TIM5_Init+0xe8>)
 8001a00:	4a2d      	ldr	r2, [pc, #180]	; (8001ab8 <MX_TIM5_Init+0xec>)
 8001a02:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 8001a04:	4b2b      	ldr	r3, [pc, #172]	; (8001ab4 <MX_TIM5_Init+0xe8>)
 8001a06:	2200      	movs	r2, #0
 8001a08:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a0a:	4b2a      	ldr	r3, [pc, #168]	; (8001ab4 <MX_TIM5_Init+0xe8>)
 8001a0c:	2200      	movs	r2, #0
 8001a0e:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4294967295;
 8001a10:	4b28      	ldr	r3, [pc, #160]	; (8001ab4 <MX_TIM5_Init+0xe8>)
 8001a12:	f04f 32ff 	mov.w	r2, #4294967295
 8001a16:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001a18:	4b26      	ldr	r3, [pc, #152]	; (8001ab4 <MX_TIM5_Init+0xe8>)
 8001a1a:	2200      	movs	r2, #0
 8001a1c:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001a1e:	4b25      	ldr	r3, [pc, #148]	; (8001ab4 <MX_TIM5_Init+0xe8>)
 8001a20:	2200      	movs	r2, #0
 8001a22:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8001a24:	4823      	ldr	r0, [pc, #140]	; (8001ab4 <MX_TIM5_Init+0xe8>)
 8001a26:	f004 f86a 	bl	8005afe <HAL_TIM_Base_Init>
 8001a2a:	4603      	mov	r3, r0
 8001a2c:	2b00      	cmp	r3, #0
 8001a2e:	d001      	beq.n	8001a34 <MX_TIM5_Init+0x68>
  {
    Error_Handler();
 8001a30:	f000 fbd6 	bl	80021e0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001a34:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001a38:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8001a3a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001a3e:	4619      	mov	r1, r3
 8001a40:	481c      	ldr	r0, [pc, #112]	; (8001ab4 <MX_TIM5_Init+0xe8>)
 8001a42:	f004 ffbd 	bl	80069c0 <HAL_TIM_ConfigClockSource>
 8001a46:	4603      	mov	r3, r0
 8001a48:	2b00      	cmp	r3, #0
 8001a4a:	d001      	beq.n	8001a50 <MX_TIM5_Init+0x84>
  {
    Error_Handler();
 8001a4c:	f000 fbc8 	bl	80021e0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 8001a50:	4818      	ldr	r0, [pc, #96]	; (8001ab4 <MX_TIM5_Init+0xe8>)
 8001a52:	f004 f984 	bl	8005d5e <HAL_TIM_PWM_Init>
 8001a56:	4603      	mov	r3, r0
 8001a58:	2b00      	cmp	r3, #0
 8001a5a:	d001      	beq.n	8001a60 <MX_TIM5_Init+0x94>
  {
    Error_Handler();
 8001a5c:	f000 fbc0 	bl	80021e0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001a60:	2300      	movs	r3, #0
 8001a62:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001a64:	2300      	movs	r3, #0
 8001a66:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8001a68:	f107 031c 	add.w	r3, r7, #28
 8001a6c:	4619      	mov	r1, r3
 8001a6e:	4811      	ldr	r0, [pc, #68]	; (8001ab4 <MX_TIM5_Init+0xe8>)
 8001a70:	f005 fd80 	bl	8007574 <HAL_TIMEx_MasterConfigSynchronization>
 8001a74:	4603      	mov	r3, r0
 8001a76:	2b00      	cmp	r3, #0
 8001a78:	d001      	beq.n	8001a7e <MX_TIM5_Init+0xb2>
  {
    Error_Handler();
 8001a7a:	f000 fbb1 	bl	80021e0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001a7e:	2360      	movs	r3, #96	; 0x60
 8001a80:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8001a82:	2300      	movs	r3, #0
 8001a84:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001a86:	2300      	movs	r3, #0
 8001a88:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001a8a:	2300      	movs	r3, #0
 8001a8c:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001a8e:	463b      	mov	r3, r7
 8001a90:	2200      	movs	r2, #0
 8001a92:	4619      	mov	r1, r3
 8001a94:	4807      	ldr	r0, [pc, #28]	; (8001ab4 <MX_TIM5_Init+0xe8>)
 8001a96:	f004 fe7f 	bl	8006798 <HAL_TIM_PWM_ConfigChannel>
 8001a9a:	4603      	mov	r3, r0
 8001a9c:	2b00      	cmp	r3, #0
 8001a9e:	d001      	beq.n	8001aa4 <MX_TIM5_Init+0xd8>
  {
    Error_Handler();
 8001aa0:	f000 fb9e 	bl	80021e0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */
  HAL_TIM_MspPostInit(&htim5);
 8001aa4:	4803      	ldr	r0, [pc, #12]	; (8001ab4 <MX_TIM5_Init+0xe8>)
 8001aa6:	f000 fe5d 	bl	8002764 <HAL_TIM_MspPostInit>

}
 8001aaa:	bf00      	nop
 8001aac:	3738      	adds	r7, #56	; 0x38
 8001aae:	46bd      	mov	sp, r7
 8001ab0:	bd80      	pop	{r7, pc}
 8001ab2:	bf00      	nop
 8001ab4:	2000031c 	.word	0x2000031c
 8001ab8:	40000c00 	.word	0x40000c00

08001abc <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8001abc:	b580      	push	{r7, lr}
 8001abe:	b084      	sub	sp, #16
 8001ac0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001ac2:	1d3b      	adds	r3, r7, #4
 8001ac4:	2200      	movs	r2, #0
 8001ac6:	601a      	str	r2, [r3, #0]
 8001ac8:	605a      	str	r2, [r3, #4]
 8001aca:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8001acc:	4b15      	ldr	r3, [pc, #84]	; (8001b24 <MX_TIM6_Init+0x68>)
 8001ace:	4a16      	ldr	r2, [pc, #88]	; (8001b28 <MX_TIM6_Init+0x6c>)
 8001ad0:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = TIM6_PSC_VALUE;
 8001ad2:	4b14      	ldr	r3, [pc, #80]	; (8001b24 <MX_TIM6_Init+0x68>)
 8001ad4:	f240 32bf 	movw	r2, #959	; 0x3bf
 8001ad8:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ada:	4b12      	ldr	r3, [pc, #72]	; (8001b24 <MX_TIM6_Init+0x68>)
 8001adc:	2200      	movs	r2, #0
 8001ade:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = TIM6_ARR_VALUE;
 8001ae0:	4b10      	ldr	r3, [pc, #64]	; (8001b24 <MX_TIM6_Init+0x68>)
 8001ae2:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001ae6:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001ae8:	4b0e      	ldr	r3, [pc, #56]	; (8001b24 <MX_TIM6_Init+0x68>)
 8001aea:	2200      	movs	r2, #0
 8001aec:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8001aee:	480d      	ldr	r0, [pc, #52]	; (8001b24 <MX_TIM6_Init+0x68>)
 8001af0:	f004 f805 	bl	8005afe <HAL_TIM_Base_Init>
 8001af4:	4603      	mov	r3, r0
 8001af6:	2b00      	cmp	r3, #0
 8001af8:	d001      	beq.n	8001afe <MX_TIM6_Init+0x42>
  {
    Error_Handler();
 8001afa:	f000 fb71 	bl	80021e0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001afe:	2300      	movs	r3, #0
 8001b00:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001b02:	2300      	movs	r3, #0
 8001b04:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8001b06:	1d3b      	adds	r3, r7, #4
 8001b08:	4619      	mov	r1, r3
 8001b0a:	4806      	ldr	r0, [pc, #24]	; (8001b24 <MX_TIM6_Init+0x68>)
 8001b0c:	f005 fd32 	bl	8007574 <HAL_TIMEx_MasterConfigSynchronization>
 8001b10:	4603      	mov	r3, r0
 8001b12:	2b00      	cmp	r3, #0
 8001b14:	d001      	beq.n	8001b1a <MX_TIM6_Init+0x5e>
  {
    Error_Handler();
 8001b16:	f000 fb63 	bl	80021e0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8001b1a:	bf00      	nop
 8001b1c:	3710      	adds	r7, #16
 8001b1e:	46bd      	mov	sp, r7
 8001b20:	bd80      	pop	{r7, pc}
 8001b22:	bf00      	nop
 8001b24:	20000368 	.word	0x20000368
 8001b28:	40001000 	.word	0x40001000

08001b2c <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 8001b2c:	b580      	push	{r7, lr}
 8001b2e:	b09a      	sub	sp, #104	; 0x68
 8001b30:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001b32:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8001b36:	2200      	movs	r2, #0
 8001b38:	601a      	str	r2, [r3, #0]
 8001b3a:	605a      	str	r2, [r3, #4]
 8001b3c:	609a      	str	r2, [r3, #8]
 8001b3e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001b40:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8001b44:	2200      	movs	r2, #0
 8001b46:	601a      	str	r2, [r3, #0]
 8001b48:	605a      	str	r2, [r3, #4]
 8001b4a:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001b4c:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001b50:	2200      	movs	r2, #0
 8001b52:	601a      	str	r2, [r3, #0]
 8001b54:	605a      	str	r2, [r3, #4]
 8001b56:	609a      	str	r2, [r3, #8]
 8001b58:	60da      	str	r2, [r3, #12]
 8001b5a:	611a      	str	r2, [r3, #16]
 8001b5c:	615a      	str	r2, [r3, #20]
 8001b5e:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001b60:	1d3b      	adds	r3, r7, #4
 8001b62:	222c      	movs	r2, #44	; 0x2c
 8001b64:	2100      	movs	r1, #0
 8001b66:	4618      	mov	r0, r3
 8001b68:	f006 fc16 	bl	8008398 <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8001b6c:	4b56      	ldr	r3, [pc, #344]	; (8001cc8 <MX_TIM8_Init+0x19c>)
 8001b6e:	4a57      	ldr	r2, [pc, #348]	; (8001ccc <MX_TIM8_Init+0x1a0>)
 8001b70:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = TIM8_PSC_VALUE;
 8001b72:	4b55      	ldr	r3, [pc, #340]	; (8001cc8 <MX_TIM8_Init+0x19c>)
 8001b74:	f240 32bf 	movw	r2, #959	; 0x3bf
 8001b78:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b7a:	4b53      	ldr	r3, [pc, #332]	; (8001cc8 <MX_TIM8_Init+0x19c>)
 8001b7c:	2200      	movs	r2, #0
 8001b7e:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = TIM8_ARR_VALUE;
 8001b80:	4b51      	ldr	r3, [pc, #324]	; (8001cc8 <MX_TIM8_Init+0x19c>)
 8001b82:	f240 128f 	movw	r2, #399	; 0x18f
 8001b86:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001b88:	4b4f      	ldr	r3, [pc, #316]	; (8001cc8 <MX_TIM8_Init+0x19c>)
 8001b8a:	2200      	movs	r2, #0
 8001b8c:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8001b8e:	4b4e      	ldr	r3, [pc, #312]	; (8001cc8 <MX_TIM8_Init+0x19c>)
 8001b90:	2200      	movs	r2, #0
 8001b92:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001b94:	4b4c      	ldr	r3, [pc, #304]	; (8001cc8 <MX_TIM8_Init+0x19c>)
 8001b96:	2200      	movs	r2, #0
 8001b98:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 8001b9a:	484b      	ldr	r0, [pc, #300]	; (8001cc8 <MX_TIM8_Init+0x19c>)
 8001b9c:	f003 ffaf 	bl	8005afe <HAL_TIM_Base_Init>
 8001ba0:	4603      	mov	r3, r0
 8001ba2:	2b00      	cmp	r3, #0
 8001ba4:	d001      	beq.n	8001baa <MX_TIM8_Init+0x7e>
  {
    Error_Handler();
 8001ba6:	f000 fb1b 	bl	80021e0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001baa:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001bae:	65bb      	str	r3, [r7, #88]	; 0x58
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 8001bb0:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8001bb4:	4619      	mov	r1, r3
 8001bb6:	4844      	ldr	r0, [pc, #272]	; (8001cc8 <MX_TIM8_Init+0x19c>)
 8001bb8:	f004 ff02 	bl	80069c0 <HAL_TIM_ConfigClockSource>
 8001bbc:	4603      	mov	r3, r0
 8001bbe:	2b00      	cmp	r3, #0
 8001bc0:	d001      	beq.n	8001bc6 <MX_TIM8_Init+0x9a>
  {
    Error_Handler();
 8001bc2:	f000 fb0d 	bl	80021e0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 8001bc6:	4840      	ldr	r0, [pc, #256]	; (8001cc8 <MX_TIM8_Init+0x19c>)
 8001bc8:	f004 f8c9 	bl	8005d5e <HAL_TIM_PWM_Init>
 8001bcc:	4603      	mov	r3, r0
 8001bce:	2b00      	cmp	r3, #0
 8001bd0:	d001      	beq.n	8001bd6 <MX_TIM8_Init+0xaa>
  {
    Error_Handler();
 8001bd2:	f000 fb05 	bl	80021e0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001bd6:	2300      	movs	r3, #0
 8001bd8:	64fb      	str	r3, [r7, #76]	; 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001bda:	2300      	movs	r3, #0
 8001bdc:	653b      	str	r3, [r7, #80]	; 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001bde:	2300      	movs	r3, #0
 8001be0:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8001be2:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8001be6:	4619      	mov	r1, r3
 8001be8:	4837      	ldr	r0, [pc, #220]	; (8001cc8 <MX_TIM8_Init+0x19c>)
 8001bea:	f005 fcc3 	bl	8007574 <HAL_TIMEx_MasterConfigSynchronization>
 8001bee:	4603      	mov	r3, r0
 8001bf0:	2b00      	cmp	r3, #0
 8001bf2:	d001      	beq.n	8001bf8 <MX_TIM8_Init+0xcc>
  {
    Error_Handler();
 8001bf4:	f000 faf4 	bl	80021e0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001bf8:	2360      	movs	r3, #96	; 0x60
 8001bfa:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.Pulse = 0;
 8001bfc:	2300      	movs	r3, #0
 8001bfe:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001c00:	2300      	movs	r3, #0
 8001c02:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001c04:	2300      	movs	r3, #0
 8001c06:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001c08:	2300      	movs	r3, #0
 8001c0a:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001c0c:	2300      	movs	r3, #0
 8001c0e:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001c10:	2300      	movs	r3, #0
 8001c12:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001c14:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001c18:	2200      	movs	r2, #0
 8001c1a:	4619      	mov	r1, r3
 8001c1c:	482a      	ldr	r0, [pc, #168]	; (8001cc8 <MX_TIM8_Init+0x19c>)
 8001c1e:	f004 fdbb 	bl	8006798 <HAL_TIM_PWM_ConfigChannel>
 8001c22:	4603      	mov	r3, r0
 8001c24:	2b00      	cmp	r3, #0
 8001c26:	d001      	beq.n	8001c2c <MX_TIM8_Init+0x100>
  {
    Error_Handler();
 8001c28:	f000 fada 	bl	80021e0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001c2c:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001c30:	2204      	movs	r2, #4
 8001c32:	4619      	mov	r1, r3
 8001c34:	4824      	ldr	r0, [pc, #144]	; (8001cc8 <MX_TIM8_Init+0x19c>)
 8001c36:	f004 fdaf 	bl	8006798 <HAL_TIM_PWM_ConfigChannel>
 8001c3a:	4603      	mov	r3, r0
 8001c3c:	2b00      	cmp	r3, #0
 8001c3e:	d001      	beq.n	8001c44 <MX_TIM8_Init+0x118>
  {
    Error_Handler();
 8001c40:	f000 face 	bl	80021e0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001c44:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001c48:	2208      	movs	r2, #8
 8001c4a:	4619      	mov	r1, r3
 8001c4c:	481e      	ldr	r0, [pc, #120]	; (8001cc8 <MX_TIM8_Init+0x19c>)
 8001c4e:	f004 fda3 	bl	8006798 <HAL_TIM_PWM_ConfigChannel>
 8001c52:	4603      	mov	r3, r0
 8001c54:	2b00      	cmp	r3, #0
 8001c56:	d001      	beq.n	8001c5c <MX_TIM8_Init+0x130>
  {
    Error_Handler();
 8001c58:	f000 fac2 	bl	80021e0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001c5c:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001c60:	220c      	movs	r2, #12
 8001c62:	4619      	mov	r1, r3
 8001c64:	4818      	ldr	r0, [pc, #96]	; (8001cc8 <MX_TIM8_Init+0x19c>)
 8001c66:	f004 fd97 	bl	8006798 <HAL_TIM_PWM_ConfigChannel>
 8001c6a:	4603      	mov	r3, r0
 8001c6c:	2b00      	cmp	r3, #0
 8001c6e:	d001      	beq.n	8001c74 <MX_TIM8_Init+0x148>
  {
    Error_Handler();
 8001c70:	f000 fab6 	bl	80021e0 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001c74:	2300      	movs	r3, #0
 8001c76:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001c78:	2300      	movs	r3, #0
 8001c7a:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001c7c:	2300      	movs	r3, #0
 8001c7e:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001c80:	2300      	movs	r3, #0
 8001c82:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001c84:	2300      	movs	r3, #0
 8001c86:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001c88:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001c8c:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8001c8e:	2300      	movs	r3, #0
 8001c90:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8001c92:	2300      	movs	r3, #0
 8001c94:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8001c96:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001c9a:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 8001c9c:	2300      	movs	r3, #0
 8001c9e:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001ca0:	2300      	movs	r3, #0
 8001ca2:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 8001ca4:	1d3b      	adds	r3, r7, #4
 8001ca6:	4619      	mov	r1, r3
 8001ca8:	4807      	ldr	r0, [pc, #28]	; (8001cc8 <MX_TIM8_Init+0x19c>)
 8001caa:	f005 fcf1 	bl	8007690 <HAL_TIMEx_ConfigBreakDeadTime>
 8001cae:	4603      	mov	r3, r0
 8001cb0:	2b00      	cmp	r3, #0
 8001cb2:	d001      	beq.n	8001cb8 <MX_TIM8_Init+0x18c>
  {
    Error_Handler();
 8001cb4:	f000 fa94 	bl	80021e0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 8001cb8:	4803      	ldr	r0, [pc, #12]	; (8001cc8 <MX_TIM8_Init+0x19c>)
 8001cba:	f000 fd53 	bl	8002764 <HAL_TIM_MspPostInit>

}
 8001cbe:	bf00      	nop
 8001cc0:	3768      	adds	r7, #104	; 0x68
 8001cc2:	46bd      	mov	sp, r7
 8001cc4:	bd80      	pop	{r7, pc}
 8001cc6:	bf00      	nop
 8001cc8:	200003b4 	.word	0x200003b4
 8001ccc:	40010400 	.word	0x40010400

08001cd0 <MX_TIM9_Init>:
  * @brief TIM9 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM9_Init(void)
{
 8001cd0:	b580      	push	{r7, lr}
 8001cd2:	b088      	sub	sp, #32
 8001cd4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM9_Init 0 */

  /* USER CODE END TIM9_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8001cd6:	1d3b      	adds	r3, r7, #4
 8001cd8:	2200      	movs	r2, #0
 8001cda:	601a      	str	r2, [r3, #0]
 8001cdc:	605a      	str	r2, [r3, #4]
 8001cde:	609a      	str	r2, [r3, #8]
 8001ce0:	60da      	str	r2, [r3, #12]
 8001ce2:	611a      	str	r2, [r3, #16]
 8001ce4:	615a      	str	r2, [r3, #20]
 8001ce6:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM9_Init 1 */

  /* USER CODE END TIM9_Init 1 */
  htim9.Instance = TIM9;
 8001ce8:	4b1f      	ldr	r3, [pc, #124]	; (8001d68 <MX_TIM9_Init+0x98>)
 8001cea:	4a20      	ldr	r2, [pc, #128]	; (8001d6c <MX_TIM9_Init+0x9c>)
 8001cec:	601a      	str	r2, [r3, #0]
  htim9.Init.Prescaler = 0;
 8001cee:	4b1e      	ldr	r3, [pc, #120]	; (8001d68 <MX_TIM9_Init+0x98>)
 8001cf0:	2200      	movs	r2, #0
 8001cf2:	605a      	str	r2, [r3, #4]
  htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001cf4:	4b1c      	ldr	r3, [pc, #112]	; (8001d68 <MX_TIM9_Init+0x98>)
 8001cf6:	2200      	movs	r2, #0
 8001cf8:	609a      	str	r2, [r3, #8]
  htim9.Init.Period = 65535;
 8001cfa:	4b1b      	ldr	r3, [pc, #108]	; (8001d68 <MX_TIM9_Init+0x98>)
 8001cfc:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001d00:	60da      	str	r2, [r3, #12]
  htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001d02:	4b19      	ldr	r3, [pc, #100]	; (8001d68 <MX_TIM9_Init+0x98>)
 8001d04:	2200      	movs	r2, #0
 8001d06:	611a      	str	r2, [r3, #16]
  htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001d08:	4b17      	ldr	r3, [pc, #92]	; (8001d68 <MX_TIM9_Init+0x98>)
 8001d0a:	2200      	movs	r2, #0
 8001d0c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim9) != HAL_OK)
 8001d0e:	4816      	ldr	r0, [pc, #88]	; (8001d68 <MX_TIM9_Init+0x98>)
 8001d10:	f004 f825 	bl	8005d5e <HAL_TIM_PWM_Init>
 8001d14:	4603      	mov	r3, r0
 8001d16:	2b00      	cmp	r3, #0
 8001d18:	d001      	beq.n	8001d1e <MX_TIM9_Init+0x4e>
  {
    Error_Handler();
 8001d1a:	f000 fa61 	bl	80021e0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001d1e:	2360      	movs	r3, #96	; 0x60
 8001d20:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001d22:	2300      	movs	r3, #0
 8001d24:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001d26:	2300      	movs	r3, #0
 8001d28:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001d2a:	2300      	movs	r3, #0
 8001d2c:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001d2e:	1d3b      	adds	r3, r7, #4
 8001d30:	2200      	movs	r2, #0
 8001d32:	4619      	mov	r1, r3
 8001d34:	480c      	ldr	r0, [pc, #48]	; (8001d68 <MX_TIM9_Init+0x98>)
 8001d36:	f004 fd2f 	bl	8006798 <HAL_TIM_PWM_ConfigChannel>
 8001d3a:	4603      	mov	r3, r0
 8001d3c:	2b00      	cmp	r3, #0
 8001d3e:	d001      	beq.n	8001d44 <MX_TIM9_Init+0x74>
  {
    Error_Handler();
 8001d40:	f000 fa4e 	bl	80021e0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001d44:	1d3b      	adds	r3, r7, #4
 8001d46:	2204      	movs	r2, #4
 8001d48:	4619      	mov	r1, r3
 8001d4a:	4807      	ldr	r0, [pc, #28]	; (8001d68 <MX_TIM9_Init+0x98>)
 8001d4c:	f004 fd24 	bl	8006798 <HAL_TIM_PWM_ConfigChannel>
 8001d50:	4603      	mov	r3, r0
 8001d52:	2b00      	cmp	r3, #0
 8001d54:	d001      	beq.n	8001d5a <MX_TIM9_Init+0x8a>
  {
    Error_Handler();
 8001d56:	f000 fa43 	bl	80021e0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM9_Init 2 */

  /* USER CODE END TIM9_Init 2 */
  HAL_TIM_MspPostInit(&htim9);
 8001d5a:	4803      	ldr	r0, [pc, #12]	; (8001d68 <MX_TIM9_Init+0x98>)
 8001d5c:	f000 fd02 	bl	8002764 <HAL_TIM_MspPostInit>

}
 8001d60:	bf00      	nop
 8001d62:	3720      	adds	r7, #32
 8001d64:	46bd      	mov	sp, r7
 8001d66:	bd80      	pop	{r7, pc}
 8001d68:	20000400 	.word	0x20000400
 8001d6c:	40014000 	.word	0x40014000

08001d70 <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 8001d70:	b580      	push	{r7, lr}
 8001d72:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8001d74:	4b14      	ldr	r3, [pc, #80]	; (8001dc8 <MX_UART4_Init+0x58>)
 8001d76:	4a15      	ldr	r2, [pc, #84]	; (8001dcc <MX_UART4_Init+0x5c>)
 8001d78:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 9600;
 8001d7a:	4b13      	ldr	r3, [pc, #76]	; (8001dc8 <MX_UART4_Init+0x58>)
 8001d7c:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8001d80:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8001d82:	4b11      	ldr	r3, [pc, #68]	; (8001dc8 <MX_UART4_Init+0x58>)
 8001d84:	2200      	movs	r2, #0
 8001d86:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8001d88:	4b0f      	ldr	r3, [pc, #60]	; (8001dc8 <MX_UART4_Init+0x58>)
 8001d8a:	2200      	movs	r2, #0
 8001d8c:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8001d8e:	4b0e      	ldr	r3, [pc, #56]	; (8001dc8 <MX_UART4_Init+0x58>)
 8001d90:	2200      	movs	r2, #0
 8001d92:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8001d94:	4b0c      	ldr	r3, [pc, #48]	; (8001dc8 <MX_UART4_Init+0x58>)
 8001d96:	220c      	movs	r2, #12
 8001d98:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001d9a:	4b0b      	ldr	r3, [pc, #44]	; (8001dc8 <MX_UART4_Init+0x58>)
 8001d9c:	2200      	movs	r2, #0
 8001d9e:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8001da0:	4b09      	ldr	r3, [pc, #36]	; (8001dc8 <MX_UART4_Init+0x58>)
 8001da2:	2200      	movs	r2, #0
 8001da4:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001da6:	4b08      	ldr	r3, [pc, #32]	; (8001dc8 <MX_UART4_Init+0x58>)
 8001da8:	2200      	movs	r2, #0
 8001daa:	621a      	str	r2, [r3, #32]
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001dac:	4b06      	ldr	r3, [pc, #24]	; (8001dc8 <MX_UART4_Init+0x58>)
 8001dae:	2200      	movs	r2, #0
 8001db0:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8001db2:	4805      	ldr	r0, [pc, #20]	; (8001dc8 <MX_UART4_Init+0x58>)
 8001db4:	f005 fd08 	bl	80077c8 <HAL_UART_Init>
 8001db8:	4603      	mov	r3, r0
 8001dba:	2b00      	cmp	r3, #0
 8001dbc:	d001      	beq.n	8001dc2 <MX_UART4_Init+0x52>
  {
    Error_Handler();
 8001dbe:	f000 fa0f 	bl	80021e0 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8001dc2:	bf00      	nop
 8001dc4:	bd80      	pop	{r7, pc}
 8001dc6:	bf00      	nop
 8001dc8:	2000044c 	.word	0x2000044c
 8001dcc:	40004c00 	.word	0x40004c00

08001dd0 <MX_UART5_Init>:
  * @brief UART5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART5_Init(void)
{
 8001dd0:	b580      	push	{r7, lr}
 8001dd2:	af00      	add	r7, sp, #0
  /* USER CODE END UART5_Init 0 */

  /* USER CODE BEGIN UART5_Init 1 */

  /* USER CODE END UART5_Init 1 */
  huart5.Instance = UART5;
 8001dd4:	4b14      	ldr	r3, [pc, #80]	; (8001e28 <MX_UART5_Init+0x58>)
 8001dd6:	4a15      	ldr	r2, [pc, #84]	; (8001e2c <MX_UART5_Init+0x5c>)
 8001dd8:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 115200;
 8001dda:	4b13      	ldr	r3, [pc, #76]	; (8001e28 <MX_UART5_Init+0x58>)
 8001ddc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001de0:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 8001de2:	4b11      	ldr	r3, [pc, #68]	; (8001e28 <MX_UART5_Init+0x58>)
 8001de4:	2200      	movs	r2, #0
 8001de6:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 8001de8:	4b0f      	ldr	r3, [pc, #60]	; (8001e28 <MX_UART5_Init+0x58>)
 8001dea:	2200      	movs	r2, #0
 8001dec:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 8001dee:	4b0e      	ldr	r3, [pc, #56]	; (8001e28 <MX_UART5_Init+0x58>)
 8001df0:	2200      	movs	r2, #0
 8001df2:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 8001df4:	4b0c      	ldr	r3, [pc, #48]	; (8001e28 <MX_UART5_Init+0x58>)
 8001df6:	220c      	movs	r2, #12
 8001df8:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001dfa:	4b0b      	ldr	r3, [pc, #44]	; (8001e28 <MX_UART5_Init+0x58>)
 8001dfc:	2200      	movs	r2, #0
 8001dfe:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 8001e00:	4b09      	ldr	r3, [pc, #36]	; (8001e28 <MX_UART5_Init+0x58>)
 8001e02:	2200      	movs	r2, #0
 8001e04:	61da      	str	r2, [r3, #28]
  huart5.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001e06:	4b08      	ldr	r3, [pc, #32]	; (8001e28 <MX_UART5_Init+0x58>)
 8001e08:	2200      	movs	r2, #0
 8001e0a:	621a      	str	r2, [r3, #32]
  huart5.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001e0c:	4b06      	ldr	r3, [pc, #24]	; (8001e28 <MX_UART5_Init+0x58>)
 8001e0e:	2200      	movs	r2, #0
 8001e10:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart5) != HAL_OK)
 8001e12:	4805      	ldr	r0, [pc, #20]	; (8001e28 <MX_UART5_Init+0x58>)
 8001e14:	f005 fcd8 	bl	80077c8 <HAL_UART_Init>
 8001e18:	4603      	mov	r3, r0
 8001e1a:	2b00      	cmp	r3, #0
 8001e1c:	d001      	beq.n	8001e22 <MX_UART5_Init+0x52>
  {
    Error_Handler();
 8001e1e:	f000 f9df 	bl	80021e0 <Error_Handler>
  }
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */

}
 8001e22:	bf00      	nop
 8001e24:	bd80      	pop	{r7, pc}
 8001e26:	bf00      	nop
 8001e28:	200004d4 	.word	0x200004d4
 8001e2c:	40005000 	.word	0x40005000

08001e30 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001e30:	b580      	push	{r7, lr}
 8001e32:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001e34:	4b14      	ldr	r3, [pc, #80]	; (8001e88 <MX_USART1_UART_Init+0x58>)
 8001e36:	4a15      	ldr	r2, [pc, #84]	; (8001e8c <MX_USART1_UART_Init+0x5c>)
 8001e38:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001e3a:	4b13      	ldr	r3, [pc, #76]	; (8001e88 <MX_USART1_UART_Init+0x58>)
 8001e3c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001e40:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001e42:	4b11      	ldr	r3, [pc, #68]	; (8001e88 <MX_USART1_UART_Init+0x58>)
 8001e44:	2200      	movs	r2, #0
 8001e46:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001e48:	4b0f      	ldr	r3, [pc, #60]	; (8001e88 <MX_USART1_UART_Init+0x58>)
 8001e4a:	2200      	movs	r2, #0
 8001e4c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001e4e:	4b0e      	ldr	r3, [pc, #56]	; (8001e88 <MX_USART1_UART_Init+0x58>)
 8001e50:	2200      	movs	r2, #0
 8001e52:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001e54:	4b0c      	ldr	r3, [pc, #48]	; (8001e88 <MX_USART1_UART_Init+0x58>)
 8001e56:	220c      	movs	r2, #12
 8001e58:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001e5a:	4b0b      	ldr	r3, [pc, #44]	; (8001e88 <MX_USART1_UART_Init+0x58>)
 8001e5c:	2200      	movs	r2, #0
 8001e5e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001e60:	4b09      	ldr	r3, [pc, #36]	; (8001e88 <MX_USART1_UART_Init+0x58>)
 8001e62:	2200      	movs	r2, #0
 8001e64:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001e66:	4b08      	ldr	r3, [pc, #32]	; (8001e88 <MX_USART1_UART_Init+0x58>)
 8001e68:	2200      	movs	r2, #0
 8001e6a:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001e6c:	4b06      	ldr	r3, [pc, #24]	; (8001e88 <MX_USART1_UART_Init+0x58>)
 8001e6e:	2200      	movs	r2, #0
 8001e70:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001e72:	4805      	ldr	r0, [pc, #20]	; (8001e88 <MX_USART1_UART_Init+0x58>)
 8001e74:	f005 fca8 	bl	80077c8 <HAL_UART_Init>
 8001e78:	4603      	mov	r3, r0
 8001e7a:	2b00      	cmp	r3, #0
 8001e7c:	d001      	beq.n	8001e82 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8001e7e:	f000 f9af 	bl	80021e0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001e82:	bf00      	nop
 8001e84:	bd80      	pop	{r7, pc}
 8001e86:	bf00      	nop
 8001e88:	2000055c 	.word	0x2000055c
 8001e8c:	40011000 	.word	0x40011000

08001e90 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001e90:	b580      	push	{r7, lr}
 8001e92:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001e94:	4b13      	ldr	r3, [pc, #76]	; (8001ee4 <MX_USART2_UART_Init+0x54>)
 8001e96:	4a14      	ldr	r2, [pc, #80]	; (8001ee8 <MX_USART2_UART_Init+0x58>)
 8001e98:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 1000000;
 8001e9a:	4b12      	ldr	r3, [pc, #72]	; (8001ee4 <MX_USART2_UART_Init+0x54>)
 8001e9c:	4a13      	ldr	r2, [pc, #76]	; (8001eec <MX_USART2_UART_Init+0x5c>)
 8001e9e:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001ea0:	4b10      	ldr	r3, [pc, #64]	; (8001ee4 <MX_USART2_UART_Init+0x54>)
 8001ea2:	2200      	movs	r2, #0
 8001ea4:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001ea6:	4b0f      	ldr	r3, [pc, #60]	; (8001ee4 <MX_USART2_UART_Init+0x54>)
 8001ea8:	2200      	movs	r2, #0
 8001eaa:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001eac:	4b0d      	ldr	r3, [pc, #52]	; (8001ee4 <MX_USART2_UART_Init+0x54>)
 8001eae:	2200      	movs	r2, #0
 8001eb0:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001eb2:	4b0c      	ldr	r3, [pc, #48]	; (8001ee4 <MX_USART2_UART_Init+0x54>)
 8001eb4:	220c      	movs	r2, #12
 8001eb6:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001eb8:	4b0a      	ldr	r3, [pc, #40]	; (8001ee4 <MX_USART2_UART_Init+0x54>)
 8001eba:	2200      	movs	r2, #0
 8001ebc:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001ebe:	4b09      	ldr	r3, [pc, #36]	; (8001ee4 <MX_USART2_UART_Init+0x54>)
 8001ec0:	2200      	movs	r2, #0
 8001ec2:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001ec4:	4b07      	ldr	r3, [pc, #28]	; (8001ee4 <MX_USART2_UART_Init+0x54>)
 8001ec6:	2200      	movs	r2, #0
 8001ec8:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001eca:	4b06      	ldr	r3, [pc, #24]	; (8001ee4 <MX_USART2_UART_Init+0x54>)
 8001ecc:	2200      	movs	r2, #0
 8001ece:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001ed0:	4804      	ldr	r0, [pc, #16]	; (8001ee4 <MX_USART2_UART_Init+0x54>)
 8001ed2:	f005 fc79 	bl	80077c8 <HAL_UART_Init>
 8001ed6:	4603      	mov	r3, r0
 8001ed8:	2b00      	cmp	r3, #0
 8001eda:	d001      	beq.n	8001ee0 <MX_USART2_UART_Init+0x50>
  {
    Error_Handler();
 8001edc:	f000 f980 	bl	80021e0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001ee0:	bf00      	nop
 8001ee2:	bd80      	pop	{r7, pc}
 8001ee4:	200005e4 	.word	0x200005e4
 8001ee8:	40004400 	.word	0x40004400
 8001eec:	000f4240 	.word	0x000f4240

08001ef0 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8001ef0:	b580      	push	{r7, lr}
 8001ef2:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001ef4:	4b14      	ldr	r3, [pc, #80]	; (8001f48 <MX_USART3_UART_Init+0x58>)
 8001ef6:	4a15      	ldr	r2, [pc, #84]	; (8001f4c <MX_USART3_UART_Init+0x5c>)
 8001ef8:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8001efa:	4b13      	ldr	r3, [pc, #76]	; (8001f48 <MX_USART3_UART_Init+0x58>)
 8001efc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001f00:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001f02:	4b11      	ldr	r3, [pc, #68]	; (8001f48 <MX_USART3_UART_Init+0x58>)
 8001f04:	2200      	movs	r2, #0
 8001f06:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001f08:	4b0f      	ldr	r3, [pc, #60]	; (8001f48 <MX_USART3_UART_Init+0x58>)
 8001f0a:	2200      	movs	r2, #0
 8001f0c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001f0e:	4b0e      	ldr	r3, [pc, #56]	; (8001f48 <MX_USART3_UART_Init+0x58>)
 8001f10:	2200      	movs	r2, #0
 8001f12:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001f14:	4b0c      	ldr	r3, [pc, #48]	; (8001f48 <MX_USART3_UART_Init+0x58>)
 8001f16:	220c      	movs	r2, #12
 8001f18:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001f1a:	4b0b      	ldr	r3, [pc, #44]	; (8001f48 <MX_USART3_UART_Init+0x58>)
 8001f1c:	2200      	movs	r2, #0
 8001f1e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001f20:	4b09      	ldr	r3, [pc, #36]	; (8001f48 <MX_USART3_UART_Init+0x58>)
 8001f22:	2200      	movs	r2, #0
 8001f24:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001f26:	4b08      	ldr	r3, [pc, #32]	; (8001f48 <MX_USART3_UART_Init+0x58>)
 8001f28:	2200      	movs	r2, #0
 8001f2a:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001f2c:	4b06      	ldr	r3, [pc, #24]	; (8001f48 <MX_USART3_UART_Init+0x58>)
 8001f2e:	2200      	movs	r2, #0
 8001f30:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001f32:	4805      	ldr	r0, [pc, #20]	; (8001f48 <MX_USART3_UART_Init+0x58>)
 8001f34:	f005 fc48 	bl	80077c8 <HAL_UART_Init>
 8001f38:	4603      	mov	r3, r0
 8001f3a:	2b00      	cmp	r3, #0
 8001f3c:	d001      	beq.n	8001f42 <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 8001f3e:	f000 f94f 	bl	80021e0 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001f42:	bf00      	nop
 8001f44:	bd80      	pop	{r7, pc}
 8001f46:	bf00      	nop
 8001f48:	2000066c 	.word	0x2000066c
 8001f4c:	40004800 	.word	0x40004800

08001f50 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001f50:	b580      	push	{r7, lr}
 8001f52:	b08e      	sub	sp, #56	; 0x38
 8001f54:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f56:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001f5a:	2200      	movs	r2, #0
 8001f5c:	601a      	str	r2, [r3, #0]
 8001f5e:	605a      	str	r2, [r3, #4]
 8001f60:	609a      	str	r2, [r3, #8]
 8001f62:	60da      	str	r2, [r3, #12]
 8001f64:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001f66:	4b97      	ldr	r3, [pc, #604]	; (80021c4 <MX_GPIO_Init+0x274>)
 8001f68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f6a:	4a96      	ldr	r2, [pc, #600]	; (80021c4 <MX_GPIO_Init+0x274>)
 8001f6c:	f043 0310 	orr.w	r3, r3, #16
 8001f70:	6313      	str	r3, [r2, #48]	; 0x30
 8001f72:	4b94      	ldr	r3, [pc, #592]	; (80021c4 <MX_GPIO_Init+0x274>)
 8001f74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f76:	f003 0310 	and.w	r3, r3, #16
 8001f7a:	623b      	str	r3, [r7, #32]
 8001f7c:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001f7e:	4b91      	ldr	r3, [pc, #580]	; (80021c4 <MX_GPIO_Init+0x274>)
 8001f80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f82:	4a90      	ldr	r2, [pc, #576]	; (80021c4 <MX_GPIO_Init+0x274>)
 8001f84:	f043 0304 	orr.w	r3, r3, #4
 8001f88:	6313      	str	r3, [r2, #48]	; 0x30
 8001f8a:	4b8e      	ldr	r3, [pc, #568]	; (80021c4 <MX_GPIO_Init+0x274>)
 8001f8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f8e:	f003 0304 	and.w	r3, r3, #4
 8001f92:	61fb      	str	r3, [r7, #28]
 8001f94:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001f96:	4b8b      	ldr	r3, [pc, #556]	; (80021c4 <MX_GPIO_Init+0x274>)
 8001f98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f9a:	4a8a      	ldr	r2, [pc, #552]	; (80021c4 <MX_GPIO_Init+0x274>)
 8001f9c:	f043 0320 	orr.w	r3, r3, #32
 8001fa0:	6313      	str	r3, [r2, #48]	; 0x30
 8001fa2:	4b88      	ldr	r3, [pc, #544]	; (80021c4 <MX_GPIO_Init+0x274>)
 8001fa4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fa6:	f003 0320 	and.w	r3, r3, #32
 8001faa:	61bb      	str	r3, [r7, #24]
 8001fac:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001fae:	4b85      	ldr	r3, [pc, #532]	; (80021c4 <MX_GPIO_Init+0x274>)
 8001fb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fb2:	4a84      	ldr	r2, [pc, #528]	; (80021c4 <MX_GPIO_Init+0x274>)
 8001fb4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001fb8:	6313      	str	r3, [r2, #48]	; 0x30
 8001fba:	4b82      	ldr	r3, [pc, #520]	; (80021c4 <MX_GPIO_Init+0x274>)
 8001fbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fbe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001fc2:	617b      	str	r3, [r7, #20]
 8001fc4:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001fc6:	4b7f      	ldr	r3, [pc, #508]	; (80021c4 <MX_GPIO_Init+0x274>)
 8001fc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fca:	4a7e      	ldr	r2, [pc, #504]	; (80021c4 <MX_GPIO_Init+0x274>)
 8001fcc:	f043 0301 	orr.w	r3, r3, #1
 8001fd0:	6313      	str	r3, [r2, #48]	; 0x30
 8001fd2:	4b7c      	ldr	r3, [pc, #496]	; (80021c4 <MX_GPIO_Init+0x274>)
 8001fd4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fd6:	f003 0301 	and.w	r3, r3, #1
 8001fda:	613b      	str	r3, [r7, #16]
 8001fdc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001fde:	4b79      	ldr	r3, [pc, #484]	; (80021c4 <MX_GPIO_Init+0x274>)
 8001fe0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fe2:	4a78      	ldr	r2, [pc, #480]	; (80021c4 <MX_GPIO_Init+0x274>)
 8001fe4:	f043 0302 	orr.w	r3, r3, #2
 8001fe8:	6313      	str	r3, [r2, #48]	; 0x30
 8001fea:	4b76      	ldr	r3, [pc, #472]	; (80021c4 <MX_GPIO_Init+0x274>)
 8001fec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fee:	f003 0302 	and.w	r3, r3, #2
 8001ff2:	60fb      	str	r3, [r7, #12]
 8001ff4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001ff6:	4b73      	ldr	r3, [pc, #460]	; (80021c4 <MX_GPIO_Init+0x274>)
 8001ff8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ffa:	4a72      	ldr	r2, [pc, #456]	; (80021c4 <MX_GPIO_Init+0x274>)
 8001ffc:	f043 0308 	orr.w	r3, r3, #8
 8002000:	6313      	str	r3, [r2, #48]	; 0x30
 8002002:	4b70      	ldr	r3, [pc, #448]	; (80021c4 <MX_GPIO_Init+0x274>)
 8002004:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002006:	f003 0308 	and.w	r3, r3, #8
 800200a:	60bb      	str	r3, [r7, #8]
 800200c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800200e:	4b6d      	ldr	r3, [pc, #436]	; (80021c4 <MX_GPIO_Init+0x274>)
 8002010:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002012:	4a6c      	ldr	r2, [pc, #432]	; (80021c4 <MX_GPIO_Init+0x274>)
 8002014:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002018:	6313      	str	r3, [r2, #48]	; 0x30
 800201a:	4b6a      	ldr	r3, [pc, #424]	; (80021c4 <MX_GPIO_Init+0x274>)
 800201c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800201e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002022:	607b      	str	r3, [r7, #4]
 8002024:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_OUT_SPI_CS_SDCARD_Pin|GPIO_OUT_SPI_CS_LCD_Pin, GPIO_PIN_RESET);
 8002026:	2200      	movs	r2, #0
 8002028:	2118      	movs	r1, #24
 800202a:	4867      	ldr	r0, [pc, #412]	; (80021c8 <MX_GPIO_Init+0x278>)
 800202c:	f001 fd3e 	bl	8003aac <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 8002030:	2200      	movs	r2, #0
 8002032:	f244 0181 	movw	r1, #16513	; 0x4081
 8002036:	4865      	ldr	r0, [pc, #404]	; (80021cc <MX_GPIO_Init+0x27c>)
 8002038:	f001 fd38 	bl	8003aac <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, GPIO_PIN_6, GPIO_PIN_RESET);
 800203c:	2200      	movs	r2, #0
 800203e:	2140      	movs	r1, #64	; 0x40
 8002040:	4863      	ldr	r0, [pc, #396]	; (80021d0 <MX_GPIO_Init+0x280>)
 8002042:	f001 fd33 	bl	8003aac <HAL_GPIO_WritePin>

  /*Configure GPIO pins : GPIO_OUT_SPI_CS_SDCARD_Pin GPIO_OUT_SPI_CS_LCD_Pin */
  GPIO_InitStruct.Pin = GPIO_OUT_SPI_CS_SDCARD_Pin|GPIO_OUT_SPI_CS_LCD_Pin;
 8002046:	2318      	movs	r3, #24
 8002048:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800204a:	2301      	movs	r3, #1
 800204c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800204e:	2300      	movs	r3, #0
 8002050:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002052:	2300      	movs	r3, #0
 8002054:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002056:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800205a:	4619      	mov	r1, r3
 800205c:	485a      	ldr	r0, [pc, #360]	; (80021c8 <MX_GPIO_Init+0x278>)
 800205e:	f001 fb79 	bl	8003754 <HAL_GPIO_Init>

  /*Configure GPIO pins : GPIO_EXTI3_IMU_IRQ_Pin GPIO_EXTI8_USER_BUT1_IRQ_Pin GPIO_EXTI9_USER_BUT2_IRQ_Pin GPIO_EXTI10_BUMP1_IRQ_Pin
                           GPIO_EXTI11_BUMP2_IRQ_Pin GPIO_EXTI12_BUMP3_IRQ_Pin GPIO_EXTI13_BUMP4_IRQ_Pin */
  GPIO_InitStruct.Pin = GPIO_EXTI3_IMU_IRQ_Pin|GPIO_EXTI8_USER_BUT1_IRQ_Pin|GPIO_EXTI9_USER_BUT2_IRQ_Pin|GPIO_EXTI10_BUMP1_IRQ_Pin
 8002062:	f643 7308 	movw	r3, #16136	; 0x3f08
 8002066:	627b      	str	r3, [r7, #36]	; 0x24
                          |GPIO_EXTI11_BUMP2_IRQ_Pin|GPIO_EXTI12_BUMP3_IRQ_Pin|GPIO_EXTI13_BUMP4_IRQ_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002068:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 800206c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800206e:	2300      	movs	r3, #0
 8002070:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8002072:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002076:	4619      	mov	r1, r3
 8002078:	4856      	ldr	r0, [pc, #344]	; (80021d4 <MX_GPIO_Init+0x284>)
 800207a:	f001 fb6b 	bl	8003754 <HAL_GPIO_Init>

  /*Configure GPIO pin : PF4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 800207e:	2310      	movs	r3, #16
 8002080:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8002082:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8002086:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002088:	2300      	movs	r3, #0
 800208a:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800208c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002090:	4619      	mov	r1, r3
 8002092:	4850      	ldr	r0, [pc, #320]	; (80021d4 <MX_GPIO_Init+0x284>)
 8002094:	f001 fb5e 	bl	8003754 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_MDC_Pin RMII_RXD0_Pin RMII_RXD1_Pin */
  GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8002098:	2332      	movs	r3, #50	; 0x32
 800209a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800209c:	2302      	movs	r3, #2
 800209e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020a0:	2300      	movs	r3, #0
 80020a2:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80020a4:	2303      	movs	r3, #3
 80020a6:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80020a8:	230b      	movs	r3, #11
 80020aa:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80020ac:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80020b0:	4619      	mov	r1, r3
 80020b2:	4849      	ldr	r0, [pc, #292]	; (80021d8 <MX_GPIO_Init+0x288>)
 80020b4:	f001 fb4e 	bl	8003754 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_REF_CLK_Pin RMII_MDIO_Pin RMII_CRS_DV_Pin */
  GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 80020b8:	2386      	movs	r3, #134	; 0x86
 80020ba:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020bc:	2302      	movs	r3, #2
 80020be:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020c0:	2300      	movs	r3, #0
 80020c2:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80020c4:	2303      	movs	r3, #3
 80020c6:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80020c8:	230b      	movs	r3, #11
 80020ca:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80020cc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80020d0:	4619      	mov	r1, r3
 80020d2:	4842      	ldr	r0, [pc, #264]	; (80021dc <MX_GPIO_Init+0x28c>)
 80020d4:	f001 fb3e 	bl	8003754 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 80020d8:	f244 0381 	movw	r3, #16513	; 0x4081
 80020dc:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80020de:	2301      	movs	r3, #1
 80020e0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020e2:	2300      	movs	r3, #0
 80020e4:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020e6:	2300      	movs	r3, #0
 80020e8:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80020ea:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80020ee:	4619      	mov	r1, r3
 80020f0:	4836      	ldr	r0, [pc, #216]	; (80021cc <MX_GPIO_Init+0x27c>)
 80020f2:	f001 fb2f 	bl	8003754 <HAL_GPIO_Init>

  /*Configure GPIO pin : RMII_TXD1_Pin */
  GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 80020f6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80020fa:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020fc:	2302      	movs	r3, #2
 80020fe:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002100:	2300      	movs	r3, #0
 8002102:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002104:	2303      	movs	r3, #3
 8002106:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8002108:	230b      	movs	r3, #11
 800210a:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 800210c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002110:	4619      	mov	r1, r3
 8002112:	482e      	ldr	r0, [pc, #184]	; (80021cc <MX_GPIO_Init+0x27c>)
 8002114:	f001 fb1e 	bl	8003754 <HAL_GPIO_Init>

  /*Configure GPIO pin : PG6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 8002118:	2340      	movs	r3, #64	; 0x40
 800211a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800211c:	2301      	movs	r3, #1
 800211e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002120:	2300      	movs	r3, #0
 8002122:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002124:	2300      	movs	r3, #0
 8002126:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002128:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800212c:	4619      	mov	r1, r3
 800212e:	4828      	ldr	r0, [pc, #160]	; (80021d0 <MX_GPIO_Init+0x280>)
 8002130:	f001 fb10 	bl	8003754 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8002134:	2380      	movs	r3, #128	; 0x80
 8002136:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002138:	2300      	movs	r3, #0
 800213a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800213c:	2300      	movs	r3, #0
 800213e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8002140:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002144:	4619      	mov	r1, r3
 8002146:	4822      	ldr	r0, [pc, #136]	; (80021d0 <MX_GPIO_Init+0x280>)
 8002148:	f001 fb04 	bl	8003754 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_SOF_Pin USB_ID_Pin USB_DM_Pin USB_DP_Pin */
  GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 800214c:	f44f 53e8 	mov.w	r3, #7424	; 0x1d00
 8002150:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002152:	2302      	movs	r3, #2
 8002154:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002156:	2300      	movs	r3, #0
 8002158:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800215a:	2303      	movs	r3, #3
 800215c:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800215e:	230a      	movs	r3, #10
 8002160:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002162:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002166:	4619      	mov	r1, r3
 8002168:	481c      	ldr	r0, [pc, #112]	; (80021dc <MX_GPIO_Init+0x28c>)
 800216a:	f001 faf3 	bl	8003754 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_VBUS_Pin */
  GPIO_InitStruct.Pin = USB_VBUS_Pin;
 800216e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002172:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002174:	2300      	movs	r3, #0
 8002176:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002178:	2300      	movs	r3, #0
 800217a:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 800217c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002180:	4619      	mov	r1, r3
 8002182:	4816      	ldr	r0, [pc, #88]	; (80021dc <MX_GPIO_Init+0x28c>)
 8002184:	f001 fae6 	bl	8003754 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_TX_EN_Pin RMII_TXD0_Pin */
  GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 8002188:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 800218c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800218e:	2302      	movs	r3, #2
 8002190:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002192:	2300      	movs	r3, #0
 8002194:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002196:	2303      	movs	r3, #3
 8002198:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800219a:	230b      	movs	r3, #11
 800219c:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800219e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80021a2:	4619      	mov	r1, r3
 80021a4:	480a      	ldr	r0, [pc, #40]	; (80021d0 <MX_GPIO_Init+0x280>)
 80021a6:	f001 fad5 	bl	8003754 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI4_IRQn, 0, 0);
 80021aa:	2200      	movs	r2, #0
 80021ac:	2100      	movs	r1, #0
 80021ae:	200a      	movs	r0, #10
 80021b0:	f001 fa8b 	bl	80036ca <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 80021b4:	200a      	movs	r0, #10
 80021b6:	f001 faa4 	bl	8003702 <HAL_NVIC_EnableIRQ>

}
 80021ba:	bf00      	nop
 80021bc:	3738      	adds	r7, #56	; 0x38
 80021be:	46bd      	mov	sp, r7
 80021c0:	bd80      	pop	{r7, pc}
 80021c2:	bf00      	nop
 80021c4:	40023800 	.word	0x40023800
 80021c8:	40021000 	.word	0x40021000
 80021cc:	40020400 	.word	0x40020400
 80021d0:	40021800 	.word	0x40021800
 80021d4:	40021400 	.word	0x40021400
 80021d8:	40020800 	.word	0x40020800
 80021dc:	40020000 	.word	0x40020000

080021e0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80021e0:	b480      	push	{r7}
 80021e2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80021e4:	b672      	cpsid	i
}
 80021e6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80021e8:	e7fe      	b.n	80021e8 <Error_Handler+0x8>
	...

080021ec <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                                                                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80021ec:	b480      	push	{r7}
 80021ee:	b083      	sub	sp, #12
 80021f0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 80021f2:	4b0f      	ldr	r3, [pc, #60]	; (8002230 <HAL_MspInit+0x44>)
 80021f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021f6:	4a0e      	ldr	r2, [pc, #56]	; (8002230 <HAL_MspInit+0x44>)
 80021f8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80021fc:	6413      	str	r3, [r2, #64]	; 0x40
 80021fe:	4b0c      	ldr	r3, [pc, #48]	; (8002230 <HAL_MspInit+0x44>)
 8002200:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002202:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002206:	607b      	str	r3, [r7, #4]
 8002208:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800220a:	4b09      	ldr	r3, [pc, #36]	; (8002230 <HAL_MspInit+0x44>)
 800220c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800220e:	4a08      	ldr	r2, [pc, #32]	; (8002230 <HAL_MspInit+0x44>)
 8002210:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002214:	6453      	str	r3, [r2, #68]	; 0x44
 8002216:	4b06      	ldr	r3, [pc, #24]	; (8002230 <HAL_MspInit+0x44>)
 8002218:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800221a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800221e:	603b      	str	r3, [r7, #0]
 8002220:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002222:	bf00      	nop
 8002224:	370c      	adds	r7, #12
 8002226:	46bd      	mov	sp, r7
 8002228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800222c:	4770      	bx	lr
 800222e:	bf00      	nop
 8002230:	40023800 	.word	0x40023800

08002234 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002234:	b580      	push	{r7, lr}
 8002236:	b08a      	sub	sp, #40	; 0x28
 8002238:	af00      	add	r7, sp, #0
 800223a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800223c:	f107 0314 	add.w	r3, r7, #20
 8002240:	2200      	movs	r2, #0
 8002242:	601a      	str	r2, [r3, #0]
 8002244:	605a      	str	r2, [r3, #4]
 8002246:	609a      	str	r2, [r3, #8]
 8002248:	60da      	str	r2, [r3, #12]
 800224a:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	4a15      	ldr	r2, [pc, #84]	; (80022a8 <HAL_ADC_MspInit+0x74>)
 8002252:	4293      	cmp	r3, r2
 8002254:	d123      	bne.n	800229e <HAL_ADC_MspInit+0x6a>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002256:	4b15      	ldr	r3, [pc, #84]	; (80022ac <HAL_ADC_MspInit+0x78>)
 8002258:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800225a:	4a14      	ldr	r2, [pc, #80]	; (80022ac <HAL_ADC_MspInit+0x78>)
 800225c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002260:	6453      	str	r3, [r2, #68]	; 0x44
 8002262:	4b12      	ldr	r3, [pc, #72]	; (80022ac <HAL_ADC_MspInit+0x78>)
 8002264:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002266:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800226a:	613b      	str	r3, [r7, #16]
 800226c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800226e:	4b0f      	ldr	r3, [pc, #60]	; (80022ac <HAL_ADC_MspInit+0x78>)
 8002270:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002272:	4a0e      	ldr	r2, [pc, #56]	; (80022ac <HAL_ADC_MspInit+0x78>)
 8002274:	f043 0301 	orr.w	r3, r3, #1
 8002278:	6313      	str	r3, [r2, #48]	; 0x30
 800227a:	4b0c      	ldr	r3, [pc, #48]	; (80022ac <HAL_ADC_MspInit+0x78>)
 800227c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800227e:	f003 0301 	and.w	r3, r3, #1
 8002282:	60fb      	str	r3, [r7, #12]
 8002284:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA3     ------> ADC1_IN3
    */
    GPIO_InitStruct.Pin = ADC1_IN3_IR_DIST_SENS_Pin;
 8002286:	2308      	movs	r3, #8
 8002288:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800228a:	2303      	movs	r3, #3
 800228c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800228e:	2300      	movs	r3, #0
 8002290:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(ADC1_IN3_IR_DIST_SENS_GPIO_Port, &GPIO_InitStruct);
 8002292:	f107 0314 	add.w	r3, r7, #20
 8002296:	4619      	mov	r1, r3
 8002298:	4805      	ldr	r0, [pc, #20]	; (80022b0 <HAL_ADC_MspInit+0x7c>)
 800229a:	f001 fa5b 	bl	8003754 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 800229e:	bf00      	nop
 80022a0:	3728      	adds	r7, #40	; 0x28
 80022a2:	46bd      	mov	sp, r7
 80022a4:	bd80      	pop	{r7, pc}
 80022a6:	bf00      	nop
 80022a8:	40012000 	.word	0x40012000
 80022ac:	40023800 	.word	0x40023800
 80022b0:	40020000 	.word	0x40020000

080022b4 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80022b4:	b580      	push	{r7, lr}
 80022b6:	b0b0      	sub	sp, #192	; 0xc0
 80022b8:	af00      	add	r7, sp, #0
 80022ba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022bc:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 80022c0:	2200      	movs	r2, #0
 80022c2:	601a      	str	r2, [r3, #0]
 80022c4:	605a      	str	r2, [r3, #4]
 80022c6:	609a      	str	r2, [r3, #8]
 80022c8:	60da      	str	r2, [r3, #12]
 80022ca:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80022cc:	f107 031c 	add.w	r3, r7, #28
 80022d0:	2290      	movs	r2, #144	; 0x90
 80022d2:	2100      	movs	r1, #0
 80022d4:	4618      	mov	r0, r3
 80022d6:	f006 f85f 	bl	8008398 <memset>
  if(hi2c->Instance==I2C1)
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	4a44      	ldr	r2, [pc, #272]	; (80023f0 <HAL_I2C_MspInit+0x13c>)
 80022e0:	4293      	cmp	r3, r2
 80022e2:	d13e      	bne.n	8002362 <HAL_I2C_MspInit+0xae>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80022e4:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80022e8:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80022ea:	2300      	movs	r3, #0
 80022ec:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80022f0:	f107 031c 	add.w	r3, r7, #28
 80022f4:	4618      	mov	r0, r3
 80022f6:	f002 ff2f 	bl	8005158 <HAL_RCCEx_PeriphCLKConfig>
 80022fa:	4603      	mov	r3, r0
 80022fc:	2b00      	cmp	r3, #0
 80022fe:	d001      	beq.n	8002304 <HAL_I2C_MspInit+0x50>
    {
      Error_Handler();
 8002300:	f7ff ff6e 	bl	80021e0 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002304:	4b3b      	ldr	r3, [pc, #236]	; (80023f4 <HAL_I2C_MspInit+0x140>)
 8002306:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002308:	4a3a      	ldr	r2, [pc, #232]	; (80023f4 <HAL_I2C_MspInit+0x140>)
 800230a:	f043 0302 	orr.w	r3, r3, #2
 800230e:	6313      	str	r3, [r2, #48]	; 0x30
 8002310:	4b38      	ldr	r3, [pc, #224]	; (80023f4 <HAL_I2C_MspInit+0x140>)
 8002312:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002314:	f003 0302 	and.w	r3, r3, #2
 8002318:	61bb      	str	r3, [r7, #24]
 800231a:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800231c:	f44f 7340 	mov.w	r3, #768	; 0x300
 8002320:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002324:	2312      	movs	r3, #18
 8002326:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800232a:	2301      	movs	r3, #1
 800232c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002330:	2303      	movs	r3, #3
 8002332:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002336:	2304      	movs	r3, #4
 8002338:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800233c:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8002340:	4619      	mov	r1, r3
 8002342:	482d      	ldr	r0, [pc, #180]	; (80023f8 <HAL_I2C_MspInit+0x144>)
 8002344:	f001 fa06 	bl	8003754 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002348:	4b2a      	ldr	r3, [pc, #168]	; (80023f4 <HAL_I2C_MspInit+0x140>)
 800234a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800234c:	4a29      	ldr	r2, [pc, #164]	; (80023f4 <HAL_I2C_MspInit+0x140>)
 800234e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002352:	6413      	str	r3, [r2, #64]	; 0x40
 8002354:	4b27      	ldr	r3, [pc, #156]	; (80023f4 <HAL_I2C_MspInit+0x140>)
 8002356:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002358:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800235c:	617b      	str	r3, [r7, #20]
 800235e:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8002360:	e041      	b.n	80023e6 <HAL_I2C_MspInit+0x132>
  else if(hi2c->Instance==I2C2)
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	4a25      	ldr	r2, [pc, #148]	; (80023fc <HAL_I2C_MspInit+0x148>)
 8002368:	4293      	cmp	r3, r2
 800236a:	d13c      	bne.n	80023e6 <HAL_I2C_MspInit+0x132>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 800236c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002370:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8002372:	2300      	movs	r3, #0
 8002374:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002378:	f107 031c 	add.w	r3, r7, #28
 800237c:	4618      	mov	r0, r3
 800237e:	f002 feeb 	bl	8005158 <HAL_RCCEx_PeriphCLKConfig>
 8002382:	4603      	mov	r3, r0
 8002384:	2b00      	cmp	r3, #0
 8002386:	d001      	beq.n	800238c <HAL_I2C_MspInit+0xd8>
      Error_Handler();
 8002388:	f7ff ff2a 	bl	80021e0 <Error_Handler>
    __HAL_RCC_GPIOF_CLK_ENABLE();
 800238c:	4b19      	ldr	r3, [pc, #100]	; (80023f4 <HAL_I2C_MspInit+0x140>)
 800238e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002390:	4a18      	ldr	r2, [pc, #96]	; (80023f4 <HAL_I2C_MspInit+0x140>)
 8002392:	f043 0320 	orr.w	r3, r3, #32
 8002396:	6313      	str	r3, [r2, #48]	; 0x30
 8002398:	4b16      	ldr	r3, [pc, #88]	; (80023f4 <HAL_I2C_MspInit+0x140>)
 800239a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800239c:	f003 0320 	and.w	r3, r3, #32
 80023a0:	613b      	str	r3, [r7, #16]
 80023a2:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80023a4:	2303      	movs	r3, #3
 80023a6:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80023aa:	2312      	movs	r3, #18
 80023ac:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80023b0:	2301      	movs	r3, #1
 80023b2:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80023b6:	2303      	movs	r3, #3
 80023b8:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 80023bc:	2304      	movs	r3, #4
 80023be:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80023c2:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 80023c6:	4619      	mov	r1, r3
 80023c8:	480d      	ldr	r0, [pc, #52]	; (8002400 <HAL_I2C_MspInit+0x14c>)
 80023ca:	f001 f9c3 	bl	8003754 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 80023ce:	4b09      	ldr	r3, [pc, #36]	; (80023f4 <HAL_I2C_MspInit+0x140>)
 80023d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023d2:	4a08      	ldr	r2, [pc, #32]	; (80023f4 <HAL_I2C_MspInit+0x140>)
 80023d4:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80023d8:	6413      	str	r3, [r2, #64]	; 0x40
 80023da:	4b06      	ldr	r3, [pc, #24]	; (80023f4 <HAL_I2C_MspInit+0x140>)
 80023dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023de:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80023e2:	60fb      	str	r3, [r7, #12]
 80023e4:	68fb      	ldr	r3, [r7, #12]
}
 80023e6:	bf00      	nop
 80023e8:	37c0      	adds	r7, #192	; 0xc0
 80023ea:	46bd      	mov	sp, r7
 80023ec:	bd80      	pop	{r7, pc}
 80023ee:	bf00      	nop
 80023f0:	40005400 	.word	0x40005400
 80023f4:	40023800 	.word	0x40023800
 80023f8:	40020400 	.word	0x40020400
 80023fc:	40005800 	.word	0x40005800
 8002400:	40021400 	.word	0x40021400

08002404 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002404:	b580      	push	{r7, lr}
 8002406:	b08c      	sub	sp, #48	; 0x30
 8002408:	af00      	add	r7, sp, #0
 800240a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800240c:	f107 031c 	add.w	r3, r7, #28
 8002410:	2200      	movs	r2, #0
 8002412:	601a      	str	r2, [r3, #0]
 8002414:	605a      	str	r2, [r3, #4]
 8002416:	609a      	str	r2, [r3, #8]
 8002418:	60da      	str	r2, [r3, #12]
 800241a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	4a33      	ldr	r2, [pc, #204]	; (80024f0 <HAL_SPI_MspInit+0xec>)
 8002422:	4293      	cmp	r3, r2
 8002424:	d160      	bne.n	80024e8 <HAL_SPI_MspInit+0xe4>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002426:	4b33      	ldr	r3, [pc, #204]	; (80024f4 <HAL_SPI_MspInit+0xf0>)
 8002428:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800242a:	4a32      	ldr	r2, [pc, #200]	; (80024f4 <HAL_SPI_MspInit+0xf0>)
 800242c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002430:	6453      	str	r3, [r2, #68]	; 0x44
 8002432:	4b30      	ldr	r3, [pc, #192]	; (80024f4 <HAL_SPI_MspInit+0xf0>)
 8002434:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002436:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800243a:	61bb      	str	r3, [r7, #24]
 800243c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800243e:	4b2d      	ldr	r3, [pc, #180]	; (80024f4 <HAL_SPI_MspInit+0xf0>)
 8002440:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002442:	4a2c      	ldr	r2, [pc, #176]	; (80024f4 <HAL_SPI_MspInit+0xf0>)
 8002444:	f043 0301 	orr.w	r3, r3, #1
 8002448:	6313      	str	r3, [r2, #48]	; 0x30
 800244a:	4b2a      	ldr	r3, [pc, #168]	; (80024f4 <HAL_SPI_MspInit+0xf0>)
 800244c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800244e:	f003 0301 	and.w	r3, r3, #1
 8002452:	617b      	str	r3, [r7, #20]
 8002454:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002456:	4b27      	ldr	r3, [pc, #156]	; (80024f4 <HAL_SPI_MspInit+0xf0>)
 8002458:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800245a:	4a26      	ldr	r2, [pc, #152]	; (80024f4 <HAL_SPI_MspInit+0xf0>)
 800245c:	f043 0308 	orr.w	r3, r3, #8
 8002460:	6313      	str	r3, [r2, #48]	; 0x30
 8002462:	4b24      	ldr	r3, [pc, #144]	; (80024f4 <HAL_SPI_MspInit+0xf0>)
 8002464:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002466:	f003 0308 	and.w	r3, r3, #8
 800246a:	613b      	str	r3, [r7, #16]
 800246c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 800246e:	4b21      	ldr	r3, [pc, #132]	; (80024f4 <HAL_SPI_MspInit+0xf0>)
 8002470:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002472:	4a20      	ldr	r2, [pc, #128]	; (80024f4 <HAL_SPI_MspInit+0xf0>)
 8002474:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002478:	6313      	str	r3, [r2, #48]	; 0x30
 800247a:	4b1e      	ldr	r3, [pc, #120]	; (80024f4 <HAL_SPI_MspInit+0xf0>)
 800247c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800247e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002482:	60fb      	str	r3, [r7, #12]
 8002484:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PD7     ------> SPI1_MOSI
    PG9     ------> SPI1_MISO
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8002486:	2320      	movs	r3, #32
 8002488:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800248a:	2302      	movs	r3, #2
 800248c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800248e:	2300      	movs	r3, #0
 8002490:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002492:	2303      	movs	r3, #3
 8002494:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002496:	2305      	movs	r3, #5
 8002498:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800249a:	f107 031c 	add.w	r3, r7, #28
 800249e:	4619      	mov	r1, r3
 80024a0:	4815      	ldr	r0, [pc, #84]	; (80024f8 <HAL_SPI_MspInit+0xf4>)
 80024a2:	f001 f957 	bl	8003754 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 80024a6:	2380      	movs	r3, #128	; 0x80
 80024a8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024aa:	2302      	movs	r3, #2
 80024ac:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024ae:	2300      	movs	r3, #0
 80024b0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80024b2:	2303      	movs	r3, #3
 80024b4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80024b6:	2305      	movs	r3, #5
 80024b8:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80024ba:	f107 031c 	add.w	r3, r7, #28
 80024be:	4619      	mov	r1, r3
 80024c0:	480e      	ldr	r0, [pc, #56]	; (80024fc <HAL_SPI_MspInit+0xf8>)
 80024c2:	f001 f947 	bl	8003754 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80024c6:	f44f 7300 	mov.w	r3, #512	; 0x200
 80024ca:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024cc:	2302      	movs	r3, #2
 80024ce:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024d0:	2300      	movs	r3, #0
 80024d2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80024d4:	2303      	movs	r3, #3
 80024d6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80024d8:	2305      	movs	r3, #5
 80024da:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80024dc:	f107 031c 	add.w	r3, r7, #28
 80024e0:	4619      	mov	r1, r3
 80024e2:	4807      	ldr	r0, [pc, #28]	; (8002500 <HAL_SPI_MspInit+0xfc>)
 80024e4:	f001 f936 	bl	8003754 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 80024e8:	bf00      	nop
 80024ea:	3730      	adds	r7, #48	; 0x30
 80024ec:	46bd      	mov	sp, r7
 80024ee:	bd80      	pop	{r7, pc}
 80024f0:	40013000 	.word	0x40013000
 80024f4:	40023800 	.word	0x40023800
 80024f8:	40020000 	.word	0x40020000
 80024fc:	40020c00 	.word	0x40020c00
 8002500:	40021800 	.word	0x40021800

08002504 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002504:	b580      	push	{r7, lr}
 8002506:	b08e      	sub	sp, #56	; 0x38
 8002508:	af00      	add	r7, sp, #0
 800250a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800250c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002510:	2200      	movs	r2, #0
 8002512:	601a      	str	r2, [r3, #0]
 8002514:	605a      	str	r2, [r3, #4]
 8002516:	609a      	str	r2, [r3, #8]
 8002518:	60da      	str	r2, [r3, #12]
 800251a:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM1)
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	4a3f      	ldr	r2, [pc, #252]	; (8002620 <HAL_TIM_Base_MspInit+0x11c>)
 8002522:	4293      	cmp	r3, r2
 8002524:	d10c      	bne.n	8002540 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002526:	4b3f      	ldr	r3, [pc, #252]	; (8002624 <HAL_TIM_Base_MspInit+0x120>)
 8002528:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800252a:	4a3e      	ldr	r2, [pc, #248]	; (8002624 <HAL_TIM_Base_MspInit+0x120>)
 800252c:	f043 0301 	orr.w	r3, r3, #1
 8002530:	6453      	str	r3, [r2, #68]	; 0x44
 8002532:	4b3c      	ldr	r3, [pc, #240]	; (8002624 <HAL_TIM_Base_MspInit+0x120>)
 8002534:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002536:	f003 0301 	and.w	r3, r3, #1
 800253a:	623b      	str	r3, [r7, #32]
 800253c:	6a3b      	ldr	r3, [r7, #32]
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 800253e:	e06b      	b.n	8002618 <HAL_TIM_Base_MspInit+0x114>
  else if(htim_base->Instance==TIM2)
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002548:	d129      	bne.n	800259e <HAL_TIM_Base_MspInit+0x9a>
    __HAL_RCC_TIM2_CLK_ENABLE();
 800254a:	4b36      	ldr	r3, [pc, #216]	; (8002624 <HAL_TIM_Base_MspInit+0x120>)
 800254c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800254e:	4a35      	ldr	r2, [pc, #212]	; (8002624 <HAL_TIM_Base_MspInit+0x120>)
 8002550:	f043 0301 	orr.w	r3, r3, #1
 8002554:	6413      	str	r3, [r2, #64]	; 0x40
 8002556:	4b33      	ldr	r3, [pc, #204]	; (8002624 <HAL_TIM_Base_MspInit+0x120>)
 8002558:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800255a:	f003 0301 	and.w	r3, r3, #1
 800255e:	61fb      	str	r3, [r7, #28]
 8002560:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002562:	4b30      	ldr	r3, [pc, #192]	; (8002624 <HAL_TIM_Base_MspInit+0x120>)
 8002564:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002566:	4a2f      	ldr	r2, [pc, #188]	; (8002624 <HAL_TIM_Base_MspInit+0x120>)
 8002568:	f043 0302 	orr.w	r3, r3, #2
 800256c:	6313      	str	r3, [r2, #48]	; 0x30
 800256e:	4b2d      	ldr	r3, [pc, #180]	; (8002624 <HAL_TIM_Base_MspInit+0x120>)
 8002570:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002572:	f003 0302 	and.w	r3, r3, #2
 8002576:	61bb      	str	r3, [r7, #24]
 8002578:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = TIM2_CH3_HCSR04_ECHO_Pin;
 800257a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800257e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002580:	2302      	movs	r3, #2
 8002582:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002584:	2300      	movs	r3, #0
 8002586:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002588:	2300      	movs	r3, #0
 800258a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800258c:	2301      	movs	r3, #1
 800258e:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(TIM2_CH3_HCSR04_ECHO_GPIO_Port, &GPIO_InitStruct);
 8002590:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002594:	4619      	mov	r1, r3
 8002596:	4824      	ldr	r0, [pc, #144]	; (8002628 <HAL_TIM_Base_MspInit+0x124>)
 8002598:	f001 f8dc 	bl	8003754 <HAL_GPIO_Init>
}
 800259c:	e03c      	b.n	8002618 <HAL_TIM_Base_MspInit+0x114>
  else if(htim_base->Instance==TIM5)
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	4a22      	ldr	r2, [pc, #136]	; (800262c <HAL_TIM_Base_MspInit+0x128>)
 80025a4:	4293      	cmp	r3, r2
 80025a6:	d10c      	bne.n	80025c2 <HAL_TIM_Base_MspInit+0xbe>
    __HAL_RCC_TIM5_CLK_ENABLE();
 80025a8:	4b1e      	ldr	r3, [pc, #120]	; (8002624 <HAL_TIM_Base_MspInit+0x120>)
 80025aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025ac:	4a1d      	ldr	r2, [pc, #116]	; (8002624 <HAL_TIM_Base_MspInit+0x120>)
 80025ae:	f043 0308 	orr.w	r3, r3, #8
 80025b2:	6413      	str	r3, [r2, #64]	; 0x40
 80025b4:	4b1b      	ldr	r3, [pc, #108]	; (8002624 <HAL_TIM_Base_MspInit+0x120>)
 80025b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025b8:	f003 0308 	and.w	r3, r3, #8
 80025bc:	617b      	str	r3, [r7, #20]
 80025be:	697b      	ldr	r3, [r7, #20]
}
 80025c0:	e02a      	b.n	8002618 <HAL_TIM_Base_MspInit+0x114>
  else if(htim_base->Instance==TIM6)
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	4a1a      	ldr	r2, [pc, #104]	; (8002630 <HAL_TIM_Base_MspInit+0x12c>)
 80025c8:	4293      	cmp	r3, r2
 80025ca:	d114      	bne.n	80025f6 <HAL_TIM_Base_MspInit+0xf2>
    __HAL_RCC_TIM6_CLK_ENABLE();
 80025cc:	4b15      	ldr	r3, [pc, #84]	; (8002624 <HAL_TIM_Base_MspInit+0x120>)
 80025ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025d0:	4a14      	ldr	r2, [pc, #80]	; (8002624 <HAL_TIM_Base_MspInit+0x120>)
 80025d2:	f043 0310 	orr.w	r3, r3, #16
 80025d6:	6413      	str	r3, [r2, #64]	; 0x40
 80025d8:	4b12      	ldr	r3, [pc, #72]	; (8002624 <HAL_TIM_Base_MspInit+0x120>)
 80025da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025dc:	f003 0310 	and.w	r3, r3, #16
 80025e0:	613b      	str	r3, [r7, #16]
 80025e2:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 1, 0);
 80025e4:	2200      	movs	r2, #0
 80025e6:	2101      	movs	r1, #1
 80025e8:	2036      	movs	r0, #54	; 0x36
 80025ea:	f001 f86e 	bl	80036ca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80025ee:	2036      	movs	r0, #54	; 0x36
 80025f0:	f001 f887 	bl	8003702 <HAL_NVIC_EnableIRQ>
}
 80025f4:	e010      	b.n	8002618 <HAL_TIM_Base_MspInit+0x114>
  else if(htim_base->Instance==TIM8)
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	4a0e      	ldr	r2, [pc, #56]	; (8002634 <HAL_TIM_Base_MspInit+0x130>)
 80025fc:	4293      	cmp	r3, r2
 80025fe:	d10b      	bne.n	8002618 <HAL_TIM_Base_MspInit+0x114>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8002600:	4b08      	ldr	r3, [pc, #32]	; (8002624 <HAL_TIM_Base_MspInit+0x120>)
 8002602:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002604:	4a07      	ldr	r2, [pc, #28]	; (8002624 <HAL_TIM_Base_MspInit+0x120>)
 8002606:	f043 0302 	orr.w	r3, r3, #2
 800260a:	6453      	str	r3, [r2, #68]	; 0x44
 800260c:	4b05      	ldr	r3, [pc, #20]	; (8002624 <HAL_TIM_Base_MspInit+0x120>)
 800260e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002610:	f003 0302 	and.w	r3, r3, #2
 8002614:	60fb      	str	r3, [r7, #12]
 8002616:	68fb      	ldr	r3, [r7, #12]
}
 8002618:	bf00      	nop
 800261a:	3738      	adds	r7, #56	; 0x38
 800261c:	46bd      	mov	sp, r7
 800261e:	bd80      	pop	{r7, pc}
 8002620:	40010000 	.word	0x40010000
 8002624:	40023800 	.word	0x40023800
 8002628:	40020400 	.word	0x40020400
 800262c:	40000c00 	.word	0x40000c00
 8002630:	40001000 	.word	0x40001000
 8002634:	40010400 	.word	0x40010400

08002638 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8002638:	b580      	push	{r7, lr}
 800263a:	b08c      	sub	sp, #48	; 0x30
 800263c:	af00      	add	r7, sp, #0
 800263e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002640:	f107 031c 	add.w	r3, r7, #28
 8002644:	2200      	movs	r2, #0
 8002646:	601a      	str	r2, [r3, #0]
 8002648:	605a      	str	r2, [r3, #4]
 800264a:	609a      	str	r2, [r3, #8]
 800264c:	60da      	str	r2, [r3, #12]
 800264e:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM3)
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	4a2e      	ldr	r2, [pc, #184]	; (8002710 <HAL_TIM_Encoder_MspInit+0xd8>)
 8002656:	4293      	cmp	r3, r2
 8002658:	d128      	bne.n	80026ac <HAL_TIM_Encoder_MspInit+0x74>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800265a:	4b2e      	ldr	r3, [pc, #184]	; (8002714 <HAL_TIM_Encoder_MspInit+0xdc>)
 800265c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800265e:	4a2d      	ldr	r2, [pc, #180]	; (8002714 <HAL_TIM_Encoder_MspInit+0xdc>)
 8002660:	f043 0302 	orr.w	r3, r3, #2
 8002664:	6413      	str	r3, [r2, #64]	; 0x40
 8002666:	4b2b      	ldr	r3, [pc, #172]	; (8002714 <HAL_TIM_Encoder_MspInit+0xdc>)
 8002668:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800266a:	f003 0302 	and.w	r3, r3, #2
 800266e:	61bb      	str	r3, [r7, #24]
 8002670:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002672:	4b28      	ldr	r3, [pc, #160]	; (8002714 <HAL_TIM_Encoder_MspInit+0xdc>)
 8002674:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002676:	4a27      	ldr	r2, [pc, #156]	; (8002714 <HAL_TIM_Encoder_MspInit+0xdc>)
 8002678:	f043 0302 	orr.w	r3, r3, #2
 800267c:	6313      	str	r3, [r2, #48]	; 0x30
 800267e:	4b25      	ldr	r3, [pc, #148]	; (8002714 <HAL_TIM_Encoder_MspInit+0xdc>)
 8002680:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002682:	f003 0302 	and.w	r3, r3, #2
 8002686:	617b      	str	r3, [r7, #20]
 8002688:	697b      	ldr	r3, [r7, #20]
    /**TIM3 GPIO Configuration
    PB4     ------> TIM3_CH1
    PB5     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = TIM3_CH1_ENC1A_Pin|TIM3_CH2_ENC1B_Pin;
 800268a:	2330      	movs	r3, #48	; 0x30
 800268c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800268e:	2302      	movs	r3, #2
 8002690:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002692:	2300      	movs	r3, #0
 8002694:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002696:	2300      	movs	r3, #0
 8002698:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800269a:	2302      	movs	r3, #2
 800269c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800269e:	f107 031c 	add.w	r3, r7, #28
 80026a2:	4619      	mov	r1, r3
 80026a4:	481c      	ldr	r0, [pc, #112]	; (8002718 <HAL_TIM_Encoder_MspInit+0xe0>)
 80026a6:	f001 f855 	bl	8003754 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 80026aa:	e02d      	b.n	8002708 <HAL_TIM_Encoder_MspInit+0xd0>
  else if(htim_encoder->Instance==TIM4)
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	4a1a      	ldr	r2, [pc, #104]	; (800271c <HAL_TIM_Encoder_MspInit+0xe4>)
 80026b2:	4293      	cmp	r3, r2
 80026b4:	d128      	bne.n	8002708 <HAL_TIM_Encoder_MspInit+0xd0>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80026b6:	4b17      	ldr	r3, [pc, #92]	; (8002714 <HAL_TIM_Encoder_MspInit+0xdc>)
 80026b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026ba:	4a16      	ldr	r2, [pc, #88]	; (8002714 <HAL_TIM_Encoder_MspInit+0xdc>)
 80026bc:	f043 0304 	orr.w	r3, r3, #4
 80026c0:	6413      	str	r3, [r2, #64]	; 0x40
 80026c2:	4b14      	ldr	r3, [pc, #80]	; (8002714 <HAL_TIM_Encoder_MspInit+0xdc>)
 80026c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026c6:	f003 0304 	and.w	r3, r3, #4
 80026ca:	613b      	str	r3, [r7, #16]
 80026cc:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80026ce:	4b11      	ldr	r3, [pc, #68]	; (8002714 <HAL_TIM_Encoder_MspInit+0xdc>)
 80026d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026d2:	4a10      	ldr	r2, [pc, #64]	; (8002714 <HAL_TIM_Encoder_MspInit+0xdc>)
 80026d4:	f043 0308 	orr.w	r3, r3, #8
 80026d8:	6313      	str	r3, [r2, #48]	; 0x30
 80026da:	4b0e      	ldr	r3, [pc, #56]	; (8002714 <HAL_TIM_Encoder_MspInit+0xdc>)
 80026dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026de:	f003 0308 	and.w	r3, r3, #8
 80026e2:	60fb      	str	r3, [r7, #12]
 80026e4:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = TIM4_CH1_ENC2A_Pin|TIM4_CH2_ENC2B_Pin;
 80026e6:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 80026ea:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80026ec:	2302      	movs	r3, #2
 80026ee:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026f0:	2300      	movs	r3, #0
 80026f2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80026f4:	2300      	movs	r3, #0
 80026f6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 80026f8:	2302      	movs	r3, #2
 80026fa:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80026fc:	f107 031c 	add.w	r3, r7, #28
 8002700:	4619      	mov	r1, r3
 8002702:	4807      	ldr	r0, [pc, #28]	; (8002720 <HAL_TIM_Encoder_MspInit+0xe8>)
 8002704:	f001 f826 	bl	8003754 <HAL_GPIO_Init>
}
 8002708:	bf00      	nop
 800270a:	3730      	adds	r7, #48	; 0x30
 800270c:	46bd      	mov	sp, r7
 800270e:	bd80      	pop	{r7, pc}
 8002710:	40000400 	.word	0x40000400
 8002714:	40023800 	.word	0x40023800
 8002718:	40020400 	.word	0x40020400
 800271c:	40000800 	.word	0x40000800
 8002720:	40020c00 	.word	0x40020c00

08002724 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8002724:	b480      	push	{r7}
 8002726:	b085      	sub	sp, #20
 8002728:	af00      	add	r7, sp, #0
 800272a:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM9)
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	4a0a      	ldr	r2, [pc, #40]	; (800275c <HAL_TIM_PWM_MspInit+0x38>)
 8002732:	4293      	cmp	r3, r2
 8002734:	d10b      	bne.n	800274e <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM9_MspInit 0 */

  /* USER CODE END TIM9_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM9_CLK_ENABLE();
 8002736:	4b0a      	ldr	r3, [pc, #40]	; (8002760 <HAL_TIM_PWM_MspInit+0x3c>)
 8002738:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800273a:	4a09      	ldr	r2, [pc, #36]	; (8002760 <HAL_TIM_PWM_MspInit+0x3c>)
 800273c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002740:	6453      	str	r3, [r2, #68]	; 0x44
 8002742:	4b07      	ldr	r3, [pc, #28]	; (8002760 <HAL_TIM_PWM_MspInit+0x3c>)
 8002744:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002746:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800274a:	60fb      	str	r3, [r7, #12]
 800274c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM9_MspInit 1 */

  /* USER CODE END TIM9_MspInit 1 */
  }

}
 800274e:	bf00      	nop
 8002750:	3714      	adds	r7, #20
 8002752:	46bd      	mov	sp, r7
 8002754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002758:	4770      	bx	lr
 800275a:	bf00      	nop
 800275c:	40014000 	.word	0x40014000
 8002760:	40023800 	.word	0x40023800

08002764 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002764:	b580      	push	{r7, lr}
 8002766:	b08c      	sub	sp, #48	; 0x30
 8002768:	af00      	add	r7, sp, #0
 800276a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800276c:	f107 031c 	add.w	r3, r7, #28
 8002770:	2200      	movs	r2, #0
 8002772:	601a      	str	r2, [r3, #0]
 8002774:	605a      	str	r2, [r3, #4]
 8002776:	609a      	str	r2, [r3, #8]
 8002778:	60da      	str	r2, [r3, #12]
 800277a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	4a56      	ldr	r2, [pc, #344]	; (80028dc <HAL_TIM_MspPostInit+0x178>)
 8002782:	4293      	cmp	r3, r2
 8002784:	d11d      	bne.n	80027c2 <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8002786:	4b56      	ldr	r3, [pc, #344]	; (80028e0 <HAL_TIM_MspPostInit+0x17c>)
 8002788:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800278a:	4a55      	ldr	r2, [pc, #340]	; (80028e0 <HAL_TIM_MspPostInit+0x17c>)
 800278c:	f043 0310 	orr.w	r3, r3, #16
 8002790:	6313      	str	r3, [r2, #48]	; 0x30
 8002792:	4b53      	ldr	r3, [pc, #332]	; (80028e0 <HAL_TIM_MspPostInit+0x17c>)
 8002794:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002796:	f003 0310 	and.w	r3, r3, #16
 800279a:	61bb      	str	r3, [r7, #24]
 800279c:	69bb      	ldr	r3, [r7, #24]
    PE9     ------> TIM1_CH1
    PE11     ------> TIM1_CH2
    PE13     ------> TIM1_CH3
    PE14     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = TIM1_CH1_SERVO1_Pin|TIM1_CH2_SERVO2_Pin|TIM1_CH3_SERVO3_Pin|TIM1_CH4_SERVO4_Pin;
 800279e:	f44f 43d4 	mov.w	r3, #27136	; 0x6a00
 80027a2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80027a4:	2302      	movs	r3, #2
 80027a6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027a8:	2300      	movs	r3, #0
 80027aa:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80027ac:	2300      	movs	r3, #0
 80027ae:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80027b0:	2301      	movs	r3, #1
 80027b2:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80027b4:	f107 031c 	add.w	r3, r7, #28
 80027b8:	4619      	mov	r1, r3
 80027ba:	484a      	ldr	r0, [pc, #296]	; (80028e4 <HAL_TIM_MspPostInit+0x180>)
 80027bc:	f000 ffca 	bl	8003754 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM9_MspPostInit 1 */

  /* USER CODE END TIM9_MspPostInit 1 */
  }

}
 80027c0:	e088      	b.n	80028d4 <HAL_TIM_MspPostInit+0x170>
  else if(htim->Instance==TIM2)
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80027ca:	d11d      	bne.n	8002808 <HAL_TIM_MspPostInit+0xa4>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80027cc:	4b44      	ldr	r3, [pc, #272]	; (80028e0 <HAL_TIM_MspPostInit+0x17c>)
 80027ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027d0:	4a43      	ldr	r2, [pc, #268]	; (80028e0 <HAL_TIM_MspPostInit+0x17c>)
 80027d2:	f043 0301 	orr.w	r3, r3, #1
 80027d6:	6313      	str	r3, [r2, #48]	; 0x30
 80027d8:	4b41      	ldr	r3, [pc, #260]	; (80028e0 <HAL_TIM_MspPostInit+0x17c>)
 80027da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027dc:	f003 0301 	and.w	r3, r3, #1
 80027e0:	617b      	str	r3, [r7, #20]
 80027e2:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = TIM2_CH1_HCSR04_TRIG_Pin;
 80027e4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80027e8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80027ea:	2302      	movs	r3, #2
 80027ec:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027ee:	2300      	movs	r3, #0
 80027f0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80027f2:	2300      	movs	r3, #0
 80027f4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80027f6:	2301      	movs	r3, #1
 80027f8:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(TIM2_CH1_HCSR04_TRIG_GPIO_Port, &GPIO_InitStruct);
 80027fa:	f107 031c 	add.w	r3, r7, #28
 80027fe:	4619      	mov	r1, r3
 8002800:	4839      	ldr	r0, [pc, #228]	; (80028e8 <HAL_TIM_MspPostInit+0x184>)
 8002802:	f000 ffa7 	bl	8003754 <HAL_GPIO_Init>
}
 8002806:	e065      	b.n	80028d4 <HAL_TIM_MspPostInit+0x170>
  else if(htim->Instance==TIM5)
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	4a37      	ldr	r2, [pc, #220]	; (80028ec <HAL_TIM_MspPostInit+0x188>)
 800280e:	4293      	cmp	r3, r2
 8002810:	d11c      	bne.n	800284c <HAL_TIM_MspPostInit+0xe8>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002812:	4b33      	ldr	r3, [pc, #204]	; (80028e0 <HAL_TIM_MspPostInit+0x17c>)
 8002814:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002816:	4a32      	ldr	r2, [pc, #200]	; (80028e0 <HAL_TIM_MspPostInit+0x17c>)
 8002818:	f043 0301 	orr.w	r3, r3, #1
 800281c:	6313      	str	r3, [r2, #48]	; 0x30
 800281e:	4b30      	ldr	r3, [pc, #192]	; (80028e0 <HAL_TIM_MspPostInit+0x17c>)
 8002820:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002822:	f003 0301 	and.w	r3, r3, #1
 8002826:	613b      	str	r3, [r7, #16]
 8002828:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = TIM5_CH1_BUZZ_Pin;
 800282a:	2301      	movs	r3, #1
 800282c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800282e:	2302      	movs	r3, #2
 8002830:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002832:	2300      	movs	r3, #0
 8002834:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002836:	2300      	movs	r3, #0
 8002838:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 800283a:	2302      	movs	r3, #2
 800283c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(TIM5_CH1_BUZZ_GPIO_Port, &GPIO_InitStruct);
 800283e:	f107 031c 	add.w	r3, r7, #28
 8002842:	4619      	mov	r1, r3
 8002844:	4828      	ldr	r0, [pc, #160]	; (80028e8 <HAL_TIM_MspPostInit+0x184>)
 8002846:	f000 ff85 	bl	8003754 <HAL_GPIO_Init>
}
 800284a:	e043      	b.n	80028d4 <HAL_TIM_MspPostInit+0x170>
  else if(htim->Instance==TIM8)
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	4a27      	ldr	r2, [pc, #156]	; (80028f0 <HAL_TIM_MspPostInit+0x18c>)
 8002852:	4293      	cmp	r3, r2
 8002854:	d11d      	bne.n	8002892 <HAL_TIM_MspPostInit+0x12e>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002856:	4b22      	ldr	r3, [pc, #136]	; (80028e0 <HAL_TIM_MspPostInit+0x17c>)
 8002858:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800285a:	4a21      	ldr	r2, [pc, #132]	; (80028e0 <HAL_TIM_MspPostInit+0x17c>)
 800285c:	f043 0304 	orr.w	r3, r3, #4
 8002860:	6313      	str	r3, [r2, #48]	; 0x30
 8002862:	4b1f      	ldr	r3, [pc, #124]	; (80028e0 <HAL_TIM_MspPostInit+0x17c>)
 8002864:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002866:	f003 0304 	and.w	r3, r3, #4
 800286a:	60fb      	str	r3, [r7, #12]
 800286c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = TIM8_CH1_MOT1A_Pin|TIM8_CH2_MOT1B_Pin|TIM8_CH3_MOT2A_Pin|TIM8_CH4_MOT2B_Pin;
 800286e:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 8002872:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002874:	2302      	movs	r3, #2
 8002876:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002878:	2300      	movs	r3, #0
 800287a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800287c:	2300      	movs	r3, #0
 800287e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8002880:	2303      	movs	r3, #3
 8002882:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002884:	f107 031c 	add.w	r3, r7, #28
 8002888:	4619      	mov	r1, r3
 800288a:	481a      	ldr	r0, [pc, #104]	; (80028f4 <HAL_TIM_MspPostInit+0x190>)
 800288c:	f000 ff62 	bl	8003754 <HAL_GPIO_Init>
}
 8002890:	e020      	b.n	80028d4 <HAL_TIM_MspPostInit+0x170>
  else if(htim->Instance==TIM9)
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	4a18      	ldr	r2, [pc, #96]	; (80028f8 <HAL_TIM_MspPostInit+0x194>)
 8002898:	4293      	cmp	r3, r2
 800289a:	d11b      	bne.n	80028d4 <HAL_TIM_MspPostInit+0x170>
    __HAL_RCC_GPIOE_CLK_ENABLE();
 800289c:	4b10      	ldr	r3, [pc, #64]	; (80028e0 <HAL_TIM_MspPostInit+0x17c>)
 800289e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028a0:	4a0f      	ldr	r2, [pc, #60]	; (80028e0 <HAL_TIM_MspPostInit+0x17c>)
 80028a2:	f043 0310 	orr.w	r3, r3, #16
 80028a6:	6313      	str	r3, [r2, #48]	; 0x30
 80028a8:	4b0d      	ldr	r3, [pc, #52]	; (80028e0 <HAL_TIM_MspPostInit+0x17c>)
 80028aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028ac:	f003 0310 	and.w	r3, r3, #16
 80028b0:	60bb      	str	r3, [r7, #8]
 80028b2:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = TIM9_CH1_USER_LED1_Pin|TIM9_CH2_USER_LED2_Pin;
 80028b4:	2360      	movs	r3, #96	; 0x60
 80028b6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028b8:	2302      	movs	r3, #2
 80028ba:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028bc:	2300      	movs	r3, #0
 80028be:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80028c0:	2300      	movs	r3, #0
 80028c2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM9;
 80028c4:	2303      	movs	r3, #3
 80028c6:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80028c8:	f107 031c 	add.w	r3, r7, #28
 80028cc:	4619      	mov	r1, r3
 80028ce:	4805      	ldr	r0, [pc, #20]	; (80028e4 <HAL_TIM_MspPostInit+0x180>)
 80028d0:	f000 ff40 	bl	8003754 <HAL_GPIO_Init>
}
 80028d4:	bf00      	nop
 80028d6:	3730      	adds	r7, #48	; 0x30
 80028d8:	46bd      	mov	sp, r7
 80028da:	bd80      	pop	{r7, pc}
 80028dc:	40010000 	.word	0x40010000
 80028e0:	40023800 	.word	0x40023800
 80028e4:	40021000 	.word	0x40021000
 80028e8:	40020000 	.word	0x40020000
 80028ec:	40000c00 	.word	0x40000c00
 80028f0:	40010400 	.word	0x40010400
 80028f4:	40020800 	.word	0x40020800
 80028f8:	40014000 	.word	0x40014000

080028fc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80028fc:	b580      	push	{r7, lr}
 80028fe:	b0b6      	sub	sp, #216	; 0xd8
 8002900:	af00      	add	r7, sp, #0
 8002902:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002904:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8002908:	2200      	movs	r2, #0
 800290a:	601a      	str	r2, [r3, #0]
 800290c:	605a      	str	r2, [r3, #4]
 800290e:	609a      	str	r2, [r3, #8]
 8002910:	60da      	str	r2, [r3, #12]
 8002912:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002914:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8002918:	2290      	movs	r2, #144	; 0x90
 800291a:	2100      	movs	r1, #0
 800291c:	4618      	mov	r0, r3
 800291e:	f005 fd3b 	bl	8008398 <memset>
  if(huart->Instance==UART4)
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	4aa0      	ldr	r2, [pc, #640]	; (8002ba8 <HAL_UART_MspInit+0x2ac>)
 8002928:	4293      	cmp	r3, r2
 800292a:	d13e      	bne.n	80029aa <HAL_UART_MspInit+0xae>

  /* USER CODE END UART4_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART4;
 800292c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002930:	637b      	str	r3, [r7, #52]	; 0x34
    PeriphClkInitStruct.Uart4ClockSelection = RCC_UART4CLKSOURCE_PCLK1;
 8002932:	2300      	movs	r3, #0
 8002934:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002938:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800293c:	4618      	mov	r0, r3
 800293e:	f002 fc0b 	bl	8005158 <HAL_RCCEx_PeriphCLKConfig>
 8002942:	4603      	mov	r3, r0
 8002944:	2b00      	cmp	r3, #0
 8002946:	d001      	beq.n	800294c <HAL_UART_MspInit+0x50>
    {
      Error_Handler();
 8002948:	f7ff fc4a 	bl	80021e0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 800294c:	4b97      	ldr	r3, [pc, #604]	; (8002bac <HAL_UART_MspInit+0x2b0>)
 800294e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002950:	4a96      	ldr	r2, [pc, #600]	; (8002bac <HAL_UART_MspInit+0x2b0>)
 8002952:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8002956:	6413      	str	r3, [r2, #64]	; 0x40
 8002958:	4b94      	ldr	r3, [pc, #592]	; (8002bac <HAL_UART_MspInit+0x2b0>)
 800295a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800295c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002960:	633b      	str	r3, [r7, #48]	; 0x30
 8002962:	6b3b      	ldr	r3, [r7, #48]	; 0x30

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002964:	4b91      	ldr	r3, [pc, #580]	; (8002bac <HAL_UART_MspInit+0x2b0>)
 8002966:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002968:	4a90      	ldr	r2, [pc, #576]	; (8002bac <HAL_UART_MspInit+0x2b0>)
 800296a:	f043 0304 	orr.w	r3, r3, #4
 800296e:	6313      	str	r3, [r2, #48]	; 0x30
 8002970:	4b8e      	ldr	r3, [pc, #568]	; (8002bac <HAL_UART_MspInit+0x2b0>)
 8002972:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002974:	f003 0304 	and.w	r3, r3, #4
 8002978:	62fb      	str	r3, [r7, #44]	; 0x2c
 800297a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    /**UART4 GPIO Configuration
    PC10     ------> UART4_TX
    PC11     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = UART4_TX_LCD_Pin|UART4_RX_LCD_Pin;
 800297c:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8002980:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002984:	2302      	movs	r3, #2
 8002986:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800298a:	2300      	movs	r3, #0
 800298c:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002990:	2303      	movs	r3, #3
 8002992:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8002996:	2308      	movs	r3, #8
 8002998:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800299c:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 80029a0:	4619      	mov	r1, r3
 80029a2:	4883      	ldr	r0, [pc, #524]	; (8002bb0 <HAL_UART_MspInit+0x2b4>)
 80029a4:	f000 fed6 	bl	8003754 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 80029a8:	e151      	b.n	8002c4e <HAL_UART_MspInit+0x352>
  else if(huart->Instance==UART5)
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	4a81      	ldr	r2, [pc, #516]	; (8002bb4 <HAL_UART_MspInit+0x2b8>)
 80029b0:	4293      	cmp	r3, r2
 80029b2:	d160      	bne.n	8002a76 <HAL_UART_MspInit+0x17a>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART5;
 80029b4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80029b8:	637b      	str	r3, [r7, #52]	; 0x34
    PeriphClkInitStruct.Uart5ClockSelection = RCC_UART5CLKSOURCE_PCLK1;
 80029ba:	2300      	movs	r3, #0
 80029bc:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80029c0:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80029c4:	4618      	mov	r0, r3
 80029c6:	f002 fbc7 	bl	8005158 <HAL_RCCEx_PeriphCLKConfig>
 80029ca:	4603      	mov	r3, r0
 80029cc:	2b00      	cmp	r3, #0
 80029ce:	d001      	beq.n	80029d4 <HAL_UART_MspInit+0xd8>
      Error_Handler();
 80029d0:	f7ff fc06 	bl	80021e0 <Error_Handler>
    __HAL_RCC_UART5_CLK_ENABLE();
 80029d4:	4b75      	ldr	r3, [pc, #468]	; (8002bac <HAL_UART_MspInit+0x2b0>)
 80029d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029d8:	4a74      	ldr	r2, [pc, #464]	; (8002bac <HAL_UART_MspInit+0x2b0>)
 80029da:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80029de:	6413      	str	r3, [r2, #64]	; 0x40
 80029e0:	4b72      	ldr	r3, [pc, #456]	; (8002bac <HAL_UART_MspInit+0x2b0>)
 80029e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029e4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80029e8:	62bb      	str	r3, [r7, #40]	; 0x28
 80029ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80029ec:	4b6f      	ldr	r3, [pc, #444]	; (8002bac <HAL_UART_MspInit+0x2b0>)
 80029ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029f0:	4a6e      	ldr	r2, [pc, #440]	; (8002bac <HAL_UART_MspInit+0x2b0>)
 80029f2:	f043 0302 	orr.w	r3, r3, #2
 80029f6:	6313      	str	r3, [r2, #48]	; 0x30
 80029f8:	4b6c      	ldr	r3, [pc, #432]	; (8002bac <HAL_UART_MspInit+0x2b0>)
 80029fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029fc:	f003 0302 	and.w	r3, r3, #2
 8002a00:	627b      	str	r3, [r7, #36]	; 0x24
 8002a02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002a04:	4b69      	ldr	r3, [pc, #420]	; (8002bac <HAL_UART_MspInit+0x2b0>)
 8002a06:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a08:	4a68      	ldr	r2, [pc, #416]	; (8002bac <HAL_UART_MspInit+0x2b0>)
 8002a0a:	f043 0304 	orr.w	r3, r3, #4
 8002a0e:	6313      	str	r3, [r2, #48]	; 0x30
 8002a10:	4b66      	ldr	r3, [pc, #408]	; (8002bac <HAL_UART_MspInit+0x2b0>)
 8002a12:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a14:	f003 0304 	and.w	r3, r3, #4
 8002a18:	623b      	str	r3, [r7, #32]
 8002a1a:	6a3b      	ldr	r3, [r7, #32]
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8002a1c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002a20:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a24:	2302      	movs	r3, #2
 8002a26:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a2a:	2300      	movs	r3, #0
 8002a2c:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002a30:	2303      	movs	r3, #3
 8002a32:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8002a36:	2308      	movs	r3, #8
 8002a38:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002a3c:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8002a40:	4619      	mov	r1, r3
 8002a42:	485d      	ldr	r0, [pc, #372]	; (8002bb8 <HAL_UART_MspInit+0x2bc>)
 8002a44:	f000 fe86 	bl	8003754 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8002a48:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002a4c:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a50:	2302      	movs	r3, #2
 8002a52:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a56:	2300      	movs	r3, #0
 8002a58:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002a5c:	2303      	movs	r3, #3
 8002a5e:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8002a62:	2308      	movs	r3, #8
 8002a64:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002a68:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8002a6c:	4619      	mov	r1, r3
 8002a6e:	4850      	ldr	r0, [pc, #320]	; (8002bb0 <HAL_UART_MspInit+0x2b4>)
 8002a70:	f000 fe70 	bl	8003754 <HAL_GPIO_Init>
}
 8002a74:	e0eb      	b.n	8002c4e <HAL_UART_MspInit+0x352>
  else if(huart->Instance==USART1)
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	4a50      	ldr	r2, [pc, #320]	; (8002bbc <HAL_UART_MspInit+0x2c0>)
 8002a7c:	4293      	cmp	r3, r2
 8002a7e:	d151      	bne.n	8002b24 <HAL_UART_MspInit+0x228>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8002a80:	2340      	movs	r3, #64	; 0x40
 8002a82:	637b      	str	r3, [r7, #52]	; 0x34
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8002a84:	2300      	movs	r3, #0
 8002a86:	67bb      	str	r3, [r7, #120]	; 0x78
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002a88:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8002a8c:	4618      	mov	r0, r3
 8002a8e:	f002 fb63 	bl	8005158 <HAL_RCCEx_PeriphCLKConfig>
 8002a92:	4603      	mov	r3, r0
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	d001      	beq.n	8002a9c <HAL_UART_MspInit+0x1a0>
      Error_Handler();
 8002a98:	f7ff fba2 	bl	80021e0 <Error_Handler>
    __HAL_RCC_USART1_CLK_ENABLE();
 8002a9c:	4b43      	ldr	r3, [pc, #268]	; (8002bac <HAL_UART_MspInit+0x2b0>)
 8002a9e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002aa0:	4a42      	ldr	r2, [pc, #264]	; (8002bac <HAL_UART_MspInit+0x2b0>)
 8002aa2:	f043 0310 	orr.w	r3, r3, #16
 8002aa6:	6453      	str	r3, [r2, #68]	; 0x44
 8002aa8:	4b40      	ldr	r3, [pc, #256]	; (8002bac <HAL_UART_MspInit+0x2b0>)
 8002aaa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002aac:	f003 0310 	and.w	r3, r3, #16
 8002ab0:	61fb      	str	r3, [r7, #28]
 8002ab2:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002ab4:	4b3d      	ldr	r3, [pc, #244]	; (8002bac <HAL_UART_MspInit+0x2b0>)
 8002ab6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ab8:	4a3c      	ldr	r2, [pc, #240]	; (8002bac <HAL_UART_MspInit+0x2b0>)
 8002aba:	f043 0302 	orr.w	r3, r3, #2
 8002abe:	6313      	str	r3, [r2, #48]	; 0x30
 8002ac0:	4b3a      	ldr	r3, [pc, #232]	; (8002bac <HAL_UART_MspInit+0x2b0>)
 8002ac2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ac4:	f003 0302 	and.w	r3, r3, #2
 8002ac8:	61bb      	str	r3, [r7, #24]
 8002aca:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8002acc:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002ad0:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ad4:	2302      	movs	r3, #2
 8002ad6:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ada:	2300      	movs	r3, #0
 8002adc:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002ae0:	2303      	movs	r3, #3
 8002ae2:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
 8002ae6:	2304      	movs	r3, #4
 8002ae8:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002aec:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8002af0:	4619      	mov	r1, r3
 8002af2:	4831      	ldr	r0, [pc, #196]	; (8002bb8 <HAL_UART_MspInit+0x2bc>)
 8002af4:	f000 fe2e 	bl	8003754 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8002af8:	2340      	movs	r3, #64	; 0x40
 8002afa:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002afe:	2302      	movs	r3, #2
 8002b00:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b04:	2300      	movs	r3, #0
 8002b06:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002b0a:	2303      	movs	r3, #3
 8002b0c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002b10:	2307      	movs	r3, #7
 8002b12:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002b16:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8002b1a:	4619      	mov	r1, r3
 8002b1c:	4826      	ldr	r0, [pc, #152]	; (8002bb8 <HAL_UART_MspInit+0x2bc>)
 8002b1e:	f000 fe19 	bl	8003754 <HAL_GPIO_Init>
}
 8002b22:	e094      	b.n	8002c4e <HAL_UART_MspInit+0x352>
  else if(huart->Instance==USART2)
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	4a25      	ldr	r2, [pc, #148]	; (8002bc0 <HAL_UART_MspInit+0x2c4>)
 8002b2a:	4293      	cmp	r3, r2
 8002b2c:	d14c      	bne.n	8002bc8 <HAL_UART_MspInit+0x2cc>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8002b2e:	2380      	movs	r3, #128	; 0x80
 8002b30:	637b      	str	r3, [r7, #52]	; 0x34
    PeriphClkInitStruct.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8002b32:	2300      	movs	r3, #0
 8002b34:	67fb      	str	r3, [r7, #124]	; 0x7c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002b36:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8002b3a:	4618      	mov	r0, r3
 8002b3c:	f002 fb0c 	bl	8005158 <HAL_RCCEx_PeriphCLKConfig>
 8002b40:	4603      	mov	r3, r0
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	d001      	beq.n	8002b4a <HAL_UART_MspInit+0x24e>
      Error_Handler();
 8002b46:	f7ff fb4b 	bl	80021e0 <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 8002b4a:	4b18      	ldr	r3, [pc, #96]	; (8002bac <HAL_UART_MspInit+0x2b0>)
 8002b4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b4e:	4a17      	ldr	r2, [pc, #92]	; (8002bac <HAL_UART_MspInit+0x2b0>)
 8002b50:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002b54:	6413      	str	r3, [r2, #64]	; 0x40
 8002b56:	4b15      	ldr	r3, [pc, #84]	; (8002bac <HAL_UART_MspInit+0x2b0>)
 8002b58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b5a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b5e:	617b      	str	r3, [r7, #20]
 8002b60:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002b62:	4b12      	ldr	r3, [pc, #72]	; (8002bac <HAL_UART_MspInit+0x2b0>)
 8002b64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b66:	4a11      	ldr	r2, [pc, #68]	; (8002bac <HAL_UART_MspInit+0x2b0>)
 8002b68:	f043 0308 	orr.w	r3, r3, #8
 8002b6c:	6313      	str	r3, [r2, #48]	; 0x30
 8002b6e:	4b0f      	ldr	r3, [pc, #60]	; (8002bac <HAL_UART_MspInit+0x2b0>)
 8002b70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b72:	f003 0308 	and.w	r3, r3, #8
 8002b76:	613b      	str	r3, [r7, #16]
 8002b78:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8002b7a:	2360      	movs	r3, #96	; 0x60
 8002b7c:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b80:	2302      	movs	r3, #2
 8002b82:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b86:	2300      	movs	r3, #0
 8002b88:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002b8c:	2303      	movs	r3, #3
 8002b8e:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002b92:	2307      	movs	r3, #7
 8002b94:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002b98:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8002b9c:	4619      	mov	r1, r3
 8002b9e:	4809      	ldr	r0, [pc, #36]	; (8002bc4 <HAL_UART_MspInit+0x2c8>)
 8002ba0:	f000 fdd8 	bl	8003754 <HAL_GPIO_Init>
}
 8002ba4:	e053      	b.n	8002c4e <HAL_UART_MspInit+0x352>
 8002ba6:	bf00      	nop
 8002ba8:	40004c00 	.word	0x40004c00
 8002bac:	40023800 	.word	0x40023800
 8002bb0:	40020800 	.word	0x40020800
 8002bb4:	40005000 	.word	0x40005000
 8002bb8:	40020400 	.word	0x40020400
 8002bbc:	40011000 	.word	0x40011000
 8002bc0:	40004400 	.word	0x40004400
 8002bc4:	40020c00 	.word	0x40020c00
  else if(huart->Instance==USART3)
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	4a22      	ldr	r2, [pc, #136]	; (8002c58 <HAL_UART_MspInit+0x35c>)
 8002bce:	4293      	cmp	r3, r2
 8002bd0:	d13d      	bne.n	8002c4e <HAL_UART_MspInit+0x352>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8002bd2:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002bd6:	637b      	str	r3, [r7, #52]	; 0x34
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8002bd8:	2300      	movs	r3, #0
 8002bda:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002bde:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8002be2:	4618      	mov	r0, r3
 8002be4:	f002 fab8 	bl	8005158 <HAL_RCCEx_PeriphCLKConfig>
 8002be8:	4603      	mov	r3, r0
 8002bea:	2b00      	cmp	r3, #0
 8002bec:	d001      	beq.n	8002bf2 <HAL_UART_MspInit+0x2f6>
      Error_Handler();
 8002bee:	f7ff faf7 	bl	80021e0 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 8002bf2:	4b1a      	ldr	r3, [pc, #104]	; (8002c5c <HAL_UART_MspInit+0x360>)
 8002bf4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bf6:	4a19      	ldr	r2, [pc, #100]	; (8002c5c <HAL_UART_MspInit+0x360>)
 8002bf8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002bfc:	6413      	str	r3, [r2, #64]	; 0x40
 8002bfe:	4b17      	ldr	r3, [pc, #92]	; (8002c5c <HAL_UART_MspInit+0x360>)
 8002c00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c02:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002c06:	60fb      	str	r3, [r7, #12]
 8002c08:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002c0a:	4b14      	ldr	r3, [pc, #80]	; (8002c5c <HAL_UART_MspInit+0x360>)
 8002c0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c0e:	4a13      	ldr	r2, [pc, #76]	; (8002c5c <HAL_UART_MspInit+0x360>)
 8002c10:	f043 0308 	orr.w	r3, r3, #8
 8002c14:	6313      	str	r3, [r2, #48]	; 0x30
 8002c16:	4b11      	ldr	r3, [pc, #68]	; (8002c5c <HAL_UART_MspInit+0x360>)
 8002c18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c1a:	f003 0308 	and.w	r3, r3, #8
 8002c1e:	60bb      	str	r3, [r7, #8]
 8002c20:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8002c22:	f44f 7340 	mov.w	r3, #768	; 0x300
 8002c26:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c2a:	2302      	movs	r3, #2
 8002c2c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c30:	2300      	movs	r3, #0
 8002c32:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002c36:	2303      	movs	r3, #3
 8002c38:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002c3c:	2307      	movs	r3, #7
 8002c3e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002c42:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8002c46:	4619      	mov	r1, r3
 8002c48:	4805      	ldr	r0, [pc, #20]	; (8002c60 <HAL_UART_MspInit+0x364>)
 8002c4a:	f000 fd83 	bl	8003754 <HAL_GPIO_Init>
}
 8002c4e:	bf00      	nop
 8002c50:	37d8      	adds	r7, #216	; 0xd8
 8002c52:	46bd      	mov	sp, r7
 8002c54:	bd80      	pop	{r7, pc}
 8002c56:	bf00      	nop
 8002c58:	40004800 	.word	0x40004800
 8002c5c:	40023800 	.word	0x40023800
 8002c60:	40020c00 	.word	0x40020c00

08002c64 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002c64:	b480      	push	{r7}
 8002c66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002c68:	e7fe      	b.n	8002c68 <NMI_Handler+0x4>

08002c6a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002c6a:	b480      	push	{r7}
 8002c6c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002c6e:	e7fe      	b.n	8002c6e <HardFault_Handler+0x4>

08002c70 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002c70:	b480      	push	{r7}
 8002c72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002c74:	e7fe      	b.n	8002c74 <MemManage_Handler+0x4>

08002c76 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002c76:	b480      	push	{r7}
 8002c78:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002c7a:	e7fe      	b.n	8002c7a <BusFault_Handler+0x4>

08002c7c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002c7c:	b480      	push	{r7}
 8002c7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002c80:	e7fe      	b.n	8002c80 <UsageFault_Handler+0x4>

08002c82 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002c82:	b480      	push	{r7}
 8002c84:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002c86:	bf00      	nop
 8002c88:	46bd      	mov	sp, r7
 8002c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c8e:	4770      	bx	lr

08002c90 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002c90:	b480      	push	{r7}
 8002c92:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002c94:	bf00      	nop
 8002c96:	46bd      	mov	sp, r7
 8002c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c9c:	4770      	bx	lr

08002c9e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002c9e:	b480      	push	{r7}
 8002ca0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002ca2:	bf00      	nop
 8002ca4:	46bd      	mov	sp, r7
 8002ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002caa:	4770      	bx	lr

08002cac <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002cac:	b580      	push	{r7, lr}
 8002cae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002cb0:	f000 f934 	bl	8002f1c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002cb4:	bf00      	nop
 8002cb6:	bd80      	pop	{r7, pc}

08002cb8 <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 8002cb8:	b580      	push	{r7, lr}
 8002cba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_4);
 8002cbc:	2010      	movs	r0, #16
 8002cbe:	f000 ff0f 	bl	8003ae0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 8002cc2:	bf00      	nop
 8002cc4:	bd80      	pop	{r7, pc}
	...

08002cc8 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8002cc8:	b580      	push	{r7, lr}
 8002cca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8002ccc:	4802      	ldr	r0, [pc, #8]	; (8002cd8 <TIM6_DAC_IRQHandler+0x10>)
 8002cce:	f003 fb2d 	bl	800632c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8002cd2:	bf00      	nop
 8002cd4:	bd80      	pop	{r7, pc}
 8002cd6:	bf00      	nop
 8002cd8:	20000368 	.word	0x20000368

08002cdc <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002cdc:	b580      	push	{r7, lr}
 8002cde:	b086      	sub	sp, #24
 8002ce0:	af00      	add	r7, sp, #0
 8002ce2:	60f8      	str	r0, [r7, #12]
 8002ce4:	60b9      	str	r1, [r7, #8]
 8002ce6:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002ce8:	2300      	movs	r3, #0
 8002cea:	617b      	str	r3, [r7, #20]
 8002cec:	e00a      	b.n	8002d04 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8002cee:	f3af 8000 	nop.w
 8002cf2:	4601      	mov	r1, r0
 8002cf4:	68bb      	ldr	r3, [r7, #8]
 8002cf6:	1c5a      	adds	r2, r3, #1
 8002cf8:	60ba      	str	r2, [r7, #8]
 8002cfa:	b2ca      	uxtb	r2, r1
 8002cfc:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002cfe:	697b      	ldr	r3, [r7, #20]
 8002d00:	3301      	adds	r3, #1
 8002d02:	617b      	str	r3, [r7, #20]
 8002d04:	697a      	ldr	r2, [r7, #20]
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	429a      	cmp	r2, r3
 8002d0a:	dbf0      	blt.n	8002cee <_read+0x12>
	}

return len;
 8002d0c:	687b      	ldr	r3, [r7, #4]
}
 8002d0e:	4618      	mov	r0, r3
 8002d10:	3718      	adds	r7, #24
 8002d12:	46bd      	mov	sp, r7
 8002d14:	bd80      	pop	{r7, pc}

08002d16 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002d16:	b580      	push	{r7, lr}
 8002d18:	b086      	sub	sp, #24
 8002d1a:	af00      	add	r7, sp, #0
 8002d1c:	60f8      	str	r0, [r7, #12]
 8002d1e:	60b9      	str	r1, [r7, #8]
 8002d20:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002d22:	2300      	movs	r3, #0
 8002d24:	617b      	str	r3, [r7, #20]
 8002d26:	e009      	b.n	8002d3c <_write+0x26>
	{
		__io_putchar(*ptr++);
 8002d28:	68bb      	ldr	r3, [r7, #8]
 8002d2a:	1c5a      	adds	r2, r3, #1
 8002d2c:	60ba      	str	r2, [r7, #8]
 8002d2e:	781b      	ldrb	r3, [r3, #0]
 8002d30:	4618      	mov	r0, r3
 8002d32:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002d36:	697b      	ldr	r3, [r7, #20]
 8002d38:	3301      	adds	r3, #1
 8002d3a:	617b      	str	r3, [r7, #20]
 8002d3c:	697a      	ldr	r2, [r7, #20]
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	429a      	cmp	r2, r3
 8002d42:	dbf1      	blt.n	8002d28 <_write+0x12>
	}
	return len;
 8002d44:	687b      	ldr	r3, [r7, #4]
}
 8002d46:	4618      	mov	r0, r3
 8002d48:	3718      	adds	r7, #24
 8002d4a:	46bd      	mov	sp, r7
 8002d4c:	bd80      	pop	{r7, pc}

08002d4e <_close>:

int _close(int file)
{
 8002d4e:	b480      	push	{r7}
 8002d50:	b083      	sub	sp, #12
 8002d52:	af00      	add	r7, sp, #0
 8002d54:	6078      	str	r0, [r7, #4]
	return -1;
 8002d56:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002d5a:	4618      	mov	r0, r3
 8002d5c:	370c      	adds	r7, #12
 8002d5e:	46bd      	mov	sp, r7
 8002d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d64:	4770      	bx	lr

08002d66 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002d66:	b480      	push	{r7}
 8002d68:	b083      	sub	sp, #12
 8002d6a:	af00      	add	r7, sp, #0
 8002d6c:	6078      	str	r0, [r7, #4]
 8002d6e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002d70:	683b      	ldr	r3, [r7, #0]
 8002d72:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002d76:	605a      	str	r2, [r3, #4]
	return 0;
 8002d78:	2300      	movs	r3, #0
}
 8002d7a:	4618      	mov	r0, r3
 8002d7c:	370c      	adds	r7, #12
 8002d7e:	46bd      	mov	sp, r7
 8002d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d84:	4770      	bx	lr

08002d86 <_isatty>:

int _isatty(int file)
{
 8002d86:	b480      	push	{r7}
 8002d88:	b083      	sub	sp, #12
 8002d8a:	af00      	add	r7, sp, #0
 8002d8c:	6078      	str	r0, [r7, #4]
	return 1;
 8002d8e:	2301      	movs	r3, #1
}
 8002d90:	4618      	mov	r0, r3
 8002d92:	370c      	adds	r7, #12
 8002d94:	46bd      	mov	sp, r7
 8002d96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d9a:	4770      	bx	lr

08002d9c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002d9c:	b480      	push	{r7}
 8002d9e:	b085      	sub	sp, #20
 8002da0:	af00      	add	r7, sp, #0
 8002da2:	60f8      	str	r0, [r7, #12]
 8002da4:	60b9      	str	r1, [r7, #8]
 8002da6:	607a      	str	r2, [r7, #4]
	return 0;
 8002da8:	2300      	movs	r3, #0
}
 8002daa:	4618      	mov	r0, r3
 8002dac:	3714      	adds	r7, #20
 8002dae:	46bd      	mov	sp, r7
 8002db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002db4:	4770      	bx	lr
	...

08002db8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002db8:	b580      	push	{r7, lr}
 8002dba:	b086      	sub	sp, #24
 8002dbc:	af00      	add	r7, sp, #0
 8002dbe:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002dc0:	4a14      	ldr	r2, [pc, #80]	; (8002e14 <_sbrk+0x5c>)
 8002dc2:	4b15      	ldr	r3, [pc, #84]	; (8002e18 <_sbrk+0x60>)
 8002dc4:	1ad3      	subs	r3, r2, r3
 8002dc6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002dc8:	697b      	ldr	r3, [r7, #20]
 8002dca:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002dcc:	4b13      	ldr	r3, [pc, #76]	; (8002e1c <_sbrk+0x64>)
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	2b00      	cmp	r3, #0
 8002dd2:	d102      	bne.n	8002dda <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002dd4:	4b11      	ldr	r3, [pc, #68]	; (8002e1c <_sbrk+0x64>)
 8002dd6:	4a12      	ldr	r2, [pc, #72]	; (8002e20 <_sbrk+0x68>)
 8002dd8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002dda:	4b10      	ldr	r3, [pc, #64]	; (8002e1c <_sbrk+0x64>)
 8002ddc:	681a      	ldr	r2, [r3, #0]
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	4413      	add	r3, r2
 8002de2:	693a      	ldr	r2, [r7, #16]
 8002de4:	429a      	cmp	r2, r3
 8002de6:	d207      	bcs.n	8002df8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002de8:	f005 fa9e 	bl	8008328 <__errno>
 8002dec:	4603      	mov	r3, r0
 8002dee:	220c      	movs	r2, #12
 8002df0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002df2:	f04f 33ff 	mov.w	r3, #4294967295
 8002df6:	e009      	b.n	8002e0c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002df8:	4b08      	ldr	r3, [pc, #32]	; (8002e1c <_sbrk+0x64>)
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002dfe:	4b07      	ldr	r3, [pc, #28]	; (8002e1c <_sbrk+0x64>)
 8002e00:	681a      	ldr	r2, [r3, #0]
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	4413      	add	r3, r2
 8002e06:	4a05      	ldr	r2, [pc, #20]	; (8002e1c <_sbrk+0x64>)
 8002e08:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002e0a:	68fb      	ldr	r3, [r7, #12]
}
 8002e0c:	4618      	mov	r0, r3
 8002e0e:	3718      	adds	r7, #24
 8002e10:	46bd      	mov	sp, r7
 8002e12:	bd80      	pop	{r7, pc}
 8002e14:	20080000 	.word	0x20080000
 8002e18:	00000400 	.word	0x00000400
 8002e1c:	20000814 	.word	0x20000814
 8002e20:	20000830 	.word	0x20000830

08002e24 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002e24:	b480      	push	{r7}
 8002e26:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002e28:	4b08      	ldr	r3, [pc, #32]	; (8002e4c <SystemInit+0x28>)
 8002e2a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002e2e:	4a07      	ldr	r2, [pc, #28]	; (8002e4c <SystemInit+0x28>)
 8002e30:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002e34:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = RAMDTCM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8002e38:	4b04      	ldr	r3, [pc, #16]	; (8002e4c <SystemInit+0x28>)
 8002e3a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002e3e:	609a      	str	r2, [r3, #8]
#endif
}
 8002e40:	bf00      	nop
 8002e42:	46bd      	mov	sp, r7
 8002e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e48:	4770      	bx	lr
 8002e4a:	bf00      	nop
 8002e4c:	e000ed00 	.word	0xe000ed00

08002e50 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8002e50:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002e88 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8002e54:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8002e56:	e003      	b.n	8002e60 <LoopCopyDataInit>

08002e58 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8002e58:	4b0c      	ldr	r3, [pc, #48]	; (8002e8c <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8002e5a:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8002e5c:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8002e5e:	3104      	adds	r1, #4

08002e60 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8002e60:	480b      	ldr	r0, [pc, #44]	; (8002e90 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8002e62:	4b0c      	ldr	r3, [pc, #48]	; (8002e94 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8002e64:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8002e66:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8002e68:	d3f6      	bcc.n	8002e58 <CopyDataInit>
  ldr  r2, =_sbss
 8002e6a:	4a0b      	ldr	r2, [pc, #44]	; (8002e98 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8002e6c:	e002      	b.n	8002e74 <LoopFillZerobss>

08002e6e <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8002e6e:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8002e70:	f842 3b04 	str.w	r3, [r2], #4

08002e74 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8002e74:	4b09      	ldr	r3, [pc, #36]	; (8002e9c <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8002e76:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8002e78:	d3f9      	bcc.n	8002e6e <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002e7a:	f7ff ffd3 	bl	8002e24 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002e7e:	f005 fa59 	bl	8008334 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002e82:	f7fd ffa9 	bl	8000dd8 <main>
  bx  lr    
 8002e86:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002e88:	20080000 	.word	0x20080000
  ldr  r3, =_sidata
 8002e8c:	080093ec 	.word	0x080093ec
  ldr  r0, =_sdata
 8002e90:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8002e94:	2000007c 	.word	0x2000007c
  ldr  r2, =_sbss
 8002e98:	2000007c 	.word	0x2000007c
  ldr  r3, = _ebss
 8002e9c:	2000082c 	.word	0x2000082c

08002ea0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002ea0:	e7fe      	b.n	8002ea0 <ADC_IRQHandler>

08002ea2 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002ea2:	b580      	push	{r7, lr}
 8002ea4:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002ea6:	2003      	movs	r0, #3
 8002ea8:	f000 fc04 	bl	80036b4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002eac:	2000      	movs	r0, #0
 8002eae:	f000 f805 	bl	8002ebc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002eb2:	f7ff f99b 	bl	80021ec <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002eb6:	2300      	movs	r3, #0
}
 8002eb8:	4618      	mov	r0, r3
 8002eba:	bd80      	pop	{r7, pc}

08002ebc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002ebc:	b580      	push	{r7, lr}
 8002ebe:	b082      	sub	sp, #8
 8002ec0:	af00      	add	r7, sp, #0
 8002ec2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002ec4:	4b12      	ldr	r3, [pc, #72]	; (8002f10 <HAL_InitTick+0x54>)
 8002ec6:	681a      	ldr	r2, [r3, #0]
 8002ec8:	4b12      	ldr	r3, [pc, #72]	; (8002f14 <HAL_InitTick+0x58>)
 8002eca:	781b      	ldrb	r3, [r3, #0]
 8002ecc:	4619      	mov	r1, r3
 8002ece:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002ed2:	fbb3 f3f1 	udiv	r3, r3, r1
 8002ed6:	fbb2 f3f3 	udiv	r3, r2, r3
 8002eda:	4618      	mov	r0, r3
 8002edc:	f000 fc2d 	bl	800373a <HAL_SYSTICK_Config>
 8002ee0:	4603      	mov	r3, r0
 8002ee2:	2b00      	cmp	r3, #0
 8002ee4:	d001      	beq.n	8002eea <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002ee6:	2301      	movs	r3, #1
 8002ee8:	e00e      	b.n	8002f08 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	2b0f      	cmp	r3, #15
 8002eee:	d80a      	bhi.n	8002f06 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002ef0:	2200      	movs	r2, #0
 8002ef2:	6879      	ldr	r1, [r7, #4]
 8002ef4:	f04f 30ff 	mov.w	r0, #4294967295
 8002ef8:	f000 fbe7 	bl	80036ca <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002efc:	4a06      	ldr	r2, [pc, #24]	; (8002f18 <HAL_InitTick+0x5c>)
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002f02:	2300      	movs	r3, #0
 8002f04:	e000      	b.n	8002f08 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002f06:	2301      	movs	r3, #1
}
 8002f08:	4618      	mov	r0, r3
 8002f0a:	3708      	adds	r7, #8
 8002f0c:	46bd      	mov	sp, r7
 8002f0e:	bd80      	pop	{r7, pc}
 8002f10:	2000000c 	.word	0x2000000c
 8002f14:	20000014 	.word	0x20000014
 8002f18:	20000010 	.word	0x20000010

08002f1c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002f1c:	b480      	push	{r7}
 8002f1e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002f20:	4b06      	ldr	r3, [pc, #24]	; (8002f3c <HAL_IncTick+0x20>)
 8002f22:	781b      	ldrb	r3, [r3, #0]
 8002f24:	461a      	mov	r2, r3
 8002f26:	4b06      	ldr	r3, [pc, #24]	; (8002f40 <HAL_IncTick+0x24>)
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	4413      	add	r3, r2
 8002f2c:	4a04      	ldr	r2, [pc, #16]	; (8002f40 <HAL_IncTick+0x24>)
 8002f2e:	6013      	str	r3, [r2, #0]
}
 8002f30:	bf00      	nop
 8002f32:	46bd      	mov	sp, r7
 8002f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f38:	4770      	bx	lr
 8002f3a:	bf00      	nop
 8002f3c:	20000014 	.word	0x20000014
 8002f40:	20000818 	.word	0x20000818

08002f44 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002f44:	b480      	push	{r7}
 8002f46:	af00      	add	r7, sp, #0
  return uwTick;
 8002f48:	4b03      	ldr	r3, [pc, #12]	; (8002f58 <HAL_GetTick+0x14>)
 8002f4a:	681b      	ldr	r3, [r3, #0]
}
 8002f4c:	4618      	mov	r0, r3
 8002f4e:	46bd      	mov	sp, r7
 8002f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f54:	4770      	bx	lr
 8002f56:	bf00      	nop
 8002f58:	20000818 	.word	0x20000818

08002f5c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002f5c:	b580      	push	{r7, lr}
 8002f5e:	b084      	sub	sp, #16
 8002f60:	af00      	add	r7, sp, #0
 8002f62:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002f64:	f7ff ffee 	bl	8002f44 <HAL_GetTick>
 8002f68:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002f6e:	68fb      	ldr	r3, [r7, #12]
 8002f70:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f74:	d005      	beq.n	8002f82 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002f76:	4b0a      	ldr	r3, [pc, #40]	; (8002fa0 <HAL_Delay+0x44>)
 8002f78:	781b      	ldrb	r3, [r3, #0]
 8002f7a:	461a      	mov	r2, r3
 8002f7c:	68fb      	ldr	r3, [r7, #12]
 8002f7e:	4413      	add	r3, r2
 8002f80:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002f82:	bf00      	nop
 8002f84:	f7ff ffde 	bl	8002f44 <HAL_GetTick>
 8002f88:	4602      	mov	r2, r0
 8002f8a:	68bb      	ldr	r3, [r7, #8]
 8002f8c:	1ad3      	subs	r3, r2, r3
 8002f8e:	68fa      	ldr	r2, [r7, #12]
 8002f90:	429a      	cmp	r2, r3
 8002f92:	d8f7      	bhi.n	8002f84 <HAL_Delay+0x28>
  {
  }
}
 8002f94:	bf00      	nop
 8002f96:	bf00      	nop
 8002f98:	3710      	adds	r7, #16
 8002f9a:	46bd      	mov	sp, r7
 8002f9c:	bd80      	pop	{r7, pc}
 8002f9e:	bf00      	nop
 8002fa0:	20000014 	.word	0x20000014

08002fa4 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002fa4:	b580      	push	{r7, lr}
 8002fa6:	b084      	sub	sp, #16
 8002fa8:	af00      	add	r7, sp, #0
 8002faa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002fac:	2300      	movs	r3, #0
 8002fae:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	2b00      	cmp	r3, #0
 8002fb4:	d101      	bne.n	8002fba <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002fb6:	2301      	movs	r3, #1
 8002fb8:	e031      	b.n	800301e <HAL_ADC_Init+0x7a>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if(hadc->State == HAL_ADC_STATE_RESET)
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fbe:	2b00      	cmp	r3, #0
 8002fc0:	d109      	bne.n	8002fd6 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002fc2:	6878      	ldr	r0, [r7, #4]
 8002fc4:	f7ff f936 	bl	8002234 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	2200      	movs	r2, #0
 8002fcc:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	2200      	movs	r2, #0
 8002fd2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fda:	f003 0310 	and.w	r3, r3, #16
 8002fde:	2b00      	cmp	r3, #0
 8002fe0:	d116      	bne.n	8003010 <HAL_ADC_Init+0x6c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002fe6:	4b10      	ldr	r3, [pc, #64]	; (8003028 <HAL_ADC_Init+0x84>)
 8002fe8:	4013      	ands	r3, r2
 8002fea:	f043 0202 	orr.w	r2, r3, #2
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8002ff2:	6878      	ldr	r0, [r7, #4]
 8002ff4:	f000 f970 	bl	80032d8 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	2200      	movs	r2, #0
 8002ffc:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003002:	f023 0303 	bic.w	r3, r3, #3
 8003006:	f043 0201 	orr.w	r2, r3, #1
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	641a      	str	r2, [r3, #64]	; 0x40
 800300e:	e001      	b.n	8003014 <HAL_ADC_Init+0x70>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8003010:	2301      	movs	r3, #1
 8003012:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	2200      	movs	r2, #0
 8003018:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 800301c:	7bfb      	ldrb	r3, [r7, #15]
}
 800301e:	4618      	mov	r0, r3
 8003020:	3710      	adds	r7, #16
 8003022:	46bd      	mov	sp, r7
 8003024:	bd80      	pop	{r7, pc}
 8003026:	bf00      	nop
 8003028:	ffffeefd 	.word	0xffffeefd

0800302c <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 800302c:	b480      	push	{r7}
 800302e:	b085      	sub	sp, #20
 8003030:	af00      	add	r7, sp, #0
 8003032:	6078      	str	r0, [r7, #4]
 8003034:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0;
 8003036:	2300      	movs	r3, #0
 8003038:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003040:	2b01      	cmp	r3, #1
 8003042:	d101      	bne.n	8003048 <HAL_ADC_ConfigChannel+0x1c>
 8003044:	2302      	movs	r3, #2
 8003046:	e136      	b.n	80032b6 <HAL_ADC_ConfigChannel+0x28a>
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	2201      	movs	r2, #1
 800304c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if ((sConfig->Channel > ADC_CHANNEL_9) && (sConfig->Channel != ADC_INTERNAL_NONE))
 8003050:	683b      	ldr	r3, [r7, #0]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	2b09      	cmp	r3, #9
 8003056:	d93a      	bls.n	80030ce <HAL_ADC_ConfigChannel+0xa2>
 8003058:	683b      	ldr	r3, [r7, #0]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8003060:	d035      	beq.n	80030ce <HAL_ADC_ConfigChannel+0xa2>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	68d9      	ldr	r1, [r3, #12]
 8003068:	683b      	ldr	r3, [r7, #0]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	b29b      	uxth	r3, r3
 800306e:	461a      	mov	r2, r3
 8003070:	4613      	mov	r3, r2
 8003072:	005b      	lsls	r3, r3, #1
 8003074:	4413      	add	r3, r2
 8003076:	3b1e      	subs	r3, #30
 8003078:	2207      	movs	r2, #7
 800307a:	fa02 f303 	lsl.w	r3, r2, r3
 800307e:	43da      	mvns	r2, r3
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	400a      	ands	r2, r1
 8003086:	60da      	str	r2, [r3, #12]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003088:	683b      	ldr	r3, [r7, #0]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	4a8d      	ldr	r2, [pc, #564]	; (80032c4 <HAL_ADC_ConfigChannel+0x298>)
 800308e:	4293      	cmp	r3, r2
 8003090:	d10a      	bne.n	80030a8 <HAL_ADC_ConfigChannel+0x7c>
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, ADC_CHANNEL_18);
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	68d9      	ldr	r1, [r3, #12]
 8003098:	683b      	ldr	r3, [r7, #0]
 800309a:	689b      	ldr	r3, [r3, #8]
 800309c:	061a      	lsls	r2, r3, #24
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	430a      	orrs	r2, r1
 80030a4:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80030a6:	e035      	b.n	8003114 <HAL_ADC_ConfigChannel+0xe8>
    }
    else
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	68d9      	ldr	r1, [r3, #12]
 80030ae:	683b      	ldr	r3, [r7, #0]
 80030b0:	689a      	ldr	r2, [r3, #8]
 80030b2:	683b      	ldr	r3, [r7, #0]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	b29b      	uxth	r3, r3
 80030b8:	4618      	mov	r0, r3
 80030ba:	4603      	mov	r3, r0
 80030bc:	005b      	lsls	r3, r3, #1
 80030be:	4403      	add	r3, r0
 80030c0:	3b1e      	subs	r3, #30
 80030c2:	409a      	lsls	r2, r3
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	430a      	orrs	r2, r1
 80030ca:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80030cc:	e022      	b.n	8003114 <HAL_ADC_ConfigChannel+0xe8>
    }
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	6919      	ldr	r1, [r3, #16]
 80030d4:	683b      	ldr	r3, [r7, #0]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	b29b      	uxth	r3, r3
 80030da:	461a      	mov	r2, r3
 80030dc:	4613      	mov	r3, r2
 80030de:	005b      	lsls	r3, r3, #1
 80030e0:	4413      	add	r3, r2
 80030e2:	2207      	movs	r2, #7
 80030e4:	fa02 f303 	lsl.w	r3, r2, r3
 80030e8:	43da      	mvns	r2, r3
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	400a      	ands	r2, r1
 80030f0:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	6919      	ldr	r1, [r3, #16]
 80030f8:	683b      	ldr	r3, [r7, #0]
 80030fa:	689a      	ldr	r2, [r3, #8]
 80030fc:	683b      	ldr	r3, [r7, #0]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	b29b      	uxth	r3, r3
 8003102:	4618      	mov	r0, r3
 8003104:	4603      	mov	r3, r0
 8003106:	005b      	lsls	r3, r3, #1
 8003108:	4403      	add	r3, r0
 800310a:	409a      	lsls	r2, r3
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	430a      	orrs	r2, r1
 8003112:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 8003114:	683b      	ldr	r3, [r7, #0]
 8003116:	685b      	ldr	r3, [r3, #4]
 8003118:	2b06      	cmp	r3, #6
 800311a:	d824      	bhi.n	8003166 <HAL_ADC_ConfigChannel+0x13a>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003122:	683b      	ldr	r3, [r7, #0]
 8003124:	685a      	ldr	r2, [r3, #4]
 8003126:	4613      	mov	r3, r2
 8003128:	009b      	lsls	r3, r3, #2
 800312a:	4413      	add	r3, r2
 800312c:	3b05      	subs	r3, #5
 800312e:	221f      	movs	r2, #31
 8003130:	fa02 f303 	lsl.w	r3, r2, r3
 8003134:	43da      	mvns	r2, r3
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	400a      	ands	r2, r1
 800313c:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003144:	683b      	ldr	r3, [r7, #0]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	b29b      	uxth	r3, r3
 800314a:	4618      	mov	r0, r3
 800314c:	683b      	ldr	r3, [r7, #0]
 800314e:	685a      	ldr	r2, [r3, #4]
 8003150:	4613      	mov	r3, r2
 8003152:	009b      	lsls	r3, r3, #2
 8003154:	4413      	add	r3, r2
 8003156:	3b05      	subs	r3, #5
 8003158:	fa00 f203 	lsl.w	r2, r0, r3
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	430a      	orrs	r2, r1
 8003162:	635a      	str	r2, [r3, #52]	; 0x34
 8003164:	e04c      	b.n	8003200 <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 8003166:	683b      	ldr	r3, [r7, #0]
 8003168:	685b      	ldr	r3, [r3, #4]
 800316a:	2b0c      	cmp	r3, #12
 800316c:	d824      	bhi.n	80031b8 <HAL_ADC_ConfigChannel+0x18c>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003174:	683b      	ldr	r3, [r7, #0]
 8003176:	685a      	ldr	r2, [r3, #4]
 8003178:	4613      	mov	r3, r2
 800317a:	009b      	lsls	r3, r3, #2
 800317c:	4413      	add	r3, r2
 800317e:	3b23      	subs	r3, #35	; 0x23
 8003180:	221f      	movs	r2, #31
 8003182:	fa02 f303 	lsl.w	r3, r2, r3
 8003186:	43da      	mvns	r2, r3
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	400a      	ands	r2, r1
 800318e:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003196:	683b      	ldr	r3, [r7, #0]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	b29b      	uxth	r3, r3
 800319c:	4618      	mov	r0, r3
 800319e:	683b      	ldr	r3, [r7, #0]
 80031a0:	685a      	ldr	r2, [r3, #4]
 80031a2:	4613      	mov	r3, r2
 80031a4:	009b      	lsls	r3, r3, #2
 80031a6:	4413      	add	r3, r2
 80031a8:	3b23      	subs	r3, #35	; 0x23
 80031aa:	fa00 f203 	lsl.w	r2, r0, r3
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	430a      	orrs	r2, r1
 80031b4:	631a      	str	r2, [r3, #48]	; 0x30
 80031b6:	e023      	b.n	8003200 <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80031be:	683b      	ldr	r3, [r7, #0]
 80031c0:	685a      	ldr	r2, [r3, #4]
 80031c2:	4613      	mov	r3, r2
 80031c4:	009b      	lsls	r3, r3, #2
 80031c6:	4413      	add	r3, r2
 80031c8:	3b41      	subs	r3, #65	; 0x41
 80031ca:	221f      	movs	r2, #31
 80031cc:	fa02 f303 	lsl.w	r3, r2, r3
 80031d0:	43da      	mvns	r2, r3
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	400a      	ands	r2, r1
 80031d8:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80031e0:	683b      	ldr	r3, [r7, #0]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	b29b      	uxth	r3, r3
 80031e6:	4618      	mov	r0, r3
 80031e8:	683b      	ldr	r3, [r7, #0]
 80031ea:	685a      	ldr	r2, [r3, #4]
 80031ec:	4613      	mov	r3, r2
 80031ee:	009b      	lsls	r3, r3, #2
 80031f0:	4413      	add	r3, r2
 80031f2:	3b41      	subs	r3, #65	; 0x41
 80031f4:	fa00 f203 	lsl.w	r2, r0, r3
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	430a      	orrs	r2, r1
 80031fe:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  /* if no internal channel selected */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_INTERNAL_NONE))
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	4a30      	ldr	r2, [pc, #192]	; (80032c8 <HAL_ADC_ConfigChannel+0x29c>)
 8003206:	4293      	cmp	r3, r2
 8003208:	d10a      	bne.n	8003220 <HAL_ADC_ConfigChannel+0x1f4>
 800320a:	683b      	ldr	r3, [r7, #0]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8003212:	d105      	bne.n	8003220 <HAL_ADC_ConfigChannel+0x1f4>
  {
    /* Disable the VBAT & TSVREFE channel*/
    ADC->CCR &= ~(ADC_CCR_VBATE | ADC_CCR_TSVREFE);
 8003214:	4b2d      	ldr	r3, [pc, #180]	; (80032cc <HAL_ADC_ConfigChannel+0x2a0>)
 8003216:	685b      	ldr	r3, [r3, #4]
 8003218:	4a2c      	ldr	r2, [pc, #176]	; (80032cc <HAL_ADC_ConfigChannel+0x2a0>)
 800321a:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 800321e:	6053      	str	r3, [r2, #4]
  }

  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	4a28      	ldr	r2, [pc, #160]	; (80032c8 <HAL_ADC_ConfigChannel+0x29c>)
 8003226:	4293      	cmp	r3, r2
 8003228:	d10f      	bne.n	800324a <HAL_ADC_ConfigChannel+0x21e>
 800322a:	683b      	ldr	r3, [r7, #0]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	2b12      	cmp	r3, #18
 8003230:	d10b      	bne.n	800324a <HAL_ADC_ConfigChannel+0x21e>
  {
    /* Disable the TEMPSENSOR channel as it is multiplixed with the VBAT channel */
    ADC->CCR &= ~ADC_CCR_TSVREFE;
 8003232:	4b26      	ldr	r3, [pc, #152]	; (80032cc <HAL_ADC_ConfigChannel+0x2a0>)
 8003234:	685b      	ldr	r3, [r3, #4]
 8003236:	4a25      	ldr	r2, [pc, #148]	; (80032cc <HAL_ADC_ConfigChannel+0x2a0>)
 8003238:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 800323c:	6053      	str	r3, [r2, #4]

    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 800323e:	4b23      	ldr	r3, [pc, #140]	; (80032cc <HAL_ADC_ConfigChannel+0x2a0>)
 8003240:	685b      	ldr	r3, [r3, #4]
 8003242:	4a22      	ldr	r2, [pc, #136]	; (80032cc <HAL_ADC_ConfigChannel+0x2a0>)
 8003244:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8003248:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_18 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	4a1e      	ldr	r2, [pc, #120]	; (80032c8 <HAL_ADC_ConfigChannel+0x29c>)
 8003250:	4293      	cmp	r3, r2
 8003252:	d12b      	bne.n	80032ac <HAL_ADC_ConfigChannel+0x280>
 8003254:	683b      	ldr	r3, [r7, #0]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	4a1a      	ldr	r2, [pc, #104]	; (80032c4 <HAL_ADC_ConfigChannel+0x298>)
 800325a:	4293      	cmp	r3, r2
 800325c:	d003      	beq.n	8003266 <HAL_ADC_ConfigChannel+0x23a>
 800325e:	683b      	ldr	r3, [r7, #0]
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	2b11      	cmp	r3, #17
 8003264:	d122      	bne.n	80032ac <HAL_ADC_ConfigChannel+0x280>
  {
    /* Disable the VBAT channel as it is multiplixed with TEMPSENSOR channel */
    ADC->CCR &= ~ADC_CCR_VBATE;
 8003266:	4b19      	ldr	r3, [pc, #100]	; (80032cc <HAL_ADC_ConfigChannel+0x2a0>)
 8003268:	685b      	ldr	r3, [r3, #4]
 800326a:	4a18      	ldr	r2, [pc, #96]	; (80032cc <HAL_ADC_ConfigChannel+0x2a0>)
 800326c:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8003270:	6053      	str	r3, [r2, #4]

    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 8003272:	4b16      	ldr	r3, [pc, #88]	; (80032cc <HAL_ADC_ConfigChannel+0x2a0>)
 8003274:	685b      	ldr	r3, [r3, #4]
 8003276:	4a15      	ldr	r2, [pc, #84]	; (80032cc <HAL_ADC_ConfigChannel+0x2a0>)
 8003278:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800327c:	6053      	str	r3, [r2, #4]

    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800327e:	683b      	ldr	r3, [r7, #0]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	4a10      	ldr	r2, [pc, #64]	; (80032c4 <HAL_ADC_ConfigChannel+0x298>)
 8003284:	4293      	cmp	r3, r2
 8003286:	d111      	bne.n	80032ac <HAL_ADC_ConfigChannel+0x280>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 8003288:	4b11      	ldr	r3, [pc, #68]	; (80032d0 <HAL_ADC_ConfigChannel+0x2a4>)
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	4a11      	ldr	r2, [pc, #68]	; (80032d4 <HAL_ADC_ConfigChannel+0x2a8>)
 800328e:	fba2 2303 	umull	r2, r3, r2, r3
 8003292:	0c9a      	lsrs	r2, r3, #18
 8003294:	4613      	mov	r3, r2
 8003296:	009b      	lsls	r3, r3, #2
 8003298:	4413      	add	r3, r2
 800329a:	005b      	lsls	r3, r3, #1
 800329c:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 800329e:	e002      	b.n	80032a6 <HAL_ADC_ConfigChannel+0x27a>
      {
        counter--;
 80032a0:	68fb      	ldr	r3, [r7, #12]
 80032a2:	3b01      	subs	r3, #1
 80032a4:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 80032a6:	68fb      	ldr	r3, [r7, #12]
 80032a8:	2b00      	cmp	r3, #0
 80032aa:	d1f9      	bne.n	80032a0 <HAL_ADC_ConfigChannel+0x274>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	2200      	movs	r2, #0
 80032b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80032b4:	2300      	movs	r3, #0
}
 80032b6:	4618      	mov	r0, r3
 80032b8:	3714      	adds	r7, #20
 80032ba:	46bd      	mov	sp, r7
 80032bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032c0:	4770      	bx	lr
 80032c2:	bf00      	nop
 80032c4:	10000012 	.word	0x10000012
 80032c8:	40012000 	.word	0x40012000
 80032cc:	40012300 	.word	0x40012300
 80032d0:	2000000c 	.word	0x2000000c
 80032d4:	431bde83 	.word	0x431bde83

080032d8 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 80032d8:	b480      	push	{r7}
 80032da:	b083      	sub	sp, #12
 80032dc:	af00      	add	r7, sp, #0
 80032de:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 80032e0:	4b78      	ldr	r3, [pc, #480]	; (80034c4 <ADC_Init+0x1ec>)
 80032e2:	685b      	ldr	r3, [r3, #4]
 80032e4:	4a77      	ldr	r2, [pc, #476]	; (80034c4 <ADC_Init+0x1ec>)
 80032e6:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 80032ea:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 80032ec:	4b75      	ldr	r3, [pc, #468]	; (80034c4 <ADC_Init+0x1ec>)
 80032ee:	685a      	ldr	r2, [r3, #4]
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	685b      	ldr	r3, [r3, #4]
 80032f4:	4973      	ldr	r1, [pc, #460]	; (80034c4 <ADC_Init+0x1ec>)
 80032f6:	4313      	orrs	r3, r2
 80032f8:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	685a      	ldr	r2, [r3, #4]
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003308:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	6859      	ldr	r1, [r3, #4]
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	691b      	ldr	r3, [r3, #16]
 8003314:	021a      	lsls	r2, r3, #8
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	430a      	orrs	r2, r1
 800331c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	685a      	ldr	r2, [r3, #4]
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 800332c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	6859      	ldr	r1, [r3, #4]
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	689a      	ldr	r2, [r3, #8]
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	430a      	orrs	r2, r1
 800333e:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	689a      	ldr	r2, [r3, #8]
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800334e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	6899      	ldr	r1, [r3, #8]
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	68da      	ldr	r2, [r3, #12]
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	430a      	orrs	r2, r1
 8003360:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003366:	4a58      	ldr	r2, [pc, #352]	; (80034c8 <ADC_Init+0x1f0>)
 8003368:	4293      	cmp	r3, r2
 800336a:	d022      	beq.n	80033b2 <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	689a      	ldr	r2, [r3, #8]
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800337a:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	6899      	ldr	r1, [r3, #8]
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	430a      	orrs	r2, r1
 800338c:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	689a      	ldr	r2, [r3, #8]
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800339c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	6899      	ldr	r1, [r3, #8]
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	430a      	orrs	r2, r1
 80033ae:	609a      	str	r2, [r3, #8]
 80033b0:	e00f      	b.n	80033d2 <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	689a      	ldr	r2, [r3, #8]
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80033c0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	689a      	ldr	r2, [r3, #8]
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80033d0:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	689a      	ldr	r2, [r3, #8]
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	f022 0202 	bic.w	r2, r2, #2
 80033e0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	6899      	ldr	r1, [r3, #8]
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	699b      	ldr	r3, [r3, #24]
 80033ec:	005a      	lsls	r2, r3, #1
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	430a      	orrs	r2, r1
 80033f4:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80033fc:	2b00      	cmp	r3, #0
 80033fe:	d01b      	beq.n	8003438 <ADC_Init+0x160>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	685a      	ldr	r2, [r3, #4]
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800340e:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	685a      	ldr	r2, [r3, #4]
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 800341e:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	6859      	ldr	r1, [r3, #4]
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800342a:	3b01      	subs	r3, #1
 800342c:	035a      	lsls	r2, r3, #13
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	430a      	orrs	r2, r1
 8003434:	605a      	str	r2, [r3, #4]
 8003436:	e007      	b.n	8003448 <ADC_Init+0x170>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	685a      	ldr	r2, [r3, #4]
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003446:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8003456:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	69db      	ldr	r3, [r3, #28]
 8003462:	3b01      	subs	r3, #1
 8003464:	051a      	lsls	r2, r3, #20
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	430a      	orrs	r2, r1
 800346c:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	689a      	ldr	r2, [r3, #8]
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 800347c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	6899      	ldr	r1, [r3, #8]
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800348a:	025a      	lsls	r2, r3, #9
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	430a      	orrs	r2, r1
 8003492:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	689a      	ldr	r2, [r3, #8]
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80034a2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	6899      	ldr	r1, [r3, #8]
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	695b      	ldr	r3, [r3, #20]
 80034ae:	029a      	lsls	r2, r3, #10
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	430a      	orrs	r2, r1
 80034b6:	609a      	str	r2, [r3, #8]
}
 80034b8:	bf00      	nop
 80034ba:	370c      	adds	r7, #12
 80034bc:	46bd      	mov	sp, r7
 80034be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034c2:	4770      	bx	lr
 80034c4:	40012300 	.word	0x40012300
 80034c8:	0f000001 	.word	0x0f000001

080034cc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80034cc:	b480      	push	{r7}
 80034ce:	b085      	sub	sp, #20
 80034d0:	af00      	add	r7, sp, #0
 80034d2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	f003 0307 	and.w	r3, r3, #7
 80034da:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80034dc:	4b0b      	ldr	r3, [pc, #44]	; (800350c <__NVIC_SetPriorityGrouping+0x40>)
 80034de:	68db      	ldr	r3, [r3, #12]
 80034e0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80034e2:	68ba      	ldr	r2, [r7, #8]
 80034e4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80034e8:	4013      	ands	r3, r2
 80034ea:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80034ec:	68fb      	ldr	r3, [r7, #12]
 80034ee:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80034f0:	68bb      	ldr	r3, [r7, #8]
 80034f2:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80034f4:	4b06      	ldr	r3, [pc, #24]	; (8003510 <__NVIC_SetPriorityGrouping+0x44>)
 80034f6:	4313      	orrs	r3, r2
 80034f8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80034fa:	4a04      	ldr	r2, [pc, #16]	; (800350c <__NVIC_SetPriorityGrouping+0x40>)
 80034fc:	68bb      	ldr	r3, [r7, #8]
 80034fe:	60d3      	str	r3, [r2, #12]
}
 8003500:	bf00      	nop
 8003502:	3714      	adds	r7, #20
 8003504:	46bd      	mov	sp, r7
 8003506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800350a:	4770      	bx	lr
 800350c:	e000ed00 	.word	0xe000ed00
 8003510:	05fa0000 	.word	0x05fa0000

08003514 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003514:	b480      	push	{r7}
 8003516:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003518:	4b04      	ldr	r3, [pc, #16]	; (800352c <__NVIC_GetPriorityGrouping+0x18>)
 800351a:	68db      	ldr	r3, [r3, #12]
 800351c:	0a1b      	lsrs	r3, r3, #8
 800351e:	f003 0307 	and.w	r3, r3, #7
}
 8003522:	4618      	mov	r0, r3
 8003524:	46bd      	mov	sp, r7
 8003526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800352a:	4770      	bx	lr
 800352c:	e000ed00 	.word	0xe000ed00

08003530 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003530:	b480      	push	{r7}
 8003532:	b083      	sub	sp, #12
 8003534:	af00      	add	r7, sp, #0
 8003536:	4603      	mov	r3, r0
 8003538:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800353a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800353e:	2b00      	cmp	r3, #0
 8003540:	db0b      	blt.n	800355a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003542:	79fb      	ldrb	r3, [r7, #7]
 8003544:	f003 021f 	and.w	r2, r3, #31
 8003548:	4907      	ldr	r1, [pc, #28]	; (8003568 <__NVIC_EnableIRQ+0x38>)
 800354a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800354e:	095b      	lsrs	r3, r3, #5
 8003550:	2001      	movs	r0, #1
 8003552:	fa00 f202 	lsl.w	r2, r0, r2
 8003556:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800355a:	bf00      	nop
 800355c:	370c      	adds	r7, #12
 800355e:	46bd      	mov	sp, r7
 8003560:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003564:	4770      	bx	lr
 8003566:	bf00      	nop
 8003568:	e000e100 	.word	0xe000e100

0800356c <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 800356c:	b480      	push	{r7}
 800356e:	b083      	sub	sp, #12
 8003570:	af00      	add	r7, sp, #0
 8003572:	4603      	mov	r3, r0
 8003574:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003576:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800357a:	2b00      	cmp	r3, #0
 800357c:	db12      	blt.n	80035a4 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800357e:	79fb      	ldrb	r3, [r7, #7]
 8003580:	f003 021f 	and.w	r2, r3, #31
 8003584:	490a      	ldr	r1, [pc, #40]	; (80035b0 <__NVIC_DisableIRQ+0x44>)
 8003586:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800358a:	095b      	lsrs	r3, r3, #5
 800358c:	2001      	movs	r0, #1
 800358e:	fa00 f202 	lsl.w	r2, r0, r2
 8003592:	3320      	adds	r3, #32
 8003594:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8003598:	f3bf 8f4f 	dsb	sy
}
 800359c:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800359e:	f3bf 8f6f 	isb	sy
}
 80035a2:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 80035a4:	bf00      	nop
 80035a6:	370c      	adds	r7, #12
 80035a8:	46bd      	mov	sp, r7
 80035aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035ae:	4770      	bx	lr
 80035b0:	e000e100 	.word	0xe000e100

080035b4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80035b4:	b480      	push	{r7}
 80035b6:	b083      	sub	sp, #12
 80035b8:	af00      	add	r7, sp, #0
 80035ba:	4603      	mov	r3, r0
 80035bc:	6039      	str	r1, [r7, #0]
 80035be:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80035c0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80035c4:	2b00      	cmp	r3, #0
 80035c6:	db0a      	blt.n	80035de <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80035c8:	683b      	ldr	r3, [r7, #0]
 80035ca:	b2da      	uxtb	r2, r3
 80035cc:	490c      	ldr	r1, [pc, #48]	; (8003600 <__NVIC_SetPriority+0x4c>)
 80035ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80035d2:	0112      	lsls	r2, r2, #4
 80035d4:	b2d2      	uxtb	r2, r2
 80035d6:	440b      	add	r3, r1
 80035d8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80035dc:	e00a      	b.n	80035f4 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80035de:	683b      	ldr	r3, [r7, #0]
 80035e0:	b2da      	uxtb	r2, r3
 80035e2:	4908      	ldr	r1, [pc, #32]	; (8003604 <__NVIC_SetPriority+0x50>)
 80035e4:	79fb      	ldrb	r3, [r7, #7]
 80035e6:	f003 030f 	and.w	r3, r3, #15
 80035ea:	3b04      	subs	r3, #4
 80035ec:	0112      	lsls	r2, r2, #4
 80035ee:	b2d2      	uxtb	r2, r2
 80035f0:	440b      	add	r3, r1
 80035f2:	761a      	strb	r2, [r3, #24]
}
 80035f4:	bf00      	nop
 80035f6:	370c      	adds	r7, #12
 80035f8:	46bd      	mov	sp, r7
 80035fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035fe:	4770      	bx	lr
 8003600:	e000e100 	.word	0xe000e100
 8003604:	e000ed00 	.word	0xe000ed00

08003608 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003608:	b480      	push	{r7}
 800360a:	b089      	sub	sp, #36	; 0x24
 800360c:	af00      	add	r7, sp, #0
 800360e:	60f8      	str	r0, [r7, #12]
 8003610:	60b9      	str	r1, [r7, #8]
 8003612:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003614:	68fb      	ldr	r3, [r7, #12]
 8003616:	f003 0307 	and.w	r3, r3, #7
 800361a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800361c:	69fb      	ldr	r3, [r7, #28]
 800361e:	f1c3 0307 	rsb	r3, r3, #7
 8003622:	2b04      	cmp	r3, #4
 8003624:	bf28      	it	cs
 8003626:	2304      	movcs	r3, #4
 8003628:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800362a:	69fb      	ldr	r3, [r7, #28]
 800362c:	3304      	adds	r3, #4
 800362e:	2b06      	cmp	r3, #6
 8003630:	d902      	bls.n	8003638 <NVIC_EncodePriority+0x30>
 8003632:	69fb      	ldr	r3, [r7, #28]
 8003634:	3b03      	subs	r3, #3
 8003636:	e000      	b.n	800363a <NVIC_EncodePriority+0x32>
 8003638:	2300      	movs	r3, #0
 800363a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800363c:	f04f 32ff 	mov.w	r2, #4294967295
 8003640:	69bb      	ldr	r3, [r7, #24]
 8003642:	fa02 f303 	lsl.w	r3, r2, r3
 8003646:	43da      	mvns	r2, r3
 8003648:	68bb      	ldr	r3, [r7, #8]
 800364a:	401a      	ands	r2, r3
 800364c:	697b      	ldr	r3, [r7, #20]
 800364e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003650:	f04f 31ff 	mov.w	r1, #4294967295
 8003654:	697b      	ldr	r3, [r7, #20]
 8003656:	fa01 f303 	lsl.w	r3, r1, r3
 800365a:	43d9      	mvns	r1, r3
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003660:	4313      	orrs	r3, r2
         );
}
 8003662:	4618      	mov	r0, r3
 8003664:	3724      	adds	r7, #36	; 0x24
 8003666:	46bd      	mov	sp, r7
 8003668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800366c:	4770      	bx	lr
	...

08003670 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003670:	b580      	push	{r7, lr}
 8003672:	b082      	sub	sp, #8
 8003674:	af00      	add	r7, sp, #0
 8003676:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	3b01      	subs	r3, #1
 800367c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003680:	d301      	bcc.n	8003686 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003682:	2301      	movs	r3, #1
 8003684:	e00f      	b.n	80036a6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003686:	4a0a      	ldr	r2, [pc, #40]	; (80036b0 <SysTick_Config+0x40>)
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	3b01      	subs	r3, #1
 800368c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800368e:	210f      	movs	r1, #15
 8003690:	f04f 30ff 	mov.w	r0, #4294967295
 8003694:	f7ff ff8e 	bl	80035b4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003698:	4b05      	ldr	r3, [pc, #20]	; (80036b0 <SysTick_Config+0x40>)
 800369a:	2200      	movs	r2, #0
 800369c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800369e:	4b04      	ldr	r3, [pc, #16]	; (80036b0 <SysTick_Config+0x40>)
 80036a0:	2207      	movs	r2, #7
 80036a2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80036a4:	2300      	movs	r3, #0
}
 80036a6:	4618      	mov	r0, r3
 80036a8:	3708      	adds	r7, #8
 80036aa:	46bd      	mov	sp, r7
 80036ac:	bd80      	pop	{r7, pc}
 80036ae:	bf00      	nop
 80036b0:	e000e010 	.word	0xe000e010

080036b4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80036b4:	b580      	push	{r7, lr}
 80036b6:	b082      	sub	sp, #8
 80036b8:	af00      	add	r7, sp, #0
 80036ba:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80036bc:	6878      	ldr	r0, [r7, #4]
 80036be:	f7ff ff05 	bl	80034cc <__NVIC_SetPriorityGrouping>
}
 80036c2:	bf00      	nop
 80036c4:	3708      	adds	r7, #8
 80036c6:	46bd      	mov	sp, r7
 80036c8:	bd80      	pop	{r7, pc}

080036ca <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80036ca:	b580      	push	{r7, lr}
 80036cc:	b086      	sub	sp, #24
 80036ce:	af00      	add	r7, sp, #0
 80036d0:	4603      	mov	r3, r0
 80036d2:	60b9      	str	r1, [r7, #8]
 80036d4:	607a      	str	r2, [r7, #4]
 80036d6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80036d8:	2300      	movs	r3, #0
 80036da:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80036dc:	f7ff ff1a 	bl	8003514 <__NVIC_GetPriorityGrouping>
 80036e0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80036e2:	687a      	ldr	r2, [r7, #4]
 80036e4:	68b9      	ldr	r1, [r7, #8]
 80036e6:	6978      	ldr	r0, [r7, #20]
 80036e8:	f7ff ff8e 	bl	8003608 <NVIC_EncodePriority>
 80036ec:	4602      	mov	r2, r0
 80036ee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80036f2:	4611      	mov	r1, r2
 80036f4:	4618      	mov	r0, r3
 80036f6:	f7ff ff5d 	bl	80035b4 <__NVIC_SetPriority>
}
 80036fa:	bf00      	nop
 80036fc:	3718      	adds	r7, #24
 80036fe:	46bd      	mov	sp, r7
 8003700:	bd80      	pop	{r7, pc}

08003702 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003702:	b580      	push	{r7, lr}
 8003704:	b082      	sub	sp, #8
 8003706:	af00      	add	r7, sp, #0
 8003708:	4603      	mov	r3, r0
 800370a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800370c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003710:	4618      	mov	r0, r3
 8003712:	f7ff ff0d 	bl	8003530 <__NVIC_EnableIRQ>
}
 8003716:	bf00      	nop
 8003718:	3708      	adds	r7, #8
 800371a:	46bd      	mov	sp, r7
 800371c:	bd80      	pop	{r7, pc}

0800371e <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 800371e:	b580      	push	{r7, lr}
 8003720:	b082      	sub	sp, #8
 8003722:	af00      	add	r7, sp, #0
 8003724:	4603      	mov	r3, r0
 8003726:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8003728:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800372c:	4618      	mov	r0, r3
 800372e:	f7ff ff1d 	bl	800356c <__NVIC_DisableIRQ>
}
 8003732:	bf00      	nop
 8003734:	3708      	adds	r7, #8
 8003736:	46bd      	mov	sp, r7
 8003738:	bd80      	pop	{r7, pc}

0800373a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800373a:	b580      	push	{r7, lr}
 800373c:	b082      	sub	sp, #8
 800373e:	af00      	add	r7, sp, #0
 8003740:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003742:	6878      	ldr	r0, [r7, #4]
 8003744:	f7ff ff94 	bl	8003670 <SysTick_Config>
 8003748:	4603      	mov	r3, r0
}
 800374a:	4618      	mov	r0, r3
 800374c:	3708      	adds	r7, #8
 800374e:	46bd      	mov	sp, r7
 8003750:	bd80      	pop	{r7, pc}
	...

08003754 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003754:	b480      	push	{r7}
 8003756:	b089      	sub	sp, #36	; 0x24
 8003758:	af00      	add	r7, sp, #0
 800375a:	6078      	str	r0, [r7, #4]
 800375c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 800375e:	2300      	movs	r3, #0
 8003760:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8003762:	2300      	movs	r3, #0
 8003764:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8003766:	2300      	movs	r3, #0
 8003768:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 800376a:	2300      	movs	r3, #0
 800376c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 800376e:	2300      	movs	r3, #0
 8003770:	61fb      	str	r3, [r7, #28]
 8003772:	e175      	b.n	8003a60 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8003774:	2201      	movs	r2, #1
 8003776:	69fb      	ldr	r3, [r7, #28]
 8003778:	fa02 f303 	lsl.w	r3, r2, r3
 800377c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800377e:	683b      	ldr	r3, [r7, #0]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	697a      	ldr	r2, [r7, #20]
 8003784:	4013      	ands	r3, r2
 8003786:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003788:	693a      	ldr	r2, [r7, #16]
 800378a:	697b      	ldr	r3, [r7, #20]
 800378c:	429a      	cmp	r2, r3
 800378e:	f040 8164 	bne.w	8003a5a <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003792:	683b      	ldr	r3, [r7, #0]
 8003794:	685b      	ldr	r3, [r3, #4]
 8003796:	f003 0303 	and.w	r3, r3, #3
 800379a:	2b01      	cmp	r3, #1
 800379c:	d005      	beq.n	80037aa <HAL_GPIO_Init+0x56>
 800379e:	683b      	ldr	r3, [r7, #0]
 80037a0:	685b      	ldr	r3, [r3, #4]
 80037a2:	f003 0303 	and.w	r3, r3, #3
 80037a6:	2b02      	cmp	r3, #2
 80037a8:	d130      	bne.n	800380c <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	689b      	ldr	r3, [r3, #8]
 80037ae:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 80037b0:	69fb      	ldr	r3, [r7, #28]
 80037b2:	005b      	lsls	r3, r3, #1
 80037b4:	2203      	movs	r2, #3
 80037b6:	fa02 f303 	lsl.w	r3, r2, r3
 80037ba:	43db      	mvns	r3, r3
 80037bc:	69ba      	ldr	r2, [r7, #24]
 80037be:	4013      	ands	r3, r2
 80037c0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 80037c2:	683b      	ldr	r3, [r7, #0]
 80037c4:	68da      	ldr	r2, [r3, #12]
 80037c6:	69fb      	ldr	r3, [r7, #28]
 80037c8:	005b      	lsls	r3, r3, #1
 80037ca:	fa02 f303 	lsl.w	r3, r2, r3
 80037ce:	69ba      	ldr	r2, [r7, #24]
 80037d0:	4313      	orrs	r3, r2
 80037d2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	69ba      	ldr	r2, [r7, #24]
 80037d8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	685b      	ldr	r3, [r3, #4]
 80037de:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80037e0:	2201      	movs	r2, #1
 80037e2:	69fb      	ldr	r3, [r7, #28]
 80037e4:	fa02 f303 	lsl.w	r3, r2, r3
 80037e8:	43db      	mvns	r3, r3
 80037ea:	69ba      	ldr	r2, [r7, #24]
 80037ec:	4013      	ands	r3, r2
 80037ee:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80037f0:	683b      	ldr	r3, [r7, #0]
 80037f2:	685b      	ldr	r3, [r3, #4]
 80037f4:	091b      	lsrs	r3, r3, #4
 80037f6:	f003 0201 	and.w	r2, r3, #1
 80037fa:	69fb      	ldr	r3, [r7, #28]
 80037fc:	fa02 f303 	lsl.w	r3, r2, r3
 8003800:	69ba      	ldr	r2, [r7, #24]
 8003802:	4313      	orrs	r3, r2
 8003804:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	69ba      	ldr	r2, [r7, #24]
 800380a:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800380c:	683b      	ldr	r3, [r7, #0]
 800380e:	685b      	ldr	r3, [r3, #4]
 8003810:	f003 0303 	and.w	r3, r3, #3
 8003814:	2b03      	cmp	r3, #3
 8003816:	d017      	beq.n	8003848 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	68db      	ldr	r3, [r3, #12]
 800381c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 800381e:	69fb      	ldr	r3, [r7, #28]
 8003820:	005b      	lsls	r3, r3, #1
 8003822:	2203      	movs	r2, #3
 8003824:	fa02 f303 	lsl.w	r3, r2, r3
 8003828:	43db      	mvns	r3, r3
 800382a:	69ba      	ldr	r2, [r7, #24]
 800382c:	4013      	ands	r3, r2
 800382e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8003830:	683b      	ldr	r3, [r7, #0]
 8003832:	689a      	ldr	r2, [r3, #8]
 8003834:	69fb      	ldr	r3, [r7, #28]
 8003836:	005b      	lsls	r3, r3, #1
 8003838:	fa02 f303 	lsl.w	r3, r2, r3
 800383c:	69ba      	ldr	r2, [r7, #24]
 800383e:	4313      	orrs	r3, r2
 8003840:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	69ba      	ldr	r2, [r7, #24]
 8003846:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003848:	683b      	ldr	r3, [r7, #0]
 800384a:	685b      	ldr	r3, [r3, #4]
 800384c:	f003 0303 	and.w	r3, r3, #3
 8003850:	2b02      	cmp	r3, #2
 8003852:	d123      	bne.n	800389c <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8003854:	69fb      	ldr	r3, [r7, #28]
 8003856:	08da      	lsrs	r2, r3, #3
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	3208      	adds	r2, #8
 800385c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003860:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8003862:	69fb      	ldr	r3, [r7, #28]
 8003864:	f003 0307 	and.w	r3, r3, #7
 8003868:	009b      	lsls	r3, r3, #2
 800386a:	220f      	movs	r2, #15
 800386c:	fa02 f303 	lsl.w	r3, r2, r3
 8003870:	43db      	mvns	r3, r3
 8003872:	69ba      	ldr	r2, [r7, #24]
 8003874:	4013      	ands	r3, r2
 8003876:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8003878:	683b      	ldr	r3, [r7, #0]
 800387a:	691a      	ldr	r2, [r3, #16]
 800387c:	69fb      	ldr	r3, [r7, #28]
 800387e:	f003 0307 	and.w	r3, r3, #7
 8003882:	009b      	lsls	r3, r3, #2
 8003884:	fa02 f303 	lsl.w	r3, r2, r3
 8003888:	69ba      	ldr	r2, [r7, #24]
 800388a:	4313      	orrs	r3, r2
 800388c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 800388e:	69fb      	ldr	r3, [r7, #28]
 8003890:	08da      	lsrs	r2, r3, #3
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	3208      	adds	r2, #8
 8003896:	69b9      	ldr	r1, [r7, #24]
 8003898:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 80038a2:	69fb      	ldr	r3, [r7, #28]
 80038a4:	005b      	lsls	r3, r3, #1
 80038a6:	2203      	movs	r2, #3
 80038a8:	fa02 f303 	lsl.w	r3, r2, r3
 80038ac:	43db      	mvns	r3, r3
 80038ae:	69ba      	ldr	r2, [r7, #24]
 80038b0:	4013      	ands	r3, r2
 80038b2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 80038b4:	683b      	ldr	r3, [r7, #0]
 80038b6:	685b      	ldr	r3, [r3, #4]
 80038b8:	f003 0203 	and.w	r2, r3, #3
 80038bc:	69fb      	ldr	r3, [r7, #28]
 80038be:	005b      	lsls	r3, r3, #1
 80038c0:	fa02 f303 	lsl.w	r3, r2, r3
 80038c4:	69ba      	ldr	r2, [r7, #24]
 80038c6:	4313      	orrs	r3, r2
 80038c8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	69ba      	ldr	r2, [r7, #24]
 80038ce:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80038d0:	683b      	ldr	r3, [r7, #0]
 80038d2:	685b      	ldr	r3, [r3, #4]
 80038d4:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80038d8:	2b00      	cmp	r3, #0
 80038da:	f000 80be 	beq.w	8003a5a <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80038de:	4b66      	ldr	r3, [pc, #408]	; (8003a78 <HAL_GPIO_Init+0x324>)
 80038e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80038e2:	4a65      	ldr	r2, [pc, #404]	; (8003a78 <HAL_GPIO_Init+0x324>)
 80038e4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80038e8:	6453      	str	r3, [r2, #68]	; 0x44
 80038ea:	4b63      	ldr	r3, [pc, #396]	; (8003a78 <HAL_GPIO_Init+0x324>)
 80038ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80038ee:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80038f2:	60fb      	str	r3, [r7, #12]
 80038f4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 80038f6:	4a61      	ldr	r2, [pc, #388]	; (8003a7c <HAL_GPIO_Init+0x328>)
 80038f8:	69fb      	ldr	r3, [r7, #28]
 80038fa:	089b      	lsrs	r3, r3, #2
 80038fc:	3302      	adds	r3, #2
 80038fe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003902:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8003904:	69fb      	ldr	r3, [r7, #28]
 8003906:	f003 0303 	and.w	r3, r3, #3
 800390a:	009b      	lsls	r3, r3, #2
 800390c:	220f      	movs	r2, #15
 800390e:	fa02 f303 	lsl.w	r3, r2, r3
 8003912:	43db      	mvns	r3, r3
 8003914:	69ba      	ldr	r2, [r7, #24]
 8003916:	4013      	ands	r3, r2
 8003918:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	4a58      	ldr	r2, [pc, #352]	; (8003a80 <HAL_GPIO_Init+0x32c>)
 800391e:	4293      	cmp	r3, r2
 8003920:	d037      	beq.n	8003992 <HAL_GPIO_Init+0x23e>
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	4a57      	ldr	r2, [pc, #348]	; (8003a84 <HAL_GPIO_Init+0x330>)
 8003926:	4293      	cmp	r3, r2
 8003928:	d031      	beq.n	800398e <HAL_GPIO_Init+0x23a>
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	4a56      	ldr	r2, [pc, #344]	; (8003a88 <HAL_GPIO_Init+0x334>)
 800392e:	4293      	cmp	r3, r2
 8003930:	d02b      	beq.n	800398a <HAL_GPIO_Init+0x236>
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	4a55      	ldr	r2, [pc, #340]	; (8003a8c <HAL_GPIO_Init+0x338>)
 8003936:	4293      	cmp	r3, r2
 8003938:	d025      	beq.n	8003986 <HAL_GPIO_Init+0x232>
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	4a54      	ldr	r2, [pc, #336]	; (8003a90 <HAL_GPIO_Init+0x33c>)
 800393e:	4293      	cmp	r3, r2
 8003940:	d01f      	beq.n	8003982 <HAL_GPIO_Init+0x22e>
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	4a53      	ldr	r2, [pc, #332]	; (8003a94 <HAL_GPIO_Init+0x340>)
 8003946:	4293      	cmp	r3, r2
 8003948:	d019      	beq.n	800397e <HAL_GPIO_Init+0x22a>
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	4a52      	ldr	r2, [pc, #328]	; (8003a98 <HAL_GPIO_Init+0x344>)
 800394e:	4293      	cmp	r3, r2
 8003950:	d013      	beq.n	800397a <HAL_GPIO_Init+0x226>
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	4a51      	ldr	r2, [pc, #324]	; (8003a9c <HAL_GPIO_Init+0x348>)
 8003956:	4293      	cmp	r3, r2
 8003958:	d00d      	beq.n	8003976 <HAL_GPIO_Init+0x222>
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	4a50      	ldr	r2, [pc, #320]	; (8003aa0 <HAL_GPIO_Init+0x34c>)
 800395e:	4293      	cmp	r3, r2
 8003960:	d007      	beq.n	8003972 <HAL_GPIO_Init+0x21e>
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	4a4f      	ldr	r2, [pc, #316]	; (8003aa4 <HAL_GPIO_Init+0x350>)
 8003966:	4293      	cmp	r3, r2
 8003968:	d101      	bne.n	800396e <HAL_GPIO_Init+0x21a>
 800396a:	2309      	movs	r3, #9
 800396c:	e012      	b.n	8003994 <HAL_GPIO_Init+0x240>
 800396e:	230a      	movs	r3, #10
 8003970:	e010      	b.n	8003994 <HAL_GPIO_Init+0x240>
 8003972:	2308      	movs	r3, #8
 8003974:	e00e      	b.n	8003994 <HAL_GPIO_Init+0x240>
 8003976:	2307      	movs	r3, #7
 8003978:	e00c      	b.n	8003994 <HAL_GPIO_Init+0x240>
 800397a:	2306      	movs	r3, #6
 800397c:	e00a      	b.n	8003994 <HAL_GPIO_Init+0x240>
 800397e:	2305      	movs	r3, #5
 8003980:	e008      	b.n	8003994 <HAL_GPIO_Init+0x240>
 8003982:	2304      	movs	r3, #4
 8003984:	e006      	b.n	8003994 <HAL_GPIO_Init+0x240>
 8003986:	2303      	movs	r3, #3
 8003988:	e004      	b.n	8003994 <HAL_GPIO_Init+0x240>
 800398a:	2302      	movs	r3, #2
 800398c:	e002      	b.n	8003994 <HAL_GPIO_Init+0x240>
 800398e:	2301      	movs	r3, #1
 8003990:	e000      	b.n	8003994 <HAL_GPIO_Init+0x240>
 8003992:	2300      	movs	r3, #0
 8003994:	69fa      	ldr	r2, [r7, #28]
 8003996:	f002 0203 	and.w	r2, r2, #3
 800399a:	0092      	lsls	r2, r2, #2
 800399c:	4093      	lsls	r3, r2
 800399e:	69ba      	ldr	r2, [r7, #24]
 80039a0:	4313      	orrs	r3, r2
 80039a2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 80039a4:	4935      	ldr	r1, [pc, #212]	; (8003a7c <HAL_GPIO_Init+0x328>)
 80039a6:	69fb      	ldr	r3, [r7, #28]
 80039a8:	089b      	lsrs	r3, r3, #2
 80039aa:	3302      	adds	r3, #2
 80039ac:	69ba      	ldr	r2, [r7, #24]
 80039ae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80039b2:	4b3d      	ldr	r3, [pc, #244]	; (8003aa8 <HAL_GPIO_Init+0x354>)
 80039b4:	689b      	ldr	r3, [r3, #8]
 80039b6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80039b8:	693b      	ldr	r3, [r7, #16]
 80039ba:	43db      	mvns	r3, r3
 80039bc:	69ba      	ldr	r2, [r7, #24]
 80039be:	4013      	ands	r3, r2
 80039c0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80039c2:	683b      	ldr	r3, [r7, #0]
 80039c4:	685b      	ldr	r3, [r3, #4]
 80039c6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80039ca:	2b00      	cmp	r3, #0
 80039cc:	d003      	beq.n	80039d6 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80039ce:	69ba      	ldr	r2, [r7, #24]
 80039d0:	693b      	ldr	r3, [r7, #16]
 80039d2:	4313      	orrs	r3, r2
 80039d4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80039d6:	4a34      	ldr	r2, [pc, #208]	; (8003aa8 <HAL_GPIO_Init+0x354>)
 80039d8:	69bb      	ldr	r3, [r7, #24]
 80039da:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80039dc:	4b32      	ldr	r3, [pc, #200]	; (8003aa8 <HAL_GPIO_Init+0x354>)
 80039de:	68db      	ldr	r3, [r3, #12]
 80039e0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80039e2:	693b      	ldr	r3, [r7, #16]
 80039e4:	43db      	mvns	r3, r3
 80039e6:	69ba      	ldr	r2, [r7, #24]
 80039e8:	4013      	ands	r3, r2
 80039ea:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80039ec:	683b      	ldr	r3, [r7, #0]
 80039ee:	685b      	ldr	r3, [r3, #4]
 80039f0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80039f4:	2b00      	cmp	r3, #0
 80039f6:	d003      	beq.n	8003a00 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80039f8:	69ba      	ldr	r2, [r7, #24]
 80039fa:	693b      	ldr	r3, [r7, #16]
 80039fc:	4313      	orrs	r3, r2
 80039fe:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003a00:	4a29      	ldr	r2, [pc, #164]	; (8003aa8 <HAL_GPIO_Init+0x354>)
 8003a02:	69bb      	ldr	r3, [r7, #24]
 8003a04:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003a06:	4b28      	ldr	r3, [pc, #160]	; (8003aa8 <HAL_GPIO_Init+0x354>)
 8003a08:	685b      	ldr	r3, [r3, #4]
 8003a0a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003a0c:	693b      	ldr	r3, [r7, #16]
 8003a0e:	43db      	mvns	r3, r3
 8003a10:	69ba      	ldr	r2, [r7, #24]
 8003a12:	4013      	ands	r3, r2
 8003a14:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003a16:	683b      	ldr	r3, [r7, #0]
 8003a18:	685b      	ldr	r3, [r3, #4]
 8003a1a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003a1e:	2b00      	cmp	r3, #0
 8003a20:	d003      	beq.n	8003a2a <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8003a22:	69ba      	ldr	r2, [r7, #24]
 8003a24:	693b      	ldr	r3, [r7, #16]
 8003a26:	4313      	orrs	r3, r2
 8003a28:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003a2a:	4a1f      	ldr	r2, [pc, #124]	; (8003aa8 <HAL_GPIO_Init+0x354>)
 8003a2c:	69bb      	ldr	r3, [r7, #24]
 8003a2e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003a30:	4b1d      	ldr	r3, [pc, #116]	; (8003aa8 <HAL_GPIO_Init+0x354>)
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003a36:	693b      	ldr	r3, [r7, #16]
 8003a38:	43db      	mvns	r3, r3
 8003a3a:	69ba      	ldr	r2, [r7, #24]
 8003a3c:	4013      	ands	r3, r2
 8003a3e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003a40:	683b      	ldr	r3, [r7, #0]
 8003a42:	685b      	ldr	r3, [r3, #4]
 8003a44:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003a48:	2b00      	cmp	r3, #0
 8003a4a:	d003      	beq.n	8003a54 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8003a4c:	69ba      	ldr	r2, [r7, #24]
 8003a4e:	693b      	ldr	r3, [r7, #16]
 8003a50:	4313      	orrs	r3, r2
 8003a52:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003a54:	4a14      	ldr	r2, [pc, #80]	; (8003aa8 <HAL_GPIO_Init+0x354>)
 8003a56:	69bb      	ldr	r3, [r7, #24]
 8003a58:	6013      	str	r3, [r2, #0]
  for(position = 0; position < GPIO_NUMBER; position++)
 8003a5a:	69fb      	ldr	r3, [r7, #28]
 8003a5c:	3301      	adds	r3, #1
 8003a5e:	61fb      	str	r3, [r7, #28]
 8003a60:	69fb      	ldr	r3, [r7, #28]
 8003a62:	2b0f      	cmp	r3, #15
 8003a64:	f67f ae86 	bls.w	8003774 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8003a68:	bf00      	nop
 8003a6a:	bf00      	nop
 8003a6c:	3724      	adds	r7, #36	; 0x24
 8003a6e:	46bd      	mov	sp, r7
 8003a70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a74:	4770      	bx	lr
 8003a76:	bf00      	nop
 8003a78:	40023800 	.word	0x40023800
 8003a7c:	40013800 	.word	0x40013800
 8003a80:	40020000 	.word	0x40020000
 8003a84:	40020400 	.word	0x40020400
 8003a88:	40020800 	.word	0x40020800
 8003a8c:	40020c00 	.word	0x40020c00
 8003a90:	40021000 	.word	0x40021000
 8003a94:	40021400 	.word	0x40021400
 8003a98:	40021800 	.word	0x40021800
 8003a9c:	40021c00 	.word	0x40021c00
 8003aa0:	40022000 	.word	0x40022000
 8003aa4:	40022400 	.word	0x40022400
 8003aa8:	40013c00 	.word	0x40013c00

08003aac <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003aac:	b480      	push	{r7}
 8003aae:	b083      	sub	sp, #12
 8003ab0:	af00      	add	r7, sp, #0
 8003ab2:	6078      	str	r0, [r7, #4]
 8003ab4:	460b      	mov	r3, r1
 8003ab6:	807b      	strh	r3, [r7, #2]
 8003ab8:	4613      	mov	r3, r2
 8003aba:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003abc:	787b      	ldrb	r3, [r7, #1]
 8003abe:	2b00      	cmp	r3, #0
 8003ac0:	d003      	beq.n	8003aca <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003ac2:	887a      	ldrh	r2, [r7, #2]
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8003ac8:	e003      	b.n	8003ad2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8003aca:	887b      	ldrh	r3, [r7, #2]
 8003acc:	041a      	lsls	r2, r3, #16
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	619a      	str	r2, [r3, #24]
}
 8003ad2:	bf00      	nop
 8003ad4:	370c      	adds	r7, #12
 8003ad6:	46bd      	mov	sp, r7
 8003ad8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003adc:	4770      	bx	lr
	...

08003ae0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003ae0:	b580      	push	{r7, lr}
 8003ae2:	b082      	sub	sp, #8
 8003ae4:	af00      	add	r7, sp, #0
 8003ae6:	4603      	mov	r3, r0
 8003ae8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8003aea:	4b08      	ldr	r3, [pc, #32]	; (8003b0c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003aec:	695a      	ldr	r2, [r3, #20]
 8003aee:	88fb      	ldrh	r3, [r7, #6]
 8003af0:	4013      	ands	r3, r2
 8003af2:	2b00      	cmp	r3, #0
 8003af4:	d006      	beq.n	8003b04 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003af6:	4a05      	ldr	r2, [pc, #20]	; (8003b0c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003af8:	88fb      	ldrh	r3, [r7, #6]
 8003afa:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003afc:	88fb      	ldrh	r3, [r7, #6]
 8003afe:	4618      	mov	r0, r3
 8003b00:	f7fc fefc 	bl	80008fc <HAL_GPIO_EXTI_Callback>
  }
}
 8003b04:	bf00      	nop
 8003b06:	3708      	adds	r7, #8
 8003b08:	46bd      	mov	sp, r7
 8003b0a:	bd80      	pop	{r7, pc}
 8003b0c:	40013c00 	.word	0x40013c00

08003b10 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003b10:	b580      	push	{r7, lr}
 8003b12:	b082      	sub	sp, #8
 8003b14:	af00      	add	r7, sp, #0
 8003b16:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	2b00      	cmp	r3, #0
 8003b1c:	d101      	bne.n	8003b22 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003b1e:	2301      	movs	r3, #1
 8003b20:	e07f      	b.n	8003c22 <HAL_I2C_Init+0x112>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003b28:	b2db      	uxtb	r3, r3
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	d106      	bne.n	8003b3c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	2200      	movs	r2, #0
 8003b32:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8003b36:	6878      	ldr	r0, [r7, #4]
 8003b38:	f7fe fbbc 	bl	80022b4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	2224      	movs	r2, #36	; 0x24
 8003b40:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	681a      	ldr	r2, [r3, #0]
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	f022 0201 	bic.w	r2, r2, #1
 8003b52:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	685a      	ldr	r2, [r3, #4]
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003b60:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	689a      	ldr	r2, [r3, #8]
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003b70:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	68db      	ldr	r3, [r3, #12]
 8003b76:	2b01      	cmp	r3, #1
 8003b78:	d107      	bne.n	8003b8a <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	689a      	ldr	r2, [r3, #8]
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003b86:	609a      	str	r2, [r3, #8]
 8003b88:	e006      	b.n	8003b98 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	689a      	ldr	r2, [r3, #8]
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8003b96:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	68db      	ldr	r3, [r3, #12]
 8003b9c:	2b02      	cmp	r3, #2
 8003b9e:	d104      	bne.n	8003baa <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003ba8:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	6859      	ldr	r1, [r3, #4]
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	681a      	ldr	r2, [r3, #0]
 8003bb4:	4b1d      	ldr	r3, [pc, #116]	; (8003c2c <HAL_I2C_Init+0x11c>)
 8003bb6:	430b      	orrs	r3, r1
 8003bb8:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	68da      	ldr	r2, [r3, #12]
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003bc8:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	691a      	ldr	r2, [r3, #16]
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	695b      	ldr	r3, [r3, #20]
 8003bd2:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	699b      	ldr	r3, [r3, #24]
 8003bda:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	430a      	orrs	r2, r1
 8003be2:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	69d9      	ldr	r1, [r3, #28]
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	6a1a      	ldr	r2, [r3, #32]
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	430a      	orrs	r2, r1
 8003bf2:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	681a      	ldr	r2, [r3, #0]
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	f042 0201 	orr.w	r2, r2, #1
 8003c02:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	2200      	movs	r2, #0
 8003c08:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	2220      	movs	r2, #32
 8003c0e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	2200      	movs	r2, #0
 8003c16:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	2200      	movs	r2, #0
 8003c1c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8003c20:	2300      	movs	r3, #0
}
 8003c22:	4618      	mov	r0, r3
 8003c24:	3708      	adds	r7, #8
 8003c26:	46bd      	mov	sp, r7
 8003c28:	bd80      	pop	{r7, pc}
 8003c2a:	bf00      	nop
 8003c2c:	02008000 	.word	0x02008000

08003c30 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003c30:	b580      	push	{r7, lr}
 8003c32:	b088      	sub	sp, #32
 8003c34:	af02      	add	r7, sp, #8
 8003c36:	60f8      	str	r0, [r7, #12]
 8003c38:	4608      	mov	r0, r1
 8003c3a:	4611      	mov	r1, r2
 8003c3c:	461a      	mov	r2, r3
 8003c3e:	4603      	mov	r3, r0
 8003c40:	817b      	strh	r3, [r7, #10]
 8003c42:	460b      	mov	r3, r1
 8003c44:	813b      	strh	r3, [r7, #8]
 8003c46:	4613      	mov	r3, r2
 8003c48:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003c4a:	68fb      	ldr	r3, [r7, #12]
 8003c4c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003c50:	b2db      	uxtb	r3, r3
 8003c52:	2b20      	cmp	r3, #32
 8003c54:	f040 80f9 	bne.w	8003e4a <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8003c58:	6a3b      	ldr	r3, [r7, #32]
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	d002      	beq.n	8003c64 <HAL_I2C_Mem_Write+0x34>
 8003c5e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8003c60:	2b00      	cmp	r3, #0
 8003c62:	d105      	bne.n	8003c70 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003c6a:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8003c6c:	2301      	movs	r3, #1
 8003c6e:	e0ed      	b.n	8003e4c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003c76:	2b01      	cmp	r3, #1
 8003c78:	d101      	bne.n	8003c7e <HAL_I2C_Mem_Write+0x4e>
 8003c7a:	2302      	movs	r3, #2
 8003c7c:	e0e6      	b.n	8003e4c <HAL_I2C_Mem_Write+0x21c>
 8003c7e:	68fb      	ldr	r3, [r7, #12]
 8003c80:	2201      	movs	r2, #1
 8003c82:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003c86:	f7ff f95d 	bl	8002f44 <HAL_GetTick>
 8003c8a:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003c8c:	697b      	ldr	r3, [r7, #20]
 8003c8e:	9300      	str	r3, [sp, #0]
 8003c90:	2319      	movs	r3, #25
 8003c92:	2201      	movs	r2, #1
 8003c94:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003c98:	68f8      	ldr	r0, [r7, #12]
 8003c9a:	f000 fac3 	bl	8004224 <I2C_WaitOnFlagUntilTimeout>
 8003c9e:	4603      	mov	r3, r0
 8003ca0:	2b00      	cmp	r3, #0
 8003ca2:	d001      	beq.n	8003ca8 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8003ca4:	2301      	movs	r3, #1
 8003ca6:	e0d1      	b.n	8003e4c <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	2221      	movs	r2, #33	; 0x21
 8003cac:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	2240      	movs	r2, #64	; 0x40
 8003cb4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003cb8:	68fb      	ldr	r3, [r7, #12]
 8003cba:	2200      	movs	r2, #0
 8003cbc:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8003cbe:	68fb      	ldr	r3, [r7, #12]
 8003cc0:	6a3a      	ldr	r2, [r7, #32]
 8003cc2:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8003cc8:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8003cca:	68fb      	ldr	r3, [r7, #12]
 8003ccc:	2200      	movs	r2, #0
 8003cce:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003cd0:	88f8      	ldrh	r0, [r7, #6]
 8003cd2:	893a      	ldrh	r2, [r7, #8]
 8003cd4:	8979      	ldrh	r1, [r7, #10]
 8003cd6:	697b      	ldr	r3, [r7, #20]
 8003cd8:	9301      	str	r3, [sp, #4]
 8003cda:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003cdc:	9300      	str	r3, [sp, #0]
 8003cde:	4603      	mov	r3, r0
 8003ce0:	68f8      	ldr	r0, [r7, #12]
 8003ce2:	f000 f9d3 	bl	800408c <I2C_RequestMemoryWrite>
 8003ce6:	4603      	mov	r3, r0
 8003ce8:	2b00      	cmp	r3, #0
 8003cea:	d005      	beq.n	8003cf8 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003cec:	68fb      	ldr	r3, [r7, #12]
 8003cee:	2200      	movs	r2, #0
 8003cf0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8003cf4:	2301      	movs	r3, #1
 8003cf6:	e0a9      	b.n	8003e4c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003cfc:	b29b      	uxth	r3, r3
 8003cfe:	2bff      	cmp	r3, #255	; 0xff
 8003d00:	d90e      	bls.n	8003d20 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	22ff      	movs	r2, #255	; 0xff
 8003d06:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003d0c:	b2da      	uxtb	r2, r3
 8003d0e:	8979      	ldrh	r1, [r7, #10]
 8003d10:	2300      	movs	r3, #0
 8003d12:	9300      	str	r3, [sp, #0]
 8003d14:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003d18:	68f8      	ldr	r0, [r7, #12]
 8003d1a:	f000 fc1f 	bl	800455c <I2C_TransferConfig>
 8003d1e:	e00f      	b.n	8003d40 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003d20:	68fb      	ldr	r3, [r7, #12]
 8003d22:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003d24:	b29a      	uxth	r2, r3
 8003d26:	68fb      	ldr	r3, [r7, #12]
 8003d28:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8003d2a:	68fb      	ldr	r3, [r7, #12]
 8003d2c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003d2e:	b2da      	uxtb	r2, r3
 8003d30:	8979      	ldrh	r1, [r7, #10]
 8003d32:	2300      	movs	r3, #0
 8003d34:	9300      	str	r3, [sp, #0]
 8003d36:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003d3a:	68f8      	ldr	r0, [r7, #12]
 8003d3c:	f000 fc0e 	bl	800455c <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003d40:	697a      	ldr	r2, [r7, #20]
 8003d42:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003d44:	68f8      	ldr	r0, [r7, #12]
 8003d46:	f000 faad 	bl	80042a4 <I2C_WaitOnTXISFlagUntilTimeout>
 8003d4a:	4603      	mov	r3, r0
 8003d4c:	2b00      	cmp	r3, #0
 8003d4e:	d001      	beq.n	8003d54 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8003d50:	2301      	movs	r3, #1
 8003d52:	e07b      	b.n	8003e4c <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8003d54:	68fb      	ldr	r3, [r7, #12]
 8003d56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d58:	781a      	ldrb	r2, [r3, #0]
 8003d5a:	68fb      	ldr	r3, [r7, #12]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003d60:	68fb      	ldr	r3, [r7, #12]
 8003d62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d64:	1c5a      	adds	r2, r3, #1
 8003d66:	68fb      	ldr	r3, [r7, #12]
 8003d68:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8003d6a:	68fb      	ldr	r3, [r7, #12]
 8003d6c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003d6e:	b29b      	uxth	r3, r3
 8003d70:	3b01      	subs	r3, #1
 8003d72:	b29a      	uxth	r2, r3
 8003d74:	68fb      	ldr	r3, [r7, #12]
 8003d76:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003d7c:	3b01      	subs	r3, #1
 8003d7e:	b29a      	uxth	r2, r3
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003d84:	68fb      	ldr	r3, [r7, #12]
 8003d86:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003d88:	b29b      	uxth	r3, r3
 8003d8a:	2b00      	cmp	r3, #0
 8003d8c:	d034      	beq.n	8003df8 <HAL_I2C_Mem_Write+0x1c8>
 8003d8e:	68fb      	ldr	r3, [r7, #12]
 8003d90:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003d92:	2b00      	cmp	r3, #0
 8003d94:	d130      	bne.n	8003df8 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003d96:	697b      	ldr	r3, [r7, #20]
 8003d98:	9300      	str	r3, [sp, #0]
 8003d9a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003d9c:	2200      	movs	r2, #0
 8003d9e:	2180      	movs	r1, #128	; 0x80
 8003da0:	68f8      	ldr	r0, [r7, #12]
 8003da2:	f000 fa3f 	bl	8004224 <I2C_WaitOnFlagUntilTimeout>
 8003da6:	4603      	mov	r3, r0
 8003da8:	2b00      	cmp	r3, #0
 8003daa:	d001      	beq.n	8003db0 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8003dac:	2301      	movs	r3, #1
 8003dae:	e04d      	b.n	8003e4c <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003db0:	68fb      	ldr	r3, [r7, #12]
 8003db2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003db4:	b29b      	uxth	r3, r3
 8003db6:	2bff      	cmp	r3, #255	; 0xff
 8003db8:	d90e      	bls.n	8003dd8 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003dba:	68fb      	ldr	r3, [r7, #12]
 8003dbc:	22ff      	movs	r2, #255	; 0xff
 8003dbe:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003dc0:	68fb      	ldr	r3, [r7, #12]
 8003dc2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003dc4:	b2da      	uxtb	r2, r3
 8003dc6:	8979      	ldrh	r1, [r7, #10]
 8003dc8:	2300      	movs	r3, #0
 8003dca:	9300      	str	r3, [sp, #0]
 8003dcc:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003dd0:	68f8      	ldr	r0, [r7, #12]
 8003dd2:	f000 fbc3 	bl	800455c <I2C_TransferConfig>
 8003dd6:	e00f      	b.n	8003df8 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8003dd8:	68fb      	ldr	r3, [r7, #12]
 8003dda:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003ddc:	b29a      	uxth	r2, r3
 8003dde:	68fb      	ldr	r3, [r7, #12]
 8003de0:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003de2:	68fb      	ldr	r3, [r7, #12]
 8003de4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003de6:	b2da      	uxtb	r2, r3
 8003de8:	8979      	ldrh	r1, [r7, #10]
 8003dea:	2300      	movs	r3, #0
 8003dec:	9300      	str	r3, [sp, #0]
 8003dee:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003df2:	68f8      	ldr	r0, [r7, #12]
 8003df4:	f000 fbb2 	bl	800455c <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8003df8:	68fb      	ldr	r3, [r7, #12]
 8003dfa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003dfc:	b29b      	uxth	r3, r3
 8003dfe:	2b00      	cmp	r3, #0
 8003e00:	d19e      	bne.n	8003d40 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003e02:	697a      	ldr	r2, [r7, #20]
 8003e04:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003e06:	68f8      	ldr	r0, [r7, #12]
 8003e08:	f000 fa8c 	bl	8004324 <I2C_WaitOnSTOPFlagUntilTimeout>
 8003e0c:	4603      	mov	r3, r0
 8003e0e:	2b00      	cmp	r3, #0
 8003e10:	d001      	beq.n	8003e16 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8003e12:	2301      	movs	r3, #1
 8003e14:	e01a      	b.n	8003e4c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003e16:	68fb      	ldr	r3, [r7, #12]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	2220      	movs	r2, #32
 8003e1c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003e1e:	68fb      	ldr	r3, [r7, #12]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	6859      	ldr	r1, [r3, #4]
 8003e24:	68fb      	ldr	r3, [r7, #12]
 8003e26:	681a      	ldr	r2, [r3, #0]
 8003e28:	4b0a      	ldr	r3, [pc, #40]	; (8003e54 <HAL_I2C_Mem_Write+0x224>)
 8003e2a:	400b      	ands	r3, r1
 8003e2c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003e2e:	68fb      	ldr	r3, [r7, #12]
 8003e30:	2220      	movs	r2, #32
 8003e32:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8003e36:	68fb      	ldr	r3, [r7, #12]
 8003e38:	2200      	movs	r2, #0
 8003e3a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003e3e:	68fb      	ldr	r3, [r7, #12]
 8003e40:	2200      	movs	r2, #0
 8003e42:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8003e46:	2300      	movs	r3, #0
 8003e48:	e000      	b.n	8003e4c <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8003e4a:	2302      	movs	r3, #2
  }
}
 8003e4c:	4618      	mov	r0, r3
 8003e4e:	3718      	adds	r7, #24
 8003e50:	46bd      	mov	sp, r7
 8003e52:	bd80      	pop	{r7, pc}
 8003e54:	fe00e800 	.word	0xfe00e800

08003e58 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003e58:	b580      	push	{r7, lr}
 8003e5a:	b088      	sub	sp, #32
 8003e5c:	af02      	add	r7, sp, #8
 8003e5e:	60f8      	str	r0, [r7, #12]
 8003e60:	4608      	mov	r0, r1
 8003e62:	4611      	mov	r1, r2
 8003e64:	461a      	mov	r2, r3
 8003e66:	4603      	mov	r3, r0
 8003e68:	817b      	strh	r3, [r7, #10]
 8003e6a:	460b      	mov	r3, r1
 8003e6c:	813b      	strh	r3, [r7, #8]
 8003e6e:	4613      	mov	r3, r2
 8003e70:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003e72:	68fb      	ldr	r3, [r7, #12]
 8003e74:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003e78:	b2db      	uxtb	r3, r3
 8003e7a:	2b20      	cmp	r3, #32
 8003e7c:	f040 80fd 	bne.w	800407a <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8003e80:	6a3b      	ldr	r3, [r7, #32]
 8003e82:	2b00      	cmp	r3, #0
 8003e84:	d002      	beq.n	8003e8c <HAL_I2C_Mem_Read+0x34>
 8003e86:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8003e88:	2b00      	cmp	r3, #0
 8003e8a:	d105      	bne.n	8003e98 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003e92:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8003e94:	2301      	movs	r3, #1
 8003e96:	e0f1      	b.n	800407c <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003e98:	68fb      	ldr	r3, [r7, #12]
 8003e9a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003e9e:	2b01      	cmp	r3, #1
 8003ea0:	d101      	bne.n	8003ea6 <HAL_I2C_Mem_Read+0x4e>
 8003ea2:	2302      	movs	r3, #2
 8003ea4:	e0ea      	b.n	800407c <HAL_I2C_Mem_Read+0x224>
 8003ea6:	68fb      	ldr	r3, [r7, #12]
 8003ea8:	2201      	movs	r2, #1
 8003eaa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003eae:	f7ff f849 	bl	8002f44 <HAL_GetTick>
 8003eb2:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003eb4:	697b      	ldr	r3, [r7, #20]
 8003eb6:	9300      	str	r3, [sp, #0]
 8003eb8:	2319      	movs	r3, #25
 8003eba:	2201      	movs	r2, #1
 8003ebc:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003ec0:	68f8      	ldr	r0, [r7, #12]
 8003ec2:	f000 f9af 	bl	8004224 <I2C_WaitOnFlagUntilTimeout>
 8003ec6:	4603      	mov	r3, r0
 8003ec8:	2b00      	cmp	r3, #0
 8003eca:	d001      	beq.n	8003ed0 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8003ecc:	2301      	movs	r3, #1
 8003ece:	e0d5      	b.n	800407c <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003ed0:	68fb      	ldr	r3, [r7, #12]
 8003ed2:	2222      	movs	r2, #34	; 0x22
 8003ed4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003ed8:	68fb      	ldr	r3, [r7, #12]
 8003eda:	2240      	movs	r2, #64	; 0x40
 8003edc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003ee0:	68fb      	ldr	r3, [r7, #12]
 8003ee2:	2200      	movs	r2, #0
 8003ee4:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8003ee6:	68fb      	ldr	r3, [r7, #12]
 8003ee8:	6a3a      	ldr	r2, [r7, #32]
 8003eea:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8003eec:	68fb      	ldr	r3, [r7, #12]
 8003eee:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8003ef0:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8003ef2:	68fb      	ldr	r3, [r7, #12]
 8003ef4:	2200      	movs	r2, #0
 8003ef6:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003ef8:	88f8      	ldrh	r0, [r7, #6]
 8003efa:	893a      	ldrh	r2, [r7, #8]
 8003efc:	8979      	ldrh	r1, [r7, #10]
 8003efe:	697b      	ldr	r3, [r7, #20]
 8003f00:	9301      	str	r3, [sp, #4]
 8003f02:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003f04:	9300      	str	r3, [sp, #0]
 8003f06:	4603      	mov	r3, r0
 8003f08:	68f8      	ldr	r0, [r7, #12]
 8003f0a:	f000 f913 	bl	8004134 <I2C_RequestMemoryRead>
 8003f0e:	4603      	mov	r3, r0
 8003f10:	2b00      	cmp	r3, #0
 8003f12:	d005      	beq.n	8003f20 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	2200      	movs	r2, #0
 8003f18:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8003f1c:	2301      	movs	r3, #1
 8003f1e:	e0ad      	b.n	800407c <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003f20:	68fb      	ldr	r3, [r7, #12]
 8003f22:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003f24:	b29b      	uxth	r3, r3
 8003f26:	2bff      	cmp	r3, #255	; 0xff
 8003f28:	d90e      	bls.n	8003f48 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003f2a:	68fb      	ldr	r3, [r7, #12]
 8003f2c:	22ff      	movs	r2, #255	; 0xff
 8003f2e:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003f30:	68fb      	ldr	r3, [r7, #12]
 8003f32:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003f34:	b2da      	uxtb	r2, r3
 8003f36:	8979      	ldrh	r1, [r7, #10]
 8003f38:	4b52      	ldr	r3, [pc, #328]	; (8004084 <HAL_I2C_Mem_Read+0x22c>)
 8003f3a:	9300      	str	r3, [sp, #0]
 8003f3c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003f40:	68f8      	ldr	r0, [r7, #12]
 8003f42:	f000 fb0b 	bl	800455c <I2C_TransferConfig>
 8003f46:	e00f      	b.n	8003f68 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003f48:	68fb      	ldr	r3, [r7, #12]
 8003f4a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003f4c:	b29a      	uxth	r2, r3
 8003f4e:	68fb      	ldr	r3, [r7, #12]
 8003f50:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003f52:	68fb      	ldr	r3, [r7, #12]
 8003f54:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003f56:	b2da      	uxtb	r2, r3
 8003f58:	8979      	ldrh	r1, [r7, #10]
 8003f5a:	4b4a      	ldr	r3, [pc, #296]	; (8004084 <HAL_I2C_Mem_Read+0x22c>)
 8003f5c:	9300      	str	r3, [sp, #0]
 8003f5e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003f62:	68f8      	ldr	r0, [r7, #12]
 8003f64:	f000 fafa 	bl	800455c <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8003f68:	697b      	ldr	r3, [r7, #20]
 8003f6a:	9300      	str	r3, [sp, #0]
 8003f6c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003f6e:	2200      	movs	r2, #0
 8003f70:	2104      	movs	r1, #4
 8003f72:	68f8      	ldr	r0, [r7, #12]
 8003f74:	f000 f956 	bl	8004224 <I2C_WaitOnFlagUntilTimeout>
 8003f78:	4603      	mov	r3, r0
 8003f7a:	2b00      	cmp	r3, #0
 8003f7c:	d001      	beq.n	8003f82 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8003f7e:	2301      	movs	r3, #1
 8003f80:	e07c      	b.n	800407c <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8003f82:	68fb      	ldr	r3, [r7, #12]
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003f88:	68fb      	ldr	r3, [r7, #12]
 8003f8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f8c:	b2d2      	uxtb	r2, r2
 8003f8e:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003f90:	68fb      	ldr	r3, [r7, #12]
 8003f92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f94:	1c5a      	adds	r2, r3, #1
 8003f96:	68fb      	ldr	r3, [r7, #12]
 8003f98:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8003f9a:	68fb      	ldr	r3, [r7, #12]
 8003f9c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003f9e:	3b01      	subs	r3, #1
 8003fa0:	b29a      	uxth	r2, r3
 8003fa2:	68fb      	ldr	r3, [r7, #12]
 8003fa4:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8003fa6:	68fb      	ldr	r3, [r7, #12]
 8003fa8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003faa:	b29b      	uxth	r3, r3
 8003fac:	3b01      	subs	r3, #1
 8003fae:	b29a      	uxth	r2, r3
 8003fb0:	68fb      	ldr	r3, [r7, #12]
 8003fb2:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003fb4:	68fb      	ldr	r3, [r7, #12]
 8003fb6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003fb8:	b29b      	uxth	r3, r3
 8003fba:	2b00      	cmp	r3, #0
 8003fbc:	d034      	beq.n	8004028 <HAL_I2C_Mem_Read+0x1d0>
 8003fbe:	68fb      	ldr	r3, [r7, #12]
 8003fc0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003fc2:	2b00      	cmp	r3, #0
 8003fc4:	d130      	bne.n	8004028 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003fc6:	697b      	ldr	r3, [r7, #20]
 8003fc8:	9300      	str	r3, [sp, #0]
 8003fca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003fcc:	2200      	movs	r2, #0
 8003fce:	2180      	movs	r1, #128	; 0x80
 8003fd0:	68f8      	ldr	r0, [r7, #12]
 8003fd2:	f000 f927 	bl	8004224 <I2C_WaitOnFlagUntilTimeout>
 8003fd6:	4603      	mov	r3, r0
 8003fd8:	2b00      	cmp	r3, #0
 8003fda:	d001      	beq.n	8003fe0 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8003fdc:	2301      	movs	r3, #1
 8003fde:	e04d      	b.n	800407c <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003fe0:	68fb      	ldr	r3, [r7, #12]
 8003fe2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003fe4:	b29b      	uxth	r3, r3
 8003fe6:	2bff      	cmp	r3, #255	; 0xff
 8003fe8:	d90e      	bls.n	8004008 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003fea:	68fb      	ldr	r3, [r7, #12]
 8003fec:	22ff      	movs	r2, #255	; 0xff
 8003fee:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003ff4:	b2da      	uxtb	r2, r3
 8003ff6:	8979      	ldrh	r1, [r7, #10]
 8003ff8:	2300      	movs	r3, #0
 8003ffa:	9300      	str	r3, [sp, #0]
 8003ffc:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004000:	68f8      	ldr	r0, [r7, #12]
 8004002:	f000 faab 	bl	800455c <I2C_TransferConfig>
 8004006:	e00f      	b.n	8004028 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8004008:	68fb      	ldr	r3, [r7, #12]
 800400a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800400c:	b29a      	uxth	r2, r3
 800400e:	68fb      	ldr	r3, [r7, #12]
 8004010:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004012:	68fb      	ldr	r3, [r7, #12]
 8004014:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004016:	b2da      	uxtb	r2, r3
 8004018:	8979      	ldrh	r1, [r7, #10]
 800401a:	2300      	movs	r3, #0
 800401c:	9300      	str	r3, [sp, #0]
 800401e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004022:	68f8      	ldr	r0, [r7, #12]
 8004024:	f000 fa9a 	bl	800455c <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8004028:	68fb      	ldr	r3, [r7, #12]
 800402a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800402c:	b29b      	uxth	r3, r3
 800402e:	2b00      	cmp	r3, #0
 8004030:	d19a      	bne.n	8003f68 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004032:	697a      	ldr	r2, [r7, #20]
 8004034:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004036:	68f8      	ldr	r0, [r7, #12]
 8004038:	f000 f974 	bl	8004324 <I2C_WaitOnSTOPFlagUntilTimeout>
 800403c:	4603      	mov	r3, r0
 800403e:	2b00      	cmp	r3, #0
 8004040:	d001      	beq.n	8004046 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8004042:	2301      	movs	r3, #1
 8004044:	e01a      	b.n	800407c <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004046:	68fb      	ldr	r3, [r7, #12]
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	2220      	movs	r2, #32
 800404c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800404e:	68fb      	ldr	r3, [r7, #12]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	6859      	ldr	r1, [r3, #4]
 8004054:	68fb      	ldr	r3, [r7, #12]
 8004056:	681a      	ldr	r2, [r3, #0]
 8004058:	4b0b      	ldr	r3, [pc, #44]	; (8004088 <HAL_I2C_Mem_Read+0x230>)
 800405a:	400b      	ands	r3, r1
 800405c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800405e:	68fb      	ldr	r3, [r7, #12]
 8004060:	2220      	movs	r2, #32
 8004062:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8004066:	68fb      	ldr	r3, [r7, #12]
 8004068:	2200      	movs	r2, #0
 800406a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800406e:	68fb      	ldr	r3, [r7, #12]
 8004070:	2200      	movs	r2, #0
 8004072:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8004076:	2300      	movs	r3, #0
 8004078:	e000      	b.n	800407c <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 800407a:	2302      	movs	r3, #2
  }
}
 800407c:	4618      	mov	r0, r3
 800407e:	3718      	adds	r7, #24
 8004080:	46bd      	mov	sp, r7
 8004082:	bd80      	pop	{r7, pc}
 8004084:	80002400 	.word	0x80002400
 8004088:	fe00e800 	.word	0xfe00e800

0800408c <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 800408c:	b580      	push	{r7, lr}
 800408e:	b086      	sub	sp, #24
 8004090:	af02      	add	r7, sp, #8
 8004092:	60f8      	str	r0, [r7, #12]
 8004094:	4608      	mov	r0, r1
 8004096:	4611      	mov	r1, r2
 8004098:	461a      	mov	r2, r3
 800409a:	4603      	mov	r3, r0
 800409c:	817b      	strh	r3, [r7, #10]
 800409e:	460b      	mov	r3, r1
 80040a0:	813b      	strh	r3, [r7, #8]
 80040a2:	4613      	mov	r3, r2
 80040a4:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80040a6:	88fb      	ldrh	r3, [r7, #6]
 80040a8:	b2da      	uxtb	r2, r3
 80040aa:	8979      	ldrh	r1, [r7, #10]
 80040ac:	4b20      	ldr	r3, [pc, #128]	; (8004130 <I2C_RequestMemoryWrite+0xa4>)
 80040ae:	9300      	str	r3, [sp, #0]
 80040b0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80040b4:	68f8      	ldr	r0, [r7, #12]
 80040b6:	f000 fa51 	bl	800455c <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80040ba:	69fa      	ldr	r2, [r7, #28]
 80040bc:	69b9      	ldr	r1, [r7, #24]
 80040be:	68f8      	ldr	r0, [r7, #12]
 80040c0:	f000 f8f0 	bl	80042a4 <I2C_WaitOnTXISFlagUntilTimeout>
 80040c4:	4603      	mov	r3, r0
 80040c6:	2b00      	cmp	r3, #0
 80040c8:	d001      	beq.n	80040ce <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 80040ca:	2301      	movs	r3, #1
 80040cc:	e02c      	b.n	8004128 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80040ce:	88fb      	ldrh	r3, [r7, #6]
 80040d0:	2b01      	cmp	r3, #1
 80040d2:	d105      	bne.n	80040e0 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80040d4:	893b      	ldrh	r3, [r7, #8]
 80040d6:	b2da      	uxtb	r2, r3
 80040d8:	68fb      	ldr	r3, [r7, #12]
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	629a      	str	r2, [r3, #40]	; 0x28
 80040de:	e015      	b.n	800410c <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80040e0:	893b      	ldrh	r3, [r7, #8]
 80040e2:	0a1b      	lsrs	r3, r3, #8
 80040e4:	b29b      	uxth	r3, r3
 80040e6:	b2da      	uxtb	r2, r3
 80040e8:	68fb      	ldr	r3, [r7, #12]
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80040ee:	69fa      	ldr	r2, [r7, #28]
 80040f0:	69b9      	ldr	r1, [r7, #24]
 80040f2:	68f8      	ldr	r0, [r7, #12]
 80040f4:	f000 f8d6 	bl	80042a4 <I2C_WaitOnTXISFlagUntilTimeout>
 80040f8:	4603      	mov	r3, r0
 80040fa:	2b00      	cmp	r3, #0
 80040fc:	d001      	beq.n	8004102 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 80040fe:	2301      	movs	r3, #1
 8004100:	e012      	b.n	8004128 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004102:	893b      	ldrh	r3, [r7, #8]
 8004104:	b2da      	uxtb	r2, r3
 8004106:	68fb      	ldr	r3, [r7, #12]
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 800410c:	69fb      	ldr	r3, [r7, #28]
 800410e:	9300      	str	r3, [sp, #0]
 8004110:	69bb      	ldr	r3, [r7, #24]
 8004112:	2200      	movs	r2, #0
 8004114:	2180      	movs	r1, #128	; 0x80
 8004116:	68f8      	ldr	r0, [r7, #12]
 8004118:	f000 f884 	bl	8004224 <I2C_WaitOnFlagUntilTimeout>
 800411c:	4603      	mov	r3, r0
 800411e:	2b00      	cmp	r3, #0
 8004120:	d001      	beq.n	8004126 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8004122:	2301      	movs	r3, #1
 8004124:	e000      	b.n	8004128 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8004126:	2300      	movs	r3, #0
}
 8004128:	4618      	mov	r0, r3
 800412a:	3710      	adds	r7, #16
 800412c:	46bd      	mov	sp, r7
 800412e:	bd80      	pop	{r7, pc}
 8004130:	80002000 	.word	0x80002000

08004134 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8004134:	b580      	push	{r7, lr}
 8004136:	b086      	sub	sp, #24
 8004138:	af02      	add	r7, sp, #8
 800413a:	60f8      	str	r0, [r7, #12]
 800413c:	4608      	mov	r0, r1
 800413e:	4611      	mov	r1, r2
 8004140:	461a      	mov	r2, r3
 8004142:	4603      	mov	r3, r0
 8004144:	817b      	strh	r3, [r7, #10]
 8004146:	460b      	mov	r3, r1
 8004148:	813b      	strh	r3, [r7, #8]
 800414a:	4613      	mov	r3, r2
 800414c:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 800414e:	88fb      	ldrh	r3, [r7, #6]
 8004150:	b2da      	uxtb	r2, r3
 8004152:	8979      	ldrh	r1, [r7, #10]
 8004154:	4b20      	ldr	r3, [pc, #128]	; (80041d8 <I2C_RequestMemoryRead+0xa4>)
 8004156:	9300      	str	r3, [sp, #0]
 8004158:	2300      	movs	r3, #0
 800415a:	68f8      	ldr	r0, [r7, #12]
 800415c:	f000 f9fe 	bl	800455c <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004160:	69fa      	ldr	r2, [r7, #28]
 8004162:	69b9      	ldr	r1, [r7, #24]
 8004164:	68f8      	ldr	r0, [r7, #12]
 8004166:	f000 f89d 	bl	80042a4 <I2C_WaitOnTXISFlagUntilTimeout>
 800416a:	4603      	mov	r3, r0
 800416c:	2b00      	cmp	r3, #0
 800416e:	d001      	beq.n	8004174 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8004170:	2301      	movs	r3, #1
 8004172:	e02c      	b.n	80041ce <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004174:	88fb      	ldrh	r3, [r7, #6]
 8004176:	2b01      	cmp	r3, #1
 8004178:	d105      	bne.n	8004186 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800417a:	893b      	ldrh	r3, [r7, #8]
 800417c:	b2da      	uxtb	r2, r3
 800417e:	68fb      	ldr	r3, [r7, #12]
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	629a      	str	r2, [r3, #40]	; 0x28
 8004184:	e015      	b.n	80041b2 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8004186:	893b      	ldrh	r3, [r7, #8]
 8004188:	0a1b      	lsrs	r3, r3, #8
 800418a:	b29b      	uxth	r3, r3
 800418c:	b2da      	uxtb	r2, r3
 800418e:	68fb      	ldr	r3, [r7, #12]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004194:	69fa      	ldr	r2, [r7, #28]
 8004196:	69b9      	ldr	r1, [r7, #24]
 8004198:	68f8      	ldr	r0, [r7, #12]
 800419a:	f000 f883 	bl	80042a4 <I2C_WaitOnTXISFlagUntilTimeout>
 800419e:	4603      	mov	r3, r0
 80041a0:	2b00      	cmp	r3, #0
 80041a2:	d001      	beq.n	80041a8 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 80041a4:	2301      	movs	r3, #1
 80041a6:	e012      	b.n	80041ce <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80041a8:	893b      	ldrh	r3, [r7, #8]
 80041aa:	b2da      	uxtb	r2, r3
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 80041b2:	69fb      	ldr	r3, [r7, #28]
 80041b4:	9300      	str	r3, [sp, #0]
 80041b6:	69bb      	ldr	r3, [r7, #24]
 80041b8:	2200      	movs	r2, #0
 80041ba:	2140      	movs	r1, #64	; 0x40
 80041bc:	68f8      	ldr	r0, [r7, #12]
 80041be:	f000 f831 	bl	8004224 <I2C_WaitOnFlagUntilTimeout>
 80041c2:	4603      	mov	r3, r0
 80041c4:	2b00      	cmp	r3, #0
 80041c6:	d001      	beq.n	80041cc <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 80041c8:	2301      	movs	r3, #1
 80041ca:	e000      	b.n	80041ce <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 80041cc:	2300      	movs	r3, #0
}
 80041ce:	4618      	mov	r0, r3
 80041d0:	3710      	adds	r7, #16
 80041d2:	46bd      	mov	sp, r7
 80041d4:	bd80      	pop	{r7, pc}
 80041d6:	bf00      	nop
 80041d8:	80002000 	.word	0x80002000

080041dc <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80041dc:	b480      	push	{r7}
 80041de:	b083      	sub	sp, #12
 80041e0:	af00      	add	r7, sp, #0
 80041e2:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	699b      	ldr	r3, [r3, #24]
 80041ea:	f003 0302 	and.w	r3, r3, #2
 80041ee:	2b02      	cmp	r3, #2
 80041f0:	d103      	bne.n	80041fa <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	2200      	movs	r2, #0
 80041f8:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	699b      	ldr	r3, [r3, #24]
 8004200:	f003 0301 	and.w	r3, r3, #1
 8004204:	2b01      	cmp	r3, #1
 8004206:	d007      	beq.n	8004218 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	699a      	ldr	r2, [r3, #24]
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	f042 0201 	orr.w	r2, r2, #1
 8004216:	619a      	str	r2, [r3, #24]
  }
}
 8004218:	bf00      	nop
 800421a:	370c      	adds	r7, #12
 800421c:	46bd      	mov	sp, r7
 800421e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004222:	4770      	bx	lr

08004224 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8004224:	b580      	push	{r7, lr}
 8004226:	b084      	sub	sp, #16
 8004228:	af00      	add	r7, sp, #0
 800422a:	60f8      	str	r0, [r7, #12]
 800422c:	60b9      	str	r1, [r7, #8]
 800422e:	603b      	str	r3, [r7, #0]
 8004230:	4613      	mov	r3, r2
 8004232:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004234:	e022      	b.n	800427c <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004236:	683b      	ldr	r3, [r7, #0]
 8004238:	f1b3 3fff 	cmp.w	r3, #4294967295
 800423c:	d01e      	beq.n	800427c <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800423e:	f7fe fe81 	bl	8002f44 <HAL_GetTick>
 8004242:	4602      	mov	r2, r0
 8004244:	69bb      	ldr	r3, [r7, #24]
 8004246:	1ad3      	subs	r3, r2, r3
 8004248:	683a      	ldr	r2, [r7, #0]
 800424a:	429a      	cmp	r2, r3
 800424c:	d302      	bcc.n	8004254 <I2C_WaitOnFlagUntilTimeout+0x30>
 800424e:	683b      	ldr	r3, [r7, #0]
 8004250:	2b00      	cmp	r3, #0
 8004252:	d113      	bne.n	800427c <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004254:	68fb      	ldr	r3, [r7, #12]
 8004256:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004258:	f043 0220 	orr.w	r2, r3, #32
 800425c:	68fb      	ldr	r3, [r7, #12]
 800425e:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8004260:	68fb      	ldr	r3, [r7, #12]
 8004262:	2220      	movs	r2, #32
 8004264:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	2200      	movs	r2, #0
 800426c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004270:	68fb      	ldr	r3, [r7, #12]
 8004272:	2200      	movs	r2, #0
 8004274:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8004278:	2301      	movs	r3, #1
 800427a:	e00f      	b.n	800429c <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800427c:	68fb      	ldr	r3, [r7, #12]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	699a      	ldr	r2, [r3, #24]
 8004282:	68bb      	ldr	r3, [r7, #8]
 8004284:	4013      	ands	r3, r2
 8004286:	68ba      	ldr	r2, [r7, #8]
 8004288:	429a      	cmp	r2, r3
 800428a:	bf0c      	ite	eq
 800428c:	2301      	moveq	r3, #1
 800428e:	2300      	movne	r3, #0
 8004290:	b2db      	uxtb	r3, r3
 8004292:	461a      	mov	r2, r3
 8004294:	79fb      	ldrb	r3, [r7, #7]
 8004296:	429a      	cmp	r2, r3
 8004298:	d0cd      	beq.n	8004236 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800429a:	2300      	movs	r3, #0
}
 800429c:	4618      	mov	r0, r3
 800429e:	3710      	adds	r7, #16
 80042a0:	46bd      	mov	sp, r7
 80042a2:	bd80      	pop	{r7, pc}

080042a4 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80042a4:	b580      	push	{r7, lr}
 80042a6:	b084      	sub	sp, #16
 80042a8:	af00      	add	r7, sp, #0
 80042aa:	60f8      	str	r0, [r7, #12]
 80042ac:	60b9      	str	r1, [r7, #8]
 80042ae:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80042b0:	e02c      	b.n	800430c <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80042b2:	687a      	ldr	r2, [r7, #4]
 80042b4:	68b9      	ldr	r1, [r7, #8]
 80042b6:	68f8      	ldr	r0, [r7, #12]
 80042b8:	f000 f870 	bl	800439c <I2C_IsErrorOccurred>
 80042bc:	4603      	mov	r3, r0
 80042be:	2b00      	cmp	r3, #0
 80042c0:	d001      	beq.n	80042c6 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80042c2:	2301      	movs	r3, #1
 80042c4:	e02a      	b.n	800431c <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80042c6:	68bb      	ldr	r3, [r7, #8]
 80042c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80042cc:	d01e      	beq.n	800430c <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80042ce:	f7fe fe39 	bl	8002f44 <HAL_GetTick>
 80042d2:	4602      	mov	r2, r0
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	1ad3      	subs	r3, r2, r3
 80042d8:	68ba      	ldr	r2, [r7, #8]
 80042da:	429a      	cmp	r2, r3
 80042dc:	d302      	bcc.n	80042e4 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 80042de:	68bb      	ldr	r3, [r7, #8]
 80042e0:	2b00      	cmp	r3, #0
 80042e2:	d113      	bne.n	800430c <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80042e4:	68fb      	ldr	r3, [r7, #12]
 80042e6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80042e8:	f043 0220 	orr.w	r2, r3, #32
 80042ec:	68fb      	ldr	r3, [r7, #12]
 80042ee:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80042f0:	68fb      	ldr	r3, [r7, #12]
 80042f2:	2220      	movs	r2, #32
 80042f4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80042f8:	68fb      	ldr	r3, [r7, #12]
 80042fa:	2200      	movs	r2, #0
 80042fc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004300:	68fb      	ldr	r3, [r7, #12]
 8004302:	2200      	movs	r2, #0
 8004304:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8004308:	2301      	movs	r3, #1
 800430a:	e007      	b.n	800431c <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800430c:	68fb      	ldr	r3, [r7, #12]
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	699b      	ldr	r3, [r3, #24]
 8004312:	f003 0302 	and.w	r3, r3, #2
 8004316:	2b02      	cmp	r3, #2
 8004318:	d1cb      	bne.n	80042b2 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800431a:	2300      	movs	r3, #0
}
 800431c:	4618      	mov	r0, r3
 800431e:	3710      	adds	r7, #16
 8004320:	46bd      	mov	sp, r7
 8004322:	bd80      	pop	{r7, pc}

08004324 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004324:	b580      	push	{r7, lr}
 8004326:	b084      	sub	sp, #16
 8004328:	af00      	add	r7, sp, #0
 800432a:	60f8      	str	r0, [r7, #12]
 800432c:	60b9      	str	r1, [r7, #8]
 800432e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004330:	e028      	b.n	8004384 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004332:	687a      	ldr	r2, [r7, #4]
 8004334:	68b9      	ldr	r1, [r7, #8]
 8004336:	68f8      	ldr	r0, [r7, #12]
 8004338:	f000 f830 	bl	800439c <I2C_IsErrorOccurred>
 800433c:	4603      	mov	r3, r0
 800433e:	2b00      	cmp	r3, #0
 8004340:	d001      	beq.n	8004346 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8004342:	2301      	movs	r3, #1
 8004344:	e026      	b.n	8004394 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004346:	f7fe fdfd 	bl	8002f44 <HAL_GetTick>
 800434a:	4602      	mov	r2, r0
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	1ad3      	subs	r3, r2, r3
 8004350:	68ba      	ldr	r2, [r7, #8]
 8004352:	429a      	cmp	r2, r3
 8004354:	d302      	bcc.n	800435c <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8004356:	68bb      	ldr	r3, [r7, #8]
 8004358:	2b00      	cmp	r3, #0
 800435a:	d113      	bne.n	8004384 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800435c:	68fb      	ldr	r3, [r7, #12]
 800435e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004360:	f043 0220 	orr.w	r2, r3, #32
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8004368:	68fb      	ldr	r3, [r7, #12]
 800436a:	2220      	movs	r2, #32
 800436c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004370:	68fb      	ldr	r3, [r7, #12]
 8004372:	2200      	movs	r2, #0
 8004374:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004378:	68fb      	ldr	r3, [r7, #12]
 800437a:	2200      	movs	r2, #0
 800437c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8004380:	2301      	movs	r3, #1
 8004382:	e007      	b.n	8004394 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004384:	68fb      	ldr	r3, [r7, #12]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	699b      	ldr	r3, [r3, #24]
 800438a:	f003 0320 	and.w	r3, r3, #32
 800438e:	2b20      	cmp	r3, #32
 8004390:	d1cf      	bne.n	8004332 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8004392:	2300      	movs	r3, #0
}
 8004394:	4618      	mov	r0, r3
 8004396:	3710      	adds	r7, #16
 8004398:	46bd      	mov	sp, r7
 800439a:	bd80      	pop	{r7, pc}

0800439c <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800439c:	b580      	push	{r7, lr}
 800439e:	b08a      	sub	sp, #40	; 0x28
 80043a0:	af00      	add	r7, sp, #0
 80043a2:	60f8      	str	r0, [r7, #12]
 80043a4:	60b9      	str	r1, [r7, #8]
 80043a6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80043a8:	2300      	movs	r3, #0
 80043aa:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 80043ae:	68fb      	ldr	r3, [r7, #12]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	699b      	ldr	r3, [r3, #24]
 80043b4:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 80043b6:	2300      	movs	r3, #0
 80043b8:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80043be:	69bb      	ldr	r3, [r7, #24]
 80043c0:	f003 0310 	and.w	r3, r3, #16
 80043c4:	2b00      	cmp	r3, #0
 80043c6:	d068      	beq.n	800449a <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80043c8:	68fb      	ldr	r3, [r7, #12]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	2210      	movs	r2, #16
 80043ce:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80043d0:	e049      	b.n	8004466 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80043d2:	68bb      	ldr	r3, [r7, #8]
 80043d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80043d8:	d045      	beq.n	8004466 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80043da:	f7fe fdb3 	bl	8002f44 <HAL_GetTick>
 80043de:	4602      	mov	r2, r0
 80043e0:	69fb      	ldr	r3, [r7, #28]
 80043e2:	1ad3      	subs	r3, r2, r3
 80043e4:	68ba      	ldr	r2, [r7, #8]
 80043e6:	429a      	cmp	r2, r3
 80043e8:	d302      	bcc.n	80043f0 <I2C_IsErrorOccurred+0x54>
 80043ea:	68bb      	ldr	r3, [r7, #8]
 80043ec:	2b00      	cmp	r3, #0
 80043ee:	d13a      	bne.n	8004466 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	685b      	ldr	r3, [r3, #4]
 80043f6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80043fa:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 80043fc:	68fb      	ldr	r3, [r7, #12]
 80043fe:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8004402:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	699b      	ldr	r3, [r3, #24]
 800440a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800440e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004412:	d121      	bne.n	8004458 <I2C_IsErrorOccurred+0xbc>
 8004414:	697b      	ldr	r3, [r7, #20]
 8004416:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800441a:	d01d      	beq.n	8004458 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 800441c:	7cfb      	ldrb	r3, [r7, #19]
 800441e:	2b20      	cmp	r3, #32
 8004420:	d01a      	beq.n	8004458 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8004422:	68fb      	ldr	r3, [r7, #12]
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	685a      	ldr	r2, [r3, #4]
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004430:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8004432:	f7fe fd87 	bl	8002f44 <HAL_GetTick>
 8004436:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004438:	e00e      	b.n	8004458 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800443a:	f7fe fd83 	bl	8002f44 <HAL_GetTick>
 800443e:	4602      	mov	r2, r0
 8004440:	69fb      	ldr	r3, [r7, #28]
 8004442:	1ad3      	subs	r3, r2, r3
 8004444:	2b19      	cmp	r3, #25
 8004446:	d907      	bls.n	8004458 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |=HAL_I2C_ERROR_TIMEOUT;
 8004448:	6a3b      	ldr	r3, [r7, #32]
 800444a:	f043 0320 	orr.w	r3, r3, #32
 800444e:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8004450:	2301      	movs	r3, #1
 8004452:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

              break;
 8004456:	e006      	b.n	8004466 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004458:	68fb      	ldr	r3, [r7, #12]
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	699b      	ldr	r3, [r3, #24]
 800445e:	f003 0320 	and.w	r3, r3, #32
 8004462:	2b20      	cmp	r3, #32
 8004464:	d1e9      	bne.n	800443a <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8004466:	68fb      	ldr	r3, [r7, #12]
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	699b      	ldr	r3, [r3, #24]
 800446c:	f003 0320 	and.w	r3, r3, #32
 8004470:	2b20      	cmp	r3, #32
 8004472:	d003      	beq.n	800447c <I2C_IsErrorOccurred+0xe0>
 8004474:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004478:	2b00      	cmp	r3, #0
 800447a:	d0aa      	beq.n	80043d2 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 800447c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004480:	2b00      	cmp	r3, #0
 8004482:	d103      	bne.n	800448c <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	2220      	movs	r2, #32
 800448a:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 800448c:	6a3b      	ldr	r3, [r7, #32]
 800448e:	f043 0304 	orr.w	r3, r3, #4
 8004492:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8004494:	2301      	movs	r3, #1
 8004496:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800449a:	68fb      	ldr	r3, [r7, #12]
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	699b      	ldr	r3, [r3, #24]
 80044a0:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80044a2:	69bb      	ldr	r3, [r7, #24]
 80044a4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80044a8:	2b00      	cmp	r3, #0
 80044aa:	d00b      	beq.n	80044c4 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 80044ac:	6a3b      	ldr	r3, [r7, #32]
 80044ae:	f043 0301 	orr.w	r3, r3, #1
 80044b2:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80044b4:	68fb      	ldr	r3, [r7, #12]
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	f44f 7280 	mov.w	r2, #256	; 0x100
 80044bc:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80044be:	2301      	movs	r3, #1
 80044c0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80044c4:	69bb      	ldr	r3, [r7, #24]
 80044c6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80044ca:	2b00      	cmp	r3, #0
 80044cc:	d00b      	beq.n	80044e6 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 80044ce:	6a3b      	ldr	r3, [r7, #32]
 80044d0:	f043 0308 	orr.w	r3, r3, #8
 80044d4:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80044d6:	68fb      	ldr	r3, [r7, #12]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80044de:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80044e0:	2301      	movs	r3, #1
 80044e2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 80044e6:	69bb      	ldr	r3, [r7, #24]
 80044e8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80044ec:	2b00      	cmp	r3, #0
 80044ee:	d00b      	beq.n	8004508 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 80044f0:	6a3b      	ldr	r3, [r7, #32]
 80044f2:	f043 0302 	orr.w	r3, r3, #2
 80044f6:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80044f8:	68fb      	ldr	r3, [r7, #12]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004500:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004502:	2301      	movs	r3, #1
 8004504:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 8004508:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800450c:	2b00      	cmp	r3, #0
 800450e:	d01c      	beq.n	800454a <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8004510:	68f8      	ldr	r0, [r7, #12]
 8004512:	f7ff fe63 	bl	80041dc <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004516:	68fb      	ldr	r3, [r7, #12]
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	6859      	ldr	r1, [r3, #4]
 800451c:	68fb      	ldr	r3, [r7, #12]
 800451e:	681a      	ldr	r2, [r3, #0]
 8004520:	4b0d      	ldr	r3, [pc, #52]	; (8004558 <I2C_IsErrorOccurred+0x1bc>)
 8004522:	400b      	ands	r3, r1
 8004524:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8004526:	68fb      	ldr	r3, [r7, #12]
 8004528:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800452a:	6a3b      	ldr	r3, [r7, #32]
 800452c:	431a      	orrs	r2, r3
 800452e:	68fb      	ldr	r3, [r7, #12]
 8004530:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8004532:	68fb      	ldr	r3, [r7, #12]
 8004534:	2220      	movs	r2, #32
 8004536:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800453a:	68fb      	ldr	r3, [r7, #12]
 800453c:	2200      	movs	r2, #0
 800453e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004542:	68fb      	ldr	r3, [r7, #12]
 8004544:	2200      	movs	r2, #0
 8004546:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 800454a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 800454e:	4618      	mov	r0, r3
 8004550:	3728      	adds	r7, #40	; 0x28
 8004552:	46bd      	mov	sp, r7
 8004554:	bd80      	pop	{r7, pc}
 8004556:	bf00      	nop
 8004558:	fe00e800 	.word	0xfe00e800

0800455c <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 800455c:	b480      	push	{r7}
 800455e:	b087      	sub	sp, #28
 8004560:	af00      	add	r7, sp, #0
 8004562:	60f8      	str	r0, [r7, #12]
 8004564:	607b      	str	r3, [r7, #4]
 8004566:	460b      	mov	r3, r1
 8004568:	817b      	strh	r3, [r7, #10]
 800456a:	4613      	mov	r3, r2
 800456c:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800456e:	897b      	ldrh	r3, [r7, #10]
 8004570:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8004574:	7a7b      	ldrb	r3, [r7, #9]
 8004576:	041b      	lsls	r3, r3, #16
 8004578:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800457c:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004582:	6a3b      	ldr	r3, [r7, #32]
 8004584:	4313      	orrs	r3, r2
 8004586:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800458a:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 800458c:	68fb      	ldr	r3, [r7, #12]
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	685a      	ldr	r2, [r3, #4]
 8004592:	6a3b      	ldr	r3, [r7, #32]
 8004594:	0d5b      	lsrs	r3, r3, #21
 8004596:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 800459a:	4b08      	ldr	r3, [pc, #32]	; (80045bc <I2C_TransferConfig+0x60>)
 800459c:	430b      	orrs	r3, r1
 800459e:	43db      	mvns	r3, r3
 80045a0:	ea02 0103 	and.w	r1, r2, r3
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	697a      	ldr	r2, [r7, #20]
 80045aa:	430a      	orrs	r2, r1
 80045ac:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 80045ae:	bf00      	nop
 80045b0:	371c      	adds	r7, #28
 80045b2:	46bd      	mov	sp, r7
 80045b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045b8:	4770      	bx	lr
 80045ba:	bf00      	nop
 80045bc:	03ff63ff 	.word	0x03ff63ff

080045c0 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80045c0:	b480      	push	{r7}
 80045c2:	b083      	sub	sp, #12
 80045c4:	af00      	add	r7, sp, #0
 80045c6:	6078      	str	r0, [r7, #4]
 80045c8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80045d0:	b2db      	uxtb	r3, r3
 80045d2:	2b20      	cmp	r3, #32
 80045d4:	d138      	bne.n	8004648 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80045dc:	2b01      	cmp	r3, #1
 80045de:	d101      	bne.n	80045e4 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80045e0:	2302      	movs	r3, #2
 80045e2:	e032      	b.n	800464a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	2201      	movs	r2, #1
 80045e8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	2224      	movs	r2, #36	; 0x24
 80045f0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	681a      	ldr	r2, [r3, #0]
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	f022 0201 	bic.w	r2, r2, #1
 8004602:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	681a      	ldr	r2, [r3, #0]
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8004612:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	6819      	ldr	r1, [r3, #0]
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	683a      	ldr	r2, [r7, #0]
 8004620:	430a      	orrs	r2, r1
 8004622:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	681a      	ldr	r2, [r3, #0]
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	f042 0201 	orr.w	r2, r2, #1
 8004632:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	2220      	movs	r2, #32
 8004638:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	2200      	movs	r2, #0
 8004640:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8004644:	2300      	movs	r3, #0
 8004646:	e000      	b.n	800464a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8004648:	2302      	movs	r3, #2
  }
}
 800464a:	4618      	mov	r0, r3
 800464c:	370c      	adds	r7, #12
 800464e:	46bd      	mov	sp, r7
 8004650:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004654:	4770      	bx	lr

08004656 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8004656:	b480      	push	{r7}
 8004658:	b085      	sub	sp, #20
 800465a:	af00      	add	r7, sp, #0
 800465c:	6078      	str	r0, [r7, #4]
 800465e:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004666:	b2db      	uxtb	r3, r3
 8004668:	2b20      	cmp	r3, #32
 800466a:	d139      	bne.n	80046e0 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004672:	2b01      	cmp	r3, #1
 8004674:	d101      	bne.n	800467a <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8004676:	2302      	movs	r3, #2
 8004678:	e033      	b.n	80046e2 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	2201      	movs	r2, #1
 800467e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	2224      	movs	r2, #36	; 0x24
 8004686:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	681a      	ldr	r2, [r3, #0]
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	f022 0201 	bic.w	r2, r2, #1
 8004698:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80046a2:	68fb      	ldr	r3, [r7, #12]
 80046a4:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80046a8:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80046aa:	683b      	ldr	r3, [r7, #0]
 80046ac:	021b      	lsls	r3, r3, #8
 80046ae:	68fa      	ldr	r2, [r7, #12]
 80046b0:	4313      	orrs	r3, r2
 80046b2:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	68fa      	ldr	r2, [r7, #12]
 80046ba:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	681a      	ldr	r2, [r3, #0]
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	f042 0201 	orr.w	r2, r2, #1
 80046ca:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	2220      	movs	r2, #32
 80046d0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	2200      	movs	r2, #0
 80046d8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80046dc:	2300      	movs	r3, #0
 80046de:	e000      	b.n	80046e2 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80046e0:	2302      	movs	r3, #2
  }
}
 80046e2:	4618      	mov	r0, r3
 80046e4:	3714      	adds	r7, #20
 80046e6:	46bd      	mov	sp, r7
 80046e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046ec:	4770      	bx	lr
	...

080046f0 <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80046f0:	b480      	push	{r7}
 80046f2:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80046f4:	4b05      	ldr	r3, [pc, #20]	; (800470c <HAL_PWR_EnableBkUpAccess+0x1c>)
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	4a04      	ldr	r2, [pc, #16]	; (800470c <HAL_PWR_EnableBkUpAccess+0x1c>)
 80046fa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80046fe:	6013      	str	r3, [r2, #0]
}
 8004700:	bf00      	nop
 8004702:	46bd      	mov	sp, r7
 8004704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004708:	4770      	bx	lr
 800470a:	bf00      	nop
 800470c:	40007000 	.word	0x40007000

08004710 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8004710:	b580      	push	{r7, lr}
 8004712:	b082      	sub	sp, #8
 8004714:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 8004716:	2300      	movs	r3, #0
 8004718:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 800471a:	4b23      	ldr	r3, [pc, #140]	; (80047a8 <HAL_PWREx_EnableOverDrive+0x98>)
 800471c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800471e:	4a22      	ldr	r2, [pc, #136]	; (80047a8 <HAL_PWREx_EnableOverDrive+0x98>)
 8004720:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004724:	6413      	str	r3, [r2, #64]	; 0x40
 8004726:	4b20      	ldr	r3, [pc, #128]	; (80047a8 <HAL_PWREx_EnableOverDrive+0x98>)
 8004728:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800472a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800472e:	603b      	str	r3, [r7, #0]
 8004730:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8004732:	4b1e      	ldr	r3, [pc, #120]	; (80047ac <HAL_PWREx_EnableOverDrive+0x9c>)
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	4a1d      	ldr	r2, [pc, #116]	; (80047ac <HAL_PWREx_EnableOverDrive+0x9c>)
 8004738:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800473c:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800473e:	f7fe fc01 	bl	8002f44 <HAL_GetTick>
 8004742:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8004744:	e009      	b.n	800475a <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8004746:	f7fe fbfd 	bl	8002f44 <HAL_GetTick>
 800474a:	4602      	mov	r2, r0
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	1ad3      	subs	r3, r2, r3
 8004750:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004754:	d901      	bls.n	800475a <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 8004756:	2303      	movs	r3, #3
 8004758:	e022      	b.n	80047a0 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800475a:	4b14      	ldr	r3, [pc, #80]	; (80047ac <HAL_PWREx_EnableOverDrive+0x9c>)
 800475c:	685b      	ldr	r3, [r3, #4]
 800475e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004762:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004766:	d1ee      	bne.n	8004746 <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8004768:	4b10      	ldr	r3, [pc, #64]	; (80047ac <HAL_PWREx_EnableOverDrive+0x9c>)
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	4a0f      	ldr	r2, [pc, #60]	; (80047ac <HAL_PWREx_EnableOverDrive+0x9c>)
 800476e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004772:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004774:	f7fe fbe6 	bl	8002f44 <HAL_GetTick>
 8004778:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800477a:	e009      	b.n	8004790 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800477c:	f7fe fbe2 	bl	8002f44 <HAL_GetTick>
 8004780:	4602      	mov	r2, r0
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	1ad3      	subs	r3, r2, r3
 8004786:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800478a:	d901      	bls.n	8004790 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 800478c:	2303      	movs	r3, #3
 800478e:	e007      	b.n	80047a0 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8004790:	4b06      	ldr	r3, [pc, #24]	; (80047ac <HAL_PWREx_EnableOverDrive+0x9c>)
 8004792:	685b      	ldr	r3, [r3, #4]
 8004794:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004798:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800479c:	d1ee      	bne.n	800477c <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 800479e:	2300      	movs	r3, #0
}
 80047a0:	4618      	mov	r0, r3
 80047a2:	3708      	adds	r7, #8
 80047a4:	46bd      	mov	sp, r7
 80047a6:	bd80      	pop	{r7, pc}
 80047a8:	40023800 	.word	0x40023800
 80047ac:	40007000 	.word	0x40007000

080047b0 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80047b0:	b580      	push	{r7, lr}
 80047b2:	b086      	sub	sp, #24
 80047b4:	af00      	add	r7, sp, #0
 80047b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 80047b8:	2300      	movs	r3, #0
 80047ba:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	2b00      	cmp	r3, #0
 80047c0:	d101      	bne.n	80047c6 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 80047c2:	2301      	movs	r3, #1
 80047c4:	e29b      	b.n	8004cfe <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	f003 0301 	and.w	r3, r3, #1
 80047ce:	2b00      	cmp	r3, #0
 80047d0:	f000 8087 	beq.w	80048e2 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80047d4:	4b96      	ldr	r3, [pc, #600]	; (8004a30 <HAL_RCC_OscConfig+0x280>)
 80047d6:	689b      	ldr	r3, [r3, #8]
 80047d8:	f003 030c 	and.w	r3, r3, #12
 80047dc:	2b04      	cmp	r3, #4
 80047de:	d00c      	beq.n	80047fa <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80047e0:	4b93      	ldr	r3, [pc, #588]	; (8004a30 <HAL_RCC_OscConfig+0x280>)
 80047e2:	689b      	ldr	r3, [r3, #8]
 80047e4:	f003 030c 	and.w	r3, r3, #12
 80047e8:	2b08      	cmp	r3, #8
 80047ea:	d112      	bne.n	8004812 <HAL_RCC_OscConfig+0x62>
 80047ec:	4b90      	ldr	r3, [pc, #576]	; (8004a30 <HAL_RCC_OscConfig+0x280>)
 80047ee:	685b      	ldr	r3, [r3, #4]
 80047f0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80047f4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80047f8:	d10b      	bne.n	8004812 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80047fa:	4b8d      	ldr	r3, [pc, #564]	; (8004a30 <HAL_RCC_OscConfig+0x280>)
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004802:	2b00      	cmp	r3, #0
 8004804:	d06c      	beq.n	80048e0 <HAL_RCC_OscConfig+0x130>
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	685b      	ldr	r3, [r3, #4]
 800480a:	2b00      	cmp	r3, #0
 800480c:	d168      	bne.n	80048e0 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 800480e:	2301      	movs	r3, #1
 8004810:	e275      	b.n	8004cfe <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	685b      	ldr	r3, [r3, #4]
 8004816:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800481a:	d106      	bne.n	800482a <HAL_RCC_OscConfig+0x7a>
 800481c:	4b84      	ldr	r3, [pc, #528]	; (8004a30 <HAL_RCC_OscConfig+0x280>)
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	4a83      	ldr	r2, [pc, #524]	; (8004a30 <HAL_RCC_OscConfig+0x280>)
 8004822:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004826:	6013      	str	r3, [r2, #0]
 8004828:	e02e      	b.n	8004888 <HAL_RCC_OscConfig+0xd8>
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	685b      	ldr	r3, [r3, #4]
 800482e:	2b00      	cmp	r3, #0
 8004830:	d10c      	bne.n	800484c <HAL_RCC_OscConfig+0x9c>
 8004832:	4b7f      	ldr	r3, [pc, #508]	; (8004a30 <HAL_RCC_OscConfig+0x280>)
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	4a7e      	ldr	r2, [pc, #504]	; (8004a30 <HAL_RCC_OscConfig+0x280>)
 8004838:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800483c:	6013      	str	r3, [r2, #0]
 800483e:	4b7c      	ldr	r3, [pc, #496]	; (8004a30 <HAL_RCC_OscConfig+0x280>)
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	4a7b      	ldr	r2, [pc, #492]	; (8004a30 <HAL_RCC_OscConfig+0x280>)
 8004844:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004848:	6013      	str	r3, [r2, #0]
 800484a:	e01d      	b.n	8004888 <HAL_RCC_OscConfig+0xd8>
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	685b      	ldr	r3, [r3, #4]
 8004850:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004854:	d10c      	bne.n	8004870 <HAL_RCC_OscConfig+0xc0>
 8004856:	4b76      	ldr	r3, [pc, #472]	; (8004a30 <HAL_RCC_OscConfig+0x280>)
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	4a75      	ldr	r2, [pc, #468]	; (8004a30 <HAL_RCC_OscConfig+0x280>)
 800485c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004860:	6013      	str	r3, [r2, #0]
 8004862:	4b73      	ldr	r3, [pc, #460]	; (8004a30 <HAL_RCC_OscConfig+0x280>)
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	4a72      	ldr	r2, [pc, #456]	; (8004a30 <HAL_RCC_OscConfig+0x280>)
 8004868:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800486c:	6013      	str	r3, [r2, #0]
 800486e:	e00b      	b.n	8004888 <HAL_RCC_OscConfig+0xd8>
 8004870:	4b6f      	ldr	r3, [pc, #444]	; (8004a30 <HAL_RCC_OscConfig+0x280>)
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	4a6e      	ldr	r2, [pc, #440]	; (8004a30 <HAL_RCC_OscConfig+0x280>)
 8004876:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800487a:	6013      	str	r3, [r2, #0]
 800487c:	4b6c      	ldr	r3, [pc, #432]	; (8004a30 <HAL_RCC_OscConfig+0x280>)
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	4a6b      	ldr	r2, [pc, #428]	; (8004a30 <HAL_RCC_OscConfig+0x280>)
 8004882:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004886:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	685b      	ldr	r3, [r3, #4]
 800488c:	2b00      	cmp	r3, #0
 800488e:	d013      	beq.n	80048b8 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004890:	f7fe fb58 	bl	8002f44 <HAL_GetTick>
 8004894:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004896:	e008      	b.n	80048aa <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004898:	f7fe fb54 	bl	8002f44 <HAL_GetTick>
 800489c:	4602      	mov	r2, r0
 800489e:	693b      	ldr	r3, [r7, #16]
 80048a0:	1ad3      	subs	r3, r2, r3
 80048a2:	2b64      	cmp	r3, #100	; 0x64
 80048a4:	d901      	bls.n	80048aa <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80048a6:	2303      	movs	r3, #3
 80048a8:	e229      	b.n	8004cfe <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80048aa:	4b61      	ldr	r3, [pc, #388]	; (8004a30 <HAL_RCC_OscConfig+0x280>)
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80048b2:	2b00      	cmp	r3, #0
 80048b4:	d0f0      	beq.n	8004898 <HAL_RCC_OscConfig+0xe8>
 80048b6:	e014      	b.n	80048e2 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80048b8:	f7fe fb44 	bl	8002f44 <HAL_GetTick>
 80048bc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80048be:	e008      	b.n	80048d2 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80048c0:	f7fe fb40 	bl	8002f44 <HAL_GetTick>
 80048c4:	4602      	mov	r2, r0
 80048c6:	693b      	ldr	r3, [r7, #16]
 80048c8:	1ad3      	subs	r3, r2, r3
 80048ca:	2b64      	cmp	r3, #100	; 0x64
 80048cc:	d901      	bls.n	80048d2 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 80048ce:	2303      	movs	r3, #3
 80048d0:	e215      	b.n	8004cfe <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80048d2:	4b57      	ldr	r3, [pc, #348]	; (8004a30 <HAL_RCC_OscConfig+0x280>)
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80048da:	2b00      	cmp	r3, #0
 80048dc:	d1f0      	bne.n	80048c0 <HAL_RCC_OscConfig+0x110>
 80048de:	e000      	b.n	80048e2 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80048e0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	f003 0302 	and.w	r3, r3, #2
 80048ea:	2b00      	cmp	r3, #0
 80048ec:	d069      	beq.n	80049c2 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80048ee:	4b50      	ldr	r3, [pc, #320]	; (8004a30 <HAL_RCC_OscConfig+0x280>)
 80048f0:	689b      	ldr	r3, [r3, #8]
 80048f2:	f003 030c 	and.w	r3, r3, #12
 80048f6:	2b00      	cmp	r3, #0
 80048f8:	d00b      	beq.n	8004912 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80048fa:	4b4d      	ldr	r3, [pc, #308]	; (8004a30 <HAL_RCC_OscConfig+0x280>)
 80048fc:	689b      	ldr	r3, [r3, #8]
 80048fe:	f003 030c 	and.w	r3, r3, #12
 8004902:	2b08      	cmp	r3, #8
 8004904:	d11c      	bne.n	8004940 <HAL_RCC_OscConfig+0x190>
 8004906:	4b4a      	ldr	r3, [pc, #296]	; (8004a30 <HAL_RCC_OscConfig+0x280>)
 8004908:	685b      	ldr	r3, [r3, #4]
 800490a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800490e:	2b00      	cmp	r3, #0
 8004910:	d116      	bne.n	8004940 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004912:	4b47      	ldr	r3, [pc, #284]	; (8004a30 <HAL_RCC_OscConfig+0x280>)
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	f003 0302 	and.w	r3, r3, #2
 800491a:	2b00      	cmp	r3, #0
 800491c:	d005      	beq.n	800492a <HAL_RCC_OscConfig+0x17a>
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	68db      	ldr	r3, [r3, #12]
 8004922:	2b01      	cmp	r3, #1
 8004924:	d001      	beq.n	800492a <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8004926:	2301      	movs	r3, #1
 8004928:	e1e9      	b.n	8004cfe <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800492a:	4b41      	ldr	r3, [pc, #260]	; (8004a30 <HAL_RCC_OscConfig+0x280>)
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	691b      	ldr	r3, [r3, #16]
 8004936:	00db      	lsls	r3, r3, #3
 8004938:	493d      	ldr	r1, [pc, #244]	; (8004a30 <HAL_RCC_OscConfig+0x280>)
 800493a:	4313      	orrs	r3, r2
 800493c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800493e:	e040      	b.n	80049c2 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	68db      	ldr	r3, [r3, #12]
 8004944:	2b00      	cmp	r3, #0
 8004946:	d023      	beq.n	8004990 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004948:	4b39      	ldr	r3, [pc, #228]	; (8004a30 <HAL_RCC_OscConfig+0x280>)
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	4a38      	ldr	r2, [pc, #224]	; (8004a30 <HAL_RCC_OscConfig+0x280>)
 800494e:	f043 0301 	orr.w	r3, r3, #1
 8004952:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004954:	f7fe faf6 	bl	8002f44 <HAL_GetTick>
 8004958:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800495a:	e008      	b.n	800496e <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800495c:	f7fe faf2 	bl	8002f44 <HAL_GetTick>
 8004960:	4602      	mov	r2, r0
 8004962:	693b      	ldr	r3, [r7, #16]
 8004964:	1ad3      	subs	r3, r2, r3
 8004966:	2b02      	cmp	r3, #2
 8004968:	d901      	bls.n	800496e <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 800496a:	2303      	movs	r3, #3
 800496c:	e1c7      	b.n	8004cfe <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800496e:	4b30      	ldr	r3, [pc, #192]	; (8004a30 <HAL_RCC_OscConfig+0x280>)
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	f003 0302 	and.w	r3, r3, #2
 8004976:	2b00      	cmp	r3, #0
 8004978:	d0f0      	beq.n	800495c <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800497a:	4b2d      	ldr	r3, [pc, #180]	; (8004a30 <HAL_RCC_OscConfig+0x280>)
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	691b      	ldr	r3, [r3, #16]
 8004986:	00db      	lsls	r3, r3, #3
 8004988:	4929      	ldr	r1, [pc, #164]	; (8004a30 <HAL_RCC_OscConfig+0x280>)
 800498a:	4313      	orrs	r3, r2
 800498c:	600b      	str	r3, [r1, #0]
 800498e:	e018      	b.n	80049c2 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004990:	4b27      	ldr	r3, [pc, #156]	; (8004a30 <HAL_RCC_OscConfig+0x280>)
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	4a26      	ldr	r2, [pc, #152]	; (8004a30 <HAL_RCC_OscConfig+0x280>)
 8004996:	f023 0301 	bic.w	r3, r3, #1
 800499a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800499c:	f7fe fad2 	bl	8002f44 <HAL_GetTick>
 80049a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80049a2:	e008      	b.n	80049b6 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80049a4:	f7fe face 	bl	8002f44 <HAL_GetTick>
 80049a8:	4602      	mov	r2, r0
 80049aa:	693b      	ldr	r3, [r7, #16]
 80049ac:	1ad3      	subs	r3, r2, r3
 80049ae:	2b02      	cmp	r3, #2
 80049b0:	d901      	bls.n	80049b6 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80049b2:	2303      	movs	r3, #3
 80049b4:	e1a3      	b.n	8004cfe <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80049b6:	4b1e      	ldr	r3, [pc, #120]	; (8004a30 <HAL_RCC_OscConfig+0x280>)
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	f003 0302 	and.w	r3, r3, #2
 80049be:	2b00      	cmp	r3, #0
 80049c0:	d1f0      	bne.n	80049a4 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	f003 0308 	and.w	r3, r3, #8
 80049ca:	2b00      	cmp	r3, #0
 80049cc:	d038      	beq.n	8004a40 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	695b      	ldr	r3, [r3, #20]
 80049d2:	2b00      	cmp	r3, #0
 80049d4:	d019      	beq.n	8004a0a <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80049d6:	4b16      	ldr	r3, [pc, #88]	; (8004a30 <HAL_RCC_OscConfig+0x280>)
 80049d8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80049da:	4a15      	ldr	r2, [pc, #84]	; (8004a30 <HAL_RCC_OscConfig+0x280>)
 80049dc:	f043 0301 	orr.w	r3, r3, #1
 80049e0:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80049e2:	f7fe faaf 	bl	8002f44 <HAL_GetTick>
 80049e6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80049e8:	e008      	b.n	80049fc <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80049ea:	f7fe faab 	bl	8002f44 <HAL_GetTick>
 80049ee:	4602      	mov	r2, r0
 80049f0:	693b      	ldr	r3, [r7, #16]
 80049f2:	1ad3      	subs	r3, r2, r3
 80049f4:	2b02      	cmp	r3, #2
 80049f6:	d901      	bls.n	80049fc <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80049f8:	2303      	movs	r3, #3
 80049fa:	e180      	b.n	8004cfe <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80049fc:	4b0c      	ldr	r3, [pc, #48]	; (8004a30 <HAL_RCC_OscConfig+0x280>)
 80049fe:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004a00:	f003 0302 	and.w	r3, r3, #2
 8004a04:	2b00      	cmp	r3, #0
 8004a06:	d0f0      	beq.n	80049ea <HAL_RCC_OscConfig+0x23a>
 8004a08:	e01a      	b.n	8004a40 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004a0a:	4b09      	ldr	r3, [pc, #36]	; (8004a30 <HAL_RCC_OscConfig+0x280>)
 8004a0c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004a0e:	4a08      	ldr	r2, [pc, #32]	; (8004a30 <HAL_RCC_OscConfig+0x280>)
 8004a10:	f023 0301 	bic.w	r3, r3, #1
 8004a14:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004a16:	f7fe fa95 	bl	8002f44 <HAL_GetTick>
 8004a1a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004a1c:	e00a      	b.n	8004a34 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004a1e:	f7fe fa91 	bl	8002f44 <HAL_GetTick>
 8004a22:	4602      	mov	r2, r0
 8004a24:	693b      	ldr	r3, [r7, #16]
 8004a26:	1ad3      	subs	r3, r2, r3
 8004a28:	2b02      	cmp	r3, #2
 8004a2a:	d903      	bls.n	8004a34 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8004a2c:	2303      	movs	r3, #3
 8004a2e:	e166      	b.n	8004cfe <HAL_RCC_OscConfig+0x54e>
 8004a30:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004a34:	4b92      	ldr	r3, [pc, #584]	; (8004c80 <HAL_RCC_OscConfig+0x4d0>)
 8004a36:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004a38:	f003 0302 	and.w	r3, r3, #2
 8004a3c:	2b00      	cmp	r3, #0
 8004a3e:	d1ee      	bne.n	8004a1e <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	f003 0304 	and.w	r3, r3, #4
 8004a48:	2b00      	cmp	r3, #0
 8004a4a:	f000 80a4 	beq.w	8004b96 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004a4e:	4b8c      	ldr	r3, [pc, #560]	; (8004c80 <HAL_RCC_OscConfig+0x4d0>)
 8004a50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a52:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004a56:	2b00      	cmp	r3, #0
 8004a58:	d10d      	bne.n	8004a76 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8004a5a:	4b89      	ldr	r3, [pc, #548]	; (8004c80 <HAL_RCC_OscConfig+0x4d0>)
 8004a5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a5e:	4a88      	ldr	r2, [pc, #544]	; (8004c80 <HAL_RCC_OscConfig+0x4d0>)
 8004a60:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004a64:	6413      	str	r3, [r2, #64]	; 0x40
 8004a66:	4b86      	ldr	r3, [pc, #536]	; (8004c80 <HAL_RCC_OscConfig+0x4d0>)
 8004a68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a6a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004a6e:	60bb      	str	r3, [r7, #8]
 8004a70:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004a72:	2301      	movs	r3, #1
 8004a74:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004a76:	4b83      	ldr	r3, [pc, #524]	; (8004c84 <HAL_RCC_OscConfig+0x4d4>)
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004a7e:	2b00      	cmp	r3, #0
 8004a80:	d118      	bne.n	8004ab4 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8004a82:	4b80      	ldr	r3, [pc, #512]	; (8004c84 <HAL_RCC_OscConfig+0x4d4>)
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	4a7f      	ldr	r2, [pc, #508]	; (8004c84 <HAL_RCC_OscConfig+0x4d4>)
 8004a88:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004a8c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004a8e:	f7fe fa59 	bl	8002f44 <HAL_GetTick>
 8004a92:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004a94:	e008      	b.n	8004aa8 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004a96:	f7fe fa55 	bl	8002f44 <HAL_GetTick>
 8004a9a:	4602      	mov	r2, r0
 8004a9c:	693b      	ldr	r3, [r7, #16]
 8004a9e:	1ad3      	subs	r3, r2, r3
 8004aa0:	2b64      	cmp	r3, #100	; 0x64
 8004aa2:	d901      	bls.n	8004aa8 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8004aa4:	2303      	movs	r3, #3
 8004aa6:	e12a      	b.n	8004cfe <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004aa8:	4b76      	ldr	r3, [pc, #472]	; (8004c84 <HAL_RCC_OscConfig+0x4d4>)
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004ab0:	2b00      	cmp	r3, #0
 8004ab2:	d0f0      	beq.n	8004a96 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	689b      	ldr	r3, [r3, #8]
 8004ab8:	2b01      	cmp	r3, #1
 8004aba:	d106      	bne.n	8004aca <HAL_RCC_OscConfig+0x31a>
 8004abc:	4b70      	ldr	r3, [pc, #448]	; (8004c80 <HAL_RCC_OscConfig+0x4d0>)
 8004abe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004ac0:	4a6f      	ldr	r2, [pc, #444]	; (8004c80 <HAL_RCC_OscConfig+0x4d0>)
 8004ac2:	f043 0301 	orr.w	r3, r3, #1
 8004ac6:	6713      	str	r3, [r2, #112]	; 0x70
 8004ac8:	e02d      	b.n	8004b26 <HAL_RCC_OscConfig+0x376>
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	689b      	ldr	r3, [r3, #8]
 8004ace:	2b00      	cmp	r3, #0
 8004ad0:	d10c      	bne.n	8004aec <HAL_RCC_OscConfig+0x33c>
 8004ad2:	4b6b      	ldr	r3, [pc, #428]	; (8004c80 <HAL_RCC_OscConfig+0x4d0>)
 8004ad4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004ad6:	4a6a      	ldr	r2, [pc, #424]	; (8004c80 <HAL_RCC_OscConfig+0x4d0>)
 8004ad8:	f023 0301 	bic.w	r3, r3, #1
 8004adc:	6713      	str	r3, [r2, #112]	; 0x70
 8004ade:	4b68      	ldr	r3, [pc, #416]	; (8004c80 <HAL_RCC_OscConfig+0x4d0>)
 8004ae0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004ae2:	4a67      	ldr	r2, [pc, #412]	; (8004c80 <HAL_RCC_OscConfig+0x4d0>)
 8004ae4:	f023 0304 	bic.w	r3, r3, #4
 8004ae8:	6713      	str	r3, [r2, #112]	; 0x70
 8004aea:	e01c      	b.n	8004b26 <HAL_RCC_OscConfig+0x376>
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	689b      	ldr	r3, [r3, #8]
 8004af0:	2b05      	cmp	r3, #5
 8004af2:	d10c      	bne.n	8004b0e <HAL_RCC_OscConfig+0x35e>
 8004af4:	4b62      	ldr	r3, [pc, #392]	; (8004c80 <HAL_RCC_OscConfig+0x4d0>)
 8004af6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004af8:	4a61      	ldr	r2, [pc, #388]	; (8004c80 <HAL_RCC_OscConfig+0x4d0>)
 8004afa:	f043 0304 	orr.w	r3, r3, #4
 8004afe:	6713      	str	r3, [r2, #112]	; 0x70
 8004b00:	4b5f      	ldr	r3, [pc, #380]	; (8004c80 <HAL_RCC_OscConfig+0x4d0>)
 8004b02:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004b04:	4a5e      	ldr	r2, [pc, #376]	; (8004c80 <HAL_RCC_OscConfig+0x4d0>)
 8004b06:	f043 0301 	orr.w	r3, r3, #1
 8004b0a:	6713      	str	r3, [r2, #112]	; 0x70
 8004b0c:	e00b      	b.n	8004b26 <HAL_RCC_OscConfig+0x376>
 8004b0e:	4b5c      	ldr	r3, [pc, #368]	; (8004c80 <HAL_RCC_OscConfig+0x4d0>)
 8004b10:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004b12:	4a5b      	ldr	r2, [pc, #364]	; (8004c80 <HAL_RCC_OscConfig+0x4d0>)
 8004b14:	f023 0301 	bic.w	r3, r3, #1
 8004b18:	6713      	str	r3, [r2, #112]	; 0x70
 8004b1a:	4b59      	ldr	r3, [pc, #356]	; (8004c80 <HAL_RCC_OscConfig+0x4d0>)
 8004b1c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004b1e:	4a58      	ldr	r2, [pc, #352]	; (8004c80 <HAL_RCC_OscConfig+0x4d0>)
 8004b20:	f023 0304 	bic.w	r3, r3, #4
 8004b24:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	689b      	ldr	r3, [r3, #8]
 8004b2a:	2b00      	cmp	r3, #0
 8004b2c:	d015      	beq.n	8004b5a <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004b2e:	f7fe fa09 	bl	8002f44 <HAL_GetTick>
 8004b32:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004b34:	e00a      	b.n	8004b4c <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004b36:	f7fe fa05 	bl	8002f44 <HAL_GetTick>
 8004b3a:	4602      	mov	r2, r0
 8004b3c:	693b      	ldr	r3, [r7, #16]
 8004b3e:	1ad3      	subs	r3, r2, r3
 8004b40:	f241 3288 	movw	r2, #5000	; 0x1388
 8004b44:	4293      	cmp	r3, r2
 8004b46:	d901      	bls.n	8004b4c <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8004b48:	2303      	movs	r3, #3
 8004b4a:	e0d8      	b.n	8004cfe <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004b4c:	4b4c      	ldr	r3, [pc, #304]	; (8004c80 <HAL_RCC_OscConfig+0x4d0>)
 8004b4e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004b50:	f003 0302 	and.w	r3, r3, #2
 8004b54:	2b00      	cmp	r3, #0
 8004b56:	d0ee      	beq.n	8004b36 <HAL_RCC_OscConfig+0x386>
 8004b58:	e014      	b.n	8004b84 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004b5a:	f7fe f9f3 	bl	8002f44 <HAL_GetTick>
 8004b5e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004b60:	e00a      	b.n	8004b78 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004b62:	f7fe f9ef 	bl	8002f44 <HAL_GetTick>
 8004b66:	4602      	mov	r2, r0
 8004b68:	693b      	ldr	r3, [r7, #16]
 8004b6a:	1ad3      	subs	r3, r2, r3
 8004b6c:	f241 3288 	movw	r2, #5000	; 0x1388
 8004b70:	4293      	cmp	r3, r2
 8004b72:	d901      	bls.n	8004b78 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8004b74:	2303      	movs	r3, #3
 8004b76:	e0c2      	b.n	8004cfe <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004b78:	4b41      	ldr	r3, [pc, #260]	; (8004c80 <HAL_RCC_OscConfig+0x4d0>)
 8004b7a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004b7c:	f003 0302 	and.w	r3, r3, #2
 8004b80:	2b00      	cmp	r3, #0
 8004b82:	d1ee      	bne.n	8004b62 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004b84:	7dfb      	ldrb	r3, [r7, #23]
 8004b86:	2b01      	cmp	r3, #1
 8004b88:	d105      	bne.n	8004b96 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004b8a:	4b3d      	ldr	r3, [pc, #244]	; (8004c80 <HAL_RCC_OscConfig+0x4d0>)
 8004b8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b8e:	4a3c      	ldr	r2, [pc, #240]	; (8004c80 <HAL_RCC_OscConfig+0x4d0>)
 8004b90:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004b94:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	699b      	ldr	r3, [r3, #24]
 8004b9a:	2b00      	cmp	r3, #0
 8004b9c:	f000 80ae 	beq.w	8004cfc <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004ba0:	4b37      	ldr	r3, [pc, #220]	; (8004c80 <HAL_RCC_OscConfig+0x4d0>)
 8004ba2:	689b      	ldr	r3, [r3, #8]
 8004ba4:	f003 030c 	and.w	r3, r3, #12
 8004ba8:	2b08      	cmp	r3, #8
 8004baa:	d06d      	beq.n	8004c88 <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	699b      	ldr	r3, [r3, #24]
 8004bb0:	2b02      	cmp	r3, #2
 8004bb2:	d14b      	bne.n	8004c4c <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004bb4:	4b32      	ldr	r3, [pc, #200]	; (8004c80 <HAL_RCC_OscConfig+0x4d0>)
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	4a31      	ldr	r2, [pc, #196]	; (8004c80 <HAL_RCC_OscConfig+0x4d0>)
 8004bba:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004bbe:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004bc0:	f7fe f9c0 	bl	8002f44 <HAL_GetTick>
 8004bc4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004bc6:	e008      	b.n	8004bda <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004bc8:	f7fe f9bc 	bl	8002f44 <HAL_GetTick>
 8004bcc:	4602      	mov	r2, r0
 8004bce:	693b      	ldr	r3, [r7, #16]
 8004bd0:	1ad3      	subs	r3, r2, r3
 8004bd2:	2b02      	cmp	r3, #2
 8004bd4:	d901      	bls.n	8004bda <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8004bd6:	2303      	movs	r3, #3
 8004bd8:	e091      	b.n	8004cfe <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004bda:	4b29      	ldr	r3, [pc, #164]	; (8004c80 <HAL_RCC_OscConfig+0x4d0>)
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004be2:	2b00      	cmp	r3, #0
 8004be4:	d1f0      	bne.n	8004bc8 <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	69da      	ldr	r2, [r3, #28]
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	6a1b      	ldr	r3, [r3, #32]
 8004bee:	431a      	orrs	r2, r3
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004bf4:	019b      	lsls	r3, r3, #6
 8004bf6:	431a      	orrs	r2, r3
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004bfc:	085b      	lsrs	r3, r3, #1
 8004bfe:	3b01      	subs	r3, #1
 8004c00:	041b      	lsls	r3, r3, #16
 8004c02:	431a      	orrs	r2, r3
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c08:	061b      	lsls	r3, r3, #24
 8004c0a:	431a      	orrs	r2, r3
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c10:	071b      	lsls	r3, r3, #28
 8004c12:	491b      	ldr	r1, [pc, #108]	; (8004c80 <HAL_RCC_OscConfig+0x4d0>)
 8004c14:	4313      	orrs	r3, r2
 8004c16:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004c18:	4b19      	ldr	r3, [pc, #100]	; (8004c80 <HAL_RCC_OscConfig+0x4d0>)
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	4a18      	ldr	r2, [pc, #96]	; (8004c80 <HAL_RCC_OscConfig+0x4d0>)
 8004c1e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004c22:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004c24:	f7fe f98e 	bl	8002f44 <HAL_GetTick>
 8004c28:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004c2a:	e008      	b.n	8004c3e <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004c2c:	f7fe f98a 	bl	8002f44 <HAL_GetTick>
 8004c30:	4602      	mov	r2, r0
 8004c32:	693b      	ldr	r3, [r7, #16]
 8004c34:	1ad3      	subs	r3, r2, r3
 8004c36:	2b02      	cmp	r3, #2
 8004c38:	d901      	bls.n	8004c3e <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 8004c3a:	2303      	movs	r3, #3
 8004c3c:	e05f      	b.n	8004cfe <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004c3e:	4b10      	ldr	r3, [pc, #64]	; (8004c80 <HAL_RCC_OscConfig+0x4d0>)
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004c46:	2b00      	cmp	r3, #0
 8004c48:	d0f0      	beq.n	8004c2c <HAL_RCC_OscConfig+0x47c>
 8004c4a:	e057      	b.n	8004cfc <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004c4c:	4b0c      	ldr	r3, [pc, #48]	; (8004c80 <HAL_RCC_OscConfig+0x4d0>)
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	4a0b      	ldr	r2, [pc, #44]	; (8004c80 <HAL_RCC_OscConfig+0x4d0>)
 8004c52:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004c56:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004c58:	f7fe f974 	bl	8002f44 <HAL_GetTick>
 8004c5c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004c5e:	e008      	b.n	8004c72 <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004c60:	f7fe f970 	bl	8002f44 <HAL_GetTick>
 8004c64:	4602      	mov	r2, r0
 8004c66:	693b      	ldr	r3, [r7, #16]
 8004c68:	1ad3      	subs	r3, r2, r3
 8004c6a:	2b02      	cmp	r3, #2
 8004c6c:	d901      	bls.n	8004c72 <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 8004c6e:	2303      	movs	r3, #3
 8004c70:	e045      	b.n	8004cfe <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004c72:	4b03      	ldr	r3, [pc, #12]	; (8004c80 <HAL_RCC_OscConfig+0x4d0>)
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004c7a:	2b00      	cmp	r3, #0
 8004c7c:	d1f0      	bne.n	8004c60 <HAL_RCC_OscConfig+0x4b0>
 8004c7e:	e03d      	b.n	8004cfc <HAL_RCC_OscConfig+0x54c>
 8004c80:	40023800 	.word	0x40023800
 8004c84:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8004c88:	4b1f      	ldr	r3, [pc, #124]	; (8004d08 <HAL_RCC_OscConfig+0x558>)
 8004c8a:	685b      	ldr	r3, [r3, #4]
 8004c8c:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	699b      	ldr	r3, [r3, #24]
 8004c92:	2b01      	cmp	r3, #1
 8004c94:	d030      	beq.n	8004cf8 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004c96:	68fb      	ldr	r3, [r7, #12]
 8004c98:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004ca0:	429a      	cmp	r2, r3
 8004ca2:	d129      	bne.n	8004cf8 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004ca4:	68fb      	ldr	r3, [r7, #12]
 8004ca6:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004cae:	429a      	cmp	r2, r3
 8004cb0:	d122      	bne.n	8004cf8 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004cb2:	68fa      	ldr	r2, [r7, #12]
 8004cb4:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004cb8:	4013      	ands	r3, r2
 8004cba:	687a      	ldr	r2, [r7, #4]
 8004cbc:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004cbe:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004cc0:	4293      	cmp	r3, r2
 8004cc2:	d119      	bne.n	8004cf8 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8004cc4:	68fb      	ldr	r3, [r7, #12]
 8004cc6:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004cce:	085b      	lsrs	r3, r3, #1
 8004cd0:	3b01      	subs	r3, #1
 8004cd2:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004cd4:	429a      	cmp	r2, r3
 8004cd6:	d10f      	bne.n	8004cf8 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004cd8:	68fb      	ldr	r3, [r7, #12]
 8004cda:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ce2:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8004ce4:	429a      	cmp	r2, r3
 8004ce6:	d107      	bne.n	8004cf8 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8004ce8:	68fb      	ldr	r3, [r7, #12]
 8004cea:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004cf2:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004cf4:	429a      	cmp	r2, r3
 8004cf6:	d001      	beq.n	8004cfc <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 8004cf8:	2301      	movs	r3, #1
 8004cfa:	e000      	b.n	8004cfe <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 8004cfc:	2300      	movs	r3, #0
}
 8004cfe:	4618      	mov	r0, r3
 8004d00:	3718      	adds	r7, #24
 8004d02:	46bd      	mov	sp, r7
 8004d04:	bd80      	pop	{r7, pc}
 8004d06:	bf00      	nop
 8004d08:	40023800 	.word	0x40023800

08004d0c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004d0c:	b580      	push	{r7, lr}
 8004d0e:	b084      	sub	sp, #16
 8004d10:	af00      	add	r7, sp, #0
 8004d12:	6078      	str	r0, [r7, #4]
 8004d14:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8004d16:	2300      	movs	r3, #0
 8004d18:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	2b00      	cmp	r3, #0
 8004d1e:	d101      	bne.n	8004d24 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8004d20:	2301      	movs	r3, #1
 8004d22:	e0d0      	b.n	8004ec6 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004d24:	4b6a      	ldr	r3, [pc, #424]	; (8004ed0 <HAL_RCC_ClockConfig+0x1c4>)
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	f003 030f 	and.w	r3, r3, #15
 8004d2c:	683a      	ldr	r2, [r7, #0]
 8004d2e:	429a      	cmp	r2, r3
 8004d30:	d910      	bls.n	8004d54 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004d32:	4b67      	ldr	r3, [pc, #412]	; (8004ed0 <HAL_RCC_ClockConfig+0x1c4>)
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	f023 020f 	bic.w	r2, r3, #15
 8004d3a:	4965      	ldr	r1, [pc, #404]	; (8004ed0 <HAL_RCC_ClockConfig+0x1c4>)
 8004d3c:	683b      	ldr	r3, [r7, #0]
 8004d3e:	4313      	orrs	r3, r2
 8004d40:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004d42:	4b63      	ldr	r3, [pc, #396]	; (8004ed0 <HAL_RCC_ClockConfig+0x1c4>)
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	f003 030f 	and.w	r3, r3, #15
 8004d4a:	683a      	ldr	r2, [r7, #0]
 8004d4c:	429a      	cmp	r2, r3
 8004d4e:	d001      	beq.n	8004d54 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8004d50:	2301      	movs	r3, #1
 8004d52:	e0b8      	b.n	8004ec6 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	f003 0302 	and.w	r3, r3, #2
 8004d5c:	2b00      	cmp	r3, #0
 8004d5e:	d020      	beq.n	8004da2 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	f003 0304 	and.w	r3, r3, #4
 8004d68:	2b00      	cmp	r3, #0
 8004d6a:	d005      	beq.n	8004d78 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004d6c:	4b59      	ldr	r3, [pc, #356]	; (8004ed4 <HAL_RCC_ClockConfig+0x1c8>)
 8004d6e:	689b      	ldr	r3, [r3, #8]
 8004d70:	4a58      	ldr	r2, [pc, #352]	; (8004ed4 <HAL_RCC_ClockConfig+0x1c8>)
 8004d72:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004d76:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	f003 0308 	and.w	r3, r3, #8
 8004d80:	2b00      	cmp	r3, #0
 8004d82:	d005      	beq.n	8004d90 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004d84:	4b53      	ldr	r3, [pc, #332]	; (8004ed4 <HAL_RCC_ClockConfig+0x1c8>)
 8004d86:	689b      	ldr	r3, [r3, #8]
 8004d88:	4a52      	ldr	r2, [pc, #328]	; (8004ed4 <HAL_RCC_ClockConfig+0x1c8>)
 8004d8a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8004d8e:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004d90:	4b50      	ldr	r3, [pc, #320]	; (8004ed4 <HAL_RCC_ClockConfig+0x1c8>)
 8004d92:	689b      	ldr	r3, [r3, #8]
 8004d94:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	689b      	ldr	r3, [r3, #8]
 8004d9c:	494d      	ldr	r1, [pc, #308]	; (8004ed4 <HAL_RCC_ClockConfig+0x1c8>)
 8004d9e:	4313      	orrs	r3, r2
 8004da0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	f003 0301 	and.w	r3, r3, #1
 8004daa:	2b00      	cmp	r3, #0
 8004dac:	d040      	beq.n	8004e30 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	685b      	ldr	r3, [r3, #4]
 8004db2:	2b01      	cmp	r3, #1
 8004db4:	d107      	bne.n	8004dc6 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004db6:	4b47      	ldr	r3, [pc, #284]	; (8004ed4 <HAL_RCC_ClockConfig+0x1c8>)
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004dbe:	2b00      	cmp	r3, #0
 8004dc0:	d115      	bne.n	8004dee <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8004dc2:	2301      	movs	r3, #1
 8004dc4:	e07f      	b.n	8004ec6 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	685b      	ldr	r3, [r3, #4]
 8004dca:	2b02      	cmp	r3, #2
 8004dcc:	d107      	bne.n	8004dde <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004dce:	4b41      	ldr	r3, [pc, #260]	; (8004ed4 <HAL_RCC_ClockConfig+0x1c8>)
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004dd6:	2b00      	cmp	r3, #0
 8004dd8:	d109      	bne.n	8004dee <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8004dda:	2301      	movs	r3, #1
 8004ddc:	e073      	b.n	8004ec6 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004dde:	4b3d      	ldr	r3, [pc, #244]	; (8004ed4 <HAL_RCC_ClockConfig+0x1c8>)
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	f003 0302 	and.w	r3, r3, #2
 8004de6:	2b00      	cmp	r3, #0
 8004de8:	d101      	bne.n	8004dee <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8004dea:	2301      	movs	r3, #1
 8004dec:	e06b      	b.n	8004ec6 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004dee:	4b39      	ldr	r3, [pc, #228]	; (8004ed4 <HAL_RCC_ClockConfig+0x1c8>)
 8004df0:	689b      	ldr	r3, [r3, #8]
 8004df2:	f023 0203 	bic.w	r2, r3, #3
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	685b      	ldr	r3, [r3, #4]
 8004dfa:	4936      	ldr	r1, [pc, #216]	; (8004ed4 <HAL_RCC_ClockConfig+0x1c8>)
 8004dfc:	4313      	orrs	r3, r2
 8004dfe:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004e00:	f7fe f8a0 	bl	8002f44 <HAL_GetTick>
 8004e04:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004e06:	e00a      	b.n	8004e1e <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004e08:	f7fe f89c 	bl	8002f44 <HAL_GetTick>
 8004e0c:	4602      	mov	r2, r0
 8004e0e:	68fb      	ldr	r3, [r7, #12]
 8004e10:	1ad3      	subs	r3, r2, r3
 8004e12:	f241 3288 	movw	r2, #5000	; 0x1388
 8004e16:	4293      	cmp	r3, r2
 8004e18:	d901      	bls.n	8004e1e <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8004e1a:	2303      	movs	r3, #3
 8004e1c:	e053      	b.n	8004ec6 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004e1e:	4b2d      	ldr	r3, [pc, #180]	; (8004ed4 <HAL_RCC_ClockConfig+0x1c8>)
 8004e20:	689b      	ldr	r3, [r3, #8]
 8004e22:	f003 020c 	and.w	r2, r3, #12
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	685b      	ldr	r3, [r3, #4]
 8004e2a:	009b      	lsls	r3, r3, #2
 8004e2c:	429a      	cmp	r2, r3
 8004e2e:	d1eb      	bne.n	8004e08 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004e30:	4b27      	ldr	r3, [pc, #156]	; (8004ed0 <HAL_RCC_ClockConfig+0x1c4>)
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	f003 030f 	and.w	r3, r3, #15
 8004e38:	683a      	ldr	r2, [r7, #0]
 8004e3a:	429a      	cmp	r2, r3
 8004e3c:	d210      	bcs.n	8004e60 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004e3e:	4b24      	ldr	r3, [pc, #144]	; (8004ed0 <HAL_RCC_ClockConfig+0x1c4>)
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	f023 020f 	bic.w	r2, r3, #15
 8004e46:	4922      	ldr	r1, [pc, #136]	; (8004ed0 <HAL_RCC_ClockConfig+0x1c4>)
 8004e48:	683b      	ldr	r3, [r7, #0]
 8004e4a:	4313      	orrs	r3, r2
 8004e4c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004e4e:	4b20      	ldr	r3, [pc, #128]	; (8004ed0 <HAL_RCC_ClockConfig+0x1c4>)
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	f003 030f 	and.w	r3, r3, #15
 8004e56:	683a      	ldr	r2, [r7, #0]
 8004e58:	429a      	cmp	r2, r3
 8004e5a:	d001      	beq.n	8004e60 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8004e5c:	2301      	movs	r3, #1
 8004e5e:	e032      	b.n	8004ec6 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	f003 0304 	and.w	r3, r3, #4
 8004e68:	2b00      	cmp	r3, #0
 8004e6a:	d008      	beq.n	8004e7e <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004e6c:	4b19      	ldr	r3, [pc, #100]	; (8004ed4 <HAL_RCC_ClockConfig+0x1c8>)
 8004e6e:	689b      	ldr	r3, [r3, #8]
 8004e70:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	68db      	ldr	r3, [r3, #12]
 8004e78:	4916      	ldr	r1, [pc, #88]	; (8004ed4 <HAL_RCC_ClockConfig+0x1c8>)
 8004e7a:	4313      	orrs	r3, r2
 8004e7c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	f003 0308 	and.w	r3, r3, #8
 8004e86:	2b00      	cmp	r3, #0
 8004e88:	d009      	beq.n	8004e9e <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004e8a:	4b12      	ldr	r3, [pc, #72]	; (8004ed4 <HAL_RCC_ClockConfig+0x1c8>)
 8004e8c:	689b      	ldr	r3, [r3, #8]
 8004e8e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	691b      	ldr	r3, [r3, #16]
 8004e96:	00db      	lsls	r3, r3, #3
 8004e98:	490e      	ldr	r1, [pc, #56]	; (8004ed4 <HAL_RCC_ClockConfig+0x1c8>)
 8004e9a:	4313      	orrs	r3, r2
 8004e9c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004e9e:	f000 f821 	bl	8004ee4 <HAL_RCC_GetSysClockFreq>
 8004ea2:	4602      	mov	r2, r0
 8004ea4:	4b0b      	ldr	r3, [pc, #44]	; (8004ed4 <HAL_RCC_ClockConfig+0x1c8>)
 8004ea6:	689b      	ldr	r3, [r3, #8]
 8004ea8:	091b      	lsrs	r3, r3, #4
 8004eaa:	f003 030f 	and.w	r3, r3, #15
 8004eae:	490a      	ldr	r1, [pc, #40]	; (8004ed8 <HAL_RCC_ClockConfig+0x1cc>)
 8004eb0:	5ccb      	ldrb	r3, [r1, r3]
 8004eb2:	fa22 f303 	lsr.w	r3, r2, r3
 8004eb6:	4a09      	ldr	r2, [pc, #36]	; (8004edc <HAL_RCC_ClockConfig+0x1d0>)
 8004eb8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8004eba:	4b09      	ldr	r3, [pc, #36]	; (8004ee0 <HAL_RCC_ClockConfig+0x1d4>)
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	4618      	mov	r0, r3
 8004ec0:	f7fd fffc 	bl	8002ebc <HAL_InitTick>

  return HAL_OK;
 8004ec4:	2300      	movs	r3, #0
}
 8004ec6:	4618      	mov	r0, r3
 8004ec8:	3710      	adds	r7, #16
 8004eca:	46bd      	mov	sp, r7
 8004ecc:	bd80      	pop	{r7, pc}
 8004ece:	bf00      	nop
 8004ed0:	40023c00 	.word	0x40023c00
 8004ed4:	40023800 	.word	0x40023800
 8004ed8:	0800932c 	.word	0x0800932c
 8004edc:	2000000c 	.word	0x2000000c
 8004ee0:	20000010 	.word	0x20000010

08004ee4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004ee4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004ee8:	b094      	sub	sp, #80	; 0x50
 8004eea:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8004eec:	2300      	movs	r3, #0
 8004eee:	647b      	str	r3, [r7, #68]	; 0x44
 8004ef0:	2300      	movs	r3, #0
 8004ef2:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004ef4:	2300      	movs	r3, #0
 8004ef6:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0;
 8004ef8:	2300      	movs	r3, #0
 8004efa:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004efc:	4b79      	ldr	r3, [pc, #484]	; (80050e4 <HAL_RCC_GetSysClockFreq+0x200>)
 8004efe:	689b      	ldr	r3, [r3, #8]
 8004f00:	f003 030c 	and.w	r3, r3, #12
 8004f04:	2b08      	cmp	r3, #8
 8004f06:	d00d      	beq.n	8004f24 <HAL_RCC_GetSysClockFreq+0x40>
 8004f08:	2b08      	cmp	r3, #8
 8004f0a:	f200 80e1 	bhi.w	80050d0 <HAL_RCC_GetSysClockFreq+0x1ec>
 8004f0e:	2b00      	cmp	r3, #0
 8004f10:	d002      	beq.n	8004f18 <HAL_RCC_GetSysClockFreq+0x34>
 8004f12:	2b04      	cmp	r3, #4
 8004f14:	d003      	beq.n	8004f1e <HAL_RCC_GetSysClockFreq+0x3a>
 8004f16:	e0db      	b.n	80050d0 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004f18:	4b73      	ldr	r3, [pc, #460]	; (80050e8 <HAL_RCC_GetSysClockFreq+0x204>)
 8004f1a:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004f1c:	e0db      	b.n	80050d6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004f1e:	4b73      	ldr	r3, [pc, #460]	; (80050ec <HAL_RCC_GetSysClockFreq+0x208>)
 8004f20:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004f22:	e0d8      	b.n	80050d6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004f24:	4b6f      	ldr	r3, [pc, #444]	; (80050e4 <HAL_RCC_GetSysClockFreq+0x200>)
 8004f26:	685b      	ldr	r3, [r3, #4]
 8004f28:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004f2c:	647b      	str	r3, [r7, #68]	; 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8004f2e:	4b6d      	ldr	r3, [pc, #436]	; (80050e4 <HAL_RCC_GetSysClockFreq+0x200>)
 8004f30:	685b      	ldr	r3, [r3, #4]
 8004f32:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004f36:	2b00      	cmp	r3, #0
 8004f38:	d063      	beq.n	8005002 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004f3a:	4b6a      	ldr	r3, [pc, #424]	; (80050e4 <HAL_RCC_GetSysClockFreq+0x200>)
 8004f3c:	685b      	ldr	r3, [r3, #4]
 8004f3e:	099b      	lsrs	r3, r3, #6
 8004f40:	2200      	movs	r2, #0
 8004f42:	63bb      	str	r3, [r7, #56]	; 0x38
 8004f44:	63fa      	str	r2, [r7, #60]	; 0x3c
 8004f46:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004f48:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004f4c:	633b      	str	r3, [r7, #48]	; 0x30
 8004f4e:	2300      	movs	r3, #0
 8004f50:	637b      	str	r3, [r7, #52]	; 0x34
 8004f52:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8004f56:	4622      	mov	r2, r4
 8004f58:	462b      	mov	r3, r5
 8004f5a:	f04f 0000 	mov.w	r0, #0
 8004f5e:	f04f 0100 	mov.w	r1, #0
 8004f62:	0159      	lsls	r1, r3, #5
 8004f64:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004f68:	0150      	lsls	r0, r2, #5
 8004f6a:	4602      	mov	r2, r0
 8004f6c:	460b      	mov	r3, r1
 8004f6e:	4621      	mov	r1, r4
 8004f70:	1a51      	subs	r1, r2, r1
 8004f72:	6139      	str	r1, [r7, #16]
 8004f74:	4629      	mov	r1, r5
 8004f76:	eb63 0301 	sbc.w	r3, r3, r1
 8004f7a:	617b      	str	r3, [r7, #20]
 8004f7c:	f04f 0200 	mov.w	r2, #0
 8004f80:	f04f 0300 	mov.w	r3, #0
 8004f84:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004f88:	4659      	mov	r1, fp
 8004f8a:	018b      	lsls	r3, r1, #6
 8004f8c:	4651      	mov	r1, sl
 8004f8e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004f92:	4651      	mov	r1, sl
 8004f94:	018a      	lsls	r2, r1, #6
 8004f96:	4651      	mov	r1, sl
 8004f98:	ebb2 0801 	subs.w	r8, r2, r1
 8004f9c:	4659      	mov	r1, fp
 8004f9e:	eb63 0901 	sbc.w	r9, r3, r1
 8004fa2:	f04f 0200 	mov.w	r2, #0
 8004fa6:	f04f 0300 	mov.w	r3, #0
 8004faa:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004fae:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004fb2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004fb6:	4690      	mov	r8, r2
 8004fb8:	4699      	mov	r9, r3
 8004fba:	4623      	mov	r3, r4
 8004fbc:	eb18 0303 	adds.w	r3, r8, r3
 8004fc0:	60bb      	str	r3, [r7, #8]
 8004fc2:	462b      	mov	r3, r5
 8004fc4:	eb49 0303 	adc.w	r3, r9, r3
 8004fc8:	60fb      	str	r3, [r7, #12]
 8004fca:	f04f 0200 	mov.w	r2, #0
 8004fce:	f04f 0300 	mov.w	r3, #0
 8004fd2:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8004fd6:	4629      	mov	r1, r5
 8004fd8:	024b      	lsls	r3, r1, #9
 8004fda:	4621      	mov	r1, r4
 8004fdc:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004fe0:	4621      	mov	r1, r4
 8004fe2:	024a      	lsls	r2, r1, #9
 8004fe4:	4610      	mov	r0, r2
 8004fe6:	4619      	mov	r1, r3
 8004fe8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004fea:	2200      	movs	r2, #0
 8004fec:	62bb      	str	r3, [r7, #40]	; 0x28
 8004fee:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004ff0:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8004ff4:	f7fb f974 	bl	80002e0 <__aeabi_uldivmod>
 8004ff8:	4602      	mov	r2, r0
 8004ffa:	460b      	mov	r3, r1
 8004ffc:	4613      	mov	r3, r2
 8004ffe:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005000:	e058      	b.n	80050b4 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005002:	4b38      	ldr	r3, [pc, #224]	; (80050e4 <HAL_RCC_GetSysClockFreq+0x200>)
 8005004:	685b      	ldr	r3, [r3, #4]
 8005006:	099b      	lsrs	r3, r3, #6
 8005008:	2200      	movs	r2, #0
 800500a:	4618      	mov	r0, r3
 800500c:	4611      	mov	r1, r2
 800500e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8005012:	623b      	str	r3, [r7, #32]
 8005014:	2300      	movs	r3, #0
 8005016:	627b      	str	r3, [r7, #36]	; 0x24
 8005018:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 800501c:	4642      	mov	r2, r8
 800501e:	464b      	mov	r3, r9
 8005020:	f04f 0000 	mov.w	r0, #0
 8005024:	f04f 0100 	mov.w	r1, #0
 8005028:	0159      	lsls	r1, r3, #5
 800502a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800502e:	0150      	lsls	r0, r2, #5
 8005030:	4602      	mov	r2, r0
 8005032:	460b      	mov	r3, r1
 8005034:	4641      	mov	r1, r8
 8005036:	ebb2 0a01 	subs.w	sl, r2, r1
 800503a:	4649      	mov	r1, r9
 800503c:	eb63 0b01 	sbc.w	fp, r3, r1
 8005040:	f04f 0200 	mov.w	r2, #0
 8005044:	f04f 0300 	mov.w	r3, #0
 8005048:	ea4f 138b 	mov.w	r3, fp, lsl #6
 800504c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8005050:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8005054:	ebb2 040a 	subs.w	r4, r2, sl
 8005058:	eb63 050b 	sbc.w	r5, r3, fp
 800505c:	f04f 0200 	mov.w	r2, #0
 8005060:	f04f 0300 	mov.w	r3, #0
 8005064:	00eb      	lsls	r3, r5, #3
 8005066:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800506a:	00e2      	lsls	r2, r4, #3
 800506c:	4614      	mov	r4, r2
 800506e:	461d      	mov	r5, r3
 8005070:	4643      	mov	r3, r8
 8005072:	18e3      	adds	r3, r4, r3
 8005074:	603b      	str	r3, [r7, #0]
 8005076:	464b      	mov	r3, r9
 8005078:	eb45 0303 	adc.w	r3, r5, r3
 800507c:	607b      	str	r3, [r7, #4]
 800507e:	f04f 0200 	mov.w	r2, #0
 8005082:	f04f 0300 	mov.w	r3, #0
 8005086:	e9d7 4500 	ldrd	r4, r5, [r7]
 800508a:	4629      	mov	r1, r5
 800508c:	028b      	lsls	r3, r1, #10
 800508e:	4621      	mov	r1, r4
 8005090:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005094:	4621      	mov	r1, r4
 8005096:	028a      	lsls	r2, r1, #10
 8005098:	4610      	mov	r0, r2
 800509a:	4619      	mov	r1, r3
 800509c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800509e:	2200      	movs	r2, #0
 80050a0:	61bb      	str	r3, [r7, #24]
 80050a2:	61fa      	str	r2, [r7, #28]
 80050a4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80050a8:	f7fb f91a 	bl	80002e0 <__aeabi_uldivmod>
 80050ac:	4602      	mov	r2, r0
 80050ae:	460b      	mov	r3, r1
 80050b0:	4613      	mov	r3, r2
 80050b2:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 80050b4:	4b0b      	ldr	r3, [pc, #44]	; (80050e4 <HAL_RCC_GetSysClockFreq+0x200>)
 80050b6:	685b      	ldr	r3, [r3, #4]
 80050b8:	0c1b      	lsrs	r3, r3, #16
 80050ba:	f003 0303 	and.w	r3, r3, #3
 80050be:	3301      	adds	r3, #1
 80050c0:	005b      	lsls	r3, r3, #1
 80050c2:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco / pllp;
 80050c4:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80050c6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80050c8:	fbb2 f3f3 	udiv	r3, r2, r3
 80050cc:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80050ce:	e002      	b.n	80050d6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80050d0:	4b05      	ldr	r3, [pc, #20]	; (80050e8 <HAL_RCC_GetSysClockFreq+0x204>)
 80050d2:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80050d4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80050d6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 80050d8:	4618      	mov	r0, r3
 80050da:	3750      	adds	r7, #80	; 0x50
 80050dc:	46bd      	mov	sp, r7
 80050de:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80050e2:	bf00      	nop
 80050e4:	40023800 	.word	0x40023800
 80050e8:	00f42400 	.word	0x00f42400
 80050ec:	007a1200 	.word	0x007a1200

080050f0 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80050f0:	b480      	push	{r7}
 80050f2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80050f4:	4b03      	ldr	r3, [pc, #12]	; (8005104 <HAL_RCC_GetHCLKFreq+0x14>)
 80050f6:	681b      	ldr	r3, [r3, #0]
}
 80050f8:	4618      	mov	r0, r3
 80050fa:	46bd      	mov	sp, r7
 80050fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005100:	4770      	bx	lr
 8005102:	bf00      	nop
 8005104:	2000000c 	.word	0x2000000c

08005108 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005108:	b580      	push	{r7, lr}
 800510a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800510c:	f7ff fff0 	bl	80050f0 <HAL_RCC_GetHCLKFreq>
 8005110:	4602      	mov	r2, r0
 8005112:	4b05      	ldr	r3, [pc, #20]	; (8005128 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005114:	689b      	ldr	r3, [r3, #8]
 8005116:	0a9b      	lsrs	r3, r3, #10
 8005118:	f003 0307 	and.w	r3, r3, #7
 800511c:	4903      	ldr	r1, [pc, #12]	; (800512c <HAL_RCC_GetPCLK1Freq+0x24>)
 800511e:	5ccb      	ldrb	r3, [r1, r3]
 8005120:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005124:	4618      	mov	r0, r3
 8005126:	bd80      	pop	{r7, pc}
 8005128:	40023800 	.word	0x40023800
 800512c:	0800933c 	.word	0x0800933c

08005130 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005130:	b580      	push	{r7, lr}
 8005132:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8005134:	f7ff ffdc 	bl	80050f0 <HAL_RCC_GetHCLKFreq>
 8005138:	4602      	mov	r2, r0
 800513a:	4b05      	ldr	r3, [pc, #20]	; (8005150 <HAL_RCC_GetPCLK2Freq+0x20>)
 800513c:	689b      	ldr	r3, [r3, #8]
 800513e:	0b5b      	lsrs	r3, r3, #13
 8005140:	f003 0307 	and.w	r3, r3, #7
 8005144:	4903      	ldr	r1, [pc, #12]	; (8005154 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005146:	5ccb      	ldrb	r3, [r1, r3]
 8005148:	fa22 f303 	lsr.w	r3, r2, r3
}
 800514c:	4618      	mov	r0, r3
 800514e:	bd80      	pop	{r7, pc}
 8005150:	40023800 	.word	0x40023800
 8005154:	0800933c 	.word	0x0800933c

08005158 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005158:	b580      	push	{r7, lr}
 800515a:	b088      	sub	sp, #32
 800515c:	af00      	add	r7, sp, #0
 800515e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8005160:	2300      	movs	r3, #0
 8005162:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8005164:	2300      	movs	r3, #0
 8005166:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8005168:	2300      	movs	r3, #0
 800516a:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 800516c:	2300      	movs	r3, #0
 800516e:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8005170:	2300      	movs	r3, #0
 8005172:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	f003 0301 	and.w	r3, r3, #1
 800517c:	2b00      	cmp	r3, #0
 800517e:	d012      	beq.n	80051a6 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8005180:	4b69      	ldr	r3, [pc, #420]	; (8005328 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005182:	689b      	ldr	r3, [r3, #8]
 8005184:	4a68      	ldr	r2, [pc, #416]	; (8005328 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005186:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 800518a:	6093      	str	r3, [r2, #8]
 800518c:	4b66      	ldr	r3, [pc, #408]	; (8005328 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800518e:	689a      	ldr	r2, [r3, #8]
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005194:	4964      	ldr	r1, [pc, #400]	; (8005328 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005196:	4313      	orrs	r3, r2
 8005198:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800519e:	2b00      	cmp	r3, #0
 80051a0:	d101      	bne.n	80051a6 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 80051a2:	2301      	movs	r3, #1
 80051a4:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80051ae:	2b00      	cmp	r3, #0
 80051b0:	d017      	beq.n	80051e2 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80051b2:	4b5d      	ldr	r3, [pc, #372]	; (8005328 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80051b4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80051b8:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80051c0:	4959      	ldr	r1, [pc, #356]	; (8005328 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80051c2:	4313      	orrs	r3, r2
 80051c4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80051cc:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80051d0:	d101      	bne.n	80051d6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 80051d2:	2301      	movs	r3, #1
 80051d4:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80051da:	2b00      	cmp	r3, #0
 80051dc:	d101      	bne.n	80051e2 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 80051de:	2301      	movs	r3, #1
 80051e0:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80051ea:	2b00      	cmp	r3, #0
 80051ec:	d017      	beq.n	800521e <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80051ee:	4b4e      	ldr	r3, [pc, #312]	; (8005328 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80051f0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80051f4:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051fc:	494a      	ldr	r1, [pc, #296]	; (8005328 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80051fe:	4313      	orrs	r3, r2
 8005200:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005208:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800520c:	d101      	bne.n	8005212 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 800520e:	2301      	movs	r3, #1
 8005210:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005216:	2b00      	cmp	r3, #0
 8005218:	d101      	bne.n	800521e <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 800521a:	2301      	movs	r3, #1
 800521c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005226:	2b00      	cmp	r3, #0
 8005228:	d001      	beq.n	800522e <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 800522a:	2301      	movs	r3, #1
 800522c:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	f003 0320 	and.w	r3, r3, #32
 8005236:	2b00      	cmp	r3, #0
 8005238:	f000 808b 	beq.w	8005352 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800523c:	4b3a      	ldr	r3, [pc, #232]	; (8005328 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800523e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005240:	4a39      	ldr	r2, [pc, #228]	; (8005328 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005242:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005246:	6413      	str	r3, [r2, #64]	; 0x40
 8005248:	4b37      	ldr	r3, [pc, #220]	; (8005328 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800524a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800524c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005250:	60bb      	str	r3, [r7, #8]
 8005252:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8005254:	4b35      	ldr	r3, [pc, #212]	; (800532c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	4a34      	ldr	r2, [pc, #208]	; (800532c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800525a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800525e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005260:	f7fd fe70 	bl	8002f44 <HAL_GetTick>
 8005264:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8005266:	e008      	b.n	800527a <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005268:	f7fd fe6c 	bl	8002f44 <HAL_GetTick>
 800526c:	4602      	mov	r2, r0
 800526e:	697b      	ldr	r3, [r7, #20]
 8005270:	1ad3      	subs	r3, r2, r3
 8005272:	2b64      	cmp	r3, #100	; 0x64
 8005274:	d901      	bls.n	800527a <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8005276:	2303      	movs	r3, #3
 8005278:	e38f      	b.n	800599a <HAL_RCCEx_PeriphCLKConfig+0x842>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800527a:	4b2c      	ldr	r3, [pc, #176]	; (800532c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005282:	2b00      	cmp	r3, #0
 8005284:	d0f0      	beq.n	8005268 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8005286:	4b28      	ldr	r3, [pc, #160]	; (8005328 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005288:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800528a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800528e:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005290:	693b      	ldr	r3, [r7, #16]
 8005292:	2b00      	cmp	r3, #0
 8005294:	d035      	beq.n	8005302 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800529a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800529e:	693a      	ldr	r2, [r7, #16]
 80052a0:	429a      	cmp	r2, r3
 80052a2:	d02e      	beq.n	8005302 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80052a4:	4b20      	ldr	r3, [pc, #128]	; (8005328 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80052a6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80052a8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80052ac:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80052ae:	4b1e      	ldr	r3, [pc, #120]	; (8005328 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80052b0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80052b2:	4a1d      	ldr	r2, [pc, #116]	; (8005328 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80052b4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80052b8:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 80052ba:	4b1b      	ldr	r3, [pc, #108]	; (8005328 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80052bc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80052be:	4a1a      	ldr	r2, [pc, #104]	; (8005328 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80052c0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80052c4:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 80052c6:	4a18      	ldr	r2, [pc, #96]	; (8005328 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80052c8:	693b      	ldr	r3, [r7, #16]
 80052ca:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80052cc:	4b16      	ldr	r3, [pc, #88]	; (8005328 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80052ce:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80052d0:	f003 0301 	and.w	r3, r3, #1
 80052d4:	2b01      	cmp	r3, #1
 80052d6:	d114      	bne.n	8005302 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80052d8:	f7fd fe34 	bl	8002f44 <HAL_GetTick>
 80052dc:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80052de:	e00a      	b.n	80052f6 <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80052e0:	f7fd fe30 	bl	8002f44 <HAL_GetTick>
 80052e4:	4602      	mov	r2, r0
 80052e6:	697b      	ldr	r3, [r7, #20]
 80052e8:	1ad3      	subs	r3, r2, r3
 80052ea:	f241 3288 	movw	r2, #5000	; 0x1388
 80052ee:	4293      	cmp	r3, r2
 80052f0:	d901      	bls.n	80052f6 <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 80052f2:	2303      	movs	r3, #3
 80052f4:	e351      	b.n	800599a <HAL_RCCEx_PeriphCLKConfig+0x842>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80052f6:	4b0c      	ldr	r3, [pc, #48]	; (8005328 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80052f8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80052fa:	f003 0302 	and.w	r3, r3, #2
 80052fe:	2b00      	cmp	r3, #0
 8005300:	d0ee      	beq.n	80052e0 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005306:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800530a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800530e:	d111      	bne.n	8005334 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8005310:	4b05      	ldr	r3, [pc, #20]	; (8005328 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005312:	689b      	ldr	r3, [r3, #8]
 8005314:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800531c:	4b04      	ldr	r3, [pc, #16]	; (8005330 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 800531e:	400b      	ands	r3, r1
 8005320:	4901      	ldr	r1, [pc, #4]	; (8005328 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005322:	4313      	orrs	r3, r2
 8005324:	608b      	str	r3, [r1, #8]
 8005326:	e00b      	b.n	8005340 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8005328:	40023800 	.word	0x40023800
 800532c:	40007000 	.word	0x40007000
 8005330:	0ffffcff 	.word	0x0ffffcff
 8005334:	4bac      	ldr	r3, [pc, #688]	; (80055e8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005336:	689b      	ldr	r3, [r3, #8]
 8005338:	4aab      	ldr	r2, [pc, #684]	; (80055e8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800533a:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 800533e:	6093      	str	r3, [r2, #8]
 8005340:	4ba9      	ldr	r3, [pc, #676]	; (80055e8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005342:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005348:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800534c:	49a6      	ldr	r1, [pc, #664]	; (80055e8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800534e:	4313      	orrs	r3, r2
 8005350:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	f003 0310 	and.w	r3, r3, #16
 800535a:	2b00      	cmp	r3, #0
 800535c:	d010      	beq.n	8005380 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800535e:	4ba2      	ldr	r3, [pc, #648]	; (80055e8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005360:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005364:	4aa0      	ldr	r2, [pc, #640]	; (80055e8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005366:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800536a:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 800536e:	4b9e      	ldr	r3, [pc, #632]	; (80055e8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005370:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005378:	499b      	ldr	r1, [pc, #620]	; (80055e8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800537a:	4313      	orrs	r3, r2
 800537c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005388:	2b00      	cmp	r3, #0
 800538a:	d00a      	beq.n	80053a2 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800538c:	4b96      	ldr	r3, [pc, #600]	; (80055e8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800538e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005392:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800539a:	4993      	ldr	r1, [pc, #588]	; (80055e8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800539c:	4313      	orrs	r3, r2
 800539e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80053aa:	2b00      	cmp	r3, #0
 80053ac:	d00a      	beq.n	80053c4 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80053ae:	4b8e      	ldr	r3, [pc, #568]	; (80055e8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80053b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80053b4:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80053bc:	498a      	ldr	r1, [pc, #552]	; (80055e8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80053be:	4313      	orrs	r3, r2
 80053c0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80053cc:	2b00      	cmp	r3, #0
 80053ce:	d00a      	beq.n	80053e6 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80053d0:	4b85      	ldr	r3, [pc, #532]	; (80055e8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80053d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80053d6:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80053de:	4982      	ldr	r1, [pc, #520]	; (80055e8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80053e0:	4313      	orrs	r3, r2
 80053e2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80053ee:	2b00      	cmp	r3, #0
 80053f0:	d00a      	beq.n	8005408 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80053f2:	4b7d      	ldr	r3, [pc, #500]	; (80055e8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80053f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80053f8:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005400:	4979      	ldr	r1, [pc, #484]	; (80055e8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005402:	4313      	orrs	r3, r2
 8005404:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005410:	2b00      	cmp	r3, #0
 8005412:	d00a      	beq.n	800542a <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005414:	4b74      	ldr	r3, [pc, #464]	; (80055e8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005416:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800541a:	f023 0203 	bic.w	r2, r3, #3
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005422:	4971      	ldr	r1, [pc, #452]	; (80055e8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005424:	4313      	orrs	r3, r2
 8005426:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005432:	2b00      	cmp	r3, #0
 8005434:	d00a      	beq.n	800544c <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005436:	4b6c      	ldr	r3, [pc, #432]	; (80055e8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005438:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800543c:	f023 020c 	bic.w	r2, r3, #12
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005444:	4968      	ldr	r1, [pc, #416]	; (80055e8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005446:	4313      	orrs	r3, r2
 8005448:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005454:	2b00      	cmp	r3, #0
 8005456:	d00a      	beq.n	800546e <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8005458:	4b63      	ldr	r3, [pc, #396]	; (80055e8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800545a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800545e:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005466:	4960      	ldr	r1, [pc, #384]	; (80055e8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005468:	4313      	orrs	r3, r2
 800546a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005476:	2b00      	cmp	r3, #0
 8005478:	d00a      	beq.n	8005490 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800547a:	4b5b      	ldr	r3, [pc, #364]	; (80055e8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800547c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005480:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005488:	4957      	ldr	r1, [pc, #348]	; (80055e8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800548a:	4313      	orrs	r3, r2
 800548c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005498:	2b00      	cmp	r3, #0
 800549a:	d00a      	beq.n	80054b2 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800549c:	4b52      	ldr	r3, [pc, #328]	; (80055e8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800549e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80054a2:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80054aa:	494f      	ldr	r1, [pc, #316]	; (80055e8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80054ac:	4313      	orrs	r3, r2
 80054ae:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80054ba:	2b00      	cmp	r3, #0
 80054bc:	d00a      	beq.n	80054d4 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 80054be:	4b4a      	ldr	r3, [pc, #296]	; (80055e8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80054c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80054c4:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80054cc:	4946      	ldr	r1, [pc, #280]	; (80055e8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80054ce:	4313      	orrs	r3, r2
 80054d0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80054dc:	2b00      	cmp	r3, #0
 80054de:	d00a      	beq.n	80054f6 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 80054e0:	4b41      	ldr	r3, [pc, #260]	; (80055e8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80054e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80054e6:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80054ee:	493e      	ldr	r1, [pc, #248]	; (80055e8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80054f0:	4313      	orrs	r3, r2
 80054f2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80054fe:	2b00      	cmp	r3, #0
 8005500:	d00a      	beq.n	8005518 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8005502:	4b39      	ldr	r3, [pc, #228]	; (80055e8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005504:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005508:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005510:	4935      	ldr	r1, [pc, #212]	; (80055e8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005512:	4313      	orrs	r3, r2
 8005514:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005520:	2b00      	cmp	r3, #0
 8005522:	d00a      	beq.n	800553a <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8005524:	4b30      	ldr	r3, [pc, #192]	; (80055e8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005526:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800552a:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005532:	492d      	ldr	r1, [pc, #180]	; (80055e8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005534:	4313      	orrs	r3, r2
 8005536:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005542:	2b00      	cmp	r3, #0
 8005544:	d011      	beq.n	800556a <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8005546:	4b28      	ldr	r3, [pc, #160]	; (80055e8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005548:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800554c:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005554:	4924      	ldr	r1, [pc, #144]	; (80055e8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005556:	4313      	orrs	r3, r2
 8005558:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005560:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005564:	d101      	bne.n	800556a <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8005566:	2301      	movs	r3, #1
 8005568:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	f003 0308 	and.w	r3, r3, #8
 8005572:	2b00      	cmp	r3, #0
 8005574:	d001      	beq.n	800557a <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8005576:	2301      	movs	r3, #1
 8005578:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005582:	2b00      	cmp	r3, #0
 8005584:	d00a      	beq.n	800559c <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005586:	4b18      	ldr	r3, [pc, #96]	; (80055e8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005588:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800558c:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005594:	4914      	ldr	r1, [pc, #80]	; (80055e8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005596:	4313      	orrs	r3, r2
 8005598:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80055a4:	2b00      	cmp	r3, #0
 80055a6:	d00b      	beq.n	80055c0 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80055a8:	4b0f      	ldr	r3, [pc, #60]	; (80055e8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80055aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80055ae:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80055b8:	490b      	ldr	r1, [pc, #44]	; (80055e8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80055ba:	4313      	orrs	r3, r2
 80055bc:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80055c8:	2b00      	cmp	r3, #0
 80055ca:	d00f      	beq.n	80055ec <HAL_RCCEx_PeriphCLKConfig+0x494>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 80055cc:	4b06      	ldr	r3, [pc, #24]	; (80055e8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80055ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80055d2:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80055dc:	4902      	ldr	r1, [pc, #8]	; (80055e8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80055de:	4313      	orrs	r3, r2
 80055e0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 80055e4:	e002      	b.n	80055ec <HAL_RCCEx_PeriphCLKConfig+0x494>
 80055e6:	bf00      	nop
 80055e8:	40023800 	.word	0x40023800
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80055f4:	2b00      	cmp	r3, #0
 80055f6:	d00b      	beq.n	8005610 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80055f8:	4b8a      	ldr	r3, [pc, #552]	; (8005824 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80055fa:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80055fe:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005608:	4986      	ldr	r1, [pc, #536]	; (8005824 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800560a:	4313      	orrs	r3, r2
 800560c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005618:	2b00      	cmp	r3, #0
 800561a:	d00b      	beq.n	8005634 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 800561c:	4b81      	ldr	r3, [pc, #516]	; (8005824 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800561e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005622:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800562c:	497d      	ldr	r1, [pc, #500]	; (8005824 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800562e:	4313      	orrs	r3, r2
 8005630:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8005634:	69fb      	ldr	r3, [r7, #28]
 8005636:	2b01      	cmp	r3, #1
 8005638:	d006      	beq.n	8005648 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005642:	2b00      	cmp	r3, #0
 8005644:	f000 80d6 	beq.w	80057f4 <HAL_RCCEx_PeriphCLKConfig+0x69c>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8005648:	4b76      	ldr	r3, [pc, #472]	; (8005824 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800564a:	681b      	ldr	r3, [r3, #0]
 800564c:	4a75      	ldr	r2, [pc, #468]	; (8005824 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800564e:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8005652:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005654:	f7fd fc76 	bl	8002f44 <HAL_GetTick>
 8005658:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800565a:	e008      	b.n	800566e <HAL_RCCEx_PeriphCLKConfig+0x516>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800565c:	f7fd fc72 	bl	8002f44 <HAL_GetTick>
 8005660:	4602      	mov	r2, r0
 8005662:	697b      	ldr	r3, [r7, #20]
 8005664:	1ad3      	subs	r3, r2, r3
 8005666:	2b64      	cmp	r3, #100	; 0x64
 8005668:	d901      	bls.n	800566e <HAL_RCCEx_PeriphCLKConfig+0x516>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800566a:	2303      	movs	r3, #3
 800566c:	e195      	b.n	800599a <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800566e:	4b6d      	ldr	r3, [pc, #436]	; (8005824 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005676:	2b00      	cmp	r3, #0
 8005678:	d1f0      	bne.n	800565c <HAL_RCCEx_PeriphCLKConfig+0x504>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	f003 0301 	and.w	r3, r3, #1
 8005682:	2b00      	cmp	r3, #0
 8005684:	d021      	beq.n	80056ca <HAL_RCCEx_PeriphCLKConfig+0x572>
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800568a:	2b00      	cmp	r3, #0
 800568c:	d11d      	bne.n	80056ca <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800568e:	4b65      	ldr	r3, [pc, #404]	; (8005824 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005690:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005694:	0c1b      	lsrs	r3, r3, #16
 8005696:	f003 0303 	and.w	r3, r3, #3
 800569a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800569c:	4b61      	ldr	r3, [pc, #388]	; (8005824 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800569e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80056a2:	0e1b      	lsrs	r3, r3, #24
 80056a4:	f003 030f 	and.w	r3, r3, #15
 80056a8:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	685b      	ldr	r3, [r3, #4]
 80056ae:	019a      	lsls	r2, r3, #6
 80056b0:	693b      	ldr	r3, [r7, #16]
 80056b2:	041b      	lsls	r3, r3, #16
 80056b4:	431a      	orrs	r2, r3
 80056b6:	68fb      	ldr	r3, [r7, #12]
 80056b8:	061b      	lsls	r3, r3, #24
 80056ba:	431a      	orrs	r2, r3
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	689b      	ldr	r3, [r3, #8]
 80056c0:	071b      	lsls	r3, r3, #28
 80056c2:	4958      	ldr	r1, [pc, #352]	; (8005824 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80056c4:	4313      	orrs	r3, r2
 80056c6:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80056d2:	2b00      	cmp	r3, #0
 80056d4:	d004      	beq.n	80056e0 <HAL_RCCEx_PeriphCLKConfig+0x588>
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80056da:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80056de:	d00a      	beq.n	80056f6 <HAL_RCCEx_PeriphCLKConfig+0x59e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80056e8:	2b00      	cmp	r3, #0
 80056ea:	d02e      	beq.n	800574a <HAL_RCCEx_PeriphCLKConfig+0x5f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056f0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80056f4:	d129      	bne.n	800574a <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80056f6:	4b4b      	ldr	r3, [pc, #300]	; (8005824 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80056f8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80056fc:	0c1b      	lsrs	r3, r3, #16
 80056fe:	f003 0303 	and.w	r3, r3, #3
 8005702:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8005704:	4b47      	ldr	r3, [pc, #284]	; (8005824 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005706:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800570a:	0f1b      	lsrs	r3, r3, #28
 800570c:	f003 0307 	and.w	r3, r3, #7
 8005710:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	685b      	ldr	r3, [r3, #4]
 8005716:	019a      	lsls	r2, r3, #6
 8005718:	693b      	ldr	r3, [r7, #16]
 800571a:	041b      	lsls	r3, r3, #16
 800571c:	431a      	orrs	r2, r3
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	68db      	ldr	r3, [r3, #12]
 8005722:	061b      	lsls	r3, r3, #24
 8005724:	431a      	orrs	r2, r3
 8005726:	68fb      	ldr	r3, [r7, #12]
 8005728:	071b      	lsls	r3, r3, #28
 800572a:	493e      	ldr	r1, [pc, #248]	; (8005824 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800572c:	4313      	orrs	r3, r2
 800572e:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8005732:	4b3c      	ldr	r3, [pc, #240]	; (8005824 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005734:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005738:	f023 021f 	bic.w	r2, r3, #31
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005740:	3b01      	subs	r3, #1
 8005742:	4938      	ldr	r1, [pc, #224]	; (8005824 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005744:	4313      	orrs	r3, r2
 8005746:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005752:	2b00      	cmp	r3, #0
 8005754:	d01d      	beq.n	8005792 <HAL_RCCEx_PeriphCLKConfig+0x63a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8005756:	4b33      	ldr	r3, [pc, #204]	; (8005824 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005758:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800575c:	0e1b      	lsrs	r3, r3, #24
 800575e:	f003 030f 	and.w	r3, r3, #15
 8005762:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8005764:	4b2f      	ldr	r3, [pc, #188]	; (8005824 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005766:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800576a:	0f1b      	lsrs	r3, r3, #28
 800576c:	f003 0307 	and.w	r3, r3, #7
 8005770:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	685b      	ldr	r3, [r3, #4]
 8005776:	019a      	lsls	r2, r3, #6
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	691b      	ldr	r3, [r3, #16]
 800577c:	041b      	lsls	r3, r3, #16
 800577e:	431a      	orrs	r2, r3
 8005780:	693b      	ldr	r3, [r7, #16]
 8005782:	061b      	lsls	r3, r3, #24
 8005784:	431a      	orrs	r2, r3
 8005786:	68fb      	ldr	r3, [r7, #12]
 8005788:	071b      	lsls	r3, r3, #28
 800578a:	4926      	ldr	r1, [pc, #152]	; (8005824 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800578c:	4313      	orrs	r3, r2
 800578e:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	681b      	ldr	r3, [r3, #0]
 8005796:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800579a:	2b00      	cmp	r3, #0
 800579c:	d011      	beq.n	80057c2 <HAL_RCCEx_PeriphCLKConfig+0x66a>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	685b      	ldr	r3, [r3, #4]
 80057a2:	019a      	lsls	r2, r3, #6
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	691b      	ldr	r3, [r3, #16]
 80057a8:	041b      	lsls	r3, r3, #16
 80057aa:	431a      	orrs	r2, r3
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	68db      	ldr	r3, [r3, #12]
 80057b0:	061b      	lsls	r3, r3, #24
 80057b2:	431a      	orrs	r2, r3
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	689b      	ldr	r3, [r3, #8]
 80057b8:	071b      	lsls	r3, r3, #28
 80057ba:	491a      	ldr	r1, [pc, #104]	; (8005824 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80057bc:	4313      	orrs	r3, r2
 80057be:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80057c2:	4b18      	ldr	r3, [pc, #96]	; (8005824 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80057c4:	681b      	ldr	r3, [r3, #0]
 80057c6:	4a17      	ldr	r2, [pc, #92]	; (8005824 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80057c8:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80057cc:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80057ce:	f7fd fbb9 	bl	8002f44 <HAL_GetTick>
 80057d2:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80057d4:	e008      	b.n	80057e8 <HAL_RCCEx_PeriphCLKConfig+0x690>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80057d6:	f7fd fbb5 	bl	8002f44 <HAL_GetTick>
 80057da:	4602      	mov	r2, r0
 80057dc:	697b      	ldr	r3, [r7, #20]
 80057de:	1ad3      	subs	r3, r2, r3
 80057e0:	2b64      	cmp	r3, #100	; 0x64
 80057e2:	d901      	bls.n	80057e8 <HAL_RCCEx_PeriphCLKConfig+0x690>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80057e4:	2303      	movs	r3, #3
 80057e6:	e0d8      	b.n	800599a <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80057e8:	4b0e      	ldr	r3, [pc, #56]	; (8005824 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80057f0:	2b00      	cmp	r3, #0
 80057f2:	d0f0      	beq.n	80057d6 <HAL_RCCEx_PeriphCLKConfig+0x67e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 80057f4:	69bb      	ldr	r3, [r7, #24]
 80057f6:	2b01      	cmp	r3, #1
 80057f8:	f040 80ce 	bne.w	8005998 <HAL_RCCEx_PeriphCLKConfig+0x840>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 80057fc:	4b09      	ldr	r3, [pc, #36]	; (8005824 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	4a08      	ldr	r2, [pc, #32]	; (8005824 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005802:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005806:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005808:	f7fd fb9c 	bl	8002f44 <HAL_GetTick>
 800580c:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800580e:	e00b      	b.n	8005828 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8005810:	f7fd fb98 	bl	8002f44 <HAL_GetTick>
 8005814:	4602      	mov	r2, r0
 8005816:	697b      	ldr	r3, [r7, #20]
 8005818:	1ad3      	subs	r3, r2, r3
 800581a:	2b64      	cmp	r3, #100	; 0x64
 800581c:	d904      	bls.n	8005828 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800581e:	2303      	movs	r3, #3
 8005820:	e0bb      	b.n	800599a <HAL_RCCEx_PeriphCLKConfig+0x842>
 8005822:	bf00      	nop
 8005824:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8005828:	4b5e      	ldr	r3, [pc, #376]	; (80059a4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005830:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005834:	d0ec      	beq.n	8005810 <HAL_RCCEx_PeriphCLKConfig+0x6b8>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800583e:	2b00      	cmp	r3, #0
 8005840:	d003      	beq.n	800584a <HAL_RCCEx_PeriphCLKConfig+0x6f2>
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005846:	2b00      	cmp	r3, #0
 8005848:	d009      	beq.n	800585e <HAL_RCCEx_PeriphCLKConfig+0x706>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8005852:	2b00      	cmp	r3, #0
 8005854:	d02e      	beq.n	80058b4 <HAL_RCCEx_PeriphCLKConfig+0x75c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800585a:	2b00      	cmp	r3, #0
 800585c:	d12a      	bne.n	80058b4 <HAL_RCCEx_PeriphCLKConfig+0x75c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800585e:	4b51      	ldr	r3, [pc, #324]	; (80059a4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005860:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005864:	0c1b      	lsrs	r3, r3, #16
 8005866:	f003 0303 	and.w	r3, r3, #3
 800586a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800586c:	4b4d      	ldr	r3, [pc, #308]	; (80059a4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800586e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005872:	0f1b      	lsrs	r3, r3, #28
 8005874:	f003 0307 	and.w	r3, r3, #7
 8005878:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	695b      	ldr	r3, [r3, #20]
 800587e:	019a      	lsls	r2, r3, #6
 8005880:	693b      	ldr	r3, [r7, #16]
 8005882:	041b      	lsls	r3, r3, #16
 8005884:	431a      	orrs	r2, r3
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	699b      	ldr	r3, [r3, #24]
 800588a:	061b      	lsls	r3, r3, #24
 800588c:	431a      	orrs	r2, r3
 800588e:	68fb      	ldr	r3, [r7, #12]
 8005890:	071b      	lsls	r3, r3, #28
 8005892:	4944      	ldr	r1, [pc, #272]	; (80059a4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005894:	4313      	orrs	r3, r2
 8005896:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 800589a:	4b42      	ldr	r3, [pc, #264]	; (80059a4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800589c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80058a0:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80058a8:	3b01      	subs	r3, #1
 80058aa:	021b      	lsls	r3, r3, #8
 80058ac:	493d      	ldr	r1, [pc, #244]	; (80059a4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80058ae:	4313      	orrs	r3, r2
 80058b0:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80058bc:	2b00      	cmp	r3, #0
 80058be:	d022      	beq.n	8005906 <HAL_RCCEx_PeriphCLKConfig+0x7ae>
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80058c4:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80058c8:	d11d      	bne.n	8005906 <HAL_RCCEx_PeriphCLKConfig+0x7ae>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80058ca:	4b36      	ldr	r3, [pc, #216]	; (80059a4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80058cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80058d0:	0e1b      	lsrs	r3, r3, #24
 80058d2:	f003 030f 	and.w	r3, r3, #15
 80058d6:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80058d8:	4b32      	ldr	r3, [pc, #200]	; (80059a4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80058da:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80058de:	0f1b      	lsrs	r3, r3, #28
 80058e0:	f003 0307 	and.w	r3, r3, #7
 80058e4:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	695b      	ldr	r3, [r3, #20]
 80058ea:	019a      	lsls	r2, r3, #6
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	6a1b      	ldr	r3, [r3, #32]
 80058f0:	041b      	lsls	r3, r3, #16
 80058f2:	431a      	orrs	r2, r3
 80058f4:	693b      	ldr	r3, [r7, #16]
 80058f6:	061b      	lsls	r3, r3, #24
 80058f8:	431a      	orrs	r2, r3
 80058fa:	68fb      	ldr	r3, [r7, #12]
 80058fc:	071b      	lsls	r3, r3, #28
 80058fe:	4929      	ldr	r1, [pc, #164]	; (80059a4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005900:	4313      	orrs	r3, r2
 8005902:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	f003 0308 	and.w	r3, r3, #8
 800590e:	2b00      	cmp	r3, #0
 8005910:	d028      	beq.n	8005964 <HAL_RCCEx_PeriphCLKConfig+0x80c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8005912:	4b24      	ldr	r3, [pc, #144]	; (80059a4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005914:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005918:	0e1b      	lsrs	r3, r3, #24
 800591a:	f003 030f 	and.w	r3, r3, #15
 800591e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8005920:	4b20      	ldr	r3, [pc, #128]	; (80059a4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005922:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005926:	0c1b      	lsrs	r3, r3, #16
 8005928:	f003 0303 	and.w	r3, r3, #3
 800592c:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	695b      	ldr	r3, [r3, #20]
 8005932:	019a      	lsls	r2, r3, #6
 8005934:	68fb      	ldr	r3, [r7, #12]
 8005936:	041b      	lsls	r3, r3, #16
 8005938:	431a      	orrs	r2, r3
 800593a:	693b      	ldr	r3, [r7, #16]
 800593c:	061b      	lsls	r3, r3, #24
 800593e:	431a      	orrs	r2, r3
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	69db      	ldr	r3, [r3, #28]
 8005944:	071b      	lsls	r3, r3, #28
 8005946:	4917      	ldr	r1, [pc, #92]	; (80059a4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005948:	4313      	orrs	r3, r2
 800594a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 800594e:	4b15      	ldr	r3, [pc, #84]	; (80059a4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005950:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005954:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800595c:	4911      	ldr	r1, [pc, #68]	; (80059a4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800595e:	4313      	orrs	r3, r2
 8005960:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8005964:	4b0f      	ldr	r3, [pc, #60]	; (80059a4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	4a0e      	ldr	r2, [pc, #56]	; (80059a4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800596a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800596e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005970:	f7fd fae8 	bl	8002f44 <HAL_GetTick>
 8005974:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8005976:	e008      	b.n	800598a <HAL_RCCEx_PeriphCLKConfig+0x832>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8005978:	f7fd fae4 	bl	8002f44 <HAL_GetTick>
 800597c:	4602      	mov	r2, r0
 800597e:	697b      	ldr	r3, [r7, #20]
 8005980:	1ad3      	subs	r3, r2, r3
 8005982:	2b64      	cmp	r3, #100	; 0x64
 8005984:	d901      	bls.n	800598a <HAL_RCCEx_PeriphCLKConfig+0x832>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005986:	2303      	movs	r3, #3
 8005988:	e007      	b.n	800599a <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800598a:	4b06      	ldr	r3, [pc, #24]	; (80059a4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800598c:	681b      	ldr	r3, [r3, #0]
 800598e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005992:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005996:	d1ef      	bne.n	8005978 <HAL_RCCEx_PeriphCLKConfig+0x820>
      }
    }
  }
  return HAL_OK;
 8005998:	2300      	movs	r3, #0
}
 800599a:	4618      	mov	r0, r3
 800599c:	3720      	adds	r7, #32
 800599e:	46bd      	mov	sp, r7
 80059a0:	bd80      	pop	{r7, pc}
 80059a2:	bf00      	nop
 80059a4:	40023800 	.word	0x40023800

080059a8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80059a8:	b580      	push	{r7, lr}
 80059aa:	b084      	sub	sp, #16
 80059ac:	af00      	add	r7, sp, #0
 80059ae:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	2b00      	cmp	r3, #0
 80059b4:	d101      	bne.n	80059ba <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80059b6:	2301      	movs	r3, #1
 80059b8:	e09d      	b.n	8005af6 <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059be:	2b00      	cmp	r3, #0
 80059c0:	d108      	bne.n	80059d4 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	685b      	ldr	r3, [r3, #4]
 80059c6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80059ca:	d009      	beq.n	80059e0 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	2200      	movs	r2, #0
 80059d0:	61da      	str	r2, [r3, #28]
 80059d2:	e005      	b.n	80059e0 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	2200      	movs	r2, #0
 80059d8:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	2200      	movs	r2, #0
 80059de:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	2200      	movs	r2, #0
 80059e4:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80059ec:	b2db      	uxtb	r3, r3
 80059ee:	2b00      	cmp	r3, #0
 80059f0:	d106      	bne.n	8005a00 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	2200      	movs	r2, #0
 80059f6:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80059fa:	6878      	ldr	r0, [r7, #4]
 80059fc:	f7fc fd02 	bl	8002404 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	2202      	movs	r2, #2
 8005a04:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	681a      	ldr	r2, [r3, #0]
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005a16:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	68db      	ldr	r3, [r3, #12]
 8005a1c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005a20:	d902      	bls.n	8005a28 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8005a22:	2300      	movs	r3, #0
 8005a24:	60fb      	str	r3, [r7, #12]
 8005a26:	e002      	b.n	8005a2e <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8005a28:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005a2c:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	68db      	ldr	r3, [r3, #12]
 8005a32:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8005a36:	d007      	beq.n	8005a48 <HAL_SPI_Init+0xa0>
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	68db      	ldr	r3, [r3, #12]
 8005a3c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005a40:	d002      	beq.n	8005a48 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	2200      	movs	r2, #0
 8005a46:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	685b      	ldr	r3, [r3, #4]
 8005a4c:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	689b      	ldr	r3, [r3, #8]
 8005a54:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8005a58:	431a      	orrs	r2, r3
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	691b      	ldr	r3, [r3, #16]
 8005a5e:	f003 0302 	and.w	r3, r3, #2
 8005a62:	431a      	orrs	r2, r3
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	695b      	ldr	r3, [r3, #20]
 8005a68:	f003 0301 	and.w	r3, r3, #1
 8005a6c:	431a      	orrs	r2, r3
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	699b      	ldr	r3, [r3, #24]
 8005a72:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005a76:	431a      	orrs	r2, r3
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	69db      	ldr	r3, [r3, #28]
 8005a7c:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8005a80:	431a      	orrs	r2, r3
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	6a1b      	ldr	r3, [r3, #32]
 8005a86:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005a8a:	ea42 0103 	orr.w	r1, r2, r3
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005a92:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	430a      	orrs	r2, r1
 8005a9c:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	699b      	ldr	r3, [r3, #24]
 8005aa2:	0c1b      	lsrs	r3, r3, #16
 8005aa4:	f003 0204 	and.w	r2, r3, #4
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005aac:	f003 0310 	and.w	r3, r3, #16
 8005ab0:	431a      	orrs	r2, r3
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005ab6:	f003 0308 	and.w	r3, r3, #8
 8005aba:	431a      	orrs	r2, r3
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	68db      	ldr	r3, [r3, #12]
 8005ac0:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8005ac4:	ea42 0103 	orr.w	r1, r2, r3
 8005ac8:	68fb      	ldr	r3, [r7, #12]
 8005aca:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	430a      	orrs	r2, r1
 8005ad4:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	69da      	ldr	r2, [r3, #28]
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	681b      	ldr	r3, [r3, #0]
 8005ae0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005ae4:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	2200      	movs	r2, #0
 8005aea:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	2201      	movs	r2, #1
 8005af0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8005af4:	2300      	movs	r3, #0
}
 8005af6:	4618      	mov	r0, r3
 8005af8:	3710      	adds	r7, #16
 8005afa:	46bd      	mov	sp, r7
 8005afc:	bd80      	pop	{r7, pc}

08005afe <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005afe:	b580      	push	{r7, lr}
 8005b00:	b082      	sub	sp, #8
 8005b02:	af00      	add	r7, sp, #0
 8005b04:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	2b00      	cmp	r3, #0
 8005b0a:	d101      	bne.n	8005b10 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005b0c:	2301      	movs	r3, #1
 8005b0e:	e049      	b.n	8005ba4 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005b16:	b2db      	uxtb	r3, r3
 8005b18:	2b00      	cmp	r3, #0
 8005b1a:	d106      	bne.n	8005b2a <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	2200      	movs	r2, #0
 8005b20:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005b24:	6878      	ldr	r0, [r7, #4]
 8005b26:	f7fc fced 	bl	8002504 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	2202      	movs	r2, #2
 8005b2e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	681a      	ldr	r2, [r3, #0]
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	3304      	adds	r3, #4
 8005b3a:	4619      	mov	r1, r3
 8005b3c:	4610      	mov	r0, r2
 8005b3e:	f001 f831 	bl	8006ba4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	2201      	movs	r2, #1
 8005b46:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	2201      	movs	r2, #1
 8005b4e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	2201      	movs	r2, #1
 8005b56:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	2201      	movs	r2, #1
 8005b5e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	2201      	movs	r2, #1
 8005b66:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	2201      	movs	r2, #1
 8005b6e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	2201      	movs	r2, #1
 8005b76:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	2201      	movs	r2, #1
 8005b7e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	2201      	movs	r2, #1
 8005b86:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	2201      	movs	r2, #1
 8005b8e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	2201      	movs	r2, #1
 8005b96:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	2201      	movs	r2, #1
 8005b9e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005ba2:	2300      	movs	r3, #0
}
 8005ba4:	4618      	mov	r0, r3
 8005ba6:	3708      	adds	r7, #8
 8005ba8:	46bd      	mov	sp, r7
 8005baa:	bd80      	pop	{r7, pc}

08005bac <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005bac:	b480      	push	{r7}
 8005bae:	b085      	sub	sp, #20
 8005bb0:	af00      	add	r7, sp, #0
 8005bb2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005bba:	b2db      	uxtb	r3, r3
 8005bbc:	2b01      	cmp	r3, #1
 8005bbe:	d001      	beq.n	8005bc4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005bc0:	2301      	movs	r3, #1
 8005bc2:	e054      	b.n	8005c6e <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	2202      	movs	r2, #2
 8005bc8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	68da      	ldr	r2, [r3, #12]
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	f042 0201 	orr.w	r2, r2, #1
 8005bda:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	681b      	ldr	r3, [r3, #0]
 8005be0:	4a26      	ldr	r2, [pc, #152]	; (8005c7c <HAL_TIM_Base_Start_IT+0xd0>)
 8005be2:	4293      	cmp	r3, r2
 8005be4:	d022      	beq.n	8005c2c <HAL_TIM_Base_Start_IT+0x80>
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	681b      	ldr	r3, [r3, #0]
 8005bea:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005bee:	d01d      	beq.n	8005c2c <HAL_TIM_Base_Start_IT+0x80>
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	4a22      	ldr	r2, [pc, #136]	; (8005c80 <HAL_TIM_Base_Start_IT+0xd4>)
 8005bf6:	4293      	cmp	r3, r2
 8005bf8:	d018      	beq.n	8005c2c <HAL_TIM_Base_Start_IT+0x80>
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	681b      	ldr	r3, [r3, #0]
 8005bfe:	4a21      	ldr	r2, [pc, #132]	; (8005c84 <HAL_TIM_Base_Start_IT+0xd8>)
 8005c00:	4293      	cmp	r3, r2
 8005c02:	d013      	beq.n	8005c2c <HAL_TIM_Base_Start_IT+0x80>
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	4a1f      	ldr	r2, [pc, #124]	; (8005c88 <HAL_TIM_Base_Start_IT+0xdc>)
 8005c0a:	4293      	cmp	r3, r2
 8005c0c:	d00e      	beq.n	8005c2c <HAL_TIM_Base_Start_IT+0x80>
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	681b      	ldr	r3, [r3, #0]
 8005c12:	4a1e      	ldr	r2, [pc, #120]	; (8005c8c <HAL_TIM_Base_Start_IT+0xe0>)
 8005c14:	4293      	cmp	r3, r2
 8005c16:	d009      	beq.n	8005c2c <HAL_TIM_Base_Start_IT+0x80>
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	681b      	ldr	r3, [r3, #0]
 8005c1c:	4a1c      	ldr	r2, [pc, #112]	; (8005c90 <HAL_TIM_Base_Start_IT+0xe4>)
 8005c1e:	4293      	cmp	r3, r2
 8005c20:	d004      	beq.n	8005c2c <HAL_TIM_Base_Start_IT+0x80>
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	4a1b      	ldr	r2, [pc, #108]	; (8005c94 <HAL_TIM_Base_Start_IT+0xe8>)
 8005c28:	4293      	cmp	r3, r2
 8005c2a:	d115      	bne.n	8005c58 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	689a      	ldr	r2, [r3, #8]
 8005c32:	4b19      	ldr	r3, [pc, #100]	; (8005c98 <HAL_TIM_Base_Start_IT+0xec>)
 8005c34:	4013      	ands	r3, r2
 8005c36:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005c38:	68fb      	ldr	r3, [r7, #12]
 8005c3a:	2b06      	cmp	r3, #6
 8005c3c:	d015      	beq.n	8005c6a <HAL_TIM_Base_Start_IT+0xbe>
 8005c3e:	68fb      	ldr	r3, [r7, #12]
 8005c40:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005c44:	d011      	beq.n	8005c6a <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	681a      	ldr	r2, [r3, #0]
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	f042 0201 	orr.w	r2, r2, #1
 8005c54:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005c56:	e008      	b.n	8005c6a <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	681a      	ldr	r2, [r3, #0]
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	681b      	ldr	r3, [r3, #0]
 8005c62:	f042 0201 	orr.w	r2, r2, #1
 8005c66:	601a      	str	r2, [r3, #0]
 8005c68:	e000      	b.n	8005c6c <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005c6a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005c6c:	2300      	movs	r3, #0
}
 8005c6e:	4618      	mov	r0, r3
 8005c70:	3714      	adds	r7, #20
 8005c72:	46bd      	mov	sp, r7
 8005c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c78:	4770      	bx	lr
 8005c7a:	bf00      	nop
 8005c7c:	40010000 	.word	0x40010000
 8005c80:	40000400 	.word	0x40000400
 8005c84:	40000800 	.word	0x40000800
 8005c88:	40000c00 	.word	0x40000c00
 8005c8c:	40010400 	.word	0x40010400
 8005c90:	40014000 	.word	0x40014000
 8005c94:	40001800 	.word	0x40001800
 8005c98:	00010007 	.word	0x00010007

08005c9c <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 8005c9c:	b580      	push	{r7, lr}
 8005c9e:	b082      	sub	sp, #8
 8005ca0:	af00      	add	r7, sp, #0
 8005ca2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	2b00      	cmp	r3, #0
 8005ca8:	d101      	bne.n	8005cae <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 8005caa:	2301      	movs	r3, #1
 8005cac:	e049      	b.n	8005d42 <HAL_TIM_OC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005cb4:	b2db      	uxtb	r3, r3
 8005cb6:	2b00      	cmp	r3, #0
 8005cb8:	d106      	bne.n	8005cc8 <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	2200      	movs	r2, #0
 8005cbe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 8005cc2:	6878      	ldr	r0, [r7, #4]
 8005cc4:	f000 f841 	bl	8005d4a <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	2202      	movs	r2, #2
 8005ccc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	681a      	ldr	r2, [r3, #0]
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	3304      	adds	r3, #4
 8005cd8:	4619      	mov	r1, r3
 8005cda:	4610      	mov	r0, r2
 8005cdc:	f000 ff62 	bl	8006ba4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	2201      	movs	r2, #1
 8005ce4:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	2201      	movs	r2, #1
 8005cec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	2201      	movs	r2, #1
 8005cf4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	2201      	movs	r2, #1
 8005cfc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	2201      	movs	r2, #1
 8005d04:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	2201      	movs	r2, #1
 8005d0c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	2201      	movs	r2, #1
 8005d14:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	2201      	movs	r2, #1
 8005d1c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	2201      	movs	r2, #1
 8005d24:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	2201      	movs	r2, #1
 8005d2c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	2201      	movs	r2, #1
 8005d34:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	2201      	movs	r2, #1
 8005d3c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005d40:	2300      	movs	r3, #0
}
 8005d42:	4618      	mov	r0, r3
 8005d44:	3708      	adds	r7, #8
 8005d46:	46bd      	mov	sp, r7
 8005d48:	bd80      	pop	{r7, pc}

08005d4a <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 8005d4a:	b480      	push	{r7}
 8005d4c:	b083      	sub	sp, #12
 8005d4e:	af00      	add	r7, sp, #0
 8005d50:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 8005d52:	bf00      	nop
 8005d54:	370c      	adds	r7, #12
 8005d56:	46bd      	mov	sp, r7
 8005d58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d5c:	4770      	bx	lr

08005d5e <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005d5e:	b580      	push	{r7, lr}
 8005d60:	b082      	sub	sp, #8
 8005d62:	af00      	add	r7, sp, #0
 8005d64:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	2b00      	cmp	r3, #0
 8005d6a:	d101      	bne.n	8005d70 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005d6c:	2301      	movs	r3, #1
 8005d6e:	e049      	b.n	8005e04 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005d76:	b2db      	uxtb	r3, r3
 8005d78:	2b00      	cmp	r3, #0
 8005d7a:	d106      	bne.n	8005d8a <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	2200      	movs	r2, #0
 8005d80:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005d84:	6878      	ldr	r0, [r7, #4]
 8005d86:	f7fc fccd 	bl	8002724 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	2202      	movs	r2, #2
 8005d8e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	681a      	ldr	r2, [r3, #0]
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	3304      	adds	r3, #4
 8005d9a:	4619      	mov	r1, r3
 8005d9c:	4610      	mov	r0, r2
 8005d9e:	f000 ff01 	bl	8006ba4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	2201      	movs	r2, #1
 8005da6:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	2201      	movs	r2, #1
 8005dae:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	2201      	movs	r2, #1
 8005db6:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	2201      	movs	r2, #1
 8005dbe:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	2201      	movs	r2, #1
 8005dc6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	2201      	movs	r2, #1
 8005dce:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	2201      	movs	r2, #1
 8005dd6:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	2201      	movs	r2, #1
 8005dde:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	2201      	movs	r2, #1
 8005de6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	2201      	movs	r2, #1
 8005dee:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	2201      	movs	r2, #1
 8005df6:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	2201      	movs	r2, #1
 8005dfe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005e02:	2300      	movs	r3, #0
}
 8005e04:	4618      	mov	r0, r3
 8005e06:	3708      	adds	r7, #8
 8005e08:	46bd      	mov	sp, r7
 8005e0a:	bd80      	pop	{r7, pc}

08005e0c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005e0c:	b580      	push	{r7, lr}
 8005e0e:	b084      	sub	sp, #16
 8005e10:	af00      	add	r7, sp, #0
 8005e12:	6078      	str	r0, [r7, #4]
 8005e14:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005e16:	683b      	ldr	r3, [r7, #0]
 8005e18:	2b00      	cmp	r3, #0
 8005e1a:	d109      	bne.n	8005e30 <HAL_TIM_PWM_Start+0x24>
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005e22:	b2db      	uxtb	r3, r3
 8005e24:	2b01      	cmp	r3, #1
 8005e26:	bf14      	ite	ne
 8005e28:	2301      	movne	r3, #1
 8005e2a:	2300      	moveq	r3, #0
 8005e2c:	b2db      	uxtb	r3, r3
 8005e2e:	e03c      	b.n	8005eaa <HAL_TIM_PWM_Start+0x9e>
 8005e30:	683b      	ldr	r3, [r7, #0]
 8005e32:	2b04      	cmp	r3, #4
 8005e34:	d109      	bne.n	8005e4a <HAL_TIM_PWM_Start+0x3e>
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8005e3c:	b2db      	uxtb	r3, r3
 8005e3e:	2b01      	cmp	r3, #1
 8005e40:	bf14      	ite	ne
 8005e42:	2301      	movne	r3, #1
 8005e44:	2300      	moveq	r3, #0
 8005e46:	b2db      	uxtb	r3, r3
 8005e48:	e02f      	b.n	8005eaa <HAL_TIM_PWM_Start+0x9e>
 8005e4a:	683b      	ldr	r3, [r7, #0]
 8005e4c:	2b08      	cmp	r3, #8
 8005e4e:	d109      	bne.n	8005e64 <HAL_TIM_PWM_Start+0x58>
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005e56:	b2db      	uxtb	r3, r3
 8005e58:	2b01      	cmp	r3, #1
 8005e5a:	bf14      	ite	ne
 8005e5c:	2301      	movne	r3, #1
 8005e5e:	2300      	moveq	r3, #0
 8005e60:	b2db      	uxtb	r3, r3
 8005e62:	e022      	b.n	8005eaa <HAL_TIM_PWM_Start+0x9e>
 8005e64:	683b      	ldr	r3, [r7, #0]
 8005e66:	2b0c      	cmp	r3, #12
 8005e68:	d109      	bne.n	8005e7e <HAL_TIM_PWM_Start+0x72>
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005e70:	b2db      	uxtb	r3, r3
 8005e72:	2b01      	cmp	r3, #1
 8005e74:	bf14      	ite	ne
 8005e76:	2301      	movne	r3, #1
 8005e78:	2300      	moveq	r3, #0
 8005e7a:	b2db      	uxtb	r3, r3
 8005e7c:	e015      	b.n	8005eaa <HAL_TIM_PWM_Start+0x9e>
 8005e7e:	683b      	ldr	r3, [r7, #0]
 8005e80:	2b10      	cmp	r3, #16
 8005e82:	d109      	bne.n	8005e98 <HAL_TIM_PWM_Start+0x8c>
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8005e8a:	b2db      	uxtb	r3, r3
 8005e8c:	2b01      	cmp	r3, #1
 8005e8e:	bf14      	ite	ne
 8005e90:	2301      	movne	r3, #1
 8005e92:	2300      	moveq	r3, #0
 8005e94:	b2db      	uxtb	r3, r3
 8005e96:	e008      	b.n	8005eaa <HAL_TIM_PWM_Start+0x9e>
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8005e9e:	b2db      	uxtb	r3, r3
 8005ea0:	2b01      	cmp	r3, #1
 8005ea2:	bf14      	ite	ne
 8005ea4:	2301      	movne	r3, #1
 8005ea6:	2300      	moveq	r3, #0
 8005ea8:	b2db      	uxtb	r3, r3
 8005eaa:	2b00      	cmp	r3, #0
 8005eac:	d001      	beq.n	8005eb2 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8005eae:	2301      	movs	r3, #1
 8005eb0:	e092      	b.n	8005fd8 <HAL_TIM_PWM_Start+0x1cc>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005eb2:	683b      	ldr	r3, [r7, #0]
 8005eb4:	2b00      	cmp	r3, #0
 8005eb6:	d104      	bne.n	8005ec2 <HAL_TIM_PWM_Start+0xb6>
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	2202      	movs	r2, #2
 8005ebc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005ec0:	e023      	b.n	8005f0a <HAL_TIM_PWM_Start+0xfe>
 8005ec2:	683b      	ldr	r3, [r7, #0]
 8005ec4:	2b04      	cmp	r3, #4
 8005ec6:	d104      	bne.n	8005ed2 <HAL_TIM_PWM_Start+0xc6>
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	2202      	movs	r2, #2
 8005ecc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005ed0:	e01b      	b.n	8005f0a <HAL_TIM_PWM_Start+0xfe>
 8005ed2:	683b      	ldr	r3, [r7, #0]
 8005ed4:	2b08      	cmp	r3, #8
 8005ed6:	d104      	bne.n	8005ee2 <HAL_TIM_PWM_Start+0xd6>
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	2202      	movs	r2, #2
 8005edc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005ee0:	e013      	b.n	8005f0a <HAL_TIM_PWM_Start+0xfe>
 8005ee2:	683b      	ldr	r3, [r7, #0]
 8005ee4:	2b0c      	cmp	r3, #12
 8005ee6:	d104      	bne.n	8005ef2 <HAL_TIM_PWM_Start+0xe6>
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	2202      	movs	r2, #2
 8005eec:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005ef0:	e00b      	b.n	8005f0a <HAL_TIM_PWM_Start+0xfe>
 8005ef2:	683b      	ldr	r3, [r7, #0]
 8005ef4:	2b10      	cmp	r3, #16
 8005ef6:	d104      	bne.n	8005f02 <HAL_TIM_PWM_Start+0xf6>
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	2202      	movs	r2, #2
 8005efc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005f00:	e003      	b.n	8005f0a <HAL_TIM_PWM_Start+0xfe>
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	2202      	movs	r2, #2
 8005f06:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	681b      	ldr	r3, [r3, #0]
 8005f0e:	2201      	movs	r2, #1
 8005f10:	6839      	ldr	r1, [r7, #0]
 8005f12:	4618      	mov	r0, r3
 8005f14:	f001 fb08 	bl	8007528 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	681b      	ldr	r3, [r3, #0]
 8005f1c:	4a30      	ldr	r2, [pc, #192]	; (8005fe0 <HAL_TIM_PWM_Start+0x1d4>)
 8005f1e:	4293      	cmp	r3, r2
 8005f20:	d004      	beq.n	8005f2c <HAL_TIM_PWM_Start+0x120>
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	681b      	ldr	r3, [r3, #0]
 8005f26:	4a2f      	ldr	r2, [pc, #188]	; (8005fe4 <HAL_TIM_PWM_Start+0x1d8>)
 8005f28:	4293      	cmp	r3, r2
 8005f2a:	d101      	bne.n	8005f30 <HAL_TIM_PWM_Start+0x124>
 8005f2c:	2301      	movs	r3, #1
 8005f2e:	e000      	b.n	8005f32 <HAL_TIM_PWM_Start+0x126>
 8005f30:	2300      	movs	r3, #0
 8005f32:	2b00      	cmp	r3, #0
 8005f34:	d007      	beq.n	8005f46 <HAL_TIM_PWM_Start+0x13a>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	681b      	ldr	r3, [r3, #0]
 8005f3a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	681b      	ldr	r3, [r3, #0]
 8005f40:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005f44:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	681b      	ldr	r3, [r3, #0]
 8005f4a:	4a25      	ldr	r2, [pc, #148]	; (8005fe0 <HAL_TIM_PWM_Start+0x1d4>)
 8005f4c:	4293      	cmp	r3, r2
 8005f4e:	d022      	beq.n	8005f96 <HAL_TIM_PWM_Start+0x18a>
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	681b      	ldr	r3, [r3, #0]
 8005f54:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005f58:	d01d      	beq.n	8005f96 <HAL_TIM_PWM_Start+0x18a>
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	681b      	ldr	r3, [r3, #0]
 8005f5e:	4a22      	ldr	r2, [pc, #136]	; (8005fe8 <HAL_TIM_PWM_Start+0x1dc>)
 8005f60:	4293      	cmp	r3, r2
 8005f62:	d018      	beq.n	8005f96 <HAL_TIM_PWM_Start+0x18a>
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	681b      	ldr	r3, [r3, #0]
 8005f68:	4a20      	ldr	r2, [pc, #128]	; (8005fec <HAL_TIM_PWM_Start+0x1e0>)
 8005f6a:	4293      	cmp	r3, r2
 8005f6c:	d013      	beq.n	8005f96 <HAL_TIM_PWM_Start+0x18a>
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	681b      	ldr	r3, [r3, #0]
 8005f72:	4a1f      	ldr	r2, [pc, #124]	; (8005ff0 <HAL_TIM_PWM_Start+0x1e4>)
 8005f74:	4293      	cmp	r3, r2
 8005f76:	d00e      	beq.n	8005f96 <HAL_TIM_PWM_Start+0x18a>
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	681b      	ldr	r3, [r3, #0]
 8005f7c:	4a19      	ldr	r2, [pc, #100]	; (8005fe4 <HAL_TIM_PWM_Start+0x1d8>)
 8005f7e:	4293      	cmp	r3, r2
 8005f80:	d009      	beq.n	8005f96 <HAL_TIM_PWM_Start+0x18a>
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	4a1b      	ldr	r2, [pc, #108]	; (8005ff4 <HAL_TIM_PWM_Start+0x1e8>)
 8005f88:	4293      	cmp	r3, r2
 8005f8a:	d004      	beq.n	8005f96 <HAL_TIM_PWM_Start+0x18a>
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	4a19      	ldr	r2, [pc, #100]	; (8005ff8 <HAL_TIM_PWM_Start+0x1ec>)
 8005f92:	4293      	cmp	r3, r2
 8005f94:	d115      	bne.n	8005fc2 <HAL_TIM_PWM_Start+0x1b6>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	681b      	ldr	r3, [r3, #0]
 8005f9a:	689a      	ldr	r2, [r3, #8]
 8005f9c:	4b17      	ldr	r3, [pc, #92]	; (8005ffc <HAL_TIM_PWM_Start+0x1f0>)
 8005f9e:	4013      	ands	r3, r2
 8005fa0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005fa2:	68fb      	ldr	r3, [r7, #12]
 8005fa4:	2b06      	cmp	r3, #6
 8005fa6:	d015      	beq.n	8005fd4 <HAL_TIM_PWM_Start+0x1c8>
 8005fa8:	68fb      	ldr	r3, [r7, #12]
 8005faa:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005fae:	d011      	beq.n	8005fd4 <HAL_TIM_PWM_Start+0x1c8>
    {
      __HAL_TIM_ENABLE(htim);
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	681b      	ldr	r3, [r3, #0]
 8005fb4:	681a      	ldr	r2, [r3, #0]
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	681b      	ldr	r3, [r3, #0]
 8005fba:	f042 0201 	orr.w	r2, r2, #1
 8005fbe:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005fc0:	e008      	b.n	8005fd4 <HAL_TIM_PWM_Start+0x1c8>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	681b      	ldr	r3, [r3, #0]
 8005fc6:	681a      	ldr	r2, [r3, #0]
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	681b      	ldr	r3, [r3, #0]
 8005fcc:	f042 0201 	orr.w	r2, r2, #1
 8005fd0:	601a      	str	r2, [r3, #0]
 8005fd2:	e000      	b.n	8005fd6 <HAL_TIM_PWM_Start+0x1ca>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005fd4:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005fd6:	2300      	movs	r3, #0
}
 8005fd8:	4618      	mov	r0, r3
 8005fda:	3710      	adds	r7, #16
 8005fdc:	46bd      	mov	sp, r7
 8005fde:	bd80      	pop	{r7, pc}
 8005fe0:	40010000 	.word	0x40010000
 8005fe4:	40010400 	.word	0x40010400
 8005fe8:	40000400 	.word	0x40000400
 8005fec:	40000800 	.word	0x40000800
 8005ff0:	40000c00 	.word	0x40000c00
 8005ff4:	40014000 	.word	0x40014000
 8005ff8:	40001800 	.word	0x40001800
 8005ffc:	00010007 	.word	0x00010007

08006000 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8006000:	b580      	push	{r7, lr}
 8006002:	b082      	sub	sp, #8
 8006004:	af00      	add	r7, sp, #0
 8006006:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	2b00      	cmp	r3, #0
 800600c:	d101      	bne.n	8006012 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 800600e:	2301      	movs	r3, #1
 8006010:	e049      	b.n	80060a6 <HAL_TIM_IC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006018:	b2db      	uxtb	r3, r3
 800601a:	2b00      	cmp	r3, #0
 800601c:	d106      	bne.n	800602c <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	2200      	movs	r2, #0
 8006022:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8006026:	6878      	ldr	r0, [r7, #4]
 8006028:	f000 f841 	bl	80060ae <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	2202      	movs	r2, #2
 8006030:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	681a      	ldr	r2, [r3, #0]
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	3304      	adds	r3, #4
 800603c:	4619      	mov	r1, r3
 800603e:	4610      	mov	r0, r2
 8006040:	f000 fdb0 	bl	8006ba4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	2201      	movs	r2, #1
 8006048:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	2201      	movs	r2, #1
 8006050:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	2201      	movs	r2, #1
 8006058:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	2201      	movs	r2, #1
 8006060:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	2201      	movs	r2, #1
 8006068:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	2201      	movs	r2, #1
 8006070:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	2201      	movs	r2, #1
 8006078:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	2201      	movs	r2, #1
 8006080:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	2201      	movs	r2, #1
 8006088:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	2201      	movs	r2, #1
 8006090:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	2201      	movs	r2, #1
 8006098:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	2201      	movs	r2, #1
 80060a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80060a4:	2300      	movs	r3, #0
}
 80060a6:	4618      	mov	r0, r3
 80060a8:	3708      	adds	r7, #8
 80060aa:	46bd      	mov	sp, r7
 80060ac:	bd80      	pop	{r7, pc}

080060ae <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 80060ae:	b480      	push	{r7}
 80060b0:	b083      	sub	sp, #12
 80060b2:	af00      	add	r7, sp, #0
 80060b4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 80060b6:	bf00      	nop
 80060b8:	370c      	adds	r7, #12
 80060ba:	46bd      	mov	sp, r7
 80060bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060c0:	4770      	bx	lr
	...

080060c4 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 80060c4:	b580      	push	{r7, lr}
 80060c6:	b086      	sub	sp, #24
 80060c8:	af00      	add	r7, sp, #0
 80060ca:	6078      	str	r0, [r7, #4]
 80060cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	2b00      	cmp	r3, #0
 80060d2:	d101      	bne.n	80060d8 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 80060d4:	2301      	movs	r3, #1
 80060d6:	e08f      	b.n	80061f8 <HAL_TIM_Encoder_Init+0x134>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80060de:	b2db      	uxtb	r3, r3
 80060e0:	2b00      	cmp	r3, #0
 80060e2:	d106      	bne.n	80060f2 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	2200      	movs	r2, #0
 80060e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 80060ec:	6878      	ldr	r0, [r7, #4]
 80060ee:	f7fc faa3 	bl	8002638 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	2202      	movs	r2, #2
 80060f6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	681b      	ldr	r3, [r3, #0]
 80060fe:	6899      	ldr	r1, [r3, #8]
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	681a      	ldr	r2, [r3, #0]
 8006104:	4b3e      	ldr	r3, [pc, #248]	; (8006200 <HAL_TIM_Encoder_Init+0x13c>)
 8006106:	400b      	ands	r3, r1
 8006108:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	681a      	ldr	r2, [r3, #0]
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	3304      	adds	r3, #4
 8006112:	4619      	mov	r1, r3
 8006114:	4610      	mov	r0, r2
 8006116:	f000 fd45 	bl	8006ba4 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	681b      	ldr	r3, [r3, #0]
 800611e:	689b      	ldr	r3, [r3, #8]
 8006120:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	681b      	ldr	r3, [r3, #0]
 8006126:	699b      	ldr	r3, [r3, #24]
 8006128:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	6a1b      	ldr	r3, [r3, #32]
 8006130:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8006132:	683b      	ldr	r3, [r7, #0]
 8006134:	681b      	ldr	r3, [r3, #0]
 8006136:	697a      	ldr	r2, [r7, #20]
 8006138:	4313      	orrs	r3, r2
 800613a:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 800613c:	693a      	ldr	r2, [r7, #16]
 800613e:	4b31      	ldr	r3, [pc, #196]	; (8006204 <HAL_TIM_Encoder_Init+0x140>)
 8006140:	4013      	ands	r3, r2
 8006142:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8006144:	683b      	ldr	r3, [r7, #0]
 8006146:	689a      	ldr	r2, [r3, #8]
 8006148:	683b      	ldr	r3, [r7, #0]
 800614a:	699b      	ldr	r3, [r3, #24]
 800614c:	021b      	lsls	r3, r3, #8
 800614e:	4313      	orrs	r3, r2
 8006150:	693a      	ldr	r2, [r7, #16]
 8006152:	4313      	orrs	r3, r2
 8006154:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8006156:	693a      	ldr	r2, [r7, #16]
 8006158:	4b2b      	ldr	r3, [pc, #172]	; (8006208 <HAL_TIM_Encoder_Init+0x144>)
 800615a:	4013      	ands	r3, r2
 800615c:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800615e:	693a      	ldr	r2, [r7, #16]
 8006160:	4b2a      	ldr	r3, [pc, #168]	; (800620c <HAL_TIM_Encoder_Init+0x148>)
 8006162:	4013      	ands	r3, r2
 8006164:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8006166:	683b      	ldr	r3, [r7, #0]
 8006168:	68da      	ldr	r2, [r3, #12]
 800616a:	683b      	ldr	r3, [r7, #0]
 800616c:	69db      	ldr	r3, [r3, #28]
 800616e:	021b      	lsls	r3, r3, #8
 8006170:	4313      	orrs	r3, r2
 8006172:	693a      	ldr	r2, [r7, #16]
 8006174:	4313      	orrs	r3, r2
 8006176:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8006178:	683b      	ldr	r3, [r7, #0]
 800617a:	691b      	ldr	r3, [r3, #16]
 800617c:	011a      	lsls	r2, r3, #4
 800617e:	683b      	ldr	r3, [r7, #0]
 8006180:	6a1b      	ldr	r3, [r3, #32]
 8006182:	031b      	lsls	r3, r3, #12
 8006184:	4313      	orrs	r3, r2
 8006186:	693a      	ldr	r2, [r7, #16]
 8006188:	4313      	orrs	r3, r2
 800618a:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 800618c:	68fb      	ldr	r3, [r7, #12]
 800618e:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8006192:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8006194:	68fb      	ldr	r3, [r7, #12]
 8006196:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 800619a:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800619c:	683b      	ldr	r3, [r7, #0]
 800619e:	685a      	ldr	r2, [r3, #4]
 80061a0:	683b      	ldr	r3, [r7, #0]
 80061a2:	695b      	ldr	r3, [r3, #20]
 80061a4:	011b      	lsls	r3, r3, #4
 80061a6:	4313      	orrs	r3, r2
 80061a8:	68fa      	ldr	r2, [r7, #12]
 80061aa:	4313      	orrs	r3, r2
 80061ac:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	681b      	ldr	r3, [r3, #0]
 80061b2:	697a      	ldr	r2, [r7, #20]
 80061b4:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	681b      	ldr	r3, [r3, #0]
 80061ba:	693a      	ldr	r2, [r7, #16]
 80061bc:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	681b      	ldr	r3, [r3, #0]
 80061c2:	68fa      	ldr	r2, [r7, #12]
 80061c4:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	2201      	movs	r2, #1
 80061ca:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	2201      	movs	r2, #1
 80061d2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	2201      	movs	r2, #1
 80061da:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	2201      	movs	r2, #1
 80061e2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	2201      	movs	r2, #1
 80061ea:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	2201      	movs	r2, #1
 80061f2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80061f6:	2300      	movs	r3, #0
}
 80061f8:	4618      	mov	r0, r3
 80061fa:	3718      	adds	r7, #24
 80061fc:	46bd      	mov	sp, r7
 80061fe:	bd80      	pop	{r7, pc}
 8006200:	fffebff8 	.word	0xfffebff8
 8006204:	fffffcfc 	.word	0xfffffcfc
 8006208:	fffff3f3 	.word	0xfffff3f3
 800620c:	ffff0f0f 	.word	0xffff0f0f

08006210 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006210:	b580      	push	{r7, lr}
 8006212:	b084      	sub	sp, #16
 8006214:	af00      	add	r7, sp, #0
 8006216:	6078      	str	r0, [r7, #4]
 8006218:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006220:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8006228:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006230:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006238:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 800623a:	683b      	ldr	r3, [r7, #0]
 800623c:	2b00      	cmp	r3, #0
 800623e:	d110      	bne.n	8006262 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8006240:	7bfb      	ldrb	r3, [r7, #15]
 8006242:	2b01      	cmp	r3, #1
 8006244:	d102      	bne.n	800624c <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8006246:	7b7b      	ldrb	r3, [r7, #13]
 8006248:	2b01      	cmp	r3, #1
 800624a:	d001      	beq.n	8006250 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 800624c:	2301      	movs	r3, #1
 800624e:	e069      	b.n	8006324 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	2202      	movs	r2, #2
 8006254:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	2202      	movs	r2, #2
 800625c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006260:	e031      	b.n	80062c6 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8006262:	683b      	ldr	r3, [r7, #0]
 8006264:	2b04      	cmp	r3, #4
 8006266:	d110      	bne.n	800628a <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8006268:	7bbb      	ldrb	r3, [r7, #14]
 800626a:	2b01      	cmp	r3, #1
 800626c:	d102      	bne.n	8006274 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800626e:	7b3b      	ldrb	r3, [r7, #12]
 8006270:	2b01      	cmp	r3, #1
 8006272:	d001      	beq.n	8006278 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8006274:	2301      	movs	r3, #1
 8006276:	e055      	b.n	8006324 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	2202      	movs	r2, #2
 800627c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	2202      	movs	r2, #2
 8006284:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006288:	e01d      	b.n	80062c6 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800628a:	7bfb      	ldrb	r3, [r7, #15]
 800628c:	2b01      	cmp	r3, #1
 800628e:	d108      	bne.n	80062a2 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8006290:	7bbb      	ldrb	r3, [r7, #14]
 8006292:	2b01      	cmp	r3, #1
 8006294:	d105      	bne.n	80062a2 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8006296:	7b7b      	ldrb	r3, [r7, #13]
 8006298:	2b01      	cmp	r3, #1
 800629a:	d102      	bne.n	80062a2 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800629c:	7b3b      	ldrb	r3, [r7, #12]
 800629e:	2b01      	cmp	r3, #1
 80062a0:	d001      	beq.n	80062a6 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 80062a2:	2301      	movs	r3, #1
 80062a4:	e03e      	b.n	8006324 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	2202      	movs	r2, #2
 80062aa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	2202      	movs	r2, #2
 80062b2:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	2202      	movs	r2, #2
 80062ba:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	2202      	movs	r2, #2
 80062c2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 80062c6:	683b      	ldr	r3, [r7, #0]
 80062c8:	2b00      	cmp	r3, #0
 80062ca:	d003      	beq.n	80062d4 <HAL_TIM_Encoder_Start+0xc4>
 80062cc:	683b      	ldr	r3, [r7, #0]
 80062ce:	2b04      	cmp	r3, #4
 80062d0:	d008      	beq.n	80062e4 <HAL_TIM_Encoder_Start+0xd4>
 80062d2:	e00f      	b.n	80062f4 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	681b      	ldr	r3, [r3, #0]
 80062d8:	2201      	movs	r2, #1
 80062da:	2100      	movs	r1, #0
 80062dc:	4618      	mov	r0, r3
 80062de:	f001 f923 	bl	8007528 <TIM_CCxChannelCmd>
      break;
 80062e2:	e016      	b.n	8006312 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	681b      	ldr	r3, [r3, #0]
 80062e8:	2201      	movs	r2, #1
 80062ea:	2104      	movs	r1, #4
 80062ec:	4618      	mov	r0, r3
 80062ee:	f001 f91b 	bl	8007528 <TIM_CCxChannelCmd>
      break;
 80062f2:	e00e      	b.n	8006312 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	681b      	ldr	r3, [r3, #0]
 80062f8:	2201      	movs	r2, #1
 80062fa:	2100      	movs	r1, #0
 80062fc:	4618      	mov	r0, r3
 80062fe:	f001 f913 	bl	8007528 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	681b      	ldr	r3, [r3, #0]
 8006306:	2201      	movs	r2, #1
 8006308:	2104      	movs	r1, #4
 800630a:	4618      	mov	r0, r3
 800630c:	f001 f90c 	bl	8007528 <TIM_CCxChannelCmd>
      break;
 8006310:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	681b      	ldr	r3, [r3, #0]
 8006316:	681a      	ldr	r2, [r3, #0]
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	681b      	ldr	r3, [r3, #0]
 800631c:	f042 0201 	orr.w	r2, r2, #1
 8006320:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8006322:	2300      	movs	r3, #0
}
 8006324:	4618      	mov	r0, r3
 8006326:	3710      	adds	r7, #16
 8006328:	46bd      	mov	sp, r7
 800632a:	bd80      	pop	{r7, pc}

0800632c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800632c:	b580      	push	{r7, lr}
 800632e:	b082      	sub	sp, #8
 8006330:	af00      	add	r7, sp, #0
 8006332:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	681b      	ldr	r3, [r3, #0]
 8006338:	691b      	ldr	r3, [r3, #16]
 800633a:	f003 0302 	and.w	r3, r3, #2
 800633e:	2b02      	cmp	r3, #2
 8006340:	d122      	bne.n	8006388 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	681b      	ldr	r3, [r3, #0]
 8006346:	68db      	ldr	r3, [r3, #12]
 8006348:	f003 0302 	and.w	r3, r3, #2
 800634c:	2b02      	cmp	r3, #2
 800634e:	d11b      	bne.n	8006388 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	681b      	ldr	r3, [r3, #0]
 8006354:	f06f 0202 	mvn.w	r2, #2
 8006358:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	2201      	movs	r2, #1
 800635e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	681b      	ldr	r3, [r3, #0]
 8006364:	699b      	ldr	r3, [r3, #24]
 8006366:	f003 0303 	and.w	r3, r3, #3
 800636a:	2b00      	cmp	r3, #0
 800636c:	d003      	beq.n	8006376 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800636e:	6878      	ldr	r0, [r7, #4]
 8006370:	f000 fbfa 	bl	8006b68 <HAL_TIM_IC_CaptureCallback>
 8006374:	e005      	b.n	8006382 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006376:	6878      	ldr	r0, [r7, #4]
 8006378:	f000 fbec 	bl	8006b54 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800637c:	6878      	ldr	r0, [r7, #4]
 800637e:	f000 fbfd 	bl	8006b7c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	2200      	movs	r2, #0
 8006386:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	681b      	ldr	r3, [r3, #0]
 800638c:	691b      	ldr	r3, [r3, #16]
 800638e:	f003 0304 	and.w	r3, r3, #4
 8006392:	2b04      	cmp	r3, #4
 8006394:	d122      	bne.n	80063dc <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	681b      	ldr	r3, [r3, #0]
 800639a:	68db      	ldr	r3, [r3, #12]
 800639c:	f003 0304 	and.w	r3, r3, #4
 80063a0:	2b04      	cmp	r3, #4
 80063a2:	d11b      	bne.n	80063dc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	681b      	ldr	r3, [r3, #0]
 80063a8:	f06f 0204 	mvn.w	r2, #4
 80063ac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	2202      	movs	r2, #2
 80063b2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	681b      	ldr	r3, [r3, #0]
 80063b8:	699b      	ldr	r3, [r3, #24]
 80063ba:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80063be:	2b00      	cmp	r3, #0
 80063c0:	d003      	beq.n	80063ca <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80063c2:	6878      	ldr	r0, [r7, #4]
 80063c4:	f000 fbd0 	bl	8006b68 <HAL_TIM_IC_CaptureCallback>
 80063c8:	e005      	b.n	80063d6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80063ca:	6878      	ldr	r0, [r7, #4]
 80063cc:	f000 fbc2 	bl	8006b54 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80063d0:	6878      	ldr	r0, [r7, #4]
 80063d2:	f000 fbd3 	bl	8006b7c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	2200      	movs	r2, #0
 80063da:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	681b      	ldr	r3, [r3, #0]
 80063e0:	691b      	ldr	r3, [r3, #16]
 80063e2:	f003 0308 	and.w	r3, r3, #8
 80063e6:	2b08      	cmp	r3, #8
 80063e8:	d122      	bne.n	8006430 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	681b      	ldr	r3, [r3, #0]
 80063ee:	68db      	ldr	r3, [r3, #12]
 80063f0:	f003 0308 	and.w	r3, r3, #8
 80063f4:	2b08      	cmp	r3, #8
 80063f6:	d11b      	bne.n	8006430 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	681b      	ldr	r3, [r3, #0]
 80063fc:	f06f 0208 	mvn.w	r2, #8
 8006400:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	2204      	movs	r2, #4
 8006406:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	69db      	ldr	r3, [r3, #28]
 800640e:	f003 0303 	and.w	r3, r3, #3
 8006412:	2b00      	cmp	r3, #0
 8006414:	d003      	beq.n	800641e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006416:	6878      	ldr	r0, [r7, #4]
 8006418:	f000 fba6 	bl	8006b68 <HAL_TIM_IC_CaptureCallback>
 800641c:	e005      	b.n	800642a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800641e:	6878      	ldr	r0, [r7, #4]
 8006420:	f000 fb98 	bl	8006b54 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006424:	6878      	ldr	r0, [r7, #4]
 8006426:	f000 fba9 	bl	8006b7c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	2200      	movs	r2, #0
 800642e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	681b      	ldr	r3, [r3, #0]
 8006434:	691b      	ldr	r3, [r3, #16]
 8006436:	f003 0310 	and.w	r3, r3, #16
 800643a:	2b10      	cmp	r3, #16
 800643c:	d122      	bne.n	8006484 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	681b      	ldr	r3, [r3, #0]
 8006442:	68db      	ldr	r3, [r3, #12]
 8006444:	f003 0310 	and.w	r3, r3, #16
 8006448:	2b10      	cmp	r3, #16
 800644a:	d11b      	bne.n	8006484 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	681b      	ldr	r3, [r3, #0]
 8006450:	f06f 0210 	mvn.w	r2, #16
 8006454:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	2208      	movs	r2, #8
 800645a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	681b      	ldr	r3, [r3, #0]
 8006460:	69db      	ldr	r3, [r3, #28]
 8006462:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006466:	2b00      	cmp	r3, #0
 8006468:	d003      	beq.n	8006472 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800646a:	6878      	ldr	r0, [r7, #4]
 800646c:	f000 fb7c 	bl	8006b68 <HAL_TIM_IC_CaptureCallback>
 8006470:	e005      	b.n	800647e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006472:	6878      	ldr	r0, [r7, #4]
 8006474:	f000 fb6e 	bl	8006b54 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006478:	6878      	ldr	r0, [r7, #4]
 800647a:	f000 fb7f 	bl	8006b7c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	2200      	movs	r2, #0
 8006482:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	681b      	ldr	r3, [r3, #0]
 8006488:	691b      	ldr	r3, [r3, #16]
 800648a:	f003 0301 	and.w	r3, r3, #1
 800648e:	2b01      	cmp	r3, #1
 8006490:	d10e      	bne.n	80064b0 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	681b      	ldr	r3, [r3, #0]
 8006496:	68db      	ldr	r3, [r3, #12]
 8006498:	f003 0301 	and.w	r3, r3, #1
 800649c:	2b01      	cmp	r3, #1
 800649e:	d107      	bne.n	80064b0 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	f06f 0201 	mvn.w	r2, #1
 80064a8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80064aa:	6878      	ldr	r0, [r7, #4]
 80064ac:	f7fa fa98 	bl	80009e0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	681b      	ldr	r3, [r3, #0]
 80064b4:	691b      	ldr	r3, [r3, #16]
 80064b6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80064ba:	2b80      	cmp	r3, #128	; 0x80
 80064bc:	d10e      	bne.n	80064dc <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	681b      	ldr	r3, [r3, #0]
 80064c2:	68db      	ldr	r3, [r3, #12]
 80064c4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80064c8:	2b80      	cmp	r3, #128	; 0x80
 80064ca:	d107      	bne.n	80064dc <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	681b      	ldr	r3, [r3, #0]
 80064d0:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80064d4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80064d6:	6878      	ldr	r0, [r7, #4]
 80064d8:	f001 f962 	bl	80077a0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	681b      	ldr	r3, [r3, #0]
 80064e0:	691b      	ldr	r3, [r3, #16]
 80064e2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80064e6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80064ea:	d10e      	bne.n	800650a <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	681b      	ldr	r3, [r3, #0]
 80064f0:	68db      	ldr	r3, [r3, #12]
 80064f2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80064f6:	2b80      	cmp	r3, #128	; 0x80
 80064f8:	d107      	bne.n	800650a <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	681b      	ldr	r3, [r3, #0]
 80064fe:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8006502:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8006504:	6878      	ldr	r0, [r7, #4]
 8006506:	f001 f955 	bl	80077b4 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	681b      	ldr	r3, [r3, #0]
 800650e:	691b      	ldr	r3, [r3, #16]
 8006510:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006514:	2b40      	cmp	r3, #64	; 0x40
 8006516:	d10e      	bne.n	8006536 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	681b      	ldr	r3, [r3, #0]
 800651c:	68db      	ldr	r3, [r3, #12]
 800651e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006522:	2b40      	cmp	r3, #64	; 0x40
 8006524:	d107      	bne.n	8006536 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	681b      	ldr	r3, [r3, #0]
 800652a:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800652e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006530:	6878      	ldr	r0, [r7, #4]
 8006532:	f000 fb2d 	bl	8006b90 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	681b      	ldr	r3, [r3, #0]
 800653a:	691b      	ldr	r3, [r3, #16]
 800653c:	f003 0320 	and.w	r3, r3, #32
 8006540:	2b20      	cmp	r3, #32
 8006542:	d10e      	bne.n	8006562 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	681b      	ldr	r3, [r3, #0]
 8006548:	68db      	ldr	r3, [r3, #12]
 800654a:	f003 0320 	and.w	r3, r3, #32
 800654e:	2b20      	cmp	r3, #32
 8006550:	d107      	bne.n	8006562 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	681b      	ldr	r3, [r3, #0]
 8006556:	f06f 0220 	mvn.w	r2, #32
 800655a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800655c:	6878      	ldr	r0, [r7, #4]
 800655e:	f001 f915 	bl	800778c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006562:	bf00      	nop
 8006564:	3708      	adds	r7, #8
 8006566:	46bd      	mov	sp, r7
 8006568:	bd80      	pop	{r7, pc}
	...

0800656c <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           const TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 800656c:	b580      	push	{r7, lr}
 800656e:	b086      	sub	sp, #24
 8006570:	af00      	add	r7, sp, #0
 8006572:	60f8      	str	r0, [r7, #12]
 8006574:	60b9      	str	r1, [r7, #8]
 8006576:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006578:	2300      	movs	r3, #0
 800657a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 800657c:	68fb      	ldr	r3, [r7, #12]
 800657e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006582:	2b01      	cmp	r3, #1
 8006584:	d101      	bne.n	800658a <HAL_TIM_OC_ConfigChannel+0x1e>
 8006586:	2302      	movs	r3, #2
 8006588:	e066      	b.n	8006658 <HAL_TIM_OC_ConfigChannel+0xec>
 800658a:	68fb      	ldr	r3, [r7, #12]
 800658c:	2201      	movs	r2, #1
 800658e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	2b14      	cmp	r3, #20
 8006596:	d857      	bhi.n	8006648 <HAL_TIM_OC_ConfigChannel+0xdc>
 8006598:	a201      	add	r2, pc, #4	; (adr r2, 80065a0 <HAL_TIM_OC_ConfigChannel+0x34>)
 800659a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800659e:	bf00      	nop
 80065a0:	080065f5 	.word	0x080065f5
 80065a4:	08006649 	.word	0x08006649
 80065a8:	08006649 	.word	0x08006649
 80065ac:	08006649 	.word	0x08006649
 80065b0:	08006603 	.word	0x08006603
 80065b4:	08006649 	.word	0x08006649
 80065b8:	08006649 	.word	0x08006649
 80065bc:	08006649 	.word	0x08006649
 80065c0:	08006611 	.word	0x08006611
 80065c4:	08006649 	.word	0x08006649
 80065c8:	08006649 	.word	0x08006649
 80065cc:	08006649 	.word	0x08006649
 80065d0:	0800661f 	.word	0x0800661f
 80065d4:	08006649 	.word	0x08006649
 80065d8:	08006649 	.word	0x08006649
 80065dc:	08006649 	.word	0x08006649
 80065e0:	0800662d 	.word	0x0800662d
 80065e4:	08006649 	.word	0x08006649
 80065e8:	08006649 	.word	0x08006649
 80065ec:	08006649 	.word	0x08006649
 80065f0:	0800663b 	.word	0x0800663b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80065f4:	68fb      	ldr	r3, [r7, #12]
 80065f6:	681b      	ldr	r3, [r3, #0]
 80065f8:	68b9      	ldr	r1, [r7, #8]
 80065fa:	4618      	mov	r0, r3
 80065fc:	f000 fb72 	bl	8006ce4 <TIM_OC1_SetConfig>
      break;
 8006600:	e025      	b.n	800664e <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006602:	68fb      	ldr	r3, [r7, #12]
 8006604:	681b      	ldr	r3, [r3, #0]
 8006606:	68b9      	ldr	r1, [r7, #8]
 8006608:	4618      	mov	r0, r3
 800660a:	f000 fbdd 	bl	8006dc8 <TIM_OC2_SetConfig>
      break;
 800660e:	e01e      	b.n	800664e <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006610:	68fb      	ldr	r3, [r7, #12]
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	68b9      	ldr	r1, [r7, #8]
 8006616:	4618      	mov	r0, r3
 8006618:	f000 fc4e 	bl	8006eb8 <TIM_OC3_SetConfig>
      break;
 800661c:	e017      	b.n	800664e <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800661e:	68fb      	ldr	r3, [r7, #12]
 8006620:	681b      	ldr	r3, [r3, #0]
 8006622:	68b9      	ldr	r1, [r7, #8]
 8006624:	4618      	mov	r0, r3
 8006626:	f000 fcbd 	bl	8006fa4 <TIM_OC4_SetConfig>
      break;
 800662a:	e010      	b.n	800664e <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 5 in Output Compare */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800662c:	68fb      	ldr	r3, [r7, #12]
 800662e:	681b      	ldr	r3, [r3, #0]
 8006630:	68b9      	ldr	r1, [r7, #8]
 8006632:	4618      	mov	r0, r3
 8006634:	f000 fd0e 	bl	8007054 <TIM_OC5_SetConfig>
      break;
 8006638:	e009      	b.n	800664e <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 6 in Output Compare */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800663a:	68fb      	ldr	r3, [r7, #12]
 800663c:	681b      	ldr	r3, [r3, #0]
 800663e:	68b9      	ldr	r1, [r7, #8]
 8006640:	4618      	mov	r0, r3
 8006642:	f000 fd59 	bl	80070f8 <TIM_OC6_SetConfig>
      break;
 8006646:	e002      	b.n	800664e <HAL_TIM_OC_ConfigChannel+0xe2>
    }

    default:
      status = HAL_ERROR;
 8006648:	2301      	movs	r3, #1
 800664a:	75fb      	strb	r3, [r7, #23]
      break;
 800664c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800664e:	68fb      	ldr	r3, [r7, #12]
 8006650:	2200      	movs	r2, #0
 8006652:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006656:	7dfb      	ldrb	r3, [r7, #23]
}
 8006658:	4618      	mov	r0, r3
 800665a:	3718      	adds	r7, #24
 800665c:	46bd      	mov	sp, r7
 800665e:	bd80      	pop	{r7, pc}

08006660 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8006660:	b580      	push	{r7, lr}
 8006662:	b086      	sub	sp, #24
 8006664:	af00      	add	r7, sp, #0
 8006666:	60f8      	str	r0, [r7, #12]
 8006668:	60b9      	str	r1, [r7, #8]
 800666a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800666c:	2300      	movs	r3, #0
 800666e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006670:	68fb      	ldr	r3, [r7, #12]
 8006672:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006676:	2b01      	cmp	r3, #1
 8006678:	d101      	bne.n	800667e <HAL_TIM_IC_ConfigChannel+0x1e>
 800667a:	2302      	movs	r3, #2
 800667c:	e088      	b.n	8006790 <HAL_TIM_IC_ConfigChannel+0x130>
 800667e:	68fb      	ldr	r3, [r7, #12]
 8006680:	2201      	movs	r2, #1
 8006682:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	2b00      	cmp	r3, #0
 800668a:	d11b      	bne.n	80066c4 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 800668c:	68fb      	ldr	r3, [r7, #12]
 800668e:	6818      	ldr	r0, [r3, #0]
 8006690:	68bb      	ldr	r3, [r7, #8]
 8006692:	6819      	ldr	r1, [r3, #0]
 8006694:	68bb      	ldr	r3, [r7, #8]
 8006696:	685a      	ldr	r2, [r3, #4]
 8006698:	68bb      	ldr	r3, [r7, #8]
 800669a:	68db      	ldr	r3, [r3, #12]
 800669c:	f000 fd80 	bl	80071a0 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 80066a0:	68fb      	ldr	r3, [r7, #12]
 80066a2:	681b      	ldr	r3, [r3, #0]
 80066a4:	699a      	ldr	r2, [r3, #24]
 80066a6:	68fb      	ldr	r3, [r7, #12]
 80066a8:	681b      	ldr	r3, [r3, #0]
 80066aa:	f022 020c 	bic.w	r2, r2, #12
 80066ae:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 80066b0:	68fb      	ldr	r3, [r7, #12]
 80066b2:	681b      	ldr	r3, [r3, #0]
 80066b4:	6999      	ldr	r1, [r3, #24]
 80066b6:	68bb      	ldr	r3, [r7, #8]
 80066b8:	689a      	ldr	r2, [r3, #8]
 80066ba:	68fb      	ldr	r3, [r7, #12]
 80066bc:	681b      	ldr	r3, [r3, #0]
 80066be:	430a      	orrs	r2, r1
 80066c0:	619a      	str	r2, [r3, #24]
 80066c2:	e060      	b.n	8006786 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	2b04      	cmp	r3, #4
 80066c8:	d11c      	bne.n	8006704 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 80066ca:	68fb      	ldr	r3, [r7, #12]
 80066cc:	6818      	ldr	r0, [r3, #0]
 80066ce:	68bb      	ldr	r3, [r7, #8]
 80066d0:	6819      	ldr	r1, [r3, #0]
 80066d2:	68bb      	ldr	r3, [r7, #8]
 80066d4:	685a      	ldr	r2, [r3, #4]
 80066d6:	68bb      	ldr	r3, [r7, #8]
 80066d8:	68db      	ldr	r3, [r3, #12]
 80066da:	f000 fe04 	bl	80072e6 <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 80066de:	68fb      	ldr	r3, [r7, #12]
 80066e0:	681b      	ldr	r3, [r3, #0]
 80066e2:	699a      	ldr	r2, [r3, #24]
 80066e4:	68fb      	ldr	r3, [r7, #12]
 80066e6:	681b      	ldr	r3, [r3, #0]
 80066e8:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 80066ec:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 80066ee:	68fb      	ldr	r3, [r7, #12]
 80066f0:	681b      	ldr	r3, [r3, #0]
 80066f2:	6999      	ldr	r1, [r3, #24]
 80066f4:	68bb      	ldr	r3, [r7, #8]
 80066f6:	689b      	ldr	r3, [r3, #8]
 80066f8:	021a      	lsls	r2, r3, #8
 80066fa:	68fb      	ldr	r3, [r7, #12]
 80066fc:	681b      	ldr	r3, [r3, #0]
 80066fe:	430a      	orrs	r2, r1
 8006700:	619a      	str	r2, [r3, #24]
 8006702:	e040      	b.n	8006786 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	2b08      	cmp	r3, #8
 8006708:	d11b      	bne.n	8006742 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 800670a:	68fb      	ldr	r3, [r7, #12]
 800670c:	6818      	ldr	r0, [r3, #0]
 800670e:	68bb      	ldr	r3, [r7, #8]
 8006710:	6819      	ldr	r1, [r3, #0]
 8006712:	68bb      	ldr	r3, [r7, #8]
 8006714:	685a      	ldr	r2, [r3, #4]
 8006716:	68bb      	ldr	r3, [r7, #8]
 8006718:	68db      	ldr	r3, [r3, #12]
 800671a:	f000 fe51 	bl	80073c0 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 800671e:	68fb      	ldr	r3, [r7, #12]
 8006720:	681b      	ldr	r3, [r3, #0]
 8006722:	69da      	ldr	r2, [r3, #28]
 8006724:	68fb      	ldr	r3, [r7, #12]
 8006726:	681b      	ldr	r3, [r3, #0]
 8006728:	f022 020c 	bic.w	r2, r2, #12
 800672c:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 800672e:	68fb      	ldr	r3, [r7, #12]
 8006730:	681b      	ldr	r3, [r3, #0]
 8006732:	69d9      	ldr	r1, [r3, #28]
 8006734:	68bb      	ldr	r3, [r7, #8]
 8006736:	689a      	ldr	r2, [r3, #8]
 8006738:	68fb      	ldr	r3, [r7, #12]
 800673a:	681b      	ldr	r3, [r3, #0]
 800673c:	430a      	orrs	r2, r1
 800673e:	61da      	str	r2, [r3, #28]
 8006740:	e021      	b.n	8006786 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	2b0c      	cmp	r3, #12
 8006746:	d11c      	bne.n	8006782 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8006748:	68fb      	ldr	r3, [r7, #12]
 800674a:	6818      	ldr	r0, [r3, #0]
 800674c:	68bb      	ldr	r3, [r7, #8]
 800674e:	6819      	ldr	r1, [r3, #0]
 8006750:	68bb      	ldr	r3, [r7, #8]
 8006752:	685a      	ldr	r2, [r3, #4]
 8006754:	68bb      	ldr	r3, [r7, #8]
 8006756:	68db      	ldr	r3, [r3, #12]
 8006758:	f000 fe6e 	bl	8007438 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 800675c:	68fb      	ldr	r3, [r7, #12]
 800675e:	681b      	ldr	r3, [r3, #0]
 8006760:	69da      	ldr	r2, [r3, #28]
 8006762:	68fb      	ldr	r3, [r7, #12]
 8006764:	681b      	ldr	r3, [r3, #0]
 8006766:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 800676a:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 800676c:	68fb      	ldr	r3, [r7, #12]
 800676e:	681b      	ldr	r3, [r3, #0]
 8006770:	69d9      	ldr	r1, [r3, #28]
 8006772:	68bb      	ldr	r3, [r7, #8]
 8006774:	689b      	ldr	r3, [r3, #8]
 8006776:	021a      	lsls	r2, r3, #8
 8006778:	68fb      	ldr	r3, [r7, #12]
 800677a:	681b      	ldr	r3, [r3, #0]
 800677c:	430a      	orrs	r2, r1
 800677e:	61da      	str	r2, [r3, #28]
 8006780:	e001      	b.n	8006786 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8006782:	2301      	movs	r3, #1
 8006784:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8006786:	68fb      	ldr	r3, [r7, #12]
 8006788:	2200      	movs	r2, #0
 800678a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800678e:	7dfb      	ldrb	r3, [r7, #23]
}
 8006790:	4618      	mov	r0, r3
 8006792:	3718      	adds	r7, #24
 8006794:	46bd      	mov	sp, r7
 8006796:	bd80      	pop	{r7, pc}

08006798 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006798:	b580      	push	{r7, lr}
 800679a:	b086      	sub	sp, #24
 800679c:	af00      	add	r7, sp, #0
 800679e:	60f8      	str	r0, [r7, #12]
 80067a0:	60b9      	str	r1, [r7, #8]
 80067a2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80067a4:	2300      	movs	r3, #0
 80067a6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80067a8:	68fb      	ldr	r3, [r7, #12]
 80067aa:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80067ae:	2b01      	cmp	r3, #1
 80067b0:	d101      	bne.n	80067b6 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80067b2:	2302      	movs	r3, #2
 80067b4:	e0ff      	b.n	80069b6 <HAL_TIM_PWM_ConfigChannel+0x21e>
 80067b6:	68fb      	ldr	r3, [r7, #12]
 80067b8:	2201      	movs	r2, #1
 80067ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	2b14      	cmp	r3, #20
 80067c2:	f200 80f0 	bhi.w	80069a6 <HAL_TIM_PWM_ConfigChannel+0x20e>
 80067c6:	a201      	add	r2, pc, #4	; (adr r2, 80067cc <HAL_TIM_PWM_ConfigChannel+0x34>)
 80067c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80067cc:	08006821 	.word	0x08006821
 80067d0:	080069a7 	.word	0x080069a7
 80067d4:	080069a7 	.word	0x080069a7
 80067d8:	080069a7 	.word	0x080069a7
 80067dc:	08006861 	.word	0x08006861
 80067e0:	080069a7 	.word	0x080069a7
 80067e4:	080069a7 	.word	0x080069a7
 80067e8:	080069a7 	.word	0x080069a7
 80067ec:	080068a3 	.word	0x080068a3
 80067f0:	080069a7 	.word	0x080069a7
 80067f4:	080069a7 	.word	0x080069a7
 80067f8:	080069a7 	.word	0x080069a7
 80067fc:	080068e3 	.word	0x080068e3
 8006800:	080069a7 	.word	0x080069a7
 8006804:	080069a7 	.word	0x080069a7
 8006808:	080069a7 	.word	0x080069a7
 800680c:	08006925 	.word	0x08006925
 8006810:	080069a7 	.word	0x080069a7
 8006814:	080069a7 	.word	0x080069a7
 8006818:	080069a7 	.word	0x080069a7
 800681c:	08006965 	.word	0x08006965
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006820:	68fb      	ldr	r3, [r7, #12]
 8006822:	681b      	ldr	r3, [r3, #0]
 8006824:	68b9      	ldr	r1, [r7, #8]
 8006826:	4618      	mov	r0, r3
 8006828:	f000 fa5c 	bl	8006ce4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800682c:	68fb      	ldr	r3, [r7, #12]
 800682e:	681b      	ldr	r3, [r3, #0]
 8006830:	699a      	ldr	r2, [r3, #24]
 8006832:	68fb      	ldr	r3, [r7, #12]
 8006834:	681b      	ldr	r3, [r3, #0]
 8006836:	f042 0208 	orr.w	r2, r2, #8
 800683a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800683c:	68fb      	ldr	r3, [r7, #12]
 800683e:	681b      	ldr	r3, [r3, #0]
 8006840:	699a      	ldr	r2, [r3, #24]
 8006842:	68fb      	ldr	r3, [r7, #12]
 8006844:	681b      	ldr	r3, [r3, #0]
 8006846:	f022 0204 	bic.w	r2, r2, #4
 800684a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800684c:	68fb      	ldr	r3, [r7, #12]
 800684e:	681b      	ldr	r3, [r3, #0]
 8006850:	6999      	ldr	r1, [r3, #24]
 8006852:	68bb      	ldr	r3, [r7, #8]
 8006854:	691a      	ldr	r2, [r3, #16]
 8006856:	68fb      	ldr	r3, [r7, #12]
 8006858:	681b      	ldr	r3, [r3, #0]
 800685a:	430a      	orrs	r2, r1
 800685c:	619a      	str	r2, [r3, #24]
      break;
 800685e:	e0a5      	b.n	80069ac <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006860:	68fb      	ldr	r3, [r7, #12]
 8006862:	681b      	ldr	r3, [r3, #0]
 8006864:	68b9      	ldr	r1, [r7, #8]
 8006866:	4618      	mov	r0, r3
 8006868:	f000 faae 	bl	8006dc8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800686c:	68fb      	ldr	r3, [r7, #12]
 800686e:	681b      	ldr	r3, [r3, #0]
 8006870:	699a      	ldr	r2, [r3, #24]
 8006872:	68fb      	ldr	r3, [r7, #12]
 8006874:	681b      	ldr	r3, [r3, #0]
 8006876:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800687a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800687c:	68fb      	ldr	r3, [r7, #12]
 800687e:	681b      	ldr	r3, [r3, #0]
 8006880:	699a      	ldr	r2, [r3, #24]
 8006882:	68fb      	ldr	r3, [r7, #12]
 8006884:	681b      	ldr	r3, [r3, #0]
 8006886:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800688a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800688c:	68fb      	ldr	r3, [r7, #12]
 800688e:	681b      	ldr	r3, [r3, #0]
 8006890:	6999      	ldr	r1, [r3, #24]
 8006892:	68bb      	ldr	r3, [r7, #8]
 8006894:	691b      	ldr	r3, [r3, #16]
 8006896:	021a      	lsls	r2, r3, #8
 8006898:	68fb      	ldr	r3, [r7, #12]
 800689a:	681b      	ldr	r3, [r3, #0]
 800689c:	430a      	orrs	r2, r1
 800689e:	619a      	str	r2, [r3, #24]
      break;
 80068a0:	e084      	b.n	80069ac <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80068a2:	68fb      	ldr	r3, [r7, #12]
 80068a4:	681b      	ldr	r3, [r3, #0]
 80068a6:	68b9      	ldr	r1, [r7, #8]
 80068a8:	4618      	mov	r0, r3
 80068aa:	f000 fb05 	bl	8006eb8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80068ae:	68fb      	ldr	r3, [r7, #12]
 80068b0:	681b      	ldr	r3, [r3, #0]
 80068b2:	69da      	ldr	r2, [r3, #28]
 80068b4:	68fb      	ldr	r3, [r7, #12]
 80068b6:	681b      	ldr	r3, [r3, #0]
 80068b8:	f042 0208 	orr.w	r2, r2, #8
 80068bc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80068be:	68fb      	ldr	r3, [r7, #12]
 80068c0:	681b      	ldr	r3, [r3, #0]
 80068c2:	69da      	ldr	r2, [r3, #28]
 80068c4:	68fb      	ldr	r3, [r7, #12]
 80068c6:	681b      	ldr	r3, [r3, #0]
 80068c8:	f022 0204 	bic.w	r2, r2, #4
 80068cc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80068ce:	68fb      	ldr	r3, [r7, #12]
 80068d0:	681b      	ldr	r3, [r3, #0]
 80068d2:	69d9      	ldr	r1, [r3, #28]
 80068d4:	68bb      	ldr	r3, [r7, #8]
 80068d6:	691a      	ldr	r2, [r3, #16]
 80068d8:	68fb      	ldr	r3, [r7, #12]
 80068da:	681b      	ldr	r3, [r3, #0]
 80068dc:	430a      	orrs	r2, r1
 80068de:	61da      	str	r2, [r3, #28]
      break;
 80068e0:	e064      	b.n	80069ac <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80068e2:	68fb      	ldr	r3, [r7, #12]
 80068e4:	681b      	ldr	r3, [r3, #0]
 80068e6:	68b9      	ldr	r1, [r7, #8]
 80068e8:	4618      	mov	r0, r3
 80068ea:	f000 fb5b 	bl	8006fa4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80068ee:	68fb      	ldr	r3, [r7, #12]
 80068f0:	681b      	ldr	r3, [r3, #0]
 80068f2:	69da      	ldr	r2, [r3, #28]
 80068f4:	68fb      	ldr	r3, [r7, #12]
 80068f6:	681b      	ldr	r3, [r3, #0]
 80068f8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80068fc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80068fe:	68fb      	ldr	r3, [r7, #12]
 8006900:	681b      	ldr	r3, [r3, #0]
 8006902:	69da      	ldr	r2, [r3, #28]
 8006904:	68fb      	ldr	r3, [r7, #12]
 8006906:	681b      	ldr	r3, [r3, #0]
 8006908:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800690c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800690e:	68fb      	ldr	r3, [r7, #12]
 8006910:	681b      	ldr	r3, [r3, #0]
 8006912:	69d9      	ldr	r1, [r3, #28]
 8006914:	68bb      	ldr	r3, [r7, #8]
 8006916:	691b      	ldr	r3, [r3, #16]
 8006918:	021a      	lsls	r2, r3, #8
 800691a:	68fb      	ldr	r3, [r7, #12]
 800691c:	681b      	ldr	r3, [r3, #0]
 800691e:	430a      	orrs	r2, r1
 8006920:	61da      	str	r2, [r3, #28]
      break;
 8006922:	e043      	b.n	80069ac <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8006924:	68fb      	ldr	r3, [r7, #12]
 8006926:	681b      	ldr	r3, [r3, #0]
 8006928:	68b9      	ldr	r1, [r7, #8]
 800692a:	4618      	mov	r0, r3
 800692c:	f000 fb92 	bl	8007054 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8006930:	68fb      	ldr	r3, [r7, #12]
 8006932:	681b      	ldr	r3, [r3, #0]
 8006934:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006936:	68fb      	ldr	r3, [r7, #12]
 8006938:	681b      	ldr	r3, [r3, #0]
 800693a:	f042 0208 	orr.w	r2, r2, #8
 800693e:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8006940:	68fb      	ldr	r3, [r7, #12]
 8006942:	681b      	ldr	r3, [r3, #0]
 8006944:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006946:	68fb      	ldr	r3, [r7, #12]
 8006948:	681b      	ldr	r3, [r3, #0]
 800694a:	f022 0204 	bic.w	r2, r2, #4
 800694e:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8006950:	68fb      	ldr	r3, [r7, #12]
 8006952:	681b      	ldr	r3, [r3, #0]
 8006954:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8006956:	68bb      	ldr	r3, [r7, #8]
 8006958:	691a      	ldr	r2, [r3, #16]
 800695a:	68fb      	ldr	r3, [r7, #12]
 800695c:	681b      	ldr	r3, [r3, #0]
 800695e:	430a      	orrs	r2, r1
 8006960:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8006962:	e023      	b.n	80069ac <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8006964:	68fb      	ldr	r3, [r7, #12]
 8006966:	681b      	ldr	r3, [r3, #0]
 8006968:	68b9      	ldr	r1, [r7, #8]
 800696a:	4618      	mov	r0, r3
 800696c:	f000 fbc4 	bl	80070f8 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8006970:	68fb      	ldr	r3, [r7, #12]
 8006972:	681b      	ldr	r3, [r3, #0]
 8006974:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006976:	68fb      	ldr	r3, [r7, #12]
 8006978:	681b      	ldr	r3, [r3, #0]
 800697a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800697e:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8006980:	68fb      	ldr	r3, [r7, #12]
 8006982:	681b      	ldr	r3, [r3, #0]
 8006984:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006986:	68fb      	ldr	r3, [r7, #12]
 8006988:	681b      	ldr	r3, [r3, #0]
 800698a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800698e:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8006990:	68fb      	ldr	r3, [r7, #12]
 8006992:	681b      	ldr	r3, [r3, #0]
 8006994:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8006996:	68bb      	ldr	r3, [r7, #8]
 8006998:	691b      	ldr	r3, [r3, #16]
 800699a:	021a      	lsls	r2, r3, #8
 800699c:	68fb      	ldr	r3, [r7, #12]
 800699e:	681b      	ldr	r3, [r3, #0]
 80069a0:	430a      	orrs	r2, r1
 80069a2:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 80069a4:	e002      	b.n	80069ac <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 80069a6:	2301      	movs	r3, #1
 80069a8:	75fb      	strb	r3, [r7, #23]
      break;
 80069aa:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80069ac:	68fb      	ldr	r3, [r7, #12]
 80069ae:	2200      	movs	r2, #0
 80069b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80069b4:	7dfb      	ldrb	r3, [r7, #23]
}
 80069b6:	4618      	mov	r0, r3
 80069b8:	3718      	adds	r7, #24
 80069ba:	46bd      	mov	sp, r7
 80069bc:	bd80      	pop	{r7, pc}
 80069be:	bf00      	nop

080069c0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80069c0:	b580      	push	{r7, lr}
 80069c2:	b084      	sub	sp, #16
 80069c4:	af00      	add	r7, sp, #0
 80069c6:	6078      	str	r0, [r7, #4]
 80069c8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80069ca:	2300      	movs	r3, #0
 80069cc:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80069d4:	2b01      	cmp	r3, #1
 80069d6:	d101      	bne.n	80069dc <HAL_TIM_ConfigClockSource+0x1c>
 80069d8:	2302      	movs	r3, #2
 80069da:	e0b4      	b.n	8006b46 <HAL_TIM_ConfigClockSource+0x186>
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	2201      	movs	r2, #1
 80069e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	2202      	movs	r2, #2
 80069e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	681b      	ldr	r3, [r3, #0]
 80069f0:	689b      	ldr	r3, [r3, #8]
 80069f2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80069f4:	68ba      	ldr	r2, [r7, #8]
 80069f6:	4b56      	ldr	r3, [pc, #344]	; (8006b50 <HAL_TIM_ConfigClockSource+0x190>)
 80069f8:	4013      	ands	r3, r2
 80069fa:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80069fc:	68bb      	ldr	r3, [r7, #8]
 80069fe:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006a02:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	681b      	ldr	r3, [r3, #0]
 8006a08:	68ba      	ldr	r2, [r7, #8]
 8006a0a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006a0c:	683b      	ldr	r3, [r7, #0]
 8006a0e:	681b      	ldr	r3, [r3, #0]
 8006a10:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006a14:	d03e      	beq.n	8006a94 <HAL_TIM_ConfigClockSource+0xd4>
 8006a16:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006a1a:	f200 8087 	bhi.w	8006b2c <HAL_TIM_ConfigClockSource+0x16c>
 8006a1e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006a22:	f000 8086 	beq.w	8006b32 <HAL_TIM_ConfigClockSource+0x172>
 8006a26:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006a2a:	d87f      	bhi.n	8006b2c <HAL_TIM_ConfigClockSource+0x16c>
 8006a2c:	2b70      	cmp	r3, #112	; 0x70
 8006a2e:	d01a      	beq.n	8006a66 <HAL_TIM_ConfigClockSource+0xa6>
 8006a30:	2b70      	cmp	r3, #112	; 0x70
 8006a32:	d87b      	bhi.n	8006b2c <HAL_TIM_ConfigClockSource+0x16c>
 8006a34:	2b60      	cmp	r3, #96	; 0x60
 8006a36:	d050      	beq.n	8006ada <HAL_TIM_ConfigClockSource+0x11a>
 8006a38:	2b60      	cmp	r3, #96	; 0x60
 8006a3a:	d877      	bhi.n	8006b2c <HAL_TIM_ConfigClockSource+0x16c>
 8006a3c:	2b50      	cmp	r3, #80	; 0x50
 8006a3e:	d03c      	beq.n	8006aba <HAL_TIM_ConfigClockSource+0xfa>
 8006a40:	2b50      	cmp	r3, #80	; 0x50
 8006a42:	d873      	bhi.n	8006b2c <HAL_TIM_ConfigClockSource+0x16c>
 8006a44:	2b40      	cmp	r3, #64	; 0x40
 8006a46:	d058      	beq.n	8006afa <HAL_TIM_ConfigClockSource+0x13a>
 8006a48:	2b40      	cmp	r3, #64	; 0x40
 8006a4a:	d86f      	bhi.n	8006b2c <HAL_TIM_ConfigClockSource+0x16c>
 8006a4c:	2b30      	cmp	r3, #48	; 0x30
 8006a4e:	d064      	beq.n	8006b1a <HAL_TIM_ConfigClockSource+0x15a>
 8006a50:	2b30      	cmp	r3, #48	; 0x30
 8006a52:	d86b      	bhi.n	8006b2c <HAL_TIM_ConfigClockSource+0x16c>
 8006a54:	2b20      	cmp	r3, #32
 8006a56:	d060      	beq.n	8006b1a <HAL_TIM_ConfigClockSource+0x15a>
 8006a58:	2b20      	cmp	r3, #32
 8006a5a:	d867      	bhi.n	8006b2c <HAL_TIM_ConfigClockSource+0x16c>
 8006a5c:	2b00      	cmp	r3, #0
 8006a5e:	d05c      	beq.n	8006b1a <HAL_TIM_ConfigClockSource+0x15a>
 8006a60:	2b10      	cmp	r3, #16
 8006a62:	d05a      	beq.n	8006b1a <HAL_TIM_ConfigClockSource+0x15a>
 8006a64:	e062      	b.n	8006b2c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	6818      	ldr	r0, [r3, #0]
 8006a6a:	683b      	ldr	r3, [r7, #0]
 8006a6c:	6899      	ldr	r1, [r3, #8]
 8006a6e:	683b      	ldr	r3, [r7, #0]
 8006a70:	685a      	ldr	r2, [r3, #4]
 8006a72:	683b      	ldr	r3, [r7, #0]
 8006a74:	68db      	ldr	r3, [r3, #12]
 8006a76:	f000 fd37 	bl	80074e8 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	681b      	ldr	r3, [r3, #0]
 8006a7e:	689b      	ldr	r3, [r3, #8]
 8006a80:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006a82:	68bb      	ldr	r3, [r7, #8]
 8006a84:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8006a88:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	681b      	ldr	r3, [r3, #0]
 8006a8e:	68ba      	ldr	r2, [r7, #8]
 8006a90:	609a      	str	r2, [r3, #8]
      break;
 8006a92:	e04f      	b.n	8006b34 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	6818      	ldr	r0, [r3, #0]
 8006a98:	683b      	ldr	r3, [r7, #0]
 8006a9a:	6899      	ldr	r1, [r3, #8]
 8006a9c:	683b      	ldr	r3, [r7, #0]
 8006a9e:	685a      	ldr	r2, [r3, #4]
 8006aa0:	683b      	ldr	r3, [r7, #0]
 8006aa2:	68db      	ldr	r3, [r3, #12]
 8006aa4:	f000 fd20 	bl	80074e8 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	681b      	ldr	r3, [r3, #0]
 8006aac:	689a      	ldr	r2, [r3, #8]
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	681b      	ldr	r3, [r3, #0]
 8006ab2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006ab6:	609a      	str	r2, [r3, #8]
      break;
 8006ab8:	e03c      	b.n	8006b34 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	6818      	ldr	r0, [r3, #0]
 8006abe:	683b      	ldr	r3, [r7, #0]
 8006ac0:	6859      	ldr	r1, [r3, #4]
 8006ac2:	683b      	ldr	r3, [r7, #0]
 8006ac4:	68db      	ldr	r3, [r3, #12]
 8006ac6:	461a      	mov	r2, r3
 8006ac8:	f000 fbde 	bl	8007288 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	681b      	ldr	r3, [r3, #0]
 8006ad0:	2150      	movs	r1, #80	; 0x50
 8006ad2:	4618      	mov	r0, r3
 8006ad4:	f000 fced 	bl	80074b2 <TIM_ITRx_SetConfig>
      break;
 8006ad8:	e02c      	b.n	8006b34 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	6818      	ldr	r0, [r3, #0]
 8006ade:	683b      	ldr	r3, [r7, #0]
 8006ae0:	6859      	ldr	r1, [r3, #4]
 8006ae2:	683b      	ldr	r3, [r7, #0]
 8006ae4:	68db      	ldr	r3, [r3, #12]
 8006ae6:	461a      	mov	r2, r3
 8006ae8:	f000 fc3a 	bl	8007360 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	681b      	ldr	r3, [r3, #0]
 8006af0:	2160      	movs	r1, #96	; 0x60
 8006af2:	4618      	mov	r0, r3
 8006af4:	f000 fcdd 	bl	80074b2 <TIM_ITRx_SetConfig>
      break;
 8006af8:	e01c      	b.n	8006b34 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	6818      	ldr	r0, [r3, #0]
 8006afe:	683b      	ldr	r3, [r7, #0]
 8006b00:	6859      	ldr	r1, [r3, #4]
 8006b02:	683b      	ldr	r3, [r7, #0]
 8006b04:	68db      	ldr	r3, [r3, #12]
 8006b06:	461a      	mov	r2, r3
 8006b08:	f000 fbbe 	bl	8007288 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	681b      	ldr	r3, [r3, #0]
 8006b10:	2140      	movs	r1, #64	; 0x40
 8006b12:	4618      	mov	r0, r3
 8006b14:	f000 fccd 	bl	80074b2 <TIM_ITRx_SetConfig>
      break;
 8006b18:	e00c      	b.n	8006b34 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	681a      	ldr	r2, [r3, #0]
 8006b1e:	683b      	ldr	r3, [r7, #0]
 8006b20:	681b      	ldr	r3, [r3, #0]
 8006b22:	4619      	mov	r1, r3
 8006b24:	4610      	mov	r0, r2
 8006b26:	f000 fcc4 	bl	80074b2 <TIM_ITRx_SetConfig>
      break;
 8006b2a:	e003      	b.n	8006b34 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8006b2c:	2301      	movs	r3, #1
 8006b2e:	73fb      	strb	r3, [r7, #15]
      break;
 8006b30:	e000      	b.n	8006b34 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8006b32:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	2201      	movs	r2, #1
 8006b38:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	2200      	movs	r2, #0
 8006b40:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006b44:	7bfb      	ldrb	r3, [r7, #15]
}
 8006b46:	4618      	mov	r0, r3
 8006b48:	3710      	adds	r7, #16
 8006b4a:	46bd      	mov	sp, r7
 8006b4c:	bd80      	pop	{r7, pc}
 8006b4e:	bf00      	nop
 8006b50:	fffeff88 	.word	0xfffeff88

08006b54 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006b54:	b480      	push	{r7}
 8006b56:	b083      	sub	sp, #12
 8006b58:	af00      	add	r7, sp, #0
 8006b5a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006b5c:	bf00      	nop
 8006b5e:	370c      	adds	r7, #12
 8006b60:	46bd      	mov	sp, r7
 8006b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b66:	4770      	bx	lr

08006b68 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006b68:	b480      	push	{r7}
 8006b6a:	b083      	sub	sp, #12
 8006b6c:	af00      	add	r7, sp, #0
 8006b6e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006b70:	bf00      	nop
 8006b72:	370c      	adds	r7, #12
 8006b74:	46bd      	mov	sp, r7
 8006b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b7a:	4770      	bx	lr

08006b7c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006b7c:	b480      	push	{r7}
 8006b7e:	b083      	sub	sp, #12
 8006b80:	af00      	add	r7, sp, #0
 8006b82:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006b84:	bf00      	nop
 8006b86:	370c      	adds	r7, #12
 8006b88:	46bd      	mov	sp, r7
 8006b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b8e:	4770      	bx	lr

08006b90 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006b90:	b480      	push	{r7}
 8006b92:	b083      	sub	sp, #12
 8006b94:	af00      	add	r7, sp, #0
 8006b96:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006b98:	bf00      	nop
 8006b9a:	370c      	adds	r7, #12
 8006b9c:	46bd      	mov	sp, r7
 8006b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ba2:	4770      	bx	lr

08006ba4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006ba4:	b480      	push	{r7}
 8006ba6:	b085      	sub	sp, #20
 8006ba8:	af00      	add	r7, sp, #0
 8006baa:	6078      	str	r0, [r7, #4]
 8006bac:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	681b      	ldr	r3, [r3, #0]
 8006bb2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	4a40      	ldr	r2, [pc, #256]	; (8006cb8 <TIM_Base_SetConfig+0x114>)
 8006bb8:	4293      	cmp	r3, r2
 8006bba:	d013      	beq.n	8006be4 <TIM_Base_SetConfig+0x40>
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006bc2:	d00f      	beq.n	8006be4 <TIM_Base_SetConfig+0x40>
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	4a3d      	ldr	r2, [pc, #244]	; (8006cbc <TIM_Base_SetConfig+0x118>)
 8006bc8:	4293      	cmp	r3, r2
 8006bca:	d00b      	beq.n	8006be4 <TIM_Base_SetConfig+0x40>
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	4a3c      	ldr	r2, [pc, #240]	; (8006cc0 <TIM_Base_SetConfig+0x11c>)
 8006bd0:	4293      	cmp	r3, r2
 8006bd2:	d007      	beq.n	8006be4 <TIM_Base_SetConfig+0x40>
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	4a3b      	ldr	r2, [pc, #236]	; (8006cc4 <TIM_Base_SetConfig+0x120>)
 8006bd8:	4293      	cmp	r3, r2
 8006bda:	d003      	beq.n	8006be4 <TIM_Base_SetConfig+0x40>
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	4a3a      	ldr	r2, [pc, #232]	; (8006cc8 <TIM_Base_SetConfig+0x124>)
 8006be0:	4293      	cmp	r3, r2
 8006be2:	d108      	bne.n	8006bf6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006be4:	68fb      	ldr	r3, [r7, #12]
 8006be6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006bea:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006bec:	683b      	ldr	r3, [r7, #0]
 8006bee:	685b      	ldr	r3, [r3, #4]
 8006bf0:	68fa      	ldr	r2, [r7, #12]
 8006bf2:	4313      	orrs	r3, r2
 8006bf4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	4a2f      	ldr	r2, [pc, #188]	; (8006cb8 <TIM_Base_SetConfig+0x114>)
 8006bfa:	4293      	cmp	r3, r2
 8006bfc:	d02b      	beq.n	8006c56 <TIM_Base_SetConfig+0xb2>
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006c04:	d027      	beq.n	8006c56 <TIM_Base_SetConfig+0xb2>
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	4a2c      	ldr	r2, [pc, #176]	; (8006cbc <TIM_Base_SetConfig+0x118>)
 8006c0a:	4293      	cmp	r3, r2
 8006c0c:	d023      	beq.n	8006c56 <TIM_Base_SetConfig+0xb2>
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	4a2b      	ldr	r2, [pc, #172]	; (8006cc0 <TIM_Base_SetConfig+0x11c>)
 8006c12:	4293      	cmp	r3, r2
 8006c14:	d01f      	beq.n	8006c56 <TIM_Base_SetConfig+0xb2>
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	4a2a      	ldr	r2, [pc, #168]	; (8006cc4 <TIM_Base_SetConfig+0x120>)
 8006c1a:	4293      	cmp	r3, r2
 8006c1c:	d01b      	beq.n	8006c56 <TIM_Base_SetConfig+0xb2>
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	4a29      	ldr	r2, [pc, #164]	; (8006cc8 <TIM_Base_SetConfig+0x124>)
 8006c22:	4293      	cmp	r3, r2
 8006c24:	d017      	beq.n	8006c56 <TIM_Base_SetConfig+0xb2>
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	4a28      	ldr	r2, [pc, #160]	; (8006ccc <TIM_Base_SetConfig+0x128>)
 8006c2a:	4293      	cmp	r3, r2
 8006c2c:	d013      	beq.n	8006c56 <TIM_Base_SetConfig+0xb2>
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	4a27      	ldr	r2, [pc, #156]	; (8006cd0 <TIM_Base_SetConfig+0x12c>)
 8006c32:	4293      	cmp	r3, r2
 8006c34:	d00f      	beq.n	8006c56 <TIM_Base_SetConfig+0xb2>
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	4a26      	ldr	r2, [pc, #152]	; (8006cd4 <TIM_Base_SetConfig+0x130>)
 8006c3a:	4293      	cmp	r3, r2
 8006c3c:	d00b      	beq.n	8006c56 <TIM_Base_SetConfig+0xb2>
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	4a25      	ldr	r2, [pc, #148]	; (8006cd8 <TIM_Base_SetConfig+0x134>)
 8006c42:	4293      	cmp	r3, r2
 8006c44:	d007      	beq.n	8006c56 <TIM_Base_SetConfig+0xb2>
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	4a24      	ldr	r2, [pc, #144]	; (8006cdc <TIM_Base_SetConfig+0x138>)
 8006c4a:	4293      	cmp	r3, r2
 8006c4c:	d003      	beq.n	8006c56 <TIM_Base_SetConfig+0xb2>
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	4a23      	ldr	r2, [pc, #140]	; (8006ce0 <TIM_Base_SetConfig+0x13c>)
 8006c52:	4293      	cmp	r3, r2
 8006c54:	d108      	bne.n	8006c68 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006c56:	68fb      	ldr	r3, [r7, #12]
 8006c58:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006c5c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006c5e:	683b      	ldr	r3, [r7, #0]
 8006c60:	68db      	ldr	r3, [r3, #12]
 8006c62:	68fa      	ldr	r2, [r7, #12]
 8006c64:	4313      	orrs	r3, r2
 8006c66:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006c68:	68fb      	ldr	r3, [r7, #12]
 8006c6a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8006c6e:	683b      	ldr	r3, [r7, #0]
 8006c70:	695b      	ldr	r3, [r3, #20]
 8006c72:	4313      	orrs	r3, r2
 8006c74:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	68fa      	ldr	r2, [r7, #12]
 8006c7a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006c7c:	683b      	ldr	r3, [r7, #0]
 8006c7e:	689a      	ldr	r2, [r3, #8]
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006c84:	683b      	ldr	r3, [r7, #0]
 8006c86:	681a      	ldr	r2, [r3, #0]
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	4a0a      	ldr	r2, [pc, #40]	; (8006cb8 <TIM_Base_SetConfig+0x114>)
 8006c90:	4293      	cmp	r3, r2
 8006c92:	d003      	beq.n	8006c9c <TIM_Base_SetConfig+0xf8>
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	4a0c      	ldr	r2, [pc, #48]	; (8006cc8 <TIM_Base_SetConfig+0x124>)
 8006c98:	4293      	cmp	r3, r2
 8006c9a:	d103      	bne.n	8006ca4 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006c9c:	683b      	ldr	r3, [r7, #0]
 8006c9e:	691a      	ldr	r2, [r3, #16]
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	2201      	movs	r2, #1
 8006ca8:	615a      	str	r2, [r3, #20]
}
 8006caa:	bf00      	nop
 8006cac:	3714      	adds	r7, #20
 8006cae:	46bd      	mov	sp, r7
 8006cb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cb4:	4770      	bx	lr
 8006cb6:	bf00      	nop
 8006cb8:	40010000 	.word	0x40010000
 8006cbc:	40000400 	.word	0x40000400
 8006cc0:	40000800 	.word	0x40000800
 8006cc4:	40000c00 	.word	0x40000c00
 8006cc8:	40010400 	.word	0x40010400
 8006ccc:	40014000 	.word	0x40014000
 8006cd0:	40014400 	.word	0x40014400
 8006cd4:	40014800 	.word	0x40014800
 8006cd8:	40001800 	.word	0x40001800
 8006cdc:	40001c00 	.word	0x40001c00
 8006ce0:	40002000 	.word	0x40002000

08006ce4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006ce4:	b480      	push	{r7}
 8006ce6:	b087      	sub	sp, #28
 8006ce8:	af00      	add	r7, sp, #0
 8006cea:	6078      	str	r0, [r7, #4]
 8006cec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	6a1b      	ldr	r3, [r3, #32]
 8006cf2:	f023 0201 	bic.w	r2, r3, #1
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	6a1b      	ldr	r3, [r3, #32]
 8006cfe:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	685b      	ldr	r3, [r3, #4]
 8006d04:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	699b      	ldr	r3, [r3, #24]
 8006d0a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006d0c:	68fa      	ldr	r2, [r7, #12]
 8006d0e:	4b2b      	ldr	r3, [pc, #172]	; (8006dbc <TIM_OC1_SetConfig+0xd8>)
 8006d10:	4013      	ands	r3, r2
 8006d12:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006d14:	68fb      	ldr	r3, [r7, #12]
 8006d16:	f023 0303 	bic.w	r3, r3, #3
 8006d1a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006d1c:	683b      	ldr	r3, [r7, #0]
 8006d1e:	681b      	ldr	r3, [r3, #0]
 8006d20:	68fa      	ldr	r2, [r7, #12]
 8006d22:	4313      	orrs	r3, r2
 8006d24:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006d26:	697b      	ldr	r3, [r7, #20]
 8006d28:	f023 0302 	bic.w	r3, r3, #2
 8006d2c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006d2e:	683b      	ldr	r3, [r7, #0]
 8006d30:	689b      	ldr	r3, [r3, #8]
 8006d32:	697a      	ldr	r2, [r7, #20]
 8006d34:	4313      	orrs	r3, r2
 8006d36:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	4a21      	ldr	r2, [pc, #132]	; (8006dc0 <TIM_OC1_SetConfig+0xdc>)
 8006d3c:	4293      	cmp	r3, r2
 8006d3e:	d003      	beq.n	8006d48 <TIM_OC1_SetConfig+0x64>
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	4a20      	ldr	r2, [pc, #128]	; (8006dc4 <TIM_OC1_SetConfig+0xe0>)
 8006d44:	4293      	cmp	r3, r2
 8006d46:	d10c      	bne.n	8006d62 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006d48:	697b      	ldr	r3, [r7, #20]
 8006d4a:	f023 0308 	bic.w	r3, r3, #8
 8006d4e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006d50:	683b      	ldr	r3, [r7, #0]
 8006d52:	68db      	ldr	r3, [r3, #12]
 8006d54:	697a      	ldr	r2, [r7, #20]
 8006d56:	4313      	orrs	r3, r2
 8006d58:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006d5a:	697b      	ldr	r3, [r7, #20]
 8006d5c:	f023 0304 	bic.w	r3, r3, #4
 8006d60:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	4a16      	ldr	r2, [pc, #88]	; (8006dc0 <TIM_OC1_SetConfig+0xdc>)
 8006d66:	4293      	cmp	r3, r2
 8006d68:	d003      	beq.n	8006d72 <TIM_OC1_SetConfig+0x8e>
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	4a15      	ldr	r2, [pc, #84]	; (8006dc4 <TIM_OC1_SetConfig+0xe0>)
 8006d6e:	4293      	cmp	r3, r2
 8006d70:	d111      	bne.n	8006d96 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006d72:	693b      	ldr	r3, [r7, #16]
 8006d74:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006d78:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006d7a:	693b      	ldr	r3, [r7, #16]
 8006d7c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006d80:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006d82:	683b      	ldr	r3, [r7, #0]
 8006d84:	695b      	ldr	r3, [r3, #20]
 8006d86:	693a      	ldr	r2, [r7, #16]
 8006d88:	4313      	orrs	r3, r2
 8006d8a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006d8c:	683b      	ldr	r3, [r7, #0]
 8006d8e:	699b      	ldr	r3, [r3, #24]
 8006d90:	693a      	ldr	r2, [r7, #16]
 8006d92:	4313      	orrs	r3, r2
 8006d94:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006d96:	687b      	ldr	r3, [r7, #4]
 8006d98:	693a      	ldr	r2, [r7, #16]
 8006d9a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	68fa      	ldr	r2, [r7, #12]
 8006da0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006da2:	683b      	ldr	r3, [r7, #0]
 8006da4:	685a      	ldr	r2, [r3, #4]
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	697a      	ldr	r2, [r7, #20]
 8006dae:	621a      	str	r2, [r3, #32]
}
 8006db0:	bf00      	nop
 8006db2:	371c      	adds	r7, #28
 8006db4:	46bd      	mov	sp, r7
 8006db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dba:	4770      	bx	lr
 8006dbc:	fffeff8f 	.word	0xfffeff8f
 8006dc0:	40010000 	.word	0x40010000
 8006dc4:	40010400 	.word	0x40010400

08006dc8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006dc8:	b480      	push	{r7}
 8006dca:	b087      	sub	sp, #28
 8006dcc:	af00      	add	r7, sp, #0
 8006dce:	6078      	str	r0, [r7, #4]
 8006dd0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	6a1b      	ldr	r3, [r3, #32]
 8006dd6:	f023 0210 	bic.w	r2, r3, #16
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	6a1b      	ldr	r3, [r3, #32]
 8006de2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	685b      	ldr	r3, [r3, #4]
 8006de8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	699b      	ldr	r3, [r3, #24]
 8006dee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006df0:	68fa      	ldr	r2, [r7, #12]
 8006df2:	4b2e      	ldr	r3, [pc, #184]	; (8006eac <TIM_OC2_SetConfig+0xe4>)
 8006df4:	4013      	ands	r3, r2
 8006df6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006df8:	68fb      	ldr	r3, [r7, #12]
 8006dfa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006dfe:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006e00:	683b      	ldr	r3, [r7, #0]
 8006e02:	681b      	ldr	r3, [r3, #0]
 8006e04:	021b      	lsls	r3, r3, #8
 8006e06:	68fa      	ldr	r2, [r7, #12]
 8006e08:	4313      	orrs	r3, r2
 8006e0a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006e0c:	697b      	ldr	r3, [r7, #20]
 8006e0e:	f023 0320 	bic.w	r3, r3, #32
 8006e12:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006e14:	683b      	ldr	r3, [r7, #0]
 8006e16:	689b      	ldr	r3, [r3, #8]
 8006e18:	011b      	lsls	r3, r3, #4
 8006e1a:	697a      	ldr	r2, [r7, #20]
 8006e1c:	4313      	orrs	r3, r2
 8006e1e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	4a23      	ldr	r2, [pc, #140]	; (8006eb0 <TIM_OC2_SetConfig+0xe8>)
 8006e24:	4293      	cmp	r3, r2
 8006e26:	d003      	beq.n	8006e30 <TIM_OC2_SetConfig+0x68>
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	4a22      	ldr	r2, [pc, #136]	; (8006eb4 <TIM_OC2_SetConfig+0xec>)
 8006e2c:	4293      	cmp	r3, r2
 8006e2e:	d10d      	bne.n	8006e4c <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006e30:	697b      	ldr	r3, [r7, #20]
 8006e32:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006e36:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006e38:	683b      	ldr	r3, [r7, #0]
 8006e3a:	68db      	ldr	r3, [r3, #12]
 8006e3c:	011b      	lsls	r3, r3, #4
 8006e3e:	697a      	ldr	r2, [r7, #20]
 8006e40:	4313      	orrs	r3, r2
 8006e42:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006e44:	697b      	ldr	r3, [r7, #20]
 8006e46:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006e4a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	4a18      	ldr	r2, [pc, #96]	; (8006eb0 <TIM_OC2_SetConfig+0xe8>)
 8006e50:	4293      	cmp	r3, r2
 8006e52:	d003      	beq.n	8006e5c <TIM_OC2_SetConfig+0x94>
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	4a17      	ldr	r2, [pc, #92]	; (8006eb4 <TIM_OC2_SetConfig+0xec>)
 8006e58:	4293      	cmp	r3, r2
 8006e5a:	d113      	bne.n	8006e84 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006e5c:	693b      	ldr	r3, [r7, #16]
 8006e5e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006e62:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006e64:	693b      	ldr	r3, [r7, #16]
 8006e66:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006e6a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006e6c:	683b      	ldr	r3, [r7, #0]
 8006e6e:	695b      	ldr	r3, [r3, #20]
 8006e70:	009b      	lsls	r3, r3, #2
 8006e72:	693a      	ldr	r2, [r7, #16]
 8006e74:	4313      	orrs	r3, r2
 8006e76:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006e78:	683b      	ldr	r3, [r7, #0]
 8006e7a:	699b      	ldr	r3, [r3, #24]
 8006e7c:	009b      	lsls	r3, r3, #2
 8006e7e:	693a      	ldr	r2, [r7, #16]
 8006e80:	4313      	orrs	r3, r2
 8006e82:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	693a      	ldr	r2, [r7, #16]
 8006e88:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	68fa      	ldr	r2, [r7, #12]
 8006e8e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006e90:	683b      	ldr	r3, [r7, #0]
 8006e92:	685a      	ldr	r2, [r3, #4]
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	697a      	ldr	r2, [r7, #20]
 8006e9c:	621a      	str	r2, [r3, #32]
}
 8006e9e:	bf00      	nop
 8006ea0:	371c      	adds	r7, #28
 8006ea2:	46bd      	mov	sp, r7
 8006ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ea8:	4770      	bx	lr
 8006eaa:	bf00      	nop
 8006eac:	feff8fff 	.word	0xfeff8fff
 8006eb0:	40010000 	.word	0x40010000
 8006eb4:	40010400 	.word	0x40010400

08006eb8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006eb8:	b480      	push	{r7}
 8006eba:	b087      	sub	sp, #28
 8006ebc:	af00      	add	r7, sp, #0
 8006ebe:	6078      	str	r0, [r7, #4]
 8006ec0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	6a1b      	ldr	r3, [r3, #32]
 8006ec6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	6a1b      	ldr	r3, [r3, #32]
 8006ed2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	685b      	ldr	r3, [r3, #4]
 8006ed8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	69db      	ldr	r3, [r3, #28]
 8006ede:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006ee0:	68fa      	ldr	r2, [r7, #12]
 8006ee2:	4b2d      	ldr	r3, [pc, #180]	; (8006f98 <TIM_OC3_SetConfig+0xe0>)
 8006ee4:	4013      	ands	r3, r2
 8006ee6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006ee8:	68fb      	ldr	r3, [r7, #12]
 8006eea:	f023 0303 	bic.w	r3, r3, #3
 8006eee:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006ef0:	683b      	ldr	r3, [r7, #0]
 8006ef2:	681b      	ldr	r3, [r3, #0]
 8006ef4:	68fa      	ldr	r2, [r7, #12]
 8006ef6:	4313      	orrs	r3, r2
 8006ef8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006efa:	697b      	ldr	r3, [r7, #20]
 8006efc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006f00:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006f02:	683b      	ldr	r3, [r7, #0]
 8006f04:	689b      	ldr	r3, [r3, #8]
 8006f06:	021b      	lsls	r3, r3, #8
 8006f08:	697a      	ldr	r2, [r7, #20]
 8006f0a:	4313      	orrs	r3, r2
 8006f0c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	4a22      	ldr	r2, [pc, #136]	; (8006f9c <TIM_OC3_SetConfig+0xe4>)
 8006f12:	4293      	cmp	r3, r2
 8006f14:	d003      	beq.n	8006f1e <TIM_OC3_SetConfig+0x66>
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	4a21      	ldr	r2, [pc, #132]	; (8006fa0 <TIM_OC3_SetConfig+0xe8>)
 8006f1a:	4293      	cmp	r3, r2
 8006f1c:	d10d      	bne.n	8006f3a <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006f1e:	697b      	ldr	r3, [r7, #20]
 8006f20:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006f24:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006f26:	683b      	ldr	r3, [r7, #0]
 8006f28:	68db      	ldr	r3, [r3, #12]
 8006f2a:	021b      	lsls	r3, r3, #8
 8006f2c:	697a      	ldr	r2, [r7, #20]
 8006f2e:	4313      	orrs	r3, r2
 8006f30:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006f32:	697b      	ldr	r3, [r7, #20]
 8006f34:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006f38:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	4a17      	ldr	r2, [pc, #92]	; (8006f9c <TIM_OC3_SetConfig+0xe4>)
 8006f3e:	4293      	cmp	r3, r2
 8006f40:	d003      	beq.n	8006f4a <TIM_OC3_SetConfig+0x92>
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	4a16      	ldr	r2, [pc, #88]	; (8006fa0 <TIM_OC3_SetConfig+0xe8>)
 8006f46:	4293      	cmp	r3, r2
 8006f48:	d113      	bne.n	8006f72 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006f4a:	693b      	ldr	r3, [r7, #16]
 8006f4c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006f50:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006f52:	693b      	ldr	r3, [r7, #16]
 8006f54:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006f58:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006f5a:	683b      	ldr	r3, [r7, #0]
 8006f5c:	695b      	ldr	r3, [r3, #20]
 8006f5e:	011b      	lsls	r3, r3, #4
 8006f60:	693a      	ldr	r2, [r7, #16]
 8006f62:	4313      	orrs	r3, r2
 8006f64:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006f66:	683b      	ldr	r3, [r7, #0]
 8006f68:	699b      	ldr	r3, [r3, #24]
 8006f6a:	011b      	lsls	r3, r3, #4
 8006f6c:	693a      	ldr	r2, [r7, #16]
 8006f6e:	4313      	orrs	r3, r2
 8006f70:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	693a      	ldr	r2, [r7, #16]
 8006f76:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	68fa      	ldr	r2, [r7, #12]
 8006f7c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006f7e:	683b      	ldr	r3, [r7, #0]
 8006f80:	685a      	ldr	r2, [r3, #4]
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	697a      	ldr	r2, [r7, #20]
 8006f8a:	621a      	str	r2, [r3, #32]
}
 8006f8c:	bf00      	nop
 8006f8e:	371c      	adds	r7, #28
 8006f90:	46bd      	mov	sp, r7
 8006f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f96:	4770      	bx	lr
 8006f98:	fffeff8f 	.word	0xfffeff8f
 8006f9c:	40010000 	.word	0x40010000
 8006fa0:	40010400 	.word	0x40010400

08006fa4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006fa4:	b480      	push	{r7}
 8006fa6:	b087      	sub	sp, #28
 8006fa8:	af00      	add	r7, sp, #0
 8006faa:	6078      	str	r0, [r7, #4]
 8006fac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	6a1b      	ldr	r3, [r3, #32]
 8006fb2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	6a1b      	ldr	r3, [r3, #32]
 8006fbe:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	685b      	ldr	r3, [r3, #4]
 8006fc4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006fc6:	687b      	ldr	r3, [r7, #4]
 8006fc8:	69db      	ldr	r3, [r3, #28]
 8006fca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006fcc:	68fa      	ldr	r2, [r7, #12]
 8006fce:	4b1e      	ldr	r3, [pc, #120]	; (8007048 <TIM_OC4_SetConfig+0xa4>)
 8006fd0:	4013      	ands	r3, r2
 8006fd2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006fd4:	68fb      	ldr	r3, [r7, #12]
 8006fd6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006fda:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006fdc:	683b      	ldr	r3, [r7, #0]
 8006fde:	681b      	ldr	r3, [r3, #0]
 8006fe0:	021b      	lsls	r3, r3, #8
 8006fe2:	68fa      	ldr	r2, [r7, #12]
 8006fe4:	4313      	orrs	r3, r2
 8006fe6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006fe8:	693b      	ldr	r3, [r7, #16]
 8006fea:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006fee:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006ff0:	683b      	ldr	r3, [r7, #0]
 8006ff2:	689b      	ldr	r3, [r3, #8]
 8006ff4:	031b      	lsls	r3, r3, #12
 8006ff6:	693a      	ldr	r2, [r7, #16]
 8006ff8:	4313      	orrs	r3, r2
 8006ffa:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	4a13      	ldr	r2, [pc, #76]	; (800704c <TIM_OC4_SetConfig+0xa8>)
 8007000:	4293      	cmp	r3, r2
 8007002:	d003      	beq.n	800700c <TIM_OC4_SetConfig+0x68>
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	4a12      	ldr	r2, [pc, #72]	; (8007050 <TIM_OC4_SetConfig+0xac>)
 8007008:	4293      	cmp	r3, r2
 800700a:	d109      	bne.n	8007020 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800700c:	697b      	ldr	r3, [r7, #20]
 800700e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007012:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007014:	683b      	ldr	r3, [r7, #0]
 8007016:	695b      	ldr	r3, [r3, #20]
 8007018:	019b      	lsls	r3, r3, #6
 800701a:	697a      	ldr	r2, [r7, #20]
 800701c:	4313      	orrs	r3, r2
 800701e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	697a      	ldr	r2, [r7, #20]
 8007024:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	68fa      	ldr	r2, [r7, #12]
 800702a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800702c:	683b      	ldr	r3, [r7, #0]
 800702e:	685a      	ldr	r2, [r3, #4]
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	693a      	ldr	r2, [r7, #16]
 8007038:	621a      	str	r2, [r3, #32]
}
 800703a:	bf00      	nop
 800703c:	371c      	adds	r7, #28
 800703e:	46bd      	mov	sp, r7
 8007040:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007044:	4770      	bx	lr
 8007046:	bf00      	nop
 8007048:	feff8fff 	.word	0xfeff8fff
 800704c:	40010000 	.word	0x40010000
 8007050:	40010400 	.word	0x40010400

08007054 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8007054:	b480      	push	{r7}
 8007056:	b087      	sub	sp, #28
 8007058:	af00      	add	r7, sp, #0
 800705a:	6078      	str	r0, [r7, #4]
 800705c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	6a1b      	ldr	r3, [r3, #32]
 8007062:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	6a1b      	ldr	r3, [r3, #32]
 800706e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	685b      	ldr	r3, [r3, #4]
 8007074:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800707a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800707c:	68fa      	ldr	r2, [r7, #12]
 800707e:	4b1b      	ldr	r3, [pc, #108]	; (80070ec <TIM_OC5_SetConfig+0x98>)
 8007080:	4013      	ands	r3, r2
 8007082:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007084:	683b      	ldr	r3, [r7, #0]
 8007086:	681b      	ldr	r3, [r3, #0]
 8007088:	68fa      	ldr	r2, [r7, #12]
 800708a:	4313      	orrs	r3, r2
 800708c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800708e:	693b      	ldr	r3, [r7, #16]
 8007090:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8007094:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8007096:	683b      	ldr	r3, [r7, #0]
 8007098:	689b      	ldr	r3, [r3, #8]
 800709a:	041b      	lsls	r3, r3, #16
 800709c:	693a      	ldr	r2, [r7, #16]
 800709e:	4313      	orrs	r3, r2
 80070a0:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	4a12      	ldr	r2, [pc, #72]	; (80070f0 <TIM_OC5_SetConfig+0x9c>)
 80070a6:	4293      	cmp	r3, r2
 80070a8:	d003      	beq.n	80070b2 <TIM_OC5_SetConfig+0x5e>
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	4a11      	ldr	r2, [pc, #68]	; (80070f4 <TIM_OC5_SetConfig+0xa0>)
 80070ae:	4293      	cmp	r3, r2
 80070b0:	d109      	bne.n	80070c6 <TIM_OC5_SetConfig+0x72>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80070b2:	697b      	ldr	r3, [r7, #20]
 80070b4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80070b8:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80070ba:	683b      	ldr	r3, [r7, #0]
 80070bc:	695b      	ldr	r3, [r3, #20]
 80070be:	021b      	lsls	r3, r3, #8
 80070c0:	697a      	ldr	r2, [r7, #20]
 80070c2:	4313      	orrs	r3, r2
 80070c4:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	697a      	ldr	r2, [r7, #20]
 80070ca:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	68fa      	ldr	r2, [r7, #12]
 80070d0:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80070d2:	683b      	ldr	r3, [r7, #0]
 80070d4:	685a      	ldr	r2, [r3, #4]
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	693a      	ldr	r2, [r7, #16]
 80070de:	621a      	str	r2, [r3, #32]
}
 80070e0:	bf00      	nop
 80070e2:	371c      	adds	r7, #28
 80070e4:	46bd      	mov	sp, r7
 80070e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070ea:	4770      	bx	lr
 80070ec:	fffeff8f 	.word	0xfffeff8f
 80070f0:	40010000 	.word	0x40010000
 80070f4:	40010400 	.word	0x40010400

080070f8 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80070f8:	b480      	push	{r7}
 80070fa:	b087      	sub	sp, #28
 80070fc:	af00      	add	r7, sp, #0
 80070fe:	6078      	str	r0, [r7, #4]
 8007100:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	6a1b      	ldr	r3, [r3, #32]
 8007106:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	6a1b      	ldr	r3, [r3, #32]
 8007112:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	685b      	ldr	r3, [r3, #4]
 8007118:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800711e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8007120:	68fa      	ldr	r2, [r7, #12]
 8007122:	4b1c      	ldr	r3, [pc, #112]	; (8007194 <TIM_OC6_SetConfig+0x9c>)
 8007124:	4013      	ands	r3, r2
 8007126:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007128:	683b      	ldr	r3, [r7, #0]
 800712a:	681b      	ldr	r3, [r3, #0]
 800712c:	021b      	lsls	r3, r3, #8
 800712e:	68fa      	ldr	r2, [r7, #12]
 8007130:	4313      	orrs	r3, r2
 8007132:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8007134:	693b      	ldr	r3, [r7, #16]
 8007136:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800713a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800713c:	683b      	ldr	r3, [r7, #0]
 800713e:	689b      	ldr	r3, [r3, #8]
 8007140:	051b      	lsls	r3, r3, #20
 8007142:	693a      	ldr	r2, [r7, #16]
 8007144:	4313      	orrs	r3, r2
 8007146:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	4a13      	ldr	r2, [pc, #76]	; (8007198 <TIM_OC6_SetConfig+0xa0>)
 800714c:	4293      	cmp	r3, r2
 800714e:	d003      	beq.n	8007158 <TIM_OC6_SetConfig+0x60>
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	4a12      	ldr	r2, [pc, #72]	; (800719c <TIM_OC6_SetConfig+0xa4>)
 8007154:	4293      	cmp	r3, r2
 8007156:	d109      	bne.n	800716c <TIM_OC6_SetConfig+0x74>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8007158:	697b      	ldr	r3, [r7, #20]
 800715a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800715e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8007160:	683b      	ldr	r3, [r7, #0]
 8007162:	695b      	ldr	r3, [r3, #20]
 8007164:	029b      	lsls	r3, r3, #10
 8007166:	697a      	ldr	r2, [r7, #20]
 8007168:	4313      	orrs	r3, r2
 800716a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	697a      	ldr	r2, [r7, #20]
 8007170:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	68fa      	ldr	r2, [r7, #12]
 8007176:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8007178:	683b      	ldr	r3, [r7, #0]
 800717a:	685a      	ldr	r2, [r3, #4]
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	693a      	ldr	r2, [r7, #16]
 8007184:	621a      	str	r2, [r3, #32]
}
 8007186:	bf00      	nop
 8007188:	371c      	adds	r7, #28
 800718a:	46bd      	mov	sp, r7
 800718c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007190:	4770      	bx	lr
 8007192:	bf00      	nop
 8007194:	feff8fff 	.word	0xfeff8fff
 8007198:	40010000 	.word	0x40010000
 800719c:	40010400 	.word	0x40010400

080071a0 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 80071a0:	b480      	push	{r7}
 80071a2:	b087      	sub	sp, #28
 80071a4:	af00      	add	r7, sp, #0
 80071a6:	60f8      	str	r0, [r7, #12]
 80071a8:	60b9      	str	r1, [r7, #8]
 80071aa:	607a      	str	r2, [r7, #4]
 80071ac:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80071ae:	68fb      	ldr	r3, [r7, #12]
 80071b0:	6a1b      	ldr	r3, [r3, #32]
 80071b2:	f023 0201 	bic.w	r2, r3, #1
 80071b6:	68fb      	ldr	r3, [r7, #12]
 80071b8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80071ba:	68fb      	ldr	r3, [r7, #12]
 80071bc:	699b      	ldr	r3, [r3, #24]
 80071be:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80071c0:	68fb      	ldr	r3, [r7, #12]
 80071c2:	6a1b      	ldr	r3, [r3, #32]
 80071c4:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 80071c6:	68fb      	ldr	r3, [r7, #12]
 80071c8:	4a28      	ldr	r2, [pc, #160]	; (800726c <TIM_TI1_SetConfig+0xcc>)
 80071ca:	4293      	cmp	r3, r2
 80071cc:	d01b      	beq.n	8007206 <TIM_TI1_SetConfig+0x66>
 80071ce:	68fb      	ldr	r3, [r7, #12]
 80071d0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80071d4:	d017      	beq.n	8007206 <TIM_TI1_SetConfig+0x66>
 80071d6:	68fb      	ldr	r3, [r7, #12]
 80071d8:	4a25      	ldr	r2, [pc, #148]	; (8007270 <TIM_TI1_SetConfig+0xd0>)
 80071da:	4293      	cmp	r3, r2
 80071dc:	d013      	beq.n	8007206 <TIM_TI1_SetConfig+0x66>
 80071de:	68fb      	ldr	r3, [r7, #12]
 80071e0:	4a24      	ldr	r2, [pc, #144]	; (8007274 <TIM_TI1_SetConfig+0xd4>)
 80071e2:	4293      	cmp	r3, r2
 80071e4:	d00f      	beq.n	8007206 <TIM_TI1_SetConfig+0x66>
 80071e6:	68fb      	ldr	r3, [r7, #12]
 80071e8:	4a23      	ldr	r2, [pc, #140]	; (8007278 <TIM_TI1_SetConfig+0xd8>)
 80071ea:	4293      	cmp	r3, r2
 80071ec:	d00b      	beq.n	8007206 <TIM_TI1_SetConfig+0x66>
 80071ee:	68fb      	ldr	r3, [r7, #12]
 80071f0:	4a22      	ldr	r2, [pc, #136]	; (800727c <TIM_TI1_SetConfig+0xdc>)
 80071f2:	4293      	cmp	r3, r2
 80071f4:	d007      	beq.n	8007206 <TIM_TI1_SetConfig+0x66>
 80071f6:	68fb      	ldr	r3, [r7, #12]
 80071f8:	4a21      	ldr	r2, [pc, #132]	; (8007280 <TIM_TI1_SetConfig+0xe0>)
 80071fa:	4293      	cmp	r3, r2
 80071fc:	d003      	beq.n	8007206 <TIM_TI1_SetConfig+0x66>
 80071fe:	68fb      	ldr	r3, [r7, #12]
 8007200:	4a20      	ldr	r2, [pc, #128]	; (8007284 <TIM_TI1_SetConfig+0xe4>)
 8007202:	4293      	cmp	r3, r2
 8007204:	d101      	bne.n	800720a <TIM_TI1_SetConfig+0x6a>
 8007206:	2301      	movs	r3, #1
 8007208:	e000      	b.n	800720c <TIM_TI1_SetConfig+0x6c>
 800720a:	2300      	movs	r3, #0
 800720c:	2b00      	cmp	r3, #0
 800720e:	d008      	beq.n	8007222 <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8007210:	697b      	ldr	r3, [r7, #20]
 8007212:	f023 0303 	bic.w	r3, r3, #3
 8007216:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8007218:	697a      	ldr	r2, [r7, #20]
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	4313      	orrs	r3, r2
 800721e:	617b      	str	r3, [r7, #20]
 8007220:	e003      	b.n	800722a <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8007222:	697b      	ldr	r3, [r7, #20]
 8007224:	f043 0301 	orr.w	r3, r3, #1
 8007228:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800722a:	697b      	ldr	r3, [r7, #20]
 800722c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007230:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8007232:	683b      	ldr	r3, [r7, #0]
 8007234:	011b      	lsls	r3, r3, #4
 8007236:	b2db      	uxtb	r3, r3
 8007238:	697a      	ldr	r2, [r7, #20]
 800723a:	4313      	orrs	r3, r2
 800723c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800723e:	693b      	ldr	r3, [r7, #16]
 8007240:	f023 030a 	bic.w	r3, r3, #10
 8007244:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8007246:	68bb      	ldr	r3, [r7, #8]
 8007248:	f003 030a 	and.w	r3, r3, #10
 800724c:	693a      	ldr	r2, [r7, #16]
 800724e:	4313      	orrs	r3, r2
 8007250:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007252:	68fb      	ldr	r3, [r7, #12]
 8007254:	697a      	ldr	r2, [r7, #20]
 8007256:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007258:	68fb      	ldr	r3, [r7, #12]
 800725a:	693a      	ldr	r2, [r7, #16]
 800725c:	621a      	str	r2, [r3, #32]
}
 800725e:	bf00      	nop
 8007260:	371c      	adds	r7, #28
 8007262:	46bd      	mov	sp, r7
 8007264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007268:	4770      	bx	lr
 800726a:	bf00      	nop
 800726c:	40010000 	.word	0x40010000
 8007270:	40000400 	.word	0x40000400
 8007274:	40000800 	.word	0x40000800
 8007278:	40000c00 	.word	0x40000c00
 800727c:	40010400 	.word	0x40010400
 8007280:	40014000 	.word	0x40014000
 8007284:	40001800 	.word	0x40001800

08007288 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007288:	b480      	push	{r7}
 800728a:	b087      	sub	sp, #28
 800728c:	af00      	add	r7, sp, #0
 800728e:	60f8      	str	r0, [r7, #12]
 8007290:	60b9      	str	r1, [r7, #8]
 8007292:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007294:	68fb      	ldr	r3, [r7, #12]
 8007296:	6a1b      	ldr	r3, [r3, #32]
 8007298:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800729a:	68fb      	ldr	r3, [r7, #12]
 800729c:	6a1b      	ldr	r3, [r3, #32]
 800729e:	f023 0201 	bic.w	r2, r3, #1
 80072a2:	68fb      	ldr	r3, [r7, #12]
 80072a4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80072a6:	68fb      	ldr	r3, [r7, #12]
 80072a8:	699b      	ldr	r3, [r3, #24]
 80072aa:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80072ac:	693b      	ldr	r3, [r7, #16]
 80072ae:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80072b2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	011b      	lsls	r3, r3, #4
 80072b8:	693a      	ldr	r2, [r7, #16]
 80072ba:	4313      	orrs	r3, r2
 80072bc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80072be:	697b      	ldr	r3, [r7, #20]
 80072c0:	f023 030a 	bic.w	r3, r3, #10
 80072c4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80072c6:	697a      	ldr	r2, [r7, #20]
 80072c8:	68bb      	ldr	r3, [r7, #8]
 80072ca:	4313      	orrs	r3, r2
 80072cc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80072ce:	68fb      	ldr	r3, [r7, #12]
 80072d0:	693a      	ldr	r2, [r7, #16]
 80072d2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80072d4:	68fb      	ldr	r3, [r7, #12]
 80072d6:	697a      	ldr	r2, [r7, #20]
 80072d8:	621a      	str	r2, [r3, #32]
}
 80072da:	bf00      	nop
 80072dc:	371c      	adds	r7, #28
 80072de:	46bd      	mov	sp, r7
 80072e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072e4:	4770      	bx	lr

080072e6 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80072e6:	b480      	push	{r7}
 80072e8:	b087      	sub	sp, #28
 80072ea:	af00      	add	r7, sp, #0
 80072ec:	60f8      	str	r0, [r7, #12]
 80072ee:	60b9      	str	r1, [r7, #8]
 80072f0:	607a      	str	r2, [r7, #4]
 80072f2:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80072f4:	68fb      	ldr	r3, [r7, #12]
 80072f6:	6a1b      	ldr	r3, [r3, #32]
 80072f8:	f023 0210 	bic.w	r2, r3, #16
 80072fc:	68fb      	ldr	r3, [r7, #12]
 80072fe:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007300:	68fb      	ldr	r3, [r7, #12]
 8007302:	699b      	ldr	r3, [r3, #24]
 8007304:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007306:	68fb      	ldr	r3, [r7, #12]
 8007308:	6a1b      	ldr	r3, [r3, #32]
 800730a:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 800730c:	697b      	ldr	r3, [r7, #20]
 800730e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007312:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	021b      	lsls	r3, r3, #8
 8007318:	697a      	ldr	r2, [r7, #20]
 800731a:	4313      	orrs	r3, r2
 800731c:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800731e:	697b      	ldr	r3, [r7, #20]
 8007320:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007324:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8007326:	683b      	ldr	r3, [r7, #0]
 8007328:	031b      	lsls	r3, r3, #12
 800732a:	b29b      	uxth	r3, r3
 800732c:	697a      	ldr	r2, [r7, #20]
 800732e:	4313      	orrs	r3, r2
 8007330:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007332:	693b      	ldr	r3, [r7, #16]
 8007334:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8007338:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 800733a:	68bb      	ldr	r3, [r7, #8]
 800733c:	011b      	lsls	r3, r3, #4
 800733e:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8007342:	693a      	ldr	r2, [r7, #16]
 8007344:	4313      	orrs	r3, r2
 8007346:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007348:	68fb      	ldr	r3, [r7, #12]
 800734a:	697a      	ldr	r2, [r7, #20]
 800734c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800734e:	68fb      	ldr	r3, [r7, #12]
 8007350:	693a      	ldr	r2, [r7, #16]
 8007352:	621a      	str	r2, [r3, #32]
}
 8007354:	bf00      	nop
 8007356:	371c      	adds	r7, #28
 8007358:	46bd      	mov	sp, r7
 800735a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800735e:	4770      	bx	lr

08007360 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007360:	b480      	push	{r7}
 8007362:	b087      	sub	sp, #28
 8007364:	af00      	add	r7, sp, #0
 8007366:	60f8      	str	r0, [r7, #12]
 8007368:	60b9      	str	r1, [r7, #8]
 800736a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800736c:	68fb      	ldr	r3, [r7, #12]
 800736e:	6a1b      	ldr	r3, [r3, #32]
 8007370:	f023 0210 	bic.w	r2, r3, #16
 8007374:	68fb      	ldr	r3, [r7, #12]
 8007376:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007378:	68fb      	ldr	r3, [r7, #12]
 800737a:	699b      	ldr	r3, [r3, #24]
 800737c:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800737e:	68fb      	ldr	r3, [r7, #12]
 8007380:	6a1b      	ldr	r3, [r3, #32]
 8007382:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007384:	697b      	ldr	r3, [r7, #20]
 8007386:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800738a:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	031b      	lsls	r3, r3, #12
 8007390:	697a      	ldr	r2, [r7, #20]
 8007392:	4313      	orrs	r3, r2
 8007394:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007396:	693b      	ldr	r3, [r7, #16]
 8007398:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800739c:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800739e:	68bb      	ldr	r3, [r7, #8]
 80073a0:	011b      	lsls	r3, r3, #4
 80073a2:	693a      	ldr	r2, [r7, #16]
 80073a4:	4313      	orrs	r3, r2
 80073a6:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80073a8:	68fb      	ldr	r3, [r7, #12]
 80073aa:	697a      	ldr	r2, [r7, #20]
 80073ac:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80073ae:	68fb      	ldr	r3, [r7, #12]
 80073b0:	693a      	ldr	r2, [r7, #16]
 80073b2:	621a      	str	r2, [r3, #32]
}
 80073b4:	bf00      	nop
 80073b6:	371c      	adds	r7, #28
 80073b8:	46bd      	mov	sp, r7
 80073ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073be:	4770      	bx	lr

080073c0 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80073c0:	b480      	push	{r7}
 80073c2:	b087      	sub	sp, #28
 80073c4:	af00      	add	r7, sp, #0
 80073c6:	60f8      	str	r0, [r7, #12]
 80073c8:	60b9      	str	r1, [r7, #8]
 80073ca:	607a      	str	r2, [r7, #4]
 80073cc:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80073ce:	68fb      	ldr	r3, [r7, #12]
 80073d0:	6a1b      	ldr	r3, [r3, #32]
 80073d2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80073d6:	68fb      	ldr	r3, [r7, #12]
 80073d8:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80073da:	68fb      	ldr	r3, [r7, #12]
 80073dc:	69db      	ldr	r3, [r3, #28]
 80073de:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80073e0:	68fb      	ldr	r3, [r7, #12]
 80073e2:	6a1b      	ldr	r3, [r3, #32]
 80073e4:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 80073e6:	697b      	ldr	r3, [r7, #20]
 80073e8:	f023 0303 	bic.w	r3, r3, #3
 80073ec:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 80073ee:	697a      	ldr	r2, [r7, #20]
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	4313      	orrs	r3, r2
 80073f4:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 80073f6:	697b      	ldr	r3, [r7, #20]
 80073f8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80073fc:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 80073fe:	683b      	ldr	r3, [r7, #0]
 8007400:	011b      	lsls	r3, r3, #4
 8007402:	b2db      	uxtb	r3, r3
 8007404:	697a      	ldr	r2, [r7, #20]
 8007406:	4313      	orrs	r3, r2
 8007408:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 800740a:	693b      	ldr	r3, [r7, #16]
 800740c:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 8007410:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8007412:	68bb      	ldr	r3, [r7, #8]
 8007414:	021b      	lsls	r3, r3, #8
 8007416:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 800741a:	693a      	ldr	r2, [r7, #16]
 800741c:	4313      	orrs	r3, r2
 800741e:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8007420:	68fb      	ldr	r3, [r7, #12]
 8007422:	697a      	ldr	r2, [r7, #20]
 8007424:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8007426:	68fb      	ldr	r3, [r7, #12]
 8007428:	693a      	ldr	r2, [r7, #16]
 800742a:	621a      	str	r2, [r3, #32]
}
 800742c:	bf00      	nop
 800742e:	371c      	adds	r7, #28
 8007430:	46bd      	mov	sp, r7
 8007432:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007436:	4770      	bx	lr

08007438 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8007438:	b480      	push	{r7}
 800743a:	b087      	sub	sp, #28
 800743c:	af00      	add	r7, sp, #0
 800743e:	60f8      	str	r0, [r7, #12]
 8007440:	60b9      	str	r1, [r7, #8]
 8007442:	607a      	str	r2, [r7, #4]
 8007444:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007446:	68fb      	ldr	r3, [r7, #12]
 8007448:	6a1b      	ldr	r3, [r3, #32]
 800744a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800744e:	68fb      	ldr	r3, [r7, #12]
 8007450:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8007452:	68fb      	ldr	r3, [r7, #12]
 8007454:	69db      	ldr	r3, [r3, #28]
 8007456:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007458:	68fb      	ldr	r3, [r7, #12]
 800745a:	6a1b      	ldr	r3, [r3, #32]
 800745c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 800745e:	697b      	ldr	r3, [r7, #20]
 8007460:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007464:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	021b      	lsls	r3, r3, #8
 800746a:	697a      	ldr	r2, [r7, #20]
 800746c:	4313      	orrs	r3, r2
 800746e:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8007470:	697b      	ldr	r3, [r7, #20]
 8007472:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007476:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8007478:	683b      	ldr	r3, [r7, #0]
 800747a:	031b      	lsls	r3, r3, #12
 800747c:	b29b      	uxth	r3, r3
 800747e:	697a      	ldr	r2, [r7, #20]
 8007480:	4313      	orrs	r3, r2
 8007482:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8007484:	693b      	ldr	r3, [r7, #16]
 8007486:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 800748a:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 800748c:	68bb      	ldr	r3, [r7, #8]
 800748e:	031b      	lsls	r3, r3, #12
 8007490:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 8007494:	693a      	ldr	r2, [r7, #16]
 8007496:	4313      	orrs	r3, r2
 8007498:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800749a:	68fb      	ldr	r3, [r7, #12]
 800749c:	697a      	ldr	r2, [r7, #20]
 800749e:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 80074a0:	68fb      	ldr	r3, [r7, #12]
 80074a2:	693a      	ldr	r2, [r7, #16]
 80074a4:	621a      	str	r2, [r3, #32]
}
 80074a6:	bf00      	nop
 80074a8:	371c      	adds	r7, #28
 80074aa:	46bd      	mov	sp, r7
 80074ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074b0:	4770      	bx	lr

080074b2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80074b2:	b480      	push	{r7}
 80074b4:	b085      	sub	sp, #20
 80074b6:	af00      	add	r7, sp, #0
 80074b8:	6078      	str	r0, [r7, #4]
 80074ba:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	689b      	ldr	r3, [r3, #8]
 80074c0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80074c2:	68fb      	ldr	r3, [r7, #12]
 80074c4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80074c8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80074ca:	683a      	ldr	r2, [r7, #0]
 80074cc:	68fb      	ldr	r3, [r7, #12]
 80074ce:	4313      	orrs	r3, r2
 80074d0:	f043 0307 	orr.w	r3, r3, #7
 80074d4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	68fa      	ldr	r2, [r7, #12]
 80074da:	609a      	str	r2, [r3, #8]
}
 80074dc:	bf00      	nop
 80074de:	3714      	adds	r7, #20
 80074e0:	46bd      	mov	sp, r7
 80074e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074e6:	4770      	bx	lr

080074e8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80074e8:	b480      	push	{r7}
 80074ea:	b087      	sub	sp, #28
 80074ec:	af00      	add	r7, sp, #0
 80074ee:	60f8      	str	r0, [r7, #12]
 80074f0:	60b9      	str	r1, [r7, #8]
 80074f2:	607a      	str	r2, [r7, #4]
 80074f4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80074f6:	68fb      	ldr	r3, [r7, #12]
 80074f8:	689b      	ldr	r3, [r3, #8]
 80074fa:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80074fc:	697b      	ldr	r3, [r7, #20]
 80074fe:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007502:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007504:	683b      	ldr	r3, [r7, #0]
 8007506:	021a      	lsls	r2, r3, #8
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	431a      	orrs	r2, r3
 800750c:	68bb      	ldr	r3, [r7, #8]
 800750e:	4313      	orrs	r3, r2
 8007510:	697a      	ldr	r2, [r7, #20]
 8007512:	4313      	orrs	r3, r2
 8007514:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007516:	68fb      	ldr	r3, [r7, #12]
 8007518:	697a      	ldr	r2, [r7, #20]
 800751a:	609a      	str	r2, [r3, #8]
}
 800751c:	bf00      	nop
 800751e:	371c      	adds	r7, #28
 8007520:	46bd      	mov	sp, r7
 8007522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007526:	4770      	bx	lr

08007528 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007528:	b480      	push	{r7}
 800752a:	b087      	sub	sp, #28
 800752c:	af00      	add	r7, sp, #0
 800752e:	60f8      	str	r0, [r7, #12]
 8007530:	60b9      	str	r1, [r7, #8]
 8007532:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007534:	68bb      	ldr	r3, [r7, #8]
 8007536:	f003 031f 	and.w	r3, r3, #31
 800753a:	2201      	movs	r2, #1
 800753c:	fa02 f303 	lsl.w	r3, r2, r3
 8007540:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8007542:	68fb      	ldr	r3, [r7, #12]
 8007544:	6a1a      	ldr	r2, [r3, #32]
 8007546:	697b      	ldr	r3, [r7, #20]
 8007548:	43db      	mvns	r3, r3
 800754a:	401a      	ands	r2, r3
 800754c:	68fb      	ldr	r3, [r7, #12]
 800754e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007550:	68fb      	ldr	r3, [r7, #12]
 8007552:	6a1a      	ldr	r2, [r3, #32]
 8007554:	68bb      	ldr	r3, [r7, #8]
 8007556:	f003 031f 	and.w	r3, r3, #31
 800755a:	6879      	ldr	r1, [r7, #4]
 800755c:	fa01 f303 	lsl.w	r3, r1, r3
 8007560:	431a      	orrs	r2, r3
 8007562:	68fb      	ldr	r3, [r7, #12]
 8007564:	621a      	str	r2, [r3, #32]
}
 8007566:	bf00      	nop
 8007568:	371c      	adds	r7, #28
 800756a:	46bd      	mov	sp, r7
 800756c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007570:	4770      	bx	lr
	...

08007574 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007574:	b480      	push	{r7}
 8007576:	b085      	sub	sp, #20
 8007578:	af00      	add	r7, sp, #0
 800757a:	6078      	str	r0, [r7, #4]
 800757c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007584:	2b01      	cmp	r3, #1
 8007586:	d101      	bne.n	800758c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007588:	2302      	movs	r3, #2
 800758a:	e06d      	b.n	8007668 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	2201      	movs	r2, #1
 8007590:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	2202      	movs	r2, #2
 8007598:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	681b      	ldr	r3, [r3, #0]
 80075a0:	685b      	ldr	r3, [r3, #4]
 80075a2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80075a4:	687b      	ldr	r3, [r7, #4]
 80075a6:	681b      	ldr	r3, [r3, #0]
 80075a8:	689b      	ldr	r3, [r3, #8]
 80075aa:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	681b      	ldr	r3, [r3, #0]
 80075b0:	4a30      	ldr	r2, [pc, #192]	; (8007674 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80075b2:	4293      	cmp	r3, r2
 80075b4:	d004      	beq.n	80075c0 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	681b      	ldr	r3, [r3, #0]
 80075ba:	4a2f      	ldr	r2, [pc, #188]	; (8007678 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80075bc:	4293      	cmp	r3, r2
 80075be:	d108      	bne.n	80075d2 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80075c0:	68fb      	ldr	r3, [r7, #12]
 80075c2:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80075c6:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80075c8:	683b      	ldr	r3, [r7, #0]
 80075ca:	685b      	ldr	r3, [r3, #4]
 80075cc:	68fa      	ldr	r2, [r7, #12]
 80075ce:	4313      	orrs	r3, r2
 80075d0:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80075d2:	68fb      	ldr	r3, [r7, #12]
 80075d4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80075d8:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80075da:	683b      	ldr	r3, [r7, #0]
 80075dc:	681b      	ldr	r3, [r3, #0]
 80075de:	68fa      	ldr	r2, [r7, #12]
 80075e0:	4313      	orrs	r3, r2
 80075e2:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	681b      	ldr	r3, [r3, #0]
 80075e8:	68fa      	ldr	r2, [r7, #12]
 80075ea:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	681b      	ldr	r3, [r3, #0]
 80075f0:	4a20      	ldr	r2, [pc, #128]	; (8007674 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80075f2:	4293      	cmp	r3, r2
 80075f4:	d022      	beq.n	800763c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	681b      	ldr	r3, [r3, #0]
 80075fa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80075fe:	d01d      	beq.n	800763c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	681b      	ldr	r3, [r3, #0]
 8007604:	4a1d      	ldr	r2, [pc, #116]	; (800767c <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8007606:	4293      	cmp	r3, r2
 8007608:	d018      	beq.n	800763c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	681b      	ldr	r3, [r3, #0]
 800760e:	4a1c      	ldr	r2, [pc, #112]	; (8007680 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8007610:	4293      	cmp	r3, r2
 8007612:	d013      	beq.n	800763c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	681b      	ldr	r3, [r3, #0]
 8007618:	4a1a      	ldr	r2, [pc, #104]	; (8007684 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800761a:	4293      	cmp	r3, r2
 800761c:	d00e      	beq.n	800763c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	681b      	ldr	r3, [r3, #0]
 8007622:	4a15      	ldr	r2, [pc, #84]	; (8007678 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8007624:	4293      	cmp	r3, r2
 8007626:	d009      	beq.n	800763c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8007628:	687b      	ldr	r3, [r7, #4]
 800762a:	681b      	ldr	r3, [r3, #0]
 800762c:	4a16      	ldr	r2, [pc, #88]	; (8007688 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800762e:	4293      	cmp	r3, r2
 8007630:	d004      	beq.n	800763c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8007632:	687b      	ldr	r3, [r7, #4]
 8007634:	681b      	ldr	r3, [r3, #0]
 8007636:	4a15      	ldr	r2, [pc, #84]	; (800768c <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8007638:	4293      	cmp	r3, r2
 800763a:	d10c      	bne.n	8007656 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800763c:	68bb      	ldr	r3, [r7, #8]
 800763e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007642:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007644:	683b      	ldr	r3, [r7, #0]
 8007646:	689b      	ldr	r3, [r3, #8]
 8007648:	68ba      	ldr	r2, [r7, #8]
 800764a:	4313      	orrs	r3, r2
 800764c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	681b      	ldr	r3, [r3, #0]
 8007652:	68ba      	ldr	r2, [r7, #8]
 8007654:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007656:	687b      	ldr	r3, [r7, #4]
 8007658:	2201      	movs	r2, #1
 800765a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	2200      	movs	r2, #0
 8007662:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007666:	2300      	movs	r3, #0
}
 8007668:	4618      	mov	r0, r3
 800766a:	3714      	adds	r7, #20
 800766c:	46bd      	mov	sp, r7
 800766e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007672:	4770      	bx	lr
 8007674:	40010000 	.word	0x40010000
 8007678:	40010400 	.word	0x40010400
 800767c:	40000400 	.word	0x40000400
 8007680:	40000800 	.word	0x40000800
 8007684:	40000c00 	.word	0x40000c00
 8007688:	40014000 	.word	0x40014000
 800768c:	40001800 	.word	0x40001800

08007690 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8007690:	b480      	push	{r7}
 8007692:	b085      	sub	sp, #20
 8007694:	af00      	add	r7, sp, #0
 8007696:	6078      	str	r0, [r7, #4]
 8007698:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800769a:	2300      	movs	r3, #0
 800769c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80076a4:	2b01      	cmp	r3, #1
 80076a6:	d101      	bne.n	80076ac <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80076a8:	2302      	movs	r3, #2
 80076aa:	e065      	b.n	8007778 <HAL_TIMEx_ConfigBreakDeadTime+0xe8>
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	2201      	movs	r2, #1
 80076b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80076b4:	68fb      	ldr	r3, [r7, #12]
 80076b6:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 80076ba:	683b      	ldr	r3, [r7, #0]
 80076bc:	68db      	ldr	r3, [r3, #12]
 80076be:	4313      	orrs	r3, r2
 80076c0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80076c2:	68fb      	ldr	r3, [r7, #12]
 80076c4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80076c8:	683b      	ldr	r3, [r7, #0]
 80076ca:	689b      	ldr	r3, [r3, #8]
 80076cc:	4313      	orrs	r3, r2
 80076ce:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80076d0:	68fb      	ldr	r3, [r7, #12]
 80076d2:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 80076d6:	683b      	ldr	r3, [r7, #0]
 80076d8:	685b      	ldr	r3, [r3, #4]
 80076da:	4313      	orrs	r3, r2
 80076dc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80076de:	68fb      	ldr	r3, [r7, #12]
 80076e0:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 80076e4:	683b      	ldr	r3, [r7, #0]
 80076e6:	681b      	ldr	r3, [r3, #0]
 80076e8:	4313      	orrs	r3, r2
 80076ea:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80076ec:	68fb      	ldr	r3, [r7, #12]
 80076ee:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80076f2:	683b      	ldr	r3, [r7, #0]
 80076f4:	691b      	ldr	r3, [r3, #16]
 80076f6:	4313      	orrs	r3, r2
 80076f8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80076fa:	68fb      	ldr	r3, [r7, #12]
 80076fc:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8007700:	683b      	ldr	r3, [r7, #0]
 8007702:	695b      	ldr	r3, [r3, #20]
 8007704:	4313      	orrs	r3, r2
 8007706:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8007708:	68fb      	ldr	r3, [r7, #12]
 800770a:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800770e:	683b      	ldr	r3, [r7, #0]
 8007710:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007712:	4313      	orrs	r3, r2
 8007714:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8007716:	68fb      	ldr	r3, [r7, #12]
 8007718:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 800771c:	683b      	ldr	r3, [r7, #0]
 800771e:	699b      	ldr	r3, [r3, #24]
 8007720:	041b      	lsls	r3, r3, #16
 8007722:	4313      	orrs	r3, r2
 8007724:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8007726:	687b      	ldr	r3, [r7, #4]
 8007728:	681b      	ldr	r3, [r3, #0]
 800772a:	4a16      	ldr	r2, [pc, #88]	; (8007784 <HAL_TIMEx_ConfigBreakDeadTime+0xf4>)
 800772c:	4293      	cmp	r3, r2
 800772e:	d004      	beq.n	800773a <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	681b      	ldr	r3, [r3, #0]
 8007734:	4a14      	ldr	r2, [pc, #80]	; (8007788 <HAL_TIMEx_ConfigBreakDeadTime+0xf8>)
 8007736:	4293      	cmp	r3, r2
 8007738:	d115      	bne.n	8007766 <HAL_TIMEx_ConfigBreakDeadTime+0xd6>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800773a:	68fb      	ldr	r3, [r7, #12]
 800773c:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 8007740:	683b      	ldr	r3, [r7, #0]
 8007742:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007744:	051b      	lsls	r3, r3, #20
 8007746:	4313      	orrs	r3, r2
 8007748:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800774a:	68fb      	ldr	r3, [r7, #12]
 800774c:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8007750:	683b      	ldr	r3, [r7, #0]
 8007752:	69db      	ldr	r3, [r3, #28]
 8007754:	4313      	orrs	r3, r2
 8007756:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8007758:	68fb      	ldr	r3, [r7, #12]
 800775a:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 800775e:	683b      	ldr	r3, [r7, #0]
 8007760:	6a1b      	ldr	r3, [r3, #32]
 8007762:	4313      	orrs	r3, r2
 8007764:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8007766:	687b      	ldr	r3, [r7, #4]
 8007768:	681b      	ldr	r3, [r3, #0]
 800776a:	68fa      	ldr	r2, [r7, #12]
 800776c:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800776e:	687b      	ldr	r3, [r7, #4]
 8007770:	2200      	movs	r2, #0
 8007772:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007776:	2300      	movs	r3, #0
}
 8007778:	4618      	mov	r0, r3
 800777a:	3714      	adds	r7, #20
 800777c:	46bd      	mov	sp, r7
 800777e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007782:	4770      	bx	lr
 8007784:	40010000 	.word	0x40010000
 8007788:	40010400 	.word	0x40010400

0800778c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800778c:	b480      	push	{r7}
 800778e:	b083      	sub	sp, #12
 8007790:	af00      	add	r7, sp, #0
 8007792:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007794:	bf00      	nop
 8007796:	370c      	adds	r7, #12
 8007798:	46bd      	mov	sp, r7
 800779a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800779e:	4770      	bx	lr

080077a0 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80077a0:	b480      	push	{r7}
 80077a2:	b083      	sub	sp, #12
 80077a4:	af00      	add	r7, sp, #0
 80077a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80077a8:	bf00      	nop
 80077aa:	370c      	adds	r7, #12
 80077ac:	46bd      	mov	sp, r7
 80077ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077b2:	4770      	bx	lr

080077b4 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80077b4:	b480      	push	{r7}
 80077b6:	b083      	sub	sp, #12
 80077b8:	af00      	add	r7, sp, #0
 80077ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80077bc:	bf00      	nop
 80077be:	370c      	adds	r7, #12
 80077c0:	46bd      	mov	sp, r7
 80077c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077c6:	4770      	bx	lr

080077c8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80077c8:	b580      	push	{r7, lr}
 80077ca:	b082      	sub	sp, #8
 80077cc:	af00      	add	r7, sp, #0
 80077ce:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	2b00      	cmp	r3, #0
 80077d4:	d101      	bne.n	80077da <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80077d6:	2301      	movs	r3, #1
 80077d8:	e040      	b.n	800785c <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80077de:	2b00      	cmp	r3, #0
 80077e0:	d106      	bne.n	80077f0 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80077e2:	687b      	ldr	r3, [r7, #4]
 80077e4:	2200      	movs	r2, #0
 80077e6:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80077ea:	6878      	ldr	r0, [r7, #4]
 80077ec:	f7fb f886 	bl	80028fc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	2224      	movs	r2, #36	; 0x24
 80077f4:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	681b      	ldr	r3, [r3, #0]
 80077fa:	681a      	ldr	r2, [r3, #0]
 80077fc:	687b      	ldr	r3, [r7, #4]
 80077fe:	681b      	ldr	r3, [r3, #0]
 8007800:	f022 0201 	bic.w	r2, r2, #1
 8007804:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007806:	6878      	ldr	r0, [r7, #4]
 8007808:	f000 f974 	bl	8007af4 <UART_SetConfig>
 800780c:	4603      	mov	r3, r0
 800780e:	2b01      	cmp	r3, #1
 8007810:	d101      	bne.n	8007816 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8007812:	2301      	movs	r3, #1
 8007814:	e022      	b.n	800785c <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8007816:	687b      	ldr	r3, [r7, #4]
 8007818:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800781a:	2b00      	cmp	r3, #0
 800781c:	d002      	beq.n	8007824 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 800781e:	6878      	ldr	r0, [r7, #4]
 8007820:	f000 fbcc 	bl	8007fbc <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007824:	687b      	ldr	r3, [r7, #4]
 8007826:	681b      	ldr	r3, [r3, #0]
 8007828:	685a      	ldr	r2, [r3, #4]
 800782a:	687b      	ldr	r3, [r7, #4]
 800782c:	681b      	ldr	r3, [r3, #0]
 800782e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8007832:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	681b      	ldr	r3, [r3, #0]
 8007838:	689a      	ldr	r2, [r3, #8]
 800783a:	687b      	ldr	r3, [r7, #4]
 800783c:	681b      	ldr	r3, [r3, #0]
 800783e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8007842:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8007844:	687b      	ldr	r3, [r7, #4]
 8007846:	681b      	ldr	r3, [r3, #0]
 8007848:	681a      	ldr	r2, [r3, #0]
 800784a:	687b      	ldr	r3, [r7, #4]
 800784c:	681b      	ldr	r3, [r3, #0]
 800784e:	f042 0201 	orr.w	r2, r2, #1
 8007852:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8007854:	6878      	ldr	r0, [r7, #4]
 8007856:	f000 fc53 	bl	8008100 <UART_CheckIdleState>
 800785a:	4603      	mov	r3, r0
}
 800785c:	4618      	mov	r0, r3
 800785e:	3708      	adds	r7, #8
 8007860:	46bd      	mov	sp, r7
 8007862:	bd80      	pop	{r7, pc}

08007864 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007864:	b580      	push	{r7, lr}
 8007866:	b08a      	sub	sp, #40	; 0x28
 8007868:	af02      	add	r7, sp, #8
 800786a:	60f8      	str	r0, [r7, #12]
 800786c:	60b9      	str	r1, [r7, #8]
 800786e:	603b      	str	r3, [r7, #0]
 8007870:	4613      	mov	r3, r2
 8007872:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007874:	68fb      	ldr	r3, [r7, #12]
 8007876:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007878:	2b20      	cmp	r3, #32
 800787a:	d171      	bne.n	8007960 <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 800787c:	68bb      	ldr	r3, [r7, #8]
 800787e:	2b00      	cmp	r3, #0
 8007880:	d002      	beq.n	8007888 <HAL_UART_Transmit+0x24>
 8007882:	88fb      	ldrh	r3, [r7, #6]
 8007884:	2b00      	cmp	r3, #0
 8007886:	d101      	bne.n	800788c <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8007888:	2301      	movs	r3, #1
 800788a:	e06a      	b.n	8007962 <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800788c:	68fb      	ldr	r3, [r7, #12]
 800788e:	2200      	movs	r2, #0
 8007890:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007894:	68fb      	ldr	r3, [r7, #12]
 8007896:	2221      	movs	r2, #33	; 0x21
 8007898:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800789a:	f7fb fb53 	bl	8002f44 <HAL_GetTick>
 800789e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80078a0:	68fb      	ldr	r3, [r7, #12]
 80078a2:	88fa      	ldrh	r2, [r7, #6]
 80078a4:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 80078a8:	68fb      	ldr	r3, [r7, #12]
 80078aa:	88fa      	ldrh	r2, [r7, #6]
 80078ac:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80078b0:	68fb      	ldr	r3, [r7, #12]
 80078b2:	689b      	ldr	r3, [r3, #8]
 80078b4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80078b8:	d108      	bne.n	80078cc <HAL_UART_Transmit+0x68>
 80078ba:	68fb      	ldr	r3, [r7, #12]
 80078bc:	691b      	ldr	r3, [r3, #16]
 80078be:	2b00      	cmp	r3, #0
 80078c0:	d104      	bne.n	80078cc <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 80078c2:	2300      	movs	r3, #0
 80078c4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80078c6:	68bb      	ldr	r3, [r7, #8]
 80078c8:	61bb      	str	r3, [r7, #24]
 80078ca:	e003      	b.n	80078d4 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 80078cc:	68bb      	ldr	r3, [r7, #8]
 80078ce:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80078d0:	2300      	movs	r3, #0
 80078d2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80078d4:	e02c      	b.n	8007930 <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80078d6:	683b      	ldr	r3, [r7, #0]
 80078d8:	9300      	str	r3, [sp, #0]
 80078da:	697b      	ldr	r3, [r7, #20]
 80078dc:	2200      	movs	r2, #0
 80078de:	2180      	movs	r1, #128	; 0x80
 80078e0:	68f8      	ldr	r0, [r7, #12]
 80078e2:	f000 fc5a 	bl	800819a <UART_WaitOnFlagUntilTimeout>
 80078e6:	4603      	mov	r3, r0
 80078e8:	2b00      	cmp	r3, #0
 80078ea:	d001      	beq.n	80078f0 <HAL_UART_Transmit+0x8c>
      {
        return HAL_TIMEOUT;
 80078ec:	2303      	movs	r3, #3
 80078ee:	e038      	b.n	8007962 <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 80078f0:	69fb      	ldr	r3, [r7, #28]
 80078f2:	2b00      	cmp	r3, #0
 80078f4:	d10b      	bne.n	800790e <HAL_UART_Transmit+0xaa>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80078f6:	69bb      	ldr	r3, [r7, #24]
 80078f8:	881b      	ldrh	r3, [r3, #0]
 80078fa:	461a      	mov	r2, r3
 80078fc:	68fb      	ldr	r3, [r7, #12]
 80078fe:	681b      	ldr	r3, [r3, #0]
 8007900:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007904:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8007906:	69bb      	ldr	r3, [r7, #24]
 8007908:	3302      	adds	r3, #2
 800790a:	61bb      	str	r3, [r7, #24]
 800790c:	e007      	b.n	800791e <HAL_UART_Transmit+0xba>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800790e:	69fb      	ldr	r3, [r7, #28]
 8007910:	781a      	ldrb	r2, [r3, #0]
 8007912:	68fb      	ldr	r3, [r7, #12]
 8007914:	681b      	ldr	r3, [r3, #0]
 8007916:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8007918:	69fb      	ldr	r3, [r7, #28]
 800791a:	3301      	adds	r3, #1
 800791c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800791e:	68fb      	ldr	r3, [r7, #12]
 8007920:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8007924:	b29b      	uxth	r3, r3
 8007926:	3b01      	subs	r3, #1
 8007928:	b29a      	uxth	r2, r3
 800792a:	68fb      	ldr	r3, [r7, #12]
 800792c:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8007930:	68fb      	ldr	r3, [r7, #12]
 8007932:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8007936:	b29b      	uxth	r3, r3
 8007938:	2b00      	cmp	r3, #0
 800793a:	d1cc      	bne.n	80078d6 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800793c:	683b      	ldr	r3, [r7, #0]
 800793e:	9300      	str	r3, [sp, #0]
 8007940:	697b      	ldr	r3, [r7, #20]
 8007942:	2200      	movs	r2, #0
 8007944:	2140      	movs	r1, #64	; 0x40
 8007946:	68f8      	ldr	r0, [r7, #12]
 8007948:	f000 fc27 	bl	800819a <UART_WaitOnFlagUntilTimeout>
 800794c:	4603      	mov	r3, r0
 800794e:	2b00      	cmp	r3, #0
 8007950:	d001      	beq.n	8007956 <HAL_UART_Transmit+0xf2>
    {
      return HAL_TIMEOUT;
 8007952:	2303      	movs	r3, #3
 8007954:	e005      	b.n	8007962 <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007956:	68fb      	ldr	r3, [r7, #12]
 8007958:	2220      	movs	r2, #32
 800795a:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 800795c:	2300      	movs	r3, #0
 800795e:	e000      	b.n	8007962 <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 8007960:	2302      	movs	r3, #2
  }
}
 8007962:	4618      	mov	r0, r3
 8007964:	3720      	adds	r7, #32
 8007966:	46bd      	mov	sp, r7
 8007968:	bd80      	pop	{r7, pc}

0800796a <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800796a:	b580      	push	{r7, lr}
 800796c:	b08a      	sub	sp, #40	; 0x28
 800796e:	af02      	add	r7, sp, #8
 8007970:	60f8      	str	r0, [r7, #12]
 8007972:	60b9      	str	r1, [r7, #8]
 8007974:	603b      	str	r3, [r7, #0]
 8007976:	4613      	mov	r3, r2
 8007978:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800797a:	68fb      	ldr	r3, [r7, #12]
 800797c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007980:	2b20      	cmp	r3, #32
 8007982:	f040 80b1 	bne.w	8007ae8 <HAL_UART_Receive+0x17e>
  {
    if ((pData == NULL) || (Size == 0U))
 8007986:	68bb      	ldr	r3, [r7, #8]
 8007988:	2b00      	cmp	r3, #0
 800798a:	d002      	beq.n	8007992 <HAL_UART_Receive+0x28>
 800798c:	88fb      	ldrh	r3, [r7, #6]
 800798e:	2b00      	cmp	r3, #0
 8007990:	d101      	bne.n	8007996 <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 8007992:	2301      	movs	r3, #1
 8007994:	e0a9      	b.n	8007aea <HAL_UART_Receive+0x180>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007996:	68fb      	ldr	r3, [r7, #12]
 8007998:	2200      	movs	r2, #0
 800799a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800799e:	68fb      	ldr	r3, [r7, #12]
 80079a0:	2222      	movs	r2, #34	; 0x22
 80079a2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80079a6:	68fb      	ldr	r3, [r7, #12]
 80079a8:	2200      	movs	r2, #0
 80079aa:	661a      	str	r2, [r3, #96]	; 0x60

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80079ac:	f7fb faca 	bl	8002f44 <HAL_GetTick>
 80079b0:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 80079b2:	68fb      	ldr	r3, [r7, #12]
 80079b4:	88fa      	ldrh	r2, [r7, #6]
 80079b6:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
    huart->RxXferCount = Size;
 80079ba:	68fb      	ldr	r3, [r7, #12]
 80079bc:	88fa      	ldrh	r2, [r7, #6]
 80079be:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 80079c2:	68fb      	ldr	r3, [r7, #12]
 80079c4:	689b      	ldr	r3, [r3, #8]
 80079c6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80079ca:	d10e      	bne.n	80079ea <HAL_UART_Receive+0x80>
 80079cc:	68fb      	ldr	r3, [r7, #12]
 80079ce:	691b      	ldr	r3, [r3, #16]
 80079d0:	2b00      	cmp	r3, #0
 80079d2:	d105      	bne.n	80079e0 <HAL_UART_Receive+0x76>
 80079d4:	68fb      	ldr	r3, [r7, #12]
 80079d6:	f240 12ff 	movw	r2, #511	; 0x1ff
 80079da:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80079de:	e02d      	b.n	8007a3c <HAL_UART_Receive+0xd2>
 80079e0:	68fb      	ldr	r3, [r7, #12]
 80079e2:	22ff      	movs	r2, #255	; 0xff
 80079e4:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80079e8:	e028      	b.n	8007a3c <HAL_UART_Receive+0xd2>
 80079ea:	68fb      	ldr	r3, [r7, #12]
 80079ec:	689b      	ldr	r3, [r3, #8]
 80079ee:	2b00      	cmp	r3, #0
 80079f0:	d10d      	bne.n	8007a0e <HAL_UART_Receive+0xa4>
 80079f2:	68fb      	ldr	r3, [r7, #12]
 80079f4:	691b      	ldr	r3, [r3, #16]
 80079f6:	2b00      	cmp	r3, #0
 80079f8:	d104      	bne.n	8007a04 <HAL_UART_Receive+0x9a>
 80079fa:	68fb      	ldr	r3, [r7, #12]
 80079fc:	22ff      	movs	r2, #255	; 0xff
 80079fe:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8007a02:	e01b      	b.n	8007a3c <HAL_UART_Receive+0xd2>
 8007a04:	68fb      	ldr	r3, [r7, #12]
 8007a06:	227f      	movs	r2, #127	; 0x7f
 8007a08:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8007a0c:	e016      	b.n	8007a3c <HAL_UART_Receive+0xd2>
 8007a0e:	68fb      	ldr	r3, [r7, #12]
 8007a10:	689b      	ldr	r3, [r3, #8]
 8007a12:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8007a16:	d10d      	bne.n	8007a34 <HAL_UART_Receive+0xca>
 8007a18:	68fb      	ldr	r3, [r7, #12]
 8007a1a:	691b      	ldr	r3, [r3, #16]
 8007a1c:	2b00      	cmp	r3, #0
 8007a1e:	d104      	bne.n	8007a2a <HAL_UART_Receive+0xc0>
 8007a20:	68fb      	ldr	r3, [r7, #12]
 8007a22:	227f      	movs	r2, #127	; 0x7f
 8007a24:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8007a28:	e008      	b.n	8007a3c <HAL_UART_Receive+0xd2>
 8007a2a:	68fb      	ldr	r3, [r7, #12]
 8007a2c:	223f      	movs	r2, #63	; 0x3f
 8007a2e:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8007a32:	e003      	b.n	8007a3c <HAL_UART_Receive+0xd2>
 8007a34:	68fb      	ldr	r3, [r7, #12]
 8007a36:	2200      	movs	r2, #0
 8007a38:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
    uhMask = huart->Mask;
 8007a3c:	68fb      	ldr	r3, [r7, #12]
 8007a3e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8007a42:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007a44:	68fb      	ldr	r3, [r7, #12]
 8007a46:	689b      	ldr	r3, [r3, #8]
 8007a48:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007a4c:	d108      	bne.n	8007a60 <HAL_UART_Receive+0xf6>
 8007a4e:	68fb      	ldr	r3, [r7, #12]
 8007a50:	691b      	ldr	r3, [r3, #16]
 8007a52:	2b00      	cmp	r3, #0
 8007a54:	d104      	bne.n	8007a60 <HAL_UART_Receive+0xf6>
    {
      pdata8bits  = NULL;
 8007a56:	2300      	movs	r3, #0
 8007a58:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8007a5a:	68bb      	ldr	r3, [r7, #8]
 8007a5c:	61bb      	str	r3, [r7, #24]
 8007a5e:	e003      	b.n	8007a68 <HAL_UART_Receive+0xfe>
    }
    else
    {
      pdata8bits  = pData;
 8007a60:	68bb      	ldr	r3, [r7, #8]
 8007a62:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007a64:	2300      	movs	r3, #0
 8007a66:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8007a68:	e032      	b.n	8007ad0 <HAL_UART_Receive+0x166>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8007a6a:	683b      	ldr	r3, [r7, #0]
 8007a6c:	9300      	str	r3, [sp, #0]
 8007a6e:	697b      	ldr	r3, [r7, #20]
 8007a70:	2200      	movs	r2, #0
 8007a72:	2120      	movs	r1, #32
 8007a74:	68f8      	ldr	r0, [r7, #12]
 8007a76:	f000 fb90 	bl	800819a <UART_WaitOnFlagUntilTimeout>
 8007a7a:	4603      	mov	r3, r0
 8007a7c:	2b00      	cmp	r3, #0
 8007a7e:	d001      	beq.n	8007a84 <HAL_UART_Receive+0x11a>
      {
        return HAL_TIMEOUT;
 8007a80:	2303      	movs	r3, #3
 8007a82:	e032      	b.n	8007aea <HAL_UART_Receive+0x180>
      }
      if (pdata8bits == NULL)
 8007a84:	69fb      	ldr	r3, [r7, #28]
 8007a86:	2b00      	cmp	r3, #0
 8007a88:	d10c      	bne.n	8007aa4 <HAL_UART_Receive+0x13a>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8007a8a:	68fb      	ldr	r3, [r7, #12]
 8007a8c:	681b      	ldr	r3, [r3, #0]
 8007a8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a90:	b29a      	uxth	r2, r3
 8007a92:	8a7b      	ldrh	r3, [r7, #18]
 8007a94:	4013      	ands	r3, r2
 8007a96:	b29a      	uxth	r2, r3
 8007a98:	69bb      	ldr	r3, [r7, #24]
 8007a9a:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8007a9c:	69bb      	ldr	r3, [r7, #24]
 8007a9e:	3302      	adds	r3, #2
 8007aa0:	61bb      	str	r3, [r7, #24]
 8007aa2:	e00c      	b.n	8007abe <HAL_UART_Receive+0x154>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8007aa4:	68fb      	ldr	r3, [r7, #12]
 8007aa6:	681b      	ldr	r3, [r3, #0]
 8007aa8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007aaa:	b2da      	uxtb	r2, r3
 8007aac:	8a7b      	ldrh	r3, [r7, #18]
 8007aae:	b2db      	uxtb	r3, r3
 8007ab0:	4013      	ands	r3, r2
 8007ab2:	b2da      	uxtb	r2, r3
 8007ab4:	69fb      	ldr	r3, [r7, #28]
 8007ab6:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 8007ab8:	69fb      	ldr	r3, [r7, #28]
 8007aba:	3301      	adds	r3, #1
 8007abc:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8007abe:	68fb      	ldr	r3, [r7, #12]
 8007ac0:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8007ac4:	b29b      	uxth	r3, r3
 8007ac6:	3b01      	subs	r3, #1
 8007ac8:	b29a      	uxth	r2, r3
 8007aca:	68fb      	ldr	r3, [r7, #12]
 8007acc:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    while (huart->RxXferCount > 0U)
 8007ad0:	68fb      	ldr	r3, [r7, #12]
 8007ad2:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8007ad6:	b29b      	uxth	r3, r3
 8007ad8:	2b00      	cmp	r3, #0
 8007ada:	d1c6      	bne.n	8007a6a <HAL_UART_Receive+0x100>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8007adc:	68fb      	ldr	r3, [r7, #12]
 8007ade:	2220      	movs	r2, #32
 8007ae0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

    return HAL_OK;
 8007ae4:	2300      	movs	r3, #0
 8007ae6:	e000      	b.n	8007aea <HAL_UART_Receive+0x180>
  }
  else
  {
    return HAL_BUSY;
 8007ae8:	2302      	movs	r3, #2
  }
}
 8007aea:	4618      	mov	r0, r3
 8007aec:	3720      	adds	r7, #32
 8007aee:	46bd      	mov	sp, r7
 8007af0:	bd80      	pop	{r7, pc}
	...

08007af4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007af4:	b580      	push	{r7, lr}
 8007af6:	b088      	sub	sp, #32
 8007af8:	af00      	add	r7, sp, #0
 8007afa:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8007afc:	2300      	movs	r3, #0
 8007afe:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	689a      	ldr	r2, [r3, #8]
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	691b      	ldr	r3, [r3, #16]
 8007b08:	431a      	orrs	r2, r3
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	695b      	ldr	r3, [r3, #20]
 8007b0e:	431a      	orrs	r2, r3
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	69db      	ldr	r3, [r3, #28]
 8007b14:	4313      	orrs	r3, r2
 8007b16:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007b18:	687b      	ldr	r3, [r7, #4]
 8007b1a:	681b      	ldr	r3, [r3, #0]
 8007b1c:	681a      	ldr	r2, [r3, #0]
 8007b1e:	4ba6      	ldr	r3, [pc, #664]	; (8007db8 <UART_SetConfig+0x2c4>)
 8007b20:	4013      	ands	r3, r2
 8007b22:	687a      	ldr	r2, [r7, #4]
 8007b24:	6812      	ldr	r2, [r2, #0]
 8007b26:	6979      	ldr	r1, [r7, #20]
 8007b28:	430b      	orrs	r3, r1
 8007b2a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007b2c:	687b      	ldr	r3, [r7, #4]
 8007b2e:	681b      	ldr	r3, [r3, #0]
 8007b30:	685b      	ldr	r3, [r3, #4]
 8007b32:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	68da      	ldr	r2, [r3, #12]
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	681b      	ldr	r3, [r3, #0]
 8007b3e:	430a      	orrs	r2, r1
 8007b40:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8007b42:	687b      	ldr	r3, [r7, #4]
 8007b44:	699b      	ldr	r3, [r3, #24]
 8007b46:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	6a1b      	ldr	r3, [r3, #32]
 8007b4c:	697a      	ldr	r2, [r7, #20]
 8007b4e:	4313      	orrs	r3, r2
 8007b50:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007b52:	687b      	ldr	r3, [r7, #4]
 8007b54:	681b      	ldr	r3, [r3, #0]
 8007b56:	689b      	ldr	r3, [r3, #8]
 8007b58:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8007b5c:	687b      	ldr	r3, [r7, #4]
 8007b5e:	681b      	ldr	r3, [r3, #0]
 8007b60:	697a      	ldr	r2, [r7, #20]
 8007b62:	430a      	orrs	r2, r1
 8007b64:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	681b      	ldr	r3, [r3, #0]
 8007b6a:	4a94      	ldr	r2, [pc, #592]	; (8007dbc <UART_SetConfig+0x2c8>)
 8007b6c:	4293      	cmp	r3, r2
 8007b6e:	d120      	bne.n	8007bb2 <UART_SetConfig+0xbe>
 8007b70:	4b93      	ldr	r3, [pc, #588]	; (8007dc0 <UART_SetConfig+0x2cc>)
 8007b72:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007b76:	f003 0303 	and.w	r3, r3, #3
 8007b7a:	2b03      	cmp	r3, #3
 8007b7c:	d816      	bhi.n	8007bac <UART_SetConfig+0xb8>
 8007b7e:	a201      	add	r2, pc, #4	; (adr r2, 8007b84 <UART_SetConfig+0x90>)
 8007b80:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007b84:	08007b95 	.word	0x08007b95
 8007b88:	08007ba1 	.word	0x08007ba1
 8007b8c:	08007b9b 	.word	0x08007b9b
 8007b90:	08007ba7 	.word	0x08007ba7
 8007b94:	2301      	movs	r3, #1
 8007b96:	77fb      	strb	r3, [r7, #31]
 8007b98:	e150      	b.n	8007e3c <UART_SetConfig+0x348>
 8007b9a:	2302      	movs	r3, #2
 8007b9c:	77fb      	strb	r3, [r7, #31]
 8007b9e:	e14d      	b.n	8007e3c <UART_SetConfig+0x348>
 8007ba0:	2304      	movs	r3, #4
 8007ba2:	77fb      	strb	r3, [r7, #31]
 8007ba4:	e14a      	b.n	8007e3c <UART_SetConfig+0x348>
 8007ba6:	2308      	movs	r3, #8
 8007ba8:	77fb      	strb	r3, [r7, #31]
 8007baa:	e147      	b.n	8007e3c <UART_SetConfig+0x348>
 8007bac:	2310      	movs	r3, #16
 8007bae:	77fb      	strb	r3, [r7, #31]
 8007bb0:	e144      	b.n	8007e3c <UART_SetConfig+0x348>
 8007bb2:	687b      	ldr	r3, [r7, #4]
 8007bb4:	681b      	ldr	r3, [r3, #0]
 8007bb6:	4a83      	ldr	r2, [pc, #524]	; (8007dc4 <UART_SetConfig+0x2d0>)
 8007bb8:	4293      	cmp	r3, r2
 8007bba:	d132      	bne.n	8007c22 <UART_SetConfig+0x12e>
 8007bbc:	4b80      	ldr	r3, [pc, #512]	; (8007dc0 <UART_SetConfig+0x2cc>)
 8007bbe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007bc2:	f003 030c 	and.w	r3, r3, #12
 8007bc6:	2b0c      	cmp	r3, #12
 8007bc8:	d828      	bhi.n	8007c1c <UART_SetConfig+0x128>
 8007bca:	a201      	add	r2, pc, #4	; (adr r2, 8007bd0 <UART_SetConfig+0xdc>)
 8007bcc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007bd0:	08007c05 	.word	0x08007c05
 8007bd4:	08007c1d 	.word	0x08007c1d
 8007bd8:	08007c1d 	.word	0x08007c1d
 8007bdc:	08007c1d 	.word	0x08007c1d
 8007be0:	08007c11 	.word	0x08007c11
 8007be4:	08007c1d 	.word	0x08007c1d
 8007be8:	08007c1d 	.word	0x08007c1d
 8007bec:	08007c1d 	.word	0x08007c1d
 8007bf0:	08007c0b 	.word	0x08007c0b
 8007bf4:	08007c1d 	.word	0x08007c1d
 8007bf8:	08007c1d 	.word	0x08007c1d
 8007bfc:	08007c1d 	.word	0x08007c1d
 8007c00:	08007c17 	.word	0x08007c17
 8007c04:	2300      	movs	r3, #0
 8007c06:	77fb      	strb	r3, [r7, #31]
 8007c08:	e118      	b.n	8007e3c <UART_SetConfig+0x348>
 8007c0a:	2302      	movs	r3, #2
 8007c0c:	77fb      	strb	r3, [r7, #31]
 8007c0e:	e115      	b.n	8007e3c <UART_SetConfig+0x348>
 8007c10:	2304      	movs	r3, #4
 8007c12:	77fb      	strb	r3, [r7, #31]
 8007c14:	e112      	b.n	8007e3c <UART_SetConfig+0x348>
 8007c16:	2308      	movs	r3, #8
 8007c18:	77fb      	strb	r3, [r7, #31]
 8007c1a:	e10f      	b.n	8007e3c <UART_SetConfig+0x348>
 8007c1c:	2310      	movs	r3, #16
 8007c1e:	77fb      	strb	r3, [r7, #31]
 8007c20:	e10c      	b.n	8007e3c <UART_SetConfig+0x348>
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	681b      	ldr	r3, [r3, #0]
 8007c26:	4a68      	ldr	r2, [pc, #416]	; (8007dc8 <UART_SetConfig+0x2d4>)
 8007c28:	4293      	cmp	r3, r2
 8007c2a:	d120      	bne.n	8007c6e <UART_SetConfig+0x17a>
 8007c2c:	4b64      	ldr	r3, [pc, #400]	; (8007dc0 <UART_SetConfig+0x2cc>)
 8007c2e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007c32:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8007c36:	2b30      	cmp	r3, #48	; 0x30
 8007c38:	d013      	beq.n	8007c62 <UART_SetConfig+0x16e>
 8007c3a:	2b30      	cmp	r3, #48	; 0x30
 8007c3c:	d814      	bhi.n	8007c68 <UART_SetConfig+0x174>
 8007c3e:	2b20      	cmp	r3, #32
 8007c40:	d009      	beq.n	8007c56 <UART_SetConfig+0x162>
 8007c42:	2b20      	cmp	r3, #32
 8007c44:	d810      	bhi.n	8007c68 <UART_SetConfig+0x174>
 8007c46:	2b00      	cmp	r3, #0
 8007c48:	d002      	beq.n	8007c50 <UART_SetConfig+0x15c>
 8007c4a:	2b10      	cmp	r3, #16
 8007c4c:	d006      	beq.n	8007c5c <UART_SetConfig+0x168>
 8007c4e:	e00b      	b.n	8007c68 <UART_SetConfig+0x174>
 8007c50:	2300      	movs	r3, #0
 8007c52:	77fb      	strb	r3, [r7, #31]
 8007c54:	e0f2      	b.n	8007e3c <UART_SetConfig+0x348>
 8007c56:	2302      	movs	r3, #2
 8007c58:	77fb      	strb	r3, [r7, #31]
 8007c5a:	e0ef      	b.n	8007e3c <UART_SetConfig+0x348>
 8007c5c:	2304      	movs	r3, #4
 8007c5e:	77fb      	strb	r3, [r7, #31]
 8007c60:	e0ec      	b.n	8007e3c <UART_SetConfig+0x348>
 8007c62:	2308      	movs	r3, #8
 8007c64:	77fb      	strb	r3, [r7, #31]
 8007c66:	e0e9      	b.n	8007e3c <UART_SetConfig+0x348>
 8007c68:	2310      	movs	r3, #16
 8007c6a:	77fb      	strb	r3, [r7, #31]
 8007c6c:	e0e6      	b.n	8007e3c <UART_SetConfig+0x348>
 8007c6e:	687b      	ldr	r3, [r7, #4]
 8007c70:	681b      	ldr	r3, [r3, #0]
 8007c72:	4a56      	ldr	r2, [pc, #344]	; (8007dcc <UART_SetConfig+0x2d8>)
 8007c74:	4293      	cmp	r3, r2
 8007c76:	d120      	bne.n	8007cba <UART_SetConfig+0x1c6>
 8007c78:	4b51      	ldr	r3, [pc, #324]	; (8007dc0 <UART_SetConfig+0x2cc>)
 8007c7a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007c7e:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8007c82:	2bc0      	cmp	r3, #192	; 0xc0
 8007c84:	d013      	beq.n	8007cae <UART_SetConfig+0x1ba>
 8007c86:	2bc0      	cmp	r3, #192	; 0xc0
 8007c88:	d814      	bhi.n	8007cb4 <UART_SetConfig+0x1c0>
 8007c8a:	2b80      	cmp	r3, #128	; 0x80
 8007c8c:	d009      	beq.n	8007ca2 <UART_SetConfig+0x1ae>
 8007c8e:	2b80      	cmp	r3, #128	; 0x80
 8007c90:	d810      	bhi.n	8007cb4 <UART_SetConfig+0x1c0>
 8007c92:	2b00      	cmp	r3, #0
 8007c94:	d002      	beq.n	8007c9c <UART_SetConfig+0x1a8>
 8007c96:	2b40      	cmp	r3, #64	; 0x40
 8007c98:	d006      	beq.n	8007ca8 <UART_SetConfig+0x1b4>
 8007c9a:	e00b      	b.n	8007cb4 <UART_SetConfig+0x1c0>
 8007c9c:	2300      	movs	r3, #0
 8007c9e:	77fb      	strb	r3, [r7, #31]
 8007ca0:	e0cc      	b.n	8007e3c <UART_SetConfig+0x348>
 8007ca2:	2302      	movs	r3, #2
 8007ca4:	77fb      	strb	r3, [r7, #31]
 8007ca6:	e0c9      	b.n	8007e3c <UART_SetConfig+0x348>
 8007ca8:	2304      	movs	r3, #4
 8007caa:	77fb      	strb	r3, [r7, #31]
 8007cac:	e0c6      	b.n	8007e3c <UART_SetConfig+0x348>
 8007cae:	2308      	movs	r3, #8
 8007cb0:	77fb      	strb	r3, [r7, #31]
 8007cb2:	e0c3      	b.n	8007e3c <UART_SetConfig+0x348>
 8007cb4:	2310      	movs	r3, #16
 8007cb6:	77fb      	strb	r3, [r7, #31]
 8007cb8:	e0c0      	b.n	8007e3c <UART_SetConfig+0x348>
 8007cba:	687b      	ldr	r3, [r7, #4]
 8007cbc:	681b      	ldr	r3, [r3, #0]
 8007cbe:	4a44      	ldr	r2, [pc, #272]	; (8007dd0 <UART_SetConfig+0x2dc>)
 8007cc0:	4293      	cmp	r3, r2
 8007cc2:	d125      	bne.n	8007d10 <UART_SetConfig+0x21c>
 8007cc4:	4b3e      	ldr	r3, [pc, #248]	; (8007dc0 <UART_SetConfig+0x2cc>)
 8007cc6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007cca:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007cce:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007cd2:	d017      	beq.n	8007d04 <UART_SetConfig+0x210>
 8007cd4:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007cd8:	d817      	bhi.n	8007d0a <UART_SetConfig+0x216>
 8007cda:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007cde:	d00b      	beq.n	8007cf8 <UART_SetConfig+0x204>
 8007ce0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007ce4:	d811      	bhi.n	8007d0a <UART_SetConfig+0x216>
 8007ce6:	2b00      	cmp	r3, #0
 8007ce8:	d003      	beq.n	8007cf2 <UART_SetConfig+0x1fe>
 8007cea:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007cee:	d006      	beq.n	8007cfe <UART_SetConfig+0x20a>
 8007cf0:	e00b      	b.n	8007d0a <UART_SetConfig+0x216>
 8007cf2:	2300      	movs	r3, #0
 8007cf4:	77fb      	strb	r3, [r7, #31]
 8007cf6:	e0a1      	b.n	8007e3c <UART_SetConfig+0x348>
 8007cf8:	2302      	movs	r3, #2
 8007cfa:	77fb      	strb	r3, [r7, #31]
 8007cfc:	e09e      	b.n	8007e3c <UART_SetConfig+0x348>
 8007cfe:	2304      	movs	r3, #4
 8007d00:	77fb      	strb	r3, [r7, #31]
 8007d02:	e09b      	b.n	8007e3c <UART_SetConfig+0x348>
 8007d04:	2308      	movs	r3, #8
 8007d06:	77fb      	strb	r3, [r7, #31]
 8007d08:	e098      	b.n	8007e3c <UART_SetConfig+0x348>
 8007d0a:	2310      	movs	r3, #16
 8007d0c:	77fb      	strb	r3, [r7, #31]
 8007d0e:	e095      	b.n	8007e3c <UART_SetConfig+0x348>
 8007d10:	687b      	ldr	r3, [r7, #4]
 8007d12:	681b      	ldr	r3, [r3, #0]
 8007d14:	4a2f      	ldr	r2, [pc, #188]	; (8007dd4 <UART_SetConfig+0x2e0>)
 8007d16:	4293      	cmp	r3, r2
 8007d18:	d125      	bne.n	8007d66 <UART_SetConfig+0x272>
 8007d1a:	4b29      	ldr	r3, [pc, #164]	; (8007dc0 <UART_SetConfig+0x2cc>)
 8007d1c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007d20:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8007d24:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8007d28:	d017      	beq.n	8007d5a <UART_SetConfig+0x266>
 8007d2a:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8007d2e:	d817      	bhi.n	8007d60 <UART_SetConfig+0x26c>
 8007d30:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007d34:	d00b      	beq.n	8007d4e <UART_SetConfig+0x25a>
 8007d36:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007d3a:	d811      	bhi.n	8007d60 <UART_SetConfig+0x26c>
 8007d3c:	2b00      	cmp	r3, #0
 8007d3e:	d003      	beq.n	8007d48 <UART_SetConfig+0x254>
 8007d40:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007d44:	d006      	beq.n	8007d54 <UART_SetConfig+0x260>
 8007d46:	e00b      	b.n	8007d60 <UART_SetConfig+0x26c>
 8007d48:	2301      	movs	r3, #1
 8007d4a:	77fb      	strb	r3, [r7, #31]
 8007d4c:	e076      	b.n	8007e3c <UART_SetConfig+0x348>
 8007d4e:	2302      	movs	r3, #2
 8007d50:	77fb      	strb	r3, [r7, #31]
 8007d52:	e073      	b.n	8007e3c <UART_SetConfig+0x348>
 8007d54:	2304      	movs	r3, #4
 8007d56:	77fb      	strb	r3, [r7, #31]
 8007d58:	e070      	b.n	8007e3c <UART_SetConfig+0x348>
 8007d5a:	2308      	movs	r3, #8
 8007d5c:	77fb      	strb	r3, [r7, #31]
 8007d5e:	e06d      	b.n	8007e3c <UART_SetConfig+0x348>
 8007d60:	2310      	movs	r3, #16
 8007d62:	77fb      	strb	r3, [r7, #31]
 8007d64:	e06a      	b.n	8007e3c <UART_SetConfig+0x348>
 8007d66:	687b      	ldr	r3, [r7, #4]
 8007d68:	681b      	ldr	r3, [r3, #0]
 8007d6a:	4a1b      	ldr	r2, [pc, #108]	; (8007dd8 <UART_SetConfig+0x2e4>)
 8007d6c:	4293      	cmp	r3, r2
 8007d6e:	d138      	bne.n	8007de2 <UART_SetConfig+0x2ee>
 8007d70:	4b13      	ldr	r3, [pc, #76]	; (8007dc0 <UART_SetConfig+0x2cc>)
 8007d72:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007d76:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8007d7a:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8007d7e:	d017      	beq.n	8007db0 <UART_SetConfig+0x2bc>
 8007d80:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8007d84:	d82a      	bhi.n	8007ddc <UART_SetConfig+0x2e8>
 8007d86:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007d8a:	d00b      	beq.n	8007da4 <UART_SetConfig+0x2b0>
 8007d8c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007d90:	d824      	bhi.n	8007ddc <UART_SetConfig+0x2e8>
 8007d92:	2b00      	cmp	r3, #0
 8007d94:	d003      	beq.n	8007d9e <UART_SetConfig+0x2aa>
 8007d96:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007d9a:	d006      	beq.n	8007daa <UART_SetConfig+0x2b6>
 8007d9c:	e01e      	b.n	8007ddc <UART_SetConfig+0x2e8>
 8007d9e:	2300      	movs	r3, #0
 8007da0:	77fb      	strb	r3, [r7, #31]
 8007da2:	e04b      	b.n	8007e3c <UART_SetConfig+0x348>
 8007da4:	2302      	movs	r3, #2
 8007da6:	77fb      	strb	r3, [r7, #31]
 8007da8:	e048      	b.n	8007e3c <UART_SetConfig+0x348>
 8007daa:	2304      	movs	r3, #4
 8007dac:	77fb      	strb	r3, [r7, #31]
 8007dae:	e045      	b.n	8007e3c <UART_SetConfig+0x348>
 8007db0:	2308      	movs	r3, #8
 8007db2:	77fb      	strb	r3, [r7, #31]
 8007db4:	e042      	b.n	8007e3c <UART_SetConfig+0x348>
 8007db6:	bf00      	nop
 8007db8:	efff69f3 	.word	0xefff69f3
 8007dbc:	40011000 	.word	0x40011000
 8007dc0:	40023800 	.word	0x40023800
 8007dc4:	40004400 	.word	0x40004400
 8007dc8:	40004800 	.word	0x40004800
 8007dcc:	40004c00 	.word	0x40004c00
 8007dd0:	40005000 	.word	0x40005000
 8007dd4:	40011400 	.word	0x40011400
 8007dd8:	40007800 	.word	0x40007800
 8007ddc:	2310      	movs	r3, #16
 8007dde:	77fb      	strb	r3, [r7, #31]
 8007de0:	e02c      	b.n	8007e3c <UART_SetConfig+0x348>
 8007de2:	687b      	ldr	r3, [r7, #4]
 8007de4:	681b      	ldr	r3, [r3, #0]
 8007de6:	4a72      	ldr	r2, [pc, #456]	; (8007fb0 <UART_SetConfig+0x4bc>)
 8007de8:	4293      	cmp	r3, r2
 8007dea:	d125      	bne.n	8007e38 <UART_SetConfig+0x344>
 8007dec:	4b71      	ldr	r3, [pc, #452]	; (8007fb4 <UART_SetConfig+0x4c0>)
 8007dee:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007df2:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8007df6:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8007dfa:	d017      	beq.n	8007e2c <UART_SetConfig+0x338>
 8007dfc:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8007e00:	d817      	bhi.n	8007e32 <UART_SetConfig+0x33e>
 8007e02:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007e06:	d00b      	beq.n	8007e20 <UART_SetConfig+0x32c>
 8007e08:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007e0c:	d811      	bhi.n	8007e32 <UART_SetConfig+0x33e>
 8007e0e:	2b00      	cmp	r3, #0
 8007e10:	d003      	beq.n	8007e1a <UART_SetConfig+0x326>
 8007e12:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8007e16:	d006      	beq.n	8007e26 <UART_SetConfig+0x332>
 8007e18:	e00b      	b.n	8007e32 <UART_SetConfig+0x33e>
 8007e1a:	2300      	movs	r3, #0
 8007e1c:	77fb      	strb	r3, [r7, #31]
 8007e1e:	e00d      	b.n	8007e3c <UART_SetConfig+0x348>
 8007e20:	2302      	movs	r3, #2
 8007e22:	77fb      	strb	r3, [r7, #31]
 8007e24:	e00a      	b.n	8007e3c <UART_SetConfig+0x348>
 8007e26:	2304      	movs	r3, #4
 8007e28:	77fb      	strb	r3, [r7, #31]
 8007e2a:	e007      	b.n	8007e3c <UART_SetConfig+0x348>
 8007e2c:	2308      	movs	r3, #8
 8007e2e:	77fb      	strb	r3, [r7, #31]
 8007e30:	e004      	b.n	8007e3c <UART_SetConfig+0x348>
 8007e32:	2310      	movs	r3, #16
 8007e34:	77fb      	strb	r3, [r7, #31]
 8007e36:	e001      	b.n	8007e3c <UART_SetConfig+0x348>
 8007e38:	2310      	movs	r3, #16
 8007e3a:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007e3c:	687b      	ldr	r3, [r7, #4]
 8007e3e:	69db      	ldr	r3, [r3, #28]
 8007e40:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007e44:	d15b      	bne.n	8007efe <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 8007e46:	7ffb      	ldrb	r3, [r7, #31]
 8007e48:	2b08      	cmp	r3, #8
 8007e4a:	d828      	bhi.n	8007e9e <UART_SetConfig+0x3aa>
 8007e4c:	a201      	add	r2, pc, #4	; (adr r2, 8007e54 <UART_SetConfig+0x360>)
 8007e4e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007e52:	bf00      	nop
 8007e54:	08007e79 	.word	0x08007e79
 8007e58:	08007e81 	.word	0x08007e81
 8007e5c:	08007e89 	.word	0x08007e89
 8007e60:	08007e9f 	.word	0x08007e9f
 8007e64:	08007e8f 	.word	0x08007e8f
 8007e68:	08007e9f 	.word	0x08007e9f
 8007e6c:	08007e9f 	.word	0x08007e9f
 8007e70:	08007e9f 	.word	0x08007e9f
 8007e74:	08007e97 	.word	0x08007e97
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007e78:	f7fd f946 	bl	8005108 <HAL_RCC_GetPCLK1Freq>
 8007e7c:	61b8      	str	r0, [r7, #24]
        break;
 8007e7e:	e013      	b.n	8007ea8 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007e80:	f7fd f956 	bl	8005130 <HAL_RCC_GetPCLK2Freq>
 8007e84:	61b8      	str	r0, [r7, #24]
        break;
 8007e86:	e00f      	b.n	8007ea8 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007e88:	4b4b      	ldr	r3, [pc, #300]	; (8007fb8 <UART_SetConfig+0x4c4>)
 8007e8a:	61bb      	str	r3, [r7, #24]
        break;
 8007e8c:	e00c      	b.n	8007ea8 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007e8e:	f7fd f829 	bl	8004ee4 <HAL_RCC_GetSysClockFreq>
 8007e92:	61b8      	str	r0, [r7, #24]
        break;
 8007e94:	e008      	b.n	8007ea8 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007e96:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007e9a:	61bb      	str	r3, [r7, #24]
        break;
 8007e9c:	e004      	b.n	8007ea8 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 8007e9e:	2300      	movs	r3, #0
 8007ea0:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8007ea2:	2301      	movs	r3, #1
 8007ea4:	77bb      	strb	r3, [r7, #30]
        break;
 8007ea6:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007ea8:	69bb      	ldr	r3, [r7, #24]
 8007eaa:	2b00      	cmp	r3, #0
 8007eac:	d074      	beq.n	8007f98 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8007eae:	69bb      	ldr	r3, [r7, #24]
 8007eb0:	005a      	lsls	r2, r3, #1
 8007eb2:	687b      	ldr	r3, [r7, #4]
 8007eb4:	685b      	ldr	r3, [r3, #4]
 8007eb6:	085b      	lsrs	r3, r3, #1
 8007eb8:	441a      	add	r2, r3
 8007eba:	687b      	ldr	r3, [r7, #4]
 8007ebc:	685b      	ldr	r3, [r3, #4]
 8007ebe:	fbb2 f3f3 	udiv	r3, r2, r3
 8007ec2:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007ec4:	693b      	ldr	r3, [r7, #16]
 8007ec6:	2b0f      	cmp	r3, #15
 8007ec8:	d916      	bls.n	8007ef8 <UART_SetConfig+0x404>
 8007eca:	693b      	ldr	r3, [r7, #16]
 8007ecc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007ed0:	d212      	bcs.n	8007ef8 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007ed2:	693b      	ldr	r3, [r7, #16]
 8007ed4:	b29b      	uxth	r3, r3
 8007ed6:	f023 030f 	bic.w	r3, r3, #15
 8007eda:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007edc:	693b      	ldr	r3, [r7, #16]
 8007ede:	085b      	lsrs	r3, r3, #1
 8007ee0:	b29b      	uxth	r3, r3
 8007ee2:	f003 0307 	and.w	r3, r3, #7
 8007ee6:	b29a      	uxth	r2, r3
 8007ee8:	89fb      	ldrh	r3, [r7, #14]
 8007eea:	4313      	orrs	r3, r2
 8007eec:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8007eee:	687b      	ldr	r3, [r7, #4]
 8007ef0:	681b      	ldr	r3, [r3, #0]
 8007ef2:	89fa      	ldrh	r2, [r7, #14]
 8007ef4:	60da      	str	r2, [r3, #12]
 8007ef6:	e04f      	b.n	8007f98 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8007ef8:	2301      	movs	r3, #1
 8007efa:	77bb      	strb	r3, [r7, #30]
 8007efc:	e04c      	b.n	8007f98 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 8007efe:	7ffb      	ldrb	r3, [r7, #31]
 8007f00:	2b08      	cmp	r3, #8
 8007f02:	d828      	bhi.n	8007f56 <UART_SetConfig+0x462>
 8007f04:	a201      	add	r2, pc, #4	; (adr r2, 8007f0c <UART_SetConfig+0x418>)
 8007f06:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007f0a:	bf00      	nop
 8007f0c:	08007f31 	.word	0x08007f31
 8007f10:	08007f39 	.word	0x08007f39
 8007f14:	08007f41 	.word	0x08007f41
 8007f18:	08007f57 	.word	0x08007f57
 8007f1c:	08007f47 	.word	0x08007f47
 8007f20:	08007f57 	.word	0x08007f57
 8007f24:	08007f57 	.word	0x08007f57
 8007f28:	08007f57 	.word	0x08007f57
 8007f2c:	08007f4f 	.word	0x08007f4f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007f30:	f7fd f8ea 	bl	8005108 <HAL_RCC_GetPCLK1Freq>
 8007f34:	61b8      	str	r0, [r7, #24]
        break;
 8007f36:	e013      	b.n	8007f60 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007f38:	f7fd f8fa 	bl	8005130 <HAL_RCC_GetPCLK2Freq>
 8007f3c:	61b8      	str	r0, [r7, #24]
        break;
 8007f3e:	e00f      	b.n	8007f60 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007f40:	4b1d      	ldr	r3, [pc, #116]	; (8007fb8 <UART_SetConfig+0x4c4>)
 8007f42:	61bb      	str	r3, [r7, #24]
        break;
 8007f44:	e00c      	b.n	8007f60 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007f46:	f7fc ffcd 	bl	8004ee4 <HAL_RCC_GetSysClockFreq>
 8007f4a:	61b8      	str	r0, [r7, #24]
        break;
 8007f4c:	e008      	b.n	8007f60 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007f4e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007f52:	61bb      	str	r3, [r7, #24]
        break;
 8007f54:	e004      	b.n	8007f60 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 8007f56:	2300      	movs	r3, #0
 8007f58:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8007f5a:	2301      	movs	r3, #1
 8007f5c:	77bb      	strb	r3, [r7, #30]
        break;
 8007f5e:	bf00      	nop
    }

    if (pclk != 0U)
 8007f60:	69bb      	ldr	r3, [r7, #24]
 8007f62:	2b00      	cmp	r3, #0
 8007f64:	d018      	beq.n	8007f98 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8007f66:	687b      	ldr	r3, [r7, #4]
 8007f68:	685b      	ldr	r3, [r3, #4]
 8007f6a:	085a      	lsrs	r2, r3, #1
 8007f6c:	69bb      	ldr	r3, [r7, #24]
 8007f6e:	441a      	add	r2, r3
 8007f70:	687b      	ldr	r3, [r7, #4]
 8007f72:	685b      	ldr	r3, [r3, #4]
 8007f74:	fbb2 f3f3 	udiv	r3, r2, r3
 8007f78:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007f7a:	693b      	ldr	r3, [r7, #16]
 8007f7c:	2b0f      	cmp	r3, #15
 8007f7e:	d909      	bls.n	8007f94 <UART_SetConfig+0x4a0>
 8007f80:	693b      	ldr	r3, [r7, #16]
 8007f82:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007f86:	d205      	bcs.n	8007f94 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8007f88:	693b      	ldr	r3, [r7, #16]
 8007f8a:	b29a      	uxth	r2, r3
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	681b      	ldr	r3, [r3, #0]
 8007f90:	60da      	str	r2, [r3, #12]
 8007f92:	e001      	b.n	8007f98 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8007f94:	2301      	movs	r3, #1
 8007f96:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007f98:	687b      	ldr	r3, [r7, #4]
 8007f9a:	2200      	movs	r2, #0
 8007f9c:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 8007f9e:	687b      	ldr	r3, [r7, #4]
 8007fa0:	2200      	movs	r2, #0
 8007fa2:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8007fa4:	7fbb      	ldrb	r3, [r7, #30]
}
 8007fa6:	4618      	mov	r0, r3
 8007fa8:	3720      	adds	r7, #32
 8007faa:	46bd      	mov	sp, r7
 8007fac:	bd80      	pop	{r7, pc}
 8007fae:	bf00      	nop
 8007fb0:	40007c00 	.word	0x40007c00
 8007fb4:	40023800 	.word	0x40023800
 8007fb8:	00f42400 	.word	0x00f42400

08007fbc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007fbc:	b480      	push	{r7}
 8007fbe:	b083      	sub	sp, #12
 8007fc0:	af00      	add	r7, sp, #0
 8007fc2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007fc4:	687b      	ldr	r3, [r7, #4]
 8007fc6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007fc8:	f003 0301 	and.w	r3, r3, #1
 8007fcc:	2b00      	cmp	r3, #0
 8007fce:	d00a      	beq.n	8007fe6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007fd0:	687b      	ldr	r3, [r7, #4]
 8007fd2:	681b      	ldr	r3, [r3, #0]
 8007fd4:	685b      	ldr	r3, [r3, #4]
 8007fd6:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8007fda:	687b      	ldr	r3, [r7, #4]
 8007fdc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8007fde:	687b      	ldr	r3, [r7, #4]
 8007fe0:	681b      	ldr	r3, [r3, #0]
 8007fe2:	430a      	orrs	r2, r1
 8007fe4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007fe6:	687b      	ldr	r3, [r7, #4]
 8007fe8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007fea:	f003 0302 	and.w	r3, r3, #2
 8007fee:	2b00      	cmp	r3, #0
 8007ff0:	d00a      	beq.n	8008008 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007ff2:	687b      	ldr	r3, [r7, #4]
 8007ff4:	681b      	ldr	r3, [r3, #0]
 8007ff6:	685b      	ldr	r3, [r3, #4]
 8007ff8:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8007ffc:	687b      	ldr	r3, [r7, #4]
 8007ffe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008000:	687b      	ldr	r3, [r7, #4]
 8008002:	681b      	ldr	r3, [r3, #0]
 8008004:	430a      	orrs	r2, r1
 8008006:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8008008:	687b      	ldr	r3, [r7, #4]
 800800a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800800c:	f003 0304 	and.w	r3, r3, #4
 8008010:	2b00      	cmp	r3, #0
 8008012:	d00a      	beq.n	800802a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8008014:	687b      	ldr	r3, [r7, #4]
 8008016:	681b      	ldr	r3, [r3, #0]
 8008018:	685b      	ldr	r3, [r3, #4]
 800801a:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800801e:	687b      	ldr	r3, [r7, #4]
 8008020:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008022:	687b      	ldr	r3, [r7, #4]
 8008024:	681b      	ldr	r3, [r3, #0]
 8008026:	430a      	orrs	r2, r1
 8008028:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800802a:	687b      	ldr	r3, [r7, #4]
 800802c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800802e:	f003 0308 	and.w	r3, r3, #8
 8008032:	2b00      	cmp	r3, #0
 8008034:	d00a      	beq.n	800804c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8008036:	687b      	ldr	r3, [r7, #4]
 8008038:	681b      	ldr	r3, [r3, #0]
 800803a:	685b      	ldr	r3, [r3, #4]
 800803c:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8008040:	687b      	ldr	r3, [r7, #4]
 8008042:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008044:	687b      	ldr	r3, [r7, #4]
 8008046:	681b      	ldr	r3, [r3, #0]
 8008048:	430a      	orrs	r2, r1
 800804a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800804c:	687b      	ldr	r3, [r7, #4]
 800804e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008050:	f003 0310 	and.w	r3, r3, #16
 8008054:	2b00      	cmp	r3, #0
 8008056:	d00a      	beq.n	800806e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8008058:	687b      	ldr	r3, [r7, #4]
 800805a:	681b      	ldr	r3, [r3, #0]
 800805c:	689b      	ldr	r3, [r3, #8]
 800805e:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8008062:	687b      	ldr	r3, [r7, #4]
 8008064:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008066:	687b      	ldr	r3, [r7, #4]
 8008068:	681b      	ldr	r3, [r3, #0]
 800806a:	430a      	orrs	r2, r1
 800806c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800806e:	687b      	ldr	r3, [r7, #4]
 8008070:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008072:	f003 0320 	and.w	r3, r3, #32
 8008076:	2b00      	cmp	r3, #0
 8008078:	d00a      	beq.n	8008090 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800807a:	687b      	ldr	r3, [r7, #4]
 800807c:	681b      	ldr	r3, [r3, #0]
 800807e:	689b      	ldr	r3, [r3, #8]
 8008080:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8008084:	687b      	ldr	r3, [r7, #4]
 8008086:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8008088:	687b      	ldr	r3, [r7, #4]
 800808a:	681b      	ldr	r3, [r3, #0]
 800808c:	430a      	orrs	r2, r1
 800808e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8008090:	687b      	ldr	r3, [r7, #4]
 8008092:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008094:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008098:	2b00      	cmp	r3, #0
 800809a:	d01a      	beq.n	80080d2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800809c:	687b      	ldr	r3, [r7, #4]
 800809e:	681b      	ldr	r3, [r3, #0]
 80080a0:	685b      	ldr	r3, [r3, #4]
 80080a2:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80080a6:	687b      	ldr	r3, [r7, #4]
 80080a8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80080aa:	687b      	ldr	r3, [r7, #4]
 80080ac:	681b      	ldr	r3, [r3, #0]
 80080ae:	430a      	orrs	r2, r1
 80080b0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80080b2:	687b      	ldr	r3, [r7, #4]
 80080b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80080b6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80080ba:	d10a      	bne.n	80080d2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80080bc:	687b      	ldr	r3, [r7, #4]
 80080be:	681b      	ldr	r3, [r3, #0]
 80080c0:	685b      	ldr	r3, [r3, #4]
 80080c2:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80080c6:	687b      	ldr	r3, [r7, #4]
 80080c8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80080ca:	687b      	ldr	r3, [r7, #4]
 80080cc:	681b      	ldr	r3, [r3, #0]
 80080ce:	430a      	orrs	r2, r1
 80080d0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80080d2:	687b      	ldr	r3, [r7, #4]
 80080d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80080d6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80080da:	2b00      	cmp	r3, #0
 80080dc:	d00a      	beq.n	80080f4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80080de:	687b      	ldr	r3, [r7, #4]
 80080e0:	681b      	ldr	r3, [r3, #0]
 80080e2:	685b      	ldr	r3, [r3, #4]
 80080e4:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80080e8:	687b      	ldr	r3, [r7, #4]
 80080ea:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80080ec:	687b      	ldr	r3, [r7, #4]
 80080ee:	681b      	ldr	r3, [r3, #0]
 80080f0:	430a      	orrs	r2, r1
 80080f2:	605a      	str	r2, [r3, #4]
  }
}
 80080f4:	bf00      	nop
 80080f6:	370c      	adds	r7, #12
 80080f8:	46bd      	mov	sp, r7
 80080fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080fe:	4770      	bx	lr

08008100 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8008100:	b580      	push	{r7, lr}
 8008102:	b086      	sub	sp, #24
 8008104:	af02      	add	r7, sp, #8
 8008106:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008108:	687b      	ldr	r3, [r7, #4]
 800810a:	2200      	movs	r2, #0
 800810c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8008110:	f7fa ff18 	bl	8002f44 <HAL_GetTick>
 8008114:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8008116:	687b      	ldr	r3, [r7, #4]
 8008118:	681b      	ldr	r3, [r3, #0]
 800811a:	681b      	ldr	r3, [r3, #0]
 800811c:	f003 0308 	and.w	r3, r3, #8
 8008120:	2b08      	cmp	r3, #8
 8008122:	d10e      	bne.n	8008142 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008124:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8008128:	9300      	str	r3, [sp, #0]
 800812a:	68fb      	ldr	r3, [r7, #12]
 800812c:	2200      	movs	r2, #0
 800812e:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8008132:	6878      	ldr	r0, [r7, #4]
 8008134:	f000 f831 	bl	800819a <UART_WaitOnFlagUntilTimeout>
 8008138:	4603      	mov	r3, r0
 800813a:	2b00      	cmp	r3, #0
 800813c:	d001      	beq.n	8008142 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800813e:	2303      	movs	r3, #3
 8008140:	e027      	b.n	8008192 <UART_CheckIdleState+0x92>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8008142:	687b      	ldr	r3, [r7, #4]
 8008144:	681b      	ldr	r3, [r3, #0]
 8008146:	681b      	ldr	r3, [r3, #0]
 8008148:	f003 0304 	and.w	r3, r3, #4
 800814c:	2b04      	cmp	r3, #4
 800814e:	d10e      	bne.n	800816e <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008150:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8008154:	9300      	str	r3, [sp, #0]
 8008156:	68fb      	ldr	r3, [r7, #12]
 8008158:	2200      	movs	r2, #0
 800815a:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800815e:	6878      	ldr	r0, [r7, #4]
 8008160:	f000 f81b 	bl	800819a <UART_WaitOnFlagUntilTimeout>
 8008164:	4603      	mov	r3, r0
 8008166:	2b00      	cmp	r3, #0
 8008168:	d001      	beq.n	800816e <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800816a:	2303      	movs	r3, #3
 800816c:	e011      	b.n	8008192 <UART_CheckIdleState+0x92>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800816e:	687b      	ldr	r3, [r7, #4]
 8008170:	2220      	movs	r2, #32
 8008172:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8008174:	687b      	ldr	r3, [r7, #4]
 8008176:	2220      	movs	r2, #32
 8008178:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800817c:	687b      	ldr	r3, [r7, #4]
 800817e:	2200      	movs	r2, #0
 8008180:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008182:	687b      	ldr	r3, [r7, #4]
 8008184:	2200      	movs	r2, #0
 8008186:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8008188:	687b      	ldr	r3, [r7, #4]
 800818a:	2200      	movs	r2, #0
 800818c:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 8008190:	2300      	movs	r3, #0
}
 8008192:	4618      	mov	r0, r3
 8008194:	3710      	adds	r7, #16
 8008196:	46bd      	mov	sp, r7
 8008198:	bd80      	pop	{r7, pc}

0800819a <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800819a:	b580      	push	{r7, lr}
 800819c:	b09c      	sub	sp, #112	; 0x70
 800819e:	af00      	add	r7, sp, #0
 80081a0:	60f8      	str	r0, [r7, #12]
 80081a2:	60b9      	str	r1, [r7, #8]
 80081a4:	603b      	str	r3, [r7, #0]
 80081a6:	4613      	mov	r3, r2
 80081a8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80081aa:	e0a7      	b.n	80082fc <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80081ac:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80081ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 80081b2:	f000 80a3 	beq.w	80082fc <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80081b6:	f7fa fec5 	bl	8002f44 <HAL_GetTick>
 80081ba:	4602      	mov	r2, r0
 80081bc:	683b      	ldr	r3, [r7, #0]
 80081be:	1ad3      	subs	r3, r2, r3
 80081c0:	6fba      	ldr	r2, [r7, #120]	; 0x78
 80081c2:	429a      	cmp	r2, r3
 80081c4:	d302      	bcc.n	80081cc <UART_WaitOnFlagUntilTimeout+0x32>
 80081c6:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80081c8:	2b00      	cmp	r3, #0
 80081ca:	d13f      	bne.n	800824c <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80081cc:	68fb      	ldr	r3, [r7, #12]
 80081ce:	681b      	ldr	r3, [r3, #0]
 80081d0:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80081d2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80081d4:	e853 3f00 	ldrex	r3, [r3]
 80081d8:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 80081da:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80081dc:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80081e0:	667b      	str	r3, [r7, #100]	; 0x64
 80081e2:	68fb      	ldr	r3, [r7, #12]
 80081e4:	681b      	ldr	r3, [r3, #0]
 80081e6:	461a      	mov	r2, r3
 80081e8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80081ea:	65fb      	str	r3, [r7, #92]	; 0x5c
 80081ec:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80081ee:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80081f0:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80081f2:	e841 2300 	strex	r3, r2, [r1]
 80081f6:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 80081f8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80081fa:	2b00      	cmp	r3, #0
 80081fc:	d1e6      	bne.n	80081cc <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80081fe:	68fb      	ldr	r3, [r7, #12]
 8008200:	681b      	ldr	r3, [r3, #0]
 8008202:	3308      	adds	r3, #8
 8008204:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008206:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008208:	e853 3f00 	ldrex	r3, [r3]
 800820c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800820e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008210:	f023 0301 	bic.w	r3, r3, #1
 8008214:	663b      	str	r3, [r7, #96]	; 0x60
 8008216:	68fb      	ldr	r3, [r7, #12]
 8008218:	681b      	ldr	r3, [r3, #0]
 800821a:	3308      	adds	r3, #8
 800821c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800821e:	64ba      	str	r2, [r7, #72]	; 0x48
 8008220:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008222:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8008224:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008226:	e841 2300 	strex	r3, r2, [r1]
 800822a:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800822c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800822e:	2b00      	cmp	r3, #0
 8008230:	d1e5      	bne.n	80081fe <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8008232:	68fb      	ldr	r3, [r7, #12]
 8008234:	2220      	movs	r2, #32
 8008236:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->RxState = HAL_UART_STATE_READY;
 8008238:	68fb      	ldr	r3, [r7, #12]
 800823a:	2220      	movs	r2, #32
 800823c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

        __HAL_UNLOCK(huart);
 8008240:	68fb      	ldr	r3, [r7, #12]
 8008242:	2200      	movs	r2, #0
 8008244:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

        return HAL_TIMEOUT;
 8008248:	2303      	movs	r3, #3
 800824a:	e068      	b.n	800831e <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800824c:	68fb      	ldr	r3, [r7, #12]
 800824e:	681b      	ldr	r3, [r3, #0]
 8008250:	681b      	ldr	r3, [r3, #0]
 8008252:	f003 0304 	and.w	r3, r3, #4
 8008256:	2b00      	cmp	r3, #0
 8008258:	d050      	beq.n	80082fc <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800825a:	68fb      	ldr	r3, [r7, #12]
 800825c:	681b      	ldr	r3, [r3, #0]
 800825e:	69db      	ldr	r3, [r3, #28]
 8008260:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008264:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008268:	d148      	bne.n	80082fc <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800826a:	68fb      	ldr	r3, [r7, #12]
 800826c:	681b      	ldr	r3, [r3, #0]
 800826e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8008272:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8008274:	68fb      	ldr	r3, [r7, #12]
 8008276:	681b      	ldr	r3, [r3, #0]
 8008278:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800827a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800827c:	e853 3f00 	ldrex	r3, [r3]
 8008280:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8008282:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008284:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8008288:	66fb      	str	r3, [r7, #108]	; 0x6c
 800828a:	68fb      	ldr	r3, [r7, #12]
 800828c:	681b      	ldr	r3, [r3, #0]
 800828e:	461a      	mov	r2, r3
 8008290:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008292:	637b      	str	r3, [r7, #52]	; 0x34
 8008294:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008296:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8008298:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800829a:	e841 2300 	strex	r3, r2, [r1]
 800829e:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80082a0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80082a2:	2b00      	cmp	r3, #0
 80082a4:	d1e6      	bne.n	8008274 <UART_WaitOnFlagUntilTimeout+0xda>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80082a6:	68fb      	ldr	r3, [r7, #12]
 80082a8:	681b      	ldr	r3, [r3, #0]
 80082aa:	3308      	adds	r3, #8
 80082ac:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80082ae:	697b      	ldr	r3, [r7, #20]
 80082b0:	e853 3f00 	ldrex	r3, [r3]
 80082b4:	613b      	str	r3, [r7, #16]
   return(result);
 80082b6:	693b      	ldr	r3, [r7, #16]
 80082b8:	f023 0301 	bic.w	r3, r3, #1
 80082bc:	66bb      	str	r3, [r7, #104]	; 0x68
 80082be:	68fb      	ldr	r3, [r7, #12]
 80082c0:	681b      	ldr	r3, [r3, #0]
 80082c2:	3308      	adds	r3, #8
 80082c4:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80082c6:	623a      	str	r2, [r7, #32]
 80082c8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80082ca:	69f9      	ldr	r1, [r7, #28]
 80082cc:	6a3a      	ldr	r2, [r7, #32]
 80082ce:	e841 2300 	strex	r3, r2, [r1]
 80082d2:	61bb      	str	r3, [r7, #24]
   return(result);
 80082d4:	69bb      	ldr	r3, [r7, #24]
 80082d6:	2b00      	cmp	r3, #0
 80082d8:	d1e5      	bne.n	80082a6 <UART_WaitOnFlagUntilTimeout+0x10c>

          huart->gState = HAL_UART_STATE_READY;
 80082da:	68fb      	ldr	r3, [r7, #12]
 80082dc:	2220      	movs	r2, #32
 80082de:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->RxState = HAL_UART_STATE_READY;
 80082e0:	68fb      	ldr	r3, [r7, #12]
 80082e2:	2220      	movs	r2, #32
 80082e4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80082e8:	68fb      	ldr	r3, [r7, #12]
 80082ea:	2220      	movs	r2, #32
 80082ec:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80082f0:	68fb      	ldr	r3, [r7, #12]
 80082f2:	2200      	movs	r2, #0
 80082f4:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 80082f8:	2303      	movs	r3, #3
 80082fa:	e010      	b.n	800831e <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80082fc:	68fb      	ldr	r3, [r7, #12]
 80082fe:	681b      	ldr	r3, [r3, #0]
 8008300:	69da      	ldr	r2, [r3, #28]
 8008302:	68bb      	ldr	r3, [r7, #8]
 8008304:	4013      	ands	r3, r2
 8008306:	68ba      	ldr	r2, [r7, #8]
 8008308:	429a      	cmp	r2, r3
 800830a:	bf0c      	ite	eq
 800830c:	2301      	moveq	r3, #1
 800830e:	2300      	movne	r3, #0
 8008310:	b2db      	uxtb	r3, r3
 8008312:	461a      	mov	r2, r3
 8008314:	79fb      	ldrb	r3, [r7, #7]
 8008316:	429a      	cmp	r2, r3
 8008318:	f43f af48 	beq.w	80081ac <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800831c:	2300      	movs	r3, #0
}
 800831e:	4618      	mov	r0, r3
 8008320:	3770      	adds	r7, #112	; 0x70
 8008322:	46bd      	mov	sp, r7
 8008324:	bd80      	pop	{r7, pc}
	...

08008328 <__errno>:
 8008328:	4b01      	ldr	r3, [pc, #4]	; (8008330 <__errno+0x8>)
 800832a:	6818      	ldr	r0, [r3, #0]
 800832c:	4770      	bx	lr
 800832e:	bf00      	nop
 8008330:	20000018 	.word	0x20000018

08008334 <__libc_init_array>:
 8008334:	b570      	push	{r4, r5, r6, lr}
 8008336:	4d0d      	ldr	r5, [pc, #52]	; (800836c <__libc_init_array+0x38>)
 8008338:	4c0d      	ldr	r4, [pc, #52]	; (8008370 <__libc_init_array+0x3c>)
 800833a:	1b64      	subs	r4, r4, r5
 800833c:	10a4      	asrs	r4, r4, #2
 800833e:	2600      	movs	r6, #0
 8008340:	42a6      	cmp	r6, r4
 8008342:	d109      	bne.n	8008358 <__libc_init_array+0x24>
 8008344:	4d0b      	ldr	r5, [pc, #44]	; (8008374 <__libc_init_array+0x40>)
 8008346:	4c0c      	ldr	r4, [pc, #48]	; (8008378 <__libc_init_array+0x44>)
 8008348:	f000 ffbc 	bl	80092c4 <_init>
 800834c:	1b64      	subs	r4, r4, r5
 800834e:	10a4      	asrs	r4, r4, #2
 8008350:	2600      	movs	r6, #0
 8008352:	42a6      	cmp	r6, r4
 8008354:	d105      	bne.n	8008362 <__libc_init_array+0x2e>
 8008356:	bd70      	pop	{r4, r5, r6, pc}
 8008358:	f855 3b04 	ldr.w	r3, [r5], #4
 800835c:	4798      	blx	r3
 800835e:	3601      	adds	r6, #1
 8008360:	e7ee      	b.n	8008340 <__libc_init_array+0xc>
 8008362:	f855 3b04 	ldr.w	r3, [r5], #4
 8008366:	4798      	blx	r3
 8008368:	3601      	adds	r6, #1
 800836a:	e7f2      	b.n	8008352 <__libc_init_array+0x1e>
 800836c:	080093e4 	.word	0x080093e4
 8008370:	080093e4 	.word	0x080093e4
 8008374:	080093e4 	.word	0x080093e4
 8008378:	080093e8 	.word	0x080093e8

0800837c <memcpy>:
 800837c:	440a      	add	r2, r1
 800837e:	4291      	cmp	r1, r2
 8008380:	f100 33ff 	add.w	r3, r0, #4294967295
 8008384:	d100      	bne.n	8008388 <memcpy+0xc>
 8008386:	4770      	bx	lr
 8008388:	b510      	push	{r4, lr}
 800838a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800838e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008392:	4291      	cmp	r1, r2
 8008394:	d1f9      	bne.n	800838a <memcpy+0xe>
 8008396:	bd10      	pop	{r4, pc}

08008398 <memset>:
 8008398:	4402      	add	r2, r0
 800839a:	4603      	mov	r3, r0
 800839c:	4293      	cmp	r3, r2
 800839e:	d100      	bne.n	80083a2 <memset+0xa>
 80083a0:	4770      	bx	lr
 80083a2:	f803 1b01 	strb.w	r1, [r3], #1
 80083a6:	e7f9      	b.n	800839c <memset+0x4>

080083a8 <iprintf>:
 80083a8:	b40f      	push	{r0, r1, r2, r3}
 80083aa:	4b0a      	ldr	r3, [pc, #40]	; (80083d4 <iprintf+0x2c>)
 80083ac:	b513      	push	{r0, r1, r4, lr}
 80083ae:	681c      	ldr	r4, [r3, #0]
 80083b0:	b124      	cbz	r4, 80083bc <iprintf+0x14>
 80083b2:	69a3      	ldr	r3, [r4, #24]
 80083b4:	b913      	cbnz	r3, 80083bc <iprintf+0x14>
 80083b6:	4620      	mov	r0, r4
 80083b8:	f000 f866 	bl	8008488 <__sinit>
 80083bc:	ab05      	add	r3, sp, #20
 80083be:	9a04      	ldr	r2, [sp, #16]
 80083c0:	68a1      	ldr	r1, [r4, #8]
 80083c2:	9301      	str	r3, [sp, #4]
 80083c4:	4620      	mov	r0, r4
 80083c6:	f000 f9bd 	bl	8008744 <_vfiprintf_r>
 80083ca:	b002      	add	sp, #8
 80083cc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80083d0:	b004      	add	sp, #16
 80083d2:	4770      	bx	lr
 80083d4:	20000018 	.word	0x20000018

080083d8 <std>:
 80083d8:	2300      	movs	r3, #0
 80083da:	b510      	push	{r4, lr}
 80083dc:	4604      	mov	r4, r0
 80083de:	e9c0 3300 	strd	r3, r3, [r0]
 80083e2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80083e6:	6083      	str	r3, [r0, #8]
 80083e8:	8181      	strh	r1, [r0, #12]
 80083ea:	6643      	str	r3, [r0, #100]	; 0x64
 80083ec:	81c2      	strh	r2, [r0, #14]
 80083ee:	6183      	str	r3, [r0, #24]
 80083f0:	4619      	mov	r1, r3
 80083f2:	2208      	movs	r2, #8
 80083f4:	305c      	adds	r0, #92	; 0x5c
 80083f6:	f7ff ffcf 	bl	8008398 <memset>
 80083fa:	4b05      	ldr	r3, [pc, #20]	; (8008410 <std+0x38>)
 80083fc:	6263      	str	r3, [r4, #36]	; 0x24
 80083fe:	4b05      	ldr	r3, [pc, #20]	; (8008414 <std+0x3c>)
 8008400:	62a3      	str	r3, [r4, #40]	; 0x28
 8008402:	4b05      	ldr	r3, [pc, #20]	; (8008418 <std+0x40>)
 8008404:	62e3      	str	r3, [r4, #44]	; 0x2c
 8008406:	4b05      	ldr	r3, [pc, #20]	; (800841c <std+0x44>)
 8008408:	6224      	str	r4, [r4, #32]
 800840a:	6323      	str	r3, [r4, #48]	; 0x30
 800840c:	bd10      	pop	{r4, pc}
 800840e:	bf00      	nop
 8008410:	08008ced 	.word	0x08008ced
 8008414:	08008d0f 	.word	0x08008d0f
 8008418:	08008d47 	.word	0x08008d47
 800841c:	08008d6b 	.word	0x08008d6b

08008420 <_cleanup_r>:
 8008420:	4901      	ldr	r1, [pc, #4]	; (8008428 <_cleanup_r+0x8>)
 8008422:	f000 b8af 	b.w	8008584 <_fwalk_reent>
 8008426:	bf00      	nop
 8008428:	08009045 	.word	0x08009045

0800842c <__sfmoreglue>:
 800842c:	b570      	push	{r4, r5, r6, lr}
 800842e:	2268      	movs	r2, #104	; 0x68
 8008430:	1e4d      	subs	r5, r1, #1
 8008432:	4355      	muls	r5, r2
 8008434:	460e      	mov	r6, r1
 8008436:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800843a:	f000 f8e5 	bl	8008608 <_malloc_r>
 800843e:	4604      	mov	r4, r0
 8008440:	b140      	cbz	r0, 8008454 <__sfmoreglue+0x28>
 8008442:	2100      	movs	r1, #0
 8008444:	e9c0 1600 	strd	r1, r6, [r0]
 8008448:	300c      	adds	r0, #12
 800844a:	60a0      	str	r0, [r4, #8]
 800844c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8008450:	f7ff ffa2 	bl	8008398 <memset>
 8008454:	4620      	mov	r0, r4
 8008456:	bd70      	pop	{r4, r5, r6, pc}

08008458 <__sfp_lock_acquire>:
 8008458:	4801      	ldr	r0, [pc, #4]	; (8008460 <__sfp_lock_acquire+0x8>)
 800845a:	f000 b8b3 	b.w	80085c4 <__retarget_lock_acquire_recursive>
 800845e:	bf00      	nop
 8008460:	2000081d 	.word	0x2000081d

08008464 <__sfp_lock_release>:
 8008464:	4801      	ldr	r0, [pc, #4]	; (800846c <__sfp_lock_release+0x8>)
 8008466:	f000 b8ae 	b.w	80085c6 <__retarget_lock_release_recursive>
 800846a:	bf00      	nop
 800846c:	2000081d 	.word	0x2000081d

08008470 <__sinit_lock_acquire>:
 8008470:	4801      	ldr	r0, [pc, #4]	; (8008478 <__sinit_lock_acquire+0x8>)
 8008472:	f000 b8a7 	b.w	80085c4 <__retarget_lock_acquire_recursive>
 8008476:	bf00      	nop
 8008478:	2000081e 	.word	0x2000081e

0800847c <__sinit_lock_release>:
 800847c:	4801      	ldr	r0, [pc, #4]	; (8008484 <__sinit_lock_release+0x8>)
 800847e:	f000 b8a2 	b.w	80085c6 <__retarget_lock_release_recursive>
 8008482:	bf00      	nop
 8008484:	2000081e 	.word	0x2000081e

08008488 <__sinit>:
 8008488:	b510      	push	{r4, lr}
 800848a:	4604      	mov	r4, r0
 800848c:	f7ff fff0 	bl	8008470 <__sinit_lock_acquire>
 8008490:	69a3      	ldr	r3, [r4, #24]
 8008492:	b11b      	cbz	r3, 800849c <__sinit+0x14>
 8008494:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008498:	f7ff bff0 	b.w	800847c <__sinit_lock_release>
 800849c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80084a0:	6523      	str	r3, [r4, #80]	; 0x50
 80084a2:	4b13      	ldr	r3, [pc, #76]	; (80084f0 <__sinit+0x68>)
 80084a4:	4a13      	ldr	r2, [pc, #76]	; (80084f4 <__sinit+0x6c>)
 80084a6:	681b      	ldr	r3, [r3, #0]
 80084a8:	62a2      	str	r2, [r4, #40]	; 0x28
 80084aa:	42a3      	cmp	r3, r4
 80084ac:	bf04      	itt	eq
 80084ae:	2301      	moveq	r3, #1
 80084b0:	61a3      	streq	r3, [r4, #24]
 80084b2:	4620      	mov	r0, r4
 80084b4:	f000 f820 	bl	80084f8 <__sfp>
 80084b8:	6060      	str	r0, [r4, #4]
 80084ba:	4620      	mov	r0, r4
 80084bc:	f000 f81c 	bl	80084f8 <__sfp>
 80084c0:	60a0      	str	r0, [r4, #8]
 80084c2:	4620      	mov	r0, r4
 80084c4:	f000 f818 	bl	80084f8 <__sfp>
 80084c8:	2200      	movs	r2, #0
 80084ca:	60e0      	str	r0, [r4, #12]
 80084cc:	2104      	movs	r1, #4
 80084ce:	6860      	ldr	r0, [r4, #4]
 80084d0:	f7ff ff82 	bl	80083d8 <std>
 80084d4:	68a0      	ldr	r0, [r4, #8]
 80084d6:	2201      	movs	r2, #1
 80084d8:	2109      	movs	r1, #9
 80084da:	f7ff ff7d 	bl	80083d8 <std>
 80084de:	68e0      	ldr	r0, [r4, #12]
 80084e0:	2202      	movs	r2, #2
 80084e2:	2112      	movs	r1, #18
 80084e4:	f7ff ff78 	bl	80083d8 <std>
 80084e8:	2301      	movs	r3, #1
 80084ea:	61a3      	str	r3, [r4, #24]
 80084ec:	e7d2      	b.n	8008494 <__sinit+0xc>
 80084ee:	bf00      	nop
 80084f0:	08009344 	.word	0x08009344
 80084f4:	08008421 	.word	0x08008421

080084f8 <__sfp>:
 80084f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80084fa:	4607      	mov	r7, r0
 80084fc:	f7ff ffac 	bl	8008458 <__sfp_lock_acquire>
 8008500:	4b1e      	ldr	r3, [pc, #120]	; (800857c <__sfp+0x84>)
 8008502:	681e      	ldr	r6, [r3, #0]
 8008504:	69b3      	ldr	r3, [r6, #24]
 8008506:	b913      	cbnz	r3, 800850e <__sfp+0x16>
 8008508:	4630      	mov	r0, r6
 800850a:	f7ff ffbd 	bl	8008488 <__sinit>
 800850e:	3648      	adds	r6, #72	; 0x48
 8008510:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8008514:	3b01      	subs	r3, #1
 8008516:	d503      	bpl.n	8008520 <__sfp+0x28>
 8008518:	6833      	ldr	r3, [r6, #0]
 800851a:	b30b      	cbz	r3, 8008560 <__sfp+0x68>
 800851c:	6836      	ldr	r6, [r6, #0]
 800851e:	e7f7      	b.n	8008510 <__sfp+0x18>
 8008520:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8008524:	b9d5      	cbnz	r5, 800855c <__sfp+0x64>
 8008526:	4b16      	ldr	r3, [pc, #88]	; (8008580 <__sfp+0x88>)
 8008528:	60e3      	str	r3, [r4, #12]
 800852a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800852e:	6665      	str	r5, [r4, #100]	; 0x64
 8008530:	f000 f847 	bl	80085c2 <__retarget_lock_init_recursive>
 8008534:	f7ff ff96 	bl	8008464 <__sfp_lock_release>
 8008538:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800853c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8008540:	6025      	str	r5, [r4, #0]
 8008542:	61a5      	str	r5, [r4, #24]
 8008544:	2208      	movs	r2, #8
 8008546:	4629      	mov	r1, r5
 8008548:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800854c:	f7ff ff24 	bl	8008398 <memset>
 8008550:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8008554:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8008558:	4620      	mov	r0, r4
 800855a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800855c:	3468      	adds	r4, #104	; 0x68
 800855e:	e7d9      	b.n	8008514 <__sfp+0x1c>
 8008560:	2104      	movs	r1, #4
 8008562:	4638      	mov	r0, r7
 8008564:	f7ff ff62 	bl	800842c <__sfmoreglue>
 8008568:	4604      	mov	r4, r0
 800856a:	6030      	str	r0, [r6, #0]
 800856c:	2800      	cmp	r0, #0
 800856e:	d1d5      	bne.n	800851c <__sfp+0x24>
 8008570:	f7ff ff78 	bl	8008464 <__sfp_lock_release>
 8008574:	230c      	movs	r3, #12
 8008576:	603b      	str	r3, [r7, #0]
 8008578:	e7ee      	b.n	8008558 <__sfp+0x60>
 800857a:	bf00      	nop
 800857c:	08009344 	.word	0x08009344
 8008580:	ffff0001 	.word	0xffff0001

08008584 <_fwalk_reent>:
 8008584:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008588:	4606      	mov	r6, r0
 800858a:	4688      	mov	r8, r1
 800858c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8008590:	2700      	movs	r7, #0
 8008592:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008596:	f1b9 0901 	subs.w	r9, r9, #1
 800859a:	d505      	bpl.n	80085a8 <_fwalk_reent+0x24>
 800859c:	6824      	ldr	r4, [r4, #0]
 800859e:	2c00      	cmp	r4, #0
 80085a0:	d1f7      	bne.n	8008592 <_fwalk_reent+0xe>
 80085a2:	4638      	mov	r0, r7
 80085a4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80085a8:	89ab      	ldrh	r3, [r5, #12]
 80085aa:	2b01      	cmp	r3, #1
 80085ac:	d907      	bls.n	80085be <_fwalk_reent+0x3a>
 80085ae:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80085b2:	3301      	adds	r3, #1
 80085b4:	d003      	beq.n	80085be <_fwalk_reent+0x3a>
 80085b6:	4629      	mov	r1, r5
 80085b8:	4630      	mov	r0, r6
 80085ba:	47c0      	blx	r8
 80085bc:	4307      	orrs	r7, r0
 80085be:	3568      	adds	r5, #104	; 0x68
 80085c0:	e7e9      	b.n	8008596 <_fwalk_reent+0x12>

080085c2 <__retarget_lock_init_recursive>:
 80085c2:	4770      	bx	lr

080085c4 <__retarget_lock_acquire_recursive>:
 80085c4:	4770      	bx	lr

080085c6 <__retarget_lock_release_recursive>:
 80085c6:	4770      	bx	lr

080085c8 <sbrk_aligned>:
 80085c8:	b570      	push	{r4, r5, r6, lr}
 80085ca:	4e0e      	ldr	r6, [pc, #56]	; (8008604 <sbrk_aligned+0x3c>)
 80085cc:	460c      	mov	r4, r1
 80085ce:	6831      	ldr	r1, [r6, #0]
 80085d0:	4605      	mov	r5, r0
 80085d2:	b911      	cbnz	r1, 80085da <sbrk_aligned+0x12>
 80085d4:	f000 fb7a 	bl	8008ccc <_sbrk_r>
 80085d8:	6030      	str	r0, [r6, #0]
 80085da:	4621      	mov	r1, r4
 80085dc:	4628      	mov	r0, r5
 80085de:	f000 fb75 	bl	8008ccc <_sbrk_r>
 80085e2:	1c43      	adds	r3, r0, #1
 80085e4:	d00a      	beq.n	80085fc <sbrk_aligned+0x34>
 80085e6:	1cc4      	adds	r4, r0, #3
 80085e8:	f024 0403 	bic.w	r4, r4, #3
 80085ec:	42a0      	cmp	r0, r4
 80085ee:	d007      	beq.n	8008600 <sbrk_aligned+0x38>
 80085f0:	1a21      	subs	r1, r4, r0
 80085f2:	4628      	mov	r0, r5
 80085f4:	f000 fb6a 	bl	8008ccc <_sbrk_r>
 80085f8:	3001      	adds	r0, #1
 80085fa:	d101      	bne.n	8008600 <sbrk_aligned+0x38>
 80085fc:	f04f 34ff 	mov.w	r4, #4294967295
 8008600:	4620      	mov	r0, r4
 8008602:	bd70      	pop	{r4, r5, r6, pc}
 8008604:	20000824 	.word	0x20000824

08008608 <_malloc_r>:
 8008608:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800860c:	1ccd      	adds	r5, r1, #3
 800860e:	f025 0503 	bic.w	r5, r5, #3
 8008612:	3508      	adds	r5, #8
 8008614:	2d0c      	cmp	r5, #12
 8008616:	bf38      	it	cc
 8008618:	250c      	movcc	r5, #12
 800861a:	2d00      	cmp	r5, #0
 800861c:	4607      	mov	r7, r0
 800861e:	db01      	blt.n	8008624 <_malloc_r+0x1c>
 8008620:	42a9      	cmp	r1, r5
 8008622:	d905      	bls.n	8008630 <_malloc_r+0x28>
 8008624:	230c      	movs	r3, #12
 8008626:	603b      	str	r3, [r7, #0]
 8008628:	2600      	movs	r6, #0
 800862a:	4630      	mov	r0, r6
 800862c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008630:	4e2e      	ldr	r6, [pc, #184]	; (80086ec <_malloc_r+0xe4>)
 8008632:	f000 fdbb 	bl	80091ac <__malloc_lock>
 8008636:	6833      	ldr	r3, [r6, #0]
 8008638:	461c      	mov	r4, r3
 800863a:	bb34      	cbnz	r4, 800868a <_malloc_r+0x82>
 800863c:	4629      	mov	r1, r5
 800863e:	4638      	mov	r0, r7
 8008640:	f7ff ffc2 	bl	80085c8 <sbrk_aligned>
 8008644:	1c43      	adds	r3, r0, #1
 8008646:	4604      	mov	r4, r0
 8008648:	d14d      	bne.n	80086e6 <_malloc_r+0xde>
 800864a:	6834      	ldr	r4, [r6, #0]
 800864c:	4626      	mov	r6, r4
 800864e:	2e00      	cmp	r6, #0
 8008650:	d140      	bne.n	80086d4 <_malloc_r+0xcc>
 8008652:	6823      	ldr	r3, [r4, #0]
 8008654:	4631      	mov	r1, r6
 8008656:	4638      	mov	r0, r7
 8008658:	eb04 0803 	add.w	r8, r4, r3
 800865c:	f000 fb36 	bl	8008ccc <_sbrk_r>
 8008660:	4580      	cmp	r8, r0
 8008662:	d13a      	bne.n	80086da <_malloc_r+0xd2>
 8008664:	6821      	ldr	r1, [r4, #0]
 8008666:	3503      	adds	r5, #3
 8008668:	1a6d      	subs	r5, r5, r1
 800866a:	f025 0503 	bic.w	r5, r5, #3
 800866e:	3508      	adds	r5, #8
 8008670:	2d0c      	cmp	r5, #12
 8008672:	bf38      	it	cc
 8008674:	250c      	movcc	r5, #12
 8008676:	4629      	mov	r1, r5
 8008678:	4638      	mov	r0, r7
 800867a:	f7ff ffa5 	bl	80085c8 <sbrk_aligned>
 800867e:	3001      	adds	r0, #1
 8008680:	d02b      	beq.n	80086da <_malloc_r+0xd2>
 8008682:	6823      	ldr	r3, [r4, #0]
 8008684:	442b      	add	r3, r5
 8008686:	6023      	str	r3, [r4, #0]
 8008688:	e00e      	b.n	80086a8 <_malloc_r+0xa0>
 800868a:	6822      	ldr	r2, [r4, #0]
 800868c:	1b52      	subs	r2, r2, r5
 800868e:	d41e      	bmi.n	80086ce <_malloc_r+0xc6>
 8008690:	2a0b      	cmp	r2, #11
 8008692:	d916      	bls.n	80086c2 <_malloc_r+0xba>
 8008694:	1961      	adds	r1, r4, r5
 8008696:	42a3      	cmp	r3, r4
 8008698:	6025      	str	r5, [r4, #0]
 800869a:	bf18      	it	ne
 800869c:	6059      	strne	r1, [r3, #4]
 800869e:	6863      	ldr	r3, [r4, #4]
 80086a0:	bf08      	it	eq
 80086a2:	6031      	streq	r1, [r6, #0]
 80086a4:	5162      	str	r2, [r4, r5]
 80086a6:	604b      	str	r3, [r1, #4]
 80086a8:	4638      	mov	r0, r7
 80086aa:	f104 060b 	add.w	r6, r4, #11
 80086ae:	f000 fd83 	bl	80091b8 <__malloc_unlock>
 80086b2:	f026 0607 	bic.w	r6, r6, #7
 80086b6:	1d23      	adds	r3, r4, #4
 80086b8:	1af2      	subs	r2, r6, r3
 80086ba:	d0b6      	beq.n	800862a <_malloc_r+0x22>
 80086bc:	1b9b      	subs	r3, r3, r6
 80086be:	50a3      	str	r3, [r4, r2]
 80086c0:	e7b3      	b.n	800862a <_malloc_r+0x22>
 80086c2:	6862      	ldr	r2, [r4, #4]
 80086c4:	42a3      	cmp	r3, r4
 80086c6:	bf0c      	ite	eq
 80086c8:	6032      	streq	r2, [r6, #0]
 80086ca:	605a      	strne	r2, [r3, #4]
 80086cc:	e7ec      	b.n	80086a8 <_malloc_r+0xa0>
 80086ce:	4623      	mov	r3, r4
 80086d0:	6864      	ldr	r4, [r4, #4]
 80086d2:	e7b2      	b.n	800863a <_malloc_r+0x32>
 80086d4:	4634      	mov	r4, r6
 80086d6:	6876      	ldr	r6, [r6, #4]
 80086d8:	e7b9      	b.n	800864e <_malloc_r+0x46>
 80086da:	230c      	movs	r3, #12
 80086dc:	603b      	str	r3, [r7, #0]
 80086de:	4638      	mov	r0, r7
 80086e0:	f000 fd6a 	bl	80091b8 <__malloc_unlock>
 80086e4:	e7a1      	b.n	800862a <_malloc_r+0x22>
 80086e6:	6025      	str	r5, [r4, #0]
 80086e8:	e7de      	b.n	80086a8 <_malloc_r+0xa0>
 80086ea:	bf00      	nop
 80086ec:	20000820 	.word	0x20000820

080086f0 <__sfputc_r>:
 80086f0:	6893      	ldr	r3, [r2, #8]
 80086f2:	3b01      	subs	r3, #1
 80086f4:	2b00      	cmp	r3, #0
 80086f6:	b410      	push	{r4}
 80086f8:	6093      	str	r3, [r2, #8]
 80086fa:	da08      	bge.n	800870e <__sfputc_r+0x1e>
 80086fc:	6994      	ldr	r4, [r2, #24]
 80086fe:	42a3      	cmp	r3, r4
 8008700:	db01      	blt.n	8008706 <__sfputc_r+0x16>
 8008702:	290a      	cmp	r1, #10
 8008704:	d103      	bne.n	800870e <__sfputc_r+0x1e>
 8008706:	f85d 4b04 	ldr.w	r4, [sp], #4
 800870a:	f000 bb33 	b.w	8008d74 <__swbuf_r>
 800870e:	6813      	ldr	r3, [r2, #0]
 8008710:	1c58      	adds	r0, r3, #1
 8008712:	6010      	str	r0, [r2, #0]
 8008714:	7019      	strb	r1, [r3, #0]
 8008716:	4608      	mov	r0, r1
 8008718:	f85d 4b04 	ldr.w	r4, [sp], #4
 800871c:	4770      	bx	lr

0800871e <__sfputs_r>:
 800871e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008720:	4606      	mov	r6, r0
 8008722:	460f      	mov	r7, r1
 8008724:	4614      	mov	r4, r2
 8008726:	18d5      	adds	r5, r2, r3
 8008728:	42ac      	cmp	r4, r5
 800872a:	d101      	bne.n	8008730 <__sfputs_r+0x12>
 800872c:	2000      	movs	r0, #0
 800872e:	e007      	b.n	8008740 <__sfputs_r+0x22>
 8008730:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008734:	463a      	mov	r2, r7
 8008736:	4630      	mov	r0, r6
 8008738:	f7ff ffda 	bl	80086f0 <__sfputc_r>
 800873c:	1c43      	adds	r3, r0, #1
 800873e:	d1f3      	bne.n	8008728 <__sfputs_r+0xa>
 8008740:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08008744 <_vfiprintf_r>:
 8008744:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008748:	460d      	mov	r5, r1
 800874a:	b09d      	sub	sp, #116	; 0x74
 800874c:	4614      	mov	r4, r2
 800874e:	4698      	mov	r8, r3
 8008750:	4606      	mov	r6, r0
 8008752:	b118      	cbz	r0, 800875c <_vfiprintf_r+0x18>
 8008754:	6983      	ldr	r3, [r0, #24]
 8008756:	b90b      	cbnz	r3, 800875c <_vfiprintf_r+0x18>
 8008758:	f7ff fe96 	bl	8008488 <__sinit>
 800875c:	4b89      	ldr	r3, [pc, #548]	; (8008984 <_vfiprintf_r+0x240>)
 800875e:	429d      	cmp	r5, r3
 8008760:	d11b      	bne.n	800879a <_vfiprintf_r+0x56>
 8008762:	6875      	ldr	r5, [r6, #4]
 8008764:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008766:	07d9      	lsls	r1, r3, #31
 8008768:	d405      	bmi.n	8008776 <_vfiprintf_r+0x32>
 800876a:	89ab      	ldrh	r3, [r5, #12]
 800876c:	059a      	lsls	r2, r3, #22
 800876e:	d402      	bmi.n	8008776 <_vfiprintf_r+0x32>
 8008770:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008772:	f7ff ff27 	bl	80085c4 <__retarget_lock_acquire_recursive>
 8008776:	89ab      	ldrh	r3, [r5, #12]
 8008778:	071b      	lsls	r3, r3, #28
 800877a:	d501      	bpl.n	8008780 <_vfiprintf_r+0x3c>
 800877c:	692b      	ldr	r3, [r5, #16]
 800877e:	b9eb      	cbnz	r3, 80087bc <_vfiprintf_r+0x78>
 8008780:	4629      	mov	r1, r5
 8008782:	4630      	mov	r0, r6
 8008784:	f000 fb5a 	bl	8008e3c <__swsetup_r>
 8008788:	b1c0      	cbz	r0, 80087bc <_vfiprintf_r+0x78>
 800878a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800878c:	07dc      	lsls	r4, r3, #31
 800878e:	d50e      	bpl.n	80087ae <_vfiprintf_r+0x6a>
 8008790:	f04f 30ff 	mov.w	r0, #4294967295
 8008794:	b01d      	add	sp, #116	; 0x74
 8008796:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800879a:	4b7b      	ldr	r3, [pc, #492]	; (8008988 <_vfiprintf_r+0x244>)
 800879c:	429d      	cmp	r5, r3
 800879e:	d101      	bne.n	80087a4 <_vfiprintf_r+0x60>
 80087a0:	68b5      	ldr	r5, [r6, #8]
 80087a2:	e7df      	b.n	8008764 <_vfiprintf_r+0x20>
 80087a4:	4b79      	ldr	r3, [pc, #484]	; (800898c <_vfiprintf_r+0x248>)
 80087a6:	429d      	cmp	r5, r3
 80087a8:	bf08      	it	eq
 80087aa:	68f5      	ldreq	r5, [r6, #12]
 80087ac:	e7da      	b.n	8008764 <_vfiprintf_r+0x20>
 80087ae:	89ab      	ldrh	r3, [r5, #12]
 80087b0:	0598      	lsls	r0, r3, #22
 80087b2:	d4ed      	bmi.n	8008790 <_vfiprintf_r+0x4c>
 80087b4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80087b6:	f7ff ff06 	bl	80085c6 <__retarget_lock_release_recursive>
 80087ba:	e7e9      	b.n	8008790 <_vfiprintf_r+0x4c>
 80087bc:	2300      	movs	r3, #0
 80087be:	9309      	str	r3, [sp, #36]	; 0x24
 80087c0:	2320      	movs	r3, #32
 80087c2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80087c6:	f8cd 800c 	str.w	r8, [sp, #12]
 80087ca:	2330      	movs	r3, #48	; 0x30
 80087cc:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8008990 <_vfiprintf_r+0x24c>
 80087d0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80087d4:	f04f 0901 	mov.w	r9, #1
 80087d8:	4623      	mov	r3, r4
 80087da:	469a      	mov	sl, r3
 80087dc:	f813 2b01 	ldrb.w	r2, [r3], #1
 80087e0:	b10a      	cbz	r2, 80087e6 <_vfiprintf_r+0xa2>
 80087e2:	2a25      	cmp	r2, #37	; 0x25
 80087e4:	d1f9      	bne.n	80087da <_vfiprintf_r+0x96>
 80087e6:	ebba 0b04 	subs.w	fp, sl, r4
 80087ea:	d00b      	beq.n	8008804 <_vfiprintf_r+0xc0>
 80087ec:	465b      	mov	r3, fp
 80087ee:	4622      	mov	r2, r4
 80087f0:	4629      	mov	r1, r5
 80087f2:	4630      	mov	r0, r6
 80087f4:	f7ff ff93 	bl	800871e <__sfputs_r>
 80087f8:	3001      	adds	r0, #1
 80087fa:	f000 80aa 	beq.w	8008952 <_vfiprintf_r+0x20e>
 80087fe:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008800:	445a      	add	r2, fp
 8008802:	9209      	str	r2, [sp, #36]	; 0x24
 8008804:	f89a 3000 	ldrb.w	r3, [sl]
 8008808:	2b00      	cmp	r3, #0
 800880a:	f000 80a2 	beq.w	8008952 <_vfiprintf_r+0x20e>
 800880e:	2300      	movs	r3, #0
 8008810:	f04f 32ff 	mov.w	r2, #4294967295
 8008814:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008818:	f10a 0a01 	add.w	sl, sl, #1
 800881c:	9304      	str	r3, [sp, #16]
 800881e:	9307      	str	r3, [sp, #28]
 8008820:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008824:	931a      	str	r3, [sp, #104]	; 0x68
 8008826:	4654      	mov	r4, sl
 8008828:	2205      	movs	r2, #5
 800882a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800882e:	4858      	ldr	r0, [pc, #352]	; (8008990 <_vfiprintf_r+0x24c>)
 8008830:	f7f7 fd06 	bl	8000240 <memchr>
 8008834:	9a04      	ldr	r2, [sp, #16]
 8008836:	b9d8      	cbnz	r0, 8008870 <_vfiprintf_r+0x12c>
 8008838:	06d1      	lsls	r1, r2, #27
 800883a:	bf44      	itt	mi
 800883c:	2320      	movmi	r3, #32
 800883e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008842:	0713      	lsls	r3, r2, #28
 8008844:	bf44      	itt	mi
 8008846:	232b      	movmi	r3, #43	; 0x2b
 8008848:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800884c:	f89a 3000 	ldrb.w	r3, [sl]
 8008850:	2b2a      	cmp	r3, #42	; 0x2a
 8008852:	d015      	beq.n	8008880 <_vfiprintf_r+0x13c>
 8008854:	9a07      	ldr	r2, [sp, #28]
 8008856:	4654      	mov	r4, sl
 8008858:	2000      	movs	r0, #0
 800885a:	f04f 0c0a 	mov.w	ip, #10
 800885e:	4621      	mov	r1, r4
 8008860:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008864:	3b30      	subs	r3, #48	; 0x30
 8008866:	2b09      	cmp	r3, #9
 8008868:	d94e      	bls.n	8008908 <_vfiprintf_r+0x1c4>
 800886a:	b1b0      	cbz	r0, 800889a <_vfiprintf_r+0x156>
 800886c:	9207      	str	r2, [sp, #28]
 800886e:	e014      	b.n	800889a <_vfiprintf_r+0x156>
 8008870:	eba0 0308 	sub.w	r3, r0, r8
 8008874:	fa09 f303 	lsl.w	r3, r9, r3
 8008878:	4313      	orrs	r3, r2
 800887a:	9304      	str	r3, [sp, #16]
 800887c:	46a2      	mov	sl, r4
 800887e:	e7d2      	b.n	8008826 <_vfiprintf_r+0xe2>
 8008880:	9b03      	ldr	r3, [sp, #12]
 8008882:	1d19      	adds	r1, r3, #4
 8008884:	681b      	ldr	r3, [r3, #0]
 8008886:	9103      	str	r1, [sp, #12]
 8008888:	2b00      	cmp	r3, #0
 800888a:	bfbb      	ittet	lt
 800888c:	425b      	neglt	r3, r3
 800888e:	f042 0202 	orrlt.w	r2, r2, #2
 8008892:	9307      	strge	r3, [sp, #28]
 8008894:	9307      	strlt	r3, [sp, #28]
 8008896:	bfb8      	it	lt
 8008898:	9204      	strlt	r2, [sp, #16]
 800889a:	7823      	ldrb	r3, [r4, #0]
 800889c:	2b2e      	cmp	r3, #46	; 0x2e
 800889e:	d10c      	bne.n	80088ba <_vfiprintf_r+0x176>
 80088a0:	7863      	ldrb	r3, [r4, #1]
 80088a2:	2b2a      	cmp	r3, #42	; 0x2a
 80088a4:	d135      	bne.n	8008912 <_vfiprintf_r+0x1ce>
 80088a6:	9b03      	ldr	r3, [sp, #12]
 80088a8:	1d1a      	adds	r2, r3, #4
 80088aa:	681b      	ldr	r3, [r3, #0]
 80088ac:	9203      	str	r2, [sp, #12]
 80088ae:	2b00      	cmp	r3, #0
 80088b0:	bfb8      	it	lt
 80088b2:	f04f 33ff 	movlt.w	r3, #4294967295
 80088b6:	3402      	adds	r4, #2
 80088b8:	9305      	str	r3, [sp, #20]
 80088ba:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 80089a0 <_vfiprintf_r+0x25c>
 80088be:	7821      	ldrb	r1, [r4, #0]
 80088c0:	2203      	movs	r2, #3
 80088c2:	4650      	mov	r0, sl
 80088c4:	f7f7 fcbc 	bl	8000240 <memchr>
 80088c8:	b140      	cbz	r0, 80088dc <_vfiprintf_r+0x198>
 80088ca:	2340      	movs	r3, #64	; 0x40
 80088cc:	eba0 000a 	sub.w	r0, r0, sl
 80088d0:	fa03 f000 	lsl.w	r0, r3, r0
 80088d4:	9b04      	ldr	r3, [sp, #16]
 80088d6:	4303      	orrs	r3, r0
 80088d8:	3401      	adds	r4, #1
 80088da:	9304      	str	r3, [sp, #16]
 80088dc:	f814 1b01 	ldrb.w	r1, [r4], #1
 80088e0:	482c      	ldr	r0, [pc, #176]	; (8008994 <_vfiprintf_r+0x250>)
 80088e2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80088e6:	2206      	movs	r2, #6
 80088e8:	f7f7 fcaa 	bl	8000240 <memchr>
 80088ec:	2800      	cmp	r0, #0
 80088ee:	d03f      	beq.n	8008970 <_vfiprintf_r+0x22c>
 80088f0:	4b29      	ldr	r3, [pc, #164]	; (8008998 <_vfiprintf_r+0x254>)
 80088f2:	bb1b      	cbnz	r3, 800893c <_vfiprintf_r+0x1f8>
 80088f4:	9b03      	ldr	r3, [sp, #12]
 80088f6:	3307      	adds	r3, #7
 80088f8:	f023 0307 	bic.w	r3, r3, #7
 80088fc:	3308      	adds	r3, #8
 80088fe:	9303      	str	r3, [sp, #12]
 8008900:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008902:	443b      	add	r3, r7
 8008904:	9309      	str	r3, [sp, #36]	; 0x24
 8008906:	e767      	b.n	80087d8 <_vfiprintf_r+0x94>
 8008908:	fb0c 3202 	mla	r2, ip, r2, r3
 800890c:	460c      	mov	r4, r1
 800890e:	2001      	movs	r0, #1
 8008910:	e7a5      	b.n	800885e <_vfiprintf_r+0x11a>
 8008912:	2300      	movs	r3, #0
 8008914:	3401      	adds	r4, #1
 8008916:	9305      	str	r3, [sp, #20]
 8008918:	4619      	mov	r1, r3
 800891a:	f04f 0c0a 	mov.w	ip, #10
 800891e:	4620      	mov	r0, r4
 8008920:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008924:	3a30      	subs	r2, #48	; 0x30
 8008926:	2a09      	cmp	r2, #9
 8008928:	d903      	bls.n	8008932 <_vfiprintf_r+0x1ee>
 800892a:	2b00      	cmp	r3, #0
 800892c:	d0c5      	beq.n	80088ba <_vfiprintf_r+0x176>
 800892e:	9105      	str	r1, [sp, #20]
 8008930:	e7c3      	b.n	80088ba <_vfiprintf_r+0x176>
 8008932:	fb0c 2101 	mla	r1, ip, r1, r2
 8008936:	4604      	mov	r4, r0
 8008938:	2301      	movs	r3, #1
 800893a:	e7f0      	b.n	800891e <_vfiprintf_r+0x1da>
 800893c:	ab03      	add	r3, sp, #12
 800893e:	9300      	str	r3, [sp, #0]
 8008940:	462a      	mov	r2, r5
 8008942:	4b16      	ldr	r3, [pc, #88]	; (800899c <_vfiprintf_r+0x258>)
 8008944:	a904      	add	r1, sp, #16
 8008946:	4630      	mov	r0, r6
 8008948:	f3af 8000 	nop.w
 800894c:	4607      	mov	r7, r0
 800894e:	1c78      	adds	r0, r7, #1
 8008950:	d1d6      	bne.n	8008900 <_vfiprintf_r+0x1bc>
 8008952:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008954:	07d9      	lsls	r1, r3, #31
 8008956:	d405      	bmi.n	8008964 <_vfiprintf_r+0x220>
 8008958:	89ab      	ldrh	r3, [r5, #12]
 800895a:	059a      	lsls	r2, r3, #22
 800895c:	d402      	bmi.n	8008964 <_vfiprintf_r+0x220>
 800895e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008960:	f7ff fe31 	bl	80085c6 <__retarget_lock_release_recursive>
 8008964:	89ab      	ldrh	r3, [r5, #12]
 8008966:	065b      	lsls	r3, r3, #25
 8008968:	f53f af12 	bmi.w	8008790 <_vfiprintf_r+0x4c>
 800896c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800896e:	e711      	b.n	8008794 <_vfiprintf_r+0x50>
 8008970:	ab03      	add	r3, sp, #12
 8008972:	9300      	str	r3, [sp, #0]
 8008974:	462a      	mov	r2, r5
 8008976:	4b09      	ldr	r3, [pc, #36]	; (800899c <_vfiprintf_r+0x258>)
 8008978:	a904      	add	r1, sp, #16
 800897a:	4630      	mov	r0, r6
 800897c:	f000 f880 	bl	8008a80 <_printf_i>
 8008980:	e7e4      	b.n	800894c <_vfiprintf_r+0x208>
 8008982:	bf00      	nop
 8008984:	08009368 	.word	0x08009368
 8008988:	08009388 	.word	0x08009388
 800898c:	08009348 	.word	0x08009348
 8008990:	080093a8 	.word	0x080093a8
 8008994:	080093b2 	.word	0x080093b2
 8008998:	00000000 	.word	0x00000000
 800899c:	0800871f 	.word	0x0800871f
 80089a0:	080093ae 	.word	0x080093ae

080089a4 <_printf_common>:
 80089a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80089a8:	4616      	mov	r6, r2
 80089aa:	4699      	mov	r9, r3
 80089ac:	688a      	ldr	r2, [r1, #8]
 80089ae:	690b      	ldr	r3, [r1, #16]
 80089b0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80089b4:	4293      	cmp	r3, r2
 80089b6:	bfb8      	it	lt
 80089b8:	4613      	movlt	r3, r2
 80089ba:	6033      	str	r3, [r6, #0]
 80089bc:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80089c0:	4607      	mov	r7, r0
 80089c2:	460c      	mov	r4, r1
 80089c4:	b10a      	cbz	r2, 80089ca <_printf_common+0x26>
 80089c6:	3301      	adds	r3, #1
 80089c8:	6033      	str	r3, [r6, #0]
 80089ca:	6823      	ldr	r3, [r4, #0]
 80089cc:	0699      	lsls	r1, r3, #26
 80089ce:	bf42      	ittt	mi
 80089d0:	6833      	ldrmi	r3, [r6, #0]
 80089d2:	3302      	addmi	r3, #2
 80089d4:	6033      	strmi	r3, [r6, #0]
 80089d6:	6825      	ldr	r5, [r4, #0]
 80089d8:	f015 0506 	ands.w	r5, r5, #6
 80089dc:	d106      	bne.n	80089ec <_printf_common+0x48>
 80089de:	f104 0a19 	add.w	sl, r4, #25
 80089e2:	68e3      	ldr	r3, [r4, #12]
 80089e4:	6832      	ldr	r2, [r6, #0]
 80089e6:	1a9b      	subs	r3, r3, r2
 80089e8:	42ab      	cmp	r3, r5
 80089ea:	dc26      	bgt.n	8008a3a <_printf_common+0x96>
 80089ec:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80089f0:	1e13      	subs	r3, r2, #0
 80089f2:	6822      	ldr	r2, [r4, #0]
 80089f4:	bf18      	it	ne
 80089f6:	2301      	movne	r3, #1
 80089f8:	0692      	lsls	r2, r2, #26
 80089fa:	d42b      	bmi.n	8008a54 <_printf_common+0xb0>
 80089fc:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008a00:	4649      	mov	r1, r9
 8008a02:	4638      	mov	r0, r7
 8008a04:	47c0      	blx	r8
 8008a06:	3001      	adds	r0, #1
 8008a08:	d01e      	beq.n	8008a48 <_printf_common+0xa4>
 8008a0a:	6823      	ldr	r3, [r4, #0]
 8008a0c:	68e5      	ldr	r5, [r4, #12]
 8008a0e:	6832      	ldr	r2, [r6, #0]
 8008a10:	f003 0306 	and.w	r3, r3, #6
 8008a14:	2b04      	cmp	r3, #4
 8008a16:	bf08      	it	eq
 8008a18:	1aad      	subeq	r5, r5, r2
 8008a1a:	68a3      	ldr	r3, [r4, #8]
 8008a1c:	6922      	ldr	r2, [r4, #16]
 8008a1e:	bf0c      	ite	eq
 8008a20:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008a24:	2500      	movne	r5, #0
 8008a26:	4293      	cmp	r3, r2
 8008a28:	bfc4      	itt	gt
 8008a2a:	1a9b      	subgt	r3, r3, r2
 8008a2c:	18ed      	addgt	r5, r5, r3
 8008a2e:	2600      	movs	r6, #0
 8008a30:	341a      	adds	r4, #26
 8008a32:	42b5      	cmp	r5, r6
 8008a34:	d11a      	bne.n	8008a6c <_printf_common+0xc8>
 8008a36:	2000      	movs	r0, #0
 8008a38:	e008      	b.n	8008a4c <_printf_common+0xa8>
 8008a3a:	2301      	movs	r3, #1
 8008a3c:	4652      	mov	r2, sl
 8008a3e:	4649      	mov	r1, r9
 8008a40:	4638      	mov	r0, r7
 8008a42:	47c0      	blx	r8
 8008a44:	3001      	adds	r0, #1
 8008a46:	d103      	bne.n	8008a50 <_printf_common+0xac>
 8008a48:	f04f 30ff 	mov.w	r0, #4294967295
 8008a4c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008a50:	3501      	adds	r5, #1
 8008a52:	e7c6      	b.n	80089e2 <_printf_common+0x3e>
 8008a54:	18e1      	adds	r1, r4, r3
 8008a56:	1c5a      	adds	r2, r3, #1
 8008a58:	2030      	movs	r0, #48	; 0x30
 8008a5a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8008a5e:	4422      	add	r2, r4
 8008a60:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8008a64:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8008a68:	3302      	adds	r3, #2
 8008a6a:	e7c7      	b.n	80089fc <_printf_common+0x58>
 8008a6c:	2301      	movs	r3, #1
 8008a6e:	4622      	mov	r2, r4
 8008a70:	4649      	mov	r1, r9
 8008a72:	4638      	mov	r0, r7
 8008a74:	47c0      	blx	r8
 8008a76:	3001      	adds	r0, #1
 8008a78:	d0e6      	beq.n	8008a48 <_printf_common+0xa4>
 8008a7a:	3601      	adds	r6, #1
 8008a7c:	e7d9      	b.n	8008a32 <_printf_common+0x8e>
	...

08008a80 <_printf_i>:
 8008a80:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008a84:	7e0f      	ldrb	r7, [r1, #24]
 8008a86:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8008a88:	2f78      	cmp	r7, #120	; 0x78
 8008a8a:	4691      	mov	r9, r2
 8008a8c:	4680      	mov	r8, r0
 8008a8e:	460c      	mov	r4, r1
 8008a90:	469a      	mov	sl, r3
 8008a92:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8008a96:	d807      	bhi.n	8008aa8 <_printf_i+0x28>
 8008a98:	2f62      	cmp	r7, #98	; 0x62
 8008a9a:	d80a      	bhi.n	8008ab2 <_printf_i+0x32>
 8008a9c:	2f00      	cmp	r7, #0
 8008a9e:	f000 80d8 	beq.w	8008c52 <_printf_i+0x1d2>
 8008aa2:	2f58      	cmp	r7, #88	; 0x58
 8008aa4:	f000 80a3 	beq.w	8008bee <_printf_i+0x16e>
 8008aa8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008aac:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8008ab0:	e03a      	b.n	8008b28 <_printf_i+0xa8>
 8008ab2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8008ab6:	2b15      	cmp	r3, #21
 8008ab8:	d8f6      	bhi.n	8008aa8 <_printf_i+0x28>
 8008aba:	a101      	add	r1, pc, #4	; (adr r1, 8008ac0 <_printf_i+0x40>)
 8008abc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008ac0:	08008b19 	.word	0x08008b19
 8008ac4:	08008b2d 	.word	0x08008b2d
 8008ac8:	08008aa9 	.word	0x08008aa9
 8008acc:	08008aa9 	.word	0x08008aa9
 8008ad0:	08008aa9 	.word	0x08008aa9
 8008ad4:	08008aa9 	.word	0x08008aa9
 8008ad8:	08008b2d 	.word	0x08008b2d
 8008adc:	08008aa9 	.word	0x08008aa9
 8008ae0:	08008aa9 	.word	0x08008aa9
 8008ae4:	08008aa9 	.word	0x08008aa9
 8008ae8:	08008aa9 	.word	0x08008aa9
 8008aec:	08008c39 	.word	0x08008c39
 8008af0:	08008b5d 	.word	0x08008b5d
 8008af4:	08008c1b 	.word	0x08008c1b
 8008af8:	08008aa9 	.word	0x08008aa9
 8008afc:	08008aa9 	.word	0x08008aa9
 8008b00:	08008c5b 	.word	0x08008c5b
 8008b04:	08008aa9 	.word	0x08008aa9
 8008b08:	08008b5d 	.word	0x08008b5d
 8008b0c:	08008aa9 	.word	0x08008aa9
 8008b10:	08008aa9 	.word	0x08008aa9
 8008b14:	08008c23 	.word	0x08008c23
 8008b18:	682b      	ldr	r3, [r5, #0]
 8008b1a:	1d1a      	adds	r2, r3, #4
 8008b1c:	681b      	ldr	r3, [r3, #0]
 8008b1e:	602a      	str	r2, [r5, #0]
 8008b20:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008b24:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8008b28:	2301      	movs	r3, #1
 8008b2a:	e0a3      	b.n	8008c74 <_printf_i+0x1f4>
 8008b2c:	6820      	ldr	r0, [r4, #0]
 8008b2e:	6829      	ldr	r1, [r5, #0]
 8008b30:	0606      	lsls	r6, r0, #24
 8008b32:	f101 0304 	add.w	r3, r1, #4
 8008b36:	d50a      	bpl.n	8008b4e <_printf_i+0xce>
 8008b38:	680e      	ldr	r6, [r1, #0]
 8008b3a:	602b      	str	r3, [r5, #0]
 8008b3c:	2e00      	cmp	r6, #0
 8008b3e:	da03      	bge.n	8008b48 <_printf_i+0xc8>
 8008b40:	232d      	movs	r3, #45	; 0x2d
 8008b42:	4276      	negs	r6, r6
 8008b44:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008b48:	485e      	ldr	r0, [pc, #376]	; (8008cc4 <_printf_i+0x244>)
 8008b4a:	230a      	movs	r3, #10
 8008b4c:	e019      	b.n	8008b82 <_printf_i+0x102>
 8008b4e:	680e      	ldr	r6, [r1, #0]
 8008b50:	602b      	str	r3, [r5, #0]
 8008b52:	f010 0f40 	tst.w	r0, #64	; 0x40
 8008b56:	bf18      	it	ne
 8008b58:	b236      	sxthne	r6, r6
 8008b5a:	e7ef      	b.n	8008b3c <_printf_i+0xbc>
 8008b5c:	682b      	ldr	r3, [r5, #0]
 8008b5e:	6820      	ldr	r0, [r4, #0]
 8008b60:	1d19      	adds	r1, r3, #4
 8008b62:	6029      	str	r1, [r5, #0]
 8008b64:	0601      	lsls	r1, r0, #24
 8008b66:	d501      	bpl.n	8008b6c <_printf_i+0xec>
 8008b68:	681e      	ldr	r6, [r3, #0]
 8008b6a:	e002      	b.n	8008b72 <_printf_i+0xf2>
 8008b6c:	0646      	lsls	r6, r0, #25
 8008b6e:	d5fb      	bpl.n	8008b68 <_printf_i+0xe8>
 8008b70:	881e      	ldrh	r6, [r3, #0]
 8008b72:	4854      	ldr	r0, [pc, #336]	; (8008cc4 <_printf_i+0x244>)
 8008b74:	2f6f      	cmp	r7, #111	; 0x6f
 8008b76:	bf0c      	ite	eq
 8008b78:	2308      	moveq	r3, #8
 8008b7a:	230a      	movne	r3, #10
 8008b7c:	2100      	movs	r1, #0
 8008b7e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8008b82:	6865      	ldr	r5, [r4, #4]
 8008b84:	60a5      	str	r5, [r4, #8]
 8008b86:	2d00      	cmp	r5, #0
 8008b88:	bfa2      	ittt	ge
 8008b8a:	6821      	ldrge	r1, [r4, #0]
 8008b8c:	f021 0104 	bicge.w	r1, r1, #4
 8008b90:	6021      	strge	r1, [r4, #0]
 8008b92:	b90e      	cbnz	r6, 8008b98 <_printf_i+0x118>
 8008b94:	2d00      	cmp	r5, #0
 8008b96:	d04d      	beq.n	8008c34 <_printf_i+0x1b4>
 8008b98:	4615      	mov	r5, r2
 8008b9a:	fbb6 f1f3 	udiv	r1, r6, r3
 8008b9e:	fb03 6711 	mls	r7, r3, r1, r6
 8008ba2:	5dc7      	ldrb	r7, [r0, r7]
 8008ba4:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8008ba8:	4637      	mov	r7, r6
 8008baa:	42bb      	cmp	r3, r7
 8008bac:	460e      	mov	r6, r1
 8008bae:	d9f4      	bls.n	8008b9a <_printf_i+0x11a>
 8008bb0:	2b08      	cmp	r3, #8
 8008bb2:	d10b      	bne.n	8008bcc <_printf_i+0x14c>
 8008bb4:	6823      	ldr	r3, [r4, #0]
 8008bb6:	07de      	lsls	r6, r3, #31
 8008bb8:	d508      	bpl.n	8008bcc <_printf_i+0x14c>
 8008bba:	6923      	ldr	r3, [r4, #16]
 8008bbc:	6861      	ldr	r1, [r4, #4]
 8008bbe:	4299      	cmp	r1, r3
 8008bc0:	bfde      	ittt	le
 8008bc2:	2330      	movle	r3, #48	; 0x30
 8008bc4:	f805 3c01 	strble.w	r3, [r5, #-1]
 8008bc8:	f105 35ff 	addle.w	r5, r5, #4294967295
 8008bcc:	1b52      	subs	r2, r2, r5
 8008bce:	6122      	str	r2, [r4, #16]
 8008bd0:	f8cd a000 	str.w	sl, [sp]
 8008bd4:	464b      	mov	r3, r9
 8008bd6:	aa03      	add	r2, sp, #12
 8008bd8:	4621      	mov	r1, r4
 8008bda:	4640      	mov	r0, r8
 8008bdc:	f7ff fee2 	bl	80089a4 <_printf_common>
 8008be0:	3001      	adds	r0, #1
 8008be2:	d14c      	bne.n	8008c7e <_printf_i+0x1fe>
 8008be4:	f04f 30ff 	mov.w	r0, #4294967295
 8008be8:	b004      	add	sp, #16
 8008bea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008bee:	4835      	ldr	r0, [pc, #212]	; (8008cc4 <_printf_i+0x244>)
 8008bf0:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8008bf4:	6829      	ldr	r1, [r5, #0]
 8008bf6:	6823      	ldr	r3, [r4, #0]
 8008bf8:	f851 6b04 	ldr.w	r6, [r1], #4
 8008bfc:	6029      	str	r1, [r5, #0]
 8008bfe:	061d      	lsls	r5, r3, #24
 8008c00:	d514      	bpl.n	8008c2c <_printf_i+0x1ac>
 8008c02:	07df      	lsls	r7, r3, #31
 8008c04:	bf44      	itt	mi
 8008c06:	f043 0320 	orrmi.w	r3, r3, #32
 8008c0a:	6023      	strmi	r3, [r4, #0]
 8008c0c:	b91e      	cbnz	r6, 8008c16 <_printf_i+0x196>
 8008c0e:	6823      	ldr	r3, [r4, #0]
 8008c10:	f023 0320 	bic.w	r3, r3, #32
 8008c14:	6023      	str	r3, [r4, #0]
 8008c16:	2310      	movs	r3, #16
 8008c18:	e7b0      	b.n	8008b7c <_printf_i+0xfc>
 8008c1a:	6823      	ldr	r3, [r4, #0]
 8008c1c:	f043 0320 	orr.w	r3, r3, #32
 8008c20:	6023      	str	r3, [r4, #0]
 8008c22:	2378      	movs	r3, #120	; 0x78
 8008c24:	4828      	ldr	r0, [pc, #160]	; (8008cc8 <_printf_i+0x248>)
 8008c26:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8008c2a:	e7e3      	b.n	8008bf4 <_printf_i+0x174>
 8008c2c:	0659      	lsls	r1, r3, #25
 8008c2e:	bf48      	it	mi
 8008c30:	b2b6      	uxthmi	r6, r6
 8008c32:	e7e6      	b.n	8008c02 <_printf_i+0x182>
 8008c34:	4615      	mov	r5, r2
 8008c36:	e7bb      	b.n	8008bb0 <_printf_i+0x130>
 8008c38:	682b      	ldr	r3, [r5, #0]
 8008c3a:	6826      	ldr	r6, [r4, #0]
 8008c3c:	6961      	ldr	r1, [r4, #20]
 8008c3e:	1d18      	adds	r0, r3, #4
 8008c40:	6028      	str	r0, [r5, #0]
 8008c42:	0635      	lsls	r5, r6, #24
 8008c44:	681b      	ldr	r3, [r3, #0]
 8008c46:	d501      	bpl.n	8008c4c <_printf_i+0x1cc>
 8008c48:	6019      	str	r1, [r3, #0]
 8008c4a:	e002      	b.n	8008c52 <_printf_i+0x1d2>
 8008c4c:	0670      	lsls	r0, r6, #25
 8008c4e:	d5fb      	bpl.n	8008c48 <_printf_i+0x1c8>
 8008c50:	8019      	strh	r1, [r3, #0]
 8008c52:	2300      	movs	r3, #0
 8008c54:	6123      	str	r3, [r4, #16]
 8008c56:	4615      	mov	r5, r2
 8008c58:	e7ba      	b.n	8008bd0 <_printf_i+0x150>
 8008c5a:	682b      	ldr	r3, [r5, #0]
 8008c5c:	1d1a      	adds	r2, r3, #4
 8008c5e:	602a      	str	r2, [r5, #0]
 8008c60:	681d      	ldr	r5, [r3, #0]
 8008c62:	6862      	ldr	r2, [r4, #4]
 8008c64:	2100      	movs	r1, #0
 8008c66:	4628      	mov	r0, r5
 8008c68:	f7f7 faea 	bl	8000240 <memchr>
 8008c6c:	b108      	cbz	r0, 8008c72 <_printf_i+0x1f2>
 8008c6e:	1b40      	subs	r0, r0, r5
 8008c70:	6060      	str	r0, [r4, #4]
 8008c72:	6863      	ldr	r3, [r4, #4]
 8008c74:	6123      	str	r3, [r4, #16]
 8008c76:	2300      	movs	r3, #0
 8008c78:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008c7c:	e7a8      	b.n	8008bd0 <_printf_i+0x150>
 8008c7e:	6923      	ldr	r3, [r4, #16]
 8008c80:	462a      	mov	r2, r5
 8008c82:	4649      	mov	r1, r9
 8008c84:	4640      	mov	r0, r8
 8008c86:	47d0      	blx	sl
 8008c88:	3001      	adds	r0, #1
 8008c8a:	d0ab      	beq.n	8008be4 <_printf_i+0x164>
 8008c8c:	6823      	ldr	r3, [r4, #0]
 8008c8e:	079b      	lsls	r3, r3, #30
 8008c90:	d413      	bmi.n	8008cba <_printf_i+0x23a>
 8008c92:	68e0      	ldr	r0, [r4, #12]
 8008c94:	9b03      	ldr	r3, [sp, #12]
 8008c96:	4298      	cmp	r0, r3
 8008c98:	bfb8      	it	lt
 8008c9a:	4618      	movlt	r0, r3
 8008c9c:	e7a4      	b.n	8008be8 <_printf_i+0x168>
 8008c9e:	2301      	movs	r3, #1
 8008ca0:	4632      	mov	r2, r6
 8008ca2:	4649      	mov	r1, r9
 8008ca4:	4640      	mov	r0, r8
 8008ca6:	47d0      	blx	sl
 8008ca8:	3001      	adds	r0, #1
 8008caa:	d09b      	beq.n	8008be4 <_printf_i+0x164>
 8008cac:	3501      	adds	r5, #1
 8008cae:	68e3      	ldr	r3, [r4, #12]
 8008cb0:	9903      	ldr	r1, [sp, #12]
 8008cb2:	1a5b      	subs	r3, r3, r1
 8008cb4:	42ab      	cmp	r3, r5
 8008cb6:	dcf2      	bgt.n	8008c9e <_printf_i+0x21e>
 8008cb8:	e7eb      	b.n	8008c92 <_printf_i+0x212>
 8008cba:	2500      	movs	r5, #0
 8008cbc:	f104 0619 	add.w	r6, r4, #25
 8008cc0:	e7f5      	b.n	8008cae <_printf_i+0x22e>
 8008cc2:	bf00      	nop
 8008cc4:	080093b9 	.word	0x080093b9
 8008cc8:	080093ca 	.word	0x080093ca

08008ccc <_sbrk_r>:
 8008ccc:	b538      	push	{r3, r4, r5, lr}
 8008cce:	4d06      	ldr	r5, [pc, #24]	; (8008ce8 <_sbrk_r+0x1c>)
 8008cd0:	2300      	movs	r3, #0
 8008cd2:	4604      	mov	r4, r0
 8008cd4:	4608      	mov	r0, r1
 8008cd6:	602b      	str	r3, [r5, #0]
 8008cd8:	f7fa f86e 	bl	8002db8 <_sbrk>
 8008cdc:	1c43      	adds	r3, r0, #1
 8008cde:	d102      	bne.n	8008ce6 <_sbrk_r+0x1a>
 8008ce0:	682b      	ldr	r3, [r5, #0]
 8008ce2:	b103      	cbz	r3, 8008ce6 <_sbrk_r+0x1a>
 8008ce4:	6023      	str	r3, [r4, #0]
 8008ce6:	bd38      	pop	{r3, r4, r5, pc}
 8008ce8:	20000828 	.word	0x20000828

08008cec <__sread>:
 8008cec:	b510      	push	{r4, lr}
 8008cee:	460c      	mov	r4, r1
 8008cf0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008cf4:	f000 fab2 	bl	800925c <_read_r>
 8008cf8:	2800      	cmp	r0, #0
 8008cfa:	bfab      	itete	ge
 8008cfc:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8008cfe:	89a3      	ldrhlt	r3, [r4, #12]
 8008d00:	181b      	addge	r3, r3, r0
 8008d02:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8008d06:	bfac      	ite	ge
 8008d08:	6563      	strge	r3, [r4, #84]	; 0x54
 8008d0a:	81a3      	strhlt	r3, [r4, #12]
 8008d0c:	bd10      	pop	{r4, pc}

08008d0e <__swrite>:
 8008d0e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008d12:	461f      	mov	r7, r3
 8008d14:	898b      	ldrh	r3, [r1, #12]
 8008d16:	05db      	lsls	r3, r3, #23
 8008d18:	4605      	mov	r5, r0
 8008d1a:	460c      	mov	r4, r1
 8008d1c:	4616      	mov	r6, r2
 8008d1e:	d505      	bpl.n	8008d2c <__swrite+0x1e>
 8008d20:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008d24:	2302      	movs	r3, #2
 8008d26:	2200      	movs	r2, #0
 8008d28:	f000 f9c8 	bl	80090bc <_lseek_r>
 8008d2c:	89a3      	ldrh	r3, [r4, #12]
 8008d2e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008d32:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008d36:	81a3      	strh	r3, [r4, #12]
 8008d38:	4632      	mov	r2, r6
 8008d3a:	463b      	mov	r3, r7
 8008d3c:	4628      	mov	r0, r5
 8008d3e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008d42:	f000 b869 	b.w	8008e18 <_write_r>

08008d46 <__sseek>:
 8008d46:	b510      	push	{r4, lr}
 8008d48:	460c      	mov	r4, r1
 8008d4a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008d4e:	f000 f9b5 	bl	80090bc <_lseek_r>
 8008d52:	1c43      	adds	r3, r0, #1
 8008d54:	89a3      	ldrh	r3, [r4, #12]
 8008d56:	bf15      	itete	ne
 8008d58:	6560      	strne	r0, [r4, #84]	; 0x54
 8008d5a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8008d5e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8008d62:	81a3      	strheq	r3, [r4, #12]
 8008d64:	bf18      	it	ne
 8008d66:	81a3      	strhne	r3, [r4, #12]
 8008d68:	bd10      	pop	{r4, pc}

08008d6a <__sclose>:
 8008d6a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008d6e:	f000 b8d3 	b.w	8008f18 <_close_r>
	...

08008d74 <__swbuf_r>:
 8008d74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008d76:	460e      	mov	r6, r1
 8008d78:	4614      	mov	r4, r2
 8008d7a:	4605      	mov	r5, r0
 8008d7c:	b118      	cbz	r0, 8008d86 <__swbuf_r+0x12>
 8008d7e:	6983      	ldr	r3, [r0, #24]
 8008d80:	b90b      	cbnz	r3, 8008d86 <__swbuf_r+0x12>
 8008d82:	f7ff fb81 	bl	8008488 <__sinit>
 8008d86:	4b21      	ldr	r3, [pc, #132]	; (8008e0c <__swbuf_r+0x98>)
 8008d88:	429c      	cmp	r4, r3
 8008d8a:	d12b      	bne.n	8008de4 <__swbuf_r+0x70>
 8008d8c:	686c      	ldr	r4, [r5, #4]
 8008d8e:	69a3      	ldr	r3, [r4, #24]
 8008d90:	60a3      	str	r3, [r4, #8]
 8008d92:	89a3      	ldrh	r3, [r4, #12]
 8008d94:	071a      	lsls	r2, r3, #28
 8008d96:	d52f      	bpl.n	8008df8 <__swbuf_r+0x84>
 8008d98:	6923      	ldr	r3, [r4, #16]
 8008d9a:	b36b      	cbz	r3, 8008df8 <__swbuf_r+0x84>
 8008d9c:	6923      	ldr	r3, [r4, #16]
 8008d9e:	6820      	ldr	r0, [r4, #0]
 8008da0:	1ac0      	subs	r0, r0, r3
 8008da2:	6963      	ldr	r3, [r4, #20]
 8008da4:	b2f6      	uxtb	r6, r6
 8008da6:	4283      	cmp	r3, r0
 8008da8:	4637      	mov	r7, r6
 8008daa:	dc04      	bgt.n	8008db6 <__swbuf_r+0x42>
 8008dac:	4621      	mov	r1, r4
 8008dae:	4628      	mov	r0, r5
 8008db0:	f000 f948 	bl	8009044 <_fflush_r>
 8008db4:	bb30      	cbnz	r0, 8008e04 <__swbuf_r+0x90>
 8008db6:	68a3      	ldr	r3, [r4, #8]
 8008db8:	3b01      	subs	r3, #1
 8008dba:	60a3      	str	r3, [r4, #8]
 8008dbc:	6823      	ldr	r3, [r4, #0]
 8008dbe:	1c5a      	adds	r2, r3, #1
 8008dc0:	6022      	str	r2, [r4, #0]
 8008dc2:	701e      	strb	r6, [r3, #0]
 8008dc4:	6963      	ldr	r3, [r4, #20]
 8008dc6:	3001      	adds	r0, #1
 8008dc8:	4283      	cmp	r3, r0
 8008dca:	d004      	beq.n	8008dd6 <__swbuf_r+0x62>
 8008dcc:	89a3      	ldrh	r3, [r4, #12]
 8008dce:	07db      	lsls	r3, r3, #31
 8008dd0:	d506      	bpl.n	8008de0 <__swbuf_r+0x6c>
 8008dd2:	2e0a      	cmp	r6, #10
 8008dd4:	d104      	bne.n	8008de0 <__swbuf_r+0x6c>
 8008dd6:	4621      	mov	r1, r4
 8008dd8:	4628      	mov	r0, r5
 8008dda:	f000 f933 	bl	8009044 <_fflush_r>
 8008dde:	b988      	cbnz	r0, 8008e04 <__swbuf_r+0x90>
 8008de0:	4638      	mov	r0, r7
 8008de2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008de4:	4b0a      	ldr	r3, [pc, #40]	; (8008e10 <__swbuf_r+0x9c>)
 8008de6:	429c      	cmp	r4, r3
 8008de8:	d101      	bne.n	8008dee <__swbuf_r+0x7a>
 8008dea:	68ac      	ldr	r4, [r5, #8]
 8008dec:	e7cf      	b.n	8008d8e <__swbuf_r+0x1a>
 8008dee:	4b09      	ldr	r3, [pc, #36]	; (8008e14 <__swbuf_r+0xa0>)
 8008df0:	429c      	cmp	r4, r3
 8008df2:	bf08      	it	eq
 8008df4:	68ec      	ldreq	r4, [r5, #12]
 8008df6:	e7ca      	b.n	8008d8e <__swbuf_r+0x1a>
 8008df8:	4621      	mov	r1, r4
 8008dfa:	4628      	mov	r0, r5
 8008dfc:	f000 f81e 	bl	8008e3c <__swsetup_r>
 8008e00:	2800      	cmp	r0, #0
 8008e02:	d0cb      	beq.n	8008d9c <__swbuf_r+0x28>
 8008e04:	f04f 37ff 	mov.w	r7, #4294967295
 8008e08:	e7ea      	b.n	8008de0 <__swbuf_r+0x6c>
 8008e0a:	bf00      	nop
 8008e0c:	08009368 	.word	0x08009368
 8008e10:	08009388 	.word	0x08009388
 8008e14:	08009348 	.word	0x08009348

08008e18 <_write_r>:
 8008e18:	b538      	push	{r3, r4, r5, lr}
 8008e1a:	4d07      	ldr	r5, [pc, #28]	; (8008e38 <_write_r+0x20>)
 8008e1c:	4604      	mov	r4, r0
 8008e1e:	4608      	mov	r0, r1
 8008e20:	4611      	mov	r1, r2
 8008e22:	2200      	movs	r2, #0
 8008e24:	602a      	str	r2, [r5, #0]
 8008e26:	461a      	mov	r2, r3
 8008e28:	f7f9 ff75 	bl	8002d16 <_write>
 8008e2c:	1c43      	adds	r3, r0, #1
 8008e2e:	d102      	bne.n	8008e36 <_write_r+0x1e>
 8008e30:	682b      	ldr	r3, [r5, #0]
 8008e32:	b103      	cbz	r3, 8008e36 <_write_r+0x1e>
 8008e34:	6023      	str	r3, [r4, #0]
 8008e36:	bd38      	pop	{r3, r4, r5, pc}
 8008e38:	20000828 	.word	0x20000828

08008e3c <__swsetup_r>:
 8008e3c:	4b32      	ldr	r3, [pc, #200]	; (8008f08 <__swsetup_r+0xcc>)
 8008e3e:	b570      	push	{r4, r5, r6, lr}
 8008e40:	681d      	ldr	r5, [r3, #0]
 8008e42:	4606      	mov	r6, r0
 8008e44:	460c      	mov	r4, r1
 8008e46:	b125      	cbz	r5, 8008e52 <__swsetup_r+0x16>
 8008e48:	69ab      	ldr	r3, [r5, #24]
 8008e4a:	b913      	cbnz	r3, 8008e52 <__swsetup_r+0x16>
 8008e4c:	4628      	mov	r0, r5
 8008e4e:	f7ff fb1b 	bl	8008488 <__sinit>
 8008e52:	4b2e      	ldr	r3, [pc, #184]	; (8008f0c <__swsetup_r+0xd0>)
 8008e54:	429c      	cmp	r4, r3
 8008e56:	d10f      	bne.n	8008e78 <__swsetup_r+0x3c>
 8008e58:	686c      	ldr	r4, [r5, #4]
 8008e5a:	89a3      	ldrh	r3, [r4, #12]
 8008e5c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008e60:	0719      	lsls	r1, r3, #28
 8008e62:	d42c      	bmi.n	8008ebe <__swsetup_r+0x82>
 8008e64:	06dd      	lsls	r5, r3, #27
 8008e66:	d411      	bmi.n	8008e8c <__swsetup_r+0x50>
 8008e68:	2309      	movs	r3, #9
 8008e6a:	6033      	str	r3, [r6, #0]
 8008e6c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8008e70:	81a3      	strh	r3, [r4, #12]
 8008e72:	f04f 30ff 	mov.w	r0, #4294967295
 8008e76:	e03e      	b.n	8008ef6 <__swsetup_r+0xba>
 8008e78:	4b25      	ldr	r3, [pc, #148]	; (8008f10 <__swsetup_r+0xd4>)
 8008e7a:	429c      	cmp	r4, r3
 8008e7c:	d101      	bne.n	8008e82 <__swsetup_r+0x46>
 8008e7e:	68ac      	ldr	r4, [r5, #8]
 8008e80:	e7eb      	b.n	8008e5a <__swsetup_r+0x1e>
 8008e82:	4b24      	ldr	r3, [pc, #144]	; (8008f14 <__swsetup_r+0xd8>)
 8008e84:	429c      	cmp	r4, r3
 8008e86:	bf08      	it	eq
 8008e88:	68ec      	ldreq	r4, [r5, #12]
 8008e8a:	e7e6      	b.n	8008e5a <__swsetup_r+0x1e>
 8008e8c:	0758      	lsls	r0, r3, #29
 8008e8e:	d512      	bpl.n	8008eb6 <__swsetup_r+0x7a>
 8008e90:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008e92:	b141      	cbz	r1, 8008ea6 <__swsetup_r+0x6a>
 8008e94:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008e98:	4299      	cmp	r1, r3
 8008e9a:	d002      	beq.n	8008ea2 <__swsetup_r+0x66>
 8008e9c:	4630      	mov	r0, r6
 8008e9e:	f000 f991 	bl	80091c4 <_free_r>
 8008ea2:	2300      	movs	r3, #0
 8008ea4:	6363      	str	r3, [r4, #52]	; 0x34
 8008ea6:	89a3      	ldrh	r3, [r4, #12]
 8008ea8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8008eac:	81a3      	strh	r3, [r4, #12]
 8008eae:	2300      	movs	r3, #0
 8008eb0:	6063      	str	r3, [r4, #4]
 8008eb2:	6923      	ldr	r3, [r4, #16]
 8008eb4:	6023      	str	r3, [r4, #0]
 8008eb6:	89a3      	ldrh	r3, [r4, #12]
 8008eb8:	f043 0308 	orr.w	r3, r3, #8
 8008ebc:	81a3      	strh	r3, [r4, #12]
 8008ebe:	6923      	ldr	r3, [r4, #16]
 8008ec0:	b94b      	cbnz	r3, 8008ed6 <__swsetup_r+0x9a>
 8008ec2:	89a3      	ldrh	r3, [r4, #12]
 8008ec4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8008ec8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008ecc:	d003      	beq.n	8008ed6 <__swsetup_r+0x9a>
 8008ece:	4621      	mov	r1, r4
 8008ed0:	4630      	mov	r0, r6
 8008ed2:	f000 f92b 	bl	800912c <__smakebuf_r>
 8008ed6:	89a0      	ldrh	r0, [r4, #12]
 8008ed8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008edc:	f010 0301 	ands.w	r3, r0, #1
 8008ee0:	d00a      	beq.n	8008ef8 <__swsetup_r+0xbc>
 8008ee2:	2300      	movs	r3, #0
 8008ee4:	60a3      	str	r3, [r4, #8]
 8008ee6:	6963      	ldr	r3, [r4, #20]
 8008ee8:	425b      	negs	r3, r3
 8008eea:	61a3      	str	r3, [r4, #24]
 8008eec:	6923      	ldr	r3, [r4, #16]
 8008eee:	b943      	cbnz	r3, 8008f02 <__swsetup_r+0xc6>
 8008ef0:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8008ef4:	d1ba      	bne.n	8008e6c <__swsetup_r+0x30>
 8008ef6:	bd70      	pop	{r4, r5, r6, pc}
 8008ef8:	0781      	lsls	r1, r0, #30
 8008efa:	bf58      	it	pl
 8008efc:	6963      	ldrpl	r3, [r4, #20]
 8008efe:	60a3      	str	r3, [r4, #8]
 8008f00:	e7f4      	b.n	8008eec <__swsetup_r+0xb0>
 8008f02:	2000      	movs	r0, #0
 8008f04:	e7f7      	b.n	8008ef6 <__swsetup_r+0xba>
 8008f06:	bf00      	nop
 8008f08:	20000018 	.word	0x20000018
 8008f0c:	08009368 	.word	0x08009368
 8008f10:	08009388 	.word	0x08009388
 8008f14:	08009348 	.word	0x08009348

08008f18 <_close_r>:
 8008f18:	b538      	push	{r3, r4, r5, lr}
 8008f1a:	4d06      	ldr	r5, [pc, #24]	; (8008f34 <_close_r+0x1c>)
 8008f1c:	2300      	movs	r3, #0
 8008f1e:	4604      	mov	r4, r0
 8008f20:	4608      	mov	r0, r1
 8008f22:	602b      	str	r3, [r5, #0]
 8008f24:	f7f9 ff13 	bl	8002d4e <_close>
 8008f28:	1c43      	adds	r3, r0, #1
 8008f2a:	d102      	bne.n	8008f32 <_close_r+0x1a>
 8008f2c:	682b      	ldr	r3, [r5, #0]
 8008f2e:	b103      	cbz	r3, 8008f32 <_close_r+0x1a>
 8008f30:	6023      	str	r3, [r4, #0]
 8008f32:	bd38      	pop	{r3, r4, r5, pc}
 8008f34:	20000828 	.word	0x20000828

08008f38 <__sflush_r>:
 8008f38:	898a      	ldrh	r2, [r1, #12]
 8008f3a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008f3e:	4605      	mov	r5, r0
 8008f40:	0710      	lsls	r0, r2, #28
 8008f42:	460c      	mov	r4, r1
 8008f44:	d458      	bmi.n	8008ff8 <__sflush_r+0xc0>
 8008f46:	684b      	ldr	r3, [r1, #4]
 8008f48:	2b00      	cmp	r3, #0
 8008f4a:	dc05      	bgt.n	8008f58 <__sflush_r+0x20>
 8008f4c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8008f4e:	2b00      	cmp	r3, #0
 8008f50:	dc02      	bgt.n	8008f58 <__sflush_r+0x20>
 8008f52:	2000      	movs	r0, #0
 8008f54:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008f58:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008f5a:	2e00      	cmp	r6, #0
 8008f5c:	d0f9      	beq.n	8008f52 <__sflush_r+0x1a>
 8008f5e:	2300      	movs	r3, #0
 8008f60:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8008f64:	682f      	ldr	r7, [r5, #0]
 8008f66:	602b      	str	r3, [r5, #0]
 8008f68:	d032      	beq.n	8008fd0 <__sflush_r+0x98>
 8008f6a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8008f6c:	89a3      	ldrh	r3, [r4, #12]
 8008f6e:	075a      	lsls	r2, r3, #29
 8008f70:	d505      	bpl.n	8008f7e <__sflush_r+0x46>
 8008f72:	6863      	ldr	r3, [r4, #4]
 8008f74:	1ac0      	subs	r0, r0, r3
 8008f76:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8008f78:	b10b      	cbz	r3, 8008f7e <__sflush_r+0x46>
 8008f7a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8008f7c:	1ac0      	subs	r0, r0, r3
 8008f7e:	2300      	movs	r3, #0
 8008f80:	4602      	mov	r2, r0
 8008f82:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008f84:	6a21      	ldr	r1, [r4, #32]
 8008f86:	4628      	mov	r0, r5
 8008f88:	47b0      	blx	r6
 8008f8a:	1c43      	adds	r3, r0, #1
 8008f8c:	89a3      	ldrh	r3, [r4, #12]
 8008f8e:	d106      	bne.n	8008f9e <__sflush_r+0x66>
 8008f90:	6829      	ldr	r1, [r5, #0]
 8008f92:	291d      	cmp	r1, #29
 8008f94:	d82c      	bhi.n	8008ff0 <__sflush_r+0xb8>
 8008f96:	4a2a      	ldr	r2, [pc, #168]	; (8009040 <__sflush_r+0x108>)
 8008f98:	40ca      	lsrs	r2, r1
 8008f9a:	07d6      	lsls	r6, r2, #31
 8008f9c:	d528      	bpl.n	8008ff0 <__sflush_r+0xb8>
 8008f9e:	2200      	movs	r2, #0
 8008fa0:	6062      	str	r2, [r4, #4]
 8008fa2:	04d9      	lsls	r1, r3, #19
 8008fa4:	6922      	ldr	r2, [r4, #16]
 8008fa6:	6022      	str	r2, [r4, #0]
 8008fa8:	d504      	bpl.n	8008fb4 <__sflush_r+0x7c>
 8008faa:	1c42      	adds	r2, r0, #1
 8008fac:	d101      	bne.n	8008fb2 <__sflush_r+0x7a>
 8008fae:	682b      	ldr	r3, [r5, #0]
 8008fb0:	b903      	cbnz	r3, 8008fb4 <__sflush_r+0x7c>
 8008fb2:	6560      	str	r0, [r4, #84]	; 0x54
 8008fb4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008fb6:	602f      	str	r7, [r5, #0]
 8008fb8:	2900      	cmp	r1, #0
 8008fba:	d0ca      	beq.n	8008f52 <__sflush_r+0x1a>
 8008fbc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008fc0:	4299      	cmp	r1, r3
 8008fc2:	d002      	beq.n	8008fca <__sflush_r+0x92>
 8008fc4:	4628      	mov	r0, r5
 8008fc6:	f000 f8fd 	bl	80091c4 <_free_r>
 8008fca:	2000      	movs	r0, #0
 8008fcc:	6360      	str	r0, [r4, #52]	; 0x34
 8008fce:	e7c1      	b.n	8008f54 <__sflush_r+0x1c>
 8008fd0:	6a21      	ldr	r1, [r4, #32]
 8008fd2:	2301      	movs	r3, #1
 8008fd4:	4628      	mov	r0, r5
 8008fd6:	47b0      	blx	r6
 8008fd8:	1c41      	adds	r1, r0, #1
 8008fda:	d1c7      	bne.n	8008f6c <__sflush_r+0x34>
 8008fdc:	682b      	ldr	r3, [r5, #0]
 8008fde:	2b00      	cmp	r3, #0
 8008fe0:	d0c4      	beq.n	8008f6c <__sflush_r+0x34>
 8008fe2:	2b1d      	cmp	r3, #29
 8008fe4:	d001      	beq.n	8008fea <__sflush_r+0xb2>
 8008fe6:	2b16      	cmp	r3, #22
 8008fe8:	d101      	bne.n	8008fee <__sflush_r+0xb6>
 8008fea:	602f      	str	r7, [r5, #0]
 8008fec:	e7b1      	b.n	8008f52 <__sflush_r+0x1a>
 8008fee:	89a3      	ldrh	r3, [r4, #12]
 8008ff0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008ff4:	81a3      	strh	r3, [r4, #12]
 8008ff6:	e7ad      	b.n	8008f54 <__sflush_r+0x1c>
 8008ff8:	690f      	ldr	r7, [r1, #16]
 8008ffa:	2f00      	cmp	r7, #0
 8008ffc:	d0a9      	beq.n	8008f52 <__sflush_r+0x1a>
 8008ffe:	0793      	lsls	r3, r2, #30
 8009000:	680e      	ldr	r6, [r1, #0]
 8009002:	bf08      	it	eq
 8009004:	694b      	ldreq	r3, [r1, #20]
 8009006:	600f      	str	r7, [r1, #0]
 8009008:	bf18      	it	ne
 800900a:	2300      	movne	r3, #0
 800900c:	eba6 0807 	sub.w	r8, r6, r7
 8009010:	608b      	str	r3, [r1, #8]
 8009012:	f1b8 0f00 	cmp.w	r8, #0
 8009016:	dd9c      	ble.n	8008f52 <__sflush_r+0x1a>
 8009018:	6a21      	ldr	r1, [r4, #32]
 800901a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800901c:	4643      	mov	r3, r8
 800901e:	463a      	mov	r2, r7
 8009020:	4628      	mov	r0, r5
 8009022:	47b0      	blx	r6
 8009024:	2800      	cmp	r0, #0
 8009026:	dc06      	bgt.n	8009036 <__sflush_r+0xfe>
 8009028:	89a3      	ldrh	r3, [r4, #12]
 800902a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800902e:	81a3      	strh	r3, [r4, #12]
 8009030:	f04f 30ff 	mov.w	r0, #4294967295
 8009034:	e78e      	b.n	8008f54 <__sflush_r+0x1c>
 8009036:	4407      	add	r7, r0
 8009038:	eba8 0800 	sub.w	r8, r8, r0
 800903c:	e7e9      	b.n	8009012 <__sflush_r+0xda>
 800903e:	bf00      	nop
 8009040:	20400001 	.word	0x20400001

08009044 <_fflush_r>:
 8009044:	b538      	push	{r3, r4, r5, lr}
 8009046:	690b      	ldr	r3, [r1, #16]
 8009048:	4605      	mov	r5, r0
 800904a:	460c      	mov	r4, r1
 800904c:	b913      	cbnz	r3, 8009054 <_fflush_r+0x10>
 800904e:	2500      	movs	r5, #0
 8009050:	4628      	mov	r0, r5
 8009052:	bd38      	pop	{r3, r4, r5, pc}
 8009054:	b118      	cbz	r0, 800905e <_fflush_r+0x1a>
 8009056:	6983      	ldr	r3, [r0, #24]
 8009058:	b90b      	cbnz	r3, 800905e <_fflush_r+0x1a>
 800905a:	f7ff fa15 	bl	8008488 <__sinit>
 800905e:	4b14      	ldr	r3, [pc, #80]	; (80090b0 <_fflush_r+0x6c>)
 8009060:	429c      	cmp	r4, r3
 8009062:	d11b      	bne.n	800909c <_fflush_r+0x58>
 8009064:	686c      	ldr	r4, [r5, #4]
 8009066:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800906a:	2b00      	cmp	r3, #0
 800906c:	d0ef      	beq.n	800904e <_fflush_r+0xa>
 800906e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8009070:	07d0      	lsls	r0, r2, #31
 8009072:	d404      	bmi.n	800907e <_fflush_r+0x3a>
 8009074:	0599      	lsls	r1, r3, #22
 8009076:	d402      	bmi.n	800907e <_fflush_r+0x3a>
 8009078:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800907a:	f7ff faa3 	bl	80085c4 <__retarget_lock_acquire_recursive>
 800907e:	4628      	mov	r0, r5
 8009080:	4621      	mov	r1, r4
 8009082:	f7ff ff59 	bl	8008f38 <__sflush_r>
 8009086:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009088:	07da      	lsls	r2, r3, #31
 800908a:	4605      	mov	r5, r0
 800908c:	d4e0      	bmi.n	8009050 <_fflush_r+0xc>
 800908e:	89a3      	ldrh	r3, [r4, #12]
 8009090:	059b      	lsls	r3, r3, #22
 8009092:	d4dd      	bmi.n	8009050 <_fflush_r+0xc>
 8009094:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009096:	f7ff fa96 	bl	80085c6 <__retarget_lock_release_recursive>
 800909a:	e7d9      	b.n	8009050 <_fflush_r+0xc>
 800909c:	4b05      	ldr	r3, [pc, #20]	; (80090b4 <_fflush_r+0x70>)
 800909e:	429c      	cmp	r4, r3
 80090a0:	d101      	bne.n	80090a6 <_fflush_r+0x62>
 80090a2:	68ac      	ldr	r4, [r5, #8]
 80090a4:	e7df      	b.n	8009066 <_fflush_r+0x22>
 80090a6:	4b04      	ldr	r3, [pc, #16]	; (80090b8 <_fflush_r+0x74>)
 80090a8:	429c      	cmp	r4, r3
 80090aa:	bf08      	it	eq
 80090ac:	68ec      	ldreq	r4, [r5, #12]
 80090ae:	e7da      	b.n	8009066 <_fflush_r+0x22>
 80090b0:	08009368 	.word	0x08009368
 80090b4:	08009388 	.word	0x08009388
 80090b8:	08009348 	.word	0x08009348

080090bc <_lseek_r>:
 80090bc:	b538      	push	{r3, r4, r5, lr}
 80090be:	4d07      	ldr	r5, [pc, #28]	; (80090dc <_lseek_r+0x20>)
 80090c0:	4604      	mov	r4, r0
 80090c2:	4608      	mov	r0, r1
 80090c4:	4611      	mov	r1, r2
 80090c6:	2200      	movs	r2, #0
 80090c8:	602a      	str	r2, [r5, #0]
 80090ca:	461a      	mov	r2, r3
 80090cc:	f7f9 fe66 	bl	8002d9c <_lseek>
 80090d0:	1c43      	adds	r3, r0, #1
 80090d2:	d102      	bne.n	80090da <_lseek_r+0x1e>
 80090d4:	682b      	ldr	r3, [r5, #0]
 80090d6:	b103      	cbz	r3, 80090da <_lseek_r+0x1e>
 80090d8:	6023      	str	r3, [r4, #0]
 80090da:	bd38      	pop	{r3, r4, r5, pc}
 80090dc:	20000828 	.word	0x20000828

080090e0 <__swhatbuf_r>:
 80090e0:	b570      	push	{r4, r5, r6, lr}
 80090e2:	460e      	mov	r6, r1
 80090e4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80090e8:	2900      	cmp	r1, #0
 80090ea:	b096      	sub	sp, #88	; 0x58
 80090ec:	4614      	mov	r4, r2
 80090ee:	461d      	mov	r5, r3
 80090f0:	da08      	bge.n	8009104 <__swhatbuf_r+0x24>
 80090f2:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 80090f6:	2200      	movs	r2, #0
 80090f8:	602a      	str	r2, [r5, #0]
 80090fa:	061a      	lsls	r2, r3, #24
 80090fc:	d410      	bmi.n	8009120 <__swhatbuf_r+0x40>
 80090fe:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009102:	e00e      	b.n	8009122 <__swhatbuf_r+0x42>
 8009104:	466a      	mov	r2, sp
 8009106:	f000 f8bb 	bl	8009280 <_fstat_r>
 800910a:	2800      	cmp	r0, #0
 800910c:	dbf1      	blt.n	80090f2 <__swhatbuf_r+0x12>
 800910e:	9a01      	ldr	r2, [sp, #4]
 8009110:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8009114:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8009118:	425a      	negs	r2, r3
 800911a:	415a      	adcs	r2, r3
 800911c:	602a      	str	r2, [r5, #0]
 800911e:	e7ee      	b.n	80090fe <__swhatbuf_r+0x1e>
 8009120:	2340      	movs	r3, #64	; 0x40
 8009122:	2000      	movs	r0, #0
 8009124:	6023      	str	r3, [r4, #0]
 8009126:	b016      	add	sp, #88	; 0x58
 8009128:	bd70      	pop	{r4, r5, r6, pc}
	...

0800912c <__smakebuf_r>:
 800912c:	898b      	ldrh	r3, [r1, #12]
 800912e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8009130:	079d      	lsls	r5, r3, #30
 8009132:	4606      	mov	r6, r0
 8009134:	460c      	mov	r4, r1
 8009136:	d507      	bpl.n	8009148 <__smakebuf_r+0x1c>
 8009138:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800913c:	6023      	str	r3, [r4, #0]
 800913e:	6123      	str	r3, [r4, #16]
 8009140:	2301      	movs	r3, #1
 8009142:	6163      	str	r3, [r4, #20]
 8009144:	b002      	add	sp, #8
 8009146:	bd70      	pop	{r4, r5, r6, pc}
 8009148:	ab01      	add	r3, sp, #4
 800914a:	466a      	mov	r2, sp
 800914c:	f7ff ffc8 	bl	80090e0 <__swhatbuf_r>
 8009150:	9900      	ldr	r1, [sp, #0]
 8009152:	4605      	mov	r5, r0
 8009154:	4630      	mov	r0, r6
 8009156:	f7ff fa57 	bl	8008608 <_malloc_r>
 800915a:	b948      	cbnz	r0, 8009170 <__smakebuf_r+0x44>
 800915c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009160:	059a      	lsls	r2, r3, #22
 8009162:	d4ef      	bmi.n	8009144 <__smakebuf_r+0x18>
 8009164:	f023 0303 	bic.w	r3, r3, #3
 8009168:	f043 0302 	orr.w	r3, r3, #2
 800916c:	81a3      	strh	r3, [r4, #12]
 800916e:	e7e3      	b.n	8009138 <__smakebuf_r+0xc>
 8009170:	4b0d      	ldr	r3, [pc, #52]	; (80091a8 <__smakebuf_r+0x7c>)
 8009172:	62b3      	str	r3, [r6, #40]	; 0x28
 8009174:	89a3      	ldrh	r3, [r4, #12]
 8009176:	6020      	str	r0, [r4, #0]
 8009178:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800917c:	81a3      	strh	r3, [r4, #12]
 800917e:	9b00      	ldr	r3, [sp, #0]
 8009180:	6163      	str	r3, [r4, #20]
 8009182:	9b01      	ldr	r3, [sp, #4]
 8009184:	6120      	str	r0, [r4, #16]
 8009186:	b15b      	cbz	r3, 80091a0 <__smakebuf_r+0x74>
 8009188:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800918c:	4630      	mov	r0, r6
 800918e:	f000 f889 	bl	80092a4 <_isatty_r>
 8009192:	b128      	cbz	r0, 80091a0 <__smakebuf_r+0x74>
 8009194:	89a3      	ldrh	r3, [r4, #12]
 8009196:	f023 0303 	bic.w	r3, r3, #3
 800919a:	f043 0301 	orr.w	r3, r3, #1
 800919e:	81a3      	strh	r3, [r4, #12]
 80091a0:	89a0      	ldrh	r0, [r4, #12]
 80091a2:	4305      	orrs	r5, r0
 80091a4:	81a5      	strh	r5, [r4, #12]
 80091a6:	e7cd      	b.n	8009144 <__smakebuf_r+0x18>
 80091a8:	08008421 	.word	0x08008421

080091ac <__malloc_lock>:
 80091ac:	4801      	ldr	r0, [pc, #4]	; (80091b4 <__malloc_lock+0x8>)
 80091ae:	f7ff ba09 	b.w	80085c4 <__retarget_lock_acquire_recursive>
 80091b2:	bf00      	nop
 80091b4:	2000081c 	.word	0x2000081c

080091b8 <__malloc_unlock>:
 80091b8:	4801      	ldr	r0, [pc, #4]	; (80091c0 <__malloc_unlock+0x8>)
 80091ba:	f7ff ba04 	b.w	80085c6 <__retarget_lock_release_recursive>
 80091be:	bf00      	nop
 80091c0:	2000081c 	.word	0x2000081c

080091c4 <_free_r>:
 80091c4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80091c6:	2900      	cmp	r1, #0
 80091c8:	d044      	beq.n	8009254 <_free_r+0x90>
 80091ca:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80091ce:	9001      	str	r0, [sp, #4]
 80091d0:	2b00      	cmp	r3, #0
 80091d2:	f1a1 0404 	sub.w	r4, r1, #4
 80091d6:	bfb8      	it	lt
 80091d8:	18e4      	addlt	r4, r4, r3
 80091da:	f7ff ffe7 	bl	80091ac <__malloc_lock>
 80091de:	4a1e      	ldr	r2, [pc, #120]	; (8009258 <_free_r+0x94>)
 80091e0:	9801      	ldr	r0, [sp, #4]
 80091e2:	6813      	ldr	r3, [r2, #0]
 80091e4:	b933      	cbnz	r3, 80091f4 <_free_r+0x30>
 80091e6:	6063      	str	r3, [r4, #4]
 80091e8:	6014      	str	r4, [r2, #0]
 80091ea:	b003      	add	sp, #12
 80091ec:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80091f0:	f7ff bfe2 	b.w	80091b8 <__malloc_unlock>
 80091f4:	42a3      	cmp	r3, r4
 80091f6:	d908      	bls.n	800920a <_free_r+0x46>
 80091f8:	6825      	ldr	r5, [r4, #0]
 80091fa:	1961      	adds	r1, r4, r5
 80091fc:	428b      	cmp	r3, r1
 80091fe:	bf01      	itttt	eq
 8009200:	6819      	ldreq	r1, [r3, #0]
 8009202:	685b      	ldreq	r3, [r3, #4]
 8009204:	1949      	addeq	r1, r1, r5
 8009206:	6021      	streq	r1, [r4, #0]
 8009208:	e7ed      	b.n	80091e6 <_free_r+0x22>
 800920a:	461a      	mov	r2, r3
 800920c:	685b      	ldr	r3, [r3, #4]
 800920e:	b10b      	cbz	r3, 8009214 <_free_r+0x50>
 8009210:	42a3      	cmp	r3, r4
 8009212:	d9fa      	bls.n	800920a <_free_r+0x46>
 8009214:	6811      	ldr	r1, [r2, #0]
 8009216:	1855      	adds	r5, r2, r1
 8009218:	42a5      	cmp	r5, r4
 800921a:	d10b      	bne.n	8009234 <_free_r+0x70>
 800921c:	6824      	ldr	r4, [r4, #0]
 800921e:	4421      	add	r1, r4
 8009220:	1854      	adds	r4, r2, r1
 8009222:	42a3      	cmp	r3, r4
 8009224:	6011      	str	r1, [r2, #0]
 8009226:	d1e0      	bne.n	80091ea <_free_r+0x26>
 8009228:	681c      	ldr	r4, [r3, #0]
 800922a:	685b      	ldr	r3, [r3, #4]
 800922c:	6053      	str	r3, [r2, #4]
 800922e:	4421      	add	r1, r4
 8009230:	6011      	str	r1, [r2, #0]
 8009232:	e7da      	b.n	80091ea <_free_r+0x26>
 8009234:	d902      	bls.n	800923c <_free_r+0x78>
 8009236:	230c      	movs	r3, #12
 8009238:	6003      	str	r3, [r0, #0]
 800923a:	e7d6      	b.n	80091ea <_free_r+0x26>
 800923c:	6825      	ldr	r5, [r4, #0]
 800923e:	1961      	adds	r1, r4, r5
 8009240:	428b      	cmp	r3, r1
 8009242:	bf04      	itt	eq
 8009244:	6819      	ldreq	r1, [r3, #0]
 8009246:	685b      	ldreq	r3, [r3, #4]
 8009248:	6063      	str	r3, [r4, #4]
 800924a:	bf04      	itt	eq
 800924c:	1949      	addeq	r1, r1, r5
 800924e:	6021      	streq	r1, [r4, #0]
 8009250:	6054      	str	r4, [r2, #4]
 8009252:	e7ca      	b.n	80091ea <_free_r+0x26>
 8009254:	b003      	add	sp, #12
 8009256:	bd30      	pop	{r4, r5, pc}
 8009258:	20000820 	.word	0x20000820

0800925c <_read_r>:
 800925c:	b538      	push	{r3, r4, r5, lr}
 800925e:	4d07      	ldr	r5, [pc, #28]	; (800927c <_read_r+0x20>)
 8009260:	4604      	mov	r4, r0
 8009262:	4608      	mov	r0, r1
 8009264:	4611      	mov	r1, r2
 8009266:	2200      	movs	r2, #0
 8009268:	602a      	str	r2, [r5, #0]
 800926a:	461a      	mov	r2, r3
 800926c:	f7f9 fd36 	bl	8002cdc <_read>
 8009270:	1c43      	adds	r3, r0, #1
 8009272:	d102      	bne.n	800927a <_read_r+0x1e>
 8009274:	682b      	ldr	r3, [r5, #0]
 8009276:	b103      	cbz	r3, 800927a <_read_r+0x1e>
 8009278:	6023      	str	r3, [r4, #0]
 800927a:	bd38      	pop	{r3, r4, r5, pc}
 800927c:	20000828 	.word	0x20000828

08009280 <_fstat_r>:
 8009280:	b538      	push	{r3, r4, r5, lr}
 8009282:	4d07      	ldr	r5, [pc, #28]	; (80092a0 <_fstat_r+0x20>)
 8009284:	2300      	movs	r3, #0
 8009286:	4604      	mov	r4, r0
 8009288:	4608      	mov	r0, r1
 800928a:	4611      	mov	r1, r2
 800928c:	602b      	str	r3, [r5, #0]
 800928e:	f7f9 fd6a 	bl	8002d66 <_fstat>
 8009292:	1c43      	adds	r3, r0, #1
 8009294:	d102      	bne.n	800929c <_fstat_r+0x1c>
 8009296:	682b      	ldr	r3, [r5, #0]
 8009298:	b103      	cbz	r3, 800929c <_fstat_r+0x1c>
 800929a:	6023      	str	r3, [r4, #0]
 800929c:	bd38      	pop	{r3, r4, r5, pc}
 800929e:	bf00      	nop
 80092a0:	20000828 	.word	0x20000828

080092a4 <_isatty_r>:
 80092a4:	b538      	push	{r3, r4, r5, lr}
 80092a6:	4d06      	ldr	r5, [pc, #24]	; (80092c0 <_isatty_r+0x1c>)
 80092a8:	2300      	movs	r3, #0
 80092aa:	4604      	mov	r4, r0
 80092ac:	4608      	mov	r0, r1
 80092ae:	602b      	str	r3, [r5, #0]
 80092b0:	f7f9 fd69 	bl	8002d86 <_isatty>
 80092b4:	1c43      	adds	r3, r0, #1
 80092b6:	d102      	bne.n	80092be <_isatty_r+0x1a>
 80092b8:	682b      	ldr	r3, [r5, #0]
 80092ba:	b103      	cbz	r3, 80092be <_isatty_r+0x1a>
 80092bc:	6023      	str	r3, [r4, #0]
 80092be:	bd38      	pop	{r3, r4, r5, pc}
 80092c0:	20000828 	.word	0x20000828

080092c4 <_init>:
 80092c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80092c6:	bf00      	nop
 80092c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80092ca:	bc08      	pop	{r3}
 80092cc:	469e      	mov	lr, r3
 80092ce:	4770      	bx	lr

080092d0 <_fini>:
 80092d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80092d2:	bf00      	nop
 80092d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80092d6:	bc08      	pop	{r3}
 80092d8:	469e      	mov	lr, r3
 80092da:	4770      	bx	lr
