                                        
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)
                                        
                 Version K-2015.06 for linux64 - May 28, 2015 
                                        
                    Copyright (c) 1988 - 2015 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/IC/.synopsys_dv_prefs.tcl
########################### Define Top Module ############################
set top_module Diffe_TOP
Diffe_TOP
##################### Define Working Library Directory ######################
##### In Synopsys synthesis tools, the “Define Working Library Directory"
##### command is used to specify the directory where the design libraries are stored. 
##### This is crucial because it tells the tool where to find the necessary files for synthesis
define_design_lib work -path ./work
1
############################# Formality Setup File ##########################
##### The automated setup file (.svf) helps Formality understand design
##### changes caused by other tools used in the design flow. Formality
##### uses this file to assist the compare point matching and verification
##### rocess.---- set_svf -off: This command turns off the SVF setting.
##### It is typically used after the compilation and verification processes
##### are complete to clean up and ensure that no further SVF configurations are applied.
set_svf $top_module.svf
1
################## Design Compiler Library Files #setup ######################
puts "###########################################"
###########################################
puts "#      #setting Design Libraries          #"
#      #setting Design Libraries          #
puts "###########################################"
###########################################
#Add the path of the libraries and RTL files to the search_path variable
lappend search_path "/home/IC/Diffe/rtl"
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/Diffe/rtl
lappend search_path "/home/IC/Diffe/std_cells"
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/Diffe/rtl /home/IC/Diffe/std_cells
set SSLIB "scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db"
scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db
set TTLIB "scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db"
scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db
set FFLIB "scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db"
scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db
## Standard Cell libraries 
set target_library [list $SSLIB $TTLIB $FFLIB]
scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db
## Standard Cell & Hard Macros libraries 
set link_library [list * $SSLIB $TTLIB $FFLIB]  
* scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db
######################## Reading RTL Files #################################
puts "###########################################"
###########################################
puts "#             Reading RTL Files           #"
#             Reading RTL Files           #
puts "###########################################"
###########################################
set file_format verilog 
verilog
read_file -format $file_format CHECK_2.v
Loading db file '/home/IC/Diffe/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Loading db file '/home/IC/Diffe/std_cells/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'
Loading db file '/home/IC/Diffe/std_cells/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'
Loading db file '/opt/Synopsys/Synplify2015/libraries/syn/gtech.db'
Loading db file '/opt/Synopsys/Synplify2015/libraries/syn/standard.sldb'
  Loading link library 'scmetro_tsmc_cl013g_rvt_ss_1p08v_125c'
  Loading link library 'scmetro_tsmc_cl013g_rvt_tt_1p2v_25c'
  Loading link library 'scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c'
  Loading link library 'gtech'
Loading verilog file '/home/IC/Diffe/rtl/CHECK_2.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Diffe/rtl/CHECK_2.v

Inferred memory devices in process
	in routine CHECK_2 line 13 in file
		'/home/IC/Diffe/rtl/CHECK_2.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     true_2_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/IC/Diffe/rtl/CHECK_2.db:CHECK_2'
Loaded 1 design.
Current design is 'CHECK_2'.
CHECK_2
read_file -format $file_format CLC_R1.v
Loading verilog file '/home/IC/Diffe/rtl/CLC_R1.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Diffe/rtl/CLC_R1.v

Inferred memory devices in process
	in routine CLC_R1 line 22 in file
		'/home/IC/Diffe/rtl/CLC_R1.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       r1_reg        | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/IC/Diffe/rtl/CLC_R1.db:CLC_R1'
Loaded 1 design.
Current design is 'CLC_R1'.
CLC_R1
read_file -format $file_format CLC_R2.v
Loading verilog file '/home/IC/Diffe/rtl/CLC_R2.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Diffe/rtl/CLC_R2.v

Inferred memory devices in process
	in routine CLC_R2 line 14 in file
		'/home/IC/Diffe/rtl/CLC_R2.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       r2_reg        | Flip-flop |  63   |  Y  | N  | Y  | N  | N  | N  | N  |
|       r2_reg        | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/IC/Diffe/rtl/CLC_R2.db:CLC_R2'
Loaded 1 design.
Current design is 'CLC_R2'.
CLC_R2
read_file -format $file_format CONTROLLER.v
Loading verilog file '/home/IC/Diffe/rtl/CONTROLLER.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Diffe/rtl/CONTROLLER.v
Warning:  /home/IC/Diffe/rtl/CONTROLLER.v:66: The value 010000010100001101000011010001010101000001010100 is too large for the numeric data type being used (VER-1)

Statistics for case statements in always block at line 27 in file
	'/home/IC/Diffe/rtl/CONTROLLER.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            29            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 61 in file
	'/home/IC/Diffe/rtl/CONTROLLER.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            63            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine CONTROLKER line 18 in file
		'/home/IC/Diffe/rtl/CONTROLLER.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  curent_state_reg   | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/IC/Diffe/rtl/CONTROLKER.db:CONTROLKER'
Loaded 1 design.
Current design is 'CONTROLKER'.
CONTROLKER
read_file -format $file_format ENCRYPTION_R1.v
Loading verilog file '/home/IC/Diffe/rtl/ENCRYPTION_R1.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Diffe/rtl/ENCRYPTION_R1.v

Inferred memory devices in process
	in routine ENCRYPTION_R1 line 18 in file
		'/home/IC/Diffe/rtl/ENCRYPTION_R1.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       c2_reg        | Flip-flop |  60   |  Y  | N  | Y  | N  | N  | N  | N  |
|       c2_reg        | Flip-flop |   4   |  Y  | N  | N  | Y  | N  | N  | N  |
|      true_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/IC/Diffe/rtl/ENCRYPTION_R1.db:ENCRYPTION_R1'
Loaded 1 design.
Current design is 'ENCRYPTION_R1'.
ENCRYPTION_R1
read_file -format $file_format ENCRYPTION_R2.v
Loading verilog file '/home/IC/Diffe/rtl/ENCRYPTION_R2.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Diffe/rtl/ENCRYPTION_R2.v

Inferred memory devices in process
	in routine ENCRYPTION_R2 line 16 in file
		'/home/IC/Diffe/rtl/ENCRYPTION_R2.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       c1_reg        | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|       k_o_reg       | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/IC/Diffe/rtl/ENCRYPTION_R2.db:ENCRYPTION_R2'
Loaded 1 design.
Current design is 'ENCRYPTION_R2'.
ENCRYPTION_R2
read_file -format $file_format Exponentiation.v
Loading verilog file '/home/IC/Diffe/rtl/Exponentiation.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Diffe/rtl/Exponentiation.v

Inferred memory devices in process
	in routine exponentiation line 13 in file
		'/home/IC/Diffe/rtl/Exponentiation.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      done_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      count_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|      temp_reg       | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|     result_reg      | Flip-flop |  63   |  Y  | N  | Y  | N  | N  | N  | N  |
|     result_reg      | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/IC/Diffe/rtl/exponentiation.db:exponentiation'
Loaded 1 design.
Current design is 'exponentiation'.
exponentiation
read_file -format $file_format Exponentiation_For_R.v
Loading verilog file '/home/IC/Diffe/rtl/Exponentiation_For_R.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Diffe/rtl/Exponentiation_For_R.v

Inferred memory devices in process
	in routine exponentiation_R line 14 in file
		'/home/IC/Diffe/rtl/Exponentiation_For_R.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      done_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      count_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|      temp_reg       | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|     result_reg      | Flip-flop |  63   |  Y  | N  | Y  | N  | N  | N  | N  |
|     result_reg      | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/IC/Diffe/rtl/exponentiation_R.db:exponentiation_R'
Loaded 1 design.
Current design is 'exponentiation_R'.
exponentiation_R
read_file -format $file_format Diffe_TOP.v
Loading verilog file '/home/IC/Diffe/rtl/Diffe_TOP.v'
Detecting input file type automatically (-rtl or -netlist).
Running DC verilog reader
Performing 'read' command.
Compiling source file /home/IC/Diffe/rtl/Diffe_TOP.v
Reading with netlist reader (equivalent to -netlist option).
Verilog netlist reader completed successfully.
Current design is now '/home/IC/Diffe/rtl/Diffe_TOP.db:Diffe_TOP'
Loaded 1 design.
Current design is 'Diffe_TOP'.
Diffe_TOP
###################### Defining toplevel ###################################
##### By using current_design $top_module, 
##### you inform the tool which module should be treated as the top-level design. 
##### This is crucial for various design tasks such as synthesis, place and route, and timing analysis.
##### 1.Read RTL: Read in your RTL files.
##### 2.Set Top-Level: Use current_design $top_module to specify the top-level module.
##### 3.Synthesis and Verification: Perform synthesis, place and route, and other design tasks.
current_design $top_module
Current design is 'Diffe_TOP'.
{Diffe_TOP}
#################### Liniking All The Design Parts #########################
puts "###############################################"
###############################################
puts "######## Liniking All The Design Parts ########"
######## Liniking All The Design Parts ########
puts "###############################################"
###############################################
link

  Linking design 'Diffe_TOP'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (9 designs)               /home/IC/Diffe/rtl/Diffe_TOP.db, etc
  scmetro_tsmc_cl013g_rvt_ss_1p08v_125c (library) /home/IC/Diffe/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db
  scmetro_tsmc_cl013g_rvt_tt_1p2v_25c (library) /home/IC/Diffe/std_cells/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db
  scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c (library) /home/IC/Diffe/std_cells/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db

1
#################### Liniking All The Design Parts #########################
puts "###############################################"
###############################################
puts "######## checking design consistency ##########"
######## checking design consistency ##########
puts "###############################################"
###############################################
##### check_design: This command is used to perform a series of checks on your design. It typically looks for issues such as:
##### 1.Combinational loops
##### 2.Unintended latches
##### 3.Floating inputs
##### 4.Dead code  : refers to sections of code in a program that are never executed or, if executed, have no effect on the program’s behavior.
##### 5.Multidriven nets
check_design >> reports/check_design.rpt
change_names -rules verilog -hierarchy -verbose

Design          Type    Object                  New Name
--------------------------------------------------------------------------------
Warning: The specified replacement character (_) is conflicting with the specified allowed or restricted character.   (UCN-4)
CLC_R1          cell    r1_reg[63]              r1_reg_63_
CLC_R1          cell    r1_reg[62]              r1_reg_62_
CLC_R1          cell    r1_reg[61]              r1_reg_61_
CLC_R1          cell    r1_reg[60]              r1_reg_60_
CLC_R1          cell    r1_reg[59]              r1_reg_59_
CLC_R1          cell    r1_reg[58]              r1_reg_58_
CLC_R1          cell    r1_reg[57]              r1_reg_57_
CLC_R1          cell    r1_reg[56]              r1_reg_56_
CLC_R1          cell    r1_reg[55]              r1_reg_55_
CLC_R1          cell    r1_reg[54]              r1_reg_54_
CLC_R1          cell    r1_reg[53]              r1_reg_53_
CLC_R1          cell    r1_reg[52]              r1_reg_52_
CLC_R1          cell    r1_reg[51]              r1_reg_51_
CLC_R1          cell    r1_reg[50]              r1_reg_50_
CLC_R1          cell    r1_reg[49]              r1_reg_49_
CLC_R1          cell    r1_reg[48]              r1_reg_48_
CLC_R1          cell    r1_reg[47]              r1_reg_47_
CLC_R1          cell    r1_reg[46]              r1_reg_46_
CLC_R1          cell    r1_reg[45]              r1_reg_45_
CLC_R1          cell    r1_reg[44]              r1_reg_44_
CLC_R1          cell    r1_reg[43]              r1_reg_43_
CLC_R1          cell    r1_reg[42]              r1_reg_42_
CLC_R1          cell    r1_reg[41]              r1_reg_41_
CLC_R1          cell    r1_reg[40]              r1_reg_40_
CLC_R1          cell    r1_reg[39]              r1_reg_39_
CLC_R1          cell    r1_reg[38]              r1_reg_38_
CLC_R1          cell    r1_reg[37]              r1_reg_37_
CLC_R1          cell    r1_reg[36]              r1_reg_36_
CLC_R1          cell    r1_reg[35]              r1_reg_35_
CLC_R1          cell    r1_reg[34]              r1_reg_34_
CLC_R1          cell    r1_reg[33]              r1_reg_33_
CLC_R1          cell    r1_reg[32]              r1_reg_32_
CLC_R1          cell    r1_reg[31]              r1_reg_31_
CLC_R1          cell    r1_reg[30]              r1_reg_30_
CLC_R1          cell    r1_reg[29]              r1_reg_29_
CLC_R1          cell    r1_reg[28]              r1_reg_28_
CLC_R1          cell    r1_reg[27]              r1_reg_27_
CLC_R1          cell    r1_reg[26]              r1_reg_26_
CLC_R1          cell    r1_reg[25]              r1_reg_25_
CLC_R1          cell    r1_reg[24]              r1_reg_24_
CLC_R1          cell    r1_reg[23]              r1_reg_23_
CLC_R1          cell    r1_reg[22]              r1_reg_22_
CLC_R1          cell    r1_reg[21]              r1_reg_21_
CLC_R1          cell    r1_reg[20]              r1_reg_20_
CLC_R1          cell    r1_reg[19]              r1_reg_19_
CLC_R1          cell    r1_reg[18]              r1_reg_18_
CLC_R1          cell    r1_reg[17]              r1_reg_17_
CLC_R1          cell    r1_reg[16]              r1_reg_16_
CLC_R1          cell    r1_reg[15]              r1_reg_15_
CLC_R1          cell    r1_reg[14]              r1_reg_14_
CLC_R1          cell    r1_reg[13]              r1_reg_13_
CLC_R1          cell    r1_reg[12]              r1_reg_12_
CLC_R1          cell    r1_reg[11]              r1_reg_11_
CLC_R1          cell    r1_reg[10]              r1_reg_10_
CLC_R1          cell    r1_reg[9]               r1_reg_9_
CLC_R1          cell    r1_reg[8]               r1_reg_8_
CLC_R1          cell    r1_reg[7]               r1_reg_7_
CLC_R1          cell    r1_reg[6]               r1_reg_6_
CLC_R1          cell    r1_reg[5]               r1_reg_5_
CLC_R1          cell    r1_reg[4]               r1_reg_4_
CLC_R1          cell    r1_reg[3]               r1_reg_3_
CLC_R1          cell    r1_reg[2]               r1_reg_2_
CLC_R1          cell    r1_reg[1]               r1_reg_1_
CLC_R1          cell    r1_reg[0]               r1_reg_0_
CLC_R1          net     *Logic1*                n_Logic1_
CLC_R1          net     *Logic0*                n_Logic0_
ENCRYPTION_R2   cell    c1_reg[63]              c1_reg_63_
ENCRYPTION_R2   cell    c1_reg[62]              c1_reg_62_
ENCRYPTION_R2   cell    c1_reg[61]              c1_reg_61_
ENCRYPTION_R2   cell    c1_reg[60]              c1_reg_60_
ENCRYPTION_R2   cell    c1_reg[59]              c1_reg_59_
ENCRYPTION_R2   cell    c1_reg[58]              c1_reg_58_
ENCRYPTION_R2   cell    c1_reg[57]              c1_reg_57_
ENCRYPTION_R2   cell    c1_reg[56]              c1_reg_56_
ENCRYPTION_R2   cell    c1_reg[55]              c1_reg_55_
ENCRYPTION_R2   cell    c1_reg[54]              c1_reg_54_
ENCRYPTION_R2   cell    c1_reg[53]              c1_reg_53_
ENCRYPTION_R2   cell    c1_reg[52]              c1_reg_52_
ENCRYPTION_R2   cell    c1_reg[51]              c1_reg_51_
ENCRYPTION_R2   cell    c1_reg[50]              c1_reg_50_
ENCRYPTION_R2   cell    c1_reg[49]              c1_reg_49_
ENCRYPTION_R2   cell    c1_reg[48]              c1_reg_48_
ENCRYPTION_R2   cell    c1_reg[47]              c1_reg_47_
ENCRYPTION_R2   cell    c1_reg[46]              c1_reg_46_
ENCRYPTION_R2   cell    c1_reg[45]              c1_reg_45_
ENCRYPTION_R2   cell    c1_reg[44]              c1_reg_44_
ENCRYPTION_R2   cell    c1_reg[43]              c1_reg_43_
ENCRYPTION_R2   cell    c1_reg[42]              c1_reg_42_
ENCRYPTION_R2   cell    c1_reg[41]              c1_reg_41_
ENCRYPTION_R2   cell    c1_reg[40]              c1_reg_40_
ENCRYPTION_R2   cell    c1_reg[39]              c1_reg_39_
ENCRYPTION_R2   cell    c1_reg[38]              c1_reg_38_
ENCRYPTION_R2   cell    c1_reg[37]              c1_reg_37_
ENCRYPTION_R2   cell    c1_reg[36]              c1_reg_36_
ENCRYPTION_R2   cell    c1_reg[35]              c1_reg_35_
ENCRYPTION_R2   cell    c1_reg[34]              c1_reg_34_
ENCRYPTION_R2   cell    c1_reg[33]              c1_reg_33_
ENCRYPTION_R2   cell    c1_reg[32]              c1_reg_32_
ENCRYPTION_R2   cell    c1_reg[31]              c1_reg_31_
ENCRYPTION_R2   cell    c1_reg[30]              c1_reg_30_
ENCRYPTION_R2   cell    c1_reg[29]              c1_reg_29_
ENCRYPTION_R2   cell    c1_reg[28]              c1_reg_28_
ENCRYPTION_R2   cell    c1_reg[27]              c1_reg_27_
ENCRYPTION_R2   cell    c1_reg[26]              c1_reg_26_
ENCRYPTION_R2   cell    c1_reg[25]              c1_reg_25_
ENCRYPTION_R2   cell    c1_reg[24]              c1_reg_24_
ENCRYPTION_R2   cell    c1_reg[23]              c1_reg_23_
ENCRYPTION_R2   cell    c1_reg[22]              c1_reg_22_
ENCRYPTION_R2   cell    c1_reg[21]              c1_reg_21_
ENCRYPTION_R2   cell    c1_reg[20]              c1_reg_20_
ENCRYPTION_R2   cell    c1_reg[19]              c1_reg_19_
ENCRYPTION_R2   cell    c1_reg[18]              c1_reg_18_
ENCRYPTION_R2   cell    c1_reg[17]              c1_reg_17_
ENCRYPTION_R2   cell    c1_reg[16]              c1_reg_16_
ENCRYPTION_R2   cell    c1_reg[15]              c1_reg_15_
ENCRYPTION_R2   cell    c1_reg[14]              c1_reg_14_
ENCRYPTION_R2   cell    c1_reg[13]              c1_reg_13_
ENCRYPTION_R2   cell    c1_reg[12]              c1_reg_12_
ENCRYPTION_R2   cell    c1_reg[11]              c1_reg_11_
ENCRYPTION_R2   cell    c1_reg[10]              c1_reg_10_
ENCRYPTION_R2   cell    c1_reg[9]               c1_reg_9_
ENCRYPTION_R2   cell    c1_reg[8]               c1_reg_8_
ENCRYPTION_R2   cell    c1_reg[7]               c1_reg_7_
ENCRYPTION_R2   cell    c1_reg[6]               c1_reg_6_
ENCRYPTION_R2   cell    c1_reg[5]               c1_reg_5_
ENCRYPTION_R2   cell    c1_reg[4]               c1_reg_4_
ENCRYPTION_R2   cell    c1_reg[3]               c1_reg_3_
ENCRYPTION_R2   cell    c1_reg[2]               c1_reg_2_
ENCRYPTION_R2   cell    c1_reg[1]               c1_reg_1_
ENCRYPTION_R2   cell    c1_reg[0]               c1_reg_0_
ENCRYPTION_R2   cell    k_o_reg[63]             k_o_reg_63_
ENCRYPTION_R2   cell    k_o_reg[62]             k_o_reg_62_
ENCRYPTION_R2   cell    k_o_reg[61]             k_o_reg_61_
ENCRYPTION_R2   cell    k_o_reg[60]             k_o_reg_60_
ENCRYPTION_R2   cell    k_o_reg[59]             k_o_reg_59_
ENCRYPTION_R2   cell    k_o_reg[58]             k_o_reg_58_
ENCRYPTION_R2   cell    k_o_reg[57]             k_o_reg_57_
ENCRYPTION_R2   cell    k_o_reg[56]             k_o_reg_56_
ENCRYPTION_R2   cell    k_o_reg[55]             k_o_reg_55_
ENCRYPTION_R2   cell    k_o_reg[54]             k_o_reg_54_
ENCRYPTION_R2   cell    k_o_reg[53]             k_o_reg_53_
ENCRYPTION_R2   cell    k_o_reg[52]             k_o_reg_52_
ENCRYPTION_R2   cell    k_o_reg[51]             k_o_reg_51_
ENCRYPTION_R2   cell    k_o_reg[50]             k_o_reg_50_
ENCRYPTION_R2   cell    k_o_reg[49]             k_o_reg_49_
ENCRYPTION_R2   cell    k_o_reg[48]             k_o_reg_48_
ENCRYPTION_R2   cell    k_o_reg[47]             k_o_reg_47_
ENCRYPTION_R2   cell    k_o_reg[46]             k_o_reg_46_
ENCRYPTION_R2   cell    k_o_reg[45]             k_o_reg_45_
ENCRYPTION_R2   cell    k_o_reg[44]             k_o_reg_44_
ENCRYPTION_R2   cell    k_o_reg[43]             k_o_reg_43_
ENCRYPTION_R2   cell    k_o_reg[42]             k_o_reg_42_
ENCRYPTION_R2   cell    k_o_reg[41]             k_o_reg_41_
ENCRYPTION_R2   cell    k_o_reg[40]             k_o_reg_40_
ENCRYPTION_R2   cell    k_o_reg[39]             k_o_reg_39_
ENCRYPTION_R2   cell    k_o_reg[38]             k_o_reg_38_
ENCRYPTION_R2   cell    k_o_reg[37]             k_o_reg_37_
ENCRYPTION_R2   cell    k_o_reg[36]             k_o_reg_36_
ENCRYPTION_R2   cell    k_o_reg[35]             k_o_reg_35_
ENCRYPTION_R2   cell    k_o_reg[34]             k_o_reg_34_
ENCRYPTION_R2   cell    k_o_reg[33]             k_o_reg_33_
ENCRYPTION_R2   cell    k_o_reg[32]             k_o_reg_32_
ENCRYPTION_R2   cell    k_o_reg[31]             k_o_reg_31_
ENCRYPTION_R2   cell    k_o_reg[30]             k_o_reg_30_
ENCRYPTION_R2   cell    k_o_reg[29]             k_o_reg_29_
ENCRYPTION_R2   cell    k_o_reg[28]             k_o_reg_28_
ENCRYPTION_R2   cell    k_o_reg[27]             k_o_reg_27_
ENCRYPTION_R2   cell    k_o_reg[26]             k_o_reg_26_
ENCRYPTION_R2   cell    k_o_reg[25]             k_o_reg_25_
ENCRYPTION_R2   cell    k_o_reg[24]             k_o_reg_24_
ENCRYPTION_R2   cell    k_o_reg[23]             k_o_reg_23_
ENCRYPTION_R2   cell    k_o_reg[22]             k_o_reg_22_
ENCRYPTION_R2   cell    k_o_reg[21]             k_o_reg_21_
ENCRYPTION_R2   cell    k_o_reg[20]             k_o_reg_20_
ENCRYPTION_R2   cell    k_o_reg[19]             k_o_reg_19_
ENCRYPTION_R2   cell    k_o_reg[18]             k_o_reg_18_
ENCRYPTION_R2   cell    k_o_reg[17]             k_o_reg_17_
ENCRYPTION_R2   cell    k_o_reg[16]             k_o_reg_16_
ENCRYPTION_R2   cell    k_o_reg[15]             k_o_reg_15_
ENCRYPTION_R2   cell    k_o_reg[14]             k_o_reg_14_
ENCRYPTION_R2   cell    k_o_reg[13]             k_o_reg_13_
ENCRYPTION_R2   cell    k_o_reg[12]             k_o_reg_12_
ENCRYPTION_R2   cell    k_o_reg[11]             k_o_reg_11_
ENCRYPTION_R2   cell    k_o_reg[10]             k_o_reg_10_
ENCRYPTION_R2   cell    k_o_reg[9]              k_o_reg_9_
ENCRYPTION_R2   cell    k_o_reg[8]              k_o_reg_8_
ENCRYPTION_R2   cell    k_o_reg[7]              k_o_reg_7_
ENCRYPTION_R2   cell    k_o_reg[6]              k_o_reg_6_
ENCRYPTION_R2   cell    k_o_reg[5]              k_o_reg_5_
ENCRYPTION_R2   cell    k_o_reg[4]              k_o_reg_4_
ENCRYPTION_R2   cell    k_o_reg[3]              k_o_reg_3_
ENCRYPTION_R2   cell    k_o_reg[2]              k_o_reg_2_
ENCRYPTION_R2   cell    k_o_reg[1]              k_o_reg_1_
ENCRYPTION_R2   cell    k_o_reg[0]              k_o_reg_0_
ENCRYPTION_R2   net     *Logic1*                n_Logic1_
ENCRYPTION_R2   net     *Logic0*                n_Logic0_
CLC_R2          cell    r2_reg[63]              r2_reg_63_
CLC_R2          cell    r2_reg[62]              r2_reg_62_
CLC_R2          cell    r2_reg[61]              r2_reg_61_
CLC_R2          cell    r2_reg[60]              r2_reg_60_
CLC_R2          cell    r2_reg[59]              r2_reg_59_
CLC_R2          cell    r2_reg[58]              r2_reg_58_
CLC_R2          cell    r2_reg[57]              r2_reg_57_
CLC_R2          cell    r2_reg[56]              r2_reg_56_
CLC_R2          cell    r2_reg[55]              r2_reg_55_
CLC_R2          cell    r2_reg[54]              r2_reg_54_
CLC_R2          cell    r2_reg[53]              r2_reg_53_
CLC_R2          cell    r2_reg[52]              r2_reg_52_
CLC_R2          cell    r2_reg[51]              r2_reg_51_
CLC_R2          cell    r2_reg[50]              r2_reg_50_
CLC_R2          cell    r2_reg[49]              r2_reg_49_
CLC_R2          cell    r2_reg[48]              r2_reg_48_
CLC_R2          cell    r2_reg[47]              r2_reg_47_
CLC_R2          cell    r2_reg[46]              r2_reg_46_
CLC_R2          cell    r2_reg[45]              r2_reg_45_
CLC_R2          cell    r2_reg[44]              r2_reg_44_
CLC_R2          cell    r2_reg[43]              r2_reg_43_
CLC_R2          cell    r2_reg[42]              r2_reg_42_
CLC_R2          cell    r2_reg[41]              r2_reg_41_
CLC_R2          cell    r2_reg[40]              r2_reg_40_
CLC_R2          cell    r2_reg[39]              r2_reg_39_
CLC_R2          cell    r2_reg[38]              r2_reg_38_
CLC_R2          cell    r2_reg[37]              r2_reg_37_
CLC_R2          cell    r2_reg[36]              r2_reg_36_
CLC_R2          cell    r2_reg[35]              r2_reg_35_
CLC_R2          cell    r2_reg[34]              r2_reg_34_
CLC_R2          cell    r2_reg[33]              r2_reg_33_
CLC_R2          cell    r2_reg[32]              r2_reg_32_
CLC_R2          cell    r2_reg[31]              r2_reg_31_
CLC_R2          cell    r2_reg[30]              r2_reg_30_
CLC_R2          cell    r2_reg[29]              r2_reg_29_
CLC_R2          cell    r2_reg[28]              r2_reg_28_
CLC_R2          cell    r2_reg[27]              r2_reg_27_
CLC_R2          cell    r2_reg[26]              r2_reg_26_
CLC_R2          cell    r2_reg[25]              r2_reg_25_
CLC_R2          cell    r2_reg[24]              r2_reg_24_
CLC_R2          cell    r2_reg[23]              r2_reg_23_
CLC_R2          cell    r2_reg[22]              r2_reg_22_
CLC_R2          cell    r2_reg[21]              r2_reg_21_
CLC_R2          cell    r2_reg[20]              r2_reg_20_
CLC_R2          cell    r2_reg[19]              r2_reg_19_
CLC_R2          cell    r2_reg[18]              r2_reg_18_
CLC_R2          cell    r2_reg[17]              r2_reg_17_
CLC_R2          cell    r2_reg[16]              r2_reg_16_
CLC_R2          cell    r2_reg[15]              r2_reg_15_
CLC_R2          cell    r2_reg[14]              r2_reg_14_
CLC_R2          cell    r2_reg[13]              r2_reg_13_
CLC_R2          cell    r2_reg[12]              r2_reg_12_
CLC_R2          cell    r2_reg[11]              r2_reg_11_
CLC_R2          cell    r2_reg[10]              r2_reg_10_
CLC_R2          cell    r2_reg[9]               r2_reg_9_
CLC_R2          cell    r2_reg[8]               r2_reg_8_
CLC_R2          cell    r2_reg[7]               r2_reg_7_
CLC_R2          cell    r2_reg[6]               r2_reg_6_
CLC_R2          cell    r2_reg[5]               r2_reg_5_
CLC_R2          cell    r2_reg[4]               r2_reg_4_
CLC_R2          cell    r2_reg[3]               r2_reg_3_
CLC_R2          cell    r2_reg[2]               r2_reg_2_
CLC_R2          cell    r2_reg[1]               r2_reg_1_
CLC_R2          cell    r2_reg[0]               r2_reg_0_
CLC_R2          net     *Logic1*                n_Logic1_
CLC_R2          net     *Logic0*                n_Logic0_
ENCRYPTION_R1   cell    c2_reg[63]              c2_reg_63_
ENCRYPTION_R1   cell    c2_reg[62]              c2_reg_62_
ENCRYPTION_R1   cell    c2_reg[61]              c2_reg_61_
ENCRYPTION_R1   cell    c2_reg[60]              c2_reg_60_
ENCRYPTION_R1   cell    c2_reg[59]              c2_reg_59_
ENCRYPTION_R1   cell    c2_reg[58]              c2_reg_58_
ENCRYPTION_R1   cell    c2_reg[57]              c2_reg_57_
ENCRYPTION_R1   cell    c2_reg[56]              c2_reg_56_
ENCRYPTION_R1   cell    c2_reg[55]              c2_reg_55_
ENCRYPTION_R1   cell    c2_reg[54]              c2_reg_54_
ENCRYPTION_R1   cell    c2_reg[53]              c2_reg_53_
ENCRYPTION_R1   cell    c2_reg[52]              c2_reg_52_
ENCRYPTION_R1   cell    c2_reg[51]              c2_reg_51_
ENCRYPTION_R1   cell    c2_reg[50]              c2_reg_50_
ENCRYPTION_R1   cell    c2_reg[49]              c2_reg_49_
ENCRYPTION_R1   cell    c2_reg[48]              c2_reg_48_
ENCRYPTION_R1   cell    c2_reg[47]              c2_reg_47_
ENCRYPTION_R1   cell    c2_reg[46]              c2_reg_46_
ENCRYPTION_R1   cell    c2_reg[45]              c2_reg_45_
ENCRYPTION_R1   cell    c2_reg[44]              c2_reg_44_
ENCRYPTION_R1   cell    c2_reg[43]              c2_reg_43_
ENCRYPTION_R1   cell    c2_reg[42]              c2_reg_42_
ENCRYPTION_R1   cell    c2_reg[41]              c2_reg_41_
ENCRYPTION_R1   cell    c2_reg[40]              c2_reg_40_
ENCRYPTION_R1   cell    c2_reg[39]              c2_reg_39_
ENCRYPTION_R1   cell    c2_reg[38]              c2_reg_38_
ENCRYPTION_R1   cell    c2_reg[37]              c2_reg_37_
ENCRYPTION_R1   cell    c2_reg[36]              c2_reg_36_
ENCRYPTION_R1   cell    c2_reg[35]              c2_reg_35_
ENCRYPTION_R1   cell    c2_reg[34]              c2_reg_34_
ENCRYPTION_R1   cell    c2_reg[33]              c2_reg_33_
ENCRYPTION_R1   cell    c2_reg[32]              c2_reg_32_
ENCRYPTION_R1   cell    c2_reg[31]              c2_reg_31_
ENCRYPTION_R1   cell    c2_reg[30]              c2_reg_30_
ENCRYPTION_R1   cell    c2_reg[29]              c2_reg_29_
ENCRYPTION_R1   cell    c2_reg[28]              c2_reg_28_
ENCRYPTION_R1   cell    c2_reg[27]              c2_reg_27_
ENCRYPTION_R1   cell    c2_reg[26]              c2_reg_26_
ENCRYPTION_R1   cell    c2_reg[25]              c2_reg_25_
ENCRYPTION_R1   cell    c2_reg[24]              c2_reg_24_
ENCRYPTION_R1   cell    c2_reg[23]              c2_reg_23_
ENCRYPTION_R1   cell    c2_reg[22]              c2_reg_22_
ENCRYPTION_R1   cell    c2_reg[21]              c2_reg_21_
ENCRYPTION_R1   cell    c2_reg[20]              c2_reg_20_
ENCRYPTION_R1   cell    c2_reg[19]              c2_reg_19_
ENCRYPTION_R1   cell    c2_reg[18]              c2_reg_18_
ENCRYPTION_R1   cell    c2_reg[17]              c2_reg_17_
ENCRYPTION_R1   cell    c2_reg[16]              c2_reg_16_
ENCRYPTION_R1   cell    c2_reg[15]              c2_reg_15_
ENCRYPTION_R1   cell    c2_reg[14]              c2_reg_14_
ENCRYPTION_R1   cell    c2_reg[13]              c2_reg_13_
ENCRYPTION_R1   cell    c2_reg[12]              c2_reg_12_
ENCRYPTION_R1   cell    c2_reg[11]              c2_reg_11_
ENCRYPTION_R1   cell    c2_reg[10]              c2_reg_10_
ENCRYPTION_R1   cell    c2_reg[9]               c2_reg_9_
ENCRYPTION_R1   cell    c2_reg[8]               c2_reg_8_
ENCRYPTION_R1   cell    c2_reg[7]               c2_reg_7_
ENCRYPTION_R1   cell    c2_reg[6]               c2_reg_6_
ENCRYPTION_R1   cell    c2_reg[5]               c2_reg_5_
ENCRYPTION_R1   cell    c2_reg[4]               c2_reg_4_
ENCRYPTION_R1   cell    c2_reg[3]               c2_reg_3_
ENCRYPTION_R1   cell    c2_reg[2]               c2_reg_2_
ENCRYPTION_R1   cell    c2_reg[1]               c2_reg_1_
ENCRYPTION_R1   cell    c2_reg[0]               c2_reg_0_
ENCRYPTION_R1   net     *Logic0*                n_Logic0_
CHECK_2         net     *Logic0*                n_Logic0_
Warning: In the design CONTROLKER, net '*Logic0*' is connecting multiple ports. (UCN-1)
CONTROLKER      cell    curent_state_reg[1]     curent_state_reg_1_
CONTROLKER      cell    curent_state_reg[0]     curent_state_reg_0_
CONTROLKER      net     out_30                  out[30]
CONTROLKER      net     out_22                  out[22]
CONTROLKER      net     out_18                  out[18]
CONTROLKER      net     out_16                  out[16]
CONTROLKER      net     out_14                  out[14]
CONTROLKER      net     out_12                  out[12]
CONTROLKER      net     out_6                   out[6]
CONTROLKER      net     out_4                   out[4]
CONTROLKER      net     out_2                   out[2]
CONTROLKER      net     *Logic1*                n_Logic1_
CONTROLKER      net     *Logic0*                out[47]
exponentiation  cell    count_reg[31]           count_reg_31_
exponentiation  cell    count_reg[30]           count_reg_30_
exponentiation  cell    count_reg[29]           count_reg_29_
exponentiation  cell    count_reg[28]           count_reg_28_
exponentiation  cell    count_reg[27]           count_reg_27_
exponentiation  cell    count_reg[26]           count_reg_26_
exponentiation  cell    count_reg[25]           count_reg_25_
exponentiation  cell    count_reg[24]           count_reg_24_
exponentiation  cell    count_reg[23]           count_reg_23_
exponentiation  cell    count_reg[22]           count_reg_22_
exponentiation  cell    count_reg[21]           count_reg_21_
exponentiation  cell    count_reg[20]           count_reg_20_
exponentiation  cell    count_reg[19]           count_reg_19_
exponentiation  cell    count_reg[18]           count_reg_18_
exponentiation  cell    count_reg[17]           count_reg_17_
exponentiation  cell    count_reg[16]           count_reg_16_
exponentiation  cell    count_reg[15]           count_reg_15_
exponentiation  cell    count_reg[14]           count_reg_14_
exponentiation  cell    count_reg[13]           count_reg_13_
exponentiation  cell    count_reg[12]           count_reg_12_
exponentiation  cell    count_reg[11]           count_reg_11_
exponentiation  cell    count_reg[10]           count_reg_10_
exponentiation  cell    count_reg[9]            count_reg_9_
exponentiation  cell    count_reg[8]            count_reg_8_
exponentiation  cell    count_reg[7]            count_reg_7_
exponentiation  cell    count_reg[6]            count_reg_6_
exponentiation  cell    count_reg[5]            count_reg_5_
exponentiation  cell    count_reg[4]            count_reg_4_
exponentiation  cell    count_reg[3]            count_reg_3_
exponentiation  cell    count_reg[2]            count_reg_2_
exponentiation  cell    count_reg[1]            count_reg_1_
exponentiation  cell    count_reg[0]            count_reg_0_
exponentiation  cell    temp_reg[31]            temp_reg_31_
exponentiation  cell    temp_reg[30]            temp_reg_30_
exponentiation  cell    temp_reg[29]            temp_reg_29_
exponentiation  cell    temp_reg[28]            temp_reg_28_
exponentiation  cell    temp_reg[27]            temp_reg_27_
exponentiation  cell    temp_reg[26]            temp_reg_26_
exponentiation  cell    temp_reg[25]            temp_reg_25_
exponentiation  cell    temp_reg[24]            temp_reg_24_
exponentiation  cell    temp_reg[23]            temp_reg_23_
exponentiation  cell    temp_reg[22]            temp_reg_22_
exponentiation  cell    temp_reg[21]            temp_reg_21_
exponentiation  cell    temp_reg[20]            temp_reg_20_
exponentiation  cell    temp_reg[19]            temp_reg_19_
exponentiation  cell    temp_reg[18]            temp_reg_18_
exponentiation  cell    temp_reg[17]            temp_reg_17_
exponentiation  cell    temp_reg[16]            temp_reg_16_
exponentiation  cell    temp_reg[15]            temp_reg_15_
exponentiation  cell    temp_reg[14]            temp_reg_14_
exponentiation  cell    temp_reg[13]            temp_reg_13_
exponentiation  cell    temp_reg[12]            temp_reg_12_
exponentiation  cell    temp_reg[11]            temp_reg_11_
exponentiation  cell    temp_reg[10]            temp_reg_10_
exponentiation  cell    temp_reg[9]             temp_reg_9_
exponentiation  cell    temp_reg[8]             temp_reg_8_
exponentiation  cell    temp_reg[7]             temp_reg_7_
exponentiation  cell    temp_reg[6]             temp_reg_6_
exponentiation  cell    temp_reg[5]             temp_reg_5_
exponentiation  cell    temp_reg[4]             temp_reg_4_
exponentiation  cell    temp_reg[3]             temp_reg_3_
exponentiation  cell    temp_reg[2]             temp_reg_2_
exponentiation  cell    temp_reg[1]             temp_reg_1_
exponentiation  cell    temp_reg[0]             temp_reg_0_
exponentiation  cell    result_reg[63]          result_reg_63_
exponentiation  cell    result_reg[62]          result_reg_62_
exponentiation  cell    result_reg[61]          result_reg_61_
exponentiation  cell    result_reg[60]          result_reg_60_
exponentiation  cell    result_reg[59]          result_reg_59_
exponentiation  cell    result_reg[58]          result_reg_58_
exponentiation  cell    result_reg[57]          result_reg_57_
exponentiation  cell    result_reg[56]          result_reg_56_
exponentiation  cell    result_reg[55]          result_reg_55_
exponentiation  cell    result_reg[54]          result_reg_54_
exponentiation  cell    result_reg[53]          result_reg_53_
exponentiation  cell    result_reg[52]          result_reg_52_
exponentiation  cell    result_reg[51]          result_reg_51_
exponentiation  cell    result_reg[50]          result_reg_50_
exponentiation  cell    result_reg[49]          result_reg_49_
exponentiation  cell    result_reg[48]          result_reg_48_
exponentiation  cell    result_reg[47]          result_reg_47_
exponentiation  cell    result_reg[46]          result_reg_46_
exponentiation  cell    result_reg[45]          result_reg_45_
exponentiation  cell    result_reg[44]          result_reg_44_
exponentiation  cell    result_reg[43]          result_reg_43_
exponentiation  cell    result_reg[42]          result_reg_42_
exponentiation  cell    result_reg[41]          result_reg_41_
exponentiation  cell    result_reg[40]          result_reg_40_
exponentiation  cell    result_reg[39]          result_reg_39_
exponentiation  cell    result_reg[38]          result_reg_38_
exponentiation  cell    result_reg[37]          result_reg_37_
exponentiation  cell    result_reg[36]          result_reg_36_
exponentiation  cell    result_reg[35]          result_reg_35_
exponentiation  cell    result_reg[34]          result_reg_34_
exponentiation  cell    result_reg[33]          result_reg_33_
exponentiation  cell    result_reg[32]          result_reg_32_
exponentiation  cell    result_reg[31]          result_reg_31_
exponentiation  cell    result_reg[30]          result_reg_30_
exponentiation  cell    result_reg[29]          result_reg_29_
exponentiation  cell    result_reg[28]          result_reg_28_
exponentiation  cell    result_reg[27]          result_reg_27_
exponentiation  cell    result_reg[26]          result_reg_26_
exponentiation  cell    result_reg[25]          result_reg_25_
exponentiation  cell    result_reg[24]          result_reg_24_
exponentiation  cell    result_reg[23]          result_reg_23_
exponentiation  cell    result_reg[22]          result_reg_22_
exponentiation  cell    result_reg[21]          result_reg_21_
exponentiation  cell    result_reg[20]          result_reg_20_
exponentiation  cell    result_reg[19]          result_reg_19_
exponentiation  cell    result_reg[18]          result_reg_18_
exponentiation  cell    result_reg[17]          result_reg_17_
exponentiation  cell    result_reg[16]          result_reg_16_
exponentiation  cell    result_reg[15]          result_reg_15_
exponentiation  cell    result_reg[14]          result_reg_14_
exponentiation  cell    result_reg[13]          result_reg_13_
exponentiation  cell    result_reg[12]          result_reg_12_
exponentiation  cell    result_reg[11]          result_reg_11_
exponentiation  cell    result_reg[10]          result_reg_10_
exponentiation  cell    result_reg[9]           result_reg_9_
exponentiation  cell    result_reg[8]           result_reg_8_
exponentiation  cell    result_reg[7]           result_reg_7_
exponentiation  cell    result_reg[6]           result_reg_6_
exponentiation  cell    result_reg[5]           result_reg_5_
exponentiation  cell    result_reg[4]           result_reg_4_
exponentiation  cell    result_reg[3]           result_reg_3_
exponentiation  cell    result_reg[2]           result_reg_2_
exponentiation  cell    result_reg[1]           result_reg_1_
exponentiation  cell    result_reg[0]           result_reg_0_
exponentiation  net     *Logic1*                n_Logic1_
exponentiation  net     *Logic0*                n_Logic0_
exponentiation_R cell   count_reg[31]           count_reg_31_
exponentiation_R cell   count_reg[30]           count_reg_30_
exponentiation_R cell   count_reg[29]           count_reg_29_
exponentiation_R cell   count_reg[28]           count_reg_28_
exponentiation_R cell   count_reg[27]           count_reg_27_
exponentiation_R cell   count_reg[26]           count_reg_26_
exponentiation_R cell   count_reg[25]           count_reg_25_
exponentiation_R cell   count_reg[24]           count_reg_24_
exponentiation_R cell   count_reg[23]           count_reg_23_
exponentiation_R cell   count_reg[22]           count_reg_22_
exponentiation_R cell   count_reg[21]           count_reg_21_
exponentiation_R cell   count_reg[20]           count_reg_20_
exponentiation_R cell   count_reg[19]           count_reg_19_
exponentiation_R cell   count_reg[18]           count_reg_18_
exponentiation_R cell   count_reg[17]           count_reg_17_
exponentiation_R cell   count_reg[16]           count_reg_16_
exponentiation_R cell   count_reg[15]           count_reg_15_
exponentiation_R cell   count_reg[14]           count_reg_14_
exponentiation_R cell   count_reg[13]           count_reg_13_
exponentiation_R cell   count_reg[12]           count_reg_12_
exponentiation_R cell   count_reg[11]           count_reg_11_
exponentiation_R cell   count_reg[10]           count_reg_10_
exponentiation_R cell   count_reg[9]            count_reg_9_
exponentiation_R cell   count_reg[8]            count_reg_8_
exponentiation_R cell   count_reg[7]            count_reg_7_
exponentiation_R cell   count_reg[6]            count_reg_6_
exponentiation_R cell   count_reg[5]            count_reg_5_
exponentiation_R cell   count_reg[4]            count_reg_4_
exponentiation_R cell   count_reg[3]            count_reg_3_
exponentiation_R cell   count_reg[2]            count_reg_2_
exponentiation_R cell   count_reg[1]            count_reg_1_
exponentiation_R cell   count_reg[0]            count_reg_0_
exponentiation_R cell   temp_reg[31]            temp_reg_31_
exponentiation_R cell   temp_reg[30]            temp_reg_30_
exponentiation_R cell   temp_reg[29]            temp_reg_29_
exponentiation_R cell   temp_reg[28]            temp_reg_28_
exponentiation_R cell   temp_reg[27]            temp_reg_27_
exponentiation_R cell   temp_reg[26]            temp_reg_26_
exponentiation_R cell   temp_reg[25]            temp_reg_25_
exponentiation_R cell   temp_reg[24]            temp_reg_24_
exponentiation_R cell   temp_reg[23]            temp_reg_23_
exponentiation_R cell   temp_reg[22]            temp_reg_22_
exponentiation_R cell   temp_reg[21]            temp_reg_21_
exponentiation_R cell   temp_reg[20]            temp_reg_20_
exponentiation_R cell   temp_reg[19]            temp_reg_19_
exponentiation_R cell   temp_reg[18]            temp_reg_18_
exponentiation_R cell   temp_reg[17]            temp_reg_17_
exponentiation_R cell   temp_reg[16]            temp_reg_16_
exponentiation_R cell   temp_reg[15]            temp_reg_15_
exponentiation_R cell   temp_reg[14]            temp_reg_14_
exponentiation_R cell   temp_reg[13]            temp_reg_13_
exponentiation_R cell   temp_reg[12]            temp_reg_12_
exponentiation_R cell   temp_reg[11]            temp_reg_11_
exponentiation_R cell   temp_reg[10]            temp_reg_10_
exponentiation_R cell   temp_reg[9]             temp_reg_9_
exponentiation_R cell   temp_reg[8]             temp_reg_8_
exponentiation_R cell   temp_reg[7]             temp_reg_7_
exponentiation_R cell   temp_reg[6]             temp_reg_6_
exponentiation_R cell   temp_reg[5]             temp_reg_5_
exponentiation_R cell   temp_reg[4]             temp_reg_4_
exponentiation_R cell   temp_reg[3]             temp_reg_3_
exponentiation_R cell   temp_reg[2]             temp_reg_2_
exponentiation_R cell   temp_reg[1]             temp_reg_1_
exponentiation_R cell   temp_reg[0]             temp_reg_0_
exponentiation_R cell   result_reg[63]          result_reg_63_
exponentiation_R cell   result_reg[62]          result_reg_62_
exponentiation_R cell   result_reg[61]          result_reg_61_
exponentiation_R cell   result_reg[60]          result_reg_60_
exponentiation_R cell   result_reg[59]          result_reg_59_
exponentiation_R cell   result_reg[58]          result_reg_58_
exponentiation_R cell   result_reg[57]          result_reg_57_
exponentiation_R cell   result_reg[56]          result_reg_56_
exponentiation_R cell   result_reg[55]          result_reg_55_
exponentiation_R cell   result_reg[54]          result_reg_54_
exponentiation_R cell   result_reg[53]          result_reg_53_
exponentiation_R cell   result_reg[52]          result_reg_52_
exponentiation_R cell   result_reg[51]          result_reg_51_
exponentiation_R cell   result_reg[50]          result_reg_50_
exponentiation_R cell   result_reg[49]          result_reg_49_
exponentiation_R cell   result_reg[48]          result_reg_48_
exponentiation_R cell   result_reg[47]          result_reg_47_
exponentiation_R cell   result_reg[46]          result_reg_46_
exponentiation_R cell   result_reg[45]          result_reg_45_
exponentiation_R cell   result_reg[44]          result_reg_44_
exponentiation_R cell   result_reg[43]          result_reg_43_
exponentiation_R cell   result_reg[42]          result_reg_42_
exponentiation_R cell   result_reg[41]          result_reg_41_
exponentiation_R cell   result_reg[40]          result_reg_40_
exponentiation_R cell   result_reg[39]          result_reg_39_
exponentiation_R cell   result_reg[38]          result_reg_38_
exponentiation_R cell   result_reg[37]          result_reg_37_
exponentiation_R cell   result_reg[36]          result_reg_36_
exponentiation_R cell   result_reg[35]          result_reg_35_
exponentiation_R cell   result_reg[34]          result_reg_34_
exponentiation_R cell   result_reg[33]          result_reg_33_
exponentiation_R cell   result_reg[32]          result_reg_32_
exponentiation_R cell   result_reg[31]          result_reg_31_
exponentiation_R cell   result_reg[30]          result_reg_30_
exponentiation_R cell   result_reg[29]          result_reg_29_
exponentiation_R cell   result_reg[28]          result_reg_28_
exponentiation_R cell   result_reg[27]          result_reg_27_
exponentiation_R cell   result_reg[26]          result_reg_26_
exponentiation_R cell   result_reg[25]          result_reg_25_
exponentiation_R cell   result_reg[24]          result_reg_24_
exponentiation_R cell   result_reg[23]          result_reg_23_
exponentiation_R cell   result_reg[22]          result_reg_22_
exponentiation_R cell   result_reg[21]          result_reg_21_
exponentiation_R cell   result_reg[20]          result_reg_20_
exponentiation_R cell   result_reg[19]          result_reg_19_
exponentiation_R cell   result_reg[18]          result_reg_18_
exponentiation_R cell   result_reg[17]          result_reg_17_
exponentiation_R cell   result_reg[16]          result_reg_16_
exponentiation_R cell   result_reg[15]          result_reg_15_
exponentiation_R cell   result_reg[14]          result_reg_14_
exponentiation_R cell   result_reg[13]          result_reg_13_
exponentiation_R cell   result_reg[12]          result_reg_12_
exponentiation_R cell   result_reg[11]          result_reg_11_
exponentiation_R cell   result_reg[10]          result_reg_10_
exponentiation_R cell   result_reg[9]           result_reg_9_
exponentiation_R cell   result_reg[8]           result_reg_8_
exponentiation_R cell   result_reg[7]           result_reg_7_
exponentiation_R cell   result_reg[6]           result_reg_6_
exponentiation_R cell   result_reg[5]           result_reg_5_
exponentiation_R cell   result_reg[4]           result_reg_4_
exponentiation_R cell   result_reg[3]           result_reg_3_
exponentiation_R cell   result_reg[2]           result_reg_2_
exponentiation_R cell   result_reg[1]           result_reg_1_
exponentiation_R cell   result_reg[0]           result_reg_0_
exponentiation_R net    *Logic1*                n_Logic1_
exponentiation_R net    *Logic0*                n_Logic0_
1
#################### Define Design Constraints #########################
puts "###############################################"
###############################################
puts "############ Design Constraints #### ##########"
############ Design Constraints #### ##########
puts "###############################################"
###############################################
#### source -echo ./cons.tcl
###################### Mapping and optimization ########################
puts "###############################################"
###############################################
puts "########## Mapping & Optimization #############"
########## Mapping & Optimization #############
puts "###############################################"
###############################################
compile
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | K-2015.06-DWBB_201506.0 |     *     |
| Licensed DW Building Blocks        |                         |           |
============================================================================


Information: There are 112 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Warning: Operating condition scmetro_tsmc_cl013g_rvt_ss_1p08v_125c set on design Diffe_TOP has different process,
voltage and temperatures parameters than the parameters at which target library 
scmetro_tsmc_cl013g_rvt_tt_1p2v_25c is characterized. Delays may be inaccurate as a result. (OPT-998)

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'exponentiation_R_0'
  Processing 'exponentiation_0'
  Processing 'CONTROLKER'
  Processing 'CHECK_2'
  Processing 'ENCRYPTION_R1'
  Processing 'CLC_R2'
  Processing 'ENCRYPTION_R2'
  Processing 'CLC_R1'
  Processing 'Diffe_TOP'

  Updating timing information
Information: Updating design information... (UID-85)
Information: Design 'Diffe_TOP' has no optimization constraints set. (OPT-108)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'exponentiation_R_1_DW01_inc_0'
  Processing 'exponentiation_R_1_DW02_mult_0'
  Processing 'exponentiation_R_1_DW01_add_0'
  Processing 'exponentiation_R_1_DW01_cmp2_0'
  Processing 'exponentiation_R_0_DW01_inc_0'
  Processing 'exponentiation_R_0_DW02_mult_0'
  Processing 'exponentiation_R_0_DW01_add_0'
  Processing 'exponentiation_R_0_DW01_cmp2_0'
  Processing 'exponentiation_1_DW01_inc_0'
  Processing 'exponentiation_1_DW02_mult_0'
  Processing 'exponentiation_1_DW01_add_0'
  Processing 'exponentiation_1_DW01_cmp2_0'
  Processing 'exponentiation_0_DW01_inc_0'
  Processing 'exponentiation_0_DW02_mult_0'
  Processing 'exponentiation_0_DW01_add_0'
  Processing 'exponentiation_0_DW01_cmp2_0'
  Processing 'CHECK_2_DW01_cmp6_0'
  Processing 'ENCRYPTION_R1_DW01_cmp6_0'
  Processing 'ENCRYPTION_R1_DW01_sub_0'
  Processing 'ENCRYPTION_R1_DW02_mult_0'
  Processing 'ENCRYPTION_R1_DW01_add_0'
  Processing 'ENCRYPTION_R1_DW_div_uns_0'
  Processing 'CLC_R2_DW01_sub_0'
  Processing 'CLC_R2_DW02_mult_0'
  Processing 'CLC_R2_DW01_add_0'
  Processing 'CLC_R2_DW_div_uns_0'
  Processing 'ENCRYPTION_R2_DW01_sub_0'
  Processing 'ENCRYPTION_R2_DW02_mult_0'
  Processing 'ENCRYPTION_R2_DW01_add_0'
  Processing 'ENCRYPTION_R2_DW_div_uns_0'
  Processing 'CLC_R1_DW01_sub_0'
  Processing 'CLC_R1_DW02_mult_0'
  Processing 'CLC_R1_DW01_add_0'
  Processing 'CLC_R1_DW_div_uns_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Structuring 'exponentiation_R_1'
  Mapping 'exponentiation_R_1'
  Structuring 'exponentiation_1'
  Mapping 'exponentiation_1'
  Structuring 'exponentiation_R_0'
  Mapping 'exponentiation_R_0'
  Structuring 'exponentiation_0'
  Mapping 'exponentiation_0'
  Structuring 'CONTROLKER'
  Mapping 'CONTROLKER'
  Structuring 'CHECK_2'
  Mapping 'CHECK_2'
  Structuring 'ENCRYPTION_R1'
  Mapping 'ENCRYPTION_R1'
  Structuring 'CLC_R2'
  Mapping 'CLC_R2'
  Structuring 'ENCRYPTION_R2'
  Mapping 'ENCRYPTION_R2'
  Structuring 'CLC_R1'
  Mapping 'CLC_R1'

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:42 1567292.6      0.00       0.0      39.4                          
    0:00:42 1567292.6      0.00       0.0      39.4                          
    0:00:42 1567292.6      0.00       0.0      39.4                          
    0:00:42 1567292.6      0.00       0.0      39.4                          
    0:00:43 1567292.6      0.00       0.0      39.4                          
    0:01:02  698633.9      0.00       0.0      25.7                          
    0:01:03  697188.9      0.00       0.0      25.7                          
    0:01:10  697188.9      0.00       0.0       6.8                          
    0:01:10  697188.9      0.00       0.0       6.8                          
    0:01:11  697188.9      0.00       0.0       6.8                          
    0:01:11  697188.9      0.00       0.0       6.8                          
    0:01:11  697188.9      0.00       0.0       6.8                          
    0:01:12  697188.9      0.00       0.0       6.8                          
    0:01:12  697188.9      0.00       0.0       6.8                          
    0:01:12  697188.9      0.00       0.0       6.8                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:12  697188.9      0.00       0.0       6.8                          
    0:01:12  697188.9      0.00       0.0       6.8                          
    0:01:12  697188.9      0.00       0.0       6.8                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:12  697188.9      0.00       0.0       6.8                          
    0:01:12  697217.1      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:12  697217.1      0.00       0.0       0.0                          
    0:01:12  697217.1      0.00       0.0       0.0                          
    0:01:13  696581.7      0.00       0.0       0.0                          
    0:01:14  696562.9      0.00       0.0       0.0                          
    0:01:14  696548.7      0.00       0.0       0.0                          
    0:01:14  696534.6      0.00       0.0       0.0                          
    0:01:14  696520.5      0.00       0.0       0.0                          
    0:01:14  696506.4      0.00       0.0       0.0                          
    0:01:14  696492.3      0.00       0.0       0.0                          
    0:01:14  696478.1      0.00       0.0       0.0                          
    0:01:14  696464.0      0.00       0.0       0.0                          
    0:01:15  696449.9      0.00       0.0       0.0                          
    0:01:15  696435.8      0.00       0.0       0.0                          
    0:01:15  696417.0      0.00       0.0       0.0                          
    0:01:15  696402.8      0.00       0.0       0.0                          
    0:01:15  696388.7      0.00       0.0       0.0                          
    0:01:16  696374.6      0.00       0.0       0.0                          
    0:01:16  696360.5      0.00       0.0       0.0                          
    0:01:16  696360.5      0.00       0.0       0.0                          
    0:01:16  696360.5      0.00       0.0       0.0                          
    0:01:17  696049.8      0.00       0.0       0.0                          
    0:01:17  696049.8      0.00       0.0       0.0                          
    0:01:17  696049.8      0.00       0.0       0.0                          
    0:01:17  696049.8      0.00       0.0       0.0                          
    0:01:17  696049.8      0.00       0.0       0.0                          
    0:01:17  696049.8      0.00       0.0       0.0                          
Loading db file '/home/IC/Diffe/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Loading db file '/home/IC/Diffe/std_cells/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'
Loading db file '/home/IC/Diffe/std_cells/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
##################### Close Formality Setup file ###########################
set_svf -off 
1
#############################################################################
# Write out files
#############################################################################
##write_file -format verilog -hierarchy -output netlists/$top_module.ddc
write_file -format verilog -hierarchy -output netlists/$top_module.v
Writing verilog file '/home/IC/Diffe/syn/netlists/Diffe_TOP.v'.
Warning: Verilog writer has added 32 nets to module CLC_R1 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 32 nets to module ENCRYPTION_R2 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 32 nets to module CLC_R2 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 32 nets to module ENCRYPTION_R1 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 32 nets to module exponentiation_R_0 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 32 nets to module exponentiation_R_1 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 37 nets to module Diffe_TOP using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
##write_sdf  sdf/$top_module.sdf
##write_sdc  -nosplit sdc/$top_module.sdc
####################### reporting ##########################################
report_area -hierarchy > reports/area.rpt
report_power -hierarchy > reports/power.rpt
##report_timing -delay_type min -max_paths 20 > reports/hold.rpt
##report_timing -delay_type max -max_paths 20 > reports/setup.rpt
##report_clock -attributes > reports/clocks.rpt
## report_constraint -all_violators -nosplit > reports/constraints.rpt
############################################################################
# DFT Preparation Section
############################################################################
##set flops_per_chain 100
##set num_flops [sizeof_collection [all_registers -edge_triggered]]
##set num_chains [expr $num_flops / $flops_per_chain + 1 ]
################# starting graphical user interface #######################
gui_start
Current design is 'Diffe_TOP'.
#exit
dc_shell> dc_shell> dc_shell> 