<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable>
  <columns>
   <connections preferredWidth="47" />
   <irq preferredWidth="34" />
  </columns>
 </systemtable>
 <clocktable>
  <columns>
<<<<<<< HEAD
   <clockname preferredWidth="542" />
   <clocksource preferredWidth="541" />
   <frequency preferredWidth="523" />
  </columns>
 </clocktable>
 <library expandedCategories="Project,Library" />
 <window width="1920" height="1020" x="0" y="0" />
=======

   <clockname preferredWidth="269" />
   <clocksource preferredWidth="269" />
   <frequency preferredWidth="250" />
  </columns>
 </clocktable>
 <library
   expandedCategories="Library/SLS/Communication,Library/Qsys Interconnect/Tri-State Components,Library/Verification,Project,Library/PLL,Library/Qsys Interconnect,Library,Library/Verification/Simulation,Library/SLS/Communication/USB,Library/Qsys Interconnect/Memory-Mapped,Library/Merlin Components,Library/SLS,Library/Qsys Interconnect/Interrupt" />
 <window width="1100" height="728" x="0" y="0" />
>>>>>>> 186b664ebc839653bbf732a0fcad24ea634eb336
 <hdlexample language="VERILOG" />
 <generation synthesis="1" path="_PROJECT_NAME_" />
</preferences>
