--------------------------------------------------------------------------------
Release 13.4 Trace  (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

D:\Xilinx\13.4\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml R_CPU_Exp.twx R_CPU_Exp.ncd -o R_CPU_Exp.twr R_CPU_Exp.pcf
-ucf R_CPU.ucf

Design file:              R_CPU_Exp.ncd
Physical constraint file: R_CPU_Exp.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.21 2012-01-07)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
rst         |    8.426(F)|      SLOW  |   -1.103(F)|      FAST  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
LED<0>      |        24.274(R)|      SLOW  |         6.099(R)|      FAST  |clk_BUFGP         |   0.000|
            |        21.180(F)|      SLOW  |         6.576(F)|      FAST  |clk_BUFGP         |   0.000|
LED<1>      |        24.009(R)|      SLOW  |         6.925(R)|      FAST  |clk_BUFGP         |   0.000|
            |        21.447(F)|      SLOW  |         6.897(F)|      FAST  |clk_BUFGP         |   0.000|
LED<2>      |        23.702(R)|      SLOW  |         6.424(R)|      FAST  |clk_BUFGP         |   0.000|
            |        21.051(F)|      SLOW  |         6.552(F)|      FAST  |clk_BUFGP         |   0.000|
LED<3>      |        22.714(R)|      SLOW  |         7.887(R)|      FAST  |clk_BUFGP         |   0.000|
            |        19.898(F)|      SLOW  |         6.804(F)|      FAST  |clk_BUFGP         |   0.000|
LED<4>      |        22.639(R)|      SLOW  |         6.838(R)|      FAST  |clk_BUFGP         |   0.000|
            |        19.988(F)|      SLOW  |         6.868(F)|      FAST  |clk_BUFGP         |   0.000|
LED<5>      |        22.544(R)|      SLOW  |         6.168(R)|      FAST  |clk_BUFGP         |   0.000|
            |        19.335(F)|      SLOW  |         6.258(F)|      FAST  |clk_BUFGP         |   0.000|
LED<6>      |        22.826(R)|      SLOW  |         6.309(R)|      FAST  |clk_BUFGP         |   0.000|
            |        19.590(F)|      SLOW  |         6.388(F)|      FAST  |clk_BUFGP         |   0.000|
LED<7>      |        23.230(R)|      SLOW  |         6.950(R)|      FAST  |clk_BUFGP         |   0.000|
            |        19.994(F)|      SLOW  |         6.822(F)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |    1.621|   15.614|   12.380|
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
SW<0>          |LED<0>         |   10.390|
SW<0>          |LED<1>         |   10.218|
SW<0>          |LED<2>         |   10.338|
SW<0>          |LED<3>         |   10.724|
SW<0>          |LED<4>         |   10.657|
SW<0>          |LED<5>         |    9.790|
SW<0>          |LED<6>         |   10.334|
SW<0>          |LED<7>         |    9.381|
SW<1>          |LED<0>         |    9.907|
SW<1>          |LED<1>         |    9.893|
SW<1>          |LED<2>         |   10.044|
SW<1>          |LED<3>         |   10.162|
SW<1>          |LED<4>         |   10.598|
SW<1>          |LED<5>         |    9.026|
SW<1>          |LED<6>         |    9.261|
SW<1>          |LED<7>         |    8.745|
---------------+---------------+---------+


Analysis completed Mon Mar 03 10:11:57 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 152 MB



