{:input (genetic.crossover/dumb-crossover 654168526 (genetic.mutation/change-constant-value 1928626975 (genetic.mutation/change-names-remove-clause 1290753624 (genetic.crossover/dumb-crossover 970656263 (genetic.representation/genetic-representation "examples/58400.B24FC9C1.blif") (genetic.representation/genetic-representation "examples/57281.AE846E31.blif")))) (genetic.representation/genetic-representation "examples/58179.C2FA80B0.blif")), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(\\wire:missing_edge , \\wire8_:missing , \\wire:missing_39_40_48_43_9_29 , wire11_32, wire13_25, wire15_25);\n  wire \\:missing_edge ;\n  wire wire0;\n  output wire11_32;\n  wire wire11_32;\n  output wire13_25;\n  wire wire13_25;\n  output wire15_25;\n  wire wire15_25;\n  wire wire18;\n  wire wire19_43;\n  wire wire20_25;\n  wire wire20_44;\n  wire wire20_46;\n  wire wire21_25;\n  wire \\wire21_:missing ;\n  wire wire22_25;\n  wire \\wire22_:missing ;\n  wire wire24_25;\n  wire wire24_34;\n  wire wire25_36;\n  wire wire26_25;\n  wire \\wire26_:missing ;\n  wire wire31_32;\n  wire \\wire41_:missing ;\n  wire wire42_2;\n  wire wire42_28;\n  wire wire42_30;\n  wire wire42_36;\n  wire wire42_37;\n  wire wire42_38;\n  wire wire42_41;\n  wire wire42_46;\n  wire \\wire42_5_:missing ;\n  wire wire42_6;\n  wire wire42_7;\n  wire \\wire42_:missing ;\n  wire wire44_45;\n  input \\wire8_:missing ;\n  wire \\wire8_:missing ;\n  wire \\wire:missing_29 ;\n  wire \\wire:missing_30 ;\n  wire \\wire:missing_37 ;\n  wire \\wire:missing_38 ;\n  wire \\wire:missing_39 ;\n  input \\wire:missing_39_40_48_43_9_29 ;\n  wire \\wire:missing_39_40_48_43_9_29 ;\n  wire \\wire:missing_40 ;\n  wire \\wire:missing_45 ;\n  wire \\wire:missing_47 ;\n  inout \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign wire24_34 = 4'h8 >> { \\wire:missing_edge , wire24_25 };\n  assign wire13_25 = 4'h8 >> { \\wire:missing_edge , wire25_36 };\n  assign \\wire26_:missing  = 4'h8 >> { wire26_25, wire26_25 };\n  assign \\wire:missing_edge  = 4'h8 >> { \\wire42_5_:missing , \\wire:missing_edge  };\n  assign \\wire:missing_edge  = 4'h8 >> { wire19_43, \\wire:missing_edge  };\n  assign wire20_44 = 4'h8 >> { wire20_25, wire20_46 };\n  assign \\wire21_:missing  = 4'h8 >> { \\wire:missing_edge , wire21_25 };\n  assign \\wire22_:missing  = 4'h8 >> { wire22_25, wire22_25 };\n  assign \\wire:missing_edge  = 4'h8 >> { \\wire:missing_edge , \\wire:missing_edge  };\n  assign wire0 = 1'h0;\n  assign \\wire:missing_edge  = 1'h0;\n  assign \\wire:missing_edge  = 1'h0;\n  assign \\wire:missing_edge  = 1'h1;\n  assign wire18 = 1'h0;\n  assign \\:missing_edge  = 1'h0;\n  assign \\wire:missing_edge  = \\wire:missing_39_40_48_43_9_29 ;\n  assign \\wire:missing_47  = \\wire:missing_edge ;\n  assign wire20_46 = wire42_46;\n  assign \\wire:missing_45  = wire44_45;\n  assign wire44_45 = wire20_44;\n  assign wire19_43 = \\wire:missing_39_40_48_43_9_29 ;\n  assign \\wire42_:missing  = \\wire:missing_edge ;\n  assign \\wire41_:missing  = wire42_41;\n  assign \\wire:missing_40  = \\wire:missing_39_40_48_43_9_29 ;\n  assign \\wire:missing_39  = \\wire:missing_39_40_48_43_9_29 ;\n  assign \\wire:missing_38  = wire42_38;\n  assign \\wire:missing_37  = wire42_37;\n  assign wire25_36 = wire42_36;\n  assign \\wire:missing_edge  = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = wire24_34;\n  assign \\wire:missing_edge  = \\wire:missing_edge ;\n  assign wire11_32 = wire31_32;\n  assign wire31_32 = \\wire:missing_edge ;\n  assign \\wire:missing_30  = wire42_30;\n  assign \\wire:missing_29  = \\wire:missing_39_40_48_43_9_29 ;\n  assign \\wire:missing_edge  = wire42_28;\n  assign \\wire:missing_edge  = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = wire42_7;\n  assign \\wire:missing_edge  = wire42_6;\n  assign \\wire:missing_edge  = wire42_2;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount745B5940/794361B8.v:3.1-95.10\" *)\nmodule postsynth(\\wire:missing_edge , \\wire8_:missing , \\wire:missing_39_40_48_43_9_29 , wire11_32, wire13_25, wire15_25);\n  (* src = \"/tmp/fuzzmount745B5940/794361B8.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount745B5940/794361B8.v:5.8-5.13\" *)\n  wire wire0;\n  (* src = \"/tmp/fuzzmount745B5940/794361B8.v:6.10-6.19\" *)\n  output wire11_32;\n  wire wire11_32;\n  (* src = \"/tmp/fuzzmount745B5940/794361B8.v:8.10-8.19\" *)\n  output wire13_25;\n  wire wire13_25;\n  (* src = \"/tmp/fuzzmount745B5940/794361B8.v:10.10-10.19\" *)\n  output wire15_25;\n  wire wire15_25;\n  (* src = \"/tmp/fuzzmount745B5940/794361B8.v:12.8-12.14\" *)\n  wire wire18;\n  (* src = \"/tmp/fuzzmount745B5940/794361B8.v:13.8-13.17\" *)\n  wire wire19_43;\n  (* src = \"/tmp/fuzzmount745B5940/794361B8.v:22.8-22.17\" *)\n  wire wire24_34;\n  (* src = \"/tmp/fuzzmount745B5940/794361B8.v:23.8-23.17\" *)\n  wire wire25_36;\n  (* src = \"/tmp/fuzzmount745B5940/794361B8.v:26.8-26.17\" *)\n  wire wire31_32;\n  (* src = \"/tmp/fuzzmount745B5940/794361B8.v:28.8-28.16\" *)\n  wire wire42_2;\n  (* src = \"/tmp/fuzzmount745B5940/794361B8.v:29.8-29.17\" *)\n  wire wire42_28;\n  (* src = \"/tmp/fuzzmount745B5940/794361B8.v:31.8-31.17\" *)\n  wire wire42_36;\n  (* src = \"/tmp/fuzzmount745B5940/794361B8.v:37.8-37.16\" *)\n  wire wire42_6;\n  (* src = \"/tmp/fuzzmount745B5940/794361B8.v:38.8-38.16\" *)\n  wire wire42_7;\n  (* src = \"/tmp/fuzzmount745B5940/794361B8.v:39.8-39.24\" *)\n  wire \\wire42_:missing ;\n  (* src = \"/tmp/fuzzmount745B5940/794361B8.v:41.9-41.24\" *)\n  input \\wire8_:missing ;\n  wire \\wire8_:missing ;\n  (* src = \"/tmp/fuzzmount745B5940/794361B8.v:43.8-43.24\" *)\n  wire \\wire:missing_29 ;\n  (* src = \"/tmp/fuzzmount745B5940/794361B8.v:47.8-47.24\" *)\n  wire \\wire:missing_39 ;\n  (* src = \"/tmp/fuzzmount745B5940/794361B8.v:48.9-48.39\" *)\n  input \\wire:missing_39_40_48_43_9_29 ;\n  wire \\wire:missing_39_40_48_43_9_29 ;\n  (* src = \"/tmp/fuzzmount745B5940/794361B8.v:50.8-50.24\" *)\n  wire \\wire:missing_40 ;\n  (* src = \"/tmp/fuzzmount745B5940/794361B8.v:52.8-52.24\" *)\n  wire \\wire:missing_47 ;\n  (* src = \"/tmp/fuzzmount745B5940/794361B8.v:53.9-53.27\" *)\n  inout \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign wire0 = 1'h0;\n  assign wire11_32 = 1'h0;\n  assign wire13_25 = 1'hx;\n  assign wire15_25 = 1'hx;\n  assign wire18 = 1'h0;\n  assign wire19_43 = 1'h0;\n  assign wire24_34 = 1'h0;\n  assign wire25_36 = 1'hx;\n  assign wire31_32 = 1'h0;\n  assign wire42_2 = 1'h0;\n  assign wire42_28 = 1'h0;\n  assign wire42_36 = 1'hx;\n  assign wire42_6 = 1'h0;\n  assign wire42_7 = 1'h0;\n  assign \\wire42_:missing  = 1'h0;\n  assign \\wire:missing_29  = 1'h0;\n  assign \\wire:missing_39  = 1'h0;\n  assign \\wire:missing_39_40_48_43_9_29  = 1'h0;\n  assign \\wire:missing_40  = 1'h0;\n  assign \\wire:missing_47  = 1'h0;\n  assign \\wire:missing_edge  = 1'h0;\nendmodule\n", :proof {:exit 2, :out "SBY 23:56:07 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp14sjv7vu] Copy '/tmp/fuzzmount745B5940/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp14sjv7vu/src/top.v'.\nSBY 23:56:07 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp14sjv7vu] Copy '/tmp/fuzzmount745B5940/794361B8.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp14sjv7vu/src/794361B8.v'.\nSBY 23:56:07 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp14sjv7vu] Copy '/tmp/fuzzmount745B5940/794361B8.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp14sjv7vu/src/794361B8.post.v'.\nSBY 23:56:07 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp14sjv7vu] engine_0: abc pdr\nSBY 23:56:07 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp14sjv7vu] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp14sjv7vu/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY 23:56:09 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp14sjv7vu] base: /tmp/fuzzmount745B5940/top.v:21: Warning: Identifier `\\clk' is implicitly declared.\nSBY 23:56:09 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp14sjv7vu] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount745B5940/794361B8.v:58$54_Y [0] between cell $shr$/tmp/fuzzmount745B5940/794361B8.v:58$54.Y and constant 1'0 in presynth: Resolved using constant.\nSBY 23:56:09 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp14sjv7vu] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount745B5940/794361B8.v:55$51_Y [0] between cell $shr$/tmp/fuzzmount745B5940/794361B8.v:55$51.Y and constant 1'0 in presynth: Resolved using constant.\nSBY 23:56:09 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp14sjv7vu] base: Warning: Wire presynth.\\wire15_25 is used but has no driver.\nSBY 23:56:09 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp14sjv7vu] base: Warning: Wire presynth.\\wire25_36 is used but has no driver.\nSBY 23:56:09 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp14sjv7vu] base: Warning: Wire top.\\clk is used but has no driver.\nSBY 23:56:09 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp14sjv7vu] base: Warning: Wire top.\\y_post_4 is used but has no driver.\nSBY 23:56:09 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp14sjv7vu] base: Warning: Wire top.\\y_pre_4 is used but has no driver.\nSBY 23:56:09 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp14sjv7vu] base: Warning: Wire top.\\y_post_2 is used but has no driver.\nSBY 23:56:09 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp14sjv7vu] base: Warning: Wire top.\\y_pre_2 is used but has no driver.\nSBY 23:56:09 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp14sjv7vu] base: Warning: Wire top.\\y_post_0 is used but has no driver.\nSBY 23:56:09 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp14sjv7vu] base: Warning: Wire top.\\y_pre_0 is used but has no driver.\nSBY 23:56:10 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp14sjv7vu] base: finished (returncode=0)\nSBY 23:56:10 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp14sjv7vu] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp14sjv7vu/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY 23:56:11 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp14sjv7vu] aig: Warning: Wire presynth.\\wire15_25 is used but has no driver.\nSBY 23:56:11 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp14sjv7vu] aig: Warning: Wire presynth.\\wire25_36 is used but has no driver.\nSBY 23:56:11 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp14sjv7vu] aig: Warning: Wire top.\\y_post_4 is used but has no driver.\nSBY 23:56:11 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp14sjv7vu] aig: Warning: Wire top.\\y_pre_4 is used but has no driver.\nSBY 23:56:11 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp14sjv7vu] aig: Warning: Wire top.\\y_post_2 is used but has no driver.\nSBY 23:56:11 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp14sjv7vu] aig: Warning: Wire top.\\y_pre_2 is used but has no driver.\nSBY 23:56:11 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp14sjv7vu] aig: Warning: Wire top.\\y_post_0 is used but has no driver.\nSBY 23:56:11 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp14sjv7vu] aig: Warning: Wire top.\\y_pre_0 is used but has no driver.\nSBY 23:56:11 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp14sjv7vu] aig: Warning: Wire top.\\clk is used but has no driver.\nSBY 23:56:13 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp14sjv7vu] aig: finished (returncode=0)\nSBY 23:56:13 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp14sjv7vu] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp14sjv7vu; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY 23:56:13 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp14sjv7vu] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY 23:56:13 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp14sjv7vu] engine_0: Warning: The network has no constraints.\nSBY 23:56:13 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp14sjv7vu] engine_0: Output 0 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.01 sec\nSBY 23:56:13 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp14sjv7vu] engine_0: finished (returncode=0)\nSBY 23:56:13 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp14sjv7vu] engine_0: Status returned by engine: FAIL\nSBY 23:56:13 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp14sjv7vu] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:06 (6)\nSBY 23:56:13 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp14sjv7vu] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:03 (3)\nSBY 23:56:13 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp14sjv7vu] summary: engine_0 (abc pdr) returned FAIL\nSBY 23:56:13 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp14sjv7vu] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp14sjv7vu'.\nSBY 23:56:13 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp14sjv7vu] DONE (FAIL, rc=2)\n", :err ""}}}