#! /usr/bin/vvp
:ivl_version "10.2 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x21295f8 .scope module, "main" "main" 2 34;
 .timescale 0 0;
v0x215bae0_0 .var "A", 0 7;
v0x215bb48_0 .var "B", 0 7;
v0x215bba0_0 .net "C", 0 7, L_0x215e098;  1 drivers
S_0x212eac0 .scope module, "uut" "adder" 2 38, 2 19 0, S_0x21295f8;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "A"
    .port_info 1 /INPUT 8 "B"
    .port_info 2 /OUTPUT 8 "C"
v0x215b820_0 .net "A", 7 0, v0x215bae0_0;  1 drivers
v0x215b8a8_0 .net "B", 7 0, v0x215bb48_0;  1 drivers
v0x215b920_0 .net "C", 7 0, L_0x215e098;  alias, 1 drivers
L_0x76bd9010 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x215b988_0 .net/2s *"_s60", 0 0, L_0x76bd9010;  1 drivers
v0x215ba00_0 .net "carry", 8 0, L_0x215e2e8;  1 drivers
L_0x215bee0 .part v0x215bae0_0, 7, 1;
L_0x215bf70 .part v0x215bb48_0, 7, 1;
L_0x215c000 .part L_0x215e2e8, 7, 1;
L_0x215c320 .part v0x215bae0_0, 6, 1;
L_0x215c390 .part v0x215bb48_0, 6, 1;
L_0x215c3e8 .part L_0x215e2e8, 6, 1;
L_0x215c760 .part v0x215bae0_0, 5, 1;
L_0x215c820 .part v0x215bb48_0, 5, 1;
L_0x215c908 .part L_0x215e2e8, 5, 1;
L_0x215cbb8 .part v0x215bae0_0, 4, 1;
L_0x215cc40 .part v0x215bb48_0, 4, 1;
L_0x215cc98 .part L_0x215e2e8, 4, 1;
L_0x215d040 .part v0x215bae0_0, 3, 1;
L_0x215d098 .part v0x215bb48_0, 3, 1;
L_0x215d130 .part L_0x215e2e8, 3, 1;
L_0x215d438 .part v0x215bae0_0, 2, 1;
L_0x215d4d8 .part v0x215bb48_0, 2, 1;
L_0x215d530 .part L_0x215e2e8, 2, 1;
L_0x215d880 .part v0x215bae0_0, 1, 1;
L_0x215d9a0 .part v0x215bb48_0, 1, 1;
L_0x215db18 .part L_0x215e2e8, 1, 1;
L_0x215de58 .part v0x215bae0_0, 0, 1;
L_0x215dac0 .part v0x215bb48_0, 0, 1;
L_0x215df10 .part L_0x215e2e8, 0, 1;
LS_0x215e098_0_0 .concat8 [ 1 1 1 1], L_0x215dbb0, L_0x215d5d8, L_0x215d1c8, L_0x215cdd0;
LS_0x215e098_0_4 .concat8 [ 1 1 1 1], L_0x215c9a0, L_0x215c4d8, L_0x215c098, L_0x215bc38;
L_0x215e098 .concat8 [ 4 4 0 0], LS_0x215e098_0_0, LS_0x215e098_0_4;
LS_0x215e2e8_0_0 .concat8 [ 1 1 1 1], L_0x76bd9010, L_0x215dda8, L_0x215d7d0, L_0x215d388;
LS_0x215e2e8_0_4 .concat8 [ 1 1 1 1], L_0x215cf90, L_0x215cb08, L_0x215c6b0, L_0x215c270;
LS_0x215e2e8_0_8 .concat8 [ 1 0 0 0], L_0x215be30;
L_0x215e2e8 .concat8 [ 4 4 1 0], LS_0x215e2e8_0_0, LS_0x215e2e8_0_4, LS_0x215e2e8_0_8;
S_0x212d5a0 .scope generate, "genblk1[0]" "genblk1[0]" 2 26, 2 26 0, S_0x212eac0;
 .timescale 0 0;
P_0x2132618 .param/l "i" 0 2 26, +C4<00>;
S_0x212c068 .scope module, "adder_comp" "adder_component" 2 28, 2 9 0, S_0x212d5a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /INPUT 1 "carry_in"
    .port_info 3 /OUTPUT 1 "C"
    .port_info 4 /OUTPUT 1 "carry_out"
L_0x215db70 .functor XOR 1, L_0x215de58, L_0x215dac0, C4<0>, C4<0>;
L_0x215dbb0 .functor XOR 1, L_0x215db70, L_0x215df10, C4<0>, C4<0>;
L_0x215dc48 .functor AND 1, L_0x215db70, L_0x215df10, C4<1>, C4<1>;
L_0x215dce0 .functor AND 1, L_0x215de58, L_0x215dac0, C4<1>, C4<1>;
L_0x215dda8 .functor OR 1, L_0x215dc48, L_0x215dce0, C4<0>, C4<0>;
v0x212bdb0_0 .net "A", 0 0, L_0x215de58;  1 drivers
v0x212d2e8_0 .net "B", 0 0, L_0x215dac0;  1 drivers
v0x212e808_0 .net "C", 0 0, L_0x215dbb0;  1 drivers
v0x212fd28_0 .net *"_s4", 0 0, L_0x215dc48;  1 drivers
v0x2131250_0 .net *"_s6", 0 0, L_0x215dce0;  1 drivers
v0x2132770_0 .net "a_xor_b", 0 0, L_0x215db70;  1 drivers
v0x2158998_0 .net "carry_in", 0 0, L_0x215df10;  1 drivers
v0x2158a00_0 .net "carry_out", 0 0, L_0x215dda8;  1 drivers
S_0x212ab30 .scope generate, "genblk1[1]" "genblk1[1]" 2 26, 2 26 0, S_0x212eac0;
 .timescale 0 0;
P_0x2158b00 .param/l "i" 0 2 26, +C4<01>;
S_0x2158b70 .scope module, "adder_comp" "adder_component" 2 28, 2 9 0, S_0x212ab30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /INPUT 1 "carry_in"
    .port_info 3 /OUTPUT 1 "C"
    .port_info 4 /OUTPUT 1 "carry_out"
L_0x215d0f0 .functor XOR 1, L_0x215d880, L_0x215d9a0, C4<0>, C4<0>;
L_0x215d5d8 .functor XOR 1, L_0x215d0f0, L_0x215db18, C4<0>, C4<0>;
L_0x215d670 .functor AND 1, L_0x215d0f0, L_0x215db18, C4<1>, C4<1>;
L_0x215d708 .functor AND 1, L_0x215d880, L_0x215d9a0, C4<1>, C4<1>;
L_0x215d7d0 .functor OR 1, L_0x215d670, L_0x215d708, C4<0>, C4<0>;
v0x2158ca0_0 .net "A", 0 0, L_0x215d880;  1 drivers
v0x2158d18_0 .net "B", 0 0, L_0x215d9a0;  1 drivers
v0x2158d80_0 .net "C", 0 0, L_0x215d5d8;  1 drivers
v0x2158dd8_0 .net *"_s4", 0 0, L_0x215d670;  1 drivers
v0x2158e50_0 .net *"_s6", 0 0, L_0x215d708;  1 drivers
v0x2158ef0_0 .net "a_xor_b", 0 0, L_0x215d0f0;  1 drivers
v0x2158f58_0 .net "carry_in", 0 0, L_0x215db18;  1 drivers
v0x2158fc0_0 .net "carry_out", 0 0, L_0x215d7d0;  1 drivers
S_0x2159078 .scope generate, "genblk1[2]" "genblk1[2]" 2 26, 2 26 0, S_0x212eac0;
 .timescale 0 0;
P_0x2159178 .param/l "i" 0 2 26, +C4<010>;
S_0x21591e8 .scope module, "adder_comp" "adder_component" 2 28, 2 9 0, S_0x2159078;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /INPUT 1 "carry_in"
    .port_info 3 /OUTPUT 1 "C"
    .port_info 4 /OUTPUT 1 "carry_out"
L_0x215d188 .functor XOR 1, L_0x215d438, L_0x215d4d8, C4<0>, C4<0>;
L_0x215d1c8 .functor XOR 1, L_0x215d188, L_0x215d530, C4<0>, C4<0>;
L_0x215d228 .functor AND 1, L_0x215d188, L_0x215d530, C4<1>, C4<1>;
L_0x215d2c0 .functor AND 1, L_0x215d438, L_0x215d4d8, C4<1>, C4<1>;
L_0x215d388 .functor OR 1, L_0x215d228, L_0x215d2c0, C4<0>, C4<0>;
v0x2159318_0 .net "A", 0 0, L_0x215d438;  1 drivers
v0x2159390_0 .net "B", 0 0, L_0x215d4d8;  1 drivers
v0x21593f8_0 .net "C", 0 0, L_0x215d1c8;  1 drivers
v0x2159450_0 .net *"_s4", 0 0, L_0x215d228;  1 drivers
v0x21594c8_0 .net *"_s6", 0 0, L_0x215d2c0;  1 drivers
v0x2159568_0 .net "a_xor_b", 0 0, L_0x215d188;  1 drivers
v0x21595d0_0 .net "carry_in", 0 0, L_0x215d530;  1 drivers
v0x2159638_0 .net "carry_out", 0 0, L_0x215d388;  1 drivers
S_0x21596f0 .scope generate, "genblk1[3]" "genblk1[3]" 2 26, 2 26 0, S_0x212eac0;
 .timescale 0 0;
P_0x21597f0 .param/l "i" 0 2 26, +C4<011>;
S_0x2159870 .scope module, "adder_comp" "adder_component" 2 28, 2 9 0, S_0x21596f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /INPUT 1 "carry_in"
    .port_info 3 /OUTPUT 1 "C"
    .port_info 4 /OUTPUT 1 "carry_out"
L_0x215cd90 .functor XOR 1, L_0x215d040, L_0x215d098, C4<0>, C4<0>;
L_0x215cdd0 .functor XOR 1, L_0x215cd90, L_0x215d130, C4<0>, C4<0>;
L_0x215ce30 .functor AND 1, L_0x215cd90, L_0x215d130, C4<1>, C4<1>;
L_0x215cec8 .functor AND 1, L_0x215d040, L_0x215d098, C4<1>, C4<1>;
L_0x215cf90 .functor OR 1, L_0x215ce30, L_0x215cec8, C4<0>, C4<0>;
v0x21599a0_0 .net "A", 0 0, L_0x215d040;  1 drivers
v0x2159a18_0 .net "B", 0 0, L_0x215d098;  1 drivers
v0x2159a80_0 .net "C", 0 0, L_0x215cdd0;  1 drivers
v0x2159af0_0 .net *"_s4", 0 0, L_0x215ce30;  1 drivers
v0x2159b68_0 .net *"_s6", 0 0, L_0x215cec8;  1 drivers
v0x2159c08_0 .net "a_xor_b", 0 0, L_0x215cd90;  1 drivers
v0x2159c70_0 .net "carry_in", 0 0, L_0x215d130;  1 drivers
v0x2159cd8_0 .net "carry_out", 0 0, L_0x215cf90;  1 drivers
S_0x2159d90 .scope generate, "genblk1[4]" "genblk1[4]" 2 26, 2 26 0, S_0x212eac0;
 .timescale 0 0;
P_0x2159eb8 .param/l "i" 0 2 26, +C4<0100>;
S_0x2159f28 .scope module, "adder_comp" "adder_component" 2 28, 2 9 0, S_0x2159d90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /INPUT 1 "carry_in"
    .port_info 3 /OUTPUT 1 "C"
    .port_info 4 /OUTPUT 1 "carry_out"
L_0x215c960 .functor XOR 1, L_0x215cbb8, L_0x215cc40, C4<0>, C4<0>;
L_0x215c9a0 .functor XOR 1, L_0x215c960, L_0x215cc98, C4<0>, C4<0>;
L_0x215c9e0 .functor AND 1, L_0x215c960, L_0x215cc98, C4<1>, C4<1>;
L_0x215ca40 .functor AND 1, L_0x215cbb8, L_0x215cc40, C4<1>, C4<1>;
L_0x215cb08 .functor OR 1, L_0x215c9e0, L_0x215ca40, C4<0>, C4<0>;
v0x215a068_0 .net "A", 0 0, L_0x215cbb8;  1 drivers
v0x215a0e0_0 .net "B", 0 0, L_0x215cc40;  1 drivers
v0x215a148_0 .net "C", 0 0, L_0x215c9a0;  1 drivers
v0x215a1a0_0 .net *"_s4", 0 0, L_0x215c9e0;  1 drivers
v0x215a218_0 .net *"_s6", 0 0, L_0x215ca40;  1 drivers
v0x215a2b8_0 .net "a_xor_b", 0 0, L_0x215c960;  1 drivers
v0x215a320_0 .net "carry_in", 0 0, L_0x215cc98;  1 drivers
v0x215a388_0 .net "carry_out", 0 0, L_0x215cb08;  1 drivers
S_0x215a440 .scope generate, "genblk1[5]" "genblk1[5]" 2 26, 2 26 0, S_0x212eac0;
 .timescale 0 0;
P_0x215a540 .param/l "i" 0 2 26, +C4<0101>;
S_0x215a5b0 .scope module, "adder_comp" "adder_component" 2 28, 2 9 0, S_0x215a440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /INPUT 1 "carry_in"
    .port_info 3 /OUTPUT 1 "C"
    .port_info 4 /OUTPUT 1 "carry_out"
L_0x215c498 .functor XOR 1, L_0x215c760, L_0x215c820, C4<0>, C4<0>;
L_0x215c4d8 .functor XOR 1, L_0x215c498, L_0x215c908, C4<0>, C4<0>;
L_0x215c550 .functor AND 1, L_0x215c498, L_0x215c908, C4<1>, C4<1>;
L_0x215c5e8 .functor AND 1, L_0x215c760, L_0x215c820, C4<1>, C4<1>;
L_0x215c6b0 .functor OR 1, L_0x215c550, L_0x215c5e8, C4<0>, C4<0>;
v0x215a6f0_0 .net "A", 0 0, L_0x215c760;  1 drivers
v0x215a768_0 .net "B", 0 0, L_0x215c820;  1 drivers
v0x215a7d0_0 .net "C", 0 0, L_0x215c4d8;  1 drivers
v0x215a840_0 .net *"_s4", 0 0, L_0x215c550;  1 drivers
v0x215a8b8_0 .net *"_s6", 0 0, L_0x215c5e8;  1 drivers
v0x215a958_0 .net "a_xor_b", 0 0, L_0x215c498;  1 drivers
v0x215a9c0_0 .net "carry_in", 0 0, L_0x215c908;  1 drivers
v0x215aa28_0 .net "carry_out", 0 0, L_0x215c6b0;  1 drivers
S_0x215aae0 .scope generate, "genblk1[6]" "genblk1[6]" 2 26, 2 26 0, S_0x212eac0;
 .timescale 0 0;
P_0x215abe0 .param/l "i" 0 2 26, +C4<0110>;
S_0x215ac50 .scope module, "adder_comp" "adder_component" 2 28, 2 9 0, S_0x215aae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /INPUT 1 "carry_in"
    .port_info 3 /OUTPUT 1 "C"
    .port_info 4 /OUTPUT 1 "carry_out"
L_0x215c058 .functor XOR 1, L_0x215c320, L_0x215c390, C4<0>, C4<0>;
L_0x215c098 .functor XOR 1, L_0x215c058, L_0x215c3e8, C4<0>, C4<0>;
L_0x215c110 .functor AND 1, L_0x215c058, L_0x215c3e8, C4<1>, C4<1>;
L_0x215c1a8 .functor AND 1, L_0x215c320, L_0x215c390, C4<1>, C4<1>;
L_0x215c270 .functor OR 1, L_0x215c110, L_0x215c1a8, C4<0>, C4<0>;
v0x215ad90_0 .net "A", 0 0, L_0x215c320;  1 drivers
v0x215ae08_0 .net "B", 0 0, L_0x215c390;  1 drivers
v0x215ae70_0 .net "C", 0 0, L_0x215c098;  1 drivers
v0x215aee0_0 .net *"_s4", 0 0, L_0x215c110;  1 drivers
v0x215af58_0 .net *"_s6", 0 0, L_0x215c1a8;  1 drivers
v0x215aff8_0 .net "a_xor_b", 0 0, L_0x215c058;  1 drivers
v0x215b060_0 .net "carry_in", 0 0, L_0x215c3e8;  1 drivers
v0x215b0c8_0 .net "carry_out", 0 0, L_0x215c270;  1 drivers
S_0x215b180 .scope generate, "genblk1[7]" "genblk1[7]" 2 26, 2 26 0, S_0x212eac0;
 .timescale 0 0;
P_0x215b280 .param/l "i" 0 2 26, +C4<0111>;
S_0x215b2f0 .scope module, "adder_comp" "adder_component" 2 28, 2 9 0, S_0x215b180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /INPUT 1 "carry_in"
    .port_info 3 /OUTPUT 1 "C"
    .port_info 4 /OUTPUT 1 "carry_out"
L_0x215bbf8 .functor XOR 1, L_0x215bee0, L_0x215bf70, C4<0>, C4<0>;
L_0x215bc38 .functor XOR 1, L_0x215bbf8, L_0x215c000, C4<0>, C4<0>;
L_0x215bcd0 .functor AND 1, L_0x215bbf8, L_0x215c000, C4<1>, C4<1>;
L_0x215bd68 .functor AND 1, L_0x215bee0, L_0x215bf70, C4<1>, C4<1>;
L_0x215be30 .functor OR 1, L_0x215bcd0, L_0x215bd68, C4<0>, C4<0>;
v0x215b430_0 .net "A", 0 0, L_0x215bee0;  1 drivers
v0x215b4a8_0 .net "B", 0 0, L_0x215bf70;  1 drivers
v0x215b510_0 .net "C", 0 0, L_0x215bc38;  1 drivers
v0x215b580_0 .net *"_s4", 0 0, L_0x215bcd0;  1 drivers
v0x215b5f8_0 .net *"_s6", 0 0, L_0x215bd68;  1 drivers
v0x215b698_0 .net "a_xor_b", 0 0, L_0x215bbf8;  1 drivers
v0x215b700_0 .net "carry_in", 0 0, L_0x215c000;  1 drivers
v0x215b768_0 .net "carry_out", 0 0, L_0x215be30;  1 drivers
    .scope S_0x21295f8;
T_0 ;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v0x215bae0_0, 0;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v0x215bb48_0, 0;
    %delay 1, 0;
    %vpi_call 2 45 "$display", "---------------" {0 0 0};
    %vpi_call 2 46 "$display", "A=%x", v0x215bae0_0 {0 0 0};
    %vpi_call 2 47 "$display", "B=%x", v0x215bb48_0 {0 0 0};
    %vpi_call 2 48 "$display", "C=%x", v0x215bba0_0 {0 0 0};
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0x215bae0_0, 0;
    %pushi/vec4 3, 0, 8;
    %assign/vec4 v0x215bb48_0, 0;
    %delay 1, 0;
    %vpi_call 2 52 "$display", "---------------" {0 0 0};
    %vpi_call 2 53 "$display", "A=%x", v0x215bae0_0 {0 0 0};
    %vpi_call 2 54 "$display", "B=%x", v0x215bb48_0 {0 0 0};
    %vpi_call 2 55 "$display", "C=%x", v0x215bba0_0 {0 0 0};
    %pushi/vec4 146, 0, 8;
    %assign/vec4 v0x215bae0_0, 0;
    %pushi/vec4 171, 0, 8;
    %assign/vec4 v0x215bb48_0, 0;
    %delay 1, 0;
    %vpi_call 2 59 "$display", "---------------" {0 0 0};
    %vpi_call 2 60 "$display", "A=%x", v0x215bae0_0 {0 0 0};
    %vpi_call 2 61 "$display", "B=%x", v0x215bb48_0 {0 0 0};
    %vpi_call 2 62 "$display", "C=%x", v0x215bba0_0 {0 0 0};
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "src/top.v";
