

================================================================
== Vitis HLS Report for 'computeMedian'
================================================================
* Date:           Tue Jul 25 02:51:42 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        top_graph_top_rfi_C
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.810 ns|     1.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       15|       15|  0.150 us|  0.150 us|   15|   15|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    445|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   11|     317|    578|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     81|    -|
|Register         |        -|    -|     285|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   11|     602|   1104|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    5|      ~0|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |              Instance              |             Module            | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |dmul_64ns_64ns_64_6_max_dsp_1_U118  |dmul_64ns_64ns_64_6_max_dsp_1  |        0|  11|  317|  578|    0|
    |sitodp_32s_64_5_no_dsp_1_U119       |sitodp_32s_64_5_no_dsp_1       |        0|   0|    0|    0|    0|
    +------------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |Total                               |                               |        0|  11|  317|  578|    0|
    +------------------------------------+-------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+-----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+-----+------------+------------+
    |ret_fu_89_p2           |         +|   0|  0|   24|          17|          17|
    |median_V_7_fu_322_p2   |         -|   0|  0|   23|           1|          16|
    |sh_amt_2_fu_166_p2     |         -|   0|  0|   13|           1|          10|
    |sh_amt_fu_138_p2       |         -|   0|  0|   12|          11|          12|
    |and_ln358_fu_311_p2    |       and|   0|  0|    2|           1|           1|
    |and_ln360_fu_200_p2    |       and|   0|  0|    2|           1|           1|
    |and_ln361_2_fu_288_p2  |       and|   0|  0|    2|           1|           1|
    |and_ln361_fu_264_p2    |       and|   0|  0|    2|           1|           1|
    |and_ln379_fu_218_p2    |       and|   0|  0|    2|           1|           1|
    |icmp_ln354_fu_132_p2   |      icmp|   0|  0|   28|          63|           1|
    |icmp_ln358_fu_148_p2   |      icmp|   0|  0|   11|          11|          11|
    |icmp_ln360_fu_154_p2   |      icmp|   0|  0|   12|          12|           1|
    |icmp_ln361_fu_160_p2   |      icmp|   0|  0|   12|          12|           6|
    |icmp_ln379_fu_182_p2   |      icmp|   0|  0|   10|           6|           1|
    |lshr_ln363_fu_246_p2   |      lshr|   0|  0|  161|          54|          54|
    |or_ln358_fu_188_p2     |        or|   0|  0|    2|           1|           1|
    |or_ln360_fu_206_p2     |        or|   0|  0|    2|           1|           1|
    |or_ln361_fu_293_p2     |        or|   0|  0|    2|           1|           1|
    |ap_return              |    select|   0|  0|   16|           1|          16|
    |median_V_3_fu_268_p3   |    select|   0|  0|   16|           1|          16|
    |median_V_4_fu_276_p3   |    select|   0|  0|   16|           1|          16|
    |median_V_5_fu_298_p3   |    select|   0|  0|   16|           1|           1|
    |median_V_6_fu_316_p3   |    select|   0|  0|   16|           1|          16|
    |shl_ln381_fu_259_p2    |       shl|   0|  0|   35|          16|          16|
    |xor_ln354_fu_306_p2    |       xor|   0|  0|    2|           1|           2|
    |xor_ln358_fu_194_p2    |       xor|   0|  0|    2|           1|           2|
    |xor_ln360_fu_212_p2    |       xor|   0|  0|    2|           1|           2|
    |xor_ln361_fu_283_p2    |       xor|   0|  0|    2|           1|           2|
    +-----------------------+----------+----+---+-----+------------+------------+
    |Total                  |          |   0|  0|  445|         221|         226|
    +-----------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  81|         17|    1|         17|
    +-----------+----+-----------+-----+-----------+
    |Total      |  81|         17|    1|         17|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +--------------------+----+----+-----+-----------+
    |        Name        | FF | LUT| Bits| Const Bits|
    +--------------------+----+----+-----+-----------+
    |and_ln360_reg_408   |   1|   0|    1|          0|
    |and_ln379_reg_414   |   1|   0|    1|          0|
    |ap_CS_fsm           |  16|   0|   16|          0|
    |conv_i_reg_355      |  64|   0|   64|          0|
    |icmp_ln354_reg_381  |   1|   0|    1|          0|
    |icmp_ln358_reg_392  |   1|   0|    1|          0|
    |icmp_ln361_reg_397  |   1|   0|    1|          0|
    |median_V_5_reg_419  |  16|   0|   16|          0|
    |median_V_reg_375    |  16|   0|   16|          0|
    |p_Result_s_reg_370  |   1|   0|    1|          0|
    |reg_reg_365         |  64|   0|   64|          0|
    |ret_reg_345         |  17|   0|   17|          0|
    |sh_amt_2_reg_403    |  10|   0|   10|          0|
    |sh_amt_reg_387      |  12|   0|   12|          0|
    |val_reg_360         |  64|   0|   64|          0|
    +--------------------+----+----+-----+-----------+
    |Total               | 285|   0|  285|          0|
    +--------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+---------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  | Source Object |    C Type    |
+---------------+-----+-----+------------+---------------+--------------+
|ap_clk         |   in|    1|  ap_ctrl_hs|  computeMedian|  return value|
|ap_rst         |   in|    1|  ap_ctrl_hs|  computeMedian|  return value|
|ap_start       |   in|    1|  ap_ctrl_hs|  computeMedian|  return value|
|ap_done        |  out|    1|  ap_ctrl_hs|  computeMedian|  return value|
|ap_idle        |  out|    1|  ap_ctrl_hs|  computeMedian|  return value|
|ap_ready       |  out|    1|  ap_ctrl_hs|  computeMedian|  return value|
|ap_return      |  out|   16|  ap_ctrl_hs|  computeMedian|  return value|
|list_address0  |  out|   11|   ap_memory|           list|         array|
|list_ce0       |  out|    1|   ap_memory|           list|         array|
|list_q0        |   in|   16|   ap_memory|           list|         array|
|list_address1  |  out|   11|   ap_memory|           list|         array|
|list_ce1       |  out|    1|   ap_memory|           list|         array|
|list_q1        |   in|   16|   ap_memory|           list|         array|
+---------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 16
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%list_addr = getelementptr i16 %list, i64 0, i64 1024"   --->   Operation 17 'getelementptr' 'list_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [2/2] (3.25ns)   --->   "%median_V_9 = load i11 %list_addr"   --->   Operation 18 'load' 'median_V_9' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%list_addr_1 = getelementptr i16 %list, i64 0, i64 1023"   --->   Operation 19 'getelementptr' 'list_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [2/2] (3.25ns)   --->   "%lhs = load i11 %list_addr_1"   --->   Operation 20 'load' 'lhs' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>

State 2 <SV = 1> <Delay = 5.33>
ST_2 : Operation 21 [1/2] (3.25ns)   --->   "%median_V_9 = load i11 %list_addr"   --->   Operation 21 'load' 'median_V_9' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 22 [1/2] (3.25ns)   --->   "%lhs = load i11 %list_addr_1"   --->   Operation 22 'load' 'lhs' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%sext_ln232 = sext i16 %lhs"   --->   Operation 23 'sext' 'sext_ln232' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%sext_ln232_1 = sext i16 %median_V_9"   --->   Operation 24 'sext' 'sext_ln232_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (2.07ns)   --->   "%ret = add i17 %sext_ln232, i17 %sext_ln232_1"   --->   Operation 25 'add' 'ret' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 8.81>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%sext_ln1617 = sext i17 %ret"   --->   Operation 26 'sext' 'sext_ln1617' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [5/5] (8.81ns)   --->   "%conv_i = sitodp i32 %sext_ln1617"   --->   Operation 27 'sitodp' 'conv_i' <Predicate = true> <Delay = 8.81> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 8.81> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 4 <SV = 3> <Delay = 8.81>
ST_4 : Operation 28 [4/5] (8.81ns)   --->   "%conv_i = sitodp i32 %sext_ln1617"   --->   Operation 28 'sitodp' 'conv_i' <Predicate = true> <Delay = 8.81> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 8.81> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 8.81>
ST_5 : Operation 29 [3/5] (8.81ns)   --->   "%conv_i = sitodp i32 %sext_ln1617"   --->   Operation 29 'sitodp' 'conv_i' <Predicate = true> <Delay = 8.81> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 8.81> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 5> <Delay = 8.81>
ST_6 : Operation 30 [2/5] (8.81ns)   --->   "%conv_i = sitodp i32 %sext_ln1617"   --->   Operation 30 'sitodp' 'conv_i' <Predicate = true> <Delay = 8.81> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 8.81> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 6> <Delay = 8.81>
ST_7 : Operation 31 [1/5] (8.81ns)   --->   "%conv_i = sitodp i32 %sext_ln1617"   --->   Operation 31 'sitodp' 'conv_i' <Predicate = true> <Delay = 8.81> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 8.81> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.78>
ST_8 : Operation 32 [6/6] (7.78ns)   --->   "%val = dmul i64 %conv_i, i64 0.5"   --->   Operation 32 'dmul' 'val' <Predicate = true> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.78>
ST_9 : Operation 33 [5/6] (7.78ns)   --->   "%val = dmul i64 %conv_i, i64 0.5"   --->   Operation 33 'dmul' 'val' <Predicate = true> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.78>
ST_10 : Operation 34 [4/6] (7.78ns)   --->   "%val = dmul i64 %conv_i, i64 0.5"   --->   Operation 34 'dmul' 'val' <Predicate = true> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.78>
ST_11 : Operation 35 [3/6] (7.78ns)   --->   "%val = dmul i64 %conv_i, i64 0.5"   --->   Operation 35 'dmul' 'val' <Predicate = true> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.78>
ST_12 : Operation 36 [2/6] (7.78ns)   --->   "%val = dmul i64 %conv_i, i64 0.5"   --->   Operation 36 'dmul' 'val' <Predicate = true> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.78>
ST_13 : Operation 37 [1/6] (7.78ns)   --->   "%val = dmul i64 %conv_i, i64 0.5"   --->   Operation 37 'dmul' 'val' <Predicate = true> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 5.68>
ST_14 : Operation 38 [1/1] (0.00ns)   --->   "%reg = bitcast i64 %val"   --->   Operation 38 'bitcast' 'reg' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln337 = trunc i64 %reg"   --->   Operation 39 'trunc' 'trunc_ln337' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 40 [1/1] (0.00ns)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %reg, i32 63"   --->   Operation 40 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 41 [1/1] (0.00ns)   --->   "%exp = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %reg, i32 52, i32 62"   --->   Operation 41 'partselect' 'exp' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln342 = zext i11 %exp"   --->   Operation 42 'zext' 'zext_ln342' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 43 [1/1] (0.00ns)   --->   "%median_V = trunc i64 %reg"   --->   Operation 43 'trunc' 'median_V' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 44 [1/1] (2.78ns)   --->   "%icmp_ln354 = icmp_eq  i63 %trunc_ln337, i63 0"   --->   Operation 44 'icmp' 'icmp_ln354' <Predicate = true> <Delay = 2.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 45 [1/1] (1.54ns)   --->   "%sh_amt = sub i12 1075, i12 %zext_ln342"   --->   Operation 45 'sub' 'sh_amt' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln357 = trunc i12 %sh_amt"   --->   Operation 46 'trunc' 'trunc_ln357' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 47 [1/1] (1.88ns)   --->   "%icmp_ln358 = icmp_eq  i11 %exp, i11 1075"   --->   Operation 47 'icmp' 'icmp_ln358' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 48 [1/1] (1.99ns)   --->   "%icmp_ln360 = icmp_sgt  i12 %sh_amt, i12 0"   --->   Operation 48 'icmp' 'icmp_ln360' <Predicate = true> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 49 [1/1] (1.99ns)   --->   "%icmp_ln361 = icmp_slt  i12 %sh_amt, i12 54"   --->   Operation 49 'icmp' 'icmp_ln361' <Predicate = true> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 50 [1/1] (1.73ns)   --->   "%sh_amt_2 = sub i10 0, i10 %trunc_ln357"   --->   Operation 50 'sub' 'sh_amt_2' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 51 [1/1] (0.00ns)   --->   "%tmp = partselect i6 @_ssdm_op_PartSelect.i6.i10.i32.i32, i10 %sh_amt_2, i32 4, i32 9"   --->   Operation 51 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 52 [1/1] (1.42ns)   --->   "%icmp_ln379 = icmp_eq  i6 %tmp, i6 0"   --->   Operation 52 'icmp' 'icmp_ln379' <Predicate = true> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 53 [1/1] (0.97ns)   --->   "%or_ln358 = or i1 %icmp_ln354, i1 %icmp_ln358"   --->   Operation 53 'or' 'or_ln358' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node and_ln360)   --->   "%xor_ln358 = xor i1 %or_ln358, i1 1"   --->   Operation 54 'xor' 'xor_ln358' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 55 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln360 = and i1 %icmp_ln360, i1 %xor_ln358"   --->   Operation 55 'and' 'and_ln360' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node and_ln379)   --->   "%or_ln360 = or i1 %or_ln358, i1 %icmp_ln360"   --->   Operation 56 'or' 'or_ln360' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node and_ln379)   --->   "%xor_ln360 = xor i1 %or_ln360, i1 1"   --->   Operation 57 'xor' 'xor_ln360' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 58 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln379 = and i1 %icmp_ln379, i1 %xor_ln360"   --->   Operation 58 'and' 'and_ln379' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 8.60>
ST_15 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node median_V_3)   --->   "%trunc_ln346 = trunc i64 %reg"   --->   Operation 59 'trunc' 'trunc_ln346' <Predicate = (!and_ln379)> <Delay = 0.00>
ST_15 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node median_V_3)   --->   "%p_Result_15 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln346"   --->   Operation 60 'bitconcatenate' 'p_Result_15' <Predicate = (!and_ln379)> <Delay = 0.00>
ST_15 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node median_V_3)   --->   "%zext_ln351 = zext i53 %p_Result_15"   --->   Operation 61 'zext' 'zext_ln351' <Predicate = (!and_ln379)> <Delay = 0.00>
ST_15 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node median_V_3)   --->   "%trunc_ln363 = trunc i12 %sh_amt"   --->   Operation 62 'trunc' 'trunc_ln363' <Predicate = (!and_ln379)> <Delay = 0.00>
ST_15 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node median_V_3)   --->   "%zext_ln363 = zext i6 %trunc_ln363"   --->   Operation 63 'zext' 'zext_ln363' <Predicate = (!and_ln379)> <Delay = 0.00>
ST_15 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node median_V_3)   --->   "%lshr_ln363 = lshr i54 %zext_ln351, i54 %zext_ln363"   --->   Operation 64 'lshr' 'lshr_ln363' <Predicate = (!and_ln379)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.98> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node median_V_3)   --->   "%median_V_1 = trunc i54 %lshr_ln363"   --->   Operation 65 'trunc' 'median_V_1' <Predicate = (!and_ln379)> <Delay = 0.00>
ST_15 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node median_V_5)   --->   "%sh_amt_2cast = zext i10 %sh_amt_2"   --->   Operation 66 'zext' 'sh_amt_2cast' <Predicate = (and_ln379)> <Delay = 0.00>
ST_15 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node median_V_5)   --->   "%shl_ln381 = shl i16 %median_V, i16 %sh_amt_2cast"   --->   Operation 67 'shl' 'shl_ln381' <Predicate = (and_ln379)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.98> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node median_V_3)   --->   "%and_ln361 = and i1 %and_ln360, i1 %icmp_ln361"   --->   Operation 68 'and' 'and_ln361' <Predicate = (!and_ln379)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 69 [1/1] (4.61ns) (out node of the LUT)   --->   "%median_V_3 = select i1 %and_ln361, i16 %median_V_1, i16 0"   --->   Operation 69 'select' 'median_V_3' <Predicate = (!and_ln379)> <Delay = 4.61> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node median_V_5)   --->   "%median_V_4 = select i1 %and_ln379, i16 %shl_ln381, i16 %median_V_3"   --->   Operation 70 'select' 'median_V_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node or_ln361)   --->   "%xor_ln361 = xor i1 %icmp_ln361, i1 1"   --->   Operation 71 'xor' 'xor_ln361' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node or_ln361)   --->   "%and_ln361_2 = and i1 %and_ln360, i1 %xor_ln361"   --->   Operation 72 'and' 'and_ln361_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 73 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln361 = or i1 %and_ln361_2, i1 %icmp_ln354"   --->   Operation 73 'or' 'or_ln361' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 74 [1/1] (3.98ns) (out node of the LUT)   --->   "%median_V_5 = select i1 %or_ln361, i16 0, i16 %median_V_4"   --->   Operation 74 'select' 'median_V_5' <Predicate = true> <Delay = 3.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 16 <SV = 15> <Delay = 3.86>
ST_16 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node median_V_6)   --->   "%xor_ln354 = xor i1 %icmp_ln354, i1 1"   --->   Operation 75 'xor' 'xor_ln354' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node median_V_6)   --->   "%and_ln358 = and i1 %icmp_ln358, i1 %xor_ln354"   --->   Operation 76 'and' 'and_ln358' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 77 [1/1] (0.97ns) (out node of the LUT)   --->   "%median_V_6 = select i1 %and_ln358, i16 %median_V, i16 %median_V_5"   --->   Operation 77 'select' 'median_V_6' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 78 [1/1] (2.07ns)   --->   "%median_V_7 = sub i16 0, i16 %median_V_6"   --->   Operation 78 'sub' 'median_V_7' <Predicate = (p_Result_s)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 79 [1/1] (0.80ns)   --->   "%median_V_8 = select i1 %p_Result_s, i16 %median_V_7, i16 %median_V_6"   --->   Operation 79 'select' 'median_V_8' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 80 [1/1] (0.00ns)   --->   "%ret_ln79 = ret i16 %median_V_8" [../include/madCpt.hpp:79]   --->   Operation 80 'ret' 'ret_ln79' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ list]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
list_addr    (getelementptr ) [ 00100000000000000]
list_addr_1  (getelementptr ) [ 00100000000000000]
median_V_9   (load          ) [ 00000000000000000]
lhs          (load          ) [ 00000000000000000]
sext_ln232   (sext          ) [ 00000000000000000]
sext_ln232_1 (sext          ) [ 00000000000000000]
ret          (add           ) [ 00010000000000000]
sext_ln1617  (sext          ) [ 00001111000000000]
conv_i       (sitodp        ) [ 00000000111111000]
val          (dmul          ) [ 00000000000000100]
reg          (bitcast       ) [ 00000000000000010]
trunc_ln337  (trunc         ) [ 00000000000000000]
p_Result_s   (bitselect     ) [ 00000000000000011]
exp          (partselect    ) [ 00000000000000000]
zext_ln342   (zext          ) [ 00000000000000000]
median_V     (trunc         ) [ 00000000000000011]
icmp_ln354   (icmp          ) [ 00000000000000011]
sh_amt       (sub           ) [ 00000000000000010]
trunc_ln357  (trunc         ) [ 00000000000000000]
icmp_ln358   (icmp          ) [ 00000000000000011]
icmp_ln360   (icmp          ) [ 00000000000000000]
icmp_ln361   (icmp          ) [ 00000000000000010]
sh_amt_2     (sub           ) [ 00000000000000010]
tmp          (partselect    ) [ 00000000000000000]
icmp_ln379   (icmp          ) [ 00000000000000000]
or_ln358     (or            ) [ 00000000000000000]
xor_ln358    (xor           ) [ 00000000000000000]
and_ln360    (and           ) [ 00000000000000010]
or_ln360     (or            ) [ 00000000000000000]
xor_ln360    (xor           ) [ 00000000000000000]
and_ln379    (and           ) [ 00000000000000010]
trunc_ln346  (trunc         ) [ 00000000000000000]
p_Result_15  (bitconcatenate) [ 00000000000000000]
zext_ln351   (zext          ) [ 00000000000000000]
trunc_ln363  (trunc         ) [ 00000000000000000]
zext_ln363   (zext          ) [ 00000000000000000]
lshr_ln363   (lshr          ) [ 00000000000000000]
median_V_1   (trunc         ) [ 00000000000000000]
sh_amt_2cast (zext          ) [ 00000000000000000]
shl_ln381    (shl           ) [ 00000000000000000]
and_ln361    (and           ) [ 00000000000000000]
median_V_3   (select        ) [ 00000000000000000]
median_V_4   (select        ) [ 00000000000000000]
xor_ln361    (xor           ) [ 00000000000000000]
and_ln361_2  (and           ) [ 00000000000000000]
or_ln361     (or            ) [ 00000000000000000]
median_V_5   (select        ) [ 00000000000000001]
xor_ln354    (xor           ) [ 00000000000000000]
and_ln358    (and           ) [ 00000000000000000]
median_V_6   (select        ) [ 00000000000000000]
median_V_7   (sub           ) [ 00000000000000000]
median_V_8   (select        ) [ 00000000000000000]
ret_ln79     (ret           ) [ 00000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="list">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="list"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i10.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i53.i1.i52"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1004" name="list_addr_gep_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="16" slack="0"/>
<pin id="48" dir="0" index="1" bw="1" slack="0"/>
<pin id="49" dir="0" index="2" bw="12" slack="0"/>
<pin id="50" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="list_addr/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="grp_access_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="11" slack="0"/>
<pin id="56" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="57" dir="0" index="2" bw="0" slack="0"/>
<pin id="59" dir="0" index="4" bw="11" slack="2147483647"/>
<pin id="60" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="61" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="58" dir="1" index="3" bw="16" slack="0"/>
<pin id="62" dir="1" index="7" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="median_V_9/1 lhs/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="list_addr_1_gep_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="16" slack="0"/>
<pin id="66" dir="0" index="1" bw="1" slack="0"/>
<pin id="67" dir="0" index="2" bw="11" slack="0"/>
<pin id="68" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="list_addr_1/1 "/>
</bind>
</comp>

<comp id="73" class="1004" name="grp_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="64" slack="1"/>
<pin id="75" dir="0" index="1" bw="64" slack="0"/>
<pin id="76" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="val/8 "/>
</bind>
</comp>

<comp id="78" class="1004" name="grp_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="17" slack="0"/>
<pin id="80" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sitodp(517) " fcode="sitodp"/>
<opset="conv_i/3 "/>
</bind>
</comp>

<comp id="81" class="1004" name="sext_ln232_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="16" slack="0"/>
<pin id="83" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln232/2 "/>
</bind>
</comp>

<comp id="85" class="1004" name="sext_ln232_1_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="16" slack="0"/>
<pin id="87" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln232_1/2 "/>
</bind>
</comp>

<comp id="89" class="1004" name="ret_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="16" slack="0"/>
<pin id="91" dir="0" index="1" bw="16" slack="0"/>
<pin id="92" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret/2 "/>
</bind>
</comp>

<comp id="95" class="1004" name="sext_ln1617_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="17" slack="1"/>
<pin id="97" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1617/3 "/>
</bind>
</comp>

<comp id="99" class="1004" name="reg_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="64" slack="1"/>
<pin id="101" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="reg/14 "/>
</bind>
</comp>

<comp id="102" class="1004" name="trunc_ln337_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="64" slack="0"/>
<pin id="104" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln337/14 "/>
</bind>
</comp>

<comp id="106" class="1004" name="p_Result_s_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="0" index="1" bw="64" slack="0"/>
<pin id="109" dir="0" index="2" bw="7" slack="0"/>
<pin id="110" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/14 "/>
</bind>
</comp>

<comp id="114" class="1004" name="exp_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="11" slack="0"/>
<pin id="116" dir="0" index="1" bw="64" slack="0"/>
<pin id="117" dir="0" index="2" bw="7" slack="0"/>
<pin id="118" dir="0" index="3" bw="7" slack="0"/>
<pin id="119" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="exp/14 "/>
</bind>
</comp>

<comp id="124" class="1004" name="zext_ln342_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="11" slack="0"/>
<pin id="126" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln342/14 "/>
</bind>
</comp>

<comp id="128" class="1004" name="median_V_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="64" slack="0"/>
<pin id="130" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="median_V/14 "/>
</bind>
</comp>

<comp id="132" class="1004" name="icmp_ln354_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="63" slack="0"/>
<pin id="134" dir="0" index="1" bw="63" slack="0"/>
<pin id="135" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln354/14 "/>
</bind>
</comp>

<comp id="138" class="1004" name="sh_amt_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="12" slack="0"/>
<pin id="140" dir="0" index="1" bw="11" slack="0"/>
<pin id="141" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sh_amt/14 "/>
</bind>
</comp>

<comp id="144" class="1004" name="trunc_ln357_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="12" slack="0"/>
<pin id="146" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln357/14 "/>
</bind>
</comp>

<comp id="148" class="1004" name="icmp_ln358_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="11" slack="0"/>
<pin id="150" dir="0" index="1" bw="11" slack="0"/>
<pin id="151" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln358/14 "/>
</bind>
</comp>

<comp id="154" class="1004" name="icmp_ln360_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="12" slack="0"/>
<pin id="156" dir="0" index="1" bw="12" slack="0"/>
<pin id="157" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln360/14 "/>
</bind>
</comp>

<comp id="160" class="1004" name="icmp_ln361_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="12" slack="0"/>
<pin id="162" dir="0" index="1" bw="12" slack="0"/>
<pin id="163" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln361/14 "/>
</bind>
</comp>

<comp id="166" class="1004" name="sh_amt_2_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="0" index="1" bw="10" slack="0"/>
<pin id="169" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sh_amt_2/14 "/>
</bind>
</comp>

<comp id="172" class="1004" name="tmp_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="6" slack="0"/>
<pin id="174" dir="0" index="1" bw="10" slack="0"/>
<pin id="175" dir="0" index="2" bw="4" slack="0"/>
<pin id="176" dir="0" index="3" bw="5" slack="0"/>
<pin id="177" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/14 "/>
</bind>
</comp>

<comp id="182" class="1004" name="icmp_ln379_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="6" slack="0"/>
<pin id="184" dir="0" index="1" bw="6" slack="0"/>
<pin id="185" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln379/14 "/>
</bind>
</comp>

<comp id="188" class="1004" name="or_ln358_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="0" index="1" bw="1" slack="0"/>
<pin id="191" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln358/14 "/>
</bind>
</comp>

<comp id="194" class="1004" name="xor_ln358_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="0" index="1" bw="1" slack="0"/>
<pin id="197" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln358/14 "/>
</bind>
</comp>

<comp id="200" class="1004" name="and_ln360_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="0" index="1" bw="1" slack="0"/>
<pin id="203" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln360/14 "/>
</bind>
</comp>

<comp id="206" class="1004" name="or_ln360_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="0"/>
<pin id="208" dir="0" index="1" bw="1" slack="0"/>
<pin id="209" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln360/14 "/>
</bind>
</comp>

<comp id="212" class="1004" name="xor_ln360_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="0"/>
<pin id="214" dir="0" index="1" bw="1" slack="0"/>
<pin id="215" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln360/14 "/>
</bind>
</comp>

<comp id="218" class="1004" name="and_ln379_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="0"/>
<pin id="220" dir="0" index="1" bw="1" slack="0"/>
<pin id="221" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln379/14 "/>
</bind>
</comp>

<comp id="224" class="1004" name="trunc_ln346_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="64" slack="1"/>
<pin id="226" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln346/15 "/>
</bind>
</comp>

<comp id="227" class="1004" name="p_Result_15_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="53" slack="0"/>
<pin id="229" dir="0" index="1" bw="1" slack="0"/>
<pin id="230" dir="0" index="2" bw="52" slack="0"/>
<pin id="231" dir="1" index="3" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_15/15 "/>
</bind>
</comp>

<comp id="235" class="1004" name="zext_ln351_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="53" slack="0"/>
<pin id="237" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln351/15 "/>
</bind>
</comp>

<comp id="239" class="1004" name="trunc_ln363_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="12" slack="1"/>
<pin id="241" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln363/15 "/>
</bind>
</comp>

<comp id="242" class="1004" name="zext_ln363_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="6" slack="0"/>
<pin id="244" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln363/15 "/>
</bind>
</comp>

<comp id="246" class="1004" name="lshr_ln363_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="53" slack="0"/>
<pin id="248" dir="0" index="1" bw="6" slack="0"/>
<pin id="249" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln363/15 "/>
</bind>
</comp>

<comp id="252" class="1004" name="median_V_1_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="54" slack="0"/>
<pin id="254" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="median_V_1/15 "/>
</bind>
</comp>

<comp id="256" class="1004" name="sh_amt_2cast_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="10" slack="1"/>
<pin id="258" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sh_amt_2cast/15 "/>
</bind>
</comp>

<comp id="259" class="1004" name="shl_ln381_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="16" slack="1"/>
<pin id="261" dir="0" index="1" bw="10" slack="0"/>
<pin id="262" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln381/15 "/>
</bind>
</comp>

<comp id="264" class="1004" name="and_ln361_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="1"/>
<pin id="266" dir="0" index="1" bw="1" slack="1"/>
<pin id="267" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln361/15 "/>
</bind>
</comp>

<comp id="268" class="1004" name="median_V_3_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="1" slack="0"/>
<pin id="270" dir="0" index="1" bw="16" slack="0"/>
<pin id="271" dir="0" index="2" bw="16" slack="0"/>
<pin id="272" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="median_V_3/15 "/>
</bind>
</comp>

<comp id="276" class="1004" name="median_V_4_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="1" slack="1"/>
<pin id="278" dir="0" index="1" bw="16" slack="0"/>
<pin id="279" dir="0" index="2" bw="16" slack="0"/>
<pin id="280" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="median_V_4/15 "/>
</bind>
</comp>

<comp id="283" class="1004" name="xor_ln361_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="1" slack="1"/>
<pin id="285" dir="0" index="1" bw="1" slack="0"/>
<pin id="286" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln361/15 "/>
</bind>
</comp>

<comp id="288" class="1004" name="and_ln361_2_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="1" slack="1"/>
<pin id="290" dir="0" index="1" bw="1" slack="0"/>
<pin id="291" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln361_2/15 "/>
</bind>
</comp>

<comp id="293" class="1004" name="or_ln361_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="1" slack="0"/>
<pin id="295" dir="0" index="1" bw="1" slack="1"/>
<pin id="296" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln361/15 "/>
</bind>
</comp>

<comp id="298" class="1004" name="median_V_5_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="1" slack="0"/>
<pin id="300" dir="0" index="1" bw="16" slack="0"/>
<pin id="301" dir="0" index="2" bw="16" slack="0"/>
<pin id="302" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="median_V_5/15 "/>
</bind>
</comp>

<comp id="306" class="1004" name="xor_ln354_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="1" slack="2"/>
<pin id="308" dir="0" index="1" bw="1" slack="0"/>
<pin id="309" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln354/16 "/>
</bind>
</comp>

<comp id="311" class="1004" name="and_ln358_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="1" slack="2"/>
<pin id="313" dir="0" index="1" bw="1" slack="0"/>
<pin id="314" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln358/16 "/>
</bind>
</comp>

<comp id="316" class="1004" name="median_V_6_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="1" slack="0"/>
<pin id="318" dir="0" index="1" bw="16" slack="2"/>
<pin id="319" dir="0" index="2" bw="16" slack="1"/>
<pin id="320" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="median_V_6/16 "/>
</bind>
</comp>

<comp id="322" class="1004" name="median_V_7_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="1" slack="0"/>
<pin id="324" dir="0" index="1" bw="16" slack="0"/>
<pin id="325" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="median_V_7/16 "/>
</bind>
</comp>

<comp id="328" class="1004" name="median_V_8_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="1" slack="2"/>
<pin id="330" dir="0" index="1" bw="16" slack="0"/>
<pin id="331" dir="0" index="2" bw="16" slack="0"/>
<pin id="332" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="median_V_8/16 "/>
</bind>
</comp>

<comp id="335" class="1005" name="list_addr_reg_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="11" slack="1"/>
<pin id="337" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="list_addr "/>
</bind>
</comp>

<comp id="340" class="1005" name="list_addr_1_reg_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="11" slack="1"/>
<pin id="342" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="list_addr_1 "/>
</bind>
</comp>

<comp id="345" class="1005" name="ret_reg_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="17" slack="1"/>
<pin id="347" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="ret "/>
</bind>
</comp>

<comp id="350" class="1005" name="sext_ln1617_reg_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="32" slack="1"/>
<pin id="352" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1617 "/>
</bind>
</comp>

<comp id="355" class="1005" name="conv_i_reg_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="64" slack="1"/>
<pin id="357" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="conv_i "/>
</bind>
</comp>

<comp id="360" class="1005" name="val_reg_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="64" slack="1"/>
<pin id="362" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="val "/>
</bind>
</comp>

<comp id="365" class="1005" name="reg_reg_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="64" slack="1"/>
<pin id="367" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="reg "/>
</bind>
</comp>

<comp id="370" class="1005" name="p_Result_s_reg_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="1" slack="2"/>
<pin id="372" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

<comp id="375" class="1005" name="median_V_reg_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="16" slack="1"/>
<pin id="377" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="median_V "/>
</bind>
</comp>

<comp id="381" class="1005" name="icmp_ln354_reg_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="1" slack="1"/>
<pin id="383" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln354 "/>
</bind>
</comp>

<comp id="387" class="1005" name="sh_amt_reg_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="12" slack="1"/>
<pin id="389" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="sh_amt "/>
</bind>
</comp>

<comp id="392" class="1005" name="icmp_ln358_reg_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="1" slack="2"/>
<pin id="394" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln358 "/>
</bind>
</comp>

<comp id="397" class="1005" name="icmp_ln361_reg_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="1" slack="1"/>
<pin id="399" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln361 "/>
</bind>
</comp>

<comp id="403" class="1005" name="sh_amt_2_reg_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="10" slack="1"/>
<pin id="405" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="sh_amt_2 "/>
</bind>
</comp>

<comp id="408" class="1005" name="and_ln360_reg_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="1" slack="1"/>
<pin id="410" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln360 "/>
</bind>
</comp>

<comp id="414" class="1005" name="and_ln379_reg_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="1" slack="1"/>
<pin id="416" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln379 "/>
</bind>
</comp>

<comp id="419" class="1005" name="median_V_5_reg_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="16" slack="1"/>
<pin id="421" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="median_V_5 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="51"><net_src comp="0" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="52"><net_src comp="2" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="53"><net_src comp="4" pin="0"/><net_sink comp="46" pin=2"/></net>

<net id="63"><net_src comp="46" pin="3"/><net_sink comp="54" pin=2"/></net>

<net id="69"><net_src comp="0" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="70"><net_src comp="2" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="71"><net_src comp="6" pin="0"/><net_sink comp="64" pin=2"/></net>

<net id="72"><net_src comp="64" pin="3"/><net_sink comp="54" pin=0"/></net>

<net id="77"><net_src comp="8" pin="0"/><net_sink comp="73" pin=1"/></net>

<net id="84"><net_src comp="54" pin="3"/><net_sink comp="81" pin=0"/></net>

<net id="88"><net_src comp="54" pin="7"/><net_sink comp="85" pin=0"/></net>

<net id="93"><net_src comp="81" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="94"><net_src comp="85" pin="1"/><net_sink comp="89" pin=1"/></net>

<net id="98"><net_src comp="95" pin="1"/><net_sink comp="78" pin=0"/></net>

<net id="105"><net_src comp="99" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="111"><net_src comp="10" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="99" pin="1"/><net_sink comp="106" pin=1"/></net>

<net id="113"><net_src comp="12" pin="0"/><net_sink comp="106" pin=2"/></net>

<net id="120"><net_src comp="14" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="99" pin="1"/><net_sink comp="114" pin=1"/></net>

<net id="122"><net_src comp="16" pin="0"/><net_sink comp="114" pin=2"/></net>

<net id="123"><net_src comp="18" pin="0"/><net_sink comp="114" pin=3"/></net>

<net id="127"><net_src comp="114" pin="4"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="99" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="136"><net_src comp="102" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="20" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="22" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="124" pin="1"/><net_sink comp="138" pin=1"/></net>

<net id="147"><net_src comp="138" pin="2"/><net_sink comp="144" pin=0"/></net>

<net id="152"><net_src comp="114" pin="4"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="24" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="138" pin="2"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="26" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="138" pin="2"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="28" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="30" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="144" pin="1"/><net_sink comp="166" pin=1"/></net>

<net id="178"><net_src comp="32" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="166" pin="2"/><net_sink comp="172" pin=1"/></net>

<net id="180"><net_src comp="34" pin="0"/><net_sink comp="172" pin=2"/></net>

<net id="181"><net_src comp="36" pin="0"/><net_sink comp="172" pin=3"/></net>

<net id="186"><net_src comp="172" pin="4"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="38" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="192"><net_src comp="132" pin="2"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="148" pin="2"/><net_sink comp="188" pin=1"/></net>

<net id="198"><net_src comp="188" pin="2"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="40" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="204"><net_src comp="154" pin="2"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="194" pin="2"/><net_sink comp="200" pin=1"/></net>

<net id="210"><net_src comp="188" pin="2"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="154" pin="2"/><net_sink comp="206" pin=1"/></net>

<net id="216"><net_src comp="206" pin="2"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="40" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="222"><net_src comp="182" pin="2"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="212" pin="2"/><net_sink comp="218" pin=1"/></net>

<net id="232"><net_src comp="42" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="233"><net_src comp="40" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="234"><net_src comp="224" pin="1"/><net_sink comp="227" pin=2"/></net>

<net id="238"><net_src comp="227" pin="3"/><net_sink comp="235" pin=0"/></net>

<net id="245"><net_src comp="239" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="250"><net_src comp="235" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="242" pin="1"/><net_sink comp="246" pin=1"/></net>

<net id="255"><net_src comp="246" pin="2"/><net_sink comp="252" pin=0"/></net>

<net id="263"><net_src comp="256" pin="1"/><net_sink comp="259" pin=1"/></net>

<net id="273"><net_src comp="264" pin="2"/><net_sink comp="268" pin=0"/></net>

<net id="274"><net_src comp="252" pin="1"/><net_sink comp="268" pin=1"/></net>

<net id="275"><net_src comp="44" pin="0"/><net_sink comp="268" pin=2"/></net>

<net id="281"><net_src comp="259" pin="2"/><net_sink comp="276" pin=1"/></net>

<net id="282"><net_src comp="268" pin="3"/><net_sink comp="276" pin=2"/></net>

<net id="287"><net_src comp="40" pin="0"/><net_sink comp="283" pin=1"/></net>

<net id="292"><net_src comp="283" pin="2"/><net_sink comp="288" pin=1"/></net>

<net id="297"><net_src comp="288" pin="2"/><net_sink comp="293" pin=0"/></net>

<net id="303"><net_src comp="293" pin="2"/><net_sink comp="298" pin=0"/></net>

<net id="304"><net_src comp="44" pin="0"/><net_sink comp="298" pin=1"/></net>

<net id="305"><net_src comp="276" pin="3"/><net_sink comp="298" pin=2"/></net>

<net id="310"><net_src comp="40" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="315"><net_src comp="306" pin="2"/><net_sink comp="311" pin=1"/></net>

<net id="321"><net_src comp="311" pin="2"/><net_sink comp="316" pin=0"/></net>

<net id="326"><net_src comp="44" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="327"><net_src comp="316" pin="3"/><net_sink comp="322" pin=1"/></net>

<net id="333"><net_src comp="322" pin="2"/><net_sink comp="328" pin=1"/></net>

<net id="334"><net_src comp="316" pin="3"/><net_sink comp="328" pin=2"/></net>

<net id="338"><net_src comp="46" pin="3"/><net_sink comp="335" pin=0"/></net>

<net id="339"><net_src comp="335" pin="1"/><net_sink comp="54" pin=2"/></net>

<net id="343"><net_src comp="64" pin="3"/><net_sink comp="340" pin=0"/></net>

<net id="344"><net_src comp="340" pin="1"/><net_sink comp="54" pin=0"/></net>

<net id="348"><net_src comp="89" pin="2"/><net_sink comp="345" pin=0"/></net>

<net id="349"><net_src comp="345" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="353"><net_src comp="95" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="354"><net_src comp="350" pin="1"/><net_sink comp="78" pin=0"/></net>

<net id="358"><net_src comp="78" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="359"><net_src comp="355" pin="1"/><net_sink comp="73" pin=0"/></net>

<net id="363"><net_src comp="73" pin="2"/><net_sink comp="360" pin=0"/></net>

<net id="364"><net_src comp="360" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="368"><net_src comp="99" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="369"><net_src comp="365" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="373"><net_src comp="106" pin="3"/><net_sink comp="370" pin=0"/></net>

<net id="374"><net_src comp="370" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="378"><net_src comp="128" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="379"><net_src comp="375" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="380"><net_src comp="375" pin="1"/><net_sink comp="316" pin=1"/></net>

<net id="384"><net_src comp="132" pin="2"/><net_sink comp="381" pin=0"/></net>

<net id="385"><net_src comp="381" pin="1"/><net_sink comp="293" pin=1"/></net>

<net id="386"><net_src comp="381" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="390"><net_src comp="138" pin="2"/><net_sink comp="387" pin=0"/></net>

<net id="391"><net_src comp="387" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="395"><net_src comp="148" pin="2"/><net_sink comp="392" pin=0"/></net>

<net id="396"><net_src comp="392" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="400"><net_src comp="160" pin="2"/><net_sink comp="397" pin=0"/></net>

<net id="401"><net_src comp="397" pin="1"/><net_sink comp="264" pin=1"/></net>

<net id="402"><net_src comp="397" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="406"><net_src comp="166" pin="2"/><net_sink comp="403" pin=0"/></net>

<net id="407"><net_src comp="403" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="411"><net_src comp="200" pin="2"/><net_sink comp="408" pin=0"/></net>

<net id="412"><net_src comp="408" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="413"><net_src comp="408" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="417"><net_src comp="218" pin="2"/><net_sink comp="414" pin=0"/></net>

<net id="418"><net_src comp="414" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="422"><net_src comp="298" pin="3"/><net_sink comp="419" pin=0"/></net>

<net id="423"><net_src comp="419" pin="1"/><net_sink comp="316" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: computeMedian : list | {1 2 }
  - Chain level:
	State 1
		median_V_9 : 1
		lhs : 1
	State 2
		sext_ln232 : 1
		sext_ln232_1 : 1
		ret : 2
	State 3
		conv_i : 1
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
		trunc_ln337 : 1
		p_Result_s : 1
		exp : 1
		zext_ln342 : 2
		median_V : 1
		icmp_ln354 : 2
		sh_amt : 3
		trunc_ln357 : 4
		icmp_ln358 : 2
		icmp_ln360 : 4
		icmp_ln361 : 4
		sh_amt_2 : 5
		tmp : 6
		icmp_ln379 : 7
		or_ln358 : 3
		xor_ln358 : 3
		and_ln360 : 3
		or_ln360 : 5
		xor_ln360 : 5
		and_ln379 : 8
	State 15
		p_Result_15 : 1
		zext_ln351 : 2
		zext_ln363 : 1
		lshr_ln363 : 3
		median_V_1 : 4
		shl_ln381 : 1
		median_V_3 : 5
		median_V_4 : 6
		median_V_5 : 7
	State 16
		median_V_7 : 1
		median_V_8 : 2
		ret_ln79 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|---------|
| Operation|   Functional Unit   |   DSP   |    FF   |   LUT   |
|----------|---------------------|---------|---------|---------|
|   dmul   |      grp_fu_73      |    11   |   317   |   578   |
|----------|---------------------|---------|---------|---------|
|   lshr   |  lshr_ln363_fu_246  |    0    |    0    |   159   |
|----------|---------------------|---------|---------|---------|
|          |  median_V_3_fu_268  |    0    |    0    |    16   |
|          |  median_V_4_fu_276  |    0    |    0    |    16   |
|  select  |  median_V_5_fu_298  |    0    |    0    |    16   |
|          |  median_V_6_fu_316  |    0    |    0    |    16   |
|          |  median_V_8_fu_328  |    0    |    0    |    16   |
|----------|---------------------|---------|---------|---------|
|          |  icmp_ln354_fu_132  |    0    |    0    |    28   |
|          |  icmp_ln358_fu_148  |    0    |    0    |    11   |
|   icmp   |  icmp_ln360_fu_154  |    0    |    0    |    12   |
|          |  icmp_ln361_fu_160  |    0    |    0    |    12   |
|          |  icmp_ln379_fu_182  |    0    |    0    |    10   |
|----------|---------------------|---------|---------|---------|
|          |    sh_amt_fu_138    |    0    |    0    |    12   |
|    sub   |   sh_amt_2_fu_166   |    0    |    0    |    13   |
|          |  median_V_7_fu_322  |    0    |    0    |    23   |
|----------|---------------------|---------|---------|---------|
|    shl   |   shl_ln381_fu_259  |    0    |    0    |    35   |
|----------|---------------------|---------|---------|---------|
|    add   |      ret_fu_89      |    0    |    0    |    23   |
|----------|---------------------|---------|---------|---------|
|          |   and_ln360_fu_200  |    0    |    0    |    2    |
|          |   and_ln379_fu_218  |    0    |    0    |    2    |
|    and   |   and_ln361_fu_264  |    0    |    0    |    2    |
|          |  and_ln361_2_fu_288 |    0    |    0    |    2    |
|          |   and_ln358_fu_311  |    0    |    0    |    2    |
|----------|---------------------|---------|---------|---------|
|          |   xor_ln358_fu_194  |    0    |    0    |    2    |
|    xor   |   xor_ln360_fu_212  |    0    |    0    |    2    |
|          |   xor_ln361_fu_283  |    0    |    0    |    2    |
|          |   xor_ln354_fu_306  |    0    |    0    |    2    |
|----------|---------------------|---------|---------|---------|
|          |   or_ln358_fu_188   |    0    |    0    |    2    |
|    or    |   or_ln360_fu_206   |    0    |    0    |    2    |
|          |   or_ln361_fu_293   |    0    |    0    |    2    |
|----------|---------------------|---------|---------|---------|
|  sitodp  |      grp_fu_78      |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |   sext_ln232_fu_81  |    0    |    0    |    0    |
|   sext   |  sext_ln232_1_fu_85 |    0    |    0    |    0    |
|          |  sext_ln1617_fu_95  |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |  trunc_ln337_fu_102 |    0    |    0    |    0    |
|          |   median_V_fu_128   |    0    |    0    |    0    |
|   trunc  |  trunc_ln357_fu_144 |    0    |    0    |    0    |
|          |  trunc_ln346_fu_224 |    0    |    0    |    0    |
|          |  trunc_ln363_fu_239 |    0    |    0    |    0    |
|          |  median_V_1_fu_252  |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
| bitselect|  p_Result_s_fu_106  |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|partselect|      exp_fu_114     |    0    |    0    |    0    |
|          |      tmp_fu_172     |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |  zext_ln342_fu_124  |    0    |    0    |    0    |
|   zext   |  zext_ln351_fu_235  |    0    |    0    |    0    |
|          |  zext_ln363_fu_242  |    0    |    0    |    0    |
|          | sh_amt_2cast_fu_256 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|bitconcatenate|  p_Result_15_fu_227 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   Total  |                     |    11   |   317   |   1020  |
|----------|---------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
| and_ln360_reg_408 |    1   |
| and_ln379_reg_414 |    1   |
|   conv_i_reg_355  |   64   |
| icmp_ln354_reg_381|    1   |
| icmp_ln358_reg_392|    1   |
| icmp_ln361_reg_397|    1   |
|list_addr_1_reg_340|   11   |
| list_addr_reg_335 |   11   |
| median_V_5_reg_419|   16   |
|  median_V_reg_375 |   16   |
| p_Result_s_reg_370|    1   |
|    reg_reg_365    |   64   |
|    ret_reg_345    |   17   |
|sext_ln1617_reg_350|   32   |
|  sh_amt_2_reg_403 |   10   |
|   sh_amt_reg_387  |   12   |
|    val_reg_360    |   64   |
+-------------------+--------+
|       Total       |   323  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_54 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_54 |  p2  |   2  |   0  |    0   ||    9    |
|     grp_fu_78    |  p0  |   2  |  17  |   34   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   56   ||  4.764  ||    27   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   11   |    -   |   317  |  1020  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    4   |    -   |   27   |
|  Register |    -   |    -   |   323  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   11   |    4   |   640  |  1047  |
+-----------+--------+--------+--------+--------+
