<Results/membwl/dimm4/tcp_bi_s1_nR_p2/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 2c0c
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    66.82 --||-- Mem Ch  0: Reads (MB/s):  8062.24 --|
|--            Writes(MB/s):    23.05 --||--            Writes(MB/s):  5687.81 --|
|-- Mem Ch  1: Reads (MB/s):    65.47 --||-- Mem Ch  1: Reads (MB/s):  8065.93 --|
|--            Writes(MB/s):    27.14 --||--            Writes(MB/s):  5691.65 --|
|-- Mem Ch  2: Reads (MB/s):    62.87 --||-- Mem Ch  2: Reads (MB/s):  8075.17 --|
|--            Writes(MB/s):    22.88 --||--            Writes(MB/s):  5687.99 --|
|-- Mem Ch  3: Reads (MB/s):    66.35 --||-- Mem Ch  3: Reads (MB/s):  8079.14 --|
|--            Writes(MB/s):    26.90 --||--            Writes(MB/s):  5691.65 --|
|-- NODE 0 Mem Read (MB/s) :   261.51 --||-- NODE 1 Mem Read (MB/s) : 32282.49 --|
|-- NODE 0 Mem Write(MB/s) :    99.96 --||-- NODE 1 Mem Write(MB/s) : 22759.11 --|
|-- NODE 0 P. Write (T/s):     124338 --||-- NODE 1 P. Write (T/s):     339133 --|
|-- NODE 0 Memory (MB/s):      361.47 --||-- NODE 1 Memory (MB/s):    55041.59 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      32543.99                --|
            |--                System Write Throughput(MB/s):      22859.07                --|
            |--               System Memory Throughput(MB/s):      55403.06                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 2ce3
Program exited with status 0
Cleaning upSkt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     148 M       757 K   962 K   446 K    210 M    36     180  
 1       0           0      46 M   425 M    252       0    1246 K
-----------------------------------------------------------------------
 *     148 M       757 K    47 M   425 M    210 M    36    1246 K


 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.39        Core1: 38.29        
Core2: 28.03        Core3: 39.31        
Core4: 27.17        Core5: 38.94        
Core6: 26.50        Core7: 37.51        
Core8: 26.66        Core9: 28.06        
Core10: 26.79        Core11: 47.86        
Core12: 26.24        Core13: 41.46        
Core14: 26.92        Core15: 36.42        
Core16: 24.84        Core17: 36.25        
Core18: 27.62        Core19: 32.05        
Core20: 28.77        Core21: 34.01        
Core22: 26.92        Core23: 30.64        
Core24: 26.58        Core25: 35.91        
Core26: 29.31        Core27: 43.43        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.84
Socket1: 38.62
DDR read Latency(ns)
Socket0: 44588.28
Socket1: 209.34


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.10        Core1: 38.73        
Core2: 28.93        Core3: 39.26        
Core4: 31.11        Core5: 37.49        
Core6: 28.54        Core7: 37.83        
Core8: 28.43        Core9: 27.55        
Core10: 27.20        Core11: 47.61        
Core12: 26.87        Core13: 43.17        
Core14: 26.82        Core15: 37.60        
Core16: 24.87        Core17: 36.44        
Core18: 27.69        Core19: 31.84        
Core20: 27.49        Core21: 33.57        
Core22: 26.40        Core23: 31.10        
Core24: 26.91        Core25: 35.64        
Core26: 27.52        Core27: 43.50        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.96
Socket1: 38.75
DDR read Latency(ns)
Socket0: 46087.76
Socket1: 210.20
irq_total: 276130.135154706
cpu_total: 29.19
cpu_0: 1.00
cpu_1: 97.54
cpu_2: 0.07
cpu_3: 71.52
cpu_4: 0.07
cpu_5: 98.80
cpu_6: 0.00
cpu_7: 43.11
cpu_8: 0.00
cpu_9: 23.22
cpu_10: 0.00
cpu_11: 47.90
cpu_12: 0.07
cpu_13: 46.97
cpu_14: 0.00
cpu_15: 51.90
cpu_16: 0.07
cpu_17: 38.92
cpu_18: 0.07
cpu_19: 54.03
cpu_20: 0.07
cpu_21: 59.61
cpu_22: 0.00
cpu_23: 55.76
cpu_24: 0.00
cpu_25: 48.97
cpu_26: 0.13
cpu_27: 77.58
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 0
enp4s0f0_rx_bytes: 6630716429
enp4s0f1_rx_bytes: 6640723225
Total_rx_bytes: 13271439654
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 0
enp4s0f0_tx_bytes_phy: 4604676850
enp4s0f1_tx_bytes_phy: 4780767900
Total_tx_bytes_phy: 9385444750
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 0
enp4s0f0_tx_packets: 551494
enp4s0f1_tx_packets: 564622
Total_tx_packets: 1116116
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 0
enp4s0f0_tx_packets_phy: 552199
enp4s0f1_tx_packets_phy: 626757
Total_tx_packets_phy: 1178956
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 0
enp4s0f0_rx_packets_phy: 811160
enp4s0f1_rx_packets_phy: 790096
Total_rx_packets_phy: 1601256
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 0
enp4s0f0_rx_bytes_phy: 6674765958
enp4s0f1_rx_bytes_phy: 6685484095
Total_rx_bytes_phy: 13360250053
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 0
enp4s0f0_rx_packets: 811166
enp4s0f1_rx_packets: 790074
Total_rx_packets: 1601240
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 0
enp4s0f0_tx_bytes: 4602431740
enp4s0f1_tx_bytes: 4774475031
Total_tx_bytes: 9376906771


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.31        Core1: 38.21        
Core2: 23.06        Core3: 39.73        
Core4: 23.45        Core5: 38.67        
Core6: 25.35        Core7: 37.28        
Core8: 27.94        Core9: 29.62        
Core10: 25.90        Core11: 47.83        
Core12: 26.84        Core13: 41.76        
Core14: 27.19        Core15: 35.77        
Core16: 26.70        Core17: 37.25        
Core18: 24.11        Core19: 31.74        
Core20: 30.01        Core21: 34.40        
Core22: 25.59        Core23: 30.07        
Core24: 31.51        Core25: 36.39        
Core26: 28.41        Core27: 42.67        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.89
Socket1: 38.55
DDR read Latency(ns)
Socket0: 43533.79
Socket1: 210.74


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.72        Core1: 38.93        
Core2: 28.15        Core3: 40.01        
Core4: 30.41        Core5: 37.57        
Core6: 26.41        Core7: 38.29        
Core8: 27.33        Core9: 28.59        
Core10: 26.94        Core11: 48.24        
Core12: 27.28        Core13: 43.92        
Core14: 27.90        Core15: 37.27        
Core16: 26.39        Core17: 37.77        
Core18: 27.75        Core19: 32.49        
Core20: 28.17        Core21: 34.28        
Core22: 27.27        Core23: 30.44        
Core24: 26.19        Core25: 36.20        
Core26: 26.35        Core27: 43.56        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.58
Socket1: 39.10
DDR read Latency(ns)
Socket0: 44833.32
Socket1: 207.97


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.43        Core1: 38.25        
Core2: 27.56        Core3: 38.79        
Core4: 28.51        Core5: 37.17        
Core6: 27.50        Core7: 37.21        
Core8: 27.40        Core9: 26.62        
Core10: 25.22        Core11: 46.46        
Core12: 26.94        Core13: 42.17        
Core14: 27.14        Core15: 36.20        
Core16: 25.19        Core17: 36.07        
Core18: 26.17        Core19: 32.45        
Core20: 28.13        Core21: 33.37        
Core22: 28.00        Core23: 30.03        
Core24: 27.89        Core25: 36.07        
Core26: 29.05        Core27: 42.93        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.96
Socket1: 38.16
DDR read Latency(ns)
Socket0: 45438.37
Socket1: 212.09


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.84        Core1: 38.70        
Core2: 28.38        Core3: 40.08        
Core4: 28.23        Core5: 37.14        
Core6: 26.97        Core7: 37.83        
Core8: 26.01        Core9: 28.63        
Core10: 26.46        Core11: 48.22        
Core12: 26.43        Core13: 44.83        
Core14: 25.64        Core15: 36.77        
Core16: 24.83        Core17: 36.67        
Core18: 26.57        Core19: 32.39        
Core20: 26.13        Core21: 34.32        
Core22: 24.64        Core23: 30.27        
Core24: 28.67        Core25: 36.11        
Core26: 27.37        Core27: 43.70        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.63
Socket1: 38.95
DDR read Latency(ns)
Socket0: 46124.45
Socket1: 210.84
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0

Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 11906
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6004 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14411155946; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14411159418; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7205644412; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7205644412; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7205648628; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7205648628; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7205652899; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7205652899; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7205657406; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7205657406; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6004748336; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4566730; Consumed Joules: 278.73; Watts: 46.42; Thermal headroom below TjMax: 60
S0; Consumed DRAM energy units: 2346564; Consumed DRAM Joules: 35.90; DRAM Watts: 5.98
S1P0; QPIClocks: 14411251886; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14411254426; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7205709156; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7205709156; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7205709508; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7205709508; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7205709591; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7205709591; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7205708856; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7205708856; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6006435058; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 7999878; Consumed Joules: 488.27; Watts: 81.32; Thermal headroom below TjMax: 48
S1; Consumed DRAM energy units: 6527692; Consumed DRAM Joules: 99.87; DRAM Watts: 16.63
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 2f53
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.46   0.01    0.60     274 K    916 K    0.70    0.08    0.01    0.02     8512        1       10     69
   1    1     0.21   0.18   1.18    1.20     160 M    192 M    0.17    0.20    0.07    0.09     2128    17755      211     52
   2    0     0.00   0.38   0.00    0.60      11 K     63 K    0.83    0.10    0.00    0.02     1288        0        0     68
   3    1     0.08   0.09   0.86    1.20     149 M    172 M    0.13    0.17    0.19    0.22     3528    17763       27     53
   4    0     0.00   0.34   0.00    0.60    7719       46 K    0.83    0.10    0.00    0.02     1512        1        0     69
   5    1     0.30   0.26   1.19    1.20     138 M    174 M    0.20    0.24    0.05    0.06     4088    17959      290     53
   6    0     0.00   0.56   0.00    0.60      21 K     70 K    0.70    0.15    0.00    0.01     1456        2        1     68
   7    1     0.07   0.16   0.41    0.89      63 M     74 M    0.15    0.21    0.10    0.11     2576    11359       84     54
   8    0     0.00   0.36   0.00    0.60    6379       46 K    0.86    0.12    0.00    0.02       56        0        0     67
   9    1     0.17   0.83   0.20    0.65    6202 K     10 M    0.38    0.41    0.00    0.01      112      357      121     55
  10    0     0.00   0.60   0.00    0.60      21 K     69 K    0.69    0.16    0.00    0.01      896        1        0     66
  11    1     0.09   0.18   0.52    1.03      98 M    114 M    0.14    0.15    0.11    0.13     2072    14382       30     53
  12    0     0.00   0.36   0.00    0.60    4179       42 K    0.90    0.14    0.00    0.02      224        0        0     68
  13    1     0.06   0.13   0.46    0.96     112 M    127 M    0.12    0.15    0.19    0.21     1568    11548       36     52
  14    0     0.00   0.36   0.00    0.60    4721       43 K    0.89    0.14    0.00    0.02      224        0        0     68
  15    1     0.15   0.22   0.67    1.19     112 M    135 M    0.17    0.21    0.07    0.09     3136    16659      186     52
  16    0     0.00   0.40   0.00    0.60    5572       50 K    0.89    0.16    0.00    0.02      560        0        0     68
  17    1     0.05   0.15   0.31    0.77      59 M     68 M    0.13    0.21    0.13    0.15     3080    10591       71     53
  18    0     0.00   0.39   0.00    0.60    8402       60 K    0.86    0.11    0.00    0.02      784        0        1     69
  19    1     0.12   0.18   0.68    1.20      70 M     85 M    0.17    0.26    0.06    0.07     2352    13160       26     54
  20    0     0.00   0.36   0.00    0.60    7334       53 K    0.86    0.10    0.00    0.02        0        0        0     69
  21    1     0.26   0.35   0.74    1.20      68 M     84 M    0.19    0.23    0.03    0.03     2800    11064      281     53
  22    0     0.00   0.38   0.00    0.60    4633       54 K    0.91    0.11    0.00    0.02        0        0        0     70
  23    1     0.12   0.16   0.70    1.20      73 M     89 M    0.18    0.26    0.06    0.08     2408    15375       99     54
  24    0     0.00   0.37   0.00    0.60    6546       50 K    0.87    0.09    0.00    0.02      336        0        0     70
  25    1     0.13   0.22   0.60    1.16      64 M     76 M    0.17    0.23    0.05    0.06     3864    11879      245     53
  26    0     0.00   0.36   0.00    0.61    6068       57 K    0.89    0.12    0.00    0.02     1456        0        0     69
  27    1     0.15   0.16   0.94    1.20     171 M    198 M    0.14    0.14    0.11    0.13     2912    25080       46     54
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.44   0.00    0.60     390 K   1626 K    0.76    0.10    0.00    0.02    17304        5       10     60
 SKT    1     0.14   0.21   0.68    1.12    1349 M   1604 M    0.16    0.20    0.07    0.08    36624   194931     1753     48
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.07   0.21   0.34    1.11    1350 M   1606 M    0.16    0.20    0.07    0.08     N/A     N/A     N/A      N/A

 Instructions retired:   19 G ; Active cycles:   94 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 30.37 %

 C1 core residency: 18.88 %; C3 core residency: 1.12 %; C6 core residency: 49.63 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.21 => corresponds to 5.17 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.07 => corresponds to 1.75 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       57 G     57 G   |   60%    60%   
 SKT    1       44 G     44 G   |   45%    45%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  204 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     1.30     0.49     232.63      30.03         153.94
 SKT   1    161.71    113.98     408.16      83.15         161.80
---------------------------------------------------------------------------------------------------------------
       *    163.00    114.48     640.79     113.18         161.81
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_bi_s1_nR_p2/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 3037
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    77.32 --||-- Mem Ch  0: Reads (MB/s):  8166.01 --|
|--            Writes(MB/s):    23.80 --||--            Writes(MB/s):  5710.84 --|
|-- Mem Ch  1: Reads (MB/s):    75.51 --||-- Mem Ch  1: Reads (MB/s):  8170.49 --|
|--            Writes(MB/s):    27.73 --||--            Writes(MB/s):  5714.85 --|
|-- Mem Ch  2: Reads (MB/s):    73.38 --||-- Mem Ch  2: Reads (MB/s):  8172.87 --|
|--            Writes(MB/s):    23.32 --||--            Writes(MB/s):  5711.51 --|
|-- Mem Ch  3: Reads (MB/s):    76.68 --||-- Mem Ch  3: Reads (MB/s):  8178.19 --|
|--            Writes(MB/s):    27.65 --||--            Writes(MB/s):  5715.74 --|
|-- NODE 0 Mem Read (MB/s) :   302.90 --||-- NODE 1 Mem Read (MB/s) : 32687.56 --|
|-- NODE 0 Mem Write(MB/s) :   102.49 --||-- NODE 1 Mem Write(MB/s) : 22852.95 --|
|-- NODE 0 P. Write (T/s):     124361 --||-- NODE 1 P. Write (T/s):     353639 --|
|-- NODE 0 Memory (MB/s):      405.39 --||-- NODE 1 Memory (MB/s):    55540.51 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      32990.45                --|
            |--                System Write Throughput(MB/s):      22955.44                --|
            |--               System Memory Throughput(MB/s):      55945.89                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 310b
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     146 M       847 K  1103 K   426 K    211 M     0      72  
 1       0          12      48 M   426 M      0       0    1581 K
-----------------------------------------------------------------------
 *     146 M       847 K    49 M   426 M    211 M     0    1581 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.72        Core1: 41.14        
Core2: 27.88        Core3: 40.99        
Core4: 28.93        Core5: 41.39        
Core6: 27.29        Core7: 35.93        
Core8: 28.72        Core9: 33.69        
Core10: 28.80        Core11: 47.76        
Core12: 27.04        Core13: 45.32        
Core14: 27.19        Core15: 47.84        
Core16: 27.79        Core17: 38.13        
Core18: 27.58        Core19: 33.08        
Core20: 30.47        Core21: 31.56        
Core22: 25.81        Core23: 32.81        
Core24: 28.50        Core25: 40.67        
Core26: 29.60        Core27: 44.64        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.96
Socket1: 41.11
DDR read Latency(ns)
Socket0: 37426.91
Socket1: 200.88


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.29        Core1: 41.65        
Core2: 28.55        Core3: 43.17        
Core4: 31.29        Core5: 42.19        
Core6: 27.54        Core7: 36.99        
Core8: 27.38        Core9: 31.21        
Core10: 25.69        Core11: 47.60        
Core12: 25.66        Core13: 45.78        
Core14: 26.29        Core15: 48.11        
Core16: 23.60        Core17: 39.26        
Core18: 26.37        Core19: 33.54        
Core20: 28.60        Core21: 31.62        
Core22: 26.17        Core23: 33.35        
Core24: 28.66        Core25: 41.31        
Core26: 26.38        Core27: 46.24        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.84
Socket1: 41.90
DDR read Latency(ns)
Socket0: 39039.92
Socket1: 200.54
irq_total: 266451.365255006
cpu_total: 29.03
cpu_0: 1.00
cpu_1: 92.35
cpu_2: 0.20
cpu_3: 78.46
cpu_4: 0.07
cpu_5: 90.43
cpu_6: 0.13
cpu_7: 52.66
cpu_8: 0.13
cpu_9: 16.02
cpu_10: 0.07
cpu_11: 49.20
cpu_12: 0.13
cpu_13: 62.90
cpu_14: 0.07
cpu_15: 54.92
cpu_16: 0.07
cpu_17: 39.76
cpu_18: 0.07
cpu_19: 53.32
cpu_20: 0.07
cpu_21: 54.12
cpu_22: 0.07
cpu_23: 56.78
cpu_24: 0.07
cpu_25: 38.30
cpu_26: 0.13
cpu_27: 71.41
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 0
enp4s0f0_tx_bytes_phy: 4547476257
enp4s0f1_tx_bytes_phy: 4701918578
Total_tx_bytes_phy: 9249394835
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 0
enp4s0f0_tx_packets_phy: 519667
enp4s0f1_tx_packets_phy: 605411
Total_tx_packets_phy: 1125078
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 0
enp4s0f0_tx_packets: 519330
enp4s0f1_tx_packets: 543992
Total_tx_packets: 1063322
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 0
enp4s0f0_tx_bytes: 4545232660
enp4s0f1_tx_bytes: 4695898583
Total_tx_bytes: 9241131243
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 0
enp4s0f0_rx_bytes: 6614739032
enp4s0f1_rx_bytes: 6739522804
Total_rx_bytes: 13354261836
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 0
enp4s0f0_rx_packets: 817740
enp4s0f1_rx_packets: 815903
Total_rx_packets: 1633643
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 0
enp4s0f0_rx_bytes_phy: 6659033703
enp4s0f1_rx_bytes_phy: 6784792519
Total_rx_bytes_phy: 13443826222
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 0
enp4s0f0_rx_packets_phy: 817780
enp4s0f1_rx_packets_phy: 815885
Total_rx_packets_phy: 1633665


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.55        Core1: 39.71        
Core2: 26.60        Core3: 42.35        
Core4: 21.99        Core5: 41.58        
Core6: 30.80        Core7: 36.22        
Core8: 30.47        Core9: 32.74        
Core10: 27.15        Core11: 47.38        
Core12: 26.17        Core13: 43.41        
Core14: 27.23        Core15: 47.73        
Core16: 23.89        Core17: 38.18        
Core18: 27.48        Core19: 32.73        
Core20: 28.22        Core21: 31.72        
Core22: 29.47        Core23: 32.62        
Core24: 21.95        Core25: 38.90        
Core26: 26.68        Core27: 45.34        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.69
Socket1: 40.97
DDR read Latency(ns)
Socket0: 37170.07
Socket1: 201.31


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.99        Core1: 40.94        
Core2: 29.29        Core3: 42.45        
Core4: 27.79        Core5: 41.66        
Core6: 29.02        Core7: 36.50        
Core8: 29.90        Core9: 32.02        
Core10: 26.79        Core11: 47.44        
Core12: 27.90        Core13: 43.98        
Core14: 27.60        Core15: 47.74        
Core16: 26.02        Core17: 39.60        
Core18: 26.19        Core19: 33.15        
Core20: 26.05        Core21: 31.53        
Core22: 28.34        Core23: 33.77        
Core24: 26.69        Core25: 39.97        
Core26: 27.81        Core27: 45.65        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.79
Socket1: 41.35
DDR read Latency(ns)
Socket0: 38913.58
Socket1: 200.84


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.90        Core1: 41.21        
Core2: 30.15        Core3: 43.68        
Core4: 31.79        Core5: 42.23        
Core6: 29.43        Core7: 35.55        
Core8: 29.34        Core9: 34.05        
Core10: 27.57        Core11: 47.65        
Core12: 29.20        Core13: 46.57        
Core14: 27.48        Core15: 48.18        
Core16: 26.94        Core17: 36.77        
Core18: 26.37        Core19: 33.06        
Core20: 26.25        Core21: 32.68        
Core22: 28.08        Core23: 33.04        
Core24: 28.75        Core25: 40.88        
Core26: 26.04        Core27: 46.54        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.62
Socket1: 41.93
DDR read Latency(ns)
Socket0: 39604.59
Socket1: 199.95


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.77        Core1: 40.97        
Core2: 28.68        Core3: 41.05        
Core4: 29.11        Core5: 41.82        
Core6: 27.43        Core7: 37.19        
Core8: 29.75        Core9: 33.65        
Core10: 27.47        Core11: 47.55        
Core12: 25.87        Core13: 43.56        
Core14: 26.28        Core15: 47.76        
Core16: 25.61        Core17: 39.11        
Core18: 26.53        Core19: 32.59        
Core20: 27.64        Core21: 32.09        
Core22: 28.00        Core23: 33.18        
Core24: 27.73        Core25: 38.74        
Core26: 25.57        Core27: 45.49        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.49
Socket1: 41.14
DDR read Latency(ns)
Socket0: 38478.94
Socket1: 202.97
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000
 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 12973
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6004 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14411454698; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14411458718; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7205792875; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7205792875; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7205798162; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7205798162; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7205802544; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7205802544; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7205806553; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7205806553; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6004879072; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4572076; Consumed Joules: 279.06; Watts: 46.48; Thermal headroom below TjMax: 60
S0; Consumed DRAM energy units: 2365799; Consumed DRAM Joules: 36.20; DRAM Watts: 6.03
S1P0; QPIClocks: 14411560262; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14411562874; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7205865140; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7205865140; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7205864879; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7205864879; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7205864699; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7205864699; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7205864765; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7205864765; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6004666755; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 7999731; Consumed Joules: 488.26; Watts: 81.32; Thermal headroom below TjMax: 48
S1; Consumed DRAM energy units: 6519008; Consumed DRAM Joules: 99.74; DRAM Watts: 16.61
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 337e
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.46   0.01    0.61     272 K    928 K    0.71    0.08    0.01    0.02     7840        0       11     69
   1    1     0.17   0.16   1.11    1.20     147 M    176 M    0.16    0.20    0.09    0.10     3024    21045      126     53
   2    0     0.00   0.39   0.00    0.60      12 K     64 K    0.80    0.10    0.00    0.02      952        0        1     67
   3    1     0.11   0.11   0.94    1.20     151 M    175 M    0.14    0.17    0.14    0.17     2688    13953       46     52
   4    0     0.00   0.33   0.00    0.60    5914       35 K    0.83    0.09    0.00    0.02     1176        0        0     68
   5    1     0.19   0.17   1.10    1.20     152 M    181 M    0.16    0.19    0.08    0.10     3528    19654      207     53
   6    0     0.00   0.35   0.00    0.60    7335       39 K    0.82    0.12    0.00    0.02     1288        0        0     68
   7    1     0.17   0.29   0.58    1.12      59 M     72 M    0.18    0.22    0.03    0.04     2968    10752      261     53
   8    0     0.00   0.35   0.00    0.60    5924       37 K    0.84    0.11    0.00    0.02      168        0        0     67
   9    1     0.11   0.81   0.13    0.61    4895 K   7883 K    0.38    0.32    0.00    0.01      448      333      196     54
  10    0     0.00   0.32   0.00    0.60    5884       35 K    0.83    0.13    0.00    0.02       56        0        0     66
  11    1     0.10   0.17   0.59    1.14      93 M    110 M    0.15    0.15    0.09    0.11     2296    13893       32     52
  12    0     0.00   0.37   0.00    0.60    2601       33 K    0.92    0.15    0.00    0.02      280        0        0     68
  13    1     0.13   0.16   0.81    1.20     146 M    171 M    0.15    0.16    0.11    0.13     1400    24766      142     52
  14    0     0.00   0.34   0.00    0.60    5444       38 K    0.86    0.14    0.00    0.02      168        0        0     68
  15    1     0.14   0.21   0.68    1.20     100 M    119 M    0.16    0.15    0.07    0.08     2072    14789      333     52
  16    0     0.00   0.34   0.00    0.60    3788       35 K    0.89    0.14    0.00    0.02      168        0        1     68
  17    1     0.04   0.13   0.30    0.77      58 M     66 M    0.12    0.21    0.15    0.17     3080    10407      135     53
  18    0     0.00   0.35   0.00    0.60    6024       35 K    0.83    0.10    0.00    0.02       56        0        0     69
  19    1     0.11   0.16   0.66    1.20      72 M     87 M    0.17    0.24    0.07    0.08     3752    14720      234     54
  20    0     0.00   0.33   0.00    0.60    7102       38 K    0.82    0.10    0.00    0.02       56        0        0     69
  21    1     0.11   0.18   0.64    1.13      71 M     86 M    0.17    0.24    0.06    0.08     3304    13991       37     54
  22    0     0.00   0.35   0.00    0.60    3695       40 K    0.91    0.09    0.00    0.02        0        0        0     70
  23    1     0.15   0.21   0.71    1.20      73 M     88 M    0.17    0.25    0.05    0.06     3752    15160      261     54
  24    0     0.00   0.39   0.00    0.60      15 K     50 K    0.70    0.21    0.01    0.02     1456        1        0     70
  25    1     0.06   0.17   0.35    0.84      57 M     66 M    0.13    0.22    0.10    0.11     1120    10908       81     54
  26    0     0.00   0.35   0.00    0.60    6135       48 K    0.87    0.10    0.00    0.02     3696        0        0     69
  27    1     0.23   0.27   0.86    1.20     131 M    152 M    0.14    0.15    0.06    0.07     3136    10973      230     55
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.41   0.00    0.60     359 K   1461 K    0.75    0.10    0.01    0.02    17360        1       13     60
 SKT    1     0.13   0.19   0.68    1.13    1321 M   1563 M    0.15    0.19    0.07    0.09    36568   195344     2321     48
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.07   0.19   0.34    1.13    1322 M   1564 M    0.15    0.19    0.07    0.09     N/A     N/A     N/A      N/A

 Instructions retired:   18 G ; Active cycles:   95 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 29.97 %

 C1 core residency: 17.97 %; C3 core residency: 0.51 %; C6 core residency: 51.55 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.19 => corresponds to 4.80 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.07 => corresponds to 1.63 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       59 G     59 G   |   61%    61%   
 SKT    1       44 G     44 G   |   46%    46%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  207 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     1.51     0.51     233.51      30.18         154.88
 SKT   1    163.76    114.45     407.23      83.13         169.54
---------------------------------------------------------------------------------------------------------------
       *    165.27    114.96     640.74     113.31         169.51
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_bi_s1_nR_p2/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 3465
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    74.46 --||-- Mem Ch  0: Reads (MB/s):  8145.69 --|
|--            Writes(MB/s):    23.73 --||--            Writes(MB/s):  5704.39 --|
|-- Mem Ch  1: Reads (MB/s):    70.57 --||-- Mem Ch  1: Reads (MB/s):  8150.43 --|
|--            Writes(MB/s):    27.69 --||--            Writes(MB/s):  5708.25 --|
|-- Mem Ch  2: Reads (MB/s):    68.71 --||-- Mem Ch  2: Reads (MB/s):  8158.27 --|
|--            Writes(MB/s):    23.54 --||--            Writes(MB/s):  5704.55 --|
|-- Mem Ch  3: Reads (MB/s):    73.35 --||-- Mem Ch  3: Reads (MB/s):  8162.19 --|
|--            Writes(MB/s):    27.62 --||--            Writes(MB/s):  5709.03 --|
|-- NODE 0 Mem Read (MB/s) :   287.09 --||-- NODE 1 Mem Read (MB/s) : 32616.58 --|
|-- NODE 0 Mem Write(MB/s) :   102.57 --||-- NODE 1 Mem Write(MB/s) : 22826.22 --|
|-- NODE 0 P. Write (T/s):     124376 --||-- NODE 1 P. Write (T/s):     359449 --|
|-- NODE 0 Memory (MB/s):      389.66 --||-- NODE 1 Memory (MB/s):    55442.80 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      32903.67                --|
            |--                System Write Throughput(MB/s):      22928.79                --|
            |--               System Memory Throughput(MB/s):      55832.46                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 3539
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     145 M       841 K   938 K   428 K    209 M     0      72  
 1       0           0      49 M   422 M    504       0    1734 K
-----------------------------------------------------------------------
 *     145 M       841 K    50 M   423 M    209 M     0    1734 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.29        Core1: 40.93        
Core2: 27.49        Core3: 39.95        
Core4: 26.88        Core5: 39.65        
Core6: 27.51        Core7: 27.89        
Core8: 27.50        Core9: 28.78        
Core10: 24.33        Core11: 44.19        
Core12: 24.33        Core13: 38.74        
Core14: 25.32        Core15: 43.96        
Core16: 26.98        Core17: 36.14        
Core18: 25.59        Core19: 32.93        
Core20: 26.48        Core21: 33.88        
Core22: 26.73        Core23: 32.61        
Core24: 26.34        Core25: 34.12        
Core26: 28.00        Core27: 43.90        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.79
Socket1: 38.77
DDR read Latency(ns)
Socket0: 40693.02
Socket1: 197.11


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.27        Core1: 41.02        
Core2: 26.07        Core3: 38.44        
Core4: 28.69        Core5: 39.34        
Core6: 28.29        Core7: 27.61        
Core8: 28.90        Core9: 28.46        
Core10: 27.69        Core11: 42.24        
Core12: 25.95        Core13: 40.65        
Core14: 25.86        Core15: 43.89        
Core16: 26.52        Core17: 36.21        
Core18: 27.88        Core19: 33.36        
Core20: 27.91        Core21: 33.78        
Core22: 26.86        Core23: 32.27        
Core24: 28.18        Core25: 34.61        
Core26: 28.55        Core27: 42.00        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.44
Socket1: 38.44
DDR read Latency(ns)
Socket0: 41137.72
Socket1: 201.67
irq_total: 312011.137501064
cpu_total: 30.46
cpu_0: 0.93
cpu_1: 93.88
cpu_2: 0.13
cpu_3: 87.43
cpu_4: 0.07
cpu_5: 99.93
cpu_6: 0.07
cpu_7: 72.54
cpu_8: 0.07
cpu_9: 3.39
cpu_10: 0.07
cpu_11: 53.32
cpu_12: 0.07
cpu_13: 51.00
cpu_14: 0.07
cpu_15: 67.35
cpu_16: 0.07
cpu_17: 45.68
cpu_18: 0.13
cpu_19: 52.99
cpu_20: 0.07
cpu_21: 50.93
cpu_22: 0.07
cpu_23: 64.10
cpu_24: 0.07
cpu_25: 51.66
cpu_26: 0.13
cpu_27: 56.72
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 0
enp4s0f0_rx_packets: 788409
enp4s0f1_rx_packets: 798862
Total_rx_packets: 1587271
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 0
enp4s0f0_rx_packets_phy: 788420
enp4s0f1_rx_packets_phy: 798842
Total_rx_packets_phy: 1587262
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 0
enp4s0f0_tx_packets_phy: 536171
enp4s0f1_tx_packets_phy: 629170
Total_tx_packets_phy: 1165341
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 0
enp4s0f0_rx_bytes: 6629282438
enp4s0f1_rx_bytes: 6485878046
Total_rx_bytes: 13115160484
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 0
enp4s0f0_tx_bytes: 4559428005
enp4s0f1_tx_bytes: 4703267808
Total_tx_bytes: 9262695813
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 0
enp4s0f0_rx_bytes_phy: 6659900207
enp4s0f1_rx_bytes_phy: 6529206620
Total_rx_bytes_phy: 13189106827
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 0
enp4s0f0_tx_bytes_phy: 4561638250
enp4s0f1_tx_bytes_phy: 4709390283
Total_tx_bytes_phy: 9271028533
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 0
enp4s0f0_tx_packets: 535674
enp4s0f1_tx_packets: 567458
Total_tx_packets: 1103132


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.49        Core1: 41.03        
Core2: 30.14        Core3: 39.21        
Core4: 27.70        Core5: 39.92        
Core6: 26.27        Core7: 27.79        
Core8: 27.87        Core9: 29.41        
Core10: 24.91        Core11: 43.26        
Core12: 24.69        Core13: 37.54        
Core14: 21.30        Core15: 43.85        
Core16: 22.21        Core17: 36.22        
Core18: 23.54        Core19: 32.92        
Core20: 22.04        Core21: 33.54        
Core22: 25.60        Core23: 33.62        
Core24: 26.96        Core25: 33.73        
Core26: 27.73        Core27: 45.80        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.53
Socket1: 38.74
DDR read Latency(ns)
Socket0: 40596.71
Socket1: 199.22


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.73        Core1: 41.78        
Core2: 28.63        Core3: 39.56        
Core4: 27.15        Core5: 40.55        
Core6: 30.19        Core7: 27.78        
Core8: 27.74        Core9: 27.51        
Core10: 29.49        Core11: 46.10        
Core12: 27.17        Core13: 36.60        
Core14: 27.43        Core15: 44.09        
Core16: 24.88        Core17: 36.82        
Core18: 26.93        Core19: 33.49        
Core20: 27.99        Core21: 33.73        
Core22: 26.44        Core23: 33.12        
Core24: 26.26        Core25: 33.73        
Core26: 27.88        Core27: 45.71        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.68
Socket1: 39.07
DDR read Latency(ns)
Socket0: 42057.93
Socket1: 198.45


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.96        Core1: 41.04        
Core2: 30.00        Core3: 39.27        
Core4: 29.36        Core5: 39.68        
Core6: 26.22        Core7: 28.13        
Core8: 28.60        Core9: 29.62        
Core10: 28.56        Core11: 40.76        
Core12: 26.29        Core13: 38.21        
Core14: 26.57        Core15: 43.75        
Core16: 25.65        Core17: 35.20        
Core18: 25.10        Core19: 33.20        
Core20: 28.10        Core21: 33.40        
Core22: 27.32        Core23: 33.03        
Core24: 27.31        Core25: 33.78        
Core26: 27.12        Core27: 45.29        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.22
Socket1: 38.47
DDR read Latency(ns)
Socket0: 41914.89
Socket1: 201.02


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.72        Core1: 41.57        
Core2: 28.20        Core3: 39.34        
Core4: 26.22        Core5: 39.85        
Core6: 26.19        Core7: 28.39        
Core8: 28.37        Core9: 29.34        
Core10: 25.61        Core11: 45.40        
Core12: 26.41        Core13: 38.46        
Core14: 26.54        Core15: 44.21        
Core16: 24.62        Core17: 36.14        
Core18: 26.64        Core19: 33.51        
Core20: 29.02        Core21: 33.81        
Core22: 26.17        Core23: 32.91        
Core24: 28.13        Core25: 34.27        
Core26: 26.82        Core27: 46.21        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.18
Socket1: 39.21
DDR read Latency(ns)
Socket0: 43415.53
Socket1: 199.36
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 
1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 14042
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6004 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14410892734; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14410896578; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7205514507; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7205514507; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7205520415; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7205520415; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7205524980; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7205524980; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7205529003; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7205529003; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6004648541; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4559677; Consumed Joules: 278.30; Watts: 46.35; Thermal headroom below TjMax: 60
S0; Consumed DRAM energy units: 2355383; Consumed DRAM Joules: 36.04; DRAM Watts: 6.00
S1P0; QPIClocks: 14411010510; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14411012438; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7205587612; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7205587612; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7205587568; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7205587568; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7205587396; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7205587396; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7205587385; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7205587385; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6004674683; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 8187643; Consumed Joules: 499.73; Watts: 83.23; Thermal headroom below TjMax: 47
S1; Consumed DRAM energy units: 6521596; Consumed DRAM Joules: 99.78; DRAM Watts: 16.62
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 37ab
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.46   0.01    0.60     283 K    957 K    0.70    0.09    0.01    0.02     7952        1       10     69
   1    1     0.18   0.16   1.13    1.20     154 M    183 M    0.16    0.20    0.09    0.10     4144    20255       76     52
   2    0     0.00   0.39   0.00    0.60      10 K     65 K    0.84    0.12    0.00    0.02      224        0        0     68
   3    1     0.14   0.13   1.07    1.20     179 M    208 M    0.14    0.18    0.13    0.15     3136    24460       45     52
   4    0     0.00   0.36   0.00    0.60    7909       48 K    0.84    0.12    0.00    0.02      840        0        0     68
   5    1     0.22   0.18   1.20    1.20     151 M    180 M    0.16    0.21    0.07    0.08     3360    14225      215     52
   6    0     0.00   0.38   0.00    0.60    7343       47 K    0.85    0.13    0.00    0.02      448        0        0     68
   7    1     0.40   0.46   0.87    1.20      75 M    100 M    0.24    0.20    0.02    0.02     3360    11869      335     52
   8    0     0.00   0.34   0.00    0.60    7674       47 K    0.84    0.12    0.00    0.02      224        0        0     67
   9    1     0.01   0.49   0.03    0.60    1455 K   2765 K    0.47    0.14    0.01    0.02      112       31       72     54
  10    0     0.00   0.35   0.00    0.60    6815       43 K    0.84    0.13    0.00    0.02      728        0        0     67
  11    1     0.16   0.24   0.66    1.18      97 M    117 M    0.17    0.17    0.06    0.07     2072     9872       25     52
  12    0     0.00   0.60   0.00    0.60      26 K     68 K    0.62    0.16    0.01    0.01     1232        0        1     68
  13    1     0.10   0.17   0.58    1.09     122 M    140 M    0.13    0.18    0.13    0.15     2072    13588       41     52
  14    0     0.00   0.38   0.00    0.60    6107       40 K    0.85    0.14    0.00    0.02      168        0        1     69
  15    1     0.18   0.22   0.83    1.20     137 M    162 M    0.15    0.14    0.08    0.09      728     8160      166     52
  16    0     0.00   0.36   0.00    0.61    3817       35 K    0.89    0.15    0.00    0.02      112        0        0     68
  17    1     0.14   0.27   0.51    1.03      59 M     71 M    0.16    0.23    0.04    0.05     2800    10495      122     52
  18    0     0.00   0.33   0.00    0.60    5034       33 K    0.85    0.09    0.00    0.02      280        0        0     69
  19    1     0.11   0.16   0.66    1.19      72 M     86 M    0.16    0.24    0.07    0.08     3920    13693       27     53
  20    0     0.00   0.37   0.00    0.60      10 K     63 K    0.84    0.11    0.00    0.02      448        0        1     69
  21    1     0.11   0.20   0.56    1.08      64 M     78 M    0.17    0.23    0.06    0.07     4200    11576       29     53
  22    0     0.00   0.36   0.00    0.60    4367       45 K    0.90    0.10    0.00    0.02       56        0        0     69
  23    1     0.19   0.24   0.78    1.20      75 M     92 M    0.18    0.25    0.04    0.05     2576    14318      219     53
  24    0     0.00   0.35   0.00    0.60    6418       48 K    0.87    0.09    0.00    0.02      952        0        0     70
  25    1     0.18   0.31   0.60    1.10      58 M     72 M    0.20    0.27    0.03    0.04     1288    10531       97     53
  26    0     0.00   0.33   0.00    0.60      47 K    110 K    0.57    0.17    0.01    0.03     5376        2        2     69
  27    1     0.09   0.13   0.69    1.20     123 M    143 M    0.14    0.15    0.13    0.15     2128    11680       54     54
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.42   0.00    0.60     434 K   1657 K    0.74    0.11    0.01    0.02    19040        3       15     60
 SKT    1     0.16   0.22   0.73    1.17    1374 M   1641 M    0.16    0.20    0.06    0.07    35896   174753     1523     47
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.08   0.22   0.36    1.16    1374 M   1642 M    0.16    0.20    0.06    0.07     N/A     N/A     N/A      N/A

 Instructions retired:   22 G ; Active cycles:  102 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 31.24 %

 C1 core residency: 16.65 %; C3 core residency: 0.62 %; C6 core residency: 51.48 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.22 => corresponds to 5.44 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.08 => corresponds to 1.98 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       58 G     58 G   |   60%    60%   
 SKT    1       44 G     44 G   |   45%    45%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  205 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     1.41     0.51     234.19      30.16         166.90
 SKT   1    164.91    115.18     419.06      83.66         164.90
---------------------------------------------------------------------------------------------------------------
       *    166.32    115.68     653.25     113.82         164.85
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_bi_s1_nR_p2/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 388e
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    73.06 --||-- Mem Ch  0: Reads (MB/s):  8098.86 --|
|--            Writes(MB/s):    24.27 --||--            Writes(MB/s):  5675.46 --|
|-- Mem Ch  1: Reads (MB/s):    73.75 --||-- Mem Ch  1: Reads (MB/s):  8104.22 --|
|--            Writes(MB/s):    28.30 --||--            Writes(MB/s):  5680.36 --|
|-- Mem Ch  2: Reads (MB/s):    70.38 --||-- Mem Ch  2: Reads (MB/s):  8107.59 --|
|--            Writes(MB/s):    23.80 --||--            Writes(MB/s):  5675.79 --|
|-- Mem Ch  3: Reads (MB/s):    73.39 --||-- Mem Ch  3: Reads (MB/s):  8112.89 --|
|--            Writes(MB/s):    28.33 --||--            Writes(MB/s):  5680.46 --|
|-- NODE 0 Mem Read (MB/s) :   290.57 --||-- NODE 1 Mem Read (MB/s) : 32423.56 --|
|-- NODE 0 Mem Write(MB/s) :   104.70 --||-- NODE 1 Mem Write(MB/s) : 22712.07 --|
|-- NODE 0 P. Write (T/s):     124344 --||-- NODE 1 P. Write (T/s):     345863 --|
|-- NODE 0 Memory (MB/s):      395.28 --||-- NODE 1 Memory (MB/s):    55135.63 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      32714.14                --|
            |--                System Write Throughput(MB/s):      22816.77                --|
            |--               System Memory Throughput(MB/s):      55530.91                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 3963
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     151 M       843 K   903 K   690 K    205 M     0     144  
 1       0           0      42 M   419 M    252       0    1204 K
-----------------------------------------------------------------------
 *     151 M       843 K    43 M   420 M    205 M     0    1204 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.40        Core1: 39.14        
Core2: 27.81        Core3: 41.18        
Core4: 25.89        Core5: 38.64        
Core6: 26.30        Core7: 35.06        
Core8: 29.00        Core9: 32.46        
Core10: 25.10        Core11: 42.04        
Core12: 26.48        Core13: 40.10        
Core14: 24.48        Core15: 46.67        
Core16: 24.67        Core17: 33.36        
Core18: 28.54        Core19: 32.50        
Core20: 28.62        Core21: 34.22        
Core22: 27.10        Core23: 32.89        
Core24: 26.81        Core25: 36.33        
Core26: 25.43        Core27: 45.74        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.11
Socket1: 39.53
DDR read Latency(ns)
Socket0: 40554.94
Socket1: 204.99


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.28        Core1: 38.09        
Core2: 26.42        Core3: 40.36        
Core4: 26.29        Core5: 37.16        
Core6: 26.58        Core7: 32.87        
Core8: 26.99        Core9: 29.94        
Core10: 28.35        Core11: 42.75        
Core12: 26.03        Core13: 42.50        
Core14: 23.96        Core15: 45.21        
Core16: 25.44        Core17: 33.36        
Core18: 26.24        Core19: 32.04        
Core20: 26.65        Core21: 32.22        
Core22: 24.68        Core23: 32.52        
Core24: 25.18        Core25: 36.84        
Core26: 25.34        Core27: 44.47        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.26
Socket1: 38.89
DDR read Latency(ns)
Socket0: 40026.97
Socket1: 208.38
irq_total: 285202.914604734
cpu_total: 28.77
cpu_0: 1.00
cpu_1: 93.48
cpu_2: 0.13
cpu_3: 87.43
cpu_4: 0.07
cpu_5: 84.57
cpu_6: 0.07
cpu_7: 43.62
cpu_8: 0.07
cpu_9: 10.51
cpu_10: 0.07
cpu_11: 60.97
cpu_12: 0.07
cpu_13: 45.61
cpu_14: 0.13
cpu_15: 50.33
cpu_16: 0.13
cpu_17: 51.86
cpu_18: 0.07
cpu_19: 63.43
cpu_20: 0.07
cpu_21: 45.01
cpu_22: 0.07
cpu_23: 57.58
cpu_24: 0.07
cpu_25: 43.02
cpu_26: 0.13
cpu_27: 65.82
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 0
enp4s0f0_tx_packets: 543493
enp4s0f1_tx_packets: 560280
Total_tx_packets: 1103773
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 0
enp4s0f0_rx_packets: 795816
enp4s0f1_rx_packets: 768016
Total_rx_packets: 1563832
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 0
enp4s0f0_rx_packets_phy: 795831
enp4s0f1_rx_packets_phy: 768008
Total_rx_packets_phy: 1563839
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 0
enp4s0f0_tx_packets_phy: 543773
enp4s0f1_tx_packets_phy: 615665
Total_tx_packets_phy: 1159438
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 0
enp4s0f0_rx_bytes: 6619172765
enp4s0f1_rx_bytes: 6412753238
Total_rx_bytes: 13031926003
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 0
enp4s0f0_rx_bytes_phy: 6662782928
enp4s0f1_rx_bytes_phy: 6455442718
Total_rx_bytes_phy: 13118225646
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 0
enp4s0f0_tx_bytes_phy: 4609353158
enp4s0f1_tx_bytes_phy: 4790616311
Total_tx_bytes_phy: 9399969469
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 0
enp4s0f0_tx_bytes: 4607183361
enp4s0f1_tx_bytes: 4784814958
Total_tx_bytes: 9391998319


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 20.85        Core1: 38.23        
Core2: 24.58        Core3: 40.06        
Core4: 26.10        Core5: 38.75        
Core6: 26.54        Core7: 34.09        
Core8: 27.67        Core9: 32.54        
Core10: 21.87        Core11: 41.87        
Core12: 23.58        Core13: 38.87        
Core14: 24.88        Core15: 46.21        
Core16: 22.22        Core17: 33.30        
Core18: 27.03        Core19: 32.89        
Core20: 29.91        Core21: 33.47        
Core22: 25.69        Core23: 32.73        
Core24: 26.29        Core25: 36.12        
Core26: 27.03        Core27: 43.66        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.01
Socket1: 38.84
DDR read Latency(ns)
Socket0: 38734.25
Socket1: 205.16


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.40        Core1: 38.30        
Core2: 28.20        Core3: 41.00        
Core4: 27.39        Core5: 38.46        
Core6: 28.63        Core7: 34.47        
Core8: 29.21        Core9: 32.12        
Core10: 26.57        Core11: 42.36        
Core12: 26.81        Core13: 39.78        
Core14: 27.21        Core15: 46.07        
Core16: 24.56        Core17: 33.57        
Core18: 28.57        Core19: 32.68        
Core20: 26.73        Core21: 33.21        
Core22: 27.67        Core23: 32.36        
Core24: 28.42        Core25: 36.34        
Core26: 27.66        Core27: 45.62        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.05
Socket1: 39.23
DDR read Latency(ns)
Socket0: 40521.21
Socket1: 208.24


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.99        Core1: 38.83        
Core2: 27.33        Core3: 41.12        
Core4: 26.29        Core5: 38.39        
Core6: 27.00        Core7: 33.03        
Core8: 27.85        Core9: 32.92        
Core10: 27.54        Core11: 42.61        
Core12: 28.13        Core13: 41.35        
Core14: 25.34        Core15: 46.62        
Core16: 24.99        Core17: 34.18        
Core18: 27.70        Core19: 32.43        
Core20: 27.48        Core21: 32.10        
Core22: 26.46        Core23: 32.53        
Core24: 25.27        Core25: 36.46        
Core26: 27.28        Core27: 45.19        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.05
Socket1: 39.32
DDR read Latency(ns)
Socket0: 41045.78
Socket1: 207.27


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.00        Core1: 39.69        
Core2: 28.45        Core3: 40.73        
Core4: 25.95        Core5: 39.90        
Core6: 26.39        Core7: 33.31        
Core8: 27.28        Core9: 36.29        
Core10: 25.66        Core11: 42.15        
Core12: 26.74        Core13: 38.32        
Core14: 28.66        Core15: 47.06        
Core16: 25.16        Core17: 33.94        
Core18: 28.23        Core19: 33.30        
Core20: 27.44        Core21: 32.29        
Core22: 26.91        Core23: 32.78        
Core24: 26.89        Core25: 37.01        
Core26: 26.60        Core27: 45.44        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.93
Socket1: 39.39
DDR read Latency(ns)
Socket0: 40972.52
Socket1: 205.66
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 
2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 15108
Program exited with status 0
----------------------------------------------------------------------------------------------
Cleaning upTime elapsed: 6003 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14407274642; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14407278814; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7203702303; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7203702303; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7203708148; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7203708148; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7203713102; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7203713102; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7203717804; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7203717804; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6003135791; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4563442; Consumed Joules: 278.53; Watts: 46.40; Thermal headroom below TjMax: 60
S0; Consumed DRAM energy units: 2355114; Consumed DRAM Joules: 36.03; DRAM Watts: 6.00
S1P0; QPIClocks: 14407382882; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14407384878; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7203773265; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7203773265; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7203773462; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7203773462; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7203773496; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7203773496; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7203773525; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7203773525; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6003177606; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 7919530; Consumed Joules: 483.37; Watts: 80.52; Thermal headroom below TjMax: 47
S1; Consumed DRAM energy units: 6515907; Consumed DRAM Joules: 99.69; DRAM Watts: 16.61
----------------------------------------------------------------------------------------------

 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 3bd6
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.47   0.01    0.60     300 K    935 K    0.68    0.09    0.01    0.02     9912        0       12     69
   1    1     0.23   0.20   1.13    1.20     146 M    176 M    0.17    0.22    0.06    0.08     4592    25472      226     53
   2    0     0.00   0.39   0.00    0.60    9747       52 K    0.82    0.10    0.00    0.02      392        0        0     68
   3    1     0.19   0.18   1.05    1.20     159 M    186 M    0.14    0.17    0.08    0.10     4480    18751      107     52
   4    0     0.00   0.38   0.00    0.61    9408       49 K    0.81    0.12    0.00    0.02      168        0        0     69
   5    1     0.15   0.14   1.03    1.20     150 M    178 M    0.15    0.20    0.10    0.12     3920    21807      307     53
   6    0     0.00   0.36   0.00    0.60    6052       47 K    0.87    0.10    0.00    0.02     1624        0        0     68
   7    1     0.07   0.15   0.44    0.94      64 M     75 M    0.15    0.24    0.10    0.12     3360    12113      182     53
   8    0     0.00   0.38   0.00    0.60    7149       45 K    0.84    0.14    0.00    0.02      448        0        0     67
   9    1     0.07   0.78   0.09    0.60    3037 K   4971 K    0.39    0.27    0.00    0.01      168      120      173     55
  10    0     0.00   0.40   0.00    0.60    7222       50 K    0.86    0.17    0.00    0.02      616        0        0     67
  11    1     0.18   0.24   0.77    1.20     112 M    134 M    0.16    0.19    0.06    0.07     1232     9303       48     53
  12    0     0.00   0.40   0.00    0.60    5855       52 K    0.89    0.16    0.00    0.02      168        0        0     68
  13    1     0.09   0.19   0.49    0.99     109 M    124 M    0.12    0.20    0.12    0.13     1344    11763       42     52
  14    0     0.00   0.37   0.00    0.60    6794       46 K    0.85    0.17    0.00    0.02      448        0        0     68
  15    1     0.10   0.17   0.60    1.13     105 M    124 M    0.15    0.15    0.10    0.12     1176     5130      183     52
  16    0     0.00   0.40   0.00    0.60    8896       55 K    0.84    0.16    0.00    0.02      504        0        0     68
  17    1     0.22   0.36   0.60    1.12      58 M     71 M    0.19    0.24    0.03    0.03      896     9799      195     52
  18    0     0.00   0.39   0.00    0.60    7111       50 K    0.86    0.11    0.00    0.02        0        0        0     69
  19    1     0.19   0.24   0.79    1.20      77 M     94 M    0.18    0.26    0.04    0.05     1624    14285      220     53
  20    0     0.00   0.36   0.00    0.60    6523       48 K    0.86    0.12    0.00    0.02        0        0        0     69
  21    1     0.08   0.16   0.48    1.00      64 M     76 M    0.16    0.24    0.08    0.10     4032    12400       40     54
  22    0     0.00   0.36   0.00    0.60    4308       46 K    0.91    0.10    0.00    0.02      112        0        0     70
  23    1     0.15   0.21   0.72    1.20      75 M     90 M    0.17    0.25    0.05    0.06     4816    14923      356     54
  24    0     0.00   0.36   0.00    0.60    4116       46 K    0.91    0.09    0.00    0.02      168        0        0     70
  25    1     0.10   0.23   0.42    0.91      56 M     66 M    0.14    0.24    0.06    0.07     1344    10911       23     54
  26    0     0.00   0.38   0.00    0.60    7404       58 K    0.87    0.09    0.00    0.02     2072        1        0     68
  27    1     0.10   0.12   0.80    1.20     151 M    174 M    0.13    0.15    0.16    0.18     5432    21470       39     54
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.43   0.00    0.60     390 K   1587 K    0.75    0.10    0.01    0.02    16632        1       11     60
 SKT    1     0.14   0.20   0.67    1.12    1336 M   1580 M    0.15    0.20    0.07    0.08    38416   188247     2141     48
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.07   0.20   0.34    1.12    1336 M   1581 M    0.16    0.20    0.07    0.08     N/A     N/A     N/A      N/A

 Instructions retired:   19 G ; Active cycles:   94 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 29.98 %

 C1 core residency: 18.64 %; C3 core residency: 1.79 %; C6 core residency: 49.59 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.20 => corresponds to 5.08 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.07 => corresponds to 1.71 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       58 G     58 G   |   60%    60%   
 SKT    1       44 G     44 G   |   46%    46%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  206 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     1.48     0.53     234.12      30.22         158.71
 SKT   1    163.10    114.47     407.85      83.55         162.84
---------------------------------------------------------------------------------------------------------------
       *    164.58    115.00     641.97     113.78         162.79
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_bi_s1_nR_p2/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 3cba
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    76.18 --||-- Mem Ch  0: Reads (MB/s):  8110.59 --|
|--            Writes(MB/s):    27.00 --||--            Writes(MB/s):  5697.15 --|
|-- Mem Ch  1: Reads (MB/s):    73.96 --||-- Mem Ch  1: Reads (MB/s):  8114.34 --|
|--            Writes(MB/s):    31.18 --||--            Writes(MB/s):  5701.46 --|
|-- Mem Ch  2: Reads (MB/s):    72.08 --||-- Mem Ch  2: Reads (MB/s):  8121.36 --|
|--            Writes(MB/s):    26.75 --||--            Writes(MB/s):  5697.62 --|
|-- Mem Ch  3: Reads (MB/s):    77.06 --||-- Mem Ch  3: Reads (MB/s):  8124.84 --|
|--            Writes(MB/s):    31.21 --||--            Writes(MB/s):  5701.27 --|
|-- NODE 0 Mem Read (MB/s) :   299.27 --||-- NODE 1 Mem Read (MB/s) : 32471.13 --|
|-- NODE 0 Mem Write(MB/s) :   116.14 --||-- NODE 1 Mem Write(MB/s) : 22797.50 --|
|-- NODE 0 P. Write (T/s):     124360 --||-- NODE 1 P. Write (T/s):     355128 --|
|-- NODE 0 Memory (MB/s):      415.41 --||-- NODE 1 Memory (MB/s):    55268.63 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      32770.40                --|
            |--                System Write Throughput(MB/s):      22913.64                --|
            |--               System Memory Throughput(MB/s):      55684.04                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 3d94
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     148 M       586 K   916 K   470 K    208 M     0       0  
 1       0           0      47 M   423 M    252       0    1403 K
-----------------------------------------------------------------------
 *     148 M       586 K    48 M   424 M    208 M     0    1403 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.02        Core1: 38.17        
Core2: 27.29        Core3: 40.56        
Core4: 24.83        Core5: 40.32        
Core6: 24.33        Core7: 34.28        
Core8: 25.38        Core9: 33.67        
Core10: 25.82        Core11: 44.08        
Core12: 26.18        Core13: 43.74        
Core14: 25.23        Core15: 41.35        
Core16: 25.01        Core17: 28.69        
Core18: 25.49        Core19: 32.74        
Core20: 27.13        Core21: 36.93        
Core22: 26.57        Core23: 31.75        
Core24: 26.67        Core25: 35.89        
Core26: 27.57        Core27: 47.10        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.57
Socket1: 39.52
DDR read Latency(ns)
Socket0: 39091.41
Socket1: 199.86


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.09        Core1: 38.99        
Core2: 27.53        Core3: 40.03        
Core4: 24.94        Core5: 40.21        
Core6: 23.70        Core7: 34.58        
Core8: 24.41        Core9: 33.94        
Core10: 24.72        Core11: 43.06        
Core12: 24.52        Core13: 44.92        
Core14: 23.83        Core15: 40.53        
Core16: 25.55        Core17: 28.20        
Core18: 28.93        Core19: 33.14        
Core20: 27.19        Core21: 37.01        
Core22: 26.47        Core23: 31.89        
Core24: 26.99        Core25: 35.15        
Core26: 27.40        Core27: 46.80        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.88
Socket1: 39.38
DDR read Latency(ns)
Socket0: 39791.33
Socket1: 201.98
irq_total: 285477.588145571
cpu_total: 29.76
cpu_0: 1.00
cpu_1: 100.00
cpu_2: 0.20
cpu_3: 86.69
cpu_4: 0.07
cpu_5: 94.01
cpu_6: 0.13
cpu_7: 53.49
cpu_8: 0.07
cpu_9: 7.52
cpu_10: 0.07
cpu_11: 68.60
cpu_12: 0.07
cpu_13: 49.83
cpu_14: 0.00
cpu_15: 51.03
cpu_16: 0.00
cpu_17: 60.48
cpu_18: 0.07
cpu_19: 52.50
cpu_20: 0.07
cpu_21: 41.65
cpu_22: 0.07
cpu_23: 55.62
cpu_24: 0.07
cpu_25: 45.51
cpu_26: 0.20
cpu_27: 64.07
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 0
enp4s0f0_tx_packets_phy: 552227
enp4s0f1_tx_packets_phy: 608427
Total_tx_packets_phy: 1160654
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 0
enp4s0f0_rx_packets: 795407
enp4s0f1_rx_packets: 791612
Total_rx_packets: 1587019
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 0
enp4s0f0_tx_packets: 551289
enp4s0f1_tx_packets: 548076
Total_tx_packets: 1099365
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 0
enp4s0f0_rx_bytes_phy: 6615615689
enp4s0f1_rx_bytes_phy: 6639967738
Total_rx_bytes_phy: 13255583427
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 0
enp4s0f0_rx_packets_phy: 795411
enp4s0f1_rx_packets_phy: 791607
Total_rx_packets_phy: 1587018
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 0
enp4s0f0_rx_bytes: 6583749587
enp4s0f1_rx_bytes: 6595677870
Total_rx_bytes: 13179427457
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 0
enp4s0f0_tx_bytes_phy: 4581396175
enp4s0f1_tx_bytes_phy: 4738478681
Total_tx_bytes_phy: 9319874856
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 0
enp4s0f0_tx_bytes: 4579105662
enp4s0f1_tx_bytes: 4732500109
Total_tx_bytes: 9311605771


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.06        Core1: 38.44        
Core2: 13.92        Core3: 39.35        
Core4: 21.66        Core5: 38.88        
Core6: 20.91        Core7: 33.53        
Core8: 21.11        Core9: 32.45        
Core10: 23.39        Core11: 43.18        
Core12: 24.04        Core13: 42.66        
Core14: 23.37        Core15: 36.82        
Core16: 26.92        Core17: 27.78        
Core18: 24.87        Core19: 32.52        
Core20: 26.35        Core21: 37.06        
Core22: 25.61        Core23: 31.69        
Core24: 26.96        Core25: 35.85        
Core26: 27.21        Core27: 43.92        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.51
Socket1: 38.29
DDR read Latency(ns)
Socket0: 38865.45
Socket1: 204.36


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.24        Core1: 38.63        
Core2: 28.95        Core3: 39.95        
Core4: 23.83        Core5: 39.38        
Core6: 24.29        Core7: 33.60        
Core8: 24.26        Core9: 34.66        
Core10: 23.47        Core11: 43.50        
Core12: 24.60        Core13: 44.00        
Core14: 25.71        Core15: 39.39        
Core16: 26.32        Core17: 27.97        
Core18: 24.99        Core19: 32.74        
Core20: 26.32        Core21: 36.04        
Core22: 26.71        Core23: 31.58        
Core24: 24.88        Core25: 36.04        
Core26: 28.57        Core27: 46.60        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.35
Socket1: 39.03
DDR read Latency(ns)
Socket0: 40074.59
Socket1: 202.82


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.27        Core1: 39.05        
Core2: 28.61        Core3: 39.92        
Core4: 25.54        Core5: 40.17        
Core6: 24.01        Core7: 33.72        
Core8: 24.97        Core9: 31.43        
Core10: 22.46        Core11: 43.66        
Core12: 24.70        Core13: 44.26        
Core14: 24.49        Core15: 41.28        
Core16: 29.64        Core17: 28.52        
Core18: 26.34        Core19: 33.20        
Core20: 27.15        Core21: 35.46        
Core22: 26.97        Core23: 32.32        
Core24: 27.91        Core25: 35.80        
Core26: 26.88        Core27: 44.10        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.47
Socket1: 39.16
DDR read Latency(ns)
Socket0: 40210.81
Socket1: 203.63


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.13        Core1: 38.99        
Core2: 29.48        Core3: 40.88        
Core4: 25.24        Core5: 39.54        
Core6: 25.46        Core7: 35.57        
Core8: 24.72        Core9: 32.30        
Core10: 23.31        Core11: 44.04        
Core12: 24.33        Core13: 43.45        
Core14: 23.86        Core15: 39.72        
Core16: 26.28        Core17: 28.35        
Core18: 25.48        Core19: 32.71        
Core20: 28.37        Core21: 37.53        
Core22: 27.16        Core23: 32.12        
Core24: 26.20        Core25: 34.43        
Core26: 25.72        Core27: 46.14        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.72
Socket1: 39.23
DDR read Latency(ns)
Socket0: 40435.13
Socket1: 202.99
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0

Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 16182
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6004 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14414488754; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14414485918; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7207315797; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7207315797; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7207317474; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7207317474; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7207318315; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7207318315; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7207322557; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7207322557; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6006137694; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4565688; Consumed Joules: 278.67; Watts: 46.41; Thermal headroom below TjMax: 60
S0; Consumed DRAM energy units: 2361201; Consumed DRAM Joules: 36.13; DRAM Watts: 6.02
S1P0; QPIClocks: 14414572230; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14414574742; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7207375785; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7207375785; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7207375818; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7207375818; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7207375581; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7207375581; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7207374917; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7207374917; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6005540082; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 8108090; Consumed Joules: 494.88; Watts: 82.42; Thermal headroom below TjMax: 48
S1; Consumed DRAM energy units: 6517395; Consumed DRAM Joules: 99.72; DRAM Watts: 16.61
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 4011
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.48   0.01    0.60     271 K    968 K    0.72    0.09    0.01    0.02     8288        1       10     69
   1    1     0.28   0.23   1.20    1.20     139 M    169 M    0.18    0.23    0.05    0.06     1232    12322      173     52
   2    0     0.00   0.43   0.00    0.60      12 K     84 K    0.85    0.11    0.00    0.02     1008        0        0     68
   3    1     0.18   0.17   1.05    1.20     154 M    183 M    0.15    0.20    0.09    0.10     4760    20728       97     52
   4    0     0.00   0.37   0.00    0.60    7008       55 K    0.87    0.09    0.00    0.02     4200        0        0     69
   5    1     0.19   0.17   1.13    1.20     154 M    183 M    0.16    0.21    0.08    0.09     4592    21294      191     53
   6    0     0.00   0.42   0.00    0.60    6737       47 K    0.86    0.10    0.00    0.02      672        0        0     68
   7    1     0.19   0.29   0.65    1.16      62 M     76 M    0.19    0.25    0.03    0.04     3024    10338      224     53
   8    0     0.00   0.41   0.00    0.60    8025       56 K    0.86    0.13    0.00    0.02      560        0        0     67
   9    1     0.05   0.68   0.08    0.60    2775 K   5072 K    0.45    0.29    0.01    0.01      112      147       37     54
  10    0     0.00   0.37   0.00    0.60    4904       43 K    0.89    0.12    0.00    0.02      728        0        0     67
  11    1     0.20   0.23   0.85    1.20     132 M    157 M    0.16    0.16    0.07    0.08      840     6903       43     51
  12    0     0.00   0.38   0.00    0.60    5389       43 K    0.87    0.13    0.00    0.02      336        0        0     69
  13    1     0.07   0.13   0.54    1.06     122 M    139 M    0.12    0.16    0.17    0.20     1400    15137       28     51
  14    0     0.00   0.38   0.00    0.60    5664       48 K    0.88    0.14    0.00    0.02      168        0        0     68
  15    1     0.13   0.21   0.63    1.15     107 M    127 M    0.16    0.20    0.08    0.10     1904    12291      209     52
  16    0     0.00   0.35   0.00    0.60    5511       43 K    0.87    0.14    0.00    0.02      168        1        0     68
  17    1     0.36   0.46   0.78    1.20      69 M     91 M    0.24    0.21    0.02    0.03     2800    10584      866     51
  18    0     0.00   0.35   0.00    0.60    5472       42 K    0.87    0.09    0.00    0.02      168        0        1     69
  19    1     0.11   0.17   0.66    1.20      71 M     86 M    0.17    0.24    0.06    0.08     3696    13039       32     54
  20    0     0.00   0.37   0.00    0.60    6856       46 K    0.85    0.09    0.00    0.02        0        0        0     69
  21    1     0.06   0.16   0.35    0.83      57 M     67 M    0.14    0.22    0.10    0.12     1736     9836       22     54
  22    0     0.00   0.36   0.00    0.60    3555       47 K    0.92    0.10    0.00    0.02        0        0        0     69
  23    1     0.12   0.18   0.69    1.20      73 M     88 M    0.17    0.26    0.06    0.07     4032    13771      174     54
  24    0     0.00   0.40   0.00    0.60    4332       49 K    0.91    0.12    0.00    0.02      280        0        0     70
  25    1     0.13   0.24   0.55    1.07      59 M     71 M    0.16    0.26    0.05    0.05     3024    10808       72     54
  26    0     0.00   0.42   0.00    0.60      11 K     81 K    0.86    0.14    0.00    0.02      784        0        0     69
  27    1     0.17   0.20   0.86    1.20     154 M    176 M    0.12    0.20    0.09    0.10     2856     8643      121     54
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.44   0.00    0.60     359 K   1657 K    0.78    0.10    0.00    0.02    17360        2       10     60
 SKT    1     0.16   0.22   0.72    1.15    1362 M   1624 M    0.16    0.21    0.06    0.07    36008   165841     2289     48
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.08   0.22   0.36    1.15    1363 M   1625 M    0.16    0.21    0.06    0.07     N/A     N/A     N/A      N/A

 Instructions retired:   22 G ; Active cycles:  100 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 31.19 %

 C1 core residency: 18.89 %; C3 core residency: 1.06 %; C6 core residency: 48.86 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.22 => corresponds to 5.59 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.08 => corresponds to 2.01 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       57 G     57 G   |   60%    59%   
 SKT    1       44 G     44 G   |   46%    46%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  203 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     1.51     0.59     232.83      30.16         154.99
 SKT   1    161.98    114.02     415.22      83.11         161.93
---------------------------------------------------------------------------------------------------------------
       *    163.49    114.61     648.05     113.27         161.94
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_bi_s1_nR_p2/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 40f5
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    87.01 --||-- Mem Ch  0: Reads (MB/s):  8186.06 --|
|--            Writes(MB/s):    31.12 --||--            Writes(MB/s):  5652.19 --|
|-- Mem Ch  1: Reads (MB/s):    86.43 --||-- Mem Ch  1: Reads (MB/s):  8192.02 --|
|--            Writes(MB/s):    34.99 --||--            Writes(MB/s):  5656.75 --|
|-- Mem Ch  2: Reads (MB/s):    85.28 --||-- Mem Ch  2: Reads (MB/s):  8193.32 --|
|--            Writes(MB/s):    30.64 --||--            Writes(MB/s):  5653.06 --|
|-- Mem Ch  3: Reads (MB/s):    86.55 --||-- Mem Ch  3: Reads (MB/s):  8198.67 --|
|--            Writes(MB/s):    34.70 --||--            Writes(MB/s):  5655.55 --|
|-- NODE 0 Mem Read (MB/s) :   345.27 --||-- NODE 1 Mem Read (MB/s) : 32770.07 --|
|-- NODE 0 Mem Write(MB/s) :   131.45 --||-- NODE 1 Mem Write(MB/s) : 22617.55 --|
|-- NODE 0 P. Write (T/s):     124355 --||-- NODE 1 P. Write (T/s):     379968 --|
|-- NODE 0 Memory (MB/s):      476.72 --||-- NODE 1 Memory (MB/s):    55387.62 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      33115.34                --|
            |--                System Write Throughput(MB/s):      22749.01                --|
            |--               System Memory Throughput(MB/s):      55864.34                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 41ca
Program exited with status 0
Cleaning upSkt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     147 M       751 K  1076 K   451 K    205 M     0       0  
 1       0           0      43 M   422 M    504      36    1486 K
-----------------------------------------------------------------------
 *     147 M       751 K    44 M   423 M    205 M    36    1486 K


 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.82        Core1: 40.96        
Core2: 27.38        Core3: 43.78        
Core4: 27.11        Core5: 40.71        
Core6: 26.65        Core7: 34.55        
Core8: 26.22        Core9: 39.06        
Core10: 24.24        Core11: 40.02        
Core12: 26.08        Core13: 45.71        
Core14: 25.96        Core15: 46.71        
Core16: 28.80        Core17: 35.73        
Core18: 26.04        Core19: 32.25        
Core20: 29.17        Core21: 33.82        
Core22: 26.89        Core23: 31.57        
Core24: 29.34        Core25: 36.72        
Core26: 28.46        Core27: 43.61        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.65
Socket1: 40.41
DDR read Latency(ns)
Socket0: 33685.20
Socket1: 195.82


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.34        Core1: 40.86        
Core2: 27.29        Core3: 43.48        
Core4: 27.96        Core5: 41.03        
Core6: 25.14        Core7: 34.84        
Core8: 27.73        Core9: 41.16        
Core10: 25.69        Core11: 40.63        
Core12: 25.22        Core13: 45.95        
Core14: 26.85        Core15: 46.90        
Core16: 30.61        Core17: 35.92        
Core18: 26.99        Core19: 31.84        
Core20: 29.01        Core21: 35.55        
Core22: 27.91        Core23: 31.12        
Core24: 26.80        Core25: 34.95        
Core26: 29.23        Core27: 43.83        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.19
Socket1: 40.49
DDR read Latency(ns)
Socket0: 34839.21
Socket1: 196.63
irq_total: 245912.94350533
cpu_total: 29.84
cpu_0: 0.93
cpu_1: 94.75
cpu_2: 0.07
cpu_3: 94.95
cpu_4: 0.07
cpu_5: 94.28
cpu_6: 0.07
cpu_7: 43.42
cpu_8: 0.07
cpu_9: 8.58
cpu_10: 0.13
cpu_11: 83.71
cpu_12: 0.13
cpu_13: 56.85
cpu_14: 0.07
cpu_15: 48.14
cpu_16: 0.07
cpu_17: 39.16
cpu_18: 0.13
cpu_19: 58.11
cpu_20: 0.07
cpu_21: 47.01
cpu_22: 0.13
cpu_23: 52.53
cpu_24: 0.07
cpu_25: 45.55
cpu_26: 0.13
cpu_27: 66.49
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 0
enp4s0f0_rx_packets_phy: 781229
enp4s0f1_rx_packets_phy: 761289
Total_rx_packets_phy: 1542518
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 0
enp4s0f0_tx_packets: 518083
enp4s0f1_tx_packets: 568967
Total_tx_packets: 1087050
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 0
enp4s0f0_rx_bytes_phy: 6500001512
enp4s0f1_rx_bytes_phy: 6515559685
Total_rx_bytes_phy: 13015561197
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 0
enp4s0f0_tx_bytes_phy: 4576507380
enp4s0f1_tx_bytes_phy: 4744530692
Total_tx_bytes_phy: 9321038072
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 0
enp4s0f0_rx_packets: 781218
enp4s0f1_rx_packets: 761295
Total_rx_packets: 1542513
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 0
enp4s0f0_tx_packets_phy: 520100
enp4s0f1_tx_packets_phy: 633540
Total_tx_packets_phy: 1153640
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 0
enp4s0f0_tx_bytes: 4574382746
enp4s0f1_tx_bytes: 4738135648
Total_tx_bytes: 9312518394
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 0
enp4s0f0_rx_bytes: 6457055418
enp4s0f1_rx_bytes: 6495898074
Total_rx_bytes: 12952953492


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.99        Core1: 40.02        
Core2: 29.24        Core3: 43.39        
Core4: 27.22        Core5: 39.91        
Core6: 21.82        Core7: 35.58        
Core8: 28.01        Core9: 36.90        
Core10: 27.84        Core11: 40.10        
Core12: 22.17        Core13: 41.00        
Core14: 26.54        Core15: 46.14        
Core16: 28.71        Core17: 36.29        
Core18: 26.15        Core19: 31.45        
Core20: 28.06        Core21: 31.82        
Core22: 28.09        Core23: 30.74        
Core24: 19.95        Core25: 33.03        
Core26: 18.69        Core27: 43.72        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.07
Socket1: 39.39
DDR read Latency(ns)
Socket0: 32972.25
Socket1: 200.86


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.54        Core1: 40.36        
Core2: 28.63        Core3: 43.50        
Core4: 25.62        Core5: 40.07        
Core6: 27.23        Core7: 34.26        
Core8: 25.79        Core9: 38.78        
Core10: 26.94        Core11: 40.02        
Core12: 25.61        Core13: 42.45        
Core14: 26.53        Core15: 43.86        
Core16: 27.26        Core17: 34.52        
Core18: 29.40        Core19: 31.65        
Core20: 26.84        Core21: 33.05        
Core22: 27.94        Core23: 31.20        
Core24: 30.44        Core25: 35.61        
Core26: 28.69        Core27: 43.64        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.70
Socket1: 39.57
DDR read Latency(ns)
Socket0: 33810.02
Socket1: 199.26


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.85        Core1: 40.71        
Core2: 28.35        Core3: 42.83        
Core4: 28.67        Core5: 40.33        
Core6: 26.38        Core7: 33.63        
Core8: 28.18        Core9: 37.31        
Core10: 26.26        Core11: 40.21        
Core12: 27.44        Core13: 44.00        
Core14: 27.05        Core15: 40.34        
Core16: 27.03        Core17: 35.87        
Core18: 27.29        Core19: 32.30        
Core20: 30.52        Core21: 33.95        
Core22: 29.64        Core23: 31.10        
Core24: 27.45        Core25: 36.74        
Core26: 28.50        Core27: 43.73        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.63
Socket1: 39.60
DDR read Latency(ns)
Socket0: 33957.90
Socket1: 199.79


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.40        Core1: 40.98        
Core2: 28.43        Core3: 43.76        
Core4: 28.90        Core5: 40.86        
Core6: 28.32        Core7: 34.68        
Core8: 27.54        Core9: 39.40        
Core10: 28.73        Core11: 40.17        
Core12: 24.40        Core13: 45.64        
Core14: 25.96        Core15: 46.88        
Core16: 27.76        Core17: 34.60        
Core18: 27.22        Core19: 32.35        
Core20: 29.01        Core21: 34.82        
Core22: 26.96        Core23: 31.45        
Core24: 26.62        Core25: 36.34        
Core26: 28.35        Core27: 43.95        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.42
Socket1: 40.48
DDR read Latency(ns)
Socket0: 34534.58
Socket1: 196.40
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 
0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 17257
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6004 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14409658154; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14409664482; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7204898071; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7204898071; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7204903291; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7204903291; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7204907641; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7204907641; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7204911957; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7204911957; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6004133462; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4571751; Consumed Joules: 279.04; Watts: 46.48; Thermal headroom below TjMax: 60
S0; Consumed DRAM energy units: 2373584; Consumed DRAM Joules: 36.32; DRAM Watts: 6.05
S1P0; QPIClocks: 14409770170; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14409773566; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7204972741; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7204972741; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7204972289; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7204972289; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7204972348; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7204972348; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7204972270; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7204972270; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6004120775; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 7923411; Consumed Joules: 483.61; Watts: 80.55; Thermal headroom below TjMax: 48
S1; Consumed DRAM energy units: 6487053; Consumed DRAM Joules: 99.25; DRAM Watts: 16.53
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 443a
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.46   0.01    0.60     276 K    929 K    0.70    0.09    0.01    0.02     8512        1        9     69
   1    1     0.19   0.17   1.14    1.20     152 M    181 M    0.16    0.20    0.08    0.09     4200    20568       95     52
   2    0     0.00   0.41   0.00    0.60      10 K     69 K    0.84    0.10    0.00    0.02      168        0        1     67
   3    1     0.19   0.17   1.16    1.20     189 M    220 M    0.14    0.14    0.10    0.11     4760    10662       41     52
   4    0     0.00   0.37   0.00    0.61    6021       46 K    0.87    0.11    0.00    0.02     1904        0        1     69
   5    1     0.23   0.21   1.14    1.20     150 M    180 M    0.17    0.20    0.06    0.08     4984    20644      344     53
   6    0     0.00   0.40   0.00    0.60    6292       50 K    0.88    0.12    0.00    0.02      280        0        0     68
   7    1     0.08   0.18   0.43    0.92      58 M     69 M    0.15    0.23    0.07    0.09     3136    11215      101     54
   8    0     0.00   0.59   0.00    0.60      31 K     82 K    0.62    0.14    0.01    0.01     1456        1        1     67
   9    1     0.06   0.80   0.07    0.60    3519 K   5406 K    0.35    0.14    0.01    0.01      168      115      130     54
  10    0     0.00   0.38   0.00    0.60    5000       45 K    0.89    0.14    0.00    0.02     3248        0        0     67
  11    1     0.50   0.49   1.02    1.20     115 M    146 M    0.21    0.15    0.02    0.03     1624     9129       75     52
  12    0     0.00   0.39   0.00    0.60    6123       43 K    0.86    0.15    0.00    0.02      336        0        0     68
  13    1     0.13   0.19   0.71    1.20     116 M    135 M    0.14    0.15    0.09    0.10     2520    11204       51     51
  14    0     0.00   0.35   0.00    0.60    5582       44 K    0.87    0.16    0.00    0.02      112        0        0     68
  15    1     0.12   0.22   0.57    1.11      90 M    106 M    0.15    0.15    0.07    0.09     2240    12853      226     52
  16    0     0.00   0.34   0.00    0.60    6120       43 K    0.86    0.14    0.00    0.02      672        0        0     68
  17    1     0.04   0.13   0.30    0.77      58 M     67 M    0.12    0.22    0.15    0.17     2520    11027       91     53
  18    0     0.00   0.34   0.00    0.60    7097       44 K    0.84    0.10    0.00    0.02       56        0        0     69
  19    1     0.16   0.22   0.73    1.20      73 M     89 M    0.18    0.25    0.05    0.06     3864    14192      163     54
  20    0     0.00   0.35   0.00    0.60    6565       45 K    0.86    0.11    0.00    0.02      112        0        0     69
  21    1     0.09   0.19   0.50    1.01      62 M     74 M    0.16    0.23    0.07    0.08      840    12205      147     54
  22    0     0.00   0.37   0.00    0.60    7143       52 K    0.86    0.10    0.00    0.02        0        0        0     69
  23    1     0.10   0.16   0.66    1.20      71 M     85 M    0.17    0.24    0.07    0.08     4648    15028      130     54
  24    0     0.00   0.34   0.00    0.60    5994       41 K    0.86    0.10    0.00    0.02      672        0        0     70
  25    1     0.12   0.27   0.46    0.96      57 M     67 M    0.15    0.23    0.05    0.06     2912    10621      259     54
  26    0     0.00   0.36   0.00    0.60    6849       55 K    0.88    0.10    0.00    0.02     2632        0        0     69
  27    1     0.14   0.17   0.81    1.20     153 M    179 M    0.15    0.14    0.11    0.13      560     2783       20     54
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.42   0.00    0.60     387 K   1596 K    0.76    0.10    0.01    0.02    20160        2       12     60
 SKT    1     0.15   0.22   0.69    1.13    1353 M   1610 M    0.16    0.19    0.06    0.07    38976   162246     1873     48
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.08   0.22   0.35    1.13    1353 M   1611 M    0.16    0.19    0.06    0.07     N/A     N/A     N/A      N/A

 Instructions retired:   21 G ; Active cycles:   97 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 30.81 %

 C1 core residency: 16.29 %; C3 core residency: 1.02 %; C6 core residency: 51.89 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.22 => corresponds to 5.58 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.08 => corresponds to 1.94 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       58 G     57 G   |   60%    60%   
 SKT    1       44 G     44 G   |   46%    46%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  205 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     1.73     0.66     233.03      30.23         158.60
 SKT   1    164.21    113.34     405.80      82.54         166.63
---------------------------------------------------------------------------------------------------------------
       *    165.94    114.00     638.83     112.77         166.64
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_bi_s1_nR_p2/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 451d
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    76.49 --||-- Mem Ch  0: Reads (MB/s):  8014.45 --|
|--            Writes(MB/s):    23.69 --||--            Writes(MB/s):  5620.58 --|
|-- Mem Ch  1: Reads (MB/s):    74.88 --||-- Mem Ch  1: Reads (MB/s):  8019.25 --|
|--            Writes(MB/s):    27.82 --||--            Writes(MB/s):  5625.12 --|
|-- Mem Ch  2: Reads (MB/s):    71.78 --||-- Mem Ch  2: Reads (MB/s):  8033.13 --|
|--            Writes(MB/s):    23.31 --||--            Writes(MB/s):  5621.59 --|
|-- Mem Ch  3: Reads (MB/s):    75.64 --||-- Mem Ch  3: Reads (MB/s):  8036.35 --|
|--            Writes(MB/s):    27.74 --||--            Writes(MB/s):  5625.06 --|
|-- NODE 0 Mem Read (MB/s) :   298.79 --||-- NODE 1 Mem Read (MB/s) : 32103.17 --|
|-- NODE 0 Mem Write(MB/s) :   102.56 --||-- NODE 1 Mem Write(MB/s) : 22492.35 --|
|-- NODE 0 P. Write (T/s):     124359 --||-- NODE 1 P. Write (T/s):     349501 --|
|-- NODE 0 Memory (MB/s):      401.35 --||-- NODE 1 Memory (MB/s):    54595.52 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      32401.97                --|
            |--                System Write Throughput(MB/s):      22594.91                --|
            |--               System Memory Throughput(MB/s):      54996.88                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 45f3
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     150 M       529 K  1094 K   540 K    205 M     0     264  
 1       0           0      57 M   439 M    504       0    1414 K
-----------------------------------------------------------------------
 *     150 M       529 K    58 M   439 M    205 M     0    1415 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.81        Core1: 38.82        
Core2: 25.60        Core3: 41.76        
Core4: 28.21        Core5: 33.60        
Core6: 27.42        Core7: 37.18        
Core8: 27.40        Core9: 35.06        
Core10: 25.09        Core11: 34.42        
Core12: 25.03        Core13: 35.96        
Core14: 24.27        Core15: 39.44        
Core16: 24.38        Core17: 35.35        
Core18: 26.94        Core19: 30.67        
Core20: 26.08        Core21: 33.59        
Core22: 26.63        Core23: 29.40        
Core24: 27.10        Core25: 33.45        
Core26: 26.72        Core27: 43.77        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.05
Socket1: 36.74
DDR read Latency(ns)
Socket0: 39082.82
Socket1: 207.85


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.92        Core1: 39.72        
Core2: 26.95        Core3: 41.80        
Core4: 25.87        Core5: 34.27        
Core6: 28.05        Core7: 35.87        
Core8: 25.72        Core9: 34.12        
Core10: 25.38        Core11: 35.53        
Core12: 24.75        Core13: 37.12        
Core14: 24.74        Core15: 41.62        
Core16: 25.75        Core17: 36.25        
Core18: 24.94        Core19: 31.33        
Core20: 25.57        Core21: 35.89        
Core22: 25.87        Core23: 30.33        
Core24: 24.91        Core25: 35.96        
Core26: 26.90        Core27: 44.33        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.07
Socket1: 37.68
DDR read Latency(ns)
Socket0: 39961.15
Socket1: 205.08
irq_total: 311445.983835974
cpu_total: 30.58
cpu_0: 1.00
cpu_1: 97.87
cpu_2: 0.13
cpu_3: 97.34
cpu_4: 0.07
cpu_5: 99.87
cpu_6: 0.27
cpu_7: 42.12
cpu_8: 0.13
cpu_9: 17.56
cpu_10: 0.27
cpu_11: 57.88
cpu_12: 0.20
cpu_13: 64.27
cpu_14: 0.13
cpu_15: 47.04
cpu_16: 0.07
cpu_17: 41.58
cpu_18: 0.07
cpu_19: 68.73
cpu_20: 0.07
cpu_21: 51.10
cpu_22: 0.07
cpu_23: 54.49
cpu_24: 0.07
cpu_25: 51.83
cpu_26: 0.13
cpu_27: 62.01
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 0
enp4s0f0_tx_bytes_phy: 4654592378
enp4s0f1_tx_bytes_phy: 4883822071
Total_tx_bytes_phy: 9538414449
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 0
enp4s0f0_tx_packets: 564159
enp4s0f1_tx_packets: 596128
Total_tx_packets: 1160287
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 0
enp4s0f0_rx_bytes: 6592517614
enp4s0f1_rx_bytes: 6383818734
Total_rx_bytes: 12976336348
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 0
enp4s0f0_rx_bytes_phy: 6636211462
enp4s0f1_rx_bytes_phy: 6409181318
Total_rx_bytes_phy: 13045392780
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 0
enp4s0f0_tx_packets_phy: 566448
enp4s0f1_tx_packets_phy: 658693
Total_tx_packets_phy: 1225141
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 0
enp4s0f0_rx_packets_phy: 800378
enp4s0f1_rx_packets_phy: 777464
Total_rx_packets_phy: 1577842
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 0
enp4s0f0_rx_packets: 800386
enp4s0f1_rx_packets: 777464
Total_rx_packets: 1577850
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 0
enp4s0f0_tx_bytes: 4652170484
enp4s0f1_tx_bytes: 4877525159
Total_tx_bytes: 9529695643


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.83        Core1: 38.87        
Core2: 25.42        Core3: 41.99        
Core4: 25.88        Core5: 34.42        
Core6: 14.00        Core7: 35.59        
Core8: 22.09        Core9: 34.73        
Core10: 23.67        Core11: 34.21        
Core12: 24.13        Core13: 37.01        
Core14: 24.81        Core15: 40.40        
Core16: 25.05        Core17: 35.21        
Core18: 25.10        Core19: 30.69        
Core20: 24.83        Core21: 34.19        
Core22: 24.77        Core23: 30.03        
Core24: 28.43        Core25: 34.49        
Core26: 26.78        Core27: 41.46        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.82
Socket1: 36.88
DDR read Latency(ns)
Socket0: 39094.27
Socket1: 209.30


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.13        Core1: 39.53        
Core2: 27.15        Core3: 41.41        
Core4: 28.93        Core5: 35.54        
Core6: 28.82        Core7: 36.38        
Core8: 26.50        Core9: 34.97        
Core10: 24.98        Core11: 34.59        
Core12: 25.14        Core13: 38.23        
Core14: 24.32        Core15: 39.63        
Core16: 24.03        Core17: 36.00        
Core18: 25.71        Core19: 31.64        
Core20: 24.10        Core21: 35.89        
Core22: 24.92        Core23: 31.11        
Core24: 25.85        Core25: 36.90        
Core26: 26.00        Core27: 44.26        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.87
Socket1: 37.78
DDR read Latency(ns)
Socket0: 39623.58
Socket1: 206.51


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.77        Core1: 39.24        
Core2: 26.50        Core3: 42.02        
Core4: 27.98        Core5: 33.52        
Core6: 28.10        Core7: 37.04        
Core8: 27.99        Core9: 34.95        
Core10: 25.43        Core11: 35.59        
Core12: 25.08        Core13: 36.19        
Core14: 24.06        Core15: 43.38        
Core16: 27.05        Core17: 36.75        
Core18: 28.47        Core19: 30.81        
Core20: 26.97        Core21: 34.92        
Core22: 27.28        Core23: 30.11        
Core24: 26.97        Core25: 33.92        
Core26: 26.17        Core27: 43.08        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.42
Socket1: 37.33
DDR read Latency(ns)
Socket0: 39338.51
Socket1: 207.25


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.60        Core1: 37.18        
Core2: 25.82        Core3: 41.50        
Core4: 27.54        Core5: 33.19        
Core6: 25.86        Core7: 34.98        
Core8: 26.32        Core9: 35.50        
Core10: 24.67        Core11: 33.57        
Core12: 24.66        Core13: 35.66        
Core14: 24.27        Core15: 38.02        
Core16: 24.92        Core17: 35.14        
Core18: 27.20        Core19: 30.22        
Core20: 25.01        Core21: 33.29        
Core22: 26.18        Core23: 29.39        
Core24: 27.47        Core25: 33.03        
Core26: 24.75        Core27: 39.93        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.63
Socket1: 35.74
DDR read Latency(ns)
Socket0: 37838.50
Socket1: 213.22
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0

Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 18322
Program exited with status 0
----------------------------------------------------------------------------------------------
Cleaning upTime elapsed: 6005 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14414613810; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14414618334; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7207372202; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7207372202; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7207377160; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7207377160; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7207381726; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7207381726; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7207385986; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7207385986; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6005068916; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4551317; Consumed Joules: 277.79; Watts: 46.26; Thermal headroom below TjMax: 60
S0; Consumed DRAM energy units: 2359669; Consumed DRAM Joules: 36.10; DRAM Watts: 6.01
S1P0; QPIClocks: 14412008874; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14412011834; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7206089586; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7206089586; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7206090266; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7206090266; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7206090202; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7206090202; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7206090262; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7206090262; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6005109631; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 8097761; Consumed Joules: 494.25; Watts: 82.31; Thermal headroom below TjMax: 48
S1; Consumed DRAM energy units: 6496866; Consumed DRAM Joules: 99.40; DRAM Watts: 16.55
----------------------------------------------------------------------------------------------

 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 4863
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.49   0.01    0.60     249 K    927 K    0.73    0.08    0.01    0.02     5936        0        9     69
   1    1     0.16   0.14   1.18    1.20     167 M    198 M    0.16    0.21    0.10    0.12     5656    17949       66     52
   2    0     0.00   0.43   0.00    0.60      14 K     84 K    0.83    0.10    0.00    0.02      280        0        0     67
   3    1     0.24   0.21   1.16    1.20     173 M    206 M    0.16    0.18    0.07    0.09     2296    10734      164     52
   4    0     0.00   0.38   0.00    0.61    8574       51 K    0.83    0.09    0.00    0.02     1736        0        0     69
   5    1     0.52   0.44   1.20    1.20     116 M    154 M    0.25    0.24    0.02    0.03     4312    10385      205     52
   6    0     0.00   0.37   0.00    0.60    4950       43 K    0.89    0.09    0.00    0.02     1512        0        0     68
   7    1     0.10   0.26   0.37    0.86      52 M     62 M    0.16    0.22    0.05    0.06     1680     8765       49     53
   8    0     0.00   0.37   0.00    0.60    5785       39 K    0.85    0.09    0.00    0.02      672        0        0     67
   9    1     0.11   0.80   0.14    0.60    5420 K   8501 K    0.36    0.34    0.00    0.01      112      352      118     54
  10    0     0.00   0.39   0.00    0.60    8750       51 K    0.83    0.12    0.00    0.02     3360        0        0     67
  11    1     0.23   0.29   0.77    1.20     114 M    141 M    0.19    0.22    0.05    0.06     3248    14523       45     51
  12    0     0.00   0.44   0.00    0.60    7262       42 K    0.83    0.14    0.00    0.02     1512        0        0     68
  13    1     0.19   0.23   0.80    1.19     145 M    174 M    0.17    0.19    0.08    0.09     1344     7233       33     51
  14    0     0.00   0.38   0.00    0.60    6767       49 K    0.86    0.13    0.00    0.02      336        0        0     68
  15    1     0.10   0.19   0.50    1.03     110 M    126 M    0.13    0.18    0.11    0.13     2632    14163       86     52
  16    0     0.00   0.41   0.00    0.60    6164       43 K    0.86    0.13    0.00    0.02      336        0        0     68
  17    1     0.05   0.13   0.39    0.89      67 M     77 M    0.13    0.22    0.13    0.15     1288    10470      190     53
  18    0     0.00   0.38   0.00    0.60    6732       45 K    0.85    0.09    0.00    0.02      168        0        1     69
  19    1     0.23   0.27   0.86    1.20      79 M    100 M    0.21    0.28    0.03    0.04     2184    13013       35     53
  20    0     0.00   0.61   0.00    0.60      29 K     78 K    0.62    0.12    0.01    0.01     1008        1        0     69
  21    1     0.14   0.21   0.66    1.17      68 M     83 M    0.18    0.24    0.05    0.06     1568    11354       65     53
  22    0     0.00   0.38   0.00    0.60    4923       47 K    0.90    0.09    0.00    0.02      560        0        0     69
  23    1     0.10   0.15   0.68    1.20      72 M     88 M    0.18    0.25    0.07    0.09     4032    13614       73     53
  24    0     0.00   0.36   0.00    0.60    6478       45 K    0.86    0.08    0.00    0.02      280        0        0     70
  25    1     0.15   0.23   0.66    1.19      69 M     84 M    0.17    0.23    0.05    0.06     3640    12414       29     53
  26    0     0.00   0.39   0.00    0.60    8826       71 K    0.88    0.09    0.00    0.02      952        0        0     69
  27    1     0.16   0.21   0.78    1.20     129 M    153 M    0.15    0.17    0.08    0.09     3304    15410       89     54
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.45   0.00    0.60     369 K   1620 K    0.77    0.09    0.00    0.02    18648        1       10     60
 SKT    1     0.18   0.24   0.73    1.14    1372 M   1660 M    0.17    0.21    0.06    0.07    37296   160379     1247     48
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.09   0.24   0.36    1.14    1373 M   1662 M    0.17    0.21    0.06    0.07     N/A     N/A     N/A      N/A

 Instructions retired:   24 G ; Active cycles:  101 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 31.91 %

 C1 core residency: 17.70 %; C3 core residency: 0.31 %; C6 core residency: 50.07 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.24 => corresponds to 6.12 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.09 => corresponds to 2.22 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       56 G     56 G   |   59%    58%   
 SKT    1       44 G     44 G   |   46%    46%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  202 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     1.52     0.53     232.36      30.14         156.23
 SKT   1    160.14    112.63     414.88      82.87         156.17
---------------------------------------------------------------------------------------------------------------
       *    161.66    113.15     647.24     113.01         156.15
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_bi_s1_nR_p2/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 4946
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    75.25 --||-- Mem Ch  0: Reads (MB/s):  8112.75 --|
|--            Writes(MB/s):    23.92 --||--            Writes(MB/s):  5691.15 --|
|-- Mem Ch  1: Reads (MB/s):    75.18 --||-- Mem Ch  1: Reads (MB/s):  8117.74 --|
|--            Writes(MB/s):    27.91 --||--            Writes(MB/s):  5695.90 --|
|-- Mem Ch  2: Reads (MB/s):    73.06 --||-- Mem Ch  2: Reads (MB/s):  8122.31 --|
|--            Writes(MB/s):    23.64 --||--            Writes(MB/s):  5691.92 --|
|-- Mem Ch  3: Reads (MB/s):    75.05 --||-- Mem Ch  3: Reads (MB/s):  8128.18 --|
|--            Writes(MB/s):    27.69 --||--            Writes(MB/s):  5696.21 --|
|-- NODE 0 Mem Read (MB/s) :   298.53 --||-- NODE 1 Mem Read (MB/s) : 32480.98 --|
|-- NODE 0 Mem Write(MB/s) :   103.17 --||-- NODE 1 Mem Write(MB/s) : 22775.18 --|
|-- NODE 0 P. Write (T/s):     124375 --||-- NODE 1 P. Write (T/s):     343744 --|
|-- NODE 0 Memory (MB/s):      401.70 --||-- NODE 1 Memory (MB/s):    55256.16 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      32779.51                --|
            |--                System Write Throughput(MB/s):      22878.35                --|
            |--               System Memory Throughput(MB/s):      55657.86                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 4a1b
Program exited with status 0
Cleaning upSkt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     147 M       821 K  1179 K   477 K    211 M     0       0  
 1       0           0      47 M   421 M    504       0    1232 K
-----------------------------------------------------------------------
 *     147 M       821 K    48 M   422 M    211 M     0    1232 K


 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.90        Core1: 38.03        
Core2: 29.82        Core3: 41.74        
Core4: 25.97        Core5: 39.75        
Core6: 30.57        Core7: 35.09        
Core8: 25.46        Core9: 27.83        
Core10: 25.76        Core11: 44.87        
Core12: 25.23        Core13: 46.92        
Core14: 27.49        Core15: 35.38        
Core16: 25.19        Core17: 33.44        
Core18: 27.11        Core19: 32.51        
Core20: 25.28        Core21: 35.74        
Core22: 27.28        Core23: 32.95        
Core24: 28.76        Core25: 34.69        
Core26: 27.63        Core27: 46.70        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.56
Socket1: 39.75
DDR read Latency(ns)
Socket0: 39784.67
Socket1: 203.73


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.69        Core1: 37.83        
Core2: 26.79        Core3: 40.90        
Core4: 27.29        Core5: 39.53        
Core6: 27.13        Core7: 35.20        
Core8: 26.28        Core9: 30.15        
Core10: 26.85        Core11: 44.58        
Core12: 24.72        Core13: 46.31        
Core14: 26.76        Core15: 36.03        
Core16: 24.74        Core17: 32.08        
Core18: 26.30        Core19: 32.53        
Core20: 26.66        Core21: 36.58        
Core22: 25.92        Core23: 32.43        
Core24: 27.01        Core25: 34.62        
Core26: 29.78        Core27: 45.79        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.23
Socket1: 39.42
DDR read Latency(ns)
Socket0: 39882.71
Socket1: 206.14
irq_total: 268997.884800447
cpu_total: 28.51
cpu_0: 1.00
cpu_1: 95.14
cpu_2: 0.07
cpu_3: 84.36
cpu_4: 0.07
cpu_5: 98.60
cpu_6: 0.07
cpu_7: 42.25
cpu_8: 0.07
cpu_9: 11.18
cpu_10: 0.07
cpu_11: 55.69
cpu_12: 0.07
cpu_13: 56.15
cpu_14: 0.00
cpu_15: 50.23
cpu_16: 0.07
cpu_17: 42.91
cpu_18: 0.07
cpu_19: 52.63
cpu_20: 0.07
cpu_21: 46.91
cpu_22: 0.13
cpu_23: 53.76
cpu_24: 0.07
cpu_25: 44.64
cpu_26: 0.20
cpu_27: 62.08
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 0
enp4s0f0_tx_bytes: 4596365169
enp4s0f1_tx_bytes: 4771881507
Total_tx_bytes: 9368246676
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 0
enp4s0f0_rx_bytes_phy: 6564682468
enp4s0f1_rx_bytes_phy: 6825070264
Total_rx_bytes_phy: 13389752732
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 0
enp4s0f0_tx_bytes_phy: 4598561596
enp4s0f1_tx_bytes_phy: 4778002240
Total_tx_bytes_phy: 9376563836
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 0
enp4s0f0_tx_packets: 545831
enp4s0f1_tx_packets: 544266
Total_tx_packets: 1090097
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 0
enp4s0f0_tx_packets_phy: 546016
enp4s0f1_tx_packets_phy: 605263
Total_tx_packets_phy: 1151279
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 0
enp4s0f0_rx_bytes: 6521322244
enp4s0f1_rx_bytes: 6779657273
Total_rx_bytes: 13300979517
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 0
enp4s0f0_rx_packets_phy: 779565
enp4s0f1_rx_packets_phy: 796111
Total_rx_packets_phy: 1575676
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 0
enp4s0f0_rx_packets: 779559
enp4s0f1_rx_packets: 796090
Total_rx_packets: 1575649


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.44        Core1: 38.76        
Core2: 26.95        Core3: 42.30        
Core4: 27.74        Core5: 39.45        
Core6: 26.54        Core7: 34.62        
Core8: 25.85        Core9: 31.63        
Core10: 29.27        Core11: 46.19        
Core12: 25.96        Core13: 47.01        
Core14: 21.15        Core15: 36.77        
Core16: 26.37        Core17: 33.63        
Core18: 26.12        Core19: 33.43        
Core20: 21.70        Core21: 36.05        
Core22: 12.16        Core23: 32.99        
Core24: 21.28        Core25: 34.17        
Core26: 18.87        Core27: 47.24        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.06
Socket1: 40.20
DDR read Latency(ns)
Socket0: 40064.05
Socket1: 205.71


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.05        Core1: 38.59        
Core2: 28.02        Core3: 40.88        
Core4: 26.73        Core5: 38.82        
Core6: 26.01        Core7: 34.65        
Core8: 26.14        Core9: 28.76        
Core10: 25.46        Core11: 46.20        
Core12: 28.18        Core13: 44.81        
Core14: 26.47        Core15: 36.11        
Core16: 25.05        Core17: 32.32        
Core18: 26.91        Core19: 33.43        
Core20: 26.57        Core21: 35.92        
Core22: 26.16        Core23: 32.25        
Core24: 25.96        Core25: 35.37        
Core26: 28.06        Core27: 46.80        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.94
Socket1: 39.59
DDR read Latency(ns)
Socket0: 40607.21
Socket1: 206.78


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.37        Core1: 38.55        
Core2: 25.82        Core3: 41.46        
Core4: 28.88        Core5: 39.61        
Core6: 26.47        Core7: 34.96        
Core8: 26.13        Core9: 31.79        
Core10: 26.74        Core11: 46.31        
Core12: 25.40        Core13: 46.49        
Core14: 27.55        Core15: 36.90        
Core16: 25.21        Core17: 34.24        
Core18: 26.16        Core19: 32.86        
Core20: 26.39        Core21: 37.77        
Core22: 27.43        Core23: 32.99        
Core24: 28.39        Core25: 33.80        
Core26: 27.68        Core27: 47.20        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.27
Socket1: 40.12
DDR read Latency(ns)
Socket0: 40397.96
Socket1: 206.18


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.59        Core1: 37.60        
Core2: 26.42        Core3: 41.75        
Core4: 27.38        Core5: 39.74        
Core6: 27.23        Core7: 34.91        
Core8: 26.50        Core9: 28.24        
Core10: 25.87        Core11: 43.71        
Core12: 24.61        Core13: 46.38        
Core14: 24.89        Core15: 36.21        
Core16: 25.08        Core17: 33.33        
Core18: 26.33        Core19: 32.57        
Core20: 26.94        Core21: 36.12        
Core22: 26.05        Core23: 32.85        
Core24: 26.92        Core25: 34.32        
Core26: 27.01        Core27: 45.75        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.41
Socket1: 39.52
DDR read Latency(ns)
Socket0: 40026.80
Socket1: 205.42
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 

Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 19387
Program exited with status 0
----------------------------------------------------------------------------------------------
Cleaning upTime elapsed: 6005 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14412634926; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14412639986; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7206383514; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7206383514; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7206388397; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7206388397; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7206393033; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7206393033; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7206397185; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7206397185; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6005371132; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4566678; Consumed Joules: 278.73; Watts: 46.42; Thermal headroom below TjMax: 60
S0; Consumed DRAM energy units: 2353620; Consumed DRAM Joules: 36.01; DRAM Watts: 6.00
S1P0; QPIClocks: 14412739822; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14412741854; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7206452752; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7206452752; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7206452809; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7206452809; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7206452651; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7206452651; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7206452032; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7206452032; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6005384494; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 7893223; Consumed Joules: 481.76; Watts: 80.23; Thermal headroom below TjMax: 48
S1; Consumed DRAM energy units: 6510058; Consumed DRAM Joules: 99.60; DRAM Watts: 16.59
----------------------------------------------------------------------------------------------

 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 4c8c
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.46   0.01    0.60     278 K   1003 K    0.72    0.08    0.01    0.02     9968        2        9     69
   1    1     0.24   0.21   1.16    1.20     144 M    176 M    0.19    0.23    0.06    0.07     4872    25647      137     53
   2    0     0.00   0.41   0.00    0.60      22 K    117 K    0.81    0.09    0.00    0.02      504        1        0     67
   3    1     0.18   0.17   1.03    1.20     148 M    175 M    0.15    0.19    0.08    0.10     5152    17661      150     52
   4    0     0.00   0.40   0.00    0.60      16 K    105 K    0.84    0.09    0.00    0.02     1064        0        0     69
   5    1     0.25   0.21   1.18    1.20     154 M    185 M    0.17    0.21    0.06    0.08     5376    24540      369     53
   6    0     0.00   0.63   0.00    0.60      34 K     90 K    0.62    0.19    0.01    0.01     3920        2        1     68
   7    1     0.06   0.14   0.40    0.91      63 M     74 M    0.15    0.23    0.11    0.13       56    12159      110     54
   8    0     0.00   0.39   0.00    0.60    8229       50 K    0.84    0.11    0.00    0.02      448        0        0     67
   9    1     0.09   0.75   0.12    0.61    3255 K   5234 K    0.38    0.40    0.00    0.01      336      194      138     54
  10    0     0.00   0.38   0.00    0.60    5734       42 K    0.86    0.13    0.00    0.02      672        0        1     66
  11    1     0.11   0.16   0.69    1.19     118 M    139 M    0.15    0.16    0.11    0.12     1960    10860       31     52
  12    0     0.00   0.40   0.00    0.60    7325       50 K    0.85    0.16    0.00    0.02      224        0        0     68
  13    1     0.06   0.09   0.69    1.20     134 M    154 M    0.13    0.14    0.22    0.26     2688    12060       39     52
  14    0     0.00   0.37   0.00    0.60    5998       42 K    0.86    0.16    0.00    0.02      448        0        0     68
  15    1     0.20   0.31   0.64    1.16      92 M    112 M    0.18    0.23    0.05    0.06      952     5526      281     52
  16    0     0.00   0.38   0.00    0.60    6031       43 K    0.86    0.13    0.00    0.02      616        0        0     68
  17    1     0.05   0.13   0.38    0.87      65 M     76 M    0.13    0.23    0.14    0.16     6440    12164      165     53
  18    0     0.00   0.39   0.00    0.60    6040       42 K    0.86    0.11    0.00    0.02       56        0        0     69
  19    1     0.12   0.18   0.67    1.20      71 M     85 M    0.17    0.24    0.06    0.07     1008    13950       61     54
  20    0     0.00   0.36   0.00    0.60    3872       39 K    0.90    0.10    0.00    0.02      112        0        0     69
  21    1     0.18   0.35   0.52    1.04      54 M     66 M    0.18    0.23    0.03    0.04      840     9437      355     54
  22    0     0.00   0.38   0.00    0.60    4845       43 K    0.89    0.10    0.00    0.02       56        0        0     69
  23    1     0.11   0.17   0.67    1.20      73 M     88 M    0.16    0.24    0.06    0.08     3584    14513      182     54
  24    0     0.00   0.34   0.00    0.60    3220       38 K    0.92    0.09    0.00    0.02      392        0        0     70
  25    1     0.09   0.20   0.43    0.94      58 M     69 M    0.15    0.24    0.07    0.08      840    11387       20     54
  26    0     0.00   0.39   0.00    0.60    7785       46 K    0.83    0.09    0.00    0.02     3920        0        0     69
  27    1     0.12   0.15   0.76    1.20     141 M    160 M    0.12    0.15    0.12    0.14     1680     6572       28     55
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.44   0.00    0.60     410 K   1757 K    0.77    0.10    0.01    0.02    22400        5       10     60
 SKT    1     0.13   0.20   0.67    1.13    1326 M   1570 M    0.16    0.20    0.07    0.08    35784   176670     2066     48
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.07   0.20   0.33    1.12    1326 M   1572 M    0.16    0.20    0.07    0.08     N/A     N/A     N/A      N/A

 Instructions retired:   18 G ; Active cycles:   93 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 29.81 %

 C1 core residency: 18.19 %; C3 core residency: 1.42 %; C6 core residency: 50.59 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.20 => corresponds to 4.96 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.07 => corresponds to 1.66 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       58 G     58 G   |   61%    60%   
 SKT    1       44 G     44 G   |   46%    46%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  207 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     1.49     0.51     233.38      30.04         158.84
 SKT   1    162.52    113.89     404.98      83.14         164.10
---------------------------------------------------------------------------------------------------------------
       *    164.01    114.40     638.36     113.18         164.07
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_bi_s1_nR_p2/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 4d70
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    74.55 --||-- Mem Ch  0: Reads (MB/s):  8162.69 --|
|--            Writes(MB/s):    22.84 --||--            Writes(MB/s):  5719.58 --|
|-- Mem Ch  1: Reads (MB/s):    72.96 --||-- Mem Ch  1: Reads (MB/s):  8167.00 --|
|--            Writes(MB/s):    26.86 --||--            Writes(MB/s):  5723.45 --|
|-- Mem Ch  2: Reads (MB/s):    71.07 --||-- Mem Ch  2: Reads (MB/s):  8170.46 --|
|--            Writes(MB/s):    22.53 --||--            Writes(MB/s):  5719.78 --|
|-- Mem Ch  3: Reads (MB/s):    73.99 --||-- Mem Ch  3: Reads (MB/s):  8175.46 --|
|--            Writes(MB/s):    26.82 --||--            Writes(MB/s):  5724.66 --|
|-- NODE 0 Mem Read (MB/s) :   292.56 --||-- NODE 1 Mem Read (MB/s) : 32675.61 --|
|-- NODE 0 Mem Write(MB/s) :    99.04 --||-- NODE 1 Mem Write(MB/s) : 22887.46 --|
|-- NODE 0 P. Write (T/s):     124340 --||-- NODE 1 P. Write (T/s):     350343 --|
|-- NODE 0 Memory (MB/s):      391.60 --||-- NODE 1 Memory (MB/s):    55563.07 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      32968.17                --|
            |--                System Write Throughput(MB/s):      22986.51                --|
            |--               System Memory Throughput(MB/s):      55954.68                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 4e46
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     145 M       615 K  1234 K   587 K    212 M     0      72  
 1       0           0      42 M   417 M    252       0    1180 K
-----------------------------------------------------------------------
 *     145 M       615 K    44 M   418 M    212 M     0    1180 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
Trying to use Linux perf events...

 This utility measures Latency information

Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.50        Core1: 41.56        
Core2: 27.26        Core3: 42.15        
Core4: 27.11        Core5: 40.71        
Core6: 28.30        Core7: 35.07        
Core8: 26.15        Core9: 34.94        
Core10: 24.13        Core11: 45.61        
Core12: 25.24        Core13: 45.25        
Core14: 26.49        Core15: 45.08        
Core16: 25.74        Core17: 37.76        
Core18: 27.24        Core19: 33.71        
Core20: 27.52        Core21: 35.00        
Core22: 26.52        Core23: 32.88        
Core24: 27.12        Core25: 37.16        
Core26: 28.55        Core27: 45.19        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.59
Socket1: 40.83
DDR read Latency(ns)
Socket0: 40792.83
Socket1: 198.72


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.30        Core1: 41.63        
Core2: 27.89        Core3: 42.32        
Core4: 30.58        Core5: 40.61        
Core6: 27.02        Core7: 35.06        
Core8: 26.82        Core9: 36.63        
Core10: 24.82        Core11: 46.64        
Core12: 24.92        Core13: 45.18        
Core14: 24.03        Core15: 44.90        
Core16: 24.27        Core17: 36.52        
Core18: 28.53        Core19: 33.68        
Core20: 29.77        Core21: 33.71        
Core22: 26.62        Core23: 32.57        
Core24: 27.19        Core25: 36.79        
Core26: 28.64        Core27: 45.44        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.62
Socket1: 40.75
DDR read Latency(ns)
Socket0: 41594.31
Socket1: 200.59
irq_total: 258766.105723924
cpu_total: 28.93
cpu_0: 1.00
cpu_1: 90.69
cpu_2: 0.13
cpu_3: 87.63
cpu_4: 0.13
cpu_5: 95.28
cpu_6: 0.13
cpu_7: 52.66
cpu_8: 0.07
cpu_9: 13.36
cpu_10: 0.13
cpu_11: 49.07
cpu_12: 0.07
cpu_13: 48.34
cpu_14: 0.13
cpu_15: 48.74
cpu_16: 0.13
cpu_17: 41.95
cpu_18: 0.07
cpu_19: 58.44
cpu_20: 0.13
cpu_21: 47.27
cpu_22: 0.13
cpu_23: 73.40
cpu_24: 0.07
cpu_25: 48.07
cpu_26: 0.20
cpu_27: 52.66
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 0
enp4s0f0_tx_packets_phy: 525980
enp4s0f1_tx_packets_phy: 610523
Total_tx_packets_phy: 1136503
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 0
enp4s0f0_tx_bytes_phy: 4546534237
enp4s0f1_tx_bytes_phy: 4697731913
Total_tx_bytes_phy: 9244266150
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 0
enp4s0f0_rx_bytes: 6620277016
enp4s0f1_rx_bytes: 6734924195
Total_rx_bytes: 13355201211
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 0
enp4s0f0_rx_packets: 802774
enp4s0f1_rx_packets: 804464
Total_rx_packets: 1607238
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 0
enp4s0f0_tx_packets: 525581
enp4s0f1_tx_packets: 549535
Total_tx_packets: 1075116
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 0
enp4s0f0_tx_bytes: 4544440775
enp4s0f1_tx_bytes: 4691609757
Total_tx_bytes: 9236050532
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 0
enp4s0f0_rx_bytes_phy: 6663613990
enp4s0f1_rx_bytes_phy: 6780214236
Total_rx_bytes_phy: 13443828226
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 0
enp4s0f0_rx_packets_phy: 802760
enp4s0f1_rx_packets_phy: 804468
Total_rx_packets_phy: 1607228


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.06        Core1: 40.93        
Core2: 22.75        Core3: 41.54        
Core4: 26.09        Core5: 40.59        
Core6: 19.05        Core7: 34.31        
Core8: 23.19        Core9: 34.93        
Core10: 23.12        Core11: 41.37        
Core12: 24.87        Core13: 45.35        
Core14: 24.34        Core15: 47.18        
Core16: 24.71        Core17: 36.89        
Core18: 26.08        Core19: 33.60        
Core20: 23.28        Core21: 34.79        
Core22: 15.66        Core23: 32.64        
Core24: 26.78        Core25: 37.05        
Core26: 28.52        Core27: 45.32        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.15
Socket1: 40.41
DDR read Latency(ns)
Socket0: 40293.10
Socket1: 201.81


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.84        Core1: 41.65        
Core2: 28.44        Core3: 41.57        
Core4: 28.03        Core5: 40.69        
Core6: 27.85        Core7: 36.01        
Core8: 29.04        Core9: 36.48        
Core10: 23.23        Core11: 45.35        
Core12: 23.74        Core13: 45.77        
Core14: 24.28        Core15: 46.51        
Core16: 25.67        Core17: 37.21        
Core18: 26.65        Core19: 33.91        
Core20: 26.62        Core21: 34.91        
Core22: 30.67        Core23: 33.03        
Core24: 26.14        Core25: 36.95        
Core26: 29.25        Core27: 44.91        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.26
Socket1: 40.94
DDR read Latency(ns)
Socket0: 41813.97
Socket1: 201.04


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.10        Core1: 41.07        
Core2: 27.91        Core3: 41.30        
Core4: 28.93        Core5: 41.17        
Core6: 27.64        Core7: 36.06        
Core8: 28.15        Core9: 32.55        
Core10: 25.34        Core11: 46.31        
Core12: 25.46        Core13: 45.96        
Core14: 25.49        Core15: 46.85        
Core16: 24.99        Core17: 37.74        
Core18: 27.25        Core19: 34.17        
Core20: 27.39        Core21: 33.93        
Core22: 26.54        Core23: 32.94        
Core24: 28.06        Core25: 36.90        
Core26: 27.93        Core27: 45.98        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.57
Socket1: 41.03
DDR read Latency(ns)
Socket0: 41285.44
Socket1: 200.81


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.66        Core1: 40.88        
Core2: 25.33        Core3: 41.11        
Core4: 26.32        Core5: 39.49        
Core6: 27.79        Core7: 34.54        
Core8: 28.68        Core9: 34.91        
Core10: 23.55        Core11: 40.92        
Core12: 24.12        Core13: 45.04        
Core14: 25.78        Core15: 46.79        
Core16: 24.05        Core17: 36.39        
Core18: 27.13        Core19: 33.79        
Core20: 25.69        Core21: 32.64        
Core22: 26.18        Core23: 32.70        
Core24: 27.45        Core25: 36.85        
Core26: 27.93        Core27: 44.39        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.85
Socket1: 39.88
DDR read Latency(ns)
Socket0: 41389.89
Socket1: 205.87
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every 
-1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 20454
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6004 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14410238882; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14410242538; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7205183323; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7205183323; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7205188479; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7205188479; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7205192777; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7205192777; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7205196960; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7205196960; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6004371313; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4572363; Consumed Joules: 279.07; Watts: 46.48; Thermal headroom below TjMax: 60
S0; Consumed DRAM energy units: 2356202; Consumed DRAM Joules: 36.05; DRAM Watts: 6.00
S1P0; QPIClocks: 14410346454; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14410348242; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7205255700; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7205255700; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7205255599; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7205255599; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7205255470; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7205255470; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7205255643; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7205255643; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6004394657; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 7955733; Consumed Joules: 485.58; Watts: 80.88; Thermal headroom below TjMax: 48
S1; Consumed DRAM energy units: 6533811; Consumed DRAM Joules: 99.97; DRAM Watts: 16.65
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 50b7
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.45   0.01    0.62     260 K    882 K    0.70    0.08    0.01    0.02     9240        0        9     69
   1    1     0.19   0.17   1.11    1.20     150 M    178 M    0.16    0.20    0.08    0.10     5040    25998       77     53
   2    0     0.00   0.64   0.00    0.60      16 K     62 K    0.74    0.14    0.00    0.01     1848        0        1     68
   3    1     0.08   0.08   1.05    1.20     197 M    225 M    0.12    0.15    0.24    0.27     4872    29133       33     52
   4    0     0.00   0.36   0.00    0.60    6024       40 K    0.85    0.10    0.00    0.02      672        0        0     68
   5    1     0.18   0.16   1.15    1.20     156 M    186 M    0.16    0.21    0.08    0.10     4368    19879      238     53
   6    0     0.00   0.54   0.00    0.60      24 K     69 K    0.65    0.40    0.00    0.01     3528        4        0     68
   7    1     0.17   0.25   0.68    1.19      69 M     85 M    0.18    0.23    0.04    0.05     1120    12924      215     53
   8    0     0.00   0.36   0.00    0.60    6116       37 K    0.84    0.11    0.00    0.02      336        0        0     67
   9    1     0.09   0.80   0.12    0.60    4143 K   6566 K    0.37    0.30    0.00    0.01       56      221      199     54
  10    0     0.00   0.37   0.00    0.60    6611       50 K    0.87    0.13    0.00    0.02      560        0        0     66
  11    1     0.12   0.20   0.58    1.11      98 M    115 M    0.15    0.17    0.08    0.10     2800    13102       39     52
  12    0     0.00   0.44   0.00    0.60    7178       51 K    0.86    0.18    0.00    0.02      336        0        0     68
  13    1     0.06   0.11   0.51    1.03     116 M    132 M    0.12    0.15    0.20    0.23      392    11777       64     52
  14    0     0.00   0.39   0.00    0.60    7592       48 K    0.84    0.16    0.00    0.02      112        0        0     68
  15    1     0.10   0.17   0.58    1.12      99 M    117 M    0.15    0.16    0.10    0.12     1456    10035      197     52
  16    0     0.00   0.37   0.00    0.60    5800       42 K    0.86    0.16    0.00    0.02      112        0        0     68
  17    1     0.04   0.12   0.37    0.84      67 M     76 M    0.13    0.20    0.15    0.17     3080    11630      142     53
  18    0     0.00   0.38   0.00    0.60    6264       46 K    0.86    0.10    0.00    0.02       56        0        0     69
  19    1     0.16   0.22   0.73    1.20      74 M     90 M    0.18    0.24    0.05    0.05     3248    14470       77     54
  20    0     0.00   0.37   0.00    0.60    3632       39 K    0.91    0.10    0.00    0.02      280        0        0     69
  21    1     0.12   0.24   0.48    0.99      62 M     73 M    0.16    0.22    0.05    0.06     1680    12067       20     54
  22    0     0.00   0.35   0.00    0.60    3537       37 K    0.91    0.10    0.00    0.02      112        0        0     70
  23    1     0.29   0.32   0.91    1.20      81 M    101 M    0.20    0.25    0.03    0.04     3640    15668      404     53
  24    0     0.00   0.33   0.00    0.60    2303       33 K    0.93    0.10    0.00    0.02      112        0        0     70
  25    1     0.15   0.27   0.56    1.09      57 M     69 M    0.17    0.24    0.04    0.05     3696    10638       50     54
  26    0     0.00   0.34   0.00    0.60    5914       36 K    0.84    0.10    0.00    0.02     2968        0        0     68
  27    1     0.10   0.16   0.63    1.17     112 M    131 M    0.15    0.15    0.11    0.13      784    10683       30     55
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.43   0.00    0.61     361 K   1478 K    0.76    0.12    0.00    0.02    20272        4       10     60
 SKT    1     0.13   0.20   0.68    1.13    1346 M   1590 M    0.15    0.19    0.07    0.09    36232   198225     1785     48
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.07   0.20   0.34    1.12    1346 M   1591 M    0.15    0.19    0.07    0.09     N/A     N/A     N/A      N/A

 Instructions retired:   18 G ; Active cycles:   94 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 30.10 %

 C1 core residency: 18.65 %; C3 core residency: 0.64 %; C6 core residency: 50.60 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.20 => corresponds to 4.91 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.07 => corresponds to 1.66 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       58 G     58 G   |   61%    61%   
 SKT    1       44 G     44 G   |   46%    46%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  206 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     1.45     0.49     233.03      30.00         152.84
 SKT   1    163.61    114.69     406.63      83.13         165.71
---------------------------------------------------------------------------------------------------------------
       *    165.06    115.18     639.66     113.14         165.72
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_bi_s1_nR_p2/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 519b
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    83.66 --||-- Mem Ch  0: Reads (MB/s):  8154.12 --|
|--            Writes(MB/s):    30.57 --||--            Writes(MB/s):  5663.60 --|
|-- Mem Ch  1: Reads (MB/s):    80.97 --||-- Mem Ch  1: Reads (MB/s):  8160.36 --|
|--            Writes(MB/s):    34.74 --||--            Writes(MB/s):  5667.43 --|
|-- Mem Ch  2: Reads (MB/s):    78.02 --||-- Mem Ch  2: Reads (MB/s):  8164.49 --|
|--            Writes(MB/s):    30.40 --||--            Writes(MB/s):  5663.87 --|
|-- Mem Ch  3: Reads (MB/s):    80.93 --||-- Mem Ch  3: Reads (MB/s):  8168.76 --|
|--            Writes(MB/s):    34.46 --||--            Writes(MB/s):  5667.60 --|
|-- NODE 0 Mem Read (MB/s) :   323.58 --||-- NODE 1 Mem Read (MB/s) : 32647.73 --|
|-- NODE 0 Mem Write(MB/s) :   130.17 --||-- NODE 1 Mem Write(MB/s) : 22662.50 --|
|-- NODE 0 P. Write (T/s):     124355 --||-- NODE 1 P. Write (T/s):     363215 --|
|-- NODE 0 Memory (MB/s):      453.74 --||-- NODE 1 Memory (MB/s):    55310.24 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      32971.31                --|
            |--                System Write Throughput(MB/s):      22792.67                --|
            |--               System Memory Throughput(MB/s):      55763.98                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 5270
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     148 M       520 K   992 K   543 K    205 M     0     108  
 1       0           0      53 M   426 M    252       0    1310 K
-----------------------------------------------------------------------
 *     148 M       520 K    54 M   426 M    205 M     0    1311 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
Trying to use Linux perf events...

 This utility measures Latency information

Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.21        Core1: 39.87        
Core2: 27.08        Core3: 40.33        
Core4: 27.74        Core5: 40.95        
Core6: 27.40        Core7: 35.76        
Core8: 25.92        Core9: 19.73        
Core10: 28.87        Core11: 43.58        
Core12: 26.37        Core13: 39.39        
Core14: 28.72        Core15: 47.05        
Core16: 26.17        Core17: 35.29        
Core18: 26.95        Core19: 31.47        
Core20: 27.28        Core21: 37.74        
Core22: 27.59        Core23: 32.71        
Core24: 26.49        Core25: 35.88        
Core26: 25.97        Core27: 40.60        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.78
Socket1: 39.00
DDR read Latency(ns)
Socket0: 36404.16
Socket1: 203.18


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.61        Core1: 40.72        
Core2: 27.18        Core3: 39.71        
Core4: 25.82        Core5: 40.06        
Core6: 27.70        Core7: 36.29        
Core8: 26.97        Core9: 19.73        
Core10: 26.64        Core11: 43.21        
Core12: 27.31        Core13: 37.79        
Core14: 26.33        Core15: 46.08        
Core16: 28.06        Core17: 33.00        
Core18: 25.31        Core19: 31.73        
Core20: 27.67        Core21: 38.81        
Core22: 25.33        Core23: 30.78        
Core24: 26.13        Core25: 33.81        
Core26: 25.92        Core27: 44.23        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.17
Socket1: 38.57
DDR read Latency(ns)
Socket0: 36662.41
Socket1: 203.79
irq_total: 288217.430949245
cpu_total: 30.50
cpu_0: 1.00
cpu_1: 99.73
cpu_2: 0.07
cpu_3: 92.42
cpu_4: 0.07
cpu_5: 88.69
cpu_6: 0.07
cpu_7: 52.43
cpu_8: 0.07
cpu_9: 37.92
cpu_10: 0.07
cpu_11: 62.14
cpu_12: 0.00
cpu_13: 71.86
cpu_14: 0.07
cpu_15: 48.17
cpu_16: 0.00
cpu_17: 45.44
cpu_18: 0.00
cpu_19: 63.21
cpu_20: 0.07
cpu_21: 40.65
cpu_22: 0.00
cpu_23: 50.43
cpu_24: 0.07
cpu_25: 47.17
cpu_26: 0.13
cpu_27: 52.10
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 0
enp4s0f0_tx_packets_phy: 543375
enp4s0f1_tx_packets_phy: 618098
Total_tx_packets_phy: 1161473
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 0
enp4s0f0_rx_bytes_phy: 6635743754
enp4s0f1_rx_bytes_phy: 6438667475
Total_rx_bytes_phy: 13074411229
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 0
enp4s0f0_rx_bytes: 6608495197
enp4s0f1_rx_bytes: 6395383035
Total_rx_bytes: 13003878232
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 0
enp4s0f0_rx_packets: 818613
enp4s0f1_rx_packets: 783359
Total_rx_packets: 1601972
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 0
enp4s0f0_tx_packets: 542423
enp4s0f1_tx_packets: 559478
Total_tx_packets: 1101901
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 0
enp4s0f0_tx_bytes_phy: 4608244232
enp4s0f1_tx_bytes_phy: 4755878547
Total_tx_bytes_phy: 9364122779
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 0
enp4s0f0_rx_packets_phy: 818603
enp4s0f1_rx_packets_phy: 783368
Total_rx_packets_phy: 1601971
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 0
enp4s0f0_tx_bytes: 4606078533
enp4s0f1_tx_bytes: 4749961825
Total_tx_bytes: 9356040358


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 22.77        Core1: 39.68        
Core2: 25.40        Core3: 39.62        
Core4: 24.10        Core5: 40.70        
Core6: 21.96        Core7: 36.37        
Core8: 17.23        Core9: 20.42        
Core10: 23.02        Core11: 43.37        
Core12: 25.86        Core13: 38.00        
Core14: 26.36        Core15: 47.18        
Core16: 26.42        Core17: 34.03        
Core18: 25.76        Core19: 30.98        
Core20: 26.43        Core21: 37.07        
Core22: 25.87        Core23: 32.93        
Core24: 25.87        Core25: 34.96        
Core26: 26.09        Core27: 46.36        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.10
Socket1: 38.90
DDR read Latency(ns)
Socket0: 35428.11
Socket1: 204.45


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.56        Core1: 39.94        
Core2: 27.74        Core3: 40.54        
Core4: 28.05        Core5: 41.37        
Core6: 25.67        Core7: 34.32        
Core8: 27.33        Core9: 18.47        
Core10: 28.49        Core11: 42.89        
Core12: 27.99        Core13: 41.25        
Core14: 26.49        Core15: 46.90        
Core16: 27.76        Core17: 35.16        
Core18: 27.80        Core19: 31.47        
Core20: 27.57        Core21: 35.12        
Core22: 27.25        Core23: 32.72        
Core24: 27.41        Core25: 34.95        
Core26: 26.09        Core27: 45.42        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.66
Socket1: 39.27
DDR read Latency(ns)
Socket0: 37012.97
Socket1: 201.13


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.52        Core1: 39.43        
Core2: 30.59        Core3: 40.32        
Core4: 29.14        Core5: 40.93        
Core6: 26.97        Core7: 36.10        
Core8: 27.14        Core9: 20.86        
Core10: 27.94        Core11: 44.04        
Core12: 25.62        Core13: 39.19        
Core14: 27.30        Core15: 47.62        
Core16: 25.93        Core17: 35.76        
Core18: 26.90        Core19: 30.90        
Core20: 26.79        Core21: 36.33        
Core22: 25.62        Core23: 33.07        
Core24: 27.39        Core25: 36.56        
Core26: 26.04        Core27: 44.29        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.55
Socket1: 39.27
DDR read Latency(ns)
Socket0: 36795.56
Socket1: 205.40


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.89        Core1: 39.98        
Core2: 26.51        Core3: 40.77        
Core4: 25.98        Core5: 40.80        
Core6: 24.74        Core7: 34.77        
Core8: 26.59        Core9: 19.89        
Core10: 26.89        Core11: 43.56        
Core12: 25.67        Core13: 38.89        
Core14: 26.77        Core15: 47.35        
Core16: 25.31        Core17: 35.75        
Core18: 25.57        Core19: 31.66        
Core20: 25.34        Core21: 36.02        
Core22: 26.27        Core23: 32.67        
Core24: 27.73        Core25: 36.68        
Core26: 25.74        Core27: 38.29        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.52
Socket1: 38.78
DDR read Latency(ns)
Socket0: 36475.96
Socket1: 204.35
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.



MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 21519
Program exited with status 0
----------------------------------------------------------------------------------------------
Cleaning upTime elapsed: 6006 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14415384298; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14415389062; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7207757549; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7207757549; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7207762081; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7207762081; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7207767217; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7207767217; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7207771028; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7207771028; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6006515170; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4557525; Consumed Joules: 278.17; Watts: 46.32; Thermal headroom below TjMax: 60
S0; Consumed DRAM energy units: 2363751; Consumed DRAM Joules: 36.17; DRAM Watts: 6.02
S1P0; QPIClocks: 14415482662; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14415485218; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7207828734; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7207828734; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7207828416; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7207828416; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7207828496; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7207828496; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7207827989; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7207827989; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6006539353; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 8009574; Consumed Joules: 488.87; Watts: 81.40; Thermal headroom below TjMax: 48
S1; Consumed DRAM energy units: 6498266; Consumed DRAM Joules: 99.42; DRAM Watts: 16.55
----------------------------------------------------------------------------------------------

 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 54e0
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.48   0.01    0.60     296 K    935 K    0.68    0.09    0.01    0.02     8904        0        9     69
   1    1     0.19   0.16   1.20    1.20     163 M    192 M    0.15    0.20    0.09    0.10     3696    15648       89     52
   2    0     0.00   0.36   0.00    0.60      17 K     63 K    0.72    0.40    0.01    0.02     1400        1        0     67
   3    1     0.23   0.21   1.11    1.20     155 M    181 M    0.15    0.19    0.07    0.08     4144    19216      180     52
   4    0     0.00   0.32   0.00    0.60    6564       34 K    0.81    0.09    0.00    0.02     1512        0        0     69
   5    1     0.19   0.18   1.08    1.20     147 M    176 M    0.17    0.19    0.08    0.09     6160    19952      154     53
   6    0     0.00   0.33   0.00    0.60    3142       27 K    0.89    0.10    0.00    0.02      784        0        0     68
   7    1     0.20   0.32   0.62    1.13      59 M     72 M    0.18    0.24    0.03    0.04     3640    10150      292     52
   8    0     0.00   0.33   0.00    0.60    3904       28 K    0.86    0.11    0.00    0.02      168        0        0     67
   9    1     0.34   1.11   0.30    0.76      15 M     28 M    0.46    0.17    0.00    0.01      504      711       51     54
  10    0     0.00   0.33   0.00    0.60    3978       34 K    0.88    0.15    0.00    0.02      280        1        0     66
  11    1     0.15   0.20   0.77    1.20     126 M    150 M    0.16    0.15    0.08    0.10     1288     4530       53     52
  12    0     0.00   0.34   0.00    0.60    4028       27 K    0.86    0.15    0.00    0.02      168        0        0     68
  13    1     0.16   0.18   0.90    1.20     169 M    198 M    0.15    0.16    0.10    0.12     2352    27413       36     52
  14    0     0.00   0.32   0.00    0.60    4778       29 K    0.84    0.16    0.00    0.02     1848        0        0     68
  15    1     0.10   0.17   0.56    1.10      97 M    114 M    0.15    0.15    0.10    0.12     1512     4682      435     52
  16    0     0.00   0.35   0.00    0.61    6600       32 K    0.80    0.15    0.00    0.02      224        0        0     68
  17    1     0.10   0.20   0.49    1.01      64 M     76 M    0.16    0.22    0.07    0.08      616    11696       40     52
  18    0     0.00   0.43   0.00    0.60      11 K     56 K    0.80    0.15    0.00    0.02        0        0        0     69
  19    1     0.18   0.24   0.78    1.20      73 M     90 M    0.19    0.27    0.04    0.05      952    14277       94     54
  20    0     0.00   0.38   0.00    0.60    4714       42 K    0.89    0.12    0.00    0.02       56        0        0     69
  21    1     0.07   0.19   0.36    0.84      55 M     64 M    0.14    0.22    0.08    0.10     3528    10252       25     54
  22    0     0.00   0.35   0.00    0.60    4772       42 K    0.89    0.11    0.00    0.02        0        0        0     69
  23    1     0.11   0.18   0.62    1.17      66 M     80 M    0.17    0.25    0.06    0.07     4200    13870      178     54
  24    0     0.00   0.33   0.00    0.60    3336       32 K    0.90    0.10    0.00    0.02      112        0        0     70
  25    1     0.10   0.19   0.53    1.05      64 M     76 M    0.16    0.23    0.06    0.07      840    12372       27     54
  26    0     0.00   0.35   0.00    0.60    6751       38 K    0.83    0.09    0.00    0.02     3080        0        0     69
  27    1     0.15   0.25   0.58    1.06     108 M    124 M    0.12    0.21    0.07    0.09     3416    12198       54     55
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.42   0.00    0.60     377 K   1427 K    0.74    0.12    0.01    0.02    18536        2        9     60
 SKT    1     0.16   0.23   0.71    1.12    1367 M   1627 M    0.16    0.20    0.06    0.07    36848   176967     1708     47
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.08   0.23   0.35    1.12    1367 M   1628 M    0.16    0.20    0.06    0.07     N/A     N/A     N/A      N/A

 Instructions retired:   22 G ; Active cycles:   99 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 31.55 %

 C1 core residency: 18.02 %; C3 core residency: 1.12 %; C6 core residency: 49.31 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.23 => corresponds to 5.75 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.08 => corresponds to 2.03 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       57 G     57 G   |   59%    59%   
 SKT    1       44 G     44 G   |   46%    46%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  204 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     1.62     0.65     232.59      30.30         155.49
 SKT   1    162.85    113.78     411.45      82.86         162.89
---------------------------------------------------------------------------------------------------------------
       *    164.47    114.43     644.03     113.17         162.93
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
