Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Mon Dec 23 20:10:29 2024
| Host         : RVKsPC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file ALU_timing_summary_routed.rpt -pb ALU_timing_summary_routed.pb -rpx ALU_timing_summary_routed.rpx -warn_on_violation
| Design       : ALU
| Device       : 7k70t-fbv676
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  17          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (17)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (34)
5. checking no_input_delay (46)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (17)
-------------------------
 There are 17 register/latch pins with no clock driven by root clock pin: I_clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (34)
-------------------------------------------------
 There are 34 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (46)
-------------------------------
 There are 46 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   51          inf        0.000                      0                   51           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            51 Endpoints
Min Delay            51 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 I_opcode[2]
                            (input port)
  Destination:            result_reg[15]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.803ns  (logic 1.063ns (18.320%)  route 4.740ns (81.680%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N21                                               0.000     0.000 r  I_opcode[2] (IN)
                         net (fo=0)                   0.000     0.000    I_opcode[2]
    N21                  IBUF (Prop_ibuf_I_O)         0.851     0.851 r  I_opcode_IBUF[2]_inst/O
                         net (fo=87, routed)          3.105     3.956    I_opcode_IBUF[2]
    SLICE_X8Y41          LUT2 (Prop_lut2_I0_O)        0.053     4.009 r  result[15]_i_20/O
                         net (fo=1, routed)           0.701     4.710    result[15]_i_20_n_0
    SLICE_X6Y43          LUT6 (Prop_lut6_I5_O)        0.053     4.763 r  result[15]_i_13/O
                         net (fo=1, routed)           0.518     5.281    result[15]_i_13_n_0
    SLICE_X5Y43          LUT6 (Prop_lut6_I0_O)        0.053     5.334 r  result[15]_i_7/O
                         net (fo=1, routed)           0.416     5.750    result[15]_i_7_n_0
    SLICE_X1Y43          LUT6 (Prop_lut6_I5_O)        0.053     5.803 r  result[15]_i_2/O
                         net (fo=1, routed)           0.000     5.803    result[15]_i_2_n_0
    SLICE_X1Y43          FDRE                                         r  result_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I_dataA[15]
                            (input port)
  Destination:            result_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.787ns  (logic 1.309ns (22.619%)  route 4.478ns (77.381%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T23                                               0.000     0.000 r  I_dataA[15] (IN)
                         net (fo=0)                   0.000     0.000    I_dataA[15]
    T23                  IBUF (Prop_ibuf_I_O)         0.829     0.829 r  I_dataA_IBUF[15]_inst/O
                         net (fo=25, routed)          2.904     3.733    I_dataA_IBUF[15]
    SLICE_X8Y40          LUT4 (Prop_lut4_I0_O)        0.068     3.801 r  result[9]_i_13/O
                         net (fo=2, routed)           0.572     4.373    result[9]_i_13_n_0
    SLICE_X8Y41          LUT5 (Prop_lut5_I4_O)        0.187     4.560 r  result[8]_i_12/O
                         net (fo=1, routed)           0.542     5.102    result[8]_i_12_n_0
    SLICE_X7Y41          LUT6 (Prop_lut6_I5_O)        0.172     5.274 r  result[8]_i_6/O
                         net (fo=1, routed)           0.460     5.734    result[8]_i_6_n_0
    SLICE_X6Y41          LUT6 (Prop_lut6_I5_O)        0.053     5.787 r  result[8]_i_1/O
                         net (fo=1, routed)           0.000     5.787    result[8]_i_1_n_0
    SLICE_X6Y41          FDRE                                         r  result_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I_opcode[4]
                            (input port)
  Destination:            result_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.662ns  (logic 1.138ns (20.091%)  route 4.524ns (79.909%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M22                                               0.000     0.000 f  I_opcode[4] (IN)
                         net (fo=0)                   0.000     0.000    I_opcode[4]
    M22                  IBUF (Prop_ibuf_I_O)         0.852     0.852 f  I_opcode_IBUF[4]_inst/O
                         net (fo=62, routed)          3.002     3.854    I_opcode_IBUF[4]
    SLICE_X0Y41          LUT2 (Prop_lut2_I0_O)        0.063     3.917 r  result[13]_i_13/O
                         net (fo=9, routed)           1.077     4.994    result[13]_i_13_n_0
    SLICE_X5Y37          LUT6 (Prop_lut6_I0_O)        0.170     5.164 r  result[4]_i_3/O
                         net (fo=1, routed)           0.444     5.609    result[4]_i_3_n_0
    SLICE_X4Y37          LUT6 (Prop_lut6_I0_O)        0.053     5.662 r  result[4]_i_2/O
                         net (fo=1, routed)           0.000     5.662    result[4]_i_2_n_0
    SLICE_X4Y37          FDRE                                         r  result_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I_opcode[3]
                            (input port)
  Destination:            result_reg[13]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.660ns  (logic 1.004ns (17.742%)  route 4.656ns (82.258%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N23                                               0.000     0.000 f  I_opcode[3] (IN)
                         net (fo=0)                   0.000     0.000    I_opcode[3]
    N23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 f  I_opcode_IBUF[3]_inst/O
                         net (fo=73, routed)          3.374     4.219    I_opcode_IBUF[3]
    SLICE_X6Y39          LUT2 (Prop_lut2_I0_O)        0.053     4.272 f  result[13]_i_9/O
                         net (fo=3, routed)           0.611     4.883    result[13]_i_9_n_0
    SLICE_X7Y41          LUT6 (Prop_lut6_I3_O)        0.053     4.936 r  result[13]_i_2/O
                         net (fo=1, routed)           0.671     5.608    result[13]_i_2_n_0
    SLICE_X1Y41          LUT6 (Prop_lut6_I0_O)        0.053     5.661 r  result[13]_i_1/O
                         net (fo=1, routed)           0.000     5.661    result[13]_i_1_n_0
    SLICE_X1Y41          FDRE                                         r  result_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I_dataA[10]
                            (input port)
  Destination:            result_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.614ns  (logic 1.006ns (17.923%)  route 4.608ns (82.077%))
  Logic Levels:           5  (IBUF=1 LUT5=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  I_dataA[10] (IN)
                         net (fo=0)                   0.000     0.000    I_dataA[10]
    P16                  IBUF (Prop_ibuf_I_O)         0.794     0.794 r  I_dataA_IBUF[10]_inst/O
                         net (fo=29, routed)          2.851     3.645    I_dataA_IBUF[10]
    SLICE_X9Y41          LUT5 (Prop_lut5_I0_O)        0.053     3.698 r  result[6]_i_9/O
                         net (fo=3, routed)           0.738     4.436    result[6]_i_9_n_0
    SLICE_X7Y39          LUT5 (Prop_lut5_I4_O)        0.053     4.489 r  result[3]_i_10/O
                         net (fo=1, routed)           0.461     4.949    result[3]_i_10_n_0
    SLICE_X1Y38          LUT6 (Prop_lut6_I1_O)        0.053     5.002 r  result[3]_i_5/O
                         net (fo=1, routed)           0.558     5.561    result[3]_i_5_n_0
    SLICE_X2Y37          LUT6 (Prop_lut6_I4_O)        0.053     5.614 r  result[3]_i_1/O
                         net (fo=1, routed)           0.000     5.614    result[3]_i_1_n_0
    SLICE_X2Y37          FDRE                                         r  result_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I_dataA[11]
                            (input port)
  Destination:            result_reg[12]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.587ns  (logic 1.149ns (20.566%)  route 4.438ns (79.434%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T19                                               0.000     0.000 r  I_dataA[11] (IN)
                         net (fo=0)                   0.000     0.000    I_dataA[11]
    T19                  IBUF (Prop_ibuf_I_O)         0.809     0.809 r  I_dataA_IBUF[11]_inst/O
                         net (fo=28, routed)          2.843     3.652    I_dataA_IBUF[11]
    SLICE_X8Y38          LUT3 (Prop_lut3_I0_O)        0.066     3.718 r  result[12]_i_10/O
                         net (fo=1, routed)           0.135     3.853    result[12]_i_10_n_0
    SLICE_X8Y38          LUT5 (Prop_lut5_I1_O)        0.168     4.021 r  result[12]_i_7/O
                         net (fo=1, routed)           0.548     4.569    result[12]_i_7_n_0
    SLICE_X8Y39          LUT6 (Prop_lut6_I0_O)        0.053     4.622 r  result[12]_i_3/O
                         net (fo=1, routed)           0.913     5.534    result[12]_i_3_n_0
    SLICE_X1Y41          LUT6 (Prop_lut6_I2_O)        0.053     5.587 r  result[12]_i_1/O
                         net (fo=1, routed)           0.000     5.587    result[12]_i_1_n_0
    SLICE_X1Y41          FDRE                                         r  result_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I_opcode[4]
                            (input port)
  Destination:            result_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.585ns  (logic 1.011ns (18.093%)  route 4.575ns (81.907%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M22                                               0.000     0.000 r  I_opcode[4] (IN)
                         net (fo=0)                   0.000     0.000    I_opcode[4]
    M22                  IBUF (Prop_ibuf_I_O)         0.852     0.852 r  I_opcode_IBUF[4]_inst/O
                         net (fo=62, routed)          3.002     3.854    I_opcode_IBUF[4]
    SLICE_X0Y41          LUT2 (Prop_lut2_I0_O)        0.053     3.907 r  result[13]_i_3/O
                         net (fo=4, routed)           0.874     4.781    result[13]_i_3_n_0
    SLICE_X6Y40          LUT6 (Prop_lut6_I0_O)        0.053     4.834 r  result[2]_i_3/O
                         net (fo=1, routed)           0.698     5.532    result[2]_i_3_n_0
    SLICE_X3Y37          LUT6 (Prop_lut6_I1_O)        0.053     5.585 r  result[2]_i_1/O
                         net (fo=1, routed)           0.000     5.585    result[2]_i_1_n_0
    SLICE_X3Y37          FDRE                                         r  result_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I_dataA[15]
                            (input port)
  Destination:            result_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.579ns  (logic 1.169ns (20.955%)  route 4.410ns (79.045%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T23                                               0.000     0.000 r  I_dataA[15] (IN)
                         net (fo=0)                   0.000     0.000    I_dataA[15]
    T23                  IBUF (Prop_ibuf_I_O)         0.829     0.829 r  I_dataA_IBUF[15]_inst/O
                         net (fo=25, routed)          2.904     3.733    I_dataA_IBUF[15]
    SLICE_X8Y40          LUT5 (Prop_lut5_I2_O)        0.053     3.786 r  result[7]_i_12/O
                         net (fo=3, routed)           0.555     4.340    result[7]_i_12_n_0
    SLICE_X8Y39          LUT3 (Prop_lut3_I0_O)        0.066     4.406 r  result[5]_i_7/O
                         net (fo=1, routed)           0.317     4.723    result[5]_i_7_n_0
    SLICE_X8Y39          LUT6 (Prop_lut6_I3_O)        0.168     4.891 r  result[5]_i_2/O
                         net (fo=1, routed)           0.634     5.526    result[5]_i_2_n_0
    SLICE_X5Y37          LUT6 (Prop_lut6_I0_O)        0.053     5.579 r  result[5]_i_1/O
                         net (fo=1, routed)           0.000     5.579    result[5]_i_1_n_0
    SLICE_X5Y37          FDRE                                         r  result_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I_dataA[10]
                            (input port)
  Destination:            result_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.530ns  (logic 1.006ns (18.194%)  route 4.524ns (81.806%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  I_dataA[10] (IN)
                         net (fo=0)                   0.000     0.000    I_dataA[10]
    P16                  IBUF (Prop_ibuf_I_O)         0.794     0.794 r  I_dataA_IBUF[10]_inst/O
                         net (fo=29, routed)          2.851     3.645    I_dataA_IBUF[10]
    SLICE_X9Y41          LUT5 (Prop_lut5_I0_O)        0.053     3.698 r  result[6]_i_9/O
                         net (fo=3, routed)           0.557     4.255    result[6]_i_9_n_0
    SLICE_X9Y40          LUT6 (Prop_lut6_I5_O)        0.053     4.308 r  result[6]_i_7/O
                         net (fo=2, routed)           0.313     4.621    result[6]_i_7_n_0
    SLICE_X9Y40          LUT6 (Prop_lut6_I3_O)        0.053     4.674 r  result[6]_i_2/O
                         net (fo=1, routed)           0.803     5.477    result[6]_i_2_n_0
    SLICE_X0Y40          LUT6 (Prop_lut6_I0_O)        0.053     5.530 r  result[6]_i_1/O
                         net (fo=1, routed)           0.000     5.530    result[6]_i_1_n_0
    SLICE_X0Y40          FDRE                                         r  result_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I_dataA[0]
                            (input port)
  Destination:            result_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.528ns  (logic 1.644ns (29.733%)  route 3.884ns (70.267%))
  Logic Levels:           7  (CARRY4=3 IBUF=1 LUT2=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 r  I_dataA[0] (IN)
                         net (fo=0)                   0.000     0.000    I_dataA[0]
    U16                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  I_dataA_IBUF[0]_inst/O
                         net (fo=25, routed)          2.586     3.388    I_dataA_IBUF[0]
    SLICE_X5Y39          LUT2 (Prop_lut2_I0_O)        0.053     3.441 r  result[3]_i_16/O
                         net (fo=1, routed)           0.000     3.441    result[3]_i_16_n_0
    SLICE_X5Y39          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313     3.754 r  result_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     3.754    result_reg[3]_i_6_n_0
    SLICE_X5Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     3.812 r  result_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000     3.812    result_reg[7]_i_11_n_0
    SLICE_X5Y41          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     4.025 r  result_reg[11]_i_9/O[1]
                         net (fo=1, routed)           0.842     4.867    result15_in[9]
    SLICE_X6Y39          LUT6 (Prop_lut6_I3_O)        0.152     5.019 r  result[9]_i_4/O
                         net (fo=1, routed)           0.456     5.475    result[9]_i_4_n_0
    SLICE_X6Y39          LUT6 (Prop_lut6_I2_O)        0.053     5.528 r  result[9]_i_1/O
                         net (fo=1, routed)           0.000     5.528    result[9]_i_1_n_0
    SLICE_X6Y39          FDRE                                         r  result_reg[9]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 I_opcode[4]
                            (input port)
  Destination:            O_shouldbranch_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.597ns  (logic 0.143ns (24.021%)  route 0.453ns (75.979%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M22                                               0.000     0.000 r  I_opcode[4] (IN)
                         net (fo=0)                   0.000     0.000    I_opcode[4]
    M22                  IBUF (Prop_ibuf_I_O)         0.115     0.115 r  I_opcode_IBUF[4]_inst/O
                         net (fo=62, routed)          0.453     0.569    I_opcode_IBUF[4]
    SLICE_X0Y37          LUT6 (Prop_lut6_I1_O)        0.028     0.597 r  O_shouldbranch_i_2/O
                         net (fo=1, routed)           0.000     0.597    O_shouldbranch_i_2_n_0
    SLICE_X0Y37          FDRE                                         r  O_shouldbranch_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I_opcode[4]
                            (input port)
  Destination:            result_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.696ns  (logic 0.143ns (20.604%)  route 0.552ns (79.396%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M22                                               0.000     0.000 r  I_opcode[4] (IN)
                         net (fo=0)                   0.000     0.000    I_opcode[4]
    M22                  IBUF (Prop_ibuf_I_O)         0.115     0.115 r  I_opcode_IBUF[4]_inst/O
                         net (fo=62, routed)          0.552     0.668    I_opcode_IBUF[4]
    SLICE_X2Y37          LUT6 (Prop_lut6_I0_O)        0.028     0.696 r  result[0]_i_1/O
                         net (fo=1, routed)           0.000     0.696    result[0]_i_1_n_0
    SLICE_X2Y37          FDRE                                         r  result_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I_opcode[1]
                            (input port)
  Destination:            result_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.713ns  (logic 0.141ns (19.772%)  route 0.572ns (80.228%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N22                                               0.000     0.000 r  I_opcode[1] (IN)
                         net (fo=0)                   0.000     0.000    I_opcode[1]
    N22                  IBUF (Prop_ibuf_I_O)         0.113     0.113 r  I_opcode_IBUF[1]_inst/O
                         net (fo=27, routed)          0.572     0.685    I_opcode_IBUF[1]
    SLICE_X2Y36          LUT6 (Prop_lut6_I2_O)        0.028     0.713 r  result[1]_i_1/O
                         net (fo=1, routed)           0.000     0.713    result[1]_i_1_n_0
    SLICE_X2Y36          FDRE                                         r  result_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I_enable
                            (input port)
  Destination:            O_shouldbranch_reg/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.727ns  (logic 0.136ns (18.769%)  route 0.590ns (81.231%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M21                                               0.000     0.000 r  I_enable (IN)
                         net (fo=0)                   0.000     0.000    I_enable
    M21                  IBUF (Prop_ibuf_I_O)         0.108     0.108 r  I_enable_IBUF_inst/O
                         net (fo=3, routed)           0.387     0.495    I_enable_IBUF
    SLICE_X0Y33          LUT3 (Prop_lut3_I0_O)        0.028     0.523 r  O_shouldbranch_i_1/O
                         net (fo=1, routed)           0.203     0.727    O_shouldbranch_i_1_n_0
    SLICE_X0Y37          FDRE                                         r  O_shouldbranch_reg/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I_opcode[3]
                            (input port)
  Destination:            result_reg[4]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.729ns  (logic 0.137ns (18.825%)  route 0.592ns (81.175%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N23                                               0.000     0.000 f  I_opcode[3] (IN)
                         net (fo=0)                   0.000     0.000    I_opcode[3]
    N23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 f  I_opcode_IBUF[3]_inst/O
                         net (fo=73, routed)          0.412     0.521    I_opcode_IBUF[3]
    SLICE_X2Y33          LUT3 (Prop_lut3_I1_O)        0.028     0.549 r  result[4]_i_1/O
                         net (fo=5, routed)           0.179     0.729    result[4]_i_1_n_0
    SLICE_X4Y37          FDRE                                         r  result_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I_opcode[3]
                            (input port)
  Destination:            result_reg[5]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.739ns  (logic 0.137ns (18.578%)  route 0.601ns (81.422%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N23                                               0.000     0.000 r  I_opcode[3] (IN)
                         net (fo=0)                   0.000     0.000    I_opcode[3]
    N23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  I_opcode_IBUF[3]_inst/O
                         net (fo=73, routed)          0.413     0.522    I_opcode_IBUF[3]
    SLICE_X2Y33          LUT5 (Prop_lut5_I1_O)        0.028     0.550 r  result[15]_i_1/O
                         net (fo=11, routed)          0.188     0.739    result[15]_i_1_n_0
    SLICE_X5Y37          FDRE                                         r  result_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I_opcode[3]
                            (input port)
  Destination:            result_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.765ns  (logic 0.137ns (17.946%)  route 0.627ns (82.054%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N23                                               0.000     0.000 f  I_opcode[3] (IN)
                         net (fo=0)                   0.000     0.000    I_opcode[3]
    N23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 f  I_opcode_IBUF[3]_inst/O
                         net (fo=73, routed)          0.412     0.521    I_opcode_IBUF[3]
    SLICE_X2Y33          LUT3 (Prop_lut3_I1_O)        0.028     0.549 r  result[4]_i_1/O
                         net (fo=5, routed)           0.215     0.765    result[4]_i_1_n_0
    SLICE_X3Y37          FDRE                                         r  result_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I_opcode[1]
                            (input port)
  Destination:            result_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.771ns  (logic 0.141ns (18.281%)  route 0.630ns (81.719%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N22                                               0.000     0.000 r  I_opcode[1] (IN)
                         net (fo=0)                   0.000     0.000    I_opcode[1]
    N22                  IBUF (Prop_ibuf_I_O)         0.113     0.113 r  I_opcode_IBUF[1]_inst/O
                         net (fo=27, routed)          0.630     0.743    I_opcode_IBUF[1]
    SLICE_X2Y37          LUT6 (Prop_lut6_I2_O)        0.028     0.771 r  result[3]_i_1/O
                         net (fo=1, routed)           0.000     0.771    result[3]_i_1_n_0
    SLICE_X2Y37          FDRE                                         r  result_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I_opcode[3]
                            (input port)
  Destination:            result_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.777ns  (logic 0.137ns (17.656%)  route 0.640ns (82.344%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N23                                               0.000     0.000 f  I_opcode[3] (IN)
                         net (fo=0)                   0.000     0.000    I_opcode[3]
    N23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 f  I_opcode_IBUF[3]_inst/O
                         net (fo=73, routed)          0.412     0.521    I_opcode_IBUF[3]
    SLICE_X2Y33          LUT3 (Prop_lut3_I1_O)        0.028     0.549 r  result[4]_i_1/O
                         net (fo=5, routed)           0.228     0.777    result[4]_i_1_n_0
    SLICE_X2Y36          FDRE                                         r  result_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I_opcode[3]
                            (input port)
  Destination:            result_reg[12]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.814ns  (logic 0.137ns (16.860%)  route 0.677ns (83.140%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N23                                               0.000     0.000 r  I_opcode[3] (IN)
                         net (fo=0)                   0.000     0.000    I_opcode[3]
    N23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  I_opcode_IBUF[3]_inst/O
                         net (fo=73, routed)          0.413     0.522    I_opcode_IBUF[3]
    SLICE_X2Y33          LUT5 (Prop_lut5_I1_O)        0.028     0.550 r  result[15]_i_1/O
                         net (fo=11, routed)          0.263     0.814    result[15]_i_1_n_0
    SLICE_X1Y41          FDRE                                         r  result_reg[12]/CE
  -------------------------------------------------------------------    -------------------





