
*** Running vivado
    with args -log vga_example_basys3.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source vga_example_basys3.tcl -notrace


****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source vga_example_basys3.tcl -notrace
Command: link_design -top vga_example_basys3 -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2717.809 ; gain = 0.000 ; free physical = 8485 ; free virtual = 21492
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/student/nkapuscinska/UEC2/backup-dzialajacy/fpga/constraints/vga_example.xdc]
Finished Parsing XDC File [/home/student/nkapuscinska/UEC2/backup-dzialajacy/fpga/constraints/vga_example.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2773.727 ; gain = 0.000 ; free physical = 8369 ; free virtual = 21377
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.70 . Memory (MB): peak = 2837.754 ; gain = 64.027 ; free physical = 8374 ; free virtual = 21381

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
Ending Cache Timing Information Task | Checksum: 1a2ba994e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2840.723 ; gain = 2.969 ; free physical = 7923 ; free virtual = 20930

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1a2ba994e

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3076.832 ; gain = 0.004 ; free physical = 7761 ; free virtual = 20768
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1a2ba994e

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3076.832 ; gain = 0.004 ; free physical = 7761 ; free virtual = 20768
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1cd33b996

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3076.832 ; gain = 0.004 ; free physical = 7761 ; free virtual = 20768
INFO: [Opt 31-389] Phase Sweep created 6 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 170b54db4

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3076.832 ; gain = 0.004 ; free physical = 7761 ; free virtual = 20768
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 170b54db4

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3076.832 ; gain = 0.004 ; free physical = 7761 ; free virtual = 20768
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 11e21f771

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3076.832 ; gain = 0.004 ; free physical = 7761 ; free virtual = 20768
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              1  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               6  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3076.832 ; gain = 0.000 ; free physical = 7761 ; free virtual = 20768
Ending Logic Optimization Task | Checksum: 1da6d9cce

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3076.832 ; gain = 0.004 ; free physical = 7761 ; free virtual = 20768

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1da6d9cce

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3076.832 ; gain = 0.000 ; free physical = 7761 ; free virtual = 20768

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1da6d9cce

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3076.832 ; gain = 0.000 ; free physical = 7761 ; free virtual = 20768

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3076.832 ; gain = 0.000 ; free physical = 7761 ; free virtual = 20768
Ending Netlist Obfuscation Task | Checksum: 1da6d9cce

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3076.832 ; gain = 0.000 ; free physical = 7761 ; free virtual = 20768
INFO: [Common 17-83] Releasing license: Implementation
26 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3076.832 ; gain = 303.105 ; free physical = 7761 ; free virtual = 20768
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3116.852 ; gain = 0.004 ; free physical = 7758 ; free virtual = 20766
INFO: [Common 17-1381] The checkpoint '/home/student/nkapuscinska/UEC2/backup-dzialajacy/fpga/build/example_project.runs/impl_1/vga_example_basys3_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file vga_example_basys3_drc_opted.rpt -pb vga_example_basys3_drc_opted.pb -rpx vga_example_basys3_drc_opted.rpx
Command: report_drc -file vga_example_basys3_drc_opted.rpt -pb vga_example_basys3_drc_opted.pb -rpx vga_example_basys3_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home_local/Xilinx/Vivado/2021.2/data/ip'.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/student/nkapuscinska/UEC2/backup-dzialajacy/fpga/build/example_project.runs/impl_1/vga_example_basys3_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3247.387 ; gain = 0.000 ; free physical = 7700 ; free virtual = 20708
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 145b79d65

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3247.387 ; gain = 0.000 ; free physical = 7700 ; free virtual = 20708
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3247.387 ; gain = 0.000 ; free physical = 7700 ; free virtual = 20708

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 19afa059d

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3247.387 ; gain = 0.000 ; free physical = 7725 ; free virtual = 20732

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1e529c213

Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3247.387 ; gain = 0.000 ; free physical = 7737 ; free virtual = 20745

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1e529c213

Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3247.387 ; gain = 0.000 ; free physical = 7737 ; free virtual = 20745
Phase 1 Placer Initialization | Checksum: 1e529c213

Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.15 . Memory (MB): peak = 3247.387 ; gain = 0.000 ; free physical = 7737 ; free virtual = 20745

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1f7ec8828

Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.17 . Memory (MB): peak = 3247.387 ; gain = 0.000 ; free physical = 7735 ; free virtual = 20742

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 292455343

Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.18 . Memory (MB): peak = 3247.387 ; gain = 0.000 ; free physical = 7735 ; free virtual = 20743

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 292455343

Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.18 . Memory (MB): peak = 3247.387 ; gain = 0.000 ; free physical = 7735 ; free virtual = 20743

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 0 net or LUT. Breaked 0 LUT, combined 0 existing LUT and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3247.387 ; gain = 0.000 ; free physical = 7721 ; free virtual = 20729

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              0  |                     0  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 2501d79a9

Time (s): cpu = 00:00:00.88 ; elapsed = 00:00:00.44 . Memory (MB): peak = 3247.387 ; gain = 0.000 ; free physical = 7721 ; free virtual = 20729
Phase 2.4 Global Placement Core | Checksum: 1c1498d6d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.46 . Memory (MB): peak = 3247.387 ; gain = 0.000 ; free physical = 7721 ; free virtual = 20729
Phase 2 Global Placement | Checksum: 1c1498d6d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.47 . Memory (MB): peak = 3247.387 ; gain = 0.000 ; free physical = 7721 ; free virtual = 20729

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1e0e418f5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.48 . Memory (MB): peak = 3247.387 ; gain = 0.000 ; free physical = 7721 ; free virtual = 20729

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1b91f4573

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.50 . Memory (MB): peak = 3247.387 ; gain = 0.000 ; free physical = 7720 ; free virtual = 20728

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 2347095d0

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.51 . Memory (MB): peak = 3247.387 ; gain = 0.000 ; free physical = 7720 ; free virtual = 20728

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 21606b678

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.51 . Memory (MB): peak = 3247.387 ; gain = 0.000 ; free physical = 7721 ; free virtual = 20728

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 167811e90

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.62 . Memory (MB): peak = 3247.387 ; gain = 0.000 ; free physical = 7720 ; free virtual = 20728

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1ca90629a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.63 . Memory (MB): peak = 3247.387 ; gain = 0.000 ; free physical = 7720 ; free virtual = 20728

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 22c264372

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.63 . Memory (MB): peak = 3247.387 ; gain = 0.000 ; free physical = 7720 ; free virtual = 20728
Phase 3 Detail Placement | Checksum: 22c264372

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.63 . Memory (MB): peak = 3247.387 ; gain = 0.000 ; free physical = 7720 ; free virtual = 20728

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 11f9c545f

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=20.795 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: ea0beacf

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3247.387 ; gain = 0.000 ; free physical = 7721 ; free virtual = 20728
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1827fc062

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3247.387 ; gain = 0.000 ; free physical = 7721 ; free virtual = 20728
Phase 4.1.1.1 BUFG Insertion | Checksum: 11f9c545f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.71 . Memory (MB): peak = 3247.387 ; gain = 0.000 ; free physical = 7721 ; free virtual = 20728

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=20.795. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1a7937ddc

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.71 . Memory (MB): peak = 3247.387 ; gain = 0.000 ; free physical = 7721 ; free virtual = 20728

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.72 . Memory (MB): peak = 3247.387 ; gain = 0.000 ; free physical = 7721 ; free virtual = 20728
Phase 4.1 Post Commit Optimization | Checksum: 1a7937ddc

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.72 . Memory (MB): peak = 3247.387 ; gain = 0.000 ; free physical = 7721 ; free virtual = 20728

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1a7937ddc

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.73 . Memory (MB): peak = 3247.387 ; gain = 0.000 ; free physical = 7721 ; free virtual = 20728

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1a7937ddc

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.74 . Memory (MB): peak = 3247.387 ; gain = 0.000 ; free physical = 7721 ; free virtual = 20728
Phase 4.3 Placer Reporting | Checksum: 1a7937ddc

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.75 . Memory (MB): peak = 3247.387 ; gain = 0.000 ; free physical = 7721 ; free virtual = 20728

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3247.387 ; gain = 0.000 ; free physical = 7721 ; free virtual = 20728

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.76 . Memory (MB): peak = 3247.387 ; gain = 0.000 ; free physical = 7721 ; free virtual = 20728
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1cc103787

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.76 . Memory (MB): peak = 3247.387 ; gain = 0.000 ; free physical = 7721 ; free virtual = 20728
Ending Placer Task | Checksum: 112467aa4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.77 . Memory (MB): peak = 3247.387 ; gain = 0.000 ; free physical = 7721 ; free virtual = 20728
INFO: [Common 17-83] Releasing license: Implementation
62 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3247.387 ; gain = 0.000 ; free physical = 7735 ; free virtual = 20743
INFO: [Common 17-1381] The checkpoint '/home/student/nkapuscinska/UEC2/backup-dzialajacy/fpga/build/example_project.runs/impl_1/vga_example_basys3_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file vga_example_basys3_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3247.387 ; gain = 0.000 ; free physical = 7716 ; free virtual = 20724
INFO: [runtcl-4] Executing : report_utilization -file vga_example_basys3_utilization_placed.rpt -pb vga_example_basys3_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file vga_example_basys3_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3247.387 ; gain = 0.000 ; free physical = 7729 ; free virtual = 20737
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
71 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.10 . Memory (MB): peak = 3247.387 ; gain = 0.000 ; free physical = 7703 ; free virtual = 20712
INFO: [Common 17-1381] The checkpoint '/home/student/nkapuscinska/UEC2/backup-dzialajacy/fpga/build/example_project.runs/impl_1/vga_example_basys3_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: ca4668f9 ConstDB: 0 ShapeSum: 480011ab RouteDB: 0
Post Restoration Checksum: NetGraph: 13f7619e NumContArr: 24d8df35 Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 38d040d3

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3247.387 ; gain = 0.000 ; free physical = 7593 ; free virtual = 20602

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 38d040d3

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3247.387 ; gain = 0.000 ; free physical = 7594 ; free virtual = 20603

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 38d040d3

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3254.957 ; gain = 7.570 ; free physical = 7561 ; free virtual = 20569

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 38d040d3

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3254.957 ; gain = 7.570 ; free physical = 7561 ; free virtual = 20569
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 182b2a52b

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3265.957 ; gain = 18.570 ; free physical = 7553 ; free virtual = 20562
INFO: [Route 35-416] Intermediate Timing Summary | WNS=20.799 | TNS=0.000  | WHS=-0.088 | THS=-0.913 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 83
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 83
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1b86d832e

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3268.957 ; gain = 21.570 ; free physical = 7552 ; free virtual = 20561

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1b86d832e

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3268.957 ; gain = 21.570 ; free physical = 7552 ; free virtual = 20561
Phase 3 Initial Routing | Checksum: 20a468c04

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3300.973 ; gain = 53.586 ; free physical = 7553 ; free virtual = 20561

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=20.312 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 14eaa378b

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3300.973 ; gain = 53.586 ; free physical = 7552 ; free virtual = 20561

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=20.312 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 18792332f

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3300.973 ; gain = 53.586 ; free physical = 7553 ; free virtual = 20561
Phase 4 Rip-up And Reroute | Checksum: 18792332f

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3300.973 ; gain = 53.586 ; free physical = 7553 ; free virtual = 20561

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 18792332f

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3300.973 ; gain = 53.586 ; free physical = 7553 ; free virtual = 20561

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 18792332f

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3300.973 ; gain = 53.586 ; free physical = 7553 ; free virtual = 20561
Phase 5 Delay and Skew Optimization | Checksum: 18792332f

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3300.973 ; gain = 53.586 ; free physical = 7553 ; free virtual = 20561

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 18e16b687

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3300.973 ; gain = 53.586 ; free physical = 7553 ; free virtual = 20561
INFO: [Route 35-416] Intermediate Timing Summary | WNS=20.405 | TNS=0.000  | WHS=0.106  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 104cece1f

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3300.973 ; gain = 53.586 ; free physical = 7553 ; free virtual = 20561
Phase 6 Post Hold Fix | Checksum: 104cece1f

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3300.973 ; gain = 53.586 ; free physical = 7553 ; free virtual = 20561

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0163438 %
  Global Horizontal Routing Utilization  = 0.0140552 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1aad79d62

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3300.973 ; gain = 53.586 ; free physical = 7553 ; free virtual = 20561

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1aad79d62

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3300.973 ; gain = 53.586 ; free physical = 7549 ; free virtual = 20558

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 205ed020a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3348.992 ; gain = 101.605 ; free physical = 7551 ; free virtual = 20559

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=20.405 | TNS=0.000  | WHS=0.106  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 205ed020a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3348.992 ; gain = 101.605 ; free physical = 7551 ; free virtual = 20559
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3348.992 ; gain = 101.605 ; free physical = 7585 ; free virtual = 20593

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
86 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 3348.992 ; gain = 101.605 ; free physical = 7585 ; free virtual = 20594
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3348.992 ; gain = 0.000 ; free physical = 7582 ; free virtual = 20592
INFO: [Common 17-1381] The checkpoint '/home/student/nkapuscinska/UEC2/backup-dzialajacy/fpga/build/example_project.runs/impl_1/vga_example_basys3_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file vga_example_basys3_drc_routed.rpt -pb vga_example_basys3_drc_routed.pb -rpx vga_example_basys3_drc_routed.rpx
Command: report_drc -file vga_example_basys3_drc_routed.rpt -pb vga_example_basys3_drc_routed.pb -rpx vga_example_basys3_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/student/nkapuscinska/UEC2/backup-dzialajacy/fpga/build/example_project.runs/impl_1/vga_example_basys3_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file vga_example_basys3_methodology_drc_routed.rpt -pb vga_example_basys3_methodology_drc_routed.pb -rpx vga_example_basys3_methodology_drc_routed.rpx
Command: report_methodology -file vga_example_basys3_methodology_drc_routed.rpt -pb vga_example_basys3_methodology_drc_routed.pb -rpx vga_example_basys3_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/student/nkapuscinska/UEC2/backup-dzialajacy/fpga/build/example_project.runs/impl_1/vga_example_basys3_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file vga_example_basys3_power_routed.rpt -pb vga_example_basys3_power_summary_routed.pb -rpx vga_example_basys3_power_routed.rpx
Command: report_power -file vga_example_basys3_power_routed.rpt -pb vga_example_basys3_power_summary_routed.pb -rpx vga_example_basys3_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
98 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file vga_example_basys3_route_status.rpt -pb vga_example_basys3_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file vga_example_basys3_timing_summary_routed.rpt -pb vga_example_basys3_timing_summary_routed.pb -rpx vga_example_basys3_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file vga_example_basys3_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file vga_example_basys3_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file vga_example_basys3_bus_skew_routed.rpt -pb vga_example_basys3_bus_skew_routed.pb -rpx vga_example_basys3_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force vga_example_basys3.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./vga_example_basys3.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
11 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:07 ; elapsed = 00:00:16 . Memory (MB): peak = 3616.980 ; gain = 232.184 ; free physical = 7559 ; free virtual = 20569
INFO: [Common 17-206] Exiting Vivado at Fri Mar 10 00:05:07 2023...
