<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.16"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>SmartSnippets DA1470x SDK: I2C3_Type Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">SmartSnippets DA1470x SDK
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.16 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">I2C3_Type Struct Reference<div class="ingroups"><a class="el" href="group___p_l_a_t_f_o_r_m___d_e_v_i_c_e.html">Platform/Device</a> &raquo; <a class="el" href="group___p_l_a___b_s_p.html">BSP (Board Support Package)</a> &raquo; <a class="el" href="group___p_l_a___b_s_p___r_e_g_i_s_t_e_r_s.html">Register Description</a> &raquo; <a class="el" href="group___d_a1470x.html">DA1470x</a> &raquo; <a class="el" href="group___device___peripheral__peripherals.html">Device_Peripheral_peripherals</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>I2C3 registers (I2C3)  
 <a href="struct_i2_c3___type.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="_d_a1470x-00_8h_source.html">DA1470x-00.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a35f296f33602c11d9dedb9c498c6ab86"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_c3___type.html#a35f296f33602c11d9dedb9c498c6ab86">I2C3_CON_REG</a></td></tr>
<tr class="separator:a35f296f33602c11d9dedb9c498c6ab86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e38674d170f2ef70e0ad4120b9e88c6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_c3___type.html#a4e38674d170f2ef70e0ad4120b9e88c6">I2C3_TAR_REG</a></td></tr>
<tr class="separator:a4e38674d170f2ef70e0ad4120b9e88c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff2cc10088bd73526fd15dcb633f3148"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_c3___type.html#aff2cc10088bd73526fd15dcb633f3148">I2C3_SAR_REG</a></td></tr>
<tr class="separator:aff2cc10088bd73526fd15dcb633f3148"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7457ba8121697358213b13b3b4d5296"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_c3___type.html#ac7457ba8121697358213b13b3b4d5296">I2C3_HS_MADDR_REG</a></td></tr>
<tr class="separator:ac7457ba8121697358213b13b3b4d5296"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab12451daca18eedc175ab0f1abfc41a7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_c3___type.html#ab12451daca18eedc175ab0f1abfc41a7">I2C3_DATA_CMD_REG</a></td></tr>
<tr class="separator:ab12451daca18eedc175ab0f1abfc41a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af656f1acbfa1ec92aa33405dfa99f71c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_c3___type.html#af656f1acbfa1ec92aa33405dfa99f71c">I2C3_SS_SCL_HCNT_REG</a></td></tr>
<tr class="separator:af656f1acbfa1ec92aa33405dfa99f71c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ca54906f3d804cf7944cc833e41194c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_c3___type.html#a7ca54906f3d804cf7944cc833e41194c">I2C3_SS_SCL_LCNT_REG</a></td></tr>
<tr class="separator:a7ca54906f3d804cf7944cc833e41194c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2be6e0d4d5917060d5b97b253988e9ba"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_c3___type.html#a2be6e0d4d5917060d5b97b253988e9ba">I2C3_FS_SCL_HCNT_REG</a></td></tr>
<tr class="separator:a2be6e0d4d5917060d5b97b253988e9ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28a3667c4cd2d5ae942375cd776c7024"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_c3___type.html#a28a3667c4cd2d5ae942375cd776c7024">I2C3_FS_SCL_LCNT_REG</a></td></tr>
<tr class="separator:a28a3667c4cd2d5ae942375cd776c7024"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adef04009426a3f26f50c345f46b6a746"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_c3___type.html#adef04009426a3f26f50c345f46b6a746">I2C3_HS_SCL_HCNT_REG</a></td></tr>
<tr class="separator:adef04009426a3f26f50c345f46b6a746"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a532f763bde9b7a315fb5de48b5ff14d5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_c3___type.html#a532f763bde9b7a315fb5de48b5ff14d5">I2C3_HS_SCL_LCNT_REG</a></td></tr>
<tr class="separator:a532f763bde9b7a315fb5de48b5ff14d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aacb8ac77f0dfbc34bafe1f58e08f3b72"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_c3___type.html#aacb8ac77f0dfbc34bafe1f58e08f3b72">I2C3_INTR_STAT_REG</a></td></tr>
<tr class="separator:aacb8ac77f0dfbc34bafe1f58e08f3b72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0957f7dd5a656aff5cb7b2dcf49e064d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_c3___type.html#a0957f7dd5a656aff5cb7b2dcf49e064d">I2C3_INTR_MASK_REG</a></td></tr>
<tr class="separator:a0957f7dd5a656aff5cb7b2dcf49e064d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a16990da49a9c351591d8e2bec356cabd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_c3___type.html#a16990da49a9c351591d8e2bec356cabd">I2C3_RAW_INTR_STAT_REG</a></td></tr>
<tr class="separator:a16990da49a9c351591d8e2bec356cabd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7981800da7db77d58e18aa73ca2aeb00"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_c3___type.html#a7981800da7db77d58e18aa73ca2aeb00">I2C3_RX_TL_REG</a></td></tr>
<tr class="separator:a7981800da7db77d58e18aa73ca2aeb00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a353b2059e0dae545352188a8b0f8135c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_c3___type.html#a353b2059e0dae545352188a8b0f8135c">I2C3_TX_TL_REG</a></td></tr>
<tr class="separator:a353b2059e0dae545352188a8b0f8135c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec7b51e472950b7834752bca1a8959bb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_c3___type.html#aec7b51e472950b7834752bca1a8959bb">I2C3_CLR_INTR_REG</a></td></tr>
<tr class="separator:aec7b51e472950b7834752bca1a8959bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88833b3dd12e42ef34cee9f6ae5e7443"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_c3___type.html#a88833b3dd12e42ef34cee9f6ae5e7443">I2C3_CLR_RX_UNDER_REG</a></td></tr>
<tr class="separator:a88833b3dd12e42ef34cee9f6ae5e7443"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ec1b60da68f97dba1dad6cc2984fe84"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_c3___type.html#a9ec1b60da68f97dba1dad6cc2984fe84">I2C3_CLR_RX_OVER_REG</a></td></tr>
<tr class="separator:a9ec1b60da68f97dba1dad6cc2984fe84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66027581b85f206b4759a78fce5c22a8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_c3___type.html#a66027581b85f206b4759a78fce5c22a8">I2C3_CLR_TX_OVER_REG</a></td></tr>
<tr class="separator:a66027581b85f206b4759a78fce5c22a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3fa01d228ecb63e2f3666e6c6fe63bb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_c3___type.html#aa3fa01d228ecb63e2f3666e6c6fe63bb">I2C3_CLR_RD_REQ_REG</a></td></tr>
<tr class="separator:aa3fa01d228ecb63e2f3666e6c6fe63bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad05e53ae0787c6fd3c549337990c4568"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_c3___type.html#ad05e53ae0787c6fd3c549337990c4568">I2C3_CLR_TX_ABRT_REG</a></td></tr>
<tr class="separator:ad05e53ae0787c6fd3c549337990c4568"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b39c4aee2f6f0bf1b370938203715a2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_c3___type.html#a8b39c4aee2f6f0bf1b370938203715a2">I2C3_CLR_RX_DONE_REG</a></td></tr>
<tr class="separator:a8b39c4aee2f6f0bf1b370938203715a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8fe06622976caae961371e2df79f1538"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_c3___type.html#a8fe06622976caae961371e2df79f1538">I2C3_CLR_ACTIVITY_REG</a></td></tr>
<tr class="separator:a8fe06622976caae961371e2df79f1538"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72abea9bf5dd906c28c8faf3a9605f20"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_c3___type.html#a72abea9bf5dd906c28c8faf3a9605f20">I2C3_CLR_STOP_DET_REG</a></td></tr>
<tr class="separator:a72abea9bf5dd906c28c8faf3a9605f20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad3f199721e15be8d96e518e890a91638"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_c3___type.html#ad3f199721e15be8d96e518e890a91638">I2C3_CLR_START_DET_REG</a></td></tr>
<tr class="separator:ad3f199721e15be8d96e518e890a91638"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6ec1ea8fcb17f01a35fd3bfc5bae0ab"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_c3___type.html#aa6ec1ea8fcb17f01a35fd3bfc5bae0ab">I2C3_CLR_GEN_CALL_REG</a></td></tr>
<tr class="separator:aa6ec1ea8fcb17f01a35fd3bfc5bae0ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68e93fdbe2bb9cdade806bd3e5d4f26e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_c3___type.html#a68e93fdbe2bb9cdade806bd3e5d4f26e">I2C3_ENABLE_REG</a></td></tr>
<tr class="separator:a68e93fdbe2bb9cdade806bd3e5d4f26e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf4ddaf2a031e1a2ce405c50eefa6ddd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_c3___type.html#acf4ddaf2a031e1a2ce405c50eefa6ddd">I2C3_STATUS_REG</a></td></tr>
<tr class="separator:acf4ddaf2a031e1a2ce405c50eefa6ddd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f85bf33fd28cdc8bb9bdbff374785ec"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_c3___type.html#a6f85bf33fd28cdc8bb9bdbff374785ec">I2C3_TXFLR_REG</a></td></tr>
<tr class="separator:a6f85bf33fd28cdc8bb9bdbff374785ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97f68f890f29c0bf4f75b7781357b4ae"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_c3___type.html#a97f68f890f29c0bf4f75b7781357b4ae">I2C3_RXFLR_REG</a></td></tr>
<tr class="separator:a97f68f890f29c0bf4f75b7781357b4ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab39fa40d1a0373a7e180fd5142cfe32b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_c3___type.html#ab39fa40d1a0373a7e180fd5142cfe32b">I2C3_SDA_HOLD_REG</a></td></tr>
<tr class="separator:ab39fa40d1a0373a7e180fd5142cfe32b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9ac11c10f7d77ce0c060a988f5f3c10"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_c3___type.html#af9ac11c10f7d77ce0c060a988f5f3c10">I2C3_TX_ABRT_SOURCE_REG</a></td></tr>
<tr class="separator:af9ac11c10f7d77ce0c060a988f5f3c10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2fef2571050fc887202772a122058d7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_c3___type.html#ae2fef2571050fc887202772a122058d7">I2C3_DMA_CR_REG</a></td></tr>
<tr class="separator:ae2fef2571050fc887202772a122058d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef0c3d81197da712a97db9f3d151b11c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_c3___type.html#aef0c3d81197da712a97db9f3d151b11c">I2C3_DMA_TDLR_REG</a></td></tr>
<tr class="separator:aef0c3d81197da712a97db9f3d151b11c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee9156ba1387cc0ceddbbfcc1e7e41d1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_c3___type.html#aee9156ba1387cc0ceddbbfcc1e7e41d1">I2C3_DMA_RDLR_REG</a></td></tr>
<tr class="separator:aee9156ba1387cc0ceddbbfcc1e7e41d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70c1cb9932ac0f26618549b6aebe8362"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_c3___type.html#a70c1cb9932ac0f26618549b6aebe8362">I2C3_SDA_SETUP_REG</a></td></tr>
<tr class="separator:a70c1cb9932ac0f26618549b6aebe8362"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad85c2e4d5f60dca0b52dab2212b471d1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_c3___type.html#ad85c2e4d5f60dca0b52dab2212b471d1">I2C3_ACK_GENERAL_CALL_REG</a></td></tr>
<tr class="separator:ad85c2e4d5f60dca0b52dab2212b471d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c97e69ae8eb38d26f86e46021ecec8f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_c3___type.html#a6c97e69ae8eb38d26f86e46021ecec8f">I2C3_ENABLE_STATUS_REG</a></td></tr>
<tr class="separator:a6c97e69ae8eb38d26f86e46021ecec8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add88cf8ca921d6a61de48800b6c7dade"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_c3___type.html#add88cf8ca921d6a61de48800b6c7dade">I2C3_IC_FS_SPKLEN_REG</a></td></tr>
<tr class="separator:add88cf8ca921d6a61de48800b6c7dade"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a979399e62d67ab3a135b4d33630209c2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_c3___type.html#a979399e62d67ab3a135b4d33630209c2">I2C3_IC_HS_SPKLEN_REG</a></td></tr>
<tr class="separator:a979399e62d67ab3a135b4d33630209c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>I2C3 registers (I2C3) </p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="ad85c2e4d5f60dca0b52dab2212b471d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad85c2e4d5f60dca0b52dab2212b471d1">&#9670;&nbsp;</a></span>I2C3_ACK_GENERAL_CALL_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t I2C3_Type::I2C3_ACK_GENERAL_CALL_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000098) I2C ACK General Call Register <br  />
 </p>

</div>
</div>
<a id="a8fe06622976caae961371e2df79f1538"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8fe06622976caae961371e2df79f1538">&#9670;&nbsp;</a></span>I2C3_CLR_ACTIVITY_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t I2C3_Type::I2C3_CLR_ACTIVITY_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x0000005C) Clear ACTIVITY Interrupt Register <br  />
 </p>

</div>
</div>
<a id="aa6ec1ea8fcb17f01a35fd3bfc5bae0ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa6ec1ea8fcb17f01a35fd3bfc5bae0ab">&#9670;&nbsp;</a></span>I2C3_CLR_GEN_CALL_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t I2C3_Type::I2C3_CLR_GEN_CALL_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000068) Clear GEN_CALL Interrupt Register <br  />
 </p>

</div>
</div>
<a id="aec7b51e472950b7834752bca1a8959bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aec7b51e472950b7834752bca1a8959bb">&#9670;&nbsp;</a></span>I2C3_CLR_INTR_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t I2C3_Type::I2C3_CLR_INTR_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000040) Clear Combined and Individual Interrupt Register <br  />
 </p>

</div>
</div>
<a id="aa3fa01d228ecb63e2f3666e6c6fe63bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa3fa01d228ecb63e2f3666e6c6fe63bb">&#9670;&nbsp;</a></span>I2C3_CLR_RD_REQ_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t I2C3_Type::I2C3_CLR_RD_REQ_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000050) Clear RD_REQ Interrupt Register <br  />
 </p>

</div>
</div>
<a id="a8b39c4aee2f6f0bf1b370938203715a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8b39c4aee2f6f0bf1b370938203715a2">&#9670;&nbsp;</a></span>I2C3_CLR_RX_DONE_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t I2C3_Type::I2C3_CLR_RX_DONE_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000058) Clear RX_DONE Interrupt Register <br  />
 </p>

</div>
</div>
<a id="a9ec1b60da68f97dba1dad6cc2984fe84"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ec1b60da68f97dba1dad6cc2984fe84">&#9670;&nbsp;</a></span>I2C3_CLR_RX_OVER_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t I2C3_Type::I2C3_CLR_RX_OVER_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000048) Clear RX_OVER Interrupt Register <br  />
 </p>

</div>
</div>
<a id="a88833b3dd12e42ef34cee9f6ae5e7443"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a88833b3dd12e42ef34cee9f6ae5e7443">&#9670;&nbsp;</a></span>I2C3_CLR_RX_UNDER_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t I2C3_Type::I2C3_CLR_RX_UNDER_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000044) Clear RX_UNDER Interrupt Register <br  />
 </p>

</div>
</div>
<a id="ad3f199721e15be8d96e518e890a91638"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad3f199721e15be8d96e518e890a91638">&#9670;&nbsp;</a></span>I2C3_CLR_START_DET_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t I2C3_Type::I2C3_CLR_START_DET_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000064) Clear START_DET Interrupt Register <br  />
 </p>

</div>
</div>
<a id="a72abea9bf5dd906c28c8faf3a9605f20"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a72abea9bf5dd906c28c8faf3a9605f20">&#9670;&nbsp;</a></span>I2C3_CLR_STOP_DET_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t I2C3_Type::I2C3_CLR_STOP_DET_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000060) Clear STOP_DET Interrupt Register <br  />
 </p>

</div>
</div>
<a id="ad05e53ae0787c6fd3c549337990c4568"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad05e53ae0787c6fd3c549337990c4568">&#9670;&nbsp;</a></span>I2C3_CLR_TX_ABRT_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t I2C3_Type::I2C3_CLR_TX_ABRT_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000054) Clear TX_ABRT Interrupt Register <br  />
 </p>

</div>
</div>
<a id="a66027581b85f206b4759a78fce5c22a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a66027581b85f206b4759a78fce5c22a8">&#9670;&nbsp;</a></span>I2C3_CLR_TX_OVER_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t I2C3_Type::I2C3_CLR_TX_OVER_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x0000004C) Clear TX_OVER Interrupt Register <br  />
 </p>

</div>
</div>
<a id="a35f296f33602c11d9dedb9c498c6ab86"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a35f296f33602c11d9dedb9c498c6ab86">&#9670;&nbsp;</a></span>I2C3_CON_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t I2C3_Type::I2C3_CON_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>&lt; (@ 0x50020500) I2C3 Structure <br  />
 (@ 0x00000000) I2C Control Register <br  />
 </p>

</div>
</div>
<a id="ab12451daca18eedc175ab0f1abfc41a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab12451daca18eedc175ab0f1abfc41a7">&#9670;&nbsp;</a></span>I2C3_DATA_CMD_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t I2C3_Type::I2C3_DATA_CMD_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000010) I2C Rx/Tx Data Buffer and Command Register <br  />
 </p>

</div>
</div>
<a id="ae2fef2571050fc887202772a122058d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae2fef2571050fc887202772a122058d7">&#9670;&nbsp;</a></span>I2C3_DMA_CR_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t I2C3_Type::I2C3_DMA_CR_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000088) DMA Control Register <br  />
 </p>

</div>
</div>
<a id="aee9156ba1387cc0ceddbbfcc1e7e41d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aee9156ba1387cc0ceddbbfcc1e7e41d1">&#9670;&nbsp;</a></span>I2C3_DMA_RDLR_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t I2C3_Type::I2C3_DMA_RDLR_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000090) I2C Receive Data Level Register <br  />
 </p>

</div>
</div>
<a id="aef0c3d81197da712a97db9f3d151b11c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aef0c3d81197da712a97db9f3d151b11c">&#9670;&nbsp;</a></span>I2C3_DMA_TDLR_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t I2C3_Type::I2C3_DMA_TDLR_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x0000008C) DMA Transmit Data Level Register <br  />
 </p>

</div>
</div>
<a id="a68e93fdbe2bb9cdade806bd3e5d4f26e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a68e93fdbe2bb9cdade806bd3e5d4f26e">&#9670;&nbsp;</a></span>I2C3_ENABLE_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t I2C3_Type::I2C3_ENABLE_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x0000006C) I2C Enable Register <br  />
 </p>

</div>
</div>
<a id="a6c97e69ae8eb38d26f86e46021ecec8f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6c97e69ae8eb38d26f86e46021ecec8f">&#9670;&nbsp;</a></span>I2C3_ENABLE_STATUS_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t I2C3_Type::I2C3_ENABLE_STATUS_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x0000009C) I2C Enable Status Register <br  />
 </p>

</div>
</div>
<a id="a2be6e0d4d5917060d5b97b253988e9ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2be6e0d4d5917060d5b97b253988e9ba">&#9670;&nbsp;</a></span>I2C3_FS_SCL_HCNT_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t I2C3_Type::I2C3_FS_SCL_HCNT_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x0000001C) Fast Speed I2C Clock SCL High Count Register <br  />
 </p>

</div>
</div>
<a id="a28a3667c4cd2d5ae942375cd776c7024"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a28a3667c4cd2d5ae942375cd776c7024">&#9670;&nbsp;</a></span>I2C3_FS_SCL_LCNT_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t I2C3_Type::I2C3_FS_SCL_LCNT_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000020) Fast Speed I2C Clock SCL Low Count Register <br  />
 </p>

</div>
</div>
<a id="ac7457ba8121697358213b13b3b4d5296"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac7457ba8121697358213b13b3b4d5296">&#9670;&nbsp;</a></span>I2C3_HS_MADDR_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t I2C3_Type::I2C3_HS_MADDR_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x0000000C) I2C High Speed Master Mode Code Address Register <br  />
 </p>

</div>
</div>
<a id="adef04009426a3f26f50c345f46b6a746"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adef04009426a3f26f50c345f46b6a746">&#9670;&nbsp;</a></span>I2C3_HS_SCL_HCNT_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t I2C3_Type::I2C3_HS_SCL_HCNT_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000024) High Speed I2C Clock SCL High Count Register <br  />
 </p>

</div>
</div>
<a id="a532f763bde9b7a315fb5de48b5ff14d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a532f763bde9b7a315fb5de48b5ff14d5">&#9670;&nbsp;</a></span>I2C3_HS_SCL_LCNT_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t I2C3_Type::I2C3_HS_SCL_LCNT_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000028) High Speed I2C Clock SCL Low Count Register <br  />
 </p>

</div>
</div>
<a id="add88cf8ca921d6a61de48800b6c7dade"></a>
<h2 class="memtitle"><span class="permalink"><a href="#add88cf8ca921d6a61de48800b6c7dade">&#9670;&nbsp;</a></span>I2C3_IC_FS_SPKLEN_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t I2C3_Type::I2C3_IC_FS_SPKLEN_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x000000A0) I2C SS and FS spike suppression limit Size <br  />
 </p>

</div>
</div>
<a id="a979399e62d67ab3a135b4d33630209c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a979399e62d67ab3a135b4d33630209c2">&#9670;&nbsp;</a></span>I2C3_IC_HS_SPKLEN_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t I2C3_Type::I2C3_IC_HS_SPKLEN_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x000000A4) I2C HS spike suppression limit Size <br  />
 </p>

</div>
</div>
<a id="a0957f7dd5a656aff5cb7b2dcf49e064d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0957f7dd5a656aff5cb7b2dcf49e064d">&#9670;&nbsp;</a></span>I2C3_INTR_MASK_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t I2C3_Type::I2C3_INTR_MASK_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000030) I2C Interrupt Mask Register <br  />
 </p>

</div>
</div>
<a id="aacb8ac77f0dfbc34bafe1f58e08f3b72"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aacb8ac77f0dfbc34bafe1f58e08f3b72">&#9670;&nbsp;</a></span>I2C3_INTR_STAT_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t I2C3_Type::I2C3_INTR_STAT_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x0000002C) I2C Interrupt Status Register <br  />
 </p>

</div>
</div>
<a id="a16990da49a9c351591d8e2bec356cabd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a16990da49a9c351591d8e2bec356cabd">&#9670;&nbsp;</a></span>I2C3_RAW_INTR_STAT_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t I2C3_Type::I2C3_RAW_INTR_STAT_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000034) I2C Raw Interrupt Status Register <br  />
 </p>

</div>
</div>
<a id="a7981800da7db77d58e18aa73ca2aeb00"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7981800da7db77d58e18aa73ca2aeb00">&#9670;&nbsp;</a></span>I2C3_RX_TL_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t I2C3_Type::I2C3_RX_TL_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000038) I2C Receive FIFO Threshold Register <br  />
 </p>

</div>
</div>
<a id="a97f68f890f29c0bf4f75b7781357b4ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a97f68f890f29c0bf4f75b7781357b4ae">&#9670;&nbsp;</a></span>I2C3_RXFLR_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t I2C3_Type::I2C3_RXFLR_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000078) I2C Receive FIFO Level Register <br  />
 </p>

</div>
</div>
<a id="aff2cc10088bd73526fd15dcb633f3148"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aff2cc10088bd73526fd15dcb633f3148">&#9670;&nbsp;</a></span>I2C3_SAR_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t I2C3_Type::I2C3_SAR_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000008) I2C Slave Address Register <br  />
 </p>

</div>
</div>
<a id="ab39fa40d1a0373a7e180fd5142cfe32b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab39fa40d1a0373a7e180fd5142cfe32b">&#9670;&nbsp;</a></span>I2C3_SDA_HOLD_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t I2C3_Type::I2C3_SDA_HOLD_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x0000007C) I2C SDA Hold Time Length Register <br  />
 </p>

</div>
</div>
<a id="a70c1cb9932ac0f26618549b6aebe8362"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a70c1cb9932ac0f26618549b6aebe8362">&#9670;&nbsp;</a></span>I2C3_SDA_SETUP_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t I2C3_Type::I2C3_SDA_SETUP_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000094) I2C SDA Setup Register <br  />
 </p>

</div>
</div>
<a id="af656f1acbfa1ec92aa33405dfa99f71c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af656f1acbfa1ec92aa33405dfa99f71c">&#9670;&nbsp;</a></span>I2C3_SS_SCL_HCNT_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t I2C3_Type::I2C3_SS_SCL_HCNT_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000014) Standard Speed I2C Clock SCL High Count Register <br  />
 </p>

</div>
</div>
<a id="a7ca54906f3d804cf7944cc833e41194c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7ca54906f3d804cf7944cc833e41194c">&#9670;&nbsp;</a></span>I2C3_SS_SCL_LCNT_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t I2C3_Type::I2C3_SS_SCL_LCNT_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000018) Standard Speed I2C Clock SCL Low Count Register <br  />
 </p>

</div>
</div>
<a id="acf4ddaf2a031e1a2ce405c50eefa6ddd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acf4ddaf2a031e1a2ce405c50eefa6ddd">&#9670;&nbsp;</a></span>I2C3_STATUS_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t I2C3_Type::I2C3_STATUS_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000070) I2C Status Register <br  />
 </p>

</div>
</div>
<a id="a4e38674d170f2ef70e0ad4120b9e88c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4e38674d170f2ef70e0ad4120b9e88c6">&#9670;&nbsp;</a></span>I2C3_TAR_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t I2C3_Type::I2C3_TAR_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000004) I2C Target Address Register <br  />
 </p>

</div>
</div>
<a id="af9ac11c10f7d77ce0c060a988f5f3c10"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af9ac11c10f7d77ce0c060a988f5f3c10">&#9670;&nbsp;</a></span>I2C3_TX_ABRT_SOURCE_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t I2C3_Type::I2C3_TX_ABRT_SOURCE_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000080) I2C Transmit Abort Source Register <br  />
 </p>

</div>
</div>
<a id="a353b2059e0dae545352188a8b0f8135c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a353b2059e0dae545352188a8b0f8135c">&#9670;&nbsp;</a></span>I2C3_TX_TL_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t I2C3_Type::I2C3_TX_TL_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x0000003C) I2C Transmit FIFO Threshold Register <br  />
 </p>

</div>
</div>
<a id="a6f85bf33fd28cdc8bb9bdbff374785ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f85bf33fd28cdc8bb9bdbff374785ec">&#9670;&nbsp;</a></span>I2C3_TXFLR_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t I2C3_Type::I2C3_TXFLR_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000074) I2C Transmit FIFO Level Register <br  />
 </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>sdk/bsp/include/<a class="el" href="_d_a1470x-00_8h_source.html">DA1470x-00.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Fri Dec 9 2022 13:50:42 for SmartSnippets DA1470x SDK by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.16
</small></address>
</body>
</html>
