Classic Timing Analyzer report for sisau
Mon May 20 14:59:32 2024
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. Clock Setup: 'senzor_2'
  8. Clock Setup: 'senzon_1'
  9. Clock Setup: 'senzor_5'
 10. Clock Setup: 'senzor_4'
 11. Clock Hold: 'clk'
 12. tsu
 13. tco
 14. tpd
 15. th
 16. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                             ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------------------------------+----------------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                                   ; To                                     ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------------------------------+----------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 5.980 ns                         ; senzor_2                               ; Logica_miscare:inst6|dreapta           ; --         ; senzor_4 ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 32.537 ns                        ; Selectie_proba:inst1|circuit[0]        ; A_IN1_D1                               ; clk        ; --       ; 0            ;
; Worst-case tpd               ; N/A                                      ; None          ; 14.676 ns                        ; senzor_2                               ; A_IN1_D1                               ; --         ; --       ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; 9.777 ns                         ; senzor_5                               ; debouncing:inst17|inst                 ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A                                      ; None          ; 85.94 MHz ( period = 11.636 ns ) ; count_ture:inst12|cifra_unitati[3]     ; afisare_multiplexata:inst11|digit_3[3] ; clk        ; clk      ; 0            ;
; Clock Setup: 'senzor_4'      ; N/A                                      ; None          ; 198.45 MHz ( period = 5.039 ns ) ; Logica_miscare:inst6|count_ture[3]     ; Logica_miscare:inst6|count_ture[5]     ; senzor_4   ; senzor_4 ; 0            ;
; Clock Setup: 'senzor_5'      ; N/A                                      ; None          ; 198.45 MHz ( period = 5.039 ns ) ; Logica_miscare:inst6|count_ture[3]     ; Logica_miscare:inst6|count_ture[5]     ; senzor_5   ; senzor_5 ; 0            ;
; Clock Setup: 'senzon_1'      ; N/A                                      ; None          ; 198.45 MHz ( period = 5.039 ns ) ; Logica_miscare:inst6|count_ture[3]     ; Logica_miscare:inst6|count_ture[5]     ; senzon_1   ; senzon_1 ; 0            ;
; Clock Setup: 'senzor_2'      ; N/A                                      ; None          ; 198.45 MHz ( period = 5.039 ns ) ; Logica_miscare:inst6|count_ture[3]     ; Logica_miscare:inst6|count_ture[5]     ; senzor_2   ; senzor_2 ; 0            ;
; Clock Hold: 'clk'            ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; afisare_multiplexata:inst11|digit_4[1] ; afisare_multiplexata:inst11|f          ; clk        ; clk      ; 113          ;
; Total number of failed paths ;                                          ;               ;                                  ;                                        ;                                        ;            ;          ; 113          ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------------------------------+----------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C5T144C8        ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; senzor_2        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; senzon_1        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; senzor_5        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; senzor_4        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; senzor_3        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                 ; To                                                                   ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 85.94 MHz ( period = 11.636 ns )                    ; count_ture:inst12|cifra_unitati[3]                                   ; afisare_multiplexata:inst11|digit_3[3]                               ; clk        ; clk      ; None                        ; None                      ; 1.135 ns                ;
; N/A                                     ; 86.30 MHz ( period = 11.588 ns )                    ; count_ture:inst12|cifra_unitati[2]                                   ; afisare_multiplexata:inst11|digit_3[2]                               ; clk        ; clk      ; None                        ; None                      ; 1.087 ns                ;
; N/A                                     ; 86.37 MHz ( period = 11.578 ns )                    ; count_ture:inst12|cifra_unitati[1]                                   ; afisare_multiplexata:inst11|digit_3[1]                               ; clk        ; clk      ; None                        ; None                      ; 1.077 ns                ;
; N/A                                     ; 88.62 MHz ( period = 11.284 ns )                    ; count_ture:inst12|cifra_zeci[3]                                      ; afisare_multiplexata:inst11|digit_2[3]                               ; clk        ; clk      ; None                        ; None                      ; 0.770 ns                ;
; N/A                                     ; 88.66 MHz ( period = 11.279 ns )                    ; count_ture:inst12|cifra_zeci[2]                                      ; afisare_multiplexata:inst11|digit_2[2]                               ; clk        ; clk      ; None                        ; None                      ; 0.765 ns                ;
; N/A                                     ; 88.83 MHz ( period = 11.257 ns )                    ; count_ture:inst12|cifra_zeci[1]                                      ; afisare_multiplexata:inst11|digit_2[1]                               ; clk        ; clk      ; None                        ; None                      ; 0.743 ns                ;
; N/A                                     ; 160.23 MHz ( period = 6.241 ns )                    ; count_ture:inst12|cifra_unitati[2]                                   ; count_ture:inst12|cifra_zeci[0]                                      ; clk        ; clk      ; None                        ; None                      ; 5.734 ns                ;
; N/A                                     ; 160.23 MHz ( period = 6.241 ns )                    ; count_ture:inst12|cifra_unitati[2]                                   ; count_ture:inst12|cifra_zeci[3]                                      ; clk        ; clk      ; None                        ; None                      ; 5.734 ns                ;
; N/A                                     ; 160.23 MHz ( period = 6.241 ns )                    ; count_ture:inst12|cifra_unitati[2]                                   ; count_ture:inst12|cifra_zeci[2]                                      ; clk        ; clk      ; None                        ; None                      ; 5.734 ns                ;
; N/A                                     ; 160.23 MHz ( period = 6.241 ns )                    ; count_ture:inst12|cifra_unitati[2]                                   ; count_ture:inst12|cifra_zeci[1]                                      ; clk        ; clk      ; None                        ; None                      ; 5.734 ns                ;
; N/A                                     ; 160.57 MHz ( period = 6.228 ns )                    ; count_ture:inst12|cifra_unitati[3]                                   ; count_ture:inst12|cifra_zeci[0]                                      ; clk        ; clk      ; None                        ; None                      ; 5.721 ns                ;
; N/A                                     ; 160.57 MHz ( period = 6.228 ns )                    ; count_ture:inst12|cifra_unitati[3]                                   ; count_ture:inst12|cifra_zeci[3]                                      ; clk        ; clk      ; None                        ; None                      ; 5.721 ns                ;
; N/A                                     ; 160.57 MHz ( period = 6.228 ns )                    ; count_ture:inst12|cifra_unitati[3]                                   ; count_ture:inst12|cifra_zeci[2]                                      ; clk        ; clk      ; None                        ; None                      ; 5.721 ns                ;
; N/A                                     ; 160.57 MHz ( period = 6.228 ns )                    ; count_ture:inst12|cifra_unitati[3]                                   ; count_ture:inst12|cifra_zeci[1]                                      ; clk        ; clk      ; None                        ; None                      ; 5.721 ns                ;
; N/A                                     ; 167.64 MHz ( period = 5.965 ns )                    ; count_ture:inst12|cifra_unitati[0]                                   ; count_ture:inst12|cifra_zeci[0]                                      ; clk        ; clk      ; None                        ; None                      ; 5.458 ns                ;
; N/A                                     ; 167.64 MHz ( period = 5.965 ns )                    ; count_ture:inst12|cifra_unitati[0]                                   ; count_ture:inst12|cifra_zeci[3]                                      ; clk        ; clk      ; None                        ; None                      ; 5.458 ns                ;
; N/A                                     ; 167.64 MHz ( period = 5.965 ns )                    ; count_ture:inst12|cifra_unitati[0]                                   ; count_ture:inst12|cifra_zeci[2]                                      ; clk        ; clk      ; None                        ; None                      ; 5.458 ns                ;
; N/A                                     ; 167.64 MHz ( period = 5.965 ns )                    ; count_ture:inst12|cifra_unitati[0]                                   ; count_ture:inst12|cifra_zeci[1]                                      ; clk        ; clk      ; None                        ; None                      ; 5.458 ns                ;
; N/A                                     ; 171.67 MHz ( period = 5.825 ns )                    ; count_ture:inst12|cifra_unitati[1]                                   ; count_ture:inst12|cifra_zeci[0]                                      ; clk        ; clk      ; None                        ; None                      ; 5.318 ns                ;
; N/A                                     ; 171.67 MHz ( period = 5.825 ns )                    ; count_ture:inst12|cifra_unitati[1]                                   ; count_ture:inst12|cifra_zeci[3]                                      ; clk        ; clk      ; None                        ; None                      ; 5.318 ns                ;
; N/A                                     ; 171.67 MHz ( period = 5.825 ns )                    ; count_ture:inst12|cifra_unitati[1]                                   ; count_ture:inst12|cifra_zeci[2]                                      ; clk        ; clk      ; None                        ; None                      ; 5.318 ns                ;
; N/A                                     ; 171.67 MHz ( period = 5.825 ns )                    ; count_ture:inst12|cifra_unitati[1]                                   ; count_ture:inst12|cifra_zeci[1]                                      ; clk        ; clk      ; None                        ; None                      ; 5.318 ns                ;
; N/A                                     ; 174.40 MHz ( period = 5.734 ns )                    ; count_ture:inst12|cifra_unitati[2]                                   ; count_ture:inst12|cifra_unitati[2]                                   ; clk        ; clk      ; None                        ; None                      ; 5.214 ns                ;
; N/A                                     ; 174.79 MHz ( period = 5.721 ns )                    ; count_ture:inst12|cifra_unitati[3]                                   ; count_ture:inst12|cifra_unitati[2]                                   ; clk        ; clk      ; None                        ; None                      ; 5.201 ns                ;
; N/A                                     ; 178.06 MHz ( period = 5.616 ns )                    ; count_ture:inst12|cifra_unitati[2]                                   ; count_ture:inst12|cifra_unitati[3]                                   ; clk        ; clk      ; None                        ; None                      ; 5.096 ns                ;
; N/A                                     ; 178.44 MHz ( period = 5.604 ns )                    ; count_ture:inst12|cifra_unitati[3]                                   ; count_ture:inst12|cifra_unitati[3]                                   ; clk        ; clk      ; None                        ; None                      ; 5.084 ns                ;
; N/A                                     ; 178.79 MHz ( period = 5.593 ns )                    ; count_ture:inst12|cifra_unitati[2]                                   ; count_ture:inst12|cifra_unitati[0]                                   ; clk        ; clk      ; None                        ; None                      ; 5.073 ns                ;
; N/A                                     ; 179.05 MHz ( period = 5.585 ns )                    ; count_ture:inst12|cifra_unitati[2]                                   ; count_ture:inst12|cifra_unitati[1]                                   ; clk        ; clk      ; None                        ; None                      ; 5.065 ns                ;
; N/A                                     ; 179.21 MHz ( period = 5.580 ns )                    ; count_ture:inst12|cifra_unitati[3]                                   ; count_ture:inst12|cifra_unitati[0]                                   ; clk        ; clk      ; None                        ; None                      ; 5.060 ns                ;
; N/A                                     ; 179.47 MHz ( period = 5.572 ns )                    ; count_ture:inst12|cifra_unitati[3]                                   ; count_ture:inst12|cifra_unitati[1]                                   ; clk        ; clk      ; None                        ; None                      ; 5.052 ns                ;
; N/A                                     ; 182.62 MHz ( period = 5.476 ns )                    ; count_ture:inst12|cifra_zeci[0]                                      ; afisare_multiplexata:inst11|digit_2[0]                               ; clk        ; clk      ; None                        ; None                      ; 1.096 ns                ;
; N/A                                     ; 183.22 MHz ( period = 5.458 ns )                    ; count_ture:inst12|cifra_unitati[0]                                   ; count_ture:inst12|cifra_unitati[2]                                   ; clk        ; clk      ; None                        ; None                      ; 4.938 ns                ;
; N/A                                     ; 183.86 MHz ( period = 5.439 ns )                    ; afisare_multiplexata:inst11|digit_3[0]                               ; afisare_multiplexata:inst11|c                                        ; clk        ; clk      ; None                        ; None                      ; 5.343 ns                ;
; N/A                                     ; 184.09 MHz ( period = 5.432 ns )                    ; afisare_multiplexata:inst11|digit_3[0]                               ; afisare_multiplexata:inst11|g                                        ; clk        ; clk      ; None                        ; None                      ; 5.340 ns                ;
; N/A                                     ; 187.09 MHz ( period = 5.345 ns )                    ; count_ture:inst12|cifra_unitati[0]                                   ; count_ture:inst12|cifra_unitati[3]                                   ; clk        ; clk      ; None                        ; None                      ; 4.825 ns                ;
; N/A                                     ; 188.04 MHz ( period = 5.318 ns )                    ; count_ture:inst12|cifra_unitati[1]                                   ; count_ture:inst12|cifra_unitati[2]                                   ; clk        ; clk      ; None                        ; None                      ; 4.798 ns                ;
; N/A                                     ; 188.08 MHz ( period = 5.317 ns )                    ; count_ture:inst12|cifra_unitati[0]                                   ; count_ture:inst12|cifra_unitati[0]                                   ; clk        ; clk      ; None                        ; None                      ; 4.797 ns                ;
; N/A                                     ; 188.36 MHz ( period = 5.309 ns )                    ; count_ture:inst12|cifra_unitati[0]                                   ; count_ture:inst12|cifra_unitati[1]                                   ; clk        ; clk      ; None                        ; None                      ; 4.789 ns                ;
; N/A                                     ; 192.09 MHz ( period = 5.206 ns )                    ; count_ture:inst12|cifra_unitati[1]                                   ; count_ture:inst12|cifra_unitati[3]                                   ; clk        ; clk      ; None                        ; None                      ; 4.686 ns                ;
; N/A                                     ; 193.16 MHz ( period = 5.177 ns )                    ; count_ture:inst12|cifra_unitati[1]                                   ; count_ture:inst12|cifra_unitati[0]                                   ; clk        ; clk      ; None                        ; None                      ; 4.657 ns                ;
; N/A                                     ; 193.46 MHz ( period = 5.169 ns )                    ; count_ture:inst12|cifra_unitati[1]                                   ; count_ture:inst12|cifra_unitati[1]                                   ; clk        ; clk      ; None                        ; None                      ; 4.649 ns                ;
; N/A                                     ; 195.20 MHz ( period = 5.123 ns )                    ; count_ture:inst12|cifra_unitati[0]                                   ; afisare_multiplexata:inst11|digit_3[0]                               ; clk        ; clk      ; None                        ; None                      ; 0.756 ns                ;
; N/A                                     ; 198.18 MHz ( period = 5.046 ns )                    ; afisare_multiplexata:inst11|digit_3[0]                               ; afisare_multiplexata:inst11|e                                        ; clk        ; clk      ; None                        ; None                      ; 5.220 ns                ;
; N/A                                     ; 198.33 MHz ( period = 5.042 ns )                    ; afisare_multiplexata:inst11|digit_3[0]                               ; afisare_multiplexata:inst11|d                                        ; clk        ; clk      ; None                        ; None                      ; 4.929 ns                ;
; N/A                                     ; 211.77 MHz ( period = 4.722 ns )                    ; debouncing:inst3|inst1                                               ; count_ture:inst12|cifra_zeci[0]                                      ; clk        ; clk      ; None                        ; None                      ; 4.371 ns                ;
; N/A                                     ; 211.77 MHz ( period = 4.722 ns )                    ; debouncing:inst3|inst1                                               ; count_ture:inst12|cifra_zeci[3]                                      ; clk        ; clk      ; None                        ; None                      ; 4.371 ns                ;
; N/A                                     ; 211.77 MHz ( period = 4.722 ns )                    ; debouncing:inst3|inst1                                               ; count_ture:inst12|cifra_zeci[2]                                      ; clk        ; clk      ; None                        ; None                      ; 4.371 ns                ;
; N/A                                     ; 211.77 MHz ( period = 4.722 ns )                    ; debouncing:inst3|inst1                                               ; count_ture:inst12|cifra_zeci[1]                                      ; clk        ; clk      ; None                        ; None                      ; 4.371 ns                ;
; N/A                                     ; 219.01 MHz ( period = 4.566 ns )                    ; afisare_multiplexata:inst11|digit_4[0]                               ; afisare_multiplexata:inst11|c                                        ; clk        ; clk      ; None                        ; None                      ; 4.470 ns                ;
; N/A                                     ; 219.35 MHz ( period = 4.559 ns )                    ; afisare_multiplexata:inst11|digit_4[0]                               ; afisare_multiplexata:inst11|g                                        ; clk        ; clk      ; None                        ; None                      ; 4.467 ns                ;
; N/A                                     ; 227.07 MHz ( period = 4.404 ns )                    ; afisare_multiplexata:inst11|digit_2[0]                               ; afisare_multiplexata:inst11|c                                        ; clk        ; clk      ; None                        ; None                      ; 4.308 ns                ;
; N/A                                     ; 227.43 MHz ( period = 4.397 ns )                    ; afisare_multiplexata:inst11|digit_2[0]                               ; afisare_multiplexata:inst11|g                                        ; clk        ; clk      ; None                        ; None                      ; 4.305 ns                ;
; N/A                                     ; 229.52 MHz ( period = 4.357 ns )                    ; afisare_multiplexata:inst11|digit_3[0]                               ; afisare_multiplexata:inst11|f                                        ; clk        ; clk      ; None                        ; None                      ; 4.262 ns                ;
; N/A                                     ; 230.20 MHz ( period = 4.344 ns )                    ; afisare_multiplexata:inst11|digit_3[0]                               ; afisare_multiplexata:inst11|b                                        ; clk        ; clk      ; None                        ; None                      ; 4.515 ns                ;
; N/A                                     ; 230.41 MHz ( period = 4.340 ns )                    ; afisare_multiplexata:inst11|digit_3[0]                               ; afisare_multiplexata:inst11|a                                        ; clk        ; clk      ; None                        ; None                      ; 4.501 ns                ;
; N/A                                     ; 232.50 MHz ( period = 4.301 ns )                    ; debouncing:inst3|inst                                                ; count_ture:inst12|cifra_unitati[1]                                   ; clk        ; clk      ; None                        ; None                      ; 3.937 ns                ;
; N/A                                     ; 237.25 MHz ( period = 4.215 ns )                    ; debouncing:inst3|inst1                                               ; count_ture:inst12|cifra_unitati[2]                                   ; clk        ; clk      ; None                        ; None                      ; 3.851 ns                ;
; N/A                                     ; 239.64 MHz ( period = 4.173 ns )                    ; afisare_multiplexata:inst11|digit_4[0]                               ; afisare_multiplexata:inst11|e                                        ; clk        ; clk      ; None                        ; None                      ; 4.347 ns                ;
; N/A                                     ; 239.87 MHz ( period = 4.169 ns )                    ; afisare_multiplexata:inst11|digit_4[0]                               ; afisare_multiplexata:inst11|d                                        ; clk        ; clk      ; None                        ; None                      ; 4.056 ns                ;
; N/A                                     ; 243.19 MHz ( period = 4.112 ns )                    ; debouncing:inst3|inst                                                ; count_ture:inst12|cifra_zeci[0]                                      ; clk        ; clk      ; None                        ; None                      ; 3.761 ns                ;
; N/A                                     ; 243.19 MHz ( period = 4.112 ns )                    ; debouncing:inst3|inst                                                ; count_ture:inst12|cifra_zeci[3]                                      ; clk        ; clk      ; None                        ; None                      ; 3.761 ns                ;
; N/A                                     ; 243.19 MHz ( period = 4.112 ns )                    ; debouncing:inst3|inst                                                ; count_ture:inst12|cifra_zeci[2]                                      ; clk        ; clk      ; None                        ; None                      ; 3.761 ns                ;
; N/A                                     ; 243.19 MHz ( period = 4.112 ns )                    ; debouncing:inst3|inst                                                ; count_ture:inst12|cifra_zeci[1]                                      ; clk        ; clk      ; None                        ; None                      ; 3.761 ns                ;
; N/A                                     ; 249.31 MHz ( period = 4.011 ns )                    ; afisare_multiplexata:inst11|digit_2[0]                               ; afisare_multiplexata:inst11|e                                        ; clk        ; clk      ; None                        ; None                      ; 4.185 ns                ;
; N/A                                     ; 249.56 MHz ( period = 4.007 ns )                    ; afisare_multiplexata:inst11|digit_2[0]                               ; afisare_multiplexata:inst11|d                                        ; clk        ; clk      ; None                        ; None                      ; 3.894 ns                ;
; N/A                                     ; 256.48 MHz ( period = 3.899 ns )                    ; count_ture:inst12|cifra_zeci[3]                                      ; count_ture:inst12|cifra_zeci[3]                                      ; clk        ; clk      ; None                        ; None                      ; 3.379 ns                ;
; N/A                                     ; 256.48 MHz ( period = 3.899 ns )                    ; count_ture:inst12|cifra_zeci[3]                                      ; count_ture:inst12|cifra_zeci[1]                                      ; clk        ; clk      ; None                        ; None                      ; 3.379 ns                ;
; N/A                                     ; 256.74 MHz ( period = 3.895 ns )                    ; count_ture:inst12|cifra_zeci[3]                                      ; count_ture:inst12|cifra_zeci[2]                                      ; clk        ; clk      ; None                        ; None                      ; 3.375 ns                ;
; N/A                                     ; 277.39 MHz ( period = 3.605 ns )                    ; debouncing:inst3|inst                                                ; count_ture:inst12|cifra_unitati[2]                                   ; clk        ; clk      ; None                        ; None                      ; 3.241 ns                ;
; N/A                                     ; 285.96 MHz ( period = 3.497 ns )                    ; debouncing:inst3|inst1                                               ; count_ture:inst12|cifra_unitati[0]                                   ; clk        ; clk      ; None                        ; None                      ; 3.133 ns                ;
; N/A                                     ; 287.03 MHz ( period = 3.484 ns )                    ; afisare_multiplexata:inst11|digit_4[0]                               ; afisare_multiplexata:inst11|f                                        ; clk        ; clk      ; None                        ; None                      ; 3.389 ns                ;
; N/A                                     ; 288.10 MHz ( period = 3.471 ns )                    ; afisare_multiplexata:inst11|digit_4[0]                               ; afisare_multiplexata:inst11|b                                        ; clk        ; clk      ; None                        ; None                      ; 3.642 ns                ;
; N/A                                     ; 288.43 MHz ( period = 3.467 ns )                    ; afisare_multiplexata:inst11|digit_4[0]                               ; afisare_multiplexata:inst11|a                                        ; clk        ; clk      ; None                        ; None                      ; 3.628 ns                ;
; N/A                                     ; 292.23 MHz ( period = 3.422 ns )                    ; count_ture:inst12|cifra_zeci[3]                                      ; count_ture:inst12|cifra_zeci[0]                                      ; clk        ; clk      ; None                        ; None                      ; 2.902 ns                ;
; N/A                                     ; 301.02 MHz ( period = 3.322 ns )                    ; afisare_multiplexata:inst11|digit_2[0]                               ; afisare_multiplexata:inst11|f                                        ; clk        ; clk      ; None                        ; None                      ; 3.227 ns                ;
; N/A                                     ; 302.21 MHz ( period = 3.309 ns )                    ; afisare_multiplexata:inst11|digit_2[0]                               ; afisare_multiplexata:inst11|b                                        ; clk        ; clk      ; None                        ; None                      ; 3.480 ns                ;
; N/A                                     ; 302.57 MHz ( period = 3.305 ns )                    ; afisare_multiplexata:inst11|digit_2[0]                               ; afisare_multiplexata:inst11|a                                        ; clk        ; clk      ; None                        ; None                      ; 3.466 ns                ;
; N/A                                     ; 307.50 MHz ( period = 3.252 ns )                    ; debouncing:inst3|inst1                                               ; count_ture:inst12|cifra_unitati[1]                                   ; clk        ; clk      ; None                        ; None                      ; 2.888 ns                ;
; N/A                                     ; 312.79 MHz ( period = 3.197 ns )                    ; debouncing:inst3|inst1                                               ; count_ture:inst12|cifra_unitati[3]                                   ; clk        ; clk      ; None                        ; None                      ; 2.833 ns                ;
; N/A                                     ; 315.66 MHz ( period = 3.168 ns )                    ; count_ture:inst12|cifra_zeci[2]                                      ; count_ture:inst12|cifra_zeci[3]                                      ; clk        ; clk      ; None                        ; None                      ; 2.648 ns                ;
; N/A                                     ; 315.66 MHz ( period = 3.168 ns )                    ; count_ture:inst12|cifra_zeci[2]                                      ; count_ture:inst12|cifra_zeci[1]                                      ; clk        ; clk      ; None                        ; None                      ; 2.648 ns                ;
; N/A                                     ; 316.06 MHz ( period = 3.164 ns )                    ; count_ture:inst12|cifra_zeci[2]                                      ; count_ture:inst12|cifra_zeci[2]                                      ; clk        ; clk      ; None                        ; None                      ; 2.644 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|cifra_zeci[1]                                      ; count_ture:inst12|cifra_zeci[3]                                      ; clk        ; clk      ; None                        ; None                      ; 2.362 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|cifra_zeci[1]                                      ; count_ture:inst12|cifra_zeci[1]                                      ; clk        ; clk      ; None                        ; None                      ; 2.362 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|cifra_zeci[1]                                      ; count_ture:inst12|cifra_zeci[2]                                      ; clk        ; clk      ; None                        ; None                      ; 2.358 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_1000:inst18|numarator_10:inst2|inst10                        ; divizor_1000:inst18|numarator_10:inst2|inst12                        ; clk        ; clk      ; None                        ; None                      ; 1.228 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_1000:inst18|numarator_10:inst2|inst11                        ; divizor_1000:inst18|numarator_10:inst2|inst12                        ; clk        ; clk      ; None                        ; None                      ; 1.160 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|cifra_zeci[2]                                      ; count_ture:inst12|cifra_zeci[0]                                      ; clk        ; clk      ; None                        ; None                      ; 2.171 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; afisare_multiplexata:inst11|generator_adresa[0]                      ; afisare_multiplexata:inst11|generator_adresa[1]                      ; clk        ; clk      ; None                        ; None                      ; 2.370 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; debouncing:inst3|inst                                                ; count_ture:inst12|cifra_unitati[3]                                   ; clk        ; clk      ; None                        ; None                      ; 2.219 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; debouncing:inst3|inst                                                ; count_ture:inst12|cifra_unitati[0]                                   ; clk        ; clk      ; None                        ; None                      ; 2.219 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|cifra_zeci[1]                                      ; count_ture:inst12|cifra_zeci[0]                                      ; clk        ; clk      ; None                        ; None                      ; 1.885 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_1000:inst18|numarator_10:inst2|inst9                         ; divizor_1000:inst18|numarator_10:inst2|inst12                        ; clk        ; clk      ; None                        ; None                      ; 0.759 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|cifra_zeci[0]                                      ; count_ture:inst12|cifra_zeci[3]                                      ; clk        ; clk      ; None                        ; None                      ; 1.857 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|cifra_zeci[0]                                      ; count_ture:inst12|cifra_zeci[1]                                      ; clk        ; clk      ; None                        ; None                      ; 1.857 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|cifra_zeci[0]                                      ; count_ture:inst12|cifra_zeci[2]                                      ; clk        ; clk      ; None                        ; None                      ; 1.853 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; afisare_multiplexata:inst11|generator_adresa[1]                      ; afisare_multiplexata:inst11|c                                        ; clk        ; clk      ; None                        ; None                      ; 8.365 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; afisare_multiplexata:inst11|generator_adresa[1]                      ; afisare_multiplexata:inst11|g                                        ; clk        ; clk      ; None                        ; None                      ; 8.362 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_10:inst4|inst10                      ; divizor_frecventa:inst2|divizor_10:inst4|inst12                      ; clk        ; clk      ; None                        ; None                      ; 1.779 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; afisare_multiplexata:inst11|generator_adresa[0]                      ; afisare_multiplexata:inst11|c                                        ; clk        ; clk      ; None                        ; None                      ; 8.145 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; afisare_multiplexata:inst11|generator_adresa[0]                      ; afisare_multiplexata:inst11|g                                        ; clk        ; clk      ; None                        ; None                      ; 8.142 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; Selectie_proba:inst1|circuit[1]                                      ; Selectie_proba:inst1|led1                                            ; clk        ; clk      ; None                        ; None                      ; 1.520 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst11  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 1.514 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; afisare_multiplexata:inst11|digit_3[2]                               ; afisare_multiplexata:inst11|c                                        ; clk        ; clk      ; None                        ; None                      ; 8.050 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_10:inst4|inst9                       ; divizor_frecventa:inst2|divizor_10:inst4|inst12                      ; clk        ; clk      ; None                        ; None                      ; 1.493 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; afisare_multiplexata:inst11|digit_3[2]                               ; afisare_multiplexata:inst11|g                                        ; clk        ; clk      ; None                        ; None                      ; 8.047 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; afisare_multiplexata:inst11|digit_2[2]                               ; afisare_multiplexata:inst11|c                                        ; clk        ; clk      ; None                        ; None                      ; 8.032 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; afisare_multiplexata:inst11|digit_2[2]                               ; afisare_multiplexata:inst11|g                                        ; clk        ; clk      ; None                        ; None                      ; 8.029 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_10:inst|inst10                       ; divizor_frecventa:inst2|divizor_10:inst|inst12                       ; clk        ; clk      ; None                        ; None                      ; 1.234 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_1000:inst18|numarator_10:inst|inst10                         ; divizor_1000:inst18|numarator_10:inst|inst12                         ; clk        ; clk      ; None                        ; None                      ; 1.234 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; afisare_multiplexata:inst11|generator_adresa[1]                      ; afisare_multiplexata:inst11|e                                        ; clk        ; clk      ; None                        ; None                      ; 8.241 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; afisare_multiplexata:inst11|generator_adresa[1]                      ; afisare_multiplexata:inst11|d                                        ; clk        ; clk      ; None                        ; None                      ; 7.951 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|cifra_zeci[0]                                      ; count_ture:inst12|cifra_zeci[0]                                      ; clk        ; clk      ; None                        ; None                      ; 1.380 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; Selectie_proba:inst1|circuit[0]                                      ; Selectie_proba:inst1|led1                                            ; clk        ; clk      ; None                        ; None                      ; 1.370 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_1000:inst18|numarator_10:inst|inst9                          ; divizor_frecventa:inst2|divizor_10:inst|inst12                       ; clk        ; clk      ; None                        ; None                      ; 1.166 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_1000:inst18|numarator_10:inst|inst9                          ; divizor_1000:inst18|numarator_10:inst|inst12                         ; clk        ; clk      ; None                        ; None                      ; 1.164 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_10:inst4|inst9                       ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst11  ; clk        ; clk      ; None                        ; None                      ; 1.531 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_10:inst4|inst9                       ; divizor_frecventa:inst2|divizor_10:inst4|inst11                      ; clk        ; clk      ; None                        ; None                      ; 1.531 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_1000:inst|numarator_10:inst2|inst11                          ; divizor_1000:inst|numarator_10:inst2|inst12                          ; clk        ; clk      ; None                        ; None                      ; 1.518 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; afisare_multiplexata:inst11|generator_adresa[0]                      ; afisare_multiplexata:inst11|e                                        ; clk        ; clk      ; None                        ; None                      ; 8.021 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; afisare_multiplexata:inst11|generator_adresa[0]                      ; afisare_multiplexata:inst11|d                                        ; clk        ; clk      ; None                        ; None                      ; 7.731 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_10:inst4|inst11                      ; divizor_frecventa:inst2|divizor_10:inst4|inst12                      ; clk        ; clk      ; None                        ; None                      ; 1.178 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_10:inst4|inst9                       ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 1.166 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_10:inst4|inst10                      ; divizor_frecventa:inst2|divizor_10:inst4|inst11                      ; clk        ; clk      ; None                        ; None                      ; 1.390 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; afisare_multiplexata:inst11|digit_3[2]                               ; afisare_multiplexata:inst11|e                                        ; clk        ; clk      ; None                        ; None                      ; 7.926 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; afisare_multiplexata:inst11|digit_3[2]                               ; afisare_multiplexata:inst11|d                                        ; clk        ; clk      ; None                        ; None                      ; 7.636 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; afisare_multiplexata:inst11|digit_2[2]                               ; afisare_multiplexata:inst11|e                                        ; clk        ; clk      ; None                        ; None                      ; 7.908 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; afisare_multiplexata:inst11|digit_2[2]                               ; afisare_multiplexata:inst11|d                                        ; clk        ; clk      ; None                        ; None                      ; 7.618 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_1000:inst|numarator_10:inst1|inst9                           ; divizor_1000:inst|numarator_10:inst1|inst11                          ; clk        ; clk      ; None                        ; None                      ; 1.255 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_1000:inst|numarator_10:inst|inst10                           ; divizor_1000:inst|numarator_10:inst|inst12                           ; clk        ; clk      ; None                        ; None                      ; 1.251 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst9  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst10 ; clk        ; clk      ; None                        ; None                      ; 1.239 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; Selectie_proba:inst1|circuit[1]                                      ; Selectie_proba:inst1|led3                                            ; clk        ; clk      ; None                        ; None                      ; 0.994 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst11  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 1.237 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst9  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst10 ; clk        ; clk      ; None                        ; None                      ; 1.234 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; Selectie_proba:inst1|circuit[1]                                      ; Selectie_proba:inst1|led2                                            ; clk        ; clk      ; None                        ; None                      ; 0.989 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_10:inst4|inst12                      ; divizor_frecventa:inst2|divizor_10:inst4|inst12                      ; clk        ; clk      ; None                        ; None                      ; 1.233 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; debouncing:inst3|inst                                                ; debouncing:inst3|inst1                                               ; clk        ; clk      ; None                        ; None                      ; 1.233 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst9  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst11 ; clk        ; clk      ; None                        ; None                      ; 1.230 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_1000:inst18|numarator_10:inst2|inst10                        ; divizor_1000:inst18|numarator_10:inst2|inst11                        ; clk        ; clk      ; None                        ; None                      ; 1.227 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst9  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst10 ; clk        ; clk      ; None                        ; None                      ; 1.226 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst10  ; clk        ; clk      ; None                        ; None                      ; 1.470 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst11 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.217 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_1000:inst18|numarator_10:inst1|inst11                        ; divizor_1000:inst18|numarator_10:inst1|inst12                        ; clk        ; clk      ; None                        ; None                      ; 1.212 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_1000:inst18|numarator_10:inst|inst9                          ; divizor_frecventa:inst2|divizor_10:inst|inst11                       ; clk        ; clk      ; None                        ; None                      ; 1.211 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_1000:inst18|numarator_10:inst|inst9                          ; divizor_1000:inst18|numarator_10:inst|inst11                         ; clk        ; clk      ; None                        ; None                      ; 1.210 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_1000:inst|numarator_10:inst1|inst9                           ; divizor_1000:inst|numarator_10:inst1|inst12                          ; clk        ; clk      ; None                        ; None                      ; 1.206 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst9  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.195 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst9  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.191 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst10  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 1.190 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_1000:inst18|numarator_10:inst1|inst10                        ; divizor_1000:inst18|numarator_10:inst1|inst11                        ; clk        ; clk      ; None                        ; None                      ; 1.189 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_1000:inst18|numarator_10:inst1|inst10                        ; divizor_1000:inst18|numarator_10:inst1|inst12                        ; clk        ; clk      ; None                        ; None                      ; 1.188 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_1000:inst|numarator_10:inst2|inst10                          ; divizor_1000:inst|numarator_10:inst2|inst12                          ; clk        ; clk      ; None                        ; None                      ; 1.186 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_1000:inst|numarator_10:inst2|inst12                          ; divizor_1000:inst|numarator_10:inst2|inst10                          ; clk        ; clk      ; None                        ; None                      ; 1.186 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_1000:inst|numarator_10:inst1|inst12                          ; divizor_1000:inst|numarator_10:inst1|inst10                          ; clk        ; clk      ; None                        ; None                      ; 1.186 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst9  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst10 ; clk        ; clk      ; None                        ; None                      ; 1.185 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst10  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst11  ; clk        ; clk      ; None                        ; None                      ; 1.185 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst10  ; clk        ; clk      ; None                        ; None                      ; 1.185 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_1000:inst|numarator_10:inst2|inst10                          ; divizor_1000:inst|numarator_10:inst2|inst11                          ; clk        ; clk      ; None                        ; None                      ; 1.185 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst10 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst11 ; clk        ; clk      ; None                        ; None                      ; 1.184 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst9  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.184 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_1000:inst|numarator_10:inst|inst9                            ; divizor_1000:inst|numarator_10:inst|inst11                           ; clk        ; clk      ; None                        ; None                      ; 1.184 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst10 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst11 ; clk        ; clk      ; None                        ; None                      ; 1.183 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_10:inst|inst11                       ; divizor_frecventa:inst2|divizor_10:inst|inst12                       ; clk        ; clk      ; None                        ; None                      ; 0.745 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_1000:inst|numarator_10:inst|inst9                            ; divizor_1000:inst|numarator_10:inst|inst10                           ; clk        ; clk      ; None                        ; None                      ; 1.178 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_1000:inst|numarator_10:inst|inst11                           ; divizor_1000:inst|numarator_10:inst|inst12                           ; clk        ; clk      ; None                        ; None                      ; 1.177 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_1000:inst18|numarator_10:inst|inst11                         ; divizor_1000:inst18|numarator_10:inst|inst12                         ; clk        ; clk      ; None                        ; None                      ; 0.744 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst10 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.174 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst10 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.173 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; START_STOP:inst15|inst                                               ; START_STOP:inst15|inst                                               ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst10 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst11 ; clk        ; clk      ; None                        ; None                      ; 1.171 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_1000:inst18|numarator_10:inst1|inst12                        ; divizor_1000:inst18|numarator_10:inst1|inst10                        ; clk        ; clk      ; None                        ; None                      ; 1.170 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst11 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.165 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_1000:inst|numarator_10:inst1|inst11                          ; divizor_1000:inst|numarator_10:inst1|inst12                          ; clk        ; clk      ; None                        ; None                      ; 1.153 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst11 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.152 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; debouncing:inst5|inst                                                ; debouncing:inst5|inst1                                               ; clk        ; clk      ; None                        ; None                      ; 1.148 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; debouncing:inst17|inst                                               ; debouncing:inst17|inst1                                              ; clk        ; clk      ; None                        ; None                      ; 1.128 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_5:inst3|inst                         ; divizor_frecventa:inst2|divizor_5:inst3|inst2                        ; clk        ; clk      ; None                        ; None                      ; 1.127 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_10:inst|inst12                       ; divizor_frecventa:inst2|divizor_10:inst|inst10                       ; clk        ; clk      ; None                        ; None                      ; 1.477 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; Selectie_proba:inst1|circuit[0]                                      ; Selectie_proba:inst1|led2                                            ; clk        ; clk      ; None                        ; None                      ; 0.793 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; Selectie_proba:inst1|circuit[0]                                      ; Selectie_proba:inst1|led3                                            ; clk        ; clk      ; None                        ; None                      ; 0.792 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; Selectie_proba:inst1|circuit[0]                                      ; Selectie_proba:inst1|circuit[1]                                      ; clk        ; clk      ; None                        ; None                      ; 0.791 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; afisare_multiplexata:inst11|digit_2[3]                               ; afisare_multiplexata:inst11|c                                        ; clk        ; clk      ; None                        ; None                      ; 7.313 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst10  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 0.758 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; afisare_multiplexata:inst11|digit_2[3]                               ; afisare_multiplexata:inst11|g                                        ; clk        ; clk      ; None                        ; None                      ; 7.308 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; afisare_multiplexata:inst11|generator_adresa[1]                      ; afisare_multiplexata:inst11|f                                        ; clk        ; clk      ; None                        ; None                      ; 7.281 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; afisare_multiplexata:inst11|generator_adresa[1]                      ; afisare_multiplexata:inst11|b                                        ; clk        ; clk      ; None                        ; None                      ; 7.533 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; afisare_multiplexata:inst11|generator_adresa[1]                      ; afisare_multiplexata:inst11|a                                        ; clk        ; clk      ; None                        ; None                      ; 7.520 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_10:inst4|inst12                      ; divizor_frecventa:inst2|divizor_10:inst4|inst10                      ; clk        ; clk      ; None                        ; None                      ; 1.191 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; debouncing:inst16|inst                                               ; debouncing:inst16|inst1                                              ; clk        ; clk      ; None                        ; None                      ; 0.904 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_1000:inst18|numarator_10:inst|inst9                          ; divizor_frecventa:inst2|divizor_10:inst|inst10                       ; clk        ; clk      ; None                        ; None                      ; 0.789 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; afisare_multiplexata:inst11|digit_3[3]                               ; afisare_multiplexata:inst11|c                                        ; clk        ; clk      ; None                        ; None                      ; 7.091 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_1000:inst18|numarator_10:inst|inst9                          ; divizor_1000:inst18|numarator_10:inst|inst10                         ; clk        ; clk      ; None                        ; None                      ; 0.788 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_10:inst4|inst9                       ; divizor_frecventa:inst2|divizor_10:inst4|inst10                      ; clk        ; clk      ; None                        ; None                      ; 0.787 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_10:inst4|inst9                       ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst10  ; clk        ; clk      ; None                        ; None                      ; 0.786 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; afisare_multiplexata:inst11|digit_3[3]                               ; afisare_multiplexata:inst11|g                                        ; clk        ; clk      ; None                        ; None                      ; 7.086 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_1000:inst|numarator_10:inst1|inst10                          ; divizor_1000:inst|numarator_10:inst1|inst11                          ; clk        ; clk      ; None                        ; None                      ; 0.774 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_1000:inst|numarator_10:inst1|inst9                           ; divizor_1000:inst|numarator_10:inst1|inst10                          ; clk        ; clk      ; None                        ; None                      ; 0.774 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_1000:inst|numarator_10:inst|inst10                           ; divizor_1000:inst|numarator_10:inst|inst11                           ; clk        ; clk      ; None                        ; None                      ; 0.774 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_1000:inst|numarator_10:inst1|inst10                          ; divizor_1000:inst|numarator_10:inst1|inst12                          ; clk        ; clk      ; None                        ; None                      ; 0.772 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst9   ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst10  ; clk        ; clk      ; None                        ; None                      ; 0.771 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                      ;                                                                      ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'senzor_2'                                                                                                                                                                                                        ;
+-------+----------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)             ; From                               ; To                                 ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+----------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 198.45 MHz ( period = 5.039 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[5] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 3.653 ns                ;
; N/A   ; 202.92 MHz ( period = 4.928 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[5] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 3.701 ns                ;
; N/A   ; 203.38 MHz ( period = 4.917 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[5] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 3.511 ns                ;
; N/A   ; 205.93 MHz ( period = 4.856 ns ) ; Logica_miscare:inst6|count_ture[4] ; Logica_miscare:inst6|count_ture[5] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 3.471 ns                ;
; N/A   ; 206.91 MHz ( period = 4.833 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[5] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 3.428 ns                ;
; N/A   ; 208.33 MHz ( period = 4.800 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[7] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 3.375 ns                ;
; N/A   ; 213.27 MHz ( period = 4.689 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[7] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 3.423 ns                ;
; N/A   ; 213.77 MHz ( period = 4.678 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[3] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 3.391 ns                ;
; N/A   ; 213.77 MHz ( period = 4.678 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[7] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 3.233 ns                ;
; N/A   ; 214.27 MHz ( period = 4.667 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[3] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 3.201 ns                ;
; N/A   ; 216.45 MHz ( period = 4.620 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[4] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 3.265 ns                ;
; N/A   ; 216.59 MHz ( period = 4.617 ns ) ; Logica_miscare:inst6|count_ture[4] ; Logica_miscare:inst6|count_ture[7] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 3.193 ns                ;
; N/A   ; 216.78 MHz ( period = 4.613 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[2] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 3.424 ns                ;
; N/A   ; 217.30 MHz ( period = 4.602 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[2] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 3.234 ns                ;
; N/A   ; 217.68 MHz ( period = 4.594 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[7] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 3.150 ns                ;
; N/A   ; 218.20 MHz ( period = 4.583 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[3] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 3.118 ns                ;
; N/A   ; 220.75 MHz ( period = 4.530 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[6] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 3.129 ns                ;
; N/A   ; 221.68 MHz ( period = 4.511 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[1] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 3.328 ns                ;
; N/A   ; 221.78 MHz ( period = 4.509 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[4] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 3.313 ns                ;
; N/A   ; 222.32 MHz ( period = 4.498 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[4] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 3.123 ns                ;
; N/A   ; 223.96 MHz ( period = 4.465 ns ) ; Logica_miscare:inst6|count_ture[5] ; Logica_miscare:inst6|count_ture[7] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 3.232 ns                ;
; N/A   ; 226.30 MHz ( period = 4.419 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[6] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 3.177 ns                ;
; N/A   ; 226.55 MHz ( period = 4.414 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[4] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 3.040 ns                ;
; N/A   ; 226.86 MHz ( period = 4.408 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[6] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 2.987 ns                ;
; N/A   ; 227.48 MHz ( period = 4.396 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[3] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 2.950 ns                ;
; N/A   ; 230.04 MHz ( period = 4.347 ns ) ; Logica_miscare:inst6|count_ture[4] ; Logica_miscare:inst6|count_ture[6] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 2.947 ns                ;
; N/A   ; 231.27 MHz ( period = 4.324 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[6] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 2.904 ns                ;
; N/A   ; 232.02 MHz ( period = 4.310 ns ) ; Logica_miscare:inst6|count_ture[5] ; Logica_miscare:inst6|count_ture[5] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 3.116 ns                ;
; N/A   ; 232.23 MHz ( period = 4.306 ns ) ; Logica_miscare:inst6|count_ture[6] ; Logica_miscare:inst6|count_ture[7] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 2.861 ns                ;
; N/A   ; 238.38 MHz ( period = 4.195 ns ) ; Logica_miscare:inst6|count_ture[5] ; Logica_miscare:inst6|count_ture[6] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 2.986 ns                ;
; N/A   ; 242.42 MHz ( period = 4.125 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[2] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 2.758 ns                ;
; N/A   ; 243.49 MHz ( period = 4.107 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[1] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 2.745 ns                ;
; N/A   ; 247.28 MHz ( period = 4.044 ns ) ; Logica_miscare:inst6|count_ture[4] ; Logica_miscare:inst6|count_ture[4] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 2.690 ns                ;
; N/A   ; 249.13 MHz ( period = 4.014 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[0] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 2.817 ns                ;
; N/A   ; 274.57 MHz ( period = 3.642 ns ) ; Logica_miscare:inst6|count_ture[6] ; Logica_miscare:inst6|count_ture[6] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 2.221 ns                ;
; N/A   ; 315.06 MHz ( period = 3.174 ns ) ; Logica_miscare:inst6|count_ture[7] ; Logica_miscare:inst6|count_ture[7] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 1.909 ns                ;
+-------+----------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'senzon_1'                                                                                                                                                                                                        ;
+-------+----------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)             ; From                               ; To                                 ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+----------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 198.45 MHz ( period = 5.039 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[5] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.653 ns                ;
; N/A   ; 202.92 MHz ( period = 4.928 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[5] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.701 ns                ;
; N/A   ; 203.38 MHz ( period = 4.917 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[5] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.511 ns                ;
; N/A   ; 205.93 MHz ( period = 4.856 ns ) ; Logica_miscare:inst6|count_ture[4] ; Logica_miscare:inst6|count_ture[5] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.471 ns                ;
; N/A   ; 206.91 MHz ( period = 4.833 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[5] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.428 ns                ;
; N/A   ; 208.33 MHz ( period = 4.800 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[7] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.375 ns                ;
; N/A   ; 213.27 MHz ( period = 4.689 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[7] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.423 ns                ;
; N/A   ; 213.77 MHz ( period = 4.678 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[3] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.391 ns                ;
; N/A   ; 213.77 MHz ( period = 4.678 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[7] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.233 ns                ;
; N/A   ; 214.27 MHz ( period = 4.667 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[3] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.201 ns                ;
; N/A   ; 216.45 MHz ( period = 4.620 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[4] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.265 ns                ;
; N/A   ; 216.59 MHz ( period = 4.617 ns ) ; Logica_miscare:inst6|count_ture[4] ; Logica_miscare:inst6|count_ture[7] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.193 ns                ;
; N/A   ; 216.78 MHz ( period = 4.613 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[2] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.424 ns                ;
; N/A   ; 217.30 MHz ( period = 4.602 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[2] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.234 ns                ;
; N/A   ; 217.68 MHz ( period = 4.594 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[7] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.150 ns                ;
; N/A   ; 218.20 MHz ( period = 4.583 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[3] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.118 ns                ;
; N/A   ; 220.75 MHz ( period = 4.530 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[6] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.129 ns                ;
; N/A   ; 221.68 MHz ( period = 4.511 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[1] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.328 ns                ;
; N/A   ; 221.78 MHz ( period = 4.509 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[4] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.313 ns                ;
; N/A   ; 222.32 MHz ( period = 4.498 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[4] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.123 ns                ;
; N/A   ; 223.96 MHz ( period = 4.465 ns ) ; Logica_miscare:inst6|count_ture[5] ; Logica_miscare:inst6|count_ture[7] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.232 ns                ;
; N/A   ; 226.30 MHz ( period = 4.419 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[6] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.177 ns                ;
; N/A   ; 226.55 MHz ( period = 4.414 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[4] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.040 ns                ;
; N/A   ; 226.86 MHz ( period = 4.408 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[6] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 2.987 ns                ;
; N/A   ; 227.48 MHz ( period = 4.396 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[3] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 2.950 ns                ;
; N/A   ; 230.04 MHz ( period = 4.347 ns ) ; Logica_miscare:inst6|count_ture[4] ; Logica_miscare:inst6|count_ture[6] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 2.947 ns                ;
; N/A   ; 231.27 MHz ( period = 4.324 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[6] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 2.904 ns                ;
; N/A   ; 232.02 MHz ( period = 4.310 ns ) ; Logica_miscare:inst6|count_ture[5] ; Logica_miscare:inst6|count_ture[5] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.116 ns                ;
; N/A   ; 232.23 MHz ( period = 4.306 ns ) ; Logica_miscare:inst6|count_ture[6] ; Logica_miscare:inst6|count_ture[7] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 2.861 ns                ;
; N/A   ; 238.38 MHz ( period = 4.195 ns ) ; Logica_miscare:inst6|count_ture[5] ; Logica_miscare:inst6|count_ture[6] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 2.986 ns                ;
; N/A   ; 242.42 MHz ( period = 4.125 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[2] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 2.758 ns                ;
; N/A   ; 243.49 MHz ( period = 4.107 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[1] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 2.745 ns                ;
; N/A   ; 247.28 MHz ( period = 4.044 ns ) ; Logica_miscare:inst6|count_ture[4] ; Logica_miscare:inst6|count_ture[4] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 2.690 ns                ;
; N/A   ; 249.13 MHz ( period = 4.014 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[0] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 2.817 ns                ;
; N/A   ; 274.57 MHz ( period = 3.642 ns ) ; Logica_miscare:inst6|count_ture[6] ; Logica_miscare:inst6|count_ture[6] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 2.221 ns                ;
; N/A   ; 315.06 MHz ( period = 3.174 ns ) ; Logica_miscare:inst6|count_ture[7] ; Logica_miscare:inst6|count_ture[7] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 1.909 ns                ;
+-------+----------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'senzor_5'                                                                                                                                                                                                        ;
+-------+----------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)             ; From                               ; To                                 ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+----------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 198.45 MHz ( period = 5.039 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[5] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.653 ns                ;
; N/A   ; 202.92 MHz ( period = 4.928 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[5] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.701 ns                ;
; N/A   ; 203.38 MHz ( period = 4.917 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[5] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.511 ns                ;
; N/A   ; 205.93 MHz ( period = 4.856 ns ) ; Logica_miscare:inst6|count_ture[4] ; Logica_miscare:inst6|count_ture[5] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.471 ns                ;
; N/A   ; 206.91 MHz ( period = 4.833 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[5] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.428 ns                ;
; N/A   ; 208.33 MHz ( period = 4.800 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[7] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.375 ns                ;
; N/A   ; 213.27 MHz ( period = 4.689 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[7] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.423 ns                ;
; N/A   ; 213.77 MHz ( period = 4.678 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[3] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.391 ns                ;
; N/A   ; 213.77 MHz ( period = 4.678 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[7] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.233 ns                ;
; N/A   ; 214.27 MHz ( period = 4.667 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[3] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.201 ns                ;
; N/A   ; 216.45 MHz ( period = 4.620 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[4] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.265 ns                ;
; N/A   ; 216.59 MHz ( period = 4.617 ns ) ; Logica_miscare:inst6|count_ture[4] ; Logica_miscare:inst6|count_ture[7] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.193 ns                ;
; N/A   ; 216.78 MHz ( period = 4.613 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[2] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.424 ns                ;
; N/A   ; 217.30 MHz ( period = 4.602 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[2] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.234 ns                ;
; N/A   ; 217.68 MHz ( period = 4.594 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[7] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.150 ns                ;
; N/A   ; 218.20 MHz ( period = 4.583 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[3] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.118 ns                ;
; N/A   ; 220.75 MHz ( period = 4.530 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[6] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.129 ns                ;
; N/A   ; 221.68 MHz ( period = 4.511 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[1] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.328 ns                ;
; N/A   ; 221.78 MHz ( period = 4.509 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[4] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.313 ns                ;
; N/A   ; 222.32 MHz ( period = 4.498 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[4] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.123 ns                ;
; N/A   ; 223.96 MHz ( period = 4.465 ns ) ; Logica_miscare:inst6|count_ture[5] ; Logica_miscare:inst6|count_ture[7] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.232 ns                ;
; N/A   ; 226.30 MHz ( period = 4.419 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[6] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.177 ns                ;
; N/A   ; 226.55 MHz ( period = 4.414 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[4] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.040 ns                ;
; N/A   ; 226.86 MHz ( period = 4.408 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[6] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 2.987 ns                ;
; N/A   ; 227.48 MHz ( period = 4.396 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[3] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 2.950 ns                ;
; N/A   ; 230.04 MHz ( period = 4.347 ns ) ; Logica_miscare:inst6|count_ture[4] ; Logica_miscare:inst6|count_ture[6] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 2.947 ns                ;
; N/A   ; 231.27 MHz ( period = 4.324 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[6] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 2.904 ns                ;
; N/A   ; 232.02 MHz ( period = 4.310 ns ) ; Logica_miscare:inst6|count_ture[5] ; Logica_miscare:inst6|count_ture[5] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.116 ns                ;
; N/A   ; 232.23 MHz ( period = 4.306 ns ) ; Logica_miscare:inst6|count_ture[6] ; Logica_miscare:inst6|count_ture[7] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 2.861 ns                ;
; N/A   ; 238.38 MHz ( period = 4.195 ns ) ; Logica_miscare:inst6|count_ture[5] ; Logica_miscare:inst6|count_ture[6] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 2.986 ns                ;
; N/A   ; 242.42 MHz ( period = 4.125 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[2] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 2.758 ns                ;
; N/A   ; 243.49 MHz ( period = 4.107 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[1] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 2.745 ns                ;
; N/A   ; 247.28 MHz ( period = 4.044 ns ) ; Logica_miscare:inst6|count_ture[4] ; Logica_miscare:inst6|count_ture[4] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 2.690 ns                ;
; N/A   ; 249.13 MHz ( period = 4.014 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[0] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 2.817 ns                ;
; N/A   ; 274.57 MHz ( period = 3.642 ns ) ; Logica_miscare:inst6|count_ture[6] ; Logica_miscare:inst6|count_ture[6] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 2.221 ns                ;
; N/A   ; 315.06 MHz ( period = 3.174 ns ) ; Logica_miscare:inst6|count_ture[7] ; Logica_miscare:inst6|count_ture[7] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 1.909 ns                ;
+-------+----------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'senzor_4'                                                                                                                                                                                                        ;
+-------+----------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)             ; From                               ; To                                 ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+----------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 198.45 MHz ( period = 5.039 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[5] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 3.653 ns                ;
; N/A   ; 202.92 MHz ( period = 4.928 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[5] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 3.701 ns                ;
; N/A   ; 203.38 MHz ( period = 4.917 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[5] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 3.511 ns                ;
; N/A   ; 205.93 MHz ( period = 4.856 ns ) ; Logica_miscare:inst6|count_ture[4] ; Logica_miscare:inst6|count_ture[5] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 3.471 ns                ;
; N/A   ; 206.91 MHz ( period = 4.833 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[5] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 3.428 ns                ;
; N/A   ; 208.33 MHz ( period = 4.800 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[7] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 3.375 ns                ;
; N/A   ; 213.27 MHz ( period = 4.689 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[7] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 3.423 ns                ;
; N/A   ; 213.77 MHz ( period = 4.678 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[3] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 3.391 ns                ;
; N/A   ; 213.77 MHz ( period = 4.678 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[7] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 3.233 ns                ;
; N/A   ; 214.27 MHz ( period = 4.667 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[3] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 3.201 ns                ;
; N/A   ; 216.45 MHz ( period = 4.620 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[4] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 3.265 ns                ;
; N/A   ; 216.59 MHz ( period = 4.617 ns ) ; Logica_miscare:inst6|count_ture[4] ; Logica_miscare:inst6|count_ture[7] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 3.193 ns                ;
; N/A   ; 216.78 MHz ( period = 4.613 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[2] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 3.424 ns                ;
; N/A   ; 217.30 MHz ( period = 4.602 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[2] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 3.234 ns                ;
; N/A   ; 217.68 MHz ( period = 4.594 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[7] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 3.150 ns                ;
; N/A   ; 218.20 MHz ( period = 4.583 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[3] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 3.118 ns                ;
; N/A   ; 220.75 MHz ( period = 4.530 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[6] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 3.129 ns                ;
; N/A   ; 221.68 MHz ( period = 4.511 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[1] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 3.328 ns                ;
; N/A   ; 221.78 MHz ( period = 4.509 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[4] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 3.313 ns                ;
; N/A   ; 222.32 MHz ( period = 4.498 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[4] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 3.123 ns                ;
; N/A   ; 223.96 MHz ( period = 4.465 ns ) ; Logica_miscare:inst6|count_ture[5] ; Logica_miscare:inst6|count_ture[7] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 3.232 ns                ;
; N/A   ; 226.30 MHz ( period = 4.419 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[6] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 3.177 ns                ;
; N/A   ; 226.55 MHz ( period = 4.414 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[4] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 3.040 ns                ;
; N/A   ; 226.86 MHz ( period = 4.408 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[6] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 2.987 ns                ;
; N/A   ; 227.48 MHz ( period = 4.396 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[3] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 2.950 ns                ;
; N/A   ; 230.04 MHz ( period = 4.347 ns ) ; Logica_miscare:inst6|count_ture[4] ; Logica_miscare:inst6|count_ture[6] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 2.947 ns                ;
; N/A   ; 231.27 MHz ( period = 4.324 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[6] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 2.904 ns                ;
; N/A   ; 232.02 MHz ( period = 4.310 ns ) ; Logica_miscare:inst6|count_ture[5] ; Logica_miscare:inst6|count_ture[5] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 3.116 ns                ;
; N/A   ; 232.23 MHz ( period = 4.306 ns ) ; Logica_miscare:inst6|count_ture[6] ; Logica_miscare:inst6|count_ture[7] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 2.861 ns                ;
; N/A   ; 238.38 MHz ( period = 4.195 ns ) ; Logica_miscare:inst6|count_ture[5] ; Logica_miscare:inst6|count_ture[6] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 2.986 ns                ;
; N/A   ; 242.42 MHz ( period = 4.125 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[2] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 2.758 ns                ;
; N/A   ; 243.49 MHz ( period = 4.107 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[1] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 2.745 ns                ;
; N/A   ; 247.28 MHz ( period = 4.044 ns ) ; Logica_miscare:inst6|count_ture[4] ; Logica_miscare:inst6|count_ture[4] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 2.690 ns                ;
; N/A   ; 249.13 MHz ( period = 4.014 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[0] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 2.817 ns                ;
; N/A   ; 274.57 MHz ( period = 3.642 ns ) ; Logica_miscare:inst6|count_ture[6] ; Logica_miscare:inst6|count_ture[6] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 2.221 ns                ;
; N/A   ; 315.06 MHz ( period = 3.174 ns ) ; Logica_miscare:inst6|count_ture[7] ; Logica_miscare:inst6|count_ture[7] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 1.909 ns                ;
+-------+----------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clk'                                                                                                                                                                                                                                       ;
+------------------------------------------+-------------------------------------------------+-----------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                            ; To                                            ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-------------------------------------------------+-----------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_4[1]          ; afisare_multiplexata:inst11|f                 ; clk        ; clk      ; None                       ; None                       ; 1.761 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_4[1]          ; afisare_multiplexata:inst11|a                 ; clk        ; clk      ; None                       ; None                       ; 2.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_4[1]          ; afisare_multiplexata:inst11|b                 ; clk        ; clk      ; None                       ; None                       ; 2.012 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_4[1]          ; afisare_multiplexata:inst11|d                 ; clk        ; clk      ; None                       ; None                       ; 2.430 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_4[1]          ; afisare_multiplexata:inst11|e                 ; clk        ; clk      ; None                       ; None                       ; 2.718 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_4[1]          ; afisare_multiplexata:inst11|g                 ; clk        ; clk      ; None                       ; None                       ; 2.839 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_4[1]          ; afisare_multiplexata:inst11|c                 ; clk        ; clk      ; None                       ; None                       ; 2.843 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_4[2]          ; afisare_multiplexata:inst11|f                 ; clk        ; clk      ; None                       ; None                       ; 3.062 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_4[2]          ; afisare_multiplexata:inst11|a                 ; clk        ; clk      ; None                       ; None                       ; 3.301 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_4[2]          ; afisare_multiplexata:inst11|b                 ; clk        ; clk      ; None                       ; None                       ; 3.314 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_4[2]          ; afisare_multiplexata:inst11|d                 ; clk        ; clk      ; None                       ; None                       ; 3.732 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_1[1]          ; afisare_multiplexata:inst11|f                 ; clk        ; clk      ; None                       ; None                       ; 3.783 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_4[2]          ; afisare_multiplexata:inst11|e                 ; clk        ; clk      ; None                       ; None                       ; 4.022 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_1[1]          ; afisare_multiplexata:inst11|a                 ; clk        ; clk      ; None                       ; None                       ; 4.022 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_1[1]          ; afisare_multiplexata:inst11|b                 ; clk        ; clk      ; None                       ; None                       ; 4.034 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_4[2]          ; afisare_multiplexata:inst11|g                 ; clk        ; clk      ; None                       ; None                       ; 4.143 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_4[2]          ; afisare_multiplexata:inst11|c                 ; clk        ; clk      ; None                       ; None                       ; 4.146 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_1[1]          ; afisare_multiplexata:inst11|d                 ; clk        ; clk      ; None                       ; None                       ; 4.452 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_1[1]          ; afisare_multiplexata:inst11|e                 ; clk        ; clk      ; None                       ; None                       ; 4.740 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_1[1]          ; afisare_multiplexata:inst11|g                 ; clk        ; clk      ; None                       ; None                       ; 4.861 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_1[1]          ; afisare_multiplexata:inst11|c                 ; clk        ; clk      ; None                       ; None                       ; 4.865 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|generator_adresa[1] ; afisare_multiplexata:inst11|f                 ; clk        ; clk      ; None                       ; None                       ; 5.160 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_1[2]          ; afisare_multiplexata:inst11|f                 ; clk        ; clk      ; None                       ; None                       ; 5.206 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|generator_adresa[1] ; afisare_multiplexata:inst11|a                 ; clk        ; clk      ; None                       ; None                       ; 5.399 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|generator_adresa[1] ; afisare_multiplexata:inst11|b                 ; clk        ; clk      ; None                       ; None                       ; 5.413 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_1[2]          ; afisare_multiplexata:inst11|a                 ; clk        ; clk      ; None                       ; None                       ; 5.445 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_1[2]          ; afisare_multiplexata:inst11|b                 ; clk        ; clk      ; None                       ; None                       ; 5.458 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_2[1]          ; afisare_multiplexata:inst11|f                 ; clk        ; clk      ; None                       ; None                       ; 5.569 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|generator_adresa[0] ; afisare_multiplexata:inst11|f                 ; clk        ; clk      ; None                       ; None                       ; 5.651 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_3[1]          ; afisare_multiplexata:inst11|f                 ; clk        ; clk      ; None                       ; None                       ; 5.710 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_2[1]          ; afisare_multiplexata:inst11|a                 ; clk        ; clk      ; None                       ; None                       ; 5.808 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_2[1]          ; afisare_multiplexata:inst11|b                 ; clk        ; clk      ; None                       ; None                       ; 5.820 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|generator_adresa[1] ; afisare_multiplexata:inst11|d                 ; clk        ; clk      ; None                       ; None                       ; 5.827 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|generator_adresa[0] ; afisare_multiplexata:inst11|a                 ; clk        ; clk      ; None                       ; None                       ; 5.890 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|generator_adresa[0] ; afisare_multiplexata:inst11|b                 ; clk        ; clk      ; None                       ; None                       ; 5.902 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_1[2]          ; afisare_multiplexata:inst11|d                 ; clk        ; clk      ; None                       ; None                       ; 5.876 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_3[1]          ; afisare_multiplexata:inst11|a                 ; clk        ; clk      ; None                       ; None                       ; 5.949 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_3[1]          ; afisare_multiplexata:inst11|b                 ; clk        ; clk      ; None                       ; None                       ; 5.961 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_3[3]          ; afisare_multiplexata:inst11|f                 ; clk        ; clk      ; None                       ; None                       ; 6.006 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|generator_adresa[1] ; afisare_multiplexata:inst11|e                 ; clk        ; clk      ; None                       ; None                       ; 6.118 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_1[2]          ; afisare_multiplexata:inst11|e                 ; clk        ; clk      ; None                       ; None                       ; 6.166 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_2[3]          ; afisare_multiplexata:inst11|f                 ; clk        ; clk      ; None                       ; None                       ; 6.228 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|generator_adresa[1] ; afisare_multiplexata:inst11|g                 ; clk        ; clk      ; None                       ; None                       ; 6.238 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_3[3]          ; afisare_multiplexata:inst11|a                 ; clk        ; clk      ; None                       ; None                       ; 6.245 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|generator_adresa[1] ; afisare_multiplexata:inst11|c                 ; clk        ; clk      ; None                       ; None                       ; 6.241 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_3[3]          ; afisare_multiplexata:inst11|b                 ; clk        ; clk      ; None                       ; None                       ; 6.257 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_2[1]          ; afisare_multiplexata:inst11|d                 ; clk        ; clk      ; None                       ; None                       ; 6.238 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_1[2]          ; afisare_multiplexata:inst11|g                 ; clk        ; clk      ; None                       ; None                       ; 6.287 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_1[2]          ; afisare_multiplexata:inst11|c                 ; clk        ; clk      ; None                       ; None                       ; 6.290 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|generator_adresa[0] ; afisare_multiplexata:inst11|d                 ; clk        ; clk      ; None                       ; None                       ; 6.320 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_3[1]          ; afisare_multiplexata:inst11|d                 ; clk        ; clk      ; None                       ; None                       ; 6.379 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_2[3]          ; afisare_multiplexata:inst11|a                 ; clk        ; clk      ; None                       ; None                       ; 6.467 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_2[3]          ; afisare_multiplexata:inst11|b                 ; clk        ; clk      ; None                       ; None                       ; 6.479 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_2[1]          ; afisare_multiplexata:inst11|e                 ; clk        ; clk      ; None                       ; None                       ; 6.526 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|generator_adresa[0] ; afisare_multiplexata:inst11|e                 ; clk        ; clk      ; None                       ; None                       ; 6.608 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_2[1]          ; afisare_multiplexata:inst11|g                 ; clk        ; clk      ; None                       ; None                       ; 6.647 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_2[1]          ; afisare_multiplexata:inst11|c                 ; clk        ; clk      ; None                       ; None                       ; 6.651 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_3[1]          ; afisare_multiplexata:inst11|e                 ; clk        ; clk      ; None                       ; None                       ; 6.667 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_3[3]          ; afisare_multiplexata:inst11|d                 ; clk        ; clk      ; None                       ; None                       ; 6.675 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|generator_adresa[0] ; afisare_multiplexata:inst11|g                 ; clk        ; clk      ; None                       ; None                       ; 6.729 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|generator_adresa[0] ; afisare_multiplexata:inst11|c                 ; clk        ; clk      ; None                       ; None                       ; 6.733 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_3[1]          ; afisare_multiplexata:inst11|g                 ; clk        ; clk      ; None                       ; None                       ; 6.788 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_3[1]          ; afisare_multiplexata:inst11|c                 ; clk        ; clk      ; None                       ; None                       ; 6.792 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_2[3]          ; afisare_multiplexata:inst11|d                 ; clk        ; clk      ; None                       ; None                       ; 6.897 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_2[2]          ; afisare_multiplexata:inst11|f                 ; clk        ; clk      ; None                       ; None                       ; 6.948 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_3[3]          ; afisare_multiplexata:inst11|e                 ; clk        ; clk      ; None                       ; None                       ; 6.963 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_3[2]          ; afisare_multiplexata:inst11|f                 ; clk        ; clk      ; None                       ; None                       ; 6.966 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|generator_adresa[1] ; afisare_multiplexata:inst11|D3                ; clk        ; clk      ; None                       ; None                       ; 1.651 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|generator_adresa[1] ; afisare_multiplexata:inst11|D2                ; clk        ; clk      ; None                       ; None                       ; 1.655 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|generator_adresa[1] ; afisare_multiplexata:inst11|D1                ; clk        ; clk      ; None                       ; None                       ; 1.656 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|generator_adresa[1] ; afisare_multiplexata:inst11|D4                ; clk        ; clk      ; None                       ; None                       ; 1.656 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_3[3]          ; afisare_multiplexata:inst11|g                 ; clk        ; clk      ; None                       ; None                       ; 7.086 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_3[3]          ; afisare_multiplexata:inst11|c                 ; clk        ; clk      ; None                       ; None                       ; 7.091 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_2[3]          ; afisare_multiplexata:inst11|e                 ; clk        ; clk      ; None                       ; None                       ; 7.185 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_2[2]          ; afisare_multiplexata:inst11|a                 ; clk        ; clk      ; None                       ; None                       ; 7.187 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_2[2]          ; afisare_multiplexata:inst11|b                 ; clk        ; clk      ; None                       ; None                       ; 7.200 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_3[2]          ; afisare_multiplexata:inst11|a                 ; clk        ; clk      ; None                       ; None                       ; 7.205 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_3[2]          ; afisare_multiplexata:inst11|b                 ; clk        ; clk      ; None                       ; None                       ; 7.218 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_2[3]          ; afisare_multiplexata:inst11|g                 ; clk        ; clk      ; None                       ; None                       ; 7.308 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_2[3]          ; afisare_multiplexata:inst11|c                 ; clk        ; clk      ; None                       ; None                       ; 7.313 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_2[2]          ; afisare_multiplexata:inst11|d                 ; clk        ; clk      ; None                       ; None                       ; 7.618 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_3[2]          ; afisare_multiplexata:inst11|d                 ; clk        ; clk      ; None                       ; None                       ; 7.636 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_2[2]          ; afisare_multiplexata:inst11|e                 ; clk        ; clk      ; None                       ; None                       ; 7.908 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_3[2]          ; afisare_multiplexata:inst11|e                 ; clk        ; clk      ; None                       ; None                       ; 7.926 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_2[2]          ; afisare_multiplexata:inst11|g                 ; clk        ; clk      ; None                       ; None                       ; 8.029 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_2[2]          ; afisare_multiplexata:inst11|c                 ; clk        ; clk      ; None                       ; None                       ; 8.032 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_3[2]          ; afisare_multiplexata:inst11|g                 ; clk        ; clk      ; None                       ; None                       ; 8.047 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_3[2]          ; afisare_multiplexata:inst11|c                 ; clk        ; clk      ; None                       ; None                       ; 8.050 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|generator_adresa[0] ; afisare_multiplexata:inst11|D2                ; clk        ; clk      ; None                       ; None                       ; 3.214 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|generator_adresa[0] ; afisare_multiplexata:inst11|D4                ; clk        ; clk      ; None                       ; None                       ; 3.220 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|generator_adresa[0] ; afisare_multiplexata:inst11|D1                ; clk        ; clk      ; None                       ; None                       ; 3.300 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|generator_adresa[0] ; afisare_multiplexata:inst11|D3                ; clk        ; clk      ; None                       ; None                       ; 3.303 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_2[0]          ; afisare_multiplexata:inst11|f                 ; clk        ; clk      ; None                       ; None                       ; 3.227 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_4[0]          ; afisare_multiplexata:inst11|f                 ; clk        ; clk      ; None                       ; None                       ; 3.389 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_2[0]          ; afisare_multiplexata:inst11|a                 ; clk        ; clk      ; None                       ; None                       ; 3.466 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_2[0]          ; afisare_multiplexata:inst11|b                 ; clk        ; clk      ; None                       ; None                       ; 3.480 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_4[0]          ; afisare_multiplexata:inst11|a                 ; clk        ; clk      ; None                       ; None                       ; 3.628 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_4[0]          ; afisare_multiplexata:inst11|b                 ; clk        ; clk      ; None                       ; None                       ; 3.642 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_2[0]          ; afisare_multiplexata:inst11|d                 ; clk        ; clk      ; None                       ; None                       ; 3.894 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_4[0]          ; afisare_multiplexata:inst11|d                 ; clk        ; clk      ; None                       ; None                       ; 4.056 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_2[0]          ; afisare_multiplexata:inst11|e                 ; clk        ; clk      ; None                       ; None                       ; 4.185 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_3[0]          ; afisare_multiplexata:inst11|f                 ; clk        ; clk      ; None                       ; None                       ; 4.262 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_2[0]          ; afisare_multiplexata:inst11|g                 ; clk        ; clk      ; None                       ; None                       ; 4.305 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_2[0]          ; afisare_multiplexata:inst11|c                 ; clk        ; clk      ; None                       ; None                       ; 4.308 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_4[0]          ; afisare_multiplexata:inst11|e                 ; clk        ; clk      ; None                       ; None                       ; 4.347 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_4[0]          ; afisare_multiplexata:inst11|g                 ; clk        ; clk      ; None                       ; None                       ; 4.467 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_4[0]          ; afisare_multiplexata:inst11|c                 ; clk        ; clk      ; None                       ; None                       ; 4.470 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_3[0]          ; afisare_multiplexata:inst11|a                 ; clk        ; clk      ; None                       ; None                       ; 4.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_3[0]          ; afisare_multiplexata:inst11|b                 ; clk        ; clk      ; None                       ; None                       ; 4.515 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_3[0]          ; afisare_multiplexata:inst11|d                 ; clk        ; clk      ; None                       ; None                       ; 4.929 ns                 ;
; Not operational: Clock Skew > Data Delay ; START_STOP:inst15|inst                          ; START_STOP:inst15|inst                        ; clk        ; clk      ; None                       ; None                       ; 0.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; divizor_1000:inst18|numarator_10:inst2|inst12   ; divizor_1000:inst18|numarator_10:inst2|inst10 ; clk        ; clk      ; None                       ; None                       ; 1.232 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_3[0]          ; afisare_multiplexata:inst11|e                 ; clk        ; clk      ; None                       ; None                       ; 5.220 ns                 ;
+------------------------------------------+-------------------------------------------------+-----------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------+
; tsu                                                                                                      ;
+-------+--------------+------------+------------------+----------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From             ; To                                     ; To Clock ;
+-------+--------------+------------+------------------+----------------------------------------+----------+
; N/A   ; None         ; 5.980 ns   ; senzor_2         ; Logica_miscare:inst6|dreapta           ; senzor_4 ;
; N/A   ; None         ; 5.787 ns   ; senzor_2         ; Logica_miscare:inst6|dreapta           ; senzor_2 ;
; N/A   ; None         ; 5.202 ns   ; senzor_2         ; Logica_miscare:inst6|dreapta           ; senzor_3 ;
; N/A   ; None         ; 4.914 ns   ; senzor_4         ; Logica_miscare:inst6|stanga            ; senzor_4 ;
; N/A   ; None         ; 4.721 ns   ; senzor_4         ; Logica_miscare:inst6|stanga            ; senzor_2 ;
; N/A   ; None         ; 4.136 ns   ; senzor_4         ; Logica_miscare:inst6|stanga            ; senzor_3 ;
; N/A   ; None         ; 3.175 ns   ; senzor_3         ; afisare_multiplexata:inst11|digit_1[1] ; clk      ;
; N/A   ; None         ; 3.164 ns   ; senzon_1         ; afisare_multiplexata:inst11|digit_1[1] ; clk      ;
; N/A   ; None         ; 2.841 ns   ; senzor_3         ; afisare_multiplexata:inst11|digit_4[2] ; clk      ;
; N/A   ; None         ; 2.841 ns   ; senzor_3         ; afisare_multiplexata:inst11|digit_4[1] ; clk      ;
; N/A   ; None         ; 2.831 ns   ; senzor_3         ; afisare_multiplexata:inst11|digit_1[2] ; clk      ;
; N/A   ; None         ; 2.789 ns   ; senzon_1         ; afisare_multiplexata:inst11|digit_1[2] ; clk      ;
; N/A   ; None         ; 2.661 ns   ; senzor_5         ; afisare_multiplexata:inst11|digit_1[1] ; clk      ;
; N/A   ; None         ; 2.620 ns   ; senzor_5         ; afisare_multiplexata:inst11|digit_4[1] ; clk      ;
; N/A   ; None         ; 2.613 ns   ; senzor_5         ; afisare_multiplexata:inst11|digit_4[2] ; clk      ;
; N/A   ; None         ; 2.319 ns   ; senzor_5         ; afisare_multiplexata:inst11|digit_1[2] ; clk      ;
; N/A   ; None         ; 2.105 ns   ; senzor_3         ; afisare_multiplexata:inst11|digit_3[2] ; clk      ;
; N/A   ; None         ; 2.105 ns   ; senzor_3         ; afisare_multiplexata:inst11|digit_3[3] ; clk      ;
; N/A   ; None         ; 2.105 ns   ; senzor_3         ; afisare_multiplexata:inst11|digit_2[3] ; clk      ;
; N/A   ; None         ; 2.103 ns   ; senzor_3         ; afisare_multiplexata:inst11|digit_2[2] ; clk      ;
; N/A   ; None         ; 2.059 ns   ; senzor_3         ; afisare_multiplexata:inst11|digit_3[1] ; clk      ;
; N/A   ; None         ; 2.059 ns   ; senzor_3         ; afisare_multiplexata:inst11|digit_2[1] ; clk      ;
; N/A   ; None         ; 2.016 ns   ; senzor_5         ; afisare_multiplexata:inst11|digit_3[3] ; clk      ;
; N/A   ; None         ; 2.014 ns   ; senzor_5         ; afisare_multiplexata:inst11|digit_2[2] ; clk      ;
; N/A   ; None         ; 2.008 ns   ; senzor_5         ; afisare_multiplexata:inst11|digit_2[3] ; clk      ;
; N/A   ; None         ; 2.001 ns   ; senzor_5         ; afisare_multiplexata:inst11|digit_3[2] ; clk      ;
; N/A   ; None         ; 1.888 ns   ; senzor_5         ; afisare_multiplexata:inst11|digit_3[1] ; clk      ;
; N/A   ; None         ; 1.883 ns   ; senzor_5         ; afisare_multiplexata:inst11|digit_2[1] ; clk      ;
; N/A   ; None         ; 1.855 ns   ; senzon_1         ; afisare_multiplexata:inst11|digit_3[2] ; clk      ;
; N/A   ; None         ; 1.854 ns   ; senzon_1         ; afisare_multiplexata:inst11|digit_2[1] ; clk      ;
; N/A   ; None         ; 1.853 ns   ; senzon_1         ; afisare_multiplexata:inst11|digit_2[2] ; clk      ;
; N/A   ; None         ; 1.851 ns   ; senzon_1         ; afisare_multiplexata:inst11|digit_3[1] ; clk      ;
; N/A   ; None         ; 1.804 ns   ; senzon_1         ; afisare_multiplexata:inst11|digit_2[3] ; clk      ;
; N/A   ; None         ; 1.798 ns   ; senzon_1         ; afisare_multiplexata:inst11|digit_3[3] ; clk      ;
; N/A   ; None         ; -4.181 ns  ; senzon_1         ; afisare_multiplexata:inst11|digit_4[0] ; clk      ;
; N/A   ; None         ; -4.214 ns  ; senzon_1         ; afisare_multiplexata:inst11|digit_3[0] ; clk      ;
; N/A   ; None         ; -4.220 ns  ; senzon_1         ; afisare_multiplexata:inst11|digit_2[0] ; clk      ;
; N/A   ; None         ; -4.682 ns  ; senzor_5         ; afisare_multiplexata:inst11|digit_2[0] ; clk      ;
; N/A   ; None         ; -4.691 ns  ; senzor_5         ; afisare_multiplexata:inst11|digit_3[0] ; clk      ;
; N/A   ; None         ; -4.753 ns  ; senzor_3         ; afisare_multiplexata:inst11|digit_2[0] ; clk      ;
; N/A   ; None         ; -4.754 ns  ; senzor_3         ; afisare_multiplexata:inst11|digit_4[0] ; clk      ;
; N/A   ; None         ; -4.758 ns  ; senzor_3         ; afisare_multiplexata:inst11|digit_3[0] ; clk      ;
; N/A   ; None         ; -4.982 ns  ; senzor_5         ; afisare_multiplexata:inst11|digit_4[0] ; clk      ;
; N/A   ; None         ; -9.236 ns  ; senzon_1         ; debouncing:inst17|inst                 ; clk      ;
; N/A   ; None         ; -9.269 ns  ; buton_selectie   ; debouncing:inst5|inst                  ; clk      ;
; N/A   ; None         ; -9.390 ns  ; senzor_4         ; debouncing:inst17|inst                 ; clk      ;
; N/A   ; None         ; -9.424 ns  ; buton_START_STOP ; debouncing:inst16|inst                 ; clk      ;
; N/A   ; None         ; -9.429 ns  ; senzor_2         ; debouncing:inst17|inst                 ; clk      ;
; N/A   ; None         ; -9.511 ns  ; senzor_5         ; debouncing:inst17|inst                 ; clk      ;
+-------+--------------+------------+------------------+----------------------------------------+----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------------+---------------------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                               ; To                  ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------------+---------------------+------------+
; N/A                                     ; None                                                ; 32.537 ns  ; Selectie_proba:inst1|circuit[0]    ; B_IN3_D1            ; clk        ;
; N/A                                     ; None                                                ; 32.537 ns  ; Selectie_proba:inst1|circuit[0]    ; A_IN1_D1            ; clk        ;
; N/A                                     ; None                                                ; 32.101 ns  ; Selectie_proba:inst1|circuit[0]    ; B_IN4_D1            ; clk        ;
; N/A                                     ; None                                                ; 32.098 ns  ; Selectie_proba:inst1|circuit[0]    ; A_IN2_D1            ; clk        ;
; N/A                                     ; None                                                ; 31.651 ns  ; Selectie_proba:inst1|circuit[1]    ; B_IN3_D1            ; clk        ;
; N/A                                     ; None                                                ; 31.651 ns  ; Selectie_proba:inst1|circuit[1]    ; A_IN1_D1            ; clk        ;
; N/A                                     ; None                                                ; 31.393 ns  ; Selectie_proba:inst1|circuit[0]    ; D_IN3_D2            ; clk        ;
; N/A                                     ; None                                                ; 31.393 ns  ; Selectie_proba:inst1|circuit[0]    ; C_IN1_D2            ; clk        ;
; N/A                                     ; None                                                ; 31.391 ns  ; Selectie_proba:inst1|circuit[0]    ; C_IN2_D2            ; clk        ;
; N/A                                     ; None                                                ; 31.215 ns  ; Selectie_proba:inst1|circuit[1]    ; B_IN4_D1            ; clk        ;
; N/A                                     ; None                                                ; 31.212 ns  ; Selectie_proba:inst1|circuit[1]    ; A_IN2_D1            ; clk        ;
; N/A                                     ; None                                                ; 31.049 ns  ; Selectie_proba:inst1|circuit[0]    ; D_IN4_D2            ; clk        ;
; N/A                                     ; None                                                ; 30.507 ns  ; Selectie_proba:inst1|circuit[1]    ; D_IN3_D2            ; clk        ;
; N/A                                     ; None                                                ; 30.507 ns  ; Selectie_proba:inst1|circuit[1]    ; C_IN1_D2            ; clk        ;
; N/A                                     ; None                                                ; 30.505 ns  ; Selectie_proba:inst1|circuit[1]    ; C_IN2_D2            ; clk        ;
; N/A                                     ; None                                                ; 30.163 ns  ; Selectie_proba:inst1|circuit[1]    ; D_IN4_D2            ; clk        ;
; N/A                                     ; None                                                ; 26.999 ns  ; Selectie_proba:inst1|led3          ; info_circuit3       ; clk        ;
; N/A                                     ; None                                                ; 26.700 ns  ; Selectie_proba:inst1|led2          ; info_circuit2       ; clk        ;
; N/A                                     ; None                                                ; 26.375 ns  ; Selectie_proba:inst1|led1          ; info_circuit1       ; clk        ;
; N/A                                     ; None                                                ; 26.002 ns  ; START_STOP:inst15|inst             ; PWM_B               ; clk        ;
; N/A                                     ; None                                                ; 25.634 ns  ; START_STOP:inst15|inst             ; PWM_A               ; clk        ;
; N/A                                     ; None                                                ; 25.569 ns  ; Selectie_proba:inst1|led2          ; info_circuit2_board ; clk        ;
; N/A                                     ; None                                                ; 25.492 ns  ; Selectie_proba:inst1|led3          ; info_circuit3_board ; clk        ;
; N/A                                     ; None                                                ; 25.117 ns  ; Selectie_proba:inst1|led1          ; info_circuit1_board ; clk        ;
; N/A                                     ; None                                                ; 24.535 ns  ; START_STOP:inst15|inst             ; PWM_D               ; clk        ;
; N/A                                     ; None                                                ; 24.525 ns  ; START_STOP:inst15|inst             ; PWM_C               ; clk        ;
; N/A                                     ; None                                                ; 24.198 ns  ; afisare_multiplexata:inst11|f      ; f                   ; clk        ;
; N/A                                     ; None                                                ; 24.193 ns  ; afisare_multiplexata:inst11|b      ; b                   ; clk        ;
; N/A                                     ; None                                                ; 24.137 ns  ; afisare_multiplexata:inst11|a      ; a                   ; clk        ;
; N/A                                     ; None                                                ; 23.738 ns  ; afisare_multiplexata:inst11|d      ; d                   ; clk        ;
; N/A                                     ; None                                                ; 23.436 ns  ; afisare_multiplexata:inst11|e      ; e                   ; clk        ;
; N/A                                     ; None                                                ; 23.050 ns  ; afisare_multiplexata:inst11|g      ; g                   ; clk        ;
; N/A                                     ; None                                                ; 23.043 ns  ; afisare_multiplexata:inst11|c      ; c                   ; clk        ;
; N/A                                     ; None                                                ; 20.331 ns  ; Logica_miscare:inst6|count_ture[3] ; B_IN3_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 20.331 ns  ; Logica_miscare:inst6|count_ture[3] ; A_IN1_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 20.220 ns  ; Logica_miscare:inst6|count_ture[0] ; B_IN3_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 20.220 ns  ; Logica_miscare:inst6|count_ture[0] ; A_IN1_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 20.209 ns  ; Logica_miscare:inst6|count_ture[1] ; B_IN3_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 20.209 ns  ; Logica_miscare:inst6|count_ture[1] ; A_IN1_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 20.177 ns  ; Logica_miscare:inst6|count_ture[3] ; B_IN3_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 20.177 ns  ; Logica_miscare:inst6|count_ture[3] ; A_IN1_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 20.148 ns  ; Logica_miscare:inst6|count_ture[4] ; B_IN3_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 20.148 ns  ; Logica_miscare:inst6|count_ture[4] ; A_IN1_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 20.138 ns  ; Logica_miscare:inst6|count_ture[3] ; B_IN3_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 20.138 ns  ; Logica_miscare:inst6|count_ture[3] ; A_IN1_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 20.125 ns  ; Logica_miscare:inst6|count_ture[2] ; B_IN3_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 20.125 ns  ; Logica_miscare:inst6|count_ture[2] ; A_IN1_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 20.066 ns  ; Logica_miscare:inst6|count_ture[0] ; B_IN3_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 20.066 ns  ; Logica_miscare:inst6|count_ture[0] ; A_IN1_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 20.056 ns  ; Logica_miscare:inst6|count_ture[3] ; B_IN3_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 20.056 ns  ; Logica_miscare:inst6|count_ture[3] ; A_IN1_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 20.055 ns  ; Logica_miscare:inst6|count_ture[1] ; B_IN3_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 20.055 ns  ; Logica_miscare:inst6|count_ture[1] ; A_IN1_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 20.027 ns  ; Logica_miscare:inst6|count_ture[0] ; B_IN3_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 20.027 ns  ; Logica_miscare:inst6|count_ture[0] ; A_IN1_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 20.016 ns  ; Logica_miscare:inst6|count_ture[1] ; B_IN3_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 20.016 ns  ; Logica_miscare:inst6|count_ture[1] ; A_IN1_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 19.994 ns  ; Logica_miscare:inst6|count_ture[4] ; B_IN3_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 19.994 ns  ; Logica_miscare:inst6|count_ture[4] ; A_IN1_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 19.971 ns  ; Logica_miscare:inst6|count_ture[2] ; B_IN3_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 19.971 ns  ; Logica_miscare:inst6|count_ture[2] ; A_IN1_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 19.955 ns  ; Logica_miscare:inst6|count_ture[4] ; B_IN3_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 19.955 ns  ; Logica_miscare:inst6|count_ture[4] ; A_IN1_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 19.945 ns  ; Logica_miscare:inst6|count_ture[0] ; B_IN3_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 19.945 ns  ; Logica_miscare:inst6|count_ture[0] ; A_IN1_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 19.934 ns  ; Logica_miscare:inst6|count_ture[1] ; B_IN3_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 19.934 ns  ; Logica_miscare:inst6|count_ture[1] ; A_IN1_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 19.932 ns  ; Logica_miscare:inst6|count_ture[2] ; B_IN3_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 19.932 ns  ; Logica_miscare:inst6|count_ture[2] ; A_IN1_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 19.873 ns  ; Logica_miscare:inst6|count_ture[4] ; B_IN3_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 19.873 ns  ; Logica_miscare:inst6|count_ture[4] ; A_IN1_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 19.850 ns  ; Logica_miscare:inst6|count_ture[2] ; B_IN3_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 19.850 ns  ; Logica_miscare:inst6|count_ture[2] ; A_IN1_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 19.602 ns  ; Logica_miscare:inst6|count_ture[5] ; B_IN3_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 19.602 ns  ; Logica_miscare:inst6|count_ture[5] ; A_IN1_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 19.448 ns  ; Logica_miscare:inst6|count_ture[5] ; B_IN3_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 19.448 ns  ; Logica_miscare:inst6|count_ture[5] ; A_IN1_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 19.409 ns  ; Logica_miscare:inst6|count_ture[5] ; B_IN3_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 19.409 ns  ; Logica_miscare:inst6|count_ture[5] ; A_IN1_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 19.328 ns  ; afisare_multiplexata:inst11|D3     ; D3                  ; clk        ;
; N/A                                     ; None                                                ; 19.327 ns  ; Logica_miscare:inst6|count_ture[5] ; B_IN3_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 19.327 ns  ; Logica_miscare:inst6|count_ture[5] ; A_IN1_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 19.240 ns  ; afisare_multiplexata:inst11|D4     ; D4                  ; clk        ;
; N/A                                     ; None                                                ; 19.189 ns  ; Logica_miscare:inst6|count_ture[3] ; D_IN3_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 19.189 ns  ; Logica_miscare:inst6|count_ture[3] ; C_IN1_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 19.078 ns  ; Logica_miscare:inst6|count_ture[0] ; D_IN3_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 19.078 ns  ; Logica_miscare:inst6|count_ture[0] ; C_IN1_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 19.067 ns  ; Logica_miscare:inst6|count_ture[1] ; D_IN3_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 19.067 ns  ; Logica_miscare:inst6|count_ture[1] ; C_IN1_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 19.035 ns  ; Logica_miscare:inst6|count_ture[3] ; D_IN3_D2            ; senzor_4   ;
; N/A                                     ; None                                                ; 19.035 ns  ; Logica_miscare:inst6|count_ture[3] ; C_IN1_D2            ; senzor_4   ;
; N/A                                     ; None                                                ; 19.006 ns  ; Logica_miscare:inst6|count_ture[4] ; D_IN3_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 19.006 ns  ; Logica_miscare:inst6|count_ture[4] ; C_IN1_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.996 ns  ; Logica_miscare:inst6|count_ture[3] ; D_IN3_D2            ; senzor_2   ;
; N/A                                     ; None                                                ; 18.996 ns  ; Logica_miscare:inst6|count_ture[3] ; C_IN1_D2            ; senzor_2   ;
; N/A                                     ; None                                                ; 18.983 ns  ; Logica_miscare:inst6|count_ture[2] ; D_IN3_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.983 ns  ; Logica_miscare:inst6|count_ture[2] ; C_IN1_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.946 ns  ; afisare_multiplexata:inst11|D2     ; D2                  ; clk        ;
; N/A                                     ; None                                                ; 18.924 ns  ; Logica_miscare:inst6|count_ture[0] ; D_IN3_D2            ; senzor_4   ;
; N/A                                     ; None                                                ; 18.924 ns  ; Logica_miscare:inst6|count_ture[0] ; C_IN1_D2            ; senzor_4   ;
; N/A                                     ; None                                                ; 18.914 ns  ; Logica_miscare:inst6|count_ture[3] ; D_IN3_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 18.914 ns  ; Logica_miscare:inst6|count_ture[3] ; C_IN1_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 18.913 ns  ; Logica_miscare:inst6|count_ture[1] ; D_IN3_D2            ; senzor_4   ;
; N/A                                     ; None                                                ; 18.913 ns  ; Logica_miscare:inst6|count_ture[1] ; C_IN1_D2            ; senzor_4   ;
; N/A                                     ; None                                                ; 18.909 ns  ; afisare_multiplexata:inst11|D1     ; D1                  ; clk        ;
; N/A                                     ; None                                                ; 18.885 ns  ; Logica_miscare:inst6|count_ture[0] ; D_IN3_D2            ; senzor_2   ;
; N/A                                     ; None                                                ; 18.885 ns  ; Logica_miscare:inst6|count_ture[0] ; C_IN1_D2            ; senzor_2   ;
; N/A                                     ; None                                                ; 18.874 ns  ; Logica_miscare:inst6|count_ture[1] ; D_IN3_D2            ; senzor_2   ;
; N/A                                     ; None                                                ; 18.874 ns  ; Logica_miscare:inst6|count_ture[1] ; C_IN1_D2            ; senzor_2   ;
; N/A                                     ; None                                                ; 18.852 ns  ; Logica_miscare:inst6|count_ture[4] ; D_IN3_D2            ; senzor_4   ;
; N/A                                     ; None                                                ; 18.852 ns  ; Logica_miscare:inst6|count_ture[4] ; C_IN1_D2            ; senzor_4   ;
; N/A                                     ; None                                                ; 18.829 ns  ; Logica_miscare:inst6|count_ture[2] ; D_IN3_D2            ; senzor_4   ;
; N/A                                     ; None                                                ; 18.829 ns  ; Logica_miscare:inst6|count_ture[2] ; C_IN1_D2            ; senzor_4   ;
; N/A                                     ; None                                                ; 18.813 ns  ; Logica_miscare:inst6|count_ture[4] ; D_IN3_D2            ; senzor_2   ;
; N/A                                     ; None                                                ; 18.813 ns  ; Logica_miscare:inst6|count_ture[4] ; C_IN1_D2            ; senzor_2   ;
; N/A                                     ; None                                                ; 18.803 ns  ; Logica_miscare:inst6|count_ture[0] ; D_IN3_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 18.803 ns  ; Logica_miscare:inst6|count_ture[0] ; C_IN1_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 18.792 ns  ; Logica_miscare:inst6|count_ture[1] ; D_IN3_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 18.792 ns  ; Logica_miscare:inst6|count_ture[1] ; C_IN1_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 18.790 ns  ; Logica_miscare:inst6|count_ture[2] ; D_IN3_D2            ; senzor_2   ;
; N/A                                     ; None                                                ; 18.790 ns  ; Logica_miscare:inst6|count_ture[2] ; C_IN1_D2            ; senzor_2   ;
; N/A                                     ; None                                                ; 18.731 ns  ; Logica_miscare:inst6|count_ture[4] ; D_IN3_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 18.731 ns  ; Logica_miscare:inst6|count_ture[4] ; C_IN1_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 18.708 ns  ; Logica_miscare:inst6|count_ture[2] ; D_IN3_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 18.708 ns  ; Logica_miscare:inst6|count_ture[2] ; C_IN1_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 18.460 ns  ; Logica_miscare:inst6|count_ture[5] ; D_IN3_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.460 ns  ; Logica_miscare:inst6|count_ture[5] ; C_IN1_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.378 ns  ; Logica_miscare:inst6|count_ture[3] ; B_IN4_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.375 ns  ; Logica_miscare:inst6|count_ture[3] ; A_IN2_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.315 ns  ; Logica_miscare:inst6|count_ture[6] ; B_IN3_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.315 ns  ; Logica_miscare:inst6|count_ture[6] ; A_IN1_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.306 ns  ; Logica_miscare:inst6|count_ture[5] ; D_IN3_D2            ; senzor_4   ;
; N/A                                     ; None                                                ; 18.306 ns  ; Logica_miscare:inst6|count_ture[5] ; C_IN1_D2            ; senzor_4   ;
; N/A                                     ; None                                                ; 18.267 ns  ; Logica_miscare:inst6|count_ture[0] ; B_IN4_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.267 ns  ; Logica_miscare:inst6|count_ture[5] ; D_IN3_D2            ; senzor_2   ;
; N/A                                     ; None                                                ; 18.267 ns  ; Logica_miscare:inst6|count_ture[5] ; C_IN1_D2            ; senzor_2   ;
; N/A                                     ; None                                                ; 18.264 ns  ; Logica_miscare:inst6|count_ture[0] ; A_IN2_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.256 ns  ; Logica_miscare:inst6|count_ture[1] ; B_IN4_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.253 ns  ; Logica_miscare:inst6|count_ture[1] ; A_IN2_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.224 ns  ; Logica_miscare:inst6|count_ture[3] ; B_IN4_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 18.221 ns  ; Logica_miscare:inst6|count_ture[3] ; A_IN2_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 18.195 ns  ; Logica_miscare:inst6|count_ture[4] ; B_IN4_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.192 ns  ; Logica_miscare:inst6|count_ture[4] ; A_IN2_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.185 ns  ; Logica_miscare:inst6|count_ture[3] ; B_IN4_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 18.185 ns  ; Logica_miscare:inst6|count_ture[5] ; D_IN3_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 18.185 ns  ; Logica_miscare:inst6|count_ture[5] ; C_IN1_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 18.182 ns  ; Logica_miscare:inst6|count_ture[3] ; A_IN2_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 18.172 ns  ; Logica_miscare:inst6|count_ture[2] ; B_IN4_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.169 ns  ; Logica_miscare:inst6|count_ture[2] ; A_IN2_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.161 ns  ; Logica_miscare:inst6|count_ture[6] ; B_IN3_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 18.161 ns  ; Logica_miscare:inst6|count_ture[6] ; A_IN1_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 18.122 ns  ; Logica_miscare:inst6|count_ture[6] ; B_IN3_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 18.122 ns  ; Logica_miscare:inst6|count_ture[6] ; A_IN1_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 18.113 ns  ; Logica_miscare:inst6|count_ture[0] ; B_IN4_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 18.110 ns  ; Logica_miscare:inst6|count_ture[0] ; A_IN2_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 18.103 ns  ; Logica_miscare:inst6|count_ture[3] ; B_IN4_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 18.102 ns  ; Logica_miscare:inst6|count_ture[1] ; B_IN4_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 18.100 ns  ; Logica_miscare:inst6|count_ture[3] ; A_IN2_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 18.099 ns  ; Logica_miscare:inst6|count_ture[1] ; A_IN2_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 18.074 ns  ; Logica_miscare:inst6|count_ture[0] ; B_IN4_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 18.071 ns  ; Logica_miscare:inst6|count_ture[0] ; A_IN2_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 18.063 ns  ; Logica_miscare:inst6|count_ture[1] ; B_IN4_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 18.060 ns  ; Logica_miscare:inst6|count_ture[1] ; A_IN2_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 18.041 ns  ; Logica_miscare:inst6|count_ture[4] ; B_IN4_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 18.040 ns  ; Logica_miscare:inst6|count_ture[6] ; B_IN3_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 18.040 ns  ; Logica_miscare:inst6|count_ture[6] ; A_IN1_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 18.038 ns  ; Logica_miscare:inst6|count_ture[4] ; A_IN2_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 18.018 ns  ; Logica_miscare:inst6|count_ture[2] ; B_IN4_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 18.015 ns  ; Logica_miscare:inst6|count_ture[2] ; A_IN2_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 18.002 ns  ; Logica_miscare:inst6|count_ture[4] ; B_IN4_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 17.999 ns  ; Logica_miscare:inst6|count_ture[4] ; A_IN2_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 17.992 ns  ; Logica_miscare:inst6|count_ture[0] ; B_IN4_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.989 ns  ; Logica_miscare:inst6|count_ture[0] ; A_IN2_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.981 ns  ; Logica_miscare:inst6|count_ture[1] ; B_IN4_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.979 ns  ; Logica_miscare:inst6|count_ture[2] ; B_IN4_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 17.978 ns  ; Logica_miscare:inst6|count_ture[1] ; A_IN2_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.976 ns  ; Logica_miscare:inst6|count_ture[2] ; A_IN2_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 17.920 ns  ; Logica_miscare:inst6|count_ture[4] ; B_IN4_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.917 ns  ; Logica_miscare:inst6|count_ture[4] ; A_IN2_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.897 ns  ; Logica_miscare:inst6|count_ture[2] ; B_IN4_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.894 ns  ; Logica_miscare:inst6|count_ture[2] ; A_IN2_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.740 ns  ; Logica_miscare:inst6|count_ture[5] ; B_IN4_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.737 ns  ; Logica_miscare:inst6|count_ture[5] ; A_IN2_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.664 ns  ; Logica_miscare:inst6|count_ture[3] ; C_IN2_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.586 ns  ; Logica_miscare:inst6|count_ture[5] ; B_IN4_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 17.583 ns  ; Logica_miscare:inst6|count_ture[5] ; A_IN2_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 17.581 ns  ; Logica_miscare:inst6|count_ture[6] ; B_IN4_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.578 ns  ; Logica_miscare:inst6|count_ture[6] ; A_IN2_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.553 ns  ; Logica_miscare:inst6|count_ture[0] ; C_IN2_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.547 ns  ; Logica_miscare:inst6|count_ture[5] ; B_IN4_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 17.544 ns  ; Logica_miscare:inst6|count_ture[5] ; A_IN2_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 17.542 ns  ; Logica_miscare:inst6|count_ture[1] ; C_IN2_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.510 ns  ; Logica_miscare:inst6|count_ture[3] ; C_IN2_D2            ; senzor_4   ;
; N/A                                     ; None                                                ; 17.481 ns  ; Logica_miscare:inst6|count_ture[4] ; C_IN2_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.471 ns  ; Logica_miscare:inst6|count_ture[3] ; C_IN2_D2            ; senzor_2   ;
; N/A                                     ; None                                                ; 17.465 ns  ; Logica_miscare:inst6|count_ture[5] ; B_IN4_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.462 ns  ; Logica_miscare:inst6|count_ture[5] ; A_IN2_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.458 ns  ; Logica_miscare:inst6|count_ture[2] ; C_IN2_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.427 ns  ; Logica_miscare:inst6|count_ture[6] ; B_IN4_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 17.424 ns  ; Logica_miscare:inst6|count_ture[6] ; A_IN2_D1            ; senzor_4   ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                    ;                     ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------------+---------------------+------------+


+-------------------------------------------------------------------+
; tpd                                                               ;
+-------+-------------------+-----------------+----------+----------+
; Slack ; Required P2P Time ; Actual P2P Time ; From     ; To       ;
+-------+-------------------+-----------------+----------+----------+
; N/A   ; None              ; 14.676 ns       ; senzor_2 ; B_IN3_D1 ;
; N/A   ; None              ; 14.676 ns       ; senzor_2 ; A_IN1_D1 ;
; N/A   ; None              ; 14.184 ns       ; senzor_2 ; B_IN4_D1 ;
; N/A   ; None              ; 14.181 ns       ; senzor_2 ; A_IN2_D1 ;
; N/A   ; None              ; 13.657 ns       ; senzor_4 ; B_IN3_D1 ;
; N/A   ; None              ; 13.657 ns       ; senzor_4 ; A_IN1_D1 ;
; N/A   ; None              ; 13.490 ns       ; senzor_2 ; C_IN2_D2 ;
; N/A   ; None              ; 13.476 ns       ; senzor_2 ; D_IN3_D2 ;
; N/A   ; None              ; 13.476 ns       ; senzor_2 ; C_IN1_D2 ;
; N/A   ; None              ; 13.164 ns       ; senzor_4 ; B_IN4_D1 ;
; N/A   ; None              ; 13.161 ns       ; senzor_4 ; A_IN2_D1 ;
; N/A   ; None              ; 13.148 ns       ; senzor_2 ; D_IN4_D2 ;
; N/A   ; None              ; 12.791 ns       ; senzor_3 ; B_IN3_D1 ;
; N/A   ; None              ; 12.791 ns       ; senzor_3 ; A_IN1_D1 ;
; N/A   ; None              ; 12.498 ns       ; senzor_4 ; D_IN3_D2 ;
; N/A   ; None              ; 12.498 ns       ; senzor_4 ; C_IN1_D2 ;
; N/A   ; None              ; 12.473 ns       ; senzor_4 ; C_IN2_D2 ;
; N/A   ; None              ; 12.131 ns       ; senzor_4 ; D_IN4_D2 ;
; N/A   ; None              ; 11.651 ns       ; senzor_3 ; D_IN3_D2 ;
; N/A   ; None              ; 11.651 ns       ; senzor_3 ; C_IN1_D2 ;
; N/A   ; None              ; 10.978 ns       ; senzon_1 ; B_IN3_D1 ;
; N/A   ; None              ; 10.978 ns       ; senzon_1 ; A_IN1_D1 ;
; N/A   ; None              ; 10.703 ns       ; senzor_5 ; B_IN3_D1 ;
; N/A   ; None              ; 10.703 ns       ; senzor_5 ; A_IN1_D1 ;
; N/A   ; None              ; 10.519 ns       ; senzon_1 ; B_IN4_D1 ;
; N/A   ; None              ; 10.516 ns       ; senzon_1 ; A_IN2_D1 ;
; N/A   ; None              ; 10.244 ns       ; senzor_5 ; B_IN4_D1 ;
; N/A   ; None              ; 10.241 ns       ; senzor_5 ; A_IN2_D1 ;
; N/A   ; None              ; 9.836 ns        ; senzon_1 ; D_IN3_D2 ;
; N/A   ; None              ; 9.836 ns        ; senzon_1 ; C_IN1_D2 ;
; N/A   ; None              ; 9.806 ns        ; senzon_1 ; C_IN2_D2 ;
; N/A   ; None              ; 9.561 ns        ; senzor_5 ; D_IN3_D2 ;
; N/A   ; None              ; 9.561 ns        ; senzor_5 ; C_IN1_D2 ;
; N/A   ; None              ; 9.531 ns        ; senzor_5 ; C_IN2_D2 ;
; N/A   ; None              ; 9.464 ns        ; senzon_1 ; D_IN4_D2 ;
; N/A   ; None              ; 9.461 ns        ; senzor_3 ; B_IN4_D1 ;
; N/A   ; None              ; 9.458 ns        ; senzor_3 ; A_IN2_D1 ;
; N/A   ; None              ; 9.189 ns        ; senzor_5 ; D_IN4_D2 ;
; N/A   ; None              ; 8.769 ns        ; senzor_3 ; C_IN2_D2 ;
; N/A   ; None              ; 8.427 ns        ; senzor_3 ; D_IN4_D2 ;
+-------+-------------------+-----------------+----------+----------+


+----------------------------------------------------------------------------------------------------------------+
; th                                                                                                             ;
+---------------+-------------+-----------+------------------+----------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From             ; To                                     ; To Clock ;
+---------------+-------------+-----------+------------------+----------------------------------------+----------+
; N/A           ; None        ; 9.777 ns  ; senzor_5         ; debouncing:inst17|inst                 ; clk      ;
; N/A           ; None        ; 9.695 ns  ; senzor_2         ; debouncing:inst17|inst                 ; clk      ;
; N/A           ; None        ; 9.690 ns  ; buton_START_STOP ; debouncing:inst16|inst                 ; clk      ;
; N/A           ; None        ; 9.656 ns  ; senzor_4         ; debouncing:inst17|inst                 ; clk      ;
; N/A           ; None        ; 9.535 ns  ; buton_selectie   ; debouncing:inst5|inst                  ; clk      ;
; N/A           ; None        ; 9.502 ns  ; senzon_1         ; debouncing:inst17|inst                 ; clk      ;
; N/A           ; None        ; 5.248 ns  ; senzor_5         ; afisare_multiplexata:inst11|digit_4[0] ; clk      ;
; N/A           ; None        ; 5.024 ns  ; senzor_3         ; afisare_multiplexata:inst11|digit_3[0] ; clk      ;
; N/A           ; None        ; 5.020 ns  ; senzor_3         ; afisare_multiplexata:inst11|digit_4[0] ; clk      ;
; N/A           ; None        ; 5.019 ns  ; senzor_3         ; afisare_multiplexata:inst11|digit_2[0] ; clk      ;
; N/A           ; None        ; 4.957 ns  ; senzor_5         ; afisare_multiplexata:inst11|digit_3[0] ; clk      ;
; N/A           ; None        ; 4.948 ns  ; senzor_5         ; afisare_multiplexata:inst11|digit_2[0] ; clk      ;
; N/A           ; None        ; 4.486 ns  ; senzon_1         ; afisare_multiplexata:inst11|digit_2[0] ; clk      ;
; N/A           ; None        ; 4.480 ns  ; senzon_1         ; afisare_multiplexata:inst11|digit_3[0] ; clk      ;
; N/A           ; None        ; 4.447 ns  ; senzon_1         ; afisare_multiplexata:inst11|digit_4[0] ; clk      ;
; N/A           ; None        ; -1.532 ns ; senzon_1         ; afisare_multiplexata:inst11|digit_3[3] ; clk      ;
; N/A           ; None        ; -1.538 ns ; senzon_1         ; afisare_multiplexata:inst11|digit_2[3] ; clk      ;
; N/A           ; None        ; -1.585 ns ; senzon_1         ; afisare_multiplexata:inst11|digit_3[1] ; clk      ;
; N/A           ; None        ; -1.587 ns ; senzon_1         ; afisare_multiplexata:inst11|digit_2[2] ; clk      ;
; N/A           ; None        ; -1.588 ns ; senzon_1         ; afisare_multiplexata:inst11|digit_2[1] ; clk      ;
; N/A           ; None        ; -1.589 ns ; senzon_1         ; afisare_multiplexata:inst11|digit_3[2] ; clk      ;
; N/A           ; None        ; -1.617 ns ; senzor_5         ; afisare_multiplexata:inst11|digit_2[1] ; clk      ;
; N/A           ; None        ; -1.622 ns ; senzor_5         ; afisare_multiplexata:inst11|digit_3[1] ; clk      ;
; N/A           ; None        ; -1.735 ns ; senzor_5         ; afisare_multiplexata:inst11|digit_3[2] ; clk      ;
; N/A           ; None        ; -1.742 ns ; senzor_5         ; afisare_multiplexata:inst11|digit_2[3] ; clk      ;
; N/A           ; None        ; -1.748 ns ; senzor_5         ; afisare_multiplexata:inst11|digit_2[2] ; clk      ;
; N/A           ; None        ; -1.750 ns ; senzor_5         ; afisare_multiplexata:inst11|digit_3[3] ; clk      ;
; N/A           ; None        ; -1.793 ns ; senzor_3         ; afisare_multiplexata:inst11|digit_3[1] ; clk      ;
; N/A           ; None        ; -1.793 ns ; senzor_3         ; afisare_multiplexata:inst11|digit_2[1] ; clk      ;
; N/A           ; None        ; -1.837 ns ; senzor_3         ; afisare_multiplexata:inst11|digit_2[2] ; clk      ;
; N/A           ; None        ; -1.839 ns ; senzor_3         ; afisare_multiplexata:inst11|digit_3[2] ; clk      ;
; N/A           ; None        ; -1.839 ns ; senzor_3         ; afisare_multiplexata:inst11|digit_3[3] ; clk      ;
; N/A           ; None        ; -1.839 ns ; senzor_3         ; afisare_multiplexata:inst11|digit_2[3] ; clk      ;
; N/A           ; None        ; -2.053 ns ; senzor_5         ; afisare_multiplexata:inst11|digit_1[2] ; clk      ;
; N/A           ; None        ; -2.347 ns ; senzor_5         ; afisare_multiplexata:inst11|digit_4[2] ; clk      ;
; N/A           ; None        ; -2.354 ns ; senzor_5         ; afisare_multiplexata:inst11|digit_4[1] ; clk      ;
; N/A           ; None        ; -2.395 ns ; senzor_5         ; afisare_multiplexata:inst11|digit_1[1] ; clk      ;
; N/A           ; None        ; -2.523 ns ; senzon_1         ; afisare_multiplexata:inst11|digit_1[2] ; clk      ;
; N/A           ; None        ; -2.565 ns ; senzor_3         ; afisare_multiplexata:inst11|digit_1[2] ; clk      ;
; N/A           ; None        ; -2.575 ns ; senzor_3         ; afisare_multiplexata:inst11|digit_4[2] ; clk      ;
; N/A           ; None        ; -2.575 ns ; senzor_3         ; afisare_multiplexata:inst11|digit_4[1] ; clk      ;
; N/A           ; None        ; -2.898 ns ; senzon_1         ; afisare_multiplexata:inst11|digit_1[1] ; clk      ;
; N/A           ; None        ; -2.909 ns ; senzor_3         ; afisare_multiplexata:inst11|digit_1[1] ; clk      ;
; N/A           ; None        ; -3.183 ns ; senzor_4         ; Logica_miscare:inst6|stanga            ; senzor_3 ;
; N/A           ; None        ; -3.645 ns ; senzor_2         ; Logica_miscare:inst6|dreapta           ; senzor_3 ;
; N/A           ; None        ; -3.768 ns ; senzor_4         ; Logica_miscare:inst6|stanga            ; senzor_2 ;
; N/A           ; None        ; -3.961 ns ; senzor_4         ; Logica_miscare:inst6|stanga            ; senzor_4 ;
; N/A           ; None        ; -4.230 ns ; senzor_2         ; Logica_miscare:inst6|dreapta           ; senzor_2 ;
; N/A           ; None        ; -4.423 ns ; senzor_2         ; Logica_miscare:inst6|dreapta           ; senzor_4 ;
+---------------+-------------+-----------+------------------+----------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Mon May 20 14:59:31 2024
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off sisau -c sisau --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "Logica_miscare:inst6|count_ture[0]" is a latch
    Warning: Node "Logica_miscare:inst6|count_ture[1]" is a latch
    Warning: Node "Logica_miscare:inst6|count_ture[2]" is a latch
    Warning: Node "Logica_miscare:inst6|count_ture[3]" is a latch
    Warning: Node "Logica_miscare:inst6|count_ture[4]" is a latch
    Warning: Node "Logica_miscare:inst6|count_ture[5]" is a latch
    Warning: Node "Logica_miscare:inst6|count_ture[6]" is a latch
    Warning: Node "Logica_miscare:inst6|count_ture[7]" is a latch
    Warning: Node "Logica_miscare:inst6|dreapta" is a latch
    Warning: Node "Logica_miscare:inst6|stanga" is a latch
    Warning: Node "Logica_miscare:inst6|reset_count" is a latch
    Warning: Node "afisare_multiplexata:inst11|a" is a latch
    Warning: Node "afisare_multiplexata:inst11|b" is a latch
    Warning: Node "afisare_multiplexata:inst11|c" is a latch
    Warning: Node "afisare_multiplexata:inst11|d" is a latch
    Warning: Node "afisare_multiplexata:inst11|e" is a latch
    Warning: Node "afisare_multiplexata:inst11|f" is a latch
    Warning: Node "afisare_multiplexata:inst11|g" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
    Info: Assuming node "senzor_2" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "senzon_1" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "senzor_5" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "senzor_4" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "senzor_3" is a latch enable. Will not compute fmax for this pin.
Warning: Found 46 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "Logica_miscare:inst6|stanga" as buffer
    Info: Detected ripple clock "Logica_miscare:inst6|dreapta" as buffer
    Info: Detected gated clock "afisare_multiplexata:inst11|Mux0~0" as buffer
    Info: Detected ripple clock "afisare_multiplexata:inst11|digit_2[3]" as buffer
    Info: Detected ripple clock "afisare_multiplexata:inst11|digit_3[3]" as buffer
    Info: Detected gated clock "afisare_multiplexata:inst11|Mux1~1" as buffer
    Info: Detected gated clock "afisare_multiplexata:inst11|Mux1~0" as buffer
    Info: Detected ripple clock "afisare_multiplexata:inst11|digit_1[2]" as buffer
    Info: Detected ripple clock "afisare_multiplexata:inst11|digit_3[2]" as buffer
    Info: Detected ripple clock "afisare_multiplexata:inst11|digit_2[2]" as buffer
    Info: Detected gated clock "afisare_multiplexata:inst11|Mux2~1" as buffer
    Info: Detected ripple clock "afisare_multiplexata:inst11|digit_4[1]" as buffer
    Info: Detected gated clock "afisare_multiplexata:inst11|Mux2~0" as buffer
    Info: Detected ripple clock "afisare_multiplexata:inst11|digit_1[1]" as buffer
    Info: Detected ripple clock "afisare_multiplexata:inst11|digit_2[1]" as buffer
    Info: Detected ripple clock "afisare_multiplexata:inst11|digit_3[1]" as buffer
    Info: Detected ripple clock "afisare_multiplexata:inst11|digit_4[2]" as buffer
    Info: Detected ripple clock "divizor_1000:inst18|numarator_10:inst|inst12" as buffer
    Info: Detected ripple clock "divizor_1000:inst18|numarator_10:inst1|inst12" as buffer
    Info: Detected ripple clock "divizor_1000:inst18|numarator_10:inst2|inst12" as buffer
    Info: Detected ripple clock "divizor_1000:inst|numarator_10:inst|inst12" as buffer
    Info: Detected ripple clock "divizor_1000:inst|numarator_10:inst1|inst12" as buffer
    Info: Detected ripple clock "divizor_1000:inst|numarator_10:inst2|inst12" as buffer
    Info: Detected ripple clock "debouncing:inst17|inst" as buffer
    Info: Detected ripple clock "debouncing:inst17|inst1" as buffer
    Info: Detected gated clock "debouncing:inst17|inst3" as buffer
    Info: Detected ripple clock "afisare_multiplexata:inst11|generator_adresa[1]" as buffer
    Info: Detected ripple clock "afisare_multiplexata:inst11|generator_adresa[0]" as buffer
    Info: Detected gated clock "Logica_miscare:inst6|directie_driverA[1]~4" as buffer
    Info: Detected gated clock "Logica_miscare:inst6|stanga~0" as buffer
    Info: Detected ripple clock "debouncing:inst16|inst1" as buffer
    Info: Detected ripple clock "debouncing:inst16|inst" as buffer
    Info: Detected gated clock "debouncing:inst16|inst3" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_10:inst4|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_10:inst|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_5:inst3|inst2" as buffer
    Info: Detected ripple clock "debouncing:inst5|inst" as buffer
    Info: Detected ripple clock "debouncing:inst5|inst1" as buffer
    Info: Detected gated clock "debouncing:inst5|inst3" as buffer
    Info: Detected gated clock "Logica_miscare:inst6|Equal1~0" as buffer
Info: Clock "clk" has Internal fmax of 85.94 MHz between source register "count_ture:inst12|cifra_unitati[3]" and destination register "afisare_multiplexata:inst11|digit_3[3]" (period= 11.636 ns)
    Info: + Longest register to register delay is 1.135 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X14_Y6_N29; Fanout = 3; REG Node = 'count_ture:inst12|cifra_unitati[3]'
        Info: 2: + IC(0.821 ns) + CELL(0.206 ns) = 1.027 ns; Loc. = LCCOMB_X13_Y6_N10; Fanout = 1; COMB Node = 'afisare_multiplexata:inst11|digit_3~3'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 1.135 ns; Loc. = LCFF_X13_Y6_N11; Fanout = 1; REG Node = 'afisare_multiplexata:inst11|digit_3[3]'
        Info: Total cell delay = 0.314 ns ( 27.67 % )
        Info: Total interconnect delay = 0.821 ns ( 72.33 % )
    Info: - Smallest clock skew is -10.237 ns
        Info: + Shortest clock path from clock "clk" to destination register is 6.756 ns
            Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'clk'
            Info: 2: + IC(0.522 ns) + CELL(0.970 ns) = 2.592 ns; Loc. = LCFF_X1_Y6_N13; Fanout = 5; REG Node = 'divizor_frecventa:inst2|divizor_10:inst|inst12'
            Info: 3: + IC(1.382 ns) + CELL(0.970 ns) = 4.944 ns; Loc. = LCFF_X9_Y6_N31; Fanout = 15; REG Node = 'divizor_frecventa:inst2|divizor_10:inst4|inst12'
            Info: 4: + IC(1.146 ns) + CELL(0.666 ns) = 6.756 ns; Loc. = LCFF_X13_Y6_N11; Fanout = 1; REG Node = 'afisare_multiplexata:inst11|digit_3[3]'
            Info: Total cell delay = 3.706 ns ( 54.85 % )
            Info: Total interconnect delay = 3.050 ns ( 45.15 % )
        Info: - Longest clock path from clock "clk" to source register is 16.993 ns
            Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'clk'
            Info: 2: + IC(0.522 ns) + CELL(0.970 ns) = 2.592 ns; Loc. = LCFF_X1_Y6_N31; Fanout = 6; REG Node = 'divizor_1000:inst18|numarator_10:inst|inst12'
            Info: 3: + IC(0.606 ns) + CELL(0.970 ns) = 4.168 ns; Loc. = LCFF_X2_Y6_N31; Fanout = 4; REG Node = 'divizor_1000:inst18|numarator_10:inst1|inst12'
            Info: 4: + IC(0.612 ns) + CELL(0.970 ns) = 5.750 ns; Loc. = LCFF_X3_Y6_N25; Fanout = 6; REG Node = 'divizor_1000:inst18|numarator_10:inst2|inst12'
            Info: 5: + IC(2.539 ns) + CELL(0.970 ns) = 9.259 ns; Loc. = LCFF_X26_Y11_N27; Fanout = 6; REG Node = 'divizor_1000:inst|numarator_10:inst|inst12'
            Info: 6: + IC(0.404 ns) + CELL(0.970 ns) = 10.633 ns; Loc. = LCFF_X26_Y11_N31; Fanout = 6; REG Node = 'divizor_1000:inst|numarator_10:inst1|inst12'
            Info: 7: + IC(0.714 ns) + CELL(0.970 ns) = 12.317 ns; Loc. = LCFF_X27_Y11_N19; Fanout = 4; REG Node = 'divizor_1000:inst|numarator_10:inst2|inst12'
            Info: 8: + IC(0.405 ns) + CELL(0.970 ns) = 13.692 ns; Loc. = LCFF_X27_Y11_N31; Fanout = 2; REG Node = 'debouncing:inst17|inst'
            Info: 9: + IC(0.443 ns) + CELL(0.206 ns) = 14.341 ns; Loc. = LCCOMB_X27_Y11_N22; Fanout = 1; COMB Node = 'debouncing:inst17|inst3'
            Info: 10: + IC(1.172 ns) + CELL(0.000 ns) = 15.513 ns; Loc. = CLKCTRL_G4; Fanout = 8; COMB Node = 'debouncing:inst17|inst3~clkctrl'
            Info: 11: + IC(0.814 ns) + CELL(0.666 ns) = 16.993 ns; Loc. = LCFF_X14_Y6_N29; Fanout = 3; REG Node = 'count_ture:inst12|cifra_unitati[3]'
            Info: Total cell delay = 8.762 ns ( 51.56 % )
            Info: Total interconnect delay = 8.231 ns ( 48.44 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Micro setup delay of destination is -0.040 ns
Info: Clock "senzor_2" has Internal fmax of 198.45 MHz between source register "Logica_miscare:inst6|count_ture[3]" and destination register "Logica_miscare:inst6|count_ture[5]" (period= 5.039 ns)
    Info: + Longest register to register delay is 3.653 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X4_Y12_N20; Fanout = 2; REG Node = 'Logica_miscare:inst6|count_ture[3]'
        Info: 2: + IC(0.691 ns) + CELL(0.596 ns) = 1.287 ns; Loc. = LCCOMB_X3_Y12_N20; Fanout = 2; COMB Node = 'Logica_miscare:inst6|Add0~7'
        Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 1.373 ns; Loc. = LCCOMB_X3_Y12_N22; Fanout = 2; COMB Node = 'Logica_miscare:inst6|Add0~9'
        Info: 4: + IC(0.000 ns) + CELL(0.506 ns) = 1.879 ns; Loc. = LCCOMB_X3_Y12_N24; Fanout = 2; COMB Node = 'Logica_miscare:inst6|Add0~10'
        Info: 5: + IC(0.376 ns) + CELL(0.366 ns) = 2.621 ns; Loc. = LCCOMB_X3_Y12_N0; Fanout = 1; COMB Node = 'Logica_miscare:inst6|count_ture~21'
        Info: 6: + IC(0.666 ns) + CELL(0.366 ns) = 3.653 ns; Loc. = LCCOMB_X2_Y12_N8; Fanout = 2; REG Node = 'Logica_miscare:inst6|count_ture[5]'
        Info: Total cell delay = 1.920 ns ( 52.56 % )
        Info: Total interconnect delay = 1.733 ns ( 47.44 % )
    Info: - Smallest clock skew is -0.192 ns
        Info: + Shortest clock path from clock "senzor_2" to destination register is 5.243 ns
            Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_103; Fanout = 7; CLK Node = 'senzor_2'
            Info: 2: + IC(1.381 ns) + CELL(0.206 ns) = 2.532 ns; Loc. = LCCOMB_X27_Y11_N16; Fanout = 5; COMB Node = 'Logica_miscare:inst6|Equal1~0'
            Info: 3: + IC(1.173 ns) + CELL(0.000 ns) = 3.705 ns; Loc. = CLKCTRL_G5; Fanout = 8; COMB Node = 'Logica_miscare:inst6|Equal1~0clkctrl'
            Info: 4: + IC(1.332 ns) + CELL(0.206 ns) = 5.243 ns; Loc. = LCCOMB_X2_Y12_N8; Fanout = 2; REG Node = 'Logica_miscare:inst6|count_ture[5]'
            Info: Total cell delay = 1.357 ns ( 25.88 % )
            Info: Total interconnect delay = 3.886 ns ( 74.12 % )
        Info: - Longest clock path from clock "senzor_2" to source register is 5.435 ns
            Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_103; Fanout = 7; CLK Node = 'senzor_2'
            Info: 2: + IC(1.381 ns) + CELL(0.206 ns) = 2.532 ns; Loc. = LCCOMB_X27_Y11_N16; Fanout = 5; COMB Node = 'Logica_miscare:inst6|Equal1~0'
            Info: 3: + IC(1.173 ns) + CELL(0.000 ns) = 3.705 ns; Loc. = CLKCTRL_G5; Fanout = 8; COMB Node = 'Logica_miscare:inst6|Equal1~0clkctrl'
            Info: 4: + IC(1.364 ns) + CELL(0.366 ns) = 5.435 ns; Loc. = LCCOMB_X4_Y12_N20; Fanout = 2; REG Node = 'Logica_miscare:inst6|count_ture[3]'
            Info: Total cell delay = 1.517 ns ( 27.91 % )
            Info: Total interconnect delay = 3.918 ns ( 72.09 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 1.194 ns
Info: Clock "senzon_1" has Internal fmax of 198.45 MHz between source register "Logica_miscare:inst6|count_ture[3]" and destination register "Logica_miscare:inst6|count_ture[5]" (period= 5.039 ns)
    Info: + Longest register to register delay is 3.653 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X4_Y12_N20; Fanout = 2; REG Node = 'Logica_miscare:inst6|count_ture[3]'
        Info: 2: + IC(0.691 ns) + CELL(0.596 ns) = 1.287 ns; Loc. = LCCOMB_X3_Y12_N20; Fanout = 2; COMB Node = 'Logica_miscare:inst6|Add0~7'
        Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 1.373 ns; Loc. = LCCOMB_X3_Y12_N22; Fanout = 2; COMB Node = 'Logica_miscare:inst6|Add0~9'
        Info: 4: + IC(0.000 ns) + CELL(0.506 ns) = 1.879 ns; Loc. = LCCOMB_X3_Y12_N24; Fanout = 2; COMB Node = 'Logica_miscare:inst6|Add0~10'
        Info: 5: + IC(0.376 ns) + CELL(0.366 ns) = 2.621 ns; Loc. = LCCOMB_X3_Y12_N0; Fanout = 1; COMB Node = 'Logica_miscare:inst6|count_ture~21'
        Info: 6: + IC(0.666 ns) + CELL(0.366 ns) = 3.653 ns; Loc. = LCCOMB_X2_Y12_N8; Fanout = 2; REG Node = 'Logica_miscare:inst6|count_ture[5]'
        Info: Total cell delay = 1.920 ns ( 52.56 % )
        Info: Total interconnect delay = 1.733 ns ( 47.44 % )
    Info: - Smallest clock skew is -0.192 ns
        Info: + Shortest clock path from clock "senzon_1" to destination register is 5.436 ns
            Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_104; Fanout = 12; CLK Node = 'senzon_1'
            Info: 2: + IC(1.410 ns) + CELL(0.370 ns) = 2.725 ns; Loc. = LCCOMB_X27_Y11_N16; Fanout = 5; COMB Node = 'Logica_miscare:inst6|Equal1~0'
            Info: 3: + IC(1.173 ns) + CELL(0.000 ns) = 3.898 ns; Loc. = CLKCTRL_G5; Fanout = 8; COMB Node = 'Logica_miscare:inst6|Equal1~0clkctrl'
            Info: 4: + IC(1.332 ns) + CELL(0.206 ns) = 5.436 ns; Loc. = LCCOMB_X2_Y12_N8; Fanout = 2; REG Node = 'Logica_miscare:inst6|count_ture[5]'
            Info: Total cell delay = 1.521 ns ( 27.98 % )
            Info: Total interconnect delay = 3.915 ns ( 72.02 % )
        Info: - Longest clock path from clock "senzon_1" to source register is 5.628 ns
            Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_104; Fanout = 12; CLK Node = 'senzon_1'
            Info: 2: + IC(1.410 ns) + CELL(0.370 ns) = 2.725 ns; Loc. = LCCOMB_X27_Y11_N16; Fanout = 5; COMB Node = 'Logica_miscare:inst6|Equal1~0'
            Info: 3: + IC(1.173 ns) + CELL(0.000 ns) = 3.898 ns; Loc. = CLKCTRL_G5; Fanout = 8; COMB Node = 'Logica_miscare:inst6|Equal1~0clkctrl'
            Info: 4: + IC(1.364 ns) + CELL(0.366 ns) = 5.628 ns; Loc. = LCCOMB_X4_Y12_N20; Fanout = 2; REG Node = 'Logica_miscare:inst6|count_ture[3]'
            Info: Total cell delay = 1.681 ns ( 29.87 % )
            Info: Total interconnect delay = 3.947 ns ( 70.13 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 1.194 ns
Info: Clock "senzor_5" has Internal fmax of 198.45 MHz between source register "Logica_miscare:inst6|count_ture[3]" and destination register "Logica_miscare:inst6|count_ture[5]" (period= 5.039 ns)
    Info: + Longest register to register delay is 3.653 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X4_Y12_N20; Fanout = 2; REG Node = 'Logica_miscare:inst6|count_ture[3]'
        Info: 2: + IC(0.691 ns) + CELL(0.596 ns) = 1.287 ns; Loc. = LCCOMB_X3_Y12_N20; Fanout = 2; COMB Node = 'Logica_miscare:inst6|Add0~7'
        Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 1.373 ns; Loc. = LCCOMB_X3_Y12_N22; Fanout = 2; COMB Node = 'Logica_miscare:inst6|Add0~9'
        Info: 4: + IC(0.000 ns) + CELL(0.506 ns) = 1.879 ns; Loc. = LCCOMB_X3_Y12_N24; Fanout = 2; COMB Node = 'Logica_miscare:inst6|Add0~10'
        Info: 5: + IC(0.376 ns) + CELL(0.366 ns) = 2.621 ns; Loc. = LCCOMB_X3_Y12_N0; Fanout = 1; COMB Node = 'Logica_miscare:inst6|count_ture~21'
        Info: 6: + IC(0.666 ns) + CELL(0.366 ns) = 3.653 ns; Loc. = LCCOMB_X2_Y12_N8; Fanout = 2; REG Node = 'Logica_miscare:inst6|count_ture[5]'
        Info: Total cell delay = 1.920 ns ( 52.56 % )
        Info: Total interconnect delay = 1.733 ns ( 47.44 % )
    Info: - Smallest clock skew is -0.192 ns
        Info: + Shortest clock path from clock "senzor_5" to destination register is 5.161 ns
            Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_99; Fanout = 14; CLK Node = 'senzor_5'
            Info: 2: + IC(0.926 ns) + CELL(0.589 ns) = 2.450 ns; Loc. = LCCOMB_X27_Y11_N16; Fanout = 5; COMB Node = 'Logica_miscare:inst6|Equal1~0'
            Info: 3: + IC(1.173 ns) + CELL(0.000 ns) = 3.623 ns; Loc. = CLKCTRL_G5; Fanout = 8; COMB Node = 'Logica_miscare:inst6|Equal1~0clkctrl'
            Info: 4: + IC(1.332 ns) + CELL(0.206 ns) = 5.161 ns; Loc. = LCCOMB_X2_Y12_N8; Fanout = 2; REG Node = 'Logica_miscare:inst6|count_ture[5]'
            Info: Total cell delay = 1.730 ns ( 33.52 % )
            Info: Total interconnect delay = 3.431 ns ( 66.48 % )
        Info: - Longest clock path from clock "senzor_5" to source register is 5.353 ns
            Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_99; Fanout = 14; CLK Node = 'senzor_5'
            Info: 2: + IC(0.926 ns) + CELL(0.589 ns) = 2.450 ns; Loc. = LCCOMB_X27_Y11_N16; Fanout = 5; COMB Node = 'Logica_miscare:inst6|Equal1~0'
            Info: 3: + IC(1.173 ns) + CELL(0.000 ns) = 3.623 ns; Loc. = CLKCTRL_G5; Fanout = 8; COMB Node = 'Logica_miscare:inst6|Equal1~0clkctrl'
            Info: 4: + IC(1.364 ns) + CELL(0.366 ns) = 5.353 ns; Loc. = LCCOMB_X4_Y12_N20; Fanout = 2; REG Node = 'Logica_miscare:inst6|count_ture[3]'
            Info: Total cell delay = 1.890 ns ( 35.31 % )
            Info: Total interconnect delay = 3.463 ns ( 64.69 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 1.194 ns
Info: Clock "senzor_4" has Internal fmax of 198.45 MHz between source register "Logica_miscare:inst6|count_ture[3]" and destination register "Logica_miscare:inst6|count_ture[5]" (period= 5.039 ns)
    Info: + Longest register to register delay is 3.653 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X4_Y12_N20; Fanout = 2; REG Node = 'Logica_miscare:inst6|count_ture[3]'
        Info: 2: + IC(0.691 ns) + CELL(0.596 ns) = 1.287 ns; Loc. = LCCOMB_X3_Y12_N20; Fanout = 2; COMB Node = 'Logica_miscare:inst6|Add0~7'
        Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 1.373 ns; Loc. = LCCOMB_X3_Y12_N22; Fanout = 2; COMB Node = 'Logica_miscare:inst6|Add0~9'
        Info: 4: + IC(0.000 ns) + CELL(0.506 ns) = 1.879 ns; Loc. = LCCOMB_X3_Y12_N24; Fanout = 2; COMB Node = 'Logica_miscare:inst6|Add0~10'
        Info: 5: + IC(0.376 ns) + CELL(0.366 ns) = 2.621 ns; Loc. = LCCOMB_X3_Y12_N0; Fanout = 1; COMB Node = 'Logica_miscare:inst6|count_ture~21'
        Info: 6: + IC(0.666 ns) + CELL(0.366 ns) = 3.653 ns; Loc. = LCCOMB_X2_Y12_N8; Fanout = 2; REG Node = 'Logica_miscare:inst6|count_ture[5]'
        Info: Total cell delay = 1.920 ns ( 52.56 % )
        Info: Total interconnect delay = 1.733 ns ( 47.44 % )
    Info: - Smallest clock skew is -0.192 ns
        Info: + Shortest clock path from clock "senzor_4" to destination register is 5.282 ns
            Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_100; Fanout = 7; CLK Node = 'senzor_4'
            Info: 2: + IC(1.012 ns) + CELL(0.614 ns) = 2.571 ns; Loc. = LCCOMB_X27_Y11_N16; Fanout = 5; COMB Node = 'Logica_miscare:inst6|Equal1~0'
            Info: 3: + IC(1.173 ns) + CELL(0.000 ns) = 3.744 ns; Loc. = CLKCTRL_G5; Fanout = 8; COMB Node = 'Logica_miscare:inst6|Equal1~0clkctrl'
            Info: 4: + IC(1.332 ns) + CELL(0.206 ns) = 5.282 ns; Loc. = LCCOMB_X2_Y12_N8; Fanout = 2; REG Node = 'Logica_miscare:inst6|count_ture[5]'
            Info: Total cell delay = 1.765 ns ( 33.42 % )
            Info: Total interconnect delay = 3.517 ns ( 66.58 % )
        Info: - Longest clock path from clock "senzor_4" to source register is 5.474 ns
            Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_100; Fanout = 7; CLK Node = 'senzor_4'
            Info: 2: + IC(1.012 ns) + CELL(0.614 ns) = 2.571 ns; Loc. = LCCOMB_X27_Y11_N16; Fanout = 5; COMB Node = 'Logica_miscare:inst6|Equal1~0'
            Info: 3: + IC(1.173 ns) + CELL(0.000 ns) = 3.744 ns; Loc. = CLKCTRL_G5; Fanout = 8; COMB Node = 'Logica_miscare:inst6|Equal1~0clkctrl'
            Info: 4: + IC(1.364 ns) + CELL(0.366 ns) = 5.474 ns; Loc. = LCCOMB_X4_Y12_N20; Fanout = 2; REG Node = 'Logica_miscare:inst6|count_ture[3]'
            Info: Total cell delay = 1.925 ns ( 35.17 % )
            Info: Total interconnect delay = 3.549 ns ( 64.83 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 1.194 ns
Warning: Circuit may not operate. Detected 113 non-operational path(s) clocked by clock "clk" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "afisare_multiplexata:inst11|digit_4[1]" and destination pin or register "afisare_multiplexata:inst11|f" for clock "clk" (Hold time is 9.709 ns)
    Info: + Largest clock skew is 11.774 ns
        Info: + Longest clock path from clock "clk" to destination register is 18.526 ns
            Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'clk'
            Info: 2: + IC(0.522 ns) + CELL(0.970 ns) = 2.592 ns; Loc. = LCFF_X1_Y6_N13; Fanout = 5; REG Node = 'divizor_frecventa:inst2|divizor_10:inst|inst12'
            Info: 3: + IC(1.382 ns) + CELL(0.970 ns) = 4.944 ns; Loc. = LCFF_X9_Y6_N31; Fanout = 15; REG Node = 'divizor_frecventa:inst2|divizor_10:inst4|inst12'
            Info: 4: + IC(1.142 ns) + CELL(0.970 ns) = 7.056 ns; Loc. = LCFF_X12_Y6_N27; Fanout = 10; REG Node = 'afisare_multiplexata:inst11|generator_adresa[1]'
            Info: 5: + IC(1.844 ns) + CELL(0.624 ns) = 9.524 ns; Loc. = LCCOMB_X13_Y6_N20; Fanout = 1; COMB Node = 'afisare_multiplexata:inst11|Mux1~0'
            Info: 6: + IC(1.493 ns) + CELL(0.651 ns) = 11.668 ns; Loc. = LCCOMB_X12_Y6_N6; Fanout = 8; COMB Node = 'afisare_multiplexata:inst11|Mux1~1'
            Info: 7: + IC(1.552 ns) + CELL(0.370 ns) = 13.590 ns; Loc. = LCCOMB_X12_Y6_N20; Fanout = 1; COMB Node = 'afisare_multiplexata:inst11|a~0'
            Info: 8: + IC(3.402 ns) + CELL(0.000 ns) = 16.992 ns; Loc. = CLKCTRL_G7; Fanout = 7; COMB Node = 'afisare_multiplexata:inst11|a~0clkctrl'
            Info: 9: + IC(1.328 ns) + CELL(0.206 ns) = 18.526 ns; Loc. = LCCOMB_X12_Y6_N14; Fanout = 1; REG Node = 'afisare_multiplexata:inst11|f'
            Info: Total cell delay = 5.861 ns ( 31.64 % )
            Info: Total interconnect delay = 12.665 ns ( 68.36 % )
        Info: - Shortest clock path from clock "clk" to source register is 6.752 ns
            Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'clk'
            Info: 2: + IC(0.522 ns) + CELL(0.970 ns) = 2.592 ns; Loc. = LCFF_X1_Y6_N13; Fanout = 5; REG Node = 'divizor_frecventa:inst2|divizor_10:inst|inst12'
            Info: 3: + IC(1.382 ns) + CELL(0.970 ns) = 4.944 ns; Loc. = LCFF_X9_Y6_N31; Fanout = 15; REG Node = 'divizor_frecventa:inst2|divizor_10:inst4|inst12'
            Info: 4: + IC(1.142 ns) + CELL(0.666 ns) = 6.752 ns; Loc. = LCFF_X12_Y6_N29; Fanout = 1; REG Node = 'afisare_multiplexata:inst11|digit_4[1]'
            Info: Total cell delay = 3.706 ns ( 54.89 % )
            Info: Total interconnect delay = 3.046 ns ( 45.11 % )
    Info: - Micro clock to output delay of source is 0.304 ns
    Info: - Shortest register to register delay is 1.761 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X12_Y6_N29; Fanout = 1; REG Node = 'afisare_multiplexata:inst11|digit_4[1]'
        Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X12_Y6_N28; Fanout = 8; COMB Node = 'afisare_multiplexata:inst11|Mux2~1'
        Info: 3: + IC(0.417 ns) + CELL(0.206 ns) = 1.016 ns; Loc. = LCCOMB_X12_Y6_N8; Fanout = 1; COMB Node = 'afisare_multiplexata:inst11|WideOr11~0'
        Info: 4: + IC(0.375 ns) + CELL(0.370 ns) = 1.761 ns; Loc. = LCCOMB_X12_Y6_N14; Fanout = 1; REG Node = 'afisare_multiplexata:inst11|f'
        Info: Total cell delay = 0.969 ns ( 55.03 % )
        Info: Total interconnect delay = 0.792 ns ( 44.97 % )
    Info: + Micro hold delay of destination is 0.000 ns
Info: tsu for register "Logica_miscare:inst6|dreapta" (data pin = "senzor_2", clock pin = "senzor_4") is 5.980 ns
    Info: + Longest pin to register delay is 7.339 ns
        Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_103; Fanout = 7; CLK Node = 'senzor_2'
        Info: 2: + IC(6.028 ns) + CELL(0.366 ns) = 7.339 ns; Loc. = LCCOMB_X27_Y11_N4; Fanout = 4; REG Node = 'Logica_miscare:inst6|dreapta'
        Info: Total cell delay = 1.311 ns ( 17.86 % )
        Info: Total interconnect delay = 6.028 ns ( 82.14 % )
    Info: + Micro setup delay of destination is 1.557 ns
    Info: - Shortest clock path from clock "senzor_4" to destination register is 2.916 ns
        Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_100; Fanout = 7; CLK Node = 'senzor_4'
        Info: 2: + IC(1.024 ns) + CELL(0.370 ns) = 2.339 ns; Loc. = LCCOMB_X27_Y11_N28; Fanout = 2; COMB Node = 'Logica_miscare:inst6|stanga~0'
        Info: 3: + IC(0.371 ns) + CELL(0.206 ns) = 2.916 ns; Loc. = LCCOMB_X27_Y11_N4; Fanout = 4; REG Node = 'Logica_miscare:inst6|dreapta'
        Info: Total cell delay = 1.521 ns ( 52.16 % )
        Info: Total interconnect delay = 1.395 ns ( 47.84 % )
Info: tco from clock "clk" to destination pin "B_IN3_D1" through register "Selectie_proba:inst1|circuit[0]" is 32.537 ns
    Info: + Longest clock path from clock "clk" to source register is 20.696 ns
        Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'clk'
        Info: 2: + IC(0.522 ns) + CELL(0.970 ns) = 2.592 ns; Loc. = LCFF_X1_Y6_N13; Fanout = 5; REG Node = 'divizor_frecventa:inst2|divizor_10:inst|inst12'
        Info: 3: + IC(1.382 ns) + CELL(0.970 ns) = 4.944 ns; Loc. = LCFF_X9_Y6_N19; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12'
        Info: 4: + IC(1.452 ns) + CELL(0.970 ns) = 7.366 ns; Loc. = LCFF_X17_Y6_N27; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12'
        Info: 5: + IC(0.404 ns) + CELL(0.970 ns) = 8.740 ns; Loc. = LCFF_X17_Y6_N13; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12'
        Info: 6: + IC(1.030 ns) + CELL(0.970 ns) = 10.740 ns; Loc. = LCFF_X21_Y6_N27; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12'
        Info: 7: + IC(0.403 ns) + CELL(0.970 ns) = 12.113 ns; Loc. = LCFF_X21_Y6_N13; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12'
        Info: 8: + IC(1.095 ns) + CELL(0.970 ns) = 14.178 ns; Loc. = LCFF_X21_Y7_N13; Fanout = 5; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12'
        Info: 9: + IC(0.398 ns) + CELL(0.970 ns) = 15.546 ns; Loc. = LCFF_X21_Y7_N31; Fanout = 8; REG Node = 'divizor_frecventa:inst2|divizor_5:inst3|inst2'
        Info: 10: + IC(0.625 ns) + CELL(0.970 ns) = 17.141 ns; Loc. = LCFF_X20_Y7_N31; Fanout = 2; REG Node = 'debouncing:inst5|inst'
        Info: 11: + IC(0.432 ns) + CELL(0.206 ns) = 17.779 ns; Loc. = LCCOMB_X20_Y7_N16; Fanout = 1; COMB Node = 'debouncing:inst5|inst3'
        Info: 12: + IC(1.404 ns) + CELL(0.000 ns) = 19.183 ns; Loc. = CLKCTRL_G6; Fanout = 5; COMB Node = 'debouncing:inst5|inst3~clkctrl'
        Info: 13: + IC(0.847 ns) + CELL(0.666 ns) = 20.696 ns; Loc. = LCFF_X4_Y12_N23; Fanout = 15; REG Node = 'Selectie_proba:inst1|circuit[0]'
        Info: Total cell delay = 10.702 ns ( 51.71 % )
        Info: Total interconnect delay = 9.994 ns ( 48.29 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Longest register to pin delay is 11.537 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X4_Y12_N23; Fanout = 15; REG Node = 'Selectie_proba:inst1|circuit[0]'
        Info: 2: + IC(1.168 ns) + CELL(0.606 ns) = 1.774 ns; Loc. = LCCOMB_X4_Y12_N10; Fanout = 1; COMB Node = 'Logica_miscare:inst6|directie_driverA[0]~0'
        Info: 3: + IC(0.354 ns) + CELL(0.206 ns) = 2.334 ns; Loc. = LCCOMB_X4_Y12_N28; Fanout = 4; COMB Node = 'Logica_miscare:inst6|directie_driverA[0]~1'
        Info: 4: + IC(2.947 ns) + CELL(0.616 ns) = 5.897 ns; Loc. = LCCOMB_X24_Y11_N4; Fanout = 2; COMB Node = 'Logica_miscare:inst6|directie_driverA[0]~6'
        Info: 5: + IC(2.404 ns) + CELL(3.236 ns) = 11.537 ns; Loc. = PIN_134; Fanout = 0; PIN Node = 'B_IN3_D1'
        Info: Total cell delay = 4.664 ns ( 40.43 % )
        Info: Total interconnect delay = 6.873 ns ( 59.57 % )
Info: Longest tpd from source pin "senzor_2" to destination pin "B_IN3_D1" is 14.676 ns
    Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_103; Fanout = 7; CLK Node = 'senzor_2'
    Info: 2: + IC(6.050 ns) + CELL(0.650 ns) = 7.645 ns; Loc. = LCCOMB_X27_Y11_N6; Fanout = 1; COMB Node = 'Logica_miscare:inst6|directie_driverA[0]~5'
    Info: 3: + IC(1.021 ns) + CELL(0.370 ns) = 9.036 ns; Loc. = LCCOMB_X24_Y11_N4; Fanout = 2; COMB Node = 'Logica_miscare:inst6|directie_driverA[0]~6'
    Info: 4: + IC(2.404 ns) + CELL(3.236 ns) = 14.676 ns; Loc. = PIN_134; Fanout = 0; PIN Node = 'B_IN3_D1'
    Info: Total cell delay = 5.201 ns ( 35.44 % )
    Info: Total interconnect delay = 9.475 ns ( 64.56 % )
Info: th for register "debouncing:inst17|inst" (data pin = "senzor_5", clock pin = "clk") is 9.777 ns
    Info: + Longest clock path from clock "clk" to destination register is 13.388 ns
        Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'clk'
        Info: 2: + IC(0.522 ns) + CELL(0.970 ns) = 2.592 ns; Loc. = LCFF_X1_Y6_N31; Fanout = 6; REG Node = 'divizor_1000:inst18|numarator_10:inst|inst12'
        Info: 3: + IC(0.606 ns) + CELL(0.970 ns) = 4.168 ns; Loc. = LCFF_X2_Y6_N31; Fanout = 4; REG Node = 'divizor_1000:inst18|numarator_10:inst1|inst12'
        Info: 4: + IC(0.612 ns) + CELL(0.970 ns) = 5.750 ns; Loc. = LCFF_X3_Y6_N25; Fanout = 6; REG Node = 'divizor_1000:inst18|numarator_10:inst2|inst12'
        Info: 5: + IC(2.539 ns) + CELL(0.970 ns) = 9.259 ns; Loc. = LCFF_X26_Y11_N27; Fanout = 6; REG Node = 'divizor_1000:inst|numarator_10:inst|inst12'
        Info: 6: + IC(0.404 ns) + CELL(0.970 ns) = 10.633 ns; Loc. = LCFF_X26_Y11_N31; Fanout = 6; REG Node = 'divizor_1000:inst|numarator_10:inst1|inst12'
        Info: 7: + IC(0.714 ns) + CELL(0.970 ns) = 12.317 ns; Loc. = LCFF_X27_Y11_N19; Fanout = 4; REG Node = 'divizor_1000:inst|numarator_10:inst2|inst12'
        Info: 8: + IC(0.405 ns) + CELL(0.666 ns) = 13.388 ns; Loc. = LCFF_X27_Y11_N31; Fanout = 2; REG Node = 'debouncing:inst17|inst'
        Info: Total cell delay = 7.586 ns ( 56.66 % )
        Info: Total interconnect delay = 5.802 ns ( 43.34 % )
    Info: + Micro hold delay of destination is 0.306 ns
    Info: - Shortest pin to register delay is 3.917 ns
        Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_99; Fanout = 14; CLK Node = 'senzor_5'
        Info: 2: + IC(0.926 ns) + CELL(0.589 ns) = 2.450 ns; Loc. = LCCOMB_X27_Y11_N16; Fanout = 5; COMB Node = 'Logica_miscare:inst6|Equal1~0'
        Info: 3: + IC(1.007 ns) + CELL(0.460 ns) = 3.917 ns; Loc. = LCFF_X27_Y11_N31; Fanout = 2; REG Node = 'debouncing:inst17|inst'
        Info: Total cell delay = 1.984 ns ( 50.65 % )
        Info: Total interconnect delay = 1.933 ns ( 49.35 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 22 warnings
    Info: Peak virtual memory: 167 megabytes
    Info: Processing ended: Mon May 20 14:59:32 2024
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


