# vsim -debugDB -l test.log -voptargs="+acc" -assertdebug -c test_bench -do "log -r /*;run -all;" -GMEALY_FSM=0 
# Start time: 17:21:50 on Aug 15,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vsim-8611) Generating debug db.
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Warning: (vopt-3040) Command line generic/parameter "MEALY_FSM" not found in design.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=2.
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2023.3 linux_x86_64 Jul 17 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading work.test_bench(fast)
# Loading work.counter(fast)
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
# log -r /*
# run -all
# ------------------------------------------------
# t=       140 PASS: the init value of counter is 8'h00.
# ------------------------------------------------
# ------------------------------------------------
# t=     12975 PASS: counter value is correct,8'hff
# ------------------------------------------------
# ------------------------------------------------
# t=     12975 PASS: overflow is asserted
# ------------------------------------------------
# ------------------------------------------------
# t=     13025 PASS: overflow is negated
# ------------------------------------------------
# ------------------------------------------------
# t=     13025 PASS: counter value is 8'h00 after overflow
# ------------------------------------------------
# ------------------------------------------------
# t=     13525 PASS: counter value is correct - 8'ha
# ------------------------------------------------
# ------------------------------------------------
# t=     13625 PASS: counter value is cleared when count_clr is 1'b1
# ------------------------------------------------
# ------------------------------------------------
# t=     14125 PASS: counter does not start counting when counter_en is 1'b1
# ------------------------------------------------
# ** Note: $finish    : ../tb/test_bench.v(146)
#    Time: 14225 ns  Iteration: 0  Instance: /test_bench
# End time: 17:21:51 on Aug 15,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 2
