#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Jul 28 14:29:16 2020
# Process ID: 15456
# Current directory: E:/vivadoHLS_project/montg_mul/solution1/sim/verilog
# Command line: vivado.exe -source open_wave.tcl
# Log file: E:/vivadoHLS_project/montg_mul/solution1/sim/verilog/vivado.log
# Journal file: E:/vivadoHLS_project/montg_mul/solution1/sim/verilog\vivado.jou
#-----------------------------------------------------------
start_gui
source open_wave.tcl
# current_fileset
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx2018/Vivado/2018.3/data/ip'.
# open_wave_database example.wdb
open_wave_config E:/vivadoHLS_project/montg_mul/solution1/sim/verilog/example.wcfg
current_wave_config {example.wcfg}
example.wcfg
add_wave {{/apatb_example_top/AESL_inst_example/ap_clk}} {{/apatb_example_top/AESL_inst_example/ap_rst}} {{/apatb_example_top/AESL_inst_example/ap_start}} {{/apatb_example_top/AESL_inst_example/A_V_Addr_A}} {{/apatb_example_top/AESL_inst_example/A_V_WEN_A}} {{/apatb_example_top/AESL_inst_example/A_V_Din_A}} {{/apatb_example_top/AESL_inst_example/A_V_Dout_A}} {{/apatb_example_top/AESL_inst_example/A_V_Clk_A}} {{/apatb_example_top/AESL_inst_example/A_V_Rst_A}} {{/apatb_example_top/AESL_inst_example/B_V_Addr_A}} {{/apatb_example_top/AESL_inst_example/B_V_Din_A}} {{/apatb_example_top/AESL_inst_example/B_V_Dout_A}} {{/apatb_example_top/AESL_inst_example/B_V_Clk_A}} {{/apatb_example_top/AESL_inst_example/B_V_Rst_A}} 
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Jul 28 16:39:08 2020...
