vendor_name = ModelSim
source_file = 1, C:/Users/SouthernPark/git_projects/ECE_550_recitation/recitation4/sml.v
source_file = 1, C:/Users/SouthernPark/git_projects/ECE_550_recitation/recitation4/Waveform.vwf
source_file = 1, C:/Users/SouthernPark/git_projects/ECE_550_recitation/recitation4/Waveform1.vwf
source_file = 1, C:/Users/SouthernPark/git_projects/ECE_550_recitation/recitation4/Waveform2.vwf
source_file = 1, C:/Users/SouthernPark/git_projects/ECE_550_recitation/recitation4/Waveform3.vwf
source_file = 1, C:/Users/SouthernPark/git_projects/ECE_550_recitation/recitation4/Waveform4.vwf
source_file = 1, C:/Users/SouthernPark/git_projects/ECE_550_recitation/recitation4/Waveform5.vwf
source_file = 1, C:/Users/SouthernPark/git_projects/ECE_550_recitation/recitation4/db/sml.cbx.xml
design_name = sml
instance = comp, \out~output , out~output, sml, 1
instance = comp, \clk~input , clk~input, sml, 1
instance = comp, \clk~inputclkctrl , clk~inputclkctrl, sml, 1
instance = comp, \w~input , w~input, sml, 1
instance = comp, \stateMealy_reg.zero~0 , stateMealy_reg.zero~0, sml, 1
instance = comp, \stateMealy_reg.zero , stateMealy_reg.zero, sml, 1
instance = comp, \Selector1~0 , Selector1~0, sml, 1
instance = comp, \stateMealy_reg.one , stateMealy_reg.one, sml, 1
instance = comp, \Selector2~0 , Selector2~0, sml, 1
instance = comp, \stateMealy_reg.two , stateMealy_reg.two, sml, 1
instance = comp, \Selector3~0 , Selector3~0, sml, 1
instance = comp, \stateMealy_reg.three , stateMealy_reg.three, sml, 1
instance = comp, \Selector4~0 , Selector4~0, sml, 1
instance = comp, \stateMealy_reg.four , stateMealy_reg.four, sml, 1
instance = comp, \out~0 , out~0, sml, 1
