1. Flag --> O0

04:57:39 **** Build of configuration Default for project rwu-rv64i ****
make all 
Building APP='test' from SRC_C='./test.c'
[CC] test.c
riscv64-unknown-elf-gcc -march=rv64i -mabi=lp64 -ffreestanding -nostdlib -O0 -g -msmall-data-limit=0 -I. -c "test.c" -o "test.o"
[AS] crt0.s
riscv64-unknown-elf-gcc -march=rv64i -mabi=lp64 -ffreestanding -nostdlib -O0 -g -msmall-data-limit=0 -I. -c "crt0.s" -o "crt0.o"
[LD] test.elf
riscv64-unknown-elf-gcc -march=rv64i -mabi=lp64 -ffreestanding -nostdlib -T linker.ld -Wl,-Map="test.map" -o "test.elf" test.o crt0.o
/usr/lib/gcc/riscv64-unknown-elf/13.2.0/../../../riscv64-unknown-elf/bin/ld: test.o: in function `square':
/home/abhishek-revoor/Desktop/Thesis/rwu-rv64i-master/c_complile/test.c:5:(.text+0x60): undefined reference to `__muldi3'
collect2: error: ld returned 1 exit status
make: *** [Makefile:89: test.elf] Error 1
"make all" terminated with exit code 2. Build might be incomplete.

04:57:39 Build Failed. 2 errors, 0 warnings. (took 684ms)


Simulation Output : Build failed.



2. Flag  --> O1 or O

05:00:05 **** Build of configuration Default for project rwu-rv64i ****
make all 
Building APP='test' from SRC_C='./test.c'
[CC] test.c
riscv64-unknown-elf-gcc -march=rv64i -mabi=lp64 -ffreestanding -nostdlib -O -g -msmall-data-limit=0 -I. -c "test.c" -o "test.o"
[AS] crt0.s
riscv64-unknown-elf-gcc -march=rv64i -mabi=lp64 -ffreestanding -nostdlib -O -g -msmall-data-limit=0 -I. -c "crt0.s" -o "crt0.o"
[LD] test.elf
riscv64-unknown-elf-gcc -march=rv64i -mabi=lp64 -ffreestanding -nostdlib -T linker.ld -Wl,-Map="test.map" -o "test.elf" test.o crt0.o
[CP] test.elf -> test.v
riscv64-unknown-elf-objcopy -O verilog --verilog-data-width 4 "test.elf" "test.v"
sed -i 's/ /\n/g' "test.v"
sed -i 's/\r//g'  "test.v"
sed -i '1d'       "test.v"
cp -f "test.v" "../sim/riscvtest.mem"
cp -f "test.v" "../sim/riscvtest_tb_test.mem"
[BIN] test.elf -> test.bin
riscv64-unknown-elf-objcopy -O binary "test.elf" "test.bin"
[DMP] test.elf -> test.lst
riscv64-unknown-elf-objdump -d -S "test.elf" > "test.lst"
[SZ] test.elf
riscv64-unknown-elf-size --format=berkeley "test.elf"
   text	   data	    bss	    dec	    hex	filename
    140	      0	      0	    140	     8c	test.elf

05:00:06 Build Finished. 0 errors, 0 warnings. (took 684ms)

Simulation Output : All test cases passed(Success)

3. Flag  --> O2

05:02:04 **** Build of configuration Default for project rwu-rv64i ****
make all 
Building APP='test' from SRC_C='./test.c'
[CC] test.c
riscv64-unknown-elf-gcc -march=rv64i -mabi=lp64 -ffreestanding -nostdlib -O2 -g -msmall-data-limit=0 -I. -c "test.c" -o "test.o"
[AS] crt0.s
riscv64-unknown-elf-gcc -march=rv64i -mabi=lp64 -ffreestanding -nostdlib -O2 -g -msmall-data-limit=0 -I. -c "crt0.s" -o "crt0.o"
[LD] test.elf
riscv64-unknown-elf-gcc -march=rv64i -mabi=lp64 -ffreestanding -nostdlib -T linker.ld -Wl,-Map="test.map" -o "test.elf" test.o crt0.o
[CP] test.elf -> test.v
riscv64-unknown-elf-objcopy -O verilog --verilog-data-width 4 "test.elf" "test.v"
sed -i 's/ /\n/g' "test.v"
sed -i 's/\r//g'  "test.v"
sed -i '1d'       "test.v"
cp -f "test.v" "../sim/riscvtest.mem"
cp -f "test.v" "../sim/riscvtest_tb_test.mem"
[BIN] test.elf -> test.bin
riscv64-unknown-elf-objcopy -O binary "test.elf" "test.bin"
[DMP] test.elf -> test.lst
riscv64-unknown-elf-objdump -d -S "test.elf" > "test.lst"
[SZ] test.elf
riscv64-unknown-elf-size --format=berkeley "test.elf"
   text	   data	    bss	    dec	    hex	filename
    140	      0	      0	    140	     8c	test.elf

05:02:05 Build Finished. 0 errors, 0 warnings. (took 683ms)

Simulation Output : All test cases passed(Success)


4. Flag --> O3

05:03:07 **** Incremental Build of configuration Default for project rwu-rv64i ****
make all 
Building APP='test' from SRC_C='./test.c'
[CC] test.c
riscv64-unknown-elf-gcc -march=rv64i -mabi=lp64 -ffreestanding -nostdlib -O3 -g -msmall-data-limit=0 -I. -c "test.c" -o "test.o"
[AS] crt0.s
riscv64-unknown-elf-gcc -march=rv64i -mabi=lp64 -ffreestanding -nostdlib -O3 -g -msmall-data-limit=0 -I. -c "crt0.s" -o "crt0.o"
[LD] test.elf
riscv64-unknown-elf-gcc -march=rv64i -mabi=lp64 -ffreestanding -nostdlib -T linker.ld -Wl,-Map="test.map" -o "test.elf" test.o crt0.o
[CP] test.elf -> test.v
riscv64-unknown-elf-objcopy -O verilog --verilog-data-width 4 "test.elf" "test.v"
sed -i 's/ /\n/g' "test.v"
sed -i 's/\r//g'  "test.v"
sed -i '1d'       "test.v"
cp -f "test.v" "../sim/riscvtest.mem"
cp -f "test.v" "../sim/riscvtest_tb_test.mem"
[BIN] test.elf -> test.bin
riscv64-unknown-elf-objcopy -O binary "test.elf" "test.bin"
[DMP] test.elf -> test.lst
riscv64-unknown-elf-objdump -d -S "test.elf" > "test.lst"
[SZ] test.elf
riscv64-unknown-elf-size --format=berkeley "test.elf"
   text	   data	    bss	    dec	    hex	filename
    140	      0	      0	    140	     8c	test.elf


Simulation Output : All test cases passed(Success)


5. Flag --> Os

05:05:08 **** Build of configuration Default for project rwu-rv64i ****
make all 
Building APP='test' from SRC_C='./test.c'
[CC] test.c
riscv64-unknown-elf-gcc -march=rv64i -mabi=lp64 -ffreestanding -nostdlib -Os -g -msmall-data-limit=0 -I. -c "test.c" -o "test.o"
[AS] crt0.s
riscv64-unknown-elf-gcc -march=rv64i -mabi=lp64 -ffreestanding -nostdlib -Os -g -msmall-data-limit=0 -I. -c "crt0.s" -o "crt0.o"
[LD] test.elf
riscv64-unknown-elf-gcc -march=rv64i -mabi=lp64 -ffreestanding -nostdlib -T linker.ld -Wl,-Map="test.map" -o "test.elf" test.o crt0.o
[CP] test.elf -> test.v
riscv64-unknown-elf-objcopy -O verilog --verilog-data-width 4 "test.elf" "test.v"
sed -i 's/ /\n/g' "test.v"
sed -i 's/\r//g'  "test.v"
sed -i '1d'       "test.v"
cp -f "test.v" "../sim/riscvtest.mem"
cp -f "test.v" "../sim/riscvtest_tb_test.mem"
[BIN] test.elf -> test.bin
riscv64-unknown-elf-objcopy -O binary "test.elf" "test.bin"
[DMP] test.elf -> test.lst
riscv64-unknown-elf-objdump -d -S "test.elf" > "test.lst"
[SZ] test.elf
riscv64-unknown-elf-size --format=berkeley "test.elf"
   text	   data	    bss	    dec	    hex	filename
    136	      0	      0	    136	     88	test.elf

Simulation Output : All test cases passed(Success)

6. Flag --> Ofast

05:05:53 **** Build of configuration Default for project rwu-rv64i ****
make all 
Building APP='test' from SRC_C='./test.c'
[CC] test.c
riscv64-unknown-elf-gcc -march=rv64i -mabi=lp64 -ffreestanding -nostdlib -Ofast -g -msmall-data-limit=0 -I. -c "test.c" -o "test.o"
[AS] crt0.s
riscv64-unknown-elf-gcc -march=rv64i -mabi=lp64 -ffreestanding -nostdlib -Ofast -g -msmall-data-limit=0 -I. -c "crt0.s" -o "crt0.o"
[LD] test.elf
riscv64-unknown-elf-gcc -march=rv64i -mabi=lp64 -ffreestanding -nostdlib -T linker.ld -Wl,-Map="test.map" -o "test.elf" test.o crt0.o
[CP] test.elf -> test.v
riscv64-unknown-elf-objcopy -O verilog --verilog-data-width 4 "test.elf" "test.v"
sed -i 's/ /\n/g' "test.v"
sed -i 's/\r//g'  "test.v"
sed -i '1d'       "test.v"
cp -f "test.v" "../sim/riscvtest.mem"
cp -f "test.v" "../sim/riscvtest_tb_test.mem"
[BIN] test.elf -> test.bin
riscv64-unknown-elf-objcopy -O binary "test.elf" "test.bin"
[DMP] test.elf -> test.lst
riscv64-unknown-elf-objdump -d -S "test.elf" > "test.lst"
[SZ] test.elf
riscv64-unknown-elf-size --format=berkeley "test.elf"
   text	   data	    bss	    dec	    hex	filename
    140	      0	      0	    140	     8c	test.elf

05:05:53 Build Finished. 0 errors, 0 warnings. (took 684ms)

Simulation Output : All test cases passed(Success)

