# compile verilog/system verilog design source files
verilog xil_defaultlib "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/fft_package.sv" --include "../../../../fft_module.srcs/sources_1/new" \
"../../../../fft_module.srcs/blk_mem_gen_0/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" \

sv xil_defaultlib "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/fft_package.sv" --include "../../../../fft_module.srcs/sources_1/new" \
"../../../../fft_module.srcs/sim_1/new/butterfly_tb.sv" \
"../../../../fft_module.srcs/sources_1/imports/new/Memory_Ram_Controler.sv" \
"../../../../fft_module.srcs/sim_1/imports/new/Memory_testbench.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
