SET_FLAG DEBUG FALSE
SET_FLAG MODE INTERACTIVE
SET_FLAG STANDALONE_MODE FALSE
SET_PREFERENCE devicefamily spartan6
SET_PREFERENCE device xc6slx45t
SET_PREFERENCE speedgrade -3
SET_PREFERENCE package csg324
SET_PREFERENCE verilogsim true
SET_PREFERENCE vhdlsim false
SET_PREFERENCE simulationfiles Behavioral
SET_PREFERENCE busformat BusFormatAngleBracketNotRipped
SET_PREFERENCE outputdirectory D:/GitHub/AE-PCIE-DMA-AXI/GVI_PCIe_x1_Gen1/
SET_PREFERENCE workingdirectory D:/GitHub/AE-PCIE-DMA-AXI/GVI_PCIe_x1_Gen1/tmp/
SET_PREFERENCE subworkingdirectory D:/GitHub/AE-PCIE-DMA-AXI/GVI_PCIe_x1_Gen1/tmp/_cg/
SET_PREFERENCE transientdirectory D:/GitHub/AE-PCIE-DMA-AXI/GVI_PCIe_x1_Gen1/tmp/_cg/_dbg/
SET_PREFERENCE designentry Verilog
SET_PREFERENCE flowvendor Other
SET_PREFERENCE addpads false
SET_PREFERENCE projectname coregen
SET_PREFERENCE formalverification false
SET_PREFERENCE asysymbol false
SET_PREFERENCE implementationfiletype Ngc
SET_PREFERENCE foundationsym false
SET_PREFERENCE createndf false
SET_PREFERENCE removerpms false
SET_PARAMETER Component_Name s6_pcie_v2_4
SET_PARAMETER Device_Port_Type PCI_Express_Endpoint_device
SET_PARAMETER Bar0_Enabled true
SET_PARAMETER Bar0_Type Memory
SET_PARAMETER Bar0_64bit false
SET_PARAMETER Bar0_Prefetchable false
SET_PARAMETER Bar0_Scale Kilobytes
SET_PARAMETER Bar0_Size 1
SET_PARAMETER Bar1_Enabled false
SET_PARAMETER Bar1_Type N/A
SET_PARAMETER Bar1_64bit false
SET_PARAMETER Bar1_Prefetchable false
SET_PARAMETER Bar1_Scale Bytes
SET_PARAMETER Bar1_Size 1
SET_PARAMETER Bar2_Enabled false
SET_PARAMETER Bar2_Type N/A
SET_PARAMETER Bar2_64bit false
SET_PARAMETER Bar2_Prefetchable false
SET_PARAMETER Bar2_Scale Bytes
SET_PARAMETER Bar2_Size 128
SET_PARAMETER Bar3_Enabled false
SET_PARAMETER Bar3_Type N/A
SET_PARAMETER Bar3_64bit false
SET_PARAMETER Bar3_Prefetchable false
SET_PARAMETER Bar3_Scale Bytes
SET_PARAMETER Bar3_Size 1
SET_PARAMETER Bar4_Enabled false
SET_PARAMETER Bar4_Type N/A
SET_PARAMETER Bar4_64bit false
SET_PARAMETER Bar4_Prefetchable false
SET_PARAMETER Bar4_Scale Bytes
SET_PARAMETER Bar4_Size 1
SET_PARAMETER Bar5_Enabled false
SET_PARAMETER Bar5_Type N/A
SET_PARAMETER Bar5_Prefetchable false
SET_PARAMETER Bar5_Scale Kilobytes
SET_PARAMETER Bar5_Size 1
SET_PARAMETER Expansion_Rom_Enabled false
SET_PARAMETER Expansion_Rom_Scale Kilobytes
SET_PARAMETER Expansion_Rom_Size 2
SET_PARAMETER Vendor_ID 10EE
SET_PARAMETER Device_ID 0007
SET_PARAMETER Revision_ID 00
SET_PARAMETER Subsystem_Vendor_ID 10EE
SET_PARAMETER Subsystem_ID 0007
SET_PARAMETER Class_Code_Base 05
SET_PARAMETER Class_Code_Sub 80
SET_PARAMETER Class_Code_Interface 00
SET_PARAMETER Base_Class_Menu Simple_communication_controllers
SET_PARAMETER Sub_Class_Interface_Menu Generic_XT_compatible_serial_controller
SET_PARAMETER Cardbus_CIS_Pointer 00000000
SET_PARAMETER Max_Payload_Size 512_bytes
SET_PARAMETER Extended_Tag_Field false
SET_PARAMETER Phantom_Functions No_function_number_bits_used
SET_PARAMETER Acceptable_L0_Latency No_limit
SET_PARAMETER Acceptable_L1_Latency No_limit
SET_PARAMETER Perf_Level Good
SET_PARAMETER Cpl_Finite false
SET_PARAMETER Enable_ASPM_L1_Support false
SET_PARAMETER Enable_Slot_Clock_Cfg false
SET_PARAMETER Legacy_Interrupt INTA
SET_PARAMETER Multiple_Message_Capable 1_vector
SET_PARAMETER Device_Specific_Initialization false
SET_PARAMETER D1_Support true
SET_PARAMETER D2_Support true
SET_PARAMETER D0_PME_Support true
SET_PARAMETER D1_PME_Support true
SET_PARAMETER D2_PME_Support true
SET_PARAMETER D3hot_PME_Support true
SET_PARAMETER D0_Power_Consumed 0
SET_PARAMETER D0_Power_Consumed_Factor 0
SET_PARAMETER D1_Power_Consumed 0
SET_PARAMETER D1_Power_Consumed_Factor 0
SET_PARAMETER D2_Power_Consumed 0
SET_PARAMETER D2_Power_Consumed_Factor 0
SET_PARAMETER D3_Power_Consumed 0
SET_PARAMETER D3_Power_Consumed_Factor 0
SET_PARAMETER D0_Power_Dissipated 0
SET_PARAMETER D0_Power_Dissipated_Factor 0
SET_PARAMETER D1_Power_Dissipated 0
SET_PARAMETER D1_Power_Dissipated_Factor 0
SET_PARAMETER D2_Power_Dissipated 0
SET_PARAMETER D2_Power_Dissipated_Factor 0
SET_PARAMETER D3_Power_Dissipated 0
SET_PARAMETER D3_Power_Dissipated_Factor 0
SET_PARAMETER DSN_Enabled true
SET_PARAMETER PCI_CFG_Space false
SET_PARAMETER EXT_PCI_CFG_Space false
SET_PARAMETER Trim_TLP_Digest true
SET_PARAMETER Trans_Buf_Pipeline None
SET_PARAMETER Force_No_Scrambling false
SET_PARAMETER Xlnx_Ref_Board None
SET_PARAMETER Ref_Clk_Freq 100_MHz
SET_PARAMETER GT_Loc X0Y0
SET_PARAMETER GT_Channel Channel_0
SET_PARAMETER Expose_Unused_Transceiver_Ports false
SET_PARAMETER Override_Low_Latency false
SET_SIM_PARAMETER c_component_name s6_pcie_v2_4
SET_CORE_NAME Spartan-6 Integrated Block for PCI Express
SET_CORE_VERSION 2.4
SET_CORE_VLNV xilinx.com:ip:s6_pcie:2.4
SET_CORE_CLASS com.xilinx.ip.s6_pcie_v2_4.s6_pcie_v2_4
SET_CORE_PATH C:/Xilinx/13.4/ISE_DS/ISE/coregen/ip/xilinx/network/com/xilinx/ip/s6_pcie_v2_4
SET_CORE_GUIPATH C:/Xilinx/13.4/ISE_DS/ISE/coregen/ip/xilinx/network/com/xilinx/ip/s6_pcie_v2_4/gui/s6_pcie_v2_4.tcl
SET_CORE_DATASHEET C:\Xilinx\13.4\ISE_DS\ISE\coregen\ip\xilinx\network\com\xilinx\ip\s6_pcie_v2_4\doc\ds801_s6_pcie.pdf
ADD_CORE_DOCUMENT <C:\Xilinx\13.4\ISE_DS\ISE\coregen\ip\xilinx\network\com\xilinx\ip\s6_pcie_v2_4\doc\ds801_s6_pcie.pdf><ds801_s6_pcie.pdf>
ADD_CORE_DOCUMENT <C:\Xilinx\13.4\ISE_DS\ISE\coregen\ip\xilinx\network\com\xilinx\ip\s6_pcie_v2_4\doc\s6_pcie_v2_4_vinfo.html><s6_pcie_v2_4_vinfo.html>
