INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/fpga13/group_admi/exp_1/exp_1.srcs/sources_1/new/i2s_interface.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dc_block
INFO: [VRFC 10-311] analyzing module i2s_to_pcm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/fpga13/group_admi/exp_1/exp_1.srcs/sources_1/imports/fpga13/pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/fpga13/group_admi/exp_1/exp_1.srcs/sources_1/new/pkg.sv" into library xil_defaultlib
WARNING: [VRFC 10-8896] design element 'loudness_meter_pkg' is previously defined; ignoring this definition [/home/fpga13/group_admi/exp_1/exp_1.srcs/sources_1/new/pkg.sv:3]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/fpga13/group_admi/exp_1/exp_1.srcs/sources_1/new/loudness_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module loudness_top
INFO: [VRFC 10-311] analyzing module abs_value
INFO: [VRFC 10-311] analyzing module logarithm
INFO: [VRFC 10-311] analyzing module iir_filter
INFO: [VRFC 10-311] analyzing module temp_encoder
INFO: [VRFC 10-311] analyzing module stream_register
INFO: [VRFC 10-311] analyzing module loudness_top_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/fpga13/group_admi/exp_1/exp_1.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/fpga13/group_admi/exp_1/exp_1.srcs/sim_1/new/mic_tests.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mic_tests
