
<!--
This XML file (created on Wed Mar 29 09:05:00 2006) contains limited information
from the compilation of logic designs using Quartus II software (BUT NOT THE
LOGIC DESIGN FILES) that will be transmitted to Altera Corporation through
operation of the "TalkBack" feature.  To enable/disable this feature, run
qtb_install.exe located in your quartus/bin folder.  For more information, go
to www.altera.com/products/software/download/dnl-download_license.html
-->
<talkback>
<ver>5.1</ver>
<schema>quartus_version_5.1_build_176.xsd</schema><license>
	<host_id>0004615a8257</host_id>
	<nic_id>0004615a8257</nic_id>
	<cdrive_id>6c1257ae</cdrive_id>
</license>
<tool>
	<name>Quartus II</name>
	<version>5.1</version>
	<build>Build 176</build>
	<binary_type>32</binary_type>
	<acs_patches>
		<acs_patch>.15</acs_patch>
	</acs_patches>
	<module>quartus_map.exe</module>
	<edition>Web Edition</edition>
	<compilation_end_time>Wed Mar 29 09:05:00 2006</compilation_end_time>
</tool>
<machine>
	<os>Windows XP</os>
	<cpu>
		<proc_count>1</proc_count>
		<cpu_freq units="MHz">1504</cpu_freq>
	</cpu>
	<ram units="MB">512</ram>
</machine>
<top_file>C:/altera/FPGA_course/ex9/T8052test</top_file>
<lpm_params>
	<lpm_data type="lpm_mult" num_inst="1">
		<inst name="T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0">
			<param name="LPM_WIDTHA" value="8"></param>
			<param name="LPM_WIDTHB" value="8"></param>
			<param name="LPM_WIDTHP" value="16"></param>
			<param name="LPM_REPRESENTATION" value="UNSIGNED"></param>
			<param name="INPUT_A_IS_CONSTANT" value="NO"></param>
			<param name="INPUT_B_IS_CONSTANT" value="NO"></param>
			<param name="USE_EAB" value="OFF"></param>
			<param name="DEDICATED_MULTIPLIER_CIRCUITRY" value="AUTO"></param>
			<param name="INPUT_A_FIXED_VALUE" value="Bx"></param>
			<param name="INPUT_B_FIXED_VALUE" value="Bx"></param>
		</inst>
	</lpm_data>
</lpm_params>
<eda_tools>
	<eda_tool type="eda_board_design">Symbol Generation (FPGA Xchange)</eda_tool>
</eda_tools>
<mep_data>
	<command_line>quartus_map --read_settings_files=on --write_settings_files=off T8052test -c T8052test</command_line>
</mep_data>
<software_data>
	<smart_recompile>on</smart_recompile>
</software_data>
<messages>
	<warning>Warning: Reduced register &quot;sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][20]&quot; with stuck data_in port to stuck value VCC</warning>
	<warning>Warning: Reduced register &quot;sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][19]&quot; with stuck data_in port to stuck value VCC</warning>
	<warning>Warning: Reduced register &quot;sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][18]&quot; with stuck data_in port to stuck value VCC</warning>
	<warning>Warning: Reduced register &quot;sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][17]&quot; with stuck data_in port to stuck value VCC</warning>
	<warning>Warning: Reduced register &quot;sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][16]&quot; with stuck data_in port to stuck value VCC</warning>
	<info>Info: Quartus II Analysis &amp; Synthesis was successful. 0 errors, 55 warnings</info>
	<info>Info: Elapsed time: 00:04:50</info>
	<info>Info: Processing ended: Wed Mar 29 09:04:59 2006</info>
	<info>Info: Implemented 3115 device resources after synthesis - the final resource count might be different</info>
	<info>Info: Implemented 1 ClockLock PLLs</info>
</messages>
<analysis___synthesis_settings>
	<row>
		<option>Device</option>
		<setting>EP1C12F256C7</setting>
	</row>
	<row>
		<option>Top-level entity name</option>
		<setting>T8052test</setting>
		<default_value>T8052test</default_value>
	</row>
	<row>
		<option>Family name</option>
		<setting>Cyclone</setting>
		<default_value>Stratix</default_value>
	</row>
	<row>
		<option>Use smart compilation</option>
		<setting>On</setting>
		<default_value>Off</default_value>
	</row>
	<row>
		<option>Perform WYSIWYG Primitive Resynthesis</option>
		<setting>On</setting>
		<default_value>Off</default_value>
	</row>
	<row>
		<option>Perform gate-level register retiming</option>
		<setting>On</setting>
		<default_value>Off</default_value>
	</row>
	<row>
		<option>Retiming Meta-Stability Register Sequence Length</option>
		<setting>8</setting>
		<default_value>2</default_value>
	</row>
	<row>
		<option>Restructure Multiplexers</option>
		<setting>Auto</setting>
		<default_value>Auto</default_value>
	</row>
	<row>
		<option>Create Debugging Nodes for IP Cores</option>
		<setting>Off</setting>
		<default_value>Off</default_value>
	</row>
	<row>
		<option>Preserve fewer node names</option>
		<setting>On</setting>
		<default_value>On</default_value>
	</row>
	<row>
		<option>Disable OpenCore Plus hardware evaluation</option>
		<setting>Off</setting>
		<default_value>Off</default_value>
	</row>
	<row>
		<option>Verilog Version</option>
		<setting>Verilog_2001</setting>
		<default_value>Verilog_2001</default_value>
	</row>
	<row>
		<option>VHDL Version</option>
		<setting>VHDL93</setting>
		<default_value>VHDL93</default_value>
	</row>
	<row>
		<option>State Machine Processing</option>
		<setting>Auto</setting>
		<default_value>Auto</default_value>
	</row>
	<row>
		<option>Extract Verilog State Machines</option>
		<setting>On</setting>
		<default_value>On</default_value>
	</row>
	<row>
		<option>Extract VHDL State Machines</option>
		<setting>On</setting>
		<default_value>On</default_value>
	</row>
	<row>
		<option>Add Pass-Through Logic to Inferred RAMs</option>
		<setting>On</setting>
		<default_value>On</default_value>
	</row>
	<row>
		<option>NOT Gate Push-Back</option>
		<setting>On</setting>
		<default_value>On</default_value>
	</row>
	<row>
		<option>Power-Up Don&apos;t Care</option>
		<setting>On</setting>
		<default_value>On</default_value>
	</row>
	<row>
		<option>Remove Redundant Logic Cells</option>
		<setting>Off</setting>
		<default_value>Off</default_value>
	</row>
	<row>
		<option>Remove Duplicate Registers</option>
		<setting>On</setting>
		<default_value>On</default_value>
	</row>
	<row>
		<option>Ignore CARRY Buffers</option>
		<setting>Off</setting>
		<default_value>Off</default_value>
	</row>
	<row>
		<option>Ignore CASCADE Buffers</option>
		<setting>Off</setting>
		<default_value>Off</default_value>
	</row>
	<row>
		<option>Ignore GLOBAL Buffers</option>
		<setting>Off</setting>
		<default_value>Off</default_value>
	</row>
	<row>
		<option>Ignore ROW GLOBAL Buffers</option>
		<setting>Off</setting>
		<default_value>Off</default_value>
	</row>
	<row>
		<option>Ignore LCELL Buffers</option>
		<setting>Off</setting>
		<default_value>Off</default_value>
	</row>
	<row>
		<option>Ignore SOFT Buffers</option>
		<setting>On</setting>
		<default_value>On</default_value>
	</row>
	<row>
		<option>Limit AHDL Integers to 32 Bits</option>
		<setting>Off</setting>
		<default_value>Off</default_value>
	</row>
	<row>
		<option>Optimization Technique -- Cyclone</option>
		<setting>Balanced</setting>
		<default_value>Balanced</default_value>
	</row>
	<row>
		<option>Carry Chain Length -- Stratix/Stratix GX/Cyclone/MAX II/Cyclone II</option>
		<setting>70</setting>
		<default_value>70</default_value>
	</row>
	<row>
		<option>Auto Carry Chains</option>
		<setting>On</setting>
		<default_value>On</default_value>
	</row>
	<row>
		<option>Auto Open-Drain Pins</option>
		<setting>On</setting>
		<default_value>On</default_value>
	</row>
	<row>
		<option>Remove Duplicate Logic</option>
		<setting>On</setting>
		<default_value>On</default_value>
	</row>
	<row>
		<option>Allow register retiming to trade off Tsu/Tco with Fmax</option>
		<setting>On</setting>
		<default_value>On</default_value>
	</row>
	<row>
		<option>Auto ROM Replacement</option>
		<setting>On</setting>
		<default_value>On</default_value>
	</row>
	<row>
		<option>Auto RAM Replacement</option>
		<setting>On</setting>
		<default_value>On</default_value>
	</row>
	<row>
		<option>Auto Shift Register Replacement</option>
		<setting>On</setting>
		<default_value>On</default_value>
	</row>
	<row>
		<option>Auto Clock Enable Replacement</option>
		<setting>On</setting>
		<default_value>On</default_value>
	</row>
	<row>
		<option>Allow Synchronous Control Signals</option>
		<setting>On</setting>
		<default_value>On</default_value>
	</row>
	<row>
		<option>Force Use of Synchronous Clear Signals</option>
		<setting>Off</setting>
		<default_value>Off</default_value>
	</row>
	<row>
		<option>Auto RAM Block Balancing</option>
		<setting>On</setting>
		<default_value>On</default_value>
	</row>
	<row>
		<option>Auto Resource Sharing</option>
		<setting>Off</setting>
		<default_value>Off</default_value>
	</row>
	<row>
		<option>Allow Any RAM Size For Recognition</option>
		<setting>Off</setting>
		<default_value>Off</default_value>
	</row>
	<row>
		<option>Allow Any ROM Size For Recognition</option>
		<setting>Off</setting>
		<default_value>Off</default_value>
	</row>
	<row>
		<option>Allow Any Shift Register Size For Recognition</option>
		<setting>Off</setting>
		<default_value>Off</default_value>
	</row>
	<row>
		<option>Maximum Number of M512 Memory Blocks</option>
		<setting>-1</setting>
		<default_value>-1</default_value>
	</row>
	<row>
		<option>Maximum Number of M4K Memory Blocks</option>
		<setting>-1</setting>
		<default_value>-1</default_value>
	</row>
	<row>
		<option>Maximum Number of M-RAM Memory Blocks</option>
		<setting>-1</setting>
		<default_value>-1</default_value>
	</row>
	<row>
		<option>Ignore translate_off and translate_on Synthesis Directives</option>
		<setting>Off</setting>
		<default_value>Off</default_value>
	</row>
	<row>
		<option>Show Parameter Settings Tables in Synthesis Report</option>
		<setting>On</setting>
		<default_value>On</default_value>
	</row>
	<row>
		<option>Ignore Maximum Fan-Out Assignments</option>
		<setting>Off</setting>
		<default_value>Off</default_value>
	</row>
	<row>
		<option>PowerPlay Power Optimization</option>
		<setting>Normal compilation</setting>
		<default_value>Normal compilation</default_value>
	</row>
	<row>
		<option>HDL message level</option>
		<setting>Level2</setting>
		<default_value>Level2</default_value>
	</row>
</analysis___synthesis_settings>
<general_register_statistics>
	<row>
		<statistic>Total registers</statistic>
		<value>1108</value>
	</row>
	<row>
		<statistic>Number of registers using Synchronous Clear</statistic>
		<value>63</value>
	</row>
	<row>
		<statistic>Number of registers using Synchronous Load</statistic>
		<value>140</value>
	</row>
	<row>
		<statistic>Number of registers using Asynchronous Clear</statistic>
		<value>749</value>
	</row>
	<row>
		<statistic>Number of registers using Asynchronous Load</statistic>
		<value>0</value>
	</row>
	<row>
		<statistic>Number of registers using Clock Enable</statistic>
		<value>622</value>
	</row>
	<row>
		<statistic>Number of registers using Preset</statistic>
		<value>0</value>
	</row>
</general_register_statistics>
<signaltap_ii_logic_analyzer_settings>
	<row>
		<instance_index>0</instance_index>
		<instance_name>auto_signaltap_0</instance_name>
		<trigger_input_width>35</trigger_input_width>
		<data_input_width>35</data_input_width>
		<sample_depth>256</sample_depth>
		<trigger_levels>1</trigger_levels>
		<advanced_trigger_levels>0</advanced_trigger_levels>
		<trigger_in_used>no</trigger_in_used>
		<trigger_out_used>no</trigger_out_used>
		<incremental_trigger_inputs>0</incremental_trigger_inputs>
		<incremental_data_inputs>0</incremental_data_inputs>
	</row>
</signaltap_ii_logic_analyzer_settings>
<in_system_memory_content_editor_settings>
	<row>
		<instance_index>0</instance_index>
		<instance_id>PROG</instance_id>
		<width>8</width>
		<depth>8192</depth>
		<mode>Read/Write</mode>
		<hierarchy_location>T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated</hierarchy_location>
	</row>
	<row>
		<instance_index>1</instance_index>
		<instance_id>XRAM</instance_id>
		<width>8</width>
		<depth>4096</depth>
		<mode>Read/Write</mode>
		<hierarchy_location>T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated</hierarchy_location>
	</row>
</in_system_memory_content_editor_settings>
<ip_cores>
	<ip type="ampp">
			<corename>sld_mod_ram_rom.vhd</corename>
		<vendor_id>6AF7</vendor_id>
		<product_id>BCEC</product_id>
		<pof>on</pof>
		<to>on</to>
		<edo_vho_vo>on</edo_vho_vo>
		<source_view>off</source_view>
	</ip>
	<ip type="ampp">
			<corename>sld_rom_sr.vhd</corename>
		<vendor_id>6AF7</vendor_id>
		<product_id>BCE1</product_id>
		<pof>on</pof>
		<to>on</to>
		<edo_vho_vo>on</edo_vho_vo>
		<source_view>off</source_view>
	</ip>
	<ip type="ampp">
			<corename>sld_signaltap.vhd</corename>
		<vendor_id>6AF7</vendor_id>
		<product_id>BCEC</product_id>
		<pof>on</pof>
		<to>on</to>
		<edo_vho_vo>on</edo_vho_vo>
		<source_view>off</source_view>
	</ip>
	<ip type="ampp">
			<corename>sld_ela_control.vhd</corename>
		<vendor_id>6AF7</vendor_id>
		<product_id>BCEC</product_id>
		<pof>on</pof>
		<to>on</to>
		<edo_vho_vo>on</edo_vho_vo>
		<source_view>off</source_view>
	</ip>
	<ip type="ampp">
			<corename>sld_mbpmg.vhd</corename>
		<vendor_id>6AF7</vendor_id>
		<product_id>BCEC</product_id>
		<pof>on</pof>
		<to>on</to>
		<edo_vho_vo>on</edo_vho_vo>
		<source_view>off</source_view>
	</ip>
	<ip type="ampp">
			<corename>sld_acquisition_buffer.vhd</corename>
		<vendor_id>6AF7</vendor_id>
		<product_id>BCEC</product_id>
		<pof>on</pof>
		<to>on</to>
		<edo_vho_vo>on</edo_vho_vo>
		<source_view>off</source_view>
	</ip>
	<ip type="ampp">
			<corename>sld_hub.vhd</corename>
		<vendor_id>6AF7</vendor_id>
		<product_id>BCE1</product_id>
		<pof>on</pof>
		<to>on</to>
		<edo_vho_vo>on</edo_vho_vo>
		<source_view>off</source_view>
	</ip>
	<ip type="ampp">
			<corename>sld_dffex.vhd</corename>
		<vendor_id>6AF7</vendor_id>
		<product_id>BCE1</product_id>
		<pof>on</pof>
		<to>on</to>
		<edo_vho_vo>on</edo_vho_vo>
		<source_view>off</source_view>
	</ip>
</ip_cores>
<compilation_summary>
	<flow_status>Successful - Wed Mar 29 09:04:59 2006</flow_status>
	<quartus_ii_version>5.1 Build 176 10/26/2005 SP 0.15 SJ Web Edition</quartus_ii_version>
	<revision_name>T8052test</revision_name>
	<top_level_entity_name>T8052test</top_level_entity_name>
	<family>Cyclone</family>
	<device>EP1C12F256C7</device>
	<timing_models>Final</timing_models>
	<met_timing_requirements>N/A</met_timing_requirements>
	<total_logic_elements>3,022</total_logic_elements>
	<total_pins>16</total_pins>
	<total_virtual_pins>0</total_virtual_pins>
	<total_memory_bits>111,360</total_memory_bits>
	<total_plls>1</total_plls>
</compilation_summary>
<compile_id>BB1CD2D4</compile_id>
</talkback>
