##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_1
		4.2::Critical Path Report for CyBUS_CLK
		4.3::Critical Path Report for Rx_Back_IntClock
		4.4::Critical Path Report for Rx_Bottom_IntClock
		4.5::Critical Path Report for Rx_Front_IntClock
		4.6::Critical Path Report for Rx_Left_IntClock
		4.7::Critical Path Report for Rx_Right_IntClock
		4.8::Critical Path Report for Rx_Top_IntClock
		4.9::Critical Path Report for Tx_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (Rx_Back_IntClock:R vs. Rx_Back_IntClock:R)
		5.2::Critical Path Report for (Rx_Front_IntClock:R vs. Rx_Front_IntClock:R)
		5.3::Critical Path Report for (Rx_Bottom_IntClock:R vs. Rx_Bottom_IntClock:R)
		5.4::Critical Path Report for (Rx_Left_IntClock:R vs. Rx_Left_IntClock:R)
		5.5::Critical Path Report for (Rx_Top_IntClock:R vs. Rx_Top_IntClock:R)
		5.6::Critical Path Report for (Rx_Right_IntClock:R vs. Rx_Right_IntClock:R)
		5.7::Critical Path Report for (Tx_IntClock:R vs. Tx_IntClock:R)
		5.8::Critical Path Report for (CyBUS_CLK:R vs. Clock_1:R)
		5.9::Critical Path Report for (CyBUS_CLK:R vs. Rx_Back_IntClock:R)
		5.10::Critical Path Report for (CyBUS_CLK:R vs. Rx_Front_IntClock:R)
		5.11::Critical Path Report for (CyBUS_CLK:R vs. Rx_Bottom_IntClock:R)
		5.12::Critical Path Report for (CyBUS_CLK:R vs. Rx_Left_IntClock:R)
		5.13::Critical Path Report for (CyBUS_CLK:R vs. Rx_Top_IntClock:R)
		5.14::Critical Path Report for (CyBUS_CLK:R vs. Rx_Right_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 13
Clock: Clock_1             | Frequency: 77.20 MHz  | Target: 24.00 MHz  | 
Clock: CyBUS_CLK           | Frequency: 37.23 MHz  | Target: 24.00 MHz  | 
Clock: CyILO               | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO               | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK        | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT           | N/A                   | Target: 24.00 MHz  | 
Clock: Rx_Back_IntClock    | Frequency: 38.87 MHz  | Target: 0.92 MHz   | 
Clock: Rx_Bottom_IntClock  | Frequency: 39.68 MHz  | Target: 0.92 MHz   | 
Clock: Rx_Front_IntClock   | Frequency: 39.74 MHz  | Target: 0.92 MHz   | 
Clock: Rx_Left_IntClock    | Frequency: 37.23 MHz  | Target: 0.92 MHz   | 
Clock: Rx_Right_IntClock   | Frequency: 37.28 MHz  | Target: 0.92 MHz   | 
Clock: Rx_Top_IntClock     | Frequency: 38.17 MHz  | Target: 0.92 MHz   | 
Clock: Tx_IntClock         | Frequency: 43.78 MHz  | Target: 0.92 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock        Capture Clock       Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------------  ------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyBUS_CLK           Clock_1             41666.7          28714       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK           Rx_Back_IntClock    41666.7          15943       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK           Rx_Bottom_IntClock  41666.7          16463       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK           Rx_Front_IntClock   41666.7          16502       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK           Rx_Left_IntClock    41666.7          14809       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK           Rx_Right_IntClock   41666.7          14841       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK           Rx_Top_IntClock     41666.7          15467       N/A              N/A         N/A              N/A         N/A              N/A         
Rx_Back_IntClock    Rx_Back_IntClock    1.08333e+006     1064955     N/A              N/A         N/A              N/A         N/A              N/A         
Rx_Bottom_IntClock  Rx_Bottom_IntClock  1.08333e+006     1066900     N/A              N/A         N/A              N/A         N/A              N/A         
Rx_Front_IntClock   Rx_Front_IntClock   1.08333e+006     1063232     N/A              N/A         N/A              N/A         N/A              N/A         
Rx_Left_IntClock    Rx_Left_IntClock    1.08333e+006     1064399     N/A              N/A         N/A              N/A         N/A              N/A         
Rx_Right_IntClock   Rx_Right_IntClock   1.08333e+006     1066902     N/A              N/A         N/A              N/A         N/A              N/A         
Rx_Top_IntClock     Rx_Top_IntClock     1.08333e+006     1064788     N/A              N/A         N/A              N/A         N/A              N/A         
Tx_IntClock         Tx_IntClock         1.08333e+006     1060489     N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name      Clock to Out  Clock Name:Phase  
-------------  ------------  ----------------  
Tx_Pin(0)_PAD  28834         Tx_IntClock:R     


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock_1
*************************************
Clock: Clock_1
Frequency: 77.20 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Top_Pins(0)/fb
Path End       : \Rx_Top_Register:sts:sts_reg\/status_0
Capture Clock  : \Rx_Top_Register:sts:sts_reg\/clock
Path slack     : 28714p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_1:R#2)   41667
- Setup time                                     -1570
----------------------------------------------   ----- 
End-of-path required time (ps)                   40097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11383
-------------------------------------   ----- 
End-of-path arrival time (ps)           11383
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Top_Pins(0)/in_clock                                     iocell23            0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_Top_Pins(0)/fb                       iocell23      1828   1828  28714  RISE       1
\Rx_Top_Register:sts:sts_reg\/status_0  statuscell6   9555  11383  28714  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Rx_Top_Register:sts:sts_reg\/clock                        statuscell6         0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 37.23 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Left_Pins(3)/fb
Path End       : \Rx_Left:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \Rx_Left:BUART:sRX:RxShifter:u0\/clock
Path slack     : 14809p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#26 vs. Rx_Left_IntClock:R#2)   41667
- Setup time                                               -5210
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             36457

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21648
-------------------------------------   ----- 
End-of-path arrival time (ps)           21648
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Left_Pins(3)/in_clock                                    iocell18            0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_Left_Pins(3)/fb                         iocell18        3163   3163  14809  RISE       1
Net_583/main_0                             macrocell13     4976   8139  14809  RISE       1
Net_583/q                                  macrocell13     3350  11489  14809  RISE       1
\Rx_Left:BUART:rx_postpoll\/main_0         macrocell64     4556  16046  14809  RISE       1
\Rx_Left:BUART:rx_postpoll\/q              macrocell64     3350  19396  14809  RISE       1
\Rx_Left:BUART:sRX:RxShifter:u0\/route_si  datapathcell4   2252  21648  14809  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Rx_Left:BUART:sRX:RxShifter:u0\/clock                     datapathcell4       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for Rx_Back_IntClock
**********************************************
Clock: Rx_Back_IntClock
Frequency: 38.87 MHz | Target: 0.92 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Back_Pins(0)/fb
Path End       : \Rx_Back:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \Rx_Back:BUART:sRX:RxShifter:u0\/clock
Path slack     : 15943p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#26 vs. Rx_Back_IntClock:R#2)   41667
- Setup time                                               -5210
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             36457

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20514
-------------------------------------   ----- 
End-of-path arrival time (ps)           20514
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Back_Pins(0)/in_clock                                    iocell3             0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_Back_Pins(0)/fb                         iocell3         2183   2183  15943  RISE       1
Net_615/main_3                             macrocell15     5692   7875  15943  RISE       1
Net_615/q                                  macrocell15     3350  11225  15943  RISE       1
\Rx_Back:BUART:rx_postpoll\/main_0         macrocell23     3647  14872  15943  RISE       1
\Rx_Back:BUART:rx_postpoll\/q              macrocell23     3350  18222  15943  RISE       1
\Rx_Back:BUART:sRX:RxShifter:u0\/route_si  datapathcell1   2292  20514  15943  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Rx_Back:BUART:sRX:RxShifter:u0\/clock                     datapathcell1       0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for Rx_Bottom_IntClock
************************************************
Clock: Rx_Bottom_IntClock
Frequency: 39.68 MHz | Target: 0.92 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Bottom_Pins(0)/fb
Path End       : \Rx_Bottom:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \Rx_Bottom:BUART:sRX:RxShifter:u0\/clock
Path slack     : 16463p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#26 vs. Rx_Bottom_IntClock:R#2)   41667
- Setup time                                                 -5210
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               36457

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19993
-------------------------------------   ----- 
End-of-path arrival time (ps)           19993
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Bottom_Pins(0)/in_clock                                  iocell7             0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_Bottom_Pins(0)/fb                         iocell7         1250   1250  16463  RISE       1
Net_826/main_2                               macrocell17     7161   8411  16463  RISE       1
Net_826/q                                    macrocell17     3350  11761  16463  RISE       1
\Rx_Bottom:BUART:rx_postpoll\/main_1         macrocell38     2590  14352  16463  RISE       1
\Rx_Bottom:BUART:rx_postpoll\/q              macrocell38     3350  17702  16463  RISE       1
\Rx_Bottom:BUART:sRX:RxShifter:u0\/route_si  datapathcell2   2292  19993  16463  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rx_Bottom:BUART:sRX:RxShifter:u0\/clock                   datapathcell2       0      0  RISE       1


===================================================================== 
4.5::Critical Path Report for Rx_Front_IntClock
***********************************************
Clock: Rx_Front_IntClock
Frequency: 39.74 MHz | Target: 0.92 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Front_Pins(1)/fb
Path End       : \Rx_Front:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \Rx_Front:BUART:sRX:RxShifter:u0\/clock
Path slack     : 16502p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#26 vs. Rx_Front_IntClock:R#2)   41667
- Setup time                                                -5210
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              36457

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19955
-------------------------------------   ----- 
End-of-path arrival time (ps)           19955
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Front_Pins(1)/in_clock                                   iocell12            0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_Front_Pins(1)/fb                         iocell12        1781   1781  16502  RISE       1
Net_590/main_1                              macrocell14     6088   7869  16502  RISE       1
Net_590/q                                   macrocell14     3350  11219  16502  RISE       1
\Rx_Front:BUART:rx_postpoll\/main_0         macrocell51     3076  14294  16502  RISE       1
\Rx_Front:BUART:rx_postpoll\/q              macrocell51     3350  17644  16502  RISE       1
\Rx_Front:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2310  19955  16502  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Rx_Front:BUART:sRX:RxShifter:u0\/clock                    datapathcell3       0      0  RISE       1


===================================================================== 
4.6::Critical Path Report for Rx_Left_IntClock
**********************************************
Clock: Rx_Left_IntClock
Frequency: 37.23 MHz | Target: 0.92 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Left_Pins(3)/fb
Path End       : \Rx_Left:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \Rx_Left:BUART:sRX:RxShifter:u0\/clock
Path slack     : 14809p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#26 vs. Rx_Left_IntClock:R#2)   41667
- Setup time                                               -5210
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             36457

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21648
-------------------------------------   ----- 
End-of-path arrival time (ps)           21648
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Left_Pins(3)/in_clock                                    iocell18            0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_Left_Pins(3)/fb                         iocell18        3163   3163  14809  RISE       1
Net_583/main_0                             macrocell13     4976   8139  14809  RISE       1
Net_583/q                                  macrocell13     3350  11489  14809  RISE       1
\Rx_Left:BUART:rx_postpoll\/main_0         macrocell64     4556  16046  14809  RISE       1
\Rx_Left:BUART:rx_postpoll\/q              macrocell64     3350  19396  14809  RISE       1
\Rx_Left:BUART:sRX:RxShifter:u0\/route_si  datapathcell4   2252  21648  14809  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Rx_Left:BUART:sRX:RxShifter:u0\/clock                     datapathcell4       0      0  RISE       1


===================================================================== 
4.7::Critical Path Report for Rx_Right_IntClock
***********************************************
Clock: Rx_Right_IntClock
Frequency: 37.28 MHz | Target: 0.92 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Right_Pins(0)/fb
Path End       : \Rx_Right:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \Rx_Right:BUART:sRX:RxShifter:u0\/clock
Path slack     : 14841p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#26 vs. Rx_Right_IntClock:R#2)   41667
- Setup time                                                -5210
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              36457

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21615
-------------------------------------   ----- 
End-of-path arrival time (ps)           21615
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Right_Pins(0)/in_clock                                   iocell19            0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_Right_Pins(0)/fb                         iocell19        2191   2191  14841  RISE       1
Net_575/main_2                              macrocell12     6876   9067  14841  RISE       1
Net_575/q                                   macrocell12     3350  12417  14841  RISE       1
\Rx_Right:BUART:rx_postpoll\/main_0         macrocell77     3599  16015  14841  RISE       1
\Rx_Right:BUART:rx_postpoll\/q              macrocell77     3350  19365  14841  RISE       1
\Rx_Right:BUART:sRX:RxShifter:u0\/route_si  datapathcell5   2250  21615  14841  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Rx_Right:BUART:sRX:RxShifter:u0\/clock                    datapathcell5       0      0  RISE       1


===================================================================== 
4.8::Critical Path Report for Rx_Top_IntClock
*********************************************
Clock: Rx_Top_IntClock
Frequency: 38.17 MHz | Target: 0.92 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Top_Pins(0)/fb
Path End       : \Rx_Top:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \Rx_Top:BUART:sRX:RxShifter:u0\/clock
Path slack     : 15467p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#26 vs. Rx_Top_IntClock:R#2)   41667
- Setup time                                              -5210
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            36457

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20989
-------------------------------------   ----- 
End-of-path arrival time (ps)           20989
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Top_Pins(0)/in_clock                                     iocell23            0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_Top_Pins(0)/fb                         iocell23        1828   1828  15467  RISE       1
Net_783/main_2                            macrocell16     7259   9087  15467  RISE       1
Net_783/q                                 macrocell16     3350  12437  15467  RISE       1
\Rx_Top:BUART:rx_postpoll\/main_0         macrocell90     2913  15350  15467  RISE       1
\Rx_Top:BUART:rx_postpoll\/q              macrocell90     3350  18700  15467  RISE       1
\Rx_Top:BUART:sRX:RxShifter:u0\/route_si  datapathcell6   2290  20989  15467  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Rx_Top:BUART:sRX:RxShifter:u0\/clock                      datapathcell6       0      0  RISE       1


===================================================================== 
4.9::Critical Path Report for Tx_IntClock
*****************************************
Clock: Tx_IntClock
Frequency: 43.78 MHz | Target: 0.92 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tx:BUART:tx_state_0\/q
Path End       : \Tx:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \Tx:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1060489p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (Tx_IntClock:R#1 vs. Tx_IntClock:R#2)   1083333
- Setup time                                            -11520
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1071813

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11324
-------------------------------------   ----- 
End-of-path arrival time (ps)           11324
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\Tx:BUART:tx_state_0\/clock_0                              macrocell100        0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\Tx:BUART:tx_state_0\/q                      macrocell100    1250   1250  1060489  RISE       1
\Tx:BUART:counter_load_not\/main_1           macrocell98     4421   5671  1060489  RISE       1
\Tx:BUART:counter_load_not\/q                macrocell98     3350   9021  1060489  RISE       1
\Tx:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell8   2303  11324  1060489  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\Tx:BUART:sTX:sCLOCK:TxBitClkGen\/clock                    datapathcell8       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (Rx_Back_IntClock:R vs. Rx_Back_IntClock:R)
*************************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Back:BUART:rx_state_2\/q
Path End       : \Rx_Back:BUART:sRX:RxBitCounter\/load
Capture Clock  : \Rx_Back:BUART:sRX:RxBitCounter\/clock
Path slack     : 1064955p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Rx_Back_IntClock:R#1 vs. Rx_Back_IntClock:R#2)   1083333
- Setup time                                                       -4220
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079113

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14158
-------------------------------------   ----- 
End-of-path arrival time (ps)           14158
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Rx_Back:BUART:rx_state_2\/clock_0                         macrocell25         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Back:BUART:rx_state_2\/q            macrocell25   1250   1250  1064955  RISE       1
\Rx_Back:BUART:rx_counter_load\/main_3  macrocell20   7231   8481  1064955  RISE       1
\Rx_Back:BUART:rx_counter_load\/q       macrocell20   3350  11831  1064955  RISE       1
\Rx_Back:BUART:sRX:RxBitCounter\/load   count7cell    2328  14158  1064955  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Rx_Back:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1


5.2::Critical Path Report for (Rx_Front_IntClock:R vs. Rx_Front_IntClock:R)
***************************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Front:BUART:rx_state_3\/q
Path End       : \Rx_Front:BUART:sRX:RxBitCounter\/load
Capture Clock  : \Rx_Front:BUART:sRX:RxBitCounter\/clock
Path slack     : 1063232p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Rx_Front_IntClock:R#1 vs. Rx_Front_IntClock:R#2)   1083333
- Setup time                                                         -4220
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079113

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15881
-------------------------------------   ----- 
End-of-path arrival time (ps)           15881
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Rx_Front:BUART:rx_state_3\/clock_0                        macrocell54         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Front:BUART:rx_state_3\/q            macrocell54   1250   1250  1063232  RISE       1
\Rx_Front:BUART:rx_counter_load\/main_2  macrocell48   7604   8854  1063232  RISE       1
\Rx_Front:BUART:rx_counter_load\/q       macrocell48   3350  12204  1063232  RISE       1
\Rx_Front:BUART:sRX:RxBitCounter\/load   count7cell    3677  15881  1063232  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Rx_Front:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1


5.3::Critical Path Report for (Rx_Bottom_IntClock:R vs. Rx_Bottom_IntClock:R)
*****************************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Bottom:BUART:pollcount_1\/q
Path End       : \Rx_Bottom:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \Rx_Bottom:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1066900p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Rx_Bottom_IntClock:R#1 vs. Rx_Bottom_IntClock:R#2)   1083333
- Setup time                                                           -5210
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1078123

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11223
-------------------------------------   ----- 
End-of-path arrival time (ps)           11223
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rx_Bottom:BUART:pollcount_1\/clock_0                      macrocell32         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\Rx_Bottom:BUART:pollcount_1\/q              macrocell32     1250   1250  1066900  RISE       1
\Rx_Bottom:BUART:rx_postpoll\/main_0         macrocell38     4331   5581  1066900  RISE       1
\Rx_Bottom:BUART:rx_postpoll\/q              macrocell38     3350   8931  1066900  RISE       1
\Rx_Bottom:BUART:sRX:RxShifter:u0\/route_si  datapathcell2   2292  11223  1066900  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rx_Bottom:BUART:sRX:RxShifter:u0\/clock                   datapathcell2       0      0  RISE       1


5.4::Critical Path Report for (Rx_Left_IntClock:R vs. Rx_Left_IntClock:R)
*************************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Left:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \Rx_Left:BUART:sRX:RxSts\/status_4
Capture Clock  : \Rx_Left:BUART:sRX:RxSts\/clock
Path slack     : 1064399p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Rx_Left_IntClock:R#1 vs. Rx_Left_IntClock:R#2)   1083333
- Setup time                                                       -1570
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1081763

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17364
-------------------------------------   ----- 
End-of-path arrival time (ps)           17364
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Rx_Left:BUART:sRX:RxShifter:u0\/clock                     datapathcell4       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\Rx_Left:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell4   5280   5280  1064399  RISE       1
\Rx_Left:BUART:rx_status_4\/main_1                 macrocell70     2824   8104  1064399  RISE       1
\Rx_Left:BUART:rx_status_4\/q                      macrocell70     3350  11454  1064399  RISE       1
\Rx_Left:BUART:sRX:RxSts\/status_4                 statusicell4    5910  17364  1064399  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Rx_Left:BUART:sRX:RxSts\/clock                            statusicell4        0      0  RISE       1


5.5::Critical Path Report for (Rx_Top_IntClock:R vs. Rx_Top_IntClock:R)
***********************************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN17_1/q
Path End       : \Rx_Top:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \Rx_Top:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1064788p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (Rx_Top_IntClock:R#1 vs. Rx_Top_IntClock:R#2)   1083333
- Setup time                                                     -5210
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1078123

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13336
-------------------------------------   ----- 
End-of-path arrival time (ps)           13336
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
MODIN17_1/clock_0                                          macrocell4          0      0  RISE       1

Data path
pin name                                  model name     delay     AT    slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -------  ----  ------
MODIN17_1/q                               macrocell4      1250   1250  1064788  RISE       1
\Rx_Top:BUART:rx_postpoll\/main_1         macrocell90     6446   7696  1064788  RISE       1
\Rx_Top:BUART:rx_postpoll\/q              macrocell90     3350  11046  1064788  RISE       1
\Rx_Top:BUART:sRX:RxShifter:u0\/route_si  datapathcell6   2290  13336  1064788  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Rx_Top:BUART:sRX:RxShifter:u0\/clock                      datapathcell6       0      0  RISE       1


5.6::Critical Path Report for (Rx_Right_IntClock:R vs. Rx_Right_IntClock:R)
***************************************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Right:BUART:rx_address_detected\/q
Path End       : \Rx_Right:BUART:sRX:RxBitCounter\/load
Capture Clock  : \Rx_Right:BUART:sRX:RxBitCounter\/clock
Path slack     : 1066902p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Rx_Right_IntClock:R#1 vs. Rx_Right_IntClock:R#2)   1083333
- Setup time                                                         -4220
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079113

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12211
-------------------------------------   ----- 
End-of-path arrival time (ps)           12211
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Rx_Right:BUART:rx_address_detected\/clock_0               macrocell72         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Right:BUART:rx_address_detected\/q   macrocell72   1250   1250  1066902  RISE       1
\Rx_Right:BUART:rx_counter_load\/main_0  macrocell74   5375   6625  1066902  RISE       1
\Rx_Right:BUART:rx_counter_load\/q       macrocell74   3350   9975  1066902  RISE       1
\Rx_Right:BUART:sRX:RxBitCounter\/load   count7cell    2236  12211  1066902  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Rx_Right:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1


5.7::Critical Path Report for (Tx_IntClock:R vs. Tx_IntClock:R)
***************************************************************

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tx:BUART:tx_state_0\/q
Path End       : \Tx:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \Tx:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1060489p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (Tx_IntClock:R#1 vs. Tx_IntClock:R#2)   1083333
- Setup time                                            -11520
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1071813

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11324
-------------------------------------   ----- 
End-of-path arrival time (ps)           11324
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\Tx:BUART:tx_state_0\/clock_0                              macrocell100        0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\Tx:BUART:tx_state_0\/q                      macrocell100    1250   1250  1060489  RISE       1
\Tx:BUART:counter_load_not\/main_1           macrocell98     4421   5671  1060489  RISE       1
\Tx:BUART:counter_load_not\/q                macrocell98     3350   9021  1060489  RISE       1
\Tx:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell8   2303  11324  1060489  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\Tx:BUART:sTX:sCLOCK:TxBitClkGen\/clock                    datapathcell8       0      0  RISE       1


5.8::Critical Path Report for (CyBUS_CLK:R vs. Clock_1:R)
*********************************************************

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Top_Pins(0)/fb
Path End       : \Rx_Top_Register:sts:sts_reg\/status_0
Capture Clock  : \Rx_Top_Register:sts:sts_reg\/clock
Path slack     : 28714p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_1:R#2)   41667
- Setup time                                     -1570
----------------------------------------------   ----- 
End-of-path required time (ps)                   40097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11383
-------------------------------------   ----- 
End-of-path arrival time (ps)           11383
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Top_Pins(0)/in_clock                                     iocell23            0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_Top_Pins(0)/fb                       iocell23      1828   1828  28714  RISE       1
\Rx_Top_Register:sts:sts_reg\/status_0  statuscell6   9555  11383  28714  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Rx_Top_Register:sts:sts_reg\/clock                        statuscell6         0      0  RISE       1


5.9::Critical Path Report for (CyBUS_CLK:R vs. Rx_Back_IntClock:R)
******************************************************************

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Back_Pins(0)/fb
Path End       : \Rx_Back:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \Rx_Back:BUART:sRX:RxShifter:u0\/clock
Path slack     : 15943p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#26 vs. Rx_Back_IntClock:R#2)   41667
- Setup time                                               -5210
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             36457

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20514
-------------------------------------   ----- 
End-of-path arrival time (ps)           20514
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Back_Pins(0)/in_clock                                    iocell3             0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_Back_Pins(0)/fb                         iocell3         2183   2183  15943  RISE       1
Net_615/main_3                             macrocell15     5692   7875  15943  RISE       1
Net_615/q                                  macrocell15     3350  11225  15943  RISE       1
\Rx_Back:BUART:rx_postpoll\/main_0         macrocell23     3647  14872  15943  RISE       1
\Rx_Back:BUART:rx_postpoll\/q              macrocell23     3350  18222  15943  RISE       1
\Rx_Back:BUART:sRX:RxShifter:u0\/route_si  datapathcell1   2292  20514  15943  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Rx_Back:BUART:sRX:RxShifter:u0\/clock                     datapathcell1       0      0  RISE       1


5.10::Critical Path Report for (CyBUS_CLK:R vs. Rx_Front_IntClock:R)
********************************************************************

++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Front_Pins(1)/fb
Path End       : \Rx_Front:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \Rx_Front:BUART:sRX:RxShifter:u0\/clock
Path slack     : 16502p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#26 vs. Rx_Front_IntClock:R#2)   41667
- Setup time                                                -5210
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              36457

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19955
-------------------------------------   ----- 
End-of-path arrival time (ps)           19955
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Front_Pins(1)/in_clock                                   iocell12            0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_Front_Pins(1)/fb                         iocell12        1781   1781  16502  RISE       1
Net_590/main_1                              macrocell14     6088   7869  16502  RISE       1
Net_590/q                                   macrocell14     3350  11219  16502  RISE       1
\Rx_Front:BUART:rx_postpoll\/main_0         macrocell51     3076  14294  16502  RISE       1
\Rx_Front:BUART:rx_postpoll\/q              macrocell51     3350  17644  16502  RISE       1
\Rx_Front:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2310  19955  16502  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Rx_Front:BUART:sRX:RxShifter:u0\/clock                    datapathcell3       0      0  RISE       1


5.11::Critical Path Report for (CyBUS_CLK:R vs. Rx_Bottom_IntClock:R)
*********************************************************************

++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Bottom_Pins(0)/fb
Path End       : \Rx_Bottom:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \Rx_Bottom:BUART:sRX:RxShifter:u0\/clock
Path slack     : 16463p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#26 vs. Rx_Bottom_IntClock:R#2)   41667
- Setup time                                                 -5210
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               36457

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19993
-------------------------------------   ----- 
End-of-path arrival time (ps)           19993
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Bottom_Pins(0)/in_clock                                  iocell7             0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_Bottom_Pins(0)/fb                         iocell7         1250   1250  16463  RISE       1
Net_826/main_2                               macrocell17     7161   8411  16463  RISE       1
Net_826/q                                    macrocell17     3350  11761  16463  RISE       1
\Rx_Bottom:BUART:rx_postpoll\/main_1         macrocell38     2590  14352  16463  RISE       1
\Rx_Bottom:BUART:rx_postpoll\/q              macrocell38     3350  17702  16463  RISE       1
\Rx_Bottom:BUART:sRX:RxShifter:u0\/route_si  datapathcell2   2292  19993  16463  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rx_Bottom:BUART:sRX:RxShifter:u0\/clock                   datapathcell2       0      0  RISE       1


5.12::Critical Path Report for (CyBUS_CLK:R vs. Rx_Left_IntClock:R)
*******************************************************************

++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Left_Pins(3)/fb
Path End       : \Rx_Left:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \Rx_Left:BUART:sRX:RxShifter:u0\/clock
Path slack     : 14809p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#26 vs. Rx_Left_IntClock:R#2)   41667
- Setup time                                               -5210
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             36457

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21648
-------------------------------------   ----- 
End-of-path arrival time (ps)           21648
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Left_Pins(3)/in_clock                                    iocell18            0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_Left_Pins(3)/fb                         iocell18        3163   3163  14809  RISE       1
Net_583/main_0                             macrocell13     4976   8139  14809  RISE       1
Net_583/q                                  macrocell13     3350  11489  14809  RISE       1
\Rx_Left:BUART:rx_postpoll\/main_0         macrocell64     4556  16046  14809  RISE       1
\Rx_Left:BUART:rx_postpoll\/q              macrocell64     3350  19396  14809  RISE       1
\Rx_Left:BUART:sRX:RxShifter:u0\/route_si  datapathcell4   2252  21648  14809  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Rx_Left:BUART:sRX:RxShifter:u0\/clock                     datapathcell4       0      0  RISE       1


5.13::Critical Path Report for (CyBUS_CLK:R vs. Rx_Top_IntClock:R)
******************************************************************

++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Top_Pins(0)/fb
Path End       : \Rx_Top:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \Rx_Top:BUART:sRX:RxShifter:u0\/clock
Path slack     : 15467p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#26 vs. Rx_Top_IntClock:R#2)   41667
- Setup time                                              -5210
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            36457

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20989
-------------------------------------   ----- 
End-of-path arrival time (ps)           20989
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Top_Pins(0)/in_clock                                     iocell23            0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_Top_Pins(0)/fb                         iocell23        1828   1828  15467  RISE       1
Net_783/main_2                            macrocell16     7259   9087  15467  RISE       1
Net_783/q                                 macrocell16     3350  12437  15467  RISE       1
\Rx_Top:BUART:rx_postpoll\/main_0         macrocell90     2913  15350  15467  RISE       1
\Rx_Top:BUART:rx_postpoll\/q              macrocell90     3350  18700  15467  RISE       1
\Rx_Top:BUART:sRX:RxShifter:u0\/route_si  datapathcell6   2290  20989  15467  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Rx_Top:BUART:sRX:RxShifter:u0\/clock                      datapathcell6       0      0  RISE       1


5.14::Critical Path Report for (CyBUS_CLK:R vs. Rx_Right_IntClock:R)
********************************************************************

++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Right_Pins(0)/fb
Path End       : \Rx_Right:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \Rx_Right:BUART:sRX:RxShifter:u0\/clock
Path slack     : 14841p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#26 vs. Rx_Right_IntClock:R#2)   41667
- Setup time                                                -5210
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              36457

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21615
-------------------------------------   ----- 
End-of-path arrival time (ps)           21615
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Right_Pins(0)/in_clock                                   iocell19            0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_Right_Pins(0)/fb                         iocell19        2191   2191  14841  RISE       1
Net_575/main_2                              macrocell12     6876   9067  14841  RISE       1
Net_575/q                                   macrocell12     3350  12417  14841  RISE       1
\Rx_Right:BUART:rx_postpoll\/main_0         macrocell77     3599  16015  14841  RISE       1
\Rx_Right:BUART:rx_postpoll\/q              macrocell77     3350  19365  14841  RISE       1
\Rx_Right:BUART:sRX:RxShifter:u0\/route_si  datapathcell5   2250  21615  14841  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Rx_Right:BUART:sRX:RxShifter:u0\/clock                    datapathcell5       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Left_Pins(3)/fb
Path End       : \Rx_Left:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \Rx_Left:BUART:sRX:RxShifter:u0\/clock
Path slack     : 14809p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#26 vs. Rx_Left_IntClock:R#2)   41667
- Setup time                                               -5210
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             36457

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21648
-------------------------------------   ----- 
End-of-path arrival time (ps)           21648
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Left_Pins(3)/in_clock                                    iocell18            0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_Left_Pins(3)/fb                         iocell18        3163   3163  14809  RISE       1
Net_583/main_0                             macrocell13     4976   8139  14809  RISE       1
Net_583/q                                  macrocell13     3350  11489  14809  RISE       1
\Rx_Left:BUART:rx_postpoll\/main_0         macrocell64     4556  16046  14809  RISE       1
\Rx_Left:BUART:rx_postpoll\/q              macrocell64     3350  19396  14809  RISE       1
\Rx_Left:BUART:sRX:RxShifter:u0\/route_si  datapathcell4   2252  21648  14809  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Rx_Left:BUART:sRX:RxShifter:u0\/clock                     datapathcell4       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Right_Pins(0)/fb
Path End       : \Rx_Right:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \Rx_Right:BUART:sRX:RxShifter:u0\/clock
Path slack     : 14841p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#26 vs. Rx_Right_IntClock:R#2)   41667
- Setup time                                                -5210
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              36457

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21615
-------------------------------------   ----- 
End-of-path arrival time (ps)           21615
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Right_Pins(0)/in_clock                                   iocell19            0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_Right_Pins(0)/fb                         iocell19        2191   2191  14841  RISE       1
Net_575/main_2                              macrocell12     6876   9067  14841  RISE       1
Net_575/q                                   macrocell12     3350  12417  14841  RISE       1
\Rx_Right:BUART:rx_postpoll\/main_0         macrocell77     3599  16015  14841  RISE       1
\Rx_Right:BUART:rx_postpoll\/q              macrocell77     3350  19365  14841  RISE       1
\Rx_Right:BUART:sRX:RxShifter:u0\/route_si  datapathcell5   2250  21615  14841  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Rx_Right:BUART:sRX:RxShifter:u0\/clock                    datapathcell5       0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Top_Pins(0)/fb
Path End       : \Rx_Top:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \Rx_Top:BUART:sRX:RxShifter:u0\/clock
Path slack     : 15467p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#26 vs. Rx_Top_IntClock:R#2)   41667
- Setup time                                              -5210
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            36457

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20989
-------------------------------------   ----- 
End-of-path arrival time (ps)           20989
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Top_Pins(0)/in_clock                                     iocell23            0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_Top_Pins(0)/fb                         iocell23        1828   1828  15467  RISE       1
Net_783/main_2                            macrocell16     7259   9087  15467  RISE       1
Net_783/q                                 macrocell16     3350  12437  15467  RISE       1
\Rx_Top:BUART:rx_postpoll\/main_0         macrocell90     2913  15350  15467  RISE       1
\Rx_Top:BUART:rx_postpoll\/q              macrocell90     3350  18700  15467  RISE       1
\Rx_Top:BUART:sRX:RxShifter:u0\/route_si  datapathcell6   2290  20989  15467  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Rx_Top:BUART:sRX:RxShifter:u0\/clock                      datapathcell6       0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Back_Pins(0)/fb
Path End       : \Rx_Back:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \Rx_Back:BUART:sRX:RxShifter:u0\/clock
Path slack     : 15943p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#26 vs. Rx_Back_IntClock:R#2)   41667
- Setup time                                               -5210
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             36457

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20514
-------------------------------------   ----- 
End-of-path arrival time (ps)           20514
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Back_Pins(0)/in_clock                                    iocell3             0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_Back_Pins(0)/fb                         iocell3         2183   2183  15943  RISE       1
Net_615/main_3                             macrocell15     5692   7875  15943  RISE       1
Net_615/q                                  macrocell15     3350  11225  15943  RISE       1
\Rx_Back:BUART:rx_postpoll\/main_0         macrocell23     3647  14872  15943  RISE       1
\Rx_Back:BUART:rx_postpoll\/q              macrocell23     3350  18222  15943  RISE       1
\Rx_Back:BUART:sRX:RxShifter:u0\/route_si  datapathcell1   2292  20514  15943  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Rx_Back:BUART:sRX:RxShifter:u0\/clock                     datapathcell1       0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Bottom_Pins(0)/fb
Path End       : \Rx_Bottom:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \Rx_Bottom:BUART:sRX:RxShifter:u0\/clock
Path slack     : 16463p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#26 vs. Rx_Bottom_IntClock:R#2)   41667
- Setup time                                                 -5210
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               36457

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19993
-------------------------------------   ----- 
End-of-path arrival time (ps)           19993
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Bottom_Pins(0)/in_clock                                  iocell7             0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_Bottom_Pins(0)/fb                         iocell7         1250   1250  16463  RISE       1
Net_826/main_2                               macrocell17     7161   8411  16463  RISE       1
Net_826/q                                    macrocell17     3350  11761  16463  RISE       1
\Rx_Bottom:BUART:rx_postpoll\/main_1         macrocell38     2590  14352  16463  RISE       1
\Rx_Bottom:BUART:rx_postpoll\/q              macrocell38     3350  17702  16463  RISE       1
\Rx_Bottom:BUART:sRX:RxShifter:u0\/route_si  datapathcell2   2292  19993  16463  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rx_Bottom:BUART:sRX:RxShifter:u0\/clock                   datapathcell2       0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Front_Pins(1)/fb
Path End       : \Rx_Front:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \Rx_Front:BUART:sRX:RxShifter:u0\/clock
Path slack     : 16502p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#26 vs. Rx_Front_IntClock:R#2)   41667
- Setup time                                                -5210
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              36457

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19955
-------------------------------------   ----- 
End-of-path arrival time (ps)           19955
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Front_Pins(1)/in_clock                                   iocell12            0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_Front_Pins(1)/fb                         iocell12        1781   1781  16502  RISE       1
Net_590/main_1                              macrocell14     6088   7869  16502  RISE       1
Net_590/q                                   macrocell14     3350  11219  16502  RISE       1
\Rx_Front:BUART:rx_postpoll\/main_0         macrocell51     3076  14294  16502  RISE       1
\Rx_Front:BUART:rx_postpoll\/q              macrocell51     3350  17644  16502  RISE       1
\Rx_Front:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2310  19955  16502  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Rx_Front:BUART:sRX:RxShifter:u0\/clock                    datapathcell3       0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Right_Pins(0)/fb
Path End       : \Rx_Right:BUART:rx_state_0\/main_5
Capture Clock  : \Rx_Right:BUART:rx_state_0\/clock_0
Path slack     : 19813p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#26 vs. Rx_Right_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18344
-------------------------------------   ----- 
End-of-path arrival time (ps)           18344
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Right_Pins(0)/in_clock                                   iocell19            0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_Right_Pins(0)/fb                 iocell19      2191   2191  14841  RISE       1
Net_575/main_2                      macrocell12   6876   9067  14841  RISE       1
Net_575/q                           macrocell12   3350  12417  14841  RISE       1
\Rx_Right:BUART:rx_state_0\/main_5  macrocell78   5927  18344  19813  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Rx_Right:BUART:rx_state_0\/clock_0                        macrocell78         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Right_Pins(0)/fb
Path End       : \Rx_Right:BUART:rx_state_2\/main_5
Capture Clock  : \Rx_Right:BUART:rx_state_2\/clock_0
Path slack     : 19813p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#26 vs. Rx_Right_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18344
-------------------------------------   ----- 
End-of-path arrival time (ps)           18344
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Right_Pins(0)/in_clock                                   iocell19            0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_Right_Pins(0)/fb                 iocell19      2191   2191  14841  RISE       1
Net_575/main_2                      macrocell12   6876   9067  14841  RISE       1
Net_575/q                           macrocell12   3350  12417  14841  RISE       1
\Rx_Right:BUART:rx_state_2\/main_5  macrocell79   5927  18344  19813  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Rx_Right:BUART:rx_state_2\/clock_0                        macrocell79         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Left_Pins(3)/fb
Path End       : \Rx_Left:BUART:rx_state_0\/main_0
Capture Clock  : \Rx_Left:BUART:rx_state_0\/clock_0
Path slack     : 20479p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#26 vs. Rx_Left_IntClock:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17677
-------------------------------------   ----- 
End-of-path arrival time (ps)           17677
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Left_Pins(3)/in_clock                                    iocell18            0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Rx_Left_Pins(3)/fb                 iocell18      3163   3163  14809  RISE       1
Net_583/main_0                     macrocell13   4976   8139  14809  RISE       1
Net_583/q                          macrocell13   3350  11489  14809  RISE       1
\Rx_Left:BUART:rx_state_0\/main_0  macrocell65   6188  17677  20479  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Rx_Left:BUART:rx_state_0\/clock_0                         macrocell65         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Left_Pins(3)/fb
Path End       : \Rx_Left:BUART:rx_state_2\/main_0
Capture Clock  : \Rx_Left:BUART:rx_state_2\/clock_0
Path slack     : 20479p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#26 vs. Rx_Left_IntClock:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17677
-------------------------------------   ----- 
End-of-path arrival time (ps)           17677
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Left_Pins(3)/in_clock                                    iocell18            0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Rx_Left_Pins(3)/fb                 iocell18      3163   3163  14809  RISE       1
Net_583/main_0                     macrocell13   4976   8139  14809  RISE       1
Net_583/q                          macrocell13   3350  11489  14809  RISE       1
\Rx_Left:BUART:rx_state_2\/main_0  macrocell66   6188  17677  20479  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Rx_Left:BUART:rx_state_2\/clock_0                         macrocell66         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Left_Pins(3)/fb
Path End       : MODIN9_0/main_0
Capture Clock  : MODIN9_0/clock_0
Path slack     : 21077p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#26 vs. Rx_Left_IntClock:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17080
-------------------------------------   ----- 
End-of-path arrival time (ps)           17080
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Left_Pins(3)/in_clock                                    iocell18            0      0  RISE       1

Data path
pin name            model name   delay     AT  slack  edge  Fanout
------------------  -----------  -----  -----  -----  ----  ------
Rx_Left_Pins(3)/fb  iocell18      3163   3163  14809  RISE       1
Net_583/main_0      macrocell13   4976   8139  14809  RISE       1
Net_583/q           macrocell13   3350  11489  14809  RISE       1
MODIN9_0/main_0     macrocell9    5591  17080  21077  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell9          0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Left_Pins(3)/fb
Path End       : MODIN9_1/main_0
Capture Clock  : MODIN9_1/clock_0
Path slack     : 21077p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#26 vs. Rx_Left_IntClock:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17080
-------------------------------------   ----- 
End-of-path arrival time (ps)           17080
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Left_Pins(3)/in_clock                                    iocell18            0      0  RISE       1

Data path
pin name            model name   delay     AT  slack  edge  Fanout
------------------  -----------  -----  -----  -----  ----  ------
Rx_Left_Pins(3)/fb  iocell18      3163   3163  14809  RISE       1
Net_583/main_0      macrocell13   4976   8139  14809  RISE       1
Net_583/q           macrocell13   3350  11489  14809  RISE       1
MODIN9_1/main_0     macrocell10   5591  17080  21077  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell10         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Left_Pins(3)/fb
Path End       : \Rx_Left:BUART:rx_last\/main_0
Capture Clock  : \Rx_Left:BUART:rx_last\/clock_0
Path slack     : 21077p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#26 vs. Rx_Left_IntClock:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17080
-------------------------------------   ----- 
End-of-path arrival time (ps)           17080
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Left_Pins(3)/in_clock                                    iocell18            0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
Rx_Left_Pins(3)/fb              iocell18      3163   3163  14809  RISE       1
Net_583/main_0                  macrocell13   4976   8139  14809  RISE       1
Net_583/q                       macrocell13   3350  11489  14809  RISE       1
\Rx_Left:BUART:rx_last\/main_0  macrocell62   5591  17080  21077  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Rx_Left:BUART:rx_last\/clock_0                            macrocell62         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Right_Pins(0)/fb
Path End       : MODIN1_0/main_2
Capture Clock  : MODIN1_0/clock_0
Path slack     : 21226p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#26 vs. Rx_Right_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16931
-------------------------------------   ----- 
End-of-path arrival time (ps)           16931
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Right_Pins(0)/in_clock                                   iocell19            0      0  RISE       1

Data path
pin name             model name   delay     AT  slack  edge  Fanout
-------------------  -----------  -----  -----  -----  ----  ------
Rx_Right_Pins(0)/fb  iocell19      2191   2191  14841  RISE       1
Net_575/main_2       macrocell12   6876   9067  14841  RISE       1
Net_575/q            macrocell12   3350  12417  14841  RISE       1
MODIN1_0/main_2      macrocell5    4514  16931  21226  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell5          0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Right_Pins(0)/fb
Path End       : MODIN1_1/main_2
Capture Clock  : MODIN1_1/clock_0
Path slack     : 21226p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#26 vs. Rx_Right_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16931
-------------------------------------   ----- 
End-of-path arrival time (ps)           16931
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Right_Pins(0)/in_clock                                   iocell19            0      0  RISE       1

Data path
pin name             model name   delay     AT  slack  edge  Fanout
-------------------  -----------  -----  -----  -----  ----  ------
Rx_Right_Pins(0)/fb  iocell19      2191   2191  14841  RISE       1
Net_575/main_2       macrocell12   6876   9067  14841  RISE       1
Net_575/q            macrocell12   3350  12417  14841  RISE       1
MODIN1_1/main_2      macrocell6    4514  16931  21226  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell6          0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Right_Pins(0)/fb
Path End       : \Rx_Right:BUART:rx_last\/main_0
Capture Clock  : \Rx_Right:BUART:rx_last\/clock_0
Path slack     : 21226p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#26 vs. Rx_Right_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16931
-------------------------------------   ----- 
End-of-path arrival time (ps)           16931
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Right_Pins(0)/in_clock                                   iocell19            0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_Right_Pins(0)/fb              iocell19      2191   2191  14841  RISE       1
Net_575/main_2                   macrocell12   6876   9067  14841  RISE       1
Net_575/q                        macrocell12   3350  12417  14841  RISE       1
\Rx_Right:BUART:rx_last\/main_0  macrocell75   4514  16931  21226  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Rx_Right:BUART:rx_last\/clock_0                           macrocell75         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Back_Pins(0)/fb
Path End       : MODIN13_0/main_2
Capture Clock  : MODIN13_0/clock_0
Path slack     : 21938p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#26 vs. Rx_Back_IntClock:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16219
-------------------------------------   ----- 
End-of-path arrival time (ps)           16219
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Back_Pins(0)/in_clock                                    iocell3             0      0  RISE       1

Data path
pin name            model name   delay     AT  slack  edge  Fanout
------------------  -----------  -----  -----  -----  ----  ------
Rx_Back_Pins(0)/fb  iocell3       2183   2183  15943  RISE       1
Net_615/main_3      macrocell15   5692   7875  15943  RISE       1
Net_615/q           macrocell15   3350  11225  15943  RISE       1
MODIN13_0/main_2    macrocell1    4994  16219  21938  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN13_0/clock_0                                          macrocell1          0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Back_Pins(0)/fb
Path End       : MODIN13_1/main_2
Capture Clock  : MODIN13_1/clock_0
Path slack     : 21938p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#26 vs. Rx_Back_IntClock:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16219
-------------------------------------   ----- 
End-of-path arrival time (ps)           16219
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Back_Pins(0)/in_clock                                    iocell3             0      0  RISE       1

Data path
pin name            model name   delay     AT  slack  edge  Fanout
------------------  -----------  -----  -----  -----  ----  ------
Rx_Back_Pins(0)/fb  iocell3       2183   2183  15943  RISE       1
Net_615/main_3      macrocell15   5692   7875  15943  RISE       1
Net_615/q           macrocell15   3350  11225  15943  RISE       1
MODIN13_1/main_2    macrocell2    4994  16219  21938  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN13_1/clock_0                                          macrocell2          0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Back_Pins(0)/fb
Path End       : \Rx_Back:BUART:rx_last\/main_0
Capture Clock  : \Rx_Back:BUART:rx_last\/clock_0
Path slack     : 21938p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#26 vs. Rx_Back_IntClock:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16219
-------------------------------------   ----- 
End-of-path arrival time (ps)           16219
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Back_Pins(0)/in_clock                                    iocell3             0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
Rx_Back_Pins(0)/fb              iocell3       2183   2183  15943  RISE       1
Net_615/main_3                  macrocell15   5692   7875  15943  RISE       1
Net_615/q                       macrocell15   3350  11225  15943  RISE       1
\Rx_Back:BUART:rx_last\/main_0  macrocell21   4994  16219  21938  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Rx_Back:BUART:rx_last\/clock_0                            macrocell21         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Left_Pins(3)/fb
Path End       : \Rx_Left:BUART:rx_status_3\/main_0
Capture Clock  : \Rx_Left:BUART:rx_status_3\/clock_0
Path slack     : 22111p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#26 vs. Rx_Left_IntClock:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16046
-------------------------------------   ----- 
End-of-path arrival time (ps)           16046
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Left_Pins(3)/in_clock                                    iocell18            0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_Left_Pins(3)/fb                  iocell18      3163   3163  14809  RISE       1
Net_583/main_0                      macrocell13   4976   8139  14809  RISE       1
Net_583/q                           macrocell13   3350  11489  14809  RISE       1
\Rx_Left:BUART:rx_status_3\/main_0  macrocell69   4556  16046  22111  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Rx_Left:BUART:rx_status_3\/clock_0                        macrocell69         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Right_Pins(0)/fb
Path End       : \Rx_Right:BUART:rx_status_3\/main_5
Capture Clock  : \Rx_Right:BUART:rx_status_3\/clock_0
Path slack     : 22141p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#26 vs. Rx_Right_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16015
-------------------------------------   ----- 
End-of-path arrival time (ps)           16015
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Right_Pins(0)/in_clock                                   iocell19            0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_Right_Pins(0)/fb                  iocell19      2191   2191  14841  RISE       1
Net_575/main_2                       macrocell12   6876   9067  14841  RISE       1
Net_575/q                            macrocell12   3350  12417  14841  RISE       1
\Rx_Right:BUART:rx_status_3\/main_5  macrocell82   3599  16015  22141  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Rx_Right:BUART:rx_status_3\/clock_0                       macrocell82         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Top_Pins(0)/fb
Path End       : \Rx_Top:BUART:rx_state_0\/main_5
Capture Clock  : \Rx_Top:BUART:rx_state_0\/clock_0
Path slack     : 22172p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#26 vs. Rx_Top_IntClock:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15985
-------------------------------------   ----- 
End-of-path arrival time (ps)           15985
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Top_Pins(0)/in_clock                                     iocell23            0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
Rx_Top_Pins(0)/fb                 iocell23      1828   1828  15467  RISE       1
Net_783/main_2                    macrocell16   7259   9087  15467  RISE       1
Net_783/q                         macrocell16   3350  12437  15467  RISE       1
\Rx_Top:BUART:rx_state_0\/main_5  macrocell91   3548  15985  22172  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Rx_Top:BUART:rx_state_0\/clock_0                          macrocell91         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Top_Pins(0)/fb
Path End       : \Rx_Top:BUART:rx_state_2\/main_5
Capture Clock  : \Rx_Top:BUART:rx_state_2\/clock_0
Path slack     : 22172p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#26 vs. Rx_Top_IntClock:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15985
-------------------------------------   ----- 
End-of-path arrival time (ps)           15985
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Top_Pins(0)/in_clock                                     iocell23            0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
Rx_Top_Pins(0)/fb                 iocell23      1828   1828  15467  RISE       1
Net_783/main_2                    macrocell16   7259   9087  15467  RISE       1
Net_783/q                         macrocell16   3350  12437  15467  RISE       1
\Rx_Top:BUART:rx_state_2\/main_5  macrocell92   3548  15985  22172  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Rx_Top:BUART:rx_state_2\/clock_0                          macrocell92         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Top_Pins(0)/fb
Path End       : MODIN17_0/main_2
Capture Clock  : MODIN17_0/clock_0
Path slack     : 22806p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#26 vs. Rx_Top_IntClock:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15351
-------------------------------------   ----- 
End-of-path arrival time (ps)           15351
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Top_Pins(0)/in_clock                                     iocell23            0      0  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Rx_Top_Pins(0)/fb  iocell23      1828   1828  15467  RISE       1
Net_783/main_2     macrocell16   7259   9087  15467  RISE       1
Net_783/q          macrocell16   3350  12437  15467  RISE       1
MODIN17_0/main_2   macrocell3    2914  15351  22806  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
MODIN17_0/clock_0                                          macrocell3          0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Top_Pins(0)/fb
Path End       : MODIN17_1/main_2
Capture Clock  : MODIN17_1/clock_0
Path slack     : 22806p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#26 vs. Rx_Top_IntClock:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15351
-------------------------------------   ----- 
End-of-path arrival time (ps)           15351
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Top_Pins(0)/in_clock                                     iocell23            0      0  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Rx_Top_Pins(0)/fb  iocell23      1828   1828  15467  RISE       1
Net_783/main_2     macrocell16   7259   9087  15467  RISE       1
Net_783/q          macrocell16   3350  12437  15467  RISE       1
MODIN17_1/main_2   macrocell4    2914  15351  22806  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
MODIN17_1/clock_0                                          macrocell4          0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Top_Pins(0)/fb
Path End       : \Rx_Top:BUART:rx_last\/main_0
Capture Clock  : \Rx_Top:BUART:rx_last\/clock_0
Path slack     : 22806p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#26 vs. Rx_Top_IntClock:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15351
-------------------------------------   ----- 
End-of-path arrival time (ps)           15351
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Top_Pins(0)/in_clock                                     iocell23            0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
Rx_Top_Pins(0)/fb              iocell23      1828   1828  15467  RISE       1
Net_783/main_2                 macrocell16   7259   9087  15467  RISE       1
Net_783/q                      macrocell16   3350  12437  15467  RISE       1
\Rx_Top:BUART:rx_last\/main_0  macrocell88   2914  15351  22806  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Rx_Top:BUART:rx_last\/clock_0                             macrocell88         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Top_Pins(0)/fb
Path End       : \Rx_Top:BUART:rx_status_3\/main_5
Capture Clock  : \Rx_Top:BUART:rx_status_3\/clock_0
Path slack     : 22807p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#26 vs. Rx_Top_IntClock:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15350
-------------------------------------   ----- 
End-of-path arrival time (ps)           15350
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Top_Pins(0)/in_clock                                     iocell23            0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Rx_Top_Pins(0)/fb                  iocell23      1828   1828  15467  RISE       1
Net_783/main_2                     macrocell16   7259   9087  15467  RISE       1
Net_783/q                          macrocell16   3350  12437  15467  RISE       1
\Rx_Top:BUART:rx_status_3\/main_5  macrocell95   2913  15350  22807  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Rx_Top:BUART:rx_status_3\/clock_0                         macrocell95         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Bottom_Pins(0)/fb
Path End       : \Rx_Bottom:BUART:pollcount_0\/main_2
Capture Clock  : \Rx_Bottom:BUART:pollcount_0\/clock_0
Path slack     : 22887p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#26 vs. Rx_Bottom_IntClock:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15270
-------------------------------------   ----- 
End-of-path arrival time (ps)           15270
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Bottom_Pins(0)/in_clock                                  iocell7             0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_Bottom_Pins(0)/fb                  iocell7       1250   1250  16463  RISE       1
Net_826/main_2                        macrocell17   7161   8411  16463  RISE       1
Net_826/q                             macrocell17   3350  11761  16463  RISE       1
\Rx_Bottom:BUART:pollcount_0\/main_2  macrocell31   3508  15270  22887  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rx_Bottom:BUART:pollcount_0\/clock_0                      macrocell31         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Bottom_Pins(0)/fb
Path End       : \Rx_Bottom:BUART:pollcount_1\/main_3
Capture Clock  : \Rx_Bottom:BUART:pollcount_1\/clock_0
Path slack     : 22887p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#26 vs. Rx_Bottom_IntClock:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15270
-------------------------------------   ----- 
End-of-path arrival time (ps)           15270
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Bottom_Pins(0)/in_clock                                  iocell7             0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_Bottom_Pins(0)/fb                  iocell7       1250   1250  16463  RISE       1
Net_826/main_2                        macrocell17   7161   8411  16463  RISE       1
Net_826/q                             macrocell17   3350  11761  16463  RISE       1
\Rx_Bottom:BUART:pollcount_1\/main_3  macrocell32   3508  15270  22887  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rx_Bottom:BUART:pollcount_1\/clock_0                      macrocell32         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Back_Pins(0)/fb
Path End       : \Rx_Back:BUART:rx_status_3\/main_5
Capture Clock  : \Rx_Back:BUART:rx_status_3\/clock_0
Path slack     : 23285p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#26 vs. Rx_Back_IntClock:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14872
-------------------------------------   ----- 
End-of-path arrival time (ps)           14872
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Back_Pins(0)/in_clock                                    iocell3             0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_Back_Pins(0)/fb                  iocell3       2183   2183  15943  RISE       1
Net_615/main_3                      macrocell15   5692   7875  15943  RISE       1
Net_615/q                           macrocell15   3350  11225  15943  RISE       1
\Rx_Back:BUART:rx_status_3\/main_5  macrocell28   3647  14872  23285  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Rx_Back:BUART:rx_status_3\/clock_0                        macrocell28         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Bottom_Pins(0)/fb
Path End       : \Rx_Bottom:BUART:rx_state_0\/main_9
Capture Clock  : \Rx_Bottom:BUART:rx_state_0\/clock_0
Path slack     : 23803p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#26 vs. Rx_Bottom_IntClock:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14354
-------------------------------------   ----- 
End-of-path arrival time (ps)           14354
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Bottom_Pins(0)/in_clock                                  iocell7             0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_Bottom_Pins(0)/fb                 iocell7       1250   1250  16463  RISE       1
Net_826/main_2                       macrocell17   7161   8411  16463  RISE       1
Net_826/q                            macrocell17   3350  11761  16463  RISE       1
\Rx_Bottom:BUART:rx_state_0\/main_9  macrocell39   2592  14354  23803  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rx_Bottom:BUART:rx_state_0\/clock_0                       macrocell39         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Bottom_Pins(0)/fb
Path End       : \Rx_Bottom:BUART:rx_state_2\/main_8
Capture Clock  : \Rx_Bottom:BUART:rx_state_2\/clock_0
Path slack     : 23803p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#26 vs. Rx_Bottom_IntClock:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14354
-------------------------------------   ----- 
End-of-path arrival time (ps)           14354
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Bottom_Pins(0)/in_clock                                  iocell7             0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_Bottom_Pins(0)/fb                 iocell7       1250   1250  16463  RISE       1
Net_826/main_2                       macrocell17   7161   8411  16463  RISE       1
Net_826/q                            macrocell17   3350  11761  16463  RISE       1
\Rx_Bottom:BUART:rx_state_2\/main_8  macrocell40   2592  14354  23803  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rx_Bottom:BUART:rx_state_2\/clock_0                       macrocell40         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Bottom_Pins(0)/fb
Path End       : \Rx_Bottom:BUART:rx_last\/main_0
Capture Clock  : \Rx_Bottom:BUART:rx_last\/clock_0
Path slack     : 23805p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#26 vs. Rx_Bottom_IntClock:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14352
-------------------------------------   ----- 
End-of-path arrival time (ps)           14352
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Bottom_Pins(0)/in_clock                                  iocell7             0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
Rx_Bottom_Pins(0)/fb              iocell7       1250   1250  16463  RISE       1
Net_826/main_2                    macrocell17   7161   8411  16463  RISE       1
Net_826/q                         macrocell17   3350  11761  16463  RISE       1
\Rx_Bottom:BUART:rx_last\/main_0  macrocell36   2590  14352  23805  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rx_Bottom:BUART:rx_last\/clock_0                          macrocell36         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Bottom_Pins(0)/fb
Path End       : \Rx_Bottom:BUART:rx_status_3\/main_6
Capture Clock  : \Rx_Bottom:BUART:rx_status_3\/clock_0
Path slack     : 23805p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#26 vs. Rx_Bottom_IntClock:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14352
-------------------------------------   ----- 
End-of-path arrival time (ps)           14352
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Bottom_Pins(0)/in_clock                                  iocell7             0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_Bottom_Pins(0)/fb                  iocell7       1250   1250  16463  RISE       1
Net_826/main_2                        macrocell17   7161   8411  16463  RISE       1
Net_826/q                             macrocell17   3350  11761  16463  RISE       1
\Rx_Bottom:BUART:rx_status_3\/main_6  macrocell43   2590  14352  23805  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rx_Bottom:BUART:rx_status_3\/clock_0                      macrocell43         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Back_Pins(0)/fb
Path End       : \Rx_Back:BUART:rx_state_0\/main_5
Capture Clock  : \Rx_Back:BUART:rx_state_0\/clock_0
Path slack     : 23825p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#26 vs. Rx_Back_IntClock:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14332
-------------------------------------   ----- 
End-of-path arrival time (ps)           14332
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Back_Pins(0)/in_clock                                    iocell3             0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Rx_Back_Pins(0)/fb                 iocell3       2183   2183  15943  RISE       1
Net_615/main_3                     macrocell15   5692   7875  15943  RISE       1
Net_615/q                          macrocell15   3350  11225  15943  RISE       1
\Rx_Back:BUART:rx_state_0\/main_5  macrocell24   3107  14332  23825  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Rx_Back:BUART:rx_state_0\/clock_0                         macrocell24         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Back_Pins(0)/fb
Path End       : \Rx_Back:BUART:rx_state_2\/main_5
Capture Clock  : \Rx_Back:BUART:rx_state_2\/clock_0
Path slack     : 23825p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#26 vs. Rx_Back_IntClock:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14332
-------------------------------------   ----- 
End-of-path arrival time (ps)           14332
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Back_Pins(0)/in_clock                                    iocell3             0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Rx_Back_Pins(0)/fb                 iocell3       2183   2183  15943  RISE       1
Net_615/main_3                     macrocell15   5692   7875  15943  RISE       1
Net_615/q                          macrocell15   3350  11225  15943  RISE       1
\Rx_Back:BUART:rx_state_2\/main_5  macrocell25   3107  14332  23825  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Rx_Back:BUART:rx_state_2\/clock_0                         macrocell25         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Front_Pins(1)/fb
Path End       : \Rx_Front:BUART:rx_last\/main_0
Capture Clock  : \Rx_Front:BUART:rx_last\/clock_0
Path slack     : 23862p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#26 vs. Rx_Front_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14294
-------------------------------------   ----- 
End-of-path arrival time (ps)           14294
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Front_Pins(1)/in_clock                                   iocell12            0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_Front_Pins(1)/fb              iocell12      1781   1781  16502  RISE       1
Net_590/main_1                   macrocell14   6088   7869  16502  RISE       1
Net_590/q                        macrocell14   3350  11219  16502  RISE       1
\Rx_Front:BUART:rx_last\/main_0  macrocell49   3076  14294  23862  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Rx_Front:BUART:rx_last\/clock_0                           macrocell49         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Front_Pins(1)/fb
Path End       : \Rx_Front:BUART:rx_status_3\/main_5
Capture Clock  : \Rx_Front:BUART:rx_status_3\/clock_0
Path slack     : 23862p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#26 vs. Rx_Front_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14294
-------------------------------------   ----- 
End-of-path arrival time (ps)           14294
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Front_Pins(1)/in_clock                                   iocell12            0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_Front_Pins(1)/fb                  iocell12      1781   1781  16502  RISE       1
Net_590/main_1                       macrocell14   6088   7869  16502  RISE       1
Net_590/q                            macrocell14   3350  11219  16502  RISE       1
\Rx_Front:BUART:rx_status_3\/main_5  macrocell56   3076  14294  23862  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Rx_Front:BUART:rx_status_3\/clock_0                       macrocell56         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Front_Pins(1)/fb
Path End       : \Rx_Front:BUART:rx_state_0\/main_5
Capture Clock  : \Rx_Front:BUART:rx_state_0\/clock_0
Path slack     : 23878p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#26 vs. Rx_Front_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14279
-------------------------------------   ----- 
End-of-path arrival time (ps)           14279
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Front_Pins(1)/in_clock                                   iocell12            0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_Front_Pins(1)/fb                 iocell12      1781   1781  16502  RISE       1
Net_590/main_1                      macrocell14   6088   7869  16502  RISE       1
Net_590/q                           macrocell14   3350  11219  16502  RISE       1
\Rx_Front:BUART:rx_state_0\/main_5  macrocell52   3060  14279  23878  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Rx_Front:BUART:rx_state_0\/clock_0                        macrocell52         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Front_Pins(1)/fb
Path End       : \Rx_Front:BUART:rx_state_2\/main_5
Capture Clock  : \Rx_Front:BUART:rx_state_2\/clock_0
Path slack     : 23878p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#26 vs. Rx_Front_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14279
-------------------------------------   ----- 
End-of-path arrival time (ps)           14279
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Front_Pins(1)/in_clock                                   iocell12            0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_Front_Pins(1)/fb                 iocell12      1781   1781  16502  RISE       1
Net_590/main_1                      macrocell14   6088   7869  16502  RISE       1
Net_590/q                           macrocell14   3350  11219  16502  RISE       1
\Rx_Front:BUART:rx_state_2\/main_5  macrocell53   3060  14279  23878  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Rx_Front:BUART:rx_state_2\/clock_0                        macrocell53         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Front_Pins(1)/fb
Path End       : MODIN5_0/main_2
Capture Clock  : MODIN5_0/clock_0
Path slack     : 24030p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#26 vs. Rx_Front_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14127
-------------------------------------   ----- 
End-of-path arrival time (ps)           14127
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Front_Pins(1)/in_clock                                   iocell12            0      0  RISE       1

Data path
pin name             model name   delay     AT  slack  edge  Fanout
-------------------  -----------  -----  -----  -----  ----  ------
Rx_Front_Pins(1)/fb  iocell12      1781   1781  16502  RISE       1
Net_590/main_1       macrocell14   6088   7869  16502  RISE       1
Net_590/q            macrocell14   3350  11219  16502  RISE       1
MODIN5_0/main_2      macrocell7    2908  14127  24030  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell7          0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Front_Pins(1)/fb
Path End       : MODIN5_1/main_2
Capture Clock  : MODIN5_1/clock_0
Path slack     : 24030p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#26 vs. Rx_Front_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14127
-------------------------------------   ----- 
End-of-path arrival time (ps)           14127
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Front_Pins(1)/in_clock                                   iocell12            0      0  RISE       1

Data path
pin name             model name   delay     AT  slack  edge  Fanout
-------------------  -----------  -----  -----  -----  ----  ------
Rx_Front_Pins(1)/fb  iocell12      1781   1781  16502  RISE       1
Net_590/main_1       macrocell14   6088   7869  16502  RISE       1
Net_590/q            macrocell14   3350  11219  16502  RISE       1
MODIN5_1/main_2      macrocell8    2908  14127  24030  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell8          0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Top_Pins(0)/fb
Path End       : \Rx_Top_Register:sts:sts_reg\/status_0
Capture Clock  : \Rx_Top_Register:sts:sts_reg\/clock
Path slack     : 28714p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_1:R#2)   41667
- Setup time                                     -1570
----------------------------------------------   ----- 
End-of-path required time (ps)                   40097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11383
-------------------------------------   ----- 
End-of-path arrival time (ps)           11383
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Top_Pins(0)/in_clock                                     iocell23            0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_Top_Pins(0)/fb                       iocell23      1828   1828  28714  RISE       1
\Rx_Top_Register:sts:sts_reg\/status_0  statuscell6   9555  11383  28714  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Rx_Top_Register:sts:sts_reg\/clock                        statuscell6         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Top_Pins(1)/fb
Path End       : \Rx_Top_Register:sts:sts_reg\/status_1
Capture Clock  : \Rx_Top_Register:sts:sts_reg\/clock
Path slack     : 29201p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_1:R#2)   41667
- Setup time                                     -1570
----------------------------------------------   ----- 
End-of-path required time (ps)                   40097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10896
-------------------------------------   ----- 
End-of-path arrival time (ps)           10896
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Top_Pins(1)/in_clock                                     iocell24            0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_Top_Pins(1)/fb                       iocell24      1303   1303  29201  RISE       1
\Rx_Top_Register:sts:sts_reg\/status_1  statuscell6   9593  10896  29201  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Rx_Top_Register:sts:sts_reg\/clock                        statuscell6         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Right_Pins(1)/fb
Path End       : \Rx_Right_Register:sts:sts_reg\/status_1
Capture Clock  : \Rx_Right_Register:sts:sts_reg\/clock
Path slack     : 29404p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_1:R#2)   41667
- Setup time                                     -1570
----------------------------------------------   ----- 
End-of-path required time (ps)                   40097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10692
-------------------------------------   ----- 
End-of-path arrival time (ps)           10692
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Right_Pins(1)/in_clock                                   iocell20            0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_Right_Pins(1)/fb                       iocell20      2064   2064  29404  RISE       1
\Rx_Right_Register:sts:sts_reg\/status_1  statuscell5   8628  10692  29404  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Rx_Right_Register:sts:sts_reg\/clock                      statuscell5         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Right_Pins(0)/fb
Path End       : \Rx_Right_Register:sts:sts_reg\/status_0
Capture Clock  : \Rx_Right_Register:sts:sts_reg\/clock
Path slack     : 29504p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_1:R#2)   41667
- Setup time                                     -1570
----------------------------------------------   ----- 
End-of-path required time (ps)                   40097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10593
-------------------------------------   ----- 
End-of-path arrival time (ps)           10593
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Right_Pins(0)/in_clock                                   iocell19            0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_Right_Pins(0)/fb                       iocell19      2191   2191  29504  RISE       1
\Rx_Right_Register:sts:sts_reg\/status_0  statuscell5   8402  10593  29504  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Rx_Right_Register:sts:sts_reg\/clock                      statuscell5         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Back_Pins(0)/fb
Path End       : \Rx_Back_Register:sts:sts_reg\/status_0
Capture Clock  : \Rx_Back_Register:sts:sts_reg\/clock
Path slack     : 30357p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_1:R#2)   41667
- Setup time                                     -1570
----------------------------------------------   ----- 
End-of-path required time (ps)                   40097

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9740
-------------------------------------   ---- 
End-of-path arrival time (ps)           9740
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Back_Pins(0)/in_clock                                    iocell3             0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_Back_Pins(0)/fb                       iocell3       2183   2183  30357  RISE       1
\Rx_Back_Register:sts:sts_reg\/status_0  statuscell1   7557   9740  30357  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Rx_Back_Register:sts:sts_reg\/clock                       statuscell1         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Bottom_Pins(2)/fb
Path End       : \Rx_Bottom_Register:sts:sts_reg\/status_2
Capture Clock  : \Rx_Bottom_Register:sts:sts_reg\/clock
Path slack     : 30649p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_1:R#2)   41667
- Setup time                                     -1570
----------------------------------------------   ----- 
End-of-path required time (ps)                   40097

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9447
-------------------------------------   ---- 
End-of-path arrival time (ps)           9447
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Bottom_Pins(2)/in_clock                                  iocell9             0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_Bottom_Pins(2)/fb                       iocell9       1835   1835  30649  RISE       1
\Rx_Bottom_Register:sts:sts_reg\/status_2  statuscell2   7612   9447  30649  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Rx_Bottom_Register:sts:sts_reg\/clock                     statuscell2         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Back_Pins(3)/fb
Path End       : \Rx_Back_Register:sts:sts_reg\/status_3
Capture Clock  : \Rx_Back_Register:sts:sts_reg\/clock
Path slack     : 31068p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_1:R#2)   41667
- Setup time                                     -1570
----------------------------------------------   ----- 
End-of-path required time (ps)                   40097

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9029
-------------------------------------   ---- 
End-of-path arrival time (ps)           9029
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Back_Pins(3)/in_clock                                    iocell6             0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_Back_Pins(3)/fb                       iocell6       1953   1953  31068  RISE       1
\Rx_Back_Register:sts:sts_reg\/status_3  statuscell1   7076   9029  31068  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Rx_Back_Register:sts:sts_reg\/clock                       statuscell1         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Right_Pins(3)/fb
Path End       : \Rx_Right_Register:sts:sts_reg\/status_3
Capture Clock  : \Rx_Right_Register:sts:sts_reg\/clock
Path slack     : 31083p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_1:R#2)   41667
- Setup time                                     -1570
----------------------------------------------   ----- 
End-of-path required time (ps)                   40097

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9014
-------------------------------------   ---- 
End-of-path arrival time (ps)           9014
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Right_Pins(3)/in_clock                                   iocell22            0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_Right_Pins(3)/fb                       iocell22      1948   1948  31083  RISE       1
\Rx_Right_Register:sts:sts_reg\/status_3  statuscell5   7066   9014  31083  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Rx_Right_Register:sts:sts_reg\/clock                      statuscell5         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Bottom_Pins(3)/fb
Path End       : \Rx_Bottom_Register:sts:sts_reg\/status_3
Capture Clock  : \Rx_Bottom_Register:sts:sts_reg\/clock
Path slack     : 31101p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_1:R#2)   41667
- Setup time                                     -1570
----------------------------------------------   ----- 
End-of-path required time (ps)                   40097

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8996
-------------------------------------   ---- 
End-of-path arrival time (ps)           8996
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Bottom_Pins(3)/in_clock                                  iocell10            0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_Bottom_Pins(3)/fb                       iocell10      1816   1816  31101  RISE       1
\Rx_Bottom_Register:sts:sts_reg\/status_3  statuscell2   7180   8996  31101  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Rx_Bottom_Register:sts:sts_reg\/clock                     statuscell2         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Left_Pins(3)/fb
Path End       : \Rx_Left_Register:sts:sts_reg\/status_3
Capture Clock  : \Rx_Left_Register:sts:sts_reg\/clock
Path slack     : 31214p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_1:R#2)   41667
- Setup time                                     -1570
----------------------------------------------   ----- 
End-of-path required time (ps)                   40097

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8882
-------------------------------------   ---- 
End-of-path arrival time (ps)           8882
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Left_Pins(3)/in_clock                                    iocell18            0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_Left_Pins(3)/fb                       iocell18      3163   3163  31214  RISE       1
\Rx_Left_Register:sts:sts_reg\/status_3  statuscell4   5719   8882  31214  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Rx_Left_Register:sts:sts_reg\/clock                       statuscell4         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Right_Pins(2)/fb
Path End       : \Rx_Right_Register:sts:sts_reg\/status_2
Capture Clock  : \Rx_Right_Register:sts:sts_reg\/clock
Path slack     : 31429p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_1:R#2)   41667
- Setup time                                     -1570
----------------------------------------------   ----- 
End-of-path required time (ps)                   40097

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8667
-------------------------------------   ---- 
End-of-path arrival time (ps)           8667
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Right_Pins(2)/in_clock                                   iocell21            0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_Right_Pins(2)/fb                       iocell21      1599   1599  31429  RISE       1
\Rx_Right_Register:sts:sts_reg\/status_2  statuscell5   7068   8667  31429  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Rx_Right_Register:sts:sts_reg\/clock                      statuscell5         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Bottom_Pins(0)/fb
Path End       : \Rx_Bottom_Register:sts:sts_reg\/status_0
Capture Clock  : \Rx_Bottom_Register:sts:sts_reg\/clock
Path slack     : 31619p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_1:R#2)   41667
- Setup time                                     -1570
----------------------------------------------   ----- 
End-of-path required time (ps)                   40097

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8477
-------------------------------------   ---- 
End-of-path arrival time (ps)           8477
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Bottom_Pins(0)/in_clock                                  iocell7             0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_Bottom_Pins(0)/fb                       iocell7       1250   1250  31619  RISE       1
\Rx_Bottom_Register:sts:sts_reg\/status_0  statuscell2   7227   8477  31619  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Rx_Bottom_Register:sts:sts_reg\/clock                     statuscell2         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Front_Pins(1)/fb
Path End       : \Rx_Front_Register:sts:sts_reg\/status_1
Capture Clock  : \Rx_Front_Register:sts:sts_reg\/clock
Path slack     : 31660p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_1:R#2)   41667
- Setup time                                     -1570
----------------------------------------------   ----- 
End-of-path required time (ps)                   40097

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8437
-------------------------------------   ---- 
End-of-path arrival time (ps)           8437
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Front_Pins(1)/in_clock                                   iocell12            0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_Front_Pins(1)/fb                       iocell12      1781   1781  31660  RISE       1
\Rx_Front_Register:sts:sts_reg\/status_1  statuscell3   6656   8437  31660  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Rx_Front_Register:sts:sts_reg\/clock                      statuscell3         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Left_Pins(0)/fb
Path End       : \Rx_Left_Register:sts:sts_reg\/status_0
Capture Clock  : \Rx_Left_Register:sts:sts_reg\/clock
Path slack     : 31701p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_1:R#2)   41667
- Setup time                                     -1570
----------------------------------------------   ----- 
End-of-path required time (ps)                   40097

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8396
-------------------------------------   ---- 
End-of-path arrival time (ps)           8396
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Left_Pins(0)/in_clock                                    iocell15            0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_Left_Pins(0)/fb                       iocell15      2685   2685  31701  RISE       1
\Rx_Left_Register:sts:sts_reg\/status_0  statuscell4   5711   8396  31701  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Rx_Left_Register:sts:sts_reg\/clock                       statuscell4         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Back_Pins(2)/fb
Path End       : \Rx_Back_Register:sts:sts_reg\/status_2
Capture Clock  : \Rx_Back_Register:sts:sts_reg\/clock
Path slack     : 32087p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_1:R#2)   41667
- Setup time                                     -1570
----------------------------------------------   ----- 
End-of-path required time (ps)                   40097

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8010
-------------------------------------   ---- 
End-of-path arrival time (ps)           8010
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Back_Pins(2)/in_clock                                    iocell5             0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_Back_Pins(2)/fb                       iocell5       2155   2155  32087  RISE       1
\Rx_Back_Register:sts:sts_reg\/status_2  statuscell1   5855   8010  32087  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Rx_Back_Register:sts:sts_reg\/clock                       statuscell1         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Back_Pins(1)/fb
Path End       : \Rx_Back_Register:sts:sts_reg\/status_1
Capture Clock  : \Rx_Back_Register:sts:sts_reg\/clock
Path slack     : 32220p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_1:R#2)   41667
- Setup time                                     -1570
----------------------------------------------   ----- 
End-of-path required time (ps)                   40097

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7877
-------------------------------------   ---- 
End-of-path arrival time (ps)           7877
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Back_Pins(1)/in_clock                                    iocell4             0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_Back_Pins(1)/fb                       iocell4       2030   2030  32220  RISE       1
\Rx_Back_Register:sts:sts_reg\/status_1  statuscell1   5847   7877  32220  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Rx_Back_Register:sts:sts_reg\/clock                       statuscell1         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Front_Pins(2)/fb
Path End       : \Rx_Front_Register:sts:sts_reg\/status_2
Capture Clock  : \Rx_Front_Register:sts:sts_reg\/clock
Path slack     : 32438p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_1:R#2)   41667
- Setup time                                     -1570
----------------------------------------------   ----- 
End-of-path required time (ps)                   40097

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7658
-------------------------------------   ---- 
End-of-path arrival time (ps)           7658
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Front_Pins(2)/in_clock                                   iocell13            0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_Front_Pins(2)/fb                       iocell13      2461   2461  32438  RISE       1
\Rx_Front_Register:sts:sts_reg\/status_2  statuscell3   5197   7658  32438  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Rx_Front_Register:sts:sts_reg\/clock                      statuscell3         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Left_Pins(2)/fb
Path End       : \Rx_Left_Register:sts:sts_reg\/status_2
Capture Clock  : \Rx_Left_Register:sts:sts_reg\/clock
Path slack     : 32555p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_1:R#2)   41667
- Setup time                                     -1570
----------------------------------------------   ----- 
End-of-path required time (ps)                   40097

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7542
-------------------------------------   ---- 
End-of-path arrival time (ps)           7542
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Left_Pins(2)/in_clock                                    iocell17            0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_Left_Pins(2)/fb                       iocell17      1852   1852  32555  RISE       1
\Rx_Left_Register:sts:sts_reg\/status_2  statuscell4   5690   7542  32555  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Rx_Left_Register:sts:sts_reg\/clock                       statuscell4         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Front_Pins(3)/fb
Path End       : \Rx_Front_Register:sts:sts_reg\/status_3
Capture Clock  : \Rx_Front_Register:sts:sts_reg\/clock
Path slack     : 32709p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_1:R#2)   41667
- Setup time                                     -1570
----------------------------------------------   ----- 
End-of-path required time (ps)                   40097

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7387
-------------------------------------   ---- 
End-of-path arrival time (ps)           7387
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Front_Pins(3)/in_clock                                   iocell14            0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_Front_Pins(3)/fb                       iocell14      2188   2188  32709  RISE       1
\Rx_Front_Register:sts:sts_reg\/status_3  statuscell3   5199   7387  32709  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Rx_Front_Register:sts:sts_reg\/clock                      statuscell3         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Left_Pins(1)/fb
Path End       : \Rx_Left_Register:sts:sts_reg\/status_1
Capture Clock  : \Rx_Left_Register:sts:sts_reg\/clock
Path slack     : 32756p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_1:R#2)   41667
- Setup time                                     -1570
----------------------------------------------   ----- 
End-of-path required time (ps)                   40097

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7341
-------------------------------------   ---- 
End-of-path arrival time (ps)           7341
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Left_Pins(1)/in_clock                                    iocell16            0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_Left_Pins(1)/fb                       iocell16      1661   1661  32756  RISE       1
\Rx_Left_Register:sts:sts_reg\/status_1  statuscell4   5680   7341  32756  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Rx_Left_Register:sts:sts_reg\/clock                       statuscell4         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Front_Pins(0)/fb
Path End       : \Rx_Front_Register:sts:sts_reg\/status_0
Capture Clock  : \Rx_Front_Register:sts:sts_reg\/clock
Path slack     : 33100p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_1:R#2)   41667
- Setup time                                     -1570
----------------------------------------------   ----- 
End-of-path required time (ps)                   40097

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6997
-------------------------------------   ---- 
End-of-path arrival time (ps)           6997
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Front_Pins(0)/in_clock                                   iocell11            0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_Front_Pins(0)/fb                       iocell11      1686   1686  33100  RISE       1
\Rx_Front_Register:sts:sts_reg\/status_0  statuscell3   5311   6997  33100  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Rx_Front_Register:sts:sts_reg\/clock                      statuscell3         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Top_Pins(2)/fb
Path End       : \Rx_Top_Register:sts:sts_reg\/status_2
Capture Clock  : \Rx_Top_Register:sts:sts_reg\/clock
Path slack     : 33140p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_1:R#2)   41667
- Setup time                                     -1570
----------------------------------------------   ----- 
End-of-path required time (ps)                   40097

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6957
-------------------------------------   ---- 
End-of-path arrival time (ps)           6957
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Top_Pins(2)/in_clock                                     iocell25            0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_Top_Pins(2)/fb                       iocell25      2009   2009  33140  RISE       1
\Rx_Top_Register:sts:sts_reg\/status_2  statuscell6   4948   6957  33140  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Rx_Top_Register:sts:sts_reg\/clock                        statuscell6         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Bottom_Pins(1)/fb
Path End       : \Rx_Bottom_Register:sts:sts_reg\/status_1
Capture Clock  : \Rx_Bottom_Register:sts:sts_reg\/clock
Path slack     : 33346p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_1:R#2)   41667
- Setup time                                     -1570
----------------------------------------------   ----- 
End-of-path required time (ps)                   40097

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6750
-------------------------------------   ---- 
End-of-path arrival time (ps)           6750
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Bottom_Pins(1)/in_clock                                  iocell8             0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_Bottom_Pins(1)/fb                       iocell8       1114   1114  33346  RISE       1
\Rx_Bottom_Register:sts:sts_reg\/status_1  statuscell2   5636   6750  33346  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Rx_Bottom_Register:sts:sts_reg\/clock                     statuscell2         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Top_Pins(3)/fb
Path End       : \Rx_Top_Register:sts:sts_reg\/status_3
Capture Clock  : \Rx_Top_Register:sts:sts_reg\/clock
Path slack     : 33414p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_1:R#2)   41667
- Setup time                                     -1570
----------------------------------------------   ----- 
End-of-path required time (ps)                   40097

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6683
-------------------------------------   ---- 
End-of-path arrival time (ps)           6683
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Top_Pins(3)/in_clock                                     iocell26            0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_Top_Pins(3)/fb                       iocell26      1743   1743  33414  RISE       1
\Rx_Top_Register:sts:sts_reg\/status_3  statuscell6   4940   6683  33414  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Rx_Top_Register:sts:sts_reg\/clock                        statuscell6         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tx:BUART:tx_state_0\/q
Path End       : \Tx:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \Tx:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1060489p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (Tx_IntClock:R#1 vs. Tx_IntClock:R#2)   1083333
- Setup time                                            -11520
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1071813

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11324
-------------------------------------   ----- 
End-of-path arrival time (ps)           11324
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\Tx:BUART:tx_state_0\/clock_0                              macrocell100        0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\Tx:BUART:tx_state_0\/q                      macrocell100    1250   1250  1060489  RISE       1
\Tx:BUART:counter_load_not\/main_1           macrocell98     4421   5671  1060489  RISE       1
\Tx:BUART:counter_load_not\/q                macrocell98     3350   9021  1060489  RISE       1
\Tx:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell8   2303  11324  1060489  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\Tx:BUART:sTX:sCLOCK:TxBitClkGen\/clock                    datapathcell8       0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Front:BUART:rx_state_3\/q
Path End       : \Rx_Front:BUART:sRX:RxBitCounter\/load
Capture Clock  : \Rx_Front:BUART:sRX:RxBitCounter\/clock
Path slack     : 1063232p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Rx_Front_IntClock:R#1 vs. Rx_Front_IntClock:R#2)   1083333
- Setup time                                                         -4220
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079113

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15881
-------------------------------------   ----- 
End-of-path arrival time (ps)           15881
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Rx_Front:BUART:rx_state_3\/clock_0                        macrocell54         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Front:BUART:rx_state_3\/q            macrocell54   1250   1250  1063232  RISE       1
\Rx_Front:BUART:rx_counter_load\/main_2  macrocell48   7604   8854  1063232  RISE       1
\Rx_Front:BUART:rx_counter_load\/q       macrocell48   3350  12204  1063232  RISE       1
\Rx_Front:BUART:sRX:RxBitCounter\/load   count7cell    3677  15881  1063232  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Rx_Front:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Left:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \Rx_Left:BUART:sRX:RxSts\/status_4
Capture Clock  : \Rx_Left:BUART:sRX:RxSts\/clock
Path slack     : 1064399p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Rx_Left_IntClock:R#1 vs. Rx_Left_IntClock:R#2)   1083333
- Setup time                                                       -1570
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1081763

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17364
-------------------------------------   ----- 
End-of-path arrival time (ps)           17364
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Rx_Left:BUART:sRX:RxShifter:u0\/clock                     datapathcell4       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\Rx_Left:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell4   5280   5280  1064399  RISE       1
\Rx_Left:BUART:rx_status_4\/main_1                 macrocell70     2824   8104  1064399  RISE       1
\Rx_Left:BUART:rx_status_4\/q                      macrocell70     3350  11454  1064399  RISE       1
\Rx_Left:BUART:sRX:RxSts\/status_4                 statusicell4    5910  17364  1064399  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Rx_Left:BUART:sRX:RxSts\/clock                            statusicell4        0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Back:BUART:rx_state_2\/q
Path End       : \Rx_Back:BUART:sRX:RxBitCounter\/load
Capture Clock  : \Rx_Back:BUART:sRX:RxBitCounter\/clock
Path slack     : 1064955p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Rx_Back_IntClock:R#1 vs. Rx_Back_IntClock:R#2)   1083333
- Setup time                                                       -4220
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079113

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14158
-------------------------------------   ----- 
End-of-path arrival time (ps)           14158
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Rx_Back:BUART:rx_state_2\/clock_0                         macrocell25         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Back:BUART:rx_state_2\/q            macrocell25   1250   1250  1064955  RISE       1
\Rx_Back:BUART:rx_counter_load\/main_3  macrocell20   7231   8481  1064955  RISE       1
\Rx_Back:BUART:rx_counter_load\/q       macrocell20   3350  11831  1064955  RISE       1
\Rx_Back:BUART:sRX:RxBitCounter\/load   count7cell    2328  14158  1064955  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Rx_Back:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Back:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \Rx_Back:BUART:sRX:RxSts\/status_4
Capture Clock  : \Rx_Back:BUART:sRX:RxSts\/clock
Path slack     : 1064993p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Rx_Back_IntClock:R#1 vs. Rx_Back_IntClock:R#2)   1083333
- Setup time                                                       -1570
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1081763

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16770
-------------------------------------   ----- 
End-of-path arrival time (ps)           16770
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Rx_Back:BUART:sRX:RxShifter:u0\/clock                     datapathcell1       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\Rx_Back:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell1   5280   5280  1064993  RISE       1
\Rx_Back:BUART:rx_status_4\/main_1                 macrocell29     2902   8182  1064993  RISE       1
\Rx_Back:BUART:rx_status_4\/q                      macrocell29     3350  11532  1064993  RISE       1
\Rx_Back:BUART:sRX:RxSts\/status_4                 statusicell1    5238  16770  1064993  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Rx_Back:BUART:sRX:RxSts\/clock                            statusicell1        0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tx:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \Tx:BUART:sTX:TxSts\/status_0
Capture Clock  : \Tx:BUART:sTX:TxSts\/clock
Path slack     : 1066060p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (Tx_IntClock:R#1 vs. Tx_IntClock:R#2)   1083333
- Setup time                                             -1570
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1081763

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15703
-------------------------------------   ----- 
End-of-path arrival time (ps)           15703
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\Tx:BUART:sTX:TxShifter:u0\/clock                          datapathcell7       0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\Tx:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell7   5280   5280  1066060  RISE       1
\Tx:BUART:tx_status_0\/main_3                 macrocell103    4761  10041  1066060  RISE       1
\Tx:BUART:tx_status_0\/q                      macrocell103    3350  13391  1066060  RISE       1
\Tx:BUART:sTX:TxSts\/status_0                 statusicell7    2312  15703  1066060  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\Tx:BUART:sTX:TxSts\/clock                                 statusicell7        0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Left:BUART:rx_address_detected\/q
Path End       : \Rx_Left:BUART:sRX:RxBitCounter\/load
Capture Clock  : \Rx_Left:BUART:sRX:RxBitCounter\/clock
Path slack     : 1066274p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Rx_Left_IntClock:R#1 vs. Rx_Left_IntClock:R#2)   1083333
- Setup time                                                       -4220
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079113

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12839
-------------------------------------   ----- 
End-of-path arrival time (ps)           12839
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Rx_Left:BUART:rx_address_detected\/clock_0                macrocell59         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Left:BUART:rx_address_detected\/q   macrocell59   1250   1250  1066274  RISE       1
\Rx_Left:BUART:rx_counter_load\/main_0  macrocell61   5976   7226  1066274  RISE       1
\Rx_Left:BUART:rx_counter_load\/q       macrocell61   3350  10576  1066274  RISE       1
\Rx_Left:BUART:sRX:RxBitCounter\/load   count7cell    2263  12839  1066274  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Rx_Left:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Right:BUART:rx_address_detected\/q
Path End       : \Rx_Right:BUART:sRX:RxBitCounter\/load
Capture Clock  : \Rx_Right:BUART:sRX:RxBitCounter\/clock
Path slack     : 1066902p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Rx_Right_IntClock:R#1 vs. Rx_Right_IntClock:R#2)   1083333
- Setup time                                                         -4220
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079113

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12211
-------------------------------------   ----- 
End-of-path arrival time (ps)           12211
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Rx_Right:BUART:rx_address_detected\/clock_0               macrocell72         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Right:BUART:rx_address_detected\/q   macrocell72   1250   1250  1066902  RISE       1
\Rx_Right:BUART:rx_counter_load\/main_0  macrocell74   5375   6625  1066902  RISE       1
\Rx_Right:BUART:rx_counter_load\/q       macrocell74   3350   9975  1066902  RISE       1
\Rx_Right:BUART:sRX:RxBitCounter\/load   count7cell    2236  12211  1066902  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Rx_Right:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Front:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \Rx_Front:BUART:sRX:RxSts\/status_4
Capture Clock  : \Rx_Front:BUART:sRX:RxSts\/clock
Path slack     : 1067133p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Rx_Front_IntClock:R#1 vs. Rx_Front_IntClock:R#2)   1083333
- Setup time                                                         -1570
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1081763

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14630
-------------------------------------   ----- 
End-of-path arrival time (ps)           14630
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Rx_Front:BUART:sRX:RxShifter:u0\/clock                    datapathcell3       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\Rx_Front:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell3   5280   5280  1067133  RISE       1
\Rx_Front:BUART:rx_status_4\/main_1                 macrocell57     3680   8960  1067133  RISE       1
\Rx_Front:BUART:rx_status_4\/q                      macrocell57     3350  12310  1067133  RISE       1
\Rx_Front:BUART:sRX:RxSts\/status_4                 statusicell3    2320  14630  1067133  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Rx_Front:BUART:sRX:RxSts\/clock                           statusicell3        0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Top:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \Rx_Top:BUART:sRX:RxSts\/status_4
Capture Clock  : \Rx_Top:BUART:sRX:RxSts\/clock
Path slack     : 1067136p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (Rx_Top_IntClock:R#1 vs. Rx_Top_IntClock:R#2)   1083333
- Setup time                                                     -1570
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1081763

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14627
-------------------------------------   ----- 
End-of-path arrival time (ps)           14627
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Rx_Top:BUART:sRX:RxShifter:u0\/clock                      datapathcell6       0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\Rx_Top:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell6   5280   5280  1067136  RISE       1
\Rx_Top:BUART:rx_status_4\/main_1                 macrocell96     2316   7596  1067136  RISE       1
\Rx_Top:BUART:rx_status_4\/q                      macrocell96     3350  10946  1067136  RISE       1
\Rx_Top:BUART:sRX:RxSts\/status_4                 statusicell6    3681  14627  1067136  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Rx_Top:BUART:sRX:RxSts\/clock                             statusicell6        0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Bottom:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \Rx_Bottom:BUART:sRX:RxSts\/status_4
Capture Clock  : \Rx_Bottom:BUART:sRX:RxSts\/clock
Path slack     : 1067252p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Rx_Bottom_IntClock:R#1 vs. Rx_Bottom_IntClock:R#2)   1083333
- Setup time                                                           -1570
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1081763

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14512
-------------------------------------   ----- 
End-of-path arrival time (ps)           14512
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rx_Bottom:BUART:sRX:RxShifter:u0\/clock                   datapathcell2       0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\Rx_Bottom:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell2   5280   5280  1067252  RISE       1
\Rx_Bottom:BUART:rx_status_4\/main_1                 macrocell44     3640   8920  1067252  RISE       1
\Rx_Bottom:BUART:rx_status_4\/q                      macrocell44     3350  12270  1067252  RISE       1
\Rx_Bottom:BUART:sRX:RxSts\/status_4                 statusicell2    2241  14512  1067252  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rx_Bottom:BUART:sRX:RxSts\/clock                          statusicell2        0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Right:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \Rx_Right:BUART:sRX:RxSts\/status_4
Capture Clock  : \Rx_Right:BUART:sRX:RxSts\/clock
Path slack     : 1067267p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Rx_Right_IntClock:R#1 vs. Rx_Right_IntClock:R#2)   1083333
- Setup time                                                         -1570
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1081763

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14496
-------------------------------------   ----- 
End-of-path arrival time (ps)           14496
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Rx_Right:BUART:sRX:RxShifter:u0\/clock                    datapathcell5       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\Rx_Right:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell5   5280   5280  1067267  RISE       1
\Rx_Right:BUART:rx_status_4\/main_1                 macrocell83     2247   7527  1067267  RISE       1
\Rx_Right:BUART:rx_status_4\/q                      macrocell83     3350  10877  1067267  RISE       1
\Rx_Right:BUART:sRX:RxSts\/status_4                 statusicell5    3620  14496  1067267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Rx_Right:BUART:sRX:RxSts\/clock                           statusicell5        0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Bottom:BUART:rx_state_3\/q
Path End       : \Rx_Bottom:BUART:sRX:RxBitCounter\/load
Capture Clock  : \Rx_Bottom:BUART:sRX:RxBitCounter\/clock
Path slack     : 1067597p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Rx_Bottom_IntClock:R#1 vs. Rx_Bottom_IntClock:R#2)   1083333
- Setup time                                                           -4220
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079113

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11516
-------------------------------------   ----- 
End-of-path arrival time (ps)           11516
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rx_Bottom:BUART:rx_state_3\/clock_0                       macrocell41         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Bottom:BUART:rx_state_3\/q            macrocell41   1250   1250  1067597  RISE       1
\Rx_Bottom:BUART:rx_counter_load\/main_2  macrocell35   4587   5837  1067597  RISE       1
\Rx_Bottom:BUART:rx_counter_load\/q       macrocell35   3350   9187  1067597  RISE       1
\Rx_Bottom:BUART:sRX:RxBitCounter\/load   count7cell    2329  11516  1067597  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rx_Bottom:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Top:BUART:rx_state_3\/q
Path End       : \Rx_Top:BUART:sRX:RxBitCounter\/load
Capture Clock  : \Rx_Top:BUART:sRX:RxBitCounter\/clock
Path slack     : 1067731p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (Rx_Top_IntClock:R#1 vs. Rx_Top_IntClock:R#2)   1083333
- Setup time                                                     -4220
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079113

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11383
-------------------------------------   ----- 
End-of-path arrival time (ps)           11383
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Rx_Top:BUART:rx_state_3\/clock_0                          macrocell93         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Top:BUART:rx_state_3\/q            macrocell93   1250   1250  1067731  RISE       1
\Rx_Top:BUART:rx_counter_load\/main_2  macrocell87   4464   5714  1067731  RISE       1
\Rx_Top:BUART:rx_counter_load\/q       macrocell87   3350   9064  1067731  RISE       1
\Rx_Top:BUART:sRX:RxBitCounter\/load   count7cell    2318  11383  1067731  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Rx_Top:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Front:BUART:rx_address_detected\/q
Path End       : \Rx_Front:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \Rx_Front:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1067867p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Rx_Front_IntClock:R#1 vs. Rx_Front_IntClock:R#2)   1083333
- Setup time                                                         -6300
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1077033

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9167
-------------------------------------   ---- 
End-of-path arrival time (ps)           9167
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Rx_Front:BUART:rx_address_detected\/clock_0               macrocell46         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\Rx_Front:BUART:rx_address_detected\/q       macrocell46     1250   1250  1064201  RISE       1
\Rx_Front:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell3   7917   9167  1067867  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Rx_Front:BUART:sRX:RxShifter:u0\/clock                    datapathcell3       0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Back:BUART:rx_state_2\/q
Path End       : \Rx_Back:BUART:rx_load_fifo\/main_4
Capture Clock  : \Rx_Back:BUART:rx_load_fifo\/clock_0
Path slack     : 1068458p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Rx_Back_IntClock:R#1 vs. Rx_Back_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11365
-------------------------------------   ----- 
End-of-path arrival time (ps)           11365
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Rx_Back:BUART:rx_state_2\/clock_0                         macrocell25         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Back:BUART:rx_state_2\/q         macrocell25   1250   1250  1064955  RISE       1
\Rx_Back:BUART:rx_load_fifo\/main_4  macrocell22  10115  11365  1068458  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Rx_Back:BUART:rx_load_fifo\/clock_0                       macrocell22         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Back:BUART:rx_state_2\/q
Path End       : \Rx_Back:BUART:rx_state_0\/main_4
Capture Clock  : \Rx_Back:BUART:rx_state_0\/clock_0
Path slack     : 1068458p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Rx_Back_IntClock:R#1 vs. Rx_Back_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11365
-------------------------------------   ----- 
End-of-path arrival time (ps)           11365
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Rx_Back:BUART:rx_state_2\/clock_0                         macrocell25         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Back:BUART:rx_state_2\/q       macrocell25   1250   1250  1064955  RISE       1
\Rx_Back:BUART:rx_state_0\/main_4  macrocell24  10115  11365  1068458  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Rx_Back:BUART:rx_state_0\/clock_0                         macrocell24         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Back:BUART:rx_state_2\/q
Path End       : \Rx_Back:BUART:rx_state_2\/main_4
Capture Clock  : \Rx_Back:BUART:rx_state_2\/clock_0
Path slack     : 1068458p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Rx_Back_IntClock:R#1 vs. Rx_Back_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11365
-------------------------------------   ----- 
End-of-path arrival time (ps)           11365
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Rx_Back:BUART:rx_state_2\/clock_0                         macrocell25         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Back:BUART:rx_state_2\/q       macrocell25   1250   1250  1064955  RISE       1
\Rx_Back:BUART:rx_state_2\/main_4  macrocell25  10115  11365  1068458  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Rx_Back:BUART:rx_state_2\/clock_0                         macrocell25         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Right:BUART:rx_address_detected\/q
Path End       : \Rx_Right:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \Rx_Right:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1069116p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Rx_Right_IntClock:R#1 vs. Rx_Right_IntClock:R#2)   1083333
- Setup time                                                         -6300
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1077033

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7917
-------------------------------------   ---- 
End-of-path arrival time (ps)           7917
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Rx_Right:BUART:rx_address_detected\/clock_0               macrocell72         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\Rx_Right:BUART:rx_address_detected\/q       macrocell72     1250   1250  1066902  RISE       1
\Rx_Right:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell5   6667   7917  1069116  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Rx_Right:BUART:sRX:RxShifter:u0\/clock                    datapathcell5       0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tx:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \Tx:BUART:tx_state_0\/main_3
Capture Clock  : \Tx:BUART:tx_state_0\/clock_0
Path slack     : 1069782p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (Tx_IntClock:R#1 vs. Tx_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10041
-------------------------------------   ----- 
End-of-path arrival time (ps)           10041
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\Tx:BUART:sTX:TxShifter:u0\/clock                          datapathcell7       0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\Tx:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell7   5280   5280  1066060  RISE       1
\Tx:BUART:tx_state_0\/main_3                  macrocell100    4761  10041  1069782  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\Tx:BUART:tx_state_0\/clock_0                              macrocell100        0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Bottom:BUART:rx_bitclk_enable\/q
Path End       : \Rx_Bottom:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \Rx_Bottom:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1069807p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Rx_Bottom_IntClock:R#1 vs. Rx_Bottom_IntClock:R#2)   1083333
- Setup time                                                           -6300
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1077033

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7226
-------------------------------------   ---- 
End-of-path arrival time (ps)           7226
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rx_Bottom:BUART:rx_bitclk_enable\/clock_0                 macrocell34         0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\Rx_Bottom:BUART:rx_bitclk_enable\/q          macrocell34     1250   1250  1069807  RISE       1
\Rx_Bottom:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell2   5976   7226  1069807  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rx_Bottom:BUART:sRX:RxShifter:u0\/clock                   datapathcell2       0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Front:BUART:rx_address_detected\/q
Path End       : \Rx_Front:BUART:rx_state_0\/main_0
Capture Clock  : \Rx_Front:BUART:rx_state_0\/clock_0
Path slack     : 1069957p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Rx_Front_IntClock:R#1 vs. Rx_Front_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9867
-------------------------------------   ---- 
End-of-path arrival time (ps)           9867
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Rx_Front:BUART:rx_address_detected\/clock_0               macrocell46         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Front:BUART:rx_address_detected\/q  macrocell46   1250   1250  1064201  RISE       1
\Rx_Front:BUART:rx_state_0\/main_0      macrocell52   8617   9867  1069957  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Rx_Front:BUART:rx_state_0\/clock_0                        macrocell52         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Front:BUART:rx_address_detected\/q
Path End       : \Rx_Front:BUART:rx_state_2\/main_0
Capture Clock  : \Rx_Front:BUART:rx_state_2\/clock_0
Path slack     : 1069957p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Rx_Front_IntClock:R#1 vs. Rx_Front_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9867
-------------------------------------   ---- 
End-of-path arrival time (ps)           9867
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Rx_Front:BUART:rx_address_detected\/clock_0               macrocell46         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Front:BUART:rx_address_detected\/q  macrocell46   1250   1250  1064201  RISE       1
\Rx_Front:BUART:rx_state_2\/main_0      macrocell53   8617   9867  1069957  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Rx_Front:BUART:rx_state_2\/clock_0                        macrocell53         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Front:BUART:rx_address_detected\/q
Path End       : \Rx_Front:BUART:rx_state_3\/main_0
Capture Clock  : \Rx_Front:BUART:rx_state_3\/clock_0
Path slack     : 1069957p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Rx_Front_IntClock:R#1 vs. Rx_Front_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9867
-------------------------------------   ---- 
End-of-path arrival time (ps)           9867
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Rx_Front:BUART:rx_address_detected\/clock_0               macrocell46         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Front:BUART:rx_address_detected\/q  macrocell46   1250   1250  1064201  RISE       1
\Rx_Front:BUART:rx_state_3\/main_0      macrocell54   8617   9867  1069957  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Rx_Front:BUART:rx_state_3\/clock_0                        macrocell54         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Front:BUART:rx_address_detected\/q
Path End       : \Rx_Front:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \Rx_Front:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1069970p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Rx_Front_IntClock:R#1 vs. Rx_Front_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9854
-------------------------------------   ---- 
End-of-path arrival time (ps)           9854
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Rx_Front:BUART:rx_address_detected\/clock_0               macrocell46         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Front:BUART:rx_address_detected\/q      macrocell46   1250   1250  1064201  RISE       1
\Rx_Front:BUART:rx_state_stop1_reg\/main_0  macrocell55   8604   9854  1069970  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Rx_Front:BUART:rx_state_stop1_reg\/clock_0                macrocell55         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Front:BUART:rx_address_detected\/q
Path End       : \Rx_Front:BUART:rx_status_3\/main_0
Capture Clock  : \Rx_Front:BUART:rx_status_3\/clock_0
Path slack     : 1069970p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Rx_Front_IntClock:R#1 vs. Rx_Front_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9854
-------------------------------------   ---- 
End-of-path arrival time (ps)           9854
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Rx_Front:BUART:rx_address_detected\/clock_0               macrocell46         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Front:BUART:rx_address_detected\/q  macrocell46   1250   1250  1064201  RISE       1
\Rx_Front:BUART:rx_status_3\/main_0     macrocell56   8604   9854  1069970  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Rx_Front:BUART:rx_status_3\/clock_0                       macrocell56         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Back:BUART:rx_state_2\/q
Path End       : \Rx_Back:BUART:rx_state_3\/main_4
Capture Clock  : \Rx_Back:BUART:rx_state_3\/clock_0
Path slack     : 1070005p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Rx_Back_IntClock:R#1 vs. Rx_Back_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9819
-------------------------------------   ---- 
End-of-path arrival time (ps)           9819
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Rx_Back:BUART:rx_state_2\/clock_0                         macrocell25         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Back:BUART:rx_state_2\/q       macrocell25   1250   1250  1064955  RISE       1
\Rx_Back:BUART:rx_state_3\/main_4  macrocell26   8569   9819  1070005  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Rx_Back:BUART:rx_state_3\/clock_0                         macrocell26         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Back:BUART:rx_state_2\/q
Path End       : \Rx_Back:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \Rx_Back:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1070005p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Rx_Back_IntClock:R#1 vs. Rx_Back_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9819
-------------------------------------   ---- 
End-of-path arrival time (ps)           9819
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Rx_Back:BUART:rx_state_2\/clock_0                         macrocell25         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Back:BUART:rx_state_2\/q               macrocell25   1250   1250  1064955  RISE       1
\Rx_Back:BUART:rx_state_stop1_reg\/main_3  macrocell27   8569   9819  1070005  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Rx_Back:BUART:rx_state_stop1_reg\/clock_0                 macrocell27         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tx:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \Tx:BUART:txn\/main_3
Capture Clock  : \Tx:BUART:txn\/clock_0
Path slack     : 1070222p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (Tx_IntClock:R#1 vs. Tx_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9601
-------------------------------------   ---- 
End-of-path arrival time (ps)           9601
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\Tx:BUART:sTX:TxShifter:u0\/clock                          datapathcell7       0      0  RISE       1

Data path
pin name                             model name     delay     AT    slack  edge  Fanout
-----------------------------------  -------------  -----  -----  -------  ----  ------
\Tx:BUART:sTX:TxShifter:u0\/so_comb  datapathcell7   7280   7280  1070222  RISE       1
\Tx:BUART:txn\/main_3                macrocell105    2321   9601  1070222  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\Tx:BUART:txn\/clock_0                                     macrocell105        0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Right:BUART:rx_state_0\/q
Path End       : \Rx_Right:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \Rx_Right:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1070346p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Rx_Right_IntClock:R#1 vs. Rx_Right_IntClock:R#2)   1083333
- Setup time                                                         -6300
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1077033

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6688
-------------------------------------   ---- 
End-of-path arrival time (ps)           6688
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Rx_Right:BUART:rx_state_0\/clock_0                        macrocell78         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\Rx_Right:BUART:rx_state_0\/q                macrocell78     1250   1250  1067762  RISE       1
\Rx_Right:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell5   5438   6688  1070346  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Rx_Right:BUART:sRX:RxShifter:u0\/clock                    datapathcell5       0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Front:BUART:rx_bitclk_enable\/q
Path End       : \Rx_Front:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \Rx_Front:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1070528p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Rx_Front_IntClock:R#1 vs. Rx_Front_IntClock:R#2)   1083333
- Setup time                                                         -6300
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1077033

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6505
-------------------------------------   ---- 
End-of-path arrival time (ps)           6505
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Rx_Front:BUART:rx_bitclk_enable\/clock_0                  macrocell47         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\Rx_Front:BUART:rx_bitclk_enable\/q          macrocell47     1250   1250  1070528  RISE       1
\Rx_Front:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell3   5255   6505  1070528  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Rx_Front:BUART:sRX:RxShifter:u0\/clock                    datapathcell3       0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Left:BUART:rx_address_detected\/q
Path End       : \Rx_Left:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \Rx_Left:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1070559p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Rx_Left_IntClock:R#1 vs. Rx_Left_IntClock:R#2)   1083333
- Setup time                                                       -6300
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1077033

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6474
-------------------------------------   ---- 
End-of-path arrival time (ps)           6474
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Rx_Left:BUART:rx_address_detected\/clock_0                macrocell59         0      0  RISE       1

Data path
pin name                                    model name     delay     AT    slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -------  ----  ------
\Rx_Left:BUART:rx_address_detected\/q       macrocell59     1250   1250  1066274  RISE       1
\Rx_Left:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell4   5224   6474  1070559  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Rx_Left:BUART:sRX:RxShifter:u0\/clock                     datapathcell4       0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tx:BUART:tx_state_0\/q
Path End       : \Tx:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \Tx:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1070807p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (Tx_IntClock:R#1 vs. Tx_IntClock:R#2)   1083333
- Setup time                                             -6290
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1077043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6236
-------------------------------------   ---- 
End-of-path arrival time (ps)           6236
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\Tx:BUART:tx_state_0\/clock_0                              macrocell100        0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\Tx:BUART:tx_state_0\/q                macrocell100    1250   1250  1060489  RISE       1
\Tx:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell7   4986   6236  1070807  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\Tx:BUART:sTX:TxShifter:u0\/clock                          datapathcell7       0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tx:BUART:tx_state_1\/q
Path End       : \Tx:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \Tx:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1070848p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (Tx_IntClock:R#1 vs. Tx_IntClock:R#2)   1083333
- Setup time                                             -6290
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1077043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6195
-------------------------------------   ---- 
End-of-path arrival time (ps)           6195
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\Tx:BUART:tx_state_1\/clock_0                              macrocell101        0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\Tx:BUART:tx_state_1\/q                macrocell101    1250   1250  1060526  RISE       1
\Tx:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell7   4945   6195  1070848  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\Tx:BUART:sTX:TxShifter:u0\/clock                          datapathcell7       0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Front:BUART:rx_state_3\/q
Path End       : \Rx_Front:BUART:rx_load_fifo\/main_3
Capture Clock  : \Rx_Front:BUART:rx_load_fifo\/clock_0
Path slack     : 1070969p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Rx_Front_IntClock:R#1 vs. Rx_Front_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8854
-------------------------------------   ---- 
End-of-path arrival time (ps)           8854
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Rx_Front:BUART:rx_state_3\/clock_0                        macrocell54         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Front:BUART:rx_state_3\/q         macrocell54   1250   1250  1063232  RISE       1
\Rx_Front:BUART:rx_load_fifo\/main_3  macrocell50   7604   8854  1070969  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Rx_Front:BUART:rx_load_fifo\/clock_0                      macrocell50         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Top:BUART:rx_bitclk_enable\/q
Path End       : \Rx_Top:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \Rx_Top:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1071124p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (Rx_Top_IntClock:R#1 vs. Rx_Top_IntClock:R#2)   1083333
- Setup time                                                     -6300
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1077033

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5909
-------------------------------------   ---- 
End-of-path arrival time (ps)           5909
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Rx_Top:BUART:rx_bitclk_enable\/clock_0                    macrocell86         0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\Rx_Top:BUART:rx_bitclk_enable\/q          macrocell86     1250   1250  1071124  RISE       1
\Rx_Top:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell6   4659   5909  1071124  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Rx_Top:BUART:sRX:RxShifter:u0\/clock                      datapathcell6       0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Left:BUART:rx_state_0\/q
Path End       : \Rx_Left:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \Rx_Left:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1071342p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Rx_Left_IntClock:R#1 vs. Rx_Left_IntClock:R#2)   1083333
- Setup time                                                       -6300
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1077033

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5692
-------------------------------------   ---- 
End-of-path arrival time (ps)           5692
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Rx_Left:BUART:rx_state_0\/clock_0                         macrocell65         0      0  RISE       1

Data path
pin name                                    model name     delay     AT    slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -------  ----  ------
\Rx_Left:BUART:rx_state_0\/q                macrocell65     1250   1250  1068352  RISE       1
\Rx_Left:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell4   4442   5692  1071342  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Rx_Left:BUART:sRX:RxShifter:u0\/clock                     datapathcell4       0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Back:BUART:rx_state_2\/q
Path End       : \Rx_Back:BUART:rx_status_3\/main_4
Capture Clock  : \Rx_Back:BUART:rx_status_3\/clock_0
Path slack     : 1071343p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Rx_Back_IntClock:R#1 vs. Rx_Back_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8481
-------------------------------------   ---- 
End-of-path arrival time (ps)           8481
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Rx_Back:BUART:rx_state_2\/clock_0                         macrocell25         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Back:BUART:rx_state_2\/q        macrocell25   1250   1250  1064955  RISE       1
\Rx_Back:BUART:rx_status_3\/main_4  macrocell28   7231   8481  1071343  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Rx_Back:BUART:rx_status_3\/clock_0                        macrocell28         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Right:BUART:rx_address_detected\/q
Path End       : \Rx_Right:BUART:rx_load_fifo\/main_0
Capture Clock  : \Rx_Right:BUART:rx_load_fifo\/clock_0
Path slack     : 1071344p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Rx_Right_IntClock:R#1 vs. Rx_Right_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8480
-------------------------------------   ---- 
End-of-path arrival time (ps)           8480
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Rx_Right:BUART:rx_address_detected\/clock_0               macrocell72         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Right:BUART:rx_address_detected\/q  macrocell72   1250   1250  1066902  RISE       1
\Rx_Right:BUART:rx_load_fifo\/main_0    macrocell76   7230   8480  1071344  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Rx_Right:BUART:rx_load_fifo\/clock_0                      macrocell76         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Right:BUART:rx_address_detected\/q
Path End       : \Rx_Right:BUART:rx_state_0\/main_0
Capture Clock  : \Rx_Right:BUART:rx_state_0\/clock_0
Path slack     : 1071344p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Rx_Right_IntClock:R#1 vs. Rx_Right_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8480
-------------------------------------   ---- 
End-of-path arrival time (ps)           8480
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Rx_Right:BUART:rx_address_detected\/clock_0               macrocell72         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Right:BUART:rx_address_detected\/q  macrocell72   1250   1250  1066902  RISE       1
\Rx_Right:BUART:rx_state_0\/main_0      macrocell78   7230   8480  1071344  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Rx_Right:BUART:rx_state_0\/clock_0                        macrocell78         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Right:BUART:rx_address_detected\/q
Path End       : \Rx_Right:BUART:rx_state_2\/main_0
Capture Clock  : \Rx_Right:BUART:rx_state_2\/clock_0
Path slack     : 1071344p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Rx_Right_IntClock:R#1 vs. Rx_Right_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8480
-------------------------------------   ---- 
End-of-path arrival time (ps)           8480
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Rx_Right:BUART:rx_address_detected\/clock_0               macrocell72         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Right:BUART:rx_address_detected\/q  macrocell72   1250   1250  1066902  RISE       1
\Rx_Right:BUART:rx_state_2\/main_0      macrocell79   7230   8480  1071344  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Rx_Right:BUART:rx_state_2\/clock_0                        macrocell79         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Right:BUART:rx_address_detected\/q
Path End       : \Rx_Right:BUART:rx_state_3\/main_0
Capture Clock  : \Rx_Right:BUART:rx_state_3\/clock_0
Path slack     : 1071386p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Rx_Right_IntClock:R#1 vs. Rx_Right_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8438
-------------------------------------   ---- 
End-of-path arrival time (ps)           8438
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Rx_Right:BUART:rx_address_detected\/clock_0               macrocell72         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Right:BUART:rx_address_detected\/q  macrocell72   1250   1250  1066902  RISE       1
\Rx_Right:BUART:rx_state_3\/main_0      macrocell80   7188   8438  1071386  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Rx_Right:BUART:rx_state_3\/clock_0                        macrocell80         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Right:BUART:rx_address_detected\/q
Path End       : \Rx_Right:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \Rx_Right:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1071386p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Rx_Right_IntClock:R#1 vs. Rx_Right_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8438
-------------------------------------   ---- 
End-of-path arrival time (ps)           8438
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Rx_Right:BUART:rx_address_detected\/clock_0               macrocell72         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Right:BUART:rx_address_detected\/q      macrocell72   1250   1250  1066902  RISE       1
\Rx_Right:BUART:rx_state_stop1_reg\/main_0  macrocell81   7188   8438  1071386  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Rx_Right:BUART:rx_state_stop1_reg\/clock_0                macrocell81         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Right:BUART:rx_bitclk_enable\/q
Path End       : \Rx_Right:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \Rx_Right:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1071559p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Rx_Right_IntClock:R#1 vs. Rx_Right_IntClock:R#2)   1083333
- Setup time                                                         -6300
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1077033

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5474
-------------------------------------   ---- 
End-of-path arrival time (ps)           5474
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Rx_Right:BUART:rx_bitclk_enable\/clock_0                  macrocell73         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\Rx_Right:BUART:rx_bitclk_enable\/q          macrocell73     1250   1250  1071559  RISE       1
\Rx_Right:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell5   4224   5474  1071559  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Rx_Right:BUART:sRX:RxShifter:u0\/clock                    datapathcell5       0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Left:BUART:rx_address_detected\/q
Path End       : \Rx_Left:BUART:rx_load_fifo\/main_0
Capture Clock  : \Rx_Left:BUART:rx_load_fifo\/clock_0
Path slack     : 1071836p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Rx_Left_IntClock:R#1 vs. Rx_Left_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7987
-------------------------------------   ---- 
End-of-path arrival time (ps)           7987
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Rx_Left:BUART:rx_address_detected\/clock_0                macrocell59         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Left:BUART:rx_address_detected\/q  macrocell59   1250   1250  1066274  RISE       1
\Rx_Left:BUART:rx_load_fifo\/main_0    macrocell63   6737   7987  1071836  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Rx_Left:BUART:rx_load_fifo\/clock_0                       macrocell63         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Left:BUART:rx_address_detected\/q
Path End       : \Rx_Left:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \Rx_Left:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1071836p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Rx_Left_IntClock:R#1 vs. Rx_Left_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7987
-------------------------------------   ---- 
End-of-path arrival time (ps)           7987
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Rx_Left:BUART:rx_address_detected\/clock_0                macrocell59         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Left:BUART:rx_address_detected\/q      macrocell59   1250   1250  1066274  RISE       1
\Rx_Left:BUART:rx_state_stop1_reg\/main_0  macrocell68   6737   7987  1071836  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Rx_Left:BUART:rx_state_stop1_reg\/clock_0                 macrocell68         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Top:BUART:rx_state_0\/q
Path End       : \Rx_Top:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \Rx_Top:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1071912p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (Rx_Top_IntClock:R#1 vs. Rx_Top_IntClock:R#2)   1083333
- Setup time                                                     -6300
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1077033

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5122
-------------------------------------   ---- 
End-of-path arrival time (ps)           5122
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Rx_Top:BUART:rx_state_0\/clock_0                          macrocell91         0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\Rx_Top:BUART:rx_state_0\/q                macrocell91     1250   1250  1068326  RISE       1
\Rx_Top:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell6   3872   5122  1071912  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Rx_Top:BUART:sRX:RxShifter:u0\/clock                      datapathcell6       0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Front:BUART:rx_address_detected\/q
Path End       : \Rx_Front:BUART:rx_load_fifo\/main_0
Capture Clock  : \Rx_Front:BUART:rx_load_fifo\/clock_0
Path slack     : 1071938p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Rx_Front_IntClock:R#1 vs. Rx_Front_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7886
-------------------------------------   ---- 
End-of-path arrival time (ps)           7886
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Rx_Front:BUART:rx_address_detected\/clock_0               macrocell46         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Front:BUART:rx_address_detected\/q  macrocell46   1250   1250  1064201  RISE       1
\Rx_Front:BUART:rx_load_fifo\/main_0    macrocell50   6636   7886  1071938  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Rx_Front:BUART:rx_load_fifo\/clock_0                      macrocell50         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Bottom:BUART:rx_bitclk_enable\/q
Path End       : \Rx_Bottom:BUART:rx_status_3\/main_2
Capture Clock  : \Rx_Bottom:BUART:rx_status_3\/clock_0
Path slack     : 1072010p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Rx_Bottom_IntClock:R#1 vs. Rx_Bottom_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7813
-------------------------------------   ---- 
End-of-path arrival time (ps)           7813
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rx_Bottom:BUART:rx_bitclk_enable\/clock_0                 macrocell34         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Bottom:BUART:rx_bitclk_enable\/q  macrocell34   1250   1250  1069807  RISE       1
\Rx_Bottom:BUART:rx_status_3\/main_2  macrocell43   6563   7813  1072010  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rx_Bottom:BUART:rx_status_3\/clock_0                      macrocell43         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Bottom:BUART:rx_bitclk_enable\/q
Path End       : \Rx_Bottom:BUART:rx_load_fifo\/main_2
Capture Clock  : \Rx_Bottom:BUART:rx_load_fifo\/clock_0
Path slack     : 1072012p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Rx_Bottom_IntClock:R#1 vs. Rx_Bottom_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7811
-------------------------------------   ---- 
End-of-path arrival time (ps)           7811
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rx_Bottom:BUART:rx_bitclk_enable\/clock_0                 macrocell34         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Bottom:BUART:rx_bitclk_enable\/q   macrocell34   1250   1250  1069807  RISE       1
\Rx_Bottom:BUART:rx_load_fifo\/main_2  macrocell37   6561   7811  1072012  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rx_Bottom:BUART:rx_load_fifo\/clock_0                     macrocell37         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Bottom:BUART:rx_bitclk_enable\/q
Path End       : \Rx_Bottom:BUART:rx_state_0\/main_2
Capture Clock  : \Rx_Bottom:BUART:rx_state_0\/clock_0
Path slack     : 1072012p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Rx_Bottom_IntClock:R#1 vs. Rx_Bottom_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7811
-------------------------------------   ---- 
End-of-path arrival time (ps)           7811
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rx_Bottom:BUART:rx_bitclk_enable\/clock_0                 macrocell34         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Bottom:BUART:rx_bitclk_enable\/q  macrocell34   1250   1250  1069807  RISE       1
\Rx_Bottom:BUART:rx_state_0\/main_2   macrocell39   6561   7811  1072012  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rx_Bottom:BUART:rx_state_0\/clock_0                       macrocell39         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Bottom:BUART:rx_bitclk_enable\/q
Path End       : \Rx_Bottom:BUART:rx_state_2\/main_2
Capture Clock  : \Rx_Bottom:BUART:rx_state_2\/clock_0
Path slack     : 1072012p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Rx_Bottom_IntClock:R#1 vs. Rx_Bottom_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7811
-------------------------------------   ---- 
End-of-path arrival time (ps)           7811
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rx_Bottom:BUART:rx_bitclk_enable\/clock_0                 macrocell34         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Bottom:BUART:rx_bitclk_enable\/q  macrocell34   1250   1250  1069807  RISE       1
\Rx_Bottom:BUART:rx_state_2\/main_2   macrocell40   6561   7811  1072012  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rx_Bottom:BUART:rx_state_2\/clock_0                       macrocell40         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Back:BUART:rx_bitclk_enable\/q
Path End       : \Rx_Back:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \Rx_Back:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1072058p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Rx_Back_IntClock:R#1 vs. Rx_Back_IntClock:R#2)   1083333
- Setup time                                                       -6300
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1077033

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4975
-------------------------------------   ---- 
End-of-path arrival time (ps)           4975
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Rx_Back:BUART:rx_bitclk_enable\/clock_0                   macrocell19         0      0  RISE       1

Data path
pin name                                    model name     delay     AT    slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -------  ----  ------
\Rx_Back:BUART:rx_bitclk_enable\/q          macrocell19     1250   1250  1072058  RISE       1
\Rx_Back:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell1   3725   4975  1072058  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Rx_Back:BUART:sRX:RxShifter:u0\/clock                     datapathcell1       0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Top:BUART:rx_address_detected\/q
Path End       : \Rx_Top:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \Rx_Top:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1072100p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (Rx_Top_IntClock:R#1 vs. Rx_Top_IntClock:R#2)   1083333
- Setup time                                                     -6300
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1077033

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4933
-------------------------------------   ---- 
End-of-path arrival time (ps)           4933
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Rx_Top:BUART:rx_address_detected\/clock_0                 macrocell85         0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\Rx_Top:BUART:rx_address_detected\/q       macrocell85     1250   1250  1068518  RISE       1
\Rx_Top:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell6   3683   4933  1072100  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Rx_Top:BUART:sRX:RxShifter:u0\/clock                      datapathcell6       0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN17_1/q
Path End       : \Rx_Top:BUART:rx_status_3\/main_6
Capture Clock  : \Rx_Top:BUART:rx_status_3\/clock_0
Path slack     : 1072127p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (Rx_Top_IntClock:R#1 vs. Rx_Top_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7696
-------------------------------------   ---- 
End-of-path arrival time (ps)           7696
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
MODIN17_1/clock_0                                          macrocell4          0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
MODIN17_1/q                        macrocell4    1250   1250  1064788  RISE       1
\Rx_Top:BUART:rx_status_3\/main_6  macrocell95   6446   7696  1072127  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Rx_Top:BUART:rx_status_3\/clock_0                         macrocell95         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Back:BUART:rx_address_detected\/q
Path End       : \Rx_Back:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \Rx_Back:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1072196p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Rx_Back_IntClock:R#1 vs. Rx_Back_IntClock:R#2)   1083333
- Setup time                                                       -6300
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1077033

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4838
-------------------------------------   ---- 
End-of-path arrival time (ps)           4838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Rx_Back:BUART:rx_address_detected\/clock_0                macrocell18         0      0  RISE       1

Data path
pin name                                    model name     delay     AT    slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -------  ----  ------
\Rx_Back:BUART:rx_address_detected\/q       macrocell18     1250   1250  1068292  RISE       1
\Rx_Back:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell1   3588   4838  1072196  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Rx_Back:BUART:sRX:RxShifter:u0\/clock                     datapathcell1       0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Bottom:BUART:rx_state_0\/q
Path End       : \Rx_Bottom:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \Rx_Bottom:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1072273p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Rx_Bottom_IntClock:R#1 vs. Rx_Bottom_IntClock:R#2)   1083333
- Setup time                                                           -6300
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1077033

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4760
-------------------------------------   ---- 
End-of-path arrival time (ps)           4760
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rx_Bottom:BUART:rx_state_0\/clock_0                       macrocell39         0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\Rx_Bottom:BUART:rx_state_0\/q                macrocell39     1250   1250  1068264  RISE       1
\Rx_Bottom:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell2   3510   4760  1072273  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rx_Bottom:BUART:sRX:RxShifter:u0\/clock                   datapathcell2       0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Left:BUART:rx_bitclk_enable\/q
Path End       : \Rx_Left:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \Rx_Left:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1072278p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Rx_Left_IntClock:R#1 vs. Rx_Left_IntClock:R#2)   1083333
- Setup time                                                       -6300
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1077033

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4755
-------------------------------------   ---- 
End-of-path arrival time (ps)           4755
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Rx_Left:BUART:rx_bitclk_enable\/clock_0                   macrocell60         0      0  RISE       1

Data path
pin name                                    model name     delay     AT    slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -------  ----  ------
\Rx_Left:BUART:rx_bitclk_enable\/q          macrocell60     1250   1250  1072278  RISE       1
\Rx_Left:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell4   3505   4755  1072278  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Rx_Left:BUART:sRX:RxShifter:u0\/clock                     datapathcell4       0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN13_0/q
Path End       : \Rx_Back:BUART:rx_state_0\/main_7
Capture Clock  : \Rx_Back:BUART:rx_state_0\/clock_0
Path slack     : 1072330p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Rx_Back_IntClock:R#1 vs. Rx_Back_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7493
-------------------------------------   ---- 
End-of-path arrival time (ps)           7493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN13_0/clock_0                                          macrocell1          0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
MODIN13_0/q                        macrocell1    1250   1250  1066662  RISE       1
\Rx_Back:BUART:rx_state_0\/main_7  macrocell24   6243   7493  1072330  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Rx_Back:BUART:rx_state_0\/clock_0                         macrocell24         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Bottom:BUART:rx_address_detected\/q
Path End       : \Rx_Bottom:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \Rx_Bottom:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1072383p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Rx_Bottom_IntClock:R#1 vs. Rx_Bottom_IntClock:R#2)   1083333
- Setup time                                                           -6300
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1077033

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4651
-------------------------------------   ---- 
End-of-path arrival time (ps)           4651
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rx_Bottom:BUART:rx_address_detected\/clock_0              macrocell33         0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\Rx_Bottom:BUART:rx_address_detected\/q       macrocell33     1250   1250  1068923  RISE       1
\Rx_Bottom:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell2   3401   4651  1072383  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rx_Bottom:BUART:sRX:RxShifter:u0\/clock                   datapathcell2       0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Top:BUART:rx_bitclk_enable\/q
Path End       : \Rx_Top:BUART:rx_load_fifo\/main_2
Capture Clock  : \Rx_Top:BUART:rx_load_fifo\/clock_0
Path slack     : 1072475p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (Rx_Top_IntClock:R#1 vs. Rx_Top_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7349
-------------------------------------   ---- 
End-of-path arrival time (ps)           7349
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Rx_Top:BUART:rx_bitclk_enable\/clock_0                    macrocell86         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Top:BUART:rx_bitclk_enable\/q   macrocell86   1250   1250  1071124  RISE       1
\Rx_Top:BUART:rx_load_fifo\/main_2  macrocell89   6099   7349  1072475  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Rx_Top:BUART:rx_load_fifo\/clock_0                        macrocell89         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Bottom:BUART:rx_state_3\/q
Path End       : \Rx_Bottom:BUART:rx_load_fifo\/main_3
Capture Clock  : \Rx_Bottom:BUART:rx_load_fifo\/clock_0
Path slack     : 1072485p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Rx_Bottom_IntClock:R#1 vs. Rx_Bottom_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7339
-------------------------------------   ---- 
End-of-path arrival time (ps)           7339
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rx_Bottom:BUART:rx_state_3\/clock_0                       macrocell41         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Bottom:BUART:rx_state_3\/q         macrocell41   1250   1250  1067597  RISE       1
\Rx_Bottom:BUART:rx_load_fifo\/main_3  macrocell37   6089   7339  1072485  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rx_Bottom:BUART:rx_load_fifo\/clock_0                     macrocell37         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Bottom:BUART:rx_state_3\/q
Path End       : \Rx_Bottom:BUART:rx_state_0\/main_3
Capture Clock  : \Rx_Bottom:BUART:rx_state_0\/clock_0
Path slack     : 1072485p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Rx_Bottom_IntClock:R#1 vs. Rx_Bottom_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7339
-------------------------------------   ---- 
End-of-path arrival time (ps)           7339
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rx_Bottom:BUART:rx_state_3\/clock_0                       macrocell41         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Bottom:BUART:rx_state_3\/q       macrocell41   1250   1250  1067597  RISE       1
\Rx_Bottom:BUART:rx_state_0\/main_3  macrocell39   6089   7339  1072485  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rx_Bottom:BUART:rx_state_0\/clock_0                       macrocell39         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Bottom:BUART:rx_state_3\/q
Path End       : \Rx_Bottom:BUART:rx_state_2\/main_3
Capture Clock  : \Rx_Bottom:BUART:rx_state_2\/clock_0
Path slack     : 1072485p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Rx_Bottom_IntClock:R#1 vs. Rx_Bottom_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7339
-------------------------------------   ---- 
End-of-path arrival time (ps)           7339
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rx_Bottom:BUART:rx_state_3\/clock_0                       macrocell41         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Bottom:BUART:rx_state_3\/q       macrocell41   1250   1250  1067597  RISE       1
\Rx_Bottom:BUART:rx_state_2\/main_3  macrocell40   6089   7339  1072485  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rx_Bottom:BUART:rx_state_2\/clock_0                       macrocell40         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Front:BUART:rx_state_0\/q
Path End       : \Rx_Front:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \Rx_Front:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1072499p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Rx_Front_IntClock:R#1 vs. Rx_Front_IntClock:R#2)   1083333
- Setup time                                                         -6300
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1077033

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4534
-------------------------------------   ---- 
End-of-path arrival time (ps)           4534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Rx_Front:BUART:rx_state_0\/clock_0                        macrocell52         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\Rx_Front:BUART:rx_state_0\/q                macrocell52     1250   1250  1065901  RISE       1
\Rx_Front:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell3   3284   4534  1072499  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Rx_Front:BUART:sRX:RxShifter:u0\/clock                    datapathcell3       0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Right:BUART:rx_state_0\/q
Path End       : \Rx_Right:BUART:rx_state_3\/main_1
Capture Clock  : \Rx_Right:BUART:rx_state_3\/clock_0
Path slack     : 1072513p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Rx_Right_IntClock:R#1 vs. Rx_Right_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7311
-------------------------------------   ---- 
End-of-path arrival time (ps)           7311
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Rx_Right:BUART:rx_state_0\/clock_0                        macrocell78         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Right:BUART:rx_state_0\/q       macrocell78   1250   1250  1067762  RISE       1
\Rx_Right:BUART:rx_state_3\/main_1  macrocell80   6061   7311  1072513  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Rx_Right:BUART:rx_state_3\/clock_0                        macrocell80         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Right:BUART:rx_state_0\/q
Path End       : \Rx_Right:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \Rx_Right:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1072513p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Rx_Right_IntClock:R#1 vs. Rx_Right_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7311
-------------------------------------   ---- 
End-of-path arrival time (ps)           7311
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Rx_Right:BUART:rx_state_0\/clock_0                        macrocell78         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Right:BUART:rx_state_0\/q               macrocell78   1250   1250  1067762  RISE       1
\Rx_Right:BUART:rx_state_stop1_reg\/main_1  macrocell81   6061   7311  1072513  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Rx_Right:BUART:rx_state_stop1_reg\/clock_0                macrocell81         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Left:BUART:rx_address_detected\/q
Path End       : \Rx_Left:BUART:rx_status_3\/main_1
Capture Clock  : \Rx_Left:BUART:rx_status_3\/clock_0
Path slack     : 1072597p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Rx_Left_IntClock:R#1 vs. Rx_Left_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7226
-------------------------------------   ---- 
End-of-path arrival time (ps)           7226
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Rx_Left:BUART:rx_address_detected\/clock_0                macrocell59         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Left:BUART:rx_address_detected\/q  macrocell59   1250   1250  1066274  RISE       1
\Rx_Left:BUART:rx_status_3\/main_1     macrocell69   5976   7226  1072597  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Rx_Left:BUART:rx_status_3\/clock_0                        macrocell69         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tx:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \Tx:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \Tx:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1072659p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (Tx_IntClock:R#1 vs. Tx_IntClock:R#2)   1083333
- Setup time                                             -6290
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1077043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4384
-------------------------------------   ---- 
End-of-path arrival time (ps)           4384
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\Tx:BUART:sTX:sCLOCK:TxBitClkGen\/clock                    datapathcell8       0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\Tx:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell8   1000   1000  1062075  RISE       1
\Tx:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell7   3384   4384  1072659  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\Tx:BUART:sTX:TxShifter:u0\/clock                          datapathcell7       0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Back:BUART:rx_state_0\/q
Path End       : \Rx_Back:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \Rx_Back:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1072705p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Rx_Back_IntClock:R#1 vs. Rx_Back_IntClock:R#2)   1083333
- Setup time                                                       -6300
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1077033

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4328
-------------------------------------   ---- 
End-of-path arrival time (ps)           4328
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Rx_Back:BUART:rx_state_0\/clock_0                         macrocell24         0      0  RISE       1

Data path
pin name                                    model name     delay     AT    slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -------  ----  ------
\Rx_Back:BUART:rx_state_0\/q                macrocell24     1250   1250  1069232  RISE       1
\Rx_Back:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell1   3078   4328  1072705  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Rx_Back:BUART:sRX:RxShifter:u0\/clock                     datapathcell1       0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Front:BUART:rx_bitclk_enable\/q
Path End       : \Rx_Front:BUART:rx_state_0\/main_2
Capture Clock  : \Rx_Front:BUART:rx_state_0\/clock_0
Path slack     : 1072755p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Rx_Front_IntClock:R#1 vs. Rx_Front_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7068
-------------------------------------   ---- 
End-of-path arrival time (ps)           7068
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Rx_Front:BUART:rx_bitclk_enable\/clock_0                  macrocell47         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Front:BUART:rx_bitclk_enable\/q  macrocell47   1250   1250  1070528  RISE       1
\Rx_Front:BUART:rx_state_0\/main_2   macrocell52   5818   7068  1072755  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Rx_Front:BUART:rx_state_0\/clock_0                        macrocell52         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Front:BUART:rx_bitclk_enable\/q
Path End       : \Rx_Front:BUART:rx_state_2\/main_2
Capture Clock  : \Rx_Front:BUART:rx_state_2\/clock_0
Path slack     : 1072755p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Rx_Front_IntClock:R#1 vs. Rx_Front_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7068
-------------------------------------   ---- 
End-of-path arrival time (ps)           7068
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Rx_Front:BUART:rx_bitclk_enable\/clock_0                  macrocell47         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Front:BUART:rx_bitclk_enable\/q  macrocell47   1250   1250  1070528  RISE       1
\Rx_Front:BUART:rx_state_2\/main_2   macrocell53   5818   7068  1072755  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Rx_Front:BUART:rx_state_2\/clock_0                        macrocell53         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Front:BUART:rx_bitclk_enable\/q
Path End       : \Rx_Front:BUART:rx_state_3\/main_2
Capture Clock  : \Rx_Front:BUART:rx_state_3\/clock_0
Path slack     : 1072755p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Rx_Front_IntClock:R#1 vs. Rx_Front_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7068
-------------------------------------   ---- 
End-of-path arrival time (ps)           7068
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Rx_Front:BUART:rx_bitclk_enable\/clock_0                  macrocell47         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Front:BUART:rx_bitclk_enable\/q  macrocell47   1250   1250  1070528  RISE       1
\Rx_Front:BUART:rx_state_3\/main_2   macrocell54   5818   7068  1072755  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Rx_Front:BUART:rx_state_3\/clock_0                        macrocell54         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Front:BUART:sRX:RxBitCounter\/count_5
Path End       : \Rx_Front:BUART:rx_load_fifo\/main_6
Capture Clock  : \Rx_Front:BUART:rx_load_fifo\/clock_0
Path slack     : 1072786p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Rx_Front_IntClock:R#1 vs. Rx_Front_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7038
-------------------------------------   ---- 
End-of-path arrival time (ps)           7038
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Rx_Front:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Front:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  1072786  RISE       1
\Rx_Front:BUART:rx_load_fifo\/main_6       macrocell50   4928   7038  1072786  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Rx_Front:BUART:rx_load_fifo\/clock_0                      macrocell50         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Left:BUART:rx_address_detected\/q
Path End       : \Rx_Left:BUART:rx_state_0\/main_1
Capture Clock  : \Rx_Left:BUART:rx_state_0\/clock_0
Path slack     : 1072801p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Rx_Left_IntClock:R#1 vs. Rx_Left_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7023
-------------------------------------   ---- 
End-of-path arrival time (ps)           7023
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Rx_Left:BUART:rx_address_detected\/clock_0                macrocell59         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Left:BUART:rx_address_detected\/q  macrocell59   1250   1250  1066274  RISE       1
\Rx_Left:BUART:rx_state_0\/main_1      macrocell65   5773   7023  1072801  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Rx_Left:BUART:rx_state_0\/clock_0                         macrocell65         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Left:BUART:rx_address_detected\/q
Path End       : \Rx_Left:BUART:rx_state_2\/main_1
Capture Clock  : \Rx_Left:BUART:rx_state_2\/clock_0
Path slack     : 1072801p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Rx_Left_IntClock:R#1 vs. Rx_Left_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7023
-------------------------------------   ---- 
End-of-path arrival time (ps)           7023
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Rx_Left:BUART:rx_address_detected\/clock_0                macrocell59         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Left:BUART:rx_address_detected\/q  macrocell59   1250   1250  1066274  RISE       1
\Rx_Left:BUART:rx_state_2\/main_1      macrocell66   5773   7023  1072801  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Rx_Left:BUART:rx_state_2\/clock_0                         macrocell66         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Left:BUART:rx_address_detected\/q
Path End       : \Rx_Left:BUART:rx_state_3\/main_0
Capture Clock  : \Rx_Left:BUART:rx_state_3\/clock_0
Path slack     : 1072801p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Rx_Left_IntClock:R#1 vs. Rx_Left_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7023
-------------------------------------   ---- 
End-of-path arrival time (ps)           7023
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Rx_Left:BUART:rx_address_detected\/clock_0                macrocell59         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Left:BUART:rx_address_detected\/q  macrocell59   1250   1250  1066274  RISE       1
\Rx_Left:BUART:rx_state_3\/main_0      macrocell67   5773   7023  1072801  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Rx_Left:BUART:rx_state_3\/clock_0                         macrocell67         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Front:BUART:rx_last\/q
Path End       : \Rx_Front:BUART:rx_state_2\/main_6
Capture Clock  : \Rx_Front:BUART:rx_state_2\/clock_0
Path slack     : 1072882p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Rx_Front_IntClock:R#1 vs. Rx_Front_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6942
-------------------------------------   ---- 
End-of-path arrival time (ps)           6942
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Rx_Front:BUART:rx_last\/clock_0                           macrocell49         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Front:BUART:rx_last\/q          macrocell49   1250   1250  1072882  RISE       1
\Rx_Front:BUART:rx_state_2\/main_6  macrocell53   5692   6942  1072882  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Rx_Front:BUART:rx_state_2\/clock_0                        macrocell53         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_1/q
Path End       : \Rx_Front:BUART:rx_state_0\/main_6
Capture Clock  : \Rx_Front:BUART:rx_state_0\/clock_0
Path slack     : 1072927p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Rx_Front_IntClock:R#1 vs. Rx_Front_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6897
-------------------------------------   ---- 
End-of-path arrival time (ps)           6897
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell8          0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
MODIN5_1/q                          macrocell8    1250   1250  1066124  RISE       1
\Rx_Front:BUART:rx_state_0\/main_6  macrocell52   5647   6897  1072927  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Rx_Front:BUART:rx_state_0\/clock_0                        macrocell52         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Back:BUART:rx_bitclk_enable\/q
Path End       : \Rx_Back:BUART:rx_state_3\/main_2
Capture Clock  : \Rx_Back:BUART:rx_state_3\/clock_0
Path slack     : 1072947p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Rx_Back_IntClock:R#1 vs. Rx_Back_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6876
-------------------------------------   ---- 
End-of-path arrival time (ps)           6876
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Rx_Back:BUART:rx_bitclk_enable\/clock_0                   macrocell19         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Back:BUART:rx_bitclk_enable\/q  macrocell19   1250   1250  1072058  RISE       1
\Rx_Back:BUART:rx_state_3\/main_2   macrocell26   5626   6876  1072947  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Rx_Back:BUART:rx_state_3\/clock_0                         macrocell26         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Front:BUART:rx_state_2\/q
Path End       : \Rx_Front:BUART:rx_load_fifo\/main_4
Capture Clock  : \Rx_Front:BUART:rx_load_fifo\/clock_0
Path slack     : 1072992p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Rx_Front_IntClock:R#1 vs. Rx_Front_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6832
-------------------------------------   ---- 
End-of-path arrival time (ps)           6832
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Rx_Front:BUART:rx_state_2\/clock_0                        macrocell53         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Front:BUART:rx_state_2\/q         macrocell53   1250   1250  1065255  RISE       1
\Rx_Front:BUART:rx_load_fifo\/main_4  macrocell50   5582   6832  1072992  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Rx_Front:BUART:rx_load_fifo\/clock_0                      macrocell50         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Top:BUART:rx_bitclk_enable\/q
Path End       : \Rx_Top:BUART:rx_state_0\/main_2
Capture Clock  : \Rx_Top:BUART:rx_state_0\/clock_0
Path slack     : 1073056p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (Rx_Top_IntClock:R#1 vs. Rx_Top_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6767
-------------------------------------   ---- 
End-of-path arrival time (ps)           6767
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Rx_Top:BUART:rx_bitclk_enable\/clock_0                    macrocell86         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Top:BUART:rx_bitclk_enable\/q  macrocell86   1250   1250  1071124  RISE       1
\Rx_Top:BUART:rx_state_0\/main_2   macrocell91   5517   6767  1073056  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Rx_Top:BUART:rx_state_0\/clock_0                          macrocell91         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Top:BUART:rx_bitclk_enable\/q
Path End       : \Rx_Top:BUART:rx_state_2\/main_2
Capture Clock  : \Rx_Top:BUART:rx_state_2\/clock_0
Path slack     : 1073056p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (Rx_Top_IntClock:R#1 vs. Rx_Top_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6767
-------------------------------------   ---- 
End-of-path arrival time (ps)           6767
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Rx_Top:BUART:rx_bitclk_enable\/clock_0                    macrocell86         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Top:BUART:rx_bitclk_enable\/q  macrocell86   1250   1250  1071124  RISE       1
\Rx_Top:BUART:rx_state_2\/main_2   macrocell92   5517   6767  1073056  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Rx_Top:BUART:rx_state_2\/clock_0                          macrocell92         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Top:BUART:rx_bitclk_enable\/q
Path End       : \Rx_Top:BUART:rx_state_3\/main_2
Capture Clock  : \Rx_Top:BUART:rx_state_3\/clock_0
Path slack     : 1073056p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (Rx_Top_IntClock:R#1 vs. Rx_Top_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6767
-------------------------------------   ---- 
End-of-path arrival time (ps)           6767
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Rx_Top:BUART:rx_bitclk_enable\/clock_0                    macrocell86         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Top:BUART:rx_bitclk_enable\/q  macrocell86   1250   1250  1071124  RISE       1
\Rx_Top:BUART:rx_state_3\/main_2   macrocell93   5517   6767  1073056  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Rx_Top:BUART:rx_state_3\/clock_0                          macrocell93         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_0/q
Path End       : \Rx_Front:BUART:rx_state_0\/main_7
Capture Clock  : \Rx_Front:BUART:rx_state_0\/clock_0
Path slack     : 1073125p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Rx_Front_IntClock:R#1 vs. Rx_Front_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6699
-------------------------------------   ---- 
End-of-path arrival time (ps)           6699
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell7          0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
MODIN5_0/q                          macrocell7    1250   1250  1066339  RISE       1
\Rx_Front:BUART:rx_state_0\/main_7  macrocell52   5449   6699  1073125  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Rx_Front:BUART:rx_state_0\/clock_0                        macrocell52         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Bottom:BUART:rx_state_0\/q
Path End       : \Rx_Bottom:BUART:rx_state_3\/main_1
Capture Clock  : \Rx_Bottom:BUART:rx_state_3\/clock_0
Path slack     : 1073181p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Rx_Bottom_IntClock:R#1 vs. Rx_Bottom_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6642
-------------------------------------   ---- 
End-of-path arrival time (ps)           6642
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rx_Bottom:BUART:rx_state_0\/clock_0                       macrocell39         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Bottom:BUART:rx_state_0\/q       macrocell39   1250   1250  1068264  RISE       1
\Rx_Bottom:BUART:rx_state_3\/main_1  macrocell41   5392   6642  1073181  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rx_Bottom:BUART:rx_state_3\/clock_0                       macrocell41         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Bottom:BUART:rx_state_0\/q
Path End       : \Rx_Bottom:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \Rx_Bottom:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1073181p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Rx_Bottom_IntClock:R#1 vs. Rx_Bottom_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6642
-------------------------------------   ---- 
End-of-path arrival time (ps)           6642
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rx_Bottom:BUART:rx_state_0\/clock_0                       macrocell39         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Bottom:BUART:rx_state_0\/q               macrocell39   1250   1250  1068264  RISE       1
\Rx_Bottom:BUART:rx_state_stop1_reg\/main_1  macrocell42   5392   6642  1073181  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rx_Bottom:BUART:rx_state_stop1_reg\/clock_0               macrocell42         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Right:BUART:rx_address_detected\/q
Path End       : \Rx_Right:BUART:rx_status_3\/main_0
Capture Clock  : \Rx_Right:BUART:rx_status_3\/clock_0
Path slack     : 1073198p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Rx_Right_IntClock:R#1 vs. Rx_Right_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6625
-------------------------------------   ---- 
End-of-path arrival time (ps)           6625
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Rx_Right:BUART:rx_address_detected\/clock_0               macrocell72         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Right:BUART:rx_address_detected\/q  macrocell72   1250   1250  1066902  RISE       1
\Rx_Right:BUART:rx_status_3\/main_0     macrocell82   5375   6625  1073198  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Rx_Right:BUART:rx_status_3\/clock_0                       macrocell82         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Left:BUART:rx_state_0\/q
Path End       : \Rx_Left:BUART:rx_load_fifo\/main_1
Capture Clock  : \Rx_Left:BUART:rx_load_fifo\/clock_0
Path slack     : 1073233p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Rx_Left_IntClock:R#1 vs. Rx_Left_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6591
-------------------------------------   ---- 
End-of-path arrival time (ps)           6591
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Rx_Left:BUART:rx_state_0\/clock_0                         macrocell65         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Left:BUART:rx_state_0\/q         macrocell65   1250   1250  1068352  RISE       1
\Rx_Left:BUART:rx_load_fifo\/main_1  macrocell63   5341   6591  1073233  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Rx_Left:BUART:rx_load_fifo\/clock_0                       macrocell63         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Left:BUART:rx_state_0\/q
Path End       : \Rx_Left:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \Rx_Left:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1073233p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Rx_Left_IntClock:R#1 vs. Rx_Left_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6591
-------------------------------------   ---- 
End-of-path arrival time (ps)           6591
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Rx_Left:BUART:rx_state_0\/clock_0                         macrocell65         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Left:BUART:rx_state_0\/q               macrocell65   1250   1250  1068352  RISE       1
\Rx_Left:BUART:rx_state_stop1_reg\/main_1  macrocell68   5341   6591  1073233  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Rx_Left:BUART:rx_state_stop1_reg\/clock_0                 macrocell68         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Top:BUART:sRX:RxBitCounter\/count_6
Path End       : \Rx_Top:BUART:rx_state_0\/main_8
Capture Clock  : \Rx_Top:BUART:rx_state_0\/clock_0
Path slack     : 1073244p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (Rx_Top_IntClock:R#1 vs. Rx_Top_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6580
-------------------------------------   ---- 
End-of-path arrival time (ps)           6580
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Rx_Top:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Top:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  1073244  RISE       1
\Rx_Top:BUART:rx_state_0\/main_8         macrocell91   4470   6580  1073244  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Rx_Top:BUART:rx_state_0\/clock_0                          macrocell91         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Top:BUART:sRX:RxBitCounter\/count_6
Path End       : \Rx_Top:BUART:rx_state_2\/main_7
Capture Clock  : \Rx_Top:BUART:rx_state_2\/clock_0
Path slack     : 1073244p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (Rx_Top_IntClock:R#1 vs. Rx_Top_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6580
-------------------------------------   ---- 
End-of-path arrival time (ps)           6580
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Rx_Top:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Top:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  1073244  RISE       1
\Rx_Top:BUART:rx_state_2\/main_7         macrocell92   4470   6580  1073244  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Rx_Top:BUART:rx_state_2\/clock_0                          macrocell92         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Top:BUART:sRX:RxBitCounter\/count_6
Path End       : \Rx_Top:BUART:rx_state_3\/main_5
Capture Clock  : \Rx_Top:BUART:rx_state_3\/clock_0
Path slack     : 1073244p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (Rx_Top_IntClock:R#1 vs. Rx_Top_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6580
-------------------------------------   ---- 
End-of-path arrival time (ps)           6580
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Rx_Top:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Top:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  1073244  RISE       1
\Rx_Top:BUART:rx_state_3\/main_5         macrocell93   4470   6580  1073244  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Rx_Top:BUART:rx_state_3\/clock_0                          macrocell93         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Back:BUART:rx_address_detected\/q
Path End       : \Rx_Back:BUART:rx_state_3\/main_0
Capture Clock  : \Rx_Back:BUART:rx_state_3\/clock_0
Path slack     : 1073341p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Rx_Back_IntClock:R#1 vs. Rx_Back_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6482
-------------------------------------   ---- 
End-of-path arrival time (ps)           6482
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Rx_Back:BUART:rx_address_detected\/clock_0                macrocell18         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Back:BUART:rx_address_detected\/q  macrocell18   1250   1250  1068292  RISE       1
\Rx_Back:BUART:rx_state_3\/main_0      macrocell26   5232   6482  1073341  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Rx_Back:BUART:rx_state_3\/clock_0                         macrocell26         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Back:BUART:rx_address_detected\/q
Path End       : \Rx_Back:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \Rx_Back:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1073341p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Rx_Back_IntClock:R#1 vs. Rx_Back_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6482
-------------------------------------   ---- 
End-of-path arrival time (ps)           6482
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Rx_Back:BUART:rx_address_detected\/clock_0                macrocell18         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Back:BUART:rx_address_detected\/q      macrocell18   1250   1250  1068292  RISE       1
\Rx_Back:BUART:rx_state_stop1_reg\/main_0  macrocell27   5232   6482  1073341  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Rx_Back:BUART:rx_state_stop1_reg\/clock_0                 macrocell27         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_1/q
Path End       : \Rx_Front:BUART:rx_status_3\/main_6
Capture Clock  : \Rx_Front:BUART:rx_status_3\/clock_0
Path slack     : 1073484p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Rx_Front_IntClock:R#1 vs. Rx_Front_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6339
-------------------------------------   ---- 
End-of-path arrival time (ps)           6339
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell8          0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
MODIN5_1/q                           macrocell8    1250   1250  1066124  RISE       1
\Rx_Front:BUART:rx_status_3\/main_6  macrocell56   5089   6339  1073484  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Rx_Front:BUART:rx_status_3\/clock_0                       macrocell56         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Front:BUART:sRX:RxBitCounter\/count_5
Path End       : \Rx_Front:BUART:rx_state_0\/main_9
Capture Clock  : \Rx_Front:BUART:rx_state_0\/clock_0
Path slack     : 1073487p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Rx_Front_IntClock:R#1 vs. Rx_Front_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6336
-------------------------------------   ---- 
End-of-path arrival time (ps)           6336
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Rx_Front:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Front:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  1072786  RISE       1
\Rx_Front:BUART:rx_state_0\/main_9         macrocell52   4226   6336  1073487  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Rx_Front:BUART:rx_state_0\/clock_0                        macrocell52         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Front:BUART:sRX:RxBitCounter\/count_5
Path End       : \Rx_Front:BUART:rx_state_2\/main_8
Capture Clock  : \Rx_Front:BUART:rx_state_2\/clock_0
Path slack     : 1073487p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Rx_Front_IntClock:R#1 vs. Rx_Front_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6336
-------------------------------------   ---- 
End-of-path arrival time (ps)           6336
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Rx_Front:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Front:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  1072786  RISE       1
\Rx_Front:BUART:rx_state_2\/main_8         macrocell53   4226   6336  1073487  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Rx_Front:BUART:rx_state_2\/clock_0                        macrocell53         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Front:BUART:sRX:RxBitCounter\/count_5
Path End       : \Rx_Front:BUART:rx_state_3\/main_6
Capture Clock  : \Rx_Front:BUART:rx_state_3\/clock_0
Path slack     : 1073487p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Rx_Front_IntClock:R#1 vs. Rx_Front_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6336
-------------------------------------   ---- 
End-of-path arrival time (ps)           6336
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Rx_Front:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Front:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  1072786  RISE       1
\Rx_Front:BUART:rx_state_3\/main_6         macrocell54   4226   6336  1073487  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Rx_Front:BUART:rx_state_3\/clock_0                        macrocell54         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Front:BUART:rx_state_0\/q
Path End       : \Rx_Front:BUART:rx_load_fifo\/main_1
Capture Clock  : \Rx_Front:BUART:rx_load_fifo\/clock_0
Path slack     : 1073638p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Rx_Front_IntClock:R#1 vs. Rx_Front_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6185
-------------------------------------   ---- 
End-of-path arrival time (ps)           6185
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Rx_Front:BUART:rx_state_0\/clock_0                        macrocell52         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Front:BUART:rx_state_0\/q         macrocell52   1250   1250  1065901  RISE       1
\Rx_Front:BUART:rx_load_fifo\/main_1  macrocell50   4935   6185  1073638  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Rx_Front:BUART:rx_load_fifo\/clock_0                      macrocell50         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Bottom:BUART:pollcount_1\/q
Path End       : \Rx_Bottom:BUART:rx_state_0\/main_8
Capture Clock  : \Rx_Bottom:BUART:rx_state_0\/clock_0
Path slack     : 1073669p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Rx_Bottom_IntClock:R#1 vs. Rx_Bottom_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6155
-------------------------------------   ---- 
End-of-path arrival time (ps)           6155
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rx_Bottom:BUART:pollcount_1\/clock_0                      macrocell32         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Bottom:BUART:pollcount_1\/q      macrocell32   1250   1250  1066900  RISE       1
\Rx_Bottom:BUART:rx_state_0\/main_8  macrocell39   4905   6155  1073669  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rx_Bottom:BUART:rx_state_0\/clock_0                       macrocell39         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_0/q
Path End       : \Rx_Front:BUART:rx_status_3\/main_7
Capture Clock  : \Rx_Front:BUART:rx_status_3\/clock_0
Path slack     : 1073699p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Rx_Front_IntClock:R#1 vs. Rx_Front_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6124
-------------------------------------   ---- 
End-of-path arrival time (ps)           6124
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell7          0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
MODIN5_0/q                           macrocell7    1250   1250  1066339  RISE       1
\Rx_Front:BUART:rx_status_3\/main_7  macrocell56   4874   6124  1073699  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Rx_Front:BUART:rx_status_3\/clock_0                       macrocell56         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN17_1/q
Path End       : \Rx_Top:BUART:rx_state_0\/main_6
Capture Clock  : \Rx_Top:BUART:rx_state_0\/clock_0
Path slack     : 1073699p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (Rx_Top_IntClock:R#1 vs. Rx_Top_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6124
-------------------------------------   ---- 
End-of-path arrival time (ps)           6124
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
MODIN17_1/clock_0                                          macrocell4          0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
MODIN17_1/q                       macrocell4    1250   1250  1064788  RISE       1
\Rx_Top:BUART:rx_state_0\/main_6  macrocell91   4874   6124  1073699  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Rx_Top:BUART:rx_state_0\/clock_0                          macrocell91         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Front:BUART:sRX:RxBitCounter\/count_4
Path End       : \Rx_Front:BUART:rx_load_fifo\/main_7
Capture Clock  : \Rx_Front:BUART:rx_load_fifo\/clock_0
Path slack     : 1073713p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Rx_Front_IntClock:R#1 vs. Rx_Front_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6111
-------------------------------------   ---- 
End-of-path arrival time (ps)           6111
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Rx_Front:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Front:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  1073713  RISE       1
\Rx_Front:BUART:rx_load_fifo\/main_7       macrocell50   4001   6111  1073713  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Rx_Front:BUART:rx_load_fifo\/clock_0                      macrocell50         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Front:BUART:sRX:RxBitCounter\/count_6
Path End       : \Rx_Front:BUART:rx_load_fifo\/main_5
Capture Clock  : \Rx_Front:BUART:rx_load_fifo\/clock_0
Path slack     : 1073727p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Rx_Front_IntClock:R#1 vs. Rx_Front_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6096
-------------------------------------   ---- 
End-of-path arrival time (ps)           6096
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Rx_Front:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Front:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  1073727  RISE       1
\Rx_Front:BUART:rx_load_fifo\/main_5       macrocell50   3986   6096  1073727  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Rx_Front:BUART:rx_load_fifo\/clock_0                      macrocell50         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Front:BUART:rx_bitclk_enable\/q
Path End       : \Rx_Front:BUART:rx_status_3\/main_2
Capture Clock  : \Rx_Front:BUART:rx_status_3\/clock_0
Path slack     : 1073733p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Rx_Front_IntClock:R#1 vs. Rx_Front_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6090
-------------------------------------   ---- 
End-of-path arrival time (ps)           6090
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Rx_Front:BUART:rx_bitclk_enable\/clock_0                  macrocell47         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Front:BUART:rx_bitclk_enable\/q  macrocell47   1250   1250  1070528  RISE       1
\Rx_Front:BUART:rx_status_3\/main_2  macrocell56   4840   6090  1073733  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Rx_Front:BUART:rx_status_3\/clock_0                       macrocell56         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Top:BUART:sRX:RxBitCounter\/count_6
Path End       : \Rx_Top:BUART:rx_load_fifo\/main_5
Capture Clock  : \Rx_Top:BUART:rx_load_fifo\/clock_0
Path slack     : 1073803p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (Rx_Top_IntClock:R#1 vs. Rx_Top_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6020
-------------------------------------   ---- 
End-of-path arrival time (ps)           6020
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Rx_Top:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Top:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  1073244  RISE       1
\Rx_Top:BUART:rx_load_fifo\/main_5       macrocell89   3910   6020  1073803  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Rx_Top:BUART:rx_load_fifo\/clock_0                        macrocell89         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Right:BUART:rx_bitclk_enable\/q
Path End       : \Rx_Right:BUART:rx_status_3\/main_2
Capture Clock  : \Rx_Right:BUART:rx_status_3\/clock_0
Path slack     : 1073824p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Rx_Right_IntClock:R#1 vs. Rx_Right_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6000
-------------------------------------   ---- 
End-of-path arrival time (ps)           6000
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Rx_Right:BUART:rx_bitclk_enable\/clock_0                  macrocell73         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Right:BUART:rx_bitclk_enable\/q  macrocell73   1250   1250  1071559  RISE       1
\Rx_Right:BUART:rx_status_3\/main_2  macrocell82   4750   6000  1073824  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Rx_Right:BUART:rx_status_3\/clock_0                       macrocell82         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Top:BUART:rx_status_3\/q
Path End       : \Rx_Top:BUART:sRX:RxSts\/status_3
Capture Clock  : \Rx_Top:BUART:sRX:RxSts\/clock
Path slack     : 1073860p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (Rx_Top_IntClock:R#1 vs. Rx_Top_IntClock:R#2)   1083333
- Setup time                                                     -1570
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1081763

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7903
-------------------------------------   ---- 
End-of-path arrival time (ps)           7903
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Rx_Top:BUART:rx_status_3\/clock_0                         macrocell95         0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\Rx_Top:BUART:rx_status_3\/q       macrocell95    1250   1250  1073860  RISE       1
\Rx_Top:BUART:sRX:RxSts\/status_3  statusicell6   6653   7903  1073860  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Rx_Top:BUART:sRX:RxSts\/clock                             statusicell6        0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Back:BUART:rx_bitclk_enable\/q
Path End       : \Rx_Back:BUART:rx_load_fifo\/main_2
Capture Clock  : \Rx_Back:BUART:rx_load_fifo\/clock_0
Path slack     : 1073875p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Rx_Back_IntClock:R#1 vs. Rx_Back_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5948
-------------------------------------   ---- 
End-of-path arrival time (ps)           5948
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Rx_Back:BUART:rx_bitclk_enable\/clock_0                   macrocell19         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Back:BUART:rx_bitclk_enable\/q   macrocell19   1250   1250  1072058  RISE       1
\Rx_Back:BUART:rx_load_fifo\/main_2  macrocell22   4698   5948  1073875  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Rx_Back:BUART:rx_load_fifo\/clock_0                       macrocell22         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Back:BUART:rx_bitclk_enable\/q
Path End       : \Rx_Back:BUART:rx_state_0\/main_2
Capture Clock  : \Rx_Back:BUART:rx_state_0\/clock_0
Path slack     : 1073875p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Rx_Back_IntClock:R#1 vs. Rx_Back_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5948
-------------------------------------   ---- 
End-of-path arrival time (ps)           5948
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Rx_Back:BUART:rx_bitclk_enable\/clock_0                   macrocell19         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Back:BUART:rx_bitclk_enable\/q  macrocell19   1250   1250  1072058  RISE       1
\Rx_Back:BUART:rx_state_0\/main_2   macrocell24   4698   5948  1073875  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Rx_Back:BUART:rx_state_0\/clock_0                         macrocell24         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Back:BUART:rx_bitclk_enable\/q
Path End       : \Rx_Back:BUART:rx_state_2\/main_2
Capture Clock  : \Rx_Back:BUART:rx_state_2\/clock_0
Path slack     : 1073875p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Rx_Back_IntClock:R#1 vs. Rx_Back_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5948
-------------------------------------   ---- 
End-of-path arrival time (ps)           5948
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Rx_Back:BUART:rx_bitclk_enable\/clock_0                   macrocell19         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Back:BUART:rx_bitclk_enable\/q  macrocell19   1250   1250  1072058  RISE       1
\Rx_Back:BUART:rx_state_2\/main_2   macrocell25   4698   5948  1073875  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Rx_Back:BUART:rx_state_2\/clock_0                         macrocell25         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : \Rx_Right:BUART:rx_state_0\/main_7
Capture Clock  : \Rx_Right:BUART:rx_state_0\/clock_0
Path slack     : 1073987p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Rx_Right_IntClock:R#1 vs. Rx_Right_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5837
-------------------------------------   ---- 
End-of-path arrival time (ps)           5837
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell5          0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
MODIN1_0/q                          macrocell5    1250   1250  1067226  RISE       1
\Rx_Right:BUART:rx_state_0\/main_7  macrocell78   4587   5837  1073987  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Rx_Right:BUART:rx_state_0\/clock_0                        macrocell78         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Bottom:BUART:rx_state_3\/q
Path End       : \Rx_Bottom:BUART:rx_status_3\/main_3
Capture Clock  : \Rx_Bottom:BUART:rx_status_3\/clock_0
Path slack     : 1073987p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Rx_Bottom_IntClock:R#1 vs. Rx_Bottom_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5837
-------------------------------------   ---- 
End-of-path arrival time (ps)           5837
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rx_Bottom:BUART:rx_state_3\/clock_0                       macrocell41         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Bottom:BUART:rx_state_3\/q        macrocell41   1250   1250  1067597  RISE       1
\Rx_Bottom:BUART:rx_status_3\/main_3  macrocell43   4587   5837  1073987  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rx_Bottom:BUART:rx_status_3\/clock_0                      macrocell43         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN9_1/q
Path End       : \Rx_Left:BUART:rx_state_0\/main_6
Capture Clock  : \Rx_Left:BUART:rx_state_0\/clock_0
Path slack     : 1073987p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Rx_Left_IntClock:R#1 vs. Rx_Left_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5837
-------------------------------------   ---- 
End-of-path arrival time (ps)           5837
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell10         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
MODIN9_1/q                         macrocell10   1250   1250  1067213  RISE       1
\Rx_Left:BUART:rx_state_0\/main_6  macrocell65   4587   5837  1073987  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Rx_Left:BUART:rx_state_0\/clock_0                         macrocell65         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Right:BUART:rx_state_3\/q
Path End       : \Rx_Right:BUART:rx_load_fifo\/main_3
Capture Clock  : \Rx_Right:BUART:rx_load_fifo\/clock_0
Path slack     : 1073995p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Rx_Right_IntClock:R#1 vs. Rx_Right_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5829
-------------------------------------   ---- 
End-of-path arrival time (ps)           5829
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Rx_Right:BUART:rx_state_3\/clock_0                        macrocell80         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Right:BUART:rx_state_3\/q         macrocell80   1250   1250  1068235  RISE       1
\Rx_Right:BUART:rx_load_fifo\/main_3  macrocell76   4579   5829  1073995  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Rx_Right:BUART:rx_load_fifo\/clock_0                      macrocell76         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Right:BUART:rx_state_3\/q
Path End       : \Rx_Right:BUART:rx_state_0\/main_3
Capture Clock  : \Rx_Right:BUART:rx_state_0\/clock_0
Path slack     : 1073995p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Rx_Right_IntClock:R#1 vs. Rx_Right_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5829
-------------------------------------   ---- 
End-of-path arrival time (ps)           5829
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Rx_Right:BUART:rx_state_3\/clock_0                        macrocell80         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Right:BUART:rx_state_3\/q       macrocell80   1250   1250  1068235  RISE       1
\Rx_Right:BUART:rx_state_0\/main_3  macrocell78   4579   5829  1073995  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Rx_Right:BUART:rx_state_0\/clock_0                        macrocell78         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Right:BUART:rx_state_3\/q
Path End       : \Rx_Right:BUART:rx_state_2\/main_3
Capture Clock  : \Rx_Right:BUART:rx_state_2\/clock_0
Path slack     : 1073995p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Rx_Right_IntClock:R#1 vs. Rx_Right_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5829
-------------------------------------   ---- 
End-of-path arrival time (ps)           5829
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Rx_Right:BUART:rx_state_3\/clock_0                        macrocell80         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Right:BUART:rx_state_3\/q       macrocell80   1250   1250  1068235  RISE       1
\Rx_Right:BUART:rx_state_2\/main_3  macrocell79   4579   5829  1073995  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Rx_Right:BUART:rx_state_2\/clock_0                        macrocell79         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN13_0/q
Path End       : \Rx_Back:BUART:rx_status_3\/main_7
Capture Clock  : \Rx_Back:BUART:rx_status_3\/clock_0
Path slack     : 1074004p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Rx_Back_IntClock:R#1 vs. Rx_Back_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5819
-------------------------------------   ---- 
End-of-path arrival time (ps)           5819
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN13_0/clock_0                                          macrocell1          0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
MODIN13_0/q                         macrocell1    1250   1250  1066662  RISE       1
\Rx_Back:BUART:rx_status_3\/main_7  macrocell28   4569   5819  1074004  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Rx_Back:BUART:rx_status_3\/clock_0                        macrocell28         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Front:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN5_0/main_1
Capture Clock  : MODIN5_0/clock_0
Path slack     : 1074036p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Rx_Front_IntClock:R#1 vs. Rx_Front_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5787
-------------------------------------   ---- 
End-of-path arrival time (ps)           5787
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Rx_Front:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Front:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  1074036  RISE       1
MODIN5_0/main_1                            macrocell7    3677   5787  1074036  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell7          0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Front:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN5_1/main_1
Capture Clock  : MODIN5_1/clock_0
Path slack     : 1074036p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Rx_Front_IntClock:R#1 vs. Rx_Front_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5787
-------------------------------------   ---- 
End-of-path arrival time (ps)           5787
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Rx_Front:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Front:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  1074036  RISE       1
MODIN5_1/main_1                            macrocell8    3677   5787  1074036  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell8          0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Front:BUART:sRX:RxBitCounter\/count_1
Path End       : \Rx_Front:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \Rx_Front:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1074036p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Rx_Front_IntClock:R#1 vs. Rx_Front_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5787
-------------------------------------   ---- 
End-of-path arrival time (ps)           5787
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Rx_Front:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Front:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  1074036  RISE       1
\Rx_Front:BUART:rx_bitclk_enable\/main_1   macrocell47   3677   5787  1074036  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Rx_Front:BUART:rx_bitclk_enable\/clock_0                  macrocell47         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Front:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN5_0/main_0
Capture Clock  : MODIN5_0/clock_0
Path slack     : 1074041p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Rx_Front_IntClock:R#1 vs. Rx_Front_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5782
-------------------------------------   ---- 
End-of-path arrival time (ps)           5782
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Rx_Front:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Front:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  1074041  RISE       1
MODIN5_0/main_0                            macrocell7    3672   5782  1074041  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell7          0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Front:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN5_1/main_0
Capture Clock  : MODIN5_1/clock_0
Path slack     : 1074041p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Rx_Front_IntClock:R#1 vs. Rx_Front_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5782
-------------------------------------   ---- 
End-of-path arrival time (ps)           5782
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Rx_Front:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Front:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  1074041  RISE       1
MODIN5_1/main_0                            macrocell8    3672   5782  1074041  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell8          0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Front:BUART:sRX:RxBitCounter\/count_2
Path End       : \Rx_Front:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \Rx_Front:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1074041p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Rx_Front_IntClock:R#1 vs. Rx_Front_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5782
-------------------------------------   ---- 
End-of-path arrival time (ps)           5782
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Rx_Front:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Front:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  1074041  RISE       1
\Rx_Front:BUART:rx_bitclk_enable\/main_0   macrocell47   3672   5782  1074041  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Rx_Front:BUART:rx_bitclk_enable\/clock_0                  macrocell47         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Top:BUART:rx_state_3\/q
Path End       : \Rx_Top:BUART:rx_state_0\/main_3
Capture Clock  : \Rx_Top:BUART:rx_state_0\/clock_0
Path slack     : 1074042p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (Rx_Top_IntClock:R#1 vs. Rx_Top_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5782
-------------------------------------   ---- 
End-of-path arrival time (ps)           5782
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Rx_Top:BUART:rx_state_3\/clock_0                          macrocell93         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Top:BUART:rx_state_3\/q       macrocell93   1250   1250  1067731  RISE       1
\Rx_Top:BUART:rx_state_0\/main_3  macrocell91   4532   5782  1074042  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Rx_Top:BUART:rx_state_0\/clock_0                          macrocell91         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Top:BUART:rx_state_3\/q
Path End       : \Rx_Top:BUART:rx_state_2\/main_3
Capture Clock  : \Rx_Top:BUART:rx_state_2\/clock_0
Path slack     : 1074042p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (Rx_Top_IntClock:R#1 vs. Rx_Top_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5782
-------------------------------------   ---- 
End-of-path arrival time (ps)           5782
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Rx_Top:BUART:rx_state_3\/clock_0                          macrocell93         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Top:BUART:rx_state_3\/q       macrocell93   1250   1250  1067731  RISE       1
\Rx_Top:BUART:rx_state_2\/main_3  macrocell92   4532   5782  1074042  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Rx_Top:BUART:rx_state_2\/clock_0                          macrocell92         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Top:BUART:rx_state_3\/q
Path End       : \Rx_Top:BUART:rx_state_3\/main_3
Capture Clock  : \Rx_Top:BUART:rx_state_3\/clock_0
Path slack     : 1074042p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (Rx_Top_IntClock:R#1 vs. Rx_Top_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5782
-------------------------------------   ---- 
End-of-path arrival time (ps)           5782
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Rx_Top:BUART:rx_state_3\/clock_0                          macrocell93         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Top:BUART:rx_state_3\/q       macrocell93   1250   1250  1067731  RISE       1
\Rx_Top:BUART:rx_state_3\/main_3  macrocell93   4532   5782  1074042  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Rx_Top:BUART:rx_state_3\/clock_0                          macrocell93         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Front:BUART:sRX:RxBitCounter\/count_0
Path End       : \Rx_Front:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \Rx_Front:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1074044p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Rx_Front_IntClock:R#1 vs. Rx_Front_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5779
-------------------------------------   ---- 
End-of-path arrival time (ps)           5779
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Rx_Front:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Front:BUART:sRX:RxBitCounter\/count_0  count7cell    2110   2110  1074044  RISE       1
\Rx_Front:BUART:rx_bitclk_enable\/main_2   macrocell47   3669   5779  1074044  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Rx_Front:BUART:rx_bitclk_enable\/clock_0                  macrocell47         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Right:BUART:rx_state_0\/q
Path End       : \Rx_Right:BUART:rx_status_3\/main_1
Capture Clock  : \Rx_Right:BUART:rx_status_3\/clock_0
Path slack     : 1074059p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Rx_Right_IntClock:R#1 vs. Rx_Right_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5765
-------------------------------------   ---- 
End-of-path arrival time (ps)           5765
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Rx_Right:BUART:rx_state_0\/clock_0                        macrocell78         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Right:BUART:rx_state_0\/q        macrocell78   1250   1250  1067762  RISE       1
\Rx_Right:BUART:rx_status_3\/main_1  macrocell82   4515   5765  1074059  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Rx_Right:BUART:rx_status_3\/clock_0                       macrocell82         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Right:BUART:rx_state_0\/q
Path End       : \Rx_Right:BUART:rx_load_fifo\/main_1
Capture Clock  : \Rx_Right:BUART:rx_load_fifo\/clock_0
Path slack     : 1074059p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Rx_Right_IntClock:R#1 vs. Rx_Right_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5764
-------------------------------------   ---- 
End-of-path arrival time (ps)           5764
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Rx_Right:BUART:rx_state_0\/clock_0                        macrocell78         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Right:BUART:rx_state_0\/q         macrocell78   1250   1250  1067762  RISE       1
\Rx_Right:BUART:rx_load_fifo\/main_1  macrocell76   4514   5764  1074059  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Rx_Right:BUART:rx_load_fifo\/clock_0                      macrocell76         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Right:BUART:rx_state_0\/q
Path End       : \Rx_Right:BUART:rx_state_0\/main_1
Capture Clock  : \Rx_Right:BUART:rx_state_0\/clock_0
Path slack     : 1074059p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Rx_Right_IntClock:R#1 vs. Rx_Right_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5764
-------------------------------------   ---- 
End-of-path arrival time (ps)           5764
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Rx_Right:BUART:rx_state_0\/clock_0                        macrocell78         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Right:BUART:rx_state_0\/q       macrocell78   1250   1250  1067762  RISE       1
\Rx_Right:BUART:rx_state_0\/main_1  macrocell78   4514   5764  1074059  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Rx_Right:BUART:rx_state_0\/clock_0                        macrocell78         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Right:BUART:rx_state_0\/q
Path End       : \Rx_Right:BUART:rx_state_2\/main_1
Capture Clock  : \Rx_Right:BUART:rx_state_2\/clock_0
Path slack     : 1074059p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Rx_Right_IntClock:R#1 vs. Rx_Right_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5764
-------------------------------------   ---- 
End-of-path arrival time (ps)           5764
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Rx_Right:BUART:rx_state_0\/clock_0                        macrocell78         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Right:BUART:rx_state_0\/q       macrocell78   1250   1250  1067762  RISE       1
\Rx_Right:BUART:rx_state_2\/main_1  macrocell79   4514   5764  1074059  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Rx_Right:BUART:rx_state_2\/clock_0                        macrocell79         0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Bottom:BUART:rx_state_0\/q
Path End       : \Rx_Bottom:BUART:rx_load_fifo\/main_1
Capture Clock  : \Rx_Bottom:BUART:rx_load_fifo\/clock_0
Path slack     : 1074105p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Rx_Bottom_IntClock:R#1 vs. Rx_Bottom_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5718
-------------------------------------   ---- 
End-of-path arrival time (ps)           5718
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rx_Bottom:BUART:rx_state_0\/clock_0                       macrocell39         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Bottom:BUART:rx_state_0\/q         macrocell39   1250   1250  1068264  RISE       1
\Rx_Bottom:BUART:rx_load_fifo\/main_1  macrocell37   4468   5718  1074105  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rx_Bottom:BUART:rx_load_fifo\/clock_0                     macrocell37         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Bottom:BUART:rx_state_0\/q
Path End       : \Rx_Bottom:BUART:rx_state_0\/main_1
Capture Clock  : \Rx_Bottom:BUART:rx_state_0\/clock_0
Path slack     : 1074105p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Rx_Bottom_IntClock:R#1 vs. Rx_Bottom_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5718
-------------------------------------   ---- 
End-of-path arrival time (ps)           5718
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rx_Bottom:BUART:rx_state_0\/clock_0                       macrocell39         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Bottom:BUART:rx_state_0\/q       macrocell39   1250   1250  1068264  RISE       1
\Rx_Bottom:BUART:rx_state_0\/main_1  macrocell39   4468   5718  1074105  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rx_Bottom:BUART:rx_state_0\/clock_0                       macrocell39         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Bottom:BUART:rx_state_0\/q
Path End       : \Rx_Bottom:BUART:rx_state_2\/main_1
Capture Clock  : \Rx_Bottom:BUART:rx_state_2\/clock_0
Path slack     : 1074105p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Rx_Bottom_IntClock:R#1 vs. Rx_Bottom_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5718
-------------------------------------   ---- 
End-of-path arrival time (ps)           5718
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rx_Bottom:BUART:rx_state_0\/clock_0                       macrocell39         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Bottom:BUART:rx_state_0\/q       macrocell39   1250   1250  1068264  RISE       1
\Rx_Bottom:BUART:rx_state_2\/main_1  macrocell40   4468   5718  1074105  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rx_Bottom:BUART:rx_state_2\/clock_0                       macrocell40         0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Top:BUART:rx_state_3\/q
Path End       : \Rx_Top:BUART:rx_status_3\/main_3
Capture Clock  : \Rx_Top:BUART:rx_status_3\/clock_0
Path slack     : 1074109p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (Rx_Top_IntClock:R#1 vs. Rx_Top_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5714
-------------------------------------   ---- 
End-of-path arrival time (ps)           5714
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Rx_Top:BUART:rx_state_3\/clock_0                          macrocell93         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Top:BUART:rx_state_3\/q        macrocell93   1250   1250  1067731  RISE       1
\Rx_Top:BUART:rx_status_3\/main_3  macrocell95   4464   5714  1074109  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Rx_Top:BUART:rx_status_3\/clock_0                         macrocell95         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tx:BUART:tx_state_0\/q
Path End       : \Tx:BUART:tx_state_2\/main_1
Capture Clock  : \Tx:BUART:tx_state_2\/clock_0
Path slack     : 1074152p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (Tx_IntClock:R#1 vs. Tx_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5671
-------------------------------------   ---- 
End-of-path arrival time (ps)           5671
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\Tx:BUART:tx_state_0\/clock_0                              macrocell100        0      0  RISE       1

Data path
pin name                      model name    delay     AT    slack  edge  Fanout
----------------------------  ------------  -----  -----  -------  ----  ------
\Tx:BUART:tx_state_0\/q       macrocell100   1250   1250  1060489  RISE       1
\Tx:BUART:tx_state_2\/main_1  macrocell102   4421   5671  1074152  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\Tx:BUART:tx_state_2\/clock_0                              macrocell102        0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tx:BUART:tx_state_1\/q
Path End       : \Tx:BUART:tx_state_2\/main_0
Capture Clock  : \Tx:BUART:tx_state_2\/clock_0
Path slack     : 1074188p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (Tx_IntClock:R#1 vs. Tx_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5635
-------------------------------------   ---- 
End-of-path arrival time (ps)           5635
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\Tx:BUART:tx_state_1\/clock_0                              macrocell101        0      0  RISE       1

Data path
pin name                      model name    delay     AT    slack  edge  Fanout
----------------------------  ------------  -----  -----  -------  ----  ------
\Tx:BUART:tx_state_1\/q       macrocell101   1250   1250  1060526  RISE       1
\Tx:BUART:tx_state_2\/main_0  macrocell102   4385   5635  1074188  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\Tx:BUART:tx_state_2\/clock_0                              macrocell102        0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Bottom:BUART:pollcount_1\/q
Path End       : \Rx_Bottom:BUART:rx_status_3\/main_5
Capture Clock  : \Rx_Bottom:BUART:rx_status_3\/clock_0
Path slack     : 1074242p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Rx_Bottom_IntClock:R#1 vs. Rx_Bottom_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5581
-------------------------------------   ---- 
End-of-path arrival time (ps)           5581
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rx_Bottom:BUART:pollcount_1\/clock_0                      macrocell32         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Bottom:BUART:pollcount_1\/q       macrocell32   1250   1250  1066900  RISE       1
\Rx_Bottom:BUART:rx_status_3\/main_5  macrocell43   4331   5581  1074242  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rx_Bottom:BUART:rx_status_3\/clock_0                      macrocell43         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Bottom:BUART:rx_bitclk_enable\/q
Path End       : \Rx_Bottom:BUART:rx_state_3\/main_2
Capture Clock  : \Rx_Bottom:BUART:rx_state_3\/clock_0
Path slack     : 1074406p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Rx_Bottom_IntClock:R#1 vs. Rx_Bottom_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5418
-------------------------------------   ---- 
End-of-path arrival time (ps)           5418
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rx_Bottom:BUART:rx_bitclk_enable\/clock_0                 macrocell34         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Bottom:BUART:rx_bitclk_enable\/q  macrocell34   1250   1250  1069807  RISE       1
\Rx_Bottom:BUART:rx_state_3\/main_2   macrocell41   4168   5418  1074406  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rx_Bottom:BUART:rx_state_3\/clock_0                       macrocell41         0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Left:BUART:sRX:RxBitCounter\/count_4
Path End       : \Rx_Left:BUART:rx_load_fifo\/main_7
Capture Clock  : \Rx_Left:BUART:rx_load_fifo\/clock_0
Path slack     : 1074423p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Rx_Left_IntClock:R#1 vs. Rx_Left_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5400
-------------------------------------   ---- 
End-of-path arrival time (ps)           5400
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Rx_Left:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Left:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  1074423  RISE       1
\Rx_Left:BUART:rx_load_fifo\/main_7       macrocell63   3290   5400  1074423  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Rx_Left:BUART:rx_load_fifo\/clock_0                       macrocell63         0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Top:BUART:sRX:RxBitCounter\/count_5
Path End       : \Rx_Top:BUART:rx_load_fifo\/main_6
Capture Clock  : \Rx_Top:BUART:rx_load_fifo\/clock_0
Path slack     : 1074434p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (Rx_Top_IntClock:R#1 vs. Rx_Top_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5390
-------------------------------------   ---- 
End-of-path arrival time (ps)           5390
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Rx_Top:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Top:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  1074434  RISE       1
\Rx_Top:BUART:rx_load_fifo\/main_6       macrocell89   3280   5390  1074434  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Rx_Top:BUART:rx_load_fifo\/clock_0                        macrocell89         0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Right:BUART:sRX:RxBitCounter\/count_5
Path End       : \Rx_Right:BUART:rx_state_3\/main_6
Capture Clock  : \Rx_Right:BUART:rx_state_3\/clock_0
Path slack     : 1074435p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Rx_Right_IntClock:R#1 vs. Rx_Right_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5388
-------------------------------------   ---- 
End-of-path arrival time (ps)           5388
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Rx_Right:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Right:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  1074435  RISE       1
\Rx_Right:BUART:rx_state_3\/main_6         macrocell80   3278   5388  1074435  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Rx_Right:BUART:rx_state_3\/clock_0                        macrocell80         0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Right:BUART:sRX:RxBitCounter\/count_6
Path End       : \Rx_Right:BUART:rx_state_3\/main_5
Capture Clock  : \Rx_Right:BUART:rx_state_3\/clock_0
Path slack     : 1074445p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Rx_Right_IntClock:R#1 vs. Rx_Right_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5378
-------------------------------------   ---- 
End-of-path arrival time (ps)           5378
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Rx_Right:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Right:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  1074445  RISE       1
\Rx_Right:BUART:rx_state_3\/main_5         macrocell80   3268   5378  1074445  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Rx_Right:BUART:rx_state_3\/clock_0                        macrocell80         0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Back:BUART:sRX:RxBitCounter\/count_6
Path End       : \Rx_Back:BUART:rx_state_3\/main_5
Capture Clock  : \Rx_Back:BUART:rx_state_3\/clock_0
Path slack     : 1074445p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Rx_Back_IntClock:R#1 vs. Rx_Back_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5378
-------------------------------------   ---- 
End-of-path arrival time (ps)           5378
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Rx_Back:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Back:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  1074445  RISE       1
\Rx_Back:BUART:rx_state_3\/main_5         macrocell26   3268   5378  1074445  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Rx_Back:BUART:rx_state_3\/clock_0                         macrocell26         0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Top:BUART:sRX:RxBitCounter\/count_5
Path End       : \Rx_Top:BUART:rx_state_0\/main_9
Capture Clock  : \Rx_Top:BUART:rx_state_0\/clock_0
Path slack     : 1074446p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (Rx_Top_IntClock:R#1 vs. Rx_Top_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5377
-------------------------------------   ---- 
End-of-path arrival time (ps)           5377
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Rx_Top:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Top:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  1074434  RISE       1
\Rx_Top:BUART:rx_state_0\/main_9         macrocell91   3267   5377  1074446  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Rx_Top:BUART:rx_state_0\/clock_0                          macrocell91         0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Top:BUART:sRX:RxBitCounter\/count_5
Path End       : \Rx_Top:BUART:rx_state_2\/main_8
Capture Clock  : \Rx_Top:BUART:rx_state_2\/clock_0
Path slack     : 1074446p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (Rx_Top_IntClock:R#1 vs. Rx_Top_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5377
-------------------------------------   ---- 
End-of-path arrival time (ps)           5377
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Rx_Top:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Top:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  1074434  RISE       1
\Rx_Top:BUART:rx_state_2\/main_8         macrocell92   3267   5377  1074446  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Rx_Top:BUART:rx_state_2\/clock_0                          macrocell92         0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Top:BUART:sRX:RxBitCounter\/count_5
Path End       : \Rx_Top:BUART:rx_state_3\/main_6
Capture Clock  : \Rx_Top:BUART:rx_state_3\/clock_0
Path slack     : 1074446p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (Rx_Top_IntClock:R#1 vs. Rx_Top_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5377
-------------------------------------   ---- 
End-of-path arrival time (ps)           5377
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Rx_Top:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Top:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  1074434  RISE       1
\Rx_Top:BUART:rx_state_3\/main_6         macrocell93   3267   5377  1074446  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Rx_Top:BUART:rx_state_3\/clock_0                          macrocell93         0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Front:BUART:rx_state_3\/q
Path End       : \Rx_Front:BUART:rx_state_0\/main_3
Capture Clock  : \Rx_Front:BUART:rx_state_0\/clock_0
Path slack     : 1074453p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Rx_Front_IntClock:R#1 vs. Rx_Front_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5370
-------------------------------------   ---- 
End-of-path arrival time (ps)           5370
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Rx_Front:BUART:rx_state_3\/clock_0                        macrocell54         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Front:BUART:rx_state_3\/q       macrocell54   1250   1250  1063232  RISE       1
\Rx_Front:BUART:rx_state_0\/main_3  macrocell52   4120   5370  1074453  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Rx_Front:BUART:rx_state_0\/clock_0                        macrocell52         0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Front:BUART:rx_state_3\/q
Path End       : \Rx_Front:BUART:rx_state_2\/main_3
Capture Clock  : \Rx_Front:BUART:rx_state_2\/clock_0
Path slack     : 1074453p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Rx_Front_IntClock:R#1 vs. Rx_Front_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5370
-------------------------------------   ---- 
End-of-path arrival time (ps)           5370
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Rx_Front:BUART:rx_state_3\/clock_0                        macrocell54         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Front:BUART:rx_state_3\/q       macrocell54   1250   1250  1063232  RISE       1
\Rx_Front:BUART:rx_state_2\/main_3  macrocell53   4120   5370  1074453  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Rx_Front:BUART:rx_state_2\/clock_0                        macrocell53         0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Front:BUART:rx_state_3\/q
Path End       : \Rx_Front:BUART:rx_state_3\/main_3
Capture Clock  : \Rx_Front:BUART:rx_state_3\/clock_0
Path slack     : 1074453p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Rx_Front_IntClock:R#1 vs. Rx_Front_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5370
-------------------------------------   ---- 
End-of-path arrival time (ps)           5370
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Rx_Front:BUART:rx_state_3\/clock_0                        macrocell54         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Front:BUART:rx_state_3\/q       macrocell54   1250   1250  1063232  RISE       1
\Rx_Front:BUART:rx_state_3\/main_3  macrocell54   4120   5370  1074453  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Rx_Front:BUART:rx_state_3\/clock_0                        macrocell54         0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN17_1/q
Path End       : MODIN17_1/main_3
Capture Clock  : MODIN17_1/clock_0
Path slack     : 1074457p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (Rx_Top_IntClock:R#1 vs. Rx_Top_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5366
-------------------------------------   ---- 
End-of-path arrival time (ps)           5366
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
MODIN17_1/clock_0                                          macrocell4          0      0  RISE       1

Data path
pin name          model name   delay     AT    slack  edge  Fanout
----------------  -----------  -----  -----  -------  ----  ------
MODIN17_1/q       macrocell4    1250   1250  1064788  RISE       1
MODIN17_1/main_3  macrocell4    4116   5366  1074457  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
MODIN17_1/clock_0                                          macrocell4          0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Back:BUART:sRX:RxBitCounter\/count_4
Path End       : \Rx_Back:BUART:rx_state_3\/main_7
Capture Clock  : \Rx_Back:BUART:rx_state_3\/clock_0
Path slack     : 1074469p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Rx_Back_IntClock:R#1 vs. Rx_Back_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5355
-------------------------------------   ---- 
End-of-path arrival time (ps)           5355
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Rx_Back:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Back:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  1074469  RISE       1
\Rx_Back:BUART:rx_state_3\/main_7         macrocell26   3245   5355  1074469  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Rx_Back:BUART:rx_state_3\/clock_0                         macrocell26         0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Bottom:BUART:sRX:RxBitCounter\/count_4
Path End       : \Rx_Bottom:BUART:rx_state_3\/main_7
Capture Clock  : \Rx_Bottom:BUART:rx_state_3\/clock_0
Path slack     : 1074469p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Rx_Bottom_IntClock:R#1 vs. Rx_Bottom_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5355
-------------------------------------   ---- 
End-of-path arrival time (ps)           5355
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rx_Bottom:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Bottom:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  1074469  RISE       1
\Rx_Bottom:BUART:rx_state_3\/main_7         macrocell41   3245   5355  1074469  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rx_Bottom:BUART:rx_state_3\/clock_0                       macrocell41         0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Back:BUART:sRX:RxBitCounter\/count_5
Path End       : \Rx_Back:BUART:rx_state_3\/main_6
Capture Clock  : \Rx_Back:BUART:rx_state_3\/clock_0
Path slack     : 1074471p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Rx_Back_IntClock:R#1 vs. Rx_Back_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5353
-------------------------------------   ---- 
End-of-path arrival time (ps)           5353
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Rx_Back:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Back:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  1074471  RISE       1
\Rx_Back:BUART:rx_state_3\/main_6         macrocell26   3243   5353  1074471  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Rx_Back:BUART:rx_state_3\/clock_0                         macrocell26         0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Bottom:BUART:sRX:RxBitCounter\/count_5
Path End       : \Rx_Bottom:BUART:rx_state_3\/main_6
Capture Clock  : \Rx_Bottom:BUART:rx_state_3\/clock_0
Path slack     : 1074471p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Rx_Bottom_IntClock:R#1 vs. Rx_Bottom_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5353
-------------------------------------   ---- 
End-of-path arrival time (ps)           5353
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rx_Bottom:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Bottom:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  1074471  RISE       1
\Rx_Bottom:BUART:rx_state_3\/main_6         macrocell41   3243   5353  1074471  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rx_Bottom:BUART:rx_state_3\/clock_0                       macrocell41         0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Bottom:BUART:sRX:RxBitCounter\/count_6
Path End       : \Rx_Bottom:BUART:rx_state_3\/main_5
Capture Clock  : \Rx_Bottom:BUART:rx_state_3\/clock_0
Path slack     : 1074473p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Rx_Bottom_IntClock:R#1 vs. Rx_Bottom_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5350
-------------------------------------   ---- 
End-of-path arrival time (ps)           5350
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rx_Bottom:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Bottom:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  1074473  RISE       1
\Rx_Bottom:BUART:rx_state_3\/main_5         macrocell41   3240   5350  1074473  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rx_Bottom:BUART:rx_state_3\/clock_0                       macrocell41         0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Front:BUART:rx_state_3\/q
Path End       : \Rx_Front:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \Rx_Front:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1074514p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Rx_Front_IntClock:R#1 vs. Rx_Front_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5309
-------------------------------------   ---- 
End-of-path arrival time (ps)           5309
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Rx_Front:BUART:rx_state_3\/clock_0                        macrocell54         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Front:BUART:rx_state_3\/q               macrocell54   1250   1250  1063232  RISE       1
\Rx_Front:BUART:rx_state_stop1_reg\/main_2  macrocell55   4059   5309  1074514  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Rx_Front:BUART:rx_state_stop1_reg\/clock_0                macrocell55         0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Front:BUART:rx_state_3\/q
Path End       : \Rx_Front:BUART:rx_status_3\/main_3
Capture Clock  : \Rx_Front:BUART:rx_status_3\/clock_0
Path slack     : 1074514p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Rx_Front_IntClock:R#1 vs. Rx_Front_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5309
-------------------------------------   ---- 
End-of-path arrival time (ps)           5309
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Rx_Front:BUART:rx_state_3\/clock_0                        macrocell54         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Front:BUART:rx_state_3\/q        macrocell54   1250   1250  1063232  RISE       1
\Rx_Front:BUART:rx_status_3\/main_3  macrocell56   4059   5309  1074514  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Rx_Front:BUART:rx_status_3\/clock_0                       macrocell56         0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN9_1/q
Path End       : \Rx_Left:BUART:rx_status_3\/main_6
Capture Clock  : \Rx_Left:BUART:rx_status_3\/clock_0
Path slack     : 1074515p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Rx_Left_IntClock:R#1 vs. Rx_Left_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5309
-------------------------------------   ---- 
End-of-path arrival time (ps)           5309
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell10         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
MODIN9_1/q                          macrocell10   1250   1250  1067213  RISE       1
\Rx_Left:BUART:rx_status_3\/main_6  macrocell69   4059   5309  1074515  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Rx_Left:BUART:rx_status_3\/clock_0                        macrocell69         0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Bottom:BUART:rx_address_detected\/q
Path End       : \Rx_Bottom:BUART:rx_state_3\/main_0
Capture Clock  : \Rx_Bottom:BUART:rx_state_3\/clock_0
Path slack     : 1074516p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Rx_Bottom_IntClock:R#1 vs. Rx_Bottom_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5308
-------------------------------------   ---- 
End-of-path arrival time (ps)           5308
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rx_Bottom:BUART:rx_address_detected\/clock_0              macrocell33         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Bottom:BUART:rx_address_detected\/q  macrocell33   1250   1250  1068923  RISE       1
\Rx_Bottom:BUART:rx_state_3\/main_0      macrocell41   4058   5308  1074516  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rx_Bottom:BUART:rx_state_3\/clock_0                       macrocell41         0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Bottom:BUART:rx_address_detected\/q
Path End       : \Rx_Bottom:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \Rx_Bottom:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1074516p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Rx_Bottom_IntClock:R#1 vs. Rx_Bottom_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5308
-------------------------------------   ---- 
End-of-path arrival time (ps)           5308
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rx_Bottom:BUART:rx_address_detected\/clock_0              macrocell33         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Bottom:BUART:rx_address_detected\/q      macrocell33   1250   1250  1068923  RISE       1
\Rx_Bottom:BUART:rx_state_stop1_reg\/main_0  macrocell42   4058   5308  1074516  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rx_Bottom:BUART:rx_state_stop1_reg\/clock_0               macrocell42         0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : \Rx_Right:BUART:rx_status_3\/main_7
Capture Clock  : \Rx_Right:BUART:rx_status_3\/clock_0
Path slack     : 1074526p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Rx_Right_IntClock:R#1 vs. Rx_Right_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5298
-------------------------------------   ---- 
End-of-path arrival time (ps)           5298
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell5          0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
MODIN1_0/q                           macrocell5    1250   1250  1067226  RISE       1
\Rx_Right:BUART:rx_status_3\/main_7  macrocell82   4048   5298  1074526  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Rx_Right:BUART:rx_status_3\/clock_0                       macrocell82         0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Right:BUART:rx_state_3\/q
Path End       : \Rx_Right:BUART:rx_status_3\/main_3
Capture Clock  : \Rx_Right:BUART:rx_status_3\/clock_0
Path slack     : 1074531p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Rx_Right_IntClock:R#1 vs. Rx_Right_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5292
-------------------------------------   ---- 
End-of-path arrival time (ps)           5292
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Rx_Right:BUART:rx_state_3\/clock_0                        macrocell80         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Right:BUART:rx_state_3\/q        macrocell80   1250   1250  1068235  RISE       1
\Rx_Right:BUART:rx_status_3\/main_3  macrocell82   4042   5292  1074531  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Rx_Right:BUART:rx_status_3\/clock_0                       macrocell82         0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tx:BUART:tx_state_0\/q
Path End       : \Tx:BUART:tx_bitclk\/main_1
Capture Clock  : \Tx:BUART:tx_bitclk\/clock_0
Path slack     : 1074576p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (Tx_IntClock:R#1 vs. Tx_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5247
-------------------------------------   ---- 
End-of-path arrival time (ps)           5247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\Tx:BUART:tx_state_0\/clock_0                              macrocell100        0      0  RISE       1

Data path
pin name                     model name    delay     AT    slack  edge  Fanout
---------------------------  ------------  -----  -----  -------  ----  ------
\Tx:BUART:tx_state_0\/q      macrocell100   1250   1250  1060489  RISE       1
\Tx:BUART:tx_bitclk\/main_1  macrocell99    3997   5247  1074576  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\Tx:BUART:tx_bitclk\/clock_0                               macrocell99         0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tx:BUART:tx_state_0\/q
Path End       : \Tx:BUART:tx_state_0\/main_1
Capture Clock  : \Tx:BUART:tx_state_0\/clock_0
Path slack     : 1074576p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (Tx_IntClock:R#1 vs. Tx_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5247
-------------------------------------   ---- 
End-of-path arrival time (ps)           5247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\Tx:BUART:tx_state_0\/clock_0                              macrocell100        0      0  RISE       1

Data path
pin name                      model name    delay     AT    slack  edge  Fanout
----------------------------  ------------  -----  -----  -------  ----  ------
\Tx:BUART:tx_state_0\/q       macrocell100   1250   1250  1060489  RISE       1
\Tx:BUART:tx_state_0\/main_1  macrocell100   3997   5247  1074576  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\Tx:BUART:tx_state_0\/clock_0                              macrocell100        0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Back:BUART:rx_state_0\/q
Path End       : \Rx_Back:BUART:rx_state_3\/main_1
Capture Clock  : \Rx_Back:BUART:rx_state_3\/clock_0
Path slack     : 1074581p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Rx_Back_IntClock:R#1 vs. Rx_Back_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5242
-------------------------------------   ---- 
End-of-path arrival time (ps)           5242
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Rx_Back:BUART:rx_state_0\/clock_0                         macrocell24         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Back:BUART:rx_state_0\/q       macrocell24   1250   1250  1069232  RISE       1
\Rx_Back:BUART:rx_state_3\/main_1  macrocell26   3992   5242  1074581  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Rx_Back:BUART:rx_state_3\/clock_0                         macrocell26         0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Back:BUART:rx_state_0\/q
Path End       : \Rx_Back:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \Rx_Back:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1074581p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Rx_Back_IntClock:R#1 vs. Rx_Back_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5242
-------------------------------------   ---- 
End-of-path arrival time (ps)           5242
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Rx_Back:BUART:rx_state_0\/clock_0                         macrocell24         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Back:BUART:rx_state_0\/q               macrocell24   1250   1250  1069232  RISE       1
\Rx_Back:BUART:rx_state_stop1_reg\/main_1  macrocell27   3992   5242  1074581  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Rx_Back:BUART:rx_state_stop1_reg\/clock_0                 macrocell27         0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Left:BUART:sRX:RxBitCounter\/count_6
Path End       : \Rx_Left:BUART:rx_load_fifo\/main_5
Capture Clock  : \Rx_Left:BUART:rx_load_fifo\/clock_0
Path slack     : 1074588p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Rx_Left_IntClock:R#1 vs. Rx_Left_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5235
-------------------------------------   ---- 
End-of-path arrival time (ps)           5235
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Rx_Left:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Left:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  1074588  RISE       1
\Rx_Left:BUART:rx_load_fifo\/main_5       macrocell63   3125   5235  1074588  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Rx_Left:BUART:rx_load_fifo\/clock_0                       macrocell63         0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Left:BUART:sRX:RxBitCounter\/count_5
Path End       : \Rx_Left:BUART:rx_load_fifo\/main_6
Capture Clock  : \Rx_Left:BUART:rx_load_fifo\/clock_0
Path slack     : 1074592p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Rx_Left_IntClock:R#1 vs. Rx_Left_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5231
-------------------------------------   ---- 
End-of-path arrival time (ps)           5231
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Rx_Left:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Left:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  1074592  RISE       1
\Rx_Left:BUART:rx_load_fifo\/main_6       macrocell63   3121   5231  1074592  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Rx_Left:BUART:rx_load_fifo\/clock_0                       macrocell63         0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Right:BUART:sRX:RxBitCounter\/count_4
Path End       : \Rx_Right:BUART:rx_state_3\/main_7
Capture Clock  : \Rx_Right:BUART:rx_state_3\/clock_0
Path slack     : 1074593p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Rx_Right_IntClock:R#1 vs. Rx_Right_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5230
-------------------------------------   ---- 
End-of-path arrival time (ps)           5230
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Rx_Right:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Right:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  1074593  RISE       1
\Rx_Right:BUART:rx_state_3\/main_7         macrocell80   3120   5230  1074593  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Rx_Right:BUART:rx_state_3\/clock_0                        macrocell80         0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Top:BUART:sRX:RxBitCounter\/count_4
Path End       : \Rx_Top:BUART:rx_load_fifo\/main_7
Capture Clock  : \Rx_Top:BUART:rx_load_fifo\/clock_0
Path slack     : 1074606p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (Rx_Top_IntClock:R#1 vs. Rx_Top_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5218
-------------------------------------   ---- 
End-of-path arrival time (ps)           5218
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Rx_Top:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Top:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  1074606  RISE       1
\Rx_Top:BUART:rx_load_fifo\/main_7       macrocell89   3108   5218  1074606  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Rx_Top:BUART:rx_load_fifo\/clock_0                        macrocell89         0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tx:BUART:tx_state_1\/q
Path End       : \Tx:BUART:tx_bitclk\/main_0
Capture Clock  : \Tx:BUART:tx_bitclk\/clock_0
Path slack     : 1074610p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (Tx_IntClock:R#1 vs. Tx_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5214
-------------------------------------   ---- 
End-of-path arrival time (ps)           5214
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\Tx:BUART:tx_state_1\/clock_0                              macrocell101        0      0  RISE       1

Data path
pin name                     model name    delay     AT    slack  edge  Fanout
---------------------------  ------------  -----  -----  -------  ----  ------
\Tx:BUART:tx_state_1\/q      macrocell101   1250   1250  1060526  RISE       1
\Tx:BUART:tx_bitclk\/main_0  macrocell99    3964   5214  1074610  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\Tx:BUART:tx_bitclk\/clock_0                               macrocell99         0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tx:BUART:tx_state_1\/q
Path End       : \Tx:BUART:tx_state_0\/main_0
Capture Clock  : \Tx:BUART:tx_state_0\/clock_0
Path slack     : 1074610p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (Tx_IntClock:R#1 vs. Tx_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5214
-------------------------------------   ---- 
End-of-path arrival time (ps)           5214
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\Tx:BUART:tx_state_1\/clock_0                              macrocell101        0      0  RISE       1

Data path
pin name                      model name    delay     AT    slack  edge  Fanout
----------------------------  ------------  -----  -----  -------  ----  ------
\Tx:BUART:tx_state_1\/q       macrocell101   1250   1250  1060526  RISE       1
\Tx:BUART:tx_state_0\/main_0  macrocell100   3964   5214  1074610  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\Tx:BUART:tx_state_0\/clock_0                              macrocell100        0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tx:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \Tx:BUART:tx_state_2\/main_4
Capture Clock  : \Tx:BUART:tx_state_2\/clock_0
Path slack     : 1074610p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (Tx_IntClock:R#1 vs. Tx_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5214
-------------------------------------   ---- 
End-of-path arrival time (ps)           5214
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\Tx:BUART:sTX:sCLOCK:TxBitClkGen\/clock                    datapathcell8       0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\Tx:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell8   1000   1000  1074610  RISE       1
\Tx:BUART:tx_state_2\/main_4               macrocell102    4214   5214  1074610  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\Tx:BUART:tx_state_2\/clock_0                              macrocell102        0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Top:BUART:sRX:RxBitCounter\/count_4
Path End       : \Rx_Top:BUART:rx_state_0\/main_10
Capture Clock  : \Rx_Top:BUART:rx_state_0\/clock_0
Path slack     : 1074614p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (Rx_Top_IntClock:R#1 vs. Rx_Top_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5209
-------------------------------------   ---- 
End-of-path arrival time (ps)           5209
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Rx_Top:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Top:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  1074606  RISE       1
\Rx_Top:BUART:rx_state_0\/main_10        macrocell91   3099   5209  1074614  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Rx_Top:BUART:rx_state_0\/clock_0                          macrocell91         0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Top:BUART:sRX:RxBitCounter\/count_4
Path End       : \Rx_Top:BUART:rx_state_2\/main_9
Capture Clock  : \Rx_Top:BUART:rx_state_2\/clock_0
Path slack     : 1074614p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (Rx_Top_IntClock:R#1 vs. Rx_Top_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5209
-------------------------------------   ---- 
End-of-path arrival time (ps)           5209
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Rx_Top:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Top:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  1074606  RISE       1
\Rx_Top:BUART:rx_state_2\/main_9         macrocell92   3099   5209  1074614  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Rx_Top:BUART:rx_state_2\/clock_0                          macrocell92         0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Top:BUART:sRX:RxBitCounter\/count_4
Path End       : \Rx_Top:BUART:rx_state_3\/main_7
Capture Clock  : \Rx_Top:BUART:rx_state_3\/clock_0
Path slack     : 1074614p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (Rx_Top_IntClock:R#1 vs. Rx_Top_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5209
-------------------------------------   ---- 
End-of-path arrival time (ps)           5209
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Rx_Top:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Top:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  1074606  RISE       1
\Rx_Top:BUART:rx_state_3\/main_7         macrocell93   3099   5209  1074614  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Rx_Top:BUART:rx_state_3\/clock_0                          macrocell93         0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Bottom:BUART:rx_state_0\/q
Path End       : \Rx_Bottom:BUART:rx_status_3\/main_1
Capture Clock  : \Rx_Bottom:BUART:rx_status_3\/clock_0
Path slack     : 1074654p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Rx_Bottom_IntClock:R#1 vs. Rx_Bottom_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5169
-------------------------------------   ---- 
End-of-path arrival time (ps)           5169
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rx_Bottom:BUART:rx_state_0\/clock_0                       macrocell39         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Bottom:BUART:rx_state_0\/q        macrocell39   1250   1250  1068264  RISE       1
\Rx_Bottom:BUART:rx_status_3\/main_1  macrocell43   3919   5169  1074654  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rx_Bottom:BUART:rx_status_3\/clock_0                      macrocell43         0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Bottom:BUART:rx_state_2\/q
Path End       : \Rx_Bottom:BUART:rx_state_3\/main_4
Capture Clock  : \Rx_Bottom:BUART:rx_state_3\/clock_0
Path slack     : 1074664p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Rx_Bottom_IntClock:R#1 vs. Rx_Bottom_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5159
-------------------------------------   ---- 
End-of-path arrival time (ps)           5159
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rx_Bottom:BUART:rx_state_2\/clock_0                       macrocell40         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Bottom:BUART:rx_state_2\/q       macrocell40   1250   1250  1069073  RISE       1
\Rx_Bottom:BUART:rx_state_3\/main_4  macrocell41   3909   5159  1074664  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rx_Bottom:BUART:rx_state_3\/clock_0                       macrocell41         0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Bottom:BUART:rx_state_2\/q
Path End       : \Rx_Bottom:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \Rx_Bottom:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1074664p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Rx_Bottom_IntClock:R#1 vs. Rx_Bottom_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5159
-------------------------------------   ---- 
End-of-path arrival time (ps)           5159
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rx_Bottom:BUART:rx_state_2\/clock_0                       macrocell40         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Bottom:BUART:rx_state_2\/q               macrocell40   1250   1250  1069073  RISE       1
\Rx_Bottom:BUART:rx_state_stop1_reg\/main_3  macrocell42   3909   5159  1074664  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rx_Bottom:BUART:rx_state_stop1_reg\/clock_0               macrocell42         0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Left:BUART:rx_state_0\/q
Path End       : \Rx_Left:BUART:rx_status_3\/main_2
Capture Clock  : \Rx_Left:BUART:rx_status_3\/clock_0
Path slack     : 1074675p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Rx_Left_IntClock:R#1 vs. Rx_Left_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5148
-------------------------------------   ---- 
End-of-path arrival time (ps)           5148
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Rx_Left:BUART:rx_state_0\/clock_0                         macrocell65         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Left:BUART:rx_state_0\/q        macrocell65   1250   1250  1068352  RISE       1
\Rx_Left:BUART:rx_status_3\/main_2  macrocell69   3898   5148  1074675  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Rx_Left:BUART:rx_status_3\/clock_0                        macrocell69         0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Back:BUART:rx_address_detected\/q
Path End       : \Rx_Back:BUART:rx_status_3\/main_0
Capture Clock  : \Rx_Back:BUART:rx_status_3\/clock_0
Path slack     : 1074680p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Rx_Back_IntClock:R#1 vs. Rx_Back_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5144
-------------------------------------   ---- 
End-of-path arrival time (ps)           5144
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Rx_Back:BUART:rx_address_detected\/clock_0                macrocell18         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Back:BUART:rx_address_detected\/q  macrocell18   1250   1250  1068292  RISE       1
\Rx_Back:BUART:rx_status_3\/main_0     macrocell28   3894   5144  1074680  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Rx_Back:BUART:rx_status_3\/clock_0                        macrocell28         0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Top:BUART:rx_state_0\/q
Path End       : \Rx_Top:BUART:rx_status_3\/main_1
Capture Clock  : \Rx_Top:BUART:rx_status_3\/clock_0
Path slack     : 1074704p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (Rx_Top_IntClock:R#1 vs. Rx_Top_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5119
-------------------------------------   ---- 
End-of-path arrival time (ps)           5119
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Rx_Top:BUART:rx_state_0\/clock_0                          macrocell91         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Top:BUART:rx_state_0\/q        macrocell91   1250   1250  1068326  RISE       1
\Rx_Top:BUART:rx_status_3\/main_1  macrocell95   3869   5119  1074704  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Rx_Top:BUART:rx_status_3\/clock_0                         macrocell95         0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Right:BUART:rx_bitclk_enable\/q
Path End       : \Rx_Right:BUART:rx_load_fifo\/main_2
Capture Clock  : \Rx_Right:BUART:rx_load_fifo\/clock_0
Path slack     : 1074713p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Rx_Right_IntClock:R#1 vs. Rx_Right_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5110
-------------------------------------   ---- 
End-of-path arrival time (ps)           5110
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Rx_Right:BUART:rx_bitclk_enable\/clock_0                  macrocell73         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Right:BUART:rx_bitclk_enable\/q   macrocell73   1250   1250  1071559  RISE       1
\Rx_Right:BUART:rx_load_fifo\/main_2  macrocell76   3860   5110  1074713  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Rx_Right:BUART:rx_load_fifo\/clock_0                      macrocell76         0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Right:BUART:rx_bitclk_enable\/q
Path End       : \Rx_Right:BUART:rx_state_0\/main_2
Capture Clock  : \Rx_Right:BUART:rx_state_0\/clock_0
Path slack     : 1074713p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Rx_Right_IntClock:R#1 vs. Rx_Right_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5110
-------------------------------------   ---- 
End-of-path arrival time (ps)           5110
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Rx_Right:BUART:rx_bitclk_enable\/clock_0                  macrocell73         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Right:BUART:rx_bitclk_enable\/q  macrocell73   1250   1250  1071559  RISE       1
\Rx_Right:BUART:rx_state_0\/main_2   macrocell78   3860   5110  1074713  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Rx_Right:BUART:rx_state_0\/clock_0                        macrocell78         0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Right:BUART:rx_bitclk_enable\/q
Path End       : \Rx_Right:BUART:rx_state_2\/main_2
Capture Clock  : \Rx_Right:BUART:rx_state_2\/clock_0
Path slack     : 1074713p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Rx_Right_IntClock:R#1 vs. Rx_Right_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5110
-------------------------------------   ---- 
End-of-path arrival time (ps)           5110
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Rx_Right:BUART:rx_bitclk_enable\/clock_0                  macrocell73         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Right:BUART:rx_bitclk_enable\/q  macrocell73   1250   1250  1071559  RISE       1
\Rx_Right:BUART:rx_state_2\/main_2   macrocell79   3860   5110  1074713  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Rx_Right:BUART:rx_state_2\/clock_0                        macrocell79         0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Bottom:BUART:sRX:RxBitCounter\/count_0
Path End       : \Rx_Bottom:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \Rx_Bottom:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1074787p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Rx_Bottom_IntClock:R#1 vs. Rx_Bottom_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5036
-------------------------------------   ---- 
End-of-path arrival time (ps)           5036
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rx_Bottom:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Bottom:BUART:sRX:RxBitCounter\/count_0  count7cell    2110   2110  1074787  RISE       1
\Rx_Bottom:BUART:rx_bitclk_enable\/main_2   macrocell34   2926   5036  1074787  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rx_Bottom:BUART:rx_bitclk_enable\/clock_0                 macrocell34         0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Bottom:BUART:sRX:RxBitCounter\/count_1
Path End       : \Rx_Bottom:BUART:pollcount_0\/main_1
Capture Clock  : \Rx_Bottom:BUART:pollcount_0\/clock_0
Path slack     : 1074788p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Rx_Bottom_IntClock:R#1 vs. Rx_Bottom_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5035
-------------------------------------   ---- 
End-of-path arrival time (ps)           5035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rx_Bottom:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Bottom:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  1074788  RISE       1
\Rx_Bottom:BUART:pollcount_0\/main_1        macrocell31   2925   5035  1074788  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rx_Bottom:BUART:pollcount_0\/clock_0                      macrocell31         0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Bottom:BUART:sRX:RxBitCounter\/count_1
Path End       : \Rx_Bottom:BUART:pollcount_1\/main_1
Capture Clock  : \Rx_Bottom:BUART:pollcount_1\/clock_0
Path slack     : 1074788p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Rx_Bottom_IntClock:R#1 vs. Rx_Bottom_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5035
-------------------------------------   ---- 
End-of-path arrival time (ps)           5035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rx_Bottom:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Bottom:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  1074788  RISE       1
\Rx_Bottom:BUART:pollcount_1\/main_1        macrocell32   2925   5035  1074788  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rx_Bottom:BUART:pollcount_1\/clock_0                      macrocell32         0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Bottom:BUART:sRX:RxBitCounter\/count_1
Path End       : \Rx_Bottom:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \Rx_Bottom:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1074788p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Rx_Bottom_IntClock:R#1 vs. Rx_Bottom_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5035
-------------------------------------   ---- 
End-of-path arrival time (ps)           5035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rx_Bottom:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Bottom:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  1074788  RISE       1
\Rx_Bottom:BUART:rx_bitclk_enable\/main_1   macrocell34   2925   5035  1074788  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rx_Bottom:BUART:rx_bitclk_enable\/clock_0                 macrocell34         0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Back:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN13_0/main_1
Capture Clock  : MODIN13_0/clock_0
Path slack     : 1074789p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Rx_Back_IntClock:R#1 vs. Rx_Back_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5034
-------------------------------------   ---- 
End-of-path arrival time (ps)           5034
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Rx_Back:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Back:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  1074789  RISE       1
MODIN13_0/main_1                          macrocell1    2924   5034  1074789  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN13_0/clock_0                                          macrocell1          0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Back:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN13_1/main_1
Capture Clock  : MODIN13_1/clock_0
Path slack     : 1074789p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Rx_Back_IntClock:R#1 vs. Rx_Back_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5034
-------------------------------------   ---- 
End-of-path arrival time (ps)           5034
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Rx_Back:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Back:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  1074789  RISE       1
MODIN13_1/main_1                          macrocell2    2924   5034  1074789  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN13_1/clock_0                                          macrocell2          0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Back:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN13_0/main_0
Capture Clock  : MODIN13_0/clock_0
Path slack     : 1074791p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Rx_Back_IntClock:R#1 vs. Rx_Back_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5032
-------------------------------------   ---- 
End-of-path arrival time (ps)           5032
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Rx_Back:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Back:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  1074791  RISE       1
MODIN13_0/main_0                          macrocell1    2922   5032  1074791  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN13_0/clock_0                                          macrocell1          0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Back:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN13_1/main_0
Capture Clock  : MODIN13_1/clock_0
Path slack     : 1074791p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Rx_Back_IntClock:R#1 vs. Rx_Back_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5032
-------------------------------------   ---- 
End-of-path arrival time (ps)           5032
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Rx_Back:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Back:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  1074791  RISE       1
MODIN13_1/main_0                          macrocell2    2922   5032  1074791  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN13_1/clock_0                                          macrocell2          0      0  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Bottom:BUART:sRX:RxBitCounter\/count_2
Path End       : \Rx_Bottom:BUART:pollcount_0\/main_0
Capture Clock  : \Rx_Bottom:BUART:pollcount_0\/clock_0
Path slack     : 1074791p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Rx_Bottom_IntClock:R#1 vs. Rx_Bottom_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5032
-------------------------------------   ---- 
End-of-path arrival time (ps)           5032
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rx_Bottom:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Bottom:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  1074791  RISE       1
\Rx_Bottom:BUART:pollcount_0\/main_0        macrocell31   2922   5032  1074791  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rx_Bottom:BUART:pollcount_0\/clock_0                      macrocell31         0      0  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Bottom:BUART:sRX:RxBitCounter\/count_2
Path End       : \Rx_Bottom:BUART:pollcount_1\/main_0
Capture Clock  : \Rx_Bottom:BUART:pollcount_1\/clock_0
Path slack     : 1074791p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Rx_Bottom_IntClock:R#1 vs. Rx_Bottom_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5032
-------------------------------------   ---- 
End-of-path arrival time (ps)           5032
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rx_Bottom:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Bottom:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  1074791  RISE       1
\Rx_Bottom:BUART:pollcount_1\/main_0        macrocell32   2922   5032  1074791  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rx_Bottom:BUART:pollcount_1\/clock_0                      macrocell32         0      0  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Bottom:BUART:sRX:RxBitCounter\/count_2
Path End       : \Rx_Bottom:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \Rx_Bottom:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1074791p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Rx_Bottom_IntClock:R#1 vs. Rx_Bottom_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5032
-------------------------------------   ---- 
End-of-path arrival time (ps)           5032
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rx_Bottom:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Bottom:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  1074791  RISE       1
\Rx_Bottom:BUART:rx_bitclk_enable\/main_0   macrocell34   2922   5032  1074791  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rx_Bottom:BUART:rx_bitclk_enable\/clock_0                 macrocell34         0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Back:BUART:sRX:RxBitCounter\/count_0
Path End       : \Rx_Back:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \Rx_Back:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1074806p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Rx_Back_IntClock:R#1 vs. Rx_Back_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5018
-------------------------------------   ---- 
End-of-path arrival time (ps)           5018
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Rx_Back:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Back:BUART:sRX:RxBitCounter\/count_0  count7cell    2110   2110  1074806  RISE       1
\Rx_Back:BUART:rx_bitclk_enable\/main_2   macrocell19   2908   5018  1074806  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Rx_Back:BUART:rx_bitclk_enable\/clock_0                   macrocell19         0      0  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Back:BUART:sRX:RxBitCounter\/count_1
Path End       : \Rx_Back:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \Rx_Back:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1074808p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Rx_Back_IntClock:R#1 vs. Rx_Back_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5016
-------------------------------------   ---- 
End-of-path arrival time (ps)           5016
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Rx_Back:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Back:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  1074789  RISE       1
\Rx_Back:BUART:rx_bitclk_enable\/main_1   macrocell19   2906   5016  1074808  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Rx_Back:BUART:rx_bitclk_enable\/clock_0                   macrocell19         0      0  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Back:BUART:sRX:RxBitCounter\/count_2
Path End       : \Rx_Back:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \Rx_Back:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1074809p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Rx_Back_IntClock:R#1 vs. Rx_Back_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5015
-------------------------------------   ---- 
End-of-path arrival time (ps)           5015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Rx_Back:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Back:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  1074791  RISE       1
\Rx_Back:BUART:rx_bitclk_enable\/main_0   macrocell19   2905   5015  1074809  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Rx_Back:BUART:rx_bitclk_enable\/clock_0                   macrocell19         0      0  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Back:BUART:rx_bitclk_enable\/q
Path End       : \Rx_Back:BUART:rx_status_3\/main_2
Capture Clock  : \Rx_Back:BUART:rx_status_3\/clock_0
Path slack     : 1074846p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Rx_Back_IntClock:R#1 vs. Rx_Back_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4978
-------------------------------------   ---- 
End-of-path arrival time (ps)           4978
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Rx_Back:BUART:rx_bitclk_enable\/clock_0                   macrocell19         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Back:BUART:rx_bitclk_enable\/q  macrocell19   1250   1250  1072058  RISE       1
\Rx_Back:BUART:rx_status_3\/main_2  macrocell28   3728   4978  1074846  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Rx_Back:BUART:rx_status_3\/clock_0                        macrocell28         0      0  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Front:BUART:rx_load_fifo\/q
Path End       : \Rx_Front:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \Rx_Front:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1074868p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Rx_Front_IntClock:R#1 vs. Rx_Front_IntClock:R#2)   1083333
- Setup time                                                         -1930
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1081403

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6535
-------------------------------------   ---- 
End-of-path arrival time (ps)           6535
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Rx_Front:BUART:rx_load_fifo\/clock_0                      macrocell50         0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\Rx_Front:BUART:rx_load_fifo\/q            macrocell50     1250   1250  1071652  RISE       1
\Rx_Front:BUART:sRX:RxShifter:u0\/f0_load  datapathcell3   5285   6535  1074868  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Rx_Front:BUART:sRX:RxShifter:u0\/clock                    datapathcell3       0      0  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN17_0/q
Path End       : \Rx_Top:BUART:rx_state_0\/main_7
Capture Clock  : \Rx_Top:BUART:rx_state_0\/clock_0
Path slack     : 1074869p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (Rx_Top_IntClock:R#1 vs. Rx_Top_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4954
-------------------------------------   ---- 
End-of-path arrival time (ps)           4954
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
MODIN17_0/clock_0                                          macrocell3          0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
MODIN17_0/q                       macrocell3    1250   1250  1068449  RISE       1
\Rx_Top:BUART:rx_state_0\/main_7  macrocell91   3704   4954  1074869  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Rx_Top:BUART:rx_state_0\/clock_0                          macrocell91         0      0  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Right:BUART:sRX:RxBitCounter\/count_0
Path End       : \Rx_Right:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \Rx_Right:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1074875p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Rx_Right_IntClock:R#1 vs. Rx_Right_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4948
-------------------------------------   ---- 
End-of-path arrival time (ps)           4948
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Rx_Right:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Right:BUART:sRX:RxBitCounter\/count_0  count7cell    2110   2110  1074875  RISE       1
\Rx_Right:BUART:rx_bitclk_enable\/main_2   macrocell73   2838   4948  1074875  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Rx_Right:BUART:rx_bitclk_enable\/clock_0                  macrocell73         0      0  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Left:BUART:sRX:RxBitCounter\/count_0
Path End       : \Rx_Left:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \Rx_Left:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1074878p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Rx_Left_IntClock:R#1 vs. Rx_Left_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4945
-------------------------------------   ---- 
End-of-path arrival time (ps)           4945
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Rx_Left:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Left:BUART:sRX:RxBitCounter\/count_0  count7cell    2110   2110  1074878  RISE       1
\Rx_Left:BUART:rx_bitclk_enable\/main_2   macrocell60   2835   4945  1074878  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Rx_Left:BUART:rx_bitclk_enable\/clock_0                   macrocell60         0      0  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Left:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN9_0/main_2
Capture Clock  : MODIN9_0/clock_0
Path slack     : 1074879p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Rx_Left_IntClock:R#1 vs. Rx_Left_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4944
-------------------------------------   ---- 
End-of-path arrival time (ps)           4944
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Rx_Left:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Left:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  1074879  RISE       1
MODIN9_0/main_2                           macrocell9    2834   4944  1074879  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell9          0      0  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Left:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN9_1/main_2
Capture Clock  : MODIN9_1/clock_0
Path slack     : 1074879p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Rx_Left_IntClock:R#1 vs. Rx_Left_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4944
-------------------------------------   ---- 
End-of-path arrival time (ps)           4944
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Rx_Left:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Left:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  1074879  RISE       1
MODIN9_1/main_2                           macrocell10   2834   4944  1074879  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell10         0      0  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Left:BUART:sRX:RxBitCounter\/count_1
Path End       : \Rx_Left:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \Rx_Left:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1074879p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Rx_Left_IntClock:R#1 vs. Rx_Left_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4944
-------------------------------------   ---- 
End-of-path arrival time (ps)           4944
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Rx_Left:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Left:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  1074879  RISE       1
\Rx_Left:BUART:rx_bitclk_enable\/main_1   macrocell60   2834   4944  1074879  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Rx_Left:BUART:rx_bitclk_enable\/clock_0                   macrocell60         0      0  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Right:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN1_0/main_1
Capture Clock  : MODIN1_0/clock_0
Path slack     : 1074879p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Rx_Right_IntClock:R#1 vs. Rx_Right_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4944
-------------------------------------   ---- 
End-of-path arrival time (ps)           4944
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Rx_Right:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Right:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  1074879  RISE       1
MODIN1_0/main_1                            macrocell5    2834   4944  1074879  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell5          0      0  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Right:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN1_1/main_1
Capture Clock  : MODIN1_1/clock_0
Path slack     : 1074879p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Rx_Right_IntClock:R#1 vs. Rx_Right_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4944
-------------------------------------   ---- 
End-of-path arrival time (ps)           4944
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Rx_Right:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Right:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  1074879  RISE       1
MODIN1_1/main_1                            macrocell6    2834   4944  1074879  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell6          0      0  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Right:BUART:sRX:RxBitCounter\/count_1
Path End       : \Rx_Right:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \Rx_Right:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1074879p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Rx_Right_IntClock:R#1 vs. Rx_Right_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4944
-------------------------------------   ---- 
End-of-path arrival time (ps)           4944
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Rx_Right:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Right:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  1074879  RISE       1
\Rx_Right:BUART:rx_bitclk_enable\/main_1   macrocell73   2834   4944  1074879  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Rx_Right:BUART:rx_bitclk_enable\/clock_0                  macrocell73         0      0  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Left:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN9_0/main_1
Capture Clock  : MODIN9_0/clock_0
Path slack     : 1074880p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Rx_Left_IntClock:R#1 vs. Rx_Left_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4943
-------------------------------------   ---- 
End-of-path arrival time (ps)           4943
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Rx_Left:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Left:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  1074880  RISE       1
MODIN9_0/main_1                           macrocell9    2833   4943  1074880  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell9          0      0  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Left:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN9_1/main_1
Capture Clock  : MODIN9_1/clock_0
Path slack     : 1074880p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Rx_Left_IntClock:R#1 vs. Rx_Left_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4943
-------------------------------------   ---- 
End-of-path arrival time (ps)           4943
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Rx_Left:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Left:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  1074880  RISE       1
MODIN9_1/main_1                           macrocell10   2833   4943  1074880  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell10         0      0  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Left:BUART:sRX:RxBitCounter\/count_2
Path End       : \Rx_Left:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \Rx_Left:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1074880p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Rx_Left_IntClock:R#1 vs. Rx_Left_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4943
-------------------------------------   ---- 
End-of-path arrival time (ps)           4943
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Rx_Left:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Left:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  1074880  RISE       1
\Rx_Left:BUART:rx_bitclk_enable\/main_0   macrocell60   2833   4943  1074880  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Rx_Left:BUART:rx_bitclk_enable\/clock_0                   macrocell60         0      0  RISE       1



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Right:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN1_0/main_0
Capture Clock  : MODIN1_0/clock_0
Path slack     : 1074880p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Rx_Right_IntClock:R#1 vs. Rx_Right_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4943
-------------------------------------   ---- 
End-of-path arrival time (ps)           4943
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Rx_Right:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Right:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  1074880  RISE       1
MODIN1_0/main_0                            macrocell5    2833   4943  1074880  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell5          0      0  RISE       1



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Right:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN1_1/main_0
Capture Clock  : MODIN1_1/clock_0
Path slack     : 1074880p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Rx_Right_IntClock:R#1 vs. Rx_Right_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4943
-------------------------------------   ---- 
End-of-path arrival time (ps)           4943
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Rx_Right:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Right:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  1074880  RISE       1
MODIN1_1/main_0                            macrocell6    2833   4943  1074880  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell6          0      0  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Right:BUART:sRX:RxBitCounter\/count_2
Path End       : \Rx_Right:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \Rx_Right:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1074880p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Rx_Right_IntClock:R#1 vs. Rx_Right_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4943
-------------------------------------   ---- 
End-of-path arrival time (ps)           4943
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Rx_Right:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Right:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  1074880  RISE       1
\Rx_Right:BUART:rx_bitclk_enable\/main_0   macrocell73   2833   4943  1074880  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Rx_Right:BUART:rx_bitclk_enable\/clock_0                  macrocell73         0      0  RISE       1



++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Top:BUART:rx_address_detected\/q
Path End       : \Rx_Top:BUART:rx_status_3\/main_0
Capture Clock  : \Rx_Top:BUART:rx_status_3\/clock_0
Path slack     : 1074896p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (Rx_Top_IntClock:R#1 vs. Rx_Top_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4927
-------------------------------------   ---- 
End-of-path arrival time (ps)           4927
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Rx_Top:BUART:rx_address_detected\/clock_0                 macrocell85         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Top:BUART:rx_address_detected\/q  macrocell85   1250   1250  1068518  RISE       1
\Rx_Top:BUART:rx_status_3\/main_0     macrocell95   3677   4927  1074896  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Rx_Top:BUART:rx_status_3\/clock_0                         macrocell95         0      0  RISE       1



++++ Path 287 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Back:BUART:rx_address_detected\/q
Path End       : \Rx_Back:BUART:rx_load_fifo\/main_0
Capture Clock  : \Rx_Back:BUART:rx_load_fifo\/clock_0
Path slack     : 1074949p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Rx_Back_IntClock:R#1 vs. Rx_Back_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4874
-------------------------------------   ---- 
End-of-path arrival time (ps)           4874
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Rx_Back:BUART:rx_address_detected\/clock_0                macrocell18         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Back:BUART:rx_address_detected\/q  macrocell18   1250   1250  1068292  RISE       1
\Rx_Back:BUART:rx_load_fifo\/main_0    macrocell22   3624   4874  1074949  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Rx_Back:BUART:rx_load_fifo\/clock_0                       macrocell22         0      0  RISE       1



++++ Path 288 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Back:BUART:rx_address_detected\/q
Path End       : \Rx_Back:BUART:rx_state_0\/main_0
Capture Clock  : \Rx_Back:BUART:rx_state_0\/clock_0
Path slack     : 1074949p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Rx_Back_IntClock:R#1 vs. Rx_Back_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4874
-------------------------------------   ---- 
End-of-path arrival time (ps)           4874
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Rx_Back:BUART:rx_address_detected\/clock_0                macrocell18         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Back:BUART:rx_address_detected\/q  macrocell18   1250   1250  1068292  RISE       1
\Rx_Back:BUART:rx_state_0\/main_0      macrocell24   3624   4874  1074949  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Rx_Back:BUART:rx_state_0\/clock_0                         macrocell24         0      0  RISE       1



++++ Path 289 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Back:BUART:rx_address_detected\/q
Path End       : \Rx_Back:BUART:rx_state_2\/main_0
Capture Clock  : \Rx_Back:BUART:rx_state_2\/clock_0
Path slack     : 1074949p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Rx_Back_IntClock:R#1 vs. Rx_Back_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4874
-------------------------------------   ---- 
End-of-path arrival time (ps)           4874
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Rx_Back:BUART:rx_address_detected\/clock_0                macrocell18         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Back:BUART:rx_address_detected\/q  macrocell18   1250   1250  1068292  RISE       1
\Rx_Back:BUART:rx_state_2\/main_0      macrocell25   3624   4874  1074949  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Rx_Back:BUART:rx_state_2\/clock_0                         macrocell25         0      0  RISE       1



++++ Path 290 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Left:BUART:rx_bitclk_enable\/q
Path End       : \Rx_Left:BUART:rx_state_0\/main_3
Capture Clock  : \Rx_Left:BUART:rx_state_0\/clock_0
Path slack     : 1075051p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Rx_Left_IntClock:R#1 vs. Rx_Left_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4772
-------------------------------------   ---- 
End-of-path arrival time (ps)           4772
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Rx_Left:BUART:rx_bitclk_enable\/clock_0                   macrocell60         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Left:BUART:rx_bitclk_enable\/q  macrocell60   1250   1250  1072278  RISE       1
\Rx_Left:BUART:rx_state_0\/main_3   macrocell65   3522   4772  1075051  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Rx_Left:BUART:rx_state_0\/clock_0                         macrocell65         0      0  RISE       1



++++ Path 291 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Left:BUART:rx_bitclk_enable\/q
Path End       : \Rx_Left:BUART:rx_state_2\/main_3
Capture Clock  : \Rx_Left:BUART:rx_state_2\/clock_0
Path slack     : 1075051p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Rx_Left_IntClock:R#1 vs. Rx_Left_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4772
-------------------------------------   ---- 
End-of-path arrival time (ps)           4772
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Rx_Left:BUART:rx_bitclk_enable\/clock_0                   macrocell60         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Left:BUART:rx_bitclk_enable\/q  macrocell60   1250   1250  1072278  RISE       1
\Rx_Left:BUART:rx_state_2\/main_3   macrocell66   3522   4772  1075051  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Rx_Left:BUART:rx_state_2\/clock_0                         macrocell66         0      0  RISE       1



++++ Path 292 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Left:BUART:rx_bitclk_enable\/q
Path End       : \Rx_Left:BUART:rx_state_3\/main_2
Capture Clock  : \Rx_Left:BUART:rx_state_3\/clock_0
Path slack     : 1075051p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Rx_Left_IntClock:R#1 vs. Rx_Left_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4772
-------------------------------------   ---- 
End-of-path arrival time (ps)           4772
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Rx_Left:BUART:rx_bitclk_enable\/clock_0                   macrocell60         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Left:BUART:rx_bitclk_enable\/q  macrocell60   1250   1250  1072278  RISE       1
\Rx_Left:BUART:rx_state_3\/main_2   macrocell67   3522   4772  1075051  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Rx_Left:BUART:rx_state_3\/clock_0                         macrocell67         0      0  RISE       1



++++ Path 293 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Top:BUART:rx_state_3\/q
Path End       : \Rx_Top:BUART:rx_load_fifo\/main_3
Capture Clock  : \Rx_Top:BUART:rx_load_fifo\/clock_0
Path slack     : 1075060p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (Rx_Top_IntClock:R#1 vs. Rx_Top_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4764
-------------------------------------   ---- 
End-of-path arrival time (ps)           4764
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Rx_Top:BUART:rx_state_3\/clock_0                          macrocell93         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Top:BUART:rx_state_3\/q         macrocell93   1250   1250  1067731  RISE       1
\Rx_Top:BUART:rx_load_fifo\/main_3  macrocell89   3514   4764  1075060  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Rx_Top:BUART:rx_load_fifo\/clock_0                        macrocell89         0      0  RISE       1



++++ Path 294 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Top:BUART:rx_state_3\/q
Path End       : \Rx_Top:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \Rx_Top:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075060p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (Rx_Top_IntClock:R#1 vs. Rx_Top_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4764
-------------------------------------   ---- 
End-of-path arrival time (ps)           4764
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Rx_Top:BUART:rx_state_3\/clock_0                          macrocell93         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Top:BUART:rx_state_3\/q               macrocell93   1250   1250  1067731  RISE       1
\Rx_Top:BUART:rx_state_stop1_reg\/main_2  macrocell94   3514   4764  1075060  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Rx_Top:BUART:rx_state_stop1_reg\/clock_0                  macrocell94         0      0  RISE       1



++++ Path 295 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Left:BUART:rx_bitclk_enable\/q
Path End       : \Rx_Left:BUART:rx_status_3\/main_3
Capture Clock  : \Rx_Left:BUART:rx_status_3\/clock_0
Path slack     : 1075061p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Rx_Left_IntClock:R#1 vs. Rx_Left_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4763
-------------------------------------   ---- 
End-of-path arrival time (ps)           4763
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Rx_Left:BUART:rx_bitclk_enable\/clock_0                   macrocell60         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Left:BUART:rx_bitclk_enable\/q  macrocell60   1250   1250  1072278  RISE       1
\Rx_Left:BUART:rx_status_3\/main_3  macrocell69   3513   4763  1075061  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Rx_Left:BUART:rx_status_3\/clock_0                        macrocell69         0      0  RISE       1



++++ Path 296 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Top:BUART:rx_state_2\/q
Path End       : \Rx_Top:BUART:rx_status_3\/main_4
Capture Clock  : \Rx_Top:BUART:rx_status_3\/clock_0
Path slack     : 1075062p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (Rx_Top_IntClock:R#1 vs. Rx_Top_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4761
-------------------------------------   ---- 
End-of-path arrival time (ps)           4761
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Rx_Top:BUART:rx_state_2\/clock_0                          macrocell92         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Top:BUART:rx_state_2\/q        macrocell92   1250   1250  1068684  RISE       1
\Rx_Top:BUART:rx_status_3\/main_4  macrocell95   3511   4761  1075062  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Rx_Top:BUART:rx_status_3\/clock_0                         macrocell95         0      0  RISE       1



++++ Path 297 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Front:BUART:rx_state_2\/q
Path End       : \Rx_Front:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \Rx_Front:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075081p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Rx_Front_IntClock:R#1 vs. Rx_Front_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4742
-------------------------------------   ---- 
End-of-path arrival time (ps)           4742
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Rx_Front:BUART:rx_state_2\/clock_0                        macrocell53         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Front:BUART:rx_state_2\/q               macrocell53   1250   1250  1065255  RISE       1
\Rx_Front:BUART:rx_state_stop1_reg\/main_3  macrocell55   3492   4742  1075081  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Rx_Front:BUART:rx_state_stop1_reg\/clock_0                macrocell55         0      0  RISE       1



++++ Path 298 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Front:BUART:rx_state_2\/q
Path End       : \Rx_Front:BUART:rx_status_3\/main_4
Capture Clock  : \Rx_Front:BUART:rx_status_3\/clock_0
Path slack     : 1075081p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Rx_Front_IntClock:R#1 vs. Rx_Front_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4742
-------------------------------------   ---- 
End-of-path arrival time (ps)           4742
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Rx_Front:BUART:rx_state_2\/clock_0                        macrocell53         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Front:BUART:rx_state_2\/q        macrocell53   1250   1250  1065255  RISE       1
\Rx_Front:BUART:rx_status_3\/main_4  macrocell56   3492   4742  1075081  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Rx_Front:BUART:rx_status_3\/clock_0                       macrocell56         0      0  RISE       1



++++ Path 299 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Left:BUART:rx_state_2\/q
Path End       : \Rx_Left:BUART:rx_load_fifo\/main_4
Capture Clock  : \Rx_Left:BUART:rx_load_fifo\/clock_0
Path slack     : 1075133p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Rx_Left_IntClock:R#1 vs. Rx_Left_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4690
-------------------------------------   ---- 
End-of-path arrival time (ps)           4690
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Rx_Left:BUART:rx_state_2\/clock_0                         macrocell66         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Left:BUART:rx_state_2\/q         macrocell66   1250   1250  1069708  RISE       1
\Rx_Left:BUART:rx_load_fifo\/main_4  macrocell63   3440   4690  1075133  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Rx_Left:BUART:rx_load_fifo\/clock_0                       macrocell63         0      0  RISE       1



++++ Path 300 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Left:BUART:rx_state_2\/q
Path End       : \Rx_Left:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \Rx_Left:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075133p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Rx_Left_IntClock:R#1 vs. Rx_Left_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4690
-------------------------------------   ---- 
End-of-path arrival time (ps)           4690
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Rx_Left:BUART:rx_state_2\/clock_0                         macrocell66         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Left:BUART:rx_state_2\/q               macrocell66   1250   1250  1069708  RISE       1
\Rx_Left:BUART:rx_state_stop1_reg\/main_3  macrocell68   3440   4690  1075133  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Rx_Left:BUART:rx_state_stop1_reg\/clock_0                 macrocell68         0      0  RISE       1



++++ Path 301 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Right:BUART:rx_state_2\/q
Path End       : \Rx_Right:BUART:rx_state_3\/main_4
Capture Clock  : \Rx_Right:BUART:rx_state_3\/clock_0
Path slack     : 1075136p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Rx_Right_IntClock:R#1 vs. Rx_Right_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4687
-------------------------------------   ---- 
End-of-path arrival time (ps)           4687
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Rx_Right:BUART:rx_state_2\/clock_0                        macrocell79         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Right:BUART:rx_state_2\/q       macrocell79   1250   1250  1069737  RISE       1
\Rx_Right:BUART:rx_state_3\/main_4  macrocell80   3437   4687  1075136  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Rx_Right:BUART:rx_state_3\/clock_0                        macrocell80         0      0  RISE       1



++++ Path 302 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Right:BUART:rx_state_2\/q
Path End       : \Rx_Right:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \Rx_Right:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075136p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Rx_Right_IntClock:R#1 vs. Rx_Right_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4687
-------------------------------------   ---- 
End-of-path arrival time (ps)           4687
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Rx_Right:BUART:rx_state_2\/clock_0                        macrocell79         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Right:BUART:rx_state_2\/q               macrocell79   1250   1250  1069737  RISE       1
\Rx_Right:BUART:rx_state_stop1_reg\/main_3  macrocell81   3437   4687  1075136  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Rx_Right:BUART:rx_state_stop1_reg\/clock_0                macrocell81         0      0  RISE       1



++++ Path 303 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tx:BUART:tx_state_0\/q
Path End       : \Tx:BUART:tx_state_1\/main_1
Capture Clock  : \Tx:BUART:tx_state_1\/clock_0
Path slack     : 1075142p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (Tx_IntClock:R#1 vs. Tx_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4681
-------------------------------------   ---- 
End-of-path arrival time (ps)           4681
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\Tx:BUART:tx_state_0\/clock_0                              macrocell100        0      0  RISE       1

Data path
pin name                      model name    delay     AT    slack  edge  Fanout
----------------------------  ------------  -----  -----  -------  ----  ------
\Tx:BUART:tx_state_0\/q       macrocell100   1250   1250  1060489  RISE       1
\Tx:BUART:tx_state_1\/main_1  macrocell101   3431   4681  1075142  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\Tx:BUART:tx_state_1\/clock_0                              macrocell101        0      0  RISE       1



++++ Path 304 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tx:BUART:tx_state_0\/q
Path End       : \Tx:BUART:txn\/main_2
Capture Clock  : \Tx:BUART:txn\/clock_0
Path slack     : 1075142p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (Tx_IntClock:R#1 vs. Tx_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4681
-------------------------------------   ---- 
End-of-path arrival time (ps)           4681
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\Tx:BUART:tx_state_0\/clock_0                              macrocell100        0      0  RISE       1

Data path
pin name                 model name    delay     AT    slack  edge  Fanout
-----------------------  ------------  -----  -----  -------  ----  ------
\Tx:BUART:tx_state_0\/q  macrocell100   1250   1250  1060489  RISE       1
\Tx:BUART:txn\/main_2    macrocell105   3431   4681  1075142  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\Tx:BUART:txn\/clock_0                                     macrocell105        0      0  RISE       1



++++ Path 305 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Left:BUART:rx_state_3\/q
Path End       : \Rx_Left:BUART:rx_load_fifo\/main_3
Capture Clock  : \Rx_Left:BUART:rx_load_fifo\/clock_0
Path slack     : 1075142p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Rx_Left_IntClock:R#1 vs. Rx_Left_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4681
-------------------------------------   ---- 
End-of-path arrival time (ps)           4681
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Rx_Left:BUART:rx_state_3\/clock_0                         macrocell67         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Left:BUART:rx_state_3\/q         macrocell67   1250   1250  1069719  RISE       1
\Rx_Left:BUART:rx_load_fifo\/main_3  macrocell63   3431   4681  1075142  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Rx_Left:BUART:rx_load_fifo\/clock_0                       macrocell63         0      0  RISE       1



++++ Path 306 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Left:BUART:rx_state_3\/q
Path End       : \Rx_Left:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \Rx_Left:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075142p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Rx_Left_IntClock:R#1 vs. Rx_Left_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4681
-------------------------------------   ---- 
End-of-path arrival time (ps)           4681
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Rx_Left:BUART:rx_state_3\/clock_0                         macrocell67         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Left:BUART:rx_state_3\/q               macrocell67   1250   1250  1069719  RISE       1
\Rx_Left:BUART:rx_state_stop1_reg\/main_2  macrocell68   3431   4681  1075142  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Rx_Left:BUART:rx_state_stop1_reg\/clock_0                 macrocell68         0      0  RISE       1



++++ Path 307 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Left:BUART:sRX:RxBitCounter\/count_4
Path End       : \Rx_Left:BUART:rx_state_0\/main_10
Capture Clock  : \Rx_Left:BUART:rx_state_0\/clock_0
Path slack     : 1075144p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Rx_Left_IntClock:R#1 vs. Rx_Left_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4679
-------------------------------------   ---- 
End-of-path arrival time (ps)           4679
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Rx_Left:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Left:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  1074423  RISE       1
\Rx_Left:BUART:rx_state_0\/main_10        macrocell65   2569   4679  1075144  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Rx_Left:BUART:rx_state_0\/clock_0                         macrocell65         0      0  RISE       1



++++ Path 308 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Left:BUART:sRX:RxBitCounter\/count_4
Path End       : \Rx_Left:BUART:rx_state_2\/main_9
Capture Clock  : \Rx_Left:BUART:rx_state_2\/clock_0
Path slack     : 1075144p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Rx_Left_IntClock:R#1 vs. Rx_Left_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4679
-------------------------------------   ---- 
End-of-path arrival time (ps)           4679
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Rx_Left:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Left:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  1074423  RISE       1
\Rx_Left:BUART:rx_state_2\/main_9         macrocell66   2569   4679  1075144  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Rx_Left:BUART:rx_state_2\/clock_0                         macrocell66         0      0  RISE       1



++++ Path 309 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Left:BUART:sRX:RxBitCounter\/count_4
Path End       : \Rx_Left:BUART:rx_state_3\/main_7
Capture Clock  : \Rx_Left:BUART:rx_state_3\/clock_0
Path slack     : 1075144p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Rx_Left_IntClock:R#1 vs. Rx_Left_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4679
-------------------------------------   ---- 
End-of-path arrival time (ps)           4679
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Rx_Left:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Left:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  1074423  RISE       1
\Rx_Left:BUART:rx_state_3\/main_7         macrocell67   2569   4679  1075144  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Rx_Left:BUART:rx_state_3\/clock_0                         macrocell67         0      0  RISE       1



++++ Path 310 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tx:BUART:tx_state_1\/q
Path End       : \Tx:BUART:tx_state_1\/main_0
Capture Clock  : \Tx:BUART:tx_state_1\/clock_0
Path slack     : 1075162p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (Tx_IntClock:R#1 vs. Tx_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4662
-------------------------------------   ---- 
End-of-path arrival time (ps)           4662
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\Tx:BUART:tx_state_1\/clock_0                              macrocell101        0      0  RISE       1

Data path
pin name                      model name    delay     AT    slack  edge  Fanout
----------------------------  ------------  -----  -----  -------  ----  ------
\Tx:BUART:tx_state_1\/q       macrocell101   1250   1250  1060526  RISE       1
\Tx:BUART:tx_state_1\/main_0  macrocell101   3412   4662  1075162  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\Tx:BUART:tx_state_1\/clock_0                              macrocell101        0      0  RISE       1



++++ Path 311 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tx:BUART:tx_state_1\/q
Path End       : \Tx:BUART:txn\/main_1
Capture Clock  : \Tx:BUART:txn\/clock_0
Path slack     : 1075162p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (Tx_IntClock:R#1 vs. Tx_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4662
-------------------------------------   ---- 
End-of-path arrival time (ps)           4662
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\Tx:BUART:tx_state_1\/clock_0                              macrocell101        0      0  RISE       1

Data path
pin name                 model name    delay     AT    slack  edge  Fanout
-----------------------  ------------  -----  -----  -------  ----  ------
\Tx:BUART:tx_state_1\/q  macrocell101   1250   1250  1060526  RISE       1
\Tx:BUART:txn\/main_1    macrocell105   3412   4662  1075162  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\Tx:BUART:txn\/clock_0                                     macrocell105        0      0  RISE       1



++++ Path 312 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Right:BUART:sRX:RxBitCounter\/count_5
Path End       : \Rx_Right:BUART:rx_load_fifo\/main_6
Capture Clock  : \Rx_Right:BUART:rx_load_fifo\/clock_0
Path slack     : 1075170p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Rx_Right_IntClock:R#1 vs. Rx_Right_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4653
-------------------------------------   ---- 
End-of-path arrival time (ps)           4653
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Rx_Right:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Right:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  1074435  RISE       1
\Rx_Right:BUART:rx_load_fifo\/main_6       macrocell76   2543   4653  1075170  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Rx_Right:BUART:rx_load_fifo\/clock_0                      macrocell76         0      0  RISE       1



++++ Path 313 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Right:BUART:sRX:RxBitCounter\/count_5
Path End       : \Rx_Right:BUART:rx_state_0\/main_9
Capture Clock  : \Rx_Right:BUART:rx_state_0\/clock_0
Path slack     : 1075170p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Rx_Right_IntClock:R#1 vs. Rx_Right_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4653
-------------------------------------   ---- 
End-of-path arrival time (ps)           4653
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Rx_Right:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Right:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  1074435  RISE       1
\Rx_Right:BUART:rx_state_0\/main_9         macrocell78   2543   4653  1075170  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Rx_Right:BUART:rx_state_0\/clock_0                        macrocell78         0      0  RISE       1



++++ Path 314 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Right:BUART:sRX:RxBitCounter\/count_5
Path End       : \Rx_Right:BUART:rx_state_2\/main_8
Capture Clock  : \Rx_Right:BUART:rx_state_2\/clock_0
Path slack     : 1075170p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Rx_Right_IntClock:R#1 vs. Rx_Right_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4653
-------------------------------------   ---- 
End-of-path arrival time (ps)           4653
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Rx_Right:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Right:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  1074435  RISE       1
\Rx_Right:BUART:rx_state_2\/main_8         macrocell79   2543   4653  1075170  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Rx_Right:BUART:rx_state_2\/clock_0                        macrocell79         0      0  RISE       1



++++ Path 315 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Right:BUART:sRX:RxBitCounter\/count_6
Path End       : \Rx_Right:BUART:rx_load_fifo\/main_5
Capture Clock  : \Rx_Right:BUART:rx_load_fifo\/clock_0
Path slack     : 1075173p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Rx_Right_IntClock:R#1 vs. Rx_Right_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4650
-------------------------------------   ---- 
End-of-path arrival time (ps)           4650
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Rx_Right:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Right:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  1074445  RISE       1
\Rx_Right:BUART:rx_load_fifo\/main_5       macrocell76   2540   4650  1075173  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Rx_Right:BUART:rx_load_fifo\/clock_0                      macrocell76         0      0  RISE       1



++++ Path 316 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Right:BUART:sRX:RxBitCounter\/count_6
Path End       : \Rx_Right:BUART:rx_state_0\/main_8
Capture Clock  : \Rx_Right:BUART:rx_state_0\/clock_0
Path slack     : 1075173p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Rx_Right_IntClock:R#1 vs. Rx_Right_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4650
-------------------------------------   ---- 
End-of-path arrival time (ps)           4650
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Rx_Right:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Right:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  1074445  RISE       1
\Rx_Right:BUART:rx_state_0\/main_8         macrocell78   2540   4650  1075173  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Rx_Right:BUART:rx_state_0\/clock_0                        macrocell78         0      0  RISE       1



++++ Path 317 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Right:BUART:sRX:RxBitCounter\/count_6
Path End       : \Rx_Right:BUART:rx_state_2\/main_7
Capture Clock  : \Rx_Right:BUART:rx_state_2\/clock_0
Path slack     : 1075173p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Rx_Right_IntClock:R#1 vs. Rx_Right_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4650
-------------------------------------   ---- 
End-of-path arrival time (ps)           4650
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Rx_Right:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Right:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  1074445  RISE       1
\Rx_Right:BUART:rx_state_2\/main_7         macrocell79   2540   4650  1075173  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Rx_Right:BUART:rx_state_2\/clock_0                        macrocell79         0      0  RISE       1



++++ Path 318 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN13_1/q
Path End       : \Rx_Back:BUART:rx_status_3\/main_6
Capture Clock  : \Rx_Back:BUART:rx_status_3\/clock_0
Path slack     : 1075175p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Rx_Back_IntClock:R#1 vs. Rx_Back_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4649
-------------------------------------   ---- 
End-of-path arrival time (ps)           4649
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN13_1/clock_0                                          macrocell2          0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
MODIN13_1/q                         macrocell2    1250   1250  1067833  RISE       1
\Rx_Back:BUART:rx_status_3\/main_6  macrocell28   3399   4649  1075175  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Rx_Back:BUART:rx_status_3\/clock_0                        macrocell28         0      0  RISE       1



++++ Path 319 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Bottom:BUART:rx_address_detected\/q
Path End       : \Rx_Bottom:BUART:rx_load_fifo\/main_0
Capture Clock  : \Rx_Bottom:BUART:rx_load_fifo\/clock_0
Path slack     : 1075186p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Rx_Bottom_IntClock:R#1 vs. Rx_Bottom_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4637
-------------------------------------   ---- 
End-of-path arrival time (ps)           4637
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rx_Bottom:BUART:rx_address_detected\/clock_0              macrocell33         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Bottom:BUART:rx_address_detected\/q  macrocell33   1250   1250  1068923  RISE       1
\Rx_Bottom:BUART:rx_load_fifo\/main_0    macrocell37   3387   4637  1075186  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rx_Bottom:BUART:rx_load_fifo\/clock_0                     macrocell37         0      0  RISE       1



++++ Path 320 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Bottom:BUART:rx_address_detected\/q
Path End       : \Rx_Bottom:BUART:rx_state_0\/main_0
Capture Clock  : \Rx_Bottom:BUART:rx_state_0\/clock_0
Path slack     : 1075186p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Rx_Bottom_IntClock:R#1 vs. Rx_Bottom_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4637
-------------------------------------   ---- 
End-of-path arrival time (ps)           4637
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rx_Bottom:BUART:rx_address_detected\/clock_0              macrocell33         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Bottom:BUART:rx_address_detected\/q  macrocell33   1250   1250  1068923  RISE       1
\Rx_Bottom:BUART:rx_state_0\/main_0      macrocell39   3387   4637  1075186  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rx_Bottom:BUART:rx_state_0\/clock_0                       macrocell39         0      0  RISE       1



++++ Path 321 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Bottom:BUART:rx_address_detected\/q
Path End       : \Rx_Bottom:BUART:rx_state_2\/main_0
Capture Clock  : \Rx_Bottom:BUART:rx_state_2\/clock_0
Path slack     : 1075186p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Rx_Bottom_IntClock:R#1 vs. Rx_Bottom_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4637
-------------------------------------   ---- 
End-of-path arrival time (ps)           4637
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rx_Bottom:BUART:rx_address_detected\/clock_0              macrocell33         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Bottom:BUART:rx_address_detected\/q  macrocell33   1250   1250  1068923  RISE       1
\Rx_Bottom:BUART:rx_state_2\/main_0      macrocell40   3387   4637  1075186  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rx_Bottom:BUART:rx_state_2\/clock_0                       macrocell40         0      0  RISE       1



++++ Path 322 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tx:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \Tx:BUART:tx_state_1\/main_4
Capture Clock  : \Tx:BUART:tx_state_1\/clock_0
Path slack     : 1075186p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (Tx_IntClock:R#1 vs. Tx_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4637
-------------------------------------   ---- 
End-of-path arrival time (ps)           4637
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\Tx:BUART:sTX:sCLOCK:TxBitClkGen\/clock                    datapathcell8       0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\Tx:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell8   1000   1000  1074610  RISE       1
\Tx:BUART:tx_state_1\/main_4               macrocell101    3637   4637  1075186  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\Tx:BUART:tx_state_1\/clock_0                              macrocell101        0      0  RISE       1



++++ Path 323 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tx:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \Tx:BUART:txn\/main_5
Capture Clock  : \Tx:BUART:txn\/clock_0
Path slack     : 1075186p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (Tx_IntClock:R#1 vs. Tx_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4637
-------------------------------------   ---- 
End-of-path arrival time (ps)           4637
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\Tx:BUART:sTX:sCLOCK:TxBitClkGen\/clock                    datapathcell8       0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\Tx:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell8   1000   1000  1074610  RISE       1
\Tx:BUART:txn\/main_5                      macrocell105    3637   4637  1075186  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\Tx:BUART:txn\/clock_0                                     macrocell105        0      0  RISE       1



++++ Path 324 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Back:BUART:rx_state_3\/q
Path End       : \Rx_Back:BUART:rx_status_3\/main_3
Capture Clock  : \Rx_Back:BUART:rx_status_3\/clock_0
Path slack     : 1075188p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Rx_Back_IntClock:R#1 vs. Rx_Back_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4636
-------------------------------------   ---- 
End-of-path arrival time (ps)           4636
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Rx_Back:BUART:rx_state_3\/clock_0                         macrocell26         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Back:BUART:rx_state_3\/q        macrocell26   1250   1250  1068800  RISE       1
\Rx_Back:BUART:rx_status_3\/main_3  macrocell28   3386   4636  1075188  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Rx_Back:BUART:rx_status_3\/clock_0                        macrocell28         0      0  RISE       1



++++ Path 325 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN13_1/q
Path End       : \Rx_Back:BUART:rx_state_0\/main_6
Capture Clock  : \Rx_Back:BUART:rx_state_0\/clock_0
Path slack     : 1075188p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Rx_Back_IntClock:R#1 vs. Rx_Back_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4635
-------------------------------------   ---- 
End-of-path arrival time (ps)           4635
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN13_1/clock_0                                          macrocell2          0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
MODIN13_1/q                        macrocell2    1250   1250  1067833  RISE       1
\Rx_Back:BUART:rx_state_0\/main_6  macrocell24   3385   4635  1075188  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Rx_Back:BUART:rx_state_0\/clock_0                         macrocell24         0      0  RISE       1



++++ Path 326 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Bottom:BUART:pollcount_0\/q
Path End       : \Rx_Bottom:BUART:rx_status_3\/main_7
Capture Clock  : \Rx_Bottom:BUART:rx_status_3\/clock_0
Path slack     : 1075199p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Rx_Bottom_IntClock:R#1 vs. Rx_Bottom_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4625
-------------------------------------   ---- 
End-of-path arrival time (ps)           4625
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rx_Bottom:BUART:pollcount_0\/clock_0                      macrocell31         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Bottom:BUART:pollcount_0\/q       macrocell31   1250   1250  1067857  RISE       1
\Rx_Bottom:BUART:rx_status_3\/main_7  macrocell43   3375   4625  1075199  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rx_Bottom:BUART:rx_status_3\/clock_0                      macrocell43         0      0  RISE       1



++++ Path 327 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Back:BUART:rx_state_3\/q
Path End       : \Rx_Back:BUART:rx_load_fifo\/main_3
Capture Clock  : \Rx_Back:BUART:rx_load_fifo\/clock_0
Path slack     : 1075204p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Rx_Back_IntClock:R#1 vs. Rx_Back_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4619
-------------------------------------   ---- 
End-of-path arrival time (ps)           4619
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Rx_Back:BUART:rx_state_3\/clock_0                         macrocell26         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Back:BUART:rx_state_3\/q         macrocell26   1250   1250  1068800  RISE       1
\Rx_Back:BUART:rx_load_fifo\/main_3  macrocell22   3369   4619  1075204  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Rx_Back:BUART:rx_load_fifo\/clock_0                       macrocell22         0      0  RISE       1



++++ Path 328 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Back:BUART:rx_state_3\/q
Path End       : \Rx_Back:BUART:rx_state_0\/main_3
Capture Clock  : \Rx_Back:BUART:rx_state_0\/clock_0
Path slack     : 1075204p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Rx_Back_IntClock:R#1 vs. Rx_Back_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4619
-------------------------------------   ---- 
End-of-path arrival time (ps)           4619
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Rx_Back:BUART:rx_state_3\/clock_0                         macrocell26         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Back:BUART:rx_state_3\/q       macrocell26   1250   1250  1068800  RISE       1
\Rx_Back:BUART:rx_state_0\/main_3  macrocell24   3369   4619  1075204  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Rx_Back:BUART:rx_state_0\/clock_0                         macrocell24         0      0  RISE       1



++++ Path 329 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Back:BUART:rx_state_3\/q
Path End       : \Rx_Back:BUART:rx_state_2\/main_3
Capture Clock  : \Rx_Back:BUART:rx_state_2\/clock_0
Path slack     : 1075204p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Rx_Back_IntClock:R#1 vs. Rx_Back_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4619
-------------------------------------   ---- 
End-of-path arrival time (ps)           4619
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Rx_Back:BUART:rx_state_3\/clock_0                         macrocell26         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Back:BUART:rx_state_3\/q       macrocell26   1250   1250  1068800  RISE       1
\Rx_Back:BUART:rx_state_2\/main_3  macrocell25   3369   4619  1075204  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Rx_Back:BUART:rx_state_2\/clock_0                         macrocell25         0      0  RISE       1



++++ Path 330 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Bottom:BUART:pollcount_0\/q
Path End       : \Rx_Bottom:BUART:rx_state_0\/main_10
Capture Clock  : \Rx_Bottom:BUART:rx_state_0\/clock_0
Path slack     : 1075216p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Rx_Bottom_IntClock:R#1 vs. Rx_Bottom_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4607
-------------------------------------   ---- 
End-of-path arrival time (ps)           4607
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rx_Bottom:BUART:pollcount_0\/clock_0                      macrocell31         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Bottom:BUART:pollcount_0\/q       macrocell31   1250   1250  1067857  RISE       1
\Rx_Bottom:BUART:rx_state_0\/main_10  macrocell39   3357   4607  1075216  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rx_Bottom:BUART:rx_state_0\/clock_0                       macrocell39         0      0  RISE       1



++++ Path 331 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : \Rx_Right:BUART:rx_state_0\/main_6
Capture Clock  : \Rx_Right:BUART:rx_state_0\/clock_0
Path slack     : 1075223p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Rx_Right_IntClock:R#1 vs. Rx_Right_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4600
-------------------------------------   ---- 
End-of-path arrival time (ps)           4600
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell6          0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
MODIN1_1/q                          macrocell6    1250   1250  1067934  RISE       1
\Rx_Right:BUART:rx_state_0\/main_6  macrocell78   3350   4600  1075223  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Rx_Right:BUART:rx_state_0\/clock_0                        macrocell78         0      0  RISE       1



++++ Path 332 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN9_0/q
Path End       : \Rx_Left:BUART:rx_state_0\/main_7
Capture Clock  : \Rx_Left:BUART:rx_state_0\/clock_0
Path slack     : 1075226p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Rx_Left_IntClock:R#1 vs. Rx_Left_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4598
-------------------------------------   ---- 
End-of-path arrival time (ps)           4598
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell9          0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
MODIN9_0/q                         macrocell9    1250   1250  1067934  RISE       1
\Rx_Left:BUART:rx_state_0\/main_7  macrocell65   3348   4598  1075226  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Rx_Left:BUART:rx_state_0\/clock_0                         macrocell65         0      0  RISE       1



++++ Path 333 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : \Rx_Right:BUART:rx_status_3\/main_6
Capture Clock  : \Rx_Right:BUART:rx_status_3\/clock_0
Path slack     : 1075234p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Rx_Right_IntClock:R#1 vs. Rx_Right_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4589
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell6          0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
MODIN1_1/q                           macrocell6    1250   1250  1067934  RISE       1
\Rx_Right:BUART:rx_status_3\/main_6  macrocell82   3339   4589  1075234  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Rx_Right:BUART:rx_status_3\/clock_0                       macrocell82         0      0  RISE       1



++++ Path 334 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN9_0/q
Path End       : \Rx_Left:BUART:rx_status_3\/main_7
Capture Clock  : \Rx_Left:BUART:rx_status_3\/clock_0
Path slack     : 1075236p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Rx_Left_IntClock:R#1 vs. Rx_Left_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4587
-------------------------------------   ---- 
End-of-path arrival time (ps)           4587
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell9          0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
MODIN9_0/q                          macrocell9    1250   1250  1067934  RISE       1
\Rx_Left:BUART:rx_status_3\/main_7  macrocell69   3337   4587  1075236  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Rx_Left:BUART:rx_status_3\/clock_0                        macrocell69         0      0  RISE       1



++++ Path 335 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Front:BUART:rx_status_3\/q
Path End       : \Rx_Front:BUART:sRX:RxSts\/status_3
Capture Clock  : \Rx_Front:BUART:sRX:RxSts\/clock
Path slack     : 1075268p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Rx_Front_IntClock:R#1 vs. Rx_Front_IntClock:R#2)   1083333
- Setup time                                                         -1570
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1081763

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6495
-------------------------------------   ---- 
End-of-path arrival time (ps)           6495
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Rx_Front:BUART:rx_status_3\/clock_0                       macrocell56         0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\Rx_Front:BUART:rx_status_3\/q       macrocell56    1250   1250  1075268  RISE       1
\Rx_Front:BUART:sRX:RxSts\/status_3  statusicell3   5245   6495  1075268  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Rx_Front:BUART:sRX:RxSts\/clock                           statusicell3        0      0  RISE       1



++++ Path 336 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Top:BUART:rx_bitclk_enable\/q
Path End       : \Rx_Top:BUART:rx_status_3\/main_2
Capture Clock  : \Rx_Top:BUART:rx_status_3\/clock_0
Path slack     : 1075292p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (Rx_Top_IntClock:R#1 vs. Rx_Top_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4531
-------------------------------------   ---- 
End-of-path arrival time (ps)           4531
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Rx_Top:BUART:rx_bitclk_enable\/clock_0                    macrocell86         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Top:BUART:rx_bitclk_enable\/q  macrocell86   1250   1250  1071124  RISE       1
\Rx_Top:BUART:rx_status_3\/main_2  macrocell95   3281   4531  1075292  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Rx_Top:BUART:rx_status_3\/clock_0                         macrocell95         0      0  RISE       1



++++ Path 337 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Front:BUART:rx_state_0\/q
Path End       : \Rx_Front:BUART:rx_state_0\/main_1
Capture Clock  : \Rx_Front:BUART:rx_state_0\/clock_0
Path slack     : 1075311p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Rx_Front_IntClock:R#1 vs. Rx_Front_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4512
-------------------------------------   ---- 
End-of-path arrival time (ps)           4512
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Rx_Front:BUART:rx_state_0\/clock_0                        macrocell52         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Front:BUART:rx_state_0\/q       macrocell52   1250   1250  1065901  RISE       1
\Rx_Front:BUART:rx_state_0\/main_1  macrocell52   3262   4512  1075311  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Rx_Front:BUART:rx_state_0\/clock_0                        macrocell52         0      0  RISE       1



++++ Path 338 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Front:BUART:rx_state_0\/q
Path End       : \Rx_Front:BUART:rx_state_2\/main_1
Capture Clock  : \Rx_Front:BUART:rx_state_2\/clock_0
Path slack     : 1075311p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Rx_Front_IntClock:R#1 vs. Rx_Front_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4512
-------------------------------------   ---- 
End-of-path arrival time (ps)           4512
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Rx_Front:BUART:rx_state_0\/clock_0                        macrocell52         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Front:BUART:rx_state_0\/q       macrocell52   1250   1250  1065901  RISE       1
\Rx_Front:BUART:rx_state_2\/main_1  macrocell53   3262   4512  1075311  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Rx_Front:BUART:rx_state_2\/clock_0                        macrocell53         0      0  RISE       1



++++ Path 339 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Front:BUART:rx_state_0\/q
Path End       : \Rx_Front:BUART:rx_state_3\/main_1
Capture Clock  : \Rx_Front:BUART:rx_state_3\/clock_0
Path slack     : 1075311p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Rx_Front_IntClock:R#1 vs. Rx_Front_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4512
-------------------------------------   ---- 
End-of-path arrival time (ps)           4512
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Rx_Front:BUART:rx_state_0\/clock_0                        macrocell52         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Front:BUART:rx_state_0\/q       macrocell52   1250   1250  1065901  RISE       1
\Rx_Front:BUART:rx_state_3\/main_1  macrocell54   3262   4512  1075311  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Rx_Front:BUART:rx_state_3\/clock_0                        macrocell54         0      0  RISE       1



++++ Path 340 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Bottom:BUART:rx_address_detected\/q
Path End       : \Rx_Bottom:BUART:rx_status_3\/main_0
Capture Clock  : \Rx_Bottom:BUART:rx_status_3\/clock_0
Path slack     : 1075312p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Rx_Bottom_IntClock:R#1 vs. Rx_Bottom_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4511
-------------------------------------   ---- 
End-of-path arrival time (ps)           4511
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rx_Bottom:BUART:rx_address_detected\/clock_0              macrocell33         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Bottom:BUART:rx_address_detected\/q  macrocell33   1250   1250  1068923  RISE       1
\Rx_Bottom:BUART:rx_status_3\/main_0     macrocell43   3261   4511  1075312  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rx_Bottom:BUART:rx_status_3\/clock_0                      macrocell43         0      0  RISE       1



++++ Path 341 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Front:BUART:rx_state_0\/q
Path End       : \Rx_Front:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \Rx_Front:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075322p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Rx_Front_IntClock:R#1 vs. Rx_Front_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4502
-------------------------------------   ---- 
End-of-path arrival time (ps)           4502
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Rx_Front:BUART:rx_state_0\/clock_0                        macrocell52         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Front:BUART:rx_state_0\/q               macrocell52   1250   1250  1065901  RISE       1
\Rx_Front:BUART:rx_state_stop1_reg\/main_1  macrocell55   3252   4502  1075322  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Rx_Front:BUART:rx_state_stop1_reg\/clock_0                macrocell55         0      0  RISE       1



++++ Path 342 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Front:BUART:rx_state_0\/q
Path End       : \Rx_Front:BUART:rx_status_3\/main_1
Capture Clock  : \Rx_Front:BUART:rx_status_3\/clock_0
Path slack     : 1075322p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Rx_Front_IntClock:R#1 vs. Rx_Front_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4502
-------------------------------------   ---- 
End-of-path arrival time (ps)           4502
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Rx_Front:BUART:rx_state_0\/clock_0                        macrocell52         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Front:BUART:rx_state_0\/q        macrocell52   1250   1250  1065901  RISE       1
\Rx_Front:BUART:rx_status_3\/main_1  macrocell56   3252   4502  1075322  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Rx_Front:BUART:rx_status_3\/clock_0                       macrocell56         0      0  RISE       1



++++ Path 343 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Front:BUART:rx_state_2\/q
Path End       : \Rx_Front:BUART:rx_state_0\/main_4
Capture Clock  : \Rx_Front:BUART:rx_state_0\/clock_0
Path slack     : 1075365p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Rx_Front_IntClock:R#1 vs. Rx_Front_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4458
-------------------------------------   ---- 
End-of-path arrival time (ps)           4458
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Rx_Front:BUART:rx_state_2\/clock_0                        macrocell53         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Front:BUART:rx_state_2\/q       macrocell53   1250   1250  1065255  RISE       1
\Rx_Front:BUART:rx_state_0\/main_4  macrocell52   3208   4458  1075365  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Rx_Front:BUART:rx_state_0\/clock_0                        macrocell52         0      0  RISE       1



++++ Path 344 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Front:BUART:rx_state_2\/q
Path End       : \Rx_Front:BUART:rx_state_2\/main_4
Capture Clock  : \Rx_Front:BUART:rx_state_2\/clock_0
Path slack     : 1075365p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Rx_Front_IntClock:R#1 vs. Rx_Front_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4458
-------------------------------------   ---- 
End-of-path arrival time (ps)           4458
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Rx_Front:BUART:rx_state_2\/clock_0                        macrocell53         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Front:BUART:rx_state_2\/q       macrocell53   1250   1250  1065255  RISE       1
\Rx_Front:BUART:rx_state_2\/main_4  macrocell53   3208   4458  1075365  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Rx_Front:BUART:rx_state_2\/clock_0                        macrocell53         0      0  RISE       1



++++ Path 345 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Front:BUART:rx_state_2\/q
Path End       : \Rx_Front:BUART:rx_state_3\/main_4
Capture Clock  : \Rx_Front:BUART:rx_state_3\/clock_0
Path slack     : 1075365p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Rx_Front_IntClock:R#1 vs. Rx_Front_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4458
-------------------------------------   ---- 
End-of-path arrival time (ps)           4458
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Rx_Front:BUART:rx_state_2\/clock_0                        macrocell53         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Front:BUART:rx_state_2\/q       macrocell53   1250   1250  1065255  RISE       1
\Rx_Front:BUART:rx_state_3\/main_4  macrocell54   3208   4458  1075365  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Rx_Front:BUART:rx_state_3\/clock_0                        macrocell54         0      0  RISE       1



++++ Path 346 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Back:BUART:sRX:RxBitCounter\/count_6
Path End       : \Rx_Back:BUART:rx_load_fifo\/main_5
Capture Clock  : \Rx_Back:BUART:rx_load_fifo\/clock_0
Path slack     : 1075370p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Rx_Back_IntClock:R#1 vs. Rx_Back_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4453
-------------------------------------   ---- 
End-of-path arrival time (ps)           4453
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Rx_Back:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Back:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  1074445  RISE       1
\Rx_Back:BUART:rx_load_fifo\/main_5       macrocell22   2343   4453  1075370  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Rx_Back:BUART:rx_load_fifo\/clock_0                       macrocell22         0      0  RISE       1



++++ Path 347 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Back:BUART:sRX:RxBitCounter\/count_6
Path End       : \Rx_Back:BUART:rx_state_0\/main_8
Capture Clock  : \Rx_Back:BUART:rx_state_0\/clock_0
Path slack     : 1075370p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Rx_Back_IntClock:R#1 vs. Rx_Back_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4453
-------------------------------------   ---- 
End-of-path arrival time (ps)           4453
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Rx_Back:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Back:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  1074445  RISE       1
\Rx_Back:BUART:rx_state_0\/main_8         macrocell24   2343   4453  1075370  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Rx_Back:BUART:rx_state_0\/clock_0                         macrocell24         0      0  RISE       1



++++ Path 348 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Back:BUART:sRX:RxBitCounter\/count_6
Path End       : \Rx_Back:BUART:rx_state_2\/main_7
Capture Clock  : \Rx_Back:BUART:rx_state_2\/clock_0
Path slack     : 1075370p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Rx_Back_IntClock:R#1 vs. Rx_Back_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4453
-------------------------------------   ---- 
End-of-path arrival time (ps)           4453
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Rx_Back:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Back:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  1074445  RISE       1
\Rx_Back:BUART:rx_state_2\/main_7         macrocell25   2343   4453  1075370  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Rx_Back:BUART:rx_state_2\/clock_0                         macrocell25         0      0  RISE       1



++++ Path 349 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Left:BUART:rx_status_3\/q
Path End       : \Rx_Left:BUART:sRX:RxSts\/status_3
Capture Clock  : \Rx_Left:BUART:sRX:RxSts\/clock
Path slack     : 1075387p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Rx_Left_IntClock:R#1 vs. Rx_Left_IntClock:R#2)   1083333
- Setup time                                                       -1570
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1081763

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6376
-------------------------------------   ---- 
End-of-path arrival time (ps)           6376
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Rx_Left:BUART:rx_status_3\/clock_0                        macrocell69         0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\Rx_Left:BUART:rx_status_3\/q       macrocell69    1250   1250  1075387  RISE       1
\Rx_Left:BUART:sRX:RxSts\/status_3  statusicell4   5126   6376  1075387  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Rx_Left:BUART:sRX:RxSts\/clock                            statusicell4        0      0  RISE       1



++++ Path 350 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Front:BUART:sRX:RxBitCounter\/count_4
Path End       : \Rx_Front:BUART:rx_state_0\/main_10
Capture Clock  : \Rx_Front:BUART:rx_state_0\/clock_0
Path slack     : 1075388p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Rx_Front_IntClock:R#1 vs. Rx_Front_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4436
-------------------------------------   ---- 
End-of-path arrival time (ps)           4436
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Rx_Front:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Front:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  1073713  RISE       1
\Rx_Front:BUART:rx_state_0\/main_10        macrocell52   2326   4436  1075388  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Rx_Front:BUART:rx_state_0\/clock_0                        macrocell52         0      0  RISE       1



++++ Path 351 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Front:BUART:sRX:RxBitCounter\/count_4
Path End       : \Rx_Front:BUART:rx_state_2\/main_9
Capture Clock  : \Rx_Front:BUART:rx_state_2\/clock_0
Path slack     : 1075388p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Rx_Front_IntClock:R#1 vs. Rx_Front_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4436
-------------------------------------   ---- 
End-of-path arrival time (ps)           4436
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Rx_Front:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Front:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  1073713  RISE       1
\Rx_Front:BUART:rx_state_2\/main_9         macrocell53   2326   4436  1075388  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Rx_Front:BUART:rx_state_2\/clock_0                        macrocell53         0      0  RISE       1



++++ Path 352 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Front:BUART:sRX:RxBitCounter\/count_4
Path End       : \Rx_Front:BUART:rx_state_3\/main_7
Capture Clock  : \Rx_Front:BUART:rx_state_3\/clock_0
Path slack     : 1075388p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Rx_Front_IntClock:R#1 vs. Rx_Front_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4436
-------------------------------------   ---- 
End-of-path arrival time (ps)           4436
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Rx_Front:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Front:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  1073713  RISE       1
\Rx_Front:BUART:rx_state_3\/main_7         macrocell54   2326   4436  1075388  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Rx_Front:BUART:rx_state_3\/clock_0                        macrocell54         0      0  RISE       1



++++ Path 353 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Top:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN17_0/main_1
Capture Clock  : MODIN17_0/clock_0
Path slack     : 1075393p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (Rx_Top_IntClock:R#1 vs. Rx_Top_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4430
-------------------------------------   ---- 
End-of-path arrival time (ps)           4430
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Rx_Top:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Top:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  1075393  RISE       1
MODIN17_0/main_1                         macrocell3    2320   4430  1075393  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
MODIN17_0/clock_0                                          macrocell3          0      0  RISE       1



++++ Path 354 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Top:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN17_1/main_1
Capture Clock  : MODIN17_1/clock_0
Path slack     : 1075393p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (Rx_Top_IntClock:R#1 vs. Rx_Top_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4430
-------------------------------------   ---- 
End-of-path arrival time (ps)           4430
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Rx_Top:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Top:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  1075393  RISE       1
MODIN17_1/main_1                         macrocell4    2320   4430  1075393  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
MODIN17_1/clock_0                                          macrocell4          0      0  RISE       1



++++ Path 355 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Top:BUART:sRX:RxBitCounter\/count_1
Path End       : \Rx_Top:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \Rx_Top:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075393p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (Rx_Top_IntClock:R#1 vs. Rx_Top_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4430
-------------------------------------   ---- 
End-of-path arrival time (ps)           4430
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Rx_Top:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Top:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  1075393  RISE       1
\Rx_Top:BUART:rx_bitclk_enable\/main_1   macrocell86   2320   4430  1075393  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Rx_Top:BUART:rx_bitclk_enable\/clock_0                    macrocell86         0      0  RISE       1



++++ Path 356 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Top:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN17_0/main_0
Capture Clock  : MODIN17_0/clock_0
Path slack     : 1075394p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (Rx_Top_IntClock:R#1 vs. Rx_Top_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4430
-------------------------------------   ---- 
End-of-path arrival time (ps)           4430
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Rx_Top:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Top:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  1075394  RISE       1
MODIN17_0/main_0                         macrocell3    2320   4430  1075394  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
MODIN17_0/clock_0                                          macrocell3          0      0  RISE       1



++++ Path 357 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Top:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN17_1/main_0
Capture Clock  : MODIN17_1/clock_0
Path slack     : 1075394p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (Rx_Top_IntClock:R#1 vs. Rx_Top_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4430
-------------------------------------   ---- 
End-of-path arrival time (ps)           4430
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Rx_Top:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Top:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  1075394  RISE       1
MODIN17_1/main_0                         macrocell4    2320   4430  1075394  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
MODIN17_1/clock_0                                          macrocell4          0      0  RISE       1



++++ Path 358 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Top:BUART:sRX:RxBitCounter\/count_2
Path End       : \Rx_Top:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \Rx_Top:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075394p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (Rx_Top_IntClock:R#1 vs. Rx_Top_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4430
-------------------------------------   ---- 
End-of-path arrival time (ps)           4430
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Rx_Top:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Top:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  1075394  RISE       1
\Rx_Top:BUART:rx_bitclk_enable\/main_0   macrocell86   2320   4430  1075394  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Rx_Top:BUART:rx_bitclk_enable\/clock_0                    macrocell86         0      0  RISE       1



++++ Path 359 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Back:BUART:sRX:RxBitCounter\/count_4
Path End       : \Rx_Back:BUART:rx_load_fifo\/main_7
Capture Clock  : \Rx_Back:BUART:rx_load_fifo\/clock_0
Path slack     : 1075394p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Rx_Back_IntClock:R#1 vs. Rx_Back_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4429
-------------------------------------   ---- 
End-of-path arrival time (ps)           4429
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Rx_Back:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Back:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  1074469  RISE       1
\Rx_Back:BUART:rx_load_fifo\/main_7       macrocell22   2319   4429  1075394  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Rx_Back:BUART:rx_load_fifo\/clock_0                       macrocell22         0      0  RISE       1



++++ Path 360 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Back:BUART:sRX:RxBitCounter\/count_4
Path End       : \Rx_Back:BUART:rx_state_0\/main_10
Capture Clock  : \Rx_Back:BUART:rx_state_0\/clock_0
Path slack     : 1075394p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Rx_Back_IntClock:R#1 vs. Rx_Back_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4429
-------------------------------------   ---- 
End-of-path arrival time (ps)           4429
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Rx_Back:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Back:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  1074469  RISE       1
\Rx_Back:BUART:rx_state_0\/main_10        macrocell24   2319   4429  1075394  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Rx_Back:BUART:rx_state_0\/clock_0                         macrocell24         0      0  RISE       1



++++ Path 361 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Back:BUART:sRX:RxBitCounter\/count_4
Path End       : \Rx_Back:BUART:rx_state_2\/main_9
Capture Clock  : \Rx_Back:BUART:rx_state_2\/clock_0
Path slack     : 1075394p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Rx_Back_IntClock:R#1 vs. Rx_Back_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4429
-------------------------------------   ---- 
End-of-path arrival time (ps)           4429
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Rx_Back:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Back:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  1074469  RISE       1
\Rx_Back:BUART:rx_state_2\/main_9         macrocell25   2319   4429  1075394  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Rx_Back:BUART:rx_state_2\/clock_0                         macrocell25         0      0  RISE       1



++++ Path 362 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Bottom:BUART:sRX:RxBitCounter\/count_4
Path End       : \Rx_Bottom:BUART:rx_load_fifo\/main_7
Capture Clock  : \Rx_Bottom:BUART:rx_load_fifo\/clock_0
Path slack     : 1075394p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Rx_Bottom_IntClock:R#1 vs. Rx_Bottom_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4429
-------------------------------------   ---- 
End-of-path arrival time (ps)           4429
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rx_Bottom:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Bottom:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  1074469  RISE       1
\Rx_Bottom:BUART:rx_load_fifo\/main_7       macrocell37   2319   4429  1075394  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rx_Bottom:BUART:rx_load_fifo\/clock_0                     macrocell37         0      0  RISE       1



++++ Path 363 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Bottom:BUART:sRX:RxBitCounter\/count_4
Path End       : \Rx_Bottom:BUART:rx_state_0\/main_7
Capture Clock  : \Rx_Bottom:BUART:rx_state_0\/clock_0
Path slack     : 1075394p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Rx_Bottom_IntClock:R#1 vs. Rx_Bottom_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4429
-------------------------------------   ---- 
End-of-path arrival time (ps)           4429
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rx_Bottom:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Bottom:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  1074469  RISE       1
\Rx_Bottom:BUART:rx_state_0\/main_7         macrocell39   2319   4429  1075394  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rx_Bottom:BUART:rx_state_0\/clock_0                       macrocell39         0      0  RISE       1



++++ Path 364 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Bottom:BUART:sRX:RxBitCounter\/count_4
Path End       : \Rx_Bottom:BUART:rx_state_2\/main_7
Capture Clock  : \Rx_Bottom:BUART:rx_state_2\/clock_0
Path slack     : 1075394p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Rx_Bottom_IntClock:R#1 vs. Rx_Bottom_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4429
-------------------------------------   ---- 
End-of-path arrival time (ps)           4429
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rx_Bottom:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Bottom:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  1074469  RISE       1
\Rx_Bottom:BUART:rx_state_2\/main_7         macrocell40   2319   4429  1075394  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rx_Bottom:BUART:rx_state_2\/clock_0                       macrocell40         0      0  RISE       1



++++ Path 365 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Back:BUART:sRX:RxBitCounter\/count_5
Path End       : \Rx_Back:BUART:rx_load_fifo\/main_6
Capture Clock  : \Rx_Back:BUART:rx_load_fifo\/clock_0
Path slack     : 1075396p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Rx_Back_IntClock:R#1 vs. Rx_Back_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4427
-------------------------------------   ---- 
End-of-path arrival time (ps)           4427
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Rx_Back:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Back:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  1074471  RISE       1
\Rx_Back:BUART:rx_load_fifo\/main_6       macrocell22   2317   4427  1075396  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Rx_Back:BUART:rx_load_fifo\/clock_0                       macrocell22         0      0  RISE       1



++++ Path 366 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Back:BUART:sRX:RxBitCounter\/count_5
Path End       : \Rx_Back:BUART:rx_state_0\/main_9
Capture Clock  : \Rx_Back:BUART:rx_state_0\/clock_0
Path slack     : 1075396p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Rx_Back_IntClock:R#1 vs. Rx_Back_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4427
-------------------------------------   ---- 
End-of-path arrival time (ps)           4427
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Rx_Back:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Back:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  1074471  RISE       1
\Rx_Back:BUART:rx_state_0\/main_9         macrocell24   2317   4427  1075396  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Rx_Back:BUART:rx_state_0\/clock_0                         macrocell24         0      0  RISE       1



++++ Path 367 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Back:BUART:sRX:RxBitCounter\/count_5
Path End       : \Rx_Back:BUART:rx_state_2\/main_8
Capture Clock  : \Rx_Back:BUART:rx_state_2\/clock_0
Path slack     : 1075396p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Rx_Back_IntClock:R#1 vs. Rx_Back_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4427
-------------------------------------   ---- 
End-of-path arrival time (ps)           4427
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Rx_Back:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Back:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  1074471  RISE       1
\Rx_Back:BUART:rx_state_2\/main_8         macrocell25   2317   4427  1075396  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Rx_Back:BUART:rx_state_2\/clock_0                         macrocell25         0      0  RISE       1



++++ Path 368 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Bottom:BUART:sRX:RxBitCounter\/count_5
Path End       : \Rx_Bottom:BUART:rx_load_fifo\/main_6
Capture Clock  : \Rx_Bottom:BUART:rx_load_fifo\/clock_0
Path slack     : 1075396p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Rx_Bottom_IntClock:R#1 vs. Rx_Bottom_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4427
-------------------------------------   ---- 
End-of-path arrival time (ps)           4427
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rx_Bottom:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Bottom:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  1074471  RISE       1
\Rx_Bottom:BUART:rx_load_fifo\/main_6       macrocell37   2317   4427  1075396  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rx_Bottom:BUART:rx_load_fifo\/clock_0                     macrocell37         0      0  RISE       1



++++ Path 369 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Bottom:BUART:sRX:RxBitCounter\/count_5
Path End       : \Rx_Bottom:BUART:rx_state_0\/main_6
Capture Clock  : \Rx_Bottom:BUART:rx_state_0\/clock_0
Path slack     : 1075396p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Rx_Bottom_IntClock:R#1 vs. Rx_Bottom_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4427
-------------------------------------   ---- 
End-of-path arrival time (ps)           4427
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rx_Bottom:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Bottom:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  1074471  RISE       1
\Rx_Bottom:BUART:rx_state_0\/main_6         macrocell39   2317   4427  1075396  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rx_Bottom:BUART:rx_state_0\/clock_0                       macrocell39         0      0  RISE       1



++++ Path 370 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Bottom:BUART:sRX:RxBitCounter\/count_5
Path End       : \Rx_Bottom:BUART:rx_state_2\/main_6
Capture Clock  : \Rx_Bottom:BUART:rx_state_2\/clock_0
Path slack     : 1075396p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Rx_Bottom_IntClock:R#1 vs. Rx_Bottom_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4427
-------------------------------------   ---- 
End-of-path arrival time (ps)           4427
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rx_Bottom:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Bottom:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  1074471  RISE       1
\Rx_Bottom:BUART:rx_state_2\/main_6         macrocell40   2317   4427  1075396  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rx_Bottom:BUART:rx_state_2\/clock_0                       macrocell40         0      0  RISE       1



++++ Path 371 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Bottom:BUART:sRX:RxBitCounter\/count_6
Path End       : \Rx_Bottom:BUART:rx_load_fifo\/main_5
Capture Clock  : \Rx_Bottom:BUART:rx_load_fifo\/clock_0
Path slack     : 1075398p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Rx_Bottom_IntClock:R#1 vs. Rx_Bottom_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4425
-------------------------------------   ---- 
End-of-path arrival time (ps)           4425
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rx_Bottom:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Bottom:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  1074473  RISE       1
\Rx_Bottom:BUART:rx_load_fifo\/main_5       macrocell37   2315   4425  1075398  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rx_Bottom:BUART:rx_load_fifo\/clock_0                     macrocell37         0      0  RISE       1



++++ Path 372 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Bottom:BUART:sRX:RxBitCounter\/count_6
Path End       : \Rx_Bottom:BUART:rx_state_0\/main_5
Capture Clock  : \Rx_Bottom:BUART:rx_state_0\/clock_0
Path slack     : 1075398p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Rx_Bottom_IntClock:R#1 vs. Rx_Bottom_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4425
-------------------------------------   ---- 
End-of-path arrival time (ps)           4425
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rx_Bottom:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Bottom:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  1074473  RISE       1
\Rx_Bottom:BUART:rx_state_0\/main_5         macrocell39   2315   4425  1075398  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rx_Bottom:BUART:rx_state_0\/clock_0                       macrocell39         0      0  RISE       1



++++ Path 373 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Bottom:BUART:sRX:RxBitCounter\/count_6
Path End       : \Rx_Bottom:BUART:rx_state_2\/main_5
Capture Clock  : \Rx_Bottom:BUART:rx_state_2\/clock_0
Path slack     : 1075398p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Rx_Bottom_IntClock:R#1 vs. Rx_Bottom_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4425
-------------------------------------   ---- 
End-of-path arrival time (ps)           4425
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rx_Bottom:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Bottom:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  1074473  RISE       1
\Rx_Bottom:BUART:rx_state_2\/main_5         macrocell40   2315   4425  1075398  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rx_Bottom:BUART:rx_state_2\/clock_0                       macrocell40         0      0  RISE       1



++++ Path 374 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Front:BUART:sRX:RxBitCounter\/count_6
Path End       : \Rx_Front:BUART:rx_state_0\/main_8
Capture Clock  : \Rx_Front:BUART:rx_state_0\/clock_0
Path slack     : 1075399p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Rx_Front_IntClock:R#1 vs. Rx_Front_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4424
-------------------------------------   ---- 
End-of-path arrival time (ps)           4424
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Rx_Front:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Front:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  1073727  RISE       1
\Rx_Front:BUART:rx_state_0\/main_8         macrocell52   2314   4424  1075399  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Rx_Front:BUART:rx_state_0\/clock_0                        macrocell52         0      0  RISE       1



++++ Path 375 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Front:BUART:sRX:RxBitCounter\/count_6
Path End       : \Rx_Front:BUART:rx_state_2\/main_7
Capture Clock  : \Rx_Front:BUART:rx_state_2\/clock_0
Path slack     : 1075399p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Rx_Front_IntClock:R#1 vs. Rx_Front_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4424
-------------------------------------   ---- 
End-of-path arrival time (ps)           4424
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Rx_Front:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Front:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  1073727  RISE       1
\Rx_Front:BUART:rx_state_2\/main_7         macrocell53   2314   4424  1075399  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Rx_Front:BUART:rx_state_2\/clock_0                        macrocell53         0      0  RISE       1



++++ Path 376 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Front:BUART:sRX:RxBitCounter\/count_6
Path End       : \Rx_Front:BUART:rx_state_3\/main_5
Capture Clock  : \Rx_Front:BUART:rx_state_3\/clock_0
Path slack     : 1075399p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Rx_Front_IntClock:R#1 vs. Rx_Front_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4424
-------------------------------------   ---- 
End-of-path arrival time (ps)           4424
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Rx_Front:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Front:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  1073727  RISE       1
\Rx_Front:BUART:rx_state_3\/main_5         macrocell54   2314   4424  1075399  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Rx_Front:BUART:rx_state_3\/clock_0                        macrocell54         0      0  RISE       1



++++ Path 377 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Top:BUART:sRX:RxBitCounter\/count_0
Path End       : \Rx_Top:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \Rx_Top:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075406p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (Rx_Top_IntClock:R#1 vs. Rx_Top_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4417
-------------------------------------   ---- 
End-of-path arrival time (ps)           4417
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Rx_Top:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Top:BUART:sRX:RxBitCounter\/count_0  count7cell    2110   2110  1075406  RISE       1
\Rx_Top:BUART:rx_bitclk_enable\/main_2   macrocell86   2307   4417  1075406  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Rx_Top:BUART:rx_bitclk_enable\/clock_0                    macrocell86         0      0  RISE       1



++++ Path 378 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tx:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \Tx:BUART:tx_state_1\/main_2
Capture Clock  : \Tx:BUART:tx_state_1\/clock_0
Path slack     : 1075417p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (Tx_IntClock:R#1 vs. Tx_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4407
-------------------------------------   ---- 
End-of-path arrival time (ps)           4407
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\Tx:BUART:sTX:sCLOCK:TxBitClkGen\/clock                    datapathcell8       0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\Tx:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell8   1000   1000  1062075  RISE       1
\Tx:BUART:tx_state_1\/main_2               macrocell101    3407   4407  1075417  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\Tx:BUART:tx_state_1\/clock_0                              macrocell101        0      0  RISE       1



++++ Path 379 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tx:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \Tx:BUART:tx_bitclk\/main_2
Capture Clock  : \Tx:BUART:tx_bitclk\/clock_0
Path slack     : 1075418p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (Tx_IntClock:R#1 vs. Tx_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4406
-------------------------------------   ---- 
End-of-path arrival time (ps)           4406
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\Tx:BUART:sTX:sCLOCK:TxBitClkGen\/clock                    datapathcell8       0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\Tx:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell8   1000   1000  1062075  RISE       1
\Tx:BUART:tx_bitclk\/main_2                macrocell99     3406   4406  1075418  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\Tx:BUART:tx_bitclk\/clock_0                               macrocell99         0      0  RISE       1



++++ Path 380 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tx:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \Tx:BUART:tx_state_0\/main_2
Capture Clock  : \Tx:BUART:tx_state_0\/clock_0
Path slack     : 1075418p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (Tx_IntClock:R#1 vs. Tx_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4406
-------------------------------------   ---- 
End-of-path arrival time (ps)           4406
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\Tx:BUART:sTX:sCLOCK:TxBitClkGen\/clock                    datapathcell8       0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\Tx:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell8   1000   1000  1062075  RISE       1
\Tx:BUART:tx_state_0\/main_2               macrocell100    3406   4406  1075418  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\Tx:BUART:tx_state_0\/clock_0                              macrocell100        0      0  RISE       1



++++ Path 381 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Left:BUART:rx_state_0\/q
Path End       : \Rx_Left:BUART:rx_state_0\/main_2
Capture Clock  : \Rx_Left:BUART:rx_state_0\/clock_0
Path slack     : 1075429p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Rx_Left_IntClock:R#1 vs. Rx_Left_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4394
-------------------------------------   ---- 
End-of-path arrival time (ps)           4394
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Rx_Left:BUART:rx_state_0\/clock_0                         macrocell65         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Left:BUART:rx_state_0\/q       macrocell65   1250   1250  1068352  RISE       1
\Rx_Left:BUART:rx_state_0\/main_2  macrocell65   3144   4394  1075429  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Rx_Left:BUART:rx_state_0\/clock_0                         macrocell65         0      0  RISE       1



++++ Path 382 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Left:BUART:rx_state_0\/q
Path End       : \Rx_Left:BUART:rx_state_2\/main_2
Capture Clock  : \Rx_Left:BUART:rx_state_2\/clock_0
Path slack     : 1075429p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Rx_Left_IntClock:R#1 vs. Rx_Left_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4394
-------------------------------------   ---- 
End-of-path arrival time (ps)           4394
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Rx_Left:BUART:rx_state_0\/clock_0                         macrocell65         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Left:BUART:rx_state_0\/q       macrocell65   1250   1250  1068352  RISE       1
\Rx_Left:BUART:rx_state_2\/main_2  macrocell66   3144   4394  1075429  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Rx_Left:BUART:rx_state_2\/clock_0                         macrocell66         0      0  RISE       1



++++ Path 383 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Left:BUART:rx_state_0\/q
Path End       : \Rx_Left:BUART:rx_state_3\/main_1
Capture Clock  : \Rx_Left:BUART:rx_state_3\/clock_0
Path slack     : 1075429p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Rx_Left_IntClock:R#1 vs. Rx_Left_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4394
-------------------------------------   ---- 
End-of-path arrival time (ps)           4394
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Rx_Left:BUART:rx_state_0\/clock_0                         macrocell65         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Left:BUART:rx_state_0\/q       macrocell65   1250   1250  1068352  RISE       1
\Rx_Left:BUART:rx_state_3\/main_1  macrocell67   3144   4394  1075429  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Rx_Left:BUART:rx_state_3\/clock_0                         macrocell67         0      0  RISE       1



++++ Path 384 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Bottom:BUART:rx_state_2\/q
Path End       : \Rx_Bottom:BUART:rx_load_fifo\/main_4
Capture Clock  : \Rx_Bottom:BUART:rx_load_fifo\/clock_0
Path slack     : 1075439p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Rx_Bottom_IntClock:R#1 vs. Rx_Bottom_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4385
-------------------------------------   ---- 
End-of-path arrival time (ps)           4385
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rx_Bottom:BUART:rx_state_2\/clock_0                       macrocell40         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Bottom:BUART:rx_state_2\/q         macrocell40   1250   1250  1069073  RISE       1
\Rx_Bottom:BUART:rx_load_fifo\/main_4  macrocell37   3135   4385  1075439  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rx_Bottom:BUART:rx_load_fifo\/clock_0                     macrocell37         0      0  RISE       1



++++ Path 385 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Bottom:BUART:rx_state_2\/q
Path End       : \Rx_Bottom:BUART:rx_state_0\/main_4
Capture Clock  : \Rx_Bottom:BUART:rx_state_0\/clock_0
Path slack     : 1075439p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Rx_Bottom_IntClock:R#1 vs. Rx_Bottom_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4385
-------------------------------------   ---- 
End-of-path arrival time (ps)           4385
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rx_Bottom:BUART:rx_state_2\/clock_0                       macrocell40         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Bottom:BUART:rx_state_2\/q       macrocell40   1250   1250  1069073  RISE       1
\Rx_Bottom:BUART:rx_state_0\/main_4  macrocell39   3135   4385  1075439  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rx_Bottom:BUART:rx_state_0\/clock_0                       macrocell39         0      0  RISE       1



++++ Path 386 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Bottom:BUART:rx_state_2\/q
Path End       : \Rx_Bottom:BUART:rx_state_2\/main_4
Capture Clock  : \Rx_Bottom:BUART:rx_state_2\/clock_0
Path slack     : 1075439p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Rx_Bottom_IntClock:R#1 vs. Rx_Bottom_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4385
-------------------------------------   ---- 
End-of-path arrival time (ps)           4385
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rx_Bottom:BUART:rx_state_2\/clock_0                       macrocell40         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Bottom:BUART:rx_state_2\/q       macrocell40   1250   1250  1069073  RISE       1
\Rx_Bottom:BUART:rx_state_2\/main_4  macrocell40   3135   4385  1075439  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rx_Bottom:BUART:rx_state_2\/clock_0                       macrocell40         0      0  RISE       1



++++ Path 387 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Right:BUART:rx_status_3\/q
Path End       : \Rx_Right:BUART:sRX:RxSts\/status_3
Capture Clock  : \Rx_Right:BUART:sRX:RxSts\/clock
Path slack     : 1075441p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Rx_Right_IntClock:R#1 vs. Rx_Right_IntClock:R#2)   1083333
- Setup time                                                         -1570
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1081763

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6322
-------------------------------------   ---- 
End-of-path arrival time (ps)           6322
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Rx_Right:BUART:rx_status_3\/clock_0                       macrocell82         0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\Rx_Right:BUART:rx_status_3\/q       macrocell82    1250   1250  1075441  RISE       1
\Rx_Right:BUART:sRX:RxSts\/status_3  statusicell5   5072   6322  1075441  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Rx_Right:BUART:sRX:RxSts\/clock                           statusicell5        0      0  RISE       1



++++ Path 388 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Left:BUART:sRX:RxBitCounter\/count_5
Path End       : \Rx_Left:BUART:rx_state_0\/main_9
Capture Clock  : \Rx_Left:BUART:rx_state_0\/clock_0
Path slack     : 1075451p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Rx_Left_IntClock:R#1 vs. Rx_Left_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4373
-------------------------------------   ---- 
End-of-path arrival time (ps)           4373
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Rx_Left:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Left:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  1074592  RISE       1
\Rx_Left:BUART:rx_state_0\/main_9         macrocell65   2263   4373  1075451  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Rx_Left:BUART:rx_state_0\/clock_0                         macrocell65         0      0  RISE       1



++++ Path 389 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Left:BUART:sRX:RxBitCounter\/count_5
Path End       : \Rx_Left:BUART:rx_state_2\/main_8
Capture Clock  : \Rx_Left:BUART:rx_state_2\/clock_0
Path slack     : 1075451p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Rx_Left_IntClock:R#1 vs. Rx_Left_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4373
-------------------------------------   ---- 
End-of-path arrival time (ps)           4373
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Rx_Left:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Left:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  1074592  RISE       1
\Rx_Left:BUART:rx_state_2\/main_8         macrocell66   2263   4373  1075451  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Rx_Left:BUART:rx_state_2\/clock_0                         macrocell66         0      0  RISE       1



++++ Path 390 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Left:BUART:sRX:RxBitCounter\/count_5
Path End       : \Rx_Left:BUART:rx_state_3\/main_6
Capture Clock  : \Rx_Left:BUART:rx_state_3\/clock_0
Path slack     : 1075451p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Rx_Left_IntClock:R#1 vs. Rx_Left_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4373
-------------------------------------   ---- 
End-of-path arrival time (ps)           4373
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Rx_Left:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Left:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  1074592  RISE       1
\Rx_Left:BUART:rx_state_3\/main_6         macrocell67   2263   4373  1075451  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Rx_Left:BUART:rx_state_3\/clock_0                         macrocell67         0      0  RISE       1



++++ Path 391 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Left:BUART:sRX:RxBitCounter\/count_6
Path End       : \Rx_Left:BUART:rx_state_0\/main_8
Capture Clock  : \Rx_Left:BUART:rx_state_0\/clock_0
Path slack     : 1075451p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Rx_Left_IntClock:R#1 vs. Rx_Left_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4372
-------------------------------------   ---- 
End-of-path arrival time (ps)           4372
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Rx_Left:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Left:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  1074588  RISE       1
\Rx_Left:BUART:rx_state_0\/main_8         macrocell65   2262   4372  1075451  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Rx_Left:BUART:rx_state_0\/clock_0                         macrocell65         0      0  RISE       1



++++ Path 392 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Left:BUART:sRX:RxBitCounter\/count_6
Path End       : \Rx_Left:BUART:rx_state_2\/main_7
Capture Clock  : \Rx_Left:BUART:rx_state_2\/clock_0
Path slack     : 1075451p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Rx_Left_IntClock:R#1 vs. Rx_Left_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4372
-------------------------------------   ---- 
End-of-path arrival time (ps)           4372
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Rx_Left:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Left:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  1074588  RISE       1
\Rx_Left:BUART:rx_state_2\/main_7         macrocell66   2262   4372  1075451  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Rx_Left:BUART:rx_state_2\/clock_0                         macrocell66         0      0  RISE       1



++++ Path 393 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Left:BUART:sRX:RxBitCounter\/count_6
Path End       : \Rx_Left:BUART:rx_state_3\/main_5
Capture Clock  : \Rx_Left:BUART:rx_state_3\/clock_0
Path slack     : 1075451p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Rx_Left_IntClock:R#1 vs. Rx_Left_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4372
-------------------------------------   ---- 
End-of-path arrival time (ps)           4372
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Rx_Left:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Left:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  1074588  RISE       1
\Rx_Left:BUART:rx_state_3\/main_5         macrocell67   2262   4372  1075451  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Rx_Left:BUART:rx_state_3\/clock_0                         macrocell67         0      0  RISE       1



++++ Path 394 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Right:BUART:sRX:RxBitCounter\/count_4
Path End       : \Rx_Right:BUART:rx_load_fifo\/main_7
Capture Clock  : \Rx_Right:BUART:rx_load_fifo\/clock_0
Path slack     : 1075455p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Rx_Right_IntClock:R#1 vs. Rx_Right_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4368
-------------------------------------   ---- 
End-of-path arrival time (ps)           4368
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Rx_Right:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Right:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  1074593  RISE       1
\Rx_Right:BUART:rx_load_fifo\/main_7       macrocell76   2258   4368  1075455  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Rx_Right:BUART:rx_load_fifo\/clock_0                      macrocell76         0      0  RISE       1



++++ Path 395 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Right:BUART:sRX:RxBitCounter\/count_4
Path End       : \Rx_Right:BUART:rx_state_0\/main_10
Capture Clock  : \Rx_Right:BUART:rx_state_0\/clock_0
Path slack     : 1075455p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Rx_Right_IntClock:R#1 vs. Rx_Right_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4368
-------------------------------------   ---- 
End-of-path arrival time (ps)           4368
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Rx_Right:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Right:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  1074593  RISE       1
\Rx_Right:BUART:rx_state_0\/main_10        macrocell78   2258   4368  1075455  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Rx_Right:BUART:rx_state_0\/clock_0                        macrocell78         0      0  RISE       1



++++ Path 396 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Right:BUART:sRX:RxBitCounter\/count_4
Path End       : \Rx_Right:BUART:rx_state_2\/main_9
Capture Clock  : \Rx_Right:BUART:rx_state_2\/clock_0
Path slack     : 1075455p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Rx_Right_IntClock:R#1 vs. Rx_Right_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4368
-------------------------------------   ---- 
End-of-path arrival time (ps)           4368
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Rx_Right:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Right:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  1074593  RISE       1
\Rx_Right:BUART:rx_state_2\/main_9         macrocell79   2258   4368  1075455  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Rx_Right:BUART:rx_state_2\/clock_0                        macrocell79         0      0  RISE       1



++++ Path 397 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Bottom:BUART:rx_state_2\/q
Path End       : \Rx_Bottom:BUART:rx_status_3\/main_4
Capture Clock  : \Rx_Bottom:BUART:rx_status_3\/clock_0
Path slack     : 1075463p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Rx_Bottom_IntClock:R#1 vs. Rx_Bottom_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4361
-------------------------------------   ---- 
End-of-path arrival time (ps)           4361
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rx_Bottom:BUART:rx_state_2\/clock_0                       macrocell40         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Bottom:BUART:rx_state_2\/q        macrocell40   1250   1250  1069073  RISE       1
\Rx_Bottom:BUART:rx_status_3\/main_4  macrocell43   3111   4361  1075463  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rx_Bottom:BUART:rx_status_3\/clock_0                      macrocell43         0      0  RISE       1



++++ Path 398 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tx:BUART:tx_state_2\/q
Path End       : \Tx:BUART:tx_state_1\/main_3
Capture Clock  : \Tx:BUART:tx_state_1\/clock_0
Path slack     : 1075497p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (Tx_IntClock:R#1 vs. Tx_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4326
-------------------------------------   ---- 
End-of-path arrival time (ps)           4326
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\Tx:BUART:tx_state_2\/clock_0                              macrocell102        0      0  RISE       1

Data path
pin name                      model name    delay     AT    slack  edge  Fanout
----------------------------  ------------  -----  -----  -------  ----  ------
\Tx:BUART:tx_state_2\/q       macrocell102   1250   1250  1061836  RISE       1
\Tx:BUART:tx_state_1\/main_3  macrocell101   3076   4326  1075497  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\Tx:BUART:tx_state_1\/clock_0                              macrocell101        0      0  RISE       1



++++ Path 399 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tx:BUART:tx_state_2\/q
Path End       : \Tx:BUART:txn\/main_4
Capture Clock  : \Tx:BUART:txn\/clock_0
Path slack     : 1075497p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (Tx_IntClock:R#1 vs. Tx_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4326
-------------------------------------   ---- 
End-of-path arrival time (ps)           4326
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\Tx:BUART:tx_state_2\/clock_0                              macrocell102        0      0  RISE       1

Data path
pin name                 model name    delay     AT    slack  edge  Fanout
-----------------------  ------------  -----  -----  -------  ----  ------
\Tx:BUART:tx_state_2\/q  macrocell102   1250   1250  1061836  RISE       1
\Tx:BUART:txn\/main_4    macrocell105   3076   4326  1075497  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\Tx:BUART:txn\/clock_0                                     macrocell105        0      0  RISE       1



++++ Path 400 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tx:BUART:tx_state_2\/q
Path End       : \Tx:BUART:tx_state_2\/main_3
Capture Clock  : \Tx:BUART:tx_state_2\/clock_0
Path slack     : 1075498p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (Tx_IntClock:R#1 vs. Tx_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4325
-------------------------------------   ---- 
End-of-path arrival time (ps)           4325
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\Tx:BUART:tx_state_2\/clock_0                              macrocell102        0      0  RISE       1

Data path
pin name                      model name    delay     AT    slack  edge  Fanout
----------------------------  ------------  -----  -----  -------  ----  ------
\Tx:BUART:tx_state_2\/q       macrocell102   1250   1250  1061836  RISE       1
\Tx:BUART:tx_state_2\/main_3  macrocell102   3075   4325  1075498  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\Tx:BUART:tx_state_2\/clock_0                              macrocell102        0      0  RISE       1



++++ Path 401 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Back:BUART:rx_state_0\/q
Path End       : \Rx_Back:BUART:rx_load_fifo\/main_1
Capture Clock  : \Rx_Back:BUART:rx_load_fifo\/clock_0
Path slack     : 1075509p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Rx_Back_IntClock:R#1 vs. Rx_Back_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4315
-------------------------------------   ---- 
End-of-path arrival time (ps)           4315
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Rx_Back:BUART:rx_state_0\/clock_0                         macrocell24         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Back:BUART:rx_state_0\/q         macrocell24   1250   1250  1069232  RISE       1
\Rx_Back:BUART:rx_load_fifo\/main_1  macrocell22   3065   4315  1075509  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Rx_Back:BUART:rx_load_fifo\/clock_0                       macrocell22         0      0  RISE       1



++++ Path 402 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Back:BUART:rx_state_0\/q
Path End       : \Rx_Back:BUART:rx_state_0\/main_1
Capture Clock  : \Rx_Back:BUART:rx_state_0\/clock_0
Path slack     : 1075509p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Rx_Back_IntClock:R#1 vs. Rx_Back_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4315
-------------------------------------   ---- 
End-of-path arrival time (ps)           4315
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Rx_Back:BUART:rx_state_0\/clock_0                         macrocell24         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Back:BUART:rx_state_0\/q       macrocell24   1250   1250  1069232  RISE       1
\Rx_Back:BUART:rx_state_0\/main_1  macrocell24   3065   4315  1075509  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Rx_Back:BUART:rx_state_0\/clock_0                         macrocell24         0      0  RISE       1



++++ Path 403 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Back:BUART:rx_state_0\/q
Path End       : \Rx_Back:BUART:rx_state_2\/main_1
Capture Clock  : \Rx_Back:BUART:rx_state_2\/clock_0
Path slack     : 1075509p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Rx_Back_IntClock:R#1 vs. Rx_Back_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4315
-------------------------------------   ---- 
End-of-path arrival time (ps)           4315
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Rx_Back:BUART:rx_state_0\/clock_0                         macrocell24         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Back:BUART:rx_state_0\/q       macrocell24   1250   1250  1069232  RISE       1
\Rx_Back:BUART:rx_state_2\/main_1  macrocell25   3065   4315  1075509  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Rx_Back:BUART:rx_state_2\/clock_0                         macrocell25         0      0  RISE       1



++++ Path 404 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tx:BUART:tx_bitclk\/q
Path End       : \Tx:BUART:tx_state_1\/main_5
Capture Clock  : \Tx:BUART:tx_state_1\/clock_0
Path slack     : 1075514p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (Tx_IntClock:R#1 vs. Tx_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4309
-------------------------------------   ---- 
End-of-path arrival time (ps)           4309
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\Tx:BUART:tx_bitclk\/clock_0                               macrocell99         0      0  RISE       1

Data path
pin name                      model name    delay     AT    slack  edge  Fanout
----------------------------  ------------  -----  -----  -------  ----  ------
\Tx:BUART:tx_bitclk\/q        macrocell99    1250   1250  1075514  RISE       1
\Tx:BUART:tx_state_1\/main_5  macrocell101   3059   4309  1075514  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\Tx:BUART:tx_state_1\/clock_0                              macrocell101        0      0  RISE       1



++++ Path 405 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tx:BUART:tx_bitclk\/q
Path End       : \Tx:BUART:txn\/main_6
Capture Clock  : \Tx:BUART:txn\/clock_0
Path slack     : 1075514p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (Tx_IntClock:R#1 vs. Tx_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4309
-------------------------------------   ---- 
End-of-path arrival time (ps)           4309
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\Tx:BUART:tx_bitclk\/clock_0                               macrocell99         0      0  RISE       1

Data path
pin name                model name    delay     AT    slack  edge  Fanout
----------------------  ------------  -----  -----  -------  ----  ------
\Tx:BUART:tx_bitclk\/q  macrocell99    1250   1250  1075514  RISE       1
\Tx:BUART:txn\/main_6   macrocell105   3059   4309  1075514  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\Tx:BUART:txn\/clock_0                                     macrocell105        0      0  RISE       1



++++ Path 406 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tx:BUART:tx_bitclk\/q
Path End       : \Tx:BUART:tx_state_2\/main_5
Capture Clock  : \Tx:BUART:tx_state_2\/clock_0
Path slack     : 1075515p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (Tx_IntClock:R#1 vs. Tx_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4309
-------------------------------------   ---- 
End-of-path arrival time (ps)           4309
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\Tx:BUART:tx_bitclk\/clock_0                               macrocell99         0      0  RISE       1

Data path
pin name                      model name    delay     AT    slack  edge  Fanout
----------------------------  ------------  -----  -----  -------  ----  ------
\Tx:BUART:tx_bitclk\/q        macrocell99    1250   1250  1075514  RISE       1
\Tx:BUART:tx_state_2\/main_5  macrocell102   3059   4309  1075515  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\Tx:BUART:tx_state_2\/clock_0                              macrocell102        0      0  RISE       1



++++ Path 407 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Top:BUART:rx_load_fifo\/q
Path End       : \Rx_Top:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \Rx_Top:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1075596p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (Rx_Top_IntClock:R#1 vs. Rx_Top_IntClock:R#2)   1083333
- Setup time                                                     -1930
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1081403

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5807
-------------------------------------   ---- 
End-of-path arrival time (ps)           5807
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Rx_Top:BUART:rx_load_fifo\/clock_0                        macrocell89         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\Rx_Top:BUART:rx_load_fifo\/q            macrocell89     1250   1250  1069939  RISE       1
\Rx_Top:BUART:sRX:RxShifter:u0\/f0_load  datapathcell6   4557   5807  1075596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Rx_Top:BUART:sRX:RxShifter:u0\/clock                      datapathcell6       0      0  RISE       1



++++ Path 408 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tx:BUART:tx_state_2\/q
Path End       : \Tx:BUART:tx_bitclk\/main_3
Capture Clock  : \Tx:BUART:tx_bitclk\/clock_0
Path slack     : 1075615p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (Tx_IntClock:R#1 vs. Tx_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4208
-------------------------------------   ---- 
End-of-path arrival time (ps)           4208
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\Tx:BUART:tx_state_2\/clock_0                              macrocell102        0      0  RISE       1

Data path
pin name                     model name    delay     AT    slack  edge  Fanout
---------------------------  ------------  -----  -----  -------  ----  ------
\Tx:BUART:tx_state_2\/q      macrocell102   1250   1250  1061836  RISE       1
\Tx:BUART:tx_bitclk\/main_3  macrocell99    2958   4208  1075615  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\Tx:BUART:tx_bitclk\/clock_0                               macrocell99         0      0  RISE       1



++++ Path 409 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tx:BUART:tx_state_2\/q
Path End       : \Tx:BUART:tx_state_0\/main_4
Capture Clock  : \Tx:BUART:tx_state_0\/clock_0
Path slack     : 1075615p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (Tx_IntClock:R#1 vs. Tx_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4208
-------------------------------------   ---- 
End-of-path arrival time (ps)           4208
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\Tx:BUART:tx_state_2\/clock_0                              macrocell102        0      0  RISE       1

Data path
pin name                      model name    delay     AT    slack  edge  Fanout
----------------------------  ------------  -----  -----  -------  ----  ------
\Tx:BUART:tx_state_2\/q       macrocell102   1250   1250  1061836  RISE       1
\Tx:BUART:tx_state_0\/main_4  macrocell100   2958   4208  1075615  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\Tx:BUART:tx_state_0\/clock_0                              macrocell100        0      0  RISE       1



++++ Path 410 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Back:BUART:rx_state_0\/q
Path End       : \Rx_Back:BUART:rx_status_3\/main_1
Capture Clock  : \Rx_Back:BUART:rx_status_3\/clock_0
Path slack     : 1075620p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Rx_Back_IntClock:R#1 vs. Rx_Back_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4203
-------------------------------------   ---- 
End-of-path arrival time (ps)           4203
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Rx_Back:BUART:rx_state_0\/clock_0                         macrocell24         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Back:BUART:rx_state_0\/q        macrocell24   1250   1250  1069232  RISE       1
\Rx_Back:BUART:rx_status_3\/main_1  macrocell28   2953   4203  1075620  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Rx_Back:BUART:rx_status_3\/clock_0                        macrocell28         0      0  RISE       1



++++ Path 411 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tx:BUART:tx_bitclk\/q
Path End       : \Tx:BUART:tx_state_0\/main_5
Capture Clock  : \Tx:BUART:tx_state_0\/clock_0
Path slack     : 1075639p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (Tx_IntClock:R#1 vs. Tx_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4185
-------------------------------------   ---- 
End-of-path arrival time (ps)           4185
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\Tx:BUART:tx_bitclk\/clock_0                               macrocell99         0      0  RISE       1

Data path
pin name                      model name    delay     AT    slack  edge  Fanout
----------------------------  ------------  -----  -----  -------  ----  ------
\Tx:BUART:tx_bitclk\/q        macrocell99    1250   1250  1075514  RISE       1
\Tx:BUART:tx_state_0\/main_5  macrocell100   2935   4185  1075639  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\Tx:BUART:tx_state_0\/clock_0                              macrocell100        0      0  RISE       1



++++ Path 412 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Back:BUART:rx_last\/q
Path End       : \Rx_Back:BUART:rx_state_2\/main_6
Capture Clock  : \Rx_Back:BUART:rx_state_2\/clock_0
Path slack     : 1075668p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Rx_Back_IntClock:R#1 vs. Rx_Back_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4155
-------------------------------------   ---- 
End-of-path arrival time (ps)           4155
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Rx_Back:BUART:rx_last\/clock_0                            macrocell21         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Back:BUART:rx_last\/q          macrocell21   1250   1250  1075668  RISE       1
\Rx_Back:BUART:rx_state_2\/main_6  macrocell25   2905   4155  1075668  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Rx_Back:BUART:rx_state_2\/clock_0                         macrocell25         0      0  RISE       1



++++ Path 413 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Top:BUART:rx_last\/q
Path End       : \Rx_Top:BUART:rx_state_2\/main_6
Capture Clock  : \Rx_Top:BUART:rx_state_2\/clock_0
Path slack     : 1075669p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (Rx_Top_IntClock:R#1 vs. Rx_Top_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4154
-------------------------------------   ---- 
End-of-path arrival time (ps)           4154
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Rx_Top:BUART:rx_last\/clock_0                             macrocell88         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Top:BUART:rx_last\/q          macrocell88   1250   1250  1075669  RISE       1
\Rx_Top:BUART:rx_state_2\/main_6  macrocell92   2904   4154  1075669  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Rx_Top:BUART:rx_state_2\/clock_0                          macrocell92         0      0  RISE       1



++++ Path 414 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Left:BUART:rx_last\/q
Path End       : \Rx_Left:BUART:rx_state_2\/main_6
Capture Clock  : \Rx_Left:BUART:rx_state_2\/clock_0
Path slack     : 1075672p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Rx_Left_IntClock:R#1 vs. Rx_Left_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4152
-------------------------------------   ---- 
End-of-path arrival time (ps)           4152
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Rx_Left:BUART:rx_last\/clock_0                            macrocell62         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Left:BUART:rx_last\/q          macrocell62   1250   1250  1075672  RISE       1
\Rx_Left:BUART:rx_state_2\/main_6  macrocell66   2902   4152  1075672  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Rx_Left:BUART:rx_state_2\/clock_0                         macrocell66         0      0  RISE       1



++++ Path 415 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Right:BUART:rx_last\/q
Path End       : \Rx_Right:BUART:rx_state_2\/main_6
Capture Clock  : \Rx_Right:BUART:rx_state_2\/clock_0
Path slack     : 1075683p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Rx_Right_IntClock:R#1 vs. Rx_Right_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4140
-------------------------------------   ---- 
End-of-path arrival time (ps)           4140
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Rx_Right:BUART:rx_last\/clock_0                           macrocell75         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Right:BUART:rx_last\/q          macrocell75   1250   1250  1075683  RISE       1
\Rx_Right:BUART:rx_state_2\/main_6  macrocell79   2890   4140  1075683  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Rx_Right:BUART:rx_state_2\/clock_0                        macrocell79         0      0  RISE       1



++++ Path 416 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tx:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \Tx:BUART:tx_state_2\/main_2
Capture Clock  : \Tx:BUART:tx_state_2\/clock_0
Path slack     : 1075738p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (Tx_IntClock:R#1 vs. Tx_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4086
-------------------------------------   ---- 
End-of-path arrival time (ps)           4086
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\Tx:BUART:sTX:sCLOCK:TxBitClkGen\/clock                    datapathcell8       0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\Tx:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell8   1000   1000  1062075  RISE       1
\Tx:BUART:tx_state_2\/main_2               macrocell102    3086   4086  1075738  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\Tx:BUART:tx_state_2\/clock_0                              macrocell102        0      0  RISE       1



++++ Path 417 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tx:BUART:txn\/q
Path End       : \Tx:BUART:txn\/main_0
Capture Clock  : \Tx:BUART:txn\/clock_0
Path slack     : 1075783p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (Tx_IntClock:R#1 vs. Tx_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4040
-------------------------------------   ---- 
End-of-path arrival time (ps)           4040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\Tx:BUART:txn\/clock_0                                     macrocell105        0      0  RISE       1

Data path
pin name               model name    delay     AT    slack  edge  Fanout
---------------------  ------------  -----  -----  -------  ----  ------
\Tx:BUART:txn\/q       macrocell105   1250   1250  1075783  RISE       1
\Tx:BUART:txn\/main_0  macrocell105   2790   4040  1075783  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\Tx:BUART:txn\/clock_0                                     macrocell105        0      0  RISE       1



++++ Path 418 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Top:BUART:rx_state_0\/q
Path End       : \Rx_Top:BUART:rx_load_fifo\/main_1
Capture Clock  : \Rx_Top:BUART:rx_load_fifo\/clock_0
Path slack     : 1075787p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (Rx_Top_IntClock:R#1 vs. Rx_Top_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4036
-------------------------------------   ---- 
End-of-path arrival time (ps)           4036
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Rx_Top:BUART:rx_state_0\/clock_0                          macrocell91         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Top:BUART:rx_state_0\/q         macrocell91   1250   1250  1068326  RISE       1
\Rx_Top:BUART:rx_load_fifo\/main_1  macrocell89   2786   4036  1075787  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Rx_Top:BUART:rx_load_fifo\/clock_0                        macrocell89         0      0  RISE       1



++++ Path 419 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Top:BUART:rx_state_0\/q
Path End       : \Rx_Top:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \Rx_Top:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075787p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (Rx_Top_IntClock:R#1 vs. Rx_Top_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4036
-------------------------------------   ---- 
End-of-path arrival time (ps)           4036
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Rx_Top:BUART:rx_state_0\/clock_0                          macrocell91         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Top:BUART:rx_state_0\/q               macrocell91   1250   1250  1068326  RISE       1
\Rx_Top:BUART:rx_state_stop1_reg\/main_1  macrocell94   2786   4036  1075787  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Rx_Top:BUART:rx_state_stop1_reg\/clock_0                  macrocell94         0      0  RISE       1



++++ Path 420 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN17_0/q
Path End       : MODIN17_0/main_3
Capture Clock  : MODIN17_0/clock_0
Path slack     : 1075788p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (Rx_Top_IntClock:R#1 vs. Rx_Top_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4036
-------------------------------------   ---- 
End-of-path arrival time (ps)           4036
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
MODIN17_0/clock_0                                          macrocell3          0      0  RISE       1

Data path
pin name          model name   delay     AT    slack  edge  Fanout
----------------  -----------  -----  -----  -------  ----  ------
MODIN17_0/q       macrocell3    1250   1250  1068449  RISE       1
MODIN17_0/main_3  macrocell3    2786   4036  1075788  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
MODIN17_0/clock_0                                          macrocell3          0      0  RISE       1



++++ Path 421 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN17_0/q
Path End       : MODIN17_1/main_4
Capture Clock  : MODIN17_1/clock_0
Path slack     : 1075788p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (Rx_Top_IntClock:R#1 vs. Rx_Top_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4036
-------------------------------------   ---- 
End-of-path arrival time (ps)           4036
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
MODIN17_0/clock_0                                          macrocell3          0      0  RISE       1

Data path
pin name          model name   delay     AT    slack  edge  Fanout
----------------  -----------  -----  -----  -------  ----  ------
MODIN17_0/q       macrocell3    1250   1250  1068449  RISE       1
MODIN17_1/main_4  macrocell4    2786   4036  1075788  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
MODIN17_1/clock_0                                          macrocell4          0      0  RISE       1



++++ Path 422 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN17_0/q
Path End       : \Rx_Top:BUART:rx_status_3\/main_7
Capture Clock  : \Rx_Top:BUART:rx_status_3\/clock_0
Path slack     : 1075789p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (Rx_Top_IntClock:R#1 vs. Rx_Top_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4035
-------------------------------------   ---- 
End-of-path arrival time (ps)           4035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
MODIN17_0/clock_0                                          macrocell3          0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
MODIN17_0/q                        macrocell3    1250   1250  1068449  RISE       1
\Rx_Top:BUART:rx_status_3\/main_7  macrocell95   2785   4035  1075789  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Rx_Top:BUART:rx_status_3\/clock_0                         macrocell95         0      0  RISE       1



++++ Path 423 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Top:BUART:rx_state_0\/q
Path End       : \Rx_Top:BUART:rx_state_0\/main_1
Capture Clock  : \Rx_Top:BUART:rx_state_0\/clock_0
Path slack     : 1075792p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (Rx_Top_IntClock:R#1 vs. Rx_Top_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4031
-------------------------------------   ---- 
End-of-path arrival time (ps)           4031
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Rx_Top:BUART:rx_state_0\/clock_0                          macrocell91         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Top:BUART:rx_state_0\/q       macrocell91   1250   1250  1068326  RISE       1
\Rx_Top:BUART:rx_state_0\/main_1  macrocell91   2781   4031  1075792  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Rx_Top:BUART:rx_state_0\/clock_0                          macrocell91         0      0  RISE       1



++++ Path 424 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Top:BUART:rx_state_0\/q
Path End       : \Rx_Top:BUART:rx_state_2\/main_1
Capture Clock  : \Rx_Top:BUART:rx_state_2\/clock_0
Path slack     : 1075792p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (Rx_Top_IntClock:R#1 vs. Rx_Top_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4031
-------------------------------------   ---- 
End-of-path arrival time (ps)           4031
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Rx_Top:BUART:rx_state_0\/clock_0                          macrocell91         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Top:BUART:rx_state_0\/q       macrocell91   1250   1250  1068326  RISE       1
\Rx_Top:BUART:rx_state_2\/main_1  macrocell92   2781   4031  1075792  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Rx_Top:BUART:rx_state_2\/clock_0                          macrocell92         0      0  RISE       1



++++ Path 425 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Top:BUART:rx_state_0\/q
Path End       : \Rx_Top:BUART:rx_state_3\/main_1
Capture Clock  : \Rx_Top:BUART:rx_state_3\/clock_0
Path slack     : 1075792p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (Rx_Top_IntClock:R#1 vs. Rx_Top_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4031
-------------------------------------   ---- 
End-of-path arrival time (ps)           4031
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Rx_Top:BUART:rx_state_0\/clock_0                          macrocell91         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Top:BUART:rx_state_0\/q       macrocell91   1250   1250  1068326  RISE       1
\Rx_Top:BUART:rx_state_3\/main_1  macrocell93   2781   4031  1075792  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Rx_Top:BUART:rx_state_3\/clock_0                          macrocell93         0      0  RISE       1



++++ Path 426 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Bottom:BUART:pollcount_1\/q
Path End       : \Rx_Bottom:BUART:pollcount_1\/main_2
Capture Clock  : \Rx_Bottom:BUART:pollcount_1\/clock_0
Path slack     : 1075929p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Rx_Bottom_IntClock:R#1 vs. Rx_Bottom_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3894
-------------------------------------   ---- 
End-of-path arrival time (ps)           3894
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rx_Bottom:BUART:pollcount_1\/clock_0                      macrocell32         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Bottom:BUART:pollcount_1\/q       macrocell32   1250   1250  1066900  RISE       1
\Rx_Bottom:BUART:pollcount_1\/main_2  macrocell32   2644   3894  1075929  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rx_Bottom:BUART:pollcount_1\/clock_0                      macrocell32         0      0  RISE       1



++++ Path 427 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Bottom:BUART:rx_state_3\/q
Path End       : \Rx_Bottom:BUART:rx_state_3\/main_3
Capture Clock  : \Rx_Bottom:BUART:rx_state_3\/clock_0
Path slack     : 1075933p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Rx_Bottom_IntClock:R#1 vs. Rx_Bottom_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3890
-------------------------------------   ---- 
End-of-path arrival time (ps)           3890
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rx_Bottom:BUART:rx_state_3\/clock_0                       macrocell41         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Bottom:BUART:rx_state_3\/q       macrocell41   1250   1250  1067597  RISE       1
\Rx_Bottom:BUART:rx_state_3\/main_3  macrocell41   2640   3890  1075933  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rx_Bottom:BUART:rx_state_3\/clock_0                       macrocell41         0      0  RISE       1



++++ Path 428 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Bottom:BUART:rx_state_3\/q
Path End       : \Rx_Bottom:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \Rx_Bottom:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075933p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Rx_Bottom_IntClock:R#1 vs. Rx_Bottom_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3890
-------------------------------------   ---- 
End-of-path arrival time (ps)           3890
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rx_Bottom:BUART:rx_state_3\/clock_0                       macrocell41         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Bottom:BUART:rx_state_3\/q               macrocell41   1250   1250  1067597  RISE       1
\Rx_Bottom:BUART:rx_state_stop1_reg\/main_2  macrocell42   2640   3890  1075933  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rx_Bottom:BUART:rx_state_stop1_reg\/clock_0               macrocell42         0      0  RISE       1



++++ Path 429 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_1/q
Path End       : MODIN5_1/main_3
Capture Clock  : MODIN5_1/clock_0
Path slack     : 1075965p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Rx_Front_IntClock:R#1 vs. Rx_Front_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3859
-------------------------------------   ---- 
End-of-path arrival time (ps)           3859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell8          0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN5_1/q       macrocell8    1250   1250  1066124  RISE       1
MODIN5_1/main_3  macrocell8    2609   3859  1075965  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell8          0      0  RISE       1



++++ Path 430 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Front:BUART:rx_bitclk_enable\/q
Path End       : \Rx_Front:BUART:rx_load_fifo\/main_2
Capture Clock  : \Rx_Front:BUART:rx_load_fifo\/clock_0
Path slack     : 1075969p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Rx_Front_IntClock:R#1 vs. Rx_Front_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3854
-------------------------------------   ---- 
End-of-path arrival time (ps)           3854
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Rx_Front:BUART:rx_bitclk_enable\/clock_0                  macrocell47         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Front:BUART:rx_bitclk_enable\/q   macrocell47   1250   1250  1070528  RISE       1
\Rx_Front:BUART:rx_load_fifo\/main_2  macrocell50   2604   3854  1075969  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Rx_Front:BUART:rx_load_fifo\/clock_0                      macrocell50         0      0  RISE       1



++++ Path 431 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Top:BUART:rx_state_2\/q
Path End       : \Rx_Top:BUART:rx_state_0\/main_4
Capture Clock  : \Rx_Top:BUART:rx_state_0\/clock_0
Path slack     : 1075978p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (Rx_Top_IntClock:R#1 vs. Rx_Top_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3846
-------------------------------------   ---- 
End-of-path arrival time (ps)           3846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Rx_Top:BUART:rx_state_2\/clock_0                          macrocell92         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Top:BUART:rx_state_2\/q       macrocell92   1250   1250  1068684  RISE       1
\Rx_Top:BUART:rx_state_0\/main_4  macrocell91   2596   3846  1075978  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Rx_Top:BUART:rx_state_0\/clock_0                          macrocell91         0      0  RISE       1



++++ Path 432 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Top:BUART:rx_state_2\/q
Path End       : \Rx_Top:BUART:rx_state_2\/main_4
Capture Clock  : \Rx_Top:BUART:rx_state_2\/clock_0
Path slack     : 1075978p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (Rx_Top_IntClock:R#1 vs. Rx_Top_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3846
-------------------------------------   ---- 
End-of-path arrival time (ps)           3846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Rx_Top:BUART:rx_state_2\/clock_0                          macrocell92         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Top:BUART:rx_state_2\/q       macrocell92   1250   1250  1068684  RISE       1
\Rx_Top:BUART:rx_state_2\/main_4  macrocell92   2596   3846  1075978  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Rx_Top:BUART:rx_state_2\/clock_0                          macrocell92         0      0  RISE       1



++++ Path 433 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Top:BUART:rx_state_2\/q
Path End       : \Rx_Top:BUART:rx_state_3\/main_4
Capture Clock  : \Rx_Top:BUART:rx_state_3\/clock_0
Path slack     : 1075978p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (Rx_Top_IntClock:R#1 vs. Rx_Top_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3846
-------------------------------------   ---- 
End-of-path arrival time (ps)           3846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Rx_Top:BUART:rx_state_2\/clock_0                          macrocell92         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Top:BUART:rx_state_2\/q       macrocell92   1250   1250  1068684  RISE       1
\Rx_Top:BUART:rx_state_3\/main_4  macrocell93   2596   3846  1075978  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Rx_Top:BUART:rx_state_3\/clock_0                          macrocell93         0      0  RISE       1



++++ Path 434 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Top:BUART:rx_state_2\/q
Path End       : \Rx_Top:BUART:rx_load_fifo\/main_4
Capture Clock  : \Rx_Top:BUART:rx_load_fifo\/clock_0
Path slack     : 1075978p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (Rx_Top_IntClock:R#1 vs. Rx_Top_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3845
-------------------------------------   ---- 
End-of-path arrival time (ps)           3845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Rx_Top:BUART:rx_state_2\/clock_0                          macrocell92         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Top:BUART:rx_state_2\/q         macrocell92   1250   1250  1068684  RISE       1
\Rx_Top:BUART:rx_load_fifo\/main_4  macrocell89   2595   3845  1075978  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Rx_Top:BUART:rx_load_fifo\/clock_0                        macrocell89         0      0  RISE       1



++++ Path 435 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Top:BUART:rx_state_2\/q
Path End       : \Rx_Top:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \Rx_Top:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075978p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (Rx_Top_IntClock:R#1 vs. Rx_Top_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3845
-------------------------------------   ---- 
End-of-path arrival time (ps)           3845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Rx_Top:BUART:rx_state_2\/clock_0                          macrocell92         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Top:BUART:rx_state_2\/q               macrocell92   1250   1250  1068684  RISE       1
\Rx_Top:BUART:rx_state_stop1_reg\/main_3  macrocell94   2595   3845  1075978  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Rx_Top:BUART:rx_state_stop1_reg\/clock_0                  macrocell94         0      0  RISE       1



++++ Path 436 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Top:BUART:rx_address_detected\/q
Path End       : \Rx_Top:BUART:rx_load_fifo\/main_0
Capture Clock  : \Rx_Top:BUART:rx_load_fifo\/clock_0
Path slack     : 1075980p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (Rx_Top_IntClock:R#1 vs. Rx_Top_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3843
-------------------------------------   ---- 
End-of-path arrival time (ps)           3843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Rx_Top:BUART:rx_address_detected\/clock_0                 macrocell85         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Top:BUART:rx_address_detected\/q  macrocell85   1250   1250  1068518  RISE       1
\Rx_Top:BUART:rx_load_fifo\/main_0    macrocell89   2593   3843  1075980  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Rx_Top:BUART:rx_load_fifo\/clock_0                        macrocell89         0      0  RISE       1



++++ Path 437 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Top:BUART:rx_address_detected\/q
Path End       : \Rx_Top:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \Rx_Top:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075980p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (Rx_Top_IntClock:R#1 vs. Rx_Top_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3843
-------------------------------------   ---- 
End-of-path arrival time (ps)           3843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Rx_Top:BUART:rx_address_detected\/clock_0                 macrocell85         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Top:BUART:rx_address_detected\/q      macrocell85   1250   1250  1068518  RISE       1
\Rx_Top:BUART:rx_state_stop1_reg\/main_0  macrocell94   2593   3843  1075980  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Rx_Top:BUART:rx_state_stop1_reg\/clock_0                  macrocell94         0      0  RISE       1



++++ Path 438 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Top:BUART:rx_address_detected\/q
Path End       : \Rx_Top:BUART:rx_state_0\/main_0
Capture Clock  : \Rx_Top:BUART:rx_state_0\/clock_0
Path slack     : 1075980p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (Rx_Top_IntClock:R#1 vs. Rx_Top_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3843
-------------------------------------   ---- 
End-of-path arrival time (ps)           3843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Rx_Top:BUART:rx_address_detected\/clock_0                 macrocell85         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Top:BUART:rx_address_detected\/q  macrocell85   1250   1250  1068518  RISE       1
\Rx_Top:BUART:rx_state_0\/main_0      macrocell91   2593   3843  1075980  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Rx_Top:BUART:rx_state_0\/clock_0                          macrocell91         0      0  RISE       1



++++ Path 439 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Top:BUART:rx_address_detected\/q
Path End       : \Rx_Top:BUART:rx_state_2\/main_0
Capture Clock  : \Rx_Top:BUART:rx_state_2\/clock_0
Path slack     : 1075980p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (Rx_Top_IntClock:R#1 vs. Rx_Top_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3843
-------------------------------------   ---- 
End-of-path arrival time (ps)           3843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Rx_Top:BUART:rx_address_detected\/clock_0                 macrocell85         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Top:BUART:rx_address_detected\/q  macrocell85   1250   1250  1068518  RISE       1
\Rx_Top:BUART:rx_state_2\/main_0      macrocell92   2593   3843  1075980  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Rx_Top:BUART:rx_state_2\/clock_0                          macrocell92         0      0  RISE       1



++++ Path 440 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Top:BUART:rx_address_detected\/q
Path End       : \Rx_Top:BUART:rx_state_3\/main_0
Capture Clock  : \Rx_Top:BUART:rx_state_3\/clock_0
Path slack     : 1075980p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (Rx_Top_IntClock:R#1 vs. Rx_Top_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3843
-------------------------------------   ---- 
End-of-path arrival time (ps)           3843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Rx_Top:BUART:rx_address_detected\/clock_0                 macrocell85         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Top:BUART:rx_address_detected\/q  macrocell85   1250   1250  1068518  RISE       1
\Rx_Top:BUART:rx_state_3\/main_0      macrocell93   2593   3843  1075980  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Rx_Top:BUART:rx_state_3\/clock_0                          macrocell93         0      0  RISE       1



++++ Path 441 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Left:BUART:rx_state_2\/q
Path End       : \Rx_Left:BUART:rx_status_3\/main_5
Capture Clock  : \Rx_Left:BUART:rx_status_3\/clock_0
Path slack     : 1076031p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Rx_Left_IntClock:R#1 vs. Rx_Left_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3792
-------------------------------------   ---- 
End-of-path arrival time (ps)           3792
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Rx_Left:BUART:rx_state_2\/clock_0                         macrocell66         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Left:BUART:rx_state_2\/q        macrocell66   1250   1250  1069708  RISE       1
\Rx_Left:BUART:rx_status_3\/main_5  macrocell69   2542   3792  1076031  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Rx_Left:BUART:rx_status_3\/clock_0                        macrocell69         0      0  RISE       1



++++ Path 442 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Right:BUART:rx_state_2\/q
Path End       : \Rx_Right:BUART:rx_status_3\/main_4
Capture Clock  : \Rx_Right:BUART:rx_status_3\/clock_0
Path slack     : 1076034p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Rx_Right_IntClock:R#1 vs. Rx_Right_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3790
-------------------------------------   ---- 
End-of-path arrival time (ps)           3790
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Rx_Right:BUART:rx_state_2\/clock_0                        macrocell79         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Right:BUART:rx_state_2\/q        macrocell79   1250   1250  1069737  RISE       1
\Rx_Right:BUART:rx_status_3\/main_4  macrocell82   2540   3790  1076034  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Rx_Right:BUART:rx_status_3\/clock_0                       macrocell82         0      0  RISE       1



++++ Path 443 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Left:BUART:rx_state_2\/q
Path End       : \Rx_Left:BUART:rx_state_0\/main_5
Capture Clock  : \Rx_Left:BUART:rx_state_0\/clock_0
Path slack     : 1076040p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Rx_Left_IntClock:R#1 vs. Rx_Left_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3783
-------------------------------------   ---- 
End-of-path arrival time (ps)           3783
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Rx_Left:BUART:rx_state_2\/clock_0                         macrocell66         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Left:BUART:rx_state_2\/q       macrocell66   1250   1250  1069708  RISE       1
\Rx_Left:BUART:rx_state_0\/main_5  macrocell65   2533   3783  1076040  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Rx_Left:BUART:rx_state_0\/clock_0                         macrocell65         0      0  RISE       1



++++ Path 444 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Left:BUART:rx_state_2\/q
Path End       : \Rx_Left:BUART:rx_state_2\/main_5
Capture Clock  : \Rx_Left:BUART:rx_state_2\/clock_0
Path slack     : 1076040p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Rx_Left_IntClock:R#1 vs. Rx_Left_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3783
-------------------------------------   ---- 
End-of-path arrival time (ps)           3783
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Rx_Left:BUART:rx_state_2\/clock_0                         macrocell66         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Left:BUART:rx_state_2\/q       macrocell66   1250   1250  1069708  RISE       1
\Rx_Left:BUART:rx_state_2\/main_5  macrocell66   2533   3783  1076040  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Rx_Left:BUART:rx_state_2\/clock_0                         macrocell66         0      0  RISE       1



++++ Path 445 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Left:BUART:rx_state_2\/q
Path End       : \Rx_Left:BUART:rx_state_3\/main_4
Capture Clock  : \Rx_Left:BUART:rx_state_3\/clock_0
Path slack     : 1076040p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Rx_Left_IntClock:R#1 vs. Rx_Left_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3783
-------------------------------------   ---- 
End-of-path arrival time (ps)           3783
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Rx_Left:BUART:rx_state_2\/clock_0                         macrocell66         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Left:BUART:rx_state_2\/q       macrocell66   1250   1250  1069708  RISE       1
\Rx_Left:BUART:rx_state_3\/main_4  macrocell67   2533   3783  1076040  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Rx_Left:BUART:rx_state_3\/clock_0                         macrocell67         0      0  RISE       1



++++ Path 446 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Left:BUART:rx_state_3\/q
Path End       : \Rx_Left:BUART:rx_status_3\/main_4
Capture Clock  : \Rx_Left:BUART:rx_status_3\/clock_0
Path slack     : 1076042p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Rx_Left_IntClock:R#1 vs. Rx_Left_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3781
-------------------------------------   ---- 
End-of-path arrival time (ps)           3781
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Rx_Left:BUART:rx_state_3\/clock_0                         macrocell67         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Left:BUART:rx_state_3\/q        macrocell67   1250   1250  1069719  RISE       1
\Rx_Left:BUART:rx_status_3\/main_4  macrocell69   2531   3781  1076042  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Rx_Left:BUART:rx_status_3\/clock_0                        macrocell69         0      0  RISE       1



++++ Path 447 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Right:BUART:rx_state_2\/q
Path End       : \Rx_Right:BUART:rx_load_fifo\/main_4
Capture Clock  : \Rx_Right:BUART:rx_load_fifo\/clock_0
Path slack     : 1076043p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Rx_Right_IntClock:R#1 vs. Rx_Right_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3781
-------------------------------------   ---- 
End-of-path arrival time (ps)           3781
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Rx_Right:BUART:rx_state_2\/clock_0                        macrocell79         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Right:BUART:rx_state_2\/q         macrocell79   1250   1250  1069737  RISE       1
\Rx_Right:BUART:rx_load_fifo\/main_4  macrocell76   2531   3781  1076043  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Rx_Right:BUART:rx_load_fifo\/clock_0                      macrocell76         0      0  RISE       1



++++ Path 448 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Right:BUART:rx_state_2\/q
Path End       : \Rx_Right:BUART:rx_state_0\/main_4
Capture Clock  : \Rx_Right:BUART:rx_state_0\/clock_0
Path slack     : 1076043p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Rx_Right_IntClock:R#1 vs. Rx_Right_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3781
-------------------------------------   ---- 
End-of-path arrival time (ps)           3781
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Rx_Right:BUART:rx_state_2\/clock_0                        macrocell79         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Right:BUART:rx_state_2\/q       macrocell79   1250   1250  1069737  RISE       1
\Rx_Right:BUART:rx_state_0\/main_4  macrocell78   2531   3781  1076043  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Rx_Right:BUART:rx_state_0\/clock_0                        macrocell78         0      0  RISE       1



++++ Path 449 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Right:BUART:rx_state_2\/q
Path End       : \Rx_Right:BUART:rx_state_2\/main_4
Capture Clock  : \Rx_Right:BUART:rx_state_2\/clock_0
Path slack     : 1076043p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Rx_Right_IntClock:R#1 vs. Rx_Right_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3781
-------------------------------------   ---- 
End-of-path arrival time (ps)           3781
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Rx_Right:BUART:rx_state_2\/clock_0                        macrocell79         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Right:BUART:rx_state_2\/q       macrocell79   1250   1250  1069737  RISE       1
\Rx_Right:BUART:rx_state_2\/main_4  macrocell79   2531   3781  1076043  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Rx_Right:BUART:rx_state_2\/clock_0                        macrocell79         0      0  RISE       1



++++ Path 450 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Left:BUART:rx_state_3\/q
Path End       : \Rx_Left:BUART:rx_state_0\/main_4
Capture Clock  : \Rx_Left:BUART:rx_state_0\/clock_0
Path slack     : 1076045p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Rx_Left_IntClock:R#1 vs. Rx_Left_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3778
-------------------------------------   ---- 
End-of-path arrival time (ps)           3778
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Rx_Left:BUART:rx_state_3\/clock_0                         macrocell67         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Left:BUART:rx_state_3\/q       macrocell67   1250   1250  1069719  RISE       1
\Rx_Left:BUART:rx_state_0\/main_4  macrocell65   2528   3778  1076045  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Rx_Left:BUART:rx_state_0\/clock_0                         macrocell65         0      0  RISE       1



++++ Path 451 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Left:BUART:rx_state_3\/q
Path End       : \Rx_Left:BUART:rx_state_2\/main_4
Capture Clock  : \Rx_Left:BUART:rx_state_2\/clock_0
Path slack     : 1076045p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Rx_Left_IntClock:R#1 vs. Rx_Left_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3778
-------------------------------------   ---- 
End-of-path arrival time (ps)           3778
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Rx_Left:BUART:rx_state_3\/clock_0                         macrocell67         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Left:BUART:rx_state_3\/q       macrocell67   1250   1250  1069719  RISE       1
\Rx_Left:BUART:rx_state_2\/main_4  macrocell66   2528   3778  1076045  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Rx_Left:BUART:rx_state_2\/clock_0                         macrocell66         0      0  RISE       1



++++ Path 452 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Left:BUART:rx_state_3\/q
Path End       : \Rx_Left:BUART:rx_state_3\/main_3
Capture Clock  : \Rx_Left:BUART:rx_state_3\/clock_0
Path slack     : 1076045p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Rx_Left_IntClock:R#1 vs. Rx_Left_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3778
-------------------------------------   ---- 
End-of-path arrival time (ps)           3778
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Rx_Left:BUART:rx_state_3\/clock_0                         macrocell67         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Left:BUART:rx_state_3\/q       macrocell67   1250   1250  1069719  RISE       1
\Rx_Left:BUART:rx_state_3\/main_3  macrocell67   2528   3778  1076045  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Rx_Left:BUART:rx_state_3\/clock_0                         macrocell67         0      0  RISE       1



++++ Path 453 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Right:BUART:rx_bitclk_enable\/q
Path End       : \Rx_Right:BUART:rx_state_3\/main_2
Capture Clock  : \Rx_Right:BUART:rx_state_3\/clock_0
Path slack     : 1076253p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Rx_Right_IntClock:R#1 vs. Rx_Right_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3571
-------------------------------------   ---- 
End-of-path arrival time (ps)           3571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Rx_Right:BUART:rx_bitclk_enable\/clock_0                  macrocell73         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Right:BUART:rx_bitclk_enable\/q  macrocell73   1250   1250  1071559  RISE       1
\Rx_Right:BUART:rx_state_3\/main_2   macrocell80   2321   3571  1076253  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Rx_Right:BUART:rx_state_3\/clock_0                        macrocell80         0      0  RISE       1



++++ Path 454 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN13_1/q
Path End       : MODIN13_1/main_3
Capture Clock  : MODIN13_1/clock_0
Path slack     : 1076255p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Rx_Back_IntClock:R#1 vs. Rx_Back_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3569
-------------------------------------   ---- 
End-of-path arrival time (ps)           3569
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN13_1/clock_0                                          macrocell2          0      0  RISE       1

Data path
pin name          model name   delay     AT    slack  edge  Fanout
----------------  -----------  -----  -----  -------  ----  ------
MODIN13_1/q       macrocell2    1250   1250  1067833  RISE       1
MODIN13_1/main_3  macrocell2    2319   3569  1076255  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN13_1/clock_0                                          macrocell2          0      0  RISE       1



++++ Path 455 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : MODIN1_0/main_3
Capture Clock  : MODIN1_0/clock_0
Path slack     : 1076262p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Rx_Right_IntClock:R#1 vs. Rx_Right_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3561
-------------------------------------   ---- 
End-of-path arrival time (ps)           3561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell5          0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN1_0/q       macrocell5    1250   1250  1067226  RISE       1
MODIN1_0/main_3  macrocell5    2311   3561  1076262  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell5          0      0  RISE       1



++++ Path 456 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : MODIN1_1/main_4
Capture Clock  : MODIN1_1/clock_0
Path slack     : 1076262p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Rx_Right_IntClock:R#1 vs. Rx_Right_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3561
-------------------------------------   ---- 
End-of-path arrival time (ps)           3561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell5          0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN1_0/q       macrocell5    1250   1250  1067226  RISE       1
MODIN1_1/main_4  macrocell6    2311   3561  1076262  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell6          0      0  RISE       1



++++ Path 457 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN9_1/q
Path End       : MODIN9_1/main_3
Capture Clock  : MODIN9_1/clock_0
Path slack     : 1076265p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Rx_Left_IntClock:R#1 vs. Rx_Left_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3559
-------------------------------------   ---- 
End-of-path arrival time (ps)           3559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell10         0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN9_1/q       macrocell10   1250   1250  1067213  RISE       1
MODIN9_1/main_3  macrocell10   2309   3559  1076265  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell10         0      0  RISE       1



++++ Path 458 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Back:BUART:rx_state_3\/q
Path End       : \Rx_Back:BUART:rx_state_3\/main_3
Capture Clock  : \Rx_Back:BUART:rx_state_3\/clock_0
Path slack     : 1076266p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Rx_Back_IntClock:R#1 vs. Rx_Back_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Rx_Back:BUART:rx_state_3\/clock_0                         macrocell26         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Back:BUART:rx_state_3\/q       macrocell26   1250   1250  1068800  RISE       1
\Rx_Back:BUART:rx_state_3\/main_3  macrocell26   2308   3558  1076266  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Rx_Back:BUART:rx_state_3\/clock_0                         macrocell26         0      0  RISE       1



++++ Path 459 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Back:BUART:rx_state_3\/q
Path End       : \Rx_Back:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \Rx_Back:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1076266p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Rx_Back_IntClock:R#1 vs. Rx_Back_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Rx_Back:BUART:rx_state_3\/clock_0                         macrocell26         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Back:BUART:rx_state_3\/q               macrocell26   1250   1250  1068800  RISE       1
\Rx_Back:BUART:rx_state_stop1_reg\/main_2  macrocell27   2308   3558  1076266  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Rx_Back:BUART:rx_state_stop1_reg\/clock_0                 macrocell27         0      0  RISE       1



++++ Path 460 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Bottom:BUART:rx_last\/q
Path End       : \Rx_Bottom:BUART:rx_state_2\/main_9
Capture Clock  : \Rx_Bottom:BUART:rx_state_2\/clock_0
Path slack     : 1076273p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Rx_Bottom_IntClock:R#1 vs. Rx_Bottom_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rx_Bottom:BUART:rx_last\/clock_0                          macrocell36         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Bottom:BUART:rx_last\/q          macrocell36   1250   1250  1076273  RISE       1
\Rx_Bottom:BUART:rx_state_2\/main_9  macrocell40   2300   3550  1076273  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rx_Bottom:BUART:rx_state_2\/clock_0                       macrocell40         0      0  RISE       1



++++ Path 461 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Right:BUART:rx_state_3\/q
Path End       : \Rx_Right:BUART:rx_state_3\/main_3
Capture Clock  : \Rx_Right:BUART:rx_state_3\/clock_0
Path slack     : 1076273p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Rx_Right_IntClock:R#1 vs. Rx_Right_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Rx_Right:BUART:rx_state_3\/clock_0                        macrocell80         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Right:BUART:rx_state_3\/q       macrocell80   1250   1250  1068235  RISE       1
\Rx_Right:BUART:rx_state_3\/main_3  macrocell80   2300   3550  1076273  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Rx_Right:BUART:rx_state_3\/clock_0                        macrocell80         0      0  RISE       1



++++ Path 462 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Right:BUART:rx_state_3\/q
Path End       : \Rx_Right:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \Rx_Right:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1076273p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Rx_Right_IntClock:R#1 vs. Rx_Right_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Rx_Right:BUART:rx_state_3\/clock_0                        macrocell80         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Right:BUART:rx_state_3\/q               macrocell80   1250   1250  1068235  RISE       1
\Rx_Right:BUART:rx_state_stop1_reg\/main_2  macrocell81   2300   3550  1076273  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Rx_Right:BUART:rx_state_stop1_reg\/clock_0                macrocell81         0      0  RISE       1



++++ Path 463 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN13_0/q
Path End       : MODIN13_0/main_3
Capture Clock  : MODIN13_0/clock_0
Path slack     : 1076276p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Rx_Back_IntClock:R#1 vs. Rx_Back_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN13_0/clock_0                                          macrocell1          0      0  RISE       1

Data path
pin name          model name   delay     AT    slack  edge  Fanout
----------------  -----------  -----  -----  -------  ----  ------
MODIN13_0/q       macrocell1    1250   1250  1066662  RISE       1
MODIN13_0/main_3  macrocell1    2297   3547  1076276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN13_0/clock_0                                          macrocell1          0      0  RISE       1



++++ Path 464 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN13_0/q
Path End       : MODIN13_1/main_4
Capture Clock  : MODIN13_1/clock_0
Path slack     : 1076276p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Rx_Back_IntClock:R#1 vs. Rx_Back_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN13_0/clock_0                                          macrocell1          0      0  RISE       1

Data path
pin name          model name   delay     AT    slack  edge  Fanout
----------------  -----------  -----  -----  -------  ----  ------
MODIN13_0/q       macrocell1    1250   1250  1066662  RISE       1
MODIN13_1/main_4  macrocell2    2297   3547  1076276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN13_1/clock_0                                          macrocell2          0      0  RISE       1



++++ Path 465 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Bottom:BUART:pollcount_0\/q
Path End       : \Rx_Bottom:BUART:pollcount_0\/main_3
Capture Clock  : \Rx_Bottom:BUART:pollcount_0\/clock_0
Path slack     : 1076276p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Rx_Bottom_IntClock:R#1 vs. Rx_Bottom_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rx_Bottom:BUART:pollcount_0\/clock_0                      macrocell31         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Bottom:BUART:pollcount_0\/q       macrocell31   1250   1250  1067857  RISE       1
\Rx_Bottom:BUART:pollcount_0\/main_3  macrocell31   2297   3547  1076276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rx_Bottom:BUART:pollcount_0\/clock_0                      macrocell31         0      0  RISE       1



++++ Path 466 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Bottom:BUART:pollcount_0\/q
Path End       : \Rx_Bottom:BUART:pollcount_1\/main_4
Capture Clock  : \Rx_Bottom:BUART:pollcount_1\/clock_0
Path slack     : 1076276p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Rx_Bottom_IntClock:R#1 vs. Rx_Bottom_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rx_Bottom:BUART:pollcount_0\/clock_0                      macrocell31         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Bottom:BUART:pollcount_0\/q       macrocell31   1250   1250  1067857  RISE       1
\Rx_Bottom:BUART:pollcount_1\/main_4  macrocell32   2297   3547  1076276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rx_Bottom:BUART:pollcount_1\/clock_0                      macrocell32         0      0  RISE       1



++++ Path 467 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : MODIN1_1/main_3
Capture Clock  : MODIN1_1/clock_0
Path slack     : 1076282p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Rx_Right_IntClock:R#1 vs. Rx_Right_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3541
-------------------------------------   ---- 
End-of-path arrival time (ps)           3541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell6          0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN1_1/q       macrocell6    1250   1250  1067934  RISE       1
MODIN1_1/main_3  macrocell6    2291   3541  1076282  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell6          0      0  RISE       1



++++ Path 468 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_0/q
Path End       : MODIN5_0/main_3
Capture Clock  : MODIN5_0/clock_0
Path slack     : 1076282p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Rx_Front_IntClock:R#1 vs. Rx_Front_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3541
-------------------------------------   ---- 
End-of-path arrival time (ps)           3541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell7          0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN5_0/q       macrocell7    1250   1250  1066339  RISE       1
MODIN5_0/main_3  macrocell7    2291   3541  1076282  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell7          0      0  RISE       1



++++ Path 469 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_0/q
Path End       : MODIN5_1/main_4
Capture Clock  : MODIN5_1/clock_0
Path slack     : 1076282p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Rx_Front_IntClock:R#1 vs. Rx_Front_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3541
-------------------------------------   ---- 
End-of-path arrival time (ps)           3541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell7          0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN5_0/q       macrocell7    1250   1250  1066339  RISE       1
MODIN5_1/main_4  macrocell8    2291   3541  1076282  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell8          0      0  RISE       1



++++ Path 470 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Left:BUART:rx_bitclk_enable\/q
Path End       : \Rx_Left:BUART:rx_load_fifo\/main_2
Capture Clock  : \Rx_Left:BUART:rx_load_fifo\/clock_0
Path slack     : 1076283p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Rx_Left_IntClock:R#1 vs. Rx_Left_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3541
-------------------------------------   ---- 
End-of-path arrival time (ps)           3541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Rx_Left:BUART:rx_bitclk_enable\/clock_0                   macrocell60         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Left:BUART:rx_bitclk_enable\/q   macrocell60   1250   1250  1072278  RISE       1
\Rx_Left:BUART:rx_load_fifo\/main_2  macrocell63   2291   3541  1076283  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Rx_Left:BUART:rx_load_fifo\/clock_0                       macrocell63         0      0  RISE       1



++++ Path 471 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN9_0/q
Path End       : MODIN9_0/main_3
Capture Clock  : MODIN9_0/clock_0
Path slack     : 1076290p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Rx_Left_IntClock:R#1 vs. Rx_Left_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3534
-------------------------------------   ---- 
End-of-path arrival time (ps)           3534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell9          0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN9_0/q       macrocell9    1250   1250  1067934  RISE       1
MODIN9_0/main_3  macrocell9    2284   3534  1076290  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell9          0      0  RISE       1



++++ Path 472 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN9_0/q
Path End       : MODIN9_1/main_4
Capture Clock  : MODIN9_1/clock_0
Path slack     : 1076290p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Rx_Left_IntClock:R#1 vs. Rx_Left_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3534
-------------------------------------   ---- 
End-of-path arrival time (ps)           3534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell9          0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN9_0/q       macrocell9    1250   1250  1067934  RISE       1
MODIN9_1/main_4  macrocell10   2284   3534  1076290  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell10         0      0  RISE       1



++++ Path 473 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Left:BUART:rx_load_fifo\/q
Path End       : \Rx_Left:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \Rx_Left:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1076786p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Rx_Left_IntClock:R#1 vs. Rx_Left_IntClock:R#2)   1083333
- Setup time                                                       -1930
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1081403

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4617
-------------------------------------   ---- 
End-of-path arrival time (ps)           4617
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Rx_Left:BUART:rx_load_fifo\/clock_0                       macrocell63         0      0  RISE       1

Data path
pin name                                  model name     delay     AT    slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -------  ----  ------
\Rx_Left:BUART:rx_load_fifo\/q            macrocell63     1250   1250  1068626  RISE       1
\Rx_Left:BUART:sRX:RxShifter:u0\/f0_load  datapathcell4   3367   4617  1076786  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Rx_Left:BUART:sRX:RxShifter:u0\/clock                     datapathcell4       0      0  RISE       1



++++ Path 474 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Bottom:BUART:rx_status_3\/q
Path End       : \Rx_Bottom:BUART:sRX:RxSts\/status_3
Capture Clock  : \Rx_Bottom:BUART:sRX:RxSts\/clock
Path slack     : 1076898p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Rx_Bottom_IntClock:R#1 vs. Rx_Bottom_IntClock:R#2)   1083333
- Setup time                                                           -1570
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1081763

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4865
-------------------------------------   ---- 
End-of-path arrival time (ps)           4865
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rx_Bottom:BUART:rx_status_3\/clock_0                      macrocell43         0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\Rx_Bottom:BUART:rx_status_3\/q       macrocell43    1250   1250  1076898  RISE       1
\Rx_Bottom:BUART:sRX:RxSts\/status_3  statusicell2   3615   4865  1076898  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rx_Bottom:BUART:sRX:RxSts\/clock                          statusicell2        0      0  RISE       1



++++ Path 475 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Right:BUART:rx_load_fifo\/q
Path End       : \Rx_Right:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \Rx_Right:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1077431p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Rx_Right_IntClock:R#1 vs. Rx_Right_IntClock:R#2)   1083333
- Setup time                                                         -1930
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1081403

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3972
-------------------------------------   ---- 
End-of-path arrival time (ps)           3972
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Rx_Right:BUART:rx_load_fifo\/clock_0                      macrocell76         0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\Rx_Right:BUART:rx_load_fifo\/q            macrocell76     1250   1250  1070834  RISE       1
\Rx_Right:BUART:sRX:RxShifter:u0\/f0_load  datapathcell5   2722   3972  1077431  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Rx_Right:BUART:sRX:RxShifter:u0\/clock                    datapathcell5       0      0  RISE       1



++++ Path 476 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Bottom:BUART:rx_load_fifo\/q
Path End       : \Rx_Bottom:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \Rx_Bottom:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1077506p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Rx_Bottom_IntClock:R#1 vs. Rx_Bottom_IntClock:R#2)   1083333
- Setup time                                                           -1930
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1081403

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3897
-------------------------------------   ---- 
End-of-path arrival time (ps)           3897
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rx_Bottom:BUART:rx_load_fifo\/clock_0                     macrocell37         0      0  RISE       1

Data path
pin name                                    model name     delay     AT    slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -------  ----  ------
\Rx_Bottom:BUART:rx_load_fifo\/q            macrocell37     1250   1250  1070787  RISE       1
\Rx_Bottom:BUART:sRX:RxShifter:u0\/f0_load  datapathcell2   2647   3897  1077506  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rx_Bottom:BUART:sRX:RxShifter:u0\/clock                   datapathcell2       0      0  RISE       1



++++ Path 477 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Back:BUART:rx_status_3\/q
Path End       : \Rx_Back:BUART:sRX:RxSts\/status_3
Capture Clock  : \Rx_Back:BUART:sRX:RxSts\/clock
Path slack     : 1077611p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Rx_Back_IntClock:R#1 vs. Rx_Back_IntClock:R#2)   1083333
- Setup time                                                       -1570
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1081763

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4152
-------------------------------------   ---- 
End-of-path arrival time (ps)           4152
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Rx_Back:BUART:rx_status_3\/clock_0                        macrocell28         0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\Rx_Back:BUART:rx_status_3\/q       macrocell28    1250   1250  1077611  RISE       1
\Rx_Back:BUART:sRX:RxSts\/status_3  statusicell1   2902   4152  1077611  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Rx_Back:BUART:sRX:RxSts\/clock                            statusicell1        0      0  RISE       1



++++ Path 478 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Back:BUART:rx_load_fifo\/q
Path End       : \Rx_Back:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \Rx_Back:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1077844p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Rx_Back_IntClock:R#1 vs. Rx_Back_IntClock:R#2)   1083333
- Setup time                                                       -1930
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1081403

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3559
-------------------------------------   ---- 
End-of-path arrival time (ps)           3559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Rx_Back:BUART:rx_load_fifo\/clock_0                       macrocell22         0      0  RISE       1

Data path
pin name                                  model name     delay     AT    slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -------  ----  ------
\Rx_Back:BUART:rx_load_fifo\/q            macrocell22     1250   1250  1068709  RISE       1
\Rx_Back:BUART:sRX:RxShifter:u0\/f0_load  datapathcell1   2309   3559  1077844  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Rx_Back:BUART:sRX:RxShifter:u0\/clock                     datapathcell1       0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

