// Seed: 3719311503
module module_0 (
    output wire id_0,
    input  wire id_1,
    input  tri0 id_2
);
  assign id_0 = (1) == id_2;
  wire id_4;
  ;
  logic id_5;
endmodule
module module_1 (
    output uwire id_0,
    input tri0 id_1,
    input tri0 id_2,
    output supply1 id_3,
    output tri1 id_4,
    input supply0 id_5,
    input supply0 id_6,
    input supply0 id_7,
    input tri0 id_8
);
  assign id_0 = id_5;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_1
  );
endmodule
module module_2 (
    input tri id_0,
    output uwire id_1,
    input tri id_2
    , id_9,
    input supply1 id_3,
    input wire id_4,
    input supply1 id_5,
    output tri0 id_6,
    input uwire id_7
);
  logic [1 : 1] \id_10 ;
  module_0 modCall_1 (
      id_1,
      id_5,
      id_4
  );
  wire id_11;
  assign id_11 = id_0;
endmodule
