{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1462395137615 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1462395137615 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 04 17:52:17 2016 " "Processing started: Wed May 04 17:52:17 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1462395137615 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1462395137615 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Part2 -c Part2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Part2 -c Part2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1462395137615 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1462395138315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/mux2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/mux2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2x1-mux_behv " "Found design unit 1: mux2x1-mux_behv" {  } { { "vhdl/mux2x1.vhd" "" { Text "G:/PLAB1/partII/vhdl/mux2x1.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462395138848 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2x1 " "Found entity 1: mux2x1" {  } { { "vhdl/mux2x1.vhd" "" { Text "G:/PLAB1/partII/vhdl/mux2x1.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462395138848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462395138848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/decod7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/decod7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decod7seg-decod7s_behv " "Found design unit 1: decod7seg-decod7s_behv" {  } { { "vhdl/decod7seg.vhd" "" { Text "G:/PLAB1/partII/vhdl/decod7seg.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462395138864 ""} { "Info" "ISGN_ENTITY_NAME" "1 decod7seg " "Found entity 1: decod7seg" {  } { { "vhdl/decod7seg.vhd" "" { Text "G:/PLAB1/partII/vhdl/decod7seg.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462395138864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462395138864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/comparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/comparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparator-comparator_bevv " "Found design unit 1: comparator-comparator_bevv" {  } { { "vhdl/comparator.vhd" "" { Text "G:/PLAB1/partII/vhdl/comparator.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462395138864 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "vhdl/comparator.vhd" "" { Text "G:/PLAB1/partII/vhdl/comparator.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462395138864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462395138864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/circuitb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/circuitb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 circuitB-circuitB_behv " "Found design unit 1: circuitB-circuitB_behv" {  } { { "vhdl/circuitB.vhd" "" { Text "G:/PLAB1/partII/vhdl/circuitB.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462395138864 ""} { "Info" "ISGN_ENTITY_NAME" "1 circuitB " "Found entity 1: circuitB" {  } { { "vhdl/circuitB.vhd" "" { Text "G:/PLAB1/partII/vhdl/circuitB.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462395138864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462395138864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/circuita.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/circuita.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 circuitA-circuitA_behv " "Found design unit 1: circuitA-circuitA_behv" {  } { { "vhdl/circuitA.vhd" "" { Text "G:/PLAB1/partII/vhdl/circuitA.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462395138864 ""} { "Info" "ISGN_ENTITY_NAME" "1 circuitA " "Found entity 1: circuitA" {  } { { "vhdl/circuitA.vhd" "" { Text "G:/PLAB1/partII/vhdl/circuitA.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462395138864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462395138864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/binarytod.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/binarytod.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 binaryToD-bcd_behv " "Found design unit 1: binaryToD-bcd_behv" {  } { { "vhdl/binaryToD.vhd" "" { Text "G:/PLAB1/partII/vhdl/binaryToD.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462395138864 ""} { "Info" "ISGN_ENTITY_NAME" "1 binaryToD " "Found entity 1: binaryToD" {  } { { "vhdl/binaryToD.vhd" "" { Text "G:/PLAB1/partII/vhdl/binaryToD.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462395138864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462395138864 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "binaryToD " "Elaborating entity \"binaryToD\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1462395138980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator comparator:C1 " "Elaborating entity \"comparator\" for hierarchy \"comparator:C1\"" {  } { { "vhdl/binaryToD.vhd" "C1" { Text "G:/PLAB1/partII/vhdl/binaryToD.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462395138996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "circuitB circuitB:B " "Elaborating entity \"circuitB\" for hierarchy \"circuitB:B\"" {  } { { "vhdl/binaryToD.vhd" "B" { Text "G:/PLAB1/partII/vhdl/binaryToD.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462395139033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "circuitA circuitA:A " "Elaborating entity \"circuitA\" for hierarchy \"circuitA:A\"" {  } { { "vhdl/binaryToD.vhd" "A" { Text "G:/PLAB1/partII/vhdl/binaryToD.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462395139064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x1 mux2x1:m1 " "Elaborating entity \"mux2x1\" for hierarchy \"mux2x1:m1\"" {  } { { "vhdl/binaryToD.vhd" "m1" { Text "G:/PLAB1/partII/vhdl/binaryToD.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462395139096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decod7seg decod7seg:de " "Elaborating entity \"decod7seg\" for hierarchy \"decod7seg:de\"" {  } { { "vhdl/binaryToD.vhd" "de" { Text "G:/PLAB1/partII/vhdl/binaryToD.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462395139133 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "vhdl/binaryToD.vhd" "" { Text "G:/PLAB1/partII/vhdl/binaryToD.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462395139766 "|binaryToD|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "vhdl/binaryToD.vhd" "" { Text "G:/PLAB1/partII/vhdl/binaryToD.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462395139766 "|binaryToD|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "vhdl/binaryToD.vhd" "" { Text "G:/PLAB1/partII/vhdl/binaryToD.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462395139766 "|binaryToD|HEX1[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1462395139766 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1462395140035 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462395140035 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "25 " "Implemented 25 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1462395140082 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1462395140082 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7 " "Implemented 7 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1462395140082 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1462395140082 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "535 " "Peak virtual memory: 535 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1462395140113 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 04 17:52:20 2016 " "Processing ended: Wed May 04 17:52:20 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1462395140113 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1462395140113 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1462395140113 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1462395140113 ""}
