// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
// Version: 2021.2
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module main_p_sum (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        b_num_offset,
        diff_p
);

parameter    ap_ST_fsm_state1 = 8'd1;
parameter    ap_ST_fsm_state2 = 8'd2;
parameter    ap_ST_fsm_state3 = 8'd4;
parameter    ap_ST_fsm_state4 = 8'd8;
parameter    ap_ST_fsm_state5 = 8'd16;
parameter    ap_ST_fsm_state6 = 8'd32;
parameter    ap_ST_fsm_state7 = 8'd64;
parameter    ap_ST_fsm_state8 = 8'd128;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [1:0] b_num_offset;
input  [0:0] diff_p;

reg ap_done;
reg ap_idle;
reg ap_ready;

(* fsm_encoding = "none" *) reg   [7:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [4:0] sub_ln109_fu_143_p2;
reg   [4:0] sub_ln109_reg_307;
wire   [0:0] icmp_ln75_fu_172_p2;
reg   [0:0] icmp_ln75_reg_315;
wire    ap_CS_fsm_state3;
wire   [0:0] icmp_ln75_2_fu_178_p2;
reg   [0:0] icmp_ln75_2_reg_320;
wire   [0:0] and_ln75_1_fu_207_p2;
reg   [0:0] and_ln75_1_reg_331;
wire    ap_CS_fsm_state4;
wire   [0:0] grp_p_sum_Pipeline_VITIS_LOOP_80_1_fu_102_ap_return;
reg   [0:0] targetBlock_reg_335;
wire    ap_CS_fsm_state5;
wire   [0:0] or_ln86_fu_225_p2;
reg   [0:0] or_ln86_reg_343;
wire    ap_CS_fsm_state6;
wire   [1:0] sub_ln86_fu_230_p2;
reg   [1:0] sub_ln86_reg_347;
wire   [1:0] select_ln98_fu_261_p3;
reg   [1:0] select_ln98_reg_352;
wire    ap_CS_fsm_state7;
wire    grp_p_sum_Pipeline_VITIS_LOOP_108_1_fu_88_ap_start;
wire    grp_p_sum_Pipeline_VITIS_LOOP_108_1_fu_88_ap_done;
wire    grp_p_sum_Pipeline_VITIS_LOOP_108_1_fu_88_ap_idle;
wire    grp_p_sum_Pipeline_VITIS_LOOP_108_1_fu_88_ap_ready;
wire   [31:0] grp_p_sum_Pipeline_VITIS_LOOP_108_1_fu_88_agg_result_num_load_31616_out;
wire    grp_p_sum_Pipeline_VITIS_LOOP_108_1_fu_88_agg_result_num_load_31616_out_ap_vld;
wire   [31:0] grp_p_sum_Pipeline_VITIS_LOOP_108_1_fu_88_agg_result_num_load_2226_out;
wire    grp_p_sum_Pipeline_VITIS_LOOP_108_1_fu_88_agg_result_num_load_2226_out_ap_vld;
wire   [31:0] grp_p_sum_Pipeline_VITIS_LOOP_108_1_fu_88_agg_result_num_load_1_out;
wire    grp_p_sum_Pipeline_VITIS_LOOP_108_1_fu_88_agg_result_num_load_1_out_ap_vld;
wire    grp_p_sum_Pipeline_VITIS_LOOP_80_1_fu_102_ap_start;
wire    grp_p_sum_Pipeline_VITIS_LOOP_80_1_fu_102_ap_done;
wire    grp_p_sum_Pipeline_VITIS_LOOP_80_1_fu_102_ap_idle;
wire    grp_p_sum_Pipeline_VITIS_LOOP_80_1_fu_102_ap_ready;
wire   [1:0] grp_p_sum_Pipeline_VITIS_LOOP_80_1_fu_102_idx_out;
wire    grp_p_sum_Pipeline_VITIS_LOOP_80_1_fu_102_idx_out_ap_vld;
wire   [1:0] grp_p_sum_Pipeline_VITIS_LOOP_80_1_fu_102_idx_2_out;
wire    grp_p_sum_Pipeline_VITIS_LOOP_80_1_fu_102_idx_2_out_ap_vld;
wire    grp_p_sum_Pipeline_VITIS_LOOP_86_2_fu_110_ap_start;
wire    grp_p_sum_Pipeline_VITIS_LOOP_86_2_fu_110_ap_done;
wire    grp_p_sum_Pipeline_VITIS_LOOP_86_2_fu_110_ap_idle;
wire    grp_p_sum_Pipeline_VITIS_LOOP_86_2_fu_110_ap_ready;
wire    grp_p_sum_Pipeline_VITIS_LOOP_98_3_fu_115_ap_start;
wire    grp_p_sum_Pipeline_VITIS_LOOP_98_3_fu_115_ap_done;
wire    grp_p_sum_Pipeline_VITIS_LOOP_98_3_fu_115_ap_idle;
wire    grp_p_sum_Pipeline_VITIS_LOOP_98_3_fu_115_ap_ready;
wire   [1:0] base_fu_242_p2;
reg   [1:0] ap_phi_mux_base_0_lcssa_i69_phi_fu_80_p4;
reg   [1:0] base_0_lcssa_i69_reg_76;
reg    ap_block_state7_on_subcall_done;
reg    grp_p_sum_Pipeline_VITIS_LOOP_108_1_fu_88_ap_start_reg;
wire    ap_CS_fsm_state2;
reg    grp_p_sum_Pipeline_VITIS_LOOP_80_1_fu_102_ap_start_reg;
reg   [1:0] idx_loc_fu_48;
reg   [1:0] idx_2_loc_fu_44;
reg    grp_p_sum_Pipeline_VITIS_LOOP_86_2_fu_110_ap_start_reg;
reg    grp_p_sum_Pipeline_VITIS_LOOP_98_3_fu_115_ap_start_reg;
wire    ap_CS_fsm_state8;
wire   [3:0] tmp_1_fu_131_p3;
wire   [4:0] zext_ln109_1_fu_139_p1;
wire   [4:0] zext_ln109_fu_127_p1;
wire   [31:0] bitcast_ln75_fu_154_p1;
wire   [7:0] tmp_4_fu_158_p4;
wire   [22:0] trunc_ln75_fu_168_p1;
wire   [0:0] or_ln75_fu_197_p2;
wire   [0:0] grp_fu_122_p2;
wire   [0:0] and_ln75_fu_201_p2;
wire   [0:0] xor_ln75_fu_192_p2;
wire   [0:0] icmp_ln86_fu_219_p2;
wire   [1:0] sub_ln86_1_fu_237_p2;
wire   [0:0] icmp_ln98_fu_249_p2;
wire   [1:0] add_ln98_fu_255_p2;
reg    ap_block_state8_on_subcall_done;
reg   [7:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
reg    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
reg    ap_ST_fsm_state7_blk;
reg    ap_ST_fsm_state8_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 8'd1;
#0 grp_p_sum_Pipeline_VITIS_LOOP_108_1_fu_88_ap_start_reg = 1'b0;
#0 grp_p_sum_Pipeline_VITIS_LOOP_80_1_fu_102_ap_start_reg = 1'b0;
#0 grp_p_sum_Pipeline_VITIS_LOOP_86_2_fu_110_ap_start_reg = 1'b0;
#0 grp_p_sum_Pipeline_VITIS_LOOP_98_3_fu_115_ap_start_reg = 1'b0;
end

main_p_sum_Pipeline_VITIS_LOOP_108_1 grp_p_sum_Pipeline_VITIS_LOOP_108_1_fu_88(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_p_sum_Pipeline_VITIS_LOOP_108_1_fu_88_ap_start),
    .ap_done(grp_p_sum_Pipeline_VITIS_LOOP_108_1_fu_88_ap_done),
    .ap_idle(grp_p_sum_Pipeline_VITIS_LOOP_108_1_fu_88_ap_idle),
    .ap_ready(grp_p_sum_Pipeline_VITIS_LOOP_108_1_fu_88_ap_ready),
    .zext_ln108(diff_p),
    .zext_ln108_1(diff_p),
    .sub_ln109_1(sub_ln109_reg_307),
    .agg_result_num_load_31616_out(grp_p_sum_Pipeline_VITIS_LOOP_108_1_fu_88_agg_result_num_load_31616_out),
    .agg_result_num_load_31616_out_ap_vld(grp_p_sum_Pipeline_VITIS_LOOP_108_1_fu_88_agg_result_num_load_31616_out_ap_vld),
    .agg_result_num_load_2226_out(grp_p_sum_Pipeline_VITIS_LOOP_108_1_fu_88_agg_result_num_load_2226_out),
    .agg_result_num_load_2226_out_ap_vld(grp_p_sum_Pipeline_VITIS_LOOP_108_1_fu_88_agg_result_num_load_2226_out_ap_vld),
    .agg_result_num_load_1_out(grp_p_sum_Pipeline_VITIS_LOOP_108_1_fu_88_agg_result_num_load_1_out),
    .agg_result_num_load_1_out_ap_vld(grp_p_sum_Pipeline_VITIS_LOOP_108_1_fu_88_agg_result_num_load_1_out_ap_vld)
);

main_p_sum_Pipeline_VITIS_LOOP_80_1 grp_p_sum_Pipeline_VITIS_LOOP_80_1_fu_102(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_p_sum_Pipeline_VITIS_LOOP_80_1_fu_102_ap_start),
    .ap_done(grp_p_sum_Pipeline_VITIS_LOOP_80_1_fu_102_ap_done),
    .ap_idle(grp_p_sum_Pipeline_VITIS_LOOP_80_1_fu_102_ap_idle),
    .ap_ready(grp_p_sum_Pipeline_VITIS_LOOP_80_1_fu_102_ap_ready),
    .agg_result_num_load_2226_reload(grp_p_sum_Pipeline_VITIS_LOOP_108_1_fu_88_agg_result_num_load_2226_out),
    .agg_result_num_load_31616_reload(grp_p_sum_Pipeline_VITIS_LOOP_108_1_fu_88_agg_result_num_load_31616_out),
    .idx_out(grp_p_sum_Pipeline_VITIS_LOOP_80_1_fu_102_idx_out),
    .idx_out_ap_vld(grp_p_sum_Pipeline_VITIS_LOOP_80_1_fu_102_idx_out_ap_vld),
    .idx_2_out(grp_p_sum_Pipeline_VITIS_LOOP_80_1_fu_102_idx_2_out),
    .idx_2_out_ap_vld(grp_p_sum_Pipeline_VITIS_LOOP_80_1_fu_102_idx_2_out_ap_vld),
    .ap_return(grp_p_sum_Pipeline_VITIS_LOOP_80_1_fu_102_ap_return)
);

main_p_sum_Pipeline_VITIS_LOOP_86_2 grp_p_sum_Pipeline_VITIS_LOOP_86_2_fu_110(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_p_sum_Pipeline_VITIS_LOOP_86_2_fu_110_ap_start),
    .ap_done(grp_p_sum_Pipeline_VITIS_LOOP_86_2_fu_110_ap_done),
    .ap_idle(grp_p_sum_Pipeline_VITIS_LOOP_86_2_fu_110_ap_idle),
    .ap_ready(grp_p_sum_Pipeline_VITIS_LOOP_86_2_fu_110_ap_ready),
    .sub_ln86(sub_ln86_reg_347)
);

main_p_sum_Pipeline_VITIS_LOOP_98_3 grp_p_sum_Pipeline_VITIS_LOOP_98_3_fu_115(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_p_sum_Pipeline_VITIS_LOOP_98_3_fu_115_ap_start),
    .ap_done(grp_p_sum_Pipeline_VITIS_LOOP_98_3_fu_115_ap_done),
    .ap_idle(grp_p_sum_Pipeline_VITIS_LOOP_98_3_fu_115_ap_idle),
    .ap_ready(grp_p_sum_Pipeline_VITIS_LOOP_98_3_fu_115_ap_ready),
    .zext_ln98(base_0_lcssa_i69_reg_76),
    .zext_ln98_1(select_ln98_reg_352)
);

main_fcmp_32ns_32ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
fcmp_32ns_32ns_1_2_no_dsp_1_U21(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_p_sum_Pipeline_VITIS_LOOP_108_1_fu_88_agg_result_num_load_1_out),
    .din1(32'd0),
    .ce(1'b1),
    .opcode(5'd1),
    .dout(grp_fu_122_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_p_sum_Pipeline_VITIS_LOOP_108_1_fu_88_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            grp_p_sum_Pipeline_VITIS_LOOP_108_1_fu_88_ap_start_reg <= 1'b1;
        end else if ((grp_p_sum_Pipeline_VITIS_LOOP_108_1_fu_88_ap_ready == 1'b1)) begin
            grp_p_sum_Pipeline_VITIS_LOOP_108_1_fu_88_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_p_sum_Pipeline_VITIS_LOOP_80_1_fu_102_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state4) & (1'd1 == and_ln75_1_fu_207_p2))) begin
            grp_p_sum_Pipeline_VITIS_LOOP_80_1_fu_102_ap_start_reg <= 1'b1;
        end else if ((grp_p_sum_Pipeline_VITIS_LOOP_80_1_fu_102_ap_ready == 1'b1)) begin
            grp_p_sum_Pipeline_VITIS_LOOP_80_1_fu_102_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_p_sum_Pipeline_VITIS_LOOP_86_2_fu_110_ap_start_reg <= 1'b0;
    end else begin
        if (((or_ln86_fu_225_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
            grp_p_sum_Pipeline_VITIS_LOOP_86_2_fu_110_ap_start_reg <= 1'b1;
        end else if ((grp_p_sum_Pipeline_VITIS_LOOP_86_2_fu_110_ap_ready == 1'b1)) begin
            grp_p_sum_Pipeline_VITIS_LOOP_86_2_fu_110_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_p_sum_Pipeline_VITIS_LOOP_98_3_fu_115_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state7) & (1'b0 == ap_block_state7_on_subcall_done))) begin
            grp_p_sum_Pipeline_VITIS_LOOP_98_3_fu_115_ap_start_reg <= 1'b1;
        end else if ((grp_p_sum_Pipeline_VITIS_LOOP_98_3_fu_115_ap_ready == 1'b1)) begin
            grp_p_sum_Pipeline_VITIS_LOOP_98_3_fu_115_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln86_fu_225_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        base_0_lcssa_i69_reg_76 <= 2'd0;
    end else if (((or_ln86_reg_343 == 1'd0) & (1'b1 == ap_CS_fsm_state7) & (1'b0 == ap_block_state7_on_subcall_done))) begin
        base_0_lcssa_i69_reg_76 <= base_fu_242_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        and_ln75_1_reg_331 <= and_ln75_1_fu_207_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        icmp_ln75_2_reg_320 <= icmp_ln75_2_fu_178_p2;
        icmp_ln75_reg_315 <= icmp_ln75_fu_172_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (grp_p_sum_Pipeline_VITIS_LOOP_80_1_fu_102_idx_2_out_ap_vld == 1'b1))) begin
        idx_2_loc_fu_44 <= grp_p_sum_Pipeline_VITIS_LOOP_80_1_fu_102_idx_2_out;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (grp_p_sum_Pipeline_VITIS_LOOP_80_1_fu_102_idx_out_ap_vld == 1'b1))) begin
        idx_loc_fu_48 <= grp_p_sum_Pipeline_VITIS_LOOP_80_1_fu_102_idx_out;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        or_ln86_reg_343 <= or_ln86_fu_225_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        select_ln98_reg_352 <= select_ln98_fu_261_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        sub_ln109_reg_307 <= sub_ln109_fu_143_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln86_fu_225_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        sub_ln86_reg_347 <= sub_ln86_fu_230_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        targetBlock_reg_335 <= grp_p_sum_Pipeline_VITIS_LOOP_80_1_fu_102_ap_return;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_p_sum_Pipeline_VITIS_LOOP_108_1_fu_88_ap_done == 1'b0)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

always @ (*) begin
    if ((grp_p_sum_Pipeline_VITIS_LOOP_80_1_fu_102_ap_done == 1'b0)) begin
        ap_ST_fsm_state5_blk = 1'b1;
    end else begin
        ap_ST_fsm_state5_blk = 1'b0;
    end
end

assign ap_ST_fsm_state6_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state7_on_subcall_done)) begin
        ap_ST_fsm_state7_blk = 1'b1;
    end else begin
        ap_ST_fsm_state7_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state8_on_subcall_done)) begin
        ap_ST_fsm_state8_blk = 1'b1;
    end else begin
        ap_ST_fsm_state8_blk = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0)) | ((1'b1 == ap_CS_fsm_state8) & (1'b0 == ap_block_state8_on_subcall_done)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((or_ln86_reg_343 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
        ap_phi_mux_base_0_lcssa_i69_phi_fu_80_p4 = base_fu_242_p2;
    end else begin
        ap_phi_mux_base_0_lcssa_i69_phi_fu_80_p4 = base_0_lcssa_i69_reg_76;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) & (1'b0 == ap_block_state8_on_subcall_done))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((grp_p_sum_Pipeline_VITIS_LOOP_108_1_fu_88_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((1'd0 == and_ln75_1_fu_207_p2) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state5 : begin
            if (((grp_p_sum_Pipeline_VITIS_LOOP_80_1_fu_102_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            if (((1'b1 == ap_CS_fsm_state7) & (1'b0 == ap_block_state7_on_subcall_done))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state8 : begin
            if (((1'b1 == ap_CS_fsm_state8) & (1'b0 == ap_block_state8_on_subcall_done))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln98_fu_255_p2 = (ap_phi_mux_base_0_lcssa_i69_phi_fu_80_p4 + 2'd1);

assign and_ln75_1_fu_207_p2 = (xor_ln75_fu_192_p2 & and_ln75_fu_201_p2);

assign and_ln75_fu_201_p2 = (or_ln75_fu_197_p2 & grp_fu_122_p2);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

always @ (*) begin
    ap_block_state7_on_subcall_done = ((or_ln86_reg_343 == 1'd0) & (grp_p_sum_Pipeline_VITIS_LOOP_86_2_fu_110_ap_done == 1'b0));
end

always @ (*) begin
    ap_block_state8_on_subcall_done = ((1'd1 == and_ln75_1_reg_331) & (grp_p_sum_Pipeline_VITIS_LOOP_98_3_fu_115_ap_done == 1'b0));
end

assign base_fu_242_p2 = (sub_ln86_1_fu_237_p2 + 2'd1);

assign bitcast_ln75_fu_154_p1 = grp_p_sum_Pipeline_VITIS_LOOP_108_1_fu_88_agg_result_num_load_1_out;

assign grp_p_sum_Pipeline_VITIS_LOOP_108_1_fu_88_ap_start = grp_p_sum_Pipeline_VITIS_LOOP_108_1_fu_88_ap_start_reg;

assign grp_p_sum_Pipeline_VITIS_LOOP_80_1_fu_102_ap_start = grp_p_sum_Pipeline_VITIS_LOOP_80_1_fu_102_ap_start_reg;

assign grp_p_sum_Pipeline_VITIS_LOOP_86_2_fu_110_ap_start = grp_p_sum_Pipeline_VITIS_LOOP_86_2_fu_110_ap_start_reg;

assign grp_p_sum_Pipeline_VITIS_LOOP_98_3_fu_115_ap_start = grp_p_sum_Pipeline_VITIS_LOOP_98_3_fu_115_ap_start_reg;

assign icmp_ln75_2_fu_178_p2 = ((trunc_ln75_fu_168_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln75_fu_172_p2 = ((tmp_4_fu_158_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln86_fu_219_p2 = ((idx_2_loc_fu_44 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln98_fu_249_p2 = ((ap_phi_mux_base_0_lcssa_i69_phi_fu_80_p4 != 2'd3) ? 1'b1 : 1'b0);

assign or_ln75_fu_197_p2 = (icmp_ln75_reg_315 | icmp_ln75_2_reg_320);

assign or_ln86_fu_225_p2 = (targetBlock_reg_335 | icmp_ln86_fu_219_p2);

assign select_ln98_fu_261_p3 = ((icmp_ln98_fu_249_p2[0:0] == 1'b1) ? 2'd3 : add_ln98_fu_255_p2);

assign sub_ln109_fu_143_p2 = (zext_ln109_1_fu_139_p1 - zext_ln109_fu_127_p1);

assign sub_ln86_1_fu_237_p2 = (2'd1 - idx_loc_fu_48);

assign sub_ln86_fu_230_p2 = ($signed(2'd2) - $signed(idx_loc_fu_48));

assign tmp_1_fu_131_p3 = {{b_num_offset}, {2'd0}};

assign tmp_4_fu_158_p4 = {{bitcast_ln75_fu_154_p1[30:23]}};

assign trunc_ln75_fu_168_p1 = bitcast_ln75_fu_154_p1[22:0];

assign xor_ln75_fu_192_p2 = (diff_p ^ 1'd1);

assign zext_ln109_1_fu_139_p1 = tmp_1_fu_131_p3;

assign zext_ln109_fu_127_p1 = b_num_offset;

endmodule //main_p_sum
