

================================================================
== Vitis HLS Report for 'test_scalaire_Pipeline_loop_1'
================================================================
* Date:           Wed Feb  2 17:59:10 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        ip_scalaire
* Solution:       ip_scalaire (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.371 ns|     1.00 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4124|     4124|  20.620 us|  20.620 us|  4124|  4124|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_1  |     4121|     4121|        27|          1|          1|  4096|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 27


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 30
* Pipeline : 1
  Pipeline-0 : II = 1, D = 27, States = { 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 30 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 3 
30 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%cpt = alloca i32 1"   --->   Operation 31 'alloca' 'cpt' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [2/2] (0.00ns)   --->   "%B_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %B"   --->   Operation 32 'read' 'B_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [2/2] (0.00ns)   --->   "%A_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %A"   --->   Operation 33 'read' 'A_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (1.58ns)   --->   "%store_ln0 = store i13 0, i13 %cpt"   --->   Operation 34 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %bus_B, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_3, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %bus_A, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/2] (0.00ns)   --->   "%B_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %B"   --->   Operation 37 'read' 'B_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/2] (0.00ns)   --->   "%A_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %A"   --->   Operation 38 'read' 'A_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 39 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.37>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%cpt_1 = load i13 %cpt" [ip_scalaire/ip_scal.cpp:20]   --->   Operation 40 'load' 'cpt_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (2.09ns)   --->   "%icmp_ln13 = icmp_eq  i13 %cpt_1, i13 4096" [ip_scalaire/ip_scal.cpp:13]   --->   Operation 41 'icmp' 'icmp_ln13' <Predicate = true> <Delay = 2.09> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4096, i64 4096, i64 4096"   --->   Operation 42 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (1.67ns)   --->   "%cpt_2 = add i13 %cpt_1, i13 1" [ip_scalaire/ip_scal.cpp:13]   --->   Operation 43 'add' 'cpt_2' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln13 = br i1 %icmp_ln13, void %.split2_ifconv, void %.exitStub" [ip_scalaire/ip_scal.cpp:13]   --->   Operation 44 'br' 'br_ln13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%j = trunc i13 %cpt_1" [ip_scalaire/ip_scal.cpp:13]   --->   Operation 45 'trunc' 'j' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%tmp = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %cpt_1, i32 4, i32 11" [ip_scalaire/ip_scal.cpp:19]   --->   Operation 46 'partselect' 'tmp' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%and_ln = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %tmp, i6 0" [ip_scalaire/ip_scal.cpp:19]   --->   Operation 47 'bitconcatenate' 'and_ln' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln19 = zext i14 %and_ln" [ip_scalaire/ip_scal.cpp:19]   --->   Operation 48 'zext' 'zext_ln19' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%shl_ln19_1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %j, i2 0" [ip_scalaire/ip_scal.cpp:19]   --->   Operation 49 'bitconcatenate' 'shl_ln19_1' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln19_1 = zext i6 %shl_ln19_1" [ip_scalaire/ip_scal.cpp:19]   --->   Operation 50 'zext' 'zext_ln19_1' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln19 = add i32 %zext_ln19_1, i32 %A_read" [ip_scalaire/ip_scal.cpp:19]   --->   Operation 51 'add' 'add_ln19' <Predicate = (!icmp_ln13)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 52 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln19_1 = add i32 %add_ln19, i32 %zext_ln19" [ip_scalaire/ip_scal.cpp:19]   --->   Operation 52 'add' 'add_ln19_1' <Predicate = (!icmp_ln13)> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln19_1, i32 2, i32 31" [ip_scalaire/ip_scal.cpp:19]   --->   Operation 53 'partselect' 'trunc_ln1' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln19_2 = add i32 %zext_ln19_1, i32 %B_read" [ip_scalaire/ip_scal.cpp:19]   --->   Operation 54 'add' 'add_ln19_2' <Predicate = (!icmp_ln13)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 55 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln19_3 = add i32 %add_ln19_2, i32 %zext_ln19" [ip_scalaire/ip_scal.cpp:19]   --->   Operation 55 'add' 'add_ln19_3' <Predicate = (!icmp_ln13)> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln19_1 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln19_3, i32 2, i32 31" [ip_scalaire/ip_scal.cpp:19]   --->   Operation 56 'partselect' 'trunc_ln19_1' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i9 @_ssdm_op_PartSelect.i9.i13.i32.i32, i13 %cpt_1, i32 4, i32 12" [ip_scalaire/ip_scal.cpp:20]   --->   Operation 57 'partselect' 'tmp_1' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (1.66ns)   --->   "%icmp_ln20 = icmp_eq  i9 %tmp_1, i9 0" [ip_scalaire/ip_scal.cpp:20]   --->   Operation 58 'icmp' 'icmp_ln20' <Predicate = (!icmp_ln13)> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (1.58ns)   --->   "%store_ln13 = store i13 %cpt_2, i13 %cpt" [ip_scalaire/ip_scal.cpp:13]   --->   Operation 59 'store' 'store_ln13' <Predicate = (!icmp_ln13)> <Delay = 1.58>

State 4 <SV = 3> <Delay = 4.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%sext_ln19 = sext i30 %trunc_ln1" [ip_scalaire/ip_scal.cpp:19]   --->   Operation 60 'sext' 'sext_ln19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%bus_A_addr = getelementptr i32 %bus_A, i32 %sext_ln19" [ip_scalaire/ip_scal.cpp:19]   --->   Operation 61 'getelementptr' 'bus_A_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [7/7] (4.00ns)   --->   "%bus_A_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %bus_A_addr, i32 1" [ip_scalaire/ip_scal.cpp:19]   --->   Operation 62 'readreq' 'bus_A_load_req' <Predicate = true> <Delay = 4.00> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%sext_ln19_1 = sext i30 %trunc_ln19_1" [ip_scalaire/ip_scal.cpp:19]   --->   Operation 63 'sext' 'sext_ln19_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%bus_B_addr = getelementptr i32 %bus_B, i32 %sext_ln19_1" [ip_scalaire/ip_scal.cpp:19]   --->   Operation 64 'getelementptr' 'bus_B_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [7/7] (4.00ns)   --->   "%bus_B_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %bus_B_addr, i32 1" [ip_scalaire/ip_scal.cpp:19]   --->   Operation 65 'readreq' 'bus_B_load_req' <Predicate = true> <Delay = 4.00> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 4.00>
ST_5 : Operation 66 [6/7] (4.00ns)   --->   "%bus_A_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %bus_A_addr, i32 1" [ip_scalaire/ip_scal.cpp:19]   --->   Operation 66 'readreq' 'bus_A_load_req' <Predicate = true> <Delay = 4.00> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 67 [6/7] (4.00ns)   --->   "%bus_B_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %bus_B_addr, i32 1" [ip_scalaire/ip_scal.cpp:19]   --->   Operation 67 'readreq' 'bus_B_load_req' <Predicate = true> <Delay = 4.00> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 4.00>
ST_6 : Operation 68 [5/7] (4.00ns)   --->   "%bus_A_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %bus_A_addr, i32 1" [ip_scalaire/ip_scal.cpp:19]   --->   Operation 68 'readreq' 'bus_A_load_req' <Predicate = true> <Delay = 4.00> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 69 [5/7] (4.00ns)   --->   "%bus_B_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %bus_B_addr, i32 1" [ip_scalaire/ip_scal.cpp:19]   --->   Operation 69 'readreq' 'bus_B_load_req' <Predicate = true> <Delay = 4.00> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 4.00>
ST_7 : Operation 70 [4/7] (4.00ns)   --->   "%bus_A_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %bus_A_addr, i32 1" [ip_scalaire/ip_scal.cpp:19]   --->   Operation 70 'readreq' 'bus_A_load_req' <Predicate = true> <Delay = 4.00> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 71 [4/7] (4.00ns)   --->   "%bus_B_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %bus_B_addr, i32 1" [ip_scalaire/ip_scal.cpp:19]   --->   Operation 71 'readreq' 'bus_B_load_req' <Predicate = true> <Delay = 4.00> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 4.00>
ST_8 : Operation 72 [3/7] (4.00ns)   --->   "%bus_A_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %bus_A_addr, i32 1" [ip_scalaire/ip_scal.cpp:19]   --->   Operation 72 'readreq' 'bus_A_load_req' <Predicate = true> <Delay = 4.00> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 73 [3/7] (4.00ns)   --->   "%bus_B_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %bus_B_addr, i32 1" [ip_scalaire/ip_scal.cpp:19]   --->   Operation 73 'readreq' 'bus_B_load_req' <Predicate = true> <Delay = 4.00> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 4.00>
ST_9 : Operation 74 [2/7] (4.00ns)   --->   "%bus_A_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %bus_A_addr, i32 1" [ip_scalaire/ip_scal.cpp:19]   --->   Operation 74 'readreq' 'bus_A_load_req' <Predicate = true> <Delay = 4.00> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 75 [2/7] (4.00ns)   --->   "%bus_B_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %bus_B_addr, i32 1" [ip_scalaire/ip_scal.cpp:19]   --->   Operation 75 'readreq' 'bus_B_load_req' <Predicate = true> <Delay = 4.00> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 4.00>
ST_10 : Operation 76 [1/7] (4.00ns)   --->   "%bus_A_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %bus_A_addr, i32 1" [ip_scalaire/ip_scal.cpp:19]   --->   Operation 76 'readreq' 'bus_A_load_req' <Predicate = true> <Delay = 4.00> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 77 [1/7] (4.00ns)   --->   "%bus_B_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %bus_B_addr, i32 1" [ip_scalaire/ip_scal.cpp:19]   --->   Operation 77 'readreq' 'bus_B_load_req' <Predicate = true> <Delay = 4.00> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 4.00>
ST_11 : Operation 78 [1/1] (4.00ns)   --->   "%bus_A_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %bus_A_addr" [ip_scalaire/ip_scal.cpp:19]   --->   Operation 78 'read' 'bus_A_addr_read' <Predicate = true> <Delay = 4.00> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 79 [1/1] (4.00ns)   --->   "%bus_B_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %bus_B_addr" [ip_scalaire/ip_scal.cpp:19]   --->   Operation 79 'read' 'bus_B_addr_read' <Predicate = true> <Delay = 4.00> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 3.77>
ST_12 : Operation 80 [1/1] (0.00ns)   --->   "%bitcast_ln19 = bitcast i32 %bus_A_addr_read" [ip_scalaire/ip_scal.cpp:19]   --->   Operation 80 'bitcast' 'bitcast_ln19' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 81 [1/1] (0.00ns)   --->   "%bitcast_ln19_1 = bitcast i32 %bus_B_addr_read" [ip_scalaire/ip_scal.cpp:19]   --->   Operation 81 'bitcast' 'bitcast_ln19_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 82 [7/7] (3.77ns)   --->   "%p = fmul i32 %bitcast_ln19, i32 %bitcast_ln19_1" [ip_scalaire/ip_scal.cpp:19]   --->   Operation 82 'fmul' 'p' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.77>
ST_13 : Operation 83 [6/7] (3.77ns)   --->   "%p = fmul i32 %bitcast_ln19, i32 %bitcast_ln19_1" [ip_scalaire/ip_scal.cpp:19]   --->   Operation 83 'fmul' 'p' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.77>
ST_14 : Operation 84 [5/7] (3.77ns)   --->   "%p = fmul i32 %bitcast_ln19, i32 %bitcast_ln19_1" [ip_scalaire/ip_scal.cpp:19]   --->   Operation 84 'fmul' 'p' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 3.77>
ST_15 : Operation 85 [4/7] (3.77ns)   --->   "%p = fmul i32 %bitcast_ln19, i32 %bitcast_ln19_1" [ip_scalaire/ip_scal.cpp:19]   --->   Operation 85 'fmul' 'p' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 3.77>
ST_16 : Operation 86 [3/7] (3.77ns)   --->   "%p = fmul i32 %bitcast_ln19, i32 %bitcast_ln19_1" [ip_scalaire/ip_scal.cpp:19]   --->   Operation 86 'fmul' 'p' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 3.77>
ST_17 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i4 %j" [ip_scalaire/ip_scal.cpp:15]   --->   Operation 87 'zext' 'zext_ln15' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 88 [2/7] (3.77ns)   --->   "%p = fmul i32 %bitcast_ln19, i32 %bitcast_ln19_1" [ip_scalaire/ip_scal.cpp:19]   --->   Operation 88 'fmul' 'p' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 89 [1/1] (0.00ns)   --->   "%tmp1_addr = getelementptr i32 %tmp1, i32 0, i32 %zext_ln15" [ip_scalaire/ip_scal.cpp:26]   --->   Operation 89 'getelementptr' 'tmp1_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 90 [2/2] (2.32ns)   --->   "%empty_22 = load i4 %tmp1_addr" [ip_scalaire/ip_scal.cpp:26]   --->   Operation 90 'load' 'empty_22' <Predicate = (!icmp_ln20)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 18 <SV = 17> <Delay = 3.77>
ST_18 : Operation 91 [1/7] (3.77ns)   --->   "%p = fmul i32 %bitcast_ln19, i32 %bitcast_ln19_1" [ip_scalaire/ip_scal.cpp:19]   --->   Operation 91 'fmul' 'p' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 92 [1/2] (2.32ns)   --->   "%empty_22 = load i4 %tmp1_addr" [ip_scalaire/ip_scal.cpp:26]   --->   Operation 92 'load' 'empty_22' <Predicate = (!icmp_ln20)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 19 <SV = 18> <Delay = 3.35>
ST_19 : Operation 93 [10/10] (3.35ns)   --->   "%add = fadd i32 %empty_22, i32 %p" [ip_scalaire/ip_scal.cpp:26]   --->   Operation 93 'fadd' 'add' <Predicate = (!icmp_ln20)> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 3.35>
ST_20 : Operation 94 [9/10] (3.35ns)   --->   "%add = fadd i32 %empty_22, i32 %p" [ip_scalaire/ip_scal.cpp:26]   --->   Operation 94 'fadd' 'add' <Predicate = (!icmp_ln20)> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 3.35>
ST_21 : Operation 95 [8/10] (3.35ns)   --->   "%add = fadd i32 %empty_22, i32 %p" [ip_scalaire/ip_scal.cpp:26]   --->   Operation 95 'fadd' 'add' <Predicate = (!icmp_ln20)> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 3.35>
ST_22 : Operation 96 [7/10] (3.35ns)   --->   "%add = fadd i32 %empty_22, i32 %p" [ip_scalaire/ip_scal.cpp:26]   --->   Operation 96 'fadd' 'add' <Predicate = (!icmp_ln20)> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 3.35>
ST_23 : Operation 97 [6/10] (3.35ns)   --->   "%add = fadd i32 %empty_22, i32 %p" [ip_scalaire/ip_scal.cpp:26]   --->   Operation 97 'fadd' 'add' <Predicate = (!icmp_ln20)> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 3.35>
ST_24 : Operation 98 [5/10] (3.35ns)   --->   "%add = fadd i32 %empty_22, i32 %p" [ip_scalaire/ip_scal.cpp:26]   --->   Operation 98 'fadd' 'add' <Predicate = (!icmp_ln20)> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 3.35>
ST_25 : Operation 99 [4/10] (3.35ns)   --->   "%add = fadd i32 %empty_22, i32 %p" [ip_scalaire/ip_scal.cpp:26]   --->   Operation 99 'fadd' 'add' <Predicate = (!icmp_ln20)> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 3.35>
ST_26 : Operation 100 [3/10] (3.35ns)   --->   "%add = fadd i32 %empty_22, i32 %p" [ip_scalaire/ip_scal.cpp:26]   --->   Operation 100 'fadd' 'add' <Predicate = (!icmp_ln20)> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 3.35>
ST_27 : Operation 101 [2/10] (3.35ns)   --->   "%add = fadd i32 %empty_22, i32 %p" [ip_scalaire/ip_scal.cpp:26]   --->   Operation 101 'fadd' 'add' <Predicate = (!icmp_ln20)> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 3.35>
ST_28 : Operation 102 [1/10] (3.35ns)   --->   "%add = fadd i32 %empty_22, i32 %p" [ip_scalaire/ip_scal.cpp:26]   --->   Operation 102 'fadd' 'add' <Predicate = (!icmp_ln20)> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 3.02>
ST_29 : Operation 103 [1/1] (0.00ns)   --->   "%specpipeline_ln13 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [ip_scalaire/ip_scal.cpp:13]   --->   Operation 103 'specpipeline' 'specpipeline_ln13' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 104 [1/1] (0.00ns)   --->   "%specloopname_ln13 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [ip_scalaire/ip_scal.cpp:13]   --->   Operation 104 'specloopname' 'specloopname_ln13' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 105 [1/1] (0.69ns)   --->   "%select_ln20 = select i1 %icmp_ln20, i32 %p, i32 %add" [ip_scalaire/ip_scal.cpp:20]   --->   Operation 105 'select' 'select_ln20' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 106 [1/1] (2.32ns)   --->   "%store_ln22 = store i32 %select_ln20, i4 %tmp1_addr" [ip_scalaire/ip_scal.cpp:22]   --->   Operation 106 'store' 'store_ln22' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_29 : Operation 107 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 107 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 30 <SV = 3> <Delay = 0.00>
ST_30 : Operation 108 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 108 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 1ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	'alloca' operation ('cpt') [6]  (0 ns)
	'store' operation ('store_ln0') of constant 0 on local variable 'cpt' [11]  (1.59 ns)

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 4.37ns
The critical path consists of the following:
	'load' operation ('cpt', ip_scalaire/ip_scal.cpp:20) on local variable 'cpt' [14]  (0 ns)
	'add' operation ('add_ln19_1', ip_scalaire/ip_scal.cpp:19) [30]  (4.37 ns)

 <State 4>: 4ns
The critical path consists of the following:
	'getelementptr' operation ('bus_A_addr', ip_scalaire/ip_scal.cpp:19) [33]  (0 ns)
	bus request operation ('bus_A_load_req', ip_scalaire/ip_scal.cpp:19) on port 'bus_A' (ip_scalaire/ip_scal.cpp:19) [34]  (4 ns)

 <State 5>: 4ns
The critical path consists of the following:
	bus request operation ('bus_A_load_req', ip_scalaire/ip_scal.cpp:19) on port 'bus_A' (ip_scalaire/ip_scal.cpp:19) [34]  (4 ns)

 <State 6>: 4ns
The critical path consists of the following:
	bus request operation ('bus_A_load_req', ip_scalaire/ip_scal.cpp:19) on port 'bus_A' (ip_scalaire/ip_scal.cpp:19) [34]  (4 ns)

 <State 7>: 4ns
The critical path consists of the following:
	bus request operation ('bus_A_load_req', ip_scalaire/ip_scal.cpp:19) on port 'bus_A' (ip_scalaire/ip_scal.cpp:19) [34]  (4 ns)

 <State 8>: 4ns
The critical path consists of the following:
	bus request operation ('bus_A_load_req', ip_scalaire/ip_scal.cpp:19) on port 'bus_A' (ip_scalaire/ip_scal.cpp:19) [34]  (4 ns)

 <State 9>: 4ns
The critical path consists of the following:
	bus request operation ('bus_A_load_req', ip_scalaire/ip_scal.cpp:19) on port 'bus_A' (ip_scalaire/ip_scal.cpp:19) [34]  (4 ns)

 <State 10>: 4ns
The critical path consists of the following:
	bus request operation ('bus_A_load_req', ip_scalaire/ip_scal.cpp:19) on port 'bus_A' (ip_scalaire/ip_scal.cpp:19) [34]  (4 ns)

 <State 11>: 4ns
The critical path consists of the following:
	bus read operation ('bus_A_addr_read', ip_scalaire/ip_scal.cpp:19) on port 'bus_A' (ip_scalaire/ip_scal.cpp:19) [35]  (4 ns)

 <State 12>: 3.78ns
The critical path consists of the following:
	'fmul' operation ('p', ip_scalaire/ip_scal.cpp:19) [45]  (3.78 ns)

 <State 13>: 3.78ns
The critical path consists of the following:
	'fmul' operation ('p', ip_scalaire/ip_scal.cpp:19) [45]  (3.78 ns)

 <State 14>: 3.78ns
The critical path consists of the following:
	'fmul' operation ('p', ip_scalaire/ip_scal.cpp:19) [45]  (3.78 ns)

 <State 15>: 3.78ns
The critical path consists of the following:
	'fmul' operation ('p', ip_scalaire/ip_scal.cpp:19) [45]  (3.78 ns)

 <State 16>: 3.78ns
The critical path consists of the following:
	'fmul' operation ('p', ip_scalaire/ip_scal.cpp:19) [45]  (3.78 ns)

 <State 17>: 3.78ns
The critical path consists of the following:
	'fmul' operation ('p', ip_scalaire/ip_scal.cpp:19) [45]  (3.78 ns)

 <State 18>: 3.78ns
The critical path consists of the following:
	'fmul' operation ('p', ip_scalaire/ip_scal.cpp:19) [45]  (3.78 ns)

 <State 19>: 3.36ns
The critical path consists of the following:
	'fadd' operation ('add', ip_scalaire/ip_scal.cpp:26) [50]  (3.36 ns)

 <State 20>: 3.36ns
The critical path consists of the following:
	'fadd' operation ('add', ip_scalaire/ip_scal.cpp:26) [50]  (3.36 ns)

 <State 21>: 3.36ns
The critical path consists of the following:
	'fadd' operation ('add', ip_scalaire/ip_scal.cpp:26) [50]  (3.36 ns)

 <State 22>: 3.36ns
The critical path consists of the following:
	'fadd' operation ('add', ip_scalaire/ip_scal.cpp:26) [50]  (3.36 ns)

 <State 23>: 3.36ns
The critical path consists of the following:
	'fadd' operation ('add', ip_scalaire/ip_scal.cpp:26) [50]  (3.36 ns)

 <State 24>: 3.36ns
The critical path consists of the following:
	'fadd' operation ('add', ip_scalaire/ip_scal.cpp:26) [50]  (3.36 ns)

 <State 25>: 3.36ns
The critical path consists of the following:
	'fadd' operation ('add', ip_scalaire/ip_scal.cpp:26) [50]  (3.36 ns)

 <State 26>: 3.36ns
The critical path consists of the following:
	'fadd' operation ('add', ip_scalaire/ip_scal.cpp:26) [50]  (3.36 ns)

 <State 27>: 3.36ns
The critical path consists of the following:
	'fadd' operation ('add', ip_scalaire/ip_scal.cpp:26) [50]  (3.36 ns)

 <State 28>: 3.36ns
The critical path consists of the following:
	'fadd' operation ('add', ip_scalaire/ip_scal.cpp:26) [50]  (3.36 ns)

 <State 29>: 3.02ns
The critical path consists of the following:
	'select' operation ('select_ln20', ip_scalaire/ip_scal.cpp:20) [51]  (0.698 ns)
	'store' operation ('store_ln22', ip_scalaire/ip_scal.cpp:22) of variable 'select_ln20', ip_scalaire/ip_scal.cpp:20 on array 'tmp1' [52]  (2.32 ns)

 <State 30>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
