INST:    1100 0000 0000 1010 lbi r0, 10  
ARCH:    INUM:        0 PC: 0x0000 REG: 0 VALUE: 0x000a
VERILOG: INUM:        0 PC: 0x0000 REG: 0 VALUE: 0x000a
INST:    1100 0001 0000 0000 lbi r1, 0  
ARCH:    INUM:        1 PC: 0x0002 REG: 1 VALUE: 0x0000
VERILOG: INUM:        1 PC: 0x0002 REG: 1 VALUE: 0x0000
INST:    1100 0011 0000 0001 lbi r3, 1  
ARCH:    INUM:        2 PC: 0x0004 REG: 3 VALUE: 0x0001
VERILOG: INUM:        2 PC: 0x0004 REG: 3 VALUE: 0x0001
INST:    0110 1000 0000 0110 beqz r0, .Done  
ARCH:    INUM:        3 PC: 0x0006
VERILOG: INUM:        3 PC: 0x0006
INST:    1101 1001 0000 0100 add r1, r1, r0 ***DIFF***
ARCH:    INUM:        4 PC: 0x0008 REG: 1 VALUE: 0x000a
VERILOG: 
INST:    1101 1011 0000 0001 sub r0, r3, r0 ***DIFF***
ARCH:    INUM:        5 PC: 0x000a REG: 0 VALUE: 0x0009
VERILOG: 
INST:    0010 0111 1111 1000 j .Check ***DIFF***
ARCH:    INUM:        6 PC: 0x000c
VERILOG: 
INST:    0110 1000 0000 0110 beqz r0, .Done ***DIFF***
ARCH:    INUM:        7 PC: 0x0006
VERILOG: 
INST:    1101 1001 0000 0100 add r1, r1, r0 ***DIFF***
ARCH:    INUM:        8 PC: 0x0008 REG: 1 VALUE: 0x0013
VERILOG: 
INST:    1101 1011 0000 0001 sub r0, r3, r0 ***DIFF***
ARCH:    INUM:        9 PC: 0x000a REG: 0 VALUE: 0x0008
VERILOG: 
INST:    0010 0111 1111 1000 j .Check ***DIFF***
ARCH:    INUM:       10 PC: 0x000c
VERILOG: 
INST:    0110 1000 0000 0110 beqz r0, .Done ***DIFF***
ARCH:    INUM:       11 PC: 0x0006
VERILOG: 
INST:    1101 1001 0000 0100 add r1, r1, r0 ***DIFF***
ARCH:    INUM:       12 PC: 0x0008 REG: 1 VALUE: 0x001b
VERILOG: 
INST:    1101 1011 0000 0001 sub r0, r3, r0 ***DIFF***
ARCH:    INUM:       13 PC: 0x000a REG: 0 VALUE: 0x0007
VERILOG: 
INST:    0010 0111 1111 1000 j .Check ***DIFF***
ARCH:    INUM:       14 PC: 0x000c
VERILOG: 
INST:    0110 1000 0000 0110 beqz r0, .Done ***DIFF***
ARCH:    INUM:       15 PC: 0x0006
VERILOG: 
INST:    1101 1001 0000 0100 add r1, r1, r0 ***DIFF***
ARCH:    INUM:       16 PC: 0x0008 REG: 1 VALUE: 0x0022
VERILOG: 
INST:    1101 1011 0000 0001 sub r0, r3, r0 ***DIFF***
ARCH:    INUM:       17 PC: 0x000a REG: 0 VALUE: 0x0006
VERILOG: 
INST:    0010 0111 1111 1000 j .Check ***DIFF***
ARCH:    INUM:       18 PC: 0x000c
VERILOG: 
INST:    0110 1000 0000 0110 beqz r0, .Done ***DIFF***
ARCH:    INUM:       19 PC: 0x0006
VERILOG: 
INST:    1101 1001 0000 0100 add r1, r1, r0 ***DIFF***
ARCH:    INUM:       20 PC: 0x0008 REG: 1 VALUE: 0x0028
VERILOG: 
INST:    1101 1011 0000 0001 sub r0, r3, r0 ***DIFF***
ARCH:    INUM:       21 PC: 0x000a REG: 0 VALUE: 0x0005
VERILOG: 
INST:    0010 0111 1111 1000 j .Check ***DIFF***
ARCH:    INUM:       22 PC: 0x000c
VERILOG: 
INST:    0110 1000 0000 0110 beqz r0, .Done ***DIFF***
ARCH:    INUM:       23 PC: 0x0006
VERILOG: 
INST:    1101 1001 0000 0100 add r1, r1, r0 ***DIFF***
ARCH:    INUM:       24 PC: 0x0008 REG: 1 VALUE: 0x002d
VERILOG: 
INST:    1101 1011 0000 0001 sub r0, r3, r0 ***DIFF***
ARCH:    INUM:       25 PC: 0x000a REG: 0 VALUE: 0x0004
VERILOG: 
INST:    0010 0111 1111 1000 j .Check ***DIFF***
ARCH:    INUM:       26 PC: 0x000c
VERILOG: 
INST:    0110 1000 0000 0110 beqz r0, .Done ***DIFF***
ARCH:    INUM:       27 PC: 0x0006
VERILOG: 
INST:    1101 1001 0000 0100 add r1, r1, r0 ***DIFF***
ARCH:    INUM:       28 PC: 0x0008 REG: 1 VALUE: 0x0031
VERILOG: 
INST:    1101 1011 0000 0001 sub r0, r3, r0 ***DIFF***
ARCH:    INUM:       29 PC: 0x000a REG: 0 VALUE: 0x0003
VERILOG: 
INST:    0010 0111 1111 1000 j .Check ***DIFF***
ARCH:    INUM:       30 PC: 0x000c
VERILOG: 
INST:    0110 1000 0000 0110 beqz r0, .Done ***DIFF***
ARCH:    INUM:       31 PC: 0x0006
VERILOG: 
INST:    1101 1001 0000 0100 add r1, r1, r0 ***DIFF***
ARCH:    INUM:       32 PC: 0x0008 REG: 1 VALUE: 0x0034
VERILOG: 
INST:    1101 1011 0000 0001 sub r0, r3, r0 ***DIFF***
ARCH:    INUM:       33 PC: 0x000a REG: 0 VALUE: 0x0002
VERILOG: 
INST:    0010 0111 1111 1000 j .Check ***DIFF***
ARCH:    INUM:       34 PC: 0x000c
VERILOG: 
INST:    0110 1000 0000 0110 beqz r0, .Done ***DIFF***
ARCH:    INUM:       35 PC: 0x0006
VERILOG: 
INST:    1101 1001 0000 0100 add r1, r1, r0 ***DIFF***
ARCH:    INUM:       36 PC: 0x0008 REG: 1 VALUE: 0x0036
VERILOG: 
INST:    1101 1011 0000 0001 sub r0, r3, r0 ***DIFF***
ARCH:    INUM:       37 PC: 0x000a REG: 0 VALUE: 0x0001
VERILOG: 
INST:    0010 0111 1111 1000 j .Check ***DIFF***
ARCH:    INUM:       38 PC: 0x000c
VERILOG: 
INST:    0110 1000 0000 0110 beqz r0, .Done ***DIFF***
ARCH:    INUM:       39 PC: 0x0006
VERILOG: 
INST:    1101 1001 0000 0100 add r1, r1, r0 ***DIFF***
ARCH:    INUM:       40 PC: 0x0008 REG: 1 VALUE: 0x0037
VERILOG: 
INST:    1101 1011 0000 0001 sub r0, r3, r0 ***DIFF***
ARCH:    INUM:       41 PC: 0x000a REG: 0 VALUE: 0x0000
VERILOG: 
INST:    0010 0111 1111 1000 j .Check ***DIFF***
ARCH:    INUM:       42 PC: 0x000c
VERILOG: 
INST:    0110 1000 0000 0110 beqz r0, .Done ***DIFF***
ARCH:    INUM:       43 PC: 0x0006
VERILOG: 
INST:    1100 0010 0000 0000 lbi r2, 0 ***DIFF***
ARCH:    INUM:       44 PC: 0x000e REG: 2 VALUE: 0x0000
VERILOG: 
INST:    1001 1010 0010 0000 stu r1, r2, 0 ***DIFF***
ARCH:    INUM:       45 PC: 0x0010 REG: 2 VALUE: 0x0000 ADDR: 0x0000 VALUE: 0x0037
VERILOG: 
INST:    1000 1010 0100 0000 ld r2, r2, 0 ***DIFF***
ARCH:    INUM:       46 PC: 0x0012 REG: 2 VALUE: 0x0037 ADDR: 0x0000
VERILOG: 
INST:    0000 0000 0000 0000 halt ***DIFF***
ARCH:    INUM:       47 PC: 0x0014
VERILOG: 
