// Seed: 3737036002
module module_0;
endmodule
module module_1 (
    input tri0 id_0,
    output supply0 id_1,
    input tri id_2,
    input wire id_3,
    input wor id_4,
    output logic id_5,
    input wire id_6,
    input wand id_7
);
  always if (1) id_5 = id_7 + -1;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_3 = 32'd59
) (
    input wire id_0,
    input wand id_1,
    output wor id_2,
    input supply0 _id_3,
    inout supply1 id_4
);
  assign id_4 = -1'h0;
  assign id_2 = id_4;
  wire [id_3 : 1] id_6;
  module_0 modCall_1 ();
endmodule
