{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1761128681666 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.1 Build 646 04/11/2019 SJ Standard Edition " "Version 18.1.1 Build 646 04/11/2019 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761128681677 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 22 12:24:41 2025 " "Processing started: Wed Oct 22 12:24:41 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1761128681677 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761128681677 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off AllMuxesOnPCBDe1Soc -c AllMuxesOnPCBDe1Soc " "Command: quartus_map --read_settings_files=on --write_settings_files=off AllMuxesOnPCBDe1Soc -c AllMuxesOnPCBDe1Soc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761128681677 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1761128682306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//hagfsstud/homes/s2410306027/documents/github/chd3/uebung03/prj2to1multiplexer/grpmux/unitmux/hdl/mpx-usingif-rtl-a.vhd 1 0 " "Found 1 design units, including 0 entities, in source file //hagfsstud/homes/s2410306027/documents/github/chd3/uebung03/prj2to1multiplexer/grpmux/unitmux/hdl/mpx-usingif-rtl-a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mpx-UsingIf " "Found design unit 1: Mpx-UsingIf" {  } { { "//hagfsstud/Homes/s2410306027/Documents/GitHub/CHD3/Uebung03/prj2to1Multiplexer/grpMux/unitMux/hdl/Mpx-UsingIf-RTL-a.vhd" "" { Text "//hagfsstud/Homes/s2410306027/Documents/GitHub/CHD3/Uebung03/prj2to1Multiplexer/grpMux/unitMux/hdl/Mpx-UsingIf-RTL-a.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761128691269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761128691269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//hagfsstud/homes/s2410306027/documents/github/chd3/uebung03/prj2to1multiplexer/grpmux/unitmux/hdl/mpx-usingcase-rtl-a.vhd 1 0 " "Found 1 design units, including 0 entities, in source file //hagfsstud/homes/s2410306027/documents/github/chd3/uebung03/prj2to1multiplexer/grpmux/unitmux/hdl/mpx-usingcase-rtl-a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mpx-UsingCase " "Found design unit 1: Mpx-UsingCase" {  } { { "//hagfsstud/Homes/s2410306027/Documents/GitHub/CHD3/Uebung03/prj2to1Multiplexer/grpMux/unitMux/hdl/Mpx-UsingCase-RTL-a.vhd" "" { Text "//hagfsstud/Homes/s2410306027/Documents/GitHub/CHD3/Uebung03/prj2to1Multiplexer/grpMux/unitMux/hdl/Mpx-UsingCase-RTL-a.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761128691283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761128691283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//hagfsstud/homes/s2410306027/documents/github/chd3/uebung03/prj2to1multiplexer/grpmux/unitmux/hdl/mpx-primimpl-rtl-a.vhd 1 0 " "Found 1 design units, including 0 entities, in source file //hagfsstud/homes/s2410306027/documents/github/chd3/uebung03/prj2to1multiplexer/grpmux/unitmux/hdl/mpx-primimpl-rtl-a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mpx-PrimImpl " "Found design unit 1: Mpx-PrimImpl" {  } { { "//hagfsstud/Homes/s2410306027/Documents/GitHub/CHD3/Uebung03/prj2to1Multiplexer/grpMux/unitMux/hdl/Mpx-PrimImpl-RTL-a.vhd" "" { Text "//hagfsstud/Homes/s2410306027/Documents/GitHub/CHD3/Uebung03/prj2to1Multiplexer/grpMux/unitMux/hdl/Mpx-PrimImpl-RTL-a.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761128691299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761128691299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//hagfsstud/homes/s2410306027/documents/github/chd3/uebung03/prj2to1multiplexer/grpmux/unitmux/hdl/mpx-nandonly-rtl-a.vhd 1 0 " "Found 1 design units, including 0 entities, in source file //hagfsstud/homes/s2410306027/documents/github/chd3/uebung03/prj2to1multiplexer/grpmux/unitmux/hdl/mpx-nandonly-rtl-a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mpx-NandOnly " "Found design unit 1: Mpx-NandOnly" {  } { { "//hagfsstud/Homes/s2410306027/Documents/GitHub/CHD3/Uebung03/prj2to1Multiplexer/grpMux/unitMux/hdl/Mpx-NandOnly-RTL-a.vhd" "" { Text "//hagfsstud/Homes/s2410306027/Documents/GitHub/CHD3/Uebung03/prj2to1Multiplexer/grpMux/unitMux/hdl/Mpx-NandOnly-RTL-a.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761128691319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761128691319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//hagfsstud/homes/s2410306027/documents/github/chd3/uebung03/prj2to1multiplexer/grpmux/unitmux/hdl/mpx-minterms-rtl-a.vhd 1 0 " "Found 1 design units, including 0 entities, in source file //hagfsstud/homes/s2410306027/documents/github/chd3/uebung03/prj2to1multiplexer/grpmux/unitmux/hdl/mpx-minterms-rtl-a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mpx-Minterms " "Found design unit 1: Mpx-Minterms" {  } { { "//hagfsstud/Homes/s2410306027/Documents/GitHub/CHD3/Uebung03/prj2to1Multiplexer/grpMux/unitMux/hdl/Mpx-Minterms-RTL-a.vhd" "" { Text "//hagfsstud/Homes/s2410306027/Documents/GitHub/CHD3/Uebung03/prj2to1Multiplexer/grpMux/unitMux/hdl/Mpx-Minterms-RTL-a.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761128691334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761128691334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//hagfsstud/homes/s2410306027/documents/github/chd3/uebung03/prj2to1multiplexer/grpmux/unitnand2/hdl/thenand2-e.vhd 1 1 " "Found 1 design units, including 1 entities, in source file //hagfsstud/homes/s2410306027/documents/github/chd3/uebung03/prj2to1multiplexer/grpmux/unitnand2/hdl/thenand2-e.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 TheNand2 " "Found entity 1: TheNand2" {  } { { "//hagfsstud/Homes/s2410306027/Documents/GitHub/CHD3/Uebung03/prj2to1Multiplexer/grpMux/unitNand2/hdl/TheNand2-e.vhd" "" { Text "//hagfsstud/Homes/s2410306027/Documents/GitHub/CHD3/Uebung03/prj2to1Multiplexer/grpMux/unitNand2/hdl/TheNand2-e.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761128691348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761128691348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//hagfsstud/homes/s2410306027/documents/github/chd3/uebung03/prj2to1multiplexer/grpmux/unitmux/hdl/mpx-e.vhd 1 1 " "Found 1 design units, including 1 entities, in source file //hagfsstud/homes/s2410306027/documents/github/chd3/uebung03/prj2to1multiplexer/grpmux/unitmux/hdl/mpx-e.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 Mpx " "Found entity 1: Mpx" {  } { { "//hagfsstud/Homes/s2410306027/Documents/GitHub/CHD3/Uebung03/prj2to1Multiplexer/grpMux/unitMux/hdl/Mpx-e.vhd" "" { Text "//hagfsstud/Homes/s2410306027/Documents/GitHub/CHD3/Uebung03/prj2to1Multiplexer/grpMux/unitMux/hdl/Mpx-e.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761128691362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761128691362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//hagfsstud/homes/s2410306027/documents/github/chd3/uebung03/prj2to1multiplexer/grpmux/unitnand2/hdl/thenand2-rtl-a.vhd 1 0 " "Found 1 design units, including 0 entities, in source file //hagfsstud/homes/s2410306027/documents/github/chd3/uebung03/prj2to1multiplexer/grpmux/unitnand2/hdl/thenand2-rtl-a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TheNand2-RTL " "Found design unit 1: TheNand2-RTL" {  } { { "//hagfsstud/Homes/s2410306027/Documents/GitHub/CHD3/Uebung03/prj2to1Multiplexer/grpMux/unitNand2/hdl/TheNand2-RTL-a.vhd" "" { Text "//hagfsstud/Homes/s2410306027/Documents/GitHub/CHD3/Uebung03/prj2to1Multiplexer/grpMux/unitNand2/hdl/TheNand2-RTL-a.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761128691378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761128691378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//hagfsstud/homes/s2410306027/documents/github/chd3/uebung03/prj2to1multiplexer/grpmux/unitmux/hdl/mpx-structthenand2-rtl-a.vhd 1 0 " "Found 1 design units, including 0 entities, in source file //hagfsstud/homes/s2410306027/documents/github/chd3/uebung03/prj2to1multiplexer/grpmux/unitmux/hdl/mpx-structthenand2-rtl-a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mpx-StructTheNand2 " "Found design unit 1: Mpx-StructTheNand2" {  } { { "//hagfsstud/Homes/s2410306027/Documents/GitHub/CHD3/Uebung03/prj2to1Multiplexer/grpMux/unitMux/hdl/Mpx-StructTheNand2-RTL-a.vhd" "" { Text "//hagfsstud/Homes/s2410306027/Documents/GitHub/CHD3/Uebung03/prj2to1Multiplexer/grpMux/unitMux/hdl/Mpx-StructTheNand2-RTL-a.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761128691389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761128691389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//hagfsstud/homes/s2410306027/documents/github/chd3/uebung03/prj2to1multiplexer/grpmux/unitallmuxes/hdl/allmpx-e.vhd 1 1 " "Found 1 design units, including 1 entities, in source file //hagfsstud/homes/s2410306027/documents/github/chd3/uebung03/prj2to1multiplexer/grpmux/unitallmuxes/hdl/allmpx-e.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 AllMpx " "Found entity 1: AllMpx" {  } { { "//hagfsstud/Homes/s2410306027/Documents/GitHub/CHD3/Uebung03/prj2to1Multiplexer/grpMux/unitAllMuxes/hdl/AllMpx-e.vhd" "" { Text "//hagfsstud/Homes/s2410306027/Documents/GitHub/CHD3/Uebung03/prj2to1Multiplexer/grpMux/unitAllMuxes/hdl/AllMpx-e.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761128691409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761128691409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//hagfsstud/homes/s2410306027/documents/github/chd3/uebung03/prj2to1multiplexer/grpmux/unitallmuxes/hdl/allmpx-struct-a.vhd 1 0 " "Found 1 design units, including 0 entities, in source file //hagfsstud/homes/s2410306027/documents/github/chd3/uebung03/prj2to1multiplexer/grpmux/unitallmuxes/hdl/allmpx-struct-a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AllMpx-Struct " "Found design unit 1: AllMpx-Struct" {  } { { "//hagfsstud/Homes/s2410306027/Documents/GitHub/CHD3/Uebung03/prj2to1Multiplexer/grpMux/unitAllMuxes/hdl/AllMpx-Struct-a.vhd" "" { Text "//hagfsstud/Homes/s2410306027/Documents/GitHub/CHD3/Uebung03/prj2to1Multiplexer/grpMux/unitAllMuxes/hdl/AllMpx-Struct-a.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761128691419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761128691419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//hagfsstud/homes/s2410306027/documents/github/chd3/uebung03/prj2to1multiplexer/grpmux/uintallmuxesonpcbde1soc/hdl/allmuxesonpcbde1soc-struct-a.vhd 1 0 " "Found 1 design units, including 0 entities, in source file //hagfsstud/homes/s2410306027/documents/github/chd3/uebung03/prj2to1multiplexer/grpmux/uintallmuxesonpcbde1soc/hdl/allmuxesonpcbde1soc-struct-a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AllMuxesOnPCBDe1Soc-Struct " "Found design unit 1: AllMuxesOnPCBDe1Soc-Struct" {  } { { "//hagfsstud/Homes/s2410306027/Documents/GitHub/CHD3/Uebung03/prj2to1Multiplexer/grpMux/uintAllMuxesOnPCBDe1Soc/hdl/AllMuxesOnPCBDe1Soc-Struct-a.vhd" "" { Text "//hagfsstud/Homes/s2410306027/Documents/GitHub/CHD3/Uebung03/prj2to1Multiplexer/grpMux/uintAllMuxesOnPCBDe1Soc/hdl/AllMuxesOnPCBDe1Soc-Struct-a.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761128691425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761128691425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//hagfsstud/homes/s2410306027/documents/github/chd3/uebung03/prj2to1multiplexer/grpmux/uintallmuxesonpcbde1soc/hdl/allmuxesonpcbde1soc-e.vhd 1 1 " "Found 1 design units, including 1 entities, in source file //hagfsstud/homes/s2410306027/documents/github/chd3/uebung03/prj2to1multiplexer/grpmux/uintallmuxesonpcbde1soc/hdl/allmuxesonpcbde1soc-e.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 AllMuxesOnPCBDe1Soc " "Found entity 1: AllMuxesOnPCBDe1Soc" {  } { { "//hagfsstud/Homes/s2410306027/Documents/GitHub/CHD3/Uebung03/prj2to1Multiplexer/grpMux/uintAllMuxesOnPCBDe1Soc/hdl/AllMuxesOnPCBDe1Soc-e.vhd" "" { Text "//hagfsstud/Homes/s2410306027/Documents/GitHub/CHD3/Uebung03/prj2to1Multiplexer/grpMux/uintAllMuxesOnPCBDe1Soc/hdl/AllMuxesOnPCBDe1Soc-e.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761128691441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761128691441 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "AllMuxesOnPCBDe1Soc " "Elaborating entity \"AllMuxesOnPCBDe1Soc\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1761128691520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "AllMpx AllMpx:AllMpx A:struct " "Elaborating entity \"AllMpx\" using architecture \"A:struct\" for hierarchy \"AllMpx:AllMpx\"" {  } { { "//hagfsstud/Homes/s2410306027/Documents/GitHub/CHD3/Uebung03/prj2to1Multiplexer/grpMux/uintAllMuxesOnPCBDe1Soc/hdl/AllMuxesOnPCBDe1Soc-Struct-a.vhd" "AllMpx" { Text "//hagfsstud/Homes/s2410306027/Documents/GitHub/CHD3/Uebung03/prj2to1Multiplexer/grpMux/uintAllMuxesOnPCBDe1Soc/hdl/AllMuxesOnPCBDe1Soc-Struct-a.vhd" 16 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761128691550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Mpx AllMpx:AllMpx\|Mpx:MpxMinTerms A:minterms " "Elaborating entity \"Mpx\" using architecture \"A:minterms\" for hierarchy \"AllMpx:AllMpx\|Mpx:MpxMinTerms\"" {  } { { "//hagfsstud/Homes/s2410306027/Documents/GitHub/CHD3/Uebung03/prj2to1Multiplexer/grpMux/unitAllMuxes/hdl/AllMpx-Struct-a.vhd" "MpxMinTerms" { Text "//hagfsstud/Homes/s2410306027/Documents/GitHub/CHD3/Uebung03/prj2to1Multiplexer/grpMux/unitAllMuxes/hdl/AllMpx-Struct-a.vhd" 15 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761128691568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Mpx AllMpx:AllMpx\|Mpx:MpxPrimImplTerms A:primimpl " "Elaborating entity \"Mpx\" using architecture \"A:primimpl\" for hierarchy \"AllMpx:AllMpx\|Mpx:MpxPrimImplTerms\"" {  } { { "//hagfsstud/Homes/s2410306027/Documents/GitHub/CHD3/Uebung03/prj2to1Multiplexer/grpMux/unitAllMuxes/hdl/AllMpx-Struct-a.vhd" "MpxPrimImplTerms" { Text "//hagfsstud/Homes/s2410306027/Documents/GitHub/CHD3/Uebung03/prj2to1Multiplexer/grpMux/unitAllMuxes/hdl/AllMpx-Struct-a.vhd" 22 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761128691622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Mpx AllMpx:AllMpx\|Mpx:MpxNandOnlyTerms A:nandonly " "Elaborating entity \"Mpx\" using architecture \"A:nandonly\" for hierarchy \"AllMpx:AllMpx\|Mpx:MpxNandOnlyTerms\"" {  } { { "//hagfsstud/Homes/s2410306027/Documents/GitHub/CHD3/Uebung03/prj2to1Multiplexer/grpMux/unitAllMuxes/hdl/AllMpx-Struct-a.vhd" "MpxNandOnlyTerms" { Text "//hagfsstud/Homes/s2410306027/Documents/GitHub/CHD3/Uebung03/prj2to1Multiplexer/grpMux/unitAllMuxes/hdl/AllMpx-Struct-a.vhd" 29 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761128691647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Mpx AllMpx:AllMpx\|Mpx:MpxTheNand2Only A:structthenand2 " "Elaborating entity \"Mpx\" using architecture \"A:structthenand2\" for hierarchy \"AllMpx:AllMpx\|Mpx:MpxTheNand2Only\"" {  } { { "//hagfsstud/Homes/s2410306027/Documents/GitHub/CHD3/Uebung03/prj2to1Multiplexer/grpMux/unitAllMuxes/hdl/AllMpx-Struct-a.vhd" "MpxTheNand2Only" { Text "//hagfsstud/Homes/s2410306027/Documents/GitHub/CHD3/Uebung03/prj2to1Multiplexer/grpMux/unitAllMuxes/hdl/AllMpx-Struct-a.vhd" 36 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761128691678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TheNand2 AllMpx:AllMpx\|Mpx:MpxTheNand2Only\|TheNand2:Nand1 A:rtl " "Elaborating entity \"TheNand2\" using architecture \"A:rtl\" for hierarchy \"AllMpx:AllMpx\|Mpx:MpxTheNand2Only\|TheNand2:Nand1\"" {  } { { "//hagfsstud/Homes/s2410306027/Documents/GitHub/CHD3/Uebung03/prj2to1Multiplexer/grpMux/unitMux/hdl/Mpx-StructTheNand2-RTL-a.vhd" "Nand1" { Text "//hagfsstud/Homes/s2410306027/Documents/GitHub/CHD3/Uebung03/prj2to1Multiplexer/grpMux/unitMux/hdl/Mpx-StructTheNand2-RTL-a.vhd" 17 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761128691710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Mpx AllMpx:AllMpx\|Mpx:MpxUsingCase A:usingcase " "Elaborating entity \"Mpx\" using architecture \"A:usingcase\" for hierarchy \"AllMpx:AllMpx\|Mpx:MpxUsingCase\"" {  } { { "//hagfsstud/Homes/s2410306027/Documents/GitHub/CHD3/Uebung03/prj2to1Multiplexer/grpMux/unitAllMuxes/hdl/AllMpx-Struct-a.vhd" "MpxUsingCase" { Text "//hagfsstud/Homes/s2410306027/Documents/GitHub/CHD3/Uebung03/prj2to1Multiplexer/grpMux/unitAllMuxes/hdl/AllMpx-Struct-a.vhd" 43 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761128691753 ""}
{ "Warning" "WVRFX_L2_VHDL_SYNTHESIS_IGNORED_CHOICE_WITH_META_VALUE" "'L' Mpx-UsingCase-RTL-a.vhd(19) " "VHDL Choice warning at Mpx-UsingCase-RTL-a.vhd(19): ignored choice containing meta-value \"'L'\"" {  } { { "//hagfsstud/Homes/s2410306027/Documents/GitHub/CHD3/Uebung03/prj2to1Multiplexer/grpMux/unitMux/hdl/Mpx-UsingCase-RTL-a.vhd" "" { Text "//hagfsstud/Homes/s2410306027/Documents/GitHub/CHD3/Uebung03/prj2to1Multiplexer/grpMux/unitMux/hdl/Mpx-UsingCase-RTL-a.vhd" 19 0 0 } }  } 0 10325 "VHDL Choice warning at %2!s!: ignored choice containing meta-value \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761128691788 "|AllMuxesOnPCBDe1Soc|AllMpx:AllMpx|Mpx:MpxUsingCase"}
{ "Warning" "WVRFX_L2_VHDL_SYNTHESIS_IGNORED_CHOICE_WITH_META_VALUE" "'H' Mpx-UsingCase-RTL-a.vhd(23) " "VHDL Choice warning at Mpx-UsingCase-RTL-a.vhd(23): ignored choice containing meta-value \"'H'\"" {  } { { "//hagfsstud/Homes/s2410306027/Documents/GitHub/CHD3/Uebung03/prj2to1Multiplexer/grpMux/unitMux/hdl/Mpx-UsingCase-RTL-a.vhd" "" { Text "//hagfsstud/Homes/s2410306027/Documents/GitHub/CHD3/Uebung03/prj2to1Multiplexer/grpMux/unitMux/hdl/Mpx-UsingCase-RTL-a.vhd" 23 0 0 } }  } 0 10325 "VHDL Choice warning at %2!s!: ignored choice containing meta-value \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761128691788 "|AllMuxesOnPCBDe1Soc|AllMpx:AllMpx|Mpx:MpxUsingCase"}
{ "Warning" "WVRFX_L2_VHDL_SYNTHESIS_IGNORED_CHOICE_WITH_META_VALUE" "'U' Mpx-UsingCase-RTL-a.vhd(25) " "VHDL Choice warning at Mpx-UsingCase-RTL-a.vhd(25): ignored choice containing meta-value \"'U'\"" {  } { { "//hagfsstud/Homes/s2410306027/Documents/GitHub/CHD3/Uebung03/prj2to1Multiplexer/grpMux/unitMux/hdl/Mpx-UsingCase-RTL-a.vhd" "" { Text "//hagfsstud/Homes/s2410306027/Documents/GitHub/CHD3/Uebung03/prj2to1Multiplexer/grpMux/unitMux/hdl/Mpx-UsingCase-RTL-a.vhd" 25 0 0 } }  } 0 10325 "VHDL Choice warning at %2!s!: ignored choice containing meta-value \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761128691788 "|AllMuxesOnPCBDe1Soc|AllMpx:AllMpx|Mpx:MpxUsingCase"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Mpx AllMpx:AllMpx\|Mpx:MpxUsingIf A:usingif " "Elaborating entity \"Mpx\" using architecture \"A:usingif\" for hierarchy \"AllMpx:AllMpx\|Mpx:MpxUsingIf\"" {  } { { "//hagfsstud/Homes/s2410306027/Documents/GitHub/CHD3/Uebung03/prj2to1Multiplexer/grpMux/unitAllMuxes/hdl/AllMpx-Struct-a.vhd" "MpxUsingIf" { Text "//hagfsstud/Homes/s2410306027/Documents/GitHub/CHD3/Uebung03/prj2to1Multiplexer/grpMux/unitAllMuxes/hdl/AllMpx-Struct-a.vhd" 50 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761128691788 ""}
{ "Info" "ISGN_QIC_SYNTHESIS_TOP_SEVERAL" "2 " "2 design partitions require synthesis" { { "Info" "ISGN_QIC_SYNTHESIS_REASON_SOURCE" "Top " "Partition \"Top\" requires synthesis because its netlist type is Source File" {  } {  } 0 12210 "Partition \"%1!s!\" requires synthesis because its netlist type is Source File" 0 0 "Design Software" 0 -1 1761128692182 ""} { "Info" "ISGN_QIC_SYNTHESIS_REASON_MISSING_NETLIST" "Mpx:MpxUsingIf " "Partition \"Mpx:MpxUsingIf\" requires synthesis because the project database does not contain a post-synthesis netlist for this partition" {  } {  } 0 12213 "Partition \"%1!s!\" requires synthesis because the project database does not contain a post-synthesis netlist for this partition" 0 0 "Design Software" 0 -1 1761128692182 ""}  } {  } 0 12206 "%1!d! design partitions require synthesis" 0 0 "Analysis & Synthesis" 0 -1 1761128692182 ""}
{ "Info" "ISGN_QIC_NO_SYNTHESIS_TOP_SEVERAL" "10 " "10 design partitions do not require synthesis" { { "Info" "ISGN_QIC_NO_SYNTHESIS_NO_CHANGE" "AllMpx:AllMpx " "Partition \"AllMpx:AllMpx\" does not require synthesis because there were no relevant design changes" {  } {  } 0 12229 "Partition \"%1!s!\" does not require synthesis because there were no relevant design changes" 0 0 "Design Software" 0 -1 1761128692182 ""} { "Info" "ISGN_QIC_NO_SYNTHESIS_NO_CHANGE" "Mpx:MpxMinTerms " "Partition \"Mpx:MpxMinTerms\" does not require synthesis because there were no relevant design changes" {  } {  } 0 12229 "Partition \"%1!s!\" does not require synthesis because there were no relevant design changes" 0 0 "Design Software" 0 -1 1761128692182 ""} { "Info" "ISGN_QIC_NO_SYNTHESIS_NO_CHANGE" "Mpx:MpxPrimImplTerms " "Partition \"Mpx:MpxPrimImplTerms\" does not require synthesis because there were no relevant design changes" {  } {  } 0 12229 "Partition \"%1!s!\" does not require synthesis because there were no relevant design changes" 0 0 "Design Software" 0 -1 1761128692182 ""} { "Info" "ISGN_QIC_NO_SYNTHESIS_NO_CHANGE" "Mpx:MpxNandOnlyTerms " "Partition \"Mpx:MpxNandOnlyTerms\" does not require synthesis because there were no relevant design changes" {  } {  } 0 12229 "Partition \"%1!s!\" does not require synthesis because there were no relevant design changes" 0 0 "Design Software" 0 -1 1761128692182 ""} { "Info" "ISGN_QIC_NO_SYNTHESIS_NO_CHANGE" "Mpx:MpxTheNand2Only " "Partition \"Mpx:MpxTheNand2Only\" does not require synthesis because there were no relevant design changes" {  } {  } 0 12229 "Partition \"%1!s!\" does not require synthesis because there were no relevant design changes" 0 0 "Design Software" 0 -1 1761128692182 ""} { "Info" "ISGN_QIC_NO_SYNTHESIS_NO_CHANGE" "TheNand2:Nand1 " "Partition \"TheNand2:Nand1\" does not require synthesis because there were no relevant design changes" {  } {  } 0 12229 "Partition \"%1!s!\" does not require synthesis because there were no relevant design changes" 0 0 "Design Software" 0 -1 1761128692182 ""} { "Info" "ISGN_QIC_NO_SYNTHESIS_NO_CHANGE" "TheNand2:Nand2 " "Partition \"TheNand2:Nand2\" does not require synthesis because there were no relevant design changes" {  } {  } 0 12229 "Partition \"%1!s!\" does not require synthesis because there were no relevant design changes" 0 0 "Design Software" 0 -1 1761128692182 ""} { "Info" "ISGN_QIC_NO_SYNTHESIS_NO_CHANGE" "TheNand2:Nand3 " "Partition \"TheNand2:Nand3\" does not require synthesis because there were no relevant design changes" {  } {  } 0 12229 "Partition \"%1!s!\" does not require synthesis because there were no relevant design changes" 0 0 "Design Software" 0 -1 1761128692182 ""} { "Info" "ISGN_QIC_NO_SYNTHESIS_NO_CHANGE" "TheNand2:Nand4 " "Partition \"TheNand2:Nand4\" does not require synthesis because there were no relevant design changes" {  } {  } 0 12229 "Partition \"%1!s!\" does not require synthesis because there were no relevant design changes" 0 0 "Design Software" 0 -1 1761128692182 ""} { "Info" "ISGN_QIC_NO_SYNTHESIS_NO_CHANGE" "Mpx:MpxUsingCase " "Partition \"Mpx:MpxUsingCase\" does not require synthesis because there were no relevant design changes" {  } {  } 0 12229 "Partition \"%1!s!\" does not require synthesis because there were no relevant design changes" 0 0 "Design Software" 0 -1 1761128692182 ""}  } {  } 0 12208 "%1!d! design partitions do not require synthesis" 0 0 "Analysis & Synthesis" 0 -1 1761128692182 ""}
{ "Info" "IQSYN_SYNTHESIZE_TOP_PARTITION" "" "Starting Logic Optimization and Technology Mapping for Top Partition" {  } {  } 0 281020 "Starting Logic Optimization and Technology Mapping for Top Partition" 0 0 "Analysis & Synthesis" 0 -1 1761128693691 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761128693806 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "12 " "Implemented 12 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1761128694080 ""} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Implemented 6 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1761128694080 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2 " "Implemented 2 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1761128694080 ""} { "Info" "ICUT_CUT_TM_BLACKBOX" "1 " "Implemented 1 partitions" {  } {  } 0 21071 "Implemented %1!d! partitions" 0 0 "Design Software" 0 -1 1761128694080 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1761128694080 ""}
{ "Info" "IQSYN_SYNTHESIZE_PARTITION" "Mpx:MpxUsingIf " "Starting Logic Optimization and Technology Mapping for Partition Mpx:MpxUsingIf" {  } { { "//hagfsstud/Homes/s2410306027/Documents/GitHub/CHD3/Uebung03/prj2to1Multiplexer/grpMux/unitAllMuxes/hdl/AllMpx-Struct-a.vhd" "MpxUsingIf" { Text "//hagfsstud/Homes/s2410306027/Documents/GitHub/CHD3/Uebung03/prj2to1Multiplexer/grpMux/unitAllMuxes/hdl/AllMpx-Struct-a.vhd" 50 0 0 } }  } 0 281019 "Starting Logic Optimization and Technology Mapping for Partition %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761128694091 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Mpx:MpxUsingIf " "Timing-Driven Synthesis is running on partition \"Mpx:MpxUsingIf\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761128694180 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5 " "Implemented 5 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1761128694438 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1761128694438 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1 " "Implemented 1 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1761128694438 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1761128694438 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4869 " "Peak virtual memory: 4869 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1761128694981 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 22 12:24:54 2025 " "Processing ended: Wed Oct 22 12:24:54 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1761128694981 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1761128694981 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1761128694981 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1761128694981 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1761128697878 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Partition Merge Quartus Prime " "Running Quartus Prime Partition Merge" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.1 Build 646 04/11/2019 SJ Standard Edition " "Version 18.1.1 Build 646 04/11/2019 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761128697907 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 22 12:24:57 2025 " "Processing started: Wed Oct 22 12:24:57 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1761128697907 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1761128697907 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_cdb --read_settings_files=off --write_settings_files=off AllMuxesOnPCBDe1Soc -c AllMuxesOnPCBDe1Soc --merge=on " "Command: quartus_cdb --read_settings_files=off --write_settings_files=off AllMuxesOnPCBDe1Soc -c AllMuxesOnPCBDe1Soc --merge=on" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1761128697907 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "Top " "Using synthesis netlist for partition \"Top\"" {  } {  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1761128698247 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "AllMpx:AllMpx " "Using synthesis netlist for partition \"AllMpx:AllMpx\"" {  } { { "//hagfsstud/Homes/s2410306027/Documents/GitHub/CHD3/Uebung03/prj2to1Multiplexer/grpMux/uintAllMuxesOnPCBDe1Soc/hdl/AllMuxesOnPCBDe1Soc-Struct-a.vhd" "" { Text "//hagfsstud/Homes/s2410306027/Documents/GitHub/CHD3/Uebung03/prj2to1Multiplexer/grpMux/uintAllMuxesOnPCBDe1Soc/hdl/AllMuxesOnPCBDe1Soc-Struct-a.vhd" 16 0 0 } }  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1761128698288 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "Mpx:MpxMinTerms " "Using synthesis netlist for partition \"Mpx:MpxMinTerms\"" {  } { { "//hagfsstud/Homes/s2410306027/Documents/GitHub/CHD3/Uebung03/prj2to1Multiplexer/grpMux/unitAllMuxes/hdl/AllMpx-Struct-a.vhd" "" { Text "//hagfsstud/Homes/s2410306027/Documents/GitHub/CHD3/Uebung03/prj2to1Multiplexer/grpMux/unitAllMuxes/hdl/AllMpx-Struct-a.vhd" 15 0 0 } }  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1761128698320 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "Mpx:MpxNandOnlyTerms " "Using synthesis netlist for partition \"Mpx:MpxNandOnlyTerms\"" {  } { { "//hagfsstud/Homes/s2410306027/Documents/GitHub/CHD3/Uebung03/prj2to1Multiplexer/grpMux/unitAllMuxes/hdl/AllMpx-Struct-a.vhd" "" { Text "//hagfsstud/Homes/s2410306027/Documents/GitHub/CHD3/Uebung03/prj2to1Multiplexer/grpMux/unitAllMuxes/hdl/AllMpx-Struct-a.vhd" 29 0 0 } }  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1761128698346 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "Mpx:MpxPrimImplTerms " "Using synthesis netlist for partition \"Mpx:MpxPrimImplTerms\"" {  } { { "//hagfsstud/Homes/s2410306027/Documents/GitHub/CHD3/Uebung03/prj2to1Multiplexer/grpMux/unitAllMuxes/hdl/AllMpx-Struct-a.vhd" "" { Text "//hagfsstud/Homes/s2410306027/Documents/GitHub/CHD3/Uebung03/prj2to1Multiplexer/grpMux/unitAllMuxes/hdl/AllMpx-Struct-a.vhd" 22 0 0 } }  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1761128698383 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "Mpx:MpxTheNand2Only " "Using synthesis netlist for partition \"Mpx:MpxTheNand2Only\"" {  } { { "//hagfsstud/Homes/s2410306027/Documents/GitHub/CHD3/Uebung03/prj2to1Multiplexer/grpMux/unitAllMuxes/hdl/AllMpx-Struct-a.vhd" "" { Text "//hagfsstud/Homes/s2410306027/Documents/GitHub/CHD3/Uebung03/prj2to1Multiplexer/grpMux/unitAllMuxes/hdl/AllMpx-Struct-a.vhd" 36 0 0 } }  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1761128698415 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "Mpx:MpxUsingCase " "Using synthesis netlist for partition \"Mpx:MpxUsingCase\"" {  } { { "//hagfsstud/Homes/s2410306027/Documents/GitHub/CHD3/Uebung03/prj2to1Multiplexer/grpMux/unitAllMuxes/hdl/AllMpx-Struct-a.vhd" "" { Text "//hagfsstud/Homes/s2410306027/Documents/GitHub/CHD3/Uebung03/prj2to1Multiplexer/grpMux/unitAllMuxes/hdl/AllMpx-Struct-a.vhd" 43 0 0 } }  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1761128698448 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "Mpx:MpxUsingIf " "Using synthesis netlist for partition \"Mpx:MpxUsingIf\"" {  } { { "//hagfsstud/Homes/s2410306027/Documents/GitHub/CHD3/Uebung03/prj2to1Multiplexer/grpMux/unitAllMuxes/hdl/AllMpx-Struct-a.vhd" "" { Text "//hagfsstud/Homes/s2410306027/Documents/GitHub/CHD3/Uebung03/prj2to1Multiplexer/grpMux/unitAllMuxes/hdl/AllMpx-Struct-a.vhd" 50 0 0 } }  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1761128698478 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "TheNand2:Nand1 " "Using synthesis netlist for partition \"TheNand2:Nand1\"" {  } { { "//hagfsstud/Homes/s2410306027/Documents/GitHub/CHD3/Uebung03/prj2to1Multiplexer/grpMux/unitMux/hdl/Mpx-StructTheNand2-RTL-a.vhd" "" { Text "//hagfsstud/Homes/s2410306027/Documents/GitHub/CHD3/Uebung03/prj2to1Multiplexer/grpMux/unitMux/hdl/Mpx-StructTheNand2-RTL-a.vhd" 17 0 0 } }  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1761128698508 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "TheNand2:Nand2 " "Using synthesis netlist for partition \"TheNand2:Nand2\"" {  } { { "//hagfsstud/Homes/s2410306027/Documents/GitHub/CHD3/Uebung03/prj2to1Multiplexer/grpMux/unitMux/hdl/Mpx-StructTheNand2-RTL-a.vhd" "" { Text "//hagfsstud/Homes/s2410306027/Documents/GitHub/CHD3/Uebung03/prj2to1Multiplexer/grpMux/unitMux/hdl/Mpx-StructTheNand2-RTL-a.vhd" 24 0 0 } }  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1761128698530 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "TheNand2:Nand3 " "Using synthesis netlist for partition \"TheNand2:Nand3\"" {  } { { "//hagfsstud/Homes/s2410306027/Documents/GitHub/CHD3/Uebung03/prj2to1Multiplexer/grpMux/unitMux/hdl/Mpx-StructTheNand2-RTL-a.vhd" "" { Text "//hagfsstud/Homes/s2410306027/Documents/GitHub/CHD3/Uebung03/prj2to1Multiplexer/grpMux/unitMux/hdl/Mpx-StructTheNand2-RTL-a.vhd" 31 0 0 } }  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1761128698582 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "TheNand2:Nand4 " "Using synthesis netlist for partition \"TheNand2:Nand4\"" {  } { { "//hagfsstud/Homes/s2410306027/Documents/GitHub/CHD3/Uebung03/prj2to1Multiplexer/grpMux/unitMux/hdl/Mpx-StructTheNand2-RTL-a.vhd" "" { Text "//hagfsstud/Homes/s2410306027/Documents/GitHub/CHD3/Uebung03/prj2to1Multiplexer/grpMux/unitMux/hdl/Mpx-StructTheNand2-RTL-a.vhd" 38 0 0 } }  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1761128698612 ""}
{ "Info" "IAMERGE_ATOM_BLACKBOX_RESOLVED" "12 " "Resolved and merged 12 partition(s)" {  } {  } 0 35002 "Resolved and merged %1!d! partition(s)" 0 0 "Design Software" 0 -1 1761128698667 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1761128698695 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1761128698695 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "24 " "Implemented 24 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1761128699056 ""} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Implemented 6 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1761128699056 ""} { "Info" "ICUT_CUT_TM_LCELLS" "15 " "Implemented 15 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1761128699056 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Design Software" 0 -1 1761128699056 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Partition Merge 0 s 0 s Quartus Prime " "Quartus Prime Partition Merge was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4779 " "Peak virtual memory: 4779 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1761128699332 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 22 12:24:59 2025 " "Processing ended: Wed Oct 22 12:24:59 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1761128699332 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1761128699332 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1761128699332 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1761128699332 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1761128700956 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.1 Build 646 04/11/2019 SJ Standard Edition " "Version 18.1.1 Build 646 04/11/2019 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761128700970 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 22 12:25:00 2025 " "Processing started: Wed Oct 22 12:25:00 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1761128700970 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1761128700970 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off AllMuxesOnPCBDe1Soc -c AllMuxesOnPCBDe1Soc " "Command: quartus_fit --read_settings_files=off --write_settings_files=off AllMuxesOnPCBDe1Soc -c AllMuxesOnPCBDe1Soc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1761128700970 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1761128701117 ""}
{ "Info" "0" "" "Project  = AllMuxesOnPCBDe1Soc" {  } {  } 0 0 "Project  = AllMuxesOnPCBDe1Soc" 0 0 "Fitter" 0 0 1761128701117 ""}
{ "Info" "0" "" "Revision = AllMuxesOnPCBDe1Soc" {  } {  } 0 0 "Revision = AllMuxesOnPCBDe1Soc" 0 0 "Fitter" 0 0 1761128701117 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1761128701366 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "AllMuxesOnPCBDe1Soc 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"AllMuxesOnPCBDe1Soc\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1761128701444 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1761128701493 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1761128701493 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1761128701906 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1761128712723 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1761128712748 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1761128712751 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1761128712751 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1761128712751 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1761128712751 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1761128712751 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1761128712751 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1761128712751 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1761128712751 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1761128712751 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:10 " "Fitter preparation operations ending: elapsed time is 00:00:10" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1761128712760 ""}
{ "Info" "ISTA_SDC_FOUND" "AllMuxesOnPCBDe1Soc.sdc " "Reading SDC File: 'AllMuxesOnPCBDe1Soc.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1761128718129 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1761128718134 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1761128718134 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1761128718136 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1761128718136 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1761128718136 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1761128718136 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1761128718139 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1761128718210 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1761128719559 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1761128721076 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1761128721376 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1761128721376 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1761128721993 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X33_Y0 X44_Y10 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X33_Y0 to location X44_Y10" {  } { { "loc" "" { Generic "//hagfsstud/Homes/s2410306027/Documents/GitHub/CHD3/Uebung03/prj2to1Multiplexer/grpMux/uintAllMuxesOnPCBDe1Soc/quartus std/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X33_Y0 to location X44_Y10"} { { 12 { 0 ""} 33 0 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1761128725178 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1761128725178 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1761128725458 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1761128725458 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1761128725458 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1761128725465 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.15 " "Total time spent on timing analysis during the Fitter is 0.15 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1761128726636 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1761128726668 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1761128726938 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1761128726938 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1761128727192 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1761128729080 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "//hagfsstud/Homes/s2410306027/Documents/GitHub/CHD3/Uebung03/prj2to1Multiplexer/grpMux/uintAllMuxesOnPCBDe1Soc/quartus std/output_files/AllMuxesOnPCBDe1Soc.fit.smsg " "Generated suppressed messages file //hagfsstud/Homes/s2410306027/Documents/GitHub/CHD3/Uebung03/prj2to1Multiplexer/grpMux/uintAllMuxesOnPCBDe1Soc/quartus std/output_files/AllMuxesOnPCBDe1Soc.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1761128729413 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 1  Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6766 " "Peak virtual memory: 6766 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1761128734134 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 22 12:25:34 2025 " "Processing ended: Wed Oct 22 12:25:34 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1761128734134 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:34 " "Elapsed time: 00:00:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1761128734134 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:54 " "Total CPU time (on all processors): 00:00:54" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1761128734134 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1761128734134 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1761128735958 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.1 Build 646 04/11/2019 SJ Standard Edition " "Version 18.1.1 Build 646 04/11/2019 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761128735965 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 22 12:25:35 2025 " "Processing started: Wed Oct 22 12:25:35 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1761128735965 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1761128735965 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off AllMuxesOnPCBDe1Soc -c AllMuxesOnPCBDe1Soc " "Command: quartus_asm --read_settings_files=off --write_settings_files=off AllMuxesOnPCBDe1Soc -c AllMuxesOnPCBDe1Soc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1761128735965 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1761128741480 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4852 " "Peak virtual memory: 4852 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1761128742733 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 22 12:25:42 2025 " "Processing ended: Wed Oct 22 12:25:42 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1761128742733 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1761128742733 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1761128742733 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1761128742733 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1761128743588 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1761128744308 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.1 Build 646 04/11/2019 SJ Standard Edition " "Version 18.1.1 Build 646 04/11/2019 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761128744313 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 22 12:25:43 2025 " "Processing started: Wed Oct 22 12:25:43 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1761128744313 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1761128744313 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta AllMuxesOnPCBDe1Soc -c AllMuxesOnPCBDe1Soc " "Command: quartus_sta AllMuxesOnPCBDe1Soc -c AllMuxesOnPCBDe1Soc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1761128744313 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1761128744454 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1761128745149 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1761128745197 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1761128745197 ""}
{ "Info" "ISTA_SDC_FOUND" "AllMuxesOnPCBDe1Soc.sdc " "Reading SDC File: 'AllMuxesOnPCBDe1Soc.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1761128745814 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1761128745830 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1761128745845 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1761128745845 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1761128745845 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1761128745845 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1761128745845 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Timing Analyzer" 0 -1 1761128745904 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1761128745936 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1761128745936 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1761128746023 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1761128746061 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1761128746090 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1761128746117 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1761128746147 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1761128746179 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1761128746205 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1761128746742 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1761128746891 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1761128746891 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1761128746891 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1761128746891 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1761128746891 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1761128746938 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1761128746973 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1761128747003 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1761128747033 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1761128747049 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1761128747094 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1761128747314 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1761128747763 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1761128747872 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1761128747872 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1761128747872 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1761128747872 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1761128747919 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1761128747941 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1761128747966 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1761128748000 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1761128748029 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1761128748061 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1761128748314 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1761128748314 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1761128748314 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1761128748314 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1761128748330 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1761128748367 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1761128748394 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1761128748410 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1761128748441 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1761128750178 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1761128750178 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 4 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5146 " "Peak virtual memory: 5146 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1761128750502 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 22 12:25:50 2025 " "Processing ended: Wed Oct 22 12:25:50 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1761128750502 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1761128750502 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1761128750502 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1761128750502 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 8 s " "Quartus Prime Full Compilation was successful. 0 errors, 8 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1761128751581 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1761128771362 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.1 Build 646 04/11/2019 SJ Standard Edition " "Version 18.1.1 Build 646 04/11/2019 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761128771394 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 22 12:26:11 2025 " "Processing started: Wed Oct 22 12:26:11 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1761128771394 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1761128771394 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp AllMuxesOnPCBDe1Soc -c AllMuxesOnPCBDe1Soc --netlist_type=sgate " "Command: quartus_npp AllMuxesOnPCBDe1Soc -c AllMuxesOnPCBDe1Soc --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1761128771394 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 0 s Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4562 " "Peak virtual memory: 4562 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1761128771741 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 22 12:26:11 2025 " "Processing ended: Wed Oct 22 12:26:11 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1761128771741 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1761128771741 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1761128771741 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1761128771741 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1761128839287 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.1 Build 646 04/11/2019 SJ Standard Edition " "Version 18.1.1 Build 646 04/11/2019 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761128839319 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 22 12:27:19 2025 " "Processing started: Wed Oct 22 12:27:19 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1761128839319 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1761128839319 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp AllMuxesOnPCBDe1Soc -c AllMuxesOnPCBDe1Soc --netlist_type=atom_fit " "Command: quartus_npp AllMuxesOnPCBDe1Soc -c AllMuxesOnPCBDe1Soc --netlist_type=atom_fit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1761128839330 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 0 s Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4665 " "Peak virtual memory: 4665 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1761128840118 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 22 12:27:20 2025 " "Processing ended: Wed Oct 22 12:27:20 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1761128840118 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1761128840118 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1761128840118 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1761128840118 ""}
