Protel Design System Design Rule Check
PCB File : F:\PCB\D? ÁN ÐÃ HOÀN THÀNH\Prj_Persion_Counter\PCB_Persion_Counter.PcbDoc
Date     : 06/06/2021
Time     : 10:16:24 CH

Processing Rule : Clearance Constraint (Gap=15mil) (All),(All)
   Violation between Clearance Constraint: (0mil < 15mil) Between Pad U1-2(2635mil,620mil) on Top Layer And Region (0 hole(s)) Top Layer 
Rule Violations :1

Processing Rule : Clearance Constraint (Gap=30mil) (InPolygon),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=10mil) (Max=40mil) (Preferred=20mil) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=1mil) (Max=100mil) (All)
   Violation between Hole Size Constraint: (125.984mil > 100mil) Pad JACK DC1-1(2170mil,600mil) on Multi-Layer Actual Slot Hole Width = 125.984mil
   Violation between Hole Size Constraint: (125.984mil > 100mil) Pad JACK DC1-2(2170mil,350mil) on Multi-Layer Actual Slot Hole Width = 125.984mil
   Violation between Hole Size Constraint: (125.984mil > 100mil) Pad JACK DC1-3(2370mil,500mil) on Multi-Layer Actual Slot Hole Width = 125.984mil
Rule Violations :3

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (5.5mil < 10mil) Between Pad L4-2(2720mil,1250mil) on Top Layer And Via (2775mil,1240mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [5.5mil]
Rule Violations :1

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (1870mil,215mil) on Top Overlay And Pad L1-1(1920mil,215mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (1870mil,215mil) on Top Overlay And Pad L1-2(1820mil,215mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.338mil < 10mil) Between Arc (2060mil,1209mil) on Top Overlay And Pad VR1-2(2060mil,1110mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [2.338mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.543mil < 10mil) Between Arc (2060mil,1209mil) on Top Overlay And Pad VR1-3(1960mil,1310mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [5.543mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.547mil < 10mil) Between Arc (2060mil,1210mil) on Top Overlay And Pad VR1-1(2160mil,1310mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.547mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.083mil < 10mil) Between Arc (2060mil,1210mil) on Top Overlay And Pad VR1-2(2060mil,1110mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [2.083mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.338mil < 10mil) Between Arc (2510mil,1209mil) on Top Overlay And Pad VR2-2(2510mil,1110mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [2.338mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.543mil < 10mil) Between Arc (2510mil,1209mil) on Top Overlay And Pad VR2-3(2410mil,1310mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [5.543mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.547mil < 10mil) Between Arc (2510mil,1210mil) on Top Overlay And Pad VR2-1(2610mil,1310mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.547mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.083mil < 10mil) Between Arc (2510mil,1210mil) on Top Overlay And Pad VR2-2(2510mil,1110mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [2.083mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.656mil < 10mil) Between Pad BT1-1(77.205mil,2320mil) on Top Layer And Track (104mil,2247mil)(104mil,2292mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.656mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.656mil < 10mil) Between Pad BT1-1(77.205mil,2320mil) on Top Layer And Track (104mil,2348mil)(104mil,2393mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.656mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.656mil < 10mil) Between Pad BT1-2(352.795mil,2320mil) on Top Layer And Track (326mil,2247mil)(326mil,2292mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.656mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.656mil < 10mil) Between Pad BT1-2(352.795mil,2320mil) on Top Layer And Track (326mil,2348mil)(326mil,2393mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.656mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.649mil < 10mil) Between Pad BT2-1(2817.205mil,2300mil) on Top Layer And Track (2781mil,1630mil)(2781mil,2330mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.649mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.656mil < 10mil) Between Pad BT2-1(2817.205mil,2300mil) on Top Layer And Track (2844mil,2227mil)(2844mil,2272mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.656mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.656mil < 10mil) Between Pad BT2-1(2817.205mil,2300mil) on Top Layer And Track (2844mil,2328mil)(2844mil,2373mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.656mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.656mil < 10mil) Between Pad BT2-2(3092.795mil,2300mil) on Top Layer And Track (3066mil,2227mil)(3066mil,2272mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.656mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.656mil < 10mil) Between Pad BT2-2(3092.795mil,2300mil) on Top Layer And Track (3066mil,2328mil)(3066mil,2373mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.656mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.733mil < 10mil) Between Pad C10-1(960mil,1245mil) on Top Layer And Text "C9" (862mil,1194mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.733mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad C10-1(960mil,1245mil) on Top Layer And Track (913.606mil,1218mil)(931.606mil,1218mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad C10-1(960mil,1245mil) on Top Layer And Track (913.606mil,1272mil)(931.606mil,1272mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.638mil < 10mil) Between Pad C10-1(960mil,1245mil) on Top Layer And Track (937.213mil,1209.866mil)(991.772mil,1209.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.638mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.37mil < 10mil) Between Pad C10-1(960mil,1245mil) on Top Layer And Track (937.213mil,1279.866mil)(991.772mil,1279.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.213mil < 10mil) Between Pad C10-1(960mil,1245mil) on Top Layer And Track (991.772mil,1209.866mil)(991.772mil,1279.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.213mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C10-2(885.197mil,1245mil) on Top Layer And Text "C9" (862mil,1194mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.866mil < 10mil) Between Pad C10-2(885.197mil,1245mil) on Top Layer And Track (853.772mil,1209.866mil)(853.772mil,1279.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.638mil < 10mil) Between Pad C10-2(885.197mil,1245mil) on Top Layer And Track (853.772mil,1209.866mil)(906.701mil,1209.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.638mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.37mil < 10mil) Between Pad C10-2(885.197mil,1245mil) on Top Layer And Track (853.772mil,1279.866mil)(906.701mil,1279.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad C10-2(885.197mil,1245mil) on Top Layer And Track (913.606mil,1218mil)(931.606mil,1218mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad C10-2(885.197mil,1245mil) on Top Layer And Track (913.606mil,1272mil)(931.606mil,1272mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C1-2(2476.102mil,205mil) on Multi-Layer And Track (2392mil,178mil)(2545mil,331mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C1-2(2476.102mil,205mil) on Multi-Layer And Track (2400mil,146mil)(2545mil,291mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C1-2(2476.102mil,205mil) on Multi-Layer And Track (2414mil,120mil)(2545mil,251mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C1-2(2476.102mil,205mil) on Multi-Layer And Track (2432mil,97mil)(2545mil,210mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C2-2(2850mil,215mil) on Multi-Layer And Track (2765.898mil,188mil)(2918.898mil,341mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C2-2(2850mil,215mil) on Multi-Layer And Track (2773.898mil,156mil)(2918.898mil,301mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C2-2(2850mil,215mil) on Multi-Layer And Track (2787.898mil,130mil)(2918.898mil,261mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C2-2(2850mil,215mil) on Multi-Layer And Track (2805.898mil,107mil)(2918.898mil,220mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.37mil < 10mil) Between Pad C3-1(1784.866mil,472.228mil) on Top Layer And Track (1750mil,449.441mil)(1750mil,504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.213mil < 10mil) Between Pad C3-1(1784.866mil,472.228mil) on Top Layer And Track (1750mil,504mil)(1820mil,504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.213mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad C3-1(1784.866mil,472.228mil) on Top Layer And Track (1757.866mil,425.835mil)(1757.866mil,443.835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad C3-1(1784.866mil,472.228mil) on Top Layer And Track (1811.866mil,425.835mil)(1811.866mil,443.835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.638mil < 10mil) Between Pad C3-1(1784.866mil,472.228mil) on Top Layer And Track (1820mil,449.441mil)(1820mil,504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.638mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.37mil < 10mil) Between Pad C3-2(1784.866mil,397.425mil) on Top Layer And Track (1750mil,366mil)(1750mil,418.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.866mil < 10mil) Between Pad C3-2(1784.866mil,397.425mil) on Top Layer And Track (1750mil,366mil)(1820mil,366mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad C3-2(1784.866mil,397.425mil) on Top Layer And Track (1757.866mil,425.835mil)(1757.866mil,443.835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad C3-2(1784.866mil,397.425mil) on Top Layer And Track (1811.866mil,425.835mil)(1811.866mil,443.835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.638mil < 10mil) Between Pad C3-2(1784.866mil,397.425mil) on Top Layer And Track (1820mil,366mil)(1820mil,418.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.638mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.638mil < 10mil) Between Pad C4-1(1780mil,680mil) on Top Layer And Track (1744.866mil,648.228mil)(1744.866mil,702.787mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.638mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.213mil < 10mil) Between Pad C4-1(1780mil,680mil) on Top Layer And Track (1744.866mil,648.228mil)(1814.866mil,648.228mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.213mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad C4-1(1780mil,680mil) on Top Layer And Track (1753mil,708.394mil)(1753mil,726.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad C4-1(1780mil,680mil) on Top Layer And Track (1807mil,708.394mil)(1807mil,726.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.37mil < 10mil) Between Pad C4-1(1780mil,680mil) on Top Layer And Track (1814.866mil,648.228mil)(1814.866mil,702.787mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.638mil < 10mil) Between Pad C4-2(1780mil,754.803mil) on Top Layer And Track (1744.866mil,733.299mil)(1744.866mil,786.228mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.638mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.866mil < 10mil) Between Pad C4-2(1780mil,754.803mil) on Top Layer And Track (1744.866mil,786.228mil)(1814.866mil,786.228mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad C4-2(1780mil,754.803mil) on Top Layer And Track (1753mil,708.394mil)(1753mil,726.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad C4-2(1780mil,754.803mil) on Top Layer And Track (1807mil,708.394mil)(1807mil,726.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.37mil < 10mil) Between Pad C4-2(1780mil,754.803mil) on Top Layer And Track (1814.866mil,733.299mil)(1814.866mil,786.228mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad C5-1(995.134mil,902.772mil) on Top Layer And Track (1022.134mil,931.165mil)(1022.134mil,949.165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.37mil < 10mil) Between Pad C5-1(995.134mil,902.772mil) on Top Layer And Track (1030mil,871mil)(1030mil,925.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.213mil < 10mil) Between Pad C5-1(995.134mil,902.772mil) on Top Layer And Track (960mil,871mil)(1030mil,871mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.213mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.638mil < 10mil) Between Pad C5-1(995.134mil,902.772mil) on Top Layer And Track (960mil,871mil)(960mil,925.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.638mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad C5-1(995.134mil,902.772mil) on Top Layer And Track (968.134mil,931.165mil)(968.134mil,949.165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad C5-2(995.134mil,977.575mil) on Top Layer And Track (1022.134mil,931.165mil)(1022.134mil,949.165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.37mil < 10mil) Between Pad C5-2(995.134mil,977.575mil) on Top Layer And Track (1030mil,956.071mil)(1030mil,1009mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.866mil < 10mil) Between Pad C5-2(995.134mil,977.575mil) on Top Layer And Track (960mil,1009mil)(1030mil,1009mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.638mil < 10mil) Between Pad C5-2(995.134mil,977.575mil) on Top Layer And Track (960mil,956.071mil)(960mil,1009mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.638mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad C5-2(995.134mil,977.575mil) on Top Layer And Track (968.134mil,931.165mil)(968.134mil,949.165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad C6-1(995mil,495.197mil) on Top Layer And Track (1022mil,523.591mil)(1022mil,541.591mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.37mil < 10mil) Between Pad C6-1(995mil,495.197mil) on Top Layer And Track (1029.866mil,463.425mil)(1029.866mil,517.984mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.213mil < 10mil) Between Pad C6-1(995mil,495.197mil) on Top Layer And Track (959.866mil,463.425mil)(1029.866mil,463.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.213mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.638mil < 10mil) Between Pad C6-1(995mil,495.197mil) on Top Layer And Track (959.866mil,463.425mil)(959.866mil,517.984mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.638mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad C6-1(995mil,495.197mil) on Top Layer And Track (968mil,523.591mil)(968mil,541.591mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad C6-2(995mil,570mil) on Top Layer And Track (1022mil,523.591mil)(1022mil,541.591mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.37mil < 10mil) Between Pad C6-2(995mil,570mil) on Top Layer And Track (1029.866mil,548.496mil)(1029.866mil,601.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.638mil < 10mil) Between Pad C6-2(995mil,570mil) on Top Layer And Track (959.866mil,548.496mil)(959.866mil,601.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.638mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.866mil < 10mil) Between Pad C6-2(995mil,570mil) on Top Layer And Track (959.866mil,601.425mil)(1029.866mil,601.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad C6-2(995mil,570mil) on Top Layer And Track (968mil,523.591mil)(968mil,541.591mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.638mil < 10mil) Between Pad C7-1(875.134mil,1812.772mil) on Top Layer And Track (840mil,1781mil)(840mil,1835.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.638mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.213mil < 10mil) Between Pad C7-1(875.134mil,1812.772mil) on Top Layer And Track (840mil,1781mil)(910mil,1781mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.213mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad C7-1(875.134mil,1812.772mil) on Top Layer And Track (848.134mil,1841.165mil)(848.134mil,1859.165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad C7-1(875.134mil,1812.772mil) on Top Layer And Track (902.134mil,1841.165mil)(902.134mil,1859.165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.37mil < 10mil) Between Pad C7-1(875.134mil,1812.772mil) on Top Layer And Track (910mil,1781mil)(910mil,1835.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.638mil < 10mil) Between Pad C7-2(875.134mil,1887.575mil) on Top Layer And Track (840mil,1866.071mil)(840mil,1919mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.638mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.866mil < 10mil) Between Pad C7-2(875.134mil,1887.575mil) on Top Layer And Track (840mil,1919mil)(910mil,1919mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad C7-2(875.134mil,1887.575mil) on Top Layer And Track (848.134mil,1841.165mil)(848.134mil,1859.165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad C7-2(875.134mil,1887.575mil) on Top Layer And Track (902.134mil,1841.165mil)(902.134mil,1859.165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.37mil < 10mil) Between Pad C7-2(875.134mil,1887.575mil) on Top Layer And Track (910mil,1866.071mil)(910mil,1919mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C8-1(960mil,1365mil) on Top Layer And Text "C10" (860mil,1314mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad C8-1(960mil,1365mil) on Top Layer And Track (913.606mil,1338mil)(931.606mil,1338mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad C8-1(960mil,1365mil) on Top Layer And Track (913.606mil,1392mil)(931.606mil,1392mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.638mil < 10mil) Between Pad C8-1(960mil,1365mil) on Top Layer And Track (937.213mil,1329.866mil)(991.772mil,1329.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.638mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.37mil < 10mil) Between Pad C8-1(960mil,1365mil) on Top Layer And Track (937.213mil,1399.866mil)(991.772mil,1399.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.213mil < 10mil) Between Pad C8-1(960mil,1365mil) on Top Layer And Track (991.772mil,1329.866mil)(991.772mil,1399.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.213mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C8-2(885.197mil,1365mil) on Top Layer And Text "C10" (860mil,1314mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.866mil < 10mil) Between Pad C8-2(885.197mil,1365mil) on Top Layer And Track (853.772mil,1329.866mil)(853.772mil,1399.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.638mil < 10mil) Between Pad C8-2(885.197mil,1365mil) on Top Layer And Track (853.772mil,1329.866mil)(906.701mil,1329.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.638mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.37mil < 10mil) Between Pad C8-2(885.197mil,1365mil) on Top Layer And Track (853.772mil,1399.866mil)(906.701mil,1399.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad C8-2(885.197mil,1365mil) on Top Layer And Track (913.606mil,1338mil)(931.606mil,1338mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad C8-2(885.197mil,1365mil) on Top Layer And Track (913.606mil,1392mil)(931.606mil,1392mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.588mil < 10mil) Between Pad C9-1(962.228mil,1125.134mil) on Top Layer And Text "C5" (966mil,1043mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.588mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad C9-1(962.228mil,1125.134mil) on Top Layer And Track (915.835mil,1098.134mil)(933.835mil,1098.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad C9-1(962.228mil,1125.134mil) on Top Layer And Track (915.835mil,1152.134mil)(933.835mil,1152.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.638mil < 10mil) Between Pad C9-1(962.228mil,1125.134mil) on Top Layer And Track (939.441mil,1090mil)(994mil,1090mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.638mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.37mil < 10mil) Between Pad C9-1(962.228mil,1125.134mil) on Top Layer And Track (939.441mil,1160mil)(994mil,1160mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.213mil < 10mil) Between Pad C9-1(962.228mil,1125.134mil) on Top Layer And Track (994mil,1090mil)(994mil,1160mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.213mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.866mil < 10mil) Between Pad C9-2(887.425mil,1125.134mil) on Top Layer And Track (856mil,1090mil)(856mil,1160mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.638mil < 10mil) Between Pad C9-2(887.425mil,1125.134mil) on Top Layer And Track (856mil,1090mil)(908.929mil,1090mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.638mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.37mil < 10mil) Between Pad C9-2(887.425mil,1125.134mil) on Top Layer And Track (856mil,1160mil)(908.929mil,1160mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad C9-2(887.425mil,1125.134mil) on Top Layer And Track (915.835mil,1098.134mil)(933.835mil,1098.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad C9-2(887.425mil,1125.134mil) on Top Layer And Track (915.835mil,1152.134mil)(933.835mil,1152.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad DS1-0(2200mil,1700mil) on Top Overlay And Pad DS1-2(2185mil,1685mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad DS1-3(2280mil,1685mil) on Multi-Layer And Track (2281mil,1630mil)(2281mil,2330mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad DS1-3(2280mil,1685mil) on Multi-Layer And Track (2281mil,1630mil)(2281mil,2330mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad DS1-8(2280mil,2285mil) on Multi-Layer And Track (2281mil,1630mil)(2281mil,2330mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad DS1-8(2280mil,2285mil) on Multi-Layer And Track (2281mil,1630mil)(2281mil,2330mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 10mil) Between Pad IC1-1(565mil,2000mil) on Multi-Layer And Track (515mil,50mil)(515mil,2050mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC1-10(565mil,1100mil) on Multi-Layer And Track (515mil,50mil)(515mil,2050mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC1-11(565mil,1000mil) on Multi-Layer And Track (515mil,50mil)(515mil,2050mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC1-12(565mil,900mil) on Multi-Layer And Track (515mil,50mil)(515mil,2050mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC1-13(565mil,800mil) on Multi-Layer And Track (515mil,50mil)(515mil,2050mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC1-14(565mil,700mil) on Multi-Layer And Track (515mil,50mil)(515mil,2050mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC1-15(565mil,600mil) on Multi-Layer And Track (515mil,50mil)(515mil,2050mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC1-16(565mil,500mil) on Multi-Layer And Track (515mil,50mil)(515mil,2050mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC1-17(565mil,400mil) on Multi-Layer And Track (515mil,50mil)(515mil,2050mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC1-18(565mil,300mil) on Multi-Layer And Track (515mil,50mil)(515mil,2050mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC1-19(565mil,200mil) on Multi-Layer And Track (515mil,50mil)(515mil,2050mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC1-2(565mil,1900mil) on Multi-Layer And Track (515mil,50mil)(515mil,2050mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC1-20(565mil,100mil) on Multi-Layer And Track (515mil,50mil)(515mil,2050mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC1-21(1165mil,100mil) on Multi-Layer And Track (1215mil,50mil)(1215mil,2050mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC1-22(1165mil,200mil) on Multi-Layer And Track (1215mil,50mil)(1215mil,2050mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC1-23(1165mil,300mil) on Multi-Layer And Track (1215mil,50mil)(1215mil,2050mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC1-24(1165mil,400mil) on Multi-Layer And Track (1215mil,50mil)(1215mil,2050mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC1-25(1165mil,500mil) on Multi-Layer And Track (1215mil,50mil)(1215mil,2050mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC1-26(1165mil,600mil) on Multi-Layer And Track (1215mil,50mil)(1215mil,2050mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC1-27(1165mil,700mil) on Multi-Layer And Track (1215mil,50mil)(1215mil,2050mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC1-28(1165mil,800mil) on Multi-Layer And Track (1215mil,50mil)(1215mil,2050mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC1-29(1165mil,900mil) on Multi-Layer And Track (1215mil,50mil)(1215mil,2050mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC1-3(565mil,1800mil) on Multi-Layer And Track (515mil,50mil)(515mil,2050mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC1-30(1165mil,1000mil) on Multi-Layer And Track (1215mil,50mil)(1215mil,2050mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC1-31(1165mil,1100mil) on Multi-Layer And Track (1215mil,50mil)(1215mil,2050mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC1-32(1165mil,1200mil) on Multi-Layer And Track (1215mil,50mil)(1215mil,2050mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC1-33(1165mil,1300mil) on Multi-Layer And Track (1215mil,50mil)(1215mil,2050mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC1-34(1165mil,1400mil) on Multi-Layer And Track (1215mil,50mil)(1215mil,2050mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC1-35(1165mil,1500mil) on Multi-Layer And Track (1215mil,50mil)(1215mil,2050mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC1-36(1165mil,1600mil) on Multi-Layer And Track (1215mil,50mil)(1215mil,2050mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC1-37(1165mil,1700mil) on Multi-Layer And Track (1215mil,50mil)(1215mil,2050mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC1-38(1165mil,1800mil) on Multi-Layer And Track (1215mil,50mil)(1215mil,2050mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC1-39(1165mil,1900mil) on Multi-Layer And Track (1215mil,50mil)(1215mil,2050mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC1-4(565mil,1700mil) on Multi-Layer And Track (515mil,50mil)(515mil,2050mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC1-40(1165mil,2000mil) on Multi-Layer And Track (1215mil,50mil)(1215mil,2050mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC1-5(565mil,1600mil) on Multi-Layer And Track (515mil,50mil)(515mil,2050mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC1-6(565mil,1500mil) on Multi-Layer And Track (515mil,50mil)(515mil,2050mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC1-7(565mil,1400mil) on Multi-Layer And Track (515mil,50mil)(515mil,2050mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC1-8(565mil,1300mil) on Multi-Layer And Track (515mil,50mil)(515mil,2050mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC1-9(565mil,1200mil) on Multi-Layer And Track (515mil,50mil)(515mil,2050mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.9mil < 10mil) Between Pad IC2-1(2213.78mil,840mil) on Top Layer And Track (2259.055mil,664.606mil)(2259.055mil,865.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.9mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.9mil < 10mil) Between Pad IC2-2(2213.78mil,790mil) on Top Layer And Track (2259.055mil,664.606mil)(2259.055mil,865.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.9mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC2-3(2213.78mil,740mil) on Top Layer And Text "JACK DC1" (2011mil,684mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.9mil < 10mil) Between Pad IC2-3(2213.78mil,740mil) on Top Layer And Track (2259.055mil,664.606mil)(2259.055mil,865.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.9mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC2-4(2213.78mil,690mil) on Top Layer And Text "JACK DC1" (2011mil,684mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.9mil < 10mil) Between Pad IC2-4(2213.78mil,690mil) on Top Layer And Track (2259.055mil,664.606mil)(2259.055mil,865.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.9mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.9mil < 10mil) Between Pad IC2-5(2436.22mil,690mil) on Top Layer And Track (2390.945mil,664.606mil)(2390.945mil,865.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.9mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.9mil < 10mil) Between Pad IC2-6(2436.22mil,740mil) on Top Layer And Track (2390.945mil,664.606mil)(2390.945mil,865.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.9mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.9mil < 10mil) Between Pad IC2-7(2436.22mil,790mil) on Top Layer And Track (2390.945mil,664.606mil)(2390.945mil,865.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.9mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.9mil < 10mil) Between Pad IC2-8(2436.22mil,840mil) on Top Layer And Track (2390.945mil,664.606mil)(2390.945mil,865.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.9mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad JACK DC1-3(2370mil,500mil) on Multi-Layer And Text "C1" (2393mil,397mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad JACK DC1-3(2370mil,500mil) on Multi-Layer And Track (2350mil,50mil)(2350mil,595mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad L1-1(1920mil,215mil) on Multi-Layer And Track (1890mil,165mil)(1890mil,265mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad L1-2(1820mil,215mil) on Multi-Layer And Track (1850mil,165mil)(1850mil,215mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad L1-2(1820mil,215mil) on Multi-Layer And Track (1850mil,215mil)(1850mil,265mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad L1-2(1820mil,215mil) on Multi-Layer And Track (1850mil,215mil)(1890mil,165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad L1-2(1820mil,215mil) on Multi-Layer And Track (1850mil,215mil)(1890mil,265mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad L2-1(2260mil,1065mil) on Top Layer And Track (2225mil,1065mil)(2230mil,1065mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad L2-1(2260mil,1065mil) on Top Layer And Track (2225mil,975mil)(2225mil,1065mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad L2-1(2260mil,1065mil) on Top Layer And Track (2290mil,1065mil)(2295mil,1065mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad L2-1(2260mil,1065mil) on Top Layer And Track (2295mil,975mil)(2295mil,1065mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad L2-2(2260mil,975mil) on Top Layer And Text "IC2" (2179mil,917mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad L2-2(2260mil,975mil) on Top Layer And Track (2225mil,975mil)(2225mil,1065mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad L2-2(2260mil,975mil) on Top Layer And Track (2225mil,975mil)(2230mil,975mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad L2-2(2260mil,975mil) on Top Layer And Track (2290mil,975mil)(2295mil,975mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad L2-2(2260mil,975mil) on Top Layer And Track (2295mil,975mil)(2295mil,1065mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad L3-1(2260mil,1155mil) on Top Layer And Text "L2" (2233mil,1124mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad L3-1(2260mil,1155mil) on Top Layer And Track (2225mil,1155mil)(2225mil,1245mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad L3-1(2260mil,1155mil) on Top Layer And Track (2225mil,1155mil)(2230mil,1155mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad L3-1(2260mil,1155mil) on Top Layer And Track (2290mil,1155mil)(2295mil,1155mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad L3-1(2260mil,1155mil) on Top Layer And Track (2295mil,1155mil)(2295mil,1245mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad L3-2(2260mil,1245mil) on Top Layer And Track (2225mil,1155mil)(2225mil,1245mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad L3-2(2260mil,1245mil) on Top Layer And Track (2225mil,1245mil)(2230mil,1245mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad L3-2(2260mil,1245mil) on Top Layer And Track (2290mil,1245mil)(2295mil,1245mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad L3-2(2260mil,1245mil) on Top Layer And Track (2295mil,1155mil)(2295mil,1245mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad L4-1(2720mil,1160mil) on Top Layer And Text "L5" (2693mil,1124mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad L4-1(2720mil,1160mil) on Top Layer And Track (2685mil,1160mil)(2685mil,1250mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad L4-1(2720mil,1160mil) on Top Layer And Track (2685mil,1160mil)(2690mil,1160mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad L4-1(2720mil,1160mil) on Top Layer And Track (2750mil,1160mil)(2755mil,1160mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad L4-1(2720mil,1160mil) on Top Layer And Track (2755mil,1160mil)(2755mil,1250mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad L4-2(2720mil,1250mil) on Top Layer And Track (2685mil,1160mil)(2685mil,1250mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad L4-2(2720mil,1250mil) on Top Layer And Track (2685mil,1250mil)(2690mil,1250mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad L4-2(2720mil,1250mil) on Top Layer And Track (2750mil,1250mil)(2755mil,1250mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad L4-2(2720mil,1250mil) on Top Layer And Track (2755mil,1160mil)(2755mil,1250mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad L5-1(2720mil,1065mil) on Top Layer And Track (2685mil,1065mil)(2690mil,1065mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad L5-1(2720mil,1065mil) on Top Layer And Track (2685mil,975mil)(2685mil,1065mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad L5-1(2720mil,1065mil) on Top Layer And Track (2750mil,1065mil)(2755mil,1065mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad L5-1(2720mil,1065mil) on Top Layer And Track (2755mil,975mil)(2755mil,1065mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad L5-2(2720mil,975mil) on Top Layer And Track (2685mil,975mil)(2685mil,1065mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad L5-2(2720mil,975mil) on Top Layer And Track (2685mil,975mil)(2690mil,975mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad L5-2(2720mil,975mil) on Top Layer And Track (2750mil,975mil)(2755mil,975mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad L5-2(2720mil,975mil) on Top Layer And Track (2755mil,975mil)(2755mil,1065mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad L6-1(190mil,2170mil) on Top Layer And Track (190mil,2135mil)(190mil,2140mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad L6-1(190mil,2170mil) on Top Layer And Track (190mil,2135mil)(280mil,2135mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad L6-1(190mil,2170mil) on Top Layer And Track (190mil,2200mil)(190mil,2205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad L6-1(190mil,2170mil) on Top Layer And Track (190mil,2205mil)(280mil,2205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad L6-2(280mil,2170mil) on Top Layer And Track (190mil,2135mil)(280mil,2135mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad L6-2(280mil,2170mil) on Top Layer And Track (190mil,2205mil)(280mil,2205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad L6-2(280mil,2170mil) on Top Layer And Track (280mil,2135mil)(280mil,2140mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad L6-2(280mil,2170mil) on Top Layer And Track (280mil,2200mil)(280mil,2205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad L7-1(2925mil,640mil) on Top Layer And Track (2890mil,550mil)(2890mil,640mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad L7-1(2925mil,640mil) on Top Layer And Track (2890mil,640mil)(2895mil,640mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad L7-1(2925mil,640mil) on Top Layer And Track (2955mil,640mil)(2960mil,640mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad L7-1(2925mil,640mil) on Top Layer And Track (2960mil,550mil)(2960mil,640mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad L7-2(2925mil,550mil) on Top Layer And Track (2890mil,550mil)(2890mil,640mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad L7-2(2925mil,550mil) on Top Layer And Track (2890mil,550mil)(2895mil,550mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad L7-2(2925mil,550mil) on Top Layer And Track (2955mil,550mil)(2960mil,550mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad L7-2(2925mil,550mil) on Top Layer And Track (2960mil,550mil)(2960mil,640mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad L8-1(2930mil,1025mil) on Top Layer And Track (2895mil,1025mil)(2900mil,1025mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad L8-1(2930mil,1025mil) on Top Layer And Track (2895mil,935mil)(2895mil,1025mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad L8-1(2930mil,1025mil) on Top Layer And Track (2960mil,1025mil)(2965mil,1025mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad L8-1(2930mil,1025mil) on Top Layer And Track (2965mil,935mil)(2965mil,1025mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad L8-2(2930mil,935mil) on Top Layer And Track (2895mil,935mil)(2895mil,1025mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad L8-2(2930mil,935mil) on Top Layer And Track (2895mil,935mil)(2900mil,935mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad L8-2(2930mil,935mil) on Top Layer And Track (2960mil,935mil)(2965mil,935mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad L8-2(2930mil,935mil) on Top Layer And Track (2965mil,935mil)(2965mil,1025mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R10-1(1334.213mil,2245mil) on Multi-Layer And Track (1362mil,2245mil)(1414mil,2245mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R10-2(1735.787mil,2245mil) on Multi-Layer And Track (1657mil,2245mil)(1709mil,2245mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R1-1(1920mil,419.213mil) on Multi-Layer And Track (1920mil,447mil)(1920mil,499mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.898mil < 10mil) Between Pad R11-1(2632.394mil,1447.772mil) on Top Layer And Track (2597mil,1416.102mil)(2597mil,1470.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R11-1(2632.394mil,1447.772mil) on Top Layer And Track (2597mil,1416.102mil)(2668mil,1416.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad R11-1(2632.394mil,1447.772mil) on Top Layer And Track (2605.394mil,1476.165mil)(2605.394mil,1494.165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad R11-1(2632.394mil,1447.772mil) on Top Layer And Track (2659.394mil,1476.165mil)(2659.394mil,1494.165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R11-1(2632.394mil,1447.772mil) on Top Layer And Track (2668mil,1416.102mil)(2668mil,1470.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.898mil < 10mil) Between Pad R11-2(2632.394mil,1522.575mil) on Top Layer And Track (2597mil,1501.071mil)(2597mil,1553.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.764mil < 10mil) Between Pad R11-2(2632.394mil,1522.575mil) on Top Layer And Track (2597mil,1553.898mil)(2668mil,1553.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad R11-2(2632.394mil,1522.575mil) on Top Layer And Track (2605.394mil,1476.165mil)(2605.394mil,1494.165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad R11-2(2632.394mil,1522.575mil) on Top Layer And Track (2659.394mil,1476.165mil)(2659.394mil,1494.165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R11-2(2632.394mil,1522.575mil) on Top Layer And Track (2668mil,1501.071mil)(2668mil,1553.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R1-2(1920mil,820.787mil) on Multi-Layer And Track (1920mil,742mil)(1920mil,794mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.898mil < 10mil) Between Pad R12-1(2777.394mil,1442.772mil) on Top Layer And Track (2742mil,1411.102mil)(2742mil,1465.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R12-1(2777.394mil,1442.772mil) on Top Layer And Track (2742mil,1411.102mil)(2813mil,1411.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad R12-1(2777.394mil,1442.772mil) on Top Layer And Track (2750.394mil,1471.165mil)(2750.394mil,1489.165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad R12-1(2777.394mil,1442.772mil) on Top Layer And Track (2804.394mil,1471.165mil)(2804.394mil,1489.165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R12-1(2777.394mil,1442.772mil) on Top Layer And Track (2813mil,1411.102mil)(2813mil,1465.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.898mil < 10mil) Between Pad R12-2(2777.394mil,1517.575mil) on Top Layer And Track (2742mil,1496.071mil)(2742mil,1548.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.764mil < 10mil) Between Pad R12-2(2777.394mil,1517.575mil) on Top Layer And Track (2742mil,1548.898mil)(2813mil,1548.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad R12-2(2777.394mil,1517.575mil) on Top Layer And Track (2750.394mil,1471.165mil)(2750.394mil,1489.165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad R12-2(2777.394mil,1517.575mil) on Top Layer And Track (2804.394mil,1471.165mil)(2804.394mil,1489.165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R12-2(2777.394mil,1517.575mil) on Top Layer And Track (2813mil,1496.071mil)(2813mil,1548.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R13-1(2387.394mil,1452.772mil) on Top Layer And Text "VR2" (2378mil,1390mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.898mil < 10mil) Between Pad R13-1(2387.394mil,1452.772mil) on Top Layer And Track (2352mil,1421.102mil)(2352mil,1475.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R13-1(2387.394mil,1452.772mil) on Top Layer And Track (2352mil,1421.102mil)(2423mil,1421.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad R13-1(2387.394mil,1452.772mil) on Top Layer And Track (2360.394mil,1481.165mil)(2360.394mil,1499.165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad R13-1(2387.394mil,1452.772mil) on Top Layer And Track (2414.394mil,1481.165mil)(2414.394mil,1499.165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R13-1(2387.394mil,1452.772mil) on Top Layer And Track (2423mil,1421.102mil)(2423mil,1475.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.898mil < 10mil) Between Pad R13-2(2387.394mil,1527.575mil) on Top Layer And Track (2352mil,1506.071mil)(2352mil,1558.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.764mil < 10mil) Between Pad R13-2(2387.394mil,1527.575mil) on Top Layer And Track (2352mil,1558.898mil)(2423mil,1558.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad R13-2(2387.394mil,1527.575mil) on Top Layer And Track (2360.394mil,1481.165mil)(2360.394mil,1499.165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad R13-2(2387.394mil,1527.575mil) on Top Layer And Track (2414.394mil,1481.165mil)(2414.394mil,1499.165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R13-2(2387.394mil,1527.575mil) on Top Layer And Track (2423mil,1506.071mil)(2423mil,1558.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.898mil < 10mil) Between Pad R14-1(2132.394mil,1452.772mil) on Top Layer And Track (2097mil,1421.102mil)(2097mil,1475.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R14-1(2132.394mil,1452.772mil) on Top Layer And Track (2097mil,1421.102mil)(2168mil,1421.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad R14-1(2132.394mil,1452.772mil) on Top Layer And Track (2105.394mil,1481.165mil)(2105.394mil,1499.165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad R14-1(2132.394mil,1452.772mil) on Top Layer And Track (2159.394mil,1481.165mil)(2159.394mil,1499.165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R14-1(2132.394mil,1452.772mil) on Top Layer And Track (2168mil,1421.102mil)(2168mil,1475.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.898mil < 10mil) Between Pad R14-2(2132.394mil,1527.575mil) on Top Layer And Track (2097mil,1506.071mil)(2097mil,1558.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.764mil < 10mil) Between Pad R14-2(2132.394mil,1527.575mil) on Top Layer And Track (2097mil,1558.898mil)(2168mil,1558.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad R14-2(2132.394mil,1527.575mil) on Top Layer And Track (2105.394mil,1481.165mil)(2105.394mil,1499.165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad R14-2(2132.394mil,1527.575mil) on Top Layer And Track (2159.394mil,1481.165mil)(2159.394mil,1499.165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R14-2(2132.394mil,1527.575mil) on Top Layer And Track (2168mil,1506.071mil)(2168mil,1558.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.898mil < 10mil) Between Pad R15-1(2285mil,1455.197mil) on Top Layer And Track (2249.606mil,1423.528mil)(2249.606mil,1477.984mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R15-1(2285mil,1455.197mil) on Top Layer And Track (2249.606mil,1423.528mil)(2320.606mil,1423.528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad R15-1(2285mil,1455.197mil) on Top Layer And Track (2258mil,1483.591mil)(2258mil,1501.591mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad R15-1(2285mil,1455.197mil) on Top Layer And Track (2312mil,1483.591mil)(2312mil,1501.591mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R15-1(2285mil,1455.197mil) on Top Layer And Track (2320.606mil,1423.528mil)(2320.606mil,1477.984mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.898mil < 10mil) Between Pad R15-2(2285mil,1530mil) on Top Layer And Track (2249.606mil,1508.496mil)(2249.606mil,1561.323mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.764mil < 10mil) Between Pad R15-2(2285mil,1530mil) on Top Layer And Track (2249.606mil,1561.323mil)(2320.606mil,1561.323mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad R15-2(2285mil,1530mil) on Top Layer And Track (2258mil,1483.591mil)(2258mil,1501.591mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad R15-2(2285mil,1530mil) on Top Layer And Track (2312mil,1483.591mil)(2312mil,1501.591mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R15-2(2285mil,1530mil) on Top Layer And Track (2320.606mil,1508.496mil)(2320.606mil,1561.323mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R16-1(1987.394mil,1457.772mil) on Top Layer And Text "VR1" (1928mil,1390mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.898mil < 10mil) Between Pad R16-1(1987.394mil,1457.772mil) on Top Layer And Track (1952mil,1426.102mil)(1952mil,1480.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R16-1(1987.394mil,1457.772mil) on Top Layer And Track (1952mil,1426.102mil)(2023mil,1426.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad R16-1(1987.394mil,1457.772mil) on Top Layer And Track (1960.394mil,1486.165mil)(1960.394mil,1504.165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad R16-1(1987.394mil,1457.772mil) on Top Layer And Track (2014.394mil,1486.165mil)(2014.394mil,1504.165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R16-1(1987.394mil,1457.772mil) on Top Layer And Track (2023mil,1426.102mil)(2023mil,1480.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.898mil < 10mil) Between Pad R16-2(1987.394mil,1532.575mil) on Top Layer And Track (1952mil,1511.071mil)(1952mil,1563.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.764mil < 10mil) Between Pad R16-2(1987.394mil,1532.575mil) on Top Layer And Track (1952mil,1563.898mil)(2023mil,1563.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad R16-2(1987.394mil,1532.575mil) on Top Layer And Track (1960.394mil,1486.165mil)(1960.394mil,1504.165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad R16-2(1987.394mil,1532.575mil) on Top Layer And Track (2014.394mil,1486.165mil)(2014.394mil,1504.165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R16-2(1987.394mil,1532.575mil) on Top Layer And Track (2023mil,1511.071mil)(2023mil,1563.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.898mil < 10mil) Between Pad R17-1(1862.394mil,1457.772mil) on Top Layer And Track (1827mil,1426.102mil)(1827mil,1480.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R17-1(1862.394mil,1457.772mil) on Top Layer And Track (1827mil,1426.102mil)(1898mil,1426.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad R17-1(1862.394mil,1457.772mil) on Top Layer And Track (1835.394mil,1486.165mil)(1835.394mil,1504.165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad R17-1(1862.394mil,1457.772mil) on Top Layer And Track (1889.394mil,1486.165mil)(1889.394mil,1504.165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R17-1(1862.394mil,1457.772mil) on Top Layer And Track (1898mil,1426.102mil)(1898mil,1480.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.898mil < 10mil) Between Pad R17-2(1862.394mil,1532.575mil) on Top Layer And Track (1827mil,1511.071mil)(1827mil,1563.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.764mil < 10mil) Between Pad R17-2(1862.394mil,1532.575mil) on Top Layer And Track (1827mil,1563.898mil)(1898mil,1563.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad R17-2(1862.394mil,1532.575mil) on Top Layer And Track (1835.394mil,1486.165mil)(1835.394mil,1504.165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad R17-2(1862.394mil,1532.575mil) on Top Layer And Track (1889.394mil,1486.165mil)(1889.394mil,1504.165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R17-2(1862.394mil,1532.575mil) on Top Layer And Track (1898mil,1511.071mil)(1898mil,1563.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R18-1(3045mil,1179.213mil) on Multi-Layer And Text "JP6" (2996mil,1184mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R18-1(3045mil,1179.213mil) on Multi-Layer And Track (2990mil,1150mil)(3090mil,1150mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R18-1(3045mil,1179.213mil) on Multi-Layer And Track (3045mil,1207mil)(3045mil,1259mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R18-2(3045mil,1580.787mil) on Multi-Layer And Track (3045mil,1502mil)(3045mil,1554mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R2-1(770mil,1895.787mil) on Multi-Layer And Track (770mil,1816mil)(770mil,1868mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R2-2(770mil,1494.213mil) on Multi-Layer And Track (770mil,1521mil)(770mil,1573mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.898mil < 10mil) Between Pad R3-1(2842.394mil,942.772mil) on Top Layer And Track (2807mil,911.102mil)(2807mil,965.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R3-1(2842.394mil,942.772mil) on Top Layer And Track (2807mil,911.102mil)(2878mil,911.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad R3-1(2842.394mil,942.772mil) on Top Layer And Track (2815.394mil,971.165mil)(2815.394mil,989.165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad R3-1(2842.394mil,942.772mil) on Top Layer And Track (2869.394mil,971.165mil)(2869.394mil,989.165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R3-1(2842.394mil,942.772mil) on Top Layer And Track (2878mil,911.102mil)(2878mil,965.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.764mil < 10mil) Between Pad R3-2(2842.394mil,1017.575mil) on Top Layer And Track (2807mil,1048.898mil)(2878mil,1048.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.898mil < 10mil) Between Pad R3-2(2842.394mil,1017.575mil) on Top Layer And Track (2807mil,996.071mil)(2807mil,1048.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad R3-2(2842.394mil,1017.575mil) on Top Layer And Track (2815.394mil,971.165mil)(2815.394mil,989.165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad R3-2(2842.394mil,1017.575mil) on Top Layer And Track (2869.394mil,971.165mil)(2869.394mil,989.165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R3-2(2842.394mil,1017.575mil) on Top Layer And Track (2878mil,996.071mil)(2878mil,1048.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad R4-1(2082.228mil,997.394mil) on Top Layer And Track (2035.835mil,1024.394mil)(2053.835mil,1024.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad R4-1(2082.228mil,997.394mil) on Top Layer And Track (2035.835mil,970.394mil)(2053.835mil,970.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R4-1(2082.228mil,997.394mil) on Top Layer And Track (2059.441mil,1033mil)(2113.898mil,1033mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.898mil < 10mil) Between Pad R4-1(2082.228mil,997.394mil) on Top Layer And Track (2059.441mil,962mil)(2113.898mil,962mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R4-1(2082.228mil,997.394mil) on Top Layer And Track (2113.898mil,962mil)(2113.898mil,1033mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R4-2(2007.425mil,997.394mil) on Top Layer And Track (1976.102mil,1033mil)(2028.929mil,1033mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.764mil < 10mil) Between Pad R4-2(2007.425mil,997.394mil) on Top Layer And Track (1976.102mil,962mil)(1976.102mil,1033mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.898mil < 10mil) Between Pad R4-2(2007.425mil,997.394mil) on Top Layer And Track (1976.102mil,962mil)(2028.929mil,962mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad R4-2(2007.425mil,997.394mil) on Top Layer And Track (2035.835mil,1024.394mil)(2053.835mil,1024.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad R4-2(2007.425mil,997.394mil) on Top Layer And Track (2035.835mil,970.394mil)(2053.835mil,970.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R5-1(1835mil,844.213mil) on Multi-Layer And Text "C4" (1751mil,820mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R5-1(1835mil,844.213mil) on Multi-Layer And Track (1835mil,872mil)(1835mil,924mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R5-2(1835mil,1245.787mil) on Multi-Layer And Track (1835mil,1167mil)(1835mil,1219mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.898mil < 10mil) Between Pad R6-1(2827.394mil,562.772mil) on Top Layer And Track (2792mil,531.102mil)(2792mil,585.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R6-1(2827.394mil,562.772mil) on Top Layer And Track (2792mil,531.102mil)(2863mil,531.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad R6-1(2827.394mil,562.772mil) on Top Layer And Track (2800.394mil,591.165mil)(2800.394mil,609.165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad R6-1(2827.394mil,562.772mil) on Top Layer And Track (2854.394mil,591.165mil)(2854.394mil,609.165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R6-1(2827.394mil,562.772mil) on Top Layer And Track (2863mil,531.102mil)(2863mil,585.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.898mil < 10mil) Between Pad R6-2(2827.394mil,637.575mil) on Top Layer And Track (2792mil,616.071mil)(2792mil,668.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.764mil < 10mil) Between Pad R6-2(2827.394mil,637.575mil) on Top Layer And Track (2792mil,668.898mil)(2863mil,668.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad R6-2(2827.394mil,637.575mil) on Top Layer And Track (2800.394mil,591.165mil)(2800.394mil,609.165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad R6-2(2827.394mil,637.575mil) on Top Layer And Track (2854.394mil,591.165mil)(2854.394mil,609.165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R6-2(2827.394mil,637.575mil) on Top Layer And Track (2863mil,616.071mil)(2863mil,668.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad R7-1(2547.228mil,1002.394mil) on Top Layer And Track (2500.835mil,1029.394mil)(2518.835mil,1029.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad R7-1(2547.228mil,1002.394mil) on Top Layer And Track (2500.835mil,975.394mil)(2518.835mil,975.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R7-1(2547.228mil,1002.394mil) on Top Layer And Track (2524.441mil,1038mil)(2578.898mil,1038mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.898mil < 10mil) Between Pad R7-1(2547.228mil,1002.394mil) on Top Layer And Track (2524.441mil,967mil)(2578.898mil,967mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R7-1(2547.228mil,1002.394mil) on Top Layer And Track (2578.898mil,967mil)(2578.898mil,1038mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R7-2(2472.425mil,1002.394mil) on Top Layer And Track (2441.102mil,1038mil)(2493.929mil,1038mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.764mil < 10mil) Between Pad R7-2(2472.425mil,1002.394mil) on Top Layer And Track (2441.102mil,967mil)(2441.102mil,1038mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.898mil < 10mil) Between Pad R7-2(2472.425mil,1002.394mil) on Top Layer And Track (2441.102mil,967mil)(2493.929mil,967mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad R7-2(2472.425mil,1002.394mil) on Top Layer And Track (2500.835mil,1029.394mil)(2518.835mil,1029.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad R7-2(2472.425mil,1002.394mil) on Top Layer And Track (2500.835mil,975.394mil)(2518.835mil,975.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R8-1(2910mil,1179.213mil) on Multi-Layer And Track (2910mil,1207mil)(2910mil,1259mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R8-2(2910mil,1580.787mil) on Multi-Layer And Track (2910mil,1502mil)(2910mil,1554mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R9-1(980mil,1890.787mil) on Multi-Layer And Track (980mil,1811mil)(980mil,1863mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R9-2(980mil,1489.213mil) on Multi-Layer And Track (980mil,1516mil)(980mil,1568mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.986mil < 10mil) Between Pad SW1-2(2985mil,1885mil) on Multi-Layer And Track (2930mil,1835mil)(2930mil,1935mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.986mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad SW1-4(2985mil,1670mil) on Multi-Layer And Text "R18" (3001mil,1642mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.355mil < 10mil) Between Pad SW1-4(2985mil,1670mil) on Multi-Layer And Text "R8" (2866mil,1642mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.355mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad SW1-4(2985mil,1670mil) on Multi-Layer And Track (2900mil,1705mil)(2940mil,1705mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad SW1-4(2985mil,1670mil) on Multi-Layer And Track (3030mil,1705mil)(3070mil,1705mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad SW1-5(2985mil,2100mil) on Multi-Layer And Track (2900mil,2065mil)(2940mil,2065mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad SW1-5(2985mil,2100mil) on Multi-Layer And Track (3030mil,2065mil)(3070mil,2065mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.135mil < 10mil) Between Pad VR1-1(2160mil,1310mil) on Multi-Layer And Track (1992mil,1340mil)(2129mil,1340mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.135mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.178mil < 10mil) Between Pad VR1-1(2160mil,1310mil) on Multi-Layer And Track (1993mil,1281mil)(2128mil,1281mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.178mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.983mil < 10mil) Between Pad VR1-1(2160mil,1310mil) on Multi-Layer And Track (2138mil,1354mil)(2189mil,1354mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.983mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.824mil < 10mil) Between Pad VR1-1(2160mil,1310mil) on Multi-Layer And Track (2191mil,1104mil)(2191mil,1279mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.824mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad VR1-2(2060mil,1110mil) on Multi-Layer And Text "R4" (1982mil,1067mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.983mil < 10mil) Between Pad VR1-2(2060mil,1110mil) on Multi-Layer And Track (2018.5mil,1064mil)(2106mil,1064mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.983mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.983mil < 10mil) Between Pad VR1-3(1960mil,1310mil) on Multi-Layer And Track (1929mil,1354mil)(1980mil,1354mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.983mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.864mil < 10mil) Between Pad VR1-3(1960mil,1310mil) on Multi-Layer And Track (1930mil,1103mil)(1930mil,1278mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.863mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.864mil < 10mil) Between Pad VR1-3(1960mil,1310mil) on Multi-Layer And Track (1992mil,1340mil)(2129mil,1340mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.863mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.917mil < 10mil) Between Pad VR1-3(1960mil,1310mil) on Multi-Layer And Track (1993mil,1281mil)(2128mil,1281mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.917mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.135mil < 10mil) Between Pad VR2-1(2610mil,1310mil) on Multi-Layer And Track (2442mil,1340mil)(2579mil,1340mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.135mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.178mil < 10mil) Between Pad VR2-1(2610mil,1310mil) on Multi-Layer And Track (2443mil,1281mil)(2578mil,1281mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.178mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.983mil < 10mil) Between Pad VR2-1(2610mil,1310mil) on Multi-Layer And Track (2588mil,1354mil)(2639mil,1354mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.983mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.824mil < 10mil) Between Pad VR2-1(2610mil,1310mil) on Multi-Layer And Track (2641mil,1104mil)(2641mil,1279mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.824mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.983mil < 10mil) Between Pad VR2-2(2510mil,1110mil) on Multi-Layer And Track (2468.5mil,1064mil)(2556mil,1064mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.983mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.983mil < 10mil) Between Pad VR2-3(2410mil,1310mil) on Multi-Layer And Track (2379mil,1354mil)(2430mil,1354mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.983mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.864mil < 10mil) Between Pad VR2-3(2410mil,1310mil) on Multi-Layer And Track (2380mil,1103mil)(2380mil,1278mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.863mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.864mil < 10mil) Between Pad VR2-3(2410mil,1310mil) on Multi-Layer And Track (2442mil,1340mil)(2579mil,1340mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.863mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.917mil < 10mil) Between Pad VR2-3(2410mil,1310mil) on Multi-Layer And Track (2443mil,1281mil)(2578mil,1281mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.917mil]
Rule Violations :388

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Arc (2060mil,1209mil) on Top Overlay And Text "R4" (1982mil,1067mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Arc (866.017mil,2048.685mil) on Top Overlay And Text "C7" (846mil,1953mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C10" (860mil,1314mil) on Top Overlay And Track (853.772mil,1329.866mil)(853.772mil,1399.866mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C10" (860mil,1314mil) on Top Overlay And Track (853.772mil,1329.866mil)(906.701mil,1329.866mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C10" (860mil,1314mil) on Top Overlay And Track (913.606mil,1338mil)(931.606mil,1338mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C10" (860mil,1314mil) on Top Overlay And Track (937.213mil,1329.866mil)(991.772mil,1329.866mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C5" (966mil,1043mil) on Top Overlay And Track (939.441mil,1090mil)(994mil,1090mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (1.683mil < 10mil) Between Text "C5" (966mil,1043mil) on Top Overlay And Track (994mil,1090mil)(994mil,1160mil) on Top Overlay Silk Text to Silk Clearance [1.683mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C7" (846mil,1953mil) on Top Overlay And Track (665mil,1950mil)(1065mil,1950mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C9" (862mil,1194mil) on Top Overlay And Track (853.772mil,1209.866mil)(853.772mil,1279.866mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C9" (862mil,1194mil) on Top Overlay And Track (853.772mil,1209.866mil)(906.701mil,1209.866mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C9" (862mil,1194mil) on Top Overlay And Track (913.606mil,1218mil)(931.606mil,1218mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C9" (862mil,1194mil) on Top Overlay And Track (937.213mil,1209.866mil)(991.772mil,1209.866mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "JACK DC1" (2011mil,684mil) on Top Overlay And Track (2259.055mil,664.606mil)(2259.055mil,865.394mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "JP6" (2996mil,1184mil) on Top Overlay And Track (3045mil,1207mil)(3045mil,1259mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (1mil < 10mil) Between Text "L2" (2233mil,1124mil) on Top Overlay And Track (2225mil,1155mil)(2225mil,1245mil) on Top Overlay Silk Text to Silk Clearance [1mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "L2" (2233mil,1124mil) on Top Overlay And Track (2225mil,1155mil)(2230mil,1155mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "L2" (2233mil,1124mil) on Top Overlay And Track (2290mil,1155mil)(2295mil,1155mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "L2" (2233mil,1124mil) on Top Overlay And Track (2295mil,1155mil)(2295mil,1245mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (1mil < 10mil) Between Text "L5" (2693mil,1124mil) on Top Overlay And Track (2685mil,1160mil)(2685mil,1250mil) on Top Overlay Silk Text to Silk Clearance [1mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "L5" (2693mil,1124mil) on Top Overlay And Track (2685mil,1160mil)(2690mil,1160mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "L5" (2693mil,1124mil) on Top Overlay And Track (2750mil,1160mil)(2755mil,1160mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "L5" (2693mil,1124mil) on Top Overlay And Track (2755mil,1160mil)(2755mil,1250mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "L6" (171mil,2237mil) on Top Overlay And Track (104mil,2247mil)(326mil,2247mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (8.986mil < 10mil) Between Text "L6" (171mil,2237mil) on Top Overlay And Track (165mil,2295mil)(165mil,2345mil) on Top Overlay Silk Text to Silk Clearance [8.986mil]
   Violation between Silk To Silk Clearance Constraint: (8.013mil < 10mil) Between Text "L6" (171mil,2237mil) on Top Overlay And Track (165mil,2295mil)(265mil,2295mil) on Top Overlay Silk Text to Silk Clearance [8.013mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R11" (2603mil,1588mil) on Top Overlay And Track (2285mil,1625mil)(2785mil,1625mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R12" (2748mil,1583mil) on Top Overlay And Track (2285mil,1625mil)(2785mil,1625mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (5.223mil < 10mil) Between Text "R12" (2748mil,1583mil) on Top Overlay And Track (2781mil,1630mil)(2781mil,2330mil) on Top Overlay Silk Text to Silk Clearance [5.223mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R13" (2358mil,1593mil) on Top Overlay And Text "R15" (2256mil,1595mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R13" (2358mil,1593mil) on Top Overlay And Track (2285mil,1625mil)(2785mil,1625mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R14" (2103mil,1593mil) on Top Overlay And Track (1785mil,1625mil)(2285mil,1625mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R15" (2256mil,1595mil) on Top Overlay And Track (1785mil,1625mil)(2285mil,1625mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R15" (2256mil,1595mil) on Top Overlay And Track (2281mil,1630mil)(2281mil,2330mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R15" (2256mil,1595mil) on Top Overlay And Track (2281mil,1630mil)(2281mil,2330mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R15" (2256mil,1595mil) on Top Overlay And Track (2285mil,1625mil)(2785mil,1625mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R16" (1958mil,1598mil) on Top Overlay And Track (1785mil,1625mil)(2285mil,1625mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R17" (1833mil,1598mil) on Top Overlay And Track (1785mil,1625mil)(2285mil,1625mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R2" (726mil,1957mil) on Top Overlay And Track (665mil,1950mil)(1065mil,1950mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (6.634mil < 10mil) Between Text "R2" (726mil,1957mil) on Top Overlay And Track (710mil,1999mil)(711mil,1999mil) on Top Overlay Silk Text to Silk Clearance [6.635mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R2" (726mil,1957mil) on Top Overlay And Track (710mil,1999mil)(734mil,1975mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (3.53mil < 10mil) Between Text "R2" (726mil,1957mil) on Top Overlay And Track (711mil,1999mil)(735mil,2023mil) on Top Overlay Silk Text to Silk Clearance [3.53mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R2" (726mil,1957mil) on Top Overlay And Track (734mil,1975mil)(736mil,1975mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R2" (726mil,1957mil) on Top Overlay And Track (735mil,1976mil)(735mil,2024mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R2" (726mil,1957mil) on Top Overlay And Track (735mil,1976mil)(736mil,1975mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R4" (1982mil,1067mil) on Top Overlay And Track (1960mil,1073mil)(2018.5mil,1064mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R4" (1982mil,1067mil) on Top Overlay And Track (2018.5mil,1064mil)(2106mil,1064mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R9" (936mil,1952mil) on Top Overlay And Track (665mil,1950mil)(1065mil,1950mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "VR1" (1928mil,1390mil) on Top Overlay And Track (1952mil,1426.102mil)(1952mil,1480.559mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "VR1" (1928mil,1390mil) on Top Overlay And Track (1952mil,1426.102mil)(2023mil,1426.102mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "VR1" (1928mil,1390mil) on Top Overlay And Track (2023mil,1426.102mil)(2023mil,1480.559mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "VR2" (2378mil,1390mil) on Top Overlay And Track (2352mil,1421.102mil)(2423mil,1421.102mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "VR2" (2378mil,1390mil) on Top Overlay And Track (2423mil,1421.102mil)(2423mil,1475.559mil) on Top Overlay Silk Text to Silk Clearance [0mil]
Rule Violations :53

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0


Violations Detected : 446
Waived Violations : 0
Time Elapsed        : 00:00:02