#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Mar 10 17:24:01 2022
# Process ID: 8056
# Current directory: C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab6/lab6_1_3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16124 C:\Users\yvvan\Documents\Research\Vivado_Verilog_Tutorial\lab6\lab6_1_3\lab6_1_3.xpr
# Log file: C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab6/lab6_1_3/vivado.log
# Journal file: C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab6/lab6_1_3\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab6/lab6_1_3/lab6_1_3.xpr
update_compile_order -fileset sources_1
launch_simulation
source shift_register_1bit_delay_tb.tcl
save_wave_config {C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab6/lab6_1_3/shift_register_1bit_delay_tb_behav.wcfg}
add_files -fileset sim_1 -norecurse C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab6/lab6_1_3/shift_register_1bit_delay_tb_behav.wcfg
set_property xsim.view C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab6/lab6_1_3/shift_register_1bit_delay_tb_behav.wcfg [get_filesets sim_1]
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
reset_run synth_1
export_ip_user_files -of_objects  [get_files C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab6/lab6_1_3/lab6_1_3.srcs/sources_1/new/shift_register_1bit_delay.v] -no_script -reset -force -quiet
remove_files  C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab6/lab6_1_3/lab6_1_3.srcs/sources_1/new/shift_register_1bit_delay.v
close [ open C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab6/lab6_1_3/lab6_1_3.srcs/sources_1/new/shift_register_delay.v w ]
add_files C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab6/lab6_1_3/lab6_1_3.srcs/sources_1/new/shift_register_delay.v
export_ip_user_files -of_objects  [get_files C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab6/lab6_1_3/lab6_1_3.srcs/sim_1/new/shift_register_1bit_delay_tb.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab6/lab6_1_3/lab6_1_3.srcs/sim_1/new/shift_register_1bit_delay_tb.v
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab6/lab6_1_3/lab6_1_3.srcs/sim_1/new/shift_register_delay_tb.v w ]
add_files -fileset sim_1 C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab6/lab6_1_3/lab6_1_3.srcs/sim_1/new/shift_register_delay_tb.v
update_compile_order -fileset sim_1
synth_design -rtl -name rtl_1
update_compile_order -fileset sim_1
close_sim
launch_simulation
open_wave_config C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab6/lab6_1_3/shift_register_1bit_delay_tb_behav.wcfg
source shift_register_1bit_delay_tb.tcl
close_sim
launch_simulation
open_wave_config C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab6/lab6_1_3/shift_register_1bit_delay_tb_behav.wcfg
source shift_register_1bit_delay_tb.tcl
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab6/lab6_1_3/lab6_1_3.runs/impl_1/shift_register_delay.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
close_hw
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab6/lab6_1_3/lab6_1_3.runs/impl_1/shift_register_delay.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab6/lab6_1_3/lab6_1_3.runs/impl_1/shift_register_delay.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
close_sim
