* PSpice Model Editor - Version 16.2.0
*$
* TPS22914B 
*****************************************************************************
* (C) Copyright 2014 Texas Instruments Incorporated. All rights reserved.
*****************************************************************************
** This model is designed as an aid for customers of Texas Instruments.
** TI and its licensors and suppliers make no warranties, either expressed
** or implied, with respect to this model, including the warranties of
** merchantability or fitness for a particular purpose. The model is
** provided solely on an "as is" basis. The entire risk as to its quality
** and performance is with the customer.
*****************************************************************************
*
** Released by: WEBENCH Design Center, Texas Instruments Inc.
* Part: TPS22914B
* Date: 27JUN2014 
* Model Type: Transient
* Simulator: PSpice
* Simulator Version: 16.2.0.p001
* EVM Order Number: 
* EVM User's Guide: 
* Data sheet: 
*
* Model Version: Final 1.00
*
*****************************************************************************
*
* Updates:
*
* Final 1.00
* Release to Web
*
*****************************************************************************
*
* Model Usage Notes:
*
* 1. The following features have been modelled
*      a. Switching Characteristics and variation with VIN
*      b. RON and variation with VIN
*      c. Quiescent Current v/s VIN at room temperature
*      d. IIN(OFF) v/s VIN at room temperature
* 2. Temperature effects are note been modelled. 
*
*****************************************************************************
.SUBCKT TPS22914BYFP_TRANS ON VIN VOUT GND

X_U1_U46         ON_INT U1_ON_INT1 U1_N14562734 NOR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U1_S2    U1_N14562722 0 U1_N14562690 U1_N14562654 CONTROL_U1_S2 
D_U1_D3         U1_N14562654 U1_N14562748 DD 
V_U1_V4         U1_N14562690 0 1.0
R_U1_R3         U1_N14562902 U1_N14562882  10 TC=0,0 
C_U1_C1         0 U1_N14562654  1n  
G_U1_G4         U1_N14562654 0 TABLE { V(U1_N14562882, 0) } 
+ ( (0,0) (1,150u) )
X_U1_S1    U1_N14562734 0 U1_N14562654 0 CONTROL_U1_S1 
C_U1_C4         0 U1_N14562882  1n  
E_U1_ABM7         U1_N14699633 0 VALUE {
+  if(v(U1_ON_INT1)<0.5,v(U1_RISING_THRESH),(v(U1_RISING_THRESH)-v(U1_RISING_HYS)))
+     }
X_U1_U47         ON U1_N14699633 U1_ON_INT1 COMP_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
E_U1_E1         U1_RISING_THRESH 0 TABLE { V(VIN, 0) } 
+ ( (1,0.78) (1.2,0.78) (1.5,0.79) (1.8,0.79) (2.5,0.79)(3.3,0.79) (4.2,0.8)
+  (5,0.8) (5.5,0.8) )
E_U1_ABM5         U1_N14562902 0 VALUE { IF(V(U1_ON_INT1) <0.5, V(VIN),0)    }
R_U1_R2         U1_N14562842 U1_N14562822  10 TC=0,0 
V_U1_V5         U1_N14562748 0 2.0
X_U1_U43         U1_N14562654 ON_INT BUF_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
E_U1_ABM4         U1_N14562842 0 VALUE { IF(V(U1_ON_INT1) >=0.5, V(VIN),0)    }
X_U1_U44         U1_ON_INT1 ON_INT U1_N14562722 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
E_U1_E2         U1_RISING_HYS 0 TABLE { V(VIN, 0) } 
+ ( (1,0.09) (1.2,0.09) (1.5,0.1) (1.8,0.1) (2.5,0.09)(3.3,0.09) (4.2,0.1)
+  (5,0.1) (5.5,0.09) )
G_U1_G3         U1_N14562748 U1_N14562654 TABLE { V(U1_N14562822, 0) } 
+ (
+  (0,0)(1,18.35u)(1.2,21.05u)(1.5,24.55u)(1.8,29.99u)(2.5,25.25u)(3.3,25.16u)(4.2,19u)(5,18.1u)(5.5,17.21u)
+  )
C_U1_C3         0 U1_N14562822  1n  
C_U3_C1         0 U3_N14543258  1n  
G_U3_G1         VIN GND TABLE { V(U3_N14543258, 0) } 
+ (
+  (0,0)(1,0.43u)(1.2,0.43u)(1.5,0.44u)(1.8,0.45u)(2.5,0.46u)(3.3,0.48u)(4.2,0.49u)(5,0.51u)(5.5,0.52u)
+  )
R_U3_R1         U3_N14549380 U3_N14543258  10 TC=0,0 
G_U3_G3         VIN GND TABLE { V(U3_N14551690, 0) } 
+ (
+  (0,0)(1,6.35u)(1.2,7.05u)(1.5,7.55u)(1.8,7.99u)(2.5,8.25u)(3.3,7.16u)(4.2,7u)(5,7.1u)(5.5,7.21u)
+  )
E_U3_ABM3         U3_N14551704 0 VALUE { IF (V(ON_INT)>0.5 , V(VIN) ,  0)    }
C_U3_C3         0 U3_N14551690  1n  
R_U3_R3         U3_N14551704 U3_N14551690  10 TC=0,0 
E_U3_ABM1         U3_N14549380 0 VALUE { IF (V(ON_INT) <=0.5 , V(VIN) ,  0)   
+  }
E_U2_ABM5         U2_N156888651 0 VALUE { IF(V(ON_INT) > 0.5, V(VIN),0)    }
C_U2_C4         U2_N15681604 U2_VGATE  79.20p  
C_U2_C5         U2_VGATE VIN  79.48p  
E_U2_ABM6         U2_N16006991 0 VALUE { V(VIN)    }
R_U2_R3         U2_N156888651 U2_VIN_1  10 TC=0,0 
E_U2_E2         U2_ON_RES1 GND TABLE { V(U2_N16006991, GND) } 
+ ( (0,0) (1,0.1m) (1.2,6.11m)(1.5,10.55m) (1.8,13.25m)
+  (2.5,17.27m)(3.3,18.96m)(4.2,19.33m)(5,19.56m)(5.5,19.64m) )
D_U2_D6         U2_VGATE U2_N15681426 DD 
E_U2_E17         U2_X GND TABLE { V(U2_VIN_1, GND) } 
+ (
+  (0,0)(1,2.704u)(1.2,2.6u)(1.5,2.767u)(1.8,2.642u)(2.5,3.027u)(3.3,3.105u)(4.2,3.421u)(5,3.719u)(5.5,3.817u)
+  )
G_U2_G2         U2_VGATE U2_N15681604 TABLE { V(U2_N15681730, GND) } 
+ (
+  (0,0)(1,63u)(1.2,70u)(1.5,79u)(1.8,95u)(2.5,125u)(3.3,150u)(4.2,185u)(5,211u)(5.5,227u)
+  )
D_U2_D7         U2_N15681604 VIN DD 
E_U2_ABM9         U2_N15984969 0 VALUE { ( V(U2_X)*V(U2_KA))    }
E_U2_ABM7         U2_N15769217 0 VALUE { V(VIN)    }
D_U2_D5         U2_N15681604 U2_VGATE DD 
R_U2_R7         U2_N15984254 U2_N15984260  10 TC=0,0 
C_U2_C10         GND U2_N15984260  1n  TC=0,0 
M_U2_M3         VIN U2_VGATE U2_N15681604 U2_N15681604 NMOS01           
G_U2_G4         U2_N15681426 U2_VGATE U2_N15984969 GND 1
R_U2_R1         U2_N15681836 U2_N15681730  10 TC=0,0 
E_U2_E3         U2_MAX_VG GND TABLE { V(U2_N15769217, GND) } 
+ ( (0,0)(1,3.761)(1.2,4.453)(1.5,5.487)(1.8,6.516)(2.5,8.864)(3.3,
+  10.32)(4.2, 11.46)(5,12.44)(5.5,13.04) )
E_U2_ABM3         U2_N15681836 0 VALUE { IF(V(ON_INT) <=0.5, V(VIN),0)    }
X_U2_U7         U2_N15681604 VOUT U2_ON_RES1 GND RVAR PARAMS:  RREF=1
E_U2_ABM11         U2_KA 0 VALUE { IF(v(U2_VGATE) < 0.77, V(U2_N15984260) , 1 )
+     }
E_U2_ABM1         U2_N15681426 0 VALUE { V(U2_MAX_VG)    }
C_U2_C1         GND U2_N15681730  1n  
E_U2_E16         U2_N15984254 GND TABLE { V(U2_VIN_1, GND) } 
+ ( (0,0)(1,5)(1.2,5)(1.5,5)(1.8,5.5)(2.5,5)(3.3,5)(4.2,5)(5,5)(5.5,5) )
C_U2_C3         GND U2_VIN_1  1n  
.ENDS TPS22914BYFP_TRANS 
*$
.SUBCKT CONTROL_U1_S2 1 2 3 4  
S_U1_S2         3 4 1 2 _U1_S2
RS_U1_S2         1 2 1G
.MODEL         _U1_S2 VSWITCH Roff=100e6 Ron=1m Voff=0.2 Von=0.8
.ENDS CONTROL_U1_S2
*$
.SUBCKT CONTROL_U1_S1 1 2 3 4  
S_U1_S1         3 4 1 2 _U1_S1
RS_U1_S1         1 2 1G
.MODEL         _U1_S1 VSWITCH Roff=100e6 Ron=1m Voff=0.2 Von=0.8
.ENDS CONTROL_U1_S1
*$
.SUBCKT COMPHYS_BASIC_GEN INP INM HYS OUT PARAMS: VDD=1 VSS=0 VTHRESH=0.5	
EIN INP1 INM1 INP INM 1 
EHYS INP1 INP2 VALUE { IF( V(1) > {VTHRESH},-V(HYS),0) }
EOUT OUT 0 VALUE { IF( V(INP2)>V(INM1), {VDD} ,{VSS}) }
R1 OUT 1 1
C1 1 0 5n
RINP1 INP1 0 1K
.ENDS COMPHYS_BASIC_GEN
*$
.MODEL DD D( IS=1F N=0.01 TT = 10p )
*$
.model NMOS01 NMOS
+ VTO     = 1.131
+ KP      = 23.18
+ LAMBDA  = 0.001
*$
.SUBCKT AND2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS AND2_BASIC_GEN
*$
.SUBCKT INV_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS INV_BASIC_GEN
*$
.SUBCKT BUF_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS BUF_BASIC_GEN
*$
.SUBCKT NOR2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NOR2_BASIC_GEN
*$
.subckt RVAR 101 102 201 202 Params: Rref=1
* nodes : 101 102 : nodes between which variable resistance is placed
* 201 202 : nodes to whose voltage the resistance is proportional
* parameters : rref : reference value of the resistance
rin 201 202 1G; input resistance
r 301 0 {rref}
fcopy 0 301 vsense 1; copy output current thru Z
eout 101 106 poly(2) 201 202 301 0 0 0 0 0 1; multiply VoverZ with Vctrl
vsense 106 102 0; sense iout
.ends RVAR
*$
.SUBCKT COMP_BASIC_GEN INP INM Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5	
E_ABM Yint 0 VALUE {IF (V(INP) > 
+ V(INM), {VDD},{VSS})}
R1 Yint Y 1
C1 Y 0 1n
.ENDS COMP_BASIC_GEN
*$
