Calypto Catapult. 2012. Catapult product family. http://www.calypto.com/products/catapult/overview.
Andrew Canis , Jongsok Choi , Mark Aldham , Victor Zhang , Ahmed Kammoona , Jason H. Anderson , Stephen Brown , Tomasz Czajkowski, LegUp: high-level synthesis for FPGA-based processor/accelerator systems, Proceedings of the 19th ACM/SIGDA international symposium on Field programmable gate arrays, February 27-March 01, 2011, Monterey, CA, USA[doi>10.1145/1950413.1950423]
Joao M. P. Cardoso, Novel Algorithm Combining Temporal Partitioning and Sharing of Functional Units, Proceedings of the the 9th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, p.31-40, April 29-May 02, 2001[doi>10.1109/FCCM.2001.31]
Deming Chen , Jason Cong, Register binding and port assignment for multiplexer optimization, Proceedings of the 2004 Asia and South Pacific Design Automation Conference, January 27-30, 2004, Yokohama, Japan
Jason Cong , Junjuan Xu, Simultaneous FU and register binding based on network flow method, Proceedings of the conference on Design, automation and test in Europe, March 10-14, 2008, Munich, Germany[doi>10.1145/1403375.1403629]
Thomas H. Cormen , Charles E. Leiserson , Ronald L. Rivest , Clifford Stein, Introduction to algorithms, MIT Press, Cambridge, MA, 2001
U. Dhawan, S. Sinha, S. K. Lam, and T. Srikanthan. 2010. Extended compatibility path based hardware binding algorithm for area-time efficient designs. In Proceedings of the 2<sup>nd</sup> Asia Symposium on Quality Electronics Design (ASQED'10). IEEE, 151--156.
Express DFG Benchmarks. 2014. Express specifications. http://express.ece.ucsb.edu/benchmark.
Daniel D. Gajski , Nikil D. Dutt , Allen C.-H. Wu , Steve Y.-L. Lin, High-level synthesis: introduction to chip and system design, Kluwer Academic Publishers, Norwell, MA, 1992
R. Gupta, S. Gupta, N. D. Dutt, and A. Nicolau. 2004. SPARK: A Parallelizing Approach to the High Level Synthesis of Digital Circuits. Springer.
Chu-Yi Huang , Yen-Shen Chen , Youn-Long Lin , Yu-Chin Hsu, Data path allocation based on bipartite weighted matching, Proceedings of the 27th ACM/IEEE Design Automation Conference, p.499-504, June 24-27, 1990, Orlando, Florida, USA[doi>10.1145/123186.123350]
M. Inagi, Y. Takashima, Y. Nakamura, and Y. Kajitani. 2006. A performance driven circuit bipartitioning algorithm for multi-FPGA implementation with time-multiplexed I/Os. In Proceedings of the IEEE International Conference on Field Programmable Technology (FPT'06). 361--364.
Yung-Chuan Jiang , Jhing-Fa Wang, Temporal partitioning data flow graphs for dynamically reconfigurable computing, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.15 n.12, p.1351-1361, December 2007[doi>10.1109/TVLSI.2007.909806]
Taemin Kim , Xun Liu, Compatibility path based binding algorithm for interconnect reduction in high level synthesis, Proceedings of the 2007 IEEE/ACM international conference on Computer-aided design, November 05-08, 2007, San Jose, California
F. J. Kurdahi , A. C. Parker, REAL: a program for REgister ALlocation, Proceedings of the 24th ACM/IEEE Design Automation Conference, p.210-215, June 28-July 01, 1987, Miami Beach, Florida, USA[doi>10.1145/37888.37920]
Chunho Lee , Miodrag Potkonjak , William H. Mangione-Smith, MediaBench: a tool for evaluating and synthesizing multimedia and communicatons systems, Proceedings of the 30th annual ACM/IEEE international symposium on Microarchitecture, p.330-335, December 01-03, 1997, Research Triangle Park, North Carolina, USA
R. Mohan, A. Dasu, and S. Pamchnathan. 2001. Temporal partitioning of circuits for advanced partially reconfigurable systems. Proc. SPIE 4525, 27--35.
Netbeans IDE 7.1.2. 2013. https://netbeans.org/features/index.html.
Barry M. Pangre, Splicer: a heuristic approach to connectivity binding, Proceedings of the 25th ACM/IEEE Design Automation Conference, p.536-541, June 12-15, 1988, Atlantic City, New Jersey, USA
Karthikeya M. Gajjala Purna , Dinesh Bhatia, Temporal Partitioning and Scheduling Data Flow Graphs for Reconfigurable Computers, IEEE Transactions on Computers, v.48 n.6, p.579-590, June 1999[doi>10.1109/12.773795]
Z. Roncheng, T. Jiarong, and T. Pushan. 1998. FPART: A multi-way fpga partitioning procedure based on the improved FM algorithm. In Proceedings of the Asia and South Pacific Design Automation Conference (ASP-DAC'98). IEEE, 513--518.
B. C. Schaffer. 2013. Automatic partitioning of behavioral descriptions for high level synthesis with multiple internal throughputs. In Proceedings of the Electronic System Level Synthesis Conference (ESLsyn'13). IEEE, 1--6.
Mukund Sivaraman , Shail Aditya, Cycle-time aware architecture synthesis of custom hardware accelerators, Proceedings of the 2002 international conference on Compilers, architecture, and synthesis for embedded systems, October 08-11, 2002, Grenoble, France[doi>10.1145/581630.581637]
Vinoo Srinivasan , Sriram Govindarajan , Ranga Vemuri, Fine-grained and coarse-grained behavioral partitioning with effective utilization of memory and design space exploration for multi-FPGA architectures, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.9 n.1, p.140-159, Feb. 2001[doi>10.1109/92.920829]
A. Trimaran. 2007. Research compiler specifications. www.trimaran.org.
Chia-Jeng Tseng , D. P. Siewiorek, Automated Synthesis of Data Paths in Digital Systems, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.5 n.3, p.379-395, November 2006[doi>10.1109/TCAD.1986.1270207]
Vivadohls/Xilinx Autoesl. 2012. Vivado hls (formerly autoesl) specifications. http://www.xilinx.com/products/design-tools/vivado/index.htm.
C. Yin, S. Yin, L. Liu, and S. Wei. 2009. Temporal partitioning algorithm for a coarse-grained reconfigurable computing architecture. In Proceedings of the 12<sup>th</sup> International Symposium on Integrated Circuits (ISIC'09). IEEE, 659--662.
David C. Zaretsky , Gaurav Mittal , Robert P. Dick , Prith Banerjee, Balanced Scheduling and Operation Chaining in High-Level Synthesis for FPGA Designs, Proceedings of the 8th International Symposium on Quality Electronic Design, p.595-601, March 26-28, 2007[doi>10.1109/ISQED.2007.41]
