vendor_name = ModelSim
source_file = 1, E:/trafficled/test.v
source_file = 1, Waveform.vwf
source_file = 1, Waveform1.vwf
source_file = 1, E:/trafficled/led_module.v
source_file = 1, E:/trafficled/traffic_led.v
source_file = 1, Waveform2.vwf
source_file = 1, Waveform3.vwf
source_file = 1, Waveform4.vwf
source_file = 1, output_files/Waveform.vwf
source_file = 1, traffic_led_new.bdf
source_file = 1, E:/trafficled/db/traffic_led.cbx.xml
source_file = 1, E:/trafficled/state_trans_model.v
source_file = 1, E:/trafficled/bit_seg_module.v
source_file = 1, d:/altera/13.1/quartus/libraries/megafunctions/lpm_divide.tdf
source_file = 1, d:/altera/13.1/quartus/libraries/megafunctions/abs_divider.inc
source_file = 1, d:/altera/13.1/quartus/libraries/megafunctions/sign_div_unsign.inc
source_file = 1, d:/altera/13.1/quartus/libraries/megafunctions/aglobal131.inc
source_file = 1, d:/altera/13.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, E:/trafficled/db/lpm_divide_sim.tdf
source_file = 1, E:/trafficled/db/sign_div_unsign_klh.tdf
source_file = 1, E:/trafficled/db/alt_u_div_s6f.tdf
source_file = 1, E:/trafficled/db/add_sub_7pc.tdf
source_file = 1, E:/trafficled/db/add_sub_8pc.tdf
source_file = 1, E:/trafficled/db/lpm_divide_vam.tdf
design_name = traffic_led
instance = comp, \bit[0]~output , bit[0]~output, traffic_led, 1
instance = comp, \bit[1]~output , bit[1]~output, traffic_led, 1
instance = comp, \bit[2]~output , bit[2]~output, traffic_led, 1
instance = comp, \bit[3]~output , bit[3]~output, traffic_led, 1
instance = comp, \bit[4]~output , bit[4]~output, traffic_led, 1
instance = comp, \bit[5]~output , bit[5]~output, traffic_led, 1
instance = comp, \bit[6]~output , bit[6]~output, traffic_led, 1
instance = comp, \bit[7]~output , bit[7]~output, traffic_led, 1
instance = comp, \segment[0]~output , segment[0]~output, traffic_led, 1
instance = comp, \segment[1]~output , segment[1]~output, traffic_led, 1
instance = comp, \segment[2]~output , segment[2]~output, traffic_led, 1
instance = comp, \segment[3]~output , segment[3]~output, traffic_led, 1
instance = comp, \segment[4]~output , segment[4]~output, traffic_led, 1
instance = comp, \segment[5]~output , segment[5]~output, traffic_led, 1
instance = comp, \segment[6]~output , segment[6]~output, traffic_led, 1
instance = comp, \segment[7]~output , segment[7]~output, traffic_led, 1
instance = comp, \led[0]~output , led[0]~output, traffic_led, 1
instance = comp, \led[1]~output , led[1]~output, traffic_led, 1
instance = comp, \led[2]~output , led[2]~output, traffic_led, 1
instance = comp, \led[3]~output , led[3]~output, traffic_led, 1
instance = comp, \led[4]~output , led[4]~output, traffic_led, 1
instance = comp, \led[5]~output , led[5]~output, traffic_led, 1
instance = comp, \led[6]~output , led[6]~output, traffic_led, 1
instance = comp, \led[7]~output , led[7]~output, traffic_led, 1
instance = comp, \led[8]~output , led[8]~output, traffic_led, 1
instance = comp, \led[9]~output , led[9]~output, traffic_led, 1
instance = comp, \led[10]~output , led[10]~output, traffic_led, 1
instance = comp, \led[11]~output , led[11]~output, traffic_led, 1
instance = comp, \led[12]~output , led[12]~output, traffic_led, 1
instance = comp, \led[13]~output , led[13]~output, traffic_led, 1
instance = comp, \led[14]~output , led[14]~output, traffic_led, 1
instance = comp, \led[15]~output , led[15]~output, traffic_led, 1
instance = comp, \led[16]~output , led[16]~output, traffic_led, 1
instance = comp, \led[17]~output , led[17]~output, traffic_led, 1
instance = comp, \led[18]~output , led[18]~output, traffic_led, 1
instance = comp, \led[19]~output , led[19]~output, traffic_led, 1
instance = comp, \led[20]~output , led[20]~output, traffic_led, 1
instance = comp, \led[21]~output , led[21]~output, traffic_led, 1
instance = comp, \led[22]~output , led[22]~output, traffic_led, 1
instance = comp, \led[23]~output , led[23]~output, traffic_led, 1
instance = comp, \sys_clk~input , sys_clk~input, traffic_led, 1
instance = comp, \sys_clk~inputclkctrl , sys_clk~inputclkctrl, traffic_led, 1
instance = comp, \u1_bit_seg_module|count_s[0]~16 , u1_bit_seg_module|count_s[0]~16, traffic_led, 1
instance = comp, \sys_rst_n~input , sys_rst_n~input, traffic_led, 1
instance = comp, \u1_bit_seg_module|count_s[2]~20 , u1_bit_seg_module|count_s[2]~20, traffic_led, 1
instance = comp, \u1_bit_seg_module|count_s[3]~22 , u1_bit_seg_module|count_s[3]~22, traffic_led, 1
instance = comp, \u1_bit_seg_module|count_s[3] , u1_bit_seg_module|count_s[3], traffic_led, 1
instance = comp, \u1_bit_seg_module|count_s[4]~24 , u1_bit_seg_module|count_s[4]~24, traffic_led, 1
instance = comp, \u1_bit_seg_module|count_s[4] , u1_bit_seg_module|count_s[4], traffic_led, 1
instance = comp, \u1_bit_seg_module|count_s[5]~26 , u1_bit_seg_module|count_s[5]~26, traffic_led, 1
instance = comp, \u1_bit_seg_module|count_s[5] , u1_bit_seg_module|count_s[5], traffic_led, 1
instance = comp, \u1_bit_seg_module|count_s[6]~28 , u1_bit_seg_module|count_s[6]~28, traffic_led, 1
instance = comp, \u1_bit_seg_module|count_s[6] , u1_bit_seg_module|count_s[6], traffic_led, 1
instance = comp, \u1_bit_seg_module|count_s[7]~30 , u1_bit_seg_module|count_s[7]~30, traffic_led, 1
instance = comp, \u1_bit_seg_module|count_s[7] , u1_bit_seg_module|count_s[7], traffic_led, 1
instance = comp, \u1_bit_seg_module|count_s[8]~32 , u1_bit_seg_module|count_s[8]~32, traffic_led, 1
instance = comp, \u1_bit_seg_module|count_s[8] , u1_bit_seg_module|count_s[8], traffic_led, 1
instance = comp, \u1_bit_seg_module|count_s[9]~34 , u1_bit_seg_module|count_s[9]~34, traffic_led, 1
instance = comp, \u1_bit_seg_module|count_s[9] , u1_bit_seg_module|count_s[9], traffic_led, 1
instance = comp, \u1_bit_seg_module|count_s[10]~36 , u1_bit_seg_module|count_s[10]~36, traffic_led, 1
instance = comp, \u1_bit_seg_module|count_s[10] , u1_bit_seg_module|count_s[10], traffic_led, 1
instance = comp, \u1_bit_seg_module|count_s[11]~38 , u1_bit_seg_module|count_s[11]~38, traffic_led, 1
instance = comp, \u1_bit_seg_module|count_s[11] , u1_bit_seg_module|count_s[11], traffic_led, 1
instance = comp, \u1_bit_seg_module|count_s[12]~40 , u1_bit_seg_module|count_s[12]~40, traffic_led, 1
instance = comp, \u1_bit_seg_module|count_s[12] , u1_bit_seg_module|count_s[12], traffic_led, 1
instance = comp, \u1_bit_seg_module|count_s[13]~42 , u1_bit_seg_module|count_s[13]~42, traffic_led, 1
instance = comp, \u1_bit_seg_module|count_s[13] , u1_bit_seg_module|count_s[13], traffic_led, 1
instance = comp, \u1_bit_seg_module|count_s[14]~44 , u1_bit_seg_module|count_s[14]~44, traffic_led, 1
instance = comp, \u1_bit_seg_module|count_s[14] , u1_bit_seg_module|count_s[14], traffic_led, 1
instance = comp, \u1_bit_seg_module|count_s[15]~46 , u1_bit_seg_module|count_s[15]~46, traffic_led, 1
instance = comp, \u1_bit_seg_module|count_s[15] , u1_bit_seg_module|count_s[15], traffic_led, 1
instance = comp, \u1_bit_seg_module|Equal0~1 , u1_bit_seg_module|Equal0~1, traffic_led, 1
instance = comp, \u1_bit_seg_module|LessThan0~0 , u1_bit_seg_module|LessThan0~0, traffic_led, 1
instance = comp, \u1_bit_seg_module|Equal0~0 , u1_bit_seg_module|Equal0~0, traffic_led, 1
instance = comp, \u1_bit_seg_module|LessThan0~1 , u1_bit_seg_module|LessThan0~1, traffic_led, 1
instance = comp, \u1_bit_seg_module|LessThan0~2 , u1_bit_seg_module|LessThan0~2, traffic_led, 1
instance = comp, \u1_bit_seg_module|count_s[0] , u1_bit_seg_module|count_s[0], traffic_led, 1
instance = comp, \u1_bit_seg_module|count_s[1]~18 , u1_bit_seg_module|count_s[1]~18, traffic_led, 1
instance = comp, \u1_bit_seg_module|count_s[1] , u1_bit_seg_module|count_s[1], traffic_led, 1
instance = comp, \u1_bit_seg_module|count_s[2] , u1_bit_seg_module|count_s[2], traffic_led, 1
instance = comp, \u1_bit_seg_module|Equal0~3 , u1_bit_seg_module|Equal0~3, traffic_led, 1
instance = comp, \u1_bit_seg_module|Equal0~2 , u1_bit_seg_module|Equal0~2, traffic_led, 1
instance = comp, \u1_bit_seg_module|Equal0~4 , u1_bit_seg_module|Equal0~4, traffic_led, 1
instance = comp, \u1_bit_seg_module|Equal0~5 , u1_bit_seg_module|Equal0~5, traffic_led, 1
instance = comp, \u1_bit_seg_module|count_state[0]~0 , u1_bit_seg_module|count_state[0]~0, traffic_led, 1
instance = comp, \u1_bit_seg_module|count_state[0] , u1_bit_seg_module|count_state[0], traffic_led, 1
instance = comp, \u1_bit_seg_module|count_state[1]~2 , u1_bit_seg_module|count_state[1]~2, traffic_led, 1
instance = comp, \u1_bit_seg_module|count_state[1] , u1_bit_seg_module|count_state[1], traffic_led, 1
instance = comp, \u1_bit_seg_module|count_state[2]~1 , u1_bit_seg_module|count_state[2]~1, traffic_led, 1
instance = comp, \u1_bit_seg_module|count_state[2] , u1_bit_seg_module|count_state[2], traffic_led, 1
instance = comp, \u1_bit_seg_module|Decoder0~0 , u1_bit_seg_module|Decoder0~0, traffic_led, 1
instance = comp, \u1_bit_seg_module|bit[0] , u1_bit_seg_module|bit[0], traffic_led, 1
instance = comp, \u1_bit_seg_module|Decoder0~1 , u1_bit_seg_module|Decoder0~1, traffic_led, 1
instance = comp, \u1_bit_seg_module|bit[1] , u1_bit_seg_module|bit[1], traffic_led, 1
instance = comp, \u1_bit_seg_module|Decoder0~2 , u1_bit_seg_module|Decoder0~2, traffic_led, 1
instance = comp, \u1_bit_seg_module|bit[2] , u1_bit_seg_module|bit[2], traffic_led, 1
instance = comp, \u1_bit_seg_module|Decoder0~3 , u1_bit_seg_module|Decoder0~3, traffic_led, 1
instance = comp, \u1_bit_seg_module|bit[3] , u1_bit_seg_module|bit[3], traffic_led, 1
instance = comp, \u1_bit_seg_module|Decoder0~4 , u1_bit_seg_module|Decoder0~4, traffic_led, 1
instance = comp, \u1_bit_seg_module|bit[4] , u1_bit_seg_module|bit[4], traffic_led, 1
instance = comp, \u1_bit_seg_module|Decoder0~5 , u1_bit_seg_module|Decoder0~5, traffic_led, 1
instance = comp, \u1_bit_seg_module|bit[5] , u1_bit_seg_module|bit[5], traffic_led, 1
instance = comp, \u1_bit_seg_module|Decoder0~6 , u1_bit_seg_module|Decoder0~6, traffic_led, 1
instance = comp, \u1_bit_seg_module|bit[6] , u1_bit_seg_module|bit[6], traffic_led, 1
instance = comp, \u1_bit_seg_module|Decoder0~7 , u1_bit_seg_module|Decoder0~7, traffic_led, 1
instance = comp, \u1_bit_seg_module|bit[7] , u1_bit_seg_module|bit[7], traffic_led, 1
instance = comp, \u0_state_trans_model|t_count[0]~25 , u0_state_trans_model|t_count[0]~25, traffic_led, 1
instance = comp, \u0_state_trans_model|t_count[0] , u0_state_trans_model|t_count[0], traffic_led, 1
instance = comp, \u0_state_trans_model|t_count[1]~27 , u0_state_trans_model|t_count[1]~27, traffic_led, 1
instance = comp, \u0_state_trans_model|t_count[1] , u0_state_trans_model|t_count[1], traffic_led, 1
instance = comp, \u0_state_trans_model|t_count[2]~29 , u0_state_trans_model|t_count[2]~29, traffic_led, 1
instance = comp, \u0_state_trans_model|t_count[2] , u0_state_trans_model|t_count[2], traffic_led, 1
instance = comp, \u0_state_trans_model|t_count[3]~31 , u0_state_trans_model|t_count[3]~31, traffic_led, 1
instance = comp, \u0_state_trans_model|t_count[3] , u0_state_trans_model|t_count[3], traffic_led, 1
instance = comp, \u0_state_trans_model|t_count[4]~33 , u0_state_trans_model|t_count[4]~33, traffic_led, 1
instance = comp, \u0_state_trans_model|t_count[4] , u0_state_trans_model|t_count[4], traffic_led, 1
instance = comp, \u0_state_trans_model|t_count[5]~35 , u0_state_trans_model|t_count[5]~35, traffic_led, 1
instance = comp, \u0_state_trans_model|t_count[5] , u0_state_trans_model|t_count[5], traffic_led, 1
instance = comp, \u0_state_trans_model|t_count[6]~37 , u0_state_trans_model|t_count[6]~37, traffic_led, 1
instance = comp, \u0_state_trans_model|t_count[6] , u0_state_trans_model|t_count[6], traffic_led, 1
instance = comp, \u0_state_trans_model|t_count[7]~39 , u0_state_trans_model|t_count[7]~39, traffic_led, 1
instance = comp, \u0_state_trans_model|t_count[7] , u0_state_trans_model|t_count[7], traffic_led, 1
instance = comp, \u0_state_trans_model|t_count[8]~41 , u0_state_trans_model|t_count[8]~41, traffic_led, 1
instance = comp, \u0_state_trans_model|t_count[8] , u0_state_trans_model|t_count[8], traffic_led, 1
instance = comp, \u0_state_trans_model|t_count[9]~43 , u0_state_trans_model|t_count[9]~43, traffic_led, 1
instance = comp, \u0_state_trans_model|t_count[9] , u0_state_trans_model|t_count[9], traffic_led, 1
instance = comp, \u0_state_trans_model|t_count[10]~45 , u0_state_trans_model|t_count[10]~45, traffic_led, 1
instance = comp, \u0_state_trans_model|t_count[10] , u0_state_trans_model|t_count[10], traffic_led, 1
instance = comp, \u0_state_trans_model|t_count[11]~47 , u0_state_trans_model|t_count[11]~47, traffic_led, 1
instance = comp, \u0_state_trans_model|t_count[11] , u0_state_trans_model|t_count[11], traffic_led, 1
instance = comp, \u0_state_trans_model|t_count[12]~49 , u0_state_trans_model|t_count[12]~49, traffic_led, 1
instance = comp, \u0_state_trans_model|t_count[12] , u0_state_trans_model|t_count[12], traffic_led, 1
instance = comp, \u0_state_trans_model|t_count[13]~51 , u0_state_trans_model|t_count[13]~51, traffic_led, 1
instance = comp, \u0_state_trans_model|t_count[13] , u0_state_trans_model|t_count[13], traffic_led, 1
instance = comp, \u0_state_trans_model|t_count[14]~53 , u0_state_trans_model|t_count[14]~53, traffic_led, 1
instance = comp, \u0_state_trans_model|t_count[14] , u0_state_trans_model|t_count[14], traffic_led, 1
instance = comp, \u0_state_trans_model|t_count[15]~55 , u0_state_trans_model|t_count[15]~55, traffic_led, 1
instance = comp, \u0_state_trans_model|t_count[15] , u0_state_trans_model|t_count[15], traffic_led, 1
instance = comp, \u0_state_trans_model|t_count[16]~57 , u0_state_trans_model|t_count[16]~57, traffic_led, 1
instance = comp, \u0_state_trans_model|t_count[16] , u0_state_trans_model|t_count[16], traffic_led, 1
instance = comp, \u0_state_trans_model|t_count[17]~59 , u0_state_trans_model|t_count[17]~59, traffic_led, 1
instance = comp, \u0_state_trans_model|t_count[17] , u0_state_trans_model|t_count[17], traffic_led, 1
instance = comp, \u0_state_trans_model|t_count[18]~61 , u0_state_trans_model|t_count[18]~61, traffic_led, 1
instance = comp, \u0_state_trans_model|t_count[18] , u0_state_trans_model|t_count[18], traffic_led, 1
instance = comp, \u0_state_trans_model|t_count[19]~63 , u0_state_trans_model|t_count[19]~63, traffic_led, 1
instance = comp, \u0_state_trans_model|t_count[19] , u0_state_trans_model|t_count[19], traffic_led, 1
instance = comp, \u0_state_trans_model|t_count[20]~65 , u0_state_trans_model|t_count[20]~65, traffic_led, 1
instance = comp, \u0_state_trans_model|t_count[20] , u0_state_trans_model|t_count[20], traffic_led, 1
instance = comp, \u0_state_trans_model|t_count[21]~67 , u0_state_trans_model|t_count[21]~67, traffic_led, 1
instance = comp, \u0_state_trans_model|t_count[21] , u0_state_trans_model|t_count[21], traffic_led, 1
instance = comp, \u0_state_trans_model|t_count[22]~69 , u0_state_trans_model|t_count[22]~69, traffic_led, 1
instance = comp, \u0_state_trans_model|t_count[22] , u0_state_trans_model|t_count[22], traffic_led, 1
instance = comp, \u0_state_trans_model|t_count[23]~71 , u0_state_trans_model|t_count[23]~71, traffic_led, 1
instance = comp, \u0_state_trans_model|t_count[23] , u0_state_trans_model|t_count[23], traffic_led, 1
instance = comp, \u0_state_trans_model|t_count[24]~73 , u0_state_trans_model|t_count[24]~73, traffic_led, 1
instance = comp, \u0_state_trans_model|t_count[24] , u0_state_trans_model|t_count[24], traffic_led, 1
instance = comp, \u0_state_trans_model|LessThan0~6 , u0_state_trans_model|LessThan0~6, traffic_led, 1
instance = comp, \u0_state_trans_model|LessThan0~7 , u0_state_trans_model|LessThan0~7, traffic_led, 1
instance = comp, \u0_state_trans_model|LessThan0~0 , u0_state_trans_model|LessThan0~0, traffic_led, 1
instance = comp, \u0_state_trans_model|LessThan0~3 , u0_state_trans_model|LessThan0~3, traffic_led, 1
instance = comp, \u0_state_trans_model|LessThan0~1 , u0_state_trans_model|LessThan0~1, traffic_led, 1
instance = comp, \u0_state_trans_model|LessThan0~2 , u0_state_trans_model|LessThan0~2, traffic_led, 1
instance = comp, \u0_state_trans_model|LessThan0~4 , u0_state_trans_model|LessThan0~4, traffic_led, 1
instance = comp, \u0_state_trans_model|LessThan0~5 , u0_state_trans_model|LessThan0~5, traffic_led, 1
instance = comp, \u0_state_trans_model|LessThan0~8 , u0_state_trans_model|LessThan0~8, traffic_led, 1
instance = comp, \u0_state_trans_model|clk_t~0 , u0_state_trans_model|clk_t~0, traffic_led, 1
instance = comp, \u0_state_trans_model|clk_t~feeder , u0_state_trans_model|clk_t~feeder, traffic_led, 1
instance = comp, \u0_state_trans_model|clk_t , u0_state_trans_model|clk_t, traffic_led, 1
instance = comp, \u0_state_trans_model|clk_t~clkctrl , u0_state_trans_model|clk_t~clkctrl, traffic_led, 1
instance = comp, \u0_state_trans_model|e_time~2 , u0_state_trans_model|e_time~2, traffic_led, 1
instance = comp, \u0_state_trans_model|time_cnt[0] , u0_state_trans_model|time_cnt[0], traffic_led, 1
instance = comp, \u0_state_trans_model|Mux2~0 , u0_state_trans_model|Mux2~0, traffic_led, 1
instance = comp, \u0_state_trans_model|state[0] , u0_state_trans_model|state[0], traffic_led, 1
instance = comp, \u0_state_trans_model|Add26~3 , u0_state_trans_model|Add26~3, traffic_led, 1
instance = comp, \u0_state_trans_model|Mux16~6 , u0_state_trans_model|Mux16~6, traffic_led, 1
instance = comp, \u0_state_trans_model|time_cnt[1] , u0_state_trans_model|time_cnt[1], traffic_led, 1
instance = comp, \u0_state_trans_model|Add26~2 , u0_state_trans_model|Add26~2, traffic_led, 1
instance = comp, \u0_state_trans_model|n_time~12 , u0_state_trans_model|n_time~12, traffic_led, 1
instance = comp, \u0_state_trans_model|time_cnt[2] , u0_state_trans_model|time_cnt[2], traffic_led, 1
instance = comp, \u0_state_trans_model|Add26~0 , u0_state_trans_model|Add26~0, traffic_led, 1
instance = comp, \u0_state_trans_model|Mux22~2 , u0_state_trans_model|Mux22~2, traffic_led, 1
instance = comp, \u0_state_trans_model|Mux13~1 , u0_state_trans_model|Mux13~1, traffic_led, 1
instance = comp, \u0_state_trans_model|time_cnt[4] , u0_state_trans_model|time_cnt[4], traffic_led, 1
instance = comp, \u0_state_trans_model|Mux12~2 , u0_state_trans_model|Mux12~2, traffic_led, 1
instance = comp, \u0_state_trans_model|time_cnt[5] , u0_state_trans_model|time_cnt[5], traffic_led, 1
instance = comp, \u0_state_trans_model|LessThan1~0 , u0_state_trans_model|LessThan1~0, traffic_led, 1
instance = comp, \u0_state_trans_model|Add26~1 , u0_state_trans_model|Add26~1, traffic_led, 1
instance = comp, \u0_state_trans_model|n_time~11 , u0_state_trans_model|n_time~11, traffic_led, 1
instance = comp, \u0_state_trans_model|time_cnt[3] , u0_state_trans_model|time_cnt[3], traffic_led, 1
instance = comp, \u0_state_trans_model|LessThan1~1 , u0_state_trans_model|LessThan1~1, traffic_led, 1
instance = comp, \u0_state_trans_model|Mux1~0 , u0_state_trans_model|Mux1~0, traffic_led, 1
instance = comp, \u0_state_trans_model|state[1] , u0_state_trans_model|state[1], traffic_led, 1
instance = comp, \u0_state_trans_model|state[2]~0 , u0_state_trans_model|state[2]~0, traffic_led, 1
instance = comp, \u0_state_trans_model|state[2] , u0_state_trans_model|state[2], traffic_led, 1
instance = comp, \u0_state_trans_model|e_time[8]~0 , u0_state_trans_model|e_time[8]~0, traffic_led, 1
instance = comp, \u0_state_trans_model|Mux18~0 , u0_state_trans_model|Mux18~0, traffic_led, 1
instance = comp, \u0_state_trans_model|Add16~0 , u0_state_trans_model|Add16~0, traffic_led, 1
instance = comp, \u0_state_trans_model|Add16~2 , u0_state_trans_model|Add16~2, traffic_led, 1
instance = comp, \u0_state_trans_model|Add16~4 , u0_state_trans_model|Add16~4, traffic_led, 1
instance = comp, \u0_state_trans_model|Add16~6 , u0_state_trans_model|Add16~6, traffic_led, 1
instance = comp, \u0_state_trans_model|Add16~8 , u0_state_trans_model|Add16~8, traffic_led, 1
instance = comp, \u0_state_trans_model|Add16~10 , u0_state_trans_model|Add16~10, traffic_led, 1
instance = comp, \u0_state_trans_model|Add17~0 , u0_state_trans_model|Add17~0, traffic_led, 1
instance = comp, \u0_state_trans_model|Add17~2 , u0_state_trans_model|Add17~2, traffic_led, 1
instance = comp, \u0_state_trans_model|Add17~4 , u0_state_trans_model|Add17~4, traffic_led, 1
instance = comp, \u0_state_trans_model|Add17~6 , u0_state_trans_model|Add17~6, traffic_led, 1
instance = comp, \u0_state_trans_model|Add17~8 , u0_state_trans_model|Add17~8, traffic_led, 1
instance = comp, \u0_state_trans_model|Add17~10 , u0_state_trans_model|Add17~10, traffic_led, 1
instance = comp, \u0_state_trans_model|Add17~12 , u0_state_trans_model|Add17~12, traffic_led, 1
instance = comp, \u0_state_trans_model|Add17~14 , u0_state_trans_model|Add17~14, traffic_led, 1
instance = comp, \u0_state_trans_model|Mux18~1 , u0_state_trans_model|Mux18~1, traffic_led, 1
instance = comp, \u0_state_trans_model|Mux18~2 , u0_state_trans_model|Mux18~2, traffic_led, 1
instance = comp, \u0_state_trans_model|e_time[8] , u0_state_trans_model|e_time[8], traffic_led, 1
instance = comp, \u2_led_module|led~23 , u2_led_module|led~23, traffic_led, 1
instance = comp, \u0_state_trans_model|Add19~0 , u0_state_trans_model|Add19~0, traffic_led, 1
instance = comp, \u0_state_trans_model|Add19~1 , u0_state_trans_model|Add19~1, traffic_led, 1
instance = comp, \u0_state_trans_model|Add3~0 , u0_state_trans_model|Add3~0, traffic_led, 1
instance = comp, \u0_state_trans_model|Add3~2 , u0_state_trans_model|Add3~2, traffic_led, 1
instance = comp, \u0_state_trans_model|Add3~4 , u0_state_trans_model|Add3~4, traffic_led, 1
instance = comp, \u0_state_trans_model|Add3~6 , u0_state_trans_model|Add3~6, traffic_led, 1
instance = comp, \u0_state_trans_model|Mux19~0 , u0_state_trans_model|Mux19~0, traffic_led, 1
instance = comp, \u0_state_trans_model|e_time[7] , u0_state_trans_model|e_time[7], traffic_led, 1
instance = comp, \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~0 , u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~0, traffic_led, 1
instance = comp, \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~2 , u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~2, traffic_led, 1
instance = comp, \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~4 , u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~4, traffic_led, 1
instance = comp, \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6 , u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6, traffic_led, 1
instance = comp, \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[18]~57 , u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[18]~57, traffic_led, 1
instance = comp, \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[17]~56 , u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[17]~56, traffic_led, 1
instance = comp, \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[17]~58 , u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[17]~58, traffic_led, 1
instance = comp, \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[16]~60 , u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[16]~60, traffic_led, 1
instance = comp, \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[16]~59 , u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[16]~59, traffic_led, 1
instance = comp, \u0_state_trans_model|Add25~0 , u0_state_trans_model|Add25~0, traffic_led, 1
instance = comp, \u0_state_trans_model|Add25~2 , u0_state_trans_model|Add25~2, traffic_led, 1
instance = comp, \u0_state_trans_model|Add25~4 , u0_state_trans_model|Add25~4, traffic_led, 1
instance = comp, \u0_state_trans_model|Add25~6 , u0_state_trans_model|Add25~6, traffic_led, 1
instance = comp, \u0_state_trans_model|Add25~8 , u0_state_trans_model|Add25~8, traffic_led, 1
instance = comp, \u0_state_trans_model|Add25~10 , u0_state_trans_model|Add25~10, traffic_led, 1
instance = comp, \u0_state_trans_model|Mux9~4 , u0_state_trans_model|Mux9~4, traffic_led, 1
instance = comp, \u0_state_trans_model|Add19~2 , u0_state_trans_model|Add19~2, traffic_led, 1
instance = comp, \u0_state_trans_model|Mux9~5 , u0_state_trans_model|Mux9~5, traffic_led, 1
instance = comp, \u0_state_trans_model|Mux20~0 , u0_state_trans_model|Mux20~0, traffic_led, 1
instance = comp, \u0_state_trans_model|Mux9~9 , u0_state_trans_model|Mux9~9, traffic_led, 1
instance = comp, \u0_state_trans_model|Mux20~1 , u0_state_trans_model|Mux20~1, traffic_led, 1
instance = comp, \u0_state_trans_model|e_time[6] , u0_state_trans_model|e_time[6], traffic_led, 1
instance = comp, \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[15]~62 , u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[15]~62, traffic_led, 1
instance = comp, \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[15]~61 , u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[15]~61, traffic_led, 1
instance = comp, \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~0 , u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~0, traffic_led, 1
instance = comp, \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~2 , u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~2, traffic_led, 1
instance = comp, \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~4 , u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~4, traffic_led, 1
instance = comp, \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~7 , u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~7, traffic_led, 1
instance = comp, \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8 , u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8, traffic_led, 1
instance = comp, \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[22]~98 , u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[22]~98, traffic_led, 1
instance = comp, \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[23]~97 , u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[23]~97, traffic_led, 1
instance = comp, \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[23]~63 , u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[23]~63, traffic_led, 1
instance = comp, \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[22]~64 , u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[22]~64, traffic_led, 1
instance = comp, \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[21]~65 , u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[21]~65, traffic_led, 1
instance = comp, \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[21]~66 , u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[21]~66, traffic_led, 1
instance = comp, \u0_state_trans_model|Mux21~0 , u0_state_trans_model|Mux21~0, traffic_led, 1
instance = comp, \u0_state_trans_model|Mux12~0 , u0_state_trans_model|Mux12~0, traffic_led, 1
instance = comp, \u0_state_trans_model|Mux12~1 , u0_state_trans_model|Mux12~1, traffic_led, 1
instance = comp, \u0_state_trans_model|e_time[4]~1 , u0_state_trans_model|e_time[4]~1, traffic_led, 1
instance = comp, \u2_led_module|Decoder0~0 , u2_led_module|Decoder0~0, traffic_led, 1
instance = comp, \u0_state_trans_model|Mux21~1 , u0_state_trans_model|Mux21~1, traffic_led, 1
instance = comp, \u0_state_trans_model|n_time~15 , u0_state_trans_model|n_time~15, traffic_led, 1
instance = comp, \u0_state_trans_model|Mux21~2 , u0_state_trans_model|Mux21~2, traffic_led, 1
instance = comp, \u0_state_trans_model|Mux21~3 , u0_state_trans_model|Mux21~3, traffic_led, 1
instance = comp, \u0_state_trans_model|e_time[5] , u0_state_trans_model|e_time[5], traffic_led, 1
instance = comp, \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[20]~68 , u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[20]~68, traffic_led, 1
instance = comp, \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[20]~67 , u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[20]~67, traffic_led, 1
instance = comp, \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~0 , u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~0, traffic_led, 1
instance = comp, \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~2 , u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~2, traffic_led, 1
instance = comp, \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~4 , u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~4, traffic_led, 1
instance = comp, \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~7 , u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~7, traffic_led, 1
instance = comp, \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8 , u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8, traffic_led, 1
instance = comp, \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[28]~93 , u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[28]~93, traffic_led, 1
instance = comp, \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[28]~69 , u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[28]~69, traffic_led, 1
instance = comp, \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[27]~70 , u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[27]~70, traffic_led, 1
instance = comp, \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[27]~99 , u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[27]~99, traffic_led, 1
instance = comp, \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[26]~72 , u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[26]~72, traffic_led, 1
instance = comp, \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[26]~71 , u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[26]~71, traffic_led, 1
instance = comp, \u0_state_trans_model|Add19~3 , u0_state_trans_model|Add19~3, traffic_led, 1
instance = comp, \u0_state_trans_model|Mux22~3 , u0_state_trans_model|Mux22~3, traffic_led, 1
instance = comp, \u0_state_trans_model|n_time~10 , u0_state_trans_model|n_time~10, traffic_led, 1
instance = comp, \u0_state_trans_model|Mux13~0 , u0_state_trans_model|Mux13~0, traffic_led, 1
instance = comp, \u0_state_trans_model|Mux22~4 , u0_state_trans_model|Mux22~4, traffic_led, 1
instance = comp, \u0_state_trans_model|n_time~16 , u0_state_trans_model|n_time~16, traffic_led, 1
instance = comp, \u0_state_trans_model|Mux22~5 , u0_state_trans_model|Mux22~5, traffic_led, 1
instance = comp, \u0_state_trans_model|Mux22~6 , u0_state_trans_model|Mux22~6, traffic_led, 1
instance = comp, \u0_state_trans_model|e_time[4] , u0_state_trans_model|e_time[4], traffic_led, 1
instance = comp, \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[25]~74 , u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[25]~74, traffic_led, 1
instance = comp, \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[25]~73 , u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[25]~73, traffic_led, 1
instance = comp, \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~0 , u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~0, traffic_led, 1
instance = comp, \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~2 , u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~2, traffic_led, 1
instance = comp, \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~4 , u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~4, traffic_led, 1
instance = comp, \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~7 , u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~7, traffic_led, 1
instance = comp, \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8 , u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8, traffic_led, 1
instance = comp, \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[33]~75 , u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[33]~75, traffic_led, 1
instance = comp, \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[33]~94 , u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[33]~94, traffic_led, 1
instance = comp, \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[32]~100 , u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[32]~100, traffic_led, 1
instance = comp, \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[32]~76 , u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[32]~76, traffic_led, 1
instance = comp, \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[31]~78 , u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[31]~78, traffic_led, 1
instance = comp, \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[31]~77 , u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[31]~77, traffic_led, 1
instance = comp, \u0_state_trans_model|Mux14~4 , u0_state_trans_model|Mux14~4, traffic_led, 1
instance = comp, \u0_state_trans_model|Add19~4 , u0_state_trans_model|Add19~4, traffic_led, 1
instance = comp, \u0_state_trans_model|Mux14~3 , u0_state_trans_model|Mux14~3, traffic_led, 1
instance = comp, \u0_state_trans_model|Mux14~2 , u0_state_trans_model|Mux14~2, traffic_led, 1
instance = comp, \u0_state_trans_model|Mux23~0 , u0_state_trans_model|Mux23~0, traffic_led, 1
instance = comp, \u0_state_trans_model|Mux23~1 , u0_state_trans_model|Mux23~1, traffic_led, 1
instance = comp, \u0_state_trans_model|e_time[3] , u0_state_trans_model|e_time[3], traffic_led, 1
instance = comp, \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[30]~80 , u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[30]~80, traffic_led, 1
instance = comp, \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[30]~79 , u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[30]~79, traffic_led, 1
instance = comp, \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~0 , u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~0, traffic_led, 1
instance = comp, \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~2 , u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~2, traffic_led, 1
instance = comp, \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~4 , u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~4, traffic_led, 1
instance = comp, \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~7 , u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~7, traffic_led, 1
instance = comp, \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8 , u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8, traffic_led, 1
instance = comp, \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[38]~95 , u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[38]~95, traffic_led, 1
instance = comp, \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[38]~81 , u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[38]~81, traffic_led, 1
instance = comp, \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[37]~82 , u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[37]~82, traffic_led, 1
instance = comp, \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[37]~101 , u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[37]~101, traffic_led, 1
instance = comp, \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[36]~84 , u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[36]~84, traffic_led, 1
instance = comp, \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[36]~83 , u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[36]~83, traffic_led, 1
instance = comp, \u0_state_trans_model|Mux15~2 , u0_state_trans_model|Mux15~2, traffic_led, 1
instance = comp, \u0_state_trans_model|Mux15~0 , u0_state_trans_model|Mux15~0, traffic_led, 1
instance = comp, \u0_state_trans_model|Mux15~1 , u0_state_trans_model|Mux15~1, traffic_led, 1
instance = comp, \u0_state_trans_model|Mux24~0 , u0_state_trans_model|Mux24~0, traffic_led, 1
instance = comp, \u0_state_trans_model|Mux24~1 , u0_state_trans_model|Mux24~1, traffic_led, 1
instance = comp, \u0_state_trans_model|e_time[2] , u0_state_trans_model|e_time[2], traffic_led, 1
instance = comp, \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[35]~85 , u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[35]~85, traffic_led, 1
instance = comp, \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[35]~86 , u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[35]~86, traffic_led, 1
instance = comp, \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~0 , u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~0, traffic_led, 1
instance = comp, \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~2 , u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~2, traffic_led, 1
instance = comp, \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~4 , u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~4, traffic_led, 1
instance = comp, \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~7 , u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~7, traffic_led, 1
instance = comp, \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8 , u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8, traffic_led, 1
instance = comp, \u0_state_trans_model|Mux16~0 , u0_state_trans_model|Mux16~0, traffic_led, 1
instance = comp, \u0_state_trans_model|Mux16~1 , u0_state_trans_model|Mux16~1, traffic_led, 1
instance = comp, \u0_state_trans_model|Mux25~0 , u0_state_trans_model|Mux25~0, traffic_led, 1
instance = comp, \u0_state_trans_model|Mux25~1 , u0_state_trans_model|Mux25~1, traffic_led, 1
instance = comp, \u0_state_trans_model|Mux25~2 , u0_state_trans_model|Mux25~2, traffic_led, 1
instance = comp, \u0_state_trans_model|e_time[1] , u0_state_trans_model|e_time[1], traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~0 , u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~0, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~2 , u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~2, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~4 , u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~4, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6 , u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[16]~60 , u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[16]~60, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[16]~59 , u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[16]~59, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[15]~61 , u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[15]~61, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[15]~62 , u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[15]~62, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~0 , u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~0, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~2 , u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~2, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[18]~57 , u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[18]~57, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[17]~56 , u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[17]~56, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[17]~58 , u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[17]~58, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~4 , u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~4, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~7 , u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~7, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8 , u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[22]~101 , u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[22]~101, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[23]~100 , u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[23]~100, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[23]~63 , u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[23]~63, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[22]~64 , u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[22]~64, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[21]~66 , u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[21]~66, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[21]~65 , u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[21]~65, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[20]~68 , u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[20]~68, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[20]~67 , u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[20]~67, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~0 , u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~0, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~2 , u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~2, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~4 , u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~4, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~7 , u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~7, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8 , u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[28]~96 , u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[28]~96, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[28]~69 , u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[28]~69, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[27]~102 , u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[27]~102, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[27]~70 , u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[27]~70, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[26]~71 , u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[26]~71, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[26]~72 , u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[26]~72, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[25]~73 , u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[25]~73, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[25]~74 , u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[25]~74, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0 , u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2 , u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4 , u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7 , u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8 , u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[32]~103 , u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[32]~103, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[33]~75 , u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[33]~75, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[33]~97 , u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[33]~97, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[32]~76 , u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[32]~76, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[31]~77 , u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[31]~77, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[31]~78 , u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[31]~78, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[30]~80 , u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[30]~80, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[30]~79 , u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[30]~79, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0 , u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2 , u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4 , u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7 , u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8 , u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[38]~98 , u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[38]~98, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[38]~81 , u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[38]~81, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[37]~82 , u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[37]~82, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[37]~104 , u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[37]~104, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[36]~84 , u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[36]~84, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[36]~83 , u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[36]~83, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[35]~86 , u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[35]~86, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[35]~85 , u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[35]~85, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~0 , u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~0, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~2 , u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~2, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~4 , u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~4, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~7 , u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~7, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8 , u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[40]~88 , u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[40]~88, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[40]~87 , u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[40]~87, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~0 , u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~0, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[43]~89 , u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[43]~89, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[43]~99 , u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[43]~99, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[42]~90 , u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[42]~90, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[42]~105 , u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[42]~105, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[41]~92 , u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[41]~92, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[41]~91 , u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[41]~91, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~2 , u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~2, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~4 , u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~4, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~7 , u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~7, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~8 , u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~8, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[46]~93 , u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[46]~93, traffic_led, 1
instance = comp, \u1_bit_seg_module|num[1]~1 , u1_bit_seg_module|num[1]~1, traffic_led, 1
instance = comp, \u0_state_trans_model|Add22~0 , u0_state_trans_model|Add22~0, traffic_led, 1
instance = comp, \u0_state_trans_model|Add22~1 , u0_state_trans_model|Add22~1, traffic_led, 1
instance = comp, \u0_state_trans_model|Add23~0 , u0_state_trans_model|Add23~0, traffic_led, 1
instance = comp, \u0_state_trans_model|Add23~2 , u0_state_trans_model|Add23~2, traffic_led, 1
instance = comp, \u0_state_trans_model|Add23~4 , u0_state_trans_model|Add23~4, traffic_led, 1
instance = comp, \u0_state_trans_model|Add23~6 , u0_state_trans_model|Add23~6, traffic_led, 1
instance = comp, \u0_state_trans_model|Add23~8 , u0_state_trans_model|Add23~8, traffic_led, 1
instance = comp, \u0_state_trans_model|Add23~10 , u0_state_trans_model|Add23~10, traffic_led, 1
instance = comp, \u0_state_trans_model|Add23~12 , u0_state_trans_model|Add23~12, traffic_led, 1
instance = comp, \u0_state_trans_model|Add23~14 , u0_state_trans_model|Add23~14, traffic_led, 1
instance = comp, \u0_state_trans_model|Mux9~6 , u0_state_trans_model|Mux9~6, traffic_led, 1
instance = comp, \u0_state_trans_model|Mux9~10 , u0_state_trans_model|Mux9~10, traffic_led, 1
instance = comp, \u0_state_trans_model|n_time[7] , u0_state_trans_model|n_time[7], traffic_led, 1
instance = comp, \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~0 , u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~0, traffic_led, 1
instance = comp, \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~2 , u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~2, traffic_led, 1
instance = comp, \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~4 , u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~4, traffic_led, 1
instance = comp, \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6 , u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6, traffic_led, 1
instance = comp, \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[16]~56 , u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[16]~56, traffic_led, 1
instance = comp, \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[16]~59 , u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[16]~59, traffic_led, 1
instance = comp, \u0_state_trans_model|Mux9~8 , u0_state_trans_model|Mux9~8, traffic_led, 1
instance = comp, \u0_state_trans_model|Mux11~0 , u0_state_trans_model|Mux11~0, traffic_led, 1
instance = comp, \u0_state_trans_model|Mux9~7 , u0_state_trans_model|Mux9~7, traffic_led, 1
instance = comp, \u0_state_trans_model|Mux11~1 , u0_state_trans_model|Mux11~1, traffic_led, 1
instance = comp, \u0_state_trans_model|n_time[6] , u0_state_trans_model|n_time[6], traffic_led, 1
instance = comp, \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[15]~61 , u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[15]~61, traffic_led, 1
instance = comp, \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[15]~60 , u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[15]~60, traffic_led, 1
instance = comp, \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~0 , u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~0, traffic_led, 1
instance = comp, \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~2 , u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~2, traffic_led, 1
instance = comp, \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[18]~57 , u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[18]~57, traffic_led, 1
instance = comp, \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[17]~58 , u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[17]~58, traffic_led, 1
instance = comp, \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~4 , u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~4, traffic_led, 1
instance = comp, \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_4_result_int[4]~7 , u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_4_result_int[4]~7, traffic_led, 1
instance = comp, \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8 , u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8, traffic_led, 1
instance = comp, \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[23]~96 , u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[23]~96, traffic_led, 1
instance = comp, \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[23]~62 , u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[23]~62, traffic_led, 1
instance = comp, \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[22]~63 , u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[22]~63, traffic_led, 1
instance = comp, \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[22]~97 , u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[22]~97, traffic_led, 1
instance = comp, \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[21]~64 , u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[21]~64, traffic_led, 1
instance = comp, \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[21]~65 , u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[21]~65, traffic_led, 1
instance = comp, \u0_state_trans_model|n_time[4]~9 , u0_state_trans_model|n_time[4]~9, traffic_led, 1
instance = comp, \u0_state_trans_model|n_time[4]~14 , u0_state_trans_model|n_time[4]~14, traffic_led, 1
instance = comp, \u0_state_trans_model|s_time[5]~1 , u0_state_trans_model|s_time[5]~1, traffic_led, 1
instance = comp, \u0_state_trans_model|Mux12~4 , u0_state_trans_model|Mux12~4, traffic_led, 1
instance = comp, \u0_state_trans_model|Mux12~3 , u0_state_trans_model|Mux12~3, traffic_led, 1
instance = comp, \u0_state_trans_model|Mux12~5 , u0_state_trans_model|Mux12~5, traffic_led, 1
instance = comp, \u0_state_trans_model|Mux30~0 , u0_state_trans_model|Mux30~0, traffic_led, 1
instance = comp, \u0_state_trans_model|Mux30~1 , u0_state_trans_model|Mux30~1, traffic_led, 1
instance = comp, \u0_state_trans_model|s_time[5] , u0_state_trans_model|s_time[5], traffic_led, 1
instance = comp, \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[20]~67 , u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[20]~67, traffic_led, 1
instance = comp, \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[20]~66 , u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[20]~66, traffic_led, 1
instance = comp, \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~0 , u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~0, traffic_led, 1
instance = comp, \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~2 , u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~2, traffic_led, 1
instance = comp, \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~4 , u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~4, traffic_led, 1
instance = comp, \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_5_result_int[4]~7 , u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_5_result_int[4]~7, traffic_led, 1
instance = comp, \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8 , u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8, traffic_led, 1
instance = comp, \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[28]~92 , u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[28]~92, traffic_led, 1
instance = comp, \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[28]~68 , u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[28]~68, traffic_led, 1
instance = comp, \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[27]~69 , u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[27]~69, traffic_led, 1
instance = comp, \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[27]~98 , u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[27]~98, traffic_led, 1
instance = comp, \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[26]~71 , u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[26]~71, traffic_led, 1
instance = comp, \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[26]~70 , u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[26]~70, traffic_led, 1
instance = comp, \u0_state_trans_model|Mux13~2 , u0_state_trans_model|Mux13~2, traffic_led, 1
instance = comp, \u0_state_trans_model|Mux13~3 , u0_state_trans_model|Mux13~3, traffic_led, 1
instance = comp, \u0_state_trans_model|Mux31~0 , u0_state_trans_model|Mux31~0, traffic_led, 1
instance = comp, \u0_state_trans_model|Mux31~1 , u0_state_trans_model|Mux31~1, traffic_led, 1
instance = comp, \u0_state_trans_model|s_time[4] , u0_state_trans_model|s_time[4], traffic_led, 1
instance = comp, \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[25]~72 , u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[25]~72, traffic_led, 1
instance = comp, \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[25]~73 , u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[25]~73, traffic_led, 1
instance = comp, \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~0 , u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~0, traffic_led, 1
instance = comp, \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~2 , u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~2, traffic_led, 1
instance = comp, \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~4 , u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~4, traffic_led, 1
instance = comp, \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~7 , u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~7, traffic_led, 1
instance = comp, \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8 , u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8, traffic_led, 1
instance = comp, \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[32]~99 , u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[32]~99, traffic_led, 1
instance = comp, \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[33]~74 , u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[33]~74, traffic_led, 1
instance = comp, \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[33]~93 , u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[33]~93, traffic_led, 1
instance = comp, \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[32]~75 , u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[32]~75, traffic_led, 1
instance = comp, \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[31]~76 , u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[31]~76, traffic_led, 1
instance = comp, \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[31]~77 , u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[31]~77, traffic_led, 1
instance = comp, \u0_state_trans_model|Mux14~5 , u0_state_trans_model|Mux14~5, traffic_led, 1
instance = comp, \u0_state_trans_model|Mux14~9 , u0_state_trans_model|Mux14~9, traffic_led, 1
instance = comp, \u0_state_trans_model|Mux32~0 , u0_state_trans_model|Mux32~0, traffic_led, 1
instance = comp, \u0_state_trans_model|Mux32~1 , u0_state_trans_model|Mux32~1, traffic_led, 1
instance = comp, \u0_state_trans_model|s_time[3] , u0_state_trans_model|s_time[3], traffic_led, 1
instance = comp, \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[30]~78 , u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[30]~78, traffic_led, 1
instance = comp, \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[30]~79 , u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[30]~79, traffic_led, 1
instance = comp, \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_7_result_int[1]~0 , u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_7_result_int[1]~0, traffic_led, 1
instance = comp, \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_7_result_int[2]~2 , u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_7_result_int[2]~2, traffic_led, 1
instance = comp, \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_7_result_int[3]~4 , u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_7_result_int[3]~4, traffic_led, 1
instance = comp, \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_7_result_int[4]~7 , u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_7_result_int[4]~7, traffic_led, 1
instance = comp, \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8 , u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8, traffic_led, 1
instance = comp, \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[38]~94 , u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[38]~94, traffic_led, 1
instance = comp, \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[38]~80 , u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[38]~80, traffic_led, 1
instance = comp, \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[37]~81 , u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[37]~81, traffic_led, 1
instance = comp, \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[37]~100 , u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[37]~100, traffic_led, 1
instance = comp, \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[36]~82 , u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[36]~82, traffic_led, 1
instance = comp, \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[36]~83 , u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[36]~83, traffic_led, 1
instance = comp, \u0_state_trans_model|n_time~17 , u0_state_trans_model|n_time~17, traffic_led, 1
instance = comp, \u0_state_trans_model|Mux15~3 , u0_state_trans_model|Mux15~3, traffic_led, 1
instance = comp, \u0_state_trans_model|Mux15~4 , u0_state_trans_model|Mux15~4, traffic_led, 1
instance = comp, \u0_state_trans_model|Mux33~0 , u0_state_trans_model|Mux33~0, traffic_led, 1
instance = comp, \u0_state_trans_model|Mux33~1 , u0_state_trans_model|Mux33~1, traffic_led, 1
instance = comp, \u0_state_trans_model|s_time[2] , u0_state_trans_model|s_time[2], traffic_led, 1
instance = comp, \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[35]~84 , u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[35]~84, traffic_led, 1
instance = comp, \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[35]~85 , u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[35]~85, traffic_led, 1
instance = comp, \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_8_result_int[1]~0 , u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_8_result_int[1]~0, traffic_led, 1
instance = comp, \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_8_result_int[2]~2 , u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_8_result_int[2]~2, traffic_led, 1
instance = comp, \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_8_result_int[3]~4 , u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_8_result_int[3]~4, traffic_led, 1
instance = comp, \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_8_result_int[4]~7 , u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_8_result_int[4]~7, traffic_led, 1
instance = comp, \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~8 , u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~8, traffic_led, 1
instance = comp, \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0 , u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0, traffic_led, 1
instance = comp, \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2 , u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2, traffic_led, 1
instance = comp, \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4 , u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4, traffic_led, 1
instance = comp, \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6 , u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6, traffic_led, 1
instance = comp, \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[16]~56 , u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[16]~56, traffic_led, 1
instance = comp, \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[18]~57 , u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[18]~57, traffic_led, 1
instance = comp, \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[17]~58 , u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[17]~58, traffic_led, 1
instance = comp, \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[16]~59 , u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[16]~59, traffic_led, 1
instance = comp, \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[15]~60 , u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[15]~60, traffic_led, 1
instance = comp, \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[15]~61 , u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[15]~61, traffic_led, 1
instance = comp, \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0 , u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0, traffic_led, 1
instance = comp, \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2 , u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2, traffic_led, 1
instance = comp, \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4 , u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4, traffic_led, 1
instance = comp, \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7 , u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7, traffic_led, 1
instance = comp, \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8 , u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8, traffic_led, 1
instance = comp, \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[23]~96 , u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[23]~96, traffic_led, 1
instance = comp, \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[23]~62 , u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[23]~62, traffic_led, 1
instance = comp, \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[22]~97 , u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[22]~97, traffic_led, 1
instance = comp, \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[22]~63 , u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[22]~63, traffic_led, 1
instance = comp, \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[21]~64 , u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[21]~64, traffic_led, 1
instance = comp, \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[21]~65 , u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[21]~65, traffic_led, 1
instance = comp, \u0_state_trans_model|Mux12~6 , u0_state_trans_model|Mux12~6, traffic_led, 1
instance = comp, \u0_state_trans_model|Mux12~7 , u0_state_trans_model|Mux12~7, traffic_led, 1
instance = comp, \u0_state_trans_model|n_time[5] , u0_state_trans_model|n_time[5], traffic_led, 1
instance = comp, \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[20]~66 , u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[20]~66, traffic_led, 1
instance = comp, \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[20]~67 , u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[20]~67, traffic_led, 1
instance = comp, \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0 , u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0, traffic_led, 1
instance = comp, \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2 , u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2, traffic_led, 1
instance = comp, \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4 , u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4, traffic_led, 1
instance = comp, \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7 , u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7, traffic_led, 1
instance = comp, \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8 , u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8, traffic_led, 1
instance = comp, \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[28]~68 , u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[28]~68, traffic_led, 1
instance = comp, \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[28]~92 , u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[28]~92, traffic_led, 1
instance = comp, \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[27]~98 , u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[27]~98, traffic_led, 1
instance = comp, \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[27]~69 , u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[27]~69, traffic_led, 1
instance = comp, \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[26]~71 , u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[26]~71, traffic_led, 1
instance = comp, \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[26]~70 , u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[26]~70, traffic_led, 1
instance = comp, \u0_state_trans_model|Mux13~4 , u0_state_trans_model|Mux13~4, traffic_led, 1
instance = comp, \u0_state_trans_model|Mux13~5 , u0_state_trans_model|Mux13~5, traffic_led, 1
instance = comp, \u0_state_trans_model|n_time[4] , u0_state_trans_model|n_time[4], traffic_led, 1
instance = comp, \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[25]~73 , u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[25]~73, traffic_led, 1
instance = comp, \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[25]~72 , u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[25]~72, traffic_led, 1
instance = comp, \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0 , u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0, traffic_led, 1
instance = comp, \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2 , u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2, traffic_led, 1
instance = comp, \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4 , u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4, traffic_led, 1
instance = comp, \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7 , u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7, traffic_led, 1
instance = comp, \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8 , u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8, traffic_led, 1
instance = comp, \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[33]~74 , u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[33]~74, traffic_led, 1
instance = comp, \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[33]~93 , u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[33]~93, traffic_led, 1
instance = comp, \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[32]~75 , u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[32]~75, traffic_led, 1
instance = comp, \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[32]~99 , u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[32]~99, traffic_led, 1
instance = comp, \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[31]~77 , u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[31]~77, traffic_led, 1
instance = comp, \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[31]~76 , u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[31]~76, traffic_led, 1
instance = comp, \u0_state_trans_model|Mux14~6 , u0_state_trans_model|Mux14~6, traffic_led, 1
instance = comp, \u0_state_trans_model|Mux14~7 , u0_state_trans_model|Mux14~7, traffic_led, 1
instance = comp, \u0_state_trans_model|Mux14~8 , u0_state_trans_model|Mux14~8, traffic_led, 1
instance = comp, \u0_state_trans_model|n_time[3] , u0_state_trans_model|n_time[3], traffic_led, 1
instance = comp, \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[30]~79 , u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[30]~79, traffic_led, 1
instance = comp, \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[30]~78 , u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[30]~78, traffic_led, 1
instance = comp, \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~0 , u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~0, traffic_led, 1
instance = comp, \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~2 , u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~2, traffic_led, 1
instance = comp, \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~4 , u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~4, traffic_led, 1
instance = comp, \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7 , u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7, traffic_led, 1
instance = comp, \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8 , u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8, traffic_led, 1
instance = comp, \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[38]~94 , u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[38]~94, traffic_led, 1
instance = comp, \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[38]~80 , u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[38]~80, traffic_led, 1
instance = comp, \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[37]~100 , u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[37]~100, traffic_led, 1
instance = comp, \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[37]~81 , u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[37]~81, traffic_led, 1
instance = comp, \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[36]~83 , u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[36]~83, traffic_led, 1
instance = comp, \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[36]~82 , u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[36]~82, traffic_led, 1
instance = comp, \u0_state_trans_model|Mux15~5 , u0_state_trans_model|Mux15~5, traffic_led, 1
instance = comp, \u0_state_trans_model|Mux15~6 , u0_state_trans_model|Mux15~6, traffic_led, 1
instance = comp, \u0_state_trans_model|n_time[2] , u0_state_trans_model|n_time[2], traffic_led, 1
instance = comp, \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[35]~85 , u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[35]~85, traffic_led, 1
instance = comp, \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[35]~84 , u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[35]~84, traffic_led, 1
instance = comp, \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~0 , u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~0, traffic_led, 1
instance = comp, \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~2 , u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~2, traffic_led, 1
instance = comp, \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~4 , u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~4, traffic_led, 1
instance = comp, \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~7 , u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~7, traffic_led, 1
instance = comp, \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8 , u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mux2~2 , u1_bit_seg_module|Mux2~2, traffic_led, 1
instance = comp, \u0_state_trans_model|n_time~18 , u0_state_trans_model|n_time~18, traffic_led, 1
instance = comp, \u0_state_trans_model|Mux16~4 , u0_state_trans_model|Mux16~4, traffic_led, 1
instance = comp, \u0_state_trans_model|Mux16~2 , u0_state_trans_model|Mux16~2, traffic_led, 1
instance = comp, \u0_state_trans_model|Mux16~3 , u0_state_trans_model|Mux16~3, traffic_led, 1
instance = comp, \u0_state_trans_model|Mux16~5 , u0_state_trans_model|Mux16~5, traffic_led, 1
instance = comp, \u0_state_trans_model|n_time[1] , u0_state_trans_model|n_time[1], traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0 , u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2 , u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4 , u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6 , u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[18]~57 , u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[18]~57, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[16]~56 , u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[16]~56, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[17]~58 , u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[17]~58, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[16]~59 , u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[16]~59, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[15]~60 , u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[15]~60, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[15]~61 , u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[15]~61, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0 , u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2 , u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4 , u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7 , u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8 , u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[20]~66 , u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[20]~66, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[20]~67 , u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[20]~67, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0 , u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[23]~97 , u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[23]~97, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[23]~62 , u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[23]~62, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[22]~63 , u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[22]~63, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[22]~98 , u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[22]~98, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[21]~65 , u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[21]~65, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[21]~64 , u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[21]~64, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2 , u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4 , u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7 , u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8 , u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[28]~93 , u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[28]~93, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[28]~68 , u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[28]~68, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[27]~99 , u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[27]~99, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[27]~69 , u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[27]~69, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[26]~70 , u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[26]~70, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[26]~71 , u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[26]~71, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[25]~73 , u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[25]~73, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[25]~72 , u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[25]~72, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0 , u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2 , u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4 , u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7 , u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8 , u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[32]~100 , u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[32]~100, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[32]~75 , u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[32]~75, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[31]~76 , u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[31]~76, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[31]~77 , u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[31]~77, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[30]~78 , u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[30]~78, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[30]~79 , u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[30]~79, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0 , u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2 , u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4 , u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[33]~74 , u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[33]~74, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[33]~94 , u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[33]~94, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7 , u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8 , u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[38]~80 , u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[38]~80, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[38]~95 , u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[38]~95, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[37]~81 , u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[37]~81, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[37]~101 , u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[37]~101, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[36]~82 , u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[36]~82, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[36]~83 , u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[36]~83, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[35]~85 , u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[35]~85, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[35]~84 , u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[35]~84, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0 , u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2 , u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4 , u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~7 , u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~7, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8 , u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[40]~87 , u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[40]~87, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[40]~86 , u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[40]~86, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0 , u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[43]~96 , u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[43]~96, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[43]~88 , u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[43]~88, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[42]~102 , u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[42]~102, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[42]~89 , u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[42]~89, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[41]~91 , u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[41]~91, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[41]~90 , u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[41]~90, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2 , u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4 , u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~7 , u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~7, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8 , u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mux2~0 , u1_bit_seg_module|Mux2~0, traffic_led, 1
instance = comp, \u0_state_trans_model|Mux34~0 , u0_state_trans_model|Mux34~0, traffic_led, 1
instance = comp, \u0_state_trans_model|Mux34~1 , u0_state_trans_model|Mux34~1, traffic_led, 1
instance = comp, \u0_state_trans_model|s_time[1] , u0_state_trans_model|s_time[1], traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~0 , u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~0, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~2 , u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~2, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~4 , u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~4, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6 , u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[15]~60 , u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[15]~60, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[15]~61 , u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[15]~61, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~0 , u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~0, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[18]~57 , u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[18]~57, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[16]~56 , u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[16]~56, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[17]~58 , u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[17]~58, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[16]~59 , u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[16]~59, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~2 , u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~2, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~4 , u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~4, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~7 , u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~7, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8 , u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[23]~62 , u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[23]~62, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[23]~97 , u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[23]~97, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[22]~98 , u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[22]~98, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[22]~63 , u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[22]~63, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[21]~64 , u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[21]~64, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[21]~65 , u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[21]~65, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[20]~66 , u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[20]~66, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[20]~67 , u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[20]~67, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~0 , u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~0, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~2 , u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~2, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~4 , u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~4, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_5_result_int[4]~7 , u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_5_result_int[4]~7, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~8 , u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~8, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[27]~99 , u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[27]~99, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[27]~69 , u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[27]~69, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[26]~71 , u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[26]~71, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[26]~70 , u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[26]~70, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[25]~72 , u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[25]~72, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[25]~73 , u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[25]~73, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~0 , u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~0, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~2 , u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~2, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~4 , u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~4, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[28]~68 , u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[28]~68, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[28]~93 , u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[28]~93, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~7 , u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~7, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~8 , u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~8, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[33]~74 , u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[33]~74, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[33]~94 , u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[33]~94, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[32]~75 , u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[32]~75, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[32]~100 , u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[32]~100, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[31]~76 , u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[31]~76, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[31]~77 , u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[31]~77, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[30]~79 , u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[30]~79, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[30]~78 , u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[30]~78, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_7_result_int[1]~0 , u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_7_result_int[1]~0, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~2 , u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~2, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~4 , u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~4, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_7_result_int[4]~7 , u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_7_result_int[4]~7, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~8 , u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~8, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[38]~80 , u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[38]~80, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[38]~95 , u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[38]~95, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[37]~81 , u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[37]~81, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[37]~101 , u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[37]~101, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[36]~83 , u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[36]~83, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[36]~82 , u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[36]~82, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[35]~85 , u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[35]~85, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[35]~84 , u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[35]~84, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_8_result_int[1]~0 , u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_8_result_int[1]~0, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_8_result_int[2]~2 , u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_8_result_int[2]~2, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_8_result_int[3]~4 , u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_8_result_int[3]~4, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_8_result_int[4]~7 , u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_8_result_int[4]~7, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_8_result_int[5]~8 , u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_8_result_int[5]~8, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[40]~87 , u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[40]~87, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[40]~86 , u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[40]~86, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_9_result_int[1]~0 , u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_9_result_int[1]~0, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[43]~96 , u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[43]~96, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[43]~88 , u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[43]~88, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[42]~102 , u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[42]~102, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[42]~89 , u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[42]~89, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[41]~91 , u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[41]~91, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[41]~90 , u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[41]~90, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~2 , u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~2, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~4 , u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~4, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~7 , u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~7, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~8 , u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~8, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mux2~1 , u1_bit_seg_module|Mux2~1, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mux2~3 , u1_bit_seg_module|Mux2~3, traffic_led, 1
instance = comp, \u1_bit_seg_module|num[1] , u1_bit_seg_module|num[1], traffic_led, 1
instance = comp, \u0_state_trans_model|Mux17~4 , u0_state_trans_model|Mux17~4, traffic_led, 1
instance = comp, \u0_state_trans_model|Mux17~3 , u0_state_trans_model|Mux17~3, traffic_led, 1
instance = comp, \u0_state_trans_model|n_time~13 , u0_state_trans_model|n_time~13, traffic_led, 1
instance = comp, \u0_state_trans_model|Mux26~0 , u0_state_trans_model|Mux26~0, traffic_led, 1
instance = comp, \u0_state_trans_model|Mux17~2 , u0_state_trans_model|Mux17~2, traffic_led, 1
instance = comp, \u0_state_trans_model|Mux26~1 , u0_state_trans_model|Mux26~1, traffic_led, 1
instance = comp, \u0_state_trans_model|e_time[0] , u0_state_trans_model|e_time[0], traffic_led, 1
instance = comp, \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[43]~96 , u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[43]~96, traffic_led, 1
instance = comp, \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[43]~87 , u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[43]~87, traffic_led, 1
instance = comp, \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[42]~88 , u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[42]~88, traffic_led, 1
instance = comp, \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[42]~102 , u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[42]~102, traffic_led, 1
instance = comp, \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[41]~90 , u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[41]~90, traffic_led, 1
instance = comp, \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[41]~89 , u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[41]~89, traffic_led, 1
instance = comp, \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[40]~91 , u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[40]~91, traffic_led, 1
instance = comp, \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[40]~92 , u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[40]~92, traffic_led, 1
instance = comp, \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~1 , u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~1, traffic_led, 1
instance = comp, \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~3 , u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~3, traffic_led, 1
instance = comp, \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~5 , u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~5, traffic_led, 1
instance = comp, \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~7 , u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~7, traffic_led, 1
instance = comp, \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8 , u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8, traffic_led, 1
instance = comp, \u1_bit_seg_module|num[0]~0 , u1_bit_seg_module|num[0]~0, traffic_led, 1
instance = comp, \u0_state_trans_model|Mux17~9 , u0_state_trans_model|Mux17~9, traffic_led, 1
instance = comp, \u0_state_trans_model|Mux17~8 , u0_state_trans_model|Mux17~8, traffic_led, 1
instance = comp, \u0_state_trans_model|n_time[0]~0 , u0_state_trans_model|n_time[0]~0, traffic_led, 1
instance = comp, \u0_state_trans_model|Mux17~6 , u0_state_trans_model|Mux17~6, traffic_led, 1
instance = comp, \u0_state_trans_model|Mux17~7 , u0_state_trans_model|Mux17~7, traffic_led, 1
instance = comp, \u0_state_trans_model|n_time[0] , u0_state_trans_model|n_time[0], traffic_led, 1
instance = comp, \u0_state_trans_model|Mux17~5 , u0_state_trans_model|Mux17~5, traffic_led, 1
instance = comp, \u0_state_trans_model|s_time[0]~0 , u0_state_trans_model|s_time[0]~0, traffic_led, 1
instance = comp, \u0_state_trans_model|s_time[0] , u0_state_trans_model|s_time[0], traffic_led, 1
instance = comp, \u1_bit_seg_module|Mux3~0 , u1_bit_seg_module|Mux3~0, traffic_led, 1
instance = comp, \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[43]~95 , u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[43]~95, traffic_led, 1
instance = comp, \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[43]~86 , u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[43]~86, traffic_led, 1
instance = comp, \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[42]~101 , u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[42]~101, traffic_led, 1
instance = comp, \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[42]~87 , u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[42]~87, traffic_led, 1
instance = comp, \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[41]~89 , u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[41]~89, traffic_led, 1
instance = comp, \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[41]~88 , u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[41]~88, traffic_led, 1
instance = comp, \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[40]~90 , u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[40]~90, traffic_led, 1
instance = comp, \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[40]~91 , u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[40]~91, traffic_led, 1
instance = comp, \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~1 , u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~1, traffic_led, 1
instance = comp, \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~3 , u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~3, traffic_led, 1
instance = comp, \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~5 , u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~5, traffic_led, 1
instance = comp, \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_9_result_int[4]~7 , u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_9_result_int[4]~7, traffic_led, 1
instance = comp, \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8 , u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8, traffic_led, 1
instance = comp, \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[43]~95 , u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[43]~95, traffic_led, 1
instance = comp, \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[43]~86 , u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[43]~86, traffic_led, 1
instance = comp, \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[42]~87 , u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[42]~87, traffic_led, 1
instance = comp, \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[42]~101 , u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[42]~101, traffic_led, 1
instance = comp, \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[41]~89 , u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[41]~89, traffic_led, 1
instance = comp, \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[41]~88 , u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[41]~88, traffic_led, 1
instance = comp, \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[40]~91 , u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[40]~91, traffic_led, 1
instance = comp, \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[40]~90 , u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[40]~90, traffic_led, 1
instance = comp, \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~1 , u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~1, traffic_led, 1
instance = comp, \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~3 , u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~3, traffic_led, 1
instance = comp, \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~5 , u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~5, traffic_led, 1
instance = comp, \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~7 , u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~7, traffic_led, 1
instance = comp, \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8 , u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mux3~1 , u1_bit_seg_module|Mux3~1, traffic_led, 1
instance = comp, \u1_bit_seg_module|num[0] , u1_bit_seg_module|num[0], traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[48]~95 , u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[48]~95, traffic_led, 1
instance = comp, \u1_bit_seg_module|num[3]~3 , u1_bit_seg_module|num[3]~3, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mux0~7 , u1_bit_seg_module|Mux0~7, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mux0~2 , u1_bit_seg_module|Mux0~2, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mux0~5 , u1_bit_seg_module|Mux0~5, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mux0~3 , u1_bit_seg_module|Mux0~3, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mux0~4 , u1_bit_seg_module|Mux0~4, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mux0~6 , u1_bit_seg_module|Mux0~6, traffic_led, 1
instance = comp, \u1_bit_seg_module|num[3] , u1_bit_seg_module|num[3], traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[47]~94 , u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[47]~94, traffic_led, 1
instance = comp, \u1_bit_seg_module|num[2]~2 , u1_bit_seg_module|num[2]~2, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[47]~92 , u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[47]~92, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mux1~0 , u1_bit_seg_module|Mux1~0, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[47]~92 , u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[47]~92, traffic_led, 1
instance = comp, \u1_bit_seg_module|Mux1~1 , u1_bit_seg_module|Mux1~1, traffic_led, 1
instance = comp, \u1_bit_seg_module|num[2] , u1_bit_seg_module|num[2], traffic_led, 1
instance = comp, \u1_bit_seg_module|segment~0 , u1_bit_seg_module|segment~0, traffic_led, 1
instance = comp, \u1_bit_seg_module|segment[0] , u1_bit_seg_module|segment[0], traffic_led, 1
instance = comp, \u1_bit_seg_module|segment~1 , u1_bit_seg_module|segment~1, traffic_led, 1
instance = comp, \u1_bit_seg_module|segment[1] , u1_bit_seg_module|segment[1], traffic_led, 1
instance = comp, \u1_bit_seg_module|Decoder1~0 , u1_bit_seg_module|Decoder1~0, traffic_led, 1
instance = comp, \u1_bit_seg_module|segment[2] , u1_bit_seg_module|segment[2], traffic_led, 1
instance = comp, \u1_bit_seg_module|WideOr3~0 , u1_bit_seg_module|WideOr3~0, traffic_led, 1
instance = comp, \u1_bit_seg_module|segment[3] , u1_bit_seg_module|segment[3], traffic_led, 1
instance = comp, \u1_bit_seg_module|WideOr2~0 , u1_bit_seg_module|WideOr2~0, traffic_led, 1
instance = comp, \u1_bit_seg_module|segment[4] , u1_bit_seg_module|segment[4], traffic_led, 1
instance = comp, \u1_bit_seg_module|WideOr1~0 , u1_bit_seg_module|WideOr1~0, traffic_led, 1
instance = comp, \u1_bit_seg_module|segment[5] , u1_bit_seg_module|segment[5], traffic_led, 1
instance = comp, \u1_bit_seg_module|WideOr0~0 , u1_bit_seg_module|WideOr0~0, traffic_led, 1
instance = comp, \u1_bit_seg_module|segment[6] , u1_bit_seg_module|segment[6], traffic_led, 1
instance = comp, \u1_bit_seg_module|segment[7]~feeder , u1_bit_seg_module|segment[7]~feeder, traffic_led, 1
instance = comp, \u1_bit_seg_module|segment[7] , u1_bit_seg_module|segment[7], traffic_led, 1
instance = comp, \key[1]~input , key[1]~input, traffic_led, 1
instance = comp, \key[0]~input , key[0]~input, traffic_led, 1
instance = comp, \key[2]~input , key[2]~input, traffic_led, 1
instance = comp, \u2_led_module|led~14 , u2_led_module|led~14, traffic_led, 1
instance = comp, \u2_led_module|led~15 , u2_led_module|led~15, traffic_led, 1
instance = comp, \u2_led_module|led~16 , u2_led_module|led~16, traffic_led, 1
instance = comp, \u2_led_module|led[0] , u2_led_module|led[0], traffic_led, 1
instance = comp, \u2_led_module|led~26 , u2_led_module|led~26, traffic_led, 1
instance = comp, \u2_led_module|led[1]~feeder , u2_led_module|led[1]~feeder, traffic_led, 1
instance = comp, \u2_led_module|led[1] , u2_led_module|led[1], traffic_led, 1
instance = comp, \u2_led_module|led~27 , u2_led_module|led~27, traffic_led, 1
instance = comp, \u2_led_module|led[2]~feeder , u2_led_module|led[2]~feeder, traffic_led, 1
instance = comp, \u2_led_module|led[2] , u2_led_module|led[2], traffic_led, 1
instance = comp, \u2_led_module|led~17 , u2_led_module|led~17, traffic_led, 1
instance = comp, \u2_led_module|led[3]~feeder , u2_led_module|led[3]~feeder, traffic_led, 1
instance = comp, \u2_led_module|led[3] , u2_led_module|led[3], traffic_led, 1
instance = comp, \u2_led_module|led~28 , u2_led_module|led~28, traffic_led, 1
instance = comp, \u2_led_module|led[4] , u2_led_module|led[4], traffic_led, 1
instance = comp, \u2_led_module|led~29 , u2_led_module|led~29, traffic_led, 1
instance = comp, \u2_led_module|led[5]~feeder , u2_led_module|led[5]~feeder, traffic_led, 1
instance = comp, \u2_led_module|led[5] , u2_led_module|led[5], traffic_led, 1
instance = comp, \u2_led_module|led[6] , u2_led_module|led[6], traffic_led, 1
instance = comp, \u2_led_module|led[7] , u2_led_module|led[7], traffic_led, 1
instance = comp, \u2_led_module|led[8] , u2_led_module|led[8], traffic_led, 1
instance = comp, \u2_led_module|led[9] , u2_led_module|led[9], traffic_led, 1
instance = comp, \u2_led_module|led[10] , u2_led_module|led[10], traffic_led, 1
instance = comp, \u2_led_module|led[11]~feeder , u2_led_module|led[11]~feeder, traffic_led, 1
instance = comp, \u2_led_module|led[11] , u2_led_module|led[11], traffic_led, 1
instance = comp, \u2_led_module|led~18 , u2_led_module|led~18, traffic_led, 1
instance = comp, \u2_led_module|led~19 , u2_led_module|led~19, traffic_led, 1
instance = comp, \u2_led_module|led[12] , u2_led_module|led[12], traffic_led, 1
instance = comp, \u2_led_module|led~20 , u2_led_module|led~20, traffic_led, 1
instance = comp, \u2_led_module|led~21 , u2_led_module|led~21, traffic_led, 1
instance = comp, \u2_led_module|led[13]~feeder , u2_led_module|led[13]~feeder, traffic_led, 1
instance = comp, \u2_led_module|led[13] , u2_led_module|led[13], traffic_led, 1
instance = comp, \u2_led_module|led~22 , u2_led_module|led~22, traffic_led, 1
instance = comp, \u2_led_module|led[14]~feeder , u2_led_module|led[14]~feeder, traffic_led, 1
instance = comp, \u2_led_module|led[14] , u2_led_module|led[14], traffic_led, 1
instance = comp, \u2_led_module|led~24 , u2_led_module|led~24, traffic_led, 1
instance = comp, \u2_led_module|led[15]~feeder , u2_led_module|led[15]~feeder, traffic_led, 1
instance = comp, \u2_led_module|led[15] , u2_led_module|led[15], traffic_led, 1
instance = comp, \u2_led_module|led~25 , u2_led_module|led~25, traffic_led, 1
instance = comp, \u2_led_module|led[16]~feeder , u2_led_module|led[16]~feeder, traffic_led, 1
instance = comp, \u2_led_module|led[16] , u2_led_module|led[16], traffic_led, 1
instance = comp, \u2_led_module|led~30 , u2_led_module|led~30, traffic_led, 1
instance = comp, \u2_led_module|led[17]~feeder , u2_led_module|led[17]~feeder, traffic_led, 1
instance = comp, \u2_led_module|led[17] , u2_led_module|led[17], traffic_led, 1
instance = comp, \u2_led_module|led[18] , u2_led_module|led[18], traffic_led, 1
instance = comp, \u2_led_module|led[19] , u2_led_module|led[19], traffic_led, 1
instance = comp, \u2_led_module|led[20] , u2_led_module|led[20], traffic_led, 1
instance = comp, \u2_led_module|led[21] , u2_led_module|led[21], traffic_led, 1
instance = comp, \u2_led_module|led[22] , u2_led_module|led[22], traffic_led, 1
instance = comp, \u2_led_module|led[23] , u2_led_module|led[23], traffic_led, 1
instance = comp, \key[3]~input , key[3]~input, traffic_led, 1
