Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto b803ef75296d4d1c947ca21bee3c249c --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_bram_behav xil_defaultlib.tb_bram xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BRAM_EN' [C:/Users/141216LGNOTEbook/Mirror/2020-1/lab05/lab05.srcs/sim_1/new/tb_bram.v:36]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BRAM_EN' [C:/Users/141216LGNOTEbook/Mirror/2020-1/lab05/lab05.srcs/sim_1/new/tb_bram.v:37]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.my_bram(OUT_FILE="output1.txt")
Compiling module xil_defaultlib.my_bram(INIT_FILE="",OUT_FILE="o...
Compiling module xil_defaultlib.tb_bram
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_bram_behav
