---
title: Register-vs_3_0
description: Dieser Abschnitt enthält Referenzinformationen zu den Eingabe-und Ausgabe Registern, die von Vertex Shader Version 3 0 implementiert werden \_ .
ms.assetid: af81f1c4-9c11-455e-a565-1b80f1ee8683
ms.topic: article
ms.date: 05/31/2018
topic_type:
- kbArticle
api_name: ''
api_type: ''
api_location: ''
ms.openlocfilehash: 47353a3f312a2abbd6f4fe5ea1dcd1ed9495a9d0
ms.sourcegitcommit: 2d531328b6ed82d4ad971a45a5131b430c5866f7
ms.translationtype: MT
ms.contentlocale: de-DE
ms.lasthandoff: 09/16/2019
ms.locfileid: "103712774"
---
# <a name="registers---vs_3_0"></a><span data-ttu-id="ff09a-103">Register-vs \_ 3 \_ 0</span><span class="sxs-lookup"><span data-stu-id="ff09a-103">Registers - vs\_3\_0</span></span>

<span data-ttu-id="ff09a-104">Dieser Abschnitt enthält Referenzinformationen zu den Eingabe-und Ausgabe Registern, die von Vertex Shader Version 3 0 implementiert werden \_ .</span><span class="sxs-lookup"><span data-stu-id="ff09a-104">This section contains reference information for the input and output registers implemented by vertex shader version 3\_0.</span></span>

## <a name="input-registers"></a><span data-ttu-id="ff09a-105">Eingabe Register</span><span class="sxs-lookup"><span data-stu-id="ff09a-105">Input Registers</span></span>



| <span data-ttu-id="ff09a-106">Register</span><span class="sxs-lookup"><span data-stu-id="ff09a-106">Register</span></span> | <span data-ttu-id="ff09a-107">Name</span><span class="sxs-lookup"><span data-stu-id="ff09a-107">Name</span></span>                                                                                      | <span data-ttu-id="ff09a-108">Anzahl</span><span class="sxs-lookup"><span data-stu-id="ff09a-108">Count</span></span>      | <span data-ttu-id="ff09a-109">R/W</span><span class="sxs-lookup"><span data-stu-id="ff09a-109">R/W</span></span> | <span data-ttu-id="ff09a-110">\# Leseports</span><span class="sxs-lookup"><span data-stu-id="ff09a-110">\# Read ports</span></span> | <span data-ttu-id="ff09a-111">\# Lese-/inst-</span><span class="sxs-lookup"><span data-stu-id="ff09a-111">\# Reads / inst</span></span> | <span data-ttu-id="ff09a-112">Dimension</span><span class="sxs-lookup"><span data-stu-id="ff09a-112">Dimension</span></span> | <span data-ttu-id="ff09a-113">Reladdr</span><span class="sxs-lookup"><span data-stu-id="ff09a-113">RelAddr</span></span> | <span data-ttu-id="ff09a-114">der Arbeitszeittabelle</span><span class="sxs-lookup"><span data-stu-id="ff09a-114">Defaults</span></span>     | <span data-ttu-id="ff09a-115">Erfordert DCL</span><span class="sxs-lookup"><span data-stu-id="ff09a-115">Requires DCL</span></span> |
|----------|-------------------------------------------------------------------------------------------|------------|-----|---------------|-----------------|-----------|---------|--------------|--------------|
| <span data-ttu-id="ff09a-116">Ramelow\#</span><span class="sxs-lookup"><span data-stu-id="ff09a-116">v\#</span></span>      | [<span data-ttu-id="ff09a-117">Eingabe Register</span><span class="sxs-lookup"><span data-stu-id="ff09a-117">Input Register</span></span>](dx9-graphics-reference-asm-vs-registers-input.md)                       | <span data-ttu-id="ff09a-118">16</span><span class="sxs-lookup"><span data-stu-id="ff09a-118">16</span></span>         | <span data-ttu-id="ff09a-119">R</span><span class="sxs-lookup"><span data-stu-id="ff09a-119">R</span></span>   | <span data-ttu-id="ff09a-120">1</span><span class="sxs-lookup"><span data-stu-id="ff09a-120">1</span></span>             | <span data-ttu-id="ff09a-121">Unbegrenzt</span><span class="sxs-lookup"><span data-stu-id="ff09a-121">Unlimited</span></span>       | <span data-ttu-id="ff09a-122">4</span><span class="sxs-lookup"><span data-stu-id="ff09a-122">4</span></span>         | <span data-ttu-id="ff09a-123">a0/Al</span><span class="sxs-lookup"><span data-stu-id="ff09a-123">a0/aL</span></span>   | <span data-ttu-id="ff09a-124">Siehe Hinweis 1</span><span class="sxs-lookup"><span data-stu-id="ff09a-124">See note 1</span></span>   | <span data-ttu-id="ff09a-125">Ja</span><span class="sxs-lookup"><span data-stu-id="ff09a-125">Yes</span></span>          |
| <span data-ttu-id="ff09a-126">r\#</span><span class="sxs-lookup"><span data-stu-id="ff09a-126">r\#</span></span>      | [<span data-ttu-id="ff09a-127">Temporäres Register</span><span class="sxs-lookup"><span data-stu-id="ff09a-127">Temporary Register</span></span>](dx9-graphics-reference-asm-vs-registers-temporary.md)               | <span data-ttu-id="ff09a-128">32</span><span class="sxs-lookup"><span data-stu-id="ff09a-128">32</span></span>         | <span data-ttu-id="ff09a-129">R/W</span><span class="sxs-lookup"><span data-stu-id="ff09a-129">R/W</span></span> | <span data-ttu-id="ff09a-130">3</span><span class="sxs-lookup"><span data-stu-id="ff09a-130">3</span></span>             | <span data-ttu-id="ff09a-131">Unbegrenzt</span><span class="sxs-lookup"><span data-stu-id="ff09a-131">Unlimited</span></span>       | <span data-ttu-id="ff09a-132">4</span><span class="sxs-lookup"><span data-stu-id="ff09a-132">4</span></span>         | <span data-ttu-id="ff09a-133">Nein</span><span class="sxs-lookup"><span data-stu-id="ff09a-133">No</span></span>      | <span data-ttu-id="ff09a-134">Keine</span><span class="sxs-lookup"><span data-stu-id="ff09a-134">None</span></span>         | <span data-ttu-id="ff09a-135">Nein</span><span class="sxs-lookup"><span data-stu-id="ff09a-135">No</span></span>           |
| <span data-ttu-id="ff09a-136">c\#</span><span class="sxs-lookup"><span data-stu-id="ff09a-136">c\#</span></span>      | [<span data-ttu-id="ff09a-137">Konstantes float-Register</span><span class="sxs-lookup"><span data-stu-id="ff09a-137">Constant Float Register</span></span>](dx9-graphics-reference-asm-vs-registers-constant-float.md)     | <span data-ttu-id="ff09a-138">Siehe Hinweis 2</span><span class="sxs-lookup"><span data-stu-id="ff09a-138">See note 2</span></span> | <span data-ttu-id="ff09a-139">R</span><span class="sxs-lookup"><span data-stu-id="ff09a-139">R</span></span>   | <span data-ttu-id="ff09a-140">1</span><span class="sxs-lookup"><span data-stu-id="ff09a-140">1</span></span>             | <span data-ttu-id="ff09a-141">Unbegrenzt</span><span class="sxs-lookup"><span data-stu-id="ff09a-141">Unlimited</span></span>       | <span data-ttu-id="ff09a-142">4</span><span class="sxs-lookup"><span data-stu-id="ff09a-142">4</span></span>         | <span data-ttu-id="ff09a-143">a0/Al</span><span class="sxs-lookup"><span data-stu-id="ff09a-143">a0/aL</span></span>   | <span data-ttu-id="ff09a-144">(0, 0, 0, 0)</span><span class="sxs-lookup"><span data-stu-id="ff09a-144">(0, 0, 0, 0)</span></span> | <span data-ttu-id="ff09a-145">Nein</span><span class="sxs-lookup"><span data-stu-id="ff09a-145">No</span></span>           |
| <span data-ttu-id="ff09a-146">a0</span><span class="sxs-lookup"><span data-stu-id="ff09a-146">a0</span></span>       | [<span data-ttu-id="ff09a-147">Adress Register</span><span class="sxs-lookup"><span data-stu-id="ff09a-147">Address Register</span></span>](dx9-graphics-reference-asm-vs-registers-address.md)                   | <span data-ttu-id="ff09a-148">1</span><span class="sxs-lookup"><span data-stu-id="ff09a-148">1</span></span>          | <span data-ttu-id="ff09a-149">R/W</span><span class="sxs-lookup"><span data-stu-id="ff09a-149">R/W</span></span> | <span data-ttu-id="ff09a-150">1</span><span class="sxs-lookup"><span data-stu-id="ff09a-150">1</span></span>             | <span data-ttu-id="ff09a-151">Unbegrenzt</span><span class="sxs-lookup"><span data-stu-id="ff09a-151">Unlimited</span></span>       | <span data-ttu-id="ff09a-152">4</span><span class="sxs-lookup"><span data-stu-id="ff09a-152">4</span></span>         | <span data-ttu-id="ff09a-153">Nein</span><span class="sxs-lookup"><span data-stu-id="ff09a-153">No</span></span>      | <span data-ttu-id="ff09a-154">Keine</span><span class="sxs-lookup"><span data-stu-id="ff09a-154">None</span></span>         | <span data-ttu-id="ff09a-155">Nein</span><span class="sxs-lookup"><span data-stu-id="ff09a-155">No</span></span>           |
| <span data-ttu-id="ff09a-156">b\#</span><span class="sxs-lookup"><span data-stu-id="ff09a-156">b\#</span></span>      | [<span data-ttu-id="ff09a-157">Konstantes boolesches Register</span><span class="sxs-lookup"><span data-stu-id="ff09a-157">Constant Boolean Register</span></span>](dx9-graphics-reference-asm-vs-registers-constant-boolean.md) | <span data-ttu-id="ff09a-158">16</span><span class="sxs-lookup"><span data-stu-id="ff09a-158">16</span></span>         | <span data-ttu-id="ff09a-159">R</span><span class="sxs-lookup"><span data-stu-id="ff09a-159">R</span></span>   | <span data-ttu-id="ff09a-160">1</span><span class="sxs-lookup"><span data-stu-id="ff09a-160">1</span></span>             | <span data-ttu-id="ff09a-161">1</span><span class="sxs-lookup"><span data-stu-id="ff09a-161">1</span></span>               | <span data-ttu-id="ff09a-162">1</span><span class="sxs-lookup"><span data-stu-id="ff09a-162">1</span></span>         | <span data-ttu-id="ff09a-163">Nein</span><span class="sxs-lookup"><span data-stu-id="ff09a-163">No</span></span>      | <span data-ttu-id="ff09a-164">FALSE</span><span class="sxs-lookup"><span data-stu-id="ff09a-164">FALSE</span></span>        | <span data-ttu-id="ff09a-165">Nein</span><span class="sxs-lookup"><span data-stu-id="ff09a-165">No</span></span>           |
| <span data-ttu-id="ff09a-166">Ich\#</span><span class="sxs-lookup"><span data-stu-id="ff09a-166">i\#</span></span>      | [<span data-ttu-id="ff09a-167">Konstanter ganzzahliges Register</span><span class="sxs-lookup"><span data-stu-id="ff09a-167">Constant Integer Register</span></span>](dx9-graphics-reference-asm-vs-registers-constant-integer.md) | <span data-ttu-id="ff09a-168">16</span><span class="sxs-lookup"><span data-stu-id="ff09a-168">16</span></span>         | <span data-ttu-id="ff09a-169">R</span><span class="sxs-lookup"><span data-stu-id="ff09a-169">R</span></span>   | <span data-ttu-id="ff09a-170">1</span><span class="sxs-lookup"><span data-stu-id="ff09a-170">1</span></span>             | <span data-ttu-id="ff09a-171">1</span><span class="sxs-lookup"><span data-stu-id="ff09a-171">1</span></span>               | <span data-ttu-id="ff09a-172">4</span><span class="sxs-lookup"><span data-stu-id="ff09a-172">4</span></span>         | <span data-ttu-id="ff09a-173">Nein</span><span class="sxs-lookup"><span data-stu-id="ff09a-173">No</span></span>      | <span data-ttu-id="ff09a-174">(0, 0, 0, 0)</span><span class="sxs-lookup"><span data-stu-id="ff09a-174">(0, 0, 0, 0)</span></span> | <span data-ttu-id="ff09a-175">Nein</span><span class="sxs-lookup"><span data-stu-id="ff09a-175">No</span></span>           |
| <span data-ttu-id="ff09a-176">irdische</span><span class="sxs-lookup"><span data-stu-id="ff09a-176">aL</span></span>       | [<span data-ttu-id="ff09a-177">Schleifen-Counter-Register</span><span class="sxs-lookup"><span data-stu-id="ff09a-177">Loop Counter Register</span></span>](dx9-graphics-reference-asm-vs-registers-loop-counter.md)         | <span data-ttu-id="ff09a-178">1</span><span class="sxs-lookup"><span data-stu-id="ff09a-178">1</span></span>          | <span data-ttu-id="ff09a-179">R</span><span class="sxs-lookup"><span data-stu-id="ff09a-179">R</span></span>   | <span data-ttu-id="ff09a-180">1</span><span class="sxs-lookup"><span data-stu-id="ff09a-180">1</span></span>             | <span data-ttu-id="ff09a-181">Unbegrenzt</span><span class="sxs-lookup"><span data-stu-id="ff09a-181">Unlimited</span></span>       | <span data-ttu-id="ff09a-182">1</span><span class="sxs-lookup"><span data-stu-id="ff09a-182">1</span></span>         | <span data-ttu-id="ff09a-183">Nein</span><span class="sxs-lookup"><span data-stu-id="ff09a-183">No</span></span>      | <span data-ttu-id="ff09a-184">Keine</span><span class="sxs-lookup"><span data-stu-id="ff09a-184">None</span></span>         | <span data-ttu-id="ff09a-185">Nein</span><span class="sxs-lookup"><span data-stu-id="ff09a-185">No</span></span>           |
| <span data-ttu-id="ff09a-186">P0</span><span class="sxs-lookup"><span data-stu-id="ff09a-186">p0</span></span>       | [<span data-ttu-id="ff09a-187">Prädikat Register</span><span class="sxs-lookup"><span data-stu-id="ff09a-187">Predicate Register</span></span>](dx9-graphics-reference-asm-vs-registers-predicate.md)               | <span data-ttu-id="ff09a-188">1</span><span class="sxs-lookup"><span data-stu-id="ff09a-188">1</span></span>          | <span data-ttu-id="ff09a-189">R/W</span><span class="sxs-lookup"><span data-stu-id="ff09a-189">R/W</span></span> | <span data-ttu-id="ff09a-190">1</span><span class="sxs-lookup"><span data-stu-id="ff09a-190">1</span></span>             | <span data-ttu-id="ff09a-191">1</span><span class="sxs-lookup"><span data-stu-id="ff09a-191">1</span></span>               | <span data-ttu-id="ff09a-192">4</span><span class="sxs-lookup"><span data-stu-id="ff09a-192">4</span></span>         | <span data-ttu-id="ff09a-193">nein</span><span class="sxs-lookup"><span data-stu-id="ff09a-193">no</span></span>      | <span data-ttu-id="ff09a-194">Keine</span><span class="sxs-lookup"><span data-stu-id="ff09a-194">none</span></span>         | <span data-ttu-id="ff09a-195">nein</span><span class="sxs-lookup"><span data-stu-id="ff09a-195">no</span></span>           |
| <span data-ttu-id="ff09a-196">s\#</span><span class="sxs-lookup"><span data-stu-id="ff09a-196">s\#</span></span>      | [<span data-ttu-id="ff09a-197">Sampler (Direct3D 9 ASM-vs)</span><span class="sxs-lookup"><span data-stu-id="ff09a-197">Sampler (Direct3D 9 asm-vs)</span></span>](dx9-graphics-reference-asm-vs-registers-sampler.md)        | <span data-ttu-id="ff09a-198">4</span><span class="sxs-lookup"><span data-stu-id="ff09a-198">4</span></span>          | <span data-ttu-id="ff09a-199">R</span><span class="sxs-lookup"><span data-stu-id="ff09a-199">R</span></span>   | <span data-ttu-id="ff09a-200">1</span><span class="sxs-lookup"><span data-stu-id="ff09a-200">1</span></span>             | <span data-ttu-id="ff09a-201">1</span><span class="sxs-lookup"><span data-stu-id="ff09a-201">1</span></span>               | <span data-ttu-id="ff09a-202">4</span><span class="sxs-lookup"><span data-stu-id="ff09a-202">4</span></span>         | <span data-ttu-id="ff09a-203">Nein</span><span class="sxs-lookup"><span data-stu-id="ff09a-203">No</span></span>      | <span data-ttu-id="ff09a-204">Siehe Hinweis 3</span><span class="sxs-lookup"><span data-stu-id="ff09a-204">See note 3</span></span>   | <span data-ttu-id="ff09a-205">Ja</span><span class="sxs-lookup"><span data-stu-id="ff09a-205">Yes</span></span>          |



 

<span data-ttu-id="ff09a-206">Hinweise:</span><span class="sxs-lookup"><span data-stu-id="ff09a-206">Notes:</span></span>

1.  <span data-ttu-id="ff09a-207">Partiell (0, 0, 0, 1): Wenn nur eine Teilmenge von Kanälen aktualisiert wird, werden die restlichen Kanäle standardmäßig auf (0, 0, 0, 1) festgelegt.</span><span class="sxs-lookup"><span data-stu-id="ff09a-207">Partial (0, 0, 0, 1) - If only a subset of channels are updated, the remaining channels will default to (0, 0, 0, 1).</span></span>
2.  <span data-ttu-id="ff09a-208">Gleich D3DCAPS9. Maxvertexshaderconst (mindestens 256 für vs \_ 3 \_ 0).</span><span class="sxs-lookup"><span data-stu-id="ff09a-208">Equal to D3DCAPS9.MaxVertexShaderConst (at least 256 for vs\_3\_0).</span></span>
3.  <span data-ttu-id="ff09a-209">Es sind Standardwerte für die Sampler-Suche vorhanden, aber die Werte sind vom Textur Format abhängig.</span><span class="sxs-lookup"><span data-stu-id="ff09a-209">Defaults for sampler lookup exist, but values depend on texture format.</span></span>

## <a name="output-registers"></a><span data-ttu-id="ff09a-210">Ausgabe Register</span><span class="sxs-lookup"><span data-stu-id="ff09a-210">Output Registers</span></span>

<span data-ttu-id="ff09a-211">Ausgabe Register wurden in 12 o \# (Output)-Register reduziert.</span><span class="sxs-lookup"><span data-stu-id="ff09a-211">Output registers have been collapsed into 12 o\# (output) registers.</span></span> <span data-ttu-id="ff09a-212">Diese können für alle Elemente verwendet werden, die der Benutzer für den Pixelshader interpolieren möchte: Texturkoordinaten, Farben, Nebel usw.</span><span class="sxs-lookup"><span data-stu-id="ff09a-212">These can be used for anything the user wants to interpolate for the pixel shader: texture coordinates, colors, fog, etc.</span></span>



| <span data-ttu-id="ff09a-213">Register</span><span class="sxs-lookup"><span data-stu-id="ff09a-213">Register</span></span> | <span data-ttu-id="ff09a-214">Name</span><span class="sxs-lookup"><span data-stu-id="ff09a-214">Name</span></span>            | <span data-ttu-id="ff09a-215">Anzahl</span><span class="sxs-lookup"><span data-stu-id="ff09a-215">Count</span></span> | <span data-ttu-id="ff09a-216">R/W</span><span class="sxs-lookup"><span data-stu-id="ff09a-216">R/W</span></span> | <span data-ttu-id="ff09a-217">Dimension</span><span class="sxs-lookup"><span data-stu-id="ff09a-217">Dimension</span></span> | <span data-ttu-id="ff09a-218">Reladdr</span><span class="sxs-lookup"><span data-stu-id="ff09a-218">RelAddr</span></span> | <span data-ttu-id="ff09a-219">der Arbeitszeittabelle</span><span class="sxs-lookup"><span data-stu-id="ff09a-219">Defaults</span></span> | <span data-ttu-id="ff09a-220">Erfordert DCL</span><span class="sxs-lookup"><span data-stu-id="ff09a-220">Requires DCL</span></span> |
|----------|-----------------|-------|-----|-----------|---------|----------|--------------|
| <span data-ttu-id="ff09a-221">o\#</span><span class="sxs-lookup"><span data-stu-id="ff09a-221">o\#</span></span>      | <span data-ttu-id="ff09a-222">Ausgabe Register</span><span class="sxs-lookup"><span data-stu-id="ff09a-222">Output Register</span></span> | <span data-ttu-id="ff09a-223">12</span><span class="sxs-lookup"><span data-stu-id="ff09a-223">12</span></span>    | <span data-ttu-id="ff09a-224">W</span><span class="sxs-lookup"><span data-stu-id="ff09a-224">W</span></span>   | <span data-ttu-id="ff09a-225">4</span><span class="sxs-lookup"><span data-stu-id="ff09a-225">4</span></span>         | <span data-ttu-id="ff09a-226">irdische</span><span class="sxs-lookup"><span data-stu-id="ff09a-226">aL</span></span>      | <span data-ttu-id="ff09a-227">Keine</span><span class="sxs-lookup"><span data-stu-id="ff09a-227">None</span></span>     | <span data-ttu-id="ff09a-228">Ja</span><span class="sxs-lookup"><span data-stu-id="ff09a-228">Yes</span></span>          |



 

## <a name="related-topics"></a><span data-ttu-id="ff09a-229">Zugehörige Themen</span><span class="sxs-lookup"><span data-stu-id="ff09a-229">Related topics</span></span>

<dl> <dt>

[<span data-ttu-id="ff09a-230">Vertex-Shader-Register</span><span class="sxs-lookup"><span data-stu-id="ff09a-230">Vertex Shader Registers</span></span>](dx9-graphics-reference-asm-vs-registers.md)
</dt> </dl>

 

 




