QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
Start time: 18:20:37 on Dec 05,2024
vcom -2008 -work internal/ModelSimContainer/work proj/src/MIPS_types.vhd internal/testpy/tb.vhd proj/src/MIPS_types.vhd proj/src/LowLevel/dffg_n.vhd proj/src/LowLevel/full_adder_N.vhd proj/src/LowLevel/andg2.vhd proj/src/LowLevel/dffg.vhd proj/src/LowLevel/full_adder.vhd proj/src/LowLevel/org2.vhd proj/src/LowLevel/org32.vhd proj/src/LowLevel/extender16t32.vhd proj/src/LowLevel/norg32.vhd proj/src/LowLevel/mux4t1_N.vhd proj/src/LowLevel/mux8t1.vhd proj/src/LowLevel/mux8t1_N.vhd proj/src/LowLevel/mux4t1.vhd proj/src/LowLevel/xorg32.vhd proj/src/LowLevel/nandg32.vhd proj/src/LowLevel/inverter_N.vhd proj/src/LowLevel/logic_N.vhd proj/src/LowLevel/mux2t1.vhd proj/src/LowLevel/mux32t1.vhd proj/src/LowLevel/decoder_5t32.vhd proj/src/LowLevel/mux2t1_N.vhd proj/src/LowLevel/mux32t1_N.vhd proj/src/LowLevel/xorg2.vhd proj/src/LowLevel/andg32.vhd proj/src/LowLevel/comp1_N.vhd proj/src/LowLevel/invg.vhd proj/src/TopLevel/mem.vhd proj/src/TopLevel/MIPS_Processor.vhd proj/src/MidLevel/BarrelShifter.vhd proj/src/MidLevel/ControlUnit.vhd proj/src/MidLevel/Pipeline_IF_ID.vhd proj/src/MidLevel/Pipeline_ID_EX.vhd proj/src/MidLevel/Pipeline_MEM_WB.vhd proj/src/MidLevel/RegisterFile.vhd proj/src/MidLevel/Pipeline_EX_MEM.vhd proj/src/MidLevel/AdderSubtractor.vhd proj/src/MidLevel/ZeroDetector.vhd proj/src/MidLevel/HazardUnit.vhd proj/src/MidLevel/FetchUnit.vhd proj/src/MidLevel/ForwardUnit.vhd proj/src/MidLevel/ALU.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling package MIPS_types
-- Compiling package body MIPS_types
-- Loading package MIPS_types
-- Loading package std_logic_textio
-- Loading package ENV
-- Compiling entity tb
-- Compiling architecture mixed of tb
** Warning: proj/src/MIPS_types.vhd(12): (vcom-1615) Existing package 'MIPS_types' at line 12 will be overwritten.
-- Compiling package MIPS_types
** Warning: proj/src/MIPS_types.vhd(38): (vcom-1615) Existing package body 'MIPS_types(body)' at line 38 will be overwritten.
-- Compiling package body MIPS_types
-- Loading package MIPS_types
-- Compiling entity dffg_n
-- Compiling architecture structural of dffg_n
-- Compiling entity Full_Adder_N
-- Compiling architecture structural of Full_Adder_N
-- Loading package NUMERIC_STD
-- Compiling entity andg2
-- Compiling architecture dataflow of andg2
-- Compiling entity dffg
-- Compiling architecture mixed of dffg
-- Compiling entity full_adder
-- Compiling architecture structural of full_adder
-- Compiling entity org2
-- Compiling architecture dataflow of org2
-- Compiling entity org32
-- Compiling architecture dataflow of org32
-- Loading package MIPS_types
-- Compiling entity extender16t32
-- Compiling architecture dataflow of extender16t32
-- Compiling entity norg32
-- Compiling architecture dataflow of norg32
-- Compiling entity mux4t1_n
-- Compiling architecture structural of mux4t1_n
-- Compiling entity mux8t1
-- Compiling architecture dataflow of mux8t1
-- Compiling entity mux8t1_N
-- Compiling architecture structural of mux8t1_N
-- Compiling entity mux4t1
-- Compiling architecture structural of mux4t1
-- Compiling entity xorg32
-- Compiling architecture dataflow of xorg32
-- Compiling entity nandg32
-- Compiling architecture dataflow of nandg32
-- Compiling entity inverter_N
-- Compiling architecture structural of inverter_N
-- Compiling entity logic_N
-- Compiling architecture looped of logic_N
-- Compiling entity mux2t1
-- Compiling architecture dataflow of mux2t1
-- Compiling entity mux32t1
-- Compiling architecture behavior of mux32t1
-- Loading package std_logic_arith
-- Compiling entity decoder5t32
-- Compiling architecture mixed of decoder5t32
-- Compiling entity mux2t1_N
-- Compiling architecture structural of mux2t1_N
-- Compiling entity mux32t1_N
-- Compiling architecture behavioral of mux32t1_N
-- Compiling entity xorg2
-- Compiling architecture dataflow of xorg2
-- Compiling entity andg32
-- Compiling architecture dataflow of andg32
-- Compiling entity comp1_N
-- Compiling architecture structural of comp1_N
-- Compiling entity invg
-- Compiling architecture dataflow of invg
-- Compiling entity mem
-- Compiling architecture rtl of mem
-- Compiling entity MIPS_Processor
-- Compiling architecture structure of MIPS_Processor
-- Compiling entity BarrelShifter
-- Compiling architecture behavioral of BarrelShifter
-- Compiling entity ControlUnit
-- Compiling architecture behavioral of ControlUnit
-- Compiling entity IF_ID
-- Compiling architecture structural of IF_ID
-- Compiling entity ID_EX
-- Compiling architecture structural of ID_EX
-- Compiling entity MEM_WB
-- Compiling architecture structural of MEM_WB
-- Compiling entity RegisterFile
-- Compiling architecture structural of RegisterFile
-- Compiling entity EX_MEM
-- Compiling architecture structural of EX_MEM
-- Compiling entity AdderSubtractor
-- Compiling architecture structural of AdderSubtractor
-- Compiling entity ZeroDetector
-- Compiling architecture structural of ZeroDetector
-- Compiling entity HazardUnit
-- Compiling architecture mixed of HazardUnit
-- Compiling entity FetchUnit
-- Compiling architecture structural of FetchUnit
-- Compiling entity ForwardUnit
-- Compiling architecture mixed of ForwardUnit
-- Compiling entity ALU
-- Compiling architecture mixed of ALU
End time: 18:20:37 on Dec 05,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 2
