{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1746502335756 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1746502335757 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May  6 09:32:15 2025 " "Processing started: Tue May  6 09:32:15 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1746502335757 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746502335757 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off test -c test " "Command: quartus_map --read_settings_files=on --write_settings_files=off test -c test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746502335757 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1746502336087 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1746502336088 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ready READY division.v(9) " "Verilog HDL Declaration information at division.v(9): object \"ready\" differs only in case from object \"READY\" in the same scope" {  } { { "src/uart/division.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/uart/division.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1746502344174 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "start START uart_tx.v(10) " "Verilog HDL Declaration information at uart_tx.v(10): object \"start\" differs only in case from object \"START\" in the same scope" {  } { { "src/uart/uart_tx.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/uart/uart_tx.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1746502344175 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "empty EMPTY fifo.v(10) " "Verilog HDL Declaration information at fifo.v(10): object \"empty\" differs only in case from object \"EMPTY\" in the same scope" {  } { { "src/uart/fifo.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/uart/fifo.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1746502344178 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "full FULL fifo.v(10) " "Verilog HDL Declaration information at fifo.v(10): object \"full\" differs only in case from object \"FULL\" in the same scope" {  } { { "src/uart/fifo.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/uart/fifo.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1746502344178 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ready READY bin2bcd.v(8) " "Verilog HDL Declaration information at bin2bcd.v(8): object \"ready\" differs only in case from object \"READY\" in the same scope" {  } { { "src/bin2bcd.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/bin2bcd.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1746502344180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/top.v 10 10 " "Found 10 design units, including 10 entities, in source file src/top.v" { { "Info" "ISGN_ENTITY_NAME" "1 division " "Found entity 1: division" {  } { { "src/uart/division.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/uart/division.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746502344187 ""} { "Info" "ISGN_ENTITY_NAME" "2 uart_rx " "Found entity 2: uart_rx" {  } { { "src/uart/uart_rx.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/uart/uart_rx.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746502344187 ""} { "Info" "ISGN_ENTITY_NAME" "3 uart_tx " "Found entity 3: uart_tx" {  } { { "src/uart/uart_tx.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/uart/uart_tx.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746502344187 ""} { "Info" "ISGN_ENTITY_NAME" "4 rx_specific_counter " "Found entity 4: rx_specific_counter" {  } { { "src/uart/m_counter.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/uart/m_counter.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746502344187 ""} { "Info" "ISGN_ENTITY_NAME" "5 fifo " "Found entity 5: fifo" {  } { { "src/uart/fifo.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/uart/fifo.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746502344187 ""} { "Info" "ISGN_ENTITY_NAME" "6 uart " "Found entity 6: uart" {  } { { "src/uart/uart.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/uart/uart.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746502344187 ""} { "Info" "ISGN_ENTITY_NAME" "7 bcd2sseg_active_low " "Found entity 7: bcd2sseg_active_low" {  } { { "src/bcd2sseg_active_low.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/bcd2sseg_active_low.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746502344187 ""} { "Info" "ISGN_ENTITY_NAME" "8 bin2bcd " "Found entity 8: bin2bcd" {  } { { "src/bin2bcd.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/bin2bcd.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746502344187 ""} { "Info" "ISGN_ENTITY_NAME" "9 math_expression " "Found entity 9: math_expression" {  } { { "src/design.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/design.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746502344187 ""} { "Info" "ISGN_ENTITY_NAME" "10 top " "Found entity 10: top" {  } { { "src/top.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/top.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746502344187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746502344187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/uart/uart_tx.v 0 0 " "Found 0 design units, including 0 entities, in source file src/uart/uart_tx.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746502344189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/uart/uart_rx.v 0 0 " "Found 0 design units, including 0 entities, in source file src/uart/uart_rx.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746502344191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/uart/uart.v 0 0 " "Found 0 design units, including 0 entities, in source file src/uart/uart.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746502344197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/uart/m_counter.v 0 0 " "Found 0 design units, including 0 entities, in source file src/uart/m_counter.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746502344198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/uart/fifo.v 0 0 " "Found 0 design units, including 0 entities, in source file src/uart/fifo.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746502344199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/uart/division.v 0 0 " "Found 0 design units, including 0 entities, in source file src/uart/division.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746502344200 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../madjfks/src/signal_decoder.v " "Can't analyze file -- file ../madjfks/src/signal_decoder.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1746502344203 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../madjfks/src/design.v " "Can't analyze file -- file ../madjfks/src/design.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1746502344205 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../madjfks/src/bin2bcd.v " "Can't analyze file -- file ../madjfks/src/bin2bcd.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1746502344208 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../madjfks/src/bcd2sseg_active_low.v " "Can't analyze file -- file ../madjfks/src/bcd2sseg_active_low.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1746502344211 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1746502344260 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 top.v(53) " "Verilog HDL assignment warning at top.v(53): truncated value with size 32 to match size of target (1)" {  } { { "src/top.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/top.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746502344261 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 top.v(62) " "Verilog HDL assignment warning at top.v(62): truncated value with size 32 to match size of target (1)" {  } { { "src/top.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/top.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746502344261 "|top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "enable top.v(42) " "Verilog HDL Always Construct warning at top.v(42): inferring latch(es) for variable \"enable\", which holds its previous value in one or more paths through the always construct" {  } { { "src/top.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/top.v" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1746502344262 "|top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "state top.v(42) " "Verilog HDL Always Construct warning at top.v(42): inferring latch(es) for variable \"state\", which holds its previous value in one or more paths through the always construct" {  } { { "src/top.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/top.v" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1746502344262 "|top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "start top.v(42) " "Verilog HDL Always Construct warning at top.v(42): inferring latch(es) for variable \"start\", which holds its previous value in one or more paths through the always construct" {  } { { "src/top.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/top.v" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1746502344262 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 top.v(87) " "Verilog HDL assignment warning at top.v(87): truncated value with size 32 to match size of target (4)" {  } { { "src/top.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/top.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746502344262 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 top.v(96) " "Verilog HDL assignment warning at top.v(96): truncated value with size 32 to match size of target (4)" {  } { { "src/top.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/top.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746502344262 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 top.v(105) " "Verilog HDL assignment warning at top.v(105): truncated value with size 32 to match size of target (4)" {  } { { "src/top.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/top.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746502344263 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 top.v(114) " "Verilog HDL assignment warning at top.v(114): truncated value with size 32 to match size of target (4)" {  } { { "src/top.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/top.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746502344263 "|top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "bcd5 top.v(156) " "Verilog HDL Always Construct warning at top.v(156): inferring latch(es) for variable \"bcd5\", which holds its previous value in one or more paths through the always construct" {  } { { "src/top.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/top.v" 156 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1746502344264 "|top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "bcd4 top.v(156) " "Verilog HDL Always Construct warning at top.v(156): inferring latch(es) for variable \"bcd4\", which holds its previous value in one or more paths through the always construct" {  } { { "src/top.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/top.v" 156 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1746502344265 "|top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sseg5 top.v(156) " "Verilog HDL Always Construct warning at top.v(156): inferring latch(es) for variable \"sseg5\", which holds its previous value in one or more paths through the always construct" {  } { { "src/top.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/top.v" 156 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1746502344265 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sseg5\[0\] top.v(156) " "Inferred latch for \"sseg5\[0\]\" at top.v(156)" {  } { { "src/top.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/top.v" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746502344267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sseg5\[1\] top.v(156) " "Inferred latch for \"sseg5\[1\]\" at top.v(156)" {  } { { "src/top.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/top.v" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746502344267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sseg5\[2\] top.v(156) " "Inferred latch for \"sseg5\[2\]\" at top.v(156)" {  } { { "src/top.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/top.v" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746502344267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sseg5\[3\] top.v(156) " "Inferred latch for \"sseg5\[3\]\" at top.v(156)" {  } { { "src/top.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/top.v" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746502344267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sseg5\[4\] top.v(156) " "Inferred latch for \"sseg5\[4\]\" at top.v(156)" {  } { { "src/top.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/top.v" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746502344267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sseg5\[5\] top.v(156) " "Inferred latch for \"sseg5\[5\]\" at top.v(156)" {  } { { "src/top.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/top.v" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746502344267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sseg5\[6\] top.v(156) " "Inferred latch for \"sseg5\[6\]\" at top.v(156)" {  } { { "src/top.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/top.v" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746502344267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sseg5\[7\] top.v(156) " "Inferred latch for \"sseg5\[7\]\" at top.v(156)" {  } { { "src/top.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/top.v" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746502344267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd4\[0\] top.v(156) " "Inferred latch for \"bcd4\[0\]\" at top.v(156)" {  } { { "src/top.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/top.v" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746502344267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd4\[1\] top.v(156) " "Inferred latch for \"bcd4\[1\]\" at top.v(156)" {  } { { "src/top.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/top.v" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746502344267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd4\[2\] top.v(156) " "Inferred latch for \"bcd4\[2\]\" at top.v(156)" {  } { { "src/top.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/top.v" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746502344267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd4\[3\] top.v(156) " "Inferred latch for \"bcd4\[3\]\" at top.v(156)" {  } { { "src/top.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/top.v" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746502344267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd5\[0\] top.v(156) " "Inferred latch for \"bcd5\[0\]\" at top.v(156)" {  } { { "src/top.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/top.v" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746502344267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd5\[1\] top.v(156) " "Inferred latch for \"bcd5\[1\]\" at top.v(156)" {  } { { "src/top.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/top.v" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746502344267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd5\[2\] top.v(156) " "Inferred latch for \"bcd5\[2\]\" at top.v(156)" {  } { { "src/top.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/top.v" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746502344267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd5\[3\] top.v(156) " "Inferred latch for \"bcd5\[3\]\" at top.v(156)" {  } { { "src/top.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/top.v" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746502344267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "start top.v(42) " "Inferred latch for \"start\" at top.v(42)" {  } { { "src/top.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/top.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746502344268 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state top.v(42) " "Inferred latch for \"state\" at top.v(42)" {  } { { "src/top.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/top.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746502344268 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable\[0\] top.v(42) " "Inferred latch for \"enable\[0\]\" at top.v(42)" {  } { { "src/top.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/top.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746502344268 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable\[1\] top.v(42) " "Inferred latch for \"enable\[1\]\" at top.v(42)" {  } { { "src/top.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/top.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746502344268 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable\[2\] top.v(42) " "Inferred latch for \"enable\[2\]\" at top.v(42)" {  } { { "src/top.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/top.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746502344268 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable\[3\] top.v(42) " "Inferred latch for \"enable\[3\]\" at top.v(42)" {  } { { "src/top.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/top.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746502344268 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart uart:uart_inst " "Elaborating entity \"uart\" for hierarchy \"uart:uart_inst\"" {  } { { "src/top.v" "uart_inst" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/top.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746502344290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx_specific_counter uart:uart_inst\|rx_specific_counter:counter " "Elaborating entity \"rx_specific_counter\" for hierarchy \"uart:uart_inst\|rx_specific_counter:counter\"" {  } { { "src/uart/uart.v" "counter" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/uart/uart.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746502344293 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 m_counter.v(25) " "Verilog HDL assignment warning at m_counter.v(25): truncated value with size 32 to match size of target (16)" {  } { { "src/uart/m_counter.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/uart/m_counter.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746502344295 "|top|uart:uart_inst|rx_specific_counter:counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo uart:uart_inst\|fifo:tx_fifo " "Elaborating entity \"fifo\" for hierarchy \"uart:uart_inst\|fifo:tx_fifo\"" {  } { { "src/uart/uart.v" "tx_fifo" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/uart/uart.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746502344296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx uart:uart_inst\|uart_rx:rx_inst " "Elaborating entity \"uart_rx\" for hierarchy \"uart:uart_inst\|uart_rx:rx_inst\"" {  } { { "src/uart/uart.v" "rx_inst" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/uart/uart.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746502344299 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_rx.v(57) " "Verilog HDL assignment warning at uart_rx.v(57): truncated value with size 32 to match size of target (1)" {  } { { "src/uart/uart_rx.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/uart/uart_rx.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746502344301 "|top|uart:uart_inst|uart_rx:rx_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart_rx.v(82) " "Verilog HDL assignment warning at uart_rx.v(82): truncated value with size 32 to match size of target (8)" {  } { { "src/uart/uart_rx.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/uart/uart_rx.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746502344301 "|top|uart:uart_inst|uart_rx:rx_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart_rx.v(85) " "Verilog HDL assignment warning at uart_rx.v(85): truncated value with size 32 to match size of target (8)" {  } { { "src/uart/uart_rx.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/uart/uart_rx.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746502344301 "|top|uart:uart_inst|uart_rx:rx_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_rx.v(94) " "Verilog HDL assignment warning at uart_rx.v(94): truncated value with size 32 to match size of target (1)" {  } { { "src/uart/uart_rx.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/uart/uart_rx.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746502344301 "|top|uart:uart_inst|uart_rx:rx_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 uart_rx.v(115) " "Verilog HDL assignment warning at uart_rx.v(115): truncated value with size 32 to match size of target (5)" {  } { { "src/uart/uart_rx.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/uart/uart_rx.v" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746502344301 "|top|uart:uart_inst|uart_rx:rx_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_rx.v(125) " "Verilog HDL assignment warning at uart_rx.v(125): truncated value with size 32 to match size of target (4)" {  } { { "src/uart/uart_rx.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/uart/uart_rx.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746502344302 "|top|uart:uart_inst|uart_rx:rx_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 uart_rx.v(127) " "Verilog HDL assignment warning at uart_rx.v(127): truncated value with size 32 to match size of target (5)" {  } { { "src/uart/uart_rx.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/uart/uart_rx.v" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746502344302 "|top|uart:uart_inst|uart_rx:rx_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 uart_rx.v(136) " "Verilog HDL assignment warning at uart_rx.v(136): truncated value with size 32 to match size of target (5)" {  } { { "src/uart/uart_rx.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/uart/uart_rx.v" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746502344302 "|top|uart:uart_inst|uart_rx:rx_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "division uart:uart_inst\|uart_rx:rx_inst\|division:divide " "Elaborating entity \"division\" for hierarchy \"uart:uart_inst\|uart_rx:rx_inst\|division:divide\"" {  } { { "src/uart/uart_rx.v" "divide" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/uart/uart_rx.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746502344302 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 division.v(58) " "Verilog HDL assignment warning at division.v(58): truncated value with size 32 to match size of target (10)" {  } { { "src/uart/division.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/uart/division.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746502344305 "|top|uart:uart_inst|uart_rx:rx_inst|division:divide"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx uart:uart_inst\|uart_tx:tx_inst " "Elaborating entity \"uart_tx\" for hierarchy \"uart:uart_inst\|uart_tx:tx_inst\"" {  } { { "src/uart/uart.v" "tx_inst" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/uart/uart.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746502344305 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 uart_tx.v(53) " "Verilog HDL assignment warning at uart_tx.v(53): truncated value with size 32 to match size of target (5)" {  } { { "src/uart/uart_tx.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/uart/uart_tx.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746502344306 "|top|uart:uart_inst|uart_tx:tx_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_tx.v(65) " "Verilog HDL assignment warning at uart_tx.v(65): truncated value with size 32 to match size of target (4)" {  } { { "src/uart/uart_tx.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/uart/uart_tx.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746502344306 "|top|uart:uart_inst|uart_tx:tx_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 uart_tx.v(69) " "Verilog HDL assignment warning at uart_tx.v(69): truncated value with size 32 to match size of target (5)" {  } { { "src/uart/uart_tx.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/uart/uart_tx.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746502344306 "|top|uart:uart_inst|uart_tx:tx_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 uart_tx.v(80) " "Verilog HDL assignment warning at uart_tx.v(80): truncated value with size 32 to match size of target (5)" {  } { { "src/uart/uart_tx.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/uart/uart_tx.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746502344306 "|top|uart:uart_inst|uart_tx:tx_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "math_expression math_expression:me " "Elaborating entity \"math_expression\" for hierarchy \"math_expression:me\"" {  } { { "src/top.v" "me" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/top.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746502344308 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 design.v(68) " "Verilog HDL assignment warning at design.v(68): truncated value with size 32 to match size of target (6)" {  } { { "src/design.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/design.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746502344308 "|top|math_expression:me"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin2bcd bin2bcd:conv " "Elaborating entity \"bin2bcd\" for hierarchy \"bin2bcd:conv\"" {  } { { "src/top.v" "conv" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/top.v" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746502344317 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bin2bcd.v(49) " "Verilog HDL assignment warning at bin2bcd.v(49): truncated value with size 32 to match size of target (4)" {  } { { "src/bin2bcd.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/bin2bcd.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746502344319 "|top|bin2bcd:conv"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd2sseg_active_low bcd2sseg_active_low:bcd2ssg " "Elaborating entity \"bcd2sseg_active_low\" for hierarchy \"bcd2sseg_active_low:bcd2ssg\"" {  } { { "src/top.v" "bcd2ssg" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/top.v" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746502344329 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "uart:uart_inst\|fifo:rx_fifo\|mem " "RAM logic \"uart:uart_inst\|fifo:rx_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "src/uart/fifo.v" "mem" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/uart/fifo.v" 24 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1746502344623 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1746502344623 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "math_expression:me\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"math_expression:me\|Mult0\"" {  } { { "src/design.v" "Mult0" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/design.v" 75 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1746502344823 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1746502344823 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "math_expression:me\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"math_expression:me\|lpm_mult:Mult0\"" {  } { { "src/design.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/design.v" 75 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746502344858 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "math_expression:me\|lpm_mult:Mult0 " "Instantiated megafunction \"math_expression:me\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 6 " "Parameter \"LPM_WIDTHA\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746502344858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 5 " "Parameter \"LPM_WIDTHB\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746502344858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 11 " "Parameter \"LPM_WIDTHP\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746502344858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 11 " "Parameter \"LPM_WIDTHR\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746502344858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746502344858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746502344858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746502344858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746502344858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746502344858 ""}  } { { "src/design.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/design.v" 75 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1746502344858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_jds.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_jds.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_jds " "Found entity 1: mult_jds" {  } { { "db/mult_jds.tdf" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/db/mult_jds.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746502344908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746502344908 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1746502345123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "start " "Latch start has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uart:uart_inst\|fifo:rx_fifo\|state.EMPTY " "Ports D and ENA on the latch are fed by the same signal uart:uart_inst\|fifo:rx_fifo\|state.EMPTY" {  } { { "src/uart/fifo.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/uart/fifo.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1746502345133 ""}  } { { "src/top.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/top.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1746502345133 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "enable\[0\] " "Latch enable\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA enable\[1\] " "Ports D and ENA on the latch are fed by the same signal enable\[1\]" {  } { { "src/top.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/top.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1746502345133 ""}  } { { "src/top.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/top.v" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1746502345133 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "enable\[1\] " "Latch enable\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA enable\[2\] " "Ports D and ENA on the latch are fed by the same signal enable\[2\]" {  } { { "src/top.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/top.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1746502345133 ""}  } { { "src/top.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/top.v" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1746502345133 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "enable\[2\] " "Latch enable\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state " "Ports D and ENA on the latch are fed by the same signal state" {  } { { "src/top.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/top.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1746502345133 ""}  } { { "src/top.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/top.v" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1746502345133 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state " "Latch state has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state " "Ports D and ENA on the latch are fed by the same signal state" {  } { { "src/top.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/top.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1746502345133 ""}  } { { "src/top.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/top.v" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1746502345133 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "src/top.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/top.v" 166 -1 0 } } { "src/uart/m_counter.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/uart/m_counter.v" 18 -1 0 } } { "src/uart/fifo.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/uart/fifo.v" 18 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1746502345136 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1746502345136 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bin2bcd:conv\|bin_reg\[15\] bin2bcd:conv\|bin_reg\[15\]~_emulated bin2bcd:conv\|bin_reg\[15\]~1 " "Register \"bin2bcd:conv\|bin_reg\[15\]\" is converted into an equivalent circuit using register \"bin2bcd:conv\|bin_reg\[15\]~_emulated\" and latch \"bin2bcd:conv\|bin_reg\[15\]~1\"" {  } { { "src/bin2bcd.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/bin2bcd.v" 34 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1746502345137 "|top|bin2bcd:conv|bin_reg[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bin2bcd:conv\|bin_reg\[14\] bin2bcd:conv\|bin_reg\[14\]~_emulated bin2bcd:conv\|bin_reg\[15\]~1 " "Register \"bin2bcd:conv\|bin_reg\[14\]\" is converted into an equivalent circuit using register \"bin2bcd:conv\|bin_reg\[14\]~_emulated\" and latch \"bin2bcd:conv\|bin_reg\[15\]~1\"" {  } { { "src/bin2bcd.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/bin2bcd.v" 34 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1746502345137 "|top|bin2bcd:conv|bin_reg[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bin2bcd:conv\|bin_reg\[13\] bin2bcd:conv\|bin_reg\[13\]~_emulated bin2bcd:conv\|bin_reg\[15\]~1 " "Register \"bin2bcd:conv\|bin_reg\[13\]\" is converted into an equivalent circuit using register \"bin2bcd:conv\|bin_reg\[13\]~_emulated\" and latch \"bin2bcd:conv\|bin_reg\[15\]~1\"" {  } { { "src/bin2bcd.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/bin2bcd.v" 34 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1746502345137 "|top|bin2bcd:conv|bin_reg[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bin2bcd:conv\|bin_reg\[12\] bin2bcd:conv\|bin_reg\[12\]~_emulated bin2bcd:conv\|bin_reg\[15\]~1 " "Register \"bin2bcd:conv\|bin_reg\[12\]\" is converted into an equivalent circuit using register \"bin2bcd:conv\|bin_reg\[12\]~_emulated\" and latch \"bin2bcd:conv\|bin_reg\[15\]~1\"" {  } { { "src/bin2bcd.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/bin2bcd.v" 34 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1746502345137 "|top|bin2bcd:conv|bin_reg[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bin2bcd:conv\|bin_reg\[11\] bin2bcd:conv\|bin_reg\[11\]~_emulated bin2bcd:conv\|bin_reg\[15\]~1 " "Register \"bin2bcd:conv\|bin_reg\[11\]\" is converted into an equivalent circuit using register \"bin2bcd:conv\|bin_reg\[11\]~_emulated\" and latch \"bin2bcd:conv\|bin_reg\[15\]~1\"" {  } { { "src/bin2bcd.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/bin2bcd.v" 34 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1746502345137 "|top|bin2bcd:conv|bin_reg[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bin2bcd:conv\|bin_reg\[10\] bin2bcd:conv\|bin_reg\[10\]~_emulated bin2bcd:conv\|bin_reg\[10\]~13 " "Register \"bin2bcd:conv\|bin_reg\[10\]\" is converted into an equivalent circuit using register \"bin2bcd:conv\|bin_reg\[10\]~_emulated\" and latch \"bin2bcd:conv\|bin_reg\[10\]~13\"" {  } { { "src/bin2bcd.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/bin2bcd.v" 34 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1746502345137 "|top|bin2bcd:conv|bin_reg[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bin2bcd:conv\|bin_reg\[9\] bin2bcd:conv\|bin_reg\[9\]~_emulated bin2bcd:conv\|bin_reg\[9\]~17 " "Register \"bin2bcd:conv\|bin_reg\[9\]\" is converted into an equivalent circuit using register \"bin2bcd:conv\|bin_reg\[9\]~_emulated\" and latch \"bin2bcd:conv\|bin_reg\[9\]~17\"" {  } { { "src/bin2bcd.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/bin2bcd.v" 34 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1746502345137 "|top|bin2bcd:conv|bin_reg[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bin2bcd:conv\|bin_reg\[8\] bin2bcd:conv\|bin_reg\[8\]~_emulated bin2bcd:conv\|bin_reg\[8\]~21 " "Register \"bin2bcd:conv\|bin_reg\[8\]\" is converted into an equivalent circuit using register \"bin2bcd:conv\|bin_reg\[8\]~_emulated\" and latch \"bin2bcd:conv\|bin_reg\[8\]~21\"" {  } { { "src/bin2bcd.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/bin2bcd.v" 34 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1746502345137 "|top|bin2bcd:conv|bin_reg[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bin2bcd:conv\|bin_reg\[7\] bin2bcd:conv\|bin_reg\[7\]~_emulated bin2bcd:conv\|bin_reg\[7\]~25 " "Register \"bin2bcd:conv\|bin_reg\[7\]\" is converted into an equivalent circuit using register \"bin2bcd:conv\|bin_reg\[7\]~_emulated\" and latch \"bin2bcd:conv\|bin_reg\[7\]~25\"" {  } { { "src/bin2bcd.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/bin2bcd.v" 34 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1746502345137 "|top|bin2bcd:conv|bin_reg[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bin2bcd:conv\|bin_reg\[6\] bin2bcd:conv\|bin_reg\[6\]~_emulated bin2bcd:conv\|bin_reg\[6\]~29 " "Register \"bin2bcd:conv\|bin_reg\[6\]\" is converted into an equivalent circuit using register \"bin2bcd:conv\|bin_reg\[6\]~_emulated\" and latch \"bin2bcd:conv\|bin_reg\[6\]~29\"" {  } { { "src/bin2bcd.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/bin2bcd.v" 34 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1746502345137 "|top|bin2bcd:conv|bin_reg[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bin2bcd:conv\|bin_reg\[5\] bin2bcd:conv\|bin_reg\[5\]~_emulated bin2bcd:conv\|bin_reg\[5\]~33 " "Register \"bin2bcd:conv\|bin_reg\[5\]\" is converted into an equivalent circuit using register \"bin2bcd:conv\|bin_reg\[5\]~_emulated\" and latch \"bin2bcd:conv\|bin_reg\[5\]~33\"" {  } { { "src/bin2bcd.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/bin2bcd.v" 34 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1746502345137 "|top|bin2bcd:conv|bin_reg[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bin2bcd:conv\|bin_reg\[4\] bin2bcd:conv\|bin_reg\[4\]~_emulated bin2bcd:conv\|bin_reg\[4\]~37 " "Register \"bin2bcd:conv\|bin_reg\[4\]\" is converted into an equivalent circuit using register \"bin2bcd:conv\|bin_reg\[4\]~_emulated\" and latch \"bin2bcd:conv\|bin_reg\[4\]~37\"" {  } { { "src/bin2bcd.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/bin2bcd.v" 34 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1746502345137 "|top|bin2bcd:conv|bin_reg[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bin2bcd:conv\|bin_reg\[3\] bin2bcd:conv\|bin_reg\[3\]~_emulated bin2bcd:conv\|bin_reg\[3\]~41 " "Register \"bin2bcd:conv\|bin_reg\[3\]\" is converted into an equivalent circuit using register \"bin2bcd:conv\|bin_reg\[3\]~_emulated\" and latch \"bin2bcd:conv\|bin_reg\[3\]~41\"" {  } { { "src/bin2bcd.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/bin2bcd.v" 34 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1746502345137 "|top|bin2bcd:conv|bin_reg[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bin2bcd:conv\|bin_reg\[2\] bin2bcd:conv\|bin_reg\[2\]~_emulated bin2bcd:conv\|bin_reg\[2\]~45 " "Register \"bin2bcd:conv\|bin_reg\[2\]\" is converted into an equivalent circuit using register \"bin2bcd:conv\|bin_reg\[2\]~_emulated\" and latch \"bin2bcd:conv\|bin_reg\[2\]~45\"" {  } { { "src/bin2bcd.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/bin2bcd.v" 34 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1746502345137 "|top|bin2bcd:conv|bin_reg[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bin2bcd:conv\|bin_reg\[1\] bin2bcd:conv\|bin_reg\[1\]~_emulated bin2bcd:conv\|bin_reg\[1\]~49 " "Register \"bin2bcd:conv\|bin_reg\[1\]\" is converted into an equivalent circuit using register \"bin2bcd:conv\|bin_reg\[1\]~_emulated\" and latch \"bin2bcd:conv\|bin_reg\[1\]~49\"" {  } { { "src/bin2bcd.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/bin2bcd.v" 34 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1746502345137 "|top|bin2bcd:conv|bin_reg[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bin2bcd:conv\|bin_reg\[0\] bin2bcd:conv\|bin_reg\[0\]~_emulated bin2bcd:conv\|bin_reg\[0\]~53 " "Register \"bin2bcd:conv\|bin_reg\[0\]\" is converted into an equivalent circuit using register \"bin2bcd:conv\|bin_reg\[0\]~_emulated\" and latch \"bin2bcd:conv\|bin_reg\[0\]~53\"" {  } { { "src/bin2bcd.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/bin2bcd.v" 34 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1746502345137 "|top|bin2bcd:conv|bin_reg[0]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1746502345137 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sseg3\[7\] VCC " "Pin \"sseg3\[7\]\" is stuck at VCC" {  } { { "src/top.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/top.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746502345282 "|top|sseg3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sseg2\[7\] VCC " "Pin \"sseg2\[7\]\" is stuck at VCC" {  } { { "src/top.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/top.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746502345282 "|top|sseg2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sseg1\[7\] VCC " "Pin \"sseg1\[7\]\" is stuck at VCC" {  } { { "src/top.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/top.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746502345282 "|top|sseg1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sseg0\[7\] VCC " "Pin \"sseg0\[7\]\" is stuck at VCC" {  } { { "src/top.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/top.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746502345282 "|top|sseg0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sseg5\[0\] VCC " "Pin \"sseg5\[0\]\" is stuck at VCC" {  } { { "src/top.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/top.v" 156 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746502345282 "|top|sseg5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sseg5\[1\] VCC " "Pin \"sseg5\[1\]\" is stuck at VCC" {  } { { "src/top.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/top.v" 156 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746502345282 "|top|sseg5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sseg5\[2\] VCC " "Pin \"sseg5\[2\]\" is stuck at VCC" {  } { { "src/top.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/top.v" 156 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746502345282 "|top|sseg5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sseg5\[3\] VCC " "Pin \"sseg5\[3\]\" is stuck at VCC" {  } { { "src/top.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/top.v" 156 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746502345282 "|top|sseg5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sseg5\[4\] VCC " "Pin \"sseg5\[4\]\" is stuck at VCC" {  } { { "src/top.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/top.v" 156 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746502345282 "|top|sseg5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sseg5\[5\] VCC " "Pin \"sseg5\[5\]\" is stuck at VCC" {  } { { "src/top.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/top.v" 156 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746502345282 "|top|sseg5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sseg5\[6\] VCC " "Pin \"sseg5\[6\]\" is stuck at VCC" {  } { { "src/top.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/top.v" 156 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746502345282 "|top|sseg5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sseg5\[7\] VCC " "Pin \"sseg5\[7\]\" is stuck at VCC" {  } { { "src/top.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/top.v" 156 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746502345282 "|top|sseg5[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sseg4\[0\] VCC " "Pin \"sseg4\[0\]\" is stuck at VCC" {  } { { "src/top.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/top.v" 166 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746502345282 "|top|sseg4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sseg4\[1\] VCC " "Pin \"sseg4\[1\]\" is stuck at VCC" {  } { { "src/top.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/top.v" 166 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746502345282 "|top|sseg4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sseg4\[2\] VCC " "Pin \"sseg4\[2\]\" is stuck at VCC" {  } { { "src/top.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/top.v" 166 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746502345282 "|top|sseg4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sseg4\[3\] VCC " "Pin \"sseg4\[3\]\" is stuck at VCC" {  } { { "src/top.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/top.v" 166 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746502345282 "|top|sseg4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sseg4\[4\] VCC " "Pin \"sseg4\[4\]\" is stuck at VCC" {  } { { "src/top.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/top.v" 166 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746502345282 "|top|sseg4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sseg4\[5\] VCC " "Pin \"sseg4\[5\]\" is stuck at VCC" {  } { { "src/top.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/top.v" 166 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746502345282 "|top|sseg4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sseg4\[7\] VCC " "Pin \"sseg4\[7\]\" is stuck at VCC" {  } { { "src/top.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/top.v" 166 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746502345282 "|top|sseg4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "tx VCC " "Pin \"tx\" is stuck at VCC" {  } { { "src/top.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/top.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746502345282 "|top|tx"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1746502345282 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1746502345380 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1746502345919 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "math_expression:me\|q\[0\]~31 " "Logic cell \"math_expression:me\|q\[0\]~31\"" {  } { { "src/design.v" "q\[0\]~31" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/design.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1746502345925 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1746502345925 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/user1111/Documents/DigitalDesign/temporary/output_files/test.map.smsg " "Generated suppressed messages file C:/Users/user1111/Documents/DigitalDesign/temporary/output_files/test.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746502345980 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1746502346159 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746502346159 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "837 " "Implemented 837 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1746502346265 ""} { "Info" "ICUT_CUT_TM_OPINS" "51 " "Implemented 51 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1746502346265 ""} { "Info" "ICUT_CUT_TM_LCELLS" "782 " "Implemented 782 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1746502346265 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1746502346265 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1746502346265 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 82 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 82 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4804 " "Peak virtual memory: 4804 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1746502346283 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May  6 09:32:26 2025 " "Processing ended: Tue May  6 09:32:26 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1746502346283 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1746502346283 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1746502346283 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1746502346283 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1746502347429 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1746502347429 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May  6 09:32:27 2025 " "Processing started: Tue May  6 09:32:27 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1746502347429 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1746502347429 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off test -c test " "Command: quartus_fit --read_settings_files=off --write_settings_files=off test -c test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1746502347429 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1746502347540 ""}
{ "Info" "0" "" "Project  = test" {  } {  } 0 0 "Project  = test" 0 0 "Fitter" 0 0 1746502347540 ""}
{ "Info" "0" "" "Revision = test" {  } {  } 0 0 "Revision = test" 0 0 "Fitter" 0 0 1746502347540 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1746502347641 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1746502347642 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "test 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"test\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1746502347659 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1746502347710 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1746502347710 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1746502347922 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1746502347929 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1746502348063 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1746502348063 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484A7G " "Device 10M16DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1746502348063 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1746502348063 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1746502348063 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1746502348063 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484A7G " "Device 10M25DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1746502348063 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1746502348063 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1746502348063 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1746502348063 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1746502348063 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1746502348063 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1746502348063 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1746502348063 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/user1111/Documents/DigitalDesign/temporary/" { { 0 { 0 ""} 0 1654 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1746502348069 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/user1111/Documents/DigitalDesign/temporary/" { { 0 { 0 ""} 0 1656 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1746502348069 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/user1111/Documents/DigitalDesign/temporary/" { { 0 { 0 ""} 0 1658 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1746502348069 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/user1111/Documents/DigitalDesign/temporary/" { { 0 { 0 ""} 0 1660 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1746502348069 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/user1111/Documents/DigitalDesign/temporary/" { { 0 { 0 ""} 0 1662 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1746502348069 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/user1111/Documents/DigitalDesign/temporary/" { { 0 { 0 ""} 0 1664 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1746502348069 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/user1111/Documents/DigitalDesign/temporary/" { { 0 { 0 ""} 0 1666 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1746502348069 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/user1111/Documents/DigitalDesign/temporary/" { { 0 { 0 ""} 0 1668 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1746502348069 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1746502348069 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1746502348070 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1746502348070 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1746502348070 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1746502348070 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1746502348072 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "17 " "The Timing Analyzer is analyzing 17 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1746502348848 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "test.sdc " "Synopsys Design Constraints File file not found: 'test.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1746502348849 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1746502348849 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1746502348858 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1746502348858 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1746502348858 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node clk~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1746502348923 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart:uart_inst\|fifo:rx_fifo\|state.EMPTY " "Destination node uart:uart_inst\|fifo:rx_fifo\|state.EMPTY" {  } { { "src/uart/fifo.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/uart/fifo.v" 19 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user1111/Documents/DigitalDesign/temporary/" { { 0 { 0 ""} 0 722 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1746502348923 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart:uart_inst\|fifo:rx_fifo\|mem~44 " "Destination node uart:uart_inst\|fifo:rx_fifo\|mem~44" {  } { { "src/uart/fifo.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/uart/fifo.v" 24 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user1111/Documents/DigitalDesign/temporary/" { { 0 { 0 ""} 0 799 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1746502348923 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart:uart_inst\|fifo:rx_fifo\|read_addr\[0\] " "Destination node uart:uart_inst\|fifo:rx_fifo\|read_addr\[0\]" {  } { { "src/uart/fifo.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/uart/fifo.v" 40 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user1111/Documents/DigitalDesign/temporary/" { { 0 { 0 ""} 0 721 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1746502348923 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart:uart_inst\|fifo:rx_fifo\|mem~52 " "Destination node uart:uart_inst\|fifo:rx_fifo\|mem~52" {  } { { "src/uart/fifo.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/uart/fifo.v" 24 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user1111/Documents/DigitalDesign/temporary/" { { 0 { 0 ""} 0 807 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1746502348923 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart:uart_inst\|fifo:rx_fifo\|read_addr\[1\] " "Destination node uart:uart_inst\|fifo:rx_fifo\|read_addr\[1\]" {  } { { "src/uart/fifo.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/uart/fifo.v" 40 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user1111/Documents/DigitalDesign/temporary/" { { 0 { 0 ""} 0 720 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1746502348923 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart:uart_inst\|fifo:rx_fifo\|mem~36 " "Destination node uart:uart_inst\|fifo:rx_fifo\|mem~36" {  } { { "src/uart/fifo.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/uart/fifo.v" 24 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user1111/Documents/DigitalDesign/temporary/" { { 0 { 0 ""} 0 791 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1746502348923 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart:uart_inst\|fifo:rx_fifo\|mem~60 " "Destination node uart:uart_inst\|fifo:rx_fifo\|mem~60" {  } { { "src/uart/fifo.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/uart/fifo.v" 24 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user1111/Documents/DigitalDesign/temporary/" { { 0 { 0 ""} 0 815 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1746502348923 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart:uart_inst\|fifo:rx_fifo\|mem~46 " "Destination node uart:uart_inst\|fifo:rx_fifo\|mem~46" {  } { { "src/uart/fifo.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/uart/fifo.v" 24 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user1111/Documents/DigitalDesign/temporary/" { { 0 { 0 ""} 0 801 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1746502348923 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart:uart_inst\|fifo:rx_fifo\|mem~54 " "Destination node uart:uart_inst\|fifo:rx_fifo\|mem~54" {  } { { "src/uart/fifo.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/uart/fifo.v" 24 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user1111/Documents/DigitalDesign/temporary/" { { 0 { 0 ""} 0 809 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1746502348923 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart:uart_inst\|fifo:rx_fifo\|mem~38 " "Destination node uart:uart_inst\|fifo:rx_fifo\|mem~38" {  } { { "src/uart/fifo.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/uart/fifo.v" 24 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user1111/Documents/DigitalDesign/temporary/" { { 0 { 0 ""} 0 793 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1746502348923 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1746502348923 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1746502348923 ""}  } { { "src/top.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/top.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user1111/Documents/DigitalDesign/temporary/" { { 0 { 0 ""} 0 1646 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1746502348923 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "enable\[0\]~3  " "Automatically promoted node enable\[0\]~3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1746502348923 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "enable\[2\] " "Destination node enable\[2\]" {  } { { "src/top.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/top.v" 42 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user1111/Documents/DigitalDesign/temporary/" { { 0 { 0 ""} 0 659 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1746502348923 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1746502348923 ""}  } { { "src/top.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/top.v" 42 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user1111/Documents/DigitalDesign/temporary/" { { 0 { 0 ""} 0 1446 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1746502348923 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1746502349332 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1746502349334 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1746502349334 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1746502349335 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1746502349340 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1746502349343 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1746502349393 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "11 Embedded multiplier block " "Packed 11 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1746502349395 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1746502349395 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1746502349515 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1746502349520 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1746502350791 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1746502351000 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1746502351023 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1746502353796 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1746502353796 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1746502354376 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "6 X45_Y44 X55_Y54 " "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X45_Y44 to location X55_Y54" {  } { { "loc" "" { Generic "C:/Users/user1111/Documents/DigitalDesign/temporary/" { { 1 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X45_Y44 to location X55_Y54"} { { 12 { 0 ""} 45 44 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1746502355981 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1746502355981 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1746502357641 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1746502357641 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1746502357648 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.92 " "Total time spent on timing analysis during the Fitter is 0.92 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1746502357880 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1746502357893 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1746502358378 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1746502358378 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1746502358975 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1746502360123 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "2 MAX 10 " "2 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk 3.3-V LVTTL P11 " "Pin clk uses I/O standard 3.3-V LVTTL at P11" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { clk } } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "src/top.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/top.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user1111/Documents/DigitalDesign/temporary/" { { 0 { 0 ""} 0 71 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1746502360373 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rx 3.3-V LVTTL V9 " "Pin rx uses I/O standard 3.3-V LVTTL at V9" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { rx } } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rx" } } } } { "src/top.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/top.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user1111/Documents/DigitalDesign/temporary/" { { 0 { 0 ""} 0 73 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1746502360373 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1746502360373 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/user1111/Documents/DigitalDesign/temporary/output_files/test.fit.smsg " "Generated suppressed messages file C:/Users/user1111/Documents/DigitalDesign/temporary/output_files/test.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1746502360450 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5767 " "Peak virtual memory: 5767 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1746502360961 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May  6 09:32:40 2025 " "Processing ended: Tue May  6 09:32:40 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1746502360961 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1746502360961 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1746502360961 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1746502360961 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1746502361998 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1746502361999 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May  6 09:32:41 2025 " "Processing started: Tue May  6 09:32:41 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1746502361999 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1746502361999 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off test -c test " "Command: quartus_asm --read_settings_files=off --write_settings_files=off test -c test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1746502361999 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1746502362251 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1746502363560 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1746502363672 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4721 " "Peak virtual memory: 4721 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1746502364370 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May  6 09:32:44 2025 " "Processing ended: Tue May  6 09:32:44 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1746502364370 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1746502364370 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1746502364370 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1746502364370 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1746502365040 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1746502365533 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1746502365533 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May  6 09:32:45 2025 " "Processing started: Tue May  6 09:32:45 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1746502365533 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1746502365533 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta test -c test " "Command: quartus_sta test -c test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1746502365533 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1746502365635 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1746502365802 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1746502365802 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1746502365843 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1746502365843 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "17 " "The Timing Analyzer is analyzing 17 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1746502366064 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "test.sdc " "Synopsys Design Constraints File file not found: 'test.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1746502366089 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1746502366089 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1746502366094 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name reset reset " "create_clock -period 1.000 -name reset reset" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1746502366094 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1746502366094 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1746502366104 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1746502366104 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1746502366105 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1746502366118 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1746502366130 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1746502366136 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.939 " "Worst-case setup slack is -5.939" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746502366148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746502366148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.939             -67.645 reset  " "   -5.939             -67.645 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746502366148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.828           -1030.350 clk  " "   -5.828           -1030.350 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746502366148 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1746502366148 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.259 " "Worst-case hold slack is 0.259" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746502366162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746502366162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.259               0.000 clk  " "    0.259               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746502366162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.802               0.000 reset  " "    0.802               0.000 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746502366162 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1746502366162 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.108 " "Worst-case recovery slack is -2.108" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746502366170 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746502366170 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.108            -635.499 clk  " "   -2.108            -635.499 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746502366170 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.089              -1.089 reset  " "   -1.089              -1.089 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746502366170 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1746502366170 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.604 " "Worst-case removal slack is 0.604" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746502366192 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746502366192 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.604               0.000 reset  " "    0.604               0.000 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746502366192 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.052               0.000 clk  " "    1.052               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746502366192 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1746502366192 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746502366194 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746502366194 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -676.577 clk  " "   -3.000            -676.577 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746502366194 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 reset  " "   -3.000              -3.000 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746502366194 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1746502366194 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1746502366212 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1746502366237 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1746502366886 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1746502366985 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1746502367000 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.359 " "Worst-case setup slack is -5.359" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746502367019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746502367019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.359             -61.238 reset  " "   -5.359             -61.238 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746502367019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.239            -913.454 clk  " "   -5.239            -913.454 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746502367019 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1746502367019 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.252 " "Worst-case hold slack is 0.252" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746502367026 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746502367026 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.252               0.000 clk  " "    0.252               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746502367026 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.753               0.000 reset  " "    0.753               0.000 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746502367026 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1746502367026 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.868 " "Worst-case recovery slack is -1.868" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746502367041 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746502367041 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.868            -562.764 clk  " "   -1.868            -562.764 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746502367041 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.948              -0.948 reset  " "   -0.948              -0.948 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746502367041 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1746502367041 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.537 " "Worst-case removal slack is 0.537" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746502367048 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746502367048 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.537               0.000 reset  " "    0.537               0.000 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746502367048 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.110               0.000 clk  " "    1.110               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746502367048 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1746502367048 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746502367068 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746502367068 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -676.434 clk  " "   -3.000            -676.434 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746502367068 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 reset  " "   -3.000              -3.000 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746502367068 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1746502367068 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1746502367092 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1746502367256 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1746502367261 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.175 " "Worst-case setup slack is -2.175" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746502367264 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746502367264 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.175            -236.496 clk  " "   -2.175            -236.496 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746502367264 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.158             -21.133 reset  " "   -2.158             -21.133 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746502367264 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1746502367264 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.041 " "Worst-case hold slack is 0.041" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746502367283 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746502367283 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.041               0.000 clk  " "    0.041               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746502367283 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.290               0.000 reset  " "    0.290               0.000 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746502367283 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1746502367283 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.042 " "Worst-case recovery slack is -1.042" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746502367287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746502367287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.042            -314.832 clk  " "   -1.042            -314.832 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746502367287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.066               0.000 reset  " "    0.066               0.000 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746502367287 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1746502367287 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.253 " "Worst-case removal slack is 0.253" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746502367312 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746502367312 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.253               0.000 reset  " "    0.253               0.000 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746502367312 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.304               0.000 clk  " "    0.304               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746502367312 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1746502367312 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746502367316 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746502367316 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -541.452 clk  " "   -3.000            -541.452 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746502367316 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 reset  " "   -3.000              -3.000 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746502367316 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1746502367316 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1746502368170 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1746502368171 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4860 " "Peak virtual memory: 4860 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1746502368340 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May  6 09:32:48 2025 " "Processing ended: Tue May  6 09:32:48 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1746502368340 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1746502368340 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1746502368340 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1746502368340 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1746502369372 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1746502369373 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May  6 09:32:49 2025 " "Processing started: Tue May  6 09:32:49 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1746502369373 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1746502369373 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off test -c test " "Command: quartus_eda --read_settings_files=off --write_settings_files=off test -c test" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1746502369373 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1746502369770 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "test.vo C:/Users/user1111/Documents/DigitalDesign/temporary/simulation/questa/ simulation " "Generated file test.vo in folder \"C:/Users/user1111/Documents/DigitalDesign/temporary/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1746502369898 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4647 " "Peak virtual memory: 4647 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1746502369932 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May  6 09:32:49 2025 " "Processing ended: Tue May  6 09:32:49 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1746502369932 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1746502369932 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1746502369932 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1746502369932 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 96 s " "Quartus Prime Full Compilation was successful. 0 errors, 96 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1746502370610 ""}
