// Seed: 116493815
module module_0 (
    output supply1 id_0,
    output tri1 id_1,
    output uwire id_2,
    output wor id_3,
    output wor id_4,
    input supply0 id_5,
    output tri id_6,
    input tri0 id_7,
    output wor id_8,
    input wor id_9,
    output tri1 id_10
);
  wire id_12;
  assign id_2 = 1;
  wire id_13;
  assign id_12 = id_12;
endmodule
module module_1 (
    output supply1 id_0,
    input tri id_1,
    input supply1 id_2,
    input wand id_3,
    input supply1 id_4,
    output supply0 id_5,
    input wor id_6
);
  supply0 id_8 = id_4;
  wire id_9;
  reg id_10, id_11;
  assign id_10 = 1 == id_10;
  initial begin
    id_11 = #id_12 1;
  end
  wire id_13;
  module_0(
      id_8, id_0, id_8, id_8, id_5, id_4, id_8, id_6, id_5, id_8, id_0
  );
  wire id_14;
  wire id_15;
endmodule
