// Seed: 184499350
module module_0 (
    input  wor   id_0,
    output uwire id_1
);
  assign id_1 = -1;
  assign module_1.id_2 = 0;
endmodule
module module_1 #(
    parameter id_3 = 32'd12
) (
    output supply0 id_0,
    input supply0 id_1,
    input wor id_2,
    input wor _id_3,
    output wire id_4,
    output supply0 id_5
);
  logic [7:0][id_3 : !  -1] id_7;
  module_0 modCall_1 (
      id_2,
      id_0
  );
  assign id_7[1] = id_1 - ~id_2;
endmodule
module module_2 (
    output uwire id_0,
    output wor   id_1,
    inout  tri1  id_2
);
  assign id_0 = 1;
  wire  id_4;
  wire  id_5;
  logic id_6 = id_4;
  module_0 modCall_1 (
      id_2,
      id_0
  );
  assign modCall_1.id_0 = 0;
  parameter id_7 = 1;
endmodule
