# design-and-simulate-8-bit-parity-generator-using-verilog