
easy-phi_fw.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000cf68  00080000  00080000  00008000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  0008cf68  0008cf68  00014f68  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     00000ae8  20070000  0008cf70  00018000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          00001150  20070ae8  0008da58  00018ae8  2**2
                  ALLOC
  4 .stack        00002000  20071c38  0008eba8  00018ae8  2**0
                  ALLOC
  5 .ARM.attributes 00000029  00000000  00000000  00018ae8  2**0
                  CONTENTS, READONLY
  6 .comment      00000071  00000000  00000000  00018b11  2**0
                  CONTENTS, READONLY
  7 .debug_info   0002db6a  00000000  00000000  00018b82  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 000083d6  00000000  00000000  000466ec  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    00017f4d  00000000  00000000  0004eac2  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00001b48  00000000  00000000  00066a10  2**3
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00001f50  00000000  00000000  00068558  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  00024b37  00000000  00000000  0006a4a8  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   0002f563  00000000  00000000  0008efdf  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    0007a739  00000000  00000000  000be542  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  00003c38  00000000  00000000  00138c7c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00080000 <_sfixed>:
   80000:	20073c38 	.word	0x20073c38
   80004:	00089559 	.word	0x00089559
   80008:	00089555 	.word	0x00089555
   8000c:	00084c91 	.word	0x00084c91
   80010:	00089555 	.word	0x00089555
   80014:	00089555 	.word	0x00089555
   80018:	00089555 	.word	0x00089555
	...
   8002c:	00089555 	.word	0x00089555
   80030:	00089555 	.word	0x00089555
   80034:	00000000 	.word	0x00000000
   80038:	00089555 	.word	0x00089555
   8003c:	00089555 	.word	0x00089555
   80040:	00089555 	.word	0x00089555
   80044:	00089555 	.word	0x00089555
   80048:	00089555 	.word	0x00089555
   8004c:	00089555 	.word	0x00089555
   80050:	00089555 	.word	0x00089555
   80054:	00089555 	.word	0x00089555
   80058:	00089555 	.word	0x00089555
   8005c:	00089555 	.word	0x00089555
   80060:	00089555 	.word	0x00089555
   80064:	00089555 	.word	0x00089555
   80068:	00000000 	.word	0x00000000
   8006c:	00087305 	.word	0x00087305
   80070:	00087321 	.word	0x00087321
   80074:	0008733d 	.word	0x0008733d
   80078:	00087359 	.word	0x00087359
	...
   80084:	00089555 	.word	0x00089555
   80088:	00089555 	.word	0x00089555
   8008c:	00089555 	.word	0x00089555
   80090:	00089555 	.word	0x00089555
   80094:	00089555 	.word	0x00089555
   80098:	00089555 	.word	0x00089555
   8009c:	00089555 	.word	0x00089555
   800a0:	00089555 	.word	0x00089555
   800a4:	00000000 	.word	0x00000000
   800a8:	00089555 	.word	0x00089555
   800ac:	00089555 	.word	0x00089555
   800b0:	00081f5d 	.word	0x00081f5d
   800b4:	00089555 	.word	0x00089555
   800b8:	00089555 	.word	0x00089555
   800bc:	00089555 	.word	0x00089555
   800c0:	00089555 	.word	0x00089555
   800c4:	00089555 	.word	0x00089555
   800c8:	00089555 	.word	0x00089555
   800cc:	00089555 	.word	0x00089555
   800d0:	00089555 	.word	0x00089555
   800d4:	00089555 	.word	0x00089555
   800d8:	00089555 	.word	0x00089555
   800dc:	00089555 	.word	0x00089555
   800e0:	00087e81 	.word	0x00087e81
   800e4:	00089555 	.word	0x00089555
   800e8:	00089555 	.word	0x00089555
   800ec:	00089555 	.word	0x00089555
   800f0:	00089555 	.word	0x00089555

000800f4 <deregister_tm_clones>:
   800f4:	b508      	push	{r3, lr}
   800f6:	4805      	ldr	r0, [pc, #20]	; (8010c <deregister_tm_clones+0x18>)
   800f8:	4b05      	ldr	r3, [pc, #20]	; (80110 <deregister_tm_clones+0x1c>)
   800fa:	1a19      	subs	r1, r3, r0
   800fc:	2906      	cmp	r1, #6
   800fe:	d800      	bhi.n	80102 <deregister_tm_clones+0xe>
   80100:	bd08      	pop	{r3, pc}
   80102:	4a04      	ldr	r2, [pc, #16]	; (80114 <deregister_tm_clones+0x20>)
   80104:	2a00      	cmp	r2, #0
   80106:	d0fb      	beq.n	80100 <deregister_tm_clones+0xc>
   80108:	4790      	blx	r2
   8010a:	e7f9      	b.n	80100 <deregister_tm_clones+0xc>
   8010c:	0008cf70 	.word	0x0008cf70
   80110:	0008cf73 	.word	0x0008cf73
   80114:	00000000 	.word	0x00000000

00080118 <register_tm_clones>:
   80118:	b508      	push	{r3, lr}
   8011a:	4807      	ldr	r0, [pc, #28]	; (80138 <register_tm_clones+0x20>)
   8011c:	4b07      	ldr	r3, [pc, #28]	; (8013c <register_tm_clones+0x24>)
   8011e:	1a19      	subs	r1, r3, r0
   80120:	108a      	asrs	r2, r1, #2
   80122:	eb02 73d2 	add.w	r3, r2, r2, lsr #31
   80126:	1059      	asrs	r1, r3, #1
   80128:	d100      	bne.n	8012c <register_tm_clones+0x14>
   8012a:	bd08      	pop	{r3, pc}
   8012c:	4a04      	ldr	r2, [pc, #16]	; (80140 <register_tm_clones+0x28>)
   8012e:	2a00      	cmp	r2, #0
   80130:	d0fb      	beq.n	8012a <register_tm_clones+0x12>
   80132:	4790      	blx	r2
   80134:	e7f9      	b.n	8012a <register_tm_clones+0x12>
   80136:	bf00      	nop
   80138:	0008cf70 	.word	0x0008cf70
   8013c:	0008cf70 	.word	0x0008cf70
   80140:	00000000 	.word	0x00000000

00080144 <__do_global_dtors_aux>:
   80144:	b510      	push	{r4, lr}
   80146:	4c06      	ldr	r4, [pc, #24]	; (80160 <__do_global_dtors_aux+0x1c>)
   80148:	7823      	ldrb	r3, [r4, #0]
   8014a:	b943      	cbnz	r3, 8015e <__do_global_dtors_aux+0x1a>
   8014c:	f7ff ffd2 	bl	800f4 <deregister_tm_clones>
   80150:	4804      	ldr	r0, [pc, #16]	; (80164 <__do_global_dtors_aux+0x20>)
   80152:	b110      	cbz	r0, 8015a <__do_global_dtors_aux+0x16>
   80154:	4804      	ldr	r0, [pc, #16]	; (80168 <__do_global_dtors_aux+0x24>)
   80156:	f3af 8000 	nop.w
   8015a:	2101      	movs	r1, #1
   8015c:	7021      	strb	r1, [r4, #0]
   8015e:	bd10      	pop	{r4, pc}
   80160:	20070ae8 	.word	0x20070ae8
   80164:	00000000 	.word	0x00000000
   80168:	0008cf70 	.word	0x0008cf70

0008016c <frame_dummy>:
   8016c:	b508      	push	{r3, lr}
   8016e:	4b08      	ldr	r3, [pc, #32]	; (80190 <frame_dummy+0x24>)
   80170:	b11b      	cbz	r3, 8017a <frame_dummy+0xe>
   80172:	4808      	ldr	r0, [pc, #32]	; (80194 <frame_dummy+0x28>)
   80174:	4908      	ldr	r1, [pc, #32]	; (80198 <frame_dummy+0x2c>)
   80176:	f3af 8000 	nop.w
   8017a:	4808      	ldr	r0, [pc, #32]	; (8019c <frame_dummy+0x30>)
   8017c:	6801      	ldr	r1, [r0, #0]
   8017e:	b111      	cbz	r1, 80186 <frame_dummy+0x1a>
   80180:	4a07      	ldr	r2, [pc, #28]	; (801a0 <frame_dummy+0x34>)
   80182:	b102      	cbz	r2, 80186 <frame_dummy+0x1a>
   80184:	4790      	blx	r2
   80186:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
   8018a:	f7ff bfc5 	b.w	80118 <register_tm_clones>
   8018e:	bf00      	nop
   80190:	00000000 	.word	0x00000000
   80194:	0008cf70 	.word	0x0008cf70
   80198:	20070aec 	.word	0x20070aec
   8019c:	0008cf70 	.word	0x0008cf70
   801a0:	00000000 	.word	0x00000000

000801a4 <sd_mmc_configure_slot>:

/**
 * \brief Configures the driver with the selected card configuration
 */
static void sd_mmc_configure_slot(void)
{
   801a4:	b510      	push	{r4, lr}
	driver_select_device(sd_mmc_slot_sel, sd_mmc_card->clock,
   801a6:	f640 3308 	movw	r3, #2824	; 0xb08
   801aa:	f2c2 0307 	movt	r3, #8199	; 0x2007
   801ae:	681a      	ldr	r2, [r3, #0]
   801b0:	f892 4022 	ldrb.w	r4, [r2, #34]	; 0x22
   801b4:	f640 310e 	movw	r1, #2830	; 0xb0e
   801b8:	f2c2 0107 	movt	r1, #8199	; 0x2007
   801bc:	7808      	ldrb	r0, [r1, #0]
   801be:	6811      	ldr	r1, [r2, #0]
   801c0:	7c52      	ldrb	r2, [r2, #17]
   801c2:	1c23      	adds	r3, r4, #0
   801c4:	bf18      	it	ne
   801c6:	2301      	movne	r3, #1
   801c8:	f244 3499 	movw	r4, #17305	; 0x4399
   801cc:	f2c0 0408 	movt	r4, #8
   801d0:	47a0      	blx	r4
   801d2:	bd10      	pop	{r4, pc}

000801d4 <sdio_cmd53>:
 *
 * \return true if success, otherwise false
 */
static bool sdio_cmd53(uint8_t rw_flag, uint8_t func_nb, uint32_t reg_addr,
		uint8_t inc_addr, uint32_t size, bool access_block)
{
   801d4:	b570      	push	{r4, r5, r6, lr}
   801d6:	b082      	sub	sp, #8
   801d8:	9c06      	ldr	r4, [sp, #24]
	Assert(size != 0);
	Assert(size <= 512);

	return driver_adtc_start((rw_flag == SDIO_CMD53_READ_FLAG)?
   801da:	f249 3635 	movw	r6, #37685	; 0x9335
   801de:	f2c0 0601 	movt	r6, #1
   801e2:	f241 3535 	movw	r5, #4917	; 0x1335
   801e6:	f2c0 0501 	movt	r5, #1
			SDIO_CMD53_IO_W_BYTE_EXTENDED,
			((size % 512) << SDIO_CMD53_COUNT)
			| ((uint32_t)reg_addr << SDIO_CMD53_REG_ADDR)
			| ((uint32_t)inc_addr << SDIO_CMD53_OP_CODE)
			| ((uint32_t)0 << SDIO_CMD53_BLOCK_MODE)
			| ((uint32_t)func_nb << SDIO_CMD53_FUNCTION_NUM)
   801ea:	ea4f 7101 	mov.w	r1, r1, lsl #28

	return driver_adtc_start((rw_flag == SDIO_CMD53_READ_FLAG)?
			SDIO_CMD53_IO_R_BYTE_EXTENDED :
			SDIO_CMD53_IO_W_BYTE_EXTENDED,
			((size % 512) << SDIO_CMD53_COUNT)
			| ((uint32_t)reg_addr << SDIO_CMD53_REG_ADDR)
   801ee:	ea41 2242 	orr.w	r2, r1, r2, lsl #9
			| ((uint32_t)inc_addr << SDIO_CMD53_OP_CODE)
			| ((uint32_t)0 << SDIO_CMD53_BLOCK_MODE)
   801f2:	ea42 72c0 	orr.w	r2, r2, r0, lsl #31
	Assert(size <= 512);

	return driver_adtc_start((rw_flag == SDIO_CMD53_READ_FLAG)?
			SDIO_CMD53_IO_R_BYTE_EXTENDED :
			SDIO_CMD53_IO_W_BYTE_EXTENDED,
			((size % 512) << SDIO_CMD53_COUNT)
   801f6:	ea4f 51c4 	mov.w	r1, r4, lsl #23
   801fa:	ea4f 51d1 	mov.w	r1, r1, lsr #23
			| ((uint32_t)reg_addr << SDIO_CMD53_REG_ADDR)
			| ((uint32_t)inc_addr << SDIO_CMD53_OP_CODE)
			| ((uint32_t)0 << SDIO_CMD53_BLOCK_MODE)
			| ((uint32_t)func_nb << SDIO_CMD53_FUNCTION_NUM)
   801fe:	4311      	orrs	r1, r2
		uint8_t inc_addr, uint32_t size, bool access_block)
{
	Assert(size != 0);
	Assert(size <= 512);

	return driver_adtc_start((rw_flag == SDIO_CMD53_READ_FLAG)?
   80200:	f89d 201c 	ldrb.w	r2, [sp, #28]
   80204:	9200      	str	r2, [sp, #0]
   80206:	2800      	cmp	r0, #0
   80208:	bf14      	ite	ne
   8020a:	4630      	movne	r0, r6
   8020c:	4628      	moveq	r0, r5
   8020e:	ea41 6183 	orr.w	r1, r1, r3, lsl #26
   80212:	b2a2      	uxth	r2, r4
   80214:	f04f 0301 	mov.w	r3, #1
   80218:	f244 44c5 	movw	r4, #17605	; 0x44c5
   8021c:	f2c0 0408 	movt	r4, #8
   80220:	47a0      	blx	r4
			| ((uint32_t)inc_addr << SDIO_CMD53_OP_CODE)
			| ((uint32_t)0 << SDIO_CMD53_BLOCK_MODE)
			| ((uint32_t)func_nb << SDIO_CMD53_FUNCTION_NUM)
			| ((uint32_t)rw_flag << SDIO_CMD53_RW_FLAG),
			size, 1, access_block);
}
   80222:	b002      	add	sp, #8
   80224:	bd70      	pop	{r4, r5, r6, pc}
   80226:	bf00      	nop

00080228 <sd_mmc_deselect_slot>:

/**
 * \brief Deselect the current card slot
 */
static void sd_mmc_deselect_slot(void)
{
   80228:	b508      	push	{r3, lr}
	if (sd_mmc_slot_sel < SD_MMC_MEM_CNT) {
   8022a:	f640 330e 	movw	r3, #2830	; 0xb0e
   8022e:	f2c2 0307 	movt	r3, #8199	; 0x2007
   80232:	7818      	ldrb	r0, [r3, #0]
   80234:	b930      	cbnz	r0, 80244 <sd_mmc_deselect_slot+0x1c>
		driver_deselect_device(sd_mmc_slot_sel);
   80236:	f04f 0000 	mov.w	r0, #0
   8023a:	f244 410d 	movw	r1, #17421	; 0x440d
   8023e:	f2c0 0108 	movt	r1, #8
   80242:	4788      	blx	r1
   80244:	bd08      	pop	{r3, pc}
   80246:	bf00      	nop

00080248 <sdio_cmd52>:
 *
 * \return true if success, otherwise false
 */
static bool sdio_cmd52(uint8_t rw_flag, uint8_t func_nb,
		uint32_t reg_addr, uint8_t rd_after_wr, uint8_t *io_data)
{
   80248:	b510      	push	{r4, lr}
   8024a:	9c02      	ldr	r4, [sp, #8]
	if (!driver_send_cmd(SDIO_CMD52_IO_RW_DIRECT,
		((uint32_t)*io_data << SDIO_CMD52_WR_DATA)
		| ((uint32_t)rw_flag << SDIO_CMD52_RW_FLAG)
		| ((uint32_t)func_nb << SDIO_CMD52_FUNCTION_NUM)
		| ((uint32_t)rd_after_wr << SDIO_CMD52_RAW_FLAG)
		| ((uint32_t)reg_addr << SDIO_CMD52_REG_ADRR))) {
   8024c:	ea4f 2242 	mov.w	r2, r2, lsl #9
		uint32_t reg_addr, uint8_t rd_after_wr, uint8_t *io_data)
{
	Assert(io_data != NULL);
	if (!driver_send_cmd(SDIO_CMD52_IO_RW_DIRECT,
		((uint32_t)*io_data << SDIO_CMD52_WR_DATA)
		| ((uint32_t)rw_flag << SDIO_CMD52_RW_FLAG)
   80250:	ea42 7101 	orr.w	r1, r2, r1, lsl #28
		| ((uint32_t)func_nb << SDIO_CMD52_FUNCTION_NUM)
   80254:	ea41 70c0 	orr.w	r0, r1, r0, lsl #31
		| ((uint32_t)rd_after_wr << SDIO_CMD52_RAW_FLAG)
   80258:	ea40 63c3 	orr.w	r3, r0, r3, lsl #27
static bool sdio_cmd52(uint8_t rw_flag, uint8_t func_nb,
		uint32_t reg_addr, uint8_t rd_after_wr, uint8_t *io_data)
{
	Assert(io_data != NULL);
	if (!driver_send_cmd(SDIO_CMD52_IO_RW_DIRECT,
		((uint32_t)*io_data << SDIO_CMD52_WR_DATA)
   8025c:	7822      	ldrb	r2, [r4, #0]
 */
static bool sdio_cmd52(uint8_t rw_flag, uint8_t func_nb,
		uint32_t reg_addr, uint8_t rd_after_wr, uint8_t *io_data)
{
	Assert(io_data != NULL);
	if (!driver_send_cmd(SDIO_CMD52_IO_RW_DIRECT,
   8025e:	f241 3034 	movw	r0, #4916	; 0x1334
   80262:	ea43 0102 	orr.w	r1, r3, r2
   80266:	f244 4335 	movw	r3, #17461	; 0x4435
   8026a:	f2c0 0308 	movt	r3, #8
   8026e:	4798      	blx	r3
   80270:	b140      	cbz	r0, 80284 <sdio_cmd52+0x3c>
		| ((uint32_t)func_nb << SDIO_CMD52_FUNCTION_NUM)
		| ((uint32_t)rd_after_wr << SDIO_CMD52_RAW_FLAG)
		| ((uint32_t)reg_addr << SDIO_CMD52_REG_ADRR))) {
		return false;
	}
	*io_data = driver_get_response() & 0xFF;
   80272:	f244 415d 	movw	r1, #17501	; 0x445d
   80276:	f2c0 0108 	movt	r1, #8
   8027a:	4788      	blx	r1
   8027c:	7020      	strb	r0, [r4, #0]
	return true;
   8027e:	f04f 0001 	mov.w	r0, #1
   80282:	bd10      	pop	{r4, pc}
		((uint32_t)*io_data << SDIO_CMD52_WR_DATA)
		| ((uint32_t)rw_flag << SDIO_CMD52_RW_FLAG)
		| ((uint32_t)func_nb << SDIO_CMD52_FUNCTION_NUM)
		| ((uint32_t)rd_after_wr << SDIO_CMD52_RAW_FLAG)
		| ((uint32_t)reg_addr << SDIO_CMD52_REG_ADRR))) {
		return false;
   80284:	f04f 0000 	mov.w	r0, #0
	}
	*io_data = driver_get_response() & 0xFF;
	return true;
}
   80288:	bd10      	pop	{r4, pc}
   8028a:	bf00      	nop

0008028c <sd_mmc_cmd9_mci>:
 * data (CSD) on the CMD line mci.
 *
 * \return true if success, otherwise false
 */
static bool sd_mmc_cmd9_mci(void)
{
   8028c:	b508      	push	{r3, lr}
	if (!driver_send_cmd(SDMMC_MCI_CMD9_SEND_CSD, (uint32_t)sd_mmc_card->rca << 16)) {
   8028e:	f640 3308 	movw	r3, #2824	; 0xb08
   80292:	f2c2 0307 	movt	r3, #8199	; 0x2007
   80296:	6818      	ldr	r0, [r3, #0]
   80298:	8981      	ldrh	r1, [r0, #12]
   8029a:	f641 3009 	movw	r0, #6921	; 0x1b09
   8029e:	ea4f 4101 	mov.w	r1, r1, lsl #16
   802a2:	f244 4235 	movw	r2, #17461	; 0x4435
   802a6:	f2c0 0208 	movt	r2, #8
   802aa:	4790      	blx	r2
   802ac:	b170      	cbz	r0, 802cc <sd_mmc_cmd9_mci+0x40>
		return false;
	}
	driver_get_response_128(sd_mmc_card->csd);
   802ae:	f640 3308 	movw	r3, #2824	; 0xb08
   802b2:	f2c2 0307 	movt	r3, #8199	; 0x2007
   802b6:	6818      	ldr	r0, [r3, #0]
   802b8:	f100 0012 	add.w	r0, r0, #18
   802bc:	f244 4165 	movw	r1, #17509	; 0x4465
   802c0:	f2c0 0108 	movt	r1, #8
   802c4:	4788      	blx	r1
	return true;
   802c6:	f04f 0001 	mov.w	r0, #1
   802ca:	bd08      	pop	{r3, pc}
 * \return true if success, otherwise false
 */
static bool sd_mmc_cmd9_mci(void)
{
	if (!driver_send_cmd(SDMMC_MCI_CMD9_SEND_CSD, (uint32_t)sd_mmc_card->rca << 16)) {
		return false;
   802cc:	f04f 0000 	mov.w	r0, #0
	}
	driver_get_response_128(sd_mmc_card->csd);
	return true;
}
   802d0:	bd08      	pop	{r3, pc}
   802d2:	bf00      	nop

000802d4 <sd_mmc_select_slot>:
 * \retval SD_MMC_ERR_UNUSABLE Unusable card
 * \retval SD_MMC_INIT_ONGOING Card initialization requested
 * \retval SD_MMC_OK           Card present
 */
static sd_mmc_err_t sd_mmc_select_slot(uint8_t slot)
{
   802d4:	b510      	push	{r4, lr}
	if (slot >= SD_MMC_MEM_CNT) {
   802d6:	2800      	cmp	r0, #0
   802d8:	f040 80a8 	bne.w	8042c <sd_mmc_select_slot+0x158>
	}
	Assert(sd_mmc_nb_block_remaining == 0);

#if (defined SD_MMC_0_CD_GPIO)
	//! Card Detect pins
	if (ioport_get_pin_level(sd_mmc_cards[slot].cd_gpio)
   802dc:	f240 030c 	movw	r3, #12
   802e0:	f2c2 0307 	movt	r3, #8199	; 0x2007
   802e4:	6898      	ldr	r0, [r3, #8]
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
   802e6:	ea4f 1250 	mov.w	r2, r0, lsr #5
}

__always_inline static Pio *arch_ioport_port_to_base(ioport_port_t port)
{
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
   802ea:	f502 1100 	add.w	r1, r2, #2097152	; 0x200000
   802ee:	f201 7307 	addw	r3, r1, #1799	; 0x707
   802f2:	ea4f 2243 	mov.w	r2, r3, lsl #9
	base->PIO_CODR = mask & ~level;
}

__always_inline static bool arch_ioport_get_pin_level(ioport_pin_t pin)
{
	return arch_ioport_pin_to_base(pin)->PIO_PDSR & arch_ioport_pin_to_mask(pin);
   802f6:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
   802f8:	f000 001f 	and.w	r0, r0, #31
   802fc:	f04f 0101 	mov.w	r1, #1
   80300:	fa01 f300 	lsl.w	r3, r1, r0
   80304:	4213      	tst	r3, r2
   80306:	d01d      	beq.n	80344 <sd_mmc_select_slot+0x70>
			!= SD_MMC_0_CD_DETECT_VALUE) {
		if (sd_mmc_cards[slot].state == SD_MMC_CARD_STATE_DEBOUNCE) {
   80308:	f240 020c 	movw	r2, #12
   8030c:	f2c2 0207 	movt	r2, #8199	; 0x2007
   80310:	7b90      	ldrb	r0, [r2, #14]
   80312:	4288      	cmp	r0, r1
   80314:	d10c      	bne.n	80330 <sd_mmc_select_slot+0x5c>
	return false;
}

static inline void SD_MMC_STOP_TIMEOUT(void)
{
	if (sd_mmc_sam_systick_used) {
   80316:	f640 3306 	movw	r3, #2822	; 0xb06
   8031a:	f2c2 0307 	movt	r3, #8199	; 0x2007
   8031e:	7819      	ldrb	r1, [r3, #0]
   80320:	b131      	cbz	r1, 80330 <sd_mmc_select_slot+0x5c>
		SysTick->CTRL = 0;
   80322:	f24e 0010 	movw	r0, #57360	; 0xe010
   80326:	f2ce 0000 	movt	r0, #57344	; 0xe000
   8032a:	f04f 0200 	mov.w	r2, #0
   8032e:	6002      	str	r2, [r0, #0]
	if (ioport_get_pin_level(sd_mmc_cards[slot].cd_gpio)
			!= SD_MMC_0_CD_DETECT_VALUE) {
		if (sd_mmc_cards[slot].state == SD_MMC_CARD_STATE_DEBOUNCE) {
			SD_MMC_STOP_TIMEOUT();
		}
		sd_mmc_cards[slot].state = SD_MMC_CARD_STATE_NO_CARD;
   80330:	f240 030c 	movw	r3, #12
   80334:	f2c2 0307 	movt	r3, #8199	; 0x2007
   80338:	f04f 0104 	mov.w	r1, #4
   8033c:	7399      	strb	r1, [r3, #14]
		return SD_MMC_ERR_NO_CARD;
   8033e:	f04f 0002 	mov.w	r0, #2
   80342:	bd10      	pop	{r4, pc}
	}
	if (sd_mmc_cards[slot].state == SD_MMC_CARD_STATE_NO_CARD) {
   80344:	f240 020c 	movw	r2, #12
   80348:	f2c2 0207 	movt	r2, #8199	; 0x2007
   8034c:	7b90      	ldrb	r0, [r2, #14]
   8034e:	2804      	cmp	r0, #4
   80350:	d131      	bne.n	803b6 <sd_mmc_select_slot+0xe2>
		// A card plug on going, but this is not initialized
		sd_mmc_cards[slot].state = SD_MMC_CARD_STATE_DEBOUNCE;
   80352:	f240 010c 	movw	r1, #12
   80356:	f2c2 0107 	movt	r1, #8199	; 0x2007
   8035a:	f04f 0201 	mov.w	r2, #1
   8035e:	738a      	strb	r2, [r1, #14]
		static xTimeOutType xTimeOut;
#endif

static inline void SD_MMC_START_TIMEOUT(void)
{
	if (!SysTick->CTRL) {
   80360:	f24e 0310 	movw	r3, #57360	; 0xe010
   80364:	f2ce 0300 	movt	r3, #57344	; 0xe000
   80368:	6818      	ldr	r0, [r3, #0]
   8036a:	b988      	cbnz	r0, 80390 <sd_mmc_select_slot+0xbc>
		sd_mmc_sam_systick_used = true;
   8036c:	f640 3006 	movw	r0, #2822	; 0xb06
   80370:	f2c2 0007 	movt	r0, #8199	; 0x2007
   80374:	7002      	strb	r2, [r0, #0]
		SysTick->LOAD = (sysclk_get_cpu_hz() / (8 * 1000))
   80376:	f24e 0310 	movw	r3, #57360	; 0xe010
   8037a:	f2ce 0300 	movt	r3, #57344	; 0xe000
   8037e:	f243 71a0 	movw	r1, #14240	; 0x37a0
   80382:	f2c0 01a0 	movt	r1, #160	; 0xa0
   80386:	6059      	str	r1, [r3, #4]
				* SD_MMC_DEBOUNCE_TIMEOUT;
		SysTick->CTRL = SysTick_CTRL_ENABLE_Msk;
   80388:	601a      	str	r2, [r3, #0]
	if (sd_mmc_cards[slot].state == SD_MMC_CARD_STATE_NO_CARD) {
		// A card plug on going, but this is not initialized
		sd_mmc_cards[slot].state = SD_MMC_CARD_STATE_DEBOUNCE;
		// Debounce + Power On Setup
		SD_MMC_START_TIMEOUT();
		return SD_MMC_ERR_NO_CARD;
   8038a:	f04f 0002 	mov.w	r0, #2
   8038e:	bd10      	pop	{r4, pc}
		sd_mmc_sam_systick_used = true;
		SysTick->LOAD = (sysclk_get_cpu_hz() / (8 * 1000))
				* SD_MMC_DEBOUNCE_TIMEOUT;
		SysTick->CTRL = SysTick_CTRL_ENABLE_Msk;
	} else {
		sd_mmc_sam_systick_used = false;
   80390:	f640 3106 	movw	r1, #2822	; 0xb06
   80394:	f2c2 0107 	movt	r1, #8199	; 0x2007
   80398:	f04f 0200 	mov.w	r2, #0
   8039c:	700a      	strb	r2, [r1, #0]
#ifdef FREERTOS_USED
		// Note: the define INCLUDE_vTaskDelay must be set to one
		// in FreeRTOSConfig.h file.
		vTaskSetTimeOutState(&xTimeOut);
#else
		delay_ms(SD_MMC_DEBOUNCE_TIMEOUT);
   8039e:	f648 5080 	movw	r0, #36224	; 0x8d80
   803a2:	f2c0 005b 	movt	r0, #91	; 0x5b
   803a6:	f240 0301 	movw	r3, #1
   803aa:	f2c2 0307 	movt	r3, #8199	; 0x2007
   803ae:	4798      	blx	r3
	if (sd_mmc_cards[slot].state == SD_MMC_CARD_STATE_NO_CARD) {
		// A card plug on going, but this is not initialized
		sd_mmc_cards[slot].state = SD_MMC_CARD_STATE_DEBOUNCE;
		// Debounce + Power On Setup
		SD_MMC_START_TIMEOUT();
		return SD_MMC_ERR_NO_CARD;
   803b0:	f04f 0002 	mov.w	r0, #2
   803b4:	bd10      	pop	{r4, pc}
	}
	if (sd_mmc_cards[slot].state == SD_MMC_CARD_STATE_DEBOUNCE) {
   803b6:	2801      	cmp	r0, #1
   803b8:	d116      	bne.n	803e8 <sd_mmc_select_slot+0x114>
	}
}

static inline bool SD_MMC_IS_TIMEOUT(void)
{
	if (!sd_mmc_sam_systick_used) {
   803ba:	f640 3106 	movw	r1, #2822	; 0xb06
   803be:	f2c2 0107 	movt	r1, #8199	; 0x2007
   803c2:	780b      	ldrb	r3, [r1, #0]
   803c4:	2b00      	cmp	r3, #0
   803c6:	d03a      	beq.n	8043e <sd_mmc_select_slot+0x16a>
		return (xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdTRUE);
#else
		return true;
#endif
	}
	if (SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk) {
   803c8:	f24e 0210 	movw	r2, #57360	; 0xe010
   803cc:	f2ce 0200 	movt	r2, #57344	; 0xe000
   803d0:	6810      	ldr	r0, [r2, #0]
   803d2:	f410 3f80 	tst.w	r0, #65536	; 0x10000
   803d6:	d02c      	beq.n	80432 <sd_mmc_select_slot+0x15e>
		SysTick->CTRL = 0;
   803d8:	f24e 0110 	movw	r1, #57360	; 0xe010
   803dc:	f2ce 0100 	movt	r1, #57344	; 0xe000
   803e0:	f04f 0300 	mov.w	r3, #0
   803e4:	600b      	str	r3, [r1, #0]
   803e6:	e02a      	b.n	8043e <sd_mmc_select_slot+0x16a>
		// Set 1-bit bus width and low clock for initialization
		sd_mmc_cards[slot].clock = SDMMC_CLOCK_INIT;
		sd_mmc_cards[slot].bus_width = 1;
		sd_mmc_cards[slot].high_speed = 0;
	}
	if (sd_mmc_cards[slot].state == SD_MMC_CARD_STATE_UNUSABLE) {
   803e8:	f240 000c 	movw	r0, #12
   803ec:	f2c2 0007 	movt	r0, #8199	; 0x2007
   803f0:	7b81      	ldrb	r1, [r0, #14]
   803f2:	2903      	cmp	r1, #3
   803f4:	d020      	beq.n	80438 <sd_mmc_select_slot+0x164>
		sd_mmc_cards[slot].high_speed = 0;
	}
#endif

	// Initialize interface
	sd_mmc_slot_sel = slot;
   803f6:	f640 340e 	movw	r4, #2830	; 0xb0e
   803fa:	f2c2 0407 	movt	r4, #8199	; 0x2007
   803fe:	f04f 0300 	mov.w	r3, #0
   80402:	7023      	strb	r3, [r4, #0]
	sd_mmc_card = &sd_mmc_cards[slot];
   80404:	f240 040c 	movw	r4, #12
   80408:	f2c2 0407 	movt	r4, #8199	; 0x2007
   8040c:	f640 3208 	movw	r2, #2824	; 0xb08
   80410:	f2c2 0207 	movt	r2, #8199	; 0x2007
   80414:	6014      	str	r4, [r2, #0]
	sd_mmc_configure_slot();
   80416:	f240 10a5 	movw	r0, #421	; 0x1a5
   8041a:	f2c0 0008 	movt	r0, #8
   8041e:	4780      	blx	r0
	return (sd_mmc_cards[slot].state == SD_MMC_CARD_STATE_INIT) ?
			SD_MMC_INIT_ONGOING : SD_MMC_OK;
   80420:	7ba0      	ldrb	r0, [r4, #14]

	// Initialize interface
	sd_mmc_slot_sel = slot;
	sd_mmc_card = &sd_mmc_cards[slot];
	sd_mmc_configure_slot();
	return (sd_mmc_cards[slot].state == SD_MMC_CARD_STATE_INIT) ?
   80422:	2802      	cmp	r0, #2
   80424:	bf14      	ite	ne
   80426:	2000      	movne	r0, #0
   80428:	2001      	moveq	r0, #1
   8042a:	bd10      	pop	{r4, pc}
 * \retval SD_MMC_OK           Card present
 */
static sd_mmc_err_t sd_mmc_select_slot(uint8_t slot)
{
	if (slot >= SD_MMC_MEM_CNT) {
		return SD_MMC_ERR_SLOT;
   8042c:	f04f 0004 	mov.w	r0, #4
   80430:	bd10      	pop	{r4, pc}
		return SD_MMC_ERR_NO_CARD;
	}
	if (sd_mmc_cards[slot].state == SD_MMC_CARD_STATE_DEBOUNCE) {
		if (!SD_MMC_IS_TIMEOUT()) {
			// Debounce on going
			return SD_MMC_ERR_NO_CARD;
   80432:	f04f 0002 	mov.w	r0, #2
   80436:	bd10      	pop	{r4, pc}
		sd_mmc_cards[slot].clock = SDMMC_CLOCK_INIT;
		sd_mmc_cards[slot].bus_width = 1;
		sd_mmc_cards[slot].high_speed = 0;
	}
	if (sd_mmc_cards[slot].state == SD_MMC_CARD_STATE_UNUSABLE) {
		return SD_MMC_ERR_UNUSABLE;
   80438:	f04f 0003 	mov.w	r0, #3
   8043c:	bd10      	pop	{r4, pc}
		if (!SD_MMC_IS_TIMEOUT()) {
			// Debounce on going
			return SD_MMC_ERR_NO_CARD;
		}
		// Card is not initialized
		sd_mmc_cards[slot].state = SD_MMC_CARD_STATE_INIT;
   8043e:	f240 000c 	movw	r0, #12
   80442:	f2c2 0007 	movt	r0, #8199	; 0x2007
   80446:	f04f 0202 	mov.w	r2, #2
   8044a:	7382      	strb	r2, [r0, #14]
		// Set 1-bit bus width and low clock for initialization
		sd_mmc_cards[slot].clock = SDMMC_CLOCK_INIT;
   8044c:	f44f 51d4 	mov.w	r1, #6784	; 0x1a80
   80450:	f2c0 0106 	movt	r1, #6
   80454:	6001      	str	r1, [r0, #0]
		sd_mmc_cards[slot].bus_width = 1;
   80456:	f04f 0301 	mov.w	r3, #1
   8045a:	7443      	strb	r3, [r0, #17]
		sd_mmc_cards[slot].high_speed = 0;
   8045c:	f04f 0200 	mov.w	r2, #0
   80460:	f880 2022 	strb.w	r2, [r0, #34]	; 0x22
   80464:	e7c0      	b.n	803e8 <sd_mmc_select_slot+0x114>
   80466:	bf00      	nop

00080468 <sd_mmc_init>:

//-------------------------------------------------------------------
//--------------------- PUBLIC FUNCTIONS ----------------------------

void sd_mmc_init(void)
{
   80468:	b508      	push	{r3, lr}
	pmc_enable_periph_clk(SD_MMC_##slot##_WP_PIO_ID);
	MREPEAT(SD_MMC_MEM_CNT, SD_MMC_ENABLE_WP_PIN, ~)
# undef SD_MMC_ENABLE_WP_PIN
#endif
	for (uint8_t slot = 0; slot < SD_MMC_MEM_CNT; slot++) {
		sd_mmc_cards[slot].state = SD_MMC_CARD_STATE_NO_CARD;
   8046a:	f240 030c 	movw	r3, #12
   8046e:	f2c2 0307 	movt	r3, #8199	; 0x2007
   80472:	f04f 0204 	mov.w	r2, #4
   80476:	739a      	strb	r2, [r3, #14]
	}
	sd_mmc_slot_sel = 0xFF; // No slot configurated
   80478:	f640 300e 	movw	r0, #2830	; 0xb0e
   8047c:	f2c2 0007 	movt	r0, #8199	; 0x2007
   80480:	f04f 01ff 	mov.w	r1, #255	; 0xff
   80484:	7001      	strb	r1, [r0, #0]
	driver_init();
   80486:	f244 334d 	movw	r3, #17229	; 0x434d
   8048a:	f2c0 0308 	movt	r3, #8
   8048e:	4798      	blx	r3
   80490:	bd08      	pop	{r3, pc}
   80492:	bf00      	nop

00080494 <sd_mmc_check>:
{
	return SD_MMC_MEM_CNT;
}

sd_mmc_err_t sd_mmc_check(uint8_t slot)
{
   80494:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   80498:	b095      	sub	sp, #84	; 0x54
	sd_mmc_err_t sd_mmc_err;

	sd_mmc_err = sd_mmc_select_slot(slot);
   8049a:	f240 23d5 	movw	r3, #725	; 0x2d5
   8049e:	f2c0 0308 	movt	r3, #8
   804a2:	4798      	blx	r3
   804a4:	4604      	mov	r4, r0
	if (sd_mmc_err != SD_MMC_INIT_ONGOING) {
   804a6:	2801      	cmp	r0, #1
   804a8:	d006      	beq.n	804b8 <sd_mmc_check+0x24>
		sd_mmc_deselect_slot();
   804aa:	f240 2129 	movw	r1, #553	; 0x229
   804ae:	f2c0 0108 	movt	r1, #8
   804b2:	4788      	blx	r1
		return sd_mmc_err;
   804b4:	f000 bd5d 	b.w	80f72 <sd_mmc_check+0xade>
static bool sd_mmc_mci_card_init(void)
{
	uint8_t v2 = 0;

	// In first, try to install SD/SDIO card
	sd_mmc_card->type = CARD_TYPE_SD;
   804b8:	f640 3008 	movw	r0, #2824	; 0xb08
   804bc:	f2c2 0007 	movt	r0, #8199	; 0x2007
   804c0:	6801      	ldr	r1, [r0, #0]
   804c2:	f04f 0201 	mov.w	r2, #1
   804c6:	73ca      	strb	r2, [r1, #15]
	sd_mmc_card->version = CARD_VER_UNKNOWN;
   804c8:	f04f 0500 	mov.w	r5, #0
   804cc:	740d      	strb	r5, [r1, #16]
	sd_mmc_card->rca = 0;
   804ce:	818d      	strh	r5, [r1, #12]
	sd_mmc_debug("Start SD card install\n\r");

	// Card need of 74 cycles clock minimum to start
	driver_send_clock();
   804d0:	f244 4311 	movw	r3, #17425	; 0x4411
   804d4:	f2c0 0308 	movt	r3, #8
   804d8:	4798      	blx	r3

	// CMD0 - Reset all cards to idle state.
	if (!driver_send_cmd(SDMMC_MCI_CMD0_GO_IDLE_STATE, 0)) {
   804da:	f44f 4080 	mov.w	r0, #16384	; 0x4000
   804de:	4629      	mov	r1, r5
   804e0:	f244 4235 	movw	r2, #17461	; 0x4435
   804e4:	f2c0 0208 	movt	r2, #8
   804e8:	4790      	blx	r2
   804ea:	2800      	cmp	r0, #0
   804ec:	f000 84c1 	beq.w	80e72 <sd_mmc_check+0x9de>
{
	uint32_t resp;

	*v2 = 0;
	// Test for SD version 2
	if (!driver_send_cmd(SD_CMD8_SEND_IF_COND,
   804f0:	f245 5008 	movw	r0, #21768	; 0x5508
   804f4:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
   804f8:	f244 4335 	movw	r3, #17461	; 0x4435
   804fc:	f2c0 0308 	movt	r3, #8
   80500:	4798      	blx	r3
   80502:	2800      	cmp	r0, #0
   80504:	f000 84c3 	beq.w	80e8e <sd_mmc_check+0x9fa>
			SD_CMD8_PATTERN | SD_CMD8_HIGH_VOLTAGE)) {
		return true; // It is not a V2
	}
	// Check R7 response
	resp = driver_get_response();
   80508:	f244 405d 	movw	r0, #17501	; 0x445d
   8050c:	f2c0 0008 	movt	r0, #8
   80510:	4780      	blx	r0
	if (resp == 0xFFFFFFFF) {
   80512:	f1b0 3fff 	cmp.w	r0, #4294967295
   80516:	f000 84bd 	beq.w	80e94 <sd_mmc_check+0xa00>
		// No compliance R7 value
		return true; // It is not a V2
	}
	if ((resp & (SD_CMD8_MASK_PATTERN | SD_CMD8_MASK_VOLTAGE))
   8051a:	ea4f 5100 	mov.w	r1, r0, lsl #20
   8051e:	ea4f 5211 	mov.w	r2, r1, lsr #20
   80522:	f5b2 7fd5 	cmp.w	r2, #426	; 0x1aa
   80526:	f040 84a4 	bne.w	80e72 <sd_mmc_check+0x9de>
		sd_mmc_debug("%s: CMD8 resp32 0x%08x UNUSABLE CARD\n\r",
				__func__, resp);
		return false;
	}
	sd_mmc_debug("SD card V2\n\r");
	*v2 = 1;
   8052a:	f04f 0601 	mov.w	r6, #1
   8052e:	f000 bcb3 	b.w	80e98 <sd_mmc_check+0xa04>
	// CMD5 - SDIO send operation condition (OCR) command.
	if (!driver_send_cmd(SDIO_CMD5_SEND_OP_COND, 0)) {
		sd_mmc_debug("%s: CMD5 Fail\n\r", __func__);
		return true; // No error but card type not updated
	}
	resp = driver_get_response();
   80532:	f244 405d 	movw	r0, #17501	; 0x445d
   80536:	f2c0 0008 	movt	r0, #8
   8053a:	4780      	blx	r0
   8053c:	4601      	mov	r1, r0
	if ((resp & OCR_SDIO_NF) == 0) {
   8053e:	f010 4fe0 	tst.w	r0, #1879048192	; 0x70000000
   80542:	f000 84b5 	beq.w	80eb0 <sd_mmc_check+0xa1c>
   80546:	f241 3989 	movw	r9, #5001	; 0x1389
	 * 4(SPI) 6(MCI) = response byte size
	 */
	uint32_t cmd5_retry = 5000;
	while (1) {
		// CMD5 - SDIO send operation condition (OCR) command.
		if (!driver_send_cmd(SDIO_CMD5_SEND_OP_COND,
   8054a:	f244 5705 	movw	r7, #17669	; 0x4505
   8054e:	f244 4535 	movw	r5, #17461	; 0x4435
   80552:	f2c0 0508 	movt	r5, #8
				resp & SD_MMC_VOLTAGE_SUPPORT)) {
			sd_mmc_debug("%s: CMD5 Fail\n\r", __func__);
			return false;
		}
		resp = driver_get_response();
   80556:	f244 485d 	movw	r8, #17501	; 0x445d
   8055a:	f2c0 0808 	movt	r8, #8
	 * 4(SPI) 6(MCI) = response byte size
	 */
	uint32_t cmd5_retry = 5000;
	while (1) {
		// CMD5 - SDIO send operation condition (OCR) command.
		if (!driver_send_cmd(SDIO_CMD5_SEND_OP_COND,
   8055e:	4638      	mov	r0, r7
   80560:	f401 11fc 	and.w	r1, r1, #2064384	; 0x1f8000
   80564:	47a8      	blx	r5
   80566:	2800      	cmp	r0, #0
   80568:	f000 8483 	beq.w	80e72 <sd_mmc_check+0x9de>
				resp & SD_MMC_VOLTAGE_SUPPORT)) {
			sd_mmc_debug("%s: CMD5 Fail\n\r", __func__);
			return false;
		}
		resp = driver_get_response();
   8056c:	47c0      	blx	r8
		if ((resp & OCR_POWER_UP_BUSY) == OCR_POWER_UP_BUSY) {
   8056e:	1e01      	subs	r1, r0, #0
   80570:	db0a      	blt.n	80588 <sd_mmc_check+0xf4>
   80572:	f109 39ff 	add.w	r9, r9, #4294967295
	 * 4(SPI) 6(MCI) = response byte size
	 */
	uint32_t cmd5_retry = 5000;
	while (1) {
		// CMD5 - SDIO send operation condition (OCR) command.
		if (!driver_send_cmd(SDIO_CMD5_SEND_OP_COND,
   80576:	4638      	mov	r0, r7
   80578:	f401 11fc 	and.w	r1, r1, #2064384	; 0x1f8000
   8057c:	47a8      	blx	r5
   8057e:	2800      	cmp	r0, #0
   80580:	f040 8539 	bne.w	80ff6 <sd_mmc_check+0xb62>
   80584:	f000 bc75 	b.w	80e72 <sd_mmc_check+0x9de>
			sd_mmc_debug("%s: CMD5 Timeout on busy\n\r", __func__);
			return false;
		}
	}
	// Update card type at the end of busy
	if ((resp & OCR_SDIO_MP) > 0) {
   80588:	f011 6f00 	tst.w	r1, #134217728	; 0x8000000
		sd_mmc_card->type = CARD_TYPE_SD_COMBO;
   8058c:	f640 3308 	movw	r3, #2824	; 0xb08
   80590:	f2c2 0307 	movt	r3, #8199	; 0x2007
   80594:	6818      	ldr	r0, [r3, #0]
   80596:	bf14      	ite	ne
   80598:	2205      	movne	r2, #5
	} else {
		sd_mmc_card->type = CARD_TYPE_SDIO;
   8059a:	2204      	moveq	r2, #4
   8059c:	73c2      	strb	r2, [r0, #15]
   8059e:	f000 bc87 	b.w	80eb0 <sd_mmc_check+0xa1c>
	 */
	retry = 2100;
	do {
		// CMD55 - Indicate to the card that the next command is an
		// application specific command rather than a standard command.
		if (!driver_send_cmd(SDMMC_CMD55_APP_CMD, 0)) {
   805a2:	f241 1737 	movw	r7, #4407	; 0x1137
   805a6:	f04f 0800 	mov.w	r8, #0
   805aa:	f244 4535 	movw	r5, #17461	; 0x4435
   805ae:	f2c0 0508 	movt	r5, #8
			sd_mmc_debug("%s: CMD55 Fail\n\r", __func__);
			return false;
		}

		// (ACMD41) Sends host OCR register
		arg = SD_MMC_VOLTAGE_SUPPORT;
   805b2:	f44f 4900 	mov.w	r9, #32768	; 0x8000
		// Check response
		if (!driver_send_cmd(SD_MCI_ACMD41_SD_SEND_OP_COND, arg)) {
			sd_mmc_debug("%s: ACMD41 Fail\n\r", __func__);
			return false;
		}
		resp = driver_get_response();
   805b6:	f244 4a5d 	movw	sl, #17501	; 0x445d
   805ba:	f2c0 0a08 	movt	sl, #8
	 */
	retry = 2100;
	do {
		// CMD55 - Indicate to the card that the next command is an
		// application specific command rather than a standard command.
		if (!driver_send_cmd(SDMMC_CMD55_APP_CMD, 0)) {
   805be:	4638      	mov	r0, r7
   805c0:	4641      	mov	r1, r8
   805c2:	47a8      	blx	r5
   805c4:	2800      	cmp	r0, #0
   805c6:	f040 84ea 	bne.w	80f9e <sd_mmc_check+0xb0a>
   805ca:	f000 bc7d 	b.w	80ec8 <sd_mmc_check+0xa34>
   805ce:	4638      	mov	r0, r7
   805d0:	4641      	mov	r1, r8
   805d2:	47a8      	blx	r5
   805d4:	2800      	cmp	r0, #0
   805d6:	f000 8477 	beq.w	80ec8 <sd_mmc_check+0xa34>
			sd_mmc_debug("%s: CMD55 Fail\n\r", __func__);
			return false;
		}

		// (ACMD41) Sends host OCR register
		arg = SD_MMC_VOLTAGE_SUPPORT;
   805da:	4649      	mov	r1, r9
   805dc:	f2c4 011f 	movt	r1, #16415	; 0x401f
		if (v2) {
			arg |= SD_ACMD41_HCS;
		}
		// Check response
		if (!driver_send_cmd(SD_MCI_ACMD41_SD_SEND_OP_COND, arg)) {
   805e0:	f244 5029 	movw	r0, #17705	; 0x4529
   805e4:	2e00      	cmp	r6, #0
   805e6:	bf08      	it	eq
   805e8:	f44f 11fc 	moveq.w	r1, #2064384	; 0x1f8000
   805ec:	47a8      	blx	r5
   805ee:	2800      	cmp	r0, #0
   805f0:	f000 846a 	beq.w	80ec8 <sd_mmc_check+0xa34>
			sd_mmc_debug("%s: ACMD41 Fail\n\r", __func__);
			return false;
		}
		resp = driver_get_response();
   805f4:	47d0      	blx	sl
		if (resp & OCR_POWER_UP_BUSY) {
   805f6:	2800      	cmp	r0, #0
   805f8:	da0e      	bge.n	80618 <sd_mmc_check+0x184>
			// Card is ready
			if ((resp & OCR_CCS) != 0) {
   805fa:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
   805fe:	f000 848f 	beq.w	80f20 <sd_mmc_check+0xa8c>
				sd_mmc_card->type |= CARD_TYPE_HC;
   80602:	f640 3008 	movw	r0, #2824	; 0xb08
   80606:	f2c2 0007 	movt	r0, #8199	; 0x2007
   8060a:	6801      	ldr	r1, [r0, #0]
   8060c:	7bca      	ldrb	r2, [r1, #15]
   8060e:	f042 0308 	orr.w	r3, r2, #8
   80612:	73cb      	strb	r3, [r1, #15]
   80614:	f000 bc84 	b.w	80f20 <sd_mmc_check+0xa8c>
   80618:	f10b 3bff 	add.w	fp, fp, #4294967295
	 */
	retry = 2100;
	do {
		// CMD55 - Indicate to the card that the next command is an
		// application specific command rather than a standard command.
		if (!driver_send_cmd(SDMMC_CMD55_APP_CMD, 0)) {
   8061c:	4638      	mov	r0, r7
   8061e:	4641      	mov	r1, r8
   80620:	47a8      	blx	r5
   80622:	2800      	cmp	r0, #0
   80624:	f040 84d1 	bne.w	80fca <sd_mmc_check+0xb36>
   80628:	f000 bc4e 	b.w	80ec8 <sd_mmc_check+0xa34>
	 * 6 = cmd byte size
	 * 6 = response byte size
	 */
	retry = 4200;
	do {
		if (!driver_send_cmd(MMC_MCI_CMD1_SEND_OP_COND,
   8062c:	f44f 4500 	mov.w	r5, #32768	; 0x8000
   80630:	f2c4 051f 	movt	r5, #16415	; 0x401f
   80634:	f244 5701 	movw	r7, #17665	; 0x4501
   80638:	f244 4835 	movw	r8, #17461	; 0x4435
   8063c:	f2c0 0808 	movt	r8, #8
			sd_mmc_debug("%s: CMD1 MCI Fail - Busy retry %d\n\r",
					__func__, (int)(4200 - retry));
			return false;
		}
		// Check busy flag
		resp = driver_get_response();
   80640:	f244 495d 	movw	r9, #17501	; 0x445d
   80644:	f2c0 0908 	movt	r9, #8
	 * 6 = cmd byte size
	 * 6 = response byte size
	 */
	retry = 4200;
	do {
		if (!driver_send_cmd(MMC_MCI_CMD1_SEND_OP_COND,
   80648:	4638      	mov	r0, r7
   8064a:	4629      	mov	r1, r5
   8064c:	47c0      	blx	r8
   8064e:	2800      	cmp	r0, #0
   80650:	f040 8493 	bne.w	80f7a <sd_mmc_check+0xae6>
   80654:	f000 bc79 	b.w	80f4a <sd_mmc_check+0xab6>
   80658:	4638      	mov	r0, r7
   8065a:	4629      	mov	r1, r5
   8065c:	47c0      	blx	r8
   8065e:	2800      	cmp	r0, #0
   80660:	f000 8473 	beq.w	80f4a <sd_mmc_check+0xab6>
			sd_mmc_debug("%s: CMD1 MCI Fail - Busy retry %d\n\r",
					__func__, (int)(4200 - retry));
			return false;
		}
		// Check busy flag
		resp = driver_get_response();
   80664:	47c8      	blx	r9
		if (resp & OCR_POWER_UP_BUSY) {
   80666:	2800      	cmp	r0, #0
   80668:	da0d      	bge.n	80686 <sd_mmc_check+0x1f2>
			// Check OCR value
			if ((resp & OCR_ACCESS_MODE_MASK)
   8066a:	f000 40c0 	and.w	r0, r0, #1610612736	; 0x60000000
   8066e:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
   80672:	f040 8460 	bne.w	80f36 <sd_mmc_check+0xaa2>
					== OCR_ACCESS_MODE_SECTOR) {
				sd_mmc_card->type |= CARD_TYPE_HC;
   80676:	49a6      	ldr	r1, [pc, #664]	; (80910 <sd_mmc_check+0x47c>)
   80678:	680b      	ldr	r3, [r1, #0]
   8067a:	7bda      	ldrb	r2, [r3, #15]
   8067c:	f042 0008 	orr.w	r0, r2, #8
   80680:	73d8      	strb	r0, [r3, #15]
   80682:	f000 bc58 	b.w	80f36 <sd_mmc_check+0xaa2>
   80686:	f106 36ff 	add.w	r6, r6, #4294967295
	 * 6 = cmd byte size
	 * 6 = response byte size
	 */
	retry = 4200;
	do {
		if (!driver_send_cmd(MMC_MCI_CMD1_SEND_OP_COND,
   8068a:	4638      	mov	r0, r7
   8068c:	4629      	mov	r1, r5
   8068e:	47c0      	blx	r8
   80690:	2800      	cmp	r0, #0
   80692:	f040 847c 	bne.w	80f8e <sd_mmc_check+0xafa>
   80696:	f000 bc58 	b.w	80f4a <sd_mmc_check+0xab6>
	// Note: The CID is not used in this stack
	if (!driver_send_cmd(SDMMC_CMD2_ALL_SEND_CID, 0)) {
		return false;
	}
	// Assign relative address to the card.
	sd_mmc_card->rca = 1;
   8069a:	499d      	ldr	r1, [pc, #628]	; (80910 <sd_mmc_check+0x47c>)
   8069c:	6808      	ldr	r0, [r1, #0]
   8069e:	f04f 0201 	mov.w	r2, #1
   806a2:	8182      	strh	r2, [r0, #12]
	if (!driver_send_cmd(MMC_CMD3_SET_RELATIVE_ADDR,
   806a4:	f241 1003 	movw	r0, #4355	; 0x1103
   806a8:	f44f 3180 	mov.w	r1, #65536	; 0x10000
   806ac:	4b99      	ldr	r3, [pc, #612]	; (80914 <sd_mmc_check+0x480>)
   806ae:	4798      	blx	r3
   806b0:	2800      	cmp	r0, #0
   806b2:	f000 8121 	beq.w	808f8 <sd_mmc_check+0x464>
			(uint32_t)sd_mmc_card->rca << 16)) {
		return false;
	}
	// Get the Card-Specific Data
	if (!sd_mmc_cmd9_mci()) {
   806b6:	4998      	ldr	r1, [pc, #608]	; (80918 <sd_mmc_check+0x484>)
   806b8:	4788      	blx	r1
   806ba:	2800      	cmp	r0, #0
   806bc:	f000 811f 	beq.w	808fe <sd_mmc_check+0x46a>
 	uint32_t unit;
	uint32_t mul;
	uint32_t tran_speed;

	// Get MMC System Specification version supported by the card
	switch (MMC_CSD_SPEC_VERS(sd_mmc_card->csd)) {
   806c0:	4893      	ldr	r0, [pc, #588]	; (80910 <sd_mmc_check+0x47c>)
   806c2:	6803      	ldr	r3, [r0, #0]
 */
static inline uint32_t SDMMC_UNSTUFF_BITS(uint8_t *reg, uint16_t reg_size,
		uint16_t pos, uint8_t size)
{
	uint32_t value;
	value = reg[((reg_size - pos + 7) / 8) - 1] >> (pos % 8);
   806c4:	7c9a      	ldrb	r2, [r3, #18]
		value |= (uint32_t)reg[((reg_size - pos + 7) / 8) - 3] << (16 - (pos % 8));
	}
	if (((pos % 8) + size) > 16) {
		value |= (uint32_t)reg[((reg_size - pos + 7) / 8) - 3] << (16 - (pos % 8));
	}
	value &=  ((uint32_t)1 << size) - 1;
   806c6:	f3c2 0183 	ubfx	r1, r2, #2, #4
   806ca:	f101 30ff 	add.w	r0, r1, #4294967295
   806ce:	2803      	cmp	r0, #3
   806d0:	d803      	bhi.n	806da <sd_mmc_check+0x246>
   806d2:	e8df f000 	tbb	[pc, r0]
   806d6:	0a06      	.short	0x0a06
   806d8:	120e      	.short	0x120e
	default:
	case 0:
		sd_mmc_card->version = CARD_VER_MMC_1_2;
   806da:	f04f 0112 	mov.w	r1, #18
   806de:	7419      	strb	r1, [r3, #16]
   806e0:	e00e      	b.n	80700 <sd_mmc_check+0x26c>
		break;

	case 1:
		sd_mmc_card->version = CARD_VER_MMC_1_4;
   806e2:	f04f 0214 	mov.w	r2, #20
   806e6:	741a      	strb	r2, [r3, #16]
   806e8:	e00a      	b.n	80700 <sd_mmc_check+0x26c>
		break;

	case 2:
		sd_mmc_card->version = CARD_VER_MMC_2_2;
   806ea:	f04f 0022 	mov.w	r0, #34	; 0x22
   806ee:	7418      	strb	r0, [r3, #16]
   806f0:	e006      	b.n	80700 <sd_mmc_check+0x26c>
		break;

	case 3:
		sd_mmc_card->version = CARD_VER_MMC_3;
   806f2:	f04f 0130 	mov.w	r1, #48	; 0x30
   806f6:	7419      	strb	r1, [r3, #16]
   806f8:	e002      	b.n	80700 <sd_mmc_check+0x26c>
		break;

	case 4:
		sd_mmc_card->version = CARD_VER_MMC_4;
   806fa:	f04f 0240 	mov.w	r2, #64	; 0x40
   806fe:	741a      	strb	r2, [r3, #16]
 */
static inline uint32_t SDMMC_UNSTUFF_BITS(uint8_t *reg, uint16_t reg_size,
		uint16_t pos, uint8_t size)
{
	uint32_t value;
	value = reg[((reg_size - pos + 7) / 8) - 1] >> (pos % 8);
   80700:	7d5a      	ldrb	r2, [r3, #21]
		break;
	}

	// Get MMC memory max transfer speed in Hz.
	tran_speed = CSD_TRAN_SPEED(sd_mmc_card->csd);
	unit = sd_mmc_trans_units[tran_speed & 0x7];
   80702:	f002 0007 	and.w	r0, r2, #7
	mul = mmc_trans_multipliers[(tran_speed >> 3) & 0xF];
	sd_mmc_card->clock = unit * mul * 1000;
   80706:	4985      	ldr	r1, [pc, #532]	; (8091c <sd_mmc_check+0x488>)
   80708:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
   8070c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
   80710:	fb00 f101 	mul.w	r1, r0, r1
	}

	// Get MMC memory max transfer speed in Hz.
	tran_speed = CSD_TRAN_SPEED(sd_mmc_card->csd);
	unit = sd_mmc_trans_units[tran_speed & 0x7];
	mul = mmc_trans_multipliers[(tran_speed >> 3) & 0xF];
   80714:	f3c2 02c3 	ubfx	r2, r2, #3, #4
	sd_mmc_card->clock = unit * mul * 1000;
   80718:	4881      	ldr	r0, [pc, #516]	; (80920 <sd_mmc_check+0x48c>)
   8071a:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
   8071e:	fb02 f101 	mul.w	r1, r2, r1
   80722:	6019      	str	r1, [r3, #0]
   80724:	7e99      	ldrb	r1, [r3, #26]
	if (((pos % 8) + size) > 8) {
		value |= (uint32_t)reg[((reg_size - pos + 7) / 8) - 2] << (8 - (pos % 8));
	}
	if (((pos % 8) + size) > 16) {
		value |= (uint32_t)reg[((reg_size - pos + 7) / 8) - 3] << (16 - (pos % 8));
   80726:	7e18      	ldrb	r0, [r3, #24]
		uint16_t pos, uint8_t size)
{
	uint32_t value;
	value = reg[((reg_size - pos + 7) / 8) - 1] >> (pos % 8);
	if (((pos % 8) + size) > 8) {
		value |= (uint32_t)reg[((reg_size - pos + 7) / 8) - 2] << (8 - (pos % 8));
   80728:	7e5a      	ldrb	r2, [r3, #25]
   8072a:	ea4f 0282 	mov.w	r2, r2, lsl #2
	}
	if (((pos % 8) + size) > 16) {
		value |= (uint32_t)reg[((reg_size - pos + 7) / 8) - 3] << (16 - (pos % 8));
   8072e:	ea42 2080 	orr.w	r0, r2, r0, lsl #10
	}
	if (((pos % 8) + size) > 16) {
		value |= (uint32_t)reg[((reg_size - pos + 7) / 8) - 3] << (16 - (pos % 8));
   80732:	ea40 11a1 	orr.w	r1, r0, r1, asr #6
	}
	value &=  ((uint32_t)1 << size) - 1;
   80736:	ea4f 5201 	mov.w	r2, r1, lsl #20
	 * BLOCK_LEN = 2 ^ READ_BL_LEN      (READ_BL_LEN < 12)
	 * ----------------------------------------------------
	 * For high capacity SD/MMC card:
	 * memory capacity = SEC_COUNT * 512 byte
	 */
	if (MMC_CSD_C_SIZE(sd_mmc_card->csd) != 0xFFF) {
   8073a:	ea4f 5112 	mov.w	r1, r2, lsr #20
   8073e:	f512 1f80 	cmn.w	r2, #1048576	; 0x100000
   80742:	d015      	beq.n	80770 <sd_mmc_check+0x2dc>
 */
static inline uint32_t SDMMC_UNSTUFF_BITS(uint8_t *reg, uint16_t reg_size,
		uint16_t pos, uint8_t size)
{
	uint32_t value;
	value = reg[((reg_size - pos + 7) / 8) - 1] >> (pos % 8);
   80744:	7f18      	ldrb	r0, [r3, #28]
	if (((pos % 8) + size) > 8) {
		value |= (uint32_t)reg[((reg_size - pos + 7) / 8) - 2] << (8 - (pos % 8));
   80746:	7eda      	ldrb	r2, [r3, #27]
   80748:	ea4f 0242 	mov.w	r2, r2, lsl #1
   8074c:	ea42 10e0 	orr.w	r0, r2, r0, asr #7
		uint32_t blocknr = ((MMC_CSD_C_SIZE(sd_mmc_card->csd) + 1) *
   80750:	f101 0101 	add.w	r1, r1, #1
		value |= (uint32_t)reg[((reg_size - pos + 7) / 8) - 3] << (16 - (pos % 8));
	}
	if (((pos % 8) + size) > 16) {
		value |= (uint32_t)reg[((reg_size - pos + 7) / 8) - 3] << (16 - (pos % 8));
	}
	value &=  ((uint32_t)1 << size) - 1;
   80754:	f000 0207 	and.w	r2, r0, #7
			(1 << (MMC_CSD_C_SIZE_MULT(sd_mmc_card->csd) + 2)));
   80758:	f102 0202 	add.w	r2, r2, #2
	 * ----------------------------------------------------
	 * For high capacity SD/MMC card:
	 * memory capacity = SEC_COUNT * 512 byte
	 */
	if (MMC_CSD_C_SIZE(sd_mmc_card->csd) != 0xFFF) {
		uint32_t blocknr = ((MMC_CSD_C_SIZE(sd_mmc_card->csd) + 1) *
   8075c:	fa01 f102 	lsl.w	r1, r1, r2
   80760:	7dd8      	ldrb	r0, [r3, #23]
   80762:	f000 020f 	and.w	r2, r0, #15
			(1 << (MMC_CSD_C_SIZE_MULT(sd_mmc_card->csd) + 2)));
		sd_mmc_card->capacity = blocknr *
   80766:	fa01 f102 	lsl.w	r1, r1, r2
			(1 << MMC_CSD_READ_BL_LEN(sd_mmc_card->csd)) / 1024;
   8076a:	ea4f 2091 	mov.w	r0, r1, lsr #10
	 * memory capacity = SEC_COUNT * 512 byte
	 */
	if (MMC_CSD_C_SIZE(sd_mmc_card->csd) != 0xFFF) {
		uint32_t blocknr = ((MMC_CSD_C_SIZE(sd_mmc_card->csd) + 1) *
			(1 << (MMC_CSD_C_SIZE_MULT(sd_mmc_card->csd) + 2)));
		sd_mmc_card->capacity = blocknr *
   8076e:	6058      	str	r0, [r3, #4]
		return false;
	}
	mmc_decode_csd();
	// Select the and put it into Transfer Mode
	if (!driver_send_cmd(SDMMC_CMD7_SELECT_CARD_CMD,
			(uint32_t)sd_mmc_card->rca << 16)) {
   80770:	899b      	ldrh	r3, [r3, #12]
	if (!sd_mmc_cmd9_mci()) {
		return false;
	}
	mmc_decode_csd();
	// Select the and put it into Transfer Mode
	if (!driver_send_cmd(SDMMC_CMD7_SELECT_CARD_CMD,
   80772:	f243 1007 	movw	r0, #12551	; 0x3107
   80776:	ea4f 4103 	mov.w	r1, r3, lsl #16
   8077a:	4a66      	ldr	r2, [pc, #408]	; (80914 <sd_mmc_check+0x480>)
   8077c:	4790      	blx	r2
   8077e:	2800      	cmp	r0, #0
   80780:	f000 80c0 	beq.w	80904 <sd_mmc_check+0x470>
			(uint32_t)sd_mmc_card->rca << 16)) {
		return false;
	}
	if (sd_mmc_card->version >= CARD_VER_MMC_4) {
   80784:	4d62      	ldr	r5, [pc, #392]	; (80910 <sd_mmc_check+0x47c>)
   80786:	6829      	ldr	r1, [r5, #0]
   80788:	7c08      	ldrb	r0, [r1, #16]
   8078a:	283f      	cmp	r0, #63	; 0x3f
   8078c:	f240 809c 	bls.w	808c8 <sd_mmc_check+0x434>
{
	uint16_t i;
	uint32_t ext_csd;
	uint32_t sec_count;

	if (!driver_adtc_start(MMC_CMD8_SEND_EXT_CSD, 0,
   80790:	f04f 0100 	mov.w	r1, #0
   80794:	9100      	str	r1, [sp, #0]
   80796:	f241 1008 	movw	r0, #4360	; 0x1108
   8079a:	f2c0 0008 	movt	r0, #8
   8079e:	f44f 7200 	mov.w	r2, #512	; 0x200
   807a2:	f04f 0301 	mov.w	r3, #1
   807a6:	4d5f      	ldr	r5, [pc, #380]	; (80924 <sd_mmc_check+0x490>)
   807a8:	47a8      	blx	r5
   807aa:	2800      	cmp	r0, #0
   807ac:	f000 83d0 	beq.w	80f50 <sd_mmc_check+0xabc>
   807b0:	f04f 0500 	mov.w	r5, #0
	// Note: The read access is done in byte to avoid a buffer
	// of EXT_CSD_BSIZE Byte in stack.

	// Read card type
	for (i = 0; i < (EXT_CSD_CARD_TYPE_INDEX + 4) / 4; i++) {
		if (!driver_read_word(&ext_csd)) {
   807b4:	4e5c      	ldr	r6, [pc, #368]	; (80928 <sd_mmc_check+0x494>)
   807b6:	a802      	add	r0, sp, #8
   807b8:	47b0      	blx	r6
   807ba:	2800      	cmp	r0, #0
   807bc:	f000 83c8 	beq.w	80f50 <sd_mmc_check+0xabc>
	//** Read and decode Extended Extended CSD
	// Note: The read access is done in byte to avoid a buffer
	// of EXT_CSD_BSIZE Byte in stack.

	// Read card type
	for (i = 0; i < (EXT_CSD_CARD_TYPE_INDEX + 4) / 4; i++) {
   807c0:	f105 0501 	add.w	r5, r5, #1
   807c4:	b2ad      	uxth	r5, r5
   807c6:	2d32      	cmp	r5, #50	; 0x32
   807c8:	d1f5      	bne.n	807b6 <sd_mmc_check+0x322>
		if (!driver_read_word(&ext_csd)) {
			return false;
		}
	}
	*b_authorize_high_speed = (ext_csd >> ((EXT_CSD_CARD_TYPE_INDEX % 4) * 8))
   807ca:	9e02      	ldr	r6, [sp, #8]
   807cc:	f006 0302 	and.w	r3, r6, #2
   807d0:	b2de      	uxtb	r6, r3
			& MMC_CTYPE_52MHZ;

	if (MMC_CSD_C_SIZE(sd_mmc_card->csd) == 0xFFF) {
   807d2:	4a4f      	ldr	r2, [pc, #316]	; (80910 <sd_mmc_check+0x47c>)
   807d4:	6810      	ldr	r0, [r2, #0]
 */
static inline uint32_t SDMMC_UNSTUFF_BITS(uint8_t *reg, uint16_t reg_size,
		uint16_t pos, uint8_t size)
{
	uint32_t value;
	value = reg[((reg_size - pos + 7) / 8) - 1] >> (pos % 8);
   807d6:	7e87      	ldrb	r7, [r0, #26]
	if (((pos % 8) + size) > 8) {
		value |= (uint32_t)reg[((reg_size - pos + 7) / 8) - 2] << (8 - (pos % 8));
	}
	if (((pos % 8) + size) > 16) {
		value |= (uint32_t)reg[((reg_size - pos + 7) / 8) - 3] << (16 - (pos % 8));
   807d8:	7e01      	ldrb	r1, [r0, #24]
		uint16_t pos, uint8_t size)
{
	uint32_t value;
	value = reg[((reg_size - pos + 7) / 8) - 1] >> (pos % 8);
	if (((pos % 8) + size) > 8) {
		value |= (uint32_t)reg[((reg_size - pos + 7) / 8) - 2] << (8 - (pos % 8));
   807da:	7e43      	ldrb	r3, [r0, #25]
   807dc:	ea4f 0283 	mov.w	r2, r3, lsl #2
	}
	if (((pos % 8) + size) > 16) {
		value |= (uint32_t)reg[((reg_size - pos + 7) / 8) - 3] << (16 - (pos % 8));
   807e0:	ea42 2081 	orr.w	r0, r2, r1, lsl #10
	}
	if (((pos % 8) + size) > 16) {
		value |= (uint32_t)reg[((reg_size - pos + 7) / 8) - 3] << (16 - (pos % 8));
   807e4:	ea40 17a7 	orr.w	r7, r0, r7, asr #6
	}
	value &=  ((uint32_t)1 << size) - 1;
   807e8:	ea4f 5107 	mov.w	r1, r7, lsl #20
   807ec:	f511 1f80 	cmn.w	r1, #1048576	; 0x100000
   807f0:	d11a      	bne.n	80828 <sd_mmc_check+0x394>
		// For high capacity SD/MMC card,
		// memory capacity = SEC_COUNT * 512 byte
		for (; i <(EXT_CSD_SEC_COUNT_INDEX + 4) / 4; i++) {
			if (!driver_read_word(&sec_count)) {
   807f2:	4f4d      	ldr	r7, [pc, #308]	; (80928 <sd_mmc_check+0x494>)
   807f4:	a803      	add	r0, sp, #12
   807f6:	47b8      	blx	r7
   807f8:	2800      	cmp	r0, #0
   807fa:	f000 83a9 	beq.w	80f50 <sd_mmc_check+0xabc>
			& MMC_CTYPE_52MHZ;

	if (MMC_CSD_C_SIZE(sd_mmc_card->csd) == 0xFFF) {
		// For high capacity SD/MMC card,
		// memory capacity = SEC_COUNT * 512 byte
		for (; i <(EXT_CSD_SEC_COUNT_INDEX + 4) / 4; i++) {
   807fe:	f105 0501 	add.w	r5, r5, #1
   80802:	b2ad      	uxth	r5, r5
   80804:	2d35      	cmp	r5, #53	; 0x35
   80806:	d9f5      	bls.n	807f4 <sd_mmc_check+0x360>
			if (!driver_read_word(&sec_count)) {
				return false;
			}
		}
		sd_mmc_card->capacity = sec_count / 2;
   80808:	4b41      	ldr	r3, [pc, #260]	; (80910 <sd_mmc_check+0x47c>)
   8080a:	681a      	ldr	r2, [r3, #0]
   8080c:	9803      	ldr	r0, [sp, #12]
   8080e:	ea4f 0750 	mov.w	r7, r0, lsr #1
   80812:	6057      	str	r7, [r2, #4]
   80814:	e008      	b.n	80828 <sd_mmc_check+0x394>
	}
	for (; i < EXT_CSD_BSIZE / 4; i++) {
		if (!driver_read_word(&sec_count)) {
   80816:	a803      	add	r0, sp, #12
   80818:	47b8      	blx	r7
   8081a:	2800      	cmp	r0, #0
   8081c:	f000 8398 	beq.w	80f50 <sd_mmc_check+0xabc>
				return false;
			}
		}
		sd_mmc_card->capacity = sec_count / 2;
	}
	for (; i < EXT_CSD_BSIZE / 4; i++) {
   80820:	f105 0501 	add.w	r5, r5, #1
   80824:	b2ad      	uxth	r5, r5
   80826:	e000      	b.n	8082a <sd_mmc_check+0x396>
		if (!driver_read_word(&sec_count)) {
   80828:	4f3f      	ldr	r7, [pc, #252]	; (80928 <sd_mmc_check+0x494>)
				return false;
			}
		}
		sd_mmc_card->capacity = sec_count / 2;
	}
	for (; i < EXT_CSD_BSIZE / 4; i++) {
   8082a:	2d7f      	cmp	r5, #127	; 0x7f
   8082c:	d9f3      	bls.n	80816 <sd_mmc_check+0x382>
   8082e:	e392      	b.n	80f56 <sd_mmc_check+0xac2>
		if (!mmc_cmd8(&b_authorize_high_speed)) {
			return false;
		}
		if (4 <= driver_get_bus_width(sd_mmc_slot_sel)) {
			// Enable more bus width
			if (!mmc_cmd6_set_bus_width(driver_get_bus_width(sd_mmc_slot_sel))) {
   80830:	4d3e      	ldr	r5, [pc, #248]	; (8092c <sd_mmc_check+0x498>)
   80832:	7828      	ldrb	r0, [r5, #0]
   80834:	4a3e      	ldr	r2, [pc, #248]	; (80930 <sd_mmc_check+0x49c>)
   80836:	4790      	blx	r2
   80838:	4605      	mov	r5, r0
 */
static bool mmc_cmd6_set_bus_width(uint8_t bus_width)
{
	uint32_t arg;

	switch (bus_width) {
   8083a:	2804      	cmp	r0, #4
   8083c:	d00b      	beq.n	80856 <sd_mmc_check+0x3c2>
		arg = MMC_CMD6_ACCESS_SET_BITS
				| MMC_CMD6_INDEX_BUS_WIDTH
				| MMC_CMD6_VALUE_BUS_WIDTH_4BIT;
		break;
	default:
		arg = MMC_CMD6_ACCESS_SET_BITS
   8083e:	f44f 7100 	mov.w	r1, #512	; 0x200
   80842:	f2c0 11b7 	movt	r1, #439	; 0x1b7
   80846:	f04f 0000 	mov.w	r0, #0
   8084a:	f2c0 10b7 	movt	r0, #439	; 0x1b7
   8084e:	2d08      	cmp	r5, #8
   80850:	bf18      	it	ne
   80852:	4601      	movne	r1, r0
   80854:	e003      	b.n	8085e <sd_mmc_check+0x3ca>
		arg = MMC_CMD6_ACCESS_SET_BITS
				| MMC_CMD6_INDEX_BUS_WIDTH
				| MMC_CMD6_VALUE_BUS_WIDTH_8BIT;
		break;
	case 4:
		arg = MMC_CMD6_ACCESS_SET_BITS
   80856:	f44f 7180 	mov.w	r1, #256	; 0x100
   8085a:	f2c0 11b7 	movt	r1, #439	; 0x1b7
		arg = MMC_CMD6_ACCESS_SET_BITS
				| MMC_CMD6_INDEX_BUS_WIDTH
				| MMC_CMD6_VALUE_BUS_WIDTH_1BIT;
		break;
	}
	if (!driver_send_cmd(MMC_CMD6_SWITCH, arg)) {
   8085e:	f243 1006 	movw	r0, #12550	; 0x3106
   80862:	4b2c      	ldr	r3, [pc, #176]	; (80914 <sd_mmc_check+0x480>)
   80864:	4798      	blx	r3
   80866:	2800      	cmp	r0, #0
   80868:	f000 837d 	beq.w	80f66 <sd_mmc_check+0xad2>
		return false;
	}
	if (driver_get_response() & CARD_STATUS_SWITCH_ERROR) {
   8086c:	4931      	ldr	r1, [pc, #196]	; (80934 <sd_mmc_check+0x4a0>)
   8086e:	4788      	blx	r1
   80870:	f010 0f80 	tst.w	r0, #128	; 0x80
   80874:	f040 8377 	bne.w	80f66 <sd_mmc_check+0xad2>
		// No supported, it is not a protocol error
		sd_mmc_debug("%s: CMD6 CARD_STATUS_SWITCH_ERROR\n\r", __func__);
		return false;
	}
	sd_mmc_card->bus_width = bus_width;
   80878:	4a25      	ldr	r2, [pc, #148]	; (80910 <sd_mmc_check+0x47c>)
   8087a:	6810      	ldr	r0, [r2, #0]
   8087c:	7445      	strb	r5, [r0, #17]
			// Enable more bus width
			if (!mmc_cmd6_set_bus_width(driver_get_bus_width(sd_mmc_slot_sel))) {
				return false;
			}
			// Reinitialize the slot with the bus width
			sd_mmc_configure_slot();
   8087e:	4b2e      	ldr	r3, [pc, #184]	; (80938 <sd_mmc_check+0x4a4>)
   80880:	4798      	blx	r3
		}
		if (driver_is_high_speed_capable() && b_authorize_high_speed) {
   80882:	492e      	ldr	r1, [pc, #184]	; (8093c <sd_mmc_check+0x4a8>)
   80884:	4788      	blx	r1
   80886:	b338      	cbz	r0, 808d8 <sd_mmc_check+0x444>
   80888:	b336      	cbz	r6, 808d8 <sd_mmc_check+0x444>
 *
 * \return true if success, otherwise false
 */
static bool mmc_cmd6_set_high_speed(void)
{
	if (!driver_send_cmd(MMC_CMD6_SWITCH,
   8088a:	f243 1006 	movw	r0, #12550	; 0x3106
   8088e:	f44f 7180 	mov.w	r1, #256	; 0x100
   80892:	f2c0 31b9 	movt	r1, #953	; 0x3b9
   80896:	4a1f      	ldr	r2, [pc, #124]	; (80914 <sd_mmc_check+0x480>)
   80898:	4790      	blx	r2
   8089a:	2800      	cmp	r0, #0
   8089c:	f000 8366 	beq.w	80f6c <sd_mmc_check+0xad8>
			MMC_CMD6_ACCESS_WRITE_BYTE
			| MMC_CMD6_INDEX_HS_TIMING
			| MMC_CMD6_VALUE_HS_TIMING_ENABLE)) {
		return false;
	}
	if (driver_get_response() & CARD_STATUS_SWITCH_ERROR) {
   808a0:	4824      	ldr	r0, [pc, #144]	; (80934 <sd_mmc_check+0x4a0>)
   808a2:	4780      	blx	r0
   808a4:	f010 0f80 	tst.w	r0, #128	; 0x80
   808a8:	f040 8360 	bne.w	80f6c <sd_mmc_check+0xad8>
		// No supported, it is not a protocol error
		sd_mmc_debug("%s: CMD6 CARD_STATUS_SWITCH_ERROR\n\r", __func__);
		return false;
	}
	sd_mmc_card->high_speed = 1;
   808ac:	4e18      	ldr	r6, [pc, #96]	; (80910 <sd_mmc_check+0x47c>)
   808ae:	6837      	ldr	r7, [r6, #0]
   808b0:	f04f 0501 	mov.w	r5, #1
   808b4:	f887 5022 	strb.w	r5, [r7, #34]	; 0x22
	sd_mmc_card->clock = 52000000lu;
   808b8:	f44f 43ea 	mov.w	r3, #29952	; 0x7500
   808bc:	f2c0 3319 	movt	r3, #793	; 0x319
   808c0:	603b      	str	r3, [r7, #0]
			// Enable HS
			if (!mmc_cmd6_set_high_speed()) {
				return false;
			}
			// Reinitialize the slot with the new speed
			sd_mmc_configure_slot();
   808c2:	491d      	ldr	r1, [pc, #116]	; (80938 <sd_mmc_check+0x4a4>)
   808c4:	4788      	blx	r1
   808c6:	e007      	b.n	808d8 <sd_mmc_check+0x444>
		}
	} else {
		// Reinitialize the slot with the new speed
		sd_mmc_configure_slot();
   808c8:	4f1b      	ldr	r7, [pc, #108]	; (80938 <sd_mmc_check+0x4a4>)
   808ca:	47b8      	blx	r7
   808cc:	e004      	b.n	808d8 <sd_mmc_check+0x444>
		// Retry is a WORKAROUND for no compliance card (Atmel Internal ref. MMC19):
		// These cards seem not ready immediatly
		// after the end of busy of mmc_cmd6_set_high_speed()

		// Set default block size
		if (driver_send_cmd(SDMMC_CMD16_SET_BLOCKLEN, SD_MMC_BLOCK_SIZE)) {
   808ce:	4640      	mov	r0, r8
   808d0:	4639      	mov	r1, r7
   808d2:	47b0      	blx	r6
   808d4:	b140      	cbz	r0, 808e8 <sd_mmc_check+0x454>
   808d6:	e018      	b.n	8090a <sd_mmc_check+0x476>
		arg = MMC_CMD6_ACCESS_SET_BITS
				| MMC_CMD6_INDEX_BUS_WIDTH
				| MMC_CMD6_VALUE_BUS_WIDTH_4BIT;
		break;
	default:
		arg = MMC_CMD6_ACCESS_SET_BITS
   808d8:	f04f 050a 	mov.w	r5, #10
		// Retry is a WORKAROUND for no compliance card (Atmel Internal ref. MMC19):
		// These cards seem not ready immediatly
		// after the end of busy of mmc_cmd6_set_high_speed()

		// Set default block size
		if (driver_send_cmd(SDMMC_CMD16_SET_BLOCKLEN, SD_MMC_BLOCK_SIZE)) {
   808dc:	f241 1810 	movw	r8, #4368	; 0x1110
   808e0:	f44f 7700 	mov.w	r7, #512	; 0x200
   808e4:	4e0b      	ldr	r6, [pc, #44]	; (80914 <sd_mmc_check+0x480>)
   808e6:	e7f2      	b.n	808ce <sd_mmc_check+0x43a>
   808e8:	f105 32ff 	add.w	r2, r5, #4294967295
		// Reinitialize the slot with the new speed
		sd_mmc_configure_slot();
	}

	uint8_t retry = 10;
	while (retry--) {
   808ec:	f012 05ff 	ands.w	r5, r2, #255	; 0xff
   808f0:	d1ed      	bne.n	808ce <sd_mmc_check+0x43a>
		// Set default block size
		if (driver_send_cmd(SDMMC_CMD16_SET_BLOCKLEN, SD_MMC_BLOCK_SIZE)) {
			return true;
		}
	}
	return false;
   808f2:	f04f 0000 	mov.w	r0, #0
   808f6:	e2ad      	b.n	80e54 <sd_mmc_check+0x9c0>
	}
	// Assign relative address to the card.
	sd_mmc_card->rca = 1;
	if (!driver_send_cmd(MMC_CMD3_SET_RELATIVE_ADDR,
			(uint32_t)sd_mmc_card->rca << 16)) {
		return false;
   808f8:	f04f 0000 	mov.w	r0, #0
   808fc:	e2aa      	b.n	80e54 <sd_mmc_check+0x9c0>
	}
	// Get the Card-Specific Data
	if (!sd_mmc_cmd9_mci()) {
		return false;
   808fe:	f04f 0000 	mov.w	r0, #0
   80902:	e2a7      	b.n	80e54 <sd_mmc_check+0x9c0>
	}
	mmc_decode_csd();
	// Select the and put it into Transfer Mode
	if (!driver_send_cmd(SDMMC_CMD7_SELECT_CARD_CMD,
			(uint32_t)sd_mmc_card->rca << 16)) {
		return false;
   80904:	f04f 0000 	mov.w	r0, #0
   80908:	e2a4      	b.n	80e54 <sd_mmc_check+0x9c0>
		// These cards seem not ready immediatly
		// after the end of busy of mmc_cmd6_set_high_speed()

		// Set default block size
		if (driver_send_cmd(SDMMC_CMD16_SET_BLOCKLEN, SD_MMC_BLOCK_SIZE)) {
			return true;
   8090a:	f04f 0001 	mov.w	r0, #1
   8090e:	e2a1      	b.n	80e54 <sd_mmc_check+0x9c0>
   80910:	20070b08 	.word	0x20070b08
   80914:	00084435 	.word	0x00084435
   80918:	0008028d 	.word	0x0008028d
   8091c:	0008c328 	.word	0x0008c328
   80920:	0008c344 	.word	0x0008c344
   80924:	000844c5 	.word	0x000844c5
   80928:	0008459d 	.word	0x0008459d
   8092c:	20070b0e 	.word	0x20070b0e
   80930:	00084385 	.word	0x00084385
   80934:	0008445d 	.word	0x0008445d
   80938:	000801a5 	.word	0x000801a5
   8093c:	00084391 	.word	0x00084391
	}

	if (sd_mmc_card->type & CARD_TYPE_SD) {
		// SD MEMORY, Put the Card in Identify Mode
		// Note: The CID is not used in this stack
		if (!driver_send_cmd(SDMMC_CMD2_ALL_SEND_CID, 0)) {
   80940:	f645 3002 	movw	r0, #23298	; 0x5b02
   80944:	f04f 0100 	mov.w	r1, #0
   80948:	f244 4335 	movw	r3, #17461	; 0x4435
   8094c:	f2c0 0308 	movt	r3, #8
   80950:	4798      	blx	r3
   80952:	2800      	cmp	r0, #0
   80954:	f000 828d 	beq.w	80e72 <sd_mmc_check+0x9de>
			return false;
		}
	}
	// Ask the card to publish a new relative address (RCA).
	if (!driver_send_cmd(SD_CMD3_SEND_RELATIVE_ADDR, 0)) {
   80958:	f245 1003 	movw	r0, #20739	; 0x5103
   8095c:	f04f 0100 	mov.w	r1, #0
   80960:	f244 4235 	movw	r2, #17461	; 0x4435
   80964:	f2c0 0208 	movt	r2, #8
   80968:	4790      	blx	r2
   8096a:	2800      	cmp	r0, #0
   8096c:	f000 8281 	beq.w	80e72 <sd_mmc_check+0x9de>
		return false;
	}
	sd_mmc_card->rca = (driver_get_response() >> 16) & 0xFFFF;
   80970:	f640 3508 	movw	r5, #2824	; 0xb08
   80974:	f2c2 0507 	movt	r5, #8199	; 0x2007
   80978:	682e      	ldr	r6, [r5, #0]
   8097a:	f244 405d 	movw	r0, #17501	; 0x445d
   8097e:	f2c0 0008 	movt	r0, #8
   80982:	4780      	blx	r0
   80984:	ea4f 4110 	mov.w	r1, r0, lsr #16
   80988:	81b1      	strh	r1, [r6, #12]

	// SD MEMORY, Get the Card-Specific Data
	if (sd_mmc_card->type & CARD_TYPE_SD) {
   8098a:	682b      	ldr	r3, [r5, #0]
   8098c:	7bda      	ldrb	r2, [r3, #15]
   8098e:	f012 0f01 	tst.w	r2, #1
   80992:	d056      	beq.n	80a42 <sd_mmc_check+0x5ae>
		if (!sd_mmc_cmd9_mci()) {
   80994:	f240 208d 	movw	r0, #653	; 0x28d
   80998:	f2c0 0008 	movt	r0, #8
   8099c:	4780      	blx	r0
   8099e:	2800      	cmp	r0, #0
   809a0:	f000 8267 	beq.w	80e72 <sd_mmc_check+0x9de>
 	uint32_t unit;
	uint32_t mul;
	uint32_t tran_speed;

	// Get SD memory maximum transfer speed in Hz.
	tran_speed = CSD_TRAN_SPEED(sd_mmc_card->csd);
   809a4:	682b      	ldr	r3, [r5, #0]
 */
static inline uint32_t SDMMC_UNSTUFF_BITS(uint8_t *reg, uint16_t reg_size,
		uint16_t pos, uint8_t size)
{
	uint32_t value;
	value = reg[((reg_size - pos + 7) / 8) - 1] >> (pos % 8);
   809a6:	7d5a      	ldrb	r2, [r3, #21]
	unit = sd_mmc_trans_units[tran_speed & 0x7];
   809a8:	f002 0007 	and.w	r0, r2, #7
	mul = sd_trans_multipliers[(tran_speed >> 3) & 0xF];
	sd_mmc_card->clock = unit * mul * 1000;
   809ac:	f24c 3128 	movw	r1, #49960	; 0xc328
   809b0:	f2c0 0108 	movt	r1, #8
   809b4:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
   809b8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
   809bc:	fb00 f101 	mul.w	r1, r0, r1
	uint32_t tran_speed;

	// Get SD memory maximum transfer speed in Hz.
	tran_speed = CSD_TRAN_SPEED(sd_mmc_card->csd);
	unit = sd_mmc_trans_units[tran_speed & 0x7];
	mul = sd_trans_multipliers[(tran_speed >> 3) & 0xF];
   809c0:	f3c2 02c3 	ubfx	r2, r2, #3, #4
	sd_mmc_card->clock = unit * mul * 1000;
   809c4:	f24c 20e8 	movw	r0, #49896	; 0xc2e8
   809c8:	f2c0 0008 	movt	r0, #8
   809cc:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
   809d0:	fb02 f101 	mul.w	r1, r2, r1
   809d4:	6019      	str	r1, [r3, #0]
   809d6:	7c98      	ldrb	r0, [r3, #18]
	 * BLOCK_LEN = 2 ^ READ_BL_LEN      (READ_BL_LEN < 12)
	 * ----------------------------------------------------
	 * For high capacity SD card:
	 * memory capacity = (C_SIZE+1) * 512K byte
	 */
	if (CSD_STRUCTURE_VERSION(sd_mmc_card->csd) >= SD_CSD_VER_2_0) {
   809d8:	0982      	lsrs	r2, r0, #6
   809da:	d00f      	beq.n	809fc <sd_mmc_check+0x568>
   809dc:	7eda      	ldrb	r2, [r3, #27]
	if (((pos % 8) + size) > 8) {
		value |= (uint32_t)reg[((reg_size - pos + 7) / 8) - 2] << (8 - (pos % 8));
   809de:	7e98      	ldrb	r0, [r3, #26]
	}
	if (((pos % 8) + size) > 16) {
		value |= (uint32_t)reg[((reg_size - pos + 7) / 8) - 3] << (16 - (pos % 8));
   809e0:	7e59      	ldrb	r1, [r3, #25]
   809e2:	ea4f 4101 	mov.w	r1, r1, lsl #16
   809e6:	ea41 2000 	orr.w	r0, r1, r0, lsl #8
	}
	if (((pos % 8) + size) > 16) {
		value |= (uint32_t)reg[((reg_size - pos + 7) / 8) - 3] << (16 - (pos % 8));
	}
	value &=  ((uint32_t)1 << size) - 1;
   809ea:	4302      	orrs	r2, r0
   809ec:	f422 0140 	bic.w	r1, r2, #12582912	; 0xc00000
		sd_mmc_card->capacity =
				(SD_CSD_2_0_C_SIZE(sd_mmc_card->csd) + 1)
				* 512;
   809f0:	f101 0101 	add.w	r1, r1, #1
   809f4:	ea4f 2041 	mov.w	r0, r1, lsl #9
	 * ----------------------------------------------------
	 * For high capacity SD card:
	 * memory capacity = (C_SIZE+1) * 512K byte
	 */
	if (CSD_STRUCTURE_VERSION(sd_mmc_card->csd) >= SD_CSD_VER_2_0) {
		sd_mmc_card->capacity =
   809f8:	6058      	str	r0, [r3, #4]
   809fa:	e022      	b.n	80a42 <sd_mmc_check+0x5ae>
 */
static inline uint32_t SDMMC_UNSTUFF_BITS(uint8_t *reg, uint16_t reg_size,
		uint16_t pos, uint8_t size)
{
	uint32_t value;
	value = reg[((reg_size - pos + 7) / 8) - 1] >> (pos % 8);
   809fc:	7e99      	ldrb	r1, [r3, #26]
	if (((pos % 8) + size) > 8) {
		value |= (uint32_t)reg[((reg_size - pos + 7) / 8) - 2] << (8 - (pos % 8));
	}
	if (((pos % 8) + size) > 16) {
		value |= (uint32_t)reg[((reg_size - pos + 7) / 8) - 3] << (16 - (pos % 8));
   809fe:	7e18      	ldrb	r0, [r3, #24]
		uint16_t pos, uint8_t size)
{
	uint32_t value;
	value = reg[((reg_size - pos + 7) / 8) - 1] >> (pos % 8);
	if (((pos % 8) + size) > 8) {
		value |= (uint32_t)reg[((reg_size - pos + 7) / 8) - 2] << (8 - (pos % 8));
   80a00:	7e5a      	ldrb	r2, [r3, #25]
   80a02:	ea4f 0282 	mov.w	r2, r2, lsl #2
	}
	if (((pos % 8) + size) > 16) {
		value |= (uint32_t)reg[((reg_size - pos + 7) / 8) - 3] << (16 - (pos % 8));
   80a06:	ea42 2080 	orr.w	r0, r2, r0, lsl #10
	}
	if (((pos % 8) + size) > 16) {
		value |= (uint32_t)reg[((reg_size - pos + 7) / 8) - 3] << (16 - (pos % 8));
   80a0a:	ea40 12a1 	orr.w	r2, r0, r1, asr #6
 */
static inline uint32_t SDMMC_UNSTUFF_BITS(uint8_t *reg, uint16_t reg_size,
		uint16_t pos, uint8_t size)
{
	uint32_t value;
	value = reg[((reg_size - pos + 7) / 8) - 1] >> (pos % 8);
   80a0e:	7f18      	ldrb	r0, [r3, #28]
	if (((pos % 8) + size) > 8) {
		value |= (uint32_t)reg[((reg_size - pos + 7) / 8) - 2] << (8 - (pos % 8));
   80a10:	7ed9      	ldrb	r1, [r3, #27]
   80a12:	ea4f 0141 	mov.w	r1, r1, lsl #1
   80a16:	ea41 10e0 	orr.w	r0, r1, r0, asr #7
		value |= (uint32_t)reg[((reg_size - pos + 7) / 8) - 3] << (16 - (pos % 8));
	}
	if (((pos % 8) + size) > 16) {
		value |= (uint32_t)reg[((reg_size - pos + 7) / 8) - 3] << (16 - (pos % 8));
	}
	value &=  ((uint32_t)1 << size) - 1;
   80a1a:	ea4f 5202 	mov.w	r2, r2, lsl #20
   80a1e:	ea4f 5212 	mov.w	r2, r2, lsr #20
				(SD_CSD_2_0_C_SIZE(sd_mmc_card->csd) + 1)
				* 512;
	} else {
		uint32_t blocknr = ((SD_CSD_1_0_C_SIZE(sd_mmc_card->csd) + 1) *
   80a22:	f102 0201 	add.w	r2, r2, #1
   80a26:	f000 0107 	and.w	r1, r0, #7
				(1 << (SD_CSD_1_0_C_SIZE_MULT(sd_mmc_card->csd) + 2)));
   80a2a:	f101 0102 	add.w	r1, r1, #2
	if (CSD_STRUCTURE_VERSION(sd_mmc_card->csd) >= SD_CSD_VER_2_0) {
		sd_mmc_card->capacity =
				(SD_CSD_2_0_C_SIZE(sd_mmc_card->csd) + 1)
				* 512;
	} else {
		uint32_t blocknr = ((SD_CSD_1_0_C_SIZE(sd_mmc_card->csd) + 1) *
   80a2e:	fa02 f001 	lsl.w	r0, r2, r1
   80a32:	7dda      	ldrb	r2, [r3, #23]
   80a34:	f002 010f 	and.w	r1, r2, #15
				(1 << (SD_CSD_1_0_C_SIZE_MULT(sd_mmc_card->csd) + 2)));
		sd_mmc_card->capacity = blocknr *
   80a38:	fa00 f001 	lsl.w	r0, r0, r1
				(1 << SD_CSD_1_0_READ_BL_LEN(sd_mmc_card->csd))
				/ 1024;
   80a3c:	ea4f 2290 	mov.w	r2, r0, lsr #10
				(SD_CSD_2_0_C_SIZE(sd_mmc_card->csd) + 1)
				* 512;
	} else {
		uint32_t blocknr = ((SD_CSD_1_0_C_SIZE(sd_mmc_card->csd) + 1) *
				(1 << (SD_CSD_1_0_C_SIZE_MULT(sd_mmc_card->csd) + 2)));
		sd_mmc_card->capacity = blocknr *
   80a40:	605a      	str	r2, [r3, #4]
		}
		sd_decode_csd();
	}
	// Select the and put it into Transfer Mode
	if (!driver_send_cmd(SDMMC_CMD7_SELECT_CARD_CMD,
			(uint32_t)sd_mmc_card->rca << 16)) {
   80a42:	f640 3308 	movw	r3, #2824	; 0xb08
   80a46:	f2c2 0307 	movt	r3, #8199	; 0x2007
   80a4a:	681a      	ldr	r2, [r3, #0]
   80a4c:	8991      	ldrh	r1, [r2, #12]
			return false;
		}
		sd_decode_csd();
	}
	// Select the and put it into Transfer Mode
	if (!driver_send_cmd(SDMMC_CMD7_SELECT_CARD_CMD,
   80a4e:	f243 1007 	movw	r0, #12551	; 0x3107
   80a52:	ea4f 4101 	mov.w	r1, r1, lsl #16
   80a56:	f244 4335 	movw	r3, #17461	; 0x4435
   80a5a:	f2c0 0308 	movt	r3, #8
   80a5e:	4798      	blx	r3
   80a60:	2800      	cmp	r0, #0
   80a62:	f000 8206 	beq.w	80e72 <sd_mmc_check+0x9de>
			(uint32_t)sd_mmc_card->rca << 16)) {
		return false;
	}
	// SD MEMORY, Read the SCR to get card version
	if (sd_mmc_card->type & CARD_TYPE_SD) {
   80a66:	f640 3008 	movw	r0, #2824	; 0xb08
   80a6a:	f2c2 0007 	movt	r0, #8199	; 0x2007
   80a6e:	6801      	ldr	r1, [r0, #0]
   80a70:	7bca      	ldrb	r2, [r1, #15]
   80a72:	f012 0f01 	tst.w	r2, #1
   80a76:	d04e      	beq.n	80b16 <sd_mmc_check+0x682>
{
	uint8_t scr[SD_SCR_REG_BSIZE];

	// CMD55 - Indicate to the card that the next command is an
	// application specific command rather than a standard command.
	if (!driver_send_cmd(SDMMC_CMD55_APP_CMD, (uint32_t)sd_mmc_card->rca << 16)) {
   80a78:	898b      	ldrh	r3, [r1, #12]
   80a7a:	f241 1037 	movw	r0, #4407	; 0x1137
   80a7e:	ea4f 4103 	mov.w	r1, r3, lsl #16
   80a82:	f244 4235 	movw	r2, #17461	; 0x4435
   80a86:	f2c0 0208 	movt	r2, #8
   80a8a:	4790      	blx	r2
   80a8c:	2800      	cmp	r0, #0
   80a8e:	f000 81f0 	beq.w	80e72 <sd_mmc_check+0x9de>
		return false;
	}
	if (!driver_adtc_start(SD_ACMD51_SEND_SCR, 0,
   80a92:	f04f 0301 	mov.w	r3, #1
   80a96:	9300      	str	r3, [sp, #0]
   80a98:	f241 1033 	movw	r0, #4403	; 0x1133
   80a9c:	f2c0 0008 	movt	r0, #8
   80aa0:	f04f 0100 	mov.w	r1, #0
   80aa4:	f04f 0208 	mov.w	r2, #8
   80aa8:	4d4c      	ldr	r5, [pc, #304]	; (80bdc <sd_mmc_check+0x748>)
   80aaa:	47a8      	blx	r5
   80aac:	2800      	cmp	r0, #0
   80aae:	f000 81e0 	beq.w	80e72 <sd_mmc_check+0x9de>
			SD_SCR_REG_BSIZE, 1, true)) {
		return false;
	}
	if (!driver_start_read_blocks(scr, 1)) {
   80ab2:	a804      	add	r0, sp, #16
   80ab4:	f04f 0101 	mov.w	r1, #1
   80ab8:	4b49      	ldr	r3, [pc, #292]	; (80be0 <sd_mmc_check+0x74c>)
   80aba:	4798      	blx	r3
   80abc:	2800      	cmp	r0, #0
   80abe:	f000 81d8 	beq.w	80e72 <sd_mmc_check+0x9de>
		return false;
	}
	if (!driver_wait_end_of_read_blocks()) {
   80ac2:	4848      	ldr	r0, [pc, #288]	; (80be4 <sd_mmc_check+0x750>)
   80ac4:	4780      	blx	r0
   80ac6:	2800      	cmp	r0, #0
   80ac8:	f000 81d3 	beq.w	80e72 <sd_mmc_check+0x9de>
   80acc:	f89d 1010 	ldrb.w	r1, [sp, #16]
		return false;
	}

	// Get SD Memory Card - Spec. Version
	switch (SD_SCR_SD_SPEC(scr)) {
   80ad0:	f001 030f 	and.w	r3, r1, #15
   80ad4:	2b01      	cmp	r3, #1
   80ad6:	d009      	beq.n	80aec <sd_mmc_check+0x658>
   80ad8:	b113      	cbz	r3, 80ae0 <sd_mmc_check+0x64c>
   80ada:	2b02      	cmp	r3, #2
   80adc:	d116      	bne.n	80b0c <sd_mmc_check+0x678>
   80ade:	e00b      	b.n	80af8 <sd_mmc_check+0x664>
	case SD_SCR_SD_SPEC_1_0_01:
		sd_mmc_card->version = CARD_VER_SD_1_0;
   80ae0:	4a41      	ldr	r2, [pc, #260]	; (80be8 <sd_mmc_check+0x754>)
   80ae2:	6813      	ldr	r3, [r2, #0]
   80ae4:	f04f 0010 	mov.w	r0, #16
   80ae8:	7418      	strb	r0, [r3, #16]
   80aea:	e014      	b.n	80b16 <sd_mmc_check+0x682>
		break;

	case SD_SCR_SD_SPEC_1_10:
		sd_mmc_card->version = CARD_VER_SD_1_10;
   80aec:	493e      	ldr	r1, [pc, #248]	; (80be8 <sd_mmc_check+0x754>)
   80aee:	680b      	ldr	r3, [r1, #0]
   80af0:	f04f 021a 	mov.w	r2, #26
   80af4:	741a      	strb	r2, [r3, #16]
   80af6:	e00e      	b.n	80b16 <sd_mmc_check+0x682>
 */
static inline uint32_t SDMMC_UNSTUFF_BITS(uint8_t *reg, uint16_t reg_size,
		uint16_t pos, uint8_t size)
{
	uint32_t value;
	value = reg[((reg_size - pos + 7) / 8) - 1] >> (pos % 8);
   80af8:	f89d 3012 	ldrb.w	r3, [sp, #18]
		break;

	case SD_SCR_SD_SPEC_2_00:
		if (SD_SCR_SD_SPEC3(scr) == SD_SCR_SD_SPEC_3_00) {
   80afc:	09db      	lsrs	r3, r3, #7
			sd_mmc_card->version = CARD_VER_SD_3_0;
   80afe:	483a      	ldr	r0, [pc, #232]	; (80be8 <sd_mmc_check+0x754>)
   80b00:	6801      	ldr	r1, [r0, #0]
   80b02:	bf14      	ite	ne
   80b04:	2230      	movne	r2, #48	; 0x30
		} else {
			sd_mmc_card->version = CARD_VER_SD_2_0;
   80b06:	2220      	moveq	r2, #32
   80b08:	740a      	strb	r2, [r1, #16]
   80b0a:	e004      	b.n	80b16 <sd_mmc_check+0x682>
		}
		break;

	default:
		sd_mmc_card->version = CARD_VER_SD_1_0;
   80b0c:	4a36      	ldr	r2, [pc, #216]	; (80be8 <sd_mmc_check+0x754>)
   80b0e:	6810      	ldr	r0, [r2, #0]
   80b10:	f04f 0110 	mov.w	r1, #16
   80b14:	7401      	strb	r1, [r0, #16]
	if (sd_mmc_card->type & CARD_TYPE_SD) {
		if (!sd_acmd51()) {
			return false;
		}
	}
	if (IS_SDIO()) {
   80b16:	f640 3008 	movw	r0, #2824	; 0xb08
   80b1a:	f2c2 0007 	movt	r0, #8199	; 0x2007
   80b1e:	6801      	ldr	r1, [r0, #0]
   80b20:	7bcb      	ldrb	r3, [r1, #15]
   80b22:	f003 0204 	and.w	r2, r3, #4
   80b26:	b2d0      	uxtb	r0, r2
   80b28:	2800      	cmp	r0, #0
   80b2a:	f000 8095 	beq.w	80c58 <sd_mmc_check+0x7c4>
 	uint32_t unit;
	uint32_t mul;
	uint8_t tplfe_max_tran_speed;

	// Read CIS area address in CCCR area
	addr_cis = 0; // Init all bytes, because the next function fill 3 bytes only
   80b2e:	f04f 0100 	mov.w	r1, #0
   80b32:	9103      	str	r1, [sp, #12]
	if (!sdio_cmd53(SDIO_CMD53_READ_FLAG, SDIO_CIA, SDIO_CCCR_CIS_PTR,
   80b34:	f04f 0503 	mov.w	r5, #3
   80b38:	9500      	str	r5, [sp, #0]
   80b3a:	f04f 0301 	mov.w	r3, #1
   80b3e:	9301      	str	r3, [sp, #4]
   80b40:	4608      	mov	r0, r1
   80b42:	f04f 0209 	mov.w	r2, #9
   80b46:	f240 15d5 	movw	r5, #469	; 0x1d5
   80b4a:	f2c0 0508 	movt	r5, #8
   80b4e:	47a8      	blx	r5
   80b50:	2800      	cmp	r0, #0
   80b52:	f000 818e 	beq.w	80e72 <sd_mmc_check+0x9de>
			1, 3, true)) {
		sd_mmc_debug("%s: CMD53 Read CIS Fail\n\r", __func__);
		return false;
	}
	if (!driver_start_read_blocks((uint8_t *)&addr_cis, 1)) {
   80b56:	a803      	add	r0, sp, #12
   80b58:	f04f 0101 	mov.w	r1, #1
   80b5c:	4b20      	ldr	r3, [pc, #128]	; (80be0 <sd_mmc_check+0x74c>)
   80b5e:	4798      	blx	r3
   80b60:	2800      	cmp	r0, #0
   80b62:	f000 8186 	beq.w	80e72 <sd_mmc_check+0x9de>
		return false;
	}
	if (!driver_wait_end_of_read_blocks()) {
   80b66:	491f      	ldr	r1, [pc, #124]	; (80be4 <sd_mmc_check+0x750>)
   80b68:	4788      	blx	r1
   80b6a:	2800      	cmp	r0, #0
   80b6c:	f000 8181 	beq.w	80e72 <sd_mmc_check+0x9de>
		return false;
	}
	addr_cis = le32_to_cpu(addr_cis);
   80b70:	9d03      	ldr	r5, [sp, #12]

	// Search Fun0 tuple in the CIA area
	addr = addr_cis;
	while (1) {
		// Read a sample of CIA area
		if (!sdio_cmd53(SDIO_CMD53_READ_FLAG, SDIO_CIA, addr, 1, 3, true)) {
   80b72:	f8df 8078 	ldr.w	r8, [pc, #120]	; 80bec <sd_mmc_check+0x758>
			sd_mmc_debug("%s: CMD53 Read CIA Fail\n\r", __func__);
			return false;
		}
		if (!driver_start_read_blocks(buf, 1)) {
   80b76:	4f1a      	ldr	r7, [pc, #104]	; (80be0 <sd_mmc_check+0x74c>)
			return false;
		}
		if (!driver_wait_end_of_read_blocks()) {
   80b78:	4e1a      	ldr	r6, [pc, #104]	; (80be4 <sd_mmc_check+0x750>)

	// Search Fun0 tuple in the CIA area
	addr = addr_cis;
	while (1) {
		// Read a sample of CIA area
		if (!sdio_cmd53(SDIO_CMD53_READ_FLAG, SDIO_CIA, addr, 1, 3, true)) {
   80b7a:	f04f 0203 	mov.w	r2, #3
   80b7e:	9200      	str	r2, [sp, #0]
   80b80:	f04f 0301 	mov.w	r3, #1
   80b84:	9301      	str	r3, [sp, #4]
   80b86:	f04f 0000 	mov.w	r0, #0
   80b8a:	4601      	mov	r1, r0
   80b8c:	462a      	mov	r2, r5
   80b8e:	47c0      	blx	r8
   80b90:	2800      	cmp	r0, #0
   80b92:	f000 816e 	beq.w	80e72 <sd_mmc_check+0x9de>
			sd_mmc_debug("%s: CMD53 Read CIA Fail\n\r", __func__);
			return false;
		}
		if (!driver_start_read_blocks(buf, 1)) {
   80b96:	a804      	add	r0, sp, #16
   80b98:	f04f 0101 	mov.w	r1, #1
   80b9c:	47b8      	blx	r7
   80b9e:	2800      	cmp	r0, #0
   80ba0:	f000 8167 	beq.w	80e72 <sd_mmc_check+0x9de>
			return false;
		}
		if (!driver_wait_end_of_read_blocks()) {
   80ba4:	47b0      	blx	r6
   80ba6:	2800      	cmp	r0, #0
   80ba8:	f000 8163 	beq.w	80e72 <sd_mmc_check+0x9de>
			return false;
		}
		if (buf[0] == SDIO_CISTPL_END) {
   80bac:	f89d 0010 	ldrb.w	r0, [sp, #16]
   80bb0:	28ff      	cmp	r0, #255	; 0xff
   80bb2:	f000 815e 	beq.w	80e72 <sd_mmc_check+0x9de>
			sd_mmc_debug("%s: CMD53 Tuple error\n\r", __func__);
			return false; // Tuple error
		}
		if (buf[0] == SDIO_CISTPL_FUNCE && buf[2] == 0x00) {
   80bb6:	2822      	cmp	r0, #34	; 0x22
   80bb8:	d102      	bne.n	80bc0 <sd_mmc_check+0x72c>
   80bba:	f89d 3012 	ldrb.w	r3, [sp, #18]
   80bbe:	b1bb      	cbz	r3, 80bf0 <sd_mmc_check+0x75c>
			break; // Fun0 tuple found
		}
		if (buf[1] == 0) {
   80bc0:	f89d 1011 	ldrb.w	r1, [sp, #17]
   80bc4:	2900      	cmp	r1, #0
   80bc6:	f000 8154 	beq.w	80e72 <sd_mmc_check+0x9de>
			sd_mmc_debug("%s: CMD53 Tuple error\n\r", __func__);
			return false; // Tuple error
		}

		// Next address
		addr += (buf[1] + 2);
   80bca:	f101 0102 	add.w	r1, r1, #2
   80bce:	186d      	adds	r5, r5, r1
		if (addr > (addr_cis + 256)) {
   80bd0:	9a03      	ldr	r2, [sp, #12]
   80bd2:	f502 7080 	add.w	r0, r2, #256	; 0x100
   80bd6:	4285      	cmp	r5, r0
   80bd8:	d9cf      	bls.n	80b7a <sd_mmc_check+0x6e6>
   80bda:	e14a      	b.n	80e72 <sd_mmc_check+0x9de>
   80bdc:	000844c5 	.word	0x000844c5
   80be0:	00084631 	.word	0x00084631
   80be4:	00084749 	.word	0x00084749
   80be8:	20070b08 	.word	0x20070b08
   80bec:	000801d5 	.word	0x000801d5
			return false; // Outoff CIS area
		}
	}

	// Read all Fun0 tuple fields: fn0_blk_siz & max_tran_speed
	if (!sdio_cmd53(SDIO_CMD53_READ_FLAG, SDIO_CIA, addr, 1, 6, true)) {
   80bf0:	f04f 0306 	mov.w	r3, #6
   80bf4:	9300      	str	r3, [sp, #0]
   80bf6:	f04f 0301 	mov.w	r3, #1
   80bfa:	9301      	str	r3, [sp, #4]
   80bfc:	f04f 0000 	mov.w	r0, #0
   80c00:	4601      	mov	r1, r0
   80c02:	462a      	mov	r2, r5
   80c04:	4dbb      	ldr	r5, [pc, #748]	; (80ef4 <sd_mmc_check+0xa60>)
   80c06:	47a8      	blx	r5
   80c08:	2800      	cmp	r0, #0
   80c0a:	f000 8132 	beq.w	80e72 <sd_mmc_check+0x9de>
		sd_mmc_debug("%s: CMD53 Read all Fun0 Fail\n\r", __func__);
		return false;
	}
	if (!driver_start_read_blocks(buf, 1)) {
   80c0e:	a804      	add	r0, sp, #16
   80c10:	f04f 0101 	mov.w	r1, #1
   80c14:	4ab8      	ldr	r2, [pc, #736]	; (80ef8 <sd_mmc_check+0xa64>)
   80c16:	4790      	blx	r2
   80c18:	2800      	cmp	r0, #0
   80c1a:	f000 812a 	beq.w	80e72 <sd_mmc_check+0x9de>
		return false;
	}
	if (!driver_wait_end_of_read_blocks()) {
   80c1e:	49b7      	ldr	r1, [pc, #732]	; (80efc <sd_mmc_check+0xa68>)
   80c20:	4788      	blx	r1
   80c22:	2800      	cmp	r0, #0
   80c24:	f000 8125 	beq.w	80e72 <sd_mmc_check+0x9de>
		return false;
	}
	tplfe_max_tran_speed = buf[5];
   80c28:	f89d 3015 	ldrb.w	r3, [sp, #21]
   80c2c:	2b32      	cmp	r3, #50	; 0x32
   80c2e:	bf28      	it	cs
   80c30:	2332      	movcs	r3, #50	; 0x32
	}

	// Decode transfer speed in Hz.
	unit = sd_mmc_trans_units[tplfe_max_tran_speed & 0x7];
	mul = sd_trans_multipliers[(tplfe_max_tran_speed >> 3) & 0xF];
	sd_mmc_card->clock = unit * mul * 1000;
   80c32:	48b3      	ldr	r0, [pc, #716]	; (80f00 <sd_mmc_check+0xa6c>)
   80c34:	6802      	ldr	r2, [r0, #0]
		 */
		tplfe_max_tran_speed = 0x32; // 25Mhz
	}

	// Decode transfer speed in Hz.
	unit = sd_mmc_trans_units[tplfe_max_tran_speed & 0x7];
   80c36:	f003 0007 	and.w	r0, r3, #7
	mul = sd_trans_multipliers[(tplfe_max_tran_speed >> 3) & 0xF];
	sd_mmc_card->clock = unit * mul * 1000;
   80c3a:	49b2      	ldr	r1, [pc, #712]	; (80f04 <sd_mmc_check+0xa70>)
   80c3c:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
   80c40:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
   80c44:	fb00 f101 	mul.w	r1, r0, r1
		tplfe_max_tran_speed = 0x32; // 25Mhz
	}

	// Decode transfer speed in Hz.
	unit = sd_mmc_trans_units[tplfe_max_tran_speed & 0x7];
	mul = sd_trans_multipliers[(tplfe_max_tran_speed >> 3) & 0xF];
   80c48:	f3c3 03c3 	ubfx	r3, r3, #3, #4
	sd_mmc_card->clock = unit * mul * 1000;
   80c4c:	48ae      	ldr	r0, [pc, #696]	; (80f08 <sd_mmc_check+0xa74>)
   80c4e:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
   80c52:	fb03 f101 	mul.w	r1, r3, r1
   80c56:	6011      	str	r1, [r2, #0]
	if (IS_SDIO()) {
		if (!sdio_get_max_speed()) {
			return false;
		}
	}
	if ((4 <= driver_get_bus_width(sd_mmc_slot_sel))) {
   80c58:	f640 320e 	movw	r2, #2830	; 0xb0e
   80c5c:	f2c2 0207 	movt	r2, #8199	; 0x2007
   80c60:	7810      	ldrb	r0, [r2, #0]
   80c62:	f244 3385 	movw	r3, #17285	; 0x4385
   80c66:	f2c0 0308 	movt	r3, #8
   80c6a:	4798      	blx	r3
   80c6c:	2803      	cmp	r0, #3
   80c6e:	d959      	bls.n	80d24 <sd_mmc_check+0x890>
		// TRY to enable 4-bit mode
		if (IS_SDIO()) {
   80c70:	f640 3008 	movw	r0, #2824	; 0xb08
   80c74:	f2c2 0007 	movt	r0, #8199	; 0x2007
   80c78:	6801      	ldr	r1, [r0, #0]
   80c7a:	7bca      	ldrb	r2, [r1, #15]
   80c7c:	f002 0304 	and.w	r3, r2, #4
   80c80:	b2d8      	uxtb	r0, r3
   80c82:	b330      	cbz	r0, 80cd2 <sd_mmc_check+0x83e>
	 * A SDIO Low-Speed alone can supports 4bit (Optional)
	 */
	uint8_t u8_value;

	// Check 4bit support in 4BLS of "Card Capability" register
	if (!sdio_cmd52(SDIO_CMD52_READ_FLAG, SDIO_CIA, SDIO_CCCR_CAP,
   80c84:	ad03      	add	r5, sp, #12
   80c86:	9500      	str	r5, [sp, #0]
   80c88:	f04f 0000 	mov.w	r0, #0
   80c8c:	4601      	mov	r1, r0
   80c8e:	f04f 0208 	mov.w	r2, #8
   80c92:	4603      	mov	r3, r0
   80c94:	4d9d      	ldr	r5, [pc, #628]	; (80f0c <sd_mmc_check+0xa78>)
   80c96:	47a8      	blx	r5
   80c98:	2800      	cmp	r0, #0
   80c9a:	f000 80ea 	beq.w	80e72 <sd_mmc_check+0x9de>
			0, &u8_value)) {
		return false;
	}
	if ((u8_value & SDIO_CAP_4BLS) != SDIO_CAP_4BLS) {
   80c9e:	f99d 100c 	ldrsb.w	r1, [sp, #12]
   80ca2:	2900      	cmp	r1, #0
   80ca4:	da15      	bge.n	80cd2 <sd_mmc_check+0x83e>
		// No supported, it is not a protocol error
		return true;
	}
	// HS mode possible, then enable
	u8_value = SDIO_BUSWIDTH_4B;
   80ca6:	ab14      	add	r3, sp, #80	; 0x50
   80ca8:	f04f 0202 	mov.w	r2, #2
   80cac:	f803 2d44 	strb.w	r2, [r3, #-68]!
	if (!sdio_cmd52(SDIO_CMD52_WRITE_FLAG, SDIO_CIA, SDIO_CCCR_BUS_CTRL,
   80cb0:	9300      	str	r3, [sp, #0]
   80cb2:	f04f 0001 	mov.w	r0, #1
   80cb6:	f04f 0100 	mov.w	r1, #0
   80cba:	f04f 0207 	mov.w	r2, #7
   80cbe:	4603      	mov	r3, r0
   80cc0:	47a8      	blx	r5
   80cc2:	2800      	cmp	r0, #0
   80cc4:	f000 80d5 	beq.w	80e72 <sd_mmc_check+0x9de>
			1, &u8_value)) {
		return false;
	}
	sd_mmc_card->bus_width = 4;
   80cc8:	488d      	ldr	r0, [pc, #564]	; (80f00 <sd_mmc_check+0xa6c>)
   80cca:	6801      	ldr	r1, [r0, #0]
   80ccc:	f04f 0304 	mov.w	r3, #4
   80cd0:	744b      	strb	r3, [r1, #17]
		if (IS_SDIO()) {
			if (!sdio_cmd52_set_bus_width()) {
				return false;
			}
		}
		if (sd_mmc_card->type & CARD_TYPE_SD) {
   80cd2:	f640 3208 	movw	r2, #2824	; 0xb08
   80cd6:	f2c2 0207 	movt	r2, #8199	; 0x2007
   80cda:	6810      	ldr	r0, [r2, #0]
   80cdc:	7bc1      	ldrb	r1, [r0, #15]
   80cde:	f011 0f01 	tst.w	r1, #1
   80ce2:	d01a      	beq.n	80d1a <sd_mmc_check+0x886>
 */
static bool sd_acmd6(void)
{
	// CMD55 - Indicate to the card that the next command is an
	// application specific command rather than a standard command.
	if (!driver_send_cmd(SDMMC_CMD55_APP_CMD, (uint32_t)sd_mmc_card->rca << 16)) {
   80ce4:	8983      	ldrh	r3, [r0, #12]
   80ce6:	f241 1037 	movw	r0, #4407	; 0x1137
   80cea:	ea4f 4103 	mov.w	r1, r3, lsl #16
   80cee:	f244 4235 	movw	r2, #17461	; 0x4435
   80cf2:	f2c0 0208 	movt	r2, #8
   80cf6:	4790      	blx	r2
   80cf8:	2800      	cmp	r0, #0
   80cfa:	f000 80ba 	beq.w	80e72 <sd_mmc_check+0x9de>
		return false;
	}
	// 10b = 4 bits bus
	if (!driver_send_cmd(SD_ACMD6_SET_BUS_WIDTH, 0x2)) {
   80cfe:	f241 1006 	movw	r0, #4358	; 0x1106
   80d02:	f04f 0102 	mov.w	r1, #2
   80d06:	4b82      	ldr	r3, [pc, #520]	; (80f10 <sd_mmc_check+0xa7c>)
   80d08:	4798      	blx	r3
   80d0a:	2800      	cmp	r0, #0
   80d0c:	f000 80b1 	beq.w	80e72 <sd_mmc_check+0x9de>
		return false;
	}
	sd_mmc_card->bus_width = 4;
   80d10:	487b      	ldr	r0, [pc, #492]	; (80f00 <sd_mmc_check+0xa6c>)
   80d12:	6801      	ldr	r1, [r0, #0]
   80d14:	f04f 0204 	mov.w	r2, #4
   80d18:	744a      	strb	r2, [r1, #17]
			if (!sd_acmd6()) {
				return false;
			}
		}
		// Switch to selected bus mode
		sd_mmc_configure_slot();
   80d1a:	f240 13a5 	movw	r3, #421	; 0x1a5
   80d1e:	f2c0 0308 	movt	r3, #8
   80d22:	4798      	blx	r3
	}
	if (driver_is_high_speed_capable()) {
   80d24:	f244 3091 	movw	r0, #17297	; 0x4391
   80d28:	f2c0 0008 	movt	r0, #8
   80d2c:	4780      	blx	r0
   80d2e:	2800      	cmp	r0, #0
   80d30:	f000 8081 	beq.w	80e36 <sd_mmc_check+0x9a2>
		// TRY to enable High-Speed Mode
		if (IS_SDIO()) {
   80d34:	f640 3108 	movw	r1, #2824	; 0xb08
   80d38:	f2c2 0107 	movt	r1, #8199	; 0x2007
   80d3c:	680a      	ldr	r2, [r1, #0]
   80d3e:	7bd3      	ldrb	r3, [r2, #15]
   80d40:	f003 0004 	and.w	r0, r3, #4
   80d44:	b2c1      	uxtb	r1, r0
   80d46:	b359      	cbz	r1, 80da0 <sd_mmc_check+0x90c>
static bool sdio_cmd52_set_high_speed(void)
{
	uint8_t u8_value;

	// Check CIA.HS
	if (!sdio_cmd52(SDIO_CMD52_READ_FLAG, SDIO_CIA, SDIO_CCCR_HS, 0, &u8_value)) {
   80d48:	ad03      	add	r5, sp, #12
   80d4a:	9500      	str	r5, [sp, #0]
   80d4c:	f04f 0000 	mov.w	r0, #0
   80d50:	4601      	mov	r1, r0
   80d52:	f04f 0213 	mov.w	r2, #19
   80d56:	4603      	mov	r3, r0
   80d58:	4d6c      	ldr	r5, [pc, #432]	; (80f0c <sd_mmc_check+0xa78>)
   80d5a:	47a8      	blx	r5
   80d5c:	2800      	cmp	r0, #0
   80d5e:	f000 8088 	beq.w	80e72 <sd_mmc_check+0x9de>
		return false;
	}
	if ((u8_value & SDIO_SHS) != SDIO_SHS) {
   80d62:	f89d 200c 	ldrb.w	r2, [sp, #12]
   80d66:	f012 0f01 	tst.w	r2, #1
   80d6a:	d019      	beq.n	80da0 <sd_mmc_check+0x90c>
		// No supported, it is not a protocol error
		return true;
	}
	// HS mode possible, then enable
	u8_value = SDIO_EHS;
   80d6c:	ab14      	add	r3, sp, #80	; 0x50
   80d6e:	f04f 0002 	mov.w	r0, #2
   80d72:	f803 0d44 	strb.w	r0, [r3, #-68]!
	if (!sdio_cmd52(SDIO_CMD52_WRITE_FLAG, SDIO_CIA, SDIO_CCCR_HS,
   80d76:	9300      	str	r3, [sp, #0]
   80d78:	f04f 0001 	mov.w	r0, #1
   80d7c:	f04f 0100 	mov.w	r1, #0
   80d80:	f04f 0213 	mov.w	r2, #19
   80d84:	4603      	mov	r3, r0
   80d86:	47a8      	blx	r5
   80d88:	2800      	cmp	r0, #0
   80d8a:	d072      	beq.n	80e72 <sd_mmc_check+0x9de>
			1, &u8_value)) {
		return false;
	}
	sd_mmc_card->high_speed = 1;
   80d8c:	495c      	ldr	r1, [pc, #368]	; (80f00 <sd_mmc_check+0xa6c>)
   80d8e:	680b      	ldr	r3, [r1, #0]
   80d90:	f04f 0201 	mov.w	r2, #1
   80d94:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
	sd_mmc_card->clock *= 2;
   80d98:	6818      	ldr	r0, [r3, #0]
   80d9a:	ea4f 0140 	mov.w	r1, r0, lsl #1
   80d9e:	6019      	str	r1, [r3, #0]
		if (IS_SDIO()) {
			if (!sdio_cmd52_set_high_speed()) {
				return false;
			}
		}
		if (sd_mmc_card->type & CARD_TYPE_SD) {
   80da0:	f640 3308 	movw	r3, #2824	; 0xb08
   80da4:	f2c2 0307 	movt	r3, #8199	; 0x2007
   80da8:	6818      	ldr	r0, [r3, #0]
   80daa:	7bc2      	ldrb	r2, [r0, #15]
   80dac:	f012 0f01 	tst.w	r2, #1
   80db0:	d03c      	beq.n	80e2c <sd_mmc_check+0x998>
			if (sd_mmc_card->version > CARD_VER_SD_1_0) {
   80db2:	7c01      	ldrb	r1, [r0, #16]
   80db4:	2910      	cmp	r1, #16
   80db6:	d939      	bls.n	80e2c <sd_mmc_check+0x998>
 */
static bool sd_cm6_set_high_speed(void)
{
	uint8_t switch_status[SD_SW_STATUS_BSIZE];

	if (!driver_adtc_start(SD_CMD6_SWITCH_FUNC,
   80db8:	f04f 0301 	mov.w	r3, #1
   80dbc:	9300      	str	r3, [sp, #0]
   80dbe:	f241 1006 	movw	r0, #4358	; 0x1106
   80dc2:	f2c0 0008 	movt	r0, #8
   80dc6:	f64f 7101 	movw	r1, #65281	; 0xff01
   80dca:	f2c8 01ff 	movt	r1, #33023	; 0x80ff
   80dce:	f04f 0240 	mov.w	r2, #64	; 0x40
   80dd2:	4d50      	ldr	r5, [pc, #320]	; (80f14 <sd_mmc_check+0xa80>)
   80dd4:	47a8      	blx	r5
   80dd6:	2800      	cmp	r0, #0
   80dd8:	d04b      	beq.n	80e72 <sd_mmc_check+0x9de>
			| SD_CMD6_GRP2_DEFAULT
			| SD_CMD6_GRP1_HIGH_SPEED,
			SD_SW_STATUS_BSIZE, 1, true)) {
		return false;
	}
	if (!driver_start_read_blocks(switch_status, 1)) {
   80dda:	a804      	add	r0, sp, #16
   80ddc:	f04f 0101 	mov.w	r1, #1
   80de0:	4b45      	ldr	r3, [pc, #276]	; (80ef8 <sd_mmc_check+0xa64>)
   80de2:	4798      	blx	r3
   80de4:	2800      	cmp	r0, #0
   80de6:	d044      	beq.n	80e72 <sd_mmc_check+0x9de>
		return false;
	}
	if (!driver_wait_end_of_read_blocks()) {
   80de8:	4844      	ldr	r0, [pc, #272]	; (80efc <sd_mmc_check+0xa68>)
   80dea:	4780      	blx	r0
   80dec:	2800      	cmp	r0, #0
   80dee:	d040      	beq.n	80e72 <sd_mmc_check+0x9de>
		return false;
	}

	if (driver_get_response() & CARD_STATUS_SWITCH_ERROR) {
   80df0:	4a49      	ldr	r2, [pc, #292]	; (80f18 <sd_mmc_check+0xa84>)
   80df2:	4790      	blx	r2
   80df4:	f010 0f80 	tst.w	r0, #128	; 0x80
   80df8:	d13b      	bne.n	80e72 <sd_mmc_check+0x9de>
		value |= (uint32_t)reg[((reg_size - pos + 7) / 8) - 3] << (16 - (pos % 8));
	}
	if (((pos % 8) + size) > 16) {
		value |= (uint32_t)reg[((reg_size - pos + 7) / 8) - 3] << (16 - (pos % 8));
	}
	value &=  ((uint32_t)1 << size) - 1;
   80dfa:	f89d 1020 	ldrb.w	r1, [sp, #32]
		sd_mmc_debug("%s: CMD6 CARD_STATUS_SWITCH_ERROR\n\r", __func__);
		return false;
	}
	if (SD_SW_STATUS_FUN_GRP1_RC(switch_status)
   80dfe:	f001 030f 	and.w	r3, r1, #15
   80e02:	2b0f      	cmp	r3, #15
   80e04:	d012      	beq.n	80e2c <sd_mmc_check+0x998>
 */
static inline uint32_t SDMMC_UNSTUFF_BITS(uint8_t *reg, uint16_t reg_size,
		uint16_t pos, uint8_t size)
{
	uint32_t value;
	value = reg[((reg_size - pos + 7) / 8) - 1] >> (pos % 8);
   80e06:	f89d 002d 	ldrb.w	r0, [sp, #45]	; 0x2d
	if (((pos % 8) + size) > 8) {
		value |= (uint32_t)reg[((reg_size - pos + 7) / 8) - 2] << (8 - (pos % 8));
   80e0a:	f89d 202c 	ldrb.w	r2, [sp, #44]	; 0x2c
			== SD_SW_STATUS_FUN_GRP_RC_ERROR) {
		// No supported, it is not a protocol error
		return true;
	}
	if (SD_SW_STATUS_FUN_GRP1_BUSY(switch_status)) {
   80e0e:	ea50 2202 	orrs.w	r2, r0, r2, lsl #8
   80e12:	d12e      	bne.n	80e72 <sd_mmc_check+0x9de>
		sd_mmc_debug("%s: CMD6 SD_SW_STATUS_FUN_GRP1_BUSY\n\r", __func__);
		return false;
	}
	// CMD6 function switching period is within 8 clocks
	// after the end bit of status data.
	driver_send_clock();
   80e14:	4941      	ldr	r1, [pc, #260]	; (80f1c <sd_mmc_check+0xa88>)
   80e16:	4788      	blx	r1
	sd_mmc_card->high_speed = 1;
   80e18:	4b39      	ldr	r3, [pc, #228]	; (80f00 <sd_mmc_check+0xa6c>)
   80e1a:	6818      	ldr	r0, [r3, #0]
   80e1c:	f04f 0201 	mov.w	r2, #1
   80e20:	f880 2022 	strb.w	r2, [r0, #34]	; 0x22
	sd_mmc_card->clock *= 2;
   80e24:	6801      	ldr	r1, [r0, #0]
   80e26:	ea4f 0341 	mov.w	r3, r1, lsl #1
   80e2a:	6003      	str	r3, [r0, #0]
					return false;
				}
			}
		}
		// Valid new configuration
		sd_mmc_configure_slot();
   80e2c:	f240 10a5 	movw	r0, #421	; 0x1a5
   80e30:	f2c0 0008 	movt	r0, #8
   80e34:	4780      	blx	r0
	}
	// SD MEMORY, Set default block size
	if (sd_mmc_card->type & CARD_TYPE_SD) {
   80e36:	f640 3208 	movw	r2, #2824	; 0xb08
   80e3a:	f2c2 0207 	movt	r2, #8199	; 0x2007
   80e3e:	6811      	ldr	r1, [r2, #0]
   80e40:	7bcb      	ldrb	r3, [r1, #15]
   80e42:	f013 0f01 	tst.w	r3, #1
   80e46:	d006      	beq.n	80e56 <sd_mmc_check+0x9c2>
		if (!driver_send_cmd(SDMMC_CMD16_SET_BLOCKLEN, SD_MMC_BLOCK_SIZE)) {
   80e48:	f241 1010 	movw	r0, #4368	; 0x1110
   80e4c:	f44f 7100 	mov.w	r1, #512	; 0x200
   80e50:	4a2f      	ldr	r2, [pc, #188]	; (80f10 <sd_mmc_check+0xa7c>)
   80e52:	4790      	blx	r2
		sd_mmc_deselect_slot();
		return sd_mmc_err;
	}

	// Initialization of the card requested
	if (sd_mmc_is_spi()? sd_mmc_spi_card_init()
   80e54:	b168      	cbz	r0, 80e72 <sd_mmc_check+0x9de>
			: sd_mmc_mci_card_init()) {
		sd_mmc_debug("SD/MMC card ready\n\r");
		sd_mmc_card->state = SD_MMC_CARD_STATE_READY;
   80e56:	f640 3008 	movw	r0, #2824	; 0xb08
   80e5a:	f2c2 0007 	movt	r0, #8199	; 0x2007
   80e5e:	6803      	ldr	r3, [r0, #0]
   80e60:	f04f 0100 	mov.w	r1, #0
   80e64:	7399      	strb	r1, [r3, #14]
		sd_mmc_deselect_slot();
   80e66:	f240 2229 	movw	r2, #553	; 0x229
   80e6a:	f2c0 0208 	movt	r2, #8
   80e6e:	4790      	blx	r2
		// To notify that the card has been just initialized
		// It is necessary for USB Device MSC
		return SD_MMC_INIT_ONGOING;
   80e70:	e07f      	b.n	80f72 <sd_mmc_check+0xade>
	}
	sd_mmc_debug("SD/MMC card initialization failed\n\r");
	sd_mmc_card->state = SD_MMC_CARD_STATE_UNUSABLE;
   80e72:	f640 3408 	movw	r4, #2824	; 0xb08
   80e76:	f2c2 0407 	movt	r4, #8199	; 0x2007
   80e7a:	6820      	ldr	r0, [r4, #0]
   80e7c:	f04f 0403 	mov.w	r4, #3
   80e80:	7384      	strb	r4, [r0, #14]
	sd_mmc_deselect_slot();
   80e82:	f240 2329 	movw	r3, #553	; 0x229
   80e86:	f2c0 0308 	movt	r3, #8
   80e8a:	4798      	blx	r3
	return SD_MMC_ERR_UNUSABLE;
   80e8c:	e071      	b.n	80f72 <sd_mmc_check+0xade>
 */
static bool sd_cmd8(uint8_t * v2)
{
	uint32_t resp;

	*v2 = 0;
   80e8e:	f04f 0600 	mov.w	r6, #0
   80e92:	e001      	b.n	80e98 <sd_mmc_check+0xa04>
   80e94:	f04f 0600 	mov.w	r6, #0
static bool sdio_op_cond(void)
{
	uint32_t resp;

	// CMD5 - SDIO send operation condition (OCR) command.
	if (!driver_send_cmd(SDIO_CMD5_SEND_OP_COND, 0)) {
   80e98:	f244 5005 	movw	r0, #17669	; 0x4505
   80e9c:	f04f 0100 	mov.w	r1, #0
   80ea0:	f244 4335 	movw	r3, #17461	; 0x4435
   80ea4:	f2c0 0308 	movt	r3, #8
   80ea8:	4798      	blx	r3
   80eaa:	2800      	cmp	r0, #0
   80eac:	f47f ab41 	bne.w	80532 <sd_mmc_check+0x9e>
	// Try to get the SDIO card's operating condition
	if (!sdio_op_cond()) {
		return false;
	}

	if (sd_mmc_card->type & CARD_TYPE_SD) {
   80eb0:	f640 3208 	movw	r2, #2824	; 0xb08
   80eb4:	f2c2 0207 	movt	r2, #8199	; 0x2007
   80eb8:	6811      	ldr	r1, [r2, #0]
   80eba:	7bcb      	ldrb	r3, [r1, #15]
   80ebc:	f013 0f01 	tst.w	r3, #1
   80ec0:	f43f ad4a 	beq.w	80958 <sd_mmc_check+0x4c4>
   80ec4:	f7ff bb6d 	b.w	805a2 <sd_mmc_check+0x10e>
		// Try to get the SD card's operating condition
		if (!sd_mci_op_cond(v2)) {
			// It is not a SD card
			sd_mmc_debug("Start MMC Install\n\r");
			sd_mmc_card->type = CARD_TYPE_MMC;
   80ec8:	f640 3008 	movw	r0, #2824	; 0xb08
   80ecc:	f2c2 0007 	movt	r0, #8199	; 0x2007
   80ed0:	6801      	ldr	r1, [r0, #0]
   80ed2:	f04f 0302 	mov.w	r3, #2
   80ed6:	73cb      	strb	r3, [r1, #15]
static bool sd_mmc_mci_install_mmc(void)
{
	uint8_t b_authorize_high_speed;

	// CMD0 - Reset all cards to idle state.
	if (!driver_send_cmd(SDMMC_MCI_CMD0_GO_IDLE_STATE, 0)) {
   80ed8:	f44f 4080 	mov.w	r0, #16384	; 0x4000
   80edc:	f04f 0100 	mov.w	r1, #0
   80ee0:	f244 4235 	movw	r2, #17461	; 0x4435
   80ee4:	f2c0 0208 	movt	r2, #8
   80ee8:	4790      	blx	r2
   80eea:	2800      	cmp	r0, #0
   80eec:	f47f ab9e 	bne.w	8062c <sd_mmc_check+0x198>
   80ef0:	e7b0      	b.n	80e54 <sd_mmc_check+0x9c0>
   80ef2:	bf00      	nop
   80ef4:	000801d5 	.word	0x000801d5
   80ef8:	00084631 	.word	0x00084631
   80efc:	00084749 	.word	0x00084749
   80f00:	20070b08 	.word	0x20070b08
   80f04:	0008c328 	.word	0x0008c328
   80f08:	0008c2e8 	.word	0x0008c2e8
   80f0c:	00080249 	.word	0x00080249
   80f10:	00084435 	.word	0x00084435
   80f14:	000844c5 	.word	0x000844c5
   80f18:	0008445d 	.word	0x0008445d
   80f1c:	00084411 	.word	0x00084411
			sd_mmc_card->type = CARD_TYPE_MMC;
			return sd_mmc_mci_install_mmc();
		}
	}

	if (sd_mmc_card->type & CARD_TYPE_SD) {
   80f20:	f640 3008 	movw	r0, #2824	; 0xb08
   80f24:	f2c2 0007 	movt	r0, #8199	; 0x2007
   80f28:	6801      	ldr	r1, [r0, #0]
   80f2a:	7bca      	ldrb	r2, [r1, #15]
   80f2c:	f012 0f01 	tst.w	r2, #1
   80f30:	f47f ad06 	bne.w	80940 <sd_mmc_check+0x4ac>
   80f34:	e510      	b.n	80958 <sd_mmc_check+0x4c4>
		return false;
	}

	// Put the Card in Identify Mode
	// Note: The CID is not used in this stack
	if (!driver_send_cmd(SDMMC_CMD2_ALL_SEND_CID, 0)) {
   80f36:	f645 3002 	movw	r0, #23298	; 0x5b02
   80f3a:	f04f 0100 	mov.w	r1, #0
   80f3e:	4b38      	ldr	r3, [pc, #224]	; (81020 <sd_mmc_check+0xb8c>)
   80f40:	4798      	blx	r3
   80f42:	2800      	cmp	r0, #0
   80f44:	f47f aba9 	bne.w	8069a <sd_mmc_check+0x206>
   80f48:	e784      	b.n	80e54 <sd_mmc_check+0x9c0>
	if (!driver_send_cmd(SDMMC_MCI_CMD0_GO_IDLE_STATE, 0)) {
		return false;
	}

	if (!mmc_mci_op_cond()) {
		return false;
   80f4a:	f04f 0000 	mov.w	r0, #0
   80f4e:	e781      	b.n	80e54 <sd_mmc_check+0x9c0>
	}
	if (sd_mmc_card->version >= CARD_VER_MMC_4) {
		// For MMC 4.0 Higher version
		// Get EXT_CSD
		if (!mmc_cmd8(&b_authorize_high_speed)) {
			return false;
   80f50:	f04f 0000 	mov.w	r0, #0
   80f54:	e77e      	b.n	80e54 <sd_mmc_check+0x9c0>
		}
		if (4 <= driver_get_bus_width(sd_mmc_slot_sel)) {
   80f56:	4933      	ldr	r1, [pc, #204]	; (81024 <sd_mmc_check+0xb90>)
   80f58:	7808      	ldrb	r0, [r1, #0]
   80f5a:	4b33      	ldr	r3, [pc, #204]	; (81028 <sd_mmc_check+0xb94>)
   80f5c:	4798      	blx	r3
   80f5e:	2803      	cmp	r0, #3
   80f60:	f63f ac66 	bhi.w	80830 <sd_mmc_check+0x39c>
   80f64:	e48d      	b.n	80882 <sd_mmc_check+0x3ee>
			// Enable more bus width
			if (!mmc_cmd6_set_bus_width(driver_get_bus_width(sd_mmc_slot_sel))) {
				return false;
   80f66:	f04f 0000 	mov.w	r0, #0
   80f6a:	e773      	b.n	80e54 <sd_mmc_check+0x9c0>
			sd_mmc_configure_slot();
		}
		if (driver_is_high_speed_capable() && b_authorize_high_speed) {
			// Enable HS
			if (!mmc_cmd6_set_high_speed()) {
				return false;
   80f6c:	f04f 0000 	mov.w	r0, #0
   80f70:	e770      	b.n	80e54 <sd_mmc_check+0x9c0>
	}
	sd_mmc_debug("SD/MMC card initialization failed\n\r");
	sd_mmc_card->state = SD_MMC_CARD_STATE_UNUSABLE;
	sd_mmc_deselect_slot();
	return SD_MMC_ERR_UNUSABLE;
}
   80f72:	4620      	mov	r0, r4
   80f74:	b015      	add	sp, #84	; 0x54
   80f76:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			sd_mmc_debug("%s: CMD1 MCI Fail - Busy retry %d\n\r",
					__func__, (int)(4200 - retry));
			return false;
		}
		// Check busy flag
		resp = driver_get_response();
   80f7a:	47c8      	blx	r9
		if (resp & OCR_POWER_UP_BUSY) {
   80f7c:	2800      	cmp	r0, #0
   80f7e:	f6ff ab74 	blt.w	8066a <sd_mmc_check+0x1d6>
   80f82:	f241 0669 	movw	r6, #4201	; 0x1069
   80f86:	f106 36ff 	add.w	r6, r6, #4294967295
   80f8a:	f7ff bb65 	b.w	80658 <sd_mmc_check+0x1c4>
			sd_mmc_debug("%s: CMD1 MCI Fail - Busy retry %d\n\r",
					__func__, (int)(4200 - retry));
			return false;
		}
		// Check busy flag
		resp = driver_get_response();
   80f8e:	47c8      	blx	r9
		if (resp & OCR_POWER_UP_BUSY) {
   80f90:	2800      	cmp	r0, #0
   80f92:	f6ff ab6a 	blt.w	8066a <sd_mmc_check+0x1d6>
					== OCR_ACCESS_MODE_SECTOR) {
				sd_mmc_card->type |= CARD_TYPE_HC;
			}
			break;
		}
		if (retry-- == 0) {
   80f96:	3e01      	subs	r6, #1
   80f98:	f47f ab5e 	bne.w	80658 <sd_mmc_check+0x1c4>
   80f9c:	e7d5      	b.n	80f4a <sd_mmc_check+0xab6>
			sd_mmc_debug("%s: CMD55 Fail\n\r", __func__);
			return false;
		}

		// (ACMD41) Sends host OCR register
		arg = SD_MMC_VOLTAGE_SUPPORT;
   80f9e:	4649      	mov	r1, r9
   80fa0:	f2c4 011f 	movt	r1, #16415	; 0x401f
		if (v2) {
			arg |= SD_ACMD41_HCS;
		}
		// Check response
		if (!driver_send_cmd(SD_MCI_ACMD41_SD_SEND_OP_COND, arg)) {
   80fa4:	f244 5029 	movw	r0, #17705	; 0x4529
   80fa8:	2e00      	cmp	r6, #0
   80faa:	bf08      	it	eq
   80fac:	f44f 11fc 	moveq.w	r1, #2064384	; 0x1f8000
   80fb0:	47a8      	blx	r5
   80fb2:	2800      	cmp	r0, #0
   80fb4:	d088      	beq.n	80ec8 <sd_mmc_check+0xa34>
			sd_mmc_debug("%s: ACMD41 Fail\n\r", __func__);
			return false;
		}
		resp = driver_get_response();
   80fb6:	47d0      	blx	sl
		if (resp & OCR_POWER_UP_BUSY) {
   80fb8:	2800      	cmp	r0, #0
   80fba:	f6ff ab1e 	blt.w	805fa <sd_mmc_check+0x166>
   80fbe:	f640 0b35 	movw	fp, #2101	; 0x835
   80fc2:	f10b 3bff 	add.w	fp, fp, #4294967295
   80fc6:	f7ff bb02 	b.w	805ce <sd_mmc_check+0x13a>
			sd_mmc_debug("%s: CMD55 Fail\n\r", __func__);
			return false;
		}

		// (ACMD41) Sends host OCR register
		arg = SD_MMC_VOLTAGE_SUPPORT;
   80fca:	4649      	mov	r1, r9
   80fcc:	f2c4 011f 	movt	r1, #16415	; 0x401f
		if (v2) {
			arg |= SD_ACMD41_HCS;
		}
		// Check response
		if (!driver_send_cmd(SD_MCI_ACMD41_SD_SEND_OP_COND, arg)) {
   80fd0:	f244 5029 	movw	r0, #17705	; 0x4529
   80fd4:	2e00      	cmp	r6, #0
   80fd6:	bf08      	it	eq
   80fd8:	f44f 11fc 	moveq.w	r1, #2064384	; 0x1f8000
   80fdc:	47a8      	blx	r5
   80fde:	2800      	cmp	r0, #0
   80fe0:	f43f af72 	beq.w	80ec8 <sd_mmc_check+0xa34>
			sd_mmc_debug("%s: ACMD41 Fail\n\r", __func__);
			return false;
		}
		resp = driver_get_response();
   80fe4:	47d0      	blx	sl
		if (resp & OCR_POWER_UP_BUSY) {
   80fe6:	2800      	cmp	r0, #0
   80fe8:	f6ff ab07 	blt.w	805fa <sd_mmc_check+0x166>
			if ((resp & OCR_CCS) != 0) {
				sd_mmc_card->type |= CARD_TYPE_HC;
			}
			break;
		}
		if (retry-- == 0) {
   80fec:	f1bb 0b01 	subs.w	fp, fp, #1
   80ff0:	f47f aaed 	bne.w	805ce <sd_mmc_check+0x13a>
   80ff4:	e768      	b.n	80ec8 <sd_mmc_check+0xa34>
		if (!driver_send_cmd(SDIO_CMD5_SEND_OP_COND,
				resp & SD_MMC_VOLTAGE_SUPPORT)) {
			sd_mmc_debug("%s: CMD5 Fail\n\r", __func__);
			return false;
		}
		resp = driver_get_response();
   80ff6:	47c0      	blx	r8
		if ((resp & OCR_POWER_UP_BUSY) == OCR_POWER_UP_BUSY) {
   80ff8:	1e01      	subs	r1, r0, #0
   80ffa:	f6ff aac5 	blt.w	80588 <sd_mmc_check+0xf4>
	 * 4(SPI) 6(MCI) = response byte size
	 */
	uint32_t cmd5_retry = 5000;
	while (1) {
		// CMD5 - SDIO send operation condition (OCR) command.
		if (!driver_send_cmd(SDIO_CMD5_SEND_OP_COND,
   80ffe:	4638      	mov	r0, r7
   81000:	f401 11fc 	and.w	r1, r1, #2064384	; 0x1f8000
   81004:	47a8      	blx	r5
   81006:	2800      	cmp	r0, #0
   81008:	f43f af33 	beq.w	80e72 <sd_mmc_check+0x9de>
				resp & SD_MMC_VOLTAGE_SUPPORT)) {
			sd_mmc_debug("%s: CMD5 Fail\n\r", __func__);
			return false;
		}
		resp = driver_get_response();
   8100c:	47c0      	blx	r8
		if ((resp & OCR_POWER_UP_BUSY) == OCR_POWER_UP_BUSY) {
   8100e:	1e01      	subs	r1, r0, #0
   81010:	f6ff aaba 	blt.w	80588 <sd_mmc_check+0xf4>
			break;
		}
		if (cmd5_retry-- == 0) {
   81014:	f1b9 0902 	subs.w	r9, r9, #2
   81018:	f47f aaa1 	bne.w	8055e <sd_mmc_check+0xca>
   8101c:	e729      	b.n	80e72 <sd_mmc_check+0x9de>
   8101e:	bf00      	nop
   81020:	00084435 	.word	0x00084435
   81024:	20070b0e 	.word	0x20070b0e
   81028:	00084385 	.word	0x00084385

0008102c <sd_mmc_get_type>:
	sd_mmc_deselect_slot();
	return SD_MMC_ERR_UNUSABLE;
}

card_type_t sd_mmc_get_type(uint8_t slot)
{
   8102c:	b508      	push	{r3, lr}
	if (SD_MMC_OK != sd_mmc_select_slot(slot)) {
   8102e:	f240 23d5 	movw	r3, #725	; 0x2d5
   81032:	f2c0 0308 	movt	r3, #8
   81036:	4798      	blx	r3
   81038:	b958      	cbnz	r0, 81052 <sd_mmc_get_type+0x26>
		return CARD_TYPE_UNKNOWN;
	}
	sd_mmc_deselect_slot();
   8103a:	f240 2029 	movw	r0, #553	; 0x229
   8103e:	f2c0 0008 	movt	r0, #8
   81042:	4780      	blx	r0
	return sd_mmc_card->type;
   81044:	f640 3108 	movw	r1, #2824	; 0xb08
   81048:	f2c2 0107 	movt	r1, #8199	; 0x2007
   8104c:	680a      	ldr	r2, [r1, #0]
   8104e:	7bd0      	ldrb	r0, [r2, #15]
   81050:	bd08      	pop	{r3, pc}
}

card_type_t sd_mmc_get_type(uint8_t slot)
{
	if (SD_MMC_OK != sd_mmc_select_slot(slot)) {
		return CARD_TYPE_UNKNOWN;
   81052:	f04f 0000 	mov.w	r0, #0
	}
	sd_mmc_deselect_slot();
	return sd_mmc_card->type;
}
   81056:	bd08      	pop	{r3, pc}

00081058 <sd_mmc_get_capacity>:
	sd_mmc_deselect_slot();
	return sd_mmc_card->version;
}

uint32_t sd_mmc_get_capacity(uint8_t slot)
{
   81058:	b508      	push	{r3, lr}
	if (SD_MMC_OK != sd_mmc_select_slot(slot)) {
   8105a:	f240 23d5 	movw	r3, #725	; 0x2d5
   8105e:	f2c0 0308 	movt	r3, #8
   81062:	4798      	blx	r3
   81064:	b958      	cbnz	r0, 8107e <sd_mmc_get_capacity+0x26>
		return 0;
	}
	sd_mmc_deselect_slot();
   81066:	f240 2029 	movw	r0, #553	; 0x229
   8106a:	f2c0 0008 	movt	r0, #8
   8106e:	4780      	blx	r0
	return sd_mmc_card->capacity;
   81070:	f640 3108 	movw	r1, #2824	; 0xb08
   81074:	f2c2 0107 	movt	r1, #8199	; 0x2007
   81078:	680a      	ldr	r2, [r1, #0]
   8107a:	6850      	ldr	r0, [r2, #4]
   8107c:	bd08      	pop	{r3, pc}
}

uint32_t sd_mmc_get_capacity(uint8_t slot)
{
	if (SD_MMC_OK != sd_mmc_select_slot(slot)) {
		return 0;
   8107e:	f04f 0000 	mov.w	r0, #0
	}
	sd_mmc_deselect_slot();
	return sd_mmc_card->capacity;
}
   81082:	bd08      	pop	{r3, pc}

00081084 <sd_mmc_is_write_protected>:
			== SD_MMC_0_WP_DETECT_VALUE) {
		return true;
	}
#endif
	return false;
}
   81084:	f04f 0000 	mov.w	r0, #0
   81088:	4770      	bx	lr
   8108a:	bf00      	nop

0008108c <sd_mmc_init_read_blocks>:

sd_mmc_err_t sd_mmc_init_read_blocks(uint8_t slot, uint32_t start,
		uint16_t nb_block)
{
   8108c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   81090:	b083      	sub	sp, #12
   81092:	468b      	mov	fp, r1
   81094:	4692      	mov	sl, r2
	sd_mmc_err_t sd_mmc_err;
	uint32_t cmd, arg, resp;

	sd_mmc_err = sd_mmc_select_slot(slot);
   81096:	f240 23d5 	movw	r3, #725	; 0x2d5
   8109a:	f2c0 0308 	movt	r3, #8
   8109e:	4798      	blx	r3
	if (sd_mmc_err != SD_MMC_OK) {
   810a0:	4681      	mov	r9, r0
   810a2:	2800      	cmp	r0, #0
   810a4:	f040 8081 	bne.w	811aa <sd_mmc_init_read_blocks+0x11e>
   810a8:	f640 5841 	movw	r8, #3393	; 0xd41
   810ac:	f2c0 0803 	movt	r8, #3
			if (!(driver_get_response() & 0xFF)) {
				break;
			}
		} else {
			if (!driver_send_cmd(SDMMC_MCI_CMD13_SEND_STATUS,
					(uint32_t)sd_mmc_card->rca << 16)) {
   810b0:	f640 3608 	movw	r6, #2824	; 0xb08
   810b4:	f2c2 0607 	movt	r6, #8199	; 0x2007
			// Check busy flag
			if (!(driver_get_response() & 0xFF)) {
				break;
			}
		} else {
			if (!driver_send_cmd(SDMMC_MCI_CMD13_SEND_STATUS,
   810b8:	f241 150d 	movw	r5, #4365	; 0x110d
   810bc:	f244 4435 	movw	r4, #17461	; 0x4435
   810c0:	f2c0 0408 	movt	r4, #8
					(uint32_t)sd_mmc_card->rca << 16)) {
				return false;
			}
			// Check busy flag
			if (driver_get_response() & CARD_STATUS_READY_FOR_DATA) {
   810c4:	f244 475d 	movw	r7, #17501	; 0x445d
   810c8:	f2c0 0708 	movt	r7, #8
			if (!(driver_get_response() & 0xFF)) {
				break;
			}
		} else {
			if (!driver_send_cmd(SDMMC_MCI_CMD13_SEND_STATUS,
					(uint32_t)sd_mmc_card->rca << 16)) {
   810cc:	6830      	ldr	r0, [r6, #0]
   810ce:	8981      	ldrh	r1, [r0, #12]
			// Check busy flag
			if (!(driver_get_response() & 0xFF)) {
				break;
			}
		} else {
			if (!driver_send_cmd(SDMMC_MCI_CMD13_SEND_STATUS,
   810d0:	4628      	mov	r0, r5
   810d2:	ea4f 4101 	mov.w	r1, r1, lsl #16
   810d6:	47a0      	blx	r4
   810d8:	2800      	cmp	r0, #0
   810da:	d046      	beq.n	8116a <sd_mmc_init_read_blocks+0xde>
					(uint32_t)sd_mmc_card->rca << 16)) {
				return false;
			}
			// Check busy flag
			if (driver_get_response() & CARD_STATUS_READY_FOR_DATA) {
   810dc:	47b8      	blx	r7
   810de:	f410 7f80 	tst.w	r0, #256	; 0x100
   810e2:	d14a      	bne.n	8117a <sd_mmc_init_read_blocks+0xee>
   810e4:	f108 38ff 	add.w	r8, r8, #4294967295
			if (!(driver_get_response() & 0xFF)) {
				break;
			}
		} else {
			if (!driver_send_cmd(SDMMC_MCI_CMD13_SEND_STATUS,
					(uint32_t)sd_mmc_card->rca << 16)) {
   810e8:	6832      	ldr	r2, [r6, #0]
   810ea:	8993      	ldrh	r3, [r2, #12]
			// Check busy flag
			if (!(driver_get_response() & 0xFF)) {
				break;
			}
		} else {
			if (!driver_send_cmd(SDMMC_MCI_CMD13_SEND_STATUS,
   810ec:	4628      	mov	r0, r5
   810ee:	ea4f 4103 	mov.w	r1, r3, lsl #16
   810f2:	47a0      	blx	r4
   810f4:	2800      	cmp	r0, #0
   810f6:	d15c      	bne.n	811b2 <sd_mmc_init_read_blocks+0x126>
   810f8:	e037      	b.n	8116a <sd_mmc_init_read_blocks+0xde>
	 * SDHC and SDXC Cards (CCS=1) use block unit address (512 Bytes unit).
	 */
	if (sd_mmc_card->type & CARD_TYPE_HC) {
		arg = start;
	} else {
		arg = (start * SD_MMC_BLOCK_SIZE);
   810fa:	ea4f 214b 	mov.w	r1, fp, lsl #9
   810fe:	e000      	b.n	81102 <sd_mmc_init_read_blocks+0x76>
	/*
	 * SDSC Card (CCS=0) uses byte unit address,
	 * SDHC and SDXC Cards (CCS=1) use block unit address (512 Bytes unit).
	 */
	if (sd_mmc_card->type & CARD_TYPE_HC) {
		arg = start;
   81100:	4659      	mov	r1, fp
	} else {
		arg = (start * SD_MMC_BLOCK_SIZE);
	}

	if (!driver_adtc_start(cmd, arg, SD_MMC_BLOCK_SIZE, nb_block, true)) {
   81102:	f04f 0301 	mov.w	r3, #1
   81106:	9300      	str	r3, [sp, #0]
   81108:	f44f 7200 	mov.w	r2, #512	; 0x200
   8110c:	4653      	mov	r3, sl
   8110e:	f244 44c5 	movw	r4, #17605	; 0x44c5
   81112:	f2c0 0408 	movt	r4, #8
   81116:	47a0      	blx	r4
   81118:	b938      	cbnz	r0, 8112a <sd_mmc_init_read_blocks+0x9e>
		sd_mmc_deselect_slot();
   8111a:	f240 2129 	movw	r1, #553	; 0x229
   8111e:	f2c0 0108 	movt	r1, #8
   81122:	4788      	blx	r1
		return SD_MMC_ERR_COMM;
   81124:	f04f 0905 	mov.w	r9, #5
   81128:	e03f      	b.n	811aa <sd_mmc_init_read_blocks+0x11e>
	}
	// Check response
	if (sd_mmc_is_mci()) {
		resp = driver_get_response();
   8112a:	f244 405d 	movw	r0, #17501	; 0x445d
   8112e:	f2c0 0008 	movt	r0, #8
   81132:	4780      	blx	r0
		if (resp & CARD_STATUS_ERR_RD_WR) {
   81134:	f04f 0100 	mov.w	r1, #0
   81138:	f2ce 4158 	movt	r1, #58456	; 0xe458
   8113c:	4001      	ands	r1, r0
   8113e:	b139      	cbz	r1, 81150 <sd_mmc_init_read_blocks+0xc4>
			sd_mmc_debug("%s: Read blocks %02d resp32 0x%08x CARD_STATUS_ERR_RD_WR\n\r",
					__func__, (int)SDMMC_CMD_GET_INDEX(cmd), resp);
			sd_mmc_deselect_slot();
   81140:	f240 2029 	movw	r0, #553	; 0x229
   81144:	f2c0 0008 	movt	r0, #8
   81148:	4780      	blx	r0
			return SD_MMC_ERR_COMM;
   8114a:	f04f 0905 	mov.w	r9, #5
   8114e:	e02c      	b.n	811aa <sd_mmc_init_read_blocks+0x11e>
		}
	}
	sd_mmc_nb_block_remaining = nb_block;
   81150:	f640 320c 	movw	r2, #2828	; 0xb0c
   81154:	f2c2 0207 	movt	r2, #8199	; 0x2007
   81158:	f8a2 a000 	strh.w	sl, [r2]
	sd_mmc_nb_block_to_tranfer = nb_block;
   8115c:	f640 3304 	movw	r3, #2820	; 0xb04
   81160:	f2c2 0307 	movt	r3, #8199	; 0x2007
   81164:	f8a3 a000 	strh.w	sl, [r3]
	return SD_MMC_OK;
   81168:	e01f      	b.n	811aa <sd_mmc_init_read_blocks+0x11e>
		return sd_mmc_err;
	}

	// Wait for data ready status
	if (!sd_mmc_cmd13()) {
		sd_mmc_deselect_slot();
   8116a:	f240 2229 	movw	r2, #553	; 0x229
   8116e:	f2c0 0208 	movt	r2, #8
   81172:	4790      	blx	r2
		return SD_MMC_ERR_COMM;
   81174:	f04f 0905 	mov.w	r9, #5
   81178:	e017      	b.n	811aa <sd_mmc_init_read_blocks+0x11e>
	}

	if (nb_block > 1) {
		cmd = SDMMC_CMD18_READ_MULTIPLE_BLOCK;
   8117a:	f241 1011 	movw	r0, #4369	; 0x1111
   8117e:	f2c0 0008 	movt	r0, #8
   81182:	f241 1412 	movw	r4, #4370	; 0x1112
   81186:	f2c0 0410 	movt	r4, #16
   8118a:	f1ba 0f01 	cmp.w	sl, #1
   8118e:	bf88      	it	hi
   81190:	4620      	movhi	r0, r4
	}
	/*
	 * SDSC Card (CCS=0) uses byte unit address,
	 * SDHC and SDXC Cards (CCS=1) use block unit address (512 Bytes unit).
	 */
	if (sd_mmc_card->type & CARD_TYPE_HC) {
   81192:	f640 3208 	movw	r2, #2824	; 0xb08
   81196:	f2c2 0207 	movt	r2, #8199	; 0x2007
   8119a:	6813      	ldr	r3, [r2, #0]
   8119c:	7bd9      	ldrb	r1, [r3, #15]
   8119e:	f001 0408 	and.w	r4, r1, #8
   811a2:	b2e2      	uxtb	r2, r4
   811a4:	2a00      	cmp	r2, #0
   811a6:	d1ab      	bne.n	81100 <sd_mmc_init_read_blocks+0x74>
   811a8:	e7a7      	b.n	810fa <sd_mmc_init_read_blocks+0x6e>
		}
	}
	sd_mmc_nb_block_remaining = nb_block;
	sd_mmc_nb_block_to_tranfer = nb_block;
	return SD_MMC_OK;
}
   811aa:	4648      	mov	r0, r9
   811ac:	b003      	add	sp, #12
   811ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			if (!driver_send_cmd(SDMMC_MCI_CMD13_SEND_STATUS,
					(uint32_t)sd_mmc_card->rca << 16)) {
				return false;
			}
			// Check busy flag
			if (driver_get_response() & CARD_STATUS_READY_FOR_DATA) {
   811b2:	47b8      	blx	r7
   811b4:	f410 7f80 	tst.w	r0, #256	; 0x100
   811b8:	d1df      	bne.n	8117a <sd_mmc_init_read_blocks+0xee>
			if (!(driver_get_response() & 0xFF)) {
				break;
			}
		} else {
			if (!driver_send_cmd(SDMMC_MCI_CMD13_SEND_STATUS,
					(uint32_t)sd_mmc_card->rca << 16)) {
   811ba:	6830      	ldr	r0, [r6, #0]
   811bc:	8981      	ldrh	r1, [r0, #12]
			// Check busy flag
			if (!(driver_get_response() & 0xFF)) {
				break;
			}
		} else {
			if (!driver_send_cmd(SDMMC_MCI_CMD13_SEND_STATUS,
   811be:	4628      	mov	r0, r5
   811c0:	ea4f 4101 	mov.w	r1, r1, lsl #16
   811c4:	47a0      	blx	r4
   811c6:	2800      	cmp	r0, #0
   811c8:	d0cf      	beq.n	8116a <sd_mmc_init_read_blocks+0xde>
					(uint32_t)sd_mmc_card->rca << 16)) {
				return false;
			}
			// Check busy flag
			if (driver_get_response() & CARD_STATUS_READY_FOR_DATA) {
   811ca:	47b8      	blx	r7
   811cc:	f410 7f80 	tst.w	r0, #256	; 0x100
   811d0:	d1d3      	bne.n	8117a <sd_mmc_init_read_blocks+0xee>
				break;
			}
		}
		if (nec_timeout-- == 0) {
   811d2:	f1b8 0802 	subs.w	r8, r8, #2
   811d6:	f47f af79 	bne.w	810cc <sd_mmc_init_read_blocks+0x40>
   811da:	e7c6      	b.n	8116a <sd_mmc_init_read_blocks+0xde>

000811dc <sd_mmc_start_read_blocks>:
	sd_mmc_nb_block_to_tranfer = nb_block;
	return SD_MMC_OK;
}

sd_mmc_err_t sd_mmc_start_read_blocks(void *dest, uint16_t nb_block)
{
   811dc:	b510      	push	{r4, lr}
   811de:	460c      	mov	r4, r1
	Assert(sd_mmc_nb_block_remaining >= nb_block);

	if (!driver_start_read_blocks(dest, nb_block)) {
   811e0:	f244 6331 	movw	r3, #17969	; 0x4631
   811e4:	f2c0 0308 	movt	r3, #8
   811e8:	4798      	blx	r3
   811ea:	b948      	cbnz	r0, 81200 <sd_mmc_start_read_blocks+0x24>
		sd_mmc_nb_block_remaining = 0;
   811ec:	f640 310c 	movw	r1, #2828	; 0xb0c
   811f0:	f2c2 0107 	movt	r1, #8199	; 0x2007
   811f4:	f04f 0300 	mov.w	r3, #0
   811f8:	800b      	strh	r3, [r1, #0]
		return SD_MMC_ERR_COMM;
   811fa:	f04f 0005 	mov.w	r0, #5
   811fe:	bd10      	pop	{r4, pc}
	}
	sd_mmc_nb_block_remaining -= nb_block;
   81200:	f640 300c 	movw	r0, #2828	; 0xb0c
   81204:	f2c2 0007 	movt	r0, #8199	; 0x2007
   81208:	8802      	ldrh	r2, [r0, #0]
   8120a:	1b14      	subs	r4, r2, r4
   8120c:	8004      	strh	r4, [r0, #0]
	return SD_MMC_OK;
   8120e:	f04f 0000 	mov.w	r0, #0
}
   81212:	bd10      	pop	{r4, pc}

00081214 <sd_mmc_wait_end_of_read_blocks>:

sd_mmc_err_t sd_mmc_wait_end_of_read_blocks(void)
{
   81214:	b508      	push	{r3, lr}
	if (!driver_wait_end_of_read_blocks()) {
   81216:	f244 7349 	movw	r3, #18249	; 0x4749
   8121a:	f2c0 0308 	movt	r3, #8
   8121e:	4798      	blx	r3
   81220:	2800      	cmp	r0, #0
   81222:	d030      	beq.n	81286 <sd_mmc_wait_end_of_read_blocks+0x72>
		return SD_MMC_ERR_COMM;
	}
	if (sd_mmc_nb_block_remaining) {
   81224:	f640 300c 	movw	r0, #2828	; 0xb0c
   81228:	f2c2 0007 	movt	r0, #8199	; 0x2007
   8122c:	8801      	ldrh	r1, [r0, #0]
   8122e:	2900      	cmp	r1, #0
   81230:	d12c      	bne.n	8128c <sd_mmc_wait_end_of_read_blocks+0x78>
		return SD_MMC_OK;
	}

	// All blocks are transfered then stop read operation
	if (sd_mmc_nb_block_to_tranfer == 1) {
   81232:	f640 3204 	movw	r2, #2820	; 0xb04
   81236:	f2c2 0207 	movt	r2, #8199	; 0x2007
   8123a:	8813      	ldrh	r3, [r2, #0]
   8123c:	2b01      	cmp	r3, #1
   8123e:	d107      	bne.n	81250 <sd_mmc_wait_end_of_read_blocks+0x3c>
		// Single block transfer, then nothing to do
		sd_mmc_deselect_slot();
   81240:	f240 2129 	movw	r1, #553	; 0x229
   81244:	f2c0 0108 	movt	r1, #8
   81248:	4788      	blx	r1
		return SD_MMC_OK;
   8124a:	f04f 0000 	mov.w	r0, #0
   8124e:	bd08      	pop	{r3, pc}
	}
	// WORKAROUND for no compliance card (Atmel Internal ref. !MMC7 !SD19):
	// The errors on this command must be ignored
	// and one retry can be necessary in SPI mode for no compliance card.
	if (!driver_adtc_stop(SDMMC_CMD12_STOP_TRANSMISSION, 0)) {
   81250:	f243 100c 	movw	r0, #12556	; 0x310c
   81254:	f04f 0100 	mov.w	r1, #0
   81258:	f244 4235 	movw	r2, #17461	; 0x4435
   8125c:	f2c0 0208 	movt	r2, #8
   81260:	4790      	blx	r2
   81262:	b940      	cbnz	r0, 81276 <sd_mmc_wait_end_of_read_blocks+0x62>
		driver_adtc_stop(SDMMC_CMD12_STOP_TRANSMISSION, 0);
   81264:	f243 100c 	movw	r0, #12556	; 0x310c
   81268:	f04f 0100 	mov.w	r1, #0
   8126c:	f244 4335 	movw	r3, #17461	; 0x4435
   81270:	f2c0 0308 	movt	r3, #8
   81274:	4798      	blx	r3
	}
	sd_mmc_deselect_slot();
   81276:	f240 2029 	movw	r0, #553	; 0x229
   8127a:	f2c0 0008 	movt	r0, #8
   8127e:	4780      	blx	r0
	return SD_MMC_OK;
   81280:	f04f 0000 	mov.w	r0, #0
   81284:	bd08      	pop	{r3, pc}
}

sd_mmc_err_t sd_mmc_wait_end_of_read_blocks(void)
{
	if (!driver_wait_end_of_read_blocks()) {
		return SD_MMC_ERR_COMM;
   81286:	f04f 0005 	mov.w	r0, #5
   8128a:	bd08      	pop	{r3, pc}
	}
	if (sd_mmc_nb_block_remaining) {
		return SD_MMC_OK;
   8128c:	f04f 0000 	mov.w	r0, #0
	if (!driver_adtc_stop(SDMMC_CMD12_STOP_TRANSMISSION, 0)) {
		driver_adtc_stop(SDMMC_CMD12_STOP_TRANSMISSION, 0);
	}
	sd_mmc_deselect_slot();
	return SD_MMC_OK;
}
   81290:	bd08      	pop	{r3, pc}
   81292:	bf00      	nop

00081294 <sd_mmc_init_write_blocks>:

sd_mmc_err_t sd_mmc_init_write_blocks(uint8_t slot, uint32_t start,
		uint16_t nb_block)
{
   81294:	b5f0      	push	{r4, r5, r6, r7, lr}
   81296:	b083      	sub	sp, #12
   81298:	4606      	mov	r6, r0
   8129a:	460f      	mov	r7, r1
   8129c:	4615      	mov	r5, r2
	sd_mmc_err_t sd_mmc_err;
	uint32_t cmd, arg, resp;

	sd_mmc_err = sd_mmc_select_slot(slot);
   8129e:	f240 24d5 	movw	r4, #725	; 0x2d5
   812a2:	f2c0 0408 	movt	r4, #8
   812a6:	47a0      	blx	r4
	if (sd_mmc_err != SD_MMC_OK) {
   812a8:	4604      	mov	r4, r0
   812aa:	2800      	cmp	r0, #0
   812ac:	d158      	bne.n	81360 <sd_mmc_init_write_blocks+0xcc>
		return sd_mmc_err;
	}
	if (sd_mmc_is_write_protected(slot)) {
   812ae:	4630      	mov	r0, r6
   812b0:	f241 0385 	movw	r3, #4229	; 0x1085
   812b4:	f2c0 0308 	movt	r3, #8
   812b8:	4798      	blx	r3
   812ba:	b138      	cbz	r0, 812cc <sd_mmc_init_write_blocks+0x38>
		sd_mmc_deselect_slot();
   812bc:	f240 2329 	movw	r3, #553	; 0x229
   812c0:	f2c0 0308 	movt	r3, #8
   812c4:	4798      	blx	r3
		return SD_MMC_ERR_WP;
   812c6:	f04f 0407 	mov.w	r4, #7
   812ca:	e049      	b.n	81360 <sd_mmc_init_write_blocks+0xcc>
	}

	if (nb_block > 1) {
		cmd = SDMMC_CMD25_WRITE_MULTIPLE_BLOCK;
   812cc:	f249 1018 	movw	r0, #37144	; 0x9118
   812d0:	f2c0 0008 	movt	r0, #8
   812d4:	f249 1119 	movw	r1, #37145	; 0x9119
   812d8:	f2c0 0110 	movt	r1, #16
   812dc:	2d01      	cmp	r5, #1
   812de:	bf88      	it	hi
   812e0:	4608      	movhi	r0, r1
	}
	/*
	 * SDSC Card (CCS=0) uses byte unit address,
	 * SDHC and SDXC Cards (CCS=1) use block unit address (512 Bytes unit).
	 */
	if (sd_mmc_card->type & CARD_TYPE_HC) {
   812e2:	f640 3208 	movw	r2, #2824	; 0xb08
   812e6:	f2c2 0207 	movt	r2, #8199	; 0x2007
   812ea:	6816      	ldr	r6, [r2, #0]
   812ec:	7bf3      	ldrb	r3, [r6, #15]
   812ee:	f003 0108 	and.w	r1, r3, #8
   812f2:	b2ca      	uxtb	r2, r1
   812f4:	b912      	cbnz	r2, 812fc <sd_mmc_init_write_blocks+0x68>
		arg = start;
	} else {
		arg = (start * SD_MMC_BLOCK_SIZE);
   812f6:	ea4f 2147 	mov.w	r1, r7, lsl #9
   812fa:	e000      	b.n	812fe <sd_mmc_init_write_blocks+0x6a>
	/*
	 * SDSC Card (CCS=0) uses byte unit address,
	 * SDHC and SDXC Cards (CCS=1) use block unit address (512 Bytes unit).
	 */
	if (sd_mmc_card->type & CARD_TYPE_HC) {
		arg = start;
   812fc:	4639      	mov	r1, r7
	} else {
		arg = (start * SD_MMC_BLOCK_SIZE);
	}
	if (!driver_adtc_start(cmd, arg, SD_MMC_BLOCK_SIZE, nb_block, true)) {
   812fe:	f04f 0601 	mov.w	r6, #1
   81302:	9600      	str	r6, [sp, #0]
   81304:	f44f 7200 	mov.w	r2, #512	; 0x200
   81308:	462b      	mov	r3, r5
   8130a:	f244 46c5 	movw	r6, #17605	; 0x44c5
   8130e:	f2c0 0608 	movt	r6, #8
   81312:	47b0      	blx	r6
   81314:	b938      	cbnz	r0, 81326 <sd_mmc_init_write_blocks+0x92>
		sd_mmc_deselect_slot();
   81316:	f240 2029 	movw	r0, #553	; 0x229
   8131a:	f2c0 0008 	movt	r0, #8
   8131e:	4780      	blx	r0
		return SD_MMC_ERR_COMM;
   81320:	f04f 0405 	mov.w	r4, #5
   81324:	e01c      	b.n	81360 <sd_mmc_init_write_blocks+0xcc>
	}
	// Check response
	if (sd_mmc_is_mci()) {
		resp = driver_get_response();
   81326:	f244 405d 	movw	r0, #17501	; 0x445d
   8132a:	f2c0 0008 	movt	r0, #8
   8132e:	4780      	blx	r0
		if (resp & CARD_STATUS_ERR_RD_WR) {
   81330:	f04f 0300 	mov.w	r3, #0
   81334:	f2ce 4358 	movt	r3, #58456	; 0xe458
   81338:	4003      	ands	r3, r0
   8133a:	b13b      	cbz	r3, 8134c <sd_mmc_init_write_blocks+0xb8>
			sd_mmc_debug("%s: Write blocks %02d r1 0x%08x CARD_STATUS_ERR_RD_WR\n\r",
					__func__, (int)SDMMC_CMD_GET_INDEX(cmd), resp);
			sd_mmc_deselect_slot();
   8133c:	f240 2429 	movw	r4, #553	; 0x229
   81340:	f2c0 0408 	movt	r4, #8
   81344:	47a0      	blx	r4
			return SD_MMC_ERR_COMM;
   81346:	f04f 0405 	mov.w	r4, #5
   8134a:	e009      	b.n	81360 <sd_mmc_init_write_blocks+0xcc>
		}
	}
	sd_mmc_nb_block_remaining = nb_block;
   8134c:	f640 310c 	movw	r1, #2828	; 0xb0c
   81350:	f2c2 0107 	movt	r1, #8199	; 0x2007
   81354:	800d      	strh	r5, [r1, #0]
	sd_mmc_nb_block_to_tranfer = nb_block;
   81356:	f640 3204 	movw	r2, #2820	; 0xb04
   8135a:	f2c2 0207 	movt	r2, #8199	; 0x2007
   8135e:	8015      	strh	r5, [r2, #0]
	return SD_MMC_OK;
}
   81360:	4620      	mov	r0, r4
   81362:	b003      	add	sp, #12
   81364:	bdf0      	pop	{r4, r5, r6, r7, pc}
   81366:	bf00      	nop

00081368 <sd_mmc_start_write_blocks>:

sd_mmc_err_t sd_mmc_start_write_blocks(const void *src, uint16_t nb_block)
{
   81368:	b510      	push	{r4, lr}
   8136a:	460c      	mov	r4, r1
	Assert(sd_mmc_nb_block_remaining >= nb_block);
	if (!driver_start_write_blocks(src, nb_block)) {
   8136c:	f244 73c1 	movw	r3, #18369	; 0x47c1
   81370:	f2c0 0308 	movt	r3, #8
   81374:	4798      	blx	r3
   81376:	b948      	cbnz	r0, 8138c <sd_mmc_start_write_blocks+0x24>
		sd_mmc_nb_block_remaining = 0;
   81378:	f640 310c 	movw	r1, #2828	; 0xb0c
   8137c:	f2c2 0107 	movt	r1, #8199	; 0x2007
   81380:	f04f 0300 	mov.w	r3, #0
   81384:	800b      	strh	r3, [r1, #0]
		return SD_MMC_ERR_COMM;
   81386:	f04f 0005 	mov.w	r0, #5
   8138a:	bd10      	pop	{r4, pc}
	}
	sd_mmc_nb_block_remaining -= nb_block;
   8138c:	f640 300c 	movw	r0, #2828	; 0xb0c
   81390:	f2c2 0007 	movt	r0, #8199	; 0x2007
   81394:	8802      	ldrh	r2, [r0, #0]
   81396:	1b14      	subs	r4, r2, r4
   81398:	8004      	strh	r4, [r0, #0]
	return SD_MMC_OK;
   8139a:	f04f 0000 	mov.w	r0, #0
}
   8139e:	bd10      	pop	{r4, pc}

000813a0 <sd_mmc_wait_end_of_write_blocks>:

sd_mmc_err_t sd_mmc_wait_end_of_write_blocks(void)
{
   813a0:	b508      	push	{r3, lr}
	if (!driver_wait_end_of_write_blocks()) {
   813a2:	f644 03b9 	movw	r3, #18617	; 0x48b9
   813a6:	f2c0 0308 	movt	r3, #8
   813aa:	4798      	blx	r3
   813ac:	2800      	cmp	r0, #0
   813ae:	d02f      	beq.n	81410 <sd_mmc_wait_end_of_write_blocks+0x70>
		return SD_MMC_ERR_COMM;
	}
	if (sd_mmc_nb_block_remaining) {
   813b0:	f640 300c 	movw	r0, #2828	; 0xb0c
   813b4:	f2c2 0007 	movt	r0, #8199	; 0x2007
   813b8:	8801      	ldrh	r1, [r0, #0]
   813ba:	2900      	cmp	r1, #0
   813bc:	d12b      	bne.n	81416 <sd_mmc_wait_end_of_write_blocks+0x76>
		return SD_MMC_OK;
	}

	// All blocks are transfered then stop write operation
	if (sd_mmc_nb_block_to_tranfer == 1) {
   813be:	f640 3204 	movw	r2, #2820	; 0xb04
   813c2:	f2c2 0207 	movt	r2, #8199	; 0x2007
   813c6:	8813      	ldrh	r3, [r2, #0]
   813c8:	2b01      	cmp	r3, #1
   813ca:	d107      	bne.n	813dc <sd_mmc_wait_end_of_write_blocks+0x3c>
		// Single block transfer, then nothing to do
		sd_mmc_deselect_slot();
   813cc:	f240 2329 	movw	r3, #553	; 0x229
   813d0:	f2c0 0308 	movt	r3, #8
   813d4:	4798      	blx	r3
		return SD_MMC_OK;
   813d6:	f04f 0000 	mov.w	r0, #0
   813da:	bd08      	pop	{r3, pc}
	}

	if (sd_mmc_is_mci()) {
		// Note: SPI multiblock writes terminate using a special
		// token, not a STOP_TRANSMISSION request.
		if (!driver_adtc_stop(SDMMC_CMD12_STOP_TRANSMISSION, 0)) {
   813dc:	f243 100c 	movw	r0, #12556	; 0x310c
   813e0:	f04f 0100 	mov.w	r1, #0
   813e4:	f244 4235 	movw	r2, #17461	; 0x4435
   813e8:	f2c0 0208 	movt	r2, #8
   813ec:	4790      	blx	r2
   813ee:	b938      	cbnz	r0, 81400 <sd_mmc_wait_end_of_write_blocks+0x60>
			sd_mmc_deselect_slot();
   813f0:	f240 2129 	movw	r1, #553	; 0x229
   813f4:	f2c0 0108 	movt	r1, #8
   813f8:	4788      	blx	r1
			return SD_MMC_ERR_COMM;
   813fa:	f04f 0005 	mov.w	r0, #5
   813fe:	bd08      	pop	{r3, pc}
		}
	}
	sd_mmc_deselect_slot();
   81400:	f240 2029 	movw	r0, #553	; 0x229
   81404:	f2c0 0008 	movt	r0, #8
   81408:	4780      	blx	r0
	return SD_MMC_OK;
   8140a:	f04f 0000 	mov.w	r0, #0
   8140e:	bd08      	pop	{r3, pc}
}

sd_mmc_err_t sd_mmc_wait_end_of_write_blocks(void)
{
	if (!driver_wait_end_of_write_blocks()) {
		return SD_MMC_ERR_COMM;
   81410:	f04f 0005 	mov.w	r0, #5
   81414:	bd08      	pop	{r3, pc}
	}
	if (sd_mmc_nb_block_remaining) {
		return SD_MMC_OK;
   81416:	f04f 0000 	mov.w	r0, #0
			return SD_MMC_ERR_COMM;
		}
	}
	sd_mmc_deselect_slot();
	return SD_MMC_OK;
}
   8141a:	bd08      	pop	{r3, pc}

0008141c <pwm_clocks_generate>:
 *
 * \retval Return the value to be set in the PWM Clock Register (PWM Mode Register for
 * SAM3N/SAM4N) or PWM_INVALID_ARGUMENT if the configuration cannot be met.
 */
static uint32_t pwm_clocks_generate(uint32_t ul_frequency, uint32_t ul_mck)
{
   8141c:	b4f0      	push	{r4, r5, r6, r7}
   8141e:	b08c      	sub	sp, #48	; 0x30
   81420:	4606      	mov	r6, r0
   81422:	460f      	mov	r7, r1
	uint32_t ul_divisors[PWM_CLOCK_PRE_MAX] =
   81424:	ac01      	add	r4, sp, #4
   81426:	f24c 3584 	movw	r5, #50052	; 0xc384
   8142a:	f2c0 0508 	movt	r5, #8
   8142e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
   81430:	c40f      	stmia	r4!, {r0, r1, r2, r3}
   81432:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
   81434:	c40f      	stmia	r4!, {r0, r1, r2, r3}
   81436:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
   8143a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
			{ 1, 2, 4, 8, 16, 32, 64, 128, 256, 512, 1024 };
	uint32_t ul_pre = 0;
	uint32_t ul_div;

	/* Find prescaler and divisor values */
	ul_div = (ul_mck / ul_divisors[ul_pre]) / ul_frequency;
   8143e:	9b01      	ldr	r3, [sp, #4]
   81440:	fbb7 f0f3 	udiv	r0, r7, r3
   81444:	fbb0 f1f6 	udiv	r1, r0, r6
	while ((ul_div > PWM_CLOCK_DIV_MAX) && (ul_pre < PWM_CLOCK_PRE_MAX)) {
   81448:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
   8144c:	d952      	bls.n	814f4 <pwm_clocks_generate+0xd8>
		ul_pre++;
		ul_div = (ul_mck / ul_divisors[ul_pre]) / ul_frequency;
   8144e:	9902      	ldr	r1, [sp, #8]
   81450:	fbb7 f2f1 	udiv	r2, r7, r1
   81454:	fbb2 f1f6 	udiv	r1, r2, r6
	uint32_t ul_pre = 0;
	uint32_t ul_div;

	/* Find prescaler and divisor values */
	ul_div = (ul_mck / ul_divisors[ul_pre]) / ul_frequency;
	while ((ul_div > PWM_CLOCK_DIV_MAX) && (ul_pre < PWM_CLOCK_PRE_MAX)) {
   81458:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
   8145c:	d94f      	bls.n	814fe <pwm_clocks_generate+0xe2>
		ul_pre++;
		ul_div = (ul_mck / ul_divisors[ul_pre]) / ul_frequency;
   8145e:	9b03      	ldr	r3, [sp, #12]
   81460:	fbb7 f0f3 	udiv	r0, r7, r3
   81464:	fbb0 f1f6 	udiv	r1, r0, r6
	uint32_t ul_pre = 0;
	uint32_t ul_div;

	/* Find prescaler and divisor values */
	ul_div = (ul_mck / ul_divisors[ul_pre]) / ul_frequency;
	while ((ul_div > PWM_CLOCK_DIV_MAX) && (ul_pre < PWM_CLOCK_PRE_MAX)) {
   81468:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
   8146c:	d94a      	bls.n	81504 <pwm_clocks_generate+0xe8>
		ul_pre++;
		ul_div = (ul_mck / ul_divisors[ul_pre]) / ul_frequency;
   8146e:	9904      	ldr	r1, [sp, #16]
   81470:	fbb7 f2f1 	udiv	r2, r7, r1
   81474:	fbb2 f1f6 	udiv	r1, r2, r6
	uint32_t ul_pre = 0;
	uint32_t ul_div;

	/* Find prescaler and divisor values */
	ul_div = (ul_mck / ul_divisors[ul_pre]) / ul_frequency;
	while ((ul_div > PWM_CLOCK_DIV_MAX) && (ul_pre < PWM_CLOCK_PRE_MAX)) {
   81478:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
   8147c:	d945      	bls.n	8150a <pwm_clocks_generate+0xee>
		ul_pre++;
		ul_div = (ul_mck / ul_divisors[ul_pre]) / ul_frequency;
   8147e:	9b05      	ldr	r3, [sp, #20]
   81480:	fbb7 f0f3 	udiv	r0, r7, r3
   81484:	fbb0 f1f6 	udiv	r1, r0, r6
	uint32_t ul_pre = 0;
	uint32_t ul_div;

	/* Find prescaler and divisor values */
	ul_div = (ul_mck / ul_divisors[ul_pre]) / ul_frequency;
	while ((ul_div > PWM_CLOCK_DIV_MAX) && (ul_pre < PWM_CLOCK_PRE_MAX)) {
   81488:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
   8148c:	d940      	bls.n	81510 <pwm_clocks_generate+0xf4>
		ul_pre++;
		ul_div = (ul_mck / ul_divisors[ul_pre]) / ul_frequency;
   8148e:	9906      	ldr	r1, [sp, #24]
   81490:	fbb7 f2f1 	udiv	r2, r7, r1
   81494:	fbb2 f1f6 	udiv	r1, r2, r6
	uint32_t ul_pre = 0;
	uint32_t ul_div;

	/* Find prescaler and divisor values */
	ul_div = (ul_mck / ul_divisors[ul_pre]) / ul_frequency;
	while ((ul_div > PWM_CLOCK_DIV_MAX) && (ul_pre < PWM_CLOCK_PRE_MAX)) {
   81498:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
   8149c:	d93b      	bls.n	81516 <pwm_clocks_generate+0xfa>
		ul_pre++;
		ul_div = (ul_mck / ul_divisors[ul_pre]) / ul_frequency;
   8149e:	9b07      	ldr	r3, [sp, #28]
   814a0:	fbb7 f0f3 	udiv	r0, r7, r3
   814a4:	fbb0 f1f6 	udiv	r1, r0, r6
	uint32_t ul_pre = 0;
	uint32_t ul_div;

	/* Find prescaler and divisor values */
	ul_div = (ul_mck / ul_divisors[ul_pre]) / ul_frequency;
	while ((ul_div > PWM_CLOCK_DIV_MAX) && (ul_pre < PWM_CLOCK_PRE_MAX)) {
   814a8:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
   814ac:	d936      	bls.n	8151c <pwm_clocks_generate+0x100>
		ul_pre++;
		ul_div = (ul_mck / ul_divisors[ul_pre]) / ul_frequency;
   814ae:	9908      	ldr	r1, [sp, #32]
   814b0:	fbb7 f2f1 	udiv	r2, r7, r1
   814b4:	fbb2 f1f6 	udiv	r1, r2, r6
	uint32_t ul_pre = 0;
	uint32_t ul_div;

	/* Find prescaler and divisor values */
	ul_div = (ul_mck / ul_divisors[ul_pre]) / ul_frequency;
	while ((ul_div > PWM_CLOCK_DIV_MAX) && (ul_pre < PWM_CLOCK_PRE_MAX)) {
   814b8:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
   814bc:	d931      	bls.n	81522 <pwm_clocks_generate+0x106>
		ul_pre++;
		ul_div = (ul_mck / ul_divisors[ul_pre]) / ul_frequency;
   814be:	9b09      	ldr	r3, [sp, #36]	; 0x24
   814c0:	fbb7 f0f3 	udiv	r0, r7, r3
   814c4:	fbb0 f1f6 	udiv	r1, r0, r6
	uint32_t ul_pre = 0;
	uint32_t ul_div;

	/* Find prescaler and divisor values */
	ul_div = (ul_mck / ul_divisors[ul_pre]) / ul_frequency;
	while ((ul_div > PWM_CLOCK_DIV_MAX) && (ul_pre < PWM_CLOCK_PRE_MAX)) {
   814c8:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
   814cc:	d92c      	bls.n	81528 <pwm_clocks_generate+0x10c>
		ul_pre++;
		ul_div = (ul_mck / ul_divisors[ul_pre]) / ul_frequency;
   814ce:	990a      	ldr	r1, [sp, #40]	; 0x28
   814d0:	fbb7 f2f1 	udiv	r2, r7, r1
   814d4:	fbb2 f1f6 	udiv	r1, r2, r6
	uint32_t ul_pre = 0;
	uint32_t ul_div;

	/* Find prescaler and divisor values */
	ul_div = (ul_mck / ul_divisors[ul_pre]) / ul_frequency;
	while ((ul_div > PWM_CLOCK_DIV_MAX) && (ul_pre < PWM_CLOCK_PRE_MAX)) {
   814d8:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
   814dc:	d927      	bls.n	8152e <pwm_clocks_generate+0x112>
		ul_pre++;
		ul_div = (ul_mck / ul_divisors[ul_pre]) / ul_frequency;
   814de:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   814e0:	fbb7 f0f3 	udiv	r0, r7, r3
   814e4:	fbb0 f1f6 	udiv	r1, r0, r6
	uint32_t ul_pre = 0;
	uint32_t ul_div;

	/* Find prescaler and divisor values */
	ul_div = (ul_mck / ul_divisors[ul_pre]) / ul_frequency;
	while ((ul_div > PWM_CLOCK_DIV_MAX) && (ul_pre < PWM_CLOCK_PRE_MAX)) {
   814e8:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
   814ec:	d922      	bls.n	81534 <pwm_clocks_generate+0x118>

	/* Return result */
	if (ul_pre < PWM_CLOCK_PRE_MAX) {
		return ul_div | (ul_pre << 8);
	} else {
		return PWM_INVALID_ARGUMENT;
   814ee:	f64f 70ff 	movw	r0, #65535	; 0xffff
   814f2:	e022      	b.n	8153a <pwm_clocks_generate+0x11e>
 */
static uint32_t pwm_clocks_generate(uint32_t ul_frequency, uint32_t ul_mck)
{
	uint32_t ul_divisors[PWM_CLOCK_PRE_MAX] =
			{ 1, 2, 4, 8, 16, 32, 64, 128, 256, 512, 1024 };
	uint32_t ul_pre = 0;
   814f4:	f04f 0200 	mov.w	r2, #0
		ul_div = (ul_mck / ul_divisors[ul_pre]) / ul_frequency;
	}

	/* Return result */
	if (ul_pre < PWM_CLOCK_PRE_MAX) {
		return ul_div | (ul_pre << 8);
   814f8:	ea41 2002 	orr.w	r0, r1, r2, lsl #8
   814fc:	e01d      	b.n	8153a <pwm_clocks_generate+0x11e>
	uint32_t ul_div;

	/* Find prescaler and divisor values */
	ul_div = (ul_mck / ul_divisors[ul_pre]) / ul_frequency;
	while ((ul_div > PWM_CLOCK_DIV_MAX) && (ul_pre < PWM_CLOCK_PRE_MAX)) {
		ul_pre++;
   814fe:	f04f 0201 	mov.w	r2, #1
   81502:	e7f9      	b.n	814f8 <pwm_clocks_generate+0xdc>
   81504:	f04f 0202 	mov.w	r2, #2
   81508:	e7f6      	b.n	814f8 <pwm_clocks_generate+0xdc>
   8150a:	f04f 0203 	mov.w	r2, #3
   8150e:	e7f3      	b.n	814f8 <pwm_clocks_generate+0xdc>
   81510:	f04f 0204 	mov.w	r2, #4
   81514:	e7f0      	b.n	814f8 <pwm_clocks_generate+0xdc>
   81516:	f04f 0205 	mov.w	r2, #5
   8151a:	e7ed      	b.n	814f8 <pwm_clocks_generate+0xdc>
   8151c:	f04f 0206 	mov.w	r2, #6
   81520:	e7ea      	b.n	814f8 <pwm_clocks_generate+0xdc>
   81522:	f04f 0207 	mov.w	r2, #7
   81526:	e7e7      	b.n	814f8 <pwm_clocks_generate+0xdc>
   81528:	f04f 0208 	mov.w	r2, #8
   8152c:	e7e4      	b.n	814f8 <pwm_clocks_generate+0xdc>
   8152e:	f04f 0209 	mov.w	r2, #9
   81532:	e7e1      	b.n	814f8 <pwm_clocks_generate+0xdc>
   81534:	f04f 020a 	mov.w	r2, #10
   81538:	e7de      	b.n	814f8 <pwm_clocks_generate+0xdc>
	if (ul_pre < PWM_CLOCK_PRE_MAX) {
		return ul_div | (ul_pre << 8);
	} else {
		return PWM_INVALID_ARGUMENT;
	}
}
   8153a:	b00c      	add	sp, #48	; 0x30
   8153c:	bcf0      	pop	{r4, r5, r6, r7}
   8153e:	4770      	bx	lr

00081540 <pwm_init>:
 * \param clock_config PWM clock configuration.
 *
 * \retval 0 if initialization succeeds, otherwise fails.
 */
uint32_t pwm_init(Pwm *p_pwm, pwm_clock_t *clock_config)
{
   81540:	b570      	push	{r4, r5, r6, lr}
   81542:	4606      	mov	r6, r0
   81544:	460c      	mov	r4, r1
	uint32_t clock = 0;
	uint32_t result;

	/* Clock A */
	if (clock_config->ul_clka != 0) {
   81546:	6808      	ldr	r0, [r1, #0]
   81548:	b158      	cbz	r0, 81562 <pwm_init+0x22>
		result = pwm_clocks_generate(clock_config->ul_clka, clock_config->ul_mck);
   8154a:	6889      	ldr	r1, [r1, #8]
   8154c:	f241 431d 	movw	r3, #5149	; 0x141d
   81550:	f2c0 0308 	movt	r3, #8
   81554:	4798      	blx	r3
		if (result == PWM_INVALID_ARGUMENT) {
   81556:	f64f 71ff 	movw	r1, #65535	; 0xffff
   8155a:	4288      	cmp	r0, r1
   8155c:	d014      	beq.n	81588 <pwm_init+0x48>
			return result;
		}

		clock = result;
   8155e:	4605      	mov	r5, r0
   81560:	e001      	b.n	81566 <pwm_init+0x26>
 *
 * \retval 0 if initialization succeeds, otherwise fails.
 */
uint32_t pwm_init(Pwm *p_pwm, pwm_clock_t *clock_config)
{
	uint32_t clock = 0;
   81562:	f04f 0500 	mov.w	r5, #0

		clock = result;
	}

	/* Clock B */
	if (clock_config->ul_clkb != 0) {
   81566:	6860      	ldr	r0, [r4, #4]
   81568:	b158      	cbz	r0, 81582 <pwm_init+0x42>
		result = pwm_clocks_generate(clock_config->ul_clkb, clock_config->ul_mck);
   8156a:	68a1      	ldr	r1, [r4, #8]
   8156c:	f241 421d 	movw	r2, #5149	; 0x141d
   81570:	f2c0 0208 	movt	r2, #8
   81574:	4790      	blx	r2

		if (result == PWM_INVALID_ARGUMENT) {
   81576:	f64f 73ff 	movw	r3, #65535	; 0xffff
   8157a:	4298      	cmp	r0, r3
   8157c:	d004      	beq.n	81588 <pwm_init+0x48>
			return result;
		}

		clock |= (result << 16);
   8157e:	ea45 4500 	orr.w	r5, r5, r0, lsl #16
	}
#if (SAM3N || SAM4N)
	p_pwm->PWM_MR = clock;
#else
	p_pwm->PWM_CLK = clock;
   81582:	6035      	str	r5, [r6, #0]
#endif
	return 0;
   81584:	f04f 0000 	mov.w	r0, #0
}
   81588:	bd70      	pop	{r4, r5, r6, pc}
   8158a:	bf00      	nop

0008158c <pwm_channel_init>:
 * \param p_channel Configurations of the specified PWM channel.
 *
 * \retval 0 if initialization succeeds, otherwise fails.
 */
uint32_t pwm_channel_init(Pwm *p_pwm, pwm_channel_t *p_channel)
{
   8158c:	b470      	push	{r4, r5, r6}
	uint32_t ch_mode_reg = 0;
	uint32_t ch_num = p_channel->channel;
   8158e:	680b      	ldr	r3, [r1, #0]
	uint32_t channel = (1 << ch_num);
   81590:	f04f 0201 	mov.w	r2, #1
   81594:	fa02 f203 	lsl.w	r2, r2, r3

	/* Channel Mode/Clock Register */
	ch_mode_reg = (p_channel->ul_prescaler & 0xF) |
			(p_channel->polarity << 9) |
   81598:	8a8e      	ldrh	r6, [r1, #20]
	uint32_t ch_mode_reg = 0;
	uint32_t ch_num = p_channel->channel;
	uint32_t channel = (1 << ch_num);

	/* Channel Mode/Clock Register */
	ch_mode_reg = (p_channel->ul_prescaler & 0xF) |
   8159a:	684c      	ldr	r4, [r1, #4]
   8159c:	f004 050f 	and.w	r5, r4, #15
   815a0:	432e      	orrs	r6, r5
			(p_channel->polarity << 9) |
#if (SAM3U || SAM3S || SAM3XA || SAM4S || SAM4E)
			(p_channel->counter_event) |
			(p_channel->b_deadtime_generator << 16) |
			(p_channel->b_pwmh_output_inverted << 17) |
			(p_channel->b_pwml_output_inverted << 18) |
   815a2:	890c      	ldrh	r4, [r1, #8]
	uint32_t ch_num = p_channel->channel;
	uint32_t channel = (1 << ch_num);

	/* Channel Mode/Clock Register */
	ch_mode_reg = (p_channel->ul_prescaler & 0xF) |
			(p_channel->polarity << 9) |
   815a4:	4326      	orrs	r6, r4
   815a6:	7a8d      	ldrb	r5, [r1, #10]
#if (SAM3U || SAM3S || SAM3XA || SAM4S || SAM4E)
			(p_channel->counter_event) |
   815a8:	ea46 2645 	orr.w	r6, r6, r5, lsl #9
			(p_channel->b_deadtime_generator << 16) |
   815ac:	7d8c      	ldrb	r4, [r1, #22]
   815ae:	ea46 4504 	orr.w	r5, r6, r4, lsl #16
			(p_channel->b_pwmh_output_inverted << 17) |
   815b2:	7dce      	ldrb	r6, [r1, #23]
   815b4:	ea45 4546 	orr.w	r5, r5, r6, lsl #17
			(p_channel->b_pwml_output_inverted << 18) |
   815b8:	7e0c      	ldrb	r4, [r1, #24]
	uint32_t ch_mode_reg = 0;
	uint32_t ch_num = p_channel->channel;
	uint32_t channel = (1 << ch_num);

	/* Channel Mode/Clock Register */
	ch_mode_reg = (p_channel->ul_prescaler & 0xF) |
   815ba:	ea45 4684 	orr.w	r6, r5, r4, lsl #18
			(p_channel->b_deadtime_generator << 16) |
			(p_channel->b_pwmh_output_inverted << 17) |
			(p_channel->b_pwml_output_inverted << 18) |
#endif
			(p_channel->alignment);
	p_pwm->PWM_CH_NUM[ch_num].PWM_CMR = ch_mode_reg;
   815be:	f103 0510 	add.w	r5, r3, #16
   815c2:	ea4f 1445 	mov.w	r4, r5, lsl #5
   815c6:	1905      	adds	r5, r0, r4
   815c8:	5106      	str	r6, [r0, r4]

	/* Channel Duty Cycle Register */
	p_pwm->PWM_CH_NUM[ch_num].PWM_CDTY = p_channel->ul_duty;
   815ca:	68cc      	ldr	r4, [r1, #12]
   815cc:	606c      	str	r4, [r5, #4]

	/* Channel Period Register */
	p_pwm->PWM_CH_NUM[ch_num].PWM_CPRD = p_channel->ul_period;
   815ce:	690c      	ldr	r4, [r1, #16]
   815d0:	eb00 1543 	add.w	r5, r0, r3, lsl #5
   815d4:	f8c5 420c 	str.w	r4, [r5, #524]	; 0x20c

#if (SAM3U || SAM3S || SAM3XA || SAM4S || SAM4E)
	/* Channel Dead Time Register */
	if (p_channel->b_deadtime_generator) {
   815d8:	7d8c      	ldrb	r4, [r1, #22]
   815da:	b13c      	cbz	r4, 815ec <pwm_channel_init+0x60>
		p_pwm->PWM_CH_NUM[ch_num].PWM_DT =
				PWM_DT_DTL(p_channel->
   815dc:	8b8d      	ldrh	r5, [r1, #28]
				us_deadtime_pwml) | PWM_DT_DTH(p_channel->
   815de:	8b4c      	ldrh	r4, [r1, #26]
   815e0:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
	p_pwm->PWM_CH_NUM[ch_num].PWM_CPRD = p_channel->ul_period;

#if (SAM3U || SAM3S || SAM3XA || SAM4S || SAM4E)
	/* Channel Dead Time Register */
	if (p_channel->b_deadtime_generator) {
		p_pwm->PWM_CH_NUM[ch_num].PWM_DT =
   815e4:	eb00 1443 	add.w	r4, r0, r3, lsl #5
   815e8:	f8c4 5218 	str.w	r5, [r4, #536]	; 0x218
	}

	/* Output Selection Register */
	p_pwm->PWM_OS = ((p_channel->output_selection.
					b_override_pwmh) << ch_num) |
			(((p_channel->output_selection.b_override_pwml) <<
   815ec:	7fcd      	ldrb	r5, [r1, #31]
   815ee:	fa05 f503 	lsl.w	r5, r5, r3
				us_deadtime_pwmh);
	}

	/* Output Selection Register */
	p_pwm->PWM_OS = ((p_channel->output_selection.
					b_override_pwmh) << ch_num) |
   815f2:	7f8c      	ldrb	r4, [r1, #30]
   815f4:	fa04 f403 	lsl.w	r4, r4, r3
   815f8:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
				us_deadtime_pwml) | PWM_DT_DTH(p_channel->
				us_deadtime_pwmh);
	}

	/* Output Selection Register */
	p_pwm->PWM_OS = ((p_channel->output_selection.
   815fc:	6485      	str	r5, [r0, #72]	; 0x48
					ch_num) << 16);

	/* Output Override Value Register */
	p_pwm->PWM_OOV = ((p_channel->output_selection.
					override_level_pwmh) << ch_num) |
			(((p_channel->output_selection.override_level_pwml) <<
   815fe:	f891 5021 	ldrb.w	r5, [r1, #33]	; 0x21
   81602:	fa05 f503 	lsl.w	r5, r5, r3
			(((p_channel->output_selection.b_override_pwml) <<
					ch_num) << 16);

	/* Output Override Value Register */
	p_pwm->PWM_OOV = ((p_channel->output_selection.
					override_level_pwmh) << ch_num) |
   81606:	f891 4020 	ldrb.w	r4, [r1, #32]
   8160a:	fa04 f403 	lsl.w	r4, r4, r3
   8160e:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
					b_override_pwmh) << ch_num) |
			(((p_channel->output_selection.b_override_pwml) <<
					ch_num) << 16);

	/* Output Override Value Register */
	p_pwm->PWM_OOV = ((p_channel->output_selection.
   81612:	6444      	str	r4, [r0, #68]	; 0x44
					override_level_pwmh) << ch_num) |
			(((p_channel->output_selection.override_level_pwml) <<
					ch_num) << 16);

	/* Sync Channels Mode Register */
	if (p_channel->b_sync_ch) {
   81614:	f891 4022 	ldrb.w	r4, [r1, #34]	; 0x22
   81618:	b11c      	cbz	r4, 81622 <pwm_channel_init+0x96>
		p_pwm->PWM_SCM |= channel;
   8161a:	6a04      	ldr	r4, [r0, #32]
   8161c:	4314      	orrs	r4, r2
   8161e:	6204      	str	r4, [r0, #32]
   81620:	e003      	b.n	8162a <pwm_channel_init+0x9e>
	} else {
		p_pwm->PWM_SCM &= ~((uint32_t) channel);
   81622:	6a04      	ldr	r4, [r0, #32]
   81624:	ea24 0402 	bic.w	r4, r4, r2
   81628:	6204      	str	r4, [r0, #32]
		p_pwm->PWM_FPV1 |= ((0x01 << ch_num) << 16);
	} else {
		p_pwm->PWM_FPV1 &= (!((0x01 << ch_num) << 16));
	}
#else
	if (p_channel->ul_fault_output_pwmh == PWM_HIGH) {
   8162a:	f891 4024 	ldrb.w	r4, [r1, #36]	; 0x24
   8162e:	2c01      	cmp	r4, #1
   81630:	d103      	bne.n	8163a <pwm_channel_init+0xae>
		p_pwm->PWM_FPV |= (0x01 << ch_num);
   81632:	6e84      	ldr	r4, [r0, #104]	; 0x68
   81634:	4314      	orrs	r4, r2
   81636:	6684      	str	r4, [r0, #104]	; 0x68
   81638:	e006      	b.n	81648 <pwm_channel_init+0xbc>
	} else {
		p_pwm->PWM_FPV &= (!(0x01 << ch_num));
   8163a:	6e84      	ldr	r4, [r0, #104]	; 0x68
   8163c:	2a00      	cmp	r2, #0
   8163e:	bf14      	ite	ne
   81640:	2400      	movne	r4, #0
   81642:	f004 0401 	andeq.w	r4, r4, #1
   81646:	6684      	str	r4, [r0, #104]	; 0x68
	}
	if (p_channel->ul_fault_output_pwml == PWM_HIGH) {
   81648:	f891 4025 	ldrb.w	r4, [r1, #37]	; 0x25
   8164c:	2c01      	cmp	r4, #1
   8164e:	d104      	bne.n	8165a <pwm_channel_init+0xce>
		p_pwm->PWM_FPV |= ((0x01 << ch_num) << 16);
   81650:	6e84      	ldr	r4, [r0, #104]	; 0x68
   81652:	ea44 4202 	orr.w	r2, r4, r2, lsl #16
   81656:	6682      	str	r2, [r0, #104]	; 0x68
   81658:	e006      	b.n	81668 <pwm_channel_init+0xdc>
	} else {
		p_pwm->PWM_FPV &= (!((0x01 << ch_num) << 16));
   8165a:	6e84      	ldr	r4, [r0, #104]	; 0x68
   8165c:	0412      	lsls	r2, r2, #16
   8165e:	bf14      	ite	ne
   81660:	2200      	movne	r2, #0
   81662:	f004 0201 	andeq.w	r2, r4, #1
   81666:	6682      	str	r2, [r0, #104]	; 0x68
	}
#endif
	/* Fault Protection Enable Register */
	uint32_t fault_enable_reg = 0;
#if (SAM3XA)
	if (ch_num < 4) {
   81668:	2b03      	cmp	r3, #3
   8166a:	d80f      	bhi.n	8168c <pwm_channel_init+0x100>
		ch_num *= 8;
		fault_enable_reg = p_pwm->PWM_FPE1;
   8166c:	6ec4      	ldr	r4, [r0, #108]	; 0x6c
#endif
	/* Fault Protection Enable Register */
	uint32_t fault_enable_reg = 0;
#if (SAM3XA)
	if (ch_num < 4) {
		ch_num *= 8;
   8166e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
		fault_enable_reg = p_pwm->PWM_FPE1;
		fault_enable_reg &= ~(0xFF << ch_num);
   81672:	f04f 02ff 	mov.w	r2, #255	; 0xff
   81676:	fa02 f203 	lsl.w	r2, r2, r3
   8167a:	ea24 0202 	bic.w	r2, r4, r2
		fault_enable_reg |= ((p_channel->fault_id) << ch_num);
   8167e:	f891 1023 	ldrb.w	r1, [r1, #35]	; 0x23
   81682:	fa01 f303 	lsl.w	r3, r1, r3
   81686:	431a      	orrs	r2, r3
		p_pwm->PWM_FPE1 = fault_enable_reg;
   81688:	66c2      	str	r2, [r0, #108]	; 0x6c
   8168a:	e010      	b.n	816ae <pwm_channel_init+0x122>
	} else {
		ch_num -= 4;
   8168c:	f1a3 0304 	sub.w	r3, r3, #4
		ch_num *= 8;
		fault_enable_reg = p_pwm->PWM_FPE2;
   81690:	6f04      	ldr	r4, [r0, #112]	; 0x70
		fault_enable_reg &= ~(0xFF << ch_num);
		fault_enable_reg |= ((p_channel->fault_id) << ch_num);
		p_pwm->PWM_FPE1 = fault_enable_reg;
	} else {
		ch_num -= 4;
		ch_num *= 8;
   81692:	ea4f 03c3 	mov.w	r3, r3, lsl #3
		fault_enable_reg = p_pwm->PWM_FPE2;
		fault_enable_reg &= ~(0xFF << ch_num);
   81696:	f04f 02ff 	mov.w	r2, #255	; 0xff
   8169a:	fa02 f203 	lsl.w	r2, r2, r3
   8169e:	ea24 0202 	bic.w	r2, r4, r2
		fault_enable_reg |= ((p_channel->fault_id) << ch_num);
   816a2:	f891 1023 	ldrb.w	r1, [r1, #35]	; 0x23
   816a6:	fa01 f303 	lsl.w	r3, r1, r3
   816aa:	431a      	orrs	r2, r3
		p_pwm->PWM_FPE2 = fault_enable_reg;
   816ac:	6702      	str	r2, [r0, #112]	; 0x70
			PWM_CAE_ADEDGV(p_channel->ul_additional_edge) |
			p_channel->additional_edge_mode;
#endif

	return 0;
}
   816ae:	f04f 0000 	mov.w	r0, #0
   816b2:	bc70      	pop	{r4, r5, r6}
   816b4:	4770      	bx	lr
   816b6:	bf00      	nop

000816b8 <pwm_channel_update_duty>:
 *
 * \retval 0 if changing succeeds, otherwise fails.
 */
uint32_t pwm_channel_update_duty(Pwm *p_pwm, pwm_channel_t *p_channel,
		uint32_t ul_duty)
{
   816b8:	b410      	push	{r4}
	uint32_t ch_num = p_channel->channel;
   816ba:	680c      	ldr	r4, [r1, #0]

		/** Check parameter */
	if (p_channel->ul_period < ul_duty) {
   816bc:	690b      	ldr	r3, [r1, #16]
   816be:	4293      	cmp	r3, r2
   816c0:	d307      	bcc.n	816d2 <pwm_channel_update_duty+0x1a>
		return PWM_INVALID_ARGUMENT;
	} else {
		/* Save new duty cycle value */
		p_channel->ul_duty = ul_duty;
   816c2:	60ca      	str	r2, [r1, #12]
		mode &= ~PWM_CMR_CPD;
		p_pwm->PWM_CH_NUM[ch_num].PWM_CMR = mode;

		p_pwm->PWM_CH_NUM[ch_num].PWM_CUPD = ul_duty;
#else
		p_pwm->PWM_CH_NUM[ch_num].PWM_CDTYUPD = ul_duty;
   816c4:	eb00 1044 	add.w	r0, r0, r4, lsl #5
   816c8:	f8c0 2208 	str.w	r2, [r0, #520]	; 0x208
#endif
	}

	return 0;
   816cc:	f04f 0000 	mov.w	r0, #0
   816d0:	e001      	b.n	816d6 <pwm_channel_update_duty+0x1e>
{
	uint32_t ch_num = p_channel->channel;

		/** Check parameter */
	if (p_channel->ul_period < ul_duty) {
		return PWM_INVALID_ARGUMENT;
   816d2:	f64f 70ff 	movw	r0, #65535	; 0xffff
		p_pwm->PWM_CH_NUM[ch_num].PWM_CDTYUPD = ul_duty;
#endif
	}

	return 0;
}
   816d6:	bc10      	pop	{r4}
   816d8:	4770      	bx	lr
   816da:	bf00      	nop

000816dc <pwm_channel_enable>:
 * \param p_pwm Pointer to a PWM instance.
 * \param ul_channel PWM channel number to enable.
 */
void pwm_channel_enable(Pwm *p_pwm, uint32_t ul_channel)
{
	p_pwm->PWM_ENA = (1 << ul_channel);
   816dc:	f04f 0301 	mov.w	r3, #1
   816e0:	fa03 f101 	lsl.w	r1, r3, r1
   816e4:	6041      	str	r1, [r0, #4]
   816e6:	4770      	bx	lr

000816e8 <pwm_channel_disable>:
 * \param p_pwm Pointer to a PWM instance.
 * \param ul_channel PWM channel number to disable.
 */
void pwm_channel_disable(Pwm *p_pwm, uint32_t ul_channel)
{
	p_pwm->PWM_DIS = (1 << ul_channel);
   816e8:	f04f 0301 	mov.w	r3, #1
   816ec:	fa03 f101 	lsl.w	r1, r3, r1
   816f0:	6081      	str	r1, [r0, #8]
   816f2:	4770      	bx	lr

000816f4 <pwm_channel_disable_interrupt>:
#if (SAM3N || SAM4N)
	p_pwm->PWM_IDR = (1 << ul_event);
	/* avoid Cppcheck Warning */
	UNUSED(ul_fault);
#else
	p_pwm->PWM_IDR1 = (1 << ul_event) | (1 << (ul_fault + 16));
   816f4:	f102 0210 	add.w	r2, r2, #16
   816f8:	f04f 0301 	mov.w	r3, #1
   816fc:	fa03 f202 	lsl.w	r2, r3, r2
   81700:	fa03 f101 	lsl.w	r1, r3, r1
   81704:	430a      	orrs	r2, r1
   81706:	6142      	str	r2, [r0, #20]
   81708:	4770      	bx	lr
   8170a:	bf00      	nop

0008170c <spi_enable_clock>:
 * \brief Enable SPI clock.
 *
 * \param p_spi Pointer to an SPI instance.
 */
void spi_enable_clock(Spi *p_spi)
{
   8170c:	b508      	push	{r3, lr}
#if (SAM4S || SAM3S || SAM3N || SAM3U || SAM4E || SAM4N)
	UNUSED(p_spi);
	sysclk_enable_peripheral_clock(ID_SPI);
#elif (SAM3XA)
	if (p_spi == SPI0) {
   8170e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
   81712:	f2c4 0300 	movt	r3, #16384	; 0x4000
   81716:	4298      	cmp	r0, r3
   81718:	d106      	bne.n	81728 <spi_enable_clock+0x1c>
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
   8171a:	f04f 0018 	mov.w	r0, #24
   8171e:	f247 41d5 	movw	r1, #29909	; 0x74d5
   81722:	f2c0 0108 	movt	r1, #8
   81726:	4788      	blx	r1
   81728:	bd08      	pop	{r3, pc}
   8172a:	bf00      	nop

0008172c <spi_set_peripheral_chip_select_value>:
 * \param p_spi Pointer to an SPI instance.
 * \param ul_value Peripheral Chip Select value.
 */
void spi_set_peripheral_chip_select_value(Spi *p_spi, uint32_t ul_value)
{
	p_spi->SPI_MR &= (~SPI_MR_PCS_Msk);
   8172c:	6843      	ldr	r3, [r0, #4]
   8172e:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
   81732:	6042      	str	r2, [r0, #4]
	p_spi->SPI_MR |= SPI_MR_PCS(ul_value);
   81734:	6843      	ldr	r3, [r0, #4]
   81736:	ea4f 4101 	mov.w	r1, r1, lsl #16
   8173a:	f401 2270 	and.w	r2, r1, #983040	; 0xf0000
   8173e:	4313      	orrs	r3, r2
   81740:	6043      	str	r3, [r0, #4]
   81742:	4770      	bx	lr

00081744 <spi_write>:
 * \retval SPI_OK on Success.
 * \retval SPI_ERROR_TIMEOUT on Time-out.
 */
spi_status_t spi_write(Spi *p_spi, uint16_t us_data,
		uint8_t uc_pcs, uint8_t uc_last)
{
   81744:	b430      	push	{r4, r5}
	uint32_t timeout = SPI_TIMEOUT;
	uint32_t value;

	while (!(p_spi->SPI_SR & SPI_SR_TDRE)) {
   81746:	6904      	ldr	r4, [r0, #16]
   81748:	f014 0f02 	tst.w	r4, #2
   8174c:	d01f      	beq.n	8178e <spi_write+0x4a>
   8174e:	e00a      	b.n	81766 <spi_write+0x22>
   81750:	f104 34ff 	add.w	r4, r4, #4294967295
   81754:	6905      	ldr	r5, [r0, #16]
   81756:	f015 0f02 	tst.w	r5, #2
   8175a:	d01d      	beq.n	81798 <spi_write+0x54>
   8175c:	e003      	b.n	81766 <spi_write+0x22>
   8175e:	6905      	ldr	r5, [r0, #16]
   81760:	f015 0f02 	tst.w	r5, #2
   81764:	d0f4      	beq.n	81750 <spi_write+0xc>
 *
 * \return 1 for Variable mode, 0 for fixed mode.
 */
static inline uint32_t spi_get_peripheral_select_mode(Spi *p_spi)
{
	if (p_spi->SPI_MR & SPI_MR_PS) {
   81766:	6844      	ldr	r4, [r0, #4]
		if (!timeout--) {
			return SPI_ERROR_TIMEOUT;
		}
	}

	if (spi_get_peripheral_select_mode(p_spi)) {
   81768:	f014 0f02 	tst.w	r4, #2
   8176c:	d007      	beq.n	8177e <spi_write+0x3a>
		value = SPI_TDR_TD(us_data) | SPI_TDR_PCS(uc_pcs);
   8176e:	ea4f 4202 	mov.w	r2, r2, lsl #16
   81772:	f402 2270 	and.w	r2, r2, #983040	; 0xf0000
   81776:	4311      	orrs	r1, r2
		if (uc_last) {
   81778:	b10b      	cbz	r3, 8177e <spi_write+0x3a>
			value |= SPI_TDR_LASTXFER;
   8177a:	f041 7180 	orr.w	r1, r1, #16777216	; 0x1000000
		}
	} else {
		value = SPI_TDR_TD(us_data);
	}

	p_spi->SPI_TDR = value;
   8177e:	60c1      	str	r1, [r0, #12]

	return SPI_OK;
   81780:	f04f 0000 	mov.w	r0, #0
   81784:	e001      	b.n	8178a <spi_write+0x46>
	uint32_t timeout = SPI_TIMEOUT;
	uint32_t value;

	while (!(p_spi->SPI_SR & SPI_SR_TDRE)) {
		if (!timeout--) {
			return SPI_ERROR_TIMEOUT;
   81786:	f04f 0001 	mov.w	r0, #1
	}

	p_spi->SPI_TDR = value;

	return SPI_OK;
}
   8178a:	bc30      	pop	{r4, r5}
   8178c:	4770      	bx	lr
   8178e:	f643 2599 	movw	r5, #15001	; 0x3a99
   81792:	f105 34ff 	add.w	r4, r5, #4294967295
   81796:	e7e2      	b.n	8175e <spi_write+0x1a>
{
	uint32_t timeout = SPI_TIMEOUT;
	uint32_t value;

	while (!(p_spi->SPI_SR & SPI_SR_TDRE)) {
		if (!timeout--) {
   81798:	3c01      	subs	r4, #1
   8179a:	d1e0      	bne.n	8175e <spi_write+0x1a>
   8179c:	e7f3      	b.n	81786 <spi_write+0x42>
   8179e:	bf00      	nop

000817a0 <spi_set_clock_polarity>:
 * \param ul_polarity Default clock state is logical one(high)/zero(low).
 */
void spi_set_clock_polarity(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_polarity)
{
	if (ul_polarity) {
   817a0:	b142      	cbz	r2, 817b4 <spi_set_clock_polarity+0x14>
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CPOL;
   817a2:	f101 010c 	add.w	r1, r1, #12
   817a6:	f850 3021 	ldr.w	r3, [r0, r1, lsl #2]
   817aa:	f043 0201 	orr.w	r2, r3, #1
   817ae:	f840 2021 	str.w	r2, [r0, r1, lsl #2]
   817b2:	4770      	bx	lr
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CPOL);
   817b4:	f101 010c 	add.w	r1, r1, #12
   817b8:	f850 3021 	ldr.w	r3, [r0, r1, lsl #2]
   817bc:	f023 0201 	bic.w	r2, r3, #1
   817c0:	f840 2021 	str.w	r2, [r0, r1, lsl #2]
   817c4:	4770      	bx	lr
   817c6:	bf00      	nop

000817c8 <spi_set_clock_phase>:
 *  \param ul_pcs_ch Peripheral Chip Select channel (0~3).
 *  \param ul_phase Data capture on the rising/falling edge of clock.
 */
void spi_set_clock_phase(Spi *p_spi, uint32_t ul_pcs_ch, uint32_t ul_phase)
{
	if (ul_phase) {
   817c8:	b142      	cbz	r2, 817dc <spi_set_clock_phase+0x14>
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_NCPHA;
   817ca:	f101 010c 	add.w	r1, r1, #12
   817ce:	f850 3021 	ldr.w	r3, [r0, r1, lsl #2]
   817d2:	f043 0202 	orr.w	r2, r3, #2
   817d6:	f840 2021 	str.w	r2, [r0, r1, lsl #2]
   817da:	4770      	bx	lr
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_NCPHA);
   817dc:	f101 010c 	add.w	r1, r1, #12
   817e0:	f850 3021 	ldr.w	r3, [r0, r1, lsl #2]
   817e4:	f023 0202 	bic.w	r2, r3, #2
   817e8:	f840 2021 	str.w	r2, [r0, r1, lsl #2]
   817ec:	4770      	bx	lr
   817ee:	bf00      	nop

000817f0 <spi_configure_cs_behavior>:
 * \param ul_cs_behavior Behavior of the Chip Select after transfer.
 */
void spi_configure_cs_behavior(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_cs_behavior)
{
	if (ul_cs_behavior == SPI_CS_RISE_FORCED) {
   817f0:	2a04      	cmp	r2, #4
   817f2:	d10e      	bne.n	81812 <spi_configure_cs_behavior+0x22>
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
   817f4:	f101 010c 	add.w	r1, r1, #12
   817f8:	f850 3021 	ldr.w	r3, [r0, r1, lsl #2]
   817fc:	f023 0208 	bic.w	r2, r3, #8
   81800:	f840 2021 	str.w	r2, [r0, r1, lsl #2]
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSNAAT;
   81804:	f850 3021 	ldr.w	r3, [r0, r1, lsl #2]
   81808:	f043 0204 	orr.w	r2, r3, #4
   8180c:	f840 2021 	str.w	r2, [r0, r1, lsl #2]
   81810:	4770      	bx	lr
	} else if (ul_cs_behavior == SPI_CS_RISE_NO_TX) {
   81812:	b972      	cbnz	r2, 81832 <spi_configure_cs_behavior+0x42>
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
   81814:	f101 010c 	add.w	r1, r1, #12
   81818:	f850 3021 	ldr.w	r3, [r0, r1, lsl #2]
   8181c:	f023 0208 	bic.w	r2, r3, #8
   81820:	f840 2021 	str.w	r2, [r0, r1, lsl #2]
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSNAAT);
   81824:	f850 3021 	ldr.w	r3, [r0, r1, lsl #2]
   81828:	f023 0204 	bic.w	r2, r3, #4
   8182c:	f840 2021 	str.w	r2, [r0, r1, lsl #2]
   81830:	4770      	bx	lr
	} else if (ul_cs_behavior == SPI_CS_KEEP_LOW) {
   81832:	2a08      	cmp	r2, #8
   81834:	d107      	bne.n	81846 <spi_configure_cs_behavior+0x56>
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSAAT;
   81836:	f101 010c 	add.w	r1, r1, #12
   8183a:	f850 3021 	ldr.w	r3, [r0, r1, lsl #2]
   8183e:	f043 0208 	orr.w	r2, r3, #8
   81842:	f840 2021 	str.w	r2, [r0, r1, lsl #2]
   81846:	4770      	bx	lr

00081848 <spi_set_bits_per_transfer>:
 *        in the device header file.
 */
void spi_set_bits_per_transfer(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_bits)
{
	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_BITS_Msk);
   81848:	f101 010c 	add.w	r1, r1, #12
   8184c:	f850 3021 	ldr.w	r3, [r0, r1, lsl #2]
   81850:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
   81854:	f840 3021 	str.w	r3, [r0, r1, lsl #2]
	p_spi->SPI_CSR[ul_pcs_ch] |= ul_bits;
   81858:	f850 3021 	ldr.w	r3, [r0, r1, lsl #2]
   8185c:	431a      	orrs	r2, r3
   8185e:	f840 2021 	str.w	r2, [r0, r1, lsl #2]
   81862:	4770      	bx	lr

00081864 <spi_set_baudrate_div>:
 * \param uc_baudrate_divider Baudrate divider from MCK.
 */
void spi_set_baudrate_div(Spi *p_spi, uint32_t ul_pcs_ch,
		uint8_t uc_baudrate_divider)
{
	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_SCBR_Msk);
   81864:	f101 010c 	add.w	r1, r1, #12
   81868:	f850 3021 	ldr.w	r3, [r0, r1, lsl #2]
   8186c:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
   81870:	f840 3021 	str.w	r3, [r0, r1, lsl #2]
	p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_SCBR(uc_baudrate_divider);
   81874:	f850 3021 	ldr.w	r3, [r0, r1, lsl #2]
   81878:	ea43 2202 	orr.w	r2, r3, r2, lsl #8
   8187c:	f840 2021 	str.w	r2, [r0, r1, lsl #2]
   81880:	4770      	bx	lr
   81882:	bf00      	nop

00081884 <spi_set_transfer_delay>:
 * \param uc_dlybs Delay before SPCK (in number of MCK clocks).
 * \param uc_dlybct Delay between consecutive transfers (in number of MCK clocks).
 */
void spi_set_transfer_delay(Spi *p_spi, uint32_t ul_pcs_ch,
		uint8_t uc_dlybs, uint8_t uc_dlybct)
{
   81884:	b410      	push	{r4}
	p_spi->SPI_CSR[ul_pcs_ch] &= ~(SPI_CSR_DLYBS_Msk | SPI_CSR_DLYBCT_Msk);
   81886:	f101 010c 	add.w	r1, r1, #12
   8188a:	f850 4021 	ldr.w	r4, [r0, r1, lsl #2]
   8188e:	b2a4      	uxth	r4, r4
   81890:	f840 4021 	str.w	r4, [r0, r1, lsl #2]
	p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_DLYBS(uc_dlybs)
   81894:	f850 4021 	ldr.w	r4, [r0, r1, lsl #2]
			| SPI_CSR_DLYBCT(uc_dlybct);
   81898:	ea4f 6303 	mov.w	r3, r3, lsl #24
   8189c:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
 */
void spi_set_transfer_delay(Spi *p_spi, uint32_t ul_pcs_ch,
		uint8_t uc_dlybs, uint8_t uc_dlybct)
{
	p_spi->SPI_CSR[ul_pcs_ch] &= ~(SPI_CSR_DLYBS_Msk | SPI_CSR_DLYBCT_Msk);
	p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_DLYBS(uc_dlybs)
   818a0:	4314      	orrs	r4, r2
   818a2:	f840 4021 	str.w	r4, [r0, r1, lsl #2]
			| SPI_CSR_DLYBCT(uc_dlybct);
}
   818a6:	bc10      	pop	{r4}
   818a8:	4770      	bx	lr
   818aa:	bf00      	nop

000818ac <tc_init>:
 * This is because the setting forces TIOB to be an input even if the
 * external event trigger has not been enabled with \c TC_CMR_ENETRG, and
 * thus prevents normal operation of TIOB.
 */
void tc_init(Tc *p_tc, uint32_t ul_channel, uint32_t ul_mode)
{
   818ac:	b410      	push	{r4}
	TcChannel *tc_channel;

	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
   818ae:	ea4f 1181 	mov.w	r1, r1, lsl #6
   818b2:	1843      	adds	r3, r0, r1

	/*  Disable TC clock. */
	tc_channel->TC_CCR = TC_CCR_CLKDIS;
   818b4:	f04f 0402 	mov.w	r4, #2
   818b8:	5044      	str	r4, [r0, r1]

	/*  Disable interrupts. */
	tc_channel->TC_IDR = 0xFFFFFFFF;
   818ba:	f04f 30ff 	mov.w	r0, #4294967295
   818be:	6298      	str	r0, [r3, #40]	; 0x28

	/*  Clear status register. */
	tc_channel->TC_SR;
   818c0:	6a19      	ldr	r1, [r3, #32]

	/*  Set mode. */
	tc_channel->TC_CMR = ul_mode;
   818c2:	605a      	str	r2, [r3, #4]
}
   818c4:	bc10      	pop	{r4}
   818c6:	4770      	bx	lr

000818c8 <tc_start>:
void tc_start(Tc *p_tc, uint32_t ul_channel)
{
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_CCR = TC_CCR_CLKEN | TC_CCR_SWTRG;
   818c8:	ea4f 1181 	mov.w	r1, r1, lsl #6
   818cc:	f04f 0305 	mov.w	r3, #5
   818d0:	5043      	str	r3, [r0, r1]
   818d2:	4770      	bx	lr

000818d4 <tc_write_rc>:
		uint32_t ul_value)
{
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_RC = ul_value;
   818d4:	eb00 1181 	add.w	r1, r0, r1, lsl #6
   818d8:	61ca      	str	r2, [r1, #28]
   818da:	4770      	bx	lr

000818dc <tc_enable_interrupt>:
{
	TcChannel *tc_channel;

	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
   818dc:	eb00 1181 	add.w	r1, r0, r1, lsl #6
	tc_channel->TC_IER = ul_sources;
   818e0:	624a      	str	r2, [r1, #36]	; 0x24
   818e2:	4770      	bx	lr

000818e4 <tc_get_status>:
{
	TcChannel *tc_channel;

	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
   818e4:	eb00 1181 	add.w	r1, r0, r1, lsl #6
	return tc_channel->TC_SR;
   818e8:	6a08      	ldr	r0, [r1, #32]
}
   818ea:	4770      	bx	lr

000818ec <tc_find_mck_divisor>:
 *
 * \return 1 if a proper divisor has been found, otherwise 0.
 */
uint32_t tc_find_mck_divisor(uint32_t ul_freq, uint32_t ul_mck,
		uint32_t *p_uldiv, uint32_t *p_ultcclks, uint32_t ul_boardmck)
{
   818ec:	b470      	push	{r4, r5, r6}
   818ee:	b087      	sub	sp, #28
	const uint32_t divisors[5] = { 2, 8, 32, 128,
   818f0:	f04f 0402 	mov.w	r4, #2
   818f4:	9401      	str	r4, [sp, #4]
   818f6:	f04f 0508 	mov.w	r5, #8
   818fa:	9502      	str	r5, [sp, #8]
   818fc:	f04f 0420 	mov.w	r4, #32
   81900:	9403      	str	r4, [sp, #12]
   81902:	f04f 0580 	mov.w	r5, #128	; 0x80
   81906:	9504      	str	r5, [sp, #16]
			ul_boardmck / FREQ_SLOW_CLOCK_EXT };
   81908:	9c0a      	ldr	r4, [sp, #40]	; 0x28
   8190a:	ea4f 34d4 	mov.w	r4, r4, lsr #15
 * \return 1 if a proper divisor has been found, otherwise 0.
 */
uint32_t tc_find_mck_divisor(uint32_t ul_freq, uint32_t ul_mck,
		uint32_t *p_uldiv, uint32_t *p_ultcclks, uint32_t ul_boardmck)
{
	const uint32_t divisors[5] = { 2, 8, 32, 128,
   8190e:	9405      	str	r4, [sp, #20]
	/*  Satisfy frequency bound. */
	for (ul_index = 0;
			ul_index < (sizeof(divisors) / sizeof(divisors[0]));
			ul_index++) {
		ul_high = ul_mck / divisors[ul_index];
		ul_low  = ul_high / TC_DIV_FACTOR;
   81910:	ea4f 4551 	mov.w	r5, r1, lsr #17
		if (ul_freq > ul_high) {
   81914:	ebb0 0f51 	cmp.w	r0, r1, lsr #1
   81918:	d83e      	bhi.n	81998 <tc_find_mck_divisor+0xac>
			return 0;
		} else if (ul_freq >= ul_low) {
   8191a:	42a8      	cmp	r0, r5
   8191c:	d251      	bcs.n	819c2 <tc_find_mck_divisor+0xd6>

	/*  Satisfy frequency bound. */
	for (ul_index = 0;
			ul_index < (sizeof(divisors) / sizeof(divisors[0]));
			ul_index++) {
		ul_high = ul_mck / divisors[ul_index];
   8191e:	f04f 0608 	mov.w	r6, #8
   81922:	fbb1 f5f6 	udiv	r5, r1, r6
		ul_low  = ul_high / TC_DIV_FACTOR;
   81926:	ea4f 4615 	mov.w	r6, r5, lsr #16
		if (ul_freq > ul_high) {
   8192a:	42a8      	cmp	r0, r5
   8192c:	d837      	bhi.n	8199e <tc_find_mck_divisor+0xb2>
			return 0;
		} else if (ul_freq >= ul_low) {
   8192e:	42b0      	cmp	r0, r6
   81930:	d21e      	bcs.n	81970 <tc_find_mck_divisor+0x84>

	/*  Satisfy frequency bound. */
	for (ul_index = 0;
			ul_index < (sizeof(divisors) / sizeof(divisors[0]));
			ul_index++) {
		ul_high = ul_mck / divisors[ul_index];
   81932:	f04f 0520 	mov.w	r5, #32
   81936:	fbb1 f5f5 	udiv	r5, r1, r5
		ul_low  = ul_high / TC_DIV_FACTOR;
   8193a:	ea4f 4615 	mov.w	r6, r5, lsr #16
		if (ul_freq > ul_high) {
   8193e:	42a8      	cmp	r0, r5
   81940:	d830      	bhi.n	819a4 <tc_find_mck_divisor+0xb8>
			return 0;
		} else if (ul_freq >= ul_low) {
   81942:	42b0      	cmp	r0, r6
   81944:	d217      	bcs.n	81976 <tc_find_mck_divisor+0x8a>

	/*  Satisfy frequency bound. */
	for (ul_index = 0;
			ul_index < (sizeof(divisors) / sizeof(divisors[0]));
			ul_index++) {
		ul_high = ul_mck / divisors[ul_index];
   81946:	f04f 0680 	mov.w	r6, #128	; 0x80
   8194a:	fbb1 f5f6 	udiv	r5, r1, r6
		ul_low  = ul_high / TC_DIV_FACTOR;
   8194e:	ea4f 4615 	mov.w	r6, r5, lsr #16
		if (ul_freq > ul_high) {
   81952:	42a8      	cmp	r0, r5
   81954:	d829      	bhi.n	819aa <tc_find_mck_divisor+0xbe>
			return 0;
		} else if (ul_freq >= ul_low) {
   81956:	42b0      	cmp	r0, r6
   81958:	d210      	bcs.n	8197c <tc_find_mck_divisor+0x90>

	/*  Satisfy frequency bound. */
	for (ul_index = 0;
			ul_index < (sizeof(divisors) / sizeof(divisors[0]));
			ul_index++) {
		ul_high = ul_mck / divisors[ul_index];
   8195a:	fbb1 f1f4 	udiv	r1, r1, r4
		ul_low  = ul_high / TC_DIV_FACTOR;
   8195e:	ea4f 4411 	mov.w	r4, r1, lsr #16
		if (ul_freq > ul_high) {
   81962:	4281      	cmp	r1, r0
   81964:	d324      	bcc.n	819b0 <tc_find_mck_divisor+0xc4>
			return 0;
		} else if (ul_freq >= ul_low) {
   81966:	4284      	cmp	r4, r0
   81968:	bf98      	it	ls
   8196a:	2104      	movls	r1, #4
   8196c:	d92b      	bls.n	819c6 <tc_find_mck_divisor+0xda>
   8196e:	e022      	b.n	819b6 <tc_find_mck_divisor+0xca>
	uint32_t ul_high, ul_low;

	/*  Satisfy frequency bound. */
	for (ul_index = 0;
			ul_index < (sizeof(divisors) / sizeof(divisors[0]));
			ul_index++) {
   81970:	f04f 0101 	mov.w	r1, #1
   81974:	e027      	b.n	819c6 <tc_find_mck_divisor+0xda>
   81976:	f04f 0102 	mov.w	r1, #2
   8197a:	e024      	b.n	819c6 <tc_find_mck_divisor+0xda>
   8197c:	f04f 0103 	mov.w	r1, #3
   81980:	e021      	b.n	819c6 <tc_find_mck_divisor+0xda>
		return 0;
	}

	/*  Store results. */
	if (p_uldiv) {
		*p_uldiv = divisors[ul_index];
   81982:	ac06      	add	r4, sp, #24
   81984:	eb04 0081 	add.w	r0, r4, r1, lsl #2
   81988:	f850 0c14 	ldr.w	r0, [r0, #-20]
   8198c:	6010      	str	r0, [r2, #0]
	}

	if (p_ultcclks) {
   8198e:	b1ab      	cbz	r3, 819bc <tc_find_mck_divisor+0xd0>
		*p_ultcclks = ul_index;
   81990:	6019      	str	r1, [r3, #0]
	}

	return 1;
   81992:	f04f 0001 	mov.w	r0, #1
   81996:	e019      	b.n	819cc <tc_find_mck_divisor+0xe0>
			ul_index < (sizeof(divisors) / sizeof(divisors[0]));
			ul_index++) {
		ul_high = ul_mck / divisors[ul_index];
		ul_low  = ul_high / TC_DIV_FACTOR;
		if (ul_freq > ul_high) {
			return 0;
   81998:	f04f 0000 	mov.w	r0, #0
   8199c:	e016      	b.n	819cc <tc_find_mck_divisor+0xe0>
   8199e:	f04f 0000 	mov.w	r0, #0
   819a2:	e013      	b.n	819cc <tc_find_mck_divisor+0xe0>
   819a4:	f04f 0000 	mov.w	r0, #0
   819a8:	e010      	b.n	819cc <tc_find_mck_divisor+0xe0>
   819aa:	f04f 0000 	mov.w	r0, #0
   819ae:	e00d      	b.n	819cc <tc_find_mck_divisor+0xe0>
   819b0:	f04f 0000 	mov.w	r0, #0
   819b4:	e00a      	b.n	819cc <tc_find_mck_divisor+0xe0>
		} else if (ul_freq >= ul_low) {
			break;
		}
	}
	if (ul_index >= (sizeof(divisors) / sizeof(divisors[0]))) {
		return 0;
   819b6:	f04f 0000 	mov.w	r0, #0
   819ba:	e007      	b.n	819cc <tc_find_mck_divisor+0xe0>

	if (p_ultcclks) {
		*p_ultcclks = ul_index;
	}

	return 1;
   819bc:	f04f 0001 	mov.w	r0, #1
   819c0:	e004      	b.n	819cc <tc_find_mck_divisor+0xe0>
			ul_boardmck / FREQ_SLOW_CLOCK_EXT };
	uint32_t ul_index;
	uint32_t ul_high, ul_low;

	/*  Satisfy frequency bound. */
	for (ul_index = 0;
   819c2:	f04f 0100 	mov.w	r1, #0
	if (ul_index >= (sizeof(divisors) / sizeof(divisors[0]))) {
		return 0;
	}

	/*  Store results. */
	if (p_uldiv) {
   819c6:	2a00      	cmp	r2, #0
   819c8:	d1db      	bne.n	81982 <tc_find_mck_divisor+0x96>
   819ca:	e7e0      	b.n	8198e <tc_find_mck_divisor+0xa2>
	if (p_ultcclks) {
		*p_ultcclks = ul_index;
	}

	return 1;
}
   819cc:	b007      	add	sp, #28
   819ce:	bc70      	pop	{r4, r5, r6}
   819d0:	4770      	bx	lr
   819d2:	bf00      	nop

000819d4 <twi_enable_master_mode>:
 * \param p_twi Pointer to a TWI instance.
 */
void twi_enable_master_mode(Twi *p_twi)
{
	/* Set Master Disable bit and Slave Disable bit */
	p_twi->TWI_CR = TWI_CR_MSDIS;
   819d4:	f04f 0308 	mov.w	r3, #8
   819d8:	6003      	str	r3, [r0, #0]
	p_twi->TWI_CR = TWI_CR_SVDIS;
   819da:	f04f 0120 	mov.w	r1, #32
   819de:	6001      	str	r1, [r0, #0]

	/* Set Master Enable bit */
	p_twi->TWI_CR = TWI_CR_MSEN;
   819e0:	f04f 0204 	mov.w	r2, #4
   819e4:	6002      	str	r2, [r0, #0]
   819e6:	4770      	bx	lr

000819e8 <twi_set_speed>:
uint32_t twi_set_speed(Twi *p_twi, uint32_t ul_speed, uint32_t ul_mck)
{
	uint32_t ckdiv = 0;
	uint32_t c_lh_div;

	if (ul_speed > I2C_FAST_MODE_SPEED) {
   819e8:	f44f 53d4 	mov.w	r3, #6784	; 0x1a80
   819ec:	f2c0 0306 	movt	r3, #6
   819f0:	4299      	cmp	r1, r3
   819f2:	d845      	bhi.n	81a80 <twi_set_speed+0x98>
		return FAIL;
	}

	c_lh_div = ul_mck / (ul_speed * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;
   819f4:	ea4f 0141 	mov.w	r1, r1, lsl #1
   819f8:	fbb2 f2f1 	udiv	r2, r2, r1
   819fc:	f1a2 0204 	sub.w	r2, r2, #4

	/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
	while ((c_lh_div > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
   81a00:	2aff      	cmp	r2, #255	; 0xff
   81a02:	d92e      	bls.n	81a62 <twi_set_speed+0x7a>
		/* Increase clock divider */
		ckdiv++;
		/* Divide cldiv value */
		c_lh_div /= TWI_CLK_DIVIDER;
   81a04:	ea4f 0252 	mov.w	r2, r2, lsr #1
	}

	c_lh_div = ul_mck / (ul_speed * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;

	/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
	while ((c_lh_div > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
   81a08:	2aff      	cmp	r2, #255	; 0xff
   81a0a:	d918      	bls.n	81a3e <twi_set_speed+0x56>
		/* Increase clock divider */
		ckdiv++;
		/* Divide cldiv value */
		c_lh_div /= TWI_CLK_DIVIDER;
   81a0c:	ea4f 0252 	mov.w	r2, r2, lsr #1
	}

	c_lh_div = ul_mck / (ul_speed * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;

	/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
	while ((c_lh_div > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
   81a10:	2aff      	cmp	r2, #255	; 0xff
   81a12:	d917      	bls.n	81a44 <twi_set_speed+0x5c>
		/* Increase clock divider */
		ckdiv++;
		/* Divide cldiv value */
		c_lh_div /= TWI_CLK_DIVIDER;
   81a14:	ea4f 0252 	mov.w	r2, r2, lsr #1
	}

	c_lh_div = ul_mck / (ul_speed * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;

	/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
	while ((c_lh_div > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
   81a18:	2aff      	cmp	r2, #255	; 0xff
   81a1a:	d916      	bls.n	81a4a <twi_set_speed+0x62>
		/* Increase clock divider */
		ckdiv++;
		/* Divide cldiv value */
		c_lh_div /= TWI_CLK_DIVIDER;
   81a1c:	ea4f 0252 	mov.w	r2, r2, lsr #1
	}

	c_lh_div = ul_mck / (ul_speed * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;

	/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
	while ((c_lh_div > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
   81a20:	2aff      	cmp	r2, #255	; 0xff
   81a22:	d915      	bls.n	81a50 <twi_set_speed+0x68>
		/* Increase clock divider */
		ckdiv++;
		/* Divide cldiv value */
		c_lh_div /= TWI_CLK_DIVIDER;
   81a24:	ea4f 0252 	mov.w	r2, r2, lsr #1
	}

	c_lh_div = ul_mck / (ul_speed * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;

	/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
	while ((c_lh_div > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
   81a28:	2aff      	cmp	r2, #255	; 0xff
   81a2a:	d914      	bls.n	81a56 <twi_set_speed+0x6e>
		/* Increase clock divider */
		ckdiv++;
		/* Divide cldiv value */
		c_lh_div /= TWI_CLK_DIVIDER;
   81a2c:	ea4f 0252 	mov.w	r2, r2, lsr #1
	}

	c_lh_div = ul_mck / (ul_speed * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;

	/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
	while ((c_lh_div > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
   81a30:	2aff      	cmp	r2, #255	; 0xff
   81a32:	d913      	bls.n	81a5c <twi_set_speed+0x74>
		/* Increase clock divider */
		ckdiv++;
		/* Divide cldiv value */
		c_lh_div /= TWI_CLK_DIVIDER;
   81a34:	ea4f 0252 	mov.w	r2, r2, lsr #1
	c_lh_div = ul_mck / (ul_speed * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;

	/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
	while ((c_lh_div > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
		/* Increase clock divider */
		ckdiv++;
   81a38:	f04f 0307 	mov.w	r3, #7
   81a3c:	e013      	b.n	81a66 <twi_set_speed+0x7e>
   81a3e:	f04f 0301 	mov.w	r3, #1
   81a42:	e010      	b.n	81a66 <twi_set_speed+0x7e>
   81a44:	f04f 0302 	mov.w	r3, #2
   81a48:	e00d      	b.n	81a66 <twi_set_speed+0x7e>
   81a4a:	f04f 0303 	mov.w	r3, #3
   81a4e:	e00a      	b.n	81a66 <twi_set_speed+0x7e>
   81a50:	f04f 0304 	mov.w	r3, #4
   81a54:	e007      	b.n	81a66 <twi_set_speed+0x7e>
   81a56:	f04f 0305 	mov.w	r3, #5
   81a5a:	e004      	b.n	81a66 <twi_set_speed+0x7e>
   81a5c:	f04f 0306 	mov.w	r3, #6
   81a60:	e001      	b.n	81a66 <twi_set_speed+0x7e>
 * \retval PASS New speed setting is accepted.
 * \retval FAIL New speed setting is rejected.
 */
uint32_t twi_set_speed(Twi *p_twi, uint32_t ul_speed, uint32_t ul_mck)
{
	uint32_t ckdiv = 0;
   81a62:	f04f 0300 	mov.w	r3, #0
		c_lh_div /= TWI_CLK_DIVIDER;
	}

	/* set clock waveform generator register */
	p_twi->TWI_CWGR =
			TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
   81a66:	ea4f 6102 	mov.w	r1, r2, lsl #24
			TWI_CWGR_CKDIV(ckdiv);
   81a6a:	ea4f 4303 	mov.w	r3, r3, lsl #16
		c_lh_div /= TWI_CLK_DIVIDER;
	}

	/* set clock waveform generator register */
	p_twi->TWI_CWGR =
			TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
   81a6e:	ea43 4111 	orr.w	r1, r3, r1, lsr #16
   81a72:	b2d2      	uxtb	r2, r2
   81a74:	ea41 0302 	orr.w	r3, r1, r2
		/* Divide cldiv value */
		c_lh_div /= TWI_CLK_DIVIDER;
	}

	/* set clock waveform generator register */
	p_twi->TWI_CWGR =
   81a78:	6103      	str	r3, [r0, #16]
			TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
			TWI_CWGR_CKDIV(ckdiv);

	return PASS;
   81a7a:	f04f 0000 	mov.w	r0, #0
   81a7e:	4770      	bx	lr
{
	uint32_t ckdiv = 0;
	uint32_t c_lh_div;

	if (ul_speed > I2C_FAST_MODE_SPEED) {
		return FAIL;
   81a80:	f04f 0001 	mov.w	r0, #1
	p_twi->TWI_CWGR =
			TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
			TWI_CWGR_CKDIV(ckdiv);

	return PASS;
}
   81a84:	4770      	bx	lr
   81a86:	bf00      	nop

00081a88 <twi_reset>:
 * \param p_twi Pointer to a TWI instance.
 */
void twi_reset(Twi *p_twi)
{
	/* Set SWRST bit to reset TWI peripheral */
	p_twi->TWI_CR = TWI_CR_SWRST;
   81a88:	f04f 0380 	mov.w	r3, #128	; 0x80
   81a8c:	6003      	str	r3, [r0, #0]
	p_twi->TWI_RHR;
   81a8e:	6b03      	ldr	r3, [r0, #48]	; 0x30
   81a90:	4770      	bx	lr
   81a92:	bf00      	nop

00081a94 <twi_master_init>:
 * \param p_opt Options for initializing the TWI module (see \ref twi_options_t).
 *
 * \return TWI_SUCCESS if initialization is complete, error code otherwise.
 */
uint32_t twi_master_init(Twi *p_twi, const twi_options_t *p_opt)
{
   81a94:	b538      	push	{r3, r4, r5, lr}
   81a96:	4604      	mov	r4, r0
   81a98:	460d      	mov	r5, r1
	uint32_t status = TWI_SUCCESS;

	/* Disable TWI interrupts */
	p_twi->TWI_IDR = ~0UL;
   81a9a:	f04f 33ff 	mov.w	r3, #4294967295
   81a9e:	6283      	str	r3, [r0, #40]	; 0x28

	/* Dummy read in status register */
	p_twi->TWI_SR;
   81aa0:	6a03      	ldr	r3, [r0, #32]

	/* Reset TWI peripheral */
	twi_reset(p_twi);
   81aa2:	f641 2189 	movw	r1, #6793	; 0x1a89
   81aa6:	f2c0 0108 	movt	r1, #8
   81aaa:	4788      	blx	r1

	twi_enable_master_mode(p_twi);
   81aac:	4620      	mov	r0, r4
   81aae:	f641 12d5 	movw	r2, #6613	; 0x19d5
   81ab2:	f2c0 0208 	movt	r2, #8
   81ab6:	4790      	blx	r2

	/* Select the speed */
	if (twi_set_speed(p_twi, p_opt->speed, p_opt->master_clk) == FAIL) {
   81ab8:	4620      	mov	r0, r4
   81aba:	6869      	ldr	r1, [r5, #4]
   81abc:	682a      	ldr	r2, [r5, #0]
   81abe:	f641 13e9 	movw	r3, #6633	; 0x19e9
   81ac2:	f2c0 0308 	movt	r3, #8
   81ac6:	4798      	blx	r3
   81ac8:	2801      	cmp	r0, #1
   81aca:	bf14      	ite	ne
   81acc:	2000      	movne	r0, #0
   81ace:	2001      	moveq	r0, #1
		/* The desired speed setting is rejected */
		status = TWI_INVALID_ARGUMENT;
	}

	if (p_opt->smbus == 1) {
   81ad0:	7a69      	ldrb	r1, [r5, #9]
   81ad2:	2901      	cmp	r1, #1
		p_twi->TWI_CR = TWI_CR_QUICK;
   81ad4:	bf04      	itt	eq
   81ad6:	2140      	moveq	r1, #64	; 0x40
   81ad8:	6021      	streq	r1, [r4, #0]
	}

	return status;
}
   81ada:	bd38      	pop	{r3, r4, r5, pc}

00081adc <wdt_disable>:
/**
 * \brief Disable the watchdog timer.
 */
void wdt_disable(Wdt *p_wdt)
{
	p_wdt->WDT_MR = WDT_MR_WDDIS;
   81adc:	f44f 4300 	mov.w	r3, #32768	; 0x8000
   81ae0:	6043      	str	r3, [r0, #4]
   81ae2:	4770      	bx	lr

00081ae4 <init_board>:
 #include <asf.h>
 #include "init.h"
 
 
 void init_board(void)
 {
   81ae4:	b570      	push	{r4, r5, r6, lr}
	/* Configure USB_ID (UOTGID) pin */
	gpio_configure_pin(USB_ID_GPIO, USB_ID_FLAGS);
   81ae6:	f04f 002b 	mov.w	r0, #43	; 0x2b
   81aea:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   81aee:	f247 14b1 	movw	r4, #29105	; 0x71b1
   81af2:	f2c0 0408 	movt	r4, #8
   81af6:	47a0      	blx	r4
	/* Configure USB_VBOF (UOTGVBOF) pin */
	gpio_configure_pin(USB_VBOF_GPIO, USB_VBOF_FLAGS);
   81af8:	f04f 002a 	mov.w	r0, #42	; 0x2a
   81afc:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   81b00:	47a0      	blx	r4
	 
	/* Configure HSMCI pins */
	gpio_configure_pin(PIN_HSMCI_MCCDA_GPIO, PIN_HSMCI_MCCDA_FLAGS);
   81b02:	f04f 0014 	mov.w	r0, #20
   81b06:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   81b0a:	47a0      	blx	r4
	gpio_configure_pin(PIN_HSMCI_MCCK_GPIO, PIN_HSMCI_MCCK_FLAGS);
   81b0c:	f04f 0013 	mov.w	r0, #19
   81b10:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   81b14:	47a0      	blx	r4
	gpio_configure_pin(PIN_HSMCI_MCDA0_GPIO, PIN_HSMCI_MCDA0_FLAGS);
   81b16:	f04f 0015 	mov.w	r0, #21
   81b1a:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   81b1e:	47a0      	blx	r4
	gpio_configure_pin(PIN_HSMCI_MCDA1_GPIO, PIN_HSMCI_MCDA1_FLAGS);
   81b20:	f04f 0016 	mov.w	r0, #22
   81b24:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   81b28:	47a0      	blx	r4
	gpio_configure_pin(PIN_HSMCI_MCDA2_GPIO, PIN_HSMCI_MCDA2_FLAGS);
   81b2a:	f04f 0017 	mov.w	r0, #23
   81b2e:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   81b32:	47a0      	blx	r4
	gpio_configure_pin(PIN_HSMCI_MCDA3_GPIO, PIN_HSMCI_MCDA3_FLAGS);
   81b34:	f04f 0018 	mov.w	r0, #24
   81b38:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   81b3c:	47a0      	blx	r4
	/* Configure SD/MMC card detect pin */
	gpio_configure_pin(SD_MMC_0_CD_GPIO, SD_MMC_0_CD_FLAGS);
   81b3e:	f04f 0067 	mov.w	r0, #103	; 0x67
   81b42:	f04f 0108 	mov.w	r1, #8
   81b46:	47a0      	blx	r4
	
	/* Configure EEPROM pins **/	
	pmc_enable_periph_clk(ID_TWI0);
   81b48:	f04f 0016 	mov.w	r0, #22
   81b4c:	f247 46d5 	movw	r6, #29909	; 0x74d5
   81b50:	f2c0 0608 	movt	r6, #8
   81b54:	47b0      	blx	r6
	gpio_configure_pin(TWI0_DATA_GPIO, TWI0_DATA_FLAGS);
   81b56:	f04f 0011 	mov.w	r0, #17
   81b5a:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   81b5e:	47a0      	blx	r4
	gpio_configure_pin(TWI0_CLK_GPIO, TWI0_CLK_FLAGS);
   81b60:	f04f 0012 	mov.w	r0, #18
   81b64:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   81b68:	47a0      	blx	r4
	 
	/* Enable power to the SD card slot */
	pmc_enable_periph_clk(VDD_MCI_PIO_ID);
   81b6a:	f04f 000c 	mov.w	r0, #12
   81b6e:	47b0      	blx	r6
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
   81b70:	f44f 5580 	mov.w	r5, #4096	; 0x1000
   81b74:	f2c4 050e 	movt	r5, #16398	; 0x400e
   81b78:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
   81b7c:	612b      	str	r3, [r5, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   81b7e:	f8c5 30a0 	str.w	r3, [r5, #160]	; 0xa0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
   81b82:	636b      	str	r3, [r5, #52]	; 0x34
	Pio *base = arch_ioport_port_to_base(port);

	if (mode & IOPORT_MODE_PULLUP) {
		base->PIO_PUER = mask;
	} else {
		base->PIO_PUDR = mask;
   81b84:	f44f 6460 	mov.w	r4, #3584	; 0xe00
   81b88:	f2c4 040e 	movt	r4, #16398	; 0x400e
   81b8c:	f44f 5080 	mov.w	r0, #4096	; 0x1000
   81b90:	6620      	str	r0, [r4, #96]	; 0x60
#endif

	if (mode & IOPORT_MODE_OPEN_DRAIN) {
		base->PIO_MDER = mask;
	} else {
		base->PIO_MDDR = mask;
   81b92:	6560      	str	r0, [r4, #84]	; 0x54
	}

	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
		base->PIO_IFER = mask;
	} else {
		base->PIO_IFDR = mask;
   81b94:	6260      	str	r0, [r4, #36]	; 0x24
#else
		base->PIO_IFSCER = mask;
#endif
	} else {
#if SAM3U || SAM3XA
		base->PIO_SCIFSR = mask;
   81b96:	f8c4 0080 	str.w	r0, [r4, #128]	; 0x80
#endif
	}

#if !defined(IOPORT_MODE_MUX_BIT1)
	if (mode & IOPORT_MODE_MUX_BIT0) {
		base->PIO_ABSR |= mask;
   81b9a:	6f22      	ldr	r2, [r4, #112]	; 0x70
   81b9c:	4302      	orrs	r2, r0
   81b9e:	6722      	str	r2, [r4, #112]	; 0x70
}

__always_inline static void arch_ioport_disable_port(ioport_port_t port,
		ioport_port_mask_t mask)
{
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
   81ba0:	6060      	str	r0, [r4, #4]
	Pio *base = arch_ioport_port_to_base(port);

	if (mode & IOPORT_MODE_PULLUP) {
		base->PIO_PUER = mask;
	} else {
		base->PIO_PUDR = mask;
   81ba2:	f04f 0101 	mov.w	r1, #1
   81ba6:	6621      	str	r1, [r4, #96]	; 0x60
#endif

	if (mode & IOPORT_MODE_OPEN_DRAIN) {
		base->PIO_MDER = mask;
	} else {
		base->PIO_MDDR = mask;
   81ba8:	6561      	str	r1, [r4, #84]	; 0x54
	}

	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
		base->PIO_IFER = mask;
	} else {
		base->PIO_IFDR = mask;
   81baa:	6261      	str	r1, [r4, #36]	; 0x24
#else
		base->PIO_IFSCER = mask;
#endif
	} else {
#if SAM3U || SAM3XA
		base->PIO_SCIFSR = mask;
   81bac:	f8c4 1080 	str.w	r1, [r4, #128]	; 0x80
#endif
	}

#if !defined(IOPORT_MODE_MUX_BIT1)
	if (mode & IOPORT_MODE_MUX_BIT0) {
		base->PIO_ABSR |= mask;
   81bb0:	6f23      	ldr	r3, [r4, #112]	; 0x70
   81bb2:	430b      	orrs	r3, r1
   81bb4:	6723      	str	r3, [r4, #112]	; 0x70
}

__always_inline static void arch_ioport_disable_port(ioport_port_t port,
		ioport_port_mask_t mask)
{
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
   81bb6:	6061      	str	r1, [r4, #4]
	Pio *base = arch_ioport_port_to_base(port);

	if (mode & IOPORT_MODE_PULLUP) {
		base->PIO_PUER = mask;
	} else {
		base->PIO_PUDR = mask;
   81bb8:	f44f 5000 	mov.w	r0, #8192	; 0x2000
   81bbc:	6620      	str	r0, [r4, #96]	; 0x60
#endif

	if (mode & IOPORT_MODE_OPEN_DRAIN) {
		base->PIO_MDER = mask;
	} else {
		base->PIO_MDDR = mask;
   81bbe:	6560      	str	r0, [r4, #84]	; 0x54
	}

	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
		base->PIO_IFER = mask;
	} else {
		base->PIO_IFDR = mask;
   81bc0:	6260      	str	r0, [r4, #36]	; 0x24
#else
		base->PIO_IFSCER = mask;
#endif
	} else {
#if SAM3U || SAM3XA
		base->PIO_SCIFSR = mask;
   81bc2:	f8c4 0080 	str.w	r0, [r4, #128]	; 0x80
#endif
	}

#if !defined(IOPORT_MODE_MUX_BIT1)
	if (mode & IOPORT_MODE_MUX_BIT0) {
		base->PIO_ABSR |= mask;
   81bc6:	6f22      	ldr	r2, [r4, #112]	; 0x70
   81bc8:	4302      	orrs	r2, r0
   81bca:	6722      	str	r2, [r4, #112]	; 0x70
}

__always_inline static void arch_ioport_disable_port(ioport_port_t port,
		ioport_port_mask_t mask)
{
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
   81bcc:	6060      	str	r0, [r4, #4]
	ioport_disable_pin(PIN_LED2_GPIO);
	ioport_set_pin_mode(PIN_LED3_GPIO, PIN_LED3_FLAGS);
	ioport_disable_pin(PIN_LED3_GPIO);
	 	 
	/* User button */
	pmc_enable_periph_clk(USR_BUTTON_PIO_ID);
   81bce:	f04f 000c 	mov.w	r0, #12
   81bd2:	47b0      	blx	r6
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
   81bd4:	f44f 0100 	mov.w	r1, #8388608	; 0x800000
   81bd8:	6169      	str	r1, [r5, #20]
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   81bda:	f8c5 10a0 	str.w	r1, [r5, #160]	; 0xa0
		ioport_port_mask_t mask, ioport_mode_t mode)
{
	Pio *base = arch_ioport_port_to_base(port);

	if (mode & IOPORT_MODE_PULLUP) {
		base->PIO_PUER = mask;
   81bde:	6669      	str	r1, [r5, #100]	; 0x64
#endif

	if (mode & IOPORT_MODE_OPEN_DRAIN) {
		base->PIO_MDER = mask;
	} else {
		base->PIO_MDDR = mask;
   81be0:	6569      	str	r1, [r5, #84]	; 0x54
	}

	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
		base->PIO_IFER = mask;
   81be2:	6229      	str	r1, [r5, #32]
		base->PIO_IFDR = mask;
	}

	if (mode & IOPORT_MODE_DEBOUNCE) {
#if SAM3U || SAM3XA
		base->PIO_DIFSR = mask;
   81be4:	f8c5 1084 	str.w	r1, [r5, #132]	; 0x84

#if !defined(IOPORT_MODE_MUX_BIT1)
	if (mode & IOPORT_MODE_MUX_BIT0) {
		base->PIO_ABSR |= mask;
	} else {
		base->PIO_ABSR &= ~mask;
   81be8:	6f2b      	ldr	r3, [r5, #112]	; 0x70
   81bea:	f423 0000 	bic.w	r0, r3, #8388608	; 0x800000
   81bee:	6728      	str	r0, [r5, #112]	; 0x70
	ioport_set_pin_dir(GPIO_USR_BUTTON, IOPORT_DIR_INPUT);
	ioport_set_pin_mode(GPIO_USR_BUTTON, GPIO_USR_BUTTON_FLAGS);
	 
	/* Sync signals */
	pmc_enable_periph_clk(SYNC_PIO_ID);
   81bf0:	f04f 000e 	mov.w	r0, #14
   81bf4:	47b0      	blx	r6
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
   81bf6:	f44f 55a0 	mov.w	r5, #5120	; 0x1400
   81bfa:	f2c4 050e 	movt	r5, #16398	; 0x400e
   81bfe:	f44f 6280 	mov.w	r2, #1024	; 0x400
   81c02:	616a      	str	r2, [r5, #20]
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   81c04:	f8c5 20a0 	str.w	r2, [r5, #160]	; 0xa0
		ioport_port_mask_t mask, ioport_mode_t mode)
{
	Pio *base = arch_ioport_port_to_base(port);

	if (mode & IOPORT_MODE_PULLUP) {
		base->PIO_PUER = mask;
   81c08:	666a      	str	r2, [r5, #100]	; 0x64
#endif

	if (mode & IOPORT_MODE_OPEN_DRAIN) {
		base->PIO_MDER = mask;
	} else {
		base->PIO_MDDR = mask;
   81c0a:	656a      	str	r2, [r5, #84]	; 0x54
	}

	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
		base->PIO_IFER = mask;
   81c0c:	622a      	str	r2, [r5, #32]
		base->PIO_IFDR = mask;
	}

	if (mode & IOPORT_MODE_DEBOUNCE) {
#if SAM3U || SAM3XA
		base->PIO_DIFSR = mask;
   81c0e:	f8c5 2084 	str.w	r2, [r5, #132]	; 0x84

#if !defined(IOPORT_MODE_MUX_BIT1)
	if (mode & IOPORT_MODE_MUX_BIT0) {
		base->PIO_ABSR |= mask;
	} else {
		base->PIO_ABSR &= ~mask;
   81c12:	6f29      	ldr	r1, [r5, #112]	; 0x70
   81c14:	f421 6380 	bic.w	r3, r1, #1024	; 0x400
   81c18:	672b      	str	r3, [r5, #112]	; 0x70
	ioport_set_pin_dir(GPIO_SYNC, IOPORT_DIR_INPUT);
	ioport_set_pin_mode(GPIO_SYNC, GPIO_SYNC_FLAGS);
	pmc_enable_periph_clk(SYNC_READ_PIO_ID);
   81c1a:	f04f 000b 	mov.w	r0, #11
   81c1e:	47b0      	blx	r6
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
   81c20:	f04f 0020 	mov.w	r0, #32
   81c24:	6120      	str	r0, [r4, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   81c26:	f8c4 00a0 	str.w	r0, [r4, #160]	; 0xa0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
   81c2a:	6360      	str	r0, [r4, #52]	; 0x34
	ioport_set_pin_dir(SYNC_READ_GPIO, IOPORT_DIR_OUTPUT);
	ioport_set_pin_level(SYNC_READ_GPIO, SYNC_READ_ACTIVE_LEVEL);
	pmc_enable_periph_clk(SYNC_WRITE_PIO_ID);
   81c2c:	f04f 000b 	mov.w	r0, #11
   81c30:	47b0      	blx	r6
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
   81c32:	f04f 0280 	mov.w	r2, #128	; 0x80
   81c36:	6122      	str	r2, [r4, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   81c38:	f8c4 20a0 	str.w	r2, [r4, #160]	; 0xa0
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
   81c3c:	6322      	str	r2, [r4, #48]	; 0x30
	ioport_set_pin_dir(SYNC_WRITE_GPIO, IOPORT_DIR_OUTPUT);
	ioport_set_pin_level(SYNC_WRITE_GPIO, SYNC_WRITE_INACTIVE_LEVEL);
	
	/* 12v detect */
	pmc_enable_periph_clk(DET_12V_PIO_ID);
   81c3e:	f04f 000b 	mov.w	r0, #11
   81c42:	47b0      	blx	r6
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
   81c44:	f04f 0102 	mov.w	r1, #2
   81c48:	6161      	str	r1, [r4, #20]
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   81c4a:	f8c4 10a0 	str.w	r1, [r4, #160]	; 0xa0
	Pio *base = arch_ioport_port_to_base(port);

	if (mode & IOPORT_MODE_PULLUP) {
		base->PIO_PUER = mask;
	} else {
		base->PIO_PUDR = mask;
   81c4e:	6621      	str	r1, [r4, #96]	; 0x60
#endif

	if (mode & IOPORT_MODE_OPEN_DRAIN) {
		base->PIO_MDER = mask;
	} else {
		base->PIO_MDDR = mask;
   81c50:	6561      	str	r1, [r4, #84]	; 0x54
	}

	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
		base->PIO_IFER = mask;
   81c52:	6221      	str	r1, [r4, #32]
		base->PIO_IFDR = mask;
	}

	if (mode & IOPORT_MODE_DEBOUNCE) {
#if SAM3U || SAM3XA
		base->PIO_DIFSR = mask;
   81c54:	f8c4 1084 	str.w	r1, [r4, #132]	; 0x84

#if !defined(IOPORT_MODE_MUX_BIT1)
	if (mode & IOPORT_MODE_MUX_BIT0) {
		base->PIO_ABSR |= mask;
	} else {
		base->PIO_ABSR &= ~mask;
   81c58:	6f23      	ldr	r3, [r4, #112]	; 0x70
   81c5a:	f023 0002 	bic.w	r0, r3, #2
   81c5e:	6720      	str	r0, [r4, #112]	; 0x70
	ioport_set_pin_dir(GPIO_DET_12V, IOPORT_DIR_INPUT);
	ioport_set_pin_mode(GPIO_DET_12V, GPIO_DET_12V_FLAGS);
	
	/* 12v power ok */
	pmc_enable_periph_clk(OK_12V_PIO_ID);
   81c60:	f04f 000e 	mov.w	r0, #14
   81c64:	47b0      	blx	r6
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
   81c66:	f44f 7280 	mov.w	r2, #256	; 0x100
   81c6a:	616a      	str	r2, [r5, #20]
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   81c6c:	f8c5 20a0 	str.w	r2, [r5, #160]	; 0xa0
	Pio *base = arch_ioport_port_to_base(port);

	if (mode & IOPORT_MODE_PULLUP) {
		base->PIO_PUER = mask;
	} else {
		base->PIO_PUDR = mask;
   81c70:	662a      	str	r2, [r5, #96]	; 0x60
#endif

	if (mode & IOPORT_MODE_OPEN_DRAIN) {
		base->PIO_MDER = mask;
	} else {
		base->PIO_MDDR = mask;
   81c72:	656a      	str	r2, [r5, #84]	; 0x54
	}

	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
		base->PIO_IFER = mask;
   81c74:	622a      	str	r2, [r5, #32]
		base->PIO_IFDR = mask;
	}

	if (mode & IOPORT_MODE_DEBOUNCE) {
#if SAM3U || SAM3XA
		base->PIO_DIFSR = mask;
   81c76:	f8c5 2084 	str.w	r2, [r5, #132]	; 0x84

#if !defined(IOPORT_MODE_MUX_BIT1)
	if (mode & IOPORT_MODE_MUX_BIT0) {
		base->PIO_ABSR |= mask;
	} else {
		base->PIO_ABSR &= ~mask;
   81c7a:	6f29      	ldr	r1, [r5, #112]	; 0x70
   81c7c:	f421 7380 	bic.w	r3, r1, #256	; 0x100
   81c80:	672b      	str	r3, [r5, #112]	; 0x70
	ioport_set_pin_dir(GPIO_OK_12V, IOPORT_DIR_INPUT);
	ioport_set_pin_mode(GPIO_OK_12V, GPIO_OK_12V_FLAGS);
	
	/* 12v enable */	
	pmc_enable_periph_clk(ENABLE_12V_PIO_ID);
   81c82:	f04f 000e 	mov.w	r0, #14
   81c86:	47b0      	blx	r6
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
   81c88:	f44f 7000 	mov.w	r0, #512	; 0x200
   81c8c:	6128      	str	r0, [r5, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   81c8e:	f8c5 00a0 	str.w	r0, [r5, #160]	; 0xa0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
   81c92:	6368      	str	r0, [r5, #52]	; 0x34
   81c94:	bd70      	pop	{r4, r5, r6, pc}
   81c96:	bf00      	nop

00081c98 <switch_on_off_lights>:
uint16_t lights_off = FALSE;


void switch_on_off_lights(uint16_t bool_lights)
{
	lights_off = bool_lights;
   81c98:	f640 3318 	movw	r3, #2840	; 0xb18
   81c9c:	f2c2 0307 	movt	r3, #8199	; 0x2007
   81ca0:	8018      	strh	r0, [r3, #0]
   81ca2:	4770      	bx	lr

00081ca4 <led_activity_routine>:
		ioport_set_pin_level(OUT_CH2_LED2_GPIO, IOPORT_PIN_LEVEL_LOW);
		ioport_set_pin_level(OUT_CH2_LED3_GPIO, IOPORT_PIN_LEVEL_LOW);
		return;
	#endif
	
	if(lights_off == TRUE)
   81ca4:	f640 3318 	movw	r3, #2840	; 0xb18
   81ca8:	f2c2 0307 	movt	r3, #8199	; 0x2007
   81cac:	8818      	ldrh	r0, [r3, #0]
   81cae:	2801      	cmp	r0, #1
   81cb0:	d129      	bne.n	81d06 <led_activity_routine+0x62>
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
   81cb2:	f44f 5390 	mov.w	r3, #4608	; 0x1200
   81cb6:	f2c4 030e 	movt	r3, #16398	; 0x400e
   81cba:	f44f 6200 	mov.w	r2, #2048	; 0x800
   81cbe:	631a      	str	r2, [r3, #48]	; 0x30
   81cc0:	f44f 5000 	mov.w	r0, #8192	; 0x2000
   81cc4:	6318      	str	r0, [r3, #48]	; 0x30
   81cc6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
   81cca:	6319      	str	r1, [r3, #48]	; 0x30
   81ccc:	f04f 0210 	mov.w	r2, #16
   81cd0:	631a      	str	r2, [r3, #48]	; 0x30
   81cd2:	f44f 5080 	mov.w	r0, #4096	; 0x1000
   81cd6:	f2c4 000e 	movt	r0, #16398	; 0x400e
   81cda:	f04f 0108 	mov.w	r1, #8
   81cde:	6301      	str	r1, [r0, #48]	; 0x30
   81ce0:	f44f 6280 	mov.w	r2, #1024	; 0x400
   81ce4:	631a      	str	r2, [r3, #48]	; 0x30
   81ce6:	f44f 3100 	mov.w	r1, #131072	; 0x20000
   81cea:	6319      	str	r1, [r3, #48]	; 0x30
   81cec:	f44f 2200 	mov.w	r2, #524288	; 0x80000
   81cf0:	631a      	str	r2, [r3, #48]	; 0x30
   81cf2:	f44f 2180 	mov.w	r1, #262144	; 0x40000
   81cf6:	6319      	str	r1, [r3, #48]	; 0x30
   81cf8:	f04f 0320 	mov.w	r3, #32
   81cfc:	6303      	str	r3, [r0, #48]	; 0x30
   81cfe:	f04f 0280 	mov.w	r2, #128	; 0x80
   81d02:	6302      	str	r2, [r0, #48]	; 0x30
   81d04:	4770      	bx	lr
	base->PIO_CODR = mask & ~level;
}

__always_inline static bool arch_ioport_get_pin_level(ioport_pin_t pin)
{
	return arch_ioport_pin_to_base(pin)->PIO_PDSR & arch_ioport_pin_to_mask(pin);
   81d06:	f44f 5190 	mov.w	r1, #4608	; 0x1200
   81d0a:	f2c4 010e 	movt	r1, #16398	; 0x400e
   81d0e:	6bca      	ldr	r2, [r1, #60]	; 0x3c
		ioport_set_pin_level(OUT_CH2_LED1_GPIO, IOPORT_PIN_LEVEL_HIGH);
		ioport_set_pin_level(OUT_CH2_LED2_GPIO, IOPORT_PIN_LEVEL_HIGH);
		return;
	}
	
	if(ioport_get_pin_level(CH1_PULSE_GPIO))
   81d10:	f412 4f00 	tst.w	r2, #32768	; 0x8000
   81d14:	d074      	beq.n	81e00 <led_activity_routine+0x15c>
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
   81d16:	f44f 5390 	mov.w	r3, #4608	; 0x1200
   81d1a:	f2c4 030e 	movt	r3, #16398	; 0x400e
   81d1e:	f44f 3080 	mov.w	r0, #65536	; 0x10000
   81d22:	6318      	str	r0, [r3, #48]	; 0x30
	{
		ioport_set_pin_level(CH1_PULSE_RES_GPIO, IOPORT_PIN_LEVEL_HIGH);
		asm("NOP");asm("NOP");asm("NOP");
   81d24:	bf00      	nop
   81d26:	bf00      	nop
   81d28:	bf00      	nop
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
   81d2a:	6358      	str	r0, [r3, #52]	; 0x34
		ioport_set_pin_level(CH1_PULSE_RES_GPIO, IOPORT_PIN_LEVEL_LOW);
		
		if(ch1_in_color == GREEN)
   81d2c:	f240 0134 	movw	r1, #52	; 0x34
   81d30:	f2c2 0107 	movt	r1, #8199	; 0x2007
   81d34:	880a      	ldrh	r2, [r1, #0]
   81d36:	2a03      	cmp	r2, #3
   81d38:	d110      	bne.n	81d5c <led_activity_routine+0xb8>
__always_inline static void arch_ioport_toggle_pin_level(ioport_pin_t pin)
{
	Pio *port = arch_ioport_pin_to_base(pin);
	ioport_port_mask_t mask = arch_ioport_pin_to_mask(pin);

	if (port->PIO_PDSR & arch_ioport_pin_to_mask(pin)) {
   81d3a:	f44f 5390 	mov.w	r3, #4608	; 0x1200
   81d3e:	f2c4 030e 	movt	r3, #16398	; 0x400e
   81d42:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
   81d44:	f410 5f80 	tst.w	r0, #4096	; 0x1000
		port->PIO_CODR = mask;
   81d48:	f44f 5190 	mov.w	r1, #4608	; 0x1200
   81d4c:	f2c4 010e 	movt	r1, #16398	; 0x400e
   81d50:	f44f 5280 	mov.w	r2, #4096	; 0x1000
   81d54:	bf14      	ite	ne
   81d56:	634a      	strne	r2, [r1, #52]	; 0x34
	} else {
		port->PIO_SODR = mask;
   81d58:	630a      	streq	r2, [r1, #48]	; 0x30
   81d5a:	e011      	b.n	81d80 <led_activity_routine+0xdc>
		{
			ioport_toggle_pin_level(IN_CH1_LED3_GPIO);
		}
		else if(ch1_in_color == BLUE)
   81d5c:	2a02      	cmp	r2, #2
   81d5e:	d10f      	bne.n	81d80 <led_activity_routine+0xdc>
__always_inline static void arch_ioport_toggle_pin_level(ioport_pin_t pin)
{
	Pio *port = arch_ioport_pin_to_base(pin);
	ioport_port_mask_t mask = arch_ioport_pin_to_mask(pin);

	if (port->PIO_PDSR & arch_ioport_pin_to_mask(pin)) {
   81d60:	f44f 5390 	mov.w	r3, #4608	; 0x1200
   81d64:	f2c4 030e 	movt	r3, #16398	; 0x400e
   81d68:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
   81d6a:	f410 5f00 	tst.w	r0, #8192	; 0x2000
		port->PIO_CODR = mask;
   81d6e:	f44f 5190 	mov.w	r1, #4608	; 0x1200
   81d72:	f2c4 010e 	movt	r1, #16398	; 0x400e
   81d76:	f44f 5200 	mov.w	r2, #8192	; 0x2000
   81d7a:	bf14      	ite	ne
   81d7c:	634a      	strne	r2, [r1, #52]	; 0x34
	} else {
		port->PIO_SODR = mask;
   81d7e:	630a      	streq	r2, [r1, #48]	; 0x30
		{
			ioport_toggle_pin_level(IN_CH1_LED2_GPIO);
		}
		if(is_channel1_delay_en == TRUE)
   81d80:	f640 3310 	movw	r3, #2832	; 0xb10
   81d84:	f2c2 0307 	movt	r3, #8199	; 0x2007
   81d88:	8818      	ldrh	r0, [r3, #0]
   81d8a:	2801      	cmp	r0, #1
   81d8c:	d12a      	bne.n	81de4 <led_activity_routine+0x140>
		{
			if(ch1_out_color == GREEN)
   81d8e:	f240 0136 	movw	r1, #54	; 0x36
   81d92:	f2c2 0107 	movt	r1, #8199	; 0x2007
   81d96:	880a      	ldrh	r2, [r1, #0]
   81d98:	2a03      	cmp	r2, #3
   81d9a:	d110      	bne.n	81dbe <led_activity_routine+0x11a>
__always_inline static void arch_ioport_toggle_pin_level(ioport_pin_t pin)
{
	Pio *port = arch_ioport_pin_to_base(pin);
	ioport_port_mask_t mask = arch_ioport_pin_to_mask(pin);

	if (port->PIO_PDSR & arch_ioport_pin_to_mask(pin)) {
   81d9c:	f44f 5390 	mov.w	r3, #4608	; 0x1200
   81da0:	f2c4 030e 	movt	r3, #16398	; 0x400e
   81da4:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
   81da6:	f410 2f80 	tst.w	r0, #262144	; 0x40000
		port->PIO_CODR = mask;
   81daa:	f44f 5190 	mov.w	r1, #4608	; 0x1200
   81dae:	f2c4 010e 	movt	r1, #16398	; 0x400e
   81db2:	f44f 2280 	mov.w	r2, #262144	; 0x40000
   81db6:	bf14      	ite	ne
   81db8:	634a      	strne	r2, [r1, #52]	; 0x34
	} else {
		port->PIO_SODR = mask;
   81dba:	630a      	streq	r2, [r1, #48]	; 0x30
   81dbc:	e036      	b.n	81e2c <led_activity_routine+0x188>
			{
				ioport_toggle_pin_level(OUT_CH1_LED3_GPIO);
			}
			else if(ch1_out_color == BLUE)
   81dbe:	2a02      	cmp	r2, #2
   81dc0:	d134      	bne.n	81e2c <led_activity_routine+0x188>
__always_inline static void arch_ioport_toggle_pin_level(ioport_pin_t pin)
{
	Pio *port = arch_ioport_pin_to_base(pin);
	ioport_port_mask_t mask = arch_ioport_pin_to_mask(pin);

	if (port->PIO_PDSR & arch_ioport_pin_to_mask(pin)) {
   81dc2:	f44f 5390 	mov.w	r3, #4608	; 0x1200
   81dc6:	f2c4 030e 	movt	r3, #16398	; 0x400e
   81dca:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
   81dcc:	f410 2f00 	tst.w	r0, #524288	; 0x80000
		port->PIO_CODR = mask;
   81dd0:	f44f 5190 	mov.w	r1, #4608	; 0x1200
   81dd4:	f2c4 010e 	movt	r1, #16398	; 0x400e
   81dd8:	f44f 2200 	mov.w	r2, #524288	; 0x80000
   81ddc:	bf14      	ite	ne
   81dde:	634a      	strne	r2, [r1, #52]	; 0x34
	} else {
		port->PIO_SODR = mask;
   81de0:	630a      	streq	r2, [r1, #48]	; 0x30
   81de2:	e023      	b.n	81e2c <led_activity_routine+0x188>
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
   81de4:	f44f 5190 	mov.w	r1, #4608	; 0x1200
   81de8:	f2c4 010e 	movt	r1, #16398	; 0x400e
   81dec:	f44f 3200 	mov.w	r2, #131072	; 0x20000
   81df0:	630a      	str	r2, [r1, #48]	; 0x30
   81df2:	f44f 2300 	mov.w	r3, #524288	; 0x80000
   81df6:	630b      	str	r3, [r1, #48]	; 0x30
   81df8:	f44f 2080 	mov.w	r0, #262144	; 0x40000
   81dfc:	6308      	str	r0, [r1, #48]	; 0x30
   81dfe:	e015      	b.n	81e2c <led_activity_routine+0x188>
   81e00:	f44f 5390 	mov.w	r3, #4608	; 0x1200
   81e04:	f2c4 030e 	movt	r3, #16398	; 0x400e
   81e08:	f44f 6000 	mov.w	r0, #2048	; 0x800
   81e0c:	6318      	str	r0, [r3, #48]	; 0x30
   81e0e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
   81e12:	6319      	str	r1, [r3, #48]	; 0x30
   81e14:	f44f 5280 	mov.w	r2, #4096	; 0x1000
   81e18:	631a      	str	r2, [r3, #48]	; 0x30
   81e1a:	f44f 3000 	mov.w	r0, #131072	; 0x20000
   81e1e:	6318      	str	r0, [r3, #48]	; 0x30
   81e20:	f44f 2100 	mov.w	r1, #524288	; 0x80000
   81e24:	6319      	str	r1, [r3, #48]	; 0x30
   81e26:	f44f 2280 	mov.w	r2, #262144	; 0x40000
   81e2a:	631a      	str	r2, [r3, #48]	; 0x30
	base->PIO_CODR = mask & ~level;
}

__always_inline static bool arch_ioport_get_pin_level(ioport_pin_t pin)
{
	return arch_ioport_pin_to_base(pin)->PIO_PDSR & arch_ioport_pin_to_mask(pin);
   81e2c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
   81e30:	f2c4 030e 	movt	r3, #16398	; 0x400e
   81e34:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
		ioport_set_pin_level(OUT_CH1_LED1_GPIO, IOPORT_PIN_LEVEL_HIGH);
		ioport_set_pin_level(OUT_CH1_LED2_GPIO, IOPORT_PIN_LEVEL_HIGH);
		ioport_set_pin_level(OUT_CH1_LED3_GPIO, IOPORT_PIN_LEVEL_HIGH);		
	}
	
	if(ioport_get_pin_level(CH2_PULSE_GPIO))
   81e36:	f010 0f04 	tst.w	r0, #4
   81e3a:	d074      	beq.n	81f26 <led_activity_routine+0x282>
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
   81e3c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
   81e40:	f2c4 030e 	movt	r3, #16398	; 0x400e
   81e44:	f04f 0210 	mov.w	r2, #16
   81e48:	631a      	str	r2, [r3, #48]	; 0x30
	{
		ioport_set_pin_level(CH2_PULSE_RES_GPIO, IOPORT_PIN_LEVEL_HIGH);
		asm("NOP");asm("NOP");asm("NOP");
   81e4a:	bf00      	nop
   81e4c:	bf00      	nop
   81e4e:	bf00      	nop
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
   81e50:	635a      	str	r2, [r3, #52]	; 0x34
		ioport_set_pin_level(CH2_PULSE_RES_GPIO, IOPORT_PIN_LEVEL_LOW);
		
		if(ch2_in_color == GREEN)
   81e52:	f240 0030 	movw	r0, #48	; 0x30
   81e56:	f2c2 0007 	movt	r0, #8199	; 0x2007
   81e5a:	8801      	ldrh	r1, [r0, #0]
   81e5c:	2903      	cmp	r1, #3
   81e5e:	d110      	bne.n	81e82 <led_activity_routine+0x1de>
__always_inline static void arch_ioport_toggle_pin_level(ioport_pin_t pin)
{
	Pio *port = arch_ioport_pin_to_base(pin);
	ioport_port_mask_t mask = arch_ioport_pin_to_mask(pin);

	if (port->PIO_PDSR & arch_ioport_pin_to_mask(pin)) {
   81e60:	f44f 5390 	mov.w	r3, #4608	; 0x1200
   81e64:	f2c4 030e 	movt	r3, #16398	; 0x400e
   81e68:	6bda      	ldr	r2, [r3, #60]	; 0x3c
   81e6a:	f412 6f80 	tst.w	r2, #1024	; 0x400
		port->PIO_CODR = mask;
   81e6e:	f44f 5090 	mov.w	r0, #4608	; 0x1200
   81e72:	f2c4 000e 	movt	r0, #16398	; 0x400e
   81e76:	f44f 6180 	mov.w	r1, #1024	; 0x400
   81e7a:	bf14      	ite	ne
   81e7c:	6341      	strne	r1, [r0, #52]	; 0x34
	} else {
		port->PIO_SODR = mask;
   81e7e:	6301      	streq	r1, [r0, #48]	; 0x30
   81e80:	e011      	b.n	81ea6 <led_activity_routine+0x202>
		{
			ioport_toggle_pin_level(IN_CH2_LED3_GPIO);
		}
		else if(ch2_in_color == BLUE)
   81e82:	2902      	cmp	r1, #2
   81e84:	d10f      	bne.n	81ea6 <led_activity_routine+0x202>
__always_inline static void arch_ioport_toggle_pin_level(ioport_pin_t pin)
{
	Pio *port = arch_ioport_pin_to_base(pin);
	ioport_port_mask_t mask = arch_ioport_pin_to_mask(pin);

	if (port->PIO_PDSR & arch_ioport_pin_to_mask(pin)) {
   81e86:	f44f 5380 	mov.w	r3, #4096	; 0x1000
   81e8a:	f2c4 030e 	movt	r3, #16398	; 0x400e
   81e8e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
   81e90:	f012 0f08 	tst.w	r2, #8
		port->PIO_CODR = mask;
   81e94:	f44f 5080 	mov.w	r0, #4096	; 0x1000
   81e98:	f2c4 000e 	movt	r0, #16398	; 0x400e
   81e9c:	f04f 0108 	mov.w	r1, #8
   81ea0:	bf14      	ite	ne
   81ea2:	6341      	strne	r1, [r0, #52]	; 0x34
	} else {
		port->PIO_SODR = mask;
   81ea4:	6301      	streq	r1, [r0, #48]	; 0x30
		{
			ioport_toggle_pin_level(IN_CH2_LED2_GPIO);
		}
		if (is_channel2_delay_en == TRUE)
   81ea6:	f640 3316 	movw	r3, #2838	; 0xb16
   81eaa:	f2c2 0307 	movt	r3, #8199	; 0x2007
   81eae:	881a      	ldrh	r2, [r3, #0]
   81eb0:	2a01      	cmp	r2, #1
   81eb2:	d12a      	bne.n	81f0a <led_activity_routine+0x266>
		{
			if(ch2_out_color == GREEN)
   81eb4:	f240 0032 	movw	r0, #50	; 0x32
   81eb8:	f2c2 0007 	movt	r0, #8199	; 0x2007
   81ebc:	8801      	ldrh	r1, [r0, #0]
   81ebe:	2903      	cmp	r1, #3
   81ec0:	d110      	bne.n	81ee4 <led_activity_routine+0x240>
__always_inline static void arch_ioport_toggle_pin_level(ioport_pin_t pin)
{
	Pio *port = arch_ioport_pin_to_base(pin);
	ioport_port_mask_t mask = arch_ioport_pin_to_mask(pin);

	if (port->PIO_PDSR & arch_ioport_pin_to_mask(pin)) {
   81ec2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
   81ec6:	f2c4 030e 	movt	r3, #16398	; 0x400e
   81eca:	6bda      	ldr	r2, [r3, #60]	; 0x3c
   81ecc:	f012 0f40 	tst.w	r2, #64	; 0x40
		port->PIO_CODR = mask;
   81ed0:	f44f 5080 	mov.w	r0, #4096	; 0x1000
   81ed4:	f2c4 000e 	movt	r0, #16398	; 0x400e
   81ed8:	f04f 0140 	mov.w	r1, #64	; 0x40
   81edc:	bf14      	ite	ne
   81ede:	6341      	strne	r1, [r0, #52]	; 0x34
	} else {
		port->PIO_SODR = mask;
   81ee0:	6301      	streq	r1, [r0, #48]	; 0x30
   81ee2:	4770      	bx	lr
			{
				ioport_toggle_pin_level(OUT_CH2_LED3_GPIO);
			}
			else if(ch2_out_color == BLUE)
   81ee4:	2902      	cmp	r1, #2
   81ee6:	d138      	bne.n	81f5a <led_activity_routine+0x2b6>
__always_inline static void arch_ioport_toggle_pin_level(ioport_pin_t pin)
{
	Pio *port = arch_ioport_pin_to_base(pin);
	ioport_port_mask_t mask = arch_ioport_pin_to_mask(pin);

	if (port->PIO_PDSR & arch_ioport_pin_to_mask(pin)) {
   81ee8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
   81eec:	f2c4 030e 	movt	r3, #16398	; 0x400e
   81ef0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
   81ef2:	f012 0f80 	tst.w	r2, #128	; 0x80
		port->PIO_CODR = mask;
   81ef6:	f44f 5080 	mov.w	r0, #4096	; 0x1000
   81efa:	f2c4 000e 	movt	r0, #16398	; 0x400e
   81efe:	f04f 0180 	mov.w	r1, #128	; 0x80
   81f02:	bf14      	ite	ne
   81f04:	6341      	strne	r1, [r0, #52]	; 0x34
	} else {
		port->PIO_SODR = mask;
   81f06:	6301      	streq	r1, [r0, #48]	; 0x30
   81f08:	4770      	bx	lr
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
   81f0a:	f44f 5080 	mov.w	r0, #4096	; 0x1000
   81f0e:	f2c4 000e 	movt	r0, #16398	; 0x400e
   81f12:	f04f 0120 	mov.w	r1, #32
   81f16:	6301      	str	r1, [r0, #48]	; 0x30
   81f18:	f04f 0380 	mov.w	r3, #128	; 0x80
   81f1c:	6303      	str	r3, [r0, #48]	; 0x30
   81f1e:	f04f 0240 	mov.w	r2, #64	; 0x40
   81f22:	6302      	str	r2, [r0, #48]	; 0x30
   81f24:	4770      	bx	lr
   81f26:	f44f 5290 	mov.w	r2, #4608	; 0x1200
   81f2a:	f2c4 020e 	movt	r2, #16398	; 0x400e
   81f2e:	f04f 0110 	mov.w	r1, #16
   81f32:	6311      	str	r1, [r2, #48]	; 0x30
   81f34:	f44f 5380 	mov.w	r3, #4096	; 0x1000
   81f38:	f2c4 030e 	movt	r3, #16398	; 0x400e
   81f3c:	f04f 0008 	mov.w	r0, #8
   81f40:	6318      	str	r0, [r3, #48]	; 0x30
   81f42:	f44f 6180 	mov.w	r1, #1024	; 0x400
   81f46:	6311      	str	r1, [r2, #48]	; 0x30
   81f48:	f04f 0220 	mov.w	r2, #32
   81f4c:	631a      	str	r2, [r3, #48]	; 0x30
   81f4e:	f04f 0080 	mov.w	r0, #128	; 0x80
   81f52:	6318      	str	r0, [r3, #48]	; 0x30
   81f54:	f04f 0140 	mov.w	r1, #64	; 0x40
   81f58:	6319      	str	r1, [r3, #48]	; 0x30
   81f5a:	4770      	bx	lr

00081f5c <TC1_Handler>:

/**
 * \brief TC0,1 overflow interrupt
 */
void TC1_Handler(void)
{
   81f5c:	b508      	push	{r3, lr}
	tc_get_status(TC0, 1);
   81f5e:	f04f 0000 	mov.w	r0, #0
   81f62:	f2c4 0008 	movt	r0, #16392	; 0x4008
   81f66:	f04f 0101 	mov.w	r1, #1
   81f6a:	f641 03e5 	movw	r3, #6373	; 0x18e5
   81f6e:	f2c0 0308 	movt	r3, #8
   81f72:	4798      	blx	r3
	led_activity_routine();
   81f74:	f641 40a5 	movw	r0, #7333	; 0x1ca5
   81f78:	f2c0 0008 	movt	r0, #8
   81f7c:	4780      	blx	r0
   81f7e:	bd08      	pop	{r3, pc}

00081f80 <init_module_peripherals_bp>:
}

// Here should be all the initialization functions for the module before 12v power
void init_module_peripherals_bp(void)
{
   81f80:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   81f84:	b084      	sub	sp, #16
	/* LEDs IO */
	pmc_enable_periph_clk(IN_CH1_LED1_PIO_ID);
   81f86:	f04f 000d 	mov.w	r0, #13
   81f8a:	f247 46d5 	movw	r6, #29909	; 0x74d5
   81f8e:	f2c0 0608 	movt	r6, #8
   81f92:	47b0      	blx	r6
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
   81f94:	f44f 5490 	mov.w	r4, #4608	; 0x1200
   81f98:	f2c4 040e 	movt	r4, #16398	; 0x400e
   81f9c:	f44f 6300 	mov.w	r3, #2048	; 0x800
   81fa0:	6123      	str	r3, [r4, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   81fa2:	f8c4 30a0 	str.w	r3, [r4, #160]	; 0xa0
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
   81fa6:	6323      	str	r3, [r4, #48]	; 0x30
	ioport_set_pin_dir(IN_CH1_LED1_GPIO, IOPORT_DIR_OUTPUT);
	ioport_set_pin_level(IN_CH1_LED1_GPIO, IOPORT_PIN_LEVEL_HIGH);
	pmc_enable_periph_clk(IN_CH1_LED2_PIO_ID);
   81fa8:	f04f 000d 	mov.w	r0, #13
   81fac:	47b0      	blx	r6
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
   81fae:	f44f 5000 	mov.w	r0, #8192	; 0x2000
   81fb2:	6120      	str	r0, [r4, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   81fb4:	f8c4 00a0 	str.w	r0, [r4, #160]	; 0xa0
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
   81fb8:	6320      	str	r0, [r4, #48]	; 0x30
	ioport_set_pin_dir(IN_CH1_LED2_GPIO, IOPORT_DIR_OUTPUT);
	ioport_set_pin_level(IN_CH1_LED2_GPIO, IOPORT_PIN_LEVEL_HIGH);
	pmc_enable_periph_clk(IN_CH1_LED3_PIO_ID);
   81fba:	f04f 000d 	mov.w	r0, #13
   81fbe:	47b0      	blx	r6
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
   81fc0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
   81fc4:	6121      	str	r1, [r4, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   81fc6:	f8c4 10a0 	str.w	r1, [r4, #160]	; 0xa0
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
   81fca:	6321      	str	r1, [r4, #48]	; 0x30
	ioport_set_pin_dir(IN_CH1_LED3_GPIO, IOPORT_DIR_OUTPUT);
	ioport_set_pin_level(IN_CH1_LED3_GPIO, IOPORT_PIN_LEVEL_HIGH);

	pmc_enable_periph_clk(OUT_CH1_LED1_PIO_ID);
   81fcc:	f04f 000d 	mov.w	r0, #13
   81fd0:	47b0      	blx	r6
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
   81fd2:	f44f 3200 	mov.w	r2, #131072	; 0x20000
   81fd6:	6122      	str	r2, [r4, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   81fd8:	f8c4 20a0 	str.w	r2, [r4, #160]	; 0xa0
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
   81fdc:	6322      	str	r2, [r4, #48]	; 0x30
	ioport_set_pin_dir(OUT_CH1_LED1_GPIO, IOPORT_DIR_OUTPUT);
	ioport_set_pin_level(OUT_CH1_LED1_GPIO, IOPORT_PIN_LEVEL_HIGH);
	pmc_enable_periph_clk(OUT_CH1_LED2_PIO_ID);
   81fde:	f04f 000d 	mov.w	r0, #13
   81fe2:	47b0      	blx	r6
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
   81fe4:	f44f 2500 	mov.w	r5, #524288	; 0x80000
   81fe8:	6125      	str	r5, [r4, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   81fea:	f8c4 50a0 	str.w	r5, [r4, #160]	; 0xa0
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
   81fee:	6325      	str	r5, [r4, #48]	; 0x30
	ioport_set_pin_dir(OUT_CH1_LED2_GPIO, IOPORT_DIR_OUTPUT);
	ioport_set_pin_level(OUT_CH1_LED2_GPIO, IOPORT_PIN_LEVEL_HIGH);
	pmc_enable_periph_clk(OUT_CH1_LED3_PIO_ID);
   81ff0:	f04f 000d 	mov.w	r0, #13
   81ff4:	47b0      	blx	r6
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
   81ff6:	f44f 2780 	mov.w	r7, #262144	; 0x40000
   81ffa:	6127      	str	r7, [r4, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   81ffc:	f8c4 70a0 	str.w	r7, [r4, #160]	; 0xa0
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
   82000:	6327      	str	r7, [r4, #48]	; 0x30
	ioport_set_pin_dir(OUT_CH1_LED3_GPIO, IOPORT_DIR_OUTPUT);
	ioport_set_pin_level(OUT_CH1_LED3_GPIO, IOPORT_PIN_LEVEL_HIGH);

	pmc_enable_periph_clk(IN_CH2_LED1_PIO_ID);
   82002:	f04f 000d 	mov.w	r0, #13
   82006:	47b0      	blx	r6
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
   82008:	f04f 0810 	mov.w	r8, #16
   8200c:	f8c4 8010 	str.w	r8, [r4, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   82010:	f8c4 80a0 	str.w	r8, [r4, #160]	; 0xa0
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
   82014:	f8c4 8030 	str.w	r8, [r4, #48]	; 0x30
	ioport_set_pin_dir(IN_CH2_LED1_GPIO, IOPORT_DIR_OUTPUT);
	ioport_set_pin_level(IN_CH2_LED1_GPIO, IOPORT_PIN_LEVEL_HIGH);
	pmc_enable_periph_clk(IN_CH2_LED2_PIO_ID);
   82018:	f04f 000c 	mov.w	r0, #12
   8201c:	47b0      	blx	r6
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
   8201e:	f44f 5580 	mov.w	r5, #4096	; 0x1000
   82022:	f2c4 050e 	movt	r5, #16398	; 0x400e
   82026:	f04f 0308 	mov.w	r3, #8
   8202a:	612b      	str	r3, [r5, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   8202c:	f8c5 30a0 	str.w	r3, [r5, #160]	; 0xa0
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
   82030:	632b      	str	r3, [r5, #48]	; 0x30
	ioport_set_pin_dir(IN_CH2_LED2_GPIO, IOPORT_DIR_OUTPUT);
	ioport_set_pin_level(IN_CH2_LED2_GPIO, IOPORT_PIN_LEVEL_HIGH);
	pmc_enable_periph_clk(IN_CH2_LED3_PIO_ID);
   82032:	f04f 000d 	mov.w	r0, #13
   82036:	47b0      	blx	r6
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
   82038:	f44f 6080 	mov.w	r0, #1024	; 0x400
   8203c:	6120      	str	r0, [r4, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   8203e:	f8c4 00a0 	str.w	r0, [r4, #160]	; 0xa0
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
   82042:	6320      	str	r0, [r4, #48]	; 0x30
	ioport_set_pin_dir(IN_CH2_LED3_GPIO, IOPORT_DIR_OUTPUT);
	ioport_set_pin_level(IN_CH2_LED3_GPIO, IOPORT_PIN_LEVEL_HIGH);

	pmc_enable_periph_clk(OUT_CH2_LED1_PIO_ID);
   82044:	f04f 000c 	mov.w	r0, #12
   82048:	47b0      	blx	r6
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
   8204a:	f04f 0920 	mov.w	r9, #32
   8204e:	f8c5 9010 	str.w	r9, [r5, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   82052:	f8c5 90a0 	str.w	r9, [r5, #160]	; 0xa0
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
   82056:	f8c5 9030 	str.w	r9, [r5, #48]	; 0x30
	ioport_set_pin_dir(OUT_CH2_LED1_GPIO, IOPORT_DIR_OUTPUT);
	ioport_set_pin_level(OUT_CH2_LED1_GPIO, IOPORT_PIN_LEVEL_HIGH);
	pmc_enable_periph_clk(OUT_CH2_LED2_PIO_ID);
   8205a:	f04f 000c 	mov.w	r0, #12
   8205e:	47b0      	blx	r6
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
   82060:	f04f 0a80 	mov.w	sl, #128	; 0x80
   82064:	f8c5 a010 	str.w	sl, [r5, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   82068:	f8c5 a0a0 	str.w	sl, [r5, #160]	; 0xa0
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
   8206c:	f8c5 a030 	str.w	sl, [r5, #48]	; 0x30
	ioport_set_pin_dir(OUT_CH2_LED2_GPIO, IOPORT_DIR_OUTPUT);
	ioport_set_pin_level(OUT_CH2_LED2_GPIO, IOPORT_PIN_LEVEL_HIGH);
	pmc_enable_periph_clk(OUT_CH2_LED3_PIO_ID);
   82070:	f04f 000c 	mov.w	r0, #12
   82074:	47b0      	blx	r6
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
   82076:	f04f 0140 	mov.w	r1, #64	; 0x40
   8207a:	6129      	str	r1, [r5, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   8207c:	f8c5 10a0 	str.w	r1, [r5, #160]	; 0xa0
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
   82080:	6329      	str	r1, [r5, #48]	; 0x30
	ioport_set_pin_dir(OUT_CH2_LED3_GPIO, IOPORT_DIR_OUTPUT);
	ioport_set_pin_level(OUT_CH2_LED3_GPIO, IOPORT_PIN_LEVEL_HIGH);
	
	/* Pulse inputs & d reset output */	
	pmc_enable_periph_clk(CH1_PULSE_PIO_ID);
   82082:	f04f 000d 	mov.w	r0, #13
   82086:	47b0      	blx	r6
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
   82088:	f44f 4200 	mov.w	r2, #32768	; 0x8000
   8208c:	6162      	str	r2, [r4, #20]
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   8208e:	f8c4 20a0 	str.w	r2, [r4, #160]	; 0xa0
	ioport_set_pin_dir(CH1_PULSE_GPIO, IOPORT_DIR_INPUT);
	pmc_enable_periph_clk(CH1_PULSE_RES_PIO_ID);
   82092:	f04f 000d 	mov.w	r0, #13
   82096:	47b0      	blx	r6
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
   82098:	f44f 3780 	mov.w	r7, #65536	; 0x10000
   8209c:	6127      	str	r7, [r4, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   8209e:	f8c4 70a0 	str.w	r7, [r4, #160]	; 0xa0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
   820a2:	6367      	str	r7, [r4, #52]	; 0x34
	ioport_set_pin_dir(CH1_PULSE_RES_GPIO, IOPORT_DIR_OUTPUT);
	ioport_set_pin_level(CH1_PULSE_RES_GPIO, IOPORT_PIN_LEVEL_LOW);
	
	pmc_enable_periph_clk(CH2_PULSE_PIO_ID);
   820a4:	f04f 000c 	mov.w	r0, #12
   820a8:	47b0      	blx	r6
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
   820aa:	f04f 0404 	mov.w	r4, #4
   820ae:	616c      	str	r4, [r5, #20]
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   820b0:	f8c5 40a0 	str.w	r4, [r5, #160]	; 0xa0
	ioport_set_pin_dir(CH2_PULSE_GPIO, IOPORT_DIR_INPUT);
	pmc_enable_periph_clk(CH2_PULSE_RES_PIO_ID);
   820b4:	f04f 000c 	mov.w	r0, #12
   820b8:	47b0      	blx	r6
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
   820ba:	f8c5 8010 	str.w	r8, [r5, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   820be:	f8c5 80a0 	str.w	r8, [r5, #160]	; 0xa0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
   820c2:	f8c5 8034 	str.w	r8, [r5, #52]	; 0x34
	ioport_set_pin_dir(CH2_PULSE_RES_GPIO, IOPORT_DIR_OUTPUT);
	ioport_set_pin_level(CH2_PULSE_RES_GPIO, IOPORT_PIN_LEVEL_LOW);
	
	/* Delays enable */
	pmc_enable_periph_clk(CH1_DELAY_EN_PIO_ID);
   820c6:	f04f 000c 	mov.w	r0, #12
   820ca:	47b0      	blx	r6
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
   820cc:	f04f 0701 	mov.w	r7, #1
   820d0:	612f      	str	r7, [r5, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   820d2:	f8c5 70a0 	str.w	r7, [r5, #160]	; 0xa0
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
   820d6:	632f      	str	r7, [r5, #48]	; 0x30
	ioport_set_pin_dir(CH1_DELAY_EN_GPIO, IOPORT_DIR_OUTPUT);
	ioport_set_pin_level(CH1_DELAY_EN_GPIO, IOPORT_PIN_LEVEL_HIGH);
	pmc_enable_periph_clk(CH2_DELAY_EN_PIO_ID);
   820d8:	f04f 000b 	mov.w	r0, #11
   820dc:	47b0      	blx	r6
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
   820de:	f44f 6560 	mov.w	r5, #3584	; 0xe00
   820e2:	f2c4 050e 	movt	r5, #16398	; 0x400e
   820e6:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
   820ea:	612b      	str	r3, [r5, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   820ec:	f8c5 30a0 	str.w	r3, [r5, #160]	; 0xa0
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
   820f0:	632b      	str	r3, [r5, #48]	; 0x30
	uint32_t ul_div;
	uint32_t ul_tcclks;	
	/* Get system clock. */
	uint32_t ul_sysclk = sysclk_get_cpu_hz();
	/* Configure PMC. */
	pmc_enable_periph_clk(ID_TC1);
   820f2:	f04f 001c 	mov.w	r0, #28
   820f6:	47b0      	blx	r6
	/* Configure TC for a TC_FREQ frequency and trigger on RC compare. */
	tc_find_mck_divisor(20, ul_sysclk, &ul_div, &ul_tcclks, ul_sysclk);
   820f8:	f44f 453d 	mov.w	r5, #48384	; 0xbd00
   820fc:	f2c0 5501 	movt	r5, #1281	; 0x501
   82100:	9500      	str	r5, [sp, #0]
   82102:	f04f 0014 	mov.w	r0, #20
   82106:	4629      	mov	r1, r5
   82108:	aa03      	add	r2, sp, #12
   8210a:	ab02      	add	r3, sp, #8
   8210c:	f641 04ed 	movw	r4, #6381	; 0x18ed
   82110:	f2c0 0408 	movt	r4, #8
   82114:	47a0      	blx	r4
	tc_init(TC0, 1, ul_tcclks | TC_CMR_CPCTRG);
   82116:	f04f 0400 	mov.w	r4, #0
   8211a:	f2c4 0408 	movt	r4, #16392	; 0x4008
   8211e:	4620      	mov	r0, r4
   82120:	4639      	mov	r1, r7
   82122:	9a02      	ldr	r2, [sp, #8]
   82124:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
   82128:	f641 03ad 	movw	r3, #6317	; 0x18ad
   8212c:	f2c0 0308 	movt	r3, #8
   82130:	4798      	blx	r3
	tc_write_rc(TC0, 1, (ul_sysclk / ul_div) / 20);
   82132:	9803      	ldr	r0, [sp, #12]
   82134:	fbb5 f1f0 	udiv	r1, r5, r0
   82138:	f64c 45cd 	movw	r5, #52429	; 0xcccd
   8213c:	f6cc 45cc 	movt	r5, #52428	; 0xcccc
   82140:	fba5 1201 	umull	r1, r2, r5, r1
   82144:	4620      	mov	r0, r4
   82146:	4639      	mov	r1, r7
   82148:	ea4f 1212 	mov.w	r2, r2, lsr #4
   8214c:	f641 03d5 	movw	r3, #6357	; 0x18d5
   82150:	f2c0 0308 	movt	r3, #8
   82154:	4798      	blx	r3
	/* Configure and enable interrupt on RC compare. */
	tc_start(TC0, 1);
   82156:	4620      	mov	r0, r4
   82158:	4639      	mov	r1, r7
   8215a:	f641 05c9 	movw	r5, #6345	; 0x18c9
   8215e:	f2c0 0508 	movt	r5, #8
   82162:	47a8      	blx	r5

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
   82164:	f44f 4061 	mov.w	r0, #57600	; 0xe100
   82168:	f2ce 0000 	movt	r0, #57344	; 0xe000
   8216c:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   82170:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
   82174:	f8c0 1180 	str.w	r1, [r0, #384]	; 0x180

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
   82178:	6001      	str	r1, [r0, #0]
	NVIC_DisableIRQ(TC1_IRQn);
	NVIC_ClearPendingIRQ(TC1_IRQn);
	//NVIC_SetPriority(TC1_IRQn, 0);
	NVIC_EnableIRQ((IRQn_Type)ID_TC1);
	tc_enable_interrupt(TC0, 1, TC_IER_CPCS);
   8217a:	4620      	mov	r0, r4
   8217c:	4639      	mov	r1, r7
   8217e:	4642      	mov	r2, r8
   82180:	f641 04dd 	movw	r4, #6365	; 0x18dd
   82184:	f2c0 0408 	movt	r4, #8
   82188:	47a0      	blx	r4
	
	/* SPI interface */
	gpio_configure_pin(SPI0_MISO_GPIO, SPI0_MISO_FLAGS);
   8218a:	f04f 0019 	mov.w	r0, #25
   8218e:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   82192:	f247 15b1 	movw	r5, #29105	; 0x71b1
   82196:	f2c0 0508 	movt	r5, #8
   8219a:	47a8      	blx	r5
	gpio_configure_pin(SPI0_MOSI_GPIO, SPI0_MOSI_FLAGS);
   8219c:	f04f 001a 	mov.w	r0, #26
   821a0:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   821a4:	47a8      	blx	r5
	gpio_configure_pin(SPI0_SPCK_GPIO, SPI0_SPCK_FLAGS);
   821a6:	f04f 001b 	mov.w	r0, #27
   821aa:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   821ae:	47a8      	blx	r5
	gpio_configure_pin(SPI0_NPCS0_GPIO, SPI0_NPCS0_FLAGS);
   821b0:	f04f 001c 	mov.w	r0, #28
   821b4:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   821b8:	47a8      	blx	r5
	
	/* Configure an SPI peripheral. */
	spi_enable_clock(SPI0);
   821ba:	f44f 4400 	mov.w	r4, #32768	; 0x8000
   821be:	f2c4 0400 	movt	r4, #16384	; 0x4000
   821c2:	4620      	mov	r0, r4
   821c4:	f241 720d 	movw	r2, #5901	; 0x170d
   821c8:	f2c0 0208 	movt	r2, #8
   821cc:	4790      	blx	r2
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable(Spi *p_spi)
{
	p_spi->SPI_CR = SPI_CR_SPIDIS;
   821ce:	f04f 0302 	mov.w	r3, #2
   821d2:	6023      	str	r3, [r4, #0]
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_reset(Spi *p_spi)
{
	p_spi->SPI_CR = SPI_CR_SWRST;
   821d4:	f8c4 a000 	str.w	sl, [r4]
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_set_lastxfer(Spi *p_spi)
{
	p_spi->SPI_CR = SPI_CR_LASTXFER;
   821d8:	f04f 7080 	mov.w	r0, #16777216	; 0x1000000
   821dc:	6020      	str	r0, [r4, #0]
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_set_master_mode(Spi *p_spi)
{
	p_spi->SPI_MR |= SPI_MR_MSTR;
   821de:	6861      	ldr	r1, [r4, #4]
   821e0:	4339      	orrs	r1, r7
   821e2:	6061      	str	r1, [r4, #4]
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable_mode_fault_detect(Spi *p_spi)
{
	p_spi->SPI_MR |= SPI_MR_MODFDIS;
   821e4:	6865      	ldr	r5, [r4, #4]
   821e6:	ea45 0208 	orr.w	r2, r5, r8
   821ea:	6062      	str	r2, [r4, #4]
	spi_disable(SPI0);
	spi_reset(SPI0);
	spi_set_lastxfer(SPI0);
	spi_set_master_mode(SPI0);
	spi_disable_mode_fault_detect(SPI0);
	spi_set_peripheral_chip_select_value(SPI0, SPI_CHIP_SEL);
   821ec:	4620      	mov	r0, r4
   821ee:	f04f 0100 	mov.w	r1, #0
   821f2:	f241 732d 	movw	r3, #5933	; 0x172d
   821f6:	f2c0 0308 	movt	r3, #8
   821fa:	4798      	blx	r3
	spi_set_clock_polarity(SPI0, SPI_CHIP_SEL, SPI_CLK_POLARITY);
   821fc:	4620      	mov	r0, r4
   821fe:	f04f 0100 	mov.w	r1, #0
   82202:	460a      	mov	r2, r1
   82204:	f241 75a1 	movw	r5, #6049	; 0x17a1
   82208:	f2c0 0508 	movt	r5, #8
   8220c:	47a8      	blx	r5
	spi_set_clock_phase(SPI0, SPI_CHIP_SEL, SPI_CLK_PHASE);
   8220e:	4620      	mov	r0, r4
   82210:	f04f 0100 	mov.w	r1, #0
   82214:	463a      	mov	r2, r7
   82216:	f241 73c9 	movw	r3, #6089	; 0x17c9
   8221a:	f2c0 0308 	movt	r3, #8
   8221e:	4798      	blx	r3
	spi_set_bits_per_transfer(SPI0, SPI_CHIP_SEL, SPI_CSR_BITS_10_BIT);
   82220:	4620      	mov	r0, r4
   82222:	f04f 0100 	mov.w	r1, #0
   82226:	464a      	mov	r2, r9
   82228:	f641 0549 	movw	r5, #6217	; 0x1849
   8222c:	f2c0 0508 	movt	r5, #8
   82230:	47a8      	blx	r5
	spi_configure_cs_behavior(SPI0, SPI_CHIP_SEL, SPI_CS_RISE_NO_TX);
   82232:	4620      	mov	r0, r4
   82234:	f04f 0100 	mov.w	r1, #0
   82238:	460a      	mov	r2, r1
   8223a:	f241 73f1 	movw	r3, #6129	; 0x17f1
   8223e:	f2c0 0308 	movt	r3, #8
   82242:	4798      	blx	r3
	spi_set_baudrate_div(SPI0, SPI_CHIP_SEL, (sysclk_get_cpu_hz() / gs_ul_spi_clock));
   82244:	4620      	mov	r0, r4
   82246:	f04f 0100 	mov.w	r1, #0
   8224a:	f04f 0248 	mov.w	r2, #72	; 0x48
   8224e:	f641 0565 	movw	r5, #6245	; 0x1865
   82252:	f2c0 0508 	movt	r5, #8
   82256:	47a8      	blx	r5
	spi_set_transfer_delay(SPI0, SPI_CHIP_SEL, SPI_DLYBS, SPI_DLYBCT);
   82258:	4620      	mov	r0, r4
   8225a:	f04f 0100 	mov.w	r1, #0
   8225e:	460a      	mov	r2, r1
   82260:	460b      	mov	r3, r1
   82262:	f641 0585 	movw	r5, #6277	; 0x1885
   82266:	f2c0 0508 	movt	r5, #8
   8226a:	47a8      	blx	r5
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_enable(Spi *p_spi)
{
	p_spi->SPI_CR = SPI_CR_SPIEN;
   8226c:	6027      	str	r7, [r4, #0]
	spi_enable(SPI0);
}
   8226e:	b004      	add	sp, #16
   82270:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

00082274 <is_channel1_delay_enabled>:

uint16_t is_channel1_delay_enabled(void)
{
	return is_channel1_delay_en;
}
   82274:	f640 3310 	movw	r3, #2832	; 0xb10
   82278:	f2c2 0307 	movt	r3, #8199	; 0x2007
   8227c:	8818      	ldrh	r0, [r3, #0]
   8227e:	4770      	bx	lr

00082280 <is_channel2_delay_enabled>:

uint16_t is_channel2_delay_enabled(void)
{
	return is_channel2_delay_en;
}
   82280:	f640 3316 	movw	r3, #2838	; 0xb16
   82284:	f2c2 0307 	movt	r3, #8199	; 0x2007
   82288:	8818      	ldrh	r0, [r3, #0]
   8228a:	4770      	bx	lr

0008228c <enable_disable_ch1_delay>:

void enable_disable_ch1_delay(uint16_t status)
{
	if(status == TRUE)
   8228c:	2801      	cmp	r0, #1
   8228e:	d10c      	bne.n	822aa <enable_disable_ch1_delay+0x1e>
	{
		is_channel1_delay_en = TRUE;
   82290:	f04f 0201 	mov.w	r2, #1
   82294:	f640 3310 	movw	r3, #2832	; 0xb10
   82298:	f2c2 0307 	movt	r3, #8199	; 0x2007
   8229c:	801a      	strh	r2, [r3, #0]
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
   8229e:	f44f 5080 	mov.w	r0, #4096	; 0x1000
   822a2:	f2c4 000e 	movt	r0, #16398	; 0x400e
   822a6:	6342      	str	r2, [r0, #52]	; 0x34
   822a8:	4770      	bx	lr
		ioport_set_pin_level(CH1_DELAY_EN_GPIO, IOPORT_PIN_LEVEL_LOW);
	}
	else
	{
		is_channel1_delay_en = FALSE;
   822aa:	f640 3310 	movw	r3, #2832	; 0xb10
   822ae:	f2c2 0307 	movt	r3, #8199	; 0x2007
   822b2:	f04f 0200 	mov.w	r2, #0
   822b6:	801a      	strh	r2, [r3, #0]
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
   822b8:	f44f 5080 	mov.w	r0, #4096	; 0x1000
   822bc:	f2c4 000e 	movt	r0, #16398	; 0x400e
   822c0:	f04f 0101 	mov.w	r1, #1
   822c4:	6301      	str	r1, [r0, #48]	; 0x30
   822c6:	4770      	bx	lr

000822c8 <enable_disable_ch2_delay>:
	}
}

void enable_disable_ch2_delay(uint16_t status)
{
	if(status == TRUE)
   822c8:	2801      	cmp	r0, #1
   822ca:	d10e      	bne.n	822ea <enable_disable_ch2_delay+0x22>
	{
		is_channel2_delay_en = TRUE;
   822cc:	f640 3316 	movw	r3, #2838	; 0xb16
   822d0:	f2c2 0307 	movt	r3, #8199	; 0x2007
   822d4:	f04f 0201 	mov.w	r2, #1
   822d8:	801a      	strh	r2, [r3, #0]
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
   822da:	f44f 6060 	mov.w	r0, #3584	; 0xe00
   822de:	f2c4 000e 	movt	r0, #16398	; 0x400e
   822e2:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
   822e6:	6341      	str	r1, [r0, #52]	; 0x34
   822e8:	4770      	bx	lr
		ioport_set_pin_level(CH2_DELAY_EN_GPIO, IOPORT_PIN_LEVEL_LOW);
	}
	else
	{
		is_channel2_delay_en = FALSE;
   822ea:	f640 3316 	movw	r3, #2838	; 0xb16
   822ee:	f2c2 0307 	movt	r3, #8199	; 0x2007
   822f2:	f04f 0200 	mov.w	r2, #0
   822f6:	801a      	strh	r2, [r3, #0]
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
   822f8:	f44f 6060 	mov.w	r0, #3584	; 0xe00
   822fc:	f2c4 000e 	movt	r0, #16398	; 0x400e
   82300:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
   82304:	6301      	str	r1, [r0, #48]	; 0x30
   82306:	4770      	bx	lr

00082308 <inverse_10_bits_order>:

uint16_t inverse_10_bits_order(uint16_t data)
{
	uint32_t x = (uint32_t)data;
	
	x = (x & 0x55555555) <<  1 | (x & 0xAAAAAAAA) >>  1;
   82308:	f000 3155 	and.w	r1, r0, #1431655765	; 0x55555555
   8230c:	f000 30aa 	and.w	r0, r0, #2863311530	; 0xaaaaaaaa
   82310:	ea4f 0250 	mov.w	r2, r0, lsr #1
   82314:	ea42 0341 	orr.w	r3, r2, r1, lsl #1
	x = (x & 0x33333333) <<  2 | (x & 0xCCCCCCCC) >>  2;
   82318:	f003 3033 	and.w	r0, r3, #858993459	; 0x33333333
   8231c:	f003 31cc 	and.w	r1, r3, #3435973836	; 0xcccccccc
   82320:	ea4f 0291 	mov.w	r2, r1, lsr #2
   82324:	ea42 0080 	orr.w	r0, r2, r0, lsl #2
	x = (x & 0x0F0F0F0F) <<  4 | (x & 0xF0F0F0F0) >>  4;
   82328:	f000 330f 	and.w	r3, r0, #252645135	; 0xf0f0f0f
   8232c:	f000 31f0 	and.w	r1, r0, #4042322160	; 0xf0f0f0f0
   82330:	ea4f 1211 	mov.w	r2, r1, lsr #4
   82334:	ea42 1303 	orr.w	r3, r2, r3, lsl #4
	x = (x & 0x00FF00FF) <<  8 | (x & 0xFF00FF00) >>  8;
   82338:	f003 10ff 	and.w	r0, r3, #16711935	; 0xff00ff
   8233c:	ea4f 2113 	mov.w	r1, r3, lsr #8
   82340:	ea41 2200 	orr.w	r2, r1, r0, lsl #8
	x = (x & 0x0000FFFF) << 16 | (x & 0xFFFF0000) >> 16;
   82344:	ea4f 4332 	mov.w	r3, r2, ror #16
	
	x = (x >> 22);
	return (uint16_t)x;
}
   82348:	ea4f 5093 	mov.w	r0, r3, lsr #22
   8234c:	4770      	bx	lr
   8234e:	bf00      	nop

00082350 <send_updated_delays>:

void send_updated_delays(void)
{
   82350:	b510      	push	{r4, lr}
	spi_write(SPI0, current_channel1_delay, 0, 0);
   82352:	f44f 4000 	mov.w	r0, #32768	; 0x8000
   82356:	f2c4 0000 	movt	r0, #16384	; 0x4000
   8235a:	f640 3312 	movw	r3, #2834	; 0xb12
   8235e:	f2c2 0307 	movt	r3, #8199	; 0x2007
   82362:	8819      	ldrh	r1, [r3, #0]
   82364:	f04f 0200 	mov.w	r2, #0
   82368:	4613      	mov	r3, r2
   8236a:	f241 7445 	movw	r4, #5957	; 0x1745
   8236e:	f2c0 0408 	movt	r4, #8
   82372:	47a0      	blx	r4
 *
 * \return SPI status register value.
 */
static inline uint32_t spi_read_status(Spi *p_spi)
{
	return p_spi->SPI_SR;
   82374:	f44f 4200 	mov.w	r2, #32768	; 0x8000
   82378:	f2c4 0200 	movt	r2, #16384	; 0x4000
   8237c:	6910      	ldr	r0, [r2, #16]
	/* Wait transfer done. */
	while((spi_read_status(SPI0) & SPI_SR_TDRE) == 0);;
   8237e:	f010 0f02 	tst.w	r0, #2
   82382:	d0fb      	beq.n	8237c <send_updated_delays+0x2c>
	spi_write(SPI0, current_channel2_delay, 0, 0);
   82384:	f44f 4000 	mov.w	r0, #32768	; 0x8000
   82388:	f2c4 0000 	movt	r0, #16384	; 0x4000
   8238c:	f640 3114 	movw	r1, #2836	; 0xb14
   82390:	f2c2 0107 	movt	r1, #8199	; 0x2007
   82394:	8809      	ldrh	r1, [r1, #0]
   82396:	f04f 0200 	mov.w	r2, #0
   8239a:	4613      	mov	r3, r2
   8239c:	f241 7445 	movw	r4, #5957	; 0x1745
   823a0:	f2c0 0408 	movt	r4, #8
   823a4:	47a0      	blx	r4
   823a6:	f44f 4200 	mov.w	r2, #32768	; 0x8000
   823aa:	f2c4 0200 	movt	r2, #16384	; 0x4000
   823ae:	6913      	ldr	r3, [r2, #16]
	/* Wait transfer done. */
	while((spi_read_status(SPI0) & SPI_SR_TDRE) == 0);;	
   823b0:	f013 0f02 	tst.w	r3, #2
   823b4:	d0fb      	beq.n	823ae <send_updated_delays+0x5e>
}
   823b6:	bd10      	pop	{r4, pc}

000823b8 <setup_channel1_delay>:

void setup_channel1_delay(uint16_t delay)
{
   823b8:	b508      	push	{r3, lr}
	delay = inverse_10_bits_order(delay);
   823ba:	f242 3309 	movw	r3, #8969	; 0x2309
   823be:	f2c0 0308 	movt	r3, #8
   823c2:	4798      	blx	r3
	current_channel1_delay = delay;
   823c4:	f640 3112 	movw	r1, #2834	; 0xb12
   823c8:	f2c2 0107 	movt	r1, #8199	; 0x2007
   823cc:	8008      	strh	r0, [r1, #0]
	send_updated_delays();
   823ce:	f242 3051 	movw	r0, #9041	; 0x2351
   823d2:	f2c0 0008 	movt	r0, #8
   823d6:	4780      	blx	r0
   823d8:	bd08      	pop	{r3, pc}
   823da:	bf00      	nop

000823dc <setup_channel2_delay>:
}

void setup_channel2_delay(uint16_t delay)
{
   823dc:	b508      	push	{r3, lr}
	delay = inverse_10_bits_order(delay);
   823de:	f242 3309 	movw	r3, #8969	; 0x2309
   823e2:	f2c0 0308 	movt	r3, #8
   823e6:	4798      	blx	r3
	current_channel2_delay = delay;
   823e8:	f640 3114 	movw	r1, #2836	; 0xb14
   823ec:	f2c2 0107 	movt	r1, #8199	; 0x2007
   823f0:	8008      	strh	r0, [r1, #0]
	send_updated_delays();
   823f2:	f242 3051 	movw	r0, #9041	; 0x2351
   823f6:	f2c0 0008 	movt	r0, #8
   823fa:	4780      	blx	r0
   823fc:	bd08      	pop	{r3, pc}
   823fe:	bf00      	nop

00082400 <get_channel1_delay>:
}

uint16_t get_channel1_delay(void)
{
   82400:	b508      	push	{r3, lr}
	return (inverse_10_bits_order(current_channel1_delay) & 0x03FF);
   82402:	f640 3312 	movw	r3, #2834	; 0xb12
   82406:	f2c2 0307 	movt	r3, #8199	; 0x2007
   8240a:	8818      	ldrh	r0, [r3, #0]
   8240c:	f242 3109 	movw	r1, #8969	; 0x2309
   82410:	f2c0 0108 	movt	r1, #8
   82414:	4788      	blx	r1
}
   82416:	ea4f 5080 	mov.w	r0, r0, lsl #22
   8241a:	ea4f 5090 	mov.w	r0, r0, lsr #22
   8241e:	bd08      	pop	{r3, pc}

00082420 <get_channel2_delay>:

uint16_t get_channel2_delay(void)
{
   82420:	b508      	push	{r3, lr}
	return (inverse_10_bits_order(current_channel2_delay) & 0x03FF);
   82422:	f640 3314 	movw	r3, #2836	; 0xb14
   82426:	f2c2 0307 	movt	r3, #8199	; 0x2007
   8242a:	8818      	ldrh	r0, [r3, #0]
   8242c:	f242 3109 	movw	r1, #8969	; 0x2309
   82430:	f2c0 0108 	movt	r1, #8
   82434:	4788      	blx	r1
}
   82436:	ea4f 5080 	mov.w	r0, r0, lsl #22
   8243a:	ea4f 5090 	mov.w	r0, r0, lsr #22
   8243e:	bd08      	pop	{r3, pc}

00082440 <init_module_peripherals_ap>:

// Here should be all the initialization functions for the module after 12v power
void init_module_peripherals_ap(void)
{
   82440:	4770      	bx	lr
   82442:	bf00      	nop

00082444 <deinit_module_peripherals>:
	
}

// Here should be all the deinitialization functions for the module before 12v power removal
void deinit_module_peripherals(void)
{
   82444:	4770      	bx	lr
   82446:	bf00      	nop

00082448 <init_i2c>:
twi_options_t i2c_options;
twi_packet_t i2c_packet;


void init_i2c(void)
{	
   82448:	b538      	push	{r3, r4, r5, lr}
	i2c_options.master_clk = sysclk_get_cpu_hz();
   8244a:	f241 6450 	movw	r4, #5712	; 0x1650
   8244e:	f2c2 0407 	movt	r4, #8199	; 0x2007
   82452:	f44f 433d 	mov.w	r3, #48384	; 0xbd00
   82456:	f2c0 5301 	movt	r3, #1281	; 0x501
   8245a:	6023      	str	r3, [r4, #0]
	i2c_options.speed = 400000;
   8245c:	f44f 50d4 	mov.w	r0, #6784	; 0x1a80
   82460:	f2c0 0006 	movt	r0, #6
   82464:	6060      	str	r0, [r4, #4]
	i2c_options.chip = EEPROM_ADDR;
   82466:	f04f 0150 	mov.w	r1, #80	; 0x50
   8246a:	7221      	strb	r1, [r4, #8]
	i2c_options.smbus = 0;
   8246c:	f04f 0200 	mov.w	r2, #0
   82470:	7262      	strb	r2, [r4, #9]
	twi_enable_master_mode(TWI0);
   82472:	f44f 4540 	mov.w	r5, #49152	; 0xc000
   82476:	f2c4 0508 	movt	r5, #16392	; 0x4008
   8247a:	4628      	mov	r0, r5
   8247c:	f641 13d5 	movw	r3, #6613	; 0x19d5
   82480:	f2c0 0308 	movt	r3, #8
   82484:	4798      	blx	r3
	twi_master_init(TWI0, &i2c_options);	
   82486:	4628      	mov	r0, r5
   82488:	4621      	mov	r1, r4
   8248a:	f641 2295 	movw	r2, #6805	; 0x1a95
   8248e:	f2c0 0208 	movt	r2, #8
   82492:	4790      	blx	r2
   82494:	bd38      	pop	{r3, r4, r5, pc}
   82496:	bf00      	nop

00082498 <init_pwm>:
	while(twi_probe(TWI0, EEPROM_ADDR) != TWI_SUCCESS);
	return (RET_TYPE)twi_master_read(TWI0, &i2c_packet);
}

void init_pwm(void)
{
   82498:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   8249c:	b085      	sub	sp, #20
	/* Enable PWM peripheral clock */
	pmc_enable_periph_clk(ID_PWM);
   8249e:	f04f 0024 	mov.w	r0, #36	; 0x24
   824a2:	f247 43d5 	movw	r3, #29909	; 0x74d5
   824a6:	f2c0 0308 	movt	r3, #8
   824aa:	4798      	blx	r3

	/* Disable PWM channels for LEDs */
	pwm_channel_disable(PWM, PIN_LED1_CHANNEL);
   824ac:	f44f 4480 	mov.w	r4, #16384	; 0x4000
   824b0:	f2c4 0409 	movt	r4, #16393	; 0x4009
   824b4:	4620      	mov	r0, r4
   824b6:	f04f 0101 	mov.w	r1, #1
   824ba:	f241 65e9 	movw	r5, #5865	; 0x16e9
   824be:	f2c0 0508 	movt	r5, #8
   824c2:	47a8      	blx	r5
	pwm_channel_disable(PWM, PIN_LED2_CHANNEL);
   824c4:	4620      	mov	r0, r4
   824c6:	f04f 0103 	mov.w	r1, #3
   824ca:	47a8      	blx	r5
	pwm_channel_disable(PWM, PIN_LED3_CHANNEL);
   824cc:	4620      	mov	r0, r4
   824ce:	f04f 0102 	mov.w	r1, #2
   824d2:	47a8      	blx	r5

	/* Set PWM clock A as LED_PWM_FREQUENCY*PERIOD_VALUE */
	pwm_clock_t clock_setting = {
   824d4:	f44f 207a 	mov.w	r0, #1024000	; 0xfa000
   824d8:	9001      	str	r0, [sp, #4]
   824da:	f44f 413d 	mov.w	r1, #48384	; 0xbd00
   824de:	f2c0 5101 	movt	r1, #1281	; 0x501
   824e2:	9102      	str	r1, [sp, #8]
   824e4:	9103      	str	r1, [sp, #12]
		.ul_clka = LED_PWM_FREQUENCY * LED_PWM_PERIOD_VALUE,
		.ul_clkb = sysclk_get_cpu_hz(),
		.ul_mck = sysclk_get_cpu_hz()
	};
	pwm_init(PWM, &clock_setting);
   824e6:	4620      	mov	r0, r4
   824e8:	a901      	add	r1, sp, #4
   824ea:	f241 5241 	movw	r2, #5441	; 0x1541
   824ee:	f2c0 0208 	movt	r2, #8
   824f2:	4790      	blx	r2

	/* Initialize PWM channel for LED1 */
	/* Period is left-aligned */
	g_pwm_channel_led1.alignment = PWM_ALIGN_LEFT;
   824f4:	f241 6170 	movw	r1, #5744	; 0x1670
   824f8:	f2c2 0107 	movt	r1, #8199	; 0x2007
   824fc:	f04f 0500 	mov.w	r5, #0
   82500:	810d      	strh	r5, [r1, #8]
	/* Output waveform starts at a low level */
	g_pwm_channel_led1.polarity = PWM_HIGH;
   82502:	f04f 0601 	mov.w	r6, #1
   82506:	728e      	strb	r6, [r1, #10]
	/* Use PWM clock A as source clock */
	g_pwm_channel_led1.ul_prescaler = PWM_CMR_CPRE_CLKA;
   82508:	f04f 0b0b 	mov.w	fp, #11
   8250c:	f8c1 b004 	str.w	fp, [r1, #4]
	/* Period value of output waveform */
	g_pwm_channel_led1.ul_period = LED_PWM_PERIOD_VALUE;
   82510:	f44f 6a80 	mov.w	sl, #1024	; 0x400
   82514:	f8c1 a010 	str.w	sl, [r1, #16]
	/* Duty cycle value of output waveform */
	g_pwm_channel_led1.ul_duty = LED_INIT_DUTY_VALUE;
   82518:	60cd      	str	r5, [r1, #12]
	g_pwm_channel_led1.channel = PIN_LED1_CHANNEL;
   8251a:	600e      	str	r6, [r1, #0]
	pwm_channel_init(PWM, &g_pwm_channel_led1);
   8251c:	4620      	mov	r0, r4
   8251e:	f241 598d 	movw	r9, #5517	; 0x158d
   82522:	f2c0 0908 	movt	r9, #8
   82526:	47c8      	blx	r9

	/* Enable channel counter event interrupt */
	pwm_channel_disable_interrupt(PWM, PIN_LED1_CHANNEL, 0);
   82528:	4620      	mov	r0, r4
   8252a:	4631      	mov	r1, r6
   8252c:	462a      	mov	r2, r5
   8252e:	f241 68f5 	movw	r8, #5877	; 0x16f5
   82532:	f2c0 0808 	movt	r8, #8
   82536:	47c0      	blx	r8
	//pwm_channel_enable_interrupt(PWM, PIN_LED1_CHANNEL, 0);

	/* Initialize PWM channel for LED2 */
	/* Period is center-aligned */
	g_pwm_channel_led2.alignment = PWM_ALIGN_LEFT;
   82538:	f241 61c0 	movw	r1, #5824	; 0x16c0
   8253c:	f2c2 0107 	movt	r1, #8199	; 0x2007
   82540:	810d      	strh	r5, [r1, #8]
	/* Output waveform starts at a high level */
	g_pwm_channel_led2.polarity = PWM_HIGH;
   82542:	728e      	strb	r6, [r1, #10]
	/* Use PWM clock A as source clock */
	g_pwm_channel_led2.ul_prescaler = PWM_CMR_CPRE_CLKA;
   82544:	f8c1 b004 	str.w	fp, [r1, #4]
	/* Period value of output waveform */
	g_pwm_channel_led2.ul_period = LED_PWM_PERIOD_VALUE;
   82548:	f8c1 a010 	str.w	sl, [r1, #16]
	/* Duty cycle value of output waveform */
	g_pwm_channel_led2.ul_duty = LED_INIT_DUTY_VALUE;
   8254c:	60cd      	str	r5, [r1, #12]
	g_pwm_channel_led2.channel = PIN_LED2_CHANNEL;
   8254e:	f04f 0703 	mov.w	r7, #3
   82552:	600f      	str	r7, [r1, #0]
	pwm_channel_init(PWM, &g_pwm_channel_led2);
   82554:	4620      	mov	r0, r4
   82556:	47c8      	blx	r9

	/* Disable channel counter event interrupt */
	pwm_channel_disable_interrupt(PWM, PIN_LED2_CHANNEL, 0);
   82558:	4620      	mov	r0, r4
   8255a:	4639      	mov	r1, r7
   8255c:	462a      	mov	r2, r5
   8255e:	47c0      	blx	r8

	/* Initialize PWM channel for LED3 */
	/* Period is center-aligned */
	g_pwm_channel_led3.alignment = PWM_ALIGN_LEFT;
   82560:	f241 6398 	movw	r3, #5784	; 0x1698
   82564:	4619      	mov	r1, r3
   82566:	f2c2 0107 	movt	r1, #8199	; 0x2007
   8256a:	810d      	strh	r5, [r1, #8]
	/* Output waveform starts at a high level */
	g_pwm_channel_led3.polarity = PWM_LOW;
   8256c:	f04f 0000 	mov.w	r0, #0
   82570:	7288      	strb	r0, [r1, #10]
	/* Use PWM clock A as source clock */
	g_pwm_channel_led3.ul_prescaler = PWM_CMR_CPRE_CLKA;
   82572:	f8c1 b004 	str.w	fp, [r1, #4]
	/* Period value of output waveform */
	g_pwm_channel_led3.ul_period = LED_PWM_PERIOD_VALUE;
   82576:	f8c1 a010 	str.w	sl, [r1, #16]
	/* Duty cycle value of output waveform */
	g_pwm_channel_led3.ul_duty = LED_INIT_DUTY_VALUE;
   8257a:	60cd      	str	r5, [r1, #12]
	g_pwm_channel_led3.channel = PIN_LED3_CHANNEL;
   8257c:	f04f 0a02 	mov.w	sl, #2
   82580:	f8c1 a000 	str.w	sl, [r1]
	pwm_channel_init(PWM, &g_pwm_channel_led3);
   82584:	4620      	mov	r0, r4
   82586:	47c8      	blx	r9

	/* Disable channel counter event interrupt */
	pwm_channel_disable_interrupt(PWM, PIN_LED3_CHANNEL, 0);
   82588:	4620      	mov	r0, r4
   8258a:	4651      	mov	r1, sl
   8258c:	462a      	mov	r2, r5
   8258e:	47c0      	blx	r8
	
	/* Enable PWM channels for LEDs */
	pwm_channel_enable(PWM, PIN_LED1_CHANNEL);
   82590:	4620      	mov	r0, r4
   82592:	4631      	mov	r1, r6
   82594:	f241 65dd 	movw	r5, #5853	; 0x16dd
   82598:	f2c0 0508 	movt	r5, #8
   8259c:	47a8      	blx	r5
	pwm_channel_enable(PWM, PIN_LED2_CHANNEL);
   8259e:	4620      	mov	r0, r4
   825a0:	4639      	mov	r1, r7
   825a2:	47a8      	blx	r5
	pwm_channel_enable(PWM, PIN_LED3_CHANNEL);
   825a4:	4620      	mov	r0, r4
   825a6:	4651      	mov	r1, sl
   825a8:	47a8      	blx	r5
}
   825aa:	b005      	add	sp, #20
   825ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

000825b0 <set_user_led_colour>:

// Set user led colour
void set_user_led_colour(uint16_t red_val, uint16_t green_val, uint16_t blue_val)
{
   825b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   825b2:	4603      	mov	r3, r0
   825b4:	460e      	mov	r6, r1
   825b6:	4617      	mov	r7, r2
	pwm_channel_update_duty(PWM, &g_pwm_channel_led1, red_val);
   825b8:	f44f 4480 	mov.w	r4, #16384	; 0x4000
   825bc:	f2c4 0409 	movt	r4, #16393	; 0x4009
   825c0:	4620      	mov	r0, r4
   825c2:	f241 6170 	movw	r1, #5744	; 0x1670
   825c6:	f2c2 0107 	movt	r1, #8199	; 0x2007
   825ca:	461a      	mov	r2, r3
   825cc:	f241 65b9 	movw	r5, #5817	; 0x16b9
   825d0:	f2c0 0508 	movt	r5, #8
   825d4:	47a8      	blx	r5
	pwm_channel_update_duty(PWM, &g_pwm_channel_led2, blue_val);
   825d6:	4620      	mov	r0, r4
   825d8:	f241 61c0 	movw	r1, #5824	; 0x16c0
   825dc:	f2c2 0107 	movt	r1, #8199	; 0x2007
   825e0:	463a      	mov	r2, r7
   825e2:	47a8      	blx	r5
	pwm_channel_update_duty(PWM, &g_pwm_channel_led3, green_val);
   825e4:	4620      	mov	r0, r4
   825e6:	f241 6198 	movw	r1, #5784	; 0x1698
   825ea:	f2c2 0107 	movt	r1, #8199	; 0x2007
   825ee:	4632      	mov	r2, r6
   825f0:	47a8      	blx	r5
   825f2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

000825f4 <get_user_button_status>:
	base->PIO_CODR = mask & ~level;
}

__always_inline static bool arch_ioport_get_pin_level(ioport_pin_t pin)
{
	return arch_ioport_pin_to_base(pin)->PIO_PDSR & arch_ioport_pin_to_mask(pin);
   825f4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
   825f8:	f2c4 030e 	movt	r3, #16398	; 0x400e
   825fc:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
}

// To see if the user pressed the front panel button
RET_TYPE get_user_button_status(void)
{
	if(ioport_get_pin_level(GPIO_USR_BUTTON))
   825fe:	f480 0100 	eor.w	r1, r0, #8388608	; 0x800000
		return RETURN_NOK;
	else
		return RETURN_OK;
}
   82602:	f3c1 50c0 	ubfx	r0, r1, #23, #1
   82606:	4770      	bx	lr

00082608 <get_12v_status>:
   82608:	f44f 6360 	mov.w	r3, #3584	; 0xe00
   8260c:	f2c4 030e 	movt	r3, #16398	; 0x400e
   82610:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
{
	if(ioport_get_pin_level(GPIO_DET_12V))
		return RETURN_OK;
	else
		return RETURN_NOK;
}
   82612:	f3c0 0040 	ubfx	r0, r0, #1, #1
   82616:	4770      	bx	lr

00082618 <get_ok_12v_status>:
   82618:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
   8261c:	f2c4 030e 	movt	r3, #16398	; 0x400e
   82620:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
{
	if(ioport_get_pin_level(GPIO_OK_12V))
		return RETURN_OK;
	else
		return RETURN_NOK;
}
   82622:	f3c0 2000 	ubfx	r0, r0, #8, #1
   82626:	4770      	bx	lr

00082628 <enable_12v>:
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
   82628:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
   8262c:	f2c4 030e 	movt	r3, #16398	; 0x400e
   82630:	f44f 7200 	mov.w	r2, #512	; 0x200
   82634:	631a      	str	r2, [r3, #48]	; 0x30
   82636:	4770      	bx	lr

00082638 <disable_12v>:
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
   82638:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
   8263c:	f2c4 030e 	movt	r3, #16398	; 0x400e
   82640:	f44f 7200 	mov.w	r2, #512	; 0x200
   82644:	635a      	str	r2, [r3, #52]	; 0x34
   82646:	4770      	bx	lr

00082648 <SCPI_ErrorInit>:
/* basic FIFO */
static fifo_t local_error_queue;



void SCPI_ErrorInit(scpi_t * context) {
   82648:	b508      	push	{r3, lr}
     * // FreeRTOS
     * context->error_queue = (scpi_error_queue_t)xQueueCreate(100, sizeof(int16_t));
     */

    /* basic FIFO */
    context->error_queue = (scpi_error_queue_t)&local_error_queue;
   8264a:	f640 432c 	movw	r3, #3116	; 0xc2c
   8264e:	f2c2 0307 	movt	r3, #8199	; 0x2007
   82652:	62c3      	str	r3, [r0, #44]	; 0x2c
    fifo_init((fifo_t *)context->error_queue);
   82654:	4618      	mov	r0, r3
   82656:	f642 0179 	movw	r1, #10361	; 0x2879
   8265a:	f2c0 0108 	movt	r1, #8
   8265e:	4788      	blx	r1
   82660:	bd08      	pop	{r3, pc}
   82662:	bf00      	nop

00082664 <SCPI_ErrorClear>:

/**
 * Clear error queue
 * @param context - scpi context
 */
void SCPI_ErrorClear(scpi_t * context) {
   82664:	b508      	push	{r3, lr}
     * // FreeRTOS
     * xQueueReset((xQueueHandle)context->error_queue);
     */

    /* basic FIFO */
    fifo_clear((fifo_t *)context->error_queue);
   82666:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
   82668:	f642 0389 	movw	r3, #10377	; 0x2889
   8266c:	f2c0 0308 	movt	r3, #8
   82670:	4798      	blx	r3
   82672:	bd08      	pop	{r3, pc}

00082674 <SCPI_ErrorPop>:
/**
 * Pop error from queue
 * @param context - scpi context
 * @return error number
 */
int16_t SCPI_ErrorPop(scpi_t * context) {
   82674:	b500      	push	{lr}
   82676:	b083      	sub	sp, #12
    int16_t result = 0;
   82678:	a902      	add	r1, sp, #8
   8267a:	f04f 0300 	mov.w	r3, #0
   8267e:	f821 3d02 	strh.w	r3, [r1, #-2]!
     *   result = 0;
     * }
     */

    /* basic FIFO */
    fifo_remove((fifo_t *)context->error_queue, &result);
   82682:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
   82684:	f642 0295 	movw	r2, #10389	; 0x2895
   82688:	f2c0 0208 	movt	r2, #8
   8268c:	4790      	blx	r2

    return result;
}
   8268e:	f9bd 0006 	ldrsh.w	r0, [sp, #6]
   82692:	b003      	add	sp, #12
   82694:	bd00      	pop	{pc}
   82696:	bf00      	nop

00082698 <SCPI_ErrorCount>:
/**
 * Return number of errors/events in the queue
 * @param context
 * @return 
 */
int32_t SCPI_ErrorCount(scpi_t * context) {
   82698:	b500      	push	{lr}
   8269a:	b083      	sub	sp, #12
    int16_t result = 0;
   8269c:	a902      	add	r1, sp, #8
   8269e:	f04f 0300 	mov.w	r3, #0
   826a2:	f821 3d02 	strh.w	r3, [r1, #-2]!
     * // FreeRTOS
     * result = uxQueueMessagesWaiting((xQueueHandle)context->error_queue);
     */

    /* basic FIFO */
    fifo_count((fifo_t *)context->error_queue, &result);
   826a6:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
   826a8:	f642 1231 	movw	r2, #10545	; 0x2931
   826ac:	f2c0 0208 	movt	r2, #8
   826b0:	4790      	blx	r2

    return result;
}
   826b2:	f9bd 0006 	ldrsh.w	r0, [sp, #6]
   826b6:	b003      	add	sp, #12
   826b8:	bd00      	pop	{pc}
   826ba:	bf00      	nop

000826bc <SCPI_ErrorPush>:
/**
 * Push error to queue
 * @param context - scpi context
 * @param err - error number
 */
void SCPI_ErrorPush(scpi_t * context, int16_t err) {
   826bc:	b538      	push	{r3, r4, r5, lr}
   826be:	4605      	mov	r5, r0
   826c0:	460c      	mov	r4, r1
     * // FreeRTOS
     * xQueueSend((xQueueHandle)context->error_queue, &err, 0);
     */

    /* basic FIFO */
    fifo_add((fifo_t *)context->error_queue, err);
   826c2:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
   826c4:	f642 03d5 	movw	r3, #10453	; 0x28d5
   826c8:	f2c0 0308 	movt	r3, #8
   826cc:	4798      	blx	r3
    int i;

    SCPI_ErrorAddInternal(context, err);

    for(i = 0; i < ERROR_DEFS_N; i++) {
        if ((err <= errs[i].from) && (err >= errs[i].to)) {
   826ce:	f114 0f63 	cmn.w	r4, #99	; 0x63
   826d2:	da0c      	bge.n	826ee <SCPI_ErrorPush+0x32>
   826d4:	f114 0fc7 	cmn.w	r4, #199	; 0xc7
   826d8:	db09      	blt.n	826ee <SCPI_ErrorPush+0x32>
            SCPI_RegSetBits(context, SCPI_REG_ESR, errs[i].bit);
   826da:	4628      	mov	r0, r5
   826dc:	f04f 0102 	mov.w	r1, #2
   826e0:	f04f 0220 	mov.w	r2, #32
   826e4:	f642 23e1 	movw	r3, #10977	; 0x2ae1
   826e8:	f2c0 0308 	movt	r3, #8
   826ec:	4798      	blx	r3
    int i;

    SCPI_ErrorAddInternal(context, err);

    for(i = 0; i < ERROR_DEFS_N; i++) {
        if ((err <= errs[i].from) && (err >= errs[i].to)) {
   826ee:	f114 0fc7 	cmn.w	r4, #199	; 0xc7
   826f2:	da0c      	bge.n	8270e <SCPI_ErrorPush+0x52>
   826f4:	f514 7f96 	cmn.w	r4, #300	; 0x12c
   826f8:	dd09      	ble.n	8270e <SCPI_ErrorPush+0x52>
            SCPI_RegSetBits(context, SCPI_REG_ESR, errs[i].bit);
   826fa:	4628      	mov	r0, r5
   826fc:	f04f 0102 	mov.w	r1, #2
   82700:	f04f 0210 	mov.w	r2, #16
   82704:	f642 23e1 	movw	r3, #10977	; 0x2ae1
   82708:	f2c0 0308 	movt	r3, #8
   8270c:	4798      	blx	r3
    int i;

    SCPI_ErrorAddInternal(context, err);

    for(i = 0; i < ERROR_DEFS_N; i++) {
        if ((err <= errs[i].from) && (err >= errs[i].to)) {
   8270e:	f514 7f96 	cmn.w	r4, #300	; 0x12c
   82712:	dc0c      	bgt.n	8272e <SCPI_ErrorPush+0x72>
   82714:	f514 7fc8 	cmn.w	r4, #400	; 0x190
   82718:	dd09      	ble.n	8272e <SCPI_ErrorPush+0x72>
            SCPI_RegSetBits(context, SCPI_REG_ESR, errs[i].bit);
   8271a:	4628      	mov	r0, r5
   8271c:	f04f 0102 	mov.w	r1, #2
   82720:	f04f 0208 	mov.w	r2, #8
   82724:	f642 23e1 	movw	r3, #10977	; 0x2ae1
   82728:	f2c0 0308 	movt	r3, #8
   8272c:	4798      	blx	r3
    int i;

    SCPI_ErrorAddInternal(context, err);

    for(i = 0; i < ERROR_DEFS_N; i++) {
        if ((err <= errs[i].from) && (err >= errs[i].to)) {
   8272e:	f514 7fc8 	cmn.w	r4, #400	; 0x190
   82732:	dc0c      	bgt.n	8274e <SCPI_ErrorPush+0x92>
   82734:	f514 7ffa 	cmn.w	r4, #500	; 0x1f4
   82738:	dd09      	ble.n	8274e <SCPI_ErrorPush+0x92>
            SCPI_RegSetBits(context, SCPI_REG_ESR, errs[i].bit);
   8273a:	4628      	mov	r0, r5
   8273c:	f04f 0102 	mov.w	r1, #2
   82740:	f04f 0204 	mov.w	r2, #4
   82744:	f642 23e1 	movw	r3, #10977	; 0x2ae1
   82748:	f2c0 0308 	movt	r3, #8
   8274c:	4798      	blx	r3
    int i;

    SCPI_ErrorAddInternal(context, err);

    for(i = 0; i < ERROR_DEFS_N; i++) {
        if ((err <= errs[i].from) && (err >= errs[i].to)) {
   8274e:	f514 7ffa 	cmn.w	r4, #500	; 0x1f4
   82752:	dc0c      	bgt.n	8276e <SCPI_ErrorPush+0xb2>
   82754:	f514 7f16 	cmn.w	r4, #600	; 0x258
   82758:	dd09      	ble.n	8276e <SCPI_ErrorPush+0xb2>
            SCPI_RegSetBits(context, SCPI_REG_ESR, errs[i].bit);
   8275a:	4628      	mov	r0, r5
   8275c:	f04f 0102 	mov.w	r1, #2
   82760:	f04f 0280 	mov.w	r2, #128	; 0x80
   82764:	f642 23e1 	movw	r3, #10977	; 0x2ae1
   82768:	f2c0 0308 	movt	r3, #8
   8276c:	4798      	blx	r3
    int i;

    SCPI_ErrorAddInternal(context, err);

    for(i = 0; i < ERROR_DEFS_N; i++) {
        if ((err <= errs[i].from) && (err >= errs[i].to)) {
   8276e:	f514 7f16 	cmn.w	r4, #600	; 0x258
   82772:	dc0c      	bgt.n	8278e <SCPI_ErrorPush+0xd2>
   82774:	f514 7f2f 	cmn.w	r4, #700	; 0x2bc
   82778:	dd09      	ble.n	8278e <SCPI_ErrorPush+0xd2>
            SCPI_RegSetBits(context, SCPI_REG_ESR, errs[i].bit);
   8277a:	4628      	mov	r0, r5
   8277c:	f04f 0102 	mov.w	r1, #2
   82780:	f04f 0240 	mov.w	r2, #64	; 0x40
   82784:	f642 23e1 	movw	r3, #10977	; 0x2ae1
   82788:	f2c0 0308 	movt	r3, #8
   8278c:	4798      	blx	r3
    int i;

    SCPI_ErrorAddInternal(context, err);

    for(i = 0; i < ERROR_DEFS_N; i++) {
        if ((err <= errs[i].from) && (err >= errs[i].to)) {
   8278e:	f514 7f2f 	cmn.w	r4, #700	; 0x2bc
   82792:	dc0b      	bgt.n	827ac <SCPI_ErrorPush+0xf0>
   82794:	f514 7f48 	cmn.w	r4, #800	; 0x320
   82798:	dd08      	ble.n	827ac <SCPI_ErrorPush+0xf0>
            SCPI_RegSetBits(context, SCPI_REG_ESR, errs[i].bit);
   8279a:	4628      	mov	r0, r5
   8279c:	f04f 0102 	mov.w	r1, #2
   827a0:	460a      	mov	r2, r1
   827a2:	f642 23e1 	movw	r3, #10977	; 0x2ae1
   827a6:	f2c0 0308 	movt	r3, #8
   827aa:	4798      	blx	r3
    int i;

    SCPI_ErrorAddInternal(context, err);

    for(i = 0; i < ERROR_DEFS_N; i++) {
        if ((err <= errs[i].from) && (err >= errs[i].to)) {
   827ac:	f514 7f48 	cmn.w	r4, #800	; 0x320
   827b0:	dc0c      	bgt.n	827cc <SCPI_ErrorPush+0x110>
   827b2:	f514 7f61 	cmn.w	r4, #900	; 0x384
   827b6:	dd09      	ble.n	827cc <SCPI_ErrorPush+0x110>
            SCPI_RegSetBits(context, SCPI_REG_ESR, errs[i].bit);
   827b8:	4628      	mov	r0, r5
   827ba:	f04f 0102 	mov.w	r1, #2
   827be:	f04f 0201 	mov.w	r2, #1
   827c2:	f642 23e1 	movw	r3, #10977	; 0x2ae1
   827c6:	f2c0 0308 	movt	r3, #8
   827ca:	4798      	blx	r3
        }
    }

    if (context) {
   827cc:	b155      	cbz	r5, 827e4 <SCPI_ErrorPush+0x128>
        if (context->interface && context->interface->error) {
   827ce:	69e8      	ldr	r0, [r5, #28]
   827d0:	b120      	cbz	r0, 827dc <SCPI_ErrorPush+0x120>
   827d2:	6802      	ldr	r2, [r0, #0]
   827d4:	b112      	cbz	r2, 827dc <SCPI_ErrorPush+0x120>
            context->interface->error(context, err);
   827d6:	4628      	mov	r0, r5
   827d8:	4621      	mov	r1, r4
   827da:	4790      	blx	r2
        }

        context->cmd_error = TRUE;
   827dc:	f04f 0101 	mov.w	r1, #1
   827e0:	f885 1028 	strb.w	r1, [r5, #40]	; 0x28
   827e4:	bd38      	pop	{r3, r4, r5, pc}
   827e6:	bf00      	nop

000827e8 <SCPI_ErrorTranslate>:
 * Translate error number to string
 * @param err - error number
 * @return Error string representation
 */
const char * SCPI_ErrorTranslate(int16_t err) {
    switch (err) {
   827e8:	f110 0f6d 	cmn.w	r0, #109	; 0x6d
   827ec:	d02b      	beq.n	82846 <SCPI_ErrorTranslate+0x5e>
   827ee:	dc09      	bgt.n	82804 <SCPI_ErrorTranslate+0x1c>
   827f0:	f110 0f83 	cmn.w	r0, #131	; 0x83
   827f4:	d02c      	beq.n	82850 <SCPI_ErrorTranslate+0x68>
   827f6:	f110 0f71 	cmn.w	r0, #113	; 0x71
   827fa:	d01a      	beq.n	82832 <SCPI_ErrorTranslate+0x4a>
   827fc:	f110 0f8a 	cmn.w	r0, #138	; 0x8a
   82800:	d130      	bne.n	82864 <SCPI_ErrorTranslate+0x7c>
   82802:	e02a      	b.n	8285a <SCPI_ErrorTranslate+0x72>
   82804:	f110 0f67 	cmn.w	r0, #103	; 0x67
   82808:	d00e      	beq.n	82828 <SCPI_ErrorTranslate+0x40>
   8280a:	dc03      	bgt.n	82814 <SCPI_ErrorTranslate+0x2c>
   8280c:	f110 0f6c 	cmn.w	r0, #108	; 0x6c
   82810:	d128      	bne.n	82864 <SCPI_ErrorTranslate+0x7c>
   82812:	e013      	b.n	8283c <SCPI_ErrorTranslate+0x54>
   82814:	f110 0f66 	cmn.w	r0, #102	; 0x66
   82818:	d029      	beq.n	8286e <SCPI_ErrorTranslate+0x86>
   8281a:	2800      	cmp	r0, #0
   8281c:	d122      	bne.n	82864 <SCPI_ErrorTranslate+0x7c>
        case 0: return "No error";
   8281e:	f64c 1058 	movw	r0, #51544	; 0xc958
   82822:	f2c0 0008 	movt	r0, #8
   82826:	4770      	bx	lr
        case SCPI_ERROR_SYNTAX: return "Syntax error";
        case SCPI_ERROR_INVALID_SEPARATOR: return "Invalid separator";
   82828:	f64c 1074 	movw	r0, #51572	; 0xc974
   8282c:	f2c0 0008 	movt	r0, #8
   82830:	4770      	bx	lr
        case SCPI_ERROR_UNDEFINED_HEADER: return "Undefined header";
   82832:	f64c 1088 	movw	r0, #51592	; 0xc988
   82836:	f2c0 0008 	movt	r0, #8
   8283a:	4770      	bx	lr
        case SCPI_ERROR_PARAMETER_NOT_ALLOWED: return "Parameter not allowed";
   8283c:	f64c 109c 	movw	r0, #51612	; 0xc99c
   82840:	f2c0 0008 	movt	r0, #8
   82844:	4770      	bx	lr
        case SCPI_ERROR_MISSING_PARAMETER: return "Missing parameter";
   82846:	f64c 10b4 	movw	r0, #51636	; 0xc9b4
   8284a:	f2c0 0008 	movt	r0, #8
   8284e:	4770      	bx	lr
        case SCPI_ERROR_INVALID_SUFFIX: return "Invalid suffix";
   82850:	f64c 10c8 	movw	r0, #51656	; 0xc9c8
   82854:	f2c0 0008 	movt	r0, #8
   82858:	4770      	bx	lr
        case SCPI_ERROR_SUFFIX_NOT_ALLOWED: return "Suffix not allowed";
   8285a:	f64c 10d8 	movw	r0, #51672	; 0xc9d8
   8285e:	f2c0 0008 	movt	r0, #8
   82862:	4770      	bx	lr
        default: return "Unknown error";
   82864:	f64c 10ec 	movw	r0, #51692	; 0xc9ec
   82868:	f2c0 0008 	movt	r0, #8
   8286c:	4770      	bx	lr
 * @return Error string representation
 */
const char * SCPI_ErrorTranslate(int16_t err) {
    switch (err) {
        case 0: return "No error";
        case SCPI_ERROR_SYNTAX: return "Syntax error";
   8286e:	f64c 1064 	movw	r0, #51556	; 0xc964
   82872:	f2c0 0008 	movt	r0, #8
        case SCPI_ERROR_MISSING_PARAMETER: return "Missing parameter";
        case SCPI_ERROR_INVALID_SUFFIX: return "Invalid suffix";
        case SCPI_ERROR_SUFFIX_NOT_ALLOWED: return "Suffix not allowed";
        default: return "Unknown error";
    }
}
   82876:	4770      	bx	lr

00082878 <fifo_init>:

#include "fifo.h"

void fifo_init(fifo_t * fifo) {
    fifo->wr = 0;
   82878:	f04f 0300 	mov.w	r3, #0
   8287c:	8003      	strh	r3, [r0, #0]
    fifo->rd = 0;
   8287e:	8043      	strh	r3, [r0, #2]
    fifo->size = FIFO_SIZE;
   82880:	f04f 0110 	mov.w	r1, #16
   82884:	8081      	strh	r1, [r0, #4]
   82886:	4770      	bx	lr

00082888 <fifo_clear>:
}

void fifo_clear(fifo_t * fifo) {
    fifo->wr = 0;
   82888:	f04f 0300 	mov.w	r3, #0
   8288c:	8003      	strh	r3, [r0, #0]
    fifo->rd = 0;
   8288e:	8043      	strh	r3, [r0, #2]
   82890:	4770      	bx	lr
   82892:	bf00      	nop

00082894 <fifo_remove>:
    fifo->wr = (fifo->wr + 1) % (fifo->size + 1);

    return TRUE;
}

bool_t fifo_remove(fifo_t * fifo, int16_t * value) {
   82894:	b410      	push	{r4}
    /* FIFO empty? */
    if (fifo->wr == fifo->rd) {
   82896:	8843      	ldrh	r3, [r0, #2]
   82898:	f9b0 4000 	ldrsh.w	r4, [r0]
   8289c:	b21a      	sxth	r2, r3
   8289e:	4294      	cmp	r4, r2
   828a0:	d014      	beq.n	828cc <fifo_remove+0x38>
        return FALSE;
    }

    if(value) {
   828a2:	b119      	cbz	r1, 828ac <fifo_remove+0x18>
        *value = fifo->data[fifo->rd];
   828a4:	eb00 0242 	add.w	r2, r0, r2, lsl #1
   828a8:	88d3      	ldrh	r3, [r2, #6]
   828aa:	800b      	strh	r3, [r1, #0]
    }

    fifo->rd = (fifo->rd + 1) % (fifo->size + 1);
   828ac:	f9b0 2002 	ldrsh.w	r2, [r0, #2]
   828b0:	f102 0201 	add.w	r2, r2, #1
   828b4:	f9b0 3004 	ldrsh.w	r3, [r0, #4]
   828b8:	f103 0301 	add.w	r3, r3, #1
   828bc:	fb92 f1f3 	sdiv	r1, r2, r3
   828c0:	fb03 2211 	mls	r2, r3, r1, r2
   828c4:	8042      	strh	r2, [r0, #2]

    return TRUE;
   828c6:	f04f 0001 	mov.w	r0, #1
   828ca:	e001      	b.n	828d0 <fifo_remove+0x3c>
}

bool_t fifo_remove(fifo_t * fifo, int16_t * value) {
    /* FIFO empty? */
    if (fifo->wr == fifo->rd) {
        return FALSE;
   828cc:	f04f 0000 	mov.w	r0, #0
    }

    fifo->rd = (fifo->rd + 1) % (fifo->size + 1);

    return TRUE;
}
   828d0:	bc10      	pop	{r4}
   828d2:	4770      	bx	lr

000828d4 <fifo_add>:
void fifo_clear(fifo_t * fifo) {
    fifo->wr = 0;
    fifo->rd = 0;
}

bool_t fifo_add(fifo_t * fifo, int16_t value) {
   828d4:	b538      	push	{r3, r4, r5, lr}
   828d6:	4604      	mov	r4, r0
   828d8:	460d      	mov	r5, r1
    /* FIFO full? */
    if (fifo->wr == ((fifo->rd + fifo->size) % (fifo->size + 1))) {
   828da:	f9b0 3004 	ldrsh.w	r3, [r0, #4]
   828de:	f9b0 1000 	ldrsh.w	r1, [r0]
   828e2:	f9b0 2002 	ldrsh.w	r2, [r0, #2]
   828e6:	18d2      	adds	r2, r2, r3
   828e8:	f103 0301 	add.w	r3, r3, #1
   828ec:	fb92 f0f3 	sdiv	r0, r2, r3
   828f0:	fb03 2310 	mls	r3, r3, r0, r2
   828f4:	4299      	cmp	r1, r3
   828f6:	d107      	bne.n	82908 <fifo_add+0x34>
        fifo_remove(fifo, NULL);
   828f8:	4620      	mov	r0, r4
   828fa:	f04f 0100 	mov.w	r1, #0
   828fe:	f642 0295 	movw	r2, #10389	; 0x2895
   82902:	f2c0 0208 	movt	r2, #8
   82906:	4790      	blx	r2
    }

    fifo->data[fifo->wr] = value;
   82908:	f9b4 0000 	ldrsh.w	r0, [r4]
   8290c:	eb04 0140 	add.w	r1, r4, r0, lsl #1
   82910:	80cd      	strh	r5, [r1, #6]
    fifo->wr = (fifo->wr + 1) % (fifo->size + 1);
   82912:	f100 0001 	add.w	r0, r0, #1
   82916:	f9b4 3004 	ldrsh.w	r3, [r4, #4]
   8291a:	f103 0301 	add.w	r3, r3, #1
   8291e:	fb90 f2f3 	sdiv	r2, r0, r3
   82922:	fb03 0012 	mls	r0, r3, r2, r0
   82926:	8020      	strh	r0, [r4, #0]

    return TRUE;
}
   82928:	f04f 0001 	mov.w	r0, #1
   8292c:	bd38      	pop	{r3, r4, r5, pc}
   8292e:	bf00      	nop

00082930 <fifo_count>:

    return TRUE;
}

bool_t fifo_count(fifo_t * fifo, int16_t * value) {
    *value = fifo->wr - fifo->rd;
   82930:	8802      	ldrh	r2, [r0, #0]
   82932:	8843      	ldrh	r3, [r0, #2]
   82934:	1ad2      	subs	r2, r2, r3
   82936:	b292      	uxth	r2, r2
   82938:	b293      	uxth	r3, r2
   8293a:	800b      	strh	r3, [r1, #0]
    if (*value < 0) {
   8293c:	f413 4f00 	tst.w	r3, #32768	; 0x8000
   82940:	d004      	beq.n	8294c <fifo_count+0x1c>
        *value += (fifo->size + 1);
   82942:	8880      	ldrh	r0, [r0, #4]
   82944:	f100 0001 	add.w	r0, r0, #1
   82948:	1812      	adds	r2, r2, r0
   8294a:	800a      	strh	r2, [r1, #0]
    }
    return TRUE;
}
   8294c:	f04f 0001 	mov.w	r0, #1
   82950:	4770      	bx	lr
   82952:	bf00      	nop

00082954 <SCPI_RegGet>:
 * Get register value
 * @param name - register name
 * @return register value
 */
scpi_reg_val_t SCPI_RegGet(scpi_t * context, scpi_reg_name_t name) {
    if ((name < SCPI_REG_COUNT) && (context->registers != NULL)) {
   82954:	2907      	cmp	r1, #7
   82956:	d804      	bhi.n	82962 <SCPI_RegGet+0xe>
   82958:	6b03      	ldr	r3, [r0, #48]	; 0x30
   8295a:	b12b      	cbz	r3, 82968 <SCPI_RegGet+0x14>
        return context->registers[name];
   8295c:	f833 0011 	ldrh.w	r0, [r3, r1, lsl #1]
   82960:	4770      	bx	lr
    } else {
        return 0;
   82962:	f04f 0000 	mov.w	r0, #0
   82966:	4770      	bx	lr
   82968:	f04f 0000 	mov.w	r0, #0
    }
}
   8296c:	4770      	bx	lr
   8296e:	bf00      	nop

00082970 <SCPI_RegClearBits>:
/**
 * Clear register bits
 * @param name - register name
 * @param bits bit mask
 */
void SCPI_RegClearBits(scpi_t * context, scpi_reg_name_t name, scpi_reg_val_t bits) {
   82970:	b570      	push	{r4, r5, r6, lr}
   82972:	4605      	mov	r5, r0
   82974:	460c      	mov	r4, r1
   82976:	4616      	mov	r6, r2
    SCPI_RegSet(context, name, SCPI_RegGet(context, name) & ~bits);
   82978:	f642 1355 	movw	r3, #10581	; 0x2955
   8297c:	f2c0 0308 	movt	r3, #8
   82980:	4798      	blx	r3
   82982:	ea20 0206 	bic.w	r2, r0, r6
   82986:	4628      	mov	r0, r5
   82988:	4621      	mov	r1, r4
   8298a:	b292      	uxth	r2, r2
   8298c:	f642 13cd 	movw	r3, #10701	; 0x29cd
   82990:	f2c0 0308 	movt	r3, #8
   82994:	4798      	blx	r3
   82996:	bd70      	pop	{r4, r5, r6, pc}

00082998 <regUpdateSTB>:
 * @param context
 * @param val value of register
 * @param mask name of mask register (enable register)
 * @param stbBits bits to clear or set in STB
 */
static void regUpdateSTB(scpi_t * context, scpi_reg_val_t val, scpi_reg_name_t mask, scpi_reg_val_t stbBits) {
   82998:	b570      	push	{r4, r5, r6, lr}
   8299a:	4605      	mov	r5, r0
   8299c:	460e      	mov	r6, r1
   8299e:	461c      	mov	r4, r3
    if (val & SCPI_RegGet(context, mask)) {
   829a0:	4611      	mov	r1, r2
   829a2:	f642 1355 	movw	r3, #10581	; 0x2955
   829a6:	f2c0 0308 	movt	r3, #8
   829aa:	4798      	blx	r3
   829ac:	4230      	tst	r0, r6
        SCPI_RegSetBits(context, SCPI_REG_STB, stbBits);
   829ae:	4628      	mov	r0, r5
   829b0:	f04f 0100 	mov.w	r1, #0
   829b4:	4622      	mov	r2, r4
   829b6:	bf19      	ittee	ne
   829b8:	f642 23e1 	movwne	r3, #10977	; 0x2ae1
   829bc:	f2c0 0308 	movtne	r3, #8
    } else {
        SCPI_RegClearBits(context, SCPI_REG_STB, stbBits);
   829c0:	f642 1371 	movweq	r3, #10609	; 0x2971
   829c4:	f2c0 0308 	movteq	r3, #8
   829c8:	4798      	blx	r3
   829ca:	bd70      	pop	{r4, r5, r6, pc}

000829cc <SCPI_RegSet>:
/**
 * Set register value
 * @param name - register name
 * @param val - new value
 */
void SCPI_RegSet(scpi_t * context, scpi_reg_name_t name, scpi_reg_val_t val) {
   829cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   829ce:	4605      	mov	r5, r0
   829d0:	460c      	mov	r4, r1
   829d2:	4616      	mov	r6, r2
    bool_t srq = FALSE;
    scpi_reg_val_t mask;
    scpi_reg_val_t old_val;

    if ((name >= SCPI_REG_COUNT) || (context->registers == NULL)) {
   829d4:	2907      	cmp	r1, #7
   829d6:	f200 8081 	bhi.w	82adc <SCPI_RegSet+0x110>
   829da:	6b03      	ldr	r3, [r0, #48]	; 0x30
   829dc:	2b00      	cmp	r3, #0
   829de:	d07d      	beq.n	82adc <SCPI_RegSet+0x110>
        return;
    }
    
    /* store old register value */
    old_val = context->registers[name];
   829e0:	f833 7011 	ldrh.w	r7, [r3, r1, lsl #1]

    /* set register value */
    context->registers[name] = val;
   829e4:	f823 2014 	strh.w	r2, [r3, r4, lsl #1]

    /** @TODO: remove recutsion */
    switch (name) {
   829e8:	2907      	cmp	r1, #7
   829ea:	d857      	bhi.n	82a9c <SCPI_RegSet+0xd0>
   829ec:	e8df f001 	tbb	[pc, r1]
   829f0:	281d1504 	.word	0x281d1504
   829f4:	3b304e43 	.word	0x3b304e43
        case SCPI_REG_STB:
            mask = SCPI_RegGet(context, SCPI_REG_SRE);
   829f8:	f04f 0101 	mov.w	r1, #1
   829fc:	f642 1255 	movw	r2, #10581	; 0x2955
   82a00:	f2c0 0208 	movt	r2, #8
   82a04:	4790      	blx	r2
            mask &= ~STB_SRQ;
   82a06:	f64f 71bf 	movw	r1, #65471	; 0xffbf
   82a0a:	4031      	ands	r1, r6
            if (val & mask) {
   82a0c:	4201      	tst	r1, r0
   82a0e:	d052      	beq.n	82ab6 <SCPI_RegSet+0xea>
                val |= STB_SRQ;
   82a10:	f046 0640 	orr.w	r6, r6, #64	; 0x40
                /* avoid sending SRQ if nothing has changed */
                if (old_val != val) {
   82a14:	42b7      	cmp	r7, r6
   82a16:	d153      	bne.n	82ac0 <SCPI_RegSet+0xf4>
   82a18:	e04e      	b.n	82ab8 <SCPI_RegSet+0xec>
            } else {
                val &= ~STB_SRQ;
            }
            break;
        case SCPI_REG_SRE:
            regUpdate(context, SCPI_REG_STB);
   82a1a:	f04f 0100 	mov.w	r1, #0
   82a1e:	f642 3309 	movw	r3, #11017	; 0x2b09
   82a22:	f2c0 0308 	movt	r3, #8
   82a26:	4798      	blx	r3
            break;
   82a28:	e046      	b.n	82ab8 <SCPI_RegSet+0xec>
        case SCPI_REG_ESR:
            regUpdateSTB(context, val, SCPI_REG_ESE, STB_ESR);
   82a2a:	4611      	mov	r1, r2
   82a2c:	f04f 0203 	mov.w	r2, #3
   82a30:	f04f 0320 	mov.w	r3, #32
   82a34:	f642 1799 	movw	r7, #10649	; 0x2999
   82a38:	f2c0 0708 	movt	r7, #8
   82a3c:	47b8      	blx	r7
            break;
   82a3e:	e03b      	b.n	82ab8 <SCPI_RegSet+0xec>
        case SCPI_REG_ESE:
            regUpdate(context, SCPI_REG_ESR);
   82a40:	f04f 0102 	mov.w	r1, #2
   82a44:	f642 3209 	movw	r2, #11017	; 0x2b09
   82a48:	f2c0 0208 	movt	r2, #8
   82a4c:	4790      	blx	r2
            break;
   82a4e:	e033      	b.n	82ab8 <SCPI_RegSet+0xec>
        case SCPI_REG_QUES:
            regUpdateSTB(context, val, SCPI_REG_QUESE, STB_QES);
   82a50:	4611      	mov	r1, r2
   82a52:	f04f 0207 	mov.w	r2, #7
   82a56:	f04f 0308 	mov.w	r3, #8
   82a5a:	f642 1799 	movw	r7, #10649	; 0x2999
   82a5e:	f2c0 0708 	movt	r7, #8
   82a62:	47b8      	blx	r7
            break;
   82a64:	e028      	b.n	82ab8 <SCPI_RegSet+0xec>
        case SCPI_REG_QUESE:
            regUpdate(context, SCPI_REG_QUES);
   82a66:	f04f 0106 	mov.w	r1, #6
   82a6a:	f642 3209 	movw	r2, #11017	; 0x2b09
   82a6e:	f2c0 0208 	movt	r2, #8
   82a72:	4790      	blx	r2
            break;
   82a74:	e020      	b.n	82ab8 <SCPI_RegSet+0xec>
        case SCPI_REG_OPER:
            regUpdateSTB(context, val, SCPI_REG_OPERE, STB_OPS);
   82a76:	4611      	mov	r1, r2
   82a78:	f04f 0205 	mov.w	r2, #5
   82a7c:	f04f 0380 	mov.w	r3, #128	; 0x80
   82a80:	f642 1799 	movw	r7, #10649	; 0x2999
   82a84:	f2c0 0708 	movt	r7, #8
   82a88:	47b8      	blx	r7
            break;
   82a8a:	e015      	b.n	82ab8 <SCPI_RegSet+0xec>
        case SCPI_REG_OPERE:
            regUpdate(context, SCPI_REG_OPER);
   82a8c:	f04f 0104 	mov.w	r1, #4
   82a90:	f642 3309 	movw	r3, #11017	; 0x2b09
   82a94:	f2c0 0308 	movt	r3, #8
   82a98:	4798      	blx	r3
            break;
   82a9a:	e00d      	b.n	82ab8 <SCPI_RegSet+0xec>
            /* nothing to do */
            break;
    }

    /* set updated register value */
    context->registers[name] = val;
   82a9c:	6b00      	ldr	r0, [r0, #48]	; 0x30
   82a9e:	f820 2014 	strh.w	r2, [r0, r4, lsl #1]
   82aa2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 * @param context
 * @param ctrl number of controll message
 * @param value value of related register
 */
static size_t writeControl(scpi_t * context, scpi_ctrl_name_t ctrl, scpi_reg_val_t val) {
    if (context && context->interface && context->interface->control) {
   82aa4:	69e9      	ldr	r1, [r5, #28]
   82aa6:	b1c9      	cbz	r1, 82adc <SCPI_RegSet+0x110>
   82aa8:	688b      	ldr	r3, [r1, #8]
   82aaa:	b1bb      	cbz	r3, 82adc <SCPI_RegSet+0x110>
        return context->interface->control(context, ctrl, val);
   82aac:	4628      	mov	r0, r5
   82aae:	f04f 0101 	mov.w	r1, #1
   82ab2:	4798      	blx	r3
   82ab4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
                /* avoid sending SRQ if nothing has changed */
                if (old_val != val) {
                    srq = TRUE;
                }
            } else {
                val &= ~STB_SRQ;
   82ab6:	460e      	mov	r6, r1
            /* nothing to do */
            break;
    }

    /* set updated register value */
    context->registers[name] = val;
   82ab8:	6b28      	ldr	r0, [r5, #48]	; 0x30
   82aba:	f820 6014 	strh.w	r6, [r0, r4, lsl #1]
   82abe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   82ac0:	6b2b      	ldr	r3, [r5, #48]	; 0x30
   82ac2:	f823 6014 	strh.w	r6, [r3, r4, lsl #1]

    if (srq) {
        writeControl(context, SCPI_CTRL_SRQ, SCPI_RegGet(context, SCPI_REG_STB));
   82ac6:	4628      	mov	r0, r5
   82ac8:	f04f 0100 	mov.w	r1, #0
   82acc:	f642 1255 	movw	r2, #10581	; 0x2955
   82ad0:	f2c0 0208 	movt	r2, #8
   82ad4:	4790      	blx	r2
   82ad6:	4602      	mov	r2, r0
 * @param context
 * @param ctrl number of controll message
 * @param value value of related register
 */
static size_t writeControl(scpi_t * context, scpi_ctrl_name_t ctrl, scpi_reg_val_t val) {
    if (context && context->interface && context->interface->control) {
   82ad8:	2d00      	cmp	r5, #0
   82ada:	d1e3      	bne.n	82aa4 <SCPI_RegSet+0xd8>
   82adc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   82ade:	bf00      	nop

00082ae0 <SCPI_RegSetBits>:
/**
 * Set register bits
 * @param name - register name
 * @param bits bit mask
 */
void SCPI_RegSetBits(scpi_t * context, scpi_reg_name_t name, scpi_reg_val_t bits) {
   82ae0:	b570      	push	{r4, r5, r6, lr}
   82ae2:	4605      	mov	r5, r0
   82ae4:	460c      	mov	r4, r1
   82ae6:	4616      	mov	r6, r2
    SCPI_RegSet(context, name, SCPI_RegGet(context, name) | bits);
   82ae8:	f642 1355 	movw	r3, #10581	; 0x2955
   82aec:	f2c0 0308 	movt	r3, #8
   82af0:	4798      	blx	r3
   82af2:	ea40 0206 	orr.w	r2, r0, r6
   82af6:	4628      	mov	r0, r5
   82af8:	4621      	mov	r1, r4
   82afa:	b292      	uxth	r2, r2
   82afc:	f642 13cd 	movw	r3, #10701	; 0x29cd
   82b00:	f2c0 0308 	movt	r3, #8
   82b04:	4798      	blx	r3
   82b06:	bd70      	pop	{r4, r5, r6, pc}

00082b08 <regUpdate>:
/**
 * Update register value
 * @param context
 * @param name - register name
 */
static void regUpdate(scpi_t * context, scpi_reg_name_t name) {
   82b08:	b538      	push	{r3, r4, r5, lr}
   82b0a:	4605      	mov	r5, r0
   82b0c:	460c      	mov	r4, r1
    SCPI_RegSet(context, name, SCPI_RegGet(context, name));
   82b0e:	f642 1355 	movw	r3, #10581	; 0x2955
   82b12:	f2c0 0308 	movt	r3, #8
   82b16:	4798      	blx	r3
   82b18:	4602      	mov	r2, r0
   82b1a:	4628      	mov	r0, r5
   82b1c:	4621      	mov	r1, r4
   82b1e:	f642 13cd 	movw	r3, #10701	; 0x29cd
   82b22:	f2c0 0308 	movt	r3, #8
   82b26:	4798      	blx	r3
   82b28:	bd38      	pop	{r3, r4, r5, pc}
   82b2a:	bf00      	nop

00082b2c <SCPI_EventClear>:

/**
 * Clear event register
 * @param context
 */
void SCPI_EventClear(scpi_t * context) {
   82b2c:	b508      	push	{r3, lr}
    /* TODO */
    SCPI_RegSet(context, SCPI_REG_ESR, 0);
   82b2e:	f04f 0102 	mov.w	r1, #2
   82b32:	f04f 0200 	mov.w	r2, #0
   82b36:	f642 13cd 	movw	r3, #10701	; 0x29cd
   82b3a:	f2c0 0308 	movt	r3, #8
   82b3e:	4798      	blx	r3
   82b40:	bd08      	pop	{r3, pc}
   82b42:	bf00      	nop

00082b44 <SCPI_CoreCls>:
 * *CLS - This command clears all status data structures in a device. 
 *        For a device which minimally complies with SCPI. (SCPI std 4.1.3.2)
 * @param context
 * @return 
 */
scpi_result_t SCPI_CoreCls(scpi_t * context) {
   82b44:	b538      	push	{r3, r4, r5, lr}
   82b46:	4604      	mov	r4, r0
    SCPI_EventClear(context);
   82b48:	f642 332d 	movw	r3, #11053	; 0x2b2d
   82b4c:	f2c0 0308 	movt	r3, #8
   82b50:	4798      	blx	r3
    SCPI_ErrorClear(context);
   82b52:	4620      	mov	r0, r4
   82b54:	f242 6165 	movw	r1, #9829	; 0x2665
   82b58:	f2c0 0108 	movt	r1, #8
   82b5c:	4788      	blx	r1
    SCPI_RegSet(context, SCPI_REG_OPER, 0);
   82b5e:	4620      	mov	r0, r4
   82b60:	f04f 0104 	mov.w	r1, #4
   82b64:	f04f 0200 	mov.w	r2, #0
   82b68:	f642 15cd 	movw	r5, #10701	; 0x29cd
   82b6c:	f2c0 0508 	movt	r5, #8
   82b70:	47a8      	blx	r5
    SCPI_RegSet(context, SCPI_REG_QUES, 0);
   82b72:	4620      	mov	r0, r4
   82b74:	f04f 0106 	mov.w	r1, #6
   82b78:	f04f 0200 	mov.w	r2, #0
   82b7c:	47a8      	blx	r5
    return SCPI_RES_OK;
}
   82b7e:	f04f 0001 	mov.w	r0, #1
   82b82:	bd38      	pop	{r3, r4, r5, pc}

00082b84 <SCPI_CoreEse>:
/**
 * *ESE
 * @param context
 * @return 
 */
scpi_result_t SCPI_CoreEse(scpi_t * context) {
   82b84:	b510      	push	{r4, lr}
   82b86:	b082      	sub	sp, #8
   82b88:	4604      	mov	r4, r0
    int32_t new_ESE;
    if (SCPI_ParamInt(context, &new_ESE, TRUE)) {
   82b8a:	a901      	add	r1, sp, #4
   82b8c:	f04f 0201 	mov.w	r2, #1
   82b90:	f243 3369 	movw	r3, #13161	; 0x3369
   82b94:	f2c0 0308 	movt	r3, #8
   82b98:	4798      	blx	r3
   82b9a:	b148      	cbz	r0, 82bb0 <SCPI_CoreEse+0x2c>
        SCPI_RegSet(context, SCPI_REG_ESE, new_ESE);
   82b9c:	4620      	mov	r0, r4
   82b9e:	f04f 0103 	mov.w	r1, #3
   82ba2:	f8bd 2004 	ldrh.w	r2, [sp, #4]
   82ba6:	f642 13cd 	movw	r3, #10701	; 0x29cd
   82baa:	f2c0 0308 	movt	r3, #8
   82bae:	4798      	blx	r3
    }
    return SCPI_RES_OK;
}
   82bb0:	f04f 0001 	mov.w	r0, #1
   82bb4:	b002      	add	sp, #8
   82bb6:	bd10      	pop	{r4, pc}

00082bb8 <SCPI_CoreEseQ>:
/**
 * *ESE?
 * @param context
 * @return 
 */
scpi_result_t SCPI_CoreEseQ(scpi_t * context) {
   82bb8:	b510      	push	{r4, lr}
   82bba:	4604      	mov	r4, r0
    SCPI_ResultInt(context, SCPI_RegGet(context, SCPI_REG_ESE));
   82bbc:	f04f 0103 	mov.w	r1, #3
   82bc0:	f642 1355 	movw	r3, #10581	; 0x2955
   82bc4:	f2c0 0308 	movt	r3, #8
   82bc8:	4798      	blx	r3
   82bca:	4601      	mov	r1, r0
   82bcc:	4620      	mov	r0, r4
   82bce:	f243 2251 	movw	r2, #12881	; 0x3251
   82bd2:	f2c0 0208 	movt	r2, #8
   82bd6:	4790      	blx	r2
    return SCPI_RES_OK;
}
   82bd8:	f04f 0001 	mov.w	r0, #1
   82bdc:	bd10      	pop	{r4, pc}
   82bde:	bf00      	nop

00082be0 <SCPI_CoreEsrQ>:
/**
 * *ESR?
 * @param context
 * @return 
 */
scpi_result_t SCPI_CoreEsrQ(scpi_t * context) {
   82be0:	b510      	push	{r4, lr}
   82be2:	4604      	mov	r4, r0
    SCPI_ResultInt(context, SCPI_RegGet(context, SCPI_REG_ESR));
   82be4:	f04f 0102 	mov.w	r1, #2
   82be8:	f642 1355 	movw	r3, #10581	; 0x2955
   82bec:	f2c0 0308 	movt	r3, #8
   82bf0:	4798      	blx	r3
   82bf2:	4601      	mov	r1, r0
   82bf4:	4620      	mov	r0, r4
   82bf6:	f243 2251 	movw	r2, #12881	; 0x3251
   82bfa:	f2c0 0208 	movt	r2, #8
   82bfe:	4790      	blx	r2
    SCPI_RegSet(context, SCPI_REG_ESR, 0);
   82c00:	4620      	mov	r0, r4
   82c02:	f04f 0102 	mov.w	r1, #2
   82c06:	f04f 0200 	mov.w	r2, #0
   82c0a:	f642 13cd 	movw	r3, #10701	; 0x29cd
   82c0e:	f2c0 0308 	movt	r3, #8
   82c12:	4798      	blx	r3
    return SCPI_RES_OK;
}
   82c14:	f04f 0001 	mov.w	r0, #1
   82c18:	bd10      	pop	{r4, pc}
   82c1a:	bf00      	nop

00082c1c <SCPI_CoreIdnQ>:
/**
 * *IDN?
 * @param context
 * @return 
 */
scpi_result_t SCPI_CoreIdnQ(scpi_t * context) {
   82c1c:	b538      	push	{r3, r4, r5, lr}
   82c1e:	4605      	mov	r5, r0
    SCPI_ResultString(context, SCPI_MANUFACTURE);
   82c20:	f64c 11fc 	movw	r1, #51708	; 0xc9fc
   82c24:	f2c0 0108 	movt	r1, #8
   82c28:	f243 2411 	movw	r4, #12817	; 0x3211
   82c2c:	f2c0 0408 	movt	r4, #8
   82c30:	47a0      	blx	r4
    SCPI_ResultString(context, SCPI_DEV_NAME);
   82c32:	4628      	mov	r0, r5
   82c34:	f64c 2104 	movw	r1, #51716	; 0xca04
   82c38:	f2c0 0108 	movt	r1, #8
   82c3c:	47a0      	blx	r4
    SCPI_ResultString(context, SCPI_DEV_VERSION);
   82c3e:	4628      	mov	r0, r5
   82c40:	f64c 2124 	movw	r1, #51748	; 0xca24
   82c44:	f2c0 0108 	movt	r1, #8
   82c48:	47a0      	blx	r4
    return SCPI_RES_OK;
}
   82c4a:	f04f 0001 	mov.w	r0, #1
   82c4e:	bd38      	pop	{r3, r4, r5, pc}

00082c50 <SCPI_CoreOpc>:
/**
 * *OPC
 * @param context
 * @return 
 */
scpi_result_t SCPI_CoreOpc(scpi_t * context) {
   82c50:	b508      	push	{r3, lr}
    SCPI_RegSetBits(context, SCPI_REG_ESR, ESR_OPC);
   82c52:	f04f 0102 	mov.w	r1, #2
   82c56:	f04f 0201 	mov.w	r2, #1
   82c5a:	f642 23e1 	movw	r3, #10977	; 0x2ae1
   82c5e:	f2c0 0308 	movt	r3, #8
   82c62:	4798      	blx	r3
    return SCPI_RES_OK;
}
   82c64:	f04f 0001 	mov.w	r0, #1
   82c68:	bd08      	pop	{r3, pc}
   82c6a:	bf00      	nop

00082c6c <SCPI_CoreOpcQ>:
/**
 * *OPC?
 * @param context
 * @return 
 */
scpi_result_t SCPI_CoreOpcQ(scpi_t * context) {
   82c6c:	b508      	push	{r3, lr}
    /* Operation is always completed */
    SCPI_ResultInt(context, 1);
   82c6e:	f04f 0101 	mov.w	r1, #1
   82c72:	f243 2351 	movw	r3, #12881	; 0x3251
   82c76:	f2c0 0308 	movt	r3, #8
   82c7a:	4798      	blx	r3
    return SCPI_RES_OK;
}
   82c7c:	f04f 0001 	mov.w	r0, #1
   82c80:	bd08      	pop	{r3, pc}
   82c82:	bf00      	nop

00082c84 <SCPI_CoreRst>:
/**
 * *RST
 * @param context
 * @return 
 */
scpi_result_t SCPI_CoreRst(scpi_t * context) {
   82c84:	b508      	push	{r3, lr}
    if (context && context->interface && context->interface->reset) {
   82c86:	b128      	cbz	r0, 82c94 <SCPI_CoreRst+0x10>
   82c88:	69c3      	ldr	r3, [r0, #28]
   82c8a:	b133      	cbz	r3, 82c9a <SCPI_CoreRst+0x16>
   82c8c:	6919      	ldr	r1, [r3, #16]
   82c8e:	b139      	cbz	r1, 82ca0 <SCPI_CoreRst+0x1c>
        return context->interface->reset(context);
   82c90:	4788      	blx	r1
   82c92:	e007      	b.n	82ca4 <SCPI_CoreRst+0x20>
    }
    return SCPI_RES_OK;
   82c94:	f04f 0001 	mov.w	r0, #1
   82c98:	e004      	b.n	82ca4 <SCPI_CoreRst+0x20>
   82c9a:	f04f 0001 	mov.w	r0, #1
   82c9e:	e001      	b.n	82ca4 <SCPI_CoreRst+0x20>
   82ca0:	f04f 0001 	mov.w	r0, #1
}
   82ca4:	b240      	sxtb	r0, r0
   82ca6:	bd08      	pop	{r3, pc}

00082ca8 <SCPI_CoreSre>:
/**
 * *SRE
 * @param context
 * @return 
 */
scpi_result_t SCPI_CoreSre(scpi_t * context) {
   82ca8:	b510      	push	{r4, lr}
   82caa:	b082      	sub	sp, #8
   82cac:	4604      	mov	r4, r0
    int32_t new_SRE;
    if (SCPI_ParamInt(context, &new_SRE, TRUE)) {
   82cae:	a901      	add	r1, sp, #4
   82cb0:	f04f 0201 	mov.w	r2, #1
   82cb4:	f243 3369 	movw	r3, #13161	; 0x3369
   82cb8:	f2c0 0308 	movt	r3, #8
   82cbc:	4798      	blx	r3
   82cbe:	b148      	cbz	r0, 82cd4 <SCPI_CoreSre+0x2c>
        SCPI_RegSet(context, SCPI_REG_SRE, new_SRE);
   82cc0:	4620      	mov	r0, r4
   82cc2:	f04f 0101 	mov.w	r1, #1
   82cc6:	f8bd 2004 	ldrh.w	r2, [sp, #4]
   82cca:	f642 13cd 	movw	r3, #10701	; 0x29cd
   82cce:	f2c0 0308 	movt	r3, #8
   82cd2:	4798      	blx	r3
    }
    return SCPI_RES_OK;
}
   82cd4:	f04f 0001 	mov.w	r0, #1
   82cd8:	b002      	add	sp, #8
   82cda:	bd10      	pop	{r4, pc}

00082cdc <SCPI_CoreSreQ>:
/**
 * *SRE?
 * @param context
 * @return 
 */
scpi_result_t SCPI_CoreSreQ(scpi_t * context) {
   82cdc:	b510      	push	{r4, lr}
   82cde:	4604      	mov	r4, r0
    SCPI_ResultInt(context, SCPI_RegGet(context, SCPI_REG_SRE));
   82ce0:	f04f 0101 	mov.w	r1, #1
   82ce4:	f642 1355 	movw	r3, #10581	; 0x2955
   82ce8:	f2c0 0308 	movt	r3, #8
   82cec:	4798      	blx	r3
   82cee:	4601      	mov	r1, r0
   82cf0:	4620      	mov	r0, r4
   82cf2:	f243 2251 	movw	r2, #12881	; 0x3251
   82cf6:	f2c0 0208 	movt	r2, #8
   82cfa:	4790      	blx	r2
    return SCPI_RES_OK;
}
   82cfc:	f04f 0001 	mov.w	r0, #1
   82d00:	bd10      	pop	{r4, pc}
   82d02:	bf00      	nop

00082d04 <SCPI_CoreStbQ>:
/**
 * *STB?
 * @param context
 * @return 
 */
scpi_result_t SCPI_CoreStbQ(scpi_t * context) {
   82d04:	b510      	push	{r4, lr}
   82d06:	4604      	mov	r4, r0
    SCPI_ResultInt(context, SCPI_RegGet(context, SCPI_REG_STB));
   82d08:	f04f 0100 	mov.w	r1, #0
   82d0c:	f642 1355 	movw	r3, #10581	; 0x2955
   82d10:	f2c0 0308 	movt	r3, #8
   82d14:	4798      	blx	r3
   82d16:	4601      	mov	r1, r0
   82d18:	4620      	mov	r0, r4
   82d1a:	f243 2251 	movw	r2, #12881	; 0x3251
   82d1e:	f2c0 0208 	movt	r2, #8
   82d22:	4790      	blx	r2
    return SCPI_RES_OK;
}
   82d24:	f04f 0001 	mov.w	r0, #1
   82d28:	bd10      	pop	{r4, pc}
   82d2a:	bf00      	nop

00082d2c <SCPI_CoreTstQ>:
/**
 * *TST?
 * @param context
 * @return 
 */
scpi_result_t SCPI_CoreTstQ(scpi_t * context) {
   82d2c:	b510      	push	{r4, lr}
    int result = 0;
    if (context && context->interface && context->interface->test) {
   82d2e:	4604      	mov	r4, r0
   82d30:	b130      	cbz	r0, 82d40 <SCPI_CoreTstQ+0x14>
   82d32:	69c3      	ldr	r3, [r0, #28]
   82d34:	b13b      	cbz	r3, 82d46 <SCPI_CoreTstQ+0x1a>
   82d36:	6959      	ldr	r1, [r3, #20]
   82d38:	b141      	cbz	r1, 82d4c <SCPI_CoreTstQ+0x20>
        result = context->interface->test(context);
   82d3a:	4788      	blx	r1
   82d3c:	4601      	mov	r1, r0
   82d3e:	e007      	b.n	82d50 <SCPI_CoreTstQ+0x24>
 * *TST?
 * @param context
 * @return 
 */
scpi_result_t SCPI_CoreTstQ(scpi_t * context) {
    int result = 0;
   82d40:	f04f 0100 	mov.w	r1, #0
   82d44:	e004      	b.n	82d50 <SCPI_CoreTstQ+0x24>
   82d46:	f04f 0100 	mov.w	r1, #0
   82d4a:	e001      	b.n	82d50 <SCPI_CoreTstQ+0x24>
   82d4c:	f04f 0100 	mov.w	r1, #0
    if (context && context->interface && context->interface->test) {
        result = context->interface->test(context);
    }
    SCPI_ResultInt(context, result);
   82d50:	4620      	mov	r0, r4
   82d52:	f243 2251 	movw	r2, #12881	; 0x3251
   82d56:	f2c0 0208 	movt	r2, #8
   82d5a:	4790      	blx	r2
    return SCPI_RES_OK;
}
   82d5c:	f04f 0001 	mov.w	r0, #1
   82d60:	bd10      	pop	{r4, pc}
   82d62:	bf00      	nop

00082d64 <SCPI_CoreWai>:
 */
scpi_result_t SCPI_CoreWai(scpi_t * context) {
    (void) context;
    /* NOP */
    return SCPI_RES_OK;
}
   82d64:	f04f 0001 	mov.w	r0, #1
   82d68:	4770      	bx	lr
   82d6a:	bf00      	nop

00082d6c <SCPI_StubQ>:
/**
 * Query command stub function
 * @param context
 * @return 
 */
scpi_result_t SCPI_StubQ(scpi_t * context) {
   82d6c:	b508      	push	{r3, lr}
    SCPI_ResultString(context, "");
   82d6e:	f64c 5154 	movw	r1, #52564	; 0xcd54
   82d72:	f2c0 0108 	movt	r1, #8
   82d76:	f243 2311 	movw	r3, #12817	; 0x3211
   82d7a:	f2c0 0308 	movt	r3, #8
   82d7e:	4798      	blx	r3
    return SCPI_RES_OK;
}
   82d80:	f04f 0001 	mov.w	r0, #1
   82d84:	bd08      	pop	{r3, pc}
   82d86:	bf00      	nop

00082d88 <SCPI_SystemVersionQ>:
/**
 * SYSTem:VERSion?
 * @param context
 * @return 
 */
scpi_result_t SCPI_SystemVersionQ(scpi_t * context) {
   82d88:	b508      	push	{r3, lr}
    SCPI_ResultString(context, SCPI_DEV_VERSION);
   82d8a:	f64c 2124 	movw	r1, #51748	; 0xca24
   82d8e:	f2c0 0108 	movt	r1, #8
   82d92:	f243 2311 	movw	r3, #12817	; 0x3211
   82d96:	f2c0 0308 	movt	r3, #8
   82d9a:	4798      	blx	r3
    return SCPI_RES_OK;
}
   82d9c:	f04f 0001 	mov.w	r0, #1
   82da0:	bd08      	pop	{r3, pc}
   82da2:	bf00      	nop

00082da4 <SCPI_SystemErrorNextQ>:
/**
 * SYSTem:ERRor[:NEXT]?
 * @param context
 * @return 
 */
scpi_result_t SCPI_SystemErrorNextQ(scpi_t * context) {
   82da4:	b538      	push	{r3, r4, r5, lr}
   82da6:	4604      	mov	r4, r0
    int16_t err = SCPI_ErrorPop(context);
   82da8:	f242 6375 	movw	r3, #9845	; 0x2675
   82dac:	f2c0 0308 	movt	r3, #8
   82db0:	4798      	blx	r3
   82db2:	4605      	mov	r5, r0

    SCPI_ResultInt(context, err);
   82db4:	4620      	mov	r0, r4
   82db6:	4629      	mov	r1, r5
   82db8:	f243 2251 	movw	r2, #12881	; 0x3251
   82dbc:	f2c0 0208 	movt	r2, #8
   82dc0:	4790      	blx	r2
    SCPI_ResultText(context, SCPI_ErrorTranslate(err));
   82dc2:	4628      	mov	r0, r5
   82dc4:	f242 71e9 	movw	r1, #10217	; 0x27e9
   82dc8:	f2c0 0108 	movt	r1, #8
   82dcc:	4788      	blx	r1
   82dce:	4601      	mov	r1, r0
   82dd0:	4620      	mov	r0, r4
   82dd2:	f243 2399 	movw	r3, #12953	; 0x3299
   82dd6:	f2c0 0308 	movt	r3, #8
   82dda:	4798      	blx	r3

    return SCPI_RES_OK;
}
   82ddc:	f04f 0001 	mov.w	r0, #1
   82de0:	bd38      	pop	{r3, r4, r5, pc}
   82de2:	bf00      	nop

00082de4 <SCPI_SystemErrorCountQ>:
/**
 * SYSTem:ERRor:COUNt?
 * @param context
 * @return 
 */
scpi_result_t SCPI_SystemErrorCountQ(scpi_t * context) {
   82de4:	b510      	push	{r4, lr}
   82de6:	4604      	mov	r4, r0
    SCPI_ResultInt(context, SCPI_ErrorCount(context));
   82de8:	f242 6399 	movw	r3, #9881	; 0x2699
   82dec:	f2c0 0308 	movt	r3, #8
   82df0:	4798      	blx	r3
   82df2:	4601      	mov	r1, r0
   82df4:	4620      	mov	r0, r4
   82df6:	f243 2251 	movw	r2, #12881	; 0x3251
   82dfa:	f2c0 0208 	movt	r2, #8
   82dfe:	4790      	blx	r2

    return SCPI_RES_OK;
}
   82e00:	f04f 0001 	mov.w	r0, #1
   82e04:	bd10      	pop	{r4, pc}
   82e06:	bf00      	nop

00082e08 <SCPI_StatusQuestionableEventQ>:
/**
 * STATus:QUEStionable[:EVENt]?
 * @param context
 * @return 
 */
scpi_result_t SCPI_StatusQuestionableEventQ(scpi_t * context) {
   82e08:	b510      	push	{r4, lr}
   82e0a:	4604      	mov	r4, r0
    /* return value */
    SCPI_ResultInt(context, SCPI_RegGet(context, SCPI_REG_QUES));
   82e0c:	f04f 0106 	mov.w	r1, #6
   82e10:	f642 1355 	movw	r3, #10581	; 0x2955
   82e14:	f2c0 0308 	movt	r3, #8
   82e18:	4798      	blx	r3
   82e1a:	4601      	mov	r1, r0
   82e1c:	4620      	mov	r0, r4
   82e1e:	f243 2251 	movw	r2, #12881	; 0x3251
   82e22:	f2c0 0208 	movt	r2, #8
   82e26:	4790      	blx	r2

    /* clear register */
    SCPI_RegSet(context, SCPI_REG_QUES, 0);
   82e28:	4620      	mov	r0, r4
   82e2a:	f04f 0106 	mov.w	r1, #6
   82e2e:	f04f 0200 	mov.w	r2, #0
   82e32:	f642 13cd 	movw	r3, #10701	; 0x29cd
   82e36:	f2c0 0308 	movt	r3, #8
   82e3a:	4798      	blx	r3

    return SCPI_RES_OK;
}
   82e3c:	f04f 0001 	mov.w	r0, #1
   82e40:	bd10      	pop	{r4, pc}
   82e42:	bf00      	nop

00082e44 <SCPI_StatusQuestionableEnableQ>:
/**
 * STATus:QUEStionable:ENABle?
 * @param context
 * @return 
 */
scpi_result_t SCPI_StatusQuestionableEnableQ(scpi_t * context) {
   82e44:	b510      	push	{r4, lr}
   82e46:	4604      	mov	r4, r0
    /* return value */
    SCPI_ResultInt(context, SCPI_RegGet(context, SCPI_REG_QUESE));
   82e48:	f04f 0107 	mov.w	r1, #7
   82e4c:	f642 1355 	movw	r3, #10581	; 0x2955
   82e50:	f2c0 0308 	movt	r3, #8
   82e54:	4798      	blx	r3
   82e56:	4601      	mov	r1, r0
   82e58:	4620      	mov	r0, r4
   82e5a:	f243 2251 	movw	r2, #12881	; 0x3251
   82e5e:	f2c0 0208 	movt	r2, #8
   82e62:	4790      	blx	r2

    return SCPI_RES_OK;
}
   82e64:	f04f 0001 	mov.w	r0, #1
   82e68:	bd10      	pop	{r4, pc}
   82e6a:	bf00      	nop

00082e6c <SCPI_StatusQuestionableEnable>:
/**
 * STATus:QUEStionable:ENABle
 * @param context
 * @return 
 */
scpi_result_t SCPI_StatusQuestionableEnable(scpi_t * context) {
   82e6c:	b510      	push	{r4, lr}
   82e6e:	b082      	sub	sp, #8
   82e70:	4604      	mov	r4, r0
    int32_t new_QUESE;
    if (SCPI_ParamInt(context, &new_QUESE, TRUE)) {
   82e72:	a901      	add	r1, sp, #4
   82e74:	f04f 0201 	mov.w	r2, #1
   82e78:	f243 3369 	movw	r3, #13161	; 0x3369
   82e7c:	f2c0 0308 	movt	r3, #8
   82e80:	4798      	blx	r3
   82e82:	b148      	cbz	r0, 82e98 <SCPI_StatusQuestionableEnable+0x2c>
        SCPI_RegSet(context, SCPI_REG_QUESE, new_QUESE);
   82e84:	4620      	mov	r0, r4
   82e86:	f04f 0107 	mov.w	r1, #7
   82e8a:	f8bd 2004 	ldrh.w	r2, [sp, #4]
   82e8e:	f642 13cd 	movw	r3, #10701	; 0x29cd
   82e92:	f2c0 0308 	movt	r3, #8
   82e96:	4798      	blx	r3
    }
    return SCPI_RES_OK;
}
   82e98:	f04f 0001 	mov.w	r0, #1
   82e9c:	b002      	add	sp, #8
   82e9e:	bd10      	pop	{r4, pc}

00082ea0 <SCPI_StatusPreset>:
/**
 * STATus:PRESet
 * @param context
 * @return 
 */
scpi_result_t SCPI_StatusPreset(scpi_t * context) {
   82ea0:	b508      	push	{r3, lr}
    /* clear STATUS:... */
    SCPI_RegSet(context, SCPI_REG_QUES, 0);
   82ea2:	f04f 0106 	mov.w	r1, #6
   82ea6:	f04f 0200 	mov.w	r2, #0
   82eaa:	f642 13cd 	movw	r3, #10701	; 0x29cd
   82eae:	f2c0 0308 	movt	r3, #8
   82eb2:	4798      	blx	r3
    return SCPI_RES_OK;
}
   82eb4:	f04f 0001 	mov.w	r0, #1
   82eb8:	bd08      	pop	{r3, pc}
   82eba:	bf00      	nop

00082ebc <writeData>:
 * @param context
 * @param data
 * @param len - lenght of data to be written
 * @return number of bytes written
 */
static size_t writeData(scpi_t * context, const char * data, size_t len) {
   82ebc:	b508      	push	{r3, lr}
    return context->interface->write(context, data, len);
   82ebe:	69c3      	ldr	r3, [r0, #28]
   82ec0:	685b      	ldr	r3, [r3, #4]
   82ec2:	4798      	blx	r3
}
   82ec4:	bd08      	pop	{r3, pc}
   82ec6:	bf00      	nop

00082ec8 <writeDelimiter>:
/**
 * Write result delimiter to output
 * @param context
 * @return number of bytes written
 */
static size_t writeDelimiter(scpi_t * context) {
   82ec8:	b508      	push	{r3, lr}
    if (context->output_count > 0) {
   82eca:	6a03      	ldr	r3, [r0, #32]
   82ecc:	2b00      	cmp	r3, #0
   82ece:	dd0b      	ble.n	82ee8 <writeDelimiter+0x20>
        return writeData(context, ", ", 2);
   82ed0:	f64c 212c 	movw	r1, #51756	; 0xca2c
   82ed4:	f2c0 0108 	movt	r1, #8
   82ed8:	f04f 0202 	mov.w	r2, #2
   82edc:	f642 63bd 	movw	r3, #11965	; 0x2ebd
   82ee0:	f2c0 0308 	movt	r3, #8
   82ee4:	4798      	blx	r3
   82ee6:	bd08      	pop	{r3, pc}
    } else {
        return 0;
   82ee8:	f04f 0000 	mov.w	r0, #0
    }
}
   82eec:	bd08      	pop	{r3, pc}
   82eee:	bf00      	nop

00082ef0 <paramSkipBytes>:
 * Skip num bytes from the begginig of parameters
 * @param context
 * @param num
 */
void paramSkipBytes(scpi_t * context, size_t num) {
    if (context->paramlist.length < num) {
   82ef0:	6983      	ldr	r3, [r0, #24]
   82ef2:	4299      	cmp	r1, r3
   82ef4:	bf28      	it	cs
   82ef6:	4619      	movcs	r1, r3
        num = context->paramlist.length;
    }
    context->paramlist.parameters += num;
   82ef8:	6942      	ldr	r2, [r0, #20]
   82efa:	1852      	adds	r2, r2, r1
   82efc:	6142      	str	r2, [r0, #20]
    context->paramlist.length -= num;
   82efe:	1a59      	subs	r1, r3, r1
   82f00:	6181      	str	r1, [r0, #24]
   82f02:	4770      	bx	lr

00082f04 <paramSkipWhitespace>:

/**
 * Skip white spaces from the beggining of parameters
 * @param context
 */
void paramSkipWhitespace(scpi_t * context) {
   82f04:	b510      	push	{r4, lr}
   82f06:	4604      	mov	r4, r0
    size_t ws = skipWhitespace(context->paramlist.parameters, context->paramlist.length);
   82f08:	6940      	ldr	r0, [r0, #20]
   82f0a:	69a1      	ldr	r1, [r4, #24]
   82f0c:	f243 7351 	movw	r3, #14161	; 0x3751
   82f10:	f2c0 0308 	movt	r3, #8
   82f14:	4798      	blx	r3
   82f16:	4601      	mov	r1, r0
    paramSkipBytes(context, ws);
   82f18:	4620      	mov	r0, r4
   82f1a:	f642 62f1 	movw	r2, #12017	; 0x2ef1
   82f1e:	f2c0 0208 	movt	r2, #8
   82f22:	4790      	blx	r2
   82f24:	bd10      	pop	{r4, pc}
   82f26:	bf00      	nop

00082f28 <paramNext>:
 * Find next parameter
 * @param context
 * @param mandatory
 * @return 
 */
bool_t paramNext(scpi_t * context, bool_t mandatory) {
   82f28:	b538      	push	{r3, r4, r5, lr}
   82f2a:	4604      	mov	r4, r0
   82f2c:	460d      	mov	r5, r1
    paramSkipWhitespace(context);
   82f2e:	f642 7305 	movw	r3, #12037	; 0x2f05
   82f32:	f2c0 0308 	movt	r3, #8
   82f36:	4798      	blx	r3
    if (context->paramlist.length == 0) {
   82f38:	69a0      	ldr	r0, [r4, #24]
   82f3a:	b960      	cbnz	r0, 82f56 <paramNext+0x2e>
        if (mandatory) {
   82f3c:	2d00      	cmp	r5, #0
   82f3e:	d031      	beq.n	82fa4 <paramNext+0x7c>
            SCPI_ErrorPush(context, SCPI_ERROR_MISSING_PARAMETER);
   82f40:	4620      	mov	r0, r4
   82f42:	f06f 016c 	mvn.w	r1, #108	; 0x6c
   82f46:	f242 62bd 	movw	r2, #9917	; 0x26bd
   82f4a:	f2c0 0208 	movt	r2, #8
   82f4e:	4790      	blx	r2
        }
        return FALSE;
   82f50:	f04f 0000 	mov.w	r0, #0
   82f54:	bd38      	pop	{r3, r4, r5, pc}
    }
    if (context->input_count != 0) {
   82f56:	6a61      	ldr	r1, [r4, #36]	; 0x24
   82f58:	b1e9      	cbz	r1, 82f96 <paramNext+0x6e>
        if (context->paramlist.parameters[0] == ',') {
   82f5a:	6962      	ldr	r2, [r4, #20]
   82f5c:	7813      	ldrb	r3, [r2, #0]
   82f5e:	2b2c      	cmp	r3, #44	; 0x2c
   82f60:	d10e      	bne.n	82f80 <paramNext+0x58>
            paramSkipBytes(context, 1);
   82f62:	4620      	mov	r0, r4
   82f64:	f04f 0101 	mov.w	r1, #1
   82f68:	f642 63f1 	movw	r3, #12017	; 0x2ef1
   82f6c:	f2c0 0308 	movt	r3, #8
   82f70:	4798      	blx	r3
            paramSkipWhitespace(context);
   82f72:	4620      	mov	r0, r4
   82f74:	f642 7105 	movw	r1, #12037	; 0x2f05
   82f78:	f2c0 0108 	movt	r1, #8
   82f7c:	4788      	blx	r1
   82f7e:	e00a      	b.n	82f96 <paramNext+0x6e>
        } else {
            SCPI_ErrorPush(context, SCPI_ERROR_INVALID_SEPARATOR);
   82f80:	4620      	mov	r0, r4
   82f82:	f06f 0166 	mvn.w	r1, #102	; 0x66
   82f86:	f242 62bd 	movw	r2, #9917	; 0x26bd
   82f8a:	f2c0 0208 	movt	r2, #8
   82f8e:	4790      	blx	r2
            return FALSE;
   82f90:	f04f 0000 	mov.w	r0, #0
   82f94:	bd38      	pop	{r3, r4, r5, pc}
        }
    }
    context->input_count++;
   82f96:	6a60      	ldr	r0, [r4, #36]	; 0x24
   82f98:	f100 0001 	add.w	r0, r0, #1
   82f9c:	6260      	str	r0, [r4, #36]	; 0x24
    return TRUE;
   82f9e:	f04f 0001 	mov.w	r0, #1
   82fa2:	bd38      	pop	{r3, r4, r5, pc}
    paramSkipWhitespace(context);
    if (context->paramlist.length == 0) {
        if (mandatory) {
            SCPI_ErrorPush(context, SCPI_ERROR_MISSING_PARAMETER);
        }
        return FALSE;
   82fa4:	f04f 0000 	mov.w	r0, #0
            return FALSE;
        }
    }
    context->input_count++;
    return TRUE;
}
   82fa8:	bd38      	pop	{r3, r4, r5, pc}
   82faa:	bf00      	nop

00082fac <cmdlineSeparator>:
 * Find command line separator
 * @param cmd - input command
 * @param len - max search length
 * @return pointer to line separator or NULL
 */
const char * cmdlineSeparator(const char * cmd, size_t len) {
   82fac:	b508      	push	{r3, lr}
    return strnpbrk(cmd, len, ";\r\n");
   82fae:	f64c 2230 	movw	r2, #51760	; 0xca30
   82fb2:	f2c0 0208 	movt	r2, #8
   82fb6:	f243 33e1 	movw	r3, #13281	; 0x33e1
   82fba:	f2c0 0308 	movt	r3, #8
   82fbe:	4798      	blx	r3
}
   82fc0:	bd08      	pop	{r3, pc}
   82fc2:	bf00      	nop

00082fc4 <SCPI_Parse>:
 * @param context
 * @param data - complete command line
 * @param len - command line length
 * @return 1 if the last evaluated command was found
 */
int SCPI_Parse(scpi_t * context, const char * data, size_t len) {
   82fc4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   82fc8:	b083      	sub	sp, #12
    int result = 0;
    const char * cmdline_end = data + len;
   82fca:	eb01 0b02 	add.w	fp, r1, r2
    const char * cmdline_ptr = data;
    size_t cmd_len;
    size_t cmdline_len;

    if (context == NULL) {
   82fce:	4607      	mov	r7, r0
   82fd0:	2800      	cmp	r0, #0
   82fd2:	f000 809e 	beq.w	83112 <SCPI_Parse+0x14e>
        return -1;
    }

	
    while (cmdline_ptr < cmdline_end) {
   82fd6:	4559      	cmp	r1, fp
   82fd8:	f080 809e 	bcs.w	83118 <SCPI_Parse+0x154>
   82fdc:	460d      	mov	r5, r1
        if (cmd_len > 0) {
            if(findCommand(context, cmdline_ptr, cmdline_len, cmd_len)) {
                processCommand(context);
                result = 1;
            } else {
                SCPI_ErrorPush(context, SCPI_ERROR_UNDEFINED_HEADER);
   82fde:	f242 63bd 	movw	r3, #9917	; 0x26bd
   82fe2:	f2c0 0308 	movt	r3, #8
   82fe6:	9301      	str	r3, [sp, #4]
    }

	
    while (cmdline_ptr < cmdline_end) {
        result = 0;
        cmd_len = cmdTerminatorPos(cmdline_ptr, cmdline_end - cmdline_ptr);
   82fe8:	462c      	mov	r4, r5
   82fea:	ebc5 080b 	rsb	r8, r5, fp
 * @param cmd - input command
 * @param len - max search length
 * @return position of terminator or len
 */
size_t cmdTerminatorPos(const char * cmd, size_t len) {
    const char * terminator = strnpbrk(cmd, len, "; \r\n\t");
   82fee:	4628      	mov	r0, r5
   82ff0:	4641      	mov	r1, r8
   82ff2:	4a51      	ldr	r2, [pc, #324]	; (83138 <SCPI_Parse+0x174>)
   82ff4:	f243 36e1 	movw	r6, #13281	; 0x33e1
   82ff8:	f2c0 0608 	movt	r6, #8
   82ffc:	47b0      	blx	r6
    if (terminator == NULL) {
   82ffe:	b108      	cbz	r0, 83004 <SCPI_Parse+0x40>
        return len;
    } else {
        return terminator - cmd;
   83000:	1b46      	subs	r6, r0, r5
   83002:	e000      	b.n	83006 <SCPI_Parse+0x42>
 * @return position of terminator or len
 */
size_t cmdTerminatorPos(const char * cmd, size_t len) {
    const char * terminator = strnpbrk(cmd, len, "; \r\n\t");
    if (terminator == NULL) {
        return len;
   83004:	4646      	mov	r6, r8
 * @param cmd - input command
 * @param len - max search length
 * @return position of line separator or len
 */
size_t cmdlineSeparatorPos(const char * cmd, size_t len) {
    const char * separator = cmdlineSeparator(cmd, len);
   83006:	4628      	mov	r0, r5
   83008:	4641      	mov	r1, r8
   8300a:	f642 72ad 	movw	r2, #12205	; 0x2fad
   8300e:	f2c0 0208 	movt	r2, #8
   83012:	4790      	blx	r2
    if (separator == NULL) {
   83014:	b110      	cbz	r0, 8301c <SCPI_Parse+0x58>
        return len;
    } else {
        return separator - cmd;
   83016:	1b00      	subs	r0, r0, r4
   83018:	9000      	str	r0, [sp, #0]
   8301a:	e001      	b.n	83020 <SCPI_Parse+0x5c>
 * @return position of line separator or len
 */
size_t cmdlineSeparatorPos(const char * cmd, size_t len) {
    const char * separator = cmdlineSeparator(cmd, len);
    if (separator == NULL) {
        return len;
   8301c:	f8cd 8000 	str.w	r8, [sp]
	
    while (cmdline_ptr < cmdline_end) {
        result = 0;
        cmd_len = cmdTerminatorPos(cmdline_ptr, cmdline_end - cmdline_ptr);
        cmdline_len = cmdlineSeparatorPos(cmdline_ptr, cmdline_end - cmdline_ptr);
        if (cmd_len > 0) {
   83020:	2e00      	cmp	r6, #0
   83022:	d05f      	beq.n	830e4 <SCPI_Parse+0x120>
 */
static bool_t findCommand(scpi_t * context, const char * cmdline_ptr, size_t cmdline_len, size_t cmd_len) {
    int32_t i;
    const scpi_command_t * cmd;

    for (i = 0; context->cmdlist[i].pattern != NULL; i++) {
   83024:	f8d7 9000 	ldr.w	r9, [r7]
   83028:	f8d9 0000 	ldr.w	r0, [r9]
   8302c:	2800      	cmp	r0, #0
   8302e:	d076      	beq.n	8311e <SCPI_Parse+0x15a>
   83030:	f04f 0408 	mov.w	r4, #8
        cmd = &context->cmdlist[i];
        if (matchCommand(cmd->pattern, cmdline_ptr, cmd_len)) {
   83034:	f643 0aa5 	movw	sl, #14501	; 0x38a5
   83038:	f2c0 0a08 	movt	sl, #8
   8303c:	4629      	mov	r1, r5
   8303e:	4632      	mov	r2, r6
   83040:	47d0      	blx	sl
   83042:	b190      	cbz	r0, 8306a <SCPI_Parse+0xa6>
            context->paramlist.cmd = cmd;
   83044:	f8c7 9010 	str.w	r9, [r7, #16]
            context->paramlist.parameters = cmdline_ptr + cmd_len;
   83048:	19ab      	adds	r3, r5, r6
   8304a:	617b      	str	r3, [r7, #20]
            context->paramlist.length = cmdline_len - cmd_len;
   8304c:	9800      	ldr	r0, [sp, #0]
   8304e:	1b86      	subs	r6, r0, r6
   83050:	61be      	str	r6, [r7, #24]
 * @param context
 */
static void processCommand(scpi_t * context) {
    const scpi_command_t * cmd = context->paramlist.cmd;

    context->cmd_error = FALSE;
   83052:	f04f 0400 	mov.w	r4, #0
   83056:	f887 4028 	strb.w	r4, [r7, #40]	; 0x28
    context->output_count = 0;
   8305a:	f04f 0100 	mov.w	r1, #0
   8305e:	6239      	str	r1, [r7, #32]
    context->input_count = 0;
   83060:	6279      	str	r1, [r7, #36]	; 0x24

    SCPI_DEBUG_COMMAND(context);
    /* if callback exists - call command callback */
    if (cmd->callback != NULL) {
   83062:	f8d9 2004 	ldr.w	r2, [r9, #4]
   83066:	b94a      	cbnz	r2, 8307c <SCPI_Parse+0xb8>
   83068:	e014      	b.n	83094 <SCPI_Parse+0xd0>
 */
static bool_t findCommand(scpi_t * context, const char * cmdline_ptr, size_t cmdline_len, size_t cmd_len) {
    int32_t i;
    const scpi_command_t * cmd;

    for (i = 0; context->cmdlist[i].pattern != NULL; i++) {
   8306a:	6839      	ldr	r1, [r7, #0]
   8306c:	eb01 0904 	add.w	r9, r1, r4
   83070:	5908      	ldr	r0, [r1, r4]
   83072:	f104 0408 	add.w	r4, r4, #8
   83076:	2800      	cmp	r0, #0
   83078:	d1e0      	bne.n	8303c <SCPI_Parse+0x78>
   8307a:	e050      	b.n	8311e <SCPI_Parse+0x15a>
    context->input_count = 0;

    SCPI_DEBUG_COMMAND(context);
    /* if callback exists - call command callback */
    if (cmd->callback != NULL) {
        if ((cmd->callback(context) != SCPI_RES_OK) && !context->cmd_error) {
   8307c:	4638      	mov	r0, r7
   8307e:	4790      	blx	r2
   83080:	2801      	cmp	r0, #1
   83082:	d007      	beq.n	83094 <SCPI_Parse+0xd0>
   83084:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
   83088:	b923      	cbnz	r3, 83094 <SCPI_Parse+0xd0>
            SCPI_ErrorPush(context, SCPI_ERROR_EXECUTION_ERROR);
   8308a:	4638      	mov	r0, r7
   8308c:	f06f 01c7 	mvn.w	r1, #199	; 0xc7
   83090:	9c01      	ldr	r4, [sp, #4]
   83092:	47a0      	blx	r4
 * Conditionaly write "New Line"
 * @param context
 * @return number of characters written
 */
static size_t writeNewLine(scpi_t * context) {
    if (context->output_count > 0) {
   83094:	6a38      	ldr	r0, [r7, #32]
   83096:	2800      	cmp	r0, #0
   83098:	dd11      	ble.n	830be <SCPI_Parse+0xfa>
        size_t len;
        len = writeData(context, "\r\n", 2);
   8309a:	4638      	mov	r0, r7
   8309c:	f64c 5138 	movw	r1, #52536	; 0xcd38
   830a0:	f2c0 0108 	movt	r1, #8
   830a4:	f04f 0202 	mov.w	r2, #2
   830a8:	f642 63bd 	movw	r3, #11965	; 0x2ebd
   830ac:	f2c0 0308 	movt	r3, #8
   830b0:	4798      	blx	r3
 * Flush data to SCPI output
 * @param context
 * @return
 */
static int flushData(scpi_t * context) {
    if (context && context->interface && context->interface->flush) {
   830b2:	69f9      	ldr	r1, [r7, #28]
   830b4:	b119      	cbz	r1, 830be <SCPI_Parse+0xfa>
   830b6:	68ca      	ldr	r2, [r1, #12]
   830b8:	b10a      	cbz	r2, 830be <SCPI_Parse+0xfa>
        return context->interface->flush(context);
   830ba:	4638      	mov	r0, r7
   830bc:	4790      	blx	r2

    /* conditionaly write new line */
    writeNewLine(context);

    /* skip all whitespaces */
    paramSkipWhitespace(context);
   830be:	4638      	mov	r0, r7
   830c0:	f642 7405 	movw	r4, #12037	; 0x2f05
   830c4:	f2c0 0408 	movt	r4, #8
   830c8:	47a0      	blx	r4

    /* set error if command callback did not read all parameters */
    if (context->paramlist.length != 0 && !context->cmd_error) {
   830ca:	69b8      	ldr	r0, [r7, #24]
   830cc:	b168      	cbz	r0, 830ea <SCPI_Parse+0x126>
   830ce:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
   830d2:	b96b      	cbnz	r3, 830f0 <SCPI_Parse+0x12c>
        SCPI_ErrorPush(context, SCPI_ERROR_PARAMETER_NOT_ALLOWED);
   830d4:	4638      	mov	r0, r7
   830d6:	f06f 016b 	mvn.w	r1, #107	; 0x6b
   830da:	9a01      	ldr	r2, [sp, #4]
   830dc:	4790      	blx	r2
        cmd_len = cmdTerminatorPos(cmdline_ptr, cmdline_end - cmdline_ptr);
        cmdline_len = cmdlineSeparatorPos(cmdline_ptr, cmdline_end - cmdline_ptr);
        if (cmd_len > 0) {
            if(findCommand(context, cmdline_ptr, cmdline_len, cmd_len)) {
                processCommand(context);
                result = 1;
   830de:	f04f 0401 	mov.w	r4, #1
   830e2:	e007      	b.n	830f4 <SCPI_Parse+0x130>
        return -1;
    }

	
    while (cmdline_ptr < cmdline_end) {
        result = 0;
   830e4:	f04f 0400 	mov.w	r4, #0
   830e8:	e004      	b.n	830f4 <SCPI_Parse+0x130>
        cmd_len = cmdTerminatorPos(cmdline_ptr, cmdline_end - cmdline_ptr);
        cmdline_len = cmdlineSeparatorPos(cmdline_ptr, cmdline_end - cmdline_ptr);
        if (cmd_len > 0) {
            if(findCommand(context, cmdline_ptr, cmdline_len, cmd_len)) {
                processCommand(context);
                result = 1;
   830ea:	f04f 0401 	mov.w	r4, #1
   830ee:	e001      	b.n	830f4 <SCPI_Parse+0x130>
   830f0:	f04f 0401 	mov.w	r4, #1
 * @param cmd - input command
 * @param len - max search length
 * @return Pointer to next part of command
 */
const char * cmdlineNext(const char * cmd, size_t len) {
    const char * separator = cmdlineSeparator(cmd, len);
   830f4:	4628      	mov	r0, r5
   830f6:	4641      	mov	r1, r8
   830f8:	f642 73ad 	movw	r3, #12205	; 0x2fad
   830fc:	f2c0 0308 	movt	r3, #8
   83100:	4798      	blx	r3
    if (separator == NULL) {
        return cmd + len;
   83102:	4445      	add	r5, r8
 * @param len - max search length
 * @return Pointer to next part of command
 */
const char * cmdlineNext(const char * cmd, size_t len) {
    const char * separator = cmdlineSeparator(cmd, len);
    if (separator == NULL) {
   83104:	b108      	cbz	r0, 8310a <SCPI_Parse+0x146>
        return cmd + len;
    } else {
        return separator + 1;
   83106:	f100 0501 	add.w	r5, r0, #1
    if (context == NULL) {
        return -1;
    }

	
    while (cmdline_ptr < cmdline_end) {
   8310a:	45ab      	cmp	fp, r5
   8310c:	f63f af6c 	bhi.w	82fe8 <SCPI_Parse+0x24>
   83110:	e00d      	b.n	8312e <SCPI_Parse+0x16a>
    const char * cmdline_ptr = data;
    size_t cmd_len;
    size_t cmdline_len;

    if (context == NULL) {
        return -1;
   83112:	f04f 34ff 	mov.w	r4, #4294967295
   83116:	e00a      	b.n	8312e <SCPI_Parse+0x16a>
    }

	
    while (cmdline_ptr < cmdline_end) {
   83118:	f04f 0400 	mov.w	r4, #0
   8311c:	e007      	b.n	8312e <SCPI_Parse+0x16a>
        if (cmd_len > 0) {
            if(findCommand(context, cmdline_ptr, cmdline_len, cmd_len)) {
                processCommand(context);
                result = 1;
            } else {
                SCPI_ErrorPush(context, SCPI_ERROR_UNDEFINED_HEADER);
   8311e:	4638      	mov	r0, r7
   83120:	f06f 0170 	mvn.w	r1, #112	; 0x70
   83124:	9a01      	ldr	r2, [sp, #4]
   83126:	4790      	blx	r2
        return -1;
    }

	
    while (cmdline_ptr < cmdline_end) {
        result = 0;
   83128:	f04f 0400 	mov.w	r4, #0
   8312c:	e7e2      	b.n	830f4 <SCPI_Parse+0x130>
            }
        }
        cmdline_ptr = cmdlineNext(cmdline_ptr, cmdline_end - cmdline_ptr);
    }
    return result;
}
   8312e:	4620      	mov	r0, r4
   83130:	b003      	add	sp, #12
   83132:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   83136:	bf00      	nop
   83138:	0008ca34 	.word	0x0008ca34

0008313c <SCPI_Init>:
 * @param context
 * @param command_list
 * @param buffer
 * @param interface
 */
void SCPI_Init(scpi_t * context) {
   8313c:	b508      	push	{r3, lr}
    context->buffer.position = 0;
   8313e:	f04f 0200 	mov.w	r2, #0
   83142:	6082      	str	r2, [r0, #8]
    SCPI_ErrorInit(context);
   83144:	f242 6149 	movw	r1, #9801	; 0x2649
   83148:	f2c0 0108 	movt	r1, #8
   8314c:	4788      	blx	r1
   8314e:	bd08      	pop	{r3, pc}

00083150 <SCPI_Input>:
 * @param context
 * @param data - data to process
 * @param len - length of data
 * @return 
 */
int SCPI_Input(scpi_t * context, const char * data, size_t len) {
   83150:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   83152:	4604      	mov	r4, r0
    int result = 0;
    const char * cmd_term;
	if (len == 0) {
   83154:	4615      	mov	r5, r2
   83156:	b972      	cbnz	r2, 83176 <SCPI_Input+0x26>
        context->buffer.data[context->buffer.position] = 0;
   83158:	68c1      	ldr	r1, [r0, #12]
   8315a:	6882      	ldr	r2, [r0, #8]
   8315c:	f04f 0600 	mov.w	r6, #0
   83160:	548e      	strb	r6, [r1, r2]
        result = SCPI_Parse(context, context->buffer.data, context->buffer.position);
   83162:	68e1      	ldr	r1, [r4, #12]
   83164:	68a2      	ldr	r2, [r4, #8]
   83166:	f642 75c5 	movw	r5, #12229	; 0x2fc5
   8316a:	f2c0 0508 	movt	r5, #8
   8316e:	47a8      	blx	r5
   83170:	4605      	mov	r5, r0
        context->buffer.position = 0;
   83172:	60a6      	str	r6, [r4, #8]
   83174:	e049      	b.n	8320a <SCPI_Input+0xba>
    } else {
        size_t buffer_free;
        int ws;
        buffer_free = context->buffer.length - context->buffer.position;
   83176:	6883      	ldr	r3, [r0, #8]
   83178:	6842      	ldr	r2, [r0, #4]
   8317a:	f102 30ff 	add.w	r0, r2, #4294967295
        if (len > (buffer_free - 1)) {
   8317e:	1ac2      	subs	r2, r0, r3
   83180:	4295      	cmp	r5, r2
   83182:	d83d      	bhi.n	83200 <SCPI_Input+0xb0>
            return -1;
        }
        memcpy(&context->buffer.data[context->buffer.position], data, len);
   83184:	68e7      	ldr	r7, [r4, #12]
   83186:	18f8      	adds	r0, r7, r3
   83188:	462a      	mov	r2, r5
   8318a:	f24a 030d 	movw	r3, #40973	; 0xa00d
   8318e:	f2c0 0308 	movt	r3, #8
   83192:	4798      	blx	r3
        context->buffer.position += len;
   83194:	68a1      	ldr	r1, [r4, #8]
   83196:	186d      	adds	r5, r5, r1
   83198:	60a5      	str	r5, [r4, #8]
        context->buffer.data[context->buffer.position] = 0;
   8319a:	68e0      	ldr	r0, [r4, #12]
   8319c:	f04f 0200 	mov.w	r2, #0
   831a0:	5542      	strb	r2, [r0, r5]

        ws = skipWhitespace(context->buffer.data, context->buffer.position);
   831a2:	68e0      	ldr	r0, [r4, #12]
   831a4:	68a1      	ldr	r1, [r4, #8]
   831a6:	f243 7751 	movw	r7, #14161	; 0x3751
   831aa:	f2c0 0708 	movt	r7, #8
   831ae:	47b8      	blx	r7
   831b0:	4605      	mov	r5, r0
        cmd_term = cmdlineTerminator(context->buffer.data + ws, context->buffer.position - ws);
   831b2:	68e3      	ldr	r3, [r4, #12]
   831b4:	68a1      	ldr	r1, [r4, #8]
 * @param cmd - input command
 * @param len - max search length
 * @return pointer to command line terminator or NULL
 */
const char * cmdlineTerminator(const char * cmd, size_t len) {
    return strnpbrk(cmd, len, "\r\n");
   831b6:	1818      	adds	r0, r3, r0
   831b8:	1b49      	subs	r1, r1, r5
   831ba:	f64c 5238 	movw	r2, #52536	; 0xcd38
   831be:	f2c0 0208 	movt	r2, #8
   831c2:	f243 37e1 	movw	r7, #13281	; 0x33e1
   831c6:	f2c0 0708 	movt	r7, #8
   831ca:	47b8      	blx	r7
        context->buffer.position += len;
        context->buffer.data[context->buffer.position] = 0;

        ws = skipWhitespace(context->buffer.data, context->buffer.position);
        cmd_term = cmdlineTerminator(context->buffer.data + ws, context->buffer.position - ws);
        if (cmd_term != NULL) {
   831cc:	4607      	mov	r7, r0
   831ce:	b1d0      	cbz	r0, 83206 <SCPI_Input+0xb6>
            int curr_len = cmd_term - context->buffer.data;
   831d0:	68e2      	ldr	r2, [r4, #12]
   831d2:	1a86      	subs	r6, r0, r2
            result = SCPI_Parse(context, context->buffer.data + ws, curr_len - ws);
   831d4:	4620      	mov	r0, r4
   831d6:	1951      	adds	r1, r2, r5
   831d8:	1b72      	subs	r2, r6, r5
   831da:	f642 75c5 	movw	r5, #12229	; 0x2fc5
   831de:	f2c0 0508 	movt	r5, #8
   831e2:	47a8      	blx	r5
   831e4:	4605      	mov	r5, r0
            memmove(context->buffer.data, cmd_term, context->buffer.position - curr_len);
   831e6:	68a3      	ldr	r3, [r4, #8]
   831e8:	68e0      	ldr	r0, [r4, #12]
   831ea:	4639      	mov	r1, r7
   831ec:	1b9a      	subs	r2, r3, r6
   831ee:	f24a 031f 	movw	r3, #40991	; 0xa01f
   831f2:	f2c0 0308 	movt	r3, #8
   831f6:	4798      	blx	r3
            context->buffer.position -= curr_len;
   831f8:	68a0      	ldr	r0, [r4, #8]
   831fa:	1b86      	subs	r6, r0, r6
   831fc:	60a6      	str	r6, [r4, #8]
   831fe:	e004      	b.n	8320a <SCPI_Input+0xba>
    } else {
        size_t buffer_free;
        int ws;
        buffer_free = context->buffer.length - context->buffer.position;
        if (len > (buffer_free - 1)) {
            return -1;
   83200:	f04f 35ff 	mov.w	r5, #4294967295
   83204:	e001      	b.n	8320a <SCPI_Input+0xba>
 * @param data - data to process
 * @param len - length of data
 * @return 
 */
int SCPI_Input(scpi_t * context, const char * data, size_t len) {
    int result = 0;
   83206:	f04f 0500 	mov.w	r5, #0
            context->buffer.position -= curr_len;
        }
    }

    return result;
}
   8320a:	4628      	mov	r0, r5
   8320c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   8320e:	bf00      	nop

00083210 <SCPI_ResultString>:
 * Write raw string result to the output
 * @param context
 * @param data
 * @return 
 */
size_t SCPI_ResultString(scpi_t * context, const char * data) {
   83210:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   83212:	4604      	mov	r4, r0
   83214:	460d      	mov	r5, r1
    size_t len = strlen(data);
   83216:	4608      	mov	r0, r1
   83218:	f24a 1319 	movw	r3, #41241	; 0xa119
   8321c:	f2c0 0308 	movt	r3, #8
   83220:	4798      	blx	r3
   83222:	4607      	mov	r7, r0
    size_t result = 0;
    result += writeDelimiter(context);
   83224:	4620      	mov	r0, r4
   83226:	f642 61c9 	movw	r1, #11977	; 0x2ec9
   8322a:	f2c0 0108 	movt	r1, #8
   8322e:	4788      	blx	r1
   83230:	4606      	mov	r6, r0
    result += writeData(context, data, len);
   83232:	4620      	mov	r0, r4
   83234:	4629      	mov	r1, r5
   83236:	463a      	mov	r2, r7
   83238:	f642 63bd 	movw	r3, #11965	; 0x2ebd
   8323c:	f2c0 0308 	movt	r3, #8
   83240:	4798      	blx	r3
    context->output_count++;
   83242:	6a22      	ldr	r2, [r4, #32]
   83244:	f102 0201 	add.w	r2, r2, #1
   83248:	6222      	str	r2, [r4, #32]
    return result;
}
   8324a:	1980      	adds	r0, r0, r6
   8324c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   8324e:	bf00      	nop

00083250 <SCPI_ResultInt>:
 * Write integer value to the result
 * @param context
 * @param val
 * @return 
 */
size_t SCPI_ResultInt(scpi_t * context, int32_t val) {
   83250:	b570      	push	{r4, r5, r6, lr}
   83252:	b084      	sub	sp, #16
   83254:	4604      	mov	r4, r0
    char buffer[12];
    size_t result = 0;
    size_t len = longToStr(val, buffer, sizeof (buffer));
   83256:	4608      	mov	r0, r1
   83258:	a901      	add	r1, sp, #4
   8325a:	f04f 020c 	mov.w	r2, #12
   8325e:	f243 432d 	movw	r3, #13357	; 0x342d
   83262:	f2c0 0308 	movt	r3, #8
   83266:	4798      	blx	r3
   83268:	4606      	mov	r6, r0
    result += writeDelimiter(context);
   8326a:	4620      	mov	r0, r4
   8326c:	f642 61c9 	movw	r1, #11977	; 0x2ec9
   83270:	f2c0 0108 	movt	r1, #8
   83274:	4788      	blx	r1
   83276:	4605      	mov	r5, r0
    result += writeData(context, buffer, len);
   83278:	4620      	mov	r0, r4
   8327a:	a901      	add	r1, sp, #4
   8327c:	4632      	mov	r2, r6
   8327e:	f642 63bd 	movw	r3, #11965	; 0x2ebd
   83282:	f2c0 0308 	movt	r3, #8
   83286:	4798      	blx	r3
    context->output_count++;
   83288:	6a22      	ldr	r2, [r4, #32]
   8328a:	f102 0201 	add.w	r2, r2, #1
   8328e:	6222      	str	r2, [r4, #32]
    return result;
}
   83290:	1940      	adds	r0, r0, r5
   83292:	b004      	add	sp, #16
   83294:	bd70      	pop	{r4, r5, r6, pc}
   83296:	bf00      	nop

00083298 <SCPI_ResultText>:
 * Write string withn " to the result
 * @param context
 * @param data
 * @return 
 */
size_t SCPI_ResultText(scpi_t * context, const char * data) {
   83298:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   8329c:	4604      	mov	r4, r0
   8329e:	460f      	mov	r7, r1
    size_t result = 0;
    result += writeDelimiter(context);
   832a0:	f642 63c9 	movw	r3, #11977	; 0x2ec9
   832a4:	f2c0 0308 	movt	r3, #8
   832a8:	4798      	blx	r3
   832aa:	4680      	mov	r8, r0
    result += writeData(context, "\"", 1);
   832ac:	f64c 568c 	movw	r6, #52620	; 0xcd8c
   832b0:	f2c0 0608 	movt	r6, #8
   832b4:	4620      	mov	r0, r4
   832b6:	4631      	mov	r1, r6
   832b8:	f04f 0201 	mov.w	r2, #1
   832bc:	f642 65bd 	movw	r5, #11965	; 0x2ebd
   832c0:	f2c0 0508 	movt	r5, #8
   832c4:	47a8      	blx	r5
   832c6:	4480      	add	r8, r0
    result += writeData(context, data, strlen(data));
   832c8:	4638      	mov	r0, r7
   832ca:	f24a 1119 	movw	r1, #41241	; 0xa119
   832ce:	f2c0 0108 	movt	r1, #8
   832d2:	4788      	blx	r1
   832d4:	4602      	mov	r2, r0
   832d6:	4620      	mov	r0, r4
   832d8:	4639      	mov	r1, r7
   832da:	47a8      	blx	r5
   832dc:	eb08 0700 	add.w	r7, r8, r0
    result += writeData(context, "\"", 1);
   832e0:	4620      	mov	r0, r4
   832e2:	4631      	mov	r1, r6
   832e4:	f04f 0201 	mov.w	r2, #1
   832e8:	47a8      	blx	r5
    context->output_count++;
   832ea:	6a22      	ldr	r2, [r4, #32]
   832ec:	f102 0201 	add.w	r2, r2, #1
   832f0:	6222      	str	r2, [r4, #32]
    return result;
}
   832f2:	1838      	adds	r0, r7, r0
   832f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

000832f8 <SCPI_ParamString>:
 * @param value
 * @param len
 * @param mandatory
 * @return 
 */
bool_t SCPI_ParamString(scpi_t * context, const char ** value, size_t * len, bool_t mandatory) {
   832f8:	b570      	push	{r4, r5, r6, lr}
   832fa:	b082      	sub	sp, #8
   832fc:	4604      	mov	r4, r0
   832fe:	4615      	mov	r5, r2
    size_t length;

    if (!value || !len) {
   83300:	460e      	mov	r6, r1
   83302:	b319      	cbz	r1, 8334c <SCPI_ParamString+0x54>
   83304:	b32a      	cbz	r2, 83352 <SCPI_ParamString+0x5a>
        return FALSE;
    }

    if (!paramNext(context, mandatory)) {
   83306:	4619      	mov	r1, r3
   83308:	f642 7329 	movw	r3, #12073	; 0x2f29
   8330c:	f2c0 0308 	movt	r3, #8
   83310:	4798      	blx	r3
   83312:	b308      	cbz	r0, 83358 <SCPI_ParamString+0x60>
        return FALSE;
    }

    if (locateStr(context->paramlist.parameters, context->paramlist.length, value, &length)) {
   83314:	6960      	ldr	r0, [r4, #20]
   83316:	69a1      	ldr	r1, [r4, #24]
   83318:	4632      	mov	r2, r6
   8331a:	ab01      	add	r3, sp, #4
   8331c:	f243 5681 	movw	r6, #13697	; 0x3581
   83320:	f2c0 0608 	movt	r6, #8
   83324:	47b0      	blx	r6
   83326:	b1d0      	cbz	r0, 8335e <SCPI_ParamString+0x66>
        paramSkipBytes(context, length);
   83328:	4620      	mov	r0, r4
   8332a:	9901      	ldr	r1, [sp, #4]
   8332c:	f642 62f1 	movw	r2, #12017	; 0x2ef1
   83330:	f2c0 0208 	movt	r2, #8
   83334:	4790      	blx	r2
        paramSkipWhitespace(context);
   83336:	4620      	mov	r0, r4
   83338:	f642 7105 	movw	r1, #12037	; 0x2f05
   8333c:	f2c0 0108 	movt	r1, #8
   83340:	4788      	blx	r1
        if (len) {
            *len = length;
   83342:	9801      	ldr	r0, [sp, #4]
   83344:	6028      	str	r0, [r5, #0]
        }
        return TRUE;
   83346:	f04f 0001 	mov.w	r0, #1
   8334a:	e00a      	b.n	83362 <SCPI_ParamString+0x6a>
 */
bool_t SCPI_ParamString(scpi_t * context, const char ** value, size_t * len, bool_t mandatory) {
    size_t length;

    if (!value || !len) {
        return FALSE;
   8334c:	f04f 0000 	mov.w	r0, #0
   83350:	e007      	b.n	83362 <SCPI_ParamString+0x6a>
   83352:	f04f 0000 	mov.w	r0, #0
   83356:	e004      	b.n	83362 <SCPI_ParamString+0x6a>
    }

    if (!paramNext(context, mandatory)) {
        return FALSE;
   83358:	f04f 0000 	mov.w	r0, #0
   8335c:	e001      	b.n	83362 <SCPI_ParamString+0x6a>
            *len = length;
        }
        return TRUE;
    }

    return FALSE;
   8335e:	f04f 0000 	mov.w	r0, #0
}
   83362:	b002      	add	sp, #8
   83364:	bd70      	pop	{r4, r5, r6, pc}
   83366:	bf00      	nop

00083368 <SCPI_ParamInt>:
 * @param context
 * @param value
 * @param mandatory
 * @return 
 */
bool_t SCPI_ParamInt(scpi_t * context, int32_t * value, bool_t mandatory) {
   83368:	b570      	push	{r4, r5, r6, lr}
   8336a:	b082      	sub	sp, #8
   8336c:	4604      	mov	r4, r0
   8336e:	4613      	mov	r3, r2
    const char * param;
    size_t param_len;
    size_t num_len;

    if (!value) {
   83370:	460e      	mov	r6, r1
   83372:	b1e1      	cbz	r1, 833ae <SCPI_ParamInt+0x46>
        return FALSE;
    }

    if (!SCPI_ParamString(context, &param, &param_len, mandatory)) {
   83374:	a901      	add	r1, sp, #4
   83376:	466a      	mov	r2, sp
   83378:	f243 25f9 	movw	r5, #13049	; 0x32f9
   8337c:	f2c0 0508 	movt	r5, #8
   83380:	47a8      	blx	r5
   83382:	b1b8      	cbz	r0, 833b4 <SCPI_ParamInt+0x4c>
        return FALSE;
    }

    num_len = strToLong(param, value);
   83384:	9801      	ldr	r0, [sp, #4]
   83386:	4631      	mov	r1, r6
   83388:	f243 5335 	movw	r3, #13621	; 0x3535
   8338c:	f2c0 0308 	movt	r3, #8
   83390:	4798      	blx	r3

    if (num_len != param_len) {
   83392:	9900      	ldr	r1, [sp, #0]
   83394:	4288      	cmp	r0, r1
   83396:	d010      	beq.n	833ba <SCPI_ParamInt+0x52>
        SCPI_ErrorPush(context, SCPI_ERROR_SUFFIX_NOT_ALLOWED);
   83398:	4620      	mov	r0, r4
   8339a:	f06f 0189 	mvn.w	r1, #137	; 0x89
   8339e:	f242 62bd 	movw	r2, #9917	; 0x26bd
   833a2:	f2c0 0208 	movt	r2, #8
   833a6:	4790      	blx	r2
        return FALSE;
   833a8:	f04f 0000 	mov.w	r0, #0
   833ac:	e007      	b.n	833be <SCPI_ParamInt+0x56>
    const char * param;
    size_t param_len;
    size_t num_len;

    if (!value) {
        return FALSE;
   833ae:	f04f 0000 	mov.w	r0, #0
   833b2:	e004      	b.n	833be <SCPI_ParamInt+0x56>
    }

    if (!SCPI_ParamString(context, &param, &param_len, mandatory)) {
        return FALSE;
   833b4:	f04f 0000 	mov.w	r0, #0
   833b8:	e001      	b.n	833be <SCPI_ParamInt+0x56>
    if (num_len != param_len) {
        SCPI_ErrorPush(context, SCPI_ERROR_SUFFIX_NOT_ALLOWED);
        return FALSE;
    }

    return TRUE;
   833ba:	f04f 0001 	mov.w	r0, #1
}
   833be:	b002      	add	sp, #8
   833c0:	bd70      	pop	{r4, r5, r6, pc}
   833c2:	bf00      	nop

000833c4 <isFinalState>:
 */
static bool_t isFinalState(locate_text_states state) {
    return (
        ((state) == STATE_COMMA)
        || ((state) == STATE_LAST_WHITESPACE)
        || ((state) == STATE_TEXT) ||
   833c4:	f1a0 0302 	sub.w	r3, r0, #2
   833c8:	b2d9      	uxtb	r1, r3
   833ca:	2902      	cmp	r1, #2
   833cc:	d904      	bls.n	833d8 <isFinalState+0x14>
   833ce:	f1d0 0001 	rsbs	r0, r0, #1
   833d2:	bf38      	it	cc
   833d4:	2000      	movcc	r0, #0
   833d6:	4770      	bx	lr
   833d8:	f04f 0001 	mov.w	r0, #1
        ((state) == STATE_FIRST_WHITESPACE)
    );
}
   833dc:	4770      	bx	lr
   833de:	bf00      	nop

000833e0 <strnpbrk>:
 * @param str
 * @param size
 * @param set
 * @return 
 */
char * strnpbrk(const char *str, size_t size, const char *set) {
   833e0:	b470      	push	{r4, r5, r6}
    const char *scanp;
    long c, sc;
    const char * strend = str + size;
   833e2:	1841      	adds	r1, r0, r1

    while ((strend != str) && ((c = *str++) != 0)) {
   833e4:	4288      	cmp	r0, r1
   833e6:	d01a      	beq.n	8341e <strnpbrk+0x3e>
   833e8:	4603      	mov	r3, r0
   833ea:	f813 6b01 	ldrb.w	r6, [r3], #1
   833ee:	b936      	cbnz	r6, 833fe <strnpbrk+0x1e>
        for (scanp = set; (sc = *scanp++) != '\0';)
            if (sc == c)
                return ((char *) (str - 1));
    }
    return (NULL);
   833f0:	f04f 0000 	mov.w	r0, #0
   833f4:	e018      	b.n	83428 <strnpbrk+0x48>
    long c, sc;
    const char * strend = str + size;

    while ((strend != str) && ((c = *str++) != 0)) {
        for (scanp = set; (sc = *scanp++) != '\0';)
            if (sc == c)
   833f6:	42b5      	cmp	r5, r6
   833f8:	d102      	bne.n	83400 <strnpbrk+0x20>
   833fa:	e015      	b.n	83428 <strnpbrk+0x48>
char * strnpbrk(const char *str, size_t size, const char *set) {
    const char *scanp;
    long c, sc;
    const char * strend = str + size;

    while ((strend != str) && ((c = *str++) != 0)) {
   833fc:	4623      	mov	r3, r4
   833fe:	4614      	mov	r4, r2
        for (scanp = set; (sc = *scanp++) != '\0';)
   83400:	f814 5b01 	ldrb.w	r5, [r4], #1
   83404:	2d00      	cmp	r5, #0
   83406:	d1f6      	bne.n	833f6 <strnpbrk+0x16>
char * strnpbrk(const char *str, size_t size, const char *set) {
    const char *scanp;
    long c, sc;
    const char * strend = str + size;

    while ((strend != str) && ((c = *str++) != 0)) {
   83408:	428b      	cmp	r3, r1
   8340a:	d00b      	beq.n	83424 <strnpbrk+0x44>
   8340c:	461c      	mov	r4, r3
   8340e:	f814 6b01 	ldrb.w	r6, [r4], #1
   83412:	4618      	mov	r0, r3
   83414:	2e00      	cmp	r6, #0
   83416:	d1f1      	bne.n	833fc <strnpbrk+0x1c>
        for (scanp = set; (sc = *scanp++) != '\0';)
            if (sc == c)
                return ((char *) (str - 1));
    }
    return (NULL);
   83418:	f04f 0000 	mov.w	r0, #0
   8341c:	e004      	b.n	83428 <strnpbrk+0x48>
   8341e:	f04f 0000 	mov.w	r0, #0
   83422:	e001      	b.n	83428 <strnpbrk+0x48>
   83424:	f04f 0000 	mov.w	r0, #0
}
   83428:	bc70      	pop	{r4, r5, r6}
   8342a:	4770      	bx	lr

0008342c <longToStr>:
 * @param val   integer value
 * @param str   converted textual representation
 * @param len   string buffer length
 * @return number of bytes written to str (without '\0')
 */
size_t longToStr(int32_t val, char * str, size_t len) {
   8342c:	b4f0      	push	{r4, r5, r6, r7}
    uint32_t x = 1000000000L;
    int_fast8_t digit;
    size_t pos = 0;

    if (val == 0) {
   8342e:	4603      	mov	r3, r0
   83430:	b938      	cbnz	r0, 83442 <longToStr+0x16>
        if (pos < len) str[pos++] = '0';
   83432:	2a00      	cmp	r2, #0
   83434:	d055      	beq.n	834e2 <longToStr+0xb6>
   83436:	f04f 0030 	mov.w	r0, #48	; 0x30
   8343a:	7008      	strb	r0, [r1, #0]
   8343c:	f04f 0001 	mov.w	r0, #1
   83440:	e049      	b.n	834d6 <longToStr+0xaa>
    } else {
        if (val < 0) {
   83442:	2800      	cmp	r0, #0
   83444:	da08      	bge.n	83458 <longToStr+0x2c>
            val = -val;
   83446:	f1c0 0300 	rsb	r3, r0, #0
            if (pos < len) str[pos++] = '-';
   8344a:	b142      	cbz	r2, 8345e <longToStr+0x32>
   8344c:	f04f 002d 	mov.w	r0, #45	; 0x2d
   83450:	7008      	strb	r0, [r1, #0]
   83452:	f04f 0001 	mov.w	r0, #1
   83456:	e004      	b.n	83462 <longToStr+0x36>
 * @return number of bytes written to str (without '\0')
 */
size_t longToStr(int32_t val, char * str, size_t len) {
    uint32_t x = 1000000000L;
    int_fast8_t digit;
    size_t pos = 0;
   83458:	f04f 0000 	mov.w	r0, #0
   8345c:	e001      	b.n	83462 <longToStr+0x36>
   8345e:	f04f 0000 	mov.w	r0, #0
        if (val < 0) {
            val = -val;
            if (pos < len) str[pos++] = '-';
        }

        while ((val / x) == 0) {
   83462:	461d      	mov	r5, r3
   83464:	f64c 14ff 	movw	r4, #51711	; 0xc9ff
   83468:	f6c3 349a 	movt	r4, #15258	; 0x3b9a
   8346c:	42a3      	cmp	r3, r4
   8346e:	d810      	bhi.n	83492 <longToStr+0x66>
   83470:	f44f 434a 	mov.w	r3, #51712	; 0xca00
   83474:	f6c3 339a 	movt	r3, #15258	; 0x3b9a
            x /= 10;
   83478:	f64c 46cd 	movw	r6, #52429	; 0xcccd
   8347c:	f6cc 46cc 	movt	r6, #52428	; 0xcccc
   83480:	fba6 4303 	umull	r4, r3, r6, r3
   83484:	ea4f 03d3 	mov.w	r3, r3, lsr #3
        if (val < 0) {
            val = -val;
            if (pos < len) str[pos++] = '-';
        }

        while ((val / x) == 0) {
   83488:	fbb5 f4f3 	udiv	r4, r5, r3
   8348c:	2c00      	cmp	r4, #0
   8348e:	d0f7      	beq.n	83480 <longToStr+0x54>
   83490:	e003      	b.n	8349a <longToStr+0x6e>
   83492:	f44f 434a 	mov.w	r3, #51712	; 0xca00
   83496:	f6c3 339a 	movt	r3, #15258	; 0x3b9a
            x /= 10;
        }

        do {
            digit = (uint8_t) (val / x);
            if (pos < len) str[pos++] = digit + '0';
   8349a:	4282      	cmp	r2, r0
   8349c:	d933      	bls.n	83506 <longToStr+0xda>
        while ((val / x) == 0) {
            x /= 10;
        }

        do {
            digit = (uint8_t) (val / x);
   8349e:	fbb5 f6f3 	udiv	r6, r5, r3
            break;
        }
    }
    
    return result;
}
   834a2:	b2f6      	uxtb	r6, r6

        do {
            digit = (uint8_t) (val / x);
            if (pos < len) str[pos++] = digit + '0';
            val -= digit * x;
            x /= 10;
   834a4:	f64c 47cd 	movw	r7, #52429	; 0xcccd
   834a8:	f6cc 47cc 	movt	r7, #52428	; 0xcccc
   834ac:	ea6f 0400 	mvn.w	r4, r0
   834b0:	18a4      	adds	r4, r4, r2
   834b2:	f014 0f01 	tst.w	r4, #1
   834b6:	d128      	bne.n	8350a <longToStr+0xde>
            x /= 10;
        }

        do {
            digit = (uint8_t) (val / x);
            if (pos < len) str[pos++] = digit + '0';
   834b8:	f106 0430 	add.w	r4, r6, #48	; 0x30
   834bc:	540c      	strb	r4, [r1, r0]
   834be:	f100 0401 	add.w	r4, r0, #1
   834c2:	4620      	mov	r0, r4
            val -= digit * x;
   834c4:	fb03 5516 	mls	r5, r3, r6, r5
            x /= 10;
   834c8:	fba7 6303 	umull	r6, r3, r7, r3
        } while (x && (pos < len));
   834cc:	08db      	lsrs	r3, r3, #3
   834ce:	d002      	beq.n	834d6 <longToStr+0xaa>
   834d0:	42a2      	cmp	r2, r4
   834d2:	d809      	bhi.n	834e8 <longToStr+0xbc>
   834d4:	e017      	b.n	83506 <longToStr+0xda>
    }

    if (pos < len) str[pos] = 0;
   834d6:	4290      	cmp	r0, r2
   834d8:	d215      	bcs.n	83506 <longToStr+0xda>
   834da:	f04f 0200 	mov.w	r2, #0
   834de:	540a      	strb	r2, [r1, r0]
   834e0:	e011      	b.n	83506 <longToStr+0xda>
 * @return number of bytes written to str (without '\0')
 */
size_t longToStr(int32_t val, char * str, size_t len) {
    uint32_t x = 1000000000L;
    int_fast8_t digit;
    size_t pos = 0;
   834e2:	f04f 0000 	mov.w	r0, #0
   834e6:	e00e      	b.n	83506 <longToStr+0xda>
        while ((val / x) == 0) {
            x /= 10;
        }

        do {
            digit = (uint8_t) (val / x);
   834e8:	fbb5 f0f3 	udiv	r0, r5, r3
            break;
        }
    }
    
    return result;
}
   834ec:	b2c6      	uxtb	r6, r0
            x /= 10;
        }

        do {
            digit = (uint8_t) (val / x);
            if (pos < len) str[pos++] = digit + '0';
   834ee:	f106 0030 	add.w	r0, r6, #48	; 0x30
   834f2:	5508      	strb	r0, [r1, r4]
   834f4:	f104 0001 	add.w	r0, r4, #1
            val -= digit * x;
   834f8:	fb03 5516 	mls	r5, r3, r6, r5
            x /= 10;
   834fc:	fba7 4303 	umull	r4, r3, r7, r3
        } while (x && (pos < len));
   83500:	08db      	lsrs	r3, r3, #3
   83502:	d113      	bne.n	8352c <longToStr+0x100>
   83504:	e7e7      	b.n	834d6 <longToStr+0xaa>
    }

    if (pos < len) str[pos] = 0;
    return pos;
}
   83506:	bcf0      	pop	{r4, r5, r6, r7}
   83508:	4770      	bx	lr
            x /= 10;
        }

        do {
            digit = (uint8_t) (val / x);
            if (pos < len) str[pos++] = digit + '0';
   8350a:	f106 0430 	add.w	r4, r6, #48	; 0x30
   8350e:	540c      	strb	r4, [r1, r0]
   83510:	f100 0001 	add.w	r0, r0, #1
            val -= digit * x;
   83514:	fb03 5516 	mls	r5, r3, r6, r5
            x /= 10;
   83518:	fba7 6303 	umull	r6, r3, r7, r3
        } while (x && (pos < len));
   8351c:	08db      	lsrs	r3, r3, #3
   8351e:	d0da      	beq.n	834d6 <longToStr+0xaa>
   83520:	4282      	cmp	r2, r0
   83522:	d9f0      	bls.n	83506 <longToStr+0xda>
        while ((val / x) == 0) {
            x /= 10;
        }

        do {
            digit = (uint8_t) (val / x);
   83524:	fbb5 f6f3 	udiv	r6, r5, r3
            break;
        }
    }
    
    return result;
}
   83528:	b2f6      	uxtb	r6, r6
   8352a:	e7c5      	b.n	834b8 <longToStr+0x8c>
        while ((val / x) == 0) {
            x /= 10;
        }

        do {
            digit = (uint8_t) (val / x);
   8352c:	fbb5 f6f3 	udiv	r6, r5, r3
            break;
        }
    }
    
    return result;
}
   83530:	b2f6      	uxtb	r6, r6
   83532:	e7c1      	b.n	834b8 <longToStr+0x8c>

00083534 <strToLong>:
 * Converts string to signed 32bit integer representation
 * @param str   string value
 * @param val   32bit integer result
 * @return      number of bytes used in string
 */
size_t strToLong(const char * str, int32_t * val) {
   83534:	b530      	push	{r4, r5, lr}
   83536:	b083      	sub	sp, #12
   83538:	4604      	mov	r4, r0
   8353a:	460d      	mov	r5, r1
    char * endptr;
    *val = strtol(str, &endptr, 0);
   8353c:	a901      	add	r1, sp, #4
   8353e:	f04f 0200 	mov.w	r2, #0
   83542:	f24a 23c1 	movw	r3, #41665	; 0xa2c1
   83546:	f2c0 0308 	movt	r3, #8
   8354a:	4798      	blx	r3
   8354c:	6028      	str	r0, [r5, #0]
    return endptr - str;
}
   8354e:	9801      	ldr	r0, [sp, #4]
   83550:	1b00      	subs	r0, r0, r4
   83552:	b003      	add	sp, #12
   83554:	bd30      	pop	{r4, r5, pc}
   83556:	bf00      	nop

00083558 <compareStr>:
 * @param len1
 * @param str2
 * @param len2
 * @return TRUE if len1==len2 and "len" characters of both strings are equal
 */
bool_t compareStr(const char * str1, size_t len1, const char * str2, size_t len2) {
   83558:	b510      	push	{r4, lr}
   8355a:	460c      	mov	r4, r1
    if (len1 != len2) {
   8355c:	4299      	cmp	r1, r3
   8355e:	d10b      	bne.n	83578 <compareStr+0x20>
        return FALSE;
    }

    if (SCPI_strncasecmp(str1, str2, len2) == 0) {
   83560:	4611      	mov	r1, r2
   83562:	4622      	mov	r2, r4
   83564:	f24a 1329 	movw	r3, #41257	; 0xa129
   83568:	f2c0 0308 	movt	r3, #8
   8356c:	4798      	blx	r3
   8356e:	f1d0 0001 	rsbs	r0, r0, #1
   83572:	bf38      	it	cc
   83574:	2000      	movcc	r0, #0
   83576:	bd10      	pop	{r4, pc}
 * @param len2
 * @return TRUE if len1==len2 and "len" characters of both strings are equal
 */
bool_t compareStr(const char * str1, size_t len1, const char * str2, size_t len2) {
    if (len1 != len2) {
        return FALSE;
   83578:	f04f 0000 	mov.w	r0, #0
    if (SCPI_strncasecmp(str1, str2, len2) == 0) {
        return TRUE;
    }

    return FALSE;
}
   8357c:	bd10      	pop	{r4, pc}
   8357e:	bf00      	nop

00083580 <locateStr>:
 * @param len1 length of string
 * @param str2 result
 * @param len2 length of result
 * @return string str1 contains text and str2 was set
 */
bool_t locateStr(const char * str1, size_t len1, const char ** str2, size_t * len2) {
   83580:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   83584:	b083      	sub	sp, #12
   83586:	4606      	mov	r6, r0
   83588:	9201      	str	r2, [sp, #4]
   8358a:	4699      	mov	r9, r3
    nfa.state = STATE_FIRST_WHITESPACE;
    nfa.startIdx = 0;
    nfa.stopIdx = 0;


    for (nfa.i = 0; nfa.i < len1; nfa.i++) {
   8358c:	460b      	mov	r3, r1
   8358e:	2900      	cmp	r1, #0
   83590:	d03e      	beq.n	83610 <locateStr+0x90>
 */
static bool_t locateStrAutomaton(locate_text_nfa * nfa, unsigned char c) {
    switch(nfa->state) {
        /* first state locating only white spaces */
        case STATE_FIRST_WHITESPACE:
            if(isspace(c)) {
   83592:	f240 22a0 	movw	r2, #672	; 0x2a0
   83596:	f2c2 0207 	movt	r2, #8199	; 0x2007
   8359a:	f8d2 e000 	ldr.w	lr, [r2]
   8359e:	f04f 0501 	mov.w	r5, #1
   835a2:	f04f 0400 	mov.w	r4, #0
 */
bool_t locateStr(const char * str1, size_t len1, const char ** str2, size_t * len2) {
    locate_text_nfa nfa;
    nfa.state = STATE_FIRST_WHITESPACE;
    nfa.startIdx = 0;
    nfa.stopIdx = 0;
   835a6:	4627      	mov	r7, r4
 * @return string str1 contains text and str2 was set
 */
bool_t locateStr(const char * str1, size_t len1, const char ** str2, size_t * len2) {
    locate_text_nfa nfa;
    nfa.state = STATE_FIRST_WHITESPACE;
    nfa.startIdx = 0;
   835a8:	46a0      	mov	r8, r4
            } else if (c == ',') {
                nfa->state = STATE_COMMA;
            } else {
                nfa->startIdx = nfa->i;
                nfa->stopIdx = nfa->i + 1;
                nfa->state = STATE_TEXT;
   835aa:	f04f 0b02 	mov.w	fp, #2
   835ae:	ea6f 0104 	mvn.w	r1, r4
   835b2:	18c9      	adds	r1, r1, r3
   835b4:	4029      	ands	r1, r5
    nfa.startIdx = 0;
    nfa.stopIdx = 0;


    for (nfa.i = 0; nfa.i < len1; nfa.i++) {
        if(FALSE == locateStrAutomaton(&nfa, str1[nfa.i])) {
   835b6:	5d00      	ldrb	r0, [r0, r4]
 * Perform locateStr automaton to search string pattern
 * @param nfa stores automaton state
 * @param c current char processed
 */
static bool_t locateStrAutomaton(locate_text_nfa * nfa, unsigned char c) {
    switch(nfa->state) {
   835b8:	4622      	mov	r2, r4
   835ba:	2c00      	cmp	r4, #0
   835bc:	d04f      	beq.n	8365e <locateStr+0xde>
   835be:	e062      	b.n	83686 <locateStr+0x106>
    nfa.startIdx = 0;
    nfa.stopIdx = 0;


    for (nfa.i = 0; nfa.i < len1; nfa.i++) {
        if(FALSE == locateStrAutomaton(&nfa, str1[nfa.i])) {
   835c0:	5d31      	ldrb	r1, [r6, r4]
 * Perform locateStr automaton to search string pattern
 * @param nfa stores automaton state
 * @param c current char processed
 */
static bool_t locateStrAutomaton(locate_text_nfa * nfa, unsigned char c) {
    switch(nfa->state) {
   835c2:	b112      	cbz	r2, 835ca <locateStr+0x4a>
   835c4:	2a02      	cmp	r2, #2
   835c6:	d11b      	bne.n	83600 <locateStr+0x80>
   835c8:	e00f      	b.n	835ea <locateStr+0x6a>
        /* first state locating only white spaces */
        case STATE_FIRST_WHITESPACE:
            if(isspace(c)) {
   835ca:	eb0e 0001 	add.w	r0, lr, r1
   835ce:	7840      	ldrb	r0, [r0, #1]
   835d0:	f000 0008 	and.w	r0, r0, #8
   835d4:	b2c0      	uxtb	r0, r0
   835d6:	b110      	cbz	r0, 835de <locateStr+0x5e>
                nfa->startIdx = nfa->stopIdx = nfa->i + 1;
   835d8:	462f      	mov	r7, r5
   835da:	46a8      	mov	r8, r5
   835dc:	e010      	b.n	83600 <locateStr+0x80>
            } else if (c == ',') {
   835de:	292c      	cmp	r1, #44	; 0x2c
   835e0:	d01b      	beq.n	8361a <locateStr+0x9a>
                nfa->state = STATE_COMMA;
            } else {
                nfa->startIdx = nfa->i;
   835e2:	46a0      	mov	r8, r4
                nfa->stopIdx = nfa->i + 1;
   835e4:	462f      	mov	r7, r5
                nfa->state = STATE_TEXT;
   835e6:	465a      	mov	r2, fp
   835e8:	e00a      	b.n	83600 <locateStr+0x80>
            }
            break;
        /* locate text ignoring quotes */
        case STATE_TEXT:
            if (c == ',') {
   835ea:	292c      	cmp	r1, #44	; 0x2c
   835ec:	d018      	beq.n	83620 <locateStr+0xa0>
                nfa->state = STATE_COMMA;
            } else if (!isspace(c)) {
   835ee:	eb0e 0001 	add.w	r0, lr, r1
   835f2:	7841      	ldrb	r1, [r0, #1]
   835f4:	f001 0008 	and.w	r0, r1, #8
   835f8:	b2c1      	uxtb	r1, r0
                nfa->stopIdx = nfa->i + 1;
   835fa:	2900      	cmp	r1, #0
   835fc:	bf08      	it	eq
   835fe:	462f      	moveq	r7, r5
   83600:	f104 0401 	add.w	r4, r4, #1
   83604:	f105 0501 	add.w	r5, r5, #1
    nfa.startIdx = 0;
    nfa.stopIdx = 0;


    for (nfa.i = 0; nfa.i < len1; nfa.i++) {
        if(FALSE == locateStrAutomaton(&nfa, str1[nfa.i])) {
   83608:	5d31      	ldrb	r1, [r6, r4]
 * Perform locateStr automaton to search string pattern
 * @param nfa stores automaton state
 * @param c current char processed
 */
static bool_t locateStrAutomaton(locate_text_nfa * nfa, unsigned char c) {
    switch(nfa->state) {
   8360a:	2a00      	cmp	r2, #0
   8360c:	d076      	beq.n	836fc <locateStr+0x17c>
   8360e:	e089      	b.n	83724 <locateStr+0x1a4>
 */
bool_t locateStr(const char * str1, size_t len1, const char ** str2, size_t * len2) {
    locate_text_nfa nfa;
    nfa.state = STATE_FIRST_WHITESPACE;
    nfa.startIdx = 0;
    nfa.stopIdx = 0;
   83610:	f04f 0700 	mov.w	r7, #0
 * @return string str1 contains text and str2 was set
 */
bool_t locateStr(const char * str1, size_t len1, const char ** str2, size_t * len2) {
    locate_text_nfa nfa;
    nfa.state = STATE_FIRST_WHITESPACE;
    nfa.startIdx = 0;
   83614:	46b8      	mov	r8, r7
 * @param len2 length of result
 * @return string str1 contains text and str2 was set
 */
bool_t locateStr(const char * str1, size_t len1, const char ** str2, size_t * len2) {
    locate_text_nfa nfa;
    nfa.state = STATE_FIRST_WHITESPACE;
   83616:	463a      	mov	r2, r7
   83618:	e004      	b.n	83624 <locateStr+0xa4>
    switch(nfa->state) {
        /* first state locating only white spaces */
        case STATE_FIRST_WHITESPACE:
            if(isspace(c)) {
                nfa->startIdx = nfa->stopIdx = nfa->i + 1;
            } else if (c == ',') {
   8361a:	f04f 0204 	mov.w	r2, #4
   8361e:	e001      	b.n	83624 <locateStr+0xa4>
                nfa->state = STATE_TEXT;
            }
            break;
        /* locate text ignoring quotes */
        case STATE_TEXT:
            if (c == ',') {
   83620:	f04f 0204 	mov.w	r2, #4
        if(FALSE == locateStrAutomaton(&nfa, str1[nfa.i])) {
            break;
        }
    }

    if (isFinalState(nfa.state)) {
   83624:	4610      	mov	r0, r2
   83626:	f243 33c5 	movw	r3, #13253	; 0x33c5
   8362a:	f2c0 0308 	movt	r3, #8
   8362e:	4798      	blx	r3
   83630:	b168      	cbz	r0, 8364e <locateStr+0xce>

        if (str2) {
   83632:	9a01      	ldr	r2, [sp, #4]
   83634:	b10a      	cbz	r2, 8363a <locateStr+0xba>
            *str2 = &str1[nfa.startIdx];
   83636:	4446      	add	r6, r8
   83638:	6016      	str	r6, [r2, #0]
        }

        if (len2) {
   8363a:	f1b9 0f00 	cmp.w	r9, #0
   8363e:	d009      	beq.n	83654 <locateStr+0xd4>
            *len2 = nfa.stopIdx - nfa.startIdx;
   83640:	ebc8 0707 	rsb	r7, r8, r7
   83644:	f8c9 7000 	str.w	r7, [r9]
        }
        return TRUE;
   83648:	f04f 0001 	mov.w	r0, #1
   8364c:	e004      	b.n	83658 <locateStr+0xd8>
    }
    return FALSE;
   8364e:	f04f 0000 	mov.w	r0, #0
   83652:	e001      	b.n	83658 <locateStr+0xd8>
        }

        if (len2) {
            *len2 = nfa.stopIdx - nfa.startIdx;
        }
        return TRUE;
   83654:	f04f 0001 	mov.w	r0, #1
    }
    return FALSE;
}
   83658:	b003      	add	sp, #12
   8365a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 */
static bool_t locateStrAutomaton(locate_text_nfa * nfa, unsigned char c) {
    switch(nfa->state) {
        /* first state locating only white spaces */
        case STATE_FIRST_WHITESPACE:
            if(isspace(c)) {
   8365e:	eb0e 0c00 	add.w	ip, lr, r0
   83662:	f89c c001 	ldrb.w	ip, [ip, #1]
   83666:	f00c 0c08 	and.w	ip, ip, #8
   8366a:	fa5f fc8c 	uxtb.w	ip, ip
   8366e:	f1bc 0f00 	cmp.w	ip, #0
   83672:	d105      	bne.n	83680 <locateStr+0x100>
                nfa->startIdx = nfa->stopIdx = nfa->i + 1;
            } else if (c == ',') {
   83674:	282c      	cmp	r0, #44	; 0x2c
   83676:	d0d0      	beq.n	8361a <locateStr+0x9a>
                nfa->state = STATE_COMMA;
            } else {
                nfa->startIdx = nfa->i;
   83678:	46a0      	mov	r8, r4
                nfa->stopIdx = nfa->i + 1;
   8367a:	462f      	mov	r7, r5
                nfa->state = STATE_TEXT;
   8367c:	465a      	mov	r2, fp
   8367e:	e00e      	b.n	8369e <locateStr+0x11e>
static bool_t locateStrAutomaton(locate_text_nfa * nfa, unsigned char c) {
    switch(nfa->state) {
        /* first state locating only white spaces */
        case STATE_FIRST_WHITESPACE:
            if(isspace(c)) {
                nfa->startIdx = nfa->stopIdx = nfa->i + 1;
   83680:	462f      	mov	r7, r5
   83682:	46a8      	mov	r8, r5
   83684:	e00b      	b.n	8369e <locateStr+0x11e>
 * Perform locateStr automaton to search string pattern
 * @param nfa stores automaton state
 * @param c current char processed
 */
static bool_t locateStrAutomaton(locate_text_nfa * nfa, unsigned char c) {
    switch(nfa->state) {
   83686:	2c02      	cmp	r4, #2
   83688:	d109      	bne.n	8369e <locateStr+0x11e>
                nfa->state = STATE_TEXT;
            }
            break;
        /* locate text ignoring quotes */
        case STATE_TEXT:
            if (c == ',') {
   8368a:	282c      	cmp	r0, #44	; 0x2c
   8368c:	d0c8      	beq.n	83620 <locateStr+0xa0>
                nfa->state = STATE_COMMA;
            } else if (!isspace(c)) {
   8368e:	4470      	add	r0, lr
   83690:	7840      	ldrb	r0, [r0, #1]
   83692:	f000 0008 	and.w	r0, r0, #8
   83696:	b2c0      	uxtb	r0, r0
                nfa->stopIdx = nfa->i + 1;
   83698:	2800      	cmp	r0, #0
   8369a:	bf08      	it	eq
   8369c:	462f      	moveq	r7, r5
   8369e:	f104 0401 	add.w	r4, r4, #1
   836a2:	f105 0501 	add.w	r5, r5, #1
    nfa.state = STATE_FIRST_WHITESPACE;
    nfa.startIdx = 0;
    nfa.stopIdx = 0;


    for (nfa.i = 0; nfa.i < len1; nfa.i++) {
   836a6:	429c      	cmp	r4, r3
   836a8:	d0bc      	beq.n	83624 <locateStr+0xa4>
   836aa:	2900      	cmp	r1, #0
   836ac:	d088      	beq.n	835c0 <locateStr+0x40>
        if(FALSE == locateStrAutomaton(&nfa, str1[nfa.i])) {
   836ae:	5d31      	ldrb	r1, [r6, r4]
 * Perform locateStr automaton to search string pattern
 * @param nfa stores automaton state
 * @param c current char processed
 */
static bool_t locateStrAutomaton(locate_text_nfa * nfa, unsigned char c) {
    switch(nfa->state) {
   836b0:	b97a      	cbnz	r2, 836d2 <locateStr+0x152>
        /* first state locating only white spaces */
        case STATE_FIRST_WHITESPACE:
            if(isspace(c)) {
   836b2:	eb0e 0001 	add.w	r0, lr, r1
   836b6:	7840      	ldrb	r0, [r0, #1]
   836b8:	f000 0008 	and.w	r0, r0, #8
   836bc:	b2c0      	uxtb	r0, r0
   836be:	b928      	cbnz	r0, 836cc <locateStr+0x14c>
                nfa->startIdx = nfa->stopIdx = nfa->i + 1;
            } else if (c == ',') {
   836c0:	292c      	cmp	r1, #44	; 0x2c
   836c2:	d0aa      	beq.n	8361a <locateStr+0x9a>
                nfa->state = STATE_COMMA;
            } else {
                nfa->startIdx = nfa->i;
   836c4:	46a0      	mov	r8, r4
                nfa->stopIdx = nfa->i + 1;
   836c6:	462f      	mov	r7, r5
                nfa->state = STATE_TEXT;
   836c8:	465a      	mov	r2, fp
   836ca:	e00f      	b.n	836ec <locateStr+0x16c>
static bool_t locateStrAutomaton(locate_text_nfa * nfa, unsigned char c) {
    switch(nfa->state) {
        /* first state locating only white spaces */
        case STATE_FIRST_WHITESPACE:
            if(isspace(c)) {
                nfa->startIdx = nfa->stopIdx = nfa->i + 1;
   836cc:	462f      	mov	r7, r5
   836ce:	46a8      	mov	r8, r5
   836d0:	e00c      	b.n	836ec <locateStr+0x16c>
 * Perform locateStr automaton to search string pattern
 * @param nfa stores automaton state
 * @param c current char processed
 */
static bool_t locateStrAutomaton(locate_text_nfa * nfa, unsigned char c) {
    switch(nfa->state) {
   836d2:	2a02      	cmp	r2, #2
   836d4:	d10a      	bne.n	836ec <locateStr+0x16c>
                nfa->state = STATE_TEXT;
            }
            break;
        /* locate text ignoring quotes */
        case STATE_TEXT:
            if (c == ',') {
   836d6:	292c      	cmp	r1, #44	; 0x2c
   836d8:	d0a2      	beq.n	83620 <locateStr+0xa0>
                nfa->state = STATE_COMMA;
            } else if (!isspace(c)) {
   836da:	eb0e 0001 	add.w	r0, lr, r1
   836de:	7841      	ldrb	r1, [r0, #1]
   836e0:	f001 0008 	and.w	r0, r1, #8
   836e4:	b2c1      	uxtb	r1, r0
                nfa->stopIdx = nfa->i + 1;
   836e6:	2900      	cmp	r1, #0
   836e8:	bf08      	it	eq
   836ea:	462f      	moveq	r7, r5
   836ec:	f104 0401 	add.w	r4, r4, #1
   836f0:	f105 0501 	add.w	r5, r5, #1
    nfa.state = STATE_FIRST_WHITESPACE;
    nfa.startIdx = 0;
    nfa.stopIdx = 0;


    for (nfa.i = 0; nfa.i < len1; nfa.i++) {
   836f4:	429c      	cmp	r4, r3
   836f6:	f47f af63 	bne.w	835c0 <locateStr+0x40>
   836fa:	e793      	b.n	83624 <locateStr+0xa4>
 */
static bool_t locateStrAutomaton(locate_text_nfa * nfa, unsigned char c) {
    switch(nfa->state) {
        /* first state locating only white spaces */
        case STATE_FIRST_WHITESPACE:
            if(isspace(c)) {
   836fc:	eb0e 0a01 	add.w	sl, lr, r1
   83700:	f89a a001 	ldrb.w	sl, [sl, #1]
   83704:	f00a 0a08 	and.w	sl, sl, #8
   83708:	fa5f fa8a 	uxtb.w	sl, sl
   8370c:	f1ba 0f00 	cmp.w	sl, #0
   83710:	d105      	bne.n	8371e <locateStr+0x19e>
                nfa->startIdx = nfa->stopIdx = nfa->i + 1;
            } else if (c == ',') {
   83712:	292c      	cmp	r1, #44	; 0x2c
   83714:	d081      	beq.n	8361a <locateStr+0x9a>
                nfa->state = STATE_COMMA;
            } else {
                nfa->startIdx = nfa->i;
   83716:	46a0      	mov	r8, r4
                nfa->stopIdx = nfa->i + 1;
   83718:	462f      	mov	r7, r5
                nfa->state = STATE_TEXT;
   8371a:	465a      	mov	r2, fp
   8371c:	e00f      	b.n	8373e <locateStr+0x1be>
static bool_t locateStrAutomaton(locate_text_nfa * nfa, unsigned char c) {
    switch(nfa->state) {
        /* first state locating only white spaces */
        case STATE_FIRST_WHITESPACE:
            if(isspace(c)) {
                nfa->startIdx = nfa->stopIdx = nfa->i + 1;
   8371e:	462f      	mov	r7, r5
   83720:	46a8      	mov	r8, r5
   83722:	e00c      	b.n	8373e <locateStr+0x1be>
 * Perform locateStr automaton to search string pattern
 * @param nfa stores automaton state
 * @param c current char processed
 */
static bool_t locateStrAutomaton(locate_text_nfa * nfa, unsigned char c) {
    switch(nfa->state) {
   83724:	2a02      	cmp	r2, #2
   83726:	d10a      	bne.n	8373e <locateStr+0x1be>
                nfa->state = STATE_TEXT;
            }
            break;
        /* locate text ignoring quotes */
        case STATE_TEXT:
            if (c == ',') {
   83728:	292c      	cmp	r1, #44	; 0x2c
   8372a:	f43f af79 	beq.w	83620 <locateStr+0xa0>
                nfa->state = STATE_COMMA;
            } else if (!isspace(c)) {
   8372e:	4471      	add	r1, lr
   83730:	7849      	ldrb	r1, [r1, #1]
   83732:	f001 0108 	and.w	r1, r1, #8
   83736:	b2c9      	uxtb	r1, r1
                nfa->stopIdx = nfa->i + 1;
   83738:	2900      	cmp	r1, #0
   8373a:	bf08      	it	eq
   8373c:	462f      	moveq	r7, r5
   8373e:	f104 0401 	add.w	r4, r4, #1
   83742:	f105 0501 	add.w	r5, r5, #1
    nfa.state = STATE_FIRST_WHITESPACE;
    nfa.startIdx = 0;
    nfa.stopIdx = 0;


    for (nfa.i = 0; nfa.i < len1; nfa.i++) {
   83746:	429c      	cmp	r4, r3
   83748:	f47f af3a 	bne.w	835c0 <locateStr+0x40>
   8374c:	e76a      	b.n	83624 <locateStr+0xa4>
   8374e:	bf00      	nop

00083750 <skipWhitespace>:
 * Count white spaces from the beggining
 * @param cmd - command
 * @param len - max search length
 * @return number of white spaces
 */
size_t skipWhitespace(const char * cmd, size_t len) {
   83750:	b470      	push	{r4, r5, r6}
    size_t i;
    for (i = 0; i < len; i++) {
   83752:	460e      	mov	r6, r1
   83754:	b311      	cbz	r1, 8379c <skipWhitespace+0x4c>
        if (!isspace((unsigned char)cmd[i])) {
   83756:	f240 23a0 	movw	r3, #672	; 0x2a0
   8375a:	f2c2 0307 	movt	r3, #8199	; 0x2007
   8375e:	681c      	ldr	r4, [r3, #0]
   83760:	7801      	ldrb	r1, [r0, #0]
   83762:	1862      	adds	r2, r4, r1
   83764:	7853      	ldrb	r3, [r2, #1]
   83766:	f003 0108 	and.w	r1, r3, #8
   8376a:	b2ca      	uxtb	r2, r1
   8376c:	b1c2      	cbz	r2, 837a0 <skipWhitespace+0x50>
   8376e:	4603      	mov	r3, r0
   83770:	f04f 0000 	mov.w	r0, #0
   83774:	f016 0f01 	tst.w	r6, #1
   83778:	d109      	bne.n	8378e <skipWhitespace+0x3e>
   8377a:	e015      	b.n	837a8 <skipWhitespace+0x58>
   8377c:	f813 5f01 	ldrb.w	r5, [r3, #1]!
   83780:	1961      	adds	r1, r4, r5
   83782:	784d      	ldrb	r5, [r1, #1]
   83784:	f005 0108 	and.w	r1, r5, #8
   83788:	b2cd      	uxtb	r5, r1
   8378a:	b9cd      	cbnz	r5, 837c0 <skipWhitespace+0x70>
   8378c:	e00a      	b.n	837a4 <skipWhitespace+0x54>
 * @param len - max search length
 * @return number of white spaces
 */
size_t skipWhitespace(const char * cmd, size_t len) {
    size_t i;
    for (i = 0; i < len; i++) {
   8378e:	f100 0201 	add.w	r2, r0, #1
   83792:	4610      	mov	r0, r2
   83794:	42b2      	cmp	r2, r6
   83796:	d1f1      	bne.n	8377c <skipWhitespace+0x2c>
        if (!isspace((unsigned char)cmd[i])) {
            return i;
        }
    }
    return len;
   83798:	4630      	mov	r0, r6
   8379a:	e003      	b.n	837a4 <skipWhitespace+0x54>
   8379c:	4608      	mov	r0, r1
   8379e:	e001      	b.n	837a4 <skipWhitespace+0x54>
 * @param len - max search length
 * @return number of white spaces
 */
size_t skipWhitespace(const char * cmd, size_t len) {
    size_t i;
    for (i = 0; i < len; i++) {
   837a0:	f04f 0000 	mov.w	r0, #0
        if (!isspace((unsigned char)cmd[i])) {
            return i;
        }
    }
    return len;
}
   837a4:	bc70      	pop	{r4, r5, r6}
   837a6:	4770      	bx	lr
 * @param len - max search length
 * @return number of white spaces
 */
size_t skipWhitespace(const char * cmd, size_t len) {
    size_t i;
    for (i = 0; i < len; i++) {
   837a8:	f100 0001 	add.w	r0, r0, #1
        if (!isspace((unsigned char)cmd[i])) {
   837ac:	f813 1f01 	ldrb.w	r1, [r3, #1]!
   837b0:	1862      	adds	r2, r4, r1
   837b2:	7851      	ldrb	r1, [r2, #1]
   837b4:	f001 0208 	and.w	r2, r1, #8
   837b8:	b2d1      	uxtb	r1, r2
   837ba:	2900      	cmp	r1, #0
   837bc:	d1e7      	bne.n	8378e <skipWhitespace+0x3e>
   837be:	e7f1      	b.n	837a4 <skipWhitespace+0x54>
 * @param len - max search length
 * @return number of white spaces
 */
size_t skipWhitespace(const char * cmd, size_t len) {
    size_t i;
    for (i = 0; i < len; i++) {
   837c0:	f102 0001 	add.w	r0, r2, #1
        if (!isspace((unsigned char)cmd[i])) {
   837c4:	f813 2f01 	ldrb.w	r2, [r3, #1]!
   837c8:	18a1      	adds	r1, r4, r2
   837ca:	784a      	ldrb	r2, [r1, #1]
   837cc:	f002 0108 	and.w	r1, r2, #8
   837d0:	b2ca      	uxtb	r2, r1
   837d2:	2a00      	cmp	r2, #0
   837d4:	d1db      	bne.n	8378e <skipWhitespace+0x3e>
   837d6:	e7e5      	b.n	837a4 <skipWhitespace+0x54>

000837d8 <matchPattern>:
 * @param pattern_len
 * @param str
 * @param str_len
 * @return 
 */
bool_t matchPattern(const char * pattern, size_t pattern_len, const char * str, size_t str_len) {
   837d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   837dc:	4680      	mov	r8, r0
   837de:	4691      	mov	r9, r2
   837e0:	469a      	mov	sl, r3
 * @param len - max search length
 * @return position of separator or len
 */
size_t patternSeparatorShortPos(const char * pattern, size_t len) {
    size_t i;
    for (i = 0; (i < len) && pattern[i]; i++) {
   837e2:	468e      	mov	lr, r1
   837e4:	b321      	cbz	r1, 83830 <matchPattern+0x58>
   837e6:	7803      	ldrb	r3, [r0, #0]
   837e8:	b32b      	cbz	r3, 83836 <matchPattern+0x5e>
        if (islower((unsigned char)pattern[i])) {
   837ea:	f240 22a0 	movw	r2, #672	; 0x2a0
   837ee:	f2c2 0207 	movt	r2, #8199	; 0x2007
   837f2:	6810      	ldr	r0, [r2, #0]
   837f4:	18c1      	adds	r1, r0, r3
   837f6:	784c      	ldrb	r4, [r1, #1]
   837f8:	f004 0503 	and.w	r5, r4, #3
   837fc:	2d02      	cmp	r5, #2
   837fe:	d01d      	beq.n	8383c <matchPattern+0x64>
   83800:	4642      	mov	r2, r8
   83802:	f04f 0400 	mov.w	r4, #0
   83806:	f01e 0f01 	tst.w	lr, #1
   8380a:	d107      	bne.n	8381c <matchPattern+0x44>
   8380c:	e02f      	b.n	8386e <matchPattern+0x96>
   8380e:	19c7      	adds	r7, r0, r7
   83810:	7879      	ldrb	r1, [r7, #1]
   83812:	f001 0503 	and.w	r5, r1, #3
   83816:	2d02      	cmp	r5, #2
   83818:	d136      	bne.n	83888 <matchPattern+0xb0>
   8381a:	e011      	b.n	83840 <matchPattern+0x68>
 * @param len - max search length
 * @return position of separator or len
 */
size_t patternSeparatorShortPos(const char * pattern, size_t len) {
    size_t i;
    for (i = 0; (i < len) && pattern[i]; i++) {
   8381c:	f104 0601 	add.w	r6, r4, #1
   83820:	4634      	mov	r4, r6
   83822:	4576      	cmp	r6, lr
   83824:	d00c      	beq.n	83840 <matchPattern+0x68>
   83826:	f812 7f01 	ldrb.w	r7, [r2, #1]!
   8382a:	2f00      	cmp	r7, #0
   8382c:	d1ef      	bne.n	8380e <matchPattern+0x36>
   8382e:	e007      	b.n	83840 <matchPattern+0x68>
   83830:	f04f 0400 	mov.w	r4, #0
   83834:	e004      	b.n	83840 <matchPattern+0x68>
   83836:	f04f 0400 	mov.w	r4, #0
   8383a:	e001      	b.n	83840 <matchPattern+0x68>
   8383c:	f04f 0400 	mov.w	r4, #0
 * @param str_len
 * @return 
 */
bool_t matchPattern(const char * pattern, size_t pattern_len, const char * str, size_t str_len) {
    int pattern_sep_pos_short = patternSeparatorShortPos(pattern, pattern_len);
    return compareStr(pattern, pattern_len, str, str_len) ||
   83840:	4640      	mov	r0, r8
   83842:	4671      	mov	r1, lr
   83844:	464a      	mov	r2, r9
   83846:	4653      	mov	r3, sl
   83848:	f243 5559 	movw	r5, #13657	; 0x3559
   8384c:	f2c0 0508 	movt	r5, #8
   83850:	47a8      	blx	r5
   83852:	b930      	cbnz	r0, 83862 <matchPattern+0x8a>
            compareStr(pattern, pattern_sep_pos_short, str, str_len);
   83854:	4640      	mov	r0, r8
   83856:	4621      	mov	r1, r4
   83858:	464a      	mov	r2, r9
   8385a:	4653      	mov	r3, sl
   8385c:	462c      	mov	r4, r5
   8385e:	47a8      	blx	r5
   83860:	e001      	b.n	83866 <matchPattern+0x8e>
 * @param str_len
 * @return 
 */
bool_t matchPattern(const char * pattern, size_t pattern_len, const char * str, size_t str_len) {
    int pattern_sep_pos_short = patternSeparatorShortPos(pattern, pattern_len);
    return compareStr(pattern, pattern_len, str, str_len) ||
   83862:	f04f 0001 	mov.w	r0, #1
            compareStr(pattern, pattern_sep_pos_short, str, str_len);
}
   83866:	f000 0001 	and.w	r0, r0, #1
   8386a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 * @param len - max search length
 * @return position of separator or len
 */
size_t patternSeparatorShortPos(const char * pattern, size_t len) {
    size_t i;
    for (i = 0; (i < len) && pattern[i]; i++) {
   8386e:	f104 0401 	add.w	r4, r4, #1
   83872:	f812 3f01 	ldrb.w	r3, [r2, #1]!
   83876:	2b00      	cmp	r3, #0
   83878:	d0e2      	beq.n	83840 <matchPattern+0x68>
        if (islower((unsigned char)pattern[i])) {
   8387a:	18c1      	adds	r1, r0, r3
   8387c:	784d      	ldrb	r5, [r1, #1]
   8387e:	f005 0303 	and.w	r3, r5, #3
   83882:	2b02      	cmp	r3, #2
   83884:	d1ca      	bne.n	8381c <matchPattern+0x44>
   83886:	e7db      	b.n	83840 <matchPattern+0x68>
 * @param len - max search length
 * @return position of separator or len
 */
size_t patternSeparatorShortPos(const char * pattern, size_t len) {
    size_t i;
    for (i = 0; (i < len) && pattern[i]; i++) {
   83888:	f106 0401 	add.w	r4, r6, #1
   8388c:	f812 3f01 	ldrb.w	r3, [r2, #1]!
   83890:	2b00      	cmp	r3, #0
   83892:	d0d5      	beq.n	83840 <matchPattern+0x68>
        if (islower((unsigned char)pattern[i])) {
   83894:	18c1      	adds	r1, r0, r3
   83896:	784d      	ldrb	r5, [r1, #1]
   83898:	f005 0303 	and.w	r3, r5, #3
   8389c:	2b02      	cmp	r3, #2
   8389e:	d1bd      	bne.n	8381c <matchPattern+0x44>
   838a0:	e7ce      	b.n	83840 <matchPattern+0x68>
   838a2:	bf00      	nop

000838a4 <matchCommand>:
 * @param pattern
 * @param cmd - command
 * @param len - max search length
 * @return TRUE if pattern matches, FALSE otherwise
 */
bool_t matchCommand(const char * pattern, const char * cmd, size_t len) {
   838a4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   838a8:	4605      	mov	r5, r0
   838aa:	460c      	mov	r4, r1
   838ac:	4616      	mov	r6, r2
    int result = FALSE;
    
    const char * pattern_ptr = pattern;
    int pattern_len = strlen(pattern);
   838ae:	f24a 1319 	movw	r3, #41241	; 0xa119
   838b2:	f2c0 0308 	movt	r3, #8
   838b6:	4798      	blx	r3
    const char * pattern_end = pattern + pattern_len;
   838b8:	eb05 0900 	add.w	r9, r5, r0
    
    const char * cmd_ptr = cmd;
    size_t cmd_len = SCPI_strnlen(cmd, len);
   838bc:	4620      	mov	r0, r4
   838be:	4631      	mov	r1, r6
   838c0:	f24a 129b 	movw	r2, #41371	; 0xa19b
   838c4:	f2c0 0208 	movt	r2, #8
   838c8:	4790      	blx	r2
    const char * cmd_end = cmd + cmd_len;
   838ca:	eb04 0a00 	add.w	sl, r4, r0
    
    /* TODO: now it is possible to send command ":*IDN?" which is incorrect */
    if (iscolon(cmd_ptr[0])) {
   838ce:	7820      	ldrb	r0, [r4, #0]
   838d0:	283a      	cmp	r0, #58	; 0x3a
        cmd_len --;
        cmd_ptr ++;
   838d2:	bf08      	it	eq
   838d4:	3401      	addeq	r4, #1
 * @param len - max search length
 * @return position of separator or len
 */
size_t patternSeparatorPos(const char * pattern, size_t len) {
    
    char * separator = strnpbrk(pattern, len, "?:[]");
   838d6:	f64c 4ba4 	movw	fp, #52388	; 0xcca4
   838da:	f2c0 0b08 	movt	fp, #8
   838de:	f243 38e1 	movw	r8, #13281	; 0x33e1
   838e2:	f2c0 0808 	movt	r8, #8
        cmd_len --;
        cmd_ptr ++;
    }
    
    while (1) {
        int pattern_sep_pos = patternSeparatorPos(pattern_ptr, pattern_end - pattern_ptr);
   838e6:	ebc5 0709 	rsb	r7, r5, r9
 * @param len - max search length
 * @return position of separator or len
 */
size_t patternSeparatorPos(const char * pattern, size_t len) {
    
    char * separator = strnpbrk(pattern, len, "?:[]");
   838ea:	4628      	mov	r0, r5
   838ec:	4639      	mov	r1, r7
   838ee:	465a      	mov	r2, fp
   838f0:	47c0      	blx	r8
    if (separator == NULL) {
   838f2:	b100      	cbz	r0, 838f6 <matchCommand+0x52>
        return len;
    } else {
        return separator - pattern;
   838f4:	1b47      	subs	r7, r0, r5
        cmd_ptr ++;
    }
    
    while (1) {
        int pattern_sep_pos = patternSeparatorPos(pattern_ptr, pattern_end - pattern_ptr);
        int cmd_sep_pos = cmdSeparatorPos(cmd_ptr, cmd_end - cmd_ptr);
   838f6:	ebc4 060a 	rsb	r6, r4, sl
 * @param cmd - input command
 * @param len - max search length
 * @return position of separator or len
 */
size_t cmdSeparatorPos(const char * cmd, size_t len) {
    char * separator = strnpbrk(cmd, len, ":?");
   838fa:	4620      	mov	r0, r4
   838fc:	4631      	mov	r1, r6
   838fe:	4a1b      	ldr	r2, [pc, #108]	; (8396c <matchCommand+0xc8>)
   83900:	47c0      	blx	r8
    size_t result;
    if (separator == NULL) {
   83902:	b100      	cbz	r0, 83906 <matchCommand+0x62>
        result = len;
    } else {
        result = separator - cmd;
   83904:	1b06      	subs	r6, r0, r4
    
    while (1) {
        int pattern_sep_pos = patternSeparatorPos(pattern_ptr, pattern_end - pattern_ptr);
        int cmd_sep_pos = cmdSeparatorPos(cmd_ptr, cmd_end - cmd_ptr);
        
        if (matchPattern(pattern_ptr, pattern_sep_pos, cmd_ptr, cmd_sep_pos)) {
   83906:	4628      	mov	r0, r5
   83908:	4639      	mov	r1, r7
   8390a:	4622      	mov	r2, r4
   8390c:	4633      	mov	r3, r6
   8390e:	f243 7cd9 	movw	ip, #14297	; 0x37d9
   83912:	f2c0 0c08 	movt	ip, #8
   83916:	47e0      	blx	ip
   83918:	b1c0      	cbz	r0, 8394c <matchCommand+0xa8>
            pattern_ptr = pattern_ptr + pattern_sep_pos;
   8391a:	19ed      	adds	r5, r5, r7
            cmd_ptr = cmd_ptr + cmd_sep_pos;
   8391c:	19a4      	adds	r4, r4, r6
            result = TRUE;
            
            /* command is complete */
            if ((pattern_ptr == pattern_end) && (cmd_ptr >= cmd_end)) {
   8391e:	454d      	cmp	r5, r9
   83920:	d105      	bne.n	8392e <matchCommand+0x8a>
   83922:	45a2      	cmp	sl, r4
   83924:	bf8c      	ite	hi
   83926:	2000      	movhi	r0, #0
   83928:	2001      	movls	r0, #1
   8392a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
                result = FALSE;
                break;
            }
            
            /* command complete, but pattern not */
            if (cmd_ptr >= cmd_end) {
   8392e:	45a2      	cmp	sl, r4
   83930:	d910      	bls.n	83954 <matchCommand+0xb0>
                result = FALSE;
                break;
            }
            
            /* both command and patter contains command separator at this position */
            if ((pattern_ptr[0] == cmd_ptr[0]) && ((pattern_ptr[0] == ':') || (pattern_ptr[0] == '?'))) {
   83932:	7828      	ldrb	r0, [r5, #0]
   83934:	7822      	ldrb	r2, [r4, #0]
   83936:	4282      	cmp	r2, r0
   83938:	d110      	bne.n	8395c <matchCommand+0xb8>
   8393a:	283a      	cmp	r0, #58	; 0x3a
   8393c:	d001      	beq.n	83942 <matchCommand+0x9e>
   8393e:	283f      	cmp	r0, #63	; 0x3f
   83940:	d110      	bne.n	83964 <matchCommand+0xc0>
                pattern_ptr = pattern_ptr + 1;
   83942:	f105 0501 	add.w	r5, r5, #1
                cmd_ptr = cmd_ptr + 1;
   83946:	f104 0401 	add.w	r4, r4, #1
   8394a:	e7cc      	b.n	838e6 <matchCommand+0x42>
            } else {
                result = FALSE;
                break;
            }
        } else {
            result = FALSE;
   8394c:	f04f 0000 	mov.w	r0, #0
   83950:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
                break;
            }
            
            /* command complete, but pattern not */
            if (cmd_ptr >= cmd_end) {
                result = FALSE;
   83954:	f04f 0000 	mov.w	r0, #0
   83958:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
            /* both command and patter contains command separator at this position */
            if ((pattern_ptr[0] == cmd_ptr[0]) && ((pattern_ptr[0] == ':') || (pattern_ptr[0] == '?'))) {
                pattern_ptr = pattern_ptr + 1;
                cmd_ptr = cmd_ptr + 1;
            } else {
                result = FALSE;
   8395c:	f04f 0000 	mov.w	r0, #0
   83960:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   83964:	f04f 0000 	mov.w	r0, #0
            break;
        }
    }
    
    return result;
}
   83968:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8396c:	0008ccac 	.word	0x0008ccac

00083970 <SCPI_GetModuleType>:
 #include <string.h>
 #include <math.h>
 #include "asf.h"
 
 scpi_result_t SCPI_GetModuleType(scpi_t * context)
 {
   83970:	b538      	push	{r3, r4, r5, lr}
	 printf("High speed dual delay lines\x0D");
   83972:	f641 25e8 	movw	r5, #6888	; 0x1ae8
   83976:	f2c2 0507 	movt	r5, #8199	; 0x2007
   8397a:	f64c 44b0 	movw	r4, #52400	; 0xccb0
   8397e:	f2c0 0408 	movt	r4, #8
   83982:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
   83984:	6028      	str	r0, [r5, #0]
   83986:	6069      	str	r1, [r5, #4]
   83988:	60aa      	str	r2, [r5, #8]
   8398a:	60eb      	str	r3, [r5, #12]
   8398c:	cc07      	ldmia	r4!, {r0, r1, r2}
   8398e:	6128      	str	r0, [r5, #16]
   83990:	6169      	str	r1, [r5, #20]
   83992:	61aa      	str	r2, [r5, #24]
   83994:	7823      	ldrb	r3, [r4, #0]
   83996:	772b      	strb	r3, [r5, #28]
   83998:	4628      	mov	r0, r5
   8399a:	f644 1131 	movw	r1, #18737	; 0x4931
   8399e:	f2c0 0108 	movt	r1, #8
   839a2:	4788      	blx	r1
	 return SCPI_RES_OK;
 }
   839a4:	f04f 0001 	mov.w	r0, #1
   839a8:	bd38      	pop	{r3, r4, r5, pc}
   839aa:	bf00      	nop

000839ac <SCPI_GetModuleName>:

scpi_result_t SCPI_GetModuleName(scpi_t * context)
{
   839ac:	b538      	push	{r3, r4, r5, lr}
	printf("High speed dual delay lines\x0D");
   839ae:	f641 25e8 	movw	r5, #6888	; 0x1ae8
   839b2:	f2c2 0507 	movt	r5, #8199	; 0x2007
   839b6:	f64c 44b0 	movw	r4, #52400	; 0xccb0
   839ba:	f2c0 0408 	movt	r4, #8
   839be:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
   839c0:	6028      	str	r0, [r5, #0]
   839c2:	6069      	str	r1, [r5, #4]
   839c4:	60aa      	str	r2, [r5, #8]
   839c6:	60eb      	str	r3, [r5, #12]
   839c8:	cc07      	ldmia	r4!, {r0, r1, r2}
   839ca:	6128      	str	r0, [r5, #16]
   839cc:	6169      	str	r1, [r5, #20]
   839ce:	61aa      	str	r2, [r5, #24]
   839d0:	7823      	ldrb	r3, [r4, #0]
   839d2:	772b      	strb	r3, [r5, #28]
   839d4:	4628      	mov	r0, r5
   839d6:	f644 1131 	movw	r1, #18737	; 0x4931
   839da:	f2c0 0108 	movt	r1, #8
   839de:	4788      	blx	r1
	return SCPI_RES_OK;
}
   839e0:	f04f 0001 	mov.w	r0, #1
   839e4:	bd38      	pop	{r3, r4, r5, pc}
   839e6:	bf00      	nop

000839e8 <SCPI_GetModuleDescription>:

scpi_result_t SCPI_GetModuleDescription(scpi_t * context)
{
   839e8:	b538      	push	{r3, r4, r5, lr}
	printf("High speed dual delay lines\x0D");
   839ea:	f641 25e8 	movw	r5, #6888	; 0x1ae8
   839ee:	f2c2 0507 	movt	r5, #8199	; 0x2007
   839f2:	f64c 44b0 	movw	r4, #52400	; 0xccb0
   839f6:	f2c0 0408 	movt	r4, #8
   839fa:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
   839fc:	6028      	str	r0, [r5, #0]
   839fe:	6069      	str	r1, [r5, #4]
   83a00:	60aa      	str	r2, [r5, #8]
   83a02:	60eb      	str	r3, [r5, #12]
   83a04:	cc07      	ldmia	r4!, {r0, r1, r2}
   83a06:	6128      	str	r0, [r5, #16]
   83a08:	6169      	str	r1, [r5, #20]
   83a0a:	61aa      	str	r2, [r5, #24]
   83a0c:	7823      	ldrb	r3, [r4, #0]
   83a0e:	772b      	strb	r3, [r5, #28]
   83a10:	4628      	mov	r0, r5
   83a12:	f644 1131 	movw	r1, #18737	; 0x4931
   83a16:	f2c0 0108 	movt	r1, #8
   83a1a:	4788      	blx	r1
	return SCPI_RES_OK;
}
   83a1c:	f04f 0001 	mov.w	r0, #1
   83a20:	bd38      	pop	{r3, r4, r5, pc}
   83a22:	bf00      	nop

00083a24 <SCPI_GetModuleSN>:

scpi_result_t SCPI_GetModuleSN(scpi_t * context)
{
   83a24:	b508      	push	{r3, lr}
	printf("0x0000\x0D");
   83a26:	f641 22e8 	movw	r2, #6888	; 0x1ae8
   83a2a:	f2c2 0207 	movt	r2, #8199	; 0x2007
   83a2e:	f64c 43d0 	movw	r3, #52432	; 0xccd0
   83a32:	f2c0 0308 	movt	r3, #8
   83a36:	cb03      	ldmia	r3!, {r0, r1}
   83a38:	6010      	str	r0, [r2, #0]
   83a3a:	6051      	str	r1, [r2, #4]
   83a3c:	4610      	mov	r0, r2
   83a3e:	f644 1131 	movw	r1, #18737	; 0x4931
   83a42:	f2c0 0108 	movt	r1, #8
   83a46:	4788      	blx	r1
	return SCPI_RES_OK;
}
   83a48:	f04f 0001 	mov.w	r0, #1
   83a4c:	bd08      	pop	{r3, pc}
   83a4e:	bf00      	nop

00083a50 <SCPI_GetDissipatedPower>:

scpi_result_t SCPI_GetDissipatedPower(scpi_t * context)
{
   83a50:	b508      	push	{r3, lr}
	printf("840mW\x0D");
   83a52:	f641 23e8 	movw	r3, #6888	; 0x1ae8
   83a56:	f2c2 0307 	movt	r3, #8199	; 0x2007
   83a5a:	f64c 42d8 	movw	r2, #52440	; 0xccd8
   83a5e:	f2c0 0208 	movt	r2, #8
   83a62:	6810      	ldr	r0, [r2, #0]
   83a64:	6018      	str	r0, [r3, #0]
   83a66:	8891      	ldrh	r1, [r2, #4]
   83a68:	7992      	ldrb	r2, [r2, #6]
   83a6a:	8099      	strh	r1, [r3, #4]
   83a6c:	719a      	strb	r2, [r3, #6]
   83a6e:	4618      	mov	r0, r3
   83a70:	f644 1331 	movw	r3, #18737	; 0x4931
   83a74:	f2c0 0308 	movt	r3, #8
   83a78:	4798      	blx	r3
	return SCPI_RES_OK;
}
   83a7a:	f04f 0001 	mov.w	r0, #1
   83a7e:	bd08      	pop	{r3, pc}

00083a80 <SCPI_GetMaxCurrent>:

scpi_result_t SCPI_GetMaxCurrent(scpi_t * context)
{
   83a80:	b508      	push	{r3, lr}
	printf("0mA\x0D");
   83a82:	f641 23e8 	movw	r3, #6888	; 0x1ae8
   83a86:	f2c2 0307 	movt	r3, #8199	; 0x2007
   83a8a:	f64c 42e0 	movw	r2, #52448	; 0xcce0
   83a8e:	f2c0 0208 	movt	r2, #8
   83a92:	6810      	ldr	r0, [r2, #0]
   83a94:	6018      	str	r0, [r3, #0]
   83a96:	7911      	ldrb	r1, [r2, #4]
   83a98:	7119      	strb	r1, [r3, #4]
   83a9a:	4618      	mov	r0, r3
   83a9c:	f644 1331 	movw	r3, #18737	; 0x4931
   83aa0:	f2c0 0308 	movt	r3, #8
   83aa4:	4798      	blx	r3
	return SCPI_RES_OK;
}
   83aa6:	f04f 0001 	mov.w	r0, #1
   83aaa:	bd08      	pop	{r3, pc}

00083aac <SCPI_GetNomCurrent>:

scpi_result_t SCPI_GetNomCurrent(scpi_t * context)
{
   83aac:	b508      	push	{r3, lr}
	printf("0mA\x0D");
   83aae:	f641 23e8 	movw	r3, #6888	; 0x1ae8
   83ab2:	f2c2 0307 	movt	r3, #8199	; 0x2007
   83ab6:	f64c 42e0 	movw	r2, #52448	; 0xcce0
   83aba:	f2c0 0208 	movt	r2, #8
   83abe:	6810      	ldr	r0, [r2, #0]
   83ac0:	6018      	str	r0, [r3, #0]
   83ac2:	7911      	ldrb	r1, [r2, #4]
   83ac4:	7119      	strb	r1, [r3, #4]
   83ac6:	4618      	mov	r0, r3
   83ac8:	f644 1331 	movw	r3, #18737	; 0x4931
   83acc:	f2c0 0308 	movt	r3, #8
   83ad0:	4798      	blx	r3
	return SCPI_RES_OK;
}
   83ad2:	f04f 0001 	mov.w	r0, #1
   83ad6:	bd08      	pop	{r3, pc}

00083ad8 <SCPI_GetSDCardStatus>:

scpi_result_t SCPI_GetSDCardStatus(scpi_t * context)
{
   83ad8:	b508      	push	{r3, lr}
	printf("OK\x0D");
   83ada:	f641 23e8 	movw	r3, #6888	; 0x1ae8
   83ade:	f2c2 0307 	movt	r3, #8199	; 0x2007
   83ae2:	f64c 42e8 	movw	r2, #52456	; 0xcce8
   83ae6:	f2c0 0208 	movt	r2, #8
   83aea:	6810      	ldr	r0, [r2, #0]
   83aec:	6018      	str	r0, [r3, #0]
   83aee:	4618      	mov	r0, r3
   83af0:	f644 1131 	movw	r1, #18737	; 0x4931
   83af4:	f2c0 0108 	movt	r1, #8
   83af8:	4788      	blx	r1
	return SCPI_RES_OK;
}
   83afa:	f04f 0001 	mov.w	r0, #1
   83afe:	bd08      	pop	{r3, pc}

00083b00 <SCPI_LedStatus>:

scpi_result_t SCPI_LedStatus(scpi_t * context)
{
   83b00:	b508      	push	{r3, lr}
	printf("OK\x0D");
   83b02:	f641 23e8 	movw	r3, #6888	; 0x1ae8
   83b06:	f2c2 0307 	movt	r3, #8199	; 0x2007
   83b0a:	f64c 42e8 	movw	r2, #52456	; 0xcce8
   83b0e:	f2c0 0208 	movt	r2, #8
   83b12:	6810      	ldr	r0, [r2, #0]
   83b14:	6018      	str	r0, [r3, #0]
   83b16:	4618      	mov	r0, r3
   83b18:	f644 1131 	movw	r1, #18737	; 0x4931
   83b1c:	f2c0 0108 	movt	r1, #8
   83b20:	4788      	blx	r1
	return SCPI_RES_OK;
}
   83b22:	f04f 0001 	mov.w	r0, #1
   83b26:	bd08      	pop	{r3, pc}

00083b28 <SCPI_ButtonStatus>:

scpi_result_t SCPI_ButtonStatus(scpi_t * context)
{
   83b28:	b508      	push	{r3, lr}
	if(get_user_button_status() == RETURN_OK)
   83b2a:	f242 53f5 	movw	r3, #9717	; 0x25f5
   83b2e:	f2c0 0308 	movt	r3, #8
   83b32:	4798      	blx	r3
   83b34:	2801      	cmp	r0, #1
   83b36:	d111      	bne.n	83b5c <SCPI_ButtonStatus+0x34>
	{
		printf("pushed\x0D");
   83b38:	f641 22e8 	movw	r2, #6888	; 0x1ae8
   83b3c:	f2c2 0207 	movt	r2, #8199	; 0x2007
   83b40:	f64c 43ec 	movw	r3, #52460	; 0xccec
   83b44:	f2c0 0308 	movt	r3, #8
   83b48:	cb03      	ldmia	r3!, {r0, r1}
   83b4a:	6010      	str	r0, [r2, #0]
   83b4c:	6051      	str	r1, [r2, #4]
   83b4e:	4610      	mov	r0, r2
   83b50:	f644 1131 	movw	r1, #18737	; 0x4931
   83b54:	f2c0 0108 	movt	r1, #8
   83b58:	4788      	blx	r1
   83b5a:	e012      	b.n	83b82 <SCPI_ButtonStatus+0x5a>
	} 
	else
	{
		printf("released\x0D");
   83b5c:	f641 22e8 	movw	r2, #6888	; 0x1ae8
   83b60:	f2c2 0207 	movt	r2, #8199	; 0x2007
   83b64:	f64c 43f4 	movw	r3, #52468	; 0xccf4
   83b68:	f2c0 0308 	movt	r3, #8
   83b6c:	cb03      	ldmia	r3!, {r0, r1}
   83b6e:	6010      	str	r0, [r2, #0]
   83b70:	6051      	str	r1, [r2, #4]
   83b72:	8818      	ldrh	r0, [r3, #0]
   83b74:	8110      	strh	r0, [r2, #8]
   83b76:	4610      	mov	r0, r2
   83b78:	f644 1131 	movw	r1, #18737	; 0x4931
   83b7c:	f2c0 0108 	movt	r1, #8
   83b80:	4788      	blx	r1
	}
	return SCPI_RES_OK;
}
   83b82:	f04f 0001 	mov.w	r0, #1
   83b86:	bd08      	pop	{r3, pc}

00083b88 <SCPI_EEPROM_Read>:

scpi_result_t SCPI_EEPROM_Read(scpi_t * context)
{
	// TBD...
	return SCPI_RES_OK;
}
   83b88:	f04f 0001 	mov.w	r0, #1
   83b8c:	4770      	bx	lr
   83b8e:	bf00      	nop

00083b90 <SCPI_EEPROM_Write>:

scpi_result_t SCPI_EEPROM_Write(scpi_t * context)
{
	// TBD...
	return SCPI_RES_OK;
}
   83b90:	f04f 0001 	mov.w	r0, #1
   83b94:	4770      	bx	lr
   83b96:	bf00      	nop

00083b98 <SCPI_SetPower>:

scpi_result_t SCPI_SetPower(scpi_t * context)
{
   83b98:	b530      	push	{r4, r5, lr}
   83b9a:	b083      	sub	sp, #12
	const char * param;
	size_t param_len;

	if(!SCPI_ParamString(context, &param, &param_len, true)) 
   83b9c:	a901      	add	r1, sp, #4
   83b9e:	466a      	mov	r2, sp
   83ba0:	f04f 0301 	mov.w	r3, #1
   83ba4:	f243 24f9 	movw	r4, #13049	; 0x32f9
   83ba8:	f2c0 0408 	movt	r4, #8
   83bac:	47a0      	blx	r4
   83bae:	2800      	cmp	r0, #0
   83bb0:	d039      	beq.n	83c26 <SCPI_SetPower+0x8e>
		return SCPI_RES_ERR;
		
	if(param_len >= 2)
   83bb2:	9c00      	ldr	r4, [sp, #0]
   83bb4:	2c01      	cmp	r4, #1
   83bb6:	d939      	bls.n	83c2c <SCPI_SetPower+0x94>
	{
		if(strncmp(param, "ON", 2) == 0)
   83bb8:	9d01      	ldr	r5, [sp, #4]
   83bba:	4628      	mov	r0, r5
   83bbc:	f64c 5100 	movw	r1, #52480	; 0xcd00
   83bc0:	f2c0 0108 	movt	r1, #8
   83bc4:	f04f 0202 	mov.w	r2, #2
   83bc8:	f24a 136d 	movw	r3, #41325	; 0xa16d
   83bcc:	f2c0 0308 	movt	r3, #8
   83bd0:	4798      	blx	r3
   83bd2:	b960      	cbnz	r0, 83bee <SCPI_SetPower+0x56>
		{
			enable_12v();
   83bd4:	f242 6329 	movw	r3, #9769	; 0x2629
   83bd8:	f2c0 0308 	movt	r3, #8
   83bdc:	4798      	blx	r3
			init_module_peripherals_ap();
   83bde:	f242 4041 	movw	r0, #9281	; 0x2441
   83be2:	f2c0 0008 	movt	r0, #8
   83be6:	4780      	blx	r0
			return SCPI_RES_OK;
   83be8:	f04f 0001 	mov.w	r0, #1
   83bec:	e026      	b.n	83c3c <SCPI_SetPower+0xa4>
		}
		else if((param_len > 2) && (strncmp(param, "OFF", 3) == 0))
   83bee:	2c02      	cmp	r4, #2
   83bf0:	d91f      	bls.n	83c32 <SCPI_SetPower+0x9a>
   83bf2:	4628      	mov	r0, r5
   83bf4:	f64c 5104 	movw	r1, #52484	; 0xcd04
   83bf8:	f2c0 0108 	movt	r1, #8
   83bfc:	f04f 0203 	mov.w	r2, #3
   83c00:	f24a 136d 	movw	r3, #41325	; 0xa16d
   83c04:	f2c0 0308 	movt	r3, #8
   83c08:	4798      	blx	r3
   83c0a:	b9a8      	cbnz	r0, 83c38 <SCPI_SetPower+0xa0>
		{
			deinit_module_peripherals();
   83c0c:	f242 4145 	movw	r1, #9285	; 0x2445
   83c10:	f2c0 0108 	movt	r1, #8
   83c14:	4788      	blx	r1
			disable_12v();
   83c16:	f242 6239 	movw	r2, #9785	; 0x2639
   83c1a:	f2c0 0208 	movt	r2, #8
   83c1e:	4790      	blx	r2
			return SCPI_RES_OK;
   83c20:	f04f 0001 	mov.w	r0, #1
   83c24:	e00a      	b.n	83c3c <SCPI_SetPower+0xa4>
{
	const char * param;
	size_t param_len;

	if(!SCPI_ParamString(context, &param, &param_len, true)) 
		return SCPI_RES_ERR;
   83c26:	f04f 00ff 	mov.w	r0, #255	; 0xff
   83c2a:	e007      	b.n	83c3c <SCPI_SetPower+0xa4>
			return SCPI_RES_ERR;
		}
	}
	else
	{
		return SCPI_RES_OK;
   83c2c:	f04f 0001 	mov.w	r0, #1
   83c30:	e004      	b.n	83c3c <SCPI_SetPower+0xa4>
			disable_12v();
			return SCPI_RES_OK;
		}
		else
		{
			return SCPI_RES_ERR;
   83c32:	f04f 00ff 	mov.w	r0, #255	; 0xff
   83c36:	e001      	b.n	83c3c <SCPI_SetPower+0xa4>
   83c38:	f04f 00ff 	mov.w	r0, #255	; 0xff
	{
		return SCPI_RES_OK;
	}
	
	return SCPI_RES_OK;
}
   83c3c:	b240      	sxtb	r0, r0
   83c3e:	b003      	add	sp, #12
   83c40:	bd30      	pop	{r4, r5, pc}
   83c42:	bf00      	nop

00083c44 <SCPI_SetUserLed>:

scpi_result_t SCPI_SetUserLed(scpi_t * context)
{
   83c44:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   83c48:	b084      	sub	sp, #16
   83c4a:	4604      	mov	r4, r0
	uint32_t param1, param2, param3;
	
	// read first parameter if present
	if (!SCPI_ParamInt(context, &param1, true)) {
   83c4c:	a903      	add	r1, sp, #12
   83c4e:	f04f 0201 	mov.w	r2, #1
   83c52:	f243 3369 	movw	r3, #13161	; 0x3369
   83c56:	f2c0 0308 	movt	r3, #8
   83c5a:	4798      	blx	r3
   83c5c:	2800      	cmp	r0, #0
   83c5e:	d046      	beq.n	83cee <SCPI_SetUserLed+0xaa>
		// do something, if parameter not present
		return SCPI_RES_ERR;
	}

	// read second paraeter if present
	if (!SCPI_ParamInt(context, &param2, true)) {
   83c60:	4620      	mov	r0, r4
   83c62:	a902      	add	r1, sp, #8
   83c64:	f04f 0201 	mov.w	r2, #1
   83c68:	f243 3369 	movw	r3, #13161	; 0x3369
   83c6c:	f2c0 0308 	movt	r3, #8
   83c70:	4798      	blx	r3
   83c72:	2800      	cmp	r0, #0
   83c74:	d03e      	beq.n	83cf4 <SCPI_SetUserLed+0xb0>
		// do something, if parameter not present
		return SCPI_RES_ERR;
	}

	// read second paraeter if present
	if (!SCPI_ParamInt(context, &param3, true)) {
   83c76:	4620      	mov	r0, r4
   83c78:	a901      	add	r1, sp, #4
   83c7a:	f04f 0201 	mov.w	r2, #1
   83c7e:	f243 3369 	movw	r3, #13161	; 0x3369
   83c82:	f2c0 0308 	movt	r3, #8
   83c86:	4798      	blx	r3
   83c88:	2800      	cmp	r0, #0
   83c8a:	d036      	beq.n	83cfa <SCPI_SetUserLed+0xb6>
		// do something, if parameter not present
		return SCPI_RES_ERR;
	}

	set_user_led_colour((uint16_t)round(param1), (uint16_t)round(param2), (uint16_t)round(param3));
   83c8c:	f649 59cd 	movw	r9, #40397	; 0x9dcd
   83c90:	f2c0 0908 	movt	r9, #8
   83c94:	9803      	ldr	r0, [sp, #12]
   83c96:	47c8      	blx	r9
   83c98:	f649 28b5 	movw	r8, #39605	; 0x9ab5
   83c9c:	f2c0 0808 	movt	r8, #8
   83ca0:	47c0      	blx	r8
   83ca2:	4606      	mov	r6, r0
   83ca4:	460f      	mov	r7, r1
   83ca6:	9802      	ldr	r0, [sp, #8]
   83ca8:	47c8      	blx	r9
   83caa:	47c0      	blx	r8
   83cac:	4604      	mov	r4, r0
   83cae:	460d      	mov	r5, r1
   83cb0:	9801      	ldr	r0, [sp, #4]
   83cb2:	47c8      	blx	r9
   83cb4:	47c0      	blx	r8
   83cb6:	4680      	mov	r8, r0
   83cb8:	4689      	mov	r9, r1
   83cba:	f649 6ab9 	movw	sl, #40633	; 0x9eb9
   83cbe:	f2c0 0a08 	movt	sl, #8
   83cc2:	4630      	mov	r0, r6
   83cc4:	4639      	mov	r1, r7
   83cc6:	47d0      	blx	sl
   83cc8:	b286      	uxth	r6, r0
   83cca:	4620      	mov	r0, r4
   83ccc:	4629      	mov	r1, r5
   83cce:	47d0      	blx	sl
   83cd0:	b284      	uxth	r4, r0
   83cd2:	4640      	mov	r0, r8
   83cd4:	4649      	mov	r1, r9
   83cd6:	47d0      	blx	sl
   83cd8:	b282      	uxth	r2, r0
   83cda:	4630      	mov	r0, r6
   83cdc:	4621      	mov	r1, r4
   83cde:	f242 53b1 	movw	r3, #9649	; 0x25b1
   83ce2:	f2c0 0308 	movt	r3, #8
   83ce6:	4798      	blx	r3
	return SCPI_RES_OK;
   83ce8:	f04f 0001 	mov.w	r0, #1
   83cec:	e007      	b.n	83cfe <SCPI_SetUserLed+0xba>
	uint32_t param1, param2, param3;
	
	// read first parameter if present
	if (!SCPI_ParamInt(context, &param1, true)) {
		// do something, if parameter not present
		return SCPI_RES_ERR;
   83cee:	f04f 00ff 	mov.w	r0, #255	; 0xff
   83cf2:	e004      	b.n	83cfe <SCPI_SetUserLed+0xba>
	}

	// read second paraeter if present
	if (!SCPI_ParamInt(context, &param2, true)) {
		// do something, if parameter not present
		return SCPI_RES_ERR;
   83cf4:	f04f 00ff 	mov.w	r0, #255	; 0xff
   83cf8:	e001      	b.n	83cfe <SCPI_SetUserLed+0xba>
	}

	// read second paraeter if present
	if (!SCPI_ParamInt(context, &param3, true)) {
		// do something, if parameter not present
		return SCPI_RES_ERR;
   83cfa:	f04f 00ff 	mov.w	r0, #255	; 0xff
	}

	set_user_led_colour((uint16_t)round(param1), (uint16_t)round(param2), (uint16_t)round(param3));
	return SCPI_RES_OK;
   83cfe:	b240      	sxtb	r0, r0
   83d00:	b004      	add	sp, #16
   83d02:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   83d06:	bf00      	nop

00083d08 <SCPI_SetLightsOnOff>:
#include "peripherals_module.h"
#include <math.h>


scpi_result_t SCPI_SetLightsOnOff(scpi_t * context)
{
   83d08:	b500      	push	{lr}
   83d0a:	b083      	sub	sp, #12
	int32_t param;
	
	// read first parameter if present
	if (!SCPI_ParamInt(context, &param, true)) {
   83d0c:	a901      	add	r1, sp, #4
   83d0e:	f04f 0201 	mov.w	r2, #1
   83d12:	f243 3369 	movw	r3, #13161	; 0x3369
   83d16:	f2c0 0308 	movt	r3, #8
   83d1a:	4798      	blx	r3
   83d1c:	b1a8      	cbz	r0, 83d4a <SCPI_SetLightsOnOff+0x42>
		// do something, if parameter not present
		return SCPI_RES_ERR;
	}
	
	if(param == 0)
   83d1e:	9801      	ldr	r0, [sp, #4]
   83d20:	b948      	cbnz	r0, 83d36 <SCPI_SetLightsOnOff+0x2e>
		switch_on_off_lights(FALSE);
   83d22:	f04f 0000 	mov.w	r0, #0
   83d26:	f641 4299 	movw	r2, #7321	; 0x1c99
   83d2a:	f2c0 0208 	movt	r2, #8
   83d2e:	4790      	blx	r2
	else
		switch_on_off_lights(TRUE);
	
	return SCPI_RES_OK;	
   83d30:	f04f 0301 	mov.w	r3, #1
   83d34:	e00b      	b.n	83d4e <SCPI_SetLightsOnOff+0x46>
	}
	
	if(param == 0)
		switch_on_off_lights(FALSE);
	else
		switch_on_off_lights(TRUE);
   83d36:	f04f 0001 	mov.w	r0, #1
   83d3a:	f641 4199 	movw	r1, #7321	; 0x1c99
   83d3e:	f2c0 0108 	movt	r1, #8
   83d42:	4788      	blx	r1
	
	return SCPI_RES_OK;	
   83d44:	f04f 0301 	mov.w	r3, #1
   83d48:	e001      	b.n	83d4e <SCPI_SetLightsOnOff+0x46>
	int32_t param;
	
	// read first parameter if present
	if (!SCPI_ParamInt(context, &param, true)) {
		// do something, if parameter not present
		return SCPI_RES_ERR;
   83d4a:	f04f 03ff 	mov.w	r3, #255	; 0xff
		switch_on_off_lights(FALSE);
	else
		switch_on_off_lights(TRUE);
	
	return SCPI_RES_OK;	
}
   83d4e:	b258      	sxtb	r0, r3
   83d50:	b003      	add	sp, #12
   83d52:	bd00      	pop	{pc}

00083d54 <SCPI_SetDelayChannelA>:

scpi_result_t SCPI_SetDelayChannelA(scpi_t* context)
{
   83d54:	b500      	push	{lr}
   83d56:	b083      	sub	sp, #12
	uint32_t param;
	
	// read first parameter if present
	if (!SCPI_ParamInt(context, &param, true)) {
   83d58:	a901      	add	r1, sp, #4
   83d5a:	f04f 0201 	mov.w	r2, #1
   83d5e:	f243 3369 	movw	r3, #13161	; 0x3369
   83d62:	f2c0 0308 	movt	r3, #8
   83d66:	4798      	blx	r3
   83d68:	b300      	cbz	r0, 83dac <SCPI_SetDelayChannelA+0x58>
		// do something, if parameter not present
		return SCPI_RES_ERR;
	}
	
	setup_channel1_delay((uint16_t)round(param/5));
   83d6a:	f64c 41cd 	movw	r1, #52429	; 0xcccd
   83d6e:	f6cc 41cc 	movt	r1, #52428	; 0xcccc
   83d72:	9801      	ldr	r0, [sp, #4]
   83d74:	fba1 2300 	umull	r2, r3, r1, r0
   83d78:	ea4f 0093 	mov.w	r0, r3, lsr #2
   83d7c:	f649 52cd 	movw	r2, #40397	; 0x9dcd
   83d80:	f2c0 0208 	movt	r2, #8
   83d84:	4790      	blx	r2
   83d86:	f649 23b5 	movw	r3, #39605	; 0x9ab5
   83d8a:	f2c0 0308 	movt	r3, #8
   83d8e:	4798      	blx	r3
   83d90:	f649 62b9 	movw	r2, #40633	; 0x9eb9
   83d94:	f2c0 0208 	movt	r2, #8
   83d98:	4790      	blx	r2
   83d9a:	b280      	uxth	r0, r0
   83d9c:	f242 31b9 	movw	r1, #9145	; 0x23b9
   83da0:	f2c0 0108 	movt	r1, #8
   83da4:	4788      	blx	r1
	return SCPI_RES_OK;
   83da6:	f04f 0001 	mov.w	r0, #1
   83daa:	e001      	b.n	83db0 <SCPI_SetDelayChannelA+0x5c>
	uint32_t param;
	
	// read first parameter if present
	if (!SCPI_ParamInt(context, &param, true)) {
		// do something, if parameter not present
		return SCPI_RES_ERR;
   83dac:	f04f 00ff 	mov.w	r0, #255	; 0xff
	}
	
	setup_channel1_delay((uint16_t)round(param/5));
	return SCPI_RES_OK;
}
   83db0:	b240      	sxtb	r0, r0
   83db2:	b003      	add	sp, #12
   83db4:	bd00      	pop	{pc}
   83db6:	bf00      	nop

00083db8 <SCPI_SetDelayChannelB>:

scpi_result_t SCPI_SetDelayChannelB(scpi_t* context)
{
   83db8:	b500      	push	{lr}
   83dba:	b083      	sub	sp, #12
	uint32_t param;
	
	// read first parameter if present
	if (!SCPI_ParamInt(context, &param, true)) {
   83dbc:	a901      	add	r1, sp, #4
   83dbe:	f04f 0201 	mov.w	r2, #1
   83dc2:	f243 3369 	movw	r3, #13161	; 0x3369
   83dc6:	f2c0 0308 	movt	r3, #8
   83dca:	4798      	blx	r3
   83dcc:	b300      	cbz	r0, 83e10 <SCPI_SetDelayChannelB+0x58>
		// do something, if parameter not present
		return SCPI_RES_ERR;
	}
	
	setup_channel2_delay((uint16_t)round(param/5));
   83dce:	f64c 41cd 	movw	r1, #52429	; 0xcccd
   83dd2:	f6cc 41cc 	movt	r1, #52428	; 0xcccc
   83dd6:	9801      	ldr	r0, [sp, #4]
   83dd8:	fba1 2300 	umull	r2, r3, r1, r0
   83ddc:	ea4f 0093 	mov.w	r0, r3, lsr #2
   83de0:	f649 52cd 	movw	r2, #40397	; 0x9dcd
   83de4:	f2c0 0208 	movt	r2, #8
   83de8:	4790      	blx	r2
   83dea:	f649 23b5 	movw	r3, #39605	; 0x9ab5
   83dee:	f2c0 0308 	movt	r3, #8
   83df2:	4798      	blx	r3
   83df4:	f649 62b9 	movw	r2, #40633	; 0x9eb9
   83df8:	f2c0 0208 	movt	r2, #8
   83dfc:	4790      	blx	r2
   83dfe:	b280      	uxth	r0, r0
   83e00:	f242 31dd 	movw	r1, #9181	; 0x23dd
   83e04:	f2c0 0108 	movt	r1, #8
   83e08:	4788      	blx	r1
	return SCPI_RES_OK;
   83e0a:	f04f 0001 	mov.w	r0, #1
   83e0e:	e001      	b.n	83e14 <SCPI_SetDelayChannelB+0x5c>
	uint32_t param;
	
	// read first parameter if present
	if (!SCPI_ParamInt(context, &param, true)) {
		// do something, if parameter not present
		return SCPI_RES_ERR;
   83e10:	f04f 00ff 	mov.w	r0, #255	; 0xff
	}
	
	setup_channel2_delay((uint16_t)round(param/5));
	return SCPI_RES_OK;
}
   83e14:	b240      	sxtb	r0, r0
   83e16:	b003      	add	sp, #12
   83e18:	bd00      	pop	{pc}
   83e1a:	bf00      	nop

00083e1c <SCPI_GetDelayChannelA>:

scpi_result_t SCPI_GetDelayChannelA(scpi_t* context)
{
   83e1c:	b538      	push	{r3, r4, r5, lr}
	printf("%u\x0D", get_channel1_delay()*5);
   83e1e:	f242 4301 	movw	r3, #9217	; 0x2401
   83e22:	f2c0 0308 	movt	r3, #8
   83e26:	4798      	blx	r3
   83e28:	f641 24e8 	movw	r4, #6888	; 0x1ae8
   83e2c:	f2c2 0407 	movt	r4, #8199	; 0x2007
   83e30:	eb00 0380 	add.w	r3, r0, r0, lsl #2
   83e34:	4620      	mov	r0, r4
   83e36:	f04f 0164 	mov.w	r1, #100	; 0x64
   83e3a:	f64c 5208 	movw	r2, #52488	; 0xcd08
   83e3e:	f2c0 0208 	movt	r2, #8
   83e42:	f24a 05b3 	movw	r5, #41139	; 0xa0b3
   83e46:	f2c0 0508 	movt	r5, #8
   83e4a:	47a8      	blx	r5
   83e4c:	4620      	mov	r0, r4
   83e4e:	f644 1131 	movw	r1, #18737	; 0x4931
   83e52:	f2c0 0108 	movt	r1, #8
   83e56:	4788      	blx	r1
	return SCPI_RES_OK;
}
   83e58:	f04f 0001 	mov.w	r0, #1
   83e5c:	bd38      	pop	{r3, r4, r5, pc}
   83e5e:	bf00      	nop

00083e60 <SCPI_GetDelayChannelB>:

scpi_result_t SCPI_GetDelayChannelB(scpi_t* context)
{
   83e60:	b538      	push	{r3, r4, r5, lr}
	printf("%u\x0D", get_channel2_delay()*5);
   83e62:	f242 4321 	movw	r3, #9249	; 0x2421
   83e66:	f2c0 0308 	movt	r3, #8
   83e6a:	4798      	blx	r3
   83e6c:	f641 24e8 	movw	r4, #6888	; 0x1ae8
   83e70:	f2c2 0407 	movt	r4, #8199	; 0x2007
   83e74:	eb00 0380 	add.w	r3, r0, r0, lsl #2
   83e78:	4620      	mov	r0, r4
   83e7a:	f04f 0164 	mov.w	r1, #100	; 0x64
   83e7e:	f64c 5208 	movw	r2, #52488	; 0xcd08
   83e82:	f2c0 0208 	movt	r2, #8
   83e86:	f24a 05b3 	movw	r5, #41139	; 0xa0b3
   83e8a:	f2c0 0508 	movt	r5, #8
   83e8e:	47a8      	blx	r5
   83e90:	4620      	mov	r0, r4
   83e92:	f644 1131 	movw	r1, #18737	; 0x4931
   83e96:	f2c0 0108 	movt	r1, #8
   83e9a:	4788      	blx	r1
	return SCPI_RES_OK;
}
   83e9c:	f04f 0001 	mov.w	r0, #1
   83ea0:	bd38      	pop	{r3, r4, r5, pc}
   83ea2:	bf00      	nop

00083ea4 <SCPI_EnableChannelA>:

scpi_result_t SCPI_EnableChannelA(scpi_t* context)
{
   83ea4:	b500      	push	{lr}
   83ea6:	b083      	sub	sp, #12
	uint32_t param;
	
	// read first parameter if present
	if (!SCPI_ParamInt(context, &param, true)) {
   83ea8:	a901      	add	r1, sp, #4
   83eaa:	f04f 0201 	mov.w	r2, #1
   83eae:	f243 3369 	movw	r3, #13161	; 0x3369
   83eb2:	f2c0 0308 	movt	r3, #8
   83eb6:	4798      	blx	r3
   83eb8:	b1a8      	cbz	r0, 83ee6 <SCPI_EnableChannelA+0x42>
		// do something, if parameter not present
		return SCPI_RES_ERR;
	}
	
	if(param == 0)
   83eba:	9801      	ldr	r0, [sp, #4]
   83ebc:	b948      	cbnz	r0, 83ed2 <SCPI_EnableChannelA+0x2e>
		enable_disable_ch1_delay(FALSE);
   83ebe:	f04f 0000 	mov.w	r0, #0
   83ec2:	f242 228d 	movw	r2, #8845	; 0x228d
   83ec6:	f2c0 0208 	movt	r2, #8
   83eca:	4790      	blx	r2
	else
		enable_disable_ch1_delay(TRUE);
	
	return SCPI_RES_OK;
   83ecc:	f04f 0301 	mov.w	r3, #1
   83ed0:	e00b      	b.n	83eea <SCPI_EnableChannelA+0x46>
	}
	
	if(param == 0)
		enable_disable_ch1_delay(FALSE);
	else
		enable_disable_ch1_delay(TRUE);
   83ed2:	f04f 0001 	mov.w	r0, #1
   83ed6:	f242 218d 	movw	r1, #8845	; 0x228d
   83eda:	f2c0 0108 	movt	r1, #8
   83ede:	4788      	blx	r1
	
	return SCPI_RES_OK;
   83ee0:	f04f 0301 	mov.w	r3, #1
   83ee4:	e001      	b.n	83eea <SCPI_EnableChannelA+0x46>
	uint32_t param;
	
	// read first parameter if present
	if (!SCPI_ParamInt(context, &param, true)) {
		// do something, if parameter not present
		return SCPI_RES_ERR;
   83ee6:	f04f 03ff 	mov.w	r3, #255	; 0xff
		enable_disable_ch1_delay(FALSE);
	else
		enable_disable_ch1_delay(TRUE);
	
	return SCPI_RES_OK;
}
   83eea:	b258      	sxtb	r0, r3
   83eec:	b003      	add	sp, #12
   83eee:	bd00      	pop	{pc}

00083ef0 <SCPI_EnableChannelB>:

scpi_result_t SCPI_EnableChannelB(scpi_t* context)
{
   83ef0:	b500      	push	{lr}
   83ef2:	b083      	sub	sp, #12
	uint32_t param;
	
	// read first parameter if present
	if (!SCPI_ParamInt(context, &param, true)) {
   83ef4:	a901      	add	r1, sp, #4
   83ef6:	f04f 0201 	mov.w	r2, #1
   83efa:	f243 3369 	movw	r3, #13161	; 0x3369
   83efe:	f2c0 0308 	movt	r3, #8
   83f02:	4798      	blx	r3
   83f04:	b1a8      	cbz	r0, 83f32 <SCPI_EnableChannelB+0x42>
		// do something, if parameter not present
		return SCPI_RES_ERR;
	}
	
	if(param == 0)
   83f06:	9801      	ldr	r0, [sp, #4]
   83f08:	b948      	cbnz	r0, 83f1e <SCPI_EnableChannelB+0x2e>
		enable_disable_ch2_delay(FALSE);
   83f0a:	f04f 0000 	mov.w	r0, #0
   83f0e:	f242 22c9 	movw	r2, #8905	; 0x22c9
   83f12:	f2c0 0208 	movt	r2, #8
   83f16:	4790      	blx	r2
	else
		enable_disable_ch2_delay(TRUE);
	
	return SCPI_RES_OK;
   83f18:	f04f 0301 	mov.w	r3, #1
   83f1c:	e00b      	b.n	83f36 <SCPI_EnableChannelB+0x46>
	}
	
	if(param == 0)
		enable_disable_ch2_delay(FALSE);
	else
		enable_disable_ch2_delay(TRUE);
   83f1e:	f04f 0001 	mov.w	r0, #1
   83f22:	f242 21c9 	movw	r1, #8905	; 0x22c9
   83f26:	f2c0 0108 	movt	r1, #8
   83f2a:	4788      	blx	r1
	
	return SCPI_RES_OK;
   83f2c:	f04f 0301 	mov.w	r3, #1
   83f30:	e001      	b.n	83f36 <SCPI_EnableChannelB+0x46>
	uint32_t param;
	
	// read first parameter if present
	if (!SCPI_ParamInt(context, &param, true)) {
		// do something, if parameter not present
		return SCPI_RES_ERR;
   83f32:	f04f 03ff 	mov.w	r3, #255	; 0xff
		enable_disable_ch2_delay(FALSE);
	else
		enable_disable_ch2_delay(TRUE);
	
	return SCPI_RES_OK;
}
   83f36:	b258      	sxtb	r0, r3
   83f38:	b003      	add	sp, #12
   83f3a:	bd00      	pop	{pc}

00083f3c <SCPI_GetEnableChannelA>:

scpi_result_t SCPI_GetEnableChannelA(scpi_t* context)
{
   83f3c:	b538      	push	{r3, r4, r5, lr}
	printf("%u\x0D", is_channel1_delay_enabled());
   83f3e:	f242 2375 	movw	r3, #8821	; 0x2275
   83f42:	f2c0 0308 	movt	r3, #8
   83f46:	4798      	blx	r3
   83f48:	4603      	mov	r3, r0
   83f4a:	f641 24e8 	movw	r4, #6888	; 0x1ae8
   83f4e:	f2c2 0407 	movt	r4, #8199	; 0x2007
   83f52:	4620      	mov	r0, r4
   83f54:	f04f 0164 	mov.w	r1, #100	; 0x64
   83f58:	f64c 5208 	movw	r2, #52488	; 0xcd08
   83f5c:	f2c0 0208 	movt	r2, #8
   83f60:	f24a 05b3 	movw	r5, #41139	; 0xa0b3
   83f64:	f2c0 0508 	movt	r5, #8
   83f68:	47a8      	blx	r5
   83f6a:	4620      	mov	r0, r4
   83f6c:	f644 1131 	movw	r1, #18737	; 0x4931
   83f70:	f2c0 0108 	movt	r1, #8
   83f74:	4788      	blx	r1
	return SCPI_RES_OK;
}
   83f76:	f04f 0001 	mov.w	r0, #1
   83f7a:	bd38      	pop	{r3, r4, r5, pc}

00083f7c <SCPI_GetEnableChannelB>:

scpi_result_t SCPI_GetEnableChannelB(scpi_t* context)
{
   83f7c:	b538      	push	{r3, r4, r5, lr}
	printf("%u\x0D", is_channel2_delay_enabled());
   83f7e:	f242 2381 	movw	r3, #8833	; 0x2281
   83f82:	f2c0 0308 	movt	r3, #8
   83f86:	4798      	blx	r3
   83f88:	4603      	mov	r3, r0
   83f8a:	f641 24e8 	movw	r4, #6888	; 0x1ae8
   83f8e:	f2c2 0407 	movt	r4, #8199	; 0x2007
   83f92:	4620      	mov	r0, r4
   83f94:	f04f 0164 	mov.w	r1, #100	; 0x64
   83f98:	f64c 5208 	movw	r2, #52488	; 0xcd08
   83f9c:	f2c0 0208 	movt	r2, #8
   83fa0:	f24a 05b3 	movw	r5, #41139	; 0xa0b3
   83fa4:	f2c0 0508 	movt	r5, #8
   83fa8:	47a8      	blx	r5
   83faa:	4620      	mov	r0, r4
   83fac:	f644 1131 	movw	r1, #18737	; 0x4931
   83fb0:	f2c0 0108 	movt	r1, #8
   83fb4:	4788      	blx	r1
	return SCPI_RES_OK;
}
   83fb6:	f04f 0001 	mov.w	r0, #1
   83fba:	bd38      	pop	{r3, r4, r5, pc}

00083fbc <sd_mmc_test_unit_ready>:
 */

static bool sd_mmc_ejected[2] = {false, false};

Ctrl_status sd_mmc_test_unit_ready(uint8_t slot)
{
   83fbc:	b510      	push	{r4, lr}
   83fbe:	4604      	mov	r4, r0
	switch (sd_mmc_check(slot))
   83fc0:	f240 4395 	movw	r3, #1173	; 0x495
   83fc4:	f2c0 0308 	movt	r3, #8
   83fc8:	4798      	blx	r3
   83fca:	2801      	cmp	r0, #1
   83fcc:	d003      	beq.n	83fd6 <sd_mmc_test_unit_ready+0x1a>
   83fce:	b128      	cbz	r0, 83fdc <sd_mmc_test_unit_ready+0x20>
   83fd0:	2802      	cmp	r0, #2
   83fd2:	d120      	bne.n	84016 <sd_mmc_test_unit_ready+0x5a>
   83fd4:	e015      	b.n	84002 <sd_mmc_test_unit_ready+0x46>
		}
		// It is not a memory card
		return CTRL_NO_PRESENT;

	case SD_MMC_INIT_ONGOING:
		return CTRL_BUSY;
   83fd6:	f04f 0003 	mov.w	r0, #3
   83fda:	bd10      	pop	{r4, pc}
Ctrl_status sd_mmc_test_unit_ready(uint8_t slot)
{
	switch (sd_mmc_check(slot))
	{
	case SD_MMC_OK:
		if (sd_mmc_ejected[slot]) {
   83fdc:	f640 4154 	movw	r1, #3156	; 0xc54
   83fe0:	f2c2 0107 	movt	r1, #8199	; 0x2007
   83fe4:	5d0b      	ldrb	r3, [r1, r4]
   83fe6:	b9cb      	cbnz	r3, 8401c <sd_mmc_test_unit_ready+0x60>
			return CTRL_NO_PRESENT;
		}
		if (sd_mmc_get_type(slot) & (CARD_TYPE_SD | CARD_TYPE_MMC)) {
   83fe8:	4620      	mov	r0, r4
   83fea:	f241 022d 	movw	r2, #4141	; 0x102d
   83fee:	f2c0 0208 	movt	r2, #8
   83ff2:	4790      	blx	r2
   83ff4:	f000 0003 	and.w	r0, r0, #3
			return CTRL_GOOD;
   83ff8:	2800      	cmp	r0, #0
   83ffa:	bf0c      	ite	eq
   83ffc:	2002      	moveq	r0, #2
   83ffe:	2000      	movne	r0, #0
   84000:	bd10      	pop	{r4, pc}

	case SD_MMC_INIT_ONGOING:
		return CTRL_BUSY;

	case SD_MMC_ERR_NO_CARD:
		sd_mmc_ejected[slot] = false;
   84002:	f640 4054 	movw	r0, #3156	; 0xc54
   84006:	f2c2 0007 	movt	r0, #8199	; 0x2007
   8400a:	f04f 0200 	mov.w	r2, #0
   8400e:	5502      	strb	r2, [r0, r4]
		return CTRL_NO_PRESENT;
   84010:	f04f 0002 	mov.w	r0, #2
   84014:	bd10      	pop	{r4, pc}

	default:
		return CTRL_FAIL;
   84016:	f04f 0001 	mov.w	r0, #1
   8401a:	bd10      	pop	{r4, pc}
{
	switch (sd_mmc_check(slot))
	{
	case SD_MMC_OK:
		if (sd_mmc_ejected[slot]) {
			return CTRL_NO_PRESENT;
   8401c:	f04f 0002 	mov.w	r0, #2
		return CTRL_NO_PRESENT;

	default:
		return CTRL_FAIL;
	}
}
   84020:	bd10      	pop	{r4, pc}
   84022:	bf00      	nop

00084024 <sd_mmc_test_unit_ready_0>:

Ctrl_status sd_mmc_test_unit_ready_0(void)
{
   84024:	b508      	push	{r3, lr}
	return sd_mmc_test_unit_ready(0);
   84026:	f04f 0000 	mov.w	r0, #0
   8402a:	f643 73bd 	movw	r3, #16317	; 0x3fbd
   8402e:	f2c0 0308 	movt	r3, #8
   84032:	4798      	blx	r3
}
   84034:	bd08      	pop	{r3, pc}
   84036:	bf00      	nop

00084038 <sd_mmc_read_capacity>:
{
	return sd_mmc_test_unit_ready(1);
}

Ctrl_status sd_mmc_read_capacity(uint8_t slot, uint32_t *nb_sector)
{
   84038:	b538      	push	{r3, r4, r5, lr}
   8403a:	4604      	mov	r4, r0
   8403c:	460d      	mov	r5, r1
	// Return last sector address (-1)
	*nb_sector = (sd_mmc_get_capacity(slot) * 2) - 1;
   8403e:	f241 0359 	movw	r3, #4185	; 0x1059
   84042:	f2c0 0308 	movt	r3, #8
   84046:	4798      	blx	r3
   84048:	ea4f 0040 	mov.w	r0, r0, lsl #1
   8404c:	f100 31ff 	add.w	r1, r0, #4294967295
   84050:	6029      	str	r1, [r5, #0]
	return sd_mmc_test_unit_ready(slot);
   84052:	4620      	mov	r0, r4
   84054:	f643 72bd 	movw	r2, #16317	; 0x3fbd
   84058:	f2c0 0208 	movt	r2, #8
   8405c:	4790      	blx	r2
}
   8405e:	bd38      	pop	{r3, r4, r5, pc}

00084060 <sd_mmc_read_capacity_0>:

Ctrl_status sd_mmc_read_capacity_0(uint32_t *nb_sector)
{
   84060:	b508      	push	{r3, lr}
   84062:	4601      	mov	r1, r0
	return sd_mmc_read_capacity(0, nb_sector);
   84064:	f04f 0000 	mov.w	r0, #0
   84068:	f244 0339 	movw	r3, #16441	; 0x4039
   8406c:	f2c0 0308 	movt	r3, #8
   84070:	4798      	blx	r3
}
   84072:	bd08      	pop	{r3, pc}

00084074 <sd_mmc_wr_protect>:
{
	return sd_mmc_unload(1, unload);
}

bool sd_mmc_wr_protect(uint8_t slot)
{
   84074:	b508      	push	{r3, lr}
	return sd_mmc_is_write_protected(slot);
   84076:	f241 0385 	movw	r3, #4229	; 0x1085
   8407a:	f2c0 0308 	movt	r3, #8
   8407e:	4798      	blx	r3
}
   84080:	bd08      	pop	{r3, pc}
   84082:	bf00      	nop

00084084 <sd_mmc_wr_protect_0>:

bool sd_mmc_wr_protect_0(void)
{
   84084:	b508      	push	{r3, lr}
	return sd_mmc_wr_protect(0);
   84086:	f04f 0000 	mov.w	r0, #0
   8408a:	f244 0375 	movw	r3, #16501	; 0x4075
   8408e:	f2c0 0308 	movt	r3, #8
   84092:	4798      	blx	r3
}
   84094:	bd08      	pop	{r3, pc}
   84096:	bf00      	nop

00084098 <sd_mmc_removal>:

bool sd_mmc_removal(uint8_t slot)
{
	UNUSED(slot);
	return true;
}
   84098:	f04f 0001 	mov.w	r0, #1
   8409c:	4770      	bx	lr
   8409e:	bf00      	nop

000840a0 <sd_mmc_removal_0>:

bool sd_mmc_removal_0(void)
{
   840a0:	b508      	push	{r3, lr}
	return sd_mmc_removal(0);
   840a2:	f04f 0000 	mov.w	r0, #0
   840a6:	f244 0399 	movw	r3, #16537	; 0x4099
   840aa:	f2c0 0308 	movt	r3, #8
   840ae:	4798      	blx	r3
}
   840b0:	bd08      	pop	{r3, pc}
   840b2:	bf00      	nop

000840b4 <sd_mmc_usb_read_10>:

COMPILER_WORD_ALIGNED
uint8_t sector_buf_1[SD_MMC_BLOCK_SIZE];

Ctrl_status sd_mmc_usb_read_10(uint8_t slot, uint32_t addr, uint16_t nb_sector)
{
   840b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   840b8:	4614      	mov	r4, r2
	bool b_first_step = true;
	uint16_t nb_step;

	switch (sd_mmc_init_read_blocks(slot, addr, nb_sector)) {
   840ba:	f241 038d 	movw	r3, #4237	; 0x108d
   840be:	f2c0 0308 	movt	r3, #8
   840c2:	4798      	blx	r3
   840c4:	4601      	mov	r1, r0
   840c6:	b370      	cbz	r0, 84126 <sd_mmc_usb_read_10+0x72>
	case SD_MMC_OK:
		break;
	case SD_MMC_ERR_NO_CARD:
		return CTRL_NO_PRESENT;
	default:
		return CTRL_FAIL;
   840c8:	2802      	cmp	r0, #2
   840ca:	bf0c      	ite	eq
   840cc:	2002      	moveq	r0, #2
   840ce:	2001      	movne	r0, #1
   840d0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	}
	// Pipeline the 2 transfer in order to speed-up the performances
	nb_step = nb_sector + 1;
	while (nb_step--) {
		if (nb_step) { // Skip last step
   840d4:	b144      	cbz	r4, 840e8 <sd_mmc_usb_read_10+0x34>
			// MCI -> RAM
			if (SD_MMC_OK != sd_mmc_start_read_blocks(((nb_step % 2) == 0) ?
   840d6:	f014 0f01 	tst.w	r4, #1
   840da:	bf0c      	ite	eq
   840dc:	4638      	moveq	r0, r7
   840de:	4640      	movne	r0, r8
   840e0:	f04f 0101 	mov.w	r1, #1
   840e4:	47b0      	blx	r6
   840e6:	bba0      	cbnz	r0, 84152 <sd_mmc_usb_read_10+0x9e>
					sector_buf_0 : sector_buf_1, 1)) {
				return CTRL_FAIL;
			}
		}
		if (!b_first_step) { // Skip first step
   840e8:	b985      	cbnz	r5, 8410c <sd_mmc_usb_read_10+0x58>
			// RAM -> USB
			if (!udi_msc_trans_block(true,
   840ea:	f014 0f01 	tst.w	r4, #1
   840ee:	bf0c      	ite	eq
   840f0:	4641      	moveq	r1, r8
   840f2:	4639      	movne	r1, r7
   840f4:	f04f 0001 	mov.w	r0, #1
   840f8:	f44f 7200 	mov.w	r2, #512	; 0x200
   840fc:	f04f 0300 	mov.w	r3, #0
   84100:	f246 551d 	movw	r5, #25885	; 0x651d
   84104:	f2c0 0508 	movt	r5, #8
   84108:	47a8      	blx	r5
   8410a:	b330      	cbz	r0, 8415a <sd_mmc_usb_read_10+0xa6>
				return CTRL_FAIL;
			}
		} else {
			b_first_step = false;
		}
		if (nb_step) { // Skip last step
   8410c:	b12c      	cbz	r4, 8411a <sd_mmc_usb_read_10+0x66>
			if (SD_MMC_OK != sd_mmc_wait_end_of_read_blocks()) {
   8410e:	f241 2015 	movw	r0, #4629	; 0x1215
   84112:	f2c0 0008 	movt	r0, #8
   84116:	4780      	blx	r0
   84118:	bb18      	cbnz	r0, 84162 <sd_mmc_usb_read_10+0xae>
   8411a:	f104 34ff 	add.w	r4, r4, #4294967295
   8411e:	b2a4      	uxth	r4, r4
   84120:	f04f 0500 	mov.w	r5, #0
   84124:	e00d      	b.n	84142 <sd_mmc_usb_read_10+0x8e>
COMPILER_WORD_ALIGNED
uint8_t sector_buf_1[SD_MMC_BLOCK_SIZE];

Ctrl_status sd_mmc_usb_read_10(uint8_t slot, uint32_t addr, uint16_t nb_sector)
{
	bool b_first_step = true;
   84126:	f04f 0501 	mov.w	r5, #1
	// Pipeline the 2 transfer in order to speed-up the performances
	nb_step = nb_sector + 1;
	while (nb_step--) {
		if (nb_step) { // Skip last step
			// MCI -> RAM
			if (SD_MMC_OK != sd_mmc_start_read_blocks(((nb_step % 2) == 0) ?
   8412a:	f241 16dd 	movw	r6, #4573	; 0x11dd
   8412e:	f2c0 0608 	movt	r6, #8
   84132:	f241 68e8 	movw	r8, #5864	; 0x16e8
   84136:	f2c2 0807 	movt	r8, #8199	; 0x2007
   8413a:	f641 07e8 	movw	r7, #6376	; 0x18e8
   8413e:	f2c2 0707 	movt	r7, #8199	; 0x2007
	default:
		return CTRL_FAIL;
	}
	// Pipeline the 2 transfer in order to speed-up the performances
	nb_step = nb_sector + 1;
	while (nb_step--) {
   84142:	f64f 72ff 	movw	r2, #65535	; 0xffff
   84146:	4294      	cmp	r4, r2
   84148:	d1c4      	bne.n	840d4 <sd_mmc_usb_read_10+0x20>
				return CTRL_FAIL;
			}
		}
		b_first_step = false;
	}
	return CTRL_GOOD;
   8414a:	f04f 0000 	mov.w	r0, #0
   8414e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	while (nb_step--) {
		if (nb_step) { // Skip last step
			// MCI -> RAM
			if (SD_MMC_OK != sd_mmc_start_read_blocks(((nb_step % 2) == 0) ?
					sector_buf_0 : sector_buf_1, 1)) {
				return CTRL_FAIL;
   84152:	f04f 0001 	mov.w	r0, #1
   84156:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			if (!udi_msc_trans_block(true,
					((nb_step % 2) == 0) ?
					sector_buf_1 : sector_buf_0,
					SD_MMC_BLOCK_SIZE,
					NULL)) {
				return CTRL_FAIL;
   8415a:	f04f 0001 	mov.w	r0, #1
   8415e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		} else {
			b_first_step = false;
		}
		if (nb_step) { // Skip last step
			if (SD_MMC_OK != sd_mmc_wait_end_of_read_blocks()) {
				return CTRL_FAIL;
   84162:	f04f 0001 	mov.w	r0, #1
			}
		}
		b_first_step = false;
	}
	return CTRL_GOOD;
}
   84166:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   8416a:	bf00      	nop

0008416c <sd_mmc_usb_read_10_0>:

Ctrl_status sd_mmc_usb_read_10_0(uint32_t addr, uint16_t nb_sector)
{
   8416c:	b508      	push	{r3, lr}
   8416e:	4603      	mov	r3, r0
   84170:	460a      	mov	r2, r1
	return sd_mmc_usb_read_10(0, addr, nb_sector);
   84172:	f04f 0000 	mov.w	r0, #0
   84176:	4619      	mov	r1, r3
   84178:	f244 03b5 	movw	r3, #16565	; 0x40b5
   8417c:	f2c0 0308 	movt	r3, #8
   84180:	4798      	blx	r3
}
   84182:	bd08      	pop	{r3, pc}

00084184 <sd_mmc_usb_write_10>:
{
	return sd_mmc_usb_read_10(1, addr, nb_sector);
}

Ctrl_status sd_mmc_usb_write_10(uint8_t slot, uint32_t addr, uint16_t nb_sector)
{
   84184:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   84188:	4614      	mov	r4, r2
	bool b_first_step = true;
	uint16_t nb_step;

	switch (sd_mmc_init_write_blocks(slot, addr, nb_sector)) {
   8418a:	f241 2395 	movw	r3, #4757	; 0x1295
   8418e:	f2c0 0308 	movt	r3, #8
   84192:	4798      	blx	r3
   84194:	4601      	mov	r1, r0
   84196:	b368      	cbz	r0, 841f4 <sd_mmc_usb_write_10+0x70>
	case SD_MMC_OK:
		break;
	case SD_MMC_ERR_NO_CARD:
		return CTRL_NO_PRESENT;
	default:
		return CTRL_FAIL;
   84198:	2802      	cmp	r0, #2
   8419a:	bf0c      	ite	eq
   8419c:	2002      	moveq	r0, #2
   8419e:	2001      	movne	r0, #1
   841a0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	}
	// Pipeline the 2 transfer in order to speed-up the performances
	nb_step = nb_sector + 1;
	while (nb_step--) {
		if (!b_first_step) { // Skip first step
   841a4:	b945      	cbnz	r5, 841b8 <sd_mmc_usb_write_10+0x34>
			// RAM -> MCI
			if (SD_MMC_OK != sd_mmc_start_write_blocks(((nb_step % 2) == 0) ?
   841a6:	f014 0f01 	tst.w	r4, #1
   841aa:	bf0c      	ite	eq
   841ac:	4638      	moveq	r0, r7
   841ae:	4640      	movne	r0, r8
   841b0:	f04f 0101 	mov.w	r1, #1
   841b4:	47b0      	blx	r6
   841b6:	bb98      	cbnz	r0, 84220 <sd_mmc_usb_write_10+0x9c>
					sector_buf_0 : sector_buf_1, 1)) {
				return CTRL_FAIL;
			}
		}
		if (nb_step) { // Skip last step
   841b8:	b17c      	cbz	r4, 841da <sd_mmc_usb_write_10+0x56>
			// USB -> RAM
			if (!udi_msc_trans_block(false,
   841ba:	f014 0f01 	tst.w	r4, #1
   841be:	bf0c      	ite	eq
   841c0:	4641      	moveq	r1, r8
   841c2:	4639      	movne	r1, r7
   841c4:	f04f 0000 	mov.w	r0, #0
   841c8:	f44f 7200 	mov.w	r2, #512	; 0x200
   841cc:	4603      	mov	r3, r0
   841ce:	f246 5c1d 	movw	ip, #25885	; 0x651d
   841d2:	f2c0 0c08 	movt	ip, #8
   841d6:	47e0      	blx	ip
   841d8:	b330      	cbz	r0, 84228 <sd_mmc_usb_write_10+0xa4>
					SD_MMC_BLOCK_SIZE,
					NULL)) {
				return CTRL_FAIL;
			}
		}
		if (!b_first_step) { // Skip first step
   841da:	b92d      	cbnz	r5, 841e8 <sd_mmc_usb_write_10+0x64>
			if (SD_MMC_OK != sd_mmc_wait_end_of_write_blocks()) {
   841dc:	f241 30a1 	movw	r0, #5025	; 0x13a1
   841e0:	f2c0 0008 	movt	r0, #8
   841e4:	4780      	blx	r0
   841e6:	bb18      	cbnz	r0, 84230 <sd_mmc_usb_write_10+0xac>
   841e8:	f104 34ff 	add.w	r4, r4, #4294967295
   841ec:	b2a4      	uxth	r4, r4
   841ee:	f04f 0500 	mov.w	r5, #0
   841f2:	e00d      	b.n	84210 <sd_mmc_usb_write_10+0x8c>
	return sd_mmc_usb_read_10(1, addr, nb_sector);
}

Ctrl_status sd_mmc_usb_write_10(uint8_t slot, uint32_t addr, uint16_t nb_sector)
{
	bool b_first_step = true;
   841f4:	f04f 0501 	mov.w	r5, #1
	// Pipeline the 2 transfer in order to speed-up the performances
	nb_step = nb_sector + 1;
	while (nb_step--) {
		if (!b_first_step) { // Skip first step
			// RAM -> MCI
			if (SD_MMC_OK != sd_mmc_start_write_blocks(((nb_step % 2) == 0) ?
   841f8:	f241 3669 	movw	r6, #4969	; 0x1369
   841fc:	f2c0 0608 	movt	r6, #8
   84200:	f241 68e8 	movw	r8, #5864	; 0x16e8
   84204:	f2c2 0807 	movt	r8, #8199	; 0x2007
   84208:	f641 07e8 	movw	r7, #6376	; 0x18e8
   8420c:	f2c2 0707 	movt	r7, #8199	; 0x2007
	default:
		return CTRL_FAIL;
	}
	// Pipeline the 2 transfer in order to speed-up the performances
	nb_step = nb_sector + 1;
	while (nb_step--) {
   84210:	f64f 72ff 	movw	r2, #65535	; 0xffff
   84214:	4294      	cmp	r4, r2
   84216:	d1c5      	bne.n	841a4 <sd_mmc_usb_write_10+0x20>
			}
		} else {
			b_first_step = false;
		}
	}
	return CTRL_GOOD;
   84218:	f04f 0000 	mov.w	r0, #0
   8421c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	while (nb_step--) {
		if (!b_first_step) { // Skip first step
			// RAM -> MCI
			if (SD_MMC_OK != sd_mmc_start_write_blocks(((nb_step % 2) == 0) ?
					sector_buf_0 : sector_buf_1, 1)) {
				return CTRL_FAIL;
   84220:	f04f 0001 	mov.w	r0, #1
   84224:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			if (!udi_msc_trans_block(false,
					((nb_step % 2) == 0) ?
					sector_buf_1 : sector_buf_0,
					SD_MMC_BLOCK_SIZE,
					NULL)) {
				return CTRL_FAIL;
   84228:	f04f 0001 	mov.w	r0, #1
   8422c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			}
		}
		if (!b_first_step) { // Skip first step
			if (SD_MMC_OK != sd_mmc_wait_end_of_write_blocks()) {
				return CTRL_FAIL;
   84230:	f04f 0001 	mov.w	r0, #1
		} else {
			b_first_step = false;
		}
	}
	return CTRL_GOOD;
}
   84234:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00084238 <sd_mmc_usb_write_10_0>:

Ctrl_status sd_mmc_usb_write_10_0(uint32_t addr, uint16_t nb_sector)
{
   84238:	b508      	push	{r3, lr}
   8423a:	4603      	mov	r3, r0
   8423c:	460a      	mov	r2, r1
	return sd_mmc_usb_write_10(0, addr, nb_sector);
   8423e:	f04f 0000 	mov.w	r0, #0
   84242:	4619      	mov	r1, r3
   84244:	f244 1385 	movw	r3, #16773	; 0x4185
   84248:	f2c0 0308 	movt	r3, #8
   8424c:	4798      	blx	r3
}
   8424e:	bd08      	pop	{r3, pc}

00084250 <hsmci_reset>:

/**
 * \brief Reset the HSMCI interface
 */
static void hsmci_reset(void)
{
   84250:	b470      	push	{r4, r5, r6}
	uint32_t mr = HSMCI->HSMCI_MR;
   84252:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
   84256:	685d      	ldr	r5, [r3, #4]
	uint32_t dtor = HSMCI->HSMCI_DTOR;
   84258:	689c      	ldr	r4, [r3, #8]
	uint32_t sdcr = HSMCI->HSMCI_SDCR;
   8425a:	68d8      	ldr	r0, [r3, #12]
	uint32_t cstor = HSMCI->HSMCI_CSTOR;
   8425c:	69d9      	ldr	r1, [r3, #28]
	uint32_t cfg = HSMCI->HSMCI_CFG;
   8425e:	6d5a      	ldr	r2, [r3, #84]	; 0x54
	HSMCI->HSMCI_CR = HSMCI_CR_SWRST;
   84260:	f04f 0680 	mov.w	r6, #128	; 0x80
   84264:	601e      	str	r6, [r3, #0]
	HSMCI->HSMCI_MR = mr;
   84266:	605d      	str	r5, [r3, #4]
	HSMCI->HSMCI_DTOR = dtor;
   84268:	609c      	str	r4, [r3, #8]
	HSMCI->HSMCI_SDCR = sdcr;
   8426a:	60d8      	str	r0, [r3, #12]
	HSMCI->HSMCI_CSTOR = cstor;
   8426c:	61d9      	str	r1, [r3, #28]
	HSMCI->HSMCI_CFG = cfg;
   8426e:	655a      	str	r2, [r3, #84]	; 0x54
#ifdef HSMCI_SR_DMADONE
	HSMCI->HSMCI_DMA = 0;
   84270:	f04f 0000 	mov.w	r0, #0
   84274:	6518      	str	r0, [r3, #80]	; 0x50
#endif
	// Enable the HSMCI
	HSMCI->HSMCI_CR = HSMCI_CR_PWSEN | HSMCI_CR_MCIEN;
   84276:	f04f 0105 	mov.w	r1, #5
   8427a:	6019      	str	r1, [r3, #0]
}
   8427c:	bc70      	pop	{r4, r5, r6}
   8427e:	4770      	bx	lr

00084280 <hsmci_send_cmd_execute>:
 *
 * \return true if success, otherwise false
 */
static bool hsmci_send_cmd_execute(uint32_t cmdr, sdmmc_cmd_def_t cmd,
		uint32_t arg)
{
   84280:	b508      	push	{r3, lr}
	uint32_t sr;

	cmdr |= HSMCI_CMDR_CMDNB(cmd) | HSMCI_CMDR_SPCMD_STD;
   84282:	f001 033f 	and.w	r3, r1, #63	; 0x3f
   84286:	4318      	orrs	r0, r3
	if (cmd & SDMMC_RESP_PRESENT) {
   84288:	f411 7f80 	tst.w	r1, #256	; 0x100
   8428c:	d00c      	beq.n	842a8 <hsmci_send_cmd_execute+0x28>
		cmdr |= HSMCI_CMDR_MAXLAT;
		if (cmd & SDMMC_RESP_136) {
   8428e:	f411 6f00 	tst.w	r1, #2048	; 0x800
   84292:	d002      	beq.n	8429a <hsmci_send_cmd_execute+0x1a>
			cmdr |= HSMCI_CMDR_RSPTYP_136_BIT;
   84294:	f440 5084 	orr.w	r0, r0, #4224	; 0x1080
   84298:	e006      	b.n	842a8 <hsmci_send_cmd_execute+0x28>
		} else if (cmd & SDMMC_RESP_BUSY) {
   8429a:	f411 5f00 	tst.w	r1, #8192	; 0x2000
			cmdr |= HSMCI_CMDR_RSPTYP_R1B;
   8429e:	bf14      	ite	ne
   842a0:	f440 5086 	orrne.w	r0, r0, #4288	; 0x10c0
		} else {
			cmdr |= HSMCI_CMDR_RSPTYP_48_BIT;
   842a4:	f440 5082 	orreq.w	r0, r0, #4160	; 0x1040
		}
	}
	if (cmd & SDMMC_CMD_OPENDRAIN) {
   842a8:	f411 4f80 	tst.w	r1, #16384	; 0x4000
		cmdr |= HSMCI_CMDR_OPDCMD_OPENDRAIN;
   842ac:	bf18      	it	ne
   842ae:	f440 6000 	orrne.w	r0, r0, #2048	; 0x800
	}

	// Write argument
	HSMCI->HSMCI_ARGR = arg;
   842b2:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
   842b6:	611a      	str	r2, [r3, #16]
	// Write and start command
	HSMCI->HSMCI_CMDR = cmdr;
   842b8:	6158      	str	r0, [r3, #20]

	// Wait end of command
	do {
		sr = HSMCI->HSMCI_SR;
   842ba:	4618      	mov	r0, r3
		if (cmd & SDMMC_RESP_CRC) {
   842bc:	f401 5280 	and.w	r2, r1, #4096	; 0x1000
	// Write and start command
	HSMCI->HSMCI_CMDR = cmdr;

	// Wait end of command
	do {
		sr = HSMCI->HSMCI_SR;
   842c0:	6c03      	ldr	r3, [r0, #64]	; 0x40
		if (cmd & SDMMC_RESP_CRC) {
   842c2:	b152      	cbz	r2, 842da <hsmci_send_cmd_execute+0x5a>
			if (sr & (HSMCI_SR_CSTOE | HSMCI_SR_RTOE
   842c4:	f413 0f1f 	tst.w	r3, #10420224	; 0x9f0000
   842c8:	d012      	beq.n	842f0 <hsmci_send_cmd_execute+0x70>
					| HSMCI_SR_RENDE | HSMCI_SR_RCRCE
					| HSMCI_SR_RDIRE | HSMCI_SR_RINDE)) {
				hsmci_debug("%s: CMD 0x%08x sr 0x%08x error\n\r",
						__func__, cmd, sr);
				hsmci_reset();
   842ca:	f244 2251 	movw	r2, #16977	; 0x4251
   842ce:	f2c0 0208 	movt	r2, #8
   842d2:	4790      	blx	r2
				return false;
   842d4:	f04f 0000 	mov.w	r0, #0
   842d8:	bd08      	pop	{r3, pc}
			}
		} else {
			if (sr & (HSMCI_SR_CSTOE | HSMCI_SR_RTOE
   842da:	f413 0f1b 	tst.w	r3, #10158080	; 0x9b0000
   842de:	d007      	beq.n	842f0 <hsmci_send_cmd_execute+0x70>
					| HSMCI_SR_RENDE
					| HSMCI_SR_RDIRE | HSMCI_SR_RINDE)) {
				hsmci_debug("%s: CMD 0x%08x sr 0x%08x error\n\r",
						__func__, cmd, sr);
				hsmci_reset();
   842e0:	f244 2151 	movw	r1, #16977	; 0x4251
   842e4:	f2c0 0108 	movt	r1, #8
   842e8:	4788      	blx	r1
				return false;
   842ea:	f04f 0000 	mov.w	r0, #0
   842ee:	bd08      	pop	{r3, pc}
			}
		}
	} while (!(sr & HSMCI_SR_CMDRDY));
   842f0:	f013 0f01 	tst.w	r3, #1
   842f4:	d0e4      	beq.n	842c0 <hsmci_send_cmd_execute+0x40>

	if (cmd & SDMMC_RESP_BUSY) {
   842f6:	f411 5f00 	tst.w	r1, #8192	; 0x2000
   842fa:	d119      	bne.n	84330 <hsmci_send_cmd_execute+0xb0>
		if (!hsmci_wait_busy()) {
			return false;
		}
	}
	return true;
   842fc:	f04f 0001 	mov.w	r0, #1
   84300:	bd08      	pop	{r3, pc}
{
	uint32_t busy_wait = 1000000;
	uint32_t sr;

	do {
		sr = HSMCI->HSMCI_SR;
   84302:	6c08      	ldr	r0, [r1, #64]	; 0x40
   84304:	f103 33ff 	add.w	r3, r3, #4294967295
		if (busy_wait-- == 0) {
			hsmci_debug("%s: timeout\n\r", __func__);
			hsmci_reset();
			return false;
		}
	} while (!((sr & HSMCI_SR_NOTBUSY) && ((sr & HSMCI_SR_DTIP) == 0)));
   84308:	f000 0230 	and.w	r2, r0, #48	; 0x30
   8430c:	2a20      	cmp	r2, #32
   8430e:	d119      	bne.n	84344 <hsmci_send_cmd_execute+0xc4>
   84310:	e00b      	b.n	8432a <hsmci_send_cmd_execute+0xaa>

	do {
		sr = HSMCI->HSMCI_SR;
		if (busy_wait-- == 0) {
			hsmci_debug("%s: timeout\n\r", __func__);
			hsmci_reset();
   84312:	f244 2151 	movw	r1, #16977	; 0x4251
   84316:	f2c0 0108 	movt	r1, #8
   8431a:	4788      	blx	r1
			return false;
   8431c:	f04f 0000 	mov.w	r0, #0
   84320:	bd08      	pop	{r3, pc}
		}
	} while (!((sr & HSMCI_SR_NOTBUSY) && ((sr & HSMCI_SR_DTIP) == 0)));
   84322:	f000 0230 	and.w	r2, r0, #48	; 0x30
   84326:	2a20      	cmp	r2, #32
   84328:	d1eb      	bne.n	84302 <hsmci_send_cmd_execute+0x82>
	return true;
   8432a:	f04f 0001 	mov.w	r0, #1
   8432e:	bd08      	pop	{r3, pc}
{
	uint32_t busy_wait = 1000000;
	uint32_t sr;

	do {
		sr = HSMCI->HSMCI_SR;
   84330:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
   84334:	6c00      	ldr	r0, [r0, #64]	; 0x40
   84336:	f244 2340 	movw	r3, #16960	; 0x4240
   8433a:	f2c0 030f 	movt	r3, #15
   8433e:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
   84342:	e7ee      	b.n	84322 <hsmci_send_cmd_execute+0xa2>
   84344:	6c08      	ldr	r0, [r1, #64]	; 0x40
		if (busy_wait-- == 0) {
   84346:	3b01      	subs	r3, #1
   84348:	d1eb      	bne.n	84322 <hsmci_send_cmd_execute+0xa2>
   8434a:	e7e2      	b.n	84312 <hsmci_send_cmd_execute+0x92>

0008434c <hsmci_init>:

//-------------------------------------------------------------------
//--------------------- PUBLIC FUNCTIONS ----------------------------

void hsmci_init(void)
{
   8434c:	b510      	push	{r4, lr}
	pmc_enable_periph_clk(ID_HSMCI);
   8434e:	f04f 0015 	mov.w	r0, #21
   84352:	f247 44d5 	movw	r4, #29909	; 0x74d5
   84356:	f2c0 0408 	movt	r4, #8
   8435a:	47a0      	blx	r4
#ifdef HSMCI_SR_DMADONE
	// Enable clock for DMA controller
	pmc_enable_periph_clk(ID_DMAC);
   8435c:	f04f 0027 	mov.w	r0, #39	; 0x27
   84360:	47a0      	blx	r4
#endif

	// Set the Data Timeout Register to 2 Mega Cycles
	HSMCI->HSMCI_DTOR = HSMCI_DTOR_DTOMUL_1048576 | HSMCI_DTOR_DTOCYC(2);
   84362:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
   84366:	f04f 0272 	mov.w	r2, #114	; 0x72
   8436a:	609a      	str	r2, [r3, #8]
	// Set Completion Signal Timeout to 2 Mega Cycles
	HSMCI->HSMCI_CSTOR = HSMCI_CSTOR_CSTOMUL_1048576 | HSMCI_CSTOR_CSTOCYC(2);
   8436c:	61da      	str	r2, [r3, #28]
	// Set Configuration Register
	HSMCI->HSMCI_CFG = HSMCI_CFG_FIFOMODE | HSMCI_CFG_FERRCTRL;
   8436e:	f04f 0011 	mov.w	r0, #17
   84372:	6558      	str	r0, [r3, #84]	; 0x54
	// Set power saving to maximum value
	HSMCI->HSMCI_MR = HSMCI_MR_PWSDIV_Msk;
   84374:	f44f 61e0 	mov.w	r1, #1792	; 0x700
   84378:	6059      	str	r1, [r3, #4]

	// Enable the HSMCI and the Power Saving
	HSMCI->HSMCI_CR = HSMCI_CR_MCIEN | HSMCI_CR_PWSEN;
   8437a:	f04f 0205 	mov.w	r2, #5
   8437e:	601a      	str	r2, [r3, #0]
   84380:	bd10      	pop	{r4, pc}
   84382:	bf00      	nop

00084384 <hsmci_get_bus_width>:
		return SD_MMC_HSMCI_SLOT_1_SIZE;
#endif
	default:
		return 0; // Slot number wrong
	}
}
   84384:	2800      	cmp	r0, #0
   84386:	bf0c      	ite	eq
   84388:	2004      	moveq	r0, #4
   8438a:	2000      	movne	r0, #0
   8438c:	4770      	bx	lr
   8438e:	bf00      	nop

00084390 <hsmci_is_high_speed_capable>:

bool hsmci_is_high_speed_capable(void)
{
	return true;
}
   84390:	f04f 0001 	mov.w	r0, #1
   84394:	4770      	bx	lr
   84396:	bf00      	nop

00084398 <hsmci_select_device>:
void hsmci_select_device(uint8_t slot, uint32_t clock, uint8_t bus_width, bool high_speed)
{
	uint32_t hsmci_slot = HSMCI_SDCR_SDCSEL_SLOTA;
	uint32_t hsmci_bus_width = HSMCI_SDCR_SDCBUS_1;

	if (high_speed) {
   84398:	b133      	cbz	r3, 843a8 <hsmci_select_device+0x10>
		HSMCI->HSMCI_CFG |= HSMCI_CFG_HSMODE;
   8439a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
   8439e:	6d58      	ldr	r0, [r3, #84]	; 0x54
   843a0:	f440 7080 	orr.w	r0, r0, #256	; 0x100
   843a4:	6558      	str	r0, [r3, #84]	; 0x54
   843a6:	e005      	b.n	843b4 <hsmci_select_device+0x1c>
	} else {
		HSMCI->HSMCI_CFG &= ~HSMCI_CFG_HSMODE;
   843a8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
   843ac:	6d58      	ldr	r0, [r3, #84]	; 0x54
   843ae:	f420 7080 	bic.w	r0, r0, #256	; 0x100
   843b2:	6558      	str	r0, [r3, #84]	; 0x54
{
	uint32_t clkdiv;
	uint32_t rest;

	// Speed = MCK clock / (2 * (CLKDIV + 1))
	if (speed > 0) {
   843b4:	b181      	cbz	r1, 843d8 <hsmci_select_device+0x40>
		clkdiv = mck / (2 * speed);
   843b6:	ea4f 0141 	mov.w	r1, r1, lsl #1
   843ba:	f44f 433d 	mov.w	r3, #48384	; 0xbd00
   843be:	f2c0 5301 	movt	r3, #1281	; 0x501
   843c2:	fbb3 f0f1 	udiv	r0, r3, r1
		rest = mck % (2 * speed);
   843c6:	fb01 3110 	mls	r1, r1, r0, r3
		if (rest > 0) {
   843ca:	b109      	cbz	r1, 843d0 <hsmci_select_device+0x38>
			// Ensure that the card speed not be higher than expected.
			clkdiv++;
   843cc:	f100 0001 	add.w	r0, r0, #1
		}
		if (clkdiv > 0) {
   843d0:	b120      	cbz	r0, 843dc <hsmci_select_device+0x44>
			clkdiv -= 1;
   843d2:	f100 30ff 	add.w	r0, r0, #4294967295
   843d6:	e001      	b.n	843dc <hsmci_select_device+0x44>
		}
	} else {
		clkdiv = 0;
   843d8:	f04f 0000 	mov.w	r0, #0
	}
	HSMCI->HSMCI_MR &= ~HSMCI_MR_CLKDIV_Msk;
   843dc:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
   843e0:	6859      	ldr	r1, [r3, #4]
   843e2:	f021 01ff 	bic.w	r1, r1, #255	; 0xff
   843e6:	6059      	str	r1, [r3, #4]
	HSMCI->HSMCI_MR |= HSMCI_MR_CLKDIV(clkdiv);
   843e8:	6859      	ldr	r1, [r3, #4]
   843ea:	b2c0      	uxtb	r0, r0
   843ec:	4308      	orrs	r0, r1
   843ee:	6058      	str	r0, [r3, #4]
#endif
	default:
		Assert(false); // Slot number wrong
	}

	switch (bus_width) {
   843f0:	2a04      	cmp	r2, #4
   843f2:	d004      	beq.n	843fe <hsmci_select_device+0x66>
}

void hsmci_select_device(uint8_t slot, uint32_t clock, uint8_t bus_width, bool high_speed)
{
	uint32_t hsmci_slot = HSMCI_SDCR_SDCSEL_SLOTA;
	uint32_t hsmci_bus_width = HSMCI_SDCR_SDCBUS_1;
   843f4:	2a08      	cmp	r2, #8
   843f6:	bf0c      	ite	eq
   843f8:	22c0      	moveq	r2, #192	; 0xc0
   843fa:	2200      	movne	r2, #0
   843fc:	e001      	b.n	84402 <hsmci_select_device+0x6a>
	case 1:
		hsmci_bus_width = HSMCI_SDCR_SDCBUS_1;
		break;

	case 4:
		hsmci_bus_width = HSMCI_SDCR_SDCBUS_4;
   843fe:	f04f 0280 	mov.w	r2, #128	; 0x80
		break;

	default:
		Assert(false); // Bus width wrong
	}
	HSMCI->HSMCI_SDCR = hsmci_slot | hsmci_bus_width;
   84402:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
   84406:	60da      	str	r2, [r3, #12]
   84408:	4770      	bx	lr
   8440a:	bf00      	nop

0008440c <hsmci_deselect_device>:
}

void hsmci_deselect_device(uint8_t slot)
{
   8440c:	4770      	bx	lr
   8440e:	bf00      	nop

00084410 <hsmci_send_clock>:
}

void hsmci_send_clock(void)
{
	// Configure command
	HSMCI->HSMCI_MR &= ~(HSMCI_MR_WRPROOF | HSMCI_MR_RDPROOF | HSMCI_MR_FBYTE);
   84410:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
   84414:	685a      	ldr	r2, [r3, #4]
   84416:	f422 5060 	bic.w	r0, r2, #14336	; 0x3800
   8441a:	6058      	str	r0, [r3, #4]
	// Write argument
	HSMCI->HSMCI_ARGR = 0;
   8441c:	f04f 0100 	mov.w	r1, #0
   84420:	6119      	str	r1, [r3, #16]
	// Write and start initialization command
	HSMCI->HSMCI_CMDR = HSMCI_CMDR_RSPTYP_NORESP
   84422:	f44f 6210 	mov.w	r2, #2304	; 0x900
   84426:	615a      	str	r2, [r3, #20]
			| HSMCI_CMDR_SPCMD_INIT
			| HSMCI_CMDR_OPDCMD_OPENDRAIN;
	// Wait end of initialization command
	while (!(HSMCI->HSMCI_SR & HSMCI_SR_CMDRDY));
   84428:	4618      	mov	r0, r3
   8442a:	6c03      	ldr	r3, [r0, #64]	; 0x40
   8442c:	f013 0f01 	tst.w	r3, #1
   84430:	d0fb      	beq.n	8442a <hsmci_send_clock+0x1a>
}
   84432:	4770      	bx	lr

00084434 <hsmci_send_cmd>:

bool hsmci_send_cmd(sdmmc_cmd_def_t cmd, uint32_t arg)
{
   84434:	b510      	push	{r4, lr}
   84436:	4604      	mov	r4, r0
   84438:	460a      	mov	r2, r1
	// Configure command
	HSMCI->HSMCI_MR &= ~(HSMCI_MR_WRPROOF | HSMCI_MR_RDPROOF | HSMCI_MR_FBYTE);
   8443a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
   8443e:	6859      	ldr	r1, [r3, #4]
   84440:	f421 5060 	bic.w	r0, r1, #14336	; 0x3800
   84444:	6058      	str	r0, [r3, #4]
#ifdef HSMCI_SR_DMADONE
	// Disable DMA for HSMCI
	HSMCI->HSMCI_DMA = 0;
   84446:	f04f 0000 	mov.w	r0, #0
   8444a:	6518      	str	r0, [r3, #80]	; 0x50
#endif
#ifdef HSMCI_MR_PDCMODE
	// Disable PDC for HSMCI
	HSMCI->HSMCI_MR &= ~HSMCI_MR_PDCMODE;
#endif
	HSMCI->HSMCI_BLKR = 0;
   8444c:	6198      	str	r0, [r3, #24]
	return hsmci_send_cmd_execute(0, cmd, arg);
   8444e:	4621      	mov	r1, r4
   84450:	f244 2381 	movw	r3, #17025	; 0x4281
   84454:	f2c0 0308 	movt	r3, #8
   84458:	4798      	blx	r3
}
   8445a:	bd10      	pop	{r4, pc}

0008445c <hsmci_get_response>:

uint32_t hsmci_get_response(void)
{
	return HSMCI->HSMCI_RSPR[0];
   8445c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
   84460:	6a18      	ldr	r0, [r3, #32]
}
   84462:	4770      	bx	lr

00084464 <hsmci_get_response_128>:
void hsmci_get_response_128(uint8_t* response)
{
	uint32_t response_32;

	for (uint8_t i = 0; i < 4; i++) {
		response_32 = HSMCI->HSMCI_RSPR[0];
   84464:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
   84468:	6a1a      	ldr	r2, [r3, #32]
		*response = (response_32 >> 24) & 0xFF;
   8446a:	ea4f 6112 	mov.w	r1, r2, lsr #24
   8446e:	7001      	strb	r1, [r0, #0]
		response++;
		*response = (response_32 >> 16) & 0xFF;
   84470:	ea4f 4112 	mov.w	r1, r2, lsr #16
   84474:	7041      	strb	r1, [r0, #1]
		response++;
		*response = (response_32 >>  8) & 0xFF;
   84476:	ea4f 2112 	mov.w	r1, r2, lsr #8
   8447a:	7081      	strb	r1, [r0, #2]
		response++;
		*response = (response_32 >>  0) & 0xFF;
   8447c:	70c2      	strb	r2, [r0, #3]
void hsmci_get_response_128(uint8_t* response)
{
	uint32_t response_32;

	for (uint8_t i = 0; i < 4; i++) {
		response_32 = HSMCI->HSMCI_RSPR[0];
   8447e:	6a1a      	ldr	r2, [r3, #32]
		*response = (response_32 >> 24) & 0xFF;
   84480:	ea4f 6112 	mov.w	r1, r2, lsr #24
   84484:	7101      	strb	r1, [r0, #4]
		response++;
		*response = (response_32 >> 16) & 0xFF;
   84486:	ea4f 4112 	mov.w	r1, r2, lsr #16
   8448a:	7141      	strb	r1, [r0, #5]
		response++;
		*response = (response_32 >>  8) & 0xFF;
   8448c:	ea4f 2112 	mov.w	r1, r2, lsr #8
   84490:	7181      	strb	r1, [r0, #6]
		response++;
		*response = (response_32 >>  0) & 0xFF;
   84492:	71c2      	strb	r2, [r0, #7]
void hsmci_get_response_128(uint8_t* response)
{
	uint32_t response_32;

	for (uint8_t i = 0; i < 4; i++) {
		response_32 = HSMCI->HSMCI_RSPR[0];
   84494:	6a1a      	ldr	r2, [r3, #32]
		*response = (response_32 >> 24) & 0xFF;
   84496:	ea4f 6112 	mov.w	r1, r2, lsr #24
   8449a:	7201      	strb	r1, [r0, #8]
		response++;
		*response = (response_32 >> 16) & 0xFF;
   8449c:	ea4f 4112 	mov.w	r1, r2, lsr #16
   844a0:	7241      	strb	r1, [r0, #9]
		response++;
		*response = (response_32 >>  8) & 0xFF;
   844a2:	ea4f 2112 	mov.w	r1, r2, lsr #8
   844a6:	7281      	strb	r1, [r0, #10]
		response++;
		*response = (response_32 >>  0) & 0xFF;
   844a8:	72c2      	strb	r2, [r0, #11]
void hsmci_get_response_128(uint8_t* response)
{
	uint32_t response_32;

	for (uint8_t i = 0; i < 4; i++) {
		response_32 = HSMCI->HSMCI_RSPR[0];
   844aa:	6a1b      	ldr	r3, [r3, #32]
		*response = (response_32 >> 24) & 0xFF;
   844ac:	ea4f 6213 	mov.w	r2, r3, lsr #24
   844b0:	7302      	strb	r2, [r0, #12]
		response++;
		*response = (response_32 >> 16) & 0xFF;
   844b2:	ea4f 4113 	mov.w	r1, r3, lsr #16
   844b6:	7341      	strb	r1, [r0, #13]
		response++;
		*response = (response_32 >>  8) & 0xFF;
   844b8:	ea4f 2213 	mov.w	r2, r3, lsr #8
   844bc:	7382      	strb	r2, [r0, #14]
		response++;
		*response = (response_32 >>  0) & 0xFF;
   844be:	73c3      	strb	r3, [r0, #15]
   844c0:	4770      	bx	lr
   844c2:	bf00      	nop

000844c4 <hsmci_adtc_start>:
		response++;
	}
}

bool hsmci_adtc_start(sdmmc_cmd_def_t cmd, uint32_t arg, uint16_t block_size, uint16_t nb_block, bool access_block)
{
   844c4:	b570      	push	{r4, r5, r6, lr}
   844c6:	4604      	mov	r4, r0
   844c8:	460d      	mov	r5, r1
	uint32_t cmdr;

#ifdef HSMCI_SR_DMADONE
	if (access_block) {
   844ca:	f89d 1010 	ldrb.w	r1, [sp, #16]
   844ce:	b129      	cbz	r1, 844dc <hsmci_adtc_start+0x18>
		// Enable DMA for HSMCI
		HSMCI->HSMCI_DMA = HSMCI_DMA_DMAEN;
   844d0:	f44f 7080 	mov.w	r0, #256	; 0x100
   844d4:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
   844d8:	6508      	str	r0, [r1, #80]	; 0x50
   844da:	e004      	b.n	844e6 <hsmci_adtc_start+0x22>
	} else {
		// Disable DMA for HSMCI
		HSMCI->HSMCI_DMA = 0;
   844dc:	f04f 0000 	mov.w	r0, #0
   844e0:	f04f 4680 	mov.w	r6, #1073741824	; 0x40000000
   844e4:	6530      	str	r0, [r6, #80]	; 0x50
#endif

	// Enabling Read/Write Proof allows to stop the HSMCI Clock during
	// read/write  access if the internal FIFO is full.
	// This will guarantee data integrity, not bandwidth.
	HSMCI->HSMCI_MR |= HSMCI_MR_WRPROOF | HSMCI_MR_RDPROOF;
   844e6:	f04f 4680 	mov.w	r6, #1073741824	; 0x40000000
   844ea:	6870      	ldr	r0, [r6, #4]
   844ec:	f440 51c0 	orr.w	r1, r0, #6144	; 0x1800
   844f0:	6071      	str	r1, [r6, #4]
	// Force byte transfer if needed
	if (block_size & 0x3) {
   844f2:	f012 0f03 	tst.w	r2, #3
   844f6:	d004      	beq.n	84502 <hsmci_adtc_start+0x3e>
		HSMCI->HSMCI_MR |= HSMCI_MR_FBYTE;
   844f8:	6870      	ldr	r0, [r6, #4]
   844fa:	f440 5100 	orr.w	r1, r0, #8192	; 0x2000
   844fe:	6071      	str	r1, [r6, #4]
   84500:	e005      	b.n	8450e <hsmci_adtc_start+0x4a>
	} else {
		HSMCI->HSMCI_MR &= ~HSMCI_MR_FBYTE;
   84502:	f04f 4680 	mov.w	r6, #1073741824	; 0x40000000
   84506:	6870      	ldr	r0, [r6, #4]
   84508:	f420 5100 	bic.w	r1, r0, #8192	; 0x2000
   8450c:	6071      	str	r1, [r6, #4]
	}

	if (cmd & SDMMC_CMD_WRITE) {
   8450e:	f404 4600 	and.w	r6, r4, #32768	; 0x8000
		cmdr = HSMCI_CMDR_TRCMD_START_DATA | HSMCI_CMDR_TRDIR_WRITE;
   84512:	2e00      	cmp	r6, #0
   84514:	bf0c      	ite	eq
   84516:	f44f 20a0 	moveq.w	r0, #327680	; 0x50000
   8451a:	f44f 3080 	movne.w	r0, #65536	; 0x10000
	} else {
		cmdr = HSMCI_CMDR_TRCMD_START_DATA | HSMCI_CMDR_TRDIR_READ;
	}

	if (cmd & SDMMC_CMD_SDIO_BYTE) {
   8451e:	f414 3f80 	tst.w	r4, #65536	; 0x10000
   84522:	d009      	beq.n	84538 <hsmci_adtc_start+0x74>
			cmdr |= HSMCI_CMDR_TRTYP_BYTE;
   84524:	f440 1000 	orr.w	r0, r0, #2097152	; 0x200000
			// Value 0 corresponds to a 512-byte transfer
			HSMCI->HSMCI_BLKR = ((block_size % 512) << HSMCI_BLKR_BCNT_Pos);
   84528:	ea4f 56c2 	mov.w	r6, r2, lsl #23
   8452c:	ea4f 51d6 	mov.w	r1, r6, lsr #23
   84530:	f04f 4680 	mov.w	r6, #1073741824	; 0x40000000
   84534:	61b1      	str	r1, [r6, #24]
   84536:	e018      	b.n	8456a <hsmci_adtc_start+0xa6>
	} else {
		HSMCI->HSMCI_BLKR = (block_size << HSMCI_BLKR_BLKLEN_Pos) |
   84538:	ea43 4602 	orr.w	r6, r3, r2, lsl #16
   8453c:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
   84540:	618e      	str	r6, [r1, #24]
				(nb_block << HSMCI_BLKR_BCNT_Pos);
		if (cmd & SDMMC_CMD_SDIO_BLOCK) {
   84542:	f414 3f00 	tst.w	r4, #131072	; 0x20000
   84546:	d002      	beq.n	8454e <hsmci_adtc_start+0x8a>
			cmdr |= HSMCI_CMDR_TRTYP_BLOCK;
   84548:	f440 1020 	orr.w	r0, r0, #2621440	; 0x280000
   8454c:	e00d      	b.n	8456a <hsmci_adtc_start+0xa6>
		} else if (cmd & SDMMC_CMD_STREAM) {
   8454e:	f414 2f80 	tst.w	r4, #262144	; 0x40000
   84552:	d002      	beq.n	8455a <hsmci_adtc_start+0x96>
			cmdr |= HSMCI_CMDR_TRTYP_STREAM;
   84554:	f440 1080 	orr.w	r0, r0, #1048576	; 0x100000
   84558:	e007      	b.n	8456a <hsmci_adtc_start+0xa6>
		} else if (cmd & SDMMC_CMD_SINGLE_BLOCK) {
   8455a:	f414 2f00 	tst.w	r4, #524288	; 0x80000
   8455e:	d104      	bne.n	8456a <hsmci_adtc_start+0xa6>
			cmdr |= HSMCI_CMDR_TRTYP_SINGLE;
		} else if (cmd & SDMMC_CMD_MULTI_BLOCK) {
   84560:	f414 1f80 	tst.w	r4, #1048576	; 0x100000
			cmdr |= HSMCI_CMDR_TRTYP_MULTIPLE;
   84564:	bf18      	it	ne
   84566:	f440 2000 	orrne.w	r0, r0, #524288	; 0x80000
		} else {
			Assert(false); // Incorrect flags
		}
	}
	hsmci_transfert_pos = 0;
   8456a:	f640 415c 	movw	r1, #3164	; 0xc5c
   8456e:	f2c2 0107 	movt	r1, #8199	; 0x2007
   84572:	f04f 0600 	mov.w	r6, #0
   84576:	600e      	str	r6, [r1, #0]
	hsmci_block_size = block_size;
   84578:	f640 4158 	movw	r1, #3160	; 0xc58
   8457c:	f2c2 0107 	movt	r1, #8199	; 0x2007
   84580:	800a      	strh	r2, [r1, #0]
	hsmci_nb_block = nb_block;
   84582:	f640 425a 	movw	r2, #3162	; 0xc5a
   84586:	f2c2 0207 	movt	r2, #8199	; 0x2007
   8458a:	8013      	strh	r3, [r2, #0]

	return hsmci_send_cmd_execute(cmdr, cmd, arg);
   8458c:	4621      	mov	r1, r4
   8458e:	462a      	mov	r2, r5
   84590:	f244 2381 	movw	r3, #17025	; 0x4281
   84594:	f2c0 0308 	movt	r3, #8
   84598:	4798      	blx	r3
}
   8459a:	bd70      	pop	{r4, r5, r6, pc}

0008459c <hsmci_read_word>:
{
	return hsmci_send_cmd_execute(HSMCI_CMDR_TRCMD_STOP_DATA, cmd, arg);
}

bool hsmci_read_word(uint32_t* value)
{
   8459c:	b508      	push	{r3, lr}

	Assert(((uint32_t)hsmci_block_size * hsmci_nb_block) > hsmci_transfert_pos);

	// Wait data available
	do {
		sr = HSMCI->HSMCI_SR;
   8459e:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
		if (sr & (HSMCI_SR_UNRE | HSMCI_SR_OVRE | \
   845a2:	f04f 0200 	mov.w	r2, #0
   845a6:	f2cc 0260 	movt	r2, #49248	; 0xc060

	Assert(((uint32_t)hsmci_block_size * hsmci_nb_block) > hsmci_transfert_pos);

	// Wait data available
	do {
		sr = HSMCI->HSMCI_SR;
   845aa:	6c0b      	ldr	r3, [r1, #64]	; 0x40
		if (sr & (HSMCI_SR_UNRE | HSMCI_SR_OVRE | \
   845ac:	4213      	tst	r3, r2
   845ae:	d007      	beq.n	845c0 <hsmci_read_word+0x24>
				HSMCI_SR_DTOE | HSMCI_SR_DCRCE)) {
			hsmci_debug("%s: DMA sr 0x%08x error\n\r",
					__func__, sr);
			hsmci_reset();
   845b0:	f244 2051 	movw	r0, #16977	; 0x4251
   845b4:	f2c0 0008 	movt	r0, #8
   845b8:	4780      	blx	r0
			return false;
   845ba:	f04f 0000 	mov.w	r0, #0
   845be:	bd08      	pop	{r3, pc}
		}
	} while (!(sr & HSMCI_SR_RXRDY));
   845c0:	f013 0f02 	tst.w	r3, #2
   845c4:	d0f1      	beq.n	845aa <hsmci_read_word+0xe>

	// Read data
	*value = HSMCI->HSMCI_RDR;
   845c6:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
   845ca:	6b0a      	ldr	r2, [r1, #48]	; 0x30
   845cc:	6002      	str	r2, [r0, #0]
	hsmci_transfert_pos += 4;
   845ce:	f640 405c 	movw	r0, #3164	; 0xc5c
   845d2:	f2c2 0007 	movt	r0, #8199	; 0x2007
   845d6:	6803      	ldr	r3, [r0, #0]
   845d8:	f103 0304 	add.w	r3, r3, #4
   845dc:	6003      	str	r3, [r0, #0]
	if (((uint32_t)hsmci_block_size * hsmci_nb_block) > hsmci_transfert_pos) {
   845de:	f640 415a 	movw	r1, #3162	; 0xc5a
   845e2:	f2c2 0107 	movt	r1, #8199	; 0x2007
   845e6:	880a      	ldrh	r2, [r1, #0]
   845e8:	f640 4058 	movw	r0, #3160	; 0xc58
   845ec:	f2c2 0007 	movt	r0, #8199	; 0x2007
   845f0:	8801      	ldrh	r1, [r0, #0]
   845f2:	fb01 f202 	mul.w	r2, r1, r2
   845f6:	4293      	cmp	r3, r2
   845f8:	d316      	bcc.n	84628 <hsmci_read_word+0x8c>
	}

	// Wait end of transfer
	// Note: no need of timeout, because it is include in HSMCI
	do {
		sr = HSMCI->HSMCI_SR;
   845fa:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
		if (sr & (HSMCI_SR_UNRE | HSMCI_SR_OVRE | \
   845fe:	f04f 0200 	mov.w	r2, #0
   84602:	f2cc 0260 	movt	r2, #49248	; 0xc060
	}

	// Wait end of transfer
	// Note: no need of timeout, because it is include in HSMCI
	do {
		sr = HSMCI->HSMCI_SR;
   84606:	6c03      	ldr	r3, [r0, #64]	; 0x40
		if (sr & (HSMCI_SR_UNRE | HSMCI_SR_OVRE | \
   84608:	4213      	tst	r3, r2
   8460a:	d007      	beq.n	8461c <hsmci_read_word+0x80>
				HSMCI_SR_DTOE | HSMCI_SR_DCRCE)) {
			hsmci_debug("%s: DMA sr 0x%08x error\n\r",
					__func__, sr);
			hsmci_reset();
   8460c:	f244 2151 	movw	r1, #16977	; 0x4251
   84610:	f2c0 0108 	movt	r1, #8
   84614:	4788      	blx	r1
			return false;
   84616:	f04f 0000 	mov.w	r0, #0
   8461a:	bd08      	pop	{r3, pc}
		}
	} while (!(sr & HSMCI_SR_XFRDONE));
   8461c:	f013 6f00 	tst.w	r3, #134217728	; 0x8000000
   84620:	d0f1      	beq.n	84606 <hsmci_read_word+0x6a>
	return true;
   84622:	f04f 0001 	mov.w	r0, #1
   84626:	bd08      	pop	{r3, pc}

	// Read data
	*value = HSMCI->HSMCI_RDR;
	hsmci_transfert_pos += 4;
	if (((uint32_t)hsmci_block_size * hsmci_nb_block) > hsmci_transfert_pos) {
		return true;
   84628:	f04f 0001 	mov.w	r0, #1
			hsmci_reset();
			return false;
		}
	} while (!(sr & HSMCI_SR_XFRDONE));
	return true;
}
   8462c:	bd08      	pop	{r3, pc}
   8462e:	bf00      	nop

00084630 <hsmci_start_read_blocks>:
	return true;
}

#ifdef HSMCI_SR_DMADONE
bool hsmci_start_read_blocks(void *dest, uint16_t nb_block)
{
   84630:	b570      	push	{r4, r5, r6, lr}
   84632:	b086      	sub	sp, #24
   84634:	4604      	mov	r4, r0
	uint32_t cfg, nb_data;
	dma_transfer_descriptor_t desc;
	bool transfert_byte;

	nb_data = nb_block * hsmci_block_size;
   84636:	f640 4358 	movw	r3, #3160	; 0xc58
   8463a:	f2c2 0307 	movt	r3, #8199	; 0x2007
   8463e:	881e      	ldrh	r6, [r3, #0]
   84640:	fb06 f601 	mul.w	r6, r6, r1
	transfert_byte = ((HSMCI->HSMCI_MR & HSMCI_MR_FBYTE) || (((uint32_t)dest & 0x3) > 0)) ? 1 : 0;
   84644:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
   84648:	6841      	ldr	r1, [r0, #4]
   8464a:	f411 5f00 	tst.w	r1, #8192	; 0x2000
   8464e:	d12f      	bne.n	846b0 <hsmci_start_read_blocks+0x80>
	 * - Hardware Selection for the Source
	 * - Source with Peripheral identifier
	 * - Set AHB Protection
	 * - FIFO Configuration
	 */
	dmac_enable(DMAC);
   84650:	f44f 4580 	mov.w	r5, #16384	; 0x4000
   84654:	f2c4 050c 	movt	r5, #16396	; 0x400c
   84658:	4628      	mov	r0, r5
   8465a:	f644 521d 	movw	r2, #19741	; 0x4d1d
   8465e:	f2c0 0208 	movt	r2, #8
   84662:	4790      	blx	r2
	dmac_channel_disable(DMAC, CONF_HSMCI_DMA_CHANNEL);
   84664:	4628      	mov	r0, r5
   84666:	f04f 0100 	mov.w	r1, #0
   8466a:	f644 5331 	movw	r3, #19761	; 0x4d31
   8466e:	f2c0 0308 	movt	r3, #8
   84672:	4798      	blx	r3
	cfg = DMAC_CFG_SOD_ENABLE | DMAC_CFG_SRC_H2SEL |
			DMAC_CFG_SRC_PER(DMA_HW_ID_HSMCI) |
			DMAC_CFG_AHB_PROT(1) | DMAC_CFG_FIFOCFG_ALAP_CFG;
	dmac_channel_set_configuration(DMAC, CONF_HSMCI_DMA_CHANNEL, cfg);
   84674:	4628      	mov	r0, r5
   84676:	f04f 0100 	mov.w	r1, #0
   8467a:	f44f 7200 	mov.w	r2, #512	; 0x200
   8467e:	f2c0 1201 	movt	r2, #257	; 0x101
   84682:	f644 5579 	movw	r5, #19833	; 0x4d79
   84686:	f2c0 0508 	movt	r5, #8
   8468a:	47a8      	blx	r5

	// Prepare DMA transfer
	desc.ul_source_addr = (uint32_t)&(HSMCI->HSMCI_RDR);
   8468c:	f04f 0030 	mov.w	r0, #48	; 0x30
   84690:	f2c4 0000 	movt	r0, #16384	; 0x4000
   84694:	9001      	str	r0, [sp, #4]
	desc.ul_destination_addr = (uint32_t)dest;
   84696:	9402      	str	r4, [sp, #8]
	if (transfert_byte) {
   84698:	f014 0f03 	tst.w	r4, #3
   8469c:	d002      	beq.n	846a4 <hsmci_start_read_blocks+0x74>
		desc.ul_ctrlA = DMAC_CTRLA_BTSIZE(nb_data)
				| DMAC_CTRLA_SRC_WIDTH_BYTE
				| DMAC_CTRLA_DST_WIDTH_BYTE;
   8469e:	b2b4      	uxth	r4, r6

	// Prepare DMA transfer
	desc.ul_source_addr = (uint32_t)&(HSMCI->HSMCI_RDR);
	desc.ul_destination_addr = (uint32_t)dest;
	if (transfert_byte) {
		desc.ul_ctrlA = DMAC_CTRLA_BTSIZE(nb_data)
   846a0:	9403      	str	r4, [sp, #12]
   846a2:	e02a      	b.n	846fa <hsmci_start_read_blocks+0xca>
				| DMAC_CTRLA_SRC_WIDTH_BYTE
				| DMAC_CTRLA_DST_WIDTH_BYTE;
	} else {
		desc.ul_ctrlA = DMAC_CTRLA_BTSIZE(nb_data / 4)
   846a4:	f3c6 048f 	ubfx	r4, r6, #2, #16
				| DMAC_CTRLA_SRC_WIDTH_WORD
				| DMAC_CTRLA_DST_WIDTH_WORD;
   846a8:	f044 5108 	orr.w	r1, r4, #570425344	; 0x22000000
	if (transfert_byte) {
		desc.ul_ctrlA = DMAC_CTRLA_BTSIZE(nb_data)
				| DMAC_CTRLA_SRC_WIDTH_BYTE
				| DMAC_CTRLA_DST_WIDTH_BYTE;
	} else {
		desc.ul_ctrlA = DMAC_CTRLA_BTSIZE(nb_data / 4)
   846ac:	9103      	str	r1, [sp, #12]
   846ae:	e024      	b.n	846fa <hsmci_start_read_blocks+0xca>
	 * - Hardware Selection for the Source
	 * - Source with Peripheral identifier
	 * - Set AHB Protection
	 * - FIFO Configuration
	 */
	dmac_enable(DMAC);
   846b0:	f44f 4580 	mov.w	r5, #16384	; 0x4000
   846b4:	f2c4 050c 	movt	r5, #16396	; 0x400c
   846b8:	4628      	mov	r0, r5
   846ba:	f644 521d 	movw	r2, #19741	; 0x4d1d
   846be:	f2c0 0208 	movt	r2, #8
   846c2:	4790      	blx	r2
	dmac_channel_disable(DMAC, CONF_HSMCI_DMA_CHANNEL);
   846c4:	4628      	mov	r0, r5
   846c6:	f04f 0100 	mov.w	r1, #0
   846ca:	f644 5331 	movw	r3, #19761	; 0x4d31
   846ce:	f2c0 0308 	movt	r3, #8
   846d2:	4798      	blx	r3
	cfg = DMAC_CFG_SOD_ENABLE | DMAC_CFG_SRC_H2SEL |
			DMAC_CFG_SRC_PER(DMA_HW_ID_HSMCI) |
			DMAC_CFG_AHB_PROT(1) | DMAC_CFG_FIFOCFG_ALAP_CFG;
	dmac_channel_set_configuration(DMAC, CONF_HSMCI_DMA_CHANNEL, cfg);
   846d4:	4628      	mov	r0, r5
   846d6:	f04f 0100 	mov.w	r1, #0
   846da:	f44f 7200 	mov.w	r2, #512	; 0x200
   846de:	f2c0 1201 	movt	r2, #257	; 0x101
   846e2:	f644 5579 	movw	r5, #19833	; 0x4d79
   846e6:	f2c0 0508 	movt	r5, #8
   846ea:	47a8      	blx	r5

	// Prepare DMA transfer
	desc.ul_source_addr = (uint32_t)&(HSMCI->HSMCI_RDR);
   846ec:	f04f 0030 	mov.w	r0, #48	; 0x30
   846f0:	f2c4 0000 	movt	r0, #16384	; 0x4000
   846f4:	9001      	str	r0, [sp, #4]
	desc.ul_destination_addr = (uint32_t)dest;
   846f6:	9402      	str	r4, [sp, #8]
   846f8:	e7d1      	b.n	8469e <hsmci_start_read_blocks+0x6e>
	} else {
		desc.ul_ctrlA = DMAC_CTRLA_BTSIZE(nb_data / 4)
				| DMAC_CTRLA_SRC_WIDTH_WORD
				| DMAC_CTRLA_DST_WIDTH_WORD;
	}
	desc.ul_ctrlB = DMAC_CTRLB_SRC_DSCR_FETCH_DISABLE
   846fa:	f04f 0100 	mov.w	r1, #0
   846fe:	f2c4 2151 	movt	r1, #16977	; 0x4251
   84702:	9104      	str	r1, [sp, #16]
			| DMAC_CTRLB_DST_DSCR_FETCH_DISABLE
			| DMAC_CTRLB_FC_PER2MEM_DMA_FC
			| DMAC_CTRLB_SRC_INCR_FIXED
			| DMAC_CTRLB_DST_INCR_INCREMENTING
			| DMAC_CTRLB_IEN;
	desc.ul_descriptor_addr = (uint32_t)NULL;
   84704:	f04f 0400 	mov.w	r4, #0
   84708:	9405      	str	r4, [sp, #20]
	dmac_channel_single_buf_transfer_init(DMAC, CONF_HSMCI_DMA_CHANNEL,
   8470a:	f44f 4580 	mov.w	r5, #16384	; 0x4000
   8470e:	f2c4 050c 	movt	r5, #16396	; 0x400c
   84712:	4628      	mov	r0, r5
   84714:	4621      	mov	r1, r4
   84716:	aa01      	add	r2, sp, #4
   84718:	f644 5385 	movw	r3, #19845	; 0x4d85
   8471c:	f2c0 0308 	movt	r3, #8
   84720:	4798      	blx	r3
			&desc);

	// Start DMA transfer
	dmac_channel_enable(DMAC, CONF_HSMCI_DMA_CHANNEL);
   84722:	4628      	mov	r0, r5
   84724:	4621      	mov	r1, r4
   84726:	f644 5225 	movw	r2, #19749	; 0x4d25
   8472a:	f2c0 0208 	movt	r2, #8
   8472e:	4790      	blx	r2
	hsmci_transfert_pos += nb_data;
   84730:	f640 405c 	movw	r0, #3164	; 0xc5c
   84734:	f2c2 0007 	movt	r0, #8199	; 0x2007
   84738:	6801      	ldr	r1, [r0, #0]
   8473a:	1876      	adds	r6, r6, r1
   8473c:	6006      	str	r6, [r0, #0]
	return true;
}
   8473e:	f04f 0001 	mov.w	r0, #1
   84742:	b006      	add	sp, #24
   84744:	bd70      	pop	{r4, r5, r6, pc}
   84746:	bf00      	nop

00084748 <hsmci_wait_end_of_read_blocks>:

bool hsmci_wait_end_of_read_blocks(void)
{
   84748:	b510      	push	{r4, lr}
			hsmci_reset();
			// Disable DMA
			dmac_channel_disable(DMAC, CONF_HSMCI_DMA_CHANNEL);
			return false;
		}
		if (((uint32_t)hsmci_block_size * hsmci_nb_block) > hsmci_transfert_pos) {
   8474a:	f640 435a 	movw	r3, #3162	; 0xc5a
   8474e:	f2c2 0307 	movt	r3, #8199	; 0x2007
   84752:	8818      	ldrh	r0, [r3, #0]
   84754:	f640 4258 	movw	r2, #3160	; 0xc58
   84758:	f2c2 0207 	movt	r2, #8199	; 0x2007
   8475c:	8814      	ldrh	r4, [r2, #0]
   8475e:	fb04 f400 	mul.w	r4, r4, r0
   84762:	f640 415c 	movw	r1, #3164	; 0xc5c
   84766:	f2c2 0107 	movt	r1, #8199	; 0x2007
   8476a:	6808      	ldr	r0, [r1, #0]
{
	uint32_t sr;
	// Wait end of transfer
	// Note: no need of timeout, because it is include in HSMCI
	do {
		sr = HSMCI->HSMCI_SR;
   8476c:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
		if (sr & (HSMCI_SR_UNRE | HSMCI_SR_OVRE | \
   84770:	f04f 0200 	mov.w	r2, #0
   84774:	f2cc 0260 	movt	r2, #49248	; 0xc060
{
	uint32_t sr;
	// Wait end of transfer
	// Note: no need of timeout, because it is include in HSMCI
	do {
		sr = HSMCI->HSMCI_SR;
   84778:	6c0b      	ldr	r3, [r1, #64]	; 0x40
		if (sr & (HSMCI_SR_UNRE | HSMCI_SR_OVRE | \
   8477a:	4213      	tst	r3, r2
   8477c:	d012      	beq.n	847a4 <hsmci_wait_end_of_read_blocks+0x5c>
				HSMCI_SR_DTOE | HSMCI_SR_DCRCE)) {
			hsmci_debug("%s: DMA sr 0x%08x error\n\r",
					__func__, sr);
			hsmci_reset();
   8477e:	f244 2051 	movw	r0, #16977	; 0x4251
   84782:	f2c0 0008 	movt	r0, #8
   84786:	4780      	blx	r0
			// Disable DMA
			dmac_channel_disable(DMAC, CONF_HSMCI_DMA_CHANNEL);
   84788:	f44f 4080 	mov.w	r0, #16384	; 0x4000
   8478c:	f2c4 000c 	movt	r0, #16396	; 0x400c
   84790:	f04f 0100 	mov.w	r1, #0
   84794:	f644 5231 	movw	r2, #19761	; 0x4d31
   84798:	f2c0 0208 	movt	r2, #8
   8479c:	4790      	blx	r2
			return false;
   8479e:	f04f 0000 	mov.w	r0, #0
   847a2:	bd10      	pop	{r4, pc}
		}
		if (((uint32_t)hsmci_block_size * hsmci_nb_block) > hsmci_transfert_pos) {
   847a4:	4284      	cmp	r4, r0
   847a6:	d902      	bls.n	847ae <hsmci_wait_end_of_read_blocks+0x66>
			// It is not the end of all transfers
			// then just wait end of DMA
			if (sr & HSMCI_SR_DMADONE) {
   847a8:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
   847ac:	d105      	bne.n	847ba <hsmci_wait_end_of_read_blocks+0x72>
				return true;
			}
		}
	} while (!(sr & HSMCI_SR_XFRDONE));
   847ae:	f013 6f00 	tst.w	r3, #134217728	; 0x8000000
   847b2:	d0e1      	beq.n	84778 <hsmci_wait_end_of_read_blocks+0x30>
	return true;
   847b4:	f04f 0001 	mov.w	r0, #1
   847b8:	bd10      	pop	{r4, pc}
		}
		if (((uint32_t)hsmci_block_size * hsmci_nb_block) > hsmci_transfert_pos) {
			// It is not the end of all transfers
			// then just wait end of DMA
			if (sr & HSMCI_SR_DMADONE) {
				return true;
   847ba:	f04f 0001 	mov.w	r0, #1
			}
		}
	} while (!(sr & HSMCI_SR_XFRDONE));
	return true;
}
   847be:	bd10      	pop	{r4, pc}

000847c0 <hsmci_start_write_blocks>:

bool hsmci_start_write_blocks(const void *src, uint16_t nb_block)
{
   847c0:	b570      	push	{r4, r5, r6, lr}
   847c2:	b086      	sub	sp, #24
   847c4:	4604      	mov	r4, r0
	bool transfert_byte;
	uint32_t cfg, nb_data;
	dma_transfer_descriptor_t desc;

	nb_data = nb_block * hsmci_block_size;
   847c6:	f640 4358 	movw	r3, #3160	; 0xc58
   847ca:	f2c2 0307 	movt	r3, #8199	; 0x2007
   847ce:	881e      	ldrh	r6, [r3, #0]
   847d0:	fb06 f601 	mul.w	r6, r6, r1
	transfert_byte = ((HSMCI->HSMCI_MR & HSMCI_MR_FBYTE) || (((uint32_t)src & 0x3) > 0)) ? 1 : 0;
   847d4:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
   847d8:	6841      	ldr	r1, [r0, #4]
   847da:	f411 5f00 	tst.w	r1, #8192	; 0x2000
   847de:	d127      	bne.n	84830 <hsmci_start_write_blocks+0x70>
	 * - Hardware Selection for the Destination
	 * - Destination with Peripheral identifier
	 * - Set AHB Protection
	 * - FIFO Configuration
	 */
	dmac_enable(DMAC);
   847e0:	f44f 4580 	mov.w	r5, #16384	; 0x4000
   847e4:	f2c4 050c 	movt	r5, #16396	; 0x400c
   847e8:	4628      	mov	r0, r5
   847ea:	f644 521d 	movw	r2, #19741	; 0x4d1d
   847ee:	f2c0 0208 	movt	r2, #8
   847f2:	4790      	blx	r2
	Assert(!dmac_channel_is_enable(DMAC, CONF_HSMCI_DMA_CHANNEL));
	cfg = DMAC_CFG_SOD_ENABLE | DMAC_CFG_DST_H2SEL |
			DMAC_CFG_DST_PER(DMA_HW_ID_HSMCI) |
			DMAC_CFG_AHB_PROT(1) | DMAC_CFG_FIFOCFG_ALAP_CFG;
	dmac_channel_set_configuration(DMAC, CONF_HSMCI_DMA_CHANNEL, cfg);
   847f4:	4628      	mov	r0, r5
   847f6:	f04f 0100 	mov.w	r1, #0
   847fa:	f44f 5200 	mov.w	r2, #8192	; 0x2000
   847fe:	f2c0 1201 	movt	r2, #257	; 0x101
   84802:	f644 5379 	movw	r3, #19833	; 0x4d79
   84806:	f2c0 0308 	movt	r3, #8
   8480a:	4798      	blx	r3

	// Prepare DMA transfer
	desc.ul_source_addr = (uint32_t)src;
   8480c:	9401      	str	r4, [sp, #4]
	desc.ul_destination_addr = (uint32_t)&(HSMCI->HSMCI_TDR);
   8480e:	f04f 0034 	mov.w	r0, #52	; 0x34
   84812:	f2c4 0000 	movt	r0, #16384	; 0x4000
   84816:	9002      	str	r0, [sp, #8]
	if (transfert_byte) {
   84818:	f014 0f03 	tst.w	r4, #3
   8481c:	d002      	beq.n	84824 <hsmci_start_write_blocks+0x64>
		desc.ul_ctrlA = DMAC_CTRLA_BTSIZE(nb_data)
				| DMAC_CTRLA_SRC_WIDTH_BYTE
				| DMAC_CTRLA_DST_WIDTH_BYTE;
   8481e:	b2b4      	uxth	r4, r6

	// Prepare DMA transfer
	desc.ul_source_addr = (uint32_t)src;
	desc.ul_destination_addr = (uint32_t)&(HSMCI->HSMCI_TDR);
	if (transfert_byte) {
		desc.ul_ctrlA = DMAC_CTRLA_BTSIZE(nb_data)
   84820:	9403      	str	r4, [sp, #12]
   84822:	e022      	b.n	8486a <hsmci_start_write_blocks+0xaa>
				| DMAC_CTRLA_SRC_WIDTH_BYTE
				| DMAC_CTRLA_DST_WIDTH_BYTE;
	} else {
		desc.ul_ctrlA = DMAC_CTRLA_BTSIZE(nb_data / 4)
   84824:	f3c6 048f 	ubfx	r4, r6, #2, #16
				| DMAC_CTRLA_SRC_WIDTH_WORD
				| DMAC_CTRLA_DST_WIDTH_WORD;
   84828:	f044 5108 	orr.w	r1, r4, #570425344	; 0x22000000
	if (transfert_byte) {
		desc.ul_ctrlA = DMAC_CTRLA_BTSIZE(nb_data)
				| DMAC_CTRLA_SRC_WIDTH_BYTE
				| DMAC_CTRLA_DST_WIDTH_BYTE;
	} else {
		desc.ul_ctrlA = DMAC_CTRLA_BTSIZE(nb_data / 4)
   8482c:	9103      	str	r1, [sp, #12]
   8482e:	e01c      	b.n	8486a <hsmci_start_write_blocks+0xaa>
	 * - Hardware Selection for the Destination
	 * - Destination with Peripheral identifier
	 * - Set AHB Protection
	 * - FIFO Configuration
	 */
	dmac_enable(DMAC);
   84830:	f44f 4580 	mov.w	r5, #16384	; 0x4000
   84834:	f2c4 050c 	movt	r5, #16396	; 0x400c
   84838:	4628      	mov	r0, r5
   8483a:	f644 521d 	movw	r2, #19741	; 0x4d1d
   8483e:	f2c0 0208 	movt	r2, #8
   84842:	4790      	blx	r2
	Assert(!dmac_channel_is_enable(DMAC, CONF_HSMCI_DMA_CHANNEL));
	cfg = DMAC_CFG_SOD_ENABLE | DMAC_CFG_DST_H2SEL |
			DMAC_CFG_DST_PER(DMA_HW_ID_HSMCI) |
			DMAC_CFG_AHB_PROT(1) | DMAC_CFG_FIFOCFG_ALAP_CFG;
	dmac_channel_set_configuration(DMAC, CONF_HSMCI_DMA_CHANNEL, cfg);
   84844:	4628      	mov	r0, r5
   84846:	f04f 0100 	mov.w	r1, #0
   8484a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
   8484e:	f2c0 1201 	movt	r2, #257	; 0x101
   84852:	f644 5379 	movw	r3, #19833	; 0x4d79
   84856:	f2c0 0308 	movt	r3, #8
   8485a:	4798      	blx	r3

	// Prepare DMA transfer
	desc.ul_source_addr = (uint32_t)src;
   8485c:	9401      	str	r4, [sp, #4]
	desc.ul_destination_addr = (uint32_t)&(HSMCI->HSMCI_TDR);
   8485e:	f04f 0034 	mov.w	r0, #52	; 0x34
   84862:	f2c4 0000 	movt	r0, #16384	; 0x4000
   84866:	9002      	str	r0, [sp, #8]
   84868:	e7d9      	b.n	8481e <hsmci_start_write_blocks+0x5e>
	} else {
		desc.ul_ctrlA = DMAC_CTRLA_BTSIZE(nb_data / 4)
				| DMAC_CTRLA_SRC_WIDTH_WORD
				| DMAC_CTRLA_DST_WIDTH_WORD;
	}
	desc.ul_ctrlB = DMAC_CTRLB_SRC_DSCR_FETCH_DISABLE
   8486a:	f04f 0100 	mov.w	r1, #0
   8486e:	f2c6 0131 	movt	r1, #24625	; 0x6031
   84872:	9104      	str	r1, [sp, #16]
			| DMAC_CTRLB_DST_DSCR_FETCH_DISABLE
			| DMAC_CTRLB_FC_MEM2PER_DMA_FC
			| DMAC_CTRLB_SRC_INCR_INCREMENTING
			| DMAC_CTRLB_DST_INCR_FIXED
			| DMAC_CTRLB_IEN;
	desc.ul_descriptor_addr = (uint32_t)NULL;
   84874:	f04f 0400 	mov.w	r4, #0
   84878:	9405      	str	r4, [sp, #20]
	dmac_channel_single_buf_transfer_init(DMAC, CONF_HSMCI_DMA_CHANNEL,
   8487a:	f44f 4580 	mov.w	r5, #16384	; 0x4000
   8487e:	f2c4 050c 	movt	r5, #16396	; 0x400c
   84882:	4628      	mov	r0, r5
   84884:	4621      	mov	r1, r4
   84886:	aa01      	add	r2, sp, #4
   84888:	f644 5385 	movw	r3, #19845	; 0x4d85
   8488c:	f2c0 0308 	movt	r3, #8
   84890:	4798      	blx	r3
			&desc);

	// Start DMA transfer
	dmac_channel_enable(DMAC, CONF_HSMCI_DMA_CHANNEL);
   84892:	4628      	mov	r0, r5
   84894:	4621      	mov	r1, r4
   84896:	f644 5225 	movw	r2, #19749	; 0x4d25
   8489a:	f2c0 0208 	movt	r2, #8
   8489e:	4790      	blx	r2
	hsmci_transfert_pos += nb_data;
   848a0:	f640 405c 	movw	r0, #3164	; 0xc5c
   848a4:	f2c2 0007 	movt	r0, #8199	; 0x2007
   848a8:	6801      	ldr	r1, [r0, #0]
   848aa:	1876      	adds	r6, r6, r1
   848ac:	6006      	str	r6, [r0, #0]
	return true;
}
   848ae:	f04f 0001 	mov.w	r0, #1
   848b2:	b006      	add	sp, #24
   848b4:	bd70      	pop	{r4, r5, r6, pc}
   848b6:	bf00      	nop

000848b8 <hsmci_wait_end_of_write_blocks>:

bool hsmci_wait_end_of_write_blocks(void)
{
   848b8:	b510      	push	{r4, lr}
			hsmci_reset();
			// Disable DMA
			dmac_channel_disable(DMAC, CONF_HSMCI_DMA_CHANNEL);
			return false;
		}
		if (((uint32_t)hsmci_block_size * hsmci_nb_block) > hsmci_transfert_pos) {
   848ba:	f640 435a 	movw	r3, #3162	; 0xc5a
   848be:	f2c2 0307 	movt	r3, #8199	; 0x2007
   848c2:	8818      	ldrh	r0, [r3, #0]
   848c4:	f640 4258 	movw	r2, #3160	; 0xc58
   848c8:	f2c2 0207 	movt	r2, #8199	; 0x2007
   848cc:	8814      	ldrh	r4, [r2, #0]
   848ce:	fb04 f400 	mul.w	r4, r4, r0
   848d2:	f640 415c 	movw	r1, #3164	; 0xc5c
   848d6:	f2c2 0107 	movt	r1, #8199	; 0x2007
   848da:	6808      	ldr	r0, [r1, #0]
{
	uint32_t sr;
	// Wait end of transfer
	// Note: no need of timeout, because it is include in HSMCI, see DTOE bit.
	do {
		sr = HSMCI->HSMCI_SR;
   848dc:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
		if (sr & (HSMCI_SR_UNRE | HSMCI_SR_OVRE | \
   848e0:	f04f 0200 	mov.w	r2, #0
   848e4:	f2cc 0260 	movt	r2, #49248	; 0xc060
{
	uint32_t sr;
	// Wait end of transfer
	// Note: no need of timeout, because it is include in HSMCI, see DTOE bit.
	do {
		sr = HSMCI->HSMCI_SR;
   848e8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
		if (sr & (HSMCI_SR_UNRE | HSMCI_SR_OVRE | \
   848ea:	4213      	tst	r3, r2
   848ec:	d012      	beq.n	84914 <hsmci_wait_end_of_write_blocks+0x5c>
				HSMCI_SR_DTOE | HSMCI_SR_DCRCE)) {
			hsmci_debug("%s: DMA sr 0x%08x error\n\r",
					__func__, sr);
			hsmci_reset();
   848ee:	f244 2051 	movw	r0, #16977	; 0x4251
   848f2:	f2c0 0008 	movt	r0, #8
   848f6:	4780      	blx	r0
			// Disable DMA
			dmac_channel_disable(DMAC, CONF_HSMCI_DMA_CHANNEL);
   848f8:	f44f 4080 	mov.w	r0, #16384	; 0x4000
   848fc:	f2c4 000c 	movt	r0, #16396	; 0x400c
   84900:	f04f 0100 	mov.w	r1, #0
   84904:	f644 5231 	movw	r2, #19761	; 0x4d31
   84908:	f2c0 0208 	movt	r2, #8
   8490c:	4790      	blx	r2
			return false;
   8490e:	f04f 0000 	mov.w	r0, #0
   84912:	bd10      	pop	{r4, pc}
		}
		if (((uint32_t)hsmci_block_size * hsmci_nb_block) > hsmci_transfert_pos) {
   84914:	4284      	cmp	r4, r0
   84916:	d902      	bls.n	8491e <hsmci_wait_end_of_write_blocks+0x66>
			// It is not the end of all transfers
			// then just wait end of DMA
			if (sr & HSMCI_SR_DMADONE) {
   84918:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
   8491c:	d105      	bne.n	8492a <hsmci_wait_end_of_write_blocks+0x72>
				return true;
			}
		}
	} while (!(sr & HSMCI_SR_NOTBUSY));
   8491e:	f013 0f20 	tst.w	r3, #32
   84922:	d0e1      	beq.n	848e8 <hsmci_wait_end_of_write_blocks+0x30>
	Assert(HSMCI->HSMCI_SR & HSMCI_SR_FIFOEMPTY);
	Assert(!dmac_channel_is_enable(DMAC, CONF_HSMCI_DMA_CHANNEL));
	return true;
   84924:	f04f 0001 	mov.w	r0, #1
   84928:	bd10      	pop	{r4, pc}
		}
		if (((uint32_t)hsmci_block_size * hsmci_nb_block) > hsmci_transfert_pos) {
			// It is not the end of all transfers
			// then just wait end of DMA
			if (sr & HSMCI_SR_DMADONE) {
				return true;
   8492a:	f04f 0001 	mov.w	r0, #1
	} while (!(sr & HSMCI_SR_NOTBUSY));
	Assert(HSMCI->HSMCI_SR & HSMCI_SR_FIFOEMPTY);
	Assert(!dmac_channel_is_enable(DMAC, CONF_HSMCI_DMA_CHANNEL));
	return true;

}
   8492e:	bd10      	pop	{r4, pc}

00084930 <cdc_send_line>:
volatile Bool is_new_received_cdc_char = false;
volatile Bool is_terminal_open = false;


iram_size_t cdc_send_line(char* line_to_send)
{
   84930:	b510      	push	{r4, lr}
   84932:	4604      	mov	r4, r0
	if(is_terminal_open)
   84934:	f640 4360 	movw	r3, #3168	; 0xc60
   84938:	f2c2 0307 	movt	r3, #8199	; 0x2007
   8493c:	7818      	ldrb	r0, [r3, #0]
   8493e:	b168      	cbz	r0, 8495c <cdc_send_line+0x2c>
		return udi_cdc_write_buf((const void*) line_to_send, strlen(line_to_send));
   84940:	4620      	mov	r0, r4
   84942:	f24a 1219 	movw	r2, #41241	; 0xa119
   84946:	f2c0 0208 	movt	r2, #8
   8494a:	4790      	blx	r2
   8494c:	4601      	mov	r1, r0
   8494e:	4620      	mov	r0, r4
   84950:	f645 0325 	movw	r3, #22565	; 0x5825
   84954:	f2c0 0308 	movt	r3, #8
   84958:	4798      	blx	r3
   8495a:	bd10      	pop	{r4, pc}
	else
		return strlen(line_to_send);
   8495c:	4620      	mov	r0, r4
   8495e:	f24a 1119 	movw	r1, #41241	; 0xa119
   84962:	f2c0 0108 	movt	r1, #8
   84966:	4788      	blx	r1
}
   84968:	bd10      	pop	{r4, pc}
   8496a:	bf00      	nop

0008496c <main_cdc_set_dtr>:

void main_cdc_set_dtr(uint8_t port, bool b_enable)
{
	if (b_enable) 
   8496c:	b139      	cbz	r1, 8497e <main_cdc_set_dtr+0x12>
		is_terminal_open = true;
   8496e:	f640 4060 	movw	r0, #3168	; 0xc60
   84972:	f2c2 0007 	movt	r0, #8199	; 0x2007
   84976:	f04f 0101 	mov.w	r1, #1
   8497a:	7001      	strb	r1, [r0, #0]
   8497c:	4770      	bx	lr
	else
		is_terminal_open = false;
   8497e:	f640 4360 	movw	r3, #3168	; 0xc60
   84982:	f2c2 0307 	movt	r3, #8199	; 0x2007
   84986:	f04f 0200 	mov.w	r2, #0
   8498a:	701a      	strb	r2, [r3, #0]
   8498c:	4770      	bx	lr
   8498e:	bf00      	nop

00084990 <uart_rx_notify>:
}

void uart_rx_notify(uint8_t port)
{
	UNUSED(port);
	is_new_received_cdc_char = true;
   84990:	f640 4361 	movw	r3, #3169	; 0xc61
   84994:	f2c2 0307 	movt	r3, #8199	; 0x2007
   84998:	f04f 0201 	mov.w	r2, #1
   8499c:	701a      	strb	r2, [r3, #0]
   8499e:	4770      	bx	lr

000849a0 <main_suspend_action>:
	cpu_irq_restore(flags);	
	
	return true;
}

void main_suspend_action(void){}
   849a0:	4770      	bx	lr
   849a2:	bf00      	nop

000849a4 <main_resume_action>:
void main_resume_action(void){}
   849a4:	4770      	bx	lr
   849a6:	bf00      	nop

000849a8 <main_sof_action>:
void main_sof_action(void){}
   849a8:	4770      	bx	lr
   849aa:	bf00      	nop

000849ac <SCPI_Write>:
uint16_t current_input_line_pointer = 0;
char current_input_line[LINE_BUFFER_SIZE];


size_t SCPI_Write(scpi_t * context, const char * data, size_t len) 
{
   849ac:	b530      	push	{r4, r5, lr}
   849ae:	b083      	sub	sp, #12
   849b0:	4613      	mov	r3, r2
	(void) context;
	printf("%.*s", len, data);
   849b2:	f641 24e8 	movw	r4, #6888	; 0x1ae8
   849b6:	f2c2 0407 	movt	r4, #8199	; 0x2007
   849ba:	9100      	str	r1, [sp, #0]
   849bc:	4620      	mov	r0, r4
   849be:	f04f 0164 	mov.w	r1, #100	; 0x64
   849c2:	f64c 520c 	movw	r2, #52492	; 0xcd0c
   849c6:	f2c0 0208 	movt	r2, #8
   849ca:	f24a 05b3 	movw	r5, #41139	; 0xa0b3
   849ce:	f2c0 0508 	movt	r5, #8
   849d2:	47a8      	blx	r5
   849d4:	4620      	mov	r0, r4
   849d6:	f644 1331 	movw	r3, #18737	; 0x4931
   849da:	f2c0 0308 	movt	r3, #8
   849de:	4798      	blx	r3
	return SCPI_RES_OK;    
}
   849e0:	f04f 0001 	mov.w	r0, #1
   849e4:	b003      	add	sp, #12
   849e6:	bd30      	pop	{r4, r5, pc}

000849e8 <SCPI_Flush>:

scpi_result_t SCPI_Flush(scpi_t * context) 
{
	return SCPI_RES_OK;
}
   849e8:	f04f 0001 	mov.w	r0, #1
   849ec:	4770      	bx	lr
   849ee:	bf00      	nop

000849f0 <SCPI_Error>:

int SCPI_Error(scpi_t * context, int_fast16_t err) 
{
   849f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   849f4:	b083      	sub	sp, #12
   849f6:	4605      	mov	r5, r0
   849f8:	4688      	mov	r8, r1
	uint16_t i = 0;
	
	#define ONLY_OUTPUT_READ_ERRORS
	#ifdef ONLY_OUTPUT_READ_ERRORS
		if (context->cmd_error == 1)
   849fa:	f890 3028 	ldrb.w	r3, [r0, #40]	; 0x28
   849fe:	2b00      	cmp	r3, #0
   84a00:	d030      	beq.n	84a64 <SCPI_Error+0x74>
		{
			// If it's an unknown command 
			while(i < (context->buffer.position))
   84a02:	6880      	ldr	r0, [r0, #8]
   84a04:	b370      	cbz	r0, 84a64 <SCPI_Error+0x74>
   84a06:	f04f 0600 	mov.w	r6, #0
   84a0a:	4634      	mov	r4, r6
			{
				if (context->buffer.data[i] == '?')
				{
					printf("**ERROR: %d, \"%s\"\r\n", (int32_t) err, SCPI_ErrorTranslate(err));
   84a0c:	f242 7be9 	movw	fp, #10217	; 0x27e9
   84a10:	465f      	mov	r7, fp
   84a12:	f2c0 0708 	movt	r7, #8
   84a16:	f641 29e8 	movw	r9, #6888	; 0x1ae8
   84a1a:	f2c2 0907 	movt	r9, #8199	; 0x2007
   84a1e:	f64c 5a14 	movw	sl, #52500	; 0xcd14
   84a22:	f2c0 0a08 	movt	sl, #8
		if (context->cmd_error == 1)
		{
			// If it's an unknown command 
			while(i < (context->buffer.position))
			{
				if (context->buffer.data[i] == '?')
   84a26:	68e9      	ldr	r1, [r5, #12]
   84a28:	5d8a      	ldrb	r2, [r1, r6]
   84a2a:	2a3f      	cmp	r2, #63	; 0x3f
   84a2c:	d113      	bne.n	84a56 <SCPI_Error+0x66>
				{
					printf("**ERROR: %d, \"%s\"\r\n", (int32_t) err, SCPI_ErrorTranslate(err));
   84a2e:	fa0f f088 	sxth.w	r0, r8
   84a32:	47b8      	blx	r7
   84a34:	9000      	str	r0, [sp, #0]
   84a36:	4648      	mov	r0, r9
   84a38:	f04f 0164 	mov.w	r1, #100	; 0x64
   84a3c:	4652      	mov	r2, sl
   84a3e:	4643      	mov	r3, r8
   84a40:	f24a 06b3 	movw	r6, #41139	; 0xa0b3
   84a44:	f2c0 0608 	movt	r6, #8
   84a48:	47b0      	blx	r6
   84a4a:	4648      	mov	r0, r9
   84a4c:	f644 1331 	movw	r3, #18737	; 0x4931
   84a50:	f2c0 0308 	movt	r3, #8
   84a54:	4798      	blx	r3
				}
				i++;
   84a56:	f104 0401 	add.w	r4, r4, #1
   84a5a:	b2a4      	uxth	r4, r4
	#define ONLY_OUTPUT_READ_ERRORS
	#ifdef ONLY_OUTPUT_READ_ERRORS
		if (context->cmd_error == 1)
		{
			// If it's an unknown command 
			while(i < (context->buffer.position))
   84a5c:	4626      	mov	r6, r4
   84a5e:	68a8      	ldr	r0, [r5, #8]
   84a60:	4284      	cmp	r4, r0
   84a62:	d3e0      	bcc.n	84a26 <SCPI_Error+0x36>
		}
	#endif
	//(void) context;
	//printf("**ERROR: %d, \"%s\"\r\n", (int32_t) err, SCPI_ErrorTranslate(err));
	return 0;
}
   84a64:	f04f 0000 	mov.w	r0, #0
   84a68:	b003      	add	sp, #12
   84a6a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   84a6e:	bf00      	nop

00084a70 <SCPI_Control>:

scpi_result_t SCPI_Control(scpi_t * context, scpi_ctrl_name_t ctrl, scpi_reg_val_t val) 
{
   84a70:	b530      	push	{r4, r5, lr}
   84a72:	b083      	sub	sp, #12
   84a74:	460b      	mov	r3, r1
   84a76:	4614      	mov	r4, r2
	if (SCPI_CTRL_SRQ == ctrl) 
   84a78:	2901      	cmp	r1, #1
   84a7a:	d118      	bne.n	84aae <SCPI_Control+0x3e>
	{
		printf("**SRQ: 0x%X (%d)\r\n", val, val);
   84a7c:	f641 25e8 	movw	r5, #6888	; 0x1ae8
   84a80:	f2c2 0507 	movt	r5, #8199	; 0x2007
   84a84:	9200      	str	r2, [sp, #0]
   84a86:	4628      	mov	r0, r5
   84a88:	f04f 0164 	mov.w	r1, #100	; 0x64
   84a8c:	f64c 5228 	movw	r2, #52520	; 0xcd28
   84a90:	f2c0 0208 	movt	r2, #8
   84a94:	4623      	mov	r3, r4
   84a96:	f24a 04b3 	movw	r4, #41139	; 0xa0b3
   84a9a:	f2c0 0408 	movt	r4, #8
   84a9e:	47a0      	blx	r4
   84aa0:	4628      	mov	r0, r5
   84aa2:	f644 1131 	movw	r1, #18737	; 0x4931
   84aa6:	f2c0 0108 	movt	r1, #8
   84aaa:	4788      	blx	r1
   84aac:	e017      	b.n	84ade <SCPI_Control+0x6e>
	}
	else 
	{
		printf("**CTRL %02x: 0x%X (%d)\r\n", ctrl, val, val);
   84aae:	f641 25e8 	movw	r5, #6888	; 0x1ae8
   84ab2:	f2c2 0507 	movt	r5, #8199	; 0x2007
   84ab6:	9200      	str	r2, [sp, #0]
   84ab8:	9201      	str	r2, [sp, #4]
   84aba:	4628      	mov	r0, r5
   84abc:	f04f 0164 	mov.w	r1, #100	; 0x64
   84ac0:	f64c 523c 	movw	r2, #52540	; 0xcd3c
   84ac4:	f2c0 0208 	movt	r2, #8
   84ac8:	f24a 04b3 	movw	r4, #41139	; 0xa0b3
   84acc:	f2c0 0408 	movt	r4, #8
   84ad0:	47a0      	blx	r4
   84ad2:	4628      	mov	r0, r5
   84ad4:	f644 1331 	movw	r3, #18737	; 0x4931
   84ad8:	f2c0 0308 	movt	r3, #8
   84adc:	4798      	blx	r3
	}
	return SCPI_RES_OK;
}
   84ade:	f04f 0001 	mov.w	r0, #1
   84ae2:	b003      	add	sp, #12
   84ae4:	bd30      	pop	{r4, r5, pc}
   84ae6:	bf00      	nop

00084ae8 <SCPI_Test>:

scpi_result_t SCPI_Test(scpi_t * context) 
{
   84ae8:	b508      	push	{r3, lr}
	printf("**Test\r\n");
   84aea:	f641 22e8 	movw	r2, #6888	; 0x1ae8
   84aee:	f2c2 0207 	movt	r2, #8199	; 0x2007
   84af2:	f64c 5358 	movw	r3, #52568	; 0xcd58
   84af6:	f2c0 0308 	movt	r3, #8
   84afa:	cb03      	ldmia	r3!, {r0, r1}
   84afc:	6010      	str	r0, [r2, #0]
   84afe:	6051      	str	r1, [r2, #4]
   84b00:	7818      	ldrb	r0, [r3, #0]
   84b02:	7210      	strb	r0, [r2, #8]
   84b04:	4610      	mov	r0, r2
   84b06:	f644 1131 	movw	r1, #18737	; 0x4931
   84b0a:	f2c0 0108 	movt	r1, #8
   84b0e:	4788      	blx	r1
	return SCPI_RES_OK;
}
   84b10:	f04f 0001 	mov.w	r0, #1
   84b14:	bd08      	pop	{r3, pc}
   84b16:	bf00      	nop

00084b18 <SCPI_Reset>:

scpi_result_t SCPI_Reset(scpi_t * context) 
{
   84b18:	b508      	push	{r3, lr}
	printf("**Reset\r\n");
   84b1a:	f641 22e8 	movw	r2, #6888	; 0x1ae8
   84b1e:	f2c2 0207 	movt	r2, #8199	; 0x2007
   84b22:	f64c 5364 	movw	r3, #52580	; 0xcd64
   84b26:	f2c0 0308 	movt	r3, #8
   84b2a:	cb03      	ldmia	r3!, {r0, r1}
   84b2c:	6010      	str	r0, [r2, #0]
   84b2e:	6051      	str	r1, [r2, #4]
   84b30:	8818      	ldrh	r0, [r3, #0]
   84b32:	8110      	strh	r0, [r2, #8]
   84b34:	4610      	mov	r0, r2
   84b36:	f644 1131 	movw	r1, #18737	; 0x4931
   84b3a:	f2c0 0108 	movt	r1, #8
   84b3e:	4788      	blx	r1
	return SCPI_RES_OK;
}
   84b40:	f04f 0001 	mov.w	r0, #1
   84b44:	bd08      	pop	{r3, pc}
   84b46:	bf00      	nop

00084b48 <console_init>:

void console_init(void)
{
   84b48:	b508      	push	{r3, lr}
	SCPI_Init(&scpi_context);
   84b4a:	f240 0038 	movw	r0, #56	; 0x38
   84b4e:	f2c2 0007 	movt	r0, #8199	; 0x2007
   84b52:	f243 133d 	movw	r3, #12605	; 0x313d
   84b56:	f2c0 0308 	movt	r3, #8
   84b5a:	4798      	blx	r3
   84b5c:	bd08      	pop	{r3, pc}
   84b5e:	bf00      	nop

00084b60 <console_process>:
}

void console_process(void)
{
   84b60:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	iram_size_t data_remaining = 0;
	uint8_t temp_buffer[10];
	
	if(udi_cdc_get_nb_received_data() == 0)
   84b64:	f245 3389 	movw	r3, #21385	; 0x5389
   84b68:	f2c0 0308 	movt	r3, #8
   84b6c:	4798      	blx	r3
   84b6e:	2800      	cmp	r0, #0
   84b70:	d040      	beq.n	84bf4 <console_process+0x94>
		return;
	
	do 
	{
		data_remaining = udi_cdc_read_buf(current_input_line+current_input_line_pointer, 1);
   84b72:	f640 4462 	movw	r4, #3170	; 0xc62
   84b76:	f2c2 0407 	movt	r4, #8199	; 0x2007
   84b7a:	f641 354c 	movw	r5, #6988	; 0x1b4c
   84b7e:	f2c2 0507 	movt	r5, #8199	; 0x2007
   84b82:	f04f 0601 	mov.w	r6, #1
   84b86:	f245 6a9d 	movw	sl, #22173	; 0x569d
   84b8a:	f2c0 0a08 	movt	sl, #8
		//udi_cdc_putc(current_input_line[current_input_line_pointer]);
		SCPI_Input(&scpi_context, current_input_line+current_input_line_pointer, 1);
   84b8e:	f240 0938 	movw	r9, #56	; 0x38
   84b92:	f2c2 0907 	movt	r9, #8199	; 0x2007
   84b96:	f243 1851 	movw	r8, #12625	; 0x3151
   84b9a:	f2c0 0808 	movt	r8, #8
	if(udi_cdc_get_nb_received_data() == 0)
		return;
	
	do 
	{
		data_remaining = udi_cdc_read_buf(current_input_line+current_input_line_pointer, 1);
   84b9e:	8820      	ldrh	r0, [r4, #0]
   84ba0:	1940      	adds	r0, r0, r5
   84ba2:	4631      	mov	r1, r6
   84ba4:	47d0      	blx	sl
   84ba6:	4607      	mov	r7, r0
		//udi_cdc_putc(current_input_line[current_input_line_pointer]);
		SCPI_Input(&scpi_context, current_input_line+current_input_line_pointer, 1);
   84ba8:	8821      	ldrh	r1, [r4, #0]
   84baa:	4648      	mov	r0, r9
   84bac:	1949      	adds	r1, r1, r5
   84bae:	4632      	mov	r2, r6
   84bb0:	47c0      	blx	r8
		current_input_line_pointer++;
   84bb2:	8822      	ldrh	r2, [r4, #0]
   84bb4:	f102 0201 	add.w	r2, r2, #1
   84bb8:	b293      	uxth	r3, r2
   84bba:	8023      	strh	r3, [r4, #0]
		
		if((current_input_line[current_input_line_pointer-1] == 0x0D) || (current_input_line[current_input_line_pointer-1] == 0x0A))
   84bbc:	18e8      	adds	r0, r5, r3
   84bbe:	f810 1c01 	ldrb.w	r1, [r0, #-1]
   84bc2:	290d      	cmp	r1, #13
   84bc4:	d001      	beq.n	84bca <console_process+0x6a>
   84bc6:	290a      	cmp	r1, #10
   84bc8:	d102      	bne.n	84bd0 <console_process+0x70>
		{
			current_input_line_pointer = 0;
   84bca:	f04f 0200 	mov.w	r2, #0
   84bce:	8022      	strh	r2, [r4, #0]
			// should we do another parsing rather than scpi?
		}
	} 
	while((data_remaining > 0) && (current_input_line_pointer < LINE_BUFFER_SIZE));
   84bd0:	b117      	cbz	r7, 84bd8 <console_process+0x78>
   84bd2:	8823      	ldrh	r3, [r4, #0]
   84bd4:	2bc7      	cmp	r3, #199	; 0xc7
   84bd6:	d9e2      	bls.n	84b9e <console_process+0x3e>
	
	if(current_input_line_pointer == LINE_BUFFER_SIZE)
   84bd8:	f640 4062 	movw	r0, #3170	; 0xc62
   84bdc:	f2c2 0007 	movt	r0, #8199	; 0x2007
   84be0:	8801      	ldrh	r1, [r0, #0]
   84be2:	29c8      	cmp	r1, #200	; 0xc8
   84be4:	d106      	bne.n	84bf4 <console_process+0x94>
	{
		// We should return a message or smth...
		current_input_line_pointer = 0;
   84be6:	f640 4362 	movw	r3, #3170	; 0xc62
   84bea:	f2c2 0307 	movt	r3, #8199	; 0x2007
   84bee:	f04f 0200 	mov.w	r2, #0
   84bf2:	801a      	strh	r2, [r3, #0]
   84bf4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

00084bf8 <main_extra_string>:
	uint8_t i;
	uint8_t *str;
	uint8_t str_lgt=0;

	// Link payload pointer to the string corresponding at request
	switch (udd_g_ctrlreq.req.wValue & 0xff) {
   84bf8:	f641 431c 	movw	r3, #7196	; 0x1c1c
   84bfc:	f2c2 0307 	movt	r3, #8199	; 0x2007
   84c00:	7898      	ldrb	r0, [r3, #2]
   84c02:	2804      	cmp	r0, #4
   84c04:	d002      	beq.n	84c0c <main_extra_string+0x14>
   84c06:	2805      	cmp	r0, #5
   84c08:	d13b      	bne.n	84c82 <main_extra_string+0x8a>
   84c0a:	e004      	b.n	84c16 <main_extra_string+0x1e>
	case UDI_CDC_IAD_STRING_ID:
		str_lgt = sizeof(udi_cdc_name)-1;
		str = udi_cdc_name;
   84c0c:	f240 02bc 	movw	r2, #188	; 0xbc
   84c10:	f2c2 0207 	movt	r2, #8199	; 0x2007
   84c14:	e003      	b.n	84c1e <main_extra_string+0x26>
		break;
	case UDI_MSC_STRING_ID:
		str_lgt = sizeof(udi_msc_name)-1;
		str = udi_msc_name;
   84c16:	f240 0290 	movw	r2, #144	; 0x90
   84c1a:	f2c2 0207 	movt	r2, #8199	; 0x2007
		return false;
	}

	if (str_lgt!=0) {
		for( i=0; i<str_lgt; i++) {
			extra_strings_desc.string[i] = cpu_to_le16((le16_t)str[i]);
   84c1e:	f240 03a0 	movw	r3, #160	; 0xa0
   84c22:	f2c2 0307 	movt	r3, #8199	; 0x2007
   84c26:	7811      	ldrb	r1, [r2, #0]
   84c28:	8059      	strh	r1, [r3, #2]
   84c2a:	7850      	ldrb	r0, [r2, #1]
   84c2c:	8098      	strh	r0, [r3, #4]
   84c2e:	7891      	ldrb	r1, [r2, #2]
   84c30:	80d9      	strh	r1, [r3, #6]
   84c32:	78d0      	ldrb	r0, [r2, #3]
   84c34:	8118      	strh	r0, [r3, #8]
   84c36:	7911      	ldrb	r1, [r2, #4]
   84c38:	8159      	strh	r1, [r3, #10]
   84c3a:	7950      	ldrb	r0, [r2, #5]
   84c3c:	8198      	strh	r0, [r3, #12]
   84c3e:	7991      	ldrb	r1, [r2, #6]
   84c40:	81d9      	strh	r1, [r3, #14]
   84c42:	79d0      	ldrb	r0, [r2, #7]
   84c44:	8218      	strh	r0, [r3, #16]
   84c46:	7a11      	ldrb	r1, [r2, #8]
   84c48:	8259      	strh	r1, [r3, #18]
   84c4a:	7a50      	ldrb	r0, [r2, #9]
   84c4c:	8298      	strh	r0, [r3, #20]
   84c4e:	7a91      	ldrb	r1, [r2, #10]
   84c50:	82d9      	strh	r1, [r3, #22]
   84c52:	7ad0      	ldrb	r0, [r2, #11]
   84c54:	8318      	strh	r0, [r3, #24]
   84c56:	7b12      	ldrb	r2, [r2, #12]
   84c58:	835a      	strh	r2, [r3, #26]
		}
		extra_strings_desc.header.bLength = 2+ (str_lgt)*2;
   84c5a:	f04f 011c 	mov.w	r1, #28
   84c5e:	7019      	strb	r1, [r3, #0]
		udd_g_ctrlreq.payload_size = extra_strings_desc.header.bLength;
   84c60:	f641 401c 	movw	r0, #7196	; 0x1c1c
   84c64:	f2c2 0007 	movt	r0, #8199	; 0x2007
   84c68:	8181      	strh	r1, [r0, #12]
		udd_g_ctrlreq.payload = (uint8_t *) &extra_strings_desc;
   84c6a:	6083      	str	r3, [r0, #8]
	}

	// if the string is larger than request length, then cut it
	if (udd_g_ctrlreq.payload_size > udd_g_ctrlreq.req.wLength) {
   84c6c:	88c3      	ldrh	r3, [r0, #6]
   84c6e:	2b1b      	cmp	r3, #27
   84c70:	d80a      	bhi.n	84c88 <main_extra_string+0x90>
		udd_g_ctrlreq.payload_size = udd_g_ctrlreq.req.wLength;
   84c72:	f641 421c 	movw	r2, #7196	; 0x1c1c
   84c76:	f2c2 0207 	movt	r2, #8199	; 0x2007
   84c7a:	8193      	strh	r3, [r2, #12]
	}
	return true;
   84c7c:	f04f 0001 	mov.w	r0, #1
   84c80:	4770      	bx	lr
	case UDI_MSC_STRING_ID:
		str_lgt = sizeof(udi_msc_name)-1;
		str = udi_msc_name;
		break;
	default:
		return false;
   84c82:	f04f 0000 	mov.w	r0, #0
   84c86:	4770      	bx	lr

	// if the string is larger than request length, then cut it
	if (udd_g_ctrlreq.payload_size > udd_g_ctrlreq.req.wLength) {
		udd_g_ctrlreq.payload_size = udd_g_ctrlreq.req.wLength;
	}
	return true;
   84c88:	f04f 0001 	mov.w	r0, #1
   84c8c:	4770      	bx	lr
   84c8e:	bf00      	nop

00084c90 <HardFault_Handler>:
         * Get the appropriate stack pointer, depending on our mode,
         * and use it as the parameter to the C handler. This function
         * will never return
         */

        __asm(  ".syntax unified\n"
   84c90:	2004      	movs	r0, #4
   84c92:	4671      	mov	r1, lr
   84c94:	4208      	tst	r0, r1
   84c96:	f000 8004 	beq.w	84ca2 <_MSP>
   84c9a:	f3ef 8009 	mrs	r0, PSP
   84c9e:	f000 b805 	b.w	84cac <HardFault_HandlerC>

00084ca2 <_MSP>:
   84ca2:	f3ef 8008 	mrs	r0, MSP
   84ca6:	f000 b801 	b.w	84cac <HardFault_HandlerC>
   84caa:	bf00      	nop

00084cac <HardFault_HandlerC>:
 * into local variables for ease of reading.
 * We then read the various Fault Status and Address Registers to help decode
 * cause of the fault.
 * The function ends with a BKPT instruction to force control back into the debugger
 */
void HardFault_HandlerC(unsigned long *hardfault_args){
   84cac:	b08e      	sub	sp, #56	; 0x38
        volatile unsigned long _DFSR ;
        volatile unsigned long _AFSR ;
        volatile unsigned long _BFAR ;
        volatile unsigned long _MMAR ;

        stacked_r0 = ((unsigned long)hardfault_args[0]) ;
   84cae:	6803      	ldr	r3, [r0, #0]
   84cb0:	930d      	str	r3, [sp, #52]	; 0x34
        stacked_r1 = ((unsigned long)hardfault_args[1]) ;
   84cb2:	6841      	ldr	r1, [r0, #4]
   84cb4:	910c      	str	r1, [sp, #48]	; 0x30
        stacked_r2 = ((unsigned long)hardfault_args[2]) ;
   84cb6:	6882      	ldr	r2, [r0, #8]
   84cb8:	920b      	str	r2, [sp, #44]	; 0x2c
        stacked_r3 = ((unsigned long)hardfault_args[3]) ;
   84cba:	68c3      	ldr	r3, [r0, #12]
   84cbc:	930a      	str	r3, [sp, #40]	; 0x28
        stacked_r12 = ((unsigned long)hardfault_args[4]) ;
   84cbe:	6901      	ldr	r1, [r0, #16]
   84cc0:	9109      	str	r1, [sp, #36]	; 0x24
        stacked_lr = ((unsigned long)hardfault_args[5]) ;
   84cc2:	6942      	ldr	r2, [r0, #20]
   84cc4:	9208      	str	r2, [sp, #32]
        stacked_pc = ((unsigned long)hardfault_args[6]) ;
   84cc6:	6983      	ldr	r3, [r0, #24]
   84cc8:	9307      	str	r3, [sp, #28]
        stacked_psr = ((unsigned long)hardfault_args[7]) ;
   84cca:	69c0      	ldr	r0, [r0, #28]
   84ccc:	9006      	str	r0, [sp, #24]

        // Configurable Fault Status Register
        // Consists of MMSR, BFSR and UFSR
        _CFSR = (*((volatile unsigned long *)(0xE000ED28))) ;   
   84cce:	f64e 5128 	movw	r1, #60712	; 0xed28
   84cd2:	f2ce 0100 	movt	r1, #57344	; 0xe000
   84cd6:	680a      	ldr	r2, [r1, #0]
   84cd8:	9205      	str	r2, [sp, #20]
                                                                                        
        // Hard Fault Status Register
        _HFSR = (*((volatile unsigned long *)(0xE000ED2C))) ;
   84cda:	f64e 532c 	movw	r3, #60716	; 0xed2c
   84cde:	f2ce 0300 	movt	r3, #57344	; 0xe000
   84ce2:	6818      	ldr	r0, [r3, #0]
   84ce4:	9004      	str	r0, [sp, #16]

        // Debug Fault Status Register
        _DFSR = (*((volatile unsigned long *)(0xE000ED30))) ;
   84ce6:	f64e 5130 	movw	r1, #60720	; 0xed30
   84cea:	f2ce 0100 	movt	r1, #57344	; 0xe000
   84cee:	680a      	ldr	r2, [r1, #0]
   84cf0:	9203      	str	r2, [sp, #12]

        // Auxiliary Fault Status Register
        _AFSR = (*((volatile unsigned long *)(0xE000ED3C))) ;
   84cf2:	f64e 533c 	movw	r3, #60732	; 0xed3c
   84cf6:	f2ce 0300 	movt	r3, #57344	; 0xe000
   84cfa:	6818      	ldr	r0, [r3, #0]
   84cfc:	9002      	str	r0, [sp, #8]

        // Read the Fault Address Registers. These may not contain valid values.
        // Check BFARVALID/MMARVALID to see if they are valid values
        // MemManage Fault Address Register
        _MMAR = (*((volatile unsigned long *)(0xE000ED34))) ;
   84cfe:	f64e 5134 	movw	r1, #60724	; 0xed34
   84d02:	f2ce 0100 	movt	r1, #57344	; 0xe000
   84d06:	680a      	ldr	r2, [r1, #0]
   84d08:	9200      	str	r2, [sp, #0]
        // Bus Fault Address Register
        _BFAR = (*((volatile unsigned long *)(0xE000ED38))) ;
   84d0a:	f64e 5338 	movw	r3, #60728	; 0xed38
   84d0e:	f2ce 0300 	movt	r3, #57344	; 0xe000
   84d12:	6818      	ldr	r0, [r3, #0]
   84d14:	9001      	str	r0, [sp, #4]

        __asm("BKPT #0\n") ; // Break into the debugger
   84d16:	be00      	bkpt	0x0000
   84d18:	e7fe      	b.n	84d18 <HardFault_HandlerC+0x6c>
   84d1a:	bf00      	nop

00084d1c <dmac_enable>:
 *
 * \param p_dmac  Pointer to a DMAC peripheral instance.
 */
void dmac_enable(Dmac *p_dmac)
{
	p_dmac->DMAC_EN = DMAC_EN_ENABLE;
   84d1c:	f04f 0301 	mov.w	r3, #1
   84d20:	6043      	str	r3, [r0, #4]
   84d22:	4770      	bx	lr

00084d24 <dmac_channel_enable>:
 * \param p_dmac Pointer to a DMAC peripheral instance.
 * \param ul_num Channel number.
 */
void dmac_channel_enable(Dmac *p_dmac, uint32_t ul_num)
{
	p_dmac->DMAC_CHER = DMAC_CHER_ENA0 << ul_num;
   84d24:	f04f 0301 	mov.w	r3, #1
   84d28:	fa03 f101 	lsl.w	r1, r3, r1
   84d2c:	6281      	str	r1, [r0, #40]	; 0x28
   84d2e:	4770      	bx	lr

00084d30 <dmac_channel_disable>:
 * \param p_dmac Pointer to a DMAC peripheral instance.
 * \param ul_num Channel number.
 */
void dmac_channel_disable(Dmac *p_dmac, uint32_t ul_num)
{
	p_dmac->DMAC_CHDR = DMAC_CHDR_DIS0 << ul_num;
   84d30:	f04f 0301 	mov.w	r3, #1
   84d34:	fa03 f101 	lsl.w	r1, r3, r1
   84d38:	62c1      	str	r1, [r0, #44]	; 0x2c
   84d3a:	4770      	bx	lr

00084d3c <dmac_channel_set_source_addr>:
 * \note This register must be aligned with the source transfer width.
 */
void dmac_channel_set_source_addr(Dmac *p_dmac,
		uint32_t ul_num, uint32_t ul_addr)
{
	p_dmac->DMAC_CH_NUM[ul_num].DMAC_SADDR = ul_addr;
   84d3c:	eb01 0181 	add.w	r1, r1, r1, lsl #2
   84d40:	eb00 00c1 	add.w	r0, r0, r1, lsl #3
   84d44:	63c2      	str	r2, [r0, #60]	; 0x3c
   84d46:	4770      	bx	lr

00084d48 <dmac_channel_set_destination_addr>:
 * \note This register must be aligned with the source transfer width.
 */
void dmac_channel_set_destination_addr(Dmac *p_dmac, uint32_t ul_num,
		uint32_t ul_addr)
{
	p_dmac->DMAC_CH_NUM[ul_num].DMAC_DADDR = ul_addr;
   84d48:	eb01 0181 	add.w	r1, r1, r1, lsl #2
   84d4c:	eb00 00c1 	add.w	r0, r0, r1, lsl #3
   84d50:	6402      	str	r2, [r0, #64]	; 0x40
   84d52:	4770      	bx	lr

00084d54 <dmac_channel_set_descriptor_addr>:
 * \param ul_desc     Descriptor address.
 */
void dmac_channel_set_descriptor_addr(Dmac *p_dmac,
		uint32_t ul_num, uint32_t ul_desc)
{
	p_dmac->DMAC_CH_NUM[ul_num].DMAC_DSCR = ul_desc;
   84d54:	eb01 0181 	add.w	r1, r1, r1, lsl #2
   84d58:	eb00 00c1 	add.w	r0, r0, r1, lsl #3
   84d5c:	6442      	str	r2, [r0, #68]	; 0x44
   84d5e:	4770      	bx	lr

00084d60 <dmac_channel_set_ctrlA>:
 * \param ul_num      Channel number.
 * \param ul_ctrlA    Configuration of control A register.
 */
void dmac_channel_set_ctrlA(Dmac *p_dmac, uint32_t ul_num, uint32_t ul_ctrlA)
{
	p_dmac->DMAC_CH_NUM[ul_num].DMAC_CTRLA = ul_ctrlA;
   84d60:	eb01 0181 	add.w	r1, r1, r1, lsl #2
   84d64:	eb00 00c1 	add.w	r0, r0, r1, lsl #3
   84d68:	6482      	str	r2, [r0, #72]	; 0x48
   84d6a:	4770      	bx	lr

00084d6c <dmac_channel_set_ctrlB>:
 * \param ul_num      Channel number.
 * \param ul_ctrlB    Configuration of control B register.
 */
void dmac_channel_set_ctrlB(Dmac *p_dmac, uint32_t ul_num, uint32_t ul_ctrlB)
{
	p_dmac->DMAC_CH_NUM[ul_num].DMAC_CTRLB = ul_ctrlB;
   84d6c:	eb01 0181 	add.w	r1, r1, r1, lsl #2
   84d70:	eb00 00c1 	add.w	r0, r0, r1, lsl #3
   84d74:	64c2      	str	r2, [r0, #76]	; 0x4c
   84d76:	4770      	bx	lr

00084d78 <dmac_channel_set_configuration>:
 * \param ul_cfg      Configuration of CFG register.
 */
void dmac_channel_set_configuration(Dmac *p_dmac, uint32_t ul_num,
		uint32_t ul_cfg)
{
	p_dmac->DMAC_CH_NUM[ul_num].DMAC_CFG = ul_cfg;
   84d78:	eb01 0181 	add.w	r1, r1, r1, lsl #2
   84d7c:	eb00 00c1 	add.w	r0, r0, r1, lsl #3
   84d80:	6502      	str	r2, [r0, #80]	; 0x50
   84d82:	4770      	bx	lr

00084d84 <dmac_channel_single_buf_transfer_init>:
 * \param ul_num      Channel number.
 * \param p_desc      Pointer to a transfer descriptor.
 */
void dmac_channel_single_buf_transfer_init(Dmac *p_dmac,
		uint32_t ul_num, dma_transfer_descriptor_t *p_desc)
{
   84d84:	b570      	push	{r4, r5, r6, lr}
   84d86:	4604      	mov	r4, r0
   84d88:	460e      	mov	r6, r1
   84d8a:	4615      	mov	r5, r2
	/* Clear any pending interrupts */
	p_dmac->DMAC_EBCISR;
   84d8c:	6a43      	ldr	r3, [r0, #36]	; 0x24

	dmac_channel_set_source_addr(p_dmac, ul_num, p_desc->ul_source_addr);
   84d8e:	6812      	ldr	r2, [r2, #0]
   84d90:	f644 533d 	movw	r3, #19773	; 0x4d3d
   84d94:	f2c0 0308 	movt	r3, #8
   84d98:	4798      	blx	r3
	dmac_channel_set_destination_addr(p_dmac, ul_num,
   84d9a:	4620      	mov	r0, r4
   84d9c:	4631      	mov	r1, r6
   84d9e:	686a      	ldr	r2, [r5, #4]
   84da0:	f644 5349 	movw	r3, #19785	; 0x4d49
   84da4:	f2c0 0308 	movt	r3, #8
   84da8:	4798      	blx	r3
			p_desc->ul_destination_addr);
	dmac_channel_set_descriptor_addr(p_dmac, ul_num, 0);
   84daa:	4620      	mov	r0, r4
   84dac:	4631      	mov	r1, r6
   84dae:	f04f 0200 	mov.w	r2, #0
   84db2:	f644 5355 	movw	r3, #19797	; 0x4d55
   84db6:	f2c0 0308 	movt	r3, #8
   84dba:	4798      	blx	r3
	dmac_channel_set_ctrlA(p_dmac, ul_num, p_desc->ul_ctrlA);
   84dbc:	4620      	mov	r0, r4
   84dbe:	4631      	mov	r1, r6
   84dc0:	68aa      	ldr	r2, [r5, #8]
   84dc2:	f644 5361 	movw	r3, #19809	; 0x4d61
   84dc6:	f2c0 0308 	movt	r3, #8
   84dca:	4798      	blx	r3
	dmac_channel_set_ctrlB(p_dmac, ul_num, p_desc->ul_ctrlB);
   84dcc:	4620      	mov	r0, r4
   84dce:	4631      	mov	r1, r6
   84dd0:	68ea      	ldr	r2, [r5, #12]
   84dd2:	f644 536d 	movw	r3, #19821	; 0x4d6d
   84dd6:	f2c0 0308 	movt	r3, #8
   84dda:	4798      	blx	r3
   84ddc:	bd70      	pop	{r4, r5, r6, pc}
   84dde:	bf00      	nop

00084de0 <sysclk_enable_usb>:
 *
 * \param pll_id Source of the USB clock.
 * \param div Actual clock divisor. Must be superior to 0.
 */
void sysclk_enable_usb(void)
{
   84de0:	b508      	push	{r3, lr}
	}
#endif

	if (CONFIG_USBCLK_SOURCE == USBCLK_SRC_UPLL) {

		pmc_enable_upll_clock();
   84de2:	f247 43b5 	movw	r3, #29877	; 0x74b5
   84de6:	f2c0 0308 	movt	r3, #8
   84dea:	4798      	blx	r3
		pmc_switch_udpck_to_upllck(CONFIG_USBCLK_DIV - 1);
   84dec:	f04f 0000 	mov.w	r0, #0
   84df0:	f247 5159 	movw	r1, #30041	; 0x7559
   84df4:	f2c0 0108 	movt	r1, #8
   84df8:	4788      	blx	r1
		pmc_enable_udpck();
   84dfa:	f247 5071 	movw	r0, #30065	; 0x7571
   84dfe:	f2c0 0008 	movt	r0, #8
   84e02:	4780      	blx	r0
   84e04:	bd08      	pop	{r3, pc}
   84e06:	bf00      	nop

00084e08 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
   84e08:	b510      	push	{r4, lr}
	struct pll_config pllcfg;

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
   84e0a:	f44f 403d 	mov.w	r0, #48384	; 0xbd00
   84e0e:	f2c0 5001 	movt	r0, #1281	; 0x501
   84e12:	f649 0359 	movw	r3, #39001	; 0x9859
   84e16:	f2c0 0308 	movt	r3, #8
   84e1a:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
   84e1c:	f04f 0000 	mov.w	r0, #0
   84e20:	f04f 013e 	mov.w	r1, #62	; 0x3e
   84e24:	f247 4215 	movw	r2, #29717	; 0x7415
   84e28:	f2c0 0208 	movt	r2, #8
   84e2c:	4790      	blx	r2
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
   84e2e:	f247 4485 	movw	r4, #29829	; 0x7485
   84e32:	f2c0 0408 	movt	r4, #8
   84e36:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
   84e38:	2800      	cmp	r0, #0
   84e3a:	d0fc      	beq.n	84e36 <sysclk_init+0x2e>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
   84e3c:	f247 4095 	movw	r0, #29845	; 0x7495
   84e40:	f2c0 0008 	movt	r0, #8
   84e44:	4780      	blx	r0
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
   84e46:	f44f 61c0 	mov.w	r1, #1536	; 0x600
   84e4a:	f2c4 010e 	movt	r1, #16398	; 0x400e
   84e4e:	f643 7301 	movw	r3, #16129	; 0x3f01
   84e52:	f2c2 030d 	movt	r3, #8205	; 0x200d
   84e56:	628b      	str	r3, [r1, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		return pmc_is_locked_pllack();
   84e58:	f247 44a5 	movw	r4, #29861	; 0x74a5
   84e5c:	f2c0 0408 	movt	r4, #8
   84e60:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
   84e62:	2800      	cmp	r0, #0
   84e64:	d0fc      	beq.n	84e60 <sysclk_init+0x58>
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
   84e66:	f04f 0010 	mov.w	r0, #16
   84e6a:	f247 3275 	movw	r2, #29557	; 0x7375
   84e6e:	f2c0 0208 	movt	r2, #8
   84e72:	4790      	blx	r2
		pll_wait_for_lock(1);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
   84e74:	f249 6091 	movw	r0, #38545	; 0x9691
   84e78:	f2c0 0008 	movt	r0, #8
   84e7c:	4780      	blx	r0
   84e7e:	bd10      	pop	{r4, pc}

00084e80 <get_nb_lun>:

  return nb_lun;
#else
  return MAX_LUN;
#endif
}
   84e80:	f04f 0001 	mov.w	r0, #1
   84e84:	4770      	bx	lr
   84e86:	bf00      	nop

00084e88 <mem_test_unit_ready>:
  return LUN_ID_0;
}


Ctrl_status mem_test_unit_ready(U8 lun)
{
   84e88:	b508      	push	{r3, lr}
  Ctrl_status status;

  if (!Ctrl_access_lock()) return CTRL_FAIL;

  status =
   84e8a:	b928      	cbnz	r0, 84e98 <mem_test_unit_ready+0x10>
   84e8c:	f244 0325 	movw	r3, #16421	; 0x4025
   84e90:	f2c0 0308 	movt	r3, #8
   84e94:	4798      	blx	r3
   84e96:	bd08      	pop	{r3, pc}
   84e98:	f04f 0001 	mov.w	r0, #1
#endif

  Ctrl_access_unlock();

  return status;
}
   84e9c:	bd08      	pop	{r3, pc}
   84e9e:	bf00      	nop

00084ea0 <mem_read_capacity>:


Ctrl_status mem_read_capacity(U8 lun, U32 *u32_nb_sector)
{
   84ea0:	b508      	push	{r3, lr}
  Ctrl_status status;

  if (!Ctrl_access_lock()) return CTRL_FAIL;

  status =
   84ea2:	b930      	cbnz	r0, 84eb2 <mem_read_capacity+0x12>
   84ea4:	4608      	mov	r0, r1
   84ea6:	f244 0361 	movw	r3, #16481	; 0x4061
   84eaa:	f2c0 0308 	movt	r3, #8
   84eae:	4798      	blx	r3
   84eb0:	bd08      	pop	{r3, pc}
   84eb2:	f04f 0001 	mov.w	r0, #1
#endif

  Ctrl_access_unlock();

  return status;
}
   84eb6:	bd08      	pop	{r3, pc}

00084eb8 <mem_unload>:

  unloaded =
#if MAX_LUN
          (lun < MAX_LUN) ?
              (lun_desc[lun].unload ?
                  lun_desc[lun].unload(unload) : !unload) :
   84eb8:	b910      	cbnz	r0, 84ec0 <mem_unload+0x8>
              Lun_usb_unload(lun - LUN_ID_USB, unload);
# else
              !unload; /* Can not unload: load success, unload fail */
# endif
#else
              false; /* No mem, unload/load fail */
   84eba:	f081 0001 	eor.w	r0, r1, #1
   84ebe:	4770      	bx	lr

  unloaded =
#if MAX_LUN
          (lun < MAX_LUN) ?
              (lun_desc[lun].unload ?
                  lun_desc[lun].unload(unload) : !unload) :
   84ec0:	f04f 0000 	mov.w	r0, #0
#endif

  Ctrl_access_unlock();

  return unloaded;
}
   84ec4:	4770      	bx	lr
   84ec6:	bf00      	nop

00084ec8 <mem_wr_protect>:

bool mem_wr_protect(U8 lun)
{
   84ec8:	b508      	push	{r3, lr}

  if (!Ctrl_access_lock()) return true;

  wr_protect =
#if MAX_LUN
             (lun < MAX_LUN) ? lun_desc[lun].wr_protect() :
   84eca:	b928      	cbnz	r0, 84ed8 <mem_wr_protect+0x10>
   84ecc:	f244 0385 	movw	r3, #16517	; 0x4085
   84ed0:	f2c0 0308 	movt	r3, #8
   84ed4:	4798      	blx	r3
   84ed6:	bd08      	pop	{r3, pc}
   84ed8:	f04f 0001 	mov.w	r0, #1
#endif

  Ctrl_access_unlock();

  return wr_protect;
}
   84edc:	bd08      	pop	{r3, pc}
   84ede:	bf00      	nop

00084ee0 <mem_removal>:


bool mem_removal(U8 lun)
{
   84ee0:	b508      	push	{r3, lr}

  if (!Ctrl_access_lock()) return true;

  removal =
#if MAX_LUN
          (lun < MAX_LUN) ? lun_desc[lun].removal() :
   84ee2:	b928      	cbnz	r0, 84ef0 <mem_removal+0x10>
   84ee4:	f244 03a1 	movw	r3, #16545	; 0x40a1
   84ee8:	f2c0 0308 	movt	r3, #8
   84eec:	4798      	blx	r3
   84eee:	bd08      	pop	{r3, pc}
   84ef0:	f04f 0001 	mov.w	r0, #1
#endif

  Ctrl_access_unlock();

  return removal;
}
   84ef4:	bd08      	pop	{r3, pc}
   84ef6:	bf00      	nop

00084ef8 <mem_name>:
#if MAX_LUN==0
  UNUSED(lun);
#endif
  return
#if MAX_LUN
       (lun < MAX_LUN) ? lun_desc[lun].name :
   84ef8:	b920      	cbnz	r0, 84f04 <mem_name+0xc>
   84efa:	f64c 5070 	movw	r0, #52592	; 0xcd70
   84efe:	f2c0 0008 	movt	r0, #8
   84f02:	4770      	bx	lr
   84f04:	f04f 0000 	mov.w	r0, #0
#if LUN_USB == ENABLE
                           LUN_USB_NAME;
#else
                           NULL;
#endif
}
   84f08:	4770      	bx	lr
   84f0a:	bf00      	nop

00084f0c <memory_2_usb>:
 */
//! @{


Ctrl_status memory_2_usb(U8 lun, U32 addr, U16 nb_sector)
{
   84f0c:	b508      	push	{r3, lr}
  Ctrl_status status;

  if (!Ctrl_access_lock()) return CTRL_FAIL;

  memory_start_read_action(nb_sector);
  status =
   84f0e:	b938      	cbnz	r0, 84f20 <memory_2_usb+0x14>
   84f10:	4608      	mov	r0, r1
   84f12:	4611      	mov	r1, r2
   84f14:	f244 136d 	movw	r3, #16749	; 0x416d
   84f18:	f2c0 0308 	movt	r3, #8
   84f1c:	4798      	blx	r3
   84f1e:	bd08      	pop	{r3, pc}
   84f20:	f04f 0001 	mov.w	r0, #1
  memory_stop_read_action();

  Ctrl_access_unlock();

  return status;
}
   84f24:	bd08      	pop	{r3, pc}
   84f26:	bf00      	nop

00084f28 <usb_2_memory>:


Ctrl_status usb_2_memory(U8 lun, U32 addr, U16 nb_sector)
{
   84f28:	b508      	push	{r3, lr}
  Ctrl_status status;

  if (!Ctrl_access_lock()) return CTRL_FAIL;

  memory_start_write_action(nb_sector);
  status =
   84f2a:	b938      	cbnz	r0, 84f3c <usb_2_memory+0x14>
   84f2c:	4608      	mov	r0, r1
   84f2e:	4611      	mov	r1, r2
   84f30:	f244 2339 	movw	r3, #16953	; 0x4239
   84f34:	f2c0 0308 	movt	r3, #8
   84f38:	4798      	blx	r3
   84f3a:	bd08      	pop	{r3, pc}
   84f3c:	f04f 0001 	mov.w	r0, #1
  memory_stop_write_action();

  Ctrl_access_unlock();

  return status;
}
   84f40:	bd08      	pop	{r3, pc}
   84f42:	bf00      	nop

00084f44 <udi_cdc_comm_disable>:
}

void udi_cdc_comm_disable(void)
{
	Assert(udi_cdc_nb_comm_enabled != 0);
	udi_cdc_nb_comm_enabled--;
   84f44:	f241 037c 	movw	r3, #4220	; 0x107c
   84f48:	f2c2 0307 	movt	r3, #8199	; 0x2007
   84f4c:	781a      	ldrb	r2, [r3, #0]
   84f4e:	f102 30ff 	add.w	r0, r2, #4294967295
   84f52:	b2c1      	uxtb	r1, r0
   84f54:	7019      	strb	r1, [r3, #0]
   84f56:	4770      	bx	lr

00084f58 <udi_cdc_data_setup>:
}

bool udi_cdc_data_setup(void)
{
	return false;  // request Not supported
}
   84f58:	f04f 0000 	mov.w	r0, #0
   84f5c:	4770      	bx	lr
   84f5e:	bf00      	nop

00084f60 <udi_cdc_getsetting>:

uint8_t udi_cdc_getsetting(void)
{
	return 0;      // CDC don't have multiple alternate setting
}
   84f60:	f04f 0000 	mov.w	r0, #0
   84f64:	4770      	bx	lr
   84f66:	bf00      	nop

00084f68 <udi_cdc_line_coding_received>:
	}
	return port;
}

static void udi_cdc_line_coding_received(void)
{
   84f68:	4770      	bx	lr
   84f6a:	bf00      	nop

00084f6c <udi_cdc_tx_send>:
	udi_cdc_tx_send(port);
}


static void udi_cdc_tx_send(uint8_t port)
{
   84f6c:	b530      	push	{r4, r5, lr}
   84f6e:	b083      	sub	sp, #12

#if UDI_CDC_PORT_NB == 1 // To optimize code
	port = 0;
#endif

	if (udi_cdc_tx_trans_ongoing[port]) {
   84f70:	f241 0390 	movw	r3, #4240	; 0x1090
   84f74:	f2c2 0307 	movt	r3, #8199	; 0x2007
   84f78:	7818      	ldrb	r0, [r3, #0]
   84f7a:	2800      	cmp	r0, #0
   84f7c:	f040 80df 	bne.w	8513e <udi_cdc_tx_send+0x1d2>
		return; // Already on going or wait next SOF to send next data
	}
	if (udd_is_high_speed()) {
   84f80:	f648 11f1 	movw	r1, #35313	; 0x89f1
   84f84:	f2c0 0108 	movt	r1, #8
   84f88:	4788      	blx	r1
   84f8a:	b160      	cbz	r0, 84fa6 <udi_cdc_tx_send+0x3a>
		if (udi_cdc_tx_sof_num[port] == udd_get_micro_frame_number()) {
   84f8c:	f241 0484 	movw	r4, #4228	; 0x1084
   84f90:	f2c2 0407 	movt	r4, #8199	; 0x2007
   84f94:	8824      	ldrh	r4, [r4, #0]
   84f96:	f648 2055 	movw	r0, #35413	; 0x8a55
   84f9a:	f2c0 0008 	movt	r0, #8
   84f9e:	4780      	blx	r0
   84fa0:	4284      	cmp	r4, r0
   84fa2:	d10d      	bne.n	84fc0 <udi_cdc_tx_send+0x54>
   84fa4:	e0cb      	b.n	8513e <udi_cdc_tx_send+0x1d2>
			return; // Wait next SOF to send next data
		}
	}else{
		if (udi_cdc_tx_sof_num[port] == udd_get_frame_number()) {
   84fa6:	f241 0284 	movw	r2, #4228	; 0x1084
   84faa:	f2c2 0207 	movt	r2, #8199	; 0x2007
   84fae:	8814      	ldrh	r4, [r2, #0]
   84fb0:	f648 2345 	movw	r3, #35397	; 0x8a45
   84fb4:	f2c0 0308 	movt	r3, #8
   84fb8:	4798      	blx	r3
   84fba:	4284      	cmp	r4, r0
   84fbc:	f000 80bf 	beq.w	8513e <udi_cdc_tx_send+0x1d2>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
   84fc0:	f3ef 8510 	mrs	r5, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = cpu_irq_is_enabled();
   84fc4:	f1d5 0501 	rsbs	r5, r5, #1
   84fc8:	bf38      	it	cc
   84fca:	2500      	movcc	r5, #0
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
   84fcc:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
   84fce:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
   84fd2:	f240 2198 	movw	r1, #664	; 0x298
   84fd6:	f2c2 0107 	movt	r1, #8199	; 0x2007
   84fda:	f04f 0200 	mov.w	r2, #0
   84fde:	700a      	strb	r2, [r1, #0]
			return; // Wait next SOF to send next data
		}
	}

	flags = cpu_irq_save(); // to protect udi_cdc_tx_buf_sel
	buf_sel_trans = udi_cdc_tx_buf_sel[port];
   84fe0:	f640 4370 	movw	r3, #3184	; 0xc70
   84fe4:	f2c2 0307 	movt	r3, #8199	; 0x2007
   84fe8:	781c      	ldrb	r4, [r3, #0]
	if (udi_cdc_tx_buf_nb[port][buf_sel_trans] == 0) {
   84fea:	f640 4074 	movw	r0, #3188	; 0xc74
   84fee:	f2c2 0007 	movt	r0, #8199	; 0x2007
   84ff2:	f830 1014 	ldrh.w	r1, [r0, r4, lsl #1]
   84ff6:	bb79      	cbnz	r1, 85058 <udi_cdc_tx_send+0xec>
		sof_zlp_counter++;
   84ff8:	f640 436c 	movw	r3, #3180	; 0xc6c
   84ffc:	f2c2 0307 	movt	r3, #8199	; 0x2007
   85000:	881a      	ldrh	r2, [r3, #0]
   85002:	f102 0201 	add.w	r2, r2, #1
   85006:	801a      	strh	r2, [r3, #0]
		if (((!udd_is_high_speed()) && (sof_zlp_counter < 100))
   85008:	f648 10f1 	movw	r0, #35313	; 0x89f1
   8500c:	f2c0 0008 	movt	r0, #8
   85010:	4780      	blx	r0
   85012:	b930      	cbnz	r0, 85022 <udi_cdc_tx_send+0xb6>
   85014:	f640 416c 	movw	r1, #3180	; 0xc6c
   85018:	f2c2 0107 	movt	r1, #8199	; 0x2007
   8501c:	880b      	ldrh	r3, [r1, #0]
   8501e:	2b63      	cmp	r3, #99	; 0x63
   85020:	d90d      	bls.n	8503e <udi_cdc_tx_send+0xd2>
				|| (udd_is_high_speed() && (sof_zlp_counter < 800))) {
   85022:	f648 12f1 	movw	r2, #35313	; 0x89f1
   85026:	f2c0 0208 	movt	r2, #8
   8502a:	4790      	blx	r2
   8502c:	b1a0      	cbz	r0, 85058 <udi_cdc_tx_send+0xec>
   8502e:	f640 406c 	movw	r0, #3180	; 0xc6c
   85032:	f2c2 0007 	movt	r0, #8199	; 0x2007
   85036:	8801      	ldrh	r1, [r0, #0]
   85038:	f5b1 7f48 	cmp.w	r1, #800	; 0x320
   8503c:	d20c      	bcs.n	85058 <udi_cdc_tx_send+0xec>
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
   8503e:	2d00      	cmp	r5, #0
   85040:	d07d      	beq.n	8513e <udi_cdc_tx_send+0x1d2>
		cpu_irq_enable();
   85042:	f240 2398 	movw	r3, #664	; 0x298
   85046:	f2c2 0307 	movt	r3, #8199	; 0x2007
   8504a:	f04f 0201 	mov.w	r2, #1
   8504e:	701a      	strb	r2, [r3, #0]
   85050:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
   85054:	b662      	cpsie	i
   85056:	e072      	b.n	8513e <udi_cdc_tx_send+0x1d2>
			cpu_irq_restore(flags);
			return;
		}
	}
	sof_zlp_counter = 0;
   85058:	f640 436c 	movw	r3, #3180	; 0xc6c
   8505c:	f2c2 0307 	movt	r3, #8199	; 0x2007
   85060:	f04f 0200 	mov.w	r2, #0
   85064:	801a      	strh	r2, [r3, #0]

	if (!udi_cdc_tx_both_buf_to_send[port]) {
   85066:	f241 40a4 	movw	r0, #5284	; 0x14a4
   8506a:	f2c2 0007 	movt	r0, #8199	; 0x2007
   8506e:	7801      	ldrb	r1, [r0, #0]
   85070:	b949      	cbnz	r1, 85086 <udi_cdc_tx_send+0x11a>
		// Send current Buffer
		// and switch the current buffer
		udi_cdc_tx_buf_sel[port] = (buf_sel_trans==0)?1:0;
   85072:	4294      	cmp	r4, r2
   85074:	bf14      	ite	ne
   85076:	2200      	movne	r2, #0
   85078:	2201      	moveq	r2, #1
   8507a:	f640 4370 	movw	r3, #3184	; 0xc70
   8507e:	f2c2 0307 	movt	r3, #8199	; 0x2007
   85082:	701a      	strb	r2, [r3, #0]
   85084:	e003      	b.n	8508e <udi_cdc_tx_send+0x122>
	}else{
		// Send the other Buffer
		// and no switch the current buffer
		buf_sel_trans = (buf_sel_trans==0)?1:0;
   85086:	f1d4 0401 	rsbs	r4, r4, #1
   8508a:	bf38      	it	cc
   8508c:	2400      	movcc	r4, #0
	}
	udi_cdc_tx_trans_ongoing[port] = true;
   8508e:	f241 0090 	movw	r0, #4240	; 0x1090
   85092:	f2c2 0007 	movt	r0, #8199	; 0x2007
   85096:	f04f 0201 	mov.w	r2, #1
   8509a:	7002      	strb	r2, [r0, #0]
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
   8509c:	b13d      	cbz	r5, 850ae <udi_cdc_tx_send+0x142>
		cpu_irq_enable();
   8509e:	f240 2598 	movw	r5, #664	; 0x298
   850a2:	f2c2 0507 	movt	r5, #8199	; 0x2007
   850a6:	702a      	strb	r2, [r5, #0]
   850a8:	f3bf 8f5f 	dmb	sy
   850ac:	b662      	cpsie	i
	cpu_irq_restore(flags);

	b_short_packet = (udi_cdc_tx_buf_nb[port][buf_sel_trans] != UDI_CDC_TX_BUFFERS);
   850ae:	4625      	mov	r5, r4
   850b0:	f640 4174 	movw	r1, #3188	; 0xc74
   850b4:	f2c2 0107 	movt	r1, #8199	; 0x2007
   850b8:	f831 4014 	ldrh.w	r4, [r1, r4, lsl #1]
   850bc:	f5b4 7400 	subs.w	r4, r4, #512	; 0x200
   850c0:	bf18      	it	ne
   850c2:	2401      	movne	r4, #1
	if (b_short_packet) {
   850c4:	b1dc      	cbz	r4, 850fe <udi_cdc_tx_send+0x192>
		if (udd_is_high_speed()) {
   850c6:	f648 12f1 	movw	r2, #35313	; 0x89f1
   850ca:	f2c0 0208 	movt	r2, #8
   850ce:	4790      	blx	r2
   850d0:	b150      	cbz	r0, 850e8 <udi_cdc_tx_send+0x17c>
			udi_cdc_tx_sof_num[port] = udd_get_micro_frame_number();
   850d2:	f648 2055 	movw	r0, #35413	; 0x8a55
   850d6:	f2c0 0008 	movt	r0, #8
   850da:	4780      	blx	r0
   850dc:	f241 0284 	movw	r2, #4228	; 0x1084
   850e0:	f2c2 0207 	movt	r2, #8199	; 0x2007
   850e4:	8010      	strh	r0, [r2, #0]
   850e6:	e011      	b.n	8510c <udi_cdc_tx_send+0x1a0>
		}else{
			udi_cdc_tx_sof_num[port] = udd_get_frame_number();
   850e8:	f648 2145 	movw	r1, #35397	; 0x8a45
   850ec:	f2c0 0108 	movt	r1, #8
   850f0:	4788      	blx	r1
   850f2:	f241 0384 	movw	r3, #4228	; 0x1084
   850f6:	f2c2 0307 	movt	r3, #8199	; 0x2007
   850fa:	8018      	strh	r0, [r3, #0]
   850fc:	e006      	b.n	8510c <udi_cdc_tx_send+0x1a0>
		}
	}else{
		udi_cdc_tx_sof_num[port] = 0; // Force next transfer without wait SOF
   850fe:	f241 0384 	movw	r3, #4228	; 0x1084
   85102:	f2c2 0307 	movt	r3, #8199	; 0x2007
   85106:	f04f 0000 	mov.w	r0, #0
   8510a:	8018      	strh	r0, [r3, #0]
		break;
	}
	udd_ep_run( ep,
			b_short_packet,
			udi_cdc_tx_buf[port][buf_sel_trans],
			udi_cdc_tx_buf_nb[port][buf_sel_trans],
   8510c:	f640 4174 	movw	r1, #3188	; 0xc74
   85110:	f2c2 0107 	movt	r1, #8199	; 0x2007
#undef UDI_CDC_PORT_TO_DATA_EP_IN
	default:
		ep = UDI_CDC_DATA_EP_IN_0;
		break;
	}
	udd_ep_run( ep,
   85114:	f831 3015 	ldrh.w	r3, [r1, r5, lsl #1]
   85118:	f245 1059 	movw	r0, #20825	; 0x5159
   8511c:	f2c0 0008 	movt	r0, #8
   85120:	9000      	str	r0, [sp, #0]
   85122:	f04f 0084 	mov.w	r0, #132	; 0x84
   85126:	4621      	mov	r1, r4
   85128:	f640 4478 	movw	r4, #3192	; 0xc78
   8512c:	f2c2 0407 	movt	r4, #8199	; 0x2007
   85130:	eb04 2245 	add.w	r2, r4, r5, lsl #9
   85134:	f648 5411 	movw	r4, #36113	; 0x8d11
   85138:	f2c0 0408 	movt	r4, #8
   8513c:	47a0      	blx	r4
			b_short_packet,
			udi_cdc_tx_buf[port][buf_sel_trans],
			udi_cdc_tx_buf_nb[port][buf_sel_trans],
			udi_cdc_data_sent);
}
   8513e:	b003      	add	sp, #12
   85140:	bd30      	pop	{r4, r5, pc}
   85142:	bf00      	nop

00085144 <udi_cdc_data_sof_notify>:
{
	return 0;      // CDC don't have multiple alternate setting
}

void udi_cdc_data_sof_notify(void)
{
   85144:	b508      	push	{r3, lr}
	static uint8_t port_notify = 0;

	// A call of udi_cdc_data_sof_notify() is done for each port
	udi_cdc_tx_send(port_notify);
   85146:	f04f 0000 	mov.w	r0, #0
   8514a:	f644 736d 	movw	r3, #20333	; 0x4f6d
   8514e:	f2c0 0308 	movt	r3, #8
   85152:	4798      	blx	r3
   85154:	bd08      	pop	{r3, pc}
   85156:	bf00      	nop

00085158 <udi_cdc_data_sent>:
	udi_cdc_rx_start(port);
}


static void udi_cdc_data_sent(udd_ep_status_t status, iram_size_t n, udd_ep_id_t ep)
{
   85158:	b508      	push	{r3, lr}
	default:
		port = 0;
		break;
	}

	if (UDD_EP_TRANSFER_OK != status) {
   8515a:	b9e8      	cbnz	r0, 85198 <udi_cdc_data_sent+0x40>
		// Abort transfer
		return;
	}
	udi_cdc_tx_buf_nb[port][(udi_cdc_tx_buf_sel[port]==0)?1:0] = 0;
   8515c:	f640 4370 	movw	r3, #3184	; 0xc70
   85160:	f2c2 0307 	movt	r3, #8199	; 0x2007
   85164:	7819      	ldrb	r1, [r3, #0]
   85166:	f1d1 0101 	rsbs	r1, r1, #1
   8516a:	bf38      	it	cc
   8516c:	2100      	movcc	r1, #0
   8516e:	f640 4374 	movw	r3, #3188	; 0xc74
   85172:	f2c2 0307 	movt	r3, #8199	; 0x2007
   85176:	f823 0011 	strh.w	r0, [r3, r1, lsl #1]
	udi_cdc_tx_both_buf_to_send[port] = false;
   8517a:	f241 41a4 	movw	r1, #5284	; 0x14a4
   8517e:	f2c2 0107 	movt	r1, #8199	; 0x2007
   85182:	7008      	strb	r0, [r1, #0]
	udi_cdc_tx_trans_ongoing[port] = false;
   85184:	f241 0290 	movw	r2, #4240	; 0x1090
   85188:	f2c2 0207 	movt	r2, #8199	; 0x2007
   8518c:	7010      	strb	r0, [r2, #0]

	if (n != 0) {
		UDI_CDC_TX_EMPTY_NOTIFY(port);
	}
	udi_cdc_tx_send(port);
   8518e:	f644 736d 	movw	r3, #20333	; 0x4f6d
   85192:	f2c0 0308 	movt	r3, #8
   85196:	4798      	blx	r3
   85198:	bd08      	pop	{r3, pc}
   8519a:	bf00      	nop

0008519c <udi_cdc_comm_setup>:
	UDI_CDC_DISABLE_EXT(port);
	udi_cdc_data_running = false;
}

bool udi_cdc_comm_setup(void)
{
   8519c:	b508      	push	{r3, lr}
	uint8_t port = udi_cdc_setup_to_port();

	if (Udd_setup_is_in()) {
   8519e:	f641 431c 	movw	r3, #7196	; 0x1c1c
   851a2:	f2c2 0307 	movt	r3, #8199	; 0x2007
   851a6:	7818      	ldrb	r0, [r3, #0]
   851a8:	f010 0f80 	tst.w	r0, #128	; 0x80
   851ac:	d020      	beq.n	851f0 <udi_cdc_comm_setup+0x54>
		// GET Interface Requests
		if (Udd_setup_type() == USB_REQ_TYPE_CLASS) {
   851ae:	f000 0160 	and.w	r1, r0, #96	; 0x60
   851b2:	2920      	cmp	r1, #32
   851b4:	d156      	bne.n	85264 <udi_cdc_comm_setup+0xc8>
			// Requests Class Interface Get
			switch (udd_g_ctrlreq.req.bRequest) {
   851b6:	f641 421c 	movw	r2, #7196	; 0x1c1c
   851ba:	f2c2 0207 	movt	r2, #8199	; 0x2007
   851be:	7853      	ldrb	r3, [r2, #1]
   851c0:	2b21      	cmp	r3, #33	; 0x21
   851c2:	d152      	bne.n	8526a <udi_cdc_comm_setup+0xce>
			case USB_REQ_CDC_GET_LINE_CODING:
				// Get configuration of CDC line
				if (sizeof(usb_cdc_line_coding_t) !=
						udd_g_ctrlreq.req.wLength)
   851c4:	f641 401c 	movw	r0, #7196	; 0x1c1c
   851c8:	f2c2 0007 	movt	r0, #8199	; 0x2007
		if (Udd_setup_type() == USB_REQ_TYPE_CLASS) {
			// Requests Class Interface Get
			switch (udd_g_ctrlreq.req.bRequest) {
			case USB_REQ_CDC_GET_LINE_CODING:
				// Get configuration of CDC line
				if (sizeof(usb_cdc_line_coding_t) !=
   851cc:	88c1      	ldrh	r1, [r0, #6]
   851ce:	2907      	cmp	r1, #7
   851d0:	d14e      	bne.n	85270 <udi_cdc_comm_setup+0xd4>
						udd_g_ctrlreq.req.wLength)
					return false; // Error for USB host
				udd_g_ctrlreq.payload =
   851d2:	f641 431c 	movw	r3, #7196	; 0x1c1c
   851d6:	f2c2 0307 	movt	r3, #8199	; 0x2007
   851da:	f640 4264 	movw	r2, #3172	; 0xc64
   851de:	f2c2 0207 	movt	r2, #8199	; 0x2007
   851e2:	609a      	str	r2, [r3, #8]
						(uint8_t *) &
						udi_cdc_line_coding[port];
				udd_g_ctrlreq.payload_size =
   851e4:	f04f 0007 	mov.w	r0, #7
   851e8:	8198      	strh	r0, [r3, #12]
						sizeof(usb_cdc_line_coding_t);
				return true;
   851ea:	f04f 0001 	mov.w	r0, #1
   851ee:	bd08      	pop	{r3, pc}
			}
		}
	}
	if (Udd_setup_is_out()) {
		// SET Interface Requests
		if (Udd_setup_type() == USB_REQ_TYPE_CLASS) {
   851f0:	f000 0160 	and.w	r1, r0, #96	; 0x60
   851f4:	2920      	cmp	r1, #32
   851f6:	d13e      	bne.n	85276 <udi_cdc_comm_setup+0xda>
			// Requests Class Interface Set
			switch (udd_g_ctrlreq.req.bRequest) {
   851f8:	f641 421c 	movw	r2, #7196	; 0x1c1c
   851fc:	f2c2 0207 	movt	r2, #8199	; 0x2007
   85200:	7853      	ldrb	r3, [r2, #1]
   85202:	2b20      	cmp	r3, #32
   85204:	d002      	beq.n	8520c <udi_cdc_comm_setup+0x70>
   85206:	2b22      	cmp	r3, #34	; 0x22
   85208:	d138      	bne.n	8527c <udi_cdc_comm_setup+0xe0>
   8520a:	e01a      	b.n	85242 <udi_cdc_comm_setup+0xa6>
			case USB_REQ_CDC_SET_LINE_CODING:
				// Change configuration of CDC line
				if (sizeof(usb_cdc_line_coding_t) !=
						udd_g_ctrlreq.req.wLength)
   8520c:	f641 431c 	movw	r3, #7196	; 0x1c1c
   85210:	f2c2 0307 	movt	r3, #8199	; 0x2007
		if (Udd_setup_type() == USB_REQ_TYPE_CLASS) {
			// Requests Class Interface Set
			switch (udd_g_ctrlreq.req.bRequest) {
			case USB_REQ_CDC_SET_LINE_CODING:
				// Change configuration of CDC line
				if (sizeof(usb_cdc_line_coding_t) !=
   85214:	88d8      	ldrh	r0, [r3, #6]
   85216:	2807      	cmp	r0, #7
   85218:	d133      	bne.n	85282 <udi_cdc_comm_setup+0xe6>
						udd_g_ctrlreq.req.wLength)
					return false; // Error for USB host
				udd_g_ctrlreq.callback =
   8521a:	f641 411c 	movw	r1, #7196	; 0x1c1c
   8521e:	f2c2 0107 	movt	r1, #8199	; 0x2007
   85222:	f644 7269 	movw	r2, #20329	; 0x4f69
   85226:	f2c0 0208 	movt	r2, #8
   8522a:	610a      	str	r2, [r1, #16]
						udi_cdc_line_coding_received;
				udd_g_ctrlreq.payload =
   8522c:	f640 4364 	movw	r3, #3172	; 0xc64
   85230:	f2c2 0307 	movt	r3, #8199	; 0x2007
   85234:	608b      	str	r3, [r1, #8]
						(uint8_t *) &
						udi_cdc_line_coding[port];
				udd_g_ctrlreq.payload_size =
   85236:	f04f 0007 	mov.w	r0, #7
   8523a:	8188      	strh	r0, [r1, #12]
						sizeof(usb_cdc_line_coding_t);
				return true;
   8523c:	f04f 0001 	mov.w	r0, #1
   85240:	bd08      	pop	{r3, pc}
			case USB_REQ_CDC_SET_CONTROL_LINE_STATE:
				// According cdc spec 1.1 chapter 6.2.14
				UDI_CDC_SET_DTR_EXT(port, (0 !=
   85242:	f641 401c 	movw	r0, #7196	; 0x1c1c
   85246:	f2c2 0007 	movt	r0, #8199	; 0x2007
   8524a:	7881      	ldrb	r1, [r0, #2]
   8524c:	f04f 0000 	mov.w	r0, #0
   85250:	f001 0101 	and.w	r1, r1, #1
   85254:	f644 126d 	movw	r2, #18797	; 0x496d
   85258:	f2c0 0208 	movt	r2, #8
   8525c:	4790      	blx	r2
						(udd_g_ctrlreq.req.wValue
						 & CDC_CTRL_SIGNAL_DTE_PRESENT)));
				UDI_CDC_SET_RTS_EXT(port, (0 !=
						(udd_g_ctrlreq.req.wValue
						 & CDC_CTRL_SIGNAL_ACTIVATE_CARRIER)));
				return true;
   8525e:	f04f 0001 	mov.w	r0, #1
   85262:	bd08      	pop	{r3, pc}
			}
		}
	}
	return false;  // request Not supported
   85264:	f04f 0000 	mov.w	r0, #0
   85268:	bd08      	pop	{r3, pc}
   8526a:	f04f 0000 	mov.w	r0, #0
   8526e:	bd08      	pop	{r3, pc}
			switch (udd_g_ctrlreq.req.bRequest) {
			case USB_REQ_CDC_GET_LINE_CODING:
				// Get configuration of CDC line
				if (sizeof(usb_cdc_line_coding_t) !=
						udd_g_ctrlreq.req.wLength)
					return false; // Error for USB host
   85270:	f04f 0000 	mov.w	r0, #0
   85274:	bd08      	pop	{r3, pc}
						 & CDC_CTRL_SIGNAL_ACTIVATE_CARRIER)));
				return true;
			}
		}
	}
	return false;  // request Not supported
   85276:	f04f 0000 	mov.w	r0, #0
   8527a:	bd08      	pop	{r3, pc}
   8527c:	f04f 0000 	mov.w	r0, #0
   85280:	bd08      	pop	{r3, pc}
			switch (udd_g_ctrlreq.req.bRequest) {
			case USB_REQ_CDC_SET_LINE_CODING:
				// Change configuration of CDC line
				if (sizeof(usb_cdc_line_coding_t) !=
						udd_g_ctrlreq.req.wLength)
					return false; // Error for USB host
   85282:	f04f 0000 	mov.w	r0, #0
				return true;
			}
		}
	}
	return false;  // request Not supported
}
   85286:	bd08      	pop	{r3, pc}

00085288 <udi_cdc_data_disable>:
	Assert(udi_cdc_nb_comm_enabled != 0);
	udi_cdc_nb_comm_enabled--;
}

void udi_cdc_data_disable(void)
{
   85288:	b508      	push	{r3, lr}
	uint8_t port;
	UNUSED(port);

	Assert(udi_cdc_nb_data_enabled != 0);
	udi_cdc_nb_data_enabled--;
   8528a:	f640 436e 	movw	r3, #3182	; 0xc6e
   8528e:	f2c2 0307 	movt	r3, #8199	; 0x2007
   85292:	781a      	ldrb	r2, [r3, #0]
   85294:	f102 30ff 	add.w	r0, r2, #4294967295
   85298:	b2c1      	uxtb	r1, r0
   8529a:	7019      	strb	r1, [r3, #0]
	port = udi_cdc_nb_data_enabled;
   8529c:	7818      	ldrb	r0, [r3, #0]
	UDI_CDC_DISABLE_EXT(port);
   8529e:	f649 137d 	movw	r3, #39293	; 0x997d
   852a2:	f2c0 0308 	movt	r3, #8
   852a6:	4798      	blx	r3
	udi_cdc_data_running = false;
   852a8:	f241 0088 	movw	r0, #4232	; 0x1088
   852ac:	f2c2 0007 	movt	r0, #8199	; 0x2007
   852b0:	f04f 0200 	mov.w	r2, #0
   852b4:	7002      	strb	r2, [r0, #0]
   852b6:	bd08      	pop	{r3, pc}

000852b8 <udi_cdc_comm_enable>:
static volatile bool udi_cdc_tx_both_buf_to_send[UDI_CDC_PORT_NB];

//@}

bool udi_cdc_comm_enable(void)
{
   852b8:	b508      	push	{r3, lr}
	uint8_t port;
	uint8_t iface_comm_num;

#if UDI_CDC_PORT_NB == 1 // To optimize code
	port = 0;
	udi_cdc_nb_comm_enabled = 0;
   852ba:	f04f 0000 	mov.w	r0, #0
   852be:	f241 037c 	movw	r3, #4220	; 0x107c
   852c2:	f2c2 0307 	movt	r3, #8199	; 0x2007
   852c6:	7018      	strb	r0, [r3, #0]
	}
	port = udi_cdc_nb_comm_enabled;
#endif

	// Initialize control signal management
	udi_cdc_state[port] = CPU_TO_LE16(0);
   852c8:	f241 41a8 	movw	r1, #5288	; 0x14a8
   852cc:	f2c2 0107 	movt	r1, #8199	; 0x2007
   852d0:	8008      	strh	r0, [r1, #0]

	uid_cdc_state_msg[port].header.bmRequestType =
   852d2:	f241 0394 	movw	r3, #4244	; 0x1094
   852d6:	f2c2 0307 	movt	r3, #8199	; 0x2007
   852da:	f04f 01a1 	mov.w	r1, #161	; 0xa1
   852de:	7019      	strb	r1, [r3, #0]
			USB_REQ_DIR_IN | USB_REQ_TYPE_CLASS |
			USB_REQ_RECIP_INTERFACE;
	uid_cdc_state_msg[port].header.bNotification = USB_REQ_CDC_NOTIFY_SERIAL_STATE;
   852e0:	f04f 0120 	mov.w	r1, #32
   852e4:	7059      	strb	r1, [r3, #1]
	uid_cdc_state_msg[port].header.wValue = LE16(0);
   852e6:	8058      	strh	r0, [r3, #2]
	default:
		iface_comm_num = UDI_CDC_COMM_IFACE_NUMBER_0;
		break;
	}

	uid_cdc_state_msg[port].header.wIndex = LE16(iface_comm_num);
   852e8:	8098      	strh	r0, [r3, #4]
	uid_cdc_state_msg[port].header.wLength = LE16(2);
   852ea:	f04f 0102 	mov.w	r1, #2
   852ee:	80d9      	strh	r1, [r3, #6]
	uid_cdc_state_msg[port].value = CPU_TO_LE16(0);
   852f0:	8118      	strh	r0, [r3, #8]

	udi_cdc_line_coding[port].dwDTERate = CPU_TO_LE32(UDI_CDC_DEFAULT_RATE);
   852f2:	f640 4364 	movw	r3, #3172	; 0xc64
   852f6:	f2c2 0307 	movt	r3, #8199	; 0x2007
   852fa:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
   852fe:	6019      	str	r1, [r3, #0]
	udi_cdc_line_coding[port].bCharFormat = UDI_CDC_DEFAULT_STOPBITS;
   85300:	7118      	strb	r0, [r3, #4]
	udi_cdc_line_coding[port].bParityType = UDI_CDC_DEFAULT_PARITY;
   85302:	7158      	strb	r0, [r3, #5]
	udi_cdc_line_coding[port].bDataBits = UDI_CDC_DEFAULT_DATABITS;
   85304:	f04f 0208 	mov.w	r2, #8
   85308:	719a      	strb	r2, [r3, #6]
	// Call application callback
	// to initialize memories or indicate that interface is enabled
	UDI_CDC_SET_CODING_EXT(port,(&udi_cdc_line_coding[port]));
	if (!UDI_CDC_ENABLE_EXT(port)) {
   8530a:	f649 136d 	movw	r3, #39277	; 0x996d
   8530e:	f2c0 0308 	movt	r3, #8
   85312:	4798      	blx	r3
   85314:	b158      	cbz	r0, 8532e <udi_cdc_comm_enable+0x76>
		return false;
	}
	udi_cdc_nb_comm_enabled++;
   85316:	f241 007c 	movw	r0, #4220	; 0x107c
   8531a:	f2c2 0007 	movt	r0, #8199	; 0x2007
   8531e:	7801      	ldrb	r1, [r0, #0]
   85320:	f101 0101 	add.w	r1, r1, #1
   85324:	b2ca      	uxtb	r2, r1
   85326:	7002      	strb	r2, [r0, #0]
	return true;
   85328:	f04f 0001 	mov.w	r0, #1
   8532c:	bd08      	pop	{r3, pc}
	udi_cdc_line_coding[port].bDataBits = UDI_CDC_DEFAULT_DATABITS;
	// Call application callback
	// to initialize memories or indicate that interface is enabled
	UDI_CDC_SET_CODING_EXT(port,(&udi_cdc_line_coding[port]));
	if (!UDI_CDC_ENABLE_EXT(port)) {
		return false;
   8532e:	f04f 0000 	mov.w	r0, #0
	}
	udi_cdc_nb_comm_enabled++;
	return true;
}
   85332:	bd08      	pop	{r3, pc}

00085334 <udi_cdc_multi_get_nb_received_data>:
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
   85334:	f3ef 8310 	mrs	r3, PRIMASK
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
   85338:	b672      	cpsid	i
   8533a:	f3bf 8f5f 	dmb	sy
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = cpu_irq_is_enabled();
	cpu_irq_disable();
   8533e:	f240 2298 	movw	r2, #664	; 0x298
   85342:	f2c2 0207 	movt	r2, #8199	; 0x2007
   85346:	f04f 0100 	mov.w	r1, #0
   8534a:	7011      	strb	r1, [r2, #0]

#if UDI_CDC_PORT_NB == 1 // To optimize code
	port = 0;
#endif
	flags = cpu_irq_save();
	pos = udi_cdc_rx_pos[port];
   8534c:	f241 0080 	movw	r0, #4224	; 0x1080
   85350:	f2c2 0007 	movt	r0, #8199	; 0x2007
   85354:	8802      	ldrh	r2, [r0, #0]
   85356:	b290      	uxth	r0, r2
	nb_received = udi_cdc_rx_buf_nb[port][udi_cdc_rx_buf_sel[port]] - pos;
   85358:	f241 018c 	movw	r1, #4236	; 0x108c
   8535c:	f2c2 0107 	movt	r1, #8199	; 0x2007
   85360:	7809      	ldrb	r1, [r1, #0]
   85362:	f241 0278 	movw	r2, #4216	; 0x1078
   85366:	f2c2 0207 	movt	r2, #8199	; 0x2007
   8536a:	f832 1011 	ldrh.w	r1, [r2, r1, lsl #1]
   8536e:	1a08      	subs	r0, r1, r0
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
   85370:	b94b      	cbnz	r3, 85386 <udi_cdc_multi_get_nb_received_data+0x52>
		cpu_irq_enable();
   85372:	f240 2398 	movw	r3, #664	; 0x298
   85376:	f2c2 0307 	movt	r3, #8199	; 0x2007
   8537a:	f04f 0201 	mov.w	r2, #1
   8537e:	701a      	strb	r2, [r3, #0]
   85380:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
   85384:	b662      	cpsie	i
	cpu_irq_restore(flags);
	return nb_received;
}
   85386:	4770      	bx	lr

00085388 <udi_cdc_get_nb_received_data>:

iram_size_t udi_cdc_get_nb_received_data(void)
{
   85388:	b508      	push	{r3, lr}
	return udi_cdc_multi_get_nb_received_data(0);
   8538a:	f04f 0000 	mov.w	r0, #0
   8538e:	f245 3335 	movw	r3, #21301	; 0x5335
   85392:	f2c0 0308 	movt	r3, #8
   85396:	4798      	blx	r3
}
   85398:	bd08      	pop	{r3, pc}
   8539a:	bf00      	nop

0008539c <udi_cdc_multi_is_rx_ready>:

bool udi_cdc_multi_is_rx_ready(uint8_t port)
{
   8539c:	b508      	push	{r3, lr}
	return (udi_cdc_multi_get_nb_received_data(port) > 0);
   8539e:	f245 3335 	movw	r3, #21301	; 0x5335
   853a2:	f2c0 0308 	movt	r3, #8
   853a6:	4798      	blx	r3
}
   853a8:	3000      	adds	r0, #0
   853aa:	bf18      	it	ne
   853ac:	2001      	movne	r0, #1
   853ae:	bd08      	pop	{r3, pc}

000853b0 <udi_cdc_rx_start>:
//-------------------------------------------------
//------- Internal routines to process data transfer


static bool udi_cdc_rx_start(uint8_t port)
{
   853b0:	b510      	push	{r4, lr}
   853b2:	b082      	sub	sp, #8
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
   853b4:	f3ef 8310 	mrs	r3, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = cpu_irq_is_enabled();
   853b8:	f1d3 0001 	rsbs	r0, r3, #1
   853bc:	bf38      	it	cc
   853be:	2000      	movcc	r0, #0
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
   853c0:	b672      	cpsid	i
   853c2:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
   853c6:	f240 2298 	movw	r2, #664	; 0x298
   853ca:	f2c2 0207 	movt	r2, #8199	; 0x2007
   853ce:	f04f 0100 	mov.w	r1, #0
   853d2:	7011      	strb	r1, [r2, #0]
#if UDI_CDC_PORT_NB == 1 // To optimize code
	port = 0;
#endif

	flags = cpu_irq_save();
	buf_sel_trans = udi_cdc_rx_buf_sel[port];
   853d4:	f241 048c 	movw	r4, #4236	; 0x108c
   853d8:	f2c2 0407 	movt	r4, #8199	; 0x2007
   853dc:	7824      	ldrb	r4, [r4, #0]
	if (udi_cdc_rx_trans_ongoing[port] ||
   853de:	f241 43a0 	movw	r3, #5280	; 0x14a0
   853e2:	f2c2 0307 	movt	r3, #8199	; 0x2007
   853e6:	781a      	ldrb	r2, [r3, #0]
   853e8:	b96a      	cbnz	r2, 85406 <udi_cdc_rx_start+0x56>
		(udi_cdc_rx_pos[port] < udi_cdc_rx_buf_nb[port][buf_sel_trans])) {
   853ea:	f241 0180 	movw	r1, #4224	; 0x1080
   853ee:	f2c2 0107 	movt	r1, #8199	; 0x2007
   853f2:	880b      	ldrh	r3, [r1, #0]
   853f4:	b29a      	uxth	r2, r3
   853f6:	f241 0178 	movw	r1, #4216	; 0x1078
   853fa:	f2c2 0107 	movt	r1, #8199	; 0x2007
	port = 0;
#endif

	flags = cpu_irq_save();
	buf_sel_trans = udi_cdc_rx_buf_sel[port];
	if (udi_cdc_rx_trans_ongoing[port] ||
   853fe:	f831 3014 	ldrh.w	r3, [r1, r4, lsl #1]
   85402:	4293      	cmp	r3, r2
   85404:	d90e      	bls.n	85424 <udi_cdc_rx_start+0x74>
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
   85406:	2800      	cmp	r0, #0
   85408:	d052      	beq.n	854b0 <udi_cdc_rx_start+0x100>
		cpu_irq_enable();
   8540a:	f240 2198 	movw	r1, #664	; 0x298
   8540e:	f2c2 0107 	movt	r1, #8199	; 0x2007
   85412:	f04f 0201 	mov.w	r2, #1
   85416:	700a      	strb	r2, [r1, #0]
   85418:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
   8541c:	b662      	cpsie	i
		(udi_cdc_rx_pos[port] < udi_cdc_rx_buf_nb[port][buf_sel_trans])) {
		// Transfer already on-going or current buffer no empty
		cpu_irq_restore(flags);
		return false;
   8541e:	f04f 0000 	mov.w	r0, #0
   85422:	e047      	b.n	854b4 <udi_cdc_rx_start+0x104>
	}

	// Change current buffer
	udi_cdc_rx_pos[port] = 0;
   85424:	f241 0280 	movw	r2, #4224	; 0x1080
   85428:	f2c2 0207 	movt	r2, #8199	; 0x2007
   8542c:	f04f 0100 	mov.w	r1, #0
   85430:	8011      	strh	r1, [r2, #0]
	udi_cdc_rx_buf_sel[port] = (buf_sel_trans==0)?1:0;
   85432:	428c      	cmp	r4, r1
   85434:	bf14      	ite	ne
   85436:	2100      	movne	r1, #0
   85438:	2101      	moveq	r1, #1
   8543a:	f241 038c 	movw	r3, #4236	; 0x108c
   8543e:	f2c2 0307 	movt	r3, #8199	; 0x2007
   85442:	7019      	strb	r1, [r3, #0]

	// Start transfer on RX
	udi_cdc_rx_trans_ongoing[port] = true;
   85444:	f241 42a0 	movw	r2, #5280	; 0x14a0
   85448:	f2c2 0207 	movt	r2, #8199	; 0x2007
   8544c:	f04f 0101 	mov.w	r1, #1
   85450:	7011      	strb	r1, [r2, #0]
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
   85452:	b138      	cbz	r0, 85464 <udi_cdc_rx_start+0xb4>
		cpu_irq_enable();
   85454:	f240 2098 	movw	r0, #664	; 0x298
   85458:	f2c2 0007 	movt	r0, #8199	; 0x2007
   8545c:	7001      	strb	r1, [r0, #0]
   8545e:	f3bf 8f5f 	dmb	sy
   85462:	b662      	cpsie	i
	cpu_irq_restore(flags);

	if (udi_cdc_multi_is_rx_ready(port)) {
   85464:	f04f 0000 	mov.w	r0, #0
   85468:	f245 329d 	movw	r2, #21405	; 0x539d
   8546c:	f2c0 0208 	movt	r2, #8
   85470:	4790      	blx	r2
   85472:	b130      	cbz	r0, 85482 <udi_cdc_rx_start+0xd2>
		UDI_CDC_RX_NOTIFY(port);
   85474:	f04f 0000 	mov.w	r0, #0
   85478:	f644 1191 	movw	r1, #18833	; 0x4991
   8547c:	f2c0 0108 	movt	r1, #8
   85480:	4788      	blx	r1
#undef UDI_CDC_PORT_TO_DATA_EP_OUT
	default:
		ep = UDI_CDC_DATA_EP_OUT_0;
		break;
	}
	return udd_ep_run(ep,
   85482:	f245 40b9 	movw	r0, #21689	; 0x54b9
   85486:	f2c0 0008 	movt	r0, #8
   8548a:	9000      	str	r0, [sp, #0]
   8548c:	f04f 0005 	mov.w	r0, #5
   85490:	f04f 0101 	mov.w	r1, #1
   85494:	f241 03a0 	movw	r3, #4256	; 0x10a0
   85498:	f2c2 0307 	movt	r3, #8199	; 0x2007
   8549c:	eb03 2244 	add.w	r2, r3, r4, lsl #9
   854a0:	f44f 7300 	mov.w	r3, #512	; 0x200
   854a4:	f648 5411 	movw	r4, #36113	; 0x8d11
   854a8:	f2c0 0408 	movt	r4, #8
   854ac:	47a0      	blx	r4
   854ae:	e001      	b.n	854b4 <udi_cdc_rx_start+0x104>
	buf_sel_trans = udi_cdc_rx_buf_sel[port];
	if (udi_cdc_rx_trans_ongoing[port] ||
		(udi_cdc_rx_pos[port] < udi_cdc_rx_buf_nb[port][buf_sel_trans])) {
		// Transfer already on-going or current buffer no empty
		cpu_irq_restore(flags);
		return false;
   854b0:	f04f 0000 	mov.w	r0, #0
	return udd_ep_run(ep,
			true,
			udi_cdc_rx_buf[port][buf_sel_trans],
			UDI_CDC_RX_BUFFERS,
			udi_cdc_data_received);
}
   854b4:	b002      	add	sp, #8
   854b6:	bd10      	pop	{r4, pc}

000854b8 <udi_cdc_data_received>:


static void udi_cdc_data_received(udd_ep_status_t status, iram_size_t n, udd_ep_id_t ep)
{
   854b8:	b510      	push	{r4, lr}
   854ba:	b082      	sub	sp, #8
	default:
		port = 0;
		break;
	}

	if (UDD_EP_TRANSFER_OK != status) {
   854bc:	bb88      	cbnz	r0, 85522 <udi_cdc_data_received+0x6a>
		// Abort reception
		return;
	}
	buf_sel_trans = (udi_cdc_rx_buf_sel[port]==0)?1:0;
   854be:	f241 038c 	movw	r3, #4236	; 0x108c
   854c2:	f2c2 0307 	movt	r3, #8199	; 0x2007
   854c6:	7818      	ldrb	r0, [r3, #0]
   854c8:	f1d0 0301 	rsbs	r3, r0, #1
   854cc:	bf38      	it	cc
   854ce:	2300      	movcc	r3, #0
	if (!n) {
   854d0:	b9a9      	cbnz	r1, 854fe <udi_cdc_data_received+0x46>
		udd_ep_run( ep,
   854d2:	f245 44b9 	movw	r4, #21689	; 0x54b9
   854d6:	f2c0 0408 	movt	r4, #8
   854da:	9400      	str	r4, [sp, #0]
   854dc:	4610      	mov	r0, r2
   854de:	f04f 0101 	mov.w	r1, #1
   854e2:	f241 02a0 	movw	r2, #4256	; 0x10a0
   854e6:	f2c2 0207 	movt	r2, #8199	; 0x2007
   854ea:	eb02 2243 	add.w	r2, r2, r3, lsl #9
   854ee:	f44f 7300 	mov.w	r3, #512	; 0x200
   854f2:	f648 5411 	movw	r4, #36113	; 0x8d11
   854f6:	f2c0 0408 	movt	r4, #8
   854fa:	47a0      	blx	r4
				true,
				udi_cdc_rx_buf[port][buf_sel_trans],
				UDI_CDC_RX_BUFFERS,
				udi_cdc_data_received);
		return;
   854fc:	e011      	b.n	85522 <udi_cdc_data_received+0x6a>
	}
	udi_cdc_rx_buf_nb[port][buf_sel_trans] = n;
   854fe:	f241 0278 	movw	r2, #4216	; 0x1078
   85502:	f2c2 0207 	movt	r2, #8199	; 0x2007
   85506:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	udi_cdc_rx_trans_ongoing[port] = false;
   8550a:	f04f 0000 	mov.w	r0, #0
   8550e:	f241 41a0 	movw	r1, #5280	; 0x14a0
   85512:	f2c2 0107 	movt	r1, #8199	; 0x2007
   85516:	7008      	strb	r0, [r1, #0]
	udi_cdc_rx_start(port);
   85518:	f245 33b1 	movw	r3, #21425	; 0x53b1
   8551c:	f2c0 0308 	movt	r3, #8
   85520:	4798      	blx	r3
}
   85522:	b002      	add	sp, #8
   85524:	bd10      	pop	{r4, pc}
   85526:	bf00      	nop

00085528 <udi_cdc_data_enable>:
	udi_cdc_nb_comm_enabled++;
	return true;
}

bool udi_cdc_data_enable(void)
{
   85528:	b538      	push	{r3, r4, r5, lr}
	uint8_t port;

#if UDI_CDC_PORT_NB == 1 // To optimize code
	port = 0;
	udi_cdc_nb_data_enabled = 0;
   8552a:	f04f 0400 	mov.w	r4, #0
   8552e:	f640 436e 	movw	r3, #3182	; 0xc6e
   85532:	f2c2 0307 	movt	r3, #8199	; 0x2007
   85536:	701c      	strb	r4, [r3, #0]
	}
	port = udi_cdc_nb_data_enabled;
#endif

	// Initialize TX management
	udi_cdc_tx_trans_ongoing[port] = false;
   85538:	f241 0090 	movw	r0, #4240	; 0x1090
   8553c:	f2c2 0007 	movt	r0, #8199	; 0x2007
   85540:	7004      	strb	r4, [r0, #0]
	udi_cdc_tx_both_buf_to_send[port] = false;
   85542:	f241 41a4 	movw	r1, #5284	; 0x14a4
   85546:	f2c2 0107 	movt	r1, #8199	; 0x2007
   8554a:	700c      	strb	r4, [r1, #0]
	udi_cdc_tx_buf_sel[port] = 0;
   8554c:	f640 4270 	movw	r2, #3184	; 0xc70
   85550:	f2c2 0207 	movt	r2, #8199	; 0x2007
   85554:	7014      	strb	r4, [r2, #0]
	udi_cdc_tx_buf_nb[port][0] = 0;
   85556:	f640 4374 	movw	r3, #3188	; 0xc74
   8555a:	f2c2 0307 	movt	r3, #8199	; 0x2007
   8555e:	4625      	mov	r5, r4
   85560:	801c      	strh	r4, [r3, #0]
	udi_cdc_tx_buf_nb[port][1] = 0;
   85562:	805c      	strh	r4, [r3, #2]
	udi_cdc_tx_sof_num[port] = 0;
   85564:	f241 0084 	movw	r0, #4228	; 0x1084
   85568:	f2c2 0007 	movt	r0, #8199	; 0x2007
   8556c:	8004      	strh	r4, [r0, #0]
	udi_cdc_tx_send(port);
   8556e:	4620      	mov	r0, r4
   85570:	f644 716d 	movw	r1, #20333	; 0x4f6d
   85574:	f2c0 0108 	movt	r1, #8
   85578:	4788      	blx	r1

	// Initialize RX management
	udi_cdc_rx_trans_ongoing[port] = false;
   8557a:	f241 42a0 	movw	r2, #5280	; 0x14a0
   8557e:	f2c2 0207 	movt	r2, #8199	; 0x2007
   85582:	7014      	strb	r4, [r2, #0]
	udi_cdc_rx_buf_sel[port] = 0;
   85584:	f241 038c 	movw	r3, #4236	; 0x108c
   85588:	f2c2 0307 	movt	r3, #8199	; 0x2007
   8558c:	701c      	strb	r4, [r3, #0]
	udi_cdc_rx_buf_nb[port][0] = 0;
   8558e:	f241 0078 	movw	r0, #4216	; 0x1078
   85592:	f2c2 0007 	movt	r0, #8199	; 0x2007
   85596:	8004      	strh	r4, [r0, #0]
	udi_cdc_rx_pos[port] = 0;
   85598:	f241 0180 	movw	r1, #4224	; 0x1080
   8559c:	f2c2 0107 	movt	r1, #8199	; 0x2007
   855a0:	800c      	strh	r4, [r1, #0]
	if (!udi_cdc_rx_start(port)) {
   855a2:	4620      	mov	r0, r4
   855a4:	f245 32b1 	movw	r2, #21425	; 0x53b1
   855a8:	f2c0 0208 	movt	r2, #8
   855ac:	4790      	blx	r2
   855ae:	b198      	cbz	r0, 855d8 <udi_cdc_data_enable+0xb0>
		return false;
	}
	udi_cdc_nb_data_enabled++;
   855b0:	f640 436e 	movw	r3, #3182	; 0xc6e
   855b4:	f2c2 0307 	movt	r3, #8199	; 0x2007
   855b8:	7818      	ldrb	r0, [r3, #0]
   855ba:	f100 0001 	add.w	r0, r0, #1
   855be:	b2c1      	uxtb	r1, r0
   855c0:	7019      	strb	r1, [r3, #0]
	if (udi_cdc_nb_data_enabled == UDI_CDC_PORT_NB) {
   855c2:	781a      	ldrb	r2, [r3, #0]
   855c4:	2a01      	cmp	r2, #1
   855c6:	d10a      	bne.n	855de <udi_cdc_data_enable+0xb6>
		udi_cdc_data_running = true;
   855c8:	f04f 0001 	mov.w	r0, #1
   855cc:	f241 0388 	movw	r3, #4232	; 0x1088
   855d0:	f2c2 0307 	movt	r3, #8199	; 0x2007
   855d4:	7018      	strb	r0, [r3, #0]
   855d6:	bd38      	pop	{r3, r4, r5, pc}
	udi_cdc_rx_trans_ongoing[port] = false;
	udi_cdc_rx_buf_sel[port] = 0;
	udi_cdc_rx_buf_nb[port][0] = 0;
	udi_cdc_rx_pos[port] = 0;
	if (!udi_cdc_rx_start(port)) {
		return false;
   855d8:	f04f 0000 	mov.w	r0, #0
   855dc:	bd38      	pop	{r3, r4, r5, pc}
	}
	udi_cdc_nb_data_enabled++;
	if (udi_cdc_nb_data_enabled == UDI_CDC_PORT_NB) {
		udi_cdc_data_running = true;
	}
	return true;
   855de:	f04f 0001 	mov.w	r0, #1
}
   855e2:	bd38      	pop	{r3, r4, r5, pc}

000855e4 <udi_cdc_multi_read_buf>:
{
	return udi_cdc_multi_getc(0);
}

iram_size_t udi_cdc_multi_read_buf(uint8_t port, void* buf, iram_size_t size)
{
   855e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   855e8:	b083      	sub	sp, #12
   855ea:	4615      	mov	r5, r2
	irqflags_t flags;
	uint8_t *ptr_buf = (uint8_t *)buf;
   855ec:	4688      	mov	r8, r1
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = cpu_irq_is_enabled();
	cpu_irq_disable();
   855ee:	f240 2798 	movw	r7, #664	; 0x298
   855f2:	f2c2 0707 	movt	r7, #8199	; 0x2007
   855f6:	f04f 0b00 	mov.w	fp, #0
#endif

udi_cdc_read_buf_loop_wait:
	// Check available data
	flags = cpu_irq_save();
	pos = udi_cdc_rx_pos[port];
   855fa:	f241 0680 	movw	r6, #4224	; 0x1080
   855fe:	f2c2 0607 	movt	r6, #8199	; 0x2007
	buf_sel = udi_cdc_rx_buf_sel[port];
   85602:	f241 0a8c 	movw	sl, #4236	; 0x108c
   85606:	f2c2 0a07 	movt	sl, #8199	; 0x2007
	cpu_irq_restore(flags);
	while (pos >= udi_cdc_rx_buf_nb[port][buf_sel]) {
   8560a:	f241 0978 	movw	r9, #4216	; 0x1078
   8560e:	f2c2 0907 	movt	r9, #8199	; 0x2007
	// Read data
	copy_nb = udi_cdc_rx_buf_nb[port][buf_sel] - pos;
	if (copy_nb>size) {
		copy_nb = size;
	}
	memcpy(ptr_buf, &udi_cdc_rx_buf[port][buf_sel][pos], copy_nb);
   85612:	f241 03a0 	movw	r3, #4256	; 0x10a0
   85616:	f2c2 0307 	movt	r3, #8199	; 0x2007
   8561a:	9301      	str	r3, [sp, #4]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
   8561c:	f3ef 8210 	mrs	r2, PRIMASK
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
   85620:	b672      	cpsid	i
   85622:	f3bf 8f5f 	dmb	sy
   85626:	f887 b000 	strb.w	fp, [r7]
#endif

udi_cdc_read_buf_loop_wait:
	// Check available data
	flags = cpu_irq_save();
	pos = udi_cdc_rx_pos[port];
   8562a:	8830      	ldrh	r0, [r6, #0]
   8562c:	b283      	uxth	r3, r0
	buf_sel = udi_cdc_rx_buf_sel[port];
   8562e:	f89a 1000 	ldrb.w	r1, [sl]
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
   85632:	b92a      	cbnz	r2, 85640 <udi_cdc_multi_read_buf+0x5c>
		cpu_irq_enable();
   85634:	f04f 0401 	mov.w	r4, #1
   85638:	703c      	strb	r4, [r7, #0]
   8563a:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
   8563e:	b662      	cpsie	i
	cpu_irq_restore(flags);
	while (pos >= udi_cdc_rx_buf_nb[port][buf_sel]) {
   85640:	f839 4011 	ldrh.w	r4, [r9, r1, lsl #1]
   85644:	42a3      	cmp	r3, r4
   85646:	d307      	bcc.n	85658 <udi_cdc_multi_read_buf+0x74>
		if (!udi_cdc_data_running) {
   85648:	f241 0088 	movw	r0, #4232	; 0x1088
   8564c:	f2c2 0007 	movt	r0, #8199	; 0x2007
   85650:	7801      	ldrb	r1, [r0, #0]
   85652:	2900      	cmp	r1, #0
   85654:	d1e2      	bne.n	8561c <udi_cdc_multi_read_buf+0x38>
   85656:	e01d      	b.n	85694 <udi_cdc_multi_read_buf+0xb0>
		}
		goto udi_cdc_read_buf_loop_wait;
	}

	// Read data
	copy_nb = udi_cdc_rx_buf_nb[port][buf_sel] - pos;
   85658:	1ae4      	subs	r4, r4, r3
   8565a:	42a5      	cmp	r5, r4
   8565c:	bf38      	it	cc
   8565e:	462c      	movcc	r4, r5
	if (copy_nb>size) {
		copy_nb = size;
	}
	memcpy(ptr_buf, &udi_cdc_rx_buf[port][buf_sel][pos], copy_nb);
   85660:	eb03 2241 	add.w	r2, r3, r1, lsl #9
   85664:	4640      	mov	r0, r8
   85666:	9b01      	ldr	r3, [sp, #4]
   85668:	1899      	adds	r1, r3, r2
   8566a:	4622      	mov	r2, r4
   8566c:	f24a 030d 	movw	r3, #40973	; 0xa00d
   85670:	f2c0 0308 	movt	r3, #8
   85674:	4798      	blx	r3
	udi_cdc_rx_pos[port] += copy_nb;
   85676:	8830      	ldrh	r0, [r6, #0]
   85678:	1821      	adds	r1, r4, r0
   8567a:	b28a      	uxth	r2, r1
   8567c:	8032      	strh	r2, [r6, #0]
	ptr_buf += copy_nb;
   8567e:	44a0      	add	r8, r4
	size -= copy_nb;
   85680:	1b2d      	subs	r5, r5, r4
	udi_cdc_rx_start(port);
   85682:	f04f 0000 	mov.w	r0, #0
   85686:	f245 33b1 	movw	r3, #21425	; 0x53b1
   8568a:	f2c0 0308 	movt	r3, #8
   8568e:	4798      	blx	r3

	if (size) {
   85690:	2d00      	cmp	r5, #0
   85692:	d1c3      	bne.n	8561c <udi_cdc_multi_read_buf+0x38>
		goto udi_cdc_read_buf_loop_wait;
	}
	return 0;
}
   85694:	4628      	mov	r0, r5
   85696:	b003      	add	sp, #12
   85698:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0008569c <udi_cdc_read_buf>:

iram_size_t udi_cdc_read_buf(void* buf, iram_size_t size)
{
   8569c:	b508      	push	{r3, lr}
   8569e:	4603      	mov	r3, r0
   856a0:	460a      	mov	r2, r1
	return udi_cdc_multi_read_buf(0, buf, size);
   856a2:	f04f 0000 	mov.w	r0, #0
   856a6:	4619      	mov	r1, r3
   856a8:	f245 53e5 	movw	r3, #21989	; 0x55e5
   856ac:	f2c0 0308 	movt	r3, #8
   856b0:	4798      	blx	r3
}
   856b2:	bd08      	pop	{r3, pc}

000856b4 <udi_cdc_multi_get_free_tx_buffer>:

iram_size_t udi_cdc_multi_get_free_tx_buffer(uint8_t port)
{
   856b4:	b410      	push	{r4}
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
   856b6:	f3ef 8410 	mrs	r4, PRIMASK
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
   856ba:	b672      	cpsid	i
   856bc:	f3bf 8f5f 	dmb	sy
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = cpu_irq_is_enabled();
	cpu_irq_disable();
   856c0:	f240 2398 	movw	r3, #664	; 0x298
   856c4:	f2c2 0307 	movt	r3, #8199	; 0x2007
   856c8:	f04f 0200 	mov.w	r2, #0
   856cc:	701a      	strb	r2, [r3, #0]
#if UDI_CDC_PORT_NB == 1 // To optimize code
	port = 0;
#endif

	flags = cpu_irq_save();
	buf_sel = udi_cdc_tx_buf_sel[port];
   856ce:	f640 4070 	movw	r0, #3184	; 0xc70
   856d2:	f2c2 0007 	movt	r0, #8199	; 0x2007
   856d6:	7801      	ldrb	r1, [r0, #0]
	buf_sel_nb = udi_cdc_tx_buf_nb[port][buf_sel];
   856d8:	f640 4274 	movw	r2, #3188	; 0xc74
   856dc:	f2c2 0207 	movt	r2, #8199	; 0x2007
   856e0:	f832 3011 	ldrh.w	r3, [r2, r1, lsl #1]
	buf_nosel_nb = udi_cdc_tx_buf_nb[port][(buf_sel == 0)? 1 : 0];
   856e4:	f1d1 0101 	rsbs	r1, r1, #1
   856e8:	bf38      	it	cc
   856ea:	2100      	movcc	r1, #0
   856ec:	b2c8      	uxtb	r0, r1
   856ee:	f832 0010 	ldrh.w	r0, [r2, r0, lsl #1]
	if (buf_sel_nb == UDI_CDC_TX_BUFFERS) {
   856f2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
   856f6:	d11b      	bne.n	85730 <udi_cdc_multi_get_free_tx_buffer+0x7c>
		if ((!udi_cdc_tx_trans_ongoing[port])
   856f8:	f241 0290 	movw	r2, #4240	; 0x1090
   856fc:	f2c2 0207 	movt	r2, #8199	; 0x2007
   85700:	7812      	ldrb	r2, [r2, #0]
   85702:	b9aa      	cbnz	r2, 85730 <udi_cdc_multi_get_free_tx_buffer+0x7c>
			&& (!udi_cdc_tx_both_buf_to_send[port])) {
   85704:	f241 42a4 	movw	r2, #5284	; 0x14a4
   85708:	f2c2 0207 	movt	r2, #8199	; 0x2007
   8570c:	7812      	ldrb	r2, [r2, #0]
   8570e:	b97a      	cbnz	r2, 85730 <udi_cdc_multi_get_free_tx_buffer+0x7c>
			/* One buffer is full, but the other buffer is not used.
			 * (not used = transfer on-going)
			 * then move to the other buffer to store data */
			udi_cdc_tx_both_buf_to_send[port] = true;
   85710:	f241 43a4 	movw	r3, #5284	; 0x14a4
   85714:	f2c2 0307 	movt	r3, #8199	; 0x2007
   85718:	f04f 0001 	mov.w	r0, #1
   8571c:	7018      	strb	r0, [r3, #0]
			udi_cdc_tx_buf_sel[port] = (buf_sel == 0)? 1 : 0;
   8571e:	f640 4270 	movw	r2, #3184	; 0xc70
   85722:	f2c2 0207 	movt	r2, #8199	; 0x2007
   85726:	7011      	strb	r1, [r2, #0]
			buf_sel_nb = 0;
			buf_nosel_nb = UDI_CDC_TX_BUFFERS;
   85728:	f44f 7000 	mov.w	r0, #512	; 0x200
			/* One buffer is full, but the other buffer is not used.
			 * (not used = transfer on-going)
			 * then move to the other buffer to store data */
			udi_cdc_tx_both_buf_to_send[port] = true;
			udi_cdc_tx_buf_sel[port] = (buf_sel == 0)? 1 : 0;
			buf_sel_nb = 0;
   8572c:	f04f 0300 	mov.w	r3, #0
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
   85730:	b94c      	cbnz	r4, 85746 <udi_cdc_multi_get_free_tx_buffer+0x92>
		cpu_irq_enable();
   85732:	f240 2298 	movw	r2, #664	; 0x298
   85736:	f2c2 0207 	movt	r2, #8199	; 0x2007
   8573a:	f04f 0101 	mov.w	r1, #1
   8573e:	7011      	strb	r1, [r2, #0]
   85740:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
   85744:	b662      	cpsie	i
iram_size_t udi_cdc_read_buf(void* buf, iram_size_t size)
{
	return udi_cdc_multi_read_buf(0, buf, size);
}

iram_size_t udi_cdc_multi_get_free_tx_buffer(uint8_t port)
   85746:	18c0      	adds	r0, r0, r3
		}
	}
	cpu_irq_restore(flags);

	return (UDI_CDC_TX_BUFFERS - buf_sel_nb) + (UDI_CDC_TX_BUFFERS - buf_nosel_nb);
}
   85748:	f5c0 6080 	rsb	r0, r0, #1024	; 0x400
   8574c:	bc10      	pop	{r4}
   8574e:	4770      	bx	lr

00085750 <udi_cdc_multi_is_tx_ready>:
{
	return udi_cdc_multi_get_free_tx_buffer(0);
}

bool udi_cdc_multi_is_tx_ready(uint8_t port)
{
   85750:	b508      	push	{r3, lr}
	return (udi_cdc_multi_get_free_tx_buffer(port) != 0);
   85752:	f245 63b5 	movw	r3, #22197	; 0x56b5
   85756:	f2c0 0308 	movt	r3, #8
   8575a:	4798      	blx	r3
}
   8575c:	3000      	adds	r0, #0
   8575e:	bf18      	it	ne
   85760:	2001      	movne	r0, #1
   85762:	bd08      	pop	{r3, pc}

00085764 <udi_cdc_multi_write_buf>:
{
	return udi_cdc_multi_putc(0, value);
}

iram_size_t udi_cdc_multi_write_buf(uint8_t port, const void* buf, iram_size_t size)
{
   85764:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   85768:	b083      	sub	sp, #12
   8576a:	4615      	mov	r5, r2

#if UDI_CDC_PORT_NB == 1 // To optimize code
	port = 0;
#endif

	if (9 == udi_cdc_line_coding[port].bDataBits) {
   8576c:	f640 4364 	movw	r3, #3172	; 0xc64
   85770:	f2c2 0307 	movt	r3, #8199	; 0x2007
   85774:	7998      	ldrb	r0, [r3, #6]
   85776:	2809      	cmp	r0, #9
		size *=2;
   85778:	bf08      	it	eq
   8577a:	0055      	lsleq	r5, r2, #1
{
	return udi_cdc_multi_putc(0, value);
}

iram_size_t udi_cdc_multi_write_buf(uint8_t port, const void* buf, iram_size_t size)
{
   8577c:	4689      	mov	r9, r1
		size *=2;
	}

udi_cdc_write_buf_loop_wait:
	// Check available space
	if (!udi_cdc_multi_is_tx_ready(port)) {
   8577e:	f04f 0800 	mov.w	r8, #0
		if (!udi_cdc_data_running) {
   85782:	f241 0188 	movw	r1, #4232	; 0x1088
   85786:	f2c2 0107 	movt	r1, #8199	; 0x2007
   8578a:	9101      	str	r1, [sp, #4]
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = cpu_irq_is_enabled();
	cpu_irq_disable();
   8578c:	f240 2298 	movw	r2, #664	; 0x298
   85790:	f2c2 0207 	movt	r2, #8199	; 0x2007
   85794:	9200      	str	r2, [sp, #0]
		size *=2;
	}

udi_cdc_write_buf_loop_wait:
	// Check available space
	if (!udi_cdc_multi_is_tx_ready(port)) {
   85796:	4640      	mov	r0, r8
   85798:	f245 7351 	movw	r3, #22353	; 0x5751
   8579c:	f2c0 0308 	movt	r3, #8
   857a0:	4798      	blx	r3
   857a2:	b920      	cbnz	r0, 857ae <udi_cdc_multi_write_buf+0x4a>
		if (!udi_cdc_data_running) {
   857a4:	9801      	ldr	r0, [sp, #4]
   857a6:	7803      	ldrb	r3, [r0, #0]
   857a8:	2b00      	cmp	r3, #0
   857aa:	d1f4      	bne.n	85796 <udi_cdc_multi_write_buf+0x32>
   857ac:	e035      	b.n	8581a <udi_cdc_multi_write_buf+0xb6>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
   857ae:	f3ef 8b10 	mrs	fp, PRIMASK
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
   857b2:	b672      	cpsid	i
   857b4:	f3bf 8f5f 	dmb	sy
   857b8:	9c00      	ldr	r4, [sp, #0]
   857ba:	f884 8000 	strb.w	r8, [r4]
		goto udi_cdc_write_buf_loop_wait;
	}

	// Write values
	flags = cpu_irq_save();
	buf_sel = udi_cdc_tx_buf_sel[port];
   857be:	f640 4670 	movw	r6, #3184	; 0xc70
   857c2:	f2c2 0607 	movt	r6, #8199	; 0x2007
   857c6:	7836      	ldrb	r6, [r6, #0]
	buf_nb = udi_cdc_tx_buf_nb[port][buf_sel];
   857c8:	f640 4a74 	movw	sl, #3188	; 0xc74
   857cc:	f2c2 0a07 	movt	sl, #8199	; 0x2007
   857d0:	f83a 7016 	ldrh.w	r7, [sl, r6, lsl #1]
	copy_nb = UDI_CDC_TX_BUFFERS - buf_nb;
   857d4:	f5c7 7400 	rsb	r4, r7, #512	; 0x200
   857d8:	42a5      	cmp	r5, r4
   857da:	bf38      	it	cc
   857dc:	462c      	movcc	r4, r5
	if (copy_nb > size) {
		copy_nb = size;
	}
	memcpy(&udi_cdc_tx_buf[port][buf_sel][buf_nb], ptr_buf, copy_nb);
   857de:	eb07 2146 	add.w	r1, r7, r6, lsl #9
   857e2:	f640 4078 	movw	r0, #3192	; 0xc78
   857e6:	f2c2 0007 	movt	r0, #8199	; 0x2007
   857ea:	1840      	adds	r0, r0, r1
   857ec:	4649      	mov	r1, r9
   857ee:	4622      	mov	r2, r4
   857f0:	f24a 030d 	movw	r3, #40973	; 0xa00d
   857f4:	f2c0 0308 	movt	r3, #8
   857f8:	4798      	blx	r3
	udi_cdc_tx_buf_nb[port][buf_sel] = buf_nb + copy_nb;
   857fa:	193f      	adds	r7, r7, r4
   857fc:	f82a 7016 	strh.w	r7, [sl, r6, lsl #1]
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
   85800:	f1bb 0f00 	cmp.w	fp, #0
   85804:	d106      	bne.n	85814 <udi_cdc_multi_write_buf+0xb0>
		cpu_irq_enable();
   85806:	f04f 0101 	mov.w	r1, #1
   8580a:	9a00      	ldr	r2, [sp, #0]
   8580c:	7011      	strb	r1, [r2, #0]
   8580e:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
   85812:	b662      	cpsie	i
	cpu_irq_restore(flags);

	// Update buffer pointer
	ptr_buf = ptr_buf + copy_nb;
   85814:	44a1      	add	r9, r4
	size -= copy_nb;

	if (size) {
   85816:	1b2d      	subs	r5, r5, r4
   85818:	d1bd      	bne.n	85796 <udi_cdc_multi_write_buf+0x32>
		goto udi_cdc_write_buf_loop_wait;
	}

	return 0;
}
   8581a:	4628      	mov	r0, r5
   8581c:	b003      	add	sp, #12
   8581e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   85822:	bf00      	nop

00085824 <udi_cdc_write_buf>:

iram_size_t udi_cdc_write_buf(const void* buf, iram_size_t size)
{
   85824:	b508      	push	{r3, lr}
   85826:	4603      	mov	r3, r0
   85828:	460a      	mov	r2, r1
	return udi_cdc_multi_write_buf(0, buf, size);
   8582a:	f04f 0000 	mov.w	r0, #0
   8582e:	4619      	mov	r1, r3
   85830:	f245 7365 	movw	r3, #22373	; 0x5765
   85834:	f2c0 0308 	movt	r3, #8
   85838:	4798      	blx	r3
}
   8583a:	bd08      	pop	{r3, pc}

0008583c <udi_msc_getsetting>:
}

uint8_t udi_msc_getsetting(void)
{
	return 0;	// MSC don't have multiple alternate setting
}
   8583c:	f04f 0000 	mov.w	r0, #0
   85840:	4770      	bx	lr
   85842:	bf00      	nop

00085844 <udi_msc_trans_ack>:
		udd_ep_id_t ep)
{
	UNUSED(ep);
	UNUSED(n);
	// Update variable to signal the end of transfer
	udi_msc_b_abort_trans = (UDD_EP_TRANSFER_OK != status) ? true : false;
   85844:	3000      	adds	r0, #0
   85846:	bf18      	it	ne
   85848:	2001      	movne	r0, #1
   8584a:	f641 4319 	movw	r3, #7193	; 0x1c19
   8584e:	f2c2 0307 	movt	r3, #8199	; 0x2007
   85852:	7018      	strb	r0, [r3, #0]
	udi_msc_b_ack_trans = true;
   85854:	f240 2130 	movw	r1, #560	; 0x230
   85858:	f2c2 0107 	movt	r1, #8199	; 0x2007
   8585c:	f04f 0201 	mov.w	r2, #1
   85860:	700a      	strb	r2, [r1, #0]
   85862:	4770      	bx	lr

00085864 <udi_msc_clear_sense>:
//---------------------------------------------
//------- Routines manage sense data

static void udi_msc_clear_sense(void)
{
	memset((uint8_t*)&udi_msc_sense, 0, sizeof(struct scsi_request_sense_data));
   85864:	f241 42f8 	movw	r2, #5368	; 0x14f8
   85868:	f2c2 0207 	movt	r2, #8199	; 0x2007
   8586c:	f04f 0300 	mov.w	r3, #0
   85870:	4611      	mov	r1, r2
   85872:	f841 3b04 	str.w	r3, [r1], #4
   85876:	6053      	str	r3, [r2, #4]
   85878:	f101 0104 	add.w	r1, r1, #4
   8587c:	f841 3b04 	str.w	r3, [r1], #4
   85880:	f841 3b04 	str.w	r3, [r1], #4
   85884:	800b      	strh	r3, [r1, #0]
	udi_msc_sense.valid_reponse_code = SCSI_SENSE_VALID | SCSI_SENSE_CURRENT;
   85886:	f04f 00f0 	mov.w	r0, #240	; 0xf0
   8588a:	7010      	strb	r0, [r2, #0]
	udi_msc_sense.AddSenseLen = SCSI_SENSE_ADDL_LEN(sizeof(udi_msc_sense));
   8588c:	f04f 030a 	mov.w	r3, #10
   85890:	71d3      	strb	r3, [r2, #7]
   85892:	4770      	bx	lr

00085894 <udi_msc_sense_pass>:
	udi_msc_sense.AddSenseCode = add_sense >> 8;
	udi_msc_sense.AddSnsCodeQlfr = add_sense;
}

static void udi_msc_sense_pass(void)
{
   85894:	b508      	push	{r3, lr}
	udi_msc_clear_sense();
   85896:	f645 0365 	movw	r3, #22629	; 0x5865
   8589a:	f2c0 0308 	movt	r3, #8
   8589e:	4798      	blx	r3
	udi_msc_csw.bCSWStatus = USB_CSW_STATUS_PASS;
   858a0:	f240 2048 	movw	r0, #584	; 0x248
   858a4:	f2c2 0007 	movt	r0, #8199	; 0x2007
   858a8:	f04f 0200 	mov.w	r2, #0
   858ac:	7302      	strb	r2, [r0, #12]
   858ae:	bd08      	pop	{r3, pc}

000858b0 <udi_msc_sense_fail>:
	udi_msc_sense.AddSenseLen = SCSI_SENSE_ADDL_LEN(sizeof(udi_msc_sense));
}

static void udi_msc_sense_fail(uint8_t sense_key, uint16_t add_sense,
		uint32_t lba)
{
   858b0:	b570      	push	{r4, r5, r6, lr}
   858b2:	4606      	mov	r6, r0
   858b4:	460d      	mov	r5, r1
   858b6:	4614      	mov	r4, r2
	udi_msc_clear_sense();
   858b8:	f645 0365 	movw	r3, #22629	; 0x5865
   858bc:	f2c0 0308 	movt	r3, #8
   858c0:	4798      	blx	r3
	udi_msc_csw.bCSWStatus = USB_CSW_STATUS_FAIL;
   858c2:	f240 2048 	movw	r0, #584	; 0x248
   858c6:	f2c2 0007 	movt	r0, #8199	; 0x2007
   858ca:	f04f 0201 	mov.w	r2, #1
   858ce:	7302      	strb	r2, [r0, #12]
	udi_msc_sense.sense_flag_key = sense_key;
   858d0:	f241 41f8 	movw	r1, #5368	; 0x14f8
   858d4:	f2c2 0107 	movt	r1, #8199	; 0x2007
   858d8:	708e      	strb	r6, [r1, #2]
	udi_msc_sense.information[0] = lba >> 24;
   858da:	ea4f 6314 	mov.w	r3, r4, lsr #24
   858de:	70cb      	strb	r3, [r1, #3]
	udi_msc_sense.information[1] = lba >> 16;
   858e0:	ea4f 4014 	mov.w	r0, r4, lsr #16
   858e4:	7108      	strb	r0, [r1, #4]
	udi_msc_sense.information[2] = lba >> 8;
   858e6:	ea4f 2214 	mov.w	r2, r4, lsr #8
   858ea:	714a      	strb	r2, [r1, #5]
	udi_msc_sense.information[3] = lba;
   858ec:	718c      	strb	r4, [r1, #6]
	udi_msc_sense.AddSenseCode = add_sense >> 8;
   858ee:	ea4f 2315 	mov.w	r3, r5, lsr #8
   858f2:	730b      	strb	r3, [r1, #12]
	udi_msc_sense.AddSnsCodeQlfr = add_sense;
   858f4:	734d      	strb	r5, [r1, #13]
   858f6:	bd70      	pop	{r4, r5, r6, pc}

000858f8 <udi_msc_sense_fail_busy_or_change>:
{
	udi_msc_sense_fail(SCSI_SK_NOT_READY, SCSI_ASC_MEDIUM_NOT_PRESENT, 0);
}

static void udi_msc_sense_fail_busy_or_change(void)
{
   858f8:	b508      	push	{r3, lr}
	udi_msc_sense_fail(SCSI_SK_UNIT_ATTENTION,
   858fa:	f04f 0006 	mov.w	r0, #6
   858fe:	f44f 5120 	mov.w	r1, #10240	; 0x2800
   85902:	f04f 0200 	mov.w	r2, #0
   85906:	f645 03b1 	movw	r3, #22705	; 0x58b1
   8590a:	f2c0 0308 	movt	r3, #8
   8590e:	4798      	blx	r3
   85910:	bd08      	pop	{r3, pc}
   85912:	bf00      	nop

00085914 <udi_msc_sense_fail_not_present>:
	udi_msc_csw.bCSWStatus = USB_CSW_STATUS_PASS;
}


static void udi_msc_sense_fail_not_present(void)
{
   85914:	b508      	push	{r3, lr}
	udi_msc_sense_fail(SCSI_SK_NOT_READY, SCSI_ASC_MEDIUM_NOT_PRESENT, 0);
   85916:	f04f 0002 	mov.w	r0, #2
   8591a:	f44f 5168 	mov.w	r1, #14848	; 0x3a00
   8591e:	f04f 0200 	mov.w	r2, #0
   85922:	f645 03b1 	movw	r3, #22705	; 0x58b1
   85926:	f2c0 0308 	movt	r3, #8
   8592a:	4798      	blx	r3
   8592c:	bd08      	pop	{r3, pc}
   8592e:	bf00      	nop

00085930 <udi_msc_sense_fail_hardware>:
	udi_msc_sense_fail(SCSI_SK_UNIT_ATTENTION,
			SCSI_ASC_NOT_READY_TO_READY_CHANGE, 0);
}

static void udi_msc_sense_fail_hardware(void)
{
   85930:	b508      	push	{r3, lr}
	udi_msc_sense_fail(SCSI_SK_HARDWARE_ERROR,
   85932:	f04f 0004 	mov.w	r0, #4
   85936:	f04f 0100 	mov.w	r1, #0
   8593a:	460a      	mov	r2, r1
   8593c:	f645 03b1 	movw	r3, #22705	; 0x58b1
   85940:	f2c0 0308 	movt	r3, #8
   85944:	4798      	blx	r3
   85946:	bd08      	pop	{r3, pc}

00085948 <udi_msc_sense_fail_cdb_invalid>:
{
	udi_msc_sense_fail(SCSI_SK_DATA_PROTECT, SCSI_ASC_WRITE_PROTECTED, 0);
}

static void udi_msc_sense_fail_cdb_invalid(void)
{
   85948:	b508      	push	{r3, lr}
	udi_msc_sense_fail(SCSI_SK_ILLEGAL_REQUEST,
   8594a:	f04f 0005 	mov.w	r0, #5
   8594e:	f44f 5110 	mov.w	r1, #9216	; 0x2400
   85952:	f04f 0200 	mov.w	r2, #0
   85956:	f645 03b1 	movw	r3, #22705	; 0x58b1
   8595a:	f2c0 0308 	movt	r3, #8
   8595e:	4798      	blx	r3
   85960:	bd08      	pop	{r3, pc}
   85962:	bf00      	nop

00085964 <udi_msc_csw_send>:
	udi_msc_csw_send();
}


void udi_msc_csw_send(void)
{
   85964:	b510      	push	{r4, lr}
   85966:	b082      	sub	sp, #8
	// Sends CSW on IN endpoint
	if (!udd_ep_run(UDI_MSC_EP_IN, false,
   85968:	f645 23f1 	movw	r3, #23281	; 0x5af1
   8596c:	f2c0 0308 	movt	r3, #8
   85970:	9300      	str	r3, [sp, #0]
   85972:	f04f 0081 	mov.w	r0, #129	; 0x81
   85976:	f04f 0100 	mov.w	r1, #0
   8597a:	f240 2248 	movw	r2, #584	; 0x248
   8597e:	f2c2 0207 	movt	r2, #8199	; 0x2007
   85982:	f04f 030d 	mov.w	r3, #13
   85986:	f648 5411 	movw	r4, #36113	; 0x8d11
   8598a:	f2c0 0408 	movt	r4, #8
   8598e:	47a0      	blx	r4
   85990:	b950      	cbnz	r0, 859a8 <udi_msc_csw_send+0x44>
					(uint8_t *) & udi_msc_csw,
					sizeof(udi_msc_csw),
					udi_msc_csw_sent)) {
		// Endpoint not available
		// then restart CSW sent when endpoint IN STALL will be cleared
		udd_ep_wait_stall_clear(UDI_MSC_EP_IN, udi_msc_csw_send);
   85992:	f04f 0081 	mov.w	r0, #129	; 0x81
   85996:	f645 1165 	movw	r1, #22885	; 0x5965
   8599a:	f2c0 0108 	movt	r1, #8
   8599e:	f249 329d 	movw	r2, #37789	; 0x939d
   859a2:	f2c0 0208 	movt	r2, #8
   859a6:	4790      	blx	r2
	}
}
   859a8:	b002      	add	sp, #8
   859aa:	bd10      	pop	{r4, pc}

000859ac <udi_msc_csw_process>:

//---------------------------------------------
//------- Routines to process CSW packet

static void udi_msc_csw_process(void)
{
   859ac:	b508      	push	{r3, lr}
	if (0 != udi_msc_csw.dCSWDataResidue) {
   859ae:	f240 2348 	movw	r3, #584	; 0x248
   859b2:	f2c2 0307 	movt	r3, #8199	; 0x2007
   859b6:	6899      	ldr	r1, [r3, #8]
   859b8:	b171      	cbz	r1, 859d8 <udi_msc_csw_process+0x2c>
		// Residue not NULL
		// then STALL next request from USB host on corresponding endpoint
		if (udi_msc_cbw.bmCBWFlags & USB_CBW_DIRECTION_IN)
   859ba:	f241 42b4 	movw	r2, #5300	; 0x14b4
   859be:	f2c2 0207 	movt	r2, #8199	; 0x2007
   859c2:	f992 300c 	ldrsb.w	r3, [r2, #12]
   859c6:	2b00      	cmp	r3, #0
			udd_ep_set_halt(UDI_MSC_EP_IN);
   859c8:	bfb4      	ite	lt
   859ca:	2081      	movlt	r0, #129	; 0x81
		else
			udd_ep_set_halt(UDI_MSC_EP_OUT);
   859cc:	2002      	movge	r0, #2
   859ce:	f648 21f5 	movw	r1, #35573	; 0x8af5
   859d2:	f2c0 0108 	movt	r1, #8
   859d6:	4788      	blx	r1
	}
	// Prepare and send CSW
	udi_msc_csw.dCSWTag = udi_msc_cbw.dCBWTag;
   859d8:	f241 40b4 	movw	r0, #5300	; 0x14b4
   859dc:	f2c2 0007 	movt	r0, #8199	; 0x2007
   859e0:	6842      	ldr	r2, [r0, #4]
   859e2:	f240 2348 	movw	r3, #584	; 0x248
   859e6:	f2c2 0307 	movt	r3, #8199	; 0x2007
   859ea:	605a      	str	r2, [r3, #4]
	udi_msc_csw.dCSWDataResidue = cpu_to_le32(udi_msc_csw.dCSWDataResidue);
	udi_msc_csw_send();
   859ec:	f645 1165 	movw	r1, #22885	; 0x5965
   859f0:	f2c0 0108 	movt	r1, #8
   859f4:	4788      	blx	r1
   859f6:	bd08      	pop	{r3, pc}

000859f8 <udi_msc_cbw_validate>:
	}
}


static bool udi_msc_cbw_validate(uint32_t alloc_len, uint8_t dir_flag)
{
   859f8:	b508      	push	{r3, lr}
	 *  - Case  7: Hi < Di
	 *  - Case  8: Hi <> Do
	 *  - Case 10: Ho <> Di
	 *  - Case 13: Ho < Do
	 */
	if (((udi_msc_cbw.bmCBWFlags ^ dir_flag) & USB_CBW_DIRECTION_IN)
   859fa:	f241 43b4 	movw	r3, #5300	; 0x14b4
   859fe:	f2c2 0307 	movt	r3, #8199	; 0x2007
   85a02:	7b1a      	ldrb	r2, [r3, #12]
   85a04:	4051      	eors	r1, r2
   85a06:	f011 0f80 	tst.w	r1, #128	; 0x80
   85a0a:	d106      	bne.n	85a1a <udi_msc_cbw_validate+0x22>
			|| (udi_msc_csw.dCSWDataResidue < alloc_len)) {
   85a0c:	f240 2148 	movw	r1, #584	; 0x248
   85a10:	f2c2 0107 	movt	r1, #8199	; 0x2007
   85a14:	688b      	ldr	r3, [r1, #8]
   85a16:	4283      	cmp	r3, r0
   85a18:	d20c      	bcs.n	85a34 <udi_msc_cbw_validate+0x3c>
		udi_msc_sense_fail_cdb_invalid();
   85a1a:	f645 1049 	movw	r0, #22857	; 0x5949
   85a1e:	f2c0 0008 	movt	r0, #8
   85a22:	4780      	blx	r0
		udi_msc_csw_process();
   85a24:	f645 12ad 	movw	r2, #22957	; 0x59ad
   85a28:	f2c0 0208 	movt	r2, #8
   85a2c:	4790      	blx	r2
		return false;
   85a2e:	f04f 0000 	mov.w	r0, #0
   85a32:	bd08      	pop	{r3, pc}
	 *  - Case  4: Hi > Dn
	 *  - Case  5: Hi > Di
	 *  - Case  9: Ho > Dn
	 *  - Case 11: Ho > Do
	 */
	return true;
   85a34:	f04f 0001 	mov.w	r0, #1
}
   85a38:	bd08      	pop	{r3, pc}
   85a3a:	bf00      	nop

00085a3c <udi_msc_data_send>:

//---------------------------------------------
//------- Routines to process small data packet

static void udi_msc_data_send(uint8_t * buffer, uint8_t buf_size)
{
   85a3c:	b510      	push	{r4, lr}
   85a3e:	b082      	sub	sp, #8
   85a40:	4602      	mov	r2, r0
   85a42:	460b      	mov	r3, r1
	// Sends data on IN endpoint
	if (!udd_ep_run(UDI_MSC_EP_IN, true,
   85a44:	f645 217d 	movw	r1, #23165	; 0x5a7d
   85a48:	f2c0 0108 	movt	r1, #8
   85a4c:	9100      	str	r1, [sp, #0]
   85a4e:	f04f 0081 	mov.w	r0, #129	; 0x81
   85a52:	f04f 0101 	mov.w	r1, #1
   85a56:	f648 5411 	movw	r4, #36113	; 0x8d11
   85a5a:	f2c0 0408 	movt	r4, #8
   85a5e:	47a0      	blx	r4
   85a60:	b948      	cbnz	r0, 85a76 <udi_msc_data_send+0x3a>
					buffer, buf_size, udi_msc_data_sent)) {
		// If endpoint not available, then exit process command
		udi_msc_sense_fail_hardware();
   85a62:	f645 1331 	movw	r3, #22833	; 0x5931
   85a66:	f2c0 0308 	movt	r3, #8
   85a6a:	4798      	blx	r3
		udi_msc_csw_process();
   85a6c:	f645 10ad 	movw	r0, #22957	; 0x59ad
   85a70:	f2c0 0008 	movt	r0, #8
   85a74:	4780      	blx	r0
	}
}
   85a76:	b002      	add	sp, #8
   85a78:	bd10      	pop	{r4, pc}
   85a7a:	bf00      	nop

00085a7c <udi_msc_data_sent>:


static void udi_msc_data_sent(udd_ep_status_t status, iram_size_t nb_sent,
		udd_ep_id_t ep)
{
   85a7c:	b510      	push	{r4, lr}
   85a7e:	460c      	mov	r4, r1
	UNUSED(ep);
	if (UDD_EP_TRANSFER_OK != status) {
   85a80:	b980      	cbnz	r0, 85aa4 <udi_msc_data_sent+0x28>
		// Error protocol
		// Now wait MSC setup reset to relaunch CBW reception
		return;
	}
	// Update sense data
	udi_msc_sense_pass();
   85a82:	f645 0395 	movw	r3, #22677	; 0x5895
   85a86:	f2c0 0308 	movt	r3, #8
   85a8a:	4798      	blx	r3
	// Update CSW
	udi_msc_csw.dCSWDataResidue -= nb_sent;
   85a8c:	f240 2048 	movw	r0, #584	; 0x248
   85a90:	f2c2 0007 	movt	r0, #8199	; 0x2007
   85a94:	6882      	ldr	r2, [r0, #8]
   85a96:	1b14      	subs	r4, r2, r4
   85a98:	6084      	str	r4, [r0, #8]
	udi_msc_csw_process();
   85a9a:	f645 11ad 	movw	r1, #22957	; 0x59ad
   85a9e:	f2c0 0108 	movt	r1, #8
   85aa2:	4788      	blx	r1
   85aa4:	bd10      	pop	{r4, pc}
   85aa6:	bf00      	nop

00085aa8 <udi_msc_cbw_wait>:
	// If stall cleared then re-stall it. Only Setup MSC Reset can clear it
	udd_ep_wait_stall_clear(UDI_MSC_EP_IN, udi_msc_csw_invalid);
}

static void udi_msc_cbw_wait(void)
{
   85aa8:	b510      	push	{r4, lr}
   85aaa:	b082      	sub	sp, #8
	// Register buffer and callback on OUT endpoint
	if (!udd_ep_run(UDI_MSC_EP_OUT, true,
   85aac:	f645 5305 	movw	r3, #23813	; 0x5d05
   85ab0:	f2c0 0308 	movt	r3, #8
   85ab4:	9300      	str	r3, [sp, #0]
   85ab6:	f04f 0002 	mov.w	r0, #2
   85aba:	f04f 0101 	mov.w	r1, #1
   85abe:	f241 42b4 	movw	r2, #5300	; 0x14b4
   85ac2:	f2c2 0207 	movt	r2, #8199	; 0x2007
   85ac6:	f04f 031f 	mov.w	r3, #31
   85aca:	f648 5411 	movw	r4, #36113	; 0x8d11
   85ace:	f2c0 0408 	movt	r4, #8
   85ad2:	47a0      	blx	r4
   85ad4:	b950      	cbnz	r0, 85aec <udi_msc_cbw_wait+0x44>
					(uint8_t *) & udi_msc_cbw,
					sizeof(udi_msc_cbw),
					udi_msc_cbw_received)) {
		// OUT endpoint not available (halted), then wait a clear of halt.
		udd_ep_wait_stall_clear(UDI_MSC_EP_OUT, udi_msc_cbw_wait);
   85ad6:	f04f 0002 	mov.w	r0, #2
   85ada:	f645 21a9 	movw	r1, #23209	; 0x5aa9
   85ade:	f2c0 0108 	movt	r1, #8
   85ae2:	f249 329d 	movw	r2, #37789	; 0x939d
   85ae6:	f2c0 0208 	movt	r2, #8
   85aea:	4790      	blx	r2
	}
}
   85aec:	b002      	add	sp, #8
   85aee:	bd10      	pop	{r4, pc}

00085af0 <udi_msc_csw_sent>:
}


static void udi_msc_csw_sent(udd_ep_status_t status, iram_size_t nb_sent,
		udd_ep_id_t ep)
{
   85af0:	b508      	push	{r3, lr}
	UNUSED(ep);
	UNUSED(status);
	UNUSED(nb_sent);
	// CSW is sent or not
	// In all case, restart process and wait CBW
	udi_msc_cbw_wait();
   85af2:	f645 23a9 	movw	r3, #23209	; 0x5aa9
   85af6:	f2c0 0308 	movt	r3, #8
   85afa:	4798      	blx	r3
   85afc:	bd08      	pop	{r3, pc}
   85afe:	bf00      	nop

00085b00 <udi_msc_cbw_invalid>:

//---------------------------------------------
//------- Routines to process CBW packet

static void udi_msc_cbw_invalid(void)
{
   85b00:	b508      	push	{r3, lr}
	if (!udi_msc_b_cbw_invalid)
   85b02:	f241 43d4 	movw	r3, #5332	; 0x14d4
   85b06:	f2c2 0307 	movt	r3, #8199	; 0x2007
   85b0a:	7818      	ldrb	r0, [r3, #0]
   85b0c:	b188      	cbz	r0, 85b32 <udi_msc_cbw_invalid+0x32>
		return;	// Don't re-stall endpoint if error reseted by setup
	udd_ep_set_halt(UDI_MSC_EP_OUT);
   85b0e:	f04f 0002 	mov.w	r0, #2
   85b12:	f648 21f5 	movw	r1, #35573	; 0x8af5
   85b16:	f2c0 0108 	movt	r1, #8
   85b1a:	4788      	blx	r1
	// If stall cleared then re-stall it. Only Setup MSC Reset can clear it
	udd_ep_wait_stall_clear(UDI_MSC_EP_OUT, udi_msc_cbw_invalid);
   85b1c:	f04f 0002 	mov.w	r0, #2
   85b20:	f645 3101 	movw	r1, #23297	; 0x5b01
   85b24:	f2c0 0108 	movt	r1, #8
   85b28:	f249 329d 	movw	r2, #37789	; 0x939d
   85b2c:	f2c0 0208 	movt	r2, #8
   85b30:	4790      	blx	r2
   85b32:	bd08      	pop	{r3, pc}

00085b34 <udi_msc_csw_invalid>:
}

static void udi_msc_csw_invalid(void)
{
   85b34:	b508      	push	{r3, lr}
	if (!udi_msc_b_cbw_invalid)
   85b36:	f241 43d4 	movw	r3, #5332	; 0x14d4
   85b3a:	f2c2 0307 	movt	r3, #8199	; 0x2007
   85b3e:	7818      	ldrb	r0, [r3, #0]
   85b40:	b188      	cbz	r0, 85b66 <udi_msc_csw_invalid+0x32>
		return;	// Don't re-stall endpoint if error reseted by setup
	udd_ep_set_halt(UDI_MSC_EP_IN);
   85b42:	f04f 0081 	mov.w	r0, #129	; 0x81
   85b46:	f648 21f5 	movw	r1, #35573	; 0x8af5
   85b4a:	f2c0 0108 	movt	r1, #8
   85b4e:	4788      	blx	r1
	// If stall cleared then re-stall it. Only Setup MSC Reset can clear it
	udd_ep_wait_stall_clear(UDI_MSC_EP_IN, udi_msc_csw_invalid);
   85b50:	f04f 0081 	mov.w	r0, #129	; 0x81
   85b54:	f645 3135 	movw	r1, #23349	; 0x5b35
   85b58:	f2c0 0108 	movt	r1, #8
   85b5c:	f249 329d 	movw	r2, #37789	; 0x939d
   85b60:	f2c0 0208 	movt	r2, #8
   85b64:	4790      	blx	r2
   85b66:	bd08      	pop	{r3, pc}

00085b68 <udi_msc_spc_mode_sense>:
	udi_msc_csw_process();
}


static void udi_msc_spc_mode_sense(bool b_sense10)
{
   85b68:	b570      	push	{r4, r5, r6, lr}
	uint8_t wp;
	struct spc_control_page_info_execpt *ptr_mode;
	UDC_BSS(4)  static union sense_6_10 sense;

	// Clear all fields
	memset(&sense, 0, sizeof(sense));
   85b6a:	f241 41e0 	movw	r1, #5344	; 0x14e0
   85b6e:	f2c2 0107 	movt	r1, #8199	; 0x2007
   85b72:	f04f 0300 	mov.w	r3, #0
   85b76:	460a      	mov	r2, r1
   85b78:	f842 3b04 	str.w	r3, [r2], #4
   85b7c:	604b      	str	r3, [r1, #4]
   85b7e:	f102 0204 	add.w	r2, r2, #4
   85b82:	f842 3b04 	str.w	r3, [r2], #4
   85b86:	f842 3b04 	str.w	r3, [r2], #4
   85b8a:	6013      	str	r3, [r2, #0]

	// Initialize process
	if (b_sense10) {
   85b8c:	4606      	mov	r6, r0
   85b8e:	b148      	cbz	r0, 85ba4 <udi_msc_spc_mode_sense+0x3c>
		request_lgt = udi_msc_cbw.CDB[8];
   85b90:	f241 44b4 	movw	r4, #5300	; 0x14b4
   85b94:	f2c2 0407 	movt	r4, #8199	; 0x2007
   85b98:	7de5      	ldrb	r5, [r4, #23]
		ptr_mode = &sense.s10.sense_data;
   85b9a:	f101 0108 	add.w	r1, r1, #8
		data_sense_lgt = sizeof(struct scsi_mode_param_header10);
   85b9e:	f04f 0408 	mov.w	r4, #8
   85ba2:	e007      	b.n	85bb4 <udi_msc_spc_mode_sense+0x4c>
	} else {
		request_lgt = udi_msc_cbw.CDB[4];
   85ba4:	f241 40b4 	movw	r0, #5300	; 0x14b4
   85ba8:	f2c2 0007 	movt	r0, #8199	; 0x2007
   85bac:	7cc5      	ldrb	r5, [r0, #19]
		ptr_mode = &sense.s6.sense_data;
   85bae:	492b      	ldr	r1, [pc, #172]	; (85c5c <udi_msc_spc_mode_sense+0xf4>)
		data_sense_lgt = sizeof(struct scsi_mode_param_header6);
   85bb0:	f04f 0404 	mov.w	r4, #4
	}

	// No Block descriptor

	// Fill page(s)
	mode = udi_msc_cbw.CDB[2] & SCSI_MS_MODE_ALL;
   85bb4:	f241 43b4 	movw	r3, #5300	; 0x14b4
   85bb8:	f2c2 0307 	movt	r3, #8199	; 0x2007
   85bbc:	7c5a      	ldrb	r2, [r3, #17]
   85bbe:	f002 003f 	and.w	r0, r2, #63	; 0x3f
	if ((SCSI_MS_MODE_INFEXP == mode)
   85bc2:	281c      	cmp	r0, #28
   85bc4:	d001      	beq.n	85bca <udi_msc_spc_mode_sense+0x62>
			|| (SCSI_MS_MODE_ALL == mode)) {
   85bc6:	283f      	cmp	r0, #63	; 0x3f
   85bc8:	d10b      	bne.n	85be2 <udi_msc_spc_mode_sense+0x7a>
		// Informational exceptions control page (from SPC)
		ptr_mode->page_code =
   85bca:	f04f 031c 	mov.w	r3, #28
   85bce:	700b      	strb	r3, [r1, #0]
				SCSI_MS_MODE_INFEXP;
		ptr_mode->page_length =
   85bd0:	f04f 020a 	mov.w	r2, #10
   85bd4:	704a      	strb	r2, [r1, #1]
				SPC_MP_INFEXP_PAGE_LENGTH;
		ptr_mode->mrie =
   85bd6:	f04f 0005 	mov.w	r0, #5
   85bda:	70c8      	strb	r0, [r1, #3]
				SPC_MP_INFEXP_MRIE_NO_SENSE;
		data_sense_lgt += sizeof(struct spc_control_page_info_execpt);
   85bdc:	f104 040c 	add.w	r4, r4, #12
   85be0:	b2e4      	uxtb	r4, r4
   85be2:	42ac      	cmp	r4, r5
   85be4:	bf38      	it	cc
   85be6:	4625      	movcc	r5, r4
	}
	// Can't send more than mode sense data length
	if (request_lgt > data_sense_lgt)
		request_lgt = data_sense_lgt;
	if (!udi_msc_cbw_validate(request_lgt, USB_CBW_DIRECTION_IN))
   85be8:	4628      	mov	r0, r5
   85bea:	f04f 0180 	mov.w	r1, #128	; 0x80
   85bee:	f645 13f9 	movw	r3, #23033	; 0x59f9
   85bf2:	f2c0 0308 	movt	r3, #8
   85bf6:	4798      	blx	r3
   85bf8:	b370      	cbz	r0, 85c58 <udi_msc_spc_mode_sense+0xf0>
		return;

	// Fill mode parameter header length
	wp = (mem_wr_protect(udi_msc_cbw.bCBWLUN)) ? SCSI_MS_SBC_WP : 0;
   85bfa:	f241 41b4 	movw	r1, #5300	; 0x14b4
   85bfe:	f2c2 0107 	movt	r1, #8199	; 0x2007
   85c02:	7b48      	ldrb	r0, [r1, #13]
   85c04:	f644 62c9 	movw	r2, #20169	; 0x4ec9
   85c08:	f2c0 0208 	movt	r2, #8
   85c0c:	4790      	blx	r2
   85c0e:	2800      	cmp	r0, #0
   85c10:	bf14      	ite	ne
   85c12:	2080      	movne	r0, #128	; 0x80
   85c14:	2000      	moveq	r0, #0

	if (b_sense10) {
   85c16:	b16e      	cbz	r6, 85c34 <udi_msc_spc_mode_sense+0xcc>
		sense.s10.header.mode_data_length =
				cpu_to_be16((data_sense_lgt - 2));
   85c18:	f1a4 0402 	sub.w	r4, r4, #2
   85c1c:	b2a4      	uxth	r4, r4

	// Fill mode parameter header length
	wp = (mem_wr_protect(udi_msc_cbw.bCBWLUN)) ? SCSI_MS_SBC_WP : 0;

	if (b_sense10) {
		sense.s10.header.mode_data_length =
   85c1e:	f241 41e0 	movw	r1, #5344	; 0x14e0
   85c22:	f2c2 0107 	movt	r1, #8199	; 0x2007
				cpu_to_be16((data_sense_lgt - 2));
   85c26:	ea4f 2214 	mov.w	r2, r4, lsr #8
   85c2a:	ea42 2404 	orr.w	r4, r2, r4, lsl #8

	// Fill mode parameter header length
	wp = (mem_wr_protect(udi_msc_cbw.bCBWLUN)) ? SCSI_MS_SBC_WP : 0;

	if (b_sense10) {
		sense.s10.header.mode_data_length =
   85c2e:	800c      	strh	r4, [r1, #0]
				cpu_to_be16((data_sense_lgt - 2));
		//sense.s10.header.medium_type                 = 0;
		sense.s10.header.device_specific_parameter = wp;
   85c30:	70c8      	strb	r0, [r1, #3]
   85c32:	e007      	b.n	85c44 <udi_msc_spc_mode_sense+0xdc>
		//sense.s10.header.block_descriptor_length     = 0;
	} else {
		sense.s6.header.mode_data_length = data_sense_lgt - 1;
   85c34:	f241 43e0 	movw	r3, #5344	; 0x14e0
   85c38:	f2c2 0307 	movt	r3, #8199	; 0x2007
   85c3c:	f104 34ff 	add.w	r4, r4, #4294967295
   85c40:	701c      	strb	r4, [r3, #0]
		//sense.s6.header.medium_type                  = 0;
		sense.s6.header.device_specific_parameter = wp;
   85c42:	7098      	strb	r0, [r3, #2]
		//sense.s6.header.block_descriptor_length      = 0;
	}

	// Send mode sense data
	udi_msc_data_send((uint8_t *) & sense, request_lgt);
   85c44:	f241 40e0 	movw	r0, #5344	; 0x14e0
   85c48:	f2c2 0007 	movt	r0, #8199	; 0x2007
   85c4c:	4629      	mov	r1, r5
   85c4e:	f645 233d 	movw	r3, #23101	; 0x5a3d
   85c52:	f2c0 0308 	movt	r3, #8
   85c56:	4798      	blx	r3
   85c58:	bd70      	pop	{r4, r5, r6, pc}
   85c5a:	bf00      	nop
   85c5c:	200714e4 	.word	0x200714e4

00085c60 <udi_msc_sbc_trans>:
			sizeof(udi_msc_capacity));
}


static void udi_msc_sbc_trans(bool b_read)
{
   85c60:	b510      	push	{r4, lr}
	uint32_t trans_size;

	if (!b_read) {
   85c62:	4604      	mov	r4, r0
   85c64:	b9d8      	cbnz	r0, 85c9e <udi_msc_sbc_trans+0x3e>
		// Write operation then check Write Protect
		if (mem_wr_protect(udi_msc_cbw.bCBWLUN)) {
   85c66:	f241 43b4 	movw	r3, #5300	; 0x14b4
   85c6a:	f2c2 0307 	movt	r3, #8199	; 0x2007
   85c6e:	7b58      	ldrb	r0, [r3, #13]
   85c70:	f644 61c9 	movw	r1, #20169	; 0x4ec9
   85c74:	f2c0 0108 	movt	r1, #8
   85c78:	4788      	blx	r1
   85c7a:	b180      	cbz	r0, 85c9e <udi_msc_sbc_trans+0x3e>
			SCSI_ASC_NO_ADDITIONAL_SENSE_INFO, 0);
}

static void udi_msc_sense_fail_protected(void)
{
	udi_msc_sense_fail(SCSI_SK_DATA_PROTECT, SCSI_ASC_WRITE_PROTECTED, 0);
   85c7c:	f04f 0007 	mov.w	r0, #7
   85c80:	f44f 511c 	mov.w	r1, #9984	; 0x2700
   85c84:	f04f 0200 	mov.w	r2, #0
   85c88:	f645 03b1 	movw	r3, #22705	; 0x58b1
   85c8c:	f2c0 0308 	movt	r3, #8
   85c90:	4798      	blx	r3
	if (!b_read) {
		// Write operation then check Write Protect
		if (mem_wr_protect(udi_msc_cbw.bCBWLUN)) {
			// Write not authorized
			udi_msc_sense_fail_protected();
			udi_msc_csw_process();
   85c92:	f645 12ad 	movw	r2, #22957	; 0x59ad
   85c96:	f2c0 0208 	movt	r2, #8
   85c9a:	4790      	blx	r2
			return;
   85c9c:	bd10      	pop	{r4, pc}
		}
	}
	// Read/Write command fields (address and number of block)
	MSB0(udi_msc_addr) = udi_msc_cbw.CDB[2];
   85c9e:	f241 42f4 	movw	r2, #5364	; 0x14f4
   85ca2:	f2c2 0207 	movt	r2, #8199	; 0x2007
   85ca6:	f241 40b4 	movw	r0, #5300	; 0x14b4
   85caa:	f2c2 0007 	movt	r0, #8199	; 0x2007
   85cae:	7c43      	ldrb	r3, [r0, #17]
   85cb0:	70d3      	strb	r3, [r2, #3]
	MSB1(udi_msc_addr) = udi_msc_cbw.CDB[3];
   85cb2:	7c81      	ldrb	r1, [r0, #18]
   85cb4:	7091      	strb	r1, [r2, #2]
	MSB2(udi_msc_addr) = udi_msc_cbw.CDB[4];
   85cb6:	7cc3      	ldrb	r3, [r0, #19]
   85cb8:	7053      	strb	r3, [r2, #1]
	MSB3(udi_msc_addr) = udi_msc_cbw.CDB[5];
   85cba:	7d01      	ldrb	r1, [r0, #20]
   85cbc:	7011      	strb	r1, [r2, #0]
	MSB(udi_msc_nb_block) = udi_msc_cbw.CDB[7];
   85cbe:	f241 520e 	movw	r2, #5390	; 0x150e
   85cc2:	f2c2 0207 	movt	r2, #8199	; 0x2007
   85cc6:	7d83      	ldrb	r3, [r0, #22]
   85cc8:	7053      	strb	r3, [r2, #1]
	LSB(udi_msc_nb_block) = udi_msc_cbw.CDB[8];
   85cca:	7dc0      	ldrb	r0, [r0, #23]
   85ccc:	7010      	strb	r0, [r2, #0]

	// Compute number of byte to transfer and valid it
	trans_size = (uint32_t) udi_msc_nb_block *UDI_MSC_BLOCK_SIZE;
   85cce:	8811      	ldrh	r1, [r2, #0]
	if (!udi_msc_cbw_validate(trans_size,
   85cd0:	ea4f 2041 	mov.w	r0, r1, lsl #9
   85cd4:	2c00      	cmp	r4, #0
   85cd6:	bf14      	ite	ne
   85cd8:	2180      	movne	r1, #128	; 0x80
   85cda:	2100      	moveq	r1, #0
   85cdc:	f645 12f9 	movw	r2, #23033	; 0x59f9
   85ce0:	f2c0 0208 	movt	r2, #8
   85ce4:	4790      	blx	r2
   85ce6:	b158      	cbz	r0, 85d00 <udi_msc_sbc_trans+0xa0>
					(b_read) ? USB_CBW_DIRECTION_IN :
					USB_CBW_DIRECTION_OUT))
		return;

	// Record transfer request to do it in a task and not under interrupt
	udi_msc_b_read = b_read;
   85ce8:	f241 530c 	movw	r3, #5388	; 0x150c
   85cec:	f2c2 0307 	movt	r3, #8199	; 0x2007
   85cf0:	701c      	strb	r4, [r3, #0]
	udi_msc_b_trans_req = true;
   85cf2:	f241 40b0 	movw	r0, #5296	; 0x14b0
   85cf6:	f2c2 0007 	movt	r0, #8199	; 0x2007
   85cfa:	f04f 0101 	mov.w	r1, #1
   85cfe:	7001      	strb	r1, [r0, #0]
   85d00:	bd10      	pop	{r4, pc}
   85d02:	bf00      	nop

00085d04 <udi_msc_cbw_received>:
}


static void udi_msc_cbw_received(udd_ep_status_t status,
		iram_size_t nb_received, udd_ep_id_t ep)
{
   85d04:	b570      	push	{r4, r5, r6, lr}
	UNUSED(ep);
	// Check status of transfer
	if (UDD_EP_TRANSFER_OK != status) {
   85d06:	2800      	cmp	r0, #0
   85d08:	f040 82b8 	bne.w	8627c <udi_msc_cbw_received+0x578>
		// Now wait MSC setup reset to relaunch CBW reception
		return;
	}
	// Check CBW integrity:
	// transfer status/CBW length/CBW signature
	if ((sizeof(udi_msc_cbw) != nb_received)
   85d0c:	291f      	cmp	r1, #31
   85d0e:	d10a      	bne.n	85d26 <udi_msc_cbw_received+0x22>
			|| (udi_msc_cbw.dCBWSignature !=
   85d10:	f245 3355 	movw	r3, #21333	; 0x5355
   85d14:	f2c4 3342 	movt	r3, #17218	; 0x4342
   85d18:	f241 42b4 	movw	r2, #5300	; 0x14b4
   85d1c:	f2c2 0207 	movt	r2, #8199	; 0x2007
   85d20:	6810      	ldr	r0, [r2, #0]
   85d22:	4298      	cmp	r0, r3
   85d24:	d011      	beq.n	85d4a <udi_msc_cbw_received+0x46>
					CPU_TO_BE32(USB_CBW_SIGNATURE))) {
		// (5.2.1) Devices receiving a CBW with an invalid signature should stall
		// further traffic on the Bulk In pipe, and either stall further traffic
		// or accept and discard further traffic on the Bulk Out pipe, until
		// reset recovery.
		udi_msc_b_cbw_invalid = true;
   85d26:	f241 43d4 	movw	r3, #5332	; 0x14d4
   85d2a:	f2c2 0307 	movt	r3, #8199	; 0x2007
   85d2e:	f04f 0201 	mov.w	r2, #1
   85d32:	701a      	strb	r2, [r3, #0]
		udi_msc_cbw_invalid();
   85d34:	f645 3101 	movw	r1, #23297	; 0x5b01
   85d38:	f2c0 0108 	movt	r1, #8
   85d3c:	4788      	blx	r1
		udi_msc_csw_invalid();
   85d3e:	f645 3035 	movw	r0, #23349	; 0x5b35
   85d42:	f2c0 0008 	movt	r0, #8
   85d46:	4780      	blx	r0
		return;
   85d48:	bd70      	pop	{r4, r5, r6, pc}
	}
	// Check LUN asked
	udi_msc_cbw.bCBWLUN &= USB_CBW_LUN_MASK;
   85d4a:	f241 41b4 	movw	r1, #5300	; 0x14b4
   85d4e:	f2c2 0107 	movt	r1, #8199	; 0x2007
   85d52:	7b4b      	ldrb	r3, [r1, #13]
   85d54:	f003 000f 	and.w	r0, r3, #15
   85d58:	7348      	strb	r0, [r1, #13]
	if (udi_msc_cbw.bCBWLUN > udi_msc_nb_lun) {
   85d5a:	f241 42ac 	movw	r2, #5292	; 0x14ac
   85d5e:	f2c2 0207 	movt	r2, #8199	; 0x2007
   85d62:	7811      	ldrb	r1, [r2, #0]
   85d64:	4281      	cmp	r1, r0
   85d66:	d20a      	bcs.n	85d7e <udi_msc_cbw_received+0x7a>
		// Bad LUN, then stop command process
		udi_msc_sense_fail_cdb_invalid();
   85d68:	f645 1149 	movw	r1, #22857	; 0x5949
   85d6c:	f2c0 0108 	movt	r1, #8
   85d70:	4788      	blx	r1
		udi_msc_csw_process();
   85d72:	f645 10ad 	movw	r0, #22957	; 0x59ad
   85d76:	f2c0 0008 	movt	r0, #8
   85d7a:	4780      	blx	r0
		return;
   85d7c:	bd70      	pop	{r4, r5, r6, pc}
	}
	// Prepare CSW residue field with the size requested
	udi_msc_csw.dCSWDataResidue =
			le32_to_cpu(udi_msc_cbw.dCBWDataTransferLength);
   85d7e:	f241 43b4 	movw	r3, #5300	; 0x14b4
   85d82:	f2c2 0307 	movt	r3, #8199	; 0x2007
		udi_msc_sense_fail_cdb_invalid();
		udi_msc_csw_process();
		return;
	}
	// Prepare CSW residue field with the size requested
	udi_msc_csw.dCSWDataResidue =
   85d86:	689a      	ldr	r2, [r3, #8]
   85d88:	f240 2148 	movw	r1, #584	; 0x248
   85d8c:	f2c2 0107 	movt	r1, #8199	; 0x2007
   85d90:	608a      	str	r2, [r1, #8]
			le32_to_cpu(udi_msc_cbw.dCBWDataTransferLength);

	// Decode opcode
	switch (udi_msc_cbw.CDB[0]) {
   85d92:	7bdb      	ldrb	r3, [r3, #15]
   85d94:	2b5a      	cmp	r3, #90	; 0x5a
   85d96:	f200 825a 	bhi.w	8624e <udi_msc_cbw_received+0x54a>
   85d9a:	e8df f013 	tbh	[pc, r3, lsl #1]
   85d9e:	01a6      	.short	0x01a6
   85da0:	02580258 	.word	0x02580258
   85da4:	0258005b 	.word	0x0258005b
   85da8:	02580258 	.word	0x02580258
   85dac:	02580258 	.word	0x02580258
   85db0:	02580258 	.word	0x02580258
   85db4:	02580258 	.word	0x02580258
   85db8:	02580258 	.word	0x02580258
   85dbc:	02580258 	.word	0x02580258
   85dc0:	00790258 	.word	0x00790258
   85dc4:	02580258 	.word	0x02580258
   85dc8:	02580258 	.word	0x02580258
   85dcc:	02580258 	.word	0x02580258
   85dd0:	01960258 	.word	0x01960258
   85dd4:	02580209 	.word	0x02580209
   85dd8:	02260258 	.word	0x02260258
   85ddc:	02580258 	.word	0x02580258
   85de0:	02580258 	.word	0x02580258
   85de4:	02580258 	.word	0x02580258
   85de8:	025801ce 	.word	0x025801ce
   85dec:	02480258 	.word	0x02480258
   85df0:	02500258 	.word	0x02500258
   85df4:	02580258 	.word	0x02580258
   85df8:	02580258 	.word	0x02580258
   85dfc:	0258023d 	.word	0x0258023d
   85e00:	02580258 	.word	0x02580258
   85e04:	02580258 	.word	0x02580258
   85e08:	02580258 	.word	0x02580258
   85e0c:	02580258 	.word	0x02580258
   85e10:	02580258 	.word	0x02580258
   85e14:	02580258 	.word	0x02580258
   85e18:	02580258 	.word	0x02580258
   85e1c:	02580258 	.word	0x02580258
   85e20:	02580258 	.word	0x02580258
   85e24:	02580258 	.word	0x02580258
   85e28:	02580258 	.word	0x02580258
   85e2c:	02580258 	.word	0x02580258
   85e30:	02580258 	.word	0x02580258
   85e34:	02580258 	.word	0x02580258
   85e38:	02580258 	.word	0x02580258
   85e3c:	02580258 	.word	0x02580258
   85e40:	02580258 	.word	0x02580258
   85e44:	02580258 	.word	0x02580258
   85e48:	02580258 	.word	0x02580258
   85e4c:	02580258 	.word	0x02580258
   85e50:	019e0258 	.word	0x019e0258
//---------------------------------------------
//------- Routines manage SCSI Commands

static void udi_msc_spc_requestsense(void)
{
	uint8_t length = udi_msc_cbw.CDB[4];
   85e54:	f241 44b4 	movw	r4, #5300	; 0x14b4
   85e58:	f2c2 0407 	movt	r4, #8199	; 0x2007
   85e5c:	7ce4      	ldrb	r4, [r4, #19]
   85e5e:	2c12      	cmp	r4, #18
   85e60:	bf28      	it	cs
   85e62:	2412      	movcs	r4, #18

	// Can't send more than sense data length
	if (length > sizeof(udi_msc_sense))
		length = sizeof(udi_msc_sense);

	if (!udi_msc_cbw_validate(length, USB_CBW_DIRECTION_IN))
   85e64:	4620      	mov	r0, r4
   85e66:	f04f 0180 	mov.w	r1, #128	; 0x80
   85e6a:	f645 12f9 	movw	r2, #23033	; 0x59f9
   85e6e:	f2c0 0208 	movt	r2, #8
   85e72:	4790      	blx	r2
   85e74:	2800      	cmp	r0, #0
   85e76:	f000 8201 	beq.w	8627c <udi_msc_cbw_received+0x578>
		return;
	// Send sense data
	udi_msc_data_send((uint8_t*)&udi_msc_sense, length);
   85e7a:	f241 40f8 	movw	r0, #5368	; 0x14f8
   85e7e:	f2c2 0007 	movt	r0, #8199	; 0x2007
   85e82:	4621      	mov	r1, r4
   85e84:	f645 233d 	movw	r3, #23101	; 0x5a3d
   85e88:	f2c0 0308 	movt	r3, #8
   85e8c:	4798      	blx	r3
   85e8e:	bd70      	pop	{r4, r5, r6, pc}
		.addl_len = SCSI_INQ_ADDL_LEN(sizeof(struct scsi_inquiry_data)),
		.vendor_id = {UDI_MSC_GLOBAL_VENDOR_ID},
		.product_rev = {UDI_MSC_GLOBAL_PRODUCT_VERSION},
	};

	length = udi_msc_cbw.CDB[4];
   85e90:	f241 44b4 	movw	r4, #5300	; 0x14b4
   85e94:	f2c2 0407 	movt	r4, #8199	; 0x2007
   85e98:	7ce4      	ldrb	r4, [r4, #19]
   85e9a:	2c24      	cmp	r4, #36	; 0x24
   85e9c:	bf28      	it	cs
   85e9e:	2424      	movcs	r4, #36	; 0x24

	// Can't send more than inquiry data length
	if (length > sizeof(udi_msc_inquiry_data))
		length = sizeof(udi_msc_inquiry_data);

	if (!udi_msc_cbw_validate(length, USB_CBW_DIRECTION_IN))
   85ea0:	4620      	mov	r0, r4
   85ea2:	f04f 0180 	mov.w	r1, #128	; 0x80
   85ea6:	f645 12f9 	movw	r2, #23033	; 0x59f9
   85eaa:	f2c0 0208 	movt	r2, #8
   85eae:	4790      	blx	r2
   85eb0:	2800      	cmp	r0, #0
   85eb2:	f000 81e3 	beq.w	8627c <udi_msc_cbw_received+0x578>
		return;
	if ((0 != (udi_msc_cbw.CDB[1] & (SCSI_INQ_REQ_EVPD | SCSI_INQ_REQ_CMDT)))
   85eb6:	f241 40b4 	movw	r0, #5300	; 0x14b4
   85eba:	f2c2 0007 	movt	r0, #8199	; 0x2007
   85ebe:	7c01      	ldrb	r1, [r0, #16]
   85ec0:	f011 0f03 	tst.w	r1, #3
   85ec4:	d105      	bne.n	85ed2 <udi_msc_cbw_received+0x1ce>
			|| (0 != udi_msc_cbw.CDB[2])) {
   85ec6:	f241 43b4 	movw	r3, #5300	; 0x14b4
   85eca:	f2c2 0307 	movt	r3, #8199	; 0x2007
   85ece:	7c5a      	ldrb	r2, [r3, #17]
   85ed0:	b152      	cbz	r2, 85ee8 <udi_msc_cbw_received+0x1e4>
		// CMDT and EPVD bits are not at 0
		// PAGE or OPERATION CODE fields are not empty
		//  = No standard inquiry asked
		udi_msc_sense_fail_cdb_invalid(); // Command is unsupported
   85ed2:	f645 1149 	movw	r1, #22857	; 0x5949
   85ed6:	f2c0 0108 	movt	r1, #8
   85eda:	4788      	blx	r1
		udi_msc_csw_process();
   85edc:	f645 13ad 	movw	r3, #22957	; 0x59ad
   85ee0:	f2c0 0308 	movt	r3, #8
   85ee4:	4798      	blx	r3
   85ee6:	bd70      	pop	{r4, r5, r6, pc}
		return;
	}

	udi_msc_inquiry_data.flags1 = mem_removal(udi_msc_cbw.bCBWLUN) ?
   85ee8:	f241 45b4 	movw	r5, #5300	; 0x14b4
   85eec:	f2c2 0507 	movt	r5, #8199	; 0x2007
   85ef0:	7b68      	ldrb	r0, [r5, #13]
   85ef2:	f644 66e1 	movw	r6, #20193	; 0x4ee1
   85ef6:	f2c0 0608 	movt	r6, #8
   85efa:	47b0      	blx	r6
   85efc:	2800      	cmp	r0, #0
   85efe:	bf14      	ite	ne
   85f00:	2080      	movne	r0, #128	; 0x80
   85f02:	2000      	moveq	r0, #0
   85f04:	f240 260c 	movw	r6, #524	; 0x20c
   85f08:	f2c2 0607 	movt	r6, #8199	; 0x2007
   85f0c:	7070      	strb	r0, [r6, #1]
			SCSI_INQ_RMB : 0;

	//* Fill product ID field
	// Copy name in product id field
	memcpy(udi_msc_inquiry_data.product_id,
			mem_name(udi_msc_cbw.bCBWLUN)+1, // To remove first '"'
   85f0e:	f241 41b4 	movw	r1, #5300	; 0x14b4
   85f12:	f2c2 0107 	movt	r1, #8199	; 0x2007
   85f16:	7b48      	ldrb	r0, [r1, #13]
   85f18:	f644 63f9 	movw	r3, #20217	; 0x4ef9
   85f1c:	f2c0 0308 	movt	r3, #8
   85f20:	4798      	blx	r3
	udi_msc_inquiry_data.flags1 = mem_removal(udi_msc_cbw.bCBWLUN) ?
			SCSI_INQ_RMB : 0;

	//* Fill product ID field
	// Copy name in product id field
	memcpy(udi_msc_inquiry_data.product_id,
   85f22:	f106 0510 	add.w	r5, r6, #16
   85f26:	4603      	mov	r3, r0
   85f28:	f853 0f01 	ldr.w	r0, [r3, #1]!
   85f2c:	6859      	ldr	r1, [r3, #4]
   85f2e:	689a      	ldr	r2, [r3, #8]
   85f30:	68db      	ldr	r3, [r3, #12]
   85f32:	c50f      	stmia	r5!, {r0, r1, r2, r3}
			sizeof(udi_msc_inquiry_data.product_id));

	// Search end of name '/0' or '"'
	i = 0;
	while (sizeof(udi_msc_inquiry_data.product_id) != i) {
		if ((0 == udi_msc_inquiry_data.product_id[i])
   85f34:	7c32      	ldrb	r2, [r6, #16]
   85f36:	2a00      	cmp	r2, #0
   85f38:	f000 819a 	beq.w	86270 <udi_msc_cbw_received+0x56c>
				|| ('"' == udi_msc_inquiry_data.product_id[i])) {
   85f3c:	2a22      	cmp	r2, #34	; 0x22
   85f3e:	f000 819a 	beq.w	86276 <udi_msc_cbw_received+0x572>
			sizeof(udi_msc_inquiry_data.product_id));

	// Search end of name '/0' or '"'
	i = 0;
	while (sizeof(udi_msc_inquiry_data.product_id) != i) {
		if ((0 == udi_msc_inquiry_data.product_id[i])
   85f42:	7c71      	ldrb	r1, [r6, #17]
   85f44:	2900      	cmp	r1, #0
   85f46:	d03e      	beq.n	85fc6 <udi_msc_cbw_received+0x2c2>
				|| ('"' == udi_msc_inquiry_data.product_id[i])) {
   85f48:	2922      	cmp	r1, #34	; 0x22
   85f4a:	d06b      	beq.n	86024 <udi_msc_cbw_received+0x320>
			sizeof(udi_msc_inquiry_data.product_id));

	// Search end of name '/0' or '"'
	i = 0;
	while (sizeof(udi_msc_inquiry_data.product_id) != i) {
		if ((0 == udi_msc_inquiry_data.product_id[i])
   85f4c:	7cb2      	ldrb	r2, [r6, #18]
   85f4e:	2a00      	cmp	r2, #0
   85f50:	d03c      	beq.n	85fcc <udi_msc_cbw_received+0x2c8>
				|| ('"' == udi_msc_inquiry_data.product_id[i])) {
   85f52:	2a22      	cmp	r2, #34	; 0x22
   85f54:	d069      	beq.n	8602a <udi_msc_cbw_received+0x326>
			sizeof(udi_msc_inquiry_data.product_id));

	// Search end of name '/0' or '"'
	i = 0;
	while (sizeof(udi_msc_inquiry_data.product_id) != i) {
		if ((0 == udi_msc_inquiry_data.product_id[i])
   85f56:	7cf1      	ldrb	r1, [r6, #19]
   85f58:	2900      	cmp	r1, #0
   85f5a:	d03a      	beq.n	85fd2 <udi_msc_cbw_received+0x2ce>
				|| ('"' == udi_msc_inquiry_data.product_id[i])) {
   85f5c:	2922      	cmp	r1, #34	; 0x22
   85f5e:	d067      	beq.n	86030 <udi_msc_cbw_received+0x32c>
			sizeof(udi_msc_inquiry_data.product_id));

	// Search end of name '/0' or '"'
	i = 0;
	while (sizeof(udi_msc_inquiry_data.product_id) != i) {
		if ((0 == udi_msc_inquiry_data.product_id[i])
   85f60:	7d32      	ldrb	r2, [r6, #20]
   85f62:	2a00      	cmp	r2, #0
   85f64:	d038      	beq.n	85fd8 <udi_msc_cbw_received+0x2d4>
				|| ('"' == udi_msc_inquiry_data.product_id[i])) {
   85f66:	2a22      	cmp	r2, #34	; 0x22
   85f68:	d065      	beq.n	86036 <udi_msc_cbw_received+0x332>
			sizeof(udi_msc_inquiry_data.product_id));

	// Search end of name '/0' or '"'
	i = 0;
	while (sizeof(udi_msc_inquiry_data.product_id) != i) {
		if ((0 == udi_msc_inquiry_data.product_id[i])
   85f6a:	7d71      	ldrb	r1, [r6, #21]
   85f6c:	2900      	cmp	r1, #0
   85f6e:	d036      	beq.n	85fde <udi_msc_cbw_received+0x2da>
				|| ('"' == udi_msc_inquiry_data.product_id[i])) {
   85f70:	2922      	cmp	r1, #34	; 0x22
   85f72:	d063      	beq.n	8603c <udi_msc_cbw_received+0x338>
			sizeof(udi_msc_inquiry_data.product_id));

	// Search end of name '/0' or '"'
	i = 0;
	while (sizeof(udi_msc_inquiry_data.product_id) != i) {
		if ((0 == udi_msc_inquiry_data.product_id[i])
   85f74:	7db2      	ldrb	r2, [r6, #22]
   85f76:	b3aa      	cbz	r2, 85fe4 <udi_msc_cbw_received+0x2e0>
				|| ('"' == udi_msc_inquiry_data.product_id[i])) {
   85f78:	2a22      	cmp	r2, #34	; 0x22
   85f7a:	d062      	beq.n	86042 <udi_msc_cbw_received+0x33e>
			sizeof(udi_msc_inquiry_data.product_id));

	// Search end of name '/0' or '"'
	i = 0;
	while (sizeof(udi_msc_inquiry_data.product_id) != i) {
		if ((0 == udi_msc_inquiry_data.product_id[i])
   85f7c:	7df1      	ldrb	r1, [r6, #23]
   85f7e:	b3a1      	cbz	r1, 85fea <udi_msc_cbw_received+0x2e6>
				|| ('"' == udi_msc_inquiry_data.product_id[i])) {
   85f80:	2922      	cmp	r1, #34	; 0x22
   85f82:	d061      	beq.n	86048 <udi_msc_cbw_received+0x344>
			sizeof(udi_msc_inquiry_data.product_id));

	// Search end of name '/0' or '"'
	i = 0;
	while (sizeof(udi_msc_inquiry_data.product_id) != i) {
		if ((0 == udi_msc_inquiry_data.product_id[i])
   85f84:	7e32      	ldrb	r2, [r6, #24]
   85f86:	b39a      	cbz	r2, 85ff0 <udi_msc_cbw_received+0x2ec>
				|| ('"' == udi_msc_inquiry_data.product_id[i])) {
   85f88:	2a22      	cmp	r2, #34	; 0x22
   85f8a:	d060      	beq.n	8604e <udi_msc_cbw_received+0x34a>
			sizeof(udi_msc_inquiry_data.product_id));

	// Search end of name '/0' or '"'
	i = 0;
	while (sizeof(udi_msc_inquiry_data.product_id) != i) {
		if ((0 == udi_msc_inquiry_data.product_id[i])
   85f8c:	7e71      	ldrb	r1, [r6, #25]
   85f8e:	b391      	cbz	r1, 85ff6 <udi_msc_cbw_received+0x2f2>
				|| ('"' == udi_msc_inquiry_data.product_id[i])) {
   85f90:	2922      	cmp	r1, #34	; 0x22
   85f92:	d05f      	beq.n	86054 <udi_msc_cbw_received+0x350>
			sizeof(udi_msc_inquiry_data.product_id));

	// Search end of name '/0' or '"'
	i = 0;
	while (sizeof(udi_msc_inquiry_data.product_id) != i) {
		if ((0 == udi_msc_inquiry_data.product_id[i])
   85f94:	7eb2      	ldrb	r2, [r6, #26]
   85f96:	b38a      	cbz	r2, 85ffc <udi_msc_cbw_received+0x2f8>
				|| ('"' == udi_msc_inquiry_data.product_id[i])) {
   85f98:	2a22      	cmp	r2, #34	; 0x22
   85f9a:	d05e      	beq.n	8605a <udi_msc_cbw_received+0x356>
			sizeof(udi_msc_inquiry_data.product_id));

	// Search end of name '/0' or '"'
	i = 0;
	while (sizeof(udi_msc_inquiry_data.product_id) != i) {
		if ((0 == udi_msc_inquiry_data.product_id[i])
   85f9c:	7ef1      	ldrb	r1, [r6, #27]
   85f9e:	b381      	cbz	r1, 86002 <udi_msc_cbw_received+0x2fe>
				|| ('"' == udi_msc_inquiry_data.product_id[i])) {
   85fa0:	2922      	cmp	r1, #34	; 0x22
   85fa2:	d05d      	beq.n	86060 <udi_msc_cbw_received+0x35c>
			sizeof(udi_msc_inquiry_data.product_id));

	// Search end of name '/0' or '"'
	i = 0;
	while (sizeof(udi_msc_inquiry_data.product_id) != i) {
		if ((0 == udi_msc_inquiry_data.product_id[i])
   85fa4:	7f32      	ldrb	r2, [r6, #28]
   85fa6:	b37a      	cbz	r2, 86008 <udi_msc_cbw_received+0x304>
				|| ('"' == udi_msc_inquiry_data.product_id[i])) {
   85fa8:	2a22      	cmp	r2, #34	; 0x22
   85faa:	d05c      	beq.n	86066 <udi_msc_cbw_received+0x362>
			sizeof(udi_msc_inquiry_data.product_id));

	// Search end of name '/0' or '"'
	i = 0;
	while (sizeof(udi_msc_inquiry_data.product_id) != i) {
		if ((0 == udi_msc_inquiry_data.product_id[i])
   85fac:	7f71      	ldrb	r1, [r6, #29]
   85fae:	b371      	cbz	r1, 8600e <udi_msc_cbw_received+0x30a>
				|| ('"' == udi_msc_inquiry_data.product_id[i])) {
   85fb0:	2922      	cmp	r1, #34	; 0x22
   85fb2:	d05b      	beq.n	8606c <udi_msc_cbw_received+0x368>
			sizeof(udi_msc_inquiry_data.product_id));

	// Search end of name '/0' or '"'
	i = 0;
	while (sizeof(udi_msc_inquiry_data.product_id) != i) {
		if ((0 == udi_msc_inquiry_data.product_id[i])
   85fb4:	7fb2      	ldrb	r2, [r6, #30]
   85fb6:	b36a      	cbz	r2, 86014 <udi_msc_cbw_received+0x310>
				|| ('"' == udi_msc_inquiry_data.product_id[i])) {
   85fb8:	2a22      	cmp	r2, #34	; 0x22
   85fba:	d05a      	beq.n	86072 <udi_msc_cbw_received+0x36e>
			sizeof(udi_msc_inquiry_data.product_id));

	// Search end of name '/0' or '"'
	i = 0;
	while (sizeof(udi_msc_inquiry_data.product_id) != i) {
		if ((0 == udi_msc_inquiry_data.product_id[i])
   85fbc:	7ff3      	ldrb	r3, [r6, #31]
   85fbe:	bb63      	cbnz	r3, 8601a <udi_msc_cbw_received+0x316>
   85fc0:	f04f 030f 	mov.w	r3, #15
   85fc4:	e057      	b.n	86076 <udi_msc_cbw_received+0x372>
				|| ('"' == udi_msc_inquiry_data.product_id[i])) {
			break;
		}
		i++;
   85fc6:	f04f 0301 	mov.w	r3, #1
   85fca:	e054      	b.n	86076 <udi_msc_cbw_received+0x372>
   85fcc:	f04f 0302 	mov.w	r3, #2
   85fd0:	e051      	b.n	86076 <udi_msc_cbw_received+0x372>
   85fd2:	f04f 0303 	mov.w	r3, #3
   85fd6:	e04e      	b.n	86076 <udi_msc_cbw_received+0x372>
   85fd8:	f04f 0304 	mov.w	r3, #4
   85fdc:	e04b      	b.n	86076 <udi_msc_cbw_received+0x372>
   85fde:	f04f 0305 	mov.w	r3, #5
   85fe2:	e048      	b.n	86076 <udi_msc_cbw_received+0x372>
   85fe4:	f04f 0306 	mov.w	r3, #6
   85fe8:	e045      	b.n	86076 <udi_msc_cbw_received+0x372>
   85fea:	f04f 0307 	mov.w	r3, #7
   85fee:	e042      	b.n	86076 <udi_msc_cbw_received+0x372>
   85ff0:	f04f 0308 	mov.w	r3, #8
   85ff4:	e03f      	b.n	86076 <udi_msc_cbw_received+0x372>
   85ff6:	f04f 0309 	mov.w	r3, #9
   85ffa:	e03c      	b.n	86076 <udi_msc_cbw_received+0x372>
   85ffc:	f04f 030a 	mov.w	r3, #10
   86000:	e039      	b.n	86076 <udi_msc_cbw_received+0x372>
   86002:	f04f 030b 	mov.w	r3, #11
   86006:	e036      	b.n	86076 <udi_msc_cbw_received+0x372>
   86008:	f04f 030c 	mov.w	r3, #12
   8600c:	e033      	b.n	86076 <udi_msc_cbw_received+0x372>
   8600e:	f04f 030d 	mov.w	r3, #13
   86012:	e030      	b.n	86076 <udi_msc_cbw_received+0x372>
   86014:	f04f 030e 	mov.w	r3, #14
   86018:	e02d      	b.n	86076 <udi_msc_cbw_received+0x372>

	// Search end of name '/0' or '"'
	i = 0;
	while (sizeof(udi_msc_inquiry_data.product_id) != i) {
		if ((0 == udi_msc_inquiry_data.product_id[i])
				|| ('"' == udi_msc_inquiry_data.product_id[i])) {
   8601a:	2b22      	cmp	r3, #34	; 0x22
   8601c:	bf08      	it	eq
   8601e:	230f      	moveq	r3, #15
   86020:	d029      	beq.n	86076 <udi_msc_cbw_received+0x372>
   86022:	e047      	b.n	860b4 <udi_msc_cbw_received+0x3b0>
			break;
		}
		i++;
   86024:	f04f 0301 	mov.w	r3, #1
   86028:	e025      	b.n	86076 <udi_msc_cbw_received+0x372>
   8602a:	f04f 0302 	mov.w	r3, #2
   8602e:	e022      	b.n	86076 <udi_msc_cbw_received+0x372>
   86030:	f04f 0303 	mov.w	r3, #3
   86034:	e01f      	b.n	86076 <udi_msc_cbw_received+0x372>
   86036:	f04f 0304 	mov.w	r3, #4
   8603a:	e01c      	b.n	86076 <udi_msc_cbw_received+0x372>
   8603c:	f04f 0305 	mov.w	r3, #5
   86040:	e019      	b.n	86076 <udi_msc_cbw_received+0x372>
   86042:	f04f 0306 	mov.w	r3, #6
   86046:	e016      	b.n	86076 <udi_msc_cbw_received+0x372>
   86048:	f04f 0307 	mov.w	r3, #7
   8604c:	e013      	b.n	86076 <udi_msc_cbw_received+0x372>
   8604e:	f04f 0308 	mov.w	r3, #8
   86052:	e010      	b.n	86076 <udi_msc_cbw_received+0x372>
   86054:	f04f 0309 	mov.w	r3, #9
   86058:	e00d      	b.n	86076 <udi_msc_cbw_received+0x372>
   8605a:	f04f 030a 	mov.w	r3, #10
   8605e:	e00a      	b.n	86076 <udi_msc_cbw_received+0x372>
   86060:	f04f 030b 	mov.w	r3, #11
   86064:	e007      	b.n	86076 <udi_msc_cbw_received+0x372>
   86066:	f04f 030c 	mov.w	r3, #12
   8606a:	e004      	b.n	86076 <udi_msc_cbw_received+0x372>
   8606c:	f04f 030d 	mov.w	r3, #13
   86070:	e001      	b.n	86076 <udi_msc_cbw_received+0x372>
   86072:	f04f 030e 	mov.w	r3, #14
	}
	// Padding with space char
	while (sizeof(udi_msc_inquiry_data.product_id) != i) {
		udi_msc_inquiry_data.product_id[i] = ' ';
   86076:	f240 210c 	movw	r1, #524	; 0x20c
   8607a:	f2c2 0107 	movt	r1, #8199	; 0x2007
   8607e:	f04f 0220 	mov.w	r2, #32
   86082:	f1c3 050f 	rsb	r5, r3, #15
   86086:	f005 0001 	and.w	r0, r5, #1
   8608a:	18cd      	adds	r5, r1, r3
   8608c:	742a      	strb	r2, [r5, #16]
		i++;
   8608e:	f103 0301 	add.w	r3, r3, #1
			break;
		}
		i++;
	}
	// Padding with space char
	while (sizeof(udi_msc_inquiry_data.product_id) != i) {
   86092:	2b10      	cmp	r3, #16
   86094:	f040 80f3 	bne.w	8627e <udi_msc_cbw_received+0x57a>
   86098:	e00c      	b.n	860b4 <udi_msc_cbw_received+0x3b0>
		udi_msc_inquiry_data.product_id[i] = ' ';
   8609a:	18c8      	adds	r0, r1, r3
   8609c:	7402      	strb	r2, [r0, #16]
		i++;
   8609e:	f103 0301 	add.w	r3, r3, #1
			break;
		}
		i++;
	}
	// Padding with space char
	while (sizeof(udi_msc_inquiry_data.product_id) != i) {
   860a2:	f003 03ff 	and.w	r3, r3, #255	; 0xff
		udi_msc_inquiry_data.product_id[i] = ' ';
   860a6:	18c8      	adds	r0, r1, r3
   860a8:	7402      	strb	r2, [r0, #16]
		i++;
   860aa:	f103 0301 	add.w	r3, r3, #1
   860ae:	b2db      	uxtb	r3, r3
			break;
		}
		i++;
	}
	// Padding with space char
	while (sizeof(udi_msc_inquiry_data.product_id) != i) {
   860b0:	2b10      	cmp	r3, #16
   860b2:	d1f2      	bne.n	8609a <udi_msc_cbw_received+0x396>
		udi_msc_inquiry_data.product_id[i] = ' ';
		i++;
	}

	// Send inquiry data
	udi_msc_data_send((uint8_t *) & udi_msc_inquiry_data, length);
   860b4:	f240 200c 	movw	r0, #524	; 0x20c
   860b8:	f2c2 0007 	movt	r0, #8199	; 0x2007
   860bc:	4621      	mov	r1, r4
   860be:	f645 223d 	movw	r2, #23101	; 0x5a3d
   860c2:	f2c0 0208 	movt	r2, #8
   860c6:	4790      	blx	r2
   860c8:	bd70      	pop	{r4, r5, r6, pc}
	case SPC_INQUIRY:
		udi_msc_spc_inquiry();
		break;

	case SPC_MODE_SENSE6:
		udi_msc_spc_mode_sense(false);
   860ca:	f04f 0000 	mov.w	r0, #0
   860ce:	f645 3369 	movw	r3, #23401	; 0x5b69
   860d2:	f2c0 0308 	movt	r3, #8
   860d6:	4798      	blx	r3
		break;
   860d8:	bd70      	pop	{r4, r5, r6, pc}
	case SPC_MODE_SENSE10:
		udi_msc_spc_mode_sense(true);
   860da:	f04f 0001 	mov.w	r0, #1
   860de:	f645 3269 	movw	r2, #23401	; 0x5b69
   860e2:	f2c0 0208 	movt	r2, #8
   860e6:	4790      	blx	r2
		break;
   860e8:	bd70      	pop	{r4, r5, r6, pc}
}


static bool udi_msc_spc_testunitready_global(void)
{
	switch (mem_test_unit_ready(udi_msc_cbw.bCBWLUN)) {
   860ea:	f644 6189 	movw	r1, #20105	; 0x4e89
   860ee:	f2c0 0108 	movt	r1, #8
   860f2:	4788      	blx	r1
   860f4:	2802      	cmp	r0, #2
   860f6:	d009      	beq.n	8610c <udi_msc_cbw_received+0x408>
   860f8:	2803      	cmp	r0, #3
   860fa:	d001      	beq.n	86100 <udi_msc_cbw_received+0x3fc>
   860fc:	b190      	cbz	r0, 86124 <udi_msc_cbw_received+0x420>
   860fe:	e00b      	b.n	86118 <udi_msc_cbw_received+0x414>
	case CTRL_GOOD:
		return true;	// Don't change sense data
	case CTRL_BUSY:
		udi_msc_sense_fail_busy_or_change();
   86100:	f645 03f9 	movw	r3, #22777	; 0x58f9
   86104:	f2c0 0308 	movt	r3, #8
   86108:	4798      	blx	r3
   8610a:	e010      	b.n	8612e <udi_msc_cbw_received+0x42a>
		break;
	case CTRL_NO_PRESENT:
		udi_msc_sense_fail_not_present();
   8610c:	f645 1115 	movw	r1, #22805	; 0x5915
   86110:	f2c0 0108 	movt	r1, #8
   86114:	4788      	blx	r1
   86116:	e00a      	b.n	8612e <udi_msc_cbw_received+0x42a>
		break;
	case CTRL_FAIL:
	default:
		udi_msc_sense_fail_hardware();
   86118:	f645 1031 	movw	r0, #22833	; 0x5931
   8611c:	f2c0 0008 	movt	r0, #8
   86120:	4780      	blx	r0
   86122:	e004      	b.n	8612e <udi_msc_cbw_received+0x42a>

static void udi_msc_spc_testunitready(void)
{
	if (udi_msc_spc_testunitready_global()) {
		// LUN ready, then update sense data with status pass
		udi_msc_sense_pass();
   86124:	f645 0295 	movw	r2, #22677	; 0x5895
   86128:	f2c0 0208 	movt	r2, #8
   8612c:	4790      	blx	r2
	}
	// Send status in CSW packet
	udi_msc_csw_process();
   8612e:	f645 10ad 	movw	r0, #22957	; 0x59ad
   86132:	f2c0 0008 	movt	r0, #8
   86136:	4780      	blx	r0
   86138:	bd70      	pop	{r4, r5, r6, pc}

static void udi_msc_sbc_read_capacity(void)
{
	UDC_BSS(4) static struct sbc_read_capacity10_data udi_msc_capacity;

	if (!udi_msc_cbw_validate(sizeof(udi_msc_capacity),
   8613a:	f04f 0008 	mov.w	r0, #8
   8613e:	f04f 0180 	mov.w	r1, #128	; 0x80
   86142:	f645 13f9 	movw	r3, #23033	; 0x59f9
   86146:	f2c0 0308 	movt	r3, #8
   8614a:	4798      	blx	r3
   8614c:	2800      	cmp	r0, #0
   8614e:	f000 8095 	beq.w	8627c <udi_msc_cbw_received+0x578>
					USB_CBW_DIRECTION_IN))
		return;

	// Get capacity of LUN
	switch (mem_read_capacity(udi_msc_cbw.bCBWLUN,
   86152:	f241 40b4 	movw	r0, #5300	; 0x14b4
   86156:	f2c2 0007 	movt	r0, #8199	; 0x2007
   8615a:	7b40      	ldrb	r0, [r0, #13]
   8615c:	f241 41d8 	movw	r1, #5336	; 0x14d8
   86160:	f2c2 0107 	movt	r1, #8199	; 0x2007
   86164:	f644 62a1 	movw	r2, #20129	; 0x4ea1
   86168:	f2c0 0208 	movt	r2, #8
   8616c:	4790      	blx	r2
   8616e:	2802      	cmp	r0, #2
   86170:	d008      	beq.n	86184 <udi_msc_cbw_received+0x480>
   86172:	2803      	cmp	r0, #3
   86174:	d001      	beq.n	8617a <udi_msc_cbw_received+0x476>
   86176:	b178      	cbz	r0, 86198 <udi_msc_cbw_received+0x494>
   86178:	e009      	b.n	8618e <udi_msc_cbw_received+0x48a>
					&udi_msc_capacity.max_lba)) {
	case CTRL_GOOD:
		break;
	case CTRL_BUSY:
		udi_msc_sense_fail_busy_or_change();
   8617a:	4847      	ldr	r0, [pc, #284]	; (86298 <udi_msc_cbw_received+0x594>)
   8617c:	4780      	blx	r0
		udi_msc_csw_process();
   8617e:	4947      	ldr	r1, [pc, #284]	; (8629c <udi_msc_cbw_received+0x598>)
   86180:	4788      	blx	r1
   86182:	bd70      	pop	{r4, r5, r6, pc}
		return;
	case CTRL_NO_PRESENT:
		udi_msc_sense_fail_not_present();
   86184:	4b46      	ldr	r3, [pc, #280]	; (862a0 <udi_msc_cbw_received+0x59c>)
   86186:	4798      	blx	r3
		udi_msc_csw_process();
   86188:	4a44      	ldr	r2, [pc, #272]	; (8629c <udi_msc_cbw_received+0x598>)
   8618a:	4790      	blx	r2
   8618c:	bd70      	pop	{r4, r5, r6, pc}
		return;
	default:
		udi_msc_sense_fail_hardware();
   8618e:	4945      	ldr	r1, [pc, #276]	; (862a4 <udi_msc_cbw_received+0x5a0>)
   86190:	4788      	blx	r1
		udi_msc_csw_process();
   86192:	4b42      	ldr	r3, [pc, #264]	; (8629c <udi_msc_cbw_received+0x598>)
   86194:	4798      	blx	r3
   86196:	bd70      	pop	{r4, r5, r6, pc}
		return;
	}

	// Format capacity data
	udi_msc_capacity.block_len = CPU_TO_BE32(UDI_MSC_BLOCK_SIZE);
   86198:	4843      	ldr	r0, [pc, #268]	; (862a8 <udi_msc_cbw_received+0x5a4>)
   8619a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
   8619e:	6042      	str	r2, [r0, #4]
	udi_msc_capacity.max_lba = cpu_to_be32(udi_msc_capacity.max_lba);
   861a0:	6801      	ldr	r1, [r0, #0]
   861a2:	ba0b      	rev	r3, r1
   861a4:	6003      	str	r3, [r0, #0]
	// Send the corresponding sense data
	udi_msc_data_send((uint8_t *) & udi_msc_capacity,
   861a6:	f04f 0108 	mov.w	r1, #8
   861aa:	4a40      	ldr	r2, [pc, #256]	; (862ac <udi_msc_cbw_received+0x5a8>)
   861ac:	4790      	blx	r2
   861ae:	bd70      	pop	{r4, r5, r6, pc}
}


static void udi_msc_sbc_start_stop(void)
{
	bool start = 0x1 & udi_msc_cbw.CDB[4];
   861b0:	f241 41b4 	movw	r1, #5300	; 0x14b4
   861b4:	f2c2 0107 	movt	r1, #8199	; 0x2007
   861b8:	7ccb      	ldrb	r3, [r1, #19]
	bool loej = 0x2 & udi_msc_cbw.CDB[4];
	if (loej) {
   861ba:	f003 0202 	and.w	r2, r3, #2
   861be:	b2d1      	uxtb	r1, r2
   861c0:	b141      	cbz	r1, 861d4 <udi_msc_cbw_received+0x4d0>
		mem_unload(udi_msc_cbw.bCBWLUN, !start);
   861c2:	f083 0301 	eor.w	r3, r3, #1
   861c6:	f003 0101 	and.w	r1, r3, #1
   861ca:	f644 62b9 	movw	r2, #20153	; 0x4eb9
   861ce:	f2c0 0208 	movt	r2, #8
   861d2:	4790      	blx	r2
	}
	udi_msc_sense_pass();
   861d4:	f645 0095 	movw	r0, #22677	; 0x5895
   861d8:	f2c0 0008 	movt	r0, #8
   861dc:	4780      	blx	r0
	udi_msc_csw_process();
   861de:	f645 11ad 	movw	r1, #22957	; 0x59ad
   861e2:	f2c0 0108 	movt	r1, #8
   861e6:	4788      	blx	r1
   861e8:	bd70      	pop	{r4, r5, r6, pc}
}


static void udi_msc_spc_prevent_allow_medium_removal(void)
{
	uint8_t prevent = udi_msc_cbw.CDB[4];
   861ea:	f241 40b4 	movw	r0, #5300	; 0x14b4
   861ee:	f2c2 0007 	movt	r0, #8199	; 0x2007
	if (0 == prevent) {
   861f2:	7cc1      	ldrb	r1, [r0, #19]
   861f4:	b929      	cbnz	r1, 86202 <udi_msc_cbw_received+0x4fe>
		udi_msc_sense_pass();
   861f6:	f645 0295 	movw	r2, #22677	; 0x5895
   861fa:	f2c0 0208 	movt	r2, #8
   861fe:	4790      	blx	r2
   86200:	e004      	b.n	8620c <udi_msc_cbw_received+0x508>
	} else {
		udi_msc_sense_fail_cdb_invalid(); // Command is unsupported
   86202:	f645 1349 	movw	r3, #22857	; 0x5949
   86206:	f2c0 0308 	movt	r3, #8
   8620a:	4798      	blx	r3
	}
	udi_msc_csw_process();
   8620c:	f645 10ad 	movw	r0, #22957	; 0x59ad
   86210:	f2c0 0008 	movt	r0, #8
   86214:	4780      	blx	r0
   86216:	bd70      	pop	{r4, r5, r6, pc}
		udi_msc_spc_prevent_allow_medium_removal();
		break;

		// Accepts request to support full format from Windows
	case SBC_VERIFY10:
		udi_msc_sense_pass();
   86218:	f645 0095 	movw	r0, #22677	; 0x5895
   8621c:	f2c0 0008 	movt	r0, #8
   86220:	4780      	blx	r0
		udi_msc_csw_process();
   86222:	f645 11ad 	movw	r1, #22957	; 0x59ad
   86226:	f2c0 0108 	movt	r1, #8
   8622a:	4788      	blx	r1
		break;
   8622c:	bd70      	pop	{r4, r5, r6, pc}

	case SBC_READ10:
		udi_msc_sbc_trans(true);
   8622e:	f04f 0001 	mov.w	r0, #1
   86232:	f645 4261 	movw	r2, #23649	; 0x5c61
   86236:	f2c0 0208 	movt	r2, #8
   8623a:	4790      	blx	r2
		break;
   8623c:	bd70      	pop	{r4, r5, r6, pc}

	case SBC_WRITE10:
		udi_msc_sbc_trans(false);
   8623e:	f04f 0000 	mov.w	r0, #0
   86242:	f645 4361 	movw	r3, #23649	; 0x5c61
   86246:	f2c0 0308 	movt	r3, #8
   8624a:	4798      	blx	r3
		break;
   8624c:	bd70      	pop	{r4, r5, r6, pc}
			SCSI_ASC_INVALID_FIELD_IN_CDB, 0);
}

static void udi_msc_sense_command_invalid(void)
{
	udi_msc_sense_fail(SCSI_SK_ILLEGAL_REQUEST,
   8624e:	f04f 0005 	mov.w	r0, #5
   86252:	f44f 5100 	mov.w	r1, #8192	; 0x2000
   86256:	f04f 0200 	mov.w	r2, #0
   8625a:	f645 03b1 	movw	r3, #22705	; 0x58b1
   8625e:	f2c0 0308 	movt	r3, #8
   86262:	4798      	blx	r3
		udi_msc_sbc_trans(false);
		break;

	default:
		udi_msc_sense_command_invalid();
		udi_msc_csw_process();
   86264:	f645 12ad 	movw	r2, #22957	; 0x59ad
   86268:	f2c0 0208 	movt	r2, #8
   8626c:	4790      	blx	r2
		break;
   8626e:	bd70      	pop	{r4, r5, r6, pc}
	memcpy(udi_msc_inquiry_data.product_id,
			mem_name(udi_msc_cbw.bCBWLUN)+1, // To remove first '"'
			sizeof(udi_msc_inquiry_data.product_id));

	// Search end of name '/0' or '"'
	i = 0;
   86270:	f04f 0300 	mov.w	r3, #0
   86274:	e6ff      	b.n	86076 <udi_msc_cbw_received+0x372>
   86276:	f04f 0300 	mov.w	r3, #0
   8627a:	e6fc      	b.n	86076 <udi_msc_cbw_received+0x372>
   8627c:	bd70      	pop	{r4, r5, r6, pc}
   8627e:	b240      	sxtb	r0, r0
   86280:	2800      	cmp	r0, #0
   86282:	f43f af0a 	beq.w	8609a <udi_msc_cbw_received+0x396>
		}
		i++;
	}
	// Padding with space char
	while (sizeof(udi_msc_inquiry_data.product_id) != i) {
		udi_msc_inquiry_data.product_id[i] = ' ';
   86286:	18c8      	adds	r0, r1, r3
   86288:	7402      	strb	r2, [r0, #16]
		i++;
   8628a:	f103 0301 	add.w	r3, r3, #1
   8628e:	b2db      	uxtb	r3, r3
			break;
		}
		i++;
	}
	// Padding with space char
	while (sizeof(udi_msc_inquiry_data.product_id) != i) {
   86290:	2b10      	cmp	r3, #16
   86292:	f47f af02 	bne.w	8609a <udi_msc_cbw_received+0x396>
   86296:	e70d      	b.n	860b4 <udi_msc_cbw_received+0x3b0>
   86298:	000858f9 	.word	0x000858f9
   8629c:	000859ad 	.word	0x000859ad
   862a0:	00085915 	.word	0x00085915
   862a4:	00085931 	.word	0x00085931
   862a8:	200714d8 	.word	0x200714d8
   862ac:	00085a3d 	.word	0x00085a3d

000862b0 <udi_msc_setup>:
	UDI_MSC_DISABLE_EXT();
}


bool udi_msc_setup(void)
{
   862b0:	b510      	push	{r4, lr}
	if (Udd_setup_is_in()) {
   862b2:	f641 431c 	movw	r3, #7196	; 0x1c1c
   862b6:	f2c2 0307 	movt	r3, #8199	; 0x2007
   862ba:	7818      	ldrb	r0, [r3, #0]
   862bc:	f010 0f80 	tst.w	r0, #128	; 0x80
   862c0:	d025      	beq.n	8630e <udi_msc_setup+0x5e>
		// Requests Interface GET
		if (Udd_setup_type() == USB_REQ_TYPE_CLASS) {
   862c2:	f000 0260 	and.w	r2, r0, #96	; 0x60
   862c6:	2a20      	cmp	r2, #32
   862c8:	d156      	bne.n	86378 <udi_msc_setup+0xc8>
			// Requests Class Interface Get
			switch (udd_g_ctrlreq.req.bRequest) {
   862ca:	f641 431c 	movw	r3, #7196	; 0x1c1c
   862ce:	f2c2 0307 	movt	r3, #8199	; 0x2007
   862d2:	7858      	ldrb	r0, [r3, #1]
   862d4:	28fe      	cmp	r0, #254	; 0xfe
   862d6:	d152      	bne.n	8637e <udi_msc_setup+0xce>
			case USB_REQ_MSC_GET_MAX_LUN:
				// Give the number of memories available
				if (1 != udd_g_ctrlreq.req.wLength)
   862d8:	f641 411c 	movw	r1, #7196	; 0x1c1c
   862dc:	f2c2 0107 	movt	r1, #8199	; 0x2007
   862e0:	88ca      	ldrh	r2, [r1, #6]
   862e2:	2a01      	cmp	r2, #1
   862e4:	d14e      	bne.n	86384 <udi_msc_setup+0xd4>
					return false;	// Error for USB host
				if (0 != udd_g_ctrlreq.req.wValue)
   862e6:	f641 431c 	movw	r3, #7196	; 0x1c1c
   862ea:	f2c2 0307 	movt	r3, #8199	; 0x2007
   862ee:	8858      	ldrh	r0, [r3, #2]
   862f0:	2800      	cmp	r0, #0
   862f2:	d14a      	bne.n	8638a <udi_msc_setup+0xda>
					return false;
				udd_g_ctrlreq.payload = &udi_msc_nb_lun;
   862f4:	f641 411c 	movw	r1, #7196	; 0x1c1c
   862f8:	f2c2 0107 	movt	r1, #8199	; 0x2007
   862fc:	f241 42ac 	movw	r2, #5292	; 0x14ac
   86300:	f2c2 0207 	movt	r2, #8199	; 0x2007
   86304:	608a      	str	r2, [r1, #8]
				udd_g_ctrlreq.payload_size = 1;
   86306:	f04f 0001 	mov.w	r0, #1
   8630a:	8188      	strh	r0, [r1, #12]
				return true;
   8630c:	bd10      	pop	{r4, pc}
			}
		}
	}
	if (Udd_setup_is_out()) {
		// Requests Interface SET
		if (Udd_setup_type() == USB_REQ_TYPE_CLASS) {
   8630e:	f000 0160 	and.w	r1, r0, #96	; 0x60
   86312:	2920      	cmp	r1, #32
   86314:	d13c      	bne.n	86390 <udi_msc_setup+0xe0>
			// Requests Class Interface Set
			switch (udd_g_ctrlreq.req.bRequest) {
   86316:	f641 421c 	movw	r2, #7196	; 0x1c1c
   8631a:	f2c2 0207 	movt	r2, #8199	; 0x2007
   8631e:	7853      	ldrb	r3, [r2, #1]
   86320:	2bff      	cmp	r3, #255	; 0xff
   86322:	d138      	bne.n	86396 <udi_msc_setup+0xe6>
			case USB_REQ_MSC_BULK_RESET:
				// Reset MSC interface
				if (0 != udd_g_ctrlreq.req.wLength)
   86324:	f641 401c 	movw	r0, #7196	; 0x1c1c
   86328:	f2c2 0007 	movt	r0, #8199	; 0x2007
   8632c:	88c1      	ldrh	r1, [r0, #6]
   8632e:	2900      	cmp	r1, #0
   86330:	d134      	bne.n	8639c <udi_msc_setup+0xec>
					return false;
				if (0 != udd_g_ctrlreq.req.wValue)
   86332:	f641 421c 	movw	r2, #7196	; 0x1c1c
   86336:	f2c2 0207 	movt	r2, #8199	; 0x2007
   8633a:	8853      	ldrh	r3, [r2, #2]
   8633c:	2b00      	cmp	r3, #0
   8633e:	d130      	bne.n	863a2 <udi_msc_setup+0xf2>
					return false;
				udi_msc_b_cbw_invalid = false;
   86340:	f241 44d4 	movw	r4, #5332	; 0x14d4
   86344:	f2c2 0407 	movt	r4, #8199	; 0x2007
   86348:	7023      	strb	r3, [r4, #0]
				udi_msc_b_trans_req = false;
   8634a:	f241 40b0 	movw	r0, #5296	; 0x14b0
   8634e:	f2c2 0007 	movt	r0, #8199	; 0x2007
   86352:	7003      	strb	r3, [r0, #0]
				// Abort all tasks (transfer or clear stall wait) on endpoints
				udd_ep_abort(UDI_MSC_EP_OUT);
   86354:	f04f 0002 	mov.w	r0, #2
   86358:	f249 3419 	movw	r4, #37657	; 0x9319
   8635c:	f2c0 0408 	movt	r4, #8
   86360:	47a0      	blx	r4
				udd_ep_abort(UDI_MSC_EP_IN);
   86362:	f04f 0081 	mov.w	r0, #129	; 0x81
   86366:	47a0      	blx	r4
				// Restart by CBW wait
				udi_msc_cbw_wait();
   86368:	f645 21a9 	movw	r1, #23209	; 0x5aa9
   8636c:	f2c0 0108 	movt	r1, #8
   86370:	4788      	blx	r1
				return true;
   86372:	f04f 0001 	mov.w	r0, #1
   86376:	bd10      	pop	{r4, pc}
			}
		}
	}
	return false;	// Not supported request
   86378:	f04f 0000 	mov.w	r0, #0
   8637c:	bd10      	pop	{r4, pc}
   8637e:	f04f 0000 	mov.w	r0, #0
   86382:	bd10      	pop	{r4, pc}
			// Requests Class Interface Get
			switch (udd_g_ctrlreq.req.bRequest) {
			case USB_REQ_MSC_GET_MAX_LUN:
				// Give the number of memories available
				if (1 != udd_g_ctrlreq.req.wLength)
					return false;	// Error for USB host
   86384:	f04f 0000 	mov.w	r0, #0
   86388:	bd10      	pop	{r4, pc}
				if (0 != udd_g_ctrlreq.req.wValue)
					return false;
   8638a:	f04f 0000 	mov.w	r0, #0
   8638e:	bd10      	pop	{r4, pc}
				udi_msc_cbw_wait();
				return true;
			}
		}
	}
	return false;	// Not supported request
   86390:	f04f 0000 	mov.w	r0, #0
   86394:	bd10      	pop	{r4, pc}
   86396:	f04f 0000 	mov.w	r0, #0
   8639a:	bd10      	pop	{r4, pc}
			// Requests Class Interface Set
			switch (udd_g_ctrlreq.req.bRequest) {
			case USB_REQ_MSC_BULK_RESET:
				// Reset MSC interface
				if (0 != udd_g_ctrlreq.req.wLength)
					return false;
   8639c:	f04f 0000 	mov.w	r0, #0
   863a0:	bd10      	pop	{r4, pc}
				if (0 != udd_g_ctrlreq.req.wValue)
					return false;
   863a2:	f04f 0000 	mov.w	r0, #0
				return true;
			}
		}
	}
	return false;	// Not supported request
}
   863a6:	bd10      	pop	{r4, pc}

000863a8 <udi_msc_disable>:
	return true;
}


void udi_msc_disable(void)
{
   863a8:	b508      	push	{r3, lr}
	udi_msc_b_trans_req = false;
   863aa:	f241 43b0 	movw	r3, #5296	; 0x14b0
   863ae:	f2c2 0307 	movt	r3, #8199	; 0x2007
   863b2:	f04f 0200 	mov.w	r2, #0
   863b6:	701a      	strb	r2, [r3, #0]
	UDI_MSC_DISABLE_EXT();
   863b8:	f649 105d 	movw	r0, #39261	; 0x995d
   863bc:	f2c0 0008 	movt	r0, #8
   863c0:	4780      	blx	r0
   863c2:	bd08      	pop	{r3, pc}

000863c4 <udi_msc_enable>:

//@}


bool udi_msc_enable(void)
{
   863c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	uint8_t lun;
	udi_msc_b_trans_req = false;
   863c6:	f04f 0300 	mov.w	r3, #0
   863ca:	f241 42b0 	movw	r2, #5296	; 0x14b0
   863ce:	f2c2 0207 	movt	r2, #8199	; 0x2007
   863d2:	7013      	strb	r3, [r2, #0]
	udi_msc_b_cbw_invalid = false;
   863d4:	f241 40d4 	movw	r0, #5332	; 0x14d4
   863d8:	f2c2 0007 	movt	r0, #8199	; 0x2007
   863dc:	7003      	strb	r3, [r0, #0]
	udi_msc_nb_lun = get_nb_lun();
   863de:	f644 6181 	movw	r1, #20097	; 0x4e81
   863e2:	f2c0 0108 	movt	r1, #8
   863e6:	4788      	blx	r1
	if (0 == udi_msc_nb_lun)
   863e8:	b928      	cbnz	r0, 863f6 <udi_msc_enable+0x32>
bool udi_msc_enable(void)
{
	uint8_t lun;
	udi_msc_b_trans_req = false;
	udi_msc_b_cbw_invalid = false;
	udi_msc_nb_lun = get_nb_lun();
   863ea:	f241 42ac 	movw	r2, #5292	; 0x14ac
   863ee:	f2c2 0207 	movt	r2, #8199	; 0x2007
   863f2:	7010      	strb	r0, [r2, #0]
   863f4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	if (0 == udi_msc_nb_lun)
		return false; // No lun available, then not authorize to enable interface
	udi_msc_nb_lun--;
   863f6:	f100 30ff 	add.w	r0, r0, #4294967295
   863fa:	f241 42ac 	movw	r2, #5292	; 0x14ac
   863fe:	f2c2 0207 	movt	r2, #8199	; 0x2007
   86402:	7010      	strb	r0, [r2, #0]
	// Call application callback
	// to initialize memories or signal that interface is enabled
	if (!UDI_MSC_ENABLE_EXT())
   86404:	f649 114d 	movw	r1, #39245	; 0x994d
   86408:	f2c0 0108 	movt	r1, #8
   8640c:	4788      	blx	r1
   8640e:	b1d8      	cbz	r0, 86448 <udi_msc_enable+0x84>
   86410:	f04f 0400 	mov.w	r4, #0
		return false;
	// Load the medium on each LUN
	for (lun = 0; lun <= udi_msc_nb_lun; lun ++) {
		mem_unload(lun, false);
   86414:	4627      	mov	r7, r4
   86416:	f644 66b9 	movw	r6, #20153	; 0x4eb9
   8641a:	f2c0 0608 	movt	r6, #8
	// Call application callback
	// to initialize memories or signal that interface is enabled
	if (!UDI_MSC_ENABLE_EXT())
		return false;
	// Load the medium on each LUN
	for (lun = 0; lun <= udi_msc_nb_lun; lun ++) {
   8641e:	f241 45ac 	movw	r5, #5292	; 0x14ac
   86422:	f2c2 0507 	movt	r5, #8199	; 0x2007
		mem_unload(lun, false);
   86426:	4620      	mov	r0, r4
   86428:	4639      	mov	r1, r7
   8642a:	47b0      	blx	r6
	// Call application callback
	// to initialize memories or signal that interface is enabled
	if (!UDI_MSC_ENABLE_EXT())
		return false;
	// Load the medium on each LUN
	for (lun = 0; lun <= udi_msc_nb_lun; lun ++) {
   8642c:	f104 0401 	add.w	r4, r4, #1
   86430:	b2e4      	uxtb	r4, r4
   86432:	782b      	ldrb	r3, [r5, #0]
   86434:	42a3      	cmp	r3, r4
   86436:	d2f6      	bcs.n	86426 <udi_msc_enable+0x62>
		mem_unload(lun, false);
	}
	// Start MSC process by CBW reception
	udi_msc_cbw_wait();
   86438:	f645 20a9 	movw	r0, #23209	; 0x5aa9
   8643c:	f2c0 0008 	movt	r0, #8
   86440:	4780      	blx	r0
	return true;
   86442:	f04f 0001 	mov.w	r0, #1
   86446:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		return false; // No lun available, then not authorize to enable interface
	udi_msc_nb_lun--;
	// Call application callback
	// to initialize memories or signal that interface is enabled
	if (!UDI_MSC_ENABLE_EXT())
		return false;
   86448:	f04f 0000 	mov.w	r0, #0
		mem_unload(lun, false);
	}
	// Start MSC process by CBW reception
	udi_msc_cbw_wait();
	return true;
}
   8644c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   8644e:	bf00      	nop

00086450 <udi_msc_process_trans>:
	UDI_MSC_NOTIFY_TRANS_EXT();
}


bool udi_msc_process_trans(void)
{
   86450:	b508      	push	{r3, lr}
	Ctrl_status status;

	if (!udi_msc_b_trans_req)
   86452:	f241 43b0 	movw	r3, #5296	; 0x14b0
   86456:	f2c2 0307 	movt	r3, #8199	; 0x2007
   8645a:	7818      	ldrb	r0, [r3, #0]
   8645c:	2800      	cmp	r0, #0
   8645e:	d059      	beq.n	86514 <udi_msc_process_trans+0xc4>
		return false;	// No Transfer request to do
	udi_msc_b_trans_req = false;
   86460:	f241 41b0 	movw	r1, #5296	; 0x14b0
   86464:	f2c2 0107 	movt	r1, #8199	; 0x2007
   86468:	f04f 0200 	mov.w	r2, #0
   8646c:	700a      	strb	r2, [r1, #0]

	// Start transfer
	if (udi_msc_b_read) {
   8646e:	f241 530c 	movw	r3, #5388	; 0x150c
   86472:	f2c2 0307 	movt	r3, #8199	; 0x2007
   86476:	7818      	ldrb	r0, [r3, #0]
   86478:	b1a0      	cbz	r0, 864a4 <udi_msc_process_trans+0x54>
		status = memory_2_usb(udi_msc_cbw.bCBWLUN, udi_msc_addr,
   8647a:	f241 40b4 	movw	r0, #5300	; 0x14b4
   8647e:	f2c2 0007 	movt	r0, #8199	; 0x2007
   86482:	7b40      	ldrb	r0, [r0, #13]
   86484:	f241 41f4 	movw	r1, #5364	; 0x14f4
   86488:	f2c2 0107 	movt	r1, #8199	; 0x2007
   8648c:	6809      	ldr	r1, [r1, #0]
   8648e:	f241 520e 	movw	r2, #5390	; 0x150e
   86492:	f2c2 0207 	movt	r2, #8199	; 0x2007
   86496:	8812      	ldrh	r2, [r2, #0]
   86498:	f644 730d 	movw	r3, #20237	; 0x4f0d
   8649c:	f2c0 0308 	movt	r3, #8
   864a0:	4798      	blx	r3
   864a2:	e013      	b.n	864cc <udi_msc_process_trans+0x7c>
				udi_msc_nb_block);
	} else {
		status = usb_2_memory(udi_msc_cbw.bCBWLUN, udi_msc_addr,
   864a4:	f241 41b4 	movw	r1, #5300	; 0x14b4
   864a8:	f2c2 0107 	movt	r1, #8199	; 0x2007
   864ac:	7b48      	ldrb	r0, [r1, #13]
   864ae:	f241 42f4 	movw	r2, #5364	; 0x14f4
   864b2:	f2c2 0207 	movt	r2, #8199	; 0x2007
   864b6:	6811      	ldr	r1, [r2, #0]
   864b8:	f241 530e 	movw	r3, #5390	; 0x150e
   864bc:	f2c2 0307 	movt	r3, #8199	; 0x2007
   864c0:	881a      	ldrh	r2, [r3, #0]
   864c2:	f644 7329 	movw	r3, #20265	; 0x4f29
   864c6:	f2c0 0308 	movt	r3, #8
   864ca:	4798      	blx	r3
				udi_msc_nb_block);
	}

	// Check status of transfer
	switch (status) {
   864cc:	2802      	cmp	r0, #2
   864ce:	d00e      	beq.n	864ee <udi_msc_process_trans+0x9e>
   864d0:	2803      	cmp	r0, #3
   864d2:	d006      	beq.n	864e2 <udi_msc_process_trans+0x92>
   864d4:	b988      	cbnz	r0, 864fa <udi_msc_process_trans+0xaa>
	case CTRL_GOOD:
		udi_msc_sense_pass();
   864d6:	f645 0195 	movw	r1, #22677	; 0x5895
   864da:	f2c0 0108 	movt	r1, #8
   864de:	4788      	blx	r1
		break;
   864e0:	e010      	b.n	86504 <udi_msc_process_trans+0xb4>
	case CTRL_BUSY:
		udi_msc_sense_fail_busy_or_change();
   864e2:	f645 02f9 	movw	r2, #22777	; 0x58f9
   864e6:	f2c0 0208 	movt	r2, #8
   864ea:	4790      	blx	r2
		break;
   864ec:	e00a      	b.n	86504 <udi_msc_process_trans+0xb4>
	case CTRL_NO_PRESENT:
		udi_msc_sense_fail_not_present();
   864ee:	f645 1315 	movw	r3, #22805	; 0x5915
   864f2:	f2c0 0308 	movt	r3, #8
   864f6:	4798      	blx	r3
		break;
   864f8:	e004      	b.n	86504 <udi_msc_process_trans+0xb4>
	default:
	case CTRL_FAIL:
		udi_msc_sense_fail_hardware();
   864fa:	f645 1031 	movw	r0, #22833	; 0x5931
   864fe:	f2c0 0008 	movt	r0, #8
   86502:	4780      	blx	r0
		break;
	}
	// Send status of transfer in CSW packet
	udi_msc_csw_process();
   86504:	f645 10ad 	movw	r0, #22957	; 0x59ad
   86508:	f2c0 0008 	movt	r0, #8
   8650c:	4780      	blx	r0
	return true;
   8650e:	f04f 0001 	mov.w	r0, #1
   86512:	bd08      	pop	{r3, pc}
bool udi_msc_process_trans(void)
{
	Ctrl_status status;

	if (!udi_msc_b_trans_req)
		return false;	// No Transfer request to do
   86514:	f04f 0000 	mov.w	r0, #0
		break;
	}
	// Send status of transfer in CSW packet
	udi_msc_csw_process();
	return true;
}
   86518:	bd08      	pop	{r3, pc}
   8651a:	bf00      	nop

0008651c <udi_msc_trans_block>:
}


bool udi_msc_trans_block(bool b_read, uint8_t * block, iram_size_t block_size,
		void (*callback) (udd_ep_status_t status, iram_size_t n, udd_ep_id_t ep))
{
   8651c:	b5f0      	push	{r4, r5, r6, r7, lr}
   8651e:	b083      	sub	sp, #12
   86520:	460f      	mov	r7, r1
   86522:	4615      	mov	r5, r2
	if (!udi_msc_b_ack_trans)
   86524:	f240 2430 	movw	r4, #560	; 0x230
   86528:	f2c2 0407 	movt	r4, #8199	; 0x2007
   8652c:	7824      	ldrb	r4, [r4, #0]
   8652e:	2c00      	cmp	r4, #0
   86530:	d03d      	beq.n	865ae <udi_msc_trans_block+0x92>
		return false;	// No possible, transfer on going

	// Start transfer Internal RAM<->USB line
	udi_msc_b_ack_trans = false;
   86532:	f240 2130 	movw	r1, #560	; 0x230
   86536:	f2c2 0107 	movt	r1, #8199	; 0x2007
   8653a:	f04f 0600 	mov.w	r6, #0
   8653e:	700e      	strb	r6, [r1, #0]
	if (!udd_ep_run((b_read) ? UDI_MSC_EP_IN : UDI_MSC_EP_OUT,
   86540:	42b0      	cmp	r0, r6
   86542:	bf0c      	ite	eq
   86544:	2002      	moveq	r0, #2
   86546:	2081      	movne	r0, #129	; 0x81
   86548:	2b00      	cmp	r3, #0
   8654a:	d141      	bne.n	865d0 <udi_msc_trans_block+0xb4>
   8654c:	e035      	b.n	865ba <udi_msc_trans_block+0x9e>
					false,
					block,
					block_size,
					(NULL == callback) ? udi_msc_trans_ack :
					callback)) {
		udi_msc_b_ack_trans = true;
   8654e:	f240 2330 	movw	r3, #560	; 0x230
   86552:	f2c2 0307 	movt	r3, #8199	; 0x2007
   86556:	f04f 0001 	mov.w	r0, #1
   8655a:	7018      	strb	r0, [r3, #0]
		return false;
   8655c:	f04f 0000 	mov.w	r0, #0
   86560:	e040      	b.n	865e4 <udi_msc_trans_block+0xc8>
	}
	if (NULL == callback) {
		while (!udi_msc_b_ack_trans);
   86562:	f240 2230 	movw	r2, #560	; 0x230
   86566:	f2c2 0207 	movt	r2, #8199	; 0x2007
   8656a:	7810      	ldrb	r0, [r2, #0]
   8656c:	2800      	cmp	r0, #0
   8656e:	d0fc      	beq.n	8656a <udi_msc_trans_block+0x4e>
		if (udi_msc_b_abort_trans) {
   86570:	f641 4119 	movw	r1, #7193	; 0x1c19
   86574:	f2c2 0107 	movt	r1, #8199	; 0x2007
   86578:	780b      	ldrb	r3, [r1, #0]
   8657a:	b9db      	cbnz	r3, 865b4 <udi_msc_trans_block+0x98>
			return false;
		}
		udi_msc_csw.dCSWDataResidue -= block_size;
   8657c:	f240 2048 	movw	r0, #584	; 0x248
   86580:	f2c2 0007 	movt	r0, #8199	; 0x2007
   86584:	6882      	ldr	r2, [r0, #8]
   86586:	1b51      	subs	r1, r2, r5
   86588:	6081      	str	r1, [r0, #8]
		return (!udi_msc_b_abort_trans);
   8658a:	f641 4319 	movw	r3, #7193	; 0x1c19
   8658e:	f2c2 0307 	movt	r3, #8199	; 0x2007
   86592:	7818      	ldrb	r0, [r3, #0]
   86594:	f080 0001 	eor.w	r0, r0, #1
   86598:	e024      	b.n	865e4 <udi_msc_trans_block+0xc8>
	}
	udi_msc_csw.dCSWDataResidue -= block_size;
   8659a:	f240 2148 	movw	r1, #584	; 0x248
   8659e:	f2c2 0107 	movt	r1, #8199	; 0x2007
   865a2:	688a      	ldr	r2, [r1, #8]
   865a4:	1b55      	subs	r5, r2, r5
   865a6:	608d      	str	r5, [r1, #8]
	return true;
   865a8:	f04f 0001 	mov.w	r0, #1
   865ac:	e01a      	b.n	865e4 <udi_msc_trans_block+0xc8>

bool udi_msc_trans_block(bool b_read, uint8_t * block, iram_size_t block_size,
		void (*callback) (udd_ep_status_t status, iram_size_t n, udd_ep_id_t ep))
{
	if (!udi_msc_b_ack_trans)
		return false;	// No possible, transfer on going
   865ae:	f04f 0000 	mov.w	r0, #0
   865b2:	e017      	b.n	865e4 <udi_msc_trans_block+0xc8>
		return false;
	}
	if (NULL == callback) {
		while (!udi_msc_b_ack_trans);
		if (udi_msc_b_abort_trans) {
			return false;
   865b4:	f04f 0000 	mov.w	r0, #0
   865b8:	e014      	b.n	865e4 <udi_msc_trans_block+0xc8>
	if (!udi_msc_b_ack_trans)
		return false;	// No possible, transfer on going

	// Start transfer Internal RAM<->USB line
	udi_msc_b_ack_trans = false;
	if (!udd_ep_run((b_read) ? UDI_MSC_EP_IN : UDI_MSC_EP_OUT,
   865ba:	4b0b      	ldr	r3, [pc, #44]	; (865e8 <udi_msc_trans_block+0xcc>)
   865bc:	9300      	str	r3, [sp, #0]
   865be:	f04f 0100 	mov.w	r1, #0
   865c2:	463a      	mov	r2, r7
   865c4:	462b      	mov	r3, r5
   865c6:	4c09      	ldr	r4, [pc, #36]	; (865ec <udi_msc_trans_block+0xd0>)
   865c8:	47a0      	blx	r4
   865ca:	2800      	cmp	r0, #0
   865cc:	d1c9      	bne.n	86562 <udi_msc_trans_block+0x46>
   865ce:	e7be      	b.n	8654e <udi_msc_trans_block+0x32>
   865d0:	9300      	str	r3, [sp, #0]
   865d2:	f04f 0100 	mov.w	r1, #0
   865d6:	463a      	mov	r2, r7
   865d8:	462b      	mov	r3, r5
   865da:	4c04      	ldr	r4, [pc, #16]	; (865ec <udi_msc_trans_block+0xd0>)
   865dc:	47a0      	blx	r4
   865de:	2800      	cmp	r0, #0
   865e0:	d1db      	bne.n	8659a <udi_msc_trans_block+0x7e>
   865e2:	e7b4      	b.n	8654e <udi_msc_trans_block+0x32>
		udi_msc_csw.dCSWDataResidue -= block_size;
		return (!udi_msc_b_abort_trans);
	}
	udi_msc_csw.dCSWDataResidue -= block_size;
	return true;
}
   865e4:	b003      	add	sp, #12
   865e6:	bdf0      	pop	{r4, r5, r6, r7, pc}
   865e8:	00085845 	.word	0x00085845
   865ec:	00088d11 	.word	0x00088d11

000865f0 <udc_get_eof_conf>:
 */
static usb_conf_desc_t UDC_DESC_STORAGE *udc_get_eof_conf(void)
{
	return (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *)
			udc_ptr_conf->desc +
			le16_to_cpu(udc_ptr_conf->desc->wTotalLength));
   865f0:	f241 5310 	movw	r3, #5392	; 0x1510
   865f4:	f2c2 0307 	movt	r3, #8199	; 0x2007
   865f8:	6818      	ldr	r0, [r3, #0]
   865fa:	6801      	ldr	r1, [r0, #0]
 *
 * \return address after the last byte of USB Configuration descriptor
 */
static usb_conf_desc_t UDC_DESC_STORAGE *udc_get_eof_conf(void)
{
	return (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *)
   865fc:	884a      	ldrh	r2, [r1, #2]
			udc_ptr_conf->desc +
			le16_to_cpu(udc_ptr_conf->desc->wTotalLength));
}
   865fe:	1888      	adds	r0, r1, r2
   86600:	4770      	bx	lr
   86602:	bf00      	nop

00086604 <udc_next_desc_in_iface>:
 * \return address of specific descriptor found
 * \return NULL if it is the end of global interface descriptor
 */
static usb_conf_desc_t UDC_DESC_STORAGE *udc_next_desc_in_iface(usb_conf_desc_t
		UDC_DESC_STORAGE * desc, uint8_t desc_id)
{
   86604:	b538      	push	{r3, r4, r5, lr}
   86606:	4605      	mov	r5, r0
   86608:	460c      	mov	r4, r1
	usb_conf_desc_t UDC_DESC_STORAGE *ptr_eof_desc;

	ptr_eof_desc = udc_get_eof_conf();
   8660a:	f246 53f1 	movw	r3, #26097	; 0x65f1
   8660e:	f2c0 0308 	movt	r3, #8
   86612:	4798      	blx	r3
   86614:	4602      	mov	r2, r0
	// Go to next descriptor
	desc = (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *) desc +
   86616:	7828      	ldrb	r0, [r5, #0]
   86618:	1828      	adds	r0, r5, r0
			desc->bLength);
	// Check the end of configuration descriptor
	while (ptr_eof_desc > desc) {
   8661a:	4282      	cmp	r2, r0
   8661c:	d911      	bls.n	86642 <udc_next_desc_in_iface+0x3e>
		// If new interface descriptor is found,
		// then it is the end of the current global interface descriptor
		if (USB_DT_INTERFACE == desc->bDescriptorType) {
   8661e:	7841      	ldrb	r1, [r0, #1]
   86620:	2904      	cmp	r1, #4
   86622:	d011      	beq.n	86648 <udc_next_desc_in_iface+0x44>
			break; // End of global interface descriptor
		}
		if (desc_id == desc->bDescriptorType) {
   86624:	42a1      	cmp	r1, r4
   86626:	d105      	bne.n	86634 <udc_next_desc_in_iface+0x30>
   86628:	bd38      	pop	{r3, r4, r5, pc}
			desc->bLength);
	// Check the end of configuration descriptor
	while (ptr_eof_desc > desc) {
		// If new interface descriptor is found,
		// then it is the end of the current global interface descriptor
		if (USB_DT_INTERFACE == desc->bDescriptorType) {
   8662a:	7841      	ldrb	r1, [r0, #1]
   8662c:	2904      	cmp	r1, #4
   8662e:	d00e      	beq.n	8664e <udc_next_desc_in_iface+0x4a>
			break; // End of global interface descriptor
		}
		if (desc_id == desc->bDescriptorType) {
   86630:	42a1      	cmp	r1, r4
   86632:	d00e      	beq.n	86652 <udc_next_desc_in_iface+0x4e>
			return desc; // Specific descriptor found
		}
		// Go to next descriptor
		desc = (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *) desc +
   86634:	7803      	ldrb	r3, [r0, #0]
   86636:	18c0      	adds	r0, r0, r3
	ptr_eof_desc = udc_get_eof_conf();
	// Go to next descriptor
	desc = (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *) desc +
			desc->bLength);
	// Check the end of configuration descriptor
	while (ptr_eof_desc > desc) {
   86638:	4282      	cmp	r2, r0
   8663a:	d8f6      	bhi.n	8662a <udc_next_desc_in_iface+0x26>
		}
		// Go to next descriptor
		desc = (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *) desc +
				desc->bLength);
	}
	return NULL; // No specific descriptor found
   8663c:	f04f 0000 	mov.w	r0, #0
   86640:	bd38      	pop	{r3, r4, r5, pc}
   86642:	f04f 0000 	mov.w	r0, #0
   86646:	bd38      	pop	{r3, r4, r5, pc}
   86648:	f04f 0000 	mov.w	r0, #0
   8664c:	bd38      	pop	{r3, r4, r5, pc}
   8664e:	f04f 0000 	mov.w	r0, #0
}
   86652:	bd38      	pop	{r3, r4, r5, pc}

00086654 <udc_update_iface_desc>:
 * \param setting_num   Setting number of interface to find
 *
 * \return 1 if found or 0 if not found
 */
static bool udc_update_iface_desc(uint8_t iface_num, uint8_t setting_num)
{
   86654:	b570      	push	{r4, r5, r6, lr}
   86656:	4605      	mov	r5, r0
   86658:	460e      	mov	r6, r1
	usb_conf_desc_t UDC_DESC_STORAGE *ptr_end_desc;

	if (0 == udc_num_configuration) {
   8665a:	f241 5319 	movw	r3, #5401	; 0x1519
   8665e:	f2c2 0307 	movt	r3, #8199	; 0x2007
   86662:	7818      	ldrb	r0, [r3, #0]
   86664:	2800      	cmp	r0, #0
   86666:	d031      	beq.n	866cc <udc_update_iface_desc+0x78>
		return false;
	}

	if (iface_num >= udc_ptr_conf->desc->bNumInterfaces) {
   86668:	f241 5110 	movw	r1, #5392	; 0x1510
   8666c:	f2c2 0107 	movt	r1, #8199	; 0x2007
   86670:	680a      	ldr	r2, [r1, #0]
   86672:	6814      	ldr	r4, [r2, #0]
   86674:	7923      	ldrb	r3, [r4, #4]
   86676:	42ab      	cmp	r3, r5
   86678:	d92b      	bls.n	866d2 <udc_update_iface_desc+0x7e>
		return false;
	}

	// Start at the beginning of configuration descriptor
	udc_ptr_iface = (UDC_DESC_STORAGE usb_iface_desc_t *)
   8667a:	f241 501c 	movw	r0, #5404	; 0x151c
   8667e:	f2c2 0007 	movt	r0, #8199	; 0x2007
   86682:	6004      	str	r4, [r0, #0]
			udc_ptr_conf->desc;

	// Check the end of configuration descriptor
	ptr_end_desc = udc_get_eof_conf();
   86684:	f246 51f1 	movw	r1, #26097	; 0x65f1
   86688:	f2c0 0108 	movt	r1, #8
   8668c:	4788      	blx	r1
	while (ptr_end_desc >
   8668e:	4284      	cmp	r4, r0
   86690:	d222      	bcs.n	866d8 <udc_update_iface_desc+0x84>
			(UDC_DESC_STORAGE usb_conf_desc_t *) udc_ptr_iface) {
		if (USB_DT_INTERFACE == udc_ptr_iface->bDescriptorType) {
   86692:	7862      	ldrb	r2, [r4, #1]
   86694:	2a04      	cmp	r2, #4
   86696:	d10d      	bne.n	866b4 <udc_update_iface_desc+0x60>
			// A interface descriptor is found
			// Check interface and alternate setting number
			if ((iface_num == udc_ptr_iface->bInterfaceNumber) &&
   86698:	78a3      	ldrb	r3, [r4, #2]
   8669a:	42ab      	cmp	r3, r5
   8669c:	d10a      	bne.n	866b4 <udc_update_iface_desc+0x60>
   8669e:	78e1      	ldrb	r1, [r4, #3]
   866a0:	42b1      	cmp	r1, r6
   866a2:	d107      	bne.n	866b4 <udc_update_iface_desc+0x60>
   866a4:	f241 531c 	movw	r3, #5404	; 0x151c
   866a8:	f2c2 0307 	movt	r3, #8199	; 0x2007
   866ac:	601c      	str	r4, [r3, #0]
					(setting_num ==
					udc_ptr_iface->bAlternateSetting)) {
				return true; // Interface found
   866ae:	f04f 0001 	mov.w	r0, #1
   866b2:	bd70      	pop	{r4, r5, r6, pc}
			}
		}
		// Go to next descriptor
		udc_ptr_iface = (UDC_DESC_STORAGE usb_iface_desc_t *) (
   866b4:	7822      	ldrb	r2, [r4, #0]
   866b6:	18a4      	adds	r4, r4, r2
	udc_ptr_iface = (UDC_DESC_STORAGE usb_iface_desc_t *)
			udc_ptr_conf->desc;

	// Check the end of configuration descriptor
	ptr_end_desc = udc_get_eof_conf();
	while (ptr_end_desc >
   866b8:	42a0      	cmp	r0, r4
   866ba:	d8ea      	bhi.n	86692 <udc_update_iface_desc+0x3e>
   866bc:	f241 501c 	movw	r0, #5404	; 0x151c
   866c0:	f2c2 0007 	movt	r0, #8199	; 0x2007
   866c4:	6004      	str	r4, [r0, #0]
		// Go to next descriptor
		udc_ptr_iface = (UDC_DESC_STORAGE usb_iface_desc_t *) (
				(uint8_t *) udc_ptr_iface +
				udc_ptr_iface->bLength);
	}
	return false; // Interface not found
   866c6:	f04f 0000 	mov.w	r0, #0
   866ca:	bd70      	pop	{r4, r5, r6, pc}
static bool udc_update_iface_desc(uint8_t iface_num, uint8_t setting_num)
{
	usb_conf_desc_t UDC_DESC_STORAGE *ptr_end_desc;

	if (0 == udc_num_configuration) {
		return false;
   866cc:	f04f 0000 	mov.w	r0, #0
   866d0:	bd70      	pop	{r4, r5, r6, pc}
	}

	if (iface_num >= udc_ptr_conf->desc->bNumInterfaces) {
		return false;
   866d2:	f04f 0000 	mov.w	r0, #0
   866d6:	bd70      	pop	{r4, r5, r6, pc}
		// Go to next descriptor
		udc_ptr_iface = (UDC_DESC_STORAGE usb_iface_desc_t *) (
				(uint8_t *) udc_ptr_iface +
				udc_ptr_iface->bLength);
	}
	return false; // Interface not found
   866d8:	f04f 0000 	mov.w	r0, #0
}
   866dc:	bd70      	pop	{r4, r5, r6, pc}
   866de:	bf00      	nop

000866e0 <udc_valid_address>:
/**
 * \brief Change the address of device
 * Callback called at the end of request set address
 */
static void udc_valid_address(void)
{
   866e0:	b508      	push	{r3, lr}
	udd_set_address(udd_g_ctrlreq.req.wValue & 0x7F);
   866e2:	f641 431c 	movw	r3, #7196	; 0x1c1c
   866e6:	f2c2 0307 	movt	r3, #8199	; 0x2007
   866ea:	8858      	ldrh	r0, [r3, #2]
   866ec:	f000 007f 	and.w	r0, r0, #127	; 0x7f
   866f0:	f648 2109 	movw	r1, #35337	; 0x8a09
   866f4:	f2c0 0108 	movt	r1, #8
   866f8:	4788      	blx	r1
   866fa:	bd08      	pop	{r3, pc}

000866fc <udc_iface_enable>:
 * \param setting_num   Setting number to enable
 *
 * \return 1 if it is done or 0 if interface is not found
 */
static bool udc_iface_enable(uint8_t iface_num, uint8_t setting_num)
{
   866fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   86700:	4680      	mov	r8, r0
	// Select the interface descriptor
	if (!udc_update_iface_desc(iface_num, setting_num)) {
   86702:	f246 6355 	movw	r3, #26197	; 0x6655
   86706:	f2c0 0308 	movt	r3, #8
   8670a:	4798      	blx	r3
   8670c:	b338      	cbz	r0, 8675e <udc_iface_enable+0x62>

#if (0!=USB_DEVICE_MAX_EP)
	usb_ep_desc_t UDC_DESC_STORAGE *ep_desc;

	// Start at the beginning of the global interface descriptor
	ep_desc = (UDC_DESC_STORAGE usb_ep_desc_t *) udc_ptr_iface;
   8670e:	f241 501c 	movw	r0, #5404	; 0x151c
   86712:	f2c2 0007 	movt	r0, #8199	; 0x2007
   86716:	6804      	ldr	r4, [r0, #0]
	while (1) {
		// Search Endpoint descriptor included in the global interface descriptor
		ep_desc = (UDC_DESC_STORAGE usb_ep_desc_t *)
   86718:	f04f 0605 	mov.w	r6, #5
   8671c:	f246 6505 	movw	r5, #26117	; 0x6605
   86720:	f2c0 0508 	movt	r5, #8
						usb_conf_desc_t *) ep_desc,
				USB_DT_ENDPOINT);
		if (NULL == ep_desc)
			break;
		// Alloc the endpoint used by the interface
		if (!udd_ep_alloc(ep_desc->bEndpointAddress,
   86724:	f648 6715 	movw	r7, #36373	; 0x8e15
   86728:	f2c0 0708 	movt	r7, #8

	// Start at the beginning of the global interface descriptor
	ep_desc = (UDC_DESC_STORAGE usb_ep_desc_t *) udc_ptr_iface;
	while (1) {
		// Search Endpoint descriptor included in the global interface descriptor
		ep_desc = (UDC_DESC_STORAGE usb_ep_desc_t *)
   8672c:	4620      	mov	r0, r4
   8672e:	4631      	mov	r1, r6
   86730:	47a8      	blx	r5
				udc_next_desc_in_iface((UDC_DESC_STORAGE
						usb_conf_desc_t *) ep_desc,
				USB_DT_ENDPOINT);
		if (NULL == ep_desc)
   86732:	4604      	mov	r4, r0
   86734:	b138      	cbz	r0, 86746 <udc_iface_enable+0x4a>
			break;
		// Alloc the endpoint used by the interface
		if (!udd_ep_alloc(ep_desc->bEndpointAddress,
   86736:	7880      	ldrb	r0, [r0, #2]
   86738:	78e1      	ldrb	r1, [r4, #3]
   8673a:	88a2      	ldrh	r2, [r4, #4]
   8673c:	47b8      	blx	r7
   8673e:	2800      	cmp	r0, #0
   86740:	d1f4      	bne.n	8672c <udc_iface_enable+0x30>
   86742:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			return false;
		}
	}
#endif
	// Enable the interface
	return udc_ptr_conf->udi_apis[iface_num]->enable();
   86746:	f241 5110 	movw	r1, #5392	; 0x1510
   8674a:	f2c2 0107 	movt	r1, #8199	; 0x2007
   8674e:	680a      	ldr	r2, [r1, #0]
   86750:	6853      	ldr	r3, [r2, #4]
   86752:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
   86756:	6801      	ldr	r1, [r0, #0]
   86758:	4788      	blx	r1
   8675a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 */
static bool udc_iface_enable(uint8_t iface_num, uint8_t setting_num)
{
	// Select the interface descriptor
	if (!udc_update_iface_desc(iface_num, setting_num)) {
		return false;
   8675e:	f04f 0000 	mov.w	r0, #0
		}
	}
#endif
	// Enable the interface
	return udc_ptr_conf->udi_apis[iface_num]->enable();
}
   86762:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   86766:	bf00      	nop

00086768 <udc_iface_disable>:
 * \param iface_num     Interface number to disable
 *
 * \return 1 if it is done or 0 if interface is not found
 */
static bool udc_iface_disable(uint8_t iface_num)
{
   86768:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   8676c:	4604      	mov	r4, r0
	udi_api_t UDC_DESC_STORAGE *udi_api;

	// Select first alternate setting of the interface
	// to update udc_ptr_iface before call iface->getsetting()
	if (!udc_update_iface_desc(iface_num, 0)) {
   8676e:	f04f 0100 	mov.w	r1, #0
   86772:	f246 6355 	movw	r3, #26197	; 0x6655
   86776:	f2c0 0308 	movt	r3, #8
   8677a:	4798      	blx	r3
   8677c:	2800      	cmp	r0, #0
   8677e:	d030      	beq.n	867e2 <udc_iface_disable+0x7a>
		return false;
	}

	// Select the interface with the current alternate setting
	udi_api = udc_ptr_conf->udi_apis[iface_num];
   86780:	f241 5010 	movw	r0, #5392	; 0x1510
   86784:	f2c2 0007 	movt	r0, #8199	; 0x2007
   86788:	6801      	ldr	r1, [r0, #0]
   8678a:	684a      	ldr	r2, [r1, #4]
   8678c:	f852 8024 	ldr.w	r8, [r2, r4, lsl #2]

#if (0!=USB_DEVICE_MAX_EP)
	if (!udc_update_iface_desc(iface_num, udi_api->getsetting())) {
   86790:	f8d8 300c 	ldr.w	r3, [r8, #12]
   86794:	4798      	blx	r3
   86796:	4601      	mov	r1, r0
   86798:	4620      	mov	r0, r4
   8679a:	f246 6255 	movw	r2, #26197	; 0x6655
   8679e:	f2c0 0208 	movt	r2, #8
   867a2:	4790      	blx	r2
   867a4:	b308      	cbz	r0, 867ea <udc_iface_disable+0x82>
	}

	// Start at the beginning of interface descriptor
	{
		usb_ep_desc_t UDC_DESC_STORAGE *ep_desc;
		ep_desc = (UDC_DESC_STORAGE usb_ep_desc_t *) udc_ptr_iface;
   867a6:	f241 541c 	movw	r4, #5404	; 0x151c
   867aa:	f2c2 0407 	movt	r4, #8199	; 0x2007
   867ae:	6824      	ldr	r4, [r4, #0]
		while (1) {
			// Search Endpoint descriptor included in global interface descriptor
			ep_desc = (UDC_DESC_STORAGE usb_ep_desc_t *)
   867b0:	f04f 0605 	mov.w	r6, #5
   867b4:	f246 6505 	movw	r5, #26117	; 0x6605
   867b8:	f2c0 0508 	movt	r5, #8
					ep_desc, USB_DT_ENDPOINT);
			if (NULL == ep_desc) {
				break;
			}
			// Free the endpoint used by the interface
			udd_ep_free(ep_desc->bEndpointAddress);
   867bc:	f648 2779 	movw	r7, #35449	; 0x8a79
   867c0:	f2c0 0708 	movt	r7, #8
	{
		usb_ep_desc_t UDC_DESC_STORAGE *ep_desc;
		ep_desc = (UDC_DESC_STORAGE usb_ep_desc_t *) udc_ptr_iface;
		while (1) {
			// Search Endpoint descriptor included in global interface descriptor
			ep_desc = (UDC_DESC_STORAGE usb_ep_desc_t *)
   867c4:	4620      	mov	r0, r4
   867c6:	4631      	mov	r1, r6
   867c8:	47a8      	blx	r5
					udc_next_desc_in_iface((UDC_DESC_STORAGE
					usb_conf_desc_t *)
					ep_desc, USB_DT_ENDPOINT);
			if (NULL == ep_desc) {
   867ca:	4604      	mov	r4, r0
   867cc:	b110      	cbz	r0, 867d4 <udc_iface_disable+0x6c>
				break;
			}
			// Free the endpoint used by the interface
			udd_ep_free(ep_desc->bEndpointAddress);
   867ce:	7880      	ldrb	r0, [r0, #2]
   867d0:	47b8      	blx	r7
		}
   867d2:	e7f7      	b.n	867c4 <udc_iface_disable+0x5c>
	}
#endif

	// Disable interface
	udi_api->disable();
   867d4:	f8d8 0004 	ldr.w	r0, [r8, #4]
   867d8:	4780      	blx	r0
	return true;
   867da:	f04f 0001 	mov.w	r0, #1
   867de:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	udi_api_t UDC_DESC_STORAGE *udi_api;

	// Select first alternate setting of the interface
	// to update udc_ptr_iface before call iface->getsetting()
	if (!udc_update_iface_desc(iface_num, 0)) {
		return false;
   867e2:	f04f 0000 	mov.w	r0, #0
   867e6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	// Select the interface with the current alternate setting
	udi_api = udc_ptr_conf->udi_apis[iface_num];

#if (0!=USB_DEVICE_MAX_EP)
	if (!udc_update_iface_desc(iface_num, udi_api->getsetting())) {
		return false;
   867ea:	f04f 0000 	mov.w	r0, #0
#endif

	// Disable interface
	udi_api->disable();
	return true;
}
   867ee:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   867f2:	bf00      	nop

000867f4 <udc_start>:
}

/*! \brief Start the USB Device stack
 */
void udc_start(void)
{
   867f4:	b508      	push	{r3, lr}
	udd_enable();
   867f6:	f647 33b1 	movw	r3, #31665	; 0x7bb1
   867fa:	f2c0 0308 	movt	r3, #8
   867fe:	4798      	blx	r3
   86800:	bd08      	pop	{r3, pc}
   86802:	bf00      	nop

00086804 <udc_reset>:
/**
 * \brief Reset the current configuration of the USB device,
 * This routines can be called by UDD when a RESET on the USB line occurs.
 */
void udc_reset(void)
{
   86804:	b570      	push	{r4, r5, r6, lr}
	uint8_t iface_num;

	if (udc_num_configuration) {
   86806:	f241 5319 	movw	r3, #5401	; 0x1519
   8680a:	f2c2 0307 	movt	r3, #8199	; 0x2007
   8680e:	7818      	ldrb	r0, [r3, #0]
   86810:	b1d8      	cbz	r0, 8684a <udc_reset+0x46>
		for (iface_num = 0;
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
   86812:	f241 5110 	movw	r1, #5392	; 0x1510
   86816:	f2c2 0107 	movt	r1, #8199	; 0x2007
   8681a:	680a      	ldr	r2, [r1, #0]
   8681c:	6813      	ldr	r3, [r2, #0]
void udc_reset(void)
{
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
   8681e:	7918      	ldrb	r0, [r3, #4]
   86820:	b198      	cbz	r0, 8684a <udc_reset+0x46>
   86822:	f04f 0400 	mov.w	r4, #0
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
				iface_num++) {
			udc_iface_disable(iface_num);
   86826:	f246 7669 	movw	r6, #26473	; 0x6769
   8682a:	f2c0 0608 	movt	r6, #8
{
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
   8682e:	f241 5510 	movw	r5, #5392	; 0x1510
   86832:	f2c2 0507 	movt	r5, #8199	; 0x2007
				iface_num++) {
			udc_iface_disable(iface_num);
   86836:	4620      	mov	r0, r4
   86838:	47b0      	blx	r6
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
				iface_num++) {
   8683a:	f104 0401 	add.w	r4, r4, #1
   8683e:	b2e4      	uxtb	r4, r4
{
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
   86840:	6829      	ldr	r1, [r5, #0]
   86842:	680a      	ldr	r2, [r1, #0]
void udc_reset(void)
{
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
   86844:	7913      	ldrb	r3, [r2, #4]
   86846:	42a3      	cmp	r3, r4
   86848:	d8f5      	bhi.n	86836 <udc_reset+0x32>
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
				iface_num++) {
			udc_iface_disable(iface_num);
		}
	}
	udc_num_configuration = 0;
   8684a:	f241 5019 	movw	r0, #5401	; 0x1519
   8684e:	f2c2 0007 	movt	r0, #8199	; 0x2007
   86852:	f04f 0100 	mov.w	r1, #0
   86856:	7001      	strb	r1, [r0, #0]
	if (CPU_TO_LE16(USB_DEV_STATUS_REMOTEWAKEUP) & udc_device_status) {
		// Remote wakeup is enabled then disable it
		UDC_REMOTEWAKEUP_DISABLE();
	}
#endif
	udc_device_status =
   86858:	f241 5316 	movw	r3, #5398	; 0x1516
   8685c:	f2c2 0307 	movt	r3, #8199	; 0x2007
   86860:	f04f 0201 	mov.w	r2, #1
   86864:	801a      	strh	r2, [r3, #0]
   86866:	bd70      	pop	{r4, r5, r6, pc}

00086868 <udc_sof_notify>:
			CPU_TO_LE16(USB_DEV_STATUS_BUS_POWERED);
#endif
}

void udc_sof_notify(void)
{
   86868:	b538      	push	{r3, r4, r5, lr}
	uint8_t iface_num;

	if (udc_num_configuration) {
   8686a:	f241 5319 	movw	r3, #5401	; 0x1519
   8686e:	f2c2 0307 	movt	r3, #8199	; 0x2007
   86872:	7818      	ldrb	r0, [r3, #0]
   86874:	b1d8      	cbz	r0, 868ae <udc_sof_notify+0x46>
		for (iface_num = 0;
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
   86876:	f241 5110 	movw	r1, #5392	; 0x1510
   8687a:	f2c2 0107 	movt	r1, #8199	; 0x2007
   8687e:	680b      	ldr	r3, [r1, #0]
   86880:	681a      	ldr	r2, [r3, #0]
void udc_sof_notify(void)
{
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
   86882:	7910      	ldrb	r0, [r2, #4]
   86884:	b198      	cbz	r0, 868ae <udc_sof_notify+0x46>
   86886:	f04f 0400 	mov.w	r4, #0
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
   8688a:	f241 5510 	movw	r5, #5392	; 0x1510
   8688e:	f2c2 0507 	movt	r5, #8199	; 0x2007
				iface_num++) {
			if (udc_ptr_conf->udi_apis[iface_num]->sof_notify != NULL) {
   86892:	685b      	ldr	r3, [r3, #4]
   86894:	f853 1024 	ldr.w	r1, [r3, r4, lsl #2]
   86898:	690a      	ldr	r2, [r1, #16]
   8689a:	b102      	cbz	r2, 8689e <udc_sof_notify+0x36>
				udc_ptr_conf->udi_apis[iface_num]->sof_notify();
   8689c:	4790      	blx	r2
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
				iface_num++) {
   8689e:	f104 0401 	add.w	r4, r4, #1
   868a2:	b2e4      	uxtb	r4, r4
{
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
   868a4:	682b      	ldr	r3, [r5, #0]
   868a6:	6818      	ldr	r0, [r3, #0]
void udc_sof_notify(void)
{
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
   868a8:	7901      	ldrb	r1, [r0, #4]
   868aa:	42a1      	cmp	r1, r4
   868ac:	d8f1      	bhi.n	86892 <udc_sof_notify+0x2a>
   868ae:	bd38      	pop	{r3, r4, r5, pc}

000868b0 <udc_process_setup>:
 * sent to a specific application callback.
 *
 * \return true if the request is supported, else the request is stalled by UDD
 */
bool udc_process_setup(void)
{
   868b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	// By default no data (receive/send) and no callbacks registered
	udd_g_ctrlreq.payload_size = 0;
   868b2:	f641 431c 	movw	r3, #7196	; 0x1c1c
   868b6:	f2c2 0307 	movt	r3, #8199	; 0x2007
   868ba:	f04f 0200 	mov.w	r2, #0
   868be:	819a      	strh	r2, [r3, #12]
	udd_g_ctrlreq.callback = NULL;
   868c0:	611a      	str	r2, [r3, #16]
	udd_g_ctrlreq.over_under_run = NULL;
   868c2:	615a      	str	r2, [r3, #20]

	if (Udd_setup_is_in()) {
   868c4:	7818      	ldrb	r0, [r3, #0]
   868c6:	f010 0f80 	tst.w	r0, #128	; 0x80
   868ca:	f000 83da 	beq.w	87082 <udc_process_setup+0x7d2>
		if (udd_g_ctrlreq.req.wLength == 0) {
   868ce:	f641 411c 	movw	r1, #7196	; 0x1c1c
   868d2:	f2c2 0107 	movt	r1, #8199	; 0x2007
   868d6:	88ca      	ldrh	r2, [r1, #6]
   868d8:	2a00      	cmp	r2, #0
   868da:	f040 83d7 	bne.w	8708c <udc_process_setup+0x7dc>
   868de:	e3c4      	b.n	8706a <udc_process_setup+0x7ba>
		// GET Standard Requests
		if (udd_g_ctrlreq.req.wLength == 0) {
			return false; // Error for USB host
		}

		if (USB_REQ_RECIP_DEVICE == Udd_setup_recipient()) {
   868e0:	f010 031f 	ands.w	r3, r0, #31
   868e4:	f040 8115 	bne.w	86b12 <udc_process_setup+0x262>
			// Standard Get Device request
			switch (udd_g_ctrlreq.req.bRequest) {
   868e8:	f641 401c 	movw	r0, #7196	; 0x1c1c
   868ec:	f2c2 0007 	movt	r0, #8199	; 0x2007
   868f0:	7841      	ldrb	r1, [r0, #1]
   868f2:	2906      	cmp	r1, #6
   868f4:	d018      	beq.n	86928 <udc_process_setup+0x78>
   868f6:	2908      	cmp	r1, #8
   868f8:	f000 80f8 	beq.w	86aec <udc_process_setup+0x23c>
   868fc:	2900      	cmp	r1, #0
   868fe:	f040 8108 	bne.w	86b12 <udc_process_setup+0x262>
 *
 * \return true if success
 */
static bool udc_req_std_dev_get_status(void)
{
	if (udd_g_ctrlreq.req.wLength != sizeof(udc_device_status)) {
   86902:	2a02      	cmp	r2, #2
   86904:	d10d      	bne.n	86922 <udc_process_setup+0x72>
		return false;
	}

	udd_set_setup_payload( (uint8_t *) & udc_device_status,
   86906:	f241 5016 	movw	r0, #5398	; 0x1516
   8690a:	f2c2 0007 	movt	r0, #8199	; 0x2007
   8690e:	f04f 0102 	mov.w	r1, #2
   86912:	f648 2369 	movw	r3, #35433	; 0x8a69
   86916:	f2c0 0308 	movt	r3, #8
   8691a:	4798      	blx	r3
			sizeof(udc_device_status));
	return true;
   8691c:	f04f 0001 	mov.w	r0, #1
   86920:	e328      	b.n	86f74 <udc_process_setup+0x6c4>
 * \return true if success
 */
static bool udc_req_std_dev_get_status(void)
{
	if (udd_g_ctrlreq.req.wLength != sizeof(udc_device_status)) {
		return false;
   86922:	f04f 0000 	mov.w	r0, #0
   86926:	e325      	b.n	86f74 <udc_process_setup+0x6c4>
 */
static bool udc_req_std_dev_get_descriptor(void)
{
	uint8_t conf_num;

	conf_num = udd_g_ctrlreq.req.wValue & 0xff;
   86928:	f641 441c 	movw	r4, #7196	; 0x1c1c
   8692c:	f2c2 0407 	movt	r4, #8199	; 0x2007
   86930:	8860      	ldrh	r0, [r4, #2]
   86932:	b2c4      	uxtb	r4, r0

	// Check descriptor ID
	switch ((uint8_t) (udd_g_ctrlreq.req.wValue >> 8)) {
   86934:	ea4f 2110 	mov.w	r1, r0, lsr #8
   86938:	f101 33ff 	add.w	r3, r1, #4294967295
   8693c:	2b06      	cmp	r3, #6
   8693e:	f200 80c3 	bhi.w	86ac8 <udc_process_setup+0x218>
   86942:	e8df f013 	tbh	[pc, r3, lsl #1]
   86946:	0007      	.short	0x0007
   86948:	0078001b 	.word	0x0078001b
   8694c:	00c100c1 	.word	0x00c100c1
   86950:	00510044 	.word	0x00510044
	case USB_DT_DEVICE:
		// Device descriptor requested
#ifdef USB_DEVICE_HS_SUPPORT
		if (!udd_is_high_speed()) {
   86954:	f648 12f1 	movw	r2, #35313	; 0x89f1
   86958:	f2c0 0208 	movt	r2, #8
   8695c:	4790      	blx	r2
   8695e:	b930      	cbnz	r0, 8696e <udc_process_setup+0xbe>
			udd_set_setup_payload(
				(uint8_t *) udc_config.confdev_hs,
				udc_config.confdev_hs->bLength);
   86960:	48a3      	ldr	r0, [pc, #652]	; (86bf0 <udc_process_setup+0x340>)
   86962:	6883      	ldr	r3, [r0, #8]
	switch ((uint8_t) (udd_g_ctrlreq.req.wValue >> 8)) {
	case USB_DT_DEVICE:
		// Device descriptor requested
#ifdef USB_DEVICE_HS_SUPPORT
		if (!udd_is_high_speed()) {
			udd_set_setup_payload(
   86964:	4618      	mov	r0, r3
   86966:	7819      	ldrb	r1, [r3, #0]
   86968:	4aa2      	ldr	r2, [pc, #648]	; (86bf4 <udc_process_setup+0x344>)
   8696a:	4790      	blx	r2
   8696c:	e09c      	b.n	86aa8 <udc_process_setup+0x1f8>
		} else
#endif
		{
			udd_set_setup_payload(
				(uint8_t *) udc_config.confdev_lsfs,
				udc_config.confdev_lsfs->bLength);
   8696e:	4ba0      	ldr	r3, [pc, #640]	; (86bf0 <udc_process_setup+0x340>)
   86970:	6819      	ldr	r1, [r3, #0]
				(uint8_t *) udc_config.confdev_hs,
				udc_config.confdev_hs->bLength);
		} else
#endif
		{
			udd_set_setup_payload(
   86972:	4608      	mov	r0, r1
   86974:	7809      	ldrb	r1, [r1, #0]
   86976:	4a9f      	ldr	r2, [pc, #636]	; (86bf4 <udc_process_setup+0x344>)
   86978:	4790      	blx	r2
   8697a:	e095      	b.n	86aa8 <udc_process_setup+0x1f8>
		break;

	case USB_DT_CONFIGURATION:
		// Configuration descriptor requested
#ifdef USB_DEVICE_HS_SUPPORT
		if (udd_is_high_speed()) {
   8697c:	f648 11f1 	movw	r1, #35313	; 0x89f1
   86980:	f2c0 0108 	movt	r1, #8
   86984:	4788      	blx	r1
   86986:	b170      	cbz	r0, 869a6 <udc_process_setup+0xf6>
			// HS descriptor
			if (conf_num >= udc_config.confdev_hs->
   86988:	4899      	ldr	r0, [pc, #612]	; (86bf0 <udc_process_setup+0x340>)
   8698a:	6881      	ldr	r1, [r0, #8]
   8698c:	7c4a      	ldrb	r2, [r1, #17]
   8698e:	42a2      	cmp	r2, r4
   86990:	f240 809d 	bls.w	86ace <udc_process_setup+0x21e>
					bNumConfigurations) {
				return false;
			}
			udd_set_setup_payload(
				(uint8_t *)udc_config.conf_hs[conf_num].desc,
				le16_to_cpu(udc_config.conf_hs[conf_num].desc->wTotalLength));
   86994:	4b96      	ldr	r3, [pc, #600]	; (86bf0 <udc_process_setup+0x340>)
   86996:	6918      	ldr	r0, [r3, #16]
   86998:	f850 1034 	ldr.w	r1, [r0, r4, lsl #3]
			// HS descriptor
			if (conf_num >= udc_config.confdev_hs->
					bNumConfigurations) {
				return false;
			}
			udd_set_setup_payload(
   8699c:	4608      	mov	r0, r1
   8699e:	8849      	ldrh	r1, [r1, #2]
   869a0:	4a94      	ldr	r2, [pc, #592]	; (86bf4 <udc_process_setup+0x344>)
   869a2:	4790      	blx	r2
   869a4:	e00d      	b.n	869c2 <udc_process_setup+0x112>
				le16_to_cpu(udc_config.conf_hs[conf_num].desc->wTotalLength));
		} else
#endif
		{
			// FS descriptor
			if (conf_num >= udc_config.confdev_lsfs->
   869a6:	4b92      	ldr	r3, [pc, #584]	; (86bf0 <udc_process_setup+0x340>)
   869a8:	681a      	ldr	r2, [r3, #0]
   869aa:	7c50      	ldrb	r0, [r2, #17]
   869ac:	42a0      	cmp	r0, r4
   869ae:	f240 8091 	bls.w	86ad4 <udc_process_setup+0x224>
					bNumConfigurations) {
				return false;
			}
			udd_set_setup_payload(
				(uint8_t *)udc_config.conf_lsfs[conf_num].desc,
				le16_to_cpu(udc_config.conf_lsfs[conf_num].desc->wTotalLength));
   869b2:	498f      	ldr	r1, [pc, #572]	; (86bf0 <udc_process_setup+0x340>)
   869b4:	684b      	ldr	r3, [r1, #4]
   869b6:	f853 2034 	ldr.w	r2, [r3, r4, lsl #3]
			// FS descriptor
			if (conf_num >= udc_config.confdev_lsfs->
					bNumConfigurations) {
				return false;
			}
			udd_set_setup_payload(
   869ba:	4610      	mov	r0, r2
   869bc:	8851      	ldrh	r1, [r2, #2]
   869be:	4b8d      	ldr	r3, [pc, #564]	; (86bf4 <udc_process_setup+0x344>)
   869c0:	4798      	blx	r3
				(uint8_t *)udc_config.conf_lsfs[conf_num].desc,
				le16_to_cpu(udc_config.conf_lsfs[conf_num].desc->wTotalLength));
		}
		((usb_conf_desc_t *) udd_g_ctrlreq.payload)->bDescriptorType =
   869c2:	4b8d      	ldr	r3, [pc, #564]	; (86bf8 <udc_process_setup+0x348>)
   869c4:	6898      	ldr	r0, [r3, #8]
   869c6:	f04f 0102 	mov.w	r1, #2
   869ca:	7041      	strb	r1, [r0, #1]
   869cc:	e06c      	b.n	86aa8 <udc_process_setup+0x1f8>

#ifdef USB_DEVICE_HS_SUPPORT
	case USB_DT_DEVICE_QUALIFIER:
		// Device qualifier descriptor requested
		udd_set_setup_payload( (uint8_t *) udc_config.qualifier,
				udc_config.qualifier->bLength);
   869ce:	f240 1368 	movw	r3, #360	; 0x168
   869d2:	f2c2 0307 	movt	r3, #8199	; 0x2007
   869d6:	68d9      	ldr	r1, [r3, #12]
		break;

#ifdef USB_DEVICE_HS_SUPPORT
	case USB_DT_DEVICE_QUALIFIER:
		// Device qualifier descriptor requested
		udd_set_setup_payload( (uint8_t *) udc_config.qualifier,
   869d8:	4608      	mov	r0, r1
   869da:	7809      	ldrb	r1, [r1, #0]
   869dc:	f648 2269 	movw	r2, #35433	; 0x8a69
   869e0:	f2c0 0208 	movt	r2, #8
   869e4:	4790      	blx	r2
   869e6:	e05f      	b.n	86aa8 <udc_process_setup+0x1f8>
				udc_config.qualifier->bLength);
		break;

	case USB_DT_OTHER_SPEED_CONFIGURATION:
		// Other configuration descriptor requested
		if (!udd_is_high_speed()) {
   869e8:	f648 12f1 	movw	r2, #35313	; 0x89f1
   869ec:	f2c0 0208 	movt	r2, #8
   869f0:	4790      	blx	r2
   869f2:	b968      	cbnz	r0, 86a10 <udc_process_setup+0x160>
			// HS descriptor
			if (conf_num >= udc_config.confdev_hs->
   869f4:	4a7e      	ldr	r2, [pc, #504]	; (86bf0 <udc_process_setup+0x340>)
   869f6:	6890      	ldr	r0, [r2, #8]
   869f8:	7c41      	ldrb	r1, [r0, #17]
   869fa:	42a1      	cmp	r1, r4
   869fc:	d96d      	bls.n	86ada <udc_process_setup+0x22a>
					bNumConfigurations) {
				return false;
			}
			udd_set_setup_payload(
				(uint8_t *)udc_config.conf_hs[conf_num].desc,
				le16_to_cpu(udc_config.conf_hs[conf_num].desc->wTotalLength));
   869fe:	4b7c      	ldr	r3, [pc, #496]	; (86bf0 <udc_process_setup+0x340>)
   86a00:	691a      	ldr	r2, [r3, #16]
   86a02:	f852 1034 	ldr.w	r1, [r2, r4, lsl #3]
			// HS descriptor
			if (conf_num >= udc_config.confdev_hs->
					bNumConfigurations) {
				return false;
			}
			udd_set_setup_payload(
   86a06:	4608      	mov	r0, r1
   86a08:	8849      	ldrh	r1, [r1, #2]
   86a0a:	4b7a      	ldr	r3, [pc, #488]	; (86bf4 <udc_process_setup+0x344>)
   86a0c:	4798      	blx	r3
   86a0e:	e00c      	b.n	86a2a <udc_process_setup+0x17a>
				(uint8_t *)udc_config.conf_hs[conf_num].desc,
				le16_to_cpu(udc_config.conf_hs[conf_num].desc->wTotalLength));
		} else {
			// FS descriptor
			if (conf_num >= udc_config.confdev_lsfs->
   86a10:	4877      	ldr	r0, [pc, #476]	; (86bf0 <udc_process_setup+0x340>)
   86a12:	6801      	ldr	r1, [r0, #0]
   86a14:	7c4b      	ldrb	r3, [r1, #17]
   86a16:	42a3      	cmp	r3, r4
   86a18:	d962      	bls.n	86ae0 <udc_process_setup+0x230>
					bNumConfigurations) {
				return false;
			}
			udd_set_setup_payload(
				(uint8_t *)udc_config.conf_lsfs[conf_num].desc,
				le16_to_cpu(udc_config.conf_lsfs[conf_num].desc->wTotalLength));
   86a1a:	4a75      	ldr	r2, [pc, #468]	; (86bf0 <udc_process_setup+0x340>)
   86a1c:	6850      	ldr	r0, [r2, #4]
   86a1e:	f850 1034 	ldr.w	r1, [r0, r4, lsl #3]
			// FS descriptor
			if (conf_num >= udc_config.confdev_lsfs->
					bNumConfigurations) {
				return false;
			}
			udd_set_setup_payload(
   86a22:	4608      	mov	r0, r1
   86a24:	8849      	ldrh	r1, [r1, #2]
   86a26:	4b73      	ldr	r3, [pc, #460]	; (86bf4 <udc_process_setup+0x344>)
   86a28:	4798      	blx	r3
				(uint8_t *)udc_config.conf_lsfs[conf_num].desc,
				le16_to_cpu(udc_config.conf_lsfs[conf_num].desc->wTotalLength));
		}
		((usb_conf_desc_t *) udd_g_ctrlreq.payload)->bDescriptorType =
   86a2a:	4873      	ldr	r0, [pc, #460]	; (86bf8 <udc_process_setup+0x348>)
   86a2c:	6881      	ldr	r1, [r0, #8]
   86a2e:	f04f 0207 	mov.w	r2, #7
   86a32:	704a      	strb	r2, [r1, #1]
   86a34:	e038      	b.n	86aa8 <udc_process_setup+0x1f8>
	uint8_t i;
	const uint8_t *str;
	uint8_t str_length = 0;

	// Link payload pointer to the string corresponding at request
	switch (udd_g_ctrlreq.req.wValue & 0xff) {
   86a36:	b2c0      	uxtb	r0, r0
   86a38:	2803      	cmp	r0, #3
   86a3a:	d80b      	bhi.n	86a54 <udc_process_setup+0x1a4>
   86a3c:	e8df f010 	tbh	[pc, r0, lsl #1]
   86a40:	000e0004 	.word	0x000e0004
   86a44:	032f032b 	.word	0x032f032b
	case 0:
		udd_set_setup_payload((uint8_t *) &udc_string_desc_languageid,
   86a48:	486c      	ldr	r0, [pc, #432]	; (86bfc <udc_process_setup+0x34c>)
   86a4a:	f04f 0104 	mov.w	r1, #4
   86a4e:	4a69      	ldr	r2, [pc, #420]	; (86bf4 <udc_process_setup+0x344>)
   86a50:	4790      	blx	r2
   86a52:	e029      	b.n	86aa8 <udc_process_setup+0x1f8>
		str = udc_get_string_serial_name();
		break;
#endif
	default:
#ifdef UDC_GET_EXTRA_STRING
		if (UDC_GET_EXTRA_STRING()) {
   86a54:	486a      	ldr	r0, [pc, #424]	; (86c00 <udc_process_setup+0x350>)
   86a56:	4780      	blx	r0
   86a58:	bb30      	cbnz	r0, 86aa8 <udc_process_setup+0x1f8>
   86a5a:	e28b      	b.n	86f74 <udc_process_setup+0x6c4>
		break;

#ifdef USB_DEVICE_MANUFACTURE_NAME
	case 1:
		str_length = USB_DEVICE_MANUFACTURE_NAME_SIZE;
		str = udc_string_manufacturer_name;
   86a5c:	4969      	ldr	r1, [pc, #420]	; (86c04 <udc_process_setup+0x354>)
				sizeof(udc_string_desc_languageid));
		break;

#ifdef USB_DEVICE_MANUFACTURE_NAME
	case 1:
		str_length = USB_DEVICE_MANUFACTURE_NAME_SIZE;
   86a5e:	f04f 0008 	mov.w	r0, #8
   86a62:	f04f 0300 	mov.w	r3, #0
   86a66:	4a68      	ldr	r2, [pc, #416]	; (86c08 <udc_process_setup+0x358>)
		return false;
	}

	if (str_length) {
		for(i = 0; i < str_length; i++) {
			udc_string_desc.string[i] = cpu_to_le16((le16_t)str[i]);
   86a68:	5ccc      	ldrb	r4, [r1, r3]
   86a6a:	f822 4f02 	strh.w	r4, [r2, #2]!
#endif
		return false;
	}

	if (str_length) {
		for(i = 0; i < str_length; i++) {
   86a6e:	f103 0301 	add.w	r3, r3, #1
   86a72:	2801      	cmp	r0, #1
   86a74:	f200 8317 	bhi.w	870a6 <udc_process_setup+0x7f6>
   86a78:	e00e      	b.n	86a98 <udc_process_setup+0x1e8>
   86a7a:	f102 0402 	add.w	r4, r2, #2
			udc_string_desc.string[i] = cpu_to_le16((le16_t)str[i]);
   86a7e:	5ccd      	ldrb	r5, [r1, r3]
   86a80:	8055      	strh	r5, [r2, #2]
#endif
		return false;
	}

	if (str_length) {
		for(i = 0; i < str_length; i++) {
   86a82:	f103 0301 	add.w	r3, r3, #1
   86a86:	f102 0204 	add.w	r2, r2, #4
			udc_string_desc.string[i] = cpu_to_le16((le16_t)str[i]);
   86a8a:	5ccd      	ldrb	r5, [r1, r3]
   86a8c:	8065      	strh	r5, [r4, #2]
   86a8e:	f103 0301 	add.w	r3, r3, #1
#endif
		return false;
	}

	if (str_length) {
		for(i = 0; i < str_length; i++) {
   86a92:	b2dc      	uxtb	r4, r3
   86a94:	4284      	cmp	r4, r0
   86a96:	d3f0      	bcc.n	86a7a <udc_process_setup+0x1ca>
			udc_string_desc.string[i] = cpu_to_le16((le16_t)str[i]);
		}

		udc_string_desc.header.bLength = 2 + (str_length) * 2;
   86a98:	ea4f 0140 	mov.w	r1, r0, lsl #1
   86a9c:	f101 0102 	add.w	r1, r1, #2
   86aa0:	4859      	ldr	r0, [pc, #356]	; (86c08 <udc_process_setup+0x358>)
   86aa2:	7001      	strb	r1, [r0, #0]
		udd_set_setup_payload(
   86aa4:	4b53      	ldr	r3, [pc, #332]	; (86bf4 <udc_process_setup+0x344>)
   86aa6:	4798      	blx	r3
	default:
		// Unknown descriptor requested
		return false;
	}
	// if the descriptor is larger than length requested, then reduce it
	if (udd_g_ctrlreq.req.wLength < udd_g_ctrlreq.payload_size) {
   86aa8:	f641 411c 	movw	r1, #7196	; 0x1c1c
   86aac:	f2c2 0107 	movt	r1, #8199	; 0x2007
   86ab0:	88c8      	ldrh	r0, [r1, #6]
   86ab2:	898b      	ldrh	r3, [r1, #12]
   86ab4:	4283      	cmp	r3, r0
   86ab6:	d916      	bls.n	86ae6 <udc_process_setup+0x236>
		udd_g_ctrlreq.payload_size = udd_g_ctrlreq.req.wLength;
   86ab8:	f641 421c 	movw	r2, #7196	; 0x1c1c
   86abc:	f2c2 0207 	movt	r2, #8199	; 0x2007
   86ac0:	8190      	strh	r0, [r2, #12]
	}
	return true;
   86ac2:	f04f 0001 	mov.w	r0, #1
   86ac6:	e255      	b.n	86f74 <udc_process_setup+0x6c4>
		}
		break;

	default:
		// Unknown descriptor requested
		return false;
   86ac8:	f04f 0000 	mov.w	r0, #0
   86acc:	e252      	b.n	86f74 <udc_process_setup+0x6c4>
#ifdef USB_DEVICE_HS_SUPPORT
		if (udd_is_high_speed()) {
			// HS descriptor
			if (conf_num >= udc_config.confdev_hs->
					bNumConfigurations) {
				return false;
   86ace:	f04f 0000 	mov.w	r0, #0
   86ad2:	e24f      	b.n	86f74 <udc_process_setup+0x6c4>
#endif
		{
			// FS descriptor
			if (conf_num >= udc_config.confdev_lsfs->
					bNumConfigurations) {
				return false;
   86ad4:	f04f 0000 	mov.w	r0, #0
   86ad8:	e24c      	b.n	86f74 <udc_process_setup+0x6c4>
		// Other configuration descriptor requested
		if (!udd_is_high_speed()) {
			// HS descriptor
			if (conf_num >= udc_config.confdev_hs->
					bNumConfigurations) {
				return false;
   86ada:	f04f 0000 	mov.w	r0, #0
   86ade:	e249      	b.n	86f74 <udc_process_setup+0x6c4>
				le16_to_cpu(udc_config.conf_hs[conf_num].desc->wTotalLength));
		} else {
			// FS descriptor
			if (conf_num >= udc_config.confdev_lsfs->
					bNumConfigurations) {
				return false;
   86ae0:	f04f 0000 	mov.w	r0, #0
   86ae4:	e246      	b.n	86f74 <udc_process_setup+0x6c4>
	}
	// if the descriptor is larger than length requested, then reduce it
	if (udd_g_ctrlreq.req.wLength < udd_g_ctrlreq.payload_size) {
		udd_g_ctrlreq.payload_size = udd_g_ctrlreq.req.wLength;
	}
	return true;
   86ae6:	f04f 0001 	mov.w	r0, #1
   86aea:	e243      	b.n	86f74 <udc_process_setup+0x6c4>
 *
 * \return true if success
 */
static bool udc_req_std_dev_get_configuration(void)
{
	if (udd_g_ctrlreq.req.wLength != 1) {
   86aec:	2a01      	cmp	r2, #1
   86aee:	d10d      	bne.n	86b0c <udc_process_setup+0x25c>
		return false;
	}

	udd_set_setup_payload(&udc_num_configuration,1);
   86af0:	f241 5019 	movw	r0, #5401	; 0x1519
   86af4:	f2c2 0007 	movt	r0, #8199	; 0x2007
   86af8:	f04f 0101 	mov.w	r1, #1
   86afc:	f648 2269 	movw	r2, #35433	; 0x8a69
   86b00:	f2c0 0208 	movt	r2, #8
   86b04:	4790      	blx	r2
	return true;
   86b06:	f04f 0001 	mov.w	r0, #1
   86b0a:	e233      	b.n	86f74 <udc_process_setup+0x6c4>
 * \return true if success
 */
static bool udc_req_std_dev_get_configuration(void)
{
	if (udd_g_ctrlreq.req.wLength != 1) {
		return false;
   86b0c:	f04f 0000 	mov.w	r0, #0
   86b10:	e230      	b.n	86f74 <udc_process_setup+0x6c4>
			default:
				break;
			}
		}

		if (USB_REQ_RECIP_INTERFACE == Udd_setup_recipient()) {
   86b12:	2b01      	cmp	r3, #1
   86b14:	d134      	bne.n	86b80 <udc_process_setup+0x2d0>
			// Standard Get Interface request
			switch (udd_g_ctrlreq.req.bRequest) {
   86b16:	f641 401c 	movw	r0, #7196	; 0x1c1c
   86b1a:	f2c2 0007 	movt	r0, #8199	; 0x2007
   86b1e:	7841      	ldrb	r1, [r0, #1]
   86b20:	290a      	cmp	r1, #10
   86b22:	d12d      	bne.n	86b80 <udc_process_setup+0x2d0>
{
	static uint8_t udc_iface_setting;
	uint8_t iface_num;
	udi_api_t UDC_DESC_STORAGE *udi_api;

	if (udd_g_ctrlreq.req.wLength != 1) {
   86b24:	2a01      	cmp	r2, #1
   86b26:	d11f      	bne.n	86b68 <udc_process_setup+0x2b8>
		return false; // Error in request
	}
	if (!udc_num_configuration) {
   86b28:	4838      	ldr	r0, [pc, #224]	; (86c0c <udc_process_setup+0x35c>)
   86b2a:	7801      	ldrb	r1, [r0, #0]
   86b2c:	b1f9      	cbz	r1, 86b6e <udc_process_setup+0x2be>
		return false; // The device is not is configured state yet
	}

	// Check the interface number included in the request
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
   86b2e:	4c32      	ldr	r4, [pc, #200]	; (86bf8 <udc_process_setup+0x348>)
   86b30:	7924      	ldrb	r4, [r4, #4]
	if (iface_num >= udc_ptr_conf->desc->bNumInterfaces) {
   86b32:	4d37      	ldr	r5, [pc, #220]	; (86c10 <udc_process_setup+0x360>)
   86b34:	682d      	ldr	r5, [r5, #0]
   86b36:	682b      	ldr	r3, [r5, #0]
   86b38:	791a      	ldrb	r2, [r3, #4]
   86b3a:	42a2      	cmp	r2, r4
   86b3c:	d91a      	bls.n	86b74 <udc_process_setup+0x2c4>
		return false;
	}

	// Select first alternate setting of the interface to update udc_ptr_iface
	// before call iface->getsetting()
	if (!udc_update_iface_desc(iface_num, 0)) {
   86b3e:	4620      	mov	r0, r4
   86b40:	f04f 0100 	mov.w	r1, #0
   86b44:	4b33      	ldr	r3, [pc, #204]	; (86c14 <udc_process_setup+0x364>)
   86b46:	4798      	blx	r3
   86b48:	b1b8      	cbz	r0, 86b7a <udc_process_setup+0x2ca>
		return false;
	}
	// Get alternate setting from UDI
	udi_api = udc_ptr_conf->udi_apis[iface_num];
   86b4a:	6868      	ldr	r0, [r5, #4]
	udc_iface_setting = udi_api->getsetting();
   86b4c:	f850 1024 	ldr.w	r1, [r0, r4, lsl #2]
   86b50:	68ca      	ldr	r2, [r1, #12]
   86b52:	4790      	blx	r2
   86b54:	4b30      	ldr	r3, [pc, #192]	; (86c18 <udc_process_setup+0x368>)
   86b56:	7018      	strb	r0, [r3, #0]

	// Link value to payload pointer of request
	udd_set_setup_payload(&udc_iface_setting,1);
   86b58:	4618      	mov	r0, r3
   86b5a:	f04f 0101 	mov.w	r1, #1
   86b5e:	4a25      	ldr	r2, [pc, #148]	; (86bf4 <udc_process_setup+0x344>)
   86b60:	4790      	blx	r2
	return true;
   86b62:	f04f 0001 	mov.w	r0, #1
   86b66:	e205      	b.n	86f74 <udc_process_setup+0x6c4>
	static uint8_t udc_iface_setting;
	uint8_t iface_num;
	udi_api_t UDC_DESC_STORAGE *udi_api;

	if (udd_g_ctrlreq.req.wLength != 1) {
		return false; // Error in request
   86b68:	f04f 0000 	mov.w	r0, #0
   86b6c:	e202      	b.n	86f74 <udc_process_setup+0x6c4>
	}
	if (!udc_num_configuration) {
		return false; // The device is not is configured state yet
   86b6e:	f04f 0000 	mov.w	r0, #0
   86b72:	e1ff      	b.n	86f74 <udc_process_setup+0x6c4>
	}

	// Check the interface number included in the request
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
	if (iface_num >= udc_ptr_conf->desc->bNumInterfaces) {
		return false;
   86b74:	f04f 0000 	mov.w	r0, #0
   86b78:	e1fc      	b.n	86f74 <udc_process_setup+0x6c4>
	}

	// Select first alternate setting of the interface to update udc_ptr_iface
	// before call iface->getsetting()
	if (!udc_update_iface_desc(iface_num, 0)) {
		return false;
   86b7a:	f04f 0000 	mov.w	r0, #0
   86b7e:	e1f9      	b.n	86f74 <udc_process_setup+0x6c4>
			default:
				break;
			}
		}
#if (0!=USB_DEVICE_MAX_EP)
		if (USB_REQ_RECIP_ENDPOINT == Udd_setup_recipient()) {
   86b80:	2b02      	cmp	r3, #2
   86b82:	f040 81f9 	bne.w	86f78 <udc_process_setup+0x6c8>
			// Standard Get Endpoint request
			switch (udd_g_ctrlreq.req.bRequest) {
   86b86:	f641 431c 	movw	r3, #7196	; 0x1c1c
   86b8a:	f2c2 0307 	movt	r3, #8199	; 0x2007
   86b8e:	7858      	ldrb	r0, [r3, #1]
   86b90:	2800      	cmp	r0, #0
   86b92:	f040 81d5 	bne.w	86f40 <udc_process_setup+0x690>
 */
static bool udc_req_std_ep_get_status(void)
{
	static le16_t udc_ep_status;

	if (udd_g_ctrlreq.req.wLength != sizeof(udc_ep_status)) {
   86b96:	2a02      	cmp	r2, #2
   86b98:	d10d      	bne.n	86bb6 <udc_process_setup+0x306>
		return false;
	}

	udc_ep_status = udd_ep_is_halted(udd_g_ctrlreq.req.
   86b9a:	4a17      	ldr	r2, [pc, #92]	; (86bf8 <udc_process_setup+0x348>)
   86b9c:	7910      	ldrb	r0, [r2, #4]
   86b9e:	491f      	ldr	r1, [pc, #124]	; (86c1c <udc_process_setup+0x36c>)
   86ba0:	4788      	blx	r1
   86ba2:	4b1f      	ldr	r3, [pc, #124]	; (86c20 <udc_process_setup+0x370>)
   86ba4:	8018      	strh	r0, [r3, #0]
			wIndex & 0xFF) ? CPU_TO_LE16(USB_EP_STATUS_HALTED) : 0;

	udd_set_setup_payload( (uint8_t *) & udc_ep_status,
   86ba6:	4618      	mov	r0, r3
   86ba8:	f04f 0102 	mov.w	r1, #2
   86bac:	4a11      	ldr	r2, [pc, #68]	; (86bf4 <udc_process_setup+0x344>)
   86bae:	4790      	blx	r2
			sizeof(udc_ep_status));
	return true;
   86bb0:	f04f 0001 	mov.w	r0, #1
   86bb4:	e1de      	b.n	86f74 <udc_process_setup+0x6c4>
static bool udc_req_std_ep_get_status(void)
{
	static le16_t udc_ep_status;

	if (udd_g_ctrlreq.req.wLength != sizeof(udc_ep_status)) {
		return false;
   86bb6:	f04f 0000 	mov.w	r0, #0
   86bba:	e1db      	b.n	86f74 <udc_process_setup+0x6c4>
			}
		}
#endif
	} else {
		// SET Standard Requests
		if (USB_REQ_RECIP_DEVICE == Udd_setup_recipient()) {
   86bbc:	f010 031f 	ands.w	r3, r0, #31
   86bc0:	f040 8142 	bne.w	86e48 <udc_process_setup+0x598>
			// Standard Set Device request
			switch (udd_g_ctrlreq.req.bRequest) {
   86bc4:	f641 411c 	movw	r1, #7196	; 0x1c1c
   86bc8:	f2c2 0107 	movt	r1, #8199	; 0x2007
   86bcc:	784a      	ldrb	r2, [r1, #1]
   86bce:	f102 30ff 	add.w	r0, r2, #4294967295
   86bd2:	2808      	cmp	r0, #8
   86bd4:	f200 8138 	bhi.w	86e48 <udc_process_setup+0x598>
   86bd8:	e8df f010 	tbh	[pc, r0, lsl #1]
   86bdc:	01360039 	.word	0x01360039
   86be0:	01360057 	.word	0x01360057
   86be4:	01360024 	.word	0x01360024
   86be8:	01360136 	.word	0x01360136
   86bec:	00ae      	.short	0x00ae
   86bee:	bf00      	nop
   86bf0:	20070168 	.word	0x20070168
   86bf4:	00088a69 	.word	0x00088a69
   86bf8:	20071c1c 	.word	0x20071c1c
   86bfc:	20070294 	.word	0x20070294
   86c00:	00084bf9 	.word	0x00084bf9
   86c04:	20070268 	.word	0x20070268
   86c08:	20070274 	.word	0x20070274
   86c0c:	20071519 	.word	0x20071519
   86c10:	20071510 	.word	0x20071510
   86c14:	00086655 	.word	0x00086655
   86c18:	20071518 	.word	0x20071518
   86c1c:	00088add 	.word	0x00088add
   86c20:	20071514 	.word	0x20071514
 *
 * \return true if success
 */
static bool udc_req_std_dev_set_address(void)
{
	if (udd_g_ctrlreq.req.wLength) {
   86c24:	f641 401c 	movw	r0, #7196	; 0x1c1c
   86c28:	f2c2 0007 	movt	r0, #8199	; 0x2007
   86c2c:	88c1      	ldrh	r1, [r0, #6]
   86c2e:	b959      	cbnz	r1, 86c48 <udc_process_setup+0x398>
		return false;
	}

	// The address must be changed at the end of setup request after the handshake
	// then we use a callback to change address
	udd_g_ctrlreq.callback = udc_valid_address;
   86c30:	f641 431c 	movw	r3, #7196	; 0x1c1c
   86c34:	f2c2 0307 	movt	r3, #8199	; 0x2007
   86c38:	f246 62e1 	movw	r2, #26337	; 0x66e1
   86c3c:	f2c0 0208 	movt	r2, #8
   86c40:	611a      	str	r2, [r3, #16]
	return true;
   86c42:	f04f 0001 	mov.w	r0, #1
   86c46:	e195      	b.n	86f74 <udc_process_setup+0x6c4>
 * \return true if success
 */
static bool udc_req_std_dev_set_address(void)
{
	if (udd_g_ctrlreq.req.wLength) {
		return false;
   86c48:	f04f 0000 	mov.w	r0, #0
   86c4c:	e192      	b.n	86f74 <udc_process_setup+0x6c4>
 *
 * \return true if success
 */
static bool udc_req_std_dev_clear_feature(void)
{
	if (udd_g_ctrlreq.req.wLength) {
   86c4e:	f641 421c 	movw	r2, #7196	; 0x1c1c
   86c52:	f2c2 0207 	movt	r2, #8199	; 0x2007
   86c56:	88d1      	ldrh	r1, [r2, #6]
   86c58:	b989      	cbnz	r1, 86c7e <udc_process_setup+0x3ce>
		return false;
	}

	if (udd_g_ctrlreq.req.wValue == USB_DEV_FEATURE_REMOTE_WAKEUP) {
   86c5a:	f641 401c 	movw	r0, #7196	; 0x1c1c
   86c5e:	f2c2 0007 	movt	r0, #8199	; 0x2007
   86c62:	8843      	ldrh	r3, [r0, #2]
   86c64:	2b01      	cmp	r3, #1
   86c66:	d10d      	bne.n	86c84 <udc_process_setup+0x3d4>
		udc_device_status &= CPU_TO_LE16(~(uint32_t)USB_DEV_STATUS_REMOTEWAKEUP);
   86c68:	f241 5116 	movw	r1, #5398	; 0x1516
   86c6c:	f2c2 0107 	movt	r1, #8199	; 0x2007
   86c70:	880a      	ldrh	r2, [r1, #0]
   86c72:	f022 0002 	bic.w	r0, r2, #2
   86c76:	8008      	strh	r0, [r1, #0]
#if (USB_CONFIG_ATTR_REMOTE_WAKEUP \
	== (USB_DEVICE_ATTR & USB_CONFIG_ATTR_REMOTE_WAKEUP))
		UDC_REMOTEWAKEUP_DISABLE();
#endif
		return true;
   86c78:	f04f 0001 	mov.w	r0, #1
   86c7c:	e17a      	b.n	86f74 <udc_process_setup+0x6c4>
 * \return true if success
 */
static bool udc_req_std_dev_clear_feature(void)
{
	if (udd_g_ctrlreq.req.wLength) {
		return false;
   86c7e:	f04f 0000 	mov.w	r0, #0
   86c82:	e177      	b.n	86f74 <udc_process_setup+0x6c4>
	== (USB_DEVICE_ATTR & USB_CONFIG_ATTR_REMOTE_WAKEUP))
		UDC_REMOTEWAKEUP_DISABLE();
#endif
		return true;
	}
	return false;
   86c84:	f04f 0000 	mov.w	r0, #0
   86c88:	e174      	b.n	86f74 <udc_process_setup+0x6c4>
 *
 * \return true if success
 */
static bool udc_req_std_dev_set_feature(void)
{
	if (udd_g_ctrlreq.req.wLength) {
   86c8a:	f641 401c 	movw	r0, #7196	; 0x1c1c
   86c8e:	f2c2 0007 	movt	r0, #8199	; 0x2007
   86c92:	88c1      	ldrh	r1, [r0, #6]
   86c94:	2900      	cmp	r1, #0
   86c96:	d140      	bne.n	86d1a <udc_process_setup+0x46a>
		return false;
	}

	switch (udd_g_ctrlreq.req.wValue) {
   86c98:	f641 431c 	movw	r3, #7196	; 0x1c1c
   86c9c:	f2c2 0307 	movt	r3, #8199	; 0x2007
   86ca0:	885a      	ldrh	r2, [r3, #2]
   86ca2:	2a02      	cmp	r2, #2
   86ca4:	d13c      	bne.n	86d20 <udc_process_setup+0x470>
		return false;
#endif

#ifdef USB_DEVICE_HS_SUPPORT
	case USB_DEV_FEATURE_TEST_MODE:
		if (!udd_is_high_speed()) {
   86ca6:	f648 10f1 	movw	r0, #35313	; 0x89f1
   86caa:	f2c0 0008 	movt	r0, #8
   86cae:	4780      	blx	r0
   86cb0:	2800      	cmp	r0, #0
   86cb2:	d038      	beq.n	86d26 <udc_process_setup+0x476>
			break;
		}
		if (udd_g_ctrlreq.req.wIndex & 0xff) {
   86cb4:	f641 411c 	movw	r1, #7196	; 0x1c1c
   86cb8:	f2c2 0107 	movt	r1, #8199	; 0x2007
   86cbc:	790b      	ldrb	r3, [r1, #4]
   86cbe:	2b00      	cmp	r3, #0
   86cc0:	d134      	bne.n	86d2c <udc_process_setup+0x47c>
			break;
		}
		// Unconfigure the device, terminating all ongoing requests
		udc_reset();
   86cc2:	f646 0205 	movw	r2, #26629	; 0x6805
   86cc6:	f2c0 0208 	movt	r2, #8
   86cca:	4790      	blx	r2
		switch ((udd_g_ctrlreq.req.wIndex >> 8) & 0xFF) {
   86ccc:	f641 401c 	movw	r0, #7196	; 0x1c1c
   86cd0:	f2c2 0007 	movt	r0, #8199	; 0x2007
   86cd4:	8881      	ldrh	r1, [r0, #4]
   86cd6:	ea4f 2311 	mov.w	r3, r1, lsr #8
   86cda:	f103 30ff 	add.w	r0, r3, #4294967295
   86cde:	2803      	cmp	r0, #3
   86ce0:	d827      	bhi.n	86d32 <udc_process_setup+0x482>
   86ce2:	e8df f000 	tbb	[pc, r0]
   86ce6:	0802      	.short	0x0802
   86ce8:	140e      	.short	0x140e
		case USB_DEV_TEST_MODE_J:
			udd_g_ctrlreq.callback = udd_test_mode_j;
   86cea:	4897      	ldr	r0, [pc, #604]	; (86f48 <udc_process_setup+0x698>)
   86cec:	4b97      	ldr	r3, [pc, #604]	; (86f4c <udc_process_setup+0x69c>)
   86cee:	6118      	str	r0, [r3, #16]
			return true;
   86cf0:	f04f 0001 	mov.w	r0, #1
   86cf4:	e13e      	b.n	86f74 <udc_process_setup+0x6c4>

		case USB_DEV_TEST_MODE_K:
			udd_g_ctrlreq.callback = udd_test_mode_k;
   86cf6:	4a96      	ldr	r2, [pc, #600]	; (86f50 <udc_process_setup+0x6a0>)
   86cf8:	4994      	ldr	r1, [pc, #592]	; (86f4c <udc_process_setup+0x69c>)
   86cfa:	610a      	str	r2, [r1, #16]
			return true;
   86cfc:	f04f 0001 	mov.w	r0, #1
   86d00:	e138      	b.n	86f74 <udc_process_setup+0x6c4>

		case USB_DEV_TEST_MODE_SE0_NAK:
			udd_g_ctrlreq.callback = udd_test_mode_se0_nak;
   86d02:	4894      	ldr	r0, [pc, #592]	; (86f54 <udc_process_setup+0x6a4>)
   86d04:	4b91      	ldr	r3, [pc, #580]	; (86f4c <udc_process_setup+0x69c>)
   86d06:	6118      	str	r0, [r3, #16]
			return true;
   86d08:	f04f 0001 	mov.w	r0, #1
   86d0c:	e132      	b.n	86f74 <udc_process_setup+0x6c4>

		case USB_DEV_TEST_MODE_PACKET:
			udd_g_ctrlreq.callback = udd_test_mode_packet;
   86d0e:	4a92      	ldr	r2, [pc, #584]	; (86f58 <udc_process_setup+0x6a8>)
   86d10:	498e      	ldr	r1, [pc, #568]	; (86f4c <udc_process_setup+0x69c>)
   86d12:	610a      	str	r2, [r1, #16]
			return true;
   86d14:	f04f 0001 	mov.w	r0, #1
   86d18:	e12c      	b.n	86f74 <udc_process_setup+0x6c4>
 * \return true if success
 */
static bool udc_req_std_dev_set_feature(void)
{
	if (udd_g_ctrlreq.req.wLength) {
		return false;
   86d1a:	f04f 0000 	mov.w	r0, #0
   86d1e:	e129      	b.n	86f74 <udc_process_setup+0x6c4>
	== (USB_DEVICE_ATTR & USB_CONFIG_ATTR_REMOTE_WAKEUP))
		udc_device_status |= CPU_TO_LE16(USB_DEV_STATUS_REMOTEWAKEUP);
		UDC_REMOTEWAKEUP_ENABLE();
		return true;
#else
		return false;
   86d20:	f04f 0000 	mov.w	r0, #0
   86d24:	e126      	b.n	86f74 <udc_process_setup+0x6c4>
		break;
#endif
	default:
		break;
	}
	return false;
   86d26:	f04f 0000 	mov.w	r0, #0
   86d2a:	e123      	b.n	86f74 <udc_process_setup+0x6c4>
   86d2c:	f04f 0000 	mov.w	r0, #0
   86d30:	e120      	b.n	86f74 <udc_process_setup+0x6c4>
   86d32:	f04f 0000 	mov.w	r0, #0
   86d36:	e11d      	b.n	86f74 <udc_process_setup+0x6c4>
static bool udc_req_std_dev_set_configuration(void)
{
	uint8_t iface_num;

	// Check request length
	if (udd_g_ctrlreq.req.wLength) {
   86d38:	f641 431c 	movw	r3, #7196	; 0x1c1c
   86d3c:	f2c2 0307 	movt	r3, #8199	; 0x2007
   86d40:	88d9      	ldrh	r1, [r3, #6]
   86d42:	2900      	cmp	r1, #0
   86d44:	d16e      	bne.n	86e24 <udc_process_setup+0x574>
		return false;
	}
	// Authorize configuration only if the address is valid
	if (!udd_getaddress()) {
   86d46:	f648 2235 	movw	r2, #35381	; 0x8a35
   86d4a:	f2c0 0208 	movt	r2, #8
   86d4e:	4790      	blx	r2
   86d50:	2800      	cmp	r0, #0
   86d52:	d06a      	beq.n	86e2a <udc_process_setup+0x57a>
		return false;
	}
	// Check the configuration number requested
#ifdef USB_DEVICE_HS_SUPPORT
	if (udd_is_high_speed()) {
   86d54:	f648 10f1 	movw	r0, #35313	; 0x89f1
   86d58:	f2c0 0008 	movt	r0, #8
   86d5c:	4780      	blx	r0
   86d5e:	b168      	cbz	r0, 86d7c <udc_process_setup+0x4cc>
		// HS descriptor
		if ((udd_g_ctrlreq.req.wValue & 0xFF) >
   86d60:	f641 411c 	movw	r1, #7196	; 0x1c1c
   86d64:	f2c2 0107 	movt	r1, #8199	; 0x2007
   86d68:	788a      	ldrb	r2, [r1, #2]
				udc_config.confdev_hs->bNumConfigurations) {
   86d6a:	f240 1068 	movw	r0, #360	; 0x168
   86d6e:	f2c2 0007 	movt	r0, #8199	; 0x2007
   86d72:	6883      	ldr	r3, [r0, #8]
	}
	// Check the configuration number requested
#ifdef USB_DEVICE_HS_SUPPORT
	if (udd_is_high_speed()) {
		// HS descriptor
		if ((udd_g_ctrlreq.req.wValue & 0xFF) >
   86d74:	7c59      	ldrb	r1, [r3, #17]
   86d76:	428a      	cmp	r2, r1
   86d78:	dd0d      	ble.n	86d96 <udc_process_setup+0x4e6>
   86d7a:	e059      	b.n	86e30 <udc_process_setup+0x580>
		}
	} else
#endif
	{
		// FS descriptor
		if ((udd_g_ctrlreq.req.wValue & 0xFF) >
   86d7c:	f641 431c 	movw	r3, #7196	; 0x1c1c
   86d80:	f2c2 0307 	movt	r3, #8199	; 0x2007
   86d84:	7899      	ldrb	r1, [r3, #2]
				udc_config.confdev_lsfs->bNumConfigurations) {
   86d86:	f240 1268 	movw	r2, #360	; 0x168
   86d8a:	f2c2 0207 	movt	r2, #8199	; 0x2007
   86d8e:	6810      	ldr	r0, [r2, #0]
		}
	} else
#endif
	{
		// FS descriptor
		if ((udd_g_ctrlreq.req.wValue & 0xFF) >
   86d90:	7c43      	ldrb	r3, [r0, #17]
   86d92:	4299      	cmp	r1, r3
   86d94:	dc4f      	bgt.n	86e36 <udc_process_setup+0x586>
			return false;
		}
	}

	// Reset current configuration
	udc_reset();
   86d96:	f646 0205 	movw	r2, #26629	; 0x6805
   86d9a:	f2c0 0208 	movt	r2, #8
   86d9e:	4790      	blx	r2

	// Enable new configuration
	udc_num_configuration = udd_g_ctrlreq.req.wValue & 0xFF;
   86da0:	f641 401c 	movw	r0, #7196	; 0x1c1c
   86da4:	f2c2 0007 	movt	r0, #8199	; 0x2007
   86da8:	7883      	ldrb	r3, [r0, #2]
   86daa:	f241 5119 	movw	r1, #5401	; 0x1519
   86dae:	f2c2 0107 	movt	r1, #8199	; 0x2007
   86db2:	700b      	strb	r3, [r1, #0]
	if (udc_num_configuration == 0) {
   86db4:	2b00      	cmp	r3, #0
   86db6:	d041      	beq.n	86e3c <udc_process_setup+0x58c>
		return true; // Default empty configuration requested
	}
	// Update pointer of the configuration descriptor
#ifdef USB_DEVICE_HS_SUPPORT
	if (udd_is_high_speed()) {
   86db8:	4a68      	ldr	r2, [pc, #416]	; (86f5c <udc_process_setup+0x6ac>)
   86dba:	4790      	blx	r2
   86dbc:	b198      	cbz	r0, 86de6 <udc_process_setup+0x536>
		// HS descriptor
		udc_ptr_conf = &udc_config.conf_hs[udc_num_configuration - 1];
   86dbe:	4a68      	ldr	r2, [pc, #416]	; (86f60 <udc_process_setup+0x6b0>)
   86dc0:	7810      	ldrb	r0, [r2, #0]
   86dc2:	f100 31ff 	add.w	r1, r0, #4294967295
   86dc6:	4b67      	ldr	r3, [pc, #412]	; (86f64 <udc_process_setup+0x6b4>)
   86dc8:	691a      	ldr	r2, [r3, #16]
   86dca:	eb02 00c1 	add.w	r0, r2, r1, lsl #3
   86dce:	4966      	ldr	r1, [pc, #408]	; (86f68 <udc_process_setup+0x6b8>)
   86dd0:	6008      	str	r0, [r1, #0]
	{
		// FS descriptor
		udc_ptr_conf = &udc_config.conf_lsfs[udc_num_configuration - 1];
	}
	// Enable all interfaces of the selected configuration
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
   86dd2:	4b65      	ldr	r3, [pc, #404]	; (86f68 <udc_process_setup+0x6b8>)
   86dd4:	681a      	ldr	r2, [r3, #0]
   86dd6:	6810      	ldr	r0, [r2, #0]
   86dd8:	7901      	ldrb	r1, [r0, #4]
			iface_num++) {
		if (!udc_iface_enable(iface_num, 0)) {
			return false;
		}
	}
	return true;
   86dda:	f04f 0001 	mov.w	r0, #1
	{
		// FS descriptor
		udc_ptr_conf = &udc_config.conf_lsfs[udc_num_configuration - 1];
	}
	// Enable all interfaces of the selected configuration
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
   86dde:	2900      	cmp	r1, #0
   86de0:	f000 80c8 	beq.w	86f74 <udc_process_setup+0x6c4>
   86de4:	e00a      	b.n	86dfc <udc_process_setup+0x54c>
		udc_ptr_conf = &udc_config.conf_hs[udc_num_configuration - 1];
	} else
#endif
	{
		// FS descriptor
		udc_ptr_conf = &udc_config.conf_lsfs[udc_num_configuration - 1];
   86de6:	485e      	ldr	r0, [pc, #376]	; (86f60 <udc_process_setup+0x6b0>)
   86de8:	7803      	ldrb	r3, [r0, #0]
   86dea:	f103 31ff 	add.w	r1, r3, #4294967295
   86dee:	4a5d      	ldr	r2, [pc, #372]	; (86f64 <udc_process_setup+0x6b4>)
   86df0:	6850      	ldr	r0, [r2, #4]
   86df2:	eb00 01c1 	add.w	r1, r0, r1, lsl #3
   86df6:	4b5c      	ldr	r3, [pc, #368]	; (86f68 <udc_process_setup+0x6b8>)
   86df8:	6019      	str	r1, [r3, #0]
   86dfa:	e7ea      	b.n	86dd2 <udc_process_setup+0x522>
	}
	// Enable all interfaces of the selected configuration
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
   86dfc:	f04f 0400 	mov.w	r4, #0
			iface_num++) {
		if (!udc_iface_enable(iface_num, 0)) {
   86e00:	4626      	mov	r6, r4
   86e02:	4d5a      	ldr	r5, [pc, #360]	; (86f6c <udc_process_setup+0x6bc>)
	{
		// FS descriptor
		udc_ptr_conf = &udc_config.conf_lsfs[udc_num_configuration - 1];
	}
	// Enable all interfaces of the selected configuration
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
   86e04:	4f58      	ldr	r7, [pc, #352]	; (86f68 <udc_process_setup+0x6b8>)
			iface_num++) {
		if (!udc_iface_enable(iface_num, 0)) {
   86e06:	4620      	mov	r0, r4
   86e08:	4631      	mov	r1, r6
   86e0a:	47a8      	blx	r5
   86e0c:	b1c8      	cbz	r0, 86e42 <udc_process_setup+0x592>
		// FS descriptor
		udc_ptr_conf = &udc_config.conf_lsfs[udc_num_configuration - 1];
	}
	// Enable all interfaces of the selected configuration
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
			iface_num++) {
   86e0e:	f104 0401 	add.w	r4, r4, #1
   86e12:	b2e4      	uxtb	r4, r4
	{
		// FS descriptor
		udc_ptr_conf = &udc_config.conf_lsfs[udc_num_configuration - 1];
	}
	// Enable all interfaces of the selected configuration
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
   86e14:	683b      	ldr	r3, [r7, #0]
   86e16:	681a      	ldr	r2, [r3, #0]
   86e18:	7910      	ldrb	r0, [r2, #4]
   86e1a:	42a0      	cmp	r0, r4
   86e1c:	d8f3      	bhi.n	86e06 <udc_process_setup+0x556>
			iface_num++) {
		if (!udc_iface_enable(iface_num, 0)) {
			return false;
		}
	}
	return true;
   86e1e:	f04f 0001 	mov.w	r0, #1
   86e22:	e0a7      	b.n	86f74 <udc_process_setup+0x6c4>
{
	uint8_t iface_num;

	// Check request length
	if (udd_g_ctrlreq.req.wLength) {
		return false;
   86e24:	f04f 0000 	mov.w	r0, #0
   86e28:	e0a4      	b.n	86f74 <udc_process_setup+0x6c4>
	}
	// Authorize configuration only if the address is valid
	if (!udd_getaddress()) {
		return false;
   86e2a:	f04f 0000 	mov.w	r0, #0
   86e2e:	e0a1      	b.n	86f74 <udc_process_setup+0x6c4>
#ifdef USB_DEVICE_HS_SUPPORT
	if (udd_is_high_speed()) {
		// HS descriptor
		if ((udd_g_ctrlreq.req.wValue & 0xFF) >
				udc_config.confdev_hs->bNumConfigurations) {
			return false;
   86e30:	f04f 0000 	mov.w	r0, #0
   86e34:	e09e      	b.n	86f74 <udc_process_setup+0x6c4>
#endif
	{
		// FS descriptor
		if ((udd_g_ctrlreq.req.wValue & 0xFF) >
				udc_config.confdev_lsfs->bNumConfigurations) {
			return false;
   86e36:	f04f 0000 	mov.w	r0, #0
   86e3a:	e09b      	b.n	86f74 <udc_process_setup+0x6c4>
	udc_reset();

	// Enable new configuration
	udc_num_configuration = udd_g_ctrlreq.req.wValue & 0xFF;
	if (udc_num_configuration == 0) {
		return true; // Default empty configuration requested
   86e3c:	f04f 0001 	mov.w	r0, #1
   86e40:	e098      	b.n	86f74 <udc_process_setup+0x6c4>
	}
	// Enable all interfaces of the selected configuration
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
			iface_num++) {
		if (!udc_iface_enable(iface_num, 0)) {
			return false;
   86e42:	f04f 0000 	mov.w	r0, #0
   86e46:	e095      	b.n	86f74 <udc_process_setup+0x6c4>
			default:
				break;
			}
		}

		if (USB_REQ_RECIP_INTERFACE == Udd_setup_recipient()) {
   86e48:	2b01      	cmp	r3, #1
   86e4a:	d12d      	bne.n	86ea8 <udc_process_setup+0x5f8>
			// Standard Set Interface request
			switch (udd_g_ctrlreq.req.bRequest) {
   86e4c:	f641 411c 	movw	r1, #7196	; 0x1c1c
   86e50:	f2c2 0107 	movt	r1, #8199	; 0x2007
   86e54:	784a      	ldrb	r2, [r1, #1]
   86e56:	2a0b      	cmp	r2, #11
   86e58:	d126      	bne.n	86ea8 <udc_process_setup+0x5f8>
 */
static bool udc_req_std_iface_set_setting(void)
{
	uint8_t iface_num, setting_num;

	if (udd_g_ctrlreq.req.wLength) {
   86e5a:	f641 401c 	movw	r0, #7196	; 0x1c1c
   86e5e:	f2c2 0007 	movt	r0, #8199	; 0x2007
   86e62:	88c2      	ldrh	r2, [r0, #6]
   86e64:	b9ba      	cbnz	r2, 86e96 <udc_process_setup+0x5e6>
		return false; // Error in request
	}
	if (!udc_num_configuration) {
   86e66:	f241 5319 	movw	r3, #5401	; 0x1519
   86e6a:	f2c2 0307 	movt	r3, #8199	; 0x2007
   86e6e:	7819      	ldrb	r1, [r3, #0]
   86e70:	b1a1      	cbz	r1, 86e9c <udc_process_setup+0x5ec>
		return false; // The device is not is configured state yet
	}

	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
   86e72:	f641 451c 	movw	r5, #7196	; 0x1c1c
   86e76:	f2c2 0507 	movt	r5, #8199	; 0x2007
   86e7a:	792c      	ldrb	r4, [r5, #4]
	setting_num = udd_g_ctrlreq.req.wValue & 0xFF;
   86e7c:	886d      	ldrh	r5, [r5, #2]

	// Disable current setting
	if (!udc_iface_disable(iface_num)) {
   86e7e:	4620      	mov	r0, r4
   86e80:	f246 7269 	movw	r2, #26473	; 0x6769
   86e84:	f2c0 0208 	movt	r2, #8
   86e88:	4790      	blx	r2
   86e8a:	b150      	cbz	r0, 86ea2 <udc_process_setup+0x5f2>
		return false;
	}

	// Enable new setting
	return udc_iface_enable(iface_num, setting_num);
   86e8c:	4620      	mov	r0, r4
   86e8e:	b2e9      	uxtb	r1, r5
   86e90:	4b36      	ldr	r3, [pc, #216]	; (86f6c <udc_process_setup+0x6bc>)
   86e92:	4798      	blx	r3
   86e94:	e06e      	b.n	86f74 <udc_process_setup+0x6c4>
static bool udc_req_std_iface_set_setting(void)
{
	uint8_t iface_num, setting_num;

	if (udd_g_ctrlreq.req.wLength) {
		return false; // Error in request
   86e96:	f04f 0000 	mov.w	r0, #0
   86e9a:	e06b      	b.n	86f74 <udc_process_setup+0x6c4>
	}
	if (!udc_num_configuration) {
		return false; // The device is not is configured state yet
   86e9c:	f04f 0000 	mov.w	r0, #0
   86ea0:	e068      	b.n	86f74 <udc_process_setup+0x6c4>
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
	setting_num = udd_g_ctrlreq.req.wValue & 0xFF;

	// Disable current setting
	if (!udc_iface_disable(iface_num)) {
		return false;
   86ea2:	f04f 0000 	mov.w	r0, #0
   86ea6:	e065      	b.n	86f74 <udc_process_setup+0x6c4>
			default:
				break;
			}
		}
#if (0!=USB_DEVICE_MAX_EP)
		if (USB_REQ_RECIP_ENDPOINT == Udd_setup_recipient()) {
   86ea8:	2b02      	cmp	r3, #2
   86eaa:	d165      	bne.n	86f78 <udc_process_setup+0x6c8>
			// Standard Set Endpoint request
			switch (udd_g_ctrlreq.req.bRequest) {
   86eac:	f641 431c 	movw	r3, #7196	; 0x1c1c
   86eb0:	f2c2 0307 	movt	r3, #8199	; 0x2007
   86eb4:	7858      	ldrb	r0, [r3, #1]
   86eb6:	2801      	cmp	r0, #1
   86eb8:	d002      	beq.n	86ec0 <udc_process_setup+0x610>
   86eba:	2803      	cmp	r0, #3
   86ebc:	d158      	bne.n	86f70 <udc_process_setup+0x6c0>
   86ebe:	e01c      	b.n	86efa <udc_process_setup+0x64a>
 *
 * \return true if success
 */
static bool udc_req_std_ep_clear_feature(void)
{
	if (udd_g_ctrlreq.req.wLength) {
   86ec0:	f641 431c 	movw	r3, #7196	; 0x1c1c
   86ec4:	f2c2 0307 	movt	r3, #8199	; 0x2007
   86ec8:	88d8      	ldrh	r0, [r3, #6]
   86eca:	b980      	cbnz	r0, 86eee <udc_process_setup+0x63e>
		return false;
	}

	if (udd_g_ctrlreq.req.wValue == USB_EP_FEATURE_HALT) {
   86ecc:	f641 411c 	movw	r1, #7196	; 0x1c1c
   86ed0:	f2c2 0107 	movt	r1, #8199	; 0x2007
   86ed4:	884a      	ldrh	r2, [r1, #2]
   86ed6:	b96a      	cbnz	r2, 86ef4 <udc_process_setup+0x644>
		return udd_ep_clear_halt(udd_g_ctrlreq.req.wIndex & 0xFF);
   86ed8:	f641 431c 	movw	r3, #7196	; 0x1c1c
   86edc:	f2c2 0307 	movt	r3, #8199	; 0x2007
   86ee0:	7918      	ldrb	r0, [r3, #4]
   86ee2:	f648 411d 	movw	r1, #35869	; 0x8c1d
   86ee6:	f2c0 0108 	movt	r1, #8
   86eea:	4788      	blx	r1
   86eec:	e042      	b.n	86f74 <udc_process_setup+0x6c4>
 * \return true if success
 */
static bool udc_req_std_ep_clear_feature(void)
{
	if (udd_g_ctrlreq.req.wLength) {
		return false;
   86eee:	f04f 0000 	mov.w	r0, #0
   86ef2:	e03f      	b.n	86f74 <udc_process_setup+0x6c4>
	}

	if (udd_g_ctrlreq.req.wValue == USB_EP_FEATURE_HALT) {
		return udd_ep_clear_halt(udd_g_ctrlreq.req.wIndex & 0xFF);
	}
	return false;
   86ef4:	f04f 0000 	mov.w	r0, #0
   86ef8:	e03c      	b.n	86f74 <udc_process_setup+0x6c4>
 * \return true if success
 */
#if (0!=USB_DEVICE_MAX_EP)
static bool udc_req_std_ep_set_feature(void)
{
	if (udd_g_ctrlreq.req.wLength) {
   86efa:	f641 411c 	movw	r1, #7196	; 0x1c1c
   86efe:	f2c2 0107 	movt	r1, #8199	; 0x2007
   86f02:	88ca      	ldrh	r2, [r1, #6]
   86f04:	b9b2      	cbnz	r2, 86f34 <udc_process_setup+0x684>
		return false;
	}
	if (udd_g_ctrlreq.req.wValue == USB_EP_FEATURE_HALT) {
   86f06:	f641 431c 	movw	r3, #7196	; 0x1c1c
   86f0a:	f2c2 0307 	movt	r3, #8199	; 0x2007
   86f0e:	8858      	ldrh	r0, [r3, #2]
   86f10:	b998      	cbnz	r0, 86f3a <udc_process_setup+0x68a>
		udd_ep_abort(udd_g_ctrlreq.req.wIndex & 0xFF);
   86f12:	f641 441c 	movw	r4, #7196	; 0x1c1c
   86f16:	f2c2 0407 	movt	r4, #8199	; 0x2007
   86f1a:	7920      	ldrb	r0, [r4, #4]
   86f1c:	f249 3119 	movw	r1, #37657	; 0x9319
   86f20:	f2c0 0108 	movt	r1, #8
   86f24:	4788      	blx	r1
		return udd_ep_set_halt(udd_g_ctrlreq.req.wIndex & 0xFF);
   86f26:	7920      	ldrb	r0, [r4, #4]
   86f28:	f648 22f5 	movw	r2, #35573	; 0x8af5
   86f2c:	f2c0 0208 	movt	r2, #8
   86f30:	4790      	blx	r2
   86f32:	e01f      	b.n	86f74 <udc_process_setup+0x6c4>
 */
#if (0!=USB_DEVICE_MAX_EP)
static bool udc_req_std_ep_set_feature(void)
{
	if (udd_g_ctrlreq.req.wLength) {
		return false;
   86f34:	f04f 0000 	mov.w	r0, #0
   86f38:	e01c      	b.n	86f74 <udc_process_setup+0x6c4>
	}
	if (udd_g_ctrlreq.req.wValue == USB_EP_FEATURE_HALT) {
		udd_ep_abort(udd_g_ctrlreq.req.wIndex & 0xFF);
		return udd_ep_set_halt(udd_g_ctrlreq.req.wIndex & 0xFF);
	}
	return false;
   86f3a:	f04f 0000 	mov.w	r0, #0
   86f3e:	e019      	b.n	86f74 <udc_process_setup+0x6c4>
				break;
			}
		}
#endif
	}
	return false;
   86f40:	f04f 0000 	mov.w	r0, #0
   86f44:	e016      	b.n	86f74 <udc_process_setup+0x6c4>
   86f46:	bf00      	nop
   86f48:	0008941d 	.word	0x0008941d
   86f4c:	20071c1c 	.word	0x20071c1c
   86f50:	0008943d 	.word	0x0008943d
   86f54:	0008945d 	.word	0x0008945d
   86f58:	00089475 	.word	0x00089475
   86f5c:	000889f1 	.word	0x000889f1
   86f60:	20071519 	.word	0x20071519
   86f64:	20070168 	.word	0x20070168
   86f68:	20071510 	.word	0x20071510
   86f6c:	000866fd 	.word	0x000866fd
   86f70:	f04f 0000 	mov.w	r0, #0
		}
	}

	// If standard request then try to decode it in UDC
	if (Udd_setup_type() == USB_REQ_TYPE_STANDARD) {
		if (udc_reqstd()) {
   86f74:	2800      	cmp	r0, #0
   86f76:	d17b      	bne.n	87070 <udc_process_setup+0x7c0>
			return true;
		}
	}

	// If interface request then try to decode it in UDI
	if (Udd_setup_recipient() == USB_REQ_RECIP_INTERFACE) {
   86f78:	f641 411c 	movw	r1, #7196	; 0x1c1c
   86f7c:	f2c2 0107 	movt	r1, #8199	; 0x2007
   86f80:	7808      	ldrb	r0, [r1, #0]
   86f82:	f000 031f 	and.w	r3, r0, #31
   86f86:	2b01      	cmp	r3, #1
   86f88:	d12d      	bne.n	86fe6 <udc_process_setup+0x736>
static bool udc_req_iface(void)
{
	uint8_t iface_num;
	udi_api_t UDC_DESC_STORAGE *udi_api;

	if (0 == udc_num_configuration) {
   86f8a:	f241 5219 	movw	r2, #5401	; 0x1519
   86f8e:	f2c2 0207 	movt	r2, #8199	; 0x2007
   86f92:	7811      	ldrb	r1, [r2, #0]
   86f94:	b339      	cbz	r1, 86fe6 <udc_process_setup+0x736>
		return false; // The device is not is configured state yet
	}
	// Check interface number
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
   86f96:	f641 441c 	movw	r4, #7196	; 0x1c1c
   86f9a:	f2c2 0407 	movt	r4, #8199	; 0x2007
   86f9e:	7924      	ldrb	r4, [r4, #4]
	if (iface_num >= udc_ptr_conf->desc->bNumInterfaces) {
   86fa0:	f241 5510 	movw	r5, #5392	; 0x1510
   86fa4:	f2c2 0507 	movt	r5, #8199	; 0x2007
   86fa8:	682d      	ldr	r5, [r5, #0]
   86faa:	6828      	ldr	r0, [r5, #0]
   86fac:	7903      	ldrb	r3, [r0, #4]
   86fae:	42a3      	cmp	r3, r4
   86fb0:	d919      	bls.n	86fe6 <udc_process_setup+0x736>
	}

	//* To update udc_ptr_iface with the selected interface in request
	// Select first alternate setting of interface to update udc_ptr_iface
	// before calling udi_api->getsetting()
	if (!udc_update_iface_desc(iface_num, 0)) {
   86fb2:	4620      	mov	r0, r4
   86fb4:	f04f 0100 	mov.w	r1, #0
   86fb8:	f246 6255 	movw	r2, #26197	; 0x6655
   86fbc:	f2c0 0208 	movt	r2, #8
   86fc0:	4790      	blx	r2
   86fc2:	b180      	cbz	r0, 86fe6 <udc_process_setup+0x736>
		return false;
	}
	// Select the interface with the current alternate setting
	udi_api = udc_ptr_conf->udi_apis[iface_num];
   86fc4:	6869      	ldr	r1, [r5, #4]
   86fc6:	f851 5024 	ldr.w	r5, [r1, r4, lsl #2]
	if (!udc_update_iface_desc(iface_num, udi_api->getsetting())) {
   86fca:	68e8      	ldr	r0, [r5, #12]
   86fcc:	4780      	blx	r0
   86fce:	4601      	mov	r1, r0
   86fd0:	4620      	mov	r0, r4
   86fd2:	f246 6355 	movw	r3, #26197	; 0x6655
   86fd6:	f2c0 0308 	movt	r3, #8
   86fda:	4798      	blx	r3
   86fdc:	b118      	cbz	r0, 86fe6 <udc_process_setup+0x736>
		return false;
	}

	// Send the SETUP request to the UDI corresponding to the interface number
	return udi_api->setup();
   86fde:	68aa      	ldr	r2, [r5, #8]
   86fe0:	4790      	blx	r2
		}
	}

	// If interface request then try to decode it in UDI
	if (Udd_setup_recipient() == USB_REQ_RECIP_INTERFACE) {
		if (udc_req_iface()) {
   86fe2:	2800      	cmp	r0, #0
   86fe4:	d147      	bne.n	87076 <udc_process_setup+0x7c6>
			return true;
		}
	}

	// If endpoint request then try to decode it in UDI
	if (Udd_setup_recipient() == USB_REQ_RECIP_ENDPOINT) {
   86fe6:	f641 411c 	movw	r1, #7196	; 0x1c1c
   86fea:	f2c2 0107 	movt	r1, #8199	; 0x2007
   86fee:	7808      	ldrb	r0, [r1, #0]
   86ff0:	f000 031f 	and.w	r3, r0, #31
   86ff4:	2b02      	cmp	r3, #2
   86ff6:	d141      	bne.n	8707c <udc_process_setup+0x7cc>
static bool udc_req_ep(void)
{
	uint8_t iface_num;
	udi_api_t UDC_DESC_STORAGE *udi_api;

	if (0 == udc_num_configuration) {
   86ff8:	f241 5219 	movw	r2, #5401	; 0x1519
   86ffc:	f2c2 0207 	movt	r2, #8199	; 0x2007
   87000:	7811      	ldrb	r1, [r2, #0]
   87002:	b331      	cbz	r1, 87052 <udc_process_setup+0x7a2>
		return false; // The device is not is configured state yet
	}
	// Send this request on all enabled interfaces
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
   87004:	f241 5010 	movw	r0, #5392	; 0x1510
   87008:	f2c2 0007 	movt	r0, #8199	; 0x2007
   8700c:	6803      	ldr	r3, [r0, #0]
   8700e:	681a      	ldr	r2, [r3, #0]
   87010:	7911      	ldrb	r1, [r2, #4]
   87012:	b309      	cbz	r1, 87058 <udc_process_setup+0x7a8>
   87014:	f04f 0400 	mov.w	r4, #0
			iface_num++) {
		// Select the interface with the current alternate setting
		udi_api = udc_ptr_conf->udi_apis[iface_num];
		if (!udc_update_iface_desc(iface_num, udi_api->getsetting())) {
   87018:	f246 6655 	movw	r6, #26197	; 0x6655
   8701c:	f2c0 0608 	movt	r6, #8
	if (0 == udc_num_configuration) {
		return false; // The device is not is configured state yet
	}
	// Send this request on all enabled interfaces
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
   87020:	f241 5710 	movw	r7, #5392	; 0x1510
   87024:	f2c2 0707 	movt	r7, #8199	; 0x2007
			iface_num++) {
		// Select the interface with the current alternate setting
		udi_api = udc_ptr_conf->udi_apis[iface_num];
   87028:	685d      	ldr	r5, [r3, #4]
   8702a:	f855 5024 	ldr.w	r5, [r5, r4, lsl #2]
		if (!udc_update_iface_desc(iface_num, udi_api->getsetting())) {
   8702e:	68eb      	ldr	r3, [r5, #12]
   87030:	4798      	blx	r3
   87032:	4601      	mov	r1, r0
   87034:	4620      	mov	r0, r4
   87036:	47b0      	blx	r6
   87038:	b188      	cbz	r0, 8705e <udc_process_setup+0x7ae>
			return false;
		}

		// Send the SETUP request to the UDI
		if (udi_api->setup()) {
   8703a:	68a8      	ldr	r0, [r5, #8]
   8703c:	4780      	blx	r0
   8703e:	b988      	cbnz	r0, 87064 <udc_process_setup+0x7b4>
		return false; // The device is not is configured state yet
	}
	// Send this request on all enabled interfaces
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
			iface_num++) {
   87040:	f104 0401 	add.w	r4, r4, #1
   87044:	b2e4      	uxtb	r4, r4
	if (0 == udc_num_configuration) {
		return false; // The device is not is configured state yet
	}
	// Send this request on all enabled interfaces
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
   87046:	683b      	ldr	r3, [r7, #0]
   87048:	681a      	ldr	r2, [r3, #0]
   8704a:	7911      	ldrb	r1, [r2, #4]
   8704c:	42a1      	cmp	r1, r4
   8704e:	d8eb      	bhi.n	87028 <udc_process_setup+0x778>
   87050:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
{
	uint8_t iface_num;
	udi_api_t UDC_DESC_STORAGE *udi_api;

	if (0 == udc_num_configuration) {
		return false; // The device is not is configured state yet
   87052:	f04f 0000 	mov.w	r0, #0
   87056:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		// Send the SETUP request to the UDI
		if (udi_api->setup()) {
			return true;
		}
	}
	return false;
   87058:	f04f 0000 	mov.w	r0, #0
   8705c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
			iface_num++) {
		// Select the interface with the current alternate setting
		udi_api = udc_ptr_conf->udi_apis[iface_num];
		if (!udc_update_iface_desc(iface_num, udi_api->getsetting())) {
			return false;
   8705e:	f04f 0000 	mov.w	r0, #0
   87062:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		}

		// Send the SETUP request to the UDI
		if (udi_api->setup()) {
			return true;
   87064:	f04f 0001 	mov.w	r0, #1
   87068:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	udd_g_ctrlreq.callback = NULL;
	udd_g_ctrlreq.over_under_run = NULL;

	if (Udd_setup_is_in()) {
		if (udd_g_ctrlreq.req.wLength == 0) {
			return false; // Error from USB host
   8706a:	f04f 0000 	mov.w	r0, #0
   8706e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	}

	// If standard request then try to decode it in UDC
	if (Udd_setup_type() == USB_REQ_TYPE_STANDARD) {
		if (udc_reqstd()) {
			return true;
   87070:	f04f 0001 	mov.w	r0, #1
   87074:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	}

	// If interface request then try to decode it in UDI
	if (Udd_setup_recipient() == USB_REQ_RECIP_INTERFACE) {
		if (udc_req_iface()) {
			return true;
   87076:	f04f 0001 	mov.w	r0, #1
   8707a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	// Here SETUP request unknown by UDC and UDIs
#ifdef USB_DEVICE_SPECIFIC_REQUEST
	// Try to decode it in specific callback
	return USB_DEVICE_SPECIFIC_REQUEST(); // Ex: Vendor request,...
#else
	return false;
   8707c:	f04f 0000 	mov.w	r0, #0
   87080:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			return false; // Error from USB host
		}
	}

	// If standard request then try to decode it in UDC
	if (Udd_setup_type() == USB_REQ_TYPE_STANDARD) {
   87082:	f010 0f60 	tst.w	r0, #96	; 0x60
   87086:	f47f af77 	bne.w	86f78 <udc_process_setup+0x6c8>
   8708a:	e597      	b.n	86bbc <udc_process_setup+0x30c>
   8708c:	f010 0f60 	tst.w	r0, #96	; 0x60
   87090:	f47f af72 	bne.w	86f78 <udc_process_setup+0x6c8>
   87094:	e424      	b.n	868e0 <udc_process_setup+0x30>
		str = udc_string_manufacturer_name;
		break;
#endif
#ifdef USB_DEVICE_PRODUCT_NAME
	case 2:
		str_length = USB_DEVICE_PRODUCT_NAME_SIZE;
   87096:	f04f 000e 	mov.w	r0, #14
		str = udc_string_product_name;
   8709a:	490a      	ldr	r1, [pc, #40]	; (870c4 <udc_process_setup+0x814>)
   8709c:	e4e1      	b.n	86a62 <udc_process_setup+0x1b2>
		break;
#endif
#if defined USB_DEVICE_SERIAL_NAME || defined USB_DEVICE_GET_SERIAL_NAME_POINTER
	case 3:
		str_length = USB_DEVICE_SERIAL_NAME_SIZE;
   8709e:	f04f 000c 	mov.w	r0, #12
		str = udc_get_string_serial_name();
   870a2:	4909      	ldr	r1, [pc, #36]	; (870c8 <udc_process_setup+0x818>)
   870a4:	e4dd      	b.n	86a62 <udc_process_setup+0x1b2>
   870a6:	f04f 0401 	mov.w	r4, #1
   870aa:	2c00      	cmp	r4, #0
   870ac:	f43f ace5 	beq.w	86a7a <udc_process_setup+0x1ca>
		return false;
	}

	if (str_length) {
		for(i = 0; i < str_length; i++) {
			udc_string_desc.string[i] = cpu_to_le16((le16_t)str[i]);
   870b0:	5ccc      	ldrb	r4, [r1, r3]
   870b2:	f822 4f02 	strh.w	r4, [r2, #2]!
   870b6:	f103 0301 	add.w	r3, r3, #1
#endif
		return false;
	}

	if (str_length) {
		for(i = 0; i < str_length; i++) {
   870ba:	b2dc      	uxtb	r4, r3
   870bc:	4284      	cmp	r4, r0
   870be:	f4ff acdc 	bcc.w	86a7a <udc_process_setup+0x1ca>
   870c2:	e4e9      	b.n	86a98 <udc_process_setup+0x1e8>
   870c4:	20070258 	.word	0x20070258
   870c8:	0008cd90 	.word	0x0008cd90

000870cc <pio_pull_up>:
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   870cc:	b10a      	cbz	r2, 870d2 <pio_pull_up+0x6>
		p_pio->PIO_PUER = ul_mask;
   870ce:	6641      	str	r1, [r0, #100]	; 0x64
   870d0:	4770      	bx	lr
	} else {
		p_pio->PIO_PUDR = ul_mask;
   870d2:	6601      	str	r1, [r0, #96]	; 0x60
   870d4:	4770      	bx	lr
   870d6:	bf00      	nop

000870d8 <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
   870d8:	6442      	str	r2, [r0, #68]	; 0x44
	case PIO_OUTPUT_1:
	case PIO_NOT_A_PIN:
		return;
	}
#elif (SAM3XA|| SAM3U)
	switch (ul_type) {
   870da:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
   870de:	d016      	beq.n	8710e <pio_set_peripheral+0x36>
   870e0:	d804      	bhi.n	870ec <pio_set_peripheral+0x14>
   870e2:	b1c9      	cbz	r1, 87118 <pio_set_peripheral+0x40>
   870e4:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
   870e8:	d115      	bne.n	87116 <pio_set_peripheral+0x3e>
   870ea:	e009      	b.n	87100 <pio_set_peripheral+0x28>
   870ec:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
   870f0:	d012      	beq.n	87118 <pio_set_peripheral+0x40>
   870f2:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
   870f6:	d00f      	beq.n	87118 <pio_set_peripheral+0x40>
   870f8:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
   870fc:	d10b      	bne.n	87116 <pio_set_peripheral+0x3e>
   870fe:	4770      	bx	lr
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABSR;
   87100:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABSR &= (~ul_mask & ul_sr);
   87102:	6f01      	ldr	r1, [r0, #112]	; 0x70
   87104:	400b      	ands	r3, r1
   87106:	ea23 0302 	bic.w	r3, r3, r2
   8710a:	6703      	str	r3, [r0, #112]	; 0x70
		break;
   8710c:	e003      	b.n	87116 <pio_set_peripheral+0x3e>

	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABSR;
   8710e:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABSR = (ul_mask | ul_sr);
   87110:	ea42 0103 	orr.w	r1, r2, r3
   87114:	6701      	str	r1, [r0, #112]	; 0x70
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
   87116:	6042      	str	r2, [r0, #4]
   87118:	4770      	bx	lr
   8711a:	bf00      	nop

0008711c <pio_disable_interrupt>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
   8711c:	6441      	str	r1, [r0, #68]	; 0x44
   8711e:	4770      	bx	lr

00087120 <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
   87120:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   87122:	4604      	mov	r4, r0
   87124:	460d      	mov	r5, r1
   87126:	4616      	mov	r6, r2
   87128:	461f      	mov	r7, r3
	pio_disable_interrupt(p_pio, ul_mask);
   8712a:	f247 131d 	movw	r3, #28957	; 0x711d
   8712e:	f2c0 0308 	movt	r3, #8
   87132:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);
   87134:	4620      	mov	r0, r4
   87136:	4629      	mov	r1, r5
   87138:	9a06      	ldr	r2, [sp, #24]
   8713a:	f247 03cd 	movw	r3, #28877	; 0x70cd
   8713e:	f2c0 0308 	movt	r3, #8
   87142:	4798      	blx	r3

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
   87144:	b10f      	cbz	r7, 8714a <pio_set_output+0x2a>
		p_pio->PIO_MDER = ul_mask;
   87146:	6525      	str	r5, [r4, #80]	; 0x50
   87148:	e000      	b.n	8714c <pio_set_output+0x2c>
	} else {
		p_pio->PIO_MDDR = ul_mask;
   8714a:	6565      	str	r5, [r4, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
   8714c:	b10e      	cbz	r6, 87152 <pio_set_output+0x32>
		p_pio->PIO_SODR = ul_mask;
   8714e:	6325      	str	r5, [r4, #48]	; 0x30
   87150:	e000      	b.n	87154 <pio_set_output+0x34>
	} else {
		p_pio->PIO_CODR = ul_mask;
   87152:	6365      	str	r5, [r4, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
   87154:	6125      	str	r5, [r4, #16]
	p_pio->PIO_PER = ul_mask;
   87156:	6025      	str	r5, [r4, #0]
   87158:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   8715a:	bf00      	nop

0008715c <pio_set_input>:
 * \param ul_mask Bitmask indicating which pin(s) to configure as input(s).
 * \param ul_attribute PIO attribute(s).
 */
void pio_set_input(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attribute)
{
   8715c:	b570      	push	{r4, r5, r6, lr}
   8715e:	4604      	mov	r4, r0
   87160:	460d      	mov	r5, r1
   87162:	4616      	mov	r6, r2
	pio_disable_interrupt(p_pio, ul_mask);
   87164:	f247 131d 	movw	r3, #28957	; 0x711d
   87168:	f2c0 0308 	movt	r3, #8
   8716c:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);
   8716e:	4620      	mov	r0, r4
   87170:	4629      	mov	r1, r5
   87172:	f006 0201 	and.w	r2, r6, #1
   87176:	f247 03cd 	movw	r3, #28877	; 0x70cd
   8717a:	f2c0 0308 	movt	r3, #8
   8717e:	4798      	blx	r3

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
   87180:	f016 0f0a 	tst.w	r6, #10
		p_pio->PIO_IFER = ul_mask;
   87184:	bf14      	ite	ne
   87186:	6225      	strne	r5, [r4, #32]
	} else {
		p_pio->PIO_IFDR = ul_mask;
   87188:	6265      	streq	r5, [r4, #36]	; 0x24
			p_pio->PIO_IFSCER = ul_mask;
		}
	}
#elif (SAM3XA|| SAM3U)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
   8718a:	f016 0f02 	tst.w	r6, #2
   8718e:	d002      	beq.n	87196 <pio_set_input+0x3a>
		p_pio->PIO_SCIFSR = ul_mask;
   87190:	f8c4 5080 	str.w	r5, [r4, #128]	; 0x80
   87194:	e004      	b.n	871a0 <pio_set_input+0x44>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
   87196:	f016 0f08 	tst.w	r6, #8
			p_pio->PIO_SCIFSR = ul_mask;
   8719a:	bf18      	it	ne
   8719c:	f8c4 5080 	strne.w	r5, [r4, #128]	; 0x80
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
   871a0:	6165      	str	r5, [r4, #20]
	p_pio->PIO_PER = ul_mask;
   871a2:	6025      	str	r5, [r4, #0]
   871a4:	bd70      	pop	{r4, r5, r6, pc}
   871a6:	bf00      	nop

000871a8 <pio_get_interrupt_status>:
 *
 * \return The interrupt status mask value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
   871a8:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
   871aa:	4770      	bx	lr

000871ac <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
   871ac:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
   871ae:	4770      	bx	lr

000871b0 <pio_configure_pin>:
 * \param ul_flags Pins attributes.
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
   871b0:	b5f0      	push	{r4, r5, r6, r7, lr}
   871b2:	b083      	sub	sp, #12
   871b4:	460d      	mov	r5, r1
	Pio *p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
   871b6:	ea4f 1650 	mov.w	r6, r0, lsr #5
   871ba:	f506 1100 	add.w	r1, r6, #2097152	; 0x200000
   871be:	f201 7207 	addw	r2, r1, #1799	; 0x707
   871c2:	ea4f 2642 	mov.w	r6, r2, lsl #9

	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
   871c6:	f005 44f0 	and.w	r4, r5, #2013265920	; 0x78000000
   871ca:	f1b4 5f20 	cmp.w	r4, #671088640	; 0x28000000
   871ce:	d042      	beq.n	87256 <pio_configure_pin+0xa6>
   871d0:	d806      	bhi.n	871e0 <pio_configure_pin+0x30>
   871d2:	f1b4 6f00 	cmp.w	r4, #134217728	; 0x8000000
   871d6:	d00a      	beq.n	871ee <pio_configure_pin+0x3e>
   871d8:	f1b4 5f80 	cmp.w	r4, #268435456	; 0x10000000
   871dc:	d164      	bne.n	872a8 <pio_configure_pin+0xf8>
   871de:	e020      	b.n	87222 <pio_configure_pin+0x72>
   871e0:	f1b4 5f40 	cmp.w	r4, #805306368	; 0x30000000
   871e4:	d046      	beq.n	87274 <pio_configure_pin+0xc4>
   871e6:	f1b4 5f60 	cmp.w	r4, #939524096	; 0x38000000
   871ea:	d15d      	bne.n	872a8 <pio_configure_pin+0xf8>
   871ec:	e042      	b.n	87274 <pio_configure_pin+0xc4>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
   871ee:	f000 071f 	and.w	r7, r0, #31
   871f2:	f04f 0401 	mov.w	r4, #1
   871f6:	fa04 f707 	lsl.w	r7, r4, r7
   871fa:	4630      	mov	r0, r6
   871fc:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   87200:	463a      	mov	r2, r7
   87202:	f247 03d9 	movw	r3, #28889	; 0x70d9
   87206:	f2c0 0308 	movt	r3, #8
   8720a:	4798      	blx	r3
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
   8720c:	4630      	mov	r0, r6
   8720e:	4639      	mov	r1, r7
   87210:	ea05 0204 	and.w	r2, r5, r4
   87214:	f247 03cd 	movw	r3, #28877	; 0x70cd
   87218:	f2c0 0308 	movt	r3, #8
   8721c:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
   8721e:	4620      	mov	r0, r4
	switch (ul_flags & PIO_TYPE_Msk) {
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
   87220:	e044      	b.n	872ac <pio_configure_pin+0xfc>
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
   87222:	f000 001f 	and.w	r0, r0, #31
   87226:	f04f 0401 	mov.w	r4, #1
   8722a:	fa04 f700 	lsl.w	r7, r4, r0
   8722e:	4630      	mov	r0, r6
   87230:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   87234:	463a      	mov	r2, r7
   87236:	f247 03d9 	movw	r3, #28889	; 0x70d9
   8723a:	f2c0 0308 	movt	r3, #8
   8723e:	4798      	blx	r3
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
   87240:	4630      	mov	r0, r6
   87242:	4639      	mov	r1, r7
   87244:	ea05 0204 	and.w	r2, r5, r4
   87248:	f247 03cd 	movw	r3, #28877	; 0x70cd
   8724c:	f2c0 0308 	movt	r3, #8
   87250:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
   87252:	4620      	mov	r0, r4
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
   87254:	e02a      	b.n	872ac <pio_configure_pin+0xfc>
				(ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
   87256:	f000 021f 	and.w	r2, r0, #31
   8725a:	f04f 0401 	mov.w	r4, #1
   8725e:	4630      	mov	r0, r6
   87260:	fa04 f102 	lsl.w	r1, r4, r2
   87264:	462a      	mov	r2, r5
   87266:	f247 135d 	movw	r3, #29021	; 0x715d
   8726a:	f2c0 0308 	movt	r3, #8
   8726e:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
   87270:	4620      	mov	r0, r4
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;
   87272:	e01b      	b.n	872ac <pio_configure_pin+0xfc>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
   87274:	f000 021f 	and.w	r2, r0, #31
   87278:	f04f 0401 	mov.w	r4, #1
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
   8727c:	f005 5360 	and.w	r3, r5, #939524096	; 0x38000000
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
   87280:	ea05 0104 	and.w	r1, r5, r4
   87284:	9100      	str	r1, [sp, #0]
   87286:	4630      	mov	r0, r6
   87288:	fa04 f102 	lsl.w	r1, r4, r2
   8728c:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
   87290:	bf14      	ite	ne
   87292:	2200      	movne	r2, #0
   87294:	2201      	moveq	r2, #1
   87296:	f3c5 0380 	ubfx	r3, r5, #2, #1
   8729a:	f247 1521 	movw	r5, #28961	; 0x7121
   8729e:	f2c0 0508 	movt	r5, #8
   872a2:	47a8      	blx	r5

	default:
		return 0;
	}

	return 1;
   872a4:	4620      	mov	r0, r4
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
   872a6:	e001      	b.n	872ac <pio_configure_pin+0xfc>

	default:
		return 0;
   872a8:	f04f 0000 	mov.w	r0, #0
	}

	return 1;
}
   872ac:	b003      	add	sp, #12
   872ae:	bdf0      	pop	{r4, r5, r6, r7, pc}

000872b0 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
   872b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   872b2:	4604      	mov	r4, r0
   872b4:	460e      	mov	r6, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
   872b6:	f247 13a9 	movw	r3, #29097	; 0x71a9
   872ba:	f2c0 0308 	movt	r3, #8
   872be:	4798      	blx	r3
   872c0:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
   872c2:	4620      	mov	r0, r4
   872c4:	f247 11ad 	movw	r1, #29101	; 0x71ad
   872c8:	f2c0 0108 	movt	r1, #8
   872cc:	4788      	blx	r1

	/* Check pending events */
	if (status != 0) {
   872ce:	4005      	ands	r5, r0
   872d0:	d014      	beq.n	872fc <pio_handler_process+0x4c>
   872d2:	4c0b      	ldr	r4, [pc, #44]	; (87300 <pio_handler_process+0x50>)
 * \brief Process an interrupt request on the given PIO controller.
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
   872d4:	4627      	mov	r7, r4
	if (status != 0) {
		/* Find triggering source */
		i = 0;
		while (status != 0) {
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
   872d6:	f854 0c0c 	ldr.w	r0, [r4, #-12]
   872da:	42b0      	cmp	r0, r6
   872dc:	d10a      	bne.n	872f4 <pio_handler_process+0x44>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
   872de:	f854 1c08 	ldr.w	r1, [r4, #-8]
   872e2:	4229      	tst	r1, r5
   872e4:	d006      	beq.n	872f4 <pio_handler_process+0x44>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
   872e6:	6822      	ldr	r2, [r4, #0]
   872e8:	4630      	mov	r0, r6
   872ea:	4790      	blx	r2
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
   872ec:	f854 3c08 	ldr.w	r3, [r4, #-8]
   872f0:	ea25 0503 	bic.w	r5, r5, r3
   872f4:	f104 0410 	add.w	r4, r4, #16

	/* Check pending events */
	if (status != 0) {
		/* Find triggering source */
		i = 0;
		while (status != 0) {
   872f8:	2d00      	cmp	r5, #0
   872fa:	d1eb      	bne.n	872d4 <pio_handler_process+0x24>
   872fc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   872fe:	bf00      	nop
   87300:	2007152c 	.word	0x2007152c

00087304 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
   87304:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
   87306:	f44f 6060 	mov.w	r0, #3584	; 0xe00
   8730a:	f2c4 000e 	movt	r0, #16398	; 0x400e
   8730e:	f04f 010b 	mov.w	r1, #11
   87312:	f247 23b1 	movw	r3, #29361	; 0x72b1
   87316:	f2c0 0308 	movt	r3, #8
   8731a:	4798      	blx	r3
   8731c:	bd08      	pop	{r3, pc}
   8731e:	bf00      	nop

00087320 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
   87320:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
   87322:	f44f 5080 	mov.w	r0, #4096	; 0x1000
   87326:	f2c4 000e 	movt	r0, #16398	; 0x400e
   8732a:	f04f 010c 	mov.w	r1, #12
   8732e:	f247 23b1 	movw	r3, #29361	; 0x72b1
   87332:	f2c0 0308 	movt	r3, #8
   87336:	4798      	blx	r3
   87338:	bd08      	pop	{r3, pc}
   8733a:	bf00      	nop

0008733c <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
   8733c:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
   8733e:	f44f 5090 	mov.w	r0, #4608	; 0x1200
   87342:	f2c4 000e 	movt	r0, #16398	; 0x400e
   87346:	f04f 010d 	mov.w	r1, #13
   8734a:	f247 23b1 	movw	r3, #29361	; 0x72b1
   8734e:	f2c0 0308 	movt	r3, #8
   87352:	4798      	blx	r3
   87354:	bd08      	pop	{r3, pc}
   87356:	bf00      	nop

00087358 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
   87358:	b508      	push	{r3, lr}
	pio_handler_process(PIOD, ID_PIOD);
   8735a:	f44f 50a0 	mov.w	r0, #5120	; 0x1400
   8735e:	f2c4 000e 	movt	r0, #16398	; 0x400e
   87362:	f04f 010e 	mov.w	r1, #14
   87366:	f247 23b1 	movw	r3, #29361	; 0x72b1
   8736a:	f2c0 0308 	movt	r3, #8
   8736e:	4798      	blx	r3
   87370:	bd08      	pop	{r3, pc}
   87372:	bf00      	nop

00087374 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
   87374:	f44f 63c0 	mov.w	r3, #1536	; 0x600
   87378:	f2c4 030e 	movt	r3, #16398	; 0x400e
   8737c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
   8737e:	f022 0170 	bic.w	r1, r2, #112	; 0x70
   87382:	4308      	orrs	r0, r1
   87384:	6318      	str	r0, [r3, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   87386:	6e98      	ldr	r0, [r3, #104]	; 0x68
   87388:	f010 0f08 	tst.w	r0, #8
   8738c:	d007      	beq.n	8739e <pmc_switch_mck_to_pllack+0x2a>
   8738e:	e010      	b.n	873b2 <pmc_switch_mck_to_pllack+0x3e>
   87390:	f100 33ff 	add.w	r3, r0, #4294967295
   87394:	6e90      	ldr	r0, [r2, #104]	; 0x68
   87396:	f010 0f08 	tst.w	r0, #8
   8739a:	d038      	beq.n	8740e <pmc_switch_mck_to_pllack+0x9a>
   8739c:	e009      	b.n	873b2 <pmc_switch_mck_to_pllack+0x3e>
   8739e:	f44f 6000 	mov.w	r0, #2048	; 0x800
   873a2:	f44f 62c0 	mov.w	r2, #1536	; 0x600
   873a6:	f2c4 020e 	movt	r2, #16398	; 0x400e
   873aa:	6e91      	ldr	r1, [r2, #104]	; 0x68
   873ac:	f011 0f08 	tst.w	r1, #8
   873b0:	d0ee      	beq.n	87390 <pmc_switch_mck_to_pllack+0x1c>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
   873b2:	f44f 61c0 	mov.w	r1, #1536	; 0x600
   873b6:	f2c4 010e 	movt	r1, #16398	; 0x400e
   873ba:	6b0a      	ldr	r2, [r1, #48]	; 0x30
   873bc:	f022 0303 	bic.w	r3, r2, #3
   873c0:	f043 0002 	orr.w	r0, r3, #2
   873c4:	6308      	str	r0, [r1, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   873c6:	6e89      	ldr	r1, [r1, #104]	; 0x68
   873c8:	f011 0f08 	tst.w	r1, #8
   873cc:	d009      	beq.n	873e2 <pmc_switch_mck_to_pllack+0x6e>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	return 0;
   873ce:	f04f 0000 	mov.w	r0, #0
   873d2:	4770      	bx	lr
   873d4:	f103 33ff 	add.w	r3, r3, #4294967295
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   873d8:	6e91      	ldr	r1, [r2, #104]	; 0x68
   873da:	f011 0f08 	tst.w	r1, #8
   873de:	d013      	beq.n	87408 <pmc_switch_mck_to_pllack+0x94>
   873e0:	e009      	b.n	873f6 <pmc_switch_mck_to_pllack+0x82>
   873e2:	f44f 6300 	mov.w	r3, #2048	; 0x800
   873e6:	f44f 62c0 	mov.w	r2, #1536	; 0x600
   873ea:	f2c4 020e 	movt	r2, #16398	; 0x400e
   873ee:	6e90      	ldr	r0, [r2, #104]	; 0x68
   873f0:	f010 0f08 	tst.w	r0, #8
   873f4:	d0ee      	beq.n	873d4 <pmc_switch_mck_to_pllack+0x60>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	return 0;
   873f6:	f04f 0000 	mov.w	r0, #0
   873fa:	4770      	bx	lr

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
   873fc:	f04f 0001 	mov.w	r0, #1
   87400:	4770      	bx	lr
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
   87402:	f04f 0001 	mov.w	r0, #1
		}
	}

	return 0;
}
   87406:	4770      	bx	lr
	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
   87408:	3b01      	subs	r3, #1
   8740a:	d1f0      	bne.n	873ee <pmc_switch_mck_to_pllack+0x7a>
   8740c:	e7f9      	b.n	87402 <pmc_switch_mck_to_pllack+0x8e>
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
   8740e:	1e58      	subs	r0, r3, #1
   87410:	d1cb      	bne.n	873aa <pmc_switch_mck_to_pllack+0x36>
   87412:	e7f3      	b.n	873fc <pmc_switch_mck_to_pllack+0x88>

00087414 <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
   87414:	b188      	cbz	r0, 8743a <pmc_switch_mainck_to_xtal+0x26>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
   87416:	f44f 61c0 	mov.w	r1, #1536	; 0x600
   8741a:	f2c4 010e 	movt	r1, #16398	; 0x400e
   8741e:	6a08      	ldr	r0, [r1, #32]
				PMC_CKGR_MOR_KEY_VALUE | CKGR_MOR_MOSCXTBY |
   87420:	f64f 72fc 	movw	r2, #65532	; 0xfffc
   87424:	f6cf 62c8 	movt	r2, #65224	; 0xfec8
   87428:	4002      	ands	r2, r0
   8742a:	f04f 0302 	mov.w	r3, #2
   8742e:	f2c0 1337 	movt	r3, #311	; 0x137
   87432:	ea42 0003 	orr.w	r0, r2, r3
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
   87436:	6208      	str	r0, [r1, #32]
   87438:	4770      	bx	lr
				PMC_CKGR_MOR_KEY_VALUE | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
   8743a:	f44f 63c0 	mov.w	r3, #1536	; 0x600
   8743e:	f2c4 030e 	movt	r3, #16398	; 0x400e
   87442:	6a1a      	ldr	r2, [r3, #32]
				PMC_CKGR_MOR_KEY_VALUE | CKGR_MOR_MOSCXTEN |
   87444:	f422 105c 	bic.w	r0, r2, #3604480	; 0x370000
   87448:	f020 0203 	bic.w	r2, r0, #3
   8744c:	f442 105c 	orr.w	r0, r2, #3604480	; 0x370000
   87450:	f040 0201 	orr.w	r2, r0, #1
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
   87454:	ea4f 6101 	mov.w	r1, r1, lsl #24
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				PMC_CKGR_MOR_KEY_VALUE | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
				PMC_CKGR_MOR_KEY_VALUE | CKGR_MOR_MOSCXTEN |
   87458:	ea42 4011 	orr.w	r0, r2, r1, lsr #16
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				PMC_CKGR_MOR_KEY_VALUE | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
   8745c:	6218      	str	r0, [r3, #32]
				PMC_CKGR_MOR_KEY_VALUE | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
   8745e:	f44f 62c0 	mov.w	r2, #1536	; 0x600
   87462:	f2c4 020e 	movt	r2, #16398	; 0x400e
   87466:	6e93      	ldr	r3, [r2, #104]	; 0x68
   87468:	f013 0f01 	tst.w	r3, #1
   8746c:	d0fb      	beq.n	87466 <pmc_switch_mainck_to_xtal+0x52>

		PMC->CKGR_MOR |= PMC_CKGR_MOR_KEY_VALUE | CKGR_MOR_MOSCSEL;
   8746e:	f44f 61c0 	mov.w	r1, #1536	; 0x600
   87472:	f2c4 010e 	movt	r1, #16398	; 0x400e
   87476:	6a08      	ldr	r0, [r1, #32]
   87478:	f040 729b 	orr.w	r2, r0, #20316160	; 0x1360000
   8747c:	f442 3380 	orr.w	r3, r2, #65536	; 0x10000
   87480:	620b      	str	r3, [r1, #32]
   87482:	4770      	bx	lr

00087484 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
   87484:	f44f 63c0 	mov.w	r3, #1536	; 0x600
   87488:	f2c4 030e 	movt	r3, #16398	; 0x400e
   8748c:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
   8748e:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
   87492:	4770      	bx	lr

00087494 <pmc_disable_pllack>:
/**
 * \brief Disable PLLA clock.
 */
void pmc_disable_pllack(void)
{
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
   87494:	f44f 63c0 	mov.w	r3, #1536	; 0x600
   87498:	f2c4 030e 	movt	r3, #16398	; 0x400e
   8749c:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
   874a0:	629a      	str	r2, [r3, #40]	; 0x28
   874a2:	4770      	bx	lr

000874a4 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
   874a4:	f44f 63c0 	mov.w	r3, #1536	; 0x600
   874a8:	f2c4 030e 	movt	r3, #16398	; 0x400e
   874ac:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
   874ae:	f000 0002 	and.w	r0, r0, #2
   874b2:	4770      	bx	lr

000874b4 <pmc_enable_upll_clock>:
/**
 * \brief Enable UPLL clock.
 */
void pmc_enable_upll_clock(void)
{
	PMC->CKGR_UCKR = CKGR_UCKR_UPLLCOUNT(3) | CKGR_UCKR_UPLLEN;
   874b4:	f44f 63c0 	mov.w	r3, #1536	; 0x600
   874b8:	f2c4 030e 	movt	r3, #16398	; 0x400e
   874bc:	f44f 1244 	mov.w	r2, #3211264	; 0x310000
   874c0:	61da      	str	r2, [r3, #28]

	/* Wait UTMI PLL Lock Status */
	while (!(PMC->PMC_SR & PMC_SR_LOCKU));
   874c2:	f44f 60c0 	mov.w	r0, #1536	; 0x600
   874c6:	f2c4 000e 	movt	r0, #16398	; 0x400e
   874ca:	6e81      	ldr	r1, [r0, #104]	; 0x68
   874cc:	f011 0f40 	tst.w	r1, #64	; 0x40
   874d0:	d0fb      	beq.n	874ca <pmc_enable_upll_clock+0x16>
}
   874d2:	4770      	bx	lr

000874d4 <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
   874d4:	282c      	cmp	r0, #44	; 0x2c
   874d6:	d835      	bhi.n	87544 <pmc_enable_periph_clk+0x70>
		return 1;
	}

	if (ul_id < 32) {
   874d8:	281f      	cmp	r0, #31
   874da:	d817      	bhi.n	8750c <pmc_enable_periph_clk+0x38>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
   874dc:	f44f 61c0 	mov.w	r1, #1536	; 0x600
   874e0:	f2c4 010e 	movt	r1, #16398	; 0x400e
   874e4:	698a      	ldr	r2, [r1, #24]
   874e6:	f04f 0301 	mov.w	r3, #1
   874ea:	fa03 f300 	lsl.w	r3, r3, r0
   874ee:	401a      	ands	r2, r3
   874f0:	4293      	cmp	r3, r2
   874f2:	d02a      	beq.n	8754a <pmc_enable_periph_clk+0x76>
			PMC->PMC_PCER0 = 1 << ul_id;
   874f4:	f04f 0101 	mov.w	r1, #1
   874f8:	fa01 f000 	lsl.w	r0, r1, r0
   874fc:	f44f 62c0 	mov.w	r2, #1536	; 0x600
   87500:	f2c4 020e 	movt	r2, #16398	; 0x400e
   87504:	6110      	str	r0, [r2, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
   87506:	f04f 0000 	mov.w	r0, #0
   8750a:	4770      	bx	lr
			PMC->PMC_PCER0 = 1 << ul_id;
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E)
	} else {
		ul_id -= 32;
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
   8750c:	f44f 63c0 	mov.w	r3, #1536	; 0x600
   87510:	f2c4 030e 	movt	r3, #16398	; 0x400e
   87514:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
			PMC->PMC_PCER0 = 1 << ul_id;
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E)
	} else {
		ul_id -= 32;
   87518:	f1a0 0020 	sub.w	r0, r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
   8751c:	f04f 0101 	mov.w	r1, #1
   87520:	fa01 f100 	lsl.w	r1, r1, r0
   87524:	400a      	ands	r2, r1
   87526:	4291      	cmp	r1, r2
   87528:	d012      	beq.n	87550 <pmc_enable_periph_clk+0x7c>
			PMC->PMC_PCER1 = 1 << ul_id;
   8752a:	f04f 0301 	mov.w	r3, #1
   8752e:	fa03 f000 	lsl.w	r0, r3, r0
   87532:	f44f 62c0 	mov.w	r2, #1536	; 0x600
   87536:	f2c4 020e 	movt	r2, #16398	; 0x400e
   8753a:	f8c2 0100 	str.w	r0, [r2, #256]	; 0x100
		}
#endif
	}

	return 0;
   8753e:	f04f 0000 	mov.w	r0, #0
   87542:	4770      	bx	lr
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
		return 1;
   87544:	f04f 0001 	mov.w	r0, #1
   87548:	4770      	bx	lr
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
   8754a:	f04f 0000 	mov.w	r0, #0
   8754e:	4770      	bx	lr
   87550:	f04f 0000 	mov.w	r0, #0
}
   87554:	4770      	bx	lr
   87556:	bf00      	nop

00087558 <pmc_switch_udpck_to_upllck>:
 *
 * \param dw_usbdiv Clock divisor.
 */
void pmc_switch_udpck_to_upllck(uint32_t ul_usbdiv)
{
	PMC->PMC_USB = PMC_USB_USBS | PMC_USB_USBDIV(ul_usbdiv);
   87558:	ea4f 2000 	mov.w	r0, r0, lsl #8
   8755c:	f400 6270 	and.w	r2, r0, #3840	; 0xf00
   87560:	f042 0101 	orr.w	r1, r2, #1
   87564:	f44f 63c0 	mov.w	r3, #1536	; 0x600
   87568:	f2c4 030e 	movt	r3, #16398	; 0x400e
   8756c:	6399      	str	r1, [r3, #56]	; 0x38
   8756e:	4770      	bx	lr

00087570 <pmc_enable_udpck>:
void pmc_enable_udpck(void)
{
# if (SAM3S || SAM4S || SAM4E)
	PMC->PMC_SCER = PMC_SCER_UDP;
# else
	PMC->PMC_SCER = PMC_SCER_UOTGCLK;
   87570:	f44f 63c0 	mov.w	r3, #1536	; 0x600
   87574:	f2c4 030e 	movt	r3, #16398	; 0x400e
   87578:	f04f 0220 	mov.w	r2, #32
   8757c:	601a      	str	r2, [r3, #0]
   8757e:	4770      	bx	lr

00087580 <pmc_set_fast_startup_input>:
 * \param ul_inputs Wake up inputs to enable.
 */
void pmc_set_fast_startup_input(uint32_t ul_inputs)
{
	ul_inputs &= PMC_FAST_STARTUP_Msk;
	PMC->PMC_FSMR |= ul_inputs;
   87580:	f44f 63c0 	mov.w	r3, #1536	; 0x600
   87584:	f2c4 030e 	movt	r3, #16398	; 0x400e
   87588:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 *
 * \param ul_inputs Wake up inputs to enable.
 */
void pmc_set_fast_startup_input(uint32_t ul_inputs)
{
	ul_inputs &= PMC_FAST_STARTUP_Msk;
   8758a:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
   8758e:	f420 0178 	bic.w	r1, r0, #16252928	; 0xf80000
	PMC->PMC_FSMR |= ul_inputs;
   87592:	430a      	orrs	r2, r1
   87594:	671a      	str	r2, [r3, #112]	; 0x70
   87596:	4770      	bx	lr

00087598 <pmc_is_wakeup_clocks_restored>:
	}
}

bool pmc_is_wakeup_clocks_restored(void)
{
	return !b_is_fastrc_used;
   87598:	f241 5390 	movw	r3, #5520	; 0x1590
   8759c:	f2c2 0307 	movt	r3, #8199	; 0x2007
   875a0:	7818      	ldrb	r0, [r3, #0]
}
   875a2:	f080 0001 	eor.w	r0, r0, #1
   875a6:	4770      	bx	lr

000875a8 <udd_sleep_mode>:
 *
 * \param b_enable true to authorize idle mode
 */
static void udd_sleep_mode(bool b_idle)
{
	if (!b_idle && udd_b_idle) {
   875a8:	4603      	mov	r3, r0
   875aa:	2800      	cmp	r0, #0
   875ac:	d149      	bne.n	87642 <udd_sleep_mode+0x9a>
   875ae:	f241 5295 	movw	r2, #5525	; 0x1595
   875b2:	f2c2 0207 	movt	r2, #8199	; 0x2007
   875b6:	7811      	ldrb	r1, [r2, #0]
   875b8:	2900      	cmp	r1, #0
   875ba:	d03c      	beq.n	87636 <udd_sleep_mode+0x8e>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
   875bc:	f3ef 8110 	mrs	r1, PRIMASK
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
   875c0:	b672      	cpsid	i
   875c2:	f3bf 8f5f 	dmb	sy
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = cpu_irq_is_enabled();
	cpu_irq_disable();
   875c6:	f240 2298 	movw	r2, #664	; 0x298
   875ca:	f2c2 0207 	movt	r2, #8199	; 0x2007
   875ce:	7010      	strb	r0, [r2, #0]
	Assert(sleepmgr_locks[mode]);

	// Enter a critical section
	flags = cpu_irq_save();

	--sleepmgr_locks[mode];
   875d0:	f641 4214 	movw	r2, #7188	; 0x1c14
   875d4:	f2c2 0207 	movt	r2, #8199	; 0x2007
   875d8:	7890      	ldrb	r0, [r2, #2]
   875da:	f100 30ff 	add.w	r0, r0, #4294967295
   875de:	7090      	strb	r0, [r2, #2]
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
   875e0:	bb49      	cbnz	r1, 87636 <udd_sleep_mode+0x8e>
		cpu_irq_enable();
   875e2:	f240 2298 	movw	r2, #664	; 0x298
   875e6:	f2c2 0207 	movt	r2, #8199	; 0x2007
   875ea:	f04f 0101 	mov.w	r1, #1
   875ee:	7011      	strb	r1, [r2, #0]
   875f0:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
   875f4:	b662      	cpsie	i
   875f6:	e01e      	b.n	87636 <udd_sleep_mode+0x8e>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
   875f8:	f3ef 8110 	mrs	r1, PRIMASK
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
   875fc:	b672      	cpsid	i
   875fe:	f3bf 8f5f 	dmb	sy
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = cpu_irq_is_enabled();
	cpu_irq_disable();
   87602:	f240 2298 	movw	r2, #664	; 0x298
   87606:	f2c2 0207 	movt	r2, #8199	; 0x2007
   8760a:	f04f 0000 	mov.w	r0, #0
   8760e:	7010      	strb	r0, [r2, #0]
	Assert(sleepmgr_locks[mode] < 0xff);

	// Enter a critical section
	flags = cpu_irq_save();

	++sleepmgr_locks[mode];
   87610:	f641 4214 	movw	r2, #7188	; 0x1c14
   87614:	f2c2 0207 	movt	r2, #8199	; 0x2007
   87618:	7890      	ldrb	r0, [r2, #2]
   8761a:	f100 0001 	add.w	r0, r0, #1
   8761e:	7090      	strb	r0, [r2, #2]
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
   87620:	b949      	cbnz	r1, 87636 <udd_sleep_mode+0x8e>
		cpu_irq_enable();
   87622:	f240 2298 	movw	r2, #664	; 0x298
   87626:	f2c2 0207 	movt	r2, #8199	; 0x2007
   8762a:	f04f 0101 	mov.w	r1, #1
   8762e:	7011      	strb	r1, [r2, #0]
   87630:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
   87634:	b662      	cpsie	i
	}
	if (b_idle && !udd_b_idle) {
		dbg_print("_W ");
		sleepmgr_lock_mode(UOTGHS_SLEEP_MODE_USB_IDLE);
	}
	udd_b_idle = b_idle;
   87636:	f241 5095 	movw	r0, #5525	; 0x1595
   8763a:	f2c2 0007 	movt	r0, #8199	; 0x2007
   8763e:	7003      	strb	r3, [r0, #0]
   87640:	4770      	bx	lr
{
	if (!b_idle && udd_b_idle) {
		dbg_print("_S ");
		sleepmgr_unlock_mode(UOTGHS_SLEEP_MODE_USB_IDLE);
	}
	if (b_idle && !udd_b_idle) {
   87642:	f241 5295 	movw	r2, #5525	; 0x1595
   87646:	f2c2 0207 	movt	r2, #8199	; 0x2007
   8764a:	7810      	ldrb	r0, [r2, #0]
   8764c:	2800      	cmp	r0, #0
   8764e:	d0d3      	beq.n	875f8 <udd_sleep_mode+0x50>
   87650:	e7f1      	b.n	87636 <udd_sleep_mode+0x8e>
   87652:	bf00      	nop

00087654 <udd_ctrl_init>:
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
   87654:	f3ef 8210 	mrs	r2, PRIMASK
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
   87658:	b672      	cpsid	i
   8765a:	f3bf 8f5f 	dmb	sy
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = cpu_irq_is_enabled();
	cpu_irq_disable();
   8765e:	f240 2398 	movw	r3, #664	; 0x298
   87662:	f2c2 0307 	movt	r3, #8199	; 0x2007
   87666:	f04f 0100 	mov.w	r1, #0
   8766a:	7019      	strb	r1, [r3, #0]
	// In case of abort of IN Data Phase:
	// No need to abort IN transfer (rise TXINI),
	// because it is automatically done by hardware when a Setup packet is received.
	// But the interrupt must be disabled to don't generate interrupt TXINI
	// after SETUP reception.
	udd_disable_in_send_interrupt(0);
   8766c:	f24c 2020 	movw	r0, #49696	; 0xc220
   87670:	f2c4 000a 	movt	r0, #16394	; 0x400a
   87674:	f04f 0101 	mov.w	r1, #1
   87678:	6001      	str	r1, [r0, #0]
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
   8767a:	b93a      	cbnz	r2, 8768c <udd_ctrl_init+0x38>
		cpu_irq_enable();
   8767c:	f240 2398 	movw	r3, #664	; 0x298
   87680:	f2c2 0307 	movt	r3, #8199	; 0x2007
   87684:	7019      	strb	r1, [r3, #0]
   87686:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
   8768a:	b662      	cpsie	i
	cpu_irq_restore(flags);

	// In case of OUT ZLP event is no processed before Setup event occurs
	udd_ack_out_received(0);
   8768c:	f24c 1060 	movw	r0, #49504	; 0xc160
   87690:	f2c4 000a 	movt	r0, #16394	; 0x400a
   87694:	f04f 0102 	mov.w	r1, #2
   87698:	6001      	str	r1, [r0, #0]

	udd_g_ctrlreq.callback = NULL;
   8769a:	f641 421c 	movw	r2, #7196	; 0x1c1c
   8769e:	f2c2 0207 	movt	r2, #8199	; 0x2007
   876a2:	f04f 0300 	mov.w	r3, #0
   876a6:	6113      	str	r3, [r2, #16]
	udd_g_ctrlreq.over_under_run = NULL;
   876a8:	6153      	str	r3, [r2, #20]
	udd_g_ctrlreq.payload_size = 0;
   876aa:	8193      	strh	r3, [r2, #12]
	udd_ep_control_state = UDD_EPCTRL_SETUP;
   876ac:	f241 6110 	movw	r1, #5648	; 0x1610
   876b0:	f2c2 0107 	movt	r1, #8199	; 0x2007
   876b4:	700b      	strb	r3, [r1, #0]
   876b6:	4770      	bx	lr

000876b8 <udd_ctrl_stall_data>:


static void udd_ctrl_stall_data(void)
{
	// Stall all packets on IN & OUT control endpoint
	udd_ep_control_state = UDD_EPCTRL_STALL_REQ;
   876b8:	f241 6310 	movw	r3, #5648	; 0x1610
   876bc:	f2c2 0307 	movt	r3, #8199	; 0x2007
   876c0:	f04f 0205 	mov.w	r2, #5
   876c4:	701a      	strb	r2, [r3, #0]
	udd_enable_stall_handshake(0);
   876c6:	f24c 10f0 	movw	r0, #49648	; 0xc1f0
   876ca:	f2c4 000a 	movt	r0, #16394	; 0x400a
   876ce:	f44f 2100 	mov.w	r1, #524288	; 0x80000
   876d2:	6001      	str	r1, [r0, #0]
   876d4:	4770      	bx	lr
   876d6:	bf00      	nop

000876d8 <udd_ctrl_send_zlp_in>:

static void udd_ctrl_send_zlp_in(void)
{
	irqflags_t flags;

	udd_ep_control_state = UDD_EPCTRL_HANDSHAKE_WAIT_IN_ZLP;
   876d8:	f241 6310 	movw	r3, #5648	; 0x1610
   876dc:	f2c2 0307 	movt	r3, #8199	; 0x2007
   876e0:	f04f 0203 	mov.w	r2, #3
   876e4:	701a      	strb	r2, [r3, #0]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
   876e6:	f3ef 8010 	mrs	r0, PRIMASK
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
   876ea:	b672      	cpsid	i
   876ec:	f3bf 8f5f 	dmb	sy
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = cpu_irq_is_enabled();
	cpu_irq_disable();
   876f0:	f240 2198 	movw	r1, #664	; 0x298
   876f4:	f2c2 0107 	movt	r1, #8199	; 0x2007
   876f8:	f04f 0300 	mov.w	r3, #0
   876fc:	700b      	strb	r3, [r1, #0]

	// Validate and send empty IN packet on control endpoint
	flags = cpu_irq_save();
	// Send ZLP on IN endpoint
	udd_ack_in_send(0);
   876fe:	f24c 1260 	movw	r2, #49504	; 0xc160
   87702:	f2c4 020a 	movt	r2, #16394	; 0x400a
   87706:	f04f 0101 	mov.w	r1, #1
   8770a:	6011      	str	r1, [r2, #0]
	udd_enable_in_send_interrupt(0);
   8770c:	f24c 13f0 	movw	r3, #49648	; 0xc1f0
   87710:	f2c4 030a 	movt	r3, #16394	; 0x400a
   87714:	6019      	str	r1, [r3, #0]
	// To detect a protocol error, enable nak interrupt on data OUT phase
	udd_ack_nak_out(0);
   87716:	f04f 0108 	mov.w	r1, #8
   8771a:	6011      	str	r1, [r2, #0]
	udd_enable_nak_out_interrupt(0);
   8771c:	6019      	str	r1, [r3, #0]
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
   8771e:	b948      	cbnz	r0, 87734 <udd_ctrl_send_zlp_in+0x5c>
		cpu_irq_enable();
   87720:	f240 2098 	movw	r0, #664	; 0x298
   87724:	f2c2 0007 	movt	r0, #8199	; 0x2007
   87728:	f04f 0201 	mov.w	r2, #1
   8772c:	7002      	strb	r2, [r0, #0]
   8772e:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
   87732:	b662      	cpsie	i
   87734:	4770      	bx	lr
   87736:	bf00      	nop

00087738 <udd_ctrl_endofrequest>:
	cpu_irq_restore(flags);
}


static void udd_ctrl_endofrequest(void)
{
   87738:	b508      	push	{r3, lr}
	// If a callback is registered then call it
	if (udd_g_ctrlreq.callback) {
   8773a:	f641 431c 	movw	r3, #7196	; 0x1c1c
   8773e:	f2c2 0307 	movt	r3, #8199	; 0x2007
   87742:	6918      	ldr	r0, [r3, #16]
   87744:	b100      	cbz	r0, 87748 <udd_ctrl_endofrequest+0x10>
		udd_g_ctrlreq.callback();
   87746:	4780      	blx	r0
   87748:	bd08      	pop	{r3, pc}
   8774a:	bf00      	nop

0008774c <udd_ctrl_in_sent>:
	}
}


static void udd_ctrl_in_sent(void)
{
   8774c:	b570      	push	{r4, r5, r6, lr}
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
   8774e:	f3ef 8210 	mrs	r2, PRIMASK
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
   87752:	b672      	cpsid	i
   87754:	f3bf 8f5f 	dmb	sy
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = cpu_irq_is_enabled();
	cpu_irq_disable();
   87758:	f240 2398 	movw	r3, #664	; 0x298
   8775c:	f2c2 0307 	movt	r3, #8199	; 0x2007
   87760:	f04f 0100 	mov.w	r1, #0
   87764:	7019      	strb	r1, [r3, #0]
	uint8_t i;
	uint8_t *ptr_dest, *ptr_src;
	irqflags_t flags;

	flags = cpu_irq_save();
	udd_disable_in_send_interrupt(0);
   87766:	f24c 2020 	movw	r0, #49696	; 0xc220
   8776a:	f2c4 000a 	movt	r0, #16394	; 0x400a
   8776e:	f04f 0101 	mov.w	r1, #1
   87772:	6001      	str	r1, [r0, #0]
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
   87774:	b93a      	cbnz	r2, 87786 <udd_ctrl_in_sent+0x3a>
		cpu_irq_enable();
   87776:	f240 2398 	movw	r3, #664	; 0x298
   8777a:	f2c2 0307 	movt	r3, #8199	; 0x2007
   8777e:	7019      	strb	r1, [r3, #0]
   87780:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
   87784:	b662      	cpsie	i
	cpu_irq_restore(flags);

	if (UDD_EPCTRL_HANDSHAKE_WAIT_IN_ZLP == udd_ep_control_state) {
   87786:	f241 6010 	movw	r0, #5648	; 0x1610
   8778a:	f2c2 0007 	movt	r0, #8199	; 0x2007
   8778e:	7801      	ldrb	r1, [r0, #0]
   87790:	2903      	cmp	r1, #3
   87792:	d10a      	bne.n	877aa <udd_ctrl_in_sent+0x5e>
		// ZLP on IN is sent, then valid end of setup request
		udd_ctrl_endofrequest();
   87794:	f247 7239 	movw	r2, #30521	; 0x7739
   87798:	f2c0 0208 	movt	r2, #8
   8779c:	4790      	blx	r2
		// Reinitializes control endpoint management
		udd_ctrl_init();
   8779e:	f247 6055 	movw	r0, #30293	; 0x7655
   877a2:	f2c0 0008 	movt	r0, #8
   877a6:	4780      	blx	r0
		return;
   877a8:	bd70      	pop	{r4, r5, r6, pc}
	}
	Assert(udd_ep_control_state == UDD_EPCTRL_DATA_IN);

	nb_remain = udd_g_ctrlreq.payload_size - udd_ctrl_payload_buf_cnt;
   877aa:	f241 6412 	movw	r4, #5650	; 0x1612
   877ae:	f2c2 0407 	movt	r4, #8199	; 0x2007
   877b2:	8823      	ldrh	r3, [r4, #0]
   877b4:	f641 421c 	movw	r2, #7196	; 0x1c1c
   877b8:	f2c2 0207 	movt	r2, #8199	; 0x2007
   877bc:	8990      	ldrh	r0, [r2, #12]
   877be:	1ac1      	subs	r1, r0, r3
   877c0:	b28c      	uxth	r4, r1
	if (0 == nb_remain) {
   877c2:	2c00      	cmp	r4, #0
   877c4:	d155      	bne.n	87872 <udd_ctrl_in_sent+0x126>
		// All content of current buffer payload are sent
		// Update number of total data sending by previous playlaod buffer
		udd_ctrl_prev_payload_buf_cnt += udd_ctrl_payload_buf_cnt;
   877c6:	f241 5292 	movw	r2, #5522	; 0x1592
   877ca:	f2c2 0207 	movt	r2, #8199	; 0x2007
   877ce:	8810      	ldrh	r0, [r2, #0]
   877d0:	181b      	adds	r3, r3, r0
   877d2:	b299      	uxth	r1, r3
   877d4:	8011      	strh	r1, [r2, #0]
		if ((udd_g_ctrlreq.req.wLength == udd_ctrl_prev_payload_buf_cnt)
   877d6:	f641 421c 	movw	r2, #7196	; 0x1c1c
   877da:	f2c2 0207 	movt	r2, #8199	; 0x2007
   877de:	88d0      	ldrh	r0, [r2, #6]
   877e0:	4288      	cmp	r0, r1
   877e2:	d005      	beq.n	877f0 <udd_ctrl_in_sent+0xa4>
					|| b_shortpacket) {
   877e4:	f241 5394 	movw	r3, #5524	; 0x1594
   877e8:	f2c2 0307 	movt	r3, #8199	; 0x2007
   877ec:	7819      	ldrb	r1, [r3, #0]
   877ee:	b361      	cbz	r1, 8784a <udd_ctrl_in_sent+0xfe>

static void udd_ctrl_send_zlp_out(void)
{
	irqflags_t flags;

	udd_ep_control_state = UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP;
   877f0:	f241 6010 	movw	r0, #5648	; 0x1610
   877f4:	f2c2 0007 	movt	r0, #8199	; 0x2007
   877f8:	f04f 0204 	mov.w	r2, #4
   877fc:	7002      	strb	r2, [r0, #0]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
   877fe:	f3ef 8110 	mrs	r1, PRIMASK
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
   87802:	b672      	cpsid	i
   87804:	f3bf 8f5f 	dmb	sy
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = cpu_irq_is_enabled();
	cpu_irq_disable();
   87808:	f240 2398 	movw	r3, #664	; 0x298
   8780c:	f2c2 0307 	movt	r3, #8199	; 0x2007
   87810:	f04f 0000 	mov.w	r0, #0
   87814:	7018      	strb	r0, [r3, #0]
	// No action is necessary to accept OUT ZLP
	// because the buffer of control endpoint is already free

	// To detect a protocol error, enable nak interrupt on data IN phase
	flags = cpu_irq_save();
	udd_ack_nak_in(0);
   87816:	f24c 1360 	movw	r3, #49504	; 0xc160
   8781a:	f2c4 030a 	movt	r3, #16394	; 0x400a
   8781e:	f04f 0210 	mov.w	r2, #16
   87822:	601a      	str	r2, [r3, #0]
	udd_enable_nak_in_interrupt(0);
   87824:	f24c 10f0 	movw	r0, #49648	; 0xc1f0
   87828:	f2c4 000a 	movt	r0, #16394	; 0x400a
   8782c:	6002      	str	r2, [r0, #0]
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
   8782e:	2900      	cmp	r1, #0
   87830:	f040 80a7 	bne.w	87982 <udd_ctrl_in_sent+0x236>
		cpu_irq_enable();
   87834:	f240 2198 	movw	r1, #664	; 0x298
   87838:	f2c2 0107 	movt	r1, #8199	; 0x2007
   8783c:	f04f 0301 	mov.w	r3, #1
   87840:	700b      	strb	r3, [r1, #0]
   87842:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
   87846:	b662      	cpsie	i
   87848:	bd70      	pop	{r4, r5, r6, pc}
			// Generate an OUT ZLP for handshake phase.
			udd_ctrl_send_zlp_out();
			return;
		}
		// Need of new buffer because the data phase is not complete
		if ((!udd_g_ctrlreq.over_under_run)
   8784a:	f641 451c 	movw	r5, #7196	; 0x1c1c
   8784e:	f2c2 0507 	movt	r5, #8199	; 0x2007
   87852:	696e      	ldr	r6, [r5, #20]
   87854:	b1ce      	cbz	r6, 8788a <udd_ctrl_in_sent+0x13e>
				|| (!udd_g_ctrlreq.over_under_run())) {
   87856:	47b0      	blx	r6
   87858:	b1b8      	cbz	r0, 8788a <udd_ctrl_in_sent+0x13e>
			// Underrun then send zlp on IN
			// Here nb_remain=0 and allows to send a IN ZLP
		} else {
			// A new payload buffer is given
			udd_ctrl_payload_buf_cnt = 0;
   8785a:	f241 6412 	movw	r4, #5650	; 0x1612
   8785e:	f2c2 0407 	movt	r4, #8199	; 0x2007
   87862:	f04f 0200 	mov.w	r2, #0
   87866:	8022      	strh	r2, [r4, #0]
			nb_remain = udd_g_ctrlreq.payload_size;
   87868:	f641 401c 	movw	r0, #7196	; 0x1c1c
   8786c:	f2c2 0007 	movt	r0, #8199	; 0x2007
   87870:	8984      	ldrh	r4, [r0, #12]
		}
	}
	// Continue transfer and send next data
	if (nb_remain >= USB_DEVICE_EP_CTRL_SIZE) {
   87872:	2c3f      	cmp	r4, #63	; 0x3f
   87874:	d909      	bls.n	8788a <udd_ctrl_in_sent+0x13e>
		nb_remain = USB_DEVICE_EP_CTRL_SIZE;
		b_shortpacket = false;
   87876:	f241 5394 	movw	r3, #5524	; 0x1594
   8787a:	f2c2 0307 	movt	r3, #8199	; 0x2007
   8787e:	f04f 0100 	mov.w	r1, #0
   87882:	7019      	strb	r1, [r3, #0]
			nb_remain = udd_g_ctrlreq.payload_size;
		}
	}
	// Continue transfer and send next data
	if (nb_remain >= USB_DEVICE_EP_CTRL_SIZE) {
		nb_remain = USB_DEVICE_EP_CTRL_SIZE;
   87884:	f04f 0440 	mov.w	r4, #64	; 0x40
   87888:	e006      	b.n	87898 <udd_ctrl_in_sent+0x14c>
		b_shortpacket = false;
	} else {
		b_shortpacket = true;
   8788a:	f241 5594 	movw	r5, #5524	; 0x1594
   8788e:	f2c2 0507 	movt	r5, #8199	; 0x2007
   87892:	f04f 0601 	mov.w	r6, #1
   87896:	702e      	strb	r6, [r5, #0]
	}
	// Fill buffer of endpoint control
	ptr_dest = (uint8_t *) & udd_get_endpoint_fifo_access(0, 8);
	ptr_src = udd_g_ctrlreq.payload + udd_ctrl_payload_buf_cnt;
   87898:	f641 421c 	movw	r2, #7196	; 0x1c1c
   8789c:	f2c2 0207 	movt	r2, #8199	; 0x2007
   878a0:	6890      	ldr	r0, [r2, #8]
   878a2:	f241 6312 	movw	r3, #5650	; 0x1612
   878a6:	f2c2 0307 	movt	r3, #8199	; 0x2007
   878aa:	881e      	ldrh	r6, [r3, #0]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
   878ac:	f3ef 8110 	mrs	r1, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = cpu_irq_is_enabled();
   878b0:	f1d1 0501 	rsbs	r5, r1, #1
   878b4:	bf38      	it	cc
   878b6:	2500      	movcc	r5, #0
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
   878b8:	b672      	cpsid	i
   878ba:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
   878be:	f240 2298 	movw	r2, #664	; 0x298
   878c2:	f2c2 0207 	movt	r2, #8199	; 0x2007
   878c6:	f04f 0300 	mov.w	r3, #0
   878ca:	7013      	strb	r3, [r2, #0]
	// a next setup reception in same endpoint 0 DPRAM.
	// Thereby, an OUT ZLP reception must check before IN data write
	// and if no OUT ZLP is recevied the data must be written quickly (800us)
	// before an eventually ZLP OUT and SETUP reception
	flags = cpu_irq_save();
	if (Is_udd_out_received(0)) {
   878cc:	f24c 1130 	movw	r1, #49456	; 0xc130
   878d0:	f2c4 010a 	movt	r1, #16394	; 0x400a
   878d4:	680a      	ldr	r2, [r1, #0]
   878d6:	f012 0f02 	tst.w	r2, #2
   878da:	d101      	bne.n	878e0 <udd_ctrl_in_sent+0x194>
		cpu_irq_restore(flags);
		udd_ep_control_state = UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP;
		return; // Exit of IN DATA phase
	}
	// Write quickly the IN data
	for (i = 0; i < nb_remain; i++) {
   878dc:	b99c      	cbnz	r4, 87906 <udd_ctrl_in_sent+0x1ba>
   878de:	e035      	b.n	8794c <udd_ctrl_in_sent+0x200>
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
   878e0:	b14d      	cbz	r5, 878f6 <udd_ctrl_in_sent+0x1aa>
		cpu_irq_enable();
   878e2:	f240 2098 	movw	r0, #664	; 0x298
   878e6:	f2c2 0007 	movt	r0, #8199	; 0x2007
   878ea:	f04f 0201 	mov.w	r2, #1
   878ee:	7002      	strb	r2, [r0, #0]
   878f0:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
   878f4:	b662      	cpsie	i
	// before an eventually ZLP OUT and SETUP reception
	flags = cpu_irq_save();
	if (Is_udd_out_received(0)) {
		// IN DATA phase aborted by OUT ZLP
		cpu_irq_restore(flags);
		udd_ep_control_state = UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP;
   878f6:	f241 6110 	movw	r1, #5648	; 0x1610
   878fa:	f2c2 0107 	movt	r1, #8199	; 0x2007
   878fe:	f04f 0304 	mov.w	r3, #4
   87902:	700b      	strb	r3, [r1, #0]
		return; // Exit of IN DATA phase
   87904:	bd70      	pop	{r4, r5, r6, pc}
	} else {
		b_shortpacket = true;
	}
	// Fill buffer of endpoint control
	ptr_dest = (uint8_t *) & udd_get_endpoint_fifo_access(0, 8);
	ptr_src = udd_g_ctrlreq.payload + udd_ctrl_payload_buf_cnt;
   87906:	1982      	adds	r2, r0, r6
		cpu_irq_restore(flags);
	}
}


static void udd_ctrl_in_sent(void)
   87908:	f04f 0300 	mov.w	r3, #0
   8790c:	f2c2 0318 	movt	r3, #8216	; 0x2018
   87910:	ea6f 0003 	mvn.w	r0, r3
   87914:	1901      	adds	r1, r0, r4
   87916:	f001 0001 	and.w	r0, r1, #1
   8791a:	f102 32ff 	add.w	r2, r2, #4294967295
		udd_ep_control_state = UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP;
		return; // Exit of IN DATA phase
	}
	// Write quickly the IN data
	for (i = 0; i < nb_remain; i++) {
		*ptr_dest++ = *ptr_src++;
   8791e:	f812 1f01 	ldrb.w	r1, [r2, #1]!
   87922:	f803 1b01 	strb.w	r1, [r3], #1
		cpu_irq_restore(flags);
		udd_ep_control_state = UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP;
		return; // Exit of IN DATA phase
	}
	// Write quickly the IN data
	for (i = 0; i < nb_remain; i++) {
   87926:	b2d9      	uxtb	r1, r3
   87928:	42a1      	cmp	r1, r4
   8792a:	d32b      	bcc.n	87984 <udd_ctrl_in_sent+0x238>
   8792c:	e00e      	b.n	8794c <udd_ctrl_in_sent+0x200>
   8792e:	f102 0001 	add.w	r0, r2, #1
		*ptr_dest++ = *ptr_src++;
   87932:	7852      	ldrb	r2, [r2, #1]
   87934:	4619      	mov	r1, r3
   87936:	f801 2b01 	strb.w	r2, [r1], #1
   8793a:	f100 0201 	add.w	r2, r0, #1
   8793e:	7840      	ldrb	r0, [r0, #1]
   87940:	7058      	strb	r0, [r3, #1]
   87942:	f101 0301 	add.w	r3, r1, #1
		cpu_irq_restore(flags);
		udd_ep_control_state = UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP;
		return; // Exit of IN DATA phase
	}
	// Write quickly the IN data
	for (i = 0; i < nb_remain; i++) {
   87946:	b2d9      	uxtb	r1, r3
   87948:	42a1      	cmp	r1, r4
   8794a:	d3f0      	bcc.n	8792e <udd_ctrl_in_sent+0x1e2>
		*ptr_dest++ = *ptr_src++;
	}
	udd_ctrl_payload_buf_cnt += nb_remain;
   8794c:	19a4      	adds	r4, r4, r6
   8794e:	f241 6312 	movw	r3, #5650	; 0x1612
   87952:	f2c2 0307 	movt	r3, #8199	; 0x2007
   87956:	801c      	strh	r4, [r3, #0]

	// Validate and send the data available in the control endpoint buffer
	udd_ack_in_send(0);
   87958:	f24c 1060 	movw	r0, #49504	; 0xc160
   8795c:	f2c4 000a 	movt	r0, #16394	; 0x400a
   87960:	f04f 0201 	mov.w	r2, #1
   87964:	6002      	str	r2, [r0, #0]
	udd_enable_in_send_interrupt(0);
   87966:	f24c 11f0 	movw	r1, #49648	; 0xc1f0
   8796a:	f2c4 010a 	movt	r1, #16394	; 0x400a
   8796e:	600a      	str	r2, [r1, #0]
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
   87970:	b13d      	cbz	r5, 87982 <udd_ctrl_in_sent+0x236>
		cpu_irq_enable();
   87972:	f240 2398 	movw	r3, #664	; 0x298
   87976:	f2c2 0307 	movt	r3, #8199	; 0x2007
   8797a:	701a      	strb	r2, [r3, #0]
   8797c:	f3bf 8f5f 	dmb	sy
   87980:	b662      	cpsie	i
   87982:	bd70      	pop	{r4, r5, r6, pc}
   87984:	b240      	sxtb	r0, r0
   87986:	2800      	cmp	r0, #0
   87988:	d0d1      	beq.n	8792e <udd_ctrl_in_sent+0x1e2>
		udd_ep_control_state = UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP;
		return; // Exit of IN DATA phase
	}
	// Write quickly the IN data
	for (i = 0; i < nb_remain; i++) {
		*ptr_dest++ = *ptr_src++;
   8798a:	f812 1f01 	ldrb.w	r1, [r2, #1]!
   8798e:	f803 1b01 	strb.w	r1, [r3], #1
		cpu_irq_restore(flags);
		udd_ep_control_state = UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP;
		return; // Exit of IN DATA phase
	}
	// Write quickly the IN data
	for (i = 0; i < nb_remain; i++) {
   87992:	b2d8      	uxtb	r0, r3
   87994:	42a0      	cmp	r0, r4
   87996:	d3ca      	bcc.n	8792e <udd_ctrl_in_sent+0x1e2>
   87998:	e7d8      	b.n	8794c <udd_ctrl_in_sent+0x200>
   8799a:	bf00      	nop

0008799c <udd_ep_finish_job>:
	udd_ep_finish_job(&udd_ep_job[ep - 1], true, ep);
}


static void udd_ep_finish_job(udd_ep_job_t * ptr_job, bool b_abort, uint8_t ep_num)
{
   8799c:	b538      	push	{r3, r4, r5, lr}
   8799e:	4603      	mov	r3, r0
	if (ptr_job->busy == false) {
   879a0:	7d04      	ldrb	r4, [r0, #20]
   879a2:	f014 0f01 	tst.w	r4, #1
   879a6:	d013      	beq.n	879d0 <udd_ep_finish_job+0x34>
		return; // No on-going job
	}
	dbg_print("(JobE%x:%d) ", (ptr_job-udd_ep_job)+1, b_abort);
	ptr_job->busy = false;
   879a8:	7d04      	ldrb	r4, [r0, #20]
   879aa:	f36f 0400 	bfc	r4, #0, #1
   879ae:	7504      	strb	r4, [r0, #20]
	if (NULL == ptr_job->call_trans) {
   879b0:	6804      	ldr	r4, [r0, #0]
   879b2:	b16c      	cbz	r4, 879d0 <udd_ep_finish_job+0x34>
		return; // No callback linked to job
	}
	if (Is_udd_endpoint_in(ep_num)) {
   879b4:	f44f 4541 	mov.w	r5, #49408	; 0xc100
   879b8:	f2c4 050a 	movt	r5, #16394	; 0x400a
   879bc:	f855 0022 	ldr.w	r0, [r5, r2, lsl #2]
   879c0:	f410 7f80 	tst.w	r0, #256	; 0x100
		ep_num |= USB_EP_DIR_IN;
   879c4:	bf18      	it	ne
   879c6:	f042 0280 	orrne.w	r2, r2, #128	; 0x80
	}
	ptr_job->call_trans((b_abort) ? UDD_EP_TRANSFER_ABORT :
   879ca:	4608      	mov	r0, r1
   879cc:	6899      	ldr	r1, [r3, #8]
   879ce:	47a0      	blx	r4
   879d0:	bd38      	pop	{r3, r4, r5, pc}
   879d2:	bf00      	nop

000879d4 <udd_ep_abort_job>:
	}
}


static void udd_ep_abort_job(udd_ep_id_t ep)
{
   879d4:	b508      	push	{r3, lr}
	ep &= USB_EP_ADDR_MASK;
   879d6:	f000 020f 	and.w	r2, r0, #15

	// Abort job on endpoint
	udd_ep_finish_job(&udd_ep_job[ep - 1], true, ep);
   879da:	f102 30ff 	add.w	r0, r2, #4294967295
   879de:	eb00 0140 	add.w	r1, r0, r0, lsl #1
   879e2:	f241 5398 	movw	r3, #5528	; 0x1598
   879e6:	f2c2 0307 	movt	r3, #8199	; 0x2007
   879ea:	eb03 00c1 	add.w	r0, r3, r1, lsl #3
   879ee:	f04f 0101 	mov.w	r1, #1
   879f2:	f647 139d 	movw	r3, #31133	; 0x799d
   879f6:	f2c0 0308 	movt	r3, #8
   879fa:	4798      	blx	r3
   879fc:	bd08      	pop	{r3, pc}
   879fe:	bf00      	nop

00087a00 <udd_ep_trans_done>:
			UDD_EP_TRANSFER_OK, ptr_job->buf_size, ep_num);
}

#ifdef UDD_EP_DMA_SUPPORTED
static void udd_ep_trans_done(udd_ep_id_t ep)
{
   87a00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   87a02:	4602      	mov	r2, r0
	udd_ep_job_t *ptr_job;
	iram_size_t next_trans;
	irqflags_t flags;

	// Get job corresponding at endpoint
	ptr_job = &udd_ep_job[ep - 1];
   87a04:	f100 31ff 	add.w	r1, r0, #4294967295
   87a08:	eb01 0041 	add.w	r0, r1, r1, lsl #1
   87a0c:	f241 5398 	movw	r3, #5528	; 0x1598
   87a10:	f2c2 0307 	movt	r3, #8199	; 0x2007
   87a14:	eb03 03c0 	add.w	r3, r3, r0, lsl #3

	if (!ptr_job->busy) {
   87a18:	7d18      	ldrb	r0, [r3, #20]
   87a1a:	f010 0f01 	tst.w	r0, #1
   87a1e:	f000 80c6 	beq.w	87bae <udd_ep_trans_done+0x1ae>
		return; // No job is running, then ignore it (system error)
	}

	if (ptr_job->buf_cnt != ptr_job->buf_size) {
   87a22:	68dc      	ldr	r4, [r3, #12]
   87a24:	689d      	ldr	r5, [r3, #8]
   87a26:	42ac      	cmp	r4, r5
   87a28:	f000 8082 	beq.w	87b30 <udd_ep_trans_done+0x130>
		// Need to send or receiv other data
		next_trans = ptr_job->buf_size - ptr_job->buf_cnt;
   87a2c:	1b2d      	subs	r5, r5, r4

		if (UDD_ENDPOINT_MAX_TRANS < next_trans) {
   87a2e:	f5b5 3f80 	cmp.w	r5, #65536	; 0x10000
			next_trans = UDD_ENDPOINT_MAX_TRANS;

			// Set 0 to tranfer the maximum
			udd_dma_ctrl = UOTGHS_DEVDMACONTROL_BUFF_LENGTH(0);
		} else {
			udd_dma_ctrl = UOTGHS_DEVDMACONTROL_BUFF_LENGTH(next_trans);
   87a32:	bf92      	itee	ls
   87a34:	042e      	lslls	r6, r5, #16
		next_trans = ptr_job->buf_size - ptr_job->buf_cnt;

		if (UDD_ENDPOINT_MAX_TRANS < next_trans) {
			// The USB hardware support a maximum
			// transfer size of UDD_ENDPOINT_MAX_TRANS Bytes
			next_trans = UDD_ENDPOINT_MAX_TRANS;
   87a36:	f44f 3580 	movhi.w	r5, #65536	; 0x10000

			// Set 0 to tranfer the maximum
			udd_dma_ctrl = UOTGHS_DEVDMACONTROL_BUFF_LENGTH(0);
   87a3a:	2600      	movhi	r6, #0
		} else {
			udd_dma_ctrl = UOTGHS_DEVDMACONTROL_BUFF_LENGTH(next_trans);
		}
		if (Is_udd_endpoint_in(ep)) {
   87a3c:	f44f 4041 	mov.w	r0, #49408	; 0xc100
   87a40:	f2c4 000a 	movt	r0, #16394	; 0x400a
   87a44:	eb00 0c82 	add.w	ip, r0, r2, lsl #2
   87a48:	f850 7022 	ldr.w	r7, [r0, r2, lsl #2]
   87a4c:	f417 7f80 	tst.w	r7, #256	; 0x100
   87a50:	d011      	beq.n	87a76 <udd_ep_trans_done+0x76>
			if (0 != (next_trans % udd_get_endpoint_size(ep))) {
   87a52:	f850 7022 	ldr.w	r7, [r0, r2, lsl #2]
   87a56:	f3c7 1002 	ubfx	r0, r7, #4, #3
   87a5a:	f04f 0708 	mov.w	r7, #8
   87a5e:	fa07 f000 	lsl.w	r0, r7, r0
   87a62:	f100 30ff 	add.w	r0, r0, #4294967295
   87a66:	4205      	tst	r5, r0
   87a68:	d017      	beq.n	87a9a <udd_ep_trans_done+0x9a>
				// Enable short packet option
				// else the DMA transfer is accepted
				// and interrupt DMA valid but nothing is sent.
				udd_dma_ctrl |= UOTGHS_DEVDMACONTROL_END_B_EN;
   87a6a:	433e      	orrs	r6, r7
				// No need to request another ZLP
				ptr_job->b_shortpacket = false;
   87a6c:	7d1f      	ldrb	r7, [r3, #20]
   87a6e:	f36f 0741 	bfc	r7, #1, #1
   87a72:	751f      	strb	r7, [r3, #20]
   87a74:	e011      	b.n	87a9a <udd_ep_trans_done+0x9a>
			}
		} else {
			if ((USB_EP_TYPE_ISOCHRONOUS != udd_get_endpoint_type(ep))
   87a76:	f850 0022 	ldr.w	r0, [r0, r2, lsl #2]
   87a7a:	f3c0 27c1 	ubfx	r7, r0, #11, #2
   87a7e:	2f01      	cmp	r7, #1
   87a80:	d109      	bne.n	87a96 <udd_ep_trans_done+0x96>
					|| (next_trans <= (iram_size_t) udd_get_endpoint_size(ep))) {
   87a82:	f8dc 0000 	ldr.w	r0, [ip]
   87a86:	f3c0 1002 	ubfx	r0, r0, #4, #3
   87a8a:	f04f 0708 	mov.w	r7, #8
   87a8e:	fa07 f000 	lsl.w	r0, r7, r0
   87a92:	4285      	cmp	r5, r0
   87a94:	d801      	bhi.n	87a9a <udd_ep_trans_done+0x9a>

				// Enable short packet reception
				udd_dma_ctrl |= UOTGHS_DEVDMACONTROL_END_TR_IT
   87a96:	f046 0614 	orr.w	r6, r6, #20
						| UOTGHS_DEVDMACONTROL_END_TR_EN;
			}
		}

		// Start USB DMA to fill or read fifo of the selected endpoint
		udd_endpoint_dma_set_addr(ep, (uint32_t) & ptr_job->buf[ptr_job->buf_cnt]);
   87a9a:	f44f 4043 	mov.w	r0, #49920	; 0xc300
   87a9e:	f2c4 000a 	movt	r0, #16394	; 0x400a
   87aa2:	eb00 1002 	add.w	r0, r0, r2, lsl #4
   87aa6:	685f      	ldr	r7, [r3, #4]
   87aa8:	193c      	adds	r4, r7, r4
   87aaa:	6044      	str	r4, [r0, #4]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
   87aac:	f3ef 8710 	mrs	r7, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = cpu_irq_is_enabled();
   87ab0:	f1d7 0c01 	rsbs	ip, r7, #1
   87ab4:	bf38      	it	cc
   87ab6:	f04f 0c00 	movcc.w	ip, #0
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
   87aba:	b672      	cpsid	i
   87abc:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
   87ac0:	f240 2498 	movw	r4, #664	; 0x298
   87ac4:	f2c2 0407 	movt	r4, #8199	; 0x2007
   87ac8:	f04f 0700 	mov.w	r7, #0
   87acc:	7027      	strb	r7, [r4, #0]


		// Disable IRQs to have a short sequence
		// between read of EOT_STA and DMA enable
		flags = cpu_irq_save();
		if (!(udd_endpoint_dma_get_status(ep)
   87ace:	68c4      	ldr	r4, [r0, #12]
   87ad0:	f014 0f10 	tst.w	r4, #16
   87ad4:	d11d      	bne.n	87b12 <udd_ep_trans_done+0x112>
			}
		}

		// Start USB DMA to fill or read fifo of the selected endpoint
		udd_endpoint_dma_set_addr(ep, (uint32_t) & ptr_job->buf[ptr_job->buf_cnt]);
		udd_dma_ctrl |= UOTGHS_DEVDMACONTROL_END_BUFFIT |
   87ad6:	f046 0621 	orr.w	r6, r6, #33	; 0x21
		// between read of EOT_STA and DMA enable
		flags = cpu_irq_save();
		if (!(udd_endpoint_dma_get_status(ep)
				& UOTGHS_DEVDMASTATUS_END_TR_ST)) {
			dbg_print("dmaS%x ", ep);
			udd_endpoint_dma_set_control(ep, udd_dma_ctrl);
   87ada:	6086      	str	r6, [r0, #8]
			ptr_job->buf_cnt += next_trans;
   87adc:	68da      	ldr	r2, [r3, #12]
   87ade:	1950      	adds	r0, r2, r5
   87ae0:	60d8      	str	r0, [r3, #12]
			ptr_job->buf_load = next_trans;
   87ae2:	611d      	str	r5, [r3, #16]
			udd_enable_endpoint_dma_interrupt(ep);
   87ae4:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
   87ae8:	fa03 f101 	lsl.w	r1, r3, r1
   87aec:	f44f 4240 	mov.w	r2, #49152	; 0xc000
   87af0:	f2c4 020a 	movt	r2, #16394	; 0x400a
   87af4:	6191      	str	r1, [r2, #24]
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
   87af6:	f1bc 0f00 	cmp.w	ip, #0
   87afa:	d058      	beq.n	87bae <udd_ep_trans_done+0x1ae>
		cpu_irq_enable();
   87afc:	f240 2098 	movw	r0, #664	; 0x298
   87b00:	f2c2 0007 	movt	r0, #8199	; 0x2007
   87b04:	f04f 0301 	mov.w	r3, #1
   87b08:	7003      	strb	r3, [r0, #0]
   87b0a:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
   87b0e:	b662      	cpsie	i
   87b10:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
   87b12:	f1bc 0f00 	cmp.w	ip, #0
   87b16:	d009      	beq.n	87b2c <udd_ep_trans_done+0x12c>
		cpu_irq_enable();
   87b18:	f240 2198 	movw	r1, #664	; 0x298
   87b1c:	f2c2 0107 	movt	r1, #8199	; 0x2007
   87b20:	f04f 0001 	mov.w	r0, #1
   87b24:	7008      	strb	r0, [r1, #0]
   87b26:	f3bf 8f5f 	dmb	sy
   87b2a:	b662      	cpsie	i
		cpu_irq_restore(flags);

		// Here a ZLP has been recieved
		// and the DMA transfer must be not started.
		// It is the end of transfer
		ptr_job->buf_size = ptr_job->buf_cnt;
   87b2c:	68d9      	ldr	r1, [r3, #12]
   87b2e:	6099      	str	r1, [r3, #8]
	}
	if (Is_udd_endpoint_in(ep)) {
   87b30:	f44f 4041 	mov.w	r0, #49408	; 0xc100
   87b34:	f2c4 000a 	movt	r0, #16394	; 0x400a
   87b38:	f850 1022 	ldr.w	r1, [r0, r2, lsl #2]
   87b3c:	f411 7f80 	tst.w	r1, #256	; 0x100
   87b40:	d02d      	beq.n	87b9e <udd_ep_trans_done+0x19e>
		if (ptr_job->b_shortpacket) {
   87b42:	7d18      	ldrb	r0, [r3, #20]
   87b44:	f000 0102 	and.w	r1, r0, #2
   87b48:	b2c8      	uxtb	r0, r1
   87b4a:	b340      	cbz	r0, 87b9e <udd_ep_trans_done+0x19e>
			dbg_print("zlpS%x ", ep);
			// Need to send a ZLP (No possible with USB DMA)
			// enable interrupt to wait a free bank to sent ZLP
			udd_ack_in_send(ep);
   87b4c:	f24c 1060 	movw	r0, #49504	; 0xc160
   87b50:	f2c4 000a 	movt	r0, #16394	; 0x400a
   87b54:	f04f 0101 	mov.w	r1, #1
   87b58:	f840 1022 	str.w	r1, [r0, r2, lsl #2]
			if (Is_udd_write_enabled(ep)) {
   87b5c:	f24c 1330 	movw	r3, #49456	; 0xc130
   87b60:	f2c4 030a 	movt	r3, #16394	; 0x400a
   87b64:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
   87b68:	f410 3f80 	tst.w	r0, #65536	; 0x10000
   87b6c:	d005      	beq.n	87b7a <udd_ep_trans_done+0x17a>
				// Force interrupt in case of ep already free
				udd_raise_in_send(ep);
   87b6e:	f24c 1390 	movw	r3, #49552	; 0xc190
   87b72:	f2c4 030a 	movt	r3, #16394	; 0x400a
   87b76:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
			}
			udd_enable_in_send_interrupt(ep);
   87b7a:	f24c 10f0 	movw	r0, #49648	; 0xc1f0
   87b7e:	f2c4 000a 	movt	r0, #16394	; 0x400a
   87b82:	f04f 0101 	mov.w	r1, #1
   87b86:	f840 1022 	str.w	r1, [r0, r2, lsl #2]
			udd_enable_endpoint_interrupt(ep);
   87b8a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
   87b8e:	fa03 f202 	lsl.w	r2, r3, r2
   87b92:	f44f 4040 	mov.w	r0, #49152	; 0xc000
   87b96:	f2c4 000a 	movt	r0, #16394	; 0x400a
   87b9a:	6182      	str	r2, [r0, #24]
			return;
   87b9c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		}
	}
	dbg_print("dmaE ");
	// Call callback to signal end of transfer
	udd_ep_finish_job(ptr_job, false, ep);
   87b9e:	4618      	mov	r0, r3
   87ba0:	f04f 0100 	mov.w	r1, #0
   87ba4:	f647 139d 	movw	r3, #31133	; 0x799d
   87ba8:	f2c0 0308 	movt	r3, #8
   87bac:	4798      	blx	r3
   87bae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

00087bb0 <udd_enable>:
	return true;
}


void udd_enable(void)
{
   87bb0:	b510      	push	{r4, lr}
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
   87bb2:	f3ef 8410 	mrs	r4, PRIMASK
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
   87bb6:	b672      	cpsid	i
   87bb8:	f3bf 8f5f 	dmb	sy
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = cpu_irq_is_enabled();
	cpu_irq_disable();
   87bbc:	f240 2398 	movw	r3, #664	; 0x298
   87bc0:	f2c2 0307 	movt	r3, #8199	; 0x2007
   87bc4:	f04f 0200 	mov.w	r2, #0
   87bc8:	701a      	strb	r2, [r3, #0]
		cpu_irq_restore(flags);
		return;
	}
#else
	// SINGLE DEVICE MODE INITIALIZATION
	pmc_enable_periph_clk(ID_UOTGHS);
   87bca:	f04f 0028 	mov.w	r0, #40	; 0x28
   87bce:	f247 41d5 	movw	r1, #29909	; 0x74d5
   87bd2:	f2c0 0108 	movt	r1, #8
   87bd6:	4788      	blx	r1
	sysclk_enable_usb();
   87bd8:	f644 50e1 	movw	r0, #19937	; 0x4de1
   87bdc:	f2c0 0008 	movt	r0, #8
   87be0:	4780      	blx	r0
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
   87be2:	f44f 4361 	mov.w	r3, #57600	; 0xe100
   87be6:	f2ce 0300 	movt	r3, #57344	; 0xe000
   87bea:	f04f 0250 	mov.w	r2, #80	; 0x50
   87bee:	f883 2328 	strb.w	r2, [r3, #808]	; 0x328

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
   87bf2:	f44f 7180 	mov.w	r1, #256	; 0x100
   87bf6:	6059      	str	r1, [r3, #4]
	NVIC_SetPriority((IRQn_Type) ID_UOTGHS, UDD_USB_INT_LEVEL);
	NVIC_EnableIRQ((IRQn_Type) ID_UOTGHS);

	// Always authorize asynchrone USB interrupts to exit of sleep mode
	// For SAM USB wake up device except BACKUP mode
	pmc_set_fast_startup_input(PMC_FSMR_USBAL);
   87bf8:	f44f 2080 	mov.w	r0, #262144	; 0x40000
   87bfc:	f247 5381 	movw	r3, #30081	; 0x7581
   87c00:	f2c0 0308 	movt	r3, #8
   87c04:	4798      	blx	r3
		cpu_irq_restore(flags);
		return; // Device is not the current mode
	}
#else
	// ID pin not used then force device mode
	otg_disable_id_pin();
   87c06:	f44f 4040 	mov.w	r0, #49152	; 0xc000
   87c0a:	f2c4 000a 	movt	r0, #16394	; 0x400a
   87c0e:	f8d0 2800 	ldr.w	r2, [r0, #2048]	; 0x800
   87c12:	f022 7180 	bic.w	r1, r2, #16777216	; 0x1000000
   87c16:	f8c0 1800 	str.w	r1, [r0, #2048]	; 0x800
	otg_force_device_mode();
   87c1a:	f8d0 3800 	ldr.w	r3, [r0, #2048]	; 0x800
   87c1e:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
   87c22:	f8c0 2800 	str.w	r2, [r0, #2048]	; 0x800
   87c26:	f8d0 1800 	ldr.w	r1, [r0, #2048]	; 0x800
   87c2a:	f021 7380 	bic.w	r3, r1, #16777216	; 0x1000000
   87c2e:	f8c0 3800 	str.w	r3, [r0, #2048]	; 0x800
#endif
	// Enable USB hardware
	otg_enable_pad();
   87c32:	f8d0 2800 	ldr.w	r2, [r0, #2048]	; 0x800
   87c36:	f442 5180 	orr.w	r1, r2, #4096	; 0x1000
   87c3a:	f8c0 1800 	str.w	r1, [r0, #2048]	; 0x800
	otg_enable();
   87c3e:	f8d0 3800 	ldr.w	r3, [r0, #2048]	; 0x800
   87c42:	f443 4200 	orr.w	r2, r3, #32768	; 0x8000
   87c46:	f8c0 2800 	str.w	r2, [r0, #2048]	; 0x800

	// Set the USB speed requested by configuration file
#ifdef USB_DEVICE_LOW_SPEED
	udd_low_speed_enable();
#else
	udd_low_speed_disable();
   87c4a:	6801      	ldr	r1, [r0, #0]
   87c4c:	f421 5380 	bic.w	r3, r1, #4096	; 0x1000
   87c50:	6003      	str	r3, [r0, #0]
# ifdef USB_DEVICE_HS_SUPPORT
	udd_high_speed_enable();
   87c52:	6802      	ldr	r2, [r0, #0]
   87c54:	f422 6140 	bic.w	r1, r2, #3072	; 0xc00
   87c58:	6001      	str	r1, [r0, #0]
	udd_high_speed_disable();
# endif
#endif // USB_DEVICE_LOW_SPEED

	// Check USB clock
	otg_unfreeze_clock();
   87c5a:	f8d0 3800 	ldr.w	r3, [r0, #2048]	; 0x800
   87c5e:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
   87c62:	f8c0 2800 	str.w	r2, [r0, #2048]	; 0x800
	while (!Is_otg_clock_usable());
   87c66:	f44f 4040 	mov.w	r0, #49152	; 0xc000
   87c6a:	f2c4 000a 	movt	r0, #16394	; 0x400a
   87c6e:	f8d0 1804 	ldr.w	r1, [r0, #2052]	; 0x804
   87c72:	f411 4f80 	tst.w	r1, #16384	; 0x4000
   87c76:	d0fa      	beq.n	87c6e <udd_enable+0xbe>

static void udd_ep_job_table_reset(void)
{
	uint8_t i;
	for (i = 0; i < USB_DEVICE_MAX_EP; i++) {
		udd_ep_job[i].busy = false;
   87c78:	f241 5398 	movw	r3, #5528	; 0x1598
   87c7c:	f2c2 0307 	movt	r3, #8199	; 0x2007
   87c80:	7d1a      	ldrb	r2, [r3, #20]
		udd_ep_job[i].stall_requested = false;
   87c82:	f002 00fe 	and.w	r0, r2, #254	; 0xfe
   87c86:	f36f 0082 	bfc	r0, #2, #1
   87c8a:	7518      	strb	r0, [r3, #20]

static void udd_ep_job_table_reset(void)
{
	uint8_t i;
	for (i = 0; i < USB_DEVICE_MAX_EP; i++) {
		udd_ep_job[i].busy = false;
   87c8c:	f893 102c 	ldrb.w	r1, [r3, #44]	; 0x2c
		udd_ep_job[i].stall_requested = false;
   87c90:	f001 02fe 	and.w	r2, r1, #254	; 0xfe
   87c94:	f36f 0282 	bfc	r2, #2, #1
   87c98:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

static void udd_ep_job_table_reset(void)
{
	uint8_t i;
	for (i = 0; i < USB_DEVICE_MAX_EP; i++) {
		udd_ep_job[i].busy = false;
   87c9c:	f893 0044 	ldrb.w	r0, [r3, #68]	; 0x44
		udd_ep_job[i].stall_requested = false;
   87ca0:	f000 01fe 	and.w	r1, r0, #254	; 0xfe
   87ca4:	f36f 0182 	bfc	r1, #2, #1
   87ca8:	f883 1044 	strb.w	r1, [r3, #68]	; 0x44

static void udd_ep_job_table_reset(void)
{
	uint8_t i;
	for (i = 0; i < USB_DEVICE_MAX_EP; i++) {
		udd_ep_job[i].busy = false;
   87cac:	f893 205c 	ldrb.w	r2, [r3, #92]	; 0x5c
		udd_ep_job[i].stall_requested = false;
   87cb0:	f002 00fe 	and.w	r0, r2, #254	; 0xfe
   87cb4:	f36f 0082 	bfc	r0, #2, #1
   87cb8:	f883 005c 	strb.w	r0, [r3, #92]	; 0x5c

static void udd_ep_job_table_reset(void)
{
	uint8_t i;
	for (i = 0; i < USB_DEVICE_MAX_EP; i++) {
		udd_ep_job[i].busy = false;
   87cbc:	f893 1074 	ldrb.w	r1, [r3, #116]	; 0x74
		udd_ep_job[i].stall_requested = false;
   87cc0:	f001 02fe 	and.w	r2, r1, #254	; 0xfe
   87cc4:	f36f 0282 	bfc	r2, #2, #1
   87cc8:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74
	// Reset internal variables
#if (0!=USB_DEVICE_MAX_EP)
	udd_ep_job_table_reset();
#endif

	otg_ack_vbus_transition();
   87ccc:	f44f 4340 	mov.w	r3, #49152	; 0xc000
   87cd0:	f2c4 030a 	movt	r3, #16394	; 0x400a
   87cd4:	f04f 0002 	mov.w	r0, #2
   87cd8:	f8c3 0808 	str.w	r0, [r3, #2056]	; 0x808
	// Force Vbus interrupt in case of Vbus always with a high level
	// This is possible with a short timing between a Host mode stop/start.
	if (Is_otg_vbus_high()) {
   87cdc:	f8d3 1804 	ldr.w	r1, [r3, #2052]	; 0x804
   87ce0:	f411 6f00 	tst.w	r1, #2048	; 0x800
   87ce4:	d005      	beq.n	87cf2 <udd_enable+0x142>
		otg_raise_vbus_transition();
   87ce6:	f44f 4240 	mov.w	r2, #49152	; 0xc000
   87cea:	f2c4 020a 	movt	r2, #16394	; 0x400a
   87cee:	f8c2 080c 	str.w	r0, [r2, #2060]	; 0x80c
	}
	otg_enable_vbus_interrupt();
   87cf2:	f44f 4340 	mov.w	r3, #49152	; 0xc000
   87cf6:	f2c4 030a 	movt	r3, #16394	; 0x400a
   87cfa:	f8d3 0800 	ldr.w	r0, [r3, #2048]	; 0x800
   87cfe:	f040 0102 	orr.w	r1, r0, #2
   87d02:	f8c3 1800 	str.w	r1, [r3, #2048]	; 0x800
	otg_freeze_clock();
   87d06:	f8d3 2800 	ldr.w	r2, [r3, #2048]	; 0x800
   87d0a:	f442 4080 	orr.w	r0, r2, #16384	; 0x4000
   87d0e:	f8c3 0800 	str.w	r0, [r3, #2048]	; 0x800

#ifndef UDD_NO_SLEEP_MGR
	if (!udd_b_sleep_initialized) {
   87d12:	f241 5391 	movw	r3, #5521	; 0x1591
   87d16:	f2c2 0307 	movt	r3, #8199	; 0x2007
   87d1a:	7819      	ldrb	r1, [r3, #0]
   87d1c:	bb59      	cbnz	r1, 87d76 <udd_enable+0x1c6>
		udd_b_sleep_initialized = true;
   87d1e:	f241 5091 	movw	r0, #5521	; 0x1591
   87d22:	f2c2 0007 	movt	r0, #8199	; 0x2007
   87d26:	f04f 0301 	mov.w	r3, #1
   87d2a:	7003      	strb	r3, [r0, #0]
		// Initialize the sleep mode authorized for the USB suspend mode
		udd_b_idle = false;
   87d2c:	f04f 0000 	mov.w	r0, #0
   87d30:	f241 5195 	movw	r1, #5525	; 0x1595
   87d34:	f2c2 0107 	movt	r1, #8199	; 0x2007
   87d38:	7008      	strb	r0, [r1, #0]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
   87d3a:	f3ef 8210 	mrs	r2, PRIMASK
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
   87d3e:	b672      	cpsid	i
   87d40:	f3bf 8f5f 	dmb	sy
   87d44:	f240 2398 	movw	r3, #664	; 0x298
   87d48:	f2c2 0307 	movt	r3, #8199	; 0x2007
   87d4c:	7018      	strb	r0, [r3, #0]
   87d4e:	f641 4014 	movw	r0, #7188	; 0x1c14
   87d52:	f2c2 0007 	movt	r0, #8199	; 0x2007
   87d56:	78c1      	ldrb	r1, [r0, #3]
   87d58:	f101 0101 	add.w	r1, r1, #1
   87d5c:	70c1      	strb	r1, [r0, #3]
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
   87d5e:	b98a      	cbnz	r2, 87d84 <udd_enable+0x1d4>
		cpu_irq_enable();
   87d60:	f240 2398 	movw	r3, #664	; 0x298
   87d64:	f2c2 0307 	movt	r3, #8199	; 0x2007
   87d68:	f04f 0201 	mov.w	r2, #1
   87d6c:	701a      	strb	r2, [r3, #0]
   87d6e:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
   87d72:	b662      	cpsie	i
   87d74:	e006      	b.n	87d84 <udd_enable+0x1d4>
		sleepmgr_lock_mode(UOTGHS_SLEEP_MODE_USB_SUSPEND);
	} else {
		udd_sleep_mode(false); // Enter idle mode
   87d76:	f04f 0000 	mov.w	r0, #0
   87d7a:	f247 52a9 	movw	r2, #30121	; 0x75a9
   87d7e:	f2c0 0208 	movt	r2, #8
   87d82:	4790      	blx	r2
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
   87d84:	b94c      	cbnz	r4, 87d9a <udd_enable+0x1ea>
		cpu_irq_enable();
   87d86:	f240 2098 	movw	r0, #664	; 0x298
   87d8a:	f2c2 0007 	movt	r0, #8199	; 0x2007
   87d8e:	f04f 0101 	mov.w	r1, #1
   87d92:	7001      	strb	r1, [r0, #0]
   87d94:	f3bf 8f5f 	dmb	sy
   87d98:	b662      	cpsie	i
   87d9a:	bd10      	pop	{r4, pc}

00087d9c <udd_attach>:
	cpu_irq_restore(flags);
}


void udd_attach(void)
{
   87d9c:	b570      	push	{r4, r5, r6, lr}
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
   87d9e:	f3ef 8410 	mrs	r4, PRIMASK
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
   87da2:	b672      	cpsid	i
   87da4:	f3bf 8f5f 	dmb	sy
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = cpu_irq_is_enabled();
	cpu_irq_disable();
   87da8:	f240 2398 	movw	r3, #664	; 0x298
   87dac:	f2c2 0307 	movt	r3, #8199	; 0x2007
   87db0:	f04f 0200 	mov.w	r2, #0
   87db4:	701a      	strb	r2, [r3, #0]
	irqflags_t flags;
	flags = cpu_irq_save();

	// At startup the USB bus state is unknown,
	// therefore the state is considered IDLE to not miss any USB event
	udd_sleep_mode(true);
   87db6:	f04f 0001 	mov.w	r0, #1
   87dba:	f247 51a9 	movw	r1, #30121	; 0x75a9
   87dbe:	f2c0 0108 	movt	r1, #8
   87dc2:	4788      	blx	r1
	otg_unfreeze_clock();
   87dc4:	f44f 4040 	mov.w	r0, #49152	; 0xc000
   87dc8:	f2c4 000a 	movt	r0, #16394	; 0x400a
   87dcc:	f8d0 5800 	ldr.w	r5, [r0, #2048]	; 0x800
   87dd0:	f425 4680 	bic.w	r6, r5, #16384	; 0x4000
   87dd4:	f8c0 6800 	str.w	r6, [r0, #2048]	; 0x800

	// This section of clock check can be improved with a chek of
	// USB clock source via sysclk()
	// Check USB clock because the source can be a PLL
	while (!Is_otg_clock_usable());
   87dd8:	f44f 4240 	mov.w	r2, #49152	; 0xc000
   87ddc:	f2c4 020a 	movt	r2, #16394	; 0x400a
   87de0:	f8d2 3804 	ldr.w	r3, [r2, #2052]	; 0x804
   87de4:	f413 4f80 	tst.w	r3, #16384	; 0x4000
   87de8:	d0fa      	beq.n	87de0 <udd_attach+0x44>

	// Authorize attach if Vbus is present
	udd_attach_device();
   87dea:	f44f 4340 	mov.w	r3, #49152	; 0xc000
   87dee:	f2c4 030a 	movt	r3, #16394	; 0x400a
   87df2:	6819      	ldr	r1, [r3, #0]
   87df4:	f421 7080 	bic.w	r0, r1, #256	; 0x100
   87df8:	6018      	str	r0, [r3, #0]

	// Enable USB line events
	udd_enable_reset_interrupt();
   87dfa:	f04f 0608 	mov.w	r6, #8
   87dfe:	619e      	str	r6, [r3, #24]
	udd_enable_suspend_interrupt();
   87e00:	f04f 0101 	mov.w	r1, #1
   87e04:	6199      	str	r1, [r3, #24]
	udd_enable_wake_up_interrupt();
   87e06:	f04f 0210 	mov.w	r2, #16
   87e0a:	619a      	str	r2, [r3, #24]
	udd_enable_sof_interrupt();
   87e0c:	f04f 0504 	mov.w	r5, #4
   87e10:	619d      	str	r5, [r3, #24]
#ifdef USB_DEVICE_HS_SUPPORT
	udd_enable_msof_interrupt();
   87e12:	f04f 0002 	mov.w	r0, #2
   87e16:	6198      	str	r0, [r3, #24]
#endif
	// Reset following interupts flag
	udd_ack_reset();
   87e18:	609e      	str	r6, [r3, #8]
	udd_ack_sof();
   87e1a:	609d      	str	r5, [r3, #8]
	udd_ack_msof();
   87e1c:	6098      	str	r0, [r3, #8]

	// The first suspend interrupt must be forced
	// The first suspend interrupt is not detected else raise it
	udd_raise_suspend();
   87e1e:	60d9      	str	r1, [r3, #12]

	udd_ack_wake_up();
   87e20:	609a      	str	r2, [r3, #8]
	otg_freeze_clock();
   87e22:	f8d3 2800 	ldr.w	r2, [r3, #2048]	; 0x800
   87e26:	f442 4080 	orr.w	r0, r2, #16384	; 0x4000
   87e2a:	f8c3 0800 	str.w	r0, [r3, #2048]	; 0x800
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
   87e2e:	b93c      	cbnz	r4, 87e40 <udd_attach+0xa4>
		cpu_irq_enable();
   87e30:	f240 2398 	movw	r3, #664	; 0x298
   87e34:	f2c2 0307 	movt	r3, #8199	; 0x2007
   87e38:	7019      	strb	r1, [r3, #0]
   87e3a:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
   87e3e:	b662      	cpsie	i
   87e40:	bd70      	pop	{r4, r5, r6, pc}
   87e42:	bf00      	nop

00087e44 <udd_detach>:
	cpu_irq_restore(flags);
}


void udd_detach(void)
{
   87e44:	b508      	push	{r3, lr}
	otg_unfreeze_clock();
   87e46:	f44f 4340 	mov.w	r3, #49152	; 0xc000
   87e4a:	f2c4 030a 	movt	r3, #16394	; 0x400a
   87e4e:	f8d3 2800 	ldr.w	r2, [r3, #2048]	; 0x800
   87e52:	f422 4080 	bic.w	r0, r2, #16384	; 0x4000
   87e56:	f8c3 0800 	str.w	r0, [r3, #2048]	; 0x800

	// Detach device from the bus
	udd_detach_device();
   87e5a:	6819      	ldr	r1, [r3, #0]
   87e5c:	f441 7280 	orr.w	r2, r1, #256	; 0x100
   87e60:	601a      	str	r2, [r3, #0]
	otg_freeze_clock();
   87e62:	f8d3 0800 	ldr.w	r0, [r3, #2048]	; 0x800
   87e66:	f440 4180 	orr.w	r1, r0, #16384	; 0x4000
   87e6a:	f8c3 1800 	str.w	r1, [r3, #2048]	; 0x800
	udd_sleep_mode(false);
   87e6e:	f04f 0000 	mov.w	r0, #0
   87e72:	f247 53a9 	movw	r3, #30121	; 0x75a9
   87e76:	f2c0 0308 	movt	r3, #8
   87e7a:	4798      	blx	r3
   87e7c:	bd08      	pop	{r3, pc}
   87e7e:	bf00      	nop

00087e80 <UOTGHS_Handler>:
void udd_interrupt(void);
void udd_interrupt(void)
#else
ISR(UDD_USB_INT_FUN)
#endif
{
   87e80:	b570      	push	{r4, r5, r6, lr}
	/* For fast wakeup clocks restore
	 * In WAIT mode, clocks are switched to FASTRC.
	 * After wakeup clocks should be restored, before that ISR should not
	 * be served.
	 */
	if (!pmc_is_wakeup_clocks_restored() && !Is_udd_suspend()) {
   87e82:	f247 5399 	movw	r3, #30105	; 0x7599
   87e86:	f2c0 0308 	movt	r3, #8
   87e8a:	4798      	blx	r3
   87e8c:	b990      	cbnz	r0, 87eb4 <UOTGHS_Handler+0x34>
   87e8e:	f44f 4040 	mov.w	r0, #49152	; 0xc000
   87e92:	f2c4 000a 	movt	r0, #16394	; 0x400a
   87e96:	6841      	ldr	r1, [r0, #4]
   87e98:	f011 0f01 	tst.w	r1, #1
   87e9c:	d10a      	bne.n	87eb4 <UOTGHS_Handler+0x34>
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
   87e9e:	b672      	cpsid	i
   87ea0:	f3bf 8f5f 	dmb	sy
		cpu_irq_disable();
   87ea4:	f240 2098 	movw	r0, #664	; 0x298
   87ea8:	f2c2 0007 	movt	r0, #8199	; 0x2007
   87eac:	f04f 0200 	mov.w	r2, #0
   87eb0:	7002      	strb	r2, [r0, #0]
		return;
   87eb2:	bd70      	pop	{r4, r5, r6, pc}
	}

	if (Is_udd_sof()) {
   87eb4:	f44f 4240 	mov.w	r2, #49152	; 0xc000
   87eb8:	f2c4 020a 	movt	r2, #16394	; 0x400a
   87ebc:	6853      	ldr	r3, [r2, #4]
   87ebe:	f013 0f04 	tst.w	r3, #4
   87ec2:	d016      	beq.n	87ef2 <UOTGHS_Handler+0x72>
		udd_ack_sof();
   87ec4:	f44f 4140 	mov.w	r1, #49152	; 0xc000
   87ec8:	f2c4 010a 	movt	r1, #16394	; 0x400a
   87ecc:	f04f 0004 	mov.w	r0, #4
   87ed0:	6088      	str	r0, [r1, #8]
		if (Is_udd_full_speed_mode()) {
   87ed2:	f8d1 2804 	ldr.w	r2, [r1, #2052]	; 0x804
   87ed6:	f412 5f40 	tst.w	r2, #12288	; 0x3000
   87eda:	d104      	bne.n	87ee6 <UOTGHS_Handler+0x66>
			udc_sof_notify();
   87edc:	f646 0369 	movw	r3, #26729	; 0x6869
   87ee0:	f2c0 0308 	movt	r3, #8
   87ee4:	4798      	blx	r3
		}
#ifdef UDC_SOF_EVENT
		UDC_SOF_EVENT();
   87ee6:	f644 11a9 	movw	r1, #18857	; 0x49a9
   87eea:	f2c0 0108 	movt	r1, #8
   87eee:	4788      	blx	r1
#endif
		goto udd_interrupt_sof_end;
   87ef0:	bd70      	pop	{r4, r5, r6, pc}
	}

	if (Is_udd_msof()) {
   87ef2:	f44f 4040 	mov.w	r0, #49152	; 0xc000
   87ef6:	f2c4 000a 	movt	r0, #16394	; 0x400a
   87efa:	6841      	ldr	r1, [r0, #4]
   87efc:	f011 0f02 	tst.w	r1, #2
   87f00:	d00c      	beq.n	87f1c <UOTGHS_Handler+0x9c>
		udd_ack_msof();
   87f02:	f44f 4040 	mov.w	r0, #49152	; 0xc000
   87f06:	f2c4 000a 	movt	r0, #16394	; 0x400a
   87f0a:	f04f 0202 	mov.w	r2, #2
   87f0e:	6082      	str	r2, [r0, #8]
		udc_sof_notify();
   87f10:	f646 0369 	movw	r3, #26729	; 0x6869
   87f14:	f2c0 0308 	movt	r3, #8
   87f18:	4798      	blx	r3
		goto udd_interrupt_sof_end;
   87f1a:	bd70      	pop	{r4, r5, r6, pc}


static bool udd_ctrl_interrupt(void)
{

	if (!Is_udd_endpoint_interrupt(0)) {
   87f1c:	f44f 4240 	mov.w	r2, #49152	; 0xc000
   87f20:	f2c4 020a 	movt	r2, #16394	; 0x400a
   87f24:	6853      	ldr	r3, [r2, #4]
   87f26:	f413 5f80 	tst.w	r3, #4096	; 0x1000
   87f2a:	f000 8459 	beq.w	887e0 <UOTGHS_Handler+0x960>
	}

	dbg_print("0: ");

	// By default disable overflow and underflow interrupt
	udd_disable_nak_in_interrupt(0);
   87f2e:	f24c 2020 	movw	r0, #49696	; 0xc220
   87f32:	f2c4 000a 	movt	r0, #16394	; 0x400a
   87f36:	f04f 0110 	mov.w	r1, #16
   87f3a:	6001      	str	r1, [r0, #0]
	udd_disable_nak_out_interrupt(0);
   87f3c:	f04f 0208 	mov.w	r2, #8
   87f40:	6002      	str	r2, [r0, #0]

	// Search event on control endpoint
	if (Is_udd_setup_received(0)) {
   87f42:	f24c 1330 	movw	r3, #49456	; 0xc130
   87f46:	f2c4 030a 	movt	r3, #16394	; 0x400a
   87f4a:	6818      	ldr	r0, [r3, #0]
   87f4c:	f010 0f04 	tst.w	r0, #4
   87f50:	f000 80d9 	beq.w	88106 <UOTGHS_Handler+0x286>
static void udd_ctrl_setup_received(void)
{
	irqflags_t flags;
	uint8_t i;

	if (UDD_EPCTRL_SETUP != udd_ep_control_state) {
   87f54:	f241 6110 	movw	r1, #5648	; 0x1610
   87f58:	f2c2 0107 	movt	r1, #8199	; 0x2007
   87f5c:	780a      	ldrb	r2, [r1, #0]
   87f5e:	b14a      	cbz	r2, 87f74 <UOTGHS_Handler+0xf4>
		// May be a hidden DATA or ZLP phase or protocol abort
		udd_ctrl_endofrequest();
   87f60:	f247 7039 	movw	r0, #30521	; 0x7739
   87f64:	f2c0 0008 	movt	r0, #8
   87f68:	4780      	blx	r0

		// Reinitializes control endpoint management
		udd_ctrl_init();
   87f6a:	f247 6355 	movw	r3, #30293	; 0x7655
   87f6e:	f2c0 0308 	movt	r3, #8
   87f72:	4798      	blx	r3
	}
	// Fill setup request structure
	if (8 != udd_byte_count(0)) {
   87f74:	f24c 1130 	movw	r1, #49456	; 0xc130
   87f78:	f2c4 010a 	movt	r1, #16394	; 0x400a
   87f7c:	680a      	ldr	r2, [r1, #0]
   87f7e:	f3c2 500a 	ubfx	r0, r2, #20, #11
   87f82:	2808      	cmp	r0, #8
   87f84:	d00c      	beq.n	87fa0 <UOTGHS_Handler+0x120>
		udd_ctrl_stall_data();
   87f86:	f247 61b9 	movw	r1, #30393	; 0x76b9
   87f8a:	f2c0 0108 	movt	r1, #8
   87f8e:	4788      	blx	r1
		udd_ack_setup_received(0);
   87f90:	f24c 1360 	movw	r3, #49504	; 0xc160
   87f94:	f2c4 030a 	movt	r3, #16394	; 0x400a
   87f98:	f04f 0204 	mov.w	r2, #4
   87f9c:	601a      	str	r2, [r3, #0]
   87f9e:	bd70      	pop	{r4, r5, r6, pc}
		return; // Error data number doesn't correspond to SETUP packet
	}
	uint8_t *ptr = (uint8_t *) & udd_get_endpoint_fifo_access(0,8);
	for (i = 0; i < 8; i++) {
		((uint8_t*) &udd_g_ctrlreq.req)[i] = *ptr++;
   87fa0:	f04f 0300 	mov.w	r3, #0
   87fa4:	f2c2 0318 	movt	r3, #8216	; 0x2018
   87fa8:	7819      	ldrb	r1, [r3, #0]
   87faa:	f641 401c 	movw	r0, #7196	; 0x1c1c
   87fae:	f2c2 0007 	movt	r0, #8199	; 0x2007
   87fb2:	7001      	strb	r1, [r0, #0]
   87fb4:	f04f 0201 	mov.w	r2, #1
   87fb8:	f2c2 0218 	movt	r2, #8216	; 0x2018
   87fbc:	7813      	ldrb	r3, [r2, #0]
   87fbe:	7043      	strb	r3, [r0, #1]
   87fc0:	f04f 0102 	mov.w	r1, #2
   87fc4:	f2c2 0118 	movt	r1, #8216	; 0x2018
   87fc8:	780a      	ldrb	r2, [r1, #0]
   87fca:	7082      	strb	r2, [r0, #2]
   87fcc:	f04f 0303 	mov.w	r3, #3
   87fd0:	f2c2 0318 	movt	r3, #8216	; 0x2018
   87fd4:	7819      	ldrb	r1, [r3, #0]
   87fd6:	70c1      	strb	r1, [r0, #3]
   87fd8:	f04f 0204 	mov.w	r2, #4
   87fdc:	f2c2 0218 	movt	r2, #8216	; 0x2018
   87fe0:	7813      	ldrb	r3, [r2, #0]
   87fe2:	7103      	strb	r3, [r0, #4]
   87fe4:	f04f 0105 	mov.w	r1, #5
   87fe8:	f2c2 0118 	movt	r1, #8216	; 0x2018
   87fec:	780a      	ldrb	r2, [r1, #0]
   87fee:	7142      	strb	r2, [r0, #5]
   87ff0:	f04f 0306 	mov.w	r3, #6
   87ff4:	f2c2 0318 	movt	r3, #8216	; 0x2018
   87ff8:	7819      	ldrb	r1, [r3, #0]
   87ffa:	7181      	strb	r1, [r0, #6]
   87ffc:	f04f 0207 	mov.w	r2, #7
   88000:	f2c2 0218 	movt	r2, #8216	; 0x2018
   88004:	7813      	ldrb	r3, [r2, #0]
   88006:	71c3      	strb	r3, [r0, #7]
	udd_g_ctrlreq.req.wValue = le16_to_cpu(udd_g_ctrlreq.req.wValue);
	udd_g_ctrlreq.req.wIndex = le16_to_cpu(udd_g_ctrlreq.req.wIndex);
	udd_g_ctrlreq.req.wLength = le16_to_cpu(udd_g_ctrlreq.req.wLength);

	// Decode setup request
	if (udc_process_setup() == false) {
   88008:	f646 00b1 	movw	r0, #26801	; 0x68b1
   8800c:	f2c0 0008 	movt	r0, #8
   88010:	4780      	blx	r0
   88012:	b960      	cbnz	r0, 8802e <UOTGHS_Handler+0x1ae>
		// Setup request unknow then stall it
		udd_ctrl_stall_data();
   88014:	f247 62b9 	movw	r2, #30393	; 0x76b9
   88018:	f2c0 0208 	movt	r2, #8
   8801c:	4790      	blx	r2
		udd_ack_setup_received(0);
   8801e:	f24c 1360 	movw	r3, #49504	; 0xc160
   88022:	f2c4 030a 	movt	r3, #16394	; 0x400a
   88026:	f04f 0004 	mov.w	r0, #4
   8802a:	6018      	str	r0, [r3, #0]
   8802c:	bd70      	pop	{r4, r5, r6, pc}
		return;
	}
	udd_ack_setup_received(0);
   8802e:	f24c 1160 	movw	r1, #49504	; 0xc160
   88032:	f2c4 010a 	movt	r1, #16394	; 0x400a
   88036:	f04f 0204 	mov.w	r2, #4
   8803a:	600a      	str	r2, [r1, #0]

	if (Udd_setup_is_in()) {
   8803c:	f641 431c 	movw	r3, #7196	; 0x1c1c
   88040:	f2c2 0307 	movt	r3, #8199	; 0x2007
   88044:	f993 0000 	ldrsb.w	r0, [r3]
   88048:	2800      	cmp	r0, #0
   8804a:	da18      	bge.n	8807e <UOTGHS_Handler+0x1fe>
		// IN data phase requested
		udd_ctrl_prev_payload_buf_cnt = 0;
   8804c:	f04f 0000 	mov.w	r0, #0
   88050:	f241 5192 	movw	r1, #5522	; 0x1592
   88054:	f2c2 0107 	movt	r1, #8199	; 0x2007
   88058:	8008      	strh	r0, [r1, #0]
		udd_ctrl_payload_buf_cnt = 0;
   8805a:	f241 6212 	movw	r2, #5650	; 0x1612
   8805e:	f2c2 0207 	movt	r2, #8199	; 0x2007
   88062:	8010      	strh	r0, [r2, #0]
		udd_ep_control_state = UDD_EPCTRL_DATA_IN;
   88064:	f241 6310 	movw	r3, #5648	; 0x1610
   88068:	f2c2 0307 	movt	r3, #8199	; 0x2007
   8806c:	f04f 0002 	mov.w	r0, #2
   88070:	7018      	strb	r0, [r3, #0]
		udd_ctrl_in_sent(); // Send first data transfer
   88072:	f247 714d 	movw	r1, #30541	; 0x774d
   88076:	f2c0 0108 	movt	r1, #8
   8807a:	4788      	blx	r1
   8807c:	bd70      	pop	{r4, r5, r6, pc}
	} else {
		if (0 == udd_g_ctrlreq.req.wLength) {
   8807e:	f641 411c 	movw	r1, #7196	; 0x1c1c
   88082:	f2c2 0107 	movt	r1, #8199	; 0x2007
   88086:	88ca      	ldrh	r2, [r1, #6]
   88088:	b92a      	cbnz	r2, 88096 <UOTGHS_Handler+0x216>
			// No data phase requested
			// Send IN ZLP to ACK setup request
			udd_ctrl_send_zlp_in();
   8808a:	f247 63d9 	movw	r3, #30425	; 0x76d9
   8808e:	f2c0 0308 	movt	r3, #8
   88092:	4798      	blx	r3
   88094:	bd70      	pop	{r4, r5, r6, pc}
			return;
		}
		// OUT data phase requested
		udd_ctrl_prev_payload_buf_cnt = 0;
   88096:	f04f 0300 	mov.w	r3, #0
   8809a:	4618      	mov	r0, r3
   8809c:	f241 5192 	movw	r1, #5522	; 0x1592
   880a0:	f2c2 0107 	movt	r1, #8199	; 0x2007
   880a4:	800b      	strh	r3, [r1, #0]
		udd_ctrl_payload_buf_cnt = 0;
   880a6:	f241 6212 	movw	r2, #5650	; 0x1612
   880aa:	f2c2 0207 	movt	r2, #8199	; 0x2007
   880ae:	8013      	strh	r3, [r2, #0]
		udd_ep_control_state = UDD_EPCTRL_DATA_OUT;
   880b0:	f241 6310 	movw	r3, #5648	; 0x1610
   880b4:	f2c2 0307 	movt	r3, #8199	; 0x2007
   880b8:	f04f 0101 	mov.w	r1, #1
   880bc:	7019      	strb	r1, [r3, #0]
		// To detect a protocol error, enable nak interrupt on data IN phase
		udd_ack_nak_in(0);
   880be:	f24c 1360 	movw	r3, #49504	; 0xc160
   880c2:	f2c4 030a 	movt	r3, #16394	; 0x400a
   880c6:	f04f 0210 	mov.w	r2, #16
   880ca:	601a      	str	r2, [r3, #0]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
   880cc:	f3ef 8110 	mrs	r1, PRIMASK
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
   880d0:	b672      	cpsid	i
   880d2:	f3bf 8f5f 	dmb	sy
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = cpu_irq_is_enabled();
	cpu_irq_disable();
   880d6:	f240 2398 	movw	r3, #664	; 0x298
   880da:	f2c2 0307 	movt	r3, #8199	; 0x2007
   880de:	7018      	strb	r0, [r3, #0]
		flags = cpu_irq_save();
		udd_enable_nak_in_interrupt(0);
   880e0:	f24c 10f0 	movw	r0, #49648	; 0xc1f0
   880e4:	f2c4 000a 	movt	r0, #16394	; 0x400a
   880e8:	6002      	str	r2, [r0, #0]
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
   880ea:	2900      	cmp	r1, #0
   880ec:	f040 8471 	bne.w	889d2 <UOTGHS_Handler+0xb52>
		cpu_irq_enable();
   880f0:	f240 2198 	movw	r1, #664	; 0x298
   880f4:	f2c2 0107 	movt	r1, #8199	; 0x2007
   880f8:	f04f 0201 	mov.w	r2, #1
   880fc:	700a      	strb	r2, [r1, #0]
   880fe:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
   88102:	b662      	cpsie	i
   88104:	bd70      	pop	{r4, r5, r6, pc}
		dbg_print("stup ");
		// SETUP packet received
		udd_ctrl_setup_received();
		return true;
	}
	if (Is_udd_in_send(0) && Is_udd_in_send_interrupt_enabled(0)) {
   88106:	f24c 1130 	movw	r1, #49456	; 0xc130
   8810a:	f2c4 010a 	movt	r1, #16394	; 0x400a
   8810e:	680a      	ldr	r2, [r1, #0]
   88110:	f012 0f01 	tst.w	r2, #1
   88114:	d00d      	beq.n	88132 <UOTGHS_Handler+0x2b2>
   88116:	f24c 13c0 	movw	r3, #49600	; 0xc1c0
   8811a:	f2c4 030a 	movt	r3, #16394	; 0x400a
   8811e:	6818      	ldr	r0, [r3, #0]
   88120:	f010 0f01 	tst.w	r0, #1
   88124:	d005      	beq.n	88132 <UOTGHS_Handler+0x2b2>
		dbg_print("in ");
		// IN packet sent
		udd_ctrl_in_sent();
   88126:	f247 734d 	movw	r3, #30541	; 0x774d
   8812a:	f2c0 0308 	movt	r3, #8
   8812e:	4798      	blx	r3
   88130:	bd70      	pop	{r4, r5, r6, pc}
		return true;
	}
	if (Is_udd_out_received(0)) {
   88132:	f24c 1130 	movw	r1, #49456	; 0xc130
   88136:	f2c4 010a 	movt	r1, #16394	; 0x400a
   8813a:	680a      	ldr	r2, [r1, #0]
   8813c:	f012 0f02 	tst.w	r2, #2
   88140:	f000 80de 	beq.w	88300 <UOTGHS_Handler+0x480>
{
	irqflags_t flags;
	uint8_t i;
	uint16_t nb_data;

	if (UDD_EPCTRL_DATA_OUT != udd_ep_control_state) {
   88144:	f241 6010 	movw	r0, #5648	; 0x1610
   88148:	f2c2 0007 	movt	r0, #8199	; 0x2007
   8814c:	7801      	ldrb	r1, [r0, #0]
   8814e:	2901      	cmp	r1, #1
   88150:	d014      	beq.n	8817c <UOTGHS_Handler+0x2fc>
		if ((UDD_EPCTRL_DATA_IN == udd_ep_control_state)
   88152:	2902      	cmp	r1, #2
   88154:	d001      	beq.n	8815a <UOTGHS_Handler+0x2da>
				|| (UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP ==
   88156:	2904      	cmp	r1, #4
   88158:	d105      	bne.n	88166 <UOTGHS_Handler+0x2e6>
						udd_ep_control_state)) {
			// End of SETUP request:
			// - Data IN Phase aborted,
			// - or last Data IN Phase hidden by ZLP OUT sending quiclky,
			// - or ZLP OUT received normaly.
			udd_ctrl_endofrequest();
   8815a:	f247 7239 	movw	r2, #30521	; 0x7739
   8815e:	f2c0 0208 	movt	r2, #8
   88162:	4790      	blx	r2
   88164:	e004      	b.n	88170 <UOTGHS_Handler+0x2f0>
		} else {
			// Protocol error during SETUP request
			udd_ctrl_stall_data();
   88166:	f247 61b9 	movw	r1, #30393	; 0x76b9
   8816a:	f2c0 0108 	movt	r1, #8
   8816e:	4788      	blx	r1
		}
		// Reinitializes control endpoint management
		udd_ctrl_init();
   88170:	f247 6055 	movw	r0, #30293	; 0x7655
   88174:	f2c0 0008 	movt	r0, #8
   88178:	4780      	blx	r0
   8817a:	bd70      	pop	{r4, r5, r6, pc}
		return;
	}
	// Read data received during OUT phase
	nb_data = udd_byte_count(0);
   8817c:	f24c 1430 	movw	r4, #49456	; 0xc130
   88180:	f2c4 040a 	movt	r4, #16394	; 0x400a
   88184:	6826      	ldr	r6, [r4, #0]
   88186:	f3c6 540a 	ubfx	r4, r6, #20, #11
	if (udd_g_ctrlreq.payload_size < (udd_ctrl_payload_buf_cnt + nb_data)) {
   8818a:	f641 431c 	movw	r3, #7196	; 0x1c1c
   8818e:	f2c2 0307 	movt	r3, #8199	; 0x2007
   88192:	8998      	ldrh	r0, [r3, #12]
   88194:	f241 6212 	movw	r2, #5650	; 0x1612
   88198:	f2c2 0207 	movt	r2, #8199	; 0x2007
   8819c:	8816      	ldrh	r6, [r2, #0]
   8819e:	1931      	adds	r1, r6, r4
   881a0:	4288      	cmp	r0, r1
		// Reinitializes control endpoint management
		udd_ctrl_init();
		return;
	}
	// Read data received during OUT phase
	nb_data = udd_byte_count(0);
   881a2:	bfae      	itee	ge
   881a4:	b2a4      	uxthge	r4, r4
	if (udd_g_ctrlreq.payload_size < (udd_ctrl_payload_buf_cnt + nb_data)) {
		// Payload buffer too small
		nb_data = udd_g_ctrlreq.payload_size - udd_ctrl_payload_buf_cnt;
   881a6:	ebc6 0000 	rsblt	r0, r6, r0
   881aa:	b284      	uxthlt	r4, r0
	}
	uint8_t *ptr_src = (uint8_t *) & udd_get_endpoint_fifo_access(0, 8);
	uint8_t *ptr_dest = udd_g_ctrlreq.payload + udd_ctrl_payload_buf_cnt;
   881ac:	f641 431c 	movw	r3, #7196	; 0x1c1c
   881b0:	f2c2 0307 	movt	r3, #8199	; 0x2007
   881b4:	6898      	ldr	r0, [r3, #8]
   881b6:	1982      	adds	r2, r0, r6
	for (i = 0; i < nb_data; i++) {
   881b8:	b3b4      	cbz	r4, 88228 <UOTGHS_Handler+0x3a8>
   881ba:	f04f 0300 	mov.w	r3, #0
   881be:	f2c2 0318 	movt	r3, #8216	; 0x2018
   881c2:	ea6f 0103 	mvn.w	r1, r3
   881c6:	1908      	adds	r0, r1, r4
   881c8:	f000 0101 	and.w	r1, r0, #1
		*ptr_dest++ = *ptr_src++;
   881cc:	f813 0b01 	ldrb.w	r0, [r3], #1
   881d0:	f802 0b01 	strb.w	r0, [r2], #1
		// Payload buffer too small
		nb_data = udd_g_ctrlreq.payload_size - udd_ctrl_payload_buf_cnt;
	}
	uint8_t *ptr_src = (uint8_t *) & udd_get_endpoint_fifo_access(0, 8);
	uint8_t *ptr_dest = udd_g_ctrlreq.payload + udd_ctrl_payload_buf_cnt;
	for (i = 0; i < nb_data; i++) {
   881d4:	b2d8      	uxtb	r0, r3
   881d6:	42a0      	cmp	r0, r4
   881d8:	f0c0 83fc 	bcc.w	889d4 <UOTGHS_Handler+0xb54>
   881dc:	e00e      	b.n	881fc <UOTGHS_Handler+0x37c>
		*ptr_dest++ = *ptr_src++;
   881de:	4618      	mov	r0, r3
   881e0:	f810 5b01 	ldrb.w	r5, [r0], #1
   881e4:	4611      	mov	r1, r2
   881e6:	f801 5b01 	strb.w	r5, [r1], #1
   881ea:	785d      	ldrb	r5, [r3, #1]
   881ec:	f100 0301 	add.w	r3, r0, #1
   881f0:	7055      	strb	r5, [r2, #1]
   881f2:	f101 0201 	add.w	r2, r1, #1
		// Payload buffer too small
		nb_data = udd_g_ctrlreq.payload_size - udd_ctrl_payload_buf_cnt;
	}
	uint8_t *ptr_src = (uint8_t *) & udd_get_endpoint_fifo_access(0, 8);
	uint8_t *ptr_dest = udd_g_ctrlreq.payload + udd_ctrl_payload_buf_cnt;
	for (i = 0; i < nb_data; i++) {
   881f6:	b2d8      	uxtb	r0, r3
   881f8:	42a0      	cmp	r0, r4
   881fa:	d3f0      	bcc.n	881de <UOTGHS_Handler+0x35e>
		*ptr_dest++ = *ptr_src++;
	}
	udd_ctrl_payload_buf_cnt += nb_data;
   881fc:	19a6      	adds	r6, r4, r6
   881fe:	b2b6      	uxth	r6, r6
   88200:	f241 6212 	movw	r2, #5650	; 0x1612
   88204:	f2c2 0207 	movt	r2, #8199	; 0x2007
   88208:	8016      	strh	r6, [r2, #0]

	if ((USB_DEVICE_EP_CTRL_SIZE != nb_data)
   8820a:	2c40      	cmp	r4, #64	; 0x40
   8820c:	d10c      	bne.n	88228 <UOTGHS_Handler+0x3a8>
			|| (udd_g_ctrlreq.req.wLength <=
   8820e:	f641 431c 	movw	r3, #7196	; 0x1c1c
   88212:	f2c2 0307 	movt	r3, #8199	; 0x2007
   88216:	88d9      	ldrh	r1, [r3, #6]
					(udd_ctrl_prev_payload_buf_cnt +
   88218:	f241 5092 	movw	r0, #5522	; 0x1592
   8821c:	f2c2 0007 	movt	r0, #8199	; 0x2007
   88220:	8802      	ldrh	r2, [r0, #0]
   88222:	1993      	adds	r3, r2, r6
		*ptr_dest++ = *ptr_src++;
	}
	udd_ctrl_payload_buf_cnt += nb_data;

	if ((USB_DEVICE_EP_CTRL_SIZE != nb_data)
			|| (udd_g_ctrlreq.req.wLength <=
   88224:	4299      	cmp	r1, r3
   88226:	dc22      	bgt.n	8826e <UOTGHS_Handler+0x3ee>
					(udd_ctrl_prev_payload_buf_cnt +
							udd_ctrl_payload_buf_cnt))) {
		// End of reception because it is a short packet
		// Before send ZLP, call intermediat calback
		// in case of data receiv generate a stall
		udd_g_ctrlreq.payload_size = udd_ctrl_payload_buf_cnt;
   88228:	f641 411c 	movw	r1, #7196	; 0x1c1c
   8822c:	f2c2 0107 	movt	r1, #8199	; 0x2007
   88230:	818e      	strh	r6, [r1, #12]
		if (NULL != udd_g_ctrlreq.over_under_run) {
   88232:	694a      	ldr	r2, [r1, #20]
   88234:	b172      	cbz	r2, 88254 <UOTGHS_Handler+0x3d4>
			if (!udd_g_ctrlreq.over_under_run()) {
   88236:	4790      	blx	r2
   88238:	b960      	cbnz	r0, 88254 <UOTGHS_Handler+0x3d4>
				// Stall ZLP
				udd_ctrl_stall_data();
   8823a:	f247 62b9 	movw	r2, #30393	; 0x76b9
   8823e:	f2c0 0208 	movt	r2, #8
   88242:	4790      	blx	r2
				// Ack reception of OUT to replace NAK by a STALL
				udd_ack_out_received(0);
   88244:	f24c 1060 	movw	r0, #49504	; 0xc160
   88248:	f2c4 000a 	movt	r0, #16394	; 0x400a
   8824c:	f04f 0302 	mov.w	r3, #2
   88250:	6003      	str	r3, [r0, #0]
   88252:	bd70      	pop	{r4, r5, r6, pc}
				return;
			}
		}
		// Send IN ZLP to ACK setup request
		udd_ack_out_received(0);
   88254:	f24c 1060 	movw	r0, #49504	; 0xc160
   88258:	f2c4 000a 	movt	r0, #16394	; 0x400a
   8825c:	f04f 0302 	mov.w	r3, #2
   88260:	6003      	str	r3, [r0, #0]
		udd_ctrl_send_zlp_in();
   88262:	f247 61d9 	movw	r1, #30425	; 0x76d9
   88266:	f2c0 0108 	movt	r1, #8
   8826a:	4788      	blx	r1
   8826c:	bd70      	pop	{r4, r5, r6, pc}
		return;
	}

	if (udd_g_ctrlreq.payload_size == udd_ctrl_payload_buf_cnt) {
   8826e:	49ae      	ldr	r1, [pc, #696]	; (88528 <UOTGHS_Handler+0x6a8>)
   88270:	8988      	ldrh	r0, [r1, #12]
   88272:	42b0      	cmp	r0, r6
   88274:	d121      	bne.n	882ba <UOTGHS_Handler+0x43a>
		// Overrun then request a new payload buffer
		if (!udd_g_ctrlreq.over_under_run) {
   88276:	4aac      	ldr	r2, [pc, #688]	; (88528 <UOTGHS_Handler+0x6a8>)
   88278:	6953      	ldr	r3, [r2, #20]
   8827a:	b94b      	cbnz	r3, 88290 <UOTGHS_Handler+0x410>
			// No callback availabled to request a new payload buffer
			udd_ctrl_stall_data();
   8827c:	4aab      	ldr	r2, [pc, #684]	; (8852c <UOTGHS_Handler+0x6ac>)
   8827e:	4790      	blx	r2
			// Ack reception of OUT to replace NAK by a STALL
			udd_ack_out_received(0);
   88280:	f24c 1060 	movw	r0, #49504	; 0xc160
   88284:	f2c4 000a 	movt	r0, #16394	; 0x400a
   88288:	f04f 0302 	mov.w	r3, #2
   8828c:	6003      	str	r3, [r0, #0]
   8828e:	bd70      	pop	{r4, r5, r6, pc}
			return;
		}
		if (!udd_g_ctrlreq.over_under_run()) {
   88290:	4798      	blx	r3
   88292:	b948      	cbnz	r0, 882a8 <UOTGHS_Handler+0x428>
			// No new payload buffer delivered
			udd_ctrl_stall_data();
   88294:	48a5      	ldr	r0, [pc, #660]	; (8852c <UOTGHS_Handler+0x6ac>)
   88296:	4780      	blx	r0
			// Ack reception of OUT to replace NAK by a STALL
			udd_ack_out_received(0);
   88298:	f24c 1360 	movw	r3, #49504	; 0xc160
   8829c:	f2c4 030a 	movt	r3, #16394	; 0x400a
   882a0:	f04f 0102 	mov.w	r1, #2
   882a4:	6019      	str	r1, [r3, #0]
   882a6:	bd70      	pop	{r4, r5, r6, pc}
			return;
		}
		// New payload buffer available
		// Update number of total data received
		udd_ctrl_prev_payload_buf_cnt += udd_ctrl_payload_buf_cnt;
   882a8:	4aa1      	ldr	r2, [pc, #644]	; (88530 <UOTGHS_Handler+0x6b0>)
   882aa:	4ba2      	ldr	r3, [pc, #648]	; (88534 <UOTGHS_Handler+0x6b4>)
   882ac:	8818      	ldrh	r0, [r3, #0]
   882ae:	8811      	ldrh	r1, [r2, #0]
   882b0:	1840      	adds	r0, r0, r1
   882b2:	8010      	strh	r0, [r2, #0]
		// Reinit reception on payload buffer
		udd_ctrl_payload_buf_cnt = 0;
   882b4:	f04f 0200 	mov.w	r2, #0
   882b8:	801a      	strh	r2, [r3, #0]
	}
	// Free buffer of control endpoint to authorize next reception
	udd_ack_out_received(0);
   882ba:	f24c 1360 	movw	r3, #49504	; 0xc160
   882be:	f2c4 030a 	movt	r3, #16394	; 0x400a
   882c2:	f04f 0102 	mov.w	r1, #2
   882c6:	6019      	str	r1, [r3, #0]
	// To detect a protocol error, enable nak interrupt on data IN phase
	udd_ack_nak_in(0);
   882c8:	f04f 0210 	mov.w	r2, #16
   882cc:	601a      	str	r2, [r3, #0]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
   882ce:	f3ef 8110 	mrs	r1, PRIMASK
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
   882d2:	b672      	cpsid	i
   882d4:	f3bf 8f5f 	dmb	sy
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = cpu_irq_is_enabled();
	cpu_irq_disable();
   882d8:	4b97      	ldr	r3, [pc, #604]	; (88538 <UOTGHS_Handler+0x6b8>)
   882da:	f04f 0000 	mov.w	r0, #0
   882de:	7018      	strb	r0, [r3, #0]
	flags = cpu_irq_save();
	udd_enable_nak_in_interrupt(0);
   882e0:	f24c 13f0 	movw	r3, #49648	; 0xc1f0
   882e4:	f2c4 030a 	movt	r3, #16394	; 0x400a
   882e8:	601a      	str	r2, [r3, #0]
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
   882ea:	2900      	cmp	r1, #0
   882ec:	f040 8371 	bne.w	889d2 <UOTGHS_Handler+0xb52>
		cpu_irq_enable();
   882f0:	4991      	ldr	r1, [pc, #580]	; (88538 <UOTGHS_Handler+0x6b8>)
   882f2:	f04f 0201 	mov.w	r2, #1
   882f6:	700a      	strb	r2, [r1, #0]
   882f8:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
   882fc:	b662      	cpsie	i
   882fe:	bd70      	pop	{r4, r5, r6, pc}
		dbg_print("out ");
		// OUT packet received
		udd_ctrl_out_received();
		return true;
	}
	if (Is_udd_nak_out(0)) {
   88300:	f24c 1330 	movw	r3, #49456	; 0xc130
   88304:	f2c4 030a 	movt	r3, #16394	; 0x400a
   88308:	6818      	ldr	r0, [r3, #0]
   8830a:	f010 0f08 	tst.w	r0, #8
   8830e:	d01f      	beq.n	88350 <UOTGHS_Handler+0x4d0>
		dbg_print("nako ");
		// Overflow on OUT packet
		udd_ack_nak_out(0);
   88310:	f24c 1060 	movw	r0, #49504	; 0xc160
   88314:	f2c4 000a 	movt	r0, #16394	; 0x400a
   88318:	f04f 0108 	mov.w	r1, #8
   8831c:	6001      	str	r1, [r0, #0]
}


static void udd_ctrl_overflow(void)
{
	if (Is_udd_in_send(0))
   8831e:	f24c 1230 	movw	r2, #49456	; 0xc130
   88322:	f2c4 020a 	movt	r2, #16394	; 0x400a
   88326:	6813      	ldr	r3, [r2, #0]
   88328:	f013 0f01 	tst.w	r3, #1
   8832c:	f040 8351 	bne.w	889d2 <UOTGHS_Handler+0xb52>
		return; // Overflow ignored if IN data is received

	// The case of UDD_EPCTRL_DATA_IN is not managed
	// because the OUT endpoint is already free and OUT ZLP accepted

	if (UDD_EPCTRL_HANDSHAKE_WAIT_IN_ZLP == udd_ep_control_state) {
   88330:	f241 6010 	movw	r0, #5648	; 0x1610
   88334:	f2c2 0007 	movt	r0, #8199	; 0x2007
   88338:	7801      	ldrb	r1, [r0, #0]
   8833a:	2903      	cmp	r1, #3
   8833c:	f040 8349 	bne.w	889d2 <UOTGHS_Handler+0xb52>
		// A IN handshake is waiting by device,
		// but host want extra OUT data then stall extra OUT data
		udd_enable_stall_handshake(0);
   88340:	f24c 13f0 	movw	r3, #49648	; 0xc1f0
   88344:	f2c4 030a 	movt	r3, #16394	; 0x400a
   88348:	f44f 2200 	mov.w	r2, #524288	; 0x80000
   8834c:	601a      	str	r2, [r3, #0]
   8834e:	bd70      	pop	{r4, r5, r6, pc}
		// Overflow on OUT packet
		udd_ack_nak_out(0);
		udd_ctrl_overflow();
		return true;
	}
	if (Is_udd_nak_in(0)) {
   88350:	f24c 1130 	movw	r1, #49456	; 0xc130
   88354:	f2c4 010a 	movt	r1, #16394	; 0x400a
   88358:	680a      	ldr	r2, [r1, #0]
   8835a:	f012 0f10 	tst.w	r2, #16
   8835e:	f000 823f 	beq.w	887e0 <UOTGHS_Handler+0x960>
		dbg_print("naki ");
		// Underflow on IN packet
		udd_ack_nak_in(0);
   88362:	f24c 1360 	movw	r3, #49504	; 0xc160
   88366:	f2c4 030a 	movt	r3, #16394	; 0x400a
   8836a:	f04f 0010 	mov.w	r0, #16
   8836e:	6018      	str	r0, [r3, #0]
}


static void udd_ctrl_underflow(void)
{
	if (Is_udd_out_received(0))
   88370:	f24c 1130 	movw	r1, #49456	; 0xc130
   88374:	f2c4 010a 	movt	r1, #16394	; 0x400a
   88378:	680a      	ldr	r2, [r1, #0]
   8837a:	f012 0f02 	tst.w	r2, #2
   8837e:	f040 8328 	bne.w	889d2 <UOTGHS_Handler+0xb52>
		return; // Underflow ignored if OUT data is received

	if (UDD_EPCTRL_DATA_OUT == udd_ep_control_state) {
   88382:	f241 6310 	movw	r3, #5648	; 0x1610
   88386:	f2c2 0307 	movt	r3, #8199	; 0x2007
   8838a:	7818      	ldrb	r0, [r3, #0]
   8838c:	2801      	cmp	r0, #1
   8838e:	d105      	bne.n	8839c <UOTGHS_Handler+0x51c>
		// Host want to stop OUT transaction
		// then stop to wait OUT data phase and wait IN ZLP handshake
		udd_ctrl_send_zlp_in();
   88390:	f247 63d9 	movw	r3, #30425	; 0x76d9
   88394:	f2c0 0308 	movt	r3, #8
   88398:	4798      	blx	r3
   8839a:	bd70      	pop	{r4, r5, r6, pc}
	} else if (UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP == udd_ep_control_state) {
   8839c:	2804      	cmp	r0, #4
   8839e:	f040 8318 	bne.w	889d2 <UOTGHS_Handler+0xb52>
		// A OUT handshake is waiting by device,
		// but host want extra IN data then stall extra IN data
		udd_enable_stall_handshake(0);
   883a2:	f24c 11f0 	movw	r1, #49648	; 0xc1f0
   883a6:	f2c4 010a 	movt	r1, #16394	; 0x400a
   883aa:	f44f 2200 	mov.w	r2, #524288	; 0x80000
   883ae:	600a      	str	r2, [r1, #0]
   883b0:	bd70      	pop	{r4, r5, r6, pc}
		ptr_job = &udd_ep_job[ep - 1];

#ifdef UDD_EP_DMA_SUPPORTED
		// Check DMA event
		if (Is_udd_endpoint_dma_interrupt_enabled(ep)
				&& Is_udd_endpoint_dma_interrupt(ep)) {
   883b2:	f44f 4340 	mov.w	r3, #49152	; 0xc000
   883b6:	f2c4 030a 	movt	r3, #16394	; 0x400a
   883ba:	685a      	ldr	r2, [r3, #4]
   883bc:	f012 5f00 	tst.w	r2, #536870912	; 0x20000000
   883c0:	d03c      	beq.n	8843c <UOTGHS_Handler+0x5bc>
   883c2:	f04f 0005 	mov.w	r0, #5
		// Get job corresponding at endpoint
		ptr_job = &udd_ep_job[ep - 1];

#ifdef UDD_EP_DMA_SUPPORTED
		// Check DMA event
		if (Is_udd_endpoint_dma_interrupt_enabled(ep)
   883c6:	f04f 5400 	mov.w	r4, #536870912	; 0x20000000
	udd_ep_job_t *ptr_job;

	// For each endpoint different of control endpoint (0)
	for (ep = 1; ep <= USB_DEVICE_MAX_EP; ep++) {
		// Get job corresponding at endpoint
		ptr_job = &udd_ep_job[ep - 1];
   883ca:	495c      	ldr	r1, [pc, #368]	; (8853c <UOTGHS_Handler+0x6bc>)
   883cc:	e019      	b.n	88402 <UOTGHS_Handler+0x582>

#ifdef UDD_EP_DMA_SUPPORTED
		// Check DMA event
		if (Is_udd_endpoint_dma_interrupt_enabled(ep)
				&& Is_udd_endpoint_dma_interrupt(ep)) {
   883ce:	f04f 0001 	mov.w	r0, #1
		// Get job corresponding at endpoint
		ptr_job = &udd_ep_job[ep - 1];

#ifdef UDD_EP_DMA_SUPPORTED
		// Check DMA event
		if (Is_udd_endpoint_dma_interrupt_enabled(ep)
   883d2:	f04f 7400 	mov.w	r4, #33554432	; 0x2000000
	udd_ep_job_t *ptr_job;

	// For each endpoint different of control endpoint (0)
	for (ep = 1; ep <= USB_DEVICE_MAX_EP; ep++) {
		// Get job corresponding at endpoint
		ptr_job = &udd_ep_job[ep - 1];
   883d6:	f241 5198 	movw	r1, #5528	; 0x1598
   883da:	f2c2 0107 	movt	r1, #8199	; 0x2007
   883de:	e010      	b.n	88402 <UOTGHS_Handler+0x582>
{
	udd_ep_id_t ep;
	udd_ep_job_t *ptr_job;

	// For each endpoint different of control endpoint (0)
	for (ep = 1; ep <= USB_DEVICE_MAX_EP; ep++) {
   883e0:	f04f 0002 	mov.w	r0, #2
		// Get job corresponding at endpoint
		ptr_job = &udd_ep_job[ep - 1];

#ifdef UDD_EP_DMA_SUPPORTED
		// Check DMA event
		if (Is_udd_endpoint_dma_interrupt_enabled(ep)
   883e4:	f04f 6480 	mov.w	r4, #67108864	; 0x4000000
	udd_ep_job_t *ptr_job;

	// For each endpoint different of control endpoint (0)
	for (ep = 1; ep <= USB_DEVICE_MAX_EP; ep++) {
		// Get job corresponding at endpoint
		ptr_job = &udd_ep_job[ep - 1];
   883e8:	4955      	ldr	r1, [pc, #340]	; (88540 <UOTGHS_Handler+0x6c0>)
   883ea:	e00a      	b.n	88402 <UOTGHS_Handler+0x582>
{
	udd_ep_id_t ep;
	udd_ep_job_t *ptr_job;

	// For each endpoint different of control endpoint (0)
	for (ep = 1; ep <= USB_DEVICE_MAX_EP; ep++) {
   883ec:	f04f 0003 	mov.w	r0, #3
		// Get job corresponding at endpoint
		ptr_job = &udd_ep_job[ep - 1];

#ifdef UDD_EP_DMA_SUPPORTED
		// Check DMA event
		if (Is_udd_endpoint_dma_interrupt_enabled(ep)
   883f0:	f04f 6400 	mov.w	r4, #134217728	; 0x8000000
	udd_ep_job_t *ptr_job;

	// For each endpoint different of control endpoint (0)
	for (ep = 1; ep <= USB_DEVICE_MAX_EP; ep++) {
		// Get job corresponding at endpoint
		ptr_job = &udd_ep_job[ep - 1];
   883f4:	4953      	ldr	r1, [pc, #332]	; (88544 <UOTGHS_Handler+0x6c4>)
   883f6:	e004      	b.n	88402 <UOTGHS_Handler+0x582>
{
	udd_ep_id_t ep;
	udd_ep_job_t *ptr_job;

	// For each endpoint different of control endpoint (0)
	for (ep = 1; ep <= USB_DEVICE_MAX_EP; ep++) {
   883f8:	f04f 0004 	mov.w	r0, #4
		// Get job corresponding at endpoint
		ptr_job = &udd_ep_job[ep - 1];

#ifdef UDD_EP_DMA_SUPPORTED
		// Check DMA event
		if (Is_udd_endpoint_dma_interrupt_enabled(ep)
   883fc:	f04f 5480 	mov.w	r4, #268435456	; 0x10000000
	udd_ep_job_t *ptr_job;

	// For each endpoint different of control endpoint (0)
	for (ep = 1; ep <= USB_DEVICE_MAX_EP; ep++) {
		// Get job corresponding at endpoint
		ptr_job = &udd_ep_job[ep - 1];
   88400:	4951      	ldr	r1, [pc, #324]	; (88548 <UOTGHS_Handler+0x6c8>)
#ifdef UDD_EP_DMA_SUPPORTED
		// Check DMA event
		if (Is_udd_endpoint_dma_interrupt_enabled(ep)
				&& Is_udd_endpoint_dma_interrupt(ep)) {
			uint32_t nb_remaining;
			if (udd_endpoint_dma_get_status(ep)
   88402:	f44f 4243 	mov.w	r2, #49920	; 0xc300
   88406:	f2c4 020a 	movt	r2, #16394	; 0x400a
   8840a:	eb02 1300 	add.w	r3, r2, r0, lsl #4
   8840e:	68da      	ldr	r2, [r3, #12]
   88410:	f012 0f01 	tst.w	r2, #1
   88414:	f040 82dd 	bne.w	889d2 <UOTGHS_Handler+0xb52>
					& UOTGHS_DEVDMASTATUS_CHANN_ENB) {
				return true; // Ignore EOT_STA interrupt
			}
			dbg_print("dma%x: ", ep);
			udd_disable_endpoint_dma_interrupt(ep);
   88418:	f44f 4240 	mov.w	r2, #49152	; 0xc000
   8841c:	f2c4 020a 	movt	r2, #16394	; 0x400a
   88420:	6154      	str	r4, [r2, #20]
			// Save number of data no transfered
			nb_remaining = (udd_endpoint_dma_get_status(ep) &
   88422:	68db      	ldr	r3, [r3, #12]
					UOTGHS_DEVDMASTATUS_BUFF_COUNT_Msk)
					>> UOTGHS_DEVDMASTATUS_BUFF_COUNT_Pos;
			if (nb_remaining) {
   88424:	0c1b      	lsrs	r3, r3, #16
   88426:	d003      	beq.n	88430 <UOTGHS_Handler+0x5b0>
				// Transfer no complete (short packet or ZLP) then:
				// Update number of data transfered
				ptr_job->buf_cnt -= nb_remaining;
   88428:	68ca      	ldr	r2, [r1, #12]
   8842a:	1ad3      	subs	r3, r2, r3
   8842c:	60cb      	str	r3, [r1, #12]
				// Set transfer complete to stop the transfer
				ptr_job->buf_size = ptr_job->buf_cnt;
   8842e:	608b      	str	r3, [r1, #8]
			}
			udd_ep_trans_done(ep);
   88430:	f647 2101 	movw	r1, #31233	; 0x7a01
   88434:	f2c0 0108 	movt	r1, #8
   88438:	4788      	blx	r1
   8843a:	bd70      	pop	{r4, r5, r6, pc}
				return true;
			}
		}
#endif // UDD_EP_FIFO_SUPPORTED
		// Check empty bank interrupt event
		if (Is_udd_endpoint_interrupt_enabled(ep)) {
   8843c:	f44f 4040 	mov.w	r0, #49152	; 0xc000
   88440:	f2c4 000a 	movt	r0, #16394	; 0x400a
   88444:	6901      	ldr	r1, [r0, #16]
   88446:	f411 3f00 	tst.w	r1, #131072	; 0x20000
   8844a:	f000 80a9 	beq.w	885a0 <UOTGHS_Handler+0x720>
			dbg_print("bg%x: ", ep);
			if (Is_udd_in_send_interrupt_enabled(ep)
   8844e:	f24c 13d4 	movw	r3, #49620	; 0xc1d4
   88452:	f2c4 030a 	movt	r3, #16394	; 0x400a
   88456:	681a      	ldr	r2, [r3, #0]
   88458:	f012 0f01 	tst.w	r2, #1
   8845c:	d03b      	beq.n	884d6 <UOTGHS_Handler+0x656>
					&& Is_udd_in_send(ep)) {
   8845e:	f24c 1044 	movw	r0, #49476	; 0xc144
   88462:	f2c4 000a 	movt	r0, #16394	; 0x400a
   88466:	6801      	ldr	r1, [r0, #0]
   88468:	f011 0f01 	tst.w	r1, #1
   8846c:	d033      	beq.n	884d6 <UOTGHS_Handler+0x656>
   8846e:	f04f 0205 	mov.w	r2, #5
		}
#endif // UDD_EP_FIFO_SUPPORTED
		// Check empty bank interrupt event
		if (Is_udd_endpoint_interrupt_enabled(ep)) {
			dbg_print("bg%x: ", ep);
			if (Is_udd_in_send_interrupt_enabled(ep)
   88472:	f04f 0314 	mov.w	r3, #20
	udd_ep_job_t *ptr_job;

	// For each endpoint different of control endpoint (0)
	for (ep = 1; ep <= USB_DEVICE_MAX_EP; ep++) {
		// Get job corresponding at endpoint
		ptr_job = &udd_ep_job[ep - 1];
   88476:	4831      	ldr	r0, [pc, #196]	; (8853c <UOTGHS_Handler+0x6bc>)
   88478:	e016      	b.n	884a8 <UOTGHS_Handler+0x628>
#endif // UDD_EP_FIFO_SUPPORTED
		// Check empty bank interrupt event
		if (Is_udd_endpoint_interrupt_enabled(ep)) {
			dbg_print("bg%x: ", ep);
			if (Is_udd_in_send_interrupt_enabled(ep)
					&& Is_udd_in_send(ep)) {
   8847a:	f04f 0201 	mov.w	r2, #1
		}
#endif // UDD_EP_FIFO_SUPPORTED
		// Check empty bank interrupt event
		if (Is_udd_endpoint_interrupt_enabled(ep)) {
			dbg_print("bg%x: ", ep);
			if (Is_udd_in_send_interrupt_enabled(ep)
   8847e:	f04f 0304 	mov.w	r3, #4
	udd_ep_job_t *ptr_job;

	// For each endpoint different of control endpoint (0)
	for (ep = 1; ep <= USB_DEVICE_MAX_EP; ep++) {
		// Get job corresponding at endpoint
		ptr_job = &udd_ep_job[ep - 1];
   88482:	4832      	ldr	r0, [pc, #200]	; (8854c <UOTGHS_Handler+0x6cc>)
   88484:	e010      	b.n	884a8 <UOTGHS_Handler+0x628>
{
	udd_ep_id_t ep;
	udd_ep_job_t *ptr_job;

	// For each endpoint different of control endpoint (0)
	for (ep = 1; ep <= USB_DEVICE_MAX_EP; ep++) {
   88486:	f04f 0202 	mov.w	r2, #2
		}
#endif // UDD_EP_FIFO_SUPPORTED
		// Check empty bank interrupt event
		if (Is_udd_endpoint_interrupt_enabled(ep)) {
			dbg_print("bg%x: ", ep);
			if (Is_udd_in_send_interrupt_enabled(ep)
   8848a:	f04f 0308 	mov.w	r3, #8
	udd_ep_job_t *ptr_job;

	// For each endpoint different of control endpoint (0)
	for (ep = 1; ep <= USB_DEVICE_MAX_EP; ep++) {
		// Get job corresponding at endpoint
		ptr_job = &udd_ep_job[ep - 1];
   8848e:	482c      	ldr	r0, [pc, #176]	; (88540 <UOTGHS_Handler+0x6c0>)
   88490:	e00a      	b.n	884a8 <UOTGHS_Handler+0x628>
{
	udd_ep_id_t ep;
	udd_ep_job_t *ptr_job;

	// For each endpoint different of control endpoint (0)
	for (ep = 1; ep <= USB_DEVICE_MAX_EP; ep++) {
   88492:	f04f 0203 	mov.w	r2, #3
		}
#endif // UDD_EP_FIFO_SUPPORTED
		// Check empty bank interrupt event
		if (Is_udd_endpoint_interrupt_enabled(ep)) {
			dbg_print("bg%x: ", ep);
			if (Is_udd_in_send_interrupt_enabled(ep)
   88496:	f04f 030c 	mov.w	r3, #12
	udd_ep_job_t *ptr_job;

	// For each endpoint different of control endpoint (0)
	for (ep = 1; ep <= USB_DEVICE_MAX_EP; ep++) {
		// Get job corresponding at endpoint
		ptr_job = &udd_ep_job[ep - 1];
   8849a:	482a      	ldr	r0, [pc, #168]	; (88544 <UOTGHS_Handler+0x6c4>)
   8849c:	e004      	b.n	884a8 <UOTGHS_Handler+0x628>
{
	udd_ep_id_t ep;
	udd_ep_job_t *ptr_job;

	// For each endpoint different of control endpoint (0)
	for (ep = 1; ep <= USB_DEVICE_MAX_EP; ep++) {
   8849e:	f04f 0204 	mov.w	r2, #4
		}
#endif // UDD_EP_FIFO_SUPPORTED
		// Check empty bank interrupt event
		if (Is_udd_endpoint_interrupt_enabled(ep)) {
			dbg_print("bg%x: ", ep);
			if (Is_udd_in_send_interrupt_enabled(ep)
   884a2:	f04f 0310 	mov.w	r3, #16
	udd_ep_job_t *ptr_job;

	// For each endpoint different of control endpoint (0)
	for (ep = 1; ep <= USB_DEVICE_MAX_EP; ep++) {
		// Get job corresponding at endpoint
		ptr_job = &udd_ep_job[ep - 1];
   884a6:	4828      	ldr	r0, [pc, #160]	; (88548 <UOTGHS_Handler+0x6c8>)
		if (Is_udd_endpoint_interrupt_enabled(ep)) {
			dbg_print("bg%x: ", ep);
			if (Is_udd_in_send_interrupt_enabled(ep)
					&& Is_udd_in_send(ep)) {
				dbg_print("I ");
				udd_disable_in_send_interrupt(ep);
   884a8:	f24c 2120 	movw	r1, #49696	; 0xc220
   884ac:	f2c4 010a 	movt	r1, #16394	; 0x400a
   884b0:	f04f 0501 	mov.w	r5, #1
   884b4:	505d      	str	r5, [r3, r1]
				// One bank is free then send a ZLP
				udd_ack_in_send(ep);
   884b6:	f24c 1460 	movw	r4, #49504	; 0xc160
   884ba:	f2c4 040a 	movt	r4, #16394	; 0x400a
   884be:	511d      	str	r5, [r3, r4]
				udd_ack_fifocon(ep);
   884c0:	f44f 4480 	mov.w	r4, #16384	; 0x4000
   884c4:	505c      	str	r4, [r3, r1]
				udd_ep_finish_job(ptr_job, false, ep);
   884c6:	f04f 0100 	mov.w	r1, #0
   884ca:	f647 139d 	movw	r3, #31133	; 0x799d
   884ce:	f2c0 0308 	movt	r3, #8
   884d2:	4798      	blx	r3
   884d4:	bd70      	pop	{r4, r5, r6, pc}
				return true;
			}
			if (Is_udd_bank_interrupt_enabled(ep)
   884d6:	f24c 13d4 	movw	r3, #49620	; 0xc1d4
   884da:	f2c4 030a 	movt	r3, #16394	; 0x400a
   884de:	681a      	ldr	r2, [r3, #0]
   884e0:	f412 5f80 	tst.w	r2, #4096	; 0x1000
   884e4:	d05c      	beq.n	885a0 <UOTGHS_Handler+0x720>
					&& (0 == udd_nb_busy_bank(ep))) {
   884e6:	f24c 1044 	movw	r0, #49476	; 0xc144
   884ea:	f2c4 000a 	movt	r0, #16394	; 0x400a
   884ee:	6801      	ldr	r1, [r0, #0]
   884f0:	f411 5f40 	tst.w	r1, #12288	; 0x3000
   884f4:	d154      	bne.n	885a0 <UOTGHS_Handler+0x720>
		}
#endif // UDD_EP_FIFO_SUPPORTED
		// Check empty bank interrupt event
		if (Is_udd_endpoint_interrupt_enabled(ep)) {
			dbg_print("bg%x: ", ep);
			if (Is_udd_in_send_interrupt_enabled(ep)
   884f6:	f04f 0314 	mov.w	r3, #20
				return true;
			}
		}
#endif // UDD_EP_FIFO_SUPPORTED
		// Check empty bank interrupt event
		if (Is_udd_endpoint_interrupt_enabled(ep)) {
   884fa:	f44f 3100 	mov.w	r1, #131072	; 0x20000
	udd_ep_job_t *ptr_job;

	// For each endpoint different of control endpoint (0)
	for (ep = 1; ep <= USB_DEVICE_MAX_EP; ep++) {
		// Get job corresponding at endpoint
		ptr_job = &udd_ep_job[ep - 1];
   884fe:	4a0f      	ldr	r2, [pc, #60]	; (8853c <UOTGHS_Handler+0x6bc>)
   88500:	e02b      	b.n	8855a <UOTGHS_Handler+0x6da>
		}
#endif // UDD_EP_FIFO_SUPPORTED
		// Check empty bank interrupt event
		if (Is_udd_endpoint_interrupt_enabled(ep)) {
			dbg_print("bg%x: ", ep);
			if (Is_udd_in_send_interrupt_enabled(ep)
   88502:	f04f 0304 	mov.w	r3, #4
				return true;
			}
		}
#endif // UDD_EP_FIFO_SUPPORTED
		// Check empty bank interrupt event
		if (Is_udd_endpoint_interrupt_enabled(ep)) {
   88506:	f44f 5100 	mov.w	r1, #8192	; 0x2000
	udd_ep_job_t *ptr_job;

	// For each endpoint different of control endpoint (0)
	for (ep = 1; ep <= USB_DEVICE_MAX_EP; ep++) {
		// Get job corresponding at endpoint
		ptr_job = &udd_ep_job[ep - 1];
   8850a:	4a10      	ldr	r2, [pc, #64]	; (8854c <UOTGHS_Handler+0x6cc>)
   8850c:	e025      	b.n	8855a <UOTGHS_Handler+0x6da>
		}
#endif // UDD_EP_FIFO_SUPPORTED
		// Check empty bank interrupt event
		if (Is_udd_endpoint_interrupt_enabled(ep)) {
			dbg_print("bg%x: ", ep);
			if (Is_udd_in_send_interrupt_enabled(ep)
   8850e:	f04f 0308 	mov.w	r3, #8
				return true;
			}
		}
#endif // UDD_EP_FIFO_SUPPORTED
		// Check empty bank interrupt event
		if (Is_udd_endpoint_interrupt_enabled(ep)) {
   88512:	f44f 4180 	mov.w	r1, #16384	; 0x4000
	udd_ep_job_t *ptr_job;

	// For each endpoint different of control endpoint (0)
	for (ep = 1; ep <= USB_DEVICE_MAX_EP; ep++) {
		// Get job corresponding at endpoint
		ptr_job = &udd_ep_job[ep - 1];
   88516:	4a0a      	ldr	r2, [pc, #40]	; (88540 <UOTGHS_Handler+0x6c0>)
   88518:	e01f      	b.n	8855a <UOTGHS_Handler+0x6da>
		}
#endif // UDD_EP_FIFO_SUPPORTED
		// Check empty bank interrupt event
		if (Is_udd_endpoint_interrupt_enabled(ep)) {
			dbg_print("bg%x: ", ep);
			if (Is_udd_in_send_interrupt_enabled(ep)
   8851a:	f04f 030c 	mov.w	r3, #12
				return true;
			}
		}
#endif // UDD_EP_FIFO_SUPPORTED
		// Check empty bank interrupt event
		if (Is_udd_endpoint_interrupt_enabled(ep)) {
   8851e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
	udd_ep_job_t *ptr_job;

	// For each endpoint different of control endpoint (0)
	for (ep = 1; ep <= USB_DEVICE_MAX_EP; ep++) {
		// Get job corresponding at endpoint
		ptr_job = &udd_ep_job[ep - 1];
   88522:	4a08      	ldr	r2, [pc, #32]	; (88544 <UOTGHS_Handler+0x6c4>)
   88524:	e019      	b.n	8855a <UOTGHS_Handler+0x6da>
   88526:	bf00      	nop
   88528:	20071c1c 	.word	0x20071c1c
   8852c:	000876b9 	.word	0x000876b9
   88530:	20071592 	.word	0x20071592
   88534:	20071612 	.word	0x20071612
   88538:	20070298 	.word	0x20070298
   8853c:	200715f8 	.word	0x200715f8
   88540:	200715b0 	.word	0x200715b0
   88544:	200715c8 	.word	0x200715c8
   88548:	200715e0 	.word	0x200715e0
   8854c:	20071598 	.word	0x20071598
		}
#endif // UDD_EP_FIFO_SUPPORTED
		// Check empty bank interrupt event
		if (Is_udd_endpoint_interrupt_enabled(ep)) {
			dbg_print("bg%x: ", ep);
			if (Is_udd_in_send_interrupt_enabled(ep)
   88550:	f04f 0310 	mov.w	r3, #16
				return true;
			}
		}
#endif // UDD_EP_FIFO_SUPPORTED
		// Check empty bank interrupt event
		if (Is_udd_endpoint_interrupt_enabled(ep)) {
   88554:	f44f 3180 	mov.w	r1, #65536	; 0x10000
	udd_ep_job_t *ptr_job;

	// For each endpoint different of control endpoint (0)
	for (ep = 1; ep <= USB_DEVICE_MAX_EP; ep++) {
		// Get job corresponding at endpoint
		ptr_job = &udd_ep_job[ep - 1];
   88558:	4abf      	ldr	r2, [pc, #764]	; (88858 <UOTGHS_Handler+0x9d8>)
			}
			if (Is_udd_bank_interrupt_enabled(ep)
					&& (0 == udd_nb_busy_bank(ep))) {
				dbg_print("EoT ");
				// End of background transfer on IN endpoint
				udd_disable_bank_interrupt(ep);
   8855a:	f24c 2020 	movw	r0, #49696	; 0xc220
   8855e:	f2c4 000a 	movt	r0, #16394	; 0x400a
   88562:	f44f 5480 	mov.w	r4, #4096	; 0x1000
   88566:	501c      	str	r4, [r3, r0]
				udd_disable_endpoint_interrupt(ep);
   88568:	f44f 4040 	mov.w	r0, #49152	; 0xc000
   8856c:	f2c4 000a 	movt	r0, #16394	; 0x400a
   88570:	6141      	str	r1, [r0, #20]

				Assert(ptr_job->stall_requested);
				// A stall has been requested during backgound transfer
				ptr_job->stall_requested = false;
   88572:	7d11      	ldrb	r1, [r2, #20]
   88574:	f36f 0182 	bfc	r1, #2, #1
   88578:	7511      	strb	r1, [r2, #20]
				udd_disable_endpoint_bank_autoswitch(ep);
   8857a:	f44f 4241 	mov.w	r2, #49408	; 0xc100
   8857e:	f2c4 020a 	movt	r2, #16394	; 0x400a
   88582:	5898      	ldr	r0, [r3, r2]
   88584:	f420 7100 	bic.w	r1, r0, #512	; 0x200
   88588:	5099      	str	r1, [r3, r2]
				udd_enable_stall_handshake(ep);
   8858a:	f24c 12f0 	movw	r2, #49648	; 0xc1f0
   8858e:	f2c4 020a 	movt	r2, #16394	; 0x400a
   88592:	f44f 2000 	mov.w	r0, #524288	; 0x80000
   88596:	5098      	str	r0, [r3, r2]
				udd_reset_data_toggle(ep);
   88598:	f44f 2180 	mov.w	r1, #262144	; 0x40000
   8859c:	5099      	str	r1, [r3, r2]
   8859e:	bd70      	pop	{r4, r5, r6, pc}
		goto udd_interrupt_end; // Interrupt acked by bulk/interrupt/isochronous endpoint managed
	}
#endif

	// USB bus reset detection
	if (Is_udd_reset()) {
   885a0:	f44f 4340 	mov.w	r3, #49152	; 0xc000
   885a4:	f2c4 030a 	movt	r3, #16394	; 0x400a
   885a8:	685a      	ldr	r2, [r3, #4]
   885aa:	f012 0f08 	tst.w	r2, #8
   885ae:	d07a      	beq.n	886a6 <UOTGHS_Handler+0x826>
		udd_ack_reset();
   885b0:	f44f 4440 	mov.w	r4, #49152	; 0xc000
   885b4:	f2c4 040a 	movt	r4, #16394	; 0x400a
   885b8:	f04f 0508 	mov.w	r5, #8
   885bc:	60a5      	str	r5, [r4, #8]
{
	uint8_t i;

	// For each endpoint, kill job
	for (i = 0; i < USB_DEVICE_MAX_EP; i++) {
		udd_ep_finish_job(&udd_ep_job[i], true, i + 1);
   885be:	f241 5698 	movw	r6, #5528	; 0x1598
   885c2:	f2c2 0607 	movt	r6, #8199	; 0x2007
   885c6:	4630      	mov	r0, r6
   885c8:	f04f 0101 	mov.w	r1, #1
   885cc:	460a      	mov	r2, r1
   885ce:	f647 159d 	movw	r5, #31133	; 0x799d
   885d2:	f2c0 0508 	movt	r5, #8
   885d6:	47a8      	blx	r5
   885d8:	f106 0018 	add.w	r0, r6, #24
   885dc:	f04f 0101 	mov.w	r1, #1
   885e0:	f04f 0202 	mov.w	r2, #2
   885e4:	47a8      	blx	r5
   885e6:	f106 0030 	add.w	r0, r6, #48	; 0x30
   885ea:	f04f 0101 	mov.w	r1, #1
   885ee:	f04f 0203 	mov.w	r2, #3
   885f2:	47a8      	blx	r5
   885f4:	f106 0048 	add.w	r0, r6, #72	; 0x48
   885f8:	f04f 0101 	mov.w	r1, #1
   885fc:	f04f 0204 	mov.w	r2, #4
   88600:	47a8      	blx	r5
   88602:	f106 0060 	add.w	r0, r6, #96	; 0x60
   88606:	f04f 0101 	mov.w	r1, #1
   8860a:	f04f 0205 	mov.w	r2, #5
   8860e:	47a8      	blx	r5
		// Abort all jobs on-going
#if (USB_DEVICE_MAX_EP != 0)
		udd_ep_job_table_kill();
#endif
		// Reset USB Device Stack Core
		udc_reset();
   88610:	f646 0305 	movw	r3, #26629	; 0x6805
   88614:	f2c0 0308 	movt	r3, #8
   88618:	4798      	blx	r3
static void udd_reset_ep_ctrl(void)
{
	irqflags_t flags;

	// Reset USB address to 0
	udd_configure_address(0);
   8861a:	6822      	ldr	r2, [r4, #0]
   8861c:	f022 017f 	bic.w	r1, r2, #127	; 0x7f
   88620:	6021      	str	r1, [r4, #0]
	udd_enable_address();
   88622:	6820      	ldr	r0, [r4, #0]
   88624:	f040 0380 	orr.w	r3, r0, #128	; 0x80
   88628:	6023      	str	r3, [r4, #0]

	// Alloc and configure control endpoint
	udd_configure_endpoint(0,
   8862a:	f44f 4141 	mov.w	r1, #49408	; 0xc100
   8862e:	f2c4 010a 	movt	r1, #16394	; 0x400a
   88632:	680a      	ldr	r2, [r1, #0]
   88634:	f422 50cb 	bic.w	r0, r2, #6496	; 0x1960
   88638:	f020 031c 	bic.w	r3, r0, #28
   8863c:	f043 0230 	orr.w	r2, r3, #48	; 0x30
   88640:	600a      	str	r2, [r1, #0]
		USB_EP_TYPE_CONTROL,
		0,
		USB_DEVICE_EP_CTRL_SIZE,
		UOTGHS_DEVEPTCFG_EPBK_1_BANK);

	udd_allocate_memory(0);
   88642:	6808      	ldr	r0, [r1, #0]
   88644:	f040 0302 	orr.w	r3, r0, #2
   88648:	600b      	str	r3, [r1, #0]
	udd_enable_endpoint(0);
   8864a:	69e1      	ldr	r1, [r4, #28]
   8864c:	f041 0201 	orr.w	r2, r1, #1
   88650:	61e2      	str	r2, [r4, #28]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
   88652:	f3ef 8010 	mrs	r0, PRIMASK
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
   88656:	b672      	cpsid	i
   88658:	f3bf 8f5f 	dmb	sy
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = cpu_irq_is_enabled();
	cpu_irq_disable();
   8865c:	f240 2398 	movw	r3, #664	; 0x298
   88660:	f2c2 0307 	movt	r3, #8199	; 0x2007
   88664:	f04f 0100 	mov.w	r1, #0
   88668:	7019      	strb	r1, [r3, #0]
	flags = cpu_irq_save();
	udd_enable_setup_received_interrupt(0);
   8866a:	f24c 12f0 	movw	r2, #49648	; 0xc1f0
   8866e:	f2c4 020a 	movt	r2, #16394	; 0x400a
   88672:	f04f 0304 	mov.w	r3, #4
   88676:	6013      	str	r3, [r2, #0]
	udd_enable_out_received_interrupt(0);
   88678:	f04f 0102 	mov.w	r1, #2
   8867c:	6011      	str	r1, [r2, #0]
	udd_enable_endpoint_interrupt(0);
   8867e:	f44f 5280 	mov.w	r2, #4096	; 0x1000
   88682:	61a2      	str	r2, [r4, #24]
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
   88684:	b948      	cbnz	r0, 8869a <UOTGHS_Handler+0x81a>
		cpu_irq_enable();
   88686:	f240 2098 	movw	r0, #664	; 0x298
   8868a:	f2c2 0007 	movt	r0, #8199	; 0x2007
   8868e:	f04f 0301 	mov.w	r3, #1
   88692:	7003      	strb	r3, [r0, #0]
   88694:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
   88698:	b662      	cpsie	i
		// Reset USB Device Stack Core
		udc_reset();
		// Reset endpoint control
		udd_reset_ep_ctrl();
		// Reset endpoint control management
		udd_ctrl_init();
   8869a:	f247 6155 	movw	r1, #30293	; 0x7655
   8869e:	f2c0 0108 	movt	r1, #8
   886a2:	4788      	blx	r1
		goto udd_interrupt_end;
   886a4:	bd70      	pop	{r4, r5, r6, pc}
	}

	if (Is_udd_suspend_interrupt_enabled() && Is_udd_suspend()) {
   886a6:	f44f 4040 	mov.w	r0, #49152	; 0xc000
   886aa:	f2c4 000a 	movt	r0, #16394	; 0x400a
   886ae:	6901      	ldr	r1, [r0, #16]
   886b0:	f011 0f01 	tst.w	r1, #1
   886b4:	d02a      	beq.n	8870c <UOTGHS_Handler+0x88c>
   886b6:	f44f 4340 	mov.w	r3, #49152	; 0xc000
   886ba:	f2c4 030a 	movt	r3, #16394	; 0x400a
   886be:	685a      	ldr	r2, [r3, #4]
   886c0:	f012 0f01 	tst.w	r2, #1
   886c4:	d022      	beq.n	8870c <UOTGHS_Handler+0x88c>
		otg_unfreeze_clock();
   886c6:	f44f 4140 	mov.w	r1, #49152	; 0xc000
   886ca:	f2c4 010a 	movt	r1, #16394	; 0x400a
   886ce:	f8d1 0800 	ldr.w	r0, [r1, #2048]	; 0x800
   886d2:	f420 4380 	bic.w	r3, r0, #16384	; 0x4000
   886d6:	f8c1 3800 	str.w	r3, [r1, #2048]	; 0x800
		// The suspend interrupt is automatic acked when a wakeup occur
		udd_disable_suspend_interrupt();
   886da:	f04f 0201 	mov.w	r2, #1
   886de:	614a      	str	r2, [r1, #20]
		udd_enable_wake_up_interrupt();
   886e0:	f04f 0010 	mov.w	r0, #16
   886e4:	6188      	str	r0, [r1, #24]
		otg_freeze_clock(); // Mandatory to exit of sleep mode after a wakeup event
   886e6:	f8d1 3800 	ldr.w	r3, [r1, #2048]	; 0x800
   886ea:	f443 4280 	orr.w	r2, r3, #16384	; 0x4000
   886ee:	f8c1 2800 	str.w	r2, [r1, #2048]	; 0x800
		udd_sleep_mode(false);  // Enter in SUSPEND mode
   886f2:	f04f 0000 	mov.w	r0, #0
   886f6:	f247 51a9 	movw	r1, #30121	; 0x75a9
   886fa:	f2c0 0108 	movt	r1, #8
   886fe:	4788      	blx	r1
#ifdef UDC_SUSPEND_EVENT
		UDC_SUSPEND_EVENT();
   88700:	f644 10a1 	movw	r0, #18849	; 0x49a1
   88704:	f2c0 0008 	movt	r0, #8
   88708:	4780      	blx	r0
#endif
		goto udd_interrupt_end;
   8870a:	bd70      	pop	{r4, r5, r6, pc}
	}

	if (Is_udd_wake_up_interrupt_enabled() && Is_udd_wake_up()) {
   8870c:	f44f 4040 	mov.w	r0, #49152	; 0xc000
   88710:	f2c4 000a 	movt	r0, #16394	; 0x400a
   88714:	6901      	ldr	r1, [r0, #16]
   88716:	f011 0f10 	tst.w	r1, #16
   8871a:	d034      	beq.n	88786 <UOTGHS_Handler+0x906>
   8871c:	f44f 4340 	mov.w	r3, #49152	; 0xc000
   88720:	f2c4 030a 	movt	r3, #16394	; 0x400a
   88724:	685a      	ldr	r2, [r3, #4]
   88726:	f012 0f10 	tst.w	r2, #16
   8872a:	d02c      	beq.n	88786 <UOTGHS_Handler+0x906>
		// Ack wakeup interrupt and enable suspend interrupt
		otg_unfreeze_clock();
   8872c:	f44f 4140 	mov.w	r1, #49152	; 0xc000
   88730:	f2c4 010a 	movt	r1, #16394	; 0x400a
   88734:	f8d1 2800 	ldr.w	r2, [r1, #2048]	; 0x800
   88738:	f422 4080 	bic.w	r0, r2, #16384	; 0x4000
   8873c:	f8c1 0800 	str.w	r0, [r1, #2048]	; 0x800
		// Check USB clock ready after suspend and eventually sleep USB clock
		while (!Is_otg_clock_usable()) {
   88740:	f44f 4340 	mov.w	r3, #49152	; 0xc000
   88744:	f2c4 030a 	movt	r3, #16394	; 0x400a
   88748:	e003      	b.n	88752 <UOTGHS_Handler+0x8d2>
			if (Is_udd_suspend()) {
   8874a:	685a      	ldr	r2, [r3, #4]
   8874c:	f012 0f01 	tst.w	r2, #1
   88750:	d104      	bne.n	8875c <UOTGHS_Handler+0x8dc>

	if (Is_udd_wake_up_interrupt_enabled() && Is_udd_wake_up()) {
		// Ack wakeup interrupt and enable suspend interrupt
		otg_unfreeze_clock();
		// Check USB clock ready after suspend and eventually sleep USB clock
		while (!Is_otg_clock_usable()) {
   88752:	f8d3 1804 	ldr.w	r1, [r3, #2052]	; 0x804
   88756:	f411 4f80 	tst.w	r1, #16384	; 0x4000
   8875a:	d0f6      	beq.n	8874a <UOTGHS_Handler+0x8ca>
			if (Is_udd_suspend()) {
				break; // In case of USB state change in HS
			}
		};
		// The wakeup interrupt is automatic acked when a suspend occur
		udd_disable_wake_up_interrupt();
   8875c:	f44f 4140 	mov.w	r1, #49152	; 0xc000
   88760:	f2c4 010a 	movt	r1, #16394	; 0x400a
   88764:	f04f 0010 	mov.w	r0, #16
   88768:	6148      	str	r0, [r1, #20]
		udd_enable_suspend_interrupt();
   8876a:	f04f 0001 	mov.w	r0, #1
   8876e:	6188      	str	r0, [r1, #24]
		udd_sleep_mode(true); // Enter in IDLE mode
   88770:	f247 53a9 	movw	r3, #30121	; 0x75a9
   88774:	f2c0 0308 	movt	r3, #8
   88778:	4798      	blx	r3
#ifdef UDC_RESUME_EVENT
		UDC_RESUME_EVENT();
   8877a:	f644 12a5 	movw	r2, #18853	; 0x49a5
   8877e:	f2c0 0208 	movt	r2, #8
   88782:	4790      	blx	r2
#endif
		goto udd_interrupt_end;
   88784:	bd70      	pop	{r4, r5, r6, pc}
	}

	if (Is_otg_vbus_transition()) {
   88786:	f44f 4040 	mov.w	r0, #49152	; 0xc000
   8878a:	f2c4 000a 	movt	r0, #16394	; 0x400a
   8878e:	f8d0 1804 	ldr.w	r1, [r0, #2052]	; 0x804
   88792:	f011 0f02 	tst.w	r1, #2
   88796:	f000 811c 	beq.w	889d2 <UOTGHS_Handler+0xb52>
		dbg_print("VBus ");
		// Ack Vbus transition and send status to high level
		otg_unfreeze_clock();
   8879a:	f44f 4340 	mov.w	r3, #49152	; 0xc000
   8879e:	f2c4 030a 	movt	r3, #16394	; 0x400a
   887a2:	f8d3 2800 	ldr.w	r2, [r3, #2048]	; 0x800
   887a6:	f422 4080 	bic.w	r0, r2, #16384	; 0x4000
   887aa:	f8c3 0800 	str.w	r0, [r3, #2048]	; 0x800
		otg_ack_vbus_transition();
   887ae:	f04f 0102 	mov.w	r1, #2
   887b2:	f8c3 1808 	str.w	r1, [r3, #2056]	; 0x808
		otg_freeze_clock();
   887b6:	f8d3 2800 	ldr.w	r2, [r3, #2048]	; 0x800
   887ba:	f442 4080 	orr.w	r0, r2, #16384	; 0x4000
   887be:	f8c3 0800 	str.w	r0, [r3, #2048]	; 0x800
#ifndef USB_DEVICE_ATTACH_AUTO_DISABLE
		if (Is_otg_vbus_high()) {
   887c2:	f8d3 3804 	ldr.w	r3, [r3, #2052]	; 0x804
   887c6:	f413 6f00 	tst.w	r3, #2048	; 0x800
			udd_attach();
   887ca:	bf19      	ittee	ne
   887cc:	f647 539d 	movwne	r3, #32157	; 0x7d9d
   887d0:	f2c0 0308 	movtne	r3, #8
		} else {
			udd_detach();
   887d4:	f647 6345 	movweq	r3, #32325	; 0x7e45
   887d8:	f2c0 0308 	movteq	r3, #8
   887dc:	4798      	blx	r3
   887de:	bd70      	pop	{r4, r5, r6, pc}
		// Get job corresponding at endpoint
		ptr_job = &udd_ep_job[ep - 1];

#ifdef UDD_EP_DMA_SUPPORTED
		// Check DMA event
		if (Is_udd_endpoint_dma_interrupt_enabled(ep)
   887e0:	f44f 4040 	mov.w	r0, #49152	; 0xc000
   887e4:	f2c4 000a 	movt	r0, #16394	; 0x400a
   887e8:	6901      	ldr	r1, [r0, #16]
   887ea:	f011 7f00 	tst.w	r1, #33554432	; 0x2000000
   887ee:	d008      	beq.n	88802 <UOTGHS_Handler+0x982>
				&& Is_udd_endpoint_dma_interrupt(ep)) {
   887f0:	f44f 4340 	mov.w	r3, #49152	; 0xc000
   887f4:	f2c4 030a 	movt	r3, #16394	; 0x400a
   887f8:	685a      	ldr	r2, [r3, #4]
   887fa:	f012 7f00 	tst.w	r2, #33554432	; 0x2000000
   887fe:	f47f ade6 	bne.w	883ce <UOTGHS_Handler+0x54e>
				return true;
			}
		}
#endif // UDD_EP_FIFO_SUPPORTED
		// Check empty bank interrupt event
		if (Is_udd_endpoint_interrupt_enabled(ep)) {
   88802:	f44f 4040 	mov.w	r0, #49152	; 0xc000
   88806:	f2c4 000a 	movt	r0, #16394	; 0x400a
   8880a:	6901      	ldr	r1, [r0, #16]
   8880c:	f411 5f00 	tst.w	r1, #8192	; 0x2000
   88810:	d024      	beq.n	8885c <UOTGHS_Handler+0x9dc>
			dbg_print("bg%x: ", ep);
			if (Is_udd_in_send_interrupt_enabled(ep)
   88812:	f24c 13c4 	movw	r3, #49604	; 0xc1c4
   88816:	f2c4 030a 	movt	r3, #16394	; 0x400a
   8881a:	681a      	ldr	r2, [r3, #0]
   8881c:	f012 0f01 	tst.w	r2, #1
   88820:	d110      	bne.n	88844 <UOTGHS_Handler+0x9c4>
				udd_ack_in_send(ep);
				udd_ack_fifocon(ep);
				udd_ep_finish_job(ptr_job, false, ep);
				return true;
			}
			if (Is_udd_bank_interrupt_enabled(ep)
   88822:	f24c 13c4 	movw	r3, #49604	; 0xc1c4
   88826:	f2c4 030a 	movt	r3, #16394	; 0x400a
   8882a:	681a      	ldr	r2, [r3, #0]
   8882c:	f412 5f80 	tst.w	r2, #4096	; 0x1000
   88830:	d014      	beq.n	8885c <UOTGHS_Handler+0x9dc>
					&& (0 == udd_nb_busy_bank(ep))) {
   88832:	f24c 1034 	movw	r0, #49460	; 0xc134
   88836:	f2c4 000a 	movt	r0, #16394	; 0x400a
   8883a:	6801      	ldr	r1, [r0, #0]
   8883c:	f411 5f40 	tst.w	r1, #12288	; 0x3000
   88840:	d10c      	bne.n	8885c <UOTGHS_Handler+0x9dc>
   88842:	e65e      	b.n	88502 <UOTGHS_Handler+0x682>
#endif // UDD_EP_FIFO_SUPPORTED
		// Check empty bank interrupt event
		if (Is_udd_endpoint_interrupt_enabled(ep)) {
			dbg_print("bg%x: ", ep);
			if (Is_udd_in_send_interrupt_enabled(ep)
					&& Is_udd_in_send(ep)) {
   88844:	f24c 1034 	movw	r0, #49460	; 0xc134
   88848:	f2c4 000a 	movt	r0, #16394	; 0x400a
   8884c:	6801      	ldr	r1, [r0, #0]
   8884e:	f011 0f01 	tst.w	r1, #1
   88852:	d0e6      	beq.n	88822 <UOTGHS_Handler+0x9a2>
   88854:	e611      	b.n	8847a <UOTGHS_Handler+0x5fa>
   88856:	bf00      	nop
   88858:	200715e0 	.word	0x200715e0
		// Get job corresponding at endpoint
		ptr_job = &udd_ep_job[ep - 1];

#ifdef UDD_EP_DMA_SUPPORTED
		// Check DMA event
		if (Is_udd_endpoint_dma_interrupt_enabled(ep)
   8885c:	f44f 4340 	mov.w	r3, #49152	; 0xc000
   88860:	f2c4 030a 	movt	r3, #16394	; 0x400a
   88864:	691a      	ldr	r2, [r3, #16]
   88866:	f012 6f80 	tst.w	r2, #67108864	; 0x4000000
   8886a:	d008      	beq.n	8887e <UOTGHS_Handler+0x9fe>
				&& Is_udd_endpoint_dma_interrupt(ep)) {
   8886c:	f44f 4040 	mov.w	r0, #49152	; 0xc000
   88870:	f2c4 000a 	movt	r0, #16394	; 0x400a
   88874:	6841      	ldr	r1, [r0, #4]
   88876:	f011 6f80 	tst.w	r1, #67108864	; 0x4000000
   8887a:	f47f adb1 	bne.w	883e0 <UOTGHS_Handler+0x560>
				return true;
			}
		}
#endif // UDD_EP_FIFO_SUPPORTED
		// Check empty bank interrupt event
		if (Is_udd_endpoint_interrupt_enabled(ep)) {
   8887e:	f44f 4340 	mov.w	r3, #49152	; 0xc000
   88882:	f2c4 030a 	movt	r3, #16394	; 0x400a
   88886:	691a      	ldr	r2, [r3, #16]
   88888:	f412 4f80 	tst.w	r2, #16384	; 0x4000
   8888c:	d021      	beq.n	888d2 <UOTGHS_Handler+0xa52>
			dbg_print("bg%x: ", ep);
			if (Is_udd_in_send_interrupt_enabled(ep)
   8888e:	f24c 10c8 	movw	r0, #49608	; 0xc1c8
   88892:	f2c4 000a 	movt	r0, #16394	; 0x400a
   88896:	6801      	ldr	r1, [r0, #0]
   88898:	f011 0f01 	tst.w	r1, #1
   8889c:	d110      	bne.n	888c0 <UOTGHS_Handler+0xa40>
				udd_ack_in_send(ep);
				udd_ack_fifocon(ep);
				udd_ep_finish_job(ptr_job, false, ep);
				return true;
			}
			if (Is_udd_bank_interrupt_enabled(ep)
   8889e:	f24c 10c8 	movw	r0, #49608	; 0xc1c8
   888a2:	f2c4 000a 	movt	r0, #16394	; 0x400a
   888a6:	6801      	ldr	r1, [r0, #0]
   888a8:	f411 5f80 	tst.w	r1, #4096	; 0x1000
   888ac:	d011      	beq.n	888d2 <UOTGHS_Handler+0xa52>
					&& (0 == udd_nb_busy_bank(ep))) {
   888ae:	f24c 1338 	movw	r3, #49464	; 0xc138
   888b2:	f2c4 030a 	movt	r3, #16394	; 0x400a
   888b6:	681a      	ldr	r2, [r3, #0]
   888b8:	f412 5f40 	tst.w	r2, #12288	; 0x3000
   888bc:	d109      	bne.n	888d2 <UOTGHS_Handler+0xa52>
   888be:	e626      	b.n	8850e <UOTGHS_Handler+0x68e>
#endif // UDD_EP_FIFO_SUPPORTED
		// Check empty bank interrupt event
		if (Is_udd_endpoint_interrupt_enabled(ep)) {
			dbg_print("bg%x: ", ep);
			if (Is_udd_in_send_interrupt_enabled(ep)
					&& Is_udd_in_send(ep)) {
   888c0:	f24c 1338 	movw	r3, #49464	; 0xc138
   888c4:	f2c4 030a 	movt	r3, #16394	; 0x400a
   888c8:	681a      	ldr	r2, [r3, #0]
   888ca:	f012 0f01 	tst.w	r2, #1
   888ce:	d0e6      	beq.n	8889e <UOTGHS_Handler+0xa1e>
   888d0:	e5d9      	b.n	88486 <UOTGHS_Handler+0x606>
		// Get job corresponding at endpoint
		ptr_job = &udd_ep_job[ep - 1];

#ifdef UDD_EP_DMA_SUPPORTED
		// Check DMA event
		if (Is_udd_endpoint_dma_interrupt_enabled(ep)
   888d2:	f44f 4040 	mov.w	r0, #49152	; 0xc000
   888d6:	f2c4 000a 	movt	r0, #16394	; 0x400a
   888da:	6901      	ldr	r1, [r0, #16]
   888dc:	f011 6f00 	tst.w	r1, #134217728	; 0x8000000
   888e0:	d008      	beq.n	888f4 <UOTGHS_Handler+0xa74>
				&& Is_udd_endpoint_dma_interrupt(ep)) {
   888e2:	f44f 4340 	mov.w	r3, #49152	; 0xc000
   888e6:	f2c4 030a 	movt	r3, #16394	; 0x400a
   888ea:	685a      	ldr	r2, [r3, #4]
   888ec:	f012 6f00 	tst.w	r2, #134217728	; 0x8000000
   888f0:	f47f ad7c 	bne.w	883ec <UOTGHS_Handler+0x56c>
				return true;
			}
		}
#endif // UDD_EP_FIFO_SUPPORTED
		// Check empty bank interrupt event
		if (Is_udd_endpoint_interrupt_enabled(ep)) {
   888f4:	f44f 4040 	mov.w	r0, #49152	; 0xc000
   888f8:	f2c4 000a 	movt	r0, #16394	; 0x400a
   888fc:	6901      	ldr	r1, [r0, #16]
   888fe:	f411 4f00 	tst.w	r1, #32768	; 0x8000
   88902:	d021      	beq.n	88948 <UOTGHS_Handler+0xac8>
			dbg_print("bg%x: ", ep);
			if (Is_udd_in_send_interrupt_enabled(ep)
   88904:	f24c 13cc 	movw	r3, #49612	; 0xc1cc
   88908:	f2c4 030a 	movt	r3, #16394	; 0x400a
   8890c:	681a      	ldr	r2, [r3, #0]
   8890e:	f012 0f01 	tst.w	r2, #1
   88912:	d110      	bne.n	88936 <UOTGHS_Handler+0xab6>
				udd_ack_in_send(ep);
				udd_ack_fifocon(ep);
				udd_ep_finish_job(ptr_job, false, ep);
				return true;
			}
			if (Is_udd_bank_interrupt_enabled(ep)
   88914:	f24c 13cc 	movw	r3, #49612	; 0xc1cc
   88918:	f2c4 030a 	movt	r3, #16394	; 0x400a
   8891c:	681a      	ldr	r2, [r3, #0]
   8891e:	f412 5f80 	tst.w	r2, #4096	; 0x1000
   88922:	d011      	beq.n	88948 <UOTGHS_Handler+0xac8>
					&& (0 == udd_nb_busy_bank(ep))) {
   88924:	f24c 103c 	movw	r0, #49468	; 0xc13c
   88928:	f2c4 000a 	movt	r0, #16394	; 0x400a
   8892c:	6801      	ldr	r1, [r0, #0]
   8892e:	f411 5f40 	tst.w	r1, #12288	; 0x3000
   88932:	d109      	bne.n	88948 <UOTGHS_Handler+0xac8>
   88934:	e5f1      	b.n	8851a <UOTGHS_Handler+0x69a>
#endif // UDD_EP_FIFO_SUPPORTED
		// Check empty bank interrupt event
		if (Is_udd_endpoint_interrupt_enabled(ep)) {
			dbg_print("bg%x: ", ep);
			if (Is_udd_in_send_interrupt_enabled(ep)
					&& Is_udd_in_send(ep)) {
   88936:	f24c 103c 	movw	r0, #49468	; 0xc13c
   8893a:	f2c4 000a 	movt	r0, #16394	; 0x400a
   8893e:	6801      	ldr	r1, [r0, #0]
   88940:	f011 0f01 	tst.w	r1, #1
   88944:	d0e6      	beq.n	88914 <UOTGHS_Handler+0xa94>
   88946:	e5a4      	b.n	88492 <UOTGHS_Handler+0x612>
		// Get job corresponding at endpoint
		ptr_job = &udd_ep_job[ep - 1];

#ifdef UDD_EP_DMA_SUPPORTED
		// Check DMA event
		if (Is_udd_endpoint_dma_interrupt_enabled(ep)
   88948:	f44f 4340 	mov.w	r3, #49152	; 0xc000
   8894c:	f2c4 030a 	movt	r3, #16394	; 0x400a
   88950:	691a      	ldr	r2, [r3, #16]
   88952:	f012 5f80 	tst.w	r2, #268435456	; 0x10000000
   88956:	d008      	beq.n	8896a <UOTGHS_Handler+0xaea>
				&& Is_udd_endpoint_dma_interrupt(ep)) {
   88958:	f44f 4040 	mov.w	r0, #49152	; 0xc000
   8895c:	f2c4 000a 	movt	r0, #16394	; 0x400a
   88960:	6841      	ldr	r1, [r0, #4]
   88962:	f011 5f80 	tst.w	r1, #268435456	; 0x10000000
   88966:	f47f ad47 	bne.w	883f8 <UOTGHS_Handler+0x578>
				return true;
			}
		}
#endif // UDD_EP_FIFO_SUPPORTED
		// Check empty bank interrupt event
		if (Is_udd_endpoint_interrupt_enabled(ep)) {
   8896a:	f44f 4340 	mov.w	r3, #49152	; 0xc000
   8896e:	f2c4 030a 	movt	r3, #16394	; 0x400a
   88972:	691a      	ldr	r2, [r3, #16]
   88974:	f412 3f80 	tst.w	r2, #65536	; 0x10000
   88978:	d021      	beq.n	889be <UOTGHS_Handler+0xb3e>
			dbg_print("bg%x: ", ep);
			if (Is_udd_in_send_interrupt_enabled(ep)
   8897a:	f24c 10d0 	movw	r0, #49616	; 0xc1d0
   8897e:	f2c4 000a 	movt	r0, #16394	; 0x400a
   88982:	6801      	ldr	r1, [r0, #0]
   88984:	f011 0f01 	tst.w	r1, #1
   88988:	d110      	bne.n	889ac <UOTGHS_Handler+0xb2c>
				udd_ack_in_send(ep);
				udd_ack_fifocon(ep);
				udd_ep_finish_job(ptr_job, false, ep);
				return true;
			}
			if (Is_udd_bank_interrupt_enabled(ep)
   8898a:	f24c 10d0 	movw	r0, #49616	; 0xc1d0
   8898e:	f2c4 000a 	movt	r0, #16394	; 0x400a
   88992:	6801      	ldr	r1, [r0, #0]
   88994:	f411 5f80 	tst.w	r1, #4096	; 0x1000
   88998:	d011      	beq.n	889be <UOTGHS_Handler+0xb3e>
					&& (0 == udd_nb_busy_bank(ep))) {
   8899a:	f24c 1340 	movw	r3, #49472	; 0xc140
   8899e:	f2c4 030a 	movt	r3, #16394	; 0x400a
   889a2:	681a      	ldr	r2, [r3, #0]
   889a4:	f412 5f40 	tst.w	r2, #12288	; 0x3000
   889a8:	d109      	bne.n	889be <UOTGHS_Handler+0xb3e>
   889aa:	e5d1      	b.n	88550 <UOTGHS_Handler+0x6d0>
#endif // UDD_EP_FIFO_SUPPORTED
		// Check empty bank interrupt event
		if (Is_udd_endpoint_interrupt_enabled(ep)) {
			dbg_print("bg%x: ", ep);
			if (Is_udd_in_send_interrupt_enabled(ep)
					&& Is_udd_in_send(ep)) {
   889ac:	f24c 1340 	movw	r3, #49472	; 0xc140
   889b0:	f2c4 030a 	movt	r3, #16394	; 0x400a
   889b4:	681a      	ldr	r2, [r3, #0]
   889b6:	f012 0f01 	tst.w	r2, #1
   889ba:	d0e6      	beq.n	8898a <UOTGHS_Handler+0xb0a>
   889bc:	e56f      	b.n	8849e <UOTGHS_Handler+0x61e>
		// Get job corresponding at endpoint
		ptr_job = &udd_ep_job[ep - 1];

#ifdef UDD_EP_DMA_SUPPORTED
		// Check DMA event
		if (Is_udd_endpoint_dma_interrupt_enabled(ep)
   889be:	f44f 4040 	mov.w	r0, #49152	; 0xc000
   889c2:	f2c4 000a 	movt	r0, #16394	; 0x400a
   889c6:	6901      	ldr	r1, [r0, #16]
   889c8:	f011 5f00 	tst.w	r1, #536870912	; 0x20000000
   889cc:	f47f acf1 	bne.w	883b2 <UOTGHS_Handler+0x532>
   889d0:	e534      	b.n	8843c <UOTGHS_Handler+0x5bc>
   889d2:	bd70      	pop	{r4, r5, r6, pc}
   889d4:	b249      	sxtb	r1, r1
   889d6:	2900      	cmp	r1, #0
   889d8:	f43f ac01 	beq.w	881de <UOTGHS_Handler+0x35e>
		nb_data = udd_g_ctrlreq.payload_size - udd_ctrl_payload_buf_cnt;
	}
	uint8_t *ptr_src = (uint8_t *) & udd_get_endpoint_fifo_access(0, 8);
	uint8_t *ptr_dest = udd_g_ctrlreq.payload + udd_ctrl_payload_buf_cnt;
	for (i = 0; i < nb_data; i++) {
		*ptr_dest++ = *ptr_src++;
   889dc:	f813 0b01 	ldrb.w	r0, [r3], #1
   889e0:	f802 0b01 	strb.w	r0, [r2], #1
		// Payload buffer too small
		nb_data = udd_g_ctrlreq.payload_size - udd_ctrl_payload_buf_cnt;
	}
	uint8_t *ptr_src = (uint8_t *) & udd_get_endpoint_fifo_access(0, 8);
	uint8_t *ptr_dest = udd_g_ctrlreq.payload + udd_ctrl_payload_buf_cnt;
	for (i = 0; i < nb_data; i++) {
   889e4:	b2d9      	uxtb	r1, r3
   889e6:	42a1      	cmp	r1, r4
   889e8:	f4ff abf9 	bcc.w	881de <UOTGHS_Handler+0x35e>
   889ec:	e406      	b.n	881fc <UOTGHS_Handler+0x37c>
   889ee:	bf00      	nop

000889f0 <udd_is_high_speed>:


bool udd_is_high_speed(void)
{
#ifdef USB_DEVICE_HS_SUPPORT
	return !Is_udd_full_speed_mode();
   889f0:	f44f 4340 	mov.w	r3, #49152	; 0xc000
   889f4:	f2c4 030a 	movt	r3, #16394	; 0x400a
   889f8:	f8d3 0804 	ldr.w	r0, [r3, #2052]	; 0x804
#else
	return false;
#endif
}
   889fc:	f410 5040 	ands.w	r0, r0, #12288	; 0x3000
   88a00:	bf18      	it	ne
   88a02:	2001      	movne	r0, #1
   88a04:	4770      	bx	lr
   88a06:	bf00      	nop

00088a08 <udd_set_address>:


void udd_set_address(uint8_t address)
{
	udd_disable_address();
   88a08:	f44f 4340 	mov.w	r3, #49152	; 0xc000
   88a0c:	f2c4 030a 	movt	r3, #16394	; 0x400a
   88a10:	681a      	ldr	r2, [r3, #0]
   88a12:	f022 0180 	bic.w	r1, r2, #128	; 0x80
   88a16:	6019      	str	r1, [r3, #0]
	udd_configure_address(address);
   88a18:	681a      	ldr	r2, [r3, #0]
   88a1a:	f000 007f 	and.w	r0, r0, #127	; 0x7f
   88a1e:	f022 017f 	bic.w	r1, r2, #127	; 0x7f
   88a22:	ea40 0201 	orr.w	r2, r0, r1
   88a26:	601a      	str	r2, [r3, #0]
	udd_enable_address();
   88a28:	6818      	ldr	r0, [r3, #0]
   88a2a:	f040 0180 	orr.w	r1, r0, #128	; 0x80
   88a2e:	6019      	str	r1, [r3, #0]
   88a30:	4770      	bx	lr
   88a32:	bf00      	nop

00088a34 <udd_getaddress>:
}


uint8_t udd_getaddress(void)
{
	return udd_get_configured_address();
   88a34:	f44f 4340 	mov.w	r3, #49152	; 0xc000
   88a38:	f2c4 030a 	movt	r3, #16394	; 0x400a
   88a3c:	6818      	ldr	r0, [r3, #0]
}
   88a3e:	f000 007f 	and.w	r0, r0, #127	; 0x7f
   88a42:	4770      	bx	lr

00088a44 <udd_get_frame_number>:


uint16_t udd_get_frame_number(void)
{
	return udd_frame_number();
   88a44:	f44f 4340 	mov.w	r3, #49152	; 0xc000
   88a48:	f2c4 030a 	movt	r3, #16394	; 0x400a
   88a4c:	6a18      	ldr	r0, [r3, #32]
}
   88a4e:	f3c0 00ca 	ubfx	r0, r0, #3, #11
   88a52:	4770      	bx	lr

00088a54 <udd_get_micro_frame_number>:

uint16_t udd_get_micro_frame_number(void)
{
	return udd_micro_frame_number();
   88a54:	f44f 4340 	mov.w	r3, #49152	; 0xc000
   88a58:	f2c4 030a 	movt	r3, #16394	; 0x400a
   88a5c:	6a18      	ldr	r0, [r3, #32]
}
   88a5e:	ea4f 4180 	mov.w	r1, r0, lsl #18
   88a62:	ea4f 4091 	mov.w	r0, r1, lsr #18
   88a66:	4770      	bx	lr

00088a68 <udd_set_setup_payload>:
}


void udd_set_setup_payload(uint8_t *payload, uint16_t payload_size)
{
	udd_g_ctrlreq.payload = payload;
   88a68:	f641 431c 	movw	r3, #7196	; 0x1c1c
   88a6c:	f2c2 0307 	movt	r3, #8199	; 0x2007
   88a70:	6098      	str	r0, [r3, #8]
	udd_g_ctrlreq.payload_size = payload_size;
   88a72:	8199      	strh	r1, [r3, #12]
   88a74:	4770      	bx	lr
   88a76:	bf00      	nop

00088a78 <udd_ep_free>:
	return true;
}


void udd_ep_free(udd_ep_id_t ep)
{
   88a78:	b510      	push	{r4, lr}
	uint8_t ep_index = ep & USB_EP_ADDR_MASK;
   88a7a:	f000 040f 	and.w	r4, r0, #15
	if (USB_DEVICE_MAX_EP < ep_index) {
   88a7e:	2c05      	cmp	r4, #5
   88a80:	d82a      	bhi.n	88ad8 <udd_ep_free+0x60>
		return;
	}
	udd_disable_endpoint(ep_index);
   88a82:	f44f 4340 	mov.w	r3, #49152	; 0xc000
   88a86:	f2c4 030a 	movt	r3, #16394	; 0x400a
   88a8a:	69d9      	ldr	r1, [r3, #28]
   88a8c:	f04f 0201 	mov.w	r2, #1
   88a90:	fa02 f204 	lsl.w	r2, r2, r4
   88a94:	ea21 0102 	bic.w	r1, r1, r2
   88a98:	61d9      	str	r1, [r3, #28]
	udd_unallocate_memory(ep_index);
   88a9a:	f44f 4341 	mov.w	r3, #49408	; 0xc100
   88a9e:	f2c4 030a 	movt	r3, #16394	; 0x400a
   88aa2:	f853 2024 	ldr.w	r2, [r3, r4, lsl #2]
   88aa6:	f022 0102 	bic.w	r1, r2, #2
   88aaa:	f843 1024 	str.w	r1, [r3, r4, lsl #2]
	udd_ep_abort_job(ep);
   88aae:	f647 13d5 	movw	r3, #31189	; 0x79d5
   88ab2:	f2c0 0308 	movt	r3, #8
   88ab6:	4798      	blx	r3
	udd_ep_job[ep_index - 1].stall_requested = false;
   88ab8:	f104 34ff 	add.w	r4, r4, #4294967295
   88abc:	eb04 0044 	add.w	r0, r4, r4, lsl #1
   88ac0:	f241 5298 	movw	r2, #5528	; 0x1598
   88ac4:	f2c2 0207 	movt	r2, #8199	; 0x2007
   88ac8:	eb02 04c0 	add.w	r4, r2, r0, lsl #3
   88acc:	7d21      	ldrb	r1, [r4, #20]
   88ace:	f36f 0182 	bfc	r1, #2, #1
   88ad2:	7521      	strb	r1, [r4, #20]
   88ad4:	f104 0410 	add.w	r4, r4, #16
   88ad8:	bd10      	pop	{r4, pc}
   88ada:	bf00      	nop

00088adc <udd_ep_is_halted>:


bool udd_ep_is_halted(udd_ep_id_t ep)
{
	uint8_t ep_index = ep & USB_EP_ADDR_MASK;
	return Is_udd_endpoint_stall_requested(ep_index);
   88adc:	f000 000f 	and.w	r0, r0, #15
   88ae0:	f24c 13c0 	movw	r3, #49600	; 0xc1c0
   88ae4:	f2c4 030a 	movt	r3, #16394	; 0x400a
   88ae8:	f853 1020 	ldr.w	r1, [r3, r0, lsl #2]
}
   88aec:	f3c1 40c0 	ubfx	r0, r1, #19, #1
   88af0:	4770      	bx	lr
   88af2:	bf00      	nop

00088af4 <udd_ep_set_halt>:


bool udd_ep_set_halt(udd_ep_id_t ep)
{
   88af4:	b430      	push	{r4, r5}
	uint8_t ep_index = ep & USB_EP_ADDR_MASK;
   88af6:	f000 030f 	and.w	r3, r0, #15
	udd_ep_job_t *ptr_job = &udd_ep_job[ep_index - 1];
	irqflags_t flags;

	if (USB_DEVICE_MAX_EP < ep_index) {
   88afa:	2b05      	cmp	r3, #5
   88afc:	d87a      	bhi.n	88bf4 <udd_ep_set_halt+0x100>
		return false;
	}

	if (Is_udd_endpoint_stall_requested(ep_index) // Endpoint stalled
   88afe:	f24c 12c0 	movw	r2, #49600	; 0xc1c0
   88b02:	f2c4 020a 	movt	r2, #16394	; 0x400a
   88b06:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
   88b0a:	f411 2f00 	tst.w	r1, #524288	; 0x80000
   88b0e:	d174      	bne.n	88bfa <udd_ep_set_halt+0x106>


bool udd_ep_set_halt(udd_ep_id_t ep)
{
	uint8_t ep_index = ep & USB_EP_ADDR_MASK;
	udd_ep_job_t *ptr_job = &udd_ep_job[ep_index - 1];
   88b10:	f103 34ff 	add.w	r4, r3, #4294967295
   88b14:	eb04 0244 	add.w	r2, r4, r4, lsl #1
   88b18:	f241 5198 	movw	r1, #5528	; 0x1598
   88b1c:	f2c2 0107 	movt	r1, #8199	; 0x2007
   88b20:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
	if (USB_DEVICE_MAX_EP < ep_index) {
		return false;
	}

	if (Is_udd_endpoint_stall_requested(ep_index) // Endpoint stalled
			|| ptr_job->stall_requested) { // Endpoint stall is requested
   88b24:	7d11      	ldrb	r1, [r2, #20]
   88b26:	f001 0404 	and.w	r4, r1, #4
   88b2a:	b2e4      	uxtb	r4, r4
   88b2c:	2c00      	cmp	r4, #0
   88b2e:	d167      	bne.n	88c00 <udd_ep_set_halt+0x10c>
		return true; // Already STALL
	}

	if (ptr_job->busy == true) {
   88b30:	f011 0f01 	tst.w	r1, #1
   88b34:	d167      	bne.n	88c06 <udd_ep_set_halt+0x112>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
   88b36:	f3ef 8510 	mrs	r5, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = cpu_irq_is_enabled();
   88b3a:	f1d5 0501 	rsbs	r5, r5, #1
   88b3e:	bf38      	it	cc
   88b40:	2500      	movcc	r5, #0
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
   88b42:	b672      	cpsid	i
   88b44:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
   88b48:	f240 2198 	movw	r1, #664	; 0x298
   88b4c:	f2c2 0107 	movt	r1, #8199	; 0x2007
   88b50:	700c      	strb	r4, [r1, #0]
		return false; // Job on going, stall impossible
	}

	flags = cpu_irq_save();
	if ((ep & USB_EP_DIR_IN) && (0 != udd_nb_busy_bank(ep_index))) {
   88b52:	f010 0f80 	tst.w	r0, #128	; 0x80
   88b56:	d027      	beq.n	88ba8 <udd_ep_set_halt+0xb4>
   88b58:	f24c 1030 	movw	r0, #49456	; 0xc130
   88b5c:	f2c4 000a 	movt	r0, #16394	; 0x400a
   88b60:	f850 1023 	ldr.w	r1, [r0, r3, lsl #2]
   88b64:	f411 5f40 	tst.w	r1, #12288	; 0x3000
   88b68:	d01e      	beq.n	88ba8 <udd_ep_set_halt+0xb4>
		// Delay the stall after the end of IN transfer on USB line
		ptr_job->stall_requested = true;
   88b6a:	7d10      	ldrb	r0, [r2, #20]
   88b6c:	f040 0104 	orr.w	r1, r0, #4
   88b70:	7511      	strb	r1, [r2, #20]
#ifdef UDD_EP_FIFO_SUPPORTED
		udd_disable_in_send_interrupt(ep_index);
		udd_enable_endpoint_bank_autoswitch(ep_index);
#endif
		udd_enable_bank_interrupt(ep_index);
   88b72:	f24c 10f0 	movw	r0, #49648	; 0xc1f0
   88b76:	f2c4 000a 	movt	r0, #16394	; 0x400a
   88b7a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
   88b7e:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
		udd_enable_endpoint_interrupt(ep_index);
   88b82:	fa02 f303 	lsl.w	r3, r2, r3
   88b86:	f44f 4140 	mov.w	r1, #49152	; 0xc000
   88b8a:	f2c4 010a 	movt	r1, #16394	; 0x400a
   88b8e:	618b      	str	r3, [r1, #24]
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
   88b90:	b3e5      	cbz	r5, 88c0c <udd_ep_set_halt+0x118>
		cpu_irq_enable();
   88b92:	f04f 0001 	mov.w	r0, #1
   88b96:	f240 2298 	movw	r2, #664	; 0x298
   88b9a:	f2c2 0207 	movt	r2, #8199	; 0x2007
   88b9e:	7010      	strb	r0, [r2, #0]
   88ba0:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
   88ba4:	b662      	cpsie	i
   88ba6:	e036      	b.n	88c16 <udd_ep_set_halt+0x122>
		cpu_irq_restore(flags);
		return true;
	}
	// Stall endpoint immediately
	udd_disable_endpoint_bank_autoswitch(ep_index);
   88ba8:	f44f 4241 	mov.w	r2, #49408	; 0xc100
   88bac:	f2c4 020a 	movt	r2, #16394	; 0x400a
   88bb0:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
   88bb4:	f420 7100 	bic.w	r1, r0, #512	; 0x200
   88bb8:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	udd_ack_stall(ep_index);
   88bbc:	f24c 1260 	movw	r2, #49504	; 0xc160
   88bc0:	f2c4 020a 	movt	r2, #16394	; 0x400a
   88bc4:	f04f 0040 	mov.w	r0, #64	; 0x40
   88bc8:	f842 0023 	str.w	r0, [r2, r3, lsl #2]
	udd_enable_stall_handshake(ep_index);
   88bcc:	f24c 12f0 	movw	r2, #49648	; 0xc1f0
   88bd0:	f2c4 020a 	movt	r2, #16394	; 0x400a
   88bd4:	f44f 2100 	mov.w	r1, #524288	; 0x80000
   88bd8:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
   88bdc:	b1cd      	cbz	r5, 88c12 <udd_ep_set_halt+0x11e>
		cpu_irq_enable();
   88bde:	f04f 0001 	mov.w	r0, #1
   88be2:	f240 2398 	movw	r3, #664	; 0x298
   88be6:	f2c2 0307 	movt	r3, #8199	; 0x2007
   88bea:	7018      	strb	r0, [r3, #0]
   88bec:	f3bf 8f5f 	dmb	sy
   88bf0:	b662      	cpsie	i
   88bf2:	e010      	b.n	88c16 <udd_ep_set_halt+0x122>
	uint8_t ep_index = ep & USB_EP_ADDR_MASK;
	udd_ep_job_t *ptr_job = &udd_ep_job[ep_index - 1];
	irqflags_t flags;

	if (USB_DEVICE_MAX_EP < ep_index) {
		return false;
   88bf4:	f04f 0000 	mov.w	r0, #0
   88bf8:	e00d      	b.n	88c16 <udd_ep_set_halt+0x122>
	}

	if (Is_udd_endpoint_stall_requested(ep_index) // Endpoint stalled
			|| ptr_job->stall_requested) { // Endpoint stall is requested
		return true; // Already STALL
   88bfa:	f04f 0001 	mov.w	r0, #1
   88bfe:	e00a      	b.n	88c16 <udd_ep_set_halt+0x122>
   88c00:	f04f 0001 	mov.w	r0, #1
   88c04:	e007      	b.n	88c16 <udd_ep_set_halt+0x122>
	}

	if (ptr_job->busy == true) {
		return false; // Job on going, stall impossible
   88c06:	f04f 0000 	mov.w	r0, #0
   88c0a:	e004      	b.n	88c16 <udd_ep_set_halt+0x122>
		udd_enable_endpoint_bank_autoswitch(ep_index);
#endif
		udd_enable_bank_interrupt(ep_index);
		udd_enable_endpoint_interrupt(ep_index);
		cpu_irq_restore(flags);
		return true;
   88c0c:	f04f 0001 	mov.w	r0, #1
   88c10:	e001      	b.n	88c16 <udd_ep_set_halt+0x122>
	// Stall endpoint immediately
	udd_disable_endpoint_bank_autoswitch(ep_index);
	udd_ack_stall(ep_index);
	udd_enable_stall_handshake(ep_index);
	cpu_irq_restore(flags);
	return true;
   88c12:	f04f 0001 	mov.w	r0, #1
}
   88c16:	bc30      	pop	{r4, r5}
   88c18:	4770      	bx	lr
   88c1a:	bf00      	nop

00088c1c <udd_ep_clear_halt>:


bool udd_ep_clear_halt(udd_ep_id_t ep)
{
   88c1c:	b508      	push	{r3, lr}
	uint8_t ep_index = ep & USB_EP_ADDR_MASK;
   88c1e:	f000 000f 	and.w	r0, r0, #15
	udd_ep_job_t *ptr_job = &udd_ep_job[ep_index - 1];
	bool b_stall_cleared = false;

	if (USB_DEVICE_MAX_EP < ep_index)
   88c22:	2805      	cmp	r0, #5
   88c24:	d85f      	bhi.n	88ce6 <udd_ep_clear_halt+0xca>


bool udd_ep_clear_halt(udd_ep_id_t ep)
{
	uint8_t ep_index = ep & USB_EP_ADDR_MASK;
	udd_ep_job_t *ptr_job = &udd_ep_job[ep_index - 1];
   88c26:	f100 33ff 	add.w	r3, r0, #4294967295
   88c2a:	eb03 0143 	add.w	r1, r3, r3, lsl #1
   88c2e:	f241 5298 	movw	r2, #5528	; 0x1598
   88c32:	f2c2 0207 	movt	r2, #8199	; 0x2007
   88c36:	eb02 03c1 	add.w	r3, r2, r1, lsl #3
	bool b_stall_cleared = false;

	if (USB_DEVICE_MAX_EP < ep_index)
		return false;

	if (ptr_job->stall_requested) {
   88c3a:	7d19      	ldrb	r1, [r3, #20]
   88c3c:	f001 0204 	and.w	r2, r1, #4
   88c40:	b2d1      	uxtb	r1, r2
   88c42:	2900      	cmp	r1, #0
   88c44:	d055      	beq.n	88cf2 <udd_ep_clear_halt+0xd6>
		// Endpoint stall has been requested but not done
		// Remove stall request
		ptr_job->stall_requested = false;
   88c46:	7d1a      	ldrb	r2, [r3, #20]
   88c48:	f36f 0282 	bfc	r2, #2, #1
   88c4c:	751a      	strb	r2, [r3, #20]
		udd_disable_bank_interrupt(ep_index);
   88c4e:	f24c 2120 	movw	r1, #49696	; 0xc220
   88c52:	f2c4 010a 	movt	r1, #16394	; 0x400a
   88c56:	f44f 5280 	mov.w	r2, #4096	; 0x1000
   88c5a:	f841 2020 	str.w	r2, [r1, r0, lsl #2]
		udd_disable_endpoint_interrupt(ep_index);
   88c5e:	fa02 f100 	lsl.w	r1, r2, r0
   88c62:	f44f 4240 	mov.w	r2, #49152	; 0xc000
   88c66:	f2c4 020a 	movt	r2, #16394	; 0x400a
   88c6a:	6151      	str	r1, [r2, #20]
		b_stall_cleared = true;
	}
	if (Is_udd_endpoint_stall_requested(ep_index)) {
   88c6c:	ea4f 0280 	mov.w	r2, r0, lsl #2
   88c70:	f24c 11c0 	movw	r1, #49600	; 0xc1c0
   88c74:	f2c4 010a 	movt	r1, #16394	; 0x400a
   88c78:	f851 0020 	ldr.w	r0, [r1, r0, lsl #2]
   88c7c:	f410 2f00 	tst.w	r0, #524288	; 0x80000
   88c80:	d024      	beq.n	88ccc <udd_ep_clear_halt+0xb0>
		if (Is_udd_stall(ep_index)) {
   88c82:	f24c 1130 	movw	r1, #49456	; 0xc130
   88c86:	f2c4 010a 	movt	r1, #16394	; 0x400a
   88c8a:	5850      	ldr	r0, [r2, r1]
   88c8c:	f010 0f40 	tst.w	r0, #64	; 0x40
   88c90:	d00d      	beq.n	88cae <udd_ep_clear_halt+0x92>
			udd_ack_stall(ep_index);
   88c92:	f24c 1160 	movw	r1, #49504	; 0xc160
   88c96:	f2c4 010a 	movt	r1, #16394	; 0x400a
   88c9a:	f04f 0040 	mov.w	r0, #64	; 0x40
   88c9e:	5050      	str	r0, [r2, r1]
			// A packet has been stalled
			// then reset datatoggle
			udd_reset_data_toggle(ep_index);
   88ca0:	f24c 11f0 	movw	r1, #49648	; 0xc1f0
   88ca4:	f2c4 010a 	movt	r1, #16394	; 0x400a
   88ca8:	f44f 2080 	mov.w	r0, #262144	; 0x40000
   88cac:	5050      	str	r0, [r2, r1]
		}
		// Disable stall
		udd_disable_stall_handshake(ep_index);
   88cae:	f24c 2120 	movw	r1, #49696	; 0xc220
   88cb2:	f2c4 010a 	movt	r1, #16394	; 0x400a
   88cb6:	f44f 2000 	mov.w	r0, #524288	; 0x80000
   88cba:	5050      	str	r0, [r2, r1]
		udd_enable_endpoint_bank_autoswitch(ep_index);
   88cbc:	f44f 4141 	mov.w	r1, #49408	; 0xc100
   88cc0:	f2c4 010a 	movt	r1, #16394	; 0x400a
   88cc4:	5850      	ldr	r0, [r2, r1]
   88cc6:	f440 7000 	orr.w	r0, r0, #512	; 0x200
   88cca:	5050      	str	r0, [r2, r1]
		b_stall_cleared = true;
	}
	if (b_stall_cleared) {
		// If a job is register on clear halt action
		// then execute callback
		if (ptr_job->busy == true) {
   88ccc:	7d1a      	ldrb	r2, [r3, #20]
   88cce:	f012 0f01 	tst.w	r2, #1
   88cd2:	d00b      	beq.n	88cec <udd_ep_clear_halt+0xd0>
			ptr_job->busy = false;
   88cd4:	7d19      	ldrb	r1, [r3, #20]
   88cd6:	f36f 0100 	bfc	r1, #0, #1
   88cda:	7519      	strb	r1, [r3, #20]
			ptr_job->call_nohalt();
   88cdc:	681b      	ldr	r3, [r3, #0]
   88cde:	4798      	blx	r3
		}
	}
	return true;
   88ce0:	f04f 0001 	mov.w	r0, #1
   88ce4:	bd08      	pop	{r3, pc}
	uint8_t ep_index = ep & USB_EP_ADDR_MASK;
	udd_ep_job_t *ptr_job = &udd_ep_job[ep_index - 1];
	bool b_stall_cleared = false;

	if (USB_DEVICE_MAX_EP < ep_index)
		return false;
   88ce6:	f04f 0000 	mov.w	r0, #0
   88cea:	bd08      	pop	{r3, pc}
		if (ptr_job->busy == true) {
			ptr_job->busy = false;
			ptr_job->call_nohalt();
		}
	}
	return true;
   88cec:	f04f 0001 	mov.w	r0, #1
   88cf0:	bd08      	pop	{r3, pc}
		ptr_job->stall_requested = false;
		udd_disable_bank_interrupt(ep_index);
		udd_disable_endpoint_interrupt(ep_index);
		b_stall_cleared = true;
	}
	if (Is_udd_endpoint_stall_requested(ep_index)) {
   88cf2:	ea4f 0280 	mov.w	r2, r0, lsl #2
   88cf6:	f24c 11c0 	movw	r1, #49600	; 0xc1c0
   88cfa:	f2c4 010a 	movt	r1, #16394	; 0x400a
   88cfe:	f851 0020 	ldr.w	r0, [r1, r0, lsl #2]
   88d02:	f410 2f00 	tst.w	r0, #524288	; 0x80000
   88d06:	d1bc      	bne.n	88c82 <udd_ep_clear_halt+0x66>
		if (ptr_job->busy == true) {
			ptr_job->busy = false;
			ptr_job->call_nohalt();
		}
	}
	return true;
   88d08:	f04f 0001 	mov.w	r0, #1
}
   88d0c:	bd08      	pop	{r3, pc}
   88d0e:	bf00      	nop

00088d10 <udd_ep_run>:


bool udd_ep_run(udd_ep_id_t ep, bool b_shortpacket,
		uint8_t * buf, iram_size_t buf_size,
		udd_callback_trans_t callback)
{
   88d10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	bool b_dir_in = Is_udd_endpoint_in(ep & USB_EP_ADDR_MASK);
#endif
	udd_ep_job_t *ptr_job;
	irqflags_t flags;

	ep &= USB_EP_ADDR_MASK;
   88d12:	f000 000f 	and.w	r0, r0, #15
	if (USB_DEVICE_MAX_EP < ep) {
   88d16:	2805      	cmp	r0, #5
   88d18:	d86c      	bhi.n	88df4 <udd_ep_run+0xe4>
	}

	// Get job about endpoint
	ptr_job = &udd_ep_job[ep - 1];

	if ((!Is_udd_endpoint_enabled(ep))
   88d1a:	f44f 4440 	mov.w	r4, #49152	; 0xc000
   88d1e:	f2c4 040a 	movt	r4, #16394	; 0x400a
   88d22:	69e4      	ldr	r4, [r4, #28]
   88d24:	f04f 0501 	mov.w	r5, #1
   88d28:	fa05 f500 	lsl.w	r5, r5, r0
   88d2c:	4225      	tst	r5, r4
   88d2e:	d064      	beq.n	88dfa <udd_ep_run+0xea>
			|| Is_udd_endpoint_stall_requested(ep)
   88d30:	f24c 14c0 	movw	r4, #49600	; 0xc1c0
   88d34:	f2c4 040a 	movt	r4, #16394	; 0x400a
   88d38:	f854 4020 	ldr.w	r4, [r4, r0, lsl #2]
   88d3c:	f414 2f00 	tst.w	r4, #524288	; 0x80000
   88d40:	d15e      	bne.n	88e00 <udd_ep_run+0xf0>
	if (USB_DEVICE_MAX_EP < ep) {
		return false;
	}

	// Get job about endpoint
	ptr_job = &udd_ep_job[ep - 1];
   88d42:	f100 35ff 	add.w	r5, r0, #4294967295
   88d46:	eb05 0645 	add.w	r6, r5, r5, lsl #1
   88d4a:	f241 5498 	movw	r4, #5528	; 0x1598
   88d4e:	f2c2 0407 	movt	r4, #8199	; 0x2007
   88d52:	eb04 04c6 	add.w	r4, r4, r6, lsl #3

	if ((!Is_udd_endpoint_enabled(ep))
			|| Is_udd_endpoint_stall_requested(ep)
			|| ptr_job->stall_requested) {
   88d56:	7d25      	ldrb	r5, [r4, #20]
   88d58:	f005 0604 	and.w	r6, r5, #4
   88d5c:	b2f6      	uxtb	r6, r6
   88d5e:	2e00      	cmp	r6, #0
   88d60:	d151      	bne.n	88e06 <udd_ep_run+0xf6>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
   88d62:	f3ef 8710 	mrs	r7, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = cpu_irq_is_enabled();
   88d66:	f1d7 0601 	rsbs	r6, r7, #1
   88d6a:	bf38      	it	cc
   88d6c:	2600      	movcc	r6, #0
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
   88d6e:	b672      	cpsid	i
   88d70:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
   88d74:	f240 2798 	movw	r7, #664	; 0x298
   88d78:	f2c2 0707 	movt	r7, #8199	; 0x2007
   88d7c:	f04f 0c00 	mov.w	ip, #0
   88d80:	f887 c000 	strb.w	ip, [r7]
		return false; // Endpoint is halted
	}

	flags = cpu_irq_save();
	if (ptr_job->busy == true) {
   88d84:	f015 0f01 	tst.w	r5, #1
   88d88:	d009      	beq.n	88d9e <udd_ep_run+0x8e>
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
   88d8a:	2e00      	cmp	r6, #0
   88d8c:	d03e      	beq.n	88e0c <udd_ep_run+0xfc>
		cpu_irq_enable();
   88d8e:	f04f 0301 	mov.w	r3, #1
   88d92:	703b      	strb	r3, [r7, #0]
   88d94:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
   88d98:	b662      	cpsie	i
		cpu_irq_restore(flags);
		return false; // Job already on going
   88d9a:	4660      	mov	r0, ip
   88d9c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	}
	ptr_job->busy = true;
   88d9e:	7d25      	ldrb	r5, [r4, #20]
   88da0:	f045 0501 	orr.w	r5, r5, #1
   88da4:	7525      	strb	r5, [r4, #20]
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
   88da6:	b14e      	cbz	r6, 88dbc <udd_ep_run+0xac>
		cpu_irq_enable();
   88da8:	f240 2598 	movw	r5, #664	; 0x298
   88dac:	f2c2 0507 	movt	r5, #8199	; 0x2007
   88db0:	f04f 0601 	mov.w	r6, #1
   88db4:	702e      	strb	r6, [r5, #0]
   88db6:	f3bf 8f5f 	dmb	sy
   88dba:	b662      	cpsie	i
	cpu_irq_restore(flags);

	// No job running. Let's setup a new one.
	ptr_job->buf = buf;
   88dbc:	6062      	str	r2, [r4, #4]
	ptr_job->buf_size = buf_size;
   88dbe:	60a3      	str	r3, [r4, #8]
	ptr_job->buf_cnt = 0;
   88dc0:	f04f 0200 	mov.w	r2, #0
   88dc4:	60e2      	str	r2, [r4, #12]
	ptr_job->buf_load = 0;
   88dc6:	6122      	str	r2, [r4, #16]
	ptr_job->call_trans = callback;
   88dc8:	9a06      	ldr	r2, [sp, #24]
   88dca:	6022      	str	r2, [r4, #0]
	ptr_job->b_shortpacket = b_shortpacket || (buf_size == 0);
   88dcc:	b921      	cbnz	r1, 88dd8 <udd_ep_run+0xc8>
   88dce:	f1d3 0301 	rsbs	r3, r3, #1
   88dd2:	bf38      	it	cc
   88dd4:	2300      	movcc	r3, #0
   88dd6:	e001      	b.n	88ddc <udd_ep_run+0xcc>
   88dd8:	f04f 0301 	mov.w	r3, #1
   88ddc:	7d21      	ldrb	r1, [r4, #20]
   88dde:	f363 0141 	bfi	r1, r3, #1, #1
   88de2:	7521      	strb	r1, [r4, #20]
#endif // UDD_EP_FIFO_SUPPORTED

#ifdef UDD_EP_DMA_SUPPORTED
	// Request first DMA transfer
	dbg_print("(exDMA%x) ", ep);
	udd_ep_trans_done(ep);
   88de4:	f647 2201 	movw	r2, #31233	; 0x7a01
   88de8:	f2c0 0208 	movt	r2, #8
   88dec:	4790      	blx	r2
	return true;
   88dee:	f04f 0001 	mov.w	r0, #1
   88df2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	udd_ep_job_t *ptr_job;
	irqflags_t flags;

	ep &= USB_EP_ADDR_MASK;
	if (USB_DEVICE_MAX_EP < ep) {
		return false;
   88df4:	f04f 0000 	mov.w	r0, #0
   88df8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	ptr_job = &udd_ep_job[ep - 1];

	if ((!Is_udd_endpoint_enabled(ep))
			|| Is_udd_endpoint_stall_requested(ep)
			|| ptr_job->stall_requested) {
		return false; // Endpoint is halted
   88dfa:	f04f 0000 	mov.w	r0, #0
   88dfe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   88e00:	f04f 0000 	mov.w	r0, #0
   88e04:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   88e06:	f04f 0000 	mov.w	r0, #0
   88e0a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	}

	flags = cpu_irq_save();
	if (ptr_job->busy == true) {
		cpu_irq_restore(flags);
		return false; // Job already on going
   88e0c:	f04f 0000 	mov.w	r0, #0
	// Request first DMA transfer
	dbg_print("(exDMA%x) ", ep);
	udd_ep_trans_done(ep);
	return true;
#endif
}
   88e10:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   88e12:	bf00      	nop

00088e14 <udd_ep_alloc>:


#if (0 != USB_DEVICE_MAX_EP)
bool udd_ep_alloc(udd_ep_id_t ep, uint8_t bmAttributes,
		uint16_t MaxEndpointSize)
{
   88e14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   88e18:	b085      	sub	sp, #20
	bool b_dir_in;
	uint16_t ep_allocated;
	uint8_t nb_bank, bank, i;

	b_dir_in = ep & USB_EP_DIR_IN;
	ep = ep & USB_EP_ADDR_MASK;
   88e1a:	f000 040f 	and.w	r4, r0, #15

	if (ep > USB_DEVICE_MAX_EP) {
   88e1e:	2c05      	cmp	r4, #5
   88e20:	f200 8101 	bhi.w	89026 <udd_ep_alloc+0x212>
		return false;
	}
	if (Is_udd_endpoint_enabled(ep)) {
   88e24:	f44f 4340 	mov.w	r3, #49152	; 0xc000
   88e28:	f2c4 030a 	movt	r3, #16394	; 0x400a
   88e2c:	69db      	ldr	r3, [r3, #28]
   88e2e:	f04f 0501 	mov.w	r5, #1
   88e32:	fa05 f504 	lsl.w	r5, r5, r4
   88e36:	421d      	tst	r5, r3
   88e38:	f040 80f8 	bne.w	8902c <udd_ep_alloc+0x218>
		return false;
	}
	dbg_print("alloc(%x, %d) ", ep, MaxEndpointSize);

	// Bank choise
	switch (bmAttributes & USB_EP_TYPE_MASK) {
   88e3c:	f001 0303 	and.w	r3, r1, #3
   88e40:	2b02      	cmp	r3, #2
   88e42:	d006      	beq.n	88e52 <udd_ep_alloc+0x3e>
   88e44:	2b03      	cmp	r3, #3
   88e46:	f000 80fd 	beq.w	89044 <udd_ep_alloc+0x230>
   88e4a:	2b01      	cmp	r3, #1
   88e4c:	f040 80f1 	bne.w	89032 <udd_ep_alloc+0x21e>
   88e50:	e007      	b.n	88e62 <udd_ep_alloc+0x4e>
		break;
	case USB_EP_TYPE_INTERRUPT:
		nb_bank = UDD_INTERRUPT_NB_BANK(ep);
		break;
	case USB_EP_TYPE_BULK:
		nb_bank = UDD_BULK_NB_BANK(ep);
   88e52:	f1a4 0604 	sub.w	r6, r4, #4
   88e56:	b2f5      	uxtb	r5, r6
		Assert(false);
		return false;
	}
	switch (nb_bank) {
	case 1:
		bank = UOTGHS_DEVEPTCFG_EPBK_1_BANK >>
   88e58:	2d01      	cmp	r5, #1
   88e5a:	bf94      	ite	ls
   88e5c:	2500      	movls	r5, #0
   88e5e:	2501      	movhi	r5, #1
   88e60:	e001      	b.n	88e66 <udd_ep_alloc+0x52>
				UOTGHS_DEVEPTCFG_EPBK_Pos;
		break;
	case 2:
		bank = UOTGHS_DEVEPTCFG_EPBK_2_BANK >>
   88e62:	f04f 0501 	mov.w	r5, #1
	Assert((MaxEndpointSize == 1023)
		|| !(MaxEndpointSize & (MaxEndpointSize - 1)));
	Assert(MaxEndpointSize >= 8);

	// Set configuration of new endpoint
	udd_configure_endpoint(ep, bmAttributes, (b_dir_in ? 1 : 0),
   88e66:	f44f 4741 	mov.w	r7, #49408	; 0xc100
   88e6a:	f2c4 070a 	movt	r7, #16394	; 0x400a
   88e6e:	eb07 0684 	add.w	r6, r7, r4, lsl #2
   88e72:	f857 3024 	ldr.w	r3, [r7, r4, lsl #2]
   88e76:	f423 57cb 	bic.w	r7, r3, #6496	; 0x1960
   88e7a:	f027 071c 	bic.w	r7, r7, #28
   88e7e:	ea4f 21c1 	mov.w	r1, r1, lsl #11
   88e82:	f401 51c0 	and.w	r1, r1, #6144	; 0x1800
   88e86:	f000 0080 	and.w	r0, r0, #128	; 0x80
   88e8a:	2800      	cmp	r0, #0
   88e8c:	bf14      	ite	ne
   88e8e:	f44f 7080 	movne.w	r0, #256	; 0x100
   88e92:	2000      	moveq	r0, #0
   88e94:	f5a2 6380 	sub.w	r3, r2, #1024	; 0x400
   88e98:	b29b      	uxth	r3, r3
   88e9a:	f5b3 4f7c 	cmp.w	r3, #64512	; 0xfc00
   88e9e:	d306      	bcc.n	88eae <udd_ep_alloc+0x9a>
   88ea0:	2a08      	cmp	r2, #8
   88ea2:	d907      	bls.n	88eb4 <udd_ep_alloc+0xa0>
   88ea4:	ea4f 0342 	mov.w	r3, r2, lsl #1
   88ea8:	f103 32ff 	add.w	r2, r3, #4294967295
   88eac:	e004      	b.n	88eb8 <udd_ep_alloc+0xa4>
   88eae:	f240 72ff 	movw	r2, #2047	; 0x7ff
   88eb2:	e001      	b.n	88eb8 <udd_ep_alloc+0xa4>
   88eb4:	f04f 020f 	mov.w	r2, #15
   88eb8:	fab2 f282 	clz	r2, r2
   88ebc:	ea41 0585 	orr.w	r5, r1, r5, lsl #2
   88ec0:	4305      	orrs	r5, r0
   88ec2:	f1c2 011c 	rsb	r1, r2, #28
   88ec6:	ea45 1001 	orr.w	r0, r5, r1, lsl #4
   88eca:	f641 1374 	movw	r3, #6516	; 0x1974
   88ece:	4003      	ands	r3, r0
   88ed0:	433b      	orrs	r3, r7
   88ed2:	6033      	str	r3, [r6, #0]
			MaxEndpointSize, bank);
	ep_allocated = 1 << ep;
   88ed4:	f04f 0601 	mov.w	r6, #1
   88ed8:	fa06 f604 	lsl.w	r6, r6, r4
   88edc:	b2b7      	uxth	r7, r6

	// Unalloc endpoints superior
	for (i = USB_DEVICE_MAX_EP; i > ep; i--) {
   88ede:	2c04      	cmp	r4, #4
   88ee0:	f200 80b3 	bhi.w	8904a <udd_ep_alloc+0x236>
   88ee4:	f24c 1114 	movw	r1, #49428	; 0xc114
   88ee8:	f2c4 010a 	movt	r1, #16394	; 0x400a
   88eec:	f04f 0305 	mov.w	r3, #5
		if (Is_udd_endpoint_enabled(i)) {
   88ef0:	f44f 4240 	mov.w	r2, #49152	; 0xc000
   88ef4:	f2c4 020a 	movt	r2, #16394	; 0x400a
   88ef8:	f04f 0001 	mov.w	r0, #1
   88efc:	ea6f 0504 	mvn.w	r5, r4
   88f00:	18ee      	adds	r6, r5, r3
   88f02:	ea06 0c00 	and.w	ip, r6, r0
   88f06:	69d6      	ldr	r6, [r2, #28]
   88f08:	fa00 f503 	lsl.w	r5, r0, r3
   88f0c:	4235      	tst	r5, r6
   88f0e:	f000 81c3 	beq.w	89298 <udd_ep_alloc+0x484>
   88f12:	e1b5      	b.n	89280 <udd_ep_alloc+0x46c>
   88f14:	46a0      	mov	r8, r4
   88f16:	e7ff      	b.n	88f18 <udd_ep_alloc+0x104>
   88f18:	69d4      	ldr	r4, [r2, #28]
   88f1a:	fa00 f603 	lsl.w	r6, r0, r3
   88f1e:	4226      	tst	r6, r4
   88f20:	d009      	beq.n	88f36 <udd_ep_alloc+0x122>
			ep_allocated |= 1 << i;
   88f22:	4337      	orrs	r7, r6
   88f24:	b2bf      	uxth	r7, r7
			udd_disable_endpoint(i);
   88f26:	69d4      	ldr	r4, [r2, #28]
   88f28:	ea24 0606 	bic.w	r6, r4, r6
   88f2c:	61d6      	str	r6, [r2, #28]
			udd_unallocate_memory(i);
   88f2e:	680d      	ldr	r5, [r1, #0]
   88f30:	f025 0402 	bic.w	r4, r5, #2
   88f34:	600c      	str	r4, [r1, #0]
   88f36:	f103 33ff 	add.w	r3, r3, #4294967295
   88f3a:	f1a1 0904 	sub.w	r9, r1, #4
			MaxEndpointSize, bank);
	ep_allocated = 1 << ep;

	// Unalloc endpoints superior
	for (i = USB_DEVICE_MAX_EP; i > ep; i--) {
		if (Is_udd_endpoint_enabled(i)) {
   88f3e:	69d4      	ldr	r4, [r2, #28]
   88f40:	fa00 f503 	lsl.w	r5, r0, r3
   88f44:	4225      	tst	r5, r4
   88f46:	f000 81dc 	beq.w	89302 <udd_ep_alloc+0x4ee>
   88f4a:	e1cc      	b.n	892e6 <udd_ep_alloc+0x4d2>
		}
	}

	// Realloc/Enable endpoints
	for (i = ep; i <= USB_DEVICE_MAX_EP; i++) {
		if (ep_allocated & (1 << i)) {
   88f4c:	fa47 f004 	asr.w	r0, r7, r4
   88f50:	f010 0f01 	tst.w	r0, #1
   88f54:	d05a      	beq.n	8900c <udd_ep_alloc+0x1f8>
			udd_ep_job_t *ptr_job = &udd_ep_job[i - 1];
   88f56:	f104 33ff 	add.w	r3, r4, #4294967295
   88f5a:	eb03 0c43 	add.w	ip, r3, r3, lsl #1
   88f5e:	eb09 05cc 	add.w	r5, r9, ip, lsl #3
			bool b_restart = ptr_job->busy;
   88f62:	7d29      	ldrb	r1, [r5, #20]
   88f64:	f001 0201 	and.w	r2, r1, #1
   88f68:	9203      	str	r2, [sp, #12]
			// Restart running job because
			// memory window slides up and its data is lost
			ptr_job->busy = false;
   88f6a:	f36f 0100 	bfc	r1, #0, #1
   88f6e:	7529      	strb	r1, [r5, #20]
			// Re-allocate memory
			udd_allocate_memory(i);
   88f70:	ea4f 0184 	mov.w	r1, r4, lsl #2
   88f74:	198a      	adds	r2, r1, r6
   88f76:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
   88f7a:	f040 0302 	orr.w	r3, r0, #2
   88f7e:	f846 3024 	str.w	r3, [r6, r4, lsl #2]
			udd_enable_endpoint(i);
   88f82:	f8d8 301c 	ldr.w	r3, [r8, #28]
   88f86:	f04f 0001 	mov.w	r0, #1
   88f8a:	fa00 fb04 	lsl.w	fp, r0, r4
   88f8e:	ea4b 0303 	orr.w	r3, fp, r3
   88f92:	f8c8 301c 	str.w	r3, [r8, #28]
			if (!Is_udd_endpoint_configured(i)) {
   88f96:	f85a 3024 	ldr.w	r3, [sl, r4, lsl #2]
   88f9a:	f413 2f80 	tst.w	r3, #262144	; 0x40000
   88f9e:	d110      	bne.n	88fc2 <udd_ep_alloc+0x1ae>
				dbg_print("ErrRealloc%d ", i);
				if (NULL == ptr_job->call_trans) {
   88fa0:	682b      	ldr	r3, [r5, #0]
   88fa2:	2b00      	cmp	r3, #0
   88fa4:	d048      	beq.n	89038 <udd_ep_alloc+0x224>
					return false;
				}
				if (Is_udd_endpoint_in(i)) {
   88fa6:	6811      	ldr	r1, [r2, #0]
   88fa8:	f411 7f80 	tst.w	r1, #256	; 0x100
					i |= USB_EP_DIR_IN;
   88fac:	bf18      	it	ne
   88fae:	f044 0480 	orrne.w	r4, r4, #128	; 0x80
				}
				ptr_job->call_trans(UDD_EP_TRANSFER_ABORT,
   88fb2:	f04f 0001 	mov.w	r0, #1
   88fb6:	68e9      	ldr	r1, [r5, #12]
   88fb8:	4622      	mov	r2, r4
   88fba:	4798      	blx	r3
						ptr_job->buf_cnt, i);
				return false;
   88fbc:	f04f 0000 	mov.w	r0, #0
   88fc0:	e05d      	b.n	8907e <udd_ep_alloc+0x26a>
			}
			udd_enable_endpoint_bank_autoswitch(i);
   88fc2:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
   88fc6:	f442 7300 	orr.w	r3, r2, #512	; 0x200
   88fca:	f846 3024 	str.w	r3, [r6, r4, lsl #2]
			if (b_restart) {
   88fce:	9a03      	ldr	r2, [sp, #12]
   88fd0:	b1e2      	cbz	r2, 8900c <udd_ep_alloc+0x1f8>
				if (!Is_udd_endpoint_dma_supported(i)
					&& !Is_udd_endpoint_in(i)) {
					ptr_job->buf_cnt -= ptr_job->buf_load;
				}
#  else
				ptr_job->buf_cnt -= ptr_job->buf_load;
   88fd2:	68ea      	ldr	r2, [r5, #12]
   88fd4:	692b      	ldr	r3, [r5, #16]
   88fd6:	1ad3      	subs	r3, r2, r3
   88fd8:	60eb      	str	r3, [r5, #12]
#  endif
				b_restart = udd_ep_run(Is_udd_endpoint_in(i) ?
   88fda:	5989      	ldr	r1, [r1, r6]
   88fdc:	f411 7f80 	tst.w	r1, #256	; 0x100
   88fe0:	bf14      	ite	ne
   88fe2:	f044 0080 	orrne.w	r0, r4, #128	; 0x80
   88fe6:	4620      	moveq	r0, r4
							(i | USB_EP_DIR_IN) : i,
						ptr_job->b_shortpacket,
   88fe8:	7d29      	ldrb	r1, [r5, #20]
					ptr_job->buf_cnt -= ptr_job->buf_load;
				}
#  else
				ptr_job->buf_cnt -= ptr_job->buf_load;
#  endif
				b_restart = udd_ep_run(Is_udd_endpoint_in(i) ?
   88fea:	f8d5 e004 	ldr.w	lr, [r5, #4]
   88fee:	68ad      	ldr	r5, [r5, #8]
   88ff0:	f859 203c 	ldr.w	r2, [r9, ip, lsl #3]
   88ff4:	9200      	str	r2, [sp, #0]
   88ff6:	f3c1 0140 	ubfx	r1, r1, #1, #1
   88ffa:	eb0e 0203 	add.w	r2, lr, r3
   88ffe:	1aeb      	subs	r3, r5, r3
   89000:	f648 5511 	movw	r5, #36113	; 0x8d11
   89004:	f2c0 0508 	movt	r5, #8
   89008:	47a8      	blx	r5
						ptr_job->b_shortpacket,
						&ptr_job->buf[ptr_job->buf_cnt],
						ptr_job->buf_size
							- ptr_job->buf_cnt,
						ptr_job->call_trans);
				if (!b_restart) {
   8900a:	b1c0      	cbz	r0, 8903e <udd_ep_alloc+0x22a>
			udd_unallocate_memory(i);
		}
	}

	// Realloc/Enable endpoints
	for (i = ep; i <= USB_DEVICE_MAX_EP; i++) {
   8900c:	f104 0401 	add.w	r4, r4, #1
   89010:	b2e4      	uxtb	r4, r4
		if (ep_allocated & (1 << i)) {
   89012:	fa47 f004 	asr.w	r0, r7, r4
   89016:	f010 0f01 	tst.w	r0, #1
   8901a:	f000 812a 	beq.w	89272 <udd_ep_alloc+0x45e>
   8901e:	e0d9      	b.n	891d4 <udd_ep_alloc+0x3c0>
					return false;
				}
			}
		}
	}
	return true;
   89020:	f04f 0001 	mov.w	r0, #1
   89024:	e02b      	b.n	8907e <udd_ep_alloc+0x26a>

	b_dir_in = ep & USB_EP_DIR_IN;
	ep = ep & USB_EP_ADDR_MASK;

	if (ep > USB_DEVICE_MAX_EP) {
		return false;
   89026:	f04f 0000 	mov.w	r0, #0
   8902a:	e028      	b.n	8907e <udd_ep_alloc+0x26a>
	}
	if (Is_udd_endpoint_enabled(ep)) {
		return false;
   8902c:	f04f 0000 	mov.w	r0, #0
   89030:	e025      	b.n	8907e <udd_ep_alloc+0x26a>
	case USB_EP_TYPE_BULK:
		nb_bank = UDD_BULK_NB_BANK(ep);
		break;
	default:
		Assert(false);
		return false;
   89032:	f04f 0000 	mov.w	r0, #0
   89036:	e022      	b.n	8907e <udd_ep_alloc+0x26a>
			udd_allocate_memory(i);
			udd_enable_endpoint(i);
			if (!Is_udd_endpoint_configured(i)) {
				dbg_print("ErrRealloc%d ", i);
				if (NULL == ptr_job->call_trans) {
					return false;
   89038:	f04f 0000 	mov.w	r0, #0
   8903c:	e01f      	b.n	8907e <udd_ep_alloc+0x26a>
						ptr_job->buf_size
							- ptr_job->buf_cnt,
						ptr_job->call_trans);
				if (!b_restart) {
					dbg_print("ErrReRun%d ", i);
					return false;
   8903e:	f04f 0000 	mov.w	r0, #0
   89042:	e01c      	b.n	8907e <udd_ep_alloc+0x26a>
		Assert(false);
		return false;
	}
	switch (nb_bank) {
	case 1:
		bank = UOTGHS_DEVEPTCFG_EPBK_1_BANK >>
   89044:	f04f 0500 	mov.w	r5, #0
   89048:	e70d      	b.n	88e66 <udd_ep_alloc+0x52>
	}

	// Realloc/Enable endpoints
	for (i = ep; i <= USB_DEVICE_MAX_EP; i++) {
		if (ep_allocated & (1 << i)) {
			udd_ep_job_t *ptr_job = &udd_ep_job[i - 1];
   8904a:	f241 5998 	movw	r9, #5528	; 0x1598
   8904e:	f2c2 0907 	movt	r9, #8199	; 0x2007
			bool b_restart = ptr_job->busy;
			// Restart running job because
			// memory window slides up and its data is lost
			ptr_job->busy = false;
			// Re-allocate memory
			udd_allocate_memory(i);
   89052:	f44f 4641 	mov.w	r6, #49408	; 0xc100
   89056:	f2c4 060a 	movt	r6, #16394	; 0x400a
			udd_enable_endpoint(i);
   8905a:	f44f 4840 	mov.w	r8, #49152	; 0xc000
   8905e:	f2c4 080a 	movt	r8, #16394	; 0x400a
			if (!Is_udd_endpoint_configured(i)) {
   89062:	f24c 1a30 	movw	sl, #49456	; 0xc130
   89066:	f2c4 0a0a 	movt	sl, #16394	; 0x400a
   8906a:	f1c4 0b05 	rsb	fp, r4, #5
   8906e:	f00b 0b01 	and.w	fp, fp, #1
		}
	}

	// Realloc/Enable endpoints
	for (i = ep; i <= USB_DEVICE_MAX_EP; i++) {
		if (ep_allocated & (1 << i)) {
   89072:	fa47 f204 	asr.w	r2, r7, r4
   89076:	f012 0f01 	tst.w	r2, #1
   8907a:	d04c      	beq.n	89116 <udd_ep_alloc+0x302>
   8907c:	e002      	b.n	89084 <udd_ep_alloc+0x270>
				}
			}
		}
	}
	return true;
}
   8907e:	b005      	add	sp, #20
   89080:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	}

	// Realloc/Enable endpoints
	for (i = ep; i <= USB_DEVICE_MAX_EP; i++) {
		if (ep_allocated & (1 << i)) {
			udd_ep_job_t *ptr_job = &udd_ep_job[i - 1];
   89084:	f104 30ff 	add.w	r0, r4, #4294967295
   89088:	eb00 0540 	add.w	r5, r0, r0, lsl #1
   8908c:	eb09 05c5 	add.w	r5, r9, r5, lsl #3
			bool b_restart = ptr_job->busy;
   89090:	7d2b      	ldrb	r3, [r5, #20]
   89092:	f003 0c01 	and.w	ip, r3, #1
			// Restart running job because
			// memory window slides up and its data is lost
			ptr_job->busy = false;
   89096:	f36f 0300 	bfc	r3, #0, #1
   8909a:	752b      	strb	r3, [r5, #20]
			// Re-allocate memory
			udd_allocate_memory(i);
   8909c:	ea4f 0384 	mov.w	r3, r4, lsl #2
   890a0:	199a      	adds	r2, r3, r6
   890a2:	6811      	ldr	r1, [r2, #0]
   890a4:	f041 0002 	orr.w	r0, r1, #2
   890a8:	6010      	str	r0, [r2, #0]
			udd_enable_endpoint(i);
   890aa:	f8d8 101c 	ldr.w	r1, [r8, #28]
   890ae:	f04f 0001 	mov.w	r0, #1
   890b2:	fa00 f004 	lsl.w	r0, r0, r4
   890b6:	4301      	orrs	r1, r0
   890b8:	f8c8 101c 	str.w	r1, [r8, #28]
			if (!Is_udd_endpoint_configured(i)) {
   890bc:	4453      	add	r3, sl
   890be:	6818      	ldr	r0, [r3, #0]
   890c0:	f410 2f80 	tst.w	r0, #262144	; 0x40000
   890c4:	f43f af6c 	beq.w	88fa0 <udd_ep_alloc+0x18c>
				}
				ptr_job->call_trans(UDD_EP_TRANSFER_ABORT,
						ptr_job->buf_cnt, i);
				return false;
			}
			udd_enable_endpoint_bank_autoswitch(i);
   890c8:	6811      	ldr	r1, [r2, #0]
   890ca:	f441 7300 	orr.w	r3, r1, #512	; 0x200
   890ce:	6013      	str	r3, [r2, #0]
			if (b_restart) {
   890d0:	f1bc 0f00 	cmp.w	ip, #0
   890d4:	d01f      	beq.n	89116 <udd_ep_alloc+0x302>
				if (!Is_udd_endpoint_dma_supported(i)
					&& !Is_udd_endpoint_in(i)) {
					ptr_job->buf_cnt -= ptr_job->buf_load;
				}
#  else
				ptr_job->buf_cnt -= ptr_job->buf_load;
   890d6:	68e8      	ldr	r0, [r5, #12]
   890d8:	6929      	ldr	r1, [r5, #16]
   890da:	1a43      	subs	r3, r0, r1
   890dc:	60eb      	str	r3, [r5, #12]
#  endif
				b_restart = udd_ep_run(Is_udd_endpoint_in(i) ?
   890de:	6812      	ldr	r2, [r2, #0]
   890e0:	f412 7f80 	tst.w	r2, #256	; 0x100
   890e4:	d012      	beq.n	8910c <udd_ep_alloc+0x2f8>
   890e6:	e013      	b.n	89110 <udd_ep_alloc+0x2fc>
							(i | USB_EP_DIR_IN) : i,
						ptr_job->b_shortpacket,
   890e8:	7d29      	ldrb	r1, [r5, #20]
					ptr_job->buf_cnt -= ptr_job->buf_load;
				}
#  else
				ptr_job->buf_cnt -= ptr_job->buf_load;
#  endif
				b_restart = udd_ep_run(Is_udd_endpoint_in(i) ?
   890ea:	686a      	ldr	r2, [r5, #4]
   890ec:	f8d5 e008 	ldr.w	lr, [r5, #8]
   890f0:	682d      	ldr	r5, [r5, #0]
   890f2:	9500      	str	r5, [sp, #0]
   890f4:	f3c1 0140 	ubfx	r1, r1, #1, #1
   890f8:	18d2      	adds	r2, r2, r3
   890fa:	ebc3 030e 	rsb	r3, r3, lr
   890fe:	f648 5511 	movw	r5, #36113	; 0x8d11
   89102:	f2c0 0508 	movt	r5, #8
   89106:	47a8      	blx	r5
						ptr_job->b_shortpacket,
						&ptr_job->buf[ptr_job->buf_cnt],
						ptr_job->buf_size
							- ptr_job->buf_cnt,
						ptr_job->call_trans);
				if (!b_restart) {
   89108:	b928      	cbnz	r0, 89116 <udd_ep_alloc+0x302>
   8910a:	e798      	b.n	8903e <udd_ep_alloc+0x22a>
					ptr_job->buf_cnt -= ptr_job->buf_load;
				}
#  else
				ptr_job->buf_cnt -= ptr_job->buf_load;
#  endif
				b_restart = udd_ep_run(Is_udd_endpoint_in(i) ?
   8910c:	4620      	mov	r0, r4
   8910e:	e7eb      	b.n	890e8 <udd_ep_alloc+0x2d4>
   89110:	f044 0080 	orr.w	r0, r4, #128	; 0x80
   89114:	e7e8      	b.n	890e8 <udd_ep_alloc+0x2d4>
			udd_unallocate_memory(i);
		}
	}

	// Realloc/Enable endpoints
	for (i = ep; i <= USB_DEVICE_MAX_EP; i++) {
   89116:	f104 0401 	add.w	r4, r4, #1
   8911a:	b2e4      	uxtb	r4, r4
   8911c:	2c06      	cmp	r4, #6
   8911e:	f43f af7f 	beq.w	89020 <udd_ep_alloc+0x20c>
   89122:	fa4f f08b 	sxtb.w	r0, fp
   89126:	2800      	cmp	r0, #0
   89128:	f43f af10 	beq.w	88f4c <udd_ep_alloc+0x138>
		if (ep_allocated & (1 << i)) {
   8912c:	fa47 f304 	asr.w	r3, r7, r4
   89130:	f013 0f01 	tst.w	r3, #1
   89134:	d047      	beq.n	891c6 <udd_ep_alloc+0x3b2>
			udd_ep_job_t *ptr_job = &udd_ep_job[i - 1];
   89136:	f104 31ff 	add.w	r1, r4, #4294967295
   8913a:	eb01 0241 	add.w	r2, r1, r1, lsl #1
   8913e:	eb09 05c2 	add.w	r5, r9, r2, lsl #3
			bool b_restart = ptr_job->busy;
   89142:	7d28      	ldrb	r0, [r5, #20]
   89144:	f000 0101 	and.w	r1, r0, #1
			// Restart running job because
			// memory window slides up and its data is lost
			ptr_job->busy = false;
   89148:	f36f 0000 	bfc	r0, #0, #1
   8914c:	7528      	strb	r0, [r5, #20]
			// Re-allocate memory
			udd_allocate_memory(i);
   8914e:	ea4f 0384 	mov.w	r3, r4, lsl #2
   89152:	199a      	adds	r2, r3, r6
   89154:	6810      	ldr	r0, [r2, #0]
   89156:	f040 0002 	orr.w	r0, r0, #2
   8915a:	6010      	str	r0, [r2, #0]
			udd_enable_endpoint(i);
   8915c:	f8d8 001c 	ldr.w	r0, [r8, #28]
   89160:	f04f 0b01 	mov.w	fp, #1
   89164:	fa0b fc04 	lsl.w	ip, fp, r4
   89168:	ea4c 0000 	orr.w	r0, ip, r0
   8916c:	f8c8 001c 	str.w	r0, [r8, #28]
			if (!Is_udd_endpoint_configured(i)) {
   89170:	4453      	add	r3, sl
   89172:	6818      	ldr	r0, [r3, #0]
   89174:	f410 2f80 	tst.w	r0, #262144	; 0x40000
   89178:	f43f af12 	beq.w	88fa0 <udd_ep_alloc+0x18c>
				}
				ptr_job->call_trans(UDD_EP_TRANSFER_ABORT,
						ptr_job->buf_cnt, i);
				return false;
			}
			udd_enable_endpoint_bank_autoswitch(i);
   8917c:	6813      	ldr	r3, [r2, #0]
   8917e:	f443 7000 	orr.w	r0, r3, #512	; 0x200
   89182:	6010      	str	r0, [r2, #0]
			if (b_restart) {
   89184:	b1f9      	cbz	r1, 891c6 <udd_ep_alloc+0x3b2>
				if (!Is_udd_endpoint_dma_supported(i)
					&& !Is_udd_endpoint_in(i)) {
					ptr_job->buf_cnt -= ptr_job->buf_load;
				}
#  else
				ptr_job->buf_cnt -= ptr_job->buf_load;
   89186:	68e9      	ldr	r1, [r5, #12]
   89188:	692b      	ldr	r3, [r5, #16]
   8918a:	1acb      	subs	r3, r1, r3
   8918c:	60eb      	str	r3, [r5, #12]
#  endif
				b_restart = udd_ep_run(Is_udd_endpoint_in(i) ?
   8918e:	6812      	ldr	r2, [r2, #0]
   89190:	f412 7f80 	tst.w	r2, #256	; 0x100
   89194:	d012      	beq.n	891bc <udd_ep_alloc+0x3a8>
   89196:	e013      	b.n	891c0 <udd_ep_alloc+0x3ac>
							(i | USB_EP_DIR_IN) : i,
						ptr_job->b_shortpacket,
   89198:	7d29      	ldrb	r1, [r5, #20]
					ptr_job->buf_cnt -= ptr_job->buf_load;
				}
#  else
				ptr_job->buf_cnt -= ptr_job->buf_load;
#  endif
				b_restart = udd_ep_run(Is_udd_endpoint_in(i) ?
   8919a:	686a      	ldr	r2, [r5, #4]
   8919c:	f8d5 e008 	ldr.w	lr, [r5, #8]
   891a0:	682d      	ldr	r5, [r5, #0]
   891a2:	9500      	str	r5, [sp, #0]
   891a4:	f3c1 0140 	ubfx	r1, r1, #1, #1
   891a8:	18d2      	adds	r2, r2, r3
   891aa:	ebc3 030e 	rsb	r3, r3, lr
   891ae:	f648 5511 	movw	r5, #36113	; 0x8d11
   891b2:	f2c0 0508 	movt	r5, #8
   891b6:	47a8      	blx	r5
						ptr_job->b_shortpacket,
						&ptr_job->buf[ptr_job->buf_cnt],
						ptr_job->buf_size
							- ptr_job->buf_cnt,
						ptr_job->call_trans);
				if (!b_restart) {
   891b8:	b928      	cbnz	r0, 891c6 <udd_ep_alloc+0x3b2>
   891ba:	e740      	b.n	8903e <udd_ep_alloc+0x22a>
					ptr_job->buf_cnt -= ptr_job->buf_load;
				}
#  else
				ptr_job->buf_cnt -= ptr_job->buf_load;
#  endif
				b_restart = udd_ep_run(Is_udd_endpoint_in(i) ?
   891bc:	4620      	mov	r0, r4
   891be:	e7eb      	b.n	89198 <udd_ep_alloc+0x384>
   891c0:	f044 0080 	orr.w	r0, r4, #128	; 0x80
   891c4:	e7e8      	b.n	89198 <udd_ep_alloc+0x384>
			udd_unallocate_memory(i);
		}
	}

	// Realloc/Enable endpoints
	for (i = ep; i <= USB_DEVICE_MAX_EP; i++) {
   891c6:	f104 0401 	add.w	r4, r4, #1
   891ca:	b2e4      	uxtb	r4, r4
   891cc:	2c06      	cmp	r4, #6
   891ce:	f47f aebd 	bne.w	88f4c <udd_ep_alloc+0x138>
   891d2:	e725      	b.n	89020 <udd_ep_alloc+0x20c>
		if (ep_allocated & (1 << i)) {
			udd_ep_job_t *ptr_job = &udd_ep_job[i - 1];
   891d4:	f104 33ff 	add.w	r3, r4, #4294967295
   891d8:	eb03 0c43 	add.w	ip, r3, r3, lsl #1
   891dc:	eb09 05cc 	add.w	r5, r9, ip, lsl #3
			bool b_restart = ptr_job->busy;
   891e0:	7d29      	ldrb	r1, [r5, #20]
   891e2:	f001 0201 	and.w	r2, r1, #1
   891e6:	9203      	str	r2, [sp, #12]
			// Restart running job because
			// memory window slides up and its data is lost
			ptr_job->busy = false;
   891e8:	f36f 0100 	bfc	r1, #0, #1
   891ec:	7529      	strb	r1, [r5, #20]
			// Re-allocate memory
			udd_allocate_memory(i);
   891ee:	ea4f 0184 	mov.w	r1, r4, lsl #2
   891f2:	198a      	adds	r2, r1, r6
   891f4:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
   891f8:	f040 0302 	orr.w	r3, r0, #2
   891fc:	f846 3024 	str.w	r3, [r6, r4, lsl #2]
			udd_enable_endpoint(i);
   89200:	f8d8 301c 	ldr.w	r3, [r8, #28]
   89204:	f04f 0001 	mov.w	r0, #1
   89208:	fa00 fb04 	lsl.w	fp, r0, r4
   8920c:	ea4b 0303 	orr.w	r3, fp, r3
   89210:	f8c8 301c 	str.w	r3, [r8, #28]
			if (!Is_udd_endpoint_configured(i)) {
   89214:	f85a 0024 	ldr.w	r0, [sl, r4, lsl #2]
   89218:	f410 2f80 	tst.w	r0, #262144	; 0x40000
   8921c:	f43f aec0 	beq.w	88fa0 <udd_ep_alloc+0x18c>
				}
				ptr_job->call_trans(UDD_EP_TRANSFER_ABORT,
						ptr_job->buf_cnt, i);
				return false;
			}
			udd_enable_endpoint_bank_autoswitch(i);
   89220:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
   89224:	f442 7300 	orr.w	r3, r2, #512	; 0x200
   89228:	f846 3024 	str.w	r3, [r6, r4, lsl #2]
			if (b_restart) {
   8922c:	9803      	ldr	r0, [sp, #12]
   8922e:	b300      	cbz	r0, 89272 <udd_ep_alloc+0x45e>
				if (!Is_udd_endpoint_dma_supported(i)
					&& !Is_udd_endpoint_in(i)) {
					ptr_job->buf_cnt -= ptr_job->buf_load;
				}
#  else
				ptr_job->buf_cnt -= ptr_job->buf_load;
   89230:	68ea      	ldr	r2, [r5, #12]
   89232:	692b      	ldr	r3, [r5, #16]
   89234:	1ad3      	subs	r3, r2, r3
   89236:	60eb      	str	r3, [r5, #12]
#  endif
				b_restart = udd_ep_run(Is_udd_endpoint_in(i) ?
   89238:	5989      	ldr	r1, [r1, r6]
   8923a:	f411 7f80 	tst.w	r1, #256	; 0x100
   8923e:	d013      	beq.n	89268 <udd_ep_alloc+0x454>
   89240:	e014      	b.n	8926c <udd_ep_alloc+0x458>
							(i | USB_EP_DIR_IN) : i,
						ptr_job->b_shortpacket,
   89242:	7d29      	ldrb	r1, [r5, #20]
					ptr_job->buf_cnt -= ptr_job->buf_load;
				}
#  else
				ptr_job->buf_cnt -= ptr_job->buf_load;
#  endif
				b_restart = udd_ep_run(Is_udd_endpoint_in(i) ?
   89244:	f8d5 e004 	ldr.w	lr, [r5, #4]
   89248:	68ad      	ldr	r5, [r5, #8]
   8924a:	f859 203c 	ldr.w	r2, [r9, ip, lsl #3]
   8924e:	9200      	str	r2, [sp, #0]
   89250:	f3c1 0140 	ubfx	r1, r1, #1, #1
   89254:	eb0e 0203 	add.w	r2, lr, r3
   89258:	1aeb      	subs	r3, r5, r3
   8925a:	f648 5511 	movw	r5, #36113	; 0x8d11
   8925e:	f2c0 0508 	movt	r5, #8
   89262:	47a8      	blx	r5
						ptr_job->b_shortpacket,
						&ptr_job->buf[ptr_job->buf_cnt],
						ptr_job->buf_size
							- ptr_job->buf_cnt,
						ptr_job->call_trans);
				if (!b_restart) {
   89264:	b928      	cbnz	r0, 89272 <udd_ep_alloc+0x45e>
   89266:	e6ea      	b.n	8903e <udd_ep_alloc+0x22a>
					ptr_job->buf_cnt -= ptr_job->buf_load;
				}
#  else
				ptr_job->buf_cnt -= ptr_job->buf_load;
#  endif
				b_restart = udd_ep_run(Is_udd_endpoint_in(i) ?
   89268:	4620      	mov	r0, r4
   8926a:	e7ea      	b.n	89242 <udd_ep_alloc+0x42e>
   8926c:	f044 0080 	orr.w	r0, r4, #128	; 0x80
   89270:	e7e7      	b.n	89242 <udd_ep_alloc+0x42e>
			udd_unallocate_memory(i);
		}
	}

	// Realloc/Enable endpoints
	for (i = ep; i <= USB_DEVICE_MAX_EP; i++) {
   89272:	f104 0401 	add.w	r4, r4, #1
   89276:	b2e4      	uxtb	r4, r4
   89278:	2c06      	cmp	r4, #6
   8927a:	f47f ae67 	bne.w	88f4c <udd_ep_alloc+0x138>
   8927e:	e6cf      	b.n	89020 <udd_ep_alloc+0x20c>
	ep_allocated = 1 << ep;

	// Unalloc endpoints superior
	for (i = USB_DEVICE_MAX_EP; i > ep; i--) {
		if (Is_udd_endpoint_enabled(i)) {
			ep_allocated |= 1 << i;
   89280:	fa00 f603 	lsl.w	r6, r0, r3
   89284:	4337      	orrs	r7, r6
   89286:	b2bf      	uxth	r7, r7
			udd_disable_endpoint(i);
   89288:	69d6      	ldr	r6, [r2, #28]
   8928a:	ea26 0505 	bic.w	r5, r6, r5
   8928e:	61d5      	str	r5, [r2, #28]
			udd_unallocate_memory(i);
   89290:	680e      	ldr	r6, [r1, #0]
   89292:	f026 0502 	bic.w	r5, r6, #2
   89296:	600d      	str	r5, [r1, #0]
   89298:	f103 33ff 	add.w	r3, r3, #4294967295
   8929c:	f1a1 0104 	sub.w	r1, r1, #4
	udd_configure_endpoint(ep, bmAttributes, (b_dir_in ? 1 : 0),
			MaxEndpointSize, bank);
	ep_allocated = 1 << ep;

	// Unalloc endpoints superior
	for (i = USB_DEVICE_MAX_EP; i > ep; i--) {
   892a0:	b2dd      	uxtb	r5, r3
   892a2:	42a5      	cmp	r5, r4
   892a4:	f67f aed1 	bls.w	8904a <udd_ep_alloc+0x236>
   892a8:	fa4f f68c 	sxtb.w	r6, ip
   892ac:	2e00      	cmp	r6, #0
   892ae:	f43f ae31 	beq.w	88f14 <udd_ep_alloc+0x100>
		if (Is_udd_endpoint_enabled(i)) {
   892b2:	69d6      	ldr	r6, [r2, #28]
   892b4:	fa00 f503 	lsl.w	r5, r0, r3
   892b8:	4235      	tst	r5, r6
   892ba:	d009      	beq.n	892d0 <udd_ep_alloc+0x4bc>
			ep_allocated |= 1 << i;
   892bc:	432f      	orrs	r7, r5
   892be:	b2bf      	uxth	r7, r7
			udd_disable_endpoint(i);
   892c0:	69d6      	ldr	r6, [r2, #28]
   892c2:	ea26 0505 	bic.w	r5, r6, r5
   892c6:	61d5      	str	r5, [r2, #28]
			udd_unallocate_memory(i);
   892c8:	680e      	ldr	r6, [r1, #0]
   892ca:	f026 0502 	bic.w	r5, r6, #2
   892ce:	600d      	str	r5, [r1, #0]
   892d0:	f103 33ff 	add.w	r3, r3, #4294967295
   892d4:	f1a1 0104 	sub.w	r1, r1, #4
	udd_configure_endpoint(ep, bmAttributes, (b_dir_in ? 1 : 0),
			MaxEndpointSize, bank);
	ep_allocated = 1 << ep;

	// Unalloc endpoints superior
	for (i = USB_DEVICE_MAX_EP; i > ep; i--) {
   892d8:	b2dd      	uxtb	r5, r3
   892da:	42a5      	cmp	r5, r4
   892dc:	bf88      	it	hi
   892de:	46a0      	movhi	r8, r4
   892e0:	f63f ae1a 	bhi.w	88f18 <udd_ep_alloc+0x104>
   892e4:	e6b1      	b.n	8904a <udd_ep_alloc+0x236>
		if (Is_udd_endpoint_enabled(i)) {
			ep_allocated |= 1 << i;
   892e6:	fa00 f603 	lsl.w	r6, r0, r3
   892ea:	4337      	orrs	r7, r6
   892ec:	b2bf      	uxth	r7, r7
			udd_disable_endpoint(i);
   892ee:	69d4      	ldr	r4, [r2, #28]
   892f0:	ea24 0505 	bic.w	r5, r4, r5
   892f4:	61d5      	str	r5, [r2, #28]
			udd_unallocate_memory(i);
   892f6:	f851 6c04 	ldr.w	r6, [r1, #-4]
   892fa:	f026 0402 	bic.w	r4, r6, #2
   892fe:	f841 4c04 	str.w	r4, [r1, #-4]
   89302:	f103 33ff 	add.w	r3, r3, #4294967295
   89306:	f1a9 0104 	sub.w	r1, r9, #4
	udd_configure_endpoint(ep, bmAttributes, (b_dir_in ? 1 : 0),
			MaxEndpointSize, bank);
	ep_allocated = 1 << ep;

	// Unalloc endpoints superior
	for (i = USB_DEVICE_MAX_EP; i > ep; i--) {
   8930a:	b2dd      	uxtb	r5, r3
   8930c:	4545      	cmp	r5, r8
   8930e:	f63f ae03 	bhi.w	88f18 <udd_ep_alloc+0x104>
   89312:	4644      	mov	r4, r8
   89314:	e699      	b.n	8904a <udd_ep_alloc+0x236>
   89316:	bf00      	nop

00089318 <udd_ep_abort>:
#endif
}


void udd_ep_abort(udd_ep_id_t ep)
{
   89318:	b538      	push	{r3, r4, r5, lr}
	uint8_t ep_index = ep & USB_EP_ADDR_MASK;
   8931a:	f000 030f 	and.w	r3, r0, #15
		udd_disable_in_send_interrupt(ep_index);
	} else
#endif
	{
		// Stop DMA transfer
		udd_disable_endpoint_dma_interrupt(ep_index);
   8931e:	f103 32ff 	add.w	r2, r3, #4294967295
   89322:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
   89326:	fa01 f102 	lsl.w	r1, r1, r2
   8932a:	f44f 4240 	mov.w	r2, #49152	; 0xc000
   8932e:	f2c4 020a 	movt	r2, #16394	; 0x400a
   89332:	6151      	str	r1, [r2, #20]
		udd_endpoint_dma_set_control(ep_index, 0);
   89334:	f44f 4443 	mov.w	r4, #49920	; 0xc300
   89338:	f2c4 040a 	movt	r4, #16394	; 0x400a
   8933c:	eb04 1103 	add.w	r1, r4, r3, lsl #4
   89340:	f04f 0400 	mov.w	r4, #0
   89344:	608c      	str	r4, [r1, #8]
	}
	udd_disable_endpoint_interrupt(ep_index);
   89346:	f44f 5180 	mov.w	r1, #4096	; 0x1000
   8934a:	fa01 f103 	lsl.w	r1, r1, r3
   8934e:	6151      	str	r1, [r2, #20]
	// Kill IN banks
	if (ep & USB_EP_DIR_IN) {
   89350:	f010 0f80 	tst.w	r0, #128	; 0x80
   89354:	d01c      	beq.n	89390 <udd_ep_abort+0x78>
		while(udd_nb_busy_bank(ep_index)) {
   89356:	ea4f 0383 	mov.w	r3, r3, lsl #2
   8935a:	f24c 1530 	movw	r5, #49456	; 0xc130
   8935e:	f2c4 050a 	movt	r5, #16394	; 0x400a
   89362:	1959      	adds	r1, r3, r5
			udd_kill_last_in_bank(ep_index);
   89364:	f24c 12f0 	movw	r2, #49648	; 0xc1f0
   89368:	f2c4 020a 	movt	r2, #16394	; 0x400a
   8936c:	189c      	adds	r4, r3, r2
   8936e:	f44f 5500 	mov.w	r5, #8192	; 0x2000
			while(Is_udd_kill_last(ep_index));
   89372:	f24c 12c0 	movw	r2, #49600	; 0xc1c0
   89376:	f2c4 020a 	movt	r2, #16394	; 0x400a
   8937a:	189a      	adds	r2, r3, r2
   8937c:	e004      	b.n	89388 <udd_ep_abort+0x70>
	}
	udd_disable_endpoint_interrupt(ep_index);
	// Kill IN banks
	if (ep & USB_EP_DIR_IN) {
		while(udd_nb_busy_bank(ep_index)) {
			udd_kill_last_in_bank(ep_index);
   8937e:	6025      	str	r5, [r4, #0]
			while(Is_udd_kill_last(ep_index));
   89380:	6813      	ldr	r3, [r2, #0]
   89382:	f413 5f00 	tst.w	r3, #8192	; 0x2000
   89386:	d1fb      	bne.n	89380 <udd_ep_abort+0x68>
		udd_endpoint_dma_set_control(ep_index, 0);
	}
	udd_disable_endpoint_interrupt(ep_index);
	// Kill IN banks
	if (ep & USB_EP_DIR_IN) {
		while(udd_nb_busy_bank(ep_index)) {
   89388:	680b      	ldr	r3, [r1, #0]
   8938a:	f413 5f40 	tst.w	r3, #12288	; 0x3000
   8938e:	d1f6      	bne.n	8937e <udd_ep_abort+0x66>
			udd_kill_last_in_bank(ep_index);
			while(Is_udd_kill_last(ep_index));
		}
	}
	udd_ep_abort_job(ep);
   89390:	f647 11d5 	movw	r1, #31189	; 0x79d5
   89394:	f2c0 0108 	movt	r1, #8
   89398:	4788      	blx	r1
   8939a:	bd38      	pop	{r3, r4, r5, pc}

0008939c <udd_ep_wait_stall_clear>:
}


bool udd_ep_wait_stall_clear(udd_ep_id_t ep,
		udd_callback_halt_cleared_t callback)
{
   8939c:	b510      	push	{r4, lr}
	udd_ep_job_t *ptr_job;

	ep &= USB_EP_ADDR_MASK;
   8939e:	f000 000f 	and.w	r0, r0, #15
	if (USB_DEVICE_MAX_EP < ep) {
   893a2:	2805      	cmp	r0, #5
   893a4:	d831      	bhi.n	8940a <udd_ep_wait_stall_clear+0x6e>
		return false;
	}

	ptr_job = &udd_ep_job[ep - 1];

	if (!Is_udd_endpoint_enabled(ep)) {
   893a6:	f44f 4340 	mov.w	r3, #49152	; 0xc000
   893aa:	f2c4 030a 	movt	r3, #16394	; 0x400a
   893ae:	69db      	ldr	r3, [r3, #28]
   893b0:	f04f 0201 	mov.w	r2, #1
   893b4:	fa02 f200 	lsl.w	r2, r2, r0
   893b8:	421a      	tst	r2, r3
   893ba:	d029      	beq.n	89410 <udd_ep_wait_stall_clear+0x74>
	ep &= USB_EP_ADDR_MASK;
	if (USB_DEVICE_MAX_EP < ep) {
		return false;
	}

	ptr_job = &udd_ep_job[ep - 1];
   893bc:	f100 33ff 	add.w	r3, r0, #4294967295
   893c0:	eb03 0343 	add.w	r3, r3, r3, lsl #1
   893c4:	f241 5298 	movw	r2, #5528	; 0x1598
   893c8:	f2c2 0207 	movt	r2, #8199	; 0x2007
   893cc:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
	if (!Is_udd_endpoint_enabled(ep)) {
		return false; // Endpoint not enabled
	}

	// Wait clear halt endpoint
	if (ptr_job->busy == true) {
   893d0:	7d1a      	ldrb	r2, [r3, #20]
   893d2:	f012 0f01 	tst.w	r2, #1
   893d6:	d11e      	bne.n	89416 <udd_ep_wait_stall_clear+0x7a>
		return false; // Job already on going
	}

	if (Is_udd_endpoint_stall_requested(ep)
   893d8:	f24c 14c0 	movw	r4, #49600	; 0xc1c0
   893dc:	f2c4 040a 	movt	r4, #16394	; 0x400a
   893e0:	f854 0020 	ldr.w	r0, [r4, r0, lsl #2]
   893e4:	f410 2f00 	tst.w	r0, #524288	; 0x80000
   893e8:	d103      	bne.n	893f2 <udd_ep_wait_stall_clear+0x56>
			|| ptr_job->stall_requested) {
   893ea:	f002 0204 	and.w	r2, r2, #4
   893ee:	b2d0      	uxtb	r0, r2
   893f0:	b138      	cbz	r0, 89402 <udd_ep_wait_stall_clear+0x66>
		// Endpoint halted then registes the callback
		ptr_job->busy = true;
   893f2:	7d1a      	ldrb	r2, [r3, #20]
   893f4:	f042 0001 	orr.w	r0, r2, #1
   893f8:	7518      	strb	r0, [r3, #20]
		ptr_job->call_nohalt = callback;
   893fa:	6019      	str	r1, [r3, #0]
	} else {
		// endpoint not halted then call directly callback
		callback();
	}
	return true;
   893fc:	f04f 0001 	mov.w	r0, #1

	if (Is_udd_endpoint_stall_requested(ep)
			|| ptr_job->stall_requested) {
		// Endpoint halted then registes the callback
		ptr_job->busy = true;
		ptr_job->call_nohalt = callback;
   89400:	bd10      	pop	{r4, pc}
	} else {
		// endpoint not halted then call directly callback
		callback();
   89402:	4788      	blx	r1
	}
	return true;
   89404:	f04f 0001 	mov.w	r0, #1
   89408:	bd10      	pop	{r4, pc}
{
	udd_ep_job_t *ptr_job;

	ep &= USB_EP_ADDR_MASK;
	if (USB_DEVICE_MAX_EP < ep) {
		return false;
   8940a:	f04f 0000 	mov.w	r0, #0
   8940e:	bd10      	pop	{r4, pc}
	}

	ptr_job = &udd_ep_job[ep - 1];

	if (!Is_udd_endpoint_enabled(ep)) {
		return false; // Endpoint not enabled
   89410:	f04f 0000 	mov.w	r0, #0
   89414:	bd10      	pop	{r4, pc}
	}

	// Wait clear halt endpoint
	if (ptr_job->busy == true) {
		return false; // Job already on going
   89416:	f04f 0000 	mov.w	r0, #0
	} else {
		// endpoint not halted then call directly callback
		callback();
	}
	return true;
}
   8941a:	bd10      	pop	{r4, pc}

0008941c <udd_test_mode_j>:

#ifdef USB_DEVICE_HS_SUPPORT

void udd_test_mode_j(void)
{
	udd_enable_hs_test_mode();
   8941c:	f44f 4340 	mov.w	r3, #49152	; 0xc000
   89420:	f2c4 030a 	movt	r3, #16394	; 0x400a
   89424:	681a      	ldr	r2, [r3, #0]
   89426:	f422 6040 	bic.w	r0, r2, #3072	; 0xc00
   8942a:	f440 6100 	orr.w	r1, r0, #2048	; 0x800
   8942e:	6019      	str	r1, [r3, #0]
	udd_enable_hs_test_mode_j();
   89430:	681a      	ldr	r2, [r3, #0]
   89432:	f442 5000 	orr.w	r0, r2, #8192	; 0x2000
   89436:	6018      	str	r0, [r3, #0]
   89438:	4770      	bx	lr
   8943a:	bf00      	nop

0008943c <udd_test_mode_k>:
}


void udd_test_mode_k(void)
{
	udd_enable_hs_test_mode();
   8943c:	f44f 4340 	mov.w	r3, #49152	; 0xc000
   89440:	f2c4 030a 	movt	r3, #16394	; 0x400a
   89444:	681a      	ldr	r2, [r3, #0]
   89446:	f422 6040 	bic.w	r0, r2, #3072	; 0xc00
   8944a:	f440 6100 	orr.w	r1, r0, #2048	; 0x800
   8944e:	6019      	str	r1, [r3, #0]
	udd_enable_hs_test_mode_k();
   89450:	681a      	ldr	r2, [r3, #0]
   89452:	f442 4080 	orr.w	r0, r2, #16384	; 0x4000
   89456:	6018      	str	r0, [r3, #0]
   89458:	4770      	bx	lr
   8945a:	bf00      	nop

0008945c <udd_test_mode_se0_nak>:
}


void udd_test_mode_se0_nak(void)
{
	udd_enable_hs_test_mode();
   8945c:	f44f 4340 	mov.w	r3, #49152	; 0xc000
   89460:	f2c4 030a 	movt	r3, #16394	; 0x400a
   89464:	681a      	ldr	r2, [r3, #0]
   89466:	f422 6040 	bic.w	r0, r2, #3072	; 0xc00
   8946a:	f440 6100 	orr.w	r1, r0, #2048	; 0x800
   8946e:	6019      	str	r1, [r3, #0]
   89470:	4770      	bx	lr
   89472:	bf00      	nop

00089474 <udd_test_mode_packet>:
}


void udd_test_mode_packet(void)
{
   89474:	b470      	push	{r4, r5, r6}
   89476:	b08f      	sub	sp, #60	; 0x3c
	uint8_t i;
	uint8_t *ptr_dest;
	const uint8_t *ptr_src;

	const uint8_t test_packet[] = {
   89478:	f64c 55a0 	movw	r5, #52640	; 0xcda0
   8947c:	f2c0 0508 	movt	r5, #8
   89480:	ac00      	add	r4, sp, #0
   89482:	6828      	ldr	r0, [r5, #0]
   89484:	6869      	ldr	r1, [r5, #4]
   89486:	68aa      	ldr	r2, [r5, #8]
   89488:	68eb      	ldr	r3, [r5, #12]
   8948a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
   8948c:	f105 0510 	add.w	r5, r5, #16
   89490:	4626      	mov	r6, r4
   89492:	6828      	ldr	r0, [r5, #0]
   89494:	6869      	ldr	r1, [r5, #4]
   89496:	68aa      	ldr	r2, [r5, #8]
   89498:	68eb      	ldr	r3, [r5, #12]
   8949a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
   8949c:	6928      	ldr	r0, [r5, #16]
   8949e:	6969      	ldr	r1, [r5, #20]
   894a0:	69aa      	ldr	r2, [r5, #24]
   894a2:	69eb      	ldr	r3, [r5, #28]
   894a4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
   894a6:	6a28      	ldr	r0, [r5, #32]
   894a8:	f846 0f20 	str.w	r0, [r6, #32]!
   894ac:	f895 1024 	ldrb.w	r1, [r5, #36]	; 0x24
   894b0:	f105 0520 	add.w	r5, r5, #32
   894b4:	7131      	strb	r1, [r6, #4]
		// 00111111, {S0111111 * 9}, S0
		0xFC, 0x7E, 0xBF, 0xDF, 0xEF, 0xF7, 0xFB, 0xFD, 0x7E
	};

	// Reconfigure control endpoint to bulk IN endpoint
	udd_disable_endpoint(0);
   894b6:	f44f 4440 	mov.w	r4, #49152	; 0xc000
   894ba:	f2c4 040a 	movt	r4, #16394	; 0x400a
   894be:	69e2      	ldr	r2, [r4, #28]
   894c0:	f022 0301 	bic.w	r3, r2, #1
   894c4:	61e3      	str	r3, [r4, #28]
	udd_configure_endpoint(0, USB_EP_TYPE_BULK, 1,
   894c6:	f44f 4041 	mov.w	r0, #49408	; 0xc100
   894ca:	f2c4 000a 	movt	r0, #16394	; 0x400a
   894ce:	6801      	ldr	r1, [r0, #0]
   894d0:	f421 52cb 	bic.w	r2, r1, #6496	; 0x1960
   894d4:	f022 031c 	bic.w	r3, r2, #28
   894d8:	f443 5189 	orr.w	r1, r3, #4384	; 0x1120
   894dc:	f041 0210 	orr.w	r2, r1, #16
   894e0:	6002      	str	r2, [r0, #0]
			64, UOTGHS_DEVEPTCFG_EPBK_1_BANK);
	udd_allocate_memory(0);
   894e2:	6803      	ldr	r3, [r0, #0]
   894e4:	f043 0102 	orr.w	r1, r3, #2
   894e8:	6001      	str	r1, [r0, #0]
	udd_enable_endpoint(0);
   894ea:	69e0      	ldr	r0, [r4, #28]
   894ec:	f040 0201 	orr.w	r2, r0, #1
   894f0:	61e2      	str	r2, [r4, #28]

	udd_enable_hs_test_mode();
   894f2:	6823      	ldr	r3, [r4, #0]
   894f4:	f423 6140 	bic.w	r1, r3, #3072	; 0xc00
   894f8:	f441 6000 	orr.w	r0, r1, #2048	; 0x800
   894fc:	6020      	str	r0, [r4, #0]
	udd_enable_hs_test_mode_packet();
   894fe:	6822      	ldr	r2, [r4, #0]
   89500:	f442 4300 	orr.w	r3, r2, #32768	; 0x8000
   89504:	6023      	str	r3, [r4, #0]

	// Send packet on endpoint 0
	ptr_dest = (uint8_t *) & udd_get_endpoint_fifo_access(0, 8);
	ptr_src = test_packet;

	for (i = 0; i < sizeof(test_packet); i++) {
   89506:	f04f 0435 	mov.w	r4, #53	; 0x35
   8950a:	f2c2 0418 	movt	r4, #8216	; 0x2018
   8950e:	f10d 31ff 	add.w	r1, sp, #4294967295
		*ptr_dest++ = *ptr_src++;
   89512:	f811 0f01 	ldrb.w	r0, [r1, #1]!
   89516:	f04f 0300 	mov.w	r3, #0
   8951a:	f2c2 0318 	movt	r3, #8216	; 0x2018
   8951e:	f803 0b01 	strb.w	r0, [r3], #1
   89522:	f101 0001 	add.w	r0, r1, #1
   89526:	7849      	ldrb	r1, [r1, #1]
   89528:	461a      	mov	r2, r3
   8952a:	f802 1b01 	strb.w	r1, [r2], #1
   8952e:	f100 0101 	add.w	r1, r0, #1
   89532:	7840      	ldrb	r0, [r0, #1]
   89534:	7058      	strb	r0, [r3, #1]
   89536:	f102 0301 	add.w	r3, r2, #1

	// Send packet on endpoint 0
	ptr_dest = (uint8_t *) & udd_get_endpoint_fifo_access(0, 8);
	ptr_src = test_packet;

	for (i = 0; i < sizeof(test_packet); i++) {
   8953a:	42a3      	cmp	r3, r4
   8953c:	d1f1      	bne.n	89522 <udd_test_mode_packet+0xae>
		*ptr_dest++ = *ptr_src++;
	}
	udd_ack_fifocon(0);
   8953e:	f24c 2120 	movw	r1, #49696	; 0xc220
   89542:	f2c4 010a 	movt	r1, #16394	; 0x400a
   89546:	f44f 4280 	mov.w	r2, #16384	; 0x4000
   8954a:	600a      	str	r2, [r1, #0]
}
   8954c:	b00f      	add	sp, #60	; 0x3c
   8954e:	bc70      	pop	{r4, r5, r6}
   89550:	4770      	bx	lr
   89552:	bf00      	nop

00089554 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
   89554:	e7fe      	b.n	89554 <Dummy_Handler>
   89556:	bf00      	nop

00089558 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
   89558:	b538      	push	{r3, r4, r5, lr}

	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
   8955a:	f240 0300 	movw	r3, #0
   8955e:	f2c2 0307 	movt	r3, #8199	; 0x2007
   89562:	f64c 7270 	movw	r2, #53104	; 0xcf70
   89566:	f2c0 0208 	movt	r2, #8
   8956a:	429a      	cmp	r2, r3
   8956c:	d003      	beq.n	89576 <Reset_Handler+0x1e>
		for (; pDest < &_erelocate;) {
   8956e:	4840      	ldr	r0, [pc, #256]	; (89670 <Reset_Handler+0x118>)
   89570:	4940      	ldr	r1, [pc, #256]	; (89674 <Reset_Handler+0x11c>)
   89572:	4281      	cmp	r1, r0
   89574:	d304      	bcc.n	89580 <Reset_Handler+0x28>
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
   89576:	4b40      	ldr	r3, [pc, #256]	; (89678 <Reset_Handler+0x120>)
   89578:	4a40      	ldr	r2, [pc, #256]	; (8967c <Reset_Handler+0x124>)
   8957a:	429a      	cmp	r2, r3
   8957c:	d325      	bcc.n	895ca <Reset_Handler+0x72>
   8957e:	e042      	b.n	89606 <Reset_Handler+0xae>

/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
   89580:	4d3f      	ldr	r5, [pc, #252]	; (89680 <Reset_Handler+0x128>)
   89582:	4c40      	ldr	r4, [pc, #256]	; (89684 <Reset_Handler+0x12c>)
   89584:	1b63      	subs	r3, r4, r5
   89586:	f023 0503 	bic.w	r5, r3, #3
   8958a:	f04f 0300 	mov.w	r3, #0
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
		for (; pDest < &_erelocate;) {
			*pDest++ = *pSrc++;
   8958e:	f240 0200 	movw	r2, #0
   89592:	f2c2 0207 	movt	r2, #8199	; 0x2007
   89596:	f64c 7170 	movw	r1, #53104	; 0xcf70
   8959a:	f2c0 0108 	movt	r1, #8
   8959e:	f105 0004 	add.w	r0, r5, #4
   895a2:	f3c5 0480 	ubfx	r4, r5, #2, #1
   895a6:	585d      	ldr	r5, [r3, r1]
   895a8:	509d      	str	r5, [r3, r2]
   895aa:	f103 0304 	add.w	r3, r3, #4
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
		for (; pDest < &_erelocate;) {
   895ae:	4283      	cmp	r3, r0
   895b0:	d155      	bne.n	8965e <Reset_Handler+0x106>
   895b2:	e7e0      	b.n	89576 <Reset_Handler+0x1e>
			*pDest++ = *pSrc++;
   895b4:	585d      	ldr	r5, [r3, r1]
   895b6:	509d      	str	r5, [r3, r2]
   895b8:	f103 0304 	add.w	r3, r3, #4
   895bc:	585c      	ldr	r4, [r3, r1]
   895be:	509c      	str	r4, [r3, r2]
   895c0:	f103 0304 	add.w	r3, r3, #4
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
		for (; pDest < &_erelocate;) {
   895c4:	4283      	cmp	r3, r0
   895c6:	d1f5      	bne.n	895b4 <Reset_Handler+0x5c>
   895c8:	e7d5      	b.n	89576 <Reset_Handler+0x1e>
   895ca:	4d2f      	ldr	r5, [pc, #188]	; (89688 <Reset_Handler+0x130>)

/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
   895cc:	492f      	ldr	r1, [pc, #188]	; (8968c <Reset_Handler+0x134>)
   895ce:	1b48      	subs	r0, r1, r5
   895d0:	f020 0403 	bic.w	r4, r0, #3
   895d4:	f640 23e8 	movw	r3, #2792	; 0xae8
   895d8:	f2c2 0307 	movt	r3, #8199	; 0x2007
   895dc:	18e2      	adds	r2, r4, r3
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
		*pDest++ = 0;
   895de:	f04f 0100 	mov.w	r1, #0
   895e2:	1b50      	subs	r0, r2, r5
   895e4:	f1a0 0004 	sub.w	r0, r0, #4
   895e8:	f3c0 0480 	ubfx	r4, r0, #2, #1
   895ec:	f845 1f04 	str.w	r1, [r5, #4]!
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
   895f0:	4295      	cmp	r5, r2
   895f2:	d12d      	bne.n	89650 <Reset_Handler+0xf8>
   895f4:	e007      	b.n	89606 <Reset_Handler+0xae>
   895f6:	f105 0304 	add.w	r3, r5, #4
		*pDest++ = 0;
   895fa:	6069      	str	r1, [r5, #4]
   895fc:	f105 0508 	add.w	r5, r5, #8
   89600:	6059      	str	r1, [r3, #4]
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
   89602:	4295      	cmp	r5, r2
   89604:	d1f7      	bne.n	895f6 <Reset_Handler+0x9e>
		*pDest++ = 0;
	}

	/* Set the vector table base address */
	pSrc = (uint32_t *) & _sfixed;
	SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
   89606:	f240 0500 	movw	r5, #0
   8960a:	f2c0 0508 	movt	r5, #8
   8960e:	f025 4260 	bic.w	r2, r5, #3758096384	; 0xe0000000
   89612:	f022 017f 	bic.w	r1, r2, #127	; 0x7f
   89616:	f44f 406d 	mov.w	r0, #60672	; 0xed00
   8961a:	f2ce 0000 	movt	r0, #57344	; 0xe000
   8961e:	6081      	str	r1, [r0, #8]

	if (((uint32_t) pSrc >= IRAM0_ADDR) && ((uint32_t) pSrc < NFC_RAM_ADDR)) {
   89620:	f105 4460 	add.w	r4, r5, #3758096384	; 0xe0000000
   89624:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
   89628:	d207      	bcs.n	8963a <Reset_Handler+0xe2>
		SCB->VTOR |= 1 << SCB_VTOR_TBLBASE_Pos;
   8962a:	f44f 436d 	mov.w	r3, #60672	; 0xed00
   8962e:	f2ce 0300 	movt	r3, #57344	; 0xe000
   89632:	689d      	ldr	r5, [r3, #8]
   89634:	f045 5200 	orr.w	r2, r5, #536870912	; 0x20000000
   89638:	609a      	str	r2, [r3, #8]
	}

	/* Initialize the C library */
	__libc_init_array();
   8963a:	f649 71c1 	movw	r1, #40897	; 0x9fc1
   8963e:	f2c0 0108 	movt	r1, #8
   89642:	4788      	blx	r1

	/* Branch to main function */
	main();
   89644:	f649 108d 	movw	r0, #39309	; 0x998d
   89648:	f2c0 0008 	movt	r0, #8
   8964c:	4780      	blx	r0
   8964e:	e7fe      	b.n	8964e <Reset_Handler+0xf6>
   89650:	2c00      	cmp	r4, #0
   89652:	d0d0      	beq.n	895f6 <Reset_Handler+0x9e>
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
		*pDest++ = 0;
   89654:	f845 1f04 	str.w	r1, [r5, #4]!
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
   89658:	4295      	cmp	r5, r2
   8965a:	d1cc      	bne.n	895f6 <Reset_Handler+0x9e>
   8965c:	e7d3      	b.n	89606 <Reset_Handler+0xae>
   8965e:	2c00      	cmp	r4, #0
   89660:	d0a8      	beq.n	895b4 <Reset_Handler+0x5c>
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
		for (; pDest < &_erelocate;) {
			*pDest++ = *pSrc++;
   89662:	585c      	ldr	r4, [r3, r1]
   89664:	509c      	str	r4, [r3, r2]
   89666:	f103 0304 	add.w	r3, r3, #4
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
		for (; pDest < &_erelocate;) {
   8966a:	4283      	cmp	r3, r0
   8966c:	d1a2      	bne.n	895b4 <Reset_Handler+0x5c>
   8966e:	e782      	b.n	89576 <Reset_Handler+0x1e>
   89670:	20070ae8 	.word	0x20070ae8
   89674:	20070000 	.word	0x20070000
   89678:	20071c38 	.word	0x20071c38
   8967c:	20070ae8 	.word	0x20070ae8
   89680:	20070004 	.word	0x20070004
   89684:	20070aeb 	.word	0x20070aeb
   89688:	20070ae4 	.word	0x20070ae4
   8968c:	20071c33 	.word	0x20071c33

00089690 <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate(void)
{
	/* Determine clock frequency according to clock register values */
	switch (PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) {
   89690:	f44f 63c0 	mov.w	r3, #1536	; 0x600
   89694:	f2c4 030e 	movt	r3, #16398	; 0x400e
   89698:	6b18      	ldr	r0, [r3, #48]	; 0x30
   8969a:	f000 0103 	and.w	r1, r0, #3
   8969e:	2903      	cmp	r1, #3
   896a0:	f200 80b1 	bhi.w	89806 <SystemCoreClockUpdate+0x176>
   896a4:	e8df f001 	tbb	[pc, r1]
   896a8:	4f4f1402 	.word	0x4f4f1402
	case PMC_MCKR_CSS_SLOW_CLK:	/* Slow clock */
		if (SUPC->SUPC_SR & SUPC_SR_OSCSEL) {
   896ac:	f641 2010 	movw	r0, #6672	; 0x1a10
   896b0:	f2c4 000e 	movt	r0, #16398	; 0x400e
   896b4:	6941      	ldr	r1, [r0, #20]
   896b6:	f011 0f80 	tst.w	r1, #128	; 0x80
			SystemCoreClock = CHIP_FREQ_XTAL_32K;
   896ba:	f240 239c 	movw	r3, #668	; 0x29c
   896be:	f2c2 0307 	movt	r3, #8199	; 0x2007
   896c2:	bf14      	ite	ne
   896c4:	f44f 4200 	movne.w	r2, #32768	; 0x8000
		} else {
			SystemCoreClock = CHIP_FREQ_SLCK_RC;
   896c8:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
   896cc:	601a      	str	r2, [r3, #0]
   896ce:	e09a      	b.n	89806 <SystemCoreClockUpdate+0x176>
		}
		break;
	case PMC_MCKR_CSS_MAIN_CLK:	/* Main clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
   896d0:	f44f 63c0 	mov.w	r3, #1536	; 0x600
   896d4:	f2c4 030e 	movt	r3, #16398	; 0x400e
   896d8:	6a18      	ldr	r0, [r3, #32]
   896da:	f010 7f80 	tst.w	r0, #16777216	; 0x1000000
   896de:	d009      	beq.n	896f4 <SystemCoreClockUpdate+0x64>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
   896e0:	f44f 53d8 	mov.w	r3, #6912	; 0x1b00
   896e4:	f2c0 03b7 	movt	r3, #183	; 0xb7
   896e8:	f240 229c 	movw	r2, #668	; 0x29c
   896ec:	f2c2 0207 	movt	r2, #8199	; 0x2007
   896f0:	6013      	str	r3, [r2, #0]
   896f2:	e088      	b.n	89806 <SystemCoreClockUpdate+0x176>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
   896f4:	f44f 6110 	mov.w	r1, #2304	; 0x900
   896f8:	f2c0 013d 	movt	r1, #61	; 0x3d
   896fc:	f240 229c 	movw	r2, #668	; 0x29c
   89700:	f2c2 0207 	movt	r2, #8199	; 0x2007
   89704:	6011      	str	r1, [r2, #0]

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
   89706:	f44f 63c0 	mov.w	r3, #1536	; 0x600
   8970a:	f2c4 030e 	movt	r3, #16398	; 0x400e
   8970e:	6a18      	ldr	r0, [r3, #32]
   89710:	f000 0170 	and.w	r1, r0, #112	; 0x70
   89714:	2910      	cmp	r1, #16
   89716:	d002      	beq.n	8971e <SystemCoreClockUpdate+0x8e>
   89718:	2920      	cmp	r1, #32
   8971a:	d174      	bne.n	89806 <SystemCoreClockUpdate+0x176>
   8971c:	e009      	b.n	89732 <SystemCoreClockUpdate+0xa2>
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock *= 2U;
   8971e:	f44f 5090 	mov.w	r0, #4608	; 0x1200
   89722:	f2c0 007a 	movt	r0, #122	; 0x7a
   89726:	f240 219c 	movw	r1, #668	; 0x29c
   8972a:	f2c2 0107 	movt	r1, #8199	; 0x2007
   8972e:	6008      	str	r0, [r1, #0]
				break;
   89730:	e069      	b.n	89806 <SystemCoreClockUpdate+0x176>
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
   89732:	f44f 53d8 	mov.w	r3, #6912	; 0x1b00
   89736:	f2c0 03b7 	movt	r3, #183	; 0xb7
   8973a:	f240 229c 	movw	r2, #668	; 0x29c
   8973e:	f2c2 0207 	movt	r2, #8199	; 0x2007
   89742:	6013      	str	r3, [r2, #0]
				break;
   89744:	e05f      	b.n	89806 <SystemCoreClockUpdate+0x176>
			}
		}
		break;
	case PMC_MCKR_CSS_PLLA_CLK:	/* PLLA clock */
	case PMC_MCKR_CSS_UPLL_CLK:	/* UPLL clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
   89746:	f44f 62c0 	mov.w	r2, #1536	; 0x600
   8974a:	f2c4 020e 	movt	r2, #16398	; 0x400e
   8974e:	6a13      	ldr	r3, [r2, #32]
   89750:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
   89754:	d009      	beq.n	8976a <SystemCoreClockUpdate+0xda>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
   89756:	f44f 51d8 	mov.w	r1, #6912	; 0x1b00
   8975a:	f2c0 01b7 	movt	r1, #183	; 0xb7
   8975e:	f240 229c 	movw	r2, #668	; 0x29c
   89762:	f2c2 0207 	movt	r2, #8199	; 0x2007
   89766:	6011      	str	r1, [r2, #0]
   89768:	e027      	b.n	897ba <SystemCoreClockUpdate+0x12a>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
   8976a:	f44f 6010 	mov.w	r0, #2304	; 0x900
   8976e:	f2c0 003d 	movt	r0, #61	; 0x3d
   89772:	f240 219c 	movw	r1, #668	; 0x29c
   89776:	f2c2 0107 	movt	r1, #8199	; 0x2007
   8977a:	6008      	str	r0, [r1, #0]

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
   8977c:	f44f 62c0 	mov.w	r2, #1536	; 0x600
   89780:	f2c4 020e 	movt	r2, #16398	; 0x400e
   89784:	6a13      	ldr	r3, [r2, #32]
   89786:	f003 0070 	and.w	r0, r3, #112	; 0x70
   8978a:	2810      	cmp	r0, #16
   8978c:	d002      	beq.n	89794 <SystemCoreClockUpdate+0x104>
   8978e:	2820      	cmp	r0, #32
   89790:	d113      	bne.n	897ba <SystemCoreClockUpdate+0x12a>
   89792:	e009      	b.n	897a8 <SystemCoreClockUpdate+0x118>
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock *= 2U;
   89794:	f44f 5390 	mov.w	r3, #4608	; 0x1200
   89798:	f2c0 037a 	movt	r3, #122	; 0x7a
   8979c:	f240 209c 	movw	r0, #668	; 0x29c
   897a0:	f2c2 0007 	movt	r0, #8199	; 0x2007
   897a4:	6003      	str	r3, [r0, #0]
				break;
   897a6:	e008      	b.n	897ba <SystemCoreClockUpdate+0x12a>
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
   897a8:	f44f 51d8 	mov.w	r1, #6912	; 0x1b00
   897ac:	f2c0 01b7 	movt	r1, #183	; 0xb7
   897b0:	f240 229c 	movw	r2, #668	; 0x29c
   897b4:	f2c2 0207 	movt	r2, #8199	; 0x2007
   897b8:	6011      	str	r1, [r2, #0]
				break;
			default:
				break;
			}
		}
		if ((PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK) {
   897ba:	f44f 63c0 	mov.w	r3, #1536	; 0x600
   897be:	f2c4 030e 	movt	r3, #16398	; 0x400e
   897c2:	6b18      	ldr	r0, [r3, #48]	; 0x30
   897c4:	f000 0103 	and.w	r1, r0, #3
   897c8:	2902      	cmp	r1, #2
   897ca:	d113      	bne.n	897f4 <SystemCoreClockUpdate+0x164>
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
   897cc:	f44f 61c0 	mov.w	r1, #1536	; 0x600
   897d0:	f2c4 010e 	movt	r1, #16398	; 0x400e
   897d4:	6a88      	ldr	r0, [r1, #40]	; 0x28
				                            CKGR_PLLAR_MULA_Pos) + 1U);
			SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
   897d6:	6a89      	ldr	r1, [r1, #40]	; 0x28
   897d8:	f240 239c 	movw	r3, #668	; 0x29c
   897dc:	f2c2 0307 	movt	r3, #8199	; 0x2007
			default:
				break;
			}
		}
		if ((PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK) {
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
   897e0:	f3c0 400a 	ubfx	r0, r0, #16, #11
   897e4:	681a      	ldr	r2, [r3, #0]
   897e6:	fb00 2002 	mla	r0, r0, r2, r2
				                            CKGR_PLLAR_MULA_Pos) + 1U);
			SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
   897ea:	b2c9      	uxtb	r1, r1
   897ec:	fbb0 f2f1 	udiv	r2, r0, r1
   897f0:	601a      	str	r2, [r3, #0]
   897f2:	e008      	b.n	89806 <SystemCoreClockUpdate+0x176>
				                             CKGR_PLLAR_DIVA_Pos));
		} else {
			SystemCoreClock = SYS_UTMIPLL / 2U;
   897f4:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
   897f8:	f6c0 634e 	movt	r3, #3662	; 0xe4e
   897fc:	f240 229c 	movw	r2, #668	; 0x29c
   89800:	f2c2 0207 	movt	r2, #8199	; 0x2007
   89804:	6013      	str	r3, [r2, #0]
		}
		break;
	}

	if ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3) {
   89806:	f44f 62c0 	mov.w	r2, #1536	; 0x600
   8980a:	f2c4 020e 	movt	r2, #16398	; 0x400e
   8980e:	6b10      	ldr	r0, [r2, #48]	; 0x30
   89810:	f000 0170 	and.w	r1, r0, #112	; 0x70
   89814:	2970      	cmp	r1, #112	; 0x70
   89816:	d10e      	bne.n	89836 <SystemCoreClockUpdate+0x1a6>
		SystemCoreClock /= 3U;
   89818:	f240 239c 	movw	r3, #668	; 0x29c
   8981c:	f2c2 0307 	movt	r3, #8199	; 0x2007
   89820:	6818      	ldr	r0, [r3, #0]
   89822:	f64a 22ab 	movw	r2, #43691	; 0xaaab
   89826:	f6ca 22aa 	movt	r2, #43690	; 0xaaaa
   8982a:	fba2 0100 	umull	r0, r1, r2, r0
   8982e:	ea4f 0051 	mov.w	r0, r1, lsr #1
   89832:	6018      	str	r0, [r3, #0]
   89834:	4770      	bx	lr
	} else {
		SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> 
   89836:	f44f 63c0 	mov.w	r3, #1536	; 0x600
   8983a:	f2c4 030e 	movt	r3, #16398	; 0x400e
   8983e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
   89840:	f240 209c 	movw	r0, #668	; 0x29c
   89844:	f2c2 0007 	movt	r0, #8199	; 0x2007
   89848:	f3c2 1102 	ubfx	r1, r2, #4, #3
   8984c:	6803      	ldr	r3, [r0, #0]
   8984e:	fa23 f301 	lsr.w	r3, r3, r1
   89852:	6003      	str	r3, [r0, #0]
   89854:	4770      	bx	lr
   89856:	bf00      	nop

00089858 <system_init_flash>:
 * Initialize flash.
 */
void system_init_flash(uint32_t ul_clk)
{
	/* Set FWS for embedded Flash access according to operating frequency */
	if (ul_clk < CHIP_FREQ_FWS_0) {
   89858:	f64e 23bf 	movw	r3, #60095	; 0xeabf
   8985c:	f2c0 1321 	movt	r3, #289	; 0x121
   89860:	4298      	cmp	r0, r3
   89862:	d80c      	bhi.n	8987e <system_init_flash+0x26>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0);
   89864:	f44f 6320 	mov.w	r3, #2560	; 0xa00
   89868:	f2c4 030e 	movt	r3, #16398	; 0x400e
   8986c:	f04f 0000 	mov.w	r0, #0
   89870:	6018      	str	r0, [r3, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(0);
   89872:	f44f 6140 	mov.w	r1, #3072	; 0xc00
   89876:	f2c4 010e 	movt	r1, #16398	; 0x400e
   8987a:	6008      	str	r0, [r1, #0]
   8987c:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_1) {
   8987e:	f24f 017f 	movw	r1, #61567	; 0xf07f
   89882:	f2c0 21fa 	movt	r1, #762	; 0x2fa
   89886:	4288      	cmp	r0, r1
   89888:	d80c      	bhi.n	898a4 <system_init_flash+0x4c>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(1);
   8988a:	f44f 6020 	mov.w	r0, #2560	; 0xa00
   8988e:	f2c4 000e 	movt	r0, #16398	; 0x400e
   89892:	f44f 7180 	mov.w	r1, #256	; 0x100
   89896:	6001      	str	r1, [r0, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(1);
   89898:	f44f 6240 	mov.w	r2, #3072	; 0xc00
   8989c:	f2c4 020e 	movt	r2, #16398	; 0x400e
   898a0:	6011      	str	r1, [r2, #0]
   898a2:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_2) {
   898a4:	f648 73ff 	movw	r3, #36863	; 0x8fff
   898a8:	f2c0 33d0 	movt	r3, #976	; 0x3d0
   898ac:	4298      	cmp	r0, r3
   898ae:	d80c      	bhi.n	898ca <system_init_flash+0x72>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(2);
   898b0:	f44f 6120 	mov.w	r1, #2560	; 0xa00
   898b4:	f2c4 010e 	movt	r1, #16398	; 0x400e
   898b8:	f44f 7200 	mov.w	r2, #512	; 0x200
   898bc:	600a      	str	r2, [r1, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(2);
   898be:	f44f 6340 	mov.w	r3, #3072	; 0xc00
   898c2:	f2c4 030e 	movt	r3, #16398	; 0x400e
   898c6:	601a      	str	r2, [r3, #0]
   898c8:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_3) {
   898ca:	f24b 31ff 	movw	r1, #46079	; 0xb3ff
   898ce:	f2c0 41c4 	movt	r1, #1220	; 0x4c4
   898d2:	4288      	cmp	r0, r1
   898d4:	d80c      	bhi.n	898f0 <system_init_flash+0x98>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(3);
   898d6:	f44f 6320 	mov.w	r3, #2560	; 0xa00
   898da:	f2c4 030e 	movt	r3, #16398	; 0x400e
   898de:	f44f 7240 	mov.w	r2, #768	; 0x300
   898e2:	601a      	str	r2, [r3, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(3);
   898e4:	f44f 6040 	mov.w	r0, #3072	; 0xc00
   898e8:	f2c4 000e 	movt	r0, #16398	; 0x400e
   898ec:	6002      	str	r2, [r0, #0]
   898ee:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_4) {
   898f0:	f644 237f 	movw	r3, #19071	; 0x4a7f
   898f4:	f2c0 535d 	movt	r3, #1373	; 0x55d
   898f8:	4298      	cmp	r0, r3
		EFC0->EEFC_FMR = EEFC_FMR_FWS(4);
   898fa:	f44f 6020 	mov.w	r0, #2560	; 0xa00
   898fe:	f2c4 000e 	movt	r0, #16398	; 0x400e
   89902:	bf94      	ite	ls
   89904:	f44f 6280 	movls.w	r2, #1024	; 0x400
		EFC1->EEFC_FMR = EEFC_FMR_FWS(4);	
	} else {
		EFC0->EEFC_FMR = EEFC_FMR_FWS(5);
   89908:	f44f 62a0 	movhi.w	r2, #1280	; 0x500
   8990c:	6002      	str	r2, [r0, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(5);
   8990e:	f44f 6140 	mov.w	r1, #3072	; 0xc00
   89912:	f2c4 010e 	movt	r1, #16398	; 0x400e
   89916:	600a      	str	r2, [r1, #0]
   89918:	4770      	bx	lr
   8991a:	bf00      	nop

0008991c <_sbrk>:
extern caddr_t _sbrk(int incr)
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;

	if (heap == NULL) {
   8991c:	f241 6314 	movw	r3, #5652	; 0x1614
   89920:	f2c2 0307 	movt	r3, #8199	; 0x2007
   89924:	6819      	ldr	r1, [r3, #0]
   89926:	b941      	cbnz	r1, 8993a <_sbrk+0x1e>
		heap = (unsigned char *)&_end;
   89928:	f241 6314 	movw	r3, #5652	; 0x1614
   8992c:	f2c2 0307 	movt	r3, #8199	; 0x2007
   89930:	f643 4238 	movw	r2, #15416	; 0x3c38
   89934:	f2c2 0207 	movt	r2, #8199	; 0x2007
   89938:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
   8993a:	f241 6114 	movw	r1, #5652	; 0x1614
   8993e:	f2c2 0107 	movt	r1, #8199	; 0x2007
   89942:	680b      	ldr	r3, [r1, #0]

	heap += incr;
   89944:	1818      	adds	r0, r3, r0
   89946:	6008      	str	r0, [r1, #0]

	return (caddr_t) prev_heap;
}
   89948:	4618      	mov	r0, r3
   8994a:	4770      	bx	lr

0008994c <main_msc_enable>:
uint16_t last_ok_12v_state = FALSE;


bool main_msc_enable(void)
{
	main_b_msc_enable = true;
   8994c:	f04f 0001 	mov.w	r0, #1
   89950:	f241 631a 	movw	r3, #5658	; 0x161a
   89954:	f2c2 0307 	movt	r3, #8199	; 0x2007
   89958:	7018      	strb	r0, [r3, #0]
	return true;
}
   8995a:	4770      	bx	lr

0008995c <main_msc_disable>:
void main_msc_disable(void)
{
	main_b_msc_enable = false;
   8995c:	f241 631a 	movw	r3, #5658	; 0x161a
   89960:	f2c2 0307 	movt	r3, #8199	; 0x2007
   89964:	f04f 0200 	mov.w	r2, #0
   89968:	701a      	strb	r2, [r3, #0]
   8996a:	4770      	bx	lr

0008996c <main_cdc_enable>:
}
bool main_cdc_enable(uint8_t port)
{
	main_b_cdc_enable = true;
   8996c:	f04f 0001 	mov.w	r0, #1
   89970:	f241 631b 	movw	r3, #5659	; 0x161b
   89974:	f2c2 0307 	movt	r3, #8199	; 0x2007
   89978:	7018      	strb	r0, [r3, #0]
	return true;
}
   8997a:	4770      	bx	lr

0008997c <main_cdc_disable>:
void main_cdc_disable(uint8_t port)
{
	main_b_cdc_enable = false;
   8997c:	f241 631b 	movw	r3, #5659	; 0x161b
   89980:	f2c2 0307 	movt	r3, #8199	; 0x2007
   89984:	f04f 0200 	mov.w	r2, #0
   89988:	701a      	strb	r2, [r3, #0]
   8998a:	4770      	bx	lr

0008998c <main>:
}

/*! \brief Main function. Execution starts here.
 */
int main(void)
{
   8998c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	irq_initialize_vectors();
	cpu_irq_enable();
   8998e:	f04f 0401 	mov.w	r4, #1
   89992:	f240 2398 	movw	r3, #664	; 0x298
   89996:	f2c2 0307 	movt	r3, #8199	; 0x2007
   8999a:	701c      	strb	r4, [r3, #0]
   8999c:	f3bf 8f5f 	dmb	sy
   899a0:	b662      	cpsie	i
	wdt_disable(WDT);
   899a2:	f641 2050 	movw	r0, #6736	; 0x1a50
   899a6:	f2c4 000e 	movt	r0, #16398	; 0x400e
   899aa:	f641 21dd 	movw	r1, #6877	; 0x1add
   899ae:	f2c0 0108 	movt	r1, #8
   899b2:	4788      	blx	r1
{
#ifdef CONFIG_SLEEPMGR_ENABLE
	uint8_t i;

	for (i = 0; i < SLEEPMGR_NR_OF_MODES - 1; i++) {
		sleepmgr_locks[i] = 0;
   899b4:	f641 4014 	movw	r0, #7188	; 0x1c14
   899b8:	f2c2 0007 	movt	r0, #8199	; 0x2007
   899bc:	f04f 0200 	mov.w	r2, #0
   899c0:	7002      	strb	r2, [r0, #0]
   899c2:	7042      	strb	r2, [r0, #1]
   899c4:	7082      	strb	r2, [r0, #2]
   899c6:	70c2      	strb	r2, [r0, #3]
	}
	sleepmgr_locks[SLEEPMGR_NR_OF_MODES - 1] = 1;
   899c8:	7104      	strb	r4, [r0, #4]

	// Initialize the sleep manager
	sleepmgr_init();

	// Board initialization
	sysclk_init();
   899ca:	f644 6509 	movw	r5, #19977	; 0x4e09
   899ce:	f2c0 0508 	movt	r5, #8
   899d2:	47a8      	blx	r5
	init_board();
   899d4:	f641 26e5 	movw	r6, #6885	; 0x1ae5
   899d8:	f2c0 0608 	movt	r6, #8
   899dc:	47b0      	blx	r6
	init_pwm();
   899de:	f242 4799 	movw	r7, #9369	; 0x2499
   899e2:	f2c0 0708 	movt	r7, #8
   899e6:	47b8      	blx	r7
	init_i2c();
   899e8:	f242 4349 	movw	r3, #9289	; 0x2449
   899ec:	f2c0 0308 	movt	r3, #8
   899f0:	4798      	blx	r3

	// Module initialization	
	init_module_peripherals_bp();
   899f2:	f641 7181 	movw	r1, #8065	; 0x1f81
   899f6:	f2c0 0108 	movt	r1, #8
   899fa:	4788      	blx	r1

	/* Initialize SD MMC stack */
	delay_ms(200);
   899fc:	f44f 409f 	mov.w	r0, #20352	; 0x4f80
   89a00:	f2c0 0012 	movt	r0, #18
   89a04:	f240 0201 	movw	r2, #1
   89a08:	f2c2 0207 	movt	r2, #8199	; 0x2007
   89a0c:	4790      	blx	r2
	sd_mmc_init();
   89a0e:	f240 4069 	movw	r0, #1129	; 0x469
   89a12:	f2c0 0008 	movt	r0, #8
   89a16:	4780      	blx	r0

	// Start USB stack to authorize VBus monitoring
	udc_start();
   89a18:	f246 75f5 	movw	r5, #26613	; 0x67f5
   89a1c:	f2c0 0508 	movt	r5, #8
   89a20:	47a8      	blx	r5
	
	// Init SCPI parser
    console_init();	
   89a22:	f644 3649 	movw	r6, #19273	; 0x4b49
   89a26:	f2c0 0608 	movt	r6, #8
   89a2a:	47b0      	blx	r6
	
	if(get_12v_status() == RETURN_OK)
   89a2c:	f242 6709 	movw	r7, #9737	; 0x2609
   89a30:	f2c0 0708 	movt	r7, #8
   89a34:	47b8      	blx	r7
   89a36:	42a0      	cmp	r0, r4
   89a38:	d104      	bne.n	89a44 <main+0xb8>
	{
		enable_12v();
   89a3a:	f242 6429 	movw	r4, #9769	; 0x2629
   89a3e:	f2c0 0408 	movt	r4, #8
   89a42:	47a0      	blx	r4
	}
	
	while (true) 
	{
		console_process();	
   89a44:	f644 3661 	movw	r6, #19297	; 0x4b61
   89a48:	f2c0 0608 	movt	r6, #8
			
		if((get_ok_12v_status() == RETURN_OK) && (last_ok_12v_state == FALSE))
   89a4c:	f242 6419 	movw	r4, #9753	; 0x2619
   89a50:	f2c0 0408 	movt	r4, #8
			#else
				set_user_led_colour(0, 100, 0);
			#endif
			last_ok_12v_state = TRUE;
		}
		else if((get_ok_12v_status() == RETURN_NOK) && (last_ok_12v_state == TRUE))
   89a54:	f241 6518 	movw	r5, #5656	; 0x1618
   89a58:	f2c2 0507 	movt	r5, #8199	; 0x2007
		{
			set_user_led_colour(0, 0, 0);
   89a5c:	f242 57b1 	movw	r7, #9649	; 0x25b1
   89a60:	f2c0 0708 	movt	r7, #8
		enable_12v();
	}
	
	while (true) 
	{
		console_process();	
   89a64:	47b0      	blx	r6
			
		if((get_ok_12v_status() == RETURN_OK) && (last_ok_12v_state == FALSE))
   89a66:	47a0      	blx	r4
   89a68:	2801      	cmp	r0, #1
   89a6a:	d10b      	bne.n	89a84 <main+0xf8>
   89a6c:	882b      	ldrh	r3, [r5, #0]
   89a6e:	b94b      	cbnz	r3, 89a84 <main+0xf8>
		{
			#ifdef TEST_FW
				set_user_led_colour(300, 300, 300);
			#else
				set_user_led_colour(0, 100, 0);
   89a70:	f04f 0000 	mov.w	r0, #0
   89a74:	f04f 0164 	mov.w	r1, #100	; 0x64
   89a78:	4602      	mov	r2, r0
   89a7a:	47b8      	blx	r7
			#endif
			last_ok_12v_state = TRUE;
   89a7c:	f04f 0001 	mov.w	r0, #1
   89a80:	8028      	strh	r0, [r5, #0]
   89a82:	e00a      	b.n	89a9a <main+0x10e>
		}
		else if((get_ok_12v_status() == RETURN_NOK) && (last_ok_12v_state == TRUE))
   89a84:	47a0      	blx	r4
   89a86:	b940      	cbnz	r0, 89a9a <main+0x10e>
   89a88:	8829      	ldrh	r1, [r5, #0]
   89a8a:	2901      	cmp	r1, #1
   89a8c:	d105      	bne.n	89a9a <main+0x10e>
		{
			set_user_led_colour(0, 0, 0);
   89a8e:	4601      	mov	r1, r0
   89a90:	4602      	mov	r2, r0
   89a92:	47b8      	blx	r7
			last_ok_12v_state = FALSE;
   89a94:	f04f 0200 	mov.w	r2, #0
   89a98:	802a      	strh	r2, [r5, #0]
		}

		if (main_b_msc_enable) 
   89a9a:	f241 631a 	movw	r3, #5658	; 0x161a
   89a9e:	f2c2 0307 	movt	r3, #8199	; 0x2007
   89aa2:	7819      	ldrb	r1, [r3, #0]
   89aa4:	2900      	cmp	r1, #0
   89aa6:	d0dd      	beq.n	89a64 <main+0xd8>
		{
			if (!udi_msc_process_trans()) 
   89aa8:	f246 4251 	movw	r2, #25681	; 0x6451
   89aac:	f2c0 0208 	movt	r2, #8
   89ab0:	4790      	blx	r2
   89ab2:	e7d7      	b.n	89a64 <main+0xd8>

00089ab4 <round>:
   89ab4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   89ab6:	f3c1 570a 	ubfx	r7, r1, #20, #11
   89aba:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
   89abe:	2e13      	cmp	r6, #19
   89ac0:	4602      	mov	r2, r0
   89ac2:	460b      	mov	r3, r1
   89ac4:	4604      	mov	r4, r0
   89ac6:	460d      	mov	r5, r1
   89ac8:	dc18      	bgt.n	89afc <round+0x48>
   89aca:	2e00      	cmp	r6, #0
   89acc:	da08      	bge.n	89ae0 <round+0x2c>
   89ace:	1c73      	adds	r3, r6, #1
   89ad0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   89ad4:	d130      	bne.n	89b38 <round+0x84>
   89ad6:	f045 557f 	orr.w	r5, r5, #1069547520	; 0x3fc00000
   89ada:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
   89ade:	e02b      	b.n	89b38 <round+0x84>
   89ae0:	4818      	ldr	r0, [pc, #96]	; (89b44 <round+0x90>)
   89ae2:	fa40 f006 	asr.w	r0, r0, r6
   89ae6:	4208      	tst	r0, r1
   89ae8:	d100      	bne.n	89aec <round+0x38>
   89aea:	b342      	cbz	r2, 89b3e <round+0x8a>
   89aec:	f44f 2400 	mov.w	r4, #524288	; 0x80000
   89af0:	fa44 f606 	asr.w	r6, r4, r6
   89af4:	19ad      	adds	r5, r5, r6
   89af6:	ea25 0500 	bic.w	r5, r5, r0
   89afa:	e01d      	b.n	89b38 <round+0x84>
   89afc:	2e33      	cmp	r6, #51	; 0x33
   89afe:	dd07      	ble.n	89b10 <round+0x5c>
   89b00:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
   89b04:	d11b      	bne.n	89b3e <round+0x8a>
   89b06:	f000 f825 	bl	89b54 <__adddf3>
   89b0a:	4602      	mov	r2, r0
   89b0c:	460b      	mov	r3, r1
   89b0e:	e016      	b.n	89b3e <round+0x8a>
   89b10:	f2a7 4113 	subw	r1, r7, #1043	; 0x413
   89b14:	f04f 30ff 	mov.w	r0, #4294967295
   89b18:	fa20 f101 	lsr.w	r1, r0, r1
   89b1c:	4211      	tst	r1, r2
   89b1e:	d00e      	beq.n	89b3e <round+0x8a>
   89b20:	f5c7 6786 	rsb	r7, r7, #1072	; 0x430
   89b24:	2301      	movs	r3, #1
   89b26:	1cba      	adds	r2, r7, #2
   89b28:	fa03 f702 	lsl.w	r7, r3, r2
   89b2c:	193c      	adds	r4, r7, r4
   89b2e:	bf28      	it	cs
   89b30:	18ed      	addcs	r5, r5, r3
   89b32:	ea24 0401 	bic.w	r4, r4, r1
   89b36:	e000      	b.n	89b3a <round+0x86>
   89b38:	2400      	movs	r4, #0
   89b3a:	462b      	mov	r3, r5
   89b3c:	4622      	mov	r2, r4
   89b3e:	4610      	mov	r0, r2
   89b40:	4619      	mov	r1, r3
   89b42:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   89b44:	000fffff 	.word	0x000fffff

00089b48 <__aeabi_drsub>:
   89b48:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
   89b4c:	e002      	b.n	89b54 <__adddf3>
   89b4e:	bf00      	nop

00089b50 <__aeabi_dsub>:
   89b50:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00089b54 <__adddf3>:
   89b54:	b530      	push	{r4, r5, lr}
   89b56:	ea4f 0441 	mov.w	r4, r1, lsl #1
   89b5a:	ea4f 0543 	mov.w	r5, r3, lsl #1
   89b5e:	ea94 0f05 	teq	r4, r5
   89b62:	bf08      	it	eq
   89b64:	ea90 0f02 	teqeq	r0, r2
   89b68:	bf1f      	itttt	ne
   89b6a:	ea54 0c00 	orrsne.w	ip, r4, r0
   89b6e:	ea55 0c02 	orrsne.w	ip, r5, r2
   89b72:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
   89b76:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
   89b7a:	f000 80e2 	beq.w	89d42 <__adddf3+0x1ee>
   89b7e:	ea4f 5454 	mov.w	r4, r4, lsr #21
   89b82:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
   89b86:	bfb8      	it	lt
   89b88:	426d      	neglt	r5, r5
   89b8a:	dd0c      	ble.n	89ba6 <__adddf3+0x52>
   89b8c:	442c      	add	r4, r5
   89b8e:	ea80 0202 	eor.w	r2, r0, r2
   89b92:	ea81 0303 	eor.w	r3, r1, r3
   89b96:	ea82 0000 	eor.w	r0, r2, r0
   89b9a:	ea83 0101 	eor.w	r1, r3, r1
   89b9e:	ea80 0202 	eor.w	r2, r0, r2
   89ba2:	ea81 0303 	eor.w	r3, r1, r3
   89ba6:	2d36      	cmp	r5, #54	; 0x36
   89ba8:	bf88      	it	hi
   89baa:	bd30      	pophi	{r4, r5, pc}
   89bac:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
   89bb0:	ea4f 3101 	mov.w	r1, r1, lsl #12
   89bb4:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
   89bb8:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
   89bbc:	d002      	beq.n	89bc4 <__adddf3+0x70>
   89bbe:	4240      	negs	r0, r0
   89bc0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   89bc4:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
   89bc8:	ea4f 3303 	mov.w	r3, r3, lsl #12
   89bcc:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
   89bd0:	d002      	beq.n	89bd8 <__adddf3+0x84>
   89bd2:	4252      	negs	r2, r2
   89bd4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
   89bd8:	ea94 0f05 	teq	r4, r5
   89bdc:	f000 80a7 	beq.w	89d2e <__adddf3+0x1da>
   89be0:	f1a4 0401 	sub.w	r4, r4, #1
   89be4:	f1d5 0e20 	rsbs	lr, r5, #32
   89be8:	db0d      	blt.n	89c06 <__adddf3+0xb2>
   89bea:	fa02 fc0e 	lsl.w	ip, r2, lr
   89bee:	fa22 f205 	lsr.w	r2, r2, r5
   89bf2:	1880      	adds	r0, r0, r2
   89bf4:	f141 0100 	adc.w	r1, r1, #0
   89bf8:	fa03 f20e 	lsl.w	r2, r3, lr
   89bfc:	1880      	adds	r0, r0, r2
   89bfe:	fa43 f305 	asr.w	r3, r3, r5
   89c02:	4159      	adcs	r1, r3
   89c04:	e00e      	b.n	89c24 <__adddf3+0xd0>
   89c06:	f1a5 0520 	sub.w	r5, r5, #32
   89c0a:	f10e 0e20 	add.w	lr, lr, #32
   89c0e:	2a01      	cmp	r2, #1
   89c10:	fa03 fc0e 	lsl.w	ip, r3, lr
   89c14:	bf28      	it	cs
   89c16:	f04c 0c02 	orrcs.w	ip, ip, #2
   89c1a:	fa43 f305 	asr.w	r3, r3, r5
   89c1e:	18c0      	adds	r0, r0, r3
   89c20:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
   89c24:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   89c28:	d507      	bpl.n	89c3a <__adddf3+0xe6>
   89c2a:	f04f 0e00 	mov.w	lr, #0
   89c2e:	f1dc 0c00 	rsbs	ip, ip, #0
   89c32:	eb7e 0000 	sbcs.w	r0, lr, r0
   89c36:	eb6e 0101 	sbc.w	r1, lr, r1
   89c3a:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
   89c3e:	d31b      	bcc.n	89c78 <__adddf3+0x124>
   89c40:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
   89c44:	d30c      	bcc.n	89c60 <__adddf3+0x10c>
   89c46:	0849      	lsrs	r1, r1, #1
   89c48:	ea5f 0030 	movs.w	r0, r0, rrx
   89c4c:	ea4f 0c3c 	mov.w	ip, ip, rrx
   89c50:	f104 0401 	add.w	r4, r4, #1
   89c54:	ea4f 5244 	mov.w	r2, r4, lsl #21
   89c58:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
   89c5c:	f080 809a 	bcs.w	89d94 <__adddf3+0x240>
   89c60:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
   89c64:	bf08      	it	eq
   89c66:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
   89c6a:	f150 0000 	adcs.w	r0, r0, #0
   89c6e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   89c72:	ea41 0105 	orr.w	r1, r1, r5
   89c76:	bd30      	pop	{r4, r5, pc}
   89c78:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
   89c7c:	4140      	adcs	r0, r0
   89c7e:	eb41 0101 	adc.w	r1, r1, r1
   89c82:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   89c86:	f1a4 0401 	sub.w	r4, r4, #1
   89c8a:	d1e9      	bne.n	89c60 <__adddf3+0x10c>
   89c8c:	f091 0f00 	teq	r1, #0
   89c90:	bf04      	itt	eq
   89c92:	4601      	moveq	r1, r0
   89c94:	2000      	moveq	r0, #0
   89c96:	fab1 f381 	clz	r3, r1
   89c9a:	bf08      	it	eq
   89c9c:	3320      	addeq	r3, #32
   89c9e:	f1a3 030b 	sub.w	r3, r3, #11
   89ca2:	f1b3 0220 	subs.w	r2, r3, #32
   89ca6:	da0c      	bge.n	89cc2 <__adddf3+0x16e>
   89ca8:	320c      	adds	r2, #12
   89caa:	dd08      	ble.n	89cbe <__adddf3+0x16a>
   89cac:	f102 0c14 	add.w	ip, r2, #20
   89cb0:	f1c2 020c 	rsb	r2, r2, #12
   89cb4:	fa01 f00c 	lsl.w	r0, r1, ip
   89cb8:	fa21 f102 	lsr.w	r1, r1, r2
   89cbc:	e00c      	b.n	89cd8 <__adddf3+0x184>
   89cbe:	f102 0214 	add.w	r2, r2, #20
   89cc2:	bfd8      	it	le
   89cc4:	f1c2 0c20 	rsble	ip, r2, #32
   89cc8:	fa01 f102 	lsl.w	r1, r1, r2
   89ccc:	fa20 fc0c 	lsr.w	ip, r0, ip
   89cd0:	bfdc      	itt	le
   89cd2:	ea41 010c 	orrle.w	r1, r1, ip
   89cd6:	4090      	lslle	r0, r2
   89cd8:	1ae4      	subs	r4, r4, r3
   89cda:	bfa2      	ittt	ge
   89cdc:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
   89ce0:	4329      	orrge	r1, r5
   89ce2:	bd30      	popge	{r4, r5, pc}
   89ce4:	ea6f 0404 	mvn.w	r4, r4
   89ce8:	3c1f      	subs	r4, #31
   89cea:	da1c      	bge.n	89d26 <__adddf3+0x1d2>
   89cec:	340c      	adds	r4, #12
   89cee:	dc0e      	bgt.n	89d0e <__adddf3+0x1ba>
   89cf0:	f104 0414 	add.w	r4, r4, #20
   89cf4:	f1c4 0220 	rsb	r2, r4, #32
   89cf8:	fa20 f004 	lsr.w	r0, r0, r4
   89cfc:	fa01 f302 	lsl.w	r3, r1, r2
   89d00:	ea40 0003 	orr.w	r0, r0, r3
   89d04:	fa21 f304 	lsr.w	r3, r1, r4
   89d08:	ea45 0103 	orr.w	r1, r5, r3
   89d0c:	bd30      	pop	{r4, r5, pc}
   89d0e:	f1c4 040c 	rsb	r4, r4, #12
   89d12:	f1c4 0220 	rsb	r2, r4, #32
   89d16:	fa20 f002 	lsr.w	r0, r0, r2
   89d1a:	fa01 f304 	lsl.w	r3, r1, r4
   89d1e:	ea40 0003 	orr.w	r0, r0, r3
   89d22:	4629      	mov	r1, r5
   89d24:	bd30      	pop	{r4, r5, pc}
   89d26:	fa21 f004 	lsr.w	r0, r1, r4
   89d2a:	4629      	mov	r1, r5
   89d2c:	bd30      	pop	{r4, r5, pc}
   89d2e:	f094 0f00 	teq	r4, #0
   89d32:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
   89d36:	bf06      	itte	eq
   89d38:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
   89d3c:	3401      	addeq	r4, #1
   89d3e:	3d01      	subne	r5, #1
   89d40:	e74e      	b.n	89be0 <__adddf3+0x8c>
   89d42:	ea7f 5c64 	mvns.w	ip, r4, asr #21
   89d46:	bf18      	it	ne
   89d48:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
   89d4c:	d029      	beq.n	89da2 <__adddf3+0x24e>
   89d4e:	ea94 0f05 	teq	r4, r5
   89d52:	bf08      	it	eq
   89d54:	ea90 0f02 	teqeq	r0, r2
   89d58:	d005      	beq.n	89d66 <__adddf3+0x212>
   89d5a:	ea54 0c00 	orrs.w	ip, r4, r0
   89d5e:	bf04      	itt	eq
   89d60:	4619      	moveq	r1, r3
   89d62:	4610      	moveq	r0, r2
   89d64:	bd30      	pop	{r4, r5, pc}
   89d66:	ea91 0f03 	teq	r1, r3
   89d6a:	bf1e      	ittt	ne
   89d6c:	2100      	movne	r1, #0
   89d6e:	2000      	movne	r0, #0
   89d70:	bd30      	popne	{r4, r5, pc}
   89d72:	ea5f 5c54 	movs.w	ip, r4, lsr #21
   89d76:	d105      	bne.n	89d84 <__adddf3+0x230>
   89d78:	0040      	lsls	r0, r0, #1
   89d7a:	4149      	adcs	r1, r1
   89d7c:	bf28      	it	cs
   89d7e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
   89d82:	bd30      	pop	{r4, r5, pc}
   89d84:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
   89d88:	bf3c      	itt	cc
   89d8a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
   89d8e:	bd30      	popcc	{r4, r5, pc}
   89d90:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   89d94:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
   89d98:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
   89d9c:	f04f 0000 	mov.w	r0, #0
   89da0:	bd30      	pop	{r4, r5, pc}
   89da2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
   89da6:	bf1a      	itte	ne
   89da8:	4619      	movne	r1, r3
   89daa:	4610      	movne	r0, r2
   89dac:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
   89db0:	bf1c      	itt	ne
   89db2:	460b      	movne	r3, r1
   89db4:	4602      	movne	r2, r0
   89db6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
   89dba:	bf06      	itte	eq
   89dbc:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
   89dc0:	ea91 0f03 	teqeq	r1, r3
   89dc4:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
   89dc8:	bd30      	pop	{r4, r5, pc}
   89dca:	bf00      	nop

00089dcc <__aeabi_ui2d>:
   89dcc:	f090 0f00 	teq	r0, #0
   89dd0:	bf04      	itt	eq
   89dd2:	2100      	moveq	r1, #0
   89dd4:	4770      	bxeq	lr
   89dd6:	b530      	push	{r4, r5, lr}
   89dd8:	f44f 6480 	mov.w	r4, #1024	; 0x400
   89ddc:	f104 0432 	add.w	r4, r4, #50	; 0x32
   89de0:	f04f 0500 	mov.w	r5, #0
   89de4:	f04f 0100 	mov.w	r1, #0
   89de8:	e750      	b.n	89c8c <__adddf3+0x138>
   89dea:	bf00      	nop

00089dec <__aeabi_i2d>:
   89dec:	f090 0f00 	teq	r0, #0
   89df0:	bf04      	itt	eq
   89df2:	2100      	moveq	r1, #0
   89df4:	4770      	bxeq	lr
   89df6:	b530      	push	{r4, r5, lr}
   89df8:	f44f 6480 	mov.w	r4, #1024	; 0x400
   89dfc:	f104 0432 	add.w	r4, r4, #50	; 0x32
   89e00:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
   89e04:	bf48      	it	mi
   89e06:	4240      	negmi	r0, r0
   89e08:	f04f 0100 	mov.w	r1, #0
   89e0c:	e73e      	b.n	89c8c <__adddf3+0x138>
   89e0e:	bf00      	nop

00089e10 <__aeabi_f2d>:
   89e10:	0042      	lsls	r2, r0, #1
   89e12:	ea4f 01e2 	mov.w	r1, r2, asr #3
   89e16:	ea4f 0131 	mov.w	r1, r1, rrx
   89e1a:	ea4f 7002 	mov.w	r0, r2, lsl #28
   89e1e:	bf1f      	itttt	ne
   89e20:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
   89e24:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
   89e28:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
   89e2c:	4770      	bxne	lr
   89e2e:	f092 0f00 	teq	r2, #0
   89e32:	bf14      	ite	ne
   89e34:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
   89e38:	4770      	bxeq	lr
   89e3a:	b530      	push	{r4, r5, lr}
   89e3c:	f44f 7460 	mov.w	r4, #896	; 0x380
   89e40:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   89e44:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
   89e48:	e720      	b.n	89c8c <__adddf3+0x138>
   89e4a:	bf00      	nop

00089e4c <__aeabi_ul2d>:
   89e4c:	ea50 0201 	orrs.w	r2, r0, r1
   89e50:	bf08      	it	eq
   89e52:	4770      	bxeq	lr
   89e54:	b530      	push	{r4, r5, lr}
   89e56:	f04f 0500 	mov.w	r5, #0
   89e5a:	e00a      	b.n	89e72 <__aeabi_l2d+0x16>

00089e5c <__aeabi_l2d>:
   89e5c:	ea50 0201 	orrs.w	r2, r0, r1
   89e60:	bf08      	it	eq
   89e62:	4770      	bxeq	lr
   89e64:	b530      	push	{r4, r5, lr}
   89e66:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
   89e6a:	d502      	bpl.n	89e72 <__aeabi_l2d+0x16>
   89e6c:	4240      	negs	r0, r0
   89e6e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   89e72:	f44f 6480 	mov.w	r4, #1024	; 0x400
   89e76:	f104 0432 	add.w	r4, r4, #50	; 0x32
   89e7a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
   89e7e:	f43f aedc 	beq.w	89c3a <__adddf3+0xe6>
   89e82:	f04f 0203 	mov.w	r2, #3
   89e86:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
   89e8a:	bf18      	it	ne
   89e8c:	3203      	addne	r2, #3
   89e8e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
   89e92:	bf18      	it	ne
   89e94:	3203      	addne	r2, #3
   89e96:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
   89e9a:	f1c2 0320 	rsb	r3, r2, #32
   89e9e:	fa00 fc03 	lsl.w	ip, r0, r3
   89ea2:	fa20 f002 	lsr.w	r0, r0, r2
   89ea6:	fa01 fe03 	lsl.w	lr, r1, r3
   89eaa:	ea40 000e 	orr.w	r0, r0, lr
   89eae:	fa21 f102 	lsr.w	r1, r1, r2
   89eb2:	4414      	add	r4, r2
   89eb4:	e6c1      	b.n	89c3a <__adddf3+0xe6>
   89eb6:	bf00      	nop

00089eb8 <__aeabi_d2uiz>:
   89eb8:	004a      	lsls	r2, r1, #1
   89eba:	d211      	bcs.n	89ee0 <__aeabi_d2uiz+0x28>
   89ebc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
   89ec0:	d211      	bcs.n	89ee6 <__aeabi_d2uiz+0x2e>
   89ec2:	d50d      	bpl.n	89ee0 <__aeabi_d2uiz+0x28>
   89ec4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
   89ec8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
   89ecc:	d40e      	bmi.n	89eec <__aeabi_d2uiz+0x34>
   89ece:	ea4f 23c1 	mov.w	r3, r1, lsl #11
   89ed2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
   89ed6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
   89eda:	fa23 f002 	lsr.w	r0, r3, r2
   89ede:	4770      	bx	lr
   89ee0:	f04f 0000 	mov.w	r0, #0
   89ee4:	4770      	bx	lr
   89ee6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
   89eea:	d102      	bne.n	89ef2 <__aeabi_d2uiz+0x3a>
   89eec:	f04f 30ff 	mov.w	r0, #4294967295
   89ef0:	4770      	bx	lr
   89ef2:	f04f 0000 	mov.w	r0, #0
   89ef6:	4770      	bx	lr

00089ef8 <__register_exitproc>:
   89ef8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   89efc:	4698      	mov	r8, r3
   89efe:	4b23      	ldr	r3, [pc, #140]	; (89f8c <__register_exitproc+0x94>)
   89f00:	4606      	mov	r6, r0
   89f02:	681c      	ldr	r4, [r3, #0]
   89f04:	460f      	mov	r7, r1
   89f06:	f8d4 0148 	ldr.w	r0, [r4, #328]	; 0x148
   89f0a:	4691      	mov	r9, r2
   89f0c:	b918      	cbnz	r0, 89f16 <__register_exitproc+0x1e>
   89f0e:	f504 70a6 	add.w	r0, r4, #332	; 0x14c
   89f12:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
   89f16:	6841      	ldr	r1, [r0, #4]
   89f18:	291f      	cmp	r1, #31
   89f1a:	dd16      	ble.n	89f4a <__register_exitproc+0x52>
   89f1c:	481c      	ldr	r0, [pc, #112]	; (89f90 <__register_exitproc+0x98>)
   89f1e:	b918      	cbnz	r0, 89f28 <__register_exitproc+0x30>
   89f20:	f04f 30ff 	mov.w	r0, #4294967295
   89f24:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   89f28:	f44f 70c8 	mov.w	r0, #400	; 0x190
   89f2c:	f3af 8000 	nop.w
   89f30:	2800      	cmp	r0, #0
   89f32:	d0f5      	beq.n	89f20 <__register_exitproc+0x28>
   89f34:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
   89f38:	2500      	movs	r5, #0
   89f3a:	6045      	str	r5, [r0, #4]
   89f3c:	6002      	str	r2, [r0, #0]
   89f3e:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
   89f42:	f8c0 5188 	str.w	r5, [r0, #392]	; 0x188
   89f46:	f8c0 518c 	str.w	r5, [r0, #396]	; 0x18c
   89f4a:	b1b6      	cbz	r6, 89f7a <__register_exitproc+0x82>
   89f4c:	6844      	ldr	r4, [r0, #4]
   89f4e:	2201      	movs	r2, #1
   89f50:	fa02 f204 	lsl.w	r2, r2, r4
   89f54:	f8d0 1188 	ldr.w	r1, [r0, #392]	; 0x188
   89f58:	eb00 0384 	add.w	r3, r0, r4, lsl #2
   89f5c:	4311      	orrs	r1, r2
   89f5e:	2e02      	cmp	r6, #2
   89f60:	f8c3 9088 	str.w	r9, [r3, #136]	; 0x88
   89f64:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
   89f68:	461c      	mov	r4, r3
   89f6a:	f8c3 8108 	str.w	r8, [r3, #264]	; 0x108
   89f6e:	d104      	bne.n	89f7a <__register_exitproc+0x82>
   89f70:	f8d0 318c 	ldr.w	r3, [r0, #396]	; 0x18c
   89f74:	431a      	orrs	r2, r3
   89f76:	f8c0 218c 	str.w	r2, [r0, #396]	; 0x18c
   89f7a:	6841      	ldr	r1, [r0, #4]
   89f7c:	1c8b      	adds	r3, r1, #2
   89f7e:	1c4a      	adds	r2, r1, #1
   89f80:	f840 7023 	str.w	r7, [r0, r3, lsl #2]
   89f84:	6042      	str	r2, [r0, #4]
   89f86:	2000      	movs	r0, #0
   89f88:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   89f8c:	0008cedc 	.word	0x0008cedc
   89f90:	00000000 	.word	0x00000000

00089f94 <__libc_fini_array>:
   89f94:	b570      	push	{r4, r5, r6, lr}
   89f96:	4b08      	ldr	r3, [pc, #32]	; (89fb8 <__libc_fini_array+0x24>)
   89f98:	4c08      	ldr	r4, [pc, #32]	; (89fbc <__libc_fini_array+0x28>)
   89f9a:	2500      	movs	r5, #0
   89f9c:	1ae0      	subs	r0, r4, r3
   89f9e:	1084      	asrs	r4, r0, #2
   89fa0:	eb03 0684 	add.w	r6, r3, r4, lsl #2
   89fa4:	3d04      	subs	r5, #4
   89fa6:	b11c      	cbz	r4, 89fb0 <__libc_fini_array+0x1c>
   89fa8:	5972      	ldr	r2, [r6, r5]
   89faa:	4790      	blx	r2
   89fac:	3c01      	subs	r4, #1
   89fae:	e7f9      	b.n	89fa4 <__libc_fini_array+0x10>
   89fb0:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
   89fb4:	f002 bfd0 	b.w	8cf58 <_fini>
   89fb8:	0008cf64 	.word	0x0008cf64
   89fbc:	0008cf68 	.word	0x0008cf68

00089fc0 <__libc_init_array>:
   89fc0:	b538      	push	{r3, r4, r5, lr}
   89fc2:	4d0e      	ldr	r5, [pc, #56]	; (89ffc <__libc_init_array+0x3c>)
   89fc4:	4b0e      	ldr	r3, [pc, #56]	; (8a000 <__libc_init_array+0x40>)
   89fc6:	2400      	movs	r4, #0
   89fc8:	1ae8      	subs	r0, r5, r3
   89fca:	1085      	asrs	r5, r0, #2
   89fcc:	42ac      	cmp	r4, r5
   89fce:	d005      	beq.n	89fdc <__libc_init_array+0x1c>
   89fd0:	490b      	ldr	r1, [pc, #44]	; (8a000 <__libc_init_array+0x40>)
   89fd2:	f851 2024 	ldr.w	r2, [r1, r4, lsl #2]
   89fd6:	4790      	blx	r2
   89fd8:	3401      	adds	r4, #1
   89fda:	e7f7      	b.n	89fcc <__libc_init_array+0xc>
   89fdc:	f002 ffb2 	bl	8cf44 <_init>
   89fe0:	4908      	ldr	r1, [pc, #32]	; (8a004 <__libc_init_array+0x44>)
   89fe2:	4a09      	ldr	r2, [pc, #36]	; (8a008 <__libc_init_array+0x48>)
   89fe4:	1a54      	subs	r4, r2, r1
   89fe6:	10a5      	asrs	r5, r4, #2
   89fe8:	2400      	movs	r4, #0
   89fea:	42ac      	cmp	r4, r5
   89fec:	d005      	beq.n	89ffa <__libc_init_array+0x3a>
   89fee:	4b05      	ldr	r3, [pc, #20]	; (8a004 <__libc_init_array+0x44>)
   89ff0:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
   89ff4:	4780      	blx	r0
   89ff6:	3401      	adds	r4, #1
   89ff8:	e7f7      	b.n	89fea <__libc_init_array+0x2a>
   89ffa:	bd38      	pop	{r3, r4, r5, pc}
   89ffc:	0008cf50 	.word	0x0008cf50
   8a000:	0008cf50 	.word	0x0008cf50
   8a004:	0008cf50 	.word	0x0008cf50
   8a008:	0008cf58 	.word	0x0008cf58

0008a00c <memcpy>:
   8a00c:	b510      	push	{r4, lr}
   8a00e:	2300      	movs	r3, #0
   8a010:	4293      	cmp	r3, r2
   8a012:	d003      	beq.n	8a01c <memcpy+0x10>
   8a014:	5ccc      	ldrb	r4, [r1, r3]
   8a016:	54c4      	strb	r4, [r0, r3]
   8a018:	3301      	adds	r3, #1
   8a01a:	e7f9      	b.n	8a010 <memcpy+0x4>
   8a01c:	bd10      	pop	{r4, pc}

0008a01e <memmove>:
   8a01e:	4281      	cmp	r1, r0
   8a020:	b570      	push	{r4, r5, r6, lr}
   8a022:	d20e      	bcs.n	8a042 <memmove+0x24>
   8a024:	188c      	adds	r4, r1, r2
   8a026:	42a0      	cmp	r0, r4
   8a028:	d20b      	bcs.n	8a042 <memmove+0x24>
   8a02a:	1885      	adds	r5, r0, r2
   8a02c:	4613      	mov	r3, r2
   8a02e:	f113 33ff 	adds.w	r3, r3, #4294967295
   8a032:	d305      	bcc.n	8a040 <memmove+0x22>
   8a034:	4251      	negs	r1, r2
   8a036:	1866      	adds	r6, r4, r1
   8a038:	5cf6      	ldrb	r6, [r6, r3]
   8a03a:	1869      	adds	r1, r5, r1
   8a03c:	54ce      	strb	r6, [r1, r3]
   8a03e:	e7f6      	b.n	8a02e <memmove+0x10>
   8a040:	bd70      	pop	{r4, r5, r6, pc}
   8a042:	2300      	movs	r3, #0
   8a044:	4293      	cmp	r3, r2
   8a046:	d003      	beq.n	8a050 <memmove+0x32>
   8a048:	5ccc      	ldrb	r4, [r1, r3]
   8a04a:	54c4      	strb	r4, [r0, r3]
   8a04c:	3301      	adds	r3, #1
   8a04e:	e7f9      	b.n	8a044 <memmove+0x26>
   8a050:	bd70      	pop	{r4, r5, r6, pc}
	...

0008a054 <_snprintf_r>:
   8a054:	b408      	push	{r3}
   8a056:	b530      	push	{r4, r5, lr}
   8a058:	1e14      	subs	r4, r2, #0
   8a05a:	b09c      	sub	sp, #112	; 0x70
   8a05c:	4605      	mov	r5, r0
   8a05e:	da04      	bge.n	8a06a <_snprintf_r+0x16>
   8a060:	208b      	movs	r0, #139	; 0x8b
   8a062:	6028      	str	r0, [r5, #0]
   8a064:	f04f 30ff 	mov.w	r0, #4294967295
   8a068:	e01e      	b.n	8a0a8 <_snprintf_r+0x54>
   8a06a:	f44f 7302 	mov.w	r3, #520	; 0x208
   8a06e:	f8ad 3014 	strh.w	r3, [sp, #20]
   8a072:	9102      	str	r1, [sp, #8]
   8a074:	9106      	str	r1, [sp, #24]
   8a076:	d001      	beq.n	8a07c <_snprintf_r+0x28>
   8a078:	1e60      	subs	r0, r4, #1
   8a07a:	e000      	b.n	8a07e <_snprintf_r+0x2a>
   8a07c:	4620      	mov	r0, r4
   8a07e:	f64f 71ff 	movw	r1, #65535	; 0xffff
   8a082:	ab20      	add	r3, sp, #128	; 0x80
   8a084:	9004      	str	r0, [sp, #16]
   8a086:	9007      	str	r0, [sp, #28]
   8a088:	f8ad 1016 	strh.w	r1, [sp, #22]
   8a08c:	4628      	mov	r0, r5
   8a08e:	a902      	add	r1, sp, #8
   8a090:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
   8a092:	9301      	str	r3, [sp, #4]
   8a094:	f000 f922 	bl	8a2dc <_svfprintf_r>
   8a098:	1c43      	adds	r3, r0, #1
   8a09a:	da01      	bge.n	8a0a0 <_snprintf_r+0x4c>
   8a09c:	228b      	movs	r2, #139	; 0x8b
   8a09e:	602a      	str	r2, [r5, #0]
   8a0a0:	b114      	cbz	r4, 8a0a8 <_snprintf_r+0x54>
   8a0a2:	9b02      	ldr	r3, [sp, #8]
   8a0a4:	2100      	movs	r1, #0
   8a0a6:	7019      	strb	r1, [r3, #0]
   8a0a8:	b01c      	add	sp, #112	; 0x70
   8a0aa:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
   8a0ae:	b001      	add	sp, #4
   8a0b0:	4770      	bx	lr

0008a0b2 <snprintf>:
   8a0b2:	b40c      	push	{r2, r3}
   8a0b4:	b530      	push	{r4, r5, lr}
   8a0b6:	4b17      	ldr	r3, [pc, #92]	; (8a114 <snprintf+0x62>)
   8a0b8:	1e0c      	subs	r4, r1, #0
   8a0ba:	b09d      	sub	sp, #116	; 0x74
   8a0bc:	681d      	ldr	r5, [r3, #0]
   8a0be:	da04      	bge.n	8a0ca <snprintf+0x18>
   8a0c0:	208b      	movs	r0, #139	; 0x8b
   8a0c2:	6028      	str	r0, [r5, #0]
   8a0c4:	f04f 30ff 	mov.w	r0, #4294967295
   8a0c8:	e01e      	b.n	8a108 <snprintf+0x56>
   8a0ca:	f44f 7102 	mov.w	r1, #520	; 0x208
   8a0ce:	f8ad 1014 	strh.w	r1, [sp, #20]
   8a0d2:	9002      	str	r0, [sp, #8]
   8a0d4:	9006      	str	r0, [sp, #24]
   8a0d6:	d001      	beq.n	8a0dc <snprintf+0x2a>
   8a0d8:	1e60      	subs	r0, r4, #1
   8a0da:	e000      	b.n	8a0de <snprintf+0x2c>
   8a0dc:	4620      	mov	r0, r4
   8a0de:	f64f 72ff 	movw	r2, #65535	; 0xffff
   8a0e2:	9004      	str	r0, [sp, #16]
   8a0e4:	9007      	str	r0, [sp, #28]
   8a0e6:	f8ad 2016 	strh.w	r2, [sp, #22]
   8a0ea:	ab21      	add	r3, sp, #132	; 0x84
   8a0ec:	9a20      	ldr	r2, [sp, #128]	; 0x80
   8a0ee:	4628      	mov	r0, r5
   8a0f0:	a902      	add	r1, sp, #8
   8a0f2:	9301      	str	r3, [sp, #4]
   8a0f4:	f000 f8f2 	bl	8a2dc <_svfprintf_r>
   8a0f8:	1c42      	adds	r2, r0, #1
   8a0fa:	da01      	bge.n	8a100 <snprintf+0x4e>
   8a0fc:	238b      	movs	r3, #139	; 0x8b
   8a0fe:	602b      	str	r3, [r5, #0]
   8a100:	b114      	cbz	r4, 8a108 <snprintf+0x56>
   8a102:	9a02      	ldr	r2, [sp, #8]
   8a104:	2100      	movs	r1, #0
   8a106:	7011      	strb	r1, [r2, #0]
   8a108:	b01d      	add	sp, #116	; 0x74
   8a10a:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
   8a10e:	b002      	add	sp, #8
   8a110:	4770      	bx	lr
   8a112:	bf00      	nop
   8a114:	200702a8 	.word	0x200702a8

0008a118 <strlen>:
   8a118:	4603      	mov	r3, r0
   8a11a:	f813 2b01 	ldrb.w	r2, [r3], #1
   8a11e:	2a00      	cmp	r2, #0
   8a120:	d1fb      	bne.n	8a11a <strlen+0x2>
   8a122:	1a18      	subs	r0, r3, r0
   8a124:	3801      	subs	r0, #1
   8a126:	4770      	bx	lr

0008a128 <strncasecmp>:
   8a128:	4b0f      	ldr	r3, [pc, #60]	; (8a168 <strncasecmp+0x40>)
   8a12a:	b5f0      	push	{r4, r5, r6, r7, lr}
   8a12c:	681e      	ldr	r6, [r3, #0]
   8a12e:	2300      	movs	r3, #0
   8a130:	4293      	cmp	r3, r2
   8a132:	d015      	beq.n	8a160 <strncasecmp+0x38>
   8a134:	5cc5      	ldrb	r5, [r0, r3]
   8a136:	1974      	adds	r4, r6, r5
   8a138:	7867      	ldrb	r7, [r4, #1]
   8a13a:	f007 0403 	and.w	r4, r7, #3
   8a13e:	2c01      	cmp	r4, #1
   8a140:	5ccc      	ldrb	r4, [r1, r3]
   8a142:	bf08      	it	eq
   8a144:	3520      	addeq	r5, #32
   8a146:	1937      	adds	r7, r6, r4
   8a148:	787f      	ldrb	r7, [r7, #1]
   8a14a:	f007 0703 	and.w	r7, r7, #3
   8a14e:	2f01      	cmp	r7, #1
   8a150:	bf08      	it	eq
   8a152:	3420      	addeq	r4, #32
   8a154:	1b2d      	subs	r5, r5, r4
   8a156:	d104      	bne.n	8a162 <strncasecmp+0x3a>
   8a158:	3301      	adds	r3, #1
   8a15a:	2c00      	cmp	r4, #0
   8a15c:	d1e8      	bne.n	8a130 <strncasecmp+0x8>
   8a15e:	e000      	b.n	8a162 <strncasecmp+0x3a>
   8a160:	2500      	movs	r5, #0
   8a162:	4628      	mov	r0, r5
   8a164:	bdf0      	pop	{r4, r5, r6, r7, pc}
   8a166:	bf00      	nop
   8a168:	200702a0 	.word	0x200702a0

0008a16c <strncmp>:
   8a16c:	b570      	push	{r4, r5, r6, lr}
   8a16e:	b192      	cbz	r2, 8a196 <strncmp+0x2a>
   8a170:	460b      	mov	r3, r1
   8a172:	4605      	mov	r5, r0
   8a174:	b91a      	cbnz	r2, 8a17e <strncmp+0x12>
   8a176:	7828      	ldrb	r0, [r5, #0]
   8a178:	7819      	ldrb	r1, [r3, #0]
   8a17a:	1a40      	subs	r0, r0, r1
   8a17c:	bd70      	pop	{r4, r5, r6, pc}
   8a17e:	f810 6b01 	ldrb.w	r6, [r0], #1
   8a182:	781c      	ldrb	r4, [r3, #0]
   8a184:	3101      	adds	r1, #1
   8a186:	42b4      	cmp	r4, r6
   8a188:	d1f5      	bne.n	8a176 <strncmp+0xa>
   8a18a:	2a01      	cmp	r2, #1
   8a18c:	d0f3      	beq.n	8a176 <strncmp+0xa>
   8a18e:	3a01      	subs	r2, #1
   8a190:	2c00      	cmp	r4, #0
   8a192:	d1ed      	bne.n	8a170 <strncmp+0x4>
   8a194:	e7ef      	b.n	8a176 <strncmp+0xa>
   8a196:	4610      	mov	r0, r2
   8a198:	bd70      	pop	{r4, r5, r6, pc}

0008a19a <strnlen>:
   8a19a:	b510      	push	{r4, lr}
   8a19c:	4603      	mov	r3, r0
   8a19e:	1841      	adds	r1, r0, r1
   8a1a0:	428b      	cmp	r3, r1
   8a1a2:	461a      	mov	r2, r3
   8a1a4:	d101      	bne.n	8a1aa <strnlen+0x10>
   8a1a6:	1a10      	subs	r0, r2, r0
   8a1a8:	bd10      	pop	{r4, pc}
   8a1aa:	7814      	ldrb	r4, [r2, #0]
   8a1ac:	3301      	adds	r3, #1
   8a1ae:	2c00      	cmp	r4, #0
   8a1b0:	d1f6      	bne.n	8a1a0 <strnlen+0x6>
   8a1b2:	e7f8      	b.n	8a1a6 <strnlen+0xc>

0008a1b4 <_strtol_r>:
   8a1b4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   8a1b8:	9001      	str	r0, [sp, #4]
   8a1ba:	4840      	ldr	r0, [pc, #256]	; (8a2bc <_strtol_r+0x108>)
   8a1bc:	f8d0 9000 	ldr.w	r9, [r0]
   8a1c0:	4608      	mov	r0, r1
   8a1c2:	4604      	mov	r4, r0
   8a1c4:	f814 5b01 	ldrb.w	r5, [r4], #1
   8a1c8:	eb09 0605 	add.w	r6, r9, r5
   8a1cc:	7877      	ldrb	r7, [r6, #1]
   8a1ce:	4620      	mov	r0, r4
   8a1d0:	f007 0608 	and.w	r6, r7, #8
   8a1d4:	b2f7      	uxtb	r7, r6
   8a1d6:	2f00      	cmp	r7, #0
   8a1d8:	d1f3      	bne.n	8a1c2 <_strtol_r+0xe>
   8a1da:	2d2d      	cmp	r5, #45	; 0x2d
   8a1dc:	d103      	bne.n	8a1e6 <_strtol_r+0x32>
   8a1de:	f814 5b01 	ldrb.w	r5, [r4], #1
   8a1e2:	2701      	movs	r7, #1
   8a1e4:	e004      	b.n	8a1f0 <_strtol_r+0x3c>
   8a1e6:	2d2b      	cmp	r5, #43	; 0x2b
   8a1e8:	bf04      	itt	eq
   8a1ea:	4624      	moveq	r4, r4
   8a1ec:	f814 5b01 	ldrbeq.w	r5, [r4], #1
   8a1f0:	2b00      	cmp	r3, #0
   8a1f2:	d05c      	beq.n	8a2ae <_strtol_r+0xfa>
   8a1f4:	2b10      	cmp	r3, #16
   8a1f6:	d107      	bne.n	8a208 <_strtol_r+0x54>
   8a1f8:	2d30      	cmp	r5, #48	; 0x30
   8a1fa:	d105      	bne.n	8a208 <_strtol_r+0x54>
   8a1fc:	7825      	ldrb	r5, [r4, #0]
   8a1fe:	2d78      	cmp	r5, #120	; 0x78
   8a200:	d14e      	bne.n	8a2a0 <_strtol_r+0xec>
   8a202:	7865      	ldrb	r5, [r4, #1]
   8a204:	2310      	movs	r3, #16
   8a206:	3402      	adds	r4, #2
   8a208:	2f00      	cmp	r7, #0
   8a20a:	bf0c      	ite	eq
   8a20c:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
   8a210:	f04f 4000 	movne.w	r0, #2147483648	; 0x80000000
   8a214:	fbb0 faf3 	udiv	sl, r0, r3
   8a218:	2600      	movs	r6, #0
   8a21a:	fb03 081a 	mls	r8, r3, sl, r0
   8a21e:	4630      	mov	r0, r6
   8a220:	eb09 0c05 	add.w	ip, r9, r5
   8a224:	f89c c001 	ldrb.w	ip, [ip, #1]
   8a228:	f00c 0b04 	and.w	fp, ip, #4
   8a22c:	fa5f fb8b 	uxtb.w	fp, fp
   8a230:	f1bb 0f00 	cmp.w	fp, #0
   8a234:	d001      	beq.n	8a23a <_strtol_r+0x86>
   8a236:	3d30      	subs	r5, #48	; 0x30
   8a238:	e00b      	b.n	8a252 <_strtol_r+0x9e>
   8a23a:	f01c 0c03 	ands.w	ip, ip, #3
   8a23e:	d01b      	beq.n	8a278 <_strtol_r+0xc4>
   8a240:	f1bc 0f01 	cmp.w	ip, #1
   8a244:	bf14      	ite	ne
   8a246:	f04f 0c57 	movne.w	ip, #87	; 0x57
   8a24a:	f04f 0c37 	moveq.w	ip, #55	; 0x37
   8a24e:	ebcc 0505 	rsb	r5, ip, r5
   8a252:	429d      	cmp	r5, r3
   8a254:	da10      	bge.n	8a278 <_strtol_r+0xc4>
   8a256:	f1b6 3fff 	cmp.w	r6, #4294967295
   8a25a:	d00a      	beq.n	8a272 <_strtol_r+0xbe>
   8a25c:	4550      	cmp	r0, sl
   8a25e:	d806      	bhi.n	8a26e <_strtol_r+0xba>
   8a260:	d101      	bne.n	8a266 <_strtol_r+0xb2>
   8a262:	4545      	cmp	r5, r8
   8a264:	dc03      	bgt.n	8a26e <_strtol_r+0xba>
   8a266:	fb03 5000 	mla	r0, r3, r0, r5
   8a26a:	2601      	movs	r6, #1
   8a26c:	e001      	b.n	8a272 <_strtol_r+0xbe>
   8a26e:	f04f 36ff 	mov.w	r6, #4294967295
   8a272:	f814 5b01 	ldrb.w	r5, [r4], #1
   8a276:	e7d3      	b.n	8a220 <_strtol_r+0x6c>
   8a278:	1c73      	adds	r3, r6, #1
   8a27a:	d10a      	bne.n	8a292 <_strtol_r+0xde>
   8a27c:	2f00      	cmp	r7, #0
   8a27e:	9901      	ldr	r1, [sp, #4]
   8a280:	bf0c      	ite	eq
   8a282:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
   8a286:	f04f 4000 	movne.w	r0, #2147483648	; 0x80000000
   8a28a:	2322      	movs	r3, #34	; 0x22
   8a28c:	600b      	str	r3, [r1, #0]
   8a28e:	b922      	cbnz	r2, 8a29a <_strtol_r+0xe6>
   8a290:	e011      	b.n	8a2b6 <_strtol_r+0x102>
   8a292:	b107      	cbz	r7, 8a296 <_strtol_r+0xe2>
   8a294:	4240      	negs	r0, r0
   8a296:	b172      	cbz	r2, 8a2b6 <_strtol_r+0x102>
   8a298:	b106      	cbz	r6, 8a29c <_strtol_r+0xe8>
   8a29a:	1e61      	subs	r1, r4, #1
   8a29c:	6011      	str	r1, [r2, #0]
   8a29e:	e00a      	b.n	8a2b6 <_strtol_r+0x102>
   8a2a0:	2d58      	cmp	r5, #88	; 0x58
   8a2a2:	d0ae      	beq.n	8a202 <_strtol_r+0x4e>
   8a2a4:	2530      	movs	r5, #48	; 0x30
   8a2a6:	2b00      	cmp	r3, #0
   8a2a8:	d1ae      	bne.n	8a208 <_strtol_r+0x54>
   8a2aa:	2308      	movs	r3, #8
   8a2ac:	e7ac      	b.n	8a208 <_strtol_r+0x54>
   8a2ae:	2d30      	cmp	r5, #48	; 0x30
   8a2b0:	d0a4      	beq.n	8a1fc <_strtol_r+0x48>
   8a2b2:	230a      	movs	r3, #10
   8a2b4:	e7a8      	b.n	8a208 <_strtol_r+0x54>
   8a2b6:	e8bd 8ffe 	ldmia.w	sp!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8a2ba:	bf00      	nop
   8a2bc:	200702a0 	.word	0x200702a0

0008a2c0 <strtol>:
   8a2c0:	b530      	push	{r4, r5, lr}
   8a2c2:	4613      	mov	r3, r2
   8a2c4:	4a04      	ldr	r2, [pc, #16]	; (8a2d8 <strtol+0x18>)
   8a2c6:	4605      	mov	r5, r0
   8a2c8:	460c      	mov	r4, r1
   8a2ca:	6810      	ldr	r0, [r2, #0]
   8a2cc:	4629      	mov	r1, r5
   8a2ce:	4622      	mov	r2, r4
   8a2d0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
   8a2d4:	f7ff bf6e 	b.w	8a1b4 <_strtol_r>
   8a2d8:	200702a8 	.word	0x200702a8

0008a2dc <_svfprintf_r>:
   8a2dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   8a2e0:	461e      	mov	r6, r3
   8a2e2:	898b      	ldrh	r3, [r1, #12]
   8a2e4:	4689      	mov	r9, r1
   8a2e6:	f003 0180 	and.w	r1, r3, #128	; 0x80
   8a2ea:	4614      	mov	r4, r2
   8a2ec:	b20a      	sxth	r2, r1
   8a2ee:	b0a9      	sub	sp, #164	; 0xa4
   8a2f0:	4683      	mov	fp, r0
   8a2f2:	b19a      	cbz	r2, 8a31c <_svfprintf_r+0x40>
   8a2f4:	f8d9 3010 	ldr.w	r3, [r9, #16]
   8a2f8:	b983      	cbnz	r3, 8a31c <_svfprintf_r+0x40>
   8a2fa:	2140      	movs	r1, #64	; 0x40
   8a2fc:	f000 fcfe 	bl	8acfc <_malloc_r>
   8a300:	f8c9 0000 	str.w	r0, [r9]
   8a304:	f8c9 0010 	str.w	r0, [r9, #16]
   8a308:	b928      	cbnz	r0, 8a316 <_svfprintf_r+0x3a>
   8a30a:	220c      	movs	r2, #12
   8a30c:	f8cb 2000 	str.w	r2, [fp]
   8a310:	f04f 30ff 	mov.w	r0, #4294967295
   8a314:	e3da      	b.n	8aacc <_svfprintf_r+0x7f0>
   8a316:	2040      	movs	r0, #64	; 0x40
   8a318:	f8c9 0014 	str.w	r0, [r9, #20]
   8a31c:	2100      	movs	r1, #0
   8a31e:	ad18      	add	r5, sp, #96	; 0x60
   8a320:	950b      	str	r5, [sp, #44]	; 0x2c
   8a322:	910d      	str	r1, [sp, #52]	; 0x34
   8a324:	910c      	str	r1, [sp, #48]	; 0x30
   8a326:	9401      	str	r4, [sp, #4]
   8a328:	9105      	str	r1, [sp, #20]
   8a32a:	9104      	str	r1, [sp, #16]
   8a32c:	46a8      	mov	r8, r5
   8a32e:	9b01      	ldr	r3, [sp, #4]
   8a330:	461c      	mov	r4, r3
   8a332:	f813 2b01 	ldrb.w	r2, [r3], #1
   8a336:	b91a      	cbnz	r2, 8a340 <_svfprintf_r+0x64>
   8a338:	9801      	ldr	r0, [sp, #4]
   8a33a:	1a25      	subs	r5, r4, r0
   8a33c:	d103      	bne.n	8a346 <_svfprintf_r+0x6a>
   8a33e:	e01d      	b.n	8a37c <_svfprintf_r+0xa0>
   8a340:	2a25      	cmp	r2, #37	; 0x25
   8a342:	d1f5      	bne.n	8a330 <_svfprintf_r+0x54>
   8a344:	e7f8      	b.n	8a338 <_svfprintf_r+0x5c>
   8a346:	9a01      	ldr	r2, [sp, #4]
   8a348:	990d      	ldr	r1, [sp, #52]	; 0x34
   8a34a:	e888 0024 	stmia.w	r8, {r2, r5}
   8a34e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
   8a350:	194b      	adds	r3, r1, r5
   8a352:	1c50      	adds	r0, r2, #1
   8a354:	2807      	cmp	r0, #7
   8a356:	930d      	str	r3, [sp, #52]	; 0x34
   8a358:	900c      	str	r0, [sp, #48]	; 0x30
   8a35a:	dc02      	bgt.n	8a362 <_svfprintf_r+0x86>
   8a35c:	f108 0808 	add.w	r8, r8, #8
   8a360:	e009      	b.n	8a376 <_svfprintf_r+0x9a>
   8a362:	4658      	mov	r0, fp
   8a364:	4649      	mov	r1, r9
   8a366:	aa0b      	add	r2, sp, #44	; 0x2c
   8a368:	f001 f858 	bl	8b41c <__ssprint_r>
   8a36c:	2800      	cmp	r0, #0
   8a36e:	f040 83a2 	bne.w	8aab6 <_svfprintf_r+0x7da>
   8a372:	f10d 0860 	add.w	r8, sp, #96	; 0x60
   8a376:	9904      	ldr	r1, [sp, #16]
   8a378:	194b      	adds	r3, r1, r5
   8a37a:	9304      	str	r3, [sp, #16]
   8a37c:	7822      	ldrb	r2, [r4, #0]
   8a37e:	2a00      	cmp	r2, #0
   8a380:	f000 8392 	beq.w	8aaa8 <_svfprintf_r+0x7cc>
   8a384:	2200      	movs	r2, #0
   8a386:	3401      	adds	r4, #1
   8a388:	9401      	str	r4, [sp, #4]
   8a38a:	f88d 2027 	strb.w	r2, [sp, #39]	; 0x27
   8a38e:	f04f 3cff 	mov.w	ip, #4294967295
   8a392:	9203      	str	r2, [sp, #12]
   8a394:	4617      	mov	r7, r2
   8a396:	9801      	ldr	r0, [sp, #4]
   8a398:	f810 3b01 	ldrb.w	r3, [r0], #1
   8a39c:	9001      	str	r0, [sp, #4]
   8a39e:	2b63      	cmp	r3, #99	; 0x63
   8a3a0:	f000 80b3 	beq.w	8a50a <_svfprintf_r+0x22e>
   8a3a4:	dc33      	bgt.n	8a40e <_svfprintf_r+0x132>
   8a3a6:	2b39      	cmp	r3, #57	; 0x39
   8a3a8:	dc1a      	bgt.n	8a3e0 <_svfprintf_r+0x104>
   8a3aa:	2b31      	cmp	r3, #49	; 0x31
   8a3ac:	f280 8091 	bge.w	8a4d2 <_svfprintf_r+0x1f6>
   8a3b0:	2b2b      	cmp	r3, #43	; 0x2b
   8a3b2:	d101      	bne.n	8a3b8 <_svfprintf_r+0xdc>
   8a3b4:	461a      	mov	r2, r3
   8a3b6:	e7ee      	b.n	8a396 <_svfprintf_r+0xba>
   8a3b8:	dc0a      	bgt.n	8a3d0 <_svfprintf_r+0xf4>
   8a3ba:	2b23      	cmp	r3, #35	; 0x23
   8a3bc:	d055      	beq.n	8a46a <_svfprintf_r+0x18e>
   8a3be:	2b2a      	cmp	r3, #42	; 0x2a
   8a3c0:	d056      	beq.n	8a470 <_svfprintf_r+0x194>
   8a3c2:	2b20      	cmp	r3, #32
   8a3c4:	f040 81f5 	bne.w	8a7b2 <_svfprintf_r+0x4d6>
   8a3c8:	2a00      	cmp	r2, #0
   8a3ca:	bf08      	it	eq
   8a3cc:	2220      	moveq	r2, #32
   8a3ce:	e7e2      	b.n	8a396 <_svfprintf_r+0xba>
   8a3d0:	2b2e      	cmp	r3, #46	; 0x2e
   8a3d2:	d058      	beq.n	8a486 <_svfprintf_r+0x1aa>
   8a3d4:	2b30      	cmp	r3, #48	; 0x30
   8a3d6:	d079      	beq.n	8a4cc <_svfprintf_r+0x1f0>
   8a3d8:	2b2d      	cmp	r3, #45	; 0x2d
   8a3da:	f040 81ea 	bne.w	8a7b2 <_svfprintf_r+0x4d6>
   8a3de:	e04f      	b.n	8a480 <_svfprintf_r+0x1a4>
   8a3e0:	2b4f      	cmp	r3, #79	; 0x4f
   8a3e2:	f000 80de 	beq.w	8a5a2 <_svfprintf_r+0x2c6>
   8a3e6:	dc07      	bgt.n	8a3f8 <_svfprintf_r+0x11c>
   8a3e8:	2b44      	cmp	r3, #68	; 0x44
   8a3ea:	f040 81e2 	bne.w	8a7b2 <_svfprintf_r+0x4d6>
   8a3ee:	f88d 2027 	strb.w	r2, [sp, #39]	; 0x27
   8a3f2:	f047 0710 	orr.w	r7, r7, #16
   8a3f6:	e090      	b.n	8a51a <_svfprintf_r+0x23e>
   8a3f8:	2b55      	cmp	r3, #85	; 0x55
   8a3fa:	f000 811f 	beq.w	8a63c <_svfprintf_r+0x360>
   8a3fe:	2b58      	cmp	r3, #88	; 0x58
   8a400:	f040 81d7 	bne.w	8a7b2 <_svfprintf_r+0x4d6>
   8a404:	4dae      	ldr	r5, [pc, #696]	; (8a6c0 <_svfprintf_r+0x3e4>)
   8a406:	f88d 2027 	strb.w	r2, [sp, #39]	; 0x27
   8a40a:	9505      	str	r5, [sp, #20]
   8a40c:	e130      	b.n	8a670 <_svfprintf_r+0x394>
   8a40e:	2b6f      	cmp	r3, #111	; 0x6f
   8a410:	f000 80c9 	beq.w	8a5a6 <_svfprintf_r+0x2ca>
   8a414:	dc10      	bgt.n	8a438 <_svfprintf_r+0x15c>
   8a416:	2b69      	cmp	r3, #105	; 0x69
   8a418:	d024      	beq.n	8a464 <_svfprintf_r+0x188>
   8a41a:	dc07      	bgt.n	8a42c <_svfprintf_r+0x150>
   8a41c:	2b64      	cmp	r3, #100	; 0x64
   8a41e:	d021      	beq.n	8a464 <_svfprintf_r+0x188>
   8a420:	2b68      	cmp	r3, #104	; 0x68
   8a422:	f040 81c6 	bne.w	8a7b2 <_svfprintf_r+0x4d6>
   8a426:	f047 0740 	orr.w	r7, r7, #64	; 0x40
   8a42a:	e7b4      	b.n	8a396 <_svfprintf_r+0xba>
   8a42c:	2b6c      	cmp	r3, #108	; 0x6c
   8a42e:	d05f      	beq.n	8a4f0 <_svfprintf_r+0x214>
   8a430:	2b6e      	cmp	r3, #110	; 0x6e
   8a432:	f040 81be 	bne.w	8a7b2 <_svfprintf_r+0x4d6>
   8a436:	e096      	b.n	8a566 <_svfprintf_r+0x28a>
   8a438:	2b73      	cmp	r3, #115	; 0x73
   8a43a:	f000 80df 	beq.w	8a5fc <_svfprintf_r+0x320>
   8a43e:	dc06      	bgt.n	8a44e <_svfprintf_r+0x172>
   8a440:	2b70      	cmp	r3, #112	; 0x70
   8a442:	f000 80cd 	beq.w	8a5e0 <_svfprintf_r+0x304>
   8a446:	2b71      	cmp	r3, #113	; 0x71
   8a448:	f040 81b3 	bne.w	8a7b2 <_svfprintf_r+0x4d6>
   8a44c:	e05a      	b.n	8a504 <_svfprintf_r+0x228>
   8a44e:	2b75      	cmp	r3, #117	; 0x75
   8a450:	f000 80f6 	beq.w	8a640 <_svfprintf_r+0x364>
   8a454:	2b78      	cmp	r3, #120	; 0x78
   8a456:	f040 81ac 	bne.w	8a7b2 <_svfprintf_r+0x4d6>
   8a45a:	4d9a      	ldr	r5, [pc, #616]	; (8a6c4 <_svfprintf_r+0x3e8>)
   8a45c:	f88d 2027 	strb.w	r2, [sp, #39]	; 0x27
   8a460:	9505      	str	r5, [sp, #20]
   8a462:	e105      	b.n	8a670 <_svfprintf_r+0x394>
   8a464:	f88d 2027 	strb.w	r2, [sp, #39]	; 0x27
   8a468:	e057      	b.n	8a51a <_svfprintf_r+0x23e>
   8a46a:	f047 0701 	orr.w	r7, r7, #1
   8a46e:	e792      	b.n	8a396 <_svfprintf_r+0xba>
   8a470:	1d33      	adds	r3, r6, #4
   8a472:	6836      	ldr	r6, [r6, #0]
   8a474:	2e00      	cmp	r6, #0
   8a476:	9603      	str	r6, [sp, #12]
   8a478:	da15      	bge.n	8a4a6 <_svfprintf_r+0x1ca>
   8a47a:	4270      	negs	r0, r6
   8a47c:	9003      	str	r0, [sp, #12]
   8a47e:	461e      	mov	r6, r3
   8a480:	f047 0704 	orr.w	r7, r7, #4
   8a484:	e787      	b.n	8a396 <_svfprintf_r+0xba>
   8a486:	9901      	ldr	r1, [sp, #4]
   8a488:	f811 3b01 	ldrb.w	r3, [r1], #1
   8a48c:	2b2a      	cmp	r3, #42	; 0x2a
   8a48e:	9101      	str	r1, [sp, #4]
   8a490:	d10b      	bne.n	8a4aa <_svfprintf_r+0x1ce>
   8a492:	f8d6 c000 	ldr.w	ip, [r6]
   8a496:	1d33      	adds	r3, r6, #4
   8a498:	f1bc 0f00 	cmp.w	ip, #0
   8a49c:	da03      	bge.n	8a4a6 <_svfprintf_r+0x1ca>
   8a49e:	461e      	mov	r6, r3
   8a4a0:	f04f 3cff 	mov.w	ip, #4294967295
   8a4a4:	e777      	b.n	8a396 <_svfprintf_r+0xba>
   8a4a6:	461e      	mov	r6, r3
   8a4a8:	e775      	b.n	8a396 <_svfprintf_r+0xba>
   8a4aa:	f04f 0c00 	mov.w	ip, #0
   8a4ae:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
   8a4b2:	2809      	cmp	r0, #9
   8a4b4:	d807      	bhi.n	8a4c6 <_svfprintf_r+0x1ea>
   8a4b6:	9901      	ldr	r1, [sp, #4]
   8a4b8:	230a      	movs	r3, #10
   8a4ba:	fb03 0c0c 	mla	ip, r3, ip, r0
   8a4be:	f811 3b01 	ldrb.w	r3, [r1], #1
   8a4c2:	9101      	str	r1, [sp, #4]
   8a4c4:	e7f3      	b.n	8a4ae <_svfprintf_r+0x1d2>
   8a4c6:	ea4c 7cec 	orr.w	ip, ip, ip, asr #31
   8a4ca:	e768      	b.n	8a39e <_svfprintf_r+0xc2>
   8a4cc:	f047 0780 	orr.w	r7, r7, #128	; 0x80
   8a4d0:	e761      	b.n	8a396 <_svfprintf_r+0xba>
   8a4d2:	9801      	ldr	r0, [sp, #4]
   8a4d4:	2100      	movs	r1, #0
   8a4d6:	3b30      	subs	r3, #48	; 0x30
   8a4d8:	240a      	movs	r4, #10
   8a4da:	fb04 3101 	mla	r1, r4, r1, r3
   8a4de:	f810 3b01 	ldrb.w	r3, [r0], #1
   8a4e2:	f1a3 0430 	sub.w	r4, r3, #48	; 0x30
   8a4e6:	2c09      	cmp	r4, #9
   8a4e8:	9001      	str	r0, [sp, #4]
   8a4ea:	d9f4      	bls.n	8a4d6 <_svfprintf_r+0x1fa>
   8a4ec:	9103      	str	r1, [sp, #12]
   8a4ee:	e756      	b.n	8a39e <_svfprintf_r+0xc2>
   8a4f0:	9901      	ldr	r1, [sp, #4]
   8a4f2:	780b      	ldrb	r3, [r1, #0]
   8a4f4:	2b6c      	cmp	r3, #108	; 0x6c
   8a4f6:	d102      	bne.n	8a4fe <_svfprintf_r+0x222>
   8a4f8:	1c48      	adds	r0, r1, #1
   8a4fa:	9001      	str	r0, [sp, #4]
   8a4fc:	e002      	b.n	8a504 <_svfprintf_r+0x228>
   8a4fe:	f047 0710 	orr.w	r7, r7, #16
   8a502:	e748      	b.n	8a396 <_svfprintf_r+0xba>
   8a504:	f047 0720 	orr.w	r7, r7, #32
   8a508:	e745      	b.n	8a396 <_svfprintf_r+0xba>
   8a50a:	6832      	ldr	r2, [r6, #0]
   8a50c:	2500      	movs	r5, #0
   8a50e:	f88d 2038 	strb.w	r2, [sp, #56]	; 0x38
   8a512:	f88d 5027 	strb.w	r5, [sp, #39]	; 0x27
   8a516:	3604      	adds	r6, #4
   8a518:	e155      	b.n	8a7c6 <_svfprintf_r+0x4ea>
   8a51a:	06ba      	lsls	r2, r7, #26
   8a51c:	d507      	bpl.n	8a52e <_svfprintf_r+0x252>
   8a51e:	3607      	adds	r6, #7
   8a520:	f026 0507 	bic.w	r5, r6, #7
   8a524:	f105 0608 	add.w	r6, r5, #8
   8a528:	e9d5 4500 	ldrd	r4, r5, [r5]
   8a52c:	e00f      	b.n	8a54e <_svfprintf_r+0x272>
   8a52e:	f017 0f10 	tst.w	r7, #16
   8a532:	f106 0104 	add.w	r1, r6, #4
   8a536:	d001      	beq.n	8a53c <_svfprintf_r+0x260>
   8a538:	6832      	ldr	r2, [r6, #0]
   8a53a:	e005      	b.n	8a548 <_svfprintf_r+0x26c>
   8a53c:	f017 0f40 	tst.w	r7, #64	; 0x40
   8a540:	6832      	ldr	r2, [r6, #0]
   8a542:	d001      	beq.n	8a548 <_svfprintf_r+0x26c>
   8a544:	b214      	sxth	r4, r2
   8a546:	e000      	b.n	8a54a <_svfprintf_r+0x26e>
   8a548:	4614      	mov	r4, r2
   8a54a:	17e5      	asrs	r5, r4, #31
   8a54c:	460e      	mov	r6, r1
   8a54e:	2c00      	cmp	r4, #0
   8a550:	f175 0200 	sbcs.w	r2, r5, #0
   8a554:	f280 80b8 	bge.w	8a6c8 <_svfprintf_r+0x3ec>
   8a558:	232d      	movs	r3, #45	; 0x2d
   8a55a:	4264      	negs	r4, r4
   8a55c:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
   8a560:	f88d 3027 	strb.w	r3, [sp, #39]	; 0x27
   8a564:	e0b0      	b.n	8a6c8 <_svfprintf_r+0x3ec>
   8a566:	f017 0f20 	tst.w	r7, #32
   8a56a:	f88d 2027 	strb.w	r2, [sp, #39]	; 0x27
   8a56e:	f106 0204 	add.w	r2, r6, #4
   8a572:	d005      	beq.n	8a580 <_svfprintf_r+0x2a4>
   8a574:	9c04      	ldr	r4, [sp, #16]
   8a576:	6835      	ldr	r5, [r6, #0]
   8a578:	17e0      	asrs	r0, r4, #31
   8a57a:	602c      	str	r4, [r5, #0]
   8a57c:	6068      	str	r0, [r5, #4]
   8a57e:	e004      	b.n	8a58a <_svfprintf_r+0x2ae>
   8a580:	06fb      	lsls	r3, r7, #27
   8a582:	d504      	bpl.n	8a58e <_svfprintf_r+0x2b2>
   8a584:	6833      	ldr	r3, [r6, #0]
   8a586:	9904      	ldr	r1, [sp, #16]
   8a588:	6019      	str	r1, [r3, #0]
   8a58a:	4616      	mov	r6, r2
   8a58c:	e6cf      	b.n	8a32e <_svfprintf_r+0x52>
   8a58e:	6830      	ldr	r0, [r6, #0]
   8a590:	9c04      	ldr	r4, [sp, #16]
   8a592:	f017 0f40 	tst.w	r7, #64	; 0x40
   8a596:	f106 0604 	add.w	r6, r6, #4
   8a59a:	bf14      	ite	ne
   8a59c:	8004      	strhne	r4, [r0, #0]
   8a59e:	6004      	streq	r4, [r0, #0]
   8a5a0:	e6c5      	b.n	8a32e <_svfprintf_r+0x52>
   8a5a2:	f047 0710 	orr.w	r7, r7, #16
   8a5a6:	f017 0020 	ands.w	r0, r7, #32
   8a5aa:	d008      	beq.n	8a5be <_svfprintf_r+0x2e2>
   8a5ac:	1df3      	adds	r3, r6, #7
   8a5ae:	f023 0507 	bic.w	r5, r3, #7
   8a5b2:	f105 0608 	add.w	r6, r5, #8
   8a5b6:	e9d5 4500 	ldrd	r4, r5, [r5]
   8a5ba:	2000      	movs	r0, #0
   8a5bc:	e07c      	b.n	8a6b8 <_svfprintf_r+0x3dc>
   8a5be:	f017 0110 	ands.w	r1, r7, #16
   8a5c2:	f106 0204 	add.w	r2, r6, #4
   8a5c6:	d106      	bne.n	8a5d6 <_svfprintf_r+0x2fa>
   8a5c8:	f017 0040 	ands.w	r0, r7, #64	; 0x40
   8a5cc:	d003      	beq.n	8a5d6 <_svfprintf_r+0x2fa>
   8a5ce:	8834      	ldrh	r4, [r6, #0]
   8a5d0:	2500      	movs	r5, #0
   8a5d2:	4616      	mov	r6, r2
   8a5d4:	e7f1      	b.n	8a5ba <_svfprintf_r+0x2de>
   8a5d6:	6836      	ldr	r6, [r6, #0]
   8a5d8:	2500      	movs	r5, #0
   8a5da:	4634      	mov	r4, r6
   8a5dc:	4616      	mov	r6, r2
   8a5de:	e06b      	b.n	8a6b8 <_svfprintf_r+0x3dc>
   8a5e0:	4b38      	ldr	r3, [pc, #224]	; (8a6c4 <_svfprintf_r+0x3e8>)
   8a5e2:	2130      	movs	r1, #48	; 0x30
   8a5e4:	2278      	movs	r2, #120	; 0x78
   8a5e6:	6834      	ldr	r4, [r6, #0]
   8a5e8:	2500      	movs	r5, #0
   8a5ea:	f047 0702 	orr.w	r7, r7, #2
   8a5ee:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
   8a5f2:	f88d 2029 	strb.w	r2, [sp, #41]	; 0x29
   8a5f6:	3604      	adds	r6, #4
   8a5f8:	9305      	str	r3, [sp, #20]
   8a5fa:	e05c      	b.n	8a6b6 <_svfprintf_r+0x3da>
   8a5fc:	4631      	mov	r1, r6
   8a5fe:	2500      	movs	r5, #0
   8a600:	f8d1 a000 	ldr.w	sl, [r1]
   8a604:	3604      	adds	r6, #4
   8a606:	45ac      	cmp	ip, r5
   8a608:	f88d 5027 	strb.w	r5, [sp, #39]	; 0x27
   8a60c:	4650      	mov	r0, sl
   8a60e:	db11      	blt.n	8a634 <_svfprintf_r+0x358>
   8a610:	4662      	mov	r2, ip
   8a612:	4629      	mov	r1, r5
   8a614:	f8cd c000 	str.w	ip, [sp]
   8a618:	f000 fd72 	bl	8b100 <memchr>
   8a61c:	f8dd c000 	ldr.w	ip, [sp]
   8a620:	2800      	cmp	r0, #0
   8a622:	f000 80d4 	beq.w	8a7ce <_svfprintf_r+0x4f2>
   8a626:	ebca 0400 	rsb	r4, sl, r0
   8a62a:	4564      	cmp	r4, ip
   8a62c:	f340 80d1 	ble.w	8a7d2 <_svfprintf_r+0x4f6>
   8a630:	4664      	mov	r4, ip
   8a632:	e0ce      	b.n	8a7d2 <_svfprintf_r+0x4f6>
   8a634:	f7ff fd70 	bl	8a118 <strlen>
   8a638:	4604      	mov	r4, r0
   8a63a:	e0ca      	b.n	8a7d2 <_svfprintf_r+0x4f6>
   8a63c:	f047 0710 	orr.w	r7, r7, #16
   8a640:	06bd      	lsls	r5, r7, #26
   8a642:	d506      	bpl.n	8a652 <_svfprintf_r+0x376>
   8a644:	1df0      	adds	r0, r6, #7
   8a646:	f020 0407 	bic.w	r4, r0, #7
   8a64a:	f104 0608 	add.w	r6, r4, #8
   8a64e:	cc30      	ldmia	r4, {r4, r5}
   8a650:	e00c      	b.n	8a66c <_svfprintf_r+0x390>
   8a652:	f017 0f10 	tst.w	r7, #16
   8a656:	f106 0304 	add.w	r3, r6, #4
   8a65a:	d103      	bne.n	8a664 <_svfprintf_r+0x388>
   8a65c:	067c      	lsls	r4, r7, #25
   8a65e:	d501      	bpl.n	8a664 <_svfprintf_r+0x388>
   8a660:	8834      	ldrh	r4, [r6, #0]
   8a662:	e001      	b.n	8a668 <_svfprintf_r+0x38c>
   8a664:	6835      	ldr	r5, [r6, #0]
   8a666:	462c      	mov	r4, r5
   8a668:	2500      	movs	r5, #0
   8a66a:	461e      	mov	r6, r3
   8a66c:	2001      	movs	r0, #1
   8a66e:	e023      	b.n	8a6b8 <_svfprintf_r+0x3dc>
   8a670:	06b8      	lsls	r0, r7, #26
   8a672:	d507      	bpl.n	8a684 <_svfprintf_r+0x3a8>
   8a674:	1df4      	adds	r4, r6, #7
   8a676:	f024 0107 	bic.w	r1, r4, #7
   8a67a:	f101 0608 	add.w	r6, r1, #8
   8a67e:	e9d1 4500 	ldrd	r4, r5, [r1]
   8a682:	e00c      	b.n	8a69e <_svfprintf_r+0x3c2>
   8a684:	f017 0f10 	tst.w	r7, #16
   8a688:	f106 0004 	add.w	r0, r6, #4
   8a68c:	d103      	bne.n	8a696 <_svfprintf_r+0x3ba>
   8a68e:	0679      	lsls	r1, r7, #25
   8a690:	d501      	bpl.n	8a696 <_svfprintf_r+0x3ba>
   8a692:	8834      	ldrh	r4, [r6, #0]
   8a694:	e001      	b.n	8a69a <_svfprintf_r+0x3be>
   8a696:	6836      	ldr	r6, [r6, #0]
   8a698:	4634      	mov	r4, r6
   8a69a:	2500      	movs	r5, #0
   8a69c:	4606      	mov	r6, r0
   8a69e:	07fa      	lsls	r2, r7, #31
   8a6a0:	d509      	bpl.n	8a6b6 <_svfprintf_r+0x3da>
   8a6a2:	ea54 0205 	orrs.w	r2, r4, r5
   8a6a6:	d006      	beq.n	8a6b6 <_svfprintf_r+0x3da>
   8a6a8:	2230      	movs	r2, #48	; 0x30
   8a6aa:	f88d 2028 	strb.w	r2, [sp, #40]	; 0x28
   8a6ae:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
   8a6b2:	f047 0702 	orr.w	r7, r7, #2
   8a6b6:	2002      	movs	r0, #2
   8a6b8:	2100      	movs	r1, #0
   8a6ba:	f88d 1027 	strb.w	r1, [sp, #39]	; 0x27
   8a6be:	e004      	b.n	8a6ca <_svfprintf_r+0x3ee>
   8a6c0:	0008cf02 	.word	0x0008cf02
   8a6c4:	0008cf13 	.word	0x0008cf13
   8a6c8:	2001      	movs	r0, #1
   8a6ca:	f1bc 0f00 	cmp.w	ip, #0
   8a6ce:	bfa8      	it	ge
   8a6d0:	f027 0780 	bicge.w	r7, r7, #128	; 0x80
   8a6d4:	ea54 0105 	orrs.w	r1, r4, r5
   8a6d8:	d102      	bne.n	8a6e0 <_svfprintf_r+0x404>
   8a6da:	f1bc 0f00 	cmp.w	ip, #0
   8a6de:	d058      	beq.n	8a792 <_svfprintf_r+0x4b6>
   8a6e0:	2801      	cmp	r0, #1
   8a6e2:	d01d      	beq.n	8a720 <_svfprintf_r+0x444>
   8a6e4:	2802      	cmp	r0, #2
   8a6e6:	f10d 035f 	add.w	r3, sp, #95	; 0x5f
   8a6ea:	d041      	beq.n	8a770 <_svfprintf_r+0x494>
   8a6ec:	f004 0207 	and.w	r2, r4, #7
   8a6f0:	08e4      	lsrs	r4, r4, #3
   8a6f2:	ea44 7045 	orr.w	r0, r4, r5, lsl #29
   8a6f6:	08e9      	lsrs	r1, r5, #3
   8a6f8:	4604      	mov	r4, r0
   8a6fa:	460d      	mov	r5, r1
   8a6fc:	3230      	adds	r2, #48	; 0x30
   8a6fe:	ea54 0105 	orrs.w	r1, r4, r5
   8a702:	469a      	mov	sl, r3
   8a704:	701a      	strb	r2, [r3, #0]
   8a706:	f103 33ff 	add.w	r3, r3, #4294967295
   8a70a:	d1ef      	bne.n	8a6ec <_svfprintf_r+0x410>
   8a70c:	07f8      	lsls	r0, r7, #31
   8a70e:	4655      	mov	r5, sl
   8a710:	d54a      	bpl.n	8a7a8 <_svfprintf_r+0x4cc>
   8a712:	2a30      	cmp	r2, #48	; 0x30
   8a714:	d048      	beq.n	8a7a8 <_svfprintf_r+0x4cc>
   8a716:	2230      	movs	r2, #48	; 0x30
   8a718:	469a      	mov	sl, r3
   8a71a:	f805 2c01 	strb.w	r2, [r5, #-1]
   8a71e:	e043      	b.n	8a7a8 <_svfprintf_r+0x4cc>
   8a720:	2d00      	cmp	r5, #0
   8a722:	bf08      	it	eq
   8a724:	2c0a      	cmpeq	r4, #10
   8a726:	d203      	bcs.n	8a730 <_svfprintf_r+0x454>
   8a728:	3430      	adds	r4, #48	; 0x30
   8a72a:	f88d 405f 	strb.w	r4, [sp, #95]	; 0x5f
   8a72e:	e036      	b.n	8a79e <_svfprintf_r+0x4c2>
   8a730:	f10d 035f 	add.w	r3, sp, #95	; 0x5f
   8a734:	9302      	str	r3, [sp, #8]
   8a736:	4620      	mov	r0, r4
   8a738:	4629      	mov	r1, r5
   8a73a:	220a      	movs	r2, #10
   8a73c:	2300      	movs	r3, #0
   8a73e:	f8cd c000 	str.w	ip, [sp]
   8a742:	f001 fae5 	bl	8bd10 <__aeabi_uldivmod>
   8a746:	9802      	ldr	r0, [sp, #8]
   8a748:	3230      	adds	r2, #48	; 0x30
   8a74a:	f800 2901 	strb.w	r2, [r0], #-1
   8a74e:	4629      	mov	r1, r5
   8a750:	220a      	movs	r2, #10
   8a752:	2300      	movs	r3, #0
   8a754:	f8dd a008 	ldr.w	sl, [sp, #8]
   8a758:	9002      	str	r0, [sp, #8]
   8a75a:	4620      	mov	r0, r4
   8a75c:	f001 fad8 	bl	8bd10 <__aeabi_uldivmod>
   8a760:	4604      	mov	r4, r0
   8a762:	460d      	mov	r5, r1
   8a764:	ea54 0105 	orrs.w	r1, r4, r5
   8a768:	f8dd c000 	ldr.w	ip, [sp]
   8a76c:	d1e3      	bne.n	8a736 <_svfprintf_r+0x45a>
   8a76e:	e01b      	b.n	8a7a8 <_svfprintf_r+0x4cc>
   8a770:	9905      	ldr	r1, [sp, #20]
   8a772:	f004 000f 	and.w	r0, r4, #15
   8a776:	0924      	lsrs	r4, r4, #4
   8a778:	5c0a      	ldrb	r2, [r1, r0]
   8a77a:	ea44 7005 	orr.w	r0, r4, r5, lsl #28
   8a77e:	0929      	lsrs	r1, r5, #4
   8a780:	4604      	mov	r4, r0
   8a782:	460d      	mov	r5, r1
   8a784:	469a      	mov	sl, r3
   8a786:	f803 2901 	strb.w	r2, [r3], #-1
   8a78a:	ea54 0205 	orrs.w	r2, r4, r5
   8a78e:	d1ef      	bne.n	8a770 <_svfprintf_r+0x494>
   8a790:	e00a      	b.n	8a7a8 <_svfprintf_r+0x4cc>
   8a792:	b938      	cbnz	r0, 8a7a4 <_svfprintf_r+0x4c8>
   8a794:	07f9      	lsls	r1, r7, #31
   8a796:	d505      	bpl.n	8a7a4 <_svfprintf_r+0x4c8>
   8a798:	2030      	movs	r0, #48	; 0x30
   8a79a:	f88d 005f 	strb.w	r0, [sp, #95]	; 0x5f
   8a79e:	f10d 0a5f 	add.w	sl, sp, #95	; 0x5f
   8a7a2:	e001      	b.n	8a7a8 <_svfprintf_r+0x4cc>
   8a7a4:	f10d 0a60 	add.w	sl, sp, #96	; 0x60
   8a7a8:	ad18      	add	r5, sp, #96	; 0x60
   8a7aa:	ebca 0405 	rsb	r4, sl, r5
   8a7ae:	4665      	mov	r5, ip
   8a7b0:	e00f      	b.n	8a7d2 <_svfprintf_r+0x4f6>
   8a7b2:	f88d 2027 	strb.w	r2, [sp, #39]	; 0x27
   8a7b6:	2b00      	cmp	r3, #0
   8a7b8:	f000 8176 	beq.w	8aaa8 <_svfprintf_r+0x7cc>
   8a7bc:	2500      	movs	r5, #0
   8a7be:	f88d 3038 	strb.w	r3, [sp, #56]	; 0x38
   8a7c2:	f88d 5027 	strb.w	r5, [sp, #39]	; 0x27
   8a7c6:	2401      	movs	r4, #1
   8a7c8:	f10d 0a38 	add.w	sl, sp, #56	; 0x38
   8a7cc:	e001      	b.n	8a7d2 <_svfprintf_r+0x4f6>
   8a7ce:	4664      	mov	r4, ip
   8a7d0:	4605      	mov	r5, r0
   8a7d2:	f89d 3027 	ldrb.w	r3, [sp, #39]	; 0x27
   8a7d6:	42ac      	cmp	r4, r5
   8a7d8:	bfac      	ite	ge
   8a7da:	4621      	movge	r1, r4
   8a7dc:	4629      	movlt	r1, r5
   8a7de:	9102      	str	r1, [sp, #8]
   8a7e0:	b113      	cbz	r3, 8a7e8 <_svfprintf_r+0x50c>
   8a7e2:	9802      	ldr	r0, [sp, #8]
   8a7e4:	1c42      	adds	r2, r0, #1
   8a7e6:	9202      	str	r2, [sp, #8]
   8a7e8:	f017 0102 	ands.w	r1, r7, #2
   8a7ec:	9106      	str	r1, [sp, #24]
   8a7ee:	d002      	beq.n	8a7f6 <_svfprintf_r+0x51a>
   8a7f0:	9b02      	ldr	r3, [sp, #8]
   8a7f2:	1c98      	adds	r0, r3, #2
   8a7f4:	9002      	str	r0, [sp, #8]
   8a7f6:	f017 0284 	ands.w	r2, r7, #132	; 0x84
   8a7fa:	9207      	str	r2, [sp, #28]
   8a7fc:	d13c      	bne.n	8a878 <_svfprintf_r+0x59c>
   8a7fe:	9903      	ldr	r1, [sp, #12]
   8a800:	9b02      	ldr	r3, [sp, #8]
   8a802:	1acb      	subs	r3, r1, r3
   8a804:	2b00      	cmp	r3, #0
   8a806:	dd37      	ble.n	8a878 <_svfprintf_r+0x59c>
   8a808:	48a5      	ldr	r0, [pc, #660]	; (8aaa0 <_svfprintf_r+0x7c4>)
   8a80a:	2b10      	cmp	r3, #16
   8a80c:	f8c8 0000 	str.w	r0, [r8]
   8a810:	dd1b      	ble.n	8a84a <_svfprintf_r+0x56e>
   8a812:	9a0c      	ldr	r2, [sp, #48]	; 0x30
   8a814:	2110      	movs	r1, #16
   8a816:	980d      	ldr	r0, [sp, #52]	; 0x34
   8a818:	f8c8 1004 	str.w	r1, [r8, #4]
   8a81c:	1c51      	adds	r1, r2, #1
   8a81e:	3010      	adds	r0, #16
   8a820:	2907      	cmp	r1, #7
   8a822:	900d      	str	r0, [sp, #52]	; 0x34
   8a824:	910c      	str	r1, [sp, #48]	; 0x30
   8a826:	dc02      	bgt.n	8a82e <_svfprintf_r+0x552>
   8a828:	f108 0808 	add.w	r8, r8, #8
   8a82c:	e00b      	b.n	8a846 <_svfprintf_r+0x56a>
   8a82e:	4658      	mov	r0, fp
   8a830:	4649      	mov	r1, r9
   8a832:	aa0b      	add	r2, sp, #44	; 0x2c
   8a834:	9300      	str	r3, [sp, #0]
   8a836:	f000 fdf1 	bl	8b41c <__ssprint_r>
   8a83a:	9b00      	ldr	r3, [sp, #0]
   8a83c:	2800      	cmp	r0, #0
   8a83e:	f040 813a 	bne.w	8aab6 <_svfprintf_r+0x7da>
   8a842:	f10d 0860 	add.w	r8, sp, #96	; 0x60
   8a846:	3b10      	subs	r3, #16
   8a848:	e7de      	b.n	8a808 <_svfprintf_r+0x52c>
   8a84a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
   8a84c:	f8c8 3004 	str.w	r3, [r8, #4]
   8a850:	18d1      	adds	r1, r2, r3
   8a852:	9b0c      	ldr	r3, [sp, #48]	; 0x30
   8a854:	910d      	str	r1, [sp, #52]	; 0x34
   8a856:	1c58      	adds	r0, r3, #1
   8a858:	2807      	cmp	r0, #7
   8a85a:	900c      	str	r0, [sp, #48]	; 0x30
   8a85c:	dc02      	bgt.n	8a864 <_svfprintf_r+0x588>
   8a85e:	f108 0808 	add.w	r8, r8, #8
   8a862:	e009      	b.n	8a878 <_svfprintf_r+0x59c>
   8a864:	4658      	mov	r0, fp
   8a866:	4649      	mov	r1, r9
   8a868:	aa0b      	add	r2, sp, #44	; 0x2c
   8a86a:	f000 fdd7 	bl	8b41c <__ssprint_r>
   8a86e:	2800      	cmp	r0, #0
   8a870:	f040 8121 	bne.w	8aab6 <_svfprintf_r+0x7da>
   8a874:	f10d 0860 	add.w	r8, sp, #96	; 0x60
   8a878:	f89d 2027 	ldrb.w	r2, [sp, #39]	; 0x27
   8a87c:	b1da      	cbz	r2, 8a8b6 <_svfprintf_r+0x5da>
   8a87e:	f10d 0127 	add.w	r1, sp, #39	; 0x27
   8a882:	f8c8 1000 	str.w	r1, [r8]
   8a886:	990c      	ldr	r1, [sp, #48]	; 0x30
   8a888:	2301      	movs	r3, #1
   8a88a:	980d      	ldr	r0, [sp, #52]	; 0x34
   8a88c:	f8c8 3004 	str.w	r3, [r8, #4]
   8a890:	1c4b      	adds	r3, r1, #1
   8a892:	1c42      	adds	r2, r0, #1
   8a894:	2b07      	cmp	r3, #7
   8a896:	920d      	str	r2, [sp, #52]	; 0x34
   8a898:	930c      	str	r3, [sp, #48]	; 0x30
   8a89a:	dc02      	bgt.n	8a8a2 <_svfprintf_r+0x5c6>
   8a89c:	f108 0808 	add.w	r8, r8, #8
   8a8a0:	e009      	b.n	8a8b6 <_svfprintf_r+0x5da>
   8a8a2:	4658      	mov	r0, fp
   8a8a4:	4649      	mov	r1, r9
   8a8a6:	aa0b      	add	r2, sp, #44	; 0x2c
   8a8a8:	f000 fdb8 	bl	8b41c <__ssprint_r>
   8a8ac:	2800      	cmp	r0, #0
   8a8ae:	f040 8102 	bne.w	8aab6 <_svfprintf_r+0x7da>
   8a8b2:	f10d 0860 	add.w	r8, sp, #96	; 0x60
   8a8b6:	9806      	ldr	r0, [sp, #24]
   8a8b8:	b1d0      	cbz	r0, 8a8f0 <_svfprintf_r+0x614>
   8a8ba:	aa0a      	add	r2, sp, #40	; 0x28
   8a8bc:	f8c8 2000 	str.w	r2, [r8]
   8a8c0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
   8a8c2:	2102      	movs	r1, #2
   8a8c4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
   8a8c6:	f8c8 1004 	str.w	r1, [r8, #4]
   8a8ca:	1c51      	adds	r1, r2, #1
   8a8cc:	1c98      	adds	r0, r3, #2
   8a8ce:	2907      	cmp	r1, #7
   8a8d0:	900d      	str	r0, [sp, #52]	; 0x34
   8a8d2:	910c      	str	r1, [sp, #48]	; 0x30
   8a8d4:	dc02      	bgt.n	8a8dc <_svfprintf_r+0x600>
   8a8d6:	f108 0808 	add.w	r8, r8, #8
   8a8da:	e009      	b.n	8a8f0 <_svfprintf_r+0x614>
   8a8dc:	4658      	mov	r0, fp
   8a8de:	4649      	mov	r1, r9
   8a8e0:	aa0b      	add	r2, sp, #44	; 0x2c
   8a8e2:	f000 fd9b 	bl	8b41c <__ssprint_r>
   8a8e6:	2800      	cmp	r0, #0
   8a8e8:	f040 80e5 	bne.w	8aab6 <_svfprintf_r+0x7da>
   8a8ec:	f10d 0860 	add.w	r8, sp, #96	; 0x60
   8a8f0:	9b07      	ldr	r3, [sp, #28]
   8a8f2:	2b80      	cmp	r3, #128	; 0x80
   8a8f4:	d13c      	bne.n	8a970 <_svfprintf_r+0x694>
   8a8f6:	9803      	ldr	r0, [sp, #12]
   8a8f8:	9a02      	ldr	r2, [sp, #8]
   8a8fa:	1a83      	subs	r3, r0, r2
   8a8fc:	2b00      	cmp	r3, #0
   8a8fe:	dd37      	ble.n	8a970 <_svfprintf_r+0x694>
   8a900:	4968      	ldr	r1, [pc, #416]	; (8aaa4 <_svfprintf_r+0x7c8>)
   8a902:	2b10      	cmp	r3, #16
   8a904:	f8c8 1000 	str.w	r1, [r8]
   8a908:	dd1b      	ble.n	8a942 <_svfprintf_r+0x666>
   8a90a:	980c      	ldr	r0, [sp, #48]	; 0x30
   8a90c:	2210      	movs	r2, #16
   8a90e:	990d      	ldr	r1, [sp, #52]	; 0x34
   8a910:	f8c8 2004 	str.w	r2, [r8, #4]
   8a914:	1c42      	adds	r2, r0, #1
   8a916:	3110      	adds	r1, #16
   8a918:	2a07      	cmp	r2, #7
   8a91a:	910d      	str	r1, [sp, #52]	; 0x34
   8a91c:	920c      	str	r2, [sp, #48]	; 0x30
   8a91e:	dc02      	bgt.n	8a926 <_svfprintf_r+0x64a>
   8a920:	f108 0808 	add.w	r8, r8, #8
   8a924:	e00b      	b.n	8a93e <_svfprintf_r+0x662>
   8a926:	4658      	mov	r0, fp
   8a928:	4649      	mov	r1, r9
   8a92a:	aa0b      	add	r2, sp, #44	; 0x2c
   8a92c:	9300      	str	r3, [sp, #0]
   8a92e:	f000 fd75 	bl	8b41c <__ssprint_r>
   8a932:	9b00      	ldr	r3, [sp, #0]
   8a934:	2800      	cmp	r0, #0
   8a936:	f040 80be 	bne.w	8aab6 <_svfprintf_r+0x7da>
   8a93a:	f10d 0860 	add.w	r8, sp, #96	; 0x60
   8a93e:	3b10      	subs	r3, #16
   8a940:	e7de      	b.n	8a900 <_svfprintf_r+0x624>
   8a942:	9a0c      	ldr	r2, [sp, #48]	; 0x30
   8a944:	980d      	ldr	r0, [sp, #52]	; 0x34
   8a946:	1c51      	adds	r1, r2, #1
   8a948:	f8c8 3004 	str.w	r3, [r8, #4]
   8a94c:	2907      	cmp	r1, #7
   8a94e:	4403      	add	r3, r0
   8a950:	930d      	str	r3, [sp, #52]	; 0x34
   8a952:	910c      	str	r1, [sp, #48]	; 0x30
   8a954:	dc02      	bgt.n	8a95c <_svfprintf_r+0x680>
   8a956:	f108 0808 	add.w	r8, r8, #8
   8a95a:	e009      	b.n	8a970 <_svfprintf_r+0x694>
   8a95c:	4658      	mov	r0, fp
   8a95e:	4649      	mov	r1, r9
   8a960:	aa0b      	add	r2, sp, #44	; 0x2c
   8a962:	f000 fd5b 	bl	8b41c <__ssprint_r>
   8a966:	2800      	cmp	r0, #0
   8a968:	f040 80a5 	bne.w	8aab6 <_svfprintf_r+0x7da>
   8a96c:	f10d 0860 	add.w	r8, sp, #96	; 0x60
   8a970:	1b2d      	subs	r5, r5, r4
   8a972:	2d00      	cmp	r5, #0
   8a974:	dd34      	ble.n	8a9e0 <_svfprintf_r+0x704>
   8a976:	484b      	ldr	r0, [pc, #300]	; (8aaa4 <_svfprintf_r+0x7c8>)
   8a978:	2d10      	cmp	r5, #16
   8a97a:	f8c8 0000 	str.w	r0, [r8]
   8a97e:	dd19      	ble.n	8a9b4 <_svfprintf_r+0x6d8>
   8a980:	980c      	ldr	r0, [sp, #48]	; 0x30
   8a982:	990d      	ldr	r1, [sp, #52]	; 0x34
   8a984:	1c43      	adds	r3, r0, #1
   8a986:	2210      	movs	r2, #16
   8a988:	3110      	adds	r1, #16
   8a98a:	2b07      	cmp	r3, #7
   8a98c:	f8c8 2004 	str.w	r2, [r8, #4]
   8a990:	910d      	str	r1, [sp, #52]	; 0x34
   8a992:	930c      	str	r3, [sp, #48]	; 0x30
   8a994:	dc02      	bgt.n	8a99c <_svfprintf_r+0x6c0>
   8a996:	f108 0808 	add.w	r8, r8, #8
   8a99a:	e009      	b.n	8a9b0 <_svfprintf_r+0x6d4>
   8a99c:	4658      	mov	r0, fp
   8a99e:	4649      	mov	r1, r9
   8a9a0:	aa0b      	add	r2, sp, #44	; 0x2c
   8a9a2:	f000 fd3b 	bl	8b41c <__ssprint_r>
   8a9a6:	2800      	cmp	r0, #0
   8a9a8:	f040 8085 	bne.w	8aab6 <_svfprintf_r+0x7da>
   8a9ac:	f10d 0860 	add.w	r8, sp, #96	; 0x60
   8a9b0:	3d10      	subs	r5, #16
   8a9b2:	e7e0      	b.n	8a976 <_svfprintf_r+0x69a>
   8a9b4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
   8a9b6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
   8a9b8:	1c51      	adds	r1, r2, #1
   8a9ba:	f8c8 5004 	str.w	r5, [r8, #4]
   8a9be:	2907      	cmp	r1, #7
   8a9c0:	441d      	add	r5, r3
   8a9c2:	950d      	str	r5, [sp, #52]	; 0x34
   8a9c4:	910c      	str	r1, [sp, #48]	; 0x30
   8a9c6:	dc02      	bgt.n	8a9ce <_svfprintf_r+0x6f2>
   8a9c8:	f108 0808 	add.w	r8, r8, #8
   8a9cc:	e008      	b.n	8a9e0 <_svfprintf_r+0x704>
   8a9ce:	4658      	mov	r0, fp
   8a9d0:	4649      	mov	r1, r9
   8a9d2:	aa0b      	add	r2, sp, #44	; 0x2c
   8a9d4:	f000 fd22 	bl	8b41c <__ssprint_r>
   8a9d8:	2800      	cmp	r0, #0
   8a9da:	d16c      	bne.n	8aab6 <_svfprintf_r+0x7da>
   8a9dc:	f10d 0860 	add.w	r8, sp, #96	; 0x60
   8a9e0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
   8a9e2:	980d      	ldr	r0, [sp, #52]	; 0x34
   8a9e4:	1c5a      	adds	r2, r3, #1
   8a9e6:	f8c8 4004 	str.w	r4, [r8, #4]
   8a9ea:	2a07      	cmp	r2, #7
   8a9ec:	4404      	add	r4, r0
   8a9ee:	f8c8 a000 	str.w	sl, [r8]
   8a9f2:	940d      	str	r4, [sp, #52]	; 0x34
   8a9f4:	920c      	str	r2, [sp, #48]	; 0x30
   8a9f6:	dc02      	bgt.n	8a9fe <_svfprintf_r+0x722>
   8a9f8:	f108 0308 	add.w	r3, r8, #8
   8a9fc:	e007      	b.n	8aa0e <_svfprintf_r+0x732>
   8a9fe:	4658      	mov	r0, fp
   8aa00:	4649      	mov	r1, r9
   8aa02:	aa0b      	add	r2, sp, #44	; 0x2c
   8aa04:	f000 fd0a 	bl	8b41c <__ssprint_r>
   8aa08:	2800      	cmp	r0, #0
   8aa0a:	d154      	bne.n	8aab6 <_svfprintf_r+0x7da>
   8aa0c:	ab18      	add	r3, sp, #96	; 0x60
   8aa0e:	077a      	lsls	r2, r7, #29
   8aa10:	d40b      	bmi.n	8aa2a <_svfprintf_r+0x74e>
   8aa12:	9804      	ldr	r0, [sp, #16]
   8aa14:	9b02      	ldr	r3, [sp, #8]
   8aa16:	9a03      	ldr	r2, [sp, #12]
   8aa18:	990d      	ldr	r1, [sp, #52]	; 0x34
   8aa1a:	4293      	cmp	r3, r2
   8aa1c:	bfac      	ite	ge
   8aa1e:	18c0      	addge	r0, r0, r3
   8aa20:	1880      	addlt	r0, r0, r2
   8aa22:	9004      	str	r0, [sp, #16]
   8aa24:	2900      	cmp	r1, #0
   8aa26:	d036      	beq.n	8aa96 <_svfprintf_r+0x7ba>
   8aa28:	e02f      	b.n	8aa8a <_svfprintf_r+0x7ae>
   8aa2a:	9c03      	ldr	r4, [sp, #12]
   8aa2c:	9902      	ldr	r1, [sp, #8]
   8aa2e:	1a64      	subs	r4, r4, r1
   8aa30:	2c00      	cmp	r4, #0
   8aa32:	ddee      	ble.n	8aa12 <_svfprintf_r+0x736>
   8aa34:	481a      	ldr	r0, [pc, #104]	; (8aaa0 <_svfprintf_r+0x7c4>)
   8aa36:	2c10      	cmp	r4, #16
   8aa38:	6018      	str	r0, [r3, #0]
   8aa3a:	dd15      	ble.n	8aa68 <_svfprintf_r+0x78c>
   8aa3c:	990c      	ldr	r1, [sp, #48]	; 0x30
   8aa3e:	2010      	movs	r0, #16
   8aa40:	9a0d      	ldr	r2, [sp, #52]	; 0x34
   8aa42:	6058      	str	r0, [r3, #4]
   8aa44:	1c48      	adds	r0, r1, #1
   8aa46:	3210      	adds	r2, #16
   8aa48:	2807      	cmp	r0, #7
   8aa4a:	920d      	str	r2, [sp, #52]	; 0x34
   8aa4c:	900c      	str	r0, [sp, #48]	; 0x30
   8aa4e:	dc01      	bgt.n	8aa54 <_svfprintf_r+0x778>
   8aa50:	3308      	adds	r3, #8
   8aa52:	e007      	b.n	8aa64 <_svfprintf_r+0x788>
   8aa54:	4658      	mov	r0, fp
   8aa56:	4649      	mov	r1, r9
   8aa58:	aa0b      	add	r2, sp, #44	; 0x2c
   8aa5a:	f000 fcdf 	bl	8b41c <__ssprint_r>
   8aa5e:	2800      	cmp	r0, #0
   8aa60:	d129      	bne.n	8aab6 <_svfprintf_r+0x7da>
   8aa62:	ab18      	add	r3, sp, #96	; 0x60
   8aa64:	3c10      	subs	r4, #16
   8aa66:	e7e5      	b.n	8aa34 <_svfprintf_r+0x758>
   8aa68:	9a0c      	ldr	r2, [sp, #48]	; 0x30
   8aa6a:	605c      	str	r4, [r3, #4]
   8aa6c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
   8aa6e:	1c51      	adds	r1, r2, #1
   8aa70:	191c      	adds	r4, r3, r4
   8aa72:	2907      	cmp	r1, #7
   8aa74:	940d      	str	r4, [sp, #52]	; 0x34
   8aa76:	910c      	str	r1, [sp, #48]	; 0x30
   8aa78:	ddcb      	ble.n	8aa12 <_svfprintf_r+0x736>
   8aa7a:	4658      	mov	r0, fp
   8aa7c:	4649      	mov	r1, r9
   8aa7e:	aa0b      	add	r2, sp, #44	; 0x2c
   8aa80:	f000 fccc 	bl	8b41c <__ssprint_r>
   8aa84:	2800      	cmp	r0, #0
   8aa86:	d0c4      	beq.n	8aa12 <_svfprintf_r+0x736>
   8aa88:	e015      	b.n	8aab6 <_svfprintf_r+0x7da>
   8aa8a:	4658      	mov	r0, fp
   8aa8c:	4649      	mov	r1, r9
   8aa8e:	aa0b      	add	r2, sp, #44	; 0x2c
   8aa90:	f000 fcc4 	bl	8b41c <__ssprint_r>
   8aa94:	b978      	cbnz	r0, 8aab6 <_svfprintf_r+0x7da>
   8aa96:	2500      	movs	r5, #0
   8aa98:	950c      	str	r5, [sp, #48]	; 0x30
   8aa9a:	f10d 0860 	add.w	r8, sp, #96	; 0x60
   8aa9e:	e446      	b.n	8a32e <_svfprintf_r+0x52>
   8aaa0:	0008cee2 	.word	0x0008cee2
   8aaa4:	0008cef2 	.word	0x0008cef2
   8aaa8:	980d      	ldr	r0, [sp, #52]	; 0x34
   8aaaa:	b120      	cbz	r0, 8aab6 <_svfprintf_r+0x7da>
   8aaac:	4658      	mov	r0, fp
   8aaae:	4649      	mov	r1, r9
   8aab0:	aa0b      	add	r2, sp, #44	; 0x2c
   8aab2:	f000 fcb3 	bl	8b41c <__ssprint_r>
   8aab6:	f8b9 200c 	ldrh.w	r2, [r9, #12]
   8aaba:	9b04      	ldr	r3, [sp, #16]
   8aabc:	f002 0140 	and.w	r1, r2, #64	; 0x40
   8aac0:	b208      	sxth	r0, r1
   8aac2:	2800      	cmp	r0, #0
   8aac4:	bf18      	it	ne
   8aac6:	f04f 33ff 	movne.w	r3, #4294967295
   8aaca:	4618      	mov	r0, r3
   8aacc:	b029      	add	sp, #164	; 0xa4
   8aace:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8aad2:	bf00      	nop

0008aad4 <register_fini>:
   8aad4:	4b02      	ldr	r3, [pc, #8]	; (8aae0 <register_fini+0xc>)
   8aad6:	b113      	cbz	r3, 8aade <register_fini+0xa>
   8aad8:	4802      	ldr	r0, [pc, #8]	; (8aae4 <register_fini+0x10>)
   8aada:	f000 b805 	b.w	8aae8 <atexit>
   8aade:	4770      	bx	lr
   8aae0:	00000000 	.word	0x00000000
   8aae4:	00089f95 	.word	0x00089f95

0008aae8 <atexit>:
   8aae8:	4601      	mov	r1, r0
   8aaea:	2000      	movs	r0, #0
   8aaec:	4602      	mov	r2, r0
   8aaee:	4603      	mov	r3, r0
   8aaf0:	f7ff ba02 	b.w	89ef8 <__register_exitproc>

0008aaf4 <_malloc_trim_r>:
   8aaf4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   8aaf6:	4d23      	ldr	r5, [pc, #140]	; (8ab84 <_malloc_trim_r+0x90>)
   8aaf8:	460e      	mov	r6, r1
   8aafa:	4604      	mov	r4, r0
   8aafc:	f000 fb0e 	bl	8b11c <__malloc_lock>
   8ab00:	68ab      	ldr	r3, [r5, #8]
   8ab02:	685f      	ldr	r7, [r3, #4]
   8ab04:	f027 0703 	bic.w	r7, r7, #3
   8ab08:	f607 70ef 	addw	r0, r7, #4079	; 0xfef
   8ab0c:	1b81      	subs	r1, r0, r6
   8ab0e:	f421 627f 	bic.w	r2, r1, #4080	; 0xff0
   8ab12:	f022 060f 	bic.w	r6, r2, #15
   8ab16:	f5a6 5680 	sub.w	r6, r6, #4096	; 0x1000
   8ab1a:	f5b6 5f80 	cmp.w	r6, #4096	; 0x1000
   8ab1e:	da04      	bge.n	8ab2a <_malloc_trim_r+0x36>
   8ab20:	4620      	mov	r0, r4
   8ab22:	f000 fafc 	bl	8b11e <__malloc_unlock>
   8ab26:	2000      	movs	r0, #0
   8ab28:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   8ab2a:	2100      	movs	r1, #0
   8ab2c:	4620      	mov	r0, r4
   8ab2e:	f000 fc65 	bl	8b3fc <_sbrk_r>
   8ab32:	68ab      	ldr	r3, [r5, #8]
   8ab34:	19d9      	adds	r1, r3, r7
   8ab36:	4288      	cmp	r0, r1
   8ab38:	d1f2      	bne.n	8ab20 <_malloc_trim_r+0x2c>
   8ab3a:	4271      	negs	r1, r6
   8ab3c:	4620      	mov	r0, r4
   8ab3e:	f000 fc5d 	bl	8b3fc <_sbrk_r>
   8ab42:	3001      	adds	r0, #1
   8ab44:	d110      	bne.n	8ab68 <_malloc_trim_r+0x74>
   8ab46:	2100      	movs	r1, #0
   8ab48:	4620      	mov	r0, r4
   8ab4a:	f000 fc57 	bl	8b3fc <_sbrk_r>
   8ab4e:	68ab      	ldr	r3, [r5, #8]
   8ab50:	1ac2      	subs	r2, r0, r3
   8ab52:	2a0f      	cmp	r2, #15
   8ab54:	dde4      	ble.n	8ab20 <_malloc_trim_r+0x2c>
   8ab56:	490c      	ldr	r1, [pc, #48]	; (8ab88 <_malloc_trim_r+0x94>)
   8ab58:	f042 0201 	orr.w	r2, r2, #1
   8ab5c:	6809      	ldr	r1, [r1, #0]
   8ab5e:	605a      	str	r2, [r3, #4]
   8ab60:	1a40      	subs	r0, r0, r1
   8ab62:	490a      	ldr	r1, [pc, #40]	; (8ab8c <_malloc_trim_r+0x98>)
   8ab64:	6008      	str	r0, [r1, #0]
   8ab66:	e7db      	b.n	8ab20 <_malloc_trim_r+0x2c>
   8ab68:	4b08      	ldr	r3, [pc, #32]	; (8ab8c <_malloc_trim_r+0x98>)
   8ab6a:	68a8      	ldr	r0, [r5, #8]
   8ab6c:	681a      	ldr	r2, [r3, #0]
   8ab6e:	1bbf      	subs	r7, r7, r6
   8ab70:	f047 0701 	orr.w	r7, r7, #1
   8ab74:	6047      	str	r7, [r0, #4]
   8ab76:	1b96      	subs	r6, r2, r6
   8ab78:	4620      	mov	r0, r4
   8ab7a:	601e      	str	r6, [r3, #0]
   8ab7c:	f000 facf 	bl	8b11e <__malloc_unlock>
   8ab80:	2001      	movs	r0, #1
   8ab82:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   8ab84:	200706d8 	.word	0x200706d8
   8ab88:	20070ae0 	.word	0x20070ae0
   8ab8c:	20071620 	.word	0x20071620

0008ab90 <_free_r>:
   8ab90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   8ab92:	4606      	mov	r6, r0
   8ab94:	460d      	mov	r5, r1
   8ab96:	2900      	cmp	r1, #0
   8ab98:	f000 80a6 	beq.w	8ace8 <_free_r+0x158>
   8ab9c:	f000 fabe 	bl	8b11c <__malloc_lock>
   8aba0:	f855 cc04 	ldr.w	ip, [r5, #-4]
   8aba4:	4f51      	ldr	r7, [pc, #324]	; (8acec <_free_r+0x15c>)
   8aba6:	f1a5 0308 	sub.w	r3, r5, #8
   8abaa:	f02c 0201 	bic.w	r2, ip, #1
   8abae:	189c      	adds	r4, r3, r2
   8abb0:	68b9      	ldr	r1, [r7, #8]
   8abb2:	6860      	ldr	r0, [r4, #4]
   8abb4:	428c      	cmp	r4, r1
   8abb6:	f020 0003 	bic.w	r0, r0, #3
   8abba:	f00c 0101 	and.w	r1, ip, #1
   8abbe:	d11c      	bne.n	8abfa <_free_r+0x6a>
   8abc0:	1882      	adds	r2, r0, r2
   8abc2:	b939      	cbnz	r1, 8abd4 <_free_r+0x44>
   8abc4:	f855 1c08 	ldr.w	r1, [r5, #-8]
   8abc8:	1a5b      	subs	r3, r3, r1
   8abca:	6898      	ldr	r0, [r3, #8]
   8abcc:	1852      	adds	r2, r2, r1
   8abce:	68d9      	ldr	r1, [r3, #12]
   8abd0:	60c1      	str	r1, [r0, #12]
   8abd2:	6088      	str	r0, [r1, #8]
   8abd4:	4845      	ldr	r0, [pc, #276]	; (8acec <_free_r+0x15c>)
   8abd6:	f042 0101 	orr.w	r1, r2, #1
   8abda:	6059      	str	r1, [r3, #4]
   8abdc:	6083      	str	r3, [r0, #8]
   8abde:	4b44      	ldr	r3, [pc, #272]	; (8acf0 <_free_r+0x160>)
   8abe0:	6819      	ldr	r1, [r3, #0]
   8abe2:	428a      	cmp	r2, r1
   8abe4:	d304      	bcc.n	8abf0 <_free_r+0x60>
   8abe6:	4a43      	ldr	r2, [pc, #268]	; (8acf4 <_free_r+0x164>)
   8abe8:	4630      	mov	r0, r6
   8abea:	6811      	ldr	r1, [r2, #0]
   8abec:	f7ff ff82 	bl	8aaf4 <_malloc_trim_r>
   8abf0:	4630      	mov	r0, r6
   8abf2:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
   8abf6:	f000 ba92 	b.w	8b11e <__malloc_unlock>
   8abfa:	6060      	str	r0, [r4, #4]
   8abfc:	b959      	cbnz	r1, 8ac16 <_free_r+0x86>
   8abfe:	f855 5c08 	ldr.w	r5, [r5, #-8]
   8ac02:	3708      	adds	r7, #8
   8ac04:	1b5b      	subs	r3, r3, r5
   8ac06:	1952      	adds	r2, r2, r5
   8ac08:	689d      	ldr	r5, [r3, #8]
   8ac0a:	42bd      	cmp	r5, r7
   8ac0c:	d005      	beq.n	8ac1a <_free_r+0x8a>
   8ac0e:	68df      	ldr	r7, [r3, #12]
   8ac10:	60ef      	str	r7, [r5, #12]
   8ac12:	60bd      	str	r5, [r7, #8]
   8ac14:	e002      	b.n	8ac1c <_free_r+0x8c>
   8ac16:	2100      	movs	r1, #0
   8ac18:	e000      	b.n	8ac1c <_free_r+0x8c>
   8ac1a:	2101      	movs	r1, #1
   8ac1c:	1825      	adds	r5, r4, r0
   8ac1e:	686d      	ldr	r5, [r5, #4]
   8ac20:	f015 0f01 	tst.w	r5, #1
   8ac24:	d10f      	bne.n	8ac46 <_free_r+0xb6>
   8ac26:	1812      	adds	r2, r2, r0
   8ac28:	b949      	cbnz	r1, 8ac3e <_free_r+0xae>
   8ac2a:	68a0      	ldr	r0, [r4, #8]
   8ac2c:	4d32      	ldr	r5, [pc, #200]	; (8acf8 <_free_r+0x168>)
   8ac2e:	42a8      	cmp	r0, r5
   8ac30:	d105      	bne.n	8ac3e <_free_r+0xae>
   8ac32:	60eb      	str	r3, [r5, #12]
   8ac34:	60ab      	str	r3, [r5, #8]
   8ac36:	60d8      	str	r0, [r3, #12]
   8ac38:	6098      	str	r0, [r3, #8]
   8ac3a:	2101      	movs	r1, #1
   8ac3c:	e003      	b.n	8ac46 <_free_r+0xb6>
   8ac3e:	68e0      	ldr	r0, [r4, #12]
   8ac40:	68a4      	ldr	r4, [r4, #8]
   8ac42:	60e0      	str	r0, [r4, #12]
   8ac44:	6084      	str	r4, [r0, #8]
   8ac46:	f042 0001 	orr.w	r0, r2, #1
   8ac4a:	6058      	str	r0, [r3, #4]
   8ac4c:	509a      	str	r2, [r3, r2]
   8ac4e:	2900      	cmp	r1, #0
   8ac50:	d1ce      	bne.n	8abf0 <_free_r+0x60>
   8ac52:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
   8ac56:	d20c      	bcs.n	8ac72 <_free_r+0xe2>
   8ac58:	08d2      	lsrs	r2, r2, #3
   8ac5a:	1090      	asrs	r0, r2, #2
   8ac5c:	2401      	movs	r4, #1
   8ac5e:	fa04 f400 	lsl.w	r4, r4, r0
   8ac62:	4922      	ldr	r1, [pc, #136]	; (8acec <_free_r+0x15c>)
   8ac64:	6848      	ldr	r0, [r1, #4]
   8ac66:	4320      	orrs	r0, r4
   8ac68:	6048      	str	r0, [r1, #4]
   8ac6a:	eb01 00c2 	add.w	r0, r1, r2, lsl #3
   8ac6e:	6881      	ldr	r1, [r0, #8]
   8ac70:	e035      	b.n	8acde <_free_r+0x14e>
   8ac72:	0a54      	lsrs	r4, r2, #9
   8ac74:	2c04      	cmp	r4, #4
   8ac76:	d802      	bhi.n	8ac7e <_free_r+0xee>
   8ac78:	0994      	lsrs	r4, r2, #6
   8ac7a:	3438      	adds	r4, #56	; 0x38
   8ac7c:	e016      	b.n	8acac <_free_r+0x11c>
   8ac7e:	2c14      	cmp	r4, #20
   8ac80:	d801      	bhi.n	8ac86 <_free_r+0xf6>
   8ac82:	345b      	adds	r4, #91	; 0x5b
   8ac84:	e012      	b.n	8acac <_free_r+0x11c>
   8ac86:	2c54      	cmp	r4, #84	; 0x54
   8ac88:	d802      	bhi.n	8ac90 <_free_r+0x100>
   8ac8a:	0b14      	lsrs	r4, r2, #12
   8ac8c:	346e      	adds	r4, #110	; 0x6e
   8ac8e:	e00d      	b.n	8acac <_free_r+0x11c>
   8ac90:	f5b4 7faa 	cmp.w	r4, #340	; 0x154
   8ac94:	d802      	bhi.n	8ac9c <_free_r+0x10c>
   8ac96:	0bd4      	lsrs	r4, r2, #15
   8ac98:	3477      	adds	r4, #119	; 0x77
   8ac9a:	e007      	b.n	8acac <_free_r+0x11c>
   8ac9c:	f240 5554 	movw	r5, #1364	; 0x554
   8aca0:	42ac      	cmp	r4, r5
   8aca2:	d802      	bhi.n	8acaa <_free_r+0x11a>
   8aca4:	0c94      	lsrs	r4, r2, #18
   8aca6:	347c      	adds	r4, #124	; 0x7c
   8aca8:	e000      	b.n	8acac <_free_r+0x11c>
   8acaa:	247e      	movs	r4, #126	; 0x7e
   8acac:	4d0f      	ldr	r5, [pc, #60]	; (8acec <_free_r+0x15c>)
   8acae:	eb05 00c4 	add.w	r0, r5, r4, lsl #3
   8acb2:	6881      	ldr	r1, [r0, #8]
   8acb4:	4281      	cmp	r1, r0
   8acb6:	d10c      	bne.n	8acd2 <_free_r+0x142>
   8acb8:	2201      	movs	r2, #1
   8acba:	10a4      	asrs	r4, r4, #2
   8acbc:	fa02 f404 	lsl.w	r4, r2, r4
   8acc0:	6868      	ldr	r0, [r5, #4]
   8acc2:	ea44 0200 	orr.w	r2, r4, r0
   8acc6:	606a      	str	r2, [r5, #4]
   8acc8:	4608      	mov	r0, r1
   8acca:	e008      	b.n	8acde <_free_r+0x14e>
   8accc:	6889      	ldr	r1, [r1, #8]
   8acce:	4281      	cmp	r1, r0
   8acd0:	d004      	beq.n	8acdc <_free_r+0x14c>
   8acd2:	684c      	ldr	r4, [r1, #4]
   8acd4:	f024 0403 	bic.w	r4, r4, #3
   8acd8:	42a2      	cmp	r2, r4
   8acda:	d3f7      	bcc.n	8accc <_free_r+0x13c>
   8acdc:	68c8      	ldr	r0, [r1, #12]
   8acde:	60d8      	str	r0, [r3, #12]
   8ace0:	6099      	str	r1, [r3, #8]
   8ace2:	6083      	str	r3, [r0, #8]
   8ace4:	60cb      	str	r3, [r1, #12]
   8ace6:	e783      	b.n	8abf0 <_free_r+0x60>
   8ace8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   8acea:	bf00      	nop
   8acec:	200706d8 	.word	0x200706d8
   8acf0:	20070ae4 	.word	0x20070ae4
   8acf4:	2007161c 	.word	0x2007161c
   8acf8:	200706e0 	.word	0x200706e0

0008acfc <_malloc_r>:
   8acfc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   8ad00:	f101 040b 	add.w	r4, r1, #11
   8ad04:	2c16      	cmp	r4, #22
   8ad06:	4606      	mov	r6, r0
   8ad08:	d903      	bls.n	8ad12 <_malloc_r+0x16>
   8ad0a:	f034 0407 	bics.w	r4, r4, #7
   8ad0e:	d501      	bpl.n	8ad14 <_malloc_r+0x18>
   8ad10:	e002      	b.n	8ad18 <_malloc_r+0x1c>
   8ad12:	2410      	movs	r4, #16
   8ad14:	428c      	cmp	r4, r1
   8ad16:	d202      	bcs.n	8ad1e <_malloc_r+0x22>
   8ad18:	250c      	movs	r5, #12
   8ad1a:	6035      	str	r5, [r6, #0]
   8ad1c:	e1d9      	b.n	8b0d2 <_malloc_r+0x3d6>
   8ad1e:	4630      	mov	r0, r6
   8ad20:	f000 f9fc 	bl	8b11c <__malloc_lock>
   8ad24:	f5b4 7ffc 	cmp.w	r4, #504	; 0x1f8
   8ad28:	d214      	bcs.n	8ad54 <_malloc_r+0x58>
   8ad2a:	4da0      	ldr	r5, [pc, #640]	; (8afac <_malloc_r+0x2b0>)
   8ad2c:	08e1      	lsrs	r1, r4, #3
   8ad2e:	eb05 00c1 	add.w	r0, r5, r1, lsl #3
   8ad32:	68c5      	ldr	r5, [r0, #12]
   8ad34:	4285      	cmp	r5, r0
   8ad36:	d105      	bne.n	8ad44 <_malloc_r+0x48>
   8ad38:	f105 0308 	add.w	r3, r5, #8
   8ad3c:	696d      	ldr	r5, [r5, #20]
   8ad3e:	1c8a      	adds	r2, r1, #2
   8ad40:	429d      	cmp	r5, r3
   8ad42:	d044      	beq.n	8adce <_malloc_r+0xd2>
   8ad44:	68e8      	ldr	r0, [r5, #12]
   8ad46:	68a9      	ldr	r1, [r5, #8]
   8ad48:	686a      	ldr	r2, [r5, #4]
   8ad4a:	60c8      	str	r0, [r1, #12]
   8ad4c:	f022 0303 	bic.w	r3, r2, #3
   8ad50:	6081      	str	r1, [r0, #8]
   8ad52:	e059      	b.n	8ae08 <_malloc_r+0x10c>
   8ad54:	0a62      	lsrs	r2, r4, #9
   8ad56:	d101      	bne.n	8ad5c <_malloc_r+0x60>
   8ad58:	08e2      	lsrs	r2, r4, #3
   8ad5a:	e01b      	b.n	8ad94 <_malloc_r+0x98>
   8ad5c:	2a04      	cmp	r2, #4
   8ad5e:	d802      	bhi.n	8ad66 <_malloc_r+0x6a>
   8ad60:	09a2      	lsrs	r2, r4, #6
   8ad62:	3238      	adds	r2, #56	; 0x38
   8ad64:	e016      	b.n	8ad94 <_malloc_r+0x98>
   8ad66:	2a14      	cmp	r2, #20
   8ad68:	d801      	bhi.n	8ad6e <_malloc_r+0x72>
   8ad6a:	325b      	adds	r2, #91	; 0x5b
   8ad6c:	e012      	b.n	8ad94 <_malloc_r+0x98>
   8ad6e:	2a54      	cmp	r2, #84	; 0x54
   8ad70:	d802      	bhi.n	8ad78 <_malloc_r+0x7c>
   8ad72:	0b22      	lsrs	r2, r4, #12
   8ad74:	326e      	adds	r2, #110	; 0x6e
   8ad76:	e00d      	b.n	8ad94 <_malloc_r+0x98>
   8ad78:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
   8ad7c:	d802      	bhi.n	8ad84 <_malloc_r+0x88>
   8ad7e:	0be2      	lsrs	r2, r4, #15
   8ad80:	3277      	adds	r2, #119	; 0x77
   8ad82:	e007      	b.n	8ad94 <_malloc_r+0x98>
   8ad84:	f240 5354 	movw	r3, #1364	; 0x554
   8ad88:	429a      	cmp	r2, r3
   8ad8a:	d802      	bhi.n	8ad92 <_malloc_r+0x96>
   8ad8c:	0ca2      	lsrs	r2, r4, #18
   8ad8e:	327c      	adds	r2, #124	; 0x7c
   8ad90:	e000      	b.n	8ad94 <_malloc_r+0x98>
   8ad92:	227e      	movs	r2, #126	; 0x7e
   8ad94:	4885      	ldr	r0, [pc, #532]	; (8afac <_malloc_r+0x2b0>)
   8ad96:	eb00 03c2 	add.w	r3, r0, r2, lsl #3
   8ad9a:	68dd      	ldr	r5, [r3, #12]
   8ad9c:	429d      	cmp	r5, r3
   8ad9e:	d015      	beq.n	8adcc <_malloc_r+0xd0>
   8ada0:	6869      	ldr	r1, [r5, #4]
   8ada2:	f021 0103 	bic.w	r1, r1, #3
   8ada6:	1b08      	subs	r0, r1, r4
   8ada8:	280f      	cmp	r0, #15
   8adaa:	dd01      	ble.n	8adb0 <_malloc_r+0xb4>
   8adac:	3a01      	subs	r2, #1
   8adae:	e00d      	b.n	8adcc <_malloc_r+0xd0>
   8adb0:	2800      	cmp	r0, #0
   8adb2:	db09      	blt.n	8adc8 <_malloc_r+0xcc>
   8adb4:	68eb      	ldr	r3, [r5, #12]
   8adb6:	68aa      	ldr	r2, [r5, #8]
   8adb8:	60d3      	str	r3, [r2, #12]
   8adba:	609a      	str	r2, [r3, #8]
   8adbc:	186b      	adds	r3, r5, r1
   8adbe:	685a      	ldr	r2, [r3, #4]
   8adc0:	f042 0001 	orr.w	r0, r2, #1
   8adc4:	6058      	str	r0, [r3, #4]
   8adc6:	e190      	b.n	8b0ea <_malloc_r+0x3ee>
   8adc8:	68ed      	ldr	r5, [r5, #12]
   8adca:	e7e7      	b.n	8ad9c <_malloc_r+0xa0>
   8adcc:	3201      	adds	r2, #1
   8adce:	4977      	ldr	r1, [pc, #476]	; (8afac <_malloc_r+0x2b0>)
   8add0:	690d      	ldr	r5, [r1, #16]
   8add2:	f101 0708 	add.w	r7, r1, #8
   8add6:	42bd      	cmp	r5, r7
   8add8:	d068      	beq.n	8aeac <_malloc_r+0x1b0>
   8adda:	6868      	ldr	r0, [r5, #4]
   8addc:	f020 0303 	bic.w	r3, r0, #3
   8ade0:	1b18      	subs	r0, r3, r4
   8ade2:	280f      	cmp	r0, #15
   8ade4:	dd0c      	ble.n	8ae00 <_malloc_r+0x104>
   8ade6:	192b      	adds	r3, r5, r4
   8ade8:	614b      	str	r3, [r1, #20]
   8adea:	610b      	str	r3, [r1, #16]
   8adec:	f044 0401 	orr.w	r4, r4, #1
   8adf0:	f040 0101 	orr.w	r1, r0, #1
   8adf4:	606c      	str	r4, [r5, #4]
   8adf6:	60df      	str	r7, [r3, #12]
   8adf8:	609f      	str	r7, [r3, #8]
   8adfa:	6059      	str	r1, [r3, #4]
   8adfc:	5018      	str	r0, [r3, r0]
   8adfe:	e174      	b.n	8b0ea <_malloc_r+0x3ee>
   8ae00:	2800      	cmp	r0, #0
   8ae02:	614f      	str	r7, [r1, #20]
   8ae04:	610f      	str	r7, [r1, #16]
   8ae06:	db01      	blt.n	8ae0c <_malloc_r+0x110>
   8ae08:	18eb      	adds	r3, r5, r3
   8ae0a:	e7d8      	b.n	8adbe <_malloc_r+0xc2>
   8ae0c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
   8ae10:	d20f      	bcs.n	8ae32 <_malloc_r+0x136>
   8ae12:	08db      	lsrs	r3, r3, #3
   8ae14:	1098      	asrs	r0, r3, #2
   8ae16:	2701      	movs	r7, #1
   8ae18:	fa07 f700 	lsl.w	r7, r7, r0
   8ae1c:	6848      	ldr	r0, [r1, #4]
   8ae1e:	4307      	orrs	r7, r0
   8ae20:	604f      	str	r7, [r1, #4]
   8ae22:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
   8ae26:	688b      	ldr	r3, [r1, #8]
   8ae28:	60e9      	str	r1, [r5, #12]
   8ae2a:	60ab      	str	r3, [r5, #8]
   8ae2c:	60dd      	str	r5, [r3, #12]
   8ae2e:	608d      	str	r5, [r1, #8]
   8ae30:	e03c      	b.n	8aeac <_malloc_r+0x1b0>
   8ae32:	0a58      	lsrs	r0, r3, #9
   8ae34:	2804      	cmp	r0, #4
   8ae36:	d802      	bhi.n	8ae3e <_malloc_r+0x142>
   8ae38:	0998      	lsrs	r0, r3, #6
   8ae3a:	3038      	adds	r0, #56	; 0x38
   8ae3c:	e016      	b.n	8ae6c <_malloc_r+0x170>
   8ae3e:	2814      	cmp	r0, #20
   8ae40:	d801      	bhi.n	8ae46 <_malloc_r+0x14a>
   8ae42:	305b      	adds	r0, #91	; 0x5b
   8ae44:	e012      	b.n	8ae6c <_malloc_r+0x170>
   8ae46:	2854      	cmp	r0, #84	; 0x54
   8ae48:	d802      	bhi.n	8ae50 <_malloc_r+0x154>
   8ae4a:	0b18      	lsrs	r0, r3, #12
   8ae4c:	306e      	adds	r0, #110	; 0x6e
   8ae4e:	e00d      	b.n	8ae6c <_malloc_r+0x170>
   8ae50:	f5b0 7faa 	cmp.w	r0, #340	; 0x154
   8ae54:	d802      	bhi.n	8ae5c <_malloc_r+0x160>
   8ae56:	0bd8      	lsrs	r0, r3, #15
   8ae58:	3077      	adds	r0, #119	; 0x77
   8ae5a:	e007      	b.n	8ae6c <_malloc_r+0x170>
   8ae5c:	f240 5754 	movw	r7, #1364	; 0x554
   8ae60:	42b8      	cmp	r0, r7
   8ae62:	d802      	bhi.n	8ae6a <_malloc_r+0x16e>
   8ae64:	0c98      	lsrs	r0, r3, #18
   8ae66:	307c      	adds	r0, #124	; 0x7c
   8ae68:	e000      	b.n	8ae6c <_malloc_r+0x170>
   8ae6a:	207e      	movs	r0, #126	; 0x7e
   8ae6c:	f8df e13c 	ldr.w	lr, [pc, #316]	; 8afac <_malloc_r+0x2b0>
   8ae70:	eb0e 07c0 	add.w	r7, lr, r0, lsl #3
   8ae74:	68b9      	ldr	r1, [r7, #8]
   8ae76:	42b9      	cmp	r1, r7
   8ae78:	d10e      	bne.n	8ae98 <_malloc_r+0x19c>
   8ae7a:	1087      	asrs	r7, r0, #2
   8ae7c:	2301      	movs	r3, #1
   8ae7e:	fa03 f007 	lsl.w	r0, r3, r7
   8ae82:	f8de 7004 	ldr.w	r7, [lr, #4]
   8ae86:	ea40 0307 	orr.w	r3, r0, r7
   8ae8a:	f8ce 3004 	str.w	r3, [lr, #4]
   8ae8e:	4608      	mov	r0, r1
   8ae90:	e008      	b.n	8aea4 <_malloc_r+0x1a8>
   8ae92:	6889      	ldr	r1, [r1, #8]
   8ae94:	42b9      	cmp	r1, r7
   8ae96:	d004      	beq.n	8aea2 <_malloc_r+0x1a6>
   8ae98:	6848      	ldr	r0, [r1, #4]
   8ae9a:	f020 0003 	bic.w	r0, r0, #3
   8ae9e:	4283      	cmp	r3, r0
   8aea0:	d3f7      	bcc.n	8ae92 <_malloc_r+0x196>
   8aea2:	68c8      	ldr	r0, [r1, #12]
   8aea4:	60e8      	str	r0, [r5, #12]
   8aea6:	60a9      	str	r1, [r5, #8]
   8aea8:	60cd      	str	r5, [r1, #12]
   8aeaa:	6085      	str	r5, [r0, #8]
   8aeac:	1095      	asrs	r5, r2, #2
   8aeae:	2001      	movs	r0, #1
   8aeb0:	fa00 f305 	lsl.w	r3, r0, r5
   8aeb4:	4f3d      	ldr	r7, [pc, #244]	; (8afac <_malloc_r+0x2b0>)
   8aeb6:	6879      	ldr	r1, [r7, #4]
   8aeb8:	428b      	cmp	r3, r1
   8aeba:	d85d      	bhi.n	8af78 <_malloc_r+0x27c>
   8aebc:	420b      	tst	r3, r1
   8aebe:	d105      	bne.n	8aecc <_malloc_r+0x1d0>
   8aec0:	f022 0203 	bic.w	r2, r2, #3
   8aec4:	005b      	lsls	r3, r3, #1
   8aec6:	3204      	adds	r2, #4
   8aec8:	420b      	tst	r3, r1
   8aeca:	d0fb      	beq.n	8aec4 <_malloc_r+0x1c8>
   8aecc:	4d37      	ldr	r5, [pc, #220]	; (8afac <_malloc_r+0x2b0>)
   8aece:	4610      	mov	r0, r2
   8aed0:	eb05 0ec2 	add.w	lr, r5, r2, lsl #3
   8aed4:	4677      	mov	r7, lr
   8aed6:	68fd      	ldr	r5, [r7, #12]
   8aed8:	42bd      	cmp	r5, r7
   8aeda:	d02d      	beq.n	8af38 <_malloc_r+0x23c>
   8aedc:	6869      	ldr	r1, [r5, #4]
   8aede:	f021 0c03 	bic.w	ip, r1, #3
   8aee2:	ebc4 010c 	rsb	r1, r4, ip
   8aee6:	290f      	cmp	r1, #15
   8aee8:	dd13      	ble.n	8af12 <_malloc_r+0x216>
   8aeea:	192b      	adds	r3, r5, r4
   8aeec:	f044 0401 	orr.w	r4, r4, #1
   8aef0:	68ea      	ldr	r2, [r5, #12]
   8aef2:	606c      	str	r4, [r5, #4]
   8aef4:	f855 0f08 	ldr.w	r0, [r5, #8]!
   8aef8:	5059      	str	r1, [r3, r1]
   8aefa:	60c2      	str	r2, [r0, #12]
   8aefc:	6090      	str	r0, [r2, #8]
   8aefe:	4a2b      	ldr	r2, [pc, #172]	; (8afac <_malloc_r+0x2b0>)
   8af00:	f041 0001 	orr.w	r0, r1, #1
   8af04:	6153      	str	r3, [r2, #20]
   8af06:	6113      	str	r3, [r2, #16]
   8af08:	3208      	adds	r2, #8
   8af0a:	60da      	str	r2, [r3, #12]
   8af0c:	609a      	str	r2, [r3, #8]
   8af0e:	6058      	str	r0, [r3, #4]
   8af10:	e00c      	b.n	8af2c <_malloc_r+0x230>
   8af12:	2900      	cmp	r1, #0
   8af14:	db0e      	blt.n	8af34 <_malloc_r+0x238>
   8af16:	eb05 000c 	add.w	r0, r5, ip
   8af1a:	6842      	ldr	r2, [r0, #4]
   8af1c:	68e9      	ldr	r1, [r5, #12]
   8af1e:	f042 0301 	orr.w	r3, r2, #1
   8af22:	6043      	str	r3, [r0, #4]
   8af24:	f855 0f08 	ldr.w	r0, [r5, #8]!
   8af28:	60c1      	str	r1, [r0, #12]
   8af2a:	6088      	str	r0, [r1, #8]
   8af2c:	4630      	mov	r0, r6
   8af2e:	f000 f8f6 	bl	8b11e <__malloc_unlock>
   8af32:	e0de      	b.n	8b0f2 <_malloc_r+0x3f6>
   8af34:	68ed      	ldr	r5, [r5, #12]
   8af36:	e7cf      	b.n	8aed8 <_malloc_r+0x1dc>
   8af38:	3001      	adds	r0, #1
   8af3a:	0781      	lsls	r1, r0, #30
   8af3c:	f105 0708 	add.w	r7, r5, #8
   8af40:	d1c9      	bne.n	8aed6 <_malloc_r+0x1da>
   8af42:	4671      	mov	r1, lr
   8af44:	0795      	lsls	r5, r2, #30
   8af46:	d105      	bne.n	8af54 <_malloc_r+0x258>
   8af48:	4a18      	ldr	r2, [pc, #96]	; (8afac <_malloc_r+0x2b0>)
   8af4a:	6855      	ldr	r5, [r2, #4]
   8af4c:	ea25 0503 	bic.w	r5, r5, r3
   8af50:	6055      	str	r5, [r2, #4]
   8af52:	e005      	b.n	8af60 <_malloc_r+0x264>
   8af54:	f1a1 0708 	sub.w	r7, r1, #8
   8af58:	6809      	ldr	r1, [r1, #0]
   8af5a:	3a01      	subs	r2, #1
   8af5c:	42b9      	cmp	r1, r7
   8af5e:	d0f1      	beq.n	8af44 <_malloc_r+0x248>
   8af60:	4f12      	ldr	r7, [pc, #72]	; (8afac <_malloc_r+0x2b0>)
   8af62:	005b      	lsls	r3, r3, #1
   8af64:	687f      	ldr	r7, [r7, #4]
   8af66:	42bb      	cmp	r3, r7
   8af68:	d806      	bhi.n	8af78 <_malloc_r+0x27c>
   8af6a:	b12b      	cbz	r3, 8af78 <_malloc_r+0x27c>
   8af6c:	4602      	mov	r2, r0
   8af6e:	423b      	tst	r3, r7
   8af70:	d1ac      	bne.n	8aecc <_malloc_r+0x1d0>
   8af72:	3204      	adds	r2, #4
   8af74:	005b      	lsls	r3, r3, #1
   8af76:	e7fa      	b.n	8af6e <_malloc_r+0x272>
   8af78:	4b0c      	ldr	r3, [pc, #48]	; (8afac <_malloc_r+0x2b0>)
   8af7a:	689f      	ldr	r7, [r3, #8]
   8af7c:	4619      	mov	r1, r3
   8af7e:	6878      	ldr	r0, [r7, #4]
   8af80:	f020 0903 	bic.w	r9, r0, #3
   8af84:	45a1      	cmp	r9, r4
   8af86:	d304      	bcc.n	8af92 <_malloc_r+0x296>
   8af88:	ebc4 0009 	rsb	r0, r4, r9
   8af8c:	280f      	cmp	r0, #15
   8af8e:	f300 80a2 	bgt.w	8b0d6 <_malloc_r+0x3da>
   8af92:	4a07      	ldr	r2, [pc, #28]	; (8afb0 <_malloc_r+0x2b4>)
   8af94:	f8d1 3408 	ldr.w	r3, [r1, #1032]	; 0x408
   8af98:	6815      	ldr	r5, [r2, #0]
   8af9a:	3301      	adds	r3, #1
   8af9c:	eb07 0a09 	add.w	sl, r7, r9
   8afa0:	eb04 0805 	add.w	r8, r4, r5
   8afa4:	d106      	bne.n	8afb4 <_malloc_r+0x2b8>
   8afa6:	f108 0810 	add.w	r8, r8, #16
   8afaa:	e00b      	b.n	8afc4 <_malloc_r+0x2c8>
   8afac:	200706d8 	.word	0x200706d8
   8afb0:	2007161c 	.word	0x2007161c
   8afb4:	f508 5080 	add.w	r0, r8, #4096	; 0x1000
   8afb8:	f100 010f 	add.w	r1, r0, #15
   8afbc:	f421 627f 	bic.w	r2, r1, #4080	; 0xff0
   8afc0:	f022 080f 	bic.w	r8, r2, #15
   8afc4:	4630      	mov	r0, r6
   8afc6:	4641      	mov	r1, r8
   8afc8:	f000 fa18 	bl	8b3fc <_sbrk_r>
   8afcc:	1c42      	adds	r2, r0, #1
   8afce:	4605      	mov	r5, r0
   8afd0:	d071      	beq.n	8b0b6 <_malloc_r+0x3ba>
   8afd2:	4550      	cmp	r0, sl
   8afd4:	d202      	bcs.n	8afdc <_malloc_r+0x2e0>
   8afd6:	4b48      	ldr	r3, [pc, #288]	; (8b0f8 <_malloc_r+0x3fc>)
   8afd8:	429f      	cmp	r7, r3
   8afda:	d16c      	bne.n	8b0b6 <_malloc_r+0x3ba>
   8afdc:	4847      	ldr	r0, [pc, #284]	; (8b0fc <_malloc_r+0x400>)
   8afde:	4555      	cmp	r5, sl
   8afe0:	6841      	ldr	r1, [r0, #4]
   8afe2:	4a45      	ldr	r2, [pc, #276]	; (8b0f8 <_malloc_r+0x3fc>)
   8afe4:	eb08 0301 	add.w	r3, r8, r1
   8afe8:	6043      	str	r3, [r0, #4]
   8afea:	d107      	bne.n	8affc <_malloc_r+0x300>
   8afec:	0529      	lsls	r1, r5, #20
   8afee:	d105      	bne.n	8affc <_malloc_r+0x300>
   8aff0:	6895      	ldr	r5, [r2, #8]
   8aff2:	44c8      	add	r8, r9
   8aff4:	f048 0001 	orr.w	r0, r8, #1
   8aff8:	6068      	str	r0, [r5, #4]
   8affa:	e051      	b.n	8b0a0 <_malloc_r+0x3a4>
   8affc:	f8d2 0408 	ldr.w	r0, [r2, #1032]	; 0x408
   8b000:	1c42      	adds	r2, r0, #1
   8b002:	d103      	bne.n	8b00c <_malloc_r+0x310>
   8b004:	4a3c      	ldr	r2, [pc, #240]	; (8b0f8 <_malloc_r+0x3fc>)
   8b006:	f8c2 5408 	str.w	r5, [r2, #1032]	; 0x408
   8b00a:	e005      	b.n	8b018 <_malloc_r+0x31c>
   8b00c:	ebca 0a05 	rsb	sl, sl, r5
   8b010:	eb03 010a 	add.w	r1, r3, sl
   8b014:	4b39      	ldr	r3, [pc, #228]	; (8b0fc <_malloc_r+0x400>)
   8b016:	6059      	str	r1, [r3, #4]
   8b018:	f015 0007 	ands.w	r0, r5, #7
   8b01c:	bf1c      	itt	ne
   8b01e:	f1c0 0008 	rsbne	r0, r0, #8
   8b022:	182d      	addne	r5, r5, r0
   8b024:	eb05 0c08 	add.w	ip, r5, r8
   8b028:	f500 5180 	add.w	r1, r0, #4096	; 0x1000
   8b02c:	ea4f 5e0c 	mov.w	lr, ip, lsl #20
   8b030:	eba1 581e 	sub.w	r8, r1, lr, lsr #20
   8b034:	4641      	mov	r1, r8
   8b036:	4630      	mov	r0, r6
   8b038:	f000 f9e0 	bl	8b3fc <_sbrk_r>
   8b03c:	4a2f      	ldr	r2, [pc, #188]	; (8b0fc <_malloc_r+0x400>)
   8b03e:	1c43      	adds	r3, r0, #1
   8b040:	6853      	ldr	r3, [r2, #4]
   8b042:	bf08      	it	eq
   8b044:	f04f 0800 	moveq.w	r8, #0
   8b048:	eb08 0103 	add.w	r1, r8, r3
   8b04c:	bf08      	it	eq
   8b04e:	4628      	moveq	r0, r5
   8b050:	6051      	str	r1, [r2, #4]
   8b052:	1b40      	subs	r0, r0, r5
   8b054:	4a28      	ldr	r2, [pc, #160]	; (8b0f8 <_malloc_r+0x3fc>)
   8b056:	eb00 0308 	add.w	r3, r0, r8
   8b05a:	f043 0101 	orr.w	r1, r3, #1
   8b05e:	4297      	cmp	r7, r2
   8b060:	6095      	str	r5, [r2, #8]
   8b062:	6069      	str	r1, [r5, #4]
   8b064:	d01c      	beq.n	8b0a0 <_malloc_r+0x3a4>
   8b066:	f1b9 0f0f 	cmp.w	r9, #15
   8b06a:	d802      	bhi.n	8b072 <_malloc_r+0x376>
   8b06c:	2201      	movs	r2, #1
   8b06e:	606a      	str	r2, [r5, #4]
   8b070:	e021      	b.n	8b0b6 <_malloc_r+0x3ba>
   8b072:	687d      	ldr	r5, [r7, #4]
   8b074:	f1a9 090c 	sub.w	r9, r9, #12
   8b078:	f029 0907 	bic.w	r9, r9, #7
   8b07c:	f005 0201 	and.w	r2, r5, #1
   8b080:	2105      	movs	r1, #5
   8b082:	eb07 0309 	add.w	r3, r7, r9
   8b086:	ea49 0002 	orr.w	r0, r9, r2
   8b08a:	f1b9 0f0f 	cmp.w	r9, #15
   8b08e:	6078      	str	r0, [r7, #4]
   8b090:	6059      	str	r1, [r3, #4]
   8b092:	6099      	str	r1, [r3, #8]
   8b094:	d904      	bls.n	8b0a0 <_malloc_r+0x3a4>
   8b096:	4630      	mov	r0, r6
   8b098:	f107 0108 	add.w	r1, r7, #8
   8b09c:	f7ff fd78 	bl	8ab90 <_free_r>
   8b0a0:	4a16      	ldr	r2, [pc, #88]	; (8b0fc <_malloc_r+0x400>)
   8b0a2:	6853      	ldr	r3, [r2, #4]
   8b0a4:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
   8b0a6:	6b15      	ldr	r5, [r2, #48]	; 0x30
   8b0a8:	428b      	cmp	r3, r1
   8b0aa:	bf88      	it	hi
   8b0ac:	62d3      	strhi	r3, [r2, #44]	; 0x2c
   8b0ae:	42ab      	cmp	r3, r5
   8b0b0:	bf84      	itt	hi
   8b0b2:	4d12      	ldrhi	r5, [pc, #72]	; (8b0fc <_malloc_r+0x400>)
   8b0b4:	632b      	strhi	r3, [r5, #48]	; 0x30
   8b0b6:	4810      	ldr	r0, [pc, #64]	; (8b0f8 <_malloc_r+0x3fc>)
   8b0b8:	6882      	ldr	r2, [r0, #8]
   8b0ba:	6853      	ldr	r3, [r2, #4]
   8b0bc:	f023 0103 	bic.w	r1, r3, #3
   8b0c0:	42a1      	cmp	r1, r4
   8b0c2:	ebc4 0001 	rsb	r0, r4, r1
   8b0c6:	d301      	bcc.n	8b0cc <_malloc_r+0x3d0>
   8b0c8:	280f      	cmp	r0, #15
   8b0ca:	dc04      	bgt.n	8b0d6 <_malloc_r+0x3da>
   8b0cc:	4630      	mov	r0, r6
   8b0ce:	f000 f826 	bl	8b11e <__malloc_unlock>
   8b0d2:	2500      	movs	r5, #0
   8b0d4:	e00d      	b.n	8b0f2 <_malloc_r+0x3f6>
   8b0d6:	4a08      	ldr	r2, [pc, #32]	; (8b0f8 <_malloc_r+0x3fc>)
   8b0d8:	f044 0301 	orr.w	r3, r4, #1
   8b0dc:	6895      	ldr	r5, [r2, #8]
   8b0de:	f040 0101 	orr.w	r1, r0, #1
   8b0e2:	192c      	adds	r4, r5, r4
   8b0e4:	606b      	str	r3, [r5, #4]
   8b0e6:	6094      	str	r4, [r2, #8]
   8b0e8:	6061      	str	r1, [r4, #4]
   8b0ea:	4630      	mov	r0, r6
   8b0ec:	f000 f817 	bl	8b11e <__malloc_unlock>
   8b0f0:	3508      	adds	r5, #8
   8b0f2:	4628      	mov	r0, r5
   8b0f4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   8b0f8:	200706d8 	.word	0x200706d8
   8b0fc:	2007161c 	.word	0x2007161c

0008b100 <memchr>:
   8b100:	b510      	push	{r4, lr}
   8b102:	b2c9      	uxtb	r1, r1
   8b104:	4603      	mov	r3, r0
   8b106:	1882      	adds	r2, r0, r2
   8b108:	4293      	cmp	r3, r2
   8b10a:	4618      	mov	r0, r3
   8b10c:	d004      	beq.n	8b118 <memchr+0x18>
   8b10e:	7804      	ldrb	r4, [r0, #0]
   8b110:	3301      	adds	r3, #1
   8b112:	428c      	cmp	r4, r1
   8b114:	d1f8      	bne.n	8b108 <memchr+0x8>
   8b116:	e000      	b.n	8b11a <memchr+0x1a>
   8b118:	2000      	movs	r0, #0
   8b11a:	bd10      	pop	{r4, pc}

0008b11c <__malloc_lock>:
   8b11c:	4770      	bx	lr

0008b11e <__malloc_unlock>:
   8b11e:	4770      	bx	lr

0008b120 <_realloc_r>:
   8b120:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   8b124:	4681      	mov	r9, r0
   8b126:	4616      	mov	r6, r2
   8b128:	460c      	mov	r4, r1
   8b12a:	b921      	cbnz	r1, 8b136 <_realloc_r+0x16>
   8b12c:	4611      	mov	r1, r2
   8b12e:	e8bd 4ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   8b132:	f7ff bde3 	b.w	8acfc <_malloc_r>
   8b136:	f7ff fff1 	bl	8b11c <__malloc_lock>
   8b13a:	f106 070b 	add.w	r7, r6, #11
   8b13e:	f854 5c04 	ldr.w	r5, [r4, #-4]
   8b142:	2f16      	cmp	r7, #22
   8b144:	f1a4 0b08 	sub.w	fp, r4, #8
   8b148:	f025 0803 	bic.w	r8, r5, #3
   8b14c:	d903      	bls.n	8b156 <_realloc_r+0x36>
   8b14e:	f037 0707 	bics.w	r7, r7, #7
   8b152:	d501      	bpl.n	8b158 <_realloc_r+0x38>
   8b154:	e002      	b.n	8b15c <_realloc_r+0x3c>
   8b156:	2710      	movs	r7, #16
   8b158:	42b7      	cmp	r7, r6
   8b15a:	d204      	bcs.n	8b166 <_realloc_r+0x46>
   8b15c:	200c      	movs	r0, #12
   8b15e:	f8c9 0000 	str.w	r0, [r9]
   8b162:	2600      	movs	r6, #0
   8b164:	e145      	b.n	8b3f2 <_realloc_r+0x2d2>
   8b166:	45b8      	cmp	r8, r7
   8b168:	f280 811a 	bge.w	8b3a0 <_realloc_r+0x280>
   8b16c:	4aa2      	ldr	r2, [pc, #648]	; (8b3f8 <_realloc_r+0x2d8>)
   8b16e:	eb0b 0308 	add.w	r3, fp, r8
   8b172:	6891      	ldr	r1, [r2, #8]
   8b174:	428b      	cmp	r3, r1
   8b176:	d006      	beq.n	8b186 <_realloc_r+0x66>
   8b178:	6858      	ldr	r0, [r3, #4]
   8b17a:	f020 0201 	bic.w	r2, r0, #1
   8b17e:	1898      	adds	r0, r3, r2
   8b180:	6842      	ldr	r2, [r0, #4]
   8b182:	07d0      	lsls	r0, r2, #31
   8b184:	d426      	bmi.n	8b1d4 <_realloc_r+0xb4>
   8b186:	685a      	ldr	r2, [r3, #4]
   8b188:	428b      	cmp	r3, r1
   8b18a:	f022 0003 	bic.w	r0, r2, #3
   8b18e:	eb00 0a08 	add.w	sl, r0, r8
   8b192:	d118      	bne.n	8b1c6 <_realloc_r+0xa6>
   8b194:	f107 0210 	add.w	r2, r7, #16
   8b198:	4592      	cmp	sl, r2
   8b19a:	db1d      	blt.n	8b1d8 <_realloc_r+0xb8>
   8b19c:	ebc7 0a0a 	rsb	sl, r7, sl
   8b1a0:	eb0b 0507 	add.w	r5, fp, r7
   8b1a4:	f04a 0101 	orr.w	r1, sl, #1
   8b1a8:	6069      	str	r1, [r5, #4]
   8b1aa:	f854 2c04 	ldr.w	r2, [r4, #-4]
   8b1ae:	4e92      	ldr	r6, [pc, #584]	; (8b3f8 <_realloc_r+0x2d8>)
   8b1b0:	f002 0301 	and.w	r3, r2, #1
   8b1b4:	431f      	orrs	r7, r3
   8b1b6:	60b5      	str	r5, [r6, #8]
   8b1b8:	f844 7c04 	str.w	r7, [r4, #-4]
   8b1bc:	4648      	mov	r0, r9
   8b1be:	f7ff ffae 	bl	8b11e <__malloc_unlock>
   8b1c2:	4626      	mov	r6, r4
   8b1c4:	e115      	b.n	8b3f2 <_realloc_r+0x2d2>
   8b1c6:	45ba      	cmp	sl, r7
   8b1c8:	db06      	blt.n	8b1d8 <_realloc_r+0xb8>
   8b1ca:	68dd      	ldr	r5, [r3, #12]
   8b1cc:	689e      	ldr	r6, [r3, #8]
   8b1ce:	60f5      	str	r5, [r6, #12]
   8b1d0:	60ae      	str	r6, [r5, #8]
   8b1d2:	e0e6      	b.n	8b3a2 <_realloc_r+0x282>
   8b1d4:	2000      	movs	r0, #0
   8b1d6:	4603      	mov	r3, r0
   8b1d8:	07ea      	lsls	r2, r5, #31
   8b1da:	f100 8091 	bmi.w	8b300 <_realloc_r+0x1e0>
   8b1de:	f854 5c08 	ldr.w	r5, [r4, #-8]
   8b1e2:	ebc5 050b 	rsb	r5, r5, fp
   8b1e6:	686a      	ldr	r2, [r5, #4]
   8b1e8:	f022 0203 	bic.w	r2, r2, #3
   8b1ec:	2b00      	cmp	r3, #0
   8b1ee:	d051      	beq.n	8b294 <_realloc_r+0x174>
   8b1f0:	eb02 0a08 	add.w	sl, r2, r8
   8b1f4:	428b      	cmp	r3, r1
   8b1f6:	4482      	add	sl, r0
   8b1f8:	d145      	bne.n	8b286 <_realloc_r+0x166>
   8b1fa:	f107 0310 	add.w	r3, r7, #16
   8b1fe:	459a      	cmp	sl, r3
   8b200:	db48      	blt.n	8b294 <_realloc_r+0x174>
   8b202:	462e      	mov	r6, r5
   8b204:	68e9      	ldr	r1, [r5, #12]
   8b206:	f856 3f08 	ldr.w	r3, [r6, #8]!
   8b20a:	f1a8 0204 	sub.w	r2, r8, #4
   8b20e:	2a24      	cmp	r2, #36	; 0x24
   8b210:	60d9      	str	r1, [r3, #12]
   8b212:	608b      	str	r3, [r1, #8]
   8b214:	d825      	bhi.n	8b262 <_realloc_r+0x142>
   8b216:	2a13      	cmp	r2, #19
   8b218:	d91b      	bls.n	8b252 <_realloc_r+0x132>
   8b21a:	6821      	ldr	r1, [r4, #0]
   8b21c:	2a1b      	cmp	r2, #27
   8b21e:	60a9      	str	r1, [r5, #8]
   8b220:	6863      	ldr	r3, [r4, #4]
   8b222:	60eb      	str	r3, [r5, #12]
   8b224:	d803      	bhi.n	8b22e <_realloc_r+0x10e>
   8b226:	f105 0010 	add.w	r0, r5, #16
   8b22a:	3408      	adds	r4, #8
   8b22c:	e012      	b.n	8b254 <_realloc_r+0x134>
   8b22e:	68a0      	ldr	r0, [r4, #8]
   8b230:	2a24      	cmp	r2, #36	; 0x24
   8b232:	6128      	str	r0, [r5, #16]
   8b234:	68e1      	ldr	r1, [r4, #12]
   8b236:	6169      	str	r1, [r5, #20]
   8b238:	d003      	beq.n	8b242 <_realloc_r+0x122>
   8b23a:	f105 0018 	add.w	r0, r5, #24
   8b23e:	3410      	adds	r4, #16
   8b240:	e008      	b.n	8b254 <_realloc_r+0x134>
   8b242:	6922      	ldr	r2, [r4, #16]
   8b244:	f105 0020 	add.w	r0, r5, #32
   8b248:	61aa      	str	r2, [r5, #24]
   8b24a:	6963      	ldr	r3, [r4, #20]
   8b24c:	3418      	adds	r4, #24
   8b24e:	61eb      	str	r3, [r5, #28]
   8b250:	e000      	b.n	8b254 <_realloc_r+0x134>
   8b252:	4630      	mov	r0, r6
   8b254:	6821      	ldr	r1, [r4, #0]
   8b256:	6001      	str	r1, [r0, #0]
   8b258:	6862      	ldr	r2, [r4, #4]
   8b25a:	6042      	str	r2, [r0, #4]
   8b25c:	68a3      	ldr	r3, [r4, #8]
   8b25e:	6083      	str	r3, [r0, #8]
   8b260:	e003      	b.n	8b26a <_realloc_r+0x14a>
   8b262:	4630      	mov	r0, r6
   8b264:	4621      	mov	r1, r4
   8b266:	f7fe feda 	bl	8a01e <memmove>
   8b26a:	ebc7 0a0a 	rsb	sl, r7, sl
   8b26e:	19e8      	adds	r0, r5, r7
   8b270:	f04a 0201 	orr.w	r2, sl, #1
   8b274:	6042      	str	r2, [r0, #4]
   8b276:	686b      	ldr	r3, [r5, #4]
   8b278:	495f      	ldr	r1, [pc, #380]	; (8b3f8 <_realloc_r+0x2d8>)
   8b27a:	6088      	str	r0, [r1, #8]
   8b27c:	f003 0001 	and.w	r0, r3, #1
   8b280:	4307      	orrs	r7, r0
   8b282:	606f      	str	r7, [r5, #4]
   8b284:	e088      	b.n	8b398 <_realloc_r+0x278>
   8b286:	45ba      	cmp	sl, r7
   8b288:	db04      	blt.n	8b294 <_realloc_r+0x174>
   8b28a:	68d9      	ldr	r1, [r3, #12]
   8b28c:	6898      	ldr	r0, [r3, #8]
   8b28e:	60c1      	str	r1, [r0, #12]
   8b290:	6088      	str	r0, [r1, #8]
   8b292:	e003      	b.n	8b29c <_realloc_r+0x17c>
   8b294:	eb02 0a08 	add.w	sl, r2, r8
   8b298:	45ba      	cmp	sl, r7
   8b29a:	db31      	blt.n	8b300 <_realloc_r+0x1e0>
   8b29c:	4628      	mov	r0, r5
   8b29e:	68eb      	ldr	r3, [r5, #12]
   8b2a0:	f850 1f08 	ldr.w	r1, [r0, #8]!
   8b2a4:	f1a8 0204 	sub.w	r2, r8, #4
   8b2a8:	2a24      	cmp	r2, #36	; 0x24
   8b2aa:	60cb      	str	r3, [r1, #12]
   8b2ac:	6099      	str	r1, [r3, #8]
   8b2ae:	d823      	bhi.n	8b2f8 <_realloc_r+0x1d8>
   8b2b0:	2a13      	cmp	r2, #19
   8b2b2:	d91a      	bls.n	8b2ea <_realloc_r+0x1ca>
   8b2b4:	6820      	ldr	r0, [r4, #0]
   8b2b6:	2a1b      	cmp	r2, #27
   8b2b8:	60a8      	str	r0, [r5, #8]
   8b2ba:	6866      	ldr	r6, [r4, #4]
   8b2bc:	60ee      	str	r6, [r5, #12]
   8b2be:	d803      	bhi.n	8b2c8 <_realloc_r+0x1a8>
   8b2c0:	f105 0010 	add.w	r0, r5, #16
   8b2c4:	3408      	adds	r4, #8
   8b2c6:	e010      	b.n	8b2ea <_realloc_r+0x1ca>
   8b2c8:	68a3      	ldr	r3, [r4, #8]
   8b2ca:	2a24      	cmp	r2, #36	; 0x24
   8b2cc:	612b      	str	r3, [r5, #16]
   8b2ce:	68e1      	ldr	r1, [r4, #12]
   8b2d0:	6169      	str	r1, [r5, #20]
   8b2d2:	d003      	beq.n	8b2dc <_realloc_r+0x1bc>
   8b2d4:	f105 0018 	add.w	r0, r5, #24
   8b2d8:	3410      	adds	r4, #16
   8b2da:	e006      	b.n	8b2ea <_realloc_r+0x1ca>
   8b2dc:	6922      	ldr	r2, [r4, #16]
   8b2de:	61aa      	str	r2, [r5, #24]
   8b2e0:	6960      	ldr	r0, [r4, #20]
   8b2e2:	3418      	adds	r4, #24
   8b2e4:	61e8      	str	r0, [r5, #28]
   8b2e6:	f105 0020 	add.w	r0, r5, #32
   8b2ea:	6826      	ldr	r6, [r4, #0]
   8b2ec:	6006      	str	r6, [r0, #0]
   8b2ee:	6863      	ldr	r3, [r4, #4]
   8b2f0:	6043      	str	r3, [r0, #4]
   8b2f2:	68a1      	ldr	r1, [r4, #8]
   8b2f4:	6081      	str	r1, [r0, #8]
   8b2f6:	e055      	b.n	8b3a4 <_realloc_r+0x284>
   8b2f8:	4621      	mov	r1, r4
   8b2fa:	f7fe fe90 	bl	8a01e <memmove>
   8b2fe:	e051      	b.n	8b3a4 <_realloc_r+0x284>
   8b300:	4631      	mov	r1, r6
   8b302:	4648      	mov	r0, r9
   8b304:	f7ff fcfa 	bl	8acfc <_malloc_r>
   8b308:	4606      	mov	r6, r0
   8b30a:	2800      	cmp	r0, #0
   8b30c:	d044      	beq.n	8b398 <_realloc_r+0x278>
   8b30e:	f854 1c04 	ldr.w	r1, [r4, #-4]
   8b312:	f1a0 0208 	sub.w	r2, r0, #8
   8b316:	f021 0301 	bic.w	r3, r1, #1
   8b31a:	eb0b 0103 	add.w	r1, fp, r3
   8b31e:	428a      	cmp	r2, r1
   8b320:	d106      	bne.n	8b330 <_realloc_r+0x210>
   8b322:	f850 6c04 	ldr.w	r6, [r0, #-4]
   8b326:	f026 0503 	bic.w	r5, r6, #3
   8b32a:	eb05 0a08 	add.w	sl, r5, r8
   8b32e:	e038      	b.n	8b3a2 <_realloc_r+0x282>
   8b330:	f1a8 0204 	sub.w	r2, r8, #4
   8b334:	2a24      	cmp	r2, #36	; 0x24
   8b336:	d828      	bhi.n	8b38a <_realloc_r+0x26a>
   8b338:	2a13      	cmp	r2, #19
   8b33a:	d91e      	bls.n	8b37a <_realloc_r+0x25a>
   8b33c:	6823      	ldr	r3, [r4, #0]
   8b33e:	2a1b      	cmp	r2, #27
   8b340:	6003      	str	r3, [r0, #0]
   8b342:	6861      	ldr	r1, [r4, #4]
   8b344:	6041      	str	r1, [r0, #4]
   8b346:	d804      	bhi.n	8b352 <_realloc_r+0x232>
   8b348:	f100 0008 	add.w	r0, r0, #8
   8b34c:	f104 0208 	add.w	r2, r4, #8
   8b350:	e014      	b.n	8b37c <_realloc_r+0x25c>
   8b352:	68a0      	ldr	r0, [r4, #8]
   8b354:	2a24      	cmp	r2, #36	; 0x24
   8b356:	60b0      	str	r0, [r6, #8]
   8b358:	68e3      	ldr	r3, [r4, #12]
   8b35a:	60f3      	str	r3, [r6, #12]
   8b35c:	d004      	beq.n	8b368 <_realloc_r+0x248>
   8b35e:	f106 0010 	add.w	r0, r6, #16
   8b362:	f104 0210 	add.w	r2, r4, #16
   8b366:	e009      	b.n	8b37c <_realloc_r+0x25c>
   8b368:	6922      	ldr	r2, [r4, #16]
   8b36a:	f106 0018 	add.w	r0, r6, #24
   8b36e:	6132      	str	r2, [r6, #16]
   8b370:	6961      	ldr	r1, [r4, #20]
   8b372:	f104 0218 	add.w	r2, r4, #24
   8b376:	6171      	str	r1, [r6, #20]
   8b378:	e000      	b.n	8b37c <_realloc_r+0x25c>
   8b37a:	4622      	mov	r2, r4
   8b37c:	6813      	ldr	r3, [r2, #0]
   8b37e:	6003      	str	r3, [r0, #0]
   8b380:	6851      	ldr	r1, [r2, #4]
   8b382:	6041      	str	r1, [r0, #4]
   8b384:	6892      	ldr	r2, [r2, #8]
   8b386:	6082      	str	r2, [r0, #8]
   8b388:	e002      	b.n	8b390 <_realloc_r+0x270>
   8b38a:	4621      	mov	r1, r4
   8b38c:	f7fe fe47 	bl	8a01e <memmove>
   8b390:	4648      	mov	r0, r9
   8b392:	4621      	mov	r1, r4
   8b394:	f7ff fbfc 	bl	8ab90 <_free_r>
   8b398:	4648      	mov	r0, r9
   8b39a:	f7ff fec0 	bl	8b11e <__malloc_unlock>
   8b39e:	e028      	b.n	8b3f2 <_realloc_r+0x2d2>
   8b3a0:	46c2      	mov	sl, r8
   8b3a2:	465d      	mov	r5, fp
   8b3a4:	ebc7 000a 	rsb	r0, r7, sl
   8b3a8:	280f      	cmp	r0, #15
   8b3aa:	686a      	ldr	r2, [r5, #4]
   8b3ac:	d911      	bls.n	8b3d2 <_realloc_r+0x2b2>
   8b3ae:	f002 0601 	and.w	r6, r2, #1
   8b3b2:	19e9      	adds	r1, r5, r7
   8b3b4:	f040 0301 	orr.w	r3, r0, #1
   8b3b8:	4337      	orrs	r7, r6
   8b3ba:	606f      	str	r7, [r5, #4]
   8b3bc:	1808      	adds	r0, r1, r0
   8b3be:	604b      	str	r3, [r1, #4]
   8b3c0:	6842      	ldr	r2, [r0, #4]
   8b3c2:	3108      	adds	r1, #8
   8b3c4:	f042 0601 	orr.w	r6, r2, #1
   8b3c8:	6046      	str	r6, [r0, #4]
   8b3ca:	4648      	mov	r0, r9
   8b3cc:	f7ff fbe0 	bl	8ab90 <_free_r>
   8b3d0:	e00a      	b.n	8b3e8 <_realloc_r+0x2c8>
   8b3d2:	f002 0601 	and.w	r6, r2, #1
   8b3d6:	ea4a 0306 	orr.w	r3, sl, r6
   8b3da:	606b      	str	r3, [r5, #4]
   8b3dc:	eb05 010a 	add.w	r1, r5, sl
   8b3e0:	6848      	ldr	r0, [r1, #4]
   8b3e2:	f040 0201 	orr.w	r2, r0, #1
   8b3e6:	604a      	str	r2, [r1, #4]
   8b3e8:	4648      	mov	r0, r9
   8b3ea:	f7ff fe98 	bl	8b11e <__malloc_unlock>
   8b3ee:	f105 0608 	add.w	r6, r5, #8
   8b3f2:	4630      	mov	r0, r6
   8b3f4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8b3f8:	200706d8 	.word	0x200706d8

0008b3fc <_sbrk_r>:
   8b3fc:	b538      	push	{r3, r4, r5, lr}
   8b3fe:	4c06      	ldr	r4, [pc, #24]	; (8b418 <_sbrk_r+0x1c>)
   8b400:	2300      	movs	r3, #0
   8b402:	4605      	mov	r5, r0
   8b404:	4608      	mov	r0, r1
   8b406:	6023      	str	r3, [r4, #0]
   8b408:	f7fe fa88 	bl	8991c <_sbrk>
   8b40c:	1c43      	adds	r3, r0, #1
   8b40e:	d102      	bne.n	8b416 <_sbrk_r+0x1a>
   8b410:	6821      	ldr	r1, [r4, #0]
   8b412:	b101      	cbz	r1, 8b416 <_sbrk_r+0x1a>
   8b414:	6029      	str	r1, [r5, #0]
   8b416:	bd38      	pop	{r3, r4, r5, pc}
   8b418:	20071c34 	.word	0x20071c34

0008b41c <__ssprint_r>:
   8b41c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   8b420:	4607      	mov	r7, r0
   8b422:	6890      	ldr	r0, [r2, #8]
   8b424:	460c      	mov	r4, r1
   8b426:	4615      	mov	r5, r2
   8b428:	f8d2 8000 	ldr.w	r8, [r2]
   8b42c:	b908      	cbnz	r0, 8b432 <__ssprint_r+0x16>
   8b42e:	6050      	str	r0, [r2, #4]
   8b430:	e06f      	b.n	8b512 <__ssprint_r+0xf6>
   8b432:	f04f 0b00 	mov.w	fp, #0
   8b436:	465e      	mov	r6, fp
   8b438:	b936      	cbnz	r6, 8b448 <__ssprint_r+0x2c>
   8b43a:	f8d8 b000 	ldr.w	fp, [r8]
   8b43e:	f8d8 6004 	ldr.w	r6, [r8, #4]
   8b442:	f108 0808 	add.w	r8, r8, #8
   8b446:	e7f7      	b.n	8b438 <__ssprint_r+0x1c>
   8b448:	68a3      	ldr	r3, [r4, #8]
   8b44a:	429e      	cmp	r6, r3
   8b44c:	d34c      	bcc.n	8b4e8 <__ssprint_r+0xcc>
   8b44e:	89a2      	ldrh	r2, [r4, #12]
   8b450:	f412 6f90 	tst.w	r2, #1152	; 0x480
   8b454:	d046      	beq.n	8b4e4 <__ssprint_r+0xc8>
   8b456:	6823      	ldr	r3, [r4, #0]
   8b458:	6960      	ldr	r0, [r4, #20]
   8b45a:	6921      	ldr	r1, [r4, #16]
   8b45c:	f04f 0a03 	mov.w	sl, #3
   8b460:	ebc1 0903 	rsb	r9, r1, r3
   8b464:	fb0a f300 	mul.w	r3, sl, r0
   8b468:	2002      	movs	r0, #2
   8b46a:	fb93 faf0 	sdiv	sl, r3, r0
   8b46e:	f402 6280 	and.w	r2, r2, #1024	; 0x400
   8b472:	f109 0301 	add.w	r3, r9, #1
   8b476:	1998      	adds	r0, r3, r6
   8b478:	b213      	sxth	r3, r2
   8b47a:	4582      	cmp	sl, r0
   8b47c:	bf38      	it	cc
   8b47e:	4682      	movcc	sl, r0
   8b480:	4638      	mov	r0, r7
   8b482:	b183      	cbz	r3, 8b4a6 <__ssprint_r+0x8a>
   8b484:	4651      	mov	r1, sl
   8b486:	f7ff fc39 	bl	8acfc <_malloc_r>
   8b48a:	b1a8      	cbz	r0, 8b4b8 <__ssprint_r+0x9c>
   8b48c:	6921      	ldr	r1, [r4, #16]
   8b48e:	464a      	mov	r2, r9
   8b490:	9001      	str	r0, [sp, #4]
   8b492:	f7fe fdbb 	bl	8a00c <memcpy>
   8b496:	89a0      	ldrh	r0, [r4, #12]
   8b498:	f420 6290 	bic.w	r2, r0, #1152	; 0x480
   8b49c:	f042 0180 	orr.w	r1, r2, #128	; 0x80
   8b4a0:	81a1      	strh	r1, [r4, #12]
   8b4a2:	9901      	ldr	r1, [sp, #4]
   8b4a4:	e014      	b.n	8b4d0 <__ssprint_r+0xb4>
   8b4a6:	4652      	mov	r2, sl
   8b4a8:	f7ff fe3a 	bl	8b120 <_realloc_r>
   8b4ac:	4601      	mov	r1, r0
   8b4ae:	b978      	cbnz	r0, 8b4d0 <__ssprint_r+0xb4>
   8b4b0:	4638      	mov	r0, r7
   8b4b2:	6921      	ldr	r1, [r4, #16]
   8b4b4:	f7ff fb6c 	bl	8ab90 <_free_r>
   8b4b8:	89a3      	ldrh	r3, [r4, #12]
   8b4ba:	200c      	movs	r0, #12
   8b4bc:	2100      	movs	r1, #0
   8b4be:	f043 0240 	orr.w	r2, r3, #64	; 0x40
   8b4c2:	6038      	str	r0, [r7, #0]
   8b4c4:	81a2      	strh	r2, [r4, #12]
   8b4c6:	f04f 30ff 	mov.w	r0, #4294967295
   8b4ca:	60a9      	str	r1, [r5, #8]
   8b4cc:	6069      	str	r1, [r5, #4]
   8b4ce:	e020      	b.n	8b512 <__ssprint_r+0xf6>
   8b4d0:	eb01 0309 	add.w	r3, r1, r9
   8b4d4:	ebc9 000a 	rsb	r0, r9, sl
   8b4d8:	6023      	str	r3, [r4, #0]
   8b4da:	6121      	str	r1, [r4, #16]
   8b4dc:	f8c4 a014 	str.w	sl, [r4, #20]
   8b4e0:	4633      	mov	r3, r6
   8b4e2:	60a0      	str	r0, [r4, #8]
   8b4e4:	429e      	cmp	r6, r3
   8b4e6:	d200      	bcs.n	8b4ea <__ssprint_r+0xce>
   8b4e8:	4633      	mov	r3, r6
   8b4ea:	461a      	mov	r2, r3
   8b4ec:	4659      	mov	r1, fp
   8b4ee:	6820      	ldr	r0, [r4, #0]
   8b4f0:	9301      	str	r3, [sp, #4]
   8b4f2:	f7fe fd94 	bl	8a01e <memmove>
   8b4f6:	68a2      	ldr	r2, [r4, #8]
   8b4f8:	9901      	ldr	r1, [sp, #4]
   8b4fa:	6823      	ldr	r3, [r4, #0]
   8b4fc:	1a50      	subs	r0, r2, r1
   8b4fe:	185a      	adds	r2, r3, r1
   8b500:	68a9      	ldr	r1, [r5, #8]
   8b502:	60a0      	str	r0, [r4, #8]
   8b504:	1b8e      	subs	r6, r1, r6
   8b506:	6022      	str	r2, [r4, #0]
   8b508:	60ae      	str	r6, [r5, #8]
   8b50a:	2e00      	cmp	r6, #0
   8b50c:	d195      	bne.n	8b43a <__ssprint_r+0x1e>
   8b50e:	606e      	str	r6, [r5, #4]
   8b510:	4630      	mov	r0, r6
   8b512:	e8bd 8ffe 	ldmia.w	sp!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}

0008b516 <_svfiprintf_r>:
   8b516:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   8b51a:	461e      	mov	r6, r3
   8b51c:	898b      	ldrh	r3, [r1, #12]
   8b51e:	4689      	mov	r9, r1
   8b520:	f003 0180 	and.w	r1, r3, #128	; 0x80
   8b524:	4614      	mov	r4, r2
   8b526:	b20a      	sxth	r2, r1
   8b528:	b0a9      	sub	sp, #164	; 0xa4
   8b52a:	4683      	mov	fp, r0
   8b52c:	b19a      	cbz	r2, 8b556 <_svfiprintf_r+0x40>
   8b52e:	f8d9 3010 	ldr.w	r3, [r9, #16]
   8b532:	b983      	cbnz	r3, 8b556 <_svfiprintf_r+0x40>
   8b534:	2140      	movs	r1, #64	; 0x40
   8b536:	f7ff fbe1 	bl	8acfc <_malloc_r>
   8b53a:	f8c9 0000 	str.w	r0, [r9]
   8b53e:	f8c9 0010 	str.w	r0, [r9, #16]
   8b542:	b928      	cbnz	r0, 8b550 <_svfiprintf_r+0x3a>
   8b544:	220c      	movs	r2, #12
   8b546:	f8cb 2000 	str.w	r2, [fp]
   8b54a:	f04f 30ff 	mov.w	r0, #4294967295
   8b54e:	e3db      	b.n	8bd08 <_svfiprintf_r+0x7f2>
   8b550:	2040      	movs	r0, #64	; 0x40
   8b552:	f8c9 0014 	str.w	r0, [r9, #20]
   8b556:	2100      	movs	r1, #0
   8b558:	ad18      	add	r5, sp, #96	; 0x60
   8b55a:	950b      	str	r5, [sp, #44]	; 0x2c
   8b55c:	910d      	str	r1, [sp, #52]	; 0x34
   8b55e:	910c      	str	r1, [sp, #48]	; 0x30
   8b560:	9401      	str	r4, [sp, #4]
   8b562:	9105      	str	r1, [sp, #20]
   8b564:	9104      	str	r1, [sp, #16]
   8b566:	46a8      	mov	r8, r5
   8b568:	9b01      	ldr	r3, [sp, #4]
   8b56a:	461c      	mov	r4, r3
   8b56c:	f813 2b01 	ldrb.w	r2, [r3], #1
   8b570:	b91a      	cbnz	r2, 8b57a <_svfiprintf_r+0x64>
   8b572:	9801      	ldr	r0, [sp, #4]
   8b574:	1a25      	subs	r5, r4, r0
   8b576:	d103      	bne.n	8b580 <_svfiprintf_r+0x6a>
   8b578:	e01d      	b.n	8b5b6 <_svfiprintf_r+0xa0>
   8b57a:	2a25      	cmp	r2, #37	; 0x25
   8b57c:	d1f5      	bne.n	8b56a <_svfiprintf_r+0x54>
   8b57e:	e7f8      	b.n	8b572 <_svfiprintf_r+0x5c>
   8b580:	9a01      	ldr	r2, [sp, #4]
   8b582:	990d      	ldr	r1, [sp, #52]	; 0x34
   8b584:	e888 0024 	stmia.w	r8, {r2, r5}
   8b588:	9a0c      	ldr	r2, [sp, #48]	; 0x30
   8b58a:	194b      	adds	r3, r1, r5
   8b58c:	1c50      	adds	r0, r2, #1
   8b58e:	2807      	cmp	r0, #7
   8b590:	930d      	str	r3, [sp, #52]	; 0x34
   8b592:	900c      	str	r0, [sp, #48]	; 0x30
   8b594:	dc02      	bgt.n	8b59c <_svfiprintf_r+0x86>
   8b596:	f108 0808 	add.w	r8, r8, #8
   8b59a:	e009      	b.n	8b5b0 <_svfiprintf_r+0x9a>
   8b59c:	4658      	mov	r0, fp
   8b59e:	4649      	mov	r1, r9
   8b5a0:	aa0b      	add	r2, sp, #44	; 0x2c
   8b5a2:	f7ff ff3b 	bl	8b41c <__ssprint_r>
   8b5a6:	2800      	cmp	r0, #0
   8b5a8:	f040 83a3 	bne.w	8bcf2 <_svfiprintf_r+0x7dc>
   8b5ac:	f10d 0860 	add.w	r8, sp, #96	; 0x60
   8b5b0:	9904      	ldr	r1, [sp, #16]
   8b5b2:	194b      	adds	r3, r1, r5
   8b5b4:	9304      	str	r3, [sp, #16]
   8b5b6:	7822      	ldrb	r2, [r4, #0]
   8b5b8:	2a00      	cmp	r2, #0
   8b5ba:	f000 8393 	beq.w	8bce4 <_svfiprintf_r+0x7ce>
   8b5be:	2200      	movs	r2, #0
   8b5c0:	3401      	adds	r4, #1
   8b5c2:	9401      	str	r4, [sp, #4]
   8b5c4:	f88d 2027 	strb.w	r2, [sp, #39]	; 0x27
   8b5c8:	f04f 3cff 	mov.w	ip, #4294967295
   8b5cc:	9203      	str	r2, [sp, #12]
   8b5ce:	4617      	mov	r7, r2
   8b5d0:	9801      	ldr	r0, [sp, #4]
   8b5d2:	f810 3b01 	ldrb.w	r3, [r0], #1
   8b5d6:	9001      	str	r0, [sp, #4]
   8b5d8:	2b63      	cmp	r3, #99	; 0x63
   8b5da:	f000 80b3 	beq.w	8b744 <_svfiprintf_r+0x22e>
   8b5de:	dc33      	bgt.n	8b648 <_svfiprintf_r+0x132>
   8b5e0:	2b39      	cmp	r3, #57	; 0x39
   8b5e2:	dc1a      	bgt.n	8b61a <_svfiprintf_r+0x104>
   8b5e4:	2b31      	cmp	r3, #49	; 0x31
   8b5e6:	f280 8091 	bge.w	8b70c <_svfiprintf_r+0x1f6>
   8b5ea:	2b2b      	cmp	r3, #43	; 0x2b
   8b5ec:	d101      	bne.n	8b5f2 <_svfiprintf_r+0xdc>
   8b5ee:	461a      	mov	r2, r3
   8b5f0:	e7ee      	b.n	8b5d0 <_svfiprintf_r+0xba>
   8b5f2:	dc0a      	bgt.n	8b60a <_svfiprintf_r+0xf4>
   8b5f4:	2b23      	cmp	r3, #35	; 0x23
   8b5f6:	d055      	beq.n	8b6a4 <_svfiprintf_r+0x18e>
   8b5f8:	2b2a      	cmp	r3, #42	; 0x2a
   8b5fa:	d056      	beq.n	8b6aa <_svfiprintf_r+0x194>
   8b5fc:	2b20      	cmp	r3, #32
   8b5fe:	f040 81f6 	bne.w	8b9ee <_svfiprintf_r+0x4d8>
   8b602:	2a00      	cmp	r2, #0
   8b604:	bf08      	it	eq
   8b606:	2220      	moveq	r2, #32
   8b608:	e7e2      	b.n	8b5d0 <_svfiprintf_r+0xba>
   8b60a:	2b2e      	cmp	r3, #46	; 0x2e
   8b60c:	d058      	beq.n	8b6c0 <_svfiprintf_r+0x1aa>
   8b60e:	2b30      	cmp	r3, #48	; 0x30
   8b610:	d079      	beq.n	8b706 <_svfiprintf_r+0x1f0>
   8b612:	2b2d      	cmp	r3, #45	; 0x2d
   8b614:	f040 81eb 	bne.w	8b9ee <_svfiprintf_r+0x4d8>
   8b618:	e04f      	b.n	8b6ba <_svfiprintf_r+0x1a4>
   8b61a:	2b4f      	cmp	r3, #79	; 0x4f
   8b61c:	f000 80de 	beq.w	8b7dc <_svfiprintf_r+0x2c6>
   8b620:	dc07      	bgt.n	8b632 <_svfiprintf_r+0x11c>
   8b622:	2b44      	cmp	r3, #68	; 0x44
   8b624:	f040 81e3 	bne.w	8b9ee <_svfiprintf_r+0x4d8>
   8b628:	f88d 2027 	strb.w	r2, [sp, #39]	; 0x27
   8b62c:	f047 0710 	orr.w	r7, r7, #16
   8b630:	e090      	b.n	8b754 <_svfiprintf_r+0x23e>
   8b632:	2b55      	cmp	r3, #85	; 0x55
   8b634:	f000 811f 	beq.w	8b876 <_svfiprintf_r+0x360>
   8b638:	2b58      	cmp	r3, #88	; 0x58
   8b63a:	f040 81d8 	bne.w	8b9ee <_svfiprintf_r+0x4d8>
   8b63e:	4daf      	ldr	r5, [pc, #700]	; (8b8fc <_svfiprintf_r+0x3e6>)
   8b640:	f88d 2027 	strb.w	r2, [sp, #39]	; 0x27
   8b644:	9505      	str	r5, [sp, #20]
   8b646:	e130      	b.n	8b8aa <_svfiprintf_r+0x394>
   8b648:	2b6f      	cmp	r3, #111	; 0x6f
   8b64a:	f000 80c9 	beq.w	8b7e0 <_svfiprintf_r+0x2ca>
   8b64e:	dc10      	bgt.n	8b672 <_svfiprintf_r+0x15c>
   8b650:	2b69      	cmp	r3, #105	; 0x69
   8b652:	d024      	beq.n	8b69e <_svfiprintf_r+0x188>
   8b654:	dc07      	bgt.n	8b666 <_svfiprintf_r+0x150>
   8b656:	2b64      	cmp	r3, #100	; 0x64
   8b658:	d021      	beq.n	8b69e <_svfiprintf_r+0x188>
   8b65a:	2b68      	cmp	r3, #104	; 0x68
   8b65c:	f040 81c7 	bne.w	8b9ee <_svfiprintf_r+0x4d8>
   8b660:	f047 0740 	orr.w	r7, r7, #64	; 0x40
   8b664:	e7b4      	b.n	8b5d0 <_svfiprintf_r+0xba>
   8b666:	2b6c      	cmp	r3, #108	; 0x6c
   8b668:	d05f      	beq.n	8b72a <_svfiprintf_r+0x214>
   8b66a:	2b6e      	cmp	r3, #110	; 0x6e
   8b66c:	f040 81bf 	bne.w	8b9ee <_svfiprintf_r+0x4d8>
   8b670:	e096      	b.n	8b7a0 <_svfiprintf_r+0x28a>
   8b672:	2b73      	cmp	r3, #115	; 0x73
   8b674:	f000 80df 	beq.w	8b836 <_svfiprintf_r+0x320>
   8b678:	dc06      	bgt.n	8b688 <_svfiprintf_r+0x172>
   8b67a:	2b70      	cmp	r3, #112	; 0x70
   8b67c:	f000 80cd 	beq.w	8b81a <_svfiprintf_r+0x304>
   8b680:	2b71      	cmp	r3, #113	; 0x71
   8b682:	f040 81b4 	bne.w	8b9ee <_svfiprintf_r+0x4d8>
   8b686:	e05a      	b.n	8b73e <_svfiprintf_r+0x228>
   8b688:	2b75      	cmp	r3, #117	; 0x75
   8b68a:	f000 80f6 	beq.w	8b87a <_svfiprintf_r+0x364>
   8b68e:	2b78      	cmp	r3, #120	; 0x78
   8b690:	f040 81ad 	bne.w	8b9ee <_svfiprintf_r+0x4d8>
   8b694:	4d9a      	ldr	r5, [pc, #616]	; (8b900 <_svfiprintf_r+0x3ea>)
   8b696:	f88d 2027 	strb.w	r2, [sp, #39]	; 0x27
   8b69a:	9505      	str	r5, [sp, #20]
   8b69c:	e105      	b.n	8b8aa <_svfiprintf_r+0x394>
   8b69e:	f88d 2027 	strb.w	r2, [sp, #39]	; 0x27
   8b6a2:	e057      	b.n	8b754 <_svfiprintf_r+0x23e>
   8b6a4:	f047 0701 	orr.w	r7, r7, #1
   8b6a8:	e792      	b.n	8b5d0 <_svfiprintf_r+0xba>
   8b6aa:	1d33      	adds	r3, r6, #4
   8b6ac:	6836      	ldr	r6, [r6, #0]
   8b6ae:	2e00      	cmp	r6, #0
   8b6b0:	9603      	str	r6, [sp, #12]
   8b6b2:	da15      	bge.n	8b6e0 <_svfiprintf_r+0x1ca>
   8b6b4:	4270      	negs	r0, r6
   8b6b6:	9003      	str	r0, [sp, #12]
   8b6b8:	461e      	mov	r6, r3
   8b6ba:	f047 0704 	orr.w	r7, r7, #4
   8b6be:	e787      	b.n	8b5d0 <_svfiprintf_r+0xba>
   8b6c0:	9901      	ldr	r1, [sp, #4]
   8b6c2:	f811 3b01 	ldrb.w	r3, [r1], #1
   8b6c6:	2b2a      	cmp	r3, #42	; 0x2a
   8b6c8:	9101      	str	r1, [sp, #4]
   8b6ca:	d10b      	bne.n	8b6e4 <_svfiprintf_r+0x1ce>
   8b6cc:	f8d6 c000 	ldr.w	ip, [r6]
   8b6d0:	1d33      	adds	r3, r6, #4
   8b6d2:	f1bc 0f00 	cmp.w	ip, #0
   8b6d6:	da03      	bge.n	8b6e0 <_svfiprintf_r+0x1ca>
   8b6d8:	461e      	mov	r6, r3
   8b6da:	f04f 3cff 	mov.w	ip, #4294967295
   8b6de:	e777      	b.n	8b5d0 <_svfiprintf_r+0xba>
   8b6e0:	461e      	mov	r6, r3
   8b6e2:	e775      	b.n	8b5d0 <_svfiprintf_r+0xba>
   8b6e4:	f04f 0c00 	mov.w	ip, #0
   8b6e8:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
   8b6ec:	2809      	cmp	r0, #9
   8b6ee:	d807      	bhi.n	8b700 <_svfiprintf_r+0x1ea>
   8b6f0:	9901      	ldr	r1, [sp, #4]
   8b6f2:	230a      	movs	r3, #10
   8b6f4:	fb03 0c0c 	mla	ip, r3, ip, r0
   8b6f8:	f811 3b01 	ldrb.w	r3, [r1], #1
   8b6fc:	9101      	str	r1, [sp, #4]
   8b6fe:	e7f3      	b.n	8b6e8 <_svfiprintf_r+0x1d2>
   8b700:	ea4c 7cec 	orr.w	ip, ip, ip, asr #31
   8b704:	e768      	b.n	8b5d8 <_svfiprintf_r+0xc2>
   8b706:	f047 0780 	orr.w	r7, r7, #128	; 0x80
   8b70a:	e761      	b.n	8b5d0 <_svfiprintf_r+0xba>
   8b70c:	9801      	ldr	r0, [sp, #4]
   8b70e:	2100      	movs	r1, #0
   8b710:	3b30      	subs	r3, #48	; 0x30
   8b712:	240a      	movs	r4, #10
   8b714:	fb04 3101 	mla	r1, r4, r1, r3
   8b718:	f810 3b01 	ldrb.w	r3, [r0], #1
   8b71c:	f1a3 0430 	sub.w	r4, r3, #48	; 0x30
   8b720:	2c09      	cmp	r4, #9
   8b722:	9001      	str	r0, [sp, #4]
   8b724:	d9f4      	bls.n	8b710 <_svfiprintf_r+0x1fa>
   8b726:	9103      	str	r1, [sp, #12]
   8b728:	e756      	b.n	8b5d8 <_svfiprintf_r+0xc2>
   8b72a:	9901      	ldr	r1, [sp, #4]
   8b72c:	780b      	ldrb	r3, [r1, #0]
   8b72e:	2b6c      	cmp	r3, #108	; 0x6c
   8b730:	d102      	bne.n	8b738 <_svfiprintf_r+0x222>
   8b732:	1c48      	adds	r0, r1, #1
   8b734:	9001      	str	r0, [sp, #4]
   8b736:	e002      	b.n	8b73e <_svfiprintf_r+0x228>
   8b738:	f047 0710 	orr.w	r7, r7, #16
   8b73c:	e748      	b.n	8b5d0 <_svfiprintf_r+0xba>
   8b73e:	f047 0720 	orr.w	r7, r7, #32
   8b742:	e745      	b.n	8b5d0 <_svfiprintf_r+0xba>
   8b744:	6832      	ldr	r2, [r6, #0]
   8b746:	2500      	movs	r5, #0
   8b748:	f88d 2038 	strb.w	r2, [sp, #56]	; 0x38
   8b74c:	f88d 5027 	strb.w	r5, [sp, #39]	; 0x27
   8b750:	3604      	adds	r6, #4
   8b752:	e156      	b.n	8ba02 <_svfiprintf_r+0x4ec>
   8b754:	06ba      	lsls	r2, r7, #26
   8b756:	d507      	bpl.n	8b768 <_svfiprintf_r+0x252>
   8b758:	3607      	adds	r6, #7
   8b75a:	f026 0507 	bic.w	r5, r6, #7
   8b75e:	f105 0608 	add.w	r6, r5, #8
   8b762:	e9d5 4500 	ldrd	r4, r5, [r5]
   8b766:	e00f      	b.n	8b788 <_svfiprintf_r+0x272>
   8b768:	f017 0f10 	tst.w	r7, #16
   8b76c:	f106 0104 	add.w	r1, r6, #4
   8b770:	d001      	beq.n	8b776 <_svfiprintf_r+0x260>
   8b772:	6832      	ldr	r2, [r6, #0]
   8b774:	e005      	b.n	8b782 <_svfiprintf_r+0x26c>
   8b776:	f017 0f40 	tst.w	r7, #64	; 0x40
   8b77a:	6832      	ldr	r2, [r6, #0]
   8b77c:	d001      	beq.n	8b782 <_svfiprintf_r+0x26c>
   8b77e:	b214      	sxth	r4, r2
   8b780:	e000      	b.n	8b784 <_svfiprintf_r+0x26e>
   8b782:	4614      	mov	r4, r2
   8b784:	17e5      	asrs	r5, r4, #31
   8b786:	460e      	mov	r6, r1
   8b788:	2c00      	cmp	r4, #0
   8b78a:	f175 0200 	sbcs.w	r2, r5, #0
   8b78e:	f280 80b9 	bge.w	8b904 <_svfiprintf_r+0x3ee>
   8b792:	232d      	movs	r3, #45	; 0x2d
   8b794:	4264      	negs	r4, r4
   8b796:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
   8b79a:	f88d 3027 	strb.w	r3, [sp, #39]	; 0x27
   8b79e:	e0b1      	b.n	8b904 <_svfiprintf_r+0x3ee>
   8b7a0:	f017 0f20 	tst.w	r7, #32
   8b7a4:	f88d 2027 	strb.w	r2, [sp, #39]	; 0x27
   8b7a8:	f106 0204 	add.w	r2, r6, #4
   8b7ac:	d005      	beq.n	8b7ba <_svfiprintf_r+0x2a4>
   8b7ae:	9c04      	ldr	r4, [sp, #16]
   8b7b0:	6835      	ldr	r5, [r6, #0]
   8b7b2:	17e0      	asrs	r0, r4, #31
   8b7b4:	602c      	str	r4, [r5, #0]
   8b7b6:	6068      	str	r0, [r5, #4]
   8b7b8:	e004      	b.n	8b7c4 <_svfiprintf_r+0x2ae>
   8b7ba:	06fb      	lsls	r3, r7, #27
   8b7bc:	d504      	bpl.n	8b7c8 <_svfiprintf_r+0x2b2>
   8b7be:	6833      	ldr	r3, [r6, #0]
   8b7c0:	9904      	ldr	r1, [sp, #16]
   8b7c2:	6019      	str	r1, [r3, #0]
   8b7c4:	4616      	mov	r6, r2
   8b7c6:	e6cf      	b.n	8b568 <_svfiprintf_r+0x52>
   8b7c8:	6830      	ldr	r0, [r6, #0]
   8b7ca:	9c04      	ldr	r4, [sp, #16]
   8b7cc:	f017 0f40 	tst.w	r7, #64	; 0x40
   8b7d0:	f106 0604 	add.w	r6, r6, #4
   8b7d4:	bf14      	ite	ne
   8b7d6:	8004      	strhne	r4, [r0, #0]
   8b7d8:	6004      	streq	r4, [r0, #0]
   8b7da:	e6c5      	b.n	8b568 <_svfiprintf_r+0x52>
   8b7dc:	f047 0710 	orr.w	r7, r7, #16
   8b7e0:	f017 0020 	ands.w	r0, r7, #32
   8b7e4:	d008      	beq.n	8b7f8 <_svfiprintf_r+0x2e2>
   8b7e6:	1df3      	adds	r3, r6, #7
   8b7e8:	f023 0507 	bic.w	r5, r3, #7
   8b7ec:	f105 0608 	add.w	r6, r5, #8
   8b7f0:	e9d5 4500 	ldrd	r4, r5, [r5]
   8b7f4:	2000      	movs	r0, #0
   8b7f6:	e07c      	b.n	8b8f2 <_svfiprintf_r+0x3dc>
   8b7f8:	f017 0110 	ands.w	r1, r7, #16
   8b7fc:	f106 0204 	add.w	r2, r6, #4
   8b800:	d106      	bne.n	8b810 <_svfiprintf_r+0x2fa>
   8b802:	f017 0040 	ands.w	r0, r7, #64	; 0x40
   8b806:	d003      	beq.n	8b810 <_svfiprintf_r+0x2fa>
   8b808:	8834      	ldrh	r4, [r6, #0]
   8b80a:	2500      	movs	r5, #0
   8b80c:	4616      	mov	r6, r2
   8b80e:	e7f1      	b.n	8b7f4 <_svfiprintf_r+0x2de>
   8b810:	6836      	ldr	r6, [r6, #0]
   8b812:	2500      	movs	r5, #0
   8b814:	4634      	mov	r4, r6
   8b816:	4616      	mov	r6, r2
   8b818:	e06b      	b.n	8b8f2 <_svfiprintf_r+0x3dc>
   8b81a:	4b39      	ldr	r3, [pc, #228]	; (8b900 <_svfiprintf_r+0x3ea>)
   8b81c:	2130      	movs	r1, #48	; 0x30
   8b81e:	2278      	movs	r2, #120	; 0x78
   8b820:	6834      	ldr	r4, [r6, #0]
   8b822:	2500      	movs	r5, #0
   8b824:	f047 0702 	orr.w	r7, r7, #2
   8b828:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
   8b82c:	f88d 2029 	strb.w	r2, [sp, #41]	; 0x29
   8b830:	3604      	adds	r6, #4
   8b832:	9305      	str	r3, [sp, #20]
   8b834:	e05c      	b.n	8b8f0 <_svfiprintf_r+0x3da>
   8b836:	4631      	mov	r1, r6
   8b838:	2500      	movs	r5, #0
   8b83a:	f8d1 a000 	ldr.w	sl, [r1]
   8b83e:	3604      	adds	r6, #4
   8b840:	45ac      	cmp	ip, r5
   8b842:	f88d 5027 	strb.w	r5, [sp, #39]	; 0x27
   8b846:	4650      	mov	r0, sl
   8b848:	db11      	blt.n	8b86e <_svfiprintf_r+0x358>
   8b84a:	4662      	mov	r2, ip
   8b84c:	4629      	mov	r1, r5
   8b84e:	f8cd c000 	str.w	ip, [sp]
   8b852:	f7ff fc55 	bl	8b100 <memchr>
   8b856:	f8dd c000 	ldr.w	ip, [sp]
   8b85a:	2800      	cmp	r0, #0
   8b85c:	f000 80d5 	beq.w	8ba0a <_svfiprintf_r+0x4f4>
   8b860:	ebca 0400 	rsb	r4, sl, r0
   8b864:	4564      	cmp	r4, ip
   8b866:	f340 80d2 	ble.w	8ba0e <_svfiprintf_r+0x4f8>
   8b86a:	4664      	mov	r4, ip
   8b86c:	e0cf      	b.n	8ba0e <_svfiprintf_r+0x4f8>
   8b86e:	f7fe fc53 	bl	8a118 <strlen>
   8b872:	4604      	mov	r4, r0
   8b874:	e0cb      	b.n	8ba0e <_svfiprintf_r+0x4f8>
   8b876:	f047 0710 	orr.w	r7, r7, #16
   8b87a:	06bd      	lsls	r5, r7, #26
   8b87c:	d506      	bpl.n	8b88c <_svfiprintf_r+0x376>
   8b87e:	1df0      	adds	r0, r6, #7
   8b880:	f020 0407 	bic.w	r4, r0, #7
   8b884:	f104 0608 	add.w	r6, r4, #8
   8b888:	cc30      	ldmia	r4, {r4, r5}
   8b88a:	e00c      	b.n	8b8a6 <_svfiprintf_r+0x390>
   8b88c:	f017 0f10 	tst.w	r7, #16
   8b890:	f106 0304 	add.w	r3, r6, #4
   8b894:	d103      	bne.n	8b89e <_svfiprintf_r+0x388>
   8b896:	067c      	lsls	r4, r7, #25
   8b898:	d501      	bpl.n	8b89e <_svfiprintf_r+0x388>
   8b89a:	8834      	ldrh	r4, [r6, #0]
   8b89c:	e001      	b.n	8b8a2 <_svfiprintf_r+0x38c>
   8b89e:	6835      	ldr	r5, [r6, #0]
   8b8a0:	462c      	mov	r4, r5
   8b8a2:	2500      	movs	r5, #0
   8b8a4:	461e      	mov	r6, r3
   8b8a6:	2001      	movs	r0, #1
   8b8a8:	e023      	b.n	8b8f2 <_svfiprintf_r+0x3dc>
   8b8aa:	06b8      	lsls	r0, r7, #26
   8b8ac:	d507      	bpl.n	8b8be <_svfiprintf_r+0x3a8>
   8b8ae:	1df4      	adds	r4, r6, #7
   8b8b0:	f024 0107 	bic.w	r1, r4, #7
   8b8b4:	f101 0608 	add.w	r6, r1, #8
   8b8b8:	e9d1 4500 	ldrd	r4, r5, [r1]
   8b8bc:	e00c      	b.n	8b8d8 <_svfiprintf_r+0x3c2>
   8b8be:	f017 0f10 	tst.w	r7, #16
   8b8c2:	f106 0004 	add.w	r0, r6, #4
   8b8c6:	d103      	bne.n	8b8d0 <_svfiprintf_r+0x3ba>
   8b8c8:	0679      	lsls	r1, r7, #25
   8b8ca:	d501      	bpl.n	8b8d0 <_svfiprintf_r+0x3ba>
   8b8cc:	8834      	ldrh	r4, [r6, #0]
   8b8ce:	e001      	b.n	8b8d4 <_svfiprintf_r+0x3be>
   8b8d0:	6836      	ldr	r6, [r6, #0]
   8b8d2:	4634      	mov	r4, r6
   8b8d4:	2500      	movs	r5, #0
   8b8d6:	4606      	mov	r6, r0
   8b8d8:	07fa      	lsls	r2, r7, #31
   8b8da:	d509      	bpl.n	8b8f0 <_svfiprintf_r+0x3da>
   8b8dc:	ea54 0205 	orrs.w	r2, r4, r5
   8b8e0:	d006      	beq.n	8b8f0 <_svfiprintf_r+0x3da>
   8b8e2:	2230      	movs	r2, #48	; 0x30
   8b8e4:	f88d 2028 	strb.w	r2, [sp, #40]	; 0x28
   8b8e8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
   8b8ec:	f047 0702 	orr.w	r7, r7, #2
   8b8f0:	2002      	movs	r0, #2
   8b8f2:	2100      	movs	r1, #0
   8b8f4:	f88d 1027 	strb.w	r1, [sp, #39]	; 0x27
   8b8f8:	e005      	b.n	8b906 <_svfiprintf_r+0x3f0>
   8b8fa:	bf00      	nop
   8b8fc:	0008cf02 	.word	0x0008cf02
   8b900:	0008cf13 	.word	0x0008cf13
   8b904:	2001      	movs	r0, #1
   8b906:	f1bc 0f00 	cmp.w	ip, #0
   8b90a:	bfa8      	it	ge
   8b90c:	f027 0780 	bicge.w	r7, r7, #128	; 0x80
   8b910:	ea54 0105 	orrs.w	r1, r4, r5
   8b914:	d102      	bne.n	8b91c <_svfiprintf_r+0x406>
   8b916:	f1bc 0f00 	cmp.w	ip, #0
   8b91a:	d058      	beq.n	8b9ce <_svfiprintf_r+0x4b8>
   8b91c:	2801      	cmp	r0, #1
   8b91e:	d01d      	beq.n	8b95c <_svfiprintf_r+0x446>
   8b920:	2802      	cmp	r0, #2
   8b922:	f10d 035f 	add.w	r3, sp, #95	; 0x5f
   8b926:	d041      	beq.n	8b9ac <_svfiprintf_r+0x496>
   8b928:	f004 0207 	and.w	r2, r4, #7
   8b92c:	08e4      	lsrs	r4, r4, #3
   8b92e:	ea44 7045 	orr.w	r0, r4, r5, lsl #29
   8b932:	08e9      	lsrs	r1, r5, #3
   8b934:	4604      	mov	r4, r0
   8b936:	460d      	mov	r5, r1
   8b938:	3230      	adds	r2, #48	; 0x30
   8b93a:	ea54 0105 	orrs.w	r1, r4, r5
   8b93e:	469a      	mov	sl, r3
   8b940:	701a      	strb	r2, [r3, #0]
   8b942:	f103 33ff 	add.w	r3, r3, #4294967295
   8b946:	d1ef      	bne.n	8b928 <_svfiprintf_r+0x412>
   8b948:	07f8      	lsls	r0, r7, #31
   8b94a:	4655      	mov	r5, sl
   8b94c:	d54a      	bpl.n	8b9e4 <_svfiprintf_r+0x4ce>
   8b94e:	2a30      	cmp	r2, #48	; 0x30
   8b950:	d048      	beq.n	8b9e4 <_svfiprintf_r+0x4ce>
   8b952:	2230      	movs	r2, #48	; 0x30
   8b954:	469a      	mov	sl, r3
   8b956:	f805 2c01 	strb.w	r2, [r5, #-1]
   8b95a:	e043      	b.n	8b9e4 <_svfiprintf_r+0x4ce>
   8b95c:	2d00      	cmp	r5, #0
   8b95e:	bf08      	it	eq
   8b960:	2c0a      	cmpeq	r4, #10
   8b962:	d203      	bcs.n	8b96c <_svfiprintf_r+0x456>
   8b964:	3430      	adds	r4, #48	; 0x30
   8b966:	f88d 405f 	strb.w	r4, [sp, #95]	; 0x5f
   8b96a:	e036      	b.n	8b9da <_svfiprintf_r+0x4c4>
   8b96c:	f10d 035f 	add.w	r3, sp, #95	; 0x5f
   8b970:	9302      	str	r3, [sp, #8]
   8b972:	4620      	mov	r0, r4
   8b974:	4629      	mov	r1, r5
   8b976:	220a      	movs	r2, #10
   8b978:	2300      	movs	r3, #0
   8b97a:	f8cd c000 	str.w	ip, [sp]
   8b97e:	f000 f9c7 	bl	8bd10 <__aeabi_uldivmod>
   8b982:	9802      	ldr	r0, [sp, #8]
   8b984:	3230      	adds	r2, #48	; 0x30
   8b986:	f800 2901 	strb.w	r2, [r0], #-1
   8b98a:	4629      	mov	r1, r5
   8b98c:	220a      	movs	r2, #10
   8b98e:	2300      	movs	r3, #0
   8b990:	f8dd a008 	ldr.w	sl, [sp, #8]
   8b994:	9002      	str	r0, [sp, #8]
   8b996:	4620      	mov	r0, r4
   8b998:	f000 f9ba 	bl	8bd10 <__aeabi_uldivmod>
   8b99c:	4604      	mov	r4, r0
   8b99e:	460d      	mov	r5, r1
   8b9a0:	ea54 0105 	orrs.w	r1, r4, r5
   8b9a4:	f8dd c000 	ldr.w	ip, [sp]
   8b9a8:	d1e3      	bne.n	8b972 <_svfiprintf_r+0x45c>
   8b9aa:	e01b      	b.n	8b9e4 <_svfiprintf_r+0x4ce>
   8b9ac:	9905      	ldr	r1, [sp, #20]
   8b9ae:	f004 000f 	and.w	r0, r4, #15
   8b9b2:	0924      	lsrs	r4, r4, #4
   8b9b4:	5c0a      	ldrb	r2, [r1, r0]
   8b9b6:	ea44 7005 	orr.w	r0, r4, r5, lsl #28
   8b9ba:	0929      	lsrs	r1, r5, #4
   8b9bc:	4604      	mov	r4, r0
   8b9be:	460d      	mov	r5, r1
   8b9c0:	469a      	mov	sl, r3
   8b9c2:	f803 2901 	strb.w	r2, [r3], #-1
   8b9c6:	ea54 0205 	orrs.w	r2, r4, r5
   8b9ca:	d1ef      	bne.n	8b9ac <_svfiprintf_r+0x496>
   8b9cc:	e00a      	b.n	8b9e4 <_svfiprintf_r+0x4ce>
   8b9ce:	b938      	cbnz	r0, 8b9e0 <_svfiprintf_r+0x4ca>
   8b9d0:	07f9      	lsls	r1, r7, #31
   8b9d2:	d505      	bpl.n	8b9e0 <_svfiprintf_r+0x4ca>
   8b9d4:	2030      	movs	r0, #48	; 0x30
   8b9d6:	f88d 005f 	strb.w	r0, [sp, #95]	; 0x5f
   8b9da:	f10d 0a5f 	add.w	sl, sp, #95	; 0x5f
   8b9de:	e001      	b.n	8b9e4 <_svfiprintf_r+0x4ce>
   8b9e0:	f10d 0a60 	add.w	sl, sp, #96	; 0x60
   8b9e4:	ad18      	add	r5, sp, #96	; 0x60
   8b9e6:	ebca 0405 	rsb	r4, sl, r5
   8b9ea:	4665      	mov	r5, ip
   8b9ec:	e00f      	b.n	8ba0e <_svfiprintf_r+0x4f8>
   8b9ee:	f88d 2027 	strb.w	r2, [sp, #39]	; 0x27
   8b9f2:	2b00      	cmp	r3, #0
   8b9f4:	f000 8176 	beq.w	8bce4 <_svfiprintf_r+0x7ce>
   8b9f8:	2500      	movs	r5, #0
   8b9fa:	f88d 3038 	strb.w	r3, [sp, #56]	; 0x38
   8b9fe:	f88d 5027 	strb.w	r5, [sp, #39]	; 0x27
   8ba02:	2401      	movs	r4, #1
   8ba04:	f10d 0a38 	add.w	sl, sp, #56	; 0x38
   8ba08:	e001      	b.n	8ba0e <_svfiprintf_r+0x4f8>
   8ba0a:	4664      	mov	r4, ip
   8ba0c:	4605      	mov	r5, r0
   8ba0e:	f89d 3027 	ldrb.w	r3, [sp, #39]	; 0x27
   8ba12:	42ac      	cmp	r4, r5
   8ba14:	bfac      	ite	ge
   8ba16:	4621      	movge	r1, r4
   8ba18:	4629      	movlt	r1, r5
   8ba1a:	9102      	str	r1, [sp, #8]
   8ba1c:	b113      	cbz	r3, 8ba24 <_svfiprintf_r+0x50e>
   8ba1e:	9802      	ldr	r0, [sp, #8]
   8ba20:	1c42      	adds	r2, r0, #1
   8ba22:	9202      	str	r2, [sp, #8]
   8ba24:	f017 0102 	ands.w	r1, r7, #2
   8ba28:	9106      	str	r1, [sp, #24]
   8ba2a:	d002      	beq.n	8ba32 <_svfiprintf_r+0x51c>
   8ba2c:	9b02      	ldr	r3, [sp, #8]
   8ba2e:	1c98      	adds	r0, r3, #2
   8ba30:	9002      	str	r0, [sp, #8]
   8ba32:	f017 0284 	ands.w	r2, r7, #132	; 0x84
   8ba36:	9207      	str	r2, [sp, #28]
   8ba38:	d13c      	bne.n	8bab4 <_svfiprintf_r+0x59e>
   8ba3a:	9903      	ldr	r1, [sp, #12]
   8ba3c:	9b02      	ldr	r3, [sp, #8]
   8ba3e:	1acb      	subs	r3, r1, r3
   8ba40:	2b00      	cmp	r3, #0
   8ba42:	dd37      	ble.n	8bab4 <_svfiprintf_r+0x59e>
   8ba44:	48a5      	ldr	r0, [pc, #660]	; (8bcdc <_svfiprintf_r+0x7c6>)
   8ba46:	2b10      	cmp	r3, #16
   8ba48:	f8c8 0000 	str.w	r0, [r8]
   8ba4c:	dd1b      	ble.n	8ba86 <_svfiprintf_r+0x570>
   8ba4e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
   8ba50:	2110      	movs	r1, #16
   8ba52:	980d      	ldr	r0, [sp, #52]	; 0x34
   8ba54:	f8c8 1004 	str.w	r1, [r8, #4]
   8ba58:	1c51      	adds	r1, r2, #1
   8ba5a:	3010      	adds	r0, #16
   8ba5c:	2907      	cmp	r1, #7
   8ba5e:	900d      	str	r0, [sp, #52]	; 0x34
   8ba60:	910c      	str	r1, [sp, #48]	; 0x30
   8ba62:	dc02      	bgt.n	8ba6a <_svfiprintf_r+0x554>
   8ba64:	f108 0808 	add.w	r8, r8, #8
   8ba68:	e00b      	b.n	8ba82 <_svfiprintf_r+0x56c>
   8ba6a:	4658      	mov	r0, fp
   8ba6c:	4649      	mov	r1, r9
   8ba6e:	aa0b      	add	r2, sp, #44	; 0x2c
   8ba70:	9300      	str	r3, [sp, #0]
   8ba72:	f7ff fcd3 	bl	8b41c <__ssprint_r>
   8ba76:	9b00      	ldr	r3, [sp, #0]
   8ba78:	2800      	cmp	r0, #0
   8ba7a:	f040 813a 	bne.w	8bcf2 <_svfiprintf_r+0x7dc>
   8ba7e:	f10d 0860 	add.w	r8, sp, #96	; 0x60
   8ba82:	3b10      	subs	r3, #16
   8ba84:	e7de      	b.n	8ba44 <_svfiprintf_r+0x52e>
   8ba86:	9a0d      	ldr	r2, [sp, #52]	; 0x34
   8ba88:	f8c8 3004 	str.w	r3, [r8, #4]
   8ba8c:	18d1      	adds	r1, r2, r3
   8ba8e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
   8ba90:	910d      	str	r1, [sp, #52]	; 0x34
   8ba92:	1c58      	adds	r0, r3, #1
   8ba94:	2807      	cmp	r0, #7
   8ba96:	900c      	str	r0, [sp, #48]	; 0x30
   8ba98:	dc02      	bgt.n	8baa0 <_svfiprintf_r+0x58a>
   8ba9a:	f108 0808 	add.w	r8, r8, #8
   8ba9e:	e009      	b.n	8bab4 <_svfiprintf_r+0x59e>
   8baa0:	4658      	mov	r0, fp
   8baa2:	4649      	mov	r1, r9
   8baa4:	aa0b      	add	r2, sp, #44	; 0x2c
   8baa6:	f7ff fcb9 	bl	8b41c <__ssprint_r>
   8baaa:	2800      	cmp	r0, #0
   8baac:	f040 8121 	bne.w	8bcf2 <_svfiprintf_r+0x7dc>
   8bab0:	f10d 0860 	add.w	r8, sp, #96	; 0x60
   8bab4:	f89d 2027 	ldrb.w	r2, [sp, #39]	; 0x27
   8bab8:	b1da      	cbz	r2, 8baf2 <_svfiprintf_r+0x5dc>
   8baba:	f10d 0127 	add.w	r1, sp, #39	; 0x27
   8babe:	f8c8 1000 	str.w	r1, [r8]
   8bac2:	990c      	ldr	r1, [sp, #48]	; 0x30
   8bac4:	2301      	movs	r3, #1
   8bac6:	980d      	ldr	r0, [sp, #52]	; 0x34
   8bac8:	f8c8 3004 	str.w	r3, [r8, #4]
   8bacc:	1c4b      	adds	r3, r1, #1
   8bace:	1c42      	adds	r2, r0, #1
   8bad0:	2b07      	cmp	r3, #7
   8bad2:	920d      	str	r2, [sp, #52]	; 0x34
   8bad4:	930c      	str	r3, [sp, #48]	; 0x30
   8bad6:	dc02      	bgt.n	8bade <_svfiprintf_r+0x5c8>
   8bad8:	f108 0808 	add.w	r8, r8, #8
   8badc:	e009      	b.n	8baf2 <_svfiprintf_r+0x5dc>
   8bade:	4658      	mov	r0, fp
   8bae0:	4649      	mov	r1, r9
   8bae2:	aa0b      	add	r2, sp, #44	; 0x2c
   8bae4:	f7ff fc9a 	bl	8b41c <__ssprint_r>
   8bae8:	2800      	cmp	r0, #0
   8baea:	f040 8102 	bne.w	8bcf2 <_svfiprintf_r+0x7dc>
   8baee:	f10d 0860 	add.w	r8, sp, #96	; 0x60
   8baf2:	9806      	ldr	r0, [sp, #24]
   8baf4:	b1d0      	cbz	r0, 8bb2c <_svfiprintf_r+0x616>
   8baf6:	aa0a      	add	r2, sp, #40	; 0x28
   8baf8:	f8c8 2000 	str.w	r2, [r8]
   8bafc:	9a0c      	ldr	r2, [sp, #48]	; 0x30
   8bafe:	2102      	movs	r1, #2
   8bb00:	9b0d      	ldr	r3, [sp, #52]	; 0x34
   8bb02:	f8c8 1004 	str.w	r1, [r8, #4]
   8bb06:	1c51      	adds	r1, r2, #1
   8bb08:	1c98      	adds	r0, r3, #2
   8bb0a:	2907      	cmp	r1, #7
   8bb0c:	900d      	str	r0, [sp, #52]	; 0x34
   8bb0e:	910c      	str	r1, [sp, #48]	; 0x30
   8bb10:	dc02      	bgt.n	8bb18 <_svfiprintf_r+0x602>
   8bb12:	f108 0808 	add.w	r8, r8, #8
   8bb16:	e009      	b.n	8bb2c <_svfiprintf_r+0x616>
   8bb18:	4658      	mov	r0, fp
   8bb1a:	4649      	mov	r1, r9
   8bb1c:	aa0b      	add	r2, sp, #44	; 0x2c
   8bb1e:	f7ff fc7d 	bl	8b41c <__ssprint_r>
   8bb22:	2800      	cmp	r0, #0
   8bb24:	f040 80e5 	bne.w	8bcf2 <_svfiprintf_r+0x7dc>
   8bb28:	f10d 0860 	add.w	r8, sp, #96	; 0x60
   8bb2c:	9b07      	ldr	r3, [sp, #28]
   8bb2e:	2b80      	cmp	r3, #128	; 0x80
   8bb30:	d13c      	bne.n	8bbac <_svfiprintf_r+0x696>
   8bb32:	9803      	ldr	r0, [sp, #12]
   8bb34:	9a02      	ldr	r2, [sp, #8]
   8bb36:	1a83      	subs	r3, r0, r2
   8bb38:	2b00      	cmp	r3, #0
   8bb3a:	dd37      	ble.n	8bbac <_svfiprintf_r+0x696>
   8bb3c:	4968      	ldr	r1, [pc, #416]	; (8bce0 <_svfiprintf_r+0x7ca>)
   8bb3e:	2b10      	cmp	r3, #16
   8bb40:	f8c8 1000 	str.w	r1, [r8]
   8bb44:	dd1b      	ble.n	8bb7e <_svfiprintf_r+0x668>
   8bb46:	980c      	ldr	r0, [sp, #48]	; 0x30
   8bb48:	2210      	movs	r2, #16
   8bb4a:	990d      	ldr	r1, [sp, #52]	; 0x34
   8bb4c:	f8c8 2004 	str.w	r2, [r8, #4]
   8bb50:	1c42      	adds	r2, r0, #1
   8bb52:	3110      	adds	r1, #16
   8bb54:	2a07      	cmp	r2, #7
   8bb56:	910d      	str	r1, [sp, #52]	; 0x34
   8bb58:	920c      	str	r2, [sp, #48]	; 0x30
   8bb5a:	dc02      	bgt.n	8bb62 <_svfiprintf_r+0x64c>
   8bb5c:	f108 0808 	add.w	r8, r8, #8
   8bb60:	e00b      	b.n	8bb7a <_svfiprintf_r+0x664>
   8bb62:	4658      	mov	r0, fp
   8bb64:	4649      	mov	r1, r9
   8bb66:	aa0b      	add	r2, sp, #44	; 0x2c
   8bb68:	9300      	str	r3, [sp, #0]
   8bb6a:	f7ff fc57 	bl	8b41c <__ssprint_r>
   8bb6e:	9b00      	ldr	r3, [sp, #0]
   8bb70:	2800      	cmp	r0, #0
   8bb72:	f040 80be 	bne.w	8bcf2 <_svfiprintf_r+0x7dc>
   8bb76:	f10d 0860 	add.w	r8, sp, #96	; 0x60
   8bb7a:	3b10      	subs	r3, #16
   8bb7c:	e7de      	b.n	8bb3c <_svfiprintf_r+0x626>
   8bb7e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
   8bb80:	980d      	ldr	r0, [sp, #52]	; 0x34
   8bb82:	1c51      	adds	r1, r2, #1
   8bb84:	f8c8 3004 	str.w	r3, [r8, #4]
   8bb88:	2907      	cmp	r1, #7
   8bb8a:	4403      	add	r3, r0
   8bb8c:	930d      	str	r3, [sp, #52]	; 0x34
   8bb8e:	910c      	str	r1, [sp, #48]	; 0x30
   8bb90:	dc02      	bgt.n	8bb98 <_svfiprintf_r+0x682>
   8bb92:	f108 0808 	add.w	r8, r8, #8
   8bb96:	e009      	b.n	8bbac <_svfiprintf_r+0x696>
   8bb98:	4658      	mov	r0, fp
   8bb9a:	4649      	mov	r1, r9
   8bb9c:	aa0b      	add	r2, sp, #44	; 0x2c
   8bb9e:	f7ff fc3d 	bl	8b41c <__ssprint_r>
   8bba2:	2800      	cmp	r0, #0
   8bba4:	f040 80a5 	bne.w	8bcf2 <_svfiprintf_r+0x7dc>
   8bba8:	f10d 0860 	add.w	r8, sp, #96	; 0x60
   8bbac:	1b2d      	subs	r5, r5, r4
   8bbae:	2d00      	cmp	r5, #0
   8bbb0:	dd34      	ble.n	8bc1c <_svfiprintf_r+0x706>
   8bbb2:	484b      	ldr	r0, [pc, #300]	; (8bce0 <_svfiprintf_r+0x7ca>)
   8bbb4:	2d10      	cmp	r5, #16
   8bbb6:	f8c8 0000 	str.w	r0, [r8]
   8bbba:	dd19      	ble.n	8bbf0 <_svfiprintf_r+0x6da>
   8bbbc:	980c      	ldr	r0, [sp, #48]	; 0x30
   8bbbe:	990d      	ldr	r1, [sp, #52]	; 0x34
   8bbc0:	1c43      	adds	r3, r0, #1
   8bbc2:	2210      	movs	r2, #16
   8bbc4:	3110      	adds	r1, #16
   8bbc6:	2b07      	cmp	r3, #7
   8bbc8:	f8c8 2004 	str.w	r2, [r8, #4]
   8bbcc:	910d      	str	r1, [sp, #52]	; 0x34
   8bbce:	930c      	str	r3, [sp, #48]	; 0x30
   8bbd0:	dc02      	bgt.n	8bbd8 <_svfiprintf_r+0x6c2>
   8bbd2:	f108 0808 	add.w	r8, r8, #8
   8bbd6:	e009      	b.n	8bbec <_svfiprintf_r+0x6d6>
   8bbd8:	4658      	mov	r0, fp
   8bbda:	4649      	mov	r1, r9
   8bbdc:	aa0b      	add	r2, sp, #44	; 0x2c
   8bbde:	f7ff fc1d 	bl	8b41c <__ssprint_r>
   8bbe2:	2800      	cmp	r0, #0
   8bbe4:	f040 8085 	bne.w	8bcf2 <_svfiprintf_r+0x7dc>
   8bbe8:	f10d 0860 	add.w	r8, sp, #96	; 0x60
   8bbec:	3d10      	subs	r5, #16
   8bbee:	e7e0      	b.n	8bbb2 <_svfiprintf_r+0x69c>
   8bbf0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
   8bbf2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
   8bbf4:	1c51      	adds	r1, r2, #1
   8bbf6:	f8c8 5004 	str.w	r5, [r8, #4]
   8bbfa:	2907      	cmp	r1, #7
   8bbfc:	441d      	add	r5, r3
   8bbfe:	950d      	str	r5, [sp, #52]	; 0x34
   8bc00:	910c      	str	r1, [sp, #48]	; 0x30
   8bc02:	dc02      	bgt.n	8bc0a <_svfiprintf_r+0x6f4>
   8bc04:	f108 0808 	add.w	r8, r8, #8
   8bc08:	e008      	b.n	8bc1c <_svfiprintf_r+0x706>
   8bc0a:	4658      	mov	r0, fp
   8bc0c:	4649      	mov	r1, r9
   8bc0e:	aa0b      	add	r2, sp, #44	; 0x2c
   8bc10:	f7ff fc04 	bl	8b41c <__ssprint_r>
   8bc14:	2800      	cmp	r0, #0
   8bc16:	d16c      	bne.n	8bcf2 <_svfiprintf_r+0x7dc>
   8bc18:	f10d 0860 	add.w	r8, sp, #96	; 0x60
   8bc1c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
   8bc1e:	980d      	ldr	r0, [sp, #52]	; 0x34
   8bc20:	1c5a      	adds	r2, r3, #1
   8bc22:	f8c8 4004 	str.w	r4, [r8, #4]
   8bc26:	2a07      	cmp	r2, #7
   8bc28:	4404      	add	r4, r0
   8bc2a:	f8c8 a000 	str.w	sl, [r8]
   8bc2e:	940d      	str	r4, [sp, #52]	; 0x34
   8bc30:	920c      	str	r2, [sp, #48]	; 0x30
   8bc32:	dc02      	bgt.n	8bc3a <_svfiprintf_r+0x724>
   8bc34:	f108 0308 	add.w	r3, r8, #8
   8bc38:	e007      	b.n	8bc4a <_svfiprintf_r+0x734>
   8bc3a:	4658      	mov	r0, fp
   8bc3c:	4649      	mov	r1, r9
   8bc3e:	aa0b      	add	r2, sp, #44	; 0x2c
   8bc40:	f7ff fbec 	bl	8b41c <__ssprint_r>
   8bc44:	2800      	cmp	r0, #0
   8bc46:	d154      	bne.n	8bcf2 <_svfiprintf_r+0x7dc>
   8bc48:	ab18      	add	r3, sp, #96	; 0x60
   8bc4a:	077a      	lsls	r2, r7, #29
   8bc4c:	d40b      	bmi.n	8bc66 <_svfiprintf_r+0x750>
   8bc4e:	9804      	ldr	r0, [sp, #16]
   8bc50:	9b02      	ldr	r3, [sp, #8]
   8bc52:	9a03      	ldr	r2, [sp, #12]
   8bc54:	990d      	ldr	r1, [sp, #52]	; 0x34
   8bc56:	4293      	cmp	r3, r2
   8bc58:	bfac      	ite	ge
   8bc5a:	18c0      	addge	r0, r0, r3
   8bc5c:	1880      	addlt	r0, r0, r2
   8bc5e:	9004      	str	r0, [sp, #16]
   8bc60:	2900      	cmp	r1, #0
   8bc62:	d036      	beq.n	8bcd2 <_svfiprintf_r+0x7bc>
   8bc64:	e02f      	b.n	8bcc6 <_svfiprintf_r+0x7b0>
   8bc66:	9c03      	ldr	r4, [sp, #12]
   8bc68:	9902      	ldr	r1, [sp, #8]
   8bc6a:	1a64      	subs	r4, r4, r1
   8bc6c:	2c00      	cmp	r4, #0
   8bc6e:	ddee      	ble.n	8bc4e <_svfiprintf_r+0x738>
   8bc70:	481a      	ldr	r0, [pc, #104]	; (8bcdc <_svfiprintf_r+0x7c6>)
   8bc72:	2c10      	cmp	r4, #16
   8bc74:	6018      	str	r0, [r3, #0]
   8bc76:	dd15      	ble.n	8bca4 <_svfiprintf_r+0x78e>
   8bc78:	990c      	ldr	r1, [sp, #48]	; 0x30
   8bc7a:	2010      	movs	r0, #16
   8bc7c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
   8bc7e:	6058      	str	r0, [r3, #4]
   8bc80:	1c48      	adds	r0, r1, #1
   8bc82:	3210      	adds	r2, #16
   8bc84:	2807      	cmp	r0, #7
   8bc86:	920d      	str	r2, [sp, #52]	; 0x34
   8bc88:	900c      	str	r0, [sp, #48]	; 0x30
   8bc8a:	dc01      	bgt.n	8bc90 <_svfiprintf_r+0x77a>
   8bc8c:	3308      	adds	r3, #8
   8bc8e:	e007      	b.n	8bca0 <_svfiprintf_r+0x78a>
   8bc90:	4658      	mov	r0, fp
   8bc92:	4649      	mov	r1, r9
   8bc94:	aa0b      	add	r2, sp, #44	; 0x2c
   8bc96:	f7ff fbc1 	bl	8b41c <__ssprint_r>
   8bc9a:	2800      	cmp	r0, #0
   8bc9c:	d129      	bne.n	8bcf2 <_svfiprintf_r+0x7dc>
   8bc9e:	ab18      	add	r3, sp, #96	; 0x60
   8bca0:	3c10      	subs	r4, #16
   8bca2:	e7e5      	b.n	8bc70 <_svfiprintf_r+0x75a>
   8bca4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
   8bca6:	605c      	str	r4, [r3, #4]
   8bca8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
   8bcaa:	1c51      	adds	r1, r2, #1
   8bcac:	191c      	adds	r4, r3, r4
   8bcae:	2907      	cmp	r1, #7
   8bcb0:	940d      	str	r4, [sp, #52]	; 0x34
   8bcb2:	910c      	str	r1, [sp, #48]	; 0x30
   8bcb4:	ddcb      	ble.n	8bc4e <_svfiprintf_r+0x738>
   8bcb6:	4658      	mov	r0, fp
   8bcb8:	4649      	mov	r1, r9
   8bcba:	aa0b      	add	r2, sp, #44	; 0x2c
   8bcbc:	f7ff fbae 	bl	8b41c <__ssprint_r>
   8bcc0:	2800      	cmp	r0, #0
   8bcc2:	d0c4      	beq.n	8bc4e <_svfiprintf_r+0x738>
   8bcc4:	e015      	b.n	8bcf2 <_svfiprintf_r+0x7dc>
   8bcc6:	4658      	mov	r0, fp
   8bcc8:	4649      	mov	r1, r9
   8bcca:	aa0b      	add	r2, sp, #44	; 0x2c
   8bccc:	f7ff fba6 	bl	8b41c <__ssprint_r>
   8bcd0:	b978      	cbnz	r0, 8bcf2 <_svfiprintf_r+0x7dc>
   8bcd2:	2500      	movs	r5, #0
   8bcd4:	950c      	str	r5, [sp, #48]	; 0x30
   8bcd6:	f10d 0860 	add.w	r8, sp, #96	; 0x60
   8bcda:	e445      	b.n	8b568 <_svfiprintf_r+0x52>
   8bcdc:	0008cf24 	.word	0x0008cf24
   8bce0:	0008cf34 	.word	0x0008cf34
   8bce4:	980d      	ldr	r0, [sp, #52]	; 0x34
   8bce6:	b120      	cbz	r0, 8bcf2 <_svfiprintf_r+0x7dc>
   8bce8:	4658      	mov	r0, fp
   8bcea:	4649      	mov	r1, r9
   8bcec:	aa0b      	add	r2, sp, #44	; 0x2c
   8bcee:	f7ff fb95 	bl	8b41c <__ssprint_r>
   8bcf2:	f8b9 200c 	ldrh.w	r2, [r9, #12]
   8bcf6:	9b04      	ldr	r3, [sp, #16]
   8bcf8:	f002 0140 	and.w	r1, r2, #64	; 0x40
   8bcfc:	b208      	sxth	r0, r1
   8bcfe:	2800      	cmp	r0, #0
   8bd00:	bf18      	it	ne
   8bd02:	f04f 33ff 	movne.w	r3, #4294967295
   8bd06:	4618      	mov	r0, r3
   8bd08:	b029      	add	sp, #164	; 0xa4
   8bd0a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8bd0e:	bf00      	nop

0008bd10 <__aeabi_uldivmod>:
   8bd10:	b94b      	cbnz	r3, 8bd26 <__aeabi_uldivmod+0x16>
   8bd12:	b942      	cbnz	r2, 8bd26 <__aeabi_uldivmod+0x16>
   8bd14:	2900      	cmp	r1, #0
   8bd16:	bf08      	it	eq
   8bd18:	2800      	cmpeq	r0, #0
   8bd1a:	d002      	beq.n	8bd22 <__aeabi_uldivmod+0x12>
   8bd1c:	f04f 31ff 	mov.w	r1, #4294967295
   8bd20:	4608      	mov	r0, r1
   8bd22:	f000 b83b 	b.w	8bd9c <__aeabi_idiv0>
   8bd26:	b082      	sub	sp, #8
   8bd28:	46ec      	mov	ip, sp
   8bd2a:	e92d 5000 	stmdb	sp!, {ip, lr}
   8bd2e:	f000 f81d 	bl	8bd6c <__gnu_uldivmod_helper>
   8bd32:	f8dd e004 	ldr.w	lr, [sp, #4]
   8bd36:	b002      	add	sp, #8
   8bd38:	bc0c      	pop	{r2, r3}
   8bd3a:	4770      	bx	lr

0008bd3c <__gnu_ldivmod_helper>:
   8bd3c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   8bd40:	4616      	mov	r6, r2
   8bd42:	4698      	mov	r8, r3
   8bd44:	4604      	mov	r4, r0
   8bd46:	460d      	mov	r5, r1
   8bd48:	f000 f82a 	bl	8bda0 <__divdi3>
   8bd4c:	fb06 fc01 	mul.w	ip, r6, r1
   8bd50:	fba6 2300 	umull	r2, r3, r6, r0
   8bd54:	fb00 c708 	mla	r7, r0, r8, ip
   8bd58:	18fb      	adds	r3, r7, r3
   8bd5a:	1aa2      	subs	r2, r4, r2
   8bd5c:	eb65 0303 	sbc.w	r3, r5, r3
   8bd60:	9c06      	ldr	r4, [sp, #24]
   8bd62:	e9c4 2300 	strd	r2, r3, [r4]
   8bd66:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   8bd6a:	bf00      	nop

0008bd6c <__gnu_uldivmod_helper>:
   8bd6c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   8bd70:	4690      	mov	r8, r2
   8bd72:	4606      	mov	r6, r0
   8bd74:	460f      	mov	r7, r1
   8bd76:	461d      	mov	r5, r3
   8bd78:	f000 f970 	bl	8c05c <__udivdi3>
   8bd7c:	fb00 f305 	mul.w	r3, r0, r5
   8bd80:	fba0 4508 	umull	r4, r5, r0, r8
   8bd84:	fb08 3801 	mla	r8, r8, r1, r3
   8bd88:	9b06      	ldr	r3, [sp, #24]
   8bd8a:	4445      	add	r5, r8
   8bd8c:	1b34      	subs	r4, r6, r4
   8bd8e:	eb67 0505 	sbc.w	r5, r7, r5
   8bd92:	e9c3 4500 	strd	r4, r5, [r3]
   8bd96:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   8bd9a:	bf00      	nop

0008bd9c <__aeabi_idiv0>:
   8bd9c:	4770      	bx	lr
   8bd9e:	bf00      	nop

0008bda0 <__divdi3>:
   8bda0:	2900      	cmp	r1, #0
   8bda2:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   8bda6:	461d      	mov	r5, r3
   8bda8:	f2c0 809d 	blt.w	8bee6 <__divdi3+0x146>
   8bdac:	2400      	movs	r4, #0
   8bdae:	2d00      	cmp	r5, #0
   8bdb0:	f2c0 8094 	blt.w	8bedc <__divdi3+0x13c>
   8bdb4:	4680      	mov	r8, r0
   8bdb6:	460f      	mov	r7, r1
   8bdb8:	4694      	mov	ip, r2
   8bdba:	461e      	mov	r6, r3
   8bdbc:	bbe3      	cbnz	r3, 8be38 <__divdi3+0x98>
   8bdbe:	428a      	cmp	r2, r1
   8bdc0:	d955      	bls.n	8be6e <__divdi3+0xce>
   8bdc2:	fab2 f782 	clz	r7, r2
   8bdc6:	b147      	cbz	r7, 8bdda <__divdi3+0x3a>
   8bdc8:	f1c7 0520 	rsb	r5, r7, #32
   8bdcc:	fa20 f605 	lsr.w	r6, r0, r5
   8bdd0:	fa01 f107 	lsl.w	r1, r1, r7
   8bdd4:	40ba      	lsls	r2, r7
   8bdd6:	40b8      	lsls	r0, r7
   8bdd8:	4331      	orrs	r1, r6
   8bdda:	0c17      	lsrs	r7, r2, #16
   8bddc:	fbb1 f6f7 	udiv	r6, r1, r7
   8bde0:	fa1f fc82 	uxth.w	ip, r2
   8bde4:	fb07 1116 	mls	r1, r7, r6, r1
   8bde8:	fb0c f506 	mul.w	r5, ip, r6
   8bdec:	0c03      	lsrs	r3, r0, #16
   8bdee:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
   8bdf2:	429d      	cmp	r5, r3
   8bdf4:	d908      	bls.n	8be08 <__divdi3+0x68>
   8bdf6:	1e71      	subs	r1, r6, #1
   8bdf8:	189b      	adds	r3, r3, r2
   8bdfa:	f080 8113 	bcs.w	8c024 <__divdi3+0x284>
   8bdfe:	429d      	cmp	r5, r3
   8be00:	f240 8110 	bls.w	8c024 <__divdi3+0x284>
   8be04:	3e02      	subs	r6, #2
   8be06:	189b      	adds	r3, r3, r2
   8be08:	1b59      	subs	r1, r3, r5
   8be0a:	fbb1 f5f7 	udiv	r5, r1, r7
   8be0e:	fb07 1315 	mls	r3, r7, r5, r1
   8be12:	fb0c fc05 	mul.w	ip, ip, r5
   8be16:	b280      	uxth	r0, r0
   8be18:	ea40 4103 	orr.w	r1, r0, r3, lsl #16
   8be1c:	458c      	cmp	ip, r1
   8be1e:	d907      	bls.n	8be30 <__divdi3+0x90>
   8be20:	1e6b      	subs	r3, r5, #1
   8be22:	188a      	adds	r2, r1, r2
   8be24:	f080 8100 	bcs.w	8c028 <__divdi3+0x288>
   8be28:	4594      	cmp	ip, r2
   8be2a:	f240 80fd 	bls.w	8c028 <__divdi3+0x288>
   8be2e:	3d02      	subs	r5, #2
   8be30:	ea45 4106 	orr.w	r1, r5, r6, lsl #16
   8be34:	2500      	movs	r5, #0
   8be36:	e003      	b.n	8be40 <__divdi3+0xa0>
   8be38:	428b      	cmp	r3, r1
   8be3a:	d90c      	bls.n	8be56 <__divdi3+0xb6>
   8be3c:	2500      	movs	r5, #0
   8be3e:	4629      	mov	r1, r5
   8be40:	460a      	mov	r2, r1
   8be42:	462b      	mov	r3, r5
   8be44:	b114      	cbz	r4, 8be4c <__divdi3+0xac>
   8be46:	4252      	negs	r2, r2
   8be48:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
   8be4c:	4610      	mov	r0, r2
   8be4e:	4619      	mov	r1, r3
   8be50:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   8be54:	4770      	bx	lr
   8be56:	fab3 f583 	clz	r5, r3
   8be5a:	2d00      	cmp	r5, #0
   8be5c:	f040 8087 	bne.w	8bf6e <__divdi3+0x1ce>
   8be60:	428b      	cmp	r3, r1
   8be62:	d301      	bcc.n	8be68 <__divdi3+0xc8>
   8be64:	4282      	cmp	r2, r0
   8be66:	d8ea      	bhi.n	8be3e <__divdi3+0x9e>
   8be68:	2500      	movs	r5, #0
   8be6a:	2101      	movs	r1, #1
   8be6c:	e7e8      	b.n	8be40 <__divdi3+0xa0>
   8be6e:	b912      	cbnz	r2, 8be76 <__divdi3+0xd6>
   8be70:	2601      	movs	r6, #1
   8be72:	fbb6 f2f2 	udiv	r2, r6, r2
   8be76:	fab2 f682 	clz	r6, r2
   8be7a:	2e00      	cmp	r6, #0
   8be7c:	d139      	bne.n	8bef2 <__divdi3+0x152>
   8be7e:	1a8e      	subs	r6, r1, r2
   8be80:	0c13      	lsrs	r3, r2, #16
   8be82:	fa1f fc82 	uxth.w	ip, r2
   8be86:	2501      	movs	r5, #1
   8be88:	fbb6 f7f3 	udiv	r7, r6, r3
   8be8c:	fb03 6117 	mls	r1, r3, r7, r6
   8be90:	fb0c f807 	mul.w	r8, ip, r7
   8be94:	ea4f 4910 	mov.w	r9, r0, lsr #16
   8be98:	ea49 4601 	orr.w	r6, r9, r1, lsl #16
   8be9c:	45b0      	cmp	r8, r6
   8be9e:	d906      	bls.n	8beae <__divdi3+0x10e>
   8bea0:	1e79      	subs	r1, r7, #1
   8bea2:	18b6      	adds	r6, r6, r2
   8bea4:	d202      	bcs.n	8beac <__divdi3+0x10c>
   8bea6:	45b0      	cmp	r8, r6
   8bea8:	f200 80d3 	bhi.w	8c052 <__divdi3+0x2b2>
   8beac:	460f      	mov	r7, r1
   8beae:	ebc8 0606 	rsb	r6, r8, r6
   8beb2:	fbb6 f1f3 	udiv	r1, r6, r3
   8beb6:	fb03 6311 	mls	r3, r3, r1, r6
   8beba:	fb0c fc01 	mul.w	ip, ip, r1
   8bebe:	b280      	uxth	r0, r0
   8bec0:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
   8bec4:	459c      	cmp	ip, r3
   8bec6:	d906      	bls.n	8bed6 <__divdi3+0x136>
   8bec8:	1e4e      	subs	r6, r1, #1
   8beca:	189a      	adds	r2, r3, r2
   8becc:	d202      	bcs.n	8bed4 <__divdi3+0x134>
   8bece:	4594      	cmp	ip, r2
   8bed0:	f200 80c2 	bhi.w	8c058 <__divdi3+0x2b8>
   8bed4:	4631      	mov	r1, r6
   8bed6:	ea41 4107 	orr.w	r1, r1, r7, lsl #16
   8beda:	e7b1      	b.n	8be40 <__divdi3+0xa0>
   8bedc:	43e4      	mvns	r4, r4
   8bede:	4252      	negs	r2, r2
   8bee0:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
   8bee4:	e766      	b.n	8bdb4 <__divdi3+0x14>
   8bee6:	4240      	negs	r0, r0
   8bee8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   8beec:	f04f 34ff 	mov.w	r4, #4294967295
   8bef0:	e75d      	b.n	8bdae <__divdi3+0xe>
   8bef2:	40b2      	lsls	r2, r6
   8bef4:	f1c6 0920 	rsb	r9, r6, #32
   8bef8:	fa21 f709 	lsr.w	r7, r1, r9
   8befc:	fa20 f909 	lsr.w	r9, r0, r9
   8bf00:	fa01 f106 	lsl.w	r1, r1, r6
   8bf04:	0c13      	lsrs	r3, r2, #16
   8bf06:	fbb7 f8f3 	udiv	r8, r7, r3
   8bf0a:	fa1f fc82 	uxth.w	ip, r2
   8bf0e:	fb03 7718 	mls	r7, r3, r8, r7
   8bf12:	fb0c f508 	mul.w	r5, ip, r8
   8bf16:	ea49 0901 	orr.w	r9, r9, r1
   8bf1a:	ea4f 4119 	mov.w	r1, r9, lsr #16
   8bf1e:	ea41 4707 	orr.w	r7, r1, r7, lsl #16
   8bf22:	40b0      	lsls	r0, r6
   8bf24:	42bd      	cmp	r5, r7
   8bf26:	d90a      	bls.n	8bf3e <__divdi3+0x19e>
   8bf28:	18bf      	adds	r7, r7, r2
   8bf2a:	f108 36ff 	add.w	r6, r8, #4294967295
   8bf2e:	f080 808e 	bcs.w	8c04e <__divdi3+0x2ae>
   8bf32:	42bd      	cmp	r5, r7
   8bf34:	f240 808b 	bls.w	8c04e <__divdi3+0x2ae>
   8bf38:	f1a8 0802 	sub.w	r8, r8, #2
   8bf3c:	18bf      	adds	r7, r7, r2
   8bf3e:	1b79      	subs	r1, r7, r5
   8bf40:	fbb1 f5f3 	udiv	r5, r1, r3
   8bf44:	fb03 1715 	mls	r7, r3, r5, r1
   8bf48:	fb0c f605 	mul.w	r6, ip, r5
   8bf4c:	fa1f f989 	uxth.w	r9, r9
   8bf50:	ea49 4107 	orr.w	r1, r9, r7, lsl #16
   8bf54:	428e      	cmp	r6, r1
   8bf56:	d906      	bls.n	8bf66 <__divdi3+0x1c6>
   8bf58:	1e6f      	subs	r7, r5, #1
   8bf5a:	1889      	adds	r1, r1, r2
   8bf5c:	d271      	bcs.n	8c042 <__divdi3+0x2a2>
   8bf5e:	428e      	cmp	r6, r1
   8bf60:	d96f      	bls.n	8c042 <__divdi3+0x2a2>
   8bf62:	3d02      	subs	r5, #2
   8bf64:	1889      	adds	r1, r1, r2
   8bf66:	1b8e      	subs	r6, r1, r6
   8bf68:	ea45 4508 	orr.w	r5, r5, r8, lsl #16
   8bf6c:	e78c      	b.n	8be88 <__divdi3+0xe8>
   8bf6e:	f1c5 0120 	rsb	r1, r5, #32
   8bf72:	fa22 f301 	lsr.w	r3, r2, r1
   8bf76:	fa06 f605 	lsl.w	r6, r6, r5
   8bf7a:	fa27 f201 	lsr.w	r2, r7, r1
   8bf7e:	fa07 f705 	lsl.w	r7, r7, r5
   8bf82:	fa20 f101 	lsr.w	r1, r0, r1
   8bf86:	431e      	orrs	r6, r3
   8bf88:	ea4f 4916 	mov.w	r9, r6, lsr #16
   8bf8c:	fbb2 f8f9 	udiv	r8, r2, r9
   8bf90:	fa1f fa86 	uxth.w	sl, r6
   8bf94:	fb09 2218 	mls	r2, r9, r8, r2
   8bf98:	fb0a fb08 	mul.w	fp, sl, r8
   8bf9c:	430f      	orrs	r7, r1
   8bf9e:	0c3b      	lsrs	r3, r7, #16
   8bfa0:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
   8bfa4:	4593      	cmp	fp, r2
   8bfa6:	fa0c fc05 	lsl.w	ip, ip, r5
   8bfaa:	d908      	bls.n	8bfbe <__divdi3+0x21e>
   8bfac:	1992      	adds	r2, r2, r6
   8bfae:	f108 31ff 	add.w	r1, r8, #4294967295
   8bfb2:	d24a      	bcs.n	8c04a <__divdi3+0x2aa>
   8bfb4:	4593      	cmp	fp, r2
   8bfb6:	d948      	bls.n	8c04a <__divdi3+0x2aa>
   8bfb8:	f1a8 0802 	sub.w	r8, r8, #2
   8bfbc:	1992      	adds	r2, r2, r6
   8bfbe:	ebcb 0302 	rsb	r3, fp, r2
   8bfc2:	fbb3 f1f9 	udiv	r1, r3, r9
   8bfc6:	fb09 3211 	mls	r2, r9, r1, r3
   8bfca:	fb0a fa01 	mul.w	sl, sl, r1
   8bfce:	b2bf      	uxth	r7, r7
   8bfd0:	ea47 4302 	orr.w	r3, r7, r2, lsl #16
   8bfd4:	459a      	cmp	sl, r3
   8bfd6:	d906      	bls.n	8bfe6 <__divdi3+0x246>
   8bfd8:	1e4a      	subs	r2, r1, #1
   8bfda:	199b      	adds	r3, r3, r6
   8bfdc:	d233      	bcs.n	8c046 <__divdi3+0x2a6>
   8bfde:	459a      	cmp	sl, r3
   8bfe0:	d931      	bls.n	8c046 <__divdi3+0x2a6>
   8bfe2:	3902      	subs	r1, #2
   8bfe4:	199b      	adds	r3, r3, r6
   8bfe6:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
   8bfea:	0c0f      	lsrs	r7, r1, #16
   8bfec:	fa1f f88c 	uxth.w	r8, ip
   8bff0:	fb08 f607 	mul.w	r6, r8, r7
   8bff4:	b28a      	uxth	r2, r1
   8bff6:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
   8bffa:	fb08 f802 	mul.w	r8, r8, r2
   8bffe:	fb0c 6202 	mla	r2, ip, r2, r6
   8c002:	fb0c fc07 	mul.w	ip, ip, r7
   8c006:	eb02 4218 	add.w	r2, r2, r8, lsr #16
   8c00a:	4296      	cmp	r6, r2
   8c00c:	bf88      	it	hi
   8c00e:	f50c 3c80 	addhi.w	ip, ip, #65536	; 0x10000
   8c012:	ebca 0303 	rsb	r3, sl, r3
   8c016:	eb0c 4c12 	add.w	ip, ip, r2, lsr #16
   8c01a:	4563      	cmp	r3, ip
   8c01c:	d30e      	bcc.n	8c03c <__divdi3+0x29c>
   8c01e:	d005      	beq.n	8c02c <__divdi3+0x28c>
   8c020:	2500      	movs	r5, #0
   8c022:	e70d      	b.n	8be40 <__divdi3+0xa0>
   8c024:	460e      	mov	r6, r1
   8c026:	e6ef      	b.n	8be08 <__divdi3+0x68>
   8c028:	461d      	mov	r5, r3
   8c02a:	e701      	b.n	8be30 <__divdi3+0x90>
   8c02c:	fa00 f005 	lsl.w	r0, r0, r5
   8c030:	fa1f f888 	uxth.w	r8, r8
   8c034:	eb08 4502 	add.w	r5, r8, r2, lsl #16
   8c038:	42a8      	cmp	r0, r5
   8c03a:	d2f1      	bcs.n	8c020 <__divdi3+0x280>
   8c03c:	3901      	subs	r1, #1
   8c03e:	2500      	movs	r5, #0
   8c040:	e6fe      	b.n	8be40 <__divdi3+0xa0>
   8c042:	463d      	mov	r5, r7
   8c044:	e78f      	b.n	8bf66 <__divdi3+0x1c6>
   8c046:	4611      	mov	r1, r2
   8c048:	e7cd      	b.n	8bfe6 <__divdi3+0x246>
   8c04a:	4688      	mov	r8, r1
   8c04c:	e7b7      	b.n	8bfbe <__divdi3+0x21e>
   8c04e:	46b0      	mov	r8, r6
   8c050:	e775      	b.n	8bf3e <__divdi3+0x19e>
   8c052:	3f02      	subs	r7, #2
   8c054:	18b6      	adds	r6, r6, r2
   8c056:	e72a      	b.n	8beae <__divdi3+0x10e>
   8c058:	3902      	subs	r1, #2
   8c05a:	e73c      	b.n	8bed6 <__divdi3+0x136>

0008c05c <__udivdi3>:
   8c05c:	e92d 07f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl}
   8c060:	4614      	mov	r4, r2
   8c062:	4605      	mov	r5, r0
   8c064:	460e      	mov	r6, r1
   8c066:	2b00      	cmp	r3, #0
   8c068:	d13d      	bne.n	8c0e6 <__udivdi3+0x8a>
   8c06a:	428a      	cmp	r2, r1
   8c06c:	d949      	bls.n	8c102 <__udivdi3+0xa6>
   8c06e:	fab2 f782 	clz	r7, r2
   8c072:	b147      	cbz	r7, 8c086 <__udivdi3+0x2a>
   8c074:	f1c7 0120 	rsb	r1, r7, #32
   8c078:	fa20 f201 	lsr.w	r2, r0, r1
   8c07c:	fa06 f607 	lsl.w	r6, r6, r7
   8c080:	40bc      	lsls	r4, r7
   8c082:	40bd      	lsls	r5, r7
   8c084:	4316      	orrs	r6, r2
   8c086:	0c22      	lsrs	r2, r4, #16
   8c088:	fbb6 f0f2 	udiv	r0, r6, r2
   8c08c:	b2a1      	uxth	r1, r4
   8c08e:	fb02 6610 	mls	r6, r2, r0, r6
   8c092:	fb01 f300 	mul.w	r3, r1, r0
   8c096:	0c2f      	lsrs	r7, r5, #16
   8c098:	ea47 4606 	orr.w	r6, r7, r6, lsl #16
   8c09c:	42b3      	cmp	r3, r6
   8c09e:	d908      	bls.n	8c0b2 <__udivdi3+0x56>
   8c0a0:	1e47      	subs	r7, r0, #1
   8c0a2:	1936      	adds	r6, r6, r4
   8c0a4:	f080 80fa 	bcs.w	8c29c <__udivdi3+0x240>
   8c0a8:	42b3      	cmp	r3, r6
   8c0aa:	f240 80f7 	bls.w	8c29c <__udivdi3+0x240>
   8c0ae:	3802      	subs	r0, #2
   8c0b0:	1936      	adds	r6, r6, r4
   8c0b2:	1af6      	subs	r6, r6, r3
   8c0b4:	fbb6 f3f2 	udiv	r3, r6, r2
   8c0b8:	fb02 6213 	mls	r2, r2, r3, r6
   8c0bc:	fb01 f103 	mul.w	r1, r1, r3
   8c0c0:	b2ad      	uxth	r5, r5
   8c0c2:	ea45 4202 	orr.w	r2, r5, r2, lsl #16
   8c0c6:	4291      	cmp	r1, r2
   8c0c8:	d907      	bls.n	8c0da <__udivdi3+0x7e>
   8c0ca:	1e5e      	subs	r6, r3, #1
   8c0cc:	1912      	adds	r2, r2, r4
   8c0ce:	f080 80e7 	bcs.w	8c2a0 <__udivdi3+0x244>
   8c0d2:	4291      	cmp	r1, r2
   8c0d4:	f240 80e4 	bls.w	8c2a0 <__udivdi3+0x244>
   8c0d8:	3b02      	subs	r3, #2
   8c0da:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
   8c0de:	2100      	movs	r1, #0
   8c0e0:	e8bd 07f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl}
   8c0e4:	4770      	bx	lr
   8c0e6:	428b      	cmp	r3, r1
   8c0e8:	d843      	bhi.n	8c172 <__udivdi3+0x116>
   8c0ea:	fab3 f483 	clz	r4, r3
   8c0ee:	2c00      	cmp	r4, #0
   8c0f0:	d142      	bne.n	8c178 <__udivdi3+0x11c>
   8c0f2:	428b      	cmp	r3, r1
   8c0f4:	d302      	bcc.n	8c0fc <__udivdi3+0xa0>
   8c0f6:	4282      	cmp	r2, r0
   8c0f8:	f200 80e1 	bhi.w	8c2be <__udivdi3+0x262>
   8c0fc:	2100      	movs	r1, #0
   8c0fe:	2001      	movs	r0, #1
   8c100:	e7ee      	b.n	8c0e0 <__udivdi3+0x84>
   8c102:	b912      	cbnz	r2, 8c10a <__udivdi3+0xae>
   8c104:	2701      	movs	r7, #1
   8c106:	fbb7 f4f2 	udiv	r4, r7, r2
   8c10a:	fab4 f284 	clz	r2, r4
   8c10e:	2a00      	cmp	r2, #0
   8c110:	f040 8089 	bne.w	8c226 <__udivdi3+0x1ca>
   8c114:	1b0a      	subs	r2, r1, r4
   8c116:	0c23      	lsrs	r3, r4, #16
   8c118:	b2a7      	uxth	r7, r4
   8c11a:	2101      	movs	r1, #1
   8c11c:	fbb2 f6f3 	udiv	r6, r2, r3
   8c120:	fb03 2216 	mls	r2, r3, r6, r2
   8c124:	fb07 f006 	mul.w	r0, r7, r6
   8c128:	ea4f 4c15 	mov.w	ip, r5, lsr #16
   8c12c:	ea4c 4202 	orr.w	r2, ip, r2, lsl #16
   8c130:	4290      	cmp	r0, r2
   8c132:	d907      	bls.n	8c144 <__udivdi3+0xe8>
   8c134:	1912      	adds	r2, r2, r4
   8c136:	f106 3cff 	add.w	ip, r6, #4294967295
   8c13a:	d202      	bcs.n	8c142 <__udivdi3+0xe6>
   8c13c:	4290      	cmp	r0, r2
   8c13e:	f200 80d0 	bhi.w	8c2e2 <__udivdi3+0x286>
   8c142:	4666      	mov	r6, ip
   8c144:	1a12      	subs	r2, r2, r0
   8c146:	fbb2 f0f3 	udiv	r0, r2, r3
   8c14a:	fb03 2310 	mls	r3, r3, r0, r2
   8c14e:	fb07 f700 	mul.w	r7, r7, r0
   8c152:	b2ad      	uxth	r5, r5
   8c154:	ea45 4303 	orr.w	r3, r5, r3, lsl #16
   8c158:	429f      	cmp	r7, r3
   8c15a:	d907      	bls.n	8c16c <__udivdi3+0x110>
   8c15c:	1e42      	subs	r2, r0, #1
   8c15e:	191b      	adds	r3, r3, r4
   8c160:	f080 80a0 	bcs.w	8c2a4 <__udivdi3+0x248>
   8c164:	429f      	cmp	r7, r3
   8c166:	f240 809d 	bls.w	8c2a4 <__udivdi3+0x248>
   8c16a:	3802      	subs	r0, #2
   8c16c:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
   8c170:	e7b6      	b.n	8c0e0 <__udivdi3+0x84>
   8c172:	2100      	movs	r1, #0
   8c174:	4608      	mov	r0, r1
   8c176:	e7b3      	b.n	8c0e0 <__udivdi3+0x84>
   8c178:	f1c4 0620 	rsb	r6, r4, #32
   8c17c:	fa22 f706 	lsr.w	r7, r2, r6
   8c180:	fa03 f304 	lsl.w	r3, r3, r4
   8c184:	fa21 f506 	lsr.w	r5, r1, r6
   8c188:	fa01 f104 	lsl.w	r1, r1, r4
   8c18c:	fa20 f606 	lsr.w	r6, r0, r6
   8c190:	433b      	orrs	r3, r7
   8c192:	ea4f 4c13 	mov.w	ip, r3, lsr #16
   8c196:	fbb5 f7fc 	udiv	r7, r5, ip
   8c19a:	fa1f f883 	uxth.w	r8, r3
   8c19e:	fb0c 5517 	mls	r5, ip, r7, r5
   8c1a2:	fb08 f907 	mul.w	r9, r8, r7
   8c1a6:	ea46 0a01 	orr.w	sl, r6, r1
   8c1aa:	ea4f 411a 	mov.w	r1, sl, lsr #16
   8c1ae:	ea41 4505 	orr.w	r5, r1, r5, lsl #16
   8c1b2:	45a9      	cmp	r9, r5
   8c1b4:	fa02 f204 	lsl.w	r2, r2, r4
   8c1b8:	d904      	bls.n	8c1c4 <__udivdi3+0x168>
   8c1ba:	1e7e      	subs	r6, r7, #1
   8c1bc:	18ed      	adds	r5, r5, r3
   8c1be:	f0c0 8081 	bcc.w	8c2c4 <__udivdi3+0x268>
   8c1c2:	4637      	mov	r7, r6
   8c1c4:	ebc9 0105 	rsb	r1, r9, r5
   8c1c8:	fbb1 f6fc 	udiv	r6, r1, ip
   8c1cc:	fb0c 1516 	mls	r5, ip, r6, r1
   8c1d0:	fb08 f806 	mul.w	r8, r8, r6
   8c1d4:	fa1f fa8a 	uxth.w	sl, sl
   8c1d8:	ea4a 4105 	orr.w	r1, sl, r5, lsl #16
   8c1dc:	4588      	cmp	r8, r1
   8c1de:	d903      	bls.n	8c1e8 <__udivdi3+0x18c>
   8c1e0:	1e75      	subs	r5, r6, #1
   8c1e2:	18c9      	adds	r1, r1, r3
   8c1e4:	d374      	bcc.n	8c2d0 <__udivdi3+0x274>
   8c1e6:	462e      	mov	r6, r5
   8c1e8:	ea46 4607 	orr.w	r6, r6, r7, lsl #16
   8c1ec:	0c37      	lsrs	r7, r6, #16
   8c1ee:	fa1f fc82 	uxth.w	ip, r2
   8c1f2:	fb0c f507 	mul.w	r5, ip, r7
   8c1f6:	0c12      	lsrs	r2, r2, #16
   8c1f8:	b2b3      	uxth	r3, r6
   8c1fa:	fb0c fc03 	mul.w	ip, ip, r3
   8c1fe:	fb02 5303 	mla	r3, r2, r3, r5
   8c202:	fb02 f207 	mul.w	r2, r2, r7
   8c206:	eb03 431c 	add.w	r3, r3, ip, lsr #16
   8c20a:	429d      	cmp	r5, r3
   8c20c:	bf88      	it	hi
   8c20e:	f502 3280 	addhi.w	r2, r2, #65536	; 0x10000
   8c212:	ebc8 0101 	rsb	r1, r8, r1
   8c216:	eb02 4213 	add.w	r2, r2, r3, lsr #16
   8c21a:	4291      	cmp	r1, r2
   8c21c:	d34c      	bcc.n	8c2b8 <__udivdi3+0x25c>
   8c21e:	d043      	beq.n	8c2a8 <__udivdi3+0x24c>
   8c220:	4630      	mov	r0, r6
   8c222:	2100      	movs	r1, #0
   8c224:	e75c      	b.n	8c0e0 <__udivdi3+0x84>
   8c226:	4094      	lsls	r4, r2
   8c228:	f1c2 0520 	rsb	r5, r2, #32
   8c22c:	fa21 f605 	lsr.w	r6, r1, r5
   8c230:	fa20 f505 	lsr.w	r5, r0, r5
   8c234:	fa01 f102 	lsl.w	r1, r1, r2
   8c238:	0c23      	lsrs	r3, r4, #16
   8c23a:	fbb6 fcf3 	udiv	ip, r6, r3
   8c23e:	b2a7      	uxth	r7, r4
   8c240:	fb03 661c 	mls	r6, r3, ip, r6
   8c244:	fb07 f80c 	mul.w	r8, r7, ip
   8c248:	4329      	orrs	r1, r5
   8c24a:	0c0d      	lsrs	r5, r1, #16
   8c24c:	ea45 4606 	orr.w	r6, r5, r6, lsl #16
   8c250:	45b0      	cmp	r8, r6
   8c252:	fa00 f502 	lsl.w	r5, r0, r2
   8c256:	d908      	bls.n	8c26a <__udivdi3+0x20e>
   8c258:	1936      	adds	r6, r6, r4
   8c25a:	f10c 30ff 	add.w	r0, ip, #4294967295
   8c25e:	d23e      	bcs.n	8c2de <__udivdi3+0x282>
   8c260:	45b0      	cmp	r8, r6
   8c262:	d93c      	bls.n	8c2de <__udivdi3+0x282>
   8c264:	f1ac 0c02 	sub.w	ip, ip, #2
   8c268:	1936      	adds	r6, r6, r4
   8c26a:	ebc8 0206 	rsb	r2, r8, r6
   8c26e:	fbb2 f0f3 	udiv	r0, r2, r3
   8c272:	fb03 2610 	mls	r6, r3, r0, r2
   8c276:	fb07 f800 	mul.w	r8, r7, r0
   8c27a:	b289      	uxth	r1, r1
   8c27c:	ea41 4206 	orr.w	r2, r1, r6, lsl #16
   8c280:	4590      	cmp	r8, r2
   8c282:	d906      	bls.n	8c292 <__udivdi3+0x236>
   8c284:	1e46      	subs	r6, r0, #1
   8c286:	1912      	adds	r2, r2, r4
   8c288:	d227      	bcs.n	8c2da <__udivdi3+0x27e>
   8c28a:	4590      	cmp	r8, r2
   8c28c:	d925      	bls.n	8c2da <__udivdi3+0x27e>
   8c28e:	3802      	subs	r0, #2
   8c290:	1912      	adds	r2, r2, r4
   8c292:	ebc8 0202 	rsb	r2, r8, r2
   8c296:	ea40 410c 	orr.w	r1, r0, ip, lsl #16
   8c29a:	e73f      	b.n	8c11c <__udivdi3+0xc0>
   8c29c:	4638      	mov	r0, r7
   8c29e:	e708      	b.n	8c0b2 <__udivdi3+0x56>
   8c2a0:	4633      	mov	r3, r6
   8c2a2:	e71a      	b.n	8c0da <__udivdi3+0x7e>
   8c2a4:	4610      	mov	r0, r2
   8c2a6:	e761      	b.n	8c16c <__udivdi3+0x110>
   8c2a8:	fa00 f004 	lsl.w	r0, r0, r4
   8c2ac:	fa1f fc8c 	uxth.w	ip, ip
   8c2b0:	eb0c 4303 	add.w	r3, ip, r3, lsl #16
   8c2b4:	4298      	cmp	r0, r3
   8c2b6:	d2b3      	bcs.n	8c220 <__udivdi3+0x1c4>
   8c2b8:	1e70      	subs	r0, r6, #1
   8c2ba:	2100      	movs	r1, #0
   8c2bc:	e710      	b.n	8c0e0 <__udivdi3+0x84>
   8c2be:	4621      	mov	r1, r4
   8c2c0:	4620      	mov	r0, r4
   8c2c2:	e70d      	b.n	8c0e0 <__udivdi3+0x84>
   8c2c4:	45a9      	cmp	r9, r5
   8c2c6:	f67f af7c 	bls.w	8c1c2 <__udivdi3+0x166>
   8c2ca:	3f02      	subs	r7, #2
   8c2cc:	18ed      	adds	r5, r5, r3
   8c2ce:	e779      	b.n	8c1c4 <__udivdi3+0x168>
   8c2d0:	4588      	cmp	r8, r1
   8c2d2:	d988      	bls.n	8c1e6 <__udivdi3+0x18a>
   8c2d4:	3e02      	subs	r6, #2
   8c2d6:	18c9      	adds	r1, r1, r3
   8c2d8:	e786      	b.n	8c1e8 <__udivdi3+0x18c>
   8c2da:	4630      	mov	r0, r6
   8c2dc:	e7d9      	b.n	8c292 <__udivdi3+0x236>
   8c2de:	4684      	mov	ip, r0
   8c2e0:	e7c3      	b.n	8c26a <__udivdi3+0x20e>
   8c2e2:	3e02      	subs	r6, #2
   8c2e4:	1912      	adds	r2, r2, r4
   8c2e6:	e72d      	b.n	8c144 <__udivdi3+0xe8>

0008c2e8 <sd_trans_multipliers>:
   8c2e8:	0000 0000 000a 0000 000c 0000 000d 0000     ................
   8c2f8:	000f 0000 0014 0000 0019 0000 001e 0000     ................
   8c308:	0023 0000 0028 0000 002d 0000 0032 0000     #...(...-...2...
   8c318:	0037 0000 003c 0000 0046 0000 0050 0000     7...<...F...P...

0008c328 <sd_mmc_trans_units>:
   8c328:	000a 0000 0064 0000 03e8 0000 2710 0000     ....d........'..
	...

0008c344 <mmc_trans_multipliers>:
   8c344:	0000 0000 000a 0000 000c 0000 000d 0000     ................
   8c354:	000f 0000 0014 0000 001a 0000 001e 0000     ................
   8c364:	0023 0000 0028 0000 002d 0000 0034 0000     #...(...-...4...
   8c374:	0037 0000 003c 0000 0046 0000 0050 0000     7...<...F...P...
   8c384:	0001 0000 0002 0000 0004 0000 0008 0000     ................
   8c394:	0010 0000 0020 0000 0040 0000 0080 0000     .... ...@.......
   8c3a4:	0100 0000 0200 0000 0400 0000 432a 534c     ............*CLS
   8c3b4:	0000 0000 452a 4553 0000 0000 452a 4553     ....*ESE....*ESE
   8c3c4:	003f 0000 452a 5253 003f 0000 492a 4e44     ?...*ESR?...*IDN
   8c3d4:	003f 0000 4f2a 4350 0000 0000 4f2a 4350     ?...*OPC....*OPC
   8c3e4:	003f 0000 522a 5453 0000 0000 532a 4552     ?...*RST....*SRE
   8c3f4:	0000 0000 532a 4552 003f 0000 532a 4254     ....*SRE?...*STB
   8c404:	003f 0000 542a 5453 003f 0000 572a 4941     ?...*TST?...*WAI
   8c414:	0000 0000 5953 5453 6d65 453a 5252 726f     ....SYSTem:ERRor
   8c424:	003f 0000 5953 5453 6d65 453a 5252 726f     ?...SYSTem:ERRor
   8c434:	4e3a 5845 3f54 0000 5953 5453 6d65 453a     :NEXT?..SYSTem:E
   8c444:	5252 726f 433a 554f 744e 003f 5953 5453     RRor:COUNt?.SYST
   8c454:	6d65 563a 5245 6953 6e6f 003f 5953 5453     em:VERSion?.SYST
   8c464:	6d65 543a 5059 3f45 0000 0000 5953 5453     em:TYPE?....SYST
   8c474:	6d65 4e3a 4d41 3f45 0000 0000 5953 5453     em:NAME?....SYST
   8c484:	6d65 443a 5345 3f43 0000 0000 5953 5453     em:DESC?....SYST
   8c494:	6d65 533a 3f4e 0000 5953 5453 6d65 443a     em:SN?..SYSTem:D
   8c4a4:	4f50 6557 3f72 0000 5953 5453 6d65 4d3a     POWer?..SYSTem:M
   8c4b4:	5841 7543 7272 6e65 3f74 0000 5953 5453     AXCurrent?..SYST
   8c4c4:	6d65 4e3a 4d4f 7543 7272 6e65 3f74 0000     em:NOMCurrent?..
   8c4d4:	5453 5441 7375 533a 4344 7261 7364 6174     STATus:SDCardsta
   8c4e4:	7574 3f73 0000 0000 5453 5441 7375 4c3a     tus?....STATus:L
   8c4f4:	4445 7453 7461 7375 003f 0000 5453 5441     EDStatus?...STAT
   8c504:	7375 423a 5455 6f74 736e 6174 7574 3f73     us:BUTtonstatus?
   8c514:	0000 0000 4f43 464e 6769 7275 3a65 454c     ....CONFigure:LE
   8c524:	0044 0000 4f43 464e 6769 7275 3a65 494c     D...CONFigure:LI
   8c534:	6847 7374 0000 0000 4f43 464e 6769 7275     Ghts....CONFigur
   8c544:	3a65 4f50 6557 0072 4f43 464e 6769 7275     e:POWer.CONFigur
   8c554:	3a65 4545 5250 4d4f 0000 0000 454d 5341     e:EEPROM....MEAS
   8c564:	7275 3a65 4545 5250 4d4f 003f 4f43 464e     ure:EEPROM?.CONF
   8c574:	6769 7275 3a65 4544 614c 3a79 3a41 4156     igure:DELay:A:VA
   8c584:	754c 0065 4f43 464e 6769 7275 3a65 4544     Lue.CONFigure:DE
   8c594:	614c 3a79 3a42 4156 754c 0065 4f43 464e     Lay:B:VALue.CONF
   8c5a4:	6769 7275 3a65 4544 614c 3a79 3a41 4156     igure:DELay:A:VA
   8c5b4:	754c 3f65 0000 0000 4f43 464e 6769 7275     Lue?....CONFigur
   8c5c4:	3a65 4544 614c 3a79 3a42 4156 754c 3f65     e:DELay:B:VALue?
   8c5d4:	0000 0000 4f43 464e 6769 7275 3a65 4544     ....CONFigure:DE
   8c5e4:	614c 3a79 3a41 4e45 6261 656c 0000 0000     Lay:A:ENable....
   8c5f4:	4f43 464e 6769 7275 3a65 4544 614c 3a79     CONFigure:DELay:
   8c604:	3a42 4e45 6261 656c 0000 0000 4f43 464e     B:ENable....CONF
   8c614:	6769 7275 3a65 4544 614c 3a79 3a41 4e45     igure:DELay:A:EN
   8c624:	6261 656c 003f 0000 4f43 464e 6769 7275     able?...CONFigur
   8c634:	3a65 4544 614c 3a79 3a42 4e45 6261 656c     e:DELay:B:ENable
   8c644:	003f 0000 5453 5441 7375 513a 4555 7453     ?...STATus:QUESt
   8c654:	6f69 616e 6c62 3f65 0000 0000 5453 5441     ionable?....STAT
   8c664:	7375 513a 4555 7453 6f69 616e 6c62 3a65     us:QUEStionable:
   8c674:	5645 4e45 3f74 0000 5453 5441 7375 513a     EVENt?..STATus:Q
   8c684:	4555 7453 6f69 616e 6c62 3a65 4e45 4241     UEStionable:ENAB
   8c694:	656c 0000 5453 5441 7375 513a 4555 7453     le..STATus:QUESt
   8c6a4:	6f69 616e 6c62 3a65 4e45 4241 656c 003f     ionable:ENABle?.
   8c6b4:	5453 5441 7375 503a 4552 6553 0074 0000     STATus:PRESet...
   8c6c4:	454d 5341 7275 3a65 4f56 544c 6761 3a65     MEASure:VOLTage:
   8c6d4:	4344 003f 4f43 464e 6769 7275 3a65 4f56     DC?.CONFigure:VO
   8c6e4:	544c 6761 3a65 4344 0000 0000 454d 5341     LTage:DC....MEAS
   8c6f4:	7275 3a65 4f56 544c 6761 3a65 4344 523a     ure:VOLTage:DC:R
   8c704:	5441 6f69 003f 0000 454d 5341 7275 3a65     ATio?...MEASure:
   8c714:	4f56 544c 6761 3a65 4341 003f 454d 5341     VOLTage:AC?.MEAS
   8c724:	7275 3a65 5543 5252 6e65 3a74 4344 003f     ure:CURRent:DC?.
   8c734:	454d 5341 7275 3a65 5543 5252 6e65 3a74     MEASure:CURRent:
   8c744:	4341 003f 454d 5341 7275 3a65 4552 6953     AC?.MEASure:RESi
   8c754:	7473 6e61 6563 003f 454d 5341 7275 3a65     stance?.MEASure:
   8c764:	5246 5345 7369 6174 636e 3f65 0000 0000     FRESistance?....
   8c774:	454d 5341 7275 3a65 5246 5145 6575 636e     MEASure:FREQuenc
   8c784:	3f79 0000 454d 5341 7275 3a65 4550 6952     y?..MEASure:PERi
   8c794:	646f 003f                                   od?.

0008c798 <scpi_commands>:
   8c798:	c3b0 0008 2b45 0008 c3b8 0008 2b85 0008     ....E+.......+..
   8c7a8:	c3c0 0008 2bb9 0008 c3c8 0008 2be1 0008     .....+.......+..
   8c7b8:	c3d0 0008 2c1d 0008 c3d8 0008 2c51 0008     .....,......Q,..
   8c7c8:	c3e0 0008 2c6d 0008 c3e8 0008 2c85 0008     ....m,.......,..
   8c7d8:	c3f0 0008 2ca9 0008 c3f8 0008 2cdd 0008     .....,.......,..
   8c7e8:	c400 0008 2d05 0008 c408 0008 2d2d 0008     .....-......--..
   8c7f8:	c410 0008 2d65 0008 c418 0008 2da5 0008     ....e-.......-..
   8c808:	c428 0008 2da5 0008 c43c 0008 2de5 0008     (....-..<....-..
   8c818:	c450 0008 2d89 0008 c460 0008 3971 0008     P....-..`...q9..
   8c828:	c470 0008 39ad 0008 c480 0008 39e9 0008     p....9.......9..
   8c838:	c490 0008 3a25 0008 c49c 0008 3a51 0008     ....%:......Q:..
   8c848:	c4ac 0008 3a81 0008 c4c0 0008 3aad 0008     .....:.......:..
   8c858:	c4d4 0008 3ad9 0008 c4ec 0008 3b01 0008     .....:.......;..
   8c868:	c500 0008 3b29 0008 c518 0008 3c45 0008     ....);......E<..
   8c878:	c528 0008 3d09 0008 c53c 0008 3b99 0008     (....=..<....;..
   8c888:	c54c 0008 3b91 0008 c560 0008 3b89 0008     L....;..`....;..
   8c898:	c570 0008 3d55 0008 c588 0008 3db9 0008     p...U=.......=..
   8c8a8:	c5a0 0008 3e1d 0008 c5bc 0008 3e61 0008     .....>......a>..
   8c8b8:	c5d8 0008 3ea5 0008 c5f4 0008 3ef1 0008     .....>.......>..
   8c8c8:	c610 0008 3f3d 0008 c62c 0008 3f7d 0008     ....=?..,...}?..
   8c8d8:	c648 0008 2e09 0008 c660 0008 2e09 0008     H.......`.......
   8c8e8:	c67c 0008 2e6d 0008 c698 0008 2e45 0008     |...m.......E...
   8c8f8:	c6b4 0008 2ea1 0008 c6c4 0008 2d6d 0008     ............m-..
   8c908:	c6d8 0008 2d6d 0008 c6f0 0008 2d6d 0008     ....m-......m-..
   8c918:	c70c 0008 2d6d 0008 c720 0008 2d6d 0008     ....m-.. ...m-..
   8c928:	c734 0008 2d6d 0008 c748 0008 2d6d 0008     4...m-..H...m-..
   8c938:	c75c 0008 2d6d 0008 c774 0008 2d6d 0008     \...m-..t...m-..
   8c948:	c788 0008 2d6d 0008 0000 0000 0000 0000     ....m-..........
   8c958:	6f4e 6520 7272 726f 0000 0000 7953 746e     No error....Synt
   8c968:	7861 6520 7272 726f 0000 0000 6e49 6176     ax error....Inva
   8c978:	696c 2064 6573 6170 6172 6f74 0072 0000     lid separator...
   8c988:	6e55 6564 6966 656e 2064 6568 6461 7265     Undefined header
   8c998:	0000 0000 6150 6172 656d 6574 2072 6f6e     ....Parameter no
   8c9a8:	2074 6c61 6f6c 6577 0064 0000 694d 7373     t allowed...Miss
   8c9b8:	6e69 2067 6170 6172 656d 6574 0072 0000     ing parameter...
   8c9c8:	6e49 6176 696c 2064 7573 6666 7869 0000     Invalid suffix..
   8c9d8:	7553 6666 7869 6e20 746f 6120 6c6c 776f     Suffix not allow
   8c9e8:	6465 0000 6e55 6e6b 776f 206e 7265 6f72     ed..Unknown erro
   8c9f8:	0072 0000 5443 2055 4546 0045 4554 5453     r...CTU FEE.TEST
   8ca08:	5320 5043 2049 4e49 5453 5552 454d 544e      SCPI INSTRUMENT
   8ca18:	5420 4953 3233 3532 0000 0000 3176 302e      TSI3225....v1.0
   8ca28:	0000 0000 202c 0000 0d3b 000a 203b 0a0d     ...., ..;...; ..
   8ca38:	0009 0000 0020 0000 494d 694e 756d 006d     .... ...MINimum.
   8ca48:	414d 6958 756d 006d 4544 6146 6c75 0074     MAXimum.DEFault.
   8ca58:	5055 0000 4f44 4e57 0000 0000 414e 004e     UP..DOWN....NAN.
   8ca68:	4e49 0046 494e 464e 0000 0000 5655 0000     INF.NINF....UV..
   8ca78:	564d 0000 0056 0000 564b 0000 4155 0000     MV..V...KV..UA..
   8ca88:	414d 0000 0041 0000 414b 0000 484f 004d     MA..A...KA..OHM.
   8ca98:	4f4b 4d48 0000 0000 4f4d 4d48 0000 0000     KOHM....MOHM....
   8caa8:	5a48 0000 484b 005a 484d 005a 4847 005a     HZ..KHZ.MHZ.GHZ.
   8cab8:	4543 004c 5350 0000 534e 0000 5355 0000     CEL.PS..NS..US..
   8cac8:	534d 0000 0053 0000 494d 004e 5248 0000     MS..S...MIN.HR..

0008cad8 <scpi_units_def>:
   8cad8:	ca74 0008 0001 0000 ed8d a0b5 c6f7 3eb0     t..............>
   8cae8:	ca78 0008 0001 0000 a9fc d2f1 624d 3f50     x...........MbP?
   8caf8:	ca7c 0008 0001 0000 0000 0000 0000 3ff0     |..............?
   8cb08:	ca80 0008 0001 0000 0000 0000 4000 408f     .............@.@
   8cb18:	ca84 0008 0002 0000 ed8d a0b5 c6f7 3eb0     ...............>
   8cb28:	ca88 0008 0002 0000 a9fc d2f1 624d 3f50     ............MbP?
   8cb38:	ca8c 0008 0002 0000 0000 0000 0000 3ff0     ...............?
   8cb48:	ca90 0008 0002 0000 0000 0000 4000 408f     .............@.@
   8cb58:	ca94 0008 0003 0000 0000 0000 0000 3ff0     ...............?
   8cb68:	ca98 0008 0003 0000 0000 0000 4000 408f     .............@.@
   8cb78:	caa0 0008 0003 0000 0000 0000 8480 412e     ...............A
   8cb88:	caa8 0008 0004 0000 0000 0000 0000 3ff0     ...............?
   8cb98:	caac 0008 0004 0000 0000 0000 4000 408f     .............@.@
   8cba8:	cab0 0008 0004 0000 0000 0000 8480 412e     ...............A
   8cbb8:	cab4 0008 0004 0000 0000 0000 cd65 41cd     ............e..A
   8cbc8:	cab8 0008 0005 0000 0000 0000 0000 3ff0     ...............?
   8cbd8:	cabc 0008 0006 0000 ea11 812d 9799 3d71     ..........-...q=
   8cbe8:	cac0 0008 0006 0000 d695 e826 2e0b 3e11     ..........&....>
   8cbf8:	cac4 0008 0006 0000 ed8d a0b5 c6f7 3eb0     ...............>
   8cc08:	cac8 0008 0006 0000 a9fc d2f1 624d 3f50     ............MbP?
   8cc18:	cacc 0008 0006 0000 0000 0000 0000 3ff0     ...............?
   8cc28:	cad0 0008 0006 0000 0000 0000 0000 404e     ..............N@
   8cc38:	cad4 0008 0006 0000 0000 0000 2000 40ac     ............. .@
	...

0008cc58 <scpi_special_numbers_def>:
   8cc58:	ca40 0008 0001 0000 ca48 0008 0002 0000     @.......H.......
   8cc68:	ca50 0008 0003 0000 ca58 0008 0004 0000     P.......X.......
   8cc78:	ca5c 0008 0005 0000 ca64 0008 0006 0000     \.......d.......
   8cc88:	ca68 0008 0007 0000 ca6c 0008 0008 0000     h.......l.......
	...
   8cca0:	6c25 0067 3a3f 5d5b 0000 0000 3f3a 0000     %lg.?:[]....:?..
   8ccb0:	6948 6867 7320 6570 6465 6420 6175 206c     High speed dual 
   8ccc0:	6564 616c 2079 696c 656e 0d73 0000 0000     delay lines.....
   8ccd0:	7830 3030 3030 000d 3438 6d30 0d57 0000     0x0000..840mW...
   8cce0:	6d30 0d41 0000 0000 4b4f 000d 7570 6873     0mA.....OK..push
   8ccf0:	6465 000d 6572 656c 7361 6465 000d 0000     ed..released....
   8cd00:	4e4f 0000 464f 0046 7525 000d 2e25 732a     ON..OFF.%u..%.*s
   8cd10:	0000 0000 2a2a 5245 4f52 3a52 2520 2c64     ....**ERROR: %d,
   8cd20:	2220 7325 0d22 000a 2a2a 5253 3a51 3020      "%s"...**SRQ: 0
   8cd30:	2578 2058 2528 2964 0a0d 0000 2a2a 5443     x%X (%d)....**CT
   8cd40:	4c52 2520 3230 3a78 3020 2578 2058 2528     RL %02x: 0x%X (%
   8cd50:	2964 0a0d 0000 0000 2a2a 6554 7473 0a0d     d)......**Test..
   8cd60:	0000 0000 2a2a 6552 6573 0d74 000a 0000     ....**Reset.....
   8cd70:	5322 2f44 4d4d 2043 6143 6472 6f20 6576     "SD/MMC Card ove
   8cd80:	2072 434d 2049 6c53 746f 3020 0022 0000     r MCI Slot 0"...
   8cd90:	3231 3133 3332 3231 3133 3332 0000 0000     123123123123....
	...
   8cda8:	aa00 aaaa aaaa aaaa eeaa eeee eeee eeee     ................
   8cdb8:	feee ffff ffff ffff ffff ffff 7fff dfbf     ................
   8cdc8:	f7ef fdfb 7efc dfbf f7ef fdfb 007e 0000     .....~......~...

0008cdd8 <_ctype_>:
   8cdd8:	2000 2020 2020 2020 2020 2828 2828 2028     .         ((((( 
   8cde8:	2020 2020 2020 2020 2020 2020 2020 2020                     
   8cdf8:	8820 1010 1010 1010 1010 1010 1010 1010      ...............
   8ce08:	0410 0404 0404 0404 0404 1004 1010 1010     ................
   8ce18:	1010 4141 4141 4141 0101 0101 0101 0101     ..AAAAAA........
   8ce28:	0101 0101 0101 0101 0101 0101 1010 1010     ................
   8ce38:	1010 4242 4242 4242 0202 0202 0202 0202     ..BBBBBB........
   8ce48:	0202 0202 0202 0202 0202 0202 1010 1010     ................
   8ce58:	0020 0000 0000 0000 0000 0000 0000 0000      ...............
	...

0008cedc <_global_impure_ptr>:
   8cedc:	02b0 2007 0043                              ... C.

0008cee2 <blanks.6650>:
   8cee2:	2020 2020 2020 2020 2020 2020 2020 2020                     

0008cef2 <zeroes.6651>:
   8cef2:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000
   8cf02:	3130 3332 3534 3736 3938 4241 4443 4645     0123456789ABCDEF
   8cf12:	3000 3231 3433 3635 3837 6139 6362 6564     .0123456789abcde
   8cf22:	0066                                        f.

0008cf24 <blanks.6664>:
   8cf24:	2020 2020 2020 2020 2020 2020 2020 2020                     

0008cf34 <zeroes.6665>:
   8cf34:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000

0008cf44 <_init>:
   8cf44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   8cf46:	bf00      	nop
   8cf48:	bcf8      	pop	{r3, r4, r5, r6, r7}
   8cf4a:	bc08      	pop	{r3}
   8cf4c:	469e      	mov	lr, r3
   8cf4e:	4770      	bx	lr

0008cf50 <__init_array_start>:
   8cf50:	0008aad5 	.word	0x0008aad5

0008cf54 <__frame_dummy_init_array_entry>:
   8cf54:	0008016d                                m...

0008cf58 <_fini>:
   8cf58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   8cf5a:	bf00      	nop
   8cf5c:	bcf8      	pop	{r3, r4, r5, r6, r7}
   8cf5e:	bc08      	pop	{r3}
   8cf60:	469e      	mov	lr, r3
   8cf62:	4770      	bx	lr

0008cf64 <__fini_array_start>:
   8cf64:	00080145 	.word	0x00080145

Disassembly of section .relocate:

20070000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20070000:	f3bf 8f5f 	dmb	sy
20070004:	3801      	subs	r0, #1
20070006:	d1fb      	bne.n	20070000 <portable_delay_cycles>
20070008:	4770      	bx	lr
2007000a:	bf00      	nop

2007000c <sd_mmc_cards>:
	...
20070014:	0067 0000 0000 0000 0000 0000 0000 0000     g...............
	...

20070030 <ch2_in_color>:
20070030:	0003                                        ..

20070032 <ch2_out_color>:
20070032:	0002                                        ..

20070034 <ch1_in_color>:
20070034:	0003                                        ..

20070036 <ch1_out_color>:
20070036:	0002                                        ..

20070038 <scpi_context>:
20070038:	c798 0008 0100 0000 0000 0000 0b2c 2007     ............,.. 
	...
20070054:	0078 2007 0000 0000 0000 0000 0000 0000     x.. ............
20070064:	0000 0000 0b1c 2007 cad8 0008 cc58 0008     ....... ....X...
20070074:	0000 0000                                   ....

20070078 <scpi_interface>:
20070078:	49f1 0008 49ad 0008 4a71 0008 49e9 0008     .I...I..qJ...I..
20070088:	4b19 0008 4ae9 0008                         .K...J..

20070090 <udi_msc_name.9525>:
20070090:	534d 2043 6e69 6574 6672 6361 0065 0000     MSC interface...

200700a0 <extra_strings_desc.9529>:
200700a0:	0300 0000 0000 0000 0000 0000 0000 0000     ................
	...

200700bc <udi_cdc_name.9524>:
200700bc:	4443 2043 6e69 6574 6672 6361 0065 0000     CDC interface...

200700cc <udi_api_cdc_data>:
200700cc:	5529 0008 5289 0008 4f59 0008 4f61 0008     )U...R..YO..aO..
200700dc:	5145 0008                                   EQ..

200700e0 <udi_api_cdc_comm>:
200700e0:	52b9 0008 4f45 0008 519d 0008 4f61 0008     .R..EO...Q..aO..
200700f0:	0000 0000                                   ....

200700f4 <udc_config_hs>:
200700f4:	0104 2007 0188 2007                         ... ... 

200700fc <udc_config_lsfs>:
200700fc:	01a8 2007 0188 2007                         ... ... 

20070104 <udc_desc_hs>:
20070104:	0209 0062 0103 c000 0832 000b 0202 0102     ..b.....2.......
20070114:	0900 0004 0100 0202 0001 2405 1000 0401     ...........$....
20070124:	0224 0502 0624 0100 2405 0301 0701 8305     $...$....$......
20070134:	4003 1000 0409 0001 0a02 0000 0700 8405     .@..............
20070144:	0002 0002 0507 0205 0200 0900 0204 0200     ................
20070154:	0608 0550 0507 0281 0200 0700 0205 0002     ..P.............
20070164:	0002 0000                                   ....

20070168 <udc_config>:
20070168:	0194 2007 00fc 2007 0194 2007 017c 2007     ... ... ... |.. 
20070178:	00f4 2007                                   ... 

2007017c <udc_device_qual>:
2007017c:	060a 0200 0000 4000 0001 0000               .......@....

20070188 <udi_apis>:
20070188:	00e0 2007 00cc 2007 0234 2007               ... ... 4.. 

20070194 <udc_device_desc>:
20070194:	0112 0200 0000 4000 03eb 2424 0100 0201     .......@..$$....
200701a4:	0103 0000                                   ....

200701a8 <udc_desc_fs>:
200701a8:	0209 0062 0103 c000 0832 000b 0202 0102     ..b.....2.......
200701b8:	0900 0004 0100 0202 0001 2405 1000 0401     ...........$....
200701c8:	0224 0502 0624 0100 2405 0301 0701 8305     $...$....$......
200701d8:	4003 1000 0409 0001 0a02 0000 0700 8405     .@..............
200701e8:	4002 0000 0507 0205 0040 0900 0204 0200     .@......@.......
200701f8:	0608 0550 0507 0281 0040 0700 0205 4002     ..P.....@......@
20070208:	0000 0000                                   ....

2007020c <udi_msc_inquiry_data.10004>:
2007020c:	0000 0203 001f 0000 5441 454d 204c 2020     ........ATMEL   
	...
2007022c:	2e31 3030                                   1.00

20070230 <udi_msc_b_ack_trans>:
20070230:	0001 0000                                   ....

20070234 <udi_api_msc>:
20070234:	63c5 0008 63a9 0008 62b1 0008 583d 0008     .c...c...b..=X..
20070244:	0000 0000                                   ....

20070248 <udi_msc_csw>:
20070248:	5355 5342 0000 0000 0000 0000 0000 0000     USBS............

20070258 <udc_string_product_name>:
20070258:	6554 706d 616c 6574 4220 616f 6472 0000     Template Board..

20070268 <udc_string_manufacturer_name>:
20070268:	6145 7973 702d 6968 0000 0000               Easy-phi....

20070274 <udc_string_desc>:
20070274:	0300 0000 0000 0000 0000 0000 0000 0000     ................
	...

20070294 <udc_string_desc_languageid>:
20070294:	0304 0409                                   ....

20070298 <g_interrupt_enabled>:
20070298:	0001 0000                                   ....

2007029c <SystemCoreClock>:
2007029c:	0900 003d                                   ..=.

200702a0 <__ctype_ptr__>:
200702a0:	cdd8 0008 0000 0000                         ........

200702a8 <_impure_ptr>:
200702a8:	02b0 2007 0000 0000                         ... ....

200702b0 <impure_data>:
200702b0:	0000 0000 059c 2007 0604 2007 066c 2007     ....... ... l.. 
	...
200702e4:	cee0 0008 0000 0000 0000 0000 0000 0000     ................
	...
20070358:	0001 0000 0000 0000 330e abcd 1234 e66d     .........3..4.m.
20070368:	deec 0005 000b 0000 0000 0000 0000 0000     ................
	...

200706d8 <__malloc_av_>:
	...
200706e0:	06d8 2007 06d8 2007 06e0 2007 06e0 2007     ... ... ... ... 
200706f0:	06e8 2007 06e8 2007 06f0 2007 06f0 2007     ... ... ... ... 
20070700:	06f8 2007 06f8 2007 0700 2007 0700 2007     ... ... ... ... 
20070710:	0708 2007 0708 2007 0710 2007 0710 2007     ... ... ... ... 
20070720:	0718 2007 0718 2007 0720 2007 0720 2007     ... ...  ..  .. 
20070730:	0728 2007 0728 2007 0730 2007 0730 2007     (.. (.. 0.. 0.. 
20070740:	0738 2007 0738 2007 0740 2007 0740 2007     8.. 8.. @.. @.. 
20070750:	0748 2007 0748 2007 0750 2007 0750 2007     H.. H.. P.. P.. 
20070760:	0758 2007 0758 2007 0760 2007 0760 2007     X.. X.. `.. `.. 
20070770:	0768 2007 0768 2007 0770 2007 0770 2007     h.. h.. p.. p.. 
20070780:	0778 2007 0778 2007 0780 2007 0780 2007     x.. x.. ... ... 
20070790:	0788 2007 0788 2007 0790 2007 0790 2007     ... ... ... ... 
200707a0:	0798 2007 0798 2007 07a0 2007 07a0 2007     ... ... ... ... 
200707b0:	07a8 2007 07a8 2007 07b0 2007 07b0 2007     ... ... ... ... 
200707c0:	07b8 2007 07b8 2007 07c0 2007 07c0 2007     ... ... ... ... 
200707d0:	07c8 2007 07c8 2007 07d0 2007 07d0 2007     ... ... ... ... 
200707e0:	07d8 2007 07d8 2007 07e0 2007 07e0 2007     ... ... ... ... 
200707f0:	07e8 2007 07e8 2007 07f0 2007 07f0 2007     ... ... ... ... 
20070800:	07f8 2007 07f8 2007 0800 2007 0800 2007     ... ... ... ... 
20070810:	0808 2007 0808 2007 0810 2007 0810 2007     ... ... ... ... 
20070820:	0818 2007 0818 2007 0820 2007 0820 2007     ... ...  ..  .. 
20070830:	0828 2007 0828 2007 0830 2007 0830 2007     (.. (.. 0.. 0.. 
20070840:	0838 2007 0838 2007 0840 2007 0840 2007     8.. 8.. @.. @.. 
20070850:	0848 2007 0848 2007 0850 2007 0850 2007     H.. H.. P.. P.. 
20070860:	0858 2007 0858 2007 0860 2007 0860 2007     X.. X.. `.. `.. 
20070870:	0868 2007 0868 2007 0870 2007 0870 2007     h.. h.. p.. p.. 
20070880:	0878 2007 0878 2007 0880 2007 0880 2007     x.. x.. ... ... 
20070890:	0888 2007 0888 2007 0890 2007 0890 2007     ... ... ... ... 
200708a0:	0898 2007 0898 2007 08a0 2007 08a0 2007     ... ... ... ... 
200708b0:	08a8 2007 08a8 2007 08b0 2007 08b0 2007     ... ... ... ... 
200708c0:	08b8 2007 08b8 2007 08c0 2007 08c0 2007     ... ... ... ... 
200708d0:	08c8 2007 08c8 2007 08d0 2007 08d0 2007     ... ... ... ... 
200708e0:	08d8 2007 08d8 2007 08e0 2007 08e0 2007     ... ... ... ... 
200708f0:	08e8 2007 08e8 2007 08f0 2007 08f0 2007     ... ... ... ... 
20070900:	08f8 2007 08f8 2007 0900 2007 0900 2007     ... ... ... ... 
20070910:	0908 2007 0908 2007 0910 2007 0910 2007     ... ... ... ... 
20070920:	0918 2007 0918 2007 0920 2007 0920 2007     ... ...  ..  .. 
20070930:	0928 2007 0928 2007 0930 2007 0930 2007     (.. (.. 0.. 0.. 
20070940:	0938 2007 0938 2007 0940 2007 0940 2007     8.. 8.. @.. @.. 
20070950:	0948 2007 0948 2007 0950 2007 0950 2007     H.. H.. P.. P.. 
20070960:	0958 2007 0958 2007 0960 2007 0960 2007     X.. X.. `.. `.. 
20070970:	0968 2007 0968 2007 0970 2007 0970 2007     h.. h.. p.. p.. 
20070980:	0978 2007 0978 2007 0980 2007 0980 2007     x.. x.. ... ... 
20070990:	0988 2007 0988 2007 0990 2007 0990 2007     ... ... ... ... 
200709a0:	0998 2007 0998 2007 09a0 2007 09a0 2007     ... ... ... ... 
200709b0:	09a8 2007 09a8 2007 09b0 2007 09b0 2007     ... ... ... ... 
200709c0:	09b8 2007 09b8 2007 09c0 2007 09c0 2007     ... ... ... ... 
200709d0:	09c8 2007 09c8 2007 09d0 2007 09d0 2007     ... ... ... ... 
200709e0:	09d8 2007 09d8 2007 09e0 2007 09e0 2007     ... ... ... ... 
200709f0:	09e8 2007 09e8 2007 09f0 2007 09f0 2007     ... ... ... ... 
20070a00:	09f8 2007 09f8 2007 0a00 2007 0a00 2007     ... ... ... ... 
20070a10:	0a08 2007 0a08 2007 0a10 2007 0a10 2007     ... ... ... ... 
20070a20:	0a18 2007 0a18 2007 0a20 2007 0a20 2007     ... ...  ..  .. 
20070a30:	0a28 2007 0a28 2007 0a30 2007 0a30 2007     (.. (.. 0.. 0.. 
20070a40:	0a38 2007 0a38 2007 0a40 2007 0a40 2007     8.. 8.. @.. @.. 
20070a50:	0a48 2007 0a48 2007 0a50 2007 0a50 2007     H.. H.. P.. P.. 
20070a60:	0a58 2007 0a58 2007 0a60 2007 0a60 2007     X.. X.. `.. `.. 
20070a70:	0a68 2007 0a68 2007 0a70 2007 0a70 2007     h.. h.. p.. p.. 
20070a80:	0a78 2007 0a78 2007 0a80 2007 0a80 2007     x.. x.. ... ... 
20070a90:	0a88 2007 0a88 2007 0a90 2007 0a90 2007     ... ... ... ... 
20070aa0:	0a98 2007 0a98 2007 0aa0 2007 0aa0 2007     ... ... ... ... 
20070ab0:	0aa8 2007 0aa8 2007 0ab0 2007 0ab0 2007     ... ... ... ... 
20070ac0:	0ab8 2007 0ab8 2007 0ac0 2007 0ac0 2007     ... ... ... ... 
20070ad0:	0ac8 2007 0ac8 2007 0ad0 2007 0ad0 2007     ... ... ... ... 

20070ae0 <__malloc_sbrk_base>:
20070ae0:	ffff ffff                                   ....

20070ae4 <__malloc_trim_threshold>:
20070ae4:	0000 0002                                   ....
