<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<!DOCTYPE svg PUBLIC "-//W3C//DTD SVG 1.1//EN"
 "http://www.w3.org/Graphics/SVG/1.1/DTD/svg11.dtd">
<!-- Generated by graphviz version 2.36.0 (20140111.2315)
 -->
<!-- Title: G Pages: 1 -->
<svg width="751pt" height="642pt"
 viewBox="0.00 0.00 751.00 642.00" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink">
<g id="graph0" class="graph" transform="scale(1 1) rotate(0) translate(4 638)">
<title>G</title>
<polygon fill="white" stroke="none" points="-4,4 -4,-638 747,-638 747,4 -4,4"/>
<g id="clust1" class="cluster"><title>cluster_root</title>
<g id="a_clust1"><a xlink:title="eventq_index&#61;0&#10;\full_system&#61;false&#10;\sim_quantum&#61;0&#10;\time_sync_enable&#61;false&#10;\time_sync_period&#61;100000000000&#10;\time_sync_spin_threshold&#61;100000000">
<path fill="#bab6ae" stroke="#000000" d="M20,-8C20,-8 723,-8 723,-8 729,-8 735,-14 735,-20 735,-20 735,-614 735,-614 735,-620 729,-626 723,-626 723,-626 20,-626 20,-626 14,-626 8,-620 8,-614 8,-614 8,-20 8,-20 8,-14 14,-8 20,-8"/>
<text text-anchor="middle" x="371.5" y="-610.8" font-family="Arial" font-size="14.00" fill="#000000">root </text>
<text text-anchor="middle" x="371.5" y="-595.8" font-family="Arial" font-size="14.00" fill="#000000">: Root</text>
</a>
</g>
</g>
<g id="clust2" class="cluster"><title>cluster_system</title>
<g id="a_clust2"><a xlink:title="boot_osflags&#61;a&#10;\cache_line_size&#61;64&#10;\eventq_index&#61;0&#10;\exit_on_work_items&#61;false&#10;\init_param&#61;0&#10;\kernel&#61;&#10;\kernel_addr_check&#61;true&#10;\kernel_extras&#61;&#10;\load_addr_mask&#61;18446744073709551615&#10;\load_offset&#61;0&#10;\mem_mode&#61;timing&#10;\mem_ranges&#61;0:536870911&#10;\memories&#61;system.mem_ctrls&#10;\mmap_using_noreserve&#61;false&#10;\multi_thread&#61;false&#10;\num_work_ids&#61;16&#10;\readfile&#61;&#10;\redirect_paths&#61;system.redirect_paths0 system.redirect_paths1 system.redirect_paths2 system.redirect_paths3&#10;\symbolfile&#61;&#10;\thermal_components&#61;&#10;\thermal_model&#61;Null&#10;\work_begin_ckpt_count&#61;0&#10;\work_begin_cpu_id_exit&#61;&#45;1&#10;\work_begin_exit_count&#61;0&#10;\work_cpus_ckpt_count&#61;0&#10;\work_end_ckpt_count&#61;0&#10;\work_end_exit_count&#61;0&#10;\work_item_id&#61;&#45;1">
<path fill="#e4e7eb" stroke="#000000" d="M28,-16C28,-16 715,-16 715,-16 721,-16 727,-22 727,-28 727,-28 727,-568 727,-568 727,-574 721,-580 715,-580 715,-580 28,-580 28,-580 22,-580 16,-574 16,-568 16,-568 16,-28 16,-28 16,-22 22,-16 28,-16"/>
<text text-anchor="middle" x="371.5" y="-564.8" font-family="Arial" font-size="14.00" fill="#000000">system </text>
<text text-anchor="middle" x="371.5" y="-549.8" font-family="Arial" font-size="14.00" fill="#000000">: System</text>
</a>
</g>
</g>
<g id="clust3" class="cluster"><title>cluster_system_membus</title>
<g id="a_clust3"><a xlink:title="clk_domain&#61;system.clk_domain&#10;\default_p_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\forward_latency&#61;4&#10;\frontend_latency&#61;3&#10;\max_outstanding_snoops&#61;512&#10;\max_routing_table_size&#61;512&#10;\p_state_clk_gate_bins&#61;20&#10;\p_state_clk_gate_max&#61;1000000000000&#10;\p_state_clk_gate_min&#61;1000&#10;\point_of_coherency&#61;true&#10;\point_of_unification&#61;true&#10;\power_model&#61;&#10;\response_latency&#61;2&#10;\snoop_filter&#61;system.membus.snoop_filter&#10;\snoop_response_latency&#61;4&#10;\system&#61;system&#10;\use_default_range&#61;false&#10;\width&#61;16">
<path fill="#6f798c" stroke="#000000" d="M515,-356C515,-356 639,-356 639,-356 645,-356 651,-362 651,-368 651,-368 651,-436 651,-436 651,-442 645,-448 639,-448 639,-448 515,-448 515,-448 509,-448 503,-442 503,-436 503,-436 503,-368 503,-368 503,-362 509,-356 515,-356"/>
<text text-anchor="middle" x="577" y="-432.8" font-family="Arial" font-size="14.00" fill="#000000">membus </text>
<text text-anchor="middle" x="577" y="-417.8" font-family="Arial" font-size="14.00" fill="#000000">: SystemXBar</text>
</a>
</g>
</g>
<g id="clust12" class="cluster"><title>cluster_system_mem_ctrls</title>
<g id="a_clust12"><a xlink:title="IDD0&#61;0.055&#10;\IDD02&#61;0.0&#10;\IDD2N&#61;0.032&#10;\IDD2N2&#61;0.0&#10;\IDD2P0&#61;0.0&#10;\IDD2P02&#61;0.0&#10;\IDD2P1&#61;0.032&#10;\IDD2P12&#61;0.0&#10;\IDD3N&#61;0.038&#10;\IDD3N2&#61;0.0&#10;\IDD3P0&#61;0.0&#10;\IDD3P02&#61;0.0&#10;\IDD3P1&#61;0.038&#10;\IDD3P12&#61;0.0&#10;\IDD4R&#61;0.157&#10;\IDD4R2&#61;0.0&#10;\IDD4W&#61;0.125&#10;\IDD4W2&#61;0.0&#10;\IDD5&#61;0.235&#10;\IDD52&#61;0.0&#10;\IDD6&#61;0.02&#10;\IDD62&#61;0.0&#10;\VDD&#61;1.5&#10;\VDD2&#61;0.0&#10;\activation_limit&#61;4&#10;\addr_mapping&#61;RoRaBaCoCh&#10;\bank_groups_per_rank&#61;0&#10;\banks_per_rank&#61;8&#10;\burst_length&#61;8&#10;\clk_domain&#61;system.clk_domain&#10;\conf_table_reported&#61;true&#10;\default_p_state&#61;UNDEFINED&#10;\device_bus_width&#61;8&#10;\device_rowbuffer_size&#61;1024&#10;\device_size&#61;536870912&#10;\devices_per_rank&#61;8&#10;\dll&#61;true&#10;\enable_dram_powerdown&#61;false&#10;\eventq_index&#61;0&#10;\in_addr_map&#61;true&#10;\kvm_map&#61;true&#10;\max_accesses_per_row&#61;16&#10;\mem_sched_policy&#61;frfcfs&#10;\min_writes_per_switch&#61;16&#10;\null&#61;false&#10;\p_state_clk_gate_bins&#61;20&#10;\p_state_clk_gate_max&#61;1000000000000&#10;\p_state_clk_gate_min&#61;1000&#10;\page_policy&#61;open_adaptive&#10;\power_model&#61;&#10;\qos_masters&#61; &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;\qos_policy&#61;Null&#10;\qos_priorities&#61;1&#10;\qos_priority_escalation&#61;false&#10;\qos_q_policy&#61;fifo&#10;\qos_syncro_scheduler&#61;false&#10;\qos_turnaround_policy&#61;Null&#10;\range&#61;0:536870911&#10;\ranks_per_channel&#61;2&#10;\read_buffer_size&#61;32&#10;\static_backend_latency&#61;10000&#10;\static_frontend_latency&#61;10000&#10;\tBURST&#61;5000&#10;\tCCD_L&#61;0&#10;\tCCD_L_WR&#61;0&#10;\tCK&#61;1250&#10;\tCL&#61;13750&#10;\tCS&#61;2500&#10;\tRAS&#61;35000&#10;\tRCD&#61;13750&#10;\tREFI&#61;7800000&#10;\tRFC&#61;260000&#10;\tRP&#61;13750&#10;\tRRD&#61;6000&#10;\tRRD_L&#61;0&#10;\tRTP&#61;7500&#10;\tRTW&#61;2500&#10;\tWR&#61;15000&#10;\tWTR&#61;7500&#10;\tXAW&#61;30000&#10;\tXP&#61;6000&#10;\tXPDLL&#61;0&#10;\tXS&#61;270000&#10;\tXSDLL&#61;0&#10;\write_buffer_size&#61;64&#10;\write_high_thresh_perc&#61;85&#10;\write_low_thresh_perc&#61;50">
<path fill="#5e5958" stroke="#000000" d="M36,-164C36,-164 149,-164 149,-164 155,-164 161,-170 161,-176 161,-176 161,-244 161,-244 161,-250 155,-256 149,-256 149,-256 36,-256 36,-256 30,-256 24,-250 24,-244 24,-244 24,-176 24,-176 24,-170 30,-164 36,-164"/>
<text text-anchor="middle" x="92.5" y="-240.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrls </text>
<text text-anchor="middle" x="92.5" y="-225.8" font-family="Arial" font-size="14.00" fill="#000000">: DDR3_1600_8x8</text>
</a>
</g>
</g>
<g id="clust15" class="cluster"><title>cluster_system_cpu</title>
<g id="a_clust15"><a xlink:title="branchPred&#61;system.cpu.branchPred&#10;\checker&#61;Null&#10;\clk_domain&#61;system.cpu_clk_domain&#10;\cpu_id&#61;0&#10;\decodeCycleInput&#61;true&#10;\decodeInputBufferSize&#61;3&#10;\decodeInputWidth&#61;2&#10;\decodeToExecuteForwardDelay&#61;1&#10;\default_p_state&#61;UNDEFINED&#10;\do_checkpoint_insts&#61;true&#10;\do_quiesce&#61;true&#10;\do_statistics_insts&#61;true&#10;\dtb&#61;system.cpu.dtb&#10;\enableIdling&#61;true&#10;\eventq_index&#61;0&#10;\executeAllowEarlyMemoryIssue&#61;true&#10;\executeBranchDelay&#61;1&#10;\executeCommitLimit&#61;2&#10;\executeCycleInput&#61;true&#10;\executeFuncUnits&#61;system.cpu.executeFuncUnits&#10;\executeInputBufferSize&#61;7&#10;\executeInputWidth&#61;2&#10;\executeIssueLimit&#61;2&#10;\executeLSQMaxStoreBufferStoresPerCycle&#61;2&#10;\executeLSQRequestsQueueSize&#61;1&#10;\executeLSQStoreBufferSize&#61;5&#10;\executeLSQTransfersQueueSize&#61;2&#10;\executeMaxAccessesInMemory&#61;2&#10;\executeMemoryCommitLimit&#61;1&#10;\executeMemoryIssueLimit&#61;1&#10;\executeMemoryWidth&#61;0&#10;\executeSetTraceTimeOnCommit&#61;true&#10;\executeSetTraceTimeOnIssue&#61;false&#10;\fetch1FetchLimit&#61;1&#10;\fetch1LineSnapWidth&#61;0&#10;\fetch1LineWidth&#61;0&#10;\fetch1ToFetch2BackwardDelay&#61;1&#10;\fetch1ToFetch2ForwardDelay&#61;1&#10;\fetch2CycleInput&#61;true&#10;\fetch2InputBufferSize&#61;2&#10;\fetch2ToDecodeForwardDelay&#61;1&#10;\function_trace&#61;false&#10;\function_trace_start&#61;0&#10;\interrupts&#61;system.cpu.interrupts&#10;\isa&#61;system.cpu.isa&#10;\itb&#61;system.cpu.itb&#10;\max_insts_all_threads&#61;0&#10;\max_insts_any_thread&#61;0&#10;\numThreads&#61;1&#10;\p_state_clk_gate_bins&#61;20&#10;\p_state_clk_gate_max&#61;1000000000000&#10;\p_state_clk_gate_min&#61;1000&#10;\power_gating_on_idle&#61;false&#10;\power_model&#61;&#10;\profile&#61;0&#10;\progress_interval&#61;0&#10;\pwr_gating_latency&#61;300&#10;\simpoint_start_insts&#61;&#10;\socket_id&#61;0&#10;\switched_out&#61;false&#10;\syscallRetryLatency&#61;10000&#10;\system&#61;system&#10;\threadPolicy&#61;RoundRobin&#10;\tracer&#61;system.cpu.tracer&#10;\wait_for_remote_gdb&#61;false&#10;\workload&#61;system.cpu.workload">
<path fill="#bbc6d9" stroke="#000000" d="M181,-24C181,-24 685,-24 685,-24 691,-24 697,-30 697,-36 697,-36 697,-336 697,-336 697,-342 691,-348 685,-348 685,-348 181,-348 181,-348 175,-348 169,-342 169,-336 169,-336 169,-36 169,-36 169,-30 175,-24 181,-24"/>
<text text-anchor="middle" x="433" y="-332.8" font-family="Arial" font-size="14.00" fill="#000000">cpu </text>
<text text-anchor="middle" x="433" y="-317.8" font-family="Arial" font-size="14.00" fill="#000000">: MinorCPU</text>
</a>
</g>
</g>
<g id="clust17" class="cluster"><title>cluster_system_cpu_dtb</title>
<g id="a_clust17"><a xlink:title="eventq_index&#61;0&#10;\is_stage2&#61;false&#10;\size&#61;64&#10;\sys&#61;system&#10;\walker&#61;system.cpu.dtb.walker">
<path fill="#bab6ae" stroke="#000000" d="M556,-156C556,-156 677,-156 677,-156 683,-156 689,-162 689,-168 689,-168 689,-290 689,-290 689,-296 683,-302 677,-302 677,-302 556,-302 556,-302 550,-302 544,-296 544,-290 544,-290 544,-168 544,-168 544,-162 550,-156 556,-156"/>
<text text-anchor="middle" x="616.5" y="-286.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="616.5" y="-271.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmDTB</text>
</a>
</g>
</g>
<g id="clust18" class="cluster"><title>cluster_system_cpu_dtb_walker</title>
<g id="a_clust18"><a xlink:title="clk_domain&#61;system.cpu_clk_domain&#10;\default_p_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\is_stage2&#61;false&#10;\num_squash_per_cycle&#61;2&#10;\p_state_clk_gate_bins&#61;20&#10;\p_state_clk_gate_max&#61;1000000000000&#10;\p_state_clk_gate_min&#61;1000&#10;\power_model&#61;&#10;\sys&#61;system">
<path fill="#9f9c95" stroke="#000000" d="M564,-164C564,-164 669,-164 669,-164 675,-164 681,-170 681,-176 681,-176 681,-244 681,-244 681,-250 675,-256 669,-256 669,-256 564,-256 564,-256 558,-256 552,-250 552,-244 552,-244 552,-176 552,-176 552,-170 558,-164 564,-164"/>
<text text-anchor="middle" x="616.5" y="-240.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="616.5" y="-225.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTableWalker</text>
</a>
</g>
</g>
<g id="clust105" class="cluster"><title>cluster_system_cpu_icache</title>
<g id="a_clust105"><a xlink:title="addr_ranges&#61;0:18446744073709551615&#10;\assoc&#61;2&#10;\clk_domain&#61;system.cpu_clk_domain&#10;\clusivity&#61;mostly_incl&#10;\compressor&#61;Null&#10;\data_latency&#61;2&#10;\default_p_state&#61;UNDEFINED&#10;\demand_mshr_reserve&#61;1&#10;\eventq_index&#61;0&#10;\is_read_only&#61;true&#10;\max_miss_count&#61;0&#10;\mshrs&#61;4&#10;\p_state_clk_gate_bins&#61;20&#10;\p_state_clk_gate_max&#61;1000000000000&#10;\p_state_clk_gate_min&#61;1000&#10;\power_model&#61;&#10;\prefetch_on_access&#61;false&#10;\prefetcher&#61;Null&#10;\replacement_policy&#61;system.cpu.icache.replacement_policy&#10;\response_latency&#61;2&#10;\sequential_access&#61;false&#10;\size&#61;32768&#10;\system&#61;system&#10;\tag_latency&#61;2&#10;\tags&#61;system.cpu.icache.tags&#10;\tgts_per_mshr&#61;20&#10;\warmup_percentage&#61;0&#10;\write_allocator&#61;Null&#10;\write_buffers&#61;8&#10;\writeback_clean&#61;true">
<path fill="#bab6ae" stroke="#000000" d="M220,-32C220,-32 388,-32 388,-32 394,-32 400,-38 400,-44 400,-44 400,-112 400,-112 400,-118 394,-124 388,-124 388,-124 220,-124 220,-124 214,-124 208,-118 208,-112 208,-112 208,-44 208,-44 208,-38 214,-32 220,-32"/>
<text text-anchor="middle" x="304" y="-108.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="304" y="-93.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust109" class="cluster"><title>cluster_system_cpu_dcache</title>
<g id="a_clust109"><a xlink:title="addr_ranges&#61;0:18446744073709551615&#10;\assoc&#61;2&#10;\clk_domain&#61;system.cpu_clk_domain&#10;\clusivity&#61;mostly_incl&#10;\compressor&#61;Null&#10;\data_latency&#61;2&#10;\default_p_state&#61;UNDEFINED&#10;\demand_mshr_reserve&#61;1&#10;\eventq_index&#61;0&#10;\is_read_only&#61;false&#10;\max_miss_count&#61;0&#10;\mshrs&#61;4&#10;\p_state_clk_gate_bins&#61;20&#10;\p_state_clk_gate_max&#61;1000000000000&#10;\p_state_clk_gate_min&#61;1000&#10;\power_model&#61;&#10;\prefetch_on_access&#61;false&#10;\prefetcher&#61;Null&#10;\replacement_policy&#61;system.cpu.dcache.replacement_policy&#10;\response_latency&#61;2&#10;\sequential_access&#61;false&#10;\size&#61;65536&#10;\system&#61;system&#10;\tag_latency&#61;2&#10;\tags&#61;system.cpu.dcache.tags&#10;\tgts_per_mshr&#61;20&#10;\warmup_percentage&#61;0&#10;\write_allocator&#61;Null&#10;\write_buffers&#61;8&#10;\writeback_clean&#61;false">
<path fill="#bab6ae" stroke="#000000" d="M479,-32C479,-32 647,-32 647,-32 653,-32 659,-38 659,-44 659,-44 659,-112 659,-112 659,-118 653,-124 647,-124 647,-124 479,-124 479,-124 473,-124 467,-118 467,-112 467,-112 467,-44 467,-44 467,-38 473,-32 479,-32"/>
<text text-anchor="middle" x="563" y="-108.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="563" y="-93.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust117" class="cluster"><title>cluster_system_cpu_itb</title>
<g id="a_clust117"><a xlink:title="eventq_index&#61;0&#10;\is_stage2&#61;false&#10;\size&#61;64&#10;\sys&#61;system&#10;\walker&#61;system.cpu.itb.walker">
<path fill="#bab6ae" stroke="#000000" d="M403,-156C403,-156 524,-156 524,-156 530,-156 536,-162 536,-168 536,-168 536,-290 536,-290 536,-296 530,-302 524,-302 524,-302 403,-302 403,-302 397,-302 391,-296 391,-290 391,-290 391,-168 391,-168 391,-162 397,-156 403,-156"/>
<text text-anchor="middle" x="463.5" y="-286.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="463.5" y="-271.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmITB</text>
</a>
</g>
</g>
<g id="clust118" class="cluster"><title>cluster_system_cpu_itb_walker</title>
<g id="a_clust118"><a xlink:title="clk_domain&#61;system.cpu_clk_domain&#10;\default_p_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\is_stage2&#61;false&#10;\num_squash_per_cycle&#61;2&#10;\p_state_clk_gate_bins&#61;20&#10;\p_state_clk_gate_max&#61;1000000000000&#10;\p_state_clk_gate_min&#61;1000&#10;\power_model&#61;&#10;\sys&#61;system">
<path fill="#9f9c95" stroke="#000000" d="M411,-164C411,-164 516,-164 516,-164 522,-164 528,-170 528,-176 528,-176 528,-244 528,-244 528,-250 522,-256 516,-256 516,-256 411,-256 411,-256 405,-256 399,-250 399,-244 399,-244 399,-176 399,-176 399,-170 405,-164 411,-164"/>
<text text-anchor="middle" x="463.5" y="-240.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="463.5" y="-225.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTableWalker</text>
</a>
</g>
</g>
<!-- system_system_port -->
<g id="node1" class="node"><title>system_system_port</title>
<path fill="#b6b8bc" stroke="#000000" d="M580.5,-497C580.5,-497 651.5,-497 651.5,-497 657.5,-497 663.5,-503 663.5,-509 663.5,-509 663.5,-521 663.5,-521 663.5,-527 657.5,-533 651.5,-533 651.5,-533 580.5,-533 580.5,-533 574.5,-533 568.5,-527 568.5,-521 568.5,-521 568.5,-509 568.5,-509 568.5,-503 574.5,-497 580.5,-497"/>
<text text-anchor="middle" x="616" y="-511.3" font-family="Arial" font-size="14.00" fill="#000000">system_port</text>
</g>
<!-- system_membus_slave -->
<g id="node3" class="node"><title>system_membus_slave</title>
<path fill="#586070" stroke="#000000" d="M601,-365C601,-365 631,-365 631,-365 637,-365 643,-371 643,-377 643,-377 643,-389 643,-389 643,-395 637,-401 631,-401 631,-401 601,-401 601,-401 595,-401 589,-395 589,-389 589,-389 589,-377 589,-377 589,-371 595,-365 601,-365"/>
<text text-anchor="middle" x="616" y="-379.3" font-family="Arial" font-size="14.00" fill="#000000">slave</text>
</g>
<!-- system_system_port&#45;&gt;system_membus_slave -->
<g id="edge1" class="edge"><title>system_system_port&#45;&gt;system_membus_slave</title>
<path fill="none" stroke="black" d="M616,-496.737C616,-474.981 616,-437.322 616,-411.564"/>
<polygon fill="black" stroke="black" points="619.5,-411.334 616,-401.334 612.5,-411.334 619.5,-411.334"/>
</g>
<!-- system_membus_master -->
<g id="node2" class="node"><title>system_membus_master</title>
<path fill="#586070" stroke="#000000" d="M523,-365C523,-365 559,-365 559,-365 565,-365 571,-371 571,-377 571,-377 571,-389 571,-389 571,-395 565,-401 559,-401 559,-401 523,-401 523,-401 517,-401 511,-395 511,-389 511,-389 511,-377 511,-377 511,-371 517,-365 523,-365"/>
<text text-anchor="middle" x="541" y="-379.3" font-family="Arial" font-size="14.00" fill="#000000">master</text>
</g>
<!-- system_mem_ctrls_port -->
<g id="node4" class="node"><title>system_mem_ctrls_port</title>
<path fill="#4b4746" stroke="#000000" d="M111,-173C111,-173 141,-173 141,-173 147,-173 153,-179 153,-185 153,-185 153,-197 153,-197 153,-203 147,-209 141,-209 141,-209 111,-209 111,-209 105,-209 99,-203 99,-197 99,-197 99,-185 99,-185 99,-179 105,-173 111,-173"/>
<text text-anchor="middle" x="126" y="-187.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_master&#45;&gt;system_mem_ctrls_port -->
<g id="edge2" class="edge"><title>system_membus_master&#45;&gt;system_mem_ctrls_port</title>
<path fill="none" stroke="black" d="M510.871,-381.252C426.286,-378.88 191.078,-370.324 165,-348 127.811,-316.164 123.271,-254.745 124.101,-219.209"/>
<polygon fill="black" stroke="black" points="127.604,-219.203 124.501,-209.073 120.609,-218.927 127.604,-219.203"/>
</g>
<!-- system_cpu_dtb_walker_port -->
<g id="node7" class="node"><title>system_cpu_dtb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M601,-173C601,-173 631,-173 631,-173 637,-173 643,-179 643,-185 643,-185 643,-197 643,-197 643,-203 637,-209 631,-209 631,-209 601,-209 601,-209 595,-209 589,-203 589,-197 589,-197 589,-185 589,-185 589,-179 595,-173 601,-173"/>
<text text-anchor="middle" x="616" y="-187.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_slave&#45;&gt;system_cpu_dtb_walker_port -->
<g id="edge6" class="edge"><title>system_membus_slave&#45;&gt;system_cpu_dtb_walker_port</title>
<path fill="none" stroke="black" d="M616,-354.742C616,-314.925 616,-242.015 616,-209.021"/>
<polygon fill="black" stroke="black" points="612.5,-354.804 616,-364.804 619.5,-354.804 612.5,-354.804"/>
</g>
<!-- system_cpu_icache_mem_side -->
<g id="node8" class="node"><title>system_cpu_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M320,-41C320,-41 380,-41 380,-41 386,-41 392,-47 392,-53 392,-53 392,-65 392,-65 392,-71 386,-77 380,-77 380,-77 320,-77 320,-77 314,-77 308,-71 308,-65 308,-65 308,-53 308,-53 308,-47 314,-41 320,-41"/>
<text text-anchor="middle" x="350" y="-55.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_membus_slave&#45;&gt;system_cpu_icache_mem_side -->
<g id="edge3" class="edge"><title>system_membus_slave&#45;&gt;system_cpu_icache_mem_side</title>
<path fill="none" stroke="black" d="M652.478,-372.687C665,-367.555 677.693,-359.747 685,-348 696.268,-329.885 698.967,-172.125 685,-156 652.366,-118.325 510.166,-140.116 463,-124 430.144,-112.774 395.926,-91.894 373.874,-77.0375"/>
<polygon fill="black" stroke="black" points="651.237,-369.414 643.027,-376.112 653.621,-375.996 651.237,-369.414"/>
</g>
<!-- system_cpu_dcache_mem_side -->
<g id="node10" class="node"><title>system_cpu_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M579,-41C579,-41 639,-41 639,-41 645,-41 651,-47 651,-53 651,-53 651,-65 651,-65 651,-71 645,-77 639,-77 639,-77 579,-77 579,-77 573,-77 567,-71 567,-65 567,-65 567,-53 567,-53 567,-47 573,-41 579,-41"/>
<text text-anchor="middle" x="609" y="-55.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_membus_slave&#45;&gt;system_cpu_dcache_mem_side -->
<g id="edge4" class="edge"><title>system_membus_slave&#45;&gt;system_cpu_dcache_mem_side</title>
<path fill="none" stroke="black" d="M653.232,-377.272C671.447,-372.874 691.812,-364.385 703,-348 751.121,-277.529 735.24,-235.008 703,-156 689.252,-122.309 657.353,-94.0301 634.531,-77.0785"/>
<polygon fill="black" stroke="black" points="652.482,-373.853 643.406,-379.319 653.91,-380.706 652.482,-373.853"/>
</g>
<!-- system_cpu_itb_walker_port -->
<g id="node12" class="node"><title>system_cpu_itb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M478,-173C478,-173 508,-173 508,-173 514,-173 520,-179 520,-185 520,-185 520,-197 520,-197 520,-203 514,-209 508,-209 508,-209 478,-209 478,-209 472,-209 466,-203 466,-197 466,-197 466,-185 466,-185 466,-179 472,-173 478,-173"/>
<text text-anchor="middle" x="493" y="-187.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_slave&#45;&gt;system_cpu_itb_walker_port -->
<g id="edge5" class="edge"><title>system_membus_slave&#45;&gt;system_cpu_itb_walker_port</title>
<path fill="none" stroke="black" d="M585.908,-359.581C583.623,-358.277 581.308,-357.065 579,-356 566.081,-350.035 558.487,-357.618 548,-348 507.365,-310.732 496.745,-241.616 493.975,-209.387"/>
<polygon fill="black" stroke="black" points="584.153,-362.612 594.485,-364.954 587.869,-356.679 584.153,-362.612"/>
</g>
<!-- system_cpu_icache_port -->
<g id="node5" class="node"><title>system_cpu_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M189.5,-173C189.5,-173 256.5,-173 256.5,-173 262.5,-173 268.5,-179 268.5,-185 268.5,-185 268.5,-197 268.5,-197 268.5,-203 262.5,-209 256.5,-209 256.5,-209 189.5,-209 189.5,-209 183.5,-209 177.5,-203 177.5,-197 177.5,-197 177.5,-185 177.5,-185 177.5,-179 183.5,-173 189.5,-173"/>
<text text-anchor="middle" x="223" y="-187.3" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu_icache_cpu_side -->
<g id="node9" class="node"><title>system_cpu_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M227.5,-41C227.5,-41 278.5,-41 278.5,-41 284.5,-41 290.5,-47 290.5,-53 290.5,-53 290.5,-65 290.5,-65 290.5,-71 284.5,-77 278.5,-77 278.5,-77 227.5,-77 227.5,-77 221.5,-77 215.5,-71 215.5,-65 215.5,-65 215.5,-53 215.5,-53 215.5,-47 221.5,-41 227.5,-41"/>
<text text-anchor="middle" x="253" y="-55.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu_icache_port&#45;&gt;system_cpu_icache_cpu_side -->
<g id="edge7" class="edge"><title>system_cpu_icache_port&#45;&gt;system_cpu_icache_cpu_side</title>
<path fill="none" stroke="black" d="M226.984,-172.737C232.027,-150.884 240.772,-112.986 246.719,-87.2198"/>
<polygon fill="black" stroke="black" points="250.161,-87.8653 249,-77.3344 243.341,-86.2913 250.161,-87.8653"/>
</g>
<!-- system_cpu_dcache_port -->
<g id="node6" class="node"><title>system_cpu_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M299,-173C299,-173 371,-173 371,-173 377,-173 383,-179 383,-185 383,-185 383,-197 383,-197 383,-203 377,-209 371,-209 371,-209 299,-209 299,-209 293,-209 287,-203 287,-197 287,-197 287,-185 287,-185 287,-179 293,-173 299,-173"/>
<text text-anchor="middle" x="335" y="-187.3" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu_dcache_cpu_side -->
<g id="node11" class="node"><title>system_cpu_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M486.5,-41C486.5,-41 537.5,-41 537.5,-41 543.5,-41 549.5,-47 549.5,-53 549.5,-53 549.5,-65 549.5,-65 549.5,-71 543.5,-77 537.5,-77 537.5,-77 486.5,-77 486.5,-77 480.5,-77 474.5,-71 474.5,-65 474.5,-65 474.5,-53 474.5,-53 474.5,-47 480.5,-41 486.5,-41"/>
<text text-anchor="middle" x="512" y="-55.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu_dcache_port&#45;&gt;system_cpu_dcache_cpu_side -->
<g id="edge8" class="edge"><title>system_cpu_dcache_port&#45;&gt;system_cpu_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M358.504,-172.737C389.8,-149.752 445.262,-109.016 480.253,-83.3171"/>
<polygon fill="black" stroke="black" points="482.693,-85.8678 488.68,-77.1273 478.549,-80.226 482.693,-85.8678"/>
</g>
</g>
</svg>
