===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 1.1538 seconds

  ----User Time----  ----Wall Time----  ----Name----
    0.2483 ( 16.6%)    0.2483 ( 21.5%)  FIR Parser
    0.9816 ( 65.8%)    0.6432 ( 55.7%)  'firrtl.circuit' Pipeline
    0.1235 (  8.3%)    0.0677 (  5.9%)    'firrtl.module' Pipeline
    0.1094 (  7.3%)    0.0600 (  5.2%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    0.0140 (  0.9%)    0.0077 (  0.7%)      LowerCHIRRTL
    0.0150 (  1.0%)    0.0150 (  1.3%)    InferWidths
    0.0556 (  3.7%)    0.0556 (  4.8%)    InferResets
    0.0019 (  0.1%)    0.0019 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0024 (  0.2%)    0.0024 (  0.2%)    PrefixModules
    0.0633 (  4.2%)    0.0633 (  5.5%)    LowerFIRRTLTypes
    0.5763 ( 38.6%)    0.2937 ( 25.5%)    'firrtl.module' Pipeline
    0.0894 (  6.0%)    0.0487 (  4.2%)      ExpandWhens
    0.4868 ( 32.6%)    0.2449 ( 21.2%)      Canonicalizer
    0.0193 (  1.3%)    0.0193 (  1.7%)    Inliner
    0.0263 (  1.8%)    0.0263 (  2.3%)    IMConstProp
    0.0004 (  0.0%)    0.0004 (  0.0%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    BlackBoxReader
    0.0993 (  6.7%)    0.0993 (  8.6%)    'firrtl.module' Pipeline
    0.0993 (  6.7%)    0.0993 (  8.6%)      Canonicalizer
    0.0860 (  5.8%)    0.0860 (  7.5%)  LowerFIRRTLToHW
    0.0000 (  0.0%)    0.0000 (  0.0%)  HWMemSimImpl
    0.1054 (  7.1%)    0.1054 (  9.1%)  'hw.module' Pipeline
    0.0011 (  0.1%)    0.0011 (  0.1%)    HWCleanup
    0.0267 (  1.8%)    0.0267 (  2.3%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.0614 (  4.1%)    0.0614 (  5.3%)    Canonicalizer
    0.0009 (  0.1%)    0.0009 (  0.1%)    HWLegalizeModules
    0.0151 (  1.0%)    0.0151 (  1.3%)    PrettifyVerilog
    0.0699 (  4.7%)    0.0699 (  6.1%)  ExportVerilog
    0.0009 (  0.1%)    0.0009 (  0.1%)  Rest
    1.4922 (100.0%)    1.1538 (100.0%)  Total

{
  totalTime: 1.163,
  maxMemory: 70508544
}
