# Single Cycle Datapath
 Single Cycle Datapath in Verilog
