# 
# ===============================================================================
#                               Allegro PCB Router                               
# Copyright 1990-2010 Cadence Design Systems, Inc.  All Rights Reserved.
# ===============================================================================
# 
# Software licensed for sale by Cadence Design Systems, Inc.
# Current time = Mon Feb 16 12:56:54 2015
# 
# Allegro PCB Router v16-6-112 made 2012/09/12 at 23:00:45
# Running on: qgpwindowsvb-pc, OS Version: WindowsNT 6.1.7601, Architecture: Intel Pentium II, III, or 4
# Licensing: The program will not obey any unlicensed rules
# No graphics will be displayed.
# Design Name C:/Users/QGPWindowsVB/Downloads/orebi/SPB_Data/TUBII5/worklib/tubii/physical\tubii_v5.dsn
# Batch File Name: pasde.do
# Did File Name: C:/Users/QGPWindowsVB/Downloads/orebi/SPB_Data/TUBII5/worklib/tubii/physical/specctra.did
# Current time = Mon Feb 16 12:56:54 2015
# PCB C:/Users/QGPWindowsVB/Downloads/orebi/SPB_Data/TUBII5/worklib/tubii/physical
# Master Unit set up as: MIL 1000
# PCB Limits xlo=-360.0000 ylo=-1120.0000 xhi=16360.0000 yhi=16360.0000
# Total 910 Images Consolidated.
# Via VIA z=1, 2 xlo=-12.0000 ylo=-12.0000 xhi= 12.0000 yhi= 12.0000
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# Wires Processed 341, Vias Processed 57
# Using colormap in design file.
# Layers Processed: Signal Layers 2
# Layers Processed: Power Layers 3
# Components Placed 943, Images Processed 979, Padstacks Processed 24
# Nets Processed 871, Net Terminals 3308
# PCB Area=231040000.000  EIC=281  Area/EIC=822206.406  SMDs=691
# Total Pin Count: 3941
# Signal Connections Created 1274
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Wiring Statistics ----------------- C:/Users/QGPWindowsVB/Downloads/orebi/SPB_Data/TUBII5/worklib/tubii/physical\tubii_v5.dsn
# Nets 871 Connections 2230 Unroutes 1983
# Signal Layers 2 Power Layers 3
# Wire Junctions 67, at vias 28 Total Vias 57
# Percent Connected   10.45
# Manhattan Length 2157984.2700 Horizontal 983918.6600 Vertical 1174065.6100
# Routed Length 89385.5365 Horizontal 43823.9500 Vertical 45604.8000
# Ratio Actual / Manhattan   0.0414
# Unconnected Length 2085153.4200 Horizontal 957499.2500 Vertical 1127654.1700
# Total Conflicts: 154 (Cross: 14, Clear: 140, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Cpu Time = 0:00:00  Elapsed Time = 0:00:02
# Loading Do File pasde.do ...
# Loading Do File C:/Users/QGPWindowsVB/Downloads/orebi/SPB_Data/TUBII5/worklib/tubii/physical\tubii_v5_rules.do ...
# Colormap Written to File _notify.std
# Enter command <# Loading Do File C:/Users/QGPWIN~1/AppData/Local/Temp/#Taaaaaf02504.tmp ...
# All Components Unselected.
# All Nets Unselected.
# Component U66 Selected.
set route_diagonal 0
grid wire 0.010000 (direction x) (offset 0.000000)
grid wire 0.010000 (direction y) (offset 0.000000)
grid via 0.010000 (direction x) (offset 0.000000)
grid via 0.010000 (direction y) (offset 0.000000)
protect all wires
# All Wires Protected.
direction TOP horizontal
select layer TOP
unprotect layer_wires TOP
# Wires on layer TOP were Unprotected.
direction BOTTOM vertical
select layer BOTTOM
unprotect layer_wires BOTTOM
# Wires on layer BOTTOM were Unprotected.
cost via -1
# System default cost will be used.
set turbo_stagger off
limit outside -1
rule pcb (patterns_allowed  trombone accordion)
set pattern_stacking on
rule pcb (sawtooth_amplitude -1 -1)
rule pcb (sawtooth_gap -1)
rule pcb (accordion_amplitude -1 -1)
rule pcb (accordion_gap -1)
rule pcb (trombone_run_length -1)
rule pcb (trombone_gap -1)
unprotect selected
# All Selected Wires Unprotected.
route 25 1
# Current time = Mon Feb 16 12:57:34 2015
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# 
# Wiring Statistics ----------------- C:/Users/QGPWindowsVB/Downloads/orebi/SPB_Data/TUBII5/worklib/tubii/physical\tubii_v5.dsn
# Nets 871 Connections 2230 Unroutes 1983
# Signal Layers 2 Power Layers 3
# Wire Junctions 67, at vias 28 Total Vias 57
# Percent Connected   10.45
# Manhattan Length 2157984.2700 Horizontal 983918.6600 Vertical 1174065.6100
# Routed Length 89385.5365 Horizontal 43823.9500 Vertical 45604.8000
# Ratio Actual / Manhattan   0.0414
# Unconnected Length 2085153.4200 Horizontal 957499.2500 Vertical 1127654.1700
# Start Route Pass 1 of 25
# Routing 16 wires.
# Total Conflicts: 3 (Cross: 3, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1970
# Attempts 16 Successes 16 Failures 0 Vias 65
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 25
# 3 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Start Route Pass 2 of 25
# Routing 9 wires.
# 2 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1970
# Attempts 9 Successes 9 Failures 0 Vias 65
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 2 of 25
# Cpu Time = 0:00:02  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Route    |  1|     3|     0|   0| 1970|   65|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|     0|   0| 1970|   65|    0|   0|100|  0:00:00|  0:00:00|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:00
# 
# Wiring Statistics ----------------- C:/Users/QGPWindowsVB/Downloads/orebi/SPB_Data/TUBII5/worklib/tubii/physical\tubii_v5.dsn
# Nets 871 Connections 2230 Unroutes 1970
# Signal Layers 2 Power Layers 3
# Wire Junctions 70, at vias 30 Total Vias 65
# Percent Connected   11.66
# Manhattan Length 2158634.2700 Horizontal 984235.2400 Vertical 1174399.0300
# Routed Length 122613.7965 Horizontal 62035.7100 Vertical 60621.3000
# Ratio Actual / Manhattan   0.0568
# Unconnected Length 2054039.1600 Horizontal 940807.4900 Vertical 1113231.6700
clean 2
# Current time = Mon Feb 16 12:57:36 2015
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# 
# Wiring Statistics ----------------- C:/Users/QGPWindowsVB/Downloads/orebi/SPB_Data/TUBII5/worklib/tubii/physical\tubii_v5.dsn
# Nets 871 Connections 2230 Unroutes 1970
# Signal Layers 2 Power Layers 3
# Wire Junctions 70, at vias 30 Total Vias 65
# Percent Connected   11.66
# Manhattan Length 2158634.2700 Horizontal 984235.2400 Vertical 1174399.0300
# Routed Length 122613.7965 Horizontal 62035.7100 Vertical 60621.3000
# Ratio Actual / Manhattan   0.0568
# Unconnected Length 2054039.1600 Horizontal 940807.4900 Vertical 1113231.6700
# Start Clean Pass 1 of 2
# Routing 25 wires.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1970
# Attempts 19 Successes 18 Failures 1 Vias 63
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# End Pass 1 of 2
# Start Clean Pass 2 of 2
# Routing 27 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1970
# Attempts 21 Successes 21 Failures 0 Vias 63
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# End Pass 2 of 2
# Cpu Time = 0:00:01  Elapsed Time = 0:00:02
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Route    |  1|     3|     0|   0| 1970|   65|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|     0|   0| 1970|   65|    0|   0|100|  0:00:00|  0:00:00|
# Clean    |  3|     0|     0|   1| 1970|   63|    0|   0|   |  0:00:01|  0:00:01|
# Clean    |  4|     0|     0|   0| 1970|   63|    0|   0|   |  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- C:/Users/QGPWindowsVB/Downloads/orebi/SPB_Data/TUBII5/worklib/tubii/physical\tubii_v5.dsn
# Nets 871 Connections 2230 Unroutes 1970
# Signal Layers 2 Power Layers 3
# Wire Junctions 73, at vias 29 Total Vias 63
# Percent Connected   11.66
# Manhattan Length 2160046.4000 Horizontal 985057.4680 Vertical 1174988.9320
# Routed Length 122423.5565 Horizontal 62026.4700 Vertical 60440.3000
# Ratio Actual / Manhattan   0.0567
# Unconnected Length 2055062.0300 Horizontal 941378.8600 Vertical 1113683.1700
write routes (changed_only) (reset_changed) C:/Users/QGPWIN~1/AppData/Local/Temp/#Taaaaag02504.tmp
# Routing Written to File C:/Users/QGPWIN~1/AppData/Local/Temp/#Taaaaag02504.tmp
# Loading Do File C:/Users/QGPWIN~1/AppData/Local/Temp/#Taaaaai02504.tmp ...
# All Components Unselected.
# All Nets Unselected.
# Net UNNAMED_3_PORTS_I2_DGTH Selected.
# Net UNNAMED_1_10H116_I62_A Selected.
# Net UNNAMED_1_10H116_I62_B Selected.
# Net UNNAMED_3_PORTS_I2_DGTL Selected.
# Net UNNAMED_1_100EL34_I36_CLK Selected.
# Net UNNAMED_1_10H116_I6_Y Selected.
# Net UNNAMED_1_10H116_I6_Y_1 Selected.
# Net UNNAMED_1_100EL34_I36_CLK_1 Selected.
# Net GND2 Selected.
# Net GND1 Selected.
# Net VEE Selected.
# All Selected Wires Unprotected.
# All unprotected selected wires were deleted.
# Current time = Mon Feb 16 15:20:14 2015
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Wiring Statistics ----------------- C:/Users/QGPWindowsVB/Downloads/orebi/SPB_Data/TUBII5/worklib/tubii/physical\tubii_v5.dsn
# Nets 871 Connections 2230 Unroutes 1988
# Signal Layers 2 Power Layers 3
# Wire Junctions 66, at vias 28 Total Vias 56
# Percent Connected   10.85
# Manhattan Length 2157684.2700 Horizontal 983764.3000 Vertical 1173919.9700
# Routed Length 84659.2669 Horizontal 41941.3200 Vertical 42734.8000
# Ratio Actual / Manhattan   0.0392
# Unconnected Length 2087302.0500 Horizontal 958657.8800 Vertical 1128644.1700
# All Components Unselected.
# All Nets Unselected.
# Current time = Mon Feb 16 15:20:14 2015
# Nets Processed 872, Net Terminals 4038
# Signal Connections Created 1274
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# 
# Wiring Statistics ----------------- C:/Users/QGPWindowsVB/Downloads/orebi/SPB_Data/TUBII5/worklib/tubii/physical\tubii_v5.dsn
# Nets 872 Connections 2230 Unroutes 1983
# Signal Layers 2 Power Layers 3
# Wire Junctions 67, at vias 28 Total Vias 57
# Percent Connected   11.08
# Manhattan Length 2157984.2700 Horizontal 983918.6600 Vertical 1174065.6100
# Routed Length 89385.5365 Horizontal 43823.9500 Vertical 45604.8000
# Ratio Actual / Manhattan   0.0414
# Unconnected Length 2085153.4200 Horizontal 957499.2500 Vertical 1127654.1700
quit
