*****************************************************************

  Device    [devCLC]

  Author    []

  Abstract  [THE DEVICE CAN BE USED FOR ADDIDTION.]

  Revision History:

********************************************************************************/
gate
device devCLC : device devC
{
    parameter
    (
        config bit INITC[31:0]     = 32'h0000_0000,        
        config string FGC_MODE     = "ARITH",                // "LUT5" "ROM" "WMUX" "ARITH"        
        config string Y2MUX_SEL    = "FG"                   // "FFCD" "FG" "CY"
    );
    
    port
    (
               input    C0, C1, C2, C3, C4, CD,
               output   Y2,  
        logic  input    FGC_CIN,
        logic  output   FGC_COUT

    );
}; // end of device devCLC


/*******************************************************************************

  Device    [devCLC]

  Author    []

  Abstract  []

  Revision History:

********************************************************************************/
structure netlist of devCLC
{
    // Wires for input ports
    wire ntC0, ntC1, ntC2, ntC3, ntC4, ntCD; 

    // Wires connecting to output ports
    wire ntY2MUX;
    // Internal wires
    wire ntFGC_Z, ntCYC;   
    wire ntCYB;

    //
    // Connection to ports
    //
    ntC0      <= C0;
    ntC1      <= C1;
    ntC2      <= C2;
    ntC3      <= C3;
    ntC4      <= C4;
    ntCD      <= CD;

    ntCYB     <= FGC_CIN;

    Y2        <= ntY2MUX;
      
    FGC_COUT  <= ntCYC;
    
    //
    // Instances. FGA section
    //

    device FGA FGC 
        parameter map
        (
            INIT        => INITC,
            MODE        => FGC_MODE
        )
        port map 
        (
            A0   => ntC0, A1  => ntC1, A2  => ntC2, A3  => ntC3, A4  => ntC4,       
            A5   => ntCD,
            CIN  => ntCYB,
            COUT => ntCYC,
            Z    => ntFGC_Z 
        );

    device Y2MUX Y2MUX
        parameter map
        (
            CFG  => Y2MUX_SEL
        )    
        port map
        (
            FG  => ntFGC_Z, CY => ntCYC,
            Z   => ntY2MUX
        );
}; // end of structure netlist of devCLC


timing tnl of devCLC
{
    wire ntI0;
    wire ntI1;
    operator V_LUT5CARRY V_FGC
        parameter map 
        (
            INIT        => INITC,
            ID_TO_LUT   => (FGC_MODE == "ARITH4"  || FGC_MODE == "ARITH"   || FGC_MODE == "ARITH6"  || FGC_MODE == "CY01"    || FGC_MODE == "ARITH0" || FGC_MODE == "L5C01" || FGC_MODE == "LUT5"  || FGC_MODE == "ARITH3") ? "FALSE" : "TRUE",
            CIN_TO_LUT  => (FGC_MODE == "WMUX"    || FGC_MODE == "ARITH9"  || FGC_MODE == "ARITH10" || FGC_MODE == "ARITH11" || FGC_MODE == "ARITH0" || FGC_MODE == "L5C01" || FGC_MODE == "LUT5"  || FGC_MODE == "ARITH3") ? "FALSE" : "TRUE",
            I4_TO_CARRY => (FGC_MODE == "ARITH14" || FGC_MODE == "ARITH15" || FGC_MODE == "ARITH10" || FGC_MODE == "ARITH11" || FGC_MODE == "ARITH6" || FGC_MODE == "CY01"  || FGC_MODE == "LUT5"  || FGC_MODE == "ARITH3") ? "FALSE" : "TRUE",               
            I4_TO_LUT   => (FGC_MODE == "ARITH13" || FGC_MODE == "ARITH15" || FGC_MODE == "ARITH9"  || FGC_MODE == "ARITH11" || FGC_MODE == "ARITH"  || FGC_MODE == "CY01"  || FGC_MODE == "L5C01" || FGC_MODE == "ARITH3") ? "FALSE" : "TRUE",
            SECTION     => "C"
        )
        port map 
        (
           CIN  => FGC_CIN,
           I0   => C0,
           I1   => C1,
           I2   => C2,
           I3   => C3,
           I4   => C4,
           ID   => CD,
           COUT => ntI0,
           S    => ntI1
        );
                
     FGC_COUT <= ntI0;
        
     if (Y2MUX_SEL != "FFAB")
     {
     operator V_MUX V_Y2MUX
         parameter map
         (
             SEL  => (Y2MUX_SEL == "CY") ? "I0" : "I1",
             SECTION  => "C"
         )
         port map
         (
             I0 => ntI0,
             I1 => ntI1,
             Y => Y2
         );
     }
}