Synthesizing design: digit_recognizer_final.sv
dc_shell-t -x "source -echo do_mapping.tcl"
                                        
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)
                                        
               Version K-2015.06-SP1 for linux64 - Jul 21, 2015 
                                        
                    Copyright (c) 1988 - 2015 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/ecegrid/a/mg81/.synopsys_dv_prefs.tcl
# Step 1:  Read in the source file
analyze -format sverilog -lib WORK { digit_recognizer_final.sv}
Running PRESTO HDLC
Compiling source file ./source/digit_recognizer_final.sv
Warning:  ./source/digit_recognizer_final.sv:478: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  ./source/digit_recognizer_final.sv:479: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  ./source/digit_recognizer_final.sv:576: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  ./source/digit_recognizer_final.sv:2030: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  ./source/digit_recognizer_final.sv:2031: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Presto compilation completed successfully.
Loading db file '/package/eda/cells/OSU/v2.7/synopsys/lib/ami05/osu05_stdcells.db'
Loading db file '/package/eda/synopsys/syn-K-2015.06-SP1/libraries/syn/dw_foundation.sldb'
elaborate digit_recognizer_final -lib WORK
Loading db file '/package/eda/synopsys/syn-K-2015.06-SP1/libraries/syn/gtech.db'
Loading db file '/package/eda/synopsys/syn-K-2015.06-SP1/libraries/syn/standard.sldb'
  Loading link library 'osu05_stdcells'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'digit_recognizer_final'.
Information: Building the design 'networkController'. (HDL-193)

Statistics for case statements in always block at line 1128 in file
	'./source/digit_recognizer_final.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1132           |     no/auto      |
===============================================

Statistics for case statements in always block at line 1156 in file
	'./source/digit_recognizer_final.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1160           |     no/auto      |
===============================================

Statistics for case statements in always block at line 1209 in file
	'./source/digit_recognizer_final.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1213           |     no/auto      |
===============================================

Statistics for case statements in always block at line 1264 in file
	'./source/digit_recognizer_final.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1269           |     no/auto      |
===============================================

Statistics for case statements in always block at line 1279 in file
	'./source/digit_recognizer_final.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1296           |     no/auto      |
|           1329           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine networkController line 999 in file
		'./source/digit_recognizer_final.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
|     addr_en_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  shift_network_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| sigmoid_address_reg  | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
|   network_done_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   network_calc_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    digit_done_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| sigmoid_write_en_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      clear_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    accumulate_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
	in routine networkController line 1026 in file
		'./source/digit_recognizer_final.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     weight4_reg     | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|     weight1_reg     | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|     weight2_reg     | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|     weight3_reg     | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine networkController line 1057 in file
		'./source/digit_recognizer_final.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     input4_reg      | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|     input1_reg      | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|     input2_reg      | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|     input3_reg      | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine networkController line 1101 in file
		'./source/digit_recognizer_final.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      bias_reg       | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine networkController line 1114 in file
		'./source/digit_recognizer_final.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   layer2State_reg   | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
|    topState_reg     | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
|   layer1State_reg   | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'SPI_input_controller'. (HDL-193)

Statistics for case statements in always block at line 1835 in file
	'./source/digit_recognizer_final.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1838           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine SPI_input_controller line 1809 in file
		'./source/digit_recognizer_final.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| expected_label_reg  | Flip-flop |  10   |  Y  | N  | Y  | N  | N  | N  | N  |
|      state_reg      | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
|     SPI_in_reg      | Flip-flop |   8   |  Y  | N  | N  | Y  | N  | N  | N  |
|     delay1_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     delay2_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    shift_SPI_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine SPI_input_controller line 1865 in file
		'./source/digit_recognizer_final.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| calculate_cost_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'SPI_output_controller'. (HDL-193)

Statistics for case statements in always block at line 1958 in file
	'./source/digit_recognizer_final.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1961           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine SPI_output_controller line 1948 in file
		'./source/digit_recognizer_final.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      state_reg      | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred tri-state devices in process
	in routine SPI_output_controller line 1989 in file
		'./source/digit_recognizer_final.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
|   MISO_tri    | Tri-State Buffer |   1   | N  |
=================================================
Presto compilation completed successfully.
Information: Building the design 'pixelData'. (HDL-193)

Inferred memory devices in process
	in routine pixelData line 1407 in file
		'./source/digit_recognizer_final.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  pixel_data_1_reg   | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|  pixel_data_2_reg   | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine pixelData line 1413 in file
		'./source/digit_recognizer_final.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| chooseShift_reg_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'sigmoidRegisters'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'fmc'. (HDL-193)

Statistics for case statements in always block at line 657 in file
	'./source/digit_recognizer_final.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           660            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine fmc line 641 in file
		'./source/digit_recognizer_final.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
|      state_reg      | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|   address_in_reg    | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'sigmoid_ALU'. (HDL-193)

Inferred memory devices in process
	in routine sigmoid_ALU line 1511 in file
		'./source/digit_recognizer_final.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    added_reg_reg    | Flip-flop |  10   |  Y  | N  | N  | N  | N  | N  | N  |
|   weight1_reg_reg   | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|   weight2_reg_reg   | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|   weight3_reg_reg   | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|   weight4_reg_reg   | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|   input1_reg_reg    | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|   input2_reg_reg    | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|   input3_reg_reg    | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|   input4_reg_reg    | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|    bias_reg_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|       out_reg       | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|    mult1_reg_reg    | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|    mult2_reg_reg    | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|    mult3_reg_reg    | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|    mult4_reg_reg    | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'cost_calculator'. (HDL-193)

Statistics for case statements in always block at line 313 in file
	'./source/digit_recognizer_final.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           315            |     no/auto      |
===============================================

Statistics for case statements in always block at line 329 in file
	'./source/digit_recognizer_final.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           331            |     no/auto      |
===============================================

Statistics for case statements in always block at line 376 in file
	'./source/digit_recognizer_final.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           379            |     no/auto      |
===============================================

Statistics for case statements in always block at line 418 in file
	'./source/digit_recognizer_final.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           423            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine cost_calculator line 345 in file
		'./source/digit_recognizer_final.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
|     sto_reg_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|      state_reg       | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
|  label_hold_reg_reg  | Flip-flop |  10   |  Y  | N  | Y  | N  | N  | N  | N  |
| sigmoid_hold_reg_reg | Flip-flop |  40   |  Y  | N  | Y  | N  | N  | N  | N  |
|     sub_reg_reg      | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|      sq_reg_reg      | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
|     add_reg_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
================================================================================
Presto compilation completed successfully.
Information: Building the design 'digit_decode'. (HDL-193)
Warning:  ./source/digit_recognizer_final.sv:492: Concatenations cannot have unsized numbers; assuming 32 bits. (ELAB-332)
Warning:  ./source/digit_recognizer_final.sv:492: Concatenations cannot have unsized numbers; assuming 32 bits. (ELAB-332)
Warning:  ./source/digit_recognizer_final.sv:492: Concatenations cannot have unsized numbers; assuming 32 bits. (ELAB-332)
Warning:  ./source/digit_recognizer_final.sv:492: Concatenations cannot have unsized numbers; assuming 32 bits. (ELAB-332)
Warning:  ./source/digit_recognizer_final.sv:492: Concatenations cannot have unsized numbers; assuming 32 bits. (ELAB-332)
Warning:  ./source/digit_recognizer_final.sv:492: Concatenations cannot have unsized numbers; assuming 32 bits. (ELAB-332)
Warning:  ./source/digit_recognizer_final.sv:492: Concatenations cannot have unsized numbers; assuming 32 bits. (ELAB-332)
Warning:  ./source/digit_recognizer_final.sv:492: Concatenations cannot have unsized numbers; assuming 32 bits. (ELAB-332)
Warning:  ./source/digit_recognizer_final.sv:492: Concatenations cannot have unsized numbers; assuming 32 bits. (ELAB-332)
Warning:  ./source/digit_recognizer_final.sv:492: Concatenations cannot have unsized numbers; assuming 32 bits. (ELAB-332)

Statistics for case statements in always block at line 517 in file
	'./source/digit_recognizer_final.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           519            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine digit_decode line 488 in file
		'./source/digit_recognizer_final.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   mux_out_reg_reg   | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|     max_val_reg     | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|    digit_val_reg    | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|   weight_hold_reg   | Flip-flop |  40   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine digit_decode line 506 in file
		'./source/digit_recognizer_final.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     floppy_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'flex_counter' instantiated from design 'networkController' with
	the parameters "NUM_CNT_BITS=6". (HDL-193)
Warning:  ./source/digit_recognizer_final.sv:592: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
	in routine flex_counter_NUM_CNT_BITS6 line 578 in file
		'./source/digit_recognizer_final.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  rollover_flag_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    count_out_reg    | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'flex_counter' instantiated from design 'networkController' with
	the parameters "NUM_CNT_BITS=4". (HDL-193)
Warning:  ./source/digit_recognizer_final.sv:592: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
	in routine flex_counter_NUM_CNT_BITS4 line 578 in file
		'./source/digit_recognizer_final.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  rollover_flag_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    count_out_reg    | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'flex_counter' instantiated from design 'networkController' with
	the parameters "NUM_CNT_BITS=9". (HDL-193)
Warning:  ./source/digit_recognizer_final.sv:592: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
	in routine flex_counter_NUM_CNT_BITS9 line 578 in file
		'./source/digit_recognizer_final.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  rollover_flag_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    count_out_reg    | Flip-flop |   9   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'flex_counter' instantiated from design 'networkController' with
	the parameters "NUM_CNT_BITS=8". (HDL-193)
Warning:  ./source/digit_recognizer_final.sv:592: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
	in routine flex_counter_NUM_CNT_BITS8 line 578 in file
		'./source/digit_recognizer_final.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  rollover_flag_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    count_out_reg    | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'flex_counter' instantiated from design 'SPI_input_controller' with
	the parameters "7". (HDL-193)
Warning:  ./source/digit_recognizer_final.sv:592: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
	in routine flex_counter_NUM_CNT_BITS7 line 578 in file
		'./source/digit_recognizer_final.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  rollover_flag_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    count_out_reg    | Flip-flop |   7   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'gen_stp_sr' instantiated from design 'SPI_input_controller' with
	the parameters "NUM_BITS=8,SHIFT_MSB=0". (HDL-193)

Inferred memory devices in process
	in routine gen_stp_sr_NUM_BITS8_SHIFT_MSB0 line 796 in file
		'./source/digit_recognizer_final.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      temp_reg       | Flip-flop |   8   |  Y  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'gen_sync'. (HDL-193)

Inferred memory devices in process
	in routine gen_sync line 834 in file
		'./source/digit_recognizer_final.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    temp_out_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine gen_sync line 845 in file
		'./source/digit_recognizer_final.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    sync_out_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'gen_pos_edge_detect'. (HDL-193)

Inferred memory devices in process
	in routine gen_pos_edge_detect line 714 in file
		'./source/digit_recognizer_final.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    prev_sig_reg     | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'gen_pts_sr' instantiated from design 'SPI_output_controller' with
	the parameters "NUM_BITS=8,SHIFT_MSB=0". (HDL-193)
Warning:  ./source/digit_recognizer_final.sv:747: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine gen_pts_sr_NUM_BITS8_SHIFT_MSB0 line 749 in file
		'./source/digit_recognizer_final.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      temp_reg       | Flip-flop |   8   |  Y  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'pixelData_PTPSR'. (HDL-193)

Inferred memory devices in process
	in routine pixelData_PTPSR line 1374 in file
		'./source/digit_recognizer_final.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   currentData_reg   | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'sigmoidRegisters_addressableReg' instantiated from design 'sigmoidRegisters' with
	the parameters "ADDRESS=0". (HDL-193)

Inferred memory devices in process
	in routine sigmoidRegisters_addressableReg_ADDRESS0 line 1683 in file
		'./source/digit_recognizer_final.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   currentData_reg   | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'sigmoidRegisters_addressableReg' instantiated from design 'sigmoidRegisters' with
	the parameters "ADDRESS=1". (HDL-193)

Inferred memory devices in process
	in routine sigmoidRegisters_addressableReg_ADDRESS1 line 1683 in file
		'./source/digit_recognizer_final.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   currentData_reg   | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'sigmoidRegisters_addressableReg' instantiated from design 'sigmoidRegisters' with
	the parameters "ADDRESS=2". (HDL-193)

Inferred memory devices in process
	in routine sigmoidRegisters_addressableReg_ADDRESS2 line 1683 in file
		'./source/digit_recognizer_final.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   currentData_reg   | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'sigmoidRegisters_addressableReg' instantiated from design 'sigmoidRegisters' with
	the parameters "ADDRESS=3". (HDL-193)

Inferred memory devices in process
	in routine sigmoidRegisters_addressableReg_ADDRESS3 line 1683 in file
		'./source/digit_recognizer_final.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   currentData_reg   | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'sigmoidRegisters_addressableReg' instantiated from design 'sigmoidRegisters' with
	the parameters "ADDRESS=4". (HDL-193)

Inferred memory devices in process
	in routine sigmoidRegisters_addressableReg_ADDRESS4 line 1683 in file
		'./source/digit_recognizer_final.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   currentData_reg   | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'sigmoidRegisters_addressableReg' instantiated from design 'sigmoidRegisters' with
	the parameters "ADDRESS=5". (HDL-193)

Inferred memory devices in process
	in routine sigmoidRegisters_addressableReg_ADDRESS5 line 1683 in file
		'./source/digit_recognizer_final.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   currentData_reg   | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'sigmoidRegisters_addressableReg' instantiated from design 'sigmoidRegisters' with
	the parameters "ADDRESS=6". (HDL-193)

Inferred memory devices in process
	in routine sigmoidRegisters_addressableReg_ADDRESS6 line 1683 in file
		'./source/digit_recognizer_final.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   currentData_reg   | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'sigmoidRegisters_addressableReg' instantiated from design 'sigmoidRegisters' with
	the parameters "ADDRESS=7". (HDL-193)

Inferred memory devices in process
	in routine sigmoidRegisters_addressableReg_ADDRESS7 line 1683 in file
		'./source/digit_recognizer_final.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   currentData_reg   | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'sigmoidRegisters_addressableReg' instantiated from design 'sigmoidRegisters' with
	the parameters "ADDRESS=8". (HDL-193)

Inferred memory devices in process
	in routine sigmoidRegisters_addressableReg_ADDRESS8 line 1683 in file
		'./source/digit_recognizer_final.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   currentData_reg   | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'sigmoidRegisters_addressableReg' instantiated from design 'sigmoidRegisters' with
	the parameters "ADDRESS=9". (HDL-193)

Inferred memory devices in process
	in routine sigmoidRegisters_addressableReg_ADDRESS9 line 1683 in file
		'./source/digit_recognizer_final.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   currentData_reg   | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'sigmoidRegisters_addressableReg' instantiated from design 'sigmoidRegisters' with
	the parameters "ADDRESS=10". (HDL-193)

Inferred memory devices in process
	in routine sigmoidRegisters_addressableReg_ADDRESS10 line 1683 in file
		'./source/digit_recognizer_final.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   currentData_reg   | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'sigmoidRegisters_addressableReg' instantiated from design 'sigmoidRegisters' with
	the parameters "ADDRESS=11". (HDL-193)

Inferred memory devices in process
	in routine sigmoidRegisters_addressableReg_ADDRESS11 line 1683 in file
		'./source/digit_recognizer_final.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   currentData_reg   | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'sigmoidRegisters_addressableReg' instantiated from design 'sigmoidRegisters' with
	the parameters "ADDRESS=12". (HDL-193)

Inferred memory devices in process
	in routine sigmoidRegisters_addressableReg_ADDRESS12 line 1683 in file
		'./source/digit_recognizer_final.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   currentData_reg   | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'sigmoidRegisters_addressableReg' instantiated from design 'sigmoidRegisters' with
	the parameters "ADDRESS=13". (HDL-193)

Inferred memory devices in process
	in routine sigmoidRegisters_addressableReg_ADDRESS13 line 1683 in file
		'./source/digit_recognizer_final.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   currentData_reg   | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'sigmoidRegisters_addressableReg' instantiated from design 'sigmoidRegisters' with
	the parameters "ADDRESS=14". (HDL-193)

Inferred memory devices in process
	in routine sigmoidRegisters_addressableReg_ADDRESS14 line 1683 in file
		'./source/digit_recognizer_final.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   currentData_reg   | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'sigmoidRegisters_addressableReg' instantiated from design 'sigmoidRegisters' with
	the parameters "ADDRESS=15". (HDL-193)

Inferred memory devices in process
	in routine sigmoidRegisters_addressableReg_ADDRESS15 line 1683 in file
		'./source/digit_recognizer_final.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   currentData_reg   | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'sigmoidRegisters_addressableReg' instantiated from design 'sigmoidRegisters' with
	the parameters "ADDRESS=16". (HDL-193)

Inferred memory devices in process
	in routine sigmoidRegisters_addressableReg_ADDRESS16 line 1683 in file
		'./source/digit_recognizer_final.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   currentData_reg   | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'sigmoidRegisters_addressableReg' instantiated from design 'sigmoidRegisters' with
	the parameters "ADDRESS=17". (HDL-193)

Inferred memory devices in process
	in routine sigmoidRegisters_addressableReg_ADDRESS17 line 1683 in file
		'./source/digit_recognizer_final.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   currentData_reg   | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'sigmoid_ALU_multiplier'. (HDL-193)
Warning:  ./source/digit_recognizer_final.sv:1611: signed to unsigned assignment occurs. (VER-318)
Presto compilation completed successfully.
Information: Building the design 'sigmoid_ALU_4_way_adder'. (HDL-193)
Warning:  ./source/digit_recognizer_final.sv:1555: signed to unsigned assignment occurs. (VER-318)
Presto compilation completed successfully.
Information: Building the design 'sigmoid_ALU_accumulator'. (HDL-193)
Warning:  ./source/digit_recognizer_final.sv:1587: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
	in routine sigmoid_ALU_accumulator line 1577 in file
		'./source/digit_recognizer_final.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'sigmoid_ALU_sigmoid_calculator'. (HDL-193)
Warning:  ./source/digit_recognizer_final.sv:1638: signed to unsigned assignment occurs. (VER-318)
Presto compilation completed successfully.
Information: Building the design 'abs_subtractor_4bit'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mult_4bit'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'adder_8bit'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'comparator'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'adder_nbit' instantiated from design 'adder_8bit' with
	the parameters "8". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'adder_1bit'. (HDL-193)
Presto compilation completed successfully.
uniquify
Information: Uniquified 7 instances of design 'flex_counter_NUM_CNT_BITS4'. (OPT-1056)
Information: Uniquified 2 instances of design 'gen_sync'. (OPT-1056)
Information: Uniquified 72 instances of design 'pixelData_PTPSR'. (OPT-1056)
Information: Uniquified 4 instances of design 'sigmoid_ALU_multiplier'. (OPT-1056)
Information: Uniquified 2 instances of design 'comparator'. (OPT-1056)
Information: Uniquified 8 instances of design 'adder_1bit'. (OPT-1056)
# Step 2: Set design constraints
# Uncomment below to set timing, area, power, etc. constraints
# set_max_delay <delay> -from "<input>" -to "<output>"
set_max_delay 2 -from "top_sigmoid_ALU/M1/signval" -to "top_sigmoid_ALU/M1/out"
set_max_delay 2 -from "top_sigmoid_ALU/M2/signval" -to "top_sigmoid_ALU/M2/out"
set_max_delay 2 -from "top_sigmoid_ALU/M3/signval" -to "top_sigmoid_ALU/M3/out"
set_max_delay 2 -from "top_sigmoid_ALU/M4/signval" -to "top_sigmoid_ALU/M4/out"
set_max_delay 2 -from "top_sigmoid_ALU/M1/unsignval" -to "top_sigmoid_ALU/M1/out"
set_max_delay 2 -from "top_sigmoid_ALU/M2/unsignval" -to "top_sigmoid_ALU/M2/out"
set_max_delay 2 -from "top_sigmoid_ALU/M3/unsignval" -to "top_sigmoid_ALU/M3/out"
set_max_delay 2 -from "top_sigmoid_ALU/M4/unsignval" -to "top_sigmoid_ALU/M4/out"
set_max_delay 3 -from "top_sigmoid_ALU/ADDER/in1" -to "top_sigmoid_ALU/ADDER/out"
set_max_delay 3 -from "top_sigmoid_ALU/ADDER/in2" -to "top_sigmoid_ALU/ADDER/out"
set_max_delay 3 -from "top_sigmoid_ALU/ADDER/in3" -to "top_sigmoid_ALU/ADDER/out"
set_max_delay 3 -from "top_sigmoid_ALU/ADDER/in4" -to "top_sigmoid_ALU/ADDER/out"
set_max_delay 3 -from "top_sigmoid_ALU/ACCUM/newval" -to "top_sigmoid_ALU/ACCUM/out"
set_max_delay 2.7 -from "top_sigmoid_ALU/SIGM/accum" -to "top_sigmoid_ALU/SIGM/sigma"
set_max_delay 2 -from "top_digit_decode/INDEX_COUNT/count_out" -to "top_digit_decode/next_digit"
set_max_delay 2.4 -from "top_digit_decode/INDEX_COUNT/count_out" -to "top_digit_decode/mux_out"
set_max_delay 2.7 -from "top_cost_calculator/IND_BLOCK/count_out" -to "top_cost_calculator/next_sub_reg"
#set_max_delay 2.4 -from "top_network_controller/layer1State" -to "top_network_controller/input1"
#set_max_delay 3.0 -from "top_digit_decode/enable_reg" -to "top_digit_decode/next_digit"
# set_max_area <area>
# set_max_total_power <power> mW
create_clock "clk" -name "clk" -period 3.29
# Step 3: Compile the design
compile -map_effort high
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | K-2015.06-DWBB_201506.1 |     *     |
| Licensed DW Building Blocks        | K-2015.06-DWBB_201506.1 |     *     |
============================================================================


Information: There are 154 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'comparator_1'
  Processing 'flex_counter_NUM_CNT_BITS4_0'
Information: Added key list 'DesignWare' to design 'flex_counter_NUM_CNT_BITS4_0'. (DDB-72)
  Processing 'digit_decode'
Information: Added key list 'DesignWare' to design 'digit_decode'. (DDB-72)
  Processing 'adder_1bit_0'
  Processing 'adder_nbit_BIT_WIDTH8'
  Processing 'adder_8bit'
  Processing 'mult_4bit'
  Processing 'abs_subtractor_4bit'
  Processing 'cost_calculator'
  Processing 'sigmoid_ALU_sigmoid_calculator'
Information: Added key list 'DesignWare' to design 'sigmoid_ALU_sigmoid_calculator'. (DDB-72)
  Processing 'sigmoid_ALU_accumulator'
  Processing 'sigmoid_ALU_4_way_adder'
  Processing 'sigmoid_ALU_multiplier_0'
  Processing 'sigmoid_ALU'
  Processing 'fmc'
  Processing 'sigmoidRegisters_addressableReg_ADDRESS17'
  Processing 'sigmoidRegisters_addressableReg_ADDRESS16'
  Processing 'sigmoidRegisters_addressableReg_ADDRESS15'
  Processing 'sigmoidRegisters_addressableReg_ADDRESS14'
  Processing 'sigmoidRegisters_addressableReg_ADDRESS13'
  Processing 'sigmoidRegisters_addressableReg_ADDRESS12'
  Processing 'sigmoidRegisters_addressableReg_ADDRESS11'
  Processing 'sigmoidRegisters_addressableReg_ADDRESS10'
  Processing 'sigmoidRegisters_addressableReg_ADDRESS9'
  Processing 'sigmoidRegisters_addressableReg_ADDRESS8'
  Processing 'sigmoidRegisters_addressableReg_ADDRESS7'
  Processing 'sigmoidRegisters_addressableReg_ADDRESS6'
  Processing 'sigmoidRegisters_addressableReg_ADDRESS5'
  Processing 'sigmoidRegisters_addressableReg_ADDRESS4'
  Processing 'sigmoidRegisters_addressableReg_ADDRESS3'
  Processing 'sigmoidRegisters_addressableReg_ADDRESS2'
  Processing 'sigmoidRegisters_addressableReg_ADDRESS1'
  Processing 'sigmoidRegisters_addressableReg_ADDRESS0'
  Processing 'sigmoidRegisters'
  Processing 'pixelData_PTPSR_0'
  Processing 'pixelData'
  Processing 'gen_pts_sr_NUM_BITS8_SHIFT_MSB0'
  Processing 'SPI_output_controller'
  Processing 'gen_sync_0'
  Processing 'gen_pos_edge_detect'
  Processing 'gen_stp_sr_NUM_BITS8_SHIFT_MSB0'
  Processing 'flex_counter_NUM_CNT_BITS7'
Information: Added key list 'DesignWare' to design 'flex_counter_NUM_CNT_BITS7'. (DDB-72)
  Processing 'SPI_input_controller'
  Processing 'flex_counter_NUM_CNT_BITS8'
Information: Added key list 'DesignWare' to design 'flex_counter_NUM_CNT_BITS8'. (DDB-72)
  Processing 'flex_counter_NUM_CNT_BITS9'
Information: Added key list 'DesignWare' to design 'flex_counter_NUM_CNT_BITS9'. (DDB-72)
  Processing 'flex_counter_NUM_CNT_BITS6'
Information: Added key list 'DesignWare' to design 'flex_counter_NUM_CNT_BITS6'. (DDB-72)
  Processing 'networkController'
Information: The register 'topState_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'topState_reg[3]' is a constant and will be removed. (OPT-1206)
  Processing 'digit_recognizer_final'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'flex_counter_NUM_CNT_BITS4_0_DW01_dec_0'
  Processing 'flex_counter_NUM_CNT_BITS4_1_DW01_dec_0'
  Processing 'sigmoid_ALU_sigmoid_calculator_DW01_cmp6_0'
  Processing 'sigmoid_ALU_sigmoid_calculator_DW01_add_0'
  Processing 'sigmoid_ALU_accumulator_DW01_add_0'
  Processing 'flex_counter_NUM_CNT_BITS4_2_DW01_dec_0'
  Processing 'flex_counter_NUM_CNT_BITS4_3_DW01_dec_0'
  Processing 'flex_counter_NUM_CNT_BITS4_4_DW01_dec_0'
  Processing 'flex_counter_NUM_CNT_BITS7_DW01_dec_0'
  Processing 'flex_counter_NUM_CNT_BITS7_DW01_inc_0'
  Processing 'networkController_DW01_add_0'
  Processing 'networkController_DW01_add_1'
  Processing 'networkController_DW01_inc_0'
  Processing 'networkController_DW01_add_2'
  Processing 'flex_counter_NUM_CNT_BITS8_DW01_dec_0'
  Processing 'flex_counter_NUM_CNT_BITS8_DW01_inc_0'
  Processing 'flex_counter_NUM_CNT_BITS4_5_DW01_dec_0'
  Processing 'flex_counter_NUM_CNT_BITS9_DW01_dec_0'
  Processing 'flex_counter_NUM_CNT_BITS9_DW01_inc_0'
  Processing 'flex_counter_NUM_CNT_BITS4_6_DW01_dec_0'
  Processing 'flex_counter_NUM_CNT_BITS6_DW01_dec_0'
  Processing 'flex_counter_NUM_CNT_BITS6_DW01_inc_0'
  Mapping 'mult_4bit_DW_mult_uns_0'
  Processing 'sigmoid_ALU_4_way_adder_DW01_add_0'
  Processing 'sigmoid_ALU_4_way_adder_DW01_add_1'
  Processing 'sigmoid_ALU_4_way_adder_DW01_add_2'
  Mapping 'sigmoid_ALU_multiplier_0_DW_mult_tc_0'
  Mapping 'sigmoid_ALU_multiplier_1_DW_mult_tc_0'
  Mapping 'sigmoid_ALU_multiplier_2_DW_mult_tc_0'
  Mapping 'sigmoid_ALU_multiplier_3_DW_mult_tc_0'

  Beginning Mapping Optimizations  (High effort)
  -------------------------------
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:10 2370870.0      0.54      19.1       0.0 top_sigmoid_ALU/ADDER/*cell*16820/U1/Y
    0:00:10 2370870.0      0.54      19.1       0.0 top_sigmoid_ALU/ADDER/*cell*16820/U1/Y
    0:00:12 2374560.0      0.39      18.1       0.0                          
    0:00:12 2374560.0      0.39      18.1       0.0                          
    0:00:12 2374560.0      0.39      18.1       0.0                          
    0:00:12 2374560.0      0.39      18.1       0.0                          
    0:00:12 2374560.0      0.39      18.1       0.0                          
    0:00:12 2320056.0      0.40      17.4       0.0                          
    0:00:12 2319624.0      0.39      17.1       0.0                          
    0:00:13 2321226.0      0.48      17.4       0.0                          
    0:00:13 2321649.0      0.43      16.0       0.0                          
    0:00:13 2322153.0      0.43      15.6       0.0                          
    0:00:13 2322873.0      0.43      14.9       0.0                          
    0:00:13 2323161.0      0.43      15.0       0.0                          
    0:00:13 2326005.0      0.43      14.4       0.0                          
    0:00:13 2328993.0      0.43      14.2       0.0                          
    0:00:14 2331117.0      0.43      13.8       0.0                          
    0:00:14 2332521.0      0.43      13.7       0.0                          
    0:00:14 2334537.0      0.43      13.4       0.0                          
    0:00:14 2336481.0      0.43      13.1       0.0                          
    0:00:14 2336913.0      0.43      13.0       0.0                          
    0:00:14 2337570.0      0.43      13.5       0.0                          
    0:00:14 2337894.0      0.43      13.4       0.0                          
    0:00:14 2338182.0      0.43      13.1       0.0                          
    0:00:14 2338110.0      0.43      13.2       0.0                          
    0:00:15 2338110.0      0.43      13.2       0.0                          
    0:00:15 2338110.0      0.43      13.2       0.0                          
    0:00:15 2338110.0      0.43      13.2       0.0                          
    0:00:15 2338110.0      0.43      13.2       0.0                          
    0:00:15 2338110.0      0.43      13.2       0.0                          
    0:00:15 2338110.0      0.43      13.2       0.0                          
    0:00:15 2338074.0      0.40      12.7       0.0 top_network_controller/flashCounter/count_out_reg[3]/D
    0:00:15 2340603.0      0.36      12.1       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:15 2340603.0      0.36      12.1       0.0                          
    0:00:15 2340666.0      0.33      11.8       0.0 top_network_controller/flashCounter/count_out_reg[3]/D
    0:00:15 2341602.0      0.31       8.6       0.0 top_cost_calculator/add_reg_reg[7]/D
    0:00:15 2342502.0      0.28       7.9       0.0 top_digit_decode/digit_val_reg[2]/D
    0:00:15 2345238.0      0.23       7.1       0.0 top_network_controller/flashCounter/count_out_reg[3]/D
    0:00:15 2346390.0      0.19       5.0       0.0 top_network_controller/input4_reg[0]/D
    0:00:15 2348055.0      0.17       4.6       0.0 top_network_controller/flashCounter/count_out_reg[3]/D
    0:00:15 2348919.0      0.15       4.5       0.0 top_network_controller/flashCounter/count_out_reg[3]/D
    0:00:15 2349639.0      0.14       4.1       0.0 top_network_controller/input4_reg[0]/D
    0:00:16 2351943.0      0.13       3.9       0.0 top_network_controller/flashCounter/count_out_reg[3]/D
    0:00:16 2353455.0      0.11       3.0       0.0 top_network_controller/flashCounter/count_out_reg[3]/D
    0:00:16 2354895.0      0.10       2.3       0.0 top_digit_decode/digit_val_reg[3]/D
    0:00:16 2355624.0      0.08       2.0       0.0                          
    0:00:17 2356740.0      0.07       2.0       0.0                          
    0:00:17 2357928.0      0.06       1.5       0.0 top_cost_calculator/add_reg_reg[7]/D
    0:00:17 2358216.0      0.06       1.4       0.0 top_digit_decode/digit_val_reg[2]/D
    0:00:17 2359224.0      0.04       0.5       0.0 top_cost_calculator/add_reg_reg[7]/D
    0:00:17 2359728.0      0.02       0.1       0.0 top_network_controller/layer2State_reg[4]/D
    0:00:17 2360880.0      0.00       0.0       0.0 top_network_controller/flashCounter/count_out_reg[3]/D
    0:00:17 2360952.0      0.00       0.0       0.0                          
    0:00:18 2360952.0      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:18 2360952.0      0.00       0.0       0.0                          
    0:00:18 2360952.0      0.00       0.0       0.0                          
    0:00:18 2344752.0      0.04       0.2       0.0                          
    0:00:18 2340864.0      0.03       0.1       0.0                          
    0:00:18 2340000.0      0.03       0.1       0.0                          
    0:00:18 2339712.0      0.03       0.1       0.0                          
    0:00:18 2339712.0      0.03       0.1       0.0                          
    0:00:18 2339712.0      0.03       0.1       0.0                          
    0:00:19 2339568.0      0.01       0.0       0.0                          
    0:00:19 2340504.0      0.00       0.0       0.0                          
    0:00:19 2340504.0      0.00       0.0       0.0                          
    0:00:19 2340504.0      0.00       0.0       0.0                          
    0:00:19 2338416.0      0.65      11.9       0.0                          
    0:00:19 2338416.0      0.65      11.9       0.0                          
    0:00:19 2338416.0      0.65      11.9       0.0                          
    0:00:19 2338416.0      0.65      11.9       0.0                          
    0:00:19 2338416.0      0.65      11.9       0.0                          
    0:00:19 2338416.0      0.65      11.9       0.0                          
    0:00:19 2338920.0      0.00       0.0       0.0                          
Loading db file '/package/eda/cells/OSU/v2.7/synopsys/lib/ami05/osu05_stdcells.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'digit_recognizer_final' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'top_pixel_data/genblk1[1].dataReg/clk': 1108 load(s), 1 driver(s)
# Step 4: Output reports
report_timing -path full -delay max -max_paths 300 -nworst 300 > reports/digit_recognizer_final.rep
report_area >> reports/digit_recognizer_final.rep
report_power -hier >> reports/digit_recognizer_final.rep
# Step 5: Output final VHDL and Verilog files
write_file -format verilog -hierarchy -output "mapped/digit_recognizer_final.v"
Writing verilog file '/home/ecegrid/a/mg81/ece337/ece337_digit_recognizer/verilog/mapped/digit_recognizer_final.v'.
Warning: Verilog writer has added 3 nets to module networkController using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 1 nets to module sigmoid_ALU_multiplier_3 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 1 nets to module sigmoid_ALU_multiplier_2 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 1 nets to module sigmoid_ALU_multiplier_1 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 1 nets to module sigmoid_ALU_multiplier_0 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 3 nets to module cost_calculator using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 7 nets to module digit_recognizer_final using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
echo "\nScript Done\n"

Script Done

echo "\nChecking Design\n"

Checking Design

check_design
 
****************************************
check_design summary:
Version:     K-2015.06-SP1
Date:        Tue May  1 18:28:21 2018
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     43
    Unconnected ports (LINT-28)                                    24
    Feedthrough (LINT-29)                                           4
    Shorted outputs (LINT-31)                                       6
    Constant outputs (LINT-52)                                      9

Cells                                                             103
    Connected to power or ground (LINT-32)                         77
    Nets connected to multiple pins on same cell (LINT-33)         26
--------------------------------------------------------------------------------

Warning: In design 'SPI_output_controller', port 'SCK' is not connected to any nets. (LINT-28)
Warning: In design 'sigmoid_ALU_accumulator_DW01_add_1', port 'A[15]' is not connected to any nets. (LINT-28)
Warning: In design 'sigmoid_ALU_accumulator_DW01_add_1', port 'A[14]' is not connected to any nets. (LINT-28)
Warning: In design 'sigmoid_ALU_accumulator_DW01_add_1', port 'A[13]' is not connected to any nets. (LINT-28)
Warning: In design 'sigmoid_ALU_accumulator_DW01_add_1', port 'A[12]' is not connected to any nets. (LINT-28)
Warning: In design 'sigmoid_ALU_accumulator_DW01_add_1', port 'A[11]' is not connected to any nets. (LINT-28)
Warning: In design 'sigmoid_ALU_accumulator_DW01_add_1', port 'A[10]' is not connected to any nets. (LINT-28)
Warning: In design 'sigmoid_ALU_accumulator_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'sigmoid_ALU_accumulator_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'sigmoid_ALU_4_way_adder_DW01_add_4', port 'A[8]' is not connected to any nets. (LINT-28)
Warning: In design 'sigmoid_ALU_4_way_adder_DW01_add_4', port 'B[8]' is not connected to any nets. (LINT-28)
Warning: In design 'sigmoid_ALU_4_way_adder_DW01_add_4', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'sigmoid_ALU_4_way_adder_DW01_add_4', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'sigmoid_ALU_multiplier_3_DW_mult_tc_1', port 'b[4]' is not connected to any nets. (LINT-28)
Warning: In design 'sigmoid_ALU_multiplier_3_DW_mult_tc_1', port 'product[8]' is not connected to any nets. (LINT-28)
Warning: In design 'sigmoid_ALU_multiplier_2_DW_mult_tc_1', port 'b[4]' is not connected to any nets. (LINT-28)
Warning: In design 'sigmoid_ALU_multiplier_2_DW_mult_tc_1', port 'product[8]' is not connected to any nets. (LINT-28)
Warning: In design 'sigmoid_ALU_multiplier_1_DW_mult_tc_1', port 'b[4]' is not connected to any nets. (LINT-28)
Warning: In design 'sigmoid_ALU_multiplier_1_DW_mult_tc_1', port 'product[8]' is not connected to any nets. (LINT-28)
Warning: In design 'sigmoid_ALU_multiplier_0_DW_mult_tc_1', port 'b[4]' is not connected to any nets. (LINT-28)
Warning: In design 'sigmoid_ALU_multiplier_0_DW_mult_tc_1', port 'product[8]' is not connected to any nets. (LINT-28)
Warning: In design 'sigmoid_ALU_4_way_adder_DW01_add_5', port 'B[9]' is not connected to any nets. (LINT-28)
Warning: In design 'sigmoid_ALU_4_way_adder_DW01_add_5', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'sigmoid_ALU_4_way_adder_DW01_add_5', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'networkController', input port 'ALUOutput[3]' is connected directly to output port 'sigmoidData_in[3]'. (LINT-29)
Warning: In design 'networkController', input port 'ALUOutput[2]' is connected directly to output port 'sigmoidData_in[2]'. (LINT-29)
Warning: In design 'networkController', input port 'ALUOutput[1]' is connected directly to output port 'sigmoidData_in[1]'. (LINT-29)
Warning: In design 'networkController', input port 'ALUOutput[0]' is connected directly to output port 'sigmoidData_in[0]'. (LINT-29)
Warning: In design 'networkController', output port 'flash_address[15]' is connected directly to output port 'flash_address[9]'. (LINT-31)
Warning: In design 'networkController', output port 'flash_address[15]' is connected directly to output port 'flash_address[10]'. (LINT-31)
Warning: In design 'networkController', output port 'flash_address[15]' is connected directly to output port 'flash_address[11]'. (LINT-31)
Warning: In design 'networkController', output port 'flash_address[15]' is connected directly to output port 'flash_address[12]'. (LINT-31)
Warning: In design 'networkController', output port 'flash_address[15]' is connected directly to output port 'flash_address[13]'. (LINT-31)
Warning: In design 'networkController', output port 'flash_address[15]' is connected directly to output port 'flash_address[14]'. (LINT-31)
Warning: In design 'digit_recognizer_final', a pin on submodule 'top_fmc' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'address[15]' is connected to logic 0. 
Warning: In design 'digit_recognizer_final', a pin on submodule 'top_fmc' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'address[14]' is connected to logic 0. 
Warning: In design 'digit_recognizer_final', a pin on submodule 'top_fmc' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'address[13]' is connected to logic 0. 
Warning: In design 'digit_recognizer_final', a pin on submodule 'top_fmc' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'address[12]' is connected to logic 0. 
Warning: In design 'digit_recognizer_final', a pin on submodule 'top_fmc' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'address[11]' is connected to logic 0. 
Warning: In design 'digit_recognizer_final', a pin on submodule 'top_fmc' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'address[10]' is connected to logic 0. 
Warning: In design 'digit_recognizer_final', a pin on submodule 'top_fmc' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'address[9]' is connected to logic 0. 
Warning: In design 'networkController', a pin on submodule 'inputCounter' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[4]' is connected to logic 0. 
Warning: In design 'networkController', a pin on submodule 'inputCounter' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[3]' is connected to logic 0. 
Warning: In design 'networkController', a pin on submodule 'inputCounter' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[0]' is connected to logic 0. 
Warning: In design 'networkController', a pin on submodule 'flashCounter' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'count_enable' is connected to logic 1. 
Warning: In design 'networkController', a pin on submodule 'flashCounter' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[3]' is connected to logic 1. 
Warning: In design 'networkController', a pin on submodule 'flashCounter' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[2]' is connected to logic 0. 
Warning: In design 'networkController', a pin on submodule 'flashCounter' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[1]' is connected to logic 1. 
Warning: In design 'networkController', a pin on submodule 'flashCounter' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[0]' is connected to logic 1. 
Warning: In design 'networkController', a pin on submodule 'flashAddressCounter' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[8]' is connected to logic 1. 
Warning: In design 'networkController', a pin on submodule 'flashAddressCounter' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[7]' is connected to logic 1. 
Warning: In design 'networkController', a pin on submodule 'flashAddressCounter' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[6]' is connected to logic 1. 
Warning: In design 'networkController', a pin on submodule 'flashAddressCounter' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[5]' is connected to logic 1. 
Warning: In design 'networkController', a pin on submodule 'flashAddressCounter' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[4]' is connected to logic 1. 
Warning: In design 'networkController', a pin on submodule 'flashAddressCounter' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[3]' is connected to logic 1. 
Warning: In design 'networkController', a pin on submodule 'flashAddressCounter' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[2]' is connected to logic 1. 
Warning: In design 'networkController', a pin on submodule 'flashAddressCounter' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[1]' is connected to logic 1. 
Warning: In design 'networkController', a pin on submodule 'flashAddressCounter' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[0]' is connected to logic 1. 
Warning: In design 'networkController', a pin on submodule 'neuronCounter' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[2]' is connected to logic 0. 
Warning: In design 'networkController', a pin on submodule 'neuronCounter' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[0]' is connected to logic 0. 
Warning: In design 'networkController', a pin on submodule 'detectCounter' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'clear' is connected to logic 0. 
Warning: In design 'networkController', a pin on submodule 'detectCounter' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[7]' is connected to logic 1. 
Warning: In design 'networkController', a pin on submodule 'detectCounter' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[6]' is connected to logic 1. 
Warning: In design 'networkController', a pin on submodule 'detectCounter' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[5]' is connected to logic 1. 
Warning: In design 'networkController', a pin on submodule 'detectCounter' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[4]' is connected to logic 1. 
Warning: In design 'networkController', a pin on submodule 'detectCounter' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[3]' is connected to logic 1. 
Warning: In design 'networkController', a pin on submodule 'detectCounter' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[2]' is connected to logic 1. 
Warning: In design 'networkController', a pin on submodule 'detectCounter' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[1]' is connected to logic 1. 
Warning: In design 'networkController', a pin on submodule 'detectCounter' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[0]' is connected to logic 1. 
Warning: In design 'SPI_input_controller', a pin on submodule 'spi_input_7bit_counter' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[6]' is connected to logic 1. 
Warning: In design 'SPI_input_controller', a pin on submodule 'spi_input_7bit_counter' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[5]' is connected to logic 0. 
Warning: In design 'SPI_input_controller', a pin on submodule 'spi_input_7bit_counter' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[4]' is connected to logic 0. 
Warning: In design 'SPI_input_controller', a pin on submodule 'spi_input_7bit_counter' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[3]' is connected to logic 1. 
Warning: In design 'SPI_input_controller', a pin on submodule 'spi_input_7bit_counter' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[2]' is connected to logic 0. 
Warning: In design 'SPI_input_controller', a pin on submodule 'spi_input_7bit_counter' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[1]' is connected to logic 0. 
Warning: In design 'SPI_input_controller', a pin on submodule 'spi_input_7bit_counter' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[0]' is connected to logic 0. 
Warning: In design 'SPI_input_controller', a pin on submodule 'spi_input_4bit_counter' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'clear' is connected to logic 0. 
Warning: In design 'SPI_input_controller', a pin on submodule 'spi_input_4bit_counter' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[3]' is connected to logic 0. 
Warning: In design 'SPI_input_controller', a pin on submodule 'spi_input_4bit_counter' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[2]' is connected to logic 1. 
Warning: In design 'SPI_input_controller', a pin on submodule 'spi_input_4bit_counter' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[1]' is connected to logic 1. 
Warning: In design 'SPI_input_controller', a pin on submodule 'spi_input_4bit_counter' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[0]' is connected to logic 1. 
Warning: In design 'SPI_output_controller', a pin on submodule 'spi_input_4bit_counter' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[3]' is connected to logic 1. 
Warning: In design 'SPI_output_controller', a pin on submodule 'spi_input_4bit_counter' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[2]' is connected to logic 0. 
Warning: In design 'SPI_output_controller', a pin on submodule 'spi_input_4bit_counter' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[1]' is connected to logic 0. 
Warning: In design 'SPI_output_controller', a pin on submodule 'spi_input_4bit_counter' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[0]' is connected to logic 0. 
Warning: In design 'fmc', a pin on submodule 'fmc_counter' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[3]' is connected to logic 1. 
Warning: In design 'fmc', a pin on submodule 'fmc_counter' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[2]' is connected to logic 1. 
Warning: In design 'fmc', a pin on submodule 'fmc_counter' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[1]' is connected to logic 0. 
Warning: In design 'fmc', a pin on submodule 'fmc_counter' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[0]' is connected to logic 0. 
Warning: In design 'cost_calculator', a pin on submodule 'SUB_BLOCK' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'a[2]' is connected to logic 0. 
Warning: In design 'cost_calculator', a pin on submodule 'SUB_BLOCK' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'a[1]' is connected to logic 0. 
Warning: In design 'cost_calculator', a pin on submodule 'SUB_BLOCK' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'a[0]' is connected to logic 0. 
Warning: In design 'cost_calculator', a pin on submodule 'ADD_BLOCK' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'a[7]' is connected to logic 0. 
Warning: In design 'cost_calculator', a pin on submodule 'ADD_BLOCK' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'a[6]' is connected to logic 0. 
Warning: In design 'cost_calculator', a pin on submodule 'ADD_BLOCK' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'a[5]' is connected to logic 0. 
Warning: In design 'cost_calculator', a pin on submodule 'ADD_BLOCK' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'carry_in' is connected to logic 0. 
Warning: In design 'cost_calculator', a pin on submodule 'IND_BLOCK' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[3]' is connected to logic 1. 
Warning: In design 'cost_calculator', a pin on submodule 'IND_BLOCK' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[2]' is connected to logic 0. 
Warning: In design 'cost_calculator', a pin on submodule 'IND_BLOCK' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[1]' is connected to logic 0. 
Warning: In design 'cost_calculator', a pin on submodule 'IND_BLOCK' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[0]' is connected to logic 1. 
Warning: In design 'digit_decode', a pin on submodule 'INDEX_COUNT' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[3]' is connected to logic 1. 
Warning: In design 'digit_decode', a pin on submodule 'INDEX_COUNT' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[2]' is connected to logic 0. 
Warning: In design 'digit_decode', a pin on submodule 'INDEX_COUNT' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[1]' is connected to logic 0. 
Warning: In design 'digit_decode', a pin on submodule 'INDEX_COUNT' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[0]' is connected to logic 1. 
Warning: In design 'sigmoid_ALU_multiplier_3', a pin on submodule 'mult_1611' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'b[4]' is connected to logic 0. 
Warning: In design 'sigmoid_ALU_4_way_adder', a pin on submodule 'add_2_root_add_1555_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'sigmoid_ALU_4_way_adder', a pin on submodule 'add_0_root_add_0_root_add_1555_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'sigmoid_ALU_accumulator', a pin on submodule 'add_1587' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'sigmoid_ALU_multiplier_0', a pin on submodule 'mult_1611' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'b[4]' is connected to logic 0. 
Warning: In design 'sigmoid_ALU_multiplier_1', a pin on submodule 'mult_1611' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'b[4]' is connected to logic 0. 
Warning: In design 'sigmoid_ALU_multiplier_2', a pin on submodule 'mult_1611' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'b[4]' is connected to logic 0. 
Warning: In design 'networkController', the same net is connected to more than one pin on submodule 'inputCounter'. (LINT-33)
   Net 'n71' is connected to pins 'rollover_val[5]', 'rollover_val[2]''.
Warning: In design 'networkController', the same net is connected to more than one pin on submodule 'inputCounter'. (LINT-33)
   Net '*Logic0*' is connected to pins 'rollover_val[4]', 'rollover_val[3]'', 'rollover_val[0]'.
Warning: In design 'networkController', the same net is connected to more than one pin on submodule 'flashCounter'. (LINT-33)
   Net '*Logic1*' is connected to pins 'count_enable', 'rollover_val[3]'', 'rollover_val[1]', 'rollover_val[0]'.
Warning: In design 'networkController', the same net is connected to more than one pin on submodule 'flashAddressCounter'. (LINT-33)
   Net '*Logic1*' is connected to pins 'rollover_val[8]', 'rollover_val[7]'', 'rollover_val[6]', 'rollover_val[5]', 'rollover_val[4]', 'rollover_val[3]', 'rollover_val[2]', 'rollover_val[1]', 'rollover_val[0]'.
Warning: In design 'networkController', the same net is connected to more than one pin on submodule 'neuronCounter'. (LINT-33)
   Net '*Logic0*' is connected to pins 'rollover_val[2]', 'rollover_val[0]''.
Warning: In design 'networkController', the same net is connected to more than one pin on submodule 'detectCounter'. (LINT-33)
   Net '*Logic1*' is connected to pins 'rollover_val[7]', 'rollover_val[6]'', 'rollover_val[5]', 'rollover_val[4]', 'rollover_val[3]', 'rollover_val[2]', 'rollover_val[1]', 'rollover_val[0]'.
Warning: In design 'SPI_input_controller', the same net is connected to more than one pin on submodule 'spi_input_7bit_counter'. (LINT-33)
   Net '*Logic1*' is connected to pins 'rollover_val[6]', 'rollover_val[3]''.
Warning: In design 'SPI_input_controller', the same net is connected to more than one pin on submodule 'spi_input_7bit_counter'. (LINT-33)
   Net '*Logic0*' is connected to pins 'rollover_val[5]', 'rollover_val[4]'', 'rollover_val[2]', 'rollover_val[1]', 'rollover_val[0]'.
Warning: In design 'SPI_input_controller', the same net is connected to more than one pin on submodule 'spi_input_4bit_counter'. (LINT-33)
   Net '*Logic1*' is connected to pins 'rollover_val[2]', 'rollover_val[1]'', 'rollover_val[0]'.
Warning: In design 'SPI_output_controller', the same net is connected to more than one pin on submodule 'spi_input_4bit_counter'. (LINT-33)
   Net '*Logic0*' is connected to pins 'rollover_val[2]', 'rollover_val[1]'', 'rollover_val[0]'.
Warning: In design 'fmc', the same net is connected to more than one pin on submodule 'fmc_counter'. (LINT-33)
   Net '*Logic1*' is connected to pins 'rollover_val[3]', 'rollover_val[2]''.
Warning: In design 'fmc', the same net is connected to more than one pin on submodule 'fmc_counter'. (LINT-33)
   Net '*Logic0*' is connected to pins 'rollover_val[1]', 'rollover_val[0]''.
Warning: In design 'cost_calculator', the same net is connected to more than one pin on submodule 'SUB_BLOCK'. (LINT-33)
   Net '*Logic0*' is connected to pins 'a[2]', 'a[1]'', 'a[0]'.
Warning: In design 'cost_calculator', the same net is connected to more than one pin on submodule 'SQ_BLOCK'. (LINT-33)
   Net 'sub_reg[3]' is connected to pins 'a[3]', 'b[3]''.
Warning: In design 'cost_calculator', the same net is connected to more than one pin on submodule 'SQ_BLOCK'. (LINT-33)
   Net 'sub_reg[2]' is connected to pins 'a[2]', 'b[2]''.
Warning: In design 'cost_calculator', the same net is connected to more than one pin on submodule 'SQ_BLOCK'. (LINT-33)
   Net 'sub_reg[1]' is connected to pins 'a[1]', 'b[1]''.
Warning: In design 'cost_calculator', the same net is connected to more than one pin on submodule 'SQ_BLOCK'. (LINT-33)
   Net 'sub_reg[0]' is connected to pins 'a[0]', 'b[0]''.
Warning: In design 'cost_calculator', the same net is connected to more than one pin on submodule 'ADD_BLOCK'. (LINT-33)
   Net '*Logic0*' is connected to pins 'a[7]', 'a[6]'', 'a[5]', 'carry_in'.
Warning: In design 'cost_calculator', the same net is connected to more than one pin on submodule 'IND_BLOCK'. (LINT-33)
   Net '*Logic1*' is connected to pins 'rollover_val[3]', 'rollover_val[0]''.
Warning: In design 'cost_calculator', the same net is connected to more than one pin on submodule 'IND_BLOCK'. (LINT-33)
   Net '*Logic0*' is connected to pins 'rollover_val[2]', 'rollover_val[1]''.
Warning: In design 'digit_decode', the same net is connected to more than one pin on submodule 'INDEX_COUNT'. (LINT-33)
   Net '*Logic1*' is connected to pins 'rollover_val[3]', 'rollover_val[0]''.
Warning: In design 'digit_decode', the same net is connected to more than one pin on submodule 'INDEX_COUNT'. (LINT-33)
   Net '*Logic0*' is connected to pins 'rollover_val[2]', 'rollover_val[1]''.
Warning: In design 'sigmoid_ALU_4_way_adder', the same net is connected to more than one pin on submodule 'add_2_root_add_1555_3'. (LINT-33)
   Net 'in1[7]' is connected to pins 'A[8]', 'A[7]''.
Warning: In design 'sigmoid_ALU_4_way_adder', the same net is connected to more than one pin on submodule 'add_2_root_add_1555_3'. (LINT-33)
   Net 'in2[7]' is connected to pins 'B[8]', 'B[7]''.
Warning: In design 'sigmoid_ALU_4_way_adder', the same net is connected to more than one pin on submodule 'add_0_root_add_0_root_add_1555_3'. (LINT-33)
   Net 'N8' is connected to pins 'B[9]', 'B[8]''.
Warning: In design 'sigmoid_ALU_accumulator', the same net is connected to more than one pin on submodule 'add_1587'. (LINT-33)
   Net 'newval[9]' is connected to pins 'A[15]', 'A[14]'', 'A[13]', 'A[12]', 'A[11]', 'A[10]', 'A[9]'.
Warning: In design 'digit_recognizer_final', output port 'we' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'networkController', output port 'flash_address[15]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'networkController', output port 'flash_address[14]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'networkController', output port 'flash_address[13]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'networkController', output port 'flash_address[12]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'networkController', output port 'flash_address[11]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'networkController', output port 'flash_address[10]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'networkController', output port 'flash_address[9]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'fmc', output port 'we' is connected directly to 'logic 1'. (LINT-52)
quit

Thank you...
Done


