#Start recording tcl command: 9/20/2024 12:31:43
#Project Location: C:/code/cva6-softcore-contest-joshloo/cva6-softcore-contest/corev_apu/fpga/lattice; Project name: cva6_1
prj_open "C:/code/cva6-softcore-contest-joshloo/cva6-softcore-contest/corev_apu/fpga/lattice/cva6_1.rdf"
prj_run Synthesis -impl impl_1
prj_set_impl_opt -impl "impl_1" "top" "ariena"
prj_set_impl_opt -impl "impl_1" "top" "ariane"
prj_run Export -impl impl_1
prj_remove_source "C:/code/cva6-softcore-contest-joshloo/cva6-softcore-contest/core/mmu_sv39x4/tlb_sv39x4.sv" "C:/code/cva6-softcore-contest-joshloo/cva6-softcore-contest/core/re_name.sv" "C:/code/cva6-softcore-contest-joshloo/cva6-softcore-contest/core/mmu_sv39x4/ptw_sv39x4.sv" "C:/code/cva6-softcore-contest-joshloo/cva6-softcore-contest/core/mmu_sv39x4/cva6_mmu_sv39x4.sv"
prj_run Export -impl impl_1
prj_set_impl_opt -impl "impl_1" "VerilogStandard" "System Verilog"
prj_run Export -impl impl_1
file copy -force -- "C:/code/cva6-softcore-contest-joshloo/cva6-softcore-contest/core/include/cv32a6_ima_sv32_fpga_config_pkg.sv" "C:/code/cva6-softcore-contest-joshloo/cva6-softcore-contest/corev_apu/fpga/lattice/source/impl_1"
prj_add_source "C:/code/cva6-softcore-contest-joshloo/cva6-softcore-contest/corev_apu/fpga/lattice/source/impl_1/cv32a6_ima_sv32_fpga_config_pkg.sv"
prj_disable_source "C:/code/cva6-softcore-contest-joshloo/cva6-softcore-contest/core/include/cv64a6_imafdc_sv39_openpiton_config_pkg.sv"
prj_remove_source "C:/code/cva6-softcore-contest-joshloo/cva6-softcore-contest/corev_apu/fpga/lattice/source/impl_1/cv32a6_ima_sv32_fpga_config_pkg.sv"
file copy -force -- "C:/code/cva6-softcore-contest-joshloo/cva6-softcore-contest/core/include/cv32a6_ima_sv32_fpga_config_pkg.sv" "C:/code/cva6-softcore-contest-joshloo/cva6-softcore-contest/corev_apu/fpga/lattice/source/impl_1"
prj_add_source "C:/code/cva6-softcore-contest-joshloo/cva6-softcore-contest/corev_apu/fpga/lattice/source/impl_1/cv32a6_ima_sv32_fpga_config_pkg.sv"
prj_remove_source "C:/code/cva6-softcore-contest-joshloo/cva6-softcore-contest/corev_apu/fpga/lattice/source/impl_1/cv32a6_ima_sv32_fpga_config_pkg.sv"
prj_add_source "C:/code/cva6-softcore-contest-joshloo/cva6-softcore-contest/corev_apu/fpga/lattice/source/impl_1/cv32a6_ima_sv32_fpga_config_pkg.sv"
prj_run Export -impl impl_1
prj_run Export -impl impl_1
prj_disable_source "C:/code/cva6-softcore-contest-joshloo/cva6-softcore-contest/corev_apu/fpga/lattice/source/impl_1/cv32a6_ima_sv32_fpga_config_pkg.sv"
prj_enable_source "C:/code/cva6-softcore-contest-joshloo/cva6-softcore-contest/core/include/cv64a6_imafdc_sv39_openpiton_config_pkg.sv"
prj_set_impl_opt -impl "impl_1" "include path" "../../../vendor/pulp-platform/common_cells/include;../../../common/local/util;../../register_interface/include"
prj_run Export -impl impl_1
prj_add_source "C:/code/cva6-softcore-contest-joshloo/cva6-softcore-contest/core/include/config_pkg.sv"
prj_run Export -impl impl_1
prj_run Export -impl impl_1
prj_run Export -impl impl_1
prj_set_impl_opt -impl "impl_1" "top" "ariane_verilog_wrap"
prj_run Export -impl impl_1
prj_set_impl_opt -impl "impl_1" "VerilogStandard" "Verilog 2001"
prj_run Export -impl impl_1
prj_run Export -impl impl_1
prj_run Export -impl impl_1
prj_run Export -impl impl_1
prj_run Export -impl impl_1
prj_run Export -impl impl_1
prj_disable_source "C:/code/cva6-softcore-contest-joshloo/cva6-softcore-contest/corev_apu/openpiton/ariane_verilog_wrap.sv"
prj_set_impl_opt -impl "impl_1" "top" "ariane"
prj_run Export -impl impl_1
read_vhdl
ls
dir
add_files ../src/apb_uart/src/apb_uart.vhd
add_files
history
prj_add_source {"C:/code/cva6-softcore-contest/corev_apu/fpga/src/apb_uart/src/apb_uart.vhd" "C:/code/cva6-softcore-contest/corev_apu/fpga/src/apb_uart/src/slib_clock_div.vhd" "C:/code/cva6-softcore-contest/corev_apu/fpga/src/apb_uart/src/slib_counter.vhd" "C:/code/cva6-softcore-contest/corev_apu/fpga/src/apb_uart/src/slib_edge_detect.vhd" "C:/code/cva6-softcore-contest/corev_apu/fpga/src/apb_uart/src/slib_fifo.vhd" "C:/code/cva6-softcore-contest/corev_apu/fpga/src/apb_uart/src/slib_input_filter.vhd" "C:/code/cva6-softcore-contest/corev_apu/fpga/src/apb_uart/src/slib_input_sync.vhd" "C:/code/cva6-softcore-contest/corev_apu/fpga/src/apb_uart/src/slib_mv_filter.vhd" "C:/code/cva6-softcore-contest/corev_apu/fpga/src/apb_uart/src/uart_baudgen.vhd" "C:/code/cva6-softcore-contest/corev_apu/fpga/src/apb_uart/src/uart_interrupt.vhd" "C:/code/cva6-softcore-contest/corev_apu/fpga/src/apb_uart/src/uart_receiver.vhd" "C:/code/cva6-softcore-contest/corev_apu/fpga/src/apb_uart/src/uart_transmitter.vhd"}
prj_remove_source "C:/code/cva6-softcore-contest-joshloo/cva6-softcore-contest/corev_apu/fpga/lattice/"C:/code/cva6-softcore-contest/corev_apu/fpga/src/apb_uart/src/apb_uart.vhd" "C:/code/cva6-softcore-contest/corev_apu/fpga/src/apb_uart/src/slib_clock_div.vhd" "C:/code/cva6-softcore-contest/corev_apu/fpga/src/apb_uart/src/slib_counter.vhd" "C:/code/cva6-softcore-contest/corev_apu/fpga/src/apb_uart/src/slib_edge_detect.vhd" "C:/code/cva6-softcore-contest/corev_apu/fpga/src/apb_uart/src/slib_fifo.vhd" "C:/code/cva6-softcore-contest/corev_apu/fpga/src/apb_uart/src/slib_input_filter.vhd" "C:/code/cva6-softcore-contest/corev_apu/fpga/src/apb_uart/src/slib_input_sync.vhd" "C:/code/cva6-softcore-contest/corev_apu/fpga/src/apb_uart/src/slib_mv_filter.vhd" "C:/code/cva6-softcore-contest/corev_apu/fpga/src/apb_uart/src/uart_baudgen.vhd" "C:/code/cva6-softcore-contest/corev_apu/fpga/src/apb_uart/src/uart_interrupt.vhd" "C:/code/cva6-softcore-contest/corev_apu/fpga/src/apb_uart/src/uart_receiver.vhd" "C:/code/cva6-softcore-contest/corev_apu/fpga/src/apb_uart/src/uart_transmitter.vhd""
prj_remove_source "C:/code/cva6-softcore-contest-joshloo/cva6-softcore-contest/corev_apu/fpga/lattice/"C:/code/cva6-softcore-contest/corev_apu/fpga/src/apb_uart/src/apb_uart.vhd" "C:/code/cva6-softcore-contest/corev_apu/fpga/src/apb_uart/src/slib_clock_div.vhd" "C:/code/cva6-softcore-contest/corev_apu/fpga/src/apb_uart/src/slib_counter.vhd" "C:/code/cva6-softcore-contest/corev_apu/fpga/src/apb_uart/src/slib_edge_detect.vhd" "C:/code/cva6-softcore-contest/corev_apu/fpga/src/apb_uart/src/slib_fifo.vhd" "C:/code/cva6-softcore-contest/corev_apu/fpga/src/apb_uart/src/slib_input_filter.vhd" "C:/code/cva6-softcore-contest/corev_apu/fpga/src/apb_uart/src/slib_input_sync.vhd" "C:/code/cva6-softcore-contest/corev_apu/fpga/src/apb_uart/src/slib_mv_filter.vhd" "C:/code/cva6-softcore-contest/corev_apu/fpga/src/apb_uart/src/uart_baudgen.vhd" "C:/code/cva6-softcore-contest/corev_apu/fpga/src/apb_uart/src/uart_interrupt.vhd" "C:/code/cva6-softcore-contest/corev_apu/fpga/src/apb_uart/src/uart_receiver.vhd" "C:/code/cva6-softcore-contest/corev_apu/fpga/src/apb_uart/src/uart_transmitter.vhd""
prj_add_source "C:/code/cva6-softcore-contest/corev_apu/fpga/src/apb_uart/src/apb_uart.vhd" "C:/code/cva6-softcore-contest/corev_apu/fpga/src/apb_uart/src/slib_clock_div.vhd" "C:/code/cva6-softcore-contest/corev_apu/fpga/src/apb_uart/src/slib_counter.vhd" "C:/code/cva6-softcore-contest/corev_apu/fpga/src/apb_uart/src/slib_edge_detect.vhd" "C:/code/cva6-softcore-contest/corev_apu/fpga/src/apb_uart/src/slib_fifo.vhd" "C:/code/cva6-softcore-contest/corev_apu/fpga/src/apb_uart/src/slib_input_filter.vhd" "C:/code/cva6-softcore-contest/corev_apu/fpga/src/apb_uart/src/slib_input_sync.vhd" "C:/code/cva6-softcore-contest/corev_apu/fpga/src/apb_uart/src/slib_mv_filter.vhd" "C:/code/cva6-softcore-contest/corev_apu/fpga/src/apb_uart/src/uart_baudgen.vhd" "C:/code/cva6-softcore-contest/corev_apu/fpga/src/apb_uart/src/uart_interrupt.vhd" "C:/code/cva6-softcore-contest/corev_apu/fpga/src/apb_uart/src/uart_receiver.vhd" "C:/code/cva6-softcore-contest/corev_apu/fpga/src/apb_uart/src/uart_transmitter.vhd"
prj_disable_source "C:/code/cva6-softcore-contest-joshloo/cva6-softcore-contest/corev_apu/fpga/lattice/"C:/code/cva6-softcore-contest/corev_apu/fpga/src/apb_uart/src/apb_uart.vhd" "C:/code/cva6-softcore-contest/corev_apu/fpga/src/apb_uart/src/slib_clock_div.vhd" "C:/code/cva6-softcore-contest/corev_apu/fpga/src/apb_uart/src/slib_counter.vhd" "C:/code/cva6-softcore-contest/corev_apu/fpga/src/apb_uart/src/slib_edge_detect.vhd" "C:/code/cva6-softcore-contest/corev_apu/fpga/src/apb_uart/src/slib_fifo.vhd" "C:/code/cva6-softcore-contest/corev_apu/fpga/src/apb_uart/src/slib_input_filter.vhd" "C:/code/cva6-softcore-contest/corev_apu/fpga/src/apb_uart/src/slib_input_sync.vhd" "C:/code/cva6-softcore-contest/corev_apu/fpga/src/apb_uart/src/slib_mv_filter.vhd" "C:/code/cva6-softcore-contest/corev_apu/fpga/src/apb_uart/src/uart_baudgen.vhd" "C:/code/cva6-softcore-contest/corev_apu/fpga/src/apb_uart/src/uart_interrupt.vhd" "C:/code/cva6-softcore-contest/corev_apu/fpga/src/apb_uart/src/uart_receiver.vhd" "C:/code/cva6-softcore-contest/corev_apu/fpga/src/apb_uart/src/uart_transmitter.vhd""
#Stop recording: 9/20/2024 13:33:31
