
---------- Begin Simulation Statistics ----------
final_tick                                   56992500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  67637                       # Simulator instruction rate (inst/s)
host_mem_usage                                 854908                       # Number of bytes of host memory used
host_op_rate                                    81732                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.35                       # Real time elapsed on the host
host_tick_rate                              163718971                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                       23532                       # Number of instructions simulated
sim_ops                                         28450                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000057                       # Number of seconds simulated
sim_ticks                                    56992500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             64.532520                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                    3175                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                 4920                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              1363                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted              8048                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                 39                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             444                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              405                       # Number of indirect misses.
system.cpu.branchPred.lookups                   11390                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     965                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          108                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                      8778                       # number of cc regfile reads
system.cpu.cc_regfile_writes                     8643                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               913                       # The number of times a branch was mispredicted
system.cpu.commit.branches                       5605                       # Number of branches committed
system.cpu.commit.bw_lim_events                  1144                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              54                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           14927                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                23588                       # Number of instructions committed
system.cpu.commit.committedOps                  28506                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples        39877                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.714848                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.759791                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        30789     77.21%     77.21% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1         3372      8.46%     85.67% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         1799      4.51%     90.18% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3          885      2.22%     92.40% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4          637      1.60%     93.99% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5          558      1.40%     95.39% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6          460      1.15%     96.55% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7          233      0.58%     97.13% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8         1144      2.87%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total        39877                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                  490                       # Number of function calls committed.
system.cpu.commit.int_insts                     25886                       # Number of committed integer instructions.
system.cpu.commit.loads                          4020                       # Number of loads committed
system.cpu.commit.membars                          36                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            7      0.02%      0.02% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu            19666     68.99%     69.01% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              42      0.15%     69.16% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                3      0.01%     69.17% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     69.17% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     69.17% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     69.17% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     69.17% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     69.17% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     69.17% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     69.17% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     69.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              26      0.09%     69.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     69.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              26      0.09%     69.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              28      0.10%     69.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     69.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             30      0.11%     69.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     69.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     69.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     69.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     69.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     69.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     69.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     69.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     69.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     69.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     69.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     69.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     69.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     69.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     69.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     69.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     69.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     69.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     69.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     69.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     69.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     69.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     69.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     69.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     69.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     69.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     69.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     69.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     69.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     69.56% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead            4020     14.10%     83.66% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           4658     16.34%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total             28506                       # Class of committed instruction
system.cpu.commit.refs                           8678                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                       413                       # Number of committed Vector instructions.
system.cpu.committedInsts                       23532                       # Number of Instructions Simulated
system.cpu.committedOps                         28450                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               4.843872                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         4.843872                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                 12604                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   458                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved                 3404                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                  49465                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    19950                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                      8067                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                    947                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  1533                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                   770                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                       11390                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                      6866                       # Number of cache lines fetched
system.cpu.fetch.Cycles                         17365                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   848                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           82                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                          48539                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   47                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                    2794                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.099925                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              23447                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches               4179                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.425833                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples              42338                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.362606                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.700965                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    31811     75.14%     75.14% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     1104      2.61%     77.74% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     1102      2.60%     80.35% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                      695      1.64%     81.99% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                     1022      2.41%     84.40% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                      687      1.62%     86.02% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                      957      2.26%     88.28% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                      648      1.53%     89.82% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                     4312     10.18%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                42338                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                           71648                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 1099                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                     7085                       # Number of branches executed
system.cpu.iew.exec_nop                           118                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.336050                       # Inst execution rate
system.cpu.iew.exec_refs                        11705                       # number of memory reference insts executed
system.cpu.iew.exec_stores                       5743                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    2326                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                  6451                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 95                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               214                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                 6882                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts               43464                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                  5962                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              1335                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                 38305                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      9                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   483                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    947                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   493                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked            78                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads               97                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           19                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads          107                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         2431                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         2224                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             19                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          976                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            123                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                     32287                       # num instructions consuming a value
system.cpu.iew.wb_count                         36912                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.565367                       # average fanout of values written-back
system.cpu.iew.wb_producers                     18254                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.323829                       # insts written-back per cycle
system.cpu.iew.wb_sent                          37537                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                    42330                       # number of integer regfile reads
system.cpu.int_regfile_writes                   26099                       # number of integer regfile writes
system.cpu.ipc                               0.206446                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.206446                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                 9      0.02%      0.02% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 27119     68.41%     68.44% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   45      0.11%     68.55% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     4      0.01%     68.56% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     68.56% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     68.56% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     68.56% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     68.56% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     68.56% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     68.56% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     68.56% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     68.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   31      0.08%     68.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     68.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   33      0.08%     68.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   36      0.09%     68.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     68.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  34      0.09%     68.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     68.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     68.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     68.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     68.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     68.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     68.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     68.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     68.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     68.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     68.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     68.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     68.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     68.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     68.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     68.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     68.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     68.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     68.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     68.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     68.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     68.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     68.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     68.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     68.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     68.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     68.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     68.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     68.90% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 6262     15.80%     84.69% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                6067     15.31%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                  39640                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                         597                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.015061                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                     200     33.50%     33.50% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     33.50% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     33.50% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     33.50% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     33.50% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     33.50% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     33.50% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     33.50% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     33.50% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     33.50% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     33.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     33.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     33.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      1      0.17%     33.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      3      0.50%     34.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     34.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     34.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     34.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     34.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     34.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     34.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     34.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     34.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     34.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     34.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     34.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     34.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     34.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     34.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     34.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     34.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     34.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     34.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     34.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     34.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     34.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     34.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     34.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     34.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     34.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     34.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     34.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     34.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     34.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     34.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     34.17% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    136     22.78%     56.95% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   257     43.05%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                  39534                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads             120988                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses        36371                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes             57004                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                      43251                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                     39640                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  95                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           14895                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               226                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             41                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined         9368                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples         42338                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.936275                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.781999                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               29798     70.38%     70.38% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                3025      7.14%     77.53% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                2664      6.29%     83.82% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                2135      5.04%     88.86% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                1681      3.97%     92.83% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                1230      2.91%     95.74% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                 987      2.33%     98.07% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                 458      1.08%     99.15% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                 360      0.85%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           42338                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.347762                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                    694                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads               1453                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses          541                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes              1253                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads                15                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores               36                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                 6451                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                6882                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                   29777                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    145                       # number of misc regfile writes
system.cpu.numCycles                           113986                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                    3019                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                 26781                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    168                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    20821                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                      2                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    11                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                 66906                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                  46567                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands               43356                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                      7941                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   1471                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                    947                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  1979                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    16575                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups            51728                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           7631                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                312                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      3579                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             98                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups              943                       # Number of vector rename lookups
system.cpu.rob.rob_reads                        81880                       # The number of ROB reads
system.cpu.rob.rob_writes                       89345                       # The number of ROB writes
system.cpu.timesIdled                             657                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                      602                       # number of vector regfile reads
system.cpu.vec_regfile_writes                     152                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    17                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1252                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests          500                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests         1814                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               1027                       # Transaction distribution
system.membus.trans_dist::ReadExReq               168                       # Transaction distribution
system.membus.trans_dist::ReadExResp              168                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1028                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            56                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         2447                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   2447                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        76480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   76480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              1252                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    1252    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                1252                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1545000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy            6320250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             11.1                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED     56992500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              1088                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty           26                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          440                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict              32                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              171                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             171                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           925                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          164                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           56                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           56                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2289                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side          840                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  3129                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        87296                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side        23104                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 110400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             1316                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001520                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.038969                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   1314     99.85%     99.85% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      2      0.15%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               1316                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            1373000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            530500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1386000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.4                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED     56992500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                   42                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   22                       # number of demand (read+write) hits
system.l2.demand_hits::total                       64                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  42                       # number of overall hits
system.l2.overall_hits::.cpu.data                  22                       # number of overall hits
system.l2.overall_hits::total                      64                       # number of overall hits
system.l2.demand_misses::.cpu.inst                883                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                313                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1196                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               883                       # number of overall misses
system.l2.overall_misses::.cpu.data               313                       # number of overall misses
system.l2.overall_misses::total                  1196                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     68230500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data     25340000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         93570500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     68230500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data     25340000                       # number of overall miss cycles
system.l2.overall_miss_latency::total        93570500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              925                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data              335                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 1260                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             925                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data             335                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                1260                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.954595                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.934328                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.949206                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.954595                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.934328                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.949206                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77271.234428                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 80958.466454                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 78236.204013                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77271.234428                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 80958.466454                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 78236.204013                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst           883                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data           313                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1196                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          883                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data          313                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1196                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     59410500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data     22210000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     81620500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     59410500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data     22210000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     81620500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.954595                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.934328                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.949206                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.954595                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.934328                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.949206                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67282.559456                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 70958.466454                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 68244.565217                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67282.559456                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 70958.466454                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 68244.565217                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks           26                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total               26                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks           26                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total           26                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          440                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              440                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          440                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          440                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                 3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     3                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data             168                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 168                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data     13527000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      13527000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data           171                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               171                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.982456                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.982456                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 80517.857143                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 80517.857143                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data          168                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            168                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     11847000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     11847000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.982456                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.982456                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 70517.857143                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70517.857143                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             42                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 42                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          883                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              883                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     68230500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     68230500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          925                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            925                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.954595                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.954595                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77271.234428                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77271.234428                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          883                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          883                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     59410500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     59410500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.954595                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.954595                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67282.559456                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67282.559456                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            19                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                19                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          145                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             145                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     11813000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     11813000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          164                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           164                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.884146                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.884146                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 81468.965517                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 81468.965517                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          145                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          145                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     10363000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     10363000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.884146                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.884146                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 71468.965517                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 71468.965517                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu.data           56                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              56                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data           56                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            56                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data           56                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           56                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data      1060500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      1060500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 18937.500000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 18937.500000                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED     56992500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   640.969514                       # Cycle average of tags in use
system.l2.tags.total_refs                        1757                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      1196                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.469064                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.591569                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       436.480597                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       203.897348                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000018                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.013320                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.006222                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.019561                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1196                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          177                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1019                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.036499                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     15708                       # Number of tag accesses
system.l2.tags.data_accesses                    15708                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED     56992500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          56448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          20032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              76480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        56448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         56448                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             882                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             313                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                1195                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         990446111                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         351484844                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1341930956                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    990446111                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        990446111                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        990446111                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        351484844                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1341930956                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       883.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       313.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000568500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                2364                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        1196                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      1196                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               115                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                58                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                64                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               126                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                20                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                97                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                47                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                47                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                63                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               112                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               49                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               91                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               80                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               64                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               88                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               75                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.77                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     10044000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    5980000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                32469000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      8397.99                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                27147.99                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                      961                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 80.35                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  1196                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     655                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     363                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     131                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      35                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          228                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    332.070175                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   216.102897                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   305.279470                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           59     25.88%     25.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           63     27.63%     53.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           30     13.16%     66.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           18      7.89%     74.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           11      4.82%     79.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           16      7.02%     86.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            6      2.63%     89.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            7      3.07%     92.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           18      7.89%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          228                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                  76544                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   76544                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1343.05                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1343.05                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        10.49                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    10.49                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                      56970000                       # Total gap between requests
system.mem_ctrls.avgGap                      47633.78                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        56512                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        20032                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 991569066.105189323425                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 351484844.497082948685                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          883                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          313                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     23180500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data      9288500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26251.98                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     29675.72                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    80.35                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy               856800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               451605                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             4433940                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     4302480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy         24749400                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy          1043520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy           35837745                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        628.815107                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE      2522500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF      1820000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT     52650000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy               813960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               413655                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             4098360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     4302480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy         25714410                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy           230880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy           35573745                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        624.182919                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE       393250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF      1820000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT     54779250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED     56992500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst         5670                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             5670                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         5670                       # number of overall hits
system.cpu.icache.overall_hits::total            5670                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1195                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1195                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1195                       # number of overall misses
system.cpu.icache.overall_misses::total          1195                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     86867997                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     86867997                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     86867997                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     86867997                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst         6865                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         6865                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         6865                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         6865                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.174071                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.174071                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.174071                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.174071                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 72692.884519                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 72692.884519                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 72692.884519                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 72692.884519                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          860                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                15                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    57.333333                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          440                       # number of writebacks
system.cpu.icache.writebacks::total               440                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          270                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          270                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          270                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          270                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          925                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          925                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          925                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          925                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     70080997                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     70080997                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     70080997                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     70080997                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.134741                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.134741                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.134741                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.134741                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 75763.240000                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 75763.240000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 75763.240000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 75763.240000                       # average overall mshr miss latency
system.cpu.icache.replacements                    440                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         5670                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            5670                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1195                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1195                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     86867997                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     86867997                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         6865                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         6865                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.174071                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.174071                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 72692.884519                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 72692.884519                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          270                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          270                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          925                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          925                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     70080997                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     70080997                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.134741                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.134741                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 75763.240000                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 75763.240000                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED     56992500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           319.204530                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                6594                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               924                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              7.136364                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   319.204530                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.623446                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.623446                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          484                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          149                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          335                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.945312                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             14654                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            14654                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     56992500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     56992500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     56992500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     56992500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     56992500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data         8883                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             8883                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data         8904                       # number of overall hits
system.cpu.dcache.overall_hits::total            8904                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1260                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1260                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1264                       # number of overall misses
system.cpu.dcache.overall_misses::total          1264                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     82242932                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     82242932                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     82242932                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     82242932                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        10143                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        10143                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        10168                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        10168                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.124224                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.124224                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.124312                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.124312                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 65272.168254                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 65272.168254                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 65065.610759                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 65065.610759                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         3062                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                93                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    32.924731                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks           26                       # number of writebacks
system.cpu.dcache.writebacks::total                26                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          874                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          874                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          874                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          874                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          386                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          386                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          390                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          390                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     27303963                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     27303963                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     27706963                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     27706963                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.038056                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.038056                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.038356                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.038356                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 70735.655440                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 70735.655440                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 71043.494872                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 71043.494872                       # average overall mshr miss latency
system.cpu.dcache.replacements                     58                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         5159                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            5159                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          354                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           354                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     23296500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     23296500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         5513                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         5513                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.064212                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.064212                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 65809.322034                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 65809.322034                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          195                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          195                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          159                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          159                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     11757000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     11757000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.028841                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.028841                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 73943.396226                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 73943.396226                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         3724                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           3724                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          855                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          855                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     57321961                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     57321961                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         4579                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         4579                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.186722                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.186722                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 67043.229240                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 67043.229240                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          679                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          679                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          176                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          176                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     13973492                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     13973492                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.038436                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.038436                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 79394.840909                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 79394.840909                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           21                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            21                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            4                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            4                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           25                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           25                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.160000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.160000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            4                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            4                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       403000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       403000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.160000                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.160000                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data       100750                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total       100750                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.cpu.data           51                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total           51                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data      1624471                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total      1624471                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data           51                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total           51                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 31852.372549                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 31852.372549                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data           51                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total           51                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data      1573471                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total      1573471                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 30852.372549                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 30852.372549                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           48                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           48                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       117500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       117500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           50                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           50                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.040000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.040000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        58750                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        58750                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       103000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       103000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.020000                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.020000                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data       103000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total       103000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           36                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           36                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           36                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           36                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED     56992500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           222.863387                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                9379                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               391                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             23.987212                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   222.863387                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.435280                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.435280                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          333                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           39                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          294                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.650391                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             20899                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            20899                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     56992500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON     56992500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
