// Seed: 3274900899
module module_0 #(
    parameter id_4 = 32'd50
);
  logic id_1;
  ;
  wire id_2, id_3[1 'b0 : -1], _id_4;
  tri0 [id_4 : 1] id_5, id_6;
  assign id_5 = -1;
endmodule
module module_1 #(
    parameter id_14 = 32'd12,
    parameter id_19 = 32'd90,
    parameter id_5  = 32'd12,
    parameter id_6  = 32'd79,
    parameter id_7  = 32'd10,
    parameter id_8  = 32'd69
) (
    id_1,
    id_2,
    id_3,
    id_4,
    _id_5,
    _id_6,
    _id_7,
    _id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  input wire id_13;
  output wire id_12;
  input wire id_11;
  output wire id_10;
  output wire id_9;
  input wire _id_8;
  input wire _id_7;
  output wire _id_6;
  input wire _id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  logic _id_14;
  logic id_15;
  ;
  logic id_16;
  ;
  module_0 modCall_1 ();
  wire id_17, id_18, _id_19 = 1;
  wire [id_5 : id_8] id_20 [id_6  ==  id_14 : id_7];
  wire [  1 : id_19] id_21;
endmodule
