/*
 * Generated by Bluespec Compiler, version 2017.03.beta1 (build 35049, 2017-03-16)
 * 
 * On Thu Apr 19 13:13:52 IST 2018
 * 
 */

/* Generation options: */
#ifndef __mkStage_h__
#define __mkStage_h__

#include "bluesim_types.h"
#include "bs_module.h"
#include "bluesim_primitives.h"
#include "bs_vcd.h"
#include "mkMult.h"
#include "mkPulse.h"
#include "mkBuffer.h"
#include "mkReducer3.h"


/* Class declaration for the mkStage module */
class MOD_mkStage : public Module {
 
 /* Clock handles */
 private:
  tClock __clk_handle_0;
 
 /* Clock gate handles */
 public:
  tUInt8 *clk_gate[0];
 
 /* Instantiation parameters */
 public:
 
 /* Module state */
 public:
  MOD_Reg<tUInt8> INST__unnamed_;
  MOD_Reg<tUInt8> INST__unnamed__1;
  MOD_mkMult INST__unnamed__10;
  MOD_mkMult INST__unnamed__100;
  MOD_mkMult INST__unnamed__101;
  MOD_mkMult INST__unnamed__102;
  MOD_mkMult INST__unnamed__103;
  MOD_mkMult INST__unnamed__104;
  MOD_mkMult INST__unnamed__105;
  MOD_mkMult INST__unnamed__106;
  MOD_mkMult INST__unnamed__107;
  MOD_mkMult INST__unnamed__108;
  MOD_mkMult INST__unnamed__109;
  MOD_mkMult INST__unnamed__11;
  MOD_mkMult INST__unnamed__110;
  MOD_mkMult INST__unnamed__111;
  MOD_mkMult INST__unnamed__112;
  MOD_mkMult INST__unnamed__113;
  MOD_mkMult INST__unnamed__114;
  MOD_mkMult INST__unnamed__115;
  MOD_mkMult INST__unnamed__116;
  MOD_mkMult INST__unnamed__117;
  MOD_mkMult INST__unnamed__118;
  MOD_mkMult INST__unnamed__119;
  MOD_mkMult INST__unnamed__12;
  MOD_mkMult INST__unnamed__120;
  MOD_mkMult INST__unnamed__121;
  MOD_mkMult INST__unnamed__122;
  MOD_mkMult INST__unnamed__123;
  MOD_mkMult INST__unnamed__124;
  MOD_mkMult INST__unnamed__125;
  MOD_mkMult INST__unnamed__126;
  MOD_mkMult INST__unnamed__127;
  MOD_mkMult INST__unnamed__128;
  MOD_mkMult INST__unnamed__129;
  MOD_mkMult INST__unnamed__13;
  MOD_mkMult INST__unnamed__130;
  MOD_mkMult INST__unnamed__131;
  MOD_mkMult INST__unnamed__132;
  MOD_mkMult INST__unnamed__133;
  MOD_mkMult INST__unnamed__134;
  MOD_mkMult INST__unnamed__135;
  MOD_mkMult INST__unnamed__136;
  MOD_mkMult INST__unnamed__137;
  MOD_mkMult INST__unnamed__138;
  MOD_mkMult INST__unnamed__139;
  MOD_mkMult INST__unnamed__14;
  MOD_mkMult INST__unnamed__140;
  MOD_mkMult INST__unnamed__141;
  MOD_mkMult INST__unnamed__142;
  MOD_mkMult INST__unnamed__143;
  MOD_mkMult INST__unnamed__144;
  MOD_mkMult INST__unnamed__145;
  MOD_mkMult INST__unnamed__146;
  MOD_mkMult INST__unnamed__147;
  MOD_mkMult INST__unnamed__148;
  MOD_mkMult INST__unnamed__149;
  MOD_mkMult INST__unnamed__15;
  MOD_mkMult INST__unnamed__150;
  MOD_mkMult INST__unnamed__151;
  MOD_mkPulse INST__unnamed__152;
  MOD_Fifo<tUInt8> INST__unnamed__153;
  MOD_Fifo<tUInt8> INST__unnamed__154;
  MOD_Fifo<tUInt8> INST__unnamed__155;
  MOD_mkPulse INST__unnamed__156;
  MOD_Fifo<tUInt8> INST__unnamed__157;
  MOD_Fifo<tUInt8> INST__unnamed__158;
  MOD_Fifo<tUInt8> INST__unnamed__159;
  MOD_mkMult INST__unnamed__16;
  MOD_mkPulse INST__unnamed__160;
  MOD_mkPulse INST__unnamed__161;
  MOD_mkPulse INST__unnamed__162;
  MOD_mkPulse INST__unnamed__163;
  MOD_mkPulse INST__unnamed__164;
  MOD_mkPulse INST__unnamed__165;
  MOD_mkPulse INST__unnamed__166;
  MOD_mkPulse INST__unnamed__167;
  MOD_mkPulse INST__unnamed__168;
  MOD_mkPulse INST__unnamed__169;
  MOD_mkMult INST__unnamed__17;
  MOD_mkPulse INST__unnamed__170;
  MOD_mkPulse INST__unnamed__171;
  MOD_mkPulse INST__unnamed__172;
  MOD_mkPulse INST__unnamed__173;
  MOD_mkPulse INST__unnamed__174;
  MOD_mkPulse INST__unnamed__175;
  MOD_mkPulse INST__unnamed__176;
  MOD_mkPulse INST__unnamed__177;
  MOD_mkPulse INST__unnamed__178;
  MOD_mkPulse INST__unnamed__179;
  MOD_mkMult INST__unnamed__18;
  MOD_mkPulse INST__unnamed__180;
  MOD_mkPulse INST__unnamed__181;
  MOD_mkPulse INST__unnamed__182;
  MOD_mkPulse INST__unnamed__183;
  MOD_mkPulse INST__unnamed__184;
  MOD_mkPulse INST__unnamed__185;
  MOD_mkPulse INST__unnamed__186;
  MOD_mkPulse INST__unnamed__187;
  MOD_mkPulse INST__unnamed__188;
  MOD_mkPulse INST__unnamed__189;
  MOD_mkMult INST__unnamed__19;
  MOD_mkPulse INST__unnamed__190;
  MOD_mkPulse INST__unnamed__191;
  MOD_mkPulse INST__unnamed__192;
  MOD_mkPulse INST__unnamed__193;
  MOD_mkPulse INST__unnamed__194;
  MOD_mkPulse INST__unnamed__195;
  MOD_mkPulse INST__unnamed__196;
  MOD_mkPulse INST__unnamed__197;
  MOD_mkPulse INST__unnamed__198;
  MOD_mkPulse INST__unnamed__199;
  MOD_mkPulse INST__unnamed__2;
  MOD_mkMult INST__unnamed__20;
  MOD_mkPulse INST__unnamed__200;
  MOD_mkPulse INST__unnamed__201;
  MOD_mkPulse INST__unnamed__202;
  MOD_mkPulse INST__unnamed__203;
  MOD_mkPulse INST__unnamed__204;
  MOD_mkPulse INST__unnamed__205;
  MOD_mkPulse INST__unnamed__206;
  MOD_mkPulse INST__unnamed__207;
  MOD_mkPulse INST__unnamed__208;
  MOD_mkPulse INST__unnamed__209;
  MOD_mkMult INST__unnamed__21;
  MOD_mkPulse INST__unnamed__210;
  MOD_mkPulse INST__unnamed__211;
  MOD_mkPulse INST__unnamed__212;
  MOD_mkPulse INST__unnamed__213;
  MOD_mkPulse INST__unnamed__214;
  MOD_mkPulse INST__unnamed__215;
  MOD_mkPulse INST__unnamed__216;
  MOD_mkPulse INST__unnamed__217;
  MOD_mkPulse INST__unnamed__218;
  MOD_mkPulse INST__unnamed__219;
  MOD_mkMult INST__unnamed__22;
  MOD_mkPulse INST__unnamed__220;
  MOD_mkPulse INST__unnamed__221;
  MOD_mkPulse INST__unnamed__222;
  MOD_mkPulse INST__unnamed__223;
  MOD_mkPulse INST__unnamed__224;
  MOD_mkPulse INST__unnamed__225;
  MOD_mkPulse INST__unnamed__226;
  MOD_mkPulse INST__unnamed__227;
  MOD_mkPulse INST__unnamed__228;
  MOD_mkPulse INST__unnamed__229;
  MOD_mkMult INST__unnamed__23;
  MOD_mkPulse INST__unnamed__230;
  MOD_mkPulse INST__unnamed__231;
  MOD_mkPulse INST__unnamed__232;
  MOD_mkPulse INST__unnamed__233;
  MOD_mkPulse INST__unnamed__234;
  MOD_mkPulse INST__unnamed__235;
  MOD_mkPulse INST__unnamed__236;
  MOD_mkPulse INST__unnamed__237;
  MOD_mkPulse INST__unnamed__238;
  MOD_mkPulse INST__unnamed__239;
  MOD_mkMult INST__unnamed__24;
  MOD_mkPulse INST__unnamed__240;
  MOD_mkPulse INST__unnamed__241;
  MOD_mkPulse INST__unnamed__242;
  MOD_mkPulse INST__unnamed__243;
  MOD_mkPulse INST__unnamed__244;
  MOD_mkPulse INST__unnamed__245;
  MOD_mkPulse INST__unnamed__246;
  MOD_mkPulse INST__unnamed__247;
  MOD_mkPulse INST__unnamed__248;
  MOD_mkPulse INST__unnamed__249;
  MOD_mkMult INST__unnamed__25;
  MOD_mkPulse INST__unnamed__250;
  MOD_mkPulse INST__unnamed__251;
  MOD_mkPulse INST__unnamed__252;
  MOD_mkPulse INST__unnamed__253;
  MOD_mkPulse INST__unnamed__254;
  MOD_mkPulse INST__unnamed__255;
  MOD_mkPulse INST__unnamed__256;
  MOD_mkPulse INST__unnamed__257;
  MOD_mkPulse INST__unnamed__258;
  MOD_mkPulse INST__unnamed__259;
  MOD_mkMult INST__unnamed__26;
  MOD_mkPulse INST__unnamed__260;
  MOD_mkPulse INST__unnamed__261;
  MOD_mkPulse INST__unnamed__262;
  MOD_mkPulse INST__unnamed__263;
  MOD_mkPulse INST__unnamed__264;
  MOD_mkPulse INST__unnamed__265;
  MOD_mkPulse INST__unnamed__266;
  MOD_mkPulse INST__unnamed__267;
  MOD_mkPulse INST__unnamed__268;
  MOD_mkPulse INST__unnamed__269;
  MOD_mkMult INST__unnamed__27;
  MOD_mkPulse INST__unnamed__270;
  MOD_mkPulse INST__unnamed__271;
  MOD_mkPulse INST__unnamed__272;
  MOD_mkPulse INST__unnamed__273;
  MOD_mkPulse INST__unnamed__274;
  MOD_mkPulse INST__unnamed__275;
  MOD_mkPulse INST__unnamed__276;
  MOD_mkPulse INST__unnamed__277;
  MOD_mkPulse INST__unnamed__278;
  MOD_mkPulse INST__unnamed__279;
  MOD_mkMult INST__unnamed__28;
  MOD_mkPulse INST__unnamed__280;
  MOD_mkPulse INST__unnamed__281;
  MOD_mkPulse INST__unnamed__282;
  MOD_mkPulse INST__unnamed__283;
  MOD_mkPulse INST__unnamed__284;
  MOD_mkPulse INST__unnamed__285;
  MOD_mkPulse INST__unnamed__286;
  MOD_mkPulse INST__unnamed__287;
  MOD_mkPulse INST__unnamed__288;
  MOD_mkPulse INST__unnamed__289;
  MOD_mkMult INST__unnamed__29;
  MOD_mkPulse INST__unnamed__290;
  MOD_mkPulse INST__unnamed__291;
  MOD_mkPulse INST__unnamed__292;
  MOD_mkPulse INST__unnamed__293;
  MOD_mkPulse INST__unnamed__294;
  MOD_mkPulse INST__unnamed__295;
  MOD_mkPulse INST__unnamed__296;
  MOD_mkPulse INST__unnamed__297;
  MOD_mkPulse INST__unnamed__298;
  MOD_mkPulse INST__unnamed__299;
  MOD_mkPulse INST__unnamed__3;
  MOD_mkMult INST__unnamed__30;
  MOD_mkPulse INST__unnamed__300;
  MOD_mkPulse INST__unnamed__301;
  MOD_mkPulse INST__unnamed__302;
  MOD_mkPulse INST__unnamed__303;
  MOD_mkPulse INST__unnamed__304;
  MOD_mkPulse INST__unnamed__305;
  MOD_mkPulse INST__unnamed__306;
  MOD_mkPulse INST__unnamed__307;
  MOD_mkPulse INST__unnamed__308;
  MOD_mkPulse INST__unnamed__309;
  MOD_mkMult INST__unnamed__31;
  MOD_mkPulse INST__unnamed__310;
  MOD_mkPulse INST__unnamed__311;
  MOD_mkPulse INST__unnamed__312;
  MOD_mkPulse INST__unnamed__313;
  MOD_mkPulse INST__unnamed__314;
  MOD_mkPulse INST__unnamed__315;
  MOD_mkPulse INST__unnamed__316;
  MOD_mkPulse INST__unnamed__317;
  MOD_mkPulse INST__unnamed__318;
  MOD_mkPulse INST__unnamed__319;
  MOD_mkMult INST__unnamed__32;
  MOD_mkMult INST__unnamed__33;
  MOD_mkMult INST__unnamed__34;
  MOD_mkMult INST__unnamed__35;
  MOD_mkMult INST__unnamed__36;
  MOD_mkMult INST__unnamed__37;
  MOD_mkMult INST__unnamed__38;
  MOD_mkMult INST__unnamed__39;
  MOD_mkPulse INST__unnamed__4;
  MOD_mkMult INST__unnamed__40;
  MOD_mkMult INST__unnamed__41;
  MOD_mkMult INST__unnamed__42;
  MOD_mkMult INST__unnamed__43;
  MOD_mkMult INST__unnamed__44;
  MOD_mkMult INST__unnamed__45;
  MOD_mkMult INST__unnamed__46;
  MOD_mkMult INST__unnamed__47;
  MOD_mkMult INST__unnamed__48;
  MOD_mkMult INST__unnamed__49;
  MOD_mkPulse INST__unnamed__5;
  MOD_mkMult INST__unnamed__50;
  MOD_mkMult INST__unnamed__51;
  MOD_mkMult INST__unnamed__52;
  MOD_mkMult INST__unnamed__53;
  MOD_mkMult INST__unnamed__54;
  MOD_mkMult INST__unnamed__55;
  MOD_mkMult INST__unnamed__56;
  MOD_mkMult INST__unnamed__57;
  MOD_mkMult INST__unnamed__58;
  MOD_mkMult INST__unnamed__59;
  MOD_mkPulse INST__unnamed__6;
  MOD_mkMult INST__unnamed__60;
  MOD_mkMult INST__unnamed__61;
  MOD_mkMult INST__unnamed__62;
  MOD_mkMult INST__unnamed__63;
  MOD_mkMult INST__unnamed__64;
  MOD_mkMult INST__unnamed__65;
  MOD_mkMult INST__unnamed__66;
  MOD_mkMult INST__unnamed__67;
  MOD_mkMult INST__unnamed__68;
  MOD_mkMult INST__unnamed__69;
  MOD_Reg<tUInt8> INST__unnamed__7;
  MOD_mkMult INST__unnamed__70;
  MOD_mkMult INST__unnamed__71;
  MOD_mkMult INST__unnamed__72;
  MOD_mkMult INST__unnamed__73;
  MOD_mkMult INST__unnamed__74;
  MOD_mkMult INST__unnamed__75;
  MOD_mkMult INST__unnamed__76;
  MOD_mkMult INST__unnamed__77;
  MOD_mkMult INST__unnamed__78;
  MOD_mkMult INST__unnamed__79;
  MOD_mkMult INST__unnamed__8;
  MOD_mkMult INST__unnamed__80;
  MOD_mkMult INST__unnamed__81;
  MOD_mkMult INST__unnamed__82;
  MOD_mkMult INST__unnamed__83;
  MOD_mkMult INST__unnamed__84;
  MOD_mkMult INST__unnamed__85;
  MOD_mkMult INST__unnamed__86;
  MOD_mkMult INST__unnamed__87;
  MOD_mkMult INST__unnamed__88;
  MOD_mkMult INST__unnamed__89;
  MOD_mkMult INST__unnamed__9;
  MOD_mkMult INST__unnamed__90;
  MOD_mkMult INST__unnamed__91;
  MOD_mkMult INST__unnamed__92;
  MOD_mkMult INST__unnamed__93;
  MOD_mkMult INST__unnamed__94;
  MOD_mkMult INST__unnamed__95;
  MOD_mkMult INST__unnamed__96;
  MOD_mkMult INST__unnamed__97;
  MOD_mkMult INST__unnamed__98;
  MOD_mkMult INST__unnamed__99;
  MOD_Reg<tUInt32> INST_c1;
  MOD_Reg<tUInt32> INST_c2;
  MOD_Reg<tUInt32> INST_clk;
  MOD_Reg<tUInt32> INST_coeffs_0;
  MOD_Reg<tUInt32> INST_coeffs_1;
  MOD_Reg<tUInt32> INST_coeffs_10;
  MOD_Reg<tUInt32> INST_coeffs_11;
  MOD_Reg<tUInt32> INST_coeffs_12;
  MOD_Reg<tUInt32> INST_coeffs_13;
  MOD_Reg<tUInt32> INST_coeffs_14;
  MOD_Reg<tUInt32> INST_coeffs_15;
  MOD_Reg<tUInt32> INST_coeffs_16;
  MOD_Reg<tUInt32> INST_coeffs_17;
  MOD_Reg<tUInt32> INST_coeffs_18;
  MOD_Reg<tUInt32> INST_coeffs_19;
  MOD_Reg<tUInt32> INST_coeffs_2;
  MOD_Reg<tUInt32> INST_coeffs_20;
  MOD_Reg<tUInt32> INST_coeffs_21;
  MOD_Reg<tUInt32> INST_coeffs_22;
  MOD_Reg<tUInt32> INST_coeffs_23;
  MOD_Reg<tUInt32> INST_coeffs_24;
  MOD_Reg<tUInt32> INST_coeffs_25;
  MOD_Reg<tUInt32> INST_coeffs_26;
  MOD_Reg<tUInt32> INST_coeffs_27;
  MOD_Reg<tUInt32> INST_coeffs_28;
  MOD_Reg<tUInt32> INST_coeffs_29;
  MOD_Reg<tUInt32> INST_coeffs_3;
  MOD_Reg<tUInt32> INST_coeffs_30;
  MOD_Reg<tUInt32> INST_coeffs_31;
  MOD_Reg<tUInt32> INST_coeffs_32;
  MOD_Reg<tUInt32> INST_coeffs_33;
  MOD_Reg<tUInt32> INST_coeffs_34;
  MOD_Reg<tUInt32> INST_coeffs_35;
  MOD_Reg<tUInt32> INST_coeffs_36;
  MOD_Reg<tUInt32> INST_coeffs_37;
  MOD_Reg<tUInt32> INST_coeffs_38;
  MOD_Reg<tUInt32> INST_coeffs_39;
  MOD_Reg<tUInt32> INST_coeffs_4;
  MOD_Reg<tUInt32> INST_coeffs_40;
  MOD_Reg<tUInt32> INST_coeffs_41;
  MOD_Reg<tUInt32> INST_coeffs_42;
  MOD_Reg<tUInt32> INST_coeffs_43;
  MOD_Reg<tUInt32> INST_coeffs_44;
  MOD_Reg<tUInt32> INST_coeffs_45;
  MOD_Reg<tUInt32> INST_coeffs_46;
  MOD_Reg<tUInt32> INST_coeffs_47;
  MOD_Reg<tUInt32> INST_coeffs_48;
  MOD_Reg<tUInt32> INST_coeffs_49;
  MOD_Reg<tUInt32> INST_coeffs_5;
  MOD_Reg<tUInt32> INST_coeffs_50;
  MOD_Reg<tUInt32> INST_coeffs_51;
  MOD_Reg<tUInt32> INST_coeffs_52;
  MOD_Reg<tUInt32> INST_coeffs_53;
  MOD_Reg<tUInt32> INST_coeffs_54;
  MOD_Reg<tUInt32> INST_coeffs_55;
  MOD_Reg<tUInt32> INST_coeffs_56;
  MOD_Reg<tUInt32> INST_coeffs_57;
  MOD_Reg<tUInt32> INST_coeffs_58;
  MOD_Reg<tUInt32> INST_coeffs_59;
  MOD_Reg<tUInt32> INST_coeffs_6;
  MOD_Reg<tUInt32> INST_coeffs_60;
  MOD_Reg<tUInt32> INST_coeffs_61;
  MOD_Reg<tUInt32> INST_coeffs_62;
  MOD_Reg<tUInt32> INST_coeffs_63;
  MOD_Reg<tUInt32> INST_coeffs_64;
  MOD_Reg<tUInt32> INST_coeffs_65;
  MOD_Reg<tUInt32> INST_coeffs_66;
  MOD_Reg<tUInt32> INST_coeffs_67;
  MOD_Reg<tUInt32> INST_coeffs_68;
  MOD_Reg<tUInt32> INST_coeffs_69;
  MOD_Reg<tUInt32> INST_coeffs_7;
  MOD_Reg<tUInt32> INST_coeffs_70;
  MOD_Reg<tUInt32> INST_coeffs_71;
  MOD_Reg<tUInt32> INST_coeffs_8;
  MOD_Reg<tUInt32> INST_coeffs_9;
  MOD_mkPulse INST_collPulse_0;
  MOD_mkPulse INST_collPulse_1;
  MOD_Reg<tUInt32> INST_data_0_0;
  MOD_Reg<tUInt32> INST_data_0_1;
  MOD_Reg<tUInt32> INST_data_0_2;
  MOD_Reg<tUInt32> INST_data_1_0;
  MOD_Reg<tUInt32> INST_data_1_1;
  MOD_Reg<tUInt32> INST_data_1_2;
  MOD_Reg<tUInt8> INST_fetch;
  MOD_Fifo<tUInt32> INST_forward_0_0;
  MOD_Fifo<tUInt32> INST_forward_0_1;
  MOD_Fifo<tUInt32> INST_forward_1_0;
  MOD_Fifo<tUInt32> INST_forward_1_1;
  MOD_Fifo<tUInt32> INST_forward_2_0;
  MOD_Fifo<tUInt32> INST_forward_2_1;
  MOD_Fifo<tUInt32> INST_forward_3_0;
  MOD_Fifo<tUInt32> INST_forward_3_1;
  MOD_Fifo<tUInt32> INST_forward_4_0;
  MOD_Fifo<tUInt32> INST_forward_4_1;
  MOD_Fifo<tUInt32> INST_forward_5_0;
  MOD_Fifo<tUInt32> INST_forward_5_1;
  MOD_Fifo<tUInt32> INST_forward_6_0;
  MOD_Fifo<tUInt32> INST_forward_6_1;
  MOD_Fifo<tUInt32> INST_forward_7_0;
  MOD_Fifo<tUInt32> INST_forward_7_1;
  MOD_Reg<tUInt32> INST_img;
  MOD_mkBuffer INST_inputFmap_slice_0;
  MOD_mkBuffer INST_inputFmap_slice_1;
  MOD_mkBuffer INST_inputFmap_slice_2;
  MOD_mkBuffer INST_inputFmap_slice_3;
  MOD_Fifo<tUInt32> INST_instream_0;
  MOD_Fifo<tUInt32> INST_instream_1;
  MOD_Fifo<tUInt32> INST_instream_2;
  MOD_Fifo<tUInt32> INST_instream_3;
  MOD_Reg<tUInt8> INST_r1;
  MOD_Reg<tUInt8> INST_r2;
  MOD_Reg<tUInt32> INST_recvData_0_0;
  MOD_Reg<tUInt32> INST_recvData_0_1;
  MOD_Reg<tUInt32> INST_recvData_1_0;
  MOD_Reg<tUInt32> INST_recvData_1_1;
  MOD_Reg<tUInt32> INST_recvData_2_0;
  MOD_Reg<tUInt32> INST_recvData_2_1;
  MOD_Reg<tUInt32> INST_recvData_3_0;
  MOD_Reg<tUInt32> INST_recvData_3_1;
  MOD_Reg<tUInt32> INST_recvData_4_0;
  MOD_Reg<tUInt32> INST_recvData_4_1;
  MOD_Reg<tUInt32> INST_recvData_5_0;
  MOD_Reg<tUInt32> INST_recvData_5_1;
  MOD_Reg<tUInt32> INST_recvData_6_0;
  MOD_Reg<tUInt32> INST_recvData_6_1;
  MOD_Reg<tUInt32> INST_recvData_7_0;
  MOD_Reg<tUInt32> INST_recvData_7_1;
  MOD_mkReducer3 INST_red_0_0;
  MOD_mkReducer3 INST_red_0_1;
  MOD_mkReducer3 INST_red_1_0;
  MOD_mkReducer3 INST_red_1_1;
  MOD_mkReducer3 INST_red_2_0;
  MOD_mkReducer3 INST_red_2_1;
  MOD_mkReducer3 INST_red_3_0;
  MOD_mkReducer3 INST_red_3_1;
  MOD_mkReducer3 INST_red_4_0;
  MOD_mkReducer3 INST_red_4_1;
  MOD_mkReducer3 INST_red_5_0;
  MOD_mkReducer3 INST_red_5_1;
  MOD_mkReducer3 INST_red_6_0;
  MOD_mkReducer3 INST_red_6_1;
  MOD_mkReducer3 INST_red_7_0;
  MOD_mkReducer3 INST_red_7_1;
  MOD_Reg<tUInt32> INST_res_0;
  MOD_Reg<tUInt32> INST_res_1;
  MOD_Reg<tUInt8> INST_startRead;
  MOD_Reg<tUInt32> INST_store_0;
  MOD_Reg<tUInt32> INST_store_1;
  MOD_Reg<tUInt32> INST_store_2;
  MOD_Reg<tUInt32> INST_store_3;
  MOD_Reg<tUInt32> INST_windowBuffer_0_0;
  MOD_Reg<tUInt32> INST_windowBuffer_0_1;
  MOD_Reg<tUInt32> INST_windowBuffer_0_2;
  MOD_Reg<tUInt32> INST_windowBuffer_0_3;
  MOD_Reg<tUInt32> INST_windowBuffer_0_4;
  MOD_Reg<tUInt32> INST_windowBuffer_0_5;
  MOD_Reg<tUInt32> INST_windowBuffer_0_6;
  MOD_Reg<tUInt32> INST_windowBuffer_0_7;
  MOD_Reg<tUInt32> INST_windowBuffer_0_8;
  MOD_Reg<tUInt32> INST_windowBuffer_1_0;
  MOD_Reg<tUInt32> INST_windowBuffer_1_1;
  MOD_Reg<tUInt32> INST_windowBuffer_1_2;
  MOD_Reg<tUInt32> INST_windowBuffer_1_3;
  MOD_Reg<tUInt32> INST_windowBuffer_1_4;
  MOD_Reg<tUInt32> INST_windowBuffer_1_5;
  MOD_Reg<tUInt32> INST_windowBuffer_1_6;
  MOD_Reg<tUInt32> INST_windowBuffer_1_7;
  MOD_Reg<tUInt32> INST_windowBuffer_1_8;
 
 /* Constructor */
 public:
  MOD_mkStage(tSimStateHdl simHdl, char const *name, Module *parent);
 
 /* Symbol init methods */
 private:
  void init_symbols_0();
 
 /* Reset signal definitions */
 private:
  tUInt8 PORT_RST_N;
 
 /* Port definitions */
 public:
  tUWide PORT_receive;
 
 /* Publicly accessible definitions */
 public:
  tUInt8 DEF_b__h173379;
  tUInt8 DEF_NOT_unnamed__4___d15;
  tUInt8 DEF__unnamed___h199019;
 
 /* Local definitions */
 private:
  tUInt32 DEF_x__h115782;
  tUInt32 DEF_x__h115426;
  tUInt32 DEF_x__h115070;
  tUInt32 DEF_x__h114714;
  tUInt32 DEF_x__h114358;
  tUInt32 DEF_x__h114002;
  tUInt32 DEF_x__h113646;
  tUInt32 DEF_x__h113290;
  tUInt32 DEF_x__h112934;
  tUInt32 DEF_x__h110214;
  tUInt32 DEF_x__h109858;
  tUInt32 DEF_x__h109502;
  tUInt32 DEF_x__h109146;
  tUInt32 DEF_x__h108790;
  tUInt32 DEF_x__h108434;
  tUInt32 DEF_x__h108078;
  tUInt32 DEF_x__h107722;
  tUInt32 DEF_x__h107366;
  tUInt32 DEF_x__h104646;
  tUInt32 DEF_x__h104290;
  tUInt32 DEF_x__h103934;
  tUInt32 DEF_x__h103578;
  tUInt32 DEF_x__h103222;
  tUInt32 DEF_x__h102866;
  tUInt32 DEF_x__h102510;
  tUInt32 DEF_x__h102154;
  tUInt32 DEF_x__h101798;
  tUInt32 DEF_x__h99078;
  tUInt32 DEF_x__h98722;
  tUInt32 DEF_x__h98366;
  tUInt32 DEF_x__h98010;
  tUInt32 DEF_x__h97654;
  tUInt32 DEF_x__h97298;
  tUInt32 DEF_x__h96942;
  tUInt32 DEF_x__h96586;
  tUInt32 DEF_x__h96230;
  tUInt32 DEF_x__h93510;
  tUInt32 DEF_x__h93154;
  tUInt32 DEF_x__h92798;
  tUInt32 DEF_x__h92442;
  tUInt32 DEF_x__h92086;
  tUInt32 DEF_x__h91730;
  tUInt32 DEF_x__h91374;
  tUInt32 DEF_x__h91018;
  tUInt32 DEF_x__h90662;
  tUInt32 DEF_x__h87942;
  tUInt32 DEF_x__h87586;
  tUInt32 DEF_x__h87230;
  tUInt32 DEF_x__h86874;
  tUInt32 DEF_x__h86518;
  tUInt32 DEF_x__h86162;
  tUInt32 DEF_x__h85806;
  tUInt32 DEF_x__h85450;
  tUInt32 DEF_x__h85094;
  tUInt32 DEF_x__h82374;
  tUInt32 DEF_x__h82018;
  tUInt32 DEF_x__h81662;
  tUInt32 DEF_x__h81306;
  tUInt32 DEF_x__h80950;
  tUInt32 DEF_x__h80594;
  tUInt32 DEF_x__h80238;
  tUInt32 DEF_x__h79882;
  tUInt32 DEF_x__h79526;
  tUInt32 DEF_x__h75843;
  tUInt32 DEF_x__h75487;
  tUInt32 DEF_x__h75131;
  tUInt32 DEF_x__h74775;
  tUInt32 DEF_x__h74419;
  tUInt32 DEF_x__h74063;
  tUInt32 DEF_x__h73707;
  tUInt32 DEF_x__h73350;
  tUInt32 DEF_x__h72993;
  tUInt32 DEF_x__h119507;
  tUInt32 DEF_x__h119613;
  tUInt32 DEF_x__h119719;
  tUInt32 DEF_x__h119825;
  tUInt32 DEF_x__h119931;
  tUInt32 DEF_x__h120037;
  tUInt32 DEF_x__h131214;
  tUInt32 DEF_x__h130858;
  tUInt32 DEF_x__h130502;
  tUInt32 DEF_x__h56761;
  tUInt32 DEF_x__h56867;
  tUInt32 DEF_x__h56973;
  tUInt32 DEF_x__h57079;
  tUInt32 DEF_x__h57185;
  tUInt32 DEF_x__h57291;
  tUInt32 DEF_x__h72686;
  tUInt32 DEF_x__h72662;
  tUInt32 DEF_x__h72638;
  tUInt32 DEF_x__h55752;
  tUInt32 DEF_x__h55748;
  tUInt32 DEF_x__h55744;
  tUInt32 DEF_x__h55740;
  tUInt32 DEF_b__h50673;
  tUInt32 DEF__read_i__h55754;
  tUInt32 DEF__read_i__h55750;
  tUInt32 DEF__read_i__h55742;
  tUInt32 DEF__read_i__h55746;
  tUInt8 DEF__read_f__h55755;
  tUInt8 DEF__read_f__h55751;
  tUInt8 DEF__read_f__h55743;
  tUInt8 DEF__read_f__h55747;
  tUInt32 DEF__0_CONCAT_img_8_MINUS_1_9___d20;
  tUInt32 DEF_img_8_MINUS_1___d19;
  tUWide DEF_forward_7_1_first__622_CONCAT_forward_7_0_firs_ETC___d1642;
  tUWide DEF_forward_7_1_first__622_CONCAT_forward_7_0_firs_ETC___d1639;
  tUWide DEF_forward_7_1_first__622_CONCAT_forward_7_0_firs_ETC___d1636;
  tUWide DEF_forward_7_1_first__622_CONCAT_forward_7_0_firs_ETC___d1633;
  tUWide DEF_unnamed__151_out_586_CONCAT_unnamed__150_out_5_ETC___d1598;
  tUWide DEF_unnamed__151_out_586_CONCAT_unnamed__150_out_5_ETC___d1595;
  tUWide DEF_unnamed__133_out_507_CONCAT_unnamed__132_out_5_ETC___d1519;
  tUWide DEF_unnamed__133_out_507_CONCAT_unnamed__132_out_5_ETC___d1516;
  tUWide DEF_unnamed__115_out_428_CONCAT_unnamed__114_out_4_ETC___d1440;
  tUWide DEF_unnamed__115_out_428_CONCAT_unnamed__114_out_4_ETC___d1437;
  tUWide DEF_unnamed__97_out_349_CONCAT_unnamed__96_out_350_ETC___d1361;
  tUWide DEF_unnamed__97_out_349_CONCAT_unnamed__96_out_350_ETC___d1358;
  tUWide DEF_unnamed__79_out_270_CONCAT_unnamed__78_out_271_ETC___d1282;
  tUWide DEF_unnamed__79_out_270_CONCAT_unnamed__78_out_271_ETC___d1279;
  tUWide DEF_unnamed__61_out_191_CONCAT_unnamed__60_out_192_ETC___d1203;
  tUWide DEF_unnamed__61_out_191_CONCAT_unnamed__60_out_192_ETC___d1200;
  tUWide DEF_unnamed__43_out_112_CONCAT_unnamed__42_out_113_ETC___d1124;
  tUWide DEF_unnamed__43_out_112_CONCAT_unnamed__42_out_113_ETC___d1121;
  tUWide DEF_unnamed__25_out_033_CONCAT_unnamed__24_out_034_ETC___d1045;
  tUWide DEF_unnamed__25_out_033_CONCAT_unnamed__24_out_034_ETC___d1042;
  tUWide DEF_unnamed__142_out_15_CONCAT_unnamed__141_out_16_ETC___d927;
  tUWide DEF_unnamed__142_out_15_CONCAT_unnamed__141_out_16_ETC___d924;
  tUWide DEF_unnamed__124_out_27_CONCAT_unnamed__123_out_28_ETC___d839;
  tUWide DEF_unnamed__124_out_27_CONCAT_unnamed__123_out_28_ETC___d836;
  tUWide DEF_unnamed__106_out_39_CONCAT_unnamed__105_out_40_ETC___d751;
  tUWide DEF_unnamed__106_out_39_CONCAT_unnamed__105_out_40_ETC___d748;
  tUWide DEF_unnamed__88_out_51_CONCAT_unnamed__87_out_52_C_ETC___d663;
  tUWide DEF_unnamed__88_out_51_CONCAT_unnamed__87_out_52_C_ETC___d660;
  tUWide DEF_unnamed__70_out_63_CONCAT_unnamed__69_out_64_C_ETC___d575;
  tUWide DEF_unnamed__70_out_63_CONCAT_unnamed__69_out_64_C_ETC___d572;
  tUWide DEF_unnamed__52_out_75_CONCAT_unnamed__51_out_76_C_ETC___d487;
  tUWide DEF_unnamed__52_out_75_CONCAT_unnamed__51_out_76_C_ETC___d484;
  tUWide DEF_unnamed__16_out_99_CONCAT_unnamed__15_out_00_C_ETC___d311;
  tUWide DEF_unnamed__16_out_99_CONCAT_unnamed__15_out_00_C_ETC___d308;
  tUWide DEF_unnamed__34_out_87_CONCAT_unnamed__33_out_88_C_ETC___d399;
  tUWide DEF_unnamed__34_out_87_CONCAT_unnamed__33_out_88_C_ETC___d396;
  tUWide DEF_forward_7_1_first__622_CONCAT_forward_7_0_firs_ETC___d1630;
  tUWide DEF_unnamed__151_out_586_CONCAT_unnamed__150_out_5_ETC___d1592;
  tUWide DEF_unnamed__133_out_507_CONCAT_unnamed__132_out_5_ETC___d1513;
  tUWide DEF_unnamed__115_out_428_CONCAT_unnamed__114_out_4_ETC___d1434;
  tUWide DEF_unnamed__97_out_349_CONCAT_unnamed__96_out_350_ETC___d1355;
  tUWide DEF_unnamed__79_out_270_CONCAT_unnamed__78_out_271_ETC___d1276;
  tUWide DEF_unnamed__61_out_191_CONCAT_unnamed__60_out_192_ETC___d1197;
  tUWide DEF_unnamed__43_out_112_CONCAT_unnamed__42_out_113_ETC___d1118;
  tUWide DEF_unnamed__25_out_033_CONCAT_unnamed__24_out_034_ETC___d1039;
  tUWide DEF_unnamed__142_out_15_CONCAT_unnamed__141_out_16_ETC___d921;
  tUWide DEF_unnamed__124_out_27_CONCAT_unnamed__123_out_28_ETC___d833;
  tUWide DEF_unnamed__106_out_39_CONCAT_unnamed__105_out_40_ETC___d745;
  tUWide DEF_unnamed__88_out_51_CONCAT_unnamed__87_out_52_C_ETC___d657;
  tUWide DEF_unnamed__70_out_63_CONCAT_unnamed__69_out_64_C_ETC___d569;
  tUWide DEF_unnamed__52_out_75_CONCAT_unnamed__51_out_76_C_ETC___d481;
  tUWide DEF_unnamed__16_out_99_CONCAT_unnamed__15_out_00_C_ETC___d305;
  tUWide DEF_unnamed__34_out_87_CONCAT_unnamed__33_out_88_C_ETC___d393;
 
 /* Rules */
 public:
  void RL__CLK();
  void RL__DRAMStrideFetch();
  void RL__BRAMfetch();
  void RL__latchData();
  void RL__storeData();
  void RL_getData();
  void RL_collect();
  void RL_pushMac();
  void RL_pushMac_1();
  void RL_pushMac_2();
  void RL_pushMac_3();
  void RL_pushMac_4();
  void RL_pushMac_5();
  void RL_pushMac_6();
  void RL_pushMac_7();
  void RL_pushMac_8();
  void RL_getResult();
  void RL_getComputeResult();
  void RL_pushMac_9();
  void RL_pushMac_10();
  void RL_pushMac_11();
  void RL_pushMac_12();
  void RL_pushMac_13();
  void RL_pushMac_14();
  void RL_pushMac_15();
  void RL_pushMac_16();
  void RL_pushMac_17();
  void RL_getResult_1();
  void RL_getComputeResult_1();
  void RL_pushMac_18();
  void RL_pushMac_19();
  void RL_pushMac_20();
  void RL_pushMac_21();
  void RL_pushMac_22();
  void RL_pushMac_23();
  void RL_pushMac_24();
  void RL_pushMac_25();
  void RL_pushMac_26();
  void RL_getResult_2();
  void RL_getComputeResult_2();
  void RL_pushMac_27();
  void RL_pushMac_28();
  void RL_pushMac_29();
  void RL_pushMac_30();
  void RL_pushMac_31();
  void RL_pushMac_32();
  void RL_pushMac_33();
  void RL_pushMac_34();
  void RL_pushMac_35();
  void RL_getResult_3();
  void RL_getComputeResult_3();
  void RL_pushMac_36();
  void RL_pushMac_37();
  void RL_pushMac_38();
  void RL_pushMac_39();
  void RL_pushMac_40();
  void RL_pushMac_41();
  void RL_pushMac_42();
  void RL_pushMac_43();
  void RL_pushMac_44();
  void RL_getResult_4();
  void RL_getComputeResult_4();
  void RL_pushMac_45();
  void RL_pushMac_46();
  void RL_pushMac_47();
  void RL_pushMac_48();
  void RL_pushMac_49();
  void RL_pushMac_50();
  void RL_pushMac_51();
  void RL_pushMac_52();
  void RL_pushMac_53();
  void RL_getResult_5();
  void RL_getComputeResult_5();
  void RL_pushMac_54();
  void RL_pushMac_55();
  void RL_pushMac_56();
  void RL_pushMac_57();
  void RL_pushMac_58();
  void RL_pushMac_59();
  void RL_pushMac_60();
  void RL_pushMac_61();
  void RL_pushMac_62();
  void RL_getResult_6();
  void RL_getComputeResult_6();
  void RL_pushMac_63();
  void RL_pushMac_64();
  void RL_pushMac_65();
  void RL_pushMac_66();
  void RL_pushMac_67();
  void RL_pushMac_68();
  void RL_pushMac_69();
  void RL_pushMac_70();
  void RL_pushMac_71();
  void RL_getResult_7();
  void RL_getComputeResult_7();
  void RL_getData_1();
  void RL_collect_1();
  void RL_pushMac_72();
  void RL_pushMac_73();
  void RL_pushMac_74();
  void RL_pushMac_75();
  void RL_pushMac_76();
  void RL_pushMac_77();
  void RL_pushMac_78();
  void RL_pushMac_79();
  void RL_pushMac_80();
  void RL_getResult_8();
  void RL_getComputeResult_8();
  void RL_pushMac_81();
  void RL_pushMac_82();
  void RL_pushMac_83();
  void RL_pushMac_84();
  void RL_pushMac_85();
  void RL_pushMac_86();
  void RL_pushMac_87();
  void RL_pushMac_88();
  void RL_pushMac_89();
  void RL_getResult_9();
  void RL_getComputeResult_9();
  void RL_pushMac_90();
  void RL_pushMac_91();
  void RL_pushMac_92();
  void RL_pushMac_93();
  void RL_pushMac_94();
  void RL_pushMac_95();
  void RL_pushMac_96();
  void RL_pushMac_97();
  void RL_pushMac_98();
  void RL_getResult_10();
  void RL_getComputeResult_10();
  void RL_pushMac_99();
  void RL_pushMac_100();
  void RL_pushMac_101();
  void RL_pushMac_102();
  void RL_pushMac_103();
  void RL_pushMac_104();
  void RL_pushMac_105();
  void RL_pushMac_106();
  void RL_pushMac_107();
  void RL_getResult_11();
  void RL_getComputeResult_11();
  void RL_pushMac_108();
  void RL_pushMac_109();
  void RL_pushMac_110();
  void RL_pushMac_111();
  void RL_pushMac_112();
  void RL_pushMac_113();
  void RL_pushMac_114();
  void RL_pushMac_115();
  void RL_pushMac_116();
  void RL_getResult_12();
  void RL_getComputeResult_12();
  void RL_pushMac_117();
  void RL_pushMac_118();
  void RL_pushMac_119();
  void RL_pushMac_120();
  void RL_pushMac_121();
  void RL_pushMac_122();
  void RL_pushMac_123();
  void RL_pushMac_124();
  void RL_pushMac_125();
  void RL_getResult_13();
  void RL_getComputeResult_13();
  void RL_pushMac_126();
  void RL_pushMac_127();
  void RL_pushMac_128();
  void RL_pushMac_129();
  void RL_pushMac_130();
  void RL_pushMac_131();
  void RL_pushMac_132();
  void RL_pushMac_133();
  void RL_pushMac_134();
  void RL_getResult_14();
  void RL_getComputeResult_14();
  void RL_pushMac_135();
  void RL_pushMac_136();
  void RL_pushMac_137();
  void RL_pushMac_138();
  void RL_pushMac_139();
  void RL_pushMac_140();
  void RL_pushMac_141();
  void RL_pushMac_142();
  void RL_pushMac_143();
  void RL_getResult_15();
  void RL_getComputeResult_15();
  void RL__reboot();
  void RL__reboot_mem();
 
 /* Methods */
 public:
  void METH_send(tUInt32 ARG_send_datas);
  tUInt8 METH_RDY_send();
  tUWide METH_receive();
  tUInt8 METH_RDY_receive();
  void METH_reboot(tUInt32 ARG_reboot_img);
  tUInt8 METH_RDY_reboot();
  void METH_rebootDone();
  tUInt8 METH_RDY_rebootDone();
 
 /* Reset routines */
 public:
  void reset_RST_N(tUInt8 ARG_rst_in);
 
 /* Static handles to reset routines */
 public:
 
 /* Pointers to reset fns in parent module for asserting output resets */
 private:
 
 /* Functions for the parent module to register its reset fns */
 public:
 
 /* Functions to set the elaborated clock id */
 public:
  void set_clk_0(char const *s);
 
 /* State dumping routine */
 public:
  void dump_state(unsigned int indent);
 
 /* VCD dumping routines */
 public:
  unsigned int dump_VCD_defs(unsigned int levels);
  void dump_VCD(tVCDDumpType dt, unsigned int levels, MOD_mkStage &backing);
  void vcd_defs(tVCDDumpType dt, MOD_mkStage &backing);
  void vcd_prims(tVCDDumpType dt, MOD_mkStage &backing);
  void vcd_submodules(tVCDDumpType dt, unsigned int levels, MOD_mkStage &backing);
};

#endif /* ifndef __mkStage_h__ */
