Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Thu Dec 26 19:46:30 2024
| Host         : dundun running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule     Severity  Description                   Violations  
-------  --------  ----------------------------  ----------  
LUTAR-1  Warning   LUT drives async reset alert  3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.253       -2.506                     26                47291        0.016        0.000                      0                47291        3.750        0.000                       0                 22530  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         -0.253       -2.506                     26                47195        0.016        0.000                      0                47195        3.750        0.000                       0                 22530  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               6.562        0.000                      0                   96        0.538        0.000                      0                   96  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    
(none)        clk_fpga_0    clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :           26  Failing Endpoints,  Worst Slack       -0.253ns,  Total Violation       -2.506ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.016ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.253ns  (required time - arrival time)
  Source:                 design_1_i/Radix2wECC_0/inst/ap_CS_fsm_reg[70]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/x1_3_reg_82_reg[136]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.132ns  (logic 3.417ns (33.726%)  route 6.715ns (66.274%))
  Logic Levels:           21  (CARRY4=13 LUT2=2 LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.669ns = ( 12.669 - 10.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22538, routed)       1.649     2.943    design_1_i/Radix2wECC_0/inst/ap_clk
    SLICE_X37Y25         FDRE                                         r  design_1_i/Radix2wECC_0/inst/ap_CS_fsm_reg[70]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y25         FDRE (Prop_fdre_C_Q)         0.456     3.399 f  design_1_i/Radix2wECC_0/inst/ap_CS_fsm_reg[70]/Q
                         net (fo=24, routed)          0.697     4.096    design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/grp_point_add_Pipeline_VITIS_LOOP_33_14_fu_123/R_y_V_4_1_fu_274_reg[159][1]
    SLICE_X37Y25         LUT3 (Prop_lut3_I2_O)        0.124     4.220 r  design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/grp_point_add_Pipeline_VITIS_LOOP_33_14_fu_123/trunc_ln109_reg_383[47]_i_2/O
                         net (fo=161, routed)         0.893     5.113    design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/grp_bf_add_1_fu_150/y1_2_reg_97[0]_i_3
    SLICE_X35Y19         LUT2 (Prop_lut2_I0_O)        0.124     5.237 r  design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/grp_bf_add_1_fu_150/p_Val2_s_fu_38[47]_i_6/O
                         net (fo=139, routed)         1.139     6.375    design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/grp_bf_add_1_fu_150_n_1220
    SLICE_X31Y16         LUT3 (Prop_lut3_I1_O)        0.119     6.494 f  design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/y1_2_reg_97[20]_i_3/O
                         net (fo=3, routed)           1.297     7.791    design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/tmp_y_V_reg_393_reg[164][20]
    SLICE_X33Y28         LUT6 (Prop_lut6_I3_O)        0.332     8.123 r  design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/ap_CS_fsm[12]_i_170/O
                         net (fo=1, routed)           0.000     8.123    design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/ap_CS_fsm[12]_i_170_n_43
    SLICE_X33Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.521 r  design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/ap_CS_fsm_reg[12]_i_155/CO[3]
                         net (fo=1, routed)           0.000     8.521    design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/ap_CS_fsm_reg[12]_i_155_n_43
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.635 r  design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/ap_CS_fsm_reg[12]_i_141/CO[3]
                         net (fo=1, routed)           0.000     8.635    design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/ap_CS_fsm_reg[12]_i_141_n_43
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.749 r  design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/ap_CS_fsm_reg[12]_i_127/CO[3]
                         net (fo=1, routed)           0.000     8.749    design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/ap_CS_fsm_reg[12]_i_127_n_43
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.863 r  design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/ap_CS_fsm_reg[12]_i_114/CO[3]
                         net (fo=1, routed)           0.000     8.863    design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/ap_CS_fsm_reg[12]_i_114_n_43
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.977 r  design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/ap_CS_fsm_reg[12]_i_101/CO[3]
                         net (fo=1, routed)           0.000     8.977    design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/ap_CS_fsm_reg[12]_i_101_n_43
    SLICE_X33Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.091 r  design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/ap_CS_fsm_reg[12]_i_88/CO[3]
                         net (fo=1, routed)           0.000     9.091    design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/ap_CS_fsm_reg[12]_i_88_n_43
    SLICE_X33Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.205 r  design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/ap_CS_fsm_reg[12]_i_74/CO[3]
                         net (fo=1, routed)           0.000     9.205    design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/ap_CS_fsm_reg[12]_i_74_n_43
    SLICE_X33Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.319 r  design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/ap_CS_fsm_reg[12]_i_61/CO[3]
                         net (fo=1, routed)           0.000     9.319    design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/ap_CS_fsm_reg[12]_i_61_n_43
    SLICE_X33Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.433 r  design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/ap_CS_fsm_reg[12]_i_47/CO[3]
                         net (fo=1, routed)           0.000     9.433    design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/ap_CS_fsm_reg[12]_i_47_n_43
    SLICE_X33Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.547 r  design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/ap_CS_fsm_reg[12]_i_34/CO[3]
                         net (fo=1, routed)           0.000     9.547    design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/ap_CS_fsm_reg[12]_i_34_n_43
    SLICE_X33Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.661 r  design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/ap_CS_fsm_reg[12]_i_21/CO[3]
                         net (fo=1, routed)           0.000     9.661    design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/ap_CS_fsm_reg[12]_i_21_n_43
    SLICE_X33Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.775 r  design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/ap_CS_fsm_reg[12]_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.775    design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/ap_CS_fsm_reg[12]_i_9_n_43
    SLICE_X33Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.889 r  design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/ap_CS_fsm_reg[12]_i_3/CO[3]
                         net (fo=10, routed)          0.686    10.575    design_1_i/Radix2wECC_0/inst/grp_Radix2wECC_Pipeline_VITIS_LOOP_33_116_fu_631/ap_CS_fsm_reg[12]_0[0]
    SLICE_X35Y39         LUT5 (Prop_lut5_I2_O)        0.124    10.699 r  design_1_i/Radix2wECC_0/inst/grp_Radix2wECC_Pipeline_VITIS_LOOP_33_116_fu_631/y1_2_reg_97[165]_i_3/O
                         net (fo=167, routed)         0.569    11.269    design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/x1_3_reg_82_reg[165]_3
    SLICE_X35Y38         LUT2 (Prop_lut2_I1_O)        0.124    11.393 f  design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/x1_3_reg_82[165]_i_8/O
                         net (fo=182, routed)         0.859    12.252    design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/grp_point_add_Pipeline_VITIS_LOOP_33_11_fu_176/x1_3_reg_82_reg[165]_0
    SLICE_X43Y37         LUT6 (Prop_lut6_I3_O)        0.124    12.376 f  design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/grp_point_add_Pipeline_VITIS_LOOP_33_11_fu_176/x1_3_reg_82[136]_i_2/O
                         net (fo=1, routed)           0.575    12.951    design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/grp_point_add_Pipeline_VITIS_LOOP_33_11_fu_176/x1_3_reg_82[136]_i_2_n_43
    SLICE_X42Y36         LUT6 (Prop_lut6_I5_O)        0.124    13.075 r  design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/grp_point_add_Pipeline_VITIS_LOOP_33_11_fu_176/x1_3_reg_82[136]_i_1/O
                         net (fo=1, routed)           0.000    13.075    design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/grp_point_add_Pipeline_VITIS_LOOP_33_11_fu_176_n_76
    SLICE_X42Y36         FDRE                                         r  design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/x1_3_reg_82_reg[136]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22538, routed)       1.490    12.670    design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/ap_clk
    SLICE_X42Y36         FDRE                                         r  design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/x1_3_reg_82_reg[136]/C
                         clock pessimism              0.230    12.899    
                         clock uncertainty           -0.154    12.745    
    SLICE_X42Y36         FDRE (Setup_fdre_C_D)        0.077    12.822    design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/x1_3_reg_82_reg[136]
  -------------------------------------------------------------------
                         required time                         12.822    
                         arrival time                         -13.075    
  -------------------------------------------------------------------
                         slack                                 -0.253    

Slack (VIOLATED) :        -0.243ns  (required time - arrival time)
  Source:                 design_1_i/Radix2wECC_0/inst/and_ln63_reg_1666_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/x1_3_reg_82_reg[123]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.073ns  (logic 3.417ns (33.921%)  route 6.656ns (66.078%))
  Logic Levels:           21  (CARRY4=13 LUT2=2 LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.667ns = ( 12.667 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22538, routed)       1.650     2.944    design_1_i/Radix2wECC_0/inst/ap_clk
    SLICE_X43Y26         FDRE                                         r  design_1_i/Radix2wECC_0/inst/and_ln63_reg_1666_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y26         FDRE (Prop_fdre_C_Q)         0.456     3.400 f  design_1_i/Radix2wECC_0/inst/and_ln63_reg_1666_reg[0]/Q
                         net (fo=22, routed)          0.668     4.068    design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/grp_point_add_Pipeline_VITIS_LOOP_33_14_fu_123/and_ln63_reg_1666
    SLICE_X37Y25         LUT3 (Prop_lut3_I1_O)        0.124     4.192 r  design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/grp_point_add_Pipeline_VITIS_LOOP_33_14_fu_123/trunc_ln109_reg_383[47]_i_2/O
                         net (fo=161, routed)         0.893     5.086    design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/grp_bf_add_1_fu_150/y1_2_reg_97[0]_i_3
    SLICE_X35Y19         LUT2 (Prop_lut2_I0_O)        0.124     5.210 r  design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/grp_bf_add_1_fu_150/p_Val2_s_fu_38[47]_i_6/O
                         net (fo=139, routed)         1.139     6.348    design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/grp_bf_add_1_fu_150_n_1220
    SLICE_X31Y16         LUT3 (Prop_lut3_I1_O)        0.119     6.467 f  design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/y1_2_reg_97[20]_i_3/O
                         net (fo=3, routed)           1.297     7.764    design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/tmp_y_V_reg_393_reg[164][20]
    SLICE_X33Y28         LUT6 (Prop_lut6_I3_O)        0.332     8.096 r  design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/ap_CS_fsm[12]_i_170/O
                         net (fo=1, routed)           0.000     8.096    design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/ap_CS_fsm[12]_i_170_n_43
    SLICE_X33Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.494 r  design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/ap_CS_fsm_reg[12]_i_155/CO[3]
                         net (fo=1, routed)           0.000     8.494    design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/ap_CS_fsm_reg[12]_i_155_n_43
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.608 r  design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/ap_CS_fsm_reg[12]_i_141/CO[3]
                         net (fo=1, routed)           0.000     8.608    design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/ap_CS_fsm_reg[12]_i_141_n_43
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.722 r  design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/ap_CS_fsm_reg[12]_i_127/CO[3]
                         net (fo=1, routed)           0.000     8.722    design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/ap_CS_fsm_reg[12]_i_127_n_43
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.836 r  design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/ap_CS_fsm_reg[12]_i_114/CO[3]
                         net (fo=1, routed)           0.000     8.836    design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/ap_CS_fsm_reg[12]_i_114_n_43
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.950 r  design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/ap_CS_fsm_reg[12]_i_101/CO[3]
                         net (fo=1, routed)           0.000     8.950    design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/ap_CS_fsm_reg[12]_i_101_n_43
    SLICE_X33Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.064 r  design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/ap_CS_fsm_reg[12]_i_88/CO[3]
                         net (fo=1, routed)           0.000     9.064    design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/ap_CS_fsm_reg[12]_i_88_n_43
    SLICE_X33Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.178 r  design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/ap_CS_fsm_reg[12]_i_74/CO[3]
                         net (fo=1, routed)           0.000     9.178    design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/ap_CS_fsm_reg[12]_i_74_n_43
    SLICE_X33Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.292 r  design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/ap_CS_fsm_reg[12]_i_61/CO[3]
                         net (fo=1, routed)           0.000     9.292    design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/ap_CS_fsm_reg[12]_i_61_n_43
    SLICE_X33Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.406 r  design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/ap_CS_fsm_reg[12]_i_47/CO[3]
                         net (fo=1, routed)           0.000     9.406    design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/ap_CS_fsm_reg[12]_i_47_n_43
    SLICE_X33Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.520 r  design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/ap_CS_fsm_reg[12]_i_34/CO[3]
                         net (fo=1, routed)           0.000     9.520    design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/ap_CS_fsm_reg[12]_i_34_n_43
    SLICE_X33Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.634 r  design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/ap_CS_fsm_reg[12]_i_21/CO[3]
                         net (fo=1, routed)           0.000     9.634    design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/ap_CS_fsm_reg[12]_i_21_n_43
    SLICE_X33Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.748 r  design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/ap_CS_fsm_reg[12]_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.748    design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/ap_CS_fsm_reg[12]_i_9_n_43
    SLICE_X33Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.862 r  design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/ap_CS_fsm_reg[12]_i_3/CO[3]
                         net (fo=10, routed)          0.686    10.548    design_1_i/Radix2wECC_0/inst/grp_Radix2wECC_Pipeline_VITIS_LOOP_33_116_fu_631/ap_CS_fsm_reg[12]_0[0]
    SLICE_X35Y39         LUT5 (Prop_lut5_I2_O)        0.124    10.672 r  design_1_i/Radix2wECC_0/inst/grp_Radix2wECC_Pipeline_VITIS_LOOP_33_116_fu_631/y1_2_reg_97[165]_i_3/O
                         net (fo=167, routed)         0.569    11.241    design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/x1_3_reg_82_reg[165]_3
    SLICE_X35Y38         LUT2 (Prop_lut2_I1_O)        0.124    11.365 f  design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/x1_3_reg_82[165]_i_8/O
                         net (fo=182, routed)         0.908    12.273    design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/grp_point_add_Pipeline_VITIS_LOOP_33_11_fu_176/x1_3_reg_82_reg[165]_0
    SLICE_X34Y29         LUT6 (Prop_lut6_I3_O)        0.124    12.397 f  design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/grp_point_add_Pipeline_VITIS_LOOP_33_11_fu_176/x1_3_reg_82[123]_i_2/O
                         net (fo=1, routed)           0.496    12.893    design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/grp_point_add_Pipeline_VITIS_LOOP_33_11_fu_176/x1_3_reg_82[123]_i_2_n_43
    SLICE_X39Y33         LUT6 (Prop_lut6_I5_O)        0.124    13.017 r  design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/grp_point_add_Pipeline_VITIS_LOOP_33_11_fu_176/x1_3_reg_82[123]_i_1/O
                         net (fo=1, routed)           0.000    13.017    design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/grp_point_add_Pipeline_VITIS_LOOP_33_11_fu_176_n_89
    SLICE_X39Y33         FDRE                                         r  design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/x1_3_reg_82_reg[123]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22538, routed)       1.488    12.667    design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/ap_clk
    SLICE_X39Y33         FDRE                                         r  design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/x1_3_reg_82_reg[123]/C
                         clock pessimism              0.230    12.897    
                         clock uncertainty           -0.154    12.743    
    SLICE_X39Y33         FDRE (Setup_fdre_C_D)        0.031    12.774    design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/x1_3_reg_82_reg[123]
  -------------------------------------------------------------------
                         required time                         12.774    
                         arrival time                         -13.017    
  -------------------------------------------------------------------
                         slack                                 -0.243    

Slack (VIOLATED) :        -0.213ns  (required time - arrival time)
  Source:                 design_1_i/Radix2wECC_0/inst/and_ln63_reg_1666_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/x1_3_reg_82_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.037ns  (logic 3.417ns (34.045%)  route 6.620ns (65.955%))
  Logic Levels:           21  (CARRY4=13 LUT2=2 LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.663ns = ( 12.663 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22538, routed)       1.650     2.944    design_1_i/Radix2wECC_0/inst/ap_clk
    SLICE_X43Y26         FDRE                                         r  design_1_i/Radix2wECC_0/inst/and_ln63_reg_1666_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y26         FDRE (Prop_fdre_C_Q)         0.456     3.400 f  design_1_i/Radix2wECC_0/inst/and_ln63_reg_1666_reg[0]/Q
                         net (fo=22, routed)          0.668     4.068    design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/grp_point_add_Pipeline_VITIS_LOOP_33_14_fu_123/and_ln63_reg_1666
    SLICE_X37Y25         LUT3 (Prop_lut3_I1_O)        0.124     4.192 r  design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/grp_point_add_Pipeline_VITIS_LOOP_33_14_fu_123/trunc_ln109_reg_383[47]_i_2/O
                         net (fo=161, routed)         0.893     5.086    design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/grp_bf_add_1_fu_150/y1_2_reg_97[0]_i_3
    SLICE_X35Y19         LUT2 (Prop_lut2_I0_O)        0.124     5.210 r  design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/grp_bf_add_1_fu_150/p_Val2_s_fu_38[47]_i_6/O
                         net (fo=139, routed)         1.139     6.348    design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/grp_bf_add_1_fu_150_n_1220
    SLICE_X31Y16         LUT3 (Prop_lut3_I1_O)        0.119     6.467 f  design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/y1_2_reg_97[20]_i_3/O
                         net (fo=3, routed)           1.297     7.764    design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/tmp_y_V_reg_393_reg[164][20]
    SLICE_X33Y28         LUT6 (Prop_lut6_I3_O)        0.332     8.096 r  design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/ap_CS_fsm[12]_i_170/O
                         net (fo=1, routed)           0.000     8.096    design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/ap_CS_fsm[12]_i_170_n_43
    SLICE_X33Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.494 r  design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/ap_CS_fsm_reg[12]_i_155/CO[3]
                         net (fo=1, routed)           0.000     8.494    design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/ap_CS_fsm_reg[12]_i_155_n_43
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.608 r  design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/ap_CS_fsm_reg[12]_i_141/CO[3]
                         net (fo=1, routed)           0.000     8.608    design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/ap_CS_fsm_reg[12]_i_141_n_43
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.722 r  design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/ap_CS_fsm_reg[12]_i_127/CO[3]
                         net (fo=1, routed)           0.000     8.722    design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/ap_CS_fsm_reg[12]_i_127_n_43
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.836 r  design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/ap_CS_fsm_reg[12]_i_114/CO[3]
                         net (fo=1, routed)           0.000     8.836    design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/ap_CS_fsm_reg[12]_i_114_n_43
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.950 r  design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/ap_CS_fsm_reg[12]_i_101/CO[3]
                         net (fo=1, routed)           0.000     8.950    design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/ap_CS_fsm_reg[12]_i_101_n_43
    SLICE_X33Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.064 r  design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/ap_CS_fsm_reg[12]_i_88/CO[3]
                         net (fo=1, routed)           0.000     9.064    design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/ap_CS_fsm_reg[12]_i_88_n_43
    SLICE_X33Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.178 r  design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/ap_CS_fsm_reg[12]_i_74/CO[3]
                         net (fo=1, routed)           0.000     9.178    design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/ap_CS_fsm_reg[12]_i_74_n_43
    SLICE_X33Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.292 r  design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/ap_CS_fsm_reg[12]_i_61/CO[3]
                         net (fo=1, routed)           0.000     9.292    design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/ap_CS_fsm_reg[12]_i_61_n_43
    SLICE_X33Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.406 r  design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/ap_CS_fsm_reg[12]_i_47/CO[3]
                         net (fo=1, routed)           0.000     9.406    design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/ap_CS_fsm_reg[12]_i_47_n_43
    SLICE_X33Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.520 r  design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/ap_CS_fsm_reg[12]_i_34/CO[3]
                         net (fo=1, routed)           0.000     9.520    design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/ap_CS_fsm_reg[12]_i_34_n_43
    SLICE_X33Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.634 r  design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/ap_CS_fsm_reg[12]_i_21/CO[3]
                         net (fo=1, routed)           0.000     9.634    design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/ap_CS_fsm_reg[12]_i_21_n_43
    SLICE_X33Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.748 r  design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/ap_CS_fsm_reg[12]_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.748    design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/ap_CS_fsm_reg[12]_i_9_n_43
    SLICE_X33Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.862 r  design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/ap_CS_fsm_reg[12]_i_3/CO[3]
                         net (fo=10, routed)          0.686    10.548    design_1_i/Radix2wECC_0/inst/grp_Radix2wECC_Pipeline_VITIS_LOOP_33_116_fu_631/ap_CS_fsm_reg[12]_0[0]
    SLICE_X35Y39         LUT5 (Prop_lut5_I2_O)        0.124    10.672 r  design_1_i/Radix2wECC_0/inst/grp_Radix2wECC_Pipeline_VITIS_LOOP_33_116_fu_631/y1_2_reg_97[165]_i_3/O
                         net (fo=167, routed)         0.569    11.241    design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/x1_3_reg_82_reg[165]_3
    SLICE_X35Y38         LUT2 (Prop_lut2_I1_O)        0.124    11.365 f  design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/x1_3_reg_82[165]_i_8/O
                         net (fo=182, routed)         0.790    12.156    design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/grp_point_add_Pipeline_VITIS_LOOP_33_11_fu_176/x1_3_reg_82_reg[165]_0
    SLICE_X37Y33         LUT6 (Prop_lut6_I1_O)        0.124    12.280 r  design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/grp_point_add_Pipeline_VITIS_LOOP_33_11_fu_176/x1_3_reg_82[15]_i_2/O
                         net (fo=1, routed)           0.577    12.857    design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/grp_point_add_Pipeline_VITIS_LOOP_33_11_fu_176/x1_3_reg_82[15]_i_2_n_43
    SLICE_X37Y30         LUT6 (Prop_lut6_I0_O)        0.124    12.981 r  design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/grp_point_add_Pipeline_VITIS_LOOP_33_11_fu_176/x1_3_reg_82[15]_i_1/O
                         net (fo=1, routed)           0.000    12.981    design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/grp_point_add_Pipeline_VITIS_LOOP_33_11_fu_176_n_197
    SLICE_X37Y30         FDRE                                         r  design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/x1_3_reg_82_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22538, routed)       1.484    12.663    design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/ap_clk
    SLICE_X37Y30         FDRE                                         r  design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/x1_3_reg_82_reg[15]/C
                         clock pessimism              0.230    12.893    
                         clock uncertainty           -0.154    12.739    
    SLICE_X37Y30         FDRE (Setup_fdre_C_D)        0.029    12.768    design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/x1_3_reg_82_reg[15]
  -------------------------------------------------------------------
                         required time                         12.768    
                         arrival time                         -12.981    
  -------------------------------------------------------------------
                         slack                                 -0.213    

Slack (VIOLATED) :        -0.207ns  (required time - arrival time)
  Source:                 design_1_i/Radix2wECC_0/inst/ap_CS_fsm_reg[70]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/y1_2_reg_97_reg[82]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.881ns  (logic 3.218ns (32.568%)  route 6.663ns (67.432%))
  Logic Levels:           19  (CARRY4=13 LUT3=1 LUT4=4 LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.746ns = ( 12.747 - 10.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22538, routed)       1.649     2.943    design_1_i/Radix2wECC_0/inst/ap_clk
    SLICE_X37Y25         FDRE                                         r  design_1_i/Radix2wECC_0/inst/ap_CS_fsm_reg[70]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y25         FDRE (Prop_fdre_C_Q)         0.456     3.399 r  design_1_i/Radix2wECC_0/inst/ap_CS_fsm_reg[70]/Q
                         net (fo=24, routed)          0.956     4.355    design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/grp_point_add_Pipeline_VITIS_LOOP_33_13_fu_114/ap_CS_fsm[12]_i_19[1]
    SLICE_X42Y28         LUT3 (Prop_lut3_I0_O)        0.124     4.479 r  design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/grp_point_add_Pipeline_VITIS_LOOP_33_13_fu_114/trunc_ln46_reg_234[43]_i_3/O
                         net (fo=96, routed)          1.231     5.710    design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/grp_point_add_Pipeline_VITIS_LOOP_33_13_fu_114_n_345
    SLICE_X49Y30         LUT4 (Prop_lut4_I2_O)        0.150     5.860 r  design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/or_ln110_reg_388[0]_i_186/O
                         net (fo=2, routed)           0.840     6.699    design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/or_ln110_reg_388[0]_i_186_n_43
    SLICE_X46Y30         LUT6 (Prop_lut6_I4_O)        0.332     7.031 r  design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/or_ln110_reg_388[0]_i_171/O
                         net (fo=1, routed)           0.000     7.031    design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/or_ln110_reg_388[0]_i_171_n_43
    SLICE_X46Y30         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.411 r  design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/or_ln110_reg_388_reg[0]_i_156/CO[3]
                         net (fo=1, routed)           0.000     7.411    design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/or_ln110_reg_388_reg[0]_i_156_n_43
    SLICE_X46Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.528 r  design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/or_ln110_reg_388_reg[0]_i_143/CO[3]
                         net (fo=1, routed)           0.000     7.528    design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/or_ln110_reg_388_reg[0]_i_143_n_43
    SLICE_X46Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.645 r  design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/or_ln110_reg_388_reg[0]_i_132/CO[3]
                         net (fo=1, routed)           0.000     7.645    design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/or_ln110_reg_388_reg[0]_i_132_n_43
    SLICE_X46Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.762 r  design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/or_ln110_reg_388_reg[0]_i_120/CO[3]
                         net (fo=1, routed)           0.000     7.762    design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/or_ln110_reg_388_reg[0]_i_120_n_43
    SLICE_X46Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.879 r  design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/or_ln110_reg_388_reg[0]_i_108/CO[3]
                         net (fo=1, routed)           0.000     7.879    design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/or_ln110_reg_388_reg[0]_i_108_n_43
    SLICE_X46Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.996 r  design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/or_ln110_reg_388_reg[0]_i_94/CO[3]
                         net (fo=1, routed)           0.000     7.996    design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/or_ln110_reg_388_reg[0]_i_94_n_43
    SLICE_X46Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.113 r  design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/or_ln110_reg_388_reg[0]_i_83/CO[3]
                         net (fo=1, routed)           0.000     8.113    design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/or_ln110_reg_388_reg[0]_i_83_n_43
    SLICE_X46Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.230 r  design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/or_ln110_reg_388_reg[0]_i_70/CO[3]
                         net (fo=1, routed)           0.000     8.230    design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/or_ln110_reg_388_reg[0]_i_70_n_43
    SLICE_X46Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.347 r  design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/or_ln110_reg_388_reg[0]_i_55/CO[3]
                         net (fo=1, routed)           0.000     8.347    design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/or_ln110_reg_388_reg[0]_i_55_n_43
    SLICE_X46Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.464 r  design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/or_ln110_reg_388_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000     8.464    design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/or_ln110_reg_388_reg[0]_i_38_n_43
    SLICE_X46Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.581 r  design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/or_ln110_reg_388_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.000     8.581    design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/or_ln110_reg_388_reg[0]_i_22_n_43
    SLICE_X46Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.698 r  design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/or_ln110_reg_388_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     8.698    design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/or_ln110_reg_388_reg[0]_i_9_n_43
    SLICE_X46Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.815 r  design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/or_ln110_reg_388_reg[0]_i_3/CO[3]
                         net (fo=11, routed)          1.164     9.980    design_1_i/Radix2wECC_0/inst/grp_Radix2wECC_Pipeline_VITIS_LOOP_33_116_fu_631/ap_CS_fsm_reg[12][0]
    SLICE_X43Y42         LUT4 (Prop_lut4_I1_O)        0.124    10.104 r  design_1_i/Radix2wECC_0/inst/grp_Radix2wECC_Pipeline_VITIS_LOOP_33_116_fu_631/x1_3_reg_82[164]_i_3/O
                         net (fo=358, routed)         0.832    10.935    design_1_i/Radix2wECC_0/inst/grp_Radix2wECC_Pipeline_VITIS_LOOP_33_116_fu_631/grp_point_add_fu_572_ap_start_reg_reg
    SLICE_X38Y41         LUT4 (Prop_lut4_I0_O)        0.124    11.059 r  design_1_i/Radix2wECC_0/inst/grp_Radix2wECC_Pipeline_VITIS_LOOP_33_116_fu_631/x1_3_reg_82[165]_i_6/O
                         net (fo=2, routed)           0.319    11.378    design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/grp_bf_add_1_fu_150/flow_control_loop_pipe_sequential_init_U/x1_3_reg_82_reg[165]_1
    SLICE_X38Y39         LUT4 (Prop_lut4_I3_O)        0.124    11.502 r  design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/grp_bf_add_1_fu_150/flow_control_loop_pipe_sequential_init_U/x1_3_reg_82[165]_i_2/O
                         net (fo=332, routed)         1.322    12.824    design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/y1_2_reg_97
    SLICE_X27Y36         FDRE                                         r  design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/y1_2_reg_97_reg[82]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22538, routed)       1.567    12.747    design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/ap_clk
    SLICE_X27Y36         FDRE                                         r  design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/y1_2_reg_97_reg[82]/C
                         clock pessimism              0.230    12.976    
                         clock uncertainty           -0.154    12.822    
    SLICE_X27Y36         FDRE (Setup_fdre_C_CE)      -0.205    12.617    design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/y1_2_reg_97_reg[82]
  -------------------------------------------------------------------
                         required time                         12.617    
                         arrival time                         -12.824    
  -------------------------------------------------------------------
                         slack                                 -0.207    

Slack (VIOLATED) :        -0.207ns  (required time - arrival time)
  Source:                 design_1_i/Radix2wECC_0/inst/ap_CS_fsm_reg[70]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/y1_2_reg_97_reg[87]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.881ns  (logic 3.218ns (32.568%)  route 6.663ns (67.432%))
  Logic Levels:           19  (CARRY4=13 LUT3=1 LUT4=4 LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.746ns = ( 12.747 - 10.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22538, routed)       1.649     2.943    design_1_i/Radix2wECC_0/inst/ap_clk
    SLICE_X37Y25         FDRE                                         r  design_1_i/Radix2wECC_0/inst/ap_CS_fsm_reg[70]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y25         FDRE (Prop_fdre_C_Q)         0.456     3.399 r  design_1_i/Radix2wECC_0/inst/ap_CS_fsm_reg[70]/Q
                         net (fo=24, routed)          0.956     4.355    design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/grp_point_add_Pipeline_VITIS_LOOP_33_13_fu_114/ap_CS_fsm[12]_i_19[1]
    SLICE_X42Y28         LUT3 (Prop_lut3_I0_O)        0.124     4.479 r  design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/grp_point_add_Pipeline_VITIS_LOOP_33_13_fu_114/trunc_ln46_reg_234[43]_i_3/O
                         net (fo=96, routed)          1.231     5.710    design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/grp_point_add_Pipeline_VITIS_LOOP_33_13_fu_114_n_345
    SLICE_X49Y30         LUT4 (Prop_lut4_I2_O)        0.150     5.860 r  design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/or_ln110_reg_388[0]_i_186/O
                         net (fo=2, routed)           0.840     6.699    design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/or_ln110_reg_388[0]_i_186_n_43
    SLICE_X46Y30         LUT6 (Prop_lut6_I4_O)        0.332     7.031 r  design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/or_ln110_reg_388[0]_i_171/O
                         net (fo=1, routed)           0.000     7.031    design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/or_ln110_reg_388[0]_i_171_n_43
    SLICE_X46Y30         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.411 r  design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/or_ln110_reg_388_reg[0]_i_156/CO[3]
                         net (fo=1, routed)           0.000     7.411    design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/or_ln110_reg_388_reg[0]_i_156_n_43
    SLICE_X46Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.528 r  design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/or_ln110_reg_388_reg[0]_i_143/CO[3]
                         net (fo=1, routed)           0.000     7.528    design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/or_ln110_reg_388_reg[0]_i_143_n_43
    SLICE_X46Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.645 r  design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/or_ln110_reg_388_reg[0]_i_132/CO[3]
                         net (fo=1, routed)           0.000     7.645    design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/or_ln110_reg_388_reg[0]_i_132_n_43
    SLICE_X46Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.762 r  design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/or_ln110_reg_388_reg[0]_i_120/CO[3]
                         net (fo=1, routed)           0.000     7.762    design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/or_ln110_reg_388_reg[0]_i_120_n_43
    SLICE_X46Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.879 r  design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/or_ln110_reg_388_reg[0]_i_108/CO[3]
                         net (fo=1, routed)           0.000     7.879    design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/or_ln110_reg_388_reg[0]_i_108_n_43
    SLICE_X46Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.996 r  design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/or_ln110_reg_388_reg[0]_i_94/CO[3]
                         net (fo=1, routed)           0.000     7.996    design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/or_ln110_reg_388_reg[0]_i_94_n_43
    SLICE_X46Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.113 r  design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/or_ln110_reg_388_reg[0]_i_83/CO[3]
                         net (fo=1, routed)           0.000     8.113    design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/or_ln110_reg_388_reg[0]_i_83_n_43
    SLICE_X46Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.230 r  design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/or_ln110_reg_388_reg[0]_i_70/CO[3]
                         net (fo=1, routed)           0.000     8.230    design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/or_ln110_reg_388_reg[0]_i_70_n_43
    SLICE_X46Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.347 r  design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/or_ln110_reg_388_reg[0]_i_55/CO[3]
                         net (fo=1, routed)           0.000     8.347    design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/or_ln110_reg_388_reg[0]_i_55_n_43
    SLICE_X46Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.464 r  design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/or_ln110_reg_388_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000     8.464    design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/or_ln110_reg_388_reg[0]_i_38_n_43
    SLICE_X46Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.581 r  design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/or_ln110_reg_388_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.000     8.581    design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/or_ln110_reg_388_reg[0]_i_22_n_43
    SLICE_X46Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.698 r  design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/or_ln110_reg_388_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     8.698    design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/or_ln110_reg_388_reg[0]_i_9_n_43
    SLICE_X46Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.815 r  design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/or_ln110_reg_388_reg[0]_i_3/CO[3]
                         net (fo=11, routed)          1.164     9.980    design_1_i/Radix2wECC_0/inst/grp_Radix2wECC_Pipeline_VITIS_LOOP_33_116_fu_631/ap_CS_fsm_reg[12][0]
    SLICE_X43Y42         LUT4 (Prop_lut4_I1_O)        0.124    10.104 r  design_1_i/Radix2wECC_0/inst/grp_Radix2wECC_Pipeline_VITIS_LOOP_33_116_fu_631/x1_3_reg_82[164]_i_3/O
                         net (fo=358, routed)         0.832    10.935    design_1_i/Radix2wECC_0/inst/grp_Radix2wECC_Pipeline_VITIS_LOOP_33_116_fu_631/grp_point_add_fu_572_ap_start_reg_reg
    SLICE_X38Y41         LUT4 (Prop_lut4_I0_O)        0.124    11.059 r  design_1_i/Radix2wECC_0/inst/grp_Radix2wECC_Pipeline_VITIS_LOOP_33_116_fu_631/x1_3_reg_82[165]_i_6/O
                         net (fo=2, routed)           0.319    11.378    design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/grp_bf_add_1_fu_150/flow_control_loop_pipe_sequential_init_U/x1_3_reg_82_reg[165]_1
    SLICE_X38Y39         LUT4 (Prop_lut4_I3_O)        0.124    11.502 r  design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/grp_bf_add_1_fu_150/flow_control_loop_pipe_sequential_init_U/x1_3_reg_82[165]_i_2/O
                         net (fo=332, routed)         1.322    12.824    design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/y1_2_reg_97
    SLICE_X27Y36         FDRE                                         r  design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/y1_2_reg_97_reg[87]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22538, routed)       1.567    12.747    design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/ap_clk
    SLICE_X27Y36         FDRE                                         r  design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/y1_2_reg_97_reg[87]/C
                         clock pessimism              0.230    12.976    
                         clock uncertainty           -0.154    12.822    
    SLICE_X27Y36         FDRE (Setup_fdre_C_CE)      -0.205    12.617    design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/y1_2_reg_97_reg[87]
  -------------------------------------------------------------------
                         required time                         12.617    
                         arrival time                         -12.824    
  -------------------------------------------------------------------
                         slack                                 -0.207    

Slack (VIOLATED) :        -0.176ns  (required time - arrival time)
  Source:                 design_1_i/Radix2wECC_0/inst/ap_CS_fsm_reg[70]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/x1_3_reg_82_reg[139]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.012ns  (logic 3.417ns (34.129%)  route 6.595ns (65.871%))
  Logic Levels:           21  (CARRY4=13 LUT2=2 LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.672ns = ( 12.672 - 10.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22538, routed)       1.649     2.943    design_1_i/Radix2wECC_0/inst/ap_clk
    SLICE_X37Y25         FDRE                                         r  design_1_i/Radix2wECC_0/inst/ap_CS_fsm_reg[70]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y25         FDRE (Prop_fdre_C_Q)         0.456     3.399 f  design_1_i/Radix2wECC_0/inst/ap_CS_fsm_reg[70]/Q
                         net (fo=24, routed)          0.697     4.096    design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/grp_point_add_Pipeline_VITIS_LOOP_33_14_fu_123/R_y_V_4_1_fu_274_reg[159][1]
    SLICE_X37Y25         LUT3 (Prop_lut3_I2_O)        0.124     4.220 r  design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/grp_point_add_Pipeline_VITIS_LOOP_33_14_fu_123/trunc_ln109_reg_383[47]_i_2/O
                         net (fo=161, routed)         0.893     5.113    design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/grp_bf_add_1_fu_150/y1_2_reg_97[0]_i_3
    SLICE_X35Y19         LUT2 (Prop_lut2_I0_O)        0.124     5.237 r  design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/grp_bf_add_1_fu_150/p_Val2_s_fu_38[47]_i_6/O
                         net (fo=139, routed)         1.139     6.375    design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/grp_bf_add_1_fu_150_n_1220
    SLICE_X31Y16         LUT3 (Prop_lut3_I1_O)        0.119     6.494 f  design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/y1_2_reg_97[20]_i_3/O
                         net (fo=3, routed)           1.297     7.791    design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/tmp_y_V_reg_393_reg[164][20]
    SLICE_X33Y28         LUT6 (Prop_lut6_I3_O)        0.332     8.123 r  design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/ap_CS_fsm[12]_i_170/O
                         net (fo=1, routed)           0.000     8.123    design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/ap_CS_fsm[12]_i_170_n_43
    SLICE_X33Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.521 r  design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/ap_CS_fsm_reg[12]_i_155/CO[3]
                         net (fo=1, routed)           0.000     8.521    design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/ap_CS_fsm_reg[12]_i_155_n_43
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.635 r  design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/ap_CS_fsm_reg[12]_i_141/CO[3]
                         net (fo=1, routed)           0.000     8.635    design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/ap_CS_fsm_reg[12]_i_141_n_43
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.749 r  design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/ap_CS_fsm_reg[12]_i_127/CO[3]
                         net (fo=1, routed)           0.000     8.749    design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/ap_CS_fsm_reg[12]_i_127_n_43
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.863 r  design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/ap_CS_fsm_reg[12]_i_114/CO[3]
                         net (fo=1, routed)           0.000     8.863    design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/ap_CS_fsm_reg[12]_i_114_n_43
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.977 r  design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/ap_CS_fsm_reg[12]_i_101/CO[3]
                         net (fo=1, routed)           0.000     8.977    design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/ap_CS_fsm_reg[12]_i_101_n_43
    SLICE_X33Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.091 r  design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/ap_CS_fsm_reg[12]_i_88/CO[3]
                         net (fo=1, routed)           0.000     9.091    design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/ap_CS_fsm_reg[12]_i_88_n_43
    SLICE_X33Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.205 r  design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/ap_CS_fsm_reg[12]_i_74/CO[3]
                         net (fo=1, routed)           0.000     9.205    design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/ap_CS_fsm_reg[12]_i_74_n_43
    SLICE_X33Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.319 r  design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/ap_CS_fsm_reg[12]_i_61/CO[3]
                         net (fo=1, routed)           0.000     9.319    design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/ap_CS_fsm_reg[12]_i_61_n_43
    SLICE_X33Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.433 r  design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/ap_CS_fsm_reg[12]_i_47/CO[3]
                         net (fo=1, routed)           0.000     9.433    design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/ap_CS_fsm_reg[12]_i_47_n_43
    SLICE_X33Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.547 r  design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/ap_CS_fsm_reg[12]_i_34/CO[3]
                         net (fo=1, routed)           0.000     9.547    design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/ap_CS_fsm_reg[12]_i_34_n_43
    SLICE_X33Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.661 r  design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/ap_CS_fsm_reg[12]_i_21/CO[3]
                         net (fo=1, routed)           0.000     9.661    design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/ap_CS_fsm_reg[12]_i_21_n_43
    SLICE_X33Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.775 r  design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/ap_CS_fsm_reg[12]_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.775    design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/ap_CS_fsm_reg[12]_i_9_n_43
    SLICE_X33Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.889 r  design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/ap_CS_fsm_reg[12]_i_3/CO[3]
                         net (fo=10, routed)          0.686    10.575    design_1_i/Radix2wECC_0/inst/grp_Radix2wECC_Pipeline_VITIS_LOOP_33_116_fu_631/ap_CS_fsm_reg[12]_0[0]
    SLICE_X35Y39         LUT5 (Prop_lut5_I2_O)        0.124    10.699 r  design_1_i/Radix2wECC_0/inst/grp_Radix2wECC_Pipeline_VITIS_LOOP_33_116_fu_631/y1_2_reg_97[165]_i_3/O
                         net (fo=167, routed)         0.569    11.269    design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/x1_3_reg_82_reg[165]_3
    SLICE_X35Y38         LUT2 (Prop_lut2_I1_O)        0.124    11.393 f  design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/x1_3_reg_82[165]_i_8/O
                         net (fo=182, routed)         0.827    12.219    design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/grp_point_add_Pipeline_VITIS_LOOP_33_11_fu_176/x1_3_reg_82_reg[165]_0
    SLICE_X40Y38         LUT6 (Prop_lut6_I3_O)        0.124    12.343 f  design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/grp_point_add_Pipeline_VITIS_LOOP_33_11_fu_176/x1_3_reg_82[139]_i_2/O
                         net (fo=1, routed)           0.488    12.831    design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/grp_point_add_Pipeline_VITIS_LOOP_33_11_fu_176/x1_3_reg_82[139]_i_2_n_43
    SLICE_X40Y39         LUT6 (Prop_lut6_I5_O)        0.124    12.955 r  design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/grp_point_add_Pipeline_VITIS_LOOP_33_11_fu_176/x1_3_reg_82[139]_i_1/O
                         net (fo=1, routed)           0.000    12.955    design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/grp_point_add_Pipeline_VITIS_LOOP_33_11_fu_176_n_73
    SLICE_X40Y39         FDRE                                         r  design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/x1_3_reg_82_reg[139]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22538, routed)       1.493    12.672    design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/ap_clk
    SLICE_X40Y39         FDRE                                         r  design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/x1_3_reg_82_reg[139]/C
                         clock pessimism              0.230    12.902    
                         clock uncertainty           -0.154    12.748    
    SLICE_X40Y39         FDRE (Setup_fdre_C_D)        0.031    12.779    design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/x1_3_reg_82_reg[139]
  -------------------------------------------------------------------
                         required time                         12.779    
                         arrival time                         -12.955    
  -------------------------------------------------------------------
                         slack                                 -0.176    

Slack (VIOLATED) :        -0.126ns  (required time - arrival time)
  Source:                 design_1_i/Radix2wECC_0/inst/ap_CS_fsm_reg[70]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/x1_3_reg_82_reg[89]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.718ns  (logic 3.218ns (33.113%)  route 6.500ns (66.887%))
  Logic Levels:           19  (CARRY4=13 LUT3=1 LUT4=4 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.664ns = ( 12.665 - 10.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22538, routed)       1.649     2.943    design_1_i/Radix2wECC_0/inst/ap_clk
    SLICE_X37Y25         FDRE                                         r  design_1_i/Radix2wECC_0/inst/ap_CS_fsm_reg[70]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y25         FDRE (Prop_fdre_C_Q)         0.456     3.399 r  design_1_i/Radix2wECC_0/inst/ap_CS_fsm_reg[70]/Q
                         net (fo=24, routed)          0.956     4.355    design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/grp_point_add_Pipeline_VITIS_LOOP_33_13_fu_114/ap_CS_fsm[12]_i_19[1]
    SLICE_X42Y28         LUT3 (Prop_lut3_I0_O)        0.124     4.479 r  design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/grp_point_add_Pipeline_VITIS_LOOP_33_13_fu_114/trunc_ln46_reg_234[43]_i_3/O
                         net (fo=96, routed)          1.231     5.710    design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/grp_point_add_Pipeline_VITIS_LOOP_33_13_fu_114_n_345
    SLICE_X49Y30         LUT4 (Prop_lut4_I2_O)        0.150     5.860 r  design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/or_ln110_reg_388[0]_i_186/O
                         net (fo=2, routed)           0.840     6.699    design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/or_ln110_reg_388[0]_i_186_n_43
    SLICE_X46Y30         LUT6 (Prop_lut6_I4_O)        0.332     7.031 r  design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/or_ln110_reg_388[0]_i_171/O
                         net (fo=1, routed)           0.000     7.031    design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/or_ln110_reg_388[0]_i_171_n_43
    SLICE_X46Y30         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.411 r  design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/or_ln110_reg_388_reg[0]_i_156/CO[3]
                         net (fo=1, routed)           0.000     7.411    design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/or_ln110_reg_388_reg[0]_i_156_n_43
    SLICE_X46Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.528 r  design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/or_ln110_reg_388_reg[0]_i_143/CO[3]
                         net (fo=1, routed)           0.000     7.528    design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/or_ln110_reg_388_reg[0]_i_143_n_43
    SLICE_X46Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.645 r  design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/or_ln110_reg_388_reg[0]_i_132/CO[3]
                         net (fo=1, routed)           0.000     7.645    design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/or_ln110_reg_388_reg[0]_i_132_n_43
    SLICE_X46Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.762 r  design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/or_ln110_reg_388_reg[0]_i_120/CO[3]
                         net (fo=1, routed)           0.000     7.762    design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/or_ln110_reg_388_reg[0]_i_120_n_43
    SLICE_X46Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.879 r  design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/or_ln110_reg_388_reg[0]_i_108/CO[3]
                         net (fo=1, routed)           0.000     7.879    design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/or_ln110_reg_388_reg[0]_i_108_n_43
    SLICE_X46Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.996 r  design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/or_ln110_reg_388_reg[0]_i_94/CO[3]
                         net (fo=1, routed)           0.000     7.996    design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/or_ln110_reg_388_reg[0]_i_94_n_43
    SLICE_X46Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.113 r  design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/or_ln110_reg_388_reg[0]_i_83/CO[3]
                         net (fo=1, routed)           0.000     8.113    design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/or_ln110_reg_388_reg[0]_i_83_n_43
    SLICE_X46Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.230 r  design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/or_ln110_reg_388_reg[0]_i_70/CO[3]
                         net (fo=1, routed)           0.000     8.230    design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/or_ln110_reg_388_reg[0]_i_70_n_43
    SLICE_X46Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.347 r  design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/or_ln110_reg_388_reg[0]_i_55/CO[3]
                         net (fo=1, routed)           0.000     8.347    design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/or_ln110_reg_388_reg[0]_i_55_n_43
    SLICE_X46Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.464 r  design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/or_ln110_reg_388_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000     8.464    design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/or_ln110_reg_388_reg[0]_i_38_n_43
    SLICE_X46Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.581 r  design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/or_ln110_reg_388_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.000     8.581    design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/or_ln110_reg_388_reg[0]_i_22_n_43
    SLICE_X46Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.698 r  design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/or_ln110_reg_388_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     8.698    design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/or_ln110_reg_388_reg[0]_i_9_n_43
    SLICE_X46Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.815 r  design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/or_ln110_reg_388_reg[0]_i_3/CO[3]
                         net (fo=11, routed)          1.164     9.980    design_1_i/Radix2wECC_0/inst/grp_Radix2wECC_Pipeline_VITIS_LOOP_33_116_fu_631/ap_CS_fsm_reg[12][0]
    SLICE_X43Y42         LUT4 (Prop_lut4_I1_O)        0.124    10.104 r  design_1_i/Radix2wECC_0/inst/grp_Radix2wECC_Pipeline_VITIS_LOOP_33_116_fu_631/x1_3_reg_82[164]_i_3/O
                         net (fo=358, routed)         0.832    10.935    design_1_i/Radix2wECC_0/inst/grp_Radix2wECC_Pipeline_VITIS_LOOP_33_116_fu_631/grp_point_add_fu_572_ap_start_reg_reg
    SLICE_X38Y41         LUT4 (Prop_lut4_I0_O)        0.124    11.059 r  design_1_i/Radix2wECC_0/inst/grp_Radix2wECC_Pipeline_VITIS_LOOP_33_116_fu_631/x1_3_reg_82[165]_i_6/O
                         net (fo=2, routed)           0.319    11.378    design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/grp_bf_add_1_fu_150/flow_control_loop_pipe_sequential_init_U/x1_3_reg_82_reg[165]_1
    SLICE_X38Y39         LUT4 (Prop_lut4_I3_O)        0.124    11.502 r  design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/grp_bf_add_1_fu_150/flow_control_loop_pipe_sequential_init_U/x1_3_reg_82[165]_i_2/O
                         net (fo=332, routed)         1.159    12.661    design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/y1_2_reg_97
    SLICE_X35Y30         FDRE                                         r  design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/x1_3_reg_82_reg[89]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22538, routed)       1.485    12.665    design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/ap_clk
    SLICE_X35Y30         FDRE                                         r  design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/x1_3_reg_82_reg[89]/C
                         clock pessimism              0.230    12.894    
                         clock uncertainty           -0.154    12.740    
    SLICE_X35Y30         FDRE (Setup_fdre_C_CE)      -0.205    12.535    design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/x1_3_reg_82_reg[89]
  -------------------------------------------------------------------
                         required time                         12.535    
                         arrival time                         -12.661    
  -------------------------------------------------------------------
                         slack                                 -0.126    

Slack (VIOLATED) :        -0.126ns  (required time - arrival time)
  Source:                 design_1_i/Radix2wECC_0/inst/ap_CS_fsm_reg[70]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/x1_3_reg_82_reg[93]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.718ns  (logic 3.218ns (33.113%)  route 6.500ns (66.887%))
  Logic Levels:           19  (CARRY4=13 LUT3=1 LUT4=4 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.664ns = ( 12.665 - 10.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22538, routed)       1.649     2.943    design_1_i/Radix2wECC_0/inst/ap_clk
    SLICE_X37Y25         FDRE                                         r  design_1_i/Radix2wECC_0/inst/ap_CS_fsm_reg[70]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y25         FDRE (Prop_fdre_C_Q)         0.456     3.399 r  design_1_i/Radix2wECC_0/inst/ap_CS_fsm_reg[70]/Q
                         net (fo=24, routed)          0.956     4.355    design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/grp_point_add_Pipeline_VITIS_LOOP_33_13_fu_114/ap_CS_fsm[12]_i_19[1]
    SLICE_X42Y28         LUT3 (Prop_lut3_I0_O)        0.124     4.479 r  design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/grp_point_add_Pipeline_VITIS_LOOP_33_13_fu_114/trunc_ln46_reg_234[43]_i_3/O
                         net (fo=96, routed)          1.231     5.710    design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/grp_point_add_Pipeline_VITIS_LOOP_33_13_fu_114_n_345
    SLICE_X49Y30         LUT4 (Prop_lut4_I2_O)        0.150     5.860 r  design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/or_ln110_reg_388[0]_i_186/O
                         net (fo=2, routed)           0.840     6.699    design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/or_ln110_reg_388[0]_i_186_n_43
    SLICE_X46Y30         LUT6 (Prop_lut6_I4_O)        0.332     7.031 r  design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/or_ln110_reg_388[0]_i_171/O
                         net (fo=1, routed)           0.000     7.031    design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/or_ln110_reg_388[0]_i_171_n_43
    SLICE_X46Y30         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.411 r  design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/or_ln110_reg_388_reg[0]_i_156/CO[3]
                         net (fo=1, routed)           0.000     7.411    design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/or_ln110_reg_388_reg[0]_i_156_n_43
    SLICE_X46Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.528 r  design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/or_ln110_reg_388_reg[0]_i_143/CO[3]
                         net (fo=1, routed)           0.000     7.528    design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/or_ln110_reg_388_reg[0]_i_143_n_43
    SLICE_X46Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.645 r  design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/or_ln110_reg_388_reg[0]_i_132/CO[3]
                         net (fo=1, routed)           0.000     7.645    design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/or_ln110_reg_388_reg[0]_i_132_n_43
    SLICE_X46Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.762 r  design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/or_ln110_reg_388_reg[0]_i_120/CO[3]
                         net (fo=1, routed)           0.000     7.762    design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/or_ln110_reg_388_reg[0]_i_120_n_43
    SLICE_X46Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.879 r  design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/or_ln110_reg_388_reg[0]_i_108/CO[3]
                         net (fo=1, routed)           0.000     7.879    design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/or_ln110_reg_388_reg[0]_i_108_n_43
    SLICE_X46Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.996 r  design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/or_ln110_reg_388_reg[0]_i_94/CO[3]
                         net (fo=1, routed)           0.000     7.996    design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/or_ln110_reg_388_reg[0]_i_94_n_43
    SLICE_X46Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.113 r  design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/or_ln110_reg_388_reg[0]_i_83/CO[3]
                         net (fo=1, routed)           0.000     8.113    design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/or_ln110_reg_388_reg[0]_i_83_n_43
    SLICE_X46Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.230 r  design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/or_ln110_reg_388_reg[0]_i_70/CO[3]
                         net (fo=1, routed)           0.000     8.230    design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/or_ln110_reg_388_reg[0]_i_70_n_43
    SLICE_X46Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.347 r  design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/or_ln110_reg_388_reg[0]_i_55/CO[3]
                         net (fo=1, routed)           0.000     8.347    design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/or_ln110_reg_388_reg[0]_i_55_n_43
    SLICE_X46Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.464 r  design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/or_ln110_reg_388_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000     8.464    design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/or_ln110_reg_388_reg[0]_i_38_n_43
    SLICE_X46Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.581 r  design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/or_ln110_reg_388_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.000     8.581    design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/or_ln110_reg_388_reg[0]_i_22_n_43
    SLICE_X46Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.698 r  design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/or_ln110_reg_388_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     8.698    design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/or_ln110_reg_388_reg[0]_i_9_n_43
    SLICE_X46Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.815 r  design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/or_ln110_reg_388_reg[0]_i_3/CO[3]
                         net (fo=11, routed)          1.164     9.980    design_1_i/Radix2wECC_0/inst/grp_Radix2wECC_Pipeline_VITIS_LOOP_33_116_fu_631/ap_CS_fsm_reg[12][0]
    SLICE_X43Y42         LUT4 (Prop_lut4_I1_O)        0.124    10.104 r  design_1_i/Radix2wECC_0/inst/grp_Radix2wECC_Pipeline_VITIS_LOOP_33_116_fu_631/x1_3_reg_82[164]_i_3/O
                         net (fo=358, routed)         0.832    10.935    design_1_i/Radix2wECC_0/inst/grp_Radix2wECC_Pipeline_VITIS_LOOP_33_116_fu_631/grp_point_add_fu_572_ap_start_reg_reg
    SLICE_X38Y41         LUT4 (Prop_lut4_I0_O)        0.124    11.059 r  design_1_i/Radix2wECC_0/inst/grp_Radix2wECC_Pipeline_VITIS_LOOP_33_116_fu_631/x1_3_reg_82[165]_i_6/O
                         net (fo=2, routed)           0.319    11.378    design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/grp_bf_add_1_fu_150/flow_control_loop_pipe_sequential_init_U/x1_3_reg_82_reg[165]_1
    SLICE_X38Y39         LUT4 (Prop_lut4_I3_O)        0.124    11.502 r  design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/grp_bf_add_1_fu_150/flow_control_loop_pipe_sequential_init_U/x1_3_reg_82[165]_i_2/O
                         net (fo=332, routed)         1.159    12.661    design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/y1_2_reg_97
    SLICE_X35Y30         FDRE                                         r  design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/x1_3_reg_82_reg[93]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22538, routed)       1.485    12.665    design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/ap_clk
    SLICE_X35Y30         FDRE                                         r  design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/x1_3_reg_82_reg[93]/C
                         clock pessimism              0.230    12.894    
                         clock uncertainty           -0.154    12.740    
    SLICE_X35Y30         FDRE (Setup_fdre_C_CE)      -0.205    12.535    design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/x1_3_reg_82_reg[93]
  -------------------------------------------------------------------
                         required time                         12.535    
                         arrival time                         -12.661    
  -------------------------------------------------------------------
                         slack                                 -0.126    

Slack (VIOLATED) :        -0.126ns  (required time - arrival time)
  Source:                 design_1_i/Radix2wECC_0/inst/ap_CS_fsm_reg[70]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/y1_2_reg_97_reg[143]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.718ns  (logic 3.218ns (33.113%)  route 6.500ns (66.887%))
  Logic Levels:           19  (CARRY4=13 LUT3=1 LUT4=4 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.664ns = ( 12.665 - 10.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22538, routed)       1.649     2.943    design_1_i/Radix2wECC_0/inst/ap_clk
    SLICE_X37Y25         FDRE                                         r  design_1_i/Radix2wECC_0/inst/ap_CS_fsm_reg[70]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y25         FDRE (Prop_fdre_C_Q)         0.456     3.399 r  design_1_i/Radix2wECC_0/inst/ap_CS_fsm_reg[70]/Q
                         net (fo=24, routed)          0.956     4.355    design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/grp_point_add_Pipeline_VITIS_LOOP_33_13_fu_114/ap_CS_fsm[12]_i_19[1]
    SLICE_X42Y28         LUT3 (Prop_lut3_I0_O)        0.124     4.479 r  design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/grp_point_add_Pipeline_VITIS_LOOP_33_13_fu_114/trunc_ln46_reg_234[43]_i_3/O
                         net (fo=96, routed)          1.231     5.710    design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/grp_point_add_Pipeline_VITIS_LOOP_33_13_fu_114_n_345
    SLICE_X49Y30         LUT4 (Prop_lut4_I2_O)        0.150     5.860 r  design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/or_ln110_reg_388[0]_i_186/O
                         net (fo=2, routed)           0.840     6.699    design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/or_ln110_reg_388[0]_i_186_n_43
    SLICE_X46Y30         LUT6 (Prop_lut6_I4_O)        0.332     7.031 r  design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/or_ln110_reg_388[0]_i_171/O
                         net (fo=1, routed)           0.000     7.031    design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/or_ln110_reg_388[0]_i_171_n_43
    SLICE_X46Y30         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.411 r  design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/or_ln110_reg_388_reg[0]_i_156/CO[3]
                         net (fo=1, routed)           0.000     7.411    design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/or_ln110_reg_388_reg[0]_i_156_n_43
    SLICE_X46Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.528 r  design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/or_ln110_reg_388_reg[0]_i_143/CO[3]
                         net (fo=1, routed)           0.000     7.528    design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/or_ln110_reg_388_reg[0]_i_143_n_43
    SLICE_X46Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.645 r  design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/or_ln110_reg_388_reg[0]_i_132/CO[3]
                         net (fo=1, routed)           0.000     7.645    design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/or_ln110_reg_388_reg[0]_i_132_n_43
    SLICE_X46Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.762 r  design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/or_ln110_reg_388_reg[0]_i_120/CO[3]
                         net (fo=1, routed)           0.000     7.762    design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/or_ln110_reg_388_reg[0]_i_120_n_43
    SLICE_X46Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.879 r  design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/or_ln110_reg_388_reg[0]_i_108/CO[3]
                         net (fo=1, routed)           0.000     7.879    design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/or_ln110_reg_388_reg[0]_i_108_n_43
    SLICE_X46Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.996 r  design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/or_ln110_reg_388_reg[0]_i_94/CO[3]
                         net (fo=1, routed)           0.000     7.996    design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/or_ln110_reg_388_reg[0]_i_94_n_43
    SLICE_X46Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.113 r  design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/or_ln110_reg_388_reg[0]_i_83/CO[3]
                         net (fo=1, routed)           0.000     8.113    design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/or_ln110_reg_388_reg[0]_i_83_n_43
    SLICE_X46Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.230 r  design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/or_ln110_reg_388_reg[0]_i_70/CO[3]
                         net (fo=1, routed)           0.000     8.230    design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/or_ln110_reg_388_reg[0]_i_70_n_43
    SLICE_X46Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.347 r  design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/or_ln110_reg_388_reg[0]_i_55/CO[3]
                         net (fo=1, routed)           0.000     8.347    design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/or_ln110_reg_388_reg[0]_i_55_n_43
    SLICE_X46Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.464 r  design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/or_ln110_reg_388_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000     8.464    design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/or_ln110_reg_388_reg[0]_i_38_n_43
    SLICE_X46Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.581 r  design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/or_ln110_reg_388_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.000     8.581    design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/or_ln110_reg_388_reg[0]_i_22_n_43
    SLICE_X46Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.698 r  design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/or_ln110_reg_388_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     8.698    design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/or_ln110_reg_388_reg[0]_i_9_n_43
    SLICE_X46Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.815 r  design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/or_ln110_reg_388_reg[0]_i_3/CO[3]
                         net (fo=11, routed)          1.164     9.980    design_1_i/Radix2wECC_0/inst/grp_Radix2wECC_Pipeline_VITIS_LOOP_33_116_fu_631/ap_CS_fsm_reg[12][0]
    SLICE_X43Y42         LUT4 (Prop_lut4_I1_O)        0.124    10.104 r  design_1_i/Radix2wECC_0/inst/grp_Radix2wECC_Pipeline_VITIS_LOOP_33_116_fu_631/x1_3_reg_82[164]_i_3/O
                         net (fo=358, routed)         0.832    10.935    design_1_i/Radix2wECC_0/inst/grp_Radix2wECC_Pipeline_VITIS_LOOP_33_116_fu_631/grp_point_add_fu_572_ap_start_reg_reg
    SLICE_X38Y41         LUT4 (Prop_lut4_I0_O)        0.124    11.059 r  design_1_i/Radix2wECC_0/inst/grp_Radix2wECC_Pipeline_VITIS_LOOP_33_116_fu_631/x1_3_reg_82[165]_i_6/O
                         net (fo=2, routed)           0.319    11.378    design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/grp_bf_add_1_fu_150/flow_control_loop_pipe_sequential_init_U/x1_3_reg_82_reg[165]_1
    SLICE_X38Y39         LUT4 (Prop_lut4_I3_O)        0.124    11.502 r  design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/grp_bf_add_1_fu_150/flow_control_loop_pipe_sequential_init_U/x1_3_reg_82[165]_i_2/O
                         net (fo=332, routed)         1.159    12.661    design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/y1_2_reg_97
    SLICE_X35Y30         FDRE                                         r  design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/y1_2_reg_97_reg[143]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22538, routed)       1.485    12.665    design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/ap_clk
    SLICE_X35Y30         FDRE                                         r  design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/y1_2_reg_97_reg[143]/C
                         clock pessimism              0.230    12.894    
                         clock uncertainty           -0.154    12.740    
    SLICE_X35Y30         FDRE (Setup_fdre_C_CE)      -0.205    12.535    design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/y1_2_reg_97_reg[143]
  -------------------------------------------------------------------
                         required time                         12.535    
                         arrival time                         -12.661    
  -------------------------------------------------------------------
                         slack                                 -0.126    

Slack (VIOLATED) :        -0.102ns  (required time - arrival time)
  Source:                 design_1_i/Radix2wECC_0/inst/and_ln63_reg_1666_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/x1_3_reg_82_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.979ns  (logic 3.417ns (34.243%)  route 6.562ns (65.757%))
  Logic Levels:           21  (CARRY4=13 LUT2=2 LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.666ns = ( 12.667 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22538, routed)       1.650     2.944    design_1_i/Radix2wECC_0/inst/ap_clk
    SLICE_X43Y26         FDRE                                         r  design_1_i/Radix2wECC_0/inst/and_ln63_reg_1666_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y26         FDRE (Prop_fdre_C_Q)         0.456     3.400 f  design_1_i/Radix2wECC_0/inst/and_ln63_reg_1666_reg[0]/Q
                         net (fo=22, routed)          0.668     4.068    design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/grp_point_add_Pipeline_VITIS_LOOP_33_14_fu_123/and_ln63_reg_1666
    SLICE_X37Y25         LUT3 (Prop_lut3_I1_O)        0.124     4.192 r  design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/grp_point_add_Pipeline_VITIS_LOOP_33_14_fu_123/trunc_ln109_reg_383[47]_i_2/O
                         net (fo=161, routed)         0.893     5.086    design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/grp_bf_add_1_fu_150/y1_2_reg_97[0]_i_3
    SLICE_X35Y19         LUT2 (Prop_lut2_I0_O)        0.124     5.210 r  design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/grp_bf_add_1_fu_150/p_Val2_s_fu_38[47]_i_6/O
                         net (fo=139, routed)         1.139     6.348    design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/grp_bf_add_1_fu_150_n_1220
    SLICE_X31Y16         LUT3 (Prop_lut3_I1_O)        0.119     6.467 f  design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/y1_2_reg_97[20]_i_3/O
                         net (fo=3, routed)           1.297     7.764    design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/tmp_y_V_reg_393_reg[164][20]
    SLICE_X33Y28         LUT6 (Prop_lut6_I3_O)        0.332     8.096 r  design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/ap_CS_fsm[12]_i_170/O
                         net (fo=1, routed)           0.000     8.096    design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/ap_CS_fsm[12]_i_170_n_43
    SLICE_X33Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.494 r  design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/ap_CS_fsm_reg[12]_i_155/CO[3]
                         net (fo=1, routed)           0.000     8.494    design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/ap_CS_fsm_reg[12]_i_155_n_43
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.608 r  design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/ap_CS_fsm_reg[12]_i_141/CO[3]
                         net (fo=1, routed)           0.000     8.608    design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/ap_CS_fsm_reg[12]_i_141_n_43
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.722 r  design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/ap_CS_fsm_reg[12]_i_127/CO[3]
                         net (fo=1, routed)           0.000     8.722    design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/ap_CS_fsm_reg[12]_i_127_n_43
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.836 r  design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/ap_CS_fsm_reg[12]_i_114/CO[3]
                         net (fo=1, routed)           0.000     8.836    design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/ap_CS_fsm_reg[12]_i_114_n_43
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.950 r  design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/ap_CS_fsm_reg[12]_i_101/CO[3]
                         net (fo=1, routed)           0.000     8.950    design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/ap_CS_fsm_reg[12]_i_101_n_43
    SLICE_X33Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.064 r  design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/ap_CS_fsm_reg[12]_i_88/CO[3]
                         net (fo=1, routed)           0.000     9.064    design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/ap_CS_fsm_reg[12]_i_88_n_43
    SLICE_X33Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.178 r  design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/ap_CS_fsm_reg[12]_i_74/CO[3]
                         net (fo=1, routed)           0.000     9.178    design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/ap_CS_fsm_reg[12]_i_74_n_43
    SLICE_X33Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.292 r  design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/ap_CS_fsm_reg[12]_i_61/CO[3]
                         net (fo=1, routed)           0.000     9.292    design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/ap_CS_fsm_reg[12]_i_61_n_43
    SLICE_X33Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.406 r  design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/ap_CS_fsm_reg[12]_i_47/CO[3]
                         net (fo=1, routed)           0.000     9.406    design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/ap_CS_fsm_reg[12]_i_47_n_43
    SLICE_X33Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.520 r  design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/ap_CS_fsm_reg[12]_i_34/CO[3]
                         net (fo=1, routed)           0.000     9.520    design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/ap_CS_fsm_reg[12]_i_34_n_43
    SLICE_X33Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.634 r  design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/ap_CS_fsm_reg[12]_i_21/CO[3]
                         net (fo=1, routed)           0.000     9.634    design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/ap_CS_fsm_reg[12]_i_21_n_43
    SLICE_X33Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.748 r  design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/ap_CS_fsm_reg[12]_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.748    design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/ap_CS_fsm_reg[12]_i_9_n_43
    SLICE_X33Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.862 r  design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/ap_CS_fsm_reg[12]_i_3/CO[3]
                         net (fo=10, routed)          0.686    10.548    design_1_i/Radix2wECC_0/inst/grp_Radix2wECC_Pipeline_VITIS_LOOP_33_116_fu_631/ap_CS_fsm_reg[12]_0[0]
    SLICE_X35Y39         LUT5 (Prop_lut5_I2_O)        0.124    10.672 r  design_1_i/Radix2wECC_0/inst/grp_Radix2wECC_Pipeline_VITIS_LOOP_33_116_fu_631/y1_2_reg_97[165]_i_3/O
                         net (fo=167, routed)         0.569    11.241    design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/x1_3_reg_82_reg[165]_3
    SLICE_X35Y38         LUT2 (Prop_lut2_I1_O)        0.124    11.365 f  design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/x1_3_reg_82[165]_i_8/O
                         net (fo=182, routed)         0.853    12.218    design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/grp_point_add_Pipeline_VITIS_LOOP_33_11_fu_176/x1_3_reg_82_reg[165]_0
    SLICE_X37Y32         LUT6 (Prop_lut6_I3_O)        0.124    12.342 f  design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/grp_point_add_Pipeline_VITIS_LOOP_33_11_fu_176/x1_3_reg_82[27]_i_2/O
                         net (fo=1, routed)           0.456    12.799    design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/grp_point_add_Pipeline_VITIS_LOOP_33_11_fu_176/x1_3_reg_82[27]_i_2_n_43
    SLICE_X38Y32         LUT6 (Prop_lut6_I5_O)        0.124    12.923 r  design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/grp_point_add_Pipeline_VITIS_LOOP_33_11_fu_176/x1_3_reg_82[27]_i_1/O
                         net (fo=1, routed)           0.000    12.923    design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/grp_point_add_Pipeline_VITIS_LOOP_33_11_fu_176_n_185
    SLICE_X38Y32         FDRE                                         r  design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/x1_3_reg_82_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22538, routed)       1.487    12.667    design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/ap_clk
    SLICE_X38Y32         FDRE                                         r  design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/x1_3_reg_82_reg[27]/C
                         clock pessimism              0.230    12.896    
                         clock uncertainty           -0.154    12.742    
    SLICE_X38Y32         FDRE (Setup_fdre_C_D)        0.079    12.821    design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/x1_3_reg_82_reg[27]
  -------------------------------------------------------------------
                         required time                         12.821    
                         arrival time                         -12.923    
  -------------------------------------------------------------------
                         slack                                 -0.102    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 design_1_i/Radix2wECC_0/inst/grp_Radix2wECC_Pipeline_1_fu_489/gmem_addr_read_reg_136_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Radix2wECC_0/inst/buff1_U/ram_reg_0_7_7_7/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.128ns (37.626%)  route 0.212ns (62.374%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22538, routed)       0.551     0.887    design_1_i/Radix2wECC_0/inst/grp_Radix2wECC_Pipeline_1_fu_489/ap_clk
    SLICE_X49Y64         FDRE                                         r  design_1_i/Radix2wECC_0/inst/grp_Radix2wECC_Pipeline_1_fu_489/gmem_addr_read_reg_136_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y64         FDRE (Prop_fdre_C_Q)         0.128     1.015 r  design_1_i/Radix2wECC_0/inst/grp_Radix2wECC_Pipeline_1_fu_489/gmem_addr_read_reg_136_reg[7]/Q
                         net (fo=1, routed)           0.212     1.227    design_1_i/Radix2wECC_0/inst/buff1_U/ram_reg_0_7_7_7/D
    SLICE_X50Y66         RAMS32                                       r  design_1_i/Radix2wECC_0/inst/buff1_U/ram_reg_0_7_7_7/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22538, routed)       0.813     1.179    design_1_i/Radix2wECC_0/inst/buff1_U/ram_reg_0_7_7_7/WCLK
    SLICE_X50Y66         RAMS32                                       r  design_1_i/Radix2wECC_0/inst/buff1_U/ram_reg_0_7_7_7/SP/CLK
                         clock pessimism             -0.035     1.144    
    SLICE_X50Y66         RAMS32 (Hold_rams32_CLK_I)
                                                      0.067     1.211    design_1_i/Radix2wECC_0/inst/buff1_U/ram_reg_0_7_7_7/SP
  -------------------------------------------------------------------
                         required time                         -1.211    
                         arrival time                           1.227    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 design_1_i/Radix2wECC_0/inst/grp_Radix2wECC_Pipeline_1_fu_489/gmem_addr_read_reg_136_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Radix2wECC_0/inst/buff1_U/ram_reg_0_7_6_6/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.128ns (37.312%)  route 0.215ns (62.688%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22538, routed)       0.551     0.887    design_1_i/Radix2wECC_0/inst/grp_Radix2wECC_Pipeline_1_fu_489/ap_clk
    SLICE_X49Y64         FDRE                                         r  design_1_i/Radix2wECC_0/inst/grp_Radix2wECC_Pipeline_1_fu_489/gmem_addr_read_reg_136_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y64         FDRE (Prop_fdre_C_Q)         0.128     1.015 r  design_1_i/Radix2wECC_0/inst/grp_Radix2wECC_Pipeline_1_fu_489/gmem_addr_read_reg_136_reg[6]/Q
                         net (fo=1, routed)           0.215     1.230    design_1_i/Radix2wECC_0/inst/buff1_U/ram_reg_0_7_6_6/D
    SLICE_X50Y66         RAMS32                                       r  design_1_i/Radix2wECC_0/inst/buff1_U/ram_reg_0_7_6_6/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22538, routed)       0.813     1.179    design_1_i/Radix2wECC_0/inst/buff1_U/ram_reg_0_7_6_6/WCLK
    SLICE_X50Y66         RAMS32                                       r  design_1_i/Radix2wECC_0/inst/buff1_U/ram_reg_0_7_6_6/SP/CLK
                         clock pessimism             -0.035     1.144    
    SLICE_X50Y66         RAMS32 (Hold_rams32_CLK_I)
                                                      0.067     1.211    design_1_i/Radix2wECC_0/inst/buff1_U/ram_reg_0_7_6_6/SP
  -------------------------------------------------------------------
                         required time                         -1.211    
                         arrival time                           1.230    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 design_1_i/Radix2wECC_0/inst/a_V_loc_fu_246_reg[121]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Radix2wECC_0/inst/scalar_V_reg_1440_reg[122]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.029%)  route 0.220ns (60.971%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.879ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22538, routed)       0.543     0.879    design_1_i/Radix2wECC_0/inst/ap_clk
    SLICE_X53Y70         FDRE                                         r  design_1_i/Radix2wECC_0/inst/a_V_loc_fu_246_reg[121]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y70         FDRE (Prop_fdre_C_Q)         0.141     1.020 r  design_1_i/Radix2wECC_0/inst/a_V_loc_fu_246_reg[121]/Q
                         net (fo=1, routed)           0.220     1.240    design_1_i/Radix2wECC_0/inst/a_V_loc_fu_246[121]
    SLICE_X47Y69         FDRE                                         r  design_1_i/Radix2wECC_0/inst/scalar_V_reg_1440_reg[122]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22538, routed)       0.814     1.180    design_1_i/Radix2wECC_0/inst/ap_clk
    SLICE_X47Y69         FDRE                                         r  design_1_i/Radix2wECC_0/inst/scalar_V_reg_1440_reg[122]/C
                         clock pessimism             -0.035     1.145    
    SLICE_X47Y69         FDRE (Hold_fdre_C_D)         0.075     1.220    design_1_i/Radix2wECC_0/inst/scalar_V_reg_1440_reg[122]
  -------------------------------------------------------------------
                         required time                         -1.220    
                         arrival time                           1.240    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 design_1_i/Radix2wECC_0/inst/gmem_m_axi_U/bus_write/start_addr_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Radix2wECC_0/inst/gmem_m_axi_U/bus_write/start_addr_buf_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.148ns (46.947%)  route 0.167ns (53.053%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22538, routed)       0.548     0.884    design_1_i/Radix2wECC_0/inst/gmem_m_axi_U/bus_write/ap_clk
    SLICE_X50Y86         FDRE                                         r  design_1_i/Radix2wECC_0/inst/gmem_m_axi_U/bus_write/start_addr_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y86         FDRE (Prop_fdre_C_Q)         0.148     1.032 r  design_1_i/Radix2wECC_0/inst/gmem_m_axi_U/bus_write/start_addr_reg[55]/Q
                         net (fo=3, routed)           0.167     1.199    design_1_i/Radix2wECC_0/inst/gmem_m_axi_U/bus_write/start_addr_reg_n_43_[55]
    SLICE_X48Y85         FDRE                                         r  design_1_i/Radix2wECC_0/inst/gmem_m_axi_U/bus_write/start_addr_buf_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22538, routed)       0.819     1.185    design_1_i/Radix2wECC_0/inst/gmem_m_axi_U/bus_write/ap_clk
    SLICE_X48Y85         FDRE                                         r  design_1_i/Radix2wECC_0/inst/gmem_m_axi_U/bus_write/start_addr_buf_reg[55]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X48Y85         FDRE (Hold_fdre_C_D)         0.018     1.168    design_1_i/Radix2wECC_0/inst/gmem_m_axi_U/bus_write/start_addr_buf_reg[55]
  -------------------------------------------------------------------
                         required time                         -1.168    
                         arrival time                           1.199    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 design_1_i/Radix2wECC_0/inst/gmem_m_axi_U/bus_write/start_addr_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Radix2wECC_0/inst/gmem_m_axi_U/bus_write/start_addr_buf_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.342%)  route 0.227ns (61.658%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.177ns
    Source Clock Delay      (SCD):    0.879ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22538, routed)       0.543     0.879    design_1_i/Radix2wECC_0/inst/gmem_m_axi_U/bus_write/ap_clk
    SLICE_X51Y79         FDRE                                         r  design_1_i/Radix2wECC_0/inst/gmem_m_axi_U/bus_write/start_addr_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y79         FDRE (Prop_fdre_C_Q)         0.141     1.020 r  design_1_i/Radix2wECC_0/inst/gmem_m_axi_U/bus_write/start_addr_reg[14]/Q
                         net (fo=4, routed)           0.227     1.246    design_1_i/Radix2wECC_0/inst/gmem_m_axi_U/bus_write/start_addr_reg_n_43_[14]
    SLICE_X48Y77         FDRE                                         r  design_1_i/Radix2wECC_0/inst/gmem_m_axi_U/bus_write/start_addr_buf_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22538, routed)       0.811     1.177    design_1_i/Radix2wECC_0/inst/gmem_m_axi_U/bus_write/ap_clk
    SLICE_X48Y77         FDRE                                         r  design_1_i/Radix2wECC_0/inst/gmem_m_axi_U/bus_write/start_addr_buf_reg[14]/C
                         clock pessimism             -0.035     1.142    
    SLICE_X48Y77         FDRE (Hold_fdre_C_D)         0.071     1.213    design_1_i/Radix2wECC_0/inst/gmem_m_axi_U/bus_write/start_addr_buf_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.213    
                         arrival time                           1.246    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/grp_bf_mult_fu_160/reg_89_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/grp_bf_mult_fu_160/tmp_V_10_reg_251_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.208%)  route 0.219ns (60.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22538, routed)       0.554     0.890    design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/grp_bf_mult_fu_160/ap_clk
    SLICE_X49Y18         FDRE                                         r  design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/grp_bf_mult_fu_160/reg_89_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y18         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/grp_bf_mult_fu_160/reg_89_reg[51]/Q
                         net (fo=3, routed)           0.219     1.249    design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/grp_bf_mult_fu_160/tmp_V_10_fu_135_p2[52]
    SLICE_X53Y16         FDRE                                         r  design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/grp_bf_mult_fu_160/tmp_V_10_reg_251_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22538, routed)       0.818     1.184    design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/grp_bf_mult_fu_160/ap_clk
    SLICE_X53Y16         FDRE                                         r  design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/grp_bf_mult_fu_160/tmp_V_10_reg_251_reg[52]/C
                         clock pessimism             -0.035     1.149    
    SLICE_X53Y16         FDRE (Hold_fdre_C_D)         0.066     1.215    design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/grp_bf_mult_fu_160/tmp_V_10_reg_251_reg[52]
  -------------------------------------------------------------------
                         required time                         -1.215    
                         arrival time                           1.249    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/Radix2wECC_0/inst/gmem_m_axi_U/bus_write/start_addr_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Radix2wECC_0/inst/gmem_m_axi_U/bus_write/start_addr_buf_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.488%)  route 0.235ns (62.512%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.883ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22538, routed)       0.547     0.883    design_1_i/Radix2wECC_0/inst/gmem_m_axi_U/bus_write/ap_clk
    SLICE_X51Y83         FDRE                                         r  design_1_i/Radix2wECC_0/inst/gmem_m_axi_U/bus_write/start_addr_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y83         FDRE (Prop_fdre_C_Q)         0.141     1.024 r  design_1_i/Radix2wECC_0/inst/gmem_m_axi_U/bus_write/start_addr_reg[20]/Q
                         net (fo=4, routed)           0.235     1.259    design_1_i/Radix2wECC_0/inst/gmem_m_axi_U/bus_write/start_addr_reg_n_43_[20]
    SLICE_X48Y79         FDRE                                         r  design_1_i/Radix2wECC_0/inst/gmem_m_axi_U/bus_write/start_addr_buf_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22538, routed)       0.813     1.179    design_1_i/Radix2wECC_0/inst/gmem_m_axi_U/bus_write/ap_clk
    SLICE_X48Y79         FDRE                                         r  design_1_i/Radix2wECC_0/inst/gmem_m_axi_U/bus_write/start_addr_buf_reg[20]/C
                         clock pessimism             -0.035     1.144    
    SLICE_X48Y79         FDRE (Hold_fdre_C_D)         0.078     1.222    design_1_i/Radix2wECC_0/inst/gmem_m_axi_U/bus_write/start_addr_buf_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.222    
                         arrival time                           1.259    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/reg_205_reg[112]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/grp_point_add_Pipeline_VITIS_LOOP_33_12_fu_184/p_Val2_s_fu_42_reg[112]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.186ns (46.954%)  route 0.210ns (53.046%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22538, routed)       0.553     0.889    design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/ap_clk
    SLICE_X51Y50         FDRE                                         r  design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/reg_205_reg[112]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y50         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/reg_205_reg[112]/Q
                         net (fo=2, routed)           0.210     1.240    design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/grp_point_add_Pipeline_VITIS_LOOP_33_12_fu_184/flow_control_loop_pipe_sequential_init_U/p_Val2_s_fu_42_reg[165][112]
    SLICE_X47Y50         LUT6 (Prop_lut6_I2_O)        0.045     1.285 r  design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/grp_point_add_Pipeline_VITIS_LOOP_33_12_fu_184/flow_control_loop_pipe_sequential_init_U/p_Val2_s_fu_42[112]_i_1__12/O
                         net (fo=1, routed)           0.000     1.285    design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/grp_point_add_Pipeline_VITIS_LOOP_33_12_fu_184/flow_control_loop_pipe_sequential_init_U_n_159
    SLICE_X47Y50         FDRE                                         r  design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/grp_point_add_Pipeline_VITIS_LOOP_33_12_fu_184/p_Val2_s_fu_42_reg[112]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22538, routed)       0.825     1.191    design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/grp_point_add_Pipeline_VITIS_LOOP_33_12_fu_184/ap_clk
    SLICE_X47Y50         FDRE                                         r  design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/grp_point_add_Pipeline_VITIS_LOOP_33_12_fu_184/p_Val2_s_fu_42_reg[112]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X47Y50         FDRE (Hold_fdre_C_D)         0.091     1.247    design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/grp_point_add_Pipeline_VITIS_LOOP_33_12_fu_184/p_Val2_s_fu_42_reg[112]
  -------------------------------------------------------------------
                         required time                         -1.247    
                         arrival time                           1.285    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 design_1_i/Radix2wECC_0/inst/control_s_axi_U/int_x_o_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Radix2wECC_0/inst/trunc_ln5_reg_1394_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.128ns (40.497%)  route 0.188ns (59.503%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22538, routed)       0.555     0.891    design_1_i/Radix2wECC_0/inst/control_s_axi_U/ap_clk
    SLICE_X49Y94         FDRE                                         r  design_1_i/Radix2wECC_0/inst/control_s_axi_U/int_x_o_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y94         FDRE (Prop_fdre_C_Q)         0.128     1.019 r  design_1_i/Radix2wECC_0/inst/control_s_axi_U/int_x_o_reg[23]/Q
                         net (fo=3, routed)           0.188     1.207    design_1_i/Radix2wECC_0/inst/x_o[23]
    SLICE_X51Y94         FDRE                                         r  design_1_i/Radix2wECC_0/inst/trunc_ln5_reg_1394_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22538, routed)       0.820     1.186    design_1_i/Radix2wECC_0/inst/ap_clk
    SLICE_X51Y94         FDRE                                         r  design_1_i/Radix2wECC_0/inst/trunc_ln5_reg_1394_reg[21]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X51Y94         FDRE (Hold_fdre_C_D)         0.017     1.168    design_1_i/Radix2wECC_0/inst/trunc_ln5_reg_1394_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.168    
                         arrival time                           1.207    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 design_1_i/Radix2wECC_0/inst/gmem_m_axi_U/bus_write/start_addr_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Radix2wECC_0/inst/gmem_m_axi_U/bus_write/start_addr_buf_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.287%)  route 0.237ns (62.713%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22538, routed)       0.549     0.885    design_1_i/Radix2wECC_0/inst/gmem_m_axi_U/bus_write/ap_clk
    SLICE_X51Y87         FDRE                                         r  design_1_i/Radix2wECC_0/inst/gmem_m_axi_U/bus_write/start_addr_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y87         FDRE (Prop_fdre_C_Q)         0.141     1.026 r  design_1_i/Radix2wECC_0/inst/gmem_m_axi_U/bus_write/start_addr_reg[58]/Q
                         net (fo=3, routed)           0.237     1.263    design_1_i/Radix2wECC_0/inst/gmem_m_axi_U/bus_write/start_addr_reg_n_43_[58]
    SLICE_X48Y83         FDRE                                         r  design_1_i/Radix2wECC_0/inst/gmem_m_axi_U/bus_write/start_addr_buf_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22538, routed)       0.817     1.183    design_1_i/Radix2wECC_0/inst/gmem_m_axi_U/bus_write/ap_clk
    SLICE_X48Y83         FDRE                                         r  design_1_i/Radix2wECC_0/inst/gmem_m_axi_U/bus_write/start_addr_buf_reg[58]/C
                         clock pessimism             -0.035     1.148    
    SLICE_X48Y83         FDRE (Hold_fdre_C_D)         0.076     1.224    design_1_i/Radix2wECC_0/inst/gmem_m_axi_U/bus_write/start_addr_buf_reg[58]
  -------------------------------------------------------------------
                         required time                         -1.224    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  0.039    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y24  design_1_i/Radix2wECC_0/inst/gmem_m_axi_U/bus_read/buff_rdata/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y24  design_1_i/Radix2wECC_0/inst/gmem_m_axi_U/bus_read/buff_rdata/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y18  design_1_i/Radix2wECC_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y18  design_1_i/Radix2wECC_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y4   design_1_i/Radix2wECC_0/inst/values_x_V_U/ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y4   design_1_i/Radix2wECC_0/inst/values_x_V_U/ram_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y5   design_1_i/Radix2wECC_0/inst/values_x_V_U/ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y5   design_1_i/Radix2wECC_0/inst/values_x_V_U/ram_reg_1/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X3Y14  design_1_i/Radix2wECC_0/inst/values_x_V_U/ram_reg_2/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X3Y14  design_1_i/Radix2wECC_0/inst/values_x_V_U/ram_reg_2/CLKBWRCLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y65  design_1_i/Radix2wECC_0/inst/buff1_U/ram_reg_0_7_0_0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y65  design_1_i/Radix2wECC_0/inst/buff1_U/ram_reg_0_7_0_0/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y65  design_1_i/Radix2wECC_0/inst/buff1_U/ram_reg_0_7_10_10/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y65  design_1_i/Radix2wECC_0/inst/buff1_U/ram_reg_0_7_10_10/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y65  design_1_i/Radix2wECC_0/inst/buff1_U/ram_reg_0_7_11_11/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y65  design_1_i/Radix2wECC_0/inst/buff1_U/ram_reg_0_7_11_11/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y65  design_1_i/Radix2wECC_0/inst/buff1_U/ram_reg_0_7_12_12/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y65  design_1_i/Radix2wECC_0/inst/buff1_U/ram_reg_0_7_12_12/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y65  design_1_i/Radix2wECC_0/inst/buff1_U/ram_reg_0_7_13_13/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y65  design_1_i/Radix2wECC_0/inst/buff1_U/ram_reg_0_7_13_13/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y65  design_1_i/Radix2wECC_0/inst/buff1_U/ram_reg_0_7_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y65  design_1_i/Radix2wECC_0/inst/buff1_U/ram_reg_0_7_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y65  design_1_i/Radix2wECC_0/inst/buff1_U/ram_reg_0_7_10_10/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y65  design_1_i/Radix2wECC_0/inst/buff1_U/ram_reg_0_7_10_10/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y65  design_1_i/Radix2wECC_0/inst/buff1_U/ram_reg_0_7_11_11/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y65  design_1_i/Radix2wECC_0/inst/buff1_U/ram_reg_0_7_11_11/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y65  design_1_i/Radix2wECC_0/inst/buff1_U/ram_reg_0_7_12_12/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y65  design_1_i/Radix2wECC_0/inst/buff1_U/ram_reg_0_7_12_12/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y65  design_1_i/Radix2wECC_0/inst/buff1_U/ram_reg_0_7_13_13/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y65  design_1_i/Radix2wECC_0/inst/buff1_U/ram_reg_0_7_13_13/SP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        6.562ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.538ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.562ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.866ns  (logic 0.774ns (27.007%)  route 2.092ns (72.993%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 12.647 - 10.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22538, routed)       1.639     2.933    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X42Y69         FDPE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y69         FDPE (Prop_fdpe_C_Q)         0.478     3.411 f  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.625     4.036    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X40Y70         LUT3 (Prop_lut3_I2_O)        0.296     4.332 f  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.466     5.799    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X36Y69         FDPE                                         f  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22538, routed)       1.468    12.647    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X36Y69         FDPE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism              0.229    12.876    
                         clock uncertainty           -0.154    12.722    
    SLICE_X36Y69         FDPE (Recov_fdpe_C_PRE)     -0.361    12.361    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         12.361    
                         arrival time                          -5.799    
  -------------------------------------------------------------------
                         slack                                  6.562    

Slack (MET) :             6.562ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.866ns  (logic 0.774ns (27.007%)  route 2.092ns (72.993%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 12.647 - 10.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22538, routed)       1.639     2.933    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X42Y69         FDPE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y69         FDPE (Prop_fdpe_C_Q)         0.478     3.411 f  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.625     4.036    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X40Y70         LUT3 (Prop_lut3_I2_O)        0.296     4.332 f  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.466     5.799    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X36Y69         FDPE                                         f  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22538, routed)       1.468    12.647    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X36Y69         FDPE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism              0.229    12.876    
                         clock uncertainty           -0.154    12.722    
    SLICE_X36Y69         FDPE (Recov_fdpe_C_PRE)     -0.361    12.361    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         12.361    
                         arrival time                          -5.799    
  -------------------------------------------------------------------
                         slack                                  6.562    

Slack (MET) :             6.562ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.866ns  (logic 0.774ns (27.007%)  route 2.092ns (72.993%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 12.647 - 10.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22538, routed)       1.639     2.933    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X42Y69         FDPE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y69         FDPE (Prop_fdpe_C_Q)         0.478     3.411 f  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.625     4.036    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X40Y70         LUT3 (Prop_lut3_I2_O)        0.296     4.332 f  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.466     5.799    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X36Y69         FDPE                                         f  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22538, routed)       1.468    12.647    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X36Y69         FDPE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism              0.229    12.876    
                         clock uncertainty           -0.154    12.722    
    SLICE_X36Y69         FDPE (Recov_fdpe_C_PRE)     -0.361    12.361    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         12.361    
                         arrival time                          -5.799    
  -------------------------------------------------------------------
                         slack                                  6.562    

Slack (MET) :             6.589ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.839ns  (logic 0.774ns (27.266%)  route 2.065ns (72.734%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 12.647 - 10.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22538, routed)       1.639     2.933    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X42Y69         FDPE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y69         FDPE (Prop_fdpe_C_Q)         0.478     3.411 f  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.625     4.036    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X40Y70         LUT3 (Prop_lut3_I2_O)        0.296     4.332 f  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.439     5.772    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X36Y70         FDPE                                         f  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22538, routed)       1.468    12.647    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X36Y70         FDPE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism              0.229    12.876    
                         clock uncertainty           -0.154    12.722    
    SLICE_X36Y70         FDPE (Recov_fdpe_C_PRE)     -0.361    12.361    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         12.361    
                         arrival time                          -5.772    
  -------------------------------------------------------------------
                         slack                                  6.589    

Slack (MET) :             6.589ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.839ns  (logic 0.774ns (27.266%)  route 2.065ns (72.734%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 12.647 - 10.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22538, routed)       1.639     2.933    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X42Y69         FDPE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y69         FDPE (Prop_fdpe_C_Q)         0.478     3.411 f  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.625     4.036    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X40Y70         LUT3 (Prop_lut3_I2_O)        0.296     4.332 f  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.439     5.772    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg_1
    SLICE_X36Y70         FDPE                                         f  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22538, routed)       1.468    12.647    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X36Y70         FDPE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
                         clock pessimism              0.229    12.876    
                         clock uncertainty           -0.154    12.722    
    SLICE_X36Y70         FDPE (Recov_fdpe_C_PRE)     -0.361    12.361    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         12.361    
                         arrival time                          -5.772    
  -------------------------------------------------------------------
                         slack                                  6.589    

Slack (MET) :             6.604ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.866ns  (logic 0.774ns (27.007%)  route 2.092ns (72.993%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 12.647 - 10.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22538, routed)       1.639     2.933    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X42Y69         FDPE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y69         FDPE (Prop_fdpe_C_Q)         0.478     3.411 f  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.625     4.036    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X40Y70         LUT3 (Prop_lut3_I2_O)        0.296     4.332 f  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.466     5.799    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X36Y69         FDPE                                         f  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22538, routed)       1.468    12.647    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X36Y69         FDPE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism              0.229    12.876    
                         clock uncertainty           -0.154    12.722    
    SLICE_X36Y69         FDPE (Recov_fdpe_C_PRE)     -0.319    12.403    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         12.403    
                         arrival time                          -5.799    
  -------------------------------------------------------------------
                         slack                                  6.604    

Slack (MET) :             6.604ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.866ns  (logic 0.774ns (27.007%)  route 2.092ns (72.993%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 12.647 - 10.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22538, routed)       1.639     2.933    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X42Y69         FDPE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y69         FDPE (Prop_fdpe_C_Q)         0.478     3.411 f  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.625     4.036    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X40Y70         LUT3 (Prop_lut3_I2_O)        0.296     4.332 f  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.466     5.799    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X36Y69         FDCE                                         f  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22538, routed)       1.468    12.647    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X36Y69         FDCE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism              0.229    12.876    
                         clock uncertainty           -0.154    12.722    
    SLICE_X36Y69         FDCE (Recov_fdce_C_CLR)     -0.319    12.403    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         12.403    
                         arrival time                          -5.799    
  -------------------------------------------------------------------
                         slack                                  6.604    

Slack (MET) :             6.631ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.839ns  (logic 0.774ns (27.266%)  route 2.065ns (72.734%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 12.647 - 10.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22538, routed)       1.639     2.933    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X42Y69         FDPE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y69         FDPE (Prop_fdpe_C_Q)         0.478     3.411 f  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.625     4.036    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X40Y70         LUT3 (Prop_lut3_I2_O)        0.296     4.332 f  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.439     5.772    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg_1
    SLICE_X36Y70         FDPE                                         f  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22538, routed)       1.468    12.647    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X36Y70         FDPE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism              0.229    12.876    
                         clock uncertainty           -0.154    12.722    
    SLICE_X36Y70         FDPE (Recov_fdpe_C_PRE)     -0.319    12.403    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         12.403    
                         arrival time                          -5.772    
  -------------------------------------------------------------------
                         slack                                  6.631    

Slack (MET) :             6.631ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.839ns  (logic 0.774ns (27.266%)  route 2.065ns (72.734%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 12.647 - 10.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22538, routed)       1.639     2.933    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X42Y69         FDPE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y69         FDPE (Prop_fdpe_C_Q)         0.478     3.411 f  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.625     4.036    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X40Y70         LUT3 (Prop_lut3_I2_O)        0.296     4.332 f  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.439     5.772    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/AR[0]
    SLICE_X36Y70         FDCE                                         f  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22538, routed)       1.468    12.647    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X36Y70         FDCE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.229    12.876    
                         clock uncertainty           -0.154    12.722    
    SLICE_X36Y70         FDCE (Recov_fdce_C_CLR)     -0.319    12.403    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         12.403    
                         arrival time                          -5.772    
  -------------------------------------------------------------------
                         slack                                  6.631    

Slack (MET) :             6.631ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.839ns  (logic 0.774ns (27.266%)  route 2.065ns (72.734%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 12.647 - 10.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22538, routed)       1.639     2.933    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X42Y69         FDPE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y69         FDPE (Prop_fdpe_C_Q)         0.478     3.411 f  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.625     4.036    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X40Y70         LUT3 (Prop_lut3_I2_O)        0.296     4.332 f  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.439     5.772    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/AR[0]
    SLICE_X36Y70         FDCE                                         f  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22538, routed)       1.468    12.647    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X36Y70         FDCE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism              0.229    12.876    
                         clock uncertainty           -0.154    12.722    
    SLICE_X36Y70         FDCE (Recov_fdce_C_CLR)     -0.319    12.403    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         12.403    
                         arrival time                          -5.772    
  -------------------------------------------------------------------
                         slack                                  6.631    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.538ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.209ns (41.520%)  route 0.294ns (58.480%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22538, routed)       0.548     0.884    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X42Y69         FDPE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y69         FDPE (Prop_fdpe_C_Q)         0.164     1.048 f  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.163     1.211    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X39Y69         LUT3 (Prop_lut3_I2_O)        0.045     1.256 f  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          0.131     1.387    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X38Y69         FDCE                                         f  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22538, routed)       0.814     1.180    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X38Y69         FDCE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.264     0.916    
    SLICE_X38Y69         FDCE (Remov_fdce_C_CLR)     -0.067     0.849    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.849    
                         arrival time                           1.387    
  -------------------------------------------------------------------
                         slack                                  0.538    

Slack (MET) :             0.538ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.209ns (41.520%)  route 0.294ns (58.480%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22538, routed)       0.548     0.884    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X42Y69         FDPE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y69         FDPE (Prop_fdpe_C_Q)         0.164     1.048 f  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.163     1.211    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X39Y69         LUT3 (Prop_lut3_I2_O)        0.045     1.256 f  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          0.131     1.387    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X38Y69         FDCE                                         f  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22538, routed)       0.814     1.180    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X38Y69         FDCE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.264     0.916    
    SLICE_X38Y69         FDCE (Remov_fdce_C_CLR)     -0.067     0.849    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.849    
                         arrival time                           1.387    
  -------------------------------------------------------------------
                         slack                                  0.538    

Slack (MET) :             0.542ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.209ns (41.520%)  route 0.294ns (58.480%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22538, routed)       0.548     0.884    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X42Y69         FDPE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y69         FDPE (Prop_fdpe_C_Q)         0.164     1.048 f  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.163     1.211    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X39Y69         LUT3 (Prop_lut3_I2_O)        0.045     1.256 f  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          0.131     1.387    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X38Y69         FDPE                                         f  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22538, routed)       0.814     1.180    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X38Y69         FDPE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.264     0.916    
    SLICE_X38Y69         FDPE (Remov_fdpe_C_PRE)     -0.071     0.845    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.845    
                         arrival time                           1.387    
  -------------------------------------------------------------------
                         slack                                  0.542    

Slack (MET) :             0.542ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.209ns (41.520%)  route 0.294ns (58.480%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22538, routed)       0.548     0.884    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X42Y69         FDPE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y69         FDPE (Prop_fdpe_C_Q)         0.164     1.048 f  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.163     1.211    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X39Y69         LUT3 (Prop_lut3_I2_O)        0.045     1.256 f  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          0.131     1.387    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X38Y69         FDPE                                         f  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22538, routed)       0.814     1.180    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X38Y69         FDPE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -0.264     0.916    
    SLICE_X38Y69         FDPE (Remov_fdpe_C_PRE)     -0.071     0.845    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -0.845    
                         arrival time                           1.387    
  -------------------------------------------------------------------
                         slack                                  0.542    

Slack (MET) :             0.542ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.209ns (41.520%)  route 0.294ns (58.480%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22538, routed)       0.548     0.884    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X42Y69         FDPE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y69         FDPE (Prop_fdpe_C_Q)         0.164     1.048 f  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.163     1.211    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X39Y69         LUT3 (Prop_lut3_I2_O)        0.045     1.256 f  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          0.131     1.387    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X38Y69         FDPE                                         f  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22538, routed)       0.814     1.180    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X38Y69         FDPE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -0.264     0.916    
    SLICE_X38Y69         FDPE (Remov_fdpe_C_PRE)     -0.071     0.845    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.845    
                         arrival time                           1.387    
  -------------------------------------------------------------------
                         slack                                  0.542    

Slack (MET) :             0.543ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.209ns (41.037%)  route 0.300ns (58.963%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22538, routed)       0.548     0.884    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X42Y69         FDPE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y69         FDPE (Prop_fdpe_C_Q)         0.164     1.048 f  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.163     1.211    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X39Y69         LUT3 (Prop_lut3_I2_O)        0.045     1.256 f  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          0.137     1.393    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X38Y68         FDCE                                         f  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22538, routed)       0.815     1.181    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X38Y68         FDCE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -0.264     0.917    
    SLICE_X38Y68         FDCE (Remov_fdce_C_CLR)     -0.067     0.850    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         -0.850    
                         arrival time                           1.393    
  -------------------------------------------------------------------
                         slack                                  0.543    

Slack (MET) :             0.543ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.209ns (41.037%)  route 0.300ns (58.963%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22538, routed)       0.548     0.884    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X42Y69         FDPE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y69         FDPE (Prop_fdpe_C_Q)         0.164     1.048 f  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.163     1.211    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X39Y69         LUT3 (Prop_lut3_I2_O)        0.045     1.256 f  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          0.137     1.393    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg_0
    SLICE_X38Y68         FDCE                                         f  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22538, routed)       0.815     1.181    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X38Y68         FDCE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.264     0.917    
    SLICE_X38Y68         FDCE (Remov_fdce_C_CLR)     -0.067     0.850    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.850    
                         arrival time                           1.393    
  -------------------------------------------------------------------
                         slack                                  0.543    

Slack (MET) :             0.543ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.209ns (41.037%)  route 0.300ns (58.963%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22538, routed)       0.548     0.884    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X42Y69         FDPE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y69         FDPE (Prop_fdpe_C_Q)         0.164     1.048 f  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.163     1.211    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X39Y69         LUT3 (Prop_lut3_I2_O)        0.045     1.256 f  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          0.137     1.393    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg_0
    SLICE_X38Y68         FDCE                                         f  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22538, routed)       0.815     1.181    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X38Y68         FDCE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism             -0.264     0.917    
    SLICE_X38Y68         FDCE (Remov_fdce_C_CLR)     -0.067     0.850    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -0.850    
                         arrival time                           1.393    
  -------------------------------------------------------------------
                         slack                                  0.543    

Slack (MET) :             0.547ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.209ns (41.037%)  route 0.300ns (58.963%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22538, routed)       0.548     0.884    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X42Y69         FDPE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y69         FDPE (Prop_fdpe_C_Q)         0.164     1.048 f  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.163     1.211    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X39Y69         LUT3 (Prop_lut3_I2_O)        0.045     1.256 f  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          0.137     1.393    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X38Y68         FDPE                                         f  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22538, routed)       0.815     1.181    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X38Y68         FDPE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -0.264     0.917    
    SLICE_X38Y68         FDPE (Remov_fdpe_C_PRE)     -0.071     0.846    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         -0.846    
                         arrival time                           1.393    
  -------------------------------------------------------------------
                         slack                                  0.547    

Slack (MET) :             0.547ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.209ns (41.037%)  route 0.300ns (58.963%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22538, routed)       0.548     0.884    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X42Y69         FDPE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y69         FDPE (Prop_fdpe_C_Q)         0.164     1.048 f  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.163     1.211    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X39Y69         LUT3 (Prop_lut3_I2_O)        0.045     1.256 f  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          0.137     1.393    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X38Y68         FDPE                                         f  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22538, routed)       0.815     1.181    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X38Y68         FDPE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -0.264     0.917    
    SLICE_X38Y68         FDPE (Remov_fdpe_C_PRE)     -0.071     0.846    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -0.846    
                         arrival time                           1.393    
  -------------------------------------------------------------------
                         slack                                  0.547    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.415ns  (logic 0.124ns (5.134%)  route 2.291ns (94.866%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.642     1.642    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X41Y84         LUT1 (Prop_lut1_I0_O)        0.124     1.766 r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.650     2.415    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X41Y76         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22538, routed)       1.464     2.643    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X41Y76         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.940ns  (logic 0.045ns (4.786%)  route 0.895ns (95.214%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.648     0.648    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X41Y84         LUT1 (Prop_lut1_I0_O)        0.045     0.693 r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.248     0.940    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X41Y76         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22538, routed)       0.809     1.175    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X41Y76         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.799ns  (logic 0.746ns (15.545%)  route 4.053ns (84.455%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22538, routed)       1.639     2.933    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X40Y69         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y69         FDRE (Prop_fdre_C_Q)         0.419     3.352 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=116, routed)         1.899     5.251    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X35Y73         LUT1 (Prop_lut1_I0_O)        0.327     5.578 f  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=103, routed)         2.154     7.732    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X42Y69         FDPE                                         f  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22538, routed)       1.468     2.647    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X42Y69         FDPE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.799ns  (logic 0.746ns (15.545%)  route 4.053ns (84.455%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22538, routed)       1.639     2.933    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X40Y69         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y69         FDRE (Prop_fdre_C_Q)         0.419     3.352 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=116, routed)         1.899     5.251    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X35Y73         LUT1 (Prop_lut1_I0_O)        0.327     5.578 f  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=103, routed)         2.154     7.732    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X42Y69         FDPE                                         f  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22538, routed)       1.468     2.647    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X42Y69         FDPE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.799ns  (logic 0.746ns (15.545%)  route 4.053ns (84.455%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22538, routed)       1.639     2.933    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X40Y69         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y69         FDRE (Prop_fdre_C_Q)         0.419     3.352 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=116, routed)         1.899     5.251    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X35Y73         LUT1 (Prop_lut1_I0_O)        0.327     5.578 f  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=103, routed)         2.154     7.732    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X42Y69         FDPE                                         f  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22538, routed)       1.468     2.647    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X42Y69         FDPE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.799ns  (logic 0.746ns (15.545%)  route 4.053ns (84.455%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22538, routed)       1.639     2.933    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X40Y69         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y69         FDRE (Prop_fdre_C_Q)         0.419     3.352 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=116, routed)         1.899     5.251    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X35Y73         LUT1 (Prop_lut1_I0_O)        0.327     5.578 f  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=103, routed)         2.154     7.732    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X42Y69         FDPE                                         f  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22538, routed)       1.468     2.647    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X42Y69         FDPE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.292ns  (logic 0.746ns (17.381%)  route 3.546ns (82.619%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22538, routed)       1.639     2.933    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X40Y69         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y69         FDRE (Prop_fdre_C_Q)         0.419     3.352 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=116, routed)         1.899     5.251    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X35Y73         LUT1 (Prop_lut1_I0_O)        0.327     5.578 f  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=103, routed)         1.647     7.225    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X40Y78         FDPE                                         f  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22538, routed)       1.467     2.646    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X40Y78         FDPE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.292ns  (logic 0.746ns (17.381%)  route 3.546ns (82.619%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22538, routed)       1.639     2.933    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X40Y69         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y69         FDRE (Prop_fdre_C_Q)         0.419     3.352 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=116, routed)         1.899     5.251    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X35Y73         LUT1 (Prop_lut1_I0_O)        0.327     5.578 f  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=103, routed)         1.647     7.225    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X40Y78         FDPE                                         f  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22538, routed)       1.467     2.646    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X40Y78         FDPE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.710ns  (logic 0.224ns (13.099%)  route 1.486ns (86.901%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22538, routed)       0.548     0.884    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X40Y69         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y69         FDRE (Prop_fdre_C_Q)         0.128     1.012 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=116, routed)         0.805     1.817    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X35Y73         LUT1 (Prop_lut1_I0_O)        0.096     1.913 f  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=103, routed)         0.681     2.594    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X40Y78         FDPE                                         f  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22538, routed)       0.812     1.178    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X40Y78         FDPE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.710ns  (logic 0.224ns (13.099%)  route 1.486ns (86.901%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22538, routed)       0.548     0.884    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X40Y69         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y69         FDRE (Prop_fdre_C_Q)         0.128     1.012 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=116, routed)         0.805     1.817    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X35Y73         LUT1 (Prop_lut1_I0_O)        0.096     1.913 f  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=103, routed)         0.681     2.594    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X40Y78         FDPE                                         f  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22538, routed)       0.812     1.178    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X40Y78         FDPE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.887ns  (logic 0.224ns (11.871%)  route 1.663ns (88.129%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22538, routed)       0.548     0.884    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X40Y69         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y69         FDRE (Prop_fdre_C_Q)         0.128     1.012 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=116, routed)         0.805     1.817    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X35Y73         LUT1 (Prop_lut1_I0_O)        0.096     1.913 f  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=103, routed)         0.858     2.770    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X42Y69         FDPE                                         f  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22538, routed)       0.814     1.180    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X42Y69         FDPE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.887ns  (logic 0.224ns (11.871%)  route 1.663ns (88.129%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22538, routed)       0.548     0.884    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X40Y69         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y69         FDRE (Prop_fdre_C_Q)         0.128     1.012 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=116, routed)         0.805     1.817    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X35Y73         LUT1 (Prop_lut1_I0_O)        0.096     1.913 f  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=103, routed)         0.858     2.770    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X42Y69         FDPE                                         f  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22538, routed)       0.814     1.180    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X42Y69         FDPE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.887ns  (logic 0.224ns (11.871%)  route 1.663ns (88.129%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22538, routed)       0.548     0.884    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X40Y69         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y69         FDRE (Prop_fdre_C_Q)         0.128     1.012 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=116, routed)         0.805     1.817    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X35Y73         LUT1 (Prop_lut1_I0_O)        0.096     1.913 f  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=103, routed)         0.858     2.770    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X42Y69         FDPE                                         f  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22538, routed)       0.814     1.180    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X42Y69         FDPE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.887ns  (logic 0.224ns (11.871%)  route 1.663ns (88.129%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22538, routed)       0.548     0.884    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X40Y69         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y69         FDRE (Prop_fdre_C_Q)         0.128     1.012 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=116, routed)         0.805     1.817    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X35Y73         LUT1 (Prop_lut1_I0_O)        0.096     1.913 f  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=103, routed)         0.858     2.770    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X42Y69         FDPE                                         f  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22538, routed)       0.814     1.180    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X42Y69         FDPE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C





