#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000172ba0fc450 .scope module, "VerilogMultiplierTB" "VerilogMultiplierTB" 2 3;
 .timescale 0 0;
v00000172ba0f9e30_0 .var "a", 31 0;
v00000172ba0fb290_0 .var "b", 31 0;
v00000172ba0fb330_0 .net "product", 63 0, L_00000172ba0fe1c0;  1 drivers
S_00000172ba0fdef0 .scope module, "VerilogMultiplierModule" "VerilogMultiplier" 2 7, 3 1 0, S_00000172ba0fc450;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 64 "product";
v00000172ba0fce10_0 .net/s *"_ivl_0", 63 0, L_00000172ba0fe080;  1 drivers
v00000172ba3237c0_0 .net/s *"_ivl_2", 63 0, L_00000172ba0fe120;  1 drivers
v00000172ba0fc5e0_0 .net/s "a", 31 0, v00000172ba0f9e30_0;  1 drivers
v00000172ba347100_0 .net/s "b", 31 0, v00000172ba0fb290_0;  1 drivers
v00000172ba0faf60_0 .net/s "product", 63 0, L_00000172ba0fe1c0;  alias, 1 drivers
L_00000172ba0fe080 .extend/s 64, v00000172ba0f9e30_0;
L_00000172ba0fe120 .extend/s 64, v00000172ba0fb290_0;
L_00000172ba0fe1c0 .arith/mult 64, L_00000172ba0fe080, L_00000172ba0fe120;
    .scope S_00000172ba0fc450;
T_0 ;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v00000172ba0f9e30_0, 0, 32;
    %pushi/vec4 6, 0, 32;
    %store/vec4 v00000172ba0fb290_0, 0, 32;
    %load/vec4 v00000172ba0fb330_0;
    %cmpi/ne 30, 0, 64;
    %jmp/0xz  T_0.0, 4;
    %vpi_call 2 17 "$display", "TESTCASE#1 FAILED with inputs a=%d and b=%d and output product=%d", v00000172ba0f9e30_0, v00000172ba0fb290_0, v00000172ba0fb330_0 {0 0 0};
    %jmp T_0.1;
T_0.0 ;
    %vpi_call 2 19 "$display", "TESTCASE#1: SUCCESS" {0 0 0};
T_0.1 ;
    %delay 100, 0;
    %pushi/vec4 4294967292, 0, 32;
    %store/vec4 v00000172ba0f9e30_0, 0, 32;
    %pushi/vec4 4294967289, 0, 32;
    %store/vec4 v00000172ba0fb290_0, 0, 32;
    %load/vec4 v00000172ba0fb330_0;
    %cmpi/ne 28, 0, 64;
    %jmp/0xz  T_0.2, 4;
    %vpi_call 2 31 "$display", "TESTCASE#2 FAILED with inputs a=%d and b=%d and output product=%d", v00000172ba0f9e30_0, v00000172ba0fb290_0, v00000172ba0fb330_0 {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %vpi_call 2 33 "$display", "TESTCASE#2: SUCCESS" {0 0 0};
T_0.3 ;
    %delay 100, 0;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v00000172ba0f9e30_0, 0, 32;
    %pushi/vec4 4294967292, 0, 32;
    %store/vec4 v00000172ba0fb290_0, 0, 32;
    %load/vec4 v00000172ba0fb330_0;
    %pushi/vec4 4294967295, 0, 32;
    %concati/vec4 4294967256, 0, 32;
    %cmp/ne;
    %jmp/0xz  T_0.4, 4;
    %vpi_call 2 44 "$display", "TESTCASE#3 FAILED with inputs a=%d and b=%d and output product=%d", v00000172ba0f9e30_0, v00000172ba0fb290_0, v00000172ba0fb330_0 {0 0 0};
    %jmp T_0.5;
T_0.4 ;
    %vpi_call 2 46 "$display", "TESTCASE#3: SUCCESS" {0 0 0};
T_0.5 ;
    %delay 100, 0;
    %pushi/vec4 4294967246, 0, 32;
    %store/vec4 v00000172ba0f9e30_0, 0, 32;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v00000172ba0fb290_0, 0, 32;
    %load/vec4 v00000172ba0fb330_0;
    %pushi/vec4 4294967295, 0, 32;
    %concati/vec4 4294967046, 0, 32;
    %cmp/ne;
    %jmp/0xz  T_0.6, 4;
    %vpi_call 2 57 "$display", "TESTCASE#4 FAILED with inputs a=%d and b=%d and output product=%d", v00000172ba0f9e30_0, v00000172ba0fb290_0, v00000172ba0fb330_0 {0 0 0};
    %jmp T_0.7;
T_0.6 ;
    %vpi_call 2 59 "$display", "TESTCASE#4: SUCCESS" {0 0 0};
T_0.7 ;
    %delay 100, 0;
    %pushi/vec4 1234, 0, 32;
    %store/vec4 v00000172ba0f9e30_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000172ba0fb290_0, 0, 32;
    %load/vec4 v00000172ba0fb330_0;
    %cmpi/ne 0, 0, 64;
    %jmp/0xz  T_0.8, 4;
    %vpi_call 2 70 "$display", "TESTCASE#5 FAILED with inputs a=%d and b=%d and output product=%d", v00000172ba0f9e30_0, v00000172ba0fb290_0, v00000172ba0fb330_0 {0 0 0};
    %jmp T_0.9;
T_0.8 ;
    %vpi_call 2 72 "$display", "TESTCASE#5: SUCCESS" {0 0 0};
T_0.9 ;
    %delay 100, 0;
    %pushi/vec4 99, 0, 32;
    %store/vec4 v00000172ba0f9e30_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000172ba0fb290_0, 0, 32;
    %load/vec4 v00000172ba0fb330_0;
    %cmpi/ne 99, 0, 64;
    %jmp/0xz  T_0.10, 4;
    %vpi_call 2 83 "$display", "TESTCASE#6 FAILED with inputs a=%d and b=%d and output product=%d", v00000172ba0f9e30_0, v00000172ba0fb290_0, v00000172ba0fb330_0 {0 0 0};
    %jmp T_0.11;
T_0.10 ;
    %vpi_call 2 85 "$display", "TESTCASE#6: SUCCESS" {0 0 0};
T_0.11 ;
    %delay 100, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000172ba0f9e30_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000172ba0fb290_0, 0, 32;
    %load/vec4 v00000172ba0fb330_0;
    %cmpi/ne 0, 0, 64;
    %jmp/0xz  T_0.12, 4;
    %vpi_call 2 96 "$display", "TESTCASE#7 FAILED with inputs a=%d and b=%d and output product=%d", v00000172ba0f9e30_0, v00000172ba0fb290_0, v00000172ba0fb330_0 {0 0 0};
    %jmp T_0.13;
T_0.12 ;
    %vpi_call 2 98 "$display", "TESTCASE#7: SUCCESS" {0 0 0};
T_0.13 ;
    %delay 100, 0;
    %pushi/vec4 32, 0, 32;
    %store/vec4 v00000172ba0f9e30_0, 0, 32;
    %pushi/vec4 23, 0, 32;
    %store/vec4 v00000172ba0fb290_0, 0, 32;
    %load/vec4 v00000172ba0fb330_0;
    %cmpi/ne 736, 0, 64;
    %jmp/0xz  T_0.14, 4;
    %vpi_call 2 109 "$display", "TESTCASE#8 FAILED with inputs a=%d and b=%d and output product=%d", v00000172ba0f9e30_0, v00000172ba0fb290_0, v00000172ba0fb330_0 {0 0 0};
    %jmp T_0.15;
T_0.14 ;
    %vpi_call 2 111 "$display", "TESTCASE#8: SUCCESS" {0 0 0};
T_0.15 ;
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "VerilogMultiplierTB.v";
    "./VerilogMultiplier.v";
