// Seed: 1380187446
module module_0 (
    id_1
);
  input wire id_1;
  wire id_2;
  assign id_3 = id_1;
endmodule
macromodule module_1;
  wire id_1;
  module_0 modCall_1 (id_1);
endmodule
module module_2 (
    id_1#(
        .id_2 (id_3[1&1] !== id_4 >>> id_5),
        .id_6 (1),
        .id_7 (- -1),
        .id_8 (id_9),
        .id_10(id_11),
        .id_12(-1),
        .id_13(id_14.id_15),
        .id_16(id_17)
    ),
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    id_33,
    id_34,
    id_35,
    id_36,
    id_37#(
        .id_38(-1),
        .id_39(id_2 < (1)),
        .id_40(-1),
        .id_41(id_23),
        .id_42(1'b0),
        .id_43(1),
        .id_44(1),
        .id_45(-1),
        .id_46(1 == 1'b0),
        .id_47(id_39)
    )
);
  input wire id_21;
  input wire id_20;
  inout wire id_19;
  inout wire id_18;
  inout wire id_17;
  inout wire id_16;
  input wire id_15;
  output wire id_14;
  inout wire id_13;
  output wire id_12;
  input wire id_11;
  input wire id_10;
  input wire id_9;
  output wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  id_48 :
  assert property (@(posedge (1'b0)) id_31) begin : LABEL_0
    id_12 = id_46;
  end
  wire id_49, id_50;
  logic [7:0] id_51 = id_21;
  wire id_52;
  assign id_35 = -1;
  module_0 modCall_1 (id_46);
  assign id_22 = id_51[-1];
endmodule
