
oop_3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000042bc  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000009c  0800444c  0800444c  0000544c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080044e8  080044e8  0000605c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080044e8  080044e8  000054e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080044f0  080044f0  0000605c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080044f0  080044f0  000054f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080044f4  080044f4  000054f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  080044f8  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000605c  2**0
                  CONTENTS
 10 .bss          00000218  2000005c  2000005c  0000605c  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20000274  20000274  0000605c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000605c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000b999  00000000  00000000  0000608c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002441  00000000  00000000  00011a25  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000ba8  00000000  00000000  00013e68  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000008d5  00000000  00000000  00014a10  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00021edd  00000000  00000000  000152e5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001039e  00000000  00000000  000371c2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000c9eb9  00000000  00000000  00047560  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00111419  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00003324  00000000  00000000  0011145c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000004b  00000000  00000000  00114780  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000005c 	.word	0x2000005c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08004434 	.word	0x08004434

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000060 	.word	0x20000060
 80001cc:	08004434 	.word	0x08004434

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b988 	b.w	8000598 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	468e      	mov	lr, r1
 80002a8:	4604      	mov	r4, r0
 80002aa:	4688      	mov	r8, r1
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d14a      	bne.n	8000346 <__udivmoddi4+0xa6>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4617      	mov	r7, r2
 80002b4:	d962      	bls.n	800037c <__udivmoddi4+0xdc>
 80002b6:	fab2 f682 	clz	r6, r2
 80002ba:	b14e      	cbz	r6, 80002d0 <__udivmoddi4+0x30>
 80002bc:	f1c6 0320 	rsb	r3, r6, #32
 80002c0:	fa01 f806 	lsl.w	r8, r1, r6
 80002c4:	fa20 f303 	lsr.w	r3, r0, r3
 80002c8:	40b7      	lsls	r7, r6
 80002ca:	ea43 0808 	orr.w	r8, r3, r8
 80002ce:	40b4      	lsls	r4, r6
 80002d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002d4:	fa1f fc87 	uxth.w	ip, r7
 80002d8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002dc:	0c23      	lsrs	r3, r4, #16
 80002de:	fb0e 8811 	mls	r8, lr, r1, r8
 80002e2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002e6:	fb01 f20c 	mul.w	r2, r1, ip
 80002ea:	429a      	cmp	r2, r3
 80002ec:	d909      	bls.n	8000302 <__udivmoddi4+0x62>
 80002ee:	18fb      	adds	r3, r7, r3
 80002f0:	f101 30ff 	add.w	r0, r1, #4294967295
 80002f4:	f080 80ea 	bcs.w	80004cc <__udivmoddi4+0x22c>
 80002f8:	429a      	cmp	r2, r3
 80002fa:	f240 80e7 	bls.w	80004cc <__udivmoddi4+0x22c>
 80002fe:	3902      	subs	r1, #2
 8000300:	443b      	add	r3, r7
 8000302:	1a9a      	subs	r2, r3, r2
 8000304:	b2a3      	uxth	r3, r4
 8000306:	fbb2 f0fe 	udiv	r0, r2, lr
 800030a:	fb0e 2210 	mls	r2, lr, r0, r2
 800030e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000312:	fb00 fc0c 	mul.w	ip, r0, ip
 8000316:	459c      	cmp	ip, r3
 8000318:	d909      	bls.n	800032e <__udivmoddi4+0x8e>
 800031a:	18fb      	adds	r3, r7, r3
 800031c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000320:	f080 80d6 	bcs.w	80004d0 <__udivmoddi4+0x230>
 8000324:	459c      	cmp	ip, r3
 8000326:	f240 80d3 	bls.w	80004d0 <__udivmoddi4+0x230>
 800032a:	443b      	add	r3, r7
 800032c:	3802      	subs	r0, #2
 800032e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000332:	eba3 030c 	sub.w	r3, r3, ip
 8000336:	2100      	movs	r1, #0
 8000338:	b11d      	cbz	r5, 8000342 <__udivmoddi4+0xa2>
 800033a:	40f3      	lsrs	r3, r6
 800033c:	2200      	movs	r2, #0
 800033e:	e9c5 3200 	strd	r3, r2, [r5]
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	428b      	cmp	r3, r1
 8000348:	d905      	bls.n	8000356 <__udivmoddi4+0xb6>
 800034a:	b10d      	cbz	r5, 8000350 <__udivmoddi4+0xb0>
 800034c:	e9c5 0100 	strd	r0, r1, [r5]
 8000350:	2100      	movs	r1, #0
 8000352:	4608      	mov	r0, r1
 8000354:	e7f5      	b.n	8000342 <__udivmoddi4+0xa2>
 8000356:	fab3 f183 	clz	r1, r3
 800035a:	2900      	cmp	r1, #0
 800035c:	d146      	bne.n	80003ec <__udivmoddi4+0x14c>
 800035e:	4573      	cmp	r3, lr
 8000360:	d302      	bcc.n	8000368 <__udivmoddi4+0xc8>
 8000362:	4282      	cmp	r2, r0
 8000364:	f200 8105 	bhi.w	8000572 <__udivmoddi4+0x2d2>
 8000368:	1a84      	subs	r4, r0, r2
 800036a:	eb6e 0203 	sbc.w	r2, lr, r3
 800036e:	2001      	movs	r0, #1
 8000370:	4690      	mov	r8, r2
 8000372:	2d00      	cmp	r5, #0
 8000374:	d0e5      	beq.n	8000342 <__udivmoddi4+0xa2>
 8000376:	e9c5 4800 	strd	r4, r8, [r5]
 800037a:	e7e2      	b.n	8000342 <__udivmoddi4+0xa2>
 800037c:	2a00      	cmp	r2, #0
 800037e:	f000 8090 	beq.w	80004a2 <__udivmoddi4+0x202>
 8000382:	fab2 f682 	clz	r6, r2
 8000386:	2e00      	cmp	r6, #0
 8000388:	f040 80a4 	bne.w	80004d4 <__udivmoddi4+0x234>
 800038c:	1a8a      	subs	r2, r1, r2
 800038e:	0c03      	lsrs	r3, r0, #16
 8000390:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000394:	b280      	uxth	r0, r0
 8000396:	b2bc      	uxth	r4, r7
 8000398:	2101      	movs	r1, #1
 800039a:	fbb2 fcfe 	udiv	ip, r2, lr
 800039e:	fb0e 221c 	mls	r2, lr, ip, r2
 80003a2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003a6:	fb04 f20c 	mul.w	r2, r4, ip
 80003aa:	429a      	cmp	r2, r3
 80003ac:	d907      	bls.n	80003be <__udivmoddi4+0x11e>
 80003ae:	18fb      	adds	r3, r7, r3
 80003b0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003b4:	d202      	bcs.n	80003bc <__udivmoddi4+0x11c>
 80003b6:	429a      	cmp	r2, r3
 80003b8:	f200 80e0 	bhi.w	800057c <__udivmoddi4+0x2dc>
 80003bc:	46c4      	mov	ip, r8
 80003be:	1a9b      	subs	r3, r3, r2
 80003c0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003c4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003c8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003cc:	fb02 f404 	mul.w	r4, r2, r4
 80003d0:	429c      	cmp	r4, r3
 80003d2:	d907      	bls.n	80003e4 <__udivmoddi4+0x144>
 80003d4:	18fb      	adds	r3, r7, r3
 80003d6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003da:	d202      	bcs.n	80003e2 <__udivmoddi4+0x142>
 80003dc:	429c      	cmp	r4, r3
 80003de:	f200 80ca 	bhi.w	8000576 <__udivmoddi4+0x2d6>
 80003e2:	4602      	mov	r2, r0
 80003e4:	1b1b      	subs	r3, r3, r4
 80003e6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003ea:	e7a5      	b.n	8000338 <__udivmoddi4+0x98>
 80003ec:	f1c1 0620 	rsb	r6, r1, #32
 80003f0:	408b      	lsls	r3, r1
 80003f2:	fa22 f706 	lsr.w	r7, r2, r6
 80003f6:	431f      	orrs	r7, r3
 80003f8:	fa0e f401 	lsl.w	r4, lr, r1
 80003fc:	fa20 f306 	lsr.w	r3, r0, r6
 8000400:	fa2e fe06 	lsr.w	lr, lr, r6
 8000404:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000408:	4323      	orrs	r3, r4
 800040a:	fa00 f801 	lsl.w	r8, r0, r1
 800040e:	fa1f fc87 	uxth.w	ip, r7
 8000412:	fbbe f0f9 	udiv	r0, lr, r9
 8000416:	0c1c      	lsrs	r4, r3, #16
 8000418:	fb09 ee10 	mls	lr, r9, r0, lr
 800041c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000420:	fb00 fe0c 	mul.w	lr, r0, ip
 8000424:	45a6      	cmp	lr, r4
 8000426:	fa02 f201 	lsl.w	r2, r2, r1
 800042a:	d909      	bls.n	8000440 <__udivmoddi4+0x1a0>
 800042c:	193c      	adds	r4, r7, r4
 800042e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000432:	f080 809c 	bcs.w	800056e <__udivmoddi4+0x2ce>
 8000436:	45a6      	cmp	lr, r4
 8000438:	f240 8099 	bls.w	800056e <__udivmoddi4+0x2ce>
 800043c:	3802      	subs	r0, #2
 800043e:	443c      	add	r4, r7
 8000440:	eba4 040e 	sub.w	r4, r4, lr
 8000444:	fa1f fe83 	uxth.w	lr, r3
 8000448:	fbb4 f3f9 	udiv	r3, r4, r9
 800044c:	fb09 4413 	mls	r4, r9, r3, r4
 8000450:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000454:	fb03 fc0c 	mul.w	ip, r3, ip
 8000458:	45a4      	cmp	ip, r4
 800045a:	d908      	bls.n	800046e <__udivmoddi4+0x1ce>
 800045c:	193c      	adds	r4, r7, r4
 800045e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000462:	f080 8082 	bcs.w	800056a <__udivmoddi4+0x2ca>
 8000466:	45a4      	cmp	ip, r4
 8000468:	d97f      	bls.n	800056a <__udivmoddi4+0x2ca>
 800046a:	3b02      	subs	r3, #2
 800046c:	443c      	add	r4, r7
 800046e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000472:	eba4 040c 	sub.w	r4, r4, ip
 8000476:	fba0 ec02 	umull	lr, ip, r0, r2
 800047a:	4564      	cmp	r4, ip
 800047c:	4673      	mov	r3, lr
 800047e:	46e1      	mov	r9, ip
 8000480:	d362      	bcc.n	8000548 <__udivmoddi4+0x2a8>
 8000482:	d05f      	beq.n	8000544 <__udivmoddi4+0x2a4>
 8000484:	b15d      	cbz	r5, 800049e <__udivmoddi4+0x1fe>
 8000486:	ebb8 0203 	subs.w	r2, r8, r3
 800048a:	eb64 0409 	sbc.w	r4, r4, r9
 800048e:	fa04 f606 	lsl.w	r6, r4, r6
 8000492:	fa22 f301 	lsr.w	r3, r2, r1
 8000496:	431e      	orrs	r6, r3
 8000498:	40cc      	lsrs	r4, r1
 800049a:	e9c5 6400 	strd	r6, r4, [r5]
 800049e:	2100      	movs	r1, #0
 80004a0:	e74f      	b.n	8000342 <__udivmoddi4+0xa2>
 80004a2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004a6:	0c01      	lsrs	r1, r0, #16
 80004a8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004ac:	b280      	uxth	r0, r0
 80004ae:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004b2:	463b      	mov	r3, r7
 80004b4:	4638      	mov	r0, r7
 80004b6:	463c      	mov	r4, r7
 80004b8:	46b8      	mov	r8, r7
 80004ba:	46be      	mov	lr, r7
 80004bc:	2620      	movs	r6, #32
 80004be:	fbb1 f1f7 	udiv	r1, r1, r7
 80004c2:	eba2 0208 	sub.w	r2, r2, r8
 80004c6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004ca:	e766      	b.n	800039a <__udivmoddi4+0xfa>
 80004cc:	4601      	mov	r1, r0
 80004ce:	e718      	b.n	8000302 <__udivmoddi4+0x62>
 80004d0:	4610      	mov	r0, r2
 80004d2:	e72c      	b.n	800032e <__udivmoddi4+0x8e>
 80004d4:	f1c6 0220 	rsb	r2, r6, #32
 80004d8:	fa2e f302 	lsr.w	r3, lr, r2
 80004dc:	40b7      	lsls	r7, r6
 80004de:	40b1      	lsls	r1, r6
 80004e0:	fa20 f202 	lsr.w	r2, r0, r2
 80004e4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004e8:	430a      	orrs	r2, r1
 80004ea:	fbb3 f8fe 	udiv	r8, r3, lr
 80004ee:	b2bc      	uxth	r4, r7
 80004f0:	fb0e 3318 	mls	r3, lr, r8, r3
 80004f4:	0c11      	lsrs	r1, r2, #16
 80004f6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004fa:	fb08 f904 	mul.w	r9, r8, r4
 80004fe:	40b0      	lsls	r0, r6
 8000500:	4589      	cmp	r9, r1
 8000502:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000506:	b280      	uxth	r0, r0
 8000508:	d93e      	bls.n	8000588 <__udivmoddi4+0x2e8>
 800050a:	1879      	adds	r1, r7, r1
 800050c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000510:	d201      	bcs.n	8000516 <__udivmoddi4+0x276>
 8000512:	4589      	cmp	r9, r1
 8000514:	d81f      	bhi.n	8000556 <__udivmoddi4+0x2b6>
 8000516:	eba1 0109 	sub.w	r1, r1, r9
 800051a:	fbb1 f9fe 	udiv	r9, r1, lr
 800051e:	fb09 f804 	mul.w	r8, r9, r4
 8000522:	fb0e 1119 	mls	r1, lr, r9, r1
 8000526:	b292      	uxth	r2, r2
 8000528:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800052c:	4542      	cmp	r2, r8
 800052e:	d229      	bcs.n	8000584 <__udivmoddi4+0x2e4>
 8000530:	18ba      	adds	r2, r7, r2
 8000532:	f109 31ff 	add.w	r1, r9, #4294967295
 8000536:	d2c4      	bcs.n	80004c2 <__udivmoddi4+0x222>
 8000538:	4542      	cmp	r2, r8
 800053a:	d2c2      	bcs.n	80004c2 <__udivmoddi4+0x222>
 800053c:	f1a9 0102 	sub.w	r1, r9, #2
 8000540:	443a      	add	r2, r7
 8000542:	e7be      	b.n	80004c2 <__udivmoddi4+0x222>
 8000544:	45f0      	cmp	r8, lr
 8000546:	d29d      	bcs.n	8000484 <__udivmoddi4+0x1e4>
 8000548:	ebbe 0302 	subs.w	r3, lr, r2
 800054c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000550:	3801      	subs	r0, #1
 8000552:	46e1      	mov	r9, ip
 8000554:	e796      	b.n	8000484 <__udivmoddi4+0x1e4>
 8000556:	eba7 0909 	sub.w	r9, r7, r9
 800055a:	4449      	add	r1, r9
 800055c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000560:	fbb1 f9fe 	udiv	r9, r1, lr
 8000564:	fb09 f804 	mul.w	r8, r9, r4
 8000568:	e7db      	b.n	8000522 <__udivmoddi4+0x282>
 800056a:	4673      	mov	r3, lr
 800056c:	e77f      	b.n	800046e <__udivmoddi4+0x1ce>
 800056e:	4650      	mov	r0, sl
 8000570:	e766      	b.n	8000440 <__udivmoddi4+0x1a0>
 8000572:	4608      	mov	r0, r1
 8000574:	e6fd      	b.n	8000372 <__udivmoddi4+0xd2>
 8000576:	443b      	add	r3, r7
 8000578:	3a02      	subs	r2, #2
 800057a:	e733      	b.n	80003e4 <__udivmoddi4+0x144>
 800057c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000580:	443b      	add	r3, r7
 8000582:	e71c      	b.n	80003be <__udivmoddi4+0x11e>
 8000584:	4649      	mov	r1, r9
 8000586:	e79c      	b.n	80004c2 <__udivmoddi4+0x222>
 8000588:	eba1 0109 	sub.w	r1, r1, r9
 800058c:	46c4      	mov	ip, r8
 800058e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000592:	fb09 f804 	mul.w	r8, r9, r4
 8000596:	e7c4      	b.n	8000522 <__udivmoddi4+0x282>

08000598 <__aeabi_idiv0>:
 8000598:	4770      	bx	lr
 800059a:	bf00      	nop

0800059c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800059c:	b580      	push	{r7, lr}
 800059e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005a0:	f000 faa8 	bl	8000af4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005a4:	f000 f80e 	bl	80005c4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005a8:	f000 f8ac 	bl	8000704 <MX_GPIO_Init>
  MX_TIM6_Init();
 80005ac:	f000 f874 	bl	8000698 <MX_TIM6_Init>
  /* USER CODE BEGIN 2 */
  app_init();
 80005b0:	f002 fcb4 	bl	8002f1c <app_init>
  HAL_TIM_Base_Start_IT(&htim6);
 80005b4:	4802      	ldr	r0, [pc, #8]	@ (80005c0 <main+0x24>)
 80005b6:	f001 fadf 	bl	8001b78 <HAL_TIM_Base_Start_IT>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  app_loop();
 80005ba:	f002 fd37 	bl	800302c <app_loop>
 80005be:	e7fc      	b.n	80005ba <main+0x1e>
 80005c0:	20000078 	.word	0x20000078

080005c4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80005c4:	b580      	push	{r7, lr}
 80005c6:	b094      	sub	sp, #80	@ 0x50
 80005c8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80005ca:	f107 0320 	add.w	r3, r7, #32
 80005ce:	2230      	movs	r2, #48	@ 0x30
 80005d0:	2100      	movs	r1, #0
 80005d2:	4618      	mov	r0, r3
 80005d4:	f003 fb5e 	bl	8003c94 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80005d8:	f107 030c 	add.w	r3, r7, #12
 80005dc:	2200      	movs	r2, #0
 80005de:	601a      	str	r2, [r3, #0]
 80005e0:	605a      	str	r2, [r3, #4]
 80005e2:	609a      	str	r2, [r3, #8]
 80005e4:	60da      	str	r2, [r3, #12]
 80005e6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80005e8:	2300      	movs	r3, #0
 80005ea:	60bb      	str	r3, [r7, #8]
 80005ec:	4b28      	ldr	r3, [pc, #160]	@ (8000690 <SystemClock_Config+0xcc>)
 80005ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80005f0:	4a27      	ldr	r2, [pc, #156]	@ (8000690 <SystemClock_Config+0xcc>)
 80005f2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80005f6:	6413      	str	r3, [r2, #64]	@ 0x40
 80005f8:	4b25      	ldr	r3, [pc, #148]	@ (8000690 <SystemClock_Config+0xcc>)
 80005fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80005fc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000600:	60bb      	str	r3, [r7, #8]
 8000602:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000604:	2300      	movs	r3, #0
 8000606:	607b      	str	r3, [r7, #4]
 8000608:	4b22      	ldr	r3, [pc, #136]	@ (8000694 <SystemClock_Config+0xd0>)
 800060a:	681b      	ldr	r3, [r3, #0]
 800060c:	4a21      	ldr	r2, [pc, #132]	@ (8000694 <SystemClock_Config+0xd0>)
 800060e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000612:	6013      	str	r3, [r2, #0]
 8000614:	4b1f      	ldr	r3, [pc, #124]	@ (8000694 <SystemClock_Config+0xd0>)
 8000616:	681b      	ldr	r3, [r3, #0]
 8000618:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800061c:	607b      	str	r3, [r7, #4]
 800061e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000620:	2302      	movs	r3, #2
 8000622:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000624:	2301      	movs	r3, #1
 8000626:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000628:	2310      	movs	r3, #16
 800062a:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800062c:	2302      	movs	r3, #2
 800062e:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000630:	2300      	movs	r3, #0
 8000632:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000634:	2308      	movs	r3, #8
 8000636:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8000638:	23a8      	movs	r3, #168	@ 0xa8
 800063a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800063c:	2302      	movs	r3, #2
 800063e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000640:	2304      	movs	r3, #4
 8000642:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000644:	f107 0320 	add.w	r3, r7, #32
 8000648:	4618      	mov	r0, r3
 800064a:	f000 fde1 	bl	8001210 <HAL_RCC_OscConfig>
 800064e:	4603      	mov	r3, r0
 8000650:	2b00      	cmp	r3, #0
 8000652:	d001      	beq.n	8000658 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000654:	f000 f932 	bl	80008bc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000658:	230f      	movs	r3, #15
 800065a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800065c:	2302      	movs	r3, #2
 800065e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000660:	2300      	movs	r3, #0
 8000662:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000664:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8000668:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800066a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800066e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000670:	f107 030c 	add.w	r3, r7, #12
 8000674:	2105      	movs	r1, #5
 8000676:	4618      	mov	r0, r3
 8000678:	f001 f842 	bl	8001700 <HAL_RCC_ClockConfig>
 800067c:	4603      	mov	r3, r0
 800067e:	2b00      	cmp	r3, #0
 8000680:	d001      	beq.n	8000686 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8000682:	f000 f91b 	bl	80008bc <Error_Handler>
  }
}
 8000686:	bf00      	nop
 8000688:	3750      	adds	r7, #80	@ 0x50
 800068a:	46bd      	mov	sp, r7
 800068c:	bd80      	pop	{r7, pc}
 800068e:	bf00      	nop
 8000690:	40023800 	.word	0x40023800
 8000694:	40007000 	.word	0x40007000

08000698 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8000698:	b580      	push	{r7, lr}
 800069a:	b082      	sub	sp, #8
 800069c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800069e:	463b      	mov	r3, r7
 80006a0:	2200      	movs	r2, #0
 80006a2:	601a      	str	r2, [r3, #0]
 80006a4:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 80006a6:	4b15      	ldr	r3, [pc, #84]	@ (80006fc <MX_TIM6_Init+0x64>)
 80006a8:	4a15      	ldr	r2, [pc, #84]	@ (8000700 <MX_TIM6_Init+0x68>)
 80006aa:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 8400 - 1;
 80006ac:	4b13      	ldr	r3, [pc, #76]	@ (80006fc <MX_TIM6_Init+0x64>)
 80006ae:	f242 02cf 	movw	r2, #8399	@ 0x20cf
 80006b2:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80006b4:	4b11      	ldr	r3, [pc, #68]	@ (80006fc <MX_TIM6_Init+0x64>)
 80006b6:	2200      	movs	r2, #0
 80006b8:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 10 - 1;
 80006ba:	4b10      	ldr	r3, [pc, #64]	@ (80006fc <MX_TIM6_Init+0x64>)
 80006bc:	2209      	movs	r2, #9
 80006be:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80006c0:	4b0e      	ldr	r3, [pc, #56]	@ (80006fc <MX_TIM6_Init+0x64>)
 80006c2:	2200      	movs	r2, #0
 80006c4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 80006c6:	480d      	ldr	r0, [pc, #52]	@ (80006fc <MX_TIM6_Init+0x64>)
 80006c8:	f001 fa06 	bl	8001ad8 <HAL_TIM_Base_Init>
 80006cc:	4603      	mov	r3, r0
 80006ce:	2b00      	cmp	r3, #0
 80006d0:	d001      	beq.n	80006d6 <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 80006d2:	f000 f8f3 	bl	80008bc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80006d6:	2300      	movs	r3, #0
 80006d8:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80006da:	2300      	movs	r3, #0
 80006dc:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 80006de:	463b      	mov	r3, r7
 80006e0:	4619      	mov	r1, r3
 80006e2:	4806      	ldr	r0, [pc, #24]	@ (80006fc <MX_TIM6_Init+0x64>)
 80006e4:	f001 fc76 	bl	8001fd4 <HAL_TIMEx_MasterConfigSynchronization>
 80006e8:	4603      	mov	r3, r0
 80006ea:	2b00      	cmp	r3, #0
 80006ec:	d001      	beq.n	80006f2 <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 80006ee:	f000 f8e5 	bl	80008bc <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 80006f2:	bf00      	nop
 80006f4:	3708      	adds	r7, #8
 80006f6:	46bd      	mov	sp, r7
 80006f8:	bd80      	pop	{r7, pc}
 80006fa:	bf00      	nop
 80006fc:	20000078 	.word	0x20000078
 8000700:	40001000 	.word	0x40001000

08000704 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000704:	b580      	push	{r7, lr}
 8000706:	b08a      	sub	sp, #40	@ 0x28
 8000708:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800070a:	f107 0314 	add.w	r3, r7, #20
 800070e:	2200      	movs	r2, #0
 8000710:	601a      	str	r2, [r3, #0]
 8000712:	605a      	str	r2, [r3, #4]
 8000714:	609a      	str	r2, [r3, #8]
 8000716:	60da      	str	r2, [r3, #12]
 8000718:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800071a:	2300      	movs	r3, #0
 800071c:	613b      	str	r3, [r7, #16]
 800071e:	4b62      	ldr	r3, [pc, #392]	@ (80008a8 <MX_GPIO_Init+0x1a4>)
 8000720:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000722:	4a61      	ldr	r2, [pc, #388]	@ (80008a8 <MX_GPIO_Init+0x1a4>)
 8000724:	f043 0310 	orr.w	r3, r3, #16
 8000728:	6313      	str	r3, [r2, #48]	@ 0x30
 800072a:	4b5f      	ldr	r3, [pc, #380]	@ (80008a8 <MX_GPIO_Init+0x1a4>)
 800072c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800072e:	f003 0310 	and.w	r3, r3, #16
 8000732:	613b      	str	r3, [r7, #16]
 8000734:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000736:	2300      	movs	r3, #0
 8000738:	60fb      	str	r3, [r7, #12]
 800073a:	4b5b      	ldr	r3, [pc, #364]	@ (80008a8 <MX_GPIO_Init+0x1a4>)
 800073c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800073e:	4a5a      	ldr	r2, [pc, #360]	@ (80008a8 <MX_GPIO_Init+0x1a4>)
 8000740:	f043 0304 	orr.w	r3, r3, #4
 8000744:	6313      	str	r3, [r2, #48]	@ 0x30
 8000746:	4b58      	ldr	r3, [pc, #352]	@ (80008a8 <MX_GPIO_Init+0x1a4>)
 8000748:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800074a:	f003 0304 	and.w	r3, r3, #4
 800074e:	60fb      	str	r3, [r7, #12]
 8000750:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000752:	2300      	movs	r3, #0
 8000754:	60bb      	str	r3, [r7, #8]
 8000756:	4b54      	ldr	r3, [pc, #336]	@ (80008a8 <MX_GPIO_Init+0x1a4>)
 8000758:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800075a:	4a53      	ldr	r2, [pc, #332]	@ (80008a8 <MX_GPIO_Init+0x1a4>)
 800075c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000760:	6313      	str	r3, [r2, #48]	@ 0x30
 8000762:	4b51      	ldr	r3, [pc, #324]	@ (80008a8 <MX_GPIO_Init+0x1a4>)
 8000764:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000766:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800076a:	60bb      	str	r3, [r7, #8]
 800076c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800076e:	2300      	movs	r3, #0
 8000770:	607b      	str	r3, [r7, #4]
 8000772:	4b4d      	ldr	r3, [pc, #308]	@ (80008a8 <MX_GPIO_Init+0x1a4>)
 8000774:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000776:	4a4c      	ldr	r2, [pc, #304]	@ (80008a8 <MX_GPIO_Init+0x1a4>)
 8000778:	f043 0302 	orr.w	r3, r3, #2
 800077c:	6313      	str	r3, [r2, #48]	@ 0x30
 800077e:	4b4a      	ldr	r3, [pc, #296]	@ (80008a8 <MX_GPIO_Init+0x1a4>)
 8000780:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000782:	f003 0302 	and.w	r3, r3, #2
 8000786:	607b      	str	r3, [r7, #4]
 8000788:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800078a:	2300      	movs	r3, #0
 800078c:	603b      	str	r3, [r7, #0]
 800078e:	4b46      	ldr	r3, [pc, #280]	@ (80008a8 <MX_GPIO_Init+0x1a4>)
 8000790:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000792:	4a45      	ldr	r2, [pc, #276]	@ (80008a8 <MX_GPIO_Init+0x1a4>)
 8000794:	f043 0308 	orr.w	r3, r3, #8
 8000798:	6313      	str	r3, [r2, #48]	@ 0x30
 800079a:	4b43      	ldr	r3, [pc, #268]	@ (80008a8 <MX_GPIO_Init+0x1a4>)
 800079c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800079e:	f003 0308 	and.w	r3, r3, #8
 80007a2:	603b      	str	r3, [r7, #0]
 80007a4:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, RIGHT_BLUE_Pin|RIGHT_GREEN_Pin, GPIO_PIN_SET);
 80007a6:	2201      	movs	r2, #1
 80007a8:	2121      	movs	r1, #33	@ 0x21
 80007aa:	4840      	ldr	r0, [pc, #256]	@ (80008ac <MX_GPIO_Init+0x1a8>)
 80007ac:	f000 fcfe 	bl	80011ac <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LEFT_RED_Pin|LEFT_GREEN_Pin|LEFT_BLUE_Pin, GPIO_PIN_SET);
 80007b0:	2201      	movs	r2, #1
 80007b2:	f44f 41e0 	mov.w	r1, #28672	@ 0x7000
 80007b6:	483e      	ldr	r0, [pc, #248]	@ (80008b0 <MX_GPIO_Init+0x1ac>)
 80007b8:	f000 fcf8 	bl	80011ac <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RIGHT_RED_GPIO_Port, RIGHT_RED_Pin, GPIO_PIN_SET);
 80007bc:	2201      	movs	r2, #1
 80007be:	2140      	movs	r1, #64	@ 0x40
 80007c0:	483c      	ldr	r0, [pc, #240]	@ (80008b4 <MX_GPIO_Init+0x1b0>)
 80007c2:	f000 fcf3 	bl	80011ac <HAL_GPIO_WritePin>

  /*Configure GPIO pin : BUTTON_1_Pin */
  GPIO_InitStruct.Pin = BUTTON_1_Pin;
 80007c6:	2308      	movs	r3, #8
 80007c8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 80007ca:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 80007ce:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007d0:	2300      	movs	r3, #0
 80007d2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BUTTON_1_GPIO_Port, &GPIO_InitStruct);
 80007d4:	f107 0314 	add.w	r3, r7, #20
 80007d8:	4619      	mov	r1, r3
 80007da:	4837      	ldr	r0, [pc, #220]	@ (80008b8 <MX_GPIO_Init+0x1b4>)
 80007dc:	f000 fb32 	bl	8000e44 <HAL_GPIO_Init>

  /*Configure GPIO pin : BUTTON_2_Pin */
  GPIO_InitStruct.Pin = BUTTON_2_Pin;
 80007e0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80007e4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 80007e6:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 80007ea:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007ec:	2300      	movs	r3, #0
 80007ee:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BUTTON_2_GPIO_Port, &GPIO_InitStruct);
 80007f0:	f107 0314 	add.w	r3, r7, #20
 80007f4:	4619      	mov	r1, r3
 80007f6:	482f      	ldr	r0, [pc, #188]	@ (80008b4 <MX_GPIO_Init+0x1b0>)
 80007f8:	f000 fb24 	bl	8000e44 <HAL_GPIO_Init>

  /*Configure GPIO pins : RIGHT_BLUE_Pin RIGHT_GREEN_Pin */
  GPIO_InitStruct.Pin = RIGHT_BLUE_Pin|RIGHT_GREEN_Pin;
 80007fc:	2321      	movs	r3, #33	@ 0x21
 80007fe:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000800:	2301      	movs	r3, #1
 8000802:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000804:	2300      	movs	r3, #0
 8000806:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000808:	2300      	movs	r3, #0
 800080a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800080c:	f107 0314 	add.w	r3, r7, #20
 8000810:	4619      	mov	r1, r3
 8000812:	4826      	ldr	r0, [pc, #152]	@ (80008ac <MX_GPIO_Init+0x1a8>)
 8000814:	f000 fb16 	bl	8000e44 <HAL_GPIO_Init>

  /*Configure GPIO pins : BUTTON_4_Pin BUTTON_3_Pin */
  GPIO_InitStruct.Pin = BUTTON_4_Pin|BUTTON_3_Pin;
 8000818:	f44f 6382 	mov.w	r3, #1040	@ 0x410
 800081c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 800081e:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 8000822:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000824:	2300      	movs	r3, #0
 8000826:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000828:	f107 0314 	add.w	r3, r7, #20
 800082c:	4619      	mov	r1, r3
 800082e:	4820      	ldr	r0, [pc, #128]	@ (80008b0 <MX_GPIO_Init+0x1ac>)
 8000830:	f000 fb08 	bl	8000e44 <HAL_GPIO_Init>

  /*Configure GPIO pins : LEFT_RED_Pin LEFT_GREEN_Pin LEFT_BLUE_Pin */
  GPIO_InitStruct.Pin = LEFT_RED_Pin|LEFT_GREEN_Pin|LEFT_BLUE_Pin;
 8000834:	f44f 43e0 	mov.w	r3, #28672	@ 0x7000
 8000838:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800083a:	2301      	movs	r3, #1
 800083c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800083e:	2300      	movs	r3, #0
 8000840:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000842:	2300      	movs	r3, #0
 8000844:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000846:	f107 0314 	add.w	r3, r7, #20
 800084a:	4619      	mov	r1, r3
 800084c:	4818      	ldr	r0, [pc, #96]	@ (80008b0 <MX_GPIO_Init+0x1ac>)
 800084e:	f000 faf9 	bl	8000e44 <HAL_GPIO_Init>

  /*Configure GPIO pin : RIGHT_RED_Pin */
  GPIO_InitStruct.Pin = RIGHT_RED_Pin;
 8000852:	2340      	movs	r3, #64	@ 0x40
 8000854:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000856:	2301      	movs	r3, #1
 8000858:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800085a:	2300      	movs	r3, #0
 800085c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800085e:	2300      	movs	r3, #0
 8000860:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(RIGHT_RED_GPIO_Port, &GPIO_InitStruct);
 8000862:	f107 0314 	add.w	r3, r7, #20
 8000866:	4619      	mov	r1, r3
 8000868:	4812      	ldr	r0, [pc, #72]	@ (80008b4 <MX_GPIO_Init+0x1b0>)
 800086a:	f000 faeb 	bl	8000e44 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI3_IRQn, 0, 0);
 800086e:	2200      	movs	r2, #0
 8000870:	2100      	movs	r1, #0
 8000872:	2009      	movs	r0, #9
 8000874:	f000 faaf 	bl	8000dd6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 8000878:	2009      	movs	r0, #9
 800087a:	f000 fac8 	bl	8000e0e <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_IRQn, 0, 0);
 800087e:	2200      	movs	r2, #0
 8000880:	2100      	movs	r1, #0
 8000882:	200a      	movs	r0, #10
 8000884:	f000 faa7 	bl	8000dd6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 8000888:	200a      	movs	r0, #10
 800088a:	f000 fac0 	bl	8000e0e <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 800088e:	2200      	movs	r2, #0
 8000890:	2100      	movs	r1, #0
 8000892:	2028      	movs	r0, #40	@ 0x28
 8000894:	f000 fa9f 	bl	8000dd6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000898:	2028      	movs	r0, #40	@ 0x28
 800089a:	f000 fab8 	bl	8000e0e <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800089e:	bf00      	nop
 80008a0:	3728      	adds	r7, #40	@ 0x28
 80008a2:	46bd      	mov	sp, r7
 80008a4:	bd80      	pop	{r7, pc}
 80008a6:	bf00      	nop
 80008a8:	40023800 	.word	0x40023800
 80008ac:	40020400 	.word	0x40020400
 80008b0:	40020c00 	.word	0x40020c00
 80008b4:	40020800 	.word	0x40020800
 80008b8:	40021000 	.word	0x40021000

080008bc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80008bc:	b480      	push	{r7}
 80008be:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80008c0:	b672      	cpsid	i
}
 80008c2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80008c4:	bf00      	nop
 80008c6:	e7fd      	b.n	80008c4 <Error_Handler+0x8>

080008c8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80008c8:	b480      	push	{r7}
 80008ca:	b083      	sub	sp, #12
 80008cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80008ce:	2300      	movs	r3, #0
 80008d0:	607b      	str	r3, [r7, #4]
 80008d2:	4b10      	ldr	r3, [pc, #64]	@ (8000914 <HAL_MspInit+0x4c>)
 80008d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80008d6:	4a0f      	ldr	r2, [pc, #60]	@ (8000914 <HAL_MspInit+0x4c>)
 80008d8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80008dc:	6453      	str	r3, [r2, #68]	@ 0x44
 80008de:	4b0d      	ldr	r3, [pc, #52]	@ (8000914 <HAL_MspInit+0x4c>)
 80008e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80008e2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80008e6:	607b      	str	r3, [r7, #4]
 80008e8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80008ea:	2300      	movs	r3, #0
 80008ec:	603b      	str	r3, [r7, #0]
 80008ee:	4b09      	ldr	r3, [pc, #36]	@ (8000914 <HAL_MspInit+0x4c>)
 80008f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80008f2:	4a08      	ldr	r2, [pc, #32]	@ (8000914 <HAL_MspInit+0x4c>)
 80008f4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80008f8:	6413      	str	r3, [r2, #64]	@ 0x40
 80008fa:	4b06      	ldr	r3, [pc, #24]	@ (8000914 <HAL_MspInit+0x4c>)
 80008fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80008fe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000902:	603b      	str	r3, [r7, #0]
 8000904:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000906:	bf00      	nop
 8000908:	370c      	adds	r7, #12
 800090a:	46bd      	mov	sp, r7
 800090c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000910:	4770      	bx	lr
 8000912:	bf00      	nop
 8000914:	40023800 	.word	0x40023800

08000918 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000918:	b580      	push	{r7, lr}
 800091a:	b084      	sub	sp, #16
 800091c:	af00      	add	r7, sp, #0
 800091e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 8000920:	687b      	ldr	r3, [r7, #4]
 8000922:	681b      	ldr	r3, [r3, #0]
 8000924:	4a0e      	ldr	r2, [pc, #56]	@ (8000960 <HAL_TIM_Base_MspInit+0x48>)
 8000926:	4293      	cmp	r3, r2
 8000928:	d115      	bne.n	8000956 <HAL_TIM_Base_MspInit+0x3e>
  {
    /* USER CODE BEGIN TIM6_MspInit 0 */

    /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 800092a:	2300      	movs	r3, #0
 800092c:	60fb      	str	r3, [r7, #12]
 800092e:	4b0d      	ldr	r3, [pc, #52]	@ (8000964 <HAL_TIM_Base_MspInit+0x4c>)
 8000930:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000932:	4a0c      	ldr	r2, [pc, #48]	@ (8000964 <HAL_TIM_Base_MspInit+0x4c>)
 8000934:	f043 0310 	orr.w	r3, r3, #16
 8000938:	6413      	str	r3, [r2, #64]	@ 0x40
 800093a:	4b0a      	ldr	r3, [pc, #40]	@ (8000964 <HAL_TIM_Base_MspInit+0x4c>)
 800093c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800093e:	f003 0310 	and.w	r3, r3, #16
 8000942:	60fb      	str	r3, [r7, #12]
 8000944:	68fb      	ldr	r3, [r7, #12]
    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8000946:	2200      	movs	r2, #0
 8000948:	2100      	movs	r1, #0
 800094a:	2036      	movs	r0, #54	@ 0x36
 800094c:	f000 fa43 	bl	8000dd6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8000950:	2036      	movs	r0, #54	@ 0x36
 8000952:	f000 fa5c 	bl	8000e0e <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM6_MspInit 1 */

  }

}
 8000956:	bf00      	nop
 8000958:	3710      	adds	r7, #16
 800095a:	46bd      	mov	sp, r7
 800095c:	bd80      	pop	{r7, pc}
 800095e:	bf00      	nop
 8000960:	40001000 	.word	0x40001000
 8000964:	40023800 	.word	0x40023800

08000968 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000968:	b480      	push	{r7}
 800096a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800096c:	bf00      	nop
 800096e:	e7fd      	b.n	800096c <NMI_Handler+0x4>

08000970 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000970:	b480      	push	{r7}
 8000972:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000974:	bf00      	nop
 8000976:	e7fd      	b.n	8000974 <HardFault_Handler+0x4>

08000978 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000978:	b480      	push	{r7}
 800097a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800097c:	bf00      	nop
 800097e:	e7fd      	b.n	800097c <MemManage_Handler+0x4>

08000980 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000980:	b480      	push	{r7}
 8000982:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000984:	bf00      	nop
 8000986:	e7fd      	b.n	8000984 <BusFault_Handler+0x4>

08000988 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000988:	b480      	push	{r7}
 800098a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800098c:	bf00      	nop
 800098e:	e7fd      	b.n	800098c <UsageFault_Handler+0x4>

08000990 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000990:	b480      	push	{r7}
 8000992:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000994:	bf00      	nop
 8000996:	46bd      	mov	sp, r7
 8000998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800099c:	4770      	bx	lr

0800099e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800099e:	b480      	push	{r7}
 80009a0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80009a2:	bf00      	nop
 80009a4:	46bd      	mov	sp, r7
 80009a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009aa:	4770      	bx	lr

080009ac <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80009ac:	b480      	push	{r7}
 80009ae:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80009b0:	bf00      	nop
 80009b2:	46bd      	mov	sp, r7
 80009b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009b8:	4770      	bx	lr

080009ba <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80009ba:	b580      	push	{r7, lr}
 80009bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80009be:	f000 f8eb 	bl	8000b98 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80009c2:	bf00      	nop
 80009c4:	bd80      	pop	{r7, pc}

080009c6 <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 80009c6:	b580      	push	{r7, lr}
 80009c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BUTTON_1_Pin);
 80009ca:	2008      	movs	r0, #8
 80009cc:	f000 fc08 	bl	80011e0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 80009d0:	bf00      	nop
 80009d2:	bd80      	pop	{r7, pc}

080009d4 <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 80009d4:	b580      	push	{r7, lr}
 80009d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BUTTON_3_Pin);
 80009d8:	2010      	movs	r0, #16
 80009da:	f000 fc01 	bl	80011e0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 80009de:	bf00      	nop
 80009e0:	bd80      	pop	{r7, pc}

080009e2 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80009e2:	b580      	push	{r7, lr}
 80009e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BUTTON_4_Pin);
 80009e6:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 80009ea:	f000 fbf9 	bl	80011e0 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(BUTTON_2_Pin);
 80009ee:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 80009f2:	f000 fbf5 	bl	80011e0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80009f6:	bf00      	nop
 80009f8:	bd80      	pop	{r7, pc}
	...

080009fc <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80009fc:	b580      	push	{r7, lr}
 80009fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8000a00:	4802      	ldr	r0, [pc, #8]	@ (8000a0c <TIM6_DAC_IRQHandler+0x10>)
 8000a02:	f001 f929 	bl	8001c58 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8000a06:	bf00      	nop
 8000a08:	bd80      	pop	{r7, pc}
 8000a0a:	bf00      	nop
 8000a0c:	20000078 	.word	0x20000078

08000a10 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000a10:	b580      	push	{r7, lr}
 8000a12:	b086      	sub	sp, #24
 8000a14:	af00      	add	r7, sp, #0
 8000a16:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000a18:	4a14      	ldr	r2, [pc, #80]	@ (8000a6c <_sbrk+0x5c>)
 8000a1a:	4b15      	ldr	r3, [pc, #84]	@ (8000a70 <_sbrk+0x60>)
 8000a1c:	1ad3      	subs	r3, r2, r3
 8000a1e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000a20:	697b      	ldr	r3, [r7, #20]
 8000a22:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000a24:	4b13      	ldr	r3, [pc, #76]	@ (8000a74 <_sbrk+0x64>)
 8000a26:	681b      	ldr	r3, [r3, #0]
 8000a28:	2b00      	cmp	r3, #0
 8000a2a:	d102      	bne.n	8000a32 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000a2c:	4b11      	ldr	r3, [pc, #68]	@ (8000a74 <_sbrk+0x64>)
 8000a2e:	4a12      	ldr	r2, [pc, #72]	@ (8000a78 <_sbrk+0x68>)
 8000a30:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000a32:	4b10      	ldr	r3, [pc, #64]	@ (8000a74 <_sbrk+0x64>)
 8000a34:	681a      	ldr	r2, [r3, #0]
 8000a36:	687b      	ldr	r3, [r7, #4]
 8000a38:	4413      	add	r3, r2
 8000a3a:	693a      	ldr	r2, [r7, #16]
 8000a3c:	429a      	cmp	r2, r3
 8000a3e:	d207      	bcs.n	8000a50 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000a40:	f003 f940 	bl	8003cc4 <__errno>
 8000a44:	4603      	mov	r3, r0
 8000a46:	220c      	movs	r2, #12
 8000a48:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000a4a:	f04f 33ff 	mov.w	r3, #4294967295
 8000a4e:	e009      	b.n	8000a64 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000a50:	4b08      	ldr	r3, [pc, #32]	@ (8000a74 <_sbrk+0x64>)
 8000a52:	681b      	ldr	r3, [r3, #0]
 8000a54:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000a56:	4b07      	ldr	r3, [pc, #28]	@ (8000a74 <_sbrk+0x64>)
 8000a58:	681a      	ldr	r2, [r3, #0]
 8000a5a:	687b      	ldr	r3, [r7, #4]
 8000a5c:	4413      	add	r3, r2
 8000a5e:	4a05      	ldr	r2, [pc, #20]	@ (8000a74 <_sbrk+0x64>)
 8000a60:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000a62:	68fb      	ldr	r3, [r7, #12]
}
 8000a64:	4618      	mov	r0, r3
 8000a66:	3718      	adds	r7, #24
 8000a68:	46bd      	mov	sp, r7
 8000a6a:	bd80      	pop	{r7, pc}
 8000a6c:	20020000 	.word	0x20020000
 8000a70:	00000400 	.word	0x00000400
 8000a74:	200000c0 	.word	0x200000c0
 8000a78:	20000278 	.word	0x20000278

08000a7c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000a7c:	b480      	push	{r7}
 8000a7e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000a80:	4b06      	ldr	r3, [pc, #24]	@ (8000a9c <SystemInit+0x20>)
 8000a82:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000a86:	4a05      	ldr	r2, [pc, #20]	@ (8000a9c <SystemInit+0x20>)
 8000a88:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000a8c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000a90:	bf00      	nop
 8000a92:	46bd      	mov	sp, r7
 8000a94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a98:	4770      	bx	lr
 8000a9a:	bf00      	nop
 8000a9c:	e000ed00 	.word	0xe000ed00

08000aa0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8000aa0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000ad8 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8000aa4:	f7ff ffea 	bl	8000a7c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000aa8:	480c      	ldr	r0, [pc, #48]	@ (8000adc <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000aaa:	490d      	ldr	r1, [pc, #52]	@ (8000ae0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000aac:	4a0d      	ldr	r2, [pc, #52]	@ (8000ae4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000aae:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000ab0:	e002      	b.n	8000ab8 <LoopCopyDataInit>

08000ab2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000ab2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000ab4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000ab6:	3304      	adds	r3, #4

08000ab8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000ab8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000aba:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000abc:	d3f9      	bcc.n	8000ab2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000abe:	4a0a      	ldr	r2, [pc, #40]	@ (8000ae8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000ac0:	4c0a      	ldr	r4, [pc, #40]	@ (8000aec <LoopFillZerobss+0x22>)
  movs r3, #0
 8000ac2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000ac4:	e001      	b.n	8000aca <LoopFillZerobss>

08000ac6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000ac6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000ac8:	3204      	adds	r2, #4

08000aca <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000aca:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000acc:	d3fb      	bcc.n	8000ac6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000ace:	f003 f8ff 	bl	8003cd0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000ad2:	f7ff fd63 	bl	800059c <main>
  bx  lr    
 8000ad6:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8000ad8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000adc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000ae0:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8000ae4:	080044f8 	.word	0x080044f8
  ldr r2, =_sbss
 8000ae8:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8000aec:	20000274 	.word	0x20000274

08000af0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000af0:	e7fe      	b.n	8000af0 <ADC_IRQHandler>
	...

08000af4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000af4:	b580      	push	{r7, lr}
 8000af6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000af8:	4b0e      	ldr	r3, [pc, #56]	@ (8000b34 <HAL_Init+0x40>)
 8000afa:	681b      	ldr	r3, [r3, #0]
 8000afc:	4a0d      	ldr	r2, [pc, #52]	@ (8000b34 <HAL_Init+0x40>)
 8000afe:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000b02:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000b04:	4b0b      	ldr	r3, [pc, #44]	@ (8000b34 <HAL_Init+0x40>)
 8000b06:	681b      	ldr	r3, [r3, #0]
 8000b08:	4a0a      	ldr	r2, [pc, #40]	@ (8000b34 <HAL_Init+0x40>)
 8000b0a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000b0e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000b10:	4b08      	ldr	r3, [pc, #32]	@ (8000b34 <HAL_Init+0x40>)
 8000b12:	681b      	ldr	r3, [r3, #0]
 8000b14:	4a07      	ldr	r2, [pc, #28]	@ (8000b34 <HAL_Init+0x40>)
 8000b16:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000b1a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000b1c:	2003      	movs	r0, #3
 8000b1e:	f000 f94f 	bl	8000dc0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000b22:	200f      	movs	r0, #15
 8000b24:	f000 f808 	bl	8000b38 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000b28:	f7ff fece 	bl	80008c8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000b2c:	2300      	movs	r3, #0
}
 8000b2e:	4618      	mov	r0, r3
 8000b30:	bd80      	pop	{r7, pc}
 8000b32:	bf00      	nop
 8000b34:	40023c00 	.word	0x40023c00

08000b38 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000b38:	b580      	push	{r7, lr}
 8000b3a:	b082      	sub	sp, #8
 8000b3c:	af00      	add	r7, sp, #0
 8000b3e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000b40:	4b12      	ldr	r3, [pc, #72]	@ (8000b8c <HAL_InitTick+0x54>)
 8000b42:	681a      	ldr	r2, [r3, #0]
 8000b44:	4b12      	ldr	r3, [pc, #72]	@ (8000b90 <HAL_InitTick+0x58>)
 8000b46:	781b      	ldrb	r3, [r3, #0]
 8000b48:	4619      	mov	r1, r3
 8000b4a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000b4e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000b52:	fbb2 f3f3 	udiv	r3, r2, r3
 8000b56:	4618      	mov	r0, r3
 8000b58:	f000 f967 	bl	8000e2a <HAL_SYSTICK_Config>
 8000b5c:	4603      	mov	r3, r0
 8000b5e:	2b00      	cmp	r3, #0
 8000b60:	d001      	beq.n	8000b66 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000b62:	2301      	movs	r3, #1
 8000b64:	e00e      	b.n	8000b84 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000b66:	687b      	ldr	r3, [r7, #4]
 8000b68:	2b0f      	cmp	r3, #15
 8000b6a:	d80a      	bhi.n	8000b82 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000b6c:	2200      	movs	r2, #0
 8000b6e:	6879      	ldr	r1, [r7, #4]
 8000b70:	f04f 30ff 	mov.w	r0, #4294967295
 8000b74:	f000 f92f 	bl	8000dd6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000b78:	4a06      	ldr	r2, [pc, #24]	@ (8000b94 <HAL_InitTick+0x5c>)
 8000b7a:	687b      	ldr	r3, [r7, #4]
 8000b7c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000b7e:	2300      	movs	r3, #0
 8000b80:	e000      	b.n	8000b84 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000b82:	2301      	movs	r3, #1
}
 8000b84:	4618      	mov	r0, r3
 8000b86:	3708      	adds	r7, #8
 8000b88:	46bd      	mov	sp, r7
 8000b8a:	bd80      	pop	{r7, pc}
 8000b8c:	20000000 	.word	0x20000000
 8000b90:	20000008 	.word	0x20000008
 8000b94:	20000004 	.word	0x20000004

08000b98 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000b98:	b480      	push	{r7}
 8000b9a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000b9c:	4b06      	ldr	r3, [pc, #24]	@ (8000bb8 <HAL_IncTick+0x20>)
 8000b9e:	781b      	ldrb	r3, [r3, #0]
 8000ba0:	461a      	mov	r2, r3
 8000ba2:	4b06      	ldr	r3, [pc, #24]	@ (8000bbc <HAL_IncTick+0x24>)
 8000ba4:	681b      	ldr	r3, [r3, #0]
 8000ba6:	4413      	add	r3, r2
 8000ba8:	4a04      	ldr	r2, [pc, #16]	@ (8000bbc <HAL_IncTick+0x24>)
 8000baa:	6013      	str	r3, [r2, #0]
}
 8000bac:	bf00      	nop
 8000bae:	46bd      	mov	sp, r7
 8000bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop
 8000bb8:	20000008 	.word	0x20000008
 8000bbc:	200000c4 	.word	0x200000c4

08000bc0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000bc0:	b480      	push	{r7}
 8000bc2:	af00      	add	r7, sp, #0
  return uwTick;
 8000bc4:	4b03      	ldr	r3, [pc, #12]	@ (8000bd4 <HAL_GetTick+0x14>)
 8000bc6:	681b      	ldr	r3, [r3, #0]
}
 8000bc8:	4618      	mov	r0, r3
 8000bca:	46bd      	mov	sp, r7
 8000bcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bd0:	4770      	bx	lr
 8000bd2:	bf00      	nop
 8000bd4:	200000c4 	.word	0x200000c4

08000bd8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000bd8:	b580      	push	{r7, lr}
 8000bda:	b084      	sub	sp, #16
 8000bdc:	af00      	add	r7, sp, #0
 8000bde:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000be0:	f7ff ffee 	bl	8000bc0 <HAL_GetTick>
 8000be4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000be6:	687b      	ldr	r3, [r7, #4]
 8000be8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000bea:	68fb      	ldr	r3, [r7, #12]
 8000bec:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000bf0:	d005      	beq.n	8000bfe <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000bf2:	4b0a      	ldr	r3, [pc, #40]	@ (8000c1c <HAL_Delay+0x44>)
 8000bf4:	781b      	ldrb	r3, [r3, #0]
 8000bf6:	461a      	mov	r2, r3
 8000bf8:	68fb      	ldr	r3, [r7, #12]
 8000bfa:	4413      	add	r3, r2
 8000bfc:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000bfe:	bf00      	nop
 8000c00:	f7ff ffde 	bl	8000bc0 <HAL_GetTick>
 8000c04:	4602      	mov	r2, r0
 8000c06:	68bb      	ldr	r3, [r7, #8]
 8000c08:	1ad3      	subs	r3, r2, r3
 8000c0a:	68fa      	ldr	r2, [r7, #12]
 8000c0c:	429a      	cmp	r2, r3
 8000c0e:	d8f7      	bhi.n	8000c00 <HAL_Delay+0x28>
  {
  }
}
 8000c10:	bf00      	nop
 8000c12:	bf00      	nop
 8000c14:	3710      	adds	r7, #16
 8000c16:	46bd      	mov	sp, r7
 8000c18:	bd80      	pop	{r7, pc}
 8000c1a:	bf00      	nop
 8000c1c:	20000008 	.word	0x20000008

08000c20 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000c20:	b480      	push	{r7}
 8000c22:	b085      	sub	sp, #20
 8000c24:	af00      	add	r7, sp, #0
 8000c26:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000c28:	687b      	ldr	r3, [r7, #4]
 8000c2a:	f003 0307 	and.w	r3, r3, #7
 8000c2e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000c30:	4b0c      	ldr	r3, [pc, #48]	@ (8000c64 <__NVIC_SetPriorityGrouping+0x44>)
 8000c32:	68db      	ldr	r3, [r3, #12]
 8000c34:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000c36:	68ba      	ldr	r2, [r7, #8]
 8000c38:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000c3c:	4013      	ands	r3, r2
 8000c3e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000c40:	68fb      	ldr	r3, [r7, #12]
 8000c42:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000c44:	68bb      	ldr	r3, [r7, #8]
 8000c46:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000c48:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000c4c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000c50:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000c52:	4a04      	ldr	r2, [pc, #16]	@ (8000c64 <__NVIC_SetPriorityGrouping+0x44>)
 8000c54:	68bb      	ldr	r3, [r7, #8]
 8000c56:	60d3      	str	r3, [r2, #12]
}
 8000c58:	bf00      	nop
 8000c5a:	3714      	adds	r7, #20
 8000c5c:	46bd      	mov	sp, r7
 8000c5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c62:	4770      	bx	lr
 8000c64:	e000ed00 	.word	0xe000ed00

08000c68 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000c68:	b480      	push	{r7}
 8000c6a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000c6c:	4b04      	ldr	r3, [pc, #16]	@ (8000c80 <__NVIC_GetPriorityGrouping+0x18>)
 8000c6e:	68db      	ldr	r3, [r3, #12]
 8000c70:	0a1b      	lsrs	r3, r3, #8
 8000c72:	f003 0307 	and.w	r3, r3, #7
}
 8000c76:	4618      	mov	r0, r3
 8000c78:	46bd      	mov	sp, r7
 8000c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c7e:	4770      	bx	lr
 8000c80:	e000ed00 	.word	0xe000ed00

08000c84 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000c84:	b480      	push	{r7}
 8000c86:	b083      	sub	sp, #12
 8000c88:	af00      	add	r7, sp, #0
 8000c8a:	4603      	mov	r3, r0
 8000c8c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000c8e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c92:	2b00      	cmp	r3, #0
 8000c94:	db0b      	blt.n	8000cae <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000c96:	79fb      	ldrb	r3, [r7, #7]
 8000c98:	f003 021f 	and.w	r2, r3, #31
 8000c9c:	4907      	ldr	r1, [pc, #28]	@ (8000cbc <__NVIC_EnableIRQ+0x38>)
 8000c9e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ca2:	095b      	lsrs	r3, r3, #5
 8000ca4:	2001      	movs	r0, #1
 8000ca6:	fa00 f202 	lsl.w	r2, r0, r2
 8000caa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000cae:	bf00      	nop
 8000cb0:	370c      	adds	r7, #12
 8000cb2:	46bd      	mov	sp, r7
 8000cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cb8:	4770      	bx	lr
 8000cba:	bf00      	nop
 8000cbc:	e000e100 	.word	0xe000e100

08000cc0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000cc0:	b480      	push	{r7}
 8000cc2:	b083      	sub	sp, #12
 8000cc4:	af00      	add	r7, sp, #0
 8000cc6:	4603      	mov	r3, r0
 8000cc8:	6039      	str	r1, [r7, #0]
 8000cca:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000ccc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000cd0:	2b00      	cmp	r3, #0
 8000cd2:	db0a      	blt.n	8000cea <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000cd4:	683b      	ldr	r3, [r7, #0]
 8000cd6:	b2da      	uxtb	r2, r3
 8000cd8:	490c      	ldr	r1, [pc, #48]	@ (8000d0c <__NVIC_SetPriority+0x4c>)
 8000cda:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000cde:	0112      	lsls	r2, r2, #4
 8000ce0:	b2d2      	uxtb	r2, r2
 8000ce2:	440b      	add	r3, r1
 8000ce4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000ce8:	e00a      	b.n	8000d00 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000cea:	683b      	ldr	r3, [r7, #0]
 8000cec:	b2da      	uxtb	r2, r3
 8000cee:	4908      	ldr	r1, [pc, #32]	@ (8000d10 <__NVIC_SetPriority+0x50>)
 8000cf0:	79fb      	ldrb	r3, [r7, #7]
 8000cf2:	f003 030f 	and.w	r3, r3, #15
 8000cf6:	3b04      	subs	r3, #4
 8000cf8:	0112      	lsls	r2, r2, #4
 8000cfa:	b2d2      	uxtb	r2, r2
 8000cfc:	440b      	add	r3, r1
 8000cfe:	761a      	strb	r2, [r3, #24]
}
 8000d00:	bf00      	nop
 8000d02:	370c      	adds	r7, #12
 8000d04:	46bd      	mov	sp, r7
 8000d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d0a:	4770      	bx	lr
 8000d0c:	e000e100 	.word	0xe000e100
 8000d10:	e000ed00 	.word	0xe000ed00

08000d14 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000d14:	b480      	push	{r7}
 8000d16:	b089      	sub	sp, #36	@ 0x24
 8000d18:	af00      	add	r7, sp, #0
 8000d1a:	60f8      	str	r0, [r7, #12]
 8000d1c:	60b9      	str	r1, [r7, #8]
 8000d1e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000d20:	68fb      	ldr	r3, [r7, #12]
 8000d22:	f003 0307 	and.w	r3, r3, #7
 8000d26:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000d28:	69fb      	ldr	r3, [r7, #28]
 8000d2a:	f1c3 0307 	rsb	r3, r3, #7
 8000d2e:	2b04      	cmp	r3, #4
 8000d30:	bf28      	it	cs
 8000d32:	2304      	movcs	r3, #4
 8000d34:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000d36:	69fb      	ldr	r3, [r7, #28]
 8000d38:	3304      	adds	r3, #4
 8000d3a:	2b06      	cmp	r3, #6
 8000d3c:	d902      	bls.n	8000d44 <NVIC_EncodePriority+0x30>
 8000d3e:	69fb      	ldr	r3, [r7, #28]
 8000d40:	3b03      	subs	r3, #3
 8000d42:	e000      	b.n	8000d46 <NVIC_EncodePriority+0x32>
 8000d44:	2300      	movs	r3, #0
 8000d46:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d48:	f04f 32ff 	mov.w	r2, #4294967295
 8000d4c:	69bb      	ldr	r3, [r7, #24]
 8000d4e:	fa02 f303 	lsl.w	r3, r2, r3
 8000d52:	43da      	mvns	r2, r3
 8000d54:	68bb      	ldr	r3, [r7, #8]
 8000d56:	401a      	ands	r2, r3
 8000d58:	697b      	ldr	r3, [r7, #20]
 8000d5a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000d5c:	f04f 31ff 	mov.w	r1, #4294967295
 8000d60:	697b      	ldr	r3, [r7, #20]
 8000d62:	fa01 f303 	lsl.w	r3, r1, r3
 8000d66:	43d9      	mvns	r1, r3
 8000d68:	687b      	ldr	r3, [r7, #4]
 8000d6a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d6c:	4313      	orrs	r3, r2
         );
}
 8000d6e:	4618      	mov	r0, r3
 8000d70:	3724      	adds	r7, #36	@ 0x24
 8000d72:	46bd      	mov	sp, r7
 8000d74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d78:	4770      	bx	lr
	...

08000d7c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000d7c:	b580      	push	{r7, lr}
 8000d7e:	b082      	sub	sp, #8
 8000d80:	af00      	add	r7, sp, #0
 8000d82:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000d84:	687b      	ldr	r3, [r7, #4]
 8000d86:	3b01      	subs	r3, #1
 8000d88:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000d8c:	d301      	bcc.n	8000d92 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000d8e:	2301      	movs	r3, #1
 8000d90:	e00f      	b.n	8000db2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000d92:	4a0a      	ldr	r2, [pc, #40]	@ (8000dbc <SysTick_Config+0x40>)
 8000d94:	687b      	ldr	r3, [r7, #4]
 8000d96:	3b01      	subs	r3, #1
 8000d98:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000d9a:	210f      	movs	r1, #15
 8000d9c:	f04f 30ff 	mov.w	r0, #4294967295
 8000da0:	f7ff ff8e 	bl	8000cc0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000da4:	4b05      	ldr	r3, [pc, #20]	@ (8000dbc <SysTick_Config+0x40>)
 8000da6:	2200      	movs	r2, #0
 8000da8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000daa:	4b04      	ldr	r3, [pc, #16]	@ (8000dbc <SysTick_Config+0x40>)
 8000dac:	2207      	movs	r2, #7
 8000dae:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000db0:	2300      	movs	r3, #0
}
 8000db2:	4618      	mov	r0, r3
 8000db4:	3708      	adds	r7, #8
 8000db6:	46bd      	mov	sp, r7
 8000db8:	bd80      	pop	{r7, pc}
 8000dba:	bf00      	nop
 8000dbc:	e000e010 	.word	0xe000e010

08000dc0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000dc0:	b580      	push	{r7, lr}
 8000dc2:	b082      	sub	sp, #8
 8000dc4:	af00      	add	r7, sp, #0
 8000dc6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000dc8:	6878      	ldr	r0, [r7, #4]
 8000dca:	f7ff ff29 	bl	8000c20 <__NVIC_SetPriorityGrouping>
}
 8000dce:	bf00      	nop
 8000dd0:	3708      	adds	r7, #8
 8000dd2:	46bd      	mov	sp, r7
 8000dd4:	bd80      	pop	{r7, pc}

08000dd6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000dd6:	b580      	push	{r7, lr}
 8000dd8:	b086      	sub	sp, #24
 8000dda:	af00      	add	r7, sp, #0
 8000ddc:	4603      	mov	r3, r0
 8000dde:	60b9      	str	r1, [r7, #8]
 8000de0:	607a      	str	r2, [r7, #4]
 8000de2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000de4:	2300      	movs	r3, #0
 8000de6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000de8:	f7ff ff3e 	bl	8000c68 <__NVIC_GetPriorityGrouping>
 8000dec:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000dee:	687a      	ldr	r2, [r7, #4]
 8000df0:	68b9      	ldr	r1, [r7, #8]
 8000df2:	6978      	ldr	r0, [r7, #20]
 8000df4:	f7ff ff8e 	bl	8000d14 <NVIC_EncodePriority>
 8000df8:	4602      	mov	r2, r0
 8000dfa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000dfe:	4611      	mov	r1, r2
 8000e00:	4618      	mov	r0, r3
 8000e02:	f7ff ff5d 	bl	8000cc0 <__NVIC_SetPriority>
}
 8000e06:	bf00      	nop
 8000e08:	3718      	adds	r7, #24
 8000e0a:	46bd      	mov	sp, r7
 8000e0c:	bd80      	pop	{r7, pc}

08000e0e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000e0e:	b580      	push	{r7, lr}
 8000e10:	b082      	sub	sp, #8
 8000e12:	af00      	add	r7, sp, #0
 8000e14:	4603      	mov	r3, r0
 8000e16:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000e18:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e1c:	4618      	mov	r0, r3
 8000e1e:	f7ff ff31 	bl	8000c84 <__NVIC_EnableIRQ>
}
 8000e22:	bf00      	nop
 8000e24:	3708      	adds	r7, #8
 8000e26:	46bd      	mov	sp, r7
 8000e28:	bd80      	pop	{r7, pc}

08000e2a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000e2a:	b580      	push	{r7, lr}
 8000e2c:	b082      	sub	sp, #8
 8000e2e:	af00      	add	r7, sp, #0
 8000e30:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000e32:	6878      	ldr	r0, [r7, #4]
 8000e34:	f7ff ffa2 	bl	8000d7c <SysTick_Config>
 8000e38:	4603      	mov	r3, r0
}
 8000e3a:	4618      	mov	r0, r3
 8000e3c:	3708      	adds	r7, #8
 8000e3e:	46bd      	mov	sp, r7
 8000e40:	bd80      	pop	{r7, pc}
	...

08000e44 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000e44:	b480      	push	{r7}
 8000e46:	b089      	sub	sp, #36	@ 0x24
 8000e48:	af00      	add	r7, sp, #0
 8000e4a:	6078      	str	r0, [r7, #4]
 8000e4c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000e4e:	2300      	movs	r3, #0
 8000e50:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000e52:	2300      	movs	r3, #0
 8000e54:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000e56:	2300      	movs	r3, #0
 8000e58:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000e5a:	2300      	movs	r3, #0
 8000e5c:	61fb      	str	r3, [r7, #28]
 8000e5e:	e16b      	b.n	8001138 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000e60:	2201      	movs	r2, #1
 8000e62:	69fb      	ldr	r3, [r7, #28]
 8000e64:	fa02 f303 	lsl.w	r3, r2, r3
 8000e68:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000e6a:	683b      	ldr	r3, [r7, #0]
 8000e6c:	681b      	ldr	r3, [r3, #0]
 8000e6e:	697a      	ldr	r2, [r7, #20]
 8000e70:	4013      	ands	r3, r2
 8000e72:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000e74:	693a      	ldr	r2, [r7, #16]
 8000e76:	697b      	ldr	r3, [r7, #20]
 8000e78:	429a      	cmp	r2, r3
 8000e7a:	f040 815a 	bne.w	8001132 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000e7e:	683b      	ldr	r3, [r7, #0]
 8000e80:	685b      	ldr	r3, [r3, #4]
 8000e82:	f003 0303 	and.w	r3, r3, #3
 8000e86:	2b01      	cmp	r3, #1
 8000e88:	d005      	beq.n	8000e96 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000e8a:	683b      	ldr	r3, [r7, #0]
 8000e8c:	685b      	ldr	r3, [r3, #4]
 8000e8e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000e92:	2b02      	cmp	r3, #2
 8000e94:	d130      	bne.n	8000ef8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000e96:	687b      	ldr	r3, [r7, #4]
 8000e98:	689b      	ldr	r3, [r3, #8]
 8000e9a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000e9c:	69fb      	ldr	r3, [r7, #28]
 8000e9e:	005b      	lsls	r3, r3, #1
 8000ea0:	2203      	movs	r2, #3
 8000ea2:	fa02 f303 	lsl.w	r3, r2, r3
 8000ea6:	43db      	mvns	r3, r3
 8000ea8:	69ba      	ldr	r2, [r7, #24]
 8000eaa:	4013      	ands	r3, r2
 8000eac:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000eae:	683b      	ldr	r3, [r7, #0]
 8000eb0:	68da      	ldr	r2, [r3, #12]
 8000eb2:	69fb      	ldr	r3, [r7, #28]
 8000eb4:	005b      	lsls	r3, r3, #1
 8000eb6:	fa02 f303 	lsl.w	r3, r2, r3
 8000eba:	69ba      	ldr	r2, [r7, #24]
 8000ebc:	4313      	orrs	r3, r2
 8000ebe:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000ec0:	687b      	ldr	r3, [r7, #4]
 8000ec2:	69ba      	ldr	r2, [r7, #24]
 8000ec4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000ec6:	687b      	ldr	r3, [r7, #4]
 8000ec8:	685b      	ldr	r3, [r3, #4]
 8000eca:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000ecc:	2201      	movs	r2, #1
 8000ece:	69fb      	ldr	r3, [r7, #28]
 8000ed0:	fa02 f303 	lsl.w	r3, r2, r3
 8000ed4:	43db      	mvns	r3, r3
 8000ed6:	69ba      	ldr	r2, [r7, #24]
 8000ed8:	4013      	ands	r3, r2
 8000eda:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000edc:	683b      	ldr	r3, [r7, #0]
 8000ede:	685b      	ldr	r3, [r3, #4]
 8000ee0:	091b      	lsrs	r3, r3, #4
 8000ee2:	f003 0201 	and.w	r2, r3, #1
 8000ee6:	69fb      	ldr	r3, [r7, #28]
 8000ee8:	fa02 f303 	lsl.w	r3, r2, r3
 8000eec:	69ba      	ldr	r2, [r7, #24]
 8000eee:	4313      	orrs	r3, r2
 8000ef0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000ef2:	687b      	ldr	r3, [r7, #4]
 8000ef4:	69ba      	ldr	r2, [r7, #24]
 8000ef6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000ef8:	683b      	ldr	r3, [r7, #0]
 8000efa:	685b      	ldr	r3, [r3, #4]
 8000efc:	f003 0303 	and.w	r3, r3, #3
 8000f00:	2b03      	cmp	r3, #3
 8000f02:	d017      	beq.n	8000f34 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000f04:	687b      	ldr	r3, [r7, #4]
 8000f06:	68db      	ldr	r3, [r3, #12]
 8000f08:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000f0a:	69fb      	ldr	r3, [r7, #28]
 8000f0c:	005b      	lsls	r3, r3, #1
 8000f0e:	2203      	movs	r2, #3
 8000f10:	fa02 f303 	lsl.w	r3, r2, r3
 8000f14:	43db      	mvns	r3, r3
 8000f16:	69ba      	ldr	r2, [r7, #24]
 8000f18:	4013      	ands	r3, r2
 8000f1a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000f1c:	683b      	ldr	r3, [r7, #0]
 8000f1e:	689a      	ldr	r2, [r3, #8]
 8000f20:	69fb      	ldr	r3, [r7, #28]
 8000f22:	005b      	lsls	r3, r3, #1
 8000f24:	fa02 f303 	lsl.w	r3, r2, r3
 8000f28:	69ba      	ldr	r2, [r7, #24]
 8000f2a:	4313      	orrs	r3, r2
 8000f2c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8000f2e:	687b      	ldr	r3, [r7, #4]
 8000f30:	69ba      	ldr	r2, [r7, #24]
 8000f32:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000f34:	683b      	ldr	r3, [r7, #0]
 8000f36:	685b      	ldr	r3, [r3, #4]
 8000f38:	f003 0303 	and.w	r3, r3, #3
 8000f3c:	2b02      	cmp	r3, #2
 8000f3e:	d123      	bne.n	8000f88 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000f40:	69fb      	ldr	r3, [r7, #28]
 8000f42:	08da      	lsrs	r2, r3, #3
 8000f44:	687b      	ldr	r3, [r7, #4]
 8000f46:	3208      	adds	r2, #8
 8000f48:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000f4c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000f4e:	69fb      	ldr	r3, [r7, #28]
 8000f50:	f003 0307 	and.w	r3, r3, #7
 8000f54:	009b      	lsls	r3, r3, #2
 8000f56:	220f      	movs	r2, #15
 8000f58:	fa02 f303 	lsl.w	r3, r2, r3
 8000f5c:	43db      	mvns	r3, r3
 8000f5e:	69ba      	ldr	r2, [r7, #24]
 8000f60:	4013      	ands	r3, r2
 8000f62:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000f64:	683b      	ldr	r3, [r7, #0]
 8000f66:	691a      	ldr	r2, [r3, #16]
 8000f68:	69fb      	ldr	r3, [r7, #28]
 8000f6a:	f003 0307 	and.w	r3, r3, #7
 8000f6e:	009b      	lsls	r3, r3, #2
 8000f70:	fa02 f303 	lsl.w	r3, r2, r3
 8000f74:	69ba      	ldr	r2, [r7, #24]
 8000f76:	4313      	orrs	r3, r2
 8000f78:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8000f7a:	69fb      	ldr	r3, [r7, #28]
 8000f7c:	08da      	lsrs	r2, r3, #3
 8000f7e:	687b      	ldr	r3, [r7, #4]
 8000f80:	3208      	adds	r2, #8
 8000f82:	69b9      	ldr	r1, [r7, #24]
 8000f84:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000f88:	687b      	ldr	r3, [r7, #4]
 8000f8a:	681b      	ldr	r3, [r3, #0]
 8000f8c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000f8e:	69fb      	ldr	r3, [r7, #28]
 8000f90:	005b      	lsls	r3, r3, #1
 8000f92:	2203      	movs	r2, #3
 8000f94:	fa02 f303 	lsl.w	r3, r2, r3
 8000f98:	43db      	mvns	r3, r3
 8000f9a:	69ba      	ldr	r2, [r7, #24]
 8000f9c:	4013      	ands	r3, r2
 8000f9e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000fa0:	683b      	ldr	r3, [r7, #0]
 8000fa2:	685b      	ldr	r3, [r3, #4]
 8000fa4:	f003 0203 	and.w	r2, r3, #3
 8000fa8:	69fb      	ldr	r3, [r7, #28]
 8000faa:	005b      	lsls	r3, r3, #1
 8000fac:	fa02 f303 	lsl.w	r3, r2, r3
 8000fb0:	69ba      	ldr	r2, [r7, #24]
 8000fb2:	4313      	orrs	r3, r2
 8000fb4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8000fb6:	687b      	ldr	r3, [r7, #4]
 8000fb8:	69ba      	ldr	r2, [r7, #24]
 8000fba:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8000fbc:	683b      	ldr	r3, [r7, #0]
 8000fbe:	685b      	ldr	r3, [r3, #4]
 8000fc0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8000fc4:	2b00      	cmp	r3, #0
 8000fc6:	f000 80b4 	beq.w	8001132 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000fca:	2300      	movs	r3, #0
 8000fcc:	60fb      	str	r3, [r7, #12]
 8000fce:	4b60      	ldr	r3, [pc, #384]	@ (8001150 <HAL_GPIO_Init+0x30c>)
 8000fd0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000fd2:	4a5f      	ldr	r2, [pc, #380]	@ (8001150 <HAL_GPIO_Init+0x30c>)
 8000fd4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000fd8:	6453      	str	r3, [r2, #68]	@ 0x44
 8000fda:	4b5d      	ldr	r3, [pc, #372]	@ (8001150 <HAL_GPIO_Init+0x30c>)
 8000fdc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000fde:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000fe2:	60fb      	str	r3, [r7, #12]
 8000fe4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8000fe6:	4a5b      	ldr	r2, [pc, #364]	@ (8001154 <HAL_GPIO_Init+0x310>)
 8000fe8:	69fb      	ldr	r3, [r7, #28]
 8000fea:	089b      	lsrs	r3, r3, #2
 8000fec:	3302      	adds	r3, #2
 8000fee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000ff2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000ff4:	69fb      	ldr	r3, [r7, #28]
 8000ff6:	f003 0303 	and.w	r3, r3, #3
 8000ffa:	009b      	lsls	r3, r3, #2
 8000ffc:	220f      	movs	r2, #15
 8000ffe:	fa02 f303 	lsl.w	r3, r2, r3
 8001002:	43db      	mvns	r3, r3
 8001004:	69ba      	ldr	r2, [r7, #24]
 8001006:	4013      	ands	r3, r2
 8001008:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800100a:	687b      	ldr	r3, [r7, #4]
 800100c:	4a52      	ldr	r2, [pc, #328]	@ (8001158 <HAL_GPIO_Init+0x314>)
 800100e:	4293      	cmp	r3, r2
 8001010:	d02b      	beq.n	800106a <HAL_GPIO_Init+0x226>
 8001012:	687b      	ldr	r3, [r7, #4]
 8001014:	4a51      	ldr	r2, [pc, #324]	@ (800115c <HAL_GPIO_Init+0x318>)
 8001016:	4293      	cmp	r3, r2
 8001018:	d025      	beq.n	8001066 <HAL_GPIO_Init+0x222>
 800101a:	687b      	ldr	r3, [r7, #4]
 800101c:	4a50      	ldr	r2, [pc, #320]	@ (8001160 <HAL_GPIO_Init+0x31c>)
 800101e:	4293      	cmp	r3, r2
 8001020:	d01f      	beq.n	8001062 <HAL_GPIO_Init+0x21e>
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	4a4f      	ldr	r2, [pc, #316]	@ (8001164 <HAL_GPIO_Init+0x320>)
 8001026:	4293      	cmp	r3, r2
 8001028:	d019      	beq.n	800105e <HAL_GPIO_Init+0x21a>
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	4a4e      	ldr	r2, [pc, #312]	@ (8001168 <HAL_GPIO_Init+0x324>)
 800102e:	4293      	cmp	r3, r2
 8001030:	d013      	beq.n	800105a <HAL_GPIO_Init+0x216>
 8001032:	687b      	ldr	r3, [r7, #4]
 8001034:	4a4d      	ldr	r2, [pc, #308]	@ (800116c <HAL_GPIO_Init+0x328>)
 8001036:	4293      	cmp	r3, r2
 8001038:	d00d      	beq.n	8001056 <HAL_GPIO_Init+0x212>
 800103a:	687b      	ldr	r3, [r7, #4]
 800103c:	4a4c      	ldr	r2, [pc, #304]	@ (8001170 <HAL_GPIO_Init+0x32c>)
 800103e:	4293      	cmp	r3, r2
 8001040:	d007      	beq.n	8001052 <HAL_GPIO_Init+0x20e>
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	4a4b      	ldr	r2, [pc, #300]	@ (8001174 <HAL_GPIO_Init+0x330>)
 8001046:	4293      	cmp	r3, r2
 8001048:	d101      	bne.n	800104e <HAL_GPIO_Init+0x20a>
 800104a:	2307      	movs	r3, #7
 800104c:	e00e      	b.n	800106c <HAL_GPIO_Init+0x228>
 800104e:	2308      	movs	r3, #8
 8001050:	e00c      	b.n	800106c <HAL_GPIO_Init+0x228>
 8001052:	2306      	movs	r3, #6
 8001054:	e00a      	b.n	800106c <HAL_GPIO_Init+0x228>
 8001056:	2305      	movs	r3, #5
 8001058:	e008      	b.n	800106c <HAL_GPIO_Init+0x228>
 800105a:	2304      	movs	r3, #4
 800105c:	e006      	b.n	800106c <HAL_GPIO_Init+0x228>
 800105e:	2303      	movs	r3, #3
 8001060:	e004      	b.n	800106c <HAL_GPIO_Init+0x228>
 8001062:	2302      	movs	r3, #2
 8001064:	e002      	b.n	800106c <HAL_GPIO_Init+0x228>
 8001066:	2301      	movs	r3, #1
 8001068:	e000      	b.n	800106c <HAL_GPIO_Init+0x228>
 800106a:	2300      	movs	r3, #0
 800106c:	69fa      	ldr	r2, [r7, #28]
 800106e:	f002 0203 	and.w	r2, r2, #3
 8001072:	0092      	lsls	r2, r2, #2
 8001074:	4093      	lsls	r3, r2
 8001076:	69ba      	ldr	r2, [r7, #24]
 8001078:	4313      	orrs	r3, r2
 800107a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800107c:	4935      	ldr	r1, [pc, #212]	@ (8001154 <HAL_GPIO_Init+0x310>)
 800107e:	69fb      	ldr	r3, [r7, #28]
 8001080:	089b      	lsrs	r3, r3, #2
 8001082:	3302      	adds	r3, #2
 8001084:	69ba      	ldr	r2, [r7, #24]
 8001086:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800108a:	4b3b      	ldr	r3, [pc, #236]	@ (8001178 <HAL_GPIO_Init+0x334>)
 800108c:	689b      	ldr	r3, [r3, #8]
 800108e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001090:	693b      	ldr	r3, [r7, #16]
 8001092:	43db      	mvns	r3, r3
 8001094:	69ba      	ldr	r2, [r7, #24]
 8001096:	4013      	ands	r3, r2
 8001098:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800109a:	683b      	ldr	r3, [r7, #0]
 800109c:	685b      	ldr	r3, [r3, #4]
 800109e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80010a2:	2b00      	cmp	r3, #0
 80010a4:	d003      	beq.n	80010ae <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80010a6:	69ba      	ldr	r2, [r7, #24]
 80010a8:	693b      	ldr	r3, [r7, #16]
 80010aa:	4313      	orrs	r3, r2
 80010ac:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80010ae:	4a32      	ldr	r2, [pc, #200]	@ (8001178 <HAL_GPIO_Init+0x334>)
 80010b0:	69bb      	ldr	r3, [r7, #24]
 80010b2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80010b4:	4b30      	ldr	r3, [pc, #192]	@ (8001178 <HAL_GPIO_Init+0x334>)
 80010b6:	68db      	ldr	r3, [r3, #12]
 80010b8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80010ba:	693b      	ldr	r3, [r7, #16]
 80010bc:	43db      	mvns	r3, r3
 80010be:	69ba      	ldr	r2, [r7, #24]
 80010c0:	4013      	ands	r3, r2
 80010c2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80010c4:	683b      	ldr	r3, [r7, #0]
 80010c6:	685b      	ldr	r3, [r3, #4]
 80010c8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80010cc:	2b00      	cmp	r3, #0
 80010ce:	d003      	beq.n	80010d8 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80010d0:	69ba      	ldr	r2, [r7, #24]
 80010d2:	693b      	ldr	r3, [r7, #16]
 80010d4:	4313      	orrs	r3, r2
 80010d6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80010d8:	4a27      	ldr	r2, [pc, #156]	@ (8001178 <HAL_GPIO_Init+0x334>)
 80010da:	69bb      	ldr	r3, [r7, #24]
 80010dc:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80010de:	4b26      	ldr	r3, [pc, #152]	@ (8001178 <HAL_GPIO_Init+0x334>)
 80010e0:	685b      	ldr	r3, [r3, #4]
 80010e2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80010e4:	693b      	ldr	r3, [r7, #16]
 80010e6:	43db      	mvns	r3, r3
 80010e8:	69ba      	ldr	r2, [r7, #24]
 80010ea:	4013      	ands	r3, r2
 80010ec:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80010ee:	683b      	ldr	r3, [r7, #0]
 80010f0:	685b      	ldr	r3, [r3, #4]
 80010f2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80010f6:	2b00      	cmp	r3, #0
 80010f8:	d003      	beq.n	8001102 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80010fa:	69ba      	ldr	r2, [r7, #24]
 80010fc:	693b      	ldr	r3, [r7, #16]
 80010fe:	4313      	orrs	r3, r2
 8001100:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001102:	4a1d      	ldr	r2, [pc, #116]	@ (8001178 <HAL_GPIO_Init+0x334>)
 8001104:	69bb      	ldr	r3, [r7, #24]
 8001106:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001108:	4b1b      	ldr	r3, [pc, #108]	@ (8001178 <HAL_GPIO_Init+0x334>)
 800110a:	681b      	ldr	r3, [r3, #0]
 800110c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800110e:	693b      	ldr	r3, [r7, #16]
 8001110:	43db      	mvns	r3, r3
 8001112:	69ba      	ldr	r2, [r7, #24]
 8001114:	4013      	ands	r3, r2
 8001116:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001118:	683b      	ldr	r3, [r7, #0]
 800111a:	685b      	ldr	r3, [r3, #4]
 800111c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001120:	2b00      	cmp	r3, #0
 8001122:	d003      	beq.n	800112c <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8001124:	69ba      	ldr	r2, [r7, #24]
 8001126:	693b      	ldr	r3, [r7, #16]
 8001128:	4313      	orrs	r3, r2
 800112a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800112c:	4a12      	ldr	r2, [pc, #72]	@ (8001178 <HAL_GPIO_Init+0x334>)
 800112e:	69bb      	ldr	r3, [r7, #24]
 8001130:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001132:	69fb      	ldr	r3, [r7, #28]
 8001134:	3301      	adds	r3, #1
 8001136:	61fb      	str	r3, [r7, #28]
 8001138:	69fb      	ldr	r3, [r7, #28]
 800113a:	2b0f      	cmp	r3, #15
 800113c:	f67f ae90 	bls.w	8000e60 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001140:	bf00      	nop
 8001142:	bf00      	nop
 8001144:	3724      	adds	r7, #36	@ 0x24
 8001146:	46bd      	mov	sp, r7
 8001148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800114c:	4770      	bx	lr
 800114e:	bf00      	nop
 8001150:	40023800 	.word	0x40023800
 8001154:	40013800 	.word	0x40013800
 8001158:	40020000 	.word	0x40020000
 800115c:	40020400 	.word	0x40020400
 8001160:	40020800 	.word	0x40020800
 8001164:	40020c00 	.word	0x40020c00
 8001168:	40021000 	.word	0x40021000
 800116c:	40021400 	.word	0x40021400
 8001170:	40021800 	.word	0x40021800
 8001174:	40021c00 	.word	0x40021c00
 8001178:	40013c00 	.word	0x40013c00

0800117c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800117c:	b480      	push	{r7}
 800117e:	b085      	sub	sp, #20
 8001180:	af00      	add	r7, sp, #0
 8001182:	6078      	str	r0, [r7, #4]
 8001184:	460b      	mov	r3, r1
 8001186:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	691a      	ldr	r2, [r3, #16]
 800118c:	887b      	ldrh	r3, [r7, #2]
 800118e:	4013      	ands	r3, r2
 8001190:	2b00      	cmp	r3, #0
 8001192:	d002      	beq.n	800119a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001194:	2301      	movs	r3, #1
 8001196:	73fb      	strb	r3, [r7, #15]
 8001198:	e001      	b.n	800119e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800119a:	2300      	movs	r3, #0
 800119c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800119e:	7bfb      	ldrb	r3, [r7, #15]
}
 80011a0:	4618      	mov	r0, r3
 80011a2:	3714      	adds	r7, #20
 80011a4:	46bd      	mov	sp, r7
 80011a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011aa:	4770      	bx	lr

080011ac <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80011ac:	b480      	push	{r7}
 80011ae:	b083      	sub	sp, #12
 80011b0:	af00      	add	r7, sp, #0
 80011b2:	6078      	str	r0, [r7, #4]
 80011b4:	460b      	mov	r3, r1
 80011b6:	807b      	strh	r3, [r7, #2]
 80011b8:	4613      	mov	r3, r2
 80011ba:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80011bc:	787b      	ldrb	r3, [r7, #1]
 80011be:	2b00      	cmp	r3, #0
 80011c0:	d003      	beq.n	80011ca <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80011c2:	887a      	ldrh	r2, [r7, #2]
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80011c8:	e003      	b.n	80011d2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80011ca:	887b      	ldrh	r3, [r7, #2]
 80011cc:	041a      	lsls	r2, r3, #16
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	619a      	str	r2, [r3, #24]
}
 80011d2:	bf00      	nop
 80011d4:	370c      	adds	r7, #12
 80011d6:	46bd      	mov	sp, r7
 80011d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011dc:	4770      	bx	lr
	...

080011e0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80011e0:	b580      	push	{r7, lr}
 80011e2:	b082      	sub	sp, #8
 80011e4:	af00      	add	r7, sp, #0
 80011e6:	4603      	mov	r3, r0
 80011e8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80011ea:	4b08      	ldr	r3, [pc, #32]	@ (800120c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80011ec:	695a      	ldr	r2, [r3, #20]
 80011ee:	88fb      	ldrh	r3, [r7, #6]
 80011f0:	4013      	ands	r3, r2
 80011f2:	2b00      	cmp	r3, #0
 80011f4:	d006      	beq.n	8001204 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80011f6:	4a05      	ldr	r2, [pc, #20]	@ (800120c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80011f8:	88fb      	ldrh	r3, [r7, #6]
 80011fa:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80011fc:	88fb      	ldrh	r3, [r7, #6]
 80011fe:	4618      	mov	r0, r3
 8001200:	f001 ffbc 	bl	800317c <HAL_GPIO_EXTI_Callback>
  }
}
 8001204:	bf00      	nop
 8001206:	3708      	adds	r7, #8
 8001208:	46bd      	mov	sp, r7
 800120a:	bd80      	pop	{r7, pc}
 800120c:	40013c00 	.word	0x40013c00

08001210 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001210:	b580      	push	{r7, lr}
 8001212:	b086      	sub	sp, #24
 8001214:	af00      	add	r7, sp, #0
 8001216:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	2b00      	cmp	r3, #0
 800121c:	d101      	bne.n	8001222 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800121e:	2301      	movs	r3, #1
 8001220:	e267      	b.n	80016f2 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	681b      	ldr	r3, [r3, #0]
 8001226:	f003 0301 	and.w	r3, r3, #1
 800122a:	2b00      	cmp	r3, #0
 800122c:	d075      	beq.n	800131a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800122e:	4b88      	ldr	r3, [pc, #544]	@ (8001450 <HAL_RCC_OscConfig+0x240>)
 8001230:	689b      	ldr	r3, [r3, #8]
 8001232:	f003 030c 	and.w	r3, r3, #12
 8001236:	2b04      	cmp	r3, #4
 8001238:	d00c      	beq.n	8001254 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800123a:	4b85      	ldr	r3, [pc, #532]	@ (8001450 <HAL_RCC_OscConfig+0x240>)
 800123c:	689b      	ldr	r3, [r3, #8]
 800123e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8001242:	2b08      	cmp	r3, #8
 8001244:	d112      	bne.n	800126c <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001246:	4b82      	ldr	r3, [pc, #520]	@ (8001450 <HAL_RCC_OscConfig+0x240>)
 8001248:	685b      	ldr	r3, [r3, #4]
 800124a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800124e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001252:	d10b      	bne.n	800126c <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001254:	4b7e      	ldr	r3, [pc, #504]	@ (8001450 <HAL_RCC_OscConfig+0x240>)
 8001256:	681b      	ldr	r3, [r3, #0]
 8001258:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800125c:	2b00      	cmp	r3, #0
 800125e:	d05b      	beq.n	8001318 <HAL_RCC_OscConfig+0x108>
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	685b      	ldr	r3, [r3, #4]
 8001264:	2b00      	cmp	r3, #0
 8001266:	d157      	bne.n	8001318 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001268:	2301      	movs	r3, #1
 800126a:	e242      	b.n	80016f2 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	685b      	ldr	r3, [r3, #4]
 8001270:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001274:	d106      	bne.n	8001284 <HAL_RCC_OscConfig+0x74>
 8001276:	4b76      	ldr	r3, [pc, #472]	@ (8001450 <HAL_RCC_OscConfig+0x240>)
 8001278:	681b      	ldr	r3, [r3, #0]
 800127a:	4a75      	ldr	r2, [pc, #468]	@ (8001450 <HAL_RCC_OscConfig+0x240>)
 800127c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001280:	6013      	str	r3, [r2, #0]
 8001282:	e01d      	b.n	80012c0 <HAL_RCC_OscConfig+0xb0>
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	685b      	ldr	r3, [r3, #4]
 8001288:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800128c:	d10c      	bne.n	80012a8 <HAL_RCC_OscConfig+0x98>
 800128e:	4b70      	ldr	r3, [pc, #448]	@ (8001450 <HAL_RCC_OscConfig+0x240>)
 8001290:	681b      	ldr	r3, [r3, #0]
 8001292:	4a6f      	ldr	r2, [pc, #444]	@ (8001450 <HAL_RCC_OscConfig+0x240>)
 8001294:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001298:	6013      	str	r3, [r2, #0]
 800129a:	4b6d      	ldr	r3, [pc, #436]	@ (8001450 <HAL_RCC_OscConfig+0x240>)
 800129c:	681b      	ldr	r3, [r3, #0]
 800129e:	4a6c      	ldr	r2, [pc, #432]	@ (8001450 <HAL_RCC_OscConfig+0x240>)
 80012a0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80012a4:	6013      	str	r3, [r2, #0]
 80012a6:	e00b      	b.n	80012c0 <HAL_RCC_OscConfig+0xb0>
 80012a8:	4b69      	ldr	r3, [pc, #420]	@ (8001450 <HAL_RCC_OscConfig+0x240>)
 80012aa:	681b      	ldr	r3, [r3, #0]
 80012ac:	4a68      	ldr	r2, [pc, #416]	@ (8001450 <HAL_RCC_OscConfig+0x240>)
 80012ae:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80012b2:	6013      	str	r3, [r2, #0]
 80012b4:	4b66      	ldr	r3, [pc, #408]	@ (8001450 <HAL_RCC_OscConfig+0x240>)
 80012b6:	681b      	ldr	r3, [r3, #0]
 80012b8:	4a65      	ldr	r2, [pc, #404]	@ (8001450 <HAL_RCC_OscConfig+0x240>)
 80012ba:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80012be:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	685b      	ldr	r3, [r3, #4]
 80012c4:	2b00      	cmp	r3, #0
 80012c6:	d013      	beq.n	80012f0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80012c8:	f7ff fc7a 	bl	8000bc0 <HAL_GetTick>
 80012cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80012ce:	e008      	b.n	80012e2 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80012d0:	f7ff fc76 	bl	8000bc0 <HAL_GetTick>
 80012d4:	4602      	mov	r2, r0
 80012d6:	693b      	ldr	r3, [r7, #16]
 80012d8:	1ad3      	subs	r3, r2, r3
 80012da:	2b64      	cmp	r3, #100	@ 0x64
 80012dc:	d901      	bls.n	80012e2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80012de:	2303      	movs	r3, #3
 80012e0:	e207      	b.n	80016f2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80012e2:	4b5b      	ldr	r3, [pc, #364]	@ (8001450 <HAL_RCC_OscConfig+0x240>)
 80012e4:	681b      	ldr	r3, [r3, #0]
 80012e6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80012ea:	2b00      	cmp	r3, #0
 80012ec:	d0f0      	beq.n	80012d0 <HAL_RCC_OscConfig+0xc0>
 80012ee:	e014      	b.n	800131a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80012f0:	f7ff fc66 	bl	8000bc0 <HAL_GetTick>
 80012f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80012f6:	e008      	b.n	800130a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80012f8:	f7ff fc62 	bl	8000bc0 <HAL_GetTick>
 80012fc:	4602      	mov	r2, r0
 80012fe:	693b      	ldr	r3, [r7, #16]
 8001300:	1ad3      	subs	r3, r2, r3
 8001302:	2b64      	cmp	r3, #100	@ 0x64
 8001304:	d901      	bls.n	800130a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001306:	2303      	movs	r3, #3
 8001308:	e1f3      	b.n	80016f2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800130a:	4b51      	ldr	r3, [pc, #324]	@ (8001450 <HAL_RCC_OscConfig+0x240>)
 800130c:	681b      	ldr	r3, [r3, #0]
 800130e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001312:	2b00      	cmp	r3, #0
 8001314:	d1f0      	bne.n	80012f8 <HAL_RCC_OscConfig+0xe8>
 8001316:	e000      	b.n	800131a <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001318:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	681b      	ldr	r3, [r3, #0]
 800131e:	f003 0302 	and.w	r3, r3, #2
 8001322:	2b00      	cmp	r3, #0
 8001324:	d063      	beq.n	80013ee <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8001326:	4b4a      	ldr	r3, [pc, #296]	@ (8001450 <HAL_RCC_OscConfig+0x240>)
 8001328:	689b      	ldr	r3, [r3, #8]
 800132a:	f003 030c 	and.w	r3, r3, #12
 800132e:	2b00      	cmp	r3, #0
 8001330:	d00b      	beq.n	800134a <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001332:	4b47      	ldr	r3, [pc, #284]	@ (8001450 <HAL_RCC_OscConfig+0x240>)
 8001334:	689b      	ldr	r3, [r3, #8]
 8001336:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800133a:	2b08      	cmp	r3, #8
 800133c:	d11c      	bne.n	8001378 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800133e:	4b44      	ldr	r3, [pc, #272]	@ (8001450 <HAL_RCC_OscConfig+0x240>)
 8001340:	685b      	ldr	r3, [r3, #4]
 8001342:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001346:	2b00      	cmp	r3, #0
 8001348:	d116      	bne.n	8001378 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800134a:	4b41      	ldr	r3, [pc, #260]	@ (8001450 <HAL_RCC_OscConfig+0x240>)
 800134c:	681b      	ldr	r3, [r3, #0]
 800134e:	f003 0302 	and.w	r3, r3, #2
 8001352:	2b00      	cmp	r3, #0
 8001354:	d005      	beq.n	8001362 <HAL_RCC_OscConfig+0x152>
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	68db      	ldr	r3, [r3, #12]
 800135a:	2b01      	cmp	r3, #1
 800135c:	d001      	beq.n	8001362 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800135e:	2301      	movs	r3, #1
 8001360:	e1c7      	b.n	80016f2 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001362:	4b3b      	ldr	r3, [pc, #236]	@ (8001450 <HAL_RCC_OscConfig+0x240>)
 8001364:	681b      	ldr	r3, [r3, #0]
 8001366:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	691b      	ldr	r3, [r3, #16]
 800136e:	00db      	lsls	r3, r3, #3
 8001370:	4937      	ldr	r1, [pc, #220]	@ (8001450 <HAL_RCC_OscConfig+0x240>)
 8001372:	4313      	orrs	r3, r2
 8001374:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001376:	e03a      	b.n	80013ee <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	68db      	ldr	r3, [r3, #12]
 800137c:	2b00      	cmp	r3, #0
 800137e:	d020      	beq.n	80013c2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001380:	4b34      	ldr	r3, [pc, #208]	@ (8001454 <HAL_RCC_OscConfig+0x244>)
 8001382:	2201      	movs	r2, #1
 8001384:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001386:	f7ff fc1b 	bl	8000bc0 <HAL_GetTick>
 800138a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800138c:	e008      	b.n	80013a0 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800138e:	f7ff fc17 	bl	8000bc0 <HAL_GetTick>
 8001392:	4602      	mov	r2, r0
 8001394:	693b      	ldr	r3, [r7, #16]
 8001396:	1ad3      	subs	r3, r2, r3
 8001398:	2b02      	cmp	r3, #2
 800139a:	d901      	bls.n	80013a0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800139c:	2303      	movs	r3, #3
 800139e:	e1a8      	b.n	80016f2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80013a0:	4b2b      	ldr	r3, [pc, #172]	@ (8001450 <HAL_RCC_OscConfig+0x240>)
 80013a2:	681b      	ldr	r3, [r3, #0]
 80013a4:	f003 0302 	and.w	r3, r3, #2
 80013a8:	2b00      	cmp	r3, #0
 80013aa:	d0f0      	beq.n	800138e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80013ac:	4b28      	ldr	r3, [pc, #160]	@ (8001450 <HAL_RCC_OscConfig+0x240>)
 80013ae:	681b      	ldr	r3, [r3, #0]
 80013b0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	691b      	ldr	r3, [r3, #16]
 80013b8:	00db      	lsls	r3, r3, #3
 80013ba:	4925      	ldr	r1, [pc, #148]	@ (8001450 <HAL_RCC_OscConfig+0x240>)
 80013bc:	4313      	orrs	r3, r2
 80013be:	600b      	str	r3, [r1, #0]
 80013c0:	e015      	b.n	80013ee <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80013c2:	4b24      	ldr	r3, [pc, #144]	@ (8001454 <HAL_RCC_OscConfig+0x244>)
 80013c4:	2200      	movs	r2, #0
 80013c6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80013c8:	f7ff fbfa 	bl	8000bc0 <HAL_GetTick>
 80013cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80013ce:	e008      	b.n	80013e2 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80013d0:	f7ff fbf6 	bl	8000bc0 <HAL_GetTick>
 80013d4:	4602      	mov	r2, r0
 80013d6:	693b      	ldr	r3, [r7, #16]
 80013d8:	1ad3      	subs	r3, r2, r3
 80013da:	2b02      	cmp	r3, #2
 80013dc:	d901      	bls.n	80013e2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80013de:	2303      	movs	r3, #3
 80013e0:	e187      	b.n	80016f2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80013e2:	4b1b      	ldr	r3, [pc, #108]	@ (8001450 <HAL_RCC_OscConfig+0x240>)
 80013e4:	681b      	ldr	r3, [r3, #0]
 80013e6:	f003 0302 	and.w	r3, r3, #2
 80013ea:	2b00      	cmp	r3, #0
 80013ec:	d1f0      	bne.n	80013d0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	681b      	ldr	r3, [r3, #0]
 80013f2:	f003 0308 	and.w	r3, r3, #8
 80013f6:	2b00      	cmp	r3, #0
 80013f8:	d036      	beq.n	8001468 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	695b      	ldr	r3, [r3, #20]
 80013fe:	2b00      	cmp	r3, #0
 8001400:	d016      	beq.n	8001430 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001402:	4b15      	ldr	r3, [pc, #84]	@ (8001458 <HAL_RCC_OscConfig+0x248>)
 8001404:	2201      	movs	r2, #1
 8001406:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001408:	f7ff fbda 	bl	8000bc0 <HAL_GetTick>
 800140c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800140e:	e008      	b.n	8001422 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001410:	f7ff fbd6 	bl	8000bc0 <HAL_GetTick>
 8001414:	4602      	mov	r2, r0
 8001416:	693b      	ldr	r3, [r7, #16]
 8001418:	1ad3      	subs	r3, r2, r3
 800141a:	2b02      	cmp	r3, #2
 800141c:	d901      	bls.n	8001422 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800141e:	2303      	movs	r3, #3
 8001420:	e167      	b.n	80016f2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001422:	4b0b      	ldr	r3, [pc, #44]	@ (8001450 <HAL_RCC_OscConfig+0x240>)
 8001424:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001426:	f003 0302 	and.w	r3, r3, #2
 800142a:	2b00      	cmp	r3, #0
 800142c:	d0f0      	beq.n	8001410 <HAL_RCC_OscConfig+0x200>
 800142e:	e01b      	b.n	8001468 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001430:	4b09      	ldr	r3, [pc, #36]	@ (8001458 <HAL_RCC_OscConfig+0x248>)
 8001432:	2200      	movs	r2, #0
 8001434:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001436:	f7ff fbc3 	bl	8000bc0 <HAL_GetTick>
 800143a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800143c:	e00e      	b.n	800145c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800143e:	f7ff fbbf 	bl	8000bc0 <HAL_GetTick>
 8001442:	4602      	mov	r2, r0
 8001444:	693b      	ldr	r3, [r7, #16]
 8001446:	1ad3      	subs	r3, r2, r3
 8001448:	2b02      	cmp	r3, #2
 800144a:	d907      	bls.n	800145c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800144c:	2303      	movs	r3, #3
 800144e:	e150      	b.n	80016f2 <HAL_RCC_OscConfig+0x4e2>
 8001450:	40023800 	.word	0x40023800
 8001454:	42470000 	.word	0x42470000
 8001458:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800145c:	4b88      	ldr	r3, [pc, #544]	@ (8001680 <HAL_RCC_OscConfig+0x470>)
 800145e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001460:	f003 0302 	and.w	r3, r3, #2
 8001464:	2b00      	cmp	r3, #0
 8001466:	d1ea      	bne.n	800143e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	681b      	ldr	r3, [r3, #0]
 800146c:	f003 0304 	and.w	r3, r3, #4
 8001470:	2b00      	cmp	r3, #0
 8001472:	f000 8097 	beq.w	80015a4 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001476:	2300      	movs	r3, #0
 8001478:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800147a:	4b81      	ldr	r3, [pc, #516]	@ (8001680 <HAL_RCC_OscConfig+0x470>)
 800147c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800147e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001482:	2b00      	cmp	r3, #0
 8001484:	d10f      	bne.n	80014a6 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001486:	2300      	movs	r3, #0
 8001488:	60bb      	str	r3, [r7, #8]
 800148a:	4b7d      	ldr	r3, [pc, #500]	@ (8001680 <HAL_RCC_OscConfig+0x470>)
 800148c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800148e:	4a7c      	ldr	r2, [pc, #496]	@ (8001680 <HAL_RCC_OscConfig+0x470>)
 8001490:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001494:	6413      	str	r3, [r2, #64]	@ 0x40
 8001496:	4b7a      	ldr	r3, [pc, #488]	@ (8001680 <HAL_RCC_OscConfig+0x470>)
 8001498:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800149a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800149e:	60bb      	str	r3, [r7, #8]
 80014a0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80014a2:	2301      	movs	r3, #1
 80014a4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80014a6:	4b77      	ldr	r3, [pc, #476]	@ (8001684 <HAL_RCC_OscConfig+0x474>)
 80014a8:	681b      	ldr	r3, [r3, #0]
 80014aa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80014ae:	2b00      	cmp	r3, #0
 80014b0:	d118      	bne.n	80014e4 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80014b2:	4b74      	ldr	r3, [pc, #464]	@ (8001684 <HAL_RCC_OscConfig+0x474>)
 80014b4:	681b      	ldr	r3, [r3, #0]
 80014b6:	4a73      	ldr	r2, [pc, #460]	@ (8001684 <HAL_RCC_OscConfig+0x474>)
 80014b8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80014bc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80014be:	f7ff fb7f 	bl	8000bc0 <HAL_GetTick>
 80014c2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80014c4:	e008      	b.n	80014d8 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80014c6:	f7ff fb7b 	bl	8000bc0 <HAL_GetTick>
 80014ca:	4602      	mov	r2, r0
 80014cc:	693b      	ldr	r3, [r7, #16]
 80014ce:	1ad3      	subs	r3, r2, r3
 80014d0:	2b02      	cmp	r3, #2
 80014d2:	d901      	bls.n	80014d8 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80014d4:	2303      	movs	r3, #3
 80014d6:	e10c      	b.n	80016f2 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80014d8:	4b6a      	ldr	r3, [pc, #424]	@ (8001684 <HAL_RCC_OscConfig+0x474>)
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80014e0:	2b00      	cmp	r3, #0
 80014e2:	d0f0      	beq.n	80014c6 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	689b      	ldr	r3, [r3, #8]
 80014e8:	2b01      	cmp	r3, #1
 80014ea:	d106      	bne.n	80014fa <HAL_RCC_OscConfig+0x2ea>
 80014ec:	4b64      	ldr	r3, [pc, #400]	@ (8001680 <HAL_RCC_OscConfig+0x470>)
 80014ee:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80014f0:	4a63      	ldr	r2, [pc, #396]	@ (8001680 <HAL_RCC_OscConfig+0x470>)
 80014f2:	f043 0301 	orr.w	r3, r3, #1
 80014f6:	6713      	str	r3, [r2, #112]	@ 0x70
 80014f8:	e01c      	b.n	8001534 <HAL_RCC_OscConfig+0x324>
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	689b      	ldr	r3, [r3, #8]
 80014fe:	2b05      	cmp	r3, #5
 8001500:	d10c      	bne.n	800151c <HAL_RCC_OscConfig+0x30c>
 8001502:	4b5f      	ldr	r3, [pc, #380]	@ (8001680 <HAL_RCC_OscConfig+0x470>)
 8001504:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001506:	4a5e      	ldr	r2, [pc, #376]	@ (8001680 <HAL_RCC_OscConfig+0x470>)
 8001508:	f043 0304 	orr.w	r3, r3, #4
 800150c:	6713      	str	r3, [r2, #112]	@ 0x70
 800150e:	4b5c      	ldr	r3, [pc, #368]	@ (8001680 <HAL_RCC_OscConfig+0x470>)
 8001510:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001512:	4a5b      	ldr	r2, [pc, #364]	@ (8001680 <HAL_RCC_OscConfig+0x470>)
 8001514:	f043 0301 	orr.w	r3, r3, #1
 8001518:	6713      	str	r3, [r2, #112]	@ 0x70
 800151a:	e00b      	b.n	8001534 <HAL_RCC_OscConfig+0x324>
 800151c:	4b58      	ldr	r3, [pc, #352]	@ (8001680 <HAL_RCC_OscConfig+0x470>)
 800151e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001520:	4a57      	ldr	r2, [pc, #348]	@ (8001680 <HAL_RCC_OscConfig+0x470>)
 8001522:	f023 0301 	bic.w	r3, r3, #1
 8001526:	6713      	str	r3, [r2, #112]	@ 0x70
 8001528:	4b55      	ldr	r3, [pc, #340]	@ (8001680 <HAL_RCC_OscConfig+0x470>)
 800152a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800152c:	4a54      	ldr	r2, [pc, #336]	@ (8001680 <HAL_RCC_OscConfig+0x470>)
 800152e:	f023 0304 	bic.w	r3, r3, #4
 8001532:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	689b      	ldr	r3, [r3, #8]
 8001538:	2b00      	cmp	r3, #0
 800153a:	d015      	beq.n	8001568 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800153c:	f7ff fb40 	bl	8000bc0 <HAL_GetTick>
 8001540:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001542:	e00a      	b.n	800155a <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001544:	f7ff fb3c 	bl	8000bc0 <HAL_GetTick>
 8001548:	4602      	mov	r2, r0
 800154a:	693b      	ldr	r3, [r7, #16]
 800154c:	1ad3      	subs	r3, r2, r3
 800154e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001552:	4293      	cmp	r3, r2
 8001554:	d901      	bls.n	800155a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8001556:	2303      	movs	r3, #3
 8001558:	e0cb      	b.n	80016f2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800155a:	4b49      	ldr	r3, [pc, #292]	@ (8001680 <HAL_RCC_OscConfig+0x470>)
 800155c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800155e:	f003 0302 	and.w	r3, r3, #2
 8001562:	2b00      	cmp	r3, #0
 8001564:	d0ee      	beq.n	8001544 <HAL_RCC_OscConfig+0x334>
 8001566:	e014      	b.n	8001592 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001568:	f7ff fb2a 	bl	8000bc0 <HAL_GetTick>
 800156c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800156e:	e00a      	b.n	8001586 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001570:	f7ff fb26 	bl	8000bc0 <HAL_GetTick>
 8001574:	4602      	mov	r2, r0
 8001576:	693b      	ldr	r3, [r7, #16]
 8001578:	1ad3      	subs	r3, r2, r3
 800157a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800157e:	4293      	cmp	r3, r2
 8001580:	d901      	bls.n	8001586 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8001582:	2303      	movs	r3, #3
 8001584:	e0b5      	b.n	80016f2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001586:	4b3e      	ldr	r3, [pc, #248]	@ (8001680 <HAL_RCC_OscConfig+0x470>)
 8001588:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800158a:	f003 0302 	and.w	r3, r3, #2
 800158e:	2b00      	cmp	r3, #0
 8001590:	d1ee      	bne.n	8001570 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001592:	7dfb      	ldrb	r3, [r7, #23]
 8001594:	2b01      	cmp	r3, #1
 8001596:	d105      	bne.n	80015a4 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001598:	4b39      	ldr	r3, [pc, #228]	@ (8001680 <HAL_RCC_OscConfig+0x470>)
 800159a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800159c:	4a38      	ldr	r2, [pc, #224]	@ (8001680 <HAL_RCC_OscConfig+0x470>)
 800159e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80015a2:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	699b      	ldr	r3, [r3, #24]
 80015a8:	2b00      	cmp	r3, #0
 80015aa:	f000 80a1 	beq.w	80016f0 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80015ae:	4b34      	ldr	r3, [pc, #208]	@ (8001680 <HAL_RCC_OscConfig+0x470>)
 80015b0:	689b      	ldr	r3, [r3, #8]
 80015b2:	f003 030c 	and.w	r3, r3, #12
 80015b6:	2b08      	cmp	r3, #8
 80015b8:	d05c      	beq.n	8001674 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	699b      	ldr	r3, [r3, #24]
 80015be:	2b02      	cmp	r3, #2
 80015c0:	d141      	bne.n	8001646 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80015c2:	4b31      	ldr	r3, [pc, #196]	@ (8001688 <HAL_RCC_OscConfig+0x478>)
 80015c4:	2200      	movs	r2, #0
 80015c6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80015c8:	f7ff fafa 	bl	8000bc0 <HAL_GetTick>
 80015cc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80015ce:	e008      	b.n	80015e2 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80015d0:	f7ff faf6 	bl	8000bc0 <HAL_GetTick>
 80015d4:	4602      	mov	r2, r0
 80015d6:	693b      	ldr	r3, [r7, #16]
 80015d8:	1ad3      	subs	r3, r2, r3
 80015da:	2b02      	cmp	r3, #2
 80015dc:	d901      	bls.n	80015e2 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80015de:	2303      	movs	r3, #3
 80015e0:	e087      	b.n	80016f2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80015e2:	4b27      	ldr	r3, [pc, #156]	@ (8001680 <HAL_RCC_OscConfig+0x470>)
 80015e4:	681b      	ldr	r3, [r3, #0]
 80015e6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80015ea:	2b00      	cmp	r3, #0
 80015ec:	d1f0      	bne.n	80015d0 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	69da      	ldr	r2, [r3, #28]
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	6a1b      	ldr	r3, [r3, #32]
 80015f6:	431a      	orrs	r2, r3
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80015fc:	019b      	lsls	r3, r3, #6
 80015fe:	431a      	orrs	r2, r3
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001604:	085b      	lsrs	r3, r3, #1
 8001606:	3b01      	subs	r3, #1
 8001608:	041b      	lsls	r3, r3, #16
 800160a:	431a      	orrs	r2, r3
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001610:	061b      	lsls	r3, r3, #24
 8001612:	491b      	ldr	r1, [pc, #108]	@ (8001680 <HAL_RCC_OscConfig+0x470>)
 8001614:	4313      	orrs	r3, r2
 8001616:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001618:	4b1b      	ldr	r3, [pc, #108]	@ (8001688 <HAL_RCC_OscConfig+0x478>)
 800161a:	2201      	movs	r2, #1
 800161c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800161e:	f7ff facf 	bl	8000bc0 <HAL_GetTick>
 8001622:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001624:	e008      	b.n	8001638 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001626:	f7ff facb 	bl	8000bc0 <HAL_GetTick>
 800162a:	4602      	mov	r2, r0
 800162c:	693b      	ldr	r3, [r7, #16]
 800162e:	1ad3      	subs	r3, r2, r3
 8001630:	2b02      	cmp	r3, #2
 8001632:	d901      	bls.n	8001638 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8001634:	2303      	movs	r3, #3
 8001636:	e05c      	b.n	80016f2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001638:	4b11      	ldr	r3, [pc, #68]	@ (8001680 <HAL_RCC_OscConfig+0x470>)
 800163a:	681b      	ldr	r3, [r3, #0]
 800163c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001640:	2b00      	cmp	r3, #0
 8001642:	d0f0      	beq.n	8001626 <HAL_RCC_OscConfig+0x416>
 8001644:	e054      	b.n	80016f0 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001646:	4b10      	ldr	r3, [pc, #64]	@ (8001688 <HAL_RCC_OscConfig+0x478>)
 8001648:	2200      	movs	r2, #0
 800164a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800164c:	f7ff fab8 	bl	8000bc0 <HAL_GetTick>
 8001650:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001652:	e008      	b.n	8001666 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001654:	f7ff fab4 	bl	8000bc0 <HAL_GetTick>
 8001658:	4602      	mov	r2, r0
 800165a:	693b      	ldr	r3, [r7, #16]
 800165c:	1ad3      	subs	r3, r2, r3
 800165e:	2b02      	cmp	r3, #2
 8001660:	d901      	bls.n	8001666 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8001662:	2303      	movs	r3, #3
 8001664:	e045      	b.n	80016f2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001666:	4b06      	ldr	r3, [pc, #24]	@ (8001680 <HAL_RCC_OscConfig+0x470>)
 8001668:	681b      	ldr	r3, [r3, #0]
 800166a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800166e:	2b00      	cmp	r3, #0
 8001670:	d1f0      	bne.n	8001654 <HAL_RCC_OscConfig+0x444>
 8001672:	e03d      	b.n	80016f0 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	699b      	ldr	r3, [r3, #24]
 8001678:	2b01      	cmp	r3, #1
 800167a:	d107      	bne.n	800168c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800167c:	2301      	movs	r3, #1
 800167e:	e038      	b.n	80016f2 <HAL_RCC_OscConfig+0x4e2>
 8001680:	40023800 	.word	0x40023800
 8001684:	40007000 	.word	0x40007000
 8001688:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800168c:	4b1b      	ldr	r3, [pc, #108]	@ (80016fc <HAL_RCC_OscConfig+0x4ec>)
 800168e:	685b      	ldr	r3, [r3, #4]
 8001690:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	699b      	ldr	r3, [r3, #24]
 8001696:	2b01      	cmp	r3, #1
 8001698:	d028      	beq.n	80016ec <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800169a:	68fb      	ldr	r3, [r7, #12]
 800169c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80016a4:	429a      	cmp	r2, r3
 80016a6:	d121      	bne.n	80016ec <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80016a8:	68fb      	ldr	r3, [r7, #12]
 80016aa:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80016b2:	429a      	cmp	r2, r3
 80016b4:	d11a      	bne.n	80016ec <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80016b6:	68fa      	ldr	r2, [r7, #12]
 80016b8:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80016bc:	4013      	ands	r3, r2
 80016be:	687a      	ldr	r2, [r7, #4]
 80016c0:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80016c2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80016c4:	4293      	cmp	r3, r2
 80016c6:	d111      	bne.n	80016ec <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80016c8:	68fb      	ldr	r3, [r7, #12]
 80016ca:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80016d2:	085b      	lsrs	r3, r3, #1
 80016d4:	3b01      	subs	r3, #1
 80016d6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80016d8:	429a      	cmp	r2, r3
 80016da:	d107      	bne.n	80016ec <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80016dc:	68fb      	ldr	r3, [r7, #12]
 80016de:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80016e6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80016e8:	429a      	cmp	r2, r3
 80016ea:	d001      	beq.n	80016f0 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80016ec:	2301      	movs	r3, #1
 80016ee:	e000      	b.n	80016f2 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80016f0:	2300      	movs	r3, #0
}
 80016f2:	4618      	mov	r0, r3
 80016f4:	3718      	adds	r7, #24
 80016f6:	46bd      	mov	sp, r7
 80016f8:	bd80      	pop	{r7, pc}
 80016fa:	bf00      	nop
 80016fc:	40023800 	.word	0x40023800

08001700 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001700:	b580      	push	{r7, lr}
 8001702:	b084      	sub	sp, #16
 8001704:	af00      	add	r7, sp, #0
 8001706:	6078      	str	r0, [r7, #4]
 8001708:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	2b00      	cmp	r3, #0
 800170e:	d101      	bne.n	8001714 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001710:	2301      	movs	r3, #1
 8001712:	e0cc      	b.n	80018ae <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001714:	4b68      	ldr	r3, [pc, #416]	@ (80018b8 <HAL_RCC_ClockConfig+0x1b8>)
 8001716:	681b      	ldr	r3, [r3, #0]
 8001718:	f003 0307 	and.w	r3, r3, #7
 800171c:	683a      	ldr	r2, [r7, #0]
 800171e:	429a      	cmp	r2, r3
 8001720:	d90c      	bls.n	800173c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001722:	4b65      	ldr	r3, [pc, #404]	@ (80018b8 <HAL_RCC_ClockConfig+0x1b8>)
 8001724:	683a      	ldr	r2, [r7, #0]
 8001726:	b2d2      	uxtb	r2, r2
 8001728:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800172a:	4b63      	ldr	r3, [pc, #396]	@ (80018b8 <HAL_RCC_ClockConfig+0x1b8>)
 800172c:	681b      	ldr	r3, [r3, #0]
 800172e:	f003 0307 	and.w	r3, r3, #7
 8001732:	683a      	ldr	r2, [r7, #0]
 8001734:	429a      	cmp	r2, r3
 8001736:	d001      	beq.n	800173c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001738:	2301      	movs	r3, #1
 800173a:	e0b8      	b.n	80018ae <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	681b      	ldr	r3, [r3, #0]
 8001740:	f003 0302 	and.w	r3, r3, #2
 8001744:	2b00      	cmp	r3, #0
 8001746:	d020      	beq.n	800178a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	681b      	ldr	r3, [r3, #0]
 800174c:	f003 0304 	and.w	r3, r3, #4
 8001750:	2b00      	cmp	r3, #0
 8001752:	d005      	beq.n	8001760 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001754:	4b59      	ldr	r3, [pc, #356]	@ (80018bc <HAL_RCC_ClockConfig+0x1bc>)
 8001756:	689b      	ldr	r3, [r3, #8]
 8001758:	4a58      	ldr	r2, [pc, #352]	@ (80018bc <HAL_RCC_ClockConfig+0x1bc>)
 800175a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800175e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	681b      	ldr	r3, [r3, #0]
 8001764:	f003 0308 	and.w	r3, r3, #8
 8001768:	2b00      	cmp	r3, #0
 800176a:	d005      	beq.n	8001778 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800176c:	4b53      	ldr	r3, [pc, #332]	@ (80018bc <HAL_RCC_ClockConfig+0x1bc>)
 800176e:	689b      	ldr	r3, [r3, #8]
 8001770:	4a52      	ldr	r2, [pc, #328]	@ (80018bc <HAL_RCC_ClockConfig+0x1bc>)
 8001772:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8001776:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001778:	4b50      	ldr	r3, [pc, #320]	@ (80018bc <HAL_RCC_ClockConfig+0x1bc>)
 800177a:	689b      	ldr	r3, [r3, #8]
 800177c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	689b      	ldr	r3, [r3, #8]
 8001784:	494d      	ldr	r1, [pc, #308]	@ (80018bc <HAL_RCC_ClockConfig+0x1bc>)
 8001786:	4313      	orrs	r3, r2
 8001788:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	681b      	ldr	r3, [r3, #0]
 800178e:	f003 0301 	and.w	r3, r3, #1
 8001792:	2b00      	cmp	r3, #0
 8001794:	d044      	beq.n	8001820 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	685b      	ldr	r3, [r3, #4]
 800179a:	2b01      	cmp	r3, #1
 800179c:	d107      	bne.n	80017ae <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800179e:	4b47      	ldr	r3, [pc, #284]	@ (80018bc <HAL_RCC_ClockConfig+0x1bc>)
 80017a0:	681b      	ldr	r3, [r3, #0]
 80017a2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80017a6:	2b00      	cmp	r3, #0
 80017a8:	d119      	bne.n	80017de <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80017aa:	2301      	movs	r3, #1
 80017ac:	e07f      	b.n	80018ae <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	685b      	ldr	r3, [r3, #4]
 80017b2:	2b02      	cmp	r3, #2
 80017b4:	d003      	beq.n	80017be <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80017ba:	2b03      	cmp	r3, #3
 80017bc:	d107      	bne.n	80017ce <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80017be:	4b3f      	ldr	r3, [pc, #252]	@ (80018bc <HAL_RCC_ClockConfig+0x1bc>)
 80017c0:	681b      	ldr	r3, [r3, #0]
 80017c2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80017c6:	2b00      	cmp	r3, #0
 80017c8:	d109      	bne.n	80017de <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80017ca:	2301      	movs	r3, #1
 80017cc:	e06f      	b.n	80018ae <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80017ce:	4b3b      	ldr	r3, [pc, #236]	@ (80018bc <HAL_RCC_ClockConfig+0x1bc>)
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	f003 0302 	and.w	r3, r3, #2
 80017d6:	2b00      	cmp	r3, #0
 80017d8:	d101      	bne.n	80017de <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80017da:	2301      	movs	r3, #1
 80017dc:	e067      	b.n	80018ae <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80017de:	4b37      	ldr	r3, [pc, #220]	@ (80018bc <HAL_RCC_ClockConfig+0x1bc>)
 80017e0:	689b      	ldr	r3, [r3, #8]
 80017e2:	f023 0203 	bic.w	r2, r3, #3
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	685b      	ldr	r3, [r3, #4]
 80017ea:	4934      	ldr	r1, [pc, #208]	@ (80018bc <HAL_RCC_ClockConfig+0x1bc>)
 80017ec:	4313      	orrs	r3, r2
 80017ee:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80017f0:	f7ff f9e6 	bl	8000bc0 <HAL_GetTick>
 80017f4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80017f6:	e00a      	b.n	800180e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80017f8:	f7ff f9e2 	bl	8000bc0 <HAL_GetTick>
 80017fc:	4602      	mov	r2, r0
 80017fe:	68fb      	ldr	r3, [r7, #12]
 8001800:	1ad3      	subs	r3, r2, r3
 8001802:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001806:	4293      	cmp	r3, r2
 8001808:	d901      	bls.n	800180e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800180a:	2303      	movs	r3, #3
 800180c:	e04f      	b.n	80018ae <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800180e:	4b2b      	ldr	r3, [pc, #172]	@ (80018bc <HAL_RCC_ClockConfig+0x1bc>)
 8001810:	689b      	ldr	r3, [r3, #8]
 8001812:	f003 020c 	and.w	r2, r3, #12
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	685b      	ldr	r3, [r3, #4]
 800181a:	009b      	lsls	r3, r3, #2
 800181c:	429a      	cmp	r2, r3
 800181e:	d1eb      	bne.n	80017f8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001820:	4b25      	ldr	r3, [pc, #148]	@ (80018b8 <HAL_RCC_ClockConfig+0x1b8>)
 8001822:	681b      	ldr	r3, [r3, #0]
 8001824:	f003 0307 	and.w	r3, r3, #7
 8001828:	683a      	ldr	r2, [r7, #0]
 800182a:	429a      	cmp	r2, r3
 800182c:	d20c      	bcs.n	8001848 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800182e:	4b22      	ldr	r3, [pc, #136]	@ (80018b8 <HAL_RCC_ClockConfig+0x1b8>)
 8001830:	683a      	ldr	r2, [r7, #0]
 8001832:	b2d2      	uxtb	r2, r2
 8001834:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001836:	4b20      	ldr	r3, [pc, #128]	@ (80018b8 <HAL_RCC_ClockConfig+0x1b8>)
 8001838:	681b      	ldr	r3, [r3, #0]
 800183a:	f003 0307 	and.w	r3, r3, #7
 800183e:	683a      	ldr	r2, [r7, #0]
 8001840:	429a      	cmp	r2, r3
 8001842:	d001      	beq.n	8001848 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001844:	2301      	movs	r3, #1
 8001846:	e032      	b.n	80018ae <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	f003 0304 	and.w	r3, r3, #4
 8001850:	2b00      	cmp	r3, #0
 8001852:	d008      	beq.n	8001866 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001854:	4b19      	ldr	r3, [pc, #100]	@ (80018bc <HAL_RCC_ClockConfig+0x1bc>)
 8001856:	689b      	ldr	r3, [r3, #8]
 8001858:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	68db      	ldr	r3, [r3, #12]
 8001860:	4916      	ldr	r1, [pc, #88]	@ (80018bc <HAL_RCC_ClockConfig+0x1bc>)
 8001862:	4313      	orrs	r3, r2
 8001864:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	681b      	ldr	r3, [r3, #0]
 800186a:	f003 0308 	and.w	r3, r3, #8
 800186e:	2b00      	cmp	r3, #0
 8001870:	d009      	beq.n	8001886 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001872:	4b12      	ldr	r3, [pc, #72]	@ (80018bc <HAL_RCC_ClockConfig+0x1bc>)
 8001874:	689b      	ldr	r3, [r3, #8]
 8001876:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	691b      	ldr	r3, [r3, #16]
 800187e:	00db      	lsls	r3, r3, #3
 8001880:	490e      	ldr	r1, [pc, #56]	@ (80018bc <HAL_RCC_ClockConfig+0x1bc>)
 8001882:	4313      	orrs	r3, r2
 8001884:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001886:	f000 f821 	bl	80018cc <HAL_RCC_GetSysClockFreq>
 800188a:	4602      	mov	r2, r0
 800188c:	4b0b      	ldr	r3, [pc, #44]	@ (80018bc <HAL_RCC_ClockConfig+0x1bc>)
 800188e:	689b      	ldr	r3, [r3, #8]
 8001890:	091b      	lsrs	r3, r3, #4
 8001892:	f003 030f 	and.w	r3, r3, #15
 8001896:	490a      	ldr	r1, [pc, #40]	@ (80018c0 <HAL_RCC_ClockConfig+0x1c0>)
 8001898:	5ccb      	ldrb	r3, [r1, r3]
 800189a:	fa22 f303 	lsr.w	r3, r2, r3
 800189e:	4a09      	ldr	r2, [pc, #36]	@ (80018c4 <HAL_RCC_ClockConfig+0x1c4>)
 80018a0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80018a2:	4b09      	ldr	r3, [pc, #36]	@ (80018c8 <HAL_RCC_ClockConfig+0x1c8>)
 80018a4:	681b      	ldr	r3, [r3, #0]
 80018a6:	4618      	mov	r0, r3
 80018a8:	f7ff f946 	bl	8000b38 <HAL_InitTick>

  return HAL_OK;
 80018ac:	2300      	movs	r3, #0
}
 80018ae:	4618      	mov	r0, r3
 80018b0:	3710      	adds	r7, #16
 80018b2:	46bd      	mov	sp, r7
 80018b4:	bd80      	pop	{r7, pc}
 80018b6:	bf00      	nop
 80018b8:	40023c00 	.word	0x40023c00
 80018bc:	40023800 	.word	0x40023800
 80018c0:	080044a4 	.word	0x080044a4
 80018c4:	20000000 	.word	0x20000000
 80018c8:	20000004 	.word	0x20000004

080018cc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80018cc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80018d0:	b094      	sub	sp, #80	@ 0x50
 80018d2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80018d4:	2300      	movs	r3, #0
 80018d6:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 80018d8:	2300      	movs	r3, #0
 80018da:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 80018dc:	2300      	movs	r3, #0
 80018de:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 80018e0:	2300      	movs	r3, #0
 80018e2:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80018e4:	4b79      	ldr	r3, [pc, #484]	@ (8001acc <HAL_RCC_GetSysClockFreq+0x200>)
 80018e6:	689b      	ldr	r3, [r3, #8]
 80018e8:	f003 030c 	and.w	r3, r3, #12
 80018ec:	2b08      	cmp	r3, #8
 80018ee:	d00d      	beq.n	800190c <HAL_RCC_GetSysClockFreq+0x40>
 80018f0:	2b08      	cmp	r3, #8
 80018f2:	f200 80e1 	bhi.w	8001ab8 <HAL_RCC_GetSysClockFreq+0x1ec>
 80018f6:	2b00      	cmp	r3, #0
 80018f8:	d002      	beq.n	8001900 <HAL_RCC_GetSysClockFreq+0x34>
 80018fa:	2b04      	cmp	r3, #4
 80018fc:	d003      	beq.n	8001906 <HAL_RCC_GetSysClockFreq+0x3a>
 80018fe:	e0db      	b.n	8001ab8 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001900:	4b73      	ldr	r3, [pc, #460]	@ (8001ad0 <HAL_RCC_GetSysClockFreq+0x204>)
 8001902:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8001904:	e0db      	b.n	8001abe <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001906:	4b73      	ldr	r3, [pc, #460]	@ (8001ad4 <HAL_RCC_GetSysClockFreq+0x208>)
 8001908:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800190a:	e0d8      	b.n	8001abe <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800190c:	4b6f      	ldr	r3, [pc, #444]	@ (8001acc <HAL_RCC_GetSysClockFreq+0x200>)
 800190e:	685b      	ldr	r3, [r3, #4]
 8001910:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001914:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001916:	4b6d      	ldr	r3, [pc, #436]	@ (8001acc <HAL_RCC_GetSysClockFreq+0x200>)
 8001918:	685b      	ldr	r3, [r3, #4]
 800191a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800191e:	2b00      	cmp	r3, #0
 8001920:	d063      	beq.n	80019ea <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001922:	4b6a      	ldr	r3, [pc, #424]	@ (8001acc <HAL_RCC_GetSysClockFreq+0x200>)
 8001924:	685b      	ldr	r3, [r3, #4]
 8001926:	099b      	lsrs	r3, r3, #6
 8001928:	2200      	movs	r2, #0
 800192a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800192c:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800192e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001930:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001934:	633b      	str	r3, [r7, #48]	@ 0x30
 8001936:	2300      	movs	r3, #0
 8001938:	637b      	str	r3, [r7, #52]	@ 0x34
 800193a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800193e:	4622      	mov	r2, r4
 8001940:	462b      	mov	r3, r5
 8001942:	f04f 0000 	mov.w	r0, #0
 8001946:	f04f 0100 	mov.w	r1, #0
 800194a:	0159      	lsls	r1, r3, #5
 800194c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001950:	0150      	lsls	r0, r2, #5
 8001952:	4602      	mov	r2, r0
 8001954:	460b      	mov	r3, r1
 8001956:	4621      	mov	r1, r4
 8001958:	1a51      	subs	r1, r2, r1
 800195a:	6139      	str	r1, [r7, #16]
 800195c:	4629      	mov	r1, r5
 800195e:	eb63 0301 	sbc.w	r3, r3, r1
 8001962:	617b      	str	r3, [r7, #20]
 8001964:	f04f 0200 	mov.w	r2, #0
 8001968:	f04f 0300 	mov.w	r3, #0
 800196c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8001970:	4659      	mov	r1, fp
 8001972:	018b      	lsls	r3, r1, #6
 8001974:	4651      	mov	r1, sl
 8001976:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800197a:	4651      	mov	r1, sl
 800197c:	018a      	lsls	r2, r1, #6
 800197e:	4651      	mov	r1, sl
 8001980:	ebb2 0801 	subs.w	r8, r2, r1
 8001984:	4659      	mov	r1, fp
 8001986:	eb63 0901 	sbc.w	r9, r3, r1
 800198a:	f04f 0200 	mov.w	r2, #0
 800198e:	f04f 0300 	mov.w	r3, #0
 8001992:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001996:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800199a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800199e:	4690      	mov	r8, r2
 80019a0:	4699      	mov	r9, r3
 80019a2:	4623      	mov	r3, r4
 80019a4:	eb18 0303 	adds.w	r3, r8, r3
 80019a8:	60bb      	str	r3, [r7, #8]
 80019aa:	462b      	mov	r3, r5
 80019ac:	eb49 0303 	adc.w	r3, r9, r3
 80019b0:	60fb      	str	r3, [r7, #12]
 80019b2:	f04f 0200 	mov.w	r2, #0
 80019b6:	f04f 0300 	mov.w	r3, #0
 80019ba:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80019be:	4629      	mov	r1, r5
 80019c0:	024b      	lsls	r3, r1, #9
 80019c2:	4621      	mov	r1, r4
 80019c4:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80019c8:	4621      	mov	r1, r4
 80019ca:	024a      	lsls	r2, r1, #9
 80019cc:	4610      	mov	r0, r2
 80019ce:	4619      	mov	r1, r3
 80019d0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80019d2:	2200      	movs	r2, #0
 80019d4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80019d6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80019d8:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80019dc:	f7fe fc48 	bl	8000270 <__aeabi_uldivmod>
 80019e0:	4602      	mov	r2, r0
 80019e2:	460b      	mov	r3, r1
 80019e4:	4613      	mov	r3, r2
 80019e6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80019e8:	e058      	b.n	8001a9c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80019ea:	4b38      	ldr	r3, [pc, #224]	@ (8001acc <HAL_RCC_GetSysClockFreq+0x200>)
 80019ec:	685b      	ldr	r3, [r3, #4]
 80019ee:	099b      	lsrs	r3, r3, #6
 80019f0:	2200      	movs	r2, #0
 80019f2:	4618      	mov	r0, r3
 80019f4:	4611      	mov	r1, r2
 80019f6:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80019fa:	623b      	str	r3, [r7, #32]
 80019fc:	2300      	movs	r3, #0
 80019fe:	627b      	str	r3, [r7, #36]	@ 0x24
 8001a00:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8001a04:	4642      	mov	r2, r8
 8001a06:	464b      	mov	r3, r9
 8001a08:	f04f 0000 	mov.w	r0, #0
 8001a0c:	f04f 0100 	mov.w	r1, #0
 8001a10:	0159      	lsls	r1, r3, #5
 8001a12:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001a16:	0150      	lsls	r0, r2, #5
 8001a18:	4602      	mov	r2, r0
 8001a1a:	460b      	mov	r3, r1
 8001a1c:	4641      	mov	r1, r8
 8001a1e:	ebb2 0a01 	subs.w	sl, r2, r1
 8001a22:	4649      	mov	r1, r9
 8001a24:	eb63 0b01 	sbc.w	fp, r3, r1
 8001a28:	f04f 0200 	mov.w	r2, #0
 8001a2c:	f04f 0300 	mov.w	r3, #0
 8001a30:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8001a34:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8001a38:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8001a3c:	ebb2 040a 	subs.w	r4, r2, sl
 8001a40:	eb63 050b 	sbc.w	r5, r3, fp
 8001a44:	f04f 0200 	mov.w	r2, #0
 8001a48:	f04f 0300 	mov.w	r3, #0
 8001a4c:	00eb      	lsls	r3, r5, #3
 8001a4e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001a52:	00e2      	lsls	r2, r4, #3
 8001a54:	4614      	mov	r4, r2
 8001a56:	461d      	mov	r5, r3
 8001a58:	4643      	mov	r3, r8
 8001a5a:	18e3      	adds	r3, r4, r3
 8001a5c:	603b      	str	r3, [r7, #0]
 8001a5e:	464b      	mov	r3, r9
 8001a60:	eb45 0303 	adc.w	r3, r5, r3
 8001a64:	607b      	str	r3, [r7, #4]
 8001a66:	f04f 0200 	mov.w	r2, #0
 8001a6a:	f04f 0300 	mov.w	r3, #0
 8001a6e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001a72:	4629      	mov	r1, r5
 8001a74:	028b      	lsls	r3, r1, #10
 8001a76:	4621      	mov	r1, r4
 8001a78:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001a7c:	4621      	mov	r1, r4
 8001a7e:	028a      	lsls	r2, r1, #10
 8001a80:	4610      	mov	r0, r2
 8001a82:	4619      	mov	r1, r3
 8001a84:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001a86:	2200      	movs	r2, #0
 8001a88:	61bb      	str	r3, [r7, #24]
 8001a8a:	61fa      	str	r2, [r7, #28]
 8001a8c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001a90:	f7fe fbee 	bl	8000270 <__aeabi_uldivmod>
 8001a94:	4602      	mov	r2, r0
 8001a96:	460b      	mov	r3, r1
 8001a98:	4613      	mov	r3, r2
 8001a9a:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8001a9c:	4b0b      	ldr	r3, [pc, #44]	@ (8001acc <HAL_RCC_GetSysClockFreq+0x200>)
 8001a9e:	685b      	ldr	r3, [r3, #4]
 8001aa0:	0c1b      	lsrs	r3, r3, #16
 8001aa2:	f003 0303 	and.w	r3, r3, #3
 8001aa6:	3301      	adds	r3, #1
 8001aa8:	005b      	lsls	r3, r3, #1
 8001aaa:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8001aac:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8001aae:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001ab0:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ab4:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8001ab6:	e002      	b.n	8001abe <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001ab8:	4b05      	ldr	r3, [pc, #20]	@ (8001ad0 <HAL_RCC_GetSysClockFreq+0x204>)
 8001aba:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8001abc:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001abe:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8001ac0:	4618      	mov	r0, r3
 8001ac2:	3750      	adds	r7, #80	@ 0x50
 8001ac4:	46bd      	mov	sp, r7
 8001ac6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001aca:	bf00      	nop
 8001acc:	40023800 	.word	0x40023800
 8001ad0:	00f42400 	.word	0x00f42400
 8001ad4:	007a1200 	.word	0x007a1200

08001ad8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001ad8:	b580      	push	{r7, lr}
 8001ada:	b082      	sub	sp, #8
 8001adc:	af00      	add	r7, sp, #0
 8001ade:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	2b00      	cmp	r3, #0
 8001ae4:	d101      	bne.n	8001aea <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001ae6:	2301      	movs	r3, #1
 8001ae8:	e041      	b.n	8001b6e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001af0:	b2db      	uxtb	r3, r3
 8001af2:	2b00      	cmp	r3, #0
 8001af4:	d106      	bne.n	8001b04 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	2200      	movs	r2, #0
 8001afa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001afe:	6878      	ldr	r0, [r7, #4]
 8001b00:	f7fe ff0a 	bl	8000918 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	2202      	movs	r2, #2
 8001b08:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	681a      	ldr	r2, [r3, #0]
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	3304      	adds	r3, #4
 8001b14:	4619      	mov	r1, r3
 8001b16:	4610      	mov	r0, r2
 8001b18:	f000 f9b6 	bl	8001e88 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	2201      	movs	r2, #1
 8001b20:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	2201      	movs	r2, #1
 8001b28:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	2201      	movs	r2, #1
 8001b30:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	2201      	movs	r2, #1
 8001b38:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	2201      	movs	r2, #1
 8001b40:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	2201      	movs	r2, #1
 8001b48:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	2201      	movs	r2, #1
 8001b50:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	2201      	movs	r2, #1
 8001b58:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	2201      	movs	r2, #1
 8001b60:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	2201      	movs	r2, #1
 8001b68:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8001b6c:	2300      	movs	r3, #0
}
 8001b6e:	4618      	mov	r0, r3
 8001b70:	3708      	adds	r7, #8
 8001b72:	46bd      	mov	sp, r7
 8001b74:	bd80      	pop	{r7, pc}
	...

08001b78 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001b78:	b480      	push	{r7}
 8001b7a:	b085      	sub	sp, #20
 8001b7c:	af00      	add	r7, sp, #0
 8001b7e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001b86:	b2db      	uxtb	r3, r3
 8001b88:	2b01      	cmp	r3, #1
 8001b8a:	d001      	beq.n	8001b90 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001b8c:	2301      	movs	r3, #1
 8001b8e:	e04e      	b.n	8001c2e <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	2202      	movs	r2, #2
 8001b94:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	68da      	ldr	r2, [r3, #12]
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	f042 0201 	orr.w	r2, r2, #1
 8001ba6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	681b      	ldr	r3, [r3, #0]
 8001bac:	4a23      	ldr	r2, [pc, #140]	@ (8001c3c <HAL_TIM_Base_Start_IT+0xc4>)
 8001bae:	4293      	cmp	r3, r2
 8001bb0:	d022      	beq.n	8001bf8 <HAL_TIM_Base_Start_IT+0x80>
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	681b      	ldr	r3, [r3, #0]
 8001bb6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001bba:	d01d      	beq.n	8001bf8 <HAL_TIM_Base_Start_IT+0x80>
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	4a1f      	ldr	r2, [pc, #124]	@ (8001c40 <HAL_TIM_Base_Start_IT+0xc8>)
 8001bc2:	4293      	cmp	r3, r2
 8001bc4:	d018      	beq.n	8001bf8 <HAL_TIM_Base_Start_IT+0x80>
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	4a1e      	ldr	r2, [pc, #120]	@ (8001c44 <HAL_TIM_Base_Start_IT+0xcc>)
 8001bcc:	4293      	cmp	r3, r2
 8001bce:	d013      	beq.n	8001bf8 <HAL_TIM_Base_Start_IT+0x80>
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	4a1c      	ldr	r2, [pc, #112]	@ (8001c48 <HAL_TIM_Base_Start_IT+0xd0>)
 8001bd6:	4293      	cmp	r3, r2
 8001bd8:	d00e      	beq.n	8001bf8 <HAL_TIM_Base_Start_IT+0x80>
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	4a1b      	ldr	r2, [pc, #108]	@ (8001c4c <HAL_TIM_Base_Start_IT+0xd4>)
 8001be0:	4293      	cmp	r3, r2
 8001be2:	d009      	beq.n	8001bf8 <HAL_TIM_Base_Start_IT+0x80>
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	4a19      	ldr	r2, [pc, #100]	@ (8001c50 <HAL_TIM_Base_Start_IT+0xd8>)
 8001bea:	4293      	cmp	r3, r2
 8001bec:	d004      	beq.n	8001bf8 <HAL_TIM_Base_Start_IT+0x80>
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	681b      	ldr	r3, [r3, #0]
 8001bf2:	4a18      	ldr	r2, [pc, #96]	@ (8001c54 <HAL_TIM_Base_Start_IT+0xdc>)
 8001bf4:	4293      	cmp	r3, r2
 8001bf6:	d111      	bne.n	8001c1c <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	689b      	ldr	r3, [r3, #8]
 8001bfe:	f003 0307 	and.w	r3, r3, #7
 8001c02:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001c04:	68fb      	ldr	r3, [r7, #12]
 8001c06:	2b06      	cmp	r3, #6
 8001c08:	d010      	beq.n	8001c2c <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	681a      	ldr	r2, [r3, #0]
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	f042 0201 	orr.w	r2, r2, #1
 8001c18:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001c1a:	e007      	b.n	8001c2c <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	681a      	ldr	r2, [r3, #0]
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	f042 0201 	orr.w	r2, r2, #1
 8001c2a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001c2c:	2300      	movs	r3, #0
}
 8001c2e:	4618      	mov	r0, r3
 8001c30:	3714      	adds	r7, #20
 8001c32:	46bd      	mov	sp, r7
 8001c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c38:	4770      	bx	lr
 8001c3a:	bf00      	nop
 8001c3c:	40010000 	.word	0x40010000
 8001c40:	40000400 	.word	0x40000400
 8001c44:	40000800 	.word	0x40000800
 8001c48:	40000c00 	.word	0x40000c00
 8001c4c:	40010400 	.word	0x40010400
 8001c50:	40014000 	.word	0x40014000
 8001c54:	40001800 	.word	0x40001800

08001c58 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001c58:	b580      	push	{r7, lr}
 8001c5a:	b084      	sub	sp, #16
 8001c5c:	af00      	add	r7, sp, #0
 8001c5e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	68db      	ldr	r3, [r3, #12]
 8001c66:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	691b      	ldr	r3, [r3, #16]
 8001c6e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8001c70:	68bb      	ldr	r3, [r7, #8]
 8001c72:	f003 0302 	and.w	r3, r3, #2
 8001c76:	2b00      	cmp	r3, #0
 8001c78:	d020      	beq.n	8001cbc <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8001c7a:	68fb      	ldr	r3, [r7, #12]
 8001c7c:	f003 0302 	and.w	r3, r3, #2
 8001c80:	2b00      	cmp	r3, #0
 8001c82:	d01b      	beq.n	8001cbc <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	681b      	ldr	r3, [r3, #0]
 8001c88:	f06f 0202 	mvn.w	r2, #2
 8001c8c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	2201      	movs	r2, #1
 8001c92:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	699b      	ldr	r3, [r3, #24]
 8001c9a:	f003 0303 	and.w	r3, r3, #3
 8001c9e:	2b00      	cmp	r3, #0
 8001ca0:	d003      	beq.n	8001caa <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001ca2:	6878      	ldr	r0, [r7, #4]
 8001ca4:	f000 f8d2 	bl	8001e4c <HAL_TIM_IC_CaptureCallback>
 8001ca8:	e005      	b.n	8001cb6 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001caa:	6878      	ldr	r0, [r7, #4]
 8001cac:	f000 f8c4 	bl	8001e38 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001cb0:	6878      	ldr	r0, [r7, #4]
 8001cb2:	f000 f8d5 	bl	8001e60 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	2200      	movs	r2, #0
 8001cba:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8001cbc:	68bb      	ldr	r3, [r7, #8]
 8001cbe:	f003 0304 	and.w	r3, r3, #4
 8001cc2:	2b00      	cmp	r3, #0
 8001cc4:	d020      	beq.n	8001d08 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8001cc6:	68fb      	ldr	r3, [r7, #12]
 8001cc8:	f003 0304 	and.w	r3, r3, #4
 8001ccc:	2b00      	cmp	r3, #0
 8001cce:	d01b      	beq.n	8001d08 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	681b      	ldr	r3, [r3, #0]
 8001cd4:	f06f 0204 	mvn.w	r2, #4
 8001cd8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	2202      	movs	r2, #2
 8001cde:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	699b      	ldr	r3, [r3, #24]
 8001ce6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001cea:	2b00      	cmp	r3, #0
 8001cec:	d003      	beq.n	8001cf6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001cee:	6878      	ldr	r0, [r7, #4]
 8001cf0:	f000 f8ac 	bl	8001e4c <HAL_TIM_IC_CaptureCallback>
 8001cf4:	e005      	b.n	8001d02 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001cf6:	6878      	ldr	r0, [r7, #4]
 8001cf8:	f000 f89e 	bl	8001e38 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001cfc:	6878      	ldr	r0, [r7, #4]
 8001cfe:	f000 f8af 	bl	8001e60 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	2200      	movs	r2, #0
 8001d06:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8001d08:	68bb      	ldr	r3, [r7, #8]
 8001d0a:	f003 0308 	and.w	r3, r3, #8
 8001d0e:	2b00      	cmp	r3, #0
 8001d10:	d020      	beq.n	8001d54 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8001d12:	68fb      	ldr	r3, [r7, #12]
 8001d14:	f003 0308 	and.w	r3, r3, #8
 8001d18:	2b00      	cmp	r3, #0
 8001d1a:	d01b      	beq.n	8001d54 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	f06f 0208 	mvn.w	r2, #8
 8001d24:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	2204      	movs	r2, #4
 8001d2a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	69db      	ldr	r3, [r3, #28]
 8001d32:	f003 0303 	and.w	r3, r3, #3
 8001d36:	2b00      	cmp	r3, #0
 8001d38:	d003      	beq.n	8001d42 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001d3a:	6878      	ldr	r0, [r7, #4]
 8001d3c:	f000 f886 	bl	8001e4c <HAL_TIM_IC_CaptureCallback>
 8001d40:	e005      	b.n	8001d4e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001d42:	6878      	ldr	r0, [r7, #4]
 8001d44:	f000 f878 	bl	8001e38 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001d48:	6878      	ldr	r0, [r7, #4]
 8001d4a:	f000 f889 	bl	8001e60 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	2200      	movs	r2, #0
 8001d52:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8001d54:	68bb      	ldr	r3, [r7, #8]
 8001d56:	f003 0310 	and.w	r3, r3, #16
 8001d5a:	2b00      	cmp	r3, #0
 8001d5c:	d020      	beq.n	8001da0 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8001d5e:	68fb      	ldr	r3, [r7, #12]
 8001d60:	f003 0310 	and.w	r3, r3, #16
 8001d64:	2b00      	cmp	r3, #0
 8001d66:	d01b      	beq.n	8001da0 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	f06f 0210 	mvn.w	r2, #16
 8001d70:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	2208      	movs	r2, #8
 8001d76:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	69db      	ldr	r3, [r3, #28]
 8001d7e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001d82:	2b00      	cmp	r3, #0
 8001d84:	d003      	beq.n	8001d8e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001d86:	6878      	ldr	r0, [r7, #4]
 8001d88:	f000 f860 	bl	8001e4c <HAL_TIM_IC_CaptureCallback>
 8001d8c:	e005      	b.n	8001d9a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001d8e:	6878      	ldr	r0, [r7, #4]
 8001d90:	f000 f852 	bl	8001e38 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001d94:	6878      	ldr	r0, [r7, #4]
 8001d96:	f000 f863 	bl	8001e60 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	2200      	movs	r2, #0
 8001d9e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8001da0:	68bb      	ldr	r3, [r7, #8]
 8001da2:	f003 0301 	and.w	r3, r3, #1
 8001da6:	2b00      	cmp	r3, #0
 8001da8:	d00c      	beq.n	8001dc4 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8001daa:	68fb      	ldr	r3, [r7, #12]
 8001dac:	f003 0301 	and.w	r3, r3, #1
 8001db0:	2b00      	cmp	r3, #0
 8001db2:	d007      	beq.n	8001dc4 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	f06f 0201 	mvn.w	r2, #1
 8001dbc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8001dbe:	6878      	ldr	r0, [r7, #4]
 8001dc0:	f001 f9c4 	bl	800314c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8001dc4:	68bb      	ldr	r3, [r7, #8]
 8001dc6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001dca:	2b00      	cmp	r3, #0
 8001dcc:	d00c      	beq.n	8001de8 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8001dce:	68fb      	ldr	r3, [r7, #12]
 8001dd0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001dd4:	2b00      	cmp	r3, #0
 8001dd6:	d007      	beq.n	8001de8 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8001de0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8001de2:	6878      	ldr	r0, [r7, #4]
 8001de4:	f000 f97c 	bl	80020e0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8001de8:	68bb      	ldr	r3, [r7, #8]
 8001dea:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001dee:	2b00      	cmp	r3, #0
 8001df0:	d00c      	beq.n	8001e0c <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8001df2:	68fb      	ldr	r3, [r7, #12]
 8001df4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001df8:	2b00      	cmp	r3, #0
 8001dfa:	d007      	beq.n	8001e0c <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8001e04:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8001e06:	6878      	ldr	r0, [r7, #4]
 8001e08:	f000 f834 	bl	8001e74 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8001e0c:	68bb      	ldr	r3, [r7, #8]
 8001e0e:	f003 0320 	and.w	r3, r3, #32
 8001e12:	2b00      	cmp	r3, #0
 8001e14:	d00c      	beq.n	8001e30 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8001e16:	68fb      	ldr	r3, [r7, #12]
 8001e18:	f003 0320 	and.w	r3, r3, #32
 8001e1c:	2b00      	cmp	r3, #0
 8001e1e:	d007      	beq.n	8001e30 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	f06f 0220 	mvn.w	r2, #32
 8001e28:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8001e2a:	6878      	ldr	r0, [r7, #4]
 8001e2c:	f000 f94e 	bl	80020cc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8001e30:	bf00      	nop
 8001e32:	3710      	adds	r7, #16
 8001e34:	46bd      	mov	sp, r7
 8001e36:	bd80      	pop	{r7, pc}

08001e38 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001e38:	b480      	push	{r7}
 8001e3a:	b083      	sub	sp, #12
 8001e3c:	af00      	add	r7, sp, #0
 8001e3e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8001e40:	bf00      	nop
 8001e42:	370c      	adds	r7, #12
 8001e44:	46bd      	mov	sp, r7
 8001e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e4a:	4770      	bx	lr

08001e4c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001e4c:	b480      	push	{r7}
 8001e4e:	b083      	sub	sp, #12
 8001e50:	af00      	add	r7, sp, #0
 8001e52:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8001e54:	bf00      	nop
 8001e56:	370c      	adds	r7, #12
 8001e58:	46bd      	mov	sp, r7
 8001e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e5e:	4770      	bx	lr

08001e60 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8001e60:	b480      	push	{r7}
 8001e62:	b083      	sub	sp, #12
 8001e64:	af00      	add	r7, sp, #0
 8001e66:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8001e68:	bf00      	nop
 8001e6a:	370c      	adds	r7, #12
 8001e6c:	46bd      	mov	sp, r7
 8001e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e72:	4770      	bx	lr

08001e74 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8001e74:	b480      	push	{r7}
 8001e76:	b083      	sub	sp, #12
 8001e78:	af00      	add	r7, sp, #0
 8001e7a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8001e7c:	bf00      	nop
 8001e7e:	370c      	adds	r7, #12
 8001e80:	46bd      	mov	sp, r7
 8001e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e86:	4770      	bx	lr

08001e88 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8001e88:	b480      	push	{r7}
 8001e8a:	b085      	sub	sp, #20
 8001e8c:	af00      	add	r7, sp, #0
 8001e8e:	6078      	str	r0, [r7, #4]
 8001e90:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	4a43      	ldr	r2, [pc, #268]	@ (8001fa8 <TIM_Base_SetConfig+0x120>)
 8001e9c:	4293      	cmp	r3, r2
 8001e9e:	d013      	beq.n	8001ec8 <TIM_Base_SetConfig+0x40>
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001ea6:	d00f      	beq.n	8001ec8 <TIM_Base_SetConfig+0x40>
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	4a40      	ldr	r2, [pc, #256]	@ (8001fac <TIM_Base_SetConfig+0x124>)
 8001eac:	4293      	cmp	r3, r2
 8001eae:	d00b      	beq.n	8001ec8 <TIM_Base_SetConfig+0x40>
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	4a3f      	ldr	r2, [pc, #252]	@ (8001fb0 <TIM_Base_SetConfig+0x128>)
 8001eb4:	4293      	cmp	r3, r2
 8001eb6:	d007      	beq.n	8001ec8 <TIM_Base_SetConfig+0x40>
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	4a3e      	ldr	r2, [pc, #248]	@ (8001fb4 <TIM_Base_SetConfig+0x12c>)
 8001ebc:	4293      	cmp	r3, r2
 8001ebe:	d003      	beq.n	8001ec8 <TIM_Base_SetConfig+0x40>
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	4a3d      	ldr	r2, [pc, #244]	@ (8001fb8 <TIM_Base_SetConfig+0x130>)
 8001ec4:	4293      	cmp	r3, r2
 8001ec6:	d108      	bne.n	8001eda <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001ec8:	68fb      	ldr	r3, [r7, #12]
 8001eca:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001ece:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8001ed0:	683b      	ldr	r3, [r7, #0]
 8001ed2:	685b      	ldr	r3, [r3, #4]
 8001ed4:	68fa      	ldr	r2, [r7, #12]
 8001ed6:	4313      	orrs	r3, r2
 8001ed8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	4a32      	ldr	r2, [pc, #200]	@ (8001fa8 <TIM_Base_SetConfig+0x120>)
 8001ede:	4293      	cmp	r3, r2
 8001ee0:	d02b      	beq.n	8001f3a <TIM_Base_SetConfig+0xb2>
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001ee8:	d027      	beq.n	8001f3a <TIM_Base_SetConfig+0xb2>
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	4a2f      	ldr	r2, [pc, #188]	@ (8001fac <TIM_Base_SetConfig+0x124>)
 8001eee:	4293      	cmp	r3, r2
 8001ef0:	d023      	beq.n	8001f3a <TIM_Base_SetConfig+0xb2>
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	4a2e      	ldr	r2, [pc, #184]	@ (8001fb0 <TIM_Base_SetConfig+0x128>)
 8001ef6:	4293      	cmp	r3, r2
 8001ef8:	d01f      	beq.n	8001f3a <TIM_Base_SetConfig+0xb2>
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	4a2d      	ldr	r2, [pc, #180]	@ (8001fb4 <TIM_Base_SetConfig+0x12c>)
 8001efe:	4293      	cmp	r3, r2
 8001f00:	d01b      	beq.n	8001f3a <TIM_Base_SetConfig+0xb2>
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	4a2c      	ldr	r2, [pc, #176]	@ (8001fb8 <TIM_Base_SetConfig+0x130>)
 8001f06:	4293      	cmp	r3, r2
 8001f08:	d017      	beq.n	8001f3a <TIM_Base_SetConfig+0xb2>
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	4a2b      	ldr	r2, [pc, #172]	@ (8001fbc <TIM_Base_SetConfig+0x134>)
 8001f0e:	4293      	cmp	r3, r2
 8001f10:	d013      	beq.n	8001f3a <TIM_Base_SetConfig+0xb2>
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	4a2a      	ldr	r2, [pc, #168]	@ (8001fc0 <TIM_Base_SetConfig+0x138>)
 8001f16:	4293      	cmp	r3, r2
 8001f18:	d00f      	beq.n	8001f3a <TIM_Base_SetConfig+0xb2>
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	4a29      	ldr	r2, [pc, #164]	@ (8001fc4 <TIM_Base_SetConfig+0x13c>)
 8001f1e:	4293      	cmp	r3, r2
 8001f20:	d00b      	beq.n	8001f3a <TIM_Base_SetConfig+0xb2>
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	4a28      	ldr	r2, [pc, #160]	@ (8001fc8 <TIM_Base_SetConfig+0x140>)
 8001f26:	4293      	cmp	r3, r2
 8001f28:	d007      	beq.n	8001f3a <TIM_Base_SetConfig+0xb2>
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	4a27      	ldr	r2, [pc, #156]	@ (8001fcc <TIM_Base_SetConfig+0x144>)
 8001f2e:	4293      	cmp	r3, r2
 8001f30:	d003      	beq.n	8001f3a <TIM_Base_SetConfig+0xb2>
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	4a26      	ldr	r2, [pc, #152]	@ (8001fd0 <TIM_Base_SetConfig+0x148>)
 8001f36:	4293      	cmp	r3, r2
 8001f38:	d108      	bne.n	8001f4c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8001f3a:	68fb      	ldr	r3, [r7, #12]
 8001f3c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001f40:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001f42:	683b      	ldr	r3, [r7, #0]
 8001f44:	68db      	ldr	r3, [r3, #12]
 8001f46:	68fa      	ldr	r2, [r7, #12]
 8001f48:	4313      	orrs	r3, r2
 8001f4a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001f4c:	68fb      	ldr	r3, [r7, #12]
 8001f4e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8001f52:	683b      	ldr	r3, [r7, #0]
 8001f54:	695b      	ldr	r3, [r3, #20]
 8001f56:	4313      	orrs	r3, r2
 8001f58:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001f5a:	683b      	ldr	r3, [r7, #0]
 8001f5c:	689a      	ldr	r2, [r3, #8]
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8001f62:	683b      	ldr	r3, [r7, #0]
 8001f64:	681a      	ldr	r2, [r3, #0]
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	4a0e      	ldr	r2, [pc, #56]	@ (8001fa8 <TIM_Base_SetConfig+0x120>)
 8001f6e:	4293      	cmp	r3, r2
 8001f70:	d003      	beq.n	8001f7a <TIM_Base_SetConfig+0xf2>
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	4a10      	ldr	r2, [pc, #64]	@ (8001fb8 <TIM_Base_SetConfig+0x130>)
 8001f76:	4293      	cmp	r3, r2
 8001f78:	d103      	bne.n	8001f82 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8001f7a:	683b      	ldr	r3, [r7, #0]
 8001f7c:	691a      	ldr	r2, [r3, #16]
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	f043 0204 	orr.w	r2, r3, #4
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	2201      	movs	r2, #1
 8001f92:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	68fa      	ldr	r2, [r7, #12]
 8001f98:	601a      	str	r2, [r3, #0]
}
 8001f9a:	bf00      	nop
 8001f9c:	3714      	adds	r7, #20
 8001f9e:	46bd      	mov	sp, r7
 8001fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fa4:	4770      	bx	lr
 8001fa6:	bf00      	nop
 8001fa8:	40010000 	.word	0x40010000
 8001fac:	40000400 	.word	0x40000400
 8001fb0:	40000800 	.word	0x40000800
 8001fb4:	40000c00 	.word	0x40000c00
 8001fb8:	40010400 	.word	0x40010400
 8001fbc:	40014000 	.word	0x40014000
 8001fc0:	40014400 	.word	0x40014400
 8001fc4:	40014800 	.word	0x40014800
 8001fc8:	40001800 	.word	0x40001800
 8001fcc:	40001c00 	.word	0x40001c00
 8001fd0:	40002000 	.word	0x40002000

08001fd4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8001fd4:	b480      	push	{r7}
 8001fd6:	b085      	sub	sp, #20
 8001fd8:	af00      	add	r7, sp, #0
 8001fda:	6078      	str	r0, [r7, #4]
 8001fdc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001fe4:	2b01      	cmp	r3, #1
 8001fe6:	d101      	bne.n	8001fec <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8001fe8:	2302      	movs	r3, #2
 8001fea:	e05a      	b.n	80020a2 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	2201      	movs	r2, #1
 8001ff0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	2202      	movs	r2, #2
 8001ff8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	685b      	ldr	r3, [r3, #4]
 8002002:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	689b      	ldr	r3, [r3, #8]
 800200a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800200c:	68fb      	ldr	r3, [r7, #12]
 800200e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002012:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002014:	683b      	ldr	r3, [r7, #0]
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	68fa      	ldr	r2, [r7, #12]
 800201a:	4313      	orrs	r3, r2
 800201c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	68fa      	ldr	r2, [r7, #12]
 8002024:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	4a21      	ldr	r2, [pc, #132]	@ (80020b0 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800202c:	4293      	cmp	r3, r2
 800202e:	d022      	beq.n	8002076 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002038:	d01d      	beq.n	8002076 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	4a1d      	ldr	r2, [pc, #116]	@ (80020b4 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8002040:	4293      	cmp	r3, r2
 8002042:	d018      	beq.n	8002076 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	4a1b      	ldr	r2, [pc, #108]	@ (80020b8 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800204a:	4293      	cmp	r3, r2
 800204c:	d013      	beq.n	8002076 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	4a1a      	ldr	r2, [pc, #104]	@ (80020bc <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8002054:	4293      	cmp	r3, r2
 8002056:	d00e      	beq.n	8002076 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	4a18      	ldr	r2, [pc, #96]	@ (80020c0 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800205e:	4293      	cmp	r3, r2
 8002060:	d009      	beq.n	8002076 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	4a17      	ldr	r2, [pc, #92]	@ (80020c4 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8002068:	4293      	cmp	r3, r2
 800206a:	d004      	beq.n	8002076 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	4a15      	ldr	r2, [pc, #84]	@ (80020c8 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8002072:	4293      	cmp	r3, r2
 8002074:	d10c      	bne.n	8002090 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002076:	68bb      	ldr	r3, [r7, #8]
 8002078:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800207c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800207e:	683b      	ldr	r3, [r7, #0]
 8002080:	685b      	ldr	r3, [r3, #4]
 8002082:	68ba      	ldr	r2, [r7, #8]
 8002084:	4313      	orrs	r3, r2
 8002086:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	68ba      	ldr	r2, [r7, #8]
 800208e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	2201      	movs	r2, #1
 8002094:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	2200      	movs	r2, #0
 800209c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80020a0:	2300      	movs	r3, #0
}
 80020a2:	4618      	mov	r0, r3
 80020a4:	3714      	adds	r7, #20
 80020a6:	46bd      	mov	sp, r7
 80020a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ac:	4770      	bx	lr
 80020ae:	bf00      	nop
 80020b0:	40010000 	.word	0x40010000
 80020b4:	40000400 	.word	0x40000400
 80020b8:	40000800 	.word	0x40000800
 80020bc:	40000c00 	.word	0x40000c00
 80020c0:	40010400 	.word	0x40010400
 80020c4:	40014000 	.word	0x40014000
 80020c8:	40001800 	.word	0x40001800

080020cc <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80020cc:	b480      	push	{r7}
 80020ce:	b083      	sub	sp, #12
 80020d0:	af00      	add	r7, sp, #0
 80020d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80020d4:	bf00      	nop
 80020d6:	370c      	adds	r7, #12
 80020d8:	46bd      	mov	sp, r7
 80020da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020de:	4770      	bx	lr

080020e0 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80020e0:	b480      	push	{r7}
 80020e2:	b083      	sub	sp, #12
 80020e4:	af00      	add	r7, sp, #0
 80020e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80020e8:	bf00      	nop
 80020ea:	370c      	adds	r7, #12
 80020ec:	46bd      	mov	sp, r7
 80020ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020f2:	4770      	bx	lr

080020f4 <_7SEG_GPIO_Init>:
 */

#include "7seg.h"

void _7SEG_GPIO_Init()
{
 80020f4:	b580      	push	{r7, lr}
 80020f6:	b08a      	sub	sp, #40	@ 0x28
 80020f8:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct;

	/* GPIOA,D,E Periph clock enable */
	__HAL_RCC_GPIOA_CLK_ENABLE();
 80020fa:	2300      	movs	r3, #0
 80020fc:	613b      	str	r3, [r7, #16]
 80020fe:	4b6b      	ldr	r3, [pc, #428]	@ (80022ac <_7SEG_GPIO_Init+0x1b8>)
 8002100:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002102:	4a6a      	ldr	r2, [pc, #424]	@ (80022ac <_7SEG_GPIO_Init+0x1b8>)
 8002104:	f043 0301 	orr.w	r3, r3, #1
 8002108:	6313      	str	r3, [r2, #48]	@ 0x30
 800210a:	4b68      	ldr	r3, [pc, #416]	@ (80022ac <_7SEG_GPIO_Init+0x1b8>)
 800210c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800210e:	f003 0301 	and.w	r3, r3, #1
 8002112:	613b      	str	r3, [r7, #16]
 8002114:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8002116:	2300      	movs	r3, #0
 8002118:	60fb      	str	r3, [r7, #12]
 800211a:	4b64      	ldr	r3, [pc, #400]	@ (80022ac <_7SEG_GPIO_Init+0x1b8>)
 800211c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800211e:	4a63      	ldr	r2, [pc, #396]	@ (80022ac <_7SEG_GPIO_Init+0x1b8>)
 8002120:	f043 0304 	orr.w	r3, r3, #4
 8002124:	6313      	str	r3, [r2, #48]	@ 0x30
 8002126:	4b61      	ldr	r3, [pc, #388]	@ (80022ac <_7SEG_GPIO_Init+0x1b8>)
 8002128:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800212a:	f003 0304 	and.w	r3, r3, #4
 800212e:	60fb      	str	r3, [r7, #12]
 8002130:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 8002132:	2300      	movs	r3, #0
 8002134:	60bb      	str	r3, [r7, #8]
 8002136:	4b5d      	ldr	r3, [pc, #372]	@ (80022ac <_7SEG_GPIO_Init+0x1b8>)
 8002138:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800213a:	4a5c      	ldr	r2, [pc, #368]	@ (80022ac <_7SEG_GPIO_Init+0x1b8>)
 800213c:	f043 0308 	orr.w	r3, r3, #8
 8002140:	6313      	str	r3, [r2, #48]	@ 0x30
 8002142:	4b5a      	ldr	r3, [pc, #360]	@ (80022ac <_7SEG_GPIO_Init+0x1b8>)
 8002144:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002146:	f003 0308 	and.w	r3, r3, #8
 800214a:	60bb      	str	r3, [r7, #8]
 800214c:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOE_CLK_ENABLE();
 800214e:	2300      	movs	r3, #0
 8002150:	607b      	str	r3, [r7, #4]
 8002152:	4b56      	ldr	r3, [pc, #344]	@ (80022ac <_7SEG_GPIO_Init+0x1b8>)
 8002154:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002156:	4a55      	ldr	r2, [pc, #340]	@ (80022ac <_7SEG_GPIO_Init+0x1b8>)
 8002158:	f043 0310 	orr.w	r3, r3, #16
 800215c:	6313      	str	r3, [r2, #48]	@ 0x30
 800215e:	4b53      	ldr	r3, [pc, #332]	@ (80022ac <_7SEG_GPIO_Init+0x1b8>)
 8002160:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002162:	f003 0310 	and.w	r3, r3, #16
 8002166:	607b      	str	r3, [r7, #4]
 8002168:	687b      	ldr	r3, [r7, #4]

	//Digit1
	GPIO_InitStruct.Pin = GPIO_PIN_DGT1_A;
 800216a:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800216e:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002170:	2301      	movs	r3, #1
 8002172:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002174:	2300      	movs	r3, #0
 8002176:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002178:	2300      	movs	r3, #0
 800217a:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(GPIO_DGT1_A, &GPIO_InitStruct);
 800217c:	f107 0314 	add.w	r3, r7, #20
 8002180:	4619      	mov	r1, r3
 8002182:	484b      	ldr	r0, [pc, #300]	@ (80022b0 <_7SEG_GPIO_Init+0x1bc>)
 8002184:	f7fe fe5e 	bl	8000e44 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT1_B;
 8002188:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800218c:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT1_B, &GPIO_InitStruct);
 800218e:	f107 0314 	add.w	r3, r7, #20
 8002192:	4619      	mov	r1, r3
 8002194:	4847      	ldr	r0, [pc, #284]	@ (80022b4 <_7SEG_GPIO_Init+0x1c0>)
 8002196:	f7fe fe55 	bl	8000e44 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT1_C;
 800219a:	2340      	movs	r3, #64	@ 0x40
 800219c:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT1_C, &GPIO_InitStruct);
 800219e:	f107 0314 	add.w	r3, r7, #20
 80021a2:	4619      	mov	r1, r3
 80021a4:	4842      	ldr	r0, [pc, #264]	@ (80022b0 <_7SEG_GPIO_Init+0x1bc>)
 80021a6:	f7fe fe4d 	bl	8000e44 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT1_D;
 80021aa:	2320      	movs	r3, #32
 80021ac:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT1_D, &GPIO_InitStruct);
 80021ae:	f107 0314 	add.w	r3, r7, #20
 80021b2:	4619      	mov	r1, r3
 80021b4:	483e      	ldr	r0, [pc, #248]	@ (80022b0 <_7SEG_GPIO_Init+0x1bc>)
 80021b6:	f7fe fe45 	bl	8000e44 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT1_E;
 80021ba:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80021be:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT1_E, &GPIO_InitStruct);
 80021c0:	f107 0314 	add.w	r3, r7, #20
 80021c4:	4619      	mov	r1, r3
 80021c6:	483c      	ldr	r0, [pc, #240]	@ (80022b8 <_7SEG_GPIO_Init+0x1c4>)
 80021c8:	f7fe fe3c 	bl	8000e44 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT1_F;
 80021cc:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80021d0:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT1_F, &GPIO_InitStruct);
 80021d2:	f107 0314 	add.w	r3, r7, #20
 80021d6:	4619      	mov	r1, r3
 80021d8:	4837      	ldr	r0, [pc, #220]	@ (80022b8 <_7SEG_GPIO_Init+0x1c4>)
 80021da:	f7fe fe33 	bl	8000e44 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT1_G;
 80021de:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80021e2:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT1_G, &GPIO_InitStruct);
 80021e4:	f107 0314 	add.w	r3, r7, #20
 80021e8:	4619      	mov	r1, r3
 80021ea:	4831      	ldr	r0, [pc, #196]	@ (80022b0 <_7SEG_GPIO_Init+0x1bc>)
 80021ec:	f7fe fe2a 	bl	8000e44 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT1_DP;
 80021f0:	2380      	movs	r3, #128	@ 0x80
 80021f2:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT1_DP, &GPIO_InitStruct);
 80021f4:	f107 0314 	add.w	r3, r7, #20
 80021f8:	4619      	mov	r1, r3
 80021fa:	482d      	ldr	r0, [pc, #180]	@ (80022b0 <_7SEG_GPIO_Init+0x1bc>)
 80021fc:	f7fe fe22 	bl	8000e44 <HAL_GPIO_Init>

	//Digit2
	GPIO_InitStruct.Pin = GPIO_PIN_DGT2_A;
 8002200:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002204:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT2_A, &GPIO_InitStruct);
 8002206:	f107 0314 	add.w	r3, r7, #20
 800220a:	4619      	mov	r1, r3
 800220c:	482b      	ldr	r0, [pc, #172]	@ (80022bc <_7SEG_GPIO_Init+0x1c8>)
 800220e:	f7fe fe19 	bl	8000e44 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT2_B;
 8002212:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002216:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT2_B, &GPIO_InitStruct);
 8002218:	f107 0314 	add.w	r3, r7, #20
 800221c:	4619      	mov	r1, r3
 800221e:	4827      	ldr	r0, [pc, #156]	@ (80022bc <_7SEG_GPIO_Init+0x1c8>)
 8002220:	f7fe fe10 	bl	8000e44 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT2_C;
 8002224:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002228:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT2_C, &GPIO_InitStruct);
 800222a:	f107 0314 	add.w	r3, r7, #20
 800222e:	4619      	mov	r1, r3
 8002230:	4822      	ldr	r0, [pc, #136]	@ (80022bc <_7SEG_GPIO_Init+0x1c8>)
 8002232:	f7fe fe07 	bl	8000e44 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT2_D;
 8002236:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800223a:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT2_D, &GPIO_InitStruct);
 800223c:	f107 0314 	add.w	r3, r7, #20
 8002240:	4619      	mov	r1, r3
 8002242:	481e      	ldr	r0, [pc, #120]	@ (80022bc <_7SEG_GPIO_Init+0x1c8>)
 8002244:	f7fe fdfe 	bl	8000e44 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT2_E;
 8002248:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800224c:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT2_E, &GPIO_InitStruct);
 800224e:	f107 0314 	add.w	r3, r7, #20
 8002252:	4619      	mov	r1, r3
 8002254:	4819      	ldr	r0, [pc, #100]	@ (80022bc <_7SEG_GPIO_Init+0x1c8>)
 8002256:	f7fe fdf5 	bl	8000e44 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT2_F;
 800225a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800225e:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT2_F, &GPIO_InitStruct);
 8002260:	f107 0314 	add.w	r3, r7, #20
 8002264:	4619      	mov	r1, r3
 8002266:	4815      	ldr	r0, [pc, #84]	@ (80022bc <_7SEG_GPIO_Init+0x1c8>)
 8002268:	f7fe fdec 	bl	8000e44 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT2_G;
 800226c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002270:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT2_G, &GPIO_InitStruct);
 8002272:	f107 0314 	add.w	r3, r7, #20
 8002276:	4619      	mov	r1, r3
 8002278:	4810      	ldr	r0, [pc, #64]	@ (80022bc <_7SEG_GPIO_Init+0x1c8>)
 800227a:	f7fe fde3 	bl	8000e44 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT2_DP;
 800227e:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8002282:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT2_DP, &GPIO_InitStruct);
 8002284:	f107 0314 	add.w	r3, r7, #20
 8002288:	4619      	mov	r1, r3
 800228a:	480c      	ldr	r0, [pc, #48]	@ (80022bc <_7SEG_GPIO_Init+0x1c8>)
 800228c:	f7fe fdda 	bl	8000e44 <HAL_GPIO_Init>

	
	_7SEG_SetNumber(DGT1, 0, ON);
 8002290:	2201      	movs	r2, #1
 8002292:	2100      	movs	r1, #0
 8002294:	2000      	movs	r0, #0
 8002296:	f000 f813 	bl	80022c0 <_7SEG_SetNumber>
	_7SEG_SetNumber(DGT2, 0, ON);
 800229a:	2201      	movs	r2, #1
 800229c:	2100      	movs	r1, #0
 800229e:	2001      	movs	r0, #1
 80022a0:	f000 f80e 	bl	80022c0 <_7SEG_SetNumber>
}
 80022a4:	bf00      	nop
 80022a6:	3728      	adds	r7, #40	@ 0x28
 80022a8:	46bd      	mov	sp, r7
 80022aa:	bd80      	pop	{r7, pc}
 80022ac:	40023800 	.word	0x40023800
 80022b0:	40020c00 	.word	0x40020c00
 80022b4:	40020000 	.word	0x40020000
 80022b8:	40020800 	.word	0x40020800
 80022bc:	40021000 	.word	0x40021000

080022c0 <_7SEG_SetNumber>:


void _7SEG_SetNumber(int dgt, int num, int dp)
{
 80022c0:	b580      	push	{r7, lr}
 80022c2:	b084      	sub	sp, #16
 80022c4:	af00      	add	r7, sp, #0
 80022c6:	60f8      	str	r0, [r7, #12]
 80022c8:	60b9      	str	r1, [r7, #8]
 80022ca:	607a      	str	r2, [r7, #4]
	if(dgt == DGT1)
 80022cc:	68fb      	ldr	r3, [r7, #12]
 80022ce:	2b00      	cmp	r3, #0
 80022d0:	f040 81dc 	bne.w	800268c <_7SEG_SetNumber+0x3cc>
	{
		switch(num%10)
 80022d4:	68b9      	ldr	r1, [r7, #8]
 80022d6:	4bcb      	ldr	r3, [pc, #812]	@ (8002604 <_7SEG_SetNumber+0x344>)
 80022d8:	fb83 2301 	smull	r2, r3, r3, r1
 80022dc:	109a      	asrs	r2, r3, #2
 80022de:	17cb      	asrs	r3, r1, #31
 80022e0:	1ad2      	subs	r2, r2, r3
 80022e2:	4613      	mov	r3, r2
 80022e4:	009b      	lsls	r3, r3, #2
 80022e6:	4413      	add	r3, r2
 80022e8:	005b      	lsls	r3, r3, #1
 80022ea:	1aca      	subs	r2, r1, r3
 80022ec:	2a09      	cmp	r2, #9
 80022ee:	f200 81ba 	bhi.w	8002666 <_7SEG_SetNumber+0x3a6>
 80022f2:	a301      	add	r3, pc, #4	@ (adr r3, 80022f8 <_7SEG_SetNumber+0x38>)
 80022f4:	f853 f022 	ldr.w	pc, [r3, r2, lsl #2]
 80022f8:	08002321 	.word	0x08002321
 80022fc:	08002373 	.word	0x08002373
 8002300:	080023c5 	.word	0x080023c5
 8002304:	08002417 	.word	0x08002417
 8002308:	08002469 	.word	0x08002469
 800230c:	080024bb 	.word	0x080024bb
 8002310:	0800250d 	.word	0x0800250d
 8002314:	0800255f 	.word	0x0800255f
 8002318:	080025b1 	.word	0x080025b1
 800231c:	08002615 	.word	0x08002615
		{
			case 0: DGT1_A_ON; DGT1_B_ON; DGT1_C_ON; DGT1_D_ON; DGT1_E_ON; DGT1_F_ON;
 8002320:	2200      	movs	r2, #0
 8002322:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8002326:	48b8      	ldr	r0, [pc, #736]	@ (8002608 <_7SEG_SetNumber+0x348>)
 8002328:	f7fe ff40 	bl	80011ac <HAL_GPIO_WritePin>
 800232c:	2200      	movs	r2, #0
 800232e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002332:	48b6      	ldr	r0, [pc, #728]	@ (800260c <_7SEG_SetNumber+0x34c>)
 8002334:	f7fe ff3a 	bl	80011ac <HAL_GPIO_WritePin>
 8002338:	2200      	movs	r2, #0
 800233a:	2140      	movs	r1, #64	@ 0x40
 800233c:	48b2      	ldr	r0, [pc, #712]	@ (8002608 <_7SEG_SetNumber+0x348>)
 800233e:	f7fe ff35 	bl	80011ac <HAL_GPIO_WritePin>
 8002342:	2200      	movs	r2, #0
 8002344:	2120      	movs	r1, #32
 8002346:	48b0      	ldr	r0, [pc, #704]	@ (8002608 <_7SEG_SetNumber+0x348>)
 8002348:	f7fe ff30 	bl	80011ac <HAL_GPIO_WritePin>
 800234c:	2200      	movs	r2, #0
 800234e:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8002352:	48af      	ldr	r0, [pc, #700]	@ (8002610 <_7SEG_SetNumber+0x350>)
 8002354:	f7fe ff2a 	bl	80011ac <HAL_GPIO_WritePin>
 8002358:	2200      	movs	r2, #0
 800235a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800235e:	48ac      	ldr	r0, [pc, #688]	@ (8002610 <_7SEG_SetNumber+0x350>)
 8002360:	f7fe ff24 	bl	80011ac <HAL_GPIO_WritePin>
					DGT1_G_OFF;
 8002364:	2201      	movs	r2, #1
 8002366:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800236a:	48a7      	ldr	r0, [pc, #668]	@ (8002608 <_7SEG_SetNumber+0x348>)
 800236c:	f7fe ff1e 	bl	80011ac <HAL_GPIO_WritePin>
				break;
 8002370:	e179      	b.n	8002666 <_7SEG_SetNumber+0x3a6>
			case 1: DGT1_B_ON; DGT1_C_ON;
 8002372:	2200      	movs	r2, #0
 8002374:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002378:	48a4      	ldr	r0, [pc, #656]	@ (800260c <_7SEG_SetNumber+0x34c>)
 800237a:	f7fe ff17 	bl	80011ac <HAL_GPIO_WritePin>
 800237e:	2200      	movs	r2, #0
 8002380:	2140      	movs	r1, #64	@ 0x40
 8002382:	48a1      	ldr	r0, [pc, #644]	@ (8002608 <_7SEG_SetNumber+0x348>)
 8002384:	f7fe ff12 	bl	80011ac <HAL_GPIO_WritePin>
					DGT1_A_OFF; DGT1_D_OFF; DGT1_E_OFF; DGT1_F_OFF; DGT1_G_OFF;
 8002388:	2201      	movs	r2, #1
 800238a:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800238e:	489e      	ldr	r0, [pc, #632]	@ (8002608 <_7SEG_SetNumber+0x348>)
 8002390:	f7fe ff0c 	bl	80011ac <HAL_GPIO_WritePin>
 8002394:	2201      	movs	r2, #1
 8002396:	2120      	movs	r1, #32
 8002398:	489b      	ldr	r0, [pc, #620]	@ (8002608 <_7SEG_SetNumber+0x348>)
 800239a:	f7fe ff07 	bl	80011ac <HAL_GPIO_WritePin>
 800239e:	2201      	movs	r2, #1
 80023a0:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80023a4:	489a      	ldr	r0, [pc, #616]	@ (8002610 <_7SEG_SetNumber+0x350>)
 80023a6:	f7fe ff01 	bl	80011ac <HAL_GPIO_WritePin>
 80023aa:	2201      	movs	r2, #1
 80023ac:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80023b0:	4897      	ldr	r0, [pc, #604]	@ (8002610 <_7SEG_SetNumber+0x350>)
 80023b2:	f7fe fefb 	bl	80011ac <HAL_GPIO_WritePin>
 80023b6:	2201      	movs	r2, #1
 80023b8:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80023bc:	4892      	ldr	r0, [pc, #584]	@ (8002608 <_7SEG_SetNumber+0x348>)
 80023be:	f7fe fef5 	bl	80011ac <HAL_GPIO_WritePin>
				break;
 80023c2:	e150      	b.n	8002666 <_7SEG_SetNumber+0x3a6>
			case 2: DGT1_A_ON; DGT1_B_ON; DGT1_G_ON; DGT1_E_ON; DGT1_D_ON;
 80023c4:	2200      	movs	r2, #0
 80023c6:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80023ca:	488f      	ldr	r0, [pc, #572]	@ (8002608 <_7SEG_SetNumber+0x348>)
 80023cc:	f7fe feee 	bl	80011ac <HAL_GPIO_WritePin>
 80023d0:	2200      	movs	r2, #0
 80023d2:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80023d6:	488d      	ldr	r0, [pc, #564]	@ (800260c <_7SEG_SetNumber+0x34c>)
 80023d8:	f7fe fee8 	bl	80011ac <HAL_GPIO_WritePin>
 80023dc:	2200      	movs	r2, #0
 80023de:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80023e2:	4889      	ldr	r0, [pc, #548]	@ (8002608 <_7SEG_SetNumber+0x348>)
 80023e4:	f7fe fee2 	bl	80011ac <HAL_GPIO_WritePin>
 80023e8:	2200      	movs	r2, #0
 80023ea:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80023ee:	4888      	ldr	r0, [pc, #544]	@ (8002610 <_7SEG_SetNumber+0x350>)
 80023f0:	f7fe fedc 	bl	80011ac <HAL_GPIO_WritePin>
 80023f4:	2200      	movs	r2, #0
 80023f6:	2120      	movs	r1, #32
 80023f8:	4883      	ldr	r0, [pc, #524]	@ (8002608 <_7SEG_SetNumber+0x348>)
 80023fa:	f7fe fed7 	bl	80011ac <HAL_GPIO_WritePin>
					DGT1_C_OFF; DGT1_F_OFF;
 80023fe:	2201      	movs	r2, #1
 8002400:	2140      	movs	r1, #64	@ 0x40
 8002402:	4881      	ldr	r0, [pc, #516]	@ (8002608 <_7SEG_SetNumber+0x348>)
 8002404:	f7fe fed2 	bl	80011ac <HAL_GPIO_WritePin>
 8002408:	2201      	movs	r2, #1
 800240a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800240e:	4880      	ldr	r0, [pc, #512]	@ (8002610 <_7SEG_SetNumber+0x350>)
 8002410:	f7fe fecc 	bl	80011ac <HAL_GPIO_WritePin>
				break;
 8002414:	e127      	b.n	8002666 <_7SEG_SetNumber+0x3a6>
			case 3: DGT1_A_ON; DGT1_B_ON; DGT1_C_ON; DGT1_D_ON; DGT1_G_ON;
 8002416:	2200      	movs	r2, #0
 8002418:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800241c:	487a      	ldr	r0, [pc, #488]	@ (8002608 <_7SEG_SetNumber+0x348>)
 800241e:	f7fe fec5 	bl	80011ac <HAL_GPIO_WritePin>
 8002422:	2200      	movs	r2, #0
 8002424:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002428:	4878      	ldr	r0, [pc, #480]	@ (800260c <_7SEG_SetNumber+0x34c>)
 800242a:	f7fe febf 	bl	80011ac <HAL_GPIO_WritePin>
 800242e:	2200      	movs	r2, #0
 8002430:	2140      	movs	r1, #64	@ 0x40
 8002432:	4875      	ldr	r0, [pc, #468]	@ (8002608 <_7SEG_SetNumber+0x348>)
 8002434:	f7fe feba 	bl	80011ac <HAL_GPIO_WritePin>
 8002438:	2200      	movs	r2, #0
 800243a:	2120      	movs	r1, #32
 800243c:	4872      	ldr	r0, [pc, #456]	@ (8002608 <_7SEG_SetNumber+0x348>)
 800243e:	f7fe feb5 	bl	80011ac <HAL_GPIO_WritePin>
 8002442:	2200      	movs	r2, #0
 8002444:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002448:	486f      	ldr	r0, [pc, #444]	@ (8002608 <_7SEG_SetNumber+0x348>)
 800244a:	f7fe feaf 	bl	80011ac <HAL_GPIO_WritePin>
					DGT1_E_OFF; DGT1_F_OFF;
 800244e:	2201      	movs	r2, #1
 8002450:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8002454:	486e      	ldr	r0, [pc, #440]	@ (8002610 <_7SEG_SetNumber+0x350>)
 8002456:	f7fe fea9 	bl	80011ac <HAL_GPIO_WritePin>
 800245a:	2201      	movs	r2, #1
 800245c:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002460:	486b      	ldr	r0, [pc, #428]	@ (8002610 <_7SEG_SetNumber+0x350>)
 8002462:	f7fe fea3 	bl	80011ac <HAL_GPIO_WritePin>
				break;
 8002466:	e0fe      	b.n	8002666 <_7SEG_SetNumber+0x3a6>
			case 4: DGT1_F_ON; DGT1_G_ON; DGT1_B_ON; DGT1_C_ON;
 8002468:	2200      	movs	r2, #0
 800246a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800246e:	4868      	ldr	r0, [pc, #416]	@ (8002610 <_7SEG_SetNumber+0x350>)
 8002470:	f7fe fe9c 	bl	80011ac <HAL_GPIO_WritePin>
 8002474:	2200      	movs	r2, #0
 8002476:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800247a:	4863      	ldr	r0, [pc, #396]	@ (8002608 <_7SEG_SetNumber+0x348>)
 800247c:	f7fe fe96 	bl	80011ac <HAL_GPIO_WritePin>
 8002480:	2200      	movs	r2, #0
 8002482:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002486:	4861      	ldr	r0, [pc, #388]	@ (800260c <_7SEG_SetNumber+0x34c>)
 8002488:	f7fe fe90 	bl	80011ac <HAL_GPIO_WritePin>
 800248c:	2200      	movs	r2, #0
 800248e:	2140      	movs	r1, #64	@ 0x40
 8002490:	485d      	ldr	r0, [pc, #372]	@ (8002608 <_7SEG_SetNumber+0x348>)
 8002492:	f7fe fe8b 	bl	80011ac <HAL_GPIO_WritePin>
					DGT1_A_OFF; DGT1_D_OFF; DGT1_E_OFF;
 8002496:	2201      	movs	r2, #1
 8002498:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800249c:	485a      	ldr	r0, [pc, #360]	@ (8002608 <_7SEG_SetNumber+0x348>)
 800249e:	f7fe fe85 	bl	80011ac <HAL_GPIO_WritePin>
 80024a2:	2201      	movs	r2, #1
 80024a4:	2120      	movs	r1, #32
 80024a6:	4858      	ldr	r0, [pc, #352]	@ (8002608 <_7SEG_SetNumber+0x348>)
 80024a8:	f7fe fe80 	bl	80011ac <HAL_GPIO_WritePin>
 80024ac:	2201      	movs	r2, #1
 80024ae:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80024b2:	4857      	ldr	r0, [pc, #348]	@ (8002610 <_7SEG_SetNumber+0x350>)
 80024b4:	f7fe fe7a 	bl	80011ac <HAL_GPIO_WritePin>
				break;
 80024b8:	e0d5      	b.n	8002666 <_7SEG_SetNumber+0x3a6>
			case 5: DGT1_A_ON; DGT1_F_ON; DGT1_G_ON; DGT1_C_ON; DGT1_D_ON;
 80024ba:	2200      	movs	r2, #0
 80024bc:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80024c0:	4851      	ldr	r0, [pc, #324]	@ (8002608 <_7SEG_SetNumber+0x348>)
 80024c2:	f7fe fe73 	bl	80011ac <HAL_GPIO_WritePin>
 80024c6:	2200      	movs	r2, #0
 80024c8:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80024cc:	4850      	ldr	r0, [pc, #320]	@ (8002610 <_7SEG_SetNumber+0x350>)
 80024ce:	f7fe fe6d 	bl	80011ac <HAL_GPIO_WritePin>
 80024d2:	2200      	movs	r2, #0
 80024d4:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80024d8:	484b      	ldr	r0, [pc, #300]	@ (8002608 <_7SEG_SetNumber+0x348>)
 80024da:	f7fe fe67 	bl	80011ac <HAL_GPIO_WritePin>
 80024de:	2200      	movs	r2, #0
 80024e0:	2140      	movs	r1, #64	@ 0x40
 80024e2:	4849      	ldr	r0, [pc, #292]	@ (8002608 <_7SEG_SetNumber+0x348>)
 80024e4:	f7fe fe62 	bl	80011ac <HAL_GPIO_WritePin>
 80024e8:	2200      	movs	r2, #0
 80024ea:	2120      	movs	r1, #32
 80024ec:	4846      	ldr	r0, [pc, #280]	@ (8002608 <_7SEG_SetNumber+0x348>)
 80024ee:	f7fe fe5d 	bl	80011ac <HAL_GPIO_WritePin>
					DGT1_B_OFF; DGT1_E_OFF;
 80024f2:	2201      	movs	r2, #1
 80024f4:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80024f8:	4844      	ldr	r0, [pc, #272]	@ (800260c <_7SEG_SetNumber+0x34c>)
 80024fa:	f7fe fe57 	bl	80011ac <HAL_GPIO_WritePin>
 80024fe:	2201      	movs	r2, #1
 8002500:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8002504:	4842      	ldr	r0, [pc, #264]	@ (8002610 <_7SEG_SetNumber+0x350>)
 8002506:	f7fe fe51 	bl	80011ac <HAL_GPIO_WritePin>
				break;
 800250a:	e0ac      	b.n	8002666 <_7SEG_SetNumber+0x3a6>
			case 6: DGT1_A_ON; DGT1_C_ON; DGT1_D_ON; DGT1_E_ON; DGT1_F_ON; DGT1_G_ON;
 800250c:	2200      	movs	r2, #0
 800250e:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8002512:	483d      	ldr	r0, [pc, #244]	@ (8002608 <_7SEG_SetNumber+0x348>)
 8002514:	f7fe fe4a 	bl	80011ac <HAL_GPIO_WritePin>
 8002518:	2200      	movs	r2, #0
 800251a:	2140      	movs	r1, #64	@ 0x40
 800251c:	483a      	ldr	r0, [pc, #232]	@ (8002608 <_7SEG_SetNumber+0x348>)
 800251e:	f7fe fe45 	bl	80011ac <HAL_GPIO_WritePin>
 8002522:	2200      	movs	r2, #0
 8002524:	2120      	movs	r1, #32
 8002526:	4838      	ldr	r0, [pc, #224]	@ (8002608 <_7SEG_SetNumber+0x348>)
 8002528:	f7fe fe40 	bl	80011ac <HAL_GPIO_WritePin>
 800252c:	2200      	movs	r2, #0
 800252e:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8002532:	4837      	ldr	r0, [pc, #220]	@ (8002610 <_7SEG_SetNumber+0x350>)
 8002534:	f7fe fe3a 	bl	80011ac <HAL_GPIO_WritePin>
 8002538:	2200      	movs	r2, #0
 800253a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800253e:	4834      	ldr	r0, [pc, #208]	@ (8002610 <_7SEG_SetNumber+0x350>)
 8002540:	f7fe fe34 	bl	80011ac <HAL_GPIO_WritePin>
 8002544:	2200      	movs	r2, #0
 8002546:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800254a:	482f      	ldr	r0, [pc, #188]	@ (8002608 <_7SEG_SetNumber+0x348>)
 800254c:	f7fe fe2e 	bl	80011ac <HAL_GPIO_WritePin>
					DGT1_B_OFF;
 8002550:	2201      	movs	r2, #1
 8002552:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002556:	482d      	ldr	r0, [pc, #180]	@ (800260c <_7SEG_SetNumber+0x34c>)
 8002558:	f7fe fe28 	bl	80011ac <HAL_GPIO_WritePin>
				break;
 800255c:	e083      	b.n	8002666 <_7SEG_SetNumber+0x3a6>
			case 7: DGT1_F_ON; DGT1_A_ON; DGT1_B_ON; DGT1_C_ON;
 800255e:	2200      	movs	r2, #0
 8002560:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002564:	482a      	ldr	r0, [pc, #168]	@ (8002610 <_7SEG_SetNumber+0x350>)
 8002566:	f7fe fe21 	bl	80011ac <HAL_GPIO_WritePin>
 800256a:	2200      	movs	r2, #0
 800256c:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8002570:	4825      	ldr	r0, [pc, #148]	@ (8002608 <_7SEG_SetNumber+0x348>)
 8002572:	f7fe fe1b 	bl	80011ac <HAL_GPIO_WritePin>
 8002576:	2200      	movs	r2, #0
 8002578:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800257c:	4823      	ldr	r0, [pc, #140]	@ (800260c <_7SEG_SetNumber+0x34c>)
 800257e:	f7fe fe15 	bl	80011ac <HAL_GPIO_WritePin>
 8002582:	2200      	movs	r2, #0
 8002584:	2140      	movs	r1, #64	@ 0x40
 8002586:	4820      	ldr	r0, [pc, #128]	@ (8002608 <_7SEG_SetNumber+0x348>)
 8002588:	f7fe fe10 	bl	80011ac <HAL_GPIO_WritePin>
					DGT1_D_OFF; DGT1_E_OFF; DGT1_G_OFF;
 800258c:	2201      	movs	r2, #1
 800258e:	2120      	movs	r1, #32
 8002590:	481d      	ldr	r0, [pc, #116]	@ (8002608 <_7SEG_SetNumber+0x348>)
 8002592:	f7fe fe0b 	bl	80011ac <HAL_GPIO_WritePin>
 8002596:	2201      	movs	r2, #1
 8002598:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800259c:	481c      	ldr	r0, [pc, #112]	@ (8002610 <_7SEG_SetNumber+0x350>)
 800259e:	f7fe fe05 	bl	80011ac <HAL_GPIO_WritePin>
 80025a2:	2201      	movs	r2, #1
 80025a4:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80025a8:	4817      	ldr	r0, [pc, #92]	@ (8002608 <_7SEG_SetNumber+0x348>)
 80025aa:	f7fe fdff 	bl	80011ac <HAL_GPIO_WritePin>
				break;
 80025ae:	e05a      	b.n	8002666 <_7SEG_SetNumber+0x3a6>
			case 8: DGT1_A_ON; DGT1_B_ON; DGT1_C_ON; DGT1_D_ON; DGT1_E_ON; DGT1_F_ON; DGT1_G_ON;
 80025b0:	2200      	movs	r2, #0
 80025b2:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80025b6:	4814      	ldr	r0, [pc, #80]	@ (8002608 <_7SEG_SetNumber+0x348>)
 80025b8:	f7fe fdf8 	bl	80011ac <HAL_GPIO_WritePin>
 80025bc:	2200      	movs	r2, #0
 80025be:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80025c2:	4812      	ldr	r0, [pc, #72]	@ (800260c <_7SEG_SetNumber+0x34c>)
 80025c4:	f7fe fdf2 	bl	80011ac <HAL_GPIO_WritePin>
 80025c8:	2200      	movs	r2, #0
 80025ca:	2140      	movs	r1, #64	@ 0x40
 80025cc:	480e      	ldr	r0, [pc, #56]	@ (8002608 <_7SEG_SetNumber+0x348>)
 80025ce:	f7fe fded 	bl	80011ac <HAL_GPIO_WritePin>
 80025d2:	2200      	movs	r2, #0
 80025d4:	2120      	movs	r1, #32
 80025d6:	480c      	ldr	r0, [pc, #48]	@ (8002608 <_7SEG_SetNumber+0x348>)
 80025d8:	f7fe fde8 	bl	80011ac <HAL_GPIO_WritePin>
 80025dc:	2200      	movs	r2, #0
 80025de:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80025e2:	480b      	ldr	r0, [pc, #44]	@ (8002610 <_7SEG_SetNumber+0x350>)
 80025e4:	f7fe fde2 	bl	80011ac <HAL_GPIO_WritePin>
 80025e8:	2200      	movs	r2, #0
 80025ea:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80025ee:	4808      	ldr	r0, [pc, #32]	@ (8002610 <_7SEG_SetNumber+0x350>)
 80025f0:	f7fe fddc 	bl	80011ac <HAL_GPIO_WritePin>
 80025f4:	2200      	movs	r2, #0
 80025f6:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80025fa:	4803      	ldr	r0, [pc, #12]	@ (8002608 <_7SEG_SetNumber+0x348>)
 80025fc:	f7fe fdd6 	bl	80011ac <HAL_GPIO_WritePin>
				break;
 8002600:	e031      	b.n	8002666 <_7SEG_SetNumber+0x3a6>
 8002602:	bf00      	nop
 8002604:	66666667 	.word	0x66666667
 8002608:	40020c00 	.word	0x40020c00
 800260c:	40020000 	.word	0x40020000
 8002610:	40020800 	.word	0x40020800
			case 9: DGT1_A_ON; DGT1_B_ON; DGT1_C_ON; DGT1_D_ON; DGT1_F_ON; DGT1_G_ON;
 8002614:	2200      	movs	r2, #0
 8002616:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800261a:	48c8      	ldr	r0, [pc, #800]	@ (800293c <_7SEG_SetNumber+0x67c>)
 800261c:	f7fe fdc6 	bl	80011ac <HAL_GPIO_WritePin>
 8002620:	2200      	movs	r2, #0
 8002622:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002626:	48c6      	ldr	r0, [pc, #792]	@ (8002940 <_7SEG_SetNumber+0x680>)
 8002628:	f7fe fdc0 	bl	80011ac <HAL_GPIO_WritePin>
 800262c:	2200      	movs	r2, #0
 800262e:	2140      	movs	r1, #64	@ 0x40
 8002630:	48c2      	ldr	r0, [pc, #776]	@ (800293c <_7SEG_SetNumber+0x67c>)
 8002632:	f7fe fdbb 	bl	80011ac <HAL_GPIO_WritePin>
 8002636:	2200      	movs	r2, #0
 8002638:	2120      	movs	r1, #32
 800263a:	48c0      	ldr	r0, [pc, #768]	@ (800293c <_7SEG_SetNumber+0x67c>)
 800263c:	f7fe fdb6 	bl	80011ac <HAL_GPIO_WritePin>
 8002640:	2200      	movs	r2, #0
 8002642:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002646:	48bf      	ldr	r0, [pc, #764]	@ (8002944 <_7SEG_SetNumber+0x684>)
 8002648:	f7fe fdb0 	bl	80011ac <HAL_GPIO_WritePin>
 800264c:	2200      	movs	r2, #0
 800264e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002652:	48ba      	ldr	r0, [pc, #744]	@ (800293c <_7SEG_SetNumber+0x67c>)
 8002654:	f7fe fdaa 	bl	80011ac <HAL_GPIO_WritePin>
					DGT1_E_OFF;
 8002658:	2201      	movs	r2, #1
 800265a:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800265e:	48b9      	ldr	r0, [pc, #740]	@ (8002944 <_7SEG_SetNumber+0x684>)
 8002660:	f7fe fda4 	bl	80011ac <HAL_GPIO_WritePin>
				break;
 8002664:	bf00      	nop
		}

		if(dp == ON)
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	2b01      	cmp	r3, #1
 800266a:	d105      	bne.n	8002678 <_7SEG_SetNumber+0x3b8>
		{
			DGT1_DP_ON;
 800266c:	2200      	movs	r2, #0
 800266e:	2180      	movs	r1, #128	@ 0x80
 8002670:	48b2      	ldr	r0, [pc, #712]	@ (800293c <_7SEG_SetNumber+0x67c>)
 8002672:	f7fe fd9b 	bl	80011ac <HAL_GPIO_WritePin>
		else if(dp == OFF)
		{
			DGT2_DP_OFF;
		}
	}
}
 8002676:	e1ff      	b.n	8002a78 <_7SEG_SetNumber+0x7b8>
		else if(dp == OFF)
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	2b00      	cmp	r3, #0
 800267c:	f040 81fc 	bne.w	8002a78 <_7SEG_SetNumber+0x7b8>
			DGT1_DP_OFF;
 8002680:	2201      	movs	r2, #1
 8002682:	2180      	movs	r1, #128	@ 0x80
 8002684:	48ad      	ldr	r0, [pc, #692]	@ (800293c <_7SEG_SetNumber+0x67c>)
 8002686:	f7fe fd91 	bl	80011ac <HAL_GPIO_WritePin>
}
 800268a:	e1f5      	b.n	8002a78 <_7SEG_SetNumber+0x7b8>
	else if(dgt == DGT2)
 800268c:	68fb      	ldr	r3, [r7, #12]
 800268e:	2b01      	cmp	r3, #1
 8002690:	f040 81f2 	bne.w	8002a78 <_7SEG_SetNumber+0x7b8>
		switch(num%10)
 8002694:	68b9      	ldr	r1, [r7, #8]
 8002696:	4bac      	ldr	r3, [pc, #688]	@ (8002948 <_7SEG_SetNumber+0x688>)
 8002698:	fb83 2301 	smull	r2, r3, r3, r1
 800269c:	109a      	asrs	r2, r3, #2
 800269e:	17cb      	asrs	r3, r1, #31
 80026a0:	1ad2      	subs	r2, r2, r3
 80026a2:	4613      	mov	r3, r2
 80026a4:	009b      	lsls	r3, r3, #2
 80026a6:	4413      	add	r3, r2
 80026a8:	005b      	lsls	r3, r3, #1
 80026aa:	1aca      	subs	r2, r1, r3
 80026ac:	2a09      	cmp	r2, #9
 80026ae:	f200 81d0 	bhi.w	8002a52 <_7SEG_SetNumber+0x792>
 80026b2:	a301      	add	r3, pc, #4	@ (adr r3, 80026b8 <_7SEG_SetNumber+0x3f8>)
 80026b4:	f853 f022 	ldr.w	pc, [r3, r2, lsl #2]
 80026b8:	080026e1 	.word	0x080026e1
 80026bc:	08002737 	.word	0x08002737
 80026c0:	0800278d 	.word	0x0800278d
 80026c4:	080027e3 	.word	0x080027e3
 80026c8:	08002839 	.word	0x08002839
 80026cc:	0800288f 	.word	0x0800288f
 80026d0:	080028e5 	.word	0x080028e5
 80026d4:	08002951 	.word	0x08002951
 80026d8:	080029a7 	.word	0x080029a7
 80026dc:	080029fd 	.word	0x080029fd
			case 0: DGT2_A_ON; DGT2_B_ON; DGT2_C_ON; DGT2_D_ON; DGT2_E_ON; DGT2_F_ON;
 80026e0:	2200      	movs	r2, #0
 80026e2:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80026e6:	4899      	ldr	r0, [pc, #612]	@ (800294c <_7SEG_SetNumber+0x68c>)
 80026e8:	f7fe fd60 	bl	80011ac <HAL_GPIO_WritePin>
 80026ec:	2200      	movs	r2, #0
 80026ee:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80026f2:	4896      	ldr	r0, [pc, #600]	@ (800294c <_7SEG_SetNumber+0x68c>)
 80026f4:	f7fe fd5a 	bl	80011ac <HAL_GPIO_WritePin>
 80026f8:	2200      	movs	r2, #0
 80026fa:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80026fe:	4893      	ldr	r0, [pc, #588]	@ (800294c <_7SEG_SetNumber+0x68c>)
 8002700:	f7fe fd54 	bl	80011ac <HAL_GPIO_WritePin>
 8002704:	2200      	movs	r2, #0
 8002706:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800270a:	4890      	ldr	r0, [pc, #576]	@ (800294c <_7SEG_SetNumber+0x68c>)
 800270c:	f7fe fd4e 	bl	80011ac <HAL_GPIO_WritePin>
 8002710:	2200      	movs	r2, #0
 8002712:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002716:	488d      	ldr	r0, [pc, #564]	@ (800294c <_7SEG_SetNumber+0x68c>)
 8002718:	f7fe fd48 	bl	80011ac <HAL_GPIO_WritePin>
 800271c:	2200      	movs	r2, #0
 800271e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002722:	488a      	ldr	r0, [pc, #552]	@ (800294c <_7SEG_SetNumber+0x68c>)
 8002724:	f7fe fd42 	bl	80011ac <HAL_GPIO_WritePin>
					DGT2_G_OFF;
 8002728:	2201      	movs	r2, #1
 800272a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800272e:	4887      	ldr	r0, [pc, #540]	@ (800294c <_7SEG_SetNumber+0x68c>)
 8002730:	f7fe fd3c 	bl	80011ac <HAL_GPIO_WritePin>
				break;
 8002734:	e18d      	b.n	8002a52 <_7SEG_SetNumber+0x792>
			case 1: DGT2_B_ON; DGT2_C_ON;
 8002736:	2200      	movs	r2, #0
 8002738:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800273c:	4883      	ldr	r0, [pc, #524]	@ (800294c <_7SEG_SetNumber+0x68c>)
 800273e:	f7fe fd35 	bl	80011ac <HAL_GPIO_WritePin>
 8002742:	2200      	movs	r2, #0
 8002744:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8002748:	4880      	ldr	r0, [pc, #512]	@ (800294c <_7SEG_SetNumber+0x68c>)
 800274a:	f7fe fd2f 	bl	80011ac <HAL_GPIO_WritePin>
					DGT2_A_OFF; DGT2_D_OFF; DGT2_E_OFF; DGT2_F_OFF; DGT2_G_OFF;
 800274e:	2201      	movs	r2, #1
 8002750:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002754:	487d      	ldr	r0, [pc, #500]	@ (800294c <_7SEG_SetNumber+0x68c>)
 8002756:	f7fe fd29 	bl	80011ac <HAL_GPIO_WritePin>
 800275a:	2201      	movs	r2, #1
 800275c:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8002760:	487a      	ldr	r0, [pc, #488]	@ (800294c <_7SEG_SetNumber+0x68c>)
 8002762:	f7fe fd23 	bl	80011ac <HAL_GPIO_WritePin>
 8002766:	2201      	movs	r2, #1
 8002768:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800276c:	4877      	ldr	r0, [pc, #476]	@ (800294c <_7SEG_SetNumber+0x68c>)
 800276e:	f7fe fd1d 	bl	80011ac <HAL_GPIO_WritePin>
 8002772:	2201      	movs	r2, #1
 8002774:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002778:	4874      	ldr	r0, [pc, #464]	@ (800294c <_7SEG_SetNumber+0x68c>)
 800277a:	f7fe fd17 	bl	80011ac <HAL_GPIO_WritePin>
 800277e:	2201      	movs	r2, #1
 8002780:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002784:	4871      	ldr	r0, [pc, #452]	@ (800294c <_7SEG_SetNumber+0x68c>)
 8002786:	f7fe fd11 	bl	80011ac <HAL_GPIO_WritePin>
				break;
 800278a:	e162      	b.n	8002a52 <_7SEG_SetNumber+0x792>
			case 2: DGT2_A_ON; DGT2_B_ON; DGT2_G_ON; DGT2_E_ON; DGT2_D_ON;
 800278c:	2200      	movs	r2, #0
 800278e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002792:	486e      	ldr	r0, [pc, #440]	@ (800294c <_7SEG_SetNumber+0x68c>)
 8002794:	f7fe fd0a 	bl	80011ac <HAL_GPIO_WritePin>
 8002798:	2200      	movs	r2, #0
 800279a:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800279e:	486b      	ldr	r0, [pc, #428]	@ (800294c <_7SEG_SetNumber+0x68c>)
 80027a0:	f7fe fd04 	bl	80011ac <HAL_GPIO_WritePin>
 80027a4:	2200      	movs	r2, #0
 80027a6:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80027aa:	4868      	ldr	r0, [pc, #416]	@ (800294c <_7SEG_SetNumber+0x68c>)
 80027ac:	f7fe fcfe 	bl	80011ac <HAL_GPIO_WritePin>
 80027b0:	2200      	movs	r2, #0
 80027b2:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80027b6:	4865      	ldr	r0, [pc, #404]	@ (800294c <_7SEG_SetNumber+0x68c>)
 80027b8:	f7fe fcf8 	bl	80011ac <HAL_GPIO_WritePin>
 80027bc:	2200      	movs	r2, #0
 80027be:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80027c2:	4862      	ldr	r0, [pc, #392]	@ (800294c <_7SEG_SetNumber+0x68c>)
 80027c4:	f7fe fcf2 	bl	80011ac <HAL_GPIO_WritePin>
					DGT2_C_OFF; DGT2_F_OFF;
 80027c8:	2201      	movs	r2, #1
 80027ca:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80027ce:	485f      	ldr	r0, [pc, #380]	@ (800294c <_7SEG_SetNumber+0x68c>)
 80027d0:	f7fe fcec 	bl	80011ac <HAL_GPIO_WritePin>
 80027d4:	2201      	movs	r2, #1
 80027d6:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80027da:	485c      	ldr	r0, [pc, #368]	@ (800294c <_7SEG_SetNumber+0x68c>)
 80027dc:	f7fe fce6 	bl	80011ac <HAL_GPIO_WritePin>
				break;
 80027e0:	e137      	b.n	8002a52 <_7SEG_SetNumber+0x792>
			case 3: DGT2_A_ON; DGT2_B_ON; DGT2_C_ON; DGT2_D_ON; DGT2_G_ON;
 80027e2:	2200      	movs	r2, #0
 80027e4:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80027e8:	4858      	ldr	r0, [pc, #352]	@ (800294c <_7SEG_SetNumber+0x68c>)
 80027ea:	f7fe fcdf 	bl	80011ac <HAL_GPIO_WritePin>
 80027ee:	2200      	movs	r2, #0
 80027f0:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80027f4:	4855      	ldr	r0, [pc, #340]	@ (800294c <_7SEG_SetNumber+0x68c>)
 80027f6:	f7fe fcd9 	bl	80011ac <HAL_GPIO_WritePin>
 80027fa:	2200      	movs	r2, #0
 80027fc:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8002800:	4852      	ldr	r0, [pc, #328]	@ (800294c <_7SEG_SetNumber+0x68c>)
 8002802:	f7fe fcd3 	bl	80011ac <HAL_GPIO_WritePin>
 8002806:	2200      	movs	r2, #0
 8002808:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800280c:	484f      	ldr	r0, [pc, #316]	@ (800294c <_7SEG_SetNumber+0x68c>)
 800280e:	f7fe fccd 	bl	80011ac <HAL_GPIO_WritePin>
 8002812:	2200      	movs	r2, #0
 8002814:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002818:	484c      	ldr	r0, [pc, #304]	@ (800294c <_7SEG_SetNumber+0x68c>)
 800281a:	f7fe fcc7 	bl	80011ac <HAL_GPIO_WritePin>
					DGT2_E_OFF; DGT2_F_OFF;
 800281e:	2201      	movs	r2, #1
 8002820:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002824:	4849      	ldr	r0, [pc, #292]	@ (800294c <_7SEG_SetNumber+0x68c>)
 8002826:	f7fe fcc1 	bl	80011ac <HAL_GPIO_WritePin>
 800282a:	2201      	movs	r2, #1
 800282c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002830:	4846      	ldr	r0, [pc, #280]	@ (800294c <_7SEG_SetNumber+0x68c>)
 8002832:	f7fe fcbb 	bl	80011ac <HAL_GPIO_WritePin>
				break;
 8002836:	e10c      	b.n	8002a52 <_7SEG_SetNumber+0x792>
			case 4: DGT2_F_ON; DGT2_G_ON; DGT2_B_ON; DGT2_C_ON;
 8002838:	2200      	movs	r2, #0
 800283a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800283e:	4843      	ldr	r0, [pc, #268]	@ (800294c <_7SEG_SetNumber+0x68c>)
 8002840:	f7fe fcb4 	bl	80011ac <HAL_GPIO_WritePin>
 8002844:	2200      	movs	r2, #0
 8002846:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800284a:	4840      	ldr	r0, [pc, #256]	@ (800294c <_7SEG_SetNumber+0x68c>)
 800284c:	f7fe fcae 	bl	80011ac <HAL_GPIO_WritePin>
 8002850:	2200      	movs	r2, #0
 8002852:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8002856:	483d      	ldr	r0, [pc, #244]	@ (800294c <_7SEG_SetNumber+0x68c>)
 8002858:	f7fe fca8 	bl	80011ac <HAL_GPIO_WritePin>
 800285c:	2200      	movs	r2, #0
 800285e:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8002862:	483a      	ldr	r0, [pc, #232]	@ (800294c <_7SEG_SetNumber+0x68c>)
 8002864:	f7fe fca2 	bl	80011ac <HAL_GPIO_WritePin>
					DGT2_A_OFF; DGT2_D_OFF; DGT2_E_OFF;
 8002868:	2201      	movs	r2, #1
 800286a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800286e:	4837      	ldr	r0, [pc, #220]	@ (800294c <_7SEG_SetNumber+0x68c>)
 8002870:	f7fe fc9c 	bl	80011ac <HAL_GPIO_WritePin>
 8002874:	2201      	movs	r2, #1
 8002876:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800287a:	4834      	ldr	r0, [pc, #208]	@ (800294c <_7SEG_SetNumber+0x68c>)
 800287c:	f7fe fc96 	bl	80011ac <HAL_GPIO_WritePin>
 8002880:	2201      	movs	r2, #1
 8002882:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002886:	4831      	ldr	r0, [pc, #196]	@ (800294c <_7SEG_SetNumber+0x68c>)
 8002888:	f7fe fc90 	bl	80011ac <HAL_GPIO_WritePin>
				break;
 800288c:	e0e1      	b.n	8002a52 <_7SEG_SetNumber+0x792>
			case 5: DGT2_A_ON; DGT2_F_ON; DGT2_G_ON; DGT2_C_ON; DGT2_D_ON;
 800288e:	2200      	movs	r2, #0
 8002890:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002894:	482d      	ldr	r0, [pc, #180]	@ (800294c <_7SEG_SetNumber+0x68c>)
 8002896:	f7fe fc89 	bl	80011ac <HAL_GPIO_WritePin>
 800289a:	2200      	movs	r2, #0
 800289c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80028a0:	482a      	ldr	r0, [pc, #168]	@ (800294c <_7SEG_SetNumber+0x68c>)
 80028a2:	f7fe fc83 	bl	80011ac <HAL_GPIO_WritePin>
 80028a6:	2200      	movs	r2, #0
 80028a8:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80028ac:	4827      	ldr	r0, [pc, #156]	@ (800294c <_7SEG_SetNumber+0x68c>)
 80028ae:	f7fe fc7d 	bl	80011ac <HAL_GPIO_WritePin>
 80028b2:	2200      	movs	r2, #0
 80028b4:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80028b8:	4824      	ldr	r0, [pc, #144]	@ (800294c <_7SEG_SetNumber+0x68c>)
 80028ba:	f7fe fc77 	bl	80011ac <HAL_GPIO_WritePin>
 80028be:	2200      	movs	r2, #0
 80028c0:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80028c4:	4821      	ldr	r0, [pc, #132]	@ (800294c <_7SEG_SetNumber+0x68c>)
 80028c6:	f7fe fc71 	bl	80011ac <HAL_GPIO_WritePin>
					DGT2_B_OFF; DGT2_E_OFF;
 80028ca:	2201      	movs	r2, #1
 80028cc:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80028d0:	481e      	ldr	r0, [pc, #120]	@ (800294c <_7SEG_SetNumber+0x68c>)
 80028d2:	f7fe fc6b 	bl	80011ac <HAL_GPIO_WritePin>
 80028d6:	2201      	movs	r2, #1
 80028d8:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80028dc:	481b      	ldr	r0, [pc, #108]	@ (800294c <_7SEG_SetNumber+0x68c>)
 80028de:	f7fe fc65 	bl	80011ac <HAL_GPIO_WritePin>
				break;
 80028e2:	e0b6      	b.n	8002a52 <_7SEG_SetNumber+0x792>
			case 6: DGT2_A_ON; DGT2_C_ON; DGT2_D_ON; DGT2_E_ON; DGT2_F_ON; DGT2_G_ON;
 80028e4:	2200      	movs	r2, #0
 80028e6:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80028ea:	4818      	ldr	r0, [pc, #96]	@ (800294c <_7SEG_SetNumber+0x68c>)
 80028ec:	f7fe fc5e 	bl	80011ac <HAL_GPIO_WritePin>
 80028f0:	2200      	movs	r2, #0
 80028f2:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80028f6:	4815      	ldr	r0, [pc, #84]	@ (800294c <_7SEG_SetNumber+0x68c>)
 80028f8:	f7fe fc58 	bl	80011ac <HAL_GPIO_WritePin>
 80028fc:	2200      	movs	r2, #0
 80028fe:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8002902:	4812      	ldr	r0, [pc, #72]	@ (800294c <_7SEG_SetNumber+0x68c>)
 8002904:	f7fe fc52 	bl	80011ac <HAL_GPIO_WritePin>
 8002908:	2200      	movs	r2, #0
 800290a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800290e:	480f      	ldr	r0, [pc, #60]	@ (800294c <_7SEG_SetNumber+0x68c>)
 8002910:	f7fe fc4c 	bl	80011ac <HAL_GPIO_WritePin>
 8002914:	2200      	movs	r2, #0
 8002916:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800291a:	480c      	ldr	r0, [pc, #48]	@ (800294c <_7SEG_SetNumber+0x68c>)
 800291c:	f7fe fc46 	bl	80011ac <HAL_GPIO_WritePin>
 8002920:	2200      	movs	r2, #0
 8002922:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002926:	4809      	ldr	r0, [pc, #36]	@ (800294c <_7SEG_SetNumber+0x68c>)
 8002928:	f7fe fc40 	bl	80011ac <HAL_GPIO_WritePin>
					DGT2_B_OFF;
 800292c:	2201      	movs	r2, #1
 800292e:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8002932:	4806      	ldr	r0, [pc, #24]	@ (800294c <_7SEG_SetNumber+0x68c>)
 8002934:	f7fe fc3a 	bl	80011ac <HAL_GPIO_WritePin>
				break;
 8002938:	e08b      	b.n	8002a52 <_7SEG_SetNumber+0x792>
 800293a:	bf00      	nop
 800293c:	40020c00 	.word	0x40020c00
 8002940:	40020000 	.word	0x40020000
 8002944:	40020800 	.word	0x40020800
 8002948:	66666667 	.word	0x66666667
 800294c:	40021000 	.word	0x40021000
			case 7: DGT2_F_ON; DGT2_A_ON; DGT2_B_ON; DGT2_C_ON;
 8002950:	2200      	movs	r2, #0
 8002952:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002956:	484a      	ldr	r0, [pc, #296]	@ (8002a80 <_7SEG_SetNumber+0x7c0>)
 8002958:	f7fe fc28 	bl	80011ac <HAL_GPIO_WritePin>
 800295c:	2200      	movs	r2, #0
 800295e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002962:	4847      	ldr	r0, [pc, #284]	@ (8002a80 <_7SEG_SetNumber+0x7c0>)
 8002964:	f7fe fc22 	bl	80011ac <HAL_GPIO_WritePin>
 8002968:	2200      	movs	r2, #0
 800296a:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800296e:	4844      	ldr	r0, [pc, #272]	@ (8002a80 <_7SEG_SetNumber+0x7c0>)
 8002970:	f7fe fc1c 	bl	80011ac <HAL_GPIO_WritePin>
 8002974:	2200      	movs	r2, #0
 8002976:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800297a:	4841      	ldr	r0, [pc, #260]	@ (8002a80 <_7SEG_SetNumber+0x7c0>)
 800297c:	f7fe fc16 	bl	80011ac <HAL_GPIO_WritePin>
					DGT2_D_OFF; DGT2_E_OFF; DGT2_G_OFF;
 8002980:	2201      	movs	r2, #1
 8002982:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8002986:	483e      	ldr	r0, [pc, #248]	@ (8002a80 <_7SEG_SetNumber+0x7c0>)
 8002988:	f7fe fc10 	bl	80011ac <HAL_GPIO_WritePin>
 800298c:	2201      	movs	r2, #1
 800298e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002992:	483b      	ldr	r0, [pc, #236]	@ (8002a80 <_7SEG_SetNumber+0x7c0>)
 8002994:	f7fe fc0a 	bl	80011ac <HAL_GPIO_WritePin>
 8002998:	2201      	movs	r2, #1
 800299a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800299e:	4838      	ldr	r0, [pc, #224]	@ (8002a80 <_7SEG_SetNumber+0x7c0>)
 80029a0:	f7fe fc04 	bl	80011ac <HAL_GPIO_WritePin>
				break;
 80029a4:	e055      	b.n	8002a52 <_7SEG_SetNumber+0x792>
			case 8: DGT2_A_ON; DGT2_B_ON; DGT2_C_ON; DGT2_D_ON; DGT2_E_ON; DGT2_F_ON; DGT2_G_ON;
 80029a6:	2200      	movs	r2, #0
 80029a8:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80029ac:	4834      	ldr	r0, [pc, #208]	@ (8002a80 <_7SEG_SetNumber+0x7c0>)
 80029ae:	f7fe fbfd 	bl	80011ac <HAL_GPIO_WritePin>
 80029b2:	2200      	movs	r2, #0
 80029b4:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80029b8:	4831      	ldr	r0, [pc, #196]	@ (8002a80 <_7SEG_SetNumber+0x7c0>)
 80029ba:	f7fe fbf7 	bl	80011ac <HAL_GPIO_WritePin>
 80029be:	2200      	movs	r2, #0
 80029c0:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80029c4:	482e      	ldr	r0, [pc, #184]	@ (8002a80 <_7SEG_SetNumber+0x7c0>)
 80029c6:	f7fe fbf1 	bl	80011ac <HAL_GPIO_WritePin>
 80029ca:	2200      	movs	r2, #0
 80029cc:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80029d0:	482b      	ldr	r0, [pc, #172]	@ (8002a80 <_7SEG_SetNumber+0x7c0>)
 80029d2:	f7fe fbeb 	bl	80011ac <HAL_GPIO_WritePin>
 80029d6:	2200      	movs	r2, #0
 80029d8:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80029dc:	4828      	ldr	r0, [pc, #160]	@ (8002a80 <_7SEG_SetNumber+0x7c0>)
 80029de:	f7fe fbe5 	bl	80011ac <HAL_GPIO_WritePin>
 80029e2:	2200      	movs	r2, #0
 80029e4:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80029e8:	4825      	ldr	r0, [pc, #148]	@ (8002a80 <_7SEG_SetNumber+0x7c0>)
 80029ea:	f7fe fbdf 	bl	80011ac <HAL_GPIO_WritePin>
 80029ee:	2200      	movs	r2, #0
 80029f0:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80029f4:	4822      	ldr	r0, [pc, #136]	@ (8002a80 <_7SEG_SetNumber+0x7c0>)
 80029f6:	f7fe fbd9 	bl	80011ac <HAL_GPIO_WritePin>
				break;
 80029fa:	e02a      	b.n	8002a52 <_7SEG_SetNumber+0x792>
			case 9: DGT2_A_ON; DGT2_B_ON; DGT2_C_ON; DGT2_D_ON; DGT2_F_ON; DGT2_G_ON;
 80029fc:	2200      	movs	r2, #0
 80029fe:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002a02:	481f      	ldr	r0, [pc, #124]	@ (8002a80 <_7SEG_SetNumber+0x7c0>)
 8002a04:	f7fe fbd2 	bl	80011ac <HAL_GPIO_WritePin>
 8002a08:	2200      	movs	r2, #0
 8002a0a:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8002a0e:	481c      	ldr	r0, [pc, #112]	@ (8002a80 <_7SEG_SetNumber+0x7c0>)
 8002a10:	f7fe fbcc 	bl	80011ac <HAL_GPIO_WritePin>
 8002a14:	2200      	movs	r2, #0
 8002a16:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8002a1a:	4819      	ldr	r0, [pc, #100]	@ (8002a80 <_7SEG_SetNumber+0x7c0>)
 8002a1c:	f7fe fbc6 	bl	80011ac <HAL_GPIO_WritePin>
 8002a20:	2200      	movs	r2, #0
 8002a22:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8002a26:	4816      	ldr	r0, [pc, #88]	@ (8002a80 <_7SEG_SetNumber+0x7c0>)
 8002a28:	f7fe fbc0 	bl	80011ac <HAL_GPIO_WritePin>
 8002a2c:	2200      	movs	r2, #0
 8002a2e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002a32:	4813      	ldr	r0, [pc, #76]	@ (8002a80 <_7SEG_SetNumber+0x7c0>)
 8002a34:	f7fe fbba 	bl	80011ac <HAL_GPIO_WritePin>
 8002a38:	2200      	movs	r2, #0
 8002a3a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002a3e:	4810      	ldr	r0, [pc, #64]	@ (8002a80 <_7SEG_SetNumber+0x7c0>)
 8002a40:	f7fe fbb4 	bl	80011ac <HAL_GPIO_WritePin>
					DGT2_E_OFF;
 8002a44:	2201      	movs	r2, #1
 8002a46:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002a4a:	480d      	ldr	r0, [pc, #52]	@ (8002a80 <_7SEG_SetNumber+0x7c0>)
 8002a4c:	f7fe fbae 	bl	80011ac <HAL_GPIO_WritePin>
				break;
 8002a50:	bf00      	nop
		if(dp == ON)
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	2b01      	cmp	r3, #1
 8002a56:	d106      	bne.n	8002a66 <_7SEG_SetNumber+0x7a6>
			DGT2_DP_ON;
 8002a58:	2200      	movs	r2, #0
 8002a5a:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8002a5e:	4808      	ldr	r0, [pc, #32]	@ (8002a80 <_7SEG_SetNumber+0x7c0>)
 8002a60:	f7fe fba4 	bl	80011ac <HAL_GPIO_WritePin>
}
 8002a64:	e008      	b.n	8002a78 <_7SEG_SetNumber+0x7b8>
		else if(dp == OFF)
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	2b00      	cmp	r3, #0
 8002a6a:	d105      	bne.n	8002a78 <_7SEG_SetNumber+0x7b8>
			DGT2_DP_OFF;
 8002a6c:	2201      	movs	r2, #1
 8002a6e:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8002a72:	4803      	ldr	r0, [pc, #12]	@ (8002a80 <_7SEG_SetNumber+0x7c0>)
 8002a74:	f7fe fb9a 	bl	80011ac <HAL_GPIO_WritePin>
}
 8002a78:	bf00      	nop
 8002a7a:	3710      	adds	r7, #16
 8002a7c:	46bd      	mov	sp, r7
 8002a7e:	bd80      	pop	{r7, pc}
 8002a80:	40021000 	.word	0x40021000

08002a84 <CLCD_GPIO_Init>:
 */

#include "CLCD.h"

void CLCD_GPIO_Init(void)
{
 8002a84:	b580      	push	{r7, lr}
 8002a86:	b086      	sub	sp, #24
 8002a88:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct;

	/* GPIOE Periph clock enable */
	__HAL_RCC_GPIOE_CLK_ENABLE();
 8002a8a:	2300      	movs	r3, #0
 8002a8c:	603b      	str	r3, [r7, #0]
 8002a8e:	4b23      	ldr	r3, [pc, #140]	@ (8002b1c <CLCD_GPIO_Init+0x98>)
 8002a90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a92:	4a22      	ldr	r2, [pc, #136]	@ (8002b1c <CLCD_GPIO_Init+0x98>)
 8002a94:	f043 0310 	orr.w	r3, r3, #16
 8002a98:	6313      	str	r3, [r2, #48]	@ 0x30
 8002a9a:	4b20      	ldr	r3, [pc, #128]	@ (8002b1c <CLCD_GPIO_Init+0x98>)
 8002a9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a9e:	f003 0310 	and.w	r3, r3, #16
 8002aa2:	603b      	str	r3, [r7, #0]
 8002aa4:	683b      	ldr	r3, [r7, #0]
	
	/* Configure RS, RW, EN, D4, D5, D6, D7 in output pushpull mode */
	GPIO_InitStruct.Pin = GPIO_PIN_RS;
 8002aa6:	2301      	movs	r3, #1
 8002aa8:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002aaa:	2301      	movs	r3, #1
 8002aac:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002aae:	2300      	movs	r3, #0
 8002ab0:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002ab2:	2300      	movs	r3, #0
 8002ab4:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(GPIO_RS, &GPIO_InitStruct);
 8002ab6:	1d3b      	adds	r3, r7, #4
 8002ab8:	4619      	mov	r1, r3
 8002aba:	4819      	ldr	r0, [pc, #100]	@ (8002b20 <CLCD_GPIO_Init+0x9c>)
 8002abc:	f7fe f9c2 	bl	8000e44 <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = GPIO_PIN_RW;
 8002ac0:	2302      	movs	r3, #2
 8002ac2:	607b      	str	r3, [r7, #4]
	HAL_GPIO_Init(GPIO_RW, &GPIO_InitStruct);
 8002ac4:	1d3b      	adds	r3, r7, #4
 8002ac6:	4619      	mov	r1, r3
 8002ac8:	4815      	ldr	r0, [pc, #84]	@ (8002b20 <CLCD_GPIO_Init+0x9c>)
 8002aca:	f7fe f9bb 	bl	8000e44 <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = GPIO_PIN_EN;
 8002ace:	2304      	movs	r3, #4
 8002ad0:	607b      	str	r3, [r7, #4]
	HAL_GPIO_Init(GPIO_EN, &GPIO_InitStruct);
 8002ad2:	1d3b      	adds	r3, r7, #4
 8002ad4:	4619      	mov	r1, r3
 8002ad6:	4812      	ldr	r0, [pc, #72]	@ (8002b20 <CLCD_GPIO_Init+0x9c>)
 8002ad8:	f7fe f9b4 	bl	8000e44 <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = GPIO_PIN_D4;
 8002adc:	2310      	movs	r3, #16
 8002ade:	607b      	str	r3, [r7, #4]
	HAL_GPIO_Init(GPIO_D4, &GPIO_InitStruct);
 8002ae0:	1d3b      	adds	r3, r7, #4
 8002ae2:	4619      	mov	r1, r3
 8002ae4:	480e      	ldr	r0, [pc, #56]	@ (8002b20 <CLCD_GPIO_Init+0x9c>)
 8002ae6:	f7fe f9ad 	bl	8000e44 <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = GPIO_PIN_D5;
 8002aea:	2320      	movs	r3, #32
 8002aec:	607b      	str	r3, [r7, #4]
	HAL_GPIO_Init(GPIO_D5, &GPIO_InitStruct);
 8002aee:	1d3b      	adds	r3, r7, #4
 8002af0:	4619      	mov	r1, r3
 8002af2:	480b      	ldr	r0, [pc, #44]	@ (8002b20 <CLCD_GPIO_Init+0x9c>)
 8002af4:	f7fe f9a6 	bl	8000e44 <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = GPIO_PIN_D6;
 8002af8:	2340      	movs	r3, #64	@ 0x40
 8002afa:	607b      	str	r3, [r7, #4]
	HAL_GPIO_Init(GPIO_D6, &GPIO_InitStruct);
 8002afc:	1d3b      	adds	r3, r7, #4
 8002afe:	4619      	mov	r1, r3
 8002b00:	4807      	ldr	r0, [pc, #28]	@ (8002b20 <CLCD_GPIO_Init+0x9c>)
 8002b02:	f7fe f99f 	bl	8000e44 <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = GPIO_PIN_D7;
 8002b06:	2380      	movs	r3, #128	@ 0x80
 8002b08:	607b      	str	r3, [r7, #4]
	HAL_GPIO_Init(GPIO_D7, &GPIO_InitStruct);
 8002b0a:	1d3b      	adds	r3, r7, #4
 8002b0c:	4619      	mov	r1, r3
 8002b0e:	4804      	ldr	r0, [pc, #16]	@ (8002b20 <CLCD_GPIO_Init+0x9c>)
 8002b10:	f7fe f998 	bl	8000e44 <HAL_GPIO_Init>
}
 8002b14:	bf00      	nop
 8002b16:	3718      	adds	r7, #24
 8002b18:	46bd      	mov	sp, r7
 8002b1a:	bd80      	pop	{r7, pc}
 8002b1c:	40023800 	.word	0x40023800
 8002b20:	40021000 	.word	0x40021000

08002b24 <CLCD_Write_Instruction>:

void CLCD_Write_Instruction(unsigned char b)
{
 8002b24:	b580      	push	{r7, lr}
 8002b26:	b082      	sub	sp, #8
 8002b28:	af00      	add	r7, sp, #0
 8002b2a:	4603      	mov	r3, r0
 8002b2c:	71fb      	strb	r3, [r7, #7]
	// 4
	GPIO_D7->ODR = (b & 0x80) ? GPIO_D7->ODR | GPIO_PIN_D7 : GPIO_D7->ODR & ~GPIO_PIN_D7; //D7
 8002b2e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b32:	2b00      	cmp	r3, #0
 8002b34:	da04      	bge.n	8002b40 <CLCD_Write_Instruction+0x1c>
 8002b36:	4b5f      	ldr	r3, [pc, #380]	@ (8002cb4 <CLCD_Write_Instruction+0x190>)
 8002b38:	695b      	ldr	r3, [r3, #20]
 8002b3a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002b3e:	e003      	b.n	8002b48 <CLCD_Write_Instruction+0x24>
 8002b40:	4b5c      	ldr	r3, [pc, #368]	@ (8002cb4 <CLCD_Write_Instruction+0x190>)
 8002b42:	695b      	ldr	r3, [r3, #20]
 8002b44:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002b48:	4a5a      	ldr	r2, [pc, #360]	@ (8002cb4 <CLCD_Write_Instruction+0x190>)
 8002b4a:	6153      	str	r3, [r2, #20]
	GPIO_D6->ODR = (b & 0x40) ? GPIO_D6->ODR | GPIO_PIN_D6 : GPIO_D6->ODR & ~GPIO_PIN_D6; //D6
 8002b4c:	79fb      	ldrb	r3, [r7, #7]
 8002b4e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	d004      	beq.n	8002b60 <CLCD_Write_Instruction+0x3c>
 8002b56:	4b57      	ldr	r3, [pc, #348]	@ (8002cb4 <CLCD_Write_Instruction+0x190>)
 8002b58:	695b      	ldr	r3, [r3, #20]
 8002b5a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002b5e:	e003      	b.n	8002b68 <CLCD_Write_Instruction+0x44>
 8002b60:	4b54      	ldr	r3, [pc, #336]	@ (8002cb4 <CLCD_Write_Instruction+0x190>)
 8002b62:	695b      	ldr	r3, [r3, #20]
 8002b64:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002b68:	4a52      	ldr	r2, [pc, #328]	@ (8002cb4 <CLCD_Write_Instruction+0x190>)
 8002b6a:	6153      	str	r3, [r2, #20]
	GPIO_D5->ODR = (b & 0x20) ? GPIO_D5->ODR | GPIO_PIN_D5 : GPIO_D5->ODR & ~GPIO_PIN_D5; //D5
 8002b6c:	79fb      	ldrb	r3, [r7, #7]
 8002b6e:	f003 0320 	and.w	r3, r3, #32
 8002b72:	2b00      	cmp	r3, #0
 8002b74:	d004      	beq.n	8002b80 <CLCD_Write_Instruction+0x5c>
 8002b76:	4b4f      	ldr	r3, [pc, #316]	@ (8002cb4 <CLCD_Write_Instruction+0x190>)
 8002b78:	695b      	ldr	r3, [r3, #20]
 8002b7a:	f043 0320 	orr.w	r3, r3, #32
 8002b7e:	e003      	b.n	8002b88 <CLCD_Write_Instruction+0x64>
 8002b80:	4b4c      	ldr	r3, [pc, #304]	@ (8002cb4 <CLCD_Write_Instruction+0x190>)
 8002b82:	695b      	ldr	r3, [r3, #20]
 8002b84:	f023 0320 	bic.w	r3, r3, #32
 8002b88:	4a4a      	ldr	r2, [pc, #296]	@ (8002cb4 <CLCD_Write_Instruction+0x190>)
 8002b8a:	6153      	str	r3, [r2, #20]
	GPIO_D4->ODR = (b & 0x10) ? GPIO_D4->ODR | GPIO_PIN_D4 : GPIO_D4->ODR & ~GPIO_PIN_D4; //D4
 8002b8c:	79fb      	ldrb	r3, [r7, #7]
 8002b8e:	f003 0310 	and.w	r3, r3, #16
 8002b92:	2b00      	cmp	r3, #0
 8002b94:	d004      	beq.n	8002ba0 <CLCD_Write_Instruction+0x7c>
 8002b96:	4b47      	ldr	r3, [pc, #284]	@ (8002cb4 <CLCD_Write_Instruction+0x190>)
 8002b98:	695b      	ldr	r3, [r3, #20]
 8002b9a:	f043 0310 	orr.w	r3, r3, #16
 8002b9e:	e003      	b.n	8002ba8 <CLCD_Write_Instruction+0x84>
 8002ba0:	4b44      	ldr	r3, [pc, #272]	@ (8002cb4 <CLCD_Write_Instruction+0x190>)
 8002ba2:	695b      	ldr	r3, [r3, #20]
 8002ba4:	f023 0310 	bic.w	r3, r3, #16
 8002ba8:	4a42      	ldr	r2, [pc, #264]	@ (8002cb4 <CLCD_Write_Instruction+0x190>)
 8002baa:	6153      	str	r3, [r2, #20]
	
	GPIO_RS->ODR = GPIO_RS->ODR & ~GPIO_PIN_RS; //RS Low
 8002bac:	4b41      	ldr	r3, [pc, #260]	@ (8002cb4 <CLCD_Write_Instruction+0x190>)
 8002bae:	695b      	ldr	r3, [r3, #20]
 8002bb0:	4a40      	ldr	r2, [pc, #256]	@ (8002cb4 <CLCD_Write_Instruction+0x190>)
 8002bb2:	f023 0301 	bic.w	r3, r3, #1
 8002bb6:	6153      	str	r3, [r2, #20]
	GPIO_RW->ODR = GPIO_RW->ODR & ~GPIO_PIN_RW; //RW Low
 8002bb8:	4b3e      	ldr	r3, [pc, #248]	@ (8002cb4 <CLCD_Write_Instruction+0x190>)
 8002bba:	695b      	ldr	r3, [r3, #20]
 8002bbc:	4a3d      	ldr	r2, [pc, #244]	@ (8002cb4 <CLCD_Write_Instruction+0x190>)
 8002bbe:	f023 0302 	bic.w	r3, r3, #2
 8002bc2:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN Low
 8002bc4:	4b3b      	ldr	r3, [pc, #236]	@ (8002cb4 <CLCD_Write_Instruction+0x190>)
 8002bc6:	695b      	ldr	r3, [r3, #20]
 8002bc8:	4a3a      	ldr	r2, [pc, #232]	@ (8002cb4 <CLCD_Write_Instruction+0x190>)
 8002bca:	f023 0304 	bic.w	r3, r3, #4
 8002bce:	6153      	str	r3, [r2, #20]
	
	GPIO_EN->ODR = GPIO_EN->ODR | GPIO_PIN_EN; //EN High
 8002bd0:	4b38      	ldr	r3, [pc, #224]	@ (8002cb4 <CLCD_Write_Instruction+0x190>)
 8002bd2:	695b      	ldr	r3, [r3, #20]
 8002bd4:	4a37      	ldr	r2, [pc, #220]	@ (8002cb4 <CLCD_Write_Instruction+0x190>)
 8002bd6:	f043 0304 	orr.w	r3, r3, #4
 8002bda:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN Low
 8002bdc:	4b35      	ldr	r3, [pc, #212]	@ (8002cb4 <CLCD_Write_Instruction+0x190>)
 8002bde:	695b      	ldr	r3, [r3, #20]
 8002be0:	4a34      	ldr	r2, [pc, #208]	@ (8002cb4 <CLCD_Write_Instruction+0x190>)
 8002be2:	f023 0304 	bic.w	r3, r3, #4
 8002be6:	6153      	str	r3, [r2, #20]
	
	// 4
	GPIO_D7->ODR = (b & 0x08) ? GPIO_D7->ODR | GPIO_PIN_D7 : GPIO_D7->ODR & ~GPIO_PIN_D7; //D7
 8002be8:	79fb      	ldrb	r3, [r7, #7]
 8002bea:	f003 0308 	and.w	r3, r3, #8
 8002bee:	2b00      	cmp	r3, #0
 8002bf0:	d004      	beq.n	8002bfc <CLCD_Write_Instruction+0xd8>
 8002bf2:	4b30      	ldr	r3, [pc, #192]	@ (8002cb4 <CLCD_Write_Instruction+0x190>)
 8002bf4:	695b      	ldr	r3, [r3, #20]
 8002bf6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002bfa:	e003      	b.n	8002c04 <CLCD_Write_Instruction+0xe0>
 8002bfc:	4b2d      	ldr	r3, [pc, #180]	@ (8002cb4 <CLCD_Write_Instruction+0x190>)
 8002bfe:	695b      	ldr	r3, [r3, #20]
 8002c00:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002c04:	4a2b      	ldr	r2, [pc, #172]	@ (8002cb4 <CLCD_Write_Instruction+0x190>)
 8002c06:	6153      	str	r3, [r2, #20]
	GPIO_D6->ODR = (b & 0x04) ? GPIO_D6->ODR | GPIO_PIN_D6 : GPIO_D6->ODR & ~GPIO_PIN_D6; //D6
 8002c08:	79fb      	ldrb	r3, [r7, #7]
 8002c0a:	f003 0304 	and.w	r3, r3, #4
 8002c0e:	2b00      	cmp	r3, #0
 8002c10:	d004      	beq.n	8002c1c <CLCD_Write_Instruction+0xf8>
 8002c12:	4b28      	ldr	r3, [pc, #160]	@ (8002cb4 <CLCD_Write_Instruction+0x190>)
 8002c14:	695b      	ldr	r3, [r3, #20]
 8002c16:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002c1a:	e003      	b.n	8002c24 <CLCD_Write_Instruction+0x100>
 8002c1c:	4b25      	ldr	r3, [pc, #148]	@ (8002cb4 <CLCD_Write_Instruction+0x190>)
 8002c1e:	695b      	ldr	r3, [r3, #20]
 8002c20:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002c24:	4a23      	ldr	r2, [pc, #140]	@ (8002cb4 <CLCD_Write_Instruction+0x190>)
 8002c26:	6153      	str	r3, [r2, #20]
	GPIO_D5->ODR = (b & 0x02) ? GPIO_D5->ODR | GPIO_PIN_D5 : GPIO_D5->ODR & ~GPIO_PIN_D5; //D5
 8002c28:	79fb      	ldrb	r3, [r7, #7]
 8002c2a:	f003 0302 	and.w	r3, r3, #2
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	d004      	beq.n	8002c3c <CLCD_Write_Instruction+0x118>
 8002c32:	4b20      	ldr	r3, [pc, #128]	@ (8002cb4 <CLCD_Write_Instruction+0x190>)
 8002c34:	695b      	ldr	r3, [r3, #20]
 8002c36:	f043 0320 	orr.w	r3, r3, #32
 8002c3a:	e003      	b.n	8002c44 <CLCD_Write_Instruction+0x120>
 8002c3c:	4b1d      	ldr	r3, [pc, #116]	@ (8002cb4 <CLCD_Write_Instruction+0x190>)
 8002c3e:	695b      	ldr	r3, [r3, #20]
 8002c40:	f023 0320 	bic.w	r3, r3, #32
 8002c44:	4a1b      	ldr	r2, [pc, #108]	@ (8002cb4 <CLCD_Write_Instruction+0x190>)
 8002c46:	6153      	str	r3, [r2, #20]
	GPIO_D4->ODR = (b & 0x01) ? GPIO_D4->ODR | GPIO_PIN_D4 : GPIO_D4->ODR & ~GPIO_PIN_D4; //D4
 8002c48:	79fb      	ldrb	r3, [r7, #7]
 8002c4a:	f003 0301 	and.w	r3, r3, #1
 8002c4e:	2b00      	cmp	r3, #0
 8002c50:	d004      	beq.n	8002c5c <CLCD_Write_Instruction+0x138>
 8002c52:	4b18      	ldr	r3, [pc, #96]	@ (8002cb4 <CLCD_Write_Instruction+0x190>)
 8002c54:	695b      	ldr	r3, [r3, #20]
 8002c56:	f043 0310 	orr.w	r3, r3, #16
 8002c5a:	e003      	b.n	8002c64 <CLCD_Write_Instruction+0x140>
 8002c5c:	4b15      	ldr	r3, [pc, #84]	@ (8002cb4 <CLCD_Write_Instruction+0x190>)
 8002c5e:	695b      	ldr	r3, [r3, #20]
 8002c60:	f023 0310 	bic.w	r3, r3, #16
 8002c64:	4a13      	ldr	r2, [pc, #76]	@ (8002cb4 <CLCD_Write_Instruction+0x190>)
 8002c66:	6153      	str	r3, [r2, #20]

	GPIO_RS->ODR = GPIO_RS->ODR & ~GPIO_PIN_RS; //RS Low
 8002c68:	4b12      	ldr	r3, [pc, #72]	@ (8002cb4 <CLCD_Write_Instruction+0x190>)
 8002c6a:	695b      	ldr	r3, [r3, #20]
 8002c6c:	4a11      	ldr	r2, [pc, #68]	@ (8002cb4 <CLCD_Write_Instruction+0x190>)
 8002c6e:	f023 0301 	bic.w	r3, r3, #1
 8002c72:	6153      	str	r3, [r2, #20]
	GPIO_RW->ODR = GPIO_RW->ODR & ~GPIO_PIN_RW; //RW Low
 8002c74:	4b0f      	ldr	r3, [pc, #60]	@ (8002cb4 <CLCD_Write_Instruction+0x190>)
 8002c76:	695b      	ldr	r3, [r3, #20]
 8002c78:	4a0e      	ldr	r2, [pc, #56]	@ (8002cb4 <CLCD_Write_Instruction+0x190>)
 8002c7a:	f023 0302 	bic.w	r3, r3, #2
 8002c7e:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN Low
 8002c80:	4b0c      	ldr	r3, [pc, #48]	@ (8002cb4 <CLCD_Write_Instruction+0x190>)
 8002c82:	695b      	ldr	r3, [r3, #20]
 8002c84:	4a0b      	ldr	r2, [pc, #44]	@ (8002cb4 <CLCD_Write_Instruction+0x190>)
 8002c86:	f023 0304 	bic.w	r3, r3, #4
 8002c8a:	6153      	str	r3, [r2, #20]

	GPIO_EN->ODR = GPIO_EN->ODR | GPIO_PIN_EN; //EN High
 8002c8c:	4b09      	ldr	r3, [pc, #36]	@ (8002cb4 <CLCD_Write_Instruction+0x190>)
 8002c8e:	695b      	ldr	r3, [r3, #20]
 8002c90:	4a08      	ldr	r2, [pc, #32]	@ (8002cb4 <CLCD_Write_Instruction+0x190>)
 8002c92:	f043 0304 	orr.w	r3, r3, #4
 8002c96:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN Low
 8002c98:	4b06      	ldr	r3, [pc, #24]	@ (8002cb4 <CLCD_Write_Instruction+0x190>)
 8002c9a:	695b      	ldr	r3, [r3, #20]
 8002c9c:	4a05      	ldr	r2, [pc, #20]	@ (8002cb4 <CLCD_Write_Instruction+0x190>)
 8002c9e:	f023 0304 	bic.w	r3, r3, #4
 8002ca2:	6153      	str	r3, [r2, #20]

	HAL_Delay(1);
 8002ca4:	2001      	movs	r0, #1
 8002ca6:	f7fd ff97 	bl	8000bd8 <HAL_Delay>
}
 8002caa:	bf00      	nop
 8002cac:	3708      	adds	r7, #8
 8002cae:	46bd      	mov	sp, r7
 8002cb0:	bd80      	pop	{r7, pc}
 8002cb2:	bf00      	nop
 8002cb4:	40021000 	.word	0x40021000

08002cb8 <CLCD_Write_Display>:

void CLCD_Write_Display(unsigned char b)
{
 8002cb8:	b580      	push	{r7, lr}
 8002cba:	b082      	sub	sp, #8
 8002cbc:	af00      	add	r7, sp, #0
 8002cbe:	4603      	mov	r3, r0
 8002cc0:	71fb      	strb	r3, [r7, #7]
	// 4
	GPIO_D7->ODR = (b & 0x80) ? GPIO_D7->ODR | GPIO_PIN_D7 : GPIO_D7->ODR & ~GPIO_PIN_D7; //D7
 8002cc2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	da04      	bge.n	8002cd4 <CLCD_Write_Display+0x1c>
 8002cca:	4b5f      	ldr	r3, [pc, #380]	@ (8002e48 <CLCD_Write_Display+0x190>)
 8002ccc:	695b      	ldr	r3, [r3, #20]
 8002cce:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002cd2:	e003      	b.n	8002cdc <CLCD_Write_Display+0x24>
 8002cd4:	4b5c      	ldr	r3, [pc, #368]	@ (8002e48 <CLCD_Write_Display+0x190>)
 8002cd6:	695b      	ldr	r3, [r3, #20]
 8002cd8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002cdc:	4a5a      	ldr	r2, [pc, #360]	@ (8002e48 <CLCD_Write_Display+0x190>)
 8002cde:	6153      	str	r3, [r2, #20]
	GPIO_D6->ODR = (b & 0x40) ? GPIO_D6->ODR | GPIO_PIN_D6 : GPIO_D6->ODR & ~GPIO_PIN_D6; //D6
 8002ce0:	79fb      	ldrb	r3, [r7, #7]
 8002ce2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	d004      	beq.n	8002cf4 <CLCD_Write_Display+0x3c>
 8002cea:	4b57      	ldr	r3, [pc, #348]	@ (8002e48 <CLCD_Write_Display+0x190>)
 8002cec:	695b      	ldr	r3, [r3, #20]
 8002cee:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002cf2:	e003      	b.n	8002cfc <CLCD_Write_Display+0x44>
 8002cf4:	4b54      	ldr	r3, [pc, #336]	@ (8002e48 <CLCD_Write_Display+0x190>)
 8002cf6:	695b      	ldr	r3, [r3, #20]
 8002cf8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002cfc:	4a52      	ldr	r2, [pc, #328]	@ (8002e48 <CLCD_Write_Display+0x190>)
 8002cfe:	6153      	str	r3, [r2, #20]
	GPIO_D5->ODR = (b & 0x20) ? GPIO_D5->ODR | GPIO_PIN_D5 : GPIO_D5->ODR & ~GPIO_PIN_D5; //D5
 8002d00:	79fb      	ldrb	r3, [r7, #7]
 8002d02:	f003 0320 	and.w	r3, r3, #32
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	d004      	beq.n	8002d14 <CLCD_Write_Display+0x5c>
 8002d0a:	4b4f      	ldr	r3, [pc, #316]	@ (8002e48 <CLCD_Write_Display+0x190>)
 8002d0c:	695b      	ldr	r3, [r3, #20]
 8002d0e:	f043 0320 	orr.w	r3, r3, #32
 8002d12:	e003      	b.n	8002d1c <CLCD_Write_Display+0x64>
 8002d14:	4b4c      	ldr	r3, [pc, #304]	@ (8002e48 <CLCD_Write_Display+0x190>)
 8002d16:	695b      	ldr	r3, [r3, #20]
 8002d18:	f023 0320 	bic.w	r3, r3, #32
 8002d1c:	4a4a      	ldr	r2, [pc, #296]	@ (8002e48 <CLCD_Write_Display+0x190>)
 8002d1e:	6153      	str	r3, [r2, #20]
	GPIO_D4->ODR = (b & 0x10) ? GPIO_D4->ODR | GPIO_PIN_D4 : GPIO_D4->ODR & ~GPIO_PIN_D4; //D4
 8002d20:	79fb      	ldrb	r3, [r7, #7]
 8002d22:	f003 0310 	and.w	r3, r3, #16
 8002d26:	2b00      	cmp	r3, #0
 8002d28:	d004      	beq.n	8002d34 <CLCD_Write_Display+0x7c>
 8002d2a:	4b47      	ldr	r3, [pc, #284]	@ (8002e48 <CLCD_Write_Display+0x190>)
 8002d2c:	695b      	ldr	r3, [r3, #20]
 8002d2e:	f043 0310 	orr.w	r3, r3, #16
 8002d32:	e003      	b.n	8002d3c <CLCD_Write_Display+0x84>
 8002d34:	4b44      	ldr	r3, [pc, #272]	@ (8002e48 <CLCD_Write_Display+0x190>)
 8002d36:	695b      	ldr	r3, [r3, #20]
 8002d38:	f023 0310 	bic.w	r3, r3, #16
 8002d3c:	4a42      	ldr	r2, [pc, #264]	@ (8002e48 <CLCD_Write_Display+0x190>)
 8002d3e:	6153      	str	r3, [r2, #20]
	
	GPIO_RS->ODR = GPIO_RS->ODR | GPIO_PIN_RS; //RS High
 8002d40:	4b41      	ldr	r3, [pc, #260]	@ (8002e48 <CLCD_Write_Display+0x190>)
 8002d42:	695b      	ldr	r3, [r3, #20]
 8002d44:	4a40      	ldr	r2, [pc, #256]	@ (8002e48 <CLCD_Write_Display+0x190>)
 8002d46:	f043 0301 	orr.w	r3, r3, #1
 8002d4a:	6153      	str	r3, [r2, #20]
	GPIO_RW->ODR = GPIO_RW->ODR & ~GPIO_PIN_RW; //RW Low
 8002d4c:	4b3e      	ldr	r3, [pc, #248]	@ (8002e48 <CLCD_Write_Display+0x190>)
 8002d4e:	695b      	ldr	r3, [r3, #20]
 8002d50:	4a3d      	ldr	r2, [pc, #244]	@ (8002e48 <CLCD_Write_Display+0x190>)
 8002d52:	f023 0302 	bic.w	r3, r3, #2
 8002d56:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN Low
 8002d58:	4b3b      	ldr	r3, [pc, #236]	@ (8002e48 <CLCD_Write_Display+0x190>)
 8002d5a:	695b      	ldr	r3, [r3, #20]
 8002d5c:	4a3a      	ldr	r2, [pc, #232]	@ (8002e48 <CLCD_Write_Display+0x190>)
 8002d5e:	f023 0304 	bic.w	r3, r3, #4
 8002d62:	6153      	str	r3, [r2, #20]
	
	GPIO_EN->ODR = GPIO_EN->ODR | GPIO_PIN_EN; //EN High
 8002d64:	4b38      	ldr	r3, [pc, #224]	@ (8002e48 <CLCD_Write_Display+0x190>)
 8002d66:	695b      	ldr	r3, [r3, #20]
 8002d68:	4a37      	ldr	r2, [pc, #220]	@ (8002e48 <CLCD_Write_Display+0x190>)
 8002d6a:	f043 0304 	orr.w	r3, r3, #4
 8002d6e:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN Low
 8002d70:	4b35      	ldr	r3, [pc, #212]	@ (8002e48 <CLCD_Write_Display+0x190>)
 8002d72:	695b      	ldr	r3, [r3, #20]
 8002d74:	4a34      	ldr	r2, [pc, #208]	@ (8002e48 <CLCD_Write_Display+0x190>)
 8002d76:	f023 0304 	bic.w	r3, r3, #4
 8002d7a:	6153      	str	r3, [r2, #20]
	
	// 4
	GPIO_D7->ODR = (b & 0x08) ? GPIO_D7->ODR | GPIO_PIN_D7 : GPIO_D7->ODR & ~GPIO_PIN_D7; //D7
 8002d7c:	79fb      	ldrb	r3, [r7, #7]
 8002d7e:	f003 0308 	and.w	r3, r3, #8
 8002d82:	2b00      	cmp	r3, #0
 8002d84:	d004      	beq.n	8002d90 <CLCD_Write_Display+0xd8>
 8002d86:	4b30      	ldr	r3, [pc, #192]	@ (8002e48 <CLCD_Write_Display+0x190>)
 8002d88:	695b      	ldr	r3, [r3, #20]
 8002d8a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002d8e:	e003      	b.n	8002d98 <CLCD_Write_Display+0xe0>
 8002d90:	4b2d      	ldr	r3, [pc, #180]	@ (8002e48 <CLCD_Write_Display+0x190>)
 8002d92:	695b      	ldr	r3, [r3, #20]
 8002d94:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002d98:	4a2b      	ldr	r2, [pc, #172]	@ (8002e48 <CLCD_Write_Display+0x190>)
 8002d9a:	6153      	str	r3, [r2, #20]
	GPIO_D6->ODR = (b & 0x04) ? GPIO_D6->ODR | GPIO_PIN_D6 : GPIO_D6->ODR & ~GPIO_PIN_D6; //D6
 8002d9c:	79fb      	ldrb	r3, [r7, #7]
 8002d9e:	f003 0304 	and.w	r3, r3, #4
 8002da2:	2b00      	cmp	r3, #0
 8002da4:	d004      	beq.n	8002db0 <CLCD_Write_Display+0xf8>
 8002da6:	4b28      	ldr	r3, [pc, #160]	@ (8002e48 <CLCD_Write_Display+0x190>)
 8002da8:	695b      	ldr	r3, [r3, #20]
 8002daa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002dae:	e003      	b.n	8002db8 <CLCD_Write_Display+0x100>
 8002db0:	4b25      	ldr	r3, [pc, #148]	@ (8002e48 <CLCD_Write_Display+0x190>)
 8002db2:	695b      	ldr	r3, [r3, #20]
 8002db4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002db8:	4a23      	ldr	r2, [pc, #140]	@ (8002e48 <CLCD_Write_Display+0x190>)
 8002dba:	6153      	str	r3, [r2, #20]
	GPIO_D5->ODR = (b & 0x02) ? GPIO_D5->ODR | GPIO_PIN_D5 : GPIO_D5->ODR & ~GPIO_PIN_D5; //D5
 8002dbc:	79fb      	ldrb	r3, [r7, #7]
 8002dbe:	f003 0302 	and.w	r3, r3, #2
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	d004      	beq.n	8002dd0 <CLCD_Write_Display+0x118>
 8002dc6:	4b20      	ldr	r3, [pc, #128]	@ (8002e48 <CLCD_Write_Display+0x190>)
 8002dc8:	695b      	ldr	r3, [r3, #20]
 8002dca:	f043 0320 	orr.w	r3, r3, #32
 8002dce:	e003      	b.n	8002dd8 <CLCD_Write_Display+0x120>
 8002dd0:	4b1d      	ldr	r3, [pc, #116]	@ (8002e48 <CLCD_Write_Display+0x190>)
 8002dd2:	695b      	ldr	r3, [r3, #20]
 8002dd4:	f023 0320 	bic.w	r3, r3, #32
 8002dd8:	4a1b      	ldr	r2, [pc, #108]	@ (8002e48 <CLCD_Write_Display+0x190>)
 8002dda:	6153      	str	r3, [r2, #20]
	GPIO_D4->ODR = (b & 0x01) ? GPIO_D4->ODR | GPIO_PIN_D4 : GPIO_D4->ODR & ~GPIO_PIN_D4; //D4
 8002ddc:	79fb      	ldrb	r3, [r7, #7]
 8002dde:	f003 0301 	and.w	r3, r3, #1
 8002de2:	2b00      	cmp	r3, #0
 8002de4:	d004      	beq.n	8002df0 <CLCD_Write_Display+0x138>
 8002de6:	4b18      	ldr	r3, [pc, #96]	@ (8002e48 <CLCD_Write_Display+0x190>)
 8002de8:	695b      	ldr	r3, [r3, #20]
 8002dea:	f043 0310 	orr.w	r3, r3, #16
 8002dee:	e003      	b.n	8002df8 <CLCD_Write_Display+0x140>
 8002df0:	4b15      	ldr	r3, [pc, #84]	@ (8002e48 <CLCD_Write_Display+0x190>)
 8002df2:	695b      	ldr	r3, [r3, #20]
 8002df4:	f023 0310 	bic.w	r3, r3, #16
 8002df8:	4a13      	ldr	r2, [pc, #76]	@ (8002e48 <CLCD_Write_Display+0x190>)
 8002dfa:	6153      	str	r3, [r2, #20]
	
	GPIO_RS->ODR = GPIO_RS->ODR | GPIO_PIN_RS; //RS High
 8002dfc:	4b12      	ldr	r3, [pc, #72]	@ (8002e48 <CLCD_Write_Display+0x190>)
 8002dfe:	695b      	ldr	r3, [r3, #20]
 8002e00:	4a11      	ldr	r2, [pc, #68]	@ (8002e48 <CLCD_Write_Display+0x190>)
 8002e02:	f043 0301 	orr.w	r3, r3, #1
 8002e06:	6153      	str	r3, [r2, #20]
	GPIO_RW->ODR = GPIO_RW->ODR & ~GPIO_PIN_RW; //RW Low
 8002e08:	4b0f      	ldr	r3, [pc, #60]	@ (8002e48 <CLCD_Write_Display+0x190>)
 8002e0a:	695b      	ldr	r3, [r3, #20]
 8002e0c:	4a0e      	ldr	r2, [pc, #56]	@ (8002e48 <CLCD_Write_Display+0x190>)
 8002e0e:	f023 0302 	bic.w	r3, r3, #2
 8002e12:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN Low
 8002e14:	4b0c      	ldr	r3, [pc, #48]	@ (8002e48 <CLCD_Write_Display+0x190>)
 8002e16:	695b      	ldr	r3, [r3, #20]
 8002e18:	4a0b      	ldr	r2, [pc, #44]	@ (8002e48 <CLCD_Write_Display+0x190>)
 8002e1a:	f023 0304 	bic.w	r3, r3, #4
 8002e1e:	6153      	str	r3, [r2, #20]
	
	GPIO_EN->ODR = GPIO_EN->ODR | GPIO_PIN_EN; //EN High
 8002e20:	4b09      	ldr	r3, [pc, #36]	@ (8002e48 <CLCD_Write_Display+0x190>)
 8002e22:	695b      	ldr	r3, [r3, #20]
 8002e24:	4a08      	ldr	r2, [pc, #32]	@ (8002e48 <CLCD_Write_Display+0x190>)
 8002e26:	f043 0304 	orr.w	r3, r3, #4
 8002e2a:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN Low
 8002e2c:	4b06      	ldr	r3, [pc, #24]	@ (8002e48 <CLCD_Write_Display+0x190>)
 8002e2e:	695b      	ldr	r3, [r3, #20]
 8002e30:	4a05      	ldr	r2, [pc, #20]	@ (8002e48 <CLCD_Write_Display+0x190>)
 8002e32:	f023 0304 	bic.w	r3, r3, #4
 8002e36:	6153      	str	r3, [r2, #20]
	
	HAL_Delay(1);
 8002e38:	2001      	movs	r0, #1
 8002e3a:	f7fd fecd 	bl	8000bd8 <HAL_Delay>
}
 8002e3e:	bf00      	nop
 8002e40:	3708      	adds	r7, #8
 8002e42:	46bd      	mov	sp, r7
 8002e44:	bd80      	pop	{r7, pc}
 8002e46:	bf00      	nop
 8002e48:	40021000 	.word	0x40021000

08002e4c <CLCD_Gotoxy>:


void CLCD_Gotoxy(unsigned char x, unsigned char y)
{
 8002e4c:	b580      	push	{r7, lr}
 8002e4e:	b082      	sub	sp, #8
 8002e50:	af00      	add	r7, sp, #0
 8002e52:	4603      	mov	r3, r0
 8002e54:	460a      	mov	r2, r1
 8002e56:	71fb      	strb	r3, [r7, #7]
 8002e58:	4613      	mov	r3, r2
 8002e5a:	71bb      	strb	r3, [r7, #6]
	// 16 * 2 character LCD
	switch(y)
 8002e5c:	79bb      	ldrb	r3, [r7, #6]
 8002e5e:	2b00      	cmp	r3, #0
 8002e60:	d002      	beq.n	8002e68 <CLCD_Gotoxy+0x1c>
 8002e62:	2b01      	cmp	r3, #1
 8002e64:	d007      	beq.n	8002e76 <CLCD_Gotoxy+0x2a>
		case 0 : CLCD_Write_Instruction(0x80 + x); break;
		case 1 : CLCD_Write_Instruction(0xC0 + x); break;
		//case 2 : CLCD_Write_Instruction(0x90+x); break; //Uncomment for 16 * 4 character LCD
		//case 3 : CLCD_Write_Instruction(0xd0+x); break; //Uncomment for 16 * 4 character LCD
	}
}
 8002e66:	e00d      	b.n	8002e84 <CLCD_Gotoxy+0x38>
		case 0 : CLCD_Write_Instruction(0x80 + x); break;
 8002e68:	79fb      	ldrb	r3, [r7, #7]
 8002e6a:	3b80      	subs	r3, #128	@ 0x80
 8002e6c:	b2db      	uxtb	r3, r3
 8002e6e:	4618      	mov	r0, r3
 8002e70:	f7ff fe58 	bl	8002b24 <CLCD_Write_Instruction>
 8002e74:	e006      	b.n	8002e84 <CLCD_Gotoxy+0x38>
		case 1 : CLCD_Write_Instruction(0xC0 + x); break;
 8002e76:	79fb      	ldrb	r3, [r7, #7]
 8002e78:	3b40      	subs	r3, #64	@ 0x40
 8002e7a:	b2db      	uxtb	r3, r3
 8002e7c:	4618      	mov	r0, r3
 8002e7e:	f7ff fe51 	bl	8002b24 <CLCD_Write_Instruction>
 8002e82:	bf00      	nop
}
 8002e84:	bf00      	nop
 8002e86:	3708      	adds	r7, #8
 8002e88:	46bd      	mov	sp, r7
 8002e8a:	bd80      	pop	{r7, pc}

08002e8c <CLCD_Puts>:

void CLCD_Puts(unsigned char x, unsigned char y, unsigned char *str)
{
 8002e8c:	b580      	push	{r7, lr}
 8002e8e:	b084      	sub	sp, #16
 8002e90:	af00      	add	r7, sp, #0
 8002e92:	4603      	mov	r3, r0
 8002e94:	603a      	str	r2, [r7, #0]
 8002e96:	71fb      	strb	r3, [r7, #7]
 8002e98:	460b      	mov	r3, r1
 8002e9a:	71bb      	strb	r3, [r7, #6]
	unsigned int i=0;
 8002e9c:	2300      	movs	r3, #0
 8002e9e:	60fb      	str	r3, [r7, #12]

	CLCD_Gotoxy(x,y);
 8002ea0:	79ba      	ldrb	r2, [r7, #6]
 8002ea2:	79fb      	ldrb	r3, [r7, #7]
 8002ea4:	4611      	mov	r1, r2
 8002ea6:	4618      	mov	r0, r3
 8002ea8:	f7ff ffd0 	bl	8002e4c <CLCD_Gotoxy>
	do
	{
		CLCD_Write_Display(str[i]);
 8002eac:	683a      	ldr	r2, [r7, #0]
 8002eae:	68fb      	ldr	r3, [r7, #12]
 8002eb0:	4413      	add	r3, r2
 8002eb2:	781b      	ldrb	r3, [r3, #0]
 8002eb4:	4618      	mov	r0, r3
 8002eb6:	f7ff feff 	bl	8002cb8 <CLCD_Write_Display>
	}
	while(str[++i]!='\0');
 8002eba:	68fb      	ldr	r3, [r7, #12]
 8002ebc:	3301      	adds	r3, #1
 8002ebe:	60fb      	str	r3, [r7, #12]
 8002ec0:	683a      	ldr	r2, [r7, #0]
 8002ec2:	68fb      	ldr	r3, [r7, #12]
 8002ec4:	4413      	add	r3, r2
 8002ec6:	781b      	ldrb	r3, [r3, #0]
 8002ec8:	2b00      	cmp	r3, #0
 8002eca:	d1ef      	bne.n	8002eac <CLCD_Puts+0x20>
}
 8002ecc:	bf00      	nop
 8002ece:	bf00      	nop
 8002ed0:	3710      	adds	r7, #16
 8002ed2:	46bd      	mov	sp, r7
 8002ed4:	bd80      	pop	{r7, pc}

08002ed6 <CLCD_Init>:

void CLCD_Init(void)
{
 8002ed6:	b580      	push	{r7, lr}
 8002ed8:	af00      	add	r7, sp, #0
	HAL_Delay(100);
 8002eda:	2064      	movs	r0, #100	@ 0x64
 8002edc:	f7fd fe7c 	bl	8000bd8 <HAL_Delay>
	CLCD_Write_Instruction(0x28);
 8002ee0:	2028      	movs	r0, #40	@ 0x28
 8002ee2:	f7ff fe1f 	bl	8002b24 <CLCD_Write_Instruction>
	HAL_Delay(10);
 8002ee6:	200a      	movs	r0, #10
 8002ee8:	f7fd fe76 	bl	8000bd8 <HAL_Delay>
	CLCD_Write_Instruction(0x28);
 8002eec:	2028      	movs	r0, #40	@ 0x28
 8002eee:	f7ff fe19 	bl	8002b24 <CLCD_Write_Instruction>
	HAL_Delay(10);
 8002ef2:	200a      	movs	r0, #10
 8002ef4:	f7fd fe70 	bl	8000bd8 <HAL_Delay>
	CLCD_Write_Instruction(0x0C);
 8002ef8:	200c      	movs	r0, #12
 8002efa:	f7ff fe13 	bl	8002b24 <CLCD_Write_Instruction>
	CLCD_Write_Instruction(0x06);
 8002efe:	2006      	movs	r0, #6
 8002f00:	f7ff fe10 	bl	8002b24 <CLCD_Write_Instruction>
	CLCD_Write_Instruction(0x02);
 8002f04:	2002      	movs	r0, #2
 8002f06:	f7ff fe0d 	bl	8002b24 <CLCD_Write_Instruction>
	CLCD_Write_Instruction(0x01);
 8002f0a:	2001      	movs	r0, #1
 8002f0c:	f7ff fe0a 	bl	8002b24 <CLCD_Write_Instruction>
	CLCD_Write_Instruction(0x01);
 8002f10:	2001      	movs	r0, #1
 8002f12:	f7ff fe07 	bl	8002b24 <CLCD_Write_Instruction>
}
 8002f16:	bf00      	nop
 8002f18:	bd80      	pop	{r7, pc}
	...

08002f1c <app_init>:
static SevenSegment* segment;
static LCD*          lcd;


void app_init(void)
{
 8002f1c:	b580      	push	{r7, lr}
 8002f1e:	af00      	add	r7, sp, #0
	_7SEG_GPIO_Init();
 8002f20:	f7ff f8e8 	bl	80020f4 <_7SEG_GPIO_Init>
	CLCD_GPIO_Init();
 8002f24:	f7ff fdae 	bl	8002a84 <CLCD_GPIO_Init>
	CLCD_Init();
 8002f28:	f7ff ffd5 	bl	8002ed6 <CLCD_Init>

	button_1 = new_Input(BUTTON_1_GPIO_Port, BUTTON_1_Pin);
 8002f2c:	2108      	movs	r1, #8
 8002f2e:	4830      	ldr	r0, [pc, #192]	@ (8002ff0 <app_init+0xd4>)
 8002f30:	f000 f996 	bl	8003260 <new_Input>
 8002f34:	4603      	mov	r3, r0
 8002f36:	4a2f      	ldr	r2, [pc, #188]	@ (8002ff4 <app_init+0xd8>)
 8002f38:	6013      	str	r3, [r2, #0]
	button_2 = new_Input(BUTTON_2_GPIO_Port, BUTTON_2_Pin);
 8002f3a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002f3e:	482e      	ldr	r0, [pc, #184]	@ (8002ff8 <app_init+0xdc>)
 8002f40:	f000 f98e 	bl	8003260 <new_Input>
 8002f44:	4603      	mov	r3, r0
 8002f46:	4a2d      	ldr	r2, [pc, #180]	@ (8002ffc <app_init+0xe0>)
 8002f48:	6013      	str	r3, [r2, #0]
	button_3 = new_Input(BUTTON_3_GPIO_Port, BUTTON_3_Pin);
 8002f4a:	2110      	movs	r1, #16
 8002f4c:	482c      	ldr	r0, [pc, #176]	@ (8003000 <app_init+0xe4>)
 8002f4e:	f000 f987 	bl	8003260 <new_Input>
 8002f52:	4603      	mov	r3, r0
 8002f54:	4a2b      	ldr	r2, [pc, #172]	@ (8003004 <app_init+0xe8>)
 8002f56:	6013      	str	r3, [r2, #0]
	button_4 = new_Input(BUTTON_4_GPIO_Port, BUTTON_4_Pin);
 8002f58:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8002f5c:	4828      	ldr	r0, [pc, #160]	@ (8003000 <app_init+0xe4>)
 8002f5e:	f000 f97f 	bl	8003260 <new_Input>
 8002f62:	4603      	mov	r3, r0
 8002f64:	4a28      	ldr	r2, [pc, #160]	@ (8003008 <app_init+0xec>)
 8002f66:	6013      	str	r3, [r2, #0]

	left_red   = new_Output(LEFT_RED_GPIO_Port,   LEFT_RED_Pin  );
 8002f68:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8002f6c:	4824      	ldr	r0, [pc, #144]	@ (8003000 <app_init+0xe4>)
 8002f6e:	f000 fc29 	bl	80037c4 <new_Output>
 8002f72:	4603      	mov	r3, r0
 8002f74:	4a25      	ldr	r2, [pc, #148]	@ (800300c <app_init+0xf0>)
 8002f76:	6013      	str	r3, [r2, #0]
	left_green = new_Output(LEFT_GREEN_GPIO_Port, LEFT_GREEN_Pin);
 8002f78:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002f7c:	4820      	ldr	r0, [pc, #128]	@ (8003000 <app_init+0xe4>)
 8002f7e:	f000 fc21 	bl	80037c4 <new_Output>
 8002f82:	4603      	mov	r3, r0
 8002f84:	4a22      	ldr	r2, [pc, #136]	@ (8003010 <app_init+0xf4>)
 8002f86:	6013      	str	r3, [r2, #0]
	left_blue  = new_Output(LEFT_BLUE_GPIO_Port,  LEFT_BLUE_Pin );
 8002f88:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8002f8c:	481c      	ldr	r0, [pc, #112]	@ (8003000 <app_init+0xe4>)
 8002f8e:	f000 fc19 	bl	80037c4 <new_Output>
 8002f92:	4603      	mov	r3, r0
 8002f94:	4a1f      	ldr	r2, [pc, #124]	@ (8003014 <app_init+0xf8>)
 8002f96:	6013      	str	r3, [r2, #0]
	right_red  = new_Output(RIGHT_RED_GPIO_Port,  RIGHT_RED_Pin );
 8002f98:	2140      	movs	r1, #64	@ 0x40
 8002f9a:	4817      	ldr	r0, [pc, #92]	@ (8002ff8 <app_init+0xdc>)
 8002f9c:	f000 fc12 	bl	80037c4 <new_Output>
 8002fa0:	4603      	mov	r3, r0
 8002fa2:	4a1d      	ldr	r2, [pc, #116]	@ (8003018 <app_init+0xfc>)
 8002fa4:	6013      	str	r3, [r2, #0]

	mediator = new_ModeMediator(button_2, button_3);
 8002fa6:	4b15      	ldr	r3, [pc, #84]	@ (8002ffc <app_init+0xe0>)
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	4a16      	ldr	r2, [pc, #88]	@ (8003004 <app_init+0xe8>)
 8002fac:	6812      	ldr	r2, [r2, #0]
 8002fae:	4611      	mov	r1, r2
 8002fb0:	4618      	mov	r0, r3
 8002fb2:	f000 fb97 	bl	80036e4 <new_ModeMediator>
 8002fb6:	4603      	mov	r3, r0
 8002fb8:	4a18      	ldr	r2, [pc, #96]	@ (800301c <app_init+0x100>)
 8002fba:	6013      	str	r3, [r2, #0]
	timer    = new_Timer(mediator);
 8002fbc:	4b17      	ldr	r3, [pc, #92]	@ (800301c <app_init+0x100>)
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	4618      	mov	r0, r3
 8002fc2:	f000 fd63 	bl	8003a8c <new_Timer>
 8002fc6:	4603      	mov	r3, r0
 8002fc8:	4a15      	ldr	r2, [pc, #84]	@ (8003020 <app_init+0x104>)
 8002fca:	6013      	str	r3, [r2, #0]
	segment  = new_SevenSegment(mediator);
 8002fcc:	4b13      	ldr	r3, [pc, #76]	@ (800301c <app_init+0x100>)
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	4618      	mov	r0, r3
 8002fd2:	f000 fcb9 	bl	8003948 <new_SevenSegment>
 8002fd6:	4603      	mov	r3, r0
 8002fd8:	4a12      	ldr	r2, [pc, #72]	@ (8003024 <app_init+0x108>)
 8002fda:	6013      	str	r3, [r2, #0]
	lcd      = new_LCD(mediator);
 8002fdc:	4b0f      	ldr	r3, [pc, #60]	@ (800301c <app_init+0x100>)
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	4618      	mov	r0, r3
 8002fe2:	f000 fad1 	bl	8003588 <new_LCD>
 8002fe6:	4603      	mov	r3, r0
 8002fe8:	4a0f      	ldr	r2, [pc, #60]	@ (8003028 <app_init+0x10c>)
 8002fea:	6013      	str	r3, [r2, #0]
}
 8002fec:	bf00      	nop
 8002fee:	bd80      	pop	{r7, pc}
 8002ff0:	40021000 	.word	0x40021000
 8002ff4:	200000c8 	.word	0x200000c8
 8002ff8:	40020800 	.word	0x40020800
 8002ffc:	200000cc 	.word	0x200000cc
 8003000:	40020c00 	.word	0x40020c00
 8003004:	200000d0 	.word	0x200000d0
 8003008:	200000d4 	.word	0x200000d4
 800300c:	200000d8 	.word	0x200000d8
 8003010:	200000dc 	.word	0x200000dc
 8003014:	200000e0 	.word	0x200000e0
 8003018:	200000e4 	.word	0x200000e4
 800301c:	200000e8 	.word	0x200000e8
 8003020:	200000ec 	.word	0x200000ec
 8003024:	200000f0 	.word	0x200000f0
 8003028:	200000f4 	.word	0x200000f4

0800302c <app_loop>:

void app_loop(void)
{
 800302c:	b580      	push	{r7, lr}
 800302e:	af00      	add	r7, sp, #0
	button_1->update(button_1);
 8003030:	4b3b      	ldr	r3, [pc, #236]	@ (8003120 <app_loop+0xf4>)
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	4a3a      	ldr	r2, [pc, #232]	@ (8003120 <app_loop+0xf4>)
 8003038:	6812      	ldr	r2, [r2, #0]
 800303a:	4610      	mov	r0, r2
 800303c:	4798      	blx	r3
	button_2->update(button_2);
 800303e:	4b39      	ldr	r3, [pc, #228]	@ (8003124 <app_loop+0xf8>)
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	4a37      	ldr	r2, [pc, #220]	@ (8003124 <app_loop+0xf8>)
 8003046:	6812      	ldr	r2, [r2, #0]
 8003048:	4610      	mov	r0, r2
 800304a:	4798      	blx	r3
	button_3->update(button_3);
 800304c:	4b36      	ldr	r3, [pc, #216]	@ (8003128 <app_loop+0xfc>)
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	4a35      	ldr	r2, [pc, #212]	@ (8003128 <app_loop+0xfc>)
 8003054:	6812      	ldr	r2, [r2, #0]
 8003056:	4610      	mov	r0, r2
 8003058:	4798      	blx	r3
	button_4->update(button_4);
 800305a:	4b34      	ldr	r3, [pc, #208]	@ (800312c <app_loop+0x100>)
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	4a32      	ldr	r2, [pc, #200]	@ (800312c <app_loop+0x100>)
 8003062:	6812      	ldr	r2, [r2, #0]
 8003064:	4610      	mov	r0, r2
 8003066:	4798      	blx	r3

	if (button_1->is_released(button_1)) left_red  ->toggle(left_red  );
 8003068:	4b2d      	ldr	r3, [pc, #180]	@ (8003120 <app_loop+0xf4>)
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	68db      	ldr	r3, [r3, #12]
 800306e:	4a2c      	ldr	r2, [pc, #176]	@ (8003120 <app_loop+0xf4>)
 8003070:	6812      	ldr	r2, [r2, #0]
 8003072:	4610      	mov	r0, r2
 8003074:	4798      	blx	r3
 8003076:	4603      	mov	r3, r0
 8003078:	2b00      	cmp	r3, #0
 800307a:	d006      	beq.n	800308a <app_loop+0x5e>
 800307c:	4b2c      	ldr	r3, [pc, #176]	@ (8003130 <app_loop+0x104>)
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	689b      	ldr	r3, [r3, #8]
 8003082:	4a2b      	ldr	r2, [pc, #172]	@ (8003130 <app_loop+0x104>)
 8003084:	6812      	ldr	r2, [r2, #0]
 8003086:	4610      	mov	r0, r2
 8003088:	4798      	blx	r3
	if (button_2->is_released(button_2)) left_green->toggle(left_green);
 800308a:	4b26      	ldr	r3, [pc, #152]	@ (8003124 <app_loop+0xf8>)
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	68db      	ldr	r3, [r3, #12]
 8003090:	4a24      	ldr	r2, [pc, #144]	@ (8003124 <app_loop+0xf8>)
 8003092:	6812      	ldr	r2, [r2, #0]
 8003094:	4610      	mov	r0, r2
 8003096:	4798      	blx	r3
 8003098:	4603      	mov	r3, r0
 800309a:	2b00      	cmp	r3, #0
 800309c:	d006      	beq.n	80030ac <app_loop+0x80>
 800309e:	4b25      	ldr	r3, [pc, #148]	@ (8003134 <app_loop+0x108>)
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	689b      	ldr	r3, [r3, #8]
 80030a4:	4a23      	ldr	r2, [pc, #140]	@ (8003134 <app_loop+0x108>)
 80030a6:	6812      	ldr	r2, [r2, #0]
 80030a8:	4610      	mov	r0, r2
 80030aa:	4798      	blx	r3
	if (button_3->is_released(button_3)) left_blue ->toggle(left_blue );
 80030ac:	4b1e      	ldr	r3, [pc, #120]	@ (8003128 <app_loop+0xfc>)
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	68db      	ldr	r3, [r3, #12]
 80030b2:	4a1d      	ldr	r2, [pc, #116]	@ (8003128 <app_loop+0xfc>)
 80030b4:	6812      	ldr	r2, [r2, #0]
 80030b6:	4610      	mov	r0, r2
 80030b8:	4798      	blx	r3
 80030ba:	4603      	mov	r3, r0
 80030bc:	2b00      	cmp	r3, #0
 80030be:	d006      	beq.n	80030ce <app_loop+0xa2>
 80030c0:	4b1d      	ldr	r3, [pc, #116]	@ (8003138 <app_loop+0x10c>)
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	689b      	ldr	r3, [r3, #8]
 80030c6:	4a1c      	ldr	r2, [pc, #112]	@ (8003138 <app_loop+0x10c>)
 80030c8:	6812      	ldr	r2, [r2, #0]
 80030ca:	4610      	mov	r0, r2
 80030cc:	4798      	blx	r3
	if (button_4->is_released(button_4)) right_red ->toggle(right_red );
 80030ce:	4b17      	ldr	r3, [pc, #92]	@ (800312c <app_loop+0x100>)
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	68db      	ldr	r3, [r3, #12]
 80030d4:	4a15      	ldr	r2, [pc, #84]	@ (800312c <app_loop+0x100>)
 80030d6:	6812      	ldr	r2, [r2, #0]
 80030d8:	4610      	mov	r0, r2
 80030da:	4798      	blx	r3
 80030dc:	4603      	mov	r3, r0
 80030de:	2b00      	cmp	r3, #0
 80030e0:	d006      	beq.n	80030f0 <app_loop+0xc4>
 80030e2:	4b16      	ldr	r3, [pc, #88]	@ (800313c <app_loop+0x110>)
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	689b      	ldr	r3, [r3, #8]
 80030e8:	4a14      	ldr	r2, [pc, #80]	@ (800313c <app_loop+0x110>)
 80030ea:	6812      	ldr	r2, [r2, #0]
 80030ec:	4610      	mov	r0, r2
 80030ee:	4798      	blx	r3

	mediator->update(mediator);
 80030f0:	4b13      	ldr	r3, [pc, #76]	@ (8003140 <app_loop+0x114>)
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	4a12      	ldr	r2, [pc, #72]	@ (8003140 <app_loop+0x114>)
 80030f8:	6812      	ldr	r2, [r2, #0]
 80030fa:	4610      	mov	r0, r2
 80030fc:	4798      	blx	r3
	segment->operate(segment);
 80030fe:	4b11      	ldr	r3, [pc, #68]	@ (8003144 <app_loop+0x118>)
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	4a0f      	ldr	r2, [pc, #60]	@ (8003144 <app_loop+0x118>)
 8003106:	6812      	ldr	r2, [r2, #0]
 8003108:	4610      	mov	r0, r2
 800310a:	4798      	blx	r3
	lcd->operate(lcd);
 800310c:	4b0e      	ldr	r3, [pc, #56]	@ (8003148 <app_loop+0x11c>)
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	4a0d      	ldr	r2, [pc, #52]	@ (8003148 <app_loop+0x11c>)
 8003114:	6812      	ldr	r2, [r2, #0]
 8003116:	4610      	mov	r0, r2
 8003118:	4798      	blx	r3
}
 800311a:	bf00      	nop
 800311c:	bd80      	pop	{r7, pc}
 800311e:	bf00      	nop
 8003120:	200000c8 	.word	0x200000c8
 8003124:	200000cc 	.word	0x200000cc
 8003128:	200000d0 	.word	0x200000d0
 800312c:	200000d4 	.word	0x200000d4
 8003130:	200000d8 	.word	0x200000d8
 8003134:	200000dc 	.word	0x200000dc
 8003138:	200000e0 	.word	0x200000e0
 800313c:	200000e4 	.word	0x200000e4
 8003140:	200000e8 	.word	0x200000e8
 8003144:	200000f0 	.word	0x200000f0
 8003148:	200000f4 	.word	0x200000f4

0800314c <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800314c:	b580      	push	{r7, lr}
 800314e:	b082      	sub	sp, #8
 8003150:	af00      	add	r7, sp, #0
 8003152:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM6)
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	4a06      	ldr	r2, [pc, #24]	@ (8003174 <HAL_TIM_PeriodElapsedCallback+0x28>)
 800315a:	4293      	cmp	r3, r2
 800315c:	d106      	bne.n	800316c <HAL_TIM_PeriodElapsedCallback+0x20>
	{
		timer->operate(timer);
 800315e:	4b06      	ldr	r3, [pc, #24]	@ (8003178 <HAL_TIM_PeriodElapsedCallback+0x2c>)
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	4a04      	ldr	r2, [pc, #16]	@ (8003178 <HAL_TIM_PeriodElapsedCallback+0x2c>)
 8003166:	6812      	ldr	r2, [r2, #0]
 8003168:	4610      	mov	r0, r2
 800316a:	4798      	blx	r3
	}
}
 800316c:	bf00      	nop
 800316e:	3708      	adds	r7, #8
 8003170:	46bd      	mov	sp, r7
 8003172:	bd80      	pop	{r7, pc}
 8003174:	40001000 	.word	0x40001000
 8003178:	200000ec 	.word	0x200000ec

0800317c <HAL_GPIO_EXTI_Callback>:


void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800317c:	b480      	push	{r7}
 800317e:	b083      	sub	sp, #12
 8003180:	af00      	add	r7, sp, #0
 8003182:	4603      	mov	r3, r0
 8003184:	80fb      	strh	r3, [r7, #6]

}
 8003186:	bf00      	nop
 8003188:	370c      	adds	r7, #12
 800318a:	46bd      	mov	sp, r7
 800318c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003190:	4770      	bx	lr

08003192 <update>:


#include <input.h>

static void update(Input* public)
{
 8003192:	b580      	push	{r7, lr}
 8003194:	b084      	sub	sp, #16
 8003196:	af00      	add	r7, sp, #0
 8003198:	6078      	str	r0, [r7, #4]
	InputPrivate* this = (InputPrivate*) public;
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	60fb      	str	r3, [r7, #12]

	this->last_state = this->state;
 800319e:	68fb      	ldr	r3, [r7, #12]
 80031a0:	7dda      	ldrb	r2, [r3, #23]
 80031a2:	68fb      	ldr	r3, [r7, #12]
 80031a4:	759a      	strb	r2, [r3, #22]
	this->state = HAL_GPIO_ReadPin(this->port, this->pin);
 80031a6:	68fb      	ldr	r3, [r7, #12]
 80031a8:	691a      	ldr	r2, [r3, #16]
 80031aa:	68fb      	ldr	r3, [r7, #12]
 80031ac:	8a9b      	ldrh	r3, [r3, #20]
 80031ae:	4619      	mov	r1, r3
 80031b0:	4610      	mov	r0, r2
 80031b2:	f7fd ffe3 	bl	800117c <HAL_GPIO_ReadPin>
 80031b6:	4603      	mov	r3, r0
 80031b8:	2b00      	cmp	r3, #0
 80031ba:	bf14      	ite	ne
 80031bc:	2301      	movne	r3, #1
 80031be:	2300      	moveq	r3, #0
 80031c0:	b2da      	uxtb	r2, r3
 80031c2:	68fb      	ldr	r3, [r7, #12]
 80031c4:	75da      	strb	r2, [r3, #23]
}
 80031c6:	bf00      	nop
 80031c8:	3710      	adds	r7, #16
 80031ca:	46bd      	mov	sp, r7
 80031cc:	bd80      	pop	{r7, pc}

080031ce <is_held>:

static bool is_held(Input* public)
{
 80031ce:	b480      	push	{r7}
 80031d0:	b085      	sub	sp, #20
 80031d2:	af00      	add	r7, sp, #0
 80031d4:	6078      	str	r0, [r7, #4]
	InputPrivate* this = (InputPrivate*) public;
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	60fb      	str	r3, [r7, #12]

	return this->state;
 80031da:	68fb      	ldr	r3, [r7, #12]
 80031dc:	7ddb      	ldrb	r3, [r3, #23]
}
 80031de:	4618      	mov	r0, r3
 80031e0:	3714      	adds	r7, #20
 80031e2:	46bd      	mov	sp, r7
 80031e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031e8:	4770      	bx	lr

080031ea <is_pressed>:

static bool is_pressed(Input* public)
{
 80031ea:	b480      	push	{r7}
 80031ec:	b085      	sub	sp, #20
 80031ee:	af00      	add	r7, sp, #0
 80031f0:	6078      	str	r0, [r7, #4]
	InputPrivate* this = (InputPrivate*) public;
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	60fb      	str	r3, [r7, #12]

	return !this->last_state && this->state;
 80031f6:	68fb      	ldr	r3, [r7, #12]
 80031f8:	7d9b      	ldrb	r3, [r3, #22]
 80031fa:	f083 0301 	eor.w	r3, r3, #1
 80031fe:	b2db      	uxtb	r3, r3
 8003200:	2b00      	cmp	r3, #0
 8003202:	d005      	beq.n	8003210 <is_pressed+0x26>
 8003204:	68fb      	ldr	r3, [r7, #12]
 8003206:	7ddb      	ldrb	r3, [r3, #23]
 8003208:	2b00      	cmp	r3, #0
 800320a:	d001      	beq.n	8003210 <is_pressed+0x26>
 800320c:	2301      	movs	r3, #1
 800320e:	e000      	b.n	8003212 <is_pressed+0x28>
 8003210:	2300      	movs	r3, #0
 8003212:	f003 0301 	and.w	r3, r3, #1
 8003216:	b2db      	uxtb	r3, r3
}
 8003218:	4618      	mov	r0, r3
 800321a:	3714      	adds	r7, #20
 800321c:	46bd      	mov	sp, r7
 800321e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003222:	4770      	bx	lr

08003224 <is_released>:

static bool is_released(Input* public)
{
 8003224:	b480      	push	{r7}
 8003226:	b085      	sub	sp, #20
 8003228:	af00      	add	r7, sp, #0
 800322a:	6078      	str	r0, [r7, #4]
	InputPrivate* this = (InputPrivate*) public;
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	60fb      	str	r3, [r7, #12]

	return this->last_state && !this->state;
 8003230:	68fb      	ldr	r3, [r7, #12]
 8003232:	7d9b      	ldrb	r3, [r3, #22]
 8003234:	2b00      	cmp	r3, #0
 8003236:	d008      	beq.n	800324a <is_released+0x26>
 8003238:	68fb      	ldr	r3, [r7, #12]
 800323a:	7ddb      	ldrb	r3, [r3, #23]
 800323c:	f083 0301 	eor.w	r3, r3, #1
 8003240:	b2db      	uxtb	r3, r3
 8003242:	2b00      	cmp	r3, #0
 8003244:	d001      	beq.n	800324a <is_released+0x26>
 8003246:	2301      	movs	r3, #1
 8003248:	e000      	b.n	800324c <is_released+0x28>
 800324a:	2300      	movs	r3, #0
 800324c:	f003 0301 	and.w	r3, r3, #1
 8003250:	b2db      	uxtb	r3, r3
}
 8003252:	4618      	mov	r0, r3
 8003254:	3714      	adds	r7, #20
 8003256:	46bd      	mov	sp, r7
 8003258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800325c:	4770      	bx	lr
	...

08003260 <new_Input>:

Input* new_Input(GPIO_TypeDef* port, uint16_t pin)
{
 8003260:	b580      	push	{r7, lr}
 8003262:	b084      	sub	sp, #16
 8003264:	af00      	add	r7, sp, #0
 8003266:	6078      	str	r0, [r7, #4]
 8003268:	460b      	mov	r3, r1
 800326a:	807b      	strh	r3, [r7, #2]
	InputPrivate* this = malloc(sizeof(InputPrivate));
 800326c:	2018      	movs	r0, #24
 800326e:	f000 fc39 	bl	8003ae4 <malloc>
 8003272:	4603      	mov	r3, r0
 8003274:	60fb      	str	r3, [r7, #12]

	this->public.update      = update;
 8003276:	68fb      	ldr	r3, [r7, #12]
 8003278:	4a0d      	ldr	r2, [pc, #52]	@ (80032b0 <new_Input+0x50>)
 800327a:	601a      	str	r2, [r3, #0]
	this->public.is_held     = is_held;
 800327c:	68fb      	ldr	r3, [r7, #12]
 800327e:	4a0d      	ldr	r2, [pc, #52]	@ (80032b4 <new_Input+0x54>)
 8003280:	605a      	str	r2, [r3, #4]
	this->public.is_pressed  = is_pressed;
 8003282:	68fb      	ldr	r3, [r7, #12]
 8003284:	4a0c      	ldr	r2, [pc, #48]	@ (80032b8 <new_Input+0x58>)
 8003286:	609a      	str	r2, [r3, #8]
	this->public.is_released = is_released;
 8003288:	68fb      	ldr	r3, [r7, #12]
 800328a:	4a0c      	ldr	r2, [pc, #48]	@ (80032bc <new_Input+0x5c>)
 800328c:	60da      	str	r2, [r3, #12]

	this->port       = port;
 800328e:	68fb      	ldr	r3, [r7, #12]
 8003290:	687a      	ldr	r2, [r7, #4]
 8003292:	611a      	str	r2, [r3, #16]
	this->pin        = pin;
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	887a      	ldrh	r2, [r7, #2]
 8003298:	829a      	strh	r2, [r3, #20]
	this->last_state = false;
 800329a:	68fb      	ldr	r3, [r7, #12]
 800329c:	2200      	movs	r2, #0
 800329e:	759a      	strb	r2, [r3, #22]
	this->state      = false;
 80032a0:	68fb      	ldr	r3, [r7, #12]
 80032a2:	2200      	movs	r2, #0
 80032a4:	75da      	strb	r2, [r3, #23]

	return (Input*) this;
 80032a6:	68fb      	ldr	r3, [r7, #12]
}
 80032a8:	4618      	mov	r0, r3
 80032aa:	3710      	adds	r7, #16
 80032ac:	46bd      	mov	sp, r7
 80032ae:	bd80      	pop	{r7, pc}
 80032b0:	08003193 	.word	0x08003193
 80032b4:	080031cf 	.word	0x080031cf
 80032b8:	080031eb 	.word	0x080031eb
 80032bc:	08003225 	.word	0x08003225

080032c0 <stopwatch_opertion>:


#include <lcd.h>

static void stopwatch_opertion(LCDPrivate* this)
{
 80032c0:	b5b0      	push	{r4, r5, r7, lr}
 80032c2:	b090      	sub	sp, #64	@ 0x40
 80032c4:	af04      	add	r7, sp, #16
 80032c6:	6078      	str	r0, [r7, #4]
	ModeMediator* mediator = this->mediator;
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	685b      	ldr	r3, [r3, #4]
 80032cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
	Timer* timer = this->timer;
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	689b      	ldr	r3, [r3, #8]
 80032d2:	62bb      	str	r3, [r7, #40]	@ 0x28

	uint16_t count      = timer->get_count(timer);
 80032d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80032d6:	685b      	ldr	r3, [r3, #4]
 80032d8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80032da:	4798      	blx	r3
 80032dc:	4603      	mov	r3, r0
 80032de:	84fb      	strh	r3, [r7, #38]	@ 0x26
	uint16_t milisecond = count % 1000;
 80032e0:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80032e2:	4a8d      	ldr	r2, [pc, #564]	@ (8003518 <stopwatch_opertion+0x258>)
 80032e4:	fba2 1203 	umull	r1, r2, r2, r3
 80032e8:	0992      	lsrs	r2, r2, #6
 80032ea:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80032ee:	fb01 f202 	mul.w	r2, r1, r2
 80032f2:	1a9b      	subs	r3, r3, r2
 80032f4:	84bb      	strh	r3, [r7, #36]	@ 0x24
	uint8_t  second     = (count / 1000) % 60;
 80032f6:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80032f8:	4a87      	ldr	r2, [pc, #540]	@ (8003518 <stopwatch_opertion+0x258>)
 80032fa:	fba2 2303 	umull	r2, r3, r2, r3
 80032fe:	099b      	lsrs	r3, r3, #6
 8003300:	b29a      	uxth	r2, r3
 8003302:	4b86      	ldr	r3, [pc, #536]	@ (800351c <stopwatch_opertion+0x25c>)
 8003304:	fba3 1302 	umull	r1, r3, r3, r2
 8003308:	0959      	lsrs	r1, r3, #5
 800330a:	460b      	mov	r3, r1
 800330c:	011b      	lsls	r3, r3, #4
 800330e:	1a5b      	subs	r3, r3, r1
 8003310:	009b      	lsls	r3, r3, #2
 8003312:	1ad3      	subs	r3, r2, r3
 8003314:	b29b      	uxth	r3, r3
 8003316:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
	uint8_t  minute     = (count / (1000 * 60)) % 60;
 800331a:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800331c:	4a80      	ldr	r2, [pc, #512]	@ (8003520 <stopwatch_opertion+0x260>)
 800331e:	fba2 2303 	umull	r2, r3, r2, r3
 8003322:	0b9b      	lsrs	r3, r3, #14
 8003324:	b29a      	uxth	r2, r3
 8003326:	4b7d      	ldr	r3, [pc, #500]	@ (800351c <stopwatch_opertion+0x25c>)
 8003328:	fba3 1302 	umull	r1, r3, r3, r2
 800332c:	0959      	lsrs	r1, r3, #5
 800332e:	460b      	mov	r3, r1
 8003330:	011b      	lsls	r3, r3, #4
 8003332:	1a5b      	subs	r3, r3, r1
 8003334:	009b      	lsls	r3, r3, #2
 8003336:	1ad3      	subs	r3, r2, r3
 8003338:	b29b      	uxth	r3, r3
 800333a:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
	uint8_t  hour       = (count / (1000 * 60 * 60)) % 100;
 800333e:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8003340:	4a78      	ldr	r2, [pc, #480]	@ (8003524 <stopwatch_opertion+0x264>)
 8003342:	fb82 1203 	smull	r1, r2, r2, r3
 8003346:	1512      	asrs	r2, r2, #20
 8003348:	17db      	asrs	r3, r3, #31
 800334a:	1ad3      	subs	r3, r2, r3
 800334c:	4a76      	ldr	r2, [pc, #472]	@ (8003528 <stopwatch_opertion+0x268>)
 800334e:	fb82 1203 	smull	r1, r2, r2, r3
 8003352:	1151      	asrs	r1, r2, #5
 8003354:	17da      	asrs	r2, r3, #31
 8003356:	1a8a      	subs	r2, r1, r2
 8003358:	2164      	movs	r1, #100	@ 0x64
 800335a:	fb01 f202 	mul.w	r2, r1, r2
 800335e:	1a9a      	subs	r2, r3, r2
 8003360:	4613      	mov	r3, r2
 8003362:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21

#define BUFFER_SIZE 20

	uint8_t buffer[BUFFER_SIZE];
	uint8_t index = timer->get_log_index(timer) - 1;
 8003366:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003368:	68db      	ldr	r3, [r3, #12]
 800336a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800336c:	4798      	blx	r3
 800336e:	4603      	mov	r3, r0
 8003370:	3b01      	subs	r3, #1
 8003372:	f887 3020 	strb.w	r3, [r7, #32]
	count      = timer->get_logged_count(timer, index);
 8003376:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003378:	691b      	ldr	r3, [r3, #16]
 800337a:	f897 2020 	ldrb.w	r2, [r7, #32]
 800337e:	4611      	mov	r1, r2
 8003380:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003382:	4798      	blx	r3
 8003384:	4603      	mov	r3, r0
 8003386:	84fb      	strh	r3, [r7, #38]	@ 0x26
	milisecond = count % 1000;
 8003388:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800338a:	4a63      	ldr	r2, [pc, #396]	@ (8003518 <stopwatch_opertion+0x258>)
 800338c:	fba2 1203 	umull	r1, r2, r2, r3
 8003390:	0992      	lsrs	r2, r2, #6
 8003392:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8003396:	fb01 f202 	mul.w	r2, r1, r2
 800339a:	1a9b      	subs	r3, r3, r2
 800339c:	84bb      	strh	r3, [r7, #36]	@ 0x24
	second     = (count / 1000) % 60;
 800339e:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80033a0:	4a5d      	ldr	r2, [pc, #372]	@ (8003518 <stopwatch_opertion+0x258>)
 80033a2:	fba2 2303 	umull	r2, r3, r2, r3
 80033a6:	099b      	lsrs	r3, r3, #6
 80033a8:	b29a      	uxth	r2, r3
 80033aa:	4b5c      	ldr	r3, [pc, #368]	@ (800351c <stopwatch_opertion+0x25c>)
 80033ac:	fba3 1302 	umull	r1, r3, r3, r2
 80033b0:	0959      	lsrs	r1, r3, #5
 80033b2:	460b      	mov	r3, r1
 80033b4:	011b      	lsls	r3, r3, #4
 80033b6:	1a5b      	subs	r3, r3, r1
 80033b8:	009b      	lsls	r3, r3, #2
 80033ba:	1ad3      	subs	r3, r2, r3
 80033bc:	b29b      	uxth	r3, r3
 80033be:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
	minute     = (count / (1000 * 60)) % 60;
 80033c2:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80033c4:	4a56      	ldr	r2, [pc, #344]	@ (8003520 <stopwatch_opertion+0x260>)
 80033c6:	fba2 2303 	umull	r2, r3, r2, r3
 80033ca:	0b9b      	lsrs	r3, r3, #14
 80033cc:	b29a      	uxth	r2, r3
 80033ce:	4b53      	ldr	r3, [pc, #332]	@ (800351c <stopwatch_opertion+0x25c>)
 80033d0:	fba3 1302 	umull	r1, r3, r3, r2
 80033d4:	0959      	lsrs	r1, r3, #5
 80033d6:	460b      	mov	r3, r1
 80033d8:	011b      	lsls	r3, r3, #4
 80033da:	1a5b      	subs	r3, r3, r1
 80033dc:	009b      	lsls	r3, r3, #2
 80033de:	1ad3      	subs	r3, r2, r3
 80033e0:	b29b      	uxth	r3, r3
 80033e2:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
	hour       = (count / (1000 * 60 * 60)) % 100;
 80033e6:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80033e8:	4a4e      	ldr	r2, [pc, #312]	@ (8003524 <stopwatch_opertion+0x264>)
 80033ea:	fb82 1203 	smull	r1, r2, r2, r3
 80033ee:	1512      	asrs	r2, r2, #20
 80033f0:	17db      	asrs	r3, r3, #31
 80033f2:	1ad3      	subs	r3, r2, r3
 80033f4:	4a4c      	ldr	r2, [pc, #304]	@ (8003528 <stopwatch_opertion+0x268>)
 80033f6:	fb82 1203 	smull	r1, r2, r2, r3
 80033fa:	1151      	asrs	r1, r2, #5
 80033fc:	17da      	asrs	r2, r3, #31
 80033fe:	1a8a      	subs	r2, r1, r2
 8003400:	2164      	movs	r1, #100	@ 0x64
 8003402:	fb01 f202 	mul.w	r2, r1, r2
 8003406:	1a9a      	subs	r2, r3, r2
 8003408:	4613      	mov	r3, r2
 800340a:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21

	switch (mediator->get_state(mediator))
 800340e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003410:	689b      	ldr	r3, [r3, #8]
 8003412:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8003414:	4798      	blx	r3
 8003416:	4603      	mov	r3, r0
 8003418:	2b02      	cmp	r3, #2
 800341a:	d072      	beq.n	8003502 <stopwatch_opertion+0x242>
 800341c:	2b02      	cmp	r3, #2
 800341e:	dc72      	bgt.n	8003506 <stopwatch_opertion+0x246>
 8003420:	2b00      	cmp	r3, #0
 8003422:	d002      	beq.n	800342a <stopwatch_opertion+0x16a>
 8003424:	2b01      	cmp	r3, #1
 8003426:	d016      	beq.n	8003456 <stopwatch_opertion+0x196>
		CLCD_Puts(0, 1, buffer);
		return;
	case STATE_PAUSED:
		return;
	default:
		return;
 8003428:	e06d      	b.n	8003506 <stopwatch_opertion+0x246>
		sprintf((char*)buffer, (const char*)"STW %02d:%02d:%02d.%03d", hour, minute, second, milisecond);
 800342a:	f897 1021 	ldrb.w	r1, [r7, #33]	@ 0x21
 800342e:	f897 4022 	ldrb.w	r4, [r7, #34]	@ 0x22
 8003432:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8003436:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8003438:	f107 000c 	add.w	r0, r7, #12
 800343c:	9201      	str	r2, [sp, #4]
 800343e:	9300      	str	r3, [sp, #0]
 8003440:	4623      	mov	r3, r4
 8003442:	460a      	mov	r2, r1
 8003444:	4939      	ldr	r1, [pc, #228]	@ (800352c <stopwatch_opertion+0x26c>)
 8003446:	f000 fc03 	bl	8003c50 <siprintf>
		CLCD_Puts(0, 1, (uint8_t*)"                ");
 800344a:	4a39      	ldr	r2, [pc, #228]	@ (8003530 <stopwatch_opertion+0x270>)
 800344c:	2101      	movs	r1, #1
 800344e:	2000      	movs	r0, #0
 8003450:	f7ff fd1c 	bl	8002e8c <CLCD_Puts>
		return;
 8003454:	e05c      	b.n	8003510 <stopwatch_opertion+0x250>
		sprintf((char*)buffer, (const char*)"STW %02d:%02d:%02d.%03d", hour, minute, second, milisecond);
 8003456:	f897 1021 	ldrb.w	r1, [r7, #33]	@ 0x21
 800345a:	f897 4022 	ldrb.w	r4, [r7, #34]	@ 0x22
 800345e:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8003462:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8003464:	f107 000c 	add.w	r0, r7, #12
 8003468:	9201      	str	r2, [sp, #4]
 800346a:	9300      	str	r3, [sp, #0]
 800346c:	4623      	mov	r3, r4
 800346e:	460a      	mov	r2, r1
 8003470:	492e      	ldr	r1, [pc, #184]	@ (800352c <stopwatch_opertion+0x26c>)
 8003472:	f000 fbed 	bl	8003c50 <siprintf>
		CLCD_Puts(0, 0, buffer);
 8003476:	f107 030c 	add.w	r3, r7, #12
 800347a:	461a      	mov	r2, r3
 800347c:	2100      	movs	r1, #0
 800347e:	2000      	movs	r0, #0
 8003480:	f7ff fd04 	bl	8002e8c <CLCD_Puts>
		if (timer->get_log_index(timer) == 0) return;
 8003484:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003486:	68db      	ldr	r3, [r3, #12]
 8003488:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800348a:	4798      	blx	r3
 800348c:	4603      	mov	r3, r0
 800348e:	2b00      	cmp	r3, #0
 8003490:	d03b      	beq.n	800350a <stopwatch_opertion+0x24a>
		if (timer->get_log_index(timer) > LOG_MAX_COUNT)
 8003492:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003494:	68db      	ldr	r3, [r3, #12]
 8003496:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003498:	4798      	blx	r3
 800349a:	4603      	mov	r3, r0
 800349c:	2b09      	cmp	r3, #9
 800349e:	d911      	bls.n	80034c4 <stopwatch_opertion+0x204>
			if (once) return;
 80034a0:	4b24      	ldr	r3, [pc, #144]	@ (8003534 <stopwatch_opertion+0x274>)
 80034a2:	781b      	ldrb	r3, [r3, #0]
 80034a4:	2b00      	cmp	r3, #0
 80034a6:	d132      	bne.n	800350e <stopwatch_opertion+0x24e>
			once = true;
 80034a8:	4b22      	ldr	r3, [pc, #136]	@ (8003534 <stopwatch_opertion+0x274>)
 80034aa:	2201      	movs	r2, #1
 80034ac:	701a      	strb	r2, [r3, #0]
			CLCD_Puts(0, 1, (uint8_t*)"                ");
 80034ae:	4a20      	ldr	r2, [pc, #128]	@ (8003530 <stopwatch_opertion+0x270>)
 80034b0:	2101      	movs	r1, #1
 80034b2:	2000      	movs	r0, #0
 80034b4:	f7ff fcea 	bl	8002e8c <CLCD_Puts>
			CLCD_Puts(0, 1, (uint8_t*)"LAP FULL(9/9)");
 80034b8:	4a1f      	ldr	r2, [pc, #124]	@ (8003538 <stopwatch_opertion+0x278>)
 80034ba:	2101      	movs	r1, #1
 80034bc:	2000      	movs	r0, #0
 80034be:	f7ff fce5 	bl	8002e8c <CLCD_Puts>
			return;
 80034c2:	e025      	b.n	8003510 <stopwatch_opertion+0x250>
		sprintf((char*)buffer, (const char*)"LT%d %02d:%02d:%02d.%03d", timer->get_log_index(timer), hour, minute, second, milisecond);
 80034c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80034c6:	68db      	ldr	r3, [r3, #12]
 80034c8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80034ca:	4798      	blx	r3
 80034cc:	4603      	mov	r3, r0
 80034ce:	461d      	mov	r5, r3
 80034d0:	f897 4021 	ldrb.w	r4, [r7, #33]	@ 0x21
 80034d4:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 80034d8:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 80034dc:	8cb9      	ldrh	r1, [r7, #36]	@ 0x24
 80034de:	f107 000c 	add.w	r0, r7, #12
 80034e2:	9102      	str	r1, [sp, #8]
 80034e4:	9201      	str	r2, [sp, #4]
 80034e6:	9300      	str	r3, [sp, #0]
 80034e8:	4623      	mov	r3, r4
 80034ea:	462a      	mov	r2, r5
 80034ec:	4913      	ldr	r1, [pc, #76]	@ (800353c <stopwatch_opertion+0x27c>)
 80034ee:	f000 fbaf 	bl	8003c50 <siprintf>
		CLCD_Puts(0, 1, buffer);
 80034f2:	f107 030c 	add.w	r3, r7, #12
 80034f6:	461a      	mov	r2, r3
 80034f8:	2101      	movs	r1, #1
 80034fa:	2000      	movs	r0, #0
 80034fc:	f7ff fcc6 	bl	8002e8c <CLCD_Puts>
		return;
 8003500:	e006      	b.n	8003510 <stopwatch_opertion+0x250>
		return;
 8003502:	bf00      	nop
 8003504:	e004      	b.n	8003510 <stopwatch_opertion+0x250>
		return;
 8003506:	bf00      	nop
 8003508:	e002      	b.n	8003510 <stopwatch_opertion+0x250>
		if (timer->get_log_index(timer) == 0) return;
 800350a:	bf00      	nop
 800350c:	e000      	b.n	8003510 <stopwatch_opertion+0x250>
			if (once) return;
 800350e:	bf00      	nop
	}
}
 8003510:	3730      	adds	r7, #48	@ 0x30
 8003512:	46bd      	mov	sp, r7
 8003514:	bdb0      	pop	{r4, r5, r7, pc}
 8003516:	bf00      	nop
 8003518:	10624dd3 	.word	0x10624dd3
 800351c:	88888889 	.word	0x88888889
 8003520:	45e7b273 	.word	0x45e7b273
 8003524:	4a90be59 	.word	0x4a90be59
 8003528:	51eb851f 	.word	0x51eb851f
 800352c:	0800444c 	.word	0x0800444c
 8003530:	08004464 	.word	0x08004464
 8003534:	200000f8 	.word	0x200000f8
 8003538:	08004478 	.word	0x08004478
 800353c:	08004488 	.word	0x08004488

08003540 <operate>:

static void operate(LCD* public)
{
 8003540:	b580      	push	{r7, lr}
 8003542:	b084      	sub	sp, #16
 8003544:	af00      	add	r7, sp, #0
 8003546:	6078      	str	r0, [r7, #4]
	LCDPrivate* this = (LCDPrivate*) public;
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	60fb      	str	r3, [r7, #12]
	ModeMediator* mediator = this->mediator;
 800354c:	68fb      	ldr	r3, [r7, #12]
 800354e:	685b      	ldr	r3, [r3, #4]
 8003550:	60bb      	str	r3, [r7, #8]

	switch (mediator->get_mode(mediator))
 8003552:	68bb      	ldr	r3, [r7, #8]
 8003554:	685b      	ldr	r3, [r3, #4]
 8003556:	68b8      	ldr	r0, [r7, #8]
 8003558:	4798      	blx	r3
 800355a:	4603      	mov	r3, r0
 800355c:	2b03      	cmp	r3, #3
 800355e:	d80f      	bhi.n	8003580 <operate+0x40>
 8003560:	a201      	add	r2, pc, #4	@ (adr r2, 8003568 <operate+0x28>)
 8003562:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003566:	bf00      	nop
 8003568:	08003581 	.word	0x08003581
 800356c:	08003581 	.word	0x08003581
 8003570:	08003579 	.word	0x08003579
 8003574:	08003581 	.word	0x08003581
	case MODE_CLOCK:
		return;
	case MODE_TIMER:
		return;
	case MODE_STOPWATCH:
		stopwatch_opertion(this);
 8003578:	68f8      	ldr	r0, [r7, #12]
 800357a:	f7ff fea1 	bl	80032c0 <stopwatch_opertion>
		return;
 800357e:	e000      	b.n	8003582 <operate+0x42>
	case MODE_ALARM:
		return;
	default:
		return;
 8003580:	bf00      	nop
	}
}
 8003582:	3710      	adds	r7, #16
 8003584:	46bd      	mov	sp, r7
 8003586:	bd80      	pop	{r7, pc}

08003588 <new_LCD>:

LCD* new_LCD(ModeMediator* mediator)
{
 8003588:	b580      	push	{r7, lr}
 800358a:	b084      	sub	sp, #16
 800358c:	af00      	add	r7, sp, #0
 800358e:	6078      	str	r0, [r7, #4]
	LCDPrivate* this = malloc(sizeof(LCDPrivate));
 8003590:	200c      	movs	r0, #12
 8003592:	f000 faa7 	bl	8003ae4 <malloc>
 8003596:	4603      	mov	r3, r0
 8003598:	60fb      	str	r3, [r7, #12]

	this->public.operate = operate;
 800359a:	68fb      	ldr	r3, [r7, #12]
 800359c:	4a07      	ldr	r2, [pc, #28]	@ (80035bc <new_LCD+0x34>)
 800359e:	601a      	str	r2, [r3, #0]

	this->mediator = mediator;
 80035a0:	68fb      	ldr	r3, [r7, #12]
 80035a2:	687a      	ldr	r2, [r7, #4]
 80035a4:	605a      	str	r2, [r3, #4]
	this->timer = new_Timer(mediator);
 80035a6:	6878      	ldr	r0, [r7, #4]
 80035a8:	f000 fa70 	bl	8003a8c <new_Timer>
 80035ac:	4602      	mov	r2, r0
 80035ae:	68fb      	ldr	r3, [r7, #12]
 80035b0:	609a      	str	r2, [r3, #8]

	return (LCD*) this;
 80035b2:	68fb      	ldr	r3, [r7, #12]
}
 80035b4:	4618      	mov	r0, r3
 80035b6:	3710      	adds	r7, #16
 80035b8:	46bd      	mov	sp, r7
 80035ba:	bd80      	pop	{r7, pc}
 80035bc:	08003541 	.word	0x08003541

080035c0 <stopwatch_operation>:


#include <mode_mediator.h>

static void stopwatch_operation(ModeMediatorPrivate* this)
{
 80035c0:	b580      	push	{r7, lr}
 80035c2:	b086      	sub	sp, #24
 80035c4:	af00      	add	r7, sp, #0
 80035c6:	6078      	str	r0, [r7, #4]
	Input* button_2 = this->button_2;
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	68db      	ldr	r3, [r3, #12]
 80035cc:	617b      	str	r3, [r7, #20]
	Input* button_3 = this->button_3;
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	691b      	ldr	r3, [r3, #16]
 80035d2:	613b      	str	r3, [r7, #16]
	Timer* timer    = this->timer;
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	695b      	ldr	r3, [r3, #20]
 80035d8:	60fb      	str	r3, [r7, #12]

	switch (this->state)
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	7e5b      	ldrb	r3, [r3, #25]
 80035de:	2b02      	cmp	r3, #2
 80035e0:	d027      	beq.n	8003632 <stopwatch_operation+0x72>
 80035e2:	2b02      	cmp	r3, #2
 80035e4:	dc3a      	bgt.n	800365c <stopwatch_operation+0x9c>
 80035e6:	2b00      	cmp	r3, #0
 80035e8:	d002      	beq.n	80035f0 <stopwatch_operation+0x30>
 80035ea:	2b01      	cmp	r3, #1
 80035ec:	d00b      	beq.n	8003606 <stopwatch_operation+0x46>
	case STATE_PAUSED:
		if (button_2->is_released(button_2)) this->state = STATE_RUNNING;
		if (button_3->is_released(button_3)) this->state = STATE_STOPPED;
		return;
	default:
		return;
 80035ee:	e035      	b.n	800365c <stopwatch_operation+0x9c>
		if (button_2->is_released(button_2)) this->state = STATE_RUNNING;
 80035f0:	697b      	ldr	r3, [r7, #20]
 80035f2:	68db      	ldr	r3, [r3, #12]
 80035f4:	6978      	ldr	r0, [r7, #20]
 80035f6:	4798      	blx	r3
 80035f8:	4603      	mov	r3, r0
 80035fa:	2b00      	cmp	r3, #0
 80035fc:	d030      	beq.n	8003660 <stopwatch_operation+0xa0>
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	2201      	movs	r2, #1
 8003602:	765a      	strb	r2, [r3, #25]
		return;
 8003604:	e02c      	b.n	8003660 <stopwatch_operation+0xa0>
		if (button_2->is_released(button_2)) this->state = STATE_PAUSED;
 8003606:	697b      	ldr	r3, [r7, #20]
 8003608:	68db      	ldr	r3, [r3, #12]
 800360a:	6978      	ldr	r0, [r7, #20]
 800360c:	4798      	blx	r3
 800360e:	4603      	mov	r3, r0
 8003610:	2b00      	cmp	r3, #0
 8003612:	d002      	beq.n	800361a <stopwatch_operation+0x5a>
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	2202      	movs	r2, #2
 8003618:	765a      	strb	r2, [r3, #25]
		if (button_3->is_released(button_3)) timer->log_count(timer);
 800361a:	693b      	ldr	r3, [r7, #16]
 800361c:	68db      	ldr	r3, [r3, #12]
 800361e:	6938      	ldr	r0, [r7, #16]
 8003620:	4798      	blx	r3
 8003622:	4603      	mov	r3, r0
 8003624:	2b00      	cmp	r3, #0
 8003626:	d01d      	beq.n	8003664 <stopwatch_operation+0xa4>
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	689b      	ldr	r3, [r3, #8]
 800362c:	68f8      	ldr	r0, [r7, #12]
 800362e:	4798      	blx	r3
		return;
 8003630:	e018      	b.n	8003664 <stopwatch_operation+0xa4>
		if (button_2->is_released(button_2)) this->state = STATE_RUNNING;
 8003632:	697b      	ldr	r3, [r7, #20]
 8003634:	68db      	ldr	r3, [r3, #12]
 8003636:	6978      	ldr	r0, [r7, #20]
 8003638:	4798      	blx	r3
 800363a:	4603      	mov	r3, r0
 800363c:	2b00      	cmp	r3, #0
 800363e:	d002      	beq.n	8003646 <stopwatch_operation+0x86>
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	2201      	movs	r2, #1
 8003644:	765a      	strb	r2, [r3, #25]
		if (button_3->is_released(button_3)) this->state = STATE_STOPPED;
 8003646:	693b      	ldr	r3, [r7, #16]
 8003648:	68db      	ldr	r3, [r3, #12]
 800364a:	6938      	ldr	r0, [r7, #16]
 800364c:	4798      	blx	r3
 800364e:	4603      	mov	r3, r0
 8003650:	2b00      	cmp	r3, #0
 8003652:	d009      	beq.n	8003668 <stopwatch_operation+0xa8>
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	2200      	movs	r2, #0
 8003658:	765a      	strb	r2, [r3, #25]
		return;
 800365a:	e005      	b.n	8003668 <stopwatch_operation+0xa8>
		return;
 800365c:	bf00      	nop
 800365e:	e004      	b.n	800366a <stopwatch_operation+0xaa>
		return;
 8003660:	bf00      	nop
 8003662:	e002      	b.n	800366a <stopwatch_operation+0xaa>
		return;
 8003664:	bf00      	nop
 8003666:	e000      	b.n	800366a <stopwatch_operation+0xaa>
		return;
 8003668:	bf00      	nop
	}
}
 800366a:	3718      	adds	r7, #24
 800366c:	46bd      	mov	sp, r7
 800366e:	bd80      	pop	{r7, pc}

08003670 <update>:

static void update(ModeMediator* public)
{
 8003670:	b580      	push	{r7, lr}
 8003672:	b084      	sub	sp, #16
 8003674:	af00      	add	r7, sp, #0
 8003676:	6078      	str	r0, [r7, #4]
	ModeMediatorPrivate* this = (ModeMediatorPrivate*) public;
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	60fb      	str	r3, [r7, #12]

	switch (this->mode)
 800367c:	68fb      	ldr	r3, [r7, #12]
 800367e:	7e1b      	ldrb	r3, [r3, #24]
 8003680:	2b03      	cmp	r3, #3
 8003682:	d80f      	bhi.n	80036a4 <update+0x34>
 8003684:	a201      	add	r2, pc, #4	@ (adr r2, 800368c <update+0x1c>)
 8003686:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800368a:	bf00      	nop
 800368c:	080036a5 	.word	0x080036a5
 8003690:	080036a5 	.word	0x080036a5
 8003694:	0800369d 	.word	0x0800369d
 8003698:	080036a5 	.word	0x080036a5
	case MODE_CLOCK:
		return;
	case MODE_TIMER:
		return;
	case MODE_STOPWATCH:
		stopwatch_operation(this);
 800369c:	68f8      	ldr	r0, [r7, #12]
 800369e:	f7ff ff8f 	bl	80035c0 <stopwatch_operation>
		return;
 80036a2:	e000      	b.n	80036a6 <update+0x36>
	case MODE_ALARM:
		return;
	default:
		return;
 80036a4:	bf00      	nop
	}
}
 80036a6:	3710      	adds	r7, #16
 80036a8:	46bd      	mov	sp, r7
 80036aa:	bd80      	pop	{r7, pc}

080036ac <get_mode>:

static ClockMode get_mode(ModeMediator* public)
{
 80036ac:	b480      	push	{r7}
 80036ae:	b085      	sub	sp, #20
 80036b0:	af00      	add	r7, sp, #0
 80036b2:	6078      	str	r0, [r7, #4]
	ModeMediatorPrivate* this = (ModeMediatorPrivate*) public;
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	60fb      	str	r3, [r7, #12]
	return this->mode;
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	7e1b      	ldrb	r3, [r3, #24]
}
 80036bc:	4618      	mov	r0, r3
 80036be:	3714      	adds	r7, #20
 80036c0:	46bd      	mov	sp, r7
 80036c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036c6:	4770      	bx	lr

080036c8 <get_state>:

static StopwatchState get_state(ModeMediator* public)
{
 80036c8:	b480      	push	{r7}
 80036ca:	b085      	sub	sp, #20
 80036cc:	af00      	add	r7, sp, #0
 80036ce:	6078      	str	r0, [r7, #4]
	ModeMediatorPrivate* this = (ModeMediatorPrivate*) public;
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	60fb      	str	r3, [r7, #12]
	return this->state;
 80036d4:	68fb      	ldr	r3, [r7, #12]
 80036d6:	7e5b      	ldrb	r3, [r3, #25]
}
 80036d8:	4618      	mov	r0, r3
 80036da:	3714      	adds	r7, #20
 80036dc:	46bd      	mov	sp, r7
 80036de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036e2:	4770      	bx	lr

080036e4 <new_ModeMediator>:


ModeMediator* new_ModeMediator(Input* button_2, Input* button_3)
{
 80036e4:	b580      	push	{r7, lr}
 80036e6:	b084      	sub	sp, #16
 80036e8:	af00      	add	r7, sp, #0
 80036ea:	6078      	str	r0, [r7, #4]
 80036ec:	6039      	str	r1, [r7, #0]
	ModeMediatorPrivate* this = malloc(sizeof(ModeMediatorPrivate));
 80036ee:	201c      	movs	r0, #28
 80036f0:	f000 f9f8 	bl	8003ae4 <malloc>
 80036f4:	4603      	mov	r3, r0
 80036f6:	60fb      	str	r3, [r7, #12]

	this->public.update    = update;
 80036f8:	68fb      	ldr	r3, [r7, #12]
 80036fa:	4a0f      	ldr	r2, [pc, #60]	@ (8003738 <new_ModeMediator+0x54>)
 80036fc:	601a      	str	r2, [r3, #0]
	this->public.get_mode  = get_mode;
 80036fe:	68fb      	ldr	r3, [r7, #12]
 8003700:	4a0e      	ldr	r2, [pc, #56]	@ (800373c <new_ModeMediator+0x58>)
 8003702:	605a      	str	r2, [r3, #4]
	this->public.get_state = get_state;
 8003704:	68fb      	ldr	r3, [r7, #12]
 8003706:	4a0e      	ldr	r2, [pc, #56]	@ (8003740 <new_ModeMediator+0x5c>)
 8003708:	609a      	str	r2, [r3, #8]

	this->button_2 = button_2;
 800370a:	68fb      	ldr	r3, [r7, #12]
 800370c:	687a      	ldr	r2, [r7, #4]
 800370e:	60da      	str	r2, [r3, #12]
	this->button_3 = button_3;
 8003710:	68fb      	ldr	r3, [r7, #12]
 8003712:	683a      	ldr	r2, [r7, #0]
 8003714:	611a      	str	r2, [r3, #16]
	this->timer    = new_Timer((ModeMediator*) this);
 8003716:	68f8      	ldr	r0, [r7, #12]
 8003718:	f000 f9b8 	bl	8003a8c <new_Timer>
 800371c:	4602      	mov	r2, r0
 800371e:	68fb      	ldr	r3, [r7, #12]
 8003720:	615a      	str	r2, [r3, #20]

	this->mode  = MODE_STOPWATCH;
 8003722:	68fb      	ldr	r3, [r7, #12]
 8003724:	2202      	movs	r2, #2
 8003726:	761a      	strb	r2, [r3, #24]
	this->state = STATE_STOPPED;
 8003728:	68fb      	ldr	r3, [r7, #12]
 800372a:	2200      	movs	r2, #0
 800372c:	765a      	strb	r2, [r3, #25]

	return (ModeMediator*) this;
 800372e:	68fb      	ldr	r3, [r7, #12]
}
 8003730:	4618      	mov	r0, r3
 8003732:	3710      	adds	r7, #16
 8003734:	46bd      	mov	sp, r7
 8003736:	bd80      	pop	{r7, pc}
 8003738:	08003671 	.word	0x08003671
 800373c:	080036ad 	.word	0x080036ad
 8003740:	080036c9 	.word	0x080036c9

08003744 <turn_on>:


#include <output.h>

static void turn_on(Output* public)
{
 8003744:	b580      	push	{r7, lr}
 8003746:	b084      	sub	sp, #16
 8003748:	af00      	add	r7, sp, #0
 800374a:	6078      	str	r0, [r7, #4]
	OutputPrivate* this = (OutputPrivate*) public;
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	60fb      	str	r3, [r7, #12]

	HAL_GPIO_WritePin(this->port, this->pin, GPIO_PIN_RESET);
 8003750:	68fb      	ldr	r3, [r7, #12]
 8003752:	68d8      	ldr	r0, [r3, #12]
 8003754:	68fb      	ldr	r3, [r7, #12]
 8003756:	8a1b      	ldrh	r3, [r3, #16]
 8003758:	2200      	movs	r2, #0
 800375a:	4619      	mov	r1, r3
 800375c:	f7fd fd26 	bl	80011ac <HAL_GPIO_WritePin>
	this->state = true;
 8003760:	68fb      	ldr	r3, [r7, #12]
 8003762:	2201      	movs	r2, #1
 8003764:	749a      	strb	r2, [r3, #18]
}
 8003766:	bf00      	nop
 8003768:	3710      	adds	r7, #16
 800376a:	46bd      	mov	sp, r7
 800376c:	bd80      	pop	{r7, pc}

0800376e <turn_off>:

static void turn_off(Output* public)
{
 800376e:	b580      	push	{r7, lr}
 8003770:	b084      	sub	sp, #16
 8003772:	af00      	add	r7, sp, #0
 8003774:	6078      	str	r0, [r7, #4]
	OutputPrivate* this = (OutputPrivate*) public;
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	60fb      	str	r3, [r7, #12]

	HAL_GPIO_WritePin(this->port, this->pin, GPIO_PIN_SET);
 800377a:	68fb      	ldr	r3, [r7, #12]
 800377c:	68d8      	ldr	r0, [r3, #12]
 800377e:	68fb      	ldr	r3, [r7, #12]
 8003780:	8a1b      	ldrh	r3, [r3, #16]
 8003782:	2201      	movs	r2, #1
 8003784:	4619      	mov	r1, r3
 8003786:	f7fd fd11 	bl	80011ac <HAL_GPIO_WritePin>
	this->state = false;
 800378a:	68fb      	ldr	r3, [r7, #12]
 800378c:	2200      	movs	r2, #0
 800378e:	749a      	strb	r2, [r3, #18]
}
 8003790:	bf00      	nop
 8003792:	3710      	adds	r7, #16
 8003794:	46bd      	mov	sp, r7
 8003796:	bd80      	pop	{r7, pc}

08003798 <toggle>:

static void toggle(Output* public)
{
 8003798:	b580      	push	{r7, lr}
 800379a:	b084      	sub	sp, #16
 800379c:	af00      	add	r7, sp, #0
 800379e:	6078      	str	r0, [r7, #4]
	OutputPrivate* this = (OutputPrivate*) public;
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	60fb      	str	r3, [r7, #12]

	this->state ? turn_off(public) : turn_on(public);
 80037a4:	68fb      	ldr	r3, [r7, #12]
 80037a6:	7c9b      	ldrb	r3, [r3, #18]
 80037a8:	2b00      	cmp	r3, #0
 80037aa:	d003      	beq.n	80037b4 <toggle+0x1c>
 80037ac:	6878      	ldr	r0, [r7, #4]
 80037ae:	f7ff ffde 	bl	800376e <turn_off>
}
 80037b2:	e002      	b.n	80037ba <toggle+0x22>
	this->state ? turn_off(public) : turn_on(public);
 80037b4:	6878      	ldr	r0, [r7, #4]
 80037b6:	f7ff ffc5 	bl	8003744 <turn_on>
}
 80037ba:	bf00      	nop
 80037bc:	3710      	adds	r7, #16
 80037be:	46bd      	mov	sp, r7
 80037c0:	bd80      	pop	{r7, pc}
	...

080037c4 <new_Output>:

Output* new_Output(GPIO_TypeDef* port, uint16_t pin)
{
 80037c4:	b580      	push	{r7, lr}
 80037c6:	b084      	sub	sp, #16
 80037c8:	af00      	add	r7, sp, #0
 80037ca:	6078      	str	r0, [r7, #4]
 80037cc:	460b      	mov	r3, r1
 80037ce:	807b      	strh	r3, [r7, #2]
	OutputPrivate* this = malloc(sizeof(OutputPrivate));
 80037d0:	2014      	movs	r0, #20
 80037d2:	f000 f987 	bl	8003ae4 <malloc>
 80037d6:	4603      	mov	r3, r0
 80037d8:	60fb      	str	r3, [r7, #12]

	this->public.turn_on  = turn_on;
 80037da:	68fb      	ldr	r3, [r7, #12]
 80037dc:	4a0a      	ldr	r2, [pc, #40]	@ (8003808 <new_Output+0x44>)
 80037de:	601a      	str	r2, [r3, #0]
	this->public.turn_off = turn_off;
 80037e0:	68fb      	ldr	r3, [r7, #12]
 80037e2:	4a0a      	ldr	r2, [pc, #40]	@ (800380c <new_Output+0x48>)
 80037e4:	605a      	str	r2, [r3, #4]
	this->public.toggle   = toggle;
 80037e6:	68fb      	ldr	r3, [r7, #12]
 80037e8:	4a09      	ldr	r2, [pc, #36]	@ (8003810 <new_Output+0x4c>)
 80037ea:	609a      	str	r2, [r3, #8]

	this->port  = port;
 80037ec:	68fb      	ldr	r3, [r7, #12]
 80037ee:	687a      	ldr	r2, [r7, #4]
 80037f0:	60da      	str	r2, [r3, #12]
	this->pin   = pin;
 80037f2:	68fb      	ldr	r3, [r7, #12]
 80037f4:	887a      	ldrh	r2, [r7, #2]
 80037f6:	821a      	strh	r2, [r3, #16]
	this->state = false;
 80037f8:	68fb      	ldr	r3, [r7, #12]
 80037fa:	2200      	movs	r2, #0
 80037fc:	749a      	strb	r2, [r3, #18]

	return (Output*) this;
 80037fe:	68fb      	ldr	r3, [r7, #12]
}
 8003800:	4618      	mov	r0, r3
 8003802:	3710      	adds	r7, #16
 8003804:	46bd      	mov	sp, r7
 8003806:	bd80      	pop	{r7, pc}
 8003808:	08003745 	.word	0x08003745
 800380c:	0800376f 	.word	0x0800376f
 8003810:	08003799 	.word	0x08003799

08003814 <stopwatch_operation>:


#include <seven_segment.h>

static void stopwatch_operation(SevenSegmentPrivate* this)
{
 8003814:	b580      	push	{r7, lr}
 8003816:	b086      	sub	sp, #24
 8003818:	af00      	add	r7, sp, #0
 800381a:	6078      	str	r0, [r7, #4]
	ModeMediator* mediator = this->mediator;
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	685b      	ldr	r3, [r3, #4]
 8003820:	617b      	str	r3, [r7, #20]
	Timer*        timer    = this->timer;
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	689b      	ldr	r3, [r3, #8]
 8003826:	613b      	str	r3, [r7, #16]

	uint16_t count        = timer->get_count(timer);
 8003828:	693b      	ldr	r3, [r7, #16]
 800382a:	685b      	ldr	r3, [r3, #4]
 800382c:	6938      	ldr	r0, [r7, #16]
 800382e:	4798      	blx	r3
 8003830:	4603      	mov	r3, r0
 8003832:	81fb      	strh	r3, [r7, #14]
	uint8_t  ones_digit   = (count / 1000) % 10;
 8003834:	89fb      	ldrh	r3, [r7, #14]
 8003836:	4a2f      	ldr	r2, [pc, #188]	@ (80038f4 <stopwatch_operation+0xe0>)
 8003838:	fba2 2303 	umull	r2, r3, r2, r3
 800383c:	099b      	lsrs	r3, r3, #6
 800383e:	b29a      	uxth	r2, r3
 8003840:	4b2d      	ldr	r3, [pc, #180]	@ (80038f8 <stopwatch_operation+0xe4>)
 8003842:	fba3 1302 	umull	r1, r3, r3, r2
 8003846:	08d9      	lsrs	r1, r3, #3
 8003848:	460b      	mov	r3, r1
 800384a:	009b      	lsls	r3, r3, #2
 800384c:	440b      	add	r3, r1
 800384e:	005b      	lsls	r3, r3, #1
 8003850:	1ad3      	subs	r3, r2, r3
 8003852:	b29b      	uxth	r3, r3
 8003854:	737b      	strb	r3, [r7, #13]
	uint8_t  tenths_digit = (count /  100) % 10;
 8003856:	89fb      	ldrh	r3, [r7, #14]
 8003858:	4a28      	ldr	r2, [pc, #160]	@ (80038fc <stopwatch_operation+0xe8>)
 800385a:	fba2 2303 	umull	r2, r3, r2, r3
 800385e:	095b      	lsrs	r3, r3, #5
 8003860:	b29a      	uxth	r2, r3
 8003862:	4b25      	ldr	r3, [pc, #148]	@ (80038f8 <stopwatch_operation+0xe4>)
 8003864:	fba3 1302 	umull	r1, r3, r3, r2
 8003868:	08d9      	lsrs	r1, r3, #3
 800386a:	460b      	mov	r3, r1
 800386c:	009b      	lsls	r3, r3, #2
 800386e:	440b      	add	r3, r1
 8003870:	005b      	lsls	r3, r3, #1
 8003872:	1ad3      	subs	r3, r2, r3
 8003874:	b29b      	uxth	r3, r3
 8003876:	733b      	strb	r3, [r7, #12]

	switch (mediator->get_state(mediator))
 8003878:	697b      	ldr	r3, [r7, #20]
 800387a:	689b      	ldr	r3, [r3, #8]
 800387c:	6978      	ldr	r0, [r7, #20]
 800387e:	4798      	blx	r3
 8003880:	4603      	mov	r3, r0
 8003882:	2b02      	cmp	r3, #2
 8003884:	d025      	beq.n	80038d2 <stopwatch_operation+0xbe>
 8003886:	2b02      	cmp	r3, #2
 8003888:	dc30      	bgt.n	80038ec <stopwatch_operation+0xd8>
 800388a:	2b00      	cmp	r3, #0
 800388c:	d002      	beq.n	8003894 <stopwatch_operation+0x80>
 800388e:	2b01      	cmp	r3, #1
 8003890:	d00d      	beq.n	80038ae <stopwatch_operation+0x9a>
	case STATE_PAUSED:
		_7SEG_SetNumber(DGT1, ones_digit,   ON );
		_7SEG_SetNumber(DGT2, tenths_digit, OFF);
		return;
	default:
		return;
 8003892:	e02b      	b.n	80038ec <stopwatch_operation+0xd8>
		_7SEG_SetNumber(DGT1, ones_digit,   ON );
 8003894:	7b7b      	ldrb	r3, [r7, #13]
 8003896:	2201      	movs	r2, #1
 8003898:	4619      	mov	r1, r3
 800389a:	2000      	movs	r0, #0
 800389c:	f7fe fd10 	bl	80022c0 <_7SEG_SetNumber>
		_7SEG_SetNumber(DGT2, tenths_digit, OFF);
 80038a0:	7b3b      	ldrb	r3, [r7, #12]
 80038a2:	2200      	movs	r2, #0
 80038a4:	4619      	mov	r1, r3
 80038a6:	2001      	movs	r0, #1
 80038a8:	f7fe fd0a 	bl	80022c0 <_7SEG_SetNumber>
		return;
 80038ac:	e01f      	b.n	80038ee <stopwatch_operation+0xda>
		_7SEG_SetNumber(DGT1, ones_digit, (tenths_digit < 5) ? ON : OFF);
 80038ae:	7b79      	ldrb	r1, [r7, #13]
 80038b0:	7b3b      	ldrb	r3, [r7, #12]
 80038b2:	2b04      	cmp	r3, #4
 80038b4:	bf94      	ite	ls
 80038b6:	2301      	movls	r3, #1
 80038b8:	2300      	movhi	r3, #0
 80038ba:	b2db      	uxtb	r3, r3
 80038bc:	461a      	mov	r2, r3
 80038be:	2000      	movs	r0, #0
 80038c0:	f7fe fcfe 	bl	80022c0 <_7SEG_SetNumber>
		_7SEG_SetNumber(DGT2, tenths_digit, OFF);
 80038c4:	7b3b      	ldrb	r3, [r7, #12]
 80038c6:	2200      	movs	r2, #0
 80038c8:	4619      	mov	r1, r3
 80038ca:	2001      	movs	r0, #1
 80038cc:	f7fe fcf8 	bl	80022c0 <_7SEG_SetNumber>
		return;
 80038d0:	e00d      	b.n	80038ee <stopwatch_operation+0xda>
		_7SEG_SetNumber(DGT1, ones_digit,   ON );
 80038d2:	7b7b      	ldrb	r3, [r7, #13]
 80038d4:	2201      	movs	r2, #1
 80038d6:	4619      	mov	r1, r3
 80038d8:	2000      	movs	r0, #0
 80038da:	f7fe fcf1 	bl	80022c0 <_7SEG_SetNumber>
		_7SEG_SetNumber(DGT2, tenths_digit, OFF);
 80038de:	7b3b      	ldrb	r3, [r7, #12]
 80038e0:	2200      	movs	r2, #0
 80038e2:	4619      	mov	r1, r3
 80038e4:	2001      	movs	r0, #1
 80038e6:	f7fe fceb 	bl	80022c0 <_7SEG_SetNumber>
		return;
 80038ea:	e000      	b.n	80038ee <stopwatch_operation+0xda>
		return;
 80038ec:	bf00      	nop
	}
}
 80038ee:	3718      	adds	r7, #24
 80038f0:	46bd      	mov	sp, r7
 80038f2:	bd80      	pop	{r7, pc}
 80038f4:	10624dd3 	.word	0x10624dd3
 80038f8:	cccccccd 	.word	0xcccccccd
 80038fc:	51eb851f 	.word	0x51eb851f

08003900 <operate>:

static void operate(SevenSegment* public)
{
 8003900:	b580      	push	{r7, lr}
 8003902:	b084      	sub	sp, #16
 8003904:	af00      	add	r7, sp, #0
 8003906:	6078      	str	r0, [r7, #4]
	SevenSegmentPrivate* this = (SevenSegmentPrivate*) public;
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	60fb      	str	r3, [r7, #12]
	ModeMediator* mediator = this->mediator;
 800390c:	68fb      	ldr	r3, [r7, #12]
 800390e:	685b      	ldr	r3, [r3, #4]
 8003910:	60bb      	str	r3, [r7, #8]

	switch (mediator->get_mode(mediator))
 8003912:	68bb      	ldr	r3, [r7, #8]
 8003914:	685b      	ldr	r3, [r3, #4]
 8003916:	68b8      	ldr	r0, [r7, #8]
 8003918:	4798      	blx	r3
 800391a:	4603      	mov	r3, r0
 800391c:	2b03      	cmp	r3, #3
 800391e:	d80f      	bhi.n	8003940 <operate+0x40>
 8003920:	a201      	add	r2, pc, #4	@ (adr r2, 8003928 <operate+0x28>)
 8003922:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003926:	bf00      	nop
 8003928:	08003941 	.word	0x08003941
 800392c:	08003941 	.word	0x08003941
 8003930:	08003939 	.word	0x08003939
 8003934:	08003941 	.word	0x08003941
	case MODE_CLOCK:
		return;
	case MODE_TIMER:
		return;
	case MODE_STOPWATCH:
		stopwatch_operation(this);
 8003938:	68f8      	ldr	r0, [r7, #12]
 800393a:	f7ff ff6b 	bl	8003814 <stopwatch_operation>
		return;
 800393e:	e000      	b.n	8003942 <operate+0x42>
	case MODE_ALARM:
		return;
	default:
		return;
 8003940:	bf00      	nop
	}
}
 8003942:	3710      	adds	r7, #16
 8003944:	46bd      	mov	sp, r7
 8003946:	bd80      	pop	{r7, pc}

08003948 <new_SevenSegment>:

SevenSegment* new_SevenSegment(ModeMediator* mediator)
{
 8003948:	b580      	push	{r7, lr}
 800394a:	b084      	sub	sp, #16
 800394c:	af00      	add	r7, sp, #0
 800394e:	6078      	str	r0, [r7, #4]
	SevenSegmentPrivate* this = malloc(sizeof(SevenSegmentPrivate));
 8003950:	200c      	movs	r0, #12
 8003952:	f000 f8c7 	bl	8003ae4 <malloc>
 8003956:	4603      	mov	r3, r0
 8003958:	60fb      	str	r3, [r7, #12]

	this->public.operate  = operate;
 800395a:	68fb      	ldr	r3, [r7, #12]
 800395c:	4a07      	ldr	r2, [pc, #28]	@ (800397c <new_SevenSegment+0x34>)
 800395e:	601a      	str	r2, [r3, #0]
	this->mediator = mediator;
 8003960:	68fb      	ldr	r3, [r7, #12]
 8003962:	687a      	ldr	r2, [r7, #4]
 8003964:	605a      	str	r2, [r3, #4]
	this->timer = new_Timer(mediator);
 8003966:	6878      	ldr	r0, [r7, #4]
 8003968:	f000 f890 	bl	8003a8c <new_Timer>
 800396c:	4602      	mov	r2, r0
 800396e:	68fb      	ldr	r3, [r7, #12]
 8003970:	609a      	str	r2, [r3, #8]

	return (SevenSegment*) this;
 8003972:	68fb      	ldr	r3, [r7, #12]
}
 8003974:	4618      	mov	r0, r3
 8003976:	3710      	adds	r7, #16
 8003978:	46bd      	mov	sp, r7
 800397a:	bd80      	pop	{r7, pc}
 800397c:	08003901 	.word	0x08003901

08003980 <operate>:


#include <timer.h>

static void operate(Timer* public)
{
 8003980:	b580      	push	{r7, lr}
 8003982:	b084      	sub	sp, #16
 8003984:	af00      	add	r7, sp, #0
 8003986:	6078      	str	r0, [r7, #4]
	TimerPrivate* this = (TimerPrivate*) public;
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	60fb      	str	r3, [r7, #12]
	ModeMediator* mediator = this->mediator;
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	695b      	ldr	r3, [r3, #20]
 8003990:	60bb      	str	r3, [r7, #8]

	switch (mediator->get_state(mediator))
 8003992:	68bb      	ldr	r3, [r7, #8]
 8003994:	689b      	ldr	r3, [r3, #8]
 8003996:	68b8      	ldr	r0, [r7, #8]
 8003998:	4798      	blx	r3
 800399a:	4603      	mov	r3, r0
 800399c:	2b02      	cmp	r3, #2
 800399e:	d015      	beq.n	80039cc <operate+0x4c>
 80039a0:	2b02      	cmp	r3, #2
 80039a2:	dc15      	bgt.n	80039d0 <operate+0x50>
 80039a4:	2b00      	cmp	r3, #0
 80039a6:	d002      	beq.n	80039ae <operate+0x2e>
 80039a8:	2b01      	cmp	r3, #1
 80039aa:	d008      	beq.n	80039be <operate+0x3e>
		return;
	case STATE_PAUSED:

		return;
	default:
		return;
 80039ac:	e010      	b.n	80039d0 <operate+0x50>
		this->count = 0;
 80039ae:	68fb      	ldr	r3, [r7, #12]
 80039b0:	2200      	movs	r2, #0
 80039b2:	831a      	strh	r2, [r3, #24]
		this->log_index = 0;
 80039b4:	68fb      	ldr	r3, [r7, #12]
 80039b6:	2200      	movs	r2, #0
 80039b8:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
		return;
 80039bc:	e009      	b.n	80039d2 <operate+0x52>
		this->count++;
 80039be:	68fb      	ldr	r3, [r7, #12]
 80039c0:	8b1b      	ldrh	r3, [r3, #24]
 80039c2:	3301      	adds	r3, #1
 80039c4:	b29a      	uxth	r2, r3
 80039c6:	68fb      	ldr	r3, [r7, #12]
 80039c8:	831a      	strh	r2, [r3, #24]
		return;
 80039ca:	e002      	b.n	80039d2 <operate+0x52>
		return;
 80039cc:	bf00      	nop
 80039ce:	e000      	b.n	80039d2 <operate+0x52>
		return;
 80039d0:	bf00      	nop
	}
}
 80039d2:	3710      	adds	r7, #16
 80039d4:	46bd      	mov	sp, r7
 80039d6:	bd80      	pop	{r7, pc}

080039d8 <get_count>:

static uint16_t get_count(Timer* public)
{
 80039d8:	b480      	push	{r7}
 80039da:	b085      	sub	sp, #20
 80039dc:	af00      	add	r7, sp, #0
 80039de:	6078      	str	r0, [r7, #4]
	TimerPrivate* this = (TimerPrivate*) public;
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	60fb      	str	r3, [r7, #12]
	return this->count;
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	8b1b      	ldrh	r3, [r3, #24]
}
 80039e8:	4618      	mov	r0, r3
 80039ea:	3714      	adds	r7, #20
 80039ec:	46bd      	mov	sp, r7
 80039ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039f2:	4770      	bx	lr

080039f4 <log_count>:

static void log_count(Timer* public)
{
 80039f4:	b480      	push	{r7}
 80039f6:	b085      	sub	sp, #20
 80039f8:	af00      	add	r7, sp, #0
 80039fa:	6078      	str	r0, [r7, #4]
	TimerPrivate* this = (TimerPrivate*) public;
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	60fb      	str	r3, [r7, #12]
	if (this->log_index >= LOG_MAX_COUNT) this->count++;
 8003a00:	68fb      	ldr	r3, [r7, #12]
 8003a02:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8003a06:	2b08      	cmp	r3, #8
 8003a08:	d905      	bls.n	8003a16 <log_count+0x22>
 8003a0a:	68fb      	ldr	r3, [r7, #12]
 8003a0c:	8b1b      	ldrh	r3, [r3, #24]
 8003a0e:	3301      	adds	r3, #1
 8003a10:	b29a      	uxth	r2, r3
 8003a12:	68fb      	ldr	r3, [r7, #12]
 8003a14:	831a      	strh	r2, [r3, #24]
	this->log[this->log_index++] = this->count;
 8003a16:	68fb      	ldr	r3, [r7, #12]
 8003a18:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8003a1c:	1c5a      	adds	r2, r3, #1
 8003a1e:	b2d1      	uxtb	r1, r2
 8003a20:	68fa      	ldr	r2, [r7, #12]
 8003a22:	f882 102c 	strb.w	r1, [r2, #44]	@ 0x2c
 8003a26:	4618      	mov	r0, r3
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	8b19      	ldrh	r1, [r3, #24]
 8003a2c:	68fa      	ldr	r2, [r7, #12]
 8003a2e:	f100 030c 	add.w	r3, r0, #12
 8003a32:	005b      	lsls	r3, r3, #1
 8003a34:	4413      	add	r3, r2
 8003a36:	460a      	mov	r2, r1
 8003a38:	805a      	strh	r2, [r3, #2]
}
 8003a3a:	bf00      	nop
 8003a3c:	3714      	adds	r7, #20
 8003a3e:	46bd      	mov	sp, r7
 8003a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a44:	4770      	bx	lr

08003a46 <get_log_index>:

static uint8_t get_log_index(Timer* public)
{
 8003a46:	b480      	push	{r7}
 8003a48:	b085      	sub	sp, #20
 8003a4a:	af00      	add	r7, sp, #0
 8003a4c:	6078      	str	r0, [r7, #4]
	TimerPrivate* this = (TimerPrivate*) public;
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	60fb      	str	r3, [r7, #12]
	return this->log_index;
 8003a52:	68fb      	ldr	r3, [r7, #12]
 8003a54:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
}
 8003a58:	4618      	mov	r0, r3
 8003a5a:	3714      	adds	r7, #20
 8003a5c:	46bd      	mov	sp, r7
 8003a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a62:	4770      	bx	lr

08003a64 <get_logged_count>:

static uint16_t get_logged_count(Timer* public, uint8_t index)
{
 8003a64:	b480      	push	{r7}
 8003a66:	b085      	sub	sp, #20
 8003a68:	af00      	add	r7, sp, #0
 8003a6a:	6078      	str	r0, [r7, #4]
 8003a6c:	460b      	mov	r3, r1
 8003a6e:	70fb      	strb	r3, [r7, #3]
	TimerPrivate* this = (TimerPrivate*) public;
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	60fb      	str	r3, [r7, #12]
	return this->log[index];
 8003a74:	78fb      	ldrb	r3, [r7, #3]
 8003a76:	68fa      	ldr	r2, [r7, #12]
 8003a78:	330c      	adds	r3, #12
 8003a7a:	005b      	lsls	r3, r3, #1
 8003a7c:	4413      	add	r3, r2
 8003a7e:	885b      	ldrh	r3, [r3, #2]
}
 8003a80:	4618      	mov	r0, r3
 8003a82:	3714      	adds	r7, #20
 8003a84:	46bd      	mov	sp, r7
 8003a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a8a:	4770      	bx	lr

08003a8c <new_Timer>:

Timer* new_Timer(ModeMediator* mediator)
{
 8003a8c:	b480      	push	{r7}
 8003a8e:	b083      	sub	sp, #12
 8003a90:	af00      	add	r7, sp, #0
 8003a92:	6078      	str	r0, [r7, #4]
	static TimerPrivate this;

	this.public.operate          = operate;
 8003a94:	4b0d      	ldr	r3, [pc, #52]	@ (8003acc <new_Timer+0x40>)
 8003a96:	4a0e      	ldr	r2, [pc, #56]	@ (8003ad0 <new_Timer+0x44>)
 8003a98:	601a      	str	r2, [r3, #0]
	this.public.get_count        = get_count;
 8003a9a:	4b0c      	ldr	r3, [pc, #48]	@ (8003acc <new_Timer+0x40>)
 8003a9c:	4a0d      	ldr	r2, [pc, #52]	@ (8003ad4 <new_Timer+0x48>)
 8003a9e:	605a      	str	r2, [r3, #4]
	this.public.log_count        = log_count;
 8003aa0:	4b0a      	ldr	r3, [pc, #40]	@ (8003acc <new_Timer+0x40>)
 8003aa2:	4a0d      	ldr	r2, [pc, #52]	@ (8003ad8 <new_Timer+0x4c>)
 8003aa4:	609a      	str	r2, [r3, #8]
	this.public.get_log_index    = get_log_index;
 8003aa6:	4b09      	ldr	r3, [pc, #36]	@ (8003acc <new_Timer+0x40>)
 8003aa8:	4a0c      	ldr	r2, [pc, #48]	@ (8003adc <new_Timer+0x50>)
 8003aaa:	60da      	str	r2, [r3, #12]
	this.public.get_logged_count = get_logged_count;
 8003aac:	4b07      	ldr	r3, [pc, #28]	@ (8003acc <new_Timer+0x40>)
 8003aae:	4a0c      	ldr	r2, [pc, #48]	@ (8003ae0 <new_Timer+0x54>)
 8003ab0:	611a      	str	r2, [r3, #16]

	this.mediator = mediator;
 8003ab2:	4a06      	ldr	r2, [pc, #24]	@ (8003acc <new_Timer+0x40>)
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	6153      	str	r3, [r2, #20]
	this.count    = 0;
 8003ab8:	4b04      	ldr	r3, [pc, #16]	@ (8003acc <new_Timer+0x40>)
 8003aba:	2200      	movs	r2, #0
 8003abc:	831a      	strh	r2, [r3, #24]

	return (Timer*) &this;
 8003abe:	4b03      	ldr	r3, [pc, #12]	@ (8003acc <new_Timer+0x40>)
}
 8003ac0:	4618      	mov	r0, r3
 8003ac2:	370c      	adds	r7, #12
 8003ac4:	46bd      	mov	sp, r7
 8003ac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aca:	4770      	bx	lr
 8003acc:	200000fc 	.word	0x200000fc
 8003ad0:	08003981 	.word	0x08003981
 8003ad4:	080039d9 	.word	0x080039d9
 8003ad8:	080039f5 	.word	0x080039f5
 8003adc:	08003a47 	.word	0x08003a47
 8003ae0:	08003a65 	.word	0x08003a65

08003ae4 <malloc>:
 8003ae4:	4b02      	ldr	r3, [pc, #8]	@ (8003af0 <malloc+0xc>)
 8003ae6:	4601      	mov	r1, r0
 8003ae8:	6818      	ldr	r0, [r3, #0]
 8003aea:	f000 b825 	b.w	8003b38 <_malloc_r>
 8003aee:	bf00      	nop
 8003af0:	2000000c 	.word	0x2000000c

08003af4 <sbrk_aligned>:
 8003af4:	b570      	push	{r4, r5, r6, lr}
 8003af6:	4e0f      	ldr	r6, [pc, #60]	@ (8003b34 <sbrk_aligned+0x40>)
 8003af8:	460c      	mov	r4, r1
 8003afa:	6831      	ldr	r1, [r6, #0]
 8003afc:	4605      	mov	r5, r0
 8003afe:	b911      	cbnz	r1, 8003b06 <sbrk_aligned+0x12>
 8003b00:	f000 f8d0 	bl	8003ca4 <_sbrk_r>
 8003b04:	6030      	str	r0, [r6, #0]
 8003b06:	4621      	mov	r1, r4
 8003b08:	4628      	mov	r0, r5
 8003b0a:	f000 f8cb 	bl	8003ca4 <_sbrk_r>
 8003b0e:	1c43      	adds	r3, r0, #1
 8003b10:	d103      	bne.n	8003b1a <sbrk_aligned+0x26>
 8003b12:	f04f 34ff 	mov.w	r4, #4294967295
 8003b16:	4620      	mov	r0, r4
 8003b18:	bd70      	pop	{r4, r5, r6, pc}
 8003b1a:	1cc4      	adds	r4, r0, #3
 8003b1c:	f024 0403 	bic.w	r4, r4, #3
 8003b20:	42a0      	cmp	r0, r4
 8003b22:	d0f8      	beq.n	8003b16 <sbrk_aligned+0x22>
 8003b24:	1a21      	subs	r1, r4, r0
 8003b26:	4628      	mov	r0, r5
 8003b28:	f000 f8bc 	bl	8003ca4 <_sbrk_r>
 8003b2c:	3001      	adds	r0, #1
 8003b2e:	d1f2      	bne.n	8003b16 <sbrk_aligned+0x22>
 8003b30:	e7ef      	b.n	8003b12 <sbrk_aligned+0x1e>
 8003b32:	bf00      	nop
 8003b34:	2000012c 	.word	0x2000012c

08003b38 <_malloc_r>:
 8003b38:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003b3c:	1ccd      	adds	r5, r1, #3
 8003b3e:	f025 0503 	bic.w	r5, r5, #3
 8003b42:	3508      	adds	r5, #8
 8003b44:	2d0c      	cmp	r5, #12
 8003b46:	bf38      	it	cc
 8003b48:	250c      	movcc	r5, #12
 8003b4a:	2d00      	cmp	r5, #0
 8003b4c:	4606      	mov	r6, r0
 8003b4e:	db01      	blt.n	8003b54 <_malloc_r+0x1c>
 8003b50:	42a9      	cmp	r1, r5
 8003b52:	d904      	bls.n	8003b5e <_malloc_r+0x26>
 8003b54:	230c      	movs	r3, #12
 8003b56:	6033      	str	r3, [r6, #0]
 8003b58:	2000      	movs	r0, #0
 8003b5a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003b5e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8003c34 <_malloc_r+0xfc>
 8003b62:	f000 f869 	bl	8003c38 <__malloc_lock>
 8003b66:	f8d8 3000 	ldr.w	r3, [r8]
 8003b6a:	461c      	mov	r4, r3
 8003b6c:	bb44      	cbnz	r4, 8003bc0 <_malloc_r+0x88>
 8003b6e:	4629      	mov	r1, r5
 8003b70:	4630      	mov	r0, r6
 8003b72:	f7ff ffbf 	bl	8003af4 <sbrk_aligned>
 8003b76:	1c43      	adds	r3, r0, #1
 8003b78:	4604      	mov	r4, r0
 8003b7a:	d158      	bne.n	8003c2e <_malloc_r+0xf6>
 8003b7c:	f8d8 4000 	ldr.w	r4, [r8]
 8003b80:	4627      	mov	r7, r4
 8003b82:	2f00      	cmp	r7, #0
 8003b84:	d143      	bne.n	8003c0e <_malloc_r+0xd6>
 8003b86:	2c00      	cmp	r4, #0
 8003b88:	d04b      	beq.n	8003c22 <_malloc_r+0xea>
 8003b8a:	6823      	ldr	r3, [r4, #0]
 8003b8c:	4639      	mov	r1, r7
 8003b8e:	4630      	mov	r0, r6
 8003b90:	eb04 0903 	add.w	r9, r4, r3
 8003b94:	f000 f886 	bl	8003ca4 <_sbrk_r>
 8003b98:	4581      	cmp	r9, r0
 8003b9a:	d142      	bne.n	8003c22 <_malloc_r+0xea>
 8003b9c:	6821      	ldr	r1, [r4, #0]
 8003b9e:	1a6d      	subs	r5, r5, r1
 8003ba0:	4629      	mov	r1, r5
 8003ba2:	4630      	mov	r0, r6
 8003ba4:	f7ff ffa6 	bl	8003af4 <sbrk_aligned>
 8003ba8:	3001      	adds	r0, #1
 8003baa:	d03a      	beq.n	8003c22 <_malloc_r+0xea>
 8003bac:	6823      	ldr	r3, [r4, #0]
 8003bae:	442b      	add	r3, r5
 8003bb0:	6023      	str	r3, [r4, #0]
 8003bb2:	f8d8 3000 	ldr.w	r3, [r8]
 8003bb6:	685a      	ldr	r2, [r3, #4]
 8003bb8:	bb62      	cbnz	r2, 8003c14 <_malloc_r+0xdc>
 8003bba:	f8c8 7000 	str.w	r7, [r8]
 8003bbe:	e00f      	b.n	8003be0 <_malloc_r+0xa8>
 8003bc0:	6822      	ldr	r2, [r4, #0]
 8003bc2:	1b52      	subs	r2, r2, r5
 8003bc4:	d420      	bmi.n	8003c08 <_malloc_r+0xd0>
 8003bc6:	2a0b      	cmp	r2, #11
 8003bc8:	d917      	bls.n	8003bfa <_malloc_r+0xc2>
 8003bca:	1961      	adds	r1, r4, r5
 8003bcc:	42a3      	cmp	r3, r4
 8003bce:	6025      	str	r5, [r4, #0]
 8003bd0:	bf18      	it	ne
 8003bd2:	6059      	strne	r1, [r3, #4]
 8003bd4:	6863      	ldr	r3, [r4, #4]
 8003bd6:	bf08      	it	eq
 8003bd8:	f8c8 1000 	streq.w	r1, [r8]
 8003bdc:	5162      	str	r2, [r4, r5]
 8003bde:	604b      	str	r3, [r1, #4]
 8003be0:	4630      	mov	r0, r6
 8003be2:	f000 f82f 	bl	8003c44 <__malloc_unlock>
 8003be6:	f104 000b 	add.w	r0, r4, #11
 8003bea:	1d23      	adds	r3, r4, #4
 8003bec:	f020 0007 	bic.w	r0, r0, #7
 8003bf0:	1ac2      	subs	r2, r0, r3
 8003bf2:	bf1c      	itt	ne
 8003bf4:	1a1b      	subne	r3, r3, r0
 8003bf6:	50a3      	strne	r3, [r4, r2]
 8003bf8:	e7af      	b.n	8003b5a <_malloc_r+0x22>
 8003bfa:	6862      	ldr	r2, [r4, #4]
 8003bfc:	42a3      	cmp	r3, r4
 8003bfe:	bf0c      	ite	eq
 8003c00:	f8c8 2000 	streq.w	r2, [r8]
 8003c04:	605a      	strne	r2, [r3, #4]
 8003c06:	e7eb      	b.n	8003be0 <_malloc_r+0xa8>
 8003c08:	4623      	mov	r3, r4
 8003c0a:	6864      	ldr	r4, [r4, #4]
 8003c0c:	e7ae      	b.n	8003b6c <_malloc_r+0x34>
 8003c0e:	463c      	mov	r4, r7
 8003c10:	687f      	ldr	r7, [r7, #4]
 8003c12:	e7b6      	b.n	8003b82 <_malloc_r+0x4a>
 8003c14:	461a      	mov	r2, r3
 8003c16:	685b      	ldr	r3, [r3, #4]
 8003c18:	42a3      	cmp	r3, r4
 8003c1a:	d1fb      	bne.n	8003c14 <_malloc_r+0xdc>
 8003c1c:	2300      	movs	r3, #0
 8003c1e:	6053      	str	r3, [r2, #4]
 8003c20:	e7de      	b.n	8003be0 <_malloc_r+0xa8>
 8003c22:	230c      	movs	r3, #12
 8003c24:	6033      	str	r3, [r6, #0]
 8003c26:	4630      	mov	r0, r6
 8003c28:	f000 f80c 	bl	8003c44 <__malloc_unlock>
 8003c2c:	e794      	b.n	8003b58 <_malloc_r+0x20>
 8003c2e:	6005      	str	r5, [r0, #0]
 8003c30:	e7d6      	b.n	8003be0 <_malloc_r+0xa8>
 8003c32:	bf00      	nop
 8003c34:	20000130 	.word	0x20000130

08003c38 <__malloc_lock>:
 8003c38:	4801      	ldr	r0, [pc, #4]	@ (8003c40 <__malloc_lock+0x8>)
 8003c3a:	f000 b86d 	b.w	8003d18 <__retarget_lock_acquire_recursive>
 8003c3e:	bf00      	nop
 8003c40:	20000270 	.word	0x20000270

08003c44 <__malloc_unlock>:
 8003c44:	4801      	ldr	r0, [pc, #4]	@ (8003c4c <__malloc_unlock+0x8>)
 8003c46:	f000 b868 	b.w	8003d1a <__retarget_lock_release_recursive>
 8003c4a:	bf00      	nop
 8003c4c:	20000270 	.word	0x20000270

08003c50 <siprintf>:
 8003c50:	b40e      	push	{r1, r2, r3}
 8003c52:	b510      	push	{r4, lr}
 8003c54:	b09d      	sub	sp, #116	@ 0x74
 8003c56:	ab1f      	add	r3, sp, #124	@ 0x7c
 8003c58:	9002      	str	r0, [sp, #8]
 8003c5a:	9006      	str	r0, [sp, #24]
 8003c5c:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8003c60:	480a      	ldr	r0, [pc, #40]	@ (8003c8c <siprintf+0x3c>)
 8003c62:	9107      	str	r1, [sp, #28]
 8003c64:	9104      	str	r1, [sp, #16]
 8003c66:	490a      	ldr	r1, [pc, #40]	@ (8003c90 <siprintf+0x40>)
 8003c68:	f853 2b04 	ldr.w	r2, [r3], #4
 8003c6c:	9105      	str	r1, [sp, #20]
 8003c6e:	2400      	movs	r4, #0
 8003c70:	a902      	add	r1, sp, #8
 8003c72:	6800      	ldr	r0, [r0, #0]
 8003c74:	9301      	str	r3, [sp, #4]
 8003c76:	941b      	str	r4, [sp, #108]	@ 0x6c
 8003c78:	f000 f8f6 	bl	8003e68 <_svfiprintf_r>
 8003c7c:	9b02      	ldr	r3, [sp, #8]
 8003c7e:	701c      	strb	r4, [r3, #0]
 8003c80:	b01d      	add	sp, #116	@ 0x74
 8003c82:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003c86:	b003      	add	sp, #12
 8003c88:	4770      	bx	lr
 8003c8a:	bf00      	nop
 8003c8c:	2000000c 	.word	0x2000000c
 8003c90:	ffff0208 	.word	0xffff0208

08003c94 <memset>:
 8003c94:	4402      	add	r2, r0
 8003c96:	4603      	mov	r3, r0
 8003c98:	4293      	cmp	r3, r2
 8003c9a:	d100      	bne.n	8003c9e <memset+0xa>
 8003c9c:	4770      	bx	lr
 8003c9e:	f803 1b01 	strb.w	r1, [r3], #1
 8003ca2:	e7f9      	b.n	8003c98 <memset+0x4>

08003ca4 <_sbrk_r>:
 8003ca4:	b538      	push	{r3, r4, r5, lr}
 8003ca6:	4d06      	ldr	r5, [pc, #24]	@ (8003cc0 <_sbrk_r+0x1c>)
 8003ca8:	2300      	movs	r3, #0
 8003caa:	4604      	mov	r4, r0
 8003cac:	4608      	mov	r0, r1
 8003cae:	602b      	str	r3, [r5, #0]
 8003cb0:	f7fc feae 	bl	8000a10 <_sbrk>
 8003cb4:	1c43      	adds	r3, r0, #1
 8003cb6:	d102      	bne.n	8003cbe <_sbrk_r+0x1a>
 8003cb8:	682b      	ldr	r3, [r5, #0]
 8003cba:	b103      	cbz	r3, 8003cbe <_sbrk_r+0x1a>
 8003cbc:	6023      	str	r3, [r4, #0]
 8003cbe:	bd38      	pop	{r3, r4, r5, pc}
 8003cc0:	2000026c 	.word	0x2000026c

08003cc4 <__errno>:
 8003cc4:	4b01      	ldr	r3, [pc, #4]	@ (8003ccc <__errno+0x8>)
 8003cc6:	6818      	ldr	r0, [r3, #0]
 8003cc8:	4770      	bx	lr
 8003cca:	bf00      	nop
 8003ccc:	2000000c 	.word	0x2000000c

08003cd0 <__libc_init_array>:
 8003cd0:	b570      	push	{r4, r5, r6, lr}
 8003cd2:	4d0d      	ldr	r5, [pc, #52]	@ (8003d08 <__libc_init_array+0x38>)
 8003cd4:	4c0d      	ldr	r4, [pc, #52]	@ (8003d0c <__libc_init_array+0x3c>)
 8003cd6:	1b64      	subs	r4, r4, r5
 8003cd8:	10a4      	asrs	r4, r4, #2
 8003cda:	2600      	movs	r6, #0
 8003cdc:	42a6      	cmp	r6, r4
 8003cde:	d109      	bne.n	8003cf4 <__libc_init_array+0x24>
 8003ce0:	4d0b      	ldr	r5, [pc, #44]	@ (8003d10 <__libc_init_array+0x40>)
 8003ce2:	4c0c      	ldr	r4, [pc, #48]	@ (8003d14 <__libc_init_array+0x44>)
 8003ce4:	f000 fba6 	bl	8004434 <_init>
 8003ce8:	1b64      	subs	r4, r4, r5
 8003cea:	10a4      	asrs	r4, r4, #2
 8003cec:	2600      	movs	r6, #0
 8003cee:	42a6      	cmp	r6, r4
 8003cf0:	d105      	bne.n	8003cfe <__libc_init_array+0x2e>
 8003cf2:	bd70      	pop	{r4, r5, r6, pc}
 8003cf4:	f855 3b04 	ldr.w	r3, [r5], #4
 8003cf8:	4798      	blx	r3
 8003cfa:	3601      	adds	r6, #1
 8003cfc:	e7ee      	b.n	8003cdc <__libc_init_array+0xc>
 8003cfe:	f855 3b04 	ldr.w	r3, [r5], #4
 8003d02:	4798      	blx	r3
 8003d04:	3601      	adds	r6, #1
 8003d06:	e7f2      	b.n	8003cee <__libc_init_array+0x1e>
 8003d08:	080044f0 	.word	0x080044f0
 8003d0c:	080044f0 	.word	0x080044f0
 8003d10:	080044f0 	.word	0x080044f0
 8003d14:	080044f4 	.word	0x080044f4

08003d18 <__retarget_lock_acquire_recursive>:
 8003d18:	4770      	bx	lr

08003d1a <__retarget_lock_release_recursive>:
 8003d1a:	4770      	bx	lr

08003d1c <_free_r>:
 8003d1c:	b538      	push	{r3, r4, r5, lr}
 8003d1e:	4605      	mov	r5, r0
 8003d20:	2900      	cmp	r1, #0
 8003d22:	d041      	beq.n	8003da8 <_free_r+0x8c>
 8003d24:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003d28:	1f0c      	subs	r4, r1, #4
 8003d2a:	2b00      	cmp	r3, #0
 8003d2c:	bfb8      	it	lt
 8003d2e:	18e4      	addlt	r4, r4, r3
 8003d30:	f7ff ff82 	bl	8003c38 <__malloc_lock>
 8003d34:	4a1d      	ldr	r2, [pc, #116]	@ (8003dac <_free_r+0x90>)
 8003d36:	6813      	ldr	r3, [r2, #0]
 8003d38:	b933      	cbnz	r3, 8003d48 <_free_r+0x2c>
 8003d3a:	6063      	str	r3, [r4, #4]
 8003d3c:	6014      	str	r4, [r2, #0]
 8003d3e:	4628      	mov	r0, r5
 8003d40:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003d44:	f7ff bf7e 	b.w	8003c44 <__malloc_unlock>
 8003d48:	42a3      	cmp	r3, r4
 8003d4a:	d908      	bls.n	8003d5e <_free_r+0x42>
 8003d4c:	6820      	ldr	r0, [r4, #0]
 8003d4e:	1821      	adds	r1, r4, r0
 8003d50:	428b      	cmp	r3, r1
 8003d52:	bf01      	itttt	eq
 8003d54:	6819      	ldreq	r1, [r3, #0]
 8003d56:	685b      	ldreq	r3, [r3, #4]
 8003d58:	1809      	addeq	r1, r1, r0
 8003d5a:	6021      	streq	r1, [r4, #0]
 8003d5c:	e7ed      	b.n	8003d3a <_free_r+0x1e>
 8003d5e:	461a      	mov	r2, r3
 8003d60:	685b      	ldr	r3, [r3, #4]
 8003d62:	b10b      	cbz	r3, 8003d68 <_free_r+0x4c>
 8003d64:	42a3      	cmp	r3, r4
 8003d66:	d9fa      	bls.n	8003d5e <_free_r+0x42>
 8003d68:	6811      	ldr	r1, [r2, #0]
 8003d6a:	1850      	adds	r0, r2, r1
 8003d6c:	42a0      	cmp	r0, r4
 8003d6e:	d10b      	bne.n	8003d88 <_free_r+0x6c>
 8003d70:	6820      	ldr	r0, [r4, #0]
 8003d72:	4401      	add	r1, r0
 8003d74:	1850      	adds	r0, r2, r1
 8003d76:	4283      	cmp	r3, r0
 8003d78:	6011      	str	r1, [r2, #0]
 8003d7a:	d1e0      	bne.n	8003d3e <_free_r+0x22>
 8003d7c:	6818      	ldr	r0, [r3, #0]
 8003d7e:	685b      	ldr	r3, [r3, #4]
 8003d80:	6053      	str	r3, [r2, #4]
 8003d82:	4408      	add	r0, r1
 8003d84:	6010      	str	r0, [r2, #0]
 8003d86:	e7da      	b.n	8003d3e <_free_r+0x22>
 8003d88:	d902      	bls.n	8003d90 <_free_r+0x74>
 8003d8a:	230c      	movs	r3, #12
 8003d8c:	602b      	str	r3, [r5, #0]
 8003d8e:	e7d6      	b.n	8003d3e <_free_r+0x22>
 8003d90:	6820      	ldr	r0, [r4, #0]
 8003d92:	1821      	adds	r1, r4, r0
 8003d94:	428b      	cmp	r3, r1
 8003d96:	bf04      	itt	eq
 8003d98:	6819      	ldreq	r1, [r3, #0]
 8003d9a:	685b      	ldreq	r3, [r3, #4]
 8003d9c:	6063      	str	r3, [r4, #4]
 8003d9e:	bf04      	itt	eq
 8003da0:	1809      	addeq	r1, r1, r0
 8003da2:	6021      	streq	r1, [r4, #0]
 8003da4:	6054      	str	r4, [r2, #4]
 8003da6:	e7ca      	b.n	8003d3e <_free_r+0x22>
 8003da8:	bd38      	pop	{r3, r4, r5, pc}
 8003daa:	bf00      	nop
 8003dac:	20000130 	.word	0x20000130

08003db0 <__ssputs_r>:
 8003db0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003db4:	688e      	ldr	r6, [r1, #8]
 8003db6:	461f      	mov	r7, r3
 8003db8:	42be      	cmp	r6, r7
 8003dba:	680b      	ldr	r3, [r1, #0]
 8003dbc:	4682      	mov	sl, r0
 8003dbe:	460c      	mov	r4, r1
 8003dc0:	4690      	mov	r8, r2
 8003dc2:	d82d      	bhi.n	8003e20 <__ssputs_r+0x70>
 8003dc4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8003dc8:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8003dcc:	d026      	beq.n	8003e1c <__ssputs_r+0x6c>
 8003dce:	6965      	ldr	r5, [r4, #20]
 8003dd0:	6909      	ldr	r1, [r1, #16]
 8003dd2:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8003dd6:	eba3 0901 	sub.w	r9, r3, r1
 8003dda:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8003dde:	1c7b      	adds	r3, r7, #1
 8003de0:	444b      	add	r3, r9
 8003de2:	106d      	asrs	r5, r5, #1
 8003de4:	429d      	cmp	r5, r3
 8003de6:	bf38      	it	cc
 8003de8:	461d      	movcc	r5, r3
 8003dea:	0553      	lsls	r3, r2, #21
 8003dec:	d527      	bpl.n	8003e3e <__ssputs_r+0x8e>
 8003dee:	4629      	mov	r1, r5
 8003df0:	f7ff fea2 	bl	8003b38 <_malloc_r>
 8003df4:	4606      	mov	r6, r0
 8003df6:	b360      	cbz	r0, 8003e52 <__ssputs_r+0xa2>
 8003df8:	6921      	ldr	r1, [r4, #16]
 8003dfa:	464a      	mov	r2, r9
 8003dfc:	f000 fad6 	bl	80043ac <memcpy>
 8003e00:	89a3      	ldrh	r3, [r4, #12]
 8003e02:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8003e06:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003e0a:	81a3      	strh	r3, [r4, #12]
 8003e0c:	6126      	str	r6, [r4, #16]
 8003e0e:	6165      	str	r5, [r4, #20]
 8003e10:	444e      	add	r6, r9
 8003e12:	eba5 0509 	sub.w	r5, r5, r9
 8003e16:	6026      	str	r6, [r4, #0]
 8003e18:	60a5      	str	r5, [r4, #8]
 8003e1a:	463e      	mov	r6, r7
 8003e1c:	42be      	cmp	r6, r7
 8003e1e:	d900      	bls.n	8003e22 <__ssputs_r+0x72>
 8003e20:	463e      	mov	r6, r7
 8003e22:	6820      	ldr	r0, [r4, #0]
 8003e24:	4632      	mov	r2, r6
 8003e26:	4641      	mov	r1, r8
 8003e28:	f000 faa6 	bl	8004378 <memmove>
 8003e2c:	68a3      	ldr	r3, [r4, #8]
 8003e2e:	1b9b      	subs	r3, r3, r6
 8003e30:	60a3      	str	r3, [r4, #8]
 8003e32:	6823      	ldr	r3, [r4, #0]
 8003e34:	4433      	add	r3, r6
 8003e36:	6023      	str	r3, [r4, #0]
 8003e38:	2000      	movs	r0, #0
 8003e3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003e3e:	462a      	mov	r2, r5
 8003e40:	f000 fac2 	bl	80043c8 <_realloc_r>
 8003e44:	4606      	mov	r6, r0
 8003e46:	2800      	cmp	r0, #0
 8003e48:	d1e0      	bne.n	8003e0c <__ssputs_r+0x5c>
 8003e4a:	6921      	ldr	r1, [r4, #16]
 8003e4c:	4650      	mov	r0, sl
 8003e4e:	f7ff ff65 	bl	8003d1c <_free_r>
 8003e52:	230c      	movs	r3, #12
 8003e54:	f8ca 3000 	str.w	r3, [sl]
 8003e58:	89a3      	ldrh	r3, [r4, #12]
 8003e5a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003e5e:	81a3      	strh	r3, [r4, #12]
 8003e60:	f04f 30ff 	mov.w	r0, #4294967295
 8003e64:	e7e9      	b.n	8003e3a <__ssputs_r+0x8a>
	...

08003e68 <_svfiprintf_r>:
 8003e68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003e6c:	4698      	mov	r8, r3
 8003e6e:	898b      	ldrh	r3, [r1, #12]
 8003e70:	061b      	lsls	r3, r3, #24
 8003e72:	b09d      	sub	sp, #116	@ 0x74
 8003e74:	4607      	mov	r7, r0
 8003e76:	460d      	mov	r5, r1
 8003e78:	4614      	mov	r4, r2
 8003e7a:	d510      	bpl.n	8003e9e <_svfiprintf_r+0x36>
 8003e7c:	690b      	ldr	r3, [r1, #16]
 8003e7e:	b973      	cbnz	r3, 8003e9e <_svfiprintf_r+0x36>
 8003e80:	2140      	movs	r1, #64	@ 0x40
 8003e82:	f7ff fe59 	bl	8003b38 <_malloc_r>
 8003e86:	6028      	str	r0, [r5, #0]
 8003e88:	6128      	str	r0, [r5, #16]
 8003e8a:	b930      	cbnz	r0, 8003e9a <_svfiprintf_r+0x32>
 8003e8c:	230c      	movs	r3, #12
 8003e8e:	603b      	str	r3, [r7, #0]
 8003e90:	f04f 30ff 	mov.w	r0, #4294967295
 8003e94:	b01d      	add	sp, #116	@ 0x74
 8003e96:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003e9a:	2340      	movs	r3, #64	@ 0x40
 8003e9c:	616b      	str	r3, [r5, #20]
 8003e9e:	2300      	movs	r3, #0
 8003ea0:	9309      	str	r3, [sp, #36]	@ 0x24
 8003ea2:	2320      	movs	r3, #32
 8003ea4:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8003ea8:	f8cd 800c 	str.w	r8, [sp, #12]
 8003eac:	2330      	movs	r3, #48	@ 0x30
 8003eae:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800404c <_svfiprintf_r+0x1e4>
 8003eb2:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8003eb6:	f04f 0901 	mov.w	r9, #1
 8003eba:	4623      	mov	r3, r4
 8003ebc:	469a      	mov	sl, r3
 8003ebe:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003ec2:	b10a      	cbz	r2, 8003ec8 <_svfiprintf_r+0x60>
 8003ec4:	2a25      	cmp	r2, #37	@ 0x25
 8003ec6:	d1f9      	bne.n	8003ebc <_svfiprintf_r+0x54>
 8003ec8:	ebba 0b04 	subs.w	fp, sl, r4
 8003ecc:	d00b      	beq.n	8003ee6 <_svfiprintf_r+0x7e>
 8003ece:	465b      	mov	r3, fp
 8003ed0:	4622      	mov	r2, r4
 8003ed2:	4629      	mov	r1, r5
 8003ed4:	4638      	mov	r0, r7
 8003ed6:	f7ff ff6b 	bl	8003db0 <__ssputs_r>
 8003eda:	3001      	adds	r0, #1
 8003edc:	f000 80a7 	beq.w	800402e <_svfiprintf_r+0x1c6>
 8003ee0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8003ee2:	445a      	add	r2, fp
 8003ee4:	9209      	str	r2, [sp, #36]	@ 0x24
 8003ee6:	f89a 3000 	ldrb.w	r3, [sl]
 8003eea:	2b00      	cmp	r3, #0
 8003eec:	f000 809f 	beq.w	800402e <_svfiprintf_r+0x1c6>
 8003ef0:	2300      	movs	r3, #0
 8003ef2:	f04f 32ff 	mov.w	r2, #4294967295
 8003ef6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003efa:	f10a 0a01 	add.w	sl, sl, #1
 8003efe:	9304      	str	r3, [sp, #16]
 8003f00:	9307      	str	r3, [sp, #28]
 8003f02:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8003f06:	931a      	str	r3, [sp, #104]	@ 0x68
 8003f08:	4654      	mov	r4, sl
 8003f0a:	2205      	movs	r2, #5
 8003f0c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003f10:	484e      	ldr	r0, [pc, #312]	@ (800404c <_svfiprintf_r+0x1e4>)
 8003f12:	f7fc f95d 	bl	80001d0 <memchr>
 8003f16:	9a04      	ldr	r2, [sp, #16]
 8003f18:	b9d8      	cbnz	r0, 8003f52 <_svfiprintf_r+0xea>
 8003f1a:	06d0      	lsls	r0, r2, #27
 8003f1c:	bf44      	itt	mi
 8003f1e:	2320      	movmi	r3, #32
 8003f20:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003f24:	0711      	lsls	r1, r2, #28
 8003f26:	bf44      	itt	mi
 8003f28:	232b      	movmi	r3, #43	@ 0x2b
 8003f2a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003f2e:	f89a 3000 	ldrb.w	r3, [sl]
 8003f32:	2b2a      	cmp	r3, #42	@ 0x2a
 8003f34:	d015      	beq.n	8003f62 <_svfiprintf_r+0xfa>
 8003f36:	9a07      	ldr	r2, [sp, #28]
 8003f38:	4654      	mov	r4, sl
 8003f3a:	2000      	movs	r0, #0
 8003f3c:	f04f 0c0a 	mov.w	ip, #10
 8003f40:	4621      	mov	r1, r4
 8003f42:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003f46:	3b30      	subs	r3, #48	@ 0x30
 8003f48:	2b09      	cmp	r3, #9
 8003f4a:	d94b      	bls.n	8003fe4 <_svfiprintf_r+0x17c>
 8003f4c:	b1b0      	cbz	r0, 8003f7c <_svfiprintf_r+0x114>
 8003f4e:	9207      	str	r2, [sp, #28]
 8003f50:	e014      	b.n	8003f7c <_svfiprintf_r+0x114>
 8003f52:	eba0 0308 	sub.w	r3, r0, r8
 8003f56:	fa09 f303 	lsl.w	r3, r9, r3
 8003f5a:	4313      	orrs	r3, r2
 8003f5c:	9304      	str	r3, [sp, #16]
 8003f5e:	46a2      	mov	sl, r4
 8003f60:	e7d2      	b.n	8003f08 <_svfiprintf_r+0xa0>
 8003f62:	9b03      	ldr	r3, [sp, #12]
 8003f64:	1d19      	adds	r1, r3, #4
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	9103      	str	r1, [sp, #12]
 8003f6a:	2b00      	cmp	r3, #0
 8003f6c:	bfbb      	ittet	lt
 8003f6e:	425b      	neglt	r3, r3
 8003f70:	f042 0202 	orrlt.w	r2, r2, #2
 8003f74:	9307      	strge	r3, [sp, #28]
 8003f76:	9307      	strlt	r3, [sp, #28]
 8003f78:	bfb8      	it	lt
 8003f7a:	9204      	strlt	r2, [sp, #16]
 8003f7c:	7823      	ldrb	r3, [r4, #0]
 8003f7e:	2b2e      	cmp	r3, #46	@ 0x2e
 8003f80:	d10a      	bne.n	8003f98 <_svfiprintf_r+0x130>
 8003f82:	7863      	ldrb	r3, [r4, #1]
 8003f84:	2b2a      	cmp	r3, #42	@ 0x2a
 8003f86:	d132      	bne.n	8003fee <_svfiprintf_r+0x186>
 8003f88:	9b03      	ldr	r3, [sp, #12]
 8003f8a:	1d1a      	adds	r2, r3, #4
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	9203      	str	r2, [sp, #12]
 8003f90:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8003f94:	3402      	adds	r4, #2
 8003f96:	9305      	str	r3, [sp, #20]
 8003f98:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800405c <_svfiprintf_r+0x1f4>
 8003f9c:	7821      	ldrb	r1, [r4, #0]
 8003f9e:	2203      	movs	r2, #3
 8003fa0:	4650      	mov	r0, sl
 8003fa2:	f7fc f915 	bl	80001d0 <memchr>
 8003fa6:	b138      	cbz	r0, 8003fb8 <_svfiprintf_r+0x150>
 8003fa8:	9b04      	ldr	r3, [sp, #16]
 8003faa:	eba0 000a 	sub.w	r0, r0, sl
 8003fae:	2240      	movs	r2, #64	@ 0x40
 8003fb0:	4082      	lsls	r2, r0
 8003fb2:	4313      	orrs	r3, r2
 8003fb4:	3401      	adds	r4, #1
 8003fb6:	9304      	str	r3, [sp, #16]
 8003fb8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003fbc:	4824      	ldr	r0, [pc, #144]	@ (8004050 <_svfiprintf_r+0x1e8>)
 8003fbe:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8003fc2:	2206      	movs	r2, #6
 8003fc4:	f7fc f904 	bl	80001d0 <memchr>
 8003fc8:	2800      	cmp	r0, #0
 8003fca:	d036      	beq.n	800403a <_svfiprintf_r+0x1d2>
 8003fcc:	4b21      	ldr	r3, [pc, #132]	@ (8004054 <_svfiprintf_r+0x1ec>)
 8003fce:	bb1b      	cbnz	r3, 8004018 <_svfiprintf_r+0x1b0>
 8003fd0:	9b03      	ldr	r3, [sp, #12]
 8003fd2:	3307      	adds	r3, #7
 8003fd4:	f023 0307 	bic.w	r3, r3, #7
 8003fd8:	3308      	adds	r3, #8
 8003fda:	9303      	str	r3, [sp, #12]
 8003fdc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003fde:	4433      	add	r3, r6
 8003fe0:	9309      	str	r3, [sp, #36]	@ 0x24
 8003fe2:	e76a      	b.n	8003eba <_svfiprintf_r+0x52>
 8003fe4:	fb0c 3202 	mla	r2, ip, r2, r3
 8003fe8:	460c      	mov	r4, r1
 8003fea:	2001      	movs	r0, #1
 8003fec:	e7a8      	b.n	8003f40 <_svfiprintf_r+0xd8>
 8003fee:	2300      	movs	r3, #0
 8003ff0:	3401      	adds	r4, #1
 8003ff2:	9305      	str	r3, [sp, #20]
 8003ff4:	4619      	mov	r1, r3
 8003ff6:	f04f 0c0a 	mov.w	ip, #10
 8003ffa:	4620      	mov	r0, r4
 8003ffc:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004000:	3a30      	subs	r2, #48	@ 0x30
 8004002:	2a09      	cmp	r2, #9
 8004004:	d903      	bls.n	800400e <_svfiprintf_r+0x1a6>
 8004006:	2b00      	cmp	r3, #0
 8004008:	d0c6      	beq.n	8003f98 <_svfiprintf_r+0x130>
 800400a:	9105      	str	r1, [sp, #20]
 800400c:	e7c4      	b.n	8003f98 <_svfiprintf_r+0x130>
 800400e:	fb0c 2101 	mla	r1, ip, r1, r2
 8004012:	4604      	mov	r4, r0
 8004014:	2301      	movs	r3, #1
 8004016:	e7f0      	b.n	8003ffa <_svfiprintf_r+0x192>
 8004018:	ab03      	add	r3, sp, #12
 800401a:	9300      	str	r3, [sp, #0]
 800401c:	462a      	mov	r2, r5
 800401e:	4b0e      	ldr	r3, [pc, #56]	@ (8004058 <_svfiprintf_r+0x1f0>)
 8004020:	a904      	add	r1, sp, #16
 8004022:	4638      	mov	r0, r7
 8004024:	f3af 8000 	nop.w
 8004028:	1c42      	adds	r2, r0, #1
 800402a:	4606      	mov	r6, r0
 800402c:	d1d6      	bne.n	8003fdc <_svfiprintf_r+0x174>
 800402e:	89ab      	ldrh	r3, [r5, #12]
 8004030:	065b      	lsls	r3, r3, #25
 8004032:	f53f af2d 	bmi.w	8003e90 <_svfiprintf_r+0x28>
 8004036:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8004038:	e72c      	b.n	8003e94 <_svfiprintf_r+0x2c>
 800403a:	ab03      	add	r3, sp, #12
 800403c:	9300      	str	r3, [sp, #0]
 800403e:	462a      	mov	r2, r5
 8004040:	4b05      	ldr	r3, [pc, #20]	@ (8004058 <_svfiprintf_r+0x1f0>)
 8004042:	a904      	add	r1, sp, #16
 8004044:	4638      	mov	r0, r7
 8004046:	f000 f879 	bl	800413c <_printf_i>
 800404a:	e7ed      	b.n	8004028 <_svfiprintf_r+0x1c0>
 800404c:	080044b4 	.word	0x080044b4
 8004050:	080044be 	.word	0x080044be
 8004054:	00000000 	.word	0x00000000
 8004058:	08003db1 	.word	0x08003db1
 800405c:	080044ba 	.word	0x080044ba

08004060 <_printf_common>:
 8004060:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004064:	4616      	mov	r6, r2
 8004066:	4698      	mov	r8, r3
 8004068:	688a      	ldr	r2, [r1, #8]
 800406a:	690b      	ldr	r3, [r1, #16]
 800406c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004070:	4293      	cmp	r3, r2
 8004072:	bfb8      	it	lt
 8004074:	4613      	movlt	r3, r2
 8004076:	6033      	str	r3, [r6, #0]
 8004078:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800407c:	4607      	mov	r7, r0
 800407e:	460c      	mov	r4, r1
 8004080:	b10a      	cbz	r2, 8004086 <_printf_common+0x26>
 8004082:	3301      	adds	r3, #1
 8004084:	6033      	str	r3, [r6, #0]
 8004086:	6823      	ldr	r3, [r4, #0]
 8004088:	0699      	lsls	r1, r3, #26
 800408a:	bf42      	ittt	mi
 800408c:	6833      	ldrmi	r3, [r6, #0]
 800408e:	3302      	addmi	r3, #2
 8004090:	6033      	strmi	r3, [r6, #0]
 8004092:	6825      	ldr	r5, [r4, #0]
 8004094:	f015 0506 	ands.w	r5, r5, #6
 8004098:	d106      	bne.n	80040a8 <_printf_common+0x48>
 800409a:	f104 0a19 	add.w	sl, r4, #25
 800409e:	68e3      	ldr	r3, [r4, #12]
 80040a0:	6832      	ldr	r2, [r6, #0]
 80040a2:	1a9b      	subs	r3, r3, r2
 80040a4:	42ab      	cmp	r3, r5
 80040a6:	dc26      	bgt.n	80040f6 <_printf_common+0x96>
 80040a8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80040ac:	6822      	ldr	r2, [r4, #0]
 80040ae:	3b00      	subs	r3, #0
 80040b0:	bf18      	it	ne
 80040b2:	2301      	movne	r3, #1
 80040b4:	0692      	lsls	r2, r2, #26
 80040b6:	d42b      	bmi.n	8004110 <_printf_common+0xb0>
 80040b8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80040bc:	4641      	mov	r1, r8
 80040be:	4638      	mov	r0, r7
 80040c0:	47c8      	blx	r9
 80040c2:	3001      	adds	r0, #1
 80040c4:	d01e      	beq.n	8004104 <_printf_common+0xa4>
 80040c6:	6823      	ldr	r3, [r4, #0]
 80040c8:	6922      	ldr	r2, [r4, #16]
 80040ca:	f003 0306 	and.w	r3, r3, #6
 80040ce:	2b04      	cmp	r3, #4
 80040d0:	bf02      	ittt	eq
 80040d2:	68e5      	ldreq	r5, [r4, #12]
 80040d4:	6833      	ldreq	r3, [r6, #0]
 80040d6:	1aed      	subeq	r5, r5, r3
 80040d8:	68a3      	ldr	r3, [r4, #8]
 80040da:	bf0c      	ite	eq
 80040dc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80040e0:	2500      	movne	r5, #0
 80040e2:	4293      	cmp	r3, r2
 80040e4:	bfc4      	itt	gt
 80040e6:	1a9b      	subgt	r3, r3, r2
 80040e8:	18ed      	addgt	r5, r5, r3
 80040ea:	2600      	movs	r6, #0
 80040ec:	341a      	adds	r4, #26
 80040ee:	42b5      	cmp	r5, r6
 80040f0:	d11a      	bne.n	8004128 <_printf_common+0xc8>
 80040f2:	2000      	movs	r0, #0
 80040f4:	e008      	b.n	8004108 <_printf_common+0xa8>
 80040f6:	2301      	movs	r3, #1
 80040f8:	4652      	mov	r2, sl
 80040fa:	4641      	mov	r1, r8
 80040fc:	4638      	mov	r0, r7
 80040fe:	47c8      	blx	r9
 8004100:	3001      	adds	r0, #1
 8004102:	d103      	bne.n	800410c <_printf_common+0xac>
 8004104:	f04f 30ff 	mov.w	r0, #4294967295
 8004108:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800410c:	3501      	adds	r5, #1
 800410e:	e7c6      	b.n	800409e <_printf_common+0x3e>
 8004110:	18e1      	adds	r1, r4, r3
 8004112:	1c5a      	adds	r2, r3, #1
 8004114:	2030      	movs	r0, #48	@ 0x30
 8004116:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800411a:	4422      	add	r2, r4
 800411c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8004120:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8004124:	3302      	adds	r3, #2
 8004126:	e7c7      	b.n	80040b8 <_printf_common+0x58>
 8004128:	2301      	movs	r3, #1
 800412a:	4622      	mov	r2, r4
 800412c:	4641      	mov	r1, r8
 800412e:	4638      	mov	r0, r7
 8004130:	47c8      	blx	r9
 8004132:	3001      	adds	r0, #1
 8004134:	d0e6      	beq.n	8004104 <_printf_common+0xa4>
 8004136:	3601      	adds	r6, #1
 8004138:	e7d9      	b.n	80040ee <_printf_common+0x8e>
	...

0800413c <_printf_i>:
 800413c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004140:	7e0f      	ldrb	r7, [r1, #24]
 8004142:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8004144:	2f78      	cmp	r7, #120	@ 0x78
 8004146:	4691      	mov	r9, r2
 8004148:	4680      	mov	r8, r0
 800414a:	460c      	mov	r4, r1
 800414c:	469a      	mov	sl, r3
 800414e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8004152:	d807      	bhi.n	8004164 <_printf_i+0x28>
 8004154:	2f62      	cmp	r7, #98	@ 0x62
 8004156:	d80a      	bhi.n	800416e <_printf_i+0x32>
 8004158:	2f00      	cmp	r7, #0
 800415a:	f000 80d1 	beq.w	8004300 <_printf_i+0x1c4>
 800415e:	2f58      	cmp	r7, #88	@ 0x58
 8004160:	f000 80b8 	beq.w	80042d4 <_printf_i+0x198>
 8004164:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004168:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800416c:	e03a      	b.n	80041e4 <_printf_i+0xa8>
 800416e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8004172:	2b15      	cmp	r3, #21
 8004174:	d8f6      	bhi.n	8004164 <_printf_i+0x28>
 8004176:	a101      	add	r1, pc, #4	@ (adr r1, 800417c <_printf_i+0x40>)
 8004178:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800417c:	080041d5 	.word	0x080041d5
 8004180:	080041e9 	.word	0x080041e9
 8004184:	08004165 	.word	0x08004165
 8004188:	08004165 	.word	0x08004165
 800418c:	08004165 	.word	0x08004165
 8004190:	08004165 	.word	0x08004165
 8004194:	080041e9 	.word	0x080041e9
 8004198:	08004165 	.word	0x08004165
 800419c:	08004165 	.word	0x08004165
 80041a0:	08004165 	.word	0x08004165
 80041a4:	08004165 	.word	0x08004165
 80041a8:	080042e7 	.word	0x080042e7
 80041ac:	08004213 	.word	0x08004213
 80041b0:	080042a1 	.word	0x080042a1
 80041b4:	08004165 	.word	0x08004165
 80041b8:	08004165 	.word	0x08004165
 80041bc:	08004309 	.word	0x08004309
 80041c0:	08004165 	.word	0x08004165
 80041c4:	08004213 	.word	0x08004213
 80041c8:	08004165 	.word	0x08004165
 80041cc:	08004165 	.word	0x08004165
 80041d0:	080042a9 	.word	0x080042a9
 80041d4:	6833      	ldr	r3, [r6, #0]
 80041d6:	1d1a      	adds	r2, r3, #4
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	6032      	str	r2, [r6, #0]
 80041dc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80041e0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80041e4:	2301      	movs	r3, #1
 80041e6:	e09c      	b.n	8004322 <_printf_i+0x1e6>
 80041e8:	6833      	ldr	r3, [r6, #0]
 80041ea:	6820      	ldr	r0, [r4, #0]
 80041ec:	1d19      	adds	r1, r3, #4
 80041ee:	6031      	str	r1, [r6, #0]
 80041f0:	0606      	lsls	r6, r0, #24
 80041f2:	d501      	bpl.n	80041f8 <_printf_i+0xbc>
 80041f4:	681d      	ldr	r5, [r3, #0]
 80041f6:	e003      	b.n	8004200 <_printf_i+0xc4>
 80041f8:	0645      	lsls	r5, r0, #25
 80041fa:	d5fb      	bpl.n	80041f4 <_printf_i+0xb8>
 80041fc:	f9b3 5000 	ldrsh.w	r5, [r3]
 8004200:	2d00      	cmp	r5, #0
 8004202:	da03      	bge.n	800420c <_printf_i+0xd0>
 8004204:	232d      	movs	r3, #45	@ 0x2d
 8004206:	426d      	negs	r5, r5
 8004208:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800420c:	4858      	ldr	r0, [pc, #352]	@ (8004370 <_printf_i+0x234>)
 800420e:	230a      	movs	r3, #10
 8004210:	e011      	b.n	8004236 <_printf_i+0xfa>
 8004212:	6821      	ldr	r1, [r4, #0]
 8004214:	6833      	ldr	r3, [r6, #0]
 8004216:	0608      	lsls	r0, r1, #24
 8004218:	f853 5b04 	ldr.w	r5, [r3], #4
 800421c:	d402      	bmi.n	8004224 <_printf_i+0xe8>
 800421e:	0649      	lsls	r1, r1, #25
 8004220:	bf48      	it	mi
 8004222:	b2ad      	uxthmi	r5, r5
 8004224:	2f6f      	cmp	r7, #111	@ 0x6f
 8004226:	4852      	ldr	r0, [pc, #328]	@ (8004370 <_printf_i+0x234>)
 8004228:	6033      	str	r3, [r6, #0]
 800422a:	bf14      	ite	ne
 800422c:	230a      	movne	r3, #10
 800422e:	2308      	moveq	r3, #8
 8004230:	2100      	movs	r1, #0
 8004232:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8004236:	6866      	ldr	r6, [r4, #4]
 8004238:	60a6      	str	r6, [r4, #8]
 800423a:	2e00      	cmp	r6, #0
 800423c:	db05      	blt.n	800424a <_printf_i+0x10e>
 800423e:	6821      	ldr	r1, [r4, #0]
 8004240:	432e      	orrs	r6, r5
 8004242:	f021 0104 	bic.w	r1, r1, #4
 8004246:	6021      	str	r1, [r4, #0]
 8004248:	d04b      	beq.n	80042e2 <_printf_i+0x1a6>
 800424a:	4616      	mov	r6, r2
 800424c:	fbb5 f1f3 	udiv	r1, r5, r3
 8004250:	fb03 5711 	mls	r7, r3, r1, r5
 8004254:	5dc7      	ldrb	r7, [r0, r7]
 8004256:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800425a:	462f      	mov	r7, r5
 800425c:	42bb      	cmp	r3, r7
 800425e:	460d      	mov	r5, r1
 8004260:	d9f4      	bls.n	800424c <_printf_i+0x110>
 8004262:	2b08      	cmp	r3, #8
 8004264:	d10b      	bne.n	800427e <_printf_i+0x142>
 8004266:	6823      	ldr	r3, [r4, #0]
 8004268:	07df      	lsls	r7, r3, #31
 800426a:	d508      	bpl.n	800427e <_printf_i+0x142>
 800426c:	6923      	ldr	r3, [r4, #16]
 800426e:	6861      	ldr	r1, [r4, #4]
 8004270:	4299      	cmp	r1, r3
 8004272:	bfde      	ittt	le
 8004274:	2330      	movle	r3, #48	@ 0x30
 8004276:	f806 3c01 	strble.w	r3, [r6, #-1]
 800427a:	f106 36ff 	addle.w	r6, r6, #4294967295
 800427e:	1b92      	subs	r2, r2, r6
 8004280:	6122      	str	r2, [r4, #16]
 8004282:	f8cd a000 	str.w	sl, [sp]
 8004286:	464b      	mov	r3, r9
 8004288:	aa03      	add	r2, sp, #12
 800428a:	4621      	mov	r1, r4
 800428c:	4640      	mov	r0, r8
 800428e:	f7ff fee7 	bl	8004060 <_printf_common>
 8004292:	3001      	adds	r0, #1
 8004294:	d14a      	bne.n	800432c <_printf_i+0x1f0>
 8004296:	f04f 30ff 	mov.w	r0, #4294967295
 800429a:	b004      	add	sp, #16
 800429c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80042a0:	6823      	ldr	r3, [r4, #0]
 80042a2:	f043 0320 	orr.w	r3, r3, #32
 80042a6:	6023      	str	r3, [r4, #0]
 80042a8:	4832      	ldr	r0, [pc, #200]	@ (8004374 <_printf_i+0x238>)
 80042aa:	2778      	movs	r7, #120	@ 0x78
 80042ac:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80042b0:	6823      	ldr	r3, [r4, #0]
 80042b2:	6831      	ldr	r1, [r6, #0]
 80042b4:	061f      	lsls	r7, r3, #24
 80042b6:	f851 5b04 	ldr.w	r5, [r1], #4
 80042ba:	d402      	bmi.n	80042c2 <_printf_i+0x186>
 80042bc:	065f      	lsls	r7, r3, #25
 80042be:	bf48      	it	mi
 80042c0:	b2ad      	uxthmi	r5, r5
 80042c2:	6031      	str	r1, [r6, #0]
 80042c4:	07d9      	lsls	r1, r3, #31
 80042c6:	bf44      	itt	mi
 80042c8:	f043 0320 	orrmi.w	r3, r3, #32
 80042cc:	6023      	strmi	r3, [r4, #0]
 80042ce:	b11d      	cbz	r5, 80042d8 <_printf_i+0x19c>
 80042d0:	2310      	movs	r3, #16
 80042d2:	e7ad      	b.n	8004230 <_printf_i+0xf4>
 80042d4:	4826      	ldr	r0, [pc, #152]	@ (8004370 <_printf_i+0x234>)
 80042d6:	e7e9      	b.n	80042ac <_printf_i+0x170>
 80042d8:	6823      	ldr	r3, [r4, #0]
 80042da:	f023 0320 	bic.w	r3, r3, #32
 80042de:	6023      	str	r3, [r4, #0]
 80042e0:	e7f6      	b.n	80042d0 <_printf_i+0x194>
 80042e2:	4616      	mov	r6, r2
 80042e4:	e7bd      	b.n	8004262 <_printf_i+0x126>
 80042e6:	6833      	ldr	r3, [r6, #0]
 80042e8:	6825      	ldr	r5, [r4, #0]
 80042ea:	6961      	ldr	r1, [r4, #20]
 80042ec:	1d18      	adds	r0, r3, #4
 80042ee:	6030      	str	r0, [r6, #0]
 80042f0:	062e      	lsls	r6, r5, #24
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	d501      	bpl.n	80042fa <_printf_i+0x1be>
 80042f6:	6019      	str	r1, [r3, #0]
 80042f8:	e002      	b.n	8004300 <_printf_i+0x1c4>
 80042fa:	0668      	lsls	r0, r5, #25
 80042fc:	d5fb      	bpl.n	80042f6 <_printf_i+0x1ba>
 80042fe:	8019      	strh	r1, [r3, #0]
 8004300:	2300      	movs	r3, #0
 8004302:	6123      	str	r3, [r4, #16]
 8004304:	4616      	mov	r6, r2
 8004306:	e7bc      	b.n	8004282 <_printf_i+0x146>
 8004308:	6833      	ldr	r3, [r6, #0]
 800430a:	1d1a      	adds	r2, r3, #4
 800430c:	6032      	str	r2, [r6, #0]
 800430e:	681e      	ldr	r6, [r3, #0]
 8004310:	6862      	ldr	r2, [r4, #4]
 8004312:	2100      	movs	r1, #0
 8004314:	4630      	mov	r0, r6
 8004316:	f7fb ff5b 	bl	80001d0 <memchr>
 800431a:	b108      	cbz	r0, 8004320 <_printf_i+0x1e4>
 800431c:	1b80      	subs	r0, r0, r6
 800431e:	6060      	str	r0, [r4, #4]
 8004320:	6863      	ldr	r3, [r4, #4]
 8004322:	6123      	str	r3, [r4, #16]
 8004324:	2300      	movs	r3, #0
 8004326:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800432a:	e7aa      	b.n	8004282 <_printf_i+0x146>
 800432c:	6923      	ldr	r3, [r4, #16]
 800432e:	4632      	mov	r2, r6
 8004330:	4649      	mov	r1, r9
 8004332:	4640      	mov	r0, r8
 8004334:	47d0      	blx	sl
 8004336:	3001      	adds	r0, #1
 8004338:	d0ad      	beq.n	8004296 <_printf_i+0x15a>
 800433a:	6823      	ldr	r3, [r4, #0]
 800433c:	079b      	lsls	r3, r3, #30
 800433e:	d413      	bmi.n	8004368 <_printf_i+0x22c>
 8004340:	68e0      	ldr	r0, [r4, #12]
 8004342:	9b03      	ldr	r3, [sp, #12]
 8004344:	4298      	cmp	r0, r3
 8004346:	bfb8      	it	lt
 8004348:	4618      	movlt	r0, r3
 800434a:	e7a6      	b.n	800429a <_printf_i+0x15e>
 800434c:	2301      	movs	r3, #1
 800434e:	4632      	mov	r2, r6
 8004350:	4649      	mov	r1, r9
 8004352:	4640      	mov	r0, r8
 8004354:	47d0      	blx	sl
 8004356:	3001      	adds	r0, #1
 8004358:	d09d      	beq.n	8004296 <_printf_i+0x15a>
 800435a:	3501      	adds	r5, #1
 800435c:	68e3      	ldr	r3, [r4, #12]
 800435e:	9903      	ldr	r1, [sp, #12]
 8004360:	1a5b      	subs	r3, r3, r1
 8004362:	42ab      	cmp	r3, r5
 8004364:	dcf2      	bgt.n	800434c <_printf_i+0x210>
 8004366:	e7eb      	b.n	8004340 <_printf_i+0x204>
 8004368:	2500      	movs	r5, #0
 800436a:	f104 0619 	add.w	r6, r4, #25
 800436e:	e7f5      	b.n	800435c <_printf_i+0x220>
 8004370:	080044c5 	.word	0x080044c5
 8004374:	080044d6 	.word	0x080044d6

08004378 <memmove>:
 8004378:	4288      	cmp	r0, r1
 800437a:	b510      	push	{r4, lr}
 800437c:	eb01 0402 	add.w	r4, r1, r2
 8004380:	d902      	bls.n	8004388 <memmove+0x10>
 8004382:	4284      	cmp	r4, r0
 8004384:	4623      	mov	r3, r4
 8004386:	d807      	bhi.n	8004398 <memmove+0x20>
 8004388:	1e43      	subs	r3, r0, #1
 800438a:	42a1      	cmp	r1, r4
 800438c:	d008      	beq.n	80043a0 <memmove+0x28>
 800438e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004392:	f803 2f01 	strb.w	r2, [r3, #1]!
 8004396:	e7f8      	b.n	800438a <memmove+0x12>
 8004398:	4402      	add	r2, r0
 800439a:	4601      	mov	r1, r0
 800439c:	428a      	cmp	r2, r1
 800439e:	d100      	bne.n	80043a2 <memmove+0x2a>
 80043a0:	bd10      	pop	{r4, pc}
 80043a2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80043a6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80043aa:	e7f7      	b.n	800439c <memmove+0x24>

080043ac <memcpy>:
 80043ac:	440a      	add	r2, r1
 80043ae:	4291      	cmp	r1, r2
 80043b0:	f100 33ff 	add.w	r3, r0, #4294967295
 80043b4:	d100      	bne.n	80043b8 <memcpy+0xc>
 80043b6:	4770      	bx	lr
 80043b8:	b510      	push	{r4, lr}
 80043ba:	f811 4b01 	ldrb.w	r4, [r1], #1
 80043be:	f803 4f01 	strb.w	r4, [r3, #1]!
 80043c2:	4291      	cmp	r1, r2
 80043c4:	d1f9      	bne.n	80043ba <memcpy+0xe>
 80043c6:	bd10      	pop	{r4, pc}

080043c8 <_realloc_r>:
 80043c8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80043cc:	4607      	mov	r7, r0
 80043ce:	4614      	mov	r4, r2
 80043d0:	460d      	mov	r5, r1
 80043d2:	b921      	cbnz	r1, 80043de <_realloc_r+0x16>
 80043d4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80043d8:	4611      	mov	r1, r2
 80043da:	f7ff bbad 	b.w	8003b38 <_malloc_r>
 80043de:	b92a      	cbnz	r2, 80043ec <_realloc_r+0x24>
 80043e0:	f7ff fc9c 	bl	8003d1c <_free_r>
 80043e4:	4625      	mov	r5, r4
 80043e6:	4628      	mov	r0, r5
 80043e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80043ec:	f000 f81a 	bl	8004424 <_malloc_usable_size_r>
 80043f0:	4284      	cmp	r4, r0
 80043f2:	4606      	mov	r6, r0
 80043f4:	d802      	bhi.n	80043fc <_realloc_r+0x34>
 80043f6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80043fa:	d8f4      	bhi.n	80043e6 <_realloc_r+0x1e>
 80043fc:	4621      	mov	r1, r4
 80043fe:	4638      	mov	r0, r7
 8004400:	f7ff fb9a 	bl	8003b38 <_malloc_r>
 8004404:	4680      	mov	r8, r0
 8004406:	b908      	cbnz	r0, 800440c <_realloc_r+0x44>
 8004408:	4645      	mov	r5, r8
 800440a:	e7ec      	b.n	80043e6 <_realloc_r+0x1e>
 800440c:	42b4      	cmp	r4, r6
 800440e:	4622      	mov	r2, r4
 8004410:	4629      	mov	r1, r5
 8004412:	bf28      	it	cs
 8004414:	4632      	movcs	r2, r6
 8004416:	f7ff ffc9 	bl	80043ac <memcpy>
 800441a:	4629      	mov	r1, r5
 800441c:	4638      	mov	r0, r7
 800441e:	f7ff fc7d 	bl	8003d1c <_free_r>
 8004422:	e7f1      	b.n	8004408 <_realloc_r+0x40>

08004424 <_malloc_usable_size_r>:
 8004424:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004428:	1f18      	subs	r0, r3, #4
 800442a:	2b00      	cmp	r3, #0
 800442c:	bfbc      	itt	lt
 800442e:	580b      	ldrlt	r3, [r1, r0]
 8004430:	18c0      	addlt	r0, r0, r3
 8004432:	4770      	bx	lr

08004434 <_init>:
 8004434:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004436:	bf00      	nop
 8004438:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800443a:	bc08      	pop	{r3}
 800443c:	469e      	mov	lr, r3
 800443e:	4770      	bx	lr

08004440 <_fini>:
 8004440:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004442:	bf00      	nop
 8004444:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004446:	bc08      	pop	{r3}
 8004448:	469e      	mov	lr, r3
 800444a:	4770      	bx	lr
