;redcode
;assert 1
	SPL 0, <-2
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SPL 200, 90
	SUB @127, 106
	SUB @127, 106
	SUB 20, @12
	SUB @121, 106
	SUB @121, 106
	SUB @127, 106
	JMP -7, @-20
	SLT 20, @12
	DJN 0, -0
	DJN 0, -0
	ADD <220, 360
	SUB @0, @2
	SLT 20, @12
	SUB 20, @12
	SUB 20, @12
	ADD #270, <1
	ADD #270, <1
	ADD #270, <1
	ADD #270, <1
	MOV -1, <-20
	ADD #270, <1
	MOV @0, @2
	SUB @-127, 100
	CMP @127, 106
	SLT #270, <1
	SLT #270, <1
	ADD @127, 106
	ADD @127, 106
	SUB #0, -21
	SUB @121, 106
	MOV -1, <-20
	MOV -7, <-20
	SUB #0, -21
	ADD #270, <0
	SUB -207, <-120
	CMP #0, 9
	MOV -1, <-20
	SPL 0, <-2
	SPL 0, <-2
	CMP -207, <-120
	MOV -7, <-20
	SUB @121, 106
	SUB @121, 106
	MOV -7, <-20
