<stg><name>compute_Pipeline_VITIS_LOOP_240_20_VITIS_LOOP_241_21</name>


<trans_list>

<trans id="73" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j_16 = alloca i32 1

]]></Node>
<StgValue><ssdm name="j_16"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="12" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten41 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten41"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:3 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_6_1, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:4 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_6_0, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:5 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_2_1, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:6 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_2_0, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:7 %store_ln0 = store i12 0, i12 %indvar_flatten41

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:8 %store_ln0 = store i7 0, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:9 %store_ln0 = store i7 0, i7 %j_16

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:10 %br_ln0 = br void %for.inc230

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
for.inc230:0 %indvar_flatten41_load = load i12 %indvar_flatten41

]]></Node>
<StgValue><ssdm name="indvar_flatten41_load"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc230:1 %icmp_ln240 = icmp_eq  i12 %indvar_flatten41_load, i12 2048

]]></Node>
<StgValue><ssdm name="icmp_ln240"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc230:2 %add_ln240 = add i12 %indvar_flatten41_load, i12 1

]]></Node>
<StgValue><ssdm name="add_ln240"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc230:3 %br_ln240 = br i1 %icmp_ln240, void %for.inc233, void %for.body244.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln240"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln240" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc233:0 %j_16_load = load i7 %j_16

]]></Node>
<StgValue><ssdm name="j_16_load"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln240" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc233:1 %i_load = load i7 %i

]]></Node>
<StgValue><ssdm name="i_load"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln240" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
for.inc233:4 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %j_16_load, i32 6

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln240" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc233:5 %select_ln240 = select i1 %tmp, i7 0, i7 %j_16_load

]]></Node>
<StgValue><ssdm name="select_ln240"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln240" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc233:6 %add_ln240_1 = add i7 %i_load, i7 1

]]></Node>
<StgValue><ssdm name="add_ln240_1"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln240" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc233:7 %select_ln240_1 = select i1 %tmp, i7 %add_ln240_1, i7 %i_load

]]></Node>
<StgValue><ssdm name="select_ln240_1"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln240" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="5" op_0_bw="5" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc233:8 %indvars_iv131_udiv_mid2 = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %select_ln240_1, i32 1, i32 5

]]></Node>
<StgValue><ssdm name="indvars_iv131_udiv_mid2"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln240" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="6" op_0_bw="5">
<![CDATA[
for.inc233:9 %zext_ln240 = zext i5 %indvars_iv131_udiv_mid2

]]></Node>
<StgValue><ssdm name="zext_ln240"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln240" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="7">
<![CDATA[
for.inc233:10 %trunc_ln240 = trunc i7 %select_ln240_1

]]></Node>
<StgValue><ssdm name="trunc_ln240"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln240" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="5" op_0_bw="5" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc233:13 %lshr_ln = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %select_ln240, i32 1, i32 5

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln240" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="11" op_0_bw="11" op_1_bw="5" op_2_bw="6">
<![CDATA[
for.inc233:14 %add_ln6 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i5.i6, i5 %lshr_ln, i6 %zext_ln240

]]></Node>
<StgValue><ssdm name="add_ln6"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln240" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="11">
<![CDATA[
for.inc233:15 %zext_ln245 = zext i11 %add_ln6

]]></Node>
<StgValue><ssdm name="zext_ln245"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln240" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc233:16 %reg_file_2_0_addr = getelementptr i16 %reg_file_2_0, i64 0, i64 %zext_ln245

]]></Node>
<StgValue><ssdm name="reg_file_2_0_addr"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln240" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc233:17 %reg_file_2_1_addr = getelementptr i16 %reg_file_2_1, i64 0, i64 %zext_ln245

]]></Node>
<StgValue><ssdm name="reg_file_2_1_addr"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln240" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="16" op_0_bw="11">
<![CDATA[
for.inc233:18 %reg_file_2_0_load = load i11 %reg_file_2_0_addr

]]></Node>
<StgValue><ssdm name="reg_file_2_0_load"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln240" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="16" op_0_bw="11">
<![CDATA[
for.inc233:19 %reg_file_2_1_load = load i11 %reg_file_2_1_addr

]]></Node>
<StgValue><ssdm name="reg_file_2_1_load"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln240" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="6" op_0_bw="7">
<![CDATA[
for.inc233:21 %trunc_ln245 = trunc i7 %select_ln240_1

]]></Node>
<StgValue><ssdm name="trunc_ln245"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln240" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc233:26 %or_ln245 = or i11 %add_ln6, i11 32

]]></Node>
<StgValue><ssdm name="or_ln245"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln240" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="11">
<![CDATA[
for.inc233:27 %zext_ln245_2 = zext i11 %or_ln245

]]></Node>
<StgValue><ssdm name="zext_ln245_2"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln240" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc233:28 %reg_file_2_0_addr_7 = getelementptr i16 %reg_file_2_0, i64 0, i64 %zext_ln245_2

]]></Node>
<StgValue><ssdm name="reg_file_2_0_addr_7"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln240" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc233:29 %reg_file_2_1_addr_7 = getelementptr i16 %reg_file_2_1, i64 0, i64 %zext_ln245_2

]]></Node>
<StgValue><ssdm name="reg_file_2_1_addr_7"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln240" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="16" op_0_bw="11">
<![CDATA[
for.inc233:30 %reg_file_2_0_load_4 = load i11 %reg_file_2_0_addr_7

]]></Node>
<StgValue><ssdm name="reg_file_2_0_load_4"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln240" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="16" op_0_bw="11">
<![CDATA[
for.inc233:31 %reg_file_2_1_load_4 = load i11 %reg_file_2_1_addr_7

]]></Node>
<StgValue><ssdm name="reg_file_2_1_load_4"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln240" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc233:35 %add_ln241 = add i7 %select_ln240, i7 2

]]></Node>
<StgValue><ssdm name="add_ln241"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln240" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc233:36 %store_ln241 = store i12 %add_ln240, i12 %indvar_flatten41

]]></Node>
<StgValue><ssdm name="store_ln241"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln240" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc233:37 %store_ln241 = store i7 %select_ln240_1, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln241"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln240" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc233:38 %store_ln241 = store i7 %add_ln241, i7 %j_16

]]></Node>
<StgValue><ssdm name="store_ln241"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln240" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0">
<![CDATA[
for.body244.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc233:2 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_240_20_VITIS_LOOP_241_21_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc233:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2048, i64 2048, i64 2048

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc233:11 %specpipeline_ln244 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_17

]]></Node>
<StgValue><ssdm name="specpipeline_ln244"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc233:12 %specloopname_ln132 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4

]]></Node>
<StgValue><ssdm name="specloopname_ln132"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="16" op_0_bw="11">
<![CDATA[
for.inc233:18 %reg_file_2_0_load = load i11 %reg_file_2_0_addr

]]></Node>
<StgValue><ssdm name="reg_file_2_0_load"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="16" op_0_bw="11">
<![CDATA[
for.inc233:19 %reg_file_2_1_load = load i11 %reg_file_2_1_addr

]]></Node>
<StgValue><ssdm name="reg_file_2_1_load"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
for.inc233:20 %tmp_s = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_2_0_load, i16 %reg_file_2_1_load, i1 %trunc_ln240

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="11" op_0_bw="11" op_1_bw="6" op_2_bw="5">
<![CDATA[
for.inc233:22 %add_ln245_1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %trunc_ln245, i5 %lshr_ln

]]></Node>
<StgValue><ssdm name="add_ln245_1"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="11">
<![CDATA[
for.inc233:23 %zext_ln245_1 = zext i11 %add_ln245_1

]]></Node>
<StgValue><ssdm name="zext_ln245_1"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc233:24 %reg_file_6_0_addr = getelementptr i16 %reg_file_6_0, i64 0, i64 %zext_ln245_1

]]></Node>
<StgValue><ssdm name="reg_file_6_0_addr"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
for.inc233:25 %store_ln245 = store i16 %tmp_s, i11 %reg_file_6_0_addr

]]></Node>
<StgValue><ssdm name="store_ln245"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="16" op_0_bw="11">
<![CDATA[
for.inc233:30 %reg_file_2_0_load_4 = load i11 %reg_file_2_0_addr_7

]]></Node>
<StgValue><ssdm name="reg_file_2_0_load_4"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="16" op_0_bw="11">
<![CDATA[
for.inc233:31 %reg_file_2_1_load_4 = load i11 %reg_file_2_1_addr_7

]]></Node>
<StgValue><ssdm name="reg_file_2_1_load_4"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
for.inc233:32 %tmp_67 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_2_0_load_4, i16 %reg_file_2_1_load_4, i1 %trunc_ln240

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc233:33 %reg_file_6_1_addr = getelementptr i16 %reg_file_6_1, i64 0, i64 %zext_ln245_1

]]></Node>
<StgValue><ssdm name="reg_file_6_1_addr"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
for.inc233:34 %store_ln245 = store i16 %tmp_67, i11 %reg_file_6_1_addr

]]></Node>
<StgValue><ssdm name="store_ln245"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0">
<![CDATA[
for.inc233:39 %br_ln241 = br void %for.inc230

]]></Node>
<StgValue><ssdm name="br_ln241"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="74" name="reg_file_6_1" dir="1" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_6_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="75" name="reg_file_6_0" dir="1" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_6_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="76" name="reg_file_2_1" dir="0" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_2_1"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="77" name="reg_file_2_0" dir="0" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_2_0"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="79" from="StgValue_78" to="j_16" fromId="78" toId="5">
</dataflow>
<dataflow id="80" from="StgValue_78" to="i" fromId="78" toId="6">
</dataflow>
<dataflow id="81" from="StgValue_78" to="indvar_flatten41" fromId="78" toId="7">
</dataflow>
<dataflow id="83" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="82" toId="8">
</dataflow>
<dataflow id="84" from="reg_file_6_1" to="specmemcore_ln0" fromId="74" toId="8">
</dataflow>
<dataflow id="86" from="StgValue_85" to="specmemcore_ln0" fromId="85" toId="8">
</dataflow>
<dataflow id="88" from="StgValue_87" to="specmemcore_ln0" fromId="87" toId="8">
</dataflow>
<dataflow id="90" from="StgValue_89" to="specmemcore_ln0" fromId="89" toId="8">
</dataflow>
<dataflow id="91" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="82" toId="9">
</dataflow>
<dataflow id="92" from="reg_file_6_0" to="specmemcore_ln0" fromId="75" toId="9">
</dataflow>
<dataflow id="93" from="StgValue_85" to="specmemcore_ln0" fromId="85" toId="9">
</dataflow>
<dataflow id="94" from="StgValue_87" to="specmemcore_ln0" fromId="87" toId="9">
</dataflow>
<dataflow id="95" from="StgValue_89" to="specmemcore_ln0" fromId="89" toId="9">
</dataflow>
<dataflow id="96" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="82" toId="10">
</dataflow>
<dataflow id="97" from="reg_file_2_1" to="specmemcore_ln0" fromId="76" toId="10">
</dataflow>
<dataflow id="98" from="StgValue_85" to="specmemcore_ln0" fromId="85" toId="10">
</dataflow>
<dataflow id="99" from="StgValue_87" to="specmemcore_ln0" fromId="87" toId="10">
</dataflow>
<dataflow id="100" from="StgValue_89" to="specmemcore_ln0" fromId="89" toId="10">
</dataflow>
<dataflow id="101" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="82" toId="11">
</dataflow>
<dataflow id="102" from="reg_file_2_0" to="specmemcore_ln0" fromId="77" toId="11">
</dataflow>
<dataflow id="103" from="StgValue_85" to="specmemcore_ln0" fromId="85" toId="11">
</dataflow>
<dataflow id="104" from="StgValue_87" to="specmemcore_ln0" fromId="87" toId="11">
</dataflow>
<dataflow id="105" from="StgValue_89" to="specmemcore_ln0" fromId="89" toId="11">
</dataflow>
<dataflow id="107" from="StgValue_106" to="store_ln0" fromId="106" toId="12">
</dataflow>
<dataflow id="108" from="indvar_flatten41" to="store_ln0" fromId="7" toId="12">
</dataflow>
<dataflow id="110" from="StgValue_109" to="store_ln0" fromId="109" toId="13">
</dataflow>
<dataflow id="111" from="i" to="store_ln0" fromId="6" toId="13">
</dataflow>
<dataflow id="112" from="StgValue_109" to="store_ln0" fromId="109" toId="14">
</dataflow>
<dataflow id="113" from="j_16" to="store_ln0" fromId="5" toId="14">
</dataflow>
<dataflow id="114" from="indvar_flatten41" to="indvar_flatten41_load" fromId="7" toId="16">
</dataflow>
<dataflow id="115" from="indvar_flatten41_load" to="icmp_ln240" fromId="16" toId="17">
</dataflow>
<dataflow id="117" from="StgValue_116" to="icmp_ln240" fromId="116" toId="17">
</dataflow>
<dataflow id="118" from="indvar_flatten41_load" to="add_ln240" fromId="16" toId="18">
</dataflow>
<dataflow id="120" from="StgValue_119" to="add_ln240" fromId="119" toId="18">
</dataflow>
<dataflow id="121" from="icmp_ln240" to="br_ln240" fromId="17" toId="19">
</dataflow>
<dataflow id="122" from="j_16" to="j_16_load" fromId="5" toId="20">
</dataflow>
<dataflow id="123" from="i" to="i_load" fromId="6" toId="21">
</dataflow>
<dataflow id="125" from="_ssdm_op_BitSelect.i1.i7.i32" to="tmp" fromId="124" toId="22">
</dataflow>
<dataflow id="126" from="j_16_load" to="tmp" fromId="20" toId="22">
</dataflow>
<dataflow id="128" from="StgValue_127" to="tmp" fromId="127" toId="22">
</dataflow>
<dataflow id="129" from="tmp" to="select_ln240" fromId="22" toId="23">
</dataflow>
<dataflow id="130" from="StgValue_109" to="select_ln240" fromId="109" toId="23">
</dataflow>
<dataflow id="131" from="j_16_load" to="select_ln240" fromId="20" toId="23">
</dataflow>
<dataflow id="132" from="i_load" to="add_ln240_1" fromId="21" toId="24">
</dataflow>
<dataflow id="134" from="StgValue_133" to="add_ln240_1" fromId="133" toId="24">
</dataflow>
<dataflow id="135" from="tmp" to="select_ln240_1" fromId="22" toId="25">
</dataflow>
<dataflow id="136" from="add_ln240_1" to="select_ln240_1" fromId="24" toId="25">
</dataflow>
<dataflow id="137" from="i_load" to="select_ln240_1" fromId="21" toId="25">
</dataflow>
<dataflow id="139" from="_ssdm_op_PartSelect.i5.i7.i32.i32" to="indvars_iv131_udiv_mid2" fromId="138" toId="26">
</dataflow>
<dataflow id="140" from="select_ln240_1" to="indvars_iv131_udiv_mid2" fromId="25" toId="26">
</dataflow>
<dataflow id="141" from="StgValue_78" to="indvars_iv131_udiv_mid2" fromId="78" toId="26">
</dataflow>
<dataflow id="143" from="StgValue_142" to="indvars_iv131_udiv_mid2" fromId="142" toId="26">
</dataflow>
<dataflow id="144" from="indvars_iv131_udiv_mid2" to="zext_ln240" fromId="26" toId="27">
</dataflow>
<dataflow id="145" from="select_ln240_1" to="trunc_ln240" fromId="25" toId="28">
</dataflow>
<dataflow id="146" from="_ssdm_op_PartSelect.i5.i7.i32.i32" to="lshr_ln" fromId="138" toId="29">
</dataflow>
<dataflow id="147" from="select_ln240" to="lshr_ln" fromId="23" toId="29">
</dataflow>
<dataflow id="148" from="StgValue_78" to="lshr_ln" fromId="78" toId="29">
</dataflow>
<dataflow id="149" from="StgValue_142" to="lshr_ln" fromId="142" toId="29">
</dataflow>
<dataflow id="151" from="_ssdm_op_BitConcatenate.i11.i5.i6" to="add_ln6" fromId="150" toId="30">
</dataflow>
<dataflow id="152" from="lshr_ln" to="add_ln6" fromId="29" toId="30">
</dataflow>
<dataflow id="153" from="zext_ln240" to="add_ln6" fromId="27" toId="30">
</dataflow>
<dataflow id="154" from="add_ln6" to="zext_ln245" fromId="30" toId="31">
</dataflow>
<dataflow id="155" from="reg_file_2_0" to="reg_file_2_0_addr" fromId="77" toId="32">
</dataflow>
<dataflow id="157" from="StgValue_156" to="reg_file_2_0_addr" fromId="156" toId="32">
</dataflow>
<dataflow id="158" from="zext_ln245" to="reg_file_2_0_addr" fromId="31" toId="32">
</dataflow>
<dataflow id="159" from="reg_file_2_1" to="reg_file_2_1_addr" fromId="76" toId="33">
</dataflow>
<dataflow id="160" from="StgValue_156" to="reg_file_2_1_addr" fromId="156" toId="33">
</dataflow>
<dataflow id="161" from="zext_ln245" to="reg_file_2_1_addr" fromId="31" toId="33">
</dataflow>
<dataflow id="162" from="reg_file_2_0_addr" to="reg_file_2_0_load" fromId="32" toId="34">
</dataflow>
<dataflow id="163" from="reg_file_2_1_addr" to="reg_file_2_1_load" fromId="33" toId="35">
</dataflow>
<dataflow id="164" from="select_ln240_1" to="trunc_ln245" fromId="25" toId="36">
</dataflow>
<dataflow id="165" from="add_ln6" to="or_ln245" fromId="30" toId="37">
</dataflow>
<dataflow id="167" from="StgValue_166" to="or_ln245" fromId="166" toId="37">
</dataflow>
<dataflow id="168" from="or_ln245" to="zext_ln245_2" fromId="37" toId="38">
</dataflow>
<dataflow id="169" from="reg_file_2_0" to="reg_file_2_0_addr_7" fromId="77" toId="39">
</dataflow>
<dataflow id="170" from="StgValue_156" to="reg_file_2_0_addr_7" fromId="156" toId="39">
</dataflow>
<dataflow id="171" from="zext_ln245_2" to="reg_file_2_0_addr_7" fromId="38" toId="39">
</dataflow>
<dataflow id="172" from="reg_file_2_1" to="reg_file_2_1_addr_7" fromId="76" toId="40">
</dataflow>
<dataflow id="173" from="StgValue_156" to="reg_file_2_1_addr_7" fromId="156" toId="40">
</dataflow>
<dataflow id="174" from="zext_ln245_2" to="reg_file_2_1_addr_7" fromId="38" toId="40">
</dataflow>
<dataflow id="175" from="reg_file_2_0_addr_7" to="reg_file_2_0_load_4" fromId="39" toId="41">
</dataflow>
<dataflow id="176" from="reg_file_2_1_addr_7" to="reg_file_2_1_load_4" fromId="40" toId="42">
</dataflow>
<dataflow id="177" from="select_ln240" to="add_ln241" fromId="23" toId="43">
</dataflow>
<dataflow id="179" from="StgValue_178" to="add_ln241" fromId="178" toId="43">
</dataflow>
<dataflow id="180" from="add_ln240" to="store_ln241" fromId="18" toId="44">
</dataflow>
<dataflow id="181" from="indvar_flatten41" to="store_ln241" fromId="7" toId="44">
</dataflow>
<dataflow id="182" from="select_ln240_1" to="store_ln241" fromId="25" toId="45">
</dataflow>
<dataflow id="183" from="i" to="store_ln241" fromId="6" toId="45">
</dataflow>
<dataflow id="184" from="add_ln241" to="store_ln241" fromId="43" toId="46">
</dataflow>
<dataflow id="185" from="j_16" to="store_ln241" fromId="5" toId="46">
</dataflow>
<dataflow id="187" from="_ssdm_op_SpecLoopName" to="specloopname_ln0" fromId="186" toId="47">
</dataflow>
<dataflow id="189" from="VITIS_LOOP_240_20_VITIS_LOOP_241_21_str" to="specloopname_ln0" fromId="188" toId="47">
</dataflow>
<dataflow id="191" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="190" toId="48">
</dataflow>
<dataflow id="193" from="StgValue_192" to="empty" fromId="192" toId="48">
</dataflow>
<dataflow id="194" from="StgValue_192" to="empty" fromId="192" toId="48">
</dataflow>
<dataflow id="195" from="StgValue_192" to="empty" fromId="192" toId="48">
</dataflow>
<dataflow id="197" from="_ssdm_op_SpecPipeline" to="specpipeline_ln244" fromId="196" toId="49">
</dataflow>
<dataflow id="198" from="StgValue_78" to="specpipeline_ln244" fromId="78" toId="49">
</dataflow>
<dataflow id="200" from="StgValue_199" to="specpipeline_ln244" fromId="199" toId="49">
</dataflow>
<dataflow id="201" from="StgValue_199" to="specpipeline_ln244" fromId="199" toId="49">
</dataflow>
<dataflow id="202" from="StgValue_199" to="specpipeline_ln244" fromId="199" toId="49">
</dataflow>
<dataflow id="204" from="empty_17" to="specpipeline_ln244" fromId="203" toId="49">
</dataflow>
<dataflow id="205" from="_ssdm_op_SpecLoopName" to="specloopname_ln132" fromId="186" toId="50">
</dataflow>
<dataflow id="207" from="empty_4" to="specloopname_ln132" fromId="206" toId="50">
</dataflow>
<dataflow id="208" from="reg_file_2_0_addr" to="reg_file_2_0_load" fromId="32" toId="51">
</dataflow>
<dataflow id="209" from="reg_file_2_1_addr" to="reg_file_2_1_load" fromId="33" toId="52">
</dataflow>
<dataflow id="211" from="_ssdm_op_Mux.ap_auto.2f16.i1" to="tmp_s" fromId="210" toId="53">
</dataflow>
<dataflow id="212" from="reg_file_2_0_load" to="tmp_s" fromId="51" toId="53">
</dataflow>
<dataflow id="213" from="reg_file_2_1_load" to="tmp_s" fromId="52" toId="53">
</dataflow>
<dataflow id="214" from="trunc_ln240" to="tmp_s" fromId="28" toId="53">
</dataflow>
<dataflow id="216" from="_ssdm_op_BitConcatenate.i11.i6.i5" to="add_ln245_1" fromId="215" toId="54">
</dataflow>
<dataflow id="217" from="trunc_ln245" to="add_ln245_1" fromId="36" toId="54">
</dataflow>
<dataflow id="218" from="lshr_ln" to="add_ln245_1" fromId="29" toId="54">
</dataflow>
<dataflow id="219" from="add_ln245_1" to="zext_ln245_1" fromId="54" toId="55">
</dataflow>
<dataflow id="220" from="reg_file_6_0" to="reg_file_6_0_addr" fromId="75" toId="56">
</dataflow>
<dataflow id="221" from="StgValue_156" to="reg_file_6_0_addr" fromId="156" toId="56">
</dataflow>
<dataflow id="222" from="zext_ln245_1" to="reg_file_6_0_addr" fromId="55" toId="56">
</dataflow>
<dataflow id="223" from="tmp_s" to="store_ln245" fromId="53" toId="57">
</dataflow>
<dataflow id="224" from="reg_file_6_0_addr" to="store_ln245" fromId="56" toId="57">
</dataflow>
<dataflow id="225" from="reg_file_2_0_addr_7" to="reg_file_2_0_load_4" fromId="39" toId="58">
</dataflow>
<dataflow id="226" from="reg_file_2_1_addr_7" to="reg_file_2_1_load_4" fromId="40" toId="59">
</dataflow>
<dataflow id="227" from="_ssdm_op_Mux.ap_auto.2f16.i1" to="tmp_67" fromId="210" toId="60">
</dataflow>
<dataflow id="228" from="reg_file_2_0_load_4" to="tmp_67" fromId="58" toId="60">
</dataflow>
<dataflow id="229" from="reg_file_2_1_load_4" to="tmp_67" fromId="59" toId="60">
</dataflow>
<dataflow id="230" from="trunc_ln240" to="tmp_67" fromId="28" toId="60">
</dataflow>
<dataflow id="231" from="reg_file_6_1" to="reg_file_6_1_addr" fromId="74" toId="61">
</dataflow>
<dataflow id="232" from="StgValue_156" to="reg_file_6_1_addr" fromId="156" toId="61">
</dataflow>
<dataflow id="233" from="zext_ln245_1" to="reg_file_6_1_addr" fromId="55" toId="61">
</dataflow>
<dataflow id="234" from="tmp_67" to="store_ln245" fromId="60" toId="62">
</dataflow>
<dataflow id="235" from="reg_file_6_1_addr" to="store_ln245" fromId="61" toId="62">
</dataflow>
<dataflow id="236" from="icmp_ln240" to="StgValue_2" fromId="17" toId="2">
</dataflow>
</dataflows>


</stg>
