{
 "Files" : [
  {
   "Path" : "D:/Nano4KProjects/nano4k_hdmi_tx/FPGADesign/nano4k_hdmi_tx/src/encoder_serializer.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/Nano4KProjects/nano4k_hdmi_tx/FPGADesign/nano4k_hdmi_tx/src/num_of_ones.v",
   "Type" : "verilog"
  }
 ],
 "IncludePath" : [

 ],
 "LoopLimit" : 2000,
 "ResultFile" : "D:/Nano4KProjects/nano4k_hdmi_tx/FPGADesign/nano4k_hdmi_tx/impl/temp/rtl_parser.result",
 "Top" : "encoder_serializer",
 "VerilogStd" : "verilog_2001",
 "VhdlStd" : "vhdl_93"
}