
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000107                       # Number of seconds simulated
sim_ticks                                   106933000                       # Number of ticks simulated
final_tick                                  106933000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 167596                       # Simulator instruction rate (inst/s)
host_op_rate                                   170779                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               14075714                       # Simulator tick rate (ticks/s)
host_mem_usage                                 717132                       # Number of bytes of host memory used
host_seconds                                     7.60                       # Real time elapsed on the host
sim_insts                                     1273219                       # Number of instructions simulated
sim_ops                                       1297401                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu00.inst         36160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu00.data         61440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu01.inst          3072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu01.data          1152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu02.inst          3008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu02.data          1152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu03.inst          3008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu03.data          1216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu04.inst          3072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu04.data          1152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu05.inst          3072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu05.data          1216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu06.inst          2816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu06.data          1216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu07.inst          3008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu07.data          1536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu08.inst          3200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu08.data          1600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu09.inst          3264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu09.data          1472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu10.inst          3264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu10.data          1344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu11.inst          3264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu11.data          1408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu12.inst          3264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu12.data          1408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu13.inst          3328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu13.data          1408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu14.inst          3264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu14.data          1216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu15.inst          3328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu15.data          1344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             164672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu00.inst        36160                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu01.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu02.inst         3008                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu03.inst         3008                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu04.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu05.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu06.inst         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu07.inst         3008                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu08.inst         3200                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu09.inst         3264                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu10.inst         3264                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu11.inst         3264                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu12.inst         3264                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu13.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu14.inst         3264                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu15.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         83392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks         6272                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total            6272                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu00.inst            565                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu00.data            960                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu01.inst             48                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu01.data             18                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu02.inst             47                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu02.data             18                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu03.inst             47                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu03.data             19                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu04.inst             48                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu04.data             18                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu05.inst             48                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu05.data             19                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu06.inst             44                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu06.data             19                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu07.inst             47                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu07.data             24                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu08.inst             50                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu08.data             25                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu09.inst             51                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu09.data             23                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu10.inst             51                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu10.data             21                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu11.inst             51                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu11.data             22                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu12.inst             51                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu12.data             22                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu13.inst             52                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu13.data             22                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu14.inst             51                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu14.data             19                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu15.inst             52                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu15.data             21                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                2573                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks            98                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                 98                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu00.inst        338155668                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu00.data        574565382                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu01.inst         28728269                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu01.data         10773101                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu02.inst         28129763                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu02.data         10773101                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu03.inst         28129763                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu03.data         11371607                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu04.inst         28728269                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu04.data         10773101                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu05.inst         28728269                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu05.data         11371607                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu06.inst         26334247                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu06.data         11371607                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu07.inst         28129763                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu07.data         14364135                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu08.inst         29925280                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu08.data         14962640                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu09.inst         30523786                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu09.data         13765629                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu10.inst         30523786                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu10.data         12568618                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu11.inst         30523786                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu11.data         13167123                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu12.inst         30523786                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu12.data         13167123                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu13.inst         31122292                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu13.data         13167123                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu14.inst         30523786                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu14.data         11371607                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu15.inst         31122292                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu15.data         12568618                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1539954925                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu00.inst    338155668                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu01.inst     28728269                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu02.inst     28129763                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu03.inst     28129763                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu04.inst     28728269                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu05.inst     28728269                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu06.inst     26334247                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu07.inst     28129763                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu08.inst     29925280                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu09.inst     30523786                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu10.inst     30523786                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu11.inst     30523786                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu12.inst     30523786                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu13.inst     31122292                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu14.inst     30523786                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu15.inst     31122292                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        779852805                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        58653549                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             58653549                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        58653549                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu00.inst       338155668                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu00.data       574565382                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu01.inst        28728269                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu01.data        10773101                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu02.inst        28129763                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu02.data        10773101                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu03.inst        28129763                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu03.data        11371607                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu04.inst        28728269                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu04.data        10773101                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu05.inst        28728269                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu05.data        11371607                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu06.inst        26334247                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu06.data        11371607                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu07.inst        28129763                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu07.data        14364135                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu08.inst        29925280                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu08.data        14962640                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu09.inst        30523786                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu09.data        13765629                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu10.inst        30523786                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu10.data        12568618                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu11.inst        30523786                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu11.data        13167123                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu12.inst        30523786                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu12.data        13167123                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu13.inst        31122292                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu13.data        13167123                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu14.inst        30523786                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu14.data        11371607                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu15.inst        31122292                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu15.data        12568618                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1598608474                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        2574                       # Number of read requests accepted
system.mem_ctrls.writeReqs                         98                       # Number of write requests accepted
system.mem_ctrls.readBursts                      2574                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                       98                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 160448                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    4288                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                    4224                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  164736                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 6272                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     67                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     2                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            2                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               264                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               581                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               283                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               307                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               204                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               214                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               263                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               167                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                29                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 8                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               13                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                8                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               33                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               10                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              123                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                20                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                13                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               27                       # Per bank write bursts
system.mem_ctrls.numRdRetry                        46                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                     106914000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  2574                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                   98                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1169                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     271                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     113                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      71                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      55                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      69                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      80                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      94                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      72                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      59                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     63                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     52                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     38                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     19                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                     11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                     17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                     12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                     12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                     16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                     20                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                     10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                     21                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                     24                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                     12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                     61                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          441                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    369.487528                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   197.726873                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   387.755265                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          185     41.95%     41.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           73     16.55%     58.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           31      7.03%     65.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           24      5.44%     70.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           10      2.27%     73.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            9      2.04%     75.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            8      1.81%     77.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            8      1.81%     78.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           93     21.09%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          441                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples            4                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     377.250000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    151.256185                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    570.549078                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63              1     25.00%     25.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127            1     25.00%     50.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191            1     25.00%     75.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1216-1279            1     25.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             4                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            4                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.500000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.478137                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev             1                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                3     75.00%     75.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                1     25.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             4                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                     86378000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               133384250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   12535000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     34454.73                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                53204.73                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      1500.45                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        39.50                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1540.55                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     58.65                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        12.03                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    11.72                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.31                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       2.15                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      13.50                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     2071                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                      56                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 82.61                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                58.33                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      40012.72                       # Average gap between requests
system.mem_ctrls.pageHitRate                    81.71                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  2993760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  1633500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                16988400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                 252720                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy              6611280                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             68510295                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy               810000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy               97799955                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            963.439570                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE       838750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF       3380000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      97306000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                   302400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   165000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 1731600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                 174960                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy              6611280                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             38615220                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             27007500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy               74607960                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            735.289231                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE     45122000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF       3380000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      53409000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu00.branchPred.lookups                 18065                       # Number of BP lookups
system.cpu00.branchPred.condPredicted           15692                       # Number of conditional branches predicted
system.cpu00.branchPred.condIncorrect            1434                       # Number of conditional branches incorrect
system.cpu00.branchPred.BTBLookups              12314                       # Number of BTB lookups
system.cpu00.branchPred.BTBHits                 11547                       # Number of BTB hits
system.cpu00.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu00.branchPred.BTBHitPct           93.771317                       # BTB Hit Percentage
system.cpu00.branchPred.usedRAS                   817                       # Number of times the RAS was used to get a target.
system.cpu00.branchPred.RASInCorrect                6                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu00.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu00.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu00.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu00.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu00.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu00.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu00.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu00.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu00.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu00.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu00.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu00.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu00.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu00.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu00.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu00.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu00.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu00.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu00.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu00.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu00.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu00.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.inst_hits                          0                       # ITB inst hits
system.cpu00.dtb.inst_misses                        0                       # ITB inst misses
system.cpu00.dtb.read_hits                          0                       # DTB read hits
system.cpu00.dtb.read_misses                        0                       # DTB read misses
system.cpu00.dtb.write_hits                         0                       # DTB write hits
system.cpu00.dtb.write_misses                       0                       # DTB write misses
system.cpu00.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu00.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu00.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu00.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu00.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu00.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu00.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu00.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu00.dtb.read_accesses                      0                       # DTB read accesses
system.cpu00.dtb.write_accesses                     0                       # DTB write accesses
system.cpu00.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu00.dtb.hits                               0                       # DTB hits
system.cpu00.dtb.misses                             0                       # DTB misses
system.cpu00.dtb.accesses                           0                       # DTB accesses
system.cpu00.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu00.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu00.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu00.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu00.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu00.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu00.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu00.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu00.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu00.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu00.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu00.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu00.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu00.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu00.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu00.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu00.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu00.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu00.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu00.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu00.itb.walker.walks                       0                       # Table walker walks requested
system.cpu00.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.inst_hits                          0                       # ITB inst hits
system.cpu00.itb.inst_misses                        0                       # ITB inst misses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu00.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu00.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu00.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu00.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu00.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu00.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu00.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu00.itb.hits                               0                       # DTB hits
system.cpu00.itb.misses                             0                       # DTB misses
system.cpu00.itb.accesses                           0                       # DTB accesses
system.cpu00.workload.num_syscalls                318                       # Number of system calls
system.cpu00.numCycles                         213867                       # number of cpu cycles simulated
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.fetch.icacheStallCycles            14676                       # Number of cycles fetch is stalled on an Icache miss
system.cpu00.fetch.Insts                       162583                       # Number of instructions fetch has processed
system.cpu00.fetch.Branches                     18065                       # Number of branches that fetch encountered
system.cpu00.fetch.predictedBranches            12364                       # Number of branches that fetch has predicted taken
system.cpu00.fetch.Cycles                      160309                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu00.fetch.SquashCycles                  2986                       # Number of cycles fetch has spent squashing
system.cpu00.fetch.MiscStallCycles                301                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu00.fetch.PendingTrapStallCycles          108                       # Number of stall cycles due to pending traps
system.cpu00.fetch.IcacheWaitRetryStallCycles          418                       # Number of stall cycles due to full MSHR
system.cpu00.fetch.CacheLines                   47581                       # Number of cache lines fetched
system.cpu00.fetch.IcacheSquashes                 336                       # Number of outstanding Icache misses that were squashed
system.cpu00.fetch.rateDist::samples           177305                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::mean            1.018161                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::stdev           1.265466                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::0                  94613     53.36%     53.36% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::1                  30633     17.28%     70.64% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::2                   6285      3.54%     74.18% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::3                  45774     25.82%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::total             177305                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.branchRate                0.084468                       # Number of branch fetches per cycle
system.cpu00.fetch.rate                      0.760206                       # Number of inst fetches per cycle
system.cpu00.decode.IdleCycles                  14775                       # Number of cycles decode is idle
system.cpu00.decode.BlockedCycles               84698                       # Number of cycles decode is blocked
system.cpu00.decode.RunCycles                   73521                       # Number of cycles decode is running
system.cpu00.decode.UnblockCycles                3116                       # Number of cycles decode is unblocking
system.cpu00.decode.SquashCycles                 1195                       # Number of cycles decode is squashing
system.cpu00.decode.BranchResolved                938                       # Number of times decode resolved a branch
system.cpu00.decode.BranchMispred                 320                       # Number of times decode detected a branch misprediction
system.cpu00.decode.DecodedInsts               168572                       # Number of instructions handled by decode
system.cpu00.decode.SquashedInsts                5072                       # Number of squashed instructions handled by decode
system.cpu00.rename.SquashCycles                 1195                       # Number of cycles rename is squashing
system.cpu00.rename.IdleCycles                  19812                       # Number of cycles rename is idle
system.cpu00.rename.BlockCycles                  5969                       # Number of cycles rename is blocking
system.cpu00.rename.serializeStallCycles        10244                       # count of cycles rename stalled for serializing inst
system.cpu00.rename.RunCycles                   71551                       # Number of cycles rename is running
system.cpu00.rename.UnblockCycles               68534                       # Number of cycles rename is unblocking
system.cpu00.rename.RenamedInsts               164249                       # Number of instructions processed by rename
system.cpu00.rename.SquashedInsts                1898                       # Number of squashed instructions processed by rename
system.cpu00.rename.ROBFullEvents                 103                       # Number of times rename has blocked due to ROB full
system.cpu00.rename.IQFullEvents                   10                       # Number of times rename has blocked due to IQ full
system.cpu00.rename.LQFullEvents                    1                       # Number of times rename has blocked due to LQ full
system.cpu00.rename.SQFullEvents                67107                       # Number of times rename has blocked due to SQ full
system.cpu00.rename.RenamedOperands            194657                       # Number of destination operands rename has renamed
system.cpu00.rename.RenameLookups              815369                       # Number of register rename lookups that rename has made
system.cpu00.rename.int_rename_lookups         257702                       # Number of integer rename lookups
system.cpu00.rename.fp_rename_lookups              22                       # Number of floating rename lookups
system.cpu00.rename.CommittedMaps              182002                       # Number of HB maps that are committed
system.cpu00.rename.UndoneMaps                  12622                       # Number of HB maps that are undone due to squashing
system.cpu00.rename.serializingInsts              121                       # count of serializing insts renamed
system.cpu00.rename.tempSerializingInsts          118                       # count of temporary serializing insts renamed
system.cpu00.rename.skidInsts                    6835                       # count of insts added to the skid buffer
system.cpu00.memDep0.insertedLoads              25904                       # Number of loads inserted to the mem dependence unit.
system.cpu00.memDep0.insertedStores             21738                       # Number of stores inserted to the mem dependence unit.
system.cpu00.memDep0.conflictingLoads             229                       # Number of conflicting loads.
system.cpu00.memDep0.conflictingStores            123                       # Number of conflicting stores.
system.cpu00.iq.iqInstsAdded                   162185                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu00.iq.iqNonSpecInstsAdded               245                       # Number of non-speculative instructions added to the IQ
system.cpu00.iq.iqInstsIssued                  158919                       # Number of instructions issued
system.cpu00.iq.iqSquashedInstsIssued             518                       # Number of squashed instructions issued
system.cpu00.iq.iqSquashedInstsExamined          9884                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu00.iq.iqSquashedOperandsExamined        24501                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu00.iq.iqSquashedNonSpecRemoved           45                       # Number of squashed non-spec instructions that were removed
system.cpu00.iq.issued_per_cycle::samples       177305                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::mean       0.896303                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::stdev      1.210593                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::0            104445     58.91%     58.91% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::1             20212     11.40%     70.31% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::2             21447     12.10%     82.40% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::3             28994     16.35%     98.76% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::4              2204      1.24%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::5                 3      0.00%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::6                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::7                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::8                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::total        177305                       # Number of insts issued each cycle
system.cpu00.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntAlu                  3647     15.19%     15.19% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntMult                  235      0.98%     16.17% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntDiv                     0      0.00%     16.17% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatAdd                   0      0.00%     16.17% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatCmp                   0      0.00%     16.17% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatCvt                   0      0.00%     16.17% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatMult                  0      0.00%     16.17% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatDiv                   0      0.00%     16.17% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatSqrt                  0      0.00%     16.17% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAdd                    0      0.00%     16.17% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAddAcc                 0      0.00%     16.17% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAlu                    0      0.00%     16.17% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdCmp                    0      0.00%     16.17% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdCvt                    0      0.00%     16.17% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMisc                   0      0.00%     16.17% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMult                   0      0.00%     16.17% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMultAcc                0      0.00%     16.17% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShift                  0      0.00%     16.17% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShiftAcc               0      0.00%     16.17% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdSqrt                   0      0.00%     16.17% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatAdd               0      0.00%     16.17% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatAlu               0      0.00%     16.17% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatCmp               0      0.00%     16.17% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatCvt               0      0.00%     16.17% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatDiv               0      0.00%     16.17% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMisc              0      0.00%     16.17% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMult              0      0.00%     16.17% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMultAcc            0      0.00%     16.17% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatSqrt              0      0.00%     16.17% # attempts to use FU when none available
system.cpu00.iq.fu_full::MemRead                11402     47.50%     63.67% # attempts to use FU when none available
system.cpu00.iq.fu_full::MemWrite                8720     36.33%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu00.iq.FU_type_0::IntAlu               94532     59.48%     59.48% # Type of FU issued
system.cpu00.iq.FU_type_0::IntMult              17723     11.15%     70.64% # Type of FU issued
system.cpu00.iq.FU_type_0::IntDiv                   0      0.00%     70.64% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatAdd                 0      0.00%     70.64% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatCmp                 0      0.00%     70.64% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatCvt                 0      0.00%     70.64% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatMult                0      0.00%     70.64% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatDiv                 0      0.00%     70.64% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatSqrt                0      0.00%     70.64% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAdd                  0      0.00%     70.64% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAddAcc               0      0.00%     70.64% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAlu                  0      0.00%     70.64% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdCmp                  0      0.00%     70.64% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdCvt                  0      0.00%     70.64% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMisc                 0      0.00%     70.64% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMult                 0      0.00%     70.64% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMultAcc              0      0.00%     70.64% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShift                0      0.00%     70.64% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShiftAcc             0      0.00%     70.64% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdSqrt                 0      0.00%     70.64% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatAdd             0      0.00%     70.64% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatAlu             0      0.00%     70.64% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatCmp             0      0.00%     70.64% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatCvt             0      0.00%     70.64% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatDiv             0      0.00%     70.64% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMisc            3      0.00%     70.64% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMult            0      0.00%     70.64% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.64% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatSqrt            0      0.00%     70.64% # Type of FU issued
system.cpu00.iq.FU_type_0::MemRead              25461     16.02%     86.66% # Type of FU issued
system.cpu00.iq.FU_type_0::MemWrite             21200     13.34%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::total               158919                       # Type of FU issued
system.cpu00.iq.rate                         0.743074                       # Inst issue rate
system.cpu00.iq.fu_busy_cnt                     24004                       # FU busy when requested
system.cpu00.iq.fu_busy_rate                 0.151046                       # FU busy rate (busy events/executed inst)
system.cpu00.iq.int_inst_queue_reads           519588                       # Number of integer instruction queue reads
system.cpu00.iq.int_inst_queue_writes          172300                       # Number of integer instruction queue writes
system.cpu00.iq.int_inst_queue_wakeup_accesses       156179                       # Number of integer instruction queue wakeup accesses
system.cpu00.iq.fp_inst_queue_reads                76                       # Number of floating instruction queue reads
system.cpu00.iq.fp_inst_queue_writes               28                       # Number of floating instruction queue writes
system.cpu00.iq.fp_inst_queue_wakeup_accesses           28                       # Number of floating instruction queue wakeup accesses
system.cpu00.iq.int_alu_accesses               182875                       # Number of integer alu accesses
system.cpu00.iq.fp_alu_accesses                    48                       # Number of floating point alu accesses
system.cpu00.iew.lsq.thread0.forwLoads             63                       # Number of loads that had data forwarded from stores
system.cpu00.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu00.iew.lsq.thread0.squashedLoads         2295                       # Number of loads squashed
system.cpu00.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu00.iew.lsq.thread0.memOrderViolation           15                       # Number of memory ordering violations
system.cpu00.iew.lsq.thread0.squashedStores         1053                       # Number of stores squashed
system.cpu00.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu00.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu00.iew.lsq.thread0.rescheduledLoads           13                       # Number of loads that were rescheduled
system.cpu00.iew.lsq.thread0.cacheBlocked          731                       # Number of times an access to memory failed due to the cache being blocked
system.cpu00.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu00.iew.iewSquashCycles                 1195                       # Number of cycles IEW is squashing
system.cpu00.iew.iewBlockCycles                   601                       # Number of cycles IEW is blocking
system.cpu00.iew.iewUnblockCycles                2829                       # Number of cycles IEW is unblocking
system.cpu00.iew.iewDispatchedInsts            162443                       # Number of instructions dispatched to IQ
system.cpu00.iew.iewDispSquashedInsts               0                       # Number of squashed instructions skipped by dispatch
system.cpu00.iew.iewDispLoadInsts               25904                       # Number of dispatched load instructions
system.cpu00.iew.iewDispStoreInsts              21738                       # Number of dispatched store instructions
system.cpu00.iew.iewDispNonSpecInsts              118                       # Number of dispatched non-speculative instructions
system.cpu00.iew.iewIQFullEvents                    5                       # Number of times the IQ has become full, causing a stall
system.cpu00.iew.iewLSQFullEvents                2822                       # Number of times the LSQ has become full, causing a stall
system.cpu00.iew.memOrderViolationEvents           15                       # Number of memory order violations
system.cpu00.iew.predictedTakenIncorrect          236                       # Number of branches that were predicted taken incorrectly
system.cpu00.iew.predictedNotTakenIncorrect          958                       # Number of branches that were predicted not taken incorrectly
system.cpu00.iew.branchMispredicts               1194                       # Number of branch mispredicts detected at execute
system.cpu00.iew.iewExecutedInsts              156964                       # Number of executed instructions
system.cpu00.iew.iewExecLoadInsts               24755                       # Number of load instructions executed
system.cpu00.iew.iewExecSquashedInsts            1954                       # Number of squashed instructions skipped in execute
system.cpu00.iew.exec_swp                           0                       # number of swp insts executed
system.cpu00.iew.exec_nop                          13                       # number of nop insts executed
system.cpu00.iew.exec_refs                      45748                       # number of memory reference insts executed
system.cpu00.iew.exec_branches                  14367                       # Number of branches executed
system.cpu00.iew.exec_stores                    20993                       # Number of stores executed
system.cpu00.iew.exec_rate                   0.733933                       # Inst execution rate
system.cpu00.iew.wb_sent                       156378                       # cumulative count of insts sent to commit
system.cpu00.iew.wb_count                      156207                       # cumulative count of insts written-back
system.cpu00.iew.wb_producers                   92778                       # num instructions producing a value
system.cpu00.iew.wb_consumers                  152344                       # num instructions consuming a value
system.cpu00.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu00.iew.wb_rate                     0.730393                       # insts written-back per cycle
system.cpu00.iew.wb_fanout                   0.609003                       # average fanout of values written-back
system.cpu00.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu00.commit.commitSquashedInsts          7873                       # The number of squashed insts skipped by commit
system.cpu00.commit.commitNonSpecStalls           200                       # The number of times commit has been forced to stall to communicate backwards
system.cpu00.commit.branchMispredicts            1136                       # The number of times a branch was mispredicted
system.cpu00.commit.committed_per_cycle::samples       175632                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::mean     0.868475                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::stdev     1.740670                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::0       118059     67.22%     67.22% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::1        23019     13.11%     80.33% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::2        13894      7.91%     88.24% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::3         9044      5.15%     93.39% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::4         1748      1.00%     94.38% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::5         1359      0.77%     95.16% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::6         3550      2.02%     97.18% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::7          166      0.09%     97.27% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::8         4793      2.73%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::total       175632                       # Number of insts commited each cycle
system.cpu00.commit.committedInsts             138619                       # Number of instructions committed
system.cpu00.commit.committedOps               152532                       # Number of ops (including micro ops) committed
system.cpu00.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu00.commit.refs                        44293                       # Number of memory references committed
system.cpu00.commit.loads                       23608                       # Number of loads committed
system.cpu00.commit.membars                       104                       # Number of memory barriers committed
system.cpu00.commit.branches                    13809                       # Number of branches committed
system.cpu00.commit.fp_insts                       28                       # Number of committed floating point instructions.
system.cpu00.commit.int_insts                  139307                       # Number of committed integer instructions.
system.cpu00.commit.function_calls                328                       # Number of function calls committed.
system.cpu00.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu00.commit.op_class_0::IntAlu          90595     59.39%     59.39% # Class of committed instruction
system.cpu00.commit.op_class_0::IntMult         17641     11.57%     70.96% # Class of committed instruction
system.cpu00.commit.op_class_0::IntDiv              0      0.00%     70.96% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatAdd            0      0.00%     70.96% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatCmp            0      0.00%     70.96% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatCvt            0      0.00%     70.96% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatMult            0      0.00%     70.96% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatDiv            0      0.00%     70.96% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatSqrt            0      0.00%     70.96% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAdd             0      0.00%     70.96% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAddAcc            0      0.00%     70.96% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAlu             0      0.00%     70.96% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdCmp             0      0.00%     70.96% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdCvt             0      0.00%     70.96% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMisc            0      0.00%     70.96% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMult            0      0.00%     70.96% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMultAcc            0      0.00%     70.96% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShift            0      0.00%     70.96% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShiftAcc            0      0.00%     70.96% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdSqrt            0      0.00%     70.96% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatAdd            0      0.00%     70.96% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatAlu            0      0.00%     70.96% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatCmp            0      0.00%     70.96% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatCvt            0      0.00%     70.96% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatDiv            0      0.00%     70.96% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMisc            3      0.00%     70.96% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMult            0      0.00%     70.96% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.96% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.96% # Class of committed instruction
system.cpu00.commit.op_class_0::MemRead         23608     15.48%     86.44% # Class of committed instruction
system.cpu00.commit.op_class_0::MemWrite        20685     13.56%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::total          152532                       # Class of committed instruction
system.cpu00.commit.bw_lim_events                4793                       # number cycles where commit BW limit reached
system.cpu00.rob.rob_reads                     330619                       # The number of ROB reads
system.cpu00.rob.rob_writes                    322499                       # The number of ROB writes
system.cpu00.timesIdled                           409                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu00.idleCycles                         36562                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu00.committedInsts                    138619                       # Number of Instructions Simulated
system.cpu00.committedOps                      152532                       # Number of Ops (including micro ops) Simulated
system.cpu00.cpi                             1.542840                       # CPI: Cycles Per Instruction
system.cpu00.cpi_total                       1.542840                       # CPI: Total CPI of All Threads
system.cpu00.ipc                             0.648155                       # IPC: Instructions Per Cycle
system.cpu00.ipc_total                       0.648155                       # IPC: Total IPC of All Threads
system.cpu00.int_regfile_reads                 238646                       # number of integer regfile reads
system.cpu00.int_regfile_writes                113931                       # number of integer regfile writes
system.cpu00.fp_regfile_reads                    2422                       # number of floating regfile reads
system.cpu00.fp_regfile_writes                      6                       # number of floating regfile writes
system.cpu00.cc_regfile_reads                  543480                       # number of cc regfile reads
system.cpu00.cc_regfile_writes                  71913                       # number of cc regfile writes
system.cpu00.misc_regfile_reads                 47064                       # number of misc regfile reads
system.cpu00.misc_regfile_writes                  100                       # number of misc regfile writes
system.cpu00.dcache.tags.replacements             145                       # number of replacements
system.cpu00.dcache.tags.tagsinuse         496.147133                       # Cycle average of tags in use
system.cpu00.dcache.tags.total_refs             37727                       # Total number of references to valid blocks.
system.cpu00.dcache.tags.sampled_refs             778                       # Sample count of references to valid blocks.
system.cpu00.dcache.tags.avg_refs           48.492288                       # Average number of references to valid blocks.
system.cpu00.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.dcache.tags.occ_blocks::cpu00.data   496.147133                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_percent::cpu00.data     0.484519                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::total     0.484519                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_task_id_blocks::1024          633                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::1          592                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::2           36                       # Occupied blocks per task id
system.cpu00.dcache.tags.occ_task_id_percent::1024     0.618164                       # Percentage of cache occupancy per task id
system.cpu00.dcache.tags.tag_accesses           91397                       # Number of tag accesses
system.cpu00.dcache.tags.data_accesses          91397                       # Number of data accesses
system.cpu00.dcache.ReadReq_hits::cpu00.data        24334                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_hits::total         24334                       # number of ReadReq hits
system.cpu00.dcache.WriteReq_hits::cpu00.data        14606                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_hits::total        14606                       # number of WriteReq hits
system.cpu00.dcache.SoftPFReq_hits::cpu00.data            2                       # number of SoftPFReq hits
system.cpu00.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu00.dcache.LoadLockedReq_hits::cpu00.data           43                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_hits::total           43                       # number of LoadLockedReq hits
system.cpu00.dcache.StoreCondReq_hits::cpu00.data           45                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_hits::total           45                       # number of StoreCondReq hits
system.cpu00.dcache.demand_hits::cpu00.data        38940                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::total          38940                       # number of demand (read+write) hits
system.cpu00.dcache.overall_hits::cpu00.data        38942                       # number of overall hits
system.cpu00.dcache.overall_hits::total         38942                       # number of overall hits
system.cpu00.dcache.ReadReq_misses::cpu00.data          242                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_misses::total          242                       # number of ReadReq misses
system.cpu00.dcache.WriteReq_misses::cpu00.data         5938                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_misses::total         5938                       # number of WriteReq misses
system.cpu00.dcache.LoadLockedReq_misses::cpu00.data            4                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu00.dcache.StoreCondReq_misses::cpu00.data            2                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu00.dcache.demand_misses::cpu00.data         6180                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::total         6180                       # number of demand (read+write) misses
system.cpu00.dcache.overall_misses::cpu00.data         6180                       # number of overall misses
system.cpu00.dcache.overall_misses::total         6180                       # number of overall misses
system.cpu00.dcache.ReadReq_miss_latency::cpu00.data     14926505                       # number of ReadReq miss cycles
system.cpu00.dcache.ReadReq_miss_latency::total     14926505                       # number of ReadReq miss cycles
system.cpu00.dcache.WriteReq_miss_latency::cpu00.data    319841235                       # number of WriteReq miss cycles
system.cpu00.dcache.WriteReq_miss_latency::total    319841235                       # number of WriteReq miss cycles
system.cpu00.dcache.LoadLockedReq_miss_latency::cpu00.data       158000                       # number of LoadLockedReq miss cycles
system.cpu00.dcache.LoadLockedReq_miss_latency::total       158000                       # number of LoadLockedReq miss cycles
system.cpu00.dcache.StoreCondReq_miss_latency::cpu00.data        24000                       # number of StoreCondReq miss cycles
system.cpu00.dcache.StoreCondReq_miss_latency::total        24000                       # number of StoreCondReq miss cycles
system.cpu00.dcache.demand_miss_latency::cpu00.data    334767740                       # number of demand (read+write) miss cycles
system.cpu00.dcache.demand_miss_latency::total    334767740                       # number of demand (read+write) miss cycles
system.cpu00.dcache.overall_miss_latency::cpu00.data    334767740                       # number of overall miss cycles
system.cpu00.dcache.overall_miss_latency::total    334767740                       # number of overall miss cycles
system.cpu00.dcache.ReadReq_accesses::cpu00.data        24576                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_accesses::total        24576                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::cpu00.data        20544                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::total        20544                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.SoftPFReq_accesses::cpu00.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu00.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::cpu00.data           47                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::total           47                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::cpu00.data           47                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::total           47                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.demand_accesses::cpu00.data        45120                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::total        45120                       # number of demand (read+write) accesses
system.cpu00.dcache.overall_accesses::cpu00.data        45122                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::total        45122                       # number of overall (read+write) accesses
system.cpu00.dcache.ReadReq_miss_rate::cpu00.data     0.009847                       # miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_miss_rate::total     0.009847                       # miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_miss_rate::cpu00.data     0.289038                       # miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_miss_rate::total     0.289038                       # miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::cpu00.data     0.085106                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::total     0.085106                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::cpu00.data     0.042553                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::total     0.042553                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_miss_rate::cpu00.data     0.136968                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::total     0.136968                       # miss rate for demand accesses
system.cpu00.dcache.overall_miss_rate::cpu00.data     0.136962                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::total     0.136962                       # miss rate for overall accesses
system.cpu00.dcache.ReadReq_avg_miss_latency::cpu00.data 61679.772727                       # average ReadReq miss latency
system.cpu00.dcache.ReadReq_avg_miss_latency::total 61679.772727                       # average ReadReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::cpu00.data 53863.461603                       # average WriteReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::total 53863.461603                       # average WriteReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::cpu00.data        39500                       # average LoadLockedReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::total        39500                       # average LoadLockedReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::cpu00.data        12000                       # average StoreCondReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::total        12000                       # average StoreCondReq miss latency
system.cpu00.dcache.demand_avg_miss_latency::cpu00.data 54169.537217                       # average overall miss latency
system.cpu00.dcache.demand_avg_miss_latency::total 54169.537217                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::cpu00.data 54169.537217                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::total 54169.537217                       # average overall miss latency
system.cpu00.dcache.blocked_cycles::no_mshrs           94                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_targets        59472                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_mshrs               6                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_targets           699                       # number of cycles access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_mshrs    15.666667                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_targets    85.081545                       # average number of cycles each access was blocked
system.cpu00.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu00.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu00.dcache.writebacks::writebacks           98                       # number of writebacks
system.cpu00.dcache.writebacks::total              98                       # number of writebacks
system.cpu00.dcache.ReadReq_mshr_hits::cpu00.data           83                       # number of ReadReq MSHR hits
system.cpu00.dcache.ReadReq_mshr_hits::total           83                       # number of ReadReq MSHR hits
system.cpu00.dcache.WriteReq_mshr_hits::cpu00.data         5134                       # number of WriteReq MSHR hits
system.cpu00.dcache.WriteReq_mshr_hits::total         5134                       # number of WriteReq MSHR hits
system.cpu00.dcache.demand_mshr_hits::cpu00.data         5217                       # number of demand (read+write) MSHR hits
system.cpu00.dcache.demand_mshr_hits::total         5217                       # number of demand (read+write) MSHR hits
system.cpu00.dcache.overall_mshr_hits::cpu00.data         5217                       # number of overall MSHR hits
system.cpu00.dcache.overall_mshr_hits::total         5217                       # number of overall MSHR hits
system.cpu00.dcache.ReadReq_mshr_misses::cpu00.data          159                       # number of ReadReq MSHR misses
system.cpu00.dcache.ReadReq_mshr_misses::total          159                       # number of ReadReq MSHR misses
system.cpu00.dcache.WriteReq_mshr_misses::cpu00.data          804                       # number of WriteReq MSHR misses
system.cpu00.dcache.WriteReq_mshr_misses::total          804                       # number of WriteReq MSHR misses
system.cpu00.dcache.LoadLockedReq_mshr_misses::cpu00.data            4                       # number of LoadLockedReq MSHR misses
system.cpu00.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu00.dcache.StoreCondReq_mshr_misses::cpu00.data            2                       # number of StoreCondReq MSHR misses
system.cpu00.dcache.StoreCondReq_mshr_misses::total            2                       # number of StoreCondReq MSHR misses
system.cpu00.dcache.demand_mshr_misses::cpu00.data          963                       # number of demand (read+write) MSHR misses
system.cpu00.dcache.demand_mshr_misses::total          963                       # number of demand (read+write) MSHR misses
system.cpu00.dcache.overall_mshr_misses::cpu00.data          963                       # number of overall MSHR misses
system.cpu00.dcache.overall_mshr_misses::total          963                       # number of overall MSHR misses
system.cpu00.dcache.ReadReq_mshr_miss_latency::cpu00.data     10017999                       # number of ReadReq MSHR miss cycles
system.cpu00.dcache.ReadReq_mshr_miss_latency::total     10017999                       # number of ReadReq MSHR miss cycles
system.cpu00.dcache.WriteReq_mshr_miss_latency::cpu00.data     43053499                       # number of WriteReq MSHR miss cycles
system.cpu00.dcache.WriteReq_mshr_miss_latency::total     43053499                       # number of WriteReq MSHR miss cycles
system.cpu00.dcache.LoadLockedReq_mshr_miss_latency::cpu00.data       144000                       # number of LoadLockedReq MSHR miss cycles
system.cpu00.dcache.LoadLockedReq_mshr_miss_latency::total       144000                       # number of LoadLockedReq MSHR miss cycles
system.cpu00.dcache.StoreCondReq_mshr_miss_latency::cpu00.data        18000                       # number of StoreCondReq MSHR miss cycles
system.cpu00.dcache.StoreCondReq_mshr_miss_latency::total        18000                       # number of StoreCondReq MSHR miss cycles
system.cpu00.dcache.demand_mshr_miss_latency::cpu00.data     53071498                       # number of demand (read+write) MSHR miss cycles
system.cpu00.dcache.demand_mshr_miss_latency::total     53071498                       # number of demand (read+write) MSHR miss cycles
system.cpu00.dcache.overall_mshr_miss_latency::cpu00.data     53071498                       # number of overall MSHR miss cycles
system.cpu00.dcache.overall_mshr_miss_latency::total     53071498                       # number of overall MSHR miss cycles
system.cpu00.dcache.ReadReq_mshr_miss_rate::cpu00.data     0.006470                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_mshr_miss_rate::total     0.006470                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::cpu00.data     0.039136                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::total     0.039136                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::cpu00.data     0.085106                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::total     0.085106                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::cpu00.data     0.042553                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::total     0.042553                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_mshr_miss_rate::cpu00.data     0.021343                       # mshr miss rate for demand accesses
system.cpu00.dcache.demand_mshr_miss_rate::total     0.021343                       # mshr miss rate for demand accesses
system.cpu00.dcache.overall_mshr_miss_rate::cpu00.data     0.021342                       # mshr miss rate for overall accesses
system.cpu00.dcache.overall_mshr_miss_rate::total     0.021342                       # mshr miss rate for overall accesses
system.cpu00.dcache.ReadReq_avg_mshr_miss_latency::cpu00.data 63006.283019                       # average ReadReq mshr miss latency
system.cpu00.dcache.ReadReq_avg_mshr_miss_latency::total 63006.283019                       # average ReadReq mshr miss latency
system.cpu00.dcache.WriteReq_avg_mshr_miss_latency::cpu00.data 53549.128109                       # average WriteReq mshr miss latency
system.cpu00.dcache.WriteReq_avg_mshr_miss_latency::total 53549.128109                       # average WriteReq mshr miss latency
system.cpu00.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu00.data        36000                       # average LoadLockedReq mshr miss latency
system.cpu00.dcache.LoadLockedReq_avg_mshr_miss_latency::total        36000                       # average LoadLockedReq mshr miss latency
system.cpu00.dcache.StoreCondReq_avg_mshr_miss_latency::cpu00.data         9000                       # average StoreCondReq mshr miss latency
system.cpu00.dcache.StoreCondReq_avg_mshr_miss_latency::total         9000                       # average StoreCondReq mshr miss latency
system.cpu00.dcache.demand_avg_mshr_miss_latency::cpu00.data 55110.589823                       # average overall mshr miss latency
system.cpu00.dcache.demand_avg_mshr_miss_latency::total 55110.589823                       # average overall mshr miss latency
system.cpu00.dcache.overall_avg_mshr_miss_latency::cpu00.data 55110.589823                       # average overall mshr miss latency
system.cpu00.dcache.overall_avg_mshr_miss_latency::total 55110.589823                       # average overall mshr miss latency
system.cpu00.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.icache.tags.replacements             201                       # number of replacements
system.cpu00.icache.tags.tagsinuse         288.577526                       # Cycle average of tags in use
system.cpu00.icache.tags.total_refs             46875                       # Total number of references to valid blocks.
system.cpu00.icache.tags.sampled_refs             565                       # Sample count of references to valid blocks.
system.cpu00.icache.tags.avg_refs           82.964602                       # Average number of references to valid blocks.
system.cpu00.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.icache.tags.occ_blocks::cpu00.inst   288.577526                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_percent::cpu00.inst     0.563628                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::total     0.563628                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_task_id_blocks::1024          364                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::1          308                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::2           47                       # Occupied blocks per task id
system.cpu00.icache.tags.occ_task_id_percent::1024     0.710938                       # Percentage of cache occupancy per task id
system.cpu00.icache.tags.tag_accesses           95717                       # Number of tag accesses
system.cpu00.icache.tags.data_accesses          95717                       # Number of data accesses
system.cpu00.icache.ReadReq_hits::cpu00.inst        46875                       # number of ReadReq hits
system.cpu00.icache.ReadReq_hits::total         46875                       # number of ReadReq hits
system.cpu00.icache.demand_hits::cpu00.inst        46875                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::total          46875                       # number of demand (read+write) hits
system.cpu00.icache.overall_hits::cpu00.inst        46875                       # number of overall hits
system.cpu00.icache.overall_hits::total         46875                       # number of overall hits
system.cpu00.icache.ReadReq_misses::cpu00.inst          701                       # number of ReadReq misses
system.cpu00.icache.ReadReq_misses::total          701                       # number of ReadReq misses
system.cpu00.icache.demand_misses::cpu00.inst          701                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::total          701                       # number of demand (read+write) misses
system.cpu00.icache.overall_misses::cpu00.inst          701                       # number of overall misses
system.cpu00.icache.overall_misses::total          701                       # number of overall misses
system.cpu00.icache.ReadReq_miss_latency::cpu00.inst     40228990                       # number of ReadReq miss cycles
system.cpu00.icache.ReadReq_miss_latency::total     40228990                       # number of ReadReq miss cycles
system.cpu00.icache.demand_miss_latency::cpu00.inst     40228990                       # number of demand (read+write) miss cycles
system.cpu00.icache.demand_miss_latency::total     40228990                       # number of demand (read+write) miss cycles
system.cpu00.icache.overall_miss_latency::cpu00.inst     40228990                       # number of overall miss cycles
system.cpu00.icache.overall_miss_latency::total     40228990                       # number of overall miss cycles
system.cpu00.icache.ReadReq_accesses::cpu00.inst        47576                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_accesses::total        47576                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.demand_accesses::cpu00.inst        47576                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::total        47576                       # number of demand (read+write) accesses
system.cpu00.icache.overall_accesses::cpu00.inst        47576                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::total        47576                       # number of overall (read+write) accesses
system.cpu00.icache.ReadReq_miss_rate::cpu00.inst     0.014734                       # miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_miss_rate::total     0.014734                       # miss rate for ReadReq accesses
system.cpu00.icache.demand_miss_rate::cpu00.inst     0.014734                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::total     0.014734                       # miss rate for demand accesses
system.cpu00.icache.overall_miss_rate::cpu00.inst     0.014734                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::total     0.014734                       # miss rate for overall accesses
system.cpu00.icache.ReadReq_avg_miss_latency::cpu00.inst 57388.002853                       # average ReadReq miss latency
system.cpu00.icache.ReadReq_avg_miss_latency::total 57388.002853                       # average ReadReq miss latency
system.cpu00.icache.demand_avg_miss_latency::cpu00.inst 57388.002853                       # average overall miss latency
system.cpu00.icache.demand_avg_miss_latency::total 57388.002853                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::cpu00.inst 57388.002853                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::total 57388.002853                       # average overall miss latency
system.cpu00.icache.blocked_cycles::no_mshrs        12111                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_targets           10                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_mshrs             147                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_targets             3                       # number of cycles access was blocked
system.cpu00.icache.avg_blocked_cycles::no_mshrs    82.387755                       # average number of cycles each access was blocked
system.cpu00.icache.avg_blocked_cycles::no_targets     3.333333                       # average number of cycles each access was blocked
system.cpu00.icache.fast_writes                     0                       # number of fast writes performed
system.cpu00.icache.cache_copies                    0                       # number of cache copies performed
system.cpu00.icache.ReadReq_mshr_hits::cpu00.inst          136                       # number of ReadReq MSHR hits
system.cpu00.icache.ReadReq_mshr_hits::total          136                       # number of ReadReq MSHR hits
system.cpu00.icache.demand_mshr_hits::cpu00.inst          136                       # number of demand (read+write) MSHR hits
system.cpu00.icache.demand_mshr_hits::total          136                       # number of demand (read+write) MSHR hits
system.cpu00.icache.overall_mshr_hits::cpu00.inst          136                       # number of overall MSHR hits
system.cpu00.icache.overall_mshr_hits::total          136                       # number of overall MSHR hits
system.cpu00.icache.ReadReq_mshr_misses::cpu00.inst          565                       # number of ReadReq MSHR misses
system.cpu00.icache.ReadReq_mshr_misses::total          565                       # number of ReadReq MSHR misses
system.cpu00.icache.demand_mshr_misses::cpu00.inst          565                       # number of demand (read+write) MSHR misses
system.cpu00.icache.demand_mshr_misses::total          565                       # number of demand (read+write) MSHR misses
system.cpu00.icache.overall_mshr_misses::cpu00.inst          565                       # number of overall MSHR misses
system.cpu00.icache.overall_mshr_misses::total          565                       # number of overall MSHR misses
system.cpu00.icache.ReadReq_mshr_miss_latency::cpu00.inst     33249242                       # number of ReadReq MSHR miss cycles
system.cpu00.icache.ReadReq_mshr_miss_latency::total     33249242                       # number of ReadReq MSHR miss cycles
system.cpu00.icache.demand_mshr_miss_latency::cpu00.inst     33249242                       # number of demand (read+write) MSHR miss cycles
system.cpu00.icache.demand_mshr_miss_latency::total     33249242                       # number of demand (read+write) MSHR miss cycles
system.cpu00.icache.overall_mshr_miss_latency::cpu00.inst     33249242                       # number of overall MSHR miss cycles
system.cpu00.icache.overall_mshr_miss_latency::total     33249242                       # number of overall MSHR miss cycles
system.cpu00.icache.ReadReq_mshr_miss_rate::cpu00.inst     0.011876                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_mshr_miss_rate::total     0.011876                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.demand_mshr_miss_rate::cpu00.inst     0.011876                       # mshr miss rate for demand accesses
system.cpu00.icache.demand_mshr_miss_rate::total     0.011876                       # mshr miss rate for demand accesses
system.cpu00.icache.overall_mshr_miss_rate::cpu00.inst     0.011876                       # mshr miss rate for overall accesses
system.cpu00.icache.overall_mshr_miss_rate::total     0.011876                       # mshr miss rate for overall accesses
system.cpu00.icache.ReadReq_avg_mshr_miss_latency::cpu00.inst 58848.215929                       # average ReadReq mshr miss latency
system.cpu00.icache.ReadReq_avg_mshr_miss_latency::total 58848.215929                       # average ReadReq mshr miss latency
system.cpu00.icache.demand_avg_mshr_miss_latency::cpu00.inst 58848.215929                       # average overall mshr miss latency
system.cpu00.icache.demand_avg_mshr_miss_latency::total 58848.215929                       # average overall mshr miss latency
system.cpu00.icache.overall_avg_mshr_miss_latency::cpu00.inst 58848.215929                       # average overall mshr miss latency
system.cpu00.icache.overall_avg_mshr_miss_latency::total 58848.215929                       # average overall mshr miss latency
system.cpu00.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.branchPred.lookups                  8795                       # Number of BP lookups
system.cpu01.branchPred.condPredicted            8450                       # Number of conditional branches predicted
system.cpu01.branchPred.condIncorrect             283                       # Number of conditional branches incorrect
system.cpu01.branchPred.BTBLookups               6789                       # Number of BTB lookups
system.cpu01.branchPred.BTBHits                  6706                       # Number of BTB hits
system.cpu01.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu01.branchPred.BTBHitPct           98.777434                       # BTB Hit Percentage
system.cpu01.branchPred.usedRAS                   136                       # Number of times the RAS was used to get a target.
system.cpu01.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu01.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu01.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu01.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu01.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu01.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu01.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu01.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu01.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu01.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu01.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu01.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu01.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu01.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu01.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu01.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu01.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu01.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu01.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu01.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu01.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu01.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu01.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.inst_hits                          0                       # ITB inst hits
system.cpu01.dtb.inst_misses                        0                       # ITB inst misses
system.cpu01.dtb.read_hits                          0                       # DTB read hits
system.cpu01.dtb.read_misses                        0                       # DTB read misses
system.cpu01.dtb.write_hits                         0                       # DTB write hits
system.cpu01.dtb.write_misses                       0                       # DTB write misses
system.cpu01.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu01.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu01.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu01.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu01.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu01.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu01.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu01.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu01.dtb.read_accesses                      0                       # DTB read accesses
system.cpu01.dtb.write_accesses                     0                       # DTB write accesses
system.cpu01.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu01.dtb.hits                               0                       # DTB hits
system.cpu01.dtb.misses                             0                       # DTB misses
system.cpu01.dtb.accesses                           0                       # DTB accesses
system.cpu01.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu01.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu01.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu01.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu01.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu01.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu01.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu01.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu01.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu01.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu01.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu01.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu01.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu01.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu01.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu01.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu01.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu01.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu01.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu01.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu01.itb.walker.walks                       0                       # Table walker walks requested
system.cpu01.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.inst_hits                          0                       # ITB inst hits
system.cpu01.itb.inst_misses                        0                       # ITB inst misses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu01.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu01.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu01.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu01.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu01.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu01.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu01.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu01.itb.hits                               0                       # DTB hits
system.cpu01.itb.misses                             0                       # DTB misses
system.cpu01.itb.accesses                           0                       # DTB accesses
system.cpu01.numCycles                          53876                       # number of cpu cycles simulated
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.fetch.icacheStallCycles             1627                       # Number of cycles fetch is stalled on an Icache miss
system.cpu01.fetch.Insts                        91907                       # Number of instructions fetch has processed
system.cpu01.fetch.Branches                      8795                       # Number of branches that fetch encountered
system.cpu01.fetch.predictedBranches             6842                       # Number of branches that fetch has predicted taken
system.cpu01.fetch.Cycles                       46153                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu01.fetch.SquashCycles                   604                       # Number of cycles fetch has spent squashing
system.cpu01.fetch.MiscStallCycles                214                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu01.fetch.PendingTrapStallCycles          173                       # Number of stall cycles due to pending traps
system.cpu01.fetch.IcacheWaitRetryStallCycles           85                       # Number of stall cycles due to full MSHR
system.cpu01.fetch.CacheLines                   24724                       # Number of cache lines fetched
system.cpu01.fetch.IcacheSquashes                  41                       # Number of outstanding Icache misses that were squashed
system.cpu01.fetch.rateDist::samples            48554                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::mean            1.924908                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::stdev           1.128129                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::0                   4645      9.57%      9.57% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::1                  18921     38.97%     48.54% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::2                    423      0.87%     49.41% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::3                  24565     50.59%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::total              48554                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.branchRate                0.163245                       # Number of branch fetches per cycle
system.cpu01.fetch.rate                      1.705899                       # Number of inst fetches per cycle
system.cpu01.decode.IdleCycles                   2348                       # Number of cycles decode is idle
system.cpu01.decode.BlockedCycles                3532                       # Number of cycles decode is blocked
system.cpu01.decode.RunCycles                   41656                       # Number of cycles decode is running
system.cpu01.decode.UnblockCycles                 741                       # Number of cycles decode is unblocking
system.cpu01.decode.SquashCycles                  277                       # Number of cycles decode is squashing
system.cpu01.decode.BranchResolved                125                       # Number of times decode resolved a branch
system.cpu01.decode.BranchMispred                  25                       # Number of times decode detected a branch misprediction
system.cpu01.decode.DecodedInsts                90634                       # Number of instructions handled by decode
system.cpu01.decode.SquashedInsts                1126                       # Number of squashed instructions handled by decode
system.cpu01.rename.SquashCycles                  277                       # Number of cycles rename is squashing
system.cpu01.rename.IdleCycles                   3482                       # Number of cycles rename is idle
system.cpu01.rename.BlockCycles                  1865                       # Number of cycles rename is blocking
system.cpu01.rename.serializeStallCycles          840                       # count of cycles rename stalled for serializing inst
system.cpu01.rename.RunCycles                   41170                       # Number of cycles rename is running
system.cpu01.rename.UnblockCycles                 920                       # Number of cycles rename is unblocking
system.cpu01.rename.RenamedInsts                89546                       # Number of instructions processed by rename
system.cpu01.rename.SquashedInsts                 350                       # Number of squashed instructions processed by rename
system.cpu01.rename.ROBFullEvents                 663                       # Number of times rename has blocked due to ROB full
system.cpu01.rename.RenamedOperands            123937                       # Number of destination operands rename has renamed
system.cpu01.rename.RenameLookups              440510                       # Number of register rename lookups that rename has made
system.cpu01.rename.int_rename_lookups         143741                       # Number of integer rename lookups
system.cpu01.rename.CommittedMaps              121429                       # Number of HB maps that are committed
system.cpu01.rename.UndoneMaps                   2508                       # Number of HB maps that are undone due to squashing
system.cpu01.rename.serializingInsts               18                       # count of serializing insts renamed
system.cpu01.rename.tempSerializingInsts           18                       # count of temporary serializing insts renamed
system.cpu01.rename.skidInsts                    1664                       # count of insts added to the skid buffer
system.cpu01.memDep0.insertedLoads              22369                       # Number of loads inserted to the mem dependence unit.
system.cpu01.memDep0.insertedStores               869                       # Number of stores inserted to the mem dependence unit.
system.cpu01.memDep0.conflictingLoads             111                       # Number of conflicting loads.
system.cpu01.memDep0.conflictingStores             65                       # Number of conflicting stores.
system.cpu01.iq.iqInstsAdded                    89150                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu01.iq.iqNonSpecInstsAdded                40                       # Number of non-speculative instructions added to the IQ
system.cpu01.iq.iqInstsIssued                   88641                       # Number of instructions issued
system.cpu01.iq.iqSquashedInstsIssued             148                       # Number of squashed instructions issued
system.cpu01.iq.iqSquashedInstsExamined          1997                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu01.iq.iqSquashedOperandsExamined         5906                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu01.iq.iqSquashedNonSpecRemoved            1                       # Number of squashed non-spec instructions that were removed
system.cpu01.iq.issued_per_cycle::samples        48554                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::mean       1.825617                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::stdev      1.201168                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::0             10151     20.91%     20.91% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::1              9036     18.61%     39.52% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::2              9005     18.55%     58.06% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::3             19853     40.89%     98.95% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::4               509      1.05%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::5                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::6                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::7                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::8                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::total         48554                       # Number of insts issued each cycle
system.cpu01.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntAlu                  2381     17.74%     17.74% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntMult                  252      1.88%     19.62% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntDiv                     0      0.00%     19.62% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatAdd                   0      0.00%     19.62% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatCmp                   0      0.00%     19.62% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatCvt                   0      0.00%     19.62% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatMult                  0      0.00%     19.62% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatDiv                   0      0.00%     19.62% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatSqrt                  0      0.00%     19.62% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAdd                    0      0.00%     19.62% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAddAcc                 0      0.00%     19.62% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAlu                    0      0.00%     19.62% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdCmp                    0      0.00%     19.62% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdCvt                    0      0.00%     19.62% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMisc                   0      0.00%     19.62% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMult                   0      0.00%     19.62% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMultAcc                0      0.00%     19.62% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShift                  0      0.00%     19.62% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShiftAcc               0      0.00%     19.62% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdSqrt                   0      0.00%     19.62% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatAdd               0      0.00%     19.62% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatAlu               0      0.00%     19.62% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatCmp               0      0.00%     19.62% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatCvt               0      0.00%     19.62% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatDiv               0      0.00%     19.62% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMisc              0      0.00%     19.62% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMult              0      0.00%     19.62% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMultAcc            0      0.00%     19.62% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatSqrt              0      0.00%     19.62% # attempts to use FU when none available
system.cpu01.iq.fu_full::MemRead                10233     76.24%     95.86% # attempts to use FU when none available
system.cpu01.iq.fu_full::MemWrite                 556      4.14%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu01.iq.FU_type_0::IntAlu               51217     57.78%     57.78% # Type of FU issued
system.cpu01.iq.FU_type_0::IntMult              14403     16.25%     74.03% # Type of FU issued
system.cpu01.iq.FU_type_0::IntDiv                   0      0.00%     74.03% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatAdd                 0      0.00%     74.03% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatCmp                 0      0.00%     74.03% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatCvt                 0      0.00%     74.03% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatMult                0      0.00%     74.03% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatDiv                 0      0.00%     74.03% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatSqrt                0      0.00%     74.03% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAdd                  0      0.00%     74.03% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAddAcc               0      0.00%     74.03% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAlu                  0      0.00%     74.03% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdCmp                  0      0.00%     74.03% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdCvt                  0      0.00%     74.03% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMisc                 0      0.00%     74.03% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMult                 0      0.00%     74.03% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMultAcc              0      0.00%     74.03% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShift                0      0.00%     74.03% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.03% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdSqrt                 0      0.00%     74.03% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.03% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.03% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.03% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.03% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.03% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.03% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMult            0      0.00%     74.03% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.03% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.03% # Type of FU issued
system.cpu01.iq.FU_type_0::MemRead              22242     25.09%     99.12% # Type of FU issued
system.cpu01.iq.FU_type_0::MemWrite               779      0.88%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::total                88641                       # Type of FU issued
system.cpu01.iq.rate                         1.645278                       # Inst issue rate
system.cpu01.iq.fu_busy_cnt                     13422                       # FU busy when requested
system.cpu01.iq.fu_busy_rate                 0.151420                       # FU busy rate (busy events/executed inst)
system.cpu01.iq.int_inst_queue_reads           239406                       # Number of integer instruction queue reads
system.cpu01.iq.int_inst_queue_writes           91191                       # Number of integer instruction queue writes
system.cpu01.iq.int_inst_queue_wakeup_accesses        87808                       # Number of integer instruction queue wakeup accesses
system.cpu01.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu01.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu01.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu01.iq.int_alu_accesses               102063                       # Number of integer alu accesses
system.cpu01.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu01.iew.lsq.thread0.forwLoads              5                       # Number of loads that had data forwarded from stores
system.cpu01.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu01.iew.lsq.thread0.squashedLoads          787                       # Number of loads squashed
system.cpu01.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu01.iew.lsq.thread0.memOrderViolation            4                       # Number of memory ordering violations
system.cpu01.iew.lsq.thread0.squashedStores          165                       # Number of stores squashed
system.cpu01.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu01.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu01.iew.lsq.thread0.rescheduledLoads           13                       # Number of loads that were rescheduled
system.cpu01.iew.lsq.thread0.cacheBlocked            2                       # Number of times an access to memory failed due to the cache being blocked
system.cpu01.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu01.iew.iewSquashCycles                  277                       # Number of cycles IEW is squashing
system.cpu01.iew.iewBlockCycles                    40                       # Number of cycles IEW is blocking
system.cpu01.iew.iewUnblockCycles                   2                       # Number of cycles IEW is unblocking
system.cpu01.iew.iewDispatchedInsts             89192                       # Number of instructions dispatched to IQ
system.cpu01.iew.iewDispSquashedInsts               0                       # Number of squashed instructions skipped by dispatch
system.cpu01.iew.iewDispLoadInsts               22369                       # Number of dispatched load instructions
system.cpu01.iew.iewDispStoreInsts                869                       # Number of dispatched store instructions
system.cpu01.iew.iewDispNonSpecInsts               18                       # Number of dispatched non-speculative instructions
system.cpu01.iew.iewIQFullEvents                    1                       # Number of times the IQ has become full, causing a stall
system.cpu01.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu01.iew.memOrderViolationEvents            4                       # Number of memory order violations
system.cpu01.iew.predictedTakenIncorrect          138                       # Number of branches that were predicted taken incorrectly
system.cpu01.iew.predictedNotTakenIncorrect          121                       # Number of branches that were predicted not taken incorrectly
system.cpu01.iew.branchMispredicts                259                       # Number of branch mispredicts detected at execute
system.cpu01.iew.iewExecutedInsts               88084                       # Number of executed instructions
system.cpu01.iew.iewExecLoadInsts               21909                       # Number of load instructions executed
system.cpu01.iew.iewExecSquashedInsts             557                       # Number of squashed instructions skipped in execute
system.cpu01.iew.exec_swp                           0                       # number of swp insts executed
system.cpu01.iew.exec_nop                           2                       # number of nop insts executed
system.cpu01.iew.exec_refs                      22668                       # number of memory reference insts executed
system.cpu01.iew.exec_branches                   8181                       # Number of branches executed
system.cpu01.iew.exec_stores                      759                       # Number of stores executed
system.cpu01.iew.exec_rate                   1.634939                       # Inst execution rate
system.cpu01.iew.wb_sent                        87829                       # cumulative count of insts sent to commit
system.cpu01.iew.wb_count                       87808                       # cumulative count of insts written-back
system.cpu01.iew.wb_producers                   63353                       # num instructions producing a value
system.cpu01.iew.wb_consumers                   85806                       # num instructions consuming a value
system.cpu01.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu01.iew.wb_rate                     1.629817                       # insts written-back per cycle
system.cpu01.iew.wb_fanout                   0.738328                       # average fanout of values written-back
system.cpu01.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu01.commit.commitSquashedInsts          1410                       # The number of squashed insts skipped by commit
system.cpu01.commit.commitNonSpecStalls            39                       # The number of times commit has been forced to stall to communicate backwards
system.cpu01.commit.branchMispredicts             258                       # The number of times a branch was mispredicted
system.cpu01.commit.committed_per_cycle::samples        48238                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::mean     1.807558                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::stdev     2.374571                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::0        16726     34.67%     34.67% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::1        15117     31.34%     66.01% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::2         4972     10.31%     76.32% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::3         4304      8.92%     85.24% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::4          384      0.80%     86.04% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::5         1857      3.85%     89.89% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::6          234      0.49%     90.37% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::7          157      0.33%     90.70% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::8         4487      9.30%    100.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::total        48238                       # Number of insts commited each cycle
system.cpu01.commit.committedInsts              86570                       # Number of instructions committed
system.cpu01.commit.committedOps                87193                       # Number of ops (including micro ops) committed
system.cpu01.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu01.commit.refs                        22286                       # Number of memory references committed
system.cpu01.commit.loads                       21582                       # Number of loads committed
system.cpu01.commit.membars                        21                       # Number of memory barriers committed
system.cpu01.commit.branches                     8134                       # Number of branches committed
system.cpu01.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu01.commit.int_insts                   79149                       # Number of committed integer instructions.
system.cpu01.commit.function_calls                 55                       # Number of function calls committed.
system.cpu01.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu01.commit.op_class_0::IntAlu          50504     57.92%     57.92% # Class of committed instruction
system.cpu01.commit.op_class_0::IntMult         14403     16.52%     74.44% # Class of committed instruction
system.cpu01.commit.op_class_0::IntDiv              0      0.00%     74.44% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatAdd            0      0.00%     74.44% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatCmp            0      0.00%     74.44% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatCvt            0      0.00%     74.44% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatMult            0      0.00%     74.44% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatDiv            0      0.00%     74.44% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatSqrt            0      0.00%     74.44% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAdd             0      0.00%     74.44% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAddAcc            0      0.00%     74.44% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAlu             0      0.00%     74.44% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdCmp             0      0.00%     74.44% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdCvt             0      0.00%     74.44% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMisc            0      0.00%     74.44% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMult            0      0.00%     74.44% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMultAcc            0      0.00%     74.44% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShift            0      0.00%     74.44% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShiftAcc            0      0.00%     74.44% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdSqrt            0      0.00%     74.44% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatAdd            0      0.00%     74.44% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatAlu            0      0.00%     74.44% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatCmp            0      0.00%     74.44% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatCvt            0      0.00%     74.44% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatDiv            0      0.00%     74.44% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMisc            0      0.00%     74.44% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMult            0      0.00%     74.44% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.44% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.44% # Class of committed instruction
system.cpu01.commit.op_class_0::MemRead         21582     24.75%     99.19% # Class of committed instruction
system.cpu01.commit.op_class_0::MemWrite          704      0.81%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::total           87193                       # Class of committed instruction
system.cpu01.commit.bw_lim_events                4487                       # number cycles where commit BW limit reached
system.cpu01.rob.rob_reads                     132159                       # The number of ROB reads
system.cpu01.rob.rob_writes                    177521                       # The number of ROB writes
system.cpu01.timesIdled                            49                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu01.idleCycles                          5322                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu01.quiesceCycles                     159990                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu01.committedInsts                     86570                       # Number of Instructions Simulated
system.cpu01.committedOps                       87193                       # Number of Ops (including micro ops) Simulated
system.cpu01.cpi                             0.622340                       # CPI: Cycles Per Instruction
system.cpu01.cpi_total                       0.622340                       # CPI: Total CPI of All Threads
system.cpu01.ipc                             1.606838                       # IPC: Instructions Per Cycle
system.cpu01.ipc_total                       1.606838                       # IPC: Total IPC of All Threads
system.cpu01.int_regfile_reads                 141516                       # number of integer regfile reads
system.cpu01.int_regfile_writes                 74444                       # number of integer regfile writes
system.cpu01.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu01.cc_regfile_reads                  329211                       # number of cc regfile reads
system.cpu01.cc_regfile_writes                  47687                       # number of cc regfile writes
system.cpu01.misc_regfile_reads                 23782                       # number of misc regfile reads
system.cpu01.misc_regfile_writes                   15                       # number of misc regfile writes
system.cpu01.dcache.tags.replacements               0                       # number of replacements
system.cpu01.dcache.tags.tagsinuse          41.984671                       # Cycle average of tags in use
system.cpu01.dcache.tags.total_refs             22018                       # Total number of references to valid blocks.
system.cpu01.dcache.tags.sampled_refs             259                       # Sample count of references to valid blocks.
system.cpu01.dcache.tags.avg_refs           85.011583                       # Average number of references to valid blocks.
system.cpu01.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.dcache.tags.occ_blocks::cpu01.data    41.984671                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_percent::cpu01.data     0.041001                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::total     0.041001                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_task_id_blocks::1024          259                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::1          244                       # Occupied blocks per task id
system.cpu01.dcache.tags.occ_task_id_percent::1024     0.252930                       # Percentage of cache occupancy per task id
system.cpu01.dcache.tags.tag_accesses           45444                       # Number of tag accesses
system.cpu01.dcache.tags.data_accesses          45444                       # Number of data accesses
system.cpu01.dcache.ReadReq_hits::cpu01.data        21366                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_hits::total         21366                       # number of ReadReq hits
system.cpu01.dcache.WriteReq_hits::cpu01.data          647                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_hits::total          647                       # number of WriteReq hits
system.cpu01.dcache.SoftPFReq_hits::cpu01.data            1                       # number of SoftPFReq hits
system.cpu01.dcache.SoftPFReq_hits::total            1                       # number of SoftPFReq hits
system.cpu01.dcache.demand_hits::cpu01.data        22013                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::total          22013                       # number of demand (read+write) hits
system.cpu01.dcache.overall_hits::cpu01.data        22014                       # number of overall hits
system.cpu01.dcache.overall_hits::total         22014                       # number of overall hits
system.cpu01.dcache.ReadReq_misses::cpu01.data          517                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_misses::total          517                       # number of ReadReq misses
system.cpu01.dcache.WriteReq_misses::cpu01.data           51                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_misses::total           51                       # number of WriteReq misses
system.cpu01.dcache.SoftPFReq_misses::cpu01.data            1                       # number of SoftPFReq misses
system.cpu01.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu01.dcache.LoadLockedReq_misses::cpu01.data            3                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu01.dcache.StoreCondReq_misses::cpu01.data            2                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu01.dcache.demand_misses::cpu01.data          568                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::total          568                       # number of demand (read+write) misses
system.cpu01.dcache.overall_misses::cpu01.data          569                       # number of overall misses
system.cpu01.dcache.overall_misses::total          569                       # number of overall misses
system.cpu01.dcache.ReadReq_miss_latency::cpu01.data     12652259                       # number of ReadReq miss cycles
system.cpu01.dcache.ReadReq_miss_latency::total     12652259                       # number of ReadReq miss cycles
system.cpu01.dcache.WriteReq_miss_latency::cpu01.data      2212994                       # number of WriteReq miss cycles
system.cpu01.dcache.WriteReq_miss_latency::total      2212994                       # number of WriteReq miss cycles
system.cpu01.dcache.LoadLockedReq_miss_latency::cpu01.data        36000                       # number of LoadLockedReq miss cycles
system.cpu01.dcache.LoadLockedReq_miss_latency::total        36000                       # number of LoadLockedReq miss cycles
system.cpu01.dcache.StoreCondReq_miss_latency::cpu01.data        24000                       # number of StoreCondReq miss cycles
system.cpu01.dcache.StoreCondReq_miss_latency::total        24000                       # number of StoreCondReq miss cycles
system.cpu01.dcache.demand_miss_latency::cpu01.data     14865253                       # number of demand (read+write) miss cycles
system.cpu01.dcache.demand_miss_latency::total     14865253                       # number of demand (read+write) miss cycles
system.cpu01.dcache.overall_miss_latency::cpu01.data     14865253                       # number of overall miss cycles
system.cpu01.dcache.overall_miss_latency::total     14865253                       # number of overall miss cycles
system.cpu01.dcache.ReadReq_accesses::cpu01.data        21883                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_accesses::total        21883                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::cpu01.data          698                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::total          698                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.SoftPFReq_accesses::cpu01.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu01.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::cpu01.data            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::total            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::cpu01.data            2                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::total            2                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.demand_accesses::cpu01.data        22581                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::total        22581                       # number of demand (read+write) accesses
system.cpu01.dcache.overall_accesses::cpu01.data        22583                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::total        22583                       # number of overall (read+write) accesses
system.cpu01.dcache.ReadReq_miss_rate::cpu01.data     0.023626                       # miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_miss_rate::total     0.023626                       # miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_miss_rate::cpu01.data     0.073066                       # miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_miss_rate::total     0.073066                       # miss rate for WriteReq accesses
system.cpu01.dcache.SoftPFReq_miss_rate::cpu01.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu01.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::cpu01.data            1                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::cpu01.data            1                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_miss_rate::cpu01.data     0.025154                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::total     0.025154                       # miss rate for demand accesses
system.cpu01.dcache.overall_miss_rate::cpu01.data     0.025196                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::total     0.025196                       # miss rate for overall accesses
system.cpu01.dcache.ReadReq_avg_miss_latency::cpu01.data 24472.454545                       # average ReadReq miss latency
system.cpu01.dcache.ReadReq_avg_miss_latency::total 24472.454545                       # average ReadReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::cpu01.data 43392.039216                       # average WriteReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::total 43392.039216                       # average WriteReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::cpu01.data        12000                       # average LoadLockedReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::total        12000                       # average LoadLockedReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::cpu01.data        12000                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::total        12000                       # average StoreCondReq miss latency
system.cpu01.dcache.demand_avg_miss_latency::cpu01.data 26171.220070                       # average overall miss latency
system.cpu01.dcache.demand_avg_miss_latency::total 26171.220070                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::cpu01.data 26125.224956                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::total 26125.224956                       # average overall miss latency
system.cpu01.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_targets          274                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_targets          274                       # average number of cycles each access was blocked
system.cpu01.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu01.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu01.dcache.ReadReq_mshr_hits::cpu01.data          275                       # number of ReadReq MSHR hits
system.cpu01.dcache.ReadReq_mshr_hits::total          275                       # number of ReadReq MSHR hits
system.cpu01.dcache.WriteReq_mshr_hits::cpu01.data           28                       # number of WriteReq MSHR hits
system.cpu01.dcache.WriteReq_mshr_hits::total           28                       # number of WriteReq MSHR hits
system.cpu01.dcache.demand_mshr_hits::cpu01.data          303                       # number of demand (read+write) MSHR hits
system.cpu01.dcache.demand_mshr_hits::total          303                       # number of demand (read+write) MSHR hits
system.cpu01.dcache.overall_mshr_hits::cpu01.data          303                       # number of overall MSHR hits
system.cpu01.dcache.overall_mshr_hits::total          303                       # number of overall MSHR hits
system.cpu01.dcache.ReadReq_mshr_misses::cpu01.data          242                       # number of ReadReq MSHR misses
system.cpu01.dcache.ReadReq_mshr_misses::total          242                       # number of ReadReq MSHR misses
system.cpu01.dcache.WriteReq_mshr_misses::cpu01.data           23                       # number of WriteReq MSHR misses
system.cpu01.dcache.WriteReq_mshr_misses::total           23                       # number of WriteReq MSHR misses
system.cpu01.dcache.SoftPFReq_mshr_misses::cpu01.data            1                       # number of SoftPFReq MSHR misses
system.cpu01.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu01.dcache.LoadLockedReq_mshr_misses::cpu01.data            3                       # number of LoadLockedReq MSHR misses
system.cpu01.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu01.dcache.StoreCondReq_mshr_misses::cpu01.data            2                       # number of StoreCondReq MSHR misses
system.cpu01.dcache.StoreCondReq_mshr_misses::total            2                       # number of StoreCondReq MSHR misses
system.cpu01.dcache.demand_mshr_misses::cpu01.data          265                       # number of demand (read+write) MSHR misses
system.cpu01.dcache.demand_mshr_misses::total          265                       # number of demand (read+write) MSHR misses
system.cpu01.dcache.overall_mshr_misses::cpu01.data          266                       # number of overall MSHR misses
system.cpu01.dcache.overall_mshr_misses::total          266                       # number of overall MSHR misses
system.cpu01.dcache.ReadReq_mshr_miss_latency::cpu01.data      5347869                       # number of ReadReq MSHR miss cycles
system.cpu01.dcache.ReadReq_mshr_miss_latency::total      5347869                       # number of ReadReq MSHR miss cycles
system.cpu01.dcache.WriteReq_mshr_miss_latency::cpu01.data       647253                       # number of WriteReq MSHR miss cycles
system.cpu01.dcache.WriteReq_mshr_miss_latency::total       647253                       # number of WriteReq MSHR miss cycles
system.cpu01.dcache.SoftPFReq_mshr_miss_latency::cpu01.data        50750                       # number of SoftPFReq MSHR miss cycles
system.cpu01.dcache.SoftPFReq_mshr_miss_latency::total        50750                       # number of SoftPFReq MSHR miss cycles
system.cpu01.dcache.LoadLockedReq_mshr_miss_latency::cpu01.data        27000                       # number of LoadLockedReq MSHR miss cycles
system.cpu01.dcache.LoadLockedReq_mshr_miss_latency::total        27000                       # number of LoadLockedReq MSHR miss cycles
system.cpu01.dcache.StoreCondReq_mshr_miss_latency::cpu01.data        18000                       # number of StoreCondReq MSHR miss cycles
system.cpu01.dcache.StoreCondReq_mshr_miss_latency::total        18000                       # number of StoreCondReq MSHR miss cycles
system.cpu01.dcache.demand_mshr_miss_latency::cpu01.data      5995122                       # number of demand (read+write) MSHR miss cycles
system.cpu01.dcache.demand_mshr_miss_latency::total      5995122                       # number of demand (read+write) MSHR miss cycles
system.cpu01.dcache.overall_mshr_miss_latency::cpu01.data      6045872                       # number of overall MSHR miss cycles
system.cpu01.dcache.overall_mshr_miss_latency::total      6045872                       # number of overall MSHR miss cycles
system.cpu01.dcache.ReadReq_mshr_miss_rate::cpu01.data     0.011059                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_mshr_miss_rate::total     0.011059                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::cpu01.data     0.032951                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::total     0.032951                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.SoftPFReq_mshr_miss_rate::cpu01.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu01.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::cpu01.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::cpu01.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_mshr_miss_rate::cpu01.data     0.011736                       # mshr miss rate for demand accesses
system.cpu01.dcache.demand_mshr_miss_rate::total     0.011736                       # mshr miss rate for demand accesses
system.cpu01.dcache.overall_mshr_miss_rate::cpu01.data     0.011779                       # mshr miss rate for overall accesses
system.cpu01.dcache.overall_mshr_miss_rate::total     0.011779                       # mshr miss rate for overall accesses
system.cpu01.dcache.ReadReq_avg_mshr_miss_latency::cpu01.data 22098.632231                       # average ReadReq mshr miss latency
system.cpu01.dcache.ReadReq_avg_mshr_miss_latency::total 22098.632231                       # average ReadReq mshr miss latency
system.cpu01.dcache.WriteReq_avg_mshr_miss_latency::cpu01.data 28141.434783                       # average WriteReq mshr miss latency
system.cpu01.dcache.WriteReq_avg_mshr_miss_latency::total 28141.434783                       # average WriteReq mshr miss latency
system.cpu01.dcache.SoftPFReq_avg_mshr_miss_latency::cpu01.data        50750                       # average SoftPFReq mshr miss latency
system.cpu01.dcache.SoftPFReq_avg_mshr_miss_latency::total        50750                       # average SoftPFReq mshr miss latency
system.cpu01.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu01.data         9000                       # average LoadLockedReq mshr miss latency
system.cpu01.dcache.LoadLockedReq_avg_mshr_miss_latency::total         9000                       # average LoadLockedReq mshr miss latency
system.cpu01.dcache.StoreCondReq_avg_mshr_miss_latency::cpu01.data         9000                       # average StoreCondReq mshr miss latency
system.cpu01.dcache.StoreCondReq_avg_mshr_miss_latency::total         9000                       # average StoreCondReq mshr miss latency
system.cpu01.dcache.demand_avg_mshr_miss_latency::cpu01.data 22623.101887                       # average overall mshr miss latency
system.cpu01.dcache.demand_avg_mshr_miss_latency::total 22623.101887                       # average overall mshr miss latency
system.cpu01.dcache.overall_avg_mshr_miss_latency::cpu01.data 22728.842105                       # average overall mshr miss latency
system.cpu01.dcache.overall_avg_mshr_miss_latency::total 22728.842105                       # average overall mshr miss latency
system.cpu01.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.icache.tags.replacements               0                       # number of replacements
system.cpu01.icache.tags.tagsinuse           9.972864                       # Cycle average of tags in use
system.cpu01.icache.tags.total_refs             24654                       # Total number of references to valid blocks.
system.cpu01.icache.tags.sampled_refs              48                       # Sample count of references to valid blocks.
system.cpu01.icache.tags.avg_refs          513.625000                       # Average number of references to valid blocks.
system.cpu01.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.icache.tags.occ_blocks::cpu01.inst     9.972864                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_percent::cpu01.inst     0.019478                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::total     0.019478                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_task_id_blocks::1024           48                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::1           44                       # Occupied blocks per task id
system.cpu01.icache.tags.occ_task_id_percent::1024     0.093750                       # Percentage of cache occupancy per task id
system.cpu01.icache.tags.tag_accesses           49494                       # Number of tag accesses
system.cpu01.icache.tags.data_accesses          49494                       # Number of data accesses
system.cpu01.icache.ReadReq_hits::cpu01.inst        24654                       # number of ReadReq hits
system.cpu01.icache.ReadReq_hits::total         24654                       # number of ReadReq hits
system.cpu01.icache.demand_hits::cpu01.inst        24654                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::total          24654                       # number of demand (read+write) hits
system.cpu01.icache.overall_hits::cpu01.inst        24654                       # number of overall hits
system.cpu01.icache.overall_hits::total         24654                       # number of overall hits
system.cpu01.icache.ReadReq_misses::cpu01.inst           69                       # number of ReadReq misses
system.cpu01.icache.ReadReq_misses::total           69                       # number of ReadReq misses
system.cpu01.icache.demand_misses::cpu01.inst           69                       # number of demand (read+write) misses
system.cpu01.icache.demand_misses::total           69                       # number of demand (read+write) misses
system.cpu01.icache.overall_misses::cpu01.inst           69                       # number of overall misses
system.cpu01.icache.overall_misses::total           69                       # number of overall misses
system.cpu01.icache.ReadReq_miss_latency::cpu01.inst      6042249                       # number of ReadReq miss cycles
system.cpu01.icache.ReadReq_miss_latency::total      6042249                       # number of ReadReq miss cycles
system.cpu01.icache.demand_miss_latency::cpu01.inst      6042249                       # number of demand (read+write) miss cycles
system.cpu01.icache.demand_miss_latency::total      6042249                       # number of demand (read+write) miss cycles
system.cpu01.icache.overall_miss_latency::cpu01.inst      6042249                       # number of overall miss cycles
system.cpu01.icache.overall_miss_latency::total      6042249                       # number of overall miss cycles
system.cpu01.icache.ReadReq_accesses::cpu01.inst        24723                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_accesses::total        24723                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.demand_accesses::cpu01.inst        24723                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::total        24723                       # number of demand (read+write) accesses
system.cpu01.icache.overall_accesses::cpu01.inst        24723                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::total        24723                       # number of overall (read+write) accesses
system.cpu01.icache.ReadReq_miss_rate::cpu01.inst     0.002791                       # miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_miss_rate::total     0.002791                       # miss rate for ReadReq accesses
system.cpu01.icache.demand_miss_rate::cpu01.inst     0.002791                       # miss rate for demand accesses
system.cpu01.icache.demand_miss_rate::total     0.002791                       # miss rate for demand accesses
system.cpu01.icache.overall_miss_rate::cpu01.inst     0.002791                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::total     0.002791                       # miss rate for overall accesses
system.cpu01.icache.ReadReq_avg_miss_latency::cpu01.inst 87568.826087                       # average ReadReq miss latency
system.cpu01.icache.ReadReq_avg_miss_latency::total 87568.826087                       # average ReadReq miss latency
system.cpu01.icache.demand_avg_miss_latency::cpu01.inst 87568.826087                       # average overall miss latency
system.cpu01.icache.demand_avg_miss_latency::total 87568.826087                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::cpu01.inst 87568.826087                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::total 87568.826087                       # average overall miss latency
system.cpu01.icache.blocked_cycles::no_mshrs         1641                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_targets           21                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_mshrs              12                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu01.icache.avg_blocked_cycles::no_mshrs   136.750000                       # average number of cycles each access was blocked
system.cpu01.icache.avg_blocked_cycles::no_targets           21                       # average number of cycles each access was blocked
system.cpu01.icache.fast_writes                     0                       # number of fast writes performed
system.cpu01.icache.cache_copies                    0                       # number of cache copies performed
system.cpu01.icache.ReadReq_mshr_hits::cpu01.inst           20                       # number of ReadReq MSHR hits
system.cpu01.icache.ReadReq_mshr_hits::total           20                       # number of ReadReq MSHR hits
system.cpu01.icache.demand_mshr_hits::cpu01.inst           20                       # number of demand (read+write) MSHR hits
system.cpu01.icache.demand_mshr_hits::total           20                       # number of demand (read+write) MSHR hits
system.cpu01.icache.overall_mshr_hits::cpu01.inst           20                       # number of overall MSHR hits
system.cpu01.icache.overall_mshr_hits::total           20                       # number of overall MSHR hits
system.cpu01.icache.ReadReq_mshr_misses::cpu01.inst           49                       # number of ReadReq MSHR misses
system.cpu01.icache.ReadReq_mshr_misses::total           49                       # number of ReadReq MSHR misses
system.cpu01.icache.demand_mshr_misses::cpu01.inst           49                       # number of demand (read+write) MSHR misses
system.cpu01.icache.demand_mshr_misses::total           49                       # number of demand (read+write) MSHR misses
system.cpu01.icache.overall_mshr_misses::cpu01.inst           49                       # number of overall MSHR misses
system.cpu01.icache.overall_mshr_misses::total           49                       # number of overall MSHR misses
system.cpu01.icache.ReadReq_mshr_miss_latency::cpu01.inst      4614499                       # number of ReadReq MSHR miss cycles
system.cpu01.icache.ReadReq_mshr_miss_latency::total      4614499                       # number of ReadReq MSHR miss cycles
system.cpu01.icache.demand_mshr_miss_latency::cpu01.inst      4614499                       # number of demand (read+write) MSHR miss cycles
system.cpu01.icache.demand_mshr_miss_latency::total      4614499                       # number of demand (read+write) MSHR miss cycles
system.cpu01.icache.overall_mshr_miss_latency::cpu01.inst      4614499                       # number of overall MSHR miss cycles
system.cpu01.icache.overall_mshr_miss_latency::total      4614499                       # number of overall MSHR miss cycles
system.cpu01.icache.ReadReq_mshr_miss_rate::cpu01.inst     0.001982                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_mshr_miss_rate::total     0.001982                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.demand_mshr_miss_rate::cpu01.inst     0.001982                       # mshr miss rate for demand accesses
system.cpu01.icache.demand_mshr_miss_rate::total     0.001982                       # mshr miss rate for demand accesses
system.cpu01.icache.overall_mshr_miss_rate::cpu01.inst     0.001982                       # mshr miss rate for overall accesses
system.cpu01.icache.overall_mshr_miss_rate::total     0.001982                       # mshr miss rate for overall accesses
system.cpu01.icache.ReadReq_avg_mshr_miss_latency::cpu01.inst 94173.448980                       # average ReadReq mshr miss latency
system.cpu01.icache.ReadReq_avg_mshr_miss_latency::total 94173.448980                       # average ReadReq mshr miss latency
system.cpu01.icache.demand_avg_mshr_miss_latency::cpu01.inst 94173.448980                       # average overall mshr miss latency
system.cpu01.icache.demand_avg_mshr_miss_latency::total 94173.448980                       # average overall mshr miss latency
system.cpu01.icache.overall_avg_mshr_miss_latency::cpu01.inst 94173.448980                       # average overall mshr miss latency
system.cpu01.icache.overall_avg_mshr_miss_latency::total 94173.448980                       # average overall mshr miss latency
system.cpu01.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.branchPred.lookups                  8491                       # Number of BP lookups
system.cpu02.branchPred.condPredicted            8141                       # Number of conditional branches predicted
system.cpu02.branchPred.condIncorrect             275                       # Number of conditional branches incorrect
system.cpu02.branchPred.BTBLookups               6644                       # Number of BTB lookups
system.cpu02.branchPred.BTBHits                  6551                       # Number of BTB hits
system.cpu02.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu02.branchPred.BTBHitPct           98.600241                       # BTB Hit Percentage
system.cpu02.branchPred.usedRAS                   130                       # Number of times the RAS was used to get a target.
system.cpu02.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu02.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu02.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu02.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu02.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu02.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu02.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu02.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu02.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu02.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu02.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu02.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu02.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu02.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu02.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu02.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu02.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu02.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu02.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu02.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu02.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu02.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu02.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.inst_hits                          0                       # ITB inst hits
system.cpu02.dtb.inst_misses                        0                       # ITB inst misses
system.cpu02.dtb.read_hits                          0                       # DTB read hits
system.cpu02.dtb.read_misses                        0                       # DTB read misses
system.cpu02.dtb.write_hits                         0                       # DTB write hits
system.cpu02.dtb.write_misses                       0                       # DTB write misses
system.cpu02.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu02.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu02.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu02.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu02.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu02.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu02.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu02.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu02.dtb.read_accesses                      0                       # DTB read accesses
system.cpu02.dtb.write_accesses                     0                       # DTB write accesses
system.cpu02.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu02.dtb.hits                               0                       # DTB hits
system.cpu02.dtb.misses                             0                       # DTB misses
system.cpu02.dtb.accesses                           0                       # DTB accesses
system.cpu02.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu02.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu02.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu02.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu02.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu02.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu02.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu02.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu02.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu02.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu02.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu02.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu02.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu02.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu02.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu02.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu02.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu02.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu02.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu02.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu02.itb.walker.walks                       0                       # Table walker walks requested
system.cpu02.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.inst_hits                          0                       # ITB inst hits
system.cpu02.itb.inst_misses                        0                       # ITB inst misses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu02.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu02.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu02.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu02.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu02.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu02.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu02.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu02.itb.hits                               0                       # DTB hits
system.cpu02.itb.misses                             0                       # DTB misses
system.cpu02.itb.accesses                           0                       # DTB accesses
system.cpu02.numCycles                          53374                       # number of cpu cycles simulated
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.fetch.icacheStallCycles             1470                       # Number of cycles fetch is stalled on an Icache miss
system.cpu02.fetch.Insts                        90673                       # Number of instructions fetch has processed
system.cpu02.fetch.Branches                      8491                       # Number of branches that fetch encountered
system.cpu02.fetch.predictedBranches             6681                       # Number of branches that fetch has predicted taken
system.cpu02.fetch.Cycles                       45627                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu02.fetch.SquashCycles                   584                       # Number of cycles fetch has spent squashing
system.cpu02.fetch.MiscStallCycles                133                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu02.fetch.PendingTrapStallCycles          174                       # Number of stall cycles due to pending traps
system.cpu02.fetch.IcacheWaitRetryStallCycles           57                       # Number of stall cycles due to full MSHR
system.cpu02.fetch.CacheLines                   24392                       # Number of cache lines fetched
system.cpu02.fetch.IcacheSquashes                  33                       # Number of outstanding Icache misses that were squashed
system.cpu02.fetch.rateDist::samples            47753                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::mean            1.931020                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::stdev           1.125732                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::0                   4475      9.37%      9.37% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::1                  18593     38.94%     48.31% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::2                    436      0.91%     49.22% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::3                  24249     50.78%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::total              47753                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.branchRate                0.159085                       # Number of branch fetches per cycle
system.cpu02.fetch.rate                      1.698823                       # Number of inst fetches per cycle
system.cpu02.decode.IdleCycles                   2077                       # Number of cycles decode is idle
system.cpu02.decode.BlockedCycles                3701                       # Number of cycles decode is blocked
system.cpu02.decode.RunCycles                   40940                       # Number of cycles decode is running
system.cpu02.decode.UnblockCycles                 766                       # Number of cycles decode is unblocking
system.cpu02.decode.SquashCycles                  269                       # Number of cycles decode is squashing
system.cpu02.decode.BranchResolved                117                       # Number of times decode resolved a branch
system.cpu02.decode.BranchMispred                  23                       # Number of times decode detected a branch misprediction
system.cpu02.decode.DecodedInsts                89219                       # Number of instructions handled by decode
system.cpu02.decode.SquashedInsts                1144                       # Number of squashed instructions handled by decode
system.cpu02.rename.SquashCycles                  269                       # Number of cycles rename is squashing
system.cpu02.rename.IdleCycles                   3233                       # Number of cycles rename is idle
system.cpu02.rename.BlockCycles                  2003                       # Number of cycles rename is blocking
system.cpu02.rename.serializeStallCycles          769                       # count of cycles rename stalled for serializing inst
system.cpu02.rename.RunCycles                   40459                       # Number of cycles rename is running
system.cpu02.rename.UnblockCycles                1020                       # Number of cycles rename is unblocking
system.cpu02.rename.RenamedInsts                88142                       # Number of instructions processed by rename
system.cpu02.rename.SquashedInsts                 353                       # Number of squashed instructions processed by rename
system.cpu02.rename.ROBFullEvents                 706                       # Number of times rename has blocked due to ROB full
system.cpu02.rename.SQFullEvents                   48                       # Number of times rename has blocked due to SQ full
system.cpu02.rename.RenamedOperands            121460                       # Number of destination operands rename has renamed
system.cpu02.rename.RenameLookups              433670                       # Number of register rename lookups that rename has made
system.cpu02.rename.int_rename_lookups         141826                       # Number of integer rename lookups
system.cpu02.rename.CommittedMaps              118974                       # Number of HB maps that are committed
system.cpu02.rename.UndoneMaps                   2453                       # Number of HB maps that are undone due to squashing
system.cpu02.rename.serializingInsts               16                       # count of serializing insts renamed
system.cpu02.rename.tempSerializingInsts           16                       # count of temporary serializing insts renamed
system.cpu02.rename.skidInsts                    1742                       # count of insts added to the skid buffer
system.cpu02.memDep0.insertedLoads              22191                       # Number of loads inserted to the mem dependence unit.
system.cpu02.memDep0.insertedStores               837                       # Number of stores inserted to the mem dependence unit.
system.cpu02.memDep0.conflictingLoads             107                       # Number of conflicting loads.
system.cpu02.memDep0.conflictingStores             65                       # Number of conflicting stores.
system.cpu02.iq.iqInstsAdded                    87761                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu02.iq.iqNonSpecInstsAdded                35                       # Number of non-speculative instructions added to the IQ
system.cpu02.iq.iqInstsIssued                   87265                       # Number of instructions issued
system.cpu02.iq.iqSquashedInstsIssued             135                       # Number of squashed instructions issued
system.cpu02.iq.iqSquashedInstsExamined          1944                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu02.iq.iqSquashedOperandsExamined         5785                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu02.iq.issued_per_cycle::samples        47753                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::mean       1.827424                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::stdev      1.204233                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::0             10027     21.00%     21.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::1              8881     18.60%     39.60% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::2              8645     18.10%     57.70% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::3             19706     41.27%     98.97% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::4               494      1.03%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::5                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::6                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::7                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::8                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::total         47753                       # Number of insts issued each cycle
system.cpu02.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntAlu                  2176     16.47%     16.47% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntMult                  259      1.96%     18.43% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntDiv                     0      0.00%     18.43% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatAdd                   0      0.00%     18.43% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatCmp                   0      0.00%     18.43% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatCvt                   0      0.00%     18.43% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatMult                  0      0.00%     18.43% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatDiv                   0      0.00%     18.43% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatSqrt                  0      0.00%     18.43% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAdd                    0      0.00%     18.43% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAddAcc                 0      0.00%     18.43% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAlu                    0      0.00%     18.43% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdCmp                    0      0.00%     18.43% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdCvt                    0      0.00%     18.43% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMisc                   0      0.00%     18.43% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMult                   0      0.00%     18.43% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMultAcc                0      0.00%     18.43% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShift                  0      0.00%     18.43% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShiftAcc               0      0.00%     18.43% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdSqrt                   0      0.00%     18.43% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatAdd               0      0.00%     18.43% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatAlu               0      0.00%     18.43% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatCmp               0      0.00%     18.43% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatCvt               0      0.00%     18.43% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatDiv               0      0.00%     18.43% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMisc              0      0.00%     18.43% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMult              0      0.00%     18.43% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMultAcc            0      0.00%     18.43% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatSqrt              0      0.00%     18.43% # attempts to use FU when none available
system.cpu02.iq.fu_full::MemRead                10242     77.52%     95.95% # attempts to use FU when none available
system.cpu02.iq.fu_full::MemWrite                 535      4.05%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu02.iq.FU_type_0::IntAlu               50046     57.35%     57.35% # Type of FU issued
system.cpu02.iq.FU_type_0::IntMult              14403     16.50%     73.85% # Type of FU issued
system.cpu02.iq.FU_type_0::IntDiv                   0      0.00%     73.85% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatAdd                 0      0.00%     73.85% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatCmp                 0      0.00%     73.85% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatCvt                 0      0.00%     73.85% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatMult                0      0.00%     73.85% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatDiv                 0      0.00%     73.85% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatSqrt                0      0.00%     73.85% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAdd                  0      0.00%     73.85% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAddAcc               0      0.00%     73.85% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAlu                  0      0.00%     73.85% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdCmp                  0      0.00%     73.85% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdCvt                  0      0.00%     73.85% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMisc                 0      0.00%     73.85% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMult                 0      0.00%     73.85% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMultAcc              0      0.00%     73.85% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShift                0      0.00%     73.85% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.85% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdSqrt                 0      0.00%     73.85% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.85% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.85% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.85% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.85% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.85% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.85% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMult            0      0.00%     73.85% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.85% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.85% # Type of FU issued
system.cpu02.iq.FU_type_0::MemRead              22061     25.28%     99.13% # Type of FU issued
system.cpu02.iq.FU_type_0::MemWrite               755      0.87%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::total                87265                       # Type of FU issued
system.cpu02.iq.rate                         1.634972                       # Inst issue rate
system.cpu02.iq.fu_busy_cnt                     13212                       # FU busy when requested
system.cpu02.iq.fu_busy_rate                 0.151401                       # FU busy rate (busy events/executed inst)
system.cpu02.iq.int_inst_queue_reads           235629                       # Number of integer instruction queue reads
system.cpu02.iq.int_inst_queue_writes           89743                       # Number of integer instruction queue writes
system.cpu02.iq.int_inst_queue_wakeup_accesses        86440                       # Number of integer instruction queue wakeup accesses
system.cpu02.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu02.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu02.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu02.iq.int_alu_accesses               100477                       # Number of integer alu accesses
system.cpu02.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu02.iew.lsq.thread0.forwLoads              4                       # Number of loads that had data forwarded from stores
system.cpu02.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu02.iew.lsq.thread0.squashedLoads          791                       # Number of loads squashed
system.cpu02.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu02.iew.lsq.thread0.memOrderViolation            3                       # Number of memory ordering violations
system.cpu02.iew.lsq.thread0.squashedStores          152                       # Number of stores squashed
system.cpu02.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu02.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu02.iew.lsq.thread0.rescheduledLoads           14                       # Number of loads that were rescheduled
system.cpu02.iew.lsq.thread0.cacheBlocked            2                       # Number of times an access to memory failed due to the cache being blocked
system.cpu02.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu02.iew.iewSquashCycles                  269                       # Number of cycles IEW is squashing
system.cpu02.iew.iewBlockCycles                    33                       # Number of cycles IEW is blocking
system.cpu02.iew.iewUnblockCycles                   2                       # Number of cycles IEW is unblocking
system.cpu02.iew.iewDispatchedInsts             87799                       # Number of instructions dispatched to IQ
system.cpu02.iew.iewDispSquashedInsts               0                       # Number of squashed instructions skipped by dispatch
system.cpu02.iew.iewDispLoadInsts               22191                       # Number of dispatched load instructions
system.cpu02.iew.iewDispStoreInsts                837                       # Number of dispatched store instructions
system.cpu02.iew.iewDispNonSpecInsts               16                       # Number of dispatched non-speculative instructions
system.cpu02.iew.iewIQFullEvents                    1                       # Number of times the IQ has become full, causing a stall
system.cpu02.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu02.iew.memOrderViolationEvents            3                       # Number of memory order violations
system.cpu02.iew.predictedTakenIncorrect          137                       # Number of branches that were predicted taken incorrectly
system.cpu02.iew.predictedNotTakenIncorrect          116                       # Number of branches that were predicted not taken incorrectly
system.cpu02.iew.branchMispredicts                253                       # Number of branch mispredicts detected at execute
system.cpu02.iew.iewExecutedInsts               86714                       # Number of executed instructions
system.cpu02.iew.iewExecLoadInsts               21722                       # Number of load instructions executed
system.cpu02.iew.iewExecSquashedInsts             550                       # Number of squashed instructions skipped in execute
system.cpu02.iew.exec_swp                           0                       # number of swp insts executed
system.cpu02.iew.exec_nop                           3                       # number of nop insts executed
system.cpu02.iew.exec_refs                      22460                       # number of memory reference insts executed
system.cpu02.iew.exec_branches                   7852                       # Number of branches executed
system.cpu02.iew.exec_stores                      738                       # Number of stores executed
system.cpu02.iew.exec_rate                   1.624649                       # Inst execution rate
system.cpu02.iew.wb_sent                        86458                       # cumulative count of insts sent to commit
system.cpu02.iew.wb_count                       86440                       # cumulative count of insts written-back
system.cpu02.iew.wb_producers                   62393                       # num instructions producing a value
system.cpu02.iew.wb_consumers                   84145                       # num instructions consuming a value
system.cpu02.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu02.iew.wb_rate                     1.619515                       # insts written-back per cycle
system.cpu02.iew.wb_fanout                   0.741494                       # average fanout of values written-back
system.cpu02.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu02.commit.commitSquashedInsts          1364                       # The number of squashed insts skipped by commit
system.cpu02.commit.commitNonSpecStalls            35                       # The number of times commit has been forced to stall to communicate backwards
system.cpu02.commit.branchMispredicts             252                       # The number of times a branch was mispredicted
system.cpu02.commit.committed_per_cycle::samples        47452                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::mean     1.808944                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::stdev     2.383099                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::0        16596     34.97%     34.97% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::1        14639     30.85%     65.82% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::2         4973     10.48%     76.30% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::3         4292      9.04%     85.35% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::4          381      0.80%     86.15% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::5         1707      3.60%     89.75% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::6          221      0.47%     90.22% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::7          152      0.32%     90.54% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::8         4491      9.46%    100.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::total        47452                       # Number of insts commited each cycle
system.cpu02.commit.committedInsts              85248                       # Number of instructions committed
system.cpu02.commit.committedOps                85838                       # Number of ops (including micro ops) committed
system.cpu02.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu02.commit.refs                        22084                       # Number of memory references committed
system.cpu02.commit.loads                       21399                       # Number of loads committed
system.cpu02.commit.membars                        19                       # Number of memory barriers committed
system.cpu02.commit.branches                     7805                       # Number of branches committed
system.cpu02.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu02.commit.int_insts                   78118                       # Number of committed integer instructions.
system.cpu02.commit.function_calls                 52                       # Number of function calls committed.
system.cpu02.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu02.commit.op_class_0::IntAlu          49351     57.49%     57.49% # Class of committed instruction
system.cpu02.commit.op_class_0::IntMult         14403     16.78%     74.27% # Class of committed instruction
system.cpu02.commit.op_class_0::IntDiv              0      0.00%     74.27% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatAdd            0      0.00%     74.27% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatCmp            0      0.00%     74.27% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatCvt            0      0.00%     74.27% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatMult            0      0.00%     74.27% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatDiv            0      0.00%     74.27% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatSqrt            0      0.00%     74.27% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAdd             0      0.00%     74.27% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAddAcc            0      0.00%     74.27% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAlu             0      0.00%     74.27% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdCmp             0      0.00%     74.27% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdCvt             0      0.00%     74.27% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMisc            0      0.00%     74.27% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMult            0      0.00%     74.27% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMultAcc            0      0.00%     74.27% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShift            0      0.00%     74.27% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShiftAcc            0      0.00%     74.27% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdSqrt            0      0.00%     74.27% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatAdd            0      0.00%     74.27% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatAlu            0      0.00%     74.27% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatCmp            0      0.00%     74.27% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatCvt            0      0.00%     74.27% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatDiv            0      0.00%     74.27% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMisc            0      0.00%     74.27% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMult            0      0.00%     74.27% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.27% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.27% # Class of committed instruction
system.cpu02.commit.op_class_0::MemRead         21399     24.93%     99.20% # Class of committed instruction
system.cpu02.commit.op_class_0::MemWrite          685      0.80%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::total           85838                       # Class of committed instruction
system.cpu02.commit.bw_lim_events                4491                       # number cycles where commit BW limit reached
system.cpu02.rob.rob_reads                     129981                       # The number of ROB reads
system.cpu02.rob.rob_writes                    174718                       # The number of ROB writes
system.cpu02.timesIdled                            47                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu02.idleCycles                          5621                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu02.quiesceCycles                     160492                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu02.committedInsts                     85248                       # Number of Instructions Simulated
system.cpu02.committedOps                       85838                       # Number of Ops (including micro ops) Simulated
system.cpu02.cpi                             0.626103                       # CPI: Cycles Per Instruction
system.cpu02.cpi_total                       0.626103                       # CPI: Total CPI of All Threads
system.cpu02.ipc                             1.597182                       # IPC: Instructions Per Cycle
system.cpu02.ipc_total                       1.597182                       # IPC: Total IPC of All Threads
system.cpu02.int_regfile_reads                 139675                       # number of integer regfile reads
system.cpu02.int_regfile_writes                 73884                       # number of integer regfile writes
system.cpu02.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu02.cc_regfile_reads                  324537                       # number of cc regfile reads
system.cpu02.cc_regfile_writes                  45766                       # number of cc regfile writes
system.cpu02.misc_regfile_reads                 23561                       # number of misc regfile reads
system.cpu02.misc_regfile_writes                   10                       # number of misc regfile writes
system.cpu02.dcache.tags.replacements               0                       # number of replacements
system.cpu02.dcache.tags.tagsinuse          41.632067                       # Cycle average of tags in use
system.cpu02.dcache.tags.total_refs             21816                       # Total number of references to valid blocks.
system.cpu02.dcache.tags.sampled_refs             260                       # Sample count of references to valid blocks.
system.cpu02.dcache.tags.avg_refs           83.907692                       # Average number of references to valid blocks.
system.cpu02.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.dcache.tags.occ_blocks::cpu02.data    41.632067                       # Average occupied blocks per requestor
system.cpu02.dcache.tags.occ_percent::cpu02.data     0.040656                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_percent::total     0.040656                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_task_id_blocks::1024          260                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::1          245                       # Occupied blocks per task id
system.cpu02.dcache.tags.occ_task_id_percent::1024     0.253906                       # Percentage of cache occupancy per task id
system.cpu02.dcache.tags.tag_accesses           45034                       # Number of tag accesses
system.cpu02.dcache.tags.data_accesses          45034                       # Number of data accesses
system.cpu02.dcache.ReadReq_hits::cpu02.data        21184                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_hits::total         21184                       # number of ReadReq hits
system.cpu02.dcache.WriteReq_hits::cpu02.data          627                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_hits::total          627                       # number of WriteReq hits
system.cpu02.dcache.SoftPFReq_hits::cpu02.data            1                       # number of SoftPFReq hits
system.cpu02.dcache.SoftPFReq_hits::total            1                       # number of SoftPFReq hits
system.cpu02.dcache.demand_hits::cpu02.data        21811                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::total          21811                       # number of demand (read+write) hits
system.cpu02.dcache.overall_hits::cpu02.data        21812                       # number of overall hits
system.cpu02.dcache.overall_hits::total         21812                       # number of overall hits
system.cpu02.dcache.ReadReq_misses::cpu02.data          514                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_misses::total          514                       # number of ReadReq misses
system.cpu02.dcache.WriteReq_misses::cpu02.data           53                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_misses::total           53                       # number of WriteReq misses
system.cpu02.dcache.SoftPFReq_misses::cpu02.data            1                       # number of SoftPFReq misses
system.cpu02.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu02.dcache.LoadLockedReq_misses::cpu02.data            2                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu02.dcache.StoreCondReq_misses::cpu02.data            2                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu02.dcache.demand_misses::cpu02.data          567                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::total          567                       # number of demand (read+write) misses
system.cpu02.dcache.overall_misses::cpu02.data          568                       # number of overall misses
system.cpu02.dcache.overall_misses::total          568                       # number of overall misses
system.cpu02.dcache.ReadReq_miss_latency::cpu02.data     13501384                       # number of ReadReq miss cycles
system.cpu02.dcache.ReadReq_miss_latency::total     13501384                       # number of ReadReq miss cycles
system.cpu02.dcache.WriteReq_miss_latency::cpu02.data      3991246                       # number of WriteReq miss cycles
system.cpu02.dcache.WriteReq_miss_latency::total      3991246                       # number of WriteReq miss cycles
system.cpu02.dcache.LoadLockedReq_miss_latency::cpu02.data        24000                       # number of LoadLockedReq miss cycles
system.cpu02.dcache.LoadLockedReq_miss_latency::total        24000                       # number of LoadLockedReq miss cycles
system.cpu02.dcache.StoreCondReq_miss_latency::cpu02.data        24000                       # number of StoreCondReq miss cycles
system.cpu02.dcache.StoreCondReq_miss_latency::total        24000                       # number of StoreCondReq miss cycles
system.cpu02.dcache.demand_miss_latency::cpu02.data     17492630                       # number of demand (read+write) miss cycles
system.cpu02.dcache.demand_miss_latency::total     17492630                       # number of demand (read+write) miss cycles
system.cpu02.dcache.overall_miss_latency::cpu02.data     17492630                       # number of overall miss cycles
system.cpu02.dcache.overall_miss_latency::total     17492630                       # number of overall miss cycles
system.cpu02.dcache.ReadReq_accesses::cpu02.data        21698                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_accesses::total        21698                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::cpu02.data          680                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::total          680                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.SoftPFReq_accesses::cpu02.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu02.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::cpu02.data            2                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::total            2                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::cpu02.data            2                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::total            2                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.demand_accesses::cpu02.data        22378                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::total        22378                       # number of demand (read+write) accesses
system.cpu02.dcache.overall_accesses::cpu02.data        22380                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::total        22380                       # number of overall (read+write) accesses
system.cpu02.dcache.ReadReq_miss_rate::cpu02.data     0.023689                       # miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_miss_rate::total     0.023689                       # miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_miss_rate::cpu02.data     0.077941                       # miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_miss_rate::total     0.077941                       # miss rate for WriteReq accesses
system.cpu02.dcache.SoftPFReq_miss_rate::cpu02.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu02.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::cpu02.data            1                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::cpu02.data            1                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_miss_rate::cpu02.data     0.025337                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::total     0.025337                       # miss rate for demand accesses
system.cpu02.dcache.overall_miss_rate::cpu02.data     0.025380                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::total     0.025380                       # miss rate for overall accesses
system.cpu02.dcache.ReadReq_avg_miss_latency::cpu02.data 26267.284047                       # average ReadReq miss latency
system.cpu02.dcache.ReadReq_avg_miss_latency::total 26267.284047                       # average ReadReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::cpu02.data 75306.528302                       # average WriteReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::total 75306.528302                       # average WriteReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::cpu02.data        12000                       # average LoadLockedReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::total        12000                       # average LoadLockedReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::cpu02.data        12000                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::total        12000                       # average StoreCondReq miss latency
system.cpu02.dcache.demand_avg_miss_latency::cpu02.data 30851.199295                       # average overall miss latency
system.cpu02.dcache.demand_avg_miss_latency::total 30851.199295                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::cpu02.data 30796.883803                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::total 30796.883803                       # average overall miss latency
system.cpu02.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_targets          305                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_targets          305                       # average number of cycles each access was blocked
system.cpu02.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu02.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu02.dcache.ReadReq_mshr_hits::cpu02.data          273                       # number of ReadReq MSHR hits
system.cpu02.dcache.ReadReq_mshr_hits::total          273                       # number of ReadReq MSHR hits
system.cpu02.dcache.WriteReq_mshr_hits::cpu02.data           30                       # number of WriteReq MSHR hits
system.cpu02.dcache.WriteReq_mshr_hits::total           30                       # number of WriteReq MSHR hits
system.cpu02.dcache.demand_mshr_hits::cpu02.data          303                       # number of demand (read+write) MSHR hits
system.cpu02.dcache.demand_mshr_hits::total          303                       # number of demand (read+write) MSHR hits
system.cpu02.dcache.overall_mshr_hits::cpu02.data          303                       # number of overall MSHR hits
system.cpu02.dcache.overall_mshr_hits::total          303                       # number of overall MSHR hits
system.cpu02.dcache.ReadReq_mshr_misses::cpu02.data          241                       # number of ReadReq MSHR misses
system.cpu02.dcache.ReadReq_mshr_misses::total          241                       # number of ReadReq MSHR misses
system.cpu02.dcache.WriteReq_mshr_misses::cpu02.data           23                       # number of WriteReq MSHR misses
system.cpu02.dcache.WriteReq_mshr_misses::total           23                       # number of WriteReq MSHR misses
system.cpu02.dcache.SoftPFReq_mshr_misses::cpu02.data            1                       # number of SoftPFReq MSHR misses
system.cpu02.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu02.dcache.LoadLockedReq_mshr_misses::cpu02.data            2                       # number of LoadLockedReq MSHR misses
system.cpu02.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu02.dcache.StoreCondReq_mshr_misses::cpu02.data            2                       # number of StoreCondReq MSHR misses
system.cpu02.dcache.StoreCondReq_mshr_misses::total            2                       # number of StoreCondReq MSHR misses
system.cpu02.dcache.demand_mshr_misses::cpu02.data          264                       # number of demand (read+write) MSHR misses
system.cpu02.dcache.demand_mshr_misses::total          264                       # number of demand (read+write) MSHR misses
system.cpu02.dcache.overall_mshr_misses::cpu02.data          265                       # number of overall MSHR misses
system.cpu02.dcache.overall_mshr_misses::total          265                       # number of overall MSHR misses
system.cpu02.dcache.ReadReq_mshr_miss_latency::cpu02.data      5240680                       # number of ReadReq MSHR miss cycles
system.cpu02.dcache.ReadReq_mshr_miss_latency::total      5240680                       # number of ReadReq MSHR miss cycles
system.cpu02.dcache.WriteReq_mshr_miss_latency::cpu02.data      1252502                       # number of WriteReq MSHR miss cycles
system.cpu02.dcache.WriteReq_mshr_miss_latency::total      1252502                       # number of WriteReq MSHR miss cycles
system.cpu02.dcache.SoftPFReq_mshr_miss_latency::cpu02.data        69750                       # number of SoftPFReq MSHR miss cycles
system.cpu02.dcache.SoftPFReq_mshr_miss_latency::total        69750                       # number of SoftPFReq MSHR miss cycles
system.cpu02.dcache.LoadLockedReq_mshr_miss_latency::cpu02.data        18000                       # number of LoadLockedReq MSHR miss cycles
system.cpu02.dcache.LoadLockedReq_mshr_miss_latency::total        18000                       # number of LoadLockedReq MSHR miss cycles
system.cpu02.dcache.StoreCondReq_mshr_miss_latency::cpu02.data        18000                       # number of StoreCondReq MSHR miss cycles
system.cpu02.dcache.StoreCondReq_mshr_miss_latency::total        18000                       # number of StoreCondReq MSHR miss cycles
system.cpu02.dcache.demand_mshr_miss_latency::cpu02.data      6493182                       # number of demand (read+write) MSHR miss cycles
system.cpu02.dcache.demand_mshr_miss_latency::total      6493182                       # number of demand (read+write) MSHR miss cycles
system.cpu02.dcache.overall_mshr_miss_latency::cpu02.data      6562932                       # number of overall MSHR miss cycles
system.cpu02.dcache.overall_mshr_miss_latency::total      6562932                       # number of overall MSHR miss cycles
system.cpu02.dcache.ReadReq_mshr_miss_rate::cpu02.data     0.011107                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_mshr_miss_rate::total     0.011107                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::cpu02.data     0.033824                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::total     0.033824                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.SoftPFReq_mshr_miss_rate::cpu02.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu02.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::cpu02.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::cpu02.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_mshr_miss_rate::cpu02.data     0.011797                       # mshr miss rate for demand accesses
system.cpu02.dcache.demand_mshr_miss_rate::total     0.011797                       # mshr miss rate for demand accesses
system.cpu02.dcache.overall_mshr_miss_rate::cpu02.data     0.011841                       # mshr miss rate for overall accesses
system.cpu02.dcache.overall_mshr_miss_rate::total     0.011841                       # mshr miss rate for overall accesses
system.cpu02.dcache.ReadReq_avg_mshr_miss_latency::cpu02.data 21745.560166                       # average ReadReq mshr miss latency
system.cpu02.dcache.ReadReq_avg_mshr_miss_latency::total 21745.560166                       # average ReadReq mshr miss latency
system.cpu02.dcache.WriteReq_avg_mshr_miss_latency::cpu02.data 54456.608696                       # average WriteReq mshr miss latency
system.cpu02.dcache.WriteReq_avg_mshr_miss_latency::total 54456.608696                       # average WriteReq mshr miss latency
system.cpu02.dcache.SoftPFReq_avg_mshr_miss_latency::cpu02.data        69750                       # average SoftPFReq mshr miss latency
system.cpu02.dcache.SoftPFReq_avg_mshr_miss_latency::total        69750                       # average SoftPFReq mshr miss latency
system.cpu02.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu02.data         9000                       # average LoadLockedReq mshr miss latency
system.cpu02.dcache.LoadLockedReq_avg_mshr_miss_latency::total         9000                       # average LoadLockedReq mshr miss latency
system.cpu02.dcache.StoreCondReq_avg_mshr_miss_latency::cpu02.data         9000                       # average StoreCondReq mshr miss latency
system.cpu02.dcache.StoreCondReq_avg_mshr_miss_latency::total         9000                       # average StoreCondReq mshr miss latency
system.cpu02.dcache.demand_avg_mshr_miss_latency::cpu02.data 24595.386364                       # average overall mshr miss latency
system.cpu02.dcache.demand_avg_mshr_miss_latency::total 24595.386364                       # average overall mshr miss latency
system.cpu02.dcache.overall_avg_mshr_miss_latency::cpu02.data 24765.781132                       # average overall mshr miss latency
system.cpu02.dcache.overall_avg_mshr_miss_latency::total 24765.781132                       # average overall mshr miss latency
system.cpu02.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.icache.tags.replacements               0                       # number of replacements
system.cpu02.icache.tags.tagsinuse           9.875182                       # Cycle average of tags in use
system.cpu02.icache.tags.total_refs             24333                       # Total number of references to valid blocks.
system.cpu02.icache.tags.sampled_refs              47                       # Sample count of references to valid blocks.
system.cpu02.icache.tags.avg_refs          517.723404                       # Average number of references to valid blocks.
system.cpu02.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.icache.tags.occ_blocks::cpu02.inst     9.875182                       # Average occupied blocks per requestor
system.cpu02.icache.tags.occ_percent::cpu02.inst     0.019287                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_percent::total     0.019287                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_task_id_blocks::1024           47                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::1           44                       # Occupied blocks per task id
system.cpu02.icache.tags.occ_task_id_percent::1024     0.091797                       # Percentage of cache occupancy per task id
system.cpu02.icache.tags.tag_accesses           48829                       # Number of tag accesses
system.cpu02.icache.tags.data_accesses          48829                       # Number of data accesses
system.cpu02.icache.ReadReq_hits::cpu02.inst        24333                       # number of ReadReq hits
system.cpu02.icache.ReadReq_hits::total         24333                       # number of ReadReq hits
system.cpu02.icache.demand_hits::cpu02.inst        24333                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::total          24333                       # number of demand (read+write) hits
system.cpu02.icache.overall_hits::cpu02.inst        24333                       # number of overall hits
system.cpu02.icache.overall_hits::total         24333                       # number of overall hits
system.cpu02.icache.ReadReq_misses::cpu02.inst           58                       # number of ReadReq misses
system.cpu02.icache.ReadReq_misses::total           58                       # number of ReadReq misses
system.cpu02.icache.demand_misses::cpu02.inst           58                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::total           58                       # number of demand (read+write) misses
system.cpu02.icache.overall_misses::cpu02.inst           58                       # number of overall misses
system.cpu02.icache.overall_misses::total           58                       # number of overall misses
system.cpu02.icache.ReadReq_miss_latency::cpu02.inst      5916750                       # number of ReadReq miss cycles
system.cpu02.icache.ReadReq_miss_latency::total      5916750                       # number of ReadReq miss cycles
system.cpu02.icache.demand_miss_latency::cpu02.inst      5916750                       # number of demand (read+write) miss cycles
system.cpu02.icache.demand_miss_latency::total      5916750                       # number of demand (read+write) miss cycles
system.cpu02.icache.overall_miss_latency::cpu02.inst      5916750                       # number of overall miss cycles
system.cpu02.icache.overall_miss_latency::total      5916750                       # number of overall miss cycles
system.cpu02.icache.ReadReq_accesses::cpu02.inst        24391                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_accesses::total        24391                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.demand_accesses::cpu02.inst        24391                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::total        24391                       # number of demand (read+write) accesses
system.cpu02.icache.overall_accesses::cpu02.inst        24391                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::total        24391                       # number of overall (read+write) accesses
system.cpu02.icache.ReadReq_miss_rate::cpu02.inst     0.002378                       # miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_miss_rate::total     0.002378                       # miss rate for ReadReq accesses
system.cpu02.icache.demand_miss_rate::cpu02.inst     0.002378                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::total     0.002378                       # miss rate for demand accesses
system.cpu02.icache.overall_miss_rate::cpu02.inst     0.002378                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::total     0.002378                       # miss rate for overall accesses
system.cpu02.icache.ReadReq_avg_miss_latency::cpu02.inst 102012.931034                       # average ReadReq miss latency
system.cpu02.icache.ReadReq_avg_miss_latency::total 102012.931034                       # average ReadReq miss latency
system.cpu02.icache.demand_avg_miss_latency::cpu02.inst 102012.931034                       # average overall miss latency
system.cpu02.icache.demand_avg_miss_latency::total 102012.931034                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::cpu02.inst 102012.931034                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::total 102012.931034                       # average overall miss latency
system.cpu02.icache.blocked_cycles::no_mshrs         2454                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_mshrs              14                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.icache.avg_blocked_cycles::no_mshrs   175.285714                       # average number of cycles each access was blocked
system.cpu02.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.icache.fast_writes                     0                       # number of fast writes performed
system.cpu02.icache.cache_copies                    0                       # number of cache copies performed
system.cpu02.icache.ReadReq_mshr_hits::cpu02.inst           11                       # number of ReadReq MSHR hits
system.cpu02.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu02.icache.demand_mshr_hits::cpu02.inst           11                       # number of demand (read+write) MSHR hits
system.cpu02.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu02.icache.overall_mshr_hits::cpu02.inst           11                       # number of overall MSHR hits
system.cpu02.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu02.icache.ReadReq_mshr_misses::cpu02.inst           47                       # number of ReadReq MSHR misses
system.cpu02.icache.ReadReq_mshr_misses::total           47                       # number of ReadReq MSHR misses
system.cpu02.icache.demand_mshr_misses::cpu02.inst           47                       # number of demand (read+write) MSHR misses
system.cpu02.icache.demand_mshr_misses::total           47                       # number of demand (read+write) MSHR misses
system.cpu02.icache.overall_mshr_misses::cpu02.inst           47                       # number of overall MSHR misses
system.cpu02.icache.overall_mshr_misses::total           47                       # number of overall MSHR misses
system.cpu02.icache.ReadReq_mshr_miss_latency::cpu02.inst      5097750                       # number of ReadReq MSHR miss cycles
system.cpu02.icache.ReadReq_mshr_miss_latency::total      5097750                       # number of ReadReq MSHR miss cycles
system.cpu02.icache.demand_mshr_miss_latency::cpu02.inst      5097750                       # number of demand (read+write) MSHR miss cycles
system.cpu02.icache.demand_mshr_miss_latency::total      5097750                       # number of demand (read+write) MSHR miss cycles
system.cpu02.icache.overall_mshr_miss_latency::cpu02.inst      5097750                       # number of overall MSHR miss cycles
system.cpu02.icache.overall_mshr_miss_latency::total      5097750                       # number of overall MSHR miss cycles
system.cpu02.icache.ReadReq_mshr_miss_rate::cpu02.inst     0.001927                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_mshr_miss_rate::total     0.001927                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.demand_mshr_miss_rate::cpu02.inst     0.001927                       # mshr miss rate for demand accesses
system.cpu02.icache.demand_mshr_miss_rate::total     0.001927                       # mshr miss rate for demand accesses
system.cpu02.icache.overall_mshr_miss_rate::cpu02.inst     0.001927                       # mshr miss rate for overall accesses
system.cpu02.icache.overall_mshr_miss_rate::total     0.001927                       # mshr miss rate for overall accesses
system.cpu02.icache.ReadReq_avg_mshr_miss_latency::cpu02.inst 108462.765957                       # average ReadReq mshr miss latency
system.cpu02.icache.ReadReq_avg_mshr_miss_latency::total 108462.765957                       # average ReadReq mshr miss latency
system.cpu02.icache.demand_avg_mshr_miss_latency::cpu02.inst 108462.765957                       # average overall mshr miss latency
system.cpu02.icache.demand_avg_mshr_miss_latency::total 108462.765957                       # average overall mshr miss latency
system.cpu02.icache.overall_avg_mshr_miss_latency::cpu02.inst 108462.765957                       # average overall mshr miss latency
system.cpu02.icache.overall_avg_mshr_miss_latency::total 108462.765957                       # average overall mshr miss latency
system.cpu02.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.branchPred.lookups                  8322                       # Number of BP lookups
system.cpu03.branchPred.condPredicted            7990                       # Number of conditional branches predicted
system.cpu03.branchPred.condIncorrect             274                       # Number of conditional branches incorrect
system.cpu03.branchPred.BTBLookups               6557                       # Number of BTB lookups
system.cpu03.branchPred.BTBHits                  6467                       # Number of BTB hits
system.cpu03.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu03.branchPred.BTBHitPct           98.627421                       # BTB Hit Percentage
system.cpu03.branchPred.usedRAS                   121                       # Number of times the RAS was used to get a target.
system.cpu03.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu03.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu03.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu03.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu03.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu03.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu03.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu03.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu03.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu03.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu03.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu03.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu03.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu03.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu03.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu03.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu03.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu03.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu03.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu03.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu03.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu03.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu03.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.inst_hits                          0                       # ITB inst hits
system.cpu03.dtb.inst_misses                        0                       # ITB inst misses
system.cpu03.dtb.read_hits                          0                       # DTB read hits
system.cpu03.dtb.read_misses                        0                       # DTB read misses
system.cpu03.dtb.write_hits                         0                       # DTB write hits
system.cpu03.dtb.write_misses                       0                       # DTB write misses
system.cpu03.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu03.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu03.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu03.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu03.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu03.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu03.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu03.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu03.dtb.read_accesses                      0                       # DTB read accesses
system.cpu03.dtb.write_accesses                     0                       # DTB write accesses
system.cpu03.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu03.dtb.hits                               0                       # DTB hits
system.cpu03.dtb.misses                             0                       # DTB misses
system.cpu03.dtb.accesses                           0                       # DTB accesses
system.cpu03.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu03.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu03.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu03.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu03.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu03.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu03.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu03.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu03.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu03.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu03.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu03.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu03.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu03.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu03.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu03.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu03.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu03.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu03.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu03.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu03.itb.walker.walks                       0                       # Table walker walks requested
system.cpu03.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.inst_hits                          0                       # ITB inst hits
system.cpu03.itb.inst_misses                        0                       # ITB inst misses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu03.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu03.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu03.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu03.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu03.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu03.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu03.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu03.itb.hits                               0                       # DTB hits
system.cpu03.itb.misses                             0                       # DTB misses
system.cpu03.itb.accesses                           0                       # DTB accesses
system.cpu03.numCycles                          53032                       # number of cpu cycles simulated
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.fetch.icacheStallCycles             1464                       # Number of cycles fetch is stalled on an Icache miss
system.cpu03.fetch.Insts                        90002                       # Number of instructions fetch has processed
system.cpu03.fetch.Branches                      8322                       # Number of branches that fetch encountered
system.cpu03.fetch.predictedBranches             6588                       # Number of branches that fetch has predicted taken
system.cpu03.fetch.Cycles                       45157                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu03.fetch.SquashCycles                   580                       # Number of cycles fetch has spent squashing
system.cpu03.fetch.MiscStallCycles                141                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu03.fetch.PendingTrapStallCycles          173                       # Number of stall cycles due to pending traps
system.cpu03.fetch.IcacheWaitRetryStallCycles           41                       # Number of stall cycles due to full MSHR
system.cpu03.fetch.CacheLines                   24210                       # Number of cache lines fetched
system.cpu03.fetch.IcacheSquashes                  30                       # Number of outstanding Icache misses that were squashed
system.cpu03.fetch.rateDist::samples            47266                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::mean            1.935408                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::stdev           1.123740                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::0                   4336      9.17%      9.17% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::1                  18460     39.06%     48.23% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::2                    391      0.83%     49.06% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::3                  24079     50.94%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::total              47266                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.branchRate                0.156924                       # Number of branch fetches per cycle
system.cpu03.fetch.rate                      1.697126                       # Number of inst fetches per cycle
system.cpu03.decode.IdleCycles                   2018                       # Number of cycles decode is idle
system.cpu03.decode.BlockedCycles                3571                       # Number of cycles decode is blocked
system.cpu03.decode.RunCycles                   40724                       # Number of cycles decode is running
system.cpu03.decode.UnblockCycles                 686                       # Number of cycles decode is unblocking
system.cpu03.decode.SquashCycles                  267                       # Number of cycles decode is squashing
system.cpu03.decode.BranchResolved                113                       # Number of times decode resolved a branch
system.cpu03.decode.BranchMispred                  23                       # Number of times decode detected a branch misprediction
system.cpu03.decode.DecodedInsts                88629                       # Number of instructions handled by decode
system.cpu03.decode.SquashedInsts                1121                       # Number of squashed instructions handled by decode
system.cpu03.rename.SquashCycles                  267                       # Number of cycles rename is squashing
system.cpu03.rename.IdleCycles                   3153                       # Number of cycles rename is idle
system.cpu03.rename.BlockCycles                  1988                       # Number of cycles rename is blocking
system.cpu03.rename.serializeStallCycles          739                       # count of cycles rename stalled for serializing inst
system.cpu03.rename.RunCycles                   40177                       # Number of cycles rename is running
system.cpu03.rename.UnblockCycles                 942                       # Number of cycles rename is unblocking
system.cpu03.rename.RenamedInsts                87556                       # Number of instructions processed by rename
system.cpu03.rename.SquashedInsts                 355                       # Number of squashed instructions processed by rename
system.cpu03.rename.ROBFullEvents                 652                       # Number of times rename has blocked due to ROB full
system.cpu03.rename.SQFullEvents                   27                       # Number of times rename has blocked due to SQ full
system.cpu03.rename.RenamedOperands            120391                       # Number of destination operands rename has renamed
system.cpu03.rename.RenameLookups              430843                       # Number of register rename lookups that rename has made
system.cpu03.rename.int_rename_lookups         141046                       # Number of integer rename lookups
system.cpu03.rename.CommittedMaps              117928                       # Number of HB maps that are committed
system.cpu03.rename.UndoneMaps                   2430                       # Number of HB maps that are undone due to squashing
system.cpu03.rename.serializingInsts               15                       # count of serializing insts renamed
system.cpu03.rename.tempSerializingInsts           15                       # count of temporary serializing insts renamed
system.cpu03.rename.skidInsts                    1697                       # count of insts added to the skid buffer
system.cpu03.memDep0.insertedLoads              22103                       # Number of loads inserted to the mem dependence unit.
system.cpu03.memDep0.insertedStores               821                       # Number of stores inserted to the mem dependence unit.
system.cpu03.memDep0.conflictingLoads              98                       # Number of conflicting loads.
system.cpu03.memDep0.conflictingStores             60                       # Number of conflicting stores.
system.cpu03.iq.iqInstsAdded                    87168                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu03.iq.iqNonSpecInstsAdded                33                       # Number of non-speculative instructions added to the IQ
system.cpu03.iq.iqInstsIssued                   86665                       # Number of instructions issued
system.cpu03.iq.iqSquashedInstsIssued             146                       # Number of squashed instructions issued
system.cpu03.iq.iqSquashedInstsExamined          1946                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu03.iq.iqSquashedOperandsExamined         5796                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu03.iq.issued_per_cycle::samples        47266                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::mean       1.833559                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::stdev      1.205120                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::0              9887     20.92%     20.92% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::1              8742     18.50%     39.41% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::2              8495     17.97%     57.39% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::3             19635     41.54%     98.93% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::4               507      1.07%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::5                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::6                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::7                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::8                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::total         47266                       # Number of insts issued each cycle
system.cpu03.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntAlu                  2106     16.18%     16.18% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntMult                  255      1.96%     18.13% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntDiv                     0      0.00%     18.13% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatAdd                   0      0.00%     18.13% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatCmp                   0      0.00%     18.13% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatCvt                   0      0.00%     18.13% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatMult                  0      0.00%     18.13% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatDiv                   0      0.00%     18.13% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatSqrt                  0      0.00%     18.13% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAdd                    0      0.00%     18.13% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAddAcc                 0      0.00%     18.13% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAlu                    0      0.00%     18.13% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdCmp                    0      0.00%     18.13% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdCvt                    0      0.00%     18.13% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMisc                   0      0.00%     18.13% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMult                   0      0.00%     18.13% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMultAcc                0      0.00%     18.13% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShift                  0      0.00%     18.13% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShiftAcc               0      0.00%     18.13% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdSqrt                   0      0.00%     18.13% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatAdd               0      0.00%     18.13% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatAlu               0      0.00%     18.13% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatCmp               0      0.00%     18.13% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatCvt               0      0.00%     18.13% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatDiv               0      0.00%     18.13% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMisc              0      0.00%     18.13% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMult              0      0.00%     18.13% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMultAcc            0      0.00%     18.13% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatSqrt              0      0.00%     18.13% # attempts to use FU when none available
system.cpu03.iq.fu_full::MemRead                10139     77.87%     96.01% # attempts to use FU when none available
system.cpu03.iq.fu_full::MemWrite                 520      3.99%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu03.iq.FU_type_0::IntAlu               49556     57.18%     57.18% # Type of FU issued
system.cpu03.iq.FU_type_0::IntMult              14403     16.62%     73.80% # Type of FU issued
system.cpu03.iq.FU_type_0::IntDiv                   0      0.00%     73.80% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatAdd                 0      0.00%     73.80% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatCmp                 0      0.00%     73.80% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatCvt                 0      0.00%     73.80% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatMult                0      0.00%     73.80% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatDiv                 0      0.00%     73.80% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatSqrt                0      0.00%     73.80% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAdd                  0      0.00%     73.80% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAddAcc               0      0.00%     73.80% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAlu                  0      0.00%     73.80% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdCmp                  0      0.00%     73.80% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdCvt                  0      0.00%     73.80% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMisc                 0      0.00%     73.80% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMult                 0      0.00%     73.80% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMultAcc              0      0.00%     73.80% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShift                0      0.00%     73.80% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.80% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdSqrt                 0      0.00%     73.80% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.80% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.80% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.80% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.80% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.80% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.80% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMult            0      0.00%     73.80% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.80% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.80% # Type of FU issued
system.cpu03.iq.FU_type_0::MemRead              21968     25.35%     99.15% # Type of FU issued
system.cpu03.iq.FU_type_0::MemWrite               738      0.85%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::total                86665                       # Type of FU issued
system.cpu03.iq.rate                         1.634202                       # Inst issue rate
system.cpu03.iq.fu_busy_cnt                     13020                       # FU busy when requested
system.cpu03.iq.fu_busy_rate                 0.150234                       # FU busy rate (busy events/executed inst)
system.cpu03.iq.int_inst_queue_reads           233761                       # Number of integer instruction queue reads
system.cpu03.iq.int_inst_queue_writes           89150                       # Number of integer instruction queue writes
system.cpu03.iq.int_inst_queue_wakeup_accesses        85839                       # Number of integer instruction queue wakeup accesses
system.cpu03.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu03.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu03.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu03.iq.int_alu_accesses                99685                       # Number of integer alu accesses
system.cpu03.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu03.iew.lsq.thread0.forwLoads              4                       # Number of loads that had data forwarded from stores
system.cpu03.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu03.iew.lsq.thread0.squashedLoads          789                       # Number of loads squashed
system.cpu03.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu03.iew.lsq.thread0.memOrderViolation            3                       # Number of memory ordering violations
system.cpu03.iew.lsq.thread0.squashedStores          154                       # Number of stores squashed
system.cpu03.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu03.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu03.iew.lsq.thread0.rescheduledLoads           12                       # Number of loads that were rescheduled
system.cpu03.iew.lsq.thread0.cacheBlocked            2                       # Number of times an access to memory failed due to the cache being blocked
system.cpu03.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu03.iew.iewSquashCycles                  267                       # Number of cycles IEW is squashing
system.cpu03.iew.iewBlockCycles                    39                       # Number of cycles IEW is blocking
system.cpu03.iew.iewUnblockCycles                   2                       # Number of cycles IEW is unblocking
system.cpu03.iew.iewDispatchedInsts             87203                       # Number of instructions dispatched to IQ
system.cpu03.iew.iewDispSquashedInsts               0                       # Number of squashed instructions skipped by dispatch
system.cpu03.iew.iewDispLoadInsts               22103                       # Number of dispatched load instructions
system.cpu03.iew.iewDispStoreInsts                821                       # Number of dispatched store instructions
system.cpu03.iew.iewDispNonSpecInsts               15                       # Number of dispatched non-speculative instructions
system.cpu03.iew.iewIQFullEvents                    1                       # Number of times the IQ has become full, causing a stall
system.cpu03.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu03.iew.memOrderViolationEvents            3                       # Number of memory order violations
system.cpu03.iew.predictedTakenIncorrect          136                       # Number of branches that were predicted taken incorrectly
system.cpu03.iew.predictedNotTakenIncorrect          116                       # Number of branches that were predicted not taken incorrectly
system.cpu03.iew.branchMispredicts                252                       # Number of branch mispredicts detected at execute
system.cpu03.iew.iewExecutedInsts               86113                       # Number of executed instructions
system.cpu03.iew.iewExecLoadInsts               21636                       # Number of load instructions executed
system.cpu03.iew.iewExecSquashedInsts             551                       # Number of squashed instructions skipped in execute
system.cpu03.iew.exec_swp                           0                       # number of swp insts executed
system.cpu03.iew.exec_nop                           2                       # number of nop insts executed
system.cpu03.iew.exec_refs                      22356                       # number of memory reference insts executed
system.cpu03.iew.exec_branches                   7712                       # Number of branches executed
system.cpu03.iew.exec_stores                      720                       # Number of stores executed
system.cpu03.iew.exec_rate                   1.623793                       # Inst execution rate
system.cpu03.iew.wb_sent                        85857                       # cumulative count of insts sent to commit
system.cpu03.iew.wb_count                       85839                       # cumulative count of insts written-back
system.cpu03.iew.wb_producers                   61968                       # num instructions producing a value
system.cpu03.iew.wb_consumers                   83391                       # num instructions consuming a value
system.cpu03.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu03.iew.wb_rate                     1.618626                       # insts written-back per cycle
system.cpu03.iew.wb_fanout                   0.743102                       # average fanout of values written-back
system.cpu03.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu03.commit.commitSquashedInsts          1370                       # The number of squashed insts skipped by commit
system.cpu03.commit.commitNonSpecStalls            33                       # The number of times commit has been forced to stall to communicate backwards
system.cpu03.commit.branchMispredicts             251                       # The number of times a branch was mispredicted
system.cpu03.commit.committed_per_cycle::samples        46961                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::mean     1.815144                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::stdev     2.388530                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::0        16389     34.90%     34.90% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::1        14449     30.77%     65.67% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::2         4957     10.56%     76.22% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::3         4282      9.12%     85.34% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::4          374      0.80%     86.14% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::5         1654      3.52%     89.66% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::6          216      0.46%     90.12% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::7          150      0.32%     90.44% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::8         4490      9.56%    100.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::total        46961                       # Number of insts commited each cycle
system.cpu03.commit.committedInsts              84680                       # Number of instructions committed
system.cpu03.commit.committedOps                85241                       # Number of ops (including micro ops) committed
system.cpu03.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu03.commit.refs                        21980                       # Number of memory references committed
system.cpu03.commit.loads                       21313                       # Number of loads committed
system.cpu03.commit.membars                        18                       # Number of memory barriers committed
system.cpu03.commit.branches                     7666                       # Number of branches committed
system.cpu03.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu03.commit.int_insts                   77655                       # Number of committed integer instructions.
system.cpu03.commit.function_calls                 49                       # Number of function calls committed.
system.cpu03.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu03.commit.op_class_0::IntAlu          48858     57.32%     57.32% # Class of committed instruction
system.cpu03.commit.op_class_0::IntMult         14403     16.90%     74.21% # Class of committed instruction
system.cpu03.commit.op_class_0::IntDiv              0      0.00%     74.21% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatAdd            0      0.00%     74.21% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatCmp            0      0.00%     74.21% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatCvt            0      0.00%     74.21% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatMult            0      0.00%     74.21% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatDiv            0      0.00%     74.21% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatSqrt            0      0.00%     74.21% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAdd             0      0.00%     74.21% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAddAcc            0      0.00%     74.21% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAlu             0      0.00%     74.21% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdCmp             0      0.00%     74.21% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdCvt             0      0.00%     74.21% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMisc            0      0.00%     74.21% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMult            0      0.00%     74.21% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMultAcc            0      0.00%     74.21% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShift            0      0.00%     74.21% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShiftAcc            0      0.00%     74.21% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdSqrt            0      0.00%     74.21% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatAdd            0      0.00%     74.21% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatAlu            0      0.00%     74.21% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatCmp            0      0.00%     74.21% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatCvt            0      0.00%     74.21% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatDiv            0      0.00%     74.21% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMisc            0      0.00%     74.21% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMult            0      0.00%     74.21% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.21% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.21% # Class of committed instruction
system.cpu03.commit.op_class_0::MemRead         21313     25.00%     99.22% # Class of committed instruction
system.cpu03.commit.op_class_0::MemWrite          667      0.78%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::total           85241                       # Class of committed instruction
system.cpu03.commit.bw_lim_events                4490                       # number cycles where commit BW limit reached
system.cpu03.rob.rob_reads                     128913                       # The number of ROB reads
system.cpu03.rob.rob_writes                    173540                       # The number of ROB writes
system.cpu03.timesIdled                            45                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu03.idleCycles                          5766                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu03.quiesceCycles                     160834                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu03.committedInsts                     84680                       # Number of Instructions Simulated
system.cpu03.committedOps                       85241                       # Number of Ops (including micro ops) Simulated
system.cpu03.cpi                             0.626264                       # CPI: Cycles Per Instruction
system.cpu03.cpi_total                       0.626264                       # CPI: Total CPI of All Threads
system.cpu03.ipc                             1.596772                       # IPC: Instructions Per Cycle
system.cpu03.ipc_total                       1.596772                       # IPC: Total IPC of All Threads
system.cpu03.int_regfile_reads                 138877                       # number of integer regfile reads
system.cpu03.int_regfile_writes                 73631                       # number of integer regfile writes
system.cpu03.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu03.cc_regfile_reads                  322476                       # number of cc regfile reads
system.cpu03.cc_regfile_writes                  44977                       # number of cc regfile writes
system.cpu03.misc_regfile_reads                 23462                       # number of misc regfile reads
system.cpu03.misc_regfile_writes                   10                       # number of misc regfile writes
system.cpu03.dcache.tags.replacements               0                       # number of replacements
system.cpu03.dcache.tags.tagsinuse          41.595963                       # Cycle average of tags in use
system.cpu03.dcache.tags.total_refs             21715                       # Total number of references to valid blocks.
system.cpu03.dcache.tags.sampled_refs             259                       # Sample count of references to valid blocks.
system.cpu03.dcache.tags.avg_refs           83.841699                       # Average number of references to valid blocks.
system.cpu03.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.dcache.tags.occ_blocks::cpu03.data    41.595963                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_percent::cpu03.data     0.040621                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::total     0.040621                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_task_id_blocks::1024          259                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::1          244                       # Occupied blocks per task id
system.cpu03.dcache.tags.occ_task_id_percent::1024     0.252930                       # Percentage of cache occupancy per task id
system.cpu03.dcache.tags.tag_accesses           44829                       # Number of tag accesses
system.cpu03.dcache.tags.data_accesses          44829                       # Number of data accesses
system.cpu03.dcache.ReadReq_hits::cpu03.data        21101                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_hits::total         21101                       # number of ReadReq hits
system.cpu03.dcache.WriteReq_hits::cpu03.data          609                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_hits::total          609                       # number of WriteReq hits
system.cpu03.dcache.SoftPFReq_hits::cpu03.data            1                       # number of SoftPFReq hits
system.cpu03.dcache.SoftPFReq_hits::total            1                       # number of SoftPFReq hits
system.cpu03.dcache.demand_hits::cpu03.data        21710                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::total          21710                       # number of demand (read+write) hits
system.cpu03.dcache.overall_hits::cpu03.data        21711                       # number of overall hits
system.cpu03.dcache.overall_hits::total         21711                       # number of overall hits
system.cpu03.dcache.ReadReq_misses::cpu03.data          513                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_misses::total          513                       # number of ReadReq misses
system.cpu03.dcache.WriteReq_misses::cpu03.data           53                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_misses::total           53                       # number of WriteReq misses
system.cpu03.dcache.SoftPFReq_misses::cpu03.data            1                       # number of SoftPFReq misses
system.cpu03.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu03.dcache.LoadLockedReq_misses::cpu03.data            2                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu03.dcache.StoreCondReq_misses::cpu03.data            2                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu03.dcache.demand_misses::cpu03.data          566                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::total          566                       # number of demand (read+write) misses
system.cpu03.dcache.overall_misses::cpu03.data          567                       # number of overall misses
system.cpu03.dcache.overall_misses::total          567                       # number of overall misses
system.cpu03.dcache.ReadReq_miss_latency::cpu03.data     13470186                       # number of ReadReq miss cycles
system.cpu03.dcache.ReadReq_miss_latency::total     13470186                       # number of ReadReq miss cycles
system.cpu03.dcache.WriteReq_miss_latency::cpu03.data      3612246                       # number of WriteReq miss cycles
system.cpu03.dcache.WriteReq_miss_latency::total      3612246                       # number of WriteReq miss cycles
system.cpu03.dcache.LoadLockedReq_miss_latency::cpu03.data        24000                       # number of LoadLockedReq miss cycles
system.cpu03.dcache.LoadLockedReq_miss_latency::total        24000                       # number of LoadLockedReq miss cycles
system.cpu03.dcache.StoreCondReq_miss_latency::cpu03.data        24000                       # number of StoreCondReq miss cycles
system.cpu03.dcache.StoreCondReq_miss_latency::total        24000                       # number of StoreCondReq miss cycles
system.cpu03.dcache.demand_miss_latency::cpu03.data     17082432                       # number of demand (read+write) miss cycles
system.cpu03.dcache.demand_miss_latency::total     17082432                       # number of demand (read+write) miss cycles
system.cpu03.dcache.overall_miss_latency::cpu03.data     17082432                       # number of overall miss cycles
system.cpu03.dcache.overall_miss_latency::total     17082432                       # number of overall miss cycles
system.cpu03.dcache.ReadReq_accesses::cpu03.data        21614                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_accesses::total        21614                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::cpu03.data          662                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::total          662                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.SoftPFReq_accesses::cpu03.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu03.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::cpu03.data            2                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::total            2                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::cpu03.data            2                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::total            2                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.demand_accesses::cpu03.data        22276                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::total        22276                       # number of demand (read+write) accesses
system.cpu03.dcache.overall_accesses::cpu03.data        22278                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::total        22278                       # number of overall (read+write) accesses
system.cpu03.dcache.ReadReq_miss_rate::cpu03.data     0.023735                       # miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_miss_rate::total     0.023735                       # miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_miss_rate::cpu03.data     0.080060                       # miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_miss_rate::total     0.080060                       # miss rate for WriteReq accesses
system.cpu03.dcache.SoftPFReq_miss_rate::cpu03.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu03.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::cpu03.data            1                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::cpu03.data            1                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_miss_rate::cpu03.data     0.025409                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::total     0.025409                       # miss rate for demand accesses
system.cpu03.dcache.overall_miss_rate::cpu03.data     0.025451                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::total     0.025451                       # miss rate for overall accesses
system.cpu03.dcache.ReadReq_avg_miss_latency::cpu03.data 26257.672515                       # average ReadReq miss latency
system.cpu03.dcache.ReadReq_avg_miss_latency::total 26257.672515                       # average ReadReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::cpu03.data 68155.584906                       # average WriteReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::total 68155.584906                       # average WriteReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::cpu03.data        12000                       # average LoadLockedReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::total        12000                       # average LoadLockedReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::cpu03.data        12000                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::total        12000                       # average StoreCondReq miss latency
system.cpu03.dcache.demand_avg_miss_latency::cpu03.data 30180.975265                       # average overall miss latency
system.cpu03.dcache.demand_avg_miss_latency::total 30180.975265                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::cpu03.data 30127.746032                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::total 30127.746032                       # average overall miss latency
system.cpu03.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_targets          266                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_targets          266                       # average number of cycles each access was blocked
system.cpu03.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu03.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu03.dcache.ReadReq_mshr_hits::cpu03.data          273                       # number of ReadReq MSHR hits
system.cpu03.dcache.ReadReq_mshr_hits::total          273                       # number of ReadReq MSHR hits
system.cpu03.dcache.WriteReq_mshr_hits::cpu03.data           30                       # number of WriteReq MSHR hits
system.cpu03.dcache.WriteReq_mshr_hits::total           30                       # number of WriteReq MSHR hits
system.cpu03.dcache.demand_mshr_hits::cpu03.data          303                       # number of demand (read+write) MSHR hits
system.cpu03.dcache.demand_mshr_hits::total          303                       # number of demand (read+write) MSHR hits
system.cpu03.dcache.overall_mshr_hits::cpu03.data          303                       # number of overall MSHR hits
system.cpu03.dcache.overall_mshr_hits::total          303                       # number of overall MSHR hits
system.cpu03.dcache.ReadReq_mshr_misses::cpu03.data          240                       # number of ReadReq MSHR misses
system.cpu03.dcache.ReadReq_mshr_misses::total          240                       # number of ReadReq MSHR misses
system.cpu03.dcache.WriteReq_mshr_misses::cpu03.data           23                       # number of WriteReq MSHR misses
system.cpu03.dcache.WriteReq_mshr_misses::total           23                       # number of WriteReq MSHR misses
system.cpu03.dcache.SoftPFReq_mshr_misses::cpu03.data            1                       # number of SoftPFReq MSHR misses
system.cpu03.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu03.dcache.LoadLockedReq_mshr_misses::cpu03.data            2                       # number of LoadLockedReq MSHR misses
system.cpu03.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu03.dcache.StoreCondReq_mshr_misses::cpu03.data            2                       # number of StoreCondReq MSHR misses
system.cpu03.dcache.StoreCondReq_mshr_misses::total            2                       # number of StoreCondReq MSHR misses
system.cpu03.dcache.demand_mshr_misses::cpu03.data          263                       # number of demand (read+write) MSHR misses
system.cpu03.dcache.demand_mshr_misses::total          263                       # number of demand (read+write) MSHR misses
system.cpu03.dcache.overall_mshr_misses::cpu03.data          264                       # number of overall MSHR misses
system.cpu03.dcache.overall_mshr_misses::total          264                       # number of overall MSHR misses
system.cpu03.dcache.ReadReq_mshr_miss_latency::cpu03.data      5239901                       # number of ReadReq MSHR miss cycles
system.cpu03.dcache.ReadReq_mshr_miss_latency::total      5239901                       # number of ReadReq MSHR miss cycles
system.cpu03.dcache.WriteReq_mshr_miss_latency::cpu03.data      1128502                       # number of WriteReq MSHR miss cycles
system.cpu03.dcache.WriteReq_mshr_miss_latency::total      1128502                       # number of WriteReq MSHR miss cycles
system.cpu03.dcache.SoftPFReq_mshr_miss_latency::cpu03.data        74750                       # number of SoftPFReq MSHR miss cycles
system.cpu03.dcache.SoftPFReq_mshr_miss_latency::total        74750                       # number of SoftPFReq MSHR miss cycles
system.cpu03.dcache.LoadLockedReq_mshr_miss_latency::cpu03.data        18000                       # number of LoadLockedReq MSHR miss cycles
system.cpu03.dcache.LoadLockedReq_mshr_miss_latency::total        18000                       # number of LoadLockedReq MSHR miss cycles
system.cpu03.dcache.StoreCondReq_mshr_miss_latency::cpu03.data        18000                       # number of StoreCondReq MSHR miss cycles
system.cpu03.dcache.StoreCondReq_mshr_miss_latency::total        18000                       # number of StoreCondReq MSHR miss cycles
system.cpu03.dcache.demand_mshr_miss_latency::cpu03.data      6368403                       # number of demand (read+write) MSHR miss cycles
system.cpu03.dcache.demand_mshr_miss_latency::total      6368403                       # number of demand (read+write) MSHR miss cycles
system.cpu03.dcache.overall_mshr_miss_latency::cpu03.data      6443153                       # number of overall MSHR miss cycles
system.cpu03.dcache.overall_mshr_miss_latency::total      6443153                       # number of overall MSHR miss cycles
system.cpu03.dcache.ReadReq_mshr_miss_rate::cpu03.data     0.011104                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_mshr_miss_rate::total     0.011104                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::cpu03.data     0.034743                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::total     0.034743                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.SoftPFReq_mshr_miss_rate::cpu03.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu03.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::cpu03.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::cpu03.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_mshr_miss_rate::cpu03.data     0.011806                       # mshr miss rate for demand accesses
system.cpu03.dcache.demand_mshr_miss_rate::total     0.011806                       # mshr miss rate for demand accesses
system.cpu03.dcache.overall_mshr_miss_rate::cpu03.data     0.011850                       # mshr miss rate for overall accesses
system.cpu03.dcache.overall_mshr_miss_rate::total     0.011850                       # mshr miss rate for overall accesses
system.cpu03.dcache.ReadReq_avg_mshr_miss_latency::cpu03.data 21832.920833                       # average ReadReq mshr miss latency
system.cpu03.dcache.ReadReq_avg_mshr_miss_latency::total 21832.920833                       # average ReadReq mshr miss latency
system.cpu03.dcache.WriteReq_avg_mshr_miss_latency::cpu03.data 49065.304348                       # average WriteReq mshr miss latency
system.cpu03.dcache.WriteReq_avg_mshr_miss_latency::total 49065.304348                       # average WriteReq mshr miss latency
system.cpu03.dcache.SoftPFReq_avg_mshr_miss_latency::cpu03.data        74750                       # average SoftPFReq mshr miss latency
system.cpu03.dcache.SoftPFReq_avg_mshr_miss_latency::total        74750                       # average SoftPFReq mshr miss latency
system.cpu03.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu03.data         9000                       # average LoadLockedReq mshr miss latency
system.cpu03.dcache.LoadLockedReq_avg_mshr_miss_latency::total         9000                       # average LoadLockedReq mshr miss latency
system.cpu03.dcache.StoreCondReq_avg_mshr_miss_latency::cpu03.data         9000                       # average StoreCondReq mshr miss latency
system.cpu03.dcache.StoreCondReq_avg_mshr_miss_latency::total         9000                       # average StoreCondReq mshr miss latency
system.cpu03.dcache.demand_avg_mshr_miss_latency::cpu03.data 24214.460076                       # average overall mshr miss latency
system.cpu03.dcache.demand_avg_mshr_miss_latency::total 24214.460076                       # average overall mshr miss latency
system.cpu03.dcache.overall_avg_mshr_miss_latency::cpu03.data 24405.882576                       # average overall mshr miss latency
system.cpu03.dcache.overall_avg_mshr_miss_latency::total 24405.882576                       # average overall mshr miss latency
system.cpu03.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.icache.tags.replacements               0                       # number of replacements
system.cpu03.icache.tags.tagsinuse           9.803073                       # Cycle average of tags in use
system.cpu03.icache.tags.total_refs             24154                       # Total number of references to valid blocks.
system.cpu03.icache.tags.sampled_refs              47                       # Sample count of references to valid blocks.
system.cpu03.icache.tags.avg_refs          513.914894                       # Average number of references to valid blocks.
system.cpu03.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.icache.tags.occ_blocks::cpu03.inst     9.803073                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_percent::cpu03.inst     0.019147                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::total     0.019147                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_task_id_blocks::1024           47                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::1           44                       # Occupied blocks per task id
system.cpu03.icache.tags.occ_task_id_percent::1024     0.091797                       # Percentage of cache occupancy per task id
system.cpu03.icache.tags.tag_accesses           48465                       # Number of tag accesses
system.cpu03.icache.tags.data_accesses          48465                       # Number of data accesses
system.cpu03.icache.ReadReq_hits::cpu03.inst        24154                       # number of ReadReq hits
system.cpu03.icache.ReadReq_hits::total         24154                       # number of ReadReq hits
system.cpu03.icache.demand_hits::cpu03.inst        24154                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::total          24154                       # number of demand (read+write) hits
system.cpu03.icache.overall_hits::cpu03.inst        24154                       # number of overall hits
system.cpu03.icache.overall_hits::total         24154                       # number of overall hits
system.cpu03.icache.ReadReq_misses::cpu03.inst           55                       # number of ReadReq misses
system.cpu03.icache.ReadReq_misses::total           55                       # number of ReadReq misses
system.cpu03.icache.demand_misses::cpu03.inst           55                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::total           55                       # number of demand (read+write) misses
system.cpu03.icache.overall_misses::cpu03.inst           55                       # number of overall misses
system.cpu03.icache.overall_misses::total           55                       # number of overall misses
system.cpu03.icache.ReadReq_miss_latency::cpu03.inst      6056250                       # number of ReadReq miss cycles
system.cpu03.icache.ReadReq_miss_latency::total      6056250                       # number of ReadReq miss cycles
system.cpu03.icache.demand_miss_latency::cpu03.inst      6056250                       # number of demand (read+write) miss cycles
system.cpu03.icache.demand_miss_latency::total      6056250                       # number of demand (read+write) miss cycles
system.cpu03.icache.overall_miss_latency::cpu03.inst      6056250                       # number of overall miss cycles
system.cpu03.icache.overall_miss_latency::total      6056250                       # number of overall miss cycles
system.cpu03.icache.ReadReq_accesses::cpu03.inst        24209                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_accesses::total        24209                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.demand_accesses::cpu03.inst        24209                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::total        24209                       # number of demand (read+write) accesses
system.cpu03.icache.overall_accesses::cpu03.inst        24209                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::total        24209                       # number of overall (read+write) accesses
system.cpu03.icache.ReadReq_miss_rate::cpu03.inst     0.002272                       # miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_miss_rate::total     0.002272                       # miss rate for ReadReq accesses
system.cpu03.icache.demand_miss_rate::cpu03.inst     0.002272                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::total     0.002272                       # miss rate for demand accesses
system.cpu03.icache.overall_miss_rate::cpu03.inst     0.002272                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::total     0.002272                       # miss rate for overall accesses
system.cpu03.icache.ReadReq_avg_miss_latency::cpu03.inst 110113.636364                       # average ReadReq miss latency
system.cpu03.icache.ReadReq_avg_miss_latency::total 110113.636364                       # average ReadReq miss latency
system.cpu03.icache.demand_avg_miss_latency::cpu03.inst 110113.636364                       # average overall miss latency
system.cpu03.icache.demand_avg_miss_latency::total 110113.636364                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::cpu03.inst 110113.636364                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::total 110113.636364                       # average overall miss latency
system.cpu03.icache.blocked_cycles::no_mshrs         2507                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_mshrs              13                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.icache.avg_blocked_cycles::no_mshrs   192.846154                       # average number of cycles each access was blocked
system.cpu03.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.icache.fast_writes                     0                       # number of fast writes performed
system.cpu03.icache.cache_copies                    0                       # number of cache copies performed
system.cpu03.icache.ReadReq_mshr_hits::cpu03.inst            8                       # number of ReadReq MSHR hits
system.cpu03.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu03.icache.demand_mshr_hits::cpu03.inst            8                       # number of demand (read+write) MSHR hits
system.cpu03.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu03.icache.overall_mshr_hits::cpu03.inst            8                       # number of overall MSHR hits
system.cpu03.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu03.icache.ReadReq_mshr_misses::cpu03.inst           47                       # number of ReadReq MSHR misses
system.cpu03.icache.ReadReq_mshr_misses::total           47                       # number of ReadReq MSHR misses
system.cpu03.icache.demand_mshr_misses::cpu03.inst           47                       # number of demand (read+write) MSHR misses
system.cpu03.icache.demand_mshr_misses::total           47                       # number of demand (read+write) MSHR misses
system.cpu03.icache.overall_mshr_misses::cpu03.inst           47                       # number of overall MSHR misses
system.cpu03.icache.overall_mshr_misses::total           47                       # number of overall MSHR misses
system.cpu03.icache.ReadReq_mshr_miss_latency::cpu03.inst      5227500                       # number of ReadReq MSHR miss cycles
system.cpu03.icache.ReadReq_mshr_miss_latency::total      5227500                       # number of ReadReq MSHR miss cycles
system.cpu03.icache.demand_mshr_miss_latency::cpu03.inst      5227500                       # number of demand (read+write) MSHR miss cycles
system.cpu03.icache.demand_mshr_miss_latency::total      5227500                       # number of demand (read+write) MSHR miss cycles
system.cpu03.icache.overall_mshr_miss_latency::cpu03.inst      5227500                       # number of overall MSHR miss cycles
system.cpu03.icache.overall_mshr_miss_latency::total      5227500                       # number of overall MSHR miss cycles
system.cpu03.icache.ReadReq_mshr_miss_rate::cpu03.inst     0.001941                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_mshr_miss_rate::total     0.001941                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.demand_mshr_miss_rate::cpu03.inst     0.001941                       # mshr miss rate for demand accesses
system.cpu03.icache.demand_mshr_miss_rate::total     0.001941                       # mshr miss rate for demand accesses
system.cpu03.icache.overall_mshr_miss_rate::cpu03.inst     0.001941                       # mshr miss rate for overall accesses
system.cpu03.icache.overall_mshr_miss_rate::total     0.001941                       # mshr miss rate for overall accesses
system.cpu03.icache.ReadReq_avg_mshr_miss_latency::cpu03.inst 111223.404255                       # average ReadReq mshr miss latency
system.cpu03.icache.ReadReq_avg_mshr_miss_latency::total 111223.404255                       # average ReadReq mshr miss latency
system.cpu03.icache.demand_avg_mshr_miss_latency::cpu03.inst 111223.404255                       # average overall mshr miss latency
system.cpu03.icache.demand_avg_mshr_miss_latency::total 111223.404255                       # average overall mshr miss latency
system.cpu03.icache.overall_avg_mshr_miss_latency::cpu03.inst 111223.404255                       # average overall mshr miss latency
system.cpu03.icache.overall_avg_mshr_miss_latency::total 111223.404255                       # average overall mshr miss latency
system.cpu03.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.branchPred.lookups                  7940                       # Number of BP lookups
system.cpu04.branchPred.condPredicted            7616                       # Number of conditional branches predicted
system.cpu04.branchPred.condIncorrect             281                       # Number of conditional branches incorrect
system.cpu04.branchPred.BTBLookups               6355                       # Number of BTB lookups
system.cpu04.branchPred.BTBHits                  6265                       # Number of BTB hits
system.cpu04.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu04.branchPred.BTBHitPct           98.583792                       # BTB Hit Percentage
system.cpu04.branchPred.usedRAS                   117                       # Number of times the RAS was used to get a target.
system.cpu04.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu04.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu04.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu04.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu04.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu04.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu04.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu04.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu04.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu04.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu04.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu04.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu04.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu04.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu04.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu04.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu04.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu04.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu04.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu04.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu04.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu04.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu04.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.inst_hits                          0                       # ITB inst hits
system.cpu04.dtb.inst_misses                        0                       # ITB inst misses
system.cpu04.dtb.read_hits                          0                       # DTB read hits
system.cpu04.dtb.read_misses                        0                       # DTB read misses
system.cpu04.dtb.write_hits                         0                       # DTB write hits
system.cpu04.dtb.write_misses                       0                       # DTB write misses
system.cpu04.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu04.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu04.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu04.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu04.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu04.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu04.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu04.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu04.dtb.read_accesses                      0                       # DTB read accesses
system.cpu04.dtb.write_accesses                     0                       # DTB write accesses
system.cpu04.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu04.dtb.hits                               0                       # DTB hits
system.cpu04.dtb.misses                             0                       # DTB misses
system.cpu04.dtb.accesses                           0                       # DTB accesses
system.cpu04.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu04.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu04.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu04.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu04.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu04.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu04.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu04.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu04.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu04.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu04.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu04.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu04.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu04.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu04.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu04.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu04.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu04.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu04.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu04.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu04.itb.walker.walks                       0                       # Table walker walks requested
system.cpu04.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.inst_hits                          0                       # ITB inst hits
system.cpu04.itb.inst_misses                        0                       # ITB inst misses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu04.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu04.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu04.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu04.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu04.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu04.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu04.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu04.itb.hits                               0                       # DTB hits
system.cpu04.itb.misses                             0                       # DTB misses
system.cpu04.itb.accesses                           0                       # DTB accesses
system.cpu04.numCycles                          52379                       # number of cpu cycles simulated
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.fetch.icacheStallCycles             1577                       # Number of cycles fetch is stalled on an Icache miss
system.cpu04.fetch.Insts                        88427                       # Number of instructions fetch has processed
system.cpu04.fetch.Branches                      7940                       # Number of branches that fetch encountered
system.cpu04.fetch.predictedBranches             6382                       # Number of branches that fetch has predicted taken
system.cpu04.fetch.Cycles                       44280                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu04.fetch.SquashCycles                   592                       # Number of cycles fetch has spent squashing
system.cpu04.fetch.MiscStallCycles                144                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu04.fetch.PendingTrapStallCycles          284                       # Number of stall cycles due to pending traps
system.cpu04.fetch.IcacheWaitRetryStallCycles           62                       # Number of stall cycles due to full MSHR
system.cpu04.fetch.CacheLines                   23816                       # Number of cache lines fetched
system.cpu04.fetch.IcacheSquashes                  37                       # Number of outstanding Icache misses that were squashed
system.cpu04.fetch.rateDist::samples            46643                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::mean            1.926849                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::stdev           1.129974                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::0                   4524      9.70%      9.70% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::1                  18036     38.67%     48.37% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::2                    411      0.88%     49.25% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::3                  23672     50.75%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::total              46643                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.branchRate                0.151587                       # Number of branch fetches per cycle
system.cpu04.fetch.rate                      1.688215                       # Number of inst fetches per cycle
system.cpu04.decode.IdleCycles                   2217                       # Number of cycles decode is idle
system.cpu04.decode.BlockedCycles                3433                       # Number of cycles decode is blocked
system.cpu04.decode.RunCycles                   40017                       # Number of cycles decode is running
system.cpu04.decode.UnblockCycles                 705                       # Number of cycles decode is unblocking
system.cpu04.decode.SquashCycles                  271                       # Number of cycles decode is squashing
system.cpu04.decode.BranchResolved                113                       # Number of times decode resolved a branch
system.cpu04.decode.BranchMispred                  25                       # Number of times decode detected a branch misprediction
system.cpu04.decode.DecodedInsts                87176                       # Number of instructions handled by decode
system.cpu04.decode.SquashedInsts                1138                       # Number of squashed instructions handled by decode
system.cpu04.rename.SquashCycles                  271                       # Number of cycles rename is squashing
system.cpu04.rename.IdleCycles                   3318                       # Number of cycles rename is idle
system.cpu04.rename.BlockCycles                  1799                       # Number of cycles rename is blocking
system.cpu04.rename.serializeStallCycles          842                       # count of cycles rename stalled for serializing inst
system.cpu04.rename.RunCycles                   39535                       # Number of cycles rename is running
system.cpu04.rename.UnblockCycles                 878                       # Number of cycles rename is unblocking
system.cpu04.rename.RenamedInsts                86107                       # Number of instructions processed by rename
system.cpu04.rename.SquashedInsts                 365                       # Number of squashed instructions processed by rename
system.cpu04.rename.ROBFullEvents                 630                       # Number of times rename has blocked due to ROB full
system.cpu04.rename.RenamedOperands            117692                       # Number of destination operands rename has renamed
system.cpu04.rename.RenameLookups              423810                       # Number of register rename lookups that rename has made
system.cpu04.rename.int_rename_lookups         139084                       # Number of integer rename lookups
system.cpu04.rename.CommittedMaps              115196                       # Number of HB maps that are committed
system.cpu04.rename.UndoneMaps                   2466                       # Number of HB maps that are undone due to squashing
system.cpu04.rename.serializingInsts               13                       # count of serializing insts renamed
system.cpu04.rename.tempSerializingInsts           13                       # count of temporary serializing insts renamed
system.cpu04.rename.skidInsts                    1554                       # count of insts added to the skid buffer
system.cpu04.memDep0.insertedLoads              21900                       # Number of loads inserted to the mem dependence unit.
system.cpu04.memDep0.insertedStores               819                       # Number of stores inserted to the mem dependence unit.
system.cpu04.memDep0.conflictingLoads              75                       # Number of conflicting loads.
system.cpu04.memDep0.conflictingStores             45                       # Number of conflicting stores.
system.cpu04.iq.iqInstsAdded                    85710                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu04.iq.iqNonSpecInstsAdded                30                       # Number of non-speculative instructions added to the IQ
system.cpu04.iq.iqInstsIssued                   85196                       # Number of instructions issued
system.cpu04.iq.iqSquashedInstsIssued             152                       # Number of squashed instructions issued
system.cpu04.iq.iqSquashedInstsExamined          2003                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu04.iq.iqSquashedOperandsExamined         5852                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu04.iq.issued_per_cycle::samples        46643                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::mean       1.826555                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::stdev      1.211614                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::0              9937     21.30%     21.30% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::1              8665     18.58%     39.88% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::2              8098     17.36%     57.24% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::3             19437     41.67%     98.92% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::4               506      1.08%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::5                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::6                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::7                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::8                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::total         46643                       # Number of insts issued each cycle
system.cpu04.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntAlu                  1873     14.57%     14.57% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntMult                  254      1.98%     16.54% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntDiv                     0      0.00%     16.54% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatAdd                   0      0.00%     16.54% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatCmp                   0      0.00%     16.54% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatCvt                   0      0.00%     16.54% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatMult                  0      0.00%     16.54% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatDiv                   0      0.00%     16.54% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatSqrt                  0      0.00%     16.54% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAdd                    0      0.00%     16.54% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAddAcc                 0      0.00%     16.54% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAlu                    0      0.00%     16.54% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdCmp                    0      0.00%     16.54% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdCvt                    0      0.00%     16.54% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMisc                   0      0.00%     16.54% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMult                   0      0.00%     16.54% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMultAcc                0      0.00%     16.54% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShift                  0      0.00%     16.54% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShiftAcc               0      0.00%     16.54% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdSqrt                   0      0.00%     16.54% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatAdd               0      0.00%     16.54% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatAlu               0      0.00%     16.54% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatCmp               0      0.00%     16.54% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatCvt               0      0.00%     16.54% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatDiv               0      0.00%     16.54% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMisc              0      0.00%     16.54% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMult              0      0.00%     16.54% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMultAcc            0      0.00%     16.54% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatSqrt              0      0.00%     16.54% # attempts to use FU when none available
system.cpu04.iq.fu_full::MemRead                10220     79.49%     96.03% # attempts to use FU when none available
system.cpu04.iq.fu_full::MemWrite                 510      3.97%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu04.iq.FU_type_0::IntAlu               48305     56.70%     56.70% # Type of FU issued
system.cpu04.iq.FU_type_0::IntMult              14403     16.91%     73.60% # Type of FU issued
system.cpu04.iq.FU_type_0::IntDiv                   0      0.00%     73.60% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatAdd                 0      0.00%     73.60% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatCmp                 0      0.00%     73.60% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatCvt                 0      0.00%     73.60% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatMult                0      0.00%     73.60% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatDiv                 0      0.00%     73.60% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatSqrt                0      0.00%     73.60% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAdd                  0      0.00%     73.60% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAddAcc               0      0.00%     73.60% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAlu                  0      0.00%     73.60% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdCmp                  0      0.00%     73.60% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdCvt                  0      0.00%     73.60% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMisc                 0      0.00%     73.60% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMult                 0      0.00%     73.60% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMultAcc              0      0.00%     73.60% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShift                0      0.00%     73.60% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.60% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdSqrt                 0      0.00%     73.60% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.60% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.60% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.60% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.60% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.60% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.60% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMult            0      0.00%     73.60% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.60% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.60% # Type of FU issued
system.cpu04.iq.FU_type_0::MemRead              21765     25.55%     99.15% # Type of FU issued
system.cpu04.iq.FU_type_0::MemWrite               723      0.85%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::total                85196                       # Type of FU issued
system.cpu04.iq.rate                         1.626530                       # Inst issue rate
system.cpu04.iq.fu_busy_cnt                     12857                       # FU busy when requested
system.cpu04.iq.fu_busy_rate                 0.150911                       # FU busy rate (busy events/executed inst)
system.cpu04.iq.int_inst_queue_reads           230042                       # Number of integer instruction queue reads
system.cpu04.iq.int_inst_queue_writes           87747                       # Number of integer instruction queue writes
system.cpu04.iq.int_inst_queue_wakeup_accesses        84369                       # Number of integer instruction queue wakeup accesses
system.cpu04.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu04.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu04.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu04.iq.int_alu_accesses                98053                       # Number of integer alu accesses
system.cpu04.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu04.iew.lsq.thread0.forwLoads              4                       # Number of loads that had data forwarded from stores
system.cpu04.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu04.iew.lsq.thread0.squashedLoads          791                       # Number of loads squashed
system.cpu04.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu04.iew.lsq.thread0.memOrderViolation            4                       # Number of memory ordering violations
system.cpu04.iew.lsq.thread0.squashedStores          183                       # Number of stores squashed
system.cpu04.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu04.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu04.iew.lsq.thread0.rescheduledLoads            9                       # Number of loads that were rescheduled
system.cpu04.iew.lsq.thread0.cacheBlocked            2                       # Number of times an access to memory failed due to the cache being blocked
system.cpu04.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu04.iew.iewSquashCycles                  271                       # Number of cycles IEW is squashing
system.cpu04.iew.iewBlockCycles                    44                       # Number of cycles IEW is blocking
system.cpu04.iew.iewUnblockCycles                   2                       # Number of cycles IEW is unblocking
system.cpu04.iew.iewDispatchedInsts             85742                       # Number of instructions dispatched to IQ
system.cpu04.iew.iewDispSquashedInsts               0                       # Number of squashed instructions skipped by dispatch
system.cpu04.iew.iewDispLoadInsts               21900                       # Number of dispatched load instructions
system.cpu04.iew.iewDispStoreInsts                819                       # Number of dispatched store instructions
system.cpu04.iew.iewDispNonSpecInsts               13                       # Number of dispatched non-speculative instructions
system.cpu04.iew.iewIQFullEvents                    1                       # Number of times the IQ has become full, causing a stall
system.cpu04.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu04.iew.memOrderViolationEvents            4                       # Number of memory order violations
system.cpu04.iew.predictedTakenIncorrect          134                       # Number of branches that were predicted taken incorrectly
system.cpu04.iew.predictedNotTakenIncorrect          123                       # Number of branches that were predicted not taken incorrectly
system.cpu04.iew.branchMispredicts                257                       # Number of branch mispredicts detected at execute
system.cpu04.iew.iewExecutedInsts               84640                       # Number of executed instructions
system.cpu04.iew.iewExecLoadInsts               21436                       # Number of load instructions executed
system.cpu04.iew.iewExecSquashedInsts             554                       # Number of squashed instructions skipped in execute
system.cpu04.iew.exec_swp                           0                       # number of swp insts executed
system.cpu04.iew.exec_nop                           2                       # number of nop insts executed
system.cpu04.iew.exec_refs                      22136                       # number of memory reference insts executed
system.cpu04.iew.exec_branches                   7360                       # Number of branches executed
system.cpu04.iew.exec_stores                      700                       # Number of stores executed
system.cpu04.iew.exec_rate                   1.615915                       # Inst execution rate
system.cpu04.iew.wb_sent                        84387                       # cumulative count of insts sent to commit
system.cpu04.iew.wb_count                       84369                       # cumulative count of insts written-back
system.cpu04.iew.wb_producers                   60916                       # num instructions producing a value
system.cpu04.iew.wb_consumers                   81558                       # num instructions consuming a value
system.cpu04.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu04.iew.wb_rate                     1.610741                       # insts written-back per cycle
system.cpu04.iew.wb_fanout                   0.746904                       # average fanout of values written-back
system.cpu04.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu04.commit.commitSquashedInsts          1417                       # The number of squashed insts skipped by commit
system.cpu04.commit.commitNonSpecStalls            30                       # The number of times commit has been forced to stall to communicate backwards
system.cpu04.commit.branchMispredicts             256                       # The number of times a branch was mispredicted
system.cpu04.commit.committed_per_cycle::samples        46329                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::mean     1.807140                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::stdev     2.393545                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::0        16463     35.53%     35.53% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::1        13949     30.11%     65.64% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::2         4935     10.65%     76.30% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::3         4273      9.22%     85.52% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::4          376      0.81%     86.33% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::5         1515      3.27%     89.60% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::6          198      0.43%     90.03% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::7          142      0.31%     90.33% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::8         4478      9.67%    100.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::total        46329                       # Number of insts commited each cycle
system.cpu04.commit.committedInsts              83211                       # Number of instructions committed
system.cpu04.commit.committedOps                83723                       # Number of ops (including micro ops) committed
system.cpu04.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu04.commit.refs                        21744                       # Number of memory references committed
system.cpu04.commit.loads                       21108                       # Number of loads committed
system.cpu04.commit.membars                        17                       # Number of memory barriers committed
system.cpu04.commit.branches                     7304                       # Number of branches committed
system.cpu04.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu04.commit.int_insts                   76490                       # Number of committed integer instructions.
system.cpu04.commit.function_calls                 44                       # Number of function calls committed.
system.cpu04.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu04.commit.op_class_0::IntAlu          47576     56.83%     56.83% # Class of committed instruction
system.cpu04.commit.op_class_0::IntMult         14403     17.20%     74.03% # Class of committed instruction
system.cpu04.commit.op_class_0::IntDiv              0      0.00%     74.03% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatAdd            0      0.00%     74.03% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatCmp            0      0.00%     74.03% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatCvt            0      0.00%     74.03% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatMult            0      0.00%     74.03% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatDiv            0      0.00%     74.03% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatSqrt            0      0.00%     74.03% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAdd             0      0.00%     74.03% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAddAcc            0      0.00%     74.03% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAlu             0      0.00%     74.03% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdCmp             0      0.00%     74.03% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdCvt             0      0.00%     74.03% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMisc            0      0.00%     74.03% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMult            0      0.00%     74.03% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMultAcc            0      0.00%     74.03% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShift            0      0.00%     74.03% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShiftAcc            0      0.00%     74.03% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdSqrt            0      0.00%     74.03% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatAdd            0      0.00%     74.03% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatAlu            0      0.00%     74.03% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatCmp            0      0.00%     74.03% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatCvt            0      0.00%     74.03% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatDiv            0      0.00%     74.03% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMisc            0      0.00%     74.03% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMult            0      0.00%     74.03% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.03% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.03% # Class of committed instruction
system.cpu04.commit.op_class_0::MemRead         21108     25.21%     99.24% # Class of committed instruction
system.cpu04.commit.op_class_0::MemWrite          636      0.76%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::total           83723                       # Class of committed instruction
system.cpu04.commit.bw_lim_events                4478                       # number cycles where commit BW limit reached
system.cpu04.rob.rob_reads                     126848                       # The number of ROB reads
system.cpu04.rob.rob_writes                    170607                       # The number of ROB writes
system.cpu04.timesIdled                            44                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu04.idleCycles                          5736                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu04.quiesceCycles                     161487                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu04.committedInsts                     83211                       # Number of Instructions Simulated
system.cpu04.committedOps                       83723                       # Number of Ops (including micro ops) Simulated
system.cpu04.cpi                             0.629472                       # CPI: Cycles Per Instruction
system.cpu04.cpi_total                       0.629472                       # CPI: Total CPI of All Threads
system.cpu04.ipc                             1.588633                       # IPC: Instructions Per Cycle
system.cpu04.ipc_total                       1.588633                       # IPC: Total IPC of All Threads
system.cpu04.int_regfile_reads                 136878                       # number of integer regfile reads
system.cpu04.int_regfile_writes                 73040                       # number of integer regfile writes
system.cpu04.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu04.cc_regfile_reads                  317466                       # number of cc regfile reads
system.cpu04.cc_regfile_writes                  42893                       # number of cc regfile writes
system.cpu04.misc_regfile_reads                 23238                       # number of misc regfile reads
system.cpu04.misc_regfile_writes                   10                       # number of misc regfile writes
system.cpu04.dcache.tags.replacements               0                       # number of replacements
system.cpu04.dcache.tags.tagsinuse          42.046098                       # Cycle average of tags in use
system.cpu04.dcache.tags.total_refs             21491                       # Total number of references to valid blocks.
system.cpu04.dcache.tags.sampled_refs             260                       # Sample count of references to valid blocks.
system.cpu04.dcache.tags.avg_refs           82.657692                       # Average number of references to valid blocks.
system.cpu04.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.dcache.tags.occ_blocks::cpu04.data    42.046098                       # Average occupied blocks per requestor
system.cpu04.dcache.tags.occ_percent::cpu04.data     0.041061                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_percent::total     0.041061                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_task_id_blocks::1024          260                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::1          245                       # Occupied blocks per task id
system.cpu04.dcache.tags.occ_task_id_percent::1024     0.253906                       # Percentage of cache occupancy per task id
system.cpu04.dcache.tags.tag_accesses           44376                       # Number of tag accesses
system.cpu04.dcache.tags.data_accesses          44376                       # Number of data accesses
system.cpu04.dcache.ReadReq_hits::cpu04.data        20906                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_hits::total         20906                       # number of ReadReq hits
system.cpu04.dcache.WriteReq_hits::cpu04.data          580                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_hits::total          580                       # number of WriteReq hits
system.cpu04.dcache.SoftPFReq_hits::cpu04.data            1                       # number of SoftPFReq hits
system.cpu04.dcache.SoftPFReq_hits::total            1                       # number of SoftPFReq hits
system.cpu04.dcache.demand_hits::cpu04.data        21486                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::total          21486                       # number of demand (read+write) hits
system.cpu04.dcache.overall_hits::cpu04.data        21487                       # number of overall hits
system.cpu04.dcache.overall_hits::total         21487                       # number of overall hits
system.cpu04.dcache.ReadReq_misses::cpu04.data          512                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_misses::total          512                       # number of ReadReq misses
system.cpu04.dcache.WriteReq_misses::cpu04.data           51                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_misses::total           51                       # number of WriteReq misses
system.cpu04.dcache.SoftPFReq_misses::cpu04.data            1                       # number of SoftPFReq misses
system.cpu04.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu04.dcache.LoadLockedReq_misses::cpu04.data            2                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu04.dcache.StoreCondReq_misses::cpu04.data            2                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu04.dcache.demand_misses::cpu04.data          563                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::total          563                       # number of demand (read+write) misses
system.cpu04.dcache.overall_misses::cpu04.data          564                       # number of overall misses
system.cpu04.dcache.overall_misses::total          564                       # number of overall misses
system.cpu04.dcache.ReadReq_miss_latency::cpu04.data     12463055                       # number of ReadReq miss cycles
system.cpu04.dcache.ReadReq_miss_latency::total     12463055                       # number of ReadReq miss cycles
system.cpu04.dcache.WriteReq_miss_latency::cpu04.data      2472994                       # number of WriteReq miss cycles
system.cpu04.dcache.WriteReq_miss_latency::total      2472994                       # number of WriteReq miss cycles
system.cpu04.dcache.LoadLockedReq_miss_latency::cpu04.data        24000                       # number of LoadLockedReq miss cycles
system.cpu04.dcache.LoadLockedReq_miss_latency::total        24000                       # number of LoadLockedReq miss cycles
system.cpu04.dcache.StoreCondReq_miss_latency::cpu04.data        24000                       # number of StoreCondReq miss cycles
system.cpu04.dcache.StoreCondReq_miss_latency::total        24000                       # number of StoreCondReq miss cycles
system.cpu04.dcache.demand_miss_latency::cpu04.data     14936049                       # number of demand (read+write) miss cycles
system.cpu04.dcache.demand_miss_latency::total     14936049                       # number of demand (read+write) miss cycles
system.cpu04.dcache.overall_miss_latency::cpu04.data     14936049                       # number of overall miss cycles
system.cpu04.dcache.overall_miss_latency::total     14936049                       # number of overall miss cycles
system.cpu04.dcache.ReadReq_accesses::cpu04.data        21418                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_accesses::total        21418                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::cpu04.data          631                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::total          631                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.SoftPFReq_accesses::cpu04.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu04.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::cpu04.data            2                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::total            2                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::cpu04.data            2                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::total            2                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.demand_accesses::cpu04.data        22049                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::total        22049                       # number of demand (read+write) accesses
system.cpu04.dcache.overall_accesses::cpu04.data        22051                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::total        22051                       # number of overall (read+write) accesses
system.cpu04.dcache.ReadReq_miss_rate::cpu04.data     0.023905                       # miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_miss_rate::total     0.023905                       # miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_miss_rate::cpu04.data     0.080824                       # miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_miss_rate::total     0.080824                       # miss rate for WriteReq accesses
system.cpu04.dcache.SoftPFReq_miss_rate::cpu04.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu04.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::cpu04.data            1                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::cpu04.data            1                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_miss_rate::cpu04.data     0.025534                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::total     0.025534                       # miss rate for demand accesses
system.cpu04.dcache.overall_miss_rate::cpu04.data     0.025577                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::total     0.025577                       # miss rate for overall accesses
system.cpu04.dcache.ReadReq_avg_miss_latency::cpu04.data 24341.904297                       # average ReadReq miss latency
system.cpu04.dcache.ReadReq_avg_miss_latency::total 24341.904297                       # average ReadReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::cpu04.data 48490.078431                       # average WriteReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::total 48490.078431                       # average WriteReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::cpu04.data        12000                       # average LoadLockedReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::total        12000                       # average LoadLockedReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::cpu04.data        12000                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::total        12000                       # average StoreCondReq miss latency
system.cpu04.dcache.demand_avg_miss_latency::cpu04.data 26529.394316                       # average overall miss latency
system.cpu04.dcache.demand_avg_miss_latency::total 26529.394316                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::cpu04.data 26482.356383                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::total 26482.356383                       # average overall miss latency
system.cpu04.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_targets          146                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_targets          146                       # average number of cycles each access was blocked
system.cpu04.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu04.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu04.dcache.ReadReq_mshr_hits::cpu04.data          271                       # number of ReadReq MSHR hits
system.cpu04.dcache.ReadReq_mshr_hits::total          271                       # number of ReadReq MSHR hits
system.cpu04.dcache.WriteReq_mshr_hits::cpu04.data           28                       # number of WriteReq MSHR hits
system.cpu04.dcache.WriteReq_mshr_hits::total           28                       # number of WriteReq MSHR hits
system.cpu04.dcache.demand_mshr_hits::cpu04.data          299                       # number of demand (read+write) MSHR hits
system.cpu04.dcache.demand_mshr_hits::total          299                       # number of demand (read+write) MSHR hits
system.cpu04.dcache.overall_mshr_hits::cpu04.data          299                       # number of overall MSHR hits
system.cpu04.dcache.overall_mshr_hits::total          299                       # number of overall MSHR hits
system.cpu04.dcache.ReadReq_mshr_misses::cpu04.data          241                       # number of ReadReq MSHR misses
system.cpu04.dcache.ReadReq_mshr_misses::total          241                       # number of ReadReq MSHR misses
system.cpu04.dcache.WriteReq_mshr_misses::cpu04.data           23                       # number of WriteReq MSHR misses
system.cpu04.dcache.WriteReq_mshr_misses::total           23                       # number of WriteReq MSHR misses
system.cpu04.dcache.SoftPFReq_mshr_misses::cpu04.data            1                       # number of SoftPFReq MSHR misses
system.cpu04.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu04.dcache.LoadLockedReq_mshr_misses::cpu04.data            2                       # number of LoadLockedReq MSHR misses
system.cpu04.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu04.dcache.StoreCondReq_mshr_misses::cpu04.data            2                       # number of StoreCondReq MSHR misses
system.cpu04.dcache.StoreCondReq_mshr_misses::total            2                       # number of StoreCondReq MSHR misses
system.cpu04.dcache.demand_mshr_misses::cpu04.data          264                       # number of demand (read+write) MSHR misses
system.cpu04.dcache.demand_mshr_misses::total          264                       # number of demand (read+write) MSHR misses
system.cpu04.dcache.overall_mshr_misses::cpu04.data          265                       # number of overall MSHR misses
system.cpu04.dcache.overall_mshr_misses::total          265                       # number of overall MSHR misses
system.cpu04.dcache.ReadReq_mshr_miss_latency::cpu04.data      5320343                       # number of ReadReq MSHR miss cycles
system.cpu04.dcache.ReadReq_mshr_miss_latency::total      5320343                       # number of ReadReq MSHR miss cycles
system.cpu04.dcache.WriteReq_mshr_miss_latency::cpu04.data       761253                       # number of WriteReq MSHR miss cycles
system.cpu04.dcache.WriteReq_mshr_miss_latency::total       761253                       # number of WriteReq MSHR miss cycles
system.cpu04.dcache.SoftPFReq_mshr_miss_latency::cpu04.data        50750                       # number of SoftPFReq MSHR miss cycles
system.cpu04.dcache.SoftPFReq_mshr_miss_latency::total        50750                       # number of SoftPFReq MSHR miss cycles
system.cpu04.dcache.LoadLockedReq_mshr_miss_latency::cpu04.data        18000                       # number of LoadLockedReq MSHR miss cycles
system.cpu04.dcache.LoadLockedReq_mshr_miss_latency::total        18000                       # number of LoadLockedReq MSHR miss cycles
system.cpu04.dcache.StoreCondReq_mshr_miss_latency::cpu04.data        18000                       # number of StoreCondReq MSHR miss cycles
system.cpu04.dcache.StoreCondReq_mshr_miss_latency::total        18000                       # number of StoreCondReq MSHR miss cycles
system.cpu04.dcache.demand_mshr_miss_latency::cpu04.data      6081596                       # number of demand (read+write) MSHR miss cycles
system.cpu04.dcache.demand_mshr_miss_latency::total      6081596                       # number of demand (read+write) MSHR miss cycles
system.cpu04.dcache.overall_mshr_miss_latency::cpu04.data      6132346                       # number of overall MSHR miss cycles
system.cpu04.dcache.overall_mshr_miss_latency::total      6132346                       # number of overall MSHR miss cycles
system.cpu04.dcache.ReadReq_mshr_miss_rate::cpu04.data     0.011252                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_mshr_miss_rate::total     0.011252                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::cpu04.data     0.036450                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::total     0.036450                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.SoftPFReq_mshr_miss_rate::cpu04.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu04.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::cpu04.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::cpu04.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_mshr_miss_rate::cpu04.data     0.011973                       # mshr miss rate for demand accesses
system.cpu04.dcache.demand_mshr_miss_rate::total     0.011973                       # mshr miss rate for demand accesses
system.cpu04.dcache.overall_mshr_miss_rate::cpu04.data     0.012018                       # mshr miss rate for overall accesses
system.cpu04.dcache.overall_mshr_miss_rate::total     0.012018                       # mshr miss rate for overall accesses
system.cpu04.dcache.ReadReq_avg_mshr_miss_latency::cpu04.data 22076.112033                       # average ReadReq mshr miss latency
system.cpu04.dcache.ReadReq_avg_mshr_miss_latency::total 22076.112033                       # average ReadReq mshr miss latency
system.cpu04.dcache.WriteReq_avg_mshr_miss_latency::cpu04.data 33097.956522                       # average WriteReq mshr miss latency
system.cpu04.dcache.WriteReq_avg_mshr_miss_latency::total 33097.956522                       # average WriteReq mshr miss latency
system.cpu04.dcache.SoftPFReq_avg_mshr_miss_latency::cpu04.data        50750                       # average SoftPFReq mshr miss latency
system.cpu04.dcache.SoftPFReq_avg_mshr_miss_latency::total        50750                       # average SoftPFReq mshr miss latency
system.cpu04.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu04.data         9000                       # average LoadLockedReq mshr miss latency
system.cpu04.dcache.LoadLockedReq_avg_mshr_miss_latency::total         9000                       # average LoadLockedReq mshr miss latency
system.cpu04.dcache.StoreCondReq_avg_mshr_miss_latency::cpu04.data         9000                       # average StoreCondReq mshr miss latency
system.cpu04.dcache.StoreCondReq_avg_mshr_miss_latency::total         9000                       # average StoreCondReq mshr miss latency
system.cpu04.dcache.demand_avg_mshr_miss_latency::cpu04.data 23036.348485                       # average overall mshr miss latency
system.cpu04.dcache.demand_avg_mshr_miss_latency::total 23036.348485                       # average overall mshr miss latency
system.cpu04.dcache.overall_avg_mshr_miss_latency::cpu04.data 23140.928302                       # average overall mshr miss latency
system.cpu04.dcache.overall_avg_mshr_miss_latency::total 23140.928302                       # average overall mshr miss latency
system.cpu04.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.icache.tags.replacements               0                       # number of replacements
system.cpu04.icache.tags.tagsinuse           9.719572                       # Cycle average of tags in use
system.cpu04.icache.tags.total_refs             23751                       # Total number of references to valid blocks.
system.cpu04.icache.tags.sampled_refs              48                       # Sample count of references to valid blocks.
system.cpu04.icache.tags.avg_refs          494.812500                       # Average number of references to valid blocks.
system.cpu04.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.icache.tags.occ_blocks::cpu04.inst     9.719572                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_percent::cpu04.inst     0.018984                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::total     0.018984                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_task_id_blocks::1024           48                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::1           44                       # Occupied blocks per task id
system.cpu04.icache.tags.occ_task_id_percent::1024     0.093750                       # Percentage of cache occupancy per task id
system.cpu04.icache.tags.tag_accesses           47678                       # Number of tag accesses
system.cpu04.icache.tags.data_accesses          47678                       # Number of data accesses
system.cpu04.icache.ReadReq_hits::cpu04.inst        23751                       # number of ReadReq hits
system.cpu04.icache.ReadReq_hits::total         23751                       # number of ReadReq hits
system.cpu04.icache.demand_hits::cpu04.inst        23751                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::total          23751                       # number of demand (read+write) hits
system.cpu04.icache.overall_hits::cpu04.inst        23751                       # number of overall hits
system.cpu04.icache.overall_hits::total         23751                       # number of overall hits
system.cpu04.icache.ReadReq_misses::cpu04.inst           64                       # number of ReadReq misses
system.cpu04.icache.ReadReq_misses::total           64                       # number of ReadReq misses
system.cpu04.icache.demand_misses::cpu04.inst           64                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::total           64                       # number of demand (read+write) misses
system.cpu04.icache.overall_misses::cpu04.inst           64                       # number of overall misses
system.cpu04.icache.overall_misses::total           64                       # number of overall misses
system.cpu04.icache.ReadReq_miss_latency::cpu04.inst      6486000                       # number of ReadReq miss cycles
system.cpu04.icache.ReadReq_miss_latency::total      6486000                       # number of ReadReq miss cycles
system.cpu04.icache.demand_miss_latency::cpu04.inst      6486000                       # number of demand (read+write) miss cycles
system.cpu04.icache.demand_miss_latency::total      6486000                       # number of demand (read+write) miss cycles
system.cpu04.icache.overall_miss_latency::cpu04.inst      6486000                       # number of overall miss cycles
system.cpu04.icache.overall_miss_latency::total      6486000                       # number of overall miss cycles
system.cpu04.icache.ReadReq_accesses::cpu04.inst        23815                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_accesses::total        23815                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.demand_accesses::cpu04.inst        23815                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::total        23815                       # number of demand (read+write) accesses
system.cpu04.icache.overall_accesses::cpu04.inst        23815                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::total        23815                       # number of overall (read+write) accesses
system.cpu04.icache.ReadReq_miss_rate::cpu04.inst     0.002687                       # miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_miss_rate::total     0.002687                       # miss rate for ReadReq accesses
system.cpu04.icache.demand_miss_rate::cpu04.inst     0.002687                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::total     0.002687                       # miss rate for demand accesses
system.cpu04.icache.overall_miss_rate::cpu04.inst     0.002687                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::total     0.002687                       # miss rate for overall accesses
system.cpu04.icache.ReadReq_avg_miss_latency::cpu04.inst 101343.750000                       # average ReadReq miss latency
system.cpu04.icache.ReadReq_avg_miss_latency::total 101343.750000                       # average ReadReq miss latency
system.cpu04.icache.demand_avg_miss_latency::cpu04.inst 101343.750000                       # average overall miss latency
system.cpu04.icache.demand_avg_miss_latency::total 101343.750000                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::cpu04.inst 101343.750000                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::total 101343.750000                       # average overall miss latency
system.cpu04.icache.blocked_cycles::no_mshrs         1609                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_targets           18                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_mshrs              11                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu04.icache.avg_blocked_cycles::no_mshrs   146.272727                       # average number of cycles each access was blocked
system.cpu04.icache.avg_blocked_cycles::no_targets           18                       # average number of cycles each access was blocked
system.cpu04.icache.fast_writes                     0                       # number of fast writes performed
system.cpu04.icache.cache_copies                    0                       # number of cache copies performed
system.cpu04.icache.ReadReq_mshr_hits::cpu04.inst           16                       # number of ReadReq MSHR hits
system.cpu04.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu04.icache.demand_mshr_hits::cpu04.inst           16                       # number of demand (read+write) MSHR hits
system.cpu04.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu04.icache.overall_mshr_hits::cpu04.inst           16                       # number of overall MSHR hits
system.cpu04.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu04.icache.ReadReq_mshr_misses::cpu04.inst           48                       # number of ReadReq MSHR misses
system.cpu04.icache.ReadReq_mshr_misses::total           48                       # number of ReadReq MSHR misses
system.cpu04.icache.demand_mshr_misses::cpu04.inst           48                       # number of demand (read+write) MSHR misses
system.cpu04.icache.demand_mshr_misses::total           48                       # number of demand (read+write) MSHR misses
system.cpu04.icache.overall_mshr_misses::cpu04.inst           48                       # number of overall MSHR misses
system.cpu04.icache.overall_mshr_misses::total           48                       # number of overall MSHR misses
system.cpu04.icache.ReadReq_mshr_miss_latency::cpu04.inst      4895500                       # number of ReadReq MSHR miss cycles
system.cpu04.icache.ReadReq_mshr_miss_latency::total      4895500                       # number of ReadReq MSHR miss cycles
system.cpu04.icache.demand_mshr_miss_latency::cpu04.inst      4895500                       # number of demand (read+write) MSHR miss cycles
system.cpu04.icache.demand_mshr_miss_latency::total      4895500                       # number of demand (read+write) MSHR miss cycles
system.cpu04.icache.overall_mshr_miss_latency::cpu04.inst      4895500                       # number of overall MSHR miss cycles
system.cpu04.icache.overall_mshr_miss_latency::total      4895500                       # number of overall MSHR miss cycles
system.cpu04.icache.ReadReq_mshr_miss_rate::cpu04.inst     0.002016                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_mshr_miss_rate::total     0.002016                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.demand_mshr_miss_rate::cpu04.inst     0.002016                       # mshr miss rate for demand accesses
system.cpu04.icache.demand_mshr_miss_rate::total     0.002016                       # mshr miss rate for demand accesses
system.cpu04.icache.overall_mshr_miss_rate::cpu04.inst     0.002016                       # mshr miss rate for overall accesses
system.cpu04.icache.overall_mshr_miss_rate::total     0.002016                       # mshr miss rate for overall accesses
system.cpu04.icache.ReadReq_avg_mshr_miss_latency::cpu04.inst 101989.583333                       # average ReadReq mshr miss latency
system.cpu04.icache.ReadReq_avg_mshr_miss_latency::total 101989.583333                       # average ReadReq mshr miss latency
system.cpu04.icache.demand_avg_mshr_miss_latency::cpu04.inst 101989.583333                       # average overall mshr miss latency
system.cpu04.icache.demand_avg_mshr_miss_latency::total 101989.583333                       # average overall mshr miss latency
system.cpu04.icache.overall_avg_mshr_miss_latency::cpu04.inst 101989.583333                       # average overall mshr miss latency
system.cpu04.icache.overall_avg_mshr_miss_latency::total 101989.583333                       # average overall mshr miss latency
system.cpu04.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.branchPred.lookups                  7830                       # Number of BP lookups
system.cpu05.branchPred.condPredicted            7527                       # Number of conditional branches predicted
system.cpu05.branchPred.condIncorrect             279                       # Number of conditional branches incorrect
system.cpu05.branchPred.BTBLookups               6298                       # Number of BTB lookups
system.cpu05.branchPred.BTBHits                  6214                       # Number of BTB hits
system.cpu05.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu05.branchPred.BTBHitPct           98.666243                       # BTB Hit Percentage
system.cpu05.branchPred.usedRAS                   110                       # Number of times the RAS was used to get a target.
system.cpu05.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu05.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu05.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu05.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu05.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu05.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu05.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu05.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu05.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu05.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu05.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu05.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu05.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu05.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu05.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu05.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu05.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu05.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu05.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu05.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu05.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu05.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu05.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.inst_hits                          0                       # ITB inst hits
system.cpu05.dtb.inst_misses                        0                       # ITB inst misses
system.cpu05.dtb.read_hits                          0                       # DTB read hits
system.cpu05.dtb.read_misses                        0                       # DTB read misses
system.cpu05.dtb.write_hits                         0                       # DTB write hits
system.cpu05.dtb.write_misses                       0                       # DTB write misses
system.cpu05.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu05.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu05.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu05.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu05.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu05.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu05.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu05.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu05.dtb.read_accesses                      0                       # DTB read accesses
system.cpu05.dtb.write_accesses                     0                       # DTB write accesses
system.cpu05.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu05.dtb.hits                               0                       # DTB hits
system.cpu05.dtb.misses                             0                       # DTB misses
system.cpu05.dtb.accesses                           0                       # DTB accesses
system.cpu05.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu05.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu05.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu05.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu05.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu05.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu05.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu05.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu05.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu05.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu05.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu05.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu05.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu05.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu05.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu05.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu05.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu05.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu05.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu05.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu05.itb.walker.walks                       0                       # Table walker walks requested
system.cpu05.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.inst_hits                          0                       # ITB inst hits
system.cpu05.itb.inst_misses                        0                       # ITB inst misses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu05.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu05.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu05.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu05.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu05.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu05.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu05.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu05.itb.hits                               0                       # DTB hits
system.cpu05.itb.misses                             0                       # DTB misses
system.cpu05.itb.accesses                           0                       # DTB accesses
system.cpu05.numCycles                          51867                       # number of cpu cycles simulated
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.fetch.icacheStallCycles             1613                       # Number of cycles fetch is stalled on an Icache miss
system.cpu05.fetch.Insts                        88012                       # Number of instructions fetch has processed
system.cpu05.fetch.Branches                      7830                       # Number of branches that fetch encountered
system.cpu05.fetch.predictedBranches             6324                       # Number of branches that fetch has predicted taken
system.cpu05.fetch.Cycles                       44005                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu05.fetch.SquashCycles                   588                       # Number of cycles fetch has spent squashing
system.cpu05.fetch.MiscStallCycles                 87                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu05.fetch.PendingTrapStallCycles          232                       # Number of stall cycles due to pending traps
system.cpu05.fetch.IcacheWaitRetryStallCycles           90                       # Number of stall cycles due to full MSHR
system.cpu05.fetch.CacheLines                   23700                       # Number of cache lines fetched
system.cpu05.fetch.IcacheSquashes                  38                       # Number of outstanding Icache misses that were squashed
system.cpu05.fetch.rateDist::samples            46321                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::mean            1.929837                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::stdev           1.127666                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::0                   4418      9.54%      9.54% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::1                  17936     38.72%     48.26% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::2                    445      0.96%     49.22% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::3                  23522     50.78%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::total              46321                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.branchRate                0.150963                       # Number of branch fetches per cycle
system.cpu05.fetch.rate                      1.696879                       # Number of inst fetches per cycle
system.cpu05.decode.IdleCycles                   2184                       # Number of cycles decode is idle
system.cpu05.decode.BlockedCycles                3386                       # Number of cycles decode is blocked
system.cpu05.decode.RunCycles                   39784                       # Number of cycles decode is running
system.cpu05.decode.UnblockCycles                 698                       # Number of cycles decode is unblocking
system.cpu05.decode.SquashCycles                  269                       # Number of cycles decode is squashing
system.cpu05.decode.BranchResolved                111                       # Number of times decode resolved a branch
system.cpu05.decode.BranchMispred                  25                       # Number of times decode detected a branch misprediction
system.cpu05.decode.DecodedInsts                86736                       # Number of instructions handled by decode
system.cpu05.decode.SquashedInsts                1090                       # Number of squashed instructions handled by decode
system.cpu05.rename.SquashCycles                  269                       # Number of cycles rename is squashing
system.cpu05.rename.IdleCycles                   3261                       # Number of cycles rename is idle
system.cpu05.rename.BlockCycles                  1854                       # Number of cycles rename is blocking
system.cpu05.rename.serializeStallCycles          764                       # count of cycles rename stalled for serializing inst
system.cpu05.rename.RunCycles                   39297                       # Number of cycles rename is running
system.cpu05.rename.UnblockCycles                 876                       # Number of cycles rename is unblocking
system.cpu05.rename.RenamedInsts                85690                       # Number of instructions processed by rename
system.cpu05.rename.SquashedInsts                 361                       # Number of squashed instructions processed by rename
system.cpu05.rename.ROBFullEvents                 627                       # Number of times rename has blocked due to ROB full
system.cpu05.rename.RenamedOperands            116972                       # Number of destination operands rename has renamed
system.cpu05.rename.RenameLookups              421767                       # Number of register rename lookups that rename has made
system.cpu05.rename.int_rename_lookups         138522                       # Number of integer rename lookups
system.cpu05.rename.CommittedMaps              114475                       # Number of HB maps that are committed
system.cpu05.rename.UndoneMaps                   2467                       # Number of HB maps that are undone due to squashing
system.cpu05.rename.serializingInsts               13                       # count of serializing insts renamed
system.cpu05.rename.tempSerializingInsts           13                       # count of temporary serializing insts renamed
system.cpu05.rename.skidInsts                    1632                       # count of insts added to the skid buffer
system.cpu05.memDep0.insertedLoads              21845                       # Number of loads inserted to the mem dependence unit.
system.cpu05.memDep0.insertedStores               798                       # Number of stores inserted to the mem dependence unit.
system.cpu05.memDep0.conflictingLoads              72                       # Number of conflicting loads.
system.cpu05.memDep0.conflictingStores             45                       # Number of conflicting stores.
system.cpu05.iq.iqInstsAdded                    85299                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu05.iq.iqNonSpecInstsAdded                29                       # Number of non-speculative instructions added to the IQ
system.cpu05.iq.iqInstsIssued                   84800                       # Number of instructions issued
system.cpu05.iq.iqSquashedInstsIssued             146                       # Number of squashed instructions issued
system.cpu05.iq.iqSquashedInstsExamined          1992                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu05.iq.iqSquashedOperandsExamined         5756                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu05.iq.issued_per_cycle::samples        46321                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::mean       1.830703                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::stdev      1.213076                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::0              9848     21.26%     21.26% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::1              8602     18.57%     39.83% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::2              7935     17.13%     56.96% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::3             19416     41.92%     98.88% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::4               520      1.12%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::5                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::6                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::7                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::8                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::total         46321                       # Number of insts issued each cycle
system.cpu05.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntAlu                  1789     14.13%     14.13% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntMult                  259      2.05%     16.17% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntDiv                     0      0.00%     16.17% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatAdd                   0      0.00%     16.17% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatCmp                   0      0.00%     16.17% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatCvt                   0      0.00%     16.17% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatMult                  0      0.00%     16.17% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatDiv                   0      0.00%     16.17% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatSqrt                  0      0.00%     16.17% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAdd                    0      0.00%     16.17% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAddAcc                 0      0.00%     16.17% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAlu                    0      0.00%     16.17% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdCmp                    0      0.00%     16.17% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdCvt                    0      0.00%     16.17% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMisc                   0      0.00%     16.17% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMult                   0      0.00%     16.17% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMultAcc                0      0.00%     16.17% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShift                  0      0.00%     16.17% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShiftAcc               0      0.00%     16.17% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdSqrt                   0      0.00%     16.17% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatAdd               0      0.00%     16.17% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatAlu               0      0.00%     16.17% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatCmp               0      0.00%     16.17% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatCvt               0      0.00%     16.17% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatDiv               0      0.00%     16.17% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMisc              0      0.00%     16.17% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMult              0      0.00%     16.17% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMultAcc            0      0.00%     16.17% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatSqrt              0      0.00%     16.17% # attempts to use FU when none available
system.cpu05.iq.fu_full::MemRead                10122     79.92%     96.09% # attempts to use FU when none available
system.cpu05.iq.fu_full::MemWrite                 495      3.91%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu05.iq.FU_type_0::IntAlu               47968     56.57%     56.57% # Type of FU issued
system.cpu05.iq.FU_type_0::IntMult              14403     16.98%     73.55% # Type of FU issued
system.cpu05.iq.FU_type_0::IntDiv                   0      0.00%     73.55% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatAdd                 0      0.00%     73.55% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatCmp                 0      0.00%     73.55% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatCvt                 0      0.00%     73.55% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatMult                0      0.00%     73.55% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatDiv                 0      0.00%     73.55% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatSqrt                0      0.00%     73.55% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAdd                  0      0.00%     73.55% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAddAcc               0      0.00%     73.55% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAlu                  0      0.00%     73.55% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdCmp                  0      0.00%     73.55% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdCvt                  0      0.00%     73.55% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMisc                 0      0.00%     73.55% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMult                 0      0.00%     73.55% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMultAcc              0      0.00%     73.55% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShift                0      0.00%     73.55% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.55% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdSqrt                 0      0.00%     73.55% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.55% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.55% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.55% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.55% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.55% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.55% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMult            0      0.00%     73.55% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.55% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.55% # Type of FU issued
system.cpu05.iq.FU_type_0::MemRead              21713     25.60%     99.16% # Type of FU issued
system.cpu05.iq.FU_type_0::MemWrite               716      0.84%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::total                84800                       # Type of FU issued
system.cpu05.iq.rate                         1.634951                       # Inst issue rate
system.cpu05.iq.fu_busy_cnt                     12665                       # FU busy when requested
system.cpu05.iq.fu_busy_rate                 0.149351                       # FU busy rate (busy events/executed inst)
system.cpu05.iq.int_inst_queue_reads           228730                       # Number of integer instruction queue reads
system.cpu05.iq.int_inst_queue_writes           87323                       # Number of integer instruction queue writes
system.cpu05.iq.int_inst_queue_wakeup_accesses        83976                       # Number of integer instruction queue wakeup accesses
system.cpu05.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu05.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu05.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu05.iq.int_alu_accesses                97465                       # Number of integer alu accesses
system.cpu05.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu05.iew.lsq.thread0.forwLoads              7                       # Number of loads that had data forwarded from stores
system.cpu05.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu05.iew.lsq.thread0.squashedLoads          794                       # Number of loads squashed
system.cpu05.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu05.iew.lsq.thread0.memOrderViolation            3                       # Number of memory ordering violations
system.cpu05.iew.lsq.thread0.squashedStores          167                       # Number of stores squashed
system.cpu05.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu05.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu05.iew.lsq.thread0.rescheduledLoads            9                       # Number of loads that were rescheduled
system.cpu05.iew.lsq.thread0.cacheBlocked            2                       # Number of times an access to memory failed due to the cache being blocked
system.cpu05.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu05.iew.iewSquashCycles                  269                       # Number of cycles IEW is squashing
system.cpu05.iew.iewBlockCycles                    46                       # Number of cycles IEW is blocking
system.cpu05.iew.iewUnblockCycles                   0                       # Number of cycles IEW is unblocking
system.cpu05.iew.iewDispatchedInsts             85331                       # Number of instructions dispatched to IQ
system.cpu05.iew.iewDispSquashedInsts               0                       # Number of squashed instructions skipped by dispatch
system.cpu05.iew.iewDispLoadInsts               21845                       # Number of dispatched load instructions
system.cpu05.iew.iewDispStoreInsts                798                       # Number of dispatched store instructions
system.cpu05.iew.iewDispNonSpecInsts               13                       # Number of dispatched non-speculative instructions
system.cpu05.iew.iewIQFullEvents                    0                       # Number of times the IQ has become full, causing a stall
system.cpu05.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu05.iew.memOrderViolationEvents            3                       # Number of memory order violations
system.cpu05.iew.predictedTakenIncorrect          134                       # Number of branches that were predicted taken incorrectly
system.cpu05.iew.predictedNotTakenIncorrect          121                       # Number of branches that were predicted not taken incorrectly
system.cpu05.iew.branchMispredicts                255                       # Number of branch mispredicts detected at execute
system.cpu05.iew.iewExecutedInsts               84244                       # Number of executed instructions
system.cpu05.iew.iewExecLoadInsts               21380                       # Number of load instructions executed
system.cpu05.iew.iewExecSquashedInsts             554                       # Number of squashed instructions skipped in execute
system.cpu05.iew.exec_swp                           0                       # number of swp insts executed
system.cpu05.iew.exec_nop                           3                       # number of nop insts executed
system.cpu05.iew.exec_refs                      22075                       # number of memory reference insts executed
system.cpu05.iew.exec_branches                   7260                       # Number of branches executed
system.cpu05.iew.exec_stores                      695                       # Number of stores executed
system.cpu05.iew.exec_rate                   1.624231                       # Inst execution rate
system.cpu05.iew.wb_sent                        83996                       # cumulative count of insts sent to commit
system.cpu05.iew.wb_count                       83976                       # cumulative count of insts written-back
system.cpu05.iew.wb_producers                   60621                       # num instructions producing a value
system.cpu05.iew.wb_consumers                   81060                       # num instructions consuming a value
system.cpu05.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu05.iew.wb_rate                     1.619064                       # insts written-back per cycle
system.cpu05.iew.wb_fanout                   0.747853                       # average fanout of values written-back
system.cpu05.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu05.commit.commitSquashedInsts          1406                       # The number of squashed insts skipped by commit
system.cpu05.commit.commitNonSpecStalls            29                       # The number of times commit has been forced to stall to communicate backwards
system.cpu05.commit.branchMispredicts             254                       # The number of times a branch was mispredicted
system.cpu05.commit.committed_per_cycle::samples        46006                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::mean     1.811112                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::stdev     2.397298                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::0        16327     35.49%     35.49% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::1        13826     30.05%     65.54% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::2         4935     10.73%     76.27% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::3         4250      9.24%     85.51% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::4          371      0.81%     86.31% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::5         1485      3.23%     89.54% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::6          194      0.42%     89.96% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::7          141      0.31%     90.27% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::8         4477      9.73%    100.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::total        46006                       # Number of insts commited each cycle
system.cpu05.commit.committedInsts              82819                       # Number of instructions committed
system.cpu05.commit.committedOps                83322                       # Number of ops (including micro ops) committed
system.cpu05.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu05.commit.refs                        21681                       # Number of memory references committed
system.cpu05.commit.loads                       21050                       # Number of loads committed
system.cpu05.commit.membars                        16                       # Number of memory barriers committed
system.cpu05.commit.branches                     7207                       # Number of branches committed
system.cpu05.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu05.commit.int_insts                   76185                       # Number of committed integer instructions.
system.cpu05.commit.function_calls                 43                       # Number of function calls committed.
system.cpu05.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu05.commit.op_class_0::IntAlu          47238     56.69%     56.69% # Class of committed instruction
system.cpu05.commit.op_class_0::IntMult         14403     17.29%     73.98% # Class of committed instruction
system.cpu05.commit.op_class_0::IntDiv              0      0.00%     73.98% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatAdd            0      0.00%     73.98% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatCmp            0      0.00%     73.98% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatCvt            0      0.00%     73.98% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatMult            0      0.00%     73.98% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatDiv            0      0.00%     73.98% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatSqrt            0      0.00%     73.98% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAdd             0      0.00%     73.98% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAddAcc            0      0.00%     73.98% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAlu             0      0.00%     73.98% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdCmp             0      0.00%     73.98% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdCvt             0      0.00%     73.98% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMisc            0      0.00%     73.98% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMult            0      0.00%     73.98% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMultAcc            0      0.00%     73.98% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShift            0      0.00%     73.98% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShiftAcc            0      0.00%     73.98% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdSqrt            0      0.00%     73.98% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatAdd            0      0.00%     73.98% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatAlu            0      0.00%     73.98% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatCmp            0      0.00%     73.98% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatCvt            0      0.00%     73.98% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatDiv            0      0.00%     73.98% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMisc            0      0.00%     73.98% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMult            0      0.00%     73.98% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.98% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.98% # Class of committed instruction
system.cpu05.commit.op_class_0::MemRead         21050     25.26%     99.24% # Class of committed instruction
system.cpu05.commit.op_class_0::MemWrite          631      0.76%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::total           83322                       # Class of committed instruction
system.cpu05.commit.bw_lim_events                4477                       # number cycles where commit BW limit reached
system.cpu05.rob.rob_reads                     126114                       # The number of ROB reads
system.cpu05.rob.rob_writes                    169784                       # The number of ROB writes
system.cpu05.timesIdled                            48                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu05.idleCycles                          5546                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu05.quiesceCycles                     161999                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu05.committedInsts                     82819                       # Number of Instructions Simulated
system.cpu05.committedOps                       83322                       # Number of Ops (including micro ops) Simulated
system.cpu05.cpi                             0.626269                       # CPI: Cycles Per Instruction
system.cpu05.cpi_total                       0.626269                       # CPI: Total CPI of All Threads
system.cpu05.ipc                             1.596757                       # IPC: Instructions Per Cycle
system.cpu05.ipc_total                       1.596757                       # IPC: Total IPC of All Threads
system.cpu05.int_regfile_reads                 136352                       # number of integer regfile reads
system.cpu05.int_regfile_writes                 72888                       # number of integer regfile writes
system.cpu05.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu05.cc_regfile_reads                  316119                       # number of cc regfile reads
system.cpu05.cc_regfile_writes                  42329                       # number of cc regfile writes
system.cpu05.misc_regfile_reads                 23177                       # number of misc regfile reads
system.cpu05.misc_regfile_writes                   10                       # number of misc regfile writes
system.cpu05.dcache.tags.replacements               0                       # number of replacements
system.cpu05.dcache.tags.tagsinuse          42.157277                       # Cycle average of tags in use
system.cpu05.dcache.tags.total_refs             21416                       # Total number of references to valid blocks.
system.cpu05.dcache.tags.sampled_refs             260                       # Sample count of references to valid blocks.
system.cpu05.dcache.tags.avg_refs           82.369231                       # Average number of references to valid blocks.
system.cpu05.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.dcache.tags.occ_blocks::cpu05.data    42.157277                       # Average occupied blocks per requestor
system.cpu05.dcache.tags.occ_percent::cpu05.data     0.041169                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_percent::total     0.041169                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_task_id_blocks::1024          260                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::1          245                       # Occupied blocks per task id
system.cpu05.dcache.tags.occ_task_id_percent::1024     0.253906                       # Percentage of cache occupancy per task id
system.cpu05.dcache.tags.tag_accesses           44242                       # Number of tag accesses
system.cpu05.dcache.tags.data_accesses          44242                       # Number of data accesses
system.cpu05.dcache.ReadReq_hits::cpu05.data        20837                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_hits::total         20837                       # number of ReadReq hits
system.cpu05.dcache.WriteReq_hits::cpu05.data          575                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_hits::total          575                       # number of WriteReq hits
system.cpu05.dcache.demand_hits::cpu05.data        21412                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::total          21412                       # number of demand (read+write) hits
system.cpu05.dcache.overall_hits::cpu05.data        21412                       # number of overall hits
system.cpu05.dcache.overall_hits::total         21412                       # number of overall hits
system.cpu05.dcache.ReadReq_misses::cpu05.data          519                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_misses::total          519                       # number of ReadReq misses
system.cpu05.dcache.WriteReq_misses::cpu05.data           51                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_misses::total           51                       # number of WriteReq misses
system.cpu05.dcache.SoftPFReq_misses::cpu05.data            2                       # number of SoftPFReq misses
system.cpu05.dcache.SoftPFReq_misses::total            2                       # number of SoftPFReq misses
system.cpu05.dcache.LoadLockedReq_misses::cpu05.data            2                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu05.dcache.StoreCondReq_misses::cpu05.data            2                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu05.dcache.demand_misses::cpu05.data          570                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::total          570                       # number of demand (read+write) misses
system.cpu05.dcache.overall_misses::cpu05.data          572                       # number of overall misses
system.cpu05.dcache.overall_misses::total          572                       # number of overall misses
system.cpu05.dcache.ReadReq_miss_latency::cpu05.data     12345580                       # number of ReadReq miss cycles
system.cpu05.dcache.ReadReq_miss_latency::total     12345580                       # number of ReadReq miss cycles
system.cpu05.dcache.WriteReq_miss_latency::cpu05.data      2072998                       # number of WriteReq miss cycles
system.cpu05.dcache.WriteReq_miss_latency::total      2072998                       # number of WriteReq miss cycles
system.cpu05.dcache.LoadLockedReq_miss_latency::cpu05.data        24000                       # number of LoadLockedReq miss cycles
system.cpu05.dcache.LoadLockedReq_miss_latency::total        24000                       # number of LoadLockedReq miss cycles
system.cpu05.dcache.StoreCondReq_miss_latency::cpu05.data        24000                       # number of StoreCondReq miss cycles
system.cpu05.dcache.StoreCondReq_miss_latency::total        24000                       # number of StoreCondReq miss cycles
system.cpu05.dcache.demand_miss_latency::cpu05.data     14418578                       # number of demand (read+write) miss cycles
system.cpu05.dcache.demand_miss_latency::total     14418578                       # number of demand (read+write) miss cycles
system.cpu05.dcache.overall_miss_latency::cpu05.data     14418578                       # number of overall miss cycles
system.cpu05.dcache.overall_miss_latency::total     14418578                       # number of overall miss cycles
system.cpu05.dcache.ReadReq_accesses::cpu05.data        21356                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_accesses::total        21356                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::cpu05.data          626                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::total          626                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.SoftPFReq_accesses::cpu05.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu05.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::cpu05.data            2                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::total            2                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::cpu05.data            2                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::total            2                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.demand_accesses::cpu05.data        21982                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::total        21982                       # number of demand (read+write) accesses
system.cpu05.dcache.overall_accesses::cpu05.data        21984                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::total        21984                       # number of overall (read+write) accesses
system.cpu05.dcache.ReadReq_miss_rate::cpu05.data     0.024302                       # miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_miss_rate::total     0.024302                       # miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_miss_rate::cpu05.data     0.081470                       # miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_miss_rate::total     0.081470                       # miss rate for WriteReq accesses
system.cpu05.dcache.SoftPFReq_miss_rate::cpu05.data            1                       # miss rate for SoftPFReq accesses
system.cpu05.dcache.SoftPFReq_miss_rate::total            1                       # miss rate for SoftPFReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::cpu05.data            1                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::cpu05.data            1                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_miss_rate::cpu05.data     0.025930                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::total     0.025930                       # miss rate for demand accesses
system.cpu05.dcache.overall_miss_rate::cpu05.data     0.026019                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::total     0.026019                       # miss rate for overall accesses
system.cpu05.dcache.ReadReq_avg_miss_latency::cpu05.data 23787.244701                       # average ReadReq miss latency
system.cpu05.dcache.ReadReq_avg_miss_latency::total 23787.244701                       # average ReadReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::cpu05.data 40647.019608                       # average WriteReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::total 40647.019608                       # average WriteReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::cpu05.data        12000                       # average LoadLockedReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::total        12000                       # average LoadLockedReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::cpu05.data        12000                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::total        12000                       # average StoreCondReq miss latency
system.cpu05.dcache.demand_avg_miss_latency::cpu05.data 25295.750877                       # average overall miss latency
system.cpu05.dcache.demand_avg_miss_latency::total 25295.750877                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::cpu05.data 25207.304196                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::total 25207.304196                       # average overall miss latency
system.cpu05.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_targets          274                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_targets          274                       # average number of cycles each access was blocked
system.cpu05.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu05.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu05.dcache.ReadReq_mshr_hits::cpu05.data          278                       # number of ReadReq MSHR hits
system.cpu05.dcache.ReadReq_mshr_hits::total          278                       # number of ReadReq MSHR hits
system.cpu05.dcache.WriteReq_mshr_hits::cpu05.data           28                       # number of WriteReq MSHR hits
system.cpu05.dcache.WriteReq_mshr_hits::total           28                       # number of WriteReq MSHR hits
system.cpu05.dcache.demand_mshr_hits::cpu05.data          306                       # number of demand (read+write) MSHR hits
system.cpu05.dcache.demand_mshr_hits::total          306                       # number of demand (read+write) MSHR hits
system.cpu05.dcache.overall_mshr_hits::cpu05.data          306                       # number of overall MSHR hits
system.cpu05.dcache.overall_mshr_hits::total          306                       # number of overall MSHR hits
system.cpu05.dcache.ReadReq_mshr_misses::cpu05.data          241                       # number of ReadReq MSHR misses
system.cpu05.dcache.ReadReq_mshr_misses::total          241                       # number of ReadReq MSHR misses
system.cpu05.dcache.WriteReq_mshr_misses::cpu05.data           23                       # number of WriteReq MSHR misses
system.cpu05.dcache.WriteReq_mshr_misses::total           23                       # number of WriteReq MSHR misses
system.cpu05.dcache.SoftPFReq_mshr_misses::cpu05.data            1                       # number of SoftPFReq MSHR misses
system.cpu05.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu05.dcache.LoadLockedReq_mshr_misses::cpu05.data            2                       # number of LoadLockedReq MSHR misses
system.cpu05.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu05.dcache.StoreCondReq_mshr_misses::cpu05.data            2                       # number of StoreCondReq MSHR misses
system.cpu05.dcache.StoreCondReq_mshr_misses::total            2                       # number of StoreCondReq MSHR misses
system.cpu05.dcache.demand_mshr_misses::cpu05.data          264                       # number of demand (read+write) MSHR misses
system.cpu05.dcache.demand_mshr_misses::total          264                       # number of demand (read+write) MSHR misses
system.cpu05.dcache.overall_mshr_misses::cpu05.data          265                       # number of overall MSHR misses
system.cpu05.dcache.overall_mshr_misses::total          265                       # number of overall MSHR misses
system.cpu05.dcache.ReadReq_mshr_miss_latency::cpu05.data      4948583                       # number of ReadReq MSHR miss cycles
system.cpu05.dcache.ReadReq_mshr_miss_latency::total      4948583                       # number of ReadReq MSHR miss cycles
system.cpu05.dcache.WriteReq_mshr_miss_latency::cpu05.data       606251                       # number of WriteReq MSHR miss cycles
system.cpu05.dcache.WriteReq_mshr_miss_latency::total       606251                       # number of WriteReq MSHR miss cycles
system.cpu05.dcache.SoftPFReq_mshr_miss_latency::cpu05.data        97750                       # number of SoftPFReq MSHR miss cycles
system.cpu05.dcache.SoftPFReq_mshr_miss_latency::total        97750                       # number of SoftPFReq MSHR miss cycles
system.cpu05.dcache.LoadLockedReq_mshr_miss_latency::cpu05.data        18000                       # number of LoadLockedReq MSHR miss cycles
system.cpu05.dcache.LoadLockedReq_mshr_miss_latency::total        18000                       # number of LoadLockedReq MSHR miss cycles
system.cpu05.dcache.StoreCondReq_mshr_miss_latency::cpu05.data        18000                       # number of StoreCondReq MSHR miss cycles
system.cpu05.dcache.StoreCondReq_mshr_miss_latency::total        18000                       # number of StoreCondReq MSHR miss cycles
system.cpu05.dcache.demand_mshr_miss_latency::cpu05.data      5554834                       # number of demand (read+write) MSHR miss cycles
system.cpu05.dcache.demand_mshr_miss_latency::total      5554834                       # number of demand (read+write) MSHR miss cycles
system.cpu05.dcache.overall_mshr_miss_latency::cpu05.data      5652584                       # number of overall MSHR miss cycles
system.cpu05.dcache.overall_mshr_miss_latency::total      5652584                       # number of overall MSHR miss cycles
system.cpu05.dcache.ReadReq_mshr_miss_rate::cpu05.data     0.011285                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_mshr_miss_rate::total     0.011285                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::cpu05.data     0.036741                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::total     0.036741                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.SoftPFReq_mshr_miss_rate::cpu05.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu05.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::cpu05.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::cpu05.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_mshr_miss_rate::cpu05.data     0.012010                       # mshr miss rate for demand accesses
system.cpu05.dcache.demand_mshr_miss_rate::total     0.012010                       # mshr miss rate for demand accesses
system.cpu05.dcache.overall_mshr_miss_rate::cpu05.data     0.012054                       # mshr miss rate for overall accesses
system.cpu05.dcache.overall_mshr_miss_rate::total     0.012054                       # mshr miss rate for overall accesses
system.cpu05.dcache.ReadReq_avg_mshr_miss_latency::cpu05.data 20533.539419                       # average ReadReq mshr miss latency
system.cpu05.dcache.ReadReq_avg_mshr_miss_latency::total 20533.539419                       # average ReadReq mshr miss latency
system.cpu05.dcache.WriteReq_avg_mshr_miss_latency::cpu05.data 26358.739130                       # average WriteReq mshr miss latency
system.cpu05.dcache.WriteReq_avg_mshr_miss_latency::total 26358.739130                       # average WriteReq mshr miss latency
system.cpu05.dcache.SoftPFReq_avg_mshr_miss_latency::cpu05.data        97750                       # average SoftPFReq mshr miss latency
system.cpu05.dcache.SoftPFReq_avg_mshr_miss_latency::total        97750                       # average SoftPFReq mshr miss latency
system.cpu05.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu05.data         9000                       # average LoadLockedReq mshr miss latency
system.cpu05.dcache.LoadLockedReq_avg_mshr_miss_latency::total         9000                       # average LoadLockedReq mshr miss latency
system.cpu05.dcache.StoreCondReq_avg_mshr_miss_latency::cpu05.data         9000                       # average StoreCondReq mshr miss latency
system.cpu05.dcache.StoreCondReq_avg_mshr_miss_latency::total         9000                       # average StoreCondReq mshr miss latency
system.cpu05.dcache.demand_avg_mshr_miss_latency::cpu05.data 21041.037879                       # average overall mshr miss latency
system.cpu05.dcache.demand_avg_mshr_miss_latency::total 21041.037879                       # average overall mshr miss latency
system.cpu05.dcache.overall_avg_mshr_miss_latency::cpu05.data 21330.505660                       # average overall mshr miss latency
system.cpu05.dcache.overall_avg_mshr_miss_latency::total 21330.505660                       # average overall mshr miss latency
system.cpu05.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.icache.tags.replacements               0                       # number of replacements
system.cpu05.icache.tags.tagsinuse           9.608608                       # Cycle average of tags in use
system.cpu05.icache.tags.total_refs             23634                       # Total number of references to valid blocks.
system.cpu05.icache.tags.sampled_refs              48                       # Sample count of references to valid blocks.
system.cpu05.icache.tags.avg_refs          492.375000                       # Average number of references to valid blocks.
system.cpu05.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.icache.tags.occ_blocks::cpu05.inst     9.608608                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_percent::cpu05.inst     0.018767                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::total     0.018767                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_task_id_blocks::1024           48                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::1           44                       # Occupied blocks per task id
system.cpu05.icache.tags.occ_task_id_percent::1024     0.093750                       # Percentage of cache occupancy per task id
system.cpu05.icache.tags.tag_accesses           47446                       # Number of tag accesses
system.cpu05.icache.tags.data_accesses          47446                       # Number of data accesses
system.cpu05.icache.ReadReq_hits::cpu05.inst        23634                       # number of ReadReq hits
system.cpu05.icache.ReadReq_hits::total         23634                       # number of ReadReq hits
system.cpu05.icache.demand_hits::cpu05.inst        23634                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::total          23634                       # number of demand (read+write) hits
system.cpu05.icache.overall_hits::cpu05.inst        23634                       # number of overall hits
system.cpu05.icache.overall_hits::total         23634                       # number of overall hits
system.cpu05.icache.ReadReq_misses::cpu05.inst           65                       # number of ReadReq misses
system.cpu05.icache.ReadReq_misses::total           65                       # number of ReadReq misses
system.cpu05.icache.demand_misses::cpu05.inst           65                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::total           65                       # number of demand (read+write) misses
system.cpu05.icache.overall_misses::cpu05.inst           65                       # number of overall misses
system.cpu05.icache.overall_misses::total           65                       # number of overall misses
system.cpu05.icache.ReadReq_miss_latency::cpu05.inst      6438000                       # number of ReadReq miss cycles
system.cpu05.icache.ReadReq_miss_latency::total      6438000                       # number of ReadReq miss cycles
system.cpu05.icache.demand_miss_latency::cpu05.inst      6438000                       # number of demand (read+write) miss cycles
system.cpu05.icache.demand_miss_latency::total      6438000                       # number of demand (read+write) miss cycles
system.cpu05.icache.overall_miss_latency::cpu05.inst      6438000                       # number of overall miss cycles
system.cpu05.icache.overall_miss_latency::total      6438000                       # number of overall miss cycles
system.cpu05.icache.ReadReq_accesses::cpu05.inst        23699                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_accesses::total        23699                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.demand_accesses::cpu05.inst        23699                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::total        23699                       # number of demand (read+write) accesses
system.cpu05.icache.overall_accesses::cpu05.inst        23699                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::total        23699                       # number of overall (read+write) accesses
system.cpu05.icache.ReadReq_miss_rate::cpu05.inst     0.002743                       # miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_miss_rate::total     0.002743                       # miss rate for ReadReq accesses
system.cpu05.icache.demand_miss_rate::cpu05.inst     0.002743                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::total     0.002743                       # miss rate for demand accesses
system.cpu05.icache.overall_miss_rate::cpu05.inst     0.002743                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::total     0.002743                       # miss rate for overall accesses
system.cpu05.icache.ReadReq_avg_miss_latency::cpu05.inst 99046.153846                       # average ReadReq miss latency
system.cpu05.icache.ReadReq_avg_miss_latency::total 99046.153846                       # average ReadReq miss latency
system.cpu05.icache.demand_avg_miss_latency::cpu05.inst 99046.153846                       # average overall miss latency
system.cpu05.icache.demand_avg_miss_latency::total 99046.153846                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::cpu05.inst 99046.153846                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::total 99046.153846                       # average overall miss latency
system.cpu05.icache.blocked_cycles::no_mshrs         1520                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_targets          101                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_mshrs              11                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu05.icache.avg_blocked_cycles::no_mshrs   138.181818                       # average number of cycles each access was blocked
system.cpu05.icache.avg_blocked_cycles::no_targets          101                       # average number of cycles each access was blocked
system.cpu05.icache.fast_writes                     0                       # number of fast writes performed
system.cpu05.icache.cache_copies                    0                       # number of cache copies performed
system.cpu05.icache.ReadReq_mshr_hits::cpu05.inst           17                       # number of ReadReq MSHR hits
system.cpu05.icache.ReadReq_mshr_hits::total           17                       # number of ReadReq MSHR hits
system.cpu05.icache.demand_mshr_hits::cpu05.inst           17                       # number of demand (read+write) MSHR hits
system.cpu05.icache.demand_mshr_hits::total           17                       # number of demand (read+write) MSHR hits
system.cpu05.icache.overall_mshr_hits::cpu05.inst           17                       # number of overall MSHR hits
system.cpu05.icache.overall_mshr_hits::total           17                       # number of overall MSHR hits
system.cpu05.icache.ReadReq_mshr_misses::cpu05.inst           48                       # number of ReadReq MSHR misses
system.cpu05.icache.ReadReq_mshr_misses::total           48                       # number of ReadReq MSHR misses
system.cpu05.icache.demand_mshr_misses::cpu05.inst           48                       # number of demand (read+write) MSHR misses
system.cpu05.icache.demand_mshr_misses::total           48                       # number of demand (read+write) MSHR misses
system.cpu05.icache.overall_mshr_misses::cpu05.inst           48                       # number of overall MSHR misses
system.cpu05.icache.overall_mshr_misses::total           48                       # number of overall MSHR misses
system.cpu05.icache.ReadReq_mshr_miss_latency::cpu05.inst      4888750                       # number of ReadReq MSHR miss cycles
system.cpu05.icache.ReadReq_mshr_miss_latency::total      4888750                       # number of ReadReq MSHR miss cycles
system.cpu05.icache.demand_mshr_miss_latency::cpu05.inst      4888750                       # number of demand (read+write) MSHR miss cycles
system.cpu05.icache.demand_mshr_miss_latency::total      4888750                       # number of demand (read+write) MSHR miss cycles
system.cpu05.icache.overall_mshr_miss_latency::cpu05.inst      4888750                       # number of overall MSHR miss cycles
system.cpu05.icache.overall_mshr_miss_latency::total      4888750                       # number of overall MSHR miss cycles
system.cpu05.icache.ReadReq_mshr_miss_rate::cpu05.inst     0.002025                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_mshr_miss_rate::total     0.002025                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.demand_mshr_miss_rate::cpu05.inst     0.002025                       # mshr miss rate for demand accesses
system.cpu05.icache.demand_mshr_miss_rate::total     0.002025                       # mshr miss rate for demand accesses
system.cpu05.icache.overall_mshr_miss_rate::cpu05.inst     0.002025                       # mshr miss rate for overall accesses
system.cpu05.icache.overall_mshr_miss_rate::total     0.002025                       # mshr miss rate for overall accesses
system.cpu05.icache.ReadReq_avg_mshr_miss_latency::cpu05.inst 101848.958333                       # average ReadReq mshr miss latency
system.cpu05.icache.ReadReq_avg_mshr_miss_latency::total 101848.958333                       # average ReadReq mshr miss latency
system.cpu05.icache.demand_avg_mshr_miss_latency::cpu05.inst 101848.958333                       # average overall mshr miss latency
system.cpu05.icache.demand_avg_mshr_miss_latency::total 101848.958333                       # average overall mshr miss latency
system.cpu05.icache.overall_avg_mshr_miss_latency::cpu05.inst 101848.958333                       # average overall mshr miss latency
system.cpu05.icache.overall_avg_mshr_miss_latency::total 101848.958333                       # average overall mshr miss latency
system.cpu05.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.branchPred.lookups                  6986                       # Number of BP lookups
system.cpu06.branchPred.condPredicted            6735                       # Number of conditional branches predicted
system.cpu06.branchPred.condIncorrect             259                       # Number of conditional branches incorrect
system.cpu06.branchPred.BTBLookups               5848                       # Number of BTB lookups
system.cpu06.branchPred.BTBHits                  5769                       # Number of BTB hits
system.cpu06.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu06.branchPred.BTBHitPct           98.649111                       # BTB Hit Percentage
system.cpu06.branchPred.usedRAS                    87                       # Number of times the RAS was used to get a target.
system.cpu06.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu06.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu06.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu06.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu06.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu06.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu06.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu06.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu06.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu06.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu06.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu06.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu06.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu06.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu06.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu06.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu06.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu06.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu06.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu06.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu06.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu06.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu06.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.inst_hits                          0                       # ITB inst hits
system.cpu06.dtb.inst_misses                        0                       # ITB inst misses
system.cpu06.dtb.read_hits                          0                       # DTB read hits
system.cpu06.dtb.read_misses                        0                       # DTB read misses
system.cpu06.dtb.write_hits                         0                       # DTB write hits
system.cpu06.dtb.write_misses                       0                       # DTB write misses
system.cpu06.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu06.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu06.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu06.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu06.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu06.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu06.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu06.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu06.dtb.read_accesses                      0                       # DTB read accesses
system.cpu06.dtb.write_accesses                     0                       # DTB write accesses
system.cpu06.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu06.dtb.hits                               0                       # DTB hits
system.cpu06.dtb.misses                             0                       # DTB misses
system.cpu06.dtb.accesses                           0                       # DTB accesses
system.cpu06.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu06.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu06.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu06.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu06.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu06.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu06.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu06.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu06.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu06.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu06.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu06.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu06.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu06.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu06.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu06.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu06.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu06.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu06.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu06.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu06.itb.walker.walks                       0                       # Table walker walks requested
system.cpu06.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.inst_hits                          0                       # ITB inst hits
system.cpu06.itb.inst_misses                        0                       # ITB inst misses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu06.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu06.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu06.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu06.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu06.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu06.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu06.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu06.itb.hits                               0                       # DTB hits
system.cpu06.itb.misses                             0                       # DTB misses
system.cpu06.itb.accesses                           0                       # DTB accesses
system.cpu06.numCycles                          51355                       # number of cpu cycles simulated
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.fetch.icacheStallCycles             1399                       # Number of cycles fetch is stalled on an Icache miss
system.cpu06.fetch.Insts                        83780                       # Number of instructions fetch has processed
system.cpu06.fetch.Branches                      6986                       # Number of branches that fetch encountered
system.cpu06.fetch.predictedBranches             5856                       # Number of branches that fetch has predicted taken
system.cpu06.fetch.Cycles                       42957                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu06.fetch.SquashCycles                   540                       # Number of cycles fetch has spent squashing
system.cpu06.fetch.MiscStallCycles                 97                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu06.fetch.PendingTrapStallCycles          296                       # Number of stall cycles due to pending traps
system.cpu06.fetch.IcacheWaitRetryStallCycles           68                       # Number of stall cycles due to full MSHR
system.cpu06.fetch.CacheLines                   22560                       # Number of cache lines fetched
system.cpu06.fetch.IcacheSquashes                  29                       # Number of outstanding Icache misses that were squashed
system.cpu06.fetch.rateDist::samples            45087                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::mean            1.884046                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::stdev           1.153904                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::0                   5330     11.82%     11.82% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::1                  16943     37.58%     49.40% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::2                    439      0.97%     50.37% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::3                  22375     49.63%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::total              45087                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.branchRate                0.136033                       # Number of branch fetches per cycle
system.cpu06.fetch.rate                      1.631389                       # Number of inst fetches per cycle
system.cpu06.decode.IdleCycles                   2036                       # Number of cycles decode is idle
system.cpu06.decode.BlockedCycles                4281                       # Number of cycles decode is blocked
system.cpu06.decode.RunCycles                   37773                       # Number of cycles decode is running
system.cpu06.decode.UnblockCycles                 747                       # Number of cycles decode is unblocking
system.cpu06.decode.SquashCycles                  250                       # Number of cycles decode is squashing
system.cpu06.decode.BranchResolved                 84                       # Number of times decode resolved a branch
system.cpu06.decode.BranchMispred                  20                       # Number of times decode detected a branch misprediction
system.cpu06.decode.DecodedInsts                82531                       # Number of instructions handled by decode
system.cpu06.decode.SquashedInsts                1052                       # Number of squashed instructions handled by decode
system.cpu06.rename.SquashCycles                  250                       # Number of cycles rename is squashing
system.cpu06.rename.IdleCycles                   3077                       # Number of cycles rename is idle
system.cpu06.rename.BlockCycles                  2877                       # Number of cycles rename is blocking
system.cpu06.rename.serializeStallCycles          608                       # count of cycles rename stalled for serializing inst
system.cpu06.rename.RunCycles                   37367                       # Number of cycles rename is running
system.cpu06.rename.UnblockCycles                 908                       # Number of cycles rename is unblocking
system.cpu06.rename.RenamedInsts                81522                       # Number of instructions processed by rename
system.cpu06.rename.SquashedInsts                 350                       # Number of squashed instructions processed by rename
system.cpu06.rename.ROBFullEvents                 639                       # Number of times rename has blocked due to ROB full
system.cpu06.rename.RenamedOperands            110183                       # Number of destination operands rename has renamed
system.cpu06.rename.RenameLookups              401478                       # Number of register rename lookups that rename has made
system.cpu06.rename.int_rename_lookups         132626                       # Number of integer rename lookups
system.cpu06.rename.CommittedMaps              107913                       # Number of HB maps that are committed
system.cpu06.rename.UndoneMaps                   2237                       # Number of HB maps that are undone due to squashing
system.cpu06.rename.serializingInsts                9                       # count of serializing insts renamed
system.cpu06.rename.tempSerializingInsts            9                       # count of temporary serializing insts renamed
system.cpu06.rename.skidInsts                    1576                       # count of insts added to the skid buffer
system.cpu06.memDep0.insertedLoads              21130                       # Number of loads inserted to the mem dependence unit.
system.cpu06.memDep0.insertedStores               694                       # Number of stores inserted to the mem dependence unit.
system.cpu06.memDep0.conflictingLoads              53                       # Number of conflicting loads.
system.cpu06.memDep0.conflictingStores             35                       # Number of conflicting stores.
system.cpu06.iq.iqInstsAdded                    81165                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu06.iq.iqNonSpecInstsAdded                20                       # Number of non-speculative instructions added to the IQ
system.cpu06.iq.iqInstsIssued                   80701                       # Number of instructions issued
system.cpu06.iq.iqSquashedInstsIssued             132                       # Number of squashed instructions issued
system.cpu06.iq.iqSquashedInstsExamined          1772                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu06.iq.iqSquashedOperandsExamined         5379                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu06.iq.issued_per_cycle::samples        45087                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::mean       1.789895                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::stdev      1.236206                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::0             10496     23.28%     23.28% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::1              8212     18.21%     41.49% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::2              7130     15.81%     57.31% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::3             18767     41.62%     98.93% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::4               482      1.07%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::5                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::6                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::7                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::8                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::total         45087                       # Number of insts issued each cycle
system.cpu06.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntAlu                  1354     11.22%     11.22% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntMult                  256      2.12%     13.34% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntDiv                     0      0.00%     13.34% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatAdd                   0      0.00%     13.34% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatCmp                   0      0.00%     13.34% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatCvt                   0      0.00%     13.34% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatMult                  0      0.00%     13.34% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatDiv                   0      0.00%     13.34% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatSqrt                  0      0.00%     13.34% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAdd                    0      0.00%     13.34% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAddAcc                 0      0.00%     13.34% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAlu                    0      0.00%     13.34% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdCmp                    0      0.00%     13.34% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdCvt                    0      0.00%     13.34% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMisc                   0      0.00%     13.34% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMult                   0      0.00%     13.34% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMultAcc                0      0.00%     13.34% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShift                  0      0.00%     13.34% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShiftAcc               0      0.00%     13.34% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdSqrt                   0      0.00%     13.34% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatAdd               0      0.00%     13.34% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatAlu               0      0.00%     13.34% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatCmp               0      0.00%     13.34% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatCvt               0      0.00%     13.34% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatDiv               0      0.00%     13.34% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMisc              0      0.00%     13.34% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMult              0      0.00%     13.34% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMultAcc            0      0.00%     13.34% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatSqrt              0      0.00%     13.34% # attempts to use FU when none available
system.cpu06.iq.fu_full::MemRead                10037     83.18%     96.53% # attempts to use FU when none available
system.cpu06.iq.fu_full::MemWrite                 419      3.47%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu06.iq.FU_type_0::IntAlu               44871     55.60%     55.60% # Type of FU issued
system.cpu06.iq.FU_type_0::IntMult              14214     17.61%     73.21% # Type of FU issued
system.cpu06.iq.FU_type_0::IntDiv                   0      0.00%     73.21% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatAdd                 0      0.00%     73.21% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatCmp                 0      0.00%     73.21% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatCvt                 0      0.00%     73.21% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatMult                0      0.00%     73.21% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatDiv                 0      0.00%     73.21% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatSqrt                0      0.00%     73.21% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAdd                  0      0.00%     73.21% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAddAcc               0      0.00%     73.21% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAlu                  0      0.00%     73.21% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdCmp                  0      0.00%     73.21% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdCvt                  0      0.00%     73.21% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMisc                 0      0.00%     73.21% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMult                 0      0.00%     73.21% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMultAcc              0      0.00%     73.21% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShift                0      0.00%     73.21% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.21% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdSqrt                 0      0.00%     73.21% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.21% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.21% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.21% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.21% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.21% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.21% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMult            0      0.00%     73.21% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.21% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.21% # Type of FU issued
system.cpu06.iq.FU_type_0::MemRead              20999     26.02%     99.24% # Type of FU issued
system.cpu06.iq.FU_type_0::MemWrite               617      0.76%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::total                80701                       # Type of FU issued
system.cpu06.iq.rate                         1.571434                       # Inst issue rate
system.cpu06.iq.fu_busy_cnt                     12066                       # FU busy when requested
system.cpu06.iq.fu_busy_rate                 0.149515                       # FU busy rate (busy events/executed inst)
system.cpu06.iq.int_inst_queue_reads           218683                       # Number of integer instruction queue reads
system.cpu06.iq.int_inst_queue_writes           82960                       # Number of integer instruction queue writes
system.cpu06.iq.int_inst_queue_wakeup_accesses        79938                       # Number of integer instruction queue wakeup accesses
system.cpu06.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu06.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu06.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu06.iq.int_alu_accesses                92767                       # Number of integer alu accesses
system.cpu06.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu06.iew.lsq.thread0.forwLoads              5                       # Number of loads that had data forwarded from stores
system.cpu06.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu06.iew.lsq.thread0.squashedLoads          737                       # Number of loads squashed
system.cpu06.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu06.iew.lsq.thread0.memOrderViolation            3                       # Number of memory ordering violations
system.cpu06.iew.lsq.thread0.squashedStores          133                       # Number of stores squashed
system.cpu06.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu06.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu06.iew.lsq.thread0.rescheduledLoads            7                       # Number of loads that were rescheduled
system.cpu06.iew.lsq.thread0.cacheBlocked            2                       # Number of times an access to memory failed due to the cache being blocked
system.cpu06.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu06.iew.iewSquashCycles                  250                       # Number of cycles IEW is squashing
system.cpu06.iew.iewBlockCycles                    27                       # Number of cycles IEW is blocking
system.cpu06.iew.iewUnblockCycles                   2                       # Number of cycles IEW is unblocking
system.cpu06.iew.iewDispatchedInsts             81188                       # Number of instructions dispatched to IQ
system.cpu06.iew.iewDispSquashedInsts               0                       # Number of squashed instructions skipped by dispatch
system.cpu06.iew.iewDispLoadInsts               21130                       # Number of dispatched load instructions
system.cpu06.iew.iewDispStoreInsts                694                       # Number of dispatched store instructions
system.cpu06.iew.iewDispNonSpecInsts                9                       # Number of dispatched non-speculative instructions
system.cpu06.iew.iewIQFullEvents                    1                       # Number of times the IQ has become full, causing a stall
system.cpu06.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu06.iew.memOrderViolationEvents            3                       # Number of memory order violations
system.cpu06.iew.predictedTakenIncorrect          127                       # Number of branches that were predicted taken incorrectly
system.cpu06.iew.predictedNotTakenIncorrect          114                       # Number of branches that were predicted not taken incorrectly
system.cpu06.iew.branchMispredicts                241                       # Number of branch mispredicts detected at execute
system.cpu06.iew.iewExecutedInsts               80187                       # Number of executed instructions
system.cpu06.iew.iewExecLoadInsts               20675                       # Number of load instructions executed
system.cpu06.iew.iewExecSquashedInsts             510                       # Number of squashed instructions skipped in execute
system.cpu06.iew.exec_swp                           0                       # number of swp insts executed
system.cpu06.iew.exec_nop                           3                       # number of nop insts executed
system.cpu06.iew.exec_refs                      21278                       # number of memory reference insts executed
system.cpu06.iew.exec_branches                   6486                       # Number of branches executed
system.cpu06.iew.exec_stores                      603                       # Number of stores executed
system.cpu06.iew.exec_rate                   1.561425                       # Inst execution rate
system.cpu06.iew.wb_sent                        79947                       # cumulative count of insts sent to commit
system.cpu06.iew.wb_count                       79938                       # cumulative count of insts written-back
system.cpu06.iew.wb_producers                   57825                       # num instructions producing a value
system.cpu06.iew.wb_consumers                   76600                       # num instructions consuming a value
system.cpu06.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu06.iew.wb_rate                     1.556577                       # insts written-back per cycle
system.cpu06.iew.wb_fanout                   0.754896                       # average fanout of values written-back
system.cpu06.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu06.commit.commitSquashedInsts          1219                       # The number of squashed insts skipped by commit
system.cpu06.commit.commitNonSpecStalls            20                       # The number of times commit has been forced to stall to communicate backwards
system.cpu06.commit.branchMispredicts             239                       # The number of times a branch was mispredicted
system.cpu06.commit.committed_per_cycle::samples        44811                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::mean     1.771797                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::stdev     2.403154                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::0        16900     37.71%     37.71% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::1        12636     28.20%     65.91% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::2         4840     10.80%     76.71% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::3         4193      9.36%     86.07% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::4          370      0.83%     86.90% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::5         1165      2.60%     89.50% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::6          166      0.37%     89.87% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::7          128      0.29%     90.15% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::8         4413      9.85%    100.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::total        44811                       # Number of insts commited each cycle
system.cpu06.commit.committedInsts              78993                       # Number of instructions committed
system.cpu06.commit.committedOps                79396                       # Number of ops (including micro ops) committed
system.cpu06.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu06.commit.refs                        20949                       # Number of memory references committed
system.cpu06.commit.loads                       20388                       # Number of loads committed
system.cpu06.commit.membars                        11                       # Number of memory barriers committed
system.cpu06.commit.branches                     6441                       # Number of branches committed
system.cpu06.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu06.commit.int_insts                   73009                       # Number of committed integer instructions.
system.cpu06.commit.function_calls                 32                       # Number of function calls committed.
system.cpu06.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu06.commit.op_class_0::IntAlu          44236     55.72%     55.72% # Class of committed instruction
system.cpu06.commit.op_class_0::IntMult         14211     17.90%     73.61% # Class of committed instruction
system.cpu06.commit.op_class_0::IntDiv              0      0.00%     73.61% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatAdd            0      0.00%     73.61% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatCmp            0      0.00%     73.61% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatCvt            0      0.00%     73.61% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatMult            0      0.00%     73.61% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatDiv            0      0.00%     73.61% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatSqrt            0      0.00%     73.61% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAdd             0      0.00%     73.61% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAddAcc            0      0.00%     73.61% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAlu             0      0.00%     73.61% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdCmp             0      0.00%     73.61% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdCvt             0      0.00%     73.61% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMisc            0      0.00%     73.61% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMult            0      0.00%     73.61% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMultAcc            0      0.00%     73.61% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShift            0      0.00%     73.61% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShiftAcc            0      0.00%     73.61% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdSqrt            0      0.00%     73.61% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatAdd            0      0.00%     73.61% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatAlu            0      0.00%     73.61% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatCmp            0      0.00%     73.61% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatCvt            0      0.00%     73.61% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatDiv            0      0.00%     73.61% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMisc            0      0.00%     73.61% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMult            0      0.00%     73.61% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.61% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.61% # Class of committed instruction
system.cpu06.commit.op_class_0::MemRead         20388     25.68%     99.29% # Class of committed instruction
system.cpu06.commit.op_class_0::MemWrite          561      0.71%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::total           79396                       # Class of committed instruction
system.cpu06.commit.bw_lim_events                4413                       # number cycles where commit BW limit reached
system.cpu06.rob.rob_reads                     120909                       # The number of ROB reads
system.cpu06.rob.rob_writes                    161522                       # The number of ROB writes
system.cpu06.timesIdled                            52                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu06.idleCycles                          6268                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu06.quiesceCycles                     162511                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu06.committedInsts                     78993                       # Number of Instructions Simulated
system.cpu06.committedOps                       79396                       # Number of Ops (including micro ops) Simulated
system.cpu06.cpi                             0.650121                       # CPI: Cycles Per Instruction
system.cpu06.cpi_total                       0.650121                       # CPI: Total CPI of All Threads
system.cpu06.ipc                             1.538175                       # IPC: Instructions Per Cycle
system.cpu06.ipc_total                       1.538175                       # IPC: Total IPC of All Threads
system.cpu06.int_regfile_reads                 130650                       # number of integer regfile reads
system.cpu06.int_regfile_writes                 70659                       # number of integer regfile writes
system.cpu06.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu06.cc_regfile_reads                  301860                       # number of cc regfile reads
system.cpu06.cc_regfile_writes                  37877                       # number of cc regfile writes
system.cpu06.misc_regfile_reads                 22345                       # number of misc regfile reads
system.cpu06.misc_regfile_writes                    6                       # number of misc regfile writes
system.cpu06.dcache.tags.replacements               0                       # number of replacements
system.cpu06.dcache.tags.tagsinuse          40.729284                       # Cycle average of tags in use
system.cpu06.dcache.tags.total_refs             20649                       # Total number of references to valid blocks.
system.cpu06.dcache.tags.sampled_refs             258                       # Sample count of references to valid blocks.
system.cpu06.dcache.tags.avg_refs           80.034884                       # Average number of references to valid blocks.
system.cpu06.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.dcache.tags.occ_blocks::cpu06.data    40.729284                       # Average occupied blocks per requestor
system.cpu06.dcache.tags.occ_percent::cpu06.data     0.039775                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_percent::total     0.039775                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_task_id_blocks::1024          258                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::1          245                       # Occupied blocks per task id
system.cpu06.dcache.tags.occ_task_id_percent::1024     0.251953                       # Percentage of cache occupancy per task id
system.cpu06.dcache.tags.tag_accesses           42701                       # Number of tag accesses
system.cpu06.dcache.tags.data_accesses          42701                       # Number of data accesses
system.cpu06.dcache.ReadReq_hits::cpu06.data        20138                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_hits::total         20138                       # number of ReadReq hits
system.cpu06.dcache.WriteReq_hits::cpu06.data          506                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_hits::total          506                       # number of WriteReq hits
system.cpu06.dcache.SoftPFReq_hits::cpu06.data            1                       # number of SoftPFReq hits
system.cpu06.dcache.SoftPFReq_hits::total            1                       # number of SoftPFReq hits
system.cpu06.dcache.demand_hits::cpu06.data        20644                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::total          20644                       # number of demand (read+write) hits
system.cpu06.dcache.overall_hits::cpu06.data        20645                       # number of overall hits
system.cpu06.dcache.overall_hits::total         20645                       # number of overall hits
system.cpu06.dcache.ReadReq_misses::cpu06.data          520                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_misses::total          520                       # number of ReadReq misses
system.cpu06.dcache.WriteReq_misses::cpu06.data           51                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_misses::total           51                       # number of WriteReq misses
system.cpu06.dcache.SoftPFReq_misses::cpu06.data            1                       # number of SoftPFReq misses
system.cpu06.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu06.dcache.LoadLockedReq_misses::cpu06.data            1                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu06.dcache.StoreCondReq_misses::cpu06.data            1                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_misses::total            1                       # number of StoreCondReq misses
system.cpu06.dcache.demand_misses::cpu06.data          571                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::total          571                       # number of demand (read+write) misses
system.cpu06.dcache.overall_misses::cpu06.data          572                       # number of overall misses
system.cpu06.dcache.overall_misses::total          572                       # number of overall misses
system.cpu06.dcache.ReadReq_miss_latency::cpu06.data     17180830                       # number of ReadReq miss cycles
system.cpu06.dcache.ReadReq_miss_latency::total     17180830                       # number of ReadReq miss cycles
system.cpu06.dcache.WriteReq_miss_latency::cpu06.data      3245988                       # number of WriteReq miss cycles
system.cpu06.dcache.WriteReq_miss_latency::total      3245988                       # number of WriteReq miss cycles
system.cpu06.dcache.LoadLockedReq_miss_latency::cpu06.data        13000                       # number of LoadLockedReq miss cycles
system.cpu06.dcache.LoadLockedReq_miss_latency::total        13000                       # number of LoadLockedReq miss cycles
system.cpu06.dcache.StoreCondReq_miss_latency::cpu06.data        12000                       # number of StoreCondReq miss cycles
system.cpu06.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu06.dcache.demand_miss_latency::cpu06.data     20426818                       # number of demand (read+write) miss cycles
system.cpu06.dcache.demand_miss_latency::total     20426818                       # number of demand (read+write) miss cycles
system.cpu06.dcache.overall_miss_latency::cpu06.data     20426818                       # number of overall miss cycles
system.cpu06.dcache.overall_miss_latency::total     20426818                       # number of overall miss cycles
system.cpu06.dcache.ReadReq_accesses::cpu06.data        20658                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_accesses::total        20658                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::cpu06.data          557                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::total          557                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.SoftPFReq_accesses::cpu06.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu06.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::cpu06.data            1                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::total            1                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::cpu06.data            1                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::total            1                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.demand_accesses::cpu06.data        21215                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::total        21215                       # number of demand (read+write) accesses
system.cpu06.dcache.overall_accesses::cpu06.data        21217                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::total        21217                       # number of overall (read+write) accesses
system.cpu06.dcache.ReadReq_miss_rate::cpu06.data     0.025172                       # miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_miss_rate::total     0.025172                       # miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_miss_rate::cpu06.data     0.091562                       # miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_miss_rate::total     0.091562                       # miss rate for WriteReq accesses
system.cpu06.dcache.SoftPFReq_miss_rate::cpu06.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu06.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::cpu06.data            1                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::cpu06.data            1                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_miss_rate::cpu06.data     0.026915                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::total     0.026915                       # miss rate for demand accesses
system.cpu06.dcache.overall_miss_rate::cpu06.data     0.026960                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::total     0.026960                       # miss rate for overall accesses
system.cpu06.dcache.ReadReq_avg_miss_latency::cpu06.data 33040.057692                       # average ReadReq miss latency
system.cpu06.dcache.ReadReq_avg_miss_latency::total 33040.057692                       # average ReadReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::cpu06.data 63646.823529                       # average WriteReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::total 63646.823529                       # average WriteReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::cpu06.data        13000                       # average LoadLockedReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::total        13000                       # average LoadLockedReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::cpu06.data        12000                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::total        12000                       # average StoreCondReq miss latency
system.cpu06.dcache.demand_avg_miss_latency::cpu06.data 35773.761821                       # average overall miss latency
system.cpu06.dcache.demand_avg_miss_latency::total 35773.761821                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::cpu06.data 35711.220280                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::total 35711.220280                       # average overall miss latency
system.cpu06.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_targets          230                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_targets          230                       # average number of cycles each access was blocked
system.cpu06.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu06.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu06.dcache.ReadReq_mshr_hits::cpu06.data          281                       # number of ReadReq MSHR hits
system.cpu06.dcache.ReadReq_mshr_hits::total          281                       # number of ReadReq MSHR hits
system.cpu06.dcache.WriteReq_mshr_hits::cpu06.data           28                       # number of WriteReq MSHR hits
system.cpu06.dcache.WriteReq_mshr_hits::total           28                       # number of WriteReq MSHR hits
system.cpu06.dcache.demand_mshr_hits::cpu06.data          309                       # number of demand (read+write) MSHR hits
system.cpu06.dcache.demand_mshr_hits::total          309                       # number of demand (read+write) MSHR hits
system.cpu06.dcache.overall_mshr_hits::cpu06.data          309                       # number of overall MSHR hits
system.cpu06.dcache.overall_mshr_hits::total          309                       # number of overall MSHR hits
system.cpu06.dcache.ReadReq_mshr_misses::cpu06.data          239                       # number of ReadReq MSHR misses
system.cpu06.dcache.ReadReq_mshr_misses::total          239                       # number of ReadReq MSHR misses
system.cpu06.dcache.WriteReq_mshr_misses::cpu06.data           23                       # number of WriteReq MSHR misses
system.cpu06.dcache.WriteReq_mshr_misses::total           23                       # number of WriteReq MSHR misses
system.cpu06.dcache.SoftPFReq_mshr_misses::cpu06.data            1                       # number of SoftPFReq MSHR misses
system.cpu06.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu06.dcache.LoadLockedReq_mshr_misses::cpu06.data            1                       # number of LoadLockedReq MSHR misses
system.cpu06.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu06.dcache.StoreCondReq_mshr_misses::cpu06.data            1                       # number of StoreCondReq MSHR misses
system.cpu06.dcache.StoreCondReq_mshr_misses::total            1                       # number of StoreCondReq MSHR misses
system.cpu06.dcache.demand_mshr_misses::cpu06.data          262                       # number of demand (read+write) MSHR misses
system.cpu06.dcache.demand_mshr_misses::total          262                       # number of demand (read+write) MSHR misses
system.cpu06.dcache.overall_mshr_misses::cpu06.data          263                       # number of overall MSHR misses
system.cpu06.dcache.overall_mshr_misses::total          263                       # number of overall MSHR misses
system.cpu06.dcache.ReadReq_mshr_miss_latency::cpu06.data      6543207                       # number of ReadReq MSHR miss cycles
system.cpu06.dcache.ReadReq_mshr_miss_latency::total      6543207                       # number of ReadReq MSHR miss cycles
system.cpu06.dcache.WriteReq_mshr_miss_latency::cpu06.data      1023756                       # number of WriteReq MSHR miss cycles
system.cpu06.dcache.WriteReq_mshr_miss_latency::total      1023756                       # number of WriteReq MSHR miss cycles
system.cpu06.dcache.SoftPFReq_mshr_miss_latency::cpu06.data        51750                       # number of SoftPFReq MSHR miss cycles
system.cpu06.dcache.SoftPFReq_mshr_miss_latency::total        51750                       # number of SoftPFReq MSHR miss cycles
system.cpu06.dcache.LoadLockedReq_mshr_miss_latency::cpu06.data        10000                       # number of LoadLockedReq MSHR miss cycles
system.cpu06.dcache.LoadLockedReq_mshr_miss_latency::total        10000                       # number of LoadLockedReq MSHR miss cycles
system.cpu06.dcache.StoreCondReq_mshr_miss_latency::cpu06.data         9000                       # number of StoreCondReq MSHR miss cycles
system.cpu06.dcache.StoreCondReq_mshr_miss_latency::total         9000                       # number of StoreCondReq MSHR miss cycles
system.cpu06.dcache.demand_mshr_miss_latency::cpu06.data      7566963                       # number of demand (read+write) MSHR miss cycles
system.cpu06.dcache.demand_mshr_miss_latency::total      7566963                       # number of demand (read+write) MSHR miss cycles
system.cpu06.dcache.overall_mshr_miss_latency::cpu06.data      7618713                       # number of overall MSHR miss cycles
system.cpu06.dcache.overall_mshr_miss_latency::total      7618713                       # number of overall MSHR miss cycles
system.cpu06.dcache.ReadReq_mshr_miss_rate::cpu06.data     0.011569                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_mshr_miss_rate::total     0.011569                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::cpu06.data     0.041293                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::total     0.041293                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.SoftPFReq_mshr_miss_rate::cpu06.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu06.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::cpu06.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::cpu06.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_mshr_miss_rate::cpu06.data     0.012350                       # mshr miss rate for demand accesses
system.cpu06.dcache.demand_mshr_miss_rate::total     0.012350                       # mshr miss rate for demand accesses
system.cpu06.dcache.overall_mshr_miss_rate::cpu06.data     0.012396                       # mshr miss rate for overall accesses
system.cpu06.dcache.overall_mshr_miss_rate::total     0.012396                       # mshr miss rate for overall accesses
system.cpu06.dcache.ReadReq_avg_mshr_miss_latency::cpu06.data 27377.435146                       # average ReadReq mshr miss latency
system.cpu06.dcache.ReadReq_avg_mshr_miss_latency::total 27377.435146                       # average ReadReq mshr miss latency
system.cpu06.dcache.WriteReq_avg_mshr_miss_latency::cpu06.data 44511.130435                       # average WriteReq mshr miss latency
system.cpu06.dcache.WriteReq_avg_mshr_miss_latency::total 44511.130435                       # average WriteReq mshr miss latency
system.cpu06.dcache.SoftPFReq_avg_mshr_miss_latency::cpu06.data        51750                       # average SoftPFReq mshr miss latency
system.cpu06.dcache.SoftPFReq_avg_mshr_miss_latency::total        51750                       # average SoftPFReq mshr miss latency
system.cpu06.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu06.data        10000                       # average LoadLockedReq mshr miss latency
system.cpu06.dcache.LoadLockedReq_avg_mshr_miss_latency::total        10000                       # average LoadLockedReq mshr miss latency
system.cpu06.dcache.StoreCondReq_avg_mshr_miss_latency::cpu06.data         9000                       # average StoreCondReq mshr miss latency
system.cpu06.dcache.StoreCondReq_avg_mshr_miss_latency::total         9000                       # average StoreCondReq mshr miss latency
system.cpu06.dcache.demand_avg_mshr_miss_latency::cpu06.data 28881.538168                       # average overall mshr miss latency
system.cpu06.dcache.demand_avg_mshr_miss_latency::total 28881.538168                       # average overall mshr miss latency
system.cpu06.dcache.overall_avg_mshr_miss_latency::cpu06.data 28968.490494                       # average overall mshr miss latency
system.cpu06.dcache.overall_avg_mshr_miss_latency::total 28968.490494                       # average overall mshr miss latency
system.cpu06.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.icache.tags.replacements               0                       # number of replacements
system.cpu06.icache.tags.tagsinuse           9.488154                       # Cycle average of tags in use
system.cpu06.icache.tags.total_refs             22503                       # Total number of references to valid blocks.
system.cpu06.icache.tags.sampled_refs              44                       # Sample count of references to valid blocks.
system.cpu06.icache.tags.avg_refs          511.431818                       # Average number of references to valid blocks.
system.cpu06.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.icache.tags.occ_blocks::cpu06.inst     9.488154                       # Average occupied blocks per requestor
system.cpu06.icache.tags.occ_percent::cpu06.inst     0.018532                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_percent::total     0.018532                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_task_id_blocks::1024           44                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::1           44                       # Occupied blocks per task id
system.cpu06.icache.tags.occ_task_id_percent::1024     0.085938                       # Percentage of cache occupancy per task id
system.cpu06.icache.tags.tag_accesses           45162                       # Number of tag accesses
system.cpu06.icache.tags.data_accesses          45162                       # Number of data accesses
system.cpu06.icache.ReadReq_hits::cpu06.inst        22503                       # number of ReadReq hits
system.cpu06.icache.ReadReq_hits::total         22503                       # number of ReadReq hits
system.cpu06.icache.demand_hits::cpu06.inst        22503                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::total          22503                       # number of demand (read+write) hits
system.cpu06.icache.overall_hits::cpu06.inst        22503                       # number of overall hits
system.cpu06.icache.overall_hits::total         22503                       # number of overall hits
system.cpu06.icache.ReadReq_misses::cpu06.inst           56                       # number of ReadReq misses
system.cpu06.icache.ReadReq_misses::total           56                       # number of ReadReq misses
system.cpu06.icache.demand_misses::cpu06.inst           56                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::total           56                       # number of demand (read+write) misses
system.cpu06.icache.overall_misses::cpu06.inst           56                       # number of overall misses
system.cpu06.icache.overall_misses::total           56                       # number of overall misses
system.cpu06.icache.ReadReq_miss_latency::cpu06.inst      6273749                       # number of ReadReq miss cycles
system.cpu06.icache.ReadReq_miss_latency::total      6273749                       # number of ReadReq miss cycles
system.cpu06.icache.demand_miss_latency::cpu06.inst      6273749                       # number of demand (read+write) miss cycles
system.cpu06.icache.demand_miss_latency::total      6273749                       # number of demand (read+write) miss cycles
system.cpu06.icache.overall_miss_latency::cpu06.inst      6273749                       # number of overall miss cycles
system.cpu06.icache.overall_miss_latency::total      6273749                       # number of overall miss cycles
system.cpu06.icache.ReadReq_accesses::cpu06.inst        22559                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_accesses::total        22559                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.demand_accesses::cpu06.inst        22559                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::total        22559                       # number of demand (read+write) accesses
system.cpu06.icache.overall_accesses::cpu06.inst        22559                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::total        22559                       # number of overall (read+write) accesses
system.cpu06.icache.ReadReq_miss_rate::cpu06.inst     0.002482                       # miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_miss_rate::total     0.002482                       # miss rate for ReadReq accesses
system.cpu06.icache.demand_miss_rate::cpu06.inst     0.002482                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::total     0.002482                       # miss rate for demand accesses
system.cpu06.icache.overall_miss_rate::cpu06.inst     0.002482                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::total     0.002482                       # miss rate for overall accesses
system.cpu06.icache.ReadReq_avg_miss_latency::cpu06.inst 112031.232143                       # average ReadReq miss latency
system.cpu06.icache.ReadReq_avg_miss_latency::total 112031.232143                       # average ReadReq miss latency
system.cpu06.icache.demand_avg_miss_latency::cpu06.inst 112031.232143                       # average overall miss latency
system.cpu06.icache.demand_avg_miss_latency::total 112031.232143                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::cpu06.inst 112031.232143                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::total 112031.232143                       # average overall miss latency
system.cpu06.icache.blocked_cycles::no_mshrs         1716                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_mshrs              12                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.icache.avg_blocked_cycles::no_mshrs          143                       # average number of cycles each access was blocked
system.cpu06.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.icache.fast_writes                     0                       # number of fast writes performed
system.cpu06.icache.cache_copies                    0                       # number of cache copies performed
system.cpu06.icache.ReadReq_mshr_hits::cpu06.inst           12                       # number of ReadReq MSHR hits
system.cpu06.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu06.icache.demand_mshr_hits::cpu06.inst           12                       # number of demand (read+write) MSHR hits
system.cpu06.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu06.icache.overall_mshr_hits::cpu06.inst           12                       # number of overall MSHR hits
system.cpu06.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu06.icache.ReadReq_mshr_misses::cpu06.inst           44                       # number of ReadReq MSHR misses
system.cpu06.icache.ReadReq_mshr_misses::total           44                       # number of ReadReq MSHR misses
system.cpu06.icache.demand_mshr_misses::cpu06.inst           44                       # number of demand (read+write) MSHR misses
system.cpu06.icache.demand_mshr_misses::total           44                       # number of demand (read+write) MSHR misses
system.cpu06.icache.overall_mshr_misses::cpu06.inst           44                       # number of overall MSHR misses
system.cpu06.icache.overall_mshr_misses::total           44                       # number of overall MSHR misses
system.cpu06.icache.ReadReq_mshr_miss_latency::cpu06.inst      4905499                       # number of ReadReq MSHR miss cycles
system.cpu06.icache.ReadReq_mshr_miss_latency::total      4905499                       # number of ReadReq MSHR miss cycles
system.cpu06.icache.demand_mshr_miss_latency::cpu06.inst      4905499                       # number of demand (read+write) MSHR miss cycles
system.cpu06.icache.demand_mshr_miss_latency::total      4905499                       # number of demand (read+write) MSHR miss cycles
system.cpu06.icache.overall_mshr_miss_latency::cpu06.inst      4905499                       # number of overall MSHR miss cycles
system.cpu06.icache.overall_mshr_miss_latency::total      4905499                       # number of overall MSHR miss cycles
system.cpu06.icache.ReadReq_mshr_miss_rate::cpu06.inst     0.001950                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_mshr_miss_rate::total     0.001950                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.demand_mshr_miss_rate::cpu06.inst     0.001950                       # mshr miss rate for demand accesses
system.cpu06.icache.demand_mshr_miss_rate::total     0.001950                       # mshr miss rate for demand accesses
system.cpu06.icache.overall_mshr_miss_rate::cpu06.inst     0.001950                       # mshr miss rate for overall accesses
system.cpu06.icache.overall_mshr_miss_rate::total     0.001950                       # mshr miss rate for overall accesses
system.cpu06.icache.ReadReq_avg_mshr_miss_latency::cpu06.inst 111488.613636                       # average ReadReq mshr miss latency
system.cpu06.icache.ReadReq_avg_mshr_miss_latency::total 111488.613636                       # average ReadReq mshr miss latency
system.cpu06.icache.demand_avg_mshr_miss_latency::cpu06.inst 111488.613636                       # average overall mshr miss latency
system.cpu06.icache.demand_avg_mshr_miss_latency::total 111488.613636                       # average overall mshr miss latency
system.cpu06.icache.overall_avg_mshr_miss_latency::cpu06.inst 111488.613636                       # average overall mshr miss latency
system.cpu06.icache.overall_avg_mshr_miss_latency::total 111488.613636                       # average overall mshr miss latency
system.cpu06.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.branchPred.lookups                  6804                       # Number of BP lookups
system.cpu07.branchPred.condPredicted            6539                       # Number of conditional branches predicted
system.cpu07.branchPred.condIncorrect             263                       # Number of conditional branches incorrect
system.cpu07.branchPred.BTBLookups               5782                       # Number of BTB lookups
system.cpu07.branchPred.BTBHits                  5697                       # Number of BTB hits
system.cpu07.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu07.branchPred.BTBHitPct           98.529920                       # BTB Hit Percentage
system.cpu07.branchPred.usedRAS                    93                       # Number of times the RAS was used to get a target.
system.cpu07.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu07.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu07.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu07.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu07.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu07.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu07.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu07.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu07.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu07.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu07.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu07.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu07.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu07.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu07.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu07.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu07.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu07.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu07.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu07.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu07.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu07.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu07.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.inst_hits                          0                       # ITB inst hits
system.cpu07.dtb.inst_misses                        0                       # ITB inst misses
system.cpu07.dtb.read_hits                          0                       # DTB read hits
system.cpu07.dtb.read_misses                        0                       # DTB read misses
system.cpu07.dtb.write_hits                         0                       # DTB write hits
system.cpu07.dtb.write_misses                       0                       # DTB write misses
system.cpu07.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu07.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu07.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu07.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu07.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu07.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu07.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu07.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu07.dtb.read_accesses                      0                       # DTB read accesses
system.cpu07.dtb.write_accesses                     0                       # DTB write accesses
system.cpu07.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu07.dtb.hits                               0                       # DTB hits
system.cpu07.dtb.misses                             0                       # DTB misses
system.cpu07.dtb.accesses                           0                       # DTB accesses
system.cpu07.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu07.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu07.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu07.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu07.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu07.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu07.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu07.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu07.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu07.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu07.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu07.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu07.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu07.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu07.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu07.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu07.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu07.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu07.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu07.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu07.itb.walker.walks                       0                       # Table walker walks requested
system.cpu07.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.inst_hits                          0                       # ITB inst hits
system.cpu07.itb.inst_misses                        0                       # ITB inst misses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu07.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu07.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu07.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu07.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu07.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu07.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu07.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu07.itb.hits                               0                       # DTB hits
system.cpu07.itb.misses                             0                       # DTB misses
system.cpu07.itb.accesses                           0                       # DTB accesses
system.cpu07.numCycles                          50441                       # number of cpu cycles simulated
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.fetch.icacheStallCycles             1415                       # Number of cycles fetch is stalled on an Icache miss
system.cpu07.fetch.Insts                        83730                       # Number of instructions fetch has processed
system.cpu07.fetch.Branches                      6804                       # Number of branches that fetch encountered
system.cpu07.fetch.predictedBranches             5790                       # Number of branches that fetch has predicted taken
system.cpu07.fetch.Cycles                       42165                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu07.fetch.SquashCycles                   546                       # Number of cycles fetch has spent squashing
system.cpu07.fetch.MiscStallCycles                 94                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu07.fetch.PendingTrapStallCycles          188                       # Number of stall cycles due to pending traps
system.cpu07.fetch.IcacheWaitRetryStallCycles           90                       # Number of stall cycles due to full MSHR
system.cpu07.fetch.CacheLines                   22584                       # Number of cache lines fetched
system.cpu07.fetch.IcacheSquashes                  35                       # Number of outstanding Icache misses that were squashed
system.cpu07.fetch.rateDist::samples            44225                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::mean            1.919050                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::stdev           1.136252                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::0                   4509     10.20%     10.20% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::1                  16956     38.34%     48.54% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::2                    366      0.83%     49.36% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::3                  22394     50.64%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::total              44225                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.branchRate                0.134890                       # Number of branch fetches per cycle
system.cpu07.fetch.rate                      1.659959                       # Number of inst fetches per cycle
system.cpu07.decode.IdleCycles                   1954                       # Number of cycles decode is idle
system.cpu07.decode.BlockedCycles                3592                       # Number of cycles decode is blocked
system.cpu07.decode.RunCycles                   37794                       # Number of cycles decode is running
system.cpu07.decode.UnblockCycles                 634                       # Number of cycles decode is unblocking
system.cpu07.decode.SquashCycles                  251                       # Number of cycles decode is squashing
system.cpu07.decode.BranchResolved                 84                       # Number of times decode resolved a branch
system.cpu07.decode.BranchMispred                  23                       # Number of times decode detected a branch misprediction
system.cpu07.decode.DecodedInsts                82351                       # Number of instructions handled by decode
system.cpu07.decode.SquashedInsts                1047                       # Number of squashed instructions handled by decode
system.cpu07.rename.SquashCycles                  251                       # Number of cycles rename is squashing
system.cpu07.rename.IdleCycles                   3003                       # Number of cycles rename is idle
system.cpu07.rename.BlockCycles                  2246                       # Number of cycles rename is blocking
system.cpu07.rename.serializeStallCycles          571                       # count of cycles rename stalled for serializing inst
system.cpu07.rename.RunCycles                   37287                       # Number of cycles rename is running
system.cpu07.rename.UnblockCycles                 867                       # Number of cycles rename is unblocking
system.cpu07.rename.RenamedInsts                81373                       # Number of instructions processed by rename
system.cpu07.rename.SquashedInsts                 331                       # Number of squashed instructions processed by rename
system.cpu07.rename.ROBFullEvents                 607                       # Number of times rename has blocked due to ROB full
system.cpu07.rename.RenamedOperands            109427                       # Number of destination operands rename has renamed
system.cpu07.rename.RenameLookups              400832                       # Number of register rename lookups that rename has made
system.cpu07.rename.int_rename_lookups         132711                       # Number of integer rename lookups
system.cpu07.rename.CommittedMaps              107205                       # Number of HB maps that are committed
system.cpu07.rename.UndoneMaps                   2193                       # Number of HB maps that are undone due to squashing
system.cpu07.rename.serializingInsts                9                       # count of serializing insts renamed
system.cpu07.rename.tempSerializingInsts            9                       # count of temporary serializing insts renamed
system.cpu07.rename.skidInsts                    1581                       # count of insts added to the skid buffer
system.cpu07.memDep0.insertedLoads              21261                       # Number of loads inserted to the mem dependence unit.
system.cpu07.memDep0.insertedStores               683                       # Number of stores inserted to the mem dependence unit.
system.cpu07.memDep0.conflictingLoads              44                       # Number of conflicting loads.
system.cpu07.memDep0.conflictingStores             30                       # Number of conflicting stores.
system.cpu07.iq.iqInstsAdded                    81037                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu07.iq.iqNonSpecInstsAdded                21                       # Number of non-speculative instructions added to the IQ
system.cpu07.iq.iqInstsIssued                   80580                       # Number of instructions issued
system.cpu07.iq.iqSquashedInstsIssued             135                       # Number of squashed instructions issued
system.cpu07.iq.iqSquashedInstsExamined          1758                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu07.iq.iqSquashedOperandsExamined         5423                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu07.iq.issued_per_cycle::samples        44225                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::mean       1.822046                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::stdev      1.229311                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::0              9828     22.22%     22.22% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::1              8086     18.28%     40.51% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::2              6920     15.65%     56.15% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::3             18910     42.76%     98.91% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::4               481      1.09%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::5                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::6                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::7                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::8                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::total         44225                       # Number of insts issued each cycle
system.cpu07.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntAlu                  1180      9.85%      9.85% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntMult                  262      2.19%     12.03% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntDiv                     0      0.00%     12.03% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatAdd                   0      0.00%     12.03% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatCmp                   0      0.00%     12.03% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatCvt                   0      0.00%     12.03% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatMult                  0      0.00%     12.03% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatDiv                   0      0.00%     12.03% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatSqrt                  0      0.00%     12.03% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAdd                    0      0.00%     12.03% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAddAcc                 0      0.00%     12.03% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAlu                    0      0.00%     12.03% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdCmp                    0      0.00%     12.03% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdCvt                    0      0.00%     12.03% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMisc                   0      0.00%     12.03% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMult                   0      0.00%     12.03% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMultAcc                0      0.00%     12.03% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShift                  0      0.00%     12.03% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShiftAcc               0      0.00%     12.03% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdSqrt                   0      0.00%     12.03% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatAdd               0      0.00%     12.03% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatAlu               0      0.00%     12.03% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatCmp               0      0.00%     12.03% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatCvt               0      0.00%     12.03% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatDiv               0      0.00%     12.03% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMisc              0      0.00%     12.03% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMult              0      0.00%     12.03% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.03% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatSqrt              0      0.00%     12.03% # attempts to use FU when none available
system.cpu07.iq.fu_full::MemRead                10133     84.56%     96.60% # attempts to use FU when none available
system.cpu07.iq.fu_full::MemWrite                 408      3.40%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu07.iq.FU_type_0::IntAlu               44442     55.15%     55.15% # Type of FU issued
system.cpu07.iq.FU_type_0::IntMult              14403     17.87%     73.03% # Type of FU issued
system.cpu07.iq.FU_type_0::IntDiv                   0      0.00%     73.03% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatAdd                 0      0.00%     73.03% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatCmp                 0      0.00%     73.03% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatCvt                 0      0.00%     73.03% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatMult                0      0.00%     73.03% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatDiv                 0      0.00%     73.03% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatSqrt                0      0.00%     73.03% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAdd                  0      0.00%     73.03% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAddAcc               0      0.00%     73.03% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAlu                  0      0.00%     73.03% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdCmp                  0      0.00%     73.03% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdCvt                  0      0.00%     73.03% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMisc                 0      0.00%     73.03% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMult                 0      0.00%     73.03% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMultAcc              0      0.00%     73.03% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShift                0      0.00%     73.03% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.03% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdSqrt                 0      0.00%     73.03% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.03% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.03% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.03% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.03% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.03% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.03% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMult            0      0.00%     73.03% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.03% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.03% # Type of FU issued
system.cpu07.iq.FU_type_0::MemRead              21125     26.22%     99.24% # Type of FU issued
system.cpu07.iq.FU_type_0::MemWrite               610      0.76%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::total                80580                       # Type of FU issued
system.cpu07.iq.rate                         1.597510                       # Inst issue rate
system.cpu07.iq.fu_busy_cnt                     11983                       # FU busy when requested
system.cpu07.iq.fu_busy_rate                 0.148709                       # FU busy rate (busy events/executed inst)
system.cpu07.iq.int_inst_queue_reads           217500                       # Number of integer instruction queue reads
system.cpu07.iq.int_inst_queue_writes           82819                       # Number of integer instruction queue writes
system.cpu07.iq.int_inst_queue_wakeup_accesses        79805                       # Number of integer instruction queue wakeup accesses
system.cpu07.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu07.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu07.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu07.iq.int_alu_accesses                92563                       # Number of integer alu accesses
system.cpu07.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu07.iew.lsq.thread0.forwLoads              5                       # Number of loads that had data forwarded from stores
system.cpu07.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu07.iew.lsq.thread0.squashedLoads          758                       # Number of loads squashed
system.cpu07.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu07.iew.lsq.thread0.memOrderViolation            3                       # Number of memory ordering violations
system.cpu07.iew.lsq.thread0.squashedStores          124                       # Number of stores squashed
system.cpu07.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu07.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu07.iew.lsq.thread0.rescheduledLoads            7                       # Number of loads that were rescheduled
system.cpu07.iew.lsq.thread0.cacheBlocked           11                       # Number of times an access to memory failed due to the cache being blocked
system.cpu07.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu07.iew.iewSquashCycles                  251                       # Number of cycles IEW is squashing
system.cpu07.iew.iewBlockCycles                    29                       # Number of cycles IEW is blocking
system.cpu07.iew.iewUnblockCycles                   2                       # Number of cycles IEW is unblocking
system.cpu07.iew.iewDispatchedInsts             81061                       # Number of instructions dispatched to IQ
system.cpu07.iew.iewDispSquashedInsts               0                       # Number of squashed instructions skipped by dispatch
system.cpu07.iew.iewDispLoadInsts               21261                       # Number of dispatched load instructions
system.cpu07.iew.iewDispStoreInsts                683                       # Number of dispatched store instructions
system.cpu07.iew.iewDispNonSpecInsts                9                       # Number of dispatched non-speculative instructions
system.cpu07.iew.iewIQFullEvents                    1                       # Number of times the IQ has become full, causing a stall
system.cpu07.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu07.iew.memOrderViolationEvents            3                       # Number of memory order violations
system.cpu07.iew.predictedTakenIncorrect          130                       # Number of branches that were predicted taken incorrectly
system.cpu07.iew.predictedNotTakenIncorrect          112                       # Number of branches that were predicted not taken incorrectly
system.cpu07.iew.branchMispredicts                242                       # Number of branch mispredicts detected at execute
system.cpu07.iew.iewExecutedInsts               80063                       # Number of executed instructions
system.cpu07.iew.iewExecLoadInsts               20794                       # Number of load instructions executed
system.cpu07.iew.iewExecSquashedInsts             514                       # Number of squashed instructions skipped in execute
system.cpu07.iew.exec_swp                           0                       # number of swp insts executed
system.cpu07.iew.exec_nop                           3                       # number of nop insts executed
system.cpu07.iew.exec_refs                      21391                       # number of memory reference insts executed
system.cpu07.iew.exec_branches                   6282                       # Number of branches executed
system.cpu07.iew.exec_stores                      597                       # Number of stores executed
system.cpu07.iew.exec_rate                   1.587260                       # Inst execution rate
system.cpu07.iew.wb_sent                        79813                       # cumulative count of insts sent to commit
system.cpu07.iew.wb_count                       79805                       # cumulative count of insts written-back
system.cpu07.iew.wb_producers                   57712                       # num instructions producing a value
system.cpu07.iew.wb_consumers                   76062                       # num instructions consuming a value
system.cpu07.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu07.iew.wb_rate                     1.582145                       # insts written-back per cycle
system.cpu07.iew.wb_fanout                   0.758749                       # average fanout of values written-back
system.cpu07.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu07.commit.commitSquashedInsts          1223                       # The number of squashed insts skipped by commit
system.cpu07.commit.commitNonSpecStalls            21                       # The number of times commit has been forced to stall to communicate backwards
system.cpu07.commit.branchMispredicts             241                       # The number of times a branch was mispredicted
system.cpu07.commit.committed_per_cycle::samples        43946                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::mean     1.804146                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::stdev     2.421362                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::0        16225     36.92%     36.92% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::1        12411     28.24%     65.16% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::2         4890     11.13%     76.29% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::3         4243      9.66%     85.94% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::4          364      0.83%     86.77% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::5         1049      2.39%     89.16% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::6          154      0.35%     89.51% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::7          140      0.32%     89.83% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::8         4470     10.17%    100.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::total        43946                       # Number of insts commited each cycle
system.cpu07.commit.committedInsts              78898                       # Number of instructions committed
system.cpu07.commit.committedOps                79285                       # Number of ops (including micro ops) committed
system.cpu07.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu07.commit.refs                        21055                       # Number of memory references committed
system.cpu07.commit.loads                       20496                       # Number of loads committed
system.cpu07.commit.membars                        12                       # Number of memory barriers committed
system.cpu07.commit.branches                     6240                       # Number of branches committed
system.cpu07.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu07.commit.int_insts                   73095                       # Number of committed integer instructions.
system.cpu07.commit.function_calls                 31                       # Number of function calls committed.
system.cpu07.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu07.commit.op_class_0::IntAlu          43827     55.28%     55.28% # Class of committed instruction
system.cpu07.commit.op_class_0::IntMult         14403     18.17%     73.44% # Class of committed instruction
system.cpu07.commit.op_class_0::IntDiv              0      0.00%     73.44% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatAdd            0      0.00%     73.44% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatCmp            0      0.00%     73.44% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatCvt            0      0.00%     73.44% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatMult            0      0.00%     73.44% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatDiv            0      0.00%     73.44% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatSqrt            0      0.00%     73.44% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAdd             0      0.00%     73.44% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAddAcc            0      0.00%     73.44% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAlu             0      0.00%     73.44% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdCmp             0      0.00%     73.44% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdCvt             0      0.00%     73.44% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMisc            0      0.00%     73.44% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMult            0      0.00%     73.44% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMultAcc            0      0.00%     73.44% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShift            0      0.00%     73.44% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShiftAcc            0      0.00%     73.44% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdSqrt            0      0.00%     73.44% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatAdd            0      0.00%     73.44% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatAlu            0      0.00%     73.44% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatCmp            0      0.00%     73.44% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatCvt            0      0.00%     73.44% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatDiv            0      0.00%     73.44% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMisc            0      0.00%     73.44% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMult            0      0.00%     73.44% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.44% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.44% # Class of committed instruction
system.cpu07.commit.op_class_0::MemRead         20496     25.85%     99.29% # Class of committed instruction
system.cpu07.commit.op_class_0::MemWrite          559      0.71%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::total           79285                       # Class of committed instruction
system.cpu07.commit.bw_lim_events                4470                       # number cycles where commit BW limit reached
system.cpu07.rob.rob_reads                     119893                       # The number of ROB reads
system.cpu07.rob.rob_writes                    161309                       # The number of ROB writes
system.cpu07.timesIdled                            44                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu07.idleCycles                          6216                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu07.quiesceCycles                     163425                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu07.committedInsts                     78898                       # Number of Instructions Simulated
system.cpu07.committedOps                       79285                       # Number of Ops (including micro ops) Simulated
system.cpu07.cpi                             0.639319                       # CPI: Cycles Per Instruction
system.cpu07.cpi_total                       0.639319                       # CPI: Total CPI of All Threads
system.cpu07.ipc                             1.564164                       # IPC: Instructions Per Cycle
system.cpu07.ipc_total                       1.564164                       # IPC: Total IPC of All Threads
system.cpu07.int_regfile_reads                 130766                       # number of integer regfile reads
system.cpu07.int_regfile_writes                 71123                       # number of integer regfile writes
system.cpu07.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu07.cc_regfile_reads                  301818                       # number of cc regfile reads
system.cpu07.cc_regfile_writes                  36652                       # number of cc regfile writes
system.cpu07.misc_regfile_reads                 22460                       # number of misc regfile reads
system.cpu07.misc_regfile_writes                    8                       # number of misc regfile writes
system.cpu07.dcache.tags.replacements               0                       # number of replacements
system.cpu07.dcache.tags.tagsinuse          41.213165                       # Cycle average of tags in use
system.cpu07.dcache.tags.total_refs             20759                       # Total number of references to valid blocks.
system.cpu07.dcache.tags.sampled_refs             261                       # Sample count of references to valid blocks.
system.cpu07.dcache.tags.avg_refs           79.536398                       # Average number of references to valid blocks.
system.cpu07.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.dcache.tags.occ_blocks::cpu07.data    41.213165                       # Average occupied blocks per requestor
system.cpu07.dcache.tags.occ_percent::cpu07.data     0.040247                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_percent::total     0.040247                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_task_id_blocks::1024          261                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::1          245                       # Occupied blocks per task id
system.cpu07.dcache.tags.occ_task_id_percent::1024     0.254883                       # Percentage of cache occupancy per task id
system.cpu07.dcache.tags.tag_accesses           42920                       # Number of tag accesses
system.cpu07.dcache.tags.data_accesses          42920                       # Number of data accesses
system.cpu07.dcache.ReadReq_hits::cpu07.data        20251                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_hits::total         20251                       # number of ReadReq hits
system.cpu07.dcache.WriteReq_hits::cpu07.data          503                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_hits::total          503                       # number of WriteReq hits
system.cpu07.dcache.demand_hits::cpu07.data        20754                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::total          20754                       # number of demand (read+write) hits
system.cpu07.dcache.overall_hits::cpu07.data        20754                       # number of overall hits
system.cpu07.dcache.overall_hits::total         20754                       # number of overall hits
system.cpu07.dcache.ReadReq_misses::cpu07.data          516                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_misses::total          516                       # number of ReadReq misses
system.cpu07.dcache.WriteReq_misses::cpu07.data           51                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_misses::total           51                       # number of WriteReq misses
system.cpu07.dcache.SoftPFReq_misses::cpu07.data            2                       # number of SoftPFReq misses
system.cpu07.dcache.SoftPFReq_misses::total            2                       # number of SoftPFReq misses
system.cpu07.dcache.LoadLockedReq_misses::cpu07.data            2                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu07.dcache.StoreCondReq_misses::cpu07.data            2                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu07.dcache.demand_misses::cpu07.data          567                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::total          567                       # number of demand (read+write) misses
system.cpu07.dcache.overall_misses::cpu07.data          569                       # number of overall misses
system.cpu07.dcache.overall_misses::total          569                       # number of overall misses
system.cpu07.dcache.ReadReq_miss_latency::cpu07.data     13882735                       # number of ReadReq miss cycles
system.cpu07.dcache.ReadReq_miss_latency::total     13882735                       # number of ReadReq miss cycles
system.cpu07.dcache.WriteReq_miss_latency::cpu07.data      3905992                       # number of WriteReq miss cycles
system.cpu07.dcache.WriteReq_miss_latency::total      3905992                       # number of WriteReq miss cycles
system.cpu07.dcache.LoadLockedReq_miss_latency::cpu07.data        24000                       # number of LoadLockedReq miss cycles
system.cpu07.dcache.LoadLockedReq_miss_latency::total        24000                       # number of LoadLockedReq miss cycles
system.cpu07.dcache.StoreCondReq_miss_latency::cpu07.data        24000                       # number of StoreCondReq miss cycles
system.cpu07.dcache.StoreCondReq_miss_latency::total        24000                       # number of StoreCondReq miss cycles
system.cpu07.dcache.demand_miss_latency::cpu07.data     17788727                       # number of demand (read+write) miss cycles
system.cpu07.dcache.demand_miss_latency::total     17788727                       # number of demand (read+write) miss cycles
system.cpu07.dcache.overall_miss_latency::cpu07.data     17788727                       # number of overall miss cycles
system.cpu07.dcache.overall_miss_latency::total     17788727                       # number of overall miss cycles
system.cpu07.dcache.ReadReq_accesses::cpu07.data        20767                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_accesses::total        20767                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::cpu07.data          554                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::total          554                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.SoftPFReq_accesses::cpu07.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu07.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::cpu07.data            2                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::total            2                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::cpu07.data            2                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::total            2                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.demand_accesses::cpu07.data        21321                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::total        21321                       # number of demand (read+write) accesses
system.cpu07.dcache.overall_accesses::cpu07.data        21323                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::total        21323                       # number of overall (read+write) accesses
system.cpu07.dcache.ReadReq_miss_rate::cpu07.data     0.024847                       # miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_miss_rate::total     0.024847                       # miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_miss_rate::cpu07.data     0.092058                       # miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_miss_rate::total     0.092058                       # miss rate for WriteReq accesses
system.cpu07.dcache.SoftPFReq_miss_rate::cpu07.data            1                       # miss rate for SoftPFReq accesses
system.cpu07.dcache.SoftPFReq_miss_rate::total            1                       # miss rate for SoftPFReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::cpu07.data            1                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::cpu07.data            1                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_miss_rate::cpu07.data     0.026593                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::total     0.026593                       # miss rate for demand accesses
system.cpu07.dcache.overall_miss_rate::cpu07.data     0.026685                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::total     0.026685                       # miss rate for overall accesses
system.cpu07.dcache.ReadReq_avg_miss_latency::cpu07.data 26904.525194                       # average ReadReq miss latency
system.cpu07.dcache.ReadReq_avg_miss_latency::total 26904.525194                       # average ReadReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::cpu07.data 76588.078431                       # average WriteReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::total 76588.078431                       # average WriteReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::cpu07.data        12000                       # average LoadLockedReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::total        12000                       # average LoadLockedReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::cpu07.data        12000                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::total        12000                       # average StoreCondReq miss latency
system.cpu07.dcache.demand_avg_miss_latency::cpu07.data 31373.416226                       # average overall miss latency
system.cpu07.dcache.demand_avg_miss_latency::total 31373.416226                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::cpu07.data 31263.140598                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::total 31263.140598                       # average overall miss latency
system.cpu07.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_targets          151                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_targets          151                       # average number of cycles each access was blocked
system.cpu07.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu07.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu07.dcache.ReadReq_mshr_hits::cpu07.data          275                       # number of ReadReq MSHR hits
system.cpu07.dcache.ReadReq_mshr_hits::total          275                       # number of ReadReq MSHR hits
system.cpu07.dcache.WriteReq_mshr_hits::cpu07.data           28                       # number of WriteReq MSHR hits
system.cpu07.dcache.WriteReq_mshr_hits::total           28                       # number of WriteReq MSHR hits
system.cpu07.dcache.demand_mshr_hits::cpu07.data          303                       # number of demand (read+write) MSHR hits
system.cpu07.dcache.demand_mshr_hits::total          303                       # number of demand (read+write) MSHR hits
system.cpu07.dcache.overall_mshr_hits::cpu07.data          303                       # number of overall MSHR hits
system.cpu07.dcache.overall_mshr_hits::total          303                       # number of overall MSHR hits
system.cpu07.dcache.ReadReq_mshr_misses::cpu07.data          241                       # number of ReadReq MSHR misses
system.cpu07.dcache.ReadReq_mshr_misses::total          241                       # number of ReadReq MSHR misses
system.cpu07.dcache.WriteReq_mshr_misses::cpu07.data           23                       # number of WriteReq MSHR misses
system.cpu07.dcache.WriteReq_mshr_misses::total           23                       # number of WriteReq MSHR misses
system.cpu07.dcache.SoftPFReq_mshr_misses::cpu07.data            1                       # number of SoftPFReq MSHR misses
system.cpu07.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu07.dcache.LoadLockedReq_mshr_misses::cpu07.data            2                       # number of LoadLockedReq MSHR misses
system.cpu07.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu07.dcache.StoreCondReq_mshr_misses::cpu07.data            2                       # number of StoreCondReq MSHR misses
system.cpu07.dcache.StoreCondReq_mshr_misses::total            2                       # number of StoreCondReq MSHR misses
system.cpu07.dcache.demand_mshr_misses::cpu07.data          264                       # number of demand (read+write) MSHR misses
system.cpu07.dcache.demand_mshr_misses::total          264                       # number of demand (read+write) MSHR misses
system.cpu07.dcache.overall_mshr_misses::cpu07.data          265                       # number of overall MSHR misses
system.cpu07.dcache.overall_mshr_misses::total          265                       # number of overall MSHR misses
system.cpu07.dcache.ReadReq_mshr_miss_latency::cpu07.data      5537380                       # number of ReadReq MSHR miss cycles
system.cpu07.dcache.ReadReq_mshr_miss_latency::total      5537380                       # number of ReadReq MSHR miss cycles
system.cpu07.dcache.WriteReq_mshr_miss_latency::cpu07.data      1274004                       # number of WriteReq MSHR miss cycles
system.cpu07.dcache.WriteReq_mshr_miss_latency::total      1274004                       # number of WriteReq MSHR miss cycles
system.cpu07.dcache.SoftPFReq_mshr_miss_latency::cpu07.data        98500                       # number of SoftPFReq MSHR miss cycles
system.cpu07.dcache.SoftPFReq_mshr_miss_latency::total        98500                       # number of SoftPFReq MSHR miss cycles
system.cpu07.dcache.LoadLockedReq_mshr_miss_latency::cpu07.data        18000                       # number of LoadLockedReq MSHR miss cycles
system.cpu07.dcache.LoadLockedReq_mshr_miss_latency::total        18000                       # number of LoadLockedReq MSHR miss cycles
system.cpu07.dcache.StoreCondReq_mshr_miss_latency::cpu07.data        18000                       # number of StoreCondReq MSHR miss cycles
system.cpu07.dcache.StoreCondReq_mshr_miss_latency::total        18000                       # number of StoreCondReq MSHR miss cycles
system.cpu07.dcache.demand_mshr_miss_latency::cpu07.data      6811384                       # number of demand (read+write) MSHR miss cycles
system.cpu07.dcache.demand_mshr_miss_latency::total      6811384                       # number of demand (read+write) MSHR miss cycles
system.cpu07.dcache.overall_mshr_miss_latency::cpu07.data      6909884                       # number of overall MSHR miss cycles
system.cpu07.dcache.overall_mshr_miss_latency::total      6909884                       # number of overall MSHR miss cycles
system.cpu07.dcache.ReadReq_mshr_miss_rate::cpu07.data     0.011605                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_mshr_miss_rate::total     0.011605                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::cpu07.data     0.041516                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::total     0.041516                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.SoftPFReq_mshr_miss_rate::cpu07.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu07.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::cpu07.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::cpu07.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_mshr_miss_rate::cpu07.data     0.012382                       # mshr miss rate for demand accesses
system.cpu07.dcache.demand_mshr_miss_rate::total     0.012382                       # mshr miss rate for demand accesses
system.cpu07.dcache.overall_mshr_miss_rate::cpu07.data     0.012428                       # mshr miss rate for overall accesses
system.cpu07.dcache.overall_mshr_miss_rate::total     0.012428                       # mshr miss rate for overall accesses
system.cpu07.dcache.ReadReq_avg_mshr_miss_latency::cpu07.data 22976.680498                       # average ReadReq mshr miss latency
system.cpu07.dcache.ReadReq_avg_mshr_miss_latency::total 22976.680498                       # average ReadReq mshr miss latency
system.cpu07.dcache.WriteReq_avg_mshr_miss_latency::cpu07.data 55391.478261                       # average WriteReq mshr miss latency
system.cpu07.dcache.WriteReq_avg_mshr_miss_latency::total 55391.478261                       # average WriteReq mshr miss latency
system.cpu07.dcache.SoftPFReq_avg_mshr_miss_latency::cpu07.data        98500                       # average SoftPFReq mshr miss latency
system.cpu07.dcache.SoftPFReq_avg_mshr_miss_latency::total        98500                       # average SoftPFReq mshr miss latency
system.cpu07.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu07.data         9000                       # average LoadLockedReq mshr miss latency
system.cpu07.dcache.LoadLockedReq_avg_mshr_miss_latency::total         9000                       # average LoadLockedReq mshr miss latency
system.cpu07.dcache.StoreCondReq_avg_mshr_miss_latency::cpu07.data         9000                       # average StoreCondReq mshr miss latency
system.cpu07.dcache.StoreCondReq_avg_mshr_miss_latency::total         9000                       # average StoreCondReq mshr miss latency
system.cpu07.dcache.demand_avg_mshr_miss_latency::cpu07.data 25800.696970                       # average overall mshr miss latency
system.cpu07.dcache.demand_avg_mshr_miss_latency::total 25800.696970                       # average overall mshr miss latency
system.cpu07.dcache.overall_avg_mshr_miss_latency::cpu07.data 26075.033962                       # average overall mshr miss latency
system.cpu07.dcache.overall_avg_mshr_miss_latency::total 26075.033962                       # average overall mshr miss latency
system.cpu07.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.icache.tags.replacements               0                       # number of replacements
system.cpu07.icache.tags.tagsinuse           9.369437                       # Cycle average of tags in use
system.cpu07.icache.tags.total_refs             22521                       # Total number of references to valid blocks.
system.cpu07.icache.tags.sampled_refs              47                       # Sample count of references to valid blocks.
system.cpu07.icache.tags.avg_refs          479.170213                       # Average number of references to valid blocks.
system.cpu07.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.icache.tags.occ_blocks::cpu07.inst     9.369437                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_percent::cpu07.inst     0.018300                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::total     0.018300                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_task_id_blocks::1024           47                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::1           44                       # Occupied blocks per task id
system.cpu07.icache.tags.occ_task_id_percent::1024     0.091797                       # Percentage of cache occupancy per task id
system.cpu07.icache.tags.tag_accesses           45213                       # Number of tag accesses
system.cpu07.icache.tags.data_accesses          45213                       # Number of data accesses
system.cpu07.icache.ReadReq_hits::cpu07.inst        22521                       # number of ReadReq hits
system.cpu07.icache.ReadReq_hits::total         22521                       # number of ReadReq hits
system.cpu07.icache.demand_hits::cpu07.inst        22521                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::total          22521                       # number of demand (read+write) hits
system.cpu07.icache.overall_hits::cpu07.inst        22521                       # number of overall hits
system.cpu07.icache.overall_hits::total         22521                       # number of overall hits
system.cpu07.icache.ReadReq_misses::cpu07.inst           62                       # number of ReadReq misses
system.cpu07.icache.ReadReq_misses::total           62                       # number of ReadReq misses
system.cpu07.icache.demand_misses::cpu07.inst           62                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::total           62                       # number of demand (read+write) misses
system.cpu07.icache.overall_misses::cpu07.inst           62                       # number of overall misses
system.cpu07.icache.overall_misses::total           62                       # number of overall misses
system.cpu07.icache.ReadReq_miss_latency::cpu07.inst      6638499                       # number of ReadReq miss cycles
system.cpu07.icache.ReadReq_miss_latency::total      6638499                       # number of ReadReq miss cycles
system.cpu07.icache.demand_miss_latency::cpu07.inst      6638499                       # number of demand (read+write) miss cycles
system.cpu07.icache.demand_miss_latency::total      6638499                       # number of demand (read+write) miss cycles
system.cpu07.icache.overall_miss_latency::cpu07.inst      6638499                       # number of overall miss cycles
system.cpu07.icache.overall_miss_latency::total      6638499                       # number of overall miss cycles
system.cpu07.icache.ReadReq_accesses::cpu07.inst        22583                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_accesses::total        22583                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.demand_accesses::cpu07.inst        22583                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::total        22583                       # number of demand (read+write) accesses
system.cpu07.icache.overall_accesses::cpu07.inst        22583                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::total        22583                       # number of overall (read+write) accesses
system.cpu07.icache.ReadReq_miss_rate::cpu07.inst     0.002745                       # miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_miss_rate::total     0.002745                       # miss rate for ReadReq accesses
system.cpu07.icache.demand_miss_rate::cpu07.inst     0.002745                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::total     0.002745                       # miss rate for demand accesses
system.cpu07.icache.overall_miss_rate::cpu07.inst     0.002745                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::total     0.002745                       # miss rate for overall accesses
system.cpu07.icache.ReadReq_avg_miss_latency::cpu07.inst 107072.564516                       # average ReadReq miss latency
system.cpu07.icache.ReadReq_avg_miss_latency::total 107072.564516                       # average ReadReq miss latency
system.cpu07.icache.demand_avg_miss_latency::cpu07.inst 107072.564516                       # average overall miss latency
system.cpu07.icache.demand_avg_miss_latency::total 107072.564516                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::cpu07.inst 107072.564516                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::total 107072.564516                       # average overall miss latency
system.cpu07.icache.blocked_cycles::no_mshrs         2575                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_mshrs              14                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.icache.avg_blocked_cycles::no_mshrs   183.928571                       # average number of cycles each access was blocked
system.cpu07.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.icache.fast_writes                     0                       # number of fast writes performed
system.cpu07.icache.cache_copies                    0                       # number of cache copies performed
system.cpu07.icache.ReadReq_mshr_hits::cpu07.inst           15                       # number of ReadReq MSHR hits
system.cpu07.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu07.icache.demand_mshr_hits::cpu07.inst           15                       # number of demand (read+write) MSHR hits
system.cpu07.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu07.icache.overall_mshr_hits::cpu07.inst           15                       # number of overall MSHR hits
system.cpu07.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu07.icache.ReadReq_mshr_misses::cpu07.inst           47                       # number of ReadReq MSHR misses
system.cpu07.icache.ReadReq_mshr_misses::total           47                       # number of ReadReq MSHR misses
system.cpu07.icache.demand_mshr_misses::cpu07.inst           47                       # number of demand (read+write) MSHR misses
system.cpu07.icache.demand_mshr_misses::total           47                       # number of demand (read+write) MSHR misses
system.cpu07.icache.overall_mshr_misses::cpu07.inst           47                       # number of overall MSHR misses
system.cpu07.icache.overall_mshr_misses::total           47                       # number of overall MSHR misses
system.cpu07.icache.ReadReq_mshr_miss_latency::cpu07.inst      5594499                       # number of ReadReq MSHR miss cycles
system.cpu07.icache.ReadReq_mshr_miss_latency::total      5594499                       # number of ReadReq MSHR miss cycles
system.cpu07.icache.demand_mshr_miss_latency::cpu07.inst      5594499                       # number of demand (read+write) MSHR miss cycles
system.cpu07.icache.demand_mshr_miss_latency::total      5594499                       # number of demand (read+write) MSHR miss cycles
system.cpu07.icache.overall_mshr_miss_latency::cpu07.inst      5594499                       # number of overall MSHR miss cycles
system.cpu07.icache.overall_mshr_miss_latency::total      5594499                       # number of overall MSHR miss cycles
system.cpu07.icache.ReadReq_mshr_miss_rate::cpu07.inst     0.002081                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_mshr_miss_rate::total     0.002081                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.demand_mshr_miss_rate::cpu07.inst     0.002081                       # mshr miss rate for demand accesses
system.cpu07.icache.demand_mshr_miss_rate::total     0.002081                       # mshr miss rate for demand accesses
system.cpu07.icache.overall_mshr_miss_rate::cpu07.inst     0.002081                       # mshr miss rate for overall accesses
system.cpu07.icache.overall_mshr_miss_rate::total     0.002081                       # mshr miss rate for overall accesses
system.cpu07.icache.ReadReq_avg_mshr_miss_latency::cpu07.inst 119031.893617                       # average ReadReq mshr miss latency
system.cpu07.icache.ReadReq_avg_mshr_miss_latency::total 119031.893617                       # average ReadReq mshr miss latency
system.cpu07.icache.demand_avg_mshr_miss_latency::cpu07.inst 119031.893617                       # average overall mshr miss latency
system.cpu07.icache.demand_avg_mshr_miss_latency::total 119031.893617                       # average overall mshr miss latency
system.cpu07.icache.overall_avg_mshr_miss_latency::cpu07.inst 119031.893617                       # average overall mshr miss latency
system.cpu07.icache.overall_avg_mshr_miss_latency::total 119031.893617                       # average overall mshr miss latency
system.cpu07.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.branchPred.lookups                 10277                       # Number of BP lookups
system.cpu08.branchPred.condPredicted            9777                       # Number of conditional branches predicted
system.cpu08.branchPred.condIncorrect             254                       # Number of conditional branches incorrect
system.cpu08.branchPred.BTBLookups               6753                       # Number of BTB lookups
system.cpu08.branchPred.BTBHits                  6660                       # Number of BTB hits
system.cpu08.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu08.branchPred.BTBHitPct           98.622834                       # BTB Hit Percentage
system.cpu08.branchPred.usedRAS                   212                       # Number of times the RAS was used to get a target.
system.cpu08.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu08.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu08.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu08.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu08.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu08.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu08.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu08.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu08.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu08.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu08.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu08.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu08.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu08.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu08.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu08.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu08.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu08.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu08.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu08.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu08.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu08.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu08.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.inst_hits                          0                       # ITB inst hits
system.cpu08.dtb.inst_misses                        0                       # ITB inst misses
system.cpu08.dtb.read_hits                          0                       # DTB read hits
system.cpu08.dtb.read_misses                        0                       # DTB read misses
system.cpu08.dtb.write_hits                         0                       # DTB write hits
system.cpu08.dtb.write_misses                       0                       # DTB write misses
system.cpu08.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu08.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu08.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu08.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu08.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu08.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu08.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu08.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu08.dtb.read_accesses                      0                       # DTB read accesses
system.cpu08.dtb.write_accesses                     0                       # DTB write accesses
system.cpu08.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu08.dtb.hits                               0                       # DTB hits
system.cpu08.dtb.misses                             0                       # DTB misses
system.cpu08.dtb.accesses                           0                       # DTB accesses
system.cpu08.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu08.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu08.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu08.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu08.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu08.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu08.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu08.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu08.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu08.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu08.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu08.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu08.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu08.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu08.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu08.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu08.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu08.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu08.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu08.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu08.itb.walker.walks                       0                       # Table walker walks requested
system.cpu08.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.inst_hits                          0                       # ITB inst hits
system.cpu08.itb.inst_misses                        0                       # ITB inst misses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu08.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu08.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu08.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu08.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu08.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu08.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu08.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu08.itb.hits                               0                       # DTB hits
system.cpu08.itb.misses                             0                       # DTB misses
system.cpu08.itb.accesses                           0                       # DTB accesses
system.cpu08.numCycles                          49904                       # number of cpu cycles simulated
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.fetch.icacheStallCycles             1618                       # Number of cycles fetch is stalled on an Icache miss
system.cpu08.fetch.Insts                        79464                       # Number of instructions fetch has processed
system.cpu08.fetch.Branches                     10277                       # Number of branches that fetch encountered
system.cpu08.fetch.predictedBranches             6872                       # Number of branches that fetch has predicted taken
system.cpu08.fetch.Cycles                       41599                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu08.fetch.SquashCycles                   572                       # Number of cycles fetch has spent squashing
system.cpu08.fetch.MiscStallCycles                131                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu08.fetch.PendingTrapStallCycles          181                       # Number of stall cycles due to pending traps
system.cpu08.fetch.IcacheWaitRetryStallCycles           42                       # Number of stall cycles due to full MSHR
system.cpu08.fetch.CacheLines                   21378                       # Number of cache lines fetched
system.cpu08.fetch.IcacheSquashes                  37                       # Number of outstanding Icache misses that were squashed
system.cpu08.fetch.rateDist::samples            43857                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::mean            1.860866                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::stdev           1.148348                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::0                   5179     11.81%     11.81% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::1                  16855     38.43%     50.24% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::2                    712      1.62%     51.86% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::3                  21111     48.14%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::total              43857                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.branchRate                0.205935                       # Number of branch fetches per cycle
system.cpu08.fetch.rate                      1.592337                       # Number of inst fetches per cycle
system.cpu08.decode.IdleCycles                   2274                       # Number of cycles decode is idle
system.cpu08.decode.BlockedCycles                4513                       # Number of cycles decode is blocked
system.cpu08.decode.RunCycles                   36033                       # Number of cycles decode is running
system.cpu08.decode.UnblockCycles                 777                       # Number of cycles decode is unblocking
system.cpu08.decode.SquashCycles                  260                       # Number of cycles decode is squashing
system.cpu08.decode.BranchResolved                194                       # Number of times decode resolved a branch
system.cpu08.decode.BranchMispred                  26                       # Number of times decode detected a branch misprediction
system.cpu08.decode.DecodedInsts                78335                       # Number of instructions handled by decode
system.cpu08.decode.SquashedInsts                1006                       # Number of squashed instructions handled by decode
system.cpu08.rename.SquashCycles                  260                       # Number of cycles rename is squashing
system.cpu08.rename.IdleCycles                   3401                       # Number of cycles rename is idle
system.cpu08.rename.BlockCycles                  2405                       # Number of cycles rename is blocking
system.cpu08.rename.serializeStallCycles         1223                       # count of cycles rename stalled for serializing inst
system.cpu08.rename.RunCycles                   35575                       # Number of cycles rename is running
system.cpu08.rename.UnblockCycles                 993                       # Number of cycles rename is unblocking
system.cpu08.rename.RenamedInsts                77288                       # Number of instructions processed by rename
system.cpu08.rename.SquashedInsts                 318                       # Number of squashed instructions processed by rename
system.cpu08.rename.ROBFullEvents                 668                       # Number of times rename has blocked due to ROB full
system.cpu08.rename.RenamedOperands            113621                       # Number of destination operands rename has renamed
system.cpu08.rename.RenameLookups              378885                       # Number of register rename lookups that rename has made
system.cpu08.rename.int_rename_lookups         119406                       # Number of integer rename lookups
system.cpu08.rename.CommittedMaps              111081                       # Number of HB maps that are committed
system.cpu08.rename.UndoneMaps                   2510                       # Number of HB maps that are undone due to squashing
system.cpu08.rename.serializingInsts               31                       # count of serializing insts renamed
system.cpu08.rename.tempSerializingInsts           31                       # count of temporary serializing insts renamed
system.cpu08.rename.skidInsts                    1897                       # count of insts added to the skid buffer
system.cpu08.memDep0.insertedLoads              17378                       # Number of loads inserted to the mem dependence unit.
system.cpu08.memDep0.insertedStores              1020                       # Number of stores inserted to the mem dependence unit.
system.cpu08.memDep0.conflictingLoads             182                       # Number of conflicting loads.
system.cpu08.memDep0.conflictingStores            140                       # Number of conflicting stores.
system.cpu08.iq.iqInstsAdded                    76907                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu08.iq.iqNonSpecInstsAdded                65                       # Number of non-speculative instructions added to the IQ
system.cpu08.iq.iqInstsIssued                   76435                       # Number of instructions issued
system.cpu08.iq.iqSquashedInstsIssued             112                       # Number of squashed instructions issued
system.cpu08.iq.iqSquashedInstsExamined          1944                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu08.iq.iqSquashedOperandsExamined         5320                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu08.iq.issued_per_cycle::samples        43857                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::mean       1.742823                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::stdev      1.170680                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::0              9471     21.60%     21.60% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::1              8321     18.97%     40.57% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::2             10488     23.91%     64.48% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::3             15171     34.59%     99.07% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::4               405      0.92%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::5                 1      0.00%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::6                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::7                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::8                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::total         43857                       # Number of insts issued each cycle
system.cpu08.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntAlu                  3975     33.83%     33.83% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntMult                  163      1.39%     35.22% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntDiv                     0      0.00%     35.22% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatAdd                   0      0.00%     35.22% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatCmp                   0      0.00%     35.22% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatCvt                   0      0.00%     35.22% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatMult                  0      0.00%     35.22% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatDiv                   0      0.00%     35.22% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatSqrt                  0      0.00%     35.22% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAdd                    0      0.00%     35.22% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAddAcc                 0      0.00%     35.22% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAlu                    0      0.00%     35.22% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdCmp                    0      0.00%     35.22% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdCvt                    0      0.00%     35.22% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMisc                   0      0.00%     35.22% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMult                   0      0.00%     35.22% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMultAcc                0      0.00%     35.22% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShift                  0      0.00%     35.22% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShiftAcc               0      0.00%     35.22% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdSqrt                   0      0.00%     35.22% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatAdd               0      0.00%     35.22% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatAlu               0      0.00%     35.22% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatCmp               0      0.00%     35.22% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatCvt               0      0.00%     35.22% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatDiv               0      0.00%     35.22% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMisc              0      0.00%     35.22% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMult              0      0.00%     35.22% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMultAcc            0      0.00%     35.22% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatSqrt              0      0.00%     35.22% # attempts to use FU when none available
system.cpu08.iq.fu_full::MemRead                 6926     58.95%     94.17% # attempts to use FU when none available
system.cpu08.iq.fu_full::MemWrite                 685      5.83%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu08.iq.FU_type_0::IntAlu               48592     63.57%     63.57% # Type of FU issued
system.cpu08.iq.FU_type_0::IntMult               9603     12.56%     76.14% # Type of FU issued
system.cpu08.iq.FU_type_0::IntDiv                   0      0.00%     76.14% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatAdd                 0      0.00%     76.14% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatCmp                 0      0.00%     76.14% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatCvt                 0      0.00%     76.14% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatMult                0      0.00%     76.14% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatDiv                 0      0.00%     76.14% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatSqrt                0      0.00%     76.14% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAdd                  0      0.00%     76.14% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAddAcc               0      0.00%     76.14% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAlu                  0      0.00%     76.14% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdCmp                  0      0.00%     76.14% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdCvt                  0      0.00%     76.14% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMisc                 0      0.00%     76.14% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMult                 0      0.00%     76.14% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMultAcc              0      0.00%     76.14% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShift                0      0.00%     76.14% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShiftAcc             0      0.00%     76.14% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdSqrt                 0      0.00%     76.14% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatAdd             0      0.00%     76.14% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatAlu             0      0.00%     76.14% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatCmp             0      0.00%     76.14% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatCvt             0      0.00%     76.14% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatDiv             0      0.00%     76.14% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMisc            0      0.00%     76.14% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMult            0      0.00%     76.14% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.14% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatSqrt            0      0.00%     76.14% # Type of FU issued
system.cpu08.iq.FU_type_0::MemRead              17301     22.63%     98.77% # Type of FU issued
system.cpu08.iq.FU_type_0::MemWrite               939      1.23%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::total                76435                       # Type of FU issued
system.cpu08.iq.rate                         1.531641                       # Inst issue rate
system.cpu08.iq.fu_busy_cnt                     11749                       # FU busy when requested
system.cpu08.iq.fu_busy_rate                 0.153712                       # FU busy rate (busy events/executed inst)
system.cpu08.iq.int_inst_queue_reads           208585                       # Number of integer instruction queue reads
system.cpu08.iq.int_inst_queue_writes           78919                       # Number of integer instruction queue writes
system.cpu08.iq.int_inst_queue_wakeup_accesses        75674                       # Number of integer instruction queue wakeup accesses
system.cpu08.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu08.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu08.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu08.iq.int_alu_accesses                88184                       # Number of integer alu accesses
system.cpu08.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu08.iew.lsq.thread0.forwLoads              4                       # Number of loads that had data forwarded from stores
system.cpu08.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu08.iew.lsq.thread0.squashedLoads          669                       # Number of loads squashed
system.cpu08.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu08.iew.lsq.thread0.memOrderViolation            3                       # Number of memory ordering violations
system.cpu08.iew.lsq.thread0.squashedStores          189                       # Number of stores squashed
system.cpu08.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu08.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu08.iew.lsq.thread0.rescheduledLoads           29                       # Number of loads that were rescheduled
system.cpu08.iew.lsq.thread0.cacheBlocked           11                       # Number of times an access to memory failed due to the cache being blocked
system.cpu08.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu08.iew.iewSquashCycles                  260                       # Number of cycles IEW is squashing
system.cpu08.iew.iewBlockCycles                    51                       # Number of cycles IEW is blocking
system.cpu08.iew.iewUnblockCycles                   2                       # Number of cycles IEW is unblocking
system.cpu08.iew.iewDispatchedInsts             76974                       # Number of instructions dispatched to IQ
system.cpu08.iew.iewDispSquashedInsts               0                       # Number of squashed instructions skipped by dispatch
system.cpu08.iew.iewDispLoadInsts               17378                       # Number of dispatched load instructions
system.cpu08.iew.iewDispStoreInsts               1020                       # Number of dispatched store instructions
system.cpu08.iew.iewDispNonSpecInsts               31                       # Number of dispatched non-speculative instructions
system.cpu08.iew.iewIQFullEvents                    2                       # Number of times the IQ has become full, causing a stall
system.cpu08.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu08.iew.memOrderViolationEvents            3                       # Number of memory order violations
system.cpu08.iew.predictedTakenIncorrect          111                       # Number of branches that were predicted taken incorrectly
system.cpu08.iew.predictedNotTakenIncorrect          118                       # Number of branches that were predicted not taken incorrectly
system.cpu08.iew.branchMispredicts                229                       # Number of branch mispredicts detected at execute
system.cpu08.iew.iewExecutedInsts               75941                       # Number of executed instructions
system.cpu08.iew.iewExecLoadInsts               17036                       # Number of load instructions executed
system.cpu08.iew.iewExecSquashedInsts             491                       # Number of squashed instructions skipped in execute
system.cpu08.iew.exec_swp                           0                       # number of swp insts executed
system.cpu08.iew.exec_nop                           2                       # number of nop insts executed
system.cpu08.iew.exec_refs                      17945                       # number of memory reference insts executed
system.cpu08.iew.exec_branches                   9501                       # Number of branches executed
system.cpu08.iew.exec_stores                      909                       # Number of stores executed
system.cpu08.iew.exec_rate                   1.521742                       # Inst execution rate
system.cpu08.iew.wb_sent                        75711                       # cumulative count of insts sent to commit
system.cpu08.iew.wb_count                       75674                       # cumulative count of insts written-back
system.cpu08.iew.wb_producers                   54249                       # num instructions producing a value
system.cpu08.iew.wb_consumers                   77723                       # num instructions consuming a value
system.cpu08.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu08.iew.wb_rate                     1.516391                       # insts written-back per cycle
system.cpu08.iew.wb_fanout                   0.697979                       # average fanout of values written-back
system.cpu08.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu08.commit.commitSquashedInsts          1432                       # The number of squashed insts skipped by commit
system.cpu08.commit.commitNonSpecStalls            65                       # The number of times commit has been forced to stall to communicate backwards
system.cpu08.commit.branchMispredicts             228                       # The number of times a branch was mispredicted
system.cpu08.commit.committed_per_cycle::samples        43547                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::mean     1.722644                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::stdev     2.241587                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::0        14419     33.11%     33.11% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::1        15903     36.52%     69.63% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::2         3551      8.15%     77.78% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::3         2836      6.51%     84.30% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::4          382      0.88%     85.17% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::5         2922      6.71%     91.88% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::6          334      0.77%     92.65% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::7          239      0.55%     93.20% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::8         2961      6.80%    100.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::total        43547                       # Number of insts commited each cycle
system.cpu08.commit.committedInsts              74031                       # Number of instructions committed
system.cpu08.commit.committedOps                75016                       # Number of ops (including micro ops) committed
system.cpu08.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu08.commit.refs                        17538                       # Number of memory references committed
system.cpu08.commit.loads                       16707                       # Number of loads committed
system.cpu08.commit.membars                        34                       # Number of memory barriers committed
system.cpu08.commit.branches                     9439                       # Number of branches committed
system.cpu08.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu08.commit.int_insts                   65737                       # Number of committed integer instructions.
system.cpu08.commit.function_calls                 97                       # Number of function calls committed.
system.cpu08.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu08.commit.op_class_0::IntAlu          47875     63.82%     63.82% # Class of committed instruction
system.cpu08.commit.op_class_0::IntMult          9603     12.80%     76.62% # Class of committed instruction
system.cpu08.commit.op_class_0::IntDiv              0      0.00%     76.62% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatAdd            0      0.00%     76.62% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatCmp            0      0.00%     76.62% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatCvt            0      0.00%     76.62% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatMult            0      0.00%     76.62% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatDiv            0      0.00%     76.62% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatSqrt            0      0.00%     76.62% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAdd             0      0.00%     76.62% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAddAcc            0      0.00%     76.62% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAlu             0      0.00%     76.62% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdCmp             0      0.00%     76.62% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdCvt             0      0.00%     76.62% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMisc            0      0.00%     76.62% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMult            0      0.00%     76.62% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMultAcc            0      0.00%     76.62% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShift            0      0.00%     76.62% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShiftAcc            0      0.00%     76.62% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdSqrt            0      0.00%     76.62% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatAdd            0      0.00%     76.62% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatAlu            0      0.00%     76.62% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatCmp            0      0.00%     76.62% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatCvt            0      0.00%     76.62% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatDiv            0      0.00%     76.62% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMisc            0      0.00%     76.62% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMult            0      0.00%     76.62% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.62% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.62% # Class of committed instruction
system.cpu08.commit.op_class_0::MemRead         16707     22.27%     98.89% # Class of committed instruction
system.cpu08.commit.op_class_0::MemWrite          831      1.11%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::total           75016                       # Class of committed instruction
system.cpu08.commit.bw_lim_events                2961                       # number cycles where commit BW limit reached
system.cpu08.rob.rob_reads                     116657                       # The number of ROB reads
system.cpu08.rob.rob_writes                    153217                       # The number of ROB writes
system.cpu08.timesIdled                            47                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu08.idleCycles                          6047                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu08.quiesceCycles                     163962                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu08.committedInsts                     74031                       # Number of Instructions Simulated
system.cpu08.committedOps                       75016                       # Number of Ops (including micro ops) Simulated
system.cpu08.cpi                             0.674096                       # CPI: Cycles Per Instruction
system.cpu08.cpi_total                       0.674096                       # CPI: Total CPI of All Threads
system.cpu08.ipc                             1.483468                       # IPC: Instructions Per Cycle
system.cpu08.ipc_total                       1.483468                       # IPC: Total IPC of All Threads
system.cpu08.int_regfile_reads                 117292                       # number of integer regfile reads
system.cpu08.int_regfile_writes                 56797                       # number of integer regfile writes
system.cpu08.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu08.cc_regfile_reads                  278238                       # number of cc regfile reads
system.cpu08.cc_regfile_writes                  55041                       # number of cc regfile writes
system.cpu08.misc_regfile_reads                 19223                       # number of misc regfile reads
system.cpu08.misc_regfile_writes                   10                       # number of misc regfile writes
system.cpu08.dcache.tags.replacements               0                       # number of replacements
system.cpu08.dcache.tags.tagsinuse          40.498139                       # Cycle average of tags in use
system.cpu08.dcache.tags.total_refs             17290                       # Total number of references to valid blocks.
system.cpu08.dcache.tags.sampled_refs             250                       # Sample count of references to valid blocks.
system.cpu08.dcache.tags.avg_refs           69.160000                       # Average number of references to valid blocks.
system.cpu08.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.dcache.tags.occ_blocks::cpu08.data    40.498139                       # Average occupied blocks per requestor
system.cpu08.dcache.tags.occ_percent::cpu08.data     0.039549                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_percent::total     0.039549                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_task_id_blocks::1024          250                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::1          244                       # Occupied blocks per task id
system.cpu08.dcache.tags.occ_task_id_percent::1024     0.244141                       # Percentage of cache occupancy per task id
system.cpu08.dcache.tags.tag_accesses           35894                       # Number of tag accesses
system.cpu08.dcache.tags.data_accesses          35894                       # Number of data accesses
system.cpu08.dcache.ReadReq_hits::cpu08.data        16499                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_hits::total         16499                       # number of ReadReq hits
system.cpu08.dcache.WriteReq_hits::cpu08.data          785                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_hits::total          785                       # number of WriteReq hits
system.cpu08.dcache.SoftPFReq_hits::cpu08.data            1                       # number of SoftPFReq hits
system.cpu08.dcache.SoftPFReq_hits::total            1                       # number of SoftPFReq hits
system.cpu08.dcache.demand_hits::cpu08.data        17284                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::total          17284                       # number of demand (read+write) hits
system.cpu08.dcache.overall_hits::cpu08.data        17285                       # number of overall hits
system.cpu08.dcache.overall_hits::total         17285                       # number of overall hits
system.cpu08.dcache.ReadReq_misses::cpu08.data          488                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_misses::total          488                       # number of ReadReq misses
system.cpu08.dcache.WriteReq_misses::cpu08.data           41                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_misses::total           41                       # number of WriteReq misses
system.cpu08.dcache.SoftPFReq_misses::cpu08.data            1                       # number of SoftPFReq misses
system.cpu08.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu08.dcache.LoadLockedReq_misses::cpu08.data            2                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu08.dcache.StoreCondReq_misses::cpu08.data            2                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu08.dcache.demand_misses::cpu08.data          529                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::total          529                       # number of demand (read+write) misses
system.cpu08.dcache.overall_misses::cpu08.data          530                       # number of overall misses
system.cpu08.dcache.overall_misses::total          530                       # number of overall misses
system.cpu08.dcache.ReadReq_miss_latency::cpu08.data     14103393                       # number of ReadReq miss cycles
system.cpu08.dcache.ReadReq_miss_latency::total     14103393                       # number of ReadReq miss cycles
system.cpu08.dcache.WriteReq_miss_latency::cpu08.data      4112000                       # number of WriteReq miss cycles
system.cpu08.dcache.WriteReq_miss_latency::total      4112000                       # number of WriteReq miss cycles
system.cpu08.dcache.LoadLockedReq_miss_latency::cpu08.data        24500                       # number of LoadLockedReq miss cycles
system.cpu08.dcache.LoadLockedReq_miss_latency::total        24500                       # number of LoadLockedReq miss cycles
system.cpu08.dcache.StoreCondReq_miss_latency::cpu08.data        24000                       # number of StoreCondReq miss cycles
system.cpu08.dcache.StoreCondReq_miss_latency::total        24000                       # number of StoreCondReq miss cycles
system.cpu08.dcache.demand_miss_latency::cpu08.data     18215393                       # number of demand (read+write) miss cycles
system.cpu08.dcache.demand_miss_latency::total     18215393                       # number of demand (read+write) miss cycles
system.cpu08.dcache.overall_miss_latency::cpu08.data     18215393                       # number of overall miss cycles
system.cpu08.dcache.overall_miss_latency::total     18215393                       # number of overall miss cycles
system.cpu08.dcache.ReadReq_accesses::cpu08.data        16987                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_accesses::total        16987                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::cpu08.data          826                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::total          826                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.SoftPFReq_accesses::cpu08.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu08.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::cpu08.data            2                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::total            2                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::cpu08.data            2                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::total            2                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.demand_accesses::cpu08.data        17813                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::total        17813                       # number of demand (read+write) accesses
system.cpu08.dcache.overall_accesses::cpu08.data        17815                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::total        17815                       # number of overall (read+write) accesses
system.cpu08.dcache.ReadReq_miss_rate::cpu08.data     0.028728                       # miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_miss_rate::total     0.028728                       # miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_miss_rate::cpu08.data     0.049637                       # miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_miss_rate::total     0.049637                       # miss rate for WriteReq accesses
system.cpu08.dcache.SoftPFReq_miss_rate::cpu08.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu08.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::cpu08.data            1                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::cpu08.data            1                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_miss_rate::cpu08.data     0.029697                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::total     0.029697                       # miss rate for demand accesses
system.cpu08.dcache.overall_miss_rate::cpu08.data     0.029750                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::total     0.029750                       # miss rate for overall accesses
system.cpu08.dcache.ReadReq_avg_miss_latency::cpu08.data 28900.395492                       # average ReadReq miss latency
system.cpu08.dcache.ReadReq_avg_miss_latency::total 28900.395492                       # average ReadReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::cpu08.data 100292.682927                       # average WriteReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::total 100292.682927                       # average WriteReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::cpu08.data        12250                       # average LoadLockedReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::total        12250                       # average LoadLockedReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::cpu08.data        12000                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::total        12000                       # average StoreCondReq miss latency
system.cpu08.dcache.demand_avg_miss_latency::cpu08.data 34433.635161                       # average overall miss latency
system.cpu08.dcache.demand_avg_miss_latency::total 34433.635161                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::cpu08.data 34368.666038                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::total 34368.666038                       # average overall miss latency
system.cpu08.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_targets          148                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_targets          148                       # average number of cycles each access was blocked
system.cpu08.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu08.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu08.dcache.ReadReq_mshr_hits::cpu08.data          252                       # number of ReadReq MSHR hits
system.cpu08.dcache.ReadReq_mshr_hits::total          252                       # number of ReadReq MSHR hits
system.cpu08.dcache.WriteReq_mshr_hits::cpu08.data           23                       # number of WriteReq MSHR hits
system.cpu08.dcache.WriteReq_mshr_hits::total           23                       # number of WriteReq MSHR hits
system.cpu08.dcache.demand_mshr_hits::cpu08.data          275                       # number of demand (read+write) MSHR hits
system.cpu08.dcache.demand_mshr_hits::total          275                       # number of demand (read+write) MSHR hits
system.cpu08.dcache.overall_mshr_hits::cpu08.data          275                       # number of overall MSHR hits
system.cpu08.dcache.overall_mshr_hits::total          275                       # number of overall MSHR hits
system.cpu08.dcache.ReadReq_mshr_misses::cpu08.data          236                       # number of ReadReq MSHR misses
system.cpu08.dcache.ReadReq_mshr_misses::total          236                       # number of ReadReq MSHR misses
system.cpu08.dcache.WriteReq_mshr_misses::cpu08.data           18                       # number of WriteReq MSHR misses
system.cpu08.dcache.WriteReq_mshr_misses::total           18                       # number of WriteReq MSHR misses
system.cpu08.dcache.SoftPFReq_mshr_misses::cpu08.data            1                       # number of SoftPFReq MSHR misses
system.cpu08.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu08.dcache.LoadLockedReq_mshr_misses::cpu08.data            2                       # number of LoadLockedReq MSHR misses
system.cpu08.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu08.dcache.StoreCondReq_mshr_misses::cpu08.data            2                       # number of StoreCondReq MSHR misses
system.cpu08.dcache.StoreCondReq_mshr_misses::total            2                       # number of StoreCondReq MSHR misses
system.cpu08.dcache.demand_mshr_misses::cpu08.data          254                       # number of demand (read+write) MSHR misses
system.cpu08.dcache.demand_mshr_misses::total          254                       # number of demand (read+write) MSHR misses
system.cpu08.dcache.overall_mshr_misses::cpu08.data          255                       # number of overall MSHR misses
system.cpu08.dcache.overall_mshr_misses::total          255                       # number of overall MSHR misses
system.cpu08.dcache.ReadReq_mshr_miss_latency::cpu08.data      5726927                       # number of ReadReq MSHR miss cycles
system.cpu08.dcache.ReadReq_mshr_miss_latency::total      5726927                       # number of ReadReq MSHR miss cycles
system.cpu08.dcache.WriteReq_mshr_miss_latency::cpu08.data      1409500                       # number of WriteReq MSHR miss cycles
system.cpu08.dcache.WriteReq_mshr_miss_latency::total      1409500                       # number of WriteReq MSHR miss cycles
system.cpu08.dcache.SoftPFReq_mshr_miss_latency::cpu08.data        74250                       # number of SoftPFReq MSHR miss cycles
system.cpu08.dcache.SoftPFReq_mshr_miss_latency::total        74250                       # number of SoftPFReq MSHR miss cycles
system.cpu08.dcache.LoadLockedReq_mshr_miss_latency::cpu08.data        18500                       # number of LoadLockedReq MSHR miss cycles
system.cpu08.dcache.LoadLockedReq_mshr_miss_latency::total        18500                       # number of LoadLockedReq MSHR miss cycles
system.cpu08.dcache.StoreCondReq_mshr_miss_latency::cpu08.data        18000                       # number of StoreCondReq MSHR miss cycles
system.cpu08.dcache.StoreCondReq_mshr_miss_latency::total        18000                       # number of StoreCondReq MSHR miss cycles
system.cpu08.dcache.demand_mshr_miss_latency::cpu08.data      7136427                       # number of demand (read+write) MSHR miss cycles
system.cpu08.dcache.demand_mshr_miss_latency::total      7136427                       # number of demand (read+write) MSHR miss cycles
system.cpu08.dcache.overall_mshr_miss_latency::cpu08.data      7210677                       # number of overall MSHR miss cycles
system.cpu08.dcache.overall_mshr_miss_latency::total      7210677                       # number of overall MSHR miss cycles
system.cpu08.dcache.ReadReq_mshr_miss_rate::cpu08.data     0.013893                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_mshr_miss_rate::total     0.013893                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::cpu08.data     0.021792                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::total     0.021792                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.SoftPFReq_mshr_miss_rate::cpu08.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu08.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::cpu08.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::cpu08.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_mshr_miss_rate::cpu08.data     0.014259                       # mshr miss rate for demand accesses
system.cpu08.dcache.demand_mshr_miss_rate::total     0.014259                       # mshr miss rate for demand accesses
system.cpu08.dcache.overall_mshr_miss_rate::cpu08.data     0.014314                       # mshr miss rate for overall accesses
system.cpu08.dcache.overall_mshr_miss_rate::total     0.014314                       # mshr miss rate for overall accesses
system.cpu08.dcache.ReadReq_avg_mshr_miss_latency::cpu08.data 24266.639831                       # average ReadReq mshr miss latency
system.cpu08.dcache.ReadReq_avg_mshr_miss_latency::total 24266.639831                       # average ReadReq mshr miss latency
system.cpu08.dcache.WriteReq_avg_mshr_miss_latency::cpu08.data 78305.555556                       # average WriteReq mshr miss latency
system.cpu08.dcache.WriteReq_avg_mshr_miss_latency::total 78305.555556                       # average WriteReq mshr miss latency
system.cpu08.dcache.SoftPFReq_avg_mshr_miss_latency::cpu08.data        74250                       # average SoftPFReq mshr miss latency
system.cpu08.dcache.SoftPFReq_avg_mshr_miss_latency::total        74250                       # average SoftPFReq mshr miss latency
system.cpu08.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu08.data         9250                       # average LoadLockedReq mshr miss latency
system.cpu08.dcache.LoadLockedReq_avg_mshr_miss_latency::total         9250                       # average LoadLockedReq mshr miss latency
system.cpu08.dcache.StoreCondReq_avg_mshr_miss_latency::cpu08.data         9000                       # average StoreCondReq mshr miss latency
system.cpu08.dcache.StoreCondReq_avg_mshr_miss_latency::total         9000                       # average StoreCondReq mshr miss latency
system.cpu08.dcache.demand_avg_mshr_miss_latency::cpu08.data 28096.169291                       # average overall mshr miss latency
system.cpu08.dcache.demand_avg_mshr_miss_latency::total 28096.169291                       # average overall mshr miss latency
system.cpu08.dcache.overall_avg_mshr_miss_latency::cpu08.data 28277.164706                       # average overall mshr miss latency
system.cpu08.dcache.overall_avg_mshr_miss_latency::total 28277.164706                       # average overall mshr miss latency
system.cpu08.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.icache.tags.replacements               0                       # number of replacements
system.cpu08.icache.tags.tagsinuse           9.601506                       # Cycle average of tags in use
system.cpu08.icache.tags.total_refs             21314                       # Total number of references to valid blocks.
system.cpu08.icache.tags.sampled_refs              50                       # Sample count of references to valid blocks.
system.cpu08.icache.tags.avg_refs          426.280000                       # Average number of references to valid blocks.
system.cpu08.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.icache.tags.occ_blocks::cpu08.inst     9.601506                       # Average occupied blocks per requestor
system.cpu08.icache.tags.occ_percent::cpu08.inst     0.018753                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_percent::total     0.018753                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_task_id_blocks::1024           50                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::1           44                       # Occupied blocks per task id
system.cpu08.icache.tags.occ_task_id_percent::1024     0.097656                       # Percentage of cache occupancy per task id
system.cpu08.icache.tags.tag_accesses           42804                       # Number of tag accesses
system.cpu08.icache.tags.data_accesses          42804                       # Number of data accesses
system.cpu08.icache.ReadReq_hits::cpu08.inst        21314                       # number of ReadReq hits
system.cpu08.icache.ReadReq_hits::total         21314                       # number of ReadReq hits
system.cpu08.icache.demand_hits::cpu08.inst        21314                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::total          21314                       # number of demand (read+write) hits
system.cpu08.icache.overall_hits::cpu08.inst        21314                       # number of overall hits
system.cpu08.icache.overall_hits::total         21314                       # number of overall hits
system.cpu08.icache.ReadReq_misses::cpu08.inst           63                       # number of ReadReq misses
system.cpu08.icache.ReadReq_misses::total           63                       # number of ReadReq misses
system.cpu08.icache.demand_misses::cpu08.inst           63                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::total           63                       # number of demand (read+write) misses
system.cpu08.icache.overall_misses::cpu08.inst           63                       # number of overall misses
system.cpu08.icache.overall_misses::total           63                       # number of overall misses
system.cpu08.icache.ReadReq_miss_latency::cpu08.inst      6863750                       # number of ReadReq miss cycles
system.cpu08.icache.ReadReq_miss_latency::total      6863750                       # number of ReadReq miss cycles
system.cpu08.icache.demand_miss_latency::cpu08.inst      6863750                       # number of demand (read+write) miss cycles
system.cpu08.icache.demand_miss_latency::total      6863750                       # number of demand (read+write) miss cycles
system.cpu08.icache.overall_miss_latency::cpu08.inst      6863750                       # number of overall miss cycles
system.cpu08.icache.overall_miss_latency::total      6863750                       # number of overall miss cycles
system.cpu08.icache.ReadReq_accesses::cpu08.inst        21377                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_accesses::total        21377                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.demand_accesses::cpu08.inst        21377                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::total        21377                       # number of demand (read+write) accesses
system.cpu08.icache.overall_accesses::cpu08.inst        21377                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::total        21377                       # number of overall (read+write) accesses
system.cpu08.icache.ReadReq_miss_rate::cpu08.inst     0.002947                       # miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_miss_rate::total     0.002947                       # miss rate for ReadReq accesses
system.cpu08.icache.demand_miss_rate::cpu08.inst     0.002947                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::total     0.002947                       # miss rate for demand accesses
system.cpu08.icache.overall_miss_rate::cpu08.inst     0.002947                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::total     0.002947                       # miss rate for overall accesses
system.cpu08.icache.ReadReq_avg_miss_latency::cpu08.inst 108948.412698                       # average ReadReq miss latency
system.cpu08.icache.ReadReq_avg_miss_latency::total 108948.412698                       # average ReadReq miss latency
system.cpu08.icache.demand_avg_miss_latency::cpu08.inst 108948.412698                       # average overall miss latency
system.cpu08.icache.demand_avg_miss_latency::total 108948.412698                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::cpu08.inst 108948.412698                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::total 108948.412698                       # average overall miss latency
system.cpu08.icache.blocked_cycles::no_mshrs         2322                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_mshrs              13                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.icache.avg_blocked_cycles::no_mshrs   178.615385                       # average number of cycles each access was blocked
system.cpu08.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.icache.fast_writes                     0                       # number of fast writes performed
system.cpu08.icache.cache_copies                    0                       # number of cache copies performed
system.cpu08.icache.ReadReq_mshr_hits::cpu08.inst           13                       # number of ReadReq MSHR hits
system.cpu08.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu08.icache.demand_mshr_hits::cpu08.inst           13                       # number of demand (read+write) MSHR hits
system.cpu08.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu08.icache.overall_mshr_hits::cpu08.inst           13                       # number of overall MSHR hits
system.cpu08.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu08.icache.ReadReq_mshr_misses::cpu08.inst           50                       # number of ReadReq MSHR misses
system.cpu08.icache.ReadReq_mshr_misses::total           50                       # number of ReadReq MSHR misses
system.cpu08.icache.demand_mshr_misses::cpu08.inst           50                       # number of demand (read+write) MSHR misses
system.cpu08.icache.demand_mshr_misses::total           50                       # number of demand (read+write) MSHR misses
system.cpu08.icache.overall_mshr_misses::cpu08.inst           50                       # number of overall MSHR misses
system.cpu08.icache.overall_mshr_misses::total           50                       # number of overall MSHR misses
system.cpu08.icache.ReadReq_mshr_miss_latency::cpu08.inst      5796750                       # number of ReadReq MSHR miss cycles
system.cpu08.icache.ReadReq_mshr_miss_latency::total      5796750                       # number of ReadReq MSHR miss cycles
system.cpu08.icache.demand_mshr_miss_latency::cpu08.inst      5796750                       # number of demand (read+write) MSHR miss cycles
system.cpu08.icache.demand_mshr_miss_latency::total      5796750                       # number of demand (read+write) MSHR miss cycles
system.cpu08.icache.overall_mshr_miss_latency::cpu08.inst      5796750                       # number of overall MSHR miss cycles
system.cpu08.icache.overall_mshr_miss_latency::total      5796750                       # number of overall MSHR miss cycles
system.cpu08.icache.ReadReq_mshr_miss_rate::cpu08.inst     0.002339                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_mshr_miss_rate::total     0.002339                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.demand_mshr_miss_rate::cpu08.inst     0.002339                       # mshr miss rate for demand accesses
system.cpu08.icache.demand_mshr_miss_rate::total     0.002339                       # mshr miss rate for demand accesses
system.cpu08.icache.overall_mshr_miss_rate::cpu08.inst     0.002339                       # mshr miss rate for overall accesses
system.cpu08.icache.overall_mshr_miss_rate::total     0.002339                       # mshr miss rate for overall accesses
system.cpu08.icache.ReadReq_avg_mshr_miss_latency::cpu08.inst       115935                       # average ReadReq mshr miss latency
system.cpu08.icache.ReadReq_avg_mshr_miss_latency::total       115935                       # average ReadReq mshr miss latency
system.cpu08.icache.demand_avg_mshr_miss_latency::cpu08.inst       115935                       # average overall mshr miss latency
system.cpu08.icache.demand_avg_mshr_miss_latency::total       115935                       # average overall mshr miss latency
system.cpu08.icache.overall_avg_mshr_miss_latency::cpu08.inst       115935                       # average overall mshr miss latency
system.cpu08.icache.overall_avg_mshr_miss_latency::total       115935                       # average overall mshr miss latency
system.cpu08.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.branchPred.lookups                  9651                       # Number of BP lookups
system.cpu09.branchPred.condPredicted            9180                       # Number of conditional branches predicted
system.cpu09.branchPred.condIncorrect             251                       # Number of conditional branches incorrect
system.cpu09.branchPred.BTBLookups               6445                       # Number of BTB lookups
system.cpu09.branchPred.BTBHits                  6351                       # Number of BTB hits
system.cpu09.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu09.branchPred.BTBHitPct           98.541505                       # BTB Hit Percentage
system.cpu09.branchPred.usedRAS                   189                       # Number of times the RAS was used to get a target.
system.cpu09.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu09.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu09.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu09.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu09.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu09.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu09.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu09.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu09.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu09.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu09.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu09.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu09.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu09.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu09.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu09.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu09.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu09.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu09.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu09.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu09.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu09.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu09.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.inst_hits                          0                       # ITB inst hits
system.cpu09.dtb.inst_misses                        0                       # ITB inst misses
system.cpu09.dtb.read_hits                          0                       # DTB read hits
system.cpu09.dtb.read_misses                        0                       # DTB read misses
system.cpu09.dtb.write_hits                         0                       # DTB write hits
system.cpu09.dtb.write_misses                       0                       # DTB write misses
system.cpu09.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu09.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu09.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu09.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu09.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu09.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu09.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu09.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu09.dtb.read_accesses                      0                       # DTB read accesses
system.cpu09.dtb.write_accesses                     0                       # DTB write accesses
system.cpu09.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu09.dtb.hits                               0                       # DTB hits
system.cpu09.dtb.misses                             0                       # DTB misses
system.cpu09.dtb.accesses                           0                       # DTB accesses
system.cpu09.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu09.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu09.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu09.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu09.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu09.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu09.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu09.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu09.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu09.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu09.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu09.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu09.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu09.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu09.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu09.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu09.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu09.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu09.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu09.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu09.itb.walker.walks                       0                       # Table walker walks requested
system.cpu09.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.inst_hits                          0                       # ITB inst hits
system.cpu09.itb.inst_misses                        0                       # ITB inst misses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu09.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu09.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu09.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu09.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu09.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu09.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu09.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu09.itb.hits                               0                       # DTB hits
system.cpu09.itb.misses                             0                       # DTB misses
system.cpu09.itb.accesses                           0                       # DTB accesses
system.cpu09.numCycles                          49098                       # number of cpu cycles simulated
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.fetch.icacheStallCycles             1492                       # Number of cycles fetch is stalled on an Icache miss
system.cpu09.fetch.Insts                        77014                       # Number of instructions fetch has processed
system.cpu09.fetch.Branches                      9651                       # Number of branches that fetch encountered
system.cpu09.fetch.predictedBranches             6540                       # Number of branches that fetch has predicted taken
system.cpu09.fetch.Cycles                       40415                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu09.fetch.SquashCycles                   558                       # Number of cycles fetch has spent squashing
system.cpu09.fetch.MiscStallCycles                133                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu09.fetch.PendingTrapStallCycles          371                       # Number of stall cycles due to pending traps
system.cpu09.fetch.IcacheWaitRetryStallCycles           81                       # Number of stall cycles due to full MSHR
system.cpu09.fetch.CacheLines                   20734                       # Number of cache lines fetched
system.cpu09.fetch.IcacheSquashes                  32                       # Number of outstanding Icache misses that were squashed
system.cpu09.fetch.rateDist::samples            42771                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::mean            1.849127                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::stdev           1.155457                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::0                   5347     12.50%     12.50% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::1                  16223     37.93%     50.43% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::2                    737      1.72%     52.15% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::3                  20464     47.85%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::total              42771                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.branchRate                0.196566                       # Number of branch fetches per cycle
system.cpu09.fetch.rate                      1.568577                       # Number of inst fetches per cycle
system.cpu09.decode.IdleCycles                   2137                       # Number of cycles decode is idle
system.cpu09.decode.BlockedCycles                4740                       # Number of cycles decode is blocked
system.cpu09.decode.RunCycles                   34835                       # Number of cycles decode is running
system.cpu09.decode.UnblockCycles                 806                       # Number of cycles decode is unblocking
system.cpu09.decode.SquashCycles                  253                       # Number of cycles decode is squashing
system.cpu09.decode.BranchResolved                180                       # Number of times decode resolved a branch
system.cpu09.decode.BranchMispred                  26                       # Number of times decode detected a branch misprediction
system.cpu09.decode.DecodedInsts                75909                       # Number of instructions handled by decode
system.cpu09.decode.SquashedInsts                1038                       # Number of squashed instructions handled by decode
system.cpu09.rename.SquashCycles                  253                       # Number of cycles rename is squashing
system.cpu09.rename.IdleCycles                   3243                       # Number of cycles rename is idle
system.cpu09.rename.BlockCycles                  2498                       # Number of cycles rename is blocking
system.cpu09.rename.serializeStallCycles         1329                       # count of cycles rename stalled for serializing inst
system.cpu09.rename.RunCycles                   34414                       # Number of cycles rename is running
system.cpu09.rename.UnblockCycles                1034                       # Number of cycles rename is unblocking
system.cpu09.rename.RenamedInsts                74870                       # Number of instructions processed by rename
system.cpu09.rename.SquashedInsts                 331                       # Number of squashed instructions processed by rename
system.cpu09.rename.ROBFullEvents                 665                       # Number of times rename has blocked due to ROB full
system.cpu09.rename.SQFullEvents                   45                       # Number of times rename has blocked due to SQ full
system.cpu09.rename.RenamedOperands            109205                       # Number of destination operands rename has renamed
system.cpu09.rename.RenameLookups              367182                       # Number of register rename lookups that rename has made
system.cpu09.rename.int_rename_lookups         116165                       # Number of integer rename lookups
system.cpu09.rename.CommittedMaps              106693                       # Number of HB maps that are committed
system.cpu09.rename.UndoneMaps                   2461                       # Number of HB maps that are undone due to squashing
system.cpu09.rename.serializingInsts               28                       # count of serializing insts renamed
system.cpu09.rename.tempSerializingInsts           28                       # count of temporary serializing insts renamed
system.cpu09.rename.skidInsts                    1865                       # count of insts added to the skid buffer
system.cpu09.memDep0.insertedLoads              17034                       # Number of loads inserted to the mem dependence unit.
system.cpu09.memDep0.insertedStores               985                       # Number of stores inserted to the mem dependence unit.
system.cpu09.memDep0.conflictingLoads             170                       # Number of conflicting loads.
system.cpu09.memDep0.conflictingStores            125                       # Number of conflicting stores.
system.cpu09.iq.iqInstsAdded                    74472                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu09.iq.iqNonSpecInstsAdded                60                       # Number of non-speculative instructions added to the IQ
system.cpu09.iq.iqInstsIssued                   73984                       # Number of instructions issued
system.cpu09.iq.iqSquashedInstsIssued             122                       # Number of squashed instructions issued
system.cpu09.iq.iqSquashedInstsExamined          1934                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu09.iq.iqSquashedOperandsExamined         5299                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu09.iq.issued_per_cycle::samples        42771                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::mean       1.729770                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::stdev      1.181760                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::0              9576     22.39%     22.39% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::1              8077     18.88%     41.27% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::2              9848     23.02%     64.30% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::3             14869     34.76%     99.06% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::4               401      0.94%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::5                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::6                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::7                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::8                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::total         42771                       # Number of insts issued each cycle
system.cpu09.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntAlu                  3650     32.19%     32.19% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntMult                  162      1.43%     33.62% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntDiv                     0      0.00%     33.62% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatAdd                   0      0.00%     33.62% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatCmp                   0      0.00%     33.62% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatCvt                   0      0.00%     33.62% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatMult                  0      0.00%     33.62% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatDiv                   0      0.00%     33.62% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatSqrt                  0      0.00%     33.62% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAdd                    0      0.00%     33.62% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAddAcc                 0      0.00%     33.62% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAlu                    0      0.00%     33.62% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdCmp                    0      0.00%     33.62% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdCvt                    0      0.00%     33.62% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMisc                   0      0.00%     33.62% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMult                   0      0.00%     33.62% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMultAcc                0      0.00%     33.62% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShift                  0      0.00%     33.62% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShiftAcc               0      0.00%     33.62% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdSqrt                   0      0.00%     33.62% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatAdd               0      0.00%     33.62% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatAlu               0      0.00%     33.62% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatCmp               0      0.00%     33.62% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatCvt               0      0.00%     33.62% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatDiv               0      0.00%     33.62% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMisc              0      0.00%     33.62% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMult              0      0.00%     33.62% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMultAcc            0      0.00%     33.62% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatSqrt              0      0.00%     33.62% # attempts to use FU when none available
system.cpu09.iq.fu_full::MemRead                 6881     60.69%     94.31% # attempts to use FU when none available
system.cpu09.iq.fu_full::MemWrite                 645      5.69%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu09.iq.FU_type_0::IntAlu               46530     62.89%     62.89% # Type of FU issued
system.cpu09.iq.FU_type_0::IntMult               9603     12.98%     75.87% # Type of FU issued
system.cpu09.iq.FU_type_0::IntDiv                   0      0.00%     75.87% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatAdd                 0      0.00%     75.87% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatCmp                 0      0.00%     75.87% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatCvt                 0      0.00%     75.87% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatMult                0      0.00%     75.87% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatDiv                 0      0.00%     75.87% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatSqrt                0      0.00%     75.87% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAdd                  0      0.00%     75.87% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAddAcc               0      0.00%     75.87% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAlu                  0      0.00%     75.87% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdCmp                  0      0.00%     75.87% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdCvt                  0      0.00%     75.87% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMisc                 0      0.00%     75.87% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMult                 0      0.00%     75.87% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMultAcc              0      0.00%     75.87% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShift                0      0.00%     75.87% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShiftAcc             0      0.00%     75.87% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdSqrt                 0      0.00%     75.87% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatAdd             0      0.00%     75.87% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatAlu             0      0.00%     75.87% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatCmp             0      0.00%     75.87% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatCvt             0      0.00%     75.87% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatDiv             0      0.00%     75.87% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMisc            0      0.00%     75.87% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMult            0      0.00%     75.87% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.87% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatSqrt            0      0.00%     75.87% # Type of FU issued
system.cpu09.iq.FU_type_0::MemRead              16956     22.92%     98.79% # Type of FU issued
system.cpu09.iq.FU_type_0::MemWrite               895      1.21%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::total                73984                       # Type of FU issued
system.cpu09.iq.rate                         1.506864                       # Inst issue rate
system.cpu09.iq.fu_busy_cnt                     11338                       # FU busy when requested
system.cpu09.iq.fu_busy_rate                 0.153249                       # FU busy rate (busy events/executed inst)
system.cpu09.iq.int_inst_queue_reads           202196                       # Number of integer instruction queue reads
system.cpu09.iq.int_inst_queue_writes           76468                       # Number of integer instruction queue writes
system.cpu09.iq.int_inst_queue_wakeup_accesses        73236                       # Number of integer instruction queue wakeup accesses
system.cpu09.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu09.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu09.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu09.iq.int_alu_accesses                85322                       # Number of integer alu accesses
system.cpu09.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu09.iew.lsq.thread0.forwLoads              2                       # Number of loads that had data forwarded from stores
system.cpu09.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu09.iew.lsq.thread0.squashedLoads          655                       # Number of loads squashed
system.cpu09.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu09.iew.lsq.thread0.memOrderViolation            2                       # Number of memory ordering violations
system.cpu09.iew.lsq.thread0.squashedStores          203                       # Number of stores squashed
system.cpu09.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu09.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu09.iew.lsq.thread0.rescheduledLoads           26                       # Number of loads that were rescheduled
system.cpu09.iew.lsq.thread0.cacheBlocked            2                       # Number of times an access to memory failed due to the cache being blocked
system.cpu09.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu09.iew.iewSquashCycles                  253                       # Number of cycles IEW is squashing
system.cpu09.iew.iewBlockCycles                    54                       # Number of cycles IEW is blocking
system.cpu09.iew.iewUnblockCycles                   2                       # Number of cycles IEW is unblocking
system.cpu09.iew.iewDispatchedInsts             74534                       # Number of instructions dispatched to IQ
system.cpu09.iew.iewDispSquashedInsts               0                       # Number of squashed instructions skipped by dispatch
system.cpu09.iew.iewDispLoadInsts               17034                       # Number of dispatched load instructions
system.cpu09.iew.iewDispStoreInsts                985                       # Number of dispatched store instructions
system.cpu09.iew.iewDispNonSpecInsts               28                       # Number of dispatched non-speculative instructions
system.cpu09.iew.iewIQFullEvents                    1                       # Number of times the IQ has become full, causing a stall
system.cpu09.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu09.iew.memOrderViolationEvents            2                       # Number of memory order violations
system.cpu09.iew.predictedTakenIncorrect          108                       # Number of branches that were predicted taken incorrectly
system.cpu09.iew.predictedNotTakenIncorrect          118                       # Number of branches that were predicted not taken incorrectly
system.cpu09.iew.branchMispredicts                226                       # Number of branch mispredicts detected at execute
system.cpu09.iew.iewExecutedInsts               73496                       # Number of executed instructions
system.cpu09.iew.iewExecLoadInsts               16699                       # Number of load instructions executed
system.cpu09.iew.iewExecSquashedInsts             485                       # Number of squashed instructions skipped in execute
system.cpu09.iew.exec_swp                           0                       # number of swp insts executed
system.cpu09.iew.exec_nop                           2                       # number of nop insts executed
system.cpu09.iew.exec_refs                      17563                       # number of memory reference insts executed
system.cpu09.iew.exec_branches                   8914                       # Number of branches executed
system.cpu09.iew.exec_stores                      864                       # Number of stores executed
system.cpu09.iew.exec_rate                   1.496925                       # Inst execution rate
system.cpu09.iew.wb_sent                        73271                       # cumulative count of insts sent to commit
system.cpu09.iew.wb_count                       73236                       # cumulative count of insts written-back
system.cpu09.iew.wb_producers                   52511                       # num instructions producing a value
system.cpu09.iew.wb_consumers                   74766                       # num instructions consuming a value
system.cpu09.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu09.iew.wb_rate                     1.491629                       # insts written-back per cycle
system.cpu09.iew.wb_fanout                   0.702338                       # average fanout of values written-back
system.cpu09.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu09.commit.commitSquashedInsts          1425                       # The number of squashed insts skipped by commit
system.cpu09.commit.commitNonSpecStalls            60                       # The number of times commit has been forced to stall to communicate backwards
system.cpu09.commit.branchMispredicts             225                       # The number of times a branch was mispredicted
system.cpu09.commit.committed_per_cycle::samples        42465                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::mean     1.709078                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::stdev     2.249853                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::0        14511     34.17%     34.17% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::1        15052     35.45%     69.62% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::2         3531      8.32%     77.93% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::3         2820      6.64%     84.57% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::4          378      0.89%     85.46% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::5         2683      6.32%     91.78% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::6          310      0.73%     92.51% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::7          225      0.53%     93.04% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::8         2955      6.96%    100.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::total        42465                       # Number of insts commited each cycle
system.cpu09.commit.committedInsts              71669                       # Number of instructions committed
system.cpu09.commit.committedOps                72576                       # Number of ops (including micro ops) committed
system.cpu09.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu09.commit.refs                        17158                       # Number of memory references committed
system.cpu09.commit.loads                       16376                       # Number of loads committed
system.cpu09.commit.membars                        32                       # Number of memory barriers committed
system.cpu09.commit.branches                     8856                       # Number of branches committed
system.cpu09.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu09.commit.int_insts                   63866                       # Number of committed integer instructions.
system.cpu09.commit.function_calls                 89                       # Number of function calls committed.
system.cpu09.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu09.commit.op_class_0::IntAlu          45815     63.13%     63.13% # Class of committed instruction
system.cpu09.commit.op_class_0::IntMult          9603     13.23%     76.36% # Class of committed instruction
system.cpu09.commit.op_class_0::IntDiv              0      0.00%     76.36% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatAdd            0      0.00%     76.36% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatCmp            0      0.00%     76.36% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatCvt            0      0.00%     76.36% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatMult            0      0.00%     76.36% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatDiv            0      0.00%     76.36% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatSqrt            0      0.00%     76.36% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAdd             0      0.00%     76.36% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAddAcc            0      0.00%     76.36% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAlu             0      0.00%     76.36% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdCmp             0      0.00%     76.36% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdCvt             0      0.00%     76.36% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMisc            0      0.00%     76.36% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMult            0      0.00%     76.36% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMultAcc            0      0.00%     76.36% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShift            0      0.00%     76.36% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShiftAcc            0      0.00%     76.36% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdSqrt            0      0.00%     76.36% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatAdd            0      0.00%     76.36% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatAlu            0      0.00%     76.36% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatCmp            0      0.00%     76.36% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatCvt            0      0.00%     76.36% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatDiv            0      0.00%     76.36% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMisc            0      0.00%     76.36% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMult            0      0.00%     76.36% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.36% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.36% # Class of committed instruction
system.cpu09.commit.op_class_0::MemRead         16376     22.56%     98.92% # Class of committed instruction
system.cpu09.commit.op_class_0::MemWrite          782      1.08%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::total           72576                       # Class of committed instruction
system.cpu09.commit.bw_lim_events                2955                       # number cycles where commit BW limit reached
system.cpu09.rob.rob_reads                     113173                       # The number of ROB reads
system.cpu09.rob.rob_writes                    148329                       # The number of ROB writes
system.cpu09.timesIdled                            45                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu09.idleCycles                          6327                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu09.quiesceCycles                     164768                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu09.committedInsts                     71669                       # Number of Instructions Simulated
system.cpu09.committedOps                       72576                       # Number of Ops (including micro ops) Simulated
system.cpu09.cpi                             0.685066                       # CPI: Cycles Per Instruction
system.cpu09.cpi_total                       0.685066                       # CPI: Total CPI of All Threads
system.cpu09.ipc                             1.459713                       # IPC: Instructions Per Cycle
system.cpu09.ipc_total                       1.459713                       # IPC: Total IPC of All Threads
system.cpu09.int_regfile_reads                 114005                       # number of integer regfile reads
system.cpu09.int_regfile_writes                 55799                       # number of integer regfile writes
system.cpu09.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu09.cc_regfile_reads                  269907                       # number of cc regfile reads
system.cpu09.cc_regfile_writes                  51666                       # number of cc regfile writes
system.cpu09.misc_regfile_reads                 18824                       # number of misc regfile reads
system.cpu09.misc_regfile_writes                   10                       # number of misc regfile writes
system.cpu09.dcache.tags.replacements               0                       # number of replacements
system.cpu09.dcache.tags.tagsinuse          40.179507                       # Cycle average of tags in use
system.cpu09.dcache.tags.total_refs             16911                       # Total number of references to valid blocks.
system.cpu09.dcache.tags.sampled_refs             250                       # Sample count of references to valid blocks.
system.cpu09.dcache.tags.avg_refs           67.644000                       # Average number of references to valid blocks.
system.cpu09.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.dcache.tags.occ_blocks::cpu09.data    40.179507                       # Average occupied blocks per requestor
system.cpu09.dcache.tags.occ_percent::cpu09.data     0.039238                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_percent::total     0.039238                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_task_id_blocks::1024          250                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::1          244                       # Occupied blocks per task id
system.cpu09.dcache.tags.occ_task_id_percent::1024     0.244141                       # Percentage of cache occupancy per task id
system.cpu09.dcache.tags.tag_accesses           35150                       # Number of tag accesses
system.cpu09.dcache.tags.data_accesses          35150                       # Number of data accesses
system.cpu09.dcache.ReadReq_hits::cpu09.data        16172                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_hits::total         16172                       # number of ReadReq hits
system.cpu09.dcache.WriteReq_hits::cpu09.data          734                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_hits::total          734                       # number of WriteReq hits
system.cpu09.dcache.SoftPFReq_hits::cpu09.data            1                       # number of SoftPFReq hits
system.cpu09.dcache.SoftPFReq_hits::total            1                       # number of SoftPFReq hits
system.cpu09.dcache.demand_hits::cpu09.data        16906                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::total          16906                       # number of demand (read+write) hits
system.cpu09.dcache.overall_hits::cpu09.data        16907                       # number of overall hits
system.cpu09.dcache.overall_hits::total         16907                       # number of overall hits
system.cpu09.dcache.ReadReq_misses::cpu09.data          492                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_misses::total          492                       # number of ReadReq misses
system.cpu09.dcache.WriteReq_misses::cpu09.data           43                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_misses::total           43                       # number of WriteReq misses
system.cpu09.dcache.SoftPFReq_misses::cpu09.data            1                       # number of SoftPFReq misses
system.cpu09.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu09.dcache.LoadLockedReq_misses::cpu09.data            2                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu09.dcache.StoreCondReq_misses::cpu09.data            2                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu09.dcache.demand_misses::cpu09.data          535                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::total          535                       # number of demand (read+write) misses
system.cpu09.dcache.overall_misses::cpu09.data          536                       # number of overall misses
system.cpu09.dcache.overall_misses::total          536                       # number of overall misses
system.cpu09.dcache.ReadReq_miss_latency::cpu09.data     14665282                       # number of ReadReq miss cycles
system.cpu09.dcache.ReadReq_miss_latency::total     14665282                       # number of ReadReq miss cycles
system.cpu09.dcache.WriteReq_miss_latency::cpu09.data      4441988                       # number of WriteReq miss cycles
system.cpu09.dcache.WriteReq_miss_latency::total      4441988                       # number of WriteReq miss cycles
system.cpu09.dcache.LoadLockedReq_miss_latency::cpu09.data        24000                       # number of LoadLockedReq miss cycles
system.cpu09.dcache.LoadLockedReq_miss_latency::total        24000                       # number of LoadLockedReq miss cycles
system.cpu09.dcache.StoreCondReq_miss_latency::cpu09.data        24000                       # number of StoreCondReq miss cycles
system.cpu09.dcache.StoreCondReq_miss_latency::total        24000                       # number of StoreCondReq miss cycles
system.cpu09.dcache.demand_miss_latency::cpu09.data     19107270                       # number of demand (read+write) miss cycles
system.cpu09.dcache.demand_miss_latency::total     19107270                       # number of demand (read+write) miss cycles
system.cpu09.dcache.overall_miss_latency::cpu09.data     19107270                       # number of overall miss cycles
system.cpu09.dcache.overall_miss_latency::total     19107270                       # number of overall miss cycles
system.cpu09.dcache.ReadReq_accesses::cpu09.data        16664                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_accesses::total        16664                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::cpu09.data          777                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::total          777                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.SoftPFReq_accesses::cpu09.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu09.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::cpu09.data            2                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::total            2                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::cpu09.data            2                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::total            2                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.demand_accesses::cpu09.data        17441                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::total        17441                       # number of demand (read+write) accesses
system.cpu09.dcache.overall_accesses::cpu09.data        17443                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::total        17443                       # number of overall (read+write) accesses
system.cpu09.dcache.ReadReq_miss_rate::cpu09.data     0.029525                       # miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_miss_rate::total     0.029525                       # miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_miss_rate::cpu09.data     0.055341                       # miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_miss_rate::total     0.055341                       # miss rate for WriteReq accesses
system.cpu09.dcache.SoftPFReq_miss_rate::cpu09.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu09.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::cpu09.data            1                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::cpu09.data            1                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_miss_rate::cpu09.data     0.030675                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::total     0.030675                       # miss rate for demand accesses
system.cpu09.dcache.overall_miss_rate::cpu09.data     0.030729                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::total     0.030729                       # miss rate for overall accesses
system.cpu09.dcache.ReadReq_avg_miss_latency::cpu09.data 29807.483740                       # average ReadReq miss latency
system.cpu09.dcache.ReadReq_avg_miss_latency::total 29807.483740                       # average ReadReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::cpu09.data 103302.046512                       # average WriteReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::total 103302.046512                       # average WriteReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::cpu09.data        12000                       # average LoadLockedReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::total        12000                       # average LoadLockedReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::cpu09.data        12000                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::total        12000                       # average StoreCondReq miss latency
system.cpu09.dcache.demand_avg_miss_latency::cpu09.data 35714.523364                       # average overall miss latency
system.cpu09.dcache.demand_avg_miss_latency::total 35714.523364                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::cpu09.data 35647.891791                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::total 35647.891791                       # average overall miss latency
system.cpu09.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_targets          292                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_targets          292                       # average number of cycles each access was blocked
system.cpu09.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu09.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu09.dcache.ReadReq_mshr_hits::cpu09.data          256                       # number of ReadReq MSHR hits
system.cpu09.dcache.ReadReq_mshr_hits::total          256                       # number of ReadReq MSHR hits
system.cpu09.dcache.WriteReq_mshr_hits::cpu09.data           25                       # number of WriteReq MSHR hits
system.cpu09.dcache.WriteReq_mshr_hits::total           25                       # number of WriteReq MSHR hits
system.cpu09.dcache.demand_mshr_hits::cpu09.data          281                       # number of demand (read+write) MSHR hits
system.cpu09.dcache.demand_mshr_hits::total          281                       # number of demand (read+write) MSHR hits
system.cpu09.dcache.overall_mshr_hits::cpu09.data          281                       # number of overall MSHR hits
system.cpu09.dcache.overall_mshr_hits::total          281                       # number of overall MSHR hits
system.cpu09.dcache.ReadReq_mshr_misses::cpu09.data          236                       # number of ReadReq MSHR misses
system.cpu09.dcache.ReadReq_mshr_misses::total          236                       # number of ReadReq MSHR misses
system.cpu09.dcache.WriteReq_mshr_misses::cpu09.data           18                       # number of WriteReq MSHR misses
system.cpu09.dcache.WriteReq_mshr_misses::total           18                       # number of WriteReq MSHR misses
system.cpu09.dcache.SoftPFReq_mshr_misses::cpu09.data            1                       # number of SoftPFReq MSHR misses
system.cpu09.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu09.dcache.LoadLockedReq_mshr_misses::cpu09.data            2                       # number of LoadLockedReq MSHR misses
system.cpu09.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu09.dcache.StoreCondReq_mshr_misses::cpu09.data            2                       # number of StoreCondReq MSHR misses
system.cpu09.dcache.StoreCondReq_mshr_misses::total            2                       # number of StoreCondReq MSHR misses
system.cpu09.dcache.demand_mshr_misses::cpu09.data          254                       # number of demand (read+write) MSHR misses
system.cpu09.dcache.demand_mshr_misses::total          254                       # number of demand (read+write) MSHR misses
system.cpu09.dcache.overall_mshr_misses::cpu09.data          255                       # number of overall MSHR misses
system.cpu09.dcache.overall_mshr_misses::total          255                       # number of overall MSHR misses
system.cpu09.dcache.ReadReq_mshr_miss_latency::cpu09.data      5951478                       # number of ReadReq MSHR miss cycles
system.cpu09.dcache.ReadReq_mshr_miss_latency::total      5951478                       # number of ReadReq MSHR miss cycles
system.cpu09.dcache.WriteReq_mshr_miss_latency::cpu09.data      1389256                       # number of WriteReq MSHR miss cycles
system.cpu09.dcache.WriteReq_mshr_miss_latency::total      1389256                       # number of WriteReq MSHR miss cycles
system.cpu09.dcache.SoftPFReq_mshr_miss_latency::cpu09.data        93250                       # number of SoftPFReq MSHR miss cycles
system.cpu09.dcache.SoftPFReq_mshr_miss_latency::total        93250                       # number of SoftPFReq MSHR miss cycles
system.cpu09.dcache.LoadLockedReq_mshr_miss_latency::cpu09.data        18000                       # number of LoadLockedReq MSHR miss cycles
system.cpu09.dcache.LoadLockedReq_mshr_miss_latency::total        18000                       # number of LoadLockedReq MSHR miss cycles
system.cpu09.dcache.StoreCondReq_mshr_miss_latency::cpu09.data        18000                       # number of StoreCondReq MSHR miss cycles
system.cpu09.dcache.StoreCondReq_mshr_miss_latency::total        18000                       # number of StoreCondReq MSHR miss cycles
system.cpu09.dcache.demand_mshr_miss_latency::cpu09.data      7340734                       # number of demand (read+write) MSHR miss cycles
system.cpu09.dcache.demand_mshr_miss_latency::total      7340734                       # number of demand (read+write) MSHR miss cycles
system.cpu09.dcache.overall_mshr_miss_latency::cpu09.data      7433984                       # number of overall MSHR miss cycles
system.cpu09.dcache.overall_mshr_miss_latency::total      7433984                       # number of overall MSHR miss cycles
system.cpu09.dcache.ReadReq_mshr_miss_rate::cpu09.data     0.014162                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_mshr_miss_rate::total     0.014162                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::cpu09.data     0.023166                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::total     0.023166                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.SoftPFReq_mshr_miss_rate::cpu09.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu09.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::cpu09.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::cpu09.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_mshr_miss_rate::cpu09.data     0.014563                       # mshr miss rate for demand accesses
system.cpu09.dcache.demand_mshr_miss_rate::total     0.014563                       # mshr miss rate for demand accesses
system.cpu09.dcache.overall_mshr_miss_rate::cpu09.data     0.014619                       # mshr miss rate for overall accesses
system.cpu09.dcache.overall_mshr_miss_rate::total     0.014619                       # mshr miss rate for overall accesses
system.cpu09.dcache.ReadReq_avg_mshr_miss_latency::cpu09.data 25218.127119                       # average ReadReq mshr miss latency
system.cpu09.dcache.ReadReq_avg_mshr_miss_latency::total 25218.127119                       # average ReadReq mshr miss latency
system.cpu09.dcache.WriteReq_avg_mshr_miss_latency::cpu09.data 77180.888889                       # average WriteReq mshr miss latency
system.cpu09.dcache.WriteReq_avg_mshr_miss_latency::total 77180.888889                       # average WriteReq mshr miss latency
system.cpu09.dcache.SoftPFReq_avg_mshr_miss_latency::cpu09.data        93250                       # average SoftPFReq mshr miss latency
system.cpu09.dcache.SoftPFReq_avg_mshr_miss_latency::total        93250                       # average SoftPFReq mshr miss latency
system.cpu09.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu09.data         9000                       # average LoadLockedReq mshr miss latency
system.cpu09.dcache.LoadLockedReq_avg_mshr_miss_latency::total         9000                       # average LoadLockedReq mshr miss latency
system.cpu09.dcache.StoreCondReq_avg_mshr_miss_latency::cpu09.data         9000                       # average StoreCondReq mshr miss latency
system.cpu09.dcache.StoreCondReq_avg_mshr_miss_latency::total         9000                       # average StoreCondReq mshr miss latency
system.cpu09.dcache.demand_avg_mshr_miss_latency::cpu09.data 28900.527559                       # average overall mshr miss latency
system.cpu09.dcache.demand_avg_mshr_miss_latency::total 28900.527559                       # average overall mshr miss latency
system.cpu09.dcache.overall_avg_mshr_miss_latency::cpu09.data 29152.878431                       # average overall mshr miss latency
system.cpu09.dcache.overall_avg_mshr_miss_latency::total 29152.878431                       # average overall mshr miss latency
system.cpu09.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.icache.tags.replacements               0                       # number of replacements
system.cpu09.icache.tags.tagsinuse           9.469881                       # Cycle average of tags in use
system.cpu09.icache.tags.total_refs             20673                       # Total number of references to valid blocks.
system.cpu09.icache.tags.sampled_refs              51                       # Sample count of references to valid blocks.
system.cpu09.icache.tags.avg_refs          405.352941                       # Average number of references to valid blocks.
system.cpu09.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.icache.tags.occ_blocks::cpu09.inst     9.469881                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_percent::cpu09.inst     0.018496                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::total     0.018496                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_task_id_blocks::1024           51                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::1           44                       # Occupied blocks per task id
system.cpu09.icache.tags.occ_task_id_percent::1024     0.099609                       # Percentage of cache occupancy per task id
system.cpu09.icache.tags.tag_accesses           41517                       # Number of tag accesses
system.cpu09.icache.tags.data_accesses          41517                       # Number of data accesses
system.cpu09.icache.ReadReq_hits::cpu09.inst        20673                       # number of ReadReq hits
system.cpu09.icache.ReadReq_hits::total         20673                       # number of ReadReq hits
system.cpu09.icache.demand_hits::cpu09.inst        20673                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::total          20673                       # number of demand (read+write) hits
system.cpu09.icache.overall_hits::cpu09.inst        20673                       # number of overall hits
system.cpu09.icache.overall_hits::total         20673                       # number of overall hits
system.cpu09.icache.ReadReq_misses::cpu09.inst           60                       # number of ReadReq misses
system.cpu09.icache.ReadReq_misses::total           60                       # number of ReadReq misses
system.cpu09.icache.demand_misses::cpu09.inst           60                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::total           60                       # number of demand (read+write) misses
system.cpu09.icache.overall_misses::cpu09.inst           60                       # number of overall misses
system.cpu09.icache.overall_misses::total           60                       # number of overall misses
system.cpu09.icache.ReadReq_miss_latency::cpu09.inst      6113999                       # number of ReadReq miss cycles
system.cpu09.icache.ReadReq_miss_latency::total      6113999                       # number of ReadReq miss cycles
system.cpu09.icache.demand_miss_latency::cpu09.inst      6113999                       # number of demand (read+write) miss cycles
system.cpu09.icache.demand_miss_latency::total      6113999                       # number of demand (read+write) miss cycles
system.cpu09.icache.overall_miss_latency::cpu09.inst      6113999                       # number of overall miss cycles
system.cpu09.icache.overall_miss_latency::total      6113999                       # number of overall miss cycles
system.cpu09.icache.ReadReq_accesses::cpu09.inst        20733                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_accesses::total        20733                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.demand_accesses::cpu09.inst        20733                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::total        20733                       # number of demand (read+write) accesses
system.cpu09.icache.overall_accesses::cpu09.inst        20733                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::total        20733                       # number of overall (read+write) accesses
system.cpu09.icache.ReadReq_miss_rate::cpu09.inst     0.002894                       # miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_miss_rate::total     0.002894                       # miss rate for ReadReq accesses
system.cpu09.icache.demand_miss_rate::cpu09.inst     0.002894                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::total     0.002894                       # miss rate for demand accesses
system.cpu09.icache.overall_miss_rate::cpu09.inst     0.002894                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::total     0.002894                       # miss rate for overall accesses
system.cpu09.icache.ReadReq_avg_miss_latency::cpu09.inst 101899.983333                       # average ReadReq miss latency
system.cpu09.icache.ReadReq_avg_miss_latency::total 101899.983333                       # average ReadReq miss latency
system.cpu09.icache.demand_avg_miss_latency::cpu09.inst 101899.983333                       # average overall miss latency
system.cpu09.icache.demand_avg_miss_latency::total 101899.983333                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::cpu09.inst 101899.983333                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::total 101899.983333                       # average overall miss latency
system.cpu09.icache.blocked_cycles::no_mshrs         1765                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_mshrs              13                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.icache.avg_blocked_cycles::no_mshrs   135.769231                       # average number of cycles each access was blocked
system.cpu09.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.icache.fast_writes                     0                       # number of fast writes performed
system.cpu09.icache.cache_copies                    0                       # number of cache copies performed
system.cpu09.icache.ReadReq_mshr_hits::cpu09.inst            9                       # number of ReadReq MSHR hits
system.cpu09.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu09.icache.demand_mshr_hits::cpu09.inst            9                       # number of demand (read+write) MSHR hits
system.cpu09.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu09.icache.overall_mshr_hits::cpu09.inst            9                       # number of overall MSHR hits
system.cpu09.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu09.icache.ReadReq_mshr_misses::cpu09.inst           51                       # number of ReadReq MSHR misses
system.cpu09.icache.ReadReq_mshr_misses::total           51                       # number of ReadReq MSHR misses
system.cpu09.icache.demand_mshr_misses::cpu09.inst           51                       # number of demand (read+write) MSHR misses
system.cpu09.icache.demand_mshr_misses::total           51                       # number of demand (read+write) MSHR misses
system.cpu09.icache.overall_mshr_misses::cpu09.inst           51                       # number of overall MSHR misses
system.cpu09.icache.overall_mshr_misses::total           51                       # number of overall MSHR misses
system.cpu09.icache.ReadReq_mshr_miss_latency::cpu09.inst      5364499                       # number of ReadReq MSHR miss cycles
system.cpu09.icache.ReadReq_mshr_miss_latency::total      5364499                       # number of ReadReq MSHR miss cycles
system.cpu09.icache.demand_mshr_miss_latency::cpu09.inst      5364499                       # number of demand (read+write) MSHR miss cycles
system.cpu09.icache.demand_mshr_miss_latency::total      5364499                       # number of demand (read+write) MSHR miss cycles
system.cpu09.icache.overall_mshr_miss_latency::cpu09.inst      5364499                       # number of overall MSHR miss cycles
system.cpu09.icache.overall_mshr_miss_latency::total      5364499                       # number of overall MSHR miss cycles
system.cpu09.icache.ReadReq_mshr_miss_rate::cpu09.inst     0.002460                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_mshr_miss_rate::total     0.002460                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.demand_mshr_miss_rate::cpu09.inst     0.002460                       # mshr miss rate for demand accesses
system.cpu09.icache.demand_mshr_miss_rate::total     0.002460                       # mshr miss rate for demand accesses
system.cpu09.icache.overall_mshr_miss_rate::cpu09.inst     0.002460                       # mshr miss rate for overall accesses
system.cpu09.icache.overall_mshr_miss_rate::total     0.002460                       # mshr miss rate for overall accesses
system.cpu09.icache.ReadReq_avg_mshr_miss_latency::cpu09.inst 105186.254902                       # average ReadReq mshr miss latency
system.cpu09.icache.ReadReq_avg_mshr_miss_latency::total 105186.254902                       # average ReadReq mshr miss latency
system.cpu09.icache.demand_avg_mshr_miss_latency::cpu09.inst 105186.254902                       # average overall mshr miss latency
system.cpu09.icache.demand_avg_mshr_miss_latency::total 105186.254902                       # average overall mshr miss latency
system.cpu09.icache.overall_avg_mshr_miss_latency::cpu09.inst 105186.254902                       # average overall mshr miss latency
system.cpu09.icache.overall_avg_mshr_miss_latency::total 105186.254902                       # average overall mshr miss latency
system.cpu09.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.branchPred.lookups                  9233                       # Number of BP lookups
system.cpu10.branchPred.condPredicted            8798                       # Number of conditional branches predicted
system.cpu10.branchPred.condIncorrect             243                       # Number of conditional branches incorrect
system.cpu10.branchPred.BTBLookups               6228                       # Number of BTB lookups
system.cpu10.branchPred.BTBHits                  6141                       # Number of BTB hits
system.cpu10.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu10.branchPred.BTBHitPct           98.603083                       # BTB Hit Percentage
system.cpu10.branchPred.usedRAS                   180                       # Number of times the RAS was used to get a target.
system.cpu10.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu10.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu10.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu10.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu10.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu10.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu10.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu10.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu10.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu10.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu10.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu10.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu10.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu10.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu10.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu10.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu10.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu10.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu10.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu10.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu10.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu10.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu10.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.inst_hits                          0                       # ITB inst hits
system.cpu10.dtb.inst_misses                        0                       # ITB inst misses
system.cpu10.dtb.read_hits                          0                       # DTB read hits
system.cpu10.dtb.read_misses                        0                       # DTB read misses
system.cpu10.dtb.write_hits                         0                       # DTB write hits
system.cpu10.dtb.write_misses                       0                       # DTB write misses
system.cpu10.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu10.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu10.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu10.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu10.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu10.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu10.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu10.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu10.dtb.read_accesses                      0                       # DTB read accesses
system.cpu10.dtb.write_accesses                     0                       # DTB write accesses
system.cpu10.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu10.dtb.hits                               0                       # DTB hits
system.cpu10.dtb.misses                             0                       # DTB misses
system.cpu10.dtb.accesses                           0                       # DTB accesses
system.cpu10.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu10.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu10.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu10.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu10.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu10.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu10.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu10.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu10.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu10.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu10.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu10.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu10.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu10.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu10.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu10.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu10.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu10.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu10.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu10.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu10.itb.walker.walks                       0                       # Table walker walks requested
system.cpu10.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.inst_hits                          0                       # ITB inst hits
system.cpu10.itb.inst_misses                        0                       # ITB inst misses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu10.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu10.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu10.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu10.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu10.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu10.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu10.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu10.itb.hits                               0                       # DTB hits
system.cpu10.itb.misses                             0                       # DTB misses
system.cpu10.itb.accesses                           0                       # DTB accesses
system.cpu10.numCycles                          48549                       # number of cpu cycles simulated
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.fetch.icacheStallCycles             1570                       # Number of cycles fetch is stalled on an Icache miss
system.cpu10.fetch.Insts                        75264                       # Number of instructions fetch has processed
system.cpu10.fetch.Branches                      9233                       # Number of branches that fetch encountered
system.cpu10.fetch.predictedBranches             6321                       # Number of branches that fetch has predicted taken
system.cpu10.fetch.Cycles                       39697                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu10.fetch.SquashCycles                   540                       # Number of cycles fetch has spent squashing
system.cpu10.fetch.MiscStallCycles                 94                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu10.fetch.PendingTrapStallCycles          357                       # Number of stall cycles due to pending traps
system.cpu10.fetch.IcacheWaitRetryStallCycles           32                       # Number of stall cycles due to full MSHR
system.cpu10.fetch.CacheLines                   20259                       # Number of cache lines fetched
system.cpu10.fetch.IcacheSquashes                  28                       # Number of outstanding Icache misses that were squashed
system.cpu10.fetch.rateDist::samples            42020                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::mean            1.837435                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::stdev           1.161945                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::0                   5509     13.11%     13.11% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::1                  15809     37.62%     50.73% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::2                    706      1.68%     52.41% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::3                  19996     47.59%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::total              42020                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.branchRate                0.190179                       # Number of branch fetches per cycle
system.cpu10.fetch.rate                      1.550269                       # Number of inst fetches per cycle
system.cpu10.decode.IdleCycles                   2077                       # Number of cycles decode is idle
system.cpu10.decode.BlockedCycles                4870                       # Number of cycles decode is blocked
system.cpu10.decode.RunCycles                   34070                       # Number of cycles decode is running
system.cpu10.decode.UnblockCycles                 759                       # Number of cycles decode is unblocking
system.cpu10.decode.SquashCycles                  244                       # Number of cycles decode is squashing
system.cpu10.decode.BranchResolved                168                       # Number of times decode resolved a branch
system.cpu10.decode.BranchMispred                  26                       # Number of times decode detected a branch misprediction
system.cpu10.decode.DecodedInsts                74157                       # Number of instructions handled by decode
system.cpu10.decode.SquashedInsts                 970                       # Number of squashed instructions handled by decode
system.cpu10.rename.SquashCycles                  244                       # Number of cycles rename is squashing
system.cpu10.rename.IdleCycles                   3118                       # Number of cycles rename is idle
system.cpu10.rename.BlockCycles                  2695                       # Number of cycles rename is blocking
system.cpu10.rename.serializeStallCycles         1307                       # count of cycles rename stalled for serializing inst
system.cpu10.rename.RunCycles                   33669                       # Number of cycles rename is running
system.cpu10.rename.UnblockCycles                 987                       # Number of cycles rename is unblocking
system.cpu10.rename.RenamedInsts                73135                       # Number of instructions processed by rename
system.cpu10.rename.SquashedInsts                 330                       # Number of squashed instructions processed by rename
system.cpu10.rename.ROBFullEvents                 636                       # Number of times rename has blocked due to ROB full
system.cpu10.rename.SQFullEvents                   48                       # Number of times rename has blocked due to SQ full
system.cpu10.rename.RenamedOperands            106263                       # Number of destination operands rename has renamed
system.cpu10.rename.RenameLookups              358741                       # Number of register rename lookups that rename has made
system.cpu10.rename.int_rename_lookups         113813                       # Number of integer rename lookups
system.cpu10.rename.CommittedMaps              103986                       # Number of HB maps that are committed
system.cpu10.rename.UndoneMaps                   2243                       # Number of HB maps that are undone due to squashing
system.cpu10.rename.serializingInsts               27                       # count of serializing insts renamed
system.cpu10.rename.tempSerializingInsts           27                       # count of temporary serializing insts renamed
system.cpu10.rename.skidInsts                    1746                       # count of insts added to the skid buffer
system.cpu10.memDep0.insertedLoads              16791                       # Number of loads inserted to the mem dependence unit.
system.cpu10.memDep0.insertedStores               932                       # Number of stores inserted to the mem dependence unit.
system.cpu10.memDep0.conflictingLoads             159                       # Number of conflicting loads.
system.cpu10.memDep0.conflictingStores            120                       # Number of conflicting stores.
system.cpu10.iq.iqInstsAdded                    72780                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu10.iq.iqNonSpecInstsAdded                57                       # Number of non-speculative instructions added to the IQ
system.cpu10.iq.iqInstsIssued                   72340                       # Number of instructions issued
system.cpu10.iq.iqSquashedInstsIssued              99                       # Number of squashed instructions issued
system.cpu10.iq.iqSquashedInstsExamined          1746                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu10.iq.iqSquashedOperandsExamined         4956                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu10.iq.issued_per_cycle::samples        42020                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::mean       1.721561                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::stdev      1.188731                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::0              9650     22.97%     22.97% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::1              7845     18.67%     41.63% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::2              9450     22.49%     64.12% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::3             14707     35.00%     99.12% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::4               366      0.87%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::5                 2      0.00%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::6                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::7                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::8                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::total         42020                       # Number of insts issued each cycle
system.cpu10.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntAlu                  3413     30.67%     30.67% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntMult                  162      1.46%     32.12% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntDiv                     0      0.00%     32.12% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatAdd                   0      0.00%     32.12% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatCmp                   0      0.00%     32.12% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatCvt                   0      0.00%     32.12% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatMult                  0      0.00%     32.12% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatDiv                   0      0.00%     32.12% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatSqrt                  0      0.00%     32.12% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAdd                    0      0.00%     32.12% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAddAcc                 0      0.00%     32.12% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAlu                    0      0.00%     32.12% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdCmp                    0      0.00%     32.12% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdCvt                    0      0.00%     32.12% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMisc                   0      0.00%     32.12% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMult                   0      0.00%     32.12% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMultAcc                0      0.00%     32.12% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShift                  0      0.00%     32.12% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShiftAcc               0      0.00%     32.12% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdSqrt                   0      0.00%     32.12% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatAdd               0      0.00%     32.12% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatAlu               0      0.00%     32.12% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatCmp               0      0.00%     32.12% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatCvt               0      0.00%     32.12% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatDiv               0      0.00%     32.12% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMisc              0      0.00%     32.12% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMult              0      0.00%     32.12% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMultAcc            0      0.00%     32.12% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatSqrt              0      0.00%     32.12% # attempts to use FU when none available
system.cpu10.iq.fu_full::MemRead                 6946     62.41%     94.54% # attempts to use FU when none available
system.cpu10.iq.fu_full::MemWrite                 608      5.46%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu10.iq.FU_type_0::IntAlu               45175     62.45%     62.45% # Type of FU issued
system.cpu10.iq.FU_type_0::IntMult               9603     13.27%     75.72% # Type of FU issued
system.cpu10.iq.FU_type_0::IntDiv                   0      0.00%     75.72% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatAdd                 0      0.00%     75.72% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatCmp                 0      0.00%     75.72% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatCvt                 0      0.00%     75.72% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatMult                0      0.00%     75.72% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatDiv                 0      0.00%     75.72% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatSqrt                0      0.00%     75.72% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAdd                  0      0.00%     75.72% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAddAcc               0      0.00%     75.72% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAlu                  0      0.00%     75.72% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdCmp                  0      0.00%     75.72% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdCvt                  0      0.00%     75.72% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMisc                 0      0.00%     75.72% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMult                 0      0.00%     75.72% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMultAcc              0      0.00%     75.72% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShift                0      0.00%     75.72% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShiftAcc             0      0.00%     75.72% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdSqrt                 0      0.00%     75.72% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatAdd             0      0.00%     75.72% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatAlu             0      0.00%     75.72% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatCmp             0      0.00%     75.72% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatCvt             0      0.00%     75.72% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatDiv             0      0.00%     75.72% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMisc            0      0.00%     75.72% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMult            0      0.00%     75.72% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.72% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatSqrt            0      0.00%     75.72% # Type of FU issued
system.cpu10.iq.FU_type_0::MemRead              16712     23.10%     98.82% # Type of FU issued
system.cpu10.iq.FU_type_0::MemWrite               850      1.18%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::total                72340                       # Type of FU issued
system.cpu10.iq.rate                         1.490041                       # Inst issue rate
system.cpu10.iq.fu_busy_cnt                     11129                       # FU busy when requested
system.cpu10.iq.fu_busy_rate                 0.153843                       # FU busy rate (busy events/executed inst)
system.cpu10.iq.int_inst_queue_reads           197925                       # Number of integer instruction queue reads
system.cpu10.iq.int_inst_queue_writes           74585                       # Number of integer instruction queue writes
system.cpu10.iq.int_inst_queue_wakeup_accesses        71633                       # Number of integer instruction queue wakeup accesses
system.cpu10.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu10.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu10.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu10.iq.int_alu_accesses                83469                       # Number of integer alu accesses
system.cpu10.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu10.iew.lsq.thread0.forwLoads              3                       # Number of loads that had data forwarded from stores
system.cpu10.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu10.iew.lsq.thread0.squashedLoads          619                       # Number of loads squashed
system.cpu10.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu10.iew.lsq.thread0.memOrderViolation            2                       # Number of memory ordering violations
system.cpu10.iew.lsq.thread0.squashedStores          173                       # Number of stores squashed
system.cpu10.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu10.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu10.iew.lsq.thread0.rescheduledLoads           23                       # Number of loads that were rescheduled
system.cpu10.iew.lsq.thread0.cacheBlocked            2                       # Number of times an access to memory failed due to the cache being blocked
system.cpu10.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu10.iew.iewSquashCycles                  244                       # Number of cycles IEW is squashing
system.cpu10.iew.iewBlockCycles                    37                       # Number of cycles IEW is blocking
system.cpu10.iew.iewUnblockCycles                   2                       # Number of cycles IEW is unblocking
system.cpu10.iew.iewDispatchedInsts             72839                       # Number of instructions dispatched to IQ
system.cpu10.iew.iewDispSquashedInsts               0                       # Number of squashed instructions skipped by dispatch
system.cpu10.iew.iewDispLoadInsts               16791                       # Number of dispatched load instructions
system.cpu10.iew.iewDispStoreInsts                932                       # Number of dispatched store instructions
system.cpu10.iew.iewDispNonSpecInsts               27                       # Number of dispatched non-speculative instructions
system.cpu10.iew.iewIQFullEvents                    1                       # Number of times the IQ has become full, causing a stall
system.cpu10.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu10.iew.memOrderViolationEvents            2                       # Number of memory order violations
system.cpu10.iew.predictedTakenIncorrect          106                       # Number of branches that were predicted taken incorrectly
system.cpu10.iew.predictedNotTakenIncorrect          112                       # Number of branches that were predicted not taken incorrectly
system.cpu10.iew.branchMispredicts                218                       # Number of branch mispredicts detected at execute
system.cpu10.iew.iewExecutedInsts               71875                       # Number of executed instructions
system.cpu10.iew.iewExecLoadInsts               16457                       # Number of load instructions executed
system.cpu10.iew.iewExecSquashedInsts             462                       # Number of squashed instructions skipped in execute
system.cpu10.iew.exec_swp                           0                       # number of swp insts executed
system.cpu10.iew.exec_nop                           2                       # number of nop insts executed
system.cpu10.iew.exec_refs                      17282                       # number of memory reference insts executed
system.cpu10.iew.exec_branches                   8537                       # Number of branches executed
system.cpu10.iew.exec_stores                      825                       # Number of stores executed
system.cpu10.iew.exec_rate                   1.480463                       # Inst execution rate
system.cpu10.iew.wb_sent                        71666                       # cumulative count of insts sent to commit
system.cpu10.iew.wb_count                       71633                       # cumulative count of insts written-back
system.cpu10.iew.wb_producers                   51446                       # num instructions producing a value
system.cpu10.iew.wb_consumers                   72942                       # num instructions consuming a value
system.cpu10.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu10.iew.wb_rate                     1.475478                       # insts written-back per cycle
system.cpu10.iew.wb_fanout                   0.705300                       # average fanout of values written-back
system.cpu10.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu10.commit.commitSquashedInsts          1257                       # The number of squashed insts skipped by commit
system.cpu10.commit.commitNonSpecStalls            57                       # The number of times commit has been forced to stall to communicate backwards
system.cpu10.commit.branchMispredicts             217                       # The number of times a branch was mispredicted
system.cpu10.commit.committed_per_cycle::samples        41740                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::mean     1.702899                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::stdev     2.256374                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::0        14517     34.78%     34.78% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::1        14511     34.77%     69.54% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::2         3521      8.44%     77.98% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::3         2828      6.78%     84.76% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::4          374      0.90%     85.65% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::5         2518      6.03%     91.68% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::6          299      0.72%     92.40% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::7          214      0.51%     92.91% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::8         2958      7.09%    100.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::total        41740                       # Number of insts commited each cycle
system.cpu10.commit.committedInsts              70210                       # Number of instructions committed
system.cpu10.commit.committedOps                71079                       # Number of ops (including micro ops) committed
system.cpu10.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu10.commit.refs                        16929                       # Number of memory references committed
system.cpu10.commit.loads                       16170                       # Number of loads committed
system.cpu10.commit.membars                        30                       # Number of memory barriers committed
system.cpu10.commit.branches                     8495                       # Number of branches committed
system.cpu10.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu10.commit.int_insts                   62724                       # Number of committed integer instructions.
system.cpu10.commit.function_calls                 85                       # Number of function calls committed.
system.cpu10.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu10.commit.op_class_0::IntAlu          44547     62.67%     62.67% # Class of committed instruction
system.cpu10.commit.op_class_0::IntMult          9603     13.51%     76.18% # Class of committed instruction
system.cpu10.commit.op_class_0::IntDiv              0      0.00%     76.18% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatAdd            0      0.00%     76.18% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatCmp            0      0.00%     76.18% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatCvt            0      0.00%     76.18% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatMult            0      0.00%     76.18% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatDiv            0      0.00%     76.18% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatSqrt            0      0.00%     76.18% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAdd             0      0.00%     76.18% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAddAcc            0      0.00%     76.18% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAlu             0      0.00%     76.18% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdCmp             0      0.00%     76.18% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdCvt             0      0.00%     76.18% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMisc            0      0.00%     76.18% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMult            0      0.00%     76.18% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMultAcc            0      0.00%     76.18% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShift            0      0.00%     76.18% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShiftAcc            0      0.00%     76.18% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdSqrt            0      0.00%     76.18% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatAdd            0      0.00%     76.18% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatAlu            0      0.00%     76.18% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatCmp            0      0.00%     76.18% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatCvt            0      0.00%     76.18% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatDiv            0      0.00%     76.18% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMisc            0      0.00%     76.18% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMult            0      0.00%     76.18% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.18% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.18% # Class of committed instruction
system.cpu10.commit.op_class_0::MemRead         16170     22.75%     98.93% # Class of committed instruction
system.cpu10.commit.op_class_0::MemWrite          759      1.07%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::total           71079                       # Class of committed instruction
system.cpu10.commit.bw_lim_events                2958                       # number cycles where commit BW limit reached
system.cpu10.rob.rob_reads                     110793                       # The number of ROB reads
system.cpu10.rob.rob_writes                    144963                       # The number of ROB writes
system.cpu10.timesIdled                            48                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu10.idleCycles                          6529                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu10.quiesceCycles                     165317                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu10.committedInsts                     70210                       # Number of Instructions Simulated
system.cpu10.committedOps                       71079                       # Number of Ops (including micro ops) Simulated
system.cpu10.cpi                             0.691483                       # CPI: Cycles Per Instruction
system.cpu10.cpi_total                       0.691483                       # CPI: Total CPI of All Threads
system.cpu10.ipc                             1.446168                       # IPC: Instructions Per Cycle
system.cpu10.ipc_total                       1.446168                       # IPC: Total IPC of All Threads
system.cpu10.int_regfile_reads                 111861                       # number of integer regfile reads
system.cpu10.int_regfile_writes                 55115                       # number of integer regfile writes
system.cpu10.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu10.cc_regfile_reads                  264366                       # number of cc regfile reads
system.cpu10.cc_regfile_writes                  49511                       # number of cc regfile writes
system.cpu10.misc_regfile_reads                 18539                       # number of misc regfile reads
system.cpu10.misc_regfile_writes                   10                       # number of misc regfile writes
system.cpu10.dcache.tags.replacements               0                       # number of replacements
system.cpu10.dcache.tags.tagsinuse          40.054925                       # Cycle average of tags in use
system.cpu10.dcache.tags.total_refs             16642                       # Total number of references to valid blocks.
system.cpu10.dcache.tags.sampled_refs             251                       # Sample count of references to valid blocks.
system.cpu10.dcache.tags.avg_refs           66.302789                       # Average number of references to valid blocks.
system.cpu10.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.tags.occ_blocks::cpu10.data    40.054925                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_percent::cpu10.data     0.039116                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::total     0.039116                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_task_id_blocks::1024          251                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::1          245                       # Occupied blocks per task id
system.cpu10.dcache.tags.occ_task_id_percent::1024     0.245117                       # Percentage of cache occupancy per task id
system.cpu10.dcache.tags.tag_accesses           34627                       # Number of tag accesses
system.cpu10.dcache.tags.data_accesses          34627                       # Number of data accesses
system.cpu10.dcache.ReadReq_hits::cpu10.data        15927                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total         15927                       # number of ReadReq hits
system.cpu10.dcache.WriteReq_hits::cpu10.data          711                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total          711                       # number of WriteReq hits
system.cpu10.dcache.demand_hits::cpu10.data        16638                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total          16638                       # number of demand (read+write) hits
system.cpu10.dcache.overall_hits::cpu10.data        16638                       # number of overall hits
system.cpu10.dcache.overall_hits::total         16638                       # number of overall hits
system.cpu10.dcache.ReadReq_misses::cpu10.data          498                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total          498                       # number of ReadReq misses
system.cpu10.dcache.WriteReq_misses::cpu10.data           43                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::total           43                       # number of WriteReq misses
system.cpu10.dcache.SoftPFReq_misses::cpu10.data            2                       # number of SoftPFReq misses
system.cpu10.dcache.SoftPFReq_misses::total            2                       # number of SoftPFReq misses
system.cpu10.dcache.LoadLockedReq_misses::cpu10.data            2                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu10.dcache.StoreCondReq_misses::cpu10.data            2                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu10.dcache.demand_misses::cpu10.data          541                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total          541                       # number of demand (read+write) misses
system.cpu10.dcache.overall_misses::cpu10.data          543                       # number of overall misses
system.cpu10.dcache.overall_misses::total          543                       # number of overall misses
system.cpu10.dcache.ReadReq_miss_latency::cpu10.data     14127580                       # number of ReadReq miss cycles
system.cpu10.dcache.ReadReq_miss_latency::total     14127580                       # number of ReadReq miss cycles
system.cpu10.dcache.WriteReq_miss_latency::cpu10.data      4009734                       # number of WriteReq miss cycles
system.cpu10.dcache.WriteReq_miss_latency::total      4009734                       # number of WriteReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_latency::cpu10.data        24000                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_latency::total        24000                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_latency::cpu10.data        24000                       # number of StoreCondReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_latency::total        24000                       # number of StoreCondReq miss cycles
system.cpu10.dcache.demand_miss_latency::cpu10.data     18137314                       # number of demand (read+write) miss cycles
system.cpu10.dcache.demand_miss_latency::total     18137314                       # number of demand (read+write) miss cycles
system.cpu10.dcache.overall_miss_latency::cpu10.data     18137314                       # number of overall miss cycles
system.cpu10.dcache.overall_miss_latency::total     18137314                       # number of overall miss cycles
system.cpu10.dcache.ReadReq_accesses::cpu10.data        16425                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total        16425                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::cpu10.data          754                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total          754                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.SoftPFReq_accesses::cpu10.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu10.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::cpu10.data            2                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total            2                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::cpu10.data            2                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total            2                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.demand_accesses::cpu10.data        17179                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total        17179                       # number of demand (read+write) accesses
system.cpu10.dcache.overall_accesses::cpu10.data        17181                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total        17181                       # number of overall (read+write) accesses
system.cpu10.dcache.ReadReq_miss_rate::cpu10.data     0.030320                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_miss_rate::total     0.030320                       # miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_miss_rate::cpu10.data     0.057029                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_miss_rate::total     0.057029                       # miss rate for WriteReq accesses
system.cpu10.dcache.SoftPFReq_miss_rate::cpu10.data            1                       # miss rate for SoftPFReq accesses
system.cpu10.dcache.SoftPFReq_miss_rate::total            1                       # miss rate for SoftPFReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::cpu10.data            1                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::cpu10.data            1                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_miss_rate::cpu10.data     0.031492                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     0.031492                       # miss rate for demand accesses
system.cpu10.dcache.overall_miss_rate::cpu10.data     0.031605                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     0.031605                       # miss rate for overall accesses
system.cpu10.dcache.ReadReq_avg_miss_latency::cpu10.data 28368.634538                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_avg_miss_latency::total 28368.634538                       # average ReadReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::cpu10.data 93249.627907                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::total 93249.627907                       # average WriteReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::cpu10.data        12000                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::total        12000                       # average LoadLockedReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::cpu10.data        12000                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::total        12000                       # average StoreCondReq miss latency
system.cpu10.dcache.demand_avg_miss_latency::cpu10.data 33525.534196                       # average overall miss latency
system.cpu10.dcache.demand_avg_miss_latency::total 33525.534196                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::cpu10.data 33402.051565                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::total 33402.051565                       # average overall miss latency
system.cpu10.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets          166                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets          166                       # average number of cycles each access was blocked
system.cpu10.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu10.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu10.dcache.ReadReq_mshr_hits::cpu10.data          261                       # number of ReadReq MSHR hits
system.cpu10.dcache.ReadReq_mshr_hits::total          261                       # number of ReadReq MSHR hits
system.cpu10.dcache.WriteReq_mshr_hits::cpu10.data           25                       # number of WriteReq MSHR hits
system.cpu10.dcache.WriteReq_mshr_hits::total           25                       # number of WriteReq MSHR hits
system.cpu10.dcache.demand_mshr_hits::cpu10.data          286                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.demand_mshr_hits::total          286                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.overall_mshr_hits::cpu10.data          286                       # number of overall MSHR hits
system.cpu10.dcache.overall_mshr_hits::total          286                       # number of overall MSHR hits
system.cpu10.dcache.ReadReq_mshr_misses::cpu10.data          237                       # number of ReadReq MSHR misses
system.cpu10.dcache.ReadReq_mshr_misses::total          237                       # number of ReadReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_misses::cpu10.data           18                       # number of WriteReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_misses::total           18                       # number of WriteReq MSHR misses
system.cpu10.dcache.SoftPFReq_mshr_misses::cpu10.data            1                       # number of SoftPFReq MSHR misses
system.cpu10.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu10.dcache.LoadLockedReq_mshr_misses::cpu10.data            2                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.StoreCondReq_mshr_misses::cpu10.data            2                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.StoreCondReq_mshr_misses::total            2                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.demand_mshr_misses::cpu10.data          255                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.demand_mshr_misses::total          255                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.overall_mshr_misses::cpu10.data          256                       # number of overall MSHR misses
system.cpu10.dcache.overall_mshr_misses::total          256                       # number of overall MSHR misses
system.cpu10.dcache.ReadReq_mshr_miss_latency::cpu10.data      5385952                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_latency::total      5385952                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_latency::cpu10.data      1298508                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_latency::total      1298508                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.SoftPFReq_mshr_miss_latency::cpu10.data        79000                       # number of SoftPFReq MSHR miss cycles
system.cpu10.dcache.SoftPFReq_mshr_miss_latency::total        79000                       # number of SoftPFReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency::cpu10.data        18000                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency::total        18000                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_latency::cpu10.data        18000                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_latency::total        18000                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_latency::cpu10.data      6684460                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_latency::total      6684460                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_latency::cpu10.data      6763460                       # number of overall MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_latency::total      6763460                       # number of overall MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_rate::cpu10.data     0.014429                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_mshr_miss_rate::total     0.014429                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::cpu10.data     0.023873                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::total     0.023873                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.SoftPFReq_mshr_miss_rate::cpu10.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu10.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::cpu10.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::cpu10.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_mshr_miss_rate::cpu10.data     0.014844                       # mshr miss rate for demand accesses
system.cpu10.dcache.demand_mshr_miss_rate::total     0.014844                       # mshr miss rate for demand accesses
system.cpu10.dcache.overall_mshr_miss_rate::cpu10.data     0.014900                       # mshr miss rate for overall accesses
system.cpu10.dcache.overall_mshr_miss_rate::total     0.014900                       # mshr miss rate for overall accesses
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency::cpu10.data 22725.535865                       # average ReadReq mshr miss latency
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency::total 22725.535865                       # average ReadReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency::cpu10.data 72139.333333                       # average WriteReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency::total 72139.333333                       # average WriteReq mshr miss latency
system.cpu10.dcache.SoftPFReq_avg_mshr_miss_latency::cpu10.data        79000                       # average SoftPFReq mshr miss latency
system.cpu10.dcache.SoftPFReq_avg_mshr_miss_latency::total        79000                       # average SoftPFReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu10.data         9000                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency::total         9000                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency::cpu10.data         9000                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency::total         9000                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency::cpu10.data 26213.568627                       # average overall mshr miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency::total 26213.568627                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency::cpu10.data 26419.765625                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency::total 26419.765625                       # average overall mshr miss latency
system.cpu10.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.icache.tags.replacements               0                       # number of replacements
system.cpu10.icache.tags.tagsinuse           9.370686                       # Cycle average of tags in use
system.cpu10.icache.tags.total_refs             20199                       # Total number of references to valid blocks.
system.cpu10.icache.tags.sampled_refs              51                       # Sample count of references to valid blocks.
system.cpu10.icache.tags.avg_refs          396.058824                       # Average number of references to valid blocks.
system.cpu10.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.tags.occ_blocks::cpu10.inst     9.370686                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_percent::cpu10.inst     0.018302                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::total     0.018302                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_task_id_blocks::1024           51                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::1           44                       # Occupied blocks per task id
system.cpu10.icache.tags.occ_task_id_percent::1024     0.099609                       # Percentage of cache occupancy per task id
system.cpu10.icache.tags.tag_accesses           40567                       # Number of tag accesses
system.cpu10.icache.tags.data_accesses          40567                       # Number of data accesses
system.cpu10.icache.ReadReq_hits::cpu10.inst        20199                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total         20199                       # number of ReadReq hits
system.cpu10.icache.demand_hits::cpu10.inst        20199                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total          20199                       # number of demand (read+write) hits
system.cpu10.icache.overall_hits::cpu10.inst        20199                       # number of overall hits
system.cpu10.icache.overall_hits::total         20199                       # number of overall hits
system.cpu10.icache.ReadReq_misses::cpu10.inst           59                       # number of ReadReq misses
system.cpu10.icache.ReadReq_misses::total           59                       # number of ReadReq misses
system.cpu10.icache.demand_misses::cpu10.inst           59                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::total           59                       # number of demand (read+write) misses
system.cpu10.icache.overall_misses::cpu10.inst           59                       # number of overall misses
system.cpu10.icache.overall_misses::total           59                       # number of overall misses
system.cpu10.icache.ReadReq_miss_latency::cpu10.inst      5869750                       # number of ReadReq miss cycles
system.cpu10.icache.ReadReq_miss_latency::total      5869750                       # number of ReadReq miss cycles
system.cpu10.icache.demand_miss_latency::cpu10.inst      5869750                       # number of demand (read+write) miss cycles
system.cpu10.icache.demand_miss_latency::total      5869750                       # number of demand (read+write) miss cycles
system.cpu10.icache.overall_miss_latency::cpu10.inst      5869750                       # number of overall miss cycles
system.cpu10.icache.overall_miss_latency::total      5869750                       # number of overall miss cycles
system.cpu10.icache.ReadReq_accesses::cpu10.inst        20258                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total        20258                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.demand_accesses::cpu10.inst        20258                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total        20258                       # number of demand (read+write) accesses
system.cpu10.icache.overall_accesses::cpu10.inst        20258                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total        20258                       # number of overall (read+write) accesses
system.cpu10.icache.ReadReq_miss_rate::cpu10.inst     0.002912                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_miss_rate::total     0.002912                       # miss rate for ReadReq accesses
system.cpu10.icache.demand_miss_rate::cpu10.inst     0.002912                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::total     0.002912                       # miss rate for demand accesses
system.cpu10.icache.overall_miss_rate::cpu10.inst     0.002912                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::total     0.002912                       # miss rate for overall accesses
system.cpu10.icache.ReadReq_avg_miss_latency::cpu10.inst 99487.288136                       # average ReadReq miss latency
system.cpu10.icache.ReadReq_avg_miss_latency::total 99487.288136                       # average ReadReq miss latency
system.cpu10.icache.demand_avg_miss_latency::cpu10.inst 99487.288136                       # average overall miss latency
system.cpu10.icache.demand_avg_miss_latency::total 99487.288136                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::cpu10.inst 99487.288136                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::total 99487.288136                       # average overall miss latency
system.cpu10.icache.blocked_cycles::no_mshrs         1741                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_mshrs              12                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.avg_blocked_cycles::no_mshrs   145.083333                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.icache.fast_writes                     0                       # number of fast writes performed
system.cpu10.icache.cache_copies                    0                       # number of cache copies performed
system.cpu10.icache.ReadReq_mshr_hits::cpu10.inst            8                       # number of ReadReq MSHR hits
system.cpu10.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu10.icache.demand_mshr_hits::cpu10.inst            8                       # number of demand (read+write) MSHR hits
system.cpu10.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu10.icache.overall_mshr_hits::cpu10.inst            8                       # number of overall MSHR hits
system.cpu10.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu10.icache.ReadReq_mshr_misses::cpu10.inst           51                       # number of ReadReq MSHR misses
system.cpu10.icache.ReadReq_mshr_misses::total           51                       # number of ReadReq MSHR misses
system.cpu10.icache.demand_mshr_misses::cpu10.inst           51                       # number of demand (read+write) MSHR misses
system.cpu10.icache.demand_mshr_misses::total           51                       # number of demand (read+write) MSHR misses
system.cpu10.icache.overall_mshr_misses::cpu10.inst           51                       # number of overall MSHR misses
system.cpu10.icache.overall_mshr_misses::total           51                       # number of overall MSHR misses
system.cpu10.icache.ReadReq_mshr_miss_latency::cpu10.inst      5192500                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_latency::total      5192500                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_latency::cpu10.inst      5192500                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_latency::total      5192500                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_latency::cpu10.inst      5192500                       # number of overall MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_latency::total      5192500                       # number of overall MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_rate::cpu10.inst     0.002518                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_mshr_miss_rate::total     0.002518                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.demand_mshr_miss_rate::cpu10.inst     0.002518                       # mshr miss rate for demand accesses
system.cpu10.icache.demand_mshr_miss_rate::total     0.002518                       # mshr miss rate for demand accesses
system.cpu10.icache.overall_mshr_miss_rate::cpu10.inst     0.002518                       # mshr miss rate for overall accesses
system.cpu10.icache.overall_mshr_miss_rate::total     0.002518                       # mshr miss rate for overall accesses
system.cpu10.icache.ReadReq_avg_mshr_miss_latency::cpu10.inst 101813.725490                       # average ReadReq mshr miss latency
system.cpu10.icache.ReadReq_avg_mshr_miss_latency::total 101813.725490                       # average ReadReq mshr miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency::cpu10.inst 101813.725490                       # average overall mshr miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency::total 101813.725490                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency::cpu10.inst 101813.725490                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency::total 101813.725490                       # average overall mshr miss latency
system.cpu10.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.branchPred.lookups                  8908                       # Number of BP lookups
system.cpu11.branchPred.condPredicted            8495                       # Number of conditional branches predicted
system.cpu11.branchPred.condIncorrect             238                       # Number of conditional branches incorrect
system.cpu11.branchPred.BTBLookups               6072                       # Number of BTB lookups
system.cpu11.branchPred.BTBHits                  5989                       # Number of BTB hits
system.cpu11.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu11.branchPred.BTBHitPct           98.633070                       # BTB Hit Percentage
system.cpu11.branchPred.usedRAS                   169                       # Number of times the RAS was used to get a target.
system.cpu11.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu11.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu11.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu11.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu11.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu11.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu11.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu11.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu11.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu11.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu11.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu11.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu11.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu11.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu11.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu11.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu11.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu11.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu11.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu11.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu11.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu11.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu11.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.inst_hits                          0                       # ITB inst hits
system.cpu11.dtb.inst_misses                        0                       # ITB inst misses
system.cpu11.dtb.read_hits                          0                       # DTB read hits
system.cpu11.dtb.read_misses                        0                       # DTB read misses
system.cpu11.dtb.write_hits                         0                       # DTB write hits
system.cpu11.dtb.write_misses                       0                       # DTB write misses
system.cpu11.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu11.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu11.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu11.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu11.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu11.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu11.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu11.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu11.dtb.read_accesses                      0                       # DTB read accesses
system.cpu11.dtb.write_accesses                     0                       # DTB write accesses
system.cpu11.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu11.dtb.hits                               0                       # DTB hits
system.cpu11.dtb.misses                             0                       # DTB misses
system.cpu11.dtb.accesses                           0                       # DTB accesses
system.cpu11.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu11.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu11.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu11.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu11.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu11.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu11.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu11.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu11.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu11.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu11.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu11.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu11.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu11.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu11.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu11.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu11.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu11.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu11.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu11.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu11.itb.walker.walks                       0                       # Table walker walks requested
system.cpu11.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.inst_hits                          0                       # ITB inst hits
system.cpu11.itb.inst_misses                        0                       # ITB inst misses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu11.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu11.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu11.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu11.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu11.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu11.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu11.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu11.itb.hits                               0                       # DTB hits
system.cpu11.itb.misses                             0                       # DTB misses
system.cpu11.itb.accesses                           0                       # DTB accesses
system.cpu11.numCycles                          47871                       # number of cpu cycles simulated
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.fetch.icacheStallCycles             1550                       # Number of cycles fetch is stalled on an Icache miss
system.cpu11.fetch.Insts                        73930                       # Number of instructions fetch has processed
system.cpu11.fetch.Branches                      8908                       # Number of branches that fetch encountered
system.cpu11.fetch.predictedBranches             6158                       # Number of branches that fetch has predicted taken
system.cpu11.fetch.Cycles                       38852                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu11.fetch.SquashCycles                   528                       # Number of cycles fetch has spent squashing
system.cpu11.fetch.MiscStallCycles                 25                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu11.fetch.PendingTrapStallCycles          442                       # Number of stall cycles due to pending traps
system.cpu11.fetch.IcacheWaitRetryStallCycles           52                       # Number of stall cycles due to full MSHR
system.cpu11.fetch.CacheLines                   19909                       # Number of cache lines fetched
system.cpu11.fetch.IcacheSquashes                  29                       # Number of outstanding Icache misses that were squashed
system.cpu11.fetch.rateDist::samples            41185                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::mean            1.839383                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::stdev           1.161666                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::0                   5382     13.07%     13.07% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::1                  15481     37.59%     50.66% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::2                    692      1.68%     52.34% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::3                  19630     47.66%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::total              41185                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.branchRate                0.186083                       # Number of branch fetches per cycle
system.cpu11.fetch.rate                      1.544359                       # Number of inst fetches per cycle
system.cpu11.decode.IdleCycles                   1999                       # Number of cycles decode is idle
system.cpu11.decode.BlockedCycles                4781                       # Number of cycles decode is blocked
system.cpu11.decode.RunCycles                   33387                       # Number of cycles decode is running
system.cpu11.decode.UnblockCycles                 780                       # Number of cycles decode is unblocking
system.cpu11.decode.SquashCycles                  238                       # Number of cycles decode is squashing
system.cpu11.decode.BranchResolved                158                       # Number of times decode resolved a branch
system.cpu11.decode.BranchMispred                  26                       # Number of times decode detected a branch misprediction
system.cpu11.decode.DecodedInsts                72847                       # Number of instructions handled by decode
system.cpu11.decode.SquashedInsts                 974                       # Number of squashed instructions handled by decode
system.cpu11.rename.SquashCycles                  238                       # Number of cycles rename is squashing
system.cpu11.rename.IdleCycles                   3046                       # Number of cycles rename is idle
system.cpu11.rename.BlockCycles                  2540                       # Number of cycles rename is blocking
system.cpu11.rename.serializeStallCycles         1341                       # count of cycles rename stalled for serializing inst
system.cpu11.rename.RunCycles                   33008                       # Number of cycles rename is running
system.cpu11.rename.UnblockCycles                1012                       # Number of cycles rename is unblocking
system.cpu11.rename.RenamedInsts                71872                       # Number of instructions processed by rename
system.cpu11.rename.SquashedInsts                 320                       # Number of squashed instructions processed by rename
system.cpu11.rename.ROBFullEvents                 677                       # Number of times rename has blocked due to ROB full
system.cpu11.rename.SQFullEvents                   47                       # Number of times rename has blocked due to SQ full
system.cpu11.rename.RenamedOperands            103987                       # Number of destination operands rename has renamed
system.cpu11.rename.RenameLookups              352673                       # Number of register rename lookups that rename has made
system.cpu11.rename.int_rename_lookups         112156                       # Number of integer rename lookups
system.cpu11.rename.CommittedMaps              101784                       # Number of HB maps that are committed
system.cpu11.rename.UndoneMaps                   2192                       # Number of HB maps that are undone due to squashing
system.cpu11.rename.serializingInsts               26                       # count of serializing insts renamed
system.cpu11.rename.tempSerializingInsts           26                       # count of temporary serializing insts renamed
system.cpu11.rename.skidInsts                    1767                       # count of insts added to the skid buffer
system.cpu11.memDep0.insertedLoads              16599                       # Number of loads inserted to the mem dependence unit.
system.cpu11.memDep0.insertedStores               905                       # Number of stores inserted to the mem dependence unit.
system.cpu11.memDep0.conflictingLoads             150                       # Number of conflicting loads.
system.cpu11.memDep0.conflictingStores            115                       # Number of conflicting stores.
system.cpu11.iq.iqInstsAdded                    71493                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu11.iq.iqNonSpecInstsAdded                54                       # Number of non-speculative instructions added to the IQ
system.cpu11.iq.iqInstsIssued                   71053                       # Number of instructions issued
system.cpu11.iq.iqSquashedInstsIssued             104                       # Number of squashed instructions issued
system.cpu11.iq.iqSquashedInstsExamined          1697                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu11.iq.iqSquashedOperandsExamined         4921                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu11.iq.issued_per_cycle::samples        41185                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::mean       1.725215                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::stdev      1.190516                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::0              9424     22.88%     22.88% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::1              7745     18.81%     41.69% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::2              9122     22.15%     63.84% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::3             14512     35.24%     99.07% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::4               382      0.93%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::5                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::6                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::7                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::8                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::total         41185                       # Number of insts issued each cycle
system.cpu11.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntAlu                  3269     30.01%     30.01% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntMult                  161      1.48%     31.49% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntDiv                     0      0.00%     31.49% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatAdd                   0      0.00%     31.49% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatCmp                   0      0.00%     31.49% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatCvt                   0      0.00%     31.49% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatMult                  0      0.00%     31.49% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatDiv                   0      0.00%     31.49% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatSqrt                  0      0.00%     31.49% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAdd                    0      0.00%     31.49% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAddAcc                 0      0.00%     31.49% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAlu                    0      0.00%     31.49% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdCmp                    0      0.00%     31.49% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdCvt                    0      0.00%     31.49% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMisc                   0      0.00%     31.49% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMult                   0      0.00%     31.49% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMultAcc                0      0.00%     31.49% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShift                  0      0.00%     31.49% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShiftAcc               0      0.00%     31.49% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdSqrt                   0      0.00%     31.49% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatAdd               0      0.00%     31.49% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatAlu               0      0.00%     31.49% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatCmp               0      0.00%     31.49% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatCvt               0      0.00%     31.49% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatDiv               0      0.00%     31.49% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMisc              0      0.00%     31.49% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMult              0      0.00%     31.49% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMultAcc            0      0.00%     31.49% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatSqrt              0      0.00%     31.49% # attempts to use FU when none available
system.cpu11.iq.fu_full::MemRead                 6889     63.24%     94.73% # attempts to use FU when none available
system.cpu11.iq.fu_full::MemWrite                 574      5.27%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu11.iq.FU_type_0::IntAlu               44111     62.08%     62.08% # Type of FU issued
system.cpu11.iq.FU_type_0::IntMult               9603     13.52%     75.60% # Type of FU issued
system.cpu11.iq.FU_type_0::IntDiv                   0      0.00%     75.60% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatAdd                 0      0.00%     75.60% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatCmp                 0      0.00%     75.60% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatCvt                 0      0.00%     75.60% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatMult                0      0.00%     75.60% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatDiv                 0      0.00%     75.60% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatSqrt                0      0.00%     75.60% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAdd                  0      0.00%     75.60% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAddAcc               0      0.00%     75.60% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAlu                  0      0.00%     75.60% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdCmp                  0      0.00%     75.60% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdCvt                  0      0.00%     75.60% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMisc                 0      0.00%     75.60% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMult                 0      0.00%     75.60% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMultAcc              0      0.00%     75.60% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShift                0      0.00%     75.60% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShiftAcc             0      0.00%     75.60% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdSqrt                 0      0.00%     75.60% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatAdd             0      0.00%     75.60% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatAlu             0      0.00%     75.60% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatCmp             0      0.00%     75.60% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatCvt             0      0.00%     75.60% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatDiv             0      0.00%     75.60% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMisc            0      0.00%     75.60% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMult            0      0.00%     75.60% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.60% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatSqrt            0      0.00%     75.60% # Type of FU issued
system.cpu11.iq.FU_type_0::MemRead              16520     23.25%     98.85% # Type of FU issued
system.cpu11.iq.FU_type_0::MemWrite               819      1.15%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::total                71053                       # Type of FU issued
system.cpu11.iq.rate                         1.484260                       # Inst issue rate
system.cpu11.iq.fu_busy_cnt                     10893                       # FU busy when requested
system.cpu11.iq.fu_busy_rate                 0.153308                       # FU busy rate (busy events/executed inst)
system.cpu11.iq.int_inst_queue_reads           194285                       # Number of integer instruction queue reads
system.cpu11.iq.int_inst_queue_writes           73246                       # Number of integer instruction queue writes
system.cpu11.iq.int_inst_queue_wakeup_accesses        70363                       # Number of integer instruction queue wakeup accesses
system.cpu11.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu11.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu11.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu11.iq.int_alu_accesses                81946                       # Number of integer alu accesses
system.cpu11.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu11.iew.lsq.thread0.forwLoads              2                       # Number of loads that had data forwarded from stores
system.cpu11.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu11.iew.lsq.thread0.squashedLoads          602                       # Number of loads squashed
system.cpu11.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu11.iew.lsq.thread0.memOrderViolation            2                       # Number of memory ordering violations
system.cpu11.iew.lsq.thread0.squashedStores          169                       # Number of stores squashed
system.cpu11.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu11.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu11.iew.lsq.thread0.rescheduledLoads           24                       # Number of loads that were rescheduled
system.cpu11.iew.lsq.thread0.cacheBlocked            2                       # Number of times an access to memory failed due to the cache being blocked
system.cpu11.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu11.iew.iewSquashCycles                  238                       # Number of cycles IEW is squashing
system.cpu11.iew.iewBlockCycles                    37                       # Number of cycles IEW is blocking
system.cpu11.iew.iewUnblockCycles                   2                       # Number of cycles IEW is unblocking
system.cpu11.iew.iewDispatchedInsts             71549                       # Number of instructions dispatched to IQ
system.cpu11.iew.iewDispSquashedInsts               0                       # Number of squashed instructions skipped by dispatch
system.cpu11.iew.iewDispLoadInsts               16599                       # Number of dispatched load instructions
system.cpu11.iew.iewDispStoreInsts                905                       # Number of dispatched store instructions
system.cpu11.iew.iewDispNonSpecInsts               26                       # Number of dispatched non-speculative instructions
system.cpu11.iew.iewIQFullEvents                    2                       # Number of times the IQ has become full, causing a stall
system.cpu11.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu11.iew.memOrderViolationEvents            2                       # Number of memory order violations
system.cpu11.iew.predictedTakenIncorrect          105                       # Number of branches that were predicted taken incorrectly
system.cpu11.iew.predictedNotTakenIncorrect          108                       # Number of branches that were predicted not taken incorrectly
system.cpu11.iew.branchMispredicts                213                       # Number of branch mispredicts detected at execute
system.cpu11.iew.iewExecutedInsts               70601                       # Number of executed instructions
system.cpu11.iew.iewExecLoadInsts               16274                       # Number of load instructions executed
system.cpu11.iew.iewExecSquashedInsts             449                       # Number of squashed instructions skipped in execute
system.cpu11.iew.exec_swp                           0                       # number of swp insts executed
system.cpu11.iew.exec_nop                           2                       # number of nop insts executed
system.cpu11.iew.exec_refs                      17066                       # number of memory reference insts executed
system.cpu11.iew.exec_branches                   8236                       # Number of branches executed
system.cpu11.iew.exec_stores                      792                       # Number of stores executed
system.cpu11.iew.exec_rate                   1.474818                       # Inst execution rate
system.cpu11.iew.wb_sent                        70399                       # cumulative count of insts sent to commit
system.cpu11.iew.wb_count                       70363                       # cumulative count of insts written-back
system.cpu11.iew.wb_producers                   50510                       # num instructions producing a value
system.cpu11.iew.wb_consumers                   71380                       # num instructions consuming a value
system.cpu11.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu11.iew.wb_rate                     1.469846                       # insts written-back per cycle
system.cpu11.iew.wb_fanout                   0.707621                       # average fanout of values written-back
system.cpu11.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu11.commit.commitSquashedInsts          1212                       # The number of squashed insts skipped by commit
system.cpu11.commit.commitNonSpecStalls            54                       # The number of times commit has been forced to stall to communicate backwards
system.cpu11.commit.branchMispredicts             212                       # The number of times a branch was mispredicted
system.cpu11.commit.committed_per_cycle::samples        40911                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::mean     1.707218                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::stdev     2.264998                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::0        14293     34.94%     34.94% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::1        14085     34.43%     69.37% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::2         3494      8.54%     77.91% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::3         2811      6.87%     84.78% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::4          370      0.90%     85.68% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::5         2406      5.88%     91.56% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::6          289      0.71%     92.27% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::7          210      0.51%     92.78% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::8         2953      7.22%    100.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::total        40911                       # Number of insts commited each cycle
system.cpu11.commit.committedInsts              69016                       # Number of instructions committed
system.cpu11.commit.committedOps                69844                       # Number of ops (including micro ops) committed
system.cpu11.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu11.commit.refs                        16731                       # Number of memory references committed
system.cpu11.commit.loads                       15995                       # Number of loads committed
system.cpu11.commit.membars                        28                       # Number of memory barriers committed
system.cpu11.commit.branches                     8201                       # Number of branches committed
system.cpu11.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu11.commit.int_insts                   61776                       # Number of committed integer instructions.
system.cpu11.commit.function_calls                 81                       # Number of function calls committed.
system.cpu11.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu11.commit.op_class_0::IntAlu          43510     62.30%     62.30% # Class of committed instruction
system.cpu11.commit.op_class_0::IntMult          9603     13.75%     76.05% # Class of committed instruction
system.cpu11.commit.op_class_0::IntDiv              0      0.00%     76.05% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatAdd            0      0.00%     76.05% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatCmp            0      0.00%     76.05% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatCvt            0      0.00%     76.05% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatMult            0      0.00%     76.05% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatDiv            0      0.00%     76.05% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatSqrt            0      0.00%     76.05% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAdd             0      0.00%     76.05% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAddAcc            0      0.00%     76.05% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAlu             0      0.00%     76.05% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdCmp             0      0.00%     76.05% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdCvt             0      0.00%     76.05% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMisc            0      0.00%     76.05% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMult            0      0.00%     76.05% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMultAcc            0      0.00%     76.05% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShift            0      0.00%     76.05% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShiftAcc            0      0.00%     76.05% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdSqrt            0      0.00%     76.05% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatAdd            0      0.00%     76.05% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatAlu            0      0.00%     76.05% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatCmp            0      0.00%     76.05% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatCvt            0      0.00%     76.05% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatDiv            0      0.00%     76.05% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMisc            0      0.00%     76.05% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMult            0      0.00%     76.05% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.05% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.05% # Class of committed instruction
system.cpu11.commit.op_class_0::MemRead         15995     22.90%     98.95% # Class of committed instruction
system.cpu11.commit.op_class_0::MemWrite          736      1.05%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::total           69844                       # Class of committed instruction
system.cpu11.commit.bw_lim_events                2953                       # number cycles where commit BW limit reached
system.cpu11.rob.rob_reads                     108702                       # The number of ROB reads
system.cpu11.rob.rob_writes                    142391                       # The number of ROB writes
system.cpu11.timesIdled                            49                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu11.idleCycles                          6686                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu11.quiesceCycles                     165995                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu11.committedInsts                     69016                       # Number of Instructions Simulated
system.cpu11.committedOps                       69844                       # Number of Ops (including micro ops) Simulated
system.cpu11.cpi                             0.693622                       # CPI: Cycles Per Instruction
system.cpu11.cpi_total                       0.693622                       # CPI: Total CPI of All Threads
system.cpu11.ipc                             1.441708                       # IPC: Instructions Per Cycle
system.cpu11.ipc_total                       1.441708                       # IPC: Total IPC of All Threads
system.cpu11.int_regfile_reads                 110174                       # number of integer regfile reads
system.cpu11.int_regfile_writes                 54586                       # number of integer regfile writes
system.cpu11.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu11.cc_regfile_reads                  260016                       # number of cc regfile reads
system.cpu11.cc_regfile_writes                  47818                       # number of cc regfile writes
system.cpu11.misc_regfile_reads                 18317                       # number of misc regfile reads
system.cpu11.misc_regfile_writes                   10                       # number of misc regfile writes
system.cpu11.dcache.tags.replacements               0                       # number of replacements
system.cpu11.dcache.tags.tagsinuse          40.568204                       # Cycle average of tags in use
system.cpu11.dcache.tags.total_refs             16437                       # Total number of references to valid blocks.
system.cpu11.dcache.tags.sampled_refs             253                       # Sample count of references to valid blocks.
system.cpu11.dcache.tags.avg_refs           64.968379                       # Average number of references to valid blocks.
system.cpu11.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.tags.occ_blocks::cpu11.data    40.568204                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_percent::cpu11.data     0.039617                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::total     0.039617                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_task_id_blocks::1024          253                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::1          247                       # Occupied blocks per task id
system.cpu11.dcache.tags.occ_task_id_percent::1024     0.247070                       # Percentage of cache occupancy per task id
system.cpu11.dcache.tags.tag_accesses           34213                       # Number of tag accesses
system.cpu11.dcache.tags.data_accesses          34213                       # Number of data accesses
system.cpu11.dcache.ReadReq_hits::cpu11.data        15745                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total         15745                       # number of ReadReq hits
system.cpu11.dcache.WriteReq_hits::cpu11.data          688                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total          688                       # number of WriteReq hits
system.cpu11.dcache.demand_hits::cpu11.data        16433                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total          16433                       # number of demand (read+write) hits
system.cpu11.dcache.overall_hits::cpu11.data        16433                       # number of overall hits
system.cpu11.dcache.overall_hits::total         16433                       # number of overall hits
system.cpu11.dcache.ReadReq_misses::cpu11.data          496                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total          496                       # number of ReadReq misses
system.cpu11.dcache.WriteReq_misses::cpu11.data           43                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::total           43                       # number of WriteReq misses
system.cpu11.dcache.SoftPFReq_misses::cpu11.data            2                       # number of SoftPFReq misses
system.cpu11.dcache.SoftPFReq_misses::total            2                       # number of SoftPFReq misses
system.cpu11.dcache.LoadLockedReq_misses::cpu11.data            2                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu11.dcache.StoreCondReq_misses::cpu11.data            2                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu11.dcache.demand_misses::cpu11.data          539                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total          539                       # number of demand (read+write) misses
system.cpu11.dcache.overall_misses::cpu11.data          541                       # number of overall misses
system.cpu11.dcache.overall_misses::total          541                       # number of overall misses
system.cpu11.dcache.ReadReq_miss_latency::cpu11.data     14040790                       # number of ReadReq miss cycles
system.cpu11.dcache.ReadReq_miss_latency::total     14040790                       # number of ReadReq miss cycles
system.cpu11.dcache.WriteReq_miss_latency::cpu11.data      4483750                       # number of WriteReq miss cycles
system.cpu11.dcache.WriteReq_miss_latency::total      4483750                       # number of WriteReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_latency::cpu11.data        24000                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_latency::total        24000                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_latency::cpu11.data        25000                       # number of StoreCondReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_latency::total        25000                       # number of StoreCondReq miss cycles
system.cpu11.dcache.demand_miss_latency::cpu11.data     18524540                       # number of demand (read+write) miss cycles
system.cpu11.dcache.demand_miss_latency::total     18524540                       # number of demand (read+write) miss cycles
system.cpu11.dcache.overall_miss_latency::cpu11.data     18524540                       # number of overall miss cycles
system.cpu11.dcache.overall_miss_latency::total     18524540                       # number of overall miss cycles
system.cpu11.dcache.ReadReq_accesses::cpu11.data        16241                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total        16241                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::cpu11.data          731                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total          731                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.SoftPFReq_accesses::cpu11.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu11.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::cpu11.data            2                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total            2                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::cpu11.data            2                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total            2                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.demand_accesses::cpu11.data        16972                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total        16972                       # number of demand (read+write) accesses
system.cpu11.dcache.overall_accesses::cpu11.data        16974                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total        16974                       # number of overall (read+write) accesses
system.cpu11.dcache.ReadReq_miss_rate::cpu11.data     0.030540                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_miss_rate::total     0.030540                       # miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_miss_rate::cpu11.data     0.058824                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_miss_rate::total     0.058824                       # miss rate for WriteReq accesses
system.cpu11.dcache.SoftPFReq_miss_rate::cpu11.data            1                       # miss rate for SoftPFReq accesses
system.cpu11.dcache.SoftPFReq_miss_rate::total            1                       # miss rate for SoftPFReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::cpu11.data            1                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::cpu11.data            1                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_miss_rate::cpu11.data     0.031758                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     0.031758                       # miss rate for demand accesses
system.cpu11.dcache.overall_miss_rate::cpu11.data     0.031872                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     0.031872                       # miss rate for overall accesses
system.cpu11.dcache.ReadReq_avg_miss_latency::cpu11.data 28308.044355                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_avg_miss_latency::total 28308.044355                       # average ReadReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::cpu11.data 104273.255814                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::total 104273.255814                       # average WriteReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::cpu11.data        12000                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::total        12000                       # average LoadLockedReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::cpu11.data        12500                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::total        12500                       # average StoreCondReq miss latency
system.cpu11.dcache.demand_avg_miss_latency::cpu11.data 34368.348794                       # average overall miss latency
system.cpu11.dcache.demand_avg_miss_latency::total 34368.348794                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::cpu11.data 34241.293900                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::total 34241.293900                       # average overall miss latency
system.cpu11.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets          287                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets          287                       # average number of cycles each access was blocked
system.cpu11.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu11.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu11.dcache.ReadReq_mshr_hits::cpu11.data          259                       # number of ReadReq MSHR hits
system.cpu11.dcache.ReadReq_mshr_hits::total          259                       # number of ReadReq MSHR hits
system.cpu11.dcache.WriteReq_mshr_hits::cpu11.data           25                       # number of WriteReq MSHR hits
system.cpu11.dcache.WriteReq_mshr_hits::total           25                       # number of WriteReq MSHR hits
system.cpu11.dcache.demand_mshr_hits::cpu11.data          284                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.demand_mshr_hits::total          284                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.overall_mshr_hits::cpu11.data          284                       # number of overall MSHR hits
system.cpu11.dcache.overall_mshr_hits::total          284                       # number of overall MSHR hits
system.cpu11.dcache.ReadReq_mshr_misses::cpu11.data          237                       # number of ReadReq MSHR misses
system.cpu11.dcache.ReadReq_mshr_misses::total          237                       # number of ReadReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_misses::cpu11.data           18                       # number of WriteReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_misses::total           18                       # number of WriteReq MSHR misses
system.cpu11.dcache.SoftPFReq_mshr_misses::cpu11.data            1                       # number of SoftPFReq MSHR misses
system.cpu11.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu11.dcache.LoadLockedReq_mshr_misses::cpu11.data            2                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.StoreCondReq_mshr_misses::cpu11.data            2                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.StoreCondReq_mshr_misses::total            2                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.demand_mshr_misses::cpu11.data          255                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.demand_mshr_misses::total          255                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.overall_mshr_misses::cpu11.data          256                       # number of overall MSHR misses
system.cpu11.dcache.overall_mshr_misses::total          256                       # number of overall MSHR misses
system.cpu11.dcache.ReadReq_mshr_miss_latency::cpu11.data      5287981                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_latency::total      5287981                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_latency::cpu11.data      1439250                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_latency::total      1439250                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.SoftPFReq_mshr_miss_latency::cpu11.data       163750                       # number of SoftPFReq MSHR miss cycles
system.cpu11.dcache.SoftPFReq_mshr_miss_latency::total       163750                       # number of SoftPFReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency::cpu11.data        18000                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency::total        18000                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_latency::cpu11.data        19000                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_latency::total        19000                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_latency::cpu11.data      6727231                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_latency::total      6727231                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_latency::cpu11.data      6890981                       # number of overall MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_latency::total      6890981                       # number of overall MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_rate::cpu11.data     0.014593                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_mshr_miss_rate::total     0.014593                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::cpu11.data     0.024624                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::total     0.024624                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.SoftPFReq_mshr_miss_rate::cpu11.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu11.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::cpu11.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::cpu11.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_mshr_miss_rate::cpu11.data     0.015025                       # mshr miss rate for demand accesses
system.cpu11.dcache.demand_mshr_miss_rate::total     0.015025                       # mshr miss rate for demand accesses
system.cpu11.dcache.overall_mshr_miss_rate::cpu11.data     0.015082                       # mshr miss rate for overall accesses
system.cpu11.dcache.overall_mshr_miss_rate::total     0.015082                       # mshr miss rate for overall accesses
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency::cpu11.data 22312.156118                       # average ReadReq mshr miss latency
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency::total 22312.156118                       # average ReadReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency::cpu11.data 79958.333333                       # average WriteReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency::total 79958.333333                       # average WriteReq mshr miss latency
system.cpu11.dcache.SoftPFReq_avg_mshr_miss_latency::cpu11.data       163750                       # average SoftPFReq mshr miss latency
system.cpu11.dcache.SoftPFReq_avg_mshr_miss_latency::total       163750                       # average SoftPFReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu11.data         9000                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency::total         9000                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency::cpu11.data         9500                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency::total         9500                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency::cpu11.data 26381.298039                       # average overall mshr miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency::total 26381.298039                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency::cpu11.data 26917.894531                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency::total 26917.894531                       # average overall mshr miss latency
system.cpu11.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.icache.tags.replacements               0                       # number of replacements
system.cpu11.icache.tags.tagsinuse           8.974136                       # Cycle average of tags in use
system.cpu11.icache.tags.total_refs             19849                       # Total number of references to valid blocks.
system.cpu11.icache.tags.sampled_refs              51                       # Sample count of references to valid blocks.
system.cpu11.icache.tags.avg_refs          389.196078                       # Average number of references to valid blocks.
system.cpu11.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.tags.occ_blocks::cpu11.inst     8.974136                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_percent::cpu11.inst     0.017528                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::total     0.017528                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_task_id_blocks::1024           51                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::1           42                       # Occupied blocks per task id
system.cpu11.icache.tags.occ_task_id_percent::1024     0.099609                       # Percentage of cache occupancy per task id
system.cpu11.icache.tags.tag_accesses           39867                       # Number of tag accesses
system.cpu11.icache.tags.data_accesses          39867                       # Number of data accesses
system.cpu11.icache.ReadReq_hits::cpu11.inst        19849                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total         19849                       # number of ReadReq hits
system.cpu11.icache.demand_hits::cpu11.inst        19849                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total          19849                       # number of demand (read+write) hits
system.cpu11.icache.overall_hits::cpu11.inst        19849                       # number of overall hits
system.cpu11.icache.overall_hits::total         19849                       # number of overall hits
system.cpu11.icache.ReadReq_misses::cpu11.inst           59                       # number of ReadReq misses
system.cpu11.icache.ReadReq_misses::total           59                       # number of ReadReq misses
system.cpu11.icache.demand_misses::cpu11.inst           59                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::total           59                       # number of demand (read+write) misses
system.cpu11.icache.overall_misses::cpu11.inst           59                       # number of overall misses
system.cpu11.icache.overall_misses::total           59                       # number of overall misses
system.cpu11.icache.ReadReq_miss_latency::cpu11.inst      6008249                       # number of ReadReq miss cycles
system.cpu11.icache.ReadReq_miss_latency::total      6008249                       # number of ReadReq miss cycles
system.cpu11.icache.demand_miss_latency::cpu11.inst      6008249                       # number of demand (read+write) miss cycles
system.cpu11.icache.demand_miss_latency::total      6008249                       # number of demand (read+write) miss cycles
system.cpu11.icache.overall_miss_latency::cpu11.inst      6008249                       # number of overall miss cycles
system.cpu11.icache.overall_miss_latency::total      6008249                       # number of overall miss cycles
system.cpu11.icache.ReadReq_accesses::cpu11.inst        19908                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total        19908                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.demand_accesses::cpu11.inst        19908                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total        19908                       # number of demand (read+write) accesses
system.cpu11.icache.overall_accesses::cpu11.inst        19908                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total        19908                       # number of overall (read+write) accesses
system.cpu11.icache.ReadReq_miss_rate::cpu11.inst     0.002964                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_miss_rate::total     0.002964                       # miss rate for ReadReq accesses
system.cpu11.icache.demand_miss_rate::cpu11.inst     0.002964                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::total     0.002964                       # miss rate for demand accesses
system.cpu11.icache.overall_miss_rate::cpu11.inst     0.002964                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::total     0.002964                       # miss rate for overall accesses
system.cpu11.icache.ReadReq_avg_miss_latency::cpu11.inst 101834.728814                       # average ReadReq miss latency
system.cpu11.icache.ReadReq_avg_miss_latency::total 101834.728814                       # average ReadReq miss latency
system.cpu11.icache.demand_avg_miss_latency::cpu11.inst 101834.728814                       # average overall miss latency
system.cpu11.icache.demand_avg_miss_latency::total 101834.728814                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::cpu11.inst 101834.728814                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::total 101834.728814                       # average overall miss latency
system.cpu11.icache.blocked_cycles::no_mshrs         1842                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_mshrs              13                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.avg_blocked_cycles::no_mshrs   141.692308                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.icache.fast_writes                     0                       # number of fast writes performed
system.cpu11.icache.cache_copies                    0                       # number of cache copies performed
system.cpu11.icache.ReadReq_mshr_hits::cpu11.inst            8                       # number of ReadReq MSHR hits
system.cpu11.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu11.icache.demand_mshr_hits::cpu11.inst            8                       # number of demand (read+write) MSHR hits
system.cpu11.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu11.icache.overall_mshr_hits::cpu11.inst            8                       # number of overall MSHR hits
system.cpu11.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu11.icache.ReadReq_mshr_misses::cpu11.inst           51                       # number of ReadReq MSHR misses
system.cpu11.icache.ReadReq_mshr_misses::total           51                       # number of ReadReq MSHR misses
system.cpu11.icache.demand_mshr_misses::cpu11.inst           51                       # number of demand (read+write) MSHR misses
system.cpu11.icache.demand_mshr_misses::total           51                       # number of demand (read+write) MSHR misses
system.cpu11.icache.overall_mshr_misses::cpu11.inst           51                       # number of overall MSHR misses
system.cpu11.icache.overall_mshr_misses::total           51                       # number of overall MSHR misses
system.cpu11.icache.ReadReq_mshr_miss_latency::cpu11.inst      5226249                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_latency::total      5226249                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_latency::cpu11.inst      5226249                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_latency::total      5226249                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_latency::cpu11.inst      5226249                       # number of overall MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_latency::total      5226249                       # number of overall MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_rate::cpu11.inst     0.002562                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_mshr_miss_rate::total     0.002562                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.demand_mshr_miss_rate::cpu11.inst     0.002562                       # mshr miss rate for demand accesses
system.cpu11.icache.demand_mshr_miss_rate::total     0.002562                       # mshr miss rate for demand accesses
system.cpu11.icache.overall_mshr_miss_rate::cpu11.inst     0.002562                       # mshr miss rate for overall accesses
system.cpu11.icache.overall_mshr_miss_rate::total     0.002562                       # mshr miss rate for overall accesses
system.cpu11.icache.ReadReq_avg_mshr_miss_latency::cpu11.inst 102475.470588                       # average ReadReq mshr miss latency
system.cpu11.icache.ReadReq_avg_mshr_miss_latency::total 102475.470588                       # average ReadReq mshr miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency::cpu11.inst 102475.470588                       # average overall mshr miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency::total 102475.470588                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency::cpu11.inst 102475.470588                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency::total 102475.470588                       # average overall mshr miss latency
system.cpu11.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.branchPred.lookups                  8897                       # Number of BP lookups
system.cpu12.branchPred.condPredicted            8489                       # Number of conditional branches predicted
system.cpu12.branchPred.condIncorrect             239                       # Number of conditional branches incorrect
system.cpu12.branchPred.BTBLookups               6062                       # Number of BTB lookups
system.cpu12.branchPred.BTBHits                  5984                       # Number of BTB hits
system.cpu12.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu12.branchPred.BTBHitPct           98.713296                       # BTB Hit Percentage
system.cpu12.branchPred.usedRAS                   167                       # Number of times the RAS was used to get a target.
system.cpu12.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu12.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu12.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu12.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu12.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu12.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu12.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu12.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu12.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu12.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu12.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu12.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu12.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu12.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu12.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu12.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu12.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu12.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu12.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu12.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu12.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu12.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu12.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.inst_hits                          0                       # ITB inst hits
system.cpu12.dtb.inst_misses                        0                       # ITB inst misses
system.cpu12.dtb.read_hits                          0                       # DTB read hits
system.cpu12.dtb.read_misses                        0                       # DTB read misses
system.cpu12.dtb.write_hits                         0                       # DTB write hits
system.cpu12.dtb.write_misses                       0                       # DTB write misses
system.cpu12.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu12.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu12.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu12.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu12.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu12.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu12.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu12.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu12.dtb.read_accesses                      0                       # DTB read accesses
system.cpu12.dtb.write_accesses                     0                       # DTB write accesses
system.cpu12.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu12.dtb.hits                               0                       # DTB hits
system.cpu12.dtb.misses                             0                       # DTB misses
system.cpu12.dtb.accesses                           0                       # DTB accesses
system.cpu12.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu12.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu12.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu12.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu12.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu12.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu12.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu12.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu12.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu12.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu12.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu12.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu12.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu12.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu12.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu12.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu12.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu12.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu12.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu12.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu12.itb.walker.walks                       0                       # Table walker walks requested
system.cpu12.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.inst_hits                          0                       # ITB inst hits
system.cpu12.itb.inst_misses                        0                       # ITB inst misses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu12.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu12.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu12.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu12.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu12.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu12.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu12.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu12.itb.hits                               0                       # DTB hits
system.cpu12.itb.misses                             0                       # DTB misses
system.cpu12.itb.accesses                           0                       # DTB accesses
system.cpu12.numCycles                          47392                       # number of cpu cycles simulated
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.fetch.icacheStallCycles             1629                       # Number of cycles fetch is stalled on an Icache miss
system.cpu12.fetch.Insts                        73866                       # Number of instructions fetch has processed
system.cpu12.fetch.Branches                      8897                       # Number of branches that fetch encountered
system.cpu12.fetch.predictedBranches             6151                       # Number of branches that fetch has predicted taken
system.cpu12.fetch.Cycles                       38438                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu12.fetch.SquashCycles                   528                       # Number of cycles fetch has spent squashing
system.cpu12.fetch.MiscStallCycles                 14                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu12.fetch.PendingTrapStallCycles          361                       # Number of stall cycles due to pending traps
system.cpu12.fetch.IcacheWaitRetryStallCycles           51                       # Number of stall cycles due to full MSHR
system.cpu12.fetch.CacheLines                   19895                       # Number of cache lines fetched
system.cpu12.fetch.IcacheSquashes                  34                       # Number of outstanding Icache misses that were squashed
system.cpu12.fetch.rateDist::samples            40757                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::mean            1.856319                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::stdev           1.153183                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::0                   4989     12.24%     12.24% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::1                  15481     37.98%     50.22% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::2                    684      1.68%     51.90% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::3                  19603     48.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::total              40757                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.branchRate                0.187732                       # Number of branch fetches per cycle
system.cpu12.fetch.rate                      1.558617                       # Number of inst fetches per cycle
system.cpu12.decode.IdleCycles                   1982                       # Number of cycles decode is idle
system.cpu12.decode.BlockedCycles                4422                       # Number of cycles decode is blocked
system.cpu12.decode.RunCycles                   33356                       # Number of cycles decode is running
system.cpu12.decode.UnblockCycles                 759                       # Number of cycles decode is unblocking
system.cpu12.decode.SquashCycles                  238                       # Number of cycles decode is squashing
system.cpu12.decode.BranchResolved                156                       # Number of times decode resolved a branch
system.cpu12.decode.BranchMispred                  26                       # Number of times decode detected a branch misprediction
system.cpu12.decode.DecodedInsts                72760                       # Number of instructions handled by decode
system.cpu12.decode.SquashedInsts                 939                       # Number of squashed instructions handled by decode
system.cpu12.rename.SquashCycles                  238                       # Number of cycles rename is squashing
system.cpu12.rename.IdleCycles                   2985                       # Number of cycles rename is idle
system.cpu12.rename.BlockCycles                  2327                       # Number of cycles rename is blocking
system.cpu12.rename.serializeStallCycles         1274                       # count of cycles rename stalled for serializing inst
system.cpu12.rename.RunCycles                   32982                       # Number of cycles rename is running
system.cpu12.rename.UnblockCycles                 951                       # Number of cycles rename is unblocking
system.cpu12.rename.RenamedInsts                71790                       # Number of instructions processed by rename
system.cpu12.rename.SquashedInsts                 300                       # Number of squashed instructions processed by rename
system.cpu12.rename.ROBFullEvents                 611                       # Number of times rename has blocked due to ROB full
system.cpu12.rename.SQFullEvents                   48                       # Number of times rename has blocked due to SQ full
system.cpu12.rename.RenamedOperands            103910                       # Number of destination operands rename has renamed
system.cpu12.rename.RenameLookups              352273                       # Number of register rename lookups that rename has made
system.cpu12.rename.int_rename_lookups         112042                       # Number of integer rename lookups
system.cpu12.rename.CommittedMaps              101756                       # Number of HB maps that are committed
system.cpu12.rename.UndoneMaps                   2154                       # Number of HB maps that are undone due to squashing
system.cpu12.rename.serializingInsts               26                       # count of serializing insts renamed
system.cpu12.rename.tempSerializingInsts           26                       # count of temporary serializing insts renamed
system.cpu12.rename.skidInsts                    1712                       # count of insts added to the skid buffer
system.cpu12.memDep0.insertedLoads              16595                       # Number of loads inserted to the mem dependence unit.
system.cpu12.memDep0.insertedStores               891                       # Number of stores inserted to the mem dependence unit.
system.cpu12.memDep0.conflictingLoads             150                       # Number of conflicting loads.
system.cpu12.memDep0.conflictingStores            115                       # Number of conflicting stores.
system.cpu12.iq.iqInstsAdded                    71438                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu12.iq.iqNonSpecInstsAdded                54                       # Number of non-speculative instructions added to the IQ
system.cpu12.iq.iqInstsIssued                   71017                       # Number of instructions issued
system.cpu12.iq.iqSquashedInstsIssued             103                       # Number of squashed instructions issued
system.cpu12.iq.iqSquashedInstsExamined          1685                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu12.iq.iqSquashedOperandsExamined         4848                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu12.iq.issued_per_cycle::samples        40757                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::mean       1.742449                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::stdev      1.185920                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::0              9088     22.30%     22.30% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::1              7614     18.68%     40.98% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::2              9144     22.44%     63.41% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::3             14529     35.65%     99.06% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::4               382      0.94%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::5                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::6                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::7                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::8                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::total         40757                       # Number of insts issued each cycle
system.cpu12.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntAlu                  3281     30.06%     30.06% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntMult                  159      1.46%     31.52% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntDiv                     0      0.00%     31.52% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatAdd                   0      0.00%     31.52% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatCmp                   0      0.00%     31.52% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatCvt                   0      0.00%     31.52% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatMult                  0      0.00%     31.52% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatDiv                   0      0.00%     31.52% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatSqrt                  0      0.00%     31.52% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAdd                    0      0.00%     31.52% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAddAcc                 0      0.00%     31.52% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAlu                    0      0.00%     31.52% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdCmp                    0      0.00%     31.52% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdCvt                    0      0.00%     31.52% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMisc                   0      0.00%     31.52% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMult                   0      0.00%     31.52% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMultAcc                0      0.00%     31.52% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShift                  0      0.00%     31.52% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShiftAcc               0      0.00%     31.52% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdSqrt                   0      0.00%     31.52% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatAdd               0      0.00%     31.52% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatAlu               0      0.00%     31.52% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatCmp               0      0.00%     31.52% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatCvt               0      0.00%     31.52% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatDiv               0      0.00%     31.52% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMisc              0      0.00%     31.52% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMult              0      0.00%     31.52% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMultAcc            0      0.00%     31.52% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatSqrt              0      0.00%     31.52% # attempts to use FU when none available
system.cpu12.iq.fu_full::MemRead                 6911     63.32%     94.83% # attempts to use FU when none available
system.cpu12.iq.fu_full::MemWrite                 564      5.17%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu12.iq.FU_type_0::IntAlu               44091     62.09%     62.09% # Type of FU issued
system.cpu12.iq.FU_type_0::IntMult               9603     13.52%     75.61% # Type of FU issued
system.cpu12.iq.FU_type_0::IntDiv                   0      0.00%     75.61% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatAdd                 0      0.00%     75.61% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatCmp                 0      0.00%     75.61% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatCvt                 0      0.00%     75.61% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatMult                0      0.00%     75.61% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatDiv                 0      0.00%     75.61% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatSqrt                0      0.00%     75.61% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAdd                  0      0.00%     75.61% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAddAcc               0      0.00%     75.61% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAlu                  0      0.00%     75.61% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdCmp                  0      0.00%     75.61% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdCvt                  0      0.00%     75.61% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMisc                 0      0.00%     75.61% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMult                 0      0.00%     75.61% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMultAcc              0      0.00%     75.61% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShift                0      0.00%     75.61% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShiftAcc             0      0.00%     75.61% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdSqrt                 0      0.00%     75.61% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatAdd             0      0.00%     75.61% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatAlu             0      0.00%     75.61% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatCmp             0      0.00%     75.61% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatCvt             0      0.00%     75.61% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatDiv             0      0.00%     75.61% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMisc            0      0.00%     75.61% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMult            0      0.00%     75.61% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.61% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatSqrt            0      0.00%     75.61% # Type of FU issued
system.cpu12.iq.FU_type_0::MemRead              16516     23.26%     98.86% # Type of FU issued
system.cpu12.iq.FU_type_0::MemWrite               807      1.14%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::total                71017                       # Type of FU issued
system.cpu12.iq.rate                         1.498502                       # Inst issue rate
system.cpu12.iq.fu_busy_cnt                     10915                       # FU busy when requested
system.cpu12.iq.fu_busy_rate                 0.153696                       # FU busy rate (busy events/executed inst)
system.cpu12.iq.int_inst_queue_reads           193809                       # Number of integer instruction queue reads
system.cpu12.iq.int_inst_queue_writes           73179                       # Number of integer instruction queue writes
system.cpu12.iq.int_inst_queue_wakeup_accesses        70326                       # Number of integer instruction queue wakeup accesses
system.cpu12.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu12.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu12.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu12.iq.int_alu_accesses                81932                       # Number of integer alu accesses
system.cpu12.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu12.iew.lsq.thread0.forwLoads              3                       # Number of loads that had data forwarded from stores
system.cpu12.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu12.iew.lsq.thread0.squashedLoads          606                       # Number of loads squashed
system.cpu12.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu12.iew.lsq.thread0.memOrderViolation            2                       # Number of memory ordering violations
system.cpu12.iew.lsq.thread0.squashedStores          167                       # Number of stores squashed
system.cpu12.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu12.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu12.iew.lsq.thread0.rescheduledLoads           23                       # Number of loads that were rescheduled
system.cpu12.iew.lsq.thread0.cacheBlocked            2                       # Number of times an access to memory failed due to the cache being blocked
system.cpu12.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu12.iew.iewSquashCycles                  238                       # Number of cycles IEW is squashing
system.cpu12.iew.iewBlockCycles                    37                       # Number of cycles IEW is blocking
system.cpu12.iew.iewUnblockCycles                   2                       # Number of cycles IEW is unblocking
system.cpu12.iew.iewDispatchedInsts             71494                       # Number of instructions dispatched to IQ
system.cpu12.iew.iewDispSquashedInsts               0                       # Number of squashed instructions skipped by dispatch
system.cpu12.iew.iewDispLoadInsts               16595                       # Number of dispatched load instructions
system.cpu12.iew.iewDispStoreInsts                891                       # Number of dispatched store instructions
system.cpu12.iew.iewDispNonSpecInsts               26                       # Number of dispatched non-speculative instructions
system.cpu12.iew.iewIQFullEvents                    1                       # Number of times the IQ has become full, causing a stall
system.cpu12.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu12.iew.memOrderViolationEvents            2                       # Number of memory order violations
system.cpu12.iew.predictedTakenIncorrect          105                       # Number of branches that were predicted taken incorrectly
system.cpu12.iew.predictedNotTakenIncorrect          109                       # Number of branches that were predicted not taken incorrectly
system.cpu12.iew.branchMispredicts                214                       # Number of branch mispredicts detected at execute
system.cpu12.iew.iewExecutedInsts               70563                       # Number of executed instructions
system.cpu12.iew.iewExecLoadInsts               16268                       # Number of load instructions executed
system.cpu12.iew.iewExecSquashedInsts             454                       # Number of squashed instructions skipped in execute
system.cpu12.iew.exec_swp                           0                       # number of swp insts executed
system.cpu12.iew.exec_nop                           2                       # number of nop insts executed
system.cpu12.iew.exec_refs                      17048                       # number of memory reference insts executed
system.cpu12.iew.exec_branches                   8233                       # Number of branches executed
system.cpu12.iew.exec_stores                      780                       # Number of stores executed
system.cpu12.iew.exec_rate                   1.488922                       # Inst execution rate
system.cpu12.iew.wb_sent                        70361                       # cumulative count of insts sent to commit
system.cpu12.iew.wb_count                       70326                       # cumulative count of insts written-back
system.cpu12.iew.wb_producers                   50555                       # num instructions producing a value
system.cpu12.iew.wb_consumers                   71438                       # num instructions consuming a value
system.cpu12.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu12.iew.wb_rate                     1.483921                       # insts written-back per cycle
system.cpu12.iew.wb_fanout                   0.707677                       # average fanout of values written-back
system.cpu12.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu12.commit.commitSquashedInsts          1193                       # The number of squashed insts skipped by commit
system.cpu12.commit.commitNonSpecStalls            54                       # The number of times commit has been forced to stall to communicate backwards
system.cpu12.commit.branchMispredicts             213                       # The number of times a branch was mispredicted
system.cpu12.commit.committed_per_cycle::samples        40483                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::mean     1.724353                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::stdev     2.270954                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::0        13892     34.32%     34.32% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::1        14072     34.76%     69.08% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::2         3485      8.61%     77.68% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::3         2808      6.94%     84.62% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::4          370      0.91%     85.53% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::5         2398      5.92%     91.46% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::6          288      0.71%     92.17% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::7          217      0.54%     92.71% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::8         2953      7.29%    100.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::total        40483                       # Number of insts commited each cycle
system.cpu12.commit.committedInsts              68996                       # Number of instructions committed
system.cpu12.commit.committedOps                69807                       # Number of ops (including micro ops) committed
system.cpu12.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu12.commit.refs                        16713                       # Number of memory references committed
system.cpu12.commit.loads                       15989                       # Number of loads committed
system.cpu12.commit.membars                        28                       # Number of memory barriers committed
system.cpu12.commit.branches                     8198                       # Number of branches committed
system.cpu12.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu12.commit.int_insts                   61739                       # Number of committed integer instructions.
system.cpu12.commit.function_calls                 79                       # Number of function calls committed.
system.cpu12.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu12.commit.op_class_0::IntAlu          43491     62.30%     62.30% # Class of committed instruction
system.cpu12.commit.op_class_0::IntMult          9603     13.76%     76.06% # Class of committed instruction
system.cpu12.commit.op_class_0::IntDiv              0      0.00%     76.06% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatAdd            0      0.00%     76.06% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatCmp            0      0.00%     76.06% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatCvt            0      0.00%     76.06% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatMult            0      0.00%     76.06% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatDiv            0      0.00%     76.06% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatSqrt            0      0.00%     76.06% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAdd             0      0.00%     76.06% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAddAcc            0      0.00%     76.06% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAlu             0      0.00%     76.06% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdCmp             0      0.00%     76.06% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdCvt             0      0.00%     76.06% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMisc            0      0.00%     76.06% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMult            0      0.00%     76.06% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMultAcc            0      0.00%     76.06% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShift            0      0.00%     76.06% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShiftAcc            0      0.00%     76.06% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdSqrt            0      0.00%     76.06% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatAdd            0      0.00%     76.06% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatAlu            0      0.00%     76.06% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatCmp            0      0.00%     76.06% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatCvt            0      0.00%     76.06% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatDiv            0      0.00%     76.06% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMisc            0      0.00%     76.06% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMult            0      0.00%     76.06% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.06% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.06% # Class of committed instruction
system.cpu12.commit.op_class_0::MemRead         15989     22.90%     98.96% # Class of committed instruction
system.cpu12.commit.op_class_0::MemWrite          724      1.04%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::total           69807                       # Class of committed instruction
system.cpu12.commit.bw_lim_events                2953                       # number cycles where commit BW limit reached
system.cpu12.rob.rob_reads                     108231                       # The number of ROB reads
system.cpu12.rob.rob_writes                    142273                       # The number of ROB writes
system.cpu12.timesIdled                            49                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu12.idleCycles                          6635                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu12.quiesceCycles                     166474                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu12.committedInsts                     68996                       # Number of Instructions Simulated
system.cpu12.committedOps                       69807                       # Number of Ops (including micro ops) Simulated
system.cpu12.cpi                             0.686880                       # CPI: Cycles Per Instruction
system.cpu12.cpi_total                       0.686880                       # CPI: Total CPI of All Threads
system.cpu12.ipc                             1.455858                       # IPC: Instructions Per Cycle
system.cpu12.ipc_total                       1.455858                       # IPC: Total IPC of All Threads
system.cpu12.int_regfile_reads                 110133                       # number of integer regfile reads
system.cpu12.int_regfile_writes                 54559                       # number of integer regfile writes
system.cpu12.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu12.cc_regfile_reads                  259887                       # number of cc regfile reads
system.cpu12.cc_regfile_writes                  47815                       # number of cc regfile writes
system.cpu12.misc_regfile_reads                 18300                       # number of misc regfile reads
system.cpu12.misc_regfile_writes                   14                       # number of misc regfile writes
system.cpu12.dcache.tags.replacements               0                       # number of replacements
system.cpu12.dcache.tags.tagsinuse          39.773773                       # Cycle average of tags in use
system.cpu12.dcache.tags.total_refs             16419                       # Total number of references to valid blocks.
system.cpu12.dcache.tags.sampled_refs             251                       # Sample count of references to valid blocks.
system.cpu12.dcache.tags.avg_refs           65.414343                       # Average number of references to valid blocks.
system.cpu12.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.tags.occ_blocks::cpu12.data    39.773773                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_percent::cpu12.data     0.038842                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::total     0.038842                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_task_id_blocks::1024          251                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::1          245                       # Occupied blocks per task id
system.cpu12.dcache.tags.occ_task_id_percent::1024     0.245117                       # Percentage of cache occupancy per task id
system.cpu12.dcache.tags.tag_accesses           34178                       # Number of tag accesses
system.cpu12.dcache.tags.data_accesses          34178                       # Number of data accesses
system.cpu12.dcache.ReadReq_hits::cpu12.data        15740                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total         15740                       # number of ReadReq hits
system.cpu12.dcache.WriteReq_hits::cpu12.data          675                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total          675                       # number of WriteReq hits
system.cpu12.dcache.demand_hits::cpu12.data        16415                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total          16415                       # number of demand (read+write) hits
system.cpu12.dcache.overall_hits::cpu12.data        16415                       # number of overall hits
system.cpu12.dcache.overall_hits::total         16415                       # number of overall hits
system.cpu12.dcache.ReadReq_misses::cpu12.data          495                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total          495                       # number of ReadReq misses
system.cpu12.dcache.WriteReq_misses::cpu12.data           43                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::total           43                       # number of WriteReq misses
system.cpu12.dcache.SoftPFReq_misses::cpu12.data            2                       # number of SoftPFReq misses
system.cpu12.dcache.SoftPFReq_misses::total            2                       # number of SoftPFReq misses
system.cpu12.dcache.LoadLockedReq_misses::cpu12.data            3                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu12.dcache.StoreCondReq_misses::cpu12.data            2                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu12.dcache.demand_misses::cpu12.data          538                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total          538                       # number of demand (read+write) misses
system.cpu12.dcache.overall_misses::cpu12.data          540                       # number of overall misses
system.cpu12.dcache.overall_misses::total          540                       # number of overall misses
system.cpu12.dcache.ReadReq_miss_latency::cpu12.data     13709217                       # number of ReadReq miss cycles
system.cpu12.dcache.ReadReq_miss_latency::total     13709217                       # number of ReadReq miss cycles
system.cpu12.dcache.WriteReq_miss_latency::cpu12.data      3800738                       # number of WriteReq miss cycles
system.cpu12.dcache.WriteReq_miss_latency::total      3800738                       # number of WriteReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_latency::cpu12.data        36000                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_latency::total        36000                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_latency::cpu12.data        24000                       # number of StoreCondReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_latency::total        24000                       # number of StoreCondReq miss cycles
system.cpu12.dcache.demand_miss_latency::cpu12.data     17509955                       # number of demand (read+write) miss cycles
system.cpu12.dcache.demand_miss_latency::total     17509955                       # number of demand (read+write) miss cycles
system.cpu12.dcache.overall_miss_latency::cpu12.data     17509955                       # number of overall miss cycles
system.cpu12.dcache.overall_miss_latency::total     17509955                       # number of overall miss cycles
system.cpu12.dcache.ReadReq_accesses::cpu12.data        16235                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total        16235                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::cpu12.data          718                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total          718                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.SoftPFReq_accesses::cpu12.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu12.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::cpu12.data            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::cpu12.data            2                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total            2                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.demand_accesses::cpu12.data        16953                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total        16953                       # number of demand (read+write) accesses
system.cpu12.dcache.overall_accesses::cpu12.data        16955                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total        16955                       # number of overall (read+write) accesses
system.cpu12.dcache.ReadReq_miss_rate::cpu12.data     0.030490                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_miss_rate::total     0.030490                       # miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_miss_rate::cpu12.data     0.059889                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_miss_rate::total     0.059889                       # miss rate for WriteReq accesses
system.cpu12.dcache.SoftPFReq_miss_rate::cpu12.data            1                       # miss rate for SoftPFReq accesses
system.cpu12.dcache.SoftPFReq_miss_rate::total            1                       # miss rate for SoftPFReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::cpu12.data            1                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::cpu12.data            1                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_miss_rate::cpu12.data     0.031735                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     0.031735                       # miss rate for demand accesses
system.cpu12.dcache.overall_miss_rate::cpu12.data     0.031849                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     0.031849                       # miss rate for overall accesses
system.cpu12.dcache.ReadReq_avg_miss_latency::cpu12.data 27695.387879                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_avg_miss_latency::total 27695.387879                       # average ReadReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::cpu12.data 88389.255814                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::total 88389.255814                       # average WriteReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::cpu12.data        12000                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::total        12000                       # average LoadLockedReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::cpu12.data        12000                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::total        12000                       # average StoreCondReq miss latency
system.cpu12.dcache.demand_avg_miss_latency::cpu12.data 32546.384758                       # average overall miss latency
system.cpu12.dcache.demand_avg_miss_latency::total 32546.384758                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::cpu12.data 32425.842593                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::total 32425.842593                       # average overall miss latency
system.cpu12.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets          309                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets          309                       # average number of cycles each access was blocked
system.cpu12.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu12.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu12.dcache.ReadReq_mshr_hits::cpu12.data          258                       # number of ReadReq MSHR hits
system.cpu12.dcache.ReadReq_mshr_hits::total          258                       # number of ReadReq MSHR hits
system.cpu12.dcache.WriteReq_mshr_hits::cpu12.data           25                       # number of WriteReq MSHR hits
system.cpu12.dcache.WriteReq_mshr_hits::total           25                       # number of WriteReq MSHR hits
system.cpu12.dcache.demand_mshr_hits::cpu12.data          283                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.demand_mshr_hits::total          283                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.overall_mshr_hits::cpu12.data          283                       # number of overall MSHR hits
system.cpu12.dcache.overall_mshr_hits::total          283                       # number of overall MSHR hits
system.cpu12.dcache.ReadReq_mshr_misses::cpu12.data          237                       # number of ReadReq MSHR misses
system.cpu12.dcache.ReadReq_mshr_misses::total          237                       # number of ReadReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_misses::cpu12.data           18                       # number of WriteReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_misses::total           18                       # number of WriteReq MSHR misses
system.cpu12.dcache.SoftPFReq_mshr_misses::cpu12.data            1                       # number of SoftPFReq MSHR misses
system.cpu12.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu12.dcache.LoadLockedReq_mshr_misses::cpu12.data            3                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.StoreCondReq_mshr_misses::cpu12.data            2                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.StoreCondReq_mshr_misses::total            2                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.demand_mshr_misses::cpu12.data          255                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.demand_mshr_misses::total          255                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.overall_mshr_misses::cpu12.data          256                       # number of overall MSHR misses
system.cpu12.dcache.overall_mshr_misses::total          256                       # number of overall MSHR misses
system.cpu12.dcache.ReadReq_mshr_miss_latency::cpu12.data      5395638                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_latency::total      5395638                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_latency::cpu12.data      1211756                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_latency::total      1211756                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.SoftPFReq_mshr_miss_latency::cpu12.data        94500                       # number of SoftPFReq MSHR miss cycles
system.cpu12.dcache.SoftPFReq_mshr_miss_latency::total        94500                       # number of SoftPFReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency::cpu12.data        27000                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency::total        27000                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_latency::cpu12.data        18000                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_latency::total        18000                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_latency::cpu12.data      6607394                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_latency::total      6607394                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_latency::cpu12.data      6701894                       # number of overall MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_latency::total      6701894                       # number of overall MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_rate::cpu12.data     0.014598                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_mshr_miss_rate::total     0.014598                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::cpu12.data     0.025070                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::total     0.025070                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.SoftPFReq_mshr_miss_rate::cpu12.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu12.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::cpu12.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::cpu12.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_mshr_miss_rate::cpu12.data     0.015042                       # mshr miss rate for demand accesses
system.cpu12.dcache.demand_mshr_miss_rate::total     0.015042                       # mshr miss rate for demand accesses
system.cpu12.dcache.overall_mshr_miss_rate::cpu12.data     0.015099                       # mshr miss rate for overall accesses
system.cpu12.dcache.overall_mshr_miss_rate::total     0.015099                       # mshr miss rate for overall accesses
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency::cpu12.data 22766.405063                       # average ReadReq mshr miss latency
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency::total 22766.405063                       # average ReadReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency::cpu12.data 67319.777778                       # average WriteReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency::total 67319.777778                       # average WriteReq mshr miss latency
system.cpu12.dcache.SoftPFReq_avg_mshr_miss_latency::cpu12.data        94500                       # average SoftPFReq mshr miss latency
system.cpu12.dcache.SoftPFReq_avg_mshr_miss_latency::total        94500                       # average SoftPFReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu12.data         9000                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency::total         9000                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency::cpu12.data         9000                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency::total         9000                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency::cpu12.data 25911.349020                       # average overall mshr miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency::total 25911.349020                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency::cpu12.data 26179.273438                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency::total 26179.273438                       # average overall mshr miss latency
system.cpu12.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.icache.tags.replacements               0                       # number of replacements
system.cpu12.icache.tags.tagsinuse           8.909030                       # Cycle average of tags in use
system.cpu12.icache.tags.total_refs             19831                       # Total number of references to valid blocks.
system.cpu12.icache.tags.sampled_refs              51                       # Sample count of references to valid blocks.
system.cpu12.icache.tags.avg_refs          388.843137                       # Average number of references to valid blocks.
system.cpu12.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.tags.occ_blocks::cpu12.inst     8.909030                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_percent::cpu12.inst     0.017400                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::total     0.017400                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_task_id_blocks::1024           51                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::1           42                       # Occupied blocks per task id
system.cpu12.icache.tags.occ_task_id_percent::1024     0.099609                       # Percentage of cache occupancy per task id
system.cpu12.icache.tags.tag_accesses           39839                       # Number of tag accesses
system.cpu12.icache.tags.data_accesses          39839                       # Number of data accesses
system.cpu12.icache.ReadReq_hits::cpu12.inst        19831                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total         19831                       # number of ReadReq hits
system.cpu12.icache.demand_hits::cpu12.inst        19831                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total          19831                       # number of demand (read+write) hits
system.cpu12.icache.overall_hits::cpu12.inst        19831                       # number of overall hits
system.cpu12.icache.overall_hits::total         19831                       # number of overall hits
system.cpu12.icache.ReadReq_misses::cpu12.inst           63                       # number of ReadReq misses
system.cpu12.icache.ReadReq_misses::total           63                       # number of ReadReq misses
system.cpu12.icache.demand_misses::cpu12.inst           63                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::total           63                       # number of demand (read+write) misses
system.cpu12.icache.overall_misses::cpu12.inst           63                       # number of overall misses
system.cpu12.icache.overall_misses::total           63                       # number of overall misses
system.cpu12.icache.ReadReq_miss_latency::cpu12.inst      6020249                       # number of ReadReq miss cycles
system.cpu12.icache.ReadReq_miss_latency::total      6020249                       # number of ReadReq miss cycles
system.cpu12.icache.demand_miss_latency::cpu12.inst      6020249                       # number of demand (read+write) miss cycles
system.cpu12.icache.demand_miss_latency::total      6020249                       # number of demand (read+write) miss cycles
system.cpu12.icache.overall_miss_latency::cpu12.inst      6020249                       # number of overall miss cycles
system.cpu12.icache.overall_miss_latency::total      6020249                       # number of overall miss cycles
system.cpu12.icache.ReadReq_accesses::cpu12.inst        19894                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total        19894                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.demand_accesses::cpu12.inst        19894                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total        19894                       # number of demand (read+write) accesses
system.cpu12.icache.overall_accesses::cpu12.inst        19894                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total        19894                       # number of overall (read+write) accesses
system.cpu12.icache.ReadReq_miss_rate::cpu12.inst     0.003167                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_miss_rate::total     0.003167                       # miss rate for ReadReq accesses
system.cpu12.icache.demand_miss_rate::cpu12.inst     0.003167                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::total     0.003167                       # miss rate for demand accesses
system.cpu12.icache.overall_miss_rate::cpu12.inst     0.003167                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::total     0.003167                       # miss rate for overall accesses
system.cpu12.icache.ReadReq_avg_miss_latency::cpu12.inst 95559.507937                       # average ReadReq miss latency
system.cpu12.icache.ReadReq_avg_miss_latency::total 95559.507937                       # average ReadReq miss latency
system.cpu12.icache.demand_avg_miss_latency::cpu12.inst 95559.507937                       # average overall miss latency
system.cpu12.icache.demand_avg_miss_latency::total 95559.507937                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::cpu12.inst 95559.507937                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::total 95559.507937                       # average overall miss latency
system.cpu12.icache.blocked_cycles::no_mshrs         1899                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_mshrs              15                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.avg_blocked_cycles::no_mshrs   126.600000                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.icache.fast_writes                     0                       # number of fast writes performed
system.cpu12.icache.cache_copies                    0                       # number of cache copies performed
system.cpu12.icache.ReadReq_mshr_hits::cpu12.inst           12                       # number of ReadReq MSHR hits
system.cpu12.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu12.icache.demand_mshr_hits::cpu12.inst           12                       # number of demand (read+write) MSHR hits
system.cpu12.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu12.icache.overall_mshr_hits::cpu12.inst           12                       # number of overall MSHR hits
system.cpu12.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu12.icache.ReadReq_mshr_misses::cpu12.inst           51                       # number of ReadReq MSHR misses
system.cpu12.icache.ReadReq_mshr_misses::total           51                       # number of ReadReq MSHR misses
system.cpu12.icache.demand_mshr_misses::cpu12.inst           51                       # number of demand (read+write) MSHR misses
system.cpu12.icache.demand_mshr_misses::total           51                       # number of demand (read+write) MSHR misses
system.cpu12.icache.overall_mshr_misses::cpu12.inst           51                       # number of overall MSHR misses
system.cpu12.icache.overall_mshr_misses::total           51                       # number of overall MSHR misses
system.cpu12.icache.ReadReq_mshr_miss_latency::cpu12.inst      5187499                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_latency::total      5187499                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_latency::cpu12.inst      5187499                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_latency::total      5187499                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_latency::cpu12.inst      5187499                       # number of overall MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_latency::total      5187499                       # number of overall MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_rate::cpu12.inst     0.002564                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_mshr_miss_rate::total     0.002564                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.demand_mshr_miss_rate::cpu12.inst     0.002564                       # mshr miss rate for demand accesses
system.cpu12.icache.demand_mshr_miss_rate::total     0.002564                       # mshr miss rate for demand accesses
system.cpu12.icache.overall_mshr_miss_rate::cpu12.inst     0.002564                       # mshr miss rate for overall accesses
system.cpu12.icache.overall_mshr_miss_rate::total     0.002564                       # mshr miss rate for overall accesses
system.cpu12.icache.ReadReq_avg_mshr_miss_latency::cpu12.inst 101715.666667                       # average ReadReq mshr miss latency
system.cpu12.icache.ReadReq_avg_mshr_miss_latency::total 101715.666667                       # average ReadReq mshr miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency::cpu12.inst 101715.666667                       # average overall mshr miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency::total 101715.666667                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency::cpu12.inst 101715.666667                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency::total 101715.666667                       # average overall mshr miss latency
system.cpu12.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.branchPred.lookups                  8407                       # Number of BP lookups
system.cpu13.branchPred.condPredicted            7988                       # Number of conditional branches predicted
system.cpu13.branchPred.condIncorrect             239                       # Number of conditional branches incorrect
system.cpu13.branchPred.BTBLookups               5817                       # Number of BTB lookups
system.cpu13.branchPred.BTBHits                  5721                       # Number of BTB hits
system.cpu13.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu13.branchPred.BTBHitPct           98.349665                       # BTB Hit Percentage
system.cpu13.branchPred.usedRAS                   163                       # Number of times the RAS was used to get a target.
system.cpu13.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu13.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu13.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu13.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu13.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu13.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu13.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu13.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu13.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu13.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu13.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu13.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu13.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu13.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu13.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu13.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu13.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu13.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu13.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu13.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu13.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu13.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu13.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.inst_hits                          0                       # ITB inst hits
system.cpu13.dtb.inst_misses                        0                       # ITB inst misses
system.cpu13.dtb.read_hits                          0                       # DTB read hits
system.cpu13.dtb.read_misses                        0                       # DTB read misses
system.cpu13.dtb.write_hits                         0                       # DTB write hits
system.cpu13.dtb.write_misses                       0                       # DTB write misses
system.cpu13.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu13.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu13.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu13.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu13.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu13.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu13.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu13.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu13.dtb.read_accesses                      0                       # DTB read accesses
system.cpu13.dtb.write_accesses                     0                       # DTB write accesses
system.cpu13.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu13.dtb.hits                               0                       # DTB hits
system.cpu13.dtb.misses                             0                       # DTB misses
system.cpu13.dtb.accesses                           0                       # DTB accesses
system.cpu13.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu13.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu13.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu13.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu13.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu13.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu13.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu13.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu13.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu13.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu13.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu13.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu13.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu13.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu13.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu13.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu13.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu13.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu13.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu13.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu13.itb.walker.walks                       0                       # Table walker walks requested
system.cpu13.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.inst_hits                          0                       # ITB inst hits
system.cpu13.itb.inst_misses                        0                       # ITB inst misses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu13.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu13.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu13.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu13.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu13.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu13.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu13.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu13.itb.hits                               0                       # DTB hits
system.cpu13.itb.misses                             0                       # DTB misses
system.cpu13.itb.accesses                           0                       # DTB accesses
system.cpu13.numCycles                          46902                       # number of cpu cycles simulated
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.fetch.icacheStallCycles             1544                       # Number of cycles fetch is stalled on an Icache miss
system.cpu13.fetch.Insts                        71921                       # Number of instructions fetch has processed
system.cpu13.fetch.Branches                      8407                       # Number of branches that fetch encountered
system.cpu13.fetch.predictedBranches             5884                       # Number of branches that fetch has predicted taken
system.cpu13.fetch.Cycles                       37508                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu13.fetch.SquashCycles                   526                       # Number of cycles fetch has spent squashing
system.cpu13.fetch.MiscStallCycles                129                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu13.fetch.PendingTrapStallCycles          386                       # Number of stall cycles due to pending traps
system.cpu13.fetch.IcacheWaitRetryStallCycles           89                       # Number of stall cycles due to full MSHR
system.cpu13.fetch.CacheLines                   19395                       # Number of cache lines fetched
system.cpu13.fetch.IcacheSquashes                  33                       # Number of outstanding Icache misses that were squashed
system.cpu13.fetch.rateDist::samples            39919                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::mean            1.846765                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::stdev           1.159352                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::0                   5109     12.80%     12.80% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::1                  15027     37.64%     50.44% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::2                    655      1.64%     52.08% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::3                  19128     47.92%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::total              39919                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.branchRate                0.179246                       # Number of branch fetches per cycle
system.cpu13.fetch.rate                      1.533431                       # Number of inst fetches per cycle
system.cpu13.decode.IdleCycles                   2040                       # Number of cycles decode is idle
system.cpu13.decode.BlockedCycles                4515                       # Number of cycles decode is blocked
system.cpu13.decode.RunCycles                   32364                       # Number of cycles decode is running
system.cpu13.decode.UnblockCycles                 763                       # Number of cycles decode is unblocking
system.cpu13.decode.SquashCycles                  237                       # Number of cycles decode is squashing
system.cpu13.decode.BranchResolved                151                       # Number of times decode resolved a branch
system.cpu13.decode.BranchMispred                  26                       # Number of times decode detected a branch misprediction
system.cpu13.decode.DecodedInsts                70702                       # Number of instructions handled by decode
system.cpu13.decode.SquashedInsts                 925                       # Number of squashed instructions handled by decode
system.cpu13.rename.SquashCycles                  237                       # Number of cycles rename is squashing
system.cpu13.rename.IdleCycles                   3046                       # Number of cycles rename is idle
system.cpu13.rename.BlockCycles                  2350                       # Number of cycles rename is blocking
system.cpu13.rename.serializeStallCycles         1381                       # count of cycles rename stalled for serializing inst
system.cpu13.rename.RunCycles                   31981                       # Number of cycles rename is running
system.cpu13.rename.UnblockCycles                 924                       # Number of cycles rename is unblocking
system.cpu13.rename.RenamedInsts                69732                       # Number of instructions processed by rename
system.cpu13.rename.SquashedInsts                 301                       # Number of squashed instructions processed by rename
system.cpu13.rename.ROBFullEvents                 601                       # Number of times rename has blocked due to ROB full
system.cpu13.rename.RenamedOperands            100072                       # Number of destination operands rename has renamed
system.cpu13.rename.RenameLookups              342314                       # Number of register rename lookups that rename has made
system.cpu13.rename.int_rename_lookups         109265                       # Number of integer rename lookups
system.cpu13.rename.CommittedMaps               97829                       # Number of HB maps that are committed
system.cpu13.rename.UndoneMaps                   2197                       # Number of HB maps that are undone due to squashing
system.cpu13.rename.serializingInsts               25                       # count of serializing insts renamed
system.cpu13.rename.tempSerializingInsts           25                       # count of temporary serializing insts renamed
system.cpu13.rename.skidInsts                    1719                       # count of insts added to the skid buffer
system.cpu13.memDep0.insertedLoads              16316                       # Number of loads inserted to the mem dependence unit.
system.cpu13.memDep0.insertedStores               872                       # Number of stores inserted to the mem dependence unit.
system.cpu13.memDep0.conflictingLoads             141                       # Number of conflicting loads.
system.cpu13.memDep0.conflictingStores            110                       # Number of conflicting stores.
system.cpu13.iq.iqInstsAdded                    69351                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu13.iq.iqNonSpecInstsAdded                54                       # Number of non-speculative instructions added to the IQ
system.cpu13.iq.iqInstsIssued                   68922                       # Number of instructions issued
system.cpu13.iq.iqSquashedInstsIssued             127                       # Number of squashed instructions issued
system.cpu13.iq.iqSquashedInstsExamined          1732                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu13.iq.iqSquashedOperandsExamined         4791                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu13.iq.iqSquashedNonSpecRemoved            2                       # Number of squashed non-spec instructions that were removed
system.cpu13.iq.issued_per_cycle::samples        39919                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::mean       1.726546                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::stdev      1.197817                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::0              9280     23.25%     23.25% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::1              7388     18.51%     41.75% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::2              8578     21.49%     63.24% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::3             14314     35.86%     99.10% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::4               359      0.90%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::5                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::6                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::7                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::8                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::total         39919                       # Number of insts issued each cycle
system.cpu13.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntAlu                  2972     28.22%     28.22% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntMult                  162      1.54%     29.76% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntDiv                     0      0.00%     29.76% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatAdd                   0      0.00%     29.76% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatCmp                   0      0.00%     29.76% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatCvt                   0      0.00%     29.76% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatMult                  0      0.00%     29.76% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatDiv                   0      0.00%     29.76% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatSqrt                  0      0.00%     29.76% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAdd                    0      0.00%     29.76% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAddAcc                 0      0.00%     29.76% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAlu                    0      0.00%     29.76% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdCmp                    0      0.00%     29.76% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdCvt                    0      0.00%     29.76% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMisc                   0      0.00%     29.76% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMult                   0      0.00%     29.76% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMultAcc                0      0.00%     29.76% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShift                  0      0.00%     29.76% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShiftAcc               0      0.00%     29.76% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdSqrt                   0      0.00%     29.76% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatAdd               0      0.00%     29.76% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatAlu               0      0.00%     29.76% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatCmp               0      0.00%     29.76% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatCvt               0      0.00%     29.76% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatDiv               0      0.00%     29.76% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMisc              0      0.00%     29.76% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMult              0      0.00%     29.76% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMultAcc            0      0.00%     29.76% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatSqrt              0      0.00%     29.76% # attempts to use FU when none available
system.cpu13.iq.fu_full::MemRead                 6853     65.07%     94.83% # attempts to use FU when none available
system.cpu13.iq.fu_full::MemWrite                 544      5.17%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu13.iq.FU_type_0::IntAlu               42308     61.39%     61.39% # Type of FU issued
system.cpu13.iq.FU_type_0::IntMult               9603     13.93%     75.32% # Type of FU issued
system.cpu13.iq.FU_type_0::IntDiv                   0      0.00%     75.32% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatAdd                 0      0.00%     75.32% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatCmp                 0      0.00%     75.32% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatCvt                 0      0.00%     75.32% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatMult                0      0.00%     75.32% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatDiv                 0      0.00%     75.32% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatSqrt                0      0.00%     75.32% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAdd                  0      0.00%     75.32% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAddAcc               0      0.00%     75.32% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAlu                  0      0.00%     75.32% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdCmp                  0      0.00%     75.32% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdCvt                  0      0.00%     75.32% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMisc                 0      0.00%     75.32% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMult                 0      0.00%     75.32% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMultAcc              0      0.00%     75.32% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShift                0      0.00%     75.32% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShiftAcc             0      0.00%     75.32% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdSqrt                 0      0.00%     75.32% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatAdd             0      0.00%     75.32% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatAlu             0      0.00%     75.32% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatCmp             0      0.00%     75.32% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatCvt             0      0.00%     75.32% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatDiv             0      0.00%     75.32% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMisc            0      0.00%     75.32% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMult            0      0.00%     75.32% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.32% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatSqrt            0      0.00%     75.32% # Type of FU issued
system.cpu13.iq.FU_type_0::MemRead              16230     23.55%     98.87% # Type of FU issued
system.cpu13.iq.FU_type_0::MemWrite               781      1.13%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::total                68922                       # Type of FU issued
system.cpu13.iq.rate                         1.469490                       # Inst issue rate
system.cpu13.iq.fu_busy_cnt                     10531                       # FU busy when requested
system.cpu13.iq.fu_busy_rate                 0.152796                       # FU busy rate (busy events/executed inst)
system.cpu13.iq.int_inst_queue_reads           188418                       # Number of integer instruction queue reads
system.cpu13.iq.int_inst_queue_writes           71140                       # Number of integer instruction queue writes
system.cpu13.iq.int_inst_queue_wakeup_accesses        68236                       # Number of integer instruction queue wakeup accesses
system.cpu13.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu13.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu13.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu13.iq.int_alu_accesses                79453                       # Number of integer alu accesses
system.cpu13.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu13.iew.lsq.thread0.forwLoads              4                       # Number of loads that had data forwarded from stores
system.cpu13.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu13.iew.lsq.thread0.squashedLoads          607                       # Number of loads squashed
system.cpu13.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu13.iew.lsq.thread0.memOrderViolation            3                       # Number of memory ordering violations
system.cpu13.iew.lsq.thread0.squashedStores          178                       # Number of stores squashed
system.cpu13.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu13.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu13.iew.lsq.thread0.rescheduledLoads           21                       # Number of loads that were rescheduled
system.cpu13.iew.lsq.thread0.cacheBlocked            2                       # Number of times an access to memory failed due to the cache being blocked
system.cpu13.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu13.iew.iewSquashCycles                  237                       # Number of cycles IEW is squashing
system.cpu13.iew.iewBlockCycles                    50                       # Number of cycles IEW is blocking
system.cpu13.iew.iewUnblockCycles                   2                       # Number of cycles IEW is unblocking
system.cpu13.iew.iewDispatchedInsts             69408                       # Number of instructions dispatched to IQ
system.cpu13.iew.iewDispSquashedInsts               0                       # Number of squashed instructions skipped by dispatch
system.cpu13.iew.iewDispLoadInsts               16316                       # Number of dispatched load instructions
system.cpu13.iew.iewDispStoreInsts                872                       # Number of dispatched store instructions
system.cpu13.iew.iewDispNonSpecInsts               25                       # Number of dispatched non-speculative instructions
system.cpu13.iew.iewIQFullEvents                    2                       # Number of times the IQ has become full, causing a stall
system.cpu13.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu13.iew.memOrderViolationEvents            3                       # Number of memory order violations
system.cpu13.iew.predictedTakenIncorrect          102                       # Number of branches that were predicted taken incorrectly
system.cpu13.iew.predictedNotTakenIncorrect          113                       # Number of branches that were predicted not taken incorrectly
system.cpu13.iew.branchMispredicts                215                       # Number of branch mispredicts detected at execute
system.cpu13.iew.iewExecutedInsts               68467                       # Number of executed instructions
system.cpu13.iew.iewExecLoadInsts               15993                       # Number of load instructions executed
system.cpu13.iew.iewExecSquashedInsts             452                       # Number of squashed instructions skipped in execute
system.cpu13.iew.exec_swp                           0                       # number of swp insts executed
system.cpu13.iew.exec_nop                           3                       # number of nop insts executed
system.cpu13.iew.exec_refs                      16743                       # number of memory reference insts executed
system.cpu13.iew.exec_branches                   7723                       # Number of branches executed
system.cpu13.iew.exec_stores                      750                       # Number of stores executed
system.cpu13.iew.exec_rate                   1.459788                       # Inst execution rate
system.cpu13.iew.wb_sent                        68270                       # cumulative count of insts sent to commit
system.cpu13.iew.wb_count                       68236                       # cumulative count of insts written-back
system.cpu13.iew.wb_producers                   49015                       # num instructions producing a value
system.cpu13.iew.wb_consumers                   68835                       # num instructions consuming a value
system.cpu13.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu13.iew.wb_rate                     1.454863                       # insts written-back per cycle
system.cpu13.iew.wb_fanout                   0.712065                       # average fanout of values written-back
system.cpu13.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu13.commit.commitSquashedInsts          1264                       # The number of squashed insts skipped by commit
system.cpu13.commit.commitNonSpecStalls            52                       # The number of times commit has been forced to stall to communicate backwards
system.cpu13.commit.branchMispredicts             213                       # The number of times a branch was mispredicted
system.cpu13.commit.committed_per_cycle::samples        39633                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::mean     1.706961                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::stdev     2.276764                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::0        14052     35.46%     35.46% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::1        13332     33.64%     69.09% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::2         3477      8.77%     77.87% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::3         2829      7.14%     85.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::4          364      0.92%     85.92% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::5         2155      5.44%     91.36% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::6          271      0.68%     92.04% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::7          202      0.51%     92.55% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::8         2951      7.45%    100.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::total        39633                       # Number of insts commited each cycle
system.cpu13.commit.committedInsts              66890                       # Number of instructions committed
system.cpu13.commit.committedOps                67652                       # Number of ops (including micro ops) committed
system.cpu13.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu13.commit.refs                        16400                       # Number of memory references committed
system.cpu13.commit.loads                       15706                       # Number of loads committed
system.cpu13.commit.membars                        27                       # Number of memory barriers committed
system.cpu13.commit.branches                     7676                       # Number of branches committed
system.cpu13.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu13.commit.int_insts                   60097                       # Number of committed integer instructions.
system.cpu13.commit.function_calls                 74                       # Number of function calls committed.
system.cpu13.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu13.commit.op_class_0::IntAlu          41649     61.56%     61.56% # Class of committed instruction
system.cpu13.commit.op_class_0::IntMult          9603     14.19%     75.76% # Class of committed instruction
system.cpu13.commit.op_class_0::IntDiv              0      0.00%     75.76% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatAdd            0      0.00%     75.76% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatCmp            0      0.00%     75.76% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatCvt            0      0.00%     75.76% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatMult            0      0.00%     75.76% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatDiv            0      0.00%     75.76% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatSqrt            0      0.00%     75.76% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAdd             0      0.00%     75.76% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAddAcc            0      0.00%     75.76% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAlu             0      0.00%     75.76% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdCmp             0      0.00%     75.76% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdCvt             0      0.00%     75.76% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMisc            0      0.00%     75.76% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMult            0      0.00%     75.76% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMultAcc            0      0.00%     75.76% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShift            0      0.00%     75.76% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShiftAcc            0      0.00%     75.76% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdSqrt            0      0.00%     75.76% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatAdd            0      0.00%     75.76% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatAlu            0      0.00%     75.76% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatCmp            0      0.00%     75.76% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatCvt            0      0.00%     75.76% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatDiv            0      0.00%     75.76% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMisc            0      0.00%     75.76% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMult            0      0.00%     75.76% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.76% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.76% # Class of committed instruction
system.cpu13.commit.op_class_0::MemRead         15706     23.22%     98.97% # Class of committed instruction
system.cpu13.commit.op_class_0::MemWrite          694      1.03%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::total           67652                       # Class of committed instruction
system.cpu13.commit.bw_lim_events                2951                       # number cycles where commit BW limit reached
system.cpu13.rob.rob_reads                     105325                       # The number of ROB reads
system.cpu13.rob.rob_writes                    138138                       # The number of ROB writes
system.cpu13.timesIdled                            44                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu13.idleCycles                          6983                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu13.quiesceCycles                     166964                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu13.committedInsts                     66890                       # Number of Instructions Simulated
system.cpu13.committedOps                       67652                       # Number of Ops (including micro ops) Simulated
system.cpu13.cpi                             0.701181                       # CPI: Cycles Per Instruction
system.cpu13.cpi_total                       0.701181                       # CPI: Total CPI of All Threads
system.cpu13.ipc                             1.426165                       # IPC: Instructions Per Cycle
system.cpu13.ipc_total                       1.426165                       # IPC: Total IPC of All Threads
system.cpu13.int_regfile_reads                 107278                       # number of integer regfile reads
system.cpu13.int_regfile_writes                 53739                       # number of integer regfile writes
system.cpu13.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu13.cc_regfile_reads                  252792                       # number of cc regfile reads
system.cpu13.cc_regfile_writes                  44835                       # number of cc regfile writes
system.cpu13.misc_regfile_reads                 18018                       # number of misc regfile reads
system.cpu13.misc_regfile_writes                   20                       # number of misc regfile writes
system.cpu13.dcache.tags.replacements               0                       # number of replacements
system.cpu13.dcache.tags.tagsinuse          39.511840                       # Cycle average of tags in use
system.cpu13.dcache.tags.total_refs             16111                       # Total number of references to valid blocks.
system.cpu13.dcache.tags.sampled_refs             251                       # Sample count of references to valid blocks.
system.cpu13.dcache.tags.avg_refs           64.187251                       # Average number of references to valid blocks.
system.cpu13.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.tags.occ_blocks::cpu13.data    39.511840                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_percent::cpu13.data     0.038586                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::total     0.038586                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_task_id_blocks::1024          251                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::1          244                       # Occupied blocks per task id
system.cpu13.dcache.tags.occ_task_id_percent::1024     0.245117                       # Percentage of cache occupancy per task id
system.cpu13.dcache.tags.tag_accesses           33567                       # Number of tag accesses
system.cpu13.dcache.tags.data_accesses          33567                       # Number of data accesses
system.cpu13.dcache.ReadReq_hits::cpu13.data        15460                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total         15460                       # number of ReadReq hits
system.cpu13.dcache.WriteReq_hits::cpu13.data          646                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total          646                       # number of WriteReq hits
system.cpu13.dcache.SoftPFReq_hits::cpu13.data            1                       # number of SoftPFReq hits
system.cpu13.dcache.SoftPFReq_hits::total            1                       # number of SoftPFReq hits
system.cpu13.dcache.demand_hits::cpu13.data        16106                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total          16106                       # number of demand (read+write) hits
system.cpu13.dcache.overall_hits::cpu13.data        16107                       # number of overall hits
system.cpu13.dcache.overall_hits::total         16107                       # number of overall hits
system.cpu13.dcache.ReadReq_misses::cpu13.data          499                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total          499                       # number of ReadReq misses
system.cpu13.dcache.WriteReq_misses::cpu13.data           41                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total           41                       # number of WriteReq misses
system.cpu13.dcache.SoftPFReq_misses::cpu13.data            1                       # number of SoftPFReq misses
system.cpu13.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu13.dcache.LoadLockedReq_misses::cpu13.data            4                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu13.dcache.StoreCondReq_misses::cpu13.data            2                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu13.dcache.demand_misses::cpu13.data          540                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total          540                       # number of demand (read+write) misses
system.cpu13.dcache.overall_misses::cpu13.data          541                       # number of overall misses
system.cpu13.dcache.overall_misses::total          541                       # number of overall misses
system.cpu13.dcache.ReadReq_miss_latency::cpu13.data     13565725                       # number of ReadReq miss cycles
system.cpu13.dcache.ReadReq_miss_latency::total     13565725                       # number of ReadReq miss cycles
system.cpu13.dcache.WriteReq_miss_latency::cpu13.data      3456488                       # number of WriteReq miss cycles
system.cpu13.dcache.WriteReq_miss_latency::total      3456488                       # number of WriteReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_latency::cpu13.data        53999                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_latency::total        53999                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_latency::cpu13.data        24000                       # number of StoreCondReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_latency::total        24000                       # number of StoreCondReq miss cycles
system.cpu13.dcache.demand_miss_latency::cpu13.data     17022213                       # number of demand (read+write) miss cycles
system.cpu13.dcache.demand_miss_latency::total     17022213                       # number of demand (read+write) miss cycles
system.cpu13.dcache.overall_miss_latency::cpu13.data     17022213                       # number of overall miss cycles
system.cpu13.dcache.overall_miss_latency::total     17022213                       # number of overall miss cycles
system.cpu13.dcache.ReadReq_accesses::cpu13.data        15959                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total        15959                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::cpu13.data          687                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total          687                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.SoftPFReq_accesses::cpu13.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu13.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::cpu13.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::cpu13.data            2                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total            2                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.demand_accesses::cpu13.data        16646                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total        16646                       # number of demand (read+write) accesses
system.cpu13.dcache.overall_accesses::cpu13.data        16648                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total        16648                       # number of overall (read+write) accesses
system.cpu13.dcache.ReadReq_miss_rate::cpu13.data     0.031268                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_miss_rate::total     0.031268                       # miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_miss_rate::cpu13.data     0.059680                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_miss_rate::total     0.059680                       # miss rate for WriteReq accesses
system.cpu13.dcache.SoftPFReq_miss_rate::cpu13.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu13.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::cpu13.data            1                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::cpu13.data            1                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_miss_rate::cpu13.data     0.032440                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     0.032440                       # miss rate for demand accesses
system.cpu13.dcache.overall_miss_rate::cpu13.data     0.032496                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     0.032496                       # miss rate for overall accesses
system.cpu13.dcache.ReadReq_avg_miss_latency::cpu13.data 27185.821643                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_avg_miss_latency::total 27185.821643                       # average ReadReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::cpu13.data 84304.585366                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::total 84304.585366                       # average WriteReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::cpu13.data 13499.750000                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::total 13499.750000                       # average LoadLockedReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::cpu13.data        12000                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::total        12000                       # average StoreCondReq miss latency
system.cpu13.dcache.demand_avg_miss_latency::cpu13.data 31522.616667                       # average overall miss latency
system.cpu13.dcache.demand_avg_miss_latency::total 31522.616667                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::cpu13.data 31464.349353                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::total 31464.349353                       # average overall miss latency
system.cpu13.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets          148                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets          148                       # average number of cycles each access was blocked
system.cpu13.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu13.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu13.dcache.ReadReq_mshr_hits::cpu13.data          262                       # number of ReadReq MSHR hits
system.cpu13.dcache.ReadReq_mshr_hits::total          262                       # number of ReadReq MSHR hits
system.cpu13.dcache.WriteReq_mshr_hits::cpu13.data           23                       # number of WriteReq MSHR hits
system.cpu13.dcache.WriteReq_mshr_hits::total           23                       # number of WriteReq MSHR hits
system.cpu13.dcache.demand_mshr_hits::cpu13.data          285                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.demand_mshr_hits::total          285                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.overall_mshr_hits::cpu13.data          285                       # number of overall MSHR hits
system.cpu13.dcache.overall_mshr_hits::total          285                       # number of overall MSHR hits
system.cpu13.dcache.ReadReq_mshr_misses::cpu13.data          237                       # number of ReadReq MSHR misses
system.cpu13.dcache.ReadReq_mshr_misses::total          237                       # number of ReadReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_misses::cpu13.data           18                       # number of WriteReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_misses::total           18                       # number of WriteReq MSHR misses
system.cpu13.dcache.SoftPFReq_mshr_misses::cpu13.data            1                       # number of SoftPFReq MSHR misses
system.cpu13.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu13.dcache.LoadLockedReq_mshr_misses::cpu13.data            4                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.StoreCondReq_mshr_misses::cpu13.data            2                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.StoreCondReq_mshr_misses::total            2                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.demand_mshr_misses::cpu13.data          255                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.demand_mshr_misses::total          255                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.overall_mshr_misses::cpu13.data          256                       # number of overall MSHR misses
system.cpu13.dcache.overall_mshr_misses::total          256                       # number of overall MSHR misses
system.cpu13.dcache.ReadReq_mshr_miss_latency::cpu13.data      5375383                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_latency::total      5375383                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_latency::cpu13.data      1093506                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_latency::total      1093506                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.SoftPFReq_mshr_miss_latency::cpu13.data        92750                       # number of SoftPFReq MSHR miss cycles
system.cpu13.dcache.SoftPFReq_mshr_miss_latency::total        92750                       # number of SoftPFReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency::cpu13.data        40501                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency::total        40501                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_latency::cpu13.data        18000                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_latency::total        18000                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_latency::cpu13.data      6468889                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_latency::total      6468889                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_latency::cpu13.data      6561639                       # number of overall MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_latency::total      6561639                       # number of overall MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_rate::cpu13.data     0.014851                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_mshr_miss_rate::total     0.014851                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::cpu13.data     0.026201                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::total     0.026201                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.SoftPFReq_mshr_miss_rate::cpu13.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu13.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::cpu13.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::cpu13.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_mshr_miss_rate::cpu13.data     0.015319                       # mshr miss rate for demand accesses
system.cpu13.dcache.demand_mshr_miss_rate::total     0.015319                       # mshr miss rate for demand accesses
system.cpu13.dcache.overall_mshr_miss_rate::cpu13.data     0.015377                       # mshr miss rate for overall accesses
system.cpu13.dcache.overall_mshr_miss_rate::total     0.015377                       # mshr miss rate for overall accesses
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency::cpu13.data 22680.940928                       # average ReadReq mshr miss latency
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency::total 22680.940928                       # average ReadReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency::cpu13.data 60750.333333                       # average WriteReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency::total 60750.333333                       # average WriteReq mshr miss latency
system.cpu13.dcache.SoftPFReq_avg_mshr_miss_latency::cpu13.data        92750                       # average SoftPFReq mshr miss latency
system.cpu13.dcache.SoftPFReq_avg_mshr_miss_latency::total        92750                       # average SoftPFReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu13.data 10125.250000                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10125.250000                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency::cpu13.data         9000                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency::total         9000                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency::cpu13.data 25368.192157                       # average overall mshr miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency::total 25368.192157                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency::cpu13.data 25631.402344                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency::total 25631.402344                       # average overall mshr miss latency
system.cpu13.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.icache.tags.replacements               0                       # number of replacements
system.cpu13.icache.tags.tagsinuse           8.700577                       # Cycle average of tags in use
system.cpu13.icache.tags.total_refs             19332                       # Total number of references to valid blocks.
system.cpu13.icache.tags.sampled_refs              52                       # Sample count of references to valid blocks.
system.cpu13.icache.tags.avg_refs          371.769231                       # Average number of references to valid blocks.
system.cpu13.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.tags.occ_blocks::cpu13.inst     8.700577                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_percent::cpu13.inst     0.016993                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::total     0.016993                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_task_id_blocks::1024           52                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::1           41                       # Occupied blocks per task id
system.cpu13.icache.tags.occ_task_id_percent::1024     0.101562                       # Percentage of cache occupancy per task id
system.cpu13.icache.tags.tag_accesses           38840                       # Number of tag accesses
system.cpu13.icache.tags.data_accesses          38840                       # Number of data accesses
system.cpu13.icache.ReadReq_hits::cpu13.inst        19332                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total         19332                       # number of ReadReq hits
system.cpu13.icache.demand_hits::cpu13.inst        19332                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total          19332                       # number of demand (read+write) hits
system.cpu13.icache.overall_hits::cpu13.inst        19332                       # number of overall hits
system.cpu13.icache.overall_hits::total         19332                       # number of overall hits
system.cpu13.icache.ReadReq_misses::cpu13.inst           62                       # number of ReadReq misses
system.cpu13.icache.ReadReq_misses::total           62                       # number of ReadReq misses
system.cpu13.icache.demand_misses::cpu13.inst           62                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::total           62                       # number of demand (read+write) misses
system.cpu13.icache.overall_misses::cpu13.inst           62                       # number of overall misses
system.cpu13.icache.overall_misses::total           62                       # number of overall misses
system.cpu13.icache.ReadReq_miss_latency::cpu13.inst      6510998                       # number of ReadReq miss cycles
system.cpu13.icache.ReadReq_miss_latency::total      6510998                       # number of ReadReq miss cycles
system.cpu13.icache.demand_miss_latency::cpu13.inst      6510998                       # number of demand (read+write) miss cycles
system.cpu13.icache.demand_miss_latency::total      6510998                       # number of demand (read+write) miss cycles
system.cpu13.icache.overall_miss_latency::cpu13.inst      6510998                       # number of overall miss cycles
system.cpu13.icache.overall_miss_latency::total      6510998                       # number of overall miss cycles
system.cpu13.icache.ReadReq_accesses::cpu13.inst        19394                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total        19394                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.demand_accesses::cpu13.inst        19394                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total        19394                       # number of demand (read+write) accesses
system.cpu13.icache.overall_accesses::cpu13.inst        19394                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total        19394                       # number of overall (read+write) accesses
system.cpu13.icache.ReadReq_miss_rate::cpu13.inst     0.003197                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_miss_rate::total     0.003197                       # miss rate for ReadReq accesses
system.cpu13.icache.demand_miss_rate::cpu13.inst     0.003197                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::total     0.003197                       # miss rate for demand accesses
system.cpu13.icache.overall_miss_rate::cpu13.inst     0.003197                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::total     0.003197                       # miss rate for overall accesses
system.cpu13.icache.ReadReq_avg_miss_latency::cpu13.inst 105016.096774                       # average ReadReq miss latency
system.cpu13.icache.ReadReq_avg_miss_latency::total 105016.096774                       # average ReadReq miss latency
system.cpu13.icache.demand_avg_miss_latency::cpu13.inst 105016.096774                       # average overall miss latency
system.cpu13.icache.demand_avg_miss_latency::total 105016.096774                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::cpu13.inst 105016.096774                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::total 105016.096774                       # average overall miss latency
system.cpu13.icache.blocked_cycles::no_mshrs         2598                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_mshrs              15                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.avg_blocked_cycles::no_mshrs   173.200000                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.icache.fast_writes                     0                       # number of fast writes performed
system.cpu13.icache.cache_copies                    0                       # number of cache copies performed
system.cpu13.icache.ReadReq_mshr_hits::cpu13.inst           10                       # number of ReadReq MSHR hits
system.cpu13.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu13.icache.demand_mshr_hits::cpu13.inst           10                       # number of demand (read+write) MSHR hits
system.cpu13.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu13.icache.overall_mshr_hits::cpu13.inst           10                       # number of overall MSHR hits
system.cpu13.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu13.icache.ReadReq_mshr_misses::cpu13.inst           52                       # number of ReadReq MSHR misses
system.cpu13.icache.ReadReq_mshr_misses::total           52                       # number of ReadReq MSHR misses
system.cpu13.icache.demand_mshr_misses::cpu13.inst           52                       # number of demand (read+write) MSHR misses
system.cpu13.icache.demand_mshr_misses::total           52                       # number of demand (read+write) MSHR misses
system.cpu13.icache.overall_mshr_misses::cpu13.inst           52                       # number of overall MSHR misses
system.cpu13.icache.overall_mshr_misses::total           52                       # number of overall MSHR misses
system.cpu13.icache.ReadReq_mshr_miss_latency::cpu13.inst      5756748                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_latency::total      5756748                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_latency::cpu13.inst      5756748                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_latency::total      5756748                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_latency::cpu13.inst      5756748                       # number of overall MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_latency::total      5756748                       # number of overall MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_rate::cpu13.inst     0.002681                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_mshr_miss_rate::total     0.002681                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.demand_mshr_miss_rate::cpu13.inst     0.002681                       # mshr miss rate for demand accesses
system.cpu13.icache.demand_mshr_miss_rate::total     0.002681                       # mshr miss rate for demand accesses
system.cpu13.icache.overall_mshr_miss_rate::cpu13.inst     0.002681                       # mshr miss rate for overall accesses
system.cpu13.icache.overall_mshr_miss_rate::total     0.002681                       # mshr miss rate for overall accesses
system.cpu13.icache.ReadReq_avg_mshr_miss_latency::cpu13.inst 110706.692308                       # average ReadReq mshr miss latency
system.cpu13.icache.ReadReq_avg_mshr_miss_latency::total 110706.692308                       # average ReadReq mshr miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency::cpu13.inst 110706.692308                       # average overall mshr miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency::total 110706.692308                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency::cpu13.inst 110706.692308                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency::total 110706.692308                       # average overall mshr miss latency
system.cpu13.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.branchPred.lookups                  8356                       # Number of BP lookups
system.cpu14.branchPred.condPredicted            7930                       # Number of conditional branches predicted
system.cpu14.branchPred.condIncorrect             237                       # Number of conditional branches incorrect
system.cpu14.branchPred.BTBLookups               5797                       # Number of BTB lookups
system.cpu14.branchPred.BTBHits                  5701                       # Number of BTB hits
system.cpu14.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu14.branchPred.BTBHitPct           98.343971                       # BTB Hit Percentage
system.cpu14.branchPred.usedRAS                   163                       # Number of times the RAS was used to get a target.
system.cpu14.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu14.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu14.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu14.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu14.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu14.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu14.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu14.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu14.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu14.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu14.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu14.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu14.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu14.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu14.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu14.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu14.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu14.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu14.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu14.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu14.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu14.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu14.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.inst_hits                          0                       # ITB inst hits
system.cpu14.dtb.inst_misses                        0                       # ITB inst misses
system.cpu14.dtb.read_hits                          0                       # DTB read hits
system.cpu14.dtb.read_misses                        0                       # DTB read misses
system.cpu14.dtb.write_hits                         0                       # DTB write hits
system.cpu14.dtb.write_misses                       0                       # DTB write misses
system.cpu14.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu14.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu14.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu14.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu14.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu14.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu14.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu14.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu14.dtb.read_accesses                      0                       # DTB read accesses
system.cpu14.dtb.write_accesses                     0                       # DTB write accesses
system.cpu14.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu14.dtb.hits                               0                       # DTB hits
system.cpu14.dtb.misses                             0                       # DTB misses
system.cpu14.dtb.accesses                           0                       # DTB accesses
system.cpu14.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu14.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu14.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu14.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu14.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu14.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu14.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu14.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu14.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu14.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu14.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu14.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu14.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu14.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu14.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu14.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu14.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu14.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu14.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu14.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu14.itb.walker.walks                       0                       # Table walker walks requested
system.cpu14.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.inst_hits                          0                       # ITB inst hits
system.cpu14.itb.inst_misses                        0                       # ITB inst misses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu14.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu14.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu14.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu14.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu14.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu14.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu14.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu14.itb.hits                               0                       # DTB hits
system.cpu14.itb.misses                             0                       # DTB misses
system.cpu14.itb.accesses                           0                       # DTB accesses
system.cpu14.numCycles                          46315                       # number of cpu cycles simulated
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.fetch.icacheStallCycles             1584                       # Number of cycles fetch is stalled on an Icache miss
system.cpu14.fetch.Insts                        71673                       # Number of instructions fetch has processed
system.cpu14.fetch.Branches                      8356                       # Number of branches that fetch encountered
system.cpu14.fetch.predictedBranches             5864                       # Number of branches that fetch has predicted taken
system.cpu14.fetch.Cycles                       37324                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu14.fetch.SquashCycles                   520                       # Number of cycles fetch has spent squashing
system.cpu14.fetch.MiscStallCycles                175                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu14.fetch.PendingTrapStallCycles          174                       # Number of stall cycles due to pending traps
system.cpu14.fetch.IcacheWaitRetryStallCycles           78                       # Number of stall cycles due to full MSHR
system.cpu14.fetch.CacheLines                   19333                       # Number of cache lines fetched
system.cpu14.fetch.IcacheSquashes                  29                       # Number of outstanding Icache misses that were squashed
system.cpu14.fetch.rateDist::samples            39595                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::mean            1.855083                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::stdev           1.156367                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::0                   4933     12.46%     12.46% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::1                  14958     37.78%     50.24% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::2                    618      1.56%     51.80% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::3                  19086     48.20%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::total              39595                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.branchRate                0.180417                       # Number of branch fetches per cycle
system.cpu14.fetch.rate                      1.547512                       # Number of inst fetches per cycle
system.cpu14.decode.IdleCycles                   2064                       # Number of cycles decode is idle
system.cpu14.decode.BlockedCycles                4273                       # Number of cycles decode is blocked
system.cpu14.decode.RunCycles                   32323                       # Number of cycles decode is running
system.cpu14.decode.UnblockCycles                 701                       # Number of cycles decode is unblocking
system.cpu14.decode.SquashCycles                  234                       # Number of cycles decode is squashing
system.cpu14.decode.BranchResolved                150                       # Number of times decode resolved a branch
system.cpu14.decode.BranchMispred                  26                       # Number of times decode detected a branch misprediction
system.cpu14.decode.DecodedInsts                70520                       # Number of instructions handled by decode
system.cpu14.decode.SquashedInsts                 952                       # Number of squashed instructions handled by decode
system.cpu14.rename.SquashCycles                  234                       # Number of cycles rename is squashing
system.cpu14.rename.IdleCycles                   3099                       # Number of cycles rename is idle
system.cpu14.rename.BlockCycles                  2338                       # Number of cycles rename is blocking
system.cpu14.rename.serializeStallCycles         1134                       # count of cycles rename stalled for serializing inst
system.cpu14.rename.RunCycles                   31904                       # Number of cycles rename is running
system.cpu14.rename.UnblockCycles                 886                       # Number of cycles rename is unblocking
system.cpu14.rename.RenamedInsts                69554                       # Number of instructions processed by rename
system.cpu14.rename.SquashedInsts                 296                       # Number of squashed instructions processed by rename
system.cpu14.rename.ROBFullEvents                 622                       # Number of times rename has blocked due to ROB full
system.cpu14.rename.RenamedOperands             99736                       # Number of destination operands rename has renamed
system.cpu14.rename.RenameLookups              341468                       # Number of register rename lookups that rename has made
system.cpu14.rename.int_rename_lookups         109037                       # Number of integer rename lookups
system.cpu14.rename.CommittedMaps               97545                       # Number of HB maps that are committed
system.cpu14.rename.UndoneMaps                   2161                       # Number of HB maps that are undone due to squashing
system.cpu14.rename.serializingInsts               24                       # count of serializing insts renamed
system.cpu14.rename.tempSerializingInsts           24                       # count of temporary serializing insts renamed
system.cpu14.rename.skidInsts                    1685                       # count of insts added to the skid buffer
system.cpu14.memDep0.insertedLoads              16293                       # Number of loads inserted to the mem dependence unit.
system.cpu14.memDep0.insertedStores               889                       # Number of stores inserted to the mem dependence unit.
system.cpu14.memDep0.conflictingLoads             141                       # Number of conflicting loads.
system.cpu14.memDep0.conflictingStores            110                       # Number of conflicting stores.
system.cpu14.iq.iqInstsAdded                    69185                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu14.iq.iqNonSpecInstsAdded                52                       # Number of non-speculative instructions added to the IQ
system.cpu14.iq.iqInstsIssued                   68737                       # Number of instructions issued
system.cpu14.iq.iqSquashedInstsIssued             118                       # Number of squashed instructions issued
system.cpu14.iq.iqSquashedInstsExamined          1724                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu14.iq.iqSquashedOperandsExamined         4968                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu14.iq.iqSquashedNonSpecRemoved            1                       # Number of squashed non-spec instructions that were removed
system.cpu14.iq.issued_per_cycle::samples        39595                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::mean       1.736002                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::stdev      1.196523                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::0              9102     22.99%     22.99% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::1              7261     18.34%     41.33% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::2              8599     21.72%     63.04% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::3             14257     36.01%     99.05% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::4               373      0.94%     99.99% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::5                 3      0.01%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::6                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::7                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::8                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::total         39595                       # Number of insts issued each cycle
system.cpu14.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntAlu                  3008     28.34%     28.34% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntMult                  161      1.52%     29.86% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntDiv                     0      0.00%     29.86% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatAdd                   0      0.00%     29.86% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatCmp                   0      0.00%     29.86% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatCvt                   0      0.00%     29.86% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatMult                  0      0.00%     29.86% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatDiv                   0      0.00%     29.86% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatSqrt                  0      0.00%     29.86% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAdd                    0      0.00%     29.86% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAddAcc                 0      0.00%     29.86% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAlu                    0      0.00%     29.86% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdCmp                    0      0.00%     29.86% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdCvt                    0      0.00%     29.86% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMisc                   0      0.00%     29.86% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMult                   0      0.00%     29.86% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMultAcc                0      0.00%     29.86% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShift                  0      0.00%     29.86% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShiftAcc               0      0.00%     29.86% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdSqrt                   0      0.00%     29.86% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatAdd               0      0.00%     29.86% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatAlu               0      0.00%     29.86% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatCmp               0      0.00%     29.86% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatCvt               0      0.00%     29.86% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatDiv               0      0.00%     29.86% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMisc              0      0.00%     29.86% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMult              0      0.00%     29.86% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMultAcc            0      0.00%     29.86% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatSqrt              0      0.00%     29.86% # attempts to use FU when none available
system.cpu14.iq.fu_full::MemRead                 6902     65.03%     94.88% # attempts to use FU when none available
system.cpu14.iq.fu_full::MemWrite                 543      5.12%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu14.iq.FU_type_0::IntAlu               42144     61.31%     61.31% # Type of FU issued
system.cpu14.iq.FU_type_0::IntMult               9603     13.97%     75.28% # Type of FU issued
system.cpu14.iq.FU_type_0::IntDiv                   0      0.00%     75.28% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatAdd                 0      0.00%     75.28% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatCmp                 0      0.00%     75.28% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatCvt                 0      0.00%     75.28% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatMult                0      0.00%     75.28% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatDiv                 0      0.00%     75.28% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatSqrt                0      0.00%     75.28% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAdd                  0      0.00%     75.28% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAddAcc               0      0.00%     75.28% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAlu                  0      0.00%     75.28% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdCmp                  0      0.00%     75.28% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdCvt                  0      0.00%     75.28% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMisc                 0      0.00%     75.28% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMult                 0      0.00%     75.28% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMultAcc              0      0.00%     75.28% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShift                0      0.00%     75.28% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShiftAcc             0      0.00%     75.28% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdSqrt                 0      0.00%     75.28% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatAdd             0      0.00%     75.28% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatAlu             0      0.00%     75.28% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatCmp             0      0.00%     75.28% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatCvt             0      0.00%     75.28% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatDiv             0      0.00%     75.28% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMisc            0      0.00%     75.28% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMult            0      0.00%     75.28% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.28% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatSqrt            0      0.00%     75.28% # Type of FU issued
system.cpu14.iq.FU_type_0::MemRead              16206     23.58%     98.86% # Type of FU issued
system.cpu14.iq.FU_type_0::MemWrite               784      1.14%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::total                68737                       # Type of FU issued
system.cpu14.iq.rate                         1.484120                       # Inst issue rate
system.cpu14.iq.fu_busy_cnt                     10614                       # FU busy when requested
system.cpu14.iq.fu_busy_rate                 0.154415                       # FU busy rate (busy events/executed inst)
system.cpu14.iq.int_inst_queue_reads           187799                       # Number of integer instruction queue reads
system.cpu14.iq.int_inst_queue_writes           70963                       # Number of integer instruction queue writes
system.cpu14.iq.int_inst_queue_wakeup_accesses        68049                       # Number of integer instruction queue wakeup accesses
system.cpu14.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu14.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu14.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu14.iq.int_alu_accesses                79351                       # Number of integer alu accesses
system.cpu14.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu14.iew.lsq.thread0.forwLoads              4                       # Number of loads that had data forwarded from stores
system.cpu14.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu14.iew.lsq.thread0.squashedLoads          605                       # Number of loads squashed
system.cpu14.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu14.iew.lsq.thread0.memOrderViolation            2                       # Number of memory ordering violations
system.cpu14.iew.lsq.thread0.squashedStores          196                       # Number of stores squashed
system.cpu14.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu14.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu14.iew.lsq.thread0.rescheduledLoads           21                       # Number of loads that were rescheduled
system.cpu14.iew.lsq.thread0.cacheBlocked            2                       # Number of times an access to memory failed due to the cache being blocked
system.cpu14.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu14.iew.iewSquashCycles                  234                       # Number of cycles IEW is squashing
system.cpu14.iew.iewBlockCycles                    46                       # Number of cycles IEW is blocking
system.cpu14.iew.iewUnblockCycles                   2                       # Number of cycles IEW is unblocking
system.cpu14.iew.iewDispatchedInsts             69240                       # Number of instructions dispatched to IQ
system.cpu14.iew.iewDispSquashedInsts               0                       # Number of squashed instructions skipped by dispatch
system.cpu14.iew.iewDispLoadInsts               16293                       # Number of dispatched load instructions
system.cpu14.iew.iewDispStoreInsts                889                       # Number of dispatched store instructions
system.cpu14.iew.iewDispNonSpecInsts               24                       # Number of dispatched non-speculative instructions
system.cpu14.iew.iewIQFullEvents                    1                       # Number of times the IQ has become full, causing a stall
system.cpu14.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu14.iew.memOrderViolationEvents            2                       # Number of memory order violations
system.cpu14.iew.predictedTakenIncorrect          102                       # Number of branches that were predicted taken incorrectly
system.cpu14.iew.predictedNotTakenIncorrect          111                       # Number of branches that were predicted not taken incorrectly
system.cpu14.iew.branchMispredicts                213                       # Number of branch mispredicts detected at execute
system.cpu14.iew.iewExecutedInsts               68283                       # Number of executed instructions
system.cpu14.iew.iewExecLoadInsts               15969                       # Number of load instructions executed
system.cpu14.iew.iewExecSquashedInsts             452                       # Number of squashed instructions skipped in execute
system.cpu14.iew.exec_swp                           0                       # number of swp insts executed
system.cpu14.iew.exec_nop                           3                       # number of nop insts executed
system.cpu14.iew.exec_refs                      16718                       # number of memory reference insts executed
system.cpu14.iew.exec_branches                   7678                       # Number of branches executed
system.cpu14.iew.exec_stores                      749                       # Number of stores executed
system.cpu14.iew.exec_rate                   1.474317                       # Inst execution rate
system.cpu14.iew.wb_sent                        68087                       # cumulative count of insts sent to commit
system.cpu14.iew.wb_count                       68049                       # cumulative count of insts written-back
system.cpu14.iew.wb_producers                   48923                       # num instructions producing a value
system.cpu14.iew.wb_consumers                   68700                       # num instructions consuming a value
system.cpu14.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu14.iew.wb_rate                     1.469265                       # insts written-back per cycle
system.cpu14.iew.wb_fanout                   0.712125                       # average fanout of values written-back
system.cpu14.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu14.commit.commitSquashedInsts          1228                       # The number of squashed insts skipped by commit
system.cpu14.commit.commitNonSpecStalls            51                       # The number of times commit has been forced to stall to communicate backwards
system.cpu14.commit.branchMispredicts             211                       # The number of times a branch was mispredicted
system.cpu14.commit.committed_per_cycle::samples        39316                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::mean     1.716833                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::stdev     2.281591                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::0        13820     35.15%     35.15% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::1        13278     33.77%     68.92% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::2         3469      8.82%     77.75% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::3         2817      7.17%     84.91% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::4          369      0.94%     85.85% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::5         2128      5.41%     91.26% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::6          277      0.70%     91.97% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::7          210      0.53%     92.50% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::8         2948      7.50%    100.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::total        39316                       # Number of insts commited each cycle
system.cpu14.commit.committedInsts              66737                       # Number of instructions committed
system.cpu14.commit.committedOps                67499                       # Number of ops (including micro ops) committed
system.cpu14.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu14.commit.refs                        16380                       # Number of memory references committed
system.cpu14.commit.loads                       15687                       # Number of loads committed
system.cpu14.commit.membars                        27                       # Number of memory barriers committed
system.cpu14.commit.branches                     7638                       # Number of branches committed
system.cpu14.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu14.commit.int_insts                   59982                       # Number of committed integer instructions.
system.cpu14.commit.function_calls                 74                       # Number of function calls committed.
system.cpu14.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu14.commit.op_class_0::IntAlu          41516     61.51%     61.51% # Class of committed instruction
system.cpu14.commit.op_class_0::IntMult          9603     14.23%     75.73% # Class of committed instruction
system.cpu14.commit.op_class_0::IntDiv              0      0.00%     75.73% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatAdd            0      0.00%     75.73% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatCmp            0      0.00%     75.73% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatCvt            0      0.00%     75.73% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatMult            0      0.00%     75.73% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatDiv            0      0.00%     75.73% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatSqrt            0      0.00%     75.73% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAdd             0      0.00%     75.73% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAddAcc            0      0.00%     75.73% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAlu             0      0.00%     75.73% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdCmp             0      0.00%     75.73% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdCvt             0      0.00%     75.73% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMisc            0      0.00%     75.73% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMult            0      0.00%     75.73% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMultAcc            0      0.00%     75.73% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShift            0      0.00%     75.73% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShiftAcc            0      0.00%     75.73% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdSqrt            0      0.00%     75.73% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatAdd            0      0.00%     75.73% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatAlu            0      0.00%     75.73% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatCmp            0      0.00%     75.73% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatCvt            0      0.00%     75.73% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatDiv            0      0.00%     75.73% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMisc            0      0.00%     75.73% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMult            0      0.00%     75.73% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.73% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.73% # Class of committed instruction
system.cpu14.commit.op_class_0::MemRead         15687     23.24%     98.97% # Class of committed instruction
system.cpu14.commit.op_class_0::MemWrite          693      1.03%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::total           67499                       # Class of committed instruction
system.cpu14.commit.bw_lim_events                2948                       # number cycles where commit BW limit reached
system.cpu14.rob.rob_reads                     104822                       # The number of ROB reads
system.cpu14.rob.rob_writes                    137746                       # The number of ROB writes
system.cpu14.timesIdled                            50                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu14.idleCycles                          6720                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu14.quiesceCycles                     167551                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu14.committedInsts                     66737                       # Number of Instructions Simulated
system.cpu14.committedOps                       67499                       # Number of Ops (including micro ops) Simulated
system.cpu14.cpi                             0.693993                       # CPI: Cycles Per Instruction
system.cpu14.cpi_total                       0.693993                       # CPI: Total CPI of All Threads
system.cpu14.ipc                             1.440937                       # IPC: Instructions Per Cycle
system.cpu14.ipc_total                       1.440937                       # IPC: Total IPC of All Threads
system.cpu14.int_regfile_reads                 107031                       # number of integer regfile reads
system.cpu14.int_regfile_writes                 53667                       # number of integer regfile writes
system.cpu14.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu14.cc_regfile_reads                  252168                       # number of cc regfile reads
system.cpu14.cc_regfile_writes                  44574                       # number of cc regfile writes
system.cpu14.misc_regfile_reads                 17957                       # number of misc regfile reads
system.cpu14.misc_regfile_writes                   15                       # number of misc regfile writes
system.cpu14.dcache.tags.replacements               0                       # number of replacements
system.cpu14.dcache.tags.tagsinuse          39.153621                       # Cycle average of tags in use
system.cpu14.dcache.tags.total_refs             16092                       # Total number of references to valid blocks.
system.cpu14.dcache.tags.sampled_refs             250                       # Sample count of references to valid blocks.
system.cpu14.dcache.tags.avg_refs           64.368000                       # Average number of references to valid blocks.
system.cpu14.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.tags.occ_blocks::cpu14.data    39.153621                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_percent::cpu14.data     0.038236                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::total     0.038236                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_task_id_blocks::1024          250                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::1          243                       # Occupied blocks per task id
system.cpu14.dcache.tags.occ_task_id_percent::1024     0.244141                       # Percentage of cache occupancy per task id
system.cpu14.dcache.tags.tag_accesses           33517                       # Number of tag accesses
system.cpu14.dcache.tags.data_accesses          33517                       # Number of data accesses
system.cpu14.dcache.ReadReq_hits::cpu14.data        15442                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total         15442                       # number of ReadReq hits
system.cpu14.dcache.WriteReq_hits::cpu14.data          646                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total          646                       # number of WriteReq hits
system.cpu14.dcache.demand_hits::cpu14.data        16088                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total          16088                       # number of demand (read+write) hits
system.cpu14.dcache.overall_hits::cpu14.data        16088                       # number of overall hits
system.cpu14.dcache.overall_hits::total         16088                       # number of overall hits
system.cpu14.dcache.ReadReq_misses::cpu14.data          494                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total          494                       # number of ReadReq misses
system.cpu14.dcache.WriteReq_misses::cpu14.data           41                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total           41                       # number of WriteReq misses
system.cpu14.dcache.SoftPFReq_misses::cpu14.data            2                       # number of SoftPFReq misses
system.cpu14.dcache.SoftPFReq_misses::total            2                       # number of SoftPFReq misses
system.cpu14.dcache.LoadLockedReq_misses::cpu14.data            3                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu14.dcache.StoreCondReq_misses::cpu14.data            2                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu14.dcache.demand_misses::cpu14.data          535                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total          535                       # number of demand (read+write) misses
system.cpu14.dcache.overall_misses::cpu14.data          537                       # number of overall misses
system.cpu14.dcache.overall_misses::total          537                       # number of overall misses
system.cpu14.dcache.ReadReq_miss_latency::cpu14.data     13643112                       # number of ReadReq miss cycles
system.cpu14.dcache.ReadReq_miss_latency::total     13643112                       # number of ReadReq miss cycles
system.cpu14.dcache.WriteReq_miss_latency::cpu14.data      3028492                       # number of WriteReq miss cycles
system.cpu14.dcache.WriteReq_miss_latency::total      3028492                       # number of WriteReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_latency::cpu14.data        36000                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_latency::total        36000                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_latency::cpu14.data        24000                       # number of StoreCondReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_latency::total        24000                       # number of StoreCondReq miss cycles
system.cpu14.dcache.demand_miss_latency::cpu14.data     16671604                       # number of demand (read+write) miss cycles
system.cpu14.dcache.demand_miss_latency::total     16671604                       # number of demand (read+write) miss cycles
system.cpu14.dcache.overall_miss_latency::cpu14.data     16671604                       # number of overall miss cycles
system.cpu14.dcache.overall_miss_latency::total     16671604                       # number of overall miss cycles
system.cpu14.dcache.ReadReq_accesses::cpu14.data        15936                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total        15936                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::cpu14.data          687                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total          687                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.SoftPFReq_accesses::cpu14.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu14.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::cpu14.data            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::cpu14.data            2                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total            2                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.demand_accesses::cpu14.data        16623                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total        16623                       # number of demand (read+write) accesses
system.cpu14.dcache.overall_accesses::cpu14.data        16625                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total        16625                       # number of overall (read+write) accesses
system.cpu14.dcache.ReadReq_miss_rate::cpu14.data     0.030999                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_miss_rate::total     0.030999                       # miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_miss_rate::cpu14.data     0.059680                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_miss_rate::total     0.059680                       # miss rate for WriteReq accesses
system.cpu14.dcache.SoftPFReq_miss_rate::cpu14.data            1                       # miss rate for SoftPFReq accesses
system.cpu14.dcache.SoftPFReq_miss_rate::total            1                       # miss rate for SoftPFReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::cpu14.data            1                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::cpu14.data            1                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_miss_rate::cpu14.data     0.032184                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     0.032184                       # miss rate for demand accesses
system.cpu14.dcache.overall_miss_rate::cpu14.data     0.032301                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     0.032301                       # miss rate for overall accesses
system.cpu14.dcache.ReadReq_avg_miss_latency::cpu14.data 27617.635628                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_avg_miss_latency::total 27617.635628                       # average ReadReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::cpu14.data 73865.658537                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::total 73865.658537                       # average WriteReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::cpu14.data        12000                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::total        12000                       # average LoadLockedReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::cpu14.data        12000                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::total        12000                       # average StoreCondReq miss latency
system.cpu14.dcache.demand_avg_miss_latency::cpu14.data 31161.876636                       # average overall miss latency
system.cpu14.dcache.demand_avg_miss_latency::total 31161.876636                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::cpu14.data 31045.817505                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::total 31045.817505                       # average overall miss latency
system.cpu14.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets          151                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets          151                       # average number of cycles each access was blocked
system.cpu14.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu14.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu14.dcache.ReadReq_mshr_hits::cpu14.data          258                       # number of ReadReq MSHR hits
system.cpu14.dcache.ReadReq_mshr_hits::total          258                       # number of ReadReq MSHR hits
system.cpu14.dcache.WriteReq_mshr_hits::cpu14.data           23                       # number of WriteReq MSHR hits
system.cpu14.dcache.WriteReq_mshr_hits::total           23                       # number of WriteReq MSHR hits
system.cpu14.dcache.demand_mshr_hits::cpu14.data          281                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.demand_mshr_hits::total          281                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.overall_mshr_hits::cpu14.data          281                       # number of overall MSHR hits
system.cpu14.dcache.overall_mshr_hits::total          281                       # number of overall MSHR hits
system.cpu14.dcache.ReadReq_mshr_misses::cpu14.data          236                       # number of ReadReq MSHR misses
system.cpu14.dcache.ReadReq_mshr_misses::total          236                       # number of ReadReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_misses::cpu14.data           18                       # number of WriteReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_misses::total           18                       # number of WriteReq MSHR misses
system.cpu14.dcache.SoftPFReq_mshr_misses::cpu14.data            1                       # number of SoftPFReq MSHR misses
system.cpu14.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu14.dcache.LoadLockedReq_mshr_misses::cpu14.data            3                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.StoreCondReq_mshr_misses::cpu14.data            2                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.StoreCondReq_mshr_misses::total            2                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.demand_mshr_misses::cpu14.data          254                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.demand_mshr_misses::total          254                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.overall_mshr_misses::cpu14.data          255                       # number of overall MSHR misses
system.cpu14.dcache.overall_mshr_misses::total          255                       # number of overall MSHR misses
system.cpu14.dcache.ReadReq_mshr_miss_latency::cpu14.data      5649069                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_latency::total      5649069                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_latency::cpu14.data       983254                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_latency::total       983254                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.SoftPFReq_mshr_miss_latency::cpu14.data       177250                       # number of SoftPFReq MSHR miss cycles
system.cpu14.dcache.SoftPFReq_mshr_miss_latency::total       177250                       # number of SoftPFReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency::cpu14.data        27000                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency::total        27000                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_latency::cpu14.data        18000                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_latency::total        18000                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_latency::cpu14.data      6632323                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_latency::total      6632323                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_latency::cpu14.data      6809573                       # number of overall MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_latency::total      6809573                       # number of overall MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_rate::cpu14.data     0.014809                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_mshr_miss_rate::total     0.014809                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::cpu14.data     0.026201                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::total     0.026201                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.SoftPFReq_mshr_miss_rate::cpu14.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu14.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::cpu14.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::cpu14.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_mshr_miss_rate::cpu14.data     0.015280                       # mshr miss rate for demand accesses
system.cpu14.dcache.demand_mshr_miss_rate::total     0.015280                       # mshr miss rate for demand accesses
system.cpu14.dcache.overall_mshr_miss_rate::cpu14.data     0.015338                       # mshr miss rate for overall accesses
system.cpu14.dcache.overall_mshr_miss_rate::total     0.015338                       # mshr miss rate for overall accesses
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency::cpu14.data 23936.733051                       # average ReadReq mshr miss latency
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency::total 23936.733051                       # average ReadReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency::cpu14.data 54625.222222                       # average WriteReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency::total 54625.222222                       # average WriteReq mshr miss latency
system.cpu14.dcache.SoftPFReq_avg_mshr_miss_latency::cpu14.data       177250                       # average SoftPFReq mshr miss latency
system.cpu14.dcache.SoftPFReq_avg_mshr_miss_latency::total       177250                       # average SoftPFReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu14.data         9000                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency::total         9000                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency::cpu14.data         9000                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency::total         9000                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency::cpu14.data 26111.507874                       # average overall mshr miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency::total 26111.507874                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency::cpu14.data 26704.207843                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency::total 26704.207843                       # average overall mshr miss latency
system.cpu14.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.icache.tags.replacements               0                       # number of replacements
system.cpu14.icache.tags.tagsinuse           8.562025                       # Cycle average of tags in use
system.cpu14.icache.tags.total_refs             19271                       # Total number of references to valid blocks.
system.cpu14.icache.tags.sampled_refs              51                       # Sample count of references to valid blocks.
system.cpu14.icache.tags.avg_refs          377.862745                       # Average number of references to valid blocks.
system.cpu14.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.tags.occ_blocks::cpu14.inst     8.562025                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_percent::cpu14.inst     0.016723                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::total     0.016723                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_task_id_blocks::1024           51                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::1           41                       # Occupied blocks per task id
system.cpu14.icache.tags.occ_task_id_percent::1024     0.099609                       # Percentage of cache occupancy per task id
system.cpu14.icache.tags.tag_accesses           38715                       # Number of tag accesses
system.cpu14.icache.tags.data_accesses          38715                       # Number of data accesses
system.cpu14.icache.ReadReq_hits::cpu14.inst        19271                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total         19271                       # number of ReadReq hits
system.cpu14.icache.demand_hits::cpu14.inst        19271                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total          19271                       # number of demand (read+write) hits
system.cpu14.icache.overall_hits::cpu14.inst        19271                       # number of overall hits
system.cpu14.icache.overall_hits::total         19271                       # number of overall hits
system.cpu14.icache.ReadReq_misses::cpu14.inst           61                       # number of ReadReq misses
system.cpu14.icache.ReadReq_misses::total           61                       # number of ReadReq misses
system.cpu14.icache.demand_misses::cpu14.inst           61                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::total           61                       # number of demand (read+write) misses
system.cpu14.icache.overall_misses::cpu14.inst           61                       # number of overall misses
system.cpu14.icache.overall_misses::total           61                       # number of overall misses
system.cpu14.icache.ReadReq_miss_latency::cpu14.inst      6752748                       # number of ReadReq miss cycles
system.cpu14.icache.ReadReq_miss_latency::total      6752748                       # number of ReadReq miss cycles
system.cpu14.icache.demand_miss_latency::cpu14.inst      6752748                       # number of demand (read+write) miss cycles
system.cpu14.icache.demand_miss_latency::total      6752748                       # number of demand (read+write) miss cycles
system.cpu14.icache.overall_miss_latency::cpu14.inst      6752748                       # number of overall miss cycles
system.cpu14.icache.overall_miss_latency::total      6752748                       # number of overall miss cycles
system.cpu14.icache.ReadReq_accesses::cpu14.inst        19332                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total        19332                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.demand_accesses::cpu14.inst        19332                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total        19332                       # number of demand (read+write) accesses
system.cpu14.icache.overall_accesses::cpu14.inst        19332                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total        19332                       # number of overall (read+write) accesses
system.cpu14.icache.ReadReq_miss_rate::cpu14.inst     0.003155                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_miss_rate::total     0.003155                       # miss rate for ReadReq accesses
system.cpu14.icache.demand_miss_rate::cpu14.inst     0.003155                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::total     0.003155                       # miss rate for demand accesses
system.cpu14.icache.overall_miss_rate::cpu14.inst     0.003155                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::total     0.003155                       # miss rate for overall accesses
system.cpu14.icache.ReadReq_avg_miss_latency::cpu14.inst 110700.786885                       # average ReadReq miss latency
system.cpu14.icache.ReadReq_avg_miss_latency::total 110700.786885                       # average ReadReq miss latency
system.cpu14.icache.demand_avg_miss_latency::cpu14.inst 110700.786885                       # average overall miss latency
system.cpu14.icache.demand_avg_miss_latency::total 110700.786885                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::cpu14.inst 110700.786885                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::total 110700.786885                       # average overall miss latency
system.cpu14.icache.blocked_cycles::no_mshrs         3429                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_mshrs              16                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.avg_blocked_cycles::no_mshrs   214.312500                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.icache.fast_writes                     0                       # number of fast writes performed
system.cpu14.icache.cache_copies                    0                       # number of cache copies performed
system.cpu14.icache.ReadReq_mshr_hits::cpu14.inst           10                       # number of ReadReq MSHR hits
system.cpu14.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu14.icache.demand_mshr_hits::cpu14.inst           10                       # number of demand (read+write) MSHR hits
system.cpu14.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu14.icache.overall_mshr_hits::cpu14.inst           10                       # number of overall MSHR hits
system.cpu14.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu14.icache.ReadReq_mshr_misses::cpu14.inst           51                       # number of ReadReq MSHR misses
system.cpu14.icache.ReadReq_mshr_misses::total           51                       # number of ReadReq MSHR misses
system.cpu14.icache.demand_mshr_misses::cpu14.inst           51                       # number of demand (read+write) MSHR misses
system.cpu14.icache.demand_mshr_misses::total           51                       # number of demand (read+write) MSHR misses
system.cpu14.icache.overall_mshr_misses::cpu14.inst           51                       # number of overall MSHR misses
system.cpu14.icache.overall_mshr_misses::total           51                       # number of overall MSHR misses
system.cpu14.icache.ReadReq_mshr_miss_latency::cpu14.inst      6084498                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_latency::total      6084498                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_latency::cpu14.inst      6084498                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_latency::total      6084498                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_latency::cpu14.inst      6084498                       # number of overall MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_latency::total      6084498                       # number of overall MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_rate::cpu14.inst     0.002638                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_mshr_miss_rate::total     0.002638                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.demand_mshr_miss_rate::cpu14.inst     0.002638                       # mshr miss rate for demand accesses
system.cpu14.icache.demand_mshr_miss_rate::total     0.002638                       # mshr miss rate for demand accesses
system.cpu14.icache.overall_mshr_miss_rate::cpu14.inst     0.002638                       # mshr miss rate for overall accesses
system.cpu14.icache.overall_mshr_miss_rate::total     0.002638                       # mshr miss rate for overall accesses
system.cpu14.icache.ReadReq_avg_mshr_miss_latency::cpu14.inst 119303.882353                       # average ReadReq mshr miss latency
system.cpu14.icache.ReadReq_avg_mshr_miss_latency::total 119303.882353                       # average ReadReq mshr miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency::cpu14.inst 119303.882353                       # average overall mshr miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency::total 119303.882353                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency::cpu14.inst 119303.882353                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency::total 119303.882353                       # average overall mshr miss latency
system.cpu14.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.branchPred.lookups                  8299                       # Number of BP lookups
system.cpu15.branchPred.condPredicted            7889                       # Number of conditional branches predicted
system.cpu15.branchPred.condIncorrect             232                       # Number of conditional branches incorrect
system.cpu15.branchPred.BTBLookups               5775                       # Number of BTB lookups
system.cpu15.branchPred.BTBHits                  5670                       # Number of BTB hits
system.cpu15.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu15.branchPred.BTBHitPct           98.181818                       # BTB Hit Percentage
system.cpu15.branchPred.usedRAS                   157                       # Number of times the RAS was used to get a target.
system.cpu15.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu15.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu15.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu15.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu15.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu15.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu15.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu15.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu15.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu15.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu15.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu15.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu15.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu15.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu15.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu15.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu15.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu15.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu15.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu15.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu15.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu15.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu15.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.inst_hits                          0                       # ITB inst hits
system.cpu15.dtb.inst_misses                        0                       # ITB inst misses
system.cpu15.dtb.read_hits                          0                       # DTB read hits
system.cpu15.dtb.read_misses                        0                       # DTB read misses
system.cpu15.dtb.write_hits                         0                       # DTB write hits
system.cpu15.dtb.write_misses                       0                       # DTB write misses
system.cpu15.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu15.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu15.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu15.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu15.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu15.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu15.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu15.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu15.dtb.read_accesses                      0                       # DTB read accesses
system.cpu15.dtb.write_accesses                     0                       # DTB write accesses
system.cpu15.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu15.dtb.hits                               0                       # DTB hits
system.cpu15.dtb.misses                             0                       # DTB misses
system.cpu15.dtb.accesses                           0                       # DTB accesses
system.cpu15.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu15.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu15.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu15.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu15.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu15.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu15.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu15.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu15.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu15.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu15.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu15.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu15.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu15.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu15.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu15.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu15.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu15.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu15.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu15.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu15.itb.walker.walks                       0                       # Table walker walks requested
system.cpu15.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.inst_hits                          0                       # ITB inst hits
system.cpu15.itb.inst_misses                        0                       # ITB inst misses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu15.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu15.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu15.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu15.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu15.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu15.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu15.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu15.itb.hits                               0                       # DTB hits
system.cpu15.itb.misses                             0                       # DTB misses
system.cpu15.itb.accesses                           0                       # DTB accesses
system.cpu15.numCycles                          45852                       # number of cpu cycles simulated
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.fetch.icacheStallCycles             2091                       # Number of cycles fetch is stalled on an Icache miss
system.cpu15.fetch.Insts                        71401                       # Number of instructions fetch has processed
system.cpu15.fetch.Branches                      8299                       # Number of branches that fetch encountered
system.cpu15.fetch.predictedBranches             5827                       # Number of branches that fetch has predicted taken
system.cpu15.fetch.Cycles                       37080                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu15.fetch.SquashCycles                   514                       # Number of cycles fetch has spent squashing
system.cpu15.fetch.MiscStallCycles                  4                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu15.fetch.PendingTrapStallCycles          174                       # Number of stall cycles due to pending traps
system.cpu15.fetch.IcacheWaitRetryStallCycles           42                       # Number of stall cycles due to full MSHR
system.cpu15.fetch.CacheLines                   19247                       # Number of cache lines fetched
system.cpu15.fetch.IcacheSquashes                  32                       # Number of outstanding Icache misses that were squashed
system.cpu15.fetch.rateDist::samples            39648                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::mean            1.844053                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::stdev           1.160498                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::0                   5124     12.92%     12.92% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::1                  14899     37.58%     50.50% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::2                    661      1.67%     52.17% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::3                  18964     47.83%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::total              39648                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.branchRate                0.180995                       # Number of branch fetches per cycle
system.cpu15.fetch.rate                      1.557206                       # Number of inst fetches per cycle
system.cpu15.decode.IdleCycles                   2037                       # Number of cycles decode is idle
system.cpu15.decode.BlockedCycles                4498                       # Number of cycles decode is blocked
system.cpu15.decode.RunCycles                   32123                       # Number of cycles decode is running
system.cpu15.decode.UnblockCycles                 760                       # Number of cycles decode is unblocking
system.cpu15.decode.SquashCycles                  230                       # Number of cycles decode is squashing
system.cpu15.decode.BranchResolved                146                       # Number of times decode resolved a branch
system.cpu15.decode.BranchMispred                  27                       # Number of times decode detected a branch misprediction
system.cpu15.decode.DecodedInsts                70218                       # Number of instructions handled by decode
system.cpu15.decode.SquashedInsts                 903                       # Number of squashed instructions handled by decode
system.cpu15.rename.SquashCycles                  230                       # Number of cycles rename is squashing
system.cpu15.rename.IdleCycles                   3020                       # Number of cycles rename is idle
system.cpu15.rename.BlockCycles                  1921                       # Number of cycles rename is blocking
system.cpu15.rename.serializeStallCycles         1792                       # count of cycles rename stalled for serializing inst
system.cpu15.rename.RunCycles                   31795                       # Number of cycles rename is running
system.cpu15.rename.UnblockCycles                 890                       # Number of cycles rename is unblocking
system.cpu15.rename.RenamedInsts                69330                       # Number of instructions processed by rename
system.cpu15.rename.SquashedInsts                 283                       # Number of squashed instructions processed by rename
system.cpu15.rename.ROBFullEvents                 590                       # Number of times rename has blocked due to ROB full
system.cpu15.rename.RenamedOperands             99449                       # Number of destination operands rename has renamed
system.cpu15.rename.RenameLookups              340358                       # Number of register rename lookups that rename has made
system.cpu15.rename.int_rename_lookups         108730                       # Number of integer rename lookups
system.cpu15.rename.CommittedMaps               97350                       # Number of HB maps that are committed
system.cpu15.rename.UndoneMaps                   2058                       # Number of HB maps that are undone due to squashing
system.cpu15.rename.serializingInsts               24                       # count of serializing insts renamed
system.cpu15.rename.tempSerializingInsts           24                       # count of temporary serializing insts renamed
system.cpu15.rename.skidInsts                    1660                       # count of insts added to the skid buffer
system.cpu15.memDep0.insertedLoads              16264                       # Number of loads inserted to the mem dependence unit.
system.cpu15.memDep0.insertedStores               855                       # Number of stores inserted to the mem dependence unit.
system.cpu15.memDep0.conflictingLoads             139                       # Number of conflicting loads.
system.cpu15.memDep0.conflictingStores            111                       # Number of conflicting stores.
system.cpu15.iq.iqInstsAdded                    68981                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu15.iq.iqNonSpecInstsAdded                51                       # Number of non-speculative instructions added to the IQ
system.cpu15.iq.iqInstsIssued                   68554                       # Number of instructions issued
system.cpu15.iq.iqSquashedInstsIssued             112                       # Number of squashed instructions issued
system.cpu15.iq.iqSquashedInstsExamined          1614                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu15.iq.iqSquashedOperandsExamined         4718                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu15.iq.issued_per_cycle::samples        39648                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::mean       1.729066                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::stdev      1.200714                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::0              9268     23.38%     23.38% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::1              7227     18.23%     41.60% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::2              8504     21.45%     63.05% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::3             14280     36.02%     99.07% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::4               366      0.92%     99.99% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::5                 3      0.01%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::6                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::7                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::8                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::total         39648                       # Number of insts issued each cycle
system.cpu15.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntAlu                  2974     28.15%     28.15% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntMult                  168      1.59%     29.75% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntDiv                     0      0.00%     29.75% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatAdd                   0      0.00%     29.75% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatCmp                   0      0.00%     29.75% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatCvt                   0      0.00%     29.75% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatMult                  0      0.00%     29.75% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatDiv                   0      0.00%     29.75% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatSqrt                  0      0.00%     29.75% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAdd                    0      0.00%     29.75% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAddAcc                 0      0.00%     29.75% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAlu                    0      0.00%     29.75% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdCmp                    0      0.00%     29.75% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdCvt                    0      0.00%     29.75% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMisc                   0      0.00%     29.75% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMult                   0      0.00%     29.75% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMultAcc                0      0.00%     29.75% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShift                  0      0.00%     29.75% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShiftAcc               0      0.00%     29.75% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdSqrt                   0      0.00%     29.75% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatAdd               0      0.00%     29.75% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatAlu               0      0.00%     29.75% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatCmp               0      0.00%     29.75% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatCvt               0      0.00%     29.75% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatDiv               0      0.00%     29.75% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMisc              0      0.00%     29.75% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMult              0      0.00%     29.75% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMultAcc            0      0.00%     29.75% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatSqrt              0      0.00%     29.75% # attempts to use FU when none available
system.cpu15.iq.fu_full::MemRead                 6895     65.28%     95.02% # attempts to use FU when none available
system.cpu15.iq.fu_full::MemWrite                 526      4.98%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu15.iq.FU_type_0::IntAlu               42011     61.28%     61.28% # Type of FU issued
system.cpu15.iq.FU_type_0::IntMult               9603     14.01%     75.29% # Type of FU issued
system.cpu15.iq.FU_type_0::IntDiv                   0      0.00%     75.29% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatAdd                 0      0.00%     75.29% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatCmp                 0      0.00%     75.29% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatCvt                 0      0.00%     75.29% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatMult                0      0.00%     75.29% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatDiv                 0      0.00%     75.29% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatSqrt                0      0.00%     75.29% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAdd                  0      0.00%     75.29% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAddAcc               0      0.00%     75.29% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAlu                  0      0.00%     75.29% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdCmp                  0      0.00%     75.29% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdCvt                  0      0.00%     75.29% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMisc                 0      0.00%     75.29% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMult                 0      0.00%     75.29% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMultAcc              0      0.00%     75.29% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShift                0      0.00%     75.29% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShiftAcc             0      0.00%     75.29% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdSqrt                 0      0.00%     75.29% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatAdd             0      0.00%     75.29% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatAlu             0      0.00%     75.29% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatCmp             0      0.00%     75.29% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatCvt             0      0.00%     75.29% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatDiv             0      0.00%     75.29% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMisc            0      0.00%     75.29% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMult            0      0.00%     75.29% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.29% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatSqrt            0      0.00%     75.29% # Type of FU issued
system.cpu15.iq.FU_type_0::MemRead              16173     23.59%     98.88% # Type of FU issued
system.cpu15.iq.FU_type_0::MemWrite               767      1.12%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::total                68554                       # Type of FU issued
system.cpu15.iq.rate                         1.495115                       # Inst issue rate
system.cpu15.iq.fu_busy_cnt                     10563                       # FU busy when requested
system.cpu15.iq.fu_busy_rate                 0.154083                       # FU busy rate (busy events/executed inst)
system.cpu15.iq.int_inst_queue_reads           187428                       # Number of integer instruction queue reads
system.cpu15.iq.int_inst_queue_writes           70649                       # Number of integer instruction queue writes
system.cpu15.iq.int_inst_queue_wakeup_accesses        67890                       # Number of integer instruction queue wakeup accesses
system.cpu15.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu15.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu15.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu15.iq.int_alu_accesses                79117                       # Number of integer alu accesses
system.cpu15.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu15.iew.lsq.thread0.forwLoads              2                       # Number of loads that had data forwarded from stores
system.cpu15.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu15.iew.lsq.thread0.squashedLoads          591                       # Number of loads squashed
system.cpu15.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu15.iew.lsq.thread0.memOrderViolation            3                       # Number of memory ordering violations
system.cpu15.iew.lsq.thread0.squashedStores          158                       # Number of stores squashed
system.cpu15.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu15.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu15.iew.lsq.thread0.rescheduledLoads           21                       # Number of loads that were rescheduled
system.cpu15.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu15.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu15.iew.iewSquashCycles                  230                       # Number of cycles IEW is squashing
system.cpu15.iew.iewBlockCycles                    39                       # Number of cycles IEW is blocking
system.cpu15.iew.iewUnblockCycles                   1                       # Number of cycles IEW is unblocking
system.cpu15.iew.iewDispatchedInsts             69035                       # Number of instructions dispatched to IQ
system.cpu15.iew.iewDispSquashedInsts               0                       # Number of squashed instructions skipped by dispatch
system.cpu15.iew.iewDispLoadInsts               16264                       # Number of dispatched load instructions
system.cpu15.iew.iewDispStoreInsts                855                       # Number of dispatched store instructions
system.cpu15.iew.iewDispNonSpecInsts               24                       # Number of dispatched non-speculative instructions
system.cpu15.iew.iewIQFullEvents                    1                       # Number of times the IQ has become full, causing a stall
system.cpu15.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu15.iew.memOrderViolationEvents            3                       # Number of memory order violations
system.cpu15.iew.predictedTakenIncorrect          102                       # Number of branches that were predicted taken incorrectly
system.cpu15.iew.predictedNotTakenIncorrect          104                       # Number of branches that were predicted not taken incorrectly
system.cpu15.iew.branchMispredicts                206                       # Number of branch mispredicts detected at execute
system.cpu15.iew.iewExecutedInsts               68107                       # Number of executed instructions
system.cpu15.iew.iewExecLoadInsts               15933                       # Number of load instructions executed
system.cpu15.iew.iewExecSquashedInsts             444                       # Number of squashed instructions skipped in execute
system.cpu15.iew.exec_swp                           0                       # number of swp insts executed
system.cpu15.iew.exec_nop                           3                       # number of nop insts executed
system.cpu15.iew.exec_refs                      16671                       # number of memory reference insts executed
system.cpu15.iew.exec_branches                   7641                       # Number of branches executed
system.cpu15.iew.exec_stores                      738                       # Number of stores executed
system.cpu15.iew.exec_rate                   1.485366                       # Inst execution rate
system.cpu15.iew.wb_sent                        67929                       # cumulative count of insts sent to commit
system.cpu15.iew.wb_count                       67890                       # cumulative count of insts written-back
system.cpu15.iew.wb_producers                   48793                       # num instructions producing a value
system.cpu15.iew.wb_consumers                   68481                       # num instructions consuming a value
system.cpu15.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu15.iew.wb_rate                     1.480633                       # insts written-back per cycle
system.cpu15.iew.wb_fanout                   0.712504                       # average fanout of values written-back
system.cpu15.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu15.commit.commitSquashedInsts          1151                       # The number of squashed insts skipped by commit
system.cpu15.commit.commitNonSpecStalls            51                       # The number of times commit has been forced to stall to communicate backwards
system.cpu15.commit.branchMispredicts             205                       # The number of times a branch was mispredicted
system.cpu15.commit.committed_per_cycle::samples        39379                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::mean     1.711521                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::stdev     2.281972                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::0        13950     35.42%     35.42% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::1        13228     33.59%     69.02% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::2         3463      8.79%     77.81% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::3         2822      7.17%     84.98% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::4          359      0.91%     85.89% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::5         2116      5.37%     91.26% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::6          277      0.70%     91.97% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::7          212      0.54%     92.50% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::8         2952      7.50%    100.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::total        39379                       # Number of insts commited each cycle
system.cpu15.commit.committedInsts              66632                       # Number of instructions committed
system.cpu15.commit.committedOps                67398                       # Number of ops (including micro ops) committed
system.cpu15.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu15.commit.refs                        16367                       # Number of memory references committed
system.cpu15.commit.loads                       15670                       # Number of loads committed
system.cpu15.commit.membars                        27                       # Number of memory barriers committed
system.cpu15.commit.branches                     7608                       # Number of branches committed
system.cpu15.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu15.commit.int_insts                   59911                       # Number of committed integer instructions.
system.cpu15.commit.function_calls                 74                       # Number of function calls committed.
system.cpu15.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu15.commit.op_class_0::IntAlu          41428     61.47%     61.47% # Class of committed instruction
system.cpu15.commit.op_class_0::IntMult          9603     14.25%     75.72% # Class of committed instruction
system.cpu15.commit.op_class_0::IntDiv              0      0.00%     75.72% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatAdd            0      0.00%     75.72% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatCmp            0      0.00%     75.72% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatCvt            0      0.00%     75.72% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatMult            0      0.00%     75.72% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatDiv            0      0.00%     75.72% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatSqrt            0      0.00%     75.72% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAdd             0      0.00%     75.72% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAddAcc            0      0.00%     75.72% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAlu             0      0.00%     75.72% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdCmp             0      0.00%     75.72% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdCvt             0      0.00%     75.72% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMisc            0      0.00%     75.72% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMult            0      0.00%     75.72% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMultAcc            0      0.00%     75.72% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShift            0      0.00%     75.72% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShiftAcc            0      0.00%     75.72% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdSqrt            0      0.00%     75.72% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatAdd            0      0.00%     75.72% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatAlu            0      0.00%     75.72% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatCmp            0      0.00%     75.72% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatCvt            0      0.00%     75.72% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatDiv            0      0.00%     75.72% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMisc            0      0.00%     75.72% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMult            0      0.00%     75.72% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.72% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.72% # Class of committed instruction
system.cpu15.commit.op_class_0::MemRead         15670     23.25%     98.97% # Class of committed instruction
system.cpu15.commit.op_class_0::MemWrite          697      1.03%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::total           67398                       # Class of committed instruction
system.cpu15.commit.bw_lim_events                2952                       # number cycles where commit BW limit reached
system.cpu15.rob.rob_reads                     104690                       # The number of ROB reads
system.cpu15.rob.rob_writes                    137386                       # The number of ROB writes
system.cpu15.timesIdled                            47                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu15.idleCycles                          6204                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu15.quiesceCycles                     168014                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu15.committedInsts                     66632                       # Number of Instructions Simulated
system.cpu15.committedOps                       67398                       # Number of Ops (including micro ops) Simulated
system.cpu15.cpi                             0.688138                       # CPI: Cycles Per Instruction
system.cpu15.cpi_total                       0.688138                       # CPI: Total CPI of All Threads
system.cpu15.ipc                             1.453197                       # IPC: Instructions Per Cycle
system.cpu15.ipc_total                       1.453197                       # IPC: Total IPC of All Threads
system.cpu15.int_regfile_reads                 106821                       # number of integer regfile reads
system.cpu15.int_regfile_writes                 53604                       # number of integer regfile writes
system.cpu15.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu15.cc_regfile_reads                  251583                       # number of cc regfile reads
system.cpu15.cc_regfile_writes                  44379                       # number of cc regfile writes
system.cpu15.misc_regfile_reads                 18099                       # number of misc regfile reads
system.cpu15.misc_regfile_writes                    8                       # number of misc regfile writes
system.cpu15.dcache.tags.replacements               0                       # number of replacements
system.cpu15.dcache.tags.tagsinuse          39.507508                       # Cycle average of tags in use
system.cpu15.dcache.tags.total_refs             16074                       # Total number of references to valid blocks.
system.cpu15.dcache.tags.sampled_refs             254                       # Sample count of references to valid blocks.
system.cpu15.dcache.tags.avg_refs           63.283465                       # Average number of references to valid blocks.
system.cpu15.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.tags.occ_blocks::cpu15.data    39.507508                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_percent::cpu15.data     0.038582                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::total     0.038582                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_task_id_blocks::1024          254                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::1          244                       # Occupied blocks per task id
system.cpu15.dcache.tags.occ_task_id_percent::1024     0.248047                       # Percentage of cache occupancy per task id
system.cpu15.dcache.tags.tag_accesses           33462                       # Number of tag accesses
system.cpu15.dcache.tags.data_accesses          33462                       # Number of data accesses
system.cpu15.dcache.ReadReq_hits::cpu15.data        15417                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total         15417                       # number of ReadReq hits
system.cpu15.dcache.WriteReq_hits::cpu15.data          651                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total          651                       # number of WriteReq hits
system.cpu15.dcache.demand_hits::cpu15.data        16068                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total          16068                       # number of demand (read+write) hits
system.cpu15.dcache.overall_hits::cpu15.data        16068                       # number of overall hits
system.cpu15.dcache.overall_hits::total         16068                       # number of overall hits
system.cpu15.dcache.ReadReq_misses::cpu15.data          488                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total          488                       # number of ReadReq misses
system.cpu15.dcache.WriteReq_misses::cpu15.data           41                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total           41                       # number of WriteReq misses
system.cpu15.dcache.SoftPFReq_misses::cpu15.data            2                       # number of SoftPFReq misses
system.cpu15.dcache.SoftPFReq_misses::total            2                       # number of SoftPFReq misses
system.cpu15.dcache.LoadLockedReq_misses::cpu15.data            2                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu15.dcache.StoreCondReq_misses::cpu15.data            2                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu15.dcache.demand_misses::cpu15.data          529                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total          529                       # number of demand (read+write) misses
system.cpu15.dcache.overall_misses::cpu15.data          531                       # number of overall misses
system.cpu15.dcache.overall_misses::total          531                       # number of overall misses
system.cpu15.dcache.ReadReq_miss_latency::cpu15.data     12781062                       # number of ReadReq miss cycles
system.cpu15.dcache.ReadReq_miss_latency::total     12781062                       # number of ReadReq miss cycles
system.cpu15.dcache.WriteReq_miss_latency::cpu15.data      2651728                       # number of WriteReq miss cycles
system.cpu15.dcache.WriteReq_miss_latency::total      2651728                       # number of WriteReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_latency::cpu15.data        28000                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_latency::total        28000                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_latency::cpu15.data        24000                       # number of StoreCondReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_latency::total        24000                       # number of StoreCondReq miss cycles
system.cpu15.dcache.demand_miss_latency::cpu15.data     15432790                       # number of demand (read+write) miss cycles
system.cpu15.dcache.demand_miss_latency::total     15432790                       # number of demand (read+write) miss cycles
system.cpu15.dcache.overall_miss_latency::cpu15.data     15432790                       # number of overall miss cycles
system.cpu15.dcache.overall_miss_latency::total     15432790                       # number of overall miss cycles
system.cpu15.dcache.ReadReq_accesses::cpu15.data        15905                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total        15905                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::cpu15.data          692                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total          692                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.SoftPFReq_accesses::cpu15.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu15.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::cpu15.data            2                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total            2                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::cpu15.data            2                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total            2                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.demand_accesses::cpu15.data        16597                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total        16597                       # number of demand (read+write) accesses
system.cpu15.dcache.overall_accesses::cpu15.data        16599                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total        16599                       # number of overall (read+write) accesses
system.cpu15.dcache.ReadReq_miss_rate::cpu15.data     0.030682                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_miss_rate::total     0.030682                       # miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_miss_rate::cpu15.data     0.059249                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_miss_rate::total     0.059249                       # miss rate for WriteReq accesses
system.cpu15.dcache.SoftPFReq_miss_rate::cpu15.data            1                       # miss rate for SoftPFReq accesses
system.cpu15.dcache.SoftPFReq_miss_rate::total            1                       # miss rate for SoftPFReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::cpu15.data            1                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::cpu15.data            1                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_miss_rate::cpu15.data     0.031873                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     0.031873                       # miss rate for demand accesses
system.cpu15.dcache.overall_miss_rate::cpu15.data     0.031990                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     0.031990                       # miss rate for overall accesses
system.cpu15.dcache.ReadReq_avg_miss_latency::cpu15.data 26190.700820                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_avg_miss_latency::total 26190.700820                       # average ReadReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::cpu15.data 64676.292683                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::total 64676.292683                       # average WriteReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::cpu15.data        14000                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::total        14000                       # average LoadLockedReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::cpu15.data        12000                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::total        12000                       # average StoreCondReq miss latency
system.cpu15.dcache.demand_avg_miss_latency::cpu15.data 29173.516068                       # average overall miss latency
system.cpu15.dcache.demand_avg_miss_latency::total 29173.516068                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::cpu15.data 29063.634652                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::total 29063.634652                       # average overall miss latency
system.cpu15.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu15.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu15.dcache.ReadReq_mshr_hits::cpu15.data          252                       # number of ReadReq MSHR hits
system.cpu15.dcache.ReadReq_mshr_hits::total          252                       # number of ReadReq MSHR hits
system.cpu15.dcache.WriteReq_mshr_hits::cpu15.data           22                       # number of WriteReq MSHR hits
system.cpu15.dcache.WriteReq_mshr_hits::total           22                       # number of WriteReq MSHR hits
system.cpu15.dcache.demand_mshr_hits::cpu15.data          274                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.demand_mshr_hits::total          274                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.overall_mshr_hits::cpu15.data          274                       # number of overall MSHR hits
system.cpu15.dcache.overall_mshr_hits::total          274                       # number of overall MSHR hits
system.cpu15.dcache.ReadReq_mshr_misses::cpu15.data          236                       # number of ReadReq MSHR misses
system.cpu15.dcache.ReadReq_mshr_misses::total          236                       # number of ReadReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_misses::cpu15.data           19                       # number of WriteReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_misses::total           19                       # number of WriteReq MSHR misses
system.cpu15.dcache.SoftPFReq_mshr_misses::cpu15.data            1                       # number of SoftPFReq MSHR misses
system.cpu15.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu15.dcache.LoadLockedReq_mshr_misses::cpu15.data            2                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.StoreCondReq_mshr_misses::cpu15.data            2                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.StoreCondReq_mshr_misses::total            2                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.demand_mshr_misses::cpu15.data          255                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.demand_mshr_misses::total          255                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.overall_mshr_misses::cpu15.data          256                       # number of overall MSHR misses
system.cpu15.dcache.overall_mshr_misses::total          256                       # number of overall MSHR misses
system.cpu15.dcache.ReadReq_mshr_miss_latency::cpu15.data      5649344                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_latency::total      5649344                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_latency::cpu15.data       856761                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_latency::total       856761                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.SoftPFReq_mshr_miss_latency::cpu15.data       109250                       # number of SoftPFReq MSHR miss cycles
system.cpu15.dcache.SoftPFReq_mshr_miss_latency::total       109250                       # number of SoftPFReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency::cpu15.data        22000                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency::total        22000                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_latency::cpu15.data        18000                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_latency::total        18000                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_latency::cpu15.data      6506105                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_latency::total      6506105                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_latency::cpu15.data      6615355                       # number of overall MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_latency::total      6615355                       # number of overall MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_rate::cpu15.data     0.014838                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_mshr_miss_rate::total     0.014838                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::cpu15.data     0.027457                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::total     0.027457                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.SoftPFReq_mshr_miss_rate::cpu15.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu15.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::cpu15.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::cpu15.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_mshr_miss_rate::cpu15.data     0.015364                       # mshr miss rate for demand accesses
system.cpu15.dcache.demand_mshr_miss_rate::total     0.015364                       # mshr miss rate for demand accesses
system.cpu15.dcache.overall_mshr_miss_rate::cpu15.data     0.015423                       # mshr miss rate for overall accesses
system.cpu15.dcache.overall_mshr_miss_rate::total     0.015423                       # mshr miss rate for overall accesses
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency::cpu15.data 23937.898305                       # average ReadReq mshr miss latency
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency::total 23937.898305                       # average ReadReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency::cpu15.data 45092.684211                       # average WriteReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency::total 45092.684211                       # average WriteReq mshr miss latency
system.cpu15.dcache.SoftPFReq_avg_mshr_miss_latency::cpu15.data       109250                       # average SoftPFReq mshr miss latency
system.cpu15.dcache.SoftPFReq_avg_mshr_miss_latency::total       109250                       # average SoftPFReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu15.data        11000                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency::total        11000                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency::cpu15.data         9000                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency::total         9000                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency::cpu15.data 25514.137255                       # average overall mshr miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency::total 25514.137255                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency::cpu15.data 25841.230469                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency::total 25841.230469                       # average overall mshr miss latency
system.cpu15.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.icache.tags.replacements               0                       # number of replacements
system.cpu15.icache.tags.tagsinuse           8.689486                       # Cycle average of tags in use
system.cpu15.icache.tags.total_refs             19184                       # Total number of references to valid blocks.
system.cpu15.icache.tags.sampled_refs              52                       # Sample count of references to valid blocks.
system.cpu15.icache.tags.avg_refs          368.923077                       # Average number of references to valid blocks.
system.cpu15.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.tags.occ_blocks::cpu15.inst     8.689486                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_percent::cpu15.inst     0.016972                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::total     0.016972                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_task_id_blocks::1024           52                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::1           42                       # Occupied blocks per task id
system.cpu15.icache.tags.occ_task_id_percent::1024     0.101562                       # Percentage of cache occupancy per task id
system.cpu15.icache.tags.tag_accesses           38546                       # Number of tag accesses
system.cpu15.icache.tags.data_accesses          38546                       # Number of data accesses
system.cpu15.icache.ReadReq_hits::cpu15.inst        19184                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total         19184                       # number of ReadReq hits
system.cpu15.icache.demand_hits::cpu15.inst        19184                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total          19184                       # number of demand (read+write) hits
system.cpu15.icache.overall_hits::cpu15.inst        19184                       # number of overall hits
system.cpu15.icache.overall_hits::total         19184                       # number of overall hits
system.cpu15.icache.ReadReq_misses::cpu15.inst           63                       # number of ReadReq misses
system.cpu15.icache.ReadReq_misses::total           63                       # number of ReadReq misses
system.cpu15.icache.demand_misses::cpu15.inst           63                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::total           63                       # number of demand (read+write) misses
system.cpu15.icache.overall_misses::cpu15.inst           63                       # number of overall misses
system.cpu15.icache.overall_misses::total           63                       # number of overall misses
system.cpu15.icache.ReadReq_miss_latency::cpu15.inst      6015247                       # number of ReadReq miss cycles
system.cpu15.icache.ReadReq_miss_latency::total      6015247                       # number of ReadReq miss cycles
system.cpu15.icache.demand_miss_latency::cpu15.inst      6015247                       # number of demand (read+write) miss cycles
system.cpu15.icache.demand_miss_latency::total      6015247                       # number of demand (read+write) miss cycles
system.cpu15.icache.overall_miss_latency::cpu15.inst      6015247                       # number of overall miss cycles
system.cpu15.icache.overall_miss_latency::total      6015247                       # number of overall miss cycles
system.cpu15.icache.ReadReq_accesses::cpu15.inst        19247                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total        19247                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.demand_accesses::cpu15.inst        19247                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total        19247                       # number of demand (read+write) accesses
system.cpu15.icache.overall_accesses::cpu15.inst        19247                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total        19247                       # number of overall (read+write) accesses
system.cpu15.icache.ReadReq_miss_rate::cpu15.inst     0.003273                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_miss_rate::total     0.003273                       # miss rate for ReadReq accesses
system.cpu15.icache.demand_miss_rate::cpu15.inst     0.003273                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::total     0.003273                       # miss rate for demand accesses
system.cpu15.icache.overall_miss_rate::cpu15.inst     0.003273                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::total     0.003273                       # miss rate for overall accesses
system.cpu15.icache.ReadReq_avg_miss_latency::cpu15.inst 95480.111111                       # average ReadReq miss latency
system.cpu15.icache.ReadReq_avg_miss_latency::total 95480.111111                       # average ReadReq miss latency
system.cpu15.icache.demand_avg_miss_latency::cpu15.inst 95480.111111                       # average overall miss latency
system.cpu15.icache.demand_avg_miss_latency::total 95480.111111                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::cpu15.inst 95480.111111                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::total 95480.111111                       # average overall miss latency
system.cpu15.icache.blocked_cycles::no_mshrs         2114                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_mshrs              12                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.avg_blocked_cycles::no_mshrs   176.166667                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.icache.fast_writes                     0                       # number of fast writes performed
system.cpu15.icache.cache_copies                    0                       # number of cache copies performed
system.cpu15.icache.ReadReq_mshr_hits::cpu15.inst           11                       # number of ReadReq MSHR hits
system.cpu15.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu15.icache.demand_mshr_hits::cpu15.inst           11                       # number of demand (read+write) MSHR hits
system.cpu15.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu15.icache.overall_mshr_hits::cpu15.inst           11                       # number of overall MSHR hits
system.cpu15.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu15.icache.ReadReq_mshr_misses::cpu15.inst           52                       # number of ReadReq MSHR misses
system.cpu15.icache.ReadReq_mshr_misses::total           52                       # number of ReadReq MSHR misses
system.cpu15.icache.demand_mshr_misses::cpu15.inst           52                       # number of demand (read+write) MSHR misses
system.cpu15.icache.demand_mshr_misses::total           52                       # number of demand (read+write) MSHR misses
system.cpu15.icache.overall_mshr_misses::cpu15.inst           52                       # number of overall MSHR misses
system.cpu15.icache.overall_mshr_misses::total           52                       # number of overall MSHR misses
system.cpu15.icache.ReadReq_mshr_miss_latency::cpu15.inst      5313247                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_latency::total      5313247                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_latency::cpu15.inst      5313247                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_latency::total      5313247                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_latency::cpu15.inst      5313247                       # number of overall MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_latency::total      5313247                       # number of overall MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_rate::cpu15.inst     0.002702                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_mshr_miss_rate::total     0.002702                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.demand_mshr_miss_rate::cpu15.inst     0.002702                       # mshr miss rate for demand accesses
system.cpu15.icache.demand_mshr_miss_rate::total     0.002702                       # mshr miss rate for demand accesses
system.cpu15.icache.overall_mshr_miss_rate::cpu15.inst     0.002702                       # mshr miss rate for overall accesses
system.cpu15.icache.overall_mshr_miss_rate::total     0.002702                       # mshr miss rate for overall accesses
system.cpu15.icache.ReadReq_avg_mshr_miss_latency::cpu15.inst 102177.826923                       # average ReadReq mshr miss latency
system.cpu15.icache.ReadReq_avg_mshr_miss_latency::total 102177.826923                       # average ReadReq mshr miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency::cpu15.inst 102177.826923                       # average overall mshr miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency::total 102177.826923                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency::cpu15.inst 102177.826923                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency::total 102177.826923                       # average overall mshr miss latency
system.cpu15.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                5093                       # Transaction distribution
system.membus.trans_dist::ReadResp               5092                       # Transaction distribution
system.membus.trans_dist::Writeback                98                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               18                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             31                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              49                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1092                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1092                       # Transaction distribution
system.membus.pkt_count_system.cpu00.icache.mem_side::system.mem_ctrls.port         1130                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu00.dcache.mem_side::system.mem_ctrls.port         2029                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu01.icache.mem_side::system.mem_ctrls.port           97                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu01.dcache.mem_side::system.mem_ctrls.port          289                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu02.icache.mem_side::system.mem_ctrls.port           94                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu02.dcache.mem_side::system.mem_ctrls.port          287                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu03.icache.mem_side::system.mem_ctrls.port           94                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu03.dcache.mem_side::system.mem_ctrls.port          287                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu04.icache.mem_side::system.mem_ctrls.port           96                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu04.dcache.mem_side::system.mem_ctrls.port          287                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu05.icache.mem_side::system.mem_ctrls.port           96                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu05.dcache.mem_side::system.mem_ctrls.port          288                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu06.icache.mem_side::system.mem_ctrls.port           88                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu06.dcache.mem_side::system.mem_ctrls.port          284                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu07.icache.mem_side::system.mem_ctrls.port           94                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu07.dcache.mem_side::system.mem_ctrls.port          293                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu08.icache.mem_side::system.mem_ctrls.port          100                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu08.dcache.mem_side::system.mem_ctrls.port          284                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu09.icache.mem_side::system.mem_ctrls.port          102                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu09.dcache.mem_side::system.mem_ctrls.port          282                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu10.icache.mem_side::system.mem_ctrls.port          102                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu10.dcache.mem_side::system.mem_ctrls.port          281                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu11.icache.mem_side::system.mem_ctrls.port          102                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu11.dcache.mem_side::system.mem_ctrls.port          282                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu12.icache.mem_side::system.mem_ctrls.port          102                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu12.dcache.mem_side::system.mem_ctrls.port          283                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu13.icache.mem_side::system.mem_ctrls.port          104                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu13.dcache.mem_side::system.mem_ctrls.port          284                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu14.icache.mem_side::system.mem_ctrls.port          102                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu14.dcache.mem_side::system.mem_ctrls.port          279                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu15.icache.mem_side::system.mem_ctrls.port          104                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu15.dcache.mem_side::system.mem_ctrls.port          281                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   8907                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu00.icache.mem_side::system.mem_ctrls.port        36160                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu00.dcache.mem_side::system.mem_ctrls.port        67712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu01.icache.mem_side::system.mem_ctrls.port         3072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu01.dcache.mem_side::system.mem_ctrls.port         1152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu02.icache.mem_side::system.mem_ctrls.port         3008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu02.dcache.mem_side::system.mem_ctrls.port         1152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu03.icache.mem_side::system.mem_ctrls.port         3008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu03.dcache.mem_side::system.mem_ctrls.port         1216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu04.icache.mem_side::system.mem_ctrls.port         3072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu04.dcache.mem_side::system.mem_ctrls.port         1152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu05.icache.mem_side::system.mem_ctrls.port         3072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu05.dcache.mem_side::system.mem_ctrls.port         1216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu06.icache.mem_side::system.mem_ctrls.port         2816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu06.dcache.mem_side::system.mem_ctrls.port         1216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu07.icache.mem_side::system.mem_ctrls.port         3008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu07.dcache.mem_side::system.mem_ctrls.port         1536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu08.icache.mem_side::system.mem_ctrls.port         3200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu08.dcache.mem_side::system.mem_ctrls.port         1600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu09.icache.mem_side::system.mem_ctrls.port         3264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu09.dcache.mem_side::system.mem_ctrls.port         1472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu10.icache.mem_side::system.mem_ctrls.port         3264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu10.dcache.mem_side::system.mem_ctrls.port         1344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu11.icache.mem_side::system.mem_ctrls.port         3264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu11.dcache.mem_side::system.mem_ctrls.port         1408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu12.icache.mem_side::system.mem_ctrls.port         3264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu12.dcache.mem_side::system.mem_ctrls.port         1408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu13.icache.mem_side::system.mem_ctrls.port         3328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu13.dcache.mem_side::system.mem_ctrls.port         1408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu14.icache.mem_side::system.mem_ctrls.port         3264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu14.dcache.mem_side::system.mem_ctrls.port         1216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu15.icache.mem_side::system.mem_ctrls.port         3328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu15.dcache.mem_side::system.mem_ctrls.port         1344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  170944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             3658                       # Total snoops (count)
system.membus.snoop_fanout::samples              6378                       # Request fanout histogram
system.membus.snoop_fanout::mean                   31                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::5                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::6                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::7                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::8                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::9                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::10                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::11                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::12                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::13                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::14                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::15                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::16                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::17                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::18                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::19                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::20                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::21                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::22                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::23                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::24                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::25                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::26                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::27                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::28                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::29                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::30                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::31                   6378    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::32                      0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value              31                       # Request fanout histogram
system.membus.snoop_fanout::max_value              31                       # Request fanout histogram
system.membus.snoop_fanout::total                6378                       # Request fanout histogram
system.membus.reqLayer0.occupancy             7843999                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               7.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy            3009250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.8                       # Layer utilization (%)
system.membus.respLayer2.occupancy            5115749                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              4.8                       # Layer utilization (%)
system.membus.respLayer5.occupancy             260250                       # Layer occupancy (ticks)
system.membus.respLayer5.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer6.occupancy            1425628                       # Layer occupancy (ticks)
system.membus.respLayer6.utilization              1.3                       # Layer utilization (%)
system.membus.respLayer9.occupancy             256750                       # Layer occupancy (ticks)
system.membus.respLayer9.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer10.occupancy           1430068                       # Layer occupancy (ticks)
system.membus.respLayer10.utilization             1.3                       # Layer utilization (%)
system.membus.respLayer13.occupancy            253000                       # Layer occupancy (ticks)
system.membus.respLayer13.utilization             0.2                       # Layer utilization (%)
system.membus.respLayer14.occupancy           1421347                       # Layer occupancy (ticks)
system.membus.respLayer14.utilization             1.3                       # Layer utilization (%)
system.membus.respLayer17.occupancy            260000                       # Layer occupancy (ticks)
system.membus.respLayer17.utilization             0.2                       # Layer utilization (%)
system.membus.respLayer18.occupancy           1401654                       # Layer occupancy (ticks)
system.membus.respLayer18.utilization             1.3                       # Layer utilization (%)
system.membus.respLayer21.occupancy            257250                       # Layer occupancy (ticks)
system.membus.respLayer21.utilization             0.2                       # Layer utilization (%)
system.membus.respLayer22.occupancy           1400416                       # Layer occupancy (ticks)
system.membus.respLayer22.utilization             1.3                       # Layer utilization (%)
system.membus.respLayer25.occupancy            238750                       # Layer occupancy (ticks)
system.membus.respLayer25.utilization             0.2                       # Layer utilization (%)
system.membus.respLayer26.occupancy           1423787                       # Layer occupancy (ticks)
system.membus.respLayer26.utilization             1.3                       # Layer utilization (%)
system.membus.respLayer29.occupancy            251000                       # Layer occupancy (ticks)
system.membus.respLayer29.utilization             0.2                       # Layer utilization (%)
system.membus.respLayer30.occupancy           1417616                       # Layer occupancy (ticks)
system.membus.respLayer30.utilization             1.3                       # Layer utilization (%)
system.membus.respLayer33.occupancy            265750                       # Layer occupancy (ticks)
system.membus.respLayer33.utilization             0.2                       # Layer utilization (%)
system.membus.respLayer34.occupancy           1378823                       # Layer occupancy (ticks)
system.membus.respLayer34.utilization             1.3                       # Layer utilization (%)
system.membus.respLayer37.occupancy            270750                       # Layer occupancy (ticks)
system.membus.respLayer37.utilization             0.3                       # Layer utilization (%)
system.membus.respLayer38.occupancy           1392016                       # Layer occupancy (ticks)
system.membus.respLayer38.utilization             1.3                       # Layer utilization (%)
system.membus.respLayer41.occupancy            275500                       # Layer occupancy (ticks)
system.membus.respLayer41.utilization             0.3                       # Layer utilization (%)
system.membus.respLayer42.occupancy           1379040                       # Layer occupancy (ticks)
system.membus.respLayer42.utilization             1.3                       # Layer utilization (%)
system.membus.respLayer45.occupancy            273250                       # Layer occupancy (ticks)
system.membus.respLayer45.utilization             0.3                       # Layer utilization (%)
system.membus.respLayer46.occupancy           1395019                       # Layer occupancy (ticks)
system.membus.respLayer46.utilization             1.3                       # Layer utilization (%)
system.membus.respLayer49.occupancy            273250                       # Layer occupancy (ticks)
system.membus.respLayer49.utilization             0.3                       # Layer utilization (%)
system.membus.respLayer50.occupancy           1369106                       # Layer occupancy (ticks)
system.membus.respLayer50.utilization             1.3                       # Layer utilization (%)
system.membus.respLayer53.occupancy            279750                       # Layer occupancy (ticks)
system.membus.respLayer53.utilization             0.3                       # Layer utilization (%)
system.membus.respLayer54.occupancy           1378360                       # Layer occupancy (ticks)
system.membus.respLayer54.utilization             1.3                       # Layer utilization (%)
system.membus.respLayer57.occupancy            273000                       # Layer occupancy (ticks)
system.membus.respLayer57.utilization             0.3                       # Layer utilization (%)
system.membus.respLayer58.occupancy           1339427                       # Layer occupancy (ticks)
system.membus.respLayer58.utilization             1.3                       # Layer utilization (%)
system.membus.respLayer61.occupancy            277750                       # Layer occupancy (ticks)
system.membus.respLayer61.utilization             0.3                       # Layer utilization (%)
system.membus.respLayer62.occupancy           1348145                       # Layer occupancy (ticks)
system.membus.respLayer62.utilization             1.3                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
