// Seed: 2306881766
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  input wire id_13;
  output wire id_12;
  output wire id_11;
  output wire id_10;
  output wire id_9;
  inout wire id_8;
  input wire id_7;
  output uwire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_6 = 1;
  logic [-1 : 1] id_14 = -1'h0;
  wire id_15;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  inout wire id_8;
  output wire id_7;
  module_0 modCall_1 (
      id_1,
      id_3,
      id_5,
      id_3,
      id_6,
      id_6,
      id_6,
      id_3,
      id_8,
      id_3,
      id_5,
      id_6,
      id_6
  );
  inout wire id_6;
  inout wire id_5;
  inout logic [7:0] id_4;
  inout uwire id_3;
  input wire id_2;
  input wire id_1;
  wire id_10;
  ;
  assign id_3 = -1'b0;
  assign id_4[1] = -1;
endmodule
