Source Block: hdl/library/util_axis_fifo/address_sync.v@54:64@HdlIdDef
);

parameter C_ADDRESS_WIDTH = 4;

reg [C_ADDRESS_WIDTH:0] room = 2**C_ADDRESS_WIDTH;
reg [C_ADDRESS_WIDTH:0] level = 'h00;
reg [C_ADDRESS_WIDTH:0] level_next;

assign s_axis_room = room;
assign m_axis_level = level;


Diff Content:
- 59 reg [C_ADDRESS_WIDTH:0] level = 'h00;

Clone Blocks:
Clone Blocks 1:
hdl/library/util_axis_fifo/address_sync.v@55:65

parameter C_ADDRESS_WIDTH = 4;

reg [C_ADDRESS_WIDTH:0] room = 2**C_ADDRESS_WIDTH;
reg [C_ADDRESS_WIDTH:0] level = 'h00;
reg [C_ADDRESS_WIDTH:0] level_next;

assign s_axis_room = room;
assign m_axis_level = level;

wire read = m_axis_ready & m_axis_valid;

Clone Blocks 2:
hdl/library/util_axis_fifo/address_sync.v@53:63
	output [C_ADDRESS_WIDTH:0] s_axis_room
);

parameter C_ADDRESS_WIDTH = 4;

reg [C_ADDRESS_WIDTH:0] room = 2**C_ADDRESS_WIDTH;
reg [C_ADDRESS_WIDTH:0] level = 'h00;
reg [C_ADDRESS_WIDTH:0] level_next;

assign s_axis_room = room;
assign m_axis_level = level;

