/******************************************************************************
 *   COPYRIGHT (C) 2013 PMC-SIERRA, INC. ALL RIGHTS RESERVED.
 * --------------------------------------------------------------------------
 *  This software embodies materials and concepts which are proprietary and
 *  confidential to PMC-Sierra, Inc.
 *  PMC-Sierra distributes this software to its customers pursuant to the
 *  terms and conditions of the Software License Agreement
 *  contained in the text file software.lic that is distributed along with
 *  the software. This software can only be utilized if all
 *  terms and conditions of the Software License Agreement are
 *  accepted. If there are any questions, concerns, or if the
 *  Software License Agreement text file, software.lic, is missing please
 *  contact PMC-Sierra for assistance.
 * -------------------------------------------------------------------------
 *   DESCRIPTION:
 *     Contains all register offset and register bit definitions for the
 *     t8_40n block
 *****************************************************************************/
#ifndef _T8_40N_REGS_H
#define _T8_40N_REGS_H

#ifdef __cplusplus
extern "C" {
#endif /* __cplusplus */


/*--------------------.
 | register addresses |
 +-------------------*/
#define PMC_MDSP_T8_40N_REG_CONFIG_1_LW20_80_15                                    0x00000400
#define PMC_MDSP_T8_40N_REG_CONFIG_2_LW20_80_15                                    0x00000404
#define PMC_MDSP_T8_40N_REG_CONFIG_LW20_80_16_LW20_80_15_LW20_80_37_LW20_80_12_TSB 0x00000408
#define PMC_MDSP_T8_40N_REG_CONFIG_1_LW20_80_36                                    0x0000040c
#define PMC_MDSP_T8_40N_REG_CONFIG_2_LW20_80_36                                    0x00000410
#define PMC_MDSP_T8_40N_REG_CONFIG_3_LW20_80_36                                    0x00000414
#define PMC_MDSP_T8_40N_REG_CONFIG_4_LW20_80_36                                    0x00000418
#define PMC_MDSP_T8_40N_REG_A_INTERP_DATAIN_SMP_0_TO_5                             0x0000041c
#define PMC_MDSP_T8_40N_REG_A_INTERP_DATAIN_SMP_5_TO_9                             0x00000420
#define PMC_MDSP_T8_40N_REG_A_INTERP_DATAIN_SMP_10_TO_37                           0x00000424
#define PMC_MDSP_T8_40N_REG_A_INTERP_DATAIN_SMP_15_TO_19                           0x00000428
#define PMC_MDSP_T8_40N_REG_A_INTERP_DATAIN_SMP_20_TO_23                           0x0000042c
#define PMC_MDSP_T8_40N_REG_B_INTERP_DATAIN_SMP_0_TO_5                             0x00000430
#define PMC_MDSP_T8_40N_REG_B_INTERP_DATAIN_SMP_5_TO_9                             0x00000434
#define PMC_MDSP_T8_40N_REG_B_INTERP_DATAIN_SMP_10_TO_37                           0x00000438
#define PMC_MDSP_T8_40N_REG_B_INTERP_DATAIN_SMP_15_TO_19                           0x0000043c
#define PMC_MDSP_T8_40N_REG_B_INTERP_DATAIN_SMP_20_TO_23                           0x00000440
#define PMC_MDSP_T8_40N_REG_C_INTERP_DATAIN_SMP_0_TO_5                             0x00000444
#define PMC_MDSP_T8_40N_REG_C_INTERP_DATAIN_SMP_5_TO_9                             0x00000448
#define PMC_MDSP_T8_40N_REG_C_INTERP_DATAIN_SMP_10_TO_37                           0x0000044c
#define PMC_MDSP_T8_40N_REG_C_INTERP_DATAIN_SMP_15_TO_19                           0x00000450
#define PMC_MDSP_T8_40N_REG_C_INTERP_DATAIN_SMP_20_TO_23                           0x00000454
#define PMC_MDSP_T8_40N_REG_A_TIMING_CTRL                                          0x00000458
#define PMC_MDSP_T8_40N_REG_B_TIMING_CTRL                                          0x0000045c
#define PMC_MDSP_T8_40N_REG_C_TIMING_CTRL                                          0x00000460
#define PMC_MDSP_T8_40N_REG_DFE_STATE                                              0x00000464
#define PMC_MDSP_T8_40N_REG_TCB_STATE                                              0x00000468
#define PMC_MDSP_T8_40N_REG_ADD_DROP_ADDCNT                                        0x0000046c
#define PMC_MDSP_T8_40N_REG_ADD_DROP_DROPCNT                                       0x00000470
#define PMC_MDSP_T8_40N_REG_ADD_DROP_DIFFCNT                                       0x00000474
#define PMC_MDSP_T8_40N_REG_ADD_DROP_BLOCKCNT                                      0x00000478

/*-----------------------------------------.
 | Register 0x00000400 CONFIG_1_LW20_80_15 |
 +-----------------------------------------+
 | bit  29:24 R/W  ADC_LEVELS_VEC_29_TO_24 |
 | bit  23:18 R/W  ADC_LEVELS_VEC_23_TO_18 |
 | bit  17:12 R/W  ADC_LEVELS_VEC_17_TO_12 |
 | bit  11:6  R/W  ADC_LEVELS_VEC_11_TO_6  |
 | bit  5:0   R/W  ADC_LEVELS_VEC_5_TO_0   |
 +----------------------------------------*/
#define PMC_MDSP_T8_40N_REG_CONFIG_1_LW20_80_15_UNUSED_MASK                 0xc0000000
#define MDSP_T8_40N_REG_CONFIG_1_LW20_80_15_BIT_ADC_LEVELS_VEC_29_TO_24_MSK 0x3f000000
#define MDSP_T8_40N_REG_CONFIG_1_LW20_80_15_BIT_ADC_LEVELS_VEC_29_TO_24_OFF 24
#define MDSP_T8_40N_REG_CONFIG_1_LW20_80_15_BIT_ADC_LEVELS_VEC_23_TO_18_MSK 0x00fc0000
#define MDSP_T8_40N_REG_CONFIG_1_LW20_80_15_BIT_ADC_LEVELS_VEC_23_TO_18_OFF 18
#define MDSP_T8_40N_REG_CONFIG_1_LW20_80_15_BIT_ADC_LEVELS_VEC_17_TO_12_MSK 0x0003f000
#define MDSP_T8_40N_REG_CONFIG_1_LW20_80_15_BIT_ADC_LEVELS_VEC_17_TO_12_OFF 12
#define MDSP_T8_40N_REG_CONFIG_1_LW20_80_15_BIT_ADC_LEVELS_VEC_11_TO_6_MSK  0x00000fc0
#define MDSP_T8_40N_REG_CONFIG_1_LW20_80_15_BIT_ADC_LEVELS_VEC_11_TO_6_OFF  6
#define MDSP_T8_40N_REG_CONFIG_1_LW20_80_15_BIT_ADC_LEVELS_VEC_5_TO_0_MSK   0x0000003f
#define MDSP_T8_40N_REG_CONFIG_1_LW20_80_15_BIT_ADC_LEVELS_VEC_5_TO_0_OFF   0

/*-----------------------------------------.
 | Register 0x00000404 CONFIG_2_LW20_80_15 |
 +-----------------------------------------+
 | bit  29:24 R/W  ADC_LEVELS_VEC_59_TO_54 |
 | bit  23:18 R/W  ADC_LEVELS_VEC_53_TO_48 |
 | bit  17:12 R/W  ADC_LEVELS_VEC_47_TO_42 |
 | bit  11:6  R/W  ADC_LEVELS_VEC_41_TO_36 |
 | bit  5:0   R/W  ADC_LEVELS_VEC_35_TO_30 |
 +----------------------------------------*/
#define PMC_MDSP_T8_40N_REG_CONFIG_2_LW20_80_15_UNUSED_MASK                 0xc0000000
#define MDSP_T8_40N_REG_CONFIG_2_LW20_80_15_BIT_ADC_LEVELS_VEC_59_TO_54_MSK 0x3f000000
#define MDSP_T8_40N_REG_CONFIG_2_LW20_80_15_BIT_ADC_LEVELS_VEC_59_TO_54_OFF 24
#define MDSP_T8_40N_REG_CONFIG_2_LW20_80_15_BIT_ADC_LEVELS_VEC_53_TO_48_MSK 0x00fc0000
#define MDSP_T8_40N_REG_CONFIG_2_LW20_80_15_BIT_ADC_LEVELS_VEC_53_TO_48_OFF 18
#define MDSP_T8_40N_REG_CONFIG_2_LW20_80_15_BIT_ADC_LEVELS_VEC_47_TO_42_MSK 0x0003f000
#define MDSP_T8_40N_REG_CONFIG_2_LW20_80_15_BIT_ADC_LEVELS_VEC_47_TO_42_OFF 12
#define MDSP_T8_40N_REG_CONFIG_2_LW20_80_15_BIT_ADC_LEVELS_VEC_41_TO_36_MSK 0x00000fc0
#define MDSP_T8_40N_REG_CONFIG_2_LW20_80_15_BIT_ADC_LEVELS_VEC_41_TO_36_OFF 6
#define MDSP_T8_40N_REG_CONFIG_2_LW20_80_15_BIT_ADC_LEVELS_VEC_35_TO_30_MSK 0x0000003f
#define MDSP_T8_40N_REG_CONFIG_2_LW20_80_15_BIT_ADC_LEVELS_VEC_35_TO_30_OFF 0

/*----------------------------------------------------------------------------.
 | Register 0x00000408 CONFIG_LW20_80_16_LW20_80_15_LW20_80_37_LW20_80_12_TSB |
 +----------------------------------------------------------------------------+
 | bit  31    R/W  FIFO_HW_RESET_EN                                           |
 | bit  30    R/W  FIFO_RESET_FROM_PCBI                                       |
 | bit  29:27 R/W  RD_PTR_RCNTR                                               |
 | bit  26    R/W  BUS_WIDTH                                                  |
 | bit  18    R/W  ADD_DROP_HOLD                                              |
 | bit  17    R/W  DLB_ENB                                                    |
 | bit  16    R/W  CFG_FROM_PCBI_EN                                           |
 | bit  15    R/W  PCBI_PARAM_EN                                              |
 | bit  14    R/W  CAPTURE_REQ                                                |
 | bit  11    R/W  DFE_BYPASS                                                 |
 | bit  10    R/W  INV_DFE_OUT                                                |
 | bit  9     R/W  INV_DFE_ERROR                                              |
 | bit  8     R/W  INV_DP_FFE_IN                                              |
 | bit  5:0   R/W  ADC_LEVELS_VEC_65_TO_60                                    |
 +---------------------------------------------------------------------------*/
#define PMC_MDSP_T8_40N_REG_CONFIG_LW20_80_16_LW20_80_15_LW20_80_37_LW20_80_12_TSB_UNUSED_MASK                 0x03f830c0
#define MDSP_T8_40N_REG_CONFIG_LW20_80_16_LW20_80_15_LW20_80_37_LW20_80_12_TSB_BIT_FIFO_HW_RESET_EN_MSK        0x80000000
#define MDSP_T8_40N_REG_CONFIG_LW20_80_16_LW20_80_15_LW20_80_37_LW20_80_12_TSB_BIT_FIFO_HW_RESET_EN_OFF        31
#define MDSP_T8_40N_REG_CONFIG_LW20_80_16_LW20_80_15_LW20_80_37_LW20_80_12_TSB_BIT_FIFO_RESET_FROM_PCBI_MSK    0x40000000
#define MDSP_T8_40N_REG_CONFIG_LW20_80_16_LW20_80_15_LW20_80_37_LW20_80_12_TSB_BIT_FIFO_RESET_FROM_PCBI_OFF    30
#define MDSP_T8_40N_REG_CONFIG_LW20_80_16_LW20_80_15_LW20_80_37_LW20_80_12_TSB_BIT_RD_PTR_RCNTR_MSK            0x38000000
#define MDSP_T8_40N_REG_CONFIG_LW20_80_16_LW20_80_15_LW20_80_37_LW20_80_12_TSB_BIT_RD_PTR_RCNTR_OFF            27
#define MDSP_T8_40N_REG_CONFIG_LW20_80_16_LW20_80_15_LW20_80_37_LW20_80_12_TSB_BIT_BUS_WIDTH_MSK               0x04000000
#define MDSP_T8_40N_REG_CONFIG_LW20_80_16_LW20_80_15_LW20_80_37_LW20_80_12_TSB_BIT_BUS_WIDTH_OFF               26
#define MDSP_T8_40N_REG_CONFIG_LW20_80_16_LW20_80_15_LW20_80_37_LW20_80_12_TSB_BIT_ADD_DROP_HOLD_MSK           0x00040000
#define MDSP_T8_40N_REG_CONFIG_LW20_80_16_LW20_80_15_LW20_80_37_LW20_80_12_TSB_BIT_ADD_DROP_HOLD_OFF           18
#define MDSP_T8_40N_REG_CONFIG_LW20_80_16_LW20_80_15_LW20_80_37_LW20_80_12_TSB_BIT_DLB_ENB_MSK                 0x00020000
#define MDSP_T8_40N_REG_CONFIG_LW20_80_16_LW20_80_15_LW20_80_37_LW20_80_12_TSB_BIT_DLB_ENB_OFF                 17
#define MDSP_T8_40N_REG_CONFIG_LW20_80_16_LW20_80_15_LW20_80_37_LW20_80_12_TSB_BIT_CFG_FROM_PCBI_EN_MSK        0x00010000
#define MDSP_T8_40N_REG_CONFIG_LW20_80_16_LW20_80_15_LW20_80_37_LW20_80_12_TSB_BIT_CFG_FROM_PCBI_EN_OFF        16
#define MDSP_T8_40N_REG_CONFIG_LW20_80_16_LW20_80_15_LW20_80_37_LW20_80_12_TSB_BIT_PCBI_PARAM_EN_MSK           0x00008000
#define MDSP_T8_40N_REG_CONFIG_LW20_80_16_LW20_80_15_LW20_80_37_LW20_80_12_TSB_BIT_PCBI_PARAM_EN_OFF           15
#define MDSP_T8_40N_REG_CONFIG_LW20_80_16_LW20_80_15_LW20_80_37_LW20_80_12_TSB_BIT_CAPTURE_REQ_MSK             0x00004000
#define MDSP_T8_40N_REG_CONFIG_LW20_80_16_LW20_80_15_LW20_80_37_LW20_80_12_TSB_BIT_CAPTURE_REQ_OFF             14
#define MDSP_T8_40N_REG_CONFIG_LW20_80_16_LW20_80_15_LW20_80_37_LW20_80_12_TSB_BIT_DFE_BYPASS_MSK              0x00000800
#define MDSP_T8_40N_REG_CONFIG_LW20_80_16_LW20_80_15_LW20_80_37_LW20_80_12_TSB_BIT_DFE_BYPASS_OFF              11
#define MDSP_T8_40N_REG_CONFIG_LW20_80_16_LW20_80_15_LW20_80_37_LW20_80_12_TSB_BIT_INV_DFE_OUT_MSK             0x00000400
#define MDSP_T8_40N_REG_CONFIG_LW20_80_16_LW20_80_15_LW20_80_37_LW20_80_12_TSB_BIT_INV_DFE_OUT_OFF             10
#define MDSP_T8_40N_REG_CONFIG_LW20_80_16_LW20_80_15_LW20_80_37_LW20_80_12_TSB_BIT_INV_DFE_ERROR_MSK           0x00000200
#define MDSP_T8_40N_REG_CONFIG_LW20_80_16_LW20_80_15_LW20_80_37_LW20_80_12_TSB_BIT_INV_DFE_ERROR_OFF           9
#define MDSP_T8_40N_REG_CONFIG_LW20_80_16_LW20_80_15_LW20_80_37_LW20_80_12_TSB_BIT_INV_DP_FFE_IN_MSK           0x00000100
#define MDSP_T8_40N_REG_CONFIG_LW20_80_16_LW20_80_15_LW20_80_37_LW20_80_12_TSB_BIT_INV_DP_FFE_IN_OFF           8
#define MDSP_T8_40N_REG_CONFIG_LW20_80_16_LW20_80_15_LW20_80_37_LW20_80_12_TSB_BIT_ADC_LEVELS_VEC_65_TO_60_MSK 0x0000003f
#define MDSP_T8_40N_REG_CONFIG_LW20_80_16_LW20_80_15_LW20_80_37_LW20_80_12_TSB_BIT_ADC_LEVELS_VEC_65_TO_60_OFF 0

/*-----------------------------------------.
 | Register 0x0000040c CONFIG_1_LW20_80_36 |
 +-----------------------------------------+
 | bit  26    R/W  TR_FFE_B_TIMING_DIS     |
 | bit  25    R/W  TR_FFE_A_TIMING_DIS     |
 | bit  24    R/W  TR_FFE_B_DATA_DIS       |
 | bit  23    R/W  TR_FFE_A_DATA_DIS       |
 | bit  21    R/W  LF_INTEG_LEFT_SHIFT     |
 | bit  20:16 R/W  LF_INTEG_CTRL_GAIN      |
 | bit  14    R/W  LF_PROP_LEFT_SHIFT      |
 | bit  13:9  R/W  LF_PROP_CTRL_GAIN       |
 | bit  8     R/W  TED_HOLD_OUTPUT_EN      |
 | bit  7:6   R/W  TED_MODE_SEL            |
 | bit  4:0   R/W  LF_BIAS                 |
 +----------------------------------------*/
#define PMC_MDSP_T8_40N_REG_CONFIG_1_LW20_80_36_UNUSED_MASK             0xf8408020
#define MDSP_T8_40N_REG_CONFIG_1_LW20_80_36_BIT_TR_FFE_B_TIMING_DIS_MSK 0x04000000
#define MDSP_T8_40N_REG_CONFIG_1_LW20_80_36_BIT_TR_FFE_B_TIMING_DIS_OFF 26
#define MDSP_T8_40N_REG_CONFIG_1_LW20_80_36_BIT_TR_FFE_A_TIMING_DIS_MSK 0x02000000
#define MDSP_T8_40N_REG_CONFIG_1_LW20_80_36_BIT_TR_FFE_A_TIMING_DIS_OFF 25
#define MDSP_T8_40N_REG_CONFIG_1_LW20_80_36_BIT_TR_FFE_B_DATA_DIS_MSK   0x01000000
#define MDSP_T8_40N_REG_CONFIG_1_LW20_80_36_BIT_TR_FFE_B_DATA_DIS_OFF   24
#define MDSP_T8_40N_REG_CONFIG_1_LW20_80_36_BIT_TR_FFE_A_DATA_DIS_MSK   0x00800000
#define MDSP_T8_40N_REG_CONFIG_1_LW20_80_36_BIT_TR_FFE_A_DATA_DIS_OFF   23
#define MDSP_T8_40N_REG_CONFIG_1_LW20_80_36_BIT_LF_INTEG_LEFT_SHIFT_MSK 0x00200000
#define MDSP_T8_40N_REG_CONFIG_1_LW20_80_36_BIT_LF_INTEG_LEFT_SHIFT_OFF 21
#define MDSP_T8_40N_REG_CONFIG_1_LW20_80_36_BIT_LF_INTEG_CTRL_GAIN_MSK  0x001f0000
#define MDSP_T8_40N_REG_CONFIG_1_LW20_80_36_BIT_LF_INTEG_CTRL_GAIN_OFF  16
#define MDSP_T8_40N_REG_CONFIG_1_LW20_80_36_BIT_LF_PROP_LEFT_SHIFT_MSK  0x00004000
#define MDSP_T8_40N_REG_CONFIG_1_LW20_80_36_BIT_LF_PROP_LEFT_SHIFT_OFF  14
#define MDSP_T8_40N_REG_CONFIG_1_LW20_80_36_BIT_LF_PROP_CTRL_GAIN_MSK   0x00003e00
#define MDSP_T8_40N_REG_CONFIG_1_LW20_80_36_BIT_LF_PROP_CTRL_GAIN_OFF   9
#define MDSP_T8_40N_REG_CONFIG_1_LW20_80_36_BIT_TED_HOLD_OUTPUT_EN_MSK  0x00000100
#define MDSP_T8_40N_REG_CONFIG_1_LW20_80_36_BIT_TED_HOLD_OUTPUT_EN_OFF  8
#define MDSP_T8_40N_REG_CONFIG_1_LW20_80_36_BIT_TED_MODE_SEL_MSK        0x000000c0
#define MDSP_T8_40N_REG_CONFIG_1_LW20_80_36_BIT_TED_MODE_SEL_OFF        6
#define MDSP_T8_40N_REG_CONFIG_1_LW20_80_36_BIT_LF_BIAS_MSK             0x0000001f
#define MDSP_T8_40N_REG_CONFIG_1_LW20_80_36_BIT_LF_BIAS_OFF             0

/*-----------------------------------------.
 | Register 0x00000410 CONFIG_2_LW20_80_36 |
 +-----------------------------------------+
 | bit  25:21 R/W  PC_INTERP_IDX_OVR       |
 | bit  20    R/W  PC_INTERP_IDX_OVR_EN    |
 | bit  19:18 R/W  LF_INTEG_OUT_MODE       |
 | bit  7:0   R/W  LF_INTEG_OUT_OVR        |
 +----------------------------------------*/
#define PMC_MDSP_T8_40N_REG_CONFIG_2_LW20_80_36_UNUSED_MASK              0xfc03ff00
#define MDSP_T8_40N_REG_CONFIG_2_LW20_80_36_BIT_PC_INTERP_IDX_OVR_MSK    0x03e00000
#define MDSP_T8_40N_REG_CONFIG_2_LW20_80_36_BIT_PC_INTERP_IDX_OVR_OFF    21
#define MDSP_T8_40N_REG_CONFIG_2_LW20_80_36_BIT_PC_INTERP_IDX_OVR_EN_MSK 0x00100000
#define MDSP_T8_40N_REG_CONFIG_2_LW20_80_36_BIT_PC_INTERP_IDX_OVR_EN_OFF 20
#define MDSP_T8_40N_REG_CONFIG_2_LW20_80_36_BIT_LF_INTEG_OUT_MODE_MSK    0x000c0000
#define MDSP_T8_40N_REG_CONFIG_2_LW20_80_36_BIT_LF_INTEG_OUT_MODE_OFF    18
#define MDSP_T8_40N_REG_CONFIG_2_LW20_80_36_BIT_LF_INTEG_OUT_OVR_MSK     0x000000ff
#define MDSP_T8_40N_REG_CONFIG_2_LW20_80_36_BIT_LF_INTEG_OUT_OVR_OFF     0

/*-----------------------------------------.
 | Register 0x00000414 CONFIG_3_LW20_80_36 |
 +-----------------------------------------+
 | bit  29:24 R/W  PC_NEG_OFFSET           |
 | bit  23:18 R/W  PC_POS_OFFSET           |
 | bit  7:0   R/W  LF_CLAMP_MAX            |
 +----------------------------------------*/
#define PMC_MDSP_T8_40N_REG_CONFIG_3_LW20_80_36_UNUSED_MASK       0xc003ff00
#define MDSP_T8_40N_REG_CONFIG_3_LW20_80_36_BIT_PC_NEG_OFFSET_MSK 0x3f000000
#define MDSP_T8_40N_REG_CONFIG_3_LW20_80_36_BIT_PC_NEG_OFFSET_OFF 24
#define MDSP_T8_40N_REG_CONFIG_3_LW20_80_36_BIT_PC_POS_OFFSET_MSK 0x00fc0000
#define MDSP_T8_40N_REG_CONFIG_3_LW20_80_36_BIT_PC_POS_OFFSET_OFF 18
#define MDSP_T8_40N_REG_CONFIG_3_LW20_80_36_BIT_LF_CLAMP_MAX_MSK  0x000000ff
#define MDSP_T8_40N_REG_CONFIG_3_LW20_80_36_BIT_LF_CLAMP_MAX_OFF  0

/*-----------------------------------------.
 | Register 0x00000418 CONFIG_4_LW20_80_36 |
 +-----------------------------------------+
 | bit  27:23 R/W  PC_TH_DROP              |
 | bit  22:18 R/W  PC_TH_ADD               |
 | bit  17:12 R/W  EQ_TARGET_AMP           |
 | bit  7:0   R/W  LF_CLAMP_MIN            |
 +----------------------------------------*/
#define PMC_MDSP_T8_40N_REG_CONFIG_4_LW20_80_36_UNUSED_MASK       0xf0000f00
#define MDSP_T8_40N_REG_CONFIG_4_LW20_80_36_BIT_PC_TH_DROP_MSK    0x0f800000
#define MDSP_T8_40N_REG_CONFIG_4_LW20_80_36_BIT_PC_TH_DROP_OFF    23
#define MDSP_T8_40N_REG_CONFIG_4_LW20_80_36_BIT_PC_TH_ADD_MSK     0x007c0000
#define MDSP_T8_40N_REG_CONFIG_4_LW20_80_36_BIT_PC_TH_ADD_OFF     18
#define MDSP_T8_40N_REG_CONFIG_4_LW20_80_36_BIT_EQ_TARGET_AMP_MSK 0x0003f000
#define MDSP_T8_40N_REG_CONFIG_4_LW20_80_36_BIT_EQ_TARGET_AMP_OFF 12
#define MDSP_T8_40N_REG_CONFIG_4_LW20_80_36_BIT_LF_CLAMP_MIN_MSK  0x000000ff
#define MDSP_T8_40N_REG_CONFIG_4_LW20_80_36_BIT_LF_CLAMP_MIN_OFF  0

/*------------------------------------------------.
 | Register 0x0000041c A_INTERP_DATAIN_SMP_0_TO_5 |
 +------------------------------------------------+
 | bit  29:24 R  A_INTERP_DATAIN_SMP_4            |
 | bit  23:18 R  A_INTERP_DATAIN_SMP_3            |
 | bit  17:12 R  A_INTERP_DATAIN_SMP_2            |
 | bit  11:6  R  A_INTERP_DATAIN_SMP_1            |
 | bit  5:0   R  A_INTERP_DATAIN_SMP_0            |
 +-----------------------------------------------*/
#define PMC_MDSP_T8_40N_REG_A_INTERP_DATAIN_SMP_0_TO_5_UNUSED_MASK               0xc0000000
#define MDSP_T8_40N_REG_A_INTERP_DATAIN_SMP_0_TO_5_BIT_A_INTERP_DATAIN_SMP_4_MSK 0x3f000000
#define MDSP_T8_40N_REG_A_INTERP_DATAIN_SMP_0_TO_5_BIT_A_INTERP_DATAIN_SMP_4_OFF 24
#define MDSP_T8_40N_REG_A_INTERP_DATAIN_SMP_0_TO_5_BIT_A_INTERP_DATAIN_SMP_3_MSK 0x00fc0000
#define MDSP_T8_40N_REG_A_INTERP_DATAIN_SMP_0_TO_5_BIT_A_INTERP_DATAIN_SMP_3_OFF 18
#define MDSP_T8_40N_REG_A_INTERP_DATAIN_SMP_0_TO_5_BIT_A_INTERP_DATAIN_SMP_2_MSK 0x0003f000
#define MDSP_T8_40N_REG_A_INTERP_DATAIN_SMP_0_TO_5_BIT_A_INTERP_DATAIN_SMP_2_OFF 12
#define MDSP_T8_40N_REG_A_INTERP_DATAIN_SMP_0_TO_5_BIT_A_INTERP_DATAIN_SMP_1_MSK 0x00000fc0
#define MDSP_T8_40N_REG_A_INTERP_DATAIN_SMP_0_TO_5_BIT_A_INTERP_DATAIN_SMP_1_OFF 6
#define MDSP_T8_40N_REG_A_INTERP_DATAIN_SMP_0_TO_5_BIT_A_INTERP_DATAIN_SMP_0_MSK 0x0000003f
#define MDSP_T8_40N_REG_A_INTERP_DATAIN_SMP_0_TO_5_BIT_A_INTERP_DATAIN_SMP_0_OFF 0

/*------------------------------------------------.
 | Register 0x00000420 A_INTERP_DATAIN_SMP_5_TO_9 |
 +------------------------------------------------+
 | bit  29:24 R  A_INTERP_DATAIN_SMP_9            |
 | bit  23:18 R  A_INTERP_DATAIN_SMP_8            |
 | bit  17:12 R  A_INTERP_DATAIN_SMP_7            |
 | bit  11:6  R  A_INTERP_DATAIN_SMP_6            |
 | bit  5:0   R  A_INTERP_DATAIN_SMP_5            |
 +-----------------------------------------------*/
#define PMC_MDSP_T8_40N_REG_A_INTERP_DATAIN_SMP_5_TO_9_UNUSED_MASK               0xc0000000
#define MDSP_T8_40N_REG_A_INTERP_DATAIN_SMP_5_TO_9_BIT_A_INTERP_DATAIN_SMP_9_MSK 0x3f000000
#define MDSP_T8_40N_REG_A_INTERP_DATAIN_SMP_5_TO_9_BIT_A_INTERP_DATAIN_SMP_9_OFF 24
#define MDSP_T8_40N_REG_A_INTERP_DATAIN_SMP_5_TO_9_BIT_A_INTERP_DATAIN_SMP_8_MSK 0x00fc0000
#define MDSP_T8_40N_REG_A_INTERP_DATAIN_SMP_5_TO_9_BIT_A_INTERP_DATAIN_SMP_8_OFF 18
#define MDSP_T8_40N_REG_A_INTERP_DATAIN_SMP_5_TO_9_BIT_A_INTERP_DATAIN_SMP_7_MSK 0x0003f000
#define MDSP_T8_40N_REG_A_INTERP_DATAIN_SMP_5_TO_9_BIT_A_INTERP_DATAIN_SMP_7_OFF 12
#define MDSP_T8_40N_REG_A_INTERP_DATAIN_SMP_5_TO_9_BIT_A_INTERP_DATAIN_SMP_6_MSK 0x00000fc0
#define MDSP_T8_40N_REG_A_INTERP_DATAIN_SMP_5_TO_9_BIT_A_INTERP_DATAIN_SMP_6_OFF 6
#define MDSP_T8_40N_REG_A_INTERP_DATAIN_SMP_5_TO_9_BIT_A_INTERP_DATAIN_SMP_5_MSK 0x0000003f
#define MDSP_T8_40N_REG_A_INTERP_DATAIN_SMP_5_TO_9_BIT_A_INTERP_DATAIN_SMP_5_OFF 0

/*--------------------------------------------------.
 | Register 0x00000424 A_INTERP_DATAIN_SMP_10_TO_37 |
 +--------------------------------------------------+
 | bit  29:24 R  A_INTERP_DATAIN_SMP_14             |
 | bit  23:18 R  A_INTERP_DATAIN_SMP_13             |
 | bit  17:12 R  A_INTERP_DATAIN_SMP_12             |
 | bit  11:6  R  A_INTERP_DATAIN_SMP_11             |
 | bit  5:0   R  A_INTERP_DATAIN_SMP_10             |
 +-------------------------------------------------*/
#define PMC_MDSP_T8_40N_REG_A_INTERP_DATAIN_SMP_10_TO_37_UNUSED_MASK                0xc0000000
#define MDSP_T8_40N_REG_A_INTERP_DATAIN_SMP_10_TO_37_BIT_A_INTERP_DATAIN_SMP_14_MSK 0x3f000000
#define MDSP_T8_40N_REG_A_INTERP_DATAIN_SMP_10_TO_37_BIT_A_INTERP_DATAIN_SMP_14_OFF 24
#define MDSP_T8_40N_REG_A_INTERP_DATAIN_SMP_10_TO_37_BIT_A_INTERP_DATAIN_SMP_13_MSK 0x00fc0000
#define MDSP_T8_40N_REG_A_INTERP_DATAIN_SMP_10_TO_37_BIT_A_INTERP_DATAIN_SMP_13_OFF 18
#define MDSP_T8_40N_REG_A_INTERP_DATAIN_SMP_10_TO_37_BIT_A_INTERP_DATAIN_SMP_12_MSK 0x0003f000
#define MDSP_T8_40N_REG_A_INTERP_DATAIN_SMP_10_TO_37_BIT_A_INTERP_DATAIN_SMP_12_OFF 12
#define MDSP_T8_40N_REG_A_INTERP_DATAIN_SMP_10_TO_37_BIT_A_INTERP_DATAIN_SMP_11_MSK 0x00000fc0
#define MDSP_T8_40N_REG_A_INTERP_DATAIN_SMP_10_TO_37_BIT_A_INTERP_DATAIN_SMP_11_OFF 6
#define MDSP_T8_40N_REG_A_INTERP_DATAIN_SMP_10_TO_37_BIT_A_INTERP_DATAIN_SMP_10_MSK 0x0000003f
#define MDSP_T8_40N_REG_A_INTERP_DATAIN_SMP_10_TO_37_BIT_A_INTERP_DATAIN_SMP_10_OFF 0

/*--------------------------------------------------.
 | Register 0x00000428 A_INTERP_DATAIN_SMP_15_TO_19 |
 +--------------------------------------------------+
 | bit  29:24 R  A_INTERP_DATAIN_SMP_19             |
 | bit  23:18 R  A_INTERP_DATAIN_SMP_18             |
 | bit  17:12 R  A_INTERP_DATAIN_SMP_17             |
 | bit  11:6  R  A_INTERP_DATAIN_SMP_16             |
 | bit  5:0   R  A_INTERP_DATAIN_SMP_15             |
 +-------------------------------------------------*/
#define PMC_MDSP_T8_40N_REG_A_INTERP_DATAIN_SMP_15_TO_19_UNUSED_MASK                0xc0000000
#define MDSP_T8_40N_REG_A_INTERP_DATAIN_SMP_15_TO_19_BIT_A_INTERP_DATAIN_SMP_19_MSK 0x3f000000
#define MDSP_T8_40N_REG_A_INTERP_DATAIN_SMP_15_TO_19_BIT_A_INTERP_DATAIN_SMP_19_OFF 24
#define MDSP_T8_40N_REG_A_INTERP_DATAIN_SMP_15_TO_19_BIT_A_INTERP_DATAIN_SMP_18_MSK 0x00fc0000
#define MDSP_T8_40N_REG_A_INTERP_DATAIN_SMP_15_TO_19_BIT_A_INTERP_DATAIN_SMP_18_OFF 18
#define MDSP_T8_40N_REG_A_INTERP_DATAIN_SMP_15_TO_19_BIT_A_INTERP_DATAIN_SMP_17_MSK 0x0003f000
#define MDSP_T8_40N_REG_A_INTERP_DATAIN_SMP_15_TO_19_BIT_A_INTERP_DATAIN_SMP_17_OFF 12
#define MDSP_T8_40N_REG_A_INTERP_DATAIN_SMP_15_TO_19_BIT_A_INTERP_DATAIN_SMP_16_MSK 0x00000fc0
#define MDSP_T8_40N_REG_A_INTERP_DATAIN_SMP_15_TO_19_BIT_A_INTERP_DATAIN_SMP_16_OFF 6
#define MDSP_T8_40N_REG_A_INTERP_DATAIN_SMP_15_TO_19_BIT_A_INTERP_DATAIN_SMP_15_MSK 0x0000003f
#define MDSP_T8_40N_REG_A_INTERP_DATAIN_SMP_15_TO_19_BIT_A_INTERP_DATAIN_SMP_15_OFF 0

/*--------------------------------------------------.
 | Register 0x0000042c A_INTERP_DATAIN_SMP_20_TO_23 |
 +--------------------------------------------------+
 | bit  23:18 R  A_INTERP_DATAIN_SMP_23             |
 | bit  17:12 R  A_INTERP_DATAIN_SMP_22             |
 | bit  11:6  R  A_INTERP_DATAIN_SMP_21             |
 | bit  5:0   R  A_INTERP_DATAIN_SMP_20             |
 +-------------------------------------------------*/
#define PMC_MDSP_T8_40N_REG_A_INTERP_DATAIN_SMP_20_TO_23_UNUSED_MASK                0xff000000
#define MDSP_T8_40N_REG_A_INTERP_DATAIN_SMP_20_TO_23_BIT_A_INTERP_DATAIN_SMP_23_MSK 0x00fc0000
#define MDSP_T8_40N_REG_A_INTERP_DATAIN_SMP_20_TO_23_BIT_A_INTERP_DATAIN_SMP_23_OFF 18
#define MDSP_T8_40N_REG_A_INTERP_DATAIN_SMP_20_TO_23_BIT_A_INTERP_DATAIN_SMP_22_MSK 0x0003f000
#define MDSP_T8_40N_REG_A_INTERP_DATAIN_SMP_20_TO_23_BIT_A_INTERP_DATAIN_SMP_22_OFF 12
#define MDSP_T8_40N_REG_A_INTERP_DATAIN_SMP_20_TO_23_BIT_A_INTERP_DATAIN_SMP_21_MSK 0x00000fc0
#define MDSP_T8_40N_REG_A_INTERP_DATAIN_SMP_20_TO_23_BIT_A_INTERP_DATAIN_SMP_21_OFF 6
#define MDSP_T8_40N_REG_A_INTERP_DATAIN_SMP_20_TO_23_BIT_A_INTERP_DATAIN_SMP_20_MSK 0x0000003f
#define MDSP_T8_40N_REG_A_INTERP_DATAIN_SMP_20_TO_23_BIT_A_INTERP_DATAIN_SMP_20_OFF 0

/*------------------------------------------------.
 | Register 0x00000430 B_INTERP_DATAIN_SMP_0_TO_5 |
 +------------------------------------------------+
 | bit  29:24 R  B_INTERP_DATAIN_SMP_4            |
 | bit  23:18 R  B_INTERP_DATAIN_SMP_3            |
 | bit  17:12 R  B_INTERP_DATAIN_SMP_2            |
 | bit  11:6  R  B_INTERP_DATAIN_SMP_1            |
 | bit  5:0   R  B_INTERP_DATAIN_SMP_0            |
 +-----------------------------------------------*/
#define PMC_MDSP_T8_40N_REG_B_INTERP_DATAIN_SMP_0_TO_5_UNUSED_MASK               0xc0000000
#define MDSP_T8_40N_REG_B_INTERP_DATAIN_SMP_0_TO_5_BIT_B_INTERP_DATAIN_SMP_4_MSK 0x3f000000
#define MDSP_T8_40N_REG_B_INTERP_DATAIN_SMP_0_TO_5_BIT_B_INTERP_DATAIN_SMP_4_OFF 24
#define MDSP_T8_40N_REG_B_INTERP_DATAIN_SMP_0_TO_5_BIT_B_INTERP_DATAIN_SMP_3_MSK 0x00fc0000
#define MDSP_T8_40N_REG_B_INTERP_DATAIN_SMP_0_TO_5_BIT_B_INTERP_DATAIN_SMP_3_OFF 18
#define MDSP_T8_40N_REG_B_INTERP_DATAIN_SMP_0_TO_5_BIT_B_INTERP_DATAIN_SMP_2_MSK 0x0003f000
#define MDSP_T8_40N_REG_B_INTERP_DATAIN_SMP_0_TO_5_BIT_B_INTERP_DATAIN_SMP_2_OFF 12
#define MDSP_T8_40N_REG_B_INTERP_DATAIN_SMP_0_TO_5_BIT_B_INTERP_DATAIN_SMP_1_MSK 0x00000fc0
#define MDSP_T8_40N_REG_B_INTERP_DATAIN_SMP_0_TO_5_BIT_B_INTERP_DATAIN_SMP_1_OFF 6
#define MDSP_T8_40N_REG_B_INTERP_DATAIN_SMP_0_TO_5_BIT_B_INTERP_DATAIN_SMP_0_MSK 0x0000003f
#define MDSP_T8_40N_REG_B_INTERP_DATAIN_SMP_0_TO_5_BIT_B_INTERP_DATAIN_SMP_0_OFF 0

/*------------------------------------------------.
 | Register 0x00000434 B_INTERP_DATAIN_SMP_5_TO_9 |
 +------------------------------------------------+
 | bit  29:24 R  B_INTERP_DATAIN_SMP_9            |
 | bit  23:18 R  B_INTERP_DATAIN_SMP_8            |
 | bit  17:12 R  B_INTERP_DATAIN_SMP_7            |
 | bit  11:6  R  B_INTERP_DATAIN_SMP_6            |
 | bit  5:0   R  B_INTERP_DATAIN_SMP_5            |
 +-----------------------------------------------*/
#define PMC_MDSP_T8_40N_REG_B_INTERP_DATAIN_SMP_5_TO_9_UNUSED_MASK               0xc0000000
#define MDSP_T8_40N_REG_B_INTERP_DATAIN_SMP_5_TO_9_BIT_B_INTERP_DATAIN_SMP_9_MSK 0x3f000000
#define MDSP_T8_40N_REG_B_INTERP_DATAIN_SMP_5_TO_9_BIT_B_INTERP_DATAIN_SMP_9_OFF 24
#define MDSP_T8_40N_REG_B_INTERP_DATAIN_SMP_5_TO_9_BIT_B_INTERP_DATAIN_SMP_8_MSK 0x00fc0000
#define MDSP_T8_40N_REG_B_INTERP_DATAIN_SMP_5_TO_9_BIT_B_INTERP_DATAIN_SMP_8_OFF 18
#define MDSP_T8_40N_REG_B_INTERP_DATAIN_SMP_5_TO_9_BIT_B_INTERP_DATAIN_SMP_7_MSK 0x0003f000
#define MDSP_T8_40N_REG_B_INTERP_DATAIN_SMP_5_TO_9_BIT_B_INTERP_DATAIN_SMP_7_OFF 12
#define MDSP_T8_40N_REG_B_INTERP_DATAIN_SMP_5_TO_9_BIT_B_INTERP_DATAIN_SMP_6_MSK 0x00000fc0
#define MDSP_T8_40N_REG_B_INTERP_DATAIN_SMP_5_TO_9_BIT_B_INTERP_DATAIN_SMP_6_OFF 6
#define MDSP_T8_40N_REG_B_INTERP_DATAIN_SMP_5_TO_9_BIT_B_INTERP_DATAIN_SMP_5_MSK 0x0000003f
#define MDSP_T8_40N_REG_B_INTERP_DATAIN_SMP_5_TO_9_BIT_B_INTERP_DATAIN_SMP_5_OFF 0

/*--------------------------------------------------.
 | Register 0x00000438 B_INTERP_DATAIN_SMP_10_TO_37 |
 +--------------------------------------------------+
 | bit  29:24 R  B_INTERP_DATAIN_SMP_14             |
 | bit  23:18 R  B_INTERP_DATAIN_SMP_13             |
 | bit  17:12 R  B_INTERP_DATAIN_SMP_12             |
 | bit  11:6  R  B_INTERP_DATAIN_SMP_11             |
 | bit  5:0   R  B_INTERP_DATAIN_SMP_10             |
 +-------------------------------------------------*/
#define PMC_MDSP_T8_40N_REG_B_INTERP_DATAIN_SMP_10_TO_37_UNUSED_MASK                0xc0000000
#define MDSP_T8_40N_REG_B_INTERP_DATAIN_SMP_10_TO_37_BIT_B_INTERP_DATAIN_SMP_14_MSK 0x3f000000
#define MDSP_T8_40N_REG_B_INTERP_DATAIN_SMP_10_TO_37_BIT_B_INTERP_DATAIN_SMP_14_OFF 24
#define MDSP_T8_40N_REG_B_INTERP_DATAIN_SMP_10_TO_37_BIT_B_INTERP_DATAIN_SMP_13_MSK 0x00fc0000
#define MDSP_T8_40N_REG_B_INTERP_DATAIN_SMP_10_TO_37_BIT_B_INTERP_DATAIN_SMP_13_OFF 18
#define MDSP_T8_40N_REG_B_INTERP_DATAIN_SMP_10_TO_37_BIT_B_INTERP_DATAIN_SMP_12_MSK 0x0003f000
#define MDSP_T8_40N_REG_B_INTERP_DATAIN_SMP_10_TO_37_BIT_B_INTERP_DATAIN_SMP_12_OFF 12
#define MDSP_T8_40N_REG_B_INTERP_DATAIN_SMP_10_TO_37_BIT_B_INTERP_DATAIN_SMP_11_MSK 0x00000fc0
#define MDSP_T8_40N_REG_B_INTERP_DATAIN_SMP_10_TO_37_BIT_B_INTERP_DATAIN_SMP_11_OFF 6
#define MDSP_T8_40N_REG_B_INTERP_DATAIN_SMP_10_TO_37_BIT_B_INTERP_DATAIN_SMP_10_MSK 0x0000003f
#define MDSP_T8_40N_REG_B_INTERP_DATAIN_SMP_10_TO_37_BIT_B_INTERP_DATAIN_SMP_10_OFF 0

/*--------------------------------------------------.
 | Register 0x0000043c B_INTERP_DATAIN_SMP_15_TO_19 |
 +--------------------------------------------------+
 | bit  29:24 R  B_INTERP_DATAIN_SMP_19             |
 | bit  23:18 R  B_INTERP_DATAIN_SMP_18             |
 | bit  17:12 R  B_INTERP_DATAIN_SMP_17             |
 | bit  11:6  R  B_INTERP_DATAIN_SMP_16             |
 | bit  5:0   R  B_INTERP_DATAIN_SMP_15             |
 +-------------------------------------------------*/
#define PMC_MDSP_T8_40N_REG_B_INTERP_DATAIN_SMP_15_TO_19_UNUSED_MASK                0xc0000000
#define MDSP_T8_40N_REG_B_INTERP_DATAIN_SMP_15_TO_19_BIT_B_INTERP_DATAIN_SMP_19_MSK 0x3f000000
#define MDSP_T8_40N_REG_B_INTERP_DATAIN_SMP_15_TO_19_BIT_B_INTERP_DATAIN_SMP_19_OFF 24
#define MDSP_T8_40N_REG_B_INTERP_DATAIN_SMP_15_TO_19_BIT_B_INTERP_DATAIN_SMP_18_MSK 0x00fc0000
#define MDSP_T8_40N_REG_B_INTERP_DATAIN_SMP_15_TO_19_BIT_B_INTERP_DATAIN_SMP_18_OFF 18
#define MDSP_T8_40N_REG_B_INTERP_DATAIN_SMP_15_TO_19_BIT_B_INTERP_DATAIN_SMP_17_MSK 0x0003f000
#define MDSP_T8_40N_REG_B_INTERP_DATAIN_SMP_15_TO_19_BIT_B_INTERP_DATAIN_SMP_17_OFF 12
#define MDSP_T8_40N_REG_B_INTERP_DATAIN_SMP_15_TO_19_BIT_B_INTERP_DATAIN_SMP_16_MSK 0x00000fc0
#define MDSP_T8_40N_REG_B_INTERP_DATAIN_SMP_15_TO_19_BIT_B_INTERP_DATAIN_SMP_16_OFF 6
#define MDSP_T8_40N_REG_B_INTERP_DATAIN_SMP_15_TO_19_BIT_B_INTERP_DATAIN_SMP_15_MSK 0x0000003f
#define MDSP_T8_40N_REG_B_INTERP_DATAIN_SMP_15_TO_19_BIT_B_INTERP_DATAIN_SMP_15_OFF 0

/*--------------------------------------------------.
 | Register 0x00000440 B_INTERP_DATAIN_SMP_20_TO_23 |
 +--------------------------------------------------+
 | bit  23:18 R  B_INTERP_DATAIN_SMP_23             |
 | bit  17:12 R  B_INTERP_DATAIN_SMP_22             |
 | bit  11:6  R  B_INTERP_DATAIN_SMP_21             |
 | bit  5:0   R  B_INTERP_DATAIN_SMP_20             |
 +-------------------------------------------------*/
#define PMC_MDSP_T8_40N_REG_B_INTERP_DATAIN_SMP_20_TO_23_UNUSED_MASK                0xff000000
#define MDSP_T8_40N_REG_B_INTERP_DATAIN_SMP_20_TO_23_BIT_B_INTERP_DATAIN_SMP_23_MSK 0x00fc0000
#define MDSP_T8_40N_REG_B_INTERP_DATAIN_SMP_20_TO_23_BIT_B_INTERP_DATAIN_SMP_23_OFF 18
#define MDSP_T8_40N_REG_B_INTERP_DATAIN_SMP_20_TO_23_BIT_B_INTERP_DATAIN_SMP_22_MSK 0x0003f000
#define MDSP_T8_40N_REG_B_INTERP_DATAIN_SMP_20_TO_23_BIT_B_INTERP_DATAIN_SMP_22_OFF 12
#define MDSP_T8_40N_REG_B_INTERP_DATAIN_SMP_20_TO_23_BIT_B_INTERP_DATAIN_SMP_21_MSK 0x00000fc0
#define MDSP_T8_40N_REG_B_INTERP_DATAIN_SMP_20_TO_23_BIT_B_INTERP_DATAIN_SMP_21_OFF 6
#define MDSP_T8_40N_REG_B_INTERP_DATAIN_SMP_20_TO_23_BIT_B_INTERP_DATAIN_SMP_20_MSK 0x0000003f
#define MDSP_T8_40N_REG_B_INTERP_DATAIN_SMP_20_TO_23_BIT_B_INTERP_DATAIN_SMP_20_OFF 0

/*------------------------------------------------.
 | Register 0x00000444 C_INTERP_DATAIN_SMP_0_TO_5 |
 +------------------------------------------------+
 | bit  29:24 R  C_INTERP_DATAIN_SMP_4            |
 | bit  23:18 R  C_INTERP_DATAIN_SMP_3            |
 | bit  17:12 R  C_INTERP_DATAIN_SMP_2            |
 | bit  11:6  R  C_INTERP_DATAIN_SMP_1            |
 | bit  5:0   R  C_INTERP_DATAIN_SMP_0            |
 +-----------------------------------------------*/
#define PMC_MDSP_T8_40N_REG_C_INTERP_DATAIN_SMP_0_TO_5_UNUSED_MASK               0xc0000000
#define MDSP_T8_40N_REG_C_INTERP_DATAIN_SMP_0_TO_5_BIT_C_INTERP_DATAIN_SMP_4_MSK 0x3f000000
#define MDSP_T8_40N_REG_C_INTERP_DATAIN_SMP_0_TO_5_BIT_C_INTERP_DATAIN_SMP_4_OFF 24
#define MDSP_T8_40N_REG_C_INTERP_DATAIN_SMP_0_TO_5_BIT_C_INTERP_DATAIN_SMP_3_MSK 0x00fc0000
#define MDSP_T8_40N_REG_C_INTERP_DATAIN_SMP_0_TO_5_BIT_C_INTERP_DATAIN_SMP_3_OFF 18
#define MDSP_T8_40N_REG_C_INTERP_DATAIN_SMP_0_TO_5_BIT_C_INTERP_DATAIN_SMP_2_MSK 0x0003f000
#define MDSP_T8_40N_REG_C_INTERP_DATAIN_SMP_0_TO_5_BIT_C_INTERP_DATAIN_SMP_2_OFF 12
#define MDSP_T8_40N_REG_C_INTERP_DATAIN_SMP_0_TO_5_BIT_C_INTERP_DATAIN_SMP_1_MSK 0x00000fc0
#define MDSP_T8_40N_REG_C_INTERP_DATAIN_SMP_0_TO_5_BIT_C_INTERP_DATAIN_SMP_1_OFF 6
#define MDSP_T8_40N_REG_C_INTERP_DATAIN_SMP_0_TO_5_BIT_C_INTERP_DATAIN_SMP_0_MSK 0x0000003f
#define MDSP_T8_40N_REG_C_INTERP_DATAIN_SMP_0_TO_5_BIT_C_INTERP_DATAIN_SMP_0_OFF 0

/*------------------------------------------------.
 | Register 0x00000448 C_INTERP_DATAIN_SMP_5_TO_9 |
 +------------------------------------------------+
 | bit  29:24 R  C_INTERP_DATAIN_SMP_9            |
 | bit  23:18 R  C_INTERP_DATAIN_SMP_8            |
 | bit  17:12 R  C_INTERP_DATAIN_SMP_7            |
 | bit  11:6  R  C_INTERP_DATAIN_SMP_6            |
 | bit  5:0   R  C_INTERP_DATAIN_SMP_5            |
 +-----------------------------------------------*/
#define PMC_MDSP_T8_40N_REG_C_INTERP_DATAIN_SMP_5_TO_9_UNUSED_MASK               0xc0000000
#define MDSP_T8_40N_REG_C_INTERP_DATAIN_SMP_5_TO_9_BIT_C_INTERP_DATAIN_SMP_9_MSK 0x3f000000
#define MDSP_T8_40N_REG_C_INTERP_DATAIN_SMP_5_TO_9_BIT_C_INTERP_DATAIN_SMP_9_OFF 24
#define MDSP_T8_40N_REG_C_INTERP_DATAIN_SMP_5_TO_9_BIT_C_INTERP_DATAIN_SMP_8_MSK 0x00fc0000
#define MDSP_T8_40N_REG_C_INTERP_DATAIN_SMP_5_TO_9_BIT_C_INTERP_DATAIN_SMP_8_OFF 18
#define MDSP_T8_40N_REG_C_INTERP_DATAIN_SMP_5_TO_9_BIT_C_INTERP_DATAIN_SMP_7_MSK 0x0003f000
#define MDSP_T8_40N_REG_C_INTERP_DATAIN_SMP_5_TO_9_BIT_C_INTERP_DATAIN_SMP_7_OFF 12
#define MDSP_T8_40N_REG_C_INTERP_DATAIN_SMP_5_TO_9_BIT_C_INTERP_DATAIN_SMP_6_MSK 0x00000fc0
#define MDSP_T8_40N_REG_C_INTERP_DATAIN_SMP_5_TO_9_BIT_C_INTERP_DATAIN_SMP_6_OFF 6
#define MDSP_T8_40N_REG_C_INTERP_DATAIN_SMP_5_TO_9_BIT_C_INTERP_DATAIN_SMP_5_MSK 0x0000003f
#define MDSP_T8_40N_REG_C_INTERP_DATAIN_SMP_5_TO_9_BIT_C_INTERP_DATAIN_SMP_5_OFF 0

/*--------------------------------------------------.
 | Register 0x0000044c C_INTERP_DATAIN_SMP_10_TO_37 |
 +--------------------------------------------------+
 | bit  29:24 R  C_INTERP_DATAIN_SMP_14             |
 | bit  23:18 R  C_INTERP_DATAIN_SMP_13             |
 | bit  17:12 R  C_INTERP_DATAIN_SMP_12             |
 | bit  11:6  R  C_INTERP_DATAIN_SMP_11             |
 | bit  5:0   R  C_INTERP_DATAIN_SMP_10             |
 +-------------------------------------------------*/
#define PMC_MDSP_T8_40N_REG_C_INTERP_DATAIN_SMP_10_TO_37_UNUSED_MASK                0xc0000000
#define MDSP_T8_40N_REG_C_INTERP_DATAIN_SMP_10_TO_37_BIT_C_INTERP_DATAIN_SMP_14_MSK 0x3f000000
#define MDSP_T8_40N_REG_C_INTERP_DATAIN_SMP_10_TO_37_BIT_C_INTERP_DATAIN_SMP_14_OFF 24
#define MDSP_T8_40N_REG_C_INTERP_DATAIN_SMP_10_TO_37_BIT_C_INTERP_DATAIN_SMP_13_MSK 0x00fc0000
#define MDSP_T8_40N_REG_C_INTERP_DATAIN_SMP_10_TO_37_BIT_C_INTERP_DATAIN_SMP_13_OFF 18
#define MDSP_T8_40N_REG_C_INTERP_DATAIN_SMP_10_TO_37_BIT_C_INTERP_DATAIN_SMP_12_MSK 0x0003f000
#define MDSP_T8_40N_REG_C_INTERP_DATAIN_SMP_10_TO_37_BIT_C_INTERP_DATAIN_SMP_12_OFF 12
#define MDSP_T8_40N_REG_C_INTERP_DATAIN_SMP_10_TO_37_BIT_C_INTERP_DATAIN_SMP_11_MSK 0x00000fc0
#define MDSP_T8_40N_REG_C_INTERP_DATAIN_SMP_10_TO_37_BIT_C_INTERP_DATAIN_SMP_11_OFF 6
#define MDSP_T8_40N_REG_C_INTERP_DATAIN_SMP_10_TO_37_BIT_C_INTERP_DATAIN_SMP_10_MSK 0x0000003f
#define MDSP_T8_40N_REG_C_INTERP_DATAIN_SMP_10_TO_37_BIT_C_INTERP_DATAIN_SMP_10_OFF 0

/*--------------------------------------------------.
 | Register 0x00000450 C_INTERP_DATAIN_SMP_15_TO_19 |
 +--------------------------------------------------+
 | bit  29:24 R  C_INTERP_DATAIN_SMP_19             |
 | bit  23:18 R  C_INTERP_DATAIN_SMP_18             |
 | bit  17:12 R  C_INTERP_DATAIN_SMP_17             |
 | bit  11:6  R  C_INTERP_DATAIN_SMP_16             |
 | bit  5:0   R  C_INTERP_DATAIN_SMP_15             |
 +-------------------------------------------------*/
#define PMC_MDSP_T8_40N_REG_C_INTERP_DATAIN_SMP_15_TO_19_UNUSED_MASK                0xc0000000
#define MDSP_T8_40N_REG_C_INTERP_DATAIN_SMP_15_TO_19_BIT_C_INTERP_DATAIN_SMP_19_MSK 0x3f000000
#define MDSP_T8_40N_REG_C_INTERP_DATAIN_SMP_15_TO_19_BIT_C_INTERP_DATAIN_SMP_19_OFF 24
#define MDSP_T8_40N_REG_C_INTERP_DATAIN_SMP_15_TO_19_BIT_C_INTERP_DATAIN_SMP_18_MSK 0x00fc0000
#define MDSP_T8_40N_REG_C_INTERP_DATAIN_SMP_15_TO_19_BIT_C_INTERP_DATAIN_SMP_18_OFF 18
#define MDSP_T8_40N_REG_C_INTERP_DATAIN_SMP_15_TO_19_BIT_C_INTERP_DATAIN_SMP_17_MSK 0x0003f000
#define MDSP_T8_40N_REG_C_INTERP_DATAIN_SMP_15_TO_19_BIT_C_INTERP_DATAIN_SMP_17_OFF 12
#define MDSP_T8_40N_REG_C_INTERP_DATAIN_SMP_15_TO_19_BIT_C_INTERP_DATAIN_SMP_16_MSK 0x00000fc0
#define MDSP_T8_40N_REG_C_INTERP_DATAIN_SMP_15_TO_19_BIT_C_INTERP_DATAIN_SMP_16_OFF 6
#define MDSP_T8_40N_REG_C_INTERP_DATAIN_SMP_15_TO_19_BIT_C_INTERP_DATAIN_SMP_15_MSK 0x0000003f
#define MDSP_T8_40N_REG_C_INTERP_DATAIN_SMP_15_TO_19_BIT_C_INTERP_DATAIN_SMP_15_OFF 0

/*--------------------------------------------------.
 | Register 0x00000454 C_INTERP_DATAIN_SMP_20_TO_23 |
 +--------------------------------------------------+
 | bit  23:18 R  C_INTERP_DATAIN_SMP_23             |
 | bit  17:12 R  C_INTERP_DATAIN_SMP_22             |
 | bit  11:6  R  C_INTERP_DATAIN_SMP_21             |
 | bit  5:0   R  C_INTERP_DATAIN_SMP_20             |
 +-------------------------------------------------*/
#define PMC_MDSP_T8_40N_REG_C_INTERP_DATAIN_SMP_20_TO_23_UNUSED_MASK                0xff000000
#define MDSP_T8_40N_REG_C_INTERP_DATAIN_SMP_20_TO_23_BIT_C_INTERP_DATAIN_SMP_23_MSK 0x00fc0000
#define MDSP_T8_40N_REG_C_INTERP_DATAIN_SMP_20_TO_23_BIT_C_INTERP_DATAIN_SMP_23_OFF 18
#define MDSP_T8_40N_REG_C_INTERP_DATAIN_SMP_20_TO_23_BIT_C_INTERP_DATAIN_SMP_22_MSK 0x0003f000
#define MDSP_T8_40N_REG_C_INTERP_DATAIN_SMP_20_TO_23_BIT_C_INTERP_DATAIN_SMP_22_OFF 12
#define MDSP_T8_40N_REG_C_INTERP_DATAIN_SMP_20_TO_23_BIT_C_INTERP_DATAIN_SMP_21_MSK 0x00000fc0
#define MDSP_T8_40N_REG_C_INTERP_DATAIN_SMP_20_TO_23_BIT_C_INTERP_DATAIN_SMP_21_OFF 6
#define MDSP_T8_40N_REG_C_INTERP_DATAIN_SMP_20_TO_23_BIT_C_INTERP_DATAIN_SMP_20_MSK 0x0000003f
#define MDSP_T8_40N_REG_C_INTERP_DATAIN_SMP_20_TO_23_BIT_C_INTERP_DATAIN_SMP_20_OFF 0

/*-----------------------------------.
 | Register 0x00000458 A_TIMING_CTRL |
 +-----------------------------------+
 | bit  27:26 R  ADD_DROP_A3         |
 | bit  25:24 R  ADD_DROP_A2         |
 | bit  23:22 R  ADD_DROP_A1         |
 | bit  21:20 R  ADD_DROP_A0         |
 | bit  19:15 R  INTERP_IDX_A3       |
 | bit  14:10 R  INTERP_IDX_A2       |
 | bit  9:5   R  INTERP_IDX_A1       |
 | bit  4:0   R  INTERP_IDX_A0       |
 +----------------------------------*/
#define PMC_MDSP_T8_40N_REG_A_TIMING_CTRL_UNUSED_MASK       0xf0000000
#define MDSP_T8_40N_REG_A_TIMING_CTRL_BIT_ADD_DROP_A3_MSK   0x0c000000
#define MDSP_T8_40N_REG_A_TIMING_CTRL_BIT_ADD_DROP_A3_OFF   26
#define MDSP_T8_40N_REG_A_TIMING_CTRL_BIT_ADD_DROP_A2_MSK   0x03000000
#define MDSP_T8_40N_REG_A_TIMING_CTRL_BIT_ADD_DROP_A2_OFF   24
#define MDSP_T8_40N_REG_A_TIMING_CTRL_BIT_ADD_DROP_A1_MSK   0x00c00000
#define MDSP_T8_40N_REG_A_TIMING_CTRL_BIT_ADD_DROP_A1_OFF   22
#define MDSP_T8_40N_REG_A_TIMING_CTRL_BIT_ADD_DROP_A0_MSK   0x00300000
#define MDSP_T8_40N_REG_A_TIMING_CTRL_BIT_ADD_DROP_A0_OFF   20
#define MDSP_T8_40N_REG_A_TIMING_CTRL_BIT_INTERP_IDX_A3_MSK 0x000f8000
#define MDSP_T8_40N_REG_A_TIMING_CTRL_BIT_INTERP_IDX_A3_OFF 15
#define MDSP_T8_40N_REG_A_TIMING_CTRL_BIT_INTERP_IDX_A2_MSK 0x00007c00
#define MDSP_T8_40N_REG_A_TIMING_CTRL_BIT_INTERP_IDX_A2_OFF 10
#define MDSP_T8_40N_REG_A_TIMING_CTRL_BIT_INTERP_IDX_A1_MSK 0x000003e0
#define MDSP_T8_40N_REG_A_TIMING_CTRL_BIT_INTERP_IDX_A1_OFF 5
#define MDSP_T8_40N_REG_A_TIMING_CTRL_BIT_INTERP_IDX_A0_MSK 0x0000001f
#define MDSP_T8_40N_REG_A_TIMING_CTRL_BIT_INTERP_IDX_A0_OFF 0

/*-----------------------------------.
 | Register 0x0000045c B_TIMING_CTRL |
 +-----------------------------------+
 | bit  27:26 R  ADD_DROP_B3         |
 | bit  25:24 R  ADD_DROP_B2         |
 | bit  23:22 R  ADD_DROP_B1         |
 | bit  21:20 R  ADD_DROP_B0         |
 | bit  19:15 R  INTERP_IDX_B3       |
 | bit  14:10 R  INTERP_IDX_B2       |
 | bit  9:5   R  INTERP_IDX_B1       |
 | bit  4:0   R  INTERP_IDX_B0       |
 +----------------------------------*/
#define PMC_MDSP_T8_40N_REG_B_TIMING_CTRL_UNUSED_MASK       0xf0000000
#define MDSP_T8_40N_REG_B_TIMING_CTRL_BIT_ADD_DROP_B3_MSK   0x0c000000
#define MDSP_T8_40N_REG_B_TIMING_CTRL_BIT_ADD_DROP_B3_OFF   26
#define MDSP_T8_40N_REG_B_TIMING_CTRL_BIT_ADD_DROP_B2_MSK   0x03000000
#define MDSP_T8_40N_REG_B_TIMING_CTRL_BIT_ADD_DROP_B2_OFF   24
#define MDSP_T8_40N_REG_B_TIMING_CTRL_BIT_ADD_DROP_B1_MSK   0x00c00000
#define MDSP_T8_40N_REG_B_TIMING_CTRL_BIT_ADD_DROP_B1_OFF   22
#define MDSP_T8_40N_REG_B_TIMING_CTRL_BIT_ADD_DROP_B0_MSK   0x00300000
#define MDSP_T8_40N_REG_B_TIMING_CTRL_BIT_ADD_DROP_B0_OFF   20
#define MDSP_T8_40N_REG_B_TIMING_CTRL_BIT_INTERP_IDX_B3_MSK 0x000f8000
#define MDSP_T8_40N_REG_B_TIMING_CTRL_BIT_INTERP_IDX_B3_OFF 15
#define MDSP_T8_40N_REG_B_TIMING_CTRL_BIT_INTERP_IDX_B2_MSK 0x00007c00
#define MDSP_T8_40N_REG_B_TIMING_CTRL_BIT_INTERP_IDX_B2_OFF 10
#define MDSP_T8_40N_REG_B_TIMING_CTRL_BIT_INTERP_IDX_B1_MSK 0x000003e0
#define MDSP_T8_40N_REG_B_TIMING_CTRL_BIT_INTERP_IDX_B1_OFF 5
#define MDSP_T8_40N_REG_B_TIMING_CTRL_BIT_INTERP_IDX_B0_MSK 0x0000001f
#define MDSP_T8_40N_REG_B_TIMING_CTRL_BIT_INTERP_IDX_B0_OFF 0

/*-----------------------------------.
 | Register 0x00000460 C_TIMING_CTRL |
 +-----------------------------------+
 | bit  27:26 R  ADD_DROP_C3         |
 | bit  25:24 R  ADD_DROP_C2         |
 | bit  23:22 R  ADD_DROP_C1         |
 | bit  21:20 R  ADD_DROP_C0         |
 | bit  19:15 R  INTERP_IDX_C3       |
 | bit  14:10 R  INTERP_IDX_C2       |
 | bit  9:5   R  INTERP_IDX_C1       |
 | bit  4:0   R  INTERP_IDX_C0       |
 +----------------------------------*/
#define PMC_MDSP_T8_40N_REG_C_TIMING_CTRL_UNUSED_MASK       0xf0000000
#define MDSP_T8_40N_REG_C_TIMING_CTRL_BIT_ADD_DROP_C3_MSK   0x0c000000
#define MDSP_T8_40N_REG_C_TIMING_CTRL_BIT_ADD_DROP_C3_OFF   26
#define MDSP_T8_40N_REG_C_TIMING_CTRL_BIT_ADD_DROP_C2_MSK   0x03000000
#define MDSP_T8_40N_REG_C_TIMING_CTRL_BIT_ADD_DROP_C2_OFF   24
#define MDSP_T8_40N_REG_C_TIMING_CTRL_BIT_ADD_DROP_C1_MSK   0x00c00000
#define MDSP_T8_40N_REG_C_TIMING_CTRL_BIT_ADD_DROP_C1_OFF   22
#define MDSP_T8_40N_REG_C_TIMING_CTRL_BIT_ADD_DROP_C0_MSK   0x00300000
#define MDSP_T8_40N_REG_C_TIMING_CTRL_BIT_ADD_DROP_C0_OFF   20
#define MDSP_T8_40N_REG_C_TIMING_CTRL_BIT_INTERP_IDX_C3_MSK 0x000f8000
#define MDSP_T8_40N_REG_C_TIMING_CTRL_BIT_INTERP_IDX_C3_OFF 15
#define MDSP_T8_40N_REG_C_TIMING_CTRL_BIT_INTERP_IDX_C2_MSK 0x00007c00
#define MDSP_T8_40N_REG_C_TIMING_CTRL_BIT_INTERP_IDX_C2_OFF 10
#define MDSP_T8_40N_REG_C_TIMING_CTRL_BIT_INTERP_IDX_C1_MSK 0x000003e0
#define MDSP_T8_40N_REG_C_TIMING_CTRL_BIT_INTERP_IDX_C1_OFF 5
#define MDSP_T8_40N_REG_C_TIMING_CTRL_BIT_INTERP_IDX_C0_MSK 0x0000001f
#define MDSP_T8_40N_REG_C_TIMING_CTRL_BIT_INTERP_IDX_C0_OFF 0

/*-------------------------------.
 | Register 0x00000464 DFE_STATE |
 +-------------------------------+
 | bit  4:0 R  DFE_STATE_CAPT    |
 +------------------------------*/
#define PMC_MDSP_T8_40N_REG_DFE_STATE_UNUSED_MASK        0xffffffe0
#define MDSP_T8_40N_REG_DFE_STATE_BIT_DFE_STATE_CAPT_MSK 0x0000001f
#define MDSP_T8_40N_REG_DFE_STATE_BIT_DFE_STATE_CAPT_OFF 0

/*-------------------------------.
 | Register 0x00000468 TCB_STATE |
 +-------------------------------+
 | bit  29:18 R  PC_INTEGRAL_ACC |
 | bit  13:0  R  LF_INTEGRAL_ACC |
 +------------------------------*/
#define PMC_MDSP_T8_40N_REG_TCB_STATE_UNUSED_MASK         0xc003c000
#define MDSP_T8_40N_REG_TCB_STATE_BIT_PC_INTEGRAL_ACC_MSK 0x3ffc0000
#define MDSP_T8_40N_REG_TCB_STATE_BIT_PC_INTEGRAL_ACC_OFF 18
#define MDSP_T8_40N_REG_TCB_STATE_BIT_LF_INTEGRAL_ACC_MSK 0x00003fff
#define MDSP_T8_40N_REG_TCB_STATE_BIT_LF_INTEGRAL_ACC_OFF 0

/*-------------------------------------.
 | Register 0x0000046c ADD_DROP_ADDCNT |
 +-------------------------------------+
 | bit  19:0 R  ADD_COUNT              |
 +------------------------------------*/
#define PMC_MDSP_T8_40N_REG_ADD_DROP_ADDCNT_UNUSED_MASK   0xfff00000
#define MDSP_T8_40N_REG_ADD_DROP_ADDCNT_BIT_ADD_COUNT_MSK 0x000fffff
#define MDSP_T8_40N_REG_ADD_DROP_ADDCNT_BIT_ADD_COUNT_OFF 0

/*--------------------------------------.
 | Register 0x00000470 ADD_DROP_DROPCNT |
 +--------------------------------------+
 | bit  19:0 R  DROP_COUNT              |
 +-------------------------------------*/
#define PMC_MDSP_T8_40N_REG_ADD_DROP_DROPCNT_UNUSED_MASK    0xfff00000
#define MDSP_T8_40N_REG_ADD_DROP_DROPCNT_BIT_DROP_COUNT_MSK 0x000fffff
#define MDSP_T8_40N_REG_ADD_DROP_DROPCNT_BIT_DROP_COUNT_OFF 0

/*--------------------------------------.
 | Register 0x00000474 ADD_DROP_DIFFCNT |
 +--------------------------------------+
 | bit  19:0 R  ADD_DROP_DIFF_COUNT     |
 +-------------------------------------*/
#define PMC_MDSP_T8_40N_REG_ADD_DROP_DIFFCNT_UNUSED_MASK             0xfff00000
#define MDSP_T8_40N_REG_ADD_DROP_DIFFCNT_BIT_ADD_DROP_DIFF_COUNT_MSK 0x000fffff
#define MDSP_T8_40N_REG_ADD_DROP_DIFFCNT_BIT_ADD_DROP_DIFF_COUNT_OFF 0

/*---------------------------------------.
 | Register 0x00000478 ADD_DROP_BLOCKCNT |
 +---------------------------------------+
 | bit  31   R/W  ADD_DROP_UPDATE_REQ    |
 | bit  19:0 R    ADD_DROP_BLOCK_COUNT   |
 +--------------------------------------*/
#define PMC_MDSP_T8_40N_REG_ADD_DROP_BLOCKCNT_UNUSED_MASK              0x7ff00000
#define MDSP_T8_40N_REG_ADD_DROP_BLOCKCNT_BIT_ADD_DROP_UPDATE_REQ_MSK  0x80000000
#define MDSP_T8_40N_REG_ADD_DROP_BLOCKCNT_BIT_ADD_DROP_UPDATE_REQ_OFF  31
#define MDSP_T8_40N_REG_ADD_DROP_BLOCKCNT_BIT_ADD_DROP_BLOCK_COUNT_MSK 0x000fffff
#define MDSP_T8_40N_REG_ADD_DROP_BLOCKCNT_BIT_ADD_DROP_BLOCK_COUNT_OFF 0

#ifdef __cplusplus
}
#endif /* __cplusplus */

#endif /* _T8_40N_REGS_H */
