% chktex-file 44
\subsection{Register Interface}
 
When programming registers, each register starts on a byte address, and the last bits it would take up in its final byte based on its size are unused. To find the size in bytes for any register, divide by the register size, and round up to the nearest whole number. For example, a 32-bit register would take up 4 bytes, and a 1-bit register would take up 1 byte.
 
\begin{longtable}[H]{
  | p{0.27\textwidth}
  | p{0.18\textwidth}
  | p{0.50\textwidth} |
  }
  \hline
  \textbf{Name} &   
  \textbf{Size (Bits)} &   
  \textbf{Description} \\ \hline \hline

  DIRECTION  &   
  dataWidth &   
  DESC TODO \\ \hline

  OUTPUT &   
  dataWidth &   
  DESC TODO \\ \hline

  INPUT &   
  dataWidth &   
  DESC TODO \\ \hline

  MODE &   
  dataWidth &   
  DESC TODO \\ \hline

  ATOMIC\_OPERATION &   
  4 &   
  DESC TODO \\ \hline

  ATOMIC\_MASK &   
  p.dataWidth &   
  DESC TODO \\ \hline

  ATOMIC\_SET &   
  1 &   
  DESC TODO \\ \hline

  VIRTUAL\_PORT\_MAP &   
  sizeOfVirtualPorts &   
  DESC TODO \\ \hline

  VIRTUAL\_PORT\_OUTPUT &   
  numVirtualPorts &   
  DESC TODO \\ \hline

  VIRTUAL\_PORT\_ENABLE &   
  1 &   
  DESC TODO \\ \hline

  TRIGGER\_TYPE &   
  dataWidth &   
  DESC TODO \\ \hline
  
  TRIGGER\_LO &   
  dataWidth &   
  DESC TODO \\ \hline
  
  TRIGGER\_HI &   
  dataWidth &   
  DESC TODO \\ \hline
  
  TRIGGER\_STATUS &   
  dataWidth &   
  DESC TODO \\ \hline
  
  IRQ\_ENABLE &   
  dataWidth &   
  DESC TODO \\ \hline

\end{longtable}

  \newpage

  \subsubsection{Register Operation}
  \paragraph{DIRECTION:}
  DIRECTION is a \textit{dataWidth} bits wide active-high read/write register. This register controls the 
  output enable bus \textit{gpioOutputEnable}. Operation can be seen in Table
  \begin{table}[h]
    \centering
    \begin{tabular}{|c|c|}
        \hline
        \textbf{DIRECTION[n]} & \textbf{Direction} \\ \hline
        0 & Input \\ \hline
        1 & Output \\ \hline
    \end{tabular}
    \caption{DIRECTION Register}
\end{table}

\paragraph{OUTPUT:}
OUTPUT is a \textit{dataWidth} bits wide read/write register. This register controls the 
output bus \textit{gpioOutput}. Writing a '0' drives the pad low in both modes of operation. Writing a '1' 
drives the pad high in push-pull mode, or Hi-Z in open-drain mode. 

\paragraph{INPUT:}
INPUT is a \textit{dataWidth} bits wide read-only register. This register is written to from the 
input bus \textit{gpioInput}. On the rising edge of the APB3 Bus Clock (PCLK), input data from \textit{gpioInput} 
is synchronized using two flops and stored in the INPUT register. From there, it may be read via the APB3 Bus Interface
through PRDATA. 

\paragraph{MODE:}
MODE is a \textit{dataWidth} bits wide read/write register. This register sets the operating mode for each bit
of the \textit{gpioOutput} and \textit{gpioOutputEnable} busses as either push-pull or open drain mode. Operation can be seen in Table
\begin{table}[h]
  \centering
  \begin{tabular}{|c|c|}
      \hline
      \textbf{MODE[n]} & \textbf{Operating Mode} \\ \hline
      0 & Push-Pull \\ \hline
      1 & Open Drain\\ \hline
  \end{tabular}
  \caption{MODE Register}
\end{table}

% truth table for atomic set from atomic operation
% p3_p2_p1_p0 ->
% 
%         Out
%         0  1
%  Mask 0 p1 p0
%       1 p3 p2
\paragraph{ATOMIC\_OPERATION:}
ATOMIC\_OPERATION is a 4 bits wide read/write register. This register sets the atomic operation to be performed on the
of gpio registers. The operation is performed on the \textit{OUTPUT} register and is performed atomically.

\paragraph{ATOMIC\_MASK:}
ATOMIC\_MASK is a \textit{dataWidth} bits wide read/write register. This register is used to mask the atomic operation on the \textit{OUTPUT} register. 
The specific operation used is determined by the ATOMIC\_OPERATION register seen in the above table.

\paragraph{ATOMIC\_SET:}
ATOMIC\_SET is a 1 bit wide read/write register. This register is used to trigger the atomic operation on the \textit{OUTPUT} register. 
When ATOMIC\_SET is written to, the operation specified in ATOMIC\_OPERATION is performed on the \textit{OUTPUT} register.

\paragraph{VIRTUAL\_PORT\_MAP:}
VIRTUAL\_PORT\_MAP is a \textit{sizeOfVirtualPorts} bits wide read/write register. This register maps the virtual ports to the physical pins.
Each bit in the register corresponds to a virtual port, and the value of the bit determines which physical pin the virtual port is mapped to 
according to the following table by default:
\begin{table}[h]
  \centering
  \begin{tabular}{|c|c|}
      \hline
      \textbf{VIRTUAL\_PORT\_MAP[n]} & \textbf{Physical Pin} \\ \hline
      0 & Pin 0 \\ \hline
      1 & Pin 0 \\ \hline
      2 & Pin 0 \\ \hline
      3 & Pin 0 \\ \hline
      4 & Pin 0 \\ \hline
      5 & Pin 0 \\ \hline
      6 & Pin 0 \\ \hline
      7 & Pin 0 \\ \hline
  \end{tabular}
  \caption{VIRTUAL\_PORT\_MAP Register}
\end{table}

\paragraph{VIRTUAL\_PORT\_OUTPUT:}
VIRTUAL\_PORT\_OUTPUT is a \textit{numVirtualPorts} bits wide read/write register. This register sets the output value of the virtual ports.
Each bit in the register corresponds to a virtual port, and the value of the bit determines the output value of the virtual port.

\paragraph{VIRTUAL\_PORT\_ENABLE:}
VIRTUAL\_PORT\_ENABLE is a 1 bit wide read/write register. This register enables the virtual ports. When VIRTUAL\_PORT\_ENABLE is set to '1', the virtual ports are enabled.
When VIRTUAL\_PORT\_ENABLE is set to '0', the virtual ports are disabled.

\paragraph{TRIGGER\_TYPE:}
TRIGGER\_TYPE is a \textit{dataWidth} bits wide read/write register. This register configures whether \textit{gpioInput} is a level or edge sensitive
interrupt trigger as seen below:
\begin{table}[h]
  \centering
  \begin{tabular}{|c|c|}
      \hline
      \textbf{TRIGGER\_TYPE[n]} & \textbf{Type} \\ \hline
      0 & Level \\ \hline
      1 & Edge \\ \hline
  \end{tabular}
  \caption{TRIGGER\_TYPE Register}
\end{table}

\newpage

\paragraph{TRIGGER\_LO:}
TRIGGER\_LO is a \textit{dataWidth} bits wide read/write register. This register configures whether the interrupt is triggered on a level low, or a falling edge, 
of \textit{gpioInput} depending on how TRIGGER\_TYPE is set. Operation can be see in Table:
\begin{table}[h]
  \centering
  \begin{tabular}{|c|c|c|}
      \hline
      \textbf{TRIGGER\_LO[n]} & \textbf{Level Trigger} & \textbf{Edge Trigger} \\ \hline
      0 & No Trigger when Low & No Trigger on Falling Edge\\ \hline
      1 & Trigger when Low & Trigger on Falling Edge\\ \hline
  \end{tabular}
  \caption{TRIGGER\_LO Register}
\end{table}

\paragraph{TRIGGER\_HI:}
TRIGGER\_HI is a \textit{dataWidth} bits wide read/write register. This register configures whether the interrupt is triggered on a level high, or a rising edge, 
of \textit{gpioInput} depending on how TRIGGER\_TYPE is set. Operation can be see in Table:
\begin{table}[h]
  \centering
  \begin{tabular}{|c|c|c|}
      \hline
      \textbf{TRIGGER\_HI[n]} & \textbf{Level Trigger} & \textbf{Edge Trigger} \\ \hline
      0 & No Trigger when High & No Trigger on Rising Edge\\ \hline
      1 & Trigger when High & Trigger on Rising Edge\\ \hline
  \end{tabular}
  \caption{TRIGGER\_HI Register}
\end{table}

\paragraph{TRIGGER\_STATUS:}
TRIGGER\_STATUS is a \textit{dataWidth} bits wide read/write register. This register sets a corresponding bit to '1' if a trigger condition is met on
the corresponding \textit{gpioInput[n]} according to the settings of TRIGGER\_TYPE, TRIGGER\_LO, and TRIGGER\_HI.
\newline
\newline
TRIGGER\_STATUS may be read on the PRDATA bus to determine if a trigger condition has occurred. Writing a '1' to TRIGGER\_STATUS[n] will clear the 
status of the corresponding bit. If a new trigger is detected simulatenously during this write, the TRIGGER\_STATUS[n] will remain set.
\begin{table}[h]
  \centering
  \begin{tabular}{|c|c|}
      \hline
      \textbf{TRIGGER\_STATUS[n]} & \textbf{Status} \\ \hline
      0 & No Trigger Detected \\ \hline
      1 & Trigger Detected\\ \hline
  \end{tabular}
  \caption{TRIGGER\_STATUS Register}
\end{table}

\newpage
\paragraph{IRQ\_ENABLE:}
IRQ\_ENABLE is a \textit{dataWidth} bits wide read/write register. This register determines if the \textit{irqOutput} pin is asserted when a trigger condition
occurs on the corresponding TRIGGER\_STATUS[n]. IRQ\_ENABLE is responsible for enabling interrupt generation from the Gpio core.
\begin{table}[h]
  \centering
  \begin{tabular}{|c|c|}
      \hline
      \textbf{IRQ\_ENABLE[n]} & \textbf{Definition} \\ \hline
      0 & Disable IRQ Generation\\ \hline
      1 & Enable IRQ Generation \\ \hline
  \end{tabular}
  \caption{IRQ\_ENABLE Register}
\end{table}

\newpage

\subsubsection{Register Addresses:}
\paragraph{dataWidth: 8}
\begin{table}[h]
  \centering
  \begin{tabular}{|c|c|c|}
      \hline
      \textbf{Register Name} & \textbf{Address Start} & \textbf{Address End} \\ \hline
      DIRECTION & 0x0 & 0x0 \\ \hline
      OUTPUT & 0x1 & 0x1\\ \hline
      INPUT & 0x2 & 0x2 \\ \hline
      MODE & 0x3 & 0x3\\ \hline
      ATOMIC\_OPERATION & 0x4 & 0x4 \\ \hline
      ATOMIC\_MASK & 0x5 & 0x5\\ \hline
      ATOMIC\_SET & 0x6 & 0x6 \\ \hline
      VIRTUAL\_PORT\_MAP & 0x7 & 0x7 \\ \hline
      VIRTUAL\_PORT\_OUTPUT & 0x8 & 0x8 \\ \hline
      VIRTUAL\_PORT\_ENABLE & 0x9 & 0x9\\ \hline
      TRIGGER\_TYPE & 0xA & 0xA\\ \hline
      TRIGGER\_LO & 0xB & 0xB \\ \hline
      TRIGGER\_HI & 0xC & 0xC \\ \hline
      TRIGGER\_STATUS & 0xD & 0xD \\ \hline
      IRQ\_ENABLE & 0xE & 0xE\\ \hline
  \end{tabular}
  \caption{8-bit Register Addressing}
\end{table}

\newpage

\paragraph{dataWidth: 16}
\begin{table}[h]
  \centering
  \begin{tabular}{|c|c|c|}
      \hline
      \textbf{Register Name} & \textbf{Address Start} & \textbf{Address End} \\ \hline
      DIRECTION & 0x00 & 0x01 \\ \hline
      OUTPUT & 0x02 & 0x03\\ \hline
      INPUT & 0x04 & 0x05 \\ \hline
      MODE & 0x06 & 0x07 \\ \hline
      ATOMIC\_OPERATION & 0x08 & 0x09 \\ \hline
      ATOMIC\_MASK & 0x0A & 0x0B\\ \hline
      ATOMIC\_SET & 0x0C & 0x0D \\ \hline
      VIRTUAL\_PORT\_MAP & 0x0E & 0x0F \\ \hline
      VIRTUAL\_PORT\_OUTPUT & 0x10 & 0x20 \\ \hline
      VIRTUAL\_PORT\_ENABLE & 0x30 & 0x40 \\ \hline
      TRIGGER\_TYPE & 0x50 & 0x60 \\ \hline
      TRIGGER\_LO & 0x70 & 0x80 \\ \hline
      TRIGGER\_HI & 0x90 & 0xA0 \\ \hline
      TRIGGER\_STATUS & 0xB0 & 0xC0 \\ \hline
      IRQ\_ENABLE & 0xD0 & 0xE0 \\ \hline
  \end{tabular}
  \caption{16-bit Register Addressing}
\end{table}


\newpage

\paragraph{dataWidth: 32}
\begin{table}[h]
  \centering
  \begin{tabular}{|c|c|c|}
      \hline
      \textbf{Register Name} & \textbf{Address Start} & \textbf{Address End} \\ \hline
      DIRECTION & 0x0000 & 0x0003 \\ \hline
      OUTPUT & 0x0004 & 0x0007 \\ \hline
      INPUT & 0x0008 & 0x00B0 \\ \hline
      MODE & 0x00C0 & 0x00F0 \\ \hline
      ATOMIC\_OPERATION & 0x0010 & 0x0040 \\ \hline
      ATOMIC\_MASK & 0x0050 & 0x0080 \\ \hline
      ATOMIC\_SET & 0x0090 & 0x00C0 \\ \hline
      VIRTUAL\_PORT\_MAP & 0x00D0 & 0x0100 \\ \hline
      VIRTUAL\_PORT\_OUTPUT & 0x0200 & 0x0500 \\ \hline
      VIRTUAL\_PORT\_ENABLE & 0x0600 & 0x0900\\ \hline
      TRIGGER\_TYPE & 0x0A00 & 0x0D00 \\ \hline
      TRIGGER\_LO & 0x0E00 & 0x2000 \\ \hline
      TRIGGER\_HI & 0x3000 & 0x6000 \\ \hline
      TRIGGER\_STATUS & 0x7000 & 0xA000 \\ \hline
      IRQ\_ENABLE & 0xB000 & 0xE000\\ \hline
  \end{tabular}
  \caption{32-bit Register Addressing}
\end{table}

