Timing Analyzer report for uk101
Sun Jan 10 15:54:23 2021
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[1]'
 14. Slow 1200mV 85C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[2]'
 15. Slow 1200mV 85C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[2]'
 16. Slow 1200mV 85C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[1]'
 17. Slow 1200mV 85C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 18. Slow 1200mV 85C Model Recovery: 'pll|altpll_component|auto_generated|pll1|clk[2]'
 19. Slow 1200mV 85C Model Recovery: 'pll|altpll_component|auto_generated|pll1|clk[1]'
 20. Slow 1200mV 85C Model Removal: 'pll|altpll_component|auto_generated|pll1|clk[1]'
 21. Slow 1200mV 85C Model Removal: 'pll|altpll_component|auto_generated|pll1|clk[2]'
 22. Slow 1200mV 85C Model Metastability Summary
 23. Slow 1200mV 0C Model Fmax Summary
 24. Slow 1200mV 0C Model Setup Summary
 25. Slow 1200mV 0C Model Hold Summary
 26. Slow 1200mV 0C Model Recovery Summary
 27. Slow 1200mV 0C Model Removal Summary
 28. Slow 1200mV 0C Model Minimum Pulse Width Summary
 29. Slow 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 30. Slow 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[1]'
 31. Slow 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[2]'
 32. Slow 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[2]'
 33. Slow 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 34. Slow 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[1]'
 35. Slow 1200mV 0C Model Recovery: 'pll|altpll_component|auto_generated|pll1|clk[2]'
 36. Slow 1200mV 0C Model Recovery: 'pll|altpll_component|auto_generated|pll1|clk[1]'
 37. Slow 1200mV 0C Model Removal: 'pll|altpll_component|auto_generated|pll1|clk[1]'
 38. Slow 1200mV 0C Model Removal: 'pll|altpll_component|auto_generated|pll1|clk[2]'
 39. Slow 1200mV 0C Model Metastability Summary
 40. Fast 1200mV 0C Model Setup Summary
 41. Fast 1200mV 0C Model Hold Summary
 42. Fast 1200mV 0C Model Recovery Summary
 43. Fast 1200mV 0C Model Removal Summary
 44. Fast 1200mV 0C Model Minimum Pulse Width Summary
 45. Fast 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 46. Fast 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[1]'
 47. Fast 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[2]'
 48. Fast 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[2]'
 49. Fast 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 50. Fast 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[1]'
 51. Fast 1200mV 0C Model Recovery: 'pll|altpll_component|auto_generated|pll1|clk[2]'
 52. Fast 1200mV 0C Model Recovery: 'pll|altpll_component|auto_generated|pll1|clk[1]'
 53. Fast 1200mV 0C Model Removal: 'pll|altpll_component|auto_generated|pll1|clk[1]'
 54. Fast 1200mV 0C Model Removal: 'pll|altpll_component|auto_generated|pll1|clk[2]'
 55. Fast 1200mV 0C Model Metastability Summary
 56. Multicorner Timing Analysis Summary
 57. Board Trace Model Assignments
 58. Input Transition Times
 59. Signal Integrity Metrics (Slow 1200mv 0c Model)
 60. Signal Integrity Metrics (Slow 1200mv 85c Model)
 61. Signal Integrity Metrics (Fast 1200mv 0c Model)
 62. Setup Transfers
 63. Hold Transfers
 64. Recovery Transfers
 65. Removal Transfers
 66. Report TCCS
 67. Report RSKM
 68. Unconstrained Paths Summary
 69. Clock Status Summary
 70. Unconstrained Input Ports
 71. Unconstrained Output Ports
 72. Unconstrained Input Ports
 73. Unconstrained Output Ports
 74. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; uk101                                               ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE15F23C8                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.37        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  16.5%      ;
;     Processor 3            ;  12.0%      ;
;     Processor 4            ;   8.9%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                              ;
+-------------------------------------------------+-----------+----------+-----------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+---------------------------------------------------+-----------------------------------------------------+
; Clock Name                                      ; Type      ; Period   ; Frequency ; Rise  ; Fall    ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                            ; Targets                                             ;
+-------------------------------------------------+-----------+----------+-----------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+---------------------------------------------------+-----------------------------------------------------+
; i_clk                                           ; Base      ; 20.000   ; 50.0 MHz  ; 0.000 ; 10.000  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                   ; { i_clk }                                           ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 15.384   ; 65.0 MHz  ; 0.000 ; 7.692   ; 50.00      ; 10        ; 13          ;       ;        ;           ;            ; false    ; i_clk  ; pll|altpll_component|auto_generated|pll1|inclk[0] ; { pll|altpll_component|auto_generated|pll1|clk[0] } ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 1000.000 ; 1.0 MHz   ; 0.000 ; 500.000 ; 50.00      ; 50        ; 1           ;       ;        ;           ;            ; false    ; i_clk  ; pll|altpll_component|auto_generated|pll1|inclk[0] ; { pll|altpll_component|auto_generated|pll1|clk[1] } ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; Generated ; 20.000   ; 50.0 MHz  ; 0.000 ; 10.000  ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; i_clk  ; pll|altpll_component|auto_generated|pll1|inclk[0] ; { pll|altpll_component|auto_generated|pll1|clk[2] } ;
+-------------------------------------------------+-----------+----------+-----------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+---------------------------------------------------+-----------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                    ;
+------------+-----------------+-------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                      ; Note ;
+------------+-----------------+-------------------------------------------------+------+
; 31.65 MHz  ; 31.65 MHz       ; pll|altpll_component|auto_generated|pll1|clk[1] ;      ;
; 76.72 MHz  ; 76.72 MHz       ; pll|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 127.93 MHz ; 127.93 MHz      ; pll|altpll_component|auto_generated|pll1|clk[2] ;      ;
+------------+-----------------+-------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                     ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.350 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; 3.594 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; 8.142 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                      ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.429 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.454 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.455 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                   ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[2] ; 13.296 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; 17.232 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                   ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[1] ; 1.376 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; 2.413 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                         ;
+-------------------------------------------------+---------+---------------+
; Clock                                           ; Slack   ; End Point TNS ;
+-------------------------------------------------+---------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; 7.392   ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; 9.698   ; 0.000         ;
; i_clk                                           ; 9.856   ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; 499.619 ; 0.000         ;
+-------------------------------------------------+---------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                            ; To Node                                                                          ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 2.350  ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a1~portb_address_reg0 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.396     ; 12.639     ;
; 2.400  ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.393     ; 12.592     ;
; 3.955  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]                                                                        ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.083     ; 11.347     ;
; 4.016  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]                                                                        ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.083     ; 11.286     ;
; 4.127  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]                                                                        ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.083     ; 11.175     ;
; 4.299  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[3]                                                                        ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 11.007     ;
; 4.412  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[2]                                                                        ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 10.894     ;
; 4.649  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[1]                                                                        ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 10.657     ;
; 9.044  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 6.261      ;
; 9.209  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 6.096      ;
; 9.411  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 5.894      ;
; 9.547  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 5.758      ;
; 9.678  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 5.627      ;
; 9.689  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 5.616      ;
; 9.727  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.075     ; 5.583      ;
; 9.727  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.075     ; 5.583      ;
; 9.727  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.075     ; 5.583      ;
; 9.727  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.075     ; 5.583      ;
; 9.727  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.075     ; 5.583      ;
; 9.727  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.075     ; 5.583      ;
; 9.727  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.075     ; 5.583      ;
; 9.727  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.075     ; 5.583      ;
; 9.745  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.075     ; 5.565      ;
; 9.745  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.075     ; 5.565      ;
; 9.745  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.075     ; 5.565      ;
; 9.745  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.075     ; 5.565      ;
; 9.745  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.075     ; 5.565      ;
; 9.745  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.075     ; 5.565      ;
; 9.745  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.075     ; 5.565      ;
; 9.745  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.075     ; 5.565      ;
; 9.906  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.075     ; 5.404      ;
; 9.906  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.075     ; 5.404      ;
; 9.906  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.075     ; 5.404      ;
; 9.906  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.075     ; 5.404      ;
; 9.906  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.075     ; 5.404      ;
; 9.906  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.075     ; 5.404      ;
; 9.906  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.075     ; 5.404      ;
; 9.906  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.075     ; 5.404      ;
; 10.061 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.075     ; 5.249      ;
; 10.061 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.075     ; 5.249      ;
; 10.061 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.075     ; 5.249      ;
; 10.061 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.075     ; 5.249      ;
; 10.061 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.075     ; 5.249      ;
; 10.061 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.075     ; 5.249      ;
; 10.061 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.075     ; 5.249      ;
; 10.061 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.075     ; 5.249      ;
; 10.362 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[0]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 4.943      ;
; 10.570 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 4.735      ;
; 10.608 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]                                                                        ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.074     ; 4.703      ;
; 10.608 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]                                                                        ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.074     ; 4.703      ;
; 10.608 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]                                                                        ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.074     ; 4.703      ;
; 10.608 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]                                                                        ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.074     ; 4.703      ;
; 10.608 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]                                                                        ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.074     ; 4.703      ;
; 10.608 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]                                                                        ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.074     ; 4.703      ;
; 10.608 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]                                                                        ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.074     ; 4.703      ;
; 10.608 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]                                                                        ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.074     ; 4.703      ;
; 10.642 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.075     ; 4.668      ;
; 10.642 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.075     ; 4.668      ;
; 10.642 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.075     ; 4.668      ;
; 10.642 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.075     ; 4.668      ;
; 10.642 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.075     ; 4.668      ;
; 10.642 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.075     ; 4.668      ;
; 10.642 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.075     ; 4.668      ;
; 10.642 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.075     ; 4.668      ;
; 10.851 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.075     ; 4.459      ;
; 10.851 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.075     ; 4.459      ;
; 10.851 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.075     ; 4.459      ;
; 10.851 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.075     ; 4.459      ;
; 10.851 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.075     ; 4.459      ;
; 10.851 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.075     ; 4.459      ;
; 10.851 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.075     ; 4.459      ;
; 10.851 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.075     ; 4.459      ;
; 10.892 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[9] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 4.414      ;
; 10.892 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 4.414      ;
; 10.892 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 4.414      ;
; 10.892 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 4.414      ;
; 10.892 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 4.414      ;
; 10.892 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 4.414      ;
; 10.892 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 4.414      ;
; 10.892 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 4.414      ;
; 10.892 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 4.414      ;
; 10.892 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 4.414      ;
; 10.910 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[9] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 4.396      ;
; 10.910 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 4.396      ;
; 10.910 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 4.396      ;
; 10.910 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 4.396      ;
; 10.910 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 4.396      ;
; 10.910 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 4.396      ;
; 10.910 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 4.396      ;
; 10.910 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 4.396      ;
; 10.910 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 4.396      ;
; 10.910 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 4.396      ;
; 10.984 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[10]                                                                       ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 4.322      ;
; 10.995 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]                                                                        ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[10]   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 4.311      ;
; 10.995 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]                                                                        ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 4.311      ;
; 10.995 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]                                                                        ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[0]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 4.311      ;
; 10.995 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]                                                                        ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[1]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 4.311      ;
; 10.995 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]                                                                        ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[2]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 4.311      ;
; 10.995 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]                                                                        ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 4.311      ;
; 10.995 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]                                                                        ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 4.311      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                          ;
+-------+-------------------------------------------------------------------------------------------------------------------+----------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                         ; To Node        ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------+----------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 3.594 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a22~porta_we_reg ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.563     ; 15.844     ;
; 4.028 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a22~porta_we_reg ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.563     ; 15.410     ;
; 4.135 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a22~porta_we_reg ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.563     ; 15.303     ;
; 4.199 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a6~porta_we_reg  ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.570     ; 15.232     ;
; 4.333 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a30~porta_we_reg ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.556     ; 15.112     ;
; 4.481 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a2~porta_we_reg  ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.582     ; 14.938     ;
; 4.514 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a2~porta_we_reg  ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.582     ; 14.905     ;
; 4.570 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a2~porta_we_reg  ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.582     ; 14.849     ;
; 4.633 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a6~porta_we_reg  ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.570     ; 14.798     ;
; 4.635 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a26~porta_we_reg ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.570     ; 14.796     ;
; 4.668 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a26~porta_we_reg ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.570     ; 14.763     ;
; 4.724 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a26~porta_we_reg ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.570     ; 14.707     ;
; 4.740 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a6~porta_we_reg  ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.570     ; 14.691     ;
; 4.749 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a14~porta_we_reg ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.583     ; 14.669     ;
; 4.767 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a30~porta_we_reg ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.556     ; 14.678     ;
; 4.816 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a24~porta_we_reg ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.558     ; 14.627     ;
; 4.825 ; InternalRam8K:SRAM_8K|altsyncram:altsyncram_component|altsyncram_a8g1:auto_generated|ram_block1a6~porta_we_reg    ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.567     ; 14.609     ;
; 4.829 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a2~porta_we_reg  ; T65:CPU|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.583     ; 14.589     ;
; 4.849 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a24~porta_we_reg ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.558     ; 14.594     ;
; 4.861 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a2~porta_we_reg  ; T65:CPU|BAL[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.582     ; 14.558     ;
; 4.874 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a30~porta_we_reg ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.556     ; 14.571     ;
; 4.903 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a0~porta_we_reg  ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.552     ; 14.546     ;
; 4.915 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a2~porta_we_reg  ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.582     ; 14.504     ;
; 4.919 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a24~porta_we_reg ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.558     ; 14.524     ;
; 4.936 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a0~porta_we_reg  ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.552     ; 14.513     ;
; 4.983 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a26~porta_we_reg ; T65:CPU|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.571     ; 14.447     ;
; 5.006 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a0~porta_we_reg  ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.552     ; 14.443     ;
; 5.015 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a26~porta_we_reg ; T65:CPU|BAL[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.570     ; 14.416     ;
; 5.064 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a24~porta_we_reg ; T65:CPU|BAL[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.559     ; 14.378     ;
; 5.069 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a26~porta_we_reg ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.570     ; 14.362     ;
; 5.151 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a0~porta_we_reg  ; T65:CPU|BAL[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.553     ; 14.297     ;
; 5.164 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a24~porta_we_reg ; T65:CPU|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.559     ; 14.278     ;
; 5.183 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a14~porta_we_reg ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.583     ; 14.235     ;
; 5.189 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a2~porta_we_reg  ; T65:CPU|BAL[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.583     ; 14.229     ;
; 5.210 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a24~porta_we_reg ; T65:CPU|BAL[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.558     ; 14.233     ;
; 5.250 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a24~porta_we_reg ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.558     ; 14.193     ;
; 5.251 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a0~porta_we_reg  ; T65:CPU|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.553     ; 14.197     ;
; 5.259 ; InternalRam8K:SRAM_8K|altsyncram:altsyncram_component|altsyncram_a8g1:auto_generated|ram_block1a6~porta_we_reg    ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.567     ; 14.175     ;
; 5.284 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a18~porta_we_reg ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.570     ; 14.147     ;
; 5.290 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a14~porta_we_reg ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.583     ; 14.128     ;
; 5.297 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a0~porta_we_reg  ; T65:CPU|BAL[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.552     ; 14.152     ;
; 5.312 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a10~porta_we_reg ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.557     ; 14.132     ;
; 5.317 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a18~porta_we_reg ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.570     ; 14.114     ;
; 5.337 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a0~porta_we_reg  ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.552     ; 14.112     ;
; 5.343 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a26~porta_we_reg ; T65:CPU|BAL[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.571     ; 14.087     ;
; 5.345 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a10~porta_we_reg ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.557     ; 14.099     ;
; 5.366 ; InternalRam8K:SRAM_8K|altsyncram:altsyncram_component|altsyncram_a8g1:auto_generated|ram_block1a6~porta_we_reg    ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.567     ; 14.068     ;
; 5.373 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a18~porta_we_reg ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.570     ; 14.058     ;
; 5.400 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a16~porta_we_reg ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.571     ; 14.030     ;
; 5.401 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a10~porta_we_reg ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.557     ; 14.043     ;
; 5.433 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a16~porta_we_reg ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.571     ; 13.997     ;
; 5.454 ; InternalRam8K:SRAM_8K|altsyncram:altsyncram_component|altsyncram_a8g1:auto_generated|ram_block1a2~porta_we_reg    ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.584     ; 13.963     ;
; 5.487 ; InternalRam8K:SRAM_8K|altsyncram:altsyncram_component|altsyncram_a8g1:auto_generated|ram_block1a2~porta_we_reg    ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.584     ; 13.930     ;
; 5.503 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a16~porta_we_reg ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.571     ; 13.927     ;
; 5.531 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a7~porta_we_reg  ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.575     ; 13.895     ;
; 5.543 ; InternalRam8K:SRAM_8K|altsyncram:altsyncram_component|altsyncram_a8g1:auto_generated|ram_block1a2~porta_we_reg    ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.584     ; 13.874     ;
; 5.557 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a15~porta_we_reg ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.557     ; 13.887     ;
; 5.632 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a18~porta_we_reg ; T65:CPU|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.571     ; 13.798     ;
; 5.648 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a16~porta_we_reg ; T65:CPU|BAL[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.572     ; 13.781     ;
; 5.660 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a10~porta_we_reg ; T65:CPU|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.558     ; 13.783     ;
; 5.664 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a18~porta_we_reg ; T65:CPU|BAL[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.570     ; 13.767     ;
; 5.692 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a10~porta_we_reg ; T65:CPU|BAL[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.557     ; 13.752     ;
; 5.718 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a18~porta_we_reg ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.570     ; 13.713     ;
; 5.746 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a10~porta_we_reg ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.557     ; 13.698     ;
; 5.748 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a16~porta_we_reg ; T65:CPU|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.572     ; 13.681     ;
; 5.781 ; InternalRam8K:SRAM_8K|altsyncram:altsyncram_component|altsyncram_a8g1:auto_generated|ram_block1a0~porta_we_reg    ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.570     ; 13.650     ;
; 5.784 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a4~porta_we_reg  ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.567     ; 13.650     ;
; 5.789 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a7~porta_we_reg  ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.575     ; 13.637     ;
; 5.792 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a23~porta_we_reg ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.569     ; 13.640     ;
; 5.794 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a16~porta_we_reg ; T65:CPU|BAL[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.571     ; 13.636     ;
; 5.802 ; InternalRam8K:SRAM_8K|altsyncram:altsyncram_component|altsyncram_a8g1:auto_generated|ram_block1a2~porta_we_reg    ; T65:CPU|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.585     ; 13.614     ;
; 5.814 ; InternalRam8K:SRAM_8K|altsyncram:altsyncram_component|altsyncram_a8g1:auto_generated|ram_block1a0~porta_we_reg    ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.570     ; 13.617     ;
; 5.815 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a15~porta_we_reg ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.557     ; 13.629     ;
; 5.817 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a4~porta_we_reg  ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.567     ; 13.617     ;
; 5.834 ; InternalRam8K:SRAM_8K|altsyncram:altsyncram_component|altsyncram_a8g1:auto_generated|ram_block1a2~porta_we_reg    ; T65:CPU|BAL[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.584     ; 13.583     ;
; 5.834 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a16~porta_we_reg ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.571     ; 13.596     ;
; 5.884 ; InternalRam8K:SRAM_8K|altsyncram:altsyncram_component|altsyncram_a8g1:auto_generated|ram_block1a0~porta_we_reg    ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.570     ; 13.547     ;
; 5.887 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a4~porta_we_reg  ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.567     ; 13.547     ;
; 5.888 ; InternalRam8K:SRAM_8K|altsyncram:altsyncram_component|altsyncram_a8g1:auto_generated|ram_block1a2~porta_we_reg    ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.584     ; 13.529     ;
; 5.894 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a8~porta_we_reg  ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.571     ; 13.536     ;
; 5.898 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a24~porta_we_reg ; T65:CPU|BAL[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.561     ; 13.542     ;
; 5.927 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a8~porta_we_reg  ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.571     ; 13.503     ;
; 5.985 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a0~porta_we_reg  ; T65:CPU|BAL[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.555     ; 13.461     ;
; 5.992 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a18~porta_we_reg ; T65:CPU|BAL[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.571     ; 13.438     ;
; 5.997 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a8~porta_we_reg  ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.571     ; 13.433     ;
; 6.020 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a10~porta_we_reg ; T65:CPU|BAL[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.558     ; 13.423     ;
; 6.029 ; InternalRam8K:SRAM_8K|altsyncram:altsyncram_component|altsyncram_a8g1:auto_generated|ram_block1a0~porta_we_reg    ; T65:CPU|BAL[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.571     ; 13.401     ;
; 6.050 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a23~porta_we_reg ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.569     ; 13.382     ;
; 6.103 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a1~porta_we_reg  ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.565     ; 13.333     ;
; 6.116 ; InternalRam8K:SRAM_8K|altsyncram:altsyncram_component|altsyncram_a8g1:auto_generated|ram_block1a4~porta_we_reg    ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.569     ; 13.316     ;
; 6.128 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a1~porta_we_reg  ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.565     ; 13.308     ;
; 6.129 ; InternalRam8K:SRAM_8K|altsyncram:altsyncram_component|altsyncram_a8g1:auto_generated|ram_block1a0~porta_we_reg    ; T65:CPU|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.571     ; 13.301     ;
; 6.142 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a8~porta_we_reg  ; T65:CPU|BAL[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.572     ; 13.287     ;
; 6.149 ; InternalRam8K:SRAM_8K|altsyncram:altsyncram_component|altsyncram_a8g1:auto_generated|ram_block1a4~porta_we_reg    ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.569     ; 13.283     ;
; 6.161 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a1~porta_we_reg  ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.565     ; 13.275     ;
; 6.162 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a24~porta_we_reg ; T65:CPU|BAL[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.561     ; 13.278     ;
; 6.162 ; InternalRam8K:SRAM_8K|altsyncram:altsyncram_component|altsyncram_a8g1:auto_generated|ram_block1a2~porta_we_reg    ; T65:CPU|BAL[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.585     ; 13.254     ;
; 6.175 ; InternalRam8K:SRAM_8K|altsyncram:altsyncram_component|altsyncram_a8g1:auto_generated|ram_block1a0~porta_we_reg    ; T65:CPU|BAL[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.570     ; 13.256     ;
; 6.215 ; InternalRam8K:SRAM_8K|altsyncram:altsyncram_component|altsyncram_a8g1:auto_generated|ram_block1a0~porta_we_reg    ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.570     ; 13.216     ;
; 6.218 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a4~porta_we_reg  ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.567     ; 13.216     ;
+-------+-------------------------------------------------------------------------------------------------------------------+----------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                  ;
+--------+------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                                                                                                                                              ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 8.142  ; T65:CPU|IR[3]                      ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.193     ; 11.666     ;
; 8.442  ; T65:CPU|IR[1]                      ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.193     ; 11.366     ;
; 8.700  ; T65:CPU|IR[2]                      ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.193     ; 11.108     ;
; 8.863  ; T65:CPU|MCycle[2]                  ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.193     ; 10.945     ;
; 8.900  ; T65:CPU|IR[0]                      ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.193     ; 10.908     ;
; 8.926  ; T65:CPU|MCycle[1]                  ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.193     ; 10.882     ;
; 9.055  ; T65:CPU|IR[3]                      ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a28~porta_address_reg0                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.174      ; 11.167     ;
; 9.190  ; T65:CPU|MCycle[0]                  ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.193     ; 10.618     ;
; 9.204  ; T65:CPU|DL[0]                      ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.197     ; 10.600     ;
; 9.365  ; T65:CPU|IR[1]                      ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a28~porta_address_reg0                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.174      ; 10.857     ;
; 9.377  ; T65:CPU|PC[0]                      ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.197     ; 10.427     ;
; 9.495  ; T65:CPU|IR[3]                      ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a25~porta_address_reg0                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.176      ; 10.729     ;
; 9.625  ; T65:CPU|IR[3]                      ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a1~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.178      ; 10.601     ;
; 9.631  ; T65:CPU|IR[2]                      ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a28~porta_address_reg0                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.174      ; 10.591     ;
; 9.639  ; T65:CPU|IR[3]                      ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a24~porta_address_reg0                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.182      ; 10.591     ;
; 9.676  ; T65:CPU|IR[3]                      ; InternalRam8K:SRAM_8K|altsyncram:altsyncram_component|altsyncram_a8g1:auto_generated|ram_block1a6~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.190      ; 10.562     ;
; 9.725  ; T65:CPU|IR[3]                      ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a29~porta_address_reg0                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.192      ; 10.515     ;
; 9.726  ; T65:CPU|IR[3]                      ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a6~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.192      ; 10.514     ;
; 9.730  ; T65:CPU|IR[3]                      ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a27~porta_address_reg0                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.182      ; 10.500     ;
; 9.734  ; T65:CPU|IR[3]                      ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a1~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.188      ; 10.502     ;
; 9.736  ; T65:CPU|IR[3]                      ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a0~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.178      ; 10.490     ;
; 9.745  ; T65:CPU|IR[3]                      ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a30~porta_address_reg0                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.180      ; 10.483     ;
; 9.755  ; T65:CPU|PC[1]                      ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.197     ; 10.049     ;
; 9.775  ; T65:CPU|IR[3]                      ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a13~porta_address_reg0                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.194      ; 10.467     ;
; 9.776  ; T65:CPU|DL[1]                      ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.197     ; 10.028     ;
; 9.794  ; T65:CPU|MCycle[2]                  ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a28~porta_address_reg0                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.174      ; 10.428     ;
; 9.800  ; T65:CPU|IR[4]                      ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.196     ; 10.005     ;
; 9.800  ; T65:CPU|MCycle[1]                  ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a28~porta_address_reg0                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.174      ; 10.422     ;
; 9.805  ; T65:CPU|IR[1]                      ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a25~porta_address_reg0                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.176      ; 10.419     ;
; 9.817  ; T65:CPU|IR[3]                      ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a0~porta_address_reg0                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.176      ; 10.407     ;
; 9.831  ; T65:CPU|IR[0]                      ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a28~porta_address_reg0                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.174      ; 10.391     ;
; 9.862  ; T65:CPU|IR[3]                      ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a6~porta_address_reg0                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.193      ; 10.379     ;
; 9.864  ; T65:CPU|IR[3]                      ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a20~porta_address_reg0                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.194      ; 10.378     ;
; 9.874  ; T65:CPU|IR[3]                      ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a5~porta_address_reg0                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.193      ; 10.367     ;
; 9.935  ; T65:CPU|IR[1]                      ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a1~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.178      ; 10.291     ;
; 9.949  ; T65:CPU|IR[1]                      ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a24~porta_address_reg0                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.182      ; 10.281     ;
; 9.986  ; T65:CPU|IR[1]                      ; InternalRam8K:SRAM_8K|altsyncram:altsyncram_component|altsyncram_a8g1:auto_generated|ram_block1a6~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.190      ; 10.252     ;
; 9.989  ; T65:CPU|IR[3]                      ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a16~porta_address_reg0                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.194      ; 10.253     ;
; 10.007 ; T65:CPU|IR[3]                      ; InternalRam8K:SRAM_8K|altsyncram:altsyncram_component|altsyncram_a8g1:auto_generated|ram_block1a7~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.180      ; 10.221     ;
; 10.019 ; T65:CPU|IR[3]                      ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a15~porta_address_reg0                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.181      ; 10.210     ;
; 10.035 ; T65:CPU|IR[1]                      ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a29~porta_address_reg0                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.192      ; 10.205     ;
; 10.036 ; T65:CPU|IR[1]                      ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a6~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.192      ; 10.204     ;
; 10.040 ; T65:CPU|IR[1]                      ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a27~porta_address_reg0                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.182      ; 10.190     ;
; 10.044 ; T65:CPU|IR[1]                      ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a1~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.188      ; 10.192     ;
; 10.045 ; T65:CPU|IR[1]                      ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a30~porta_address_reg0                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.180      ; 10.183     ;
; 10.046 ; T65:CPU|IR[1]                      ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a0~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.178      ; 10.180     ;
; 10.064 ; T65:CPU|MCycle[0]                  ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a28~porta_address_reg0                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.174      ; 10.158     ;
; 10.067 ; T65:CPU|IR[3]                      ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a3~porta_address_reg0                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.196      ; 10.177     ;
; 10.068 ; T65:CPU|IR[3]                      ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a26~porta_address_reg0                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.193      ; 10.173     ;
; 10.071 ; T65:CPU|IR[2]                      ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a25~porta_address_reg0                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.176      ; 10.153     ;
; 10.085 ; T65:CPU|IR[1]                      ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a13~porta_address_reg0                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.194      ; 10.157     ;
; 10.092 ; T65:CPU|IR[3]                      ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a10~porta_address_reg0                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.181      ; 10.137     ;
; 10.117 ; T65:CPU|IR[1]                      ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a0~porta_address_reg0                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.176      ; 10.107     ;
; 10.123 ; bufferedUART:UART|rxReadPointer[0] ; bufferedUART:UART|n_rts                                                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -4.420     ; 5.458      ;
; 10.136 ; T65:CPU|IR[3]                      ; InternalRam8K:SRAM_8K|altsyncram:altsyncram_component|altsyncram_a8g1:auto_generated|ram_block1a1~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.194      ; 10.106     ;
; 10.162 ; T65:CPU|IR[1]                      ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a6~porta_address_reg0                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.193      ; 10.079     ;
; 10.164 ; T65:CPU|IR[1]                      ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a20~porta_address_reg0                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.194      ; 10.078     ;
; 10.174 ; T65:CPU|IR[1]                      ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a5~porta_address_reg0                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.193      ; 10.067     ;
; 10.184 ; T65:CPU|IR[3]                      ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a21~porta_address_reg0                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.190      ; 10.054     ;
; 10.200 ; T65:CPU|IR[3]                      ; InternalRam8K:SRAM_8K|altsyncram:altsyncram_component|altsyncram_a8g1:auto_generated|ram_block1a5~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.180      ; 10.028     ;
; 10.201 ; T65:CPU|IR[2]                      ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a1~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.178      ; 10.025     ;
; 10.215 ; T65:CPU|IR[2]                      ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a24~porta_address_reg0                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.182      ; 10.015     ;
; 10.234 ; T65:CPU|MCycle[2]                  ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a25~porta_address_reg0                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.176      ; 9.990      ;
; 10.240 ; T65:CPU|MCycle[1]                  ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a25~porta_address_reg0                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.176      ; 9.984      ;
; 10.261 ; T65:CPU|IR[2]                      ; InternalRam8K:SRAM_8K|altsyncram:altsyncram_component|altsyncram_a8g1:auto_generated|ram_block1a6~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.190      ; 9.977      ;
; 10.271 ; T65:CPU|IR[0]                      ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a25~porta_address_reg0                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.176      ; 9.953      ;
; 10.278 ; T65:CPU|IR[3]                      ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a23~porta_address_reg0                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.193      ; 9.963      ;
; 10.289 ; T65:CPU|IR[1]                      ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a16~porta_address_reg0                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.194      ; 9.953      ;
; 10.303 ; T65:CPU|IR[2]                      ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a30~porta_address_reg0                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.180      ; 9.925      ;
; 10.307 ; T65:CPU|IR[3]                      ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a12~porta_address_reg0                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.186      ; 9.927      ;
; 10.307 ; T65:CPU|IR[1]                      ; InternalRam8K:SRAM_8K|altsyncram:altsyncram_component|altsyncram_a8g1:auto_generated|ram_block1a7~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.180      ; 9.921      ;
; 10.310 ; T65:CPU|IR[2]                      ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a29~porta_address_reg0                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.192      ; 9.930      ;
; 10.311 ; T65:CPU|IR[2]                      ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a6~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.192      ; 9.929      ;
; 10.315 ; T65:CPU|IR[2]                      ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a27~porta_address_reg0                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.182      ; 9.915      ;
; 10.319 ; T65:CPU|IR[2]                      ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a1~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.188      ; 9.917      ;
; 10.319 ; T65:CPU|IR[1]                      ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a15~porta_address_reg0                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.181      ; 9.910      ;
; 10.321 ; T65:CPU|IR[2]                      ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a0~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.178      ; 9.905      ;
; 10.329 ; T65:CPU|IR[3]                      ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a7~porta_address_reg0                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.198      ; 9.917      ;
; 10.334 ; T65:CPU|IR[3]                      ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a11~porta_address_reg0                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.202      ; 9.916      ;
; 10.351 ; T65:CPU|IR[2]                      ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a13~porta_address_reg0                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.194      ; 9.891      ;
; 10.359 ; T65:CPU|IR[3]                      ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a4~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.185      ; 9.874      ;
; 10.361 ; bufferedUART:UART|rxReadPointer[1] ; bufferedUART:UART|n_rts                                                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -4.420     ; 5.220      ;
; 10.364 ; T65:CPU|MCycle[2]                  ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a1~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.178      ; 9.862      ;
; 10.365 ; T65:CPU|IR[3]                      ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a8~porta_address_reg0                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.194      ; 9.877      ;
; 10.370 ; T65:CPU|MCycle[1]                  ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a1~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.178      ; 9.856      ;
; 10.371 ; T65:CPU|IR[3]                      ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a4~porta_address_reg0                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.190      ; 9.867      ;
; 10.375 ; T65:CPU|IR[2]                      ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a0~porta_address_reg0                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.176      ; 9.849      ;
; 10.377 ; T65:CPU|IR[1]                      ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a3~porta_address_reg0                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.196      ; 9.867      ;
; 10.378 ; T65:CPU|MCycle[2]                  ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a24~porta_address_reg0                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.182      ; 9.852      ;
; 10.378 ; T65:CPU|IR[1]                      ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a26~porta_address_reg0                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.193      ; 9.863      ;
; 10.380 ; T65:CPU|IR[3]                      ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a22~porta_address_reg0                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.186      ; 9.854      ;
; 10.384 ; T65:CPU|MCycle[1]                  ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a24~porta_address_reg0                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.182      ; 9.846      ;
; 10.387 ; T65:CPU|IR[3]                      ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a5~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.205      ; 9.866      ;
; 10.401 ; T65:CPU|IR[0]                      ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a1~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.178      ; 9.825      ;
; 10.402 ; T65:CPU|IR[1]                      ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a10~porta_address_reg0                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.181      ; 9.827      ;
; 10.415 ; T65:CPU|IR[0]                      ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a24~porta_address_reg0                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.182      ; 9.815      ;
; 10.420 ; T65:CPU|IR[2]                      ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a6~porta_address_reg0                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.193      ; 9.821      ;
; 10.421 ; T65:CPU|MCycle[1]                  ; InternalRam8K:SRAM_8K|altsyncram:altsyncram_component|altsyncram_a8g1:auto_generated|ram_block1a6~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.190      ; 9.817      ;
; 10.422 ; T65:CPU|IR[2]                      ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a20~porta_address_reg0                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.194      ; 9.820      ;
; 10.424 ; T65:CPU|MCycle[2]                  ; InternalRam8K:SRAM_8K|altsyncram:altsyncram_component|altsyncram_a8g1:auto_generated|ram_block1a6~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.190      ; 9.814      ;
+--------+------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                            ;
+-------+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                       ; To Node                                                                                                           ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.429 ; bufferedUART:UART|rxCurrentByteBuffer[2]        ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.480      ; 1.163      ;
; 0.454 ; bufferedUART:UART|rxBitCount[2]                 ; bufferedUART:UART|rxBitCount[2]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; bufferedUART:UART|rxBitCount[1]                 ; bufferedUART:UART|rxBitCount[1]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; UK101keyboard:u9|keys[2][3]                     ; UK101keyboard:u9|keys[2][3]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; UK101keyboard:u9|keys[7][3]                     ; UK101keyboard:u9|keys[7][3]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; UK101keyboard:u9|keys[6][3]                     ; UK101keyboard:u9|keys[6][3]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; UK101keyboard:u9|keys[1][3]                     ; UK101keyboard:u9|keys[1][3]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; UK101keyboard:u9|keys[4][5]                     ; UK101keyboard:u9|keys[4][5]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; UK101keyboard:u9|keys[1][5]                     ; UK101keyboard:u9|keys[1][5]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; UK101keyboard:u9|keys[6][4]                     ; UK101keyboard:u9|keys[6][4]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; UK101keyboard:u9|keys[7][4]                     ; UK101keyboard:u9|keys[7][4]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; UK101keyboard:u9|keys[4][2]                     ; UK101keyboard:u9|keys[4][2]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; UK101keyboard:u9|keys[2][6]                     ; UK101keyboard:u9|keys[2][6]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; UK101keyboard:u9|keys[1][6]                     ; UK101keyboard:u9|keys[1][6]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; UK101keyboard:u9|keys[0][6]                     ; UK101keyboard:u9|keys[0][6]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; UK101keyboard:u9|keys[7][1]                     ; UK101keyboard:u9|keys[7][1]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; UK101keyboard:u9|keys[6][1]                     ; UK101keyboard:u9|keys[6][1]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; UK101keyboard:u9|keys[3][1]                     ; UK101keyboard:u9|keys[3][1]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; UK101keyboard:u9|release                        ; UK101keyboard:u9|release                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.455 ; bufferedUART:UART|txByteSent                    ; bufferedUART:UART|txByteSent                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; bufferedUART:UART|txBitCount[3]                 ; bufferedUART:UART|txBitCount[3]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; bufferedUART:UART|txBitCount[2]                 ; bufferedUART:UART|txBitCount[2]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; bufferedUART:UART|txBitCount[1]                 ; bufferedUART:UART|txBitCount[1]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; bufferedUART:UART|txBitCount[0]                 ; bufferedUART:UART|txBitCount[0]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; UK101keyboard:u9|keys[3][3]                     ; UK101keyboard:u9|keys[3][3]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; UK101keyboard:u9|keys[5][3]                     ; UK101keyboard:u9|keys[5][3]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; UK101keyboard:u9|keys[4][3]                     ; UK101keyboard:u9|keys[4][3]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; UK101keyboard:u9|keys[2][5]                     ; UK101keyboard:u9|keys[2][5]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; UK101keyboard:u9|keys[3][5]                     ; UK101keyboard:u9|keys[3][5]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; UK101keyboard:u9|keys[5][5]                     ; UK101keyboard:u9|keys[5][5]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; UK101keyboard:u9|keys[6][5]                     ; UK101keyboard:u9|keys[6][5]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; UK101keyboard:u9|keys[7][5]                     ; UK101keyboard:u9|keys[7][5]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; UK101keyboard:u9|keys[4][4]                     ; UK101keyboard:u9|keys[4][4]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; UK101keyboard:u9|keys[5][4]                     ; UK101keyboard:u9|keys[5][4]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; UK101keyboard:u9|keys[3][4]                     ; UK101keyboard:u9|keys[3][4]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; UK101keyboard:u9|keys[2][4]                     ; UK101keyboard:u9|keys[2][4]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; UK101keyboard:u9|keys[1][4]                     ; UK101keyboard:u9|keys[1][4]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; UK101keyboard:u9|keys[7][2]                     ; UK101keyboard:u9|keys[7][2]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; UK101keyboard:u9|keys[6][2]                     ; UK101keyboard:u9|keys[6][2]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; UK101keyboard:u9|keys[1][2]                     ; UK101keyboard:u9|keys[1][2]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; UK101keyboard:u9|keys[0][2]                     ; UK101keyboard:u9|keys[0][2]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; UK101keyboard:u9|keys[3][2]                     ; UK101keyboard:u9|keys[3][2]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; UK101keyboard:u9|keys[1][7]                     ; UK101keyboard:u9|keys[1][7]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; UK101keyboard:u9|keys[7][7]                     ; UK101keyboard:u9|keys[7][7]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; UK101keyboard:u9|keys[6][7]                     ; UK101keyboard:u9|keys[6][7]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; UK101keyboard:u9|keys[2][7]                     ; UK101keyboard:u9|keys[2][7]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; UK101keyboard:u9|keys[3][7]                     ; UK101keyboard:u9|keys[3][7]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; UK101keyboard:u9|keys[4][7]                     ; UK101keyboard:u9|keys[4][7]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; UK101keyboard:u9|keys[5][7]                     ; UK101keyboard:u9|keys[5][7]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; UK101keyboard:u9|keys[6][6]                     ; UK101keyboard:u9|keys[6][6]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; UK101keyboard:u9|keys[7][6]                     ; UK101keyboard:u9|keys[7][6]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; UK101keyboard:u9|keys[3][6]                     ; UK101keyboard:u9|keys[3][6]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; UK101keyboard:u9|keys[4][6]                     ; UK101keyboard:u9|keys[4][6]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; UK101keyboard:u9|keys[5][6]                     ; UK101keyboard:u9|keys[5][6]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; UK101keyboard:u9|keys[0][0]                     ; UK101keyboard:u9|keys[0][0]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; UK101keyboard:u9|keys[0][1]                     ; UK101keyboard:u9|keys[0][1]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; UK101keyboard:u9|keys[2][1]                     ; UK101keyboard:u9|keys[2][1]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; UK101keyboard:u9|keys[1][1]                     ; UK101keyboard:u9|keys[1][1]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; UK101keyboard:u9|keys[4][1]                     ; UK101keyboard:u9|keys[4][1]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; UK101keyboard:u9|ps2_intf:ps2|parity            ; UK101keyboard:u9|ps2_intf:ps2|parity                                                                              ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; UK101keyboard:u9|ps2_intf:ps2|bit_count[2]      ; UK101keyboard:u9|ps2_intf:ps2|bit_count[2]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; UK101keyboard:u9|ps2_intf:ps2|bit_count[0]      ; UK101keyboard:u9|ps2_intf:ps2|bit_count[0]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; UK101keyboard:u9|ps2_intf:ps2|bit_count[3]      ; UK101keyboard:u9|ps2_intf:ps2|bit_count[3]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; UK101keyboard:u9|ps2_intf:ps2|bit_count[1]      ; UK101keyboard:u9|ps2_intf:ps2|bit_count[1]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.456 ; bufferedUART:UART|rxdFiltered                   ; bufferedUART:UART|rxdFiltered                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.746      ;
; 0.460 ; bufferedUART:UART|rxCurrentByteBuffer[5]        ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.480      ; 1.194      ;
; 0.462 ; bufferedUART:UART|rxCurrentByteBuffer[1]        ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.480      ; 1.196      ;
; 0.464 ; bufferedUART:UART|rxCurrentByteBuffer[3]        ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.480      ; 1.198      ;
; 0.466 ; bufferedUART:UART|rxBitCount[0]                 ; bufferedUART:UART|rxBitCount[0]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.758      ;
; 0.467 ; w_serialClkCount[4]                             ; w_serialClkCount[4]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.758      ;
; 0.473 ; bufferedUART:UART|rxCurrentByteBuffer[7]        ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.480      ; 1.207      ;
; 0.493 ; UK101keyboard:u9|ps2_intf:ps2|ps2_clk_in        ; UK101keyboard:u9|ps2_intf:ps2|clk_edge                                                                            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.784      ;
; 0.502 ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[8]       ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[7]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.793      ;
; 0.505 ; pll|altpll_component|auto_generated|pll1|clk[1] ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a18~porta_we_reg ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.601      ; 5.380      ;
; 0.515 ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[6]     ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[5]                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.806      ;
; 0.518 ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[7]     ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[6]                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.809      ;
; 0.521 ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[3]     ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[2]                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.812      ;
; 0.527 ; bufferedUART:UART|rxCurrentByteBuffer[7]        ; bufferedUART:UART|rxCurrentByteBuffer[6]                                                                          ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.819      ;
; 0.528 ; bufferedUART:UART|rxCurrentByteBuffer[6]        ; bufferedUART:UART|rxCurrentByteBuffer[5]                                                                          ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.820      ;
; 0.529 ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[5]       ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[4]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.820      ;
; 0.529 ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[4]     ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[3]                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.820      ;
; 0.530 ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[7]       ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[6]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.821      ;
; 0.626 ; bufferedUART:UART|txState.stopBit               ; bufferedUART:UART|txState.idle                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.917      ;
; 0.637 ; w_serialClkCount[15]                            ; w_serialClkEn                                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.928      ;
; 0.651 ; bufferedUART:UART|rxState.stopBit               ; bufferedUART:UART|rxState.idle                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.943      ;
; 0.651 ; UK101keyboard:u9|ps2_intf:ps2|parity            ; UK101keyboard:u9|ps2_intf:ps2|VALID                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.942      ;
; 0.656 ; pll|altpll_component|auto_generated|pll1|clk[1] ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a18~porta_we_reg ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.601      ; 5.531      ;
; 0.659 ; bufferedUART:UART|rxState.idle                  ; bufferedUART:UART|rxState.dataBit                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.951      ;
; 0.676 ; bufferedUART:UART|txState.idle                  ; bufferedUART:UART|txState.dataBit                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.967      ;
; 0.700 ; bufferedUART:UART|rxCurrentByteBuffer[5]        ; bufferedUART:UART|rxCurrentByteBuffer[4]                                                                          ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.992      ;
; 0.703 ; bufferedUART:UART|rxState.dataBit               ; bufferedUART:UART|rxBitCount[3]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.995      ;
; 0.704 ; bufferedUART:UART|rxCurrentByteBuffer[1]        ; bufferedUART:UART|rxCurrentByteBuffer[0]                                                                          ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.996      ;
; 0.706 ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[2]       ; UK101keyboard:u9|ps2_intf:ps2|DATA[2]                                                                             ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.997      ;
; 0.711 ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[2]       ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[1]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.002      ;
; 0.711 ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[4]       ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[3]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.002      ;
; 0.712 ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[3]       ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[2]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.003      ;
; 0.716 ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[5]     ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[4]                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.007      ;
; 0.717 ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[2]     ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[1]                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.008      ;
; 0.718 ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[1]     ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[0]                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.009      ;
; 0.725 ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[1]       ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[0]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.016      ;
+-------+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                        ;
+-------+------------------------------------+------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                                                                                                    ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.454 ; bufferedUART:UART|rxReadPointer[4] ; bufferedUART:UART|rxReadPointer[4]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; bufferedUART:UART|rxReadPointer[5] ; bufferedUART:UART|rxReadPointer[5]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; bufferedUART:UART|rxReadPointer[2] ; bufferedUART:UART|rxReadPointer[2]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; bufferedUART:UART|rxReadPointer[0] ; bufferedUART:UART|rxReadPointer[0]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; bufferedUART:UART|rxReadPointer[1] ; bufferedUART:UART|rxReadPointer[1]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; bufferedUART:UART|rxReadPointer[3] ; bufferedUART:UART|rxReadPointer[3]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.455 ; T65:CPU|MCycle[1]                  ; T65:CPU|MCycle[1]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; T65:CPU|MCycle[2]                  ; T65:CPU|MCycle[2]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; T65:CPU|RstCycle                   ; T65:CPU|RstCycle                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; T65:CPU|P[7]                       ; T65:CPU|P[7]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; T65:CPU|P[1]                       ; T65:CPU|P[1]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; bufferedUART:UART|rxBuffer~13      ; bufferedUART:UART|rxBuffer~13                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.467 ; T65:CPU|MCycle[0]                  ; T65:CPU|MCycle[0]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.758      ;
; 0.605 ; T65:CPU|X[7]                       ; bufferedUART:UART|controlReg[7]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.620      ; 4.437      ;
; 0.726 ; bufferedUART:UART|controlReg[5]    ; bufferedUART:UART|controlReg[5]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.016      ;
; 0.726 ; bufferedUART:UART|controlReg[6]    ; bufferedUART:UART|controlReg[6]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.016      ;
; 0.727 ; bufferedUART:UART|controlReg[7]    ; bufferedUART:UART|controlReg[7]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.017      ;
; 0.798 ; T65:CPU|BAL[0]                     ; bufferedUART:UART|controlReg[6]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.623      ; 4.633      ;
; 0.798 ; T65:CPU|BAL[0]                     ; bufferedUART:UART|controlReg[5]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.623      ; 4.633      ;
; 0.798 ; T65:CPU|BAL[0]                     ; bufferedUART:UART|controlReg[7]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.623      ; 4.633      ;
; 0.800 ; T65:CPU|AD[0]                      ; bufferedUART:UART|controlReg[6]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.620      ; 4.632      ;
; 0.800 ; T65:CPU|AD[0]                      ; bufferedUART:UART|controlReg[5]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.620      ; 4.632      ;
; 0.800 ; T65:CPU|AD[0]                      ; bufferedUART:UART|controlReg[7]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.620      ; 4.632      ;
; 0.824 ; T65:CPU|MCycle[0]                  ; T65:CPU|MCycle[1]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.115      ;
; 0.843 ; T65:CPU|BAL[0]                     ; bufferedUART:UART|txByteWritten                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.626      ; 4.681      ;
; 0.845 ; T65:CPU|AD[0]                      ; bufferedUART:UART|txByteWritten                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.623      ; 4.680      ;
; 0.873 ; T65:CPU|Write_Data_r[2]            ; bufferedUART:UART|controlReg[6]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.624      ; 4.709      ;
; 0.956 ; T65:CPU|Write_Data_r[2]            ; bufferedUART:UART|controlReg[7]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.624      ; 4.792      ;
; 0.980 ; T65:CPU|Write_Data_r[0]            ; bufferedUART:UART|controlReg[5]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.623      ; 4.815      ;
; 0.981 ; bufferedUART:UART|rxReadPointer[5] ; bufferedUART:UART|rxReadPointer[4]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.273      ;
; 0.986 ; bufferedUART:UART|rxReadPointer[5] ; bufferedUART:UART|rxReadPointer[3]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.278      ;
; 0.987 ; bufferedUART:UART|rxReadPointer[5] ; bufferedUART:UART|rxReadPointer[2]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.279      ;
; 0.988 ; bufferedUART:UART|rxReadPointer[5] ; bufferedUART:UART|rxReadPointer[1]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.280      ;
; 0.989 ; bufferedUART:UART|rxReadPointer[5] ; bufferedUART:UART|rxReadPointer[0]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.281      ;
; 1.002 ; T65:CPU|DL[4]                      ; T65:CPU|PC[4]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.294      ;
; 1.008 ; T65:CPU|DL[0]                      ; T65:CPU|PC[0]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.300      ;
; 1.017 ; T65:CPU|DL[1]                      ; T65:CPU|PC[1]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.309      ;
; 1.055 ; T65:CPU|DL[6]                      ; T65:CPU|PC[6]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.347      ;
; 1.064 ; T65:CPU|MCycle[1]                  ; T65:CPU|MCycle[2]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.355      ;
; 1.068 ; T65:CPU|PC[15]                     ; T65:CPU|PC[15]                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.358      ;
; 1.092 ; bufferedUART:UART|rxBuffer~17      ; bufferedUART:UART|dataOut[3]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 4.421      ; 5.745      ;
; 1.117 ; T65:CPU|S[7]                       ; T65:CPU|S[7]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.408      ;
; 1.119 ; bufferedUART:UART|rxReadPointer[5] ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.421      ; 1.794      ;
; 1.120 ; bufferedUART:UART|rxReadPointer[4] ; bufferedUART:UART|rxReadPointer[5]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.412      ;
; 1.123 ; bufferedUART:UART|rxReadPointer[4] ; bufferedUART:UART|rxReadPointer[3]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.415      ;
; 1.124 ; bufferedUART:UART|rxReadPointer[4] ; bufferedUART:UART|rxReadPointer[2]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.416      ;
; 1.125 ; bufferedUART:UART|rxReadPointer[4] ; bufferedUART:UART|rxReadPointer[1]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.417      ;
; 1.126 ; bufferedUART:UART|rxReadPointer[4] ; bufferedUART:UART|rxReadPointer[0]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.418      ;
; 1.130 ; T65:CPU|IR[7]                      ; T65:CPU|Write_Data_r[1]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.421      ;
; 1.135 ; T65:CPU|IR[7]                      ; T65:CPU|ALU_Op_r[1]                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.426      ;
; 1.135 ; T65:CPU|PC[4]                      ; T65:CPU|PC[4]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.427      ;
; 1.150 ; T65:CPU|BAH[4]                     ; T65:CPU|BAH[4]                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.441      ;
; 1.154 ; T65:CPU|X[5]                       ; bufferedUART:UART|controlReg[5]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.631      ; 4.997      ;
; 1.162 ; T65:CPU|S[0]                       ; T65:CPU|S[0]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.453      ;
; 1.165 ; T65:CPU|BAH[7]                     ; T65:CPU|BAH[7]                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.456      ;
; 1.170 ; bufferedUART:UART|rxBuffer~19      ; bufferedUART:UART|dataOut[5]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 4.410      ; 5.812      ;
; 1.182 ; T65:CPU|PC[6]                      ; T65:CPU|PC[6]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.474      ;
; 1.184 ; T65:CPU|X[0]                       ; T65:CPU|BusA_r[0]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.475      ;
; 1.185 ; T65:CPU|PC[5]                      ; T65:CPU|PC[5]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.477      ;
; 1.198 ; bufferedUART:UART|rxBuffer~16      ; bufferedUART:UART|dataOut[2]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 4.423      ; 5.853      ;
; 1.226 ; T65:CPU|BAL[8]                     ; T65:CPU|BAL[8]                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.518      ;
; 1.240 ; bufferedUART:UART|rxBuffer~18      ; bufferedUART:UART|dataOut[4]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 4.417      ; 5.889      ;
; 1.258 ; bufferedUART:UART|txByteSent       ; bufferedUART:UART|txByteWritten                                                                            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.726      ; 5.216      ;
; 1.258 ; bufferedUART:UART|rxReadPointer[4] ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.421      ; 1.933      ;
; 1.263 ; T65:CPU|IR[5]                      ; T65:CPU|Write_Data_r[1]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.554      ;
; 1.265 ; T65:CPU|IR[6]                      ; T65:CPU|P[0]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.560      ;
; 1.267 ; T65:CPU|IR[6]                      ; T65:CPU|P[2]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.562      ;
; 1.269 ; T65:CPU|IR[0]                      ; T65:CPU|ALU_Op_r[2]                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.560      ;
; 1.269 ; T65:CPU|Write_Data_r[2]            ; w_kbRowSel[1]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.539      ; 4.808      ;
; 1.269 ; bufferedUART:UART|rxBuffer~21      ; bufferedUART:UART|dataOut[7]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 4.414      ; 5.915      ;
; 1.277 ; T65:CPU|IR[2]                      ; T65:CPU|Write_Data_r[0]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.568      ;
; 1.277 ; bufferedUART:UART|rxBuffer~20      ; bufferedUART:UART|dataOut[6]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 4.417      ; 5.926      ;
; 1.280 ; bufferedUART:UART|rxInPointer[3]   ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 4.746      ; 6.300      ;
; 1.281 ; T65:CPU|IR[5]                      ; T65:CPU|P[3]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.576      ;
; 1.287 ; bufferedUART:UART|rxInPointer[2]   ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 4.746      ; 6.307      ;
; 1.289 ; T65:CPU|BAH[2]                     ; T65:CPU|BAH[2]                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.580      ;
; 1.301 ; T65:CPU|IR[6]                      ; T65:CPU|ALU_Op_r[1]                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.592      ;
; 1.306 ; T65:CPU|BAH[5]                     ; T65:CPU|BAH[5]                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.597      ;
; 1.308 ; T65:CPU|PC[12]                     ; T65:CPU|PC[12]                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.598      ;
; 1.309 ; bufferedUART:UART|rxInPointer[3]   ; bufferedUART:UART|rxReadPointer[4]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 4.422      ; 5.963      ;
; 1.311 ; bufferedUART:UART|rxInPointer[3]   ; bufferedUART:UART|rxReadPointer[5]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 4.422      ; 5.965      ;
; 1.312 ; T65:CPU|IR[5]                      ; T65:CPU|ALU_Op_r[0]                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.602      ;
; 1.314 ; bufferedUART:UART|rxBuffer~14      ; bufferedUART:UART|dataOut[0]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 4.414      ; 5.960      ;
; 1.315 ; T65:CPU|P[3]                       ; T65:CPU|P[3]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.606      ;
; 1.315 ; bufferedUART:UART|rxInPointer[3]   ; bufferedUART:UART|rxReadPointer[2]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 4.422      ; 5.969      ;
; 1.315 ; bufferedUART:UART|rxInPointer[3]   ; bufferedUART:UART|rxReadPointer[3]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 4.422      ; 5.969      ;
; 1.316 ; bufferedUART:UART|rxInPointer[3]   ; bufferedUART:UART|rxReadPointer[1]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 4.422      ; 5.970      ;
; 1.316 ; bufferedUART:UART|rxInPointer[2]   ; bufferedUART:UART|rxReadPointer[4]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 4.422      ; 5.970      ;
; 1.317 ; bufferedUART:UART|rxInPointer[3]   ; bufferedUART:UART|rxReadPointer[0]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 4.422      ; 5.971      ;
; 1.318 ; bufferedUART:UART|rxInPointer[2]   ; bufferedUART:UART|rxReadPointer[5]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 4.422      ; 5.972      ;
; 1.322 ; bufferedUART:UART|rxInPointer[2]   ; bufferedUART:UART|rxReadPointer[2]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 4.422      ; 5.976      ;
; 1.322 ; bufferedUART:UART|rxInPointer[2]   ; bufferedUART:UART|rxReadPointer[3]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 4.422      ; 5.976      ;
; 1.323 ; bufferedUART:UART|rxInPointer[2]   ; bufferedUART:UART|rxReadPointer[1]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 4.422      ; 5.977      ;
; 1.324 ; bufferedUART:UART|rxInPointer[2]   ; bufferedUART:UART|rxReadPointer[0]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 4.422      ; 5.978      ;
; 1.327 ; T65:CPU|PC[7]                      ; T65:CPU|PC[7]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.619      ;
; 1.331 ; T65:CPU|DL[5]                      ; T65:CPU|PC[5]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.623      ;
; 1.332 ; T65:CPU|PC[10]                     ; T65:CPU|PC[10]                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.622      ;
; 1.333 ; T65:CPU|MCycle[0]                  ; T65:CPU|MCycle[2]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.624      ;
; 1.337 ; bufferedUART:UART|rxBuffer~15      ; bufferedUART:UART|dataOut[1]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 4.414      ; 5.983      ;
; 1.339 ; T65:CPU|PC[2]                      ; T65:CPU|PC[2]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.631      ;
+-------+------------------------------------+------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                ;
+-------+----------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                        ; To Node                                                                                                                                              ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.455 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[1]   ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[1]                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[2]   ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[2]                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.467 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[0]   ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[0]                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.758      ;
; 0.670 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[9]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|n_hSync                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.961      ;
; 0.696 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[9] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[9]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.987      ;
; 0.700 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[9] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|hAct                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.992      ;
; 0.714 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[9] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|n_vSync                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.005      ;
; 0.755 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.046      ;
; 0.756 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.047      ;
; 0.756 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.047      ;
; 0.757 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.048      ;
; 0.758 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.049      ;
; 0.764 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[0]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[0]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.055      ;
; 0.765 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[0] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[0]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.056      ;
; 0.766 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.056      ;
; 0.767 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.057      ;
; 0.767 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.057      ;
; 0.767 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.058      ;
; 0.768 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.059      ;
; 0.769 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.059      ;
; 0.769 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.059      ;
; 0.769 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|n_vSync                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.060      ;
; 0.770 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[10]   ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[10]                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.061      ;
; 0.772 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.063      ;
; 0.772 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[1]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[1]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.063      ;
; 0.773 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[8] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[8]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.064      ;
; 0.774 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[4]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[4]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.065      ;
; 0.774 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[5]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[5]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.065      ;
; 0.777 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.067      ;
; 0.778 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[8] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|n_vSync                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.069      ;
; 0.780 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[3]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[3]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.071      ;
; 0.780 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[9]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[9]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.071      ;
; 0.782 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[7]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[7]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.073      ;
; 0.783 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[2]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[2]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.074      ;
; 0.785 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[6]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[6]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.076      ;
; 0.799 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.089      ;
; 0.809 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.099      ;
; 0.820 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[1]   ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[2]                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.111      ;
; 0.824 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[0]   ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[1]                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.115      ;
; 0.824 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[0]   ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[2]                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.115      ;
; 0.841 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a1~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.391      ; 1.486      ;
; 0.841 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[2]   ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[0]                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.132      ;
; 0.849 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[4]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a1~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.396      ; 1.499      ;
; 0.850 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[6]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a1~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.396      ; 1.500      ;
; 0.858 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a1~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.391      ; 1.503      ;
; 0.861 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[1]   ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[0]                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.152      ;
; 0.868 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[9]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a1~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.396      ; 1.518      ;
; 0.871 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a1~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.396      ; 1.521      ;
; 0.893 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[4]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.393      ; 1.540      ;
; 0.896 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.388      ; 1.538      ;
; 0.902 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[6]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.393      ; 1.549      ;
; 0.906 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[5]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.393      ; 1.553      ;
; 0.908 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.388      ; 1.550      ;
; 0.910 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.388      ; 1.552      ;
; 0.911 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[5]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a1~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.396      ; 1.561      ;
; 0.920 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[9]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.393      ; 1.567      ;
; 0.920 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a1~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.391      ; 1.565      ;
; 0.922 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.393      ; 1.569      ;
; 0.922 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a1~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.391      ; 1.567      ;
; 0.930 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[7]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.393      ; 1.577      ;
; 0.966 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a1~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.391      ; 1.611      ;
; 1.044 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[8] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|hAct                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.336      ;
; 1.064 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[2]   ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[1]                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.355      ;
; 1.102 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[0]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[1]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.393      ;
; 1.109 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[0] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.400      ;
; 1.110 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.401      ;
; 1.110 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.401      ;
; 1.111 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.402      ;
; 1.111 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[0]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[2]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.402      ;
; 1.112 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.388      ; 1.754      ;
; 1.117 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.408      ;
; 1.118 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[0] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.409      ;
; 1.119 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.410      ;
; 1.121 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.411      ;
; 1.121 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.411      ;
; 1.126 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[8]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.417      ;
; 1.126 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[8]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.417      ;
; 1.127 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[1]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[2]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.418      ;
; 1.128 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.419      ;
; 1.128 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[5]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[6]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.419      ;
; 1.128 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.419      ;
; 1.129 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[9]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.420      ;
; 1.130 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.420      ;
; 1.130 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.420      ;
; 1.134 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[8] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[9]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.425      ;
; 1.135 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[9]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[10]                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.426      ;
; 1.135 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[3]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[4]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.426      ;
; 1.135 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[4]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[5]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.426      ;
; 1.136 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[7]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.427      ;
; 1.137 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.428      ;
; 1.138 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.428      ;
; 1.138 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[10]                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.429      ;
; 1.139 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.429      ;
; 1.144 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[2]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[3]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.435      ;
; 1.144 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[4]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[6]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.435      ;
; 1.146 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[6]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[7]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.437      ;
; 1.147 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.437      ;
; 1.150 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[9] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[1]                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.442      ;
; 1.150 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[9] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[0]                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.442      ;
; 1.151 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[9] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[2]                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.443      ;
+-------+----------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                      ;
+--------+------------------------------+-----------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                           ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+-----------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 13.296 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[5]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.106     ; 6.599      ;
; 13.296 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[3]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.106     ; 6.599      ;
; 13.296 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[0]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.106     ; 6.599      ;
; 13.296 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[1]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.106     ; 6.599      ;
; 13.296 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[2]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.106     ; 6.599      ;
; 13.296 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[4]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.106     ; 6.599      ;
; 16.719 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.083     ; 3.199      ;
; 16.719 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.083     ; 3.199      ;
; 16.719 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.083     ; 3.199      ;
; 16.719 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.083     ; 3.199      ;
; 16.719 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.083     ; 3.199      ;
; 16.719 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.083     ; 3.199      ;
; 16.736 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.079     ; 3.186      ;
; 16.736 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.079     ; 3.186      ;
; 16.736 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.079     ; 3.186      ;
; 16.736 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.079     ; 3.186      ;
; 16.736 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.079     ; 3.186      ;
; 16.736 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.079     ; 3.186      ;
; 16.775 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.idle    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.110     ; 3.116      ;
; 16.775 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.stopBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.110     ; 3.116      ;
; 16.775 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.dataBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.110     ; 3.116      ;
; 16.822 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.stopBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.079     ; 3.100      ;
; 16.822 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.idle    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.079     ; 3.100      ;
; 16.822 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.dataBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.079     ; 3.100      ;
; 16.822 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[2]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.079     ; 3.100      ;
; 16.822 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[1]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.079     ; 3.100      ;
; 16.822 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[0]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.079     ; 3.100      ;
; 16.822 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[3]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.079     ; 3.100      ;
; 17.076 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txByteSent      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.082     ; 2.843      ;
; 17.076 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[3]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.082     ; 2.843      ;
; 17.076 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[2]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.082     ; 2.843      ;
; 17.076 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[1]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.082     ; 2.843      ;
; 17.076 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[0]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.082     ; 2.843      ;
+--------+------------------------------+-----------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                       ;
+--------+------------------------------+------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                            ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 17.232 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBuffer~13      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 3.830      ; 6.599      ;
; 17.392 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 3.832      ; 6.441      ;
; 17.392 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 3.832      ; 6.441      ;
; 17.392 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 3.832      ; 6.441      ;
; 17.392 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 3.832      ; 6.441      ;
; 17.392 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 3.832      ; 6.441      ;
; 17.392 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 3.832      ; 6.441      ;
+--------+------------------------------+------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                       ;
+-------+------------------------------+------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                            ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 1.376 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 4.412      ; 6.020      ;
; 1.376 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 4.412      ; 6.020      ;
; 1.376 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 4.412      ; 6.020      ;
; 1.376 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 4.412      ; 6.020      ;
; 1.376 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 4.412      ; 6.020      ;
; 1.376 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 4.412      ; 6.020      ;
; 1.555 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBuffer~13      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 4.409      ; 6.196      ;
+-------+------------------------------+------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                      ;
+-------+------------------------------+-----------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                           ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+-----------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 2.413 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txByteSent      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.076      ; 2.701      ;
; 2.413 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[3]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.076      ; 2.701      ;
; 2.413 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[2]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.076      ; 2.701      ;
; 2.413 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[1]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.076      ; 2.701      ;
; 2.413 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[0]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.076      ; 2.701      ;
; 2.626 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.stopBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 2.918      ;
; 2.626 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.idle    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 2.918      ;
; 2.626 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.dataBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 2.918      ;
; 2.626 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[2]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 2.918      ;
; 2.626 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[1]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 2.918      ;
; 2.626 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[0]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 2.918      ;
; 2.626 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[3]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 2.918      ;
; 2.636 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.idle    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 2.930      ;
; 2.636 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.stopBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 2.930      ;
; 2.636 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.dataBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 2.930      ;
; 2.693 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 2.985      ;
; 2.693 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 2.985      ;
; 2.693 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 2.985      ;
; 2.693 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 2.985      ;
; 2.693 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 2.985      ;
; 2.693 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 2.985      ;
; 2.728 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 3.015      ;
; 2.728 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 3.015      ;
; 2.728 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 3.015      ;
; 2.728 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 3.015      ;
; 2.728 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 3.015      ;
; 2.728 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 3.015      ;
; 5.898 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[5]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 6.196      ;
; 5.898 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[3]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 6.196      ;
; 5.898 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[0]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 6.196      ;
; 5.898 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[1]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 6.196      ;
; 5.898 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[2]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 6.196      ;
; 5.898 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[4]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 6.196      ;
+-------+------------------------------+-----------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                     ;
+------------+-----------------+-------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                      ; Note ;
+------------+-----------------+-------------------------------------------------+------+
; 33.21 MHz  ; 33.21 MHz       ; pll|altpll_component|auto_generated|pll1|clk[1] ;      ;
; 81.81 MHz  ; 81.81 MHz       ; pll|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 136.78 MHz ; 136.78 MHz      ; pll|altpll_component|auto_generated|pll1|clk[2] ;      ;
+------------+-----------------+-------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                      ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; 3.161 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; 4.552 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; 8.827 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                       ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.402 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.403 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.403 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                    ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[2] ; 13.626 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; 17.251 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                    ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[1] ; 1.144 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; 2.171 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                          ;
+-------------------------------------------------+---------+---------------+
; Clock                                           ; Slack   ; End Point TNS ;
+-------------------------------------------------+---------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; 7.389   ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; 9.698   ; 0.000         ;
; i_clk                                           ; 9.846   ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; 499.534 ; 0.000         ;
+-------------------------------------------------+---------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                 ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                            ; To Node                                                                          ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 3.161  ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.346     ; 11.879     ;
; 3.229  ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a1~portb_address_reg0 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.348     ; 11.809     ;
; 4.458  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]                                                                        ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.076     ; 10.852     ;
; 4.529  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]                                                                        ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.076     ; 10.781     ;
; 4.629  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]                                                                        ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.076     ; 10.681     ;
; 4.928  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[3]                                                                        ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.072     ; 10.386     ;
; 4.930  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[2]                                                                        ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.072     ; 10.384     ;
; 5.182  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[1]                                                                        ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.072     ; 10.132     ;
; 9.413  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.076     ; 5.897      ;
; 9.557  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.076     ; 5.753      ;
; 9.726  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.076     ; 5.584      ;
; 9.854  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.076     ; 5.456      ;
; 9.996  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.076     ; 5.314      ;
; 10.006 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.076     ; 5.304      ;
; 10.011 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 5.304      ;
; 10.011 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 5.304      ;
; 10.011 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 5.304      ;
; 10.011 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 5.304      ;
; 10.011 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 5.304      ;
; 10.011 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 5.304      ;
; 10.011 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 5.304      ;
; 10.011 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 5.304      ;
; 10.026 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 5.289      ;
; 10.026 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 5.289      ;
; 10.026 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 5.289      ;
; 10.026 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 5.289      ;
; 10.026 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 5.289      ;
; 10.026 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 5.289      ;
; 10.026 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 5.289      ;
; 10.026 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 5.289      ;
; 10.179 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 5.136      ;
; 10.179 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 5.136      ;
; 10.179 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 5.136      ;
; 10.179 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 5.136      ;
; 10.179 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 5.136      ;
; 10.179 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 5.136      ;
; 10.179 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 5.136      ;
; 10.179 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 5.136      ;
; 10.324 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 4.991      ;
; 10.324 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 4.991      ;
; 10.324 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 4.991      ;
; 10.324 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 4.991      ;
; 10.324 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 4.991      ;
; 10.324 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 4.991      ;
; 10.324 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 4.991      ;
; 10.324 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 4.991      ;
; 10.645 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[0]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.076     ; 4.665      ;
; 10.824 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.076     ; 4.486      ;
; 10.904 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]                                                                        ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.067     ; 4.415      ;
; 10.904 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]                                                                        ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.067     ; 4.415      ;
; 10.904 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]                                                                        ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.067     ; 4.415      ;
; 10.904 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]                                                                        ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.067     ; 4.415      ;
; 10.904 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]                                                                        ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.067     ; 4.415      ;
; 10.904 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]                                                                        ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.067     ; 4.415      ;
; 10.904 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]                                                                        ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.067     ; 4.415      ;
; 10.904 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]                                                                        ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.067     ; 4.415      ;
; 10.918 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 4.397      ;
; 10.918 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 4.397      ;
; 10.918 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 4.397      ;
; 10.918 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 4.397      ;
; 10.918 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 4.397      ;
; 10.918 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 4.397      ;
; 10.918 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 4.397      ;
; 10.918 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 4.397      ;
; 11.105 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 4.210      ;
; 11.105 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 4.210      ;
; 11.105 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 4.210      ;
; 11.105 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 4.210      ;
; 11.105 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 4.210      ;
; 11.105 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 4.210      ;
; 11.105 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 4.210      ;
; 11.105 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 4.210      ;
; 11.108 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[9] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 4.207      ;
; 11.108 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 4.207      ;
; 11.108 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 4.207      ;
; 11.108 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 4.207      ;
; 11.108 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 4.207      ;
; 11.108 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 4.207      ;
; 11.108 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 4.207      ;
; 11.108 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 4.207      ;
; 11.108 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 4.207      ;
; 11.108 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 4.207      ;
; 11.123 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[9] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 4.192      ;
; 11.123 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 4.192      ;
; 11.123 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 4.192      ;
; 11.123 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 4.192      ;
; 11.123 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 4.192      ;
; 11.123 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 4.192      ;
; 11.123 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 4.192      ;
; 11.123 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 4.192      ;
; 11.123 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 4.192      ;
; 11.123 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 4.192      ;
; 11.242 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 4.073      ;
; 11.242 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 4.073      ;
; 11.242 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 4.073      ;
; 11.242 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 4.073      ;
; 11.242 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 4.073      ;
; 11.242 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 4.073      ;
; 11.242 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 4.073      ;
; 11.242 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 4.073      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                           ;
+-------+-------------------------------------------------------------------------------------------------------------------+----------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                         ; To Node        ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------+----------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 4.552 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a22~porta_we_reg ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.493     ; 14.957     ;
; 4.980 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a22~porta_we_reg ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.493     ; 14.529     ;
; 5.031 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a22~porta_we_reg ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.493     ; 14.478     ;
; 5.133 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a6~porta_we_reg  ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.500     ; 14.369     ;
; 5.278 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a30~porta_we_reg ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.490     ; 14.234     ;
; 5.463 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a2~porta_we_reg  ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.513     ; 14.026     ;
; 5.490 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a2~porta_we_reg  ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.513     ; 13.999     ;
; 5.556 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a2~porta_we_reg  ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.513     ; 13.933     ;
; 5.561 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a6~porta_we_reg  ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.500     ; 13.941     ;
; 5.596 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a26~porta_we_reg ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.501     ; 13.905     ;
; 5.612 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a6~porta_we_reg  ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.500     ; 13.890     ;
; 5.623 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a26~porta_we_reg ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.501     ; 13.878     ;
; 5.671 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a14~porta_we_reg ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.512     ; 13.819     ;
; 5.689 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a26~porta_we_reg ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.501     ; 13.812     ;
; 5.706 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a30~porta_we_reg ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.490     ; 13.806     ;
; 5.716 ; InternalRam8K:SRAM_8K|altsyncram:altsyncram_component|altsyncram_a8g1:auto_generated|ram_block1a6~porta_we_reg    ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.496     ; 13.790     ;
; 5.757 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a30~porta_we_reg ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.490     ; 13.755     ;
; 5.775 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a2~porta_we_reg  ; T65:CPU|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.513     ; 13.714     ;
; 5.782 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a24~porta_we_reg ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.488     ; 13.732     ;
; 5.809 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a24~porta_we_reg ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.488     ; 13.705     ;
; 5.814 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a2~porta_we_reg  ; T65:CPU|BAL[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.513     ; 13.675     ;
; 5.875 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a24~porta_we_reg ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.488     ; 13.639     ;
; 5.891 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a2~porta_we_reg  ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.513     ; 13.598     ;
; 5.897 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a0~porta_we_reg  ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.482     ; 13.623     ;
; 5.908 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a26~porta_we_reg ; T65:CPU|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.501     ; 13.593     ;
; 5.924 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a0~porta_we_reg  ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.482     ; 13.596     ;
; 5.947 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a26~porta_we_reg ; T65:CPU|BAL[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.501     ; 13.554     ;
; 5.990 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a0~porta_we_reg  ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.482     ; 13.530     ;
; 6.024 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a26~porta_we_reg ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.501     ; 13.477     ;
; 6.026 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a24~porta_we_reg ; T65:CPU|BAL[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.488     ; 13.488     ;
; 6.088 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a2~porta_we_reg  ; T65:CPU|BAL[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.513     ; 13.401     ;
; 6.094 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a24~porta_we_reg ; T65:CPU|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.488     ; 13.420     ;
; 6.099 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a14~porta_we_reg ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.512     ; 13.391     ;
; 6.133 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a24~porta_we_reg ; T65:CPU|BAL[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.488     ; 13.381     ;
; 6.141 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a0~porta_we_reg  ; T65:CPU|BAL[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.482     ; 13.379     ;
; 6.144 ; InternalRam8K:SRAM_8K|altsyncram:altsyncram_component|altsyncram_a8g1:auto_generated|ram_block1a6~porta_we_reg    ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.496     ; 13.362     ;
; 6.150 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a14~porta_we_reg ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.512     ; 13.340     ;
; 6.195 ; InternalRam8K:SRAM_8K|altsyncram:altsyncram_component|altsyncram_a8g1:auto_generated|ram_block1a6~porta_we_reg    ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.496     ; 13.311     ;
; 6.209 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a0~porta_we_reg  ; T65:CPU|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.482     ; 13.311     ;
; 6.210 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a24~porta_we_reg ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.488     ; 13.304     ;
; 6.221 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a26~porta_we_reg ; T65:CPU|BAL[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.501     ; 13.280     ;
; 6.227 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a18~porta_we_reg ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.502     ; 13.273     ;
; 6.248 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a0~porta_we_reg  ; T65:CPU|BAL[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.482     ; 13.272     ;
; 6.254 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a10~porta_we_reg ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.491     ; 13.257     ;
; 6.254 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a18~porta_we_reg ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.502     ; 13.246     ;
; 6.281 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a10~porta_we_reg ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.491     ; 13.230     ;
; 6.320 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a18~porta_we_reg ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.502     ; 13.180     ;
; 6.325 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a0~porta_we_reg  ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.482     ; 13.195     ;
; 6.347 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a10~porta_we_reg ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.491     ; 13.164     ;
; 6.351 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a16~porta_we_reg ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.503     ; 13.148     ;
; 6.378 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a16~porta_we_reg ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.503     ; 13.121     ;
; 6.411 ; InternalRam8K:SRAM_8K|altsyncram:altsyncram_component|altsyncram_a8g1:auto_generated|ram_block1a2~porta_we_reg    ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.514     ; 13.077     ;
; 6.438 ; InternalRam8K:SRAM_8K|altsyncram:altsyncram_component|altsyncram_a8g1:auto_generated|ram_block1a2~porta_we_reg    ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.514     ; 13.050     ;
; 6.444 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a16~porta_we_reg ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.503     ; 13.055     ;
; 6.504 ; InternalRam8K:SRAM_8K|altsyncram:altsyncram_component|altsyncram_a8g1:auto_generated|ram_block1a2~porta_we_reg    ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.514     ; 12.984     ;
; 6.514 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a7~porta_we_reg  ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.505     ; 12.983     ;
; 6.539 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a18~porta_we_reg ; T65:CPU|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.502     ; 12.961     ;
; 6.566 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a10~porta_we_reg ; T65:CPU|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.491     ; 12.945     ;
; 6.576 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a7~porta_we_reg  ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.505     ; 12.921     ;
; 6.578 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a18~porta_we_reg ; T65:CPU|BAL[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.502     ; 12.922     ;
; 6.584 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a15~porta_we_reg ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.490     ; 12.928     ;
; 6.595 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a16~porta_we_reg ; T65:CPU|BAL[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.503     ; 12.904     ;
; 6.605 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a10~porta_we_reg ; T65:CPU|BAL[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.491     ; 12.906     ;
; 6.646 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a15~porta_we_reg ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.490     ; 12.866     ;
; 6.655 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a18~porta_we_reg ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.502     ; 12.845     ;
; 6.663 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a16~porta_we_reg ; T65:CPU|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.503     ; 12.836     ;
; 6.682 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a10~porta_we_reg ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.491     ; 12.829     ;
; 6.702 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a16~porta_we_reg ; T65:CPU|BAL[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.503     ; 12.797     ;
; 6.705 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a4~porta_we_reg  ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.496     ; 12.801     ;
; 6.716 ; InternalRam8K:SRAM_8K|altsyncram:altsyncram_component|altsyncram_a8g1:auto_generated|ram_block1a0~porta_we_reg    ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.502     ; 12.784     ;
; 6.723 ; InternalRam8K:SRAM_8K|altsyncram:altsyncram_component|altsyncram_a8g1:auto_generated|ram_block1a2~porta_we_reg    ; T65:CPU|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.514     ; 12.765     ;
; 6.732 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a4~porta_we_reg  ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.496     ; 12.774     ;
; 6.743 ; InternalRam8K:SRAM_8K|altsyncram:altsyncram_component|altsyncram_a8g1:auto_generated|ram_block1a0~porta_we_reg    ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.502     ; 12.757     ;
; 6.762 ; InternalRam8K:SRAM_8K|altsyncram:altsyncram_component|altsyncram_a8g1:auto_generated|ram_block1a2~porta_we_reg    ; T65:CPU|BAL[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.514     ; 12.726     ;
; 6.763 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a24~porta_we_reg ; T65:CPU|BAL[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.490     ; 12.749     ;
; 6.779 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a16~porta_we_reg ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.503     ; 12.720     ;
; 6.798 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a4~porta_we_reg  ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.496     ; 12.708     ;
; 6.809 ; InternalRam8K:SRAM_8K|altsyncram:altsyncram_component|altsyncram_a8g1:auto_generated|ram_block1a0~porta_we_reg    ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.502     ; 12.691     ;
; 6.815 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a23~porta_we_reg ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.497     ; 12.690     ;
; 6.839 ; InternalRam8K:SRAM_8K|altsyncram:altsyncram_component|altsyncram_a8g1:auto_generated|ram_block1a2~porta_we_reg    ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.514     ; 12.649     ;
; 6.840 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a8~porta_we_reg  ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.503     ; 12.659     ;
; 6.852 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a18~porta_we_reg ; T65:CPU|BAL[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.502     ; 12.648     ;
; 6.867 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a8~porta_we_reg  ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.503     ; 12.632     ;
; 6.877 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a23~porta_we_reg ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.497     ; 12.628     ;
; 6.878 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a0~porta_we_reg  ; T65:CPU|BAL[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.484     ; 12.640     ;
; 6.879 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a10~porta_we_reg ; T65:CPU|BAL[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.491     ; 12.632     ;
; 6.933 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a8~porta_we_reg  ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.503     ; 12.566     ;
; 6.960 ; InternalRam8K:SRAM_8K|altsyncram:altsyncram_component|altsyncram_a8g1:auto_generated|ram_block1a0~porta_we_reg    ; T65:CPU|BAL[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.502     ; 12.540     ;
; 6.977 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a24~porta_we_reg ; T65:CPU|BAL[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.490     ; 12.535     ;
; 6.985 ; InternalRam8K:SRAM_8K|altsyncram:altsyncram_component|altsyncram_a8g1:auto_generated|ram_block1a4~porta_we_reg    ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.498     ; 12.519     ;
; 6.998 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a22~porta_we_reg ; T65:CPU|PC[14] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.505     ; 12.499     ;
; 7.012 ; InternalRam8K:SRAM_8K|altsyncram:altsyncram_component|altsyncram_a8g1:auto_generated|ram_block1a4~porta_we_reg    ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.498     ; 12.492     ;
; 7.028 ; InternalRam8K:SRAM_8K|altsyncram:altsyncram_component|altsyncram_a8g1:auto_generated|ram_block1a0~porta_we_reg    ; T65:CPU|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.502     ; 12.472     ;
; 7.036 ; InternalRam8K:SRAM_8K|altsyncram:altsyncram_component|altsyncram_a8g1:auto_generated|ram_block1a2~porta_we_reg    ; T65:CPU|BAL[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.514     ; 12.452     ;
; 7.058 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a1~porta_we_reg  ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.494     ; 12.450     ;
; 7.067 ; InternalRam8K:SRAM_8K|altsyncram:altsyncram_component|altsyncram_a8g1:auto_generated|ram_block1a0~porta_we_reg    ; T65:CPU|BAL[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.502     ; 12.433     ;
; 7.078 ; InternalRam8K:SRAM_8K|altsyncram:altsyncram_component|altsyncram_a8g1:auto_generated|ram_block1a4~porta_we_reg    ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.498     ; 12.426     ;
; 7.084 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a8~porta_we_reg  ; T65:CPU|BAL[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.503     ; 12.415     ;
; 7.085 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a1~porta_we_reg  ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.494     ; 12.423     ;
; 7.092 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a0~porta_we_reg  ; T65:CPU|BAL[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.484     ; 12.426     ;
+-------+-------------------------------------------------------------------------------------------------------------------+----------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                   ;
+--------+------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                                                                                                                                              ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 8.827  ; T65:CPU|IR[3]                      ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.170     ; 11.005     ;
; 9.118  ; T65:CPU|IR[1]                      ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.170     ; 10.714     ;
; 9.358  ; T65:CPU|IR[2]                      ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.171     ; 10.473     ;
; 9.504  ; T65:CPU|MCycle[2]                  ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.171     ; 10.327     ;
; 9.528  ; T65:CPU|IR[0]                      ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.171     ; 10.303     ;
; 9.551  ; T65:CPU|IR[3]                      ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a28~porta_address_reg0                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.151      ; 10.639     ;
; 9.561  ; T65:CPU|MCycle[1]                  ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.171     ; 10.270     ;
; 9.797  ; T65:CPU|DL[0]                      ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.174     ; 10.031     ;
; 9.808  ; T65:CPU|MCycle[0]                  ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.171     ; 10.023     ;
; 9.842  ; T65:CPU|IR[1]                      ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a28~porta_address_reg0                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.151      ; 10.348     ;
; 9.956  ; T65:CPU|IR[3]                      ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a25~porta_address_reg0                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.153      ; 10.236     ;
; 9.975  ; T65:CPU|PC[0]                      ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.174     ; 9.853      ;
; 10.086 ; T65:CPU|IR[3]                      ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a1~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.156      ; 10.109     ;
; 10.101 ; T65:CPU|IR[3]                      ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a24~porta_address_reg0                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.160      ; 10.098     ;
; 10.131 ; T65:CPU|IR[3]                      ; InternalRam8K:SRAM_8K|altsyncram:altsyncram_component|altsyncram_a8g1:auto_generated|ram_block1a6~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.168      ; 10.076     ;
; 10.137 ; T65:CPU|IR[2]                      ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a28~porta_address_reg0                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.150      ; 10.052     ;
; 10.179 ; T65:CPU|IR[3]                      ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a29~porta_address_reg0                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.169      ; 10.029     ;
; 10.180 ; T65:CPU|IR[3]                      ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a6~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.173      ; 10.032     ;
; 10.189 ; T65:CPU|IR[3]                      ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a1~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.165      ; 10.015     ;
; 10.209 ; T65:CPU|IR[3]                      ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a27~porta_address_reg0                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.160      ; 9.990      ;
; 10.215 ; T65:CPU|IR[3]                      ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a0~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.156      ; 9.980      ;
; 10.227 ; T65:CPU|IR[3]                      ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a30~porta_address_reg0                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.161      ; 9.973      ;
; 10.247 ; T65:CPU|IR[3]                      ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a13~porta_address_reg0                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.170      ; 9.962      ;
; 10.247 ; T65:CPU|IR[1]                      ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a25~porta_address_reg0                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.153      ; 9.945      ;
; 10.293 ; T65:CPU|IR[3]                      ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a0~porta_address_reg0                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.153      ; 9.899      ;
; 10.303 ; T65:CPU|MCycle[2]                  ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a28~porta_address_reg0                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.150      ; 9.886      ;
; 10.313 ; T65:CPU|MCycle[1]                  ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a28~porta_address_reg0                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.150      ; 9.876      ;
; 10.346 ; T65:CPU|PC[1]                      ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.174     ; 9.482      ;
; 10.354 ; T65:CPU|IR[0]                      ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a28~porta_address_reg0                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.150      ; 9.835      ;
; 10.364 ; T65:CPU|IR[3]                      ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a6~porta_address_reg0                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.171      ; 9.846      ;
; 10.365 ; T65:CPU|IR[3]                      ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a20~porta_address_reg0                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.170      ; 9.844      ;
; 10.366 ; T65:CPU|DL[1]                      ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.174     ; 9.462      ;
; 10.371 ; T65:CPU|IR[4]                      ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.174     ; 9.457      ;
; 10.374 ; T65:CPU|IR[3]                      ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a5~porta_address_reg0                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.169      ; 9.834      ;
; 10.377 ; T65:CPU|IR[1]                      ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a1~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.156      ; 9.818      ;
; 10.392 ; T65:CPU|IR[1]                      ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a24~porta_address_reg0                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.160      ; 9.807      ;
; 10.422 ; T65:CPU|IR[1]                      ; InternalRam8K:SRAM_8K|altsyncram:altsyncram_component|altsyncram_a8g1:auto_generated|ram_block1a6~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.168      ; 9.785      ;
; 10.470 ; T65:CPU|IR[1]                      ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a29~porta_address_reg0                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.169      ; 9.738      ;
; 10.471 ; T65:CPU|IR[1]                      ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a6~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.173      ; 9.741      ;
; 10.473 ; T65:CPU|IR[3]                      ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a16~porta_address_reg0                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.174      ; 9.740      ;
; 10.480 ; T65:CPU|IR[1]                      ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a1~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.165      ; 9.724      ;
; 10.491 ; T65:CPU|IR[3]                      ; InternalRam8K:SRAM_8K|altsyncram:altsyncram_component|altsyncram_a8g1:auto_generated|ram_block1a7~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.161      ; 9.709      ;
; 10.500 ; T65:CPU|IR[1]                      ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a27~porta_address_reg0                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.160      ; 9.699      ;
; 10.503 ; T65:CPU|IR[3]                      ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a15~porta_address_reg0                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.162      ; 9.698      ;
; 10.506 ; T65:CPU|IR[1]                      ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a0~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.156      ; 9.689      ;
; 10.510 ; T65:CPU|IR[3]                      ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a26~porta_address_reg0                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.172      ; 9.701      ;
; 10.518 ; T65:CPU|IR[1]                      ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a30~porta_address_reg0                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.161      ; 9.682      ;
; 10.531 ; T65:CPU|IR[3]                      ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a3~porta_address_reg0                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.173      ; 9.681      ;
; 10.538 ; T65:CPU|IR[1]                      ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a13~porta_address_reg0                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.170      ; 9.671      ;
; 10.542 ; T65:CPU|IR[2]                      ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a25~porta_address_reg0                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.152      ; 9.649      ;
; 10.552 ; T65:CPU|IR[3]                      ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a10~porta_address_reg0                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.162      ; 9.649      ;
; 10.552 ; T65:CPU|MCycle[0]                  ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a28~porta_address_reg0                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.150      ; 9.637      ;
; 10.584 ; T65:CPU|IR[1]                      ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a0~porta_address_reg0                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.153      ; 9.608      ;
; 10.617 ; T65:CPU|IR[3]                      ; InternalRam8K:SRAM_8K|altsyncram:altsyncram_component|altsyncram_a8g1:auto_generated|ram_block1a1~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.173      ; 9.595      ;
; 10.647 ; T65:CPU|IR[3]                      ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a21~porta_address_reg0                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.167      ; 9.559      ;
; 10.655 ; T65:CPU|IR[1]                      ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a6~porta_address_reg0                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.171      ; 9.555      ;
; 10.656 ; T65:CPU|IR[3]                      ; InternalRam8K:SRAM_8K|altsyncram:altsyncram_component|altsyncram_a8g1:auto_generated|ram_block1a5~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.157      ; 9.540      ;
; 10.656 ; T65:CPU|IR[1]                      ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a20~porta_address_reg0                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.170      ; 9.553      ;
; 10.665 ; T65:CPU|IR[1]                      ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a5~porta_address_reg0                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.169      ; 9.543      ;
; 10.672 ; T65:CPU|IR[2]                      ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a1~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.155      ; 9.522      ;
; 10.687 ; T65:CPU|IR[2]                      ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a24~porta_address_reg0                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.159      ; 9.511      ;
; 10.708 ; T65:CPU|MCycle[2]                  ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a25~porta_address_reg0                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.152      ; 9.483      ;
; 10.717 ; T65:CPU|IR[2]                      ; InternalRam8K:SRAM_8K|altsyncram:altsyncram_component|altsyncram_a8g1:auto_generated|ram_block1a6~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.167      ; 9.489      ;
; 10.718 ; T65:CPU|MCycle[1]                  ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a25~porta_address_reg0                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.152      ; 9.473      ;
; 10.722 ; T65:CPU|IR[3]                      ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a23~porta_address_reg0                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.169      ; 9.486      ;
; 10.739 ; T65:CPU|IR[3]                      ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a12~porta_address_reg0                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.165      ; 9.465      ;
; 10.758 ; T65:CPU|IR[2]                      ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a30~porta_address_reg0                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.160      ; 9.441      ;
; 10.759 ; T65:CPU|IR[0]                      ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a25~porta_address_reg0                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.152      ; 9.432      ;
; 10.764 ; T65:CPU|IR[1]                      ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a16~porta_address_reg0                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.174      ; 9.449      ;
; 10.765 ; T65:CPU|IR[2]                      ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a29~porta_address_reg0                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.168      ; 9.442      ;
; 10.766 ; T65:CPU|IR[2]                      ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a6~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.172      ; 9.445      ;
; 10.775 ; T65:CPU|IR[2]                      ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a1~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.164      ; 9.428      ;
; 10.779 ; T65:CPU|IR[3]                      ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a7~porta_address_reg0                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.176      ; 9.436      ;
; 10.782 ; T65:CPU|IR[3]                      ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a11~porta_address_reg0                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.178      ; 9.435      ;
; 10.782 ; T65:CPU|IR[1]                      ; InternalRam8K:SRAM_8K|altsyncram:altsyncram_component|altsyncram_a8g1:auto_generated|ram_block1a7~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.161      ; 9.418      ;
; 10.791 ; T65:CPU|IR[3]                      ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a4~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.162      ; 9.410      ;
; 10.794 ; T65:CPU|IR[1]                      ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a15~porta_address_reg0                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.162      ; 9.407      ;
; 10.795 ; T65:CPU|IR[2]                      ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a27~porta_address_reg0                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.159      ; 9.403      ;
; 10.797 ; bufferedUART:UART|rxReadPointer[0] ; bufferedUART:UART|n_rts                                                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -4.056     ; 5.149      ;
; 10.801 ; T65:CPU|IR[2]                      ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a0~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.155      ; 9.393      ;
; 10.801 ; T65:CPU|IR[1]                      ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a26~porta_address_reg0                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.172      ; 9.410      ;
; 10.805 ; T65:CPU|IR[3]                      ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a4~porta_address_reg0                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.167      ; 9.401      ;
; 10.822 ; T65:CPU|IR[1]                      ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a3~porta_address_reg0                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.173      ; 9.390      ;
; 10.824 ; T65:CPU|IR[2]                      ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a0~porta_address_reg0                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.152      ; 9.367      ;
; 10.829 ; T65:CPU|IR[3]                      ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a5~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.182      ; 9.392      ;
; 10.833 ; T65:CPU|IR[2]                      ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a13~porta_address_reg0                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.169      ; 9.375      ;
; 10.838 ; T65:CPU|MCycle[2]                  ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a1~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.155      ; 9.356      ;
; 10.843 ; T65:CPU|IR[1]                      ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a10~porta_address_reg0                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.162      ; 9.358      ;
; 10.848 ; T65:CPU|IR[3]                      ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a22~porta_address_reg0                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.165      ; 9.356      ;
; 10.848 ; T65:CPU|MCycle[1]                  ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a1~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.155      ; 9.346      ;
; 10.853 ; T65:CPU|MCycle[2]                  ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a24~porta_address_reg0                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.159      ; 9.345      ;
; 10.860 ; T65:CPU|IR[3]                      ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a8~porta_address_reg0                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.174      ; 9.353      ;
; 10.863 ; T65:CPU|MCycle[1]                  ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a24~porta_address_reg0                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.159      ; 9.335      ;
; 10.883 ; T65:CPU|MCycle[2]                  ; InternalRam8K:SRAM_8K|altsyncram:altsyncram_component|altsyncram_a8g1:auto_generated|ram_block1a6~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.167      ; 9.323      ;
; 10.889 ; T65:CPU|IR[0]                      ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a1~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.155      ; 9.305      ;
; 10.893 ; T65:CPU|MCycle[1]                  ; InternalRam8K:SRAM_8K|altsyncram:altsyncram_component|altsyncram_a8g1:auto_generated|ram_block1a6~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.167      ; 9.313      ;
; 10.895 ; T65:CPU|IR[2]                      ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a6~porta_address_reg0                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.170      ; 9.314      ;
; 10.896 ; T65:CPU|IR[2]                      ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a20~porta_address_reg0                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.169      ; 9.312      ;
; 10.901 ; T65:CPU|IR[3]                      ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a7~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.181      ; 9.319      ;
; 10.904 ; T65:CPU|IR[0]                      ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a24~porta_address_reg0                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.159      ; 9.294      ;
+--------+------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                             ;
+-------+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                       ; To Node                                                                                                           ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.402 ; UK101keyboard:u9|keys[5][3]                     ; UK101keyboard:u9|keys[5][3]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[4][3]                     ; UK101keyboard:u9|keys[4][3]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[5][5]                     ; UK101keyboard:u9|keys[5][5]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[4][4]                     ; UK101keyboard:u9|keys[4][4]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[5][4]                     ; UK101keyboard:u9|keys[5][4]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[1][7]                     ; UK101keyboard:u9|keys[1][7]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[4][7]                     ; UK101keyboard:u9|keys[4][7]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[5][7]                     ; UK101keyboard:u9|keys[5][7]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[7][6]                     ; UK101keyboard:u9|keys[7][6]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[4][6]                     ; UK101keyboard:u9|keys[4][6]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[5][6]                     ; UK101keyboard:u9|keys[5][6]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[4][1]                     ; UK101keyboard:u9|keys[4][1]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.403 ; bufferedUART:UART|rxdFiltered                   ; bufferedUART:UART|rxdFiltered                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; bufferedUART:UART|rxBitCount[2]                 ; bufferedUART:UART|rxBitCount[2]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; bufferedUART:UART|rxBitCount[1]                 ; bufferedUART:UART|rxBitCount[1]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; bufferedUART:UART|txByteSent                    ; bufferedUART:UART|txByteSent                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; bufferedUART:UART|txBitCount[3]                 ; bufferedUART:UART|txBitCount[3]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; bufferedUART:UART|txBitCount[2]                 ; bufferedUART:UART|txBitCount[2]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; bufferedUART:UART|txBitCount[1]                 ; bufferedUART:UART|txBitCount[1]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; bufferedUART:UART|txBitCount[0]                 ; bufferedUART:UART|txBitCount[0]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; UK101keyboard:u9|keys[3][3]                     ; UK101keyboard:u9|keys[3][3]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; UK101keyboard:u9|keys[2][3]                     ; UK101keyboard:u9|keys[2][3]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; UK101keyboard:u9|keys[7][3]                     ; UK101keyboard:u9|keys[7][3]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; UK101keyboard:u9|keys[6][3]                     ; UK101keyboard:u9|keys[6][3]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; UK101keyboard:u9|keys[1][3]                     ; UK101keyboard:u9|keys[1][3]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; UK101keyboard:u9|keys[2][5]                     ; UK101keyboard:u9|keys[2][5]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; UK101keyboard:u9|keys[3][5]                     ; UK101keyboard:u9|keys[3][5]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; UK101keyboard:u9|keys[4][5]                     ; UK101keyboard:u9|keys[4][5]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; UK101keyboard:u9|keys[1][5]                     ; UK101keyboard:u9|keys[1][5]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; UK101keyboard:u9|keys[6][5]                     ; UK101keyboard:u9|keys[6][5]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; UK101keyboard:u9|keys[7][5]                     ; UK101keyboard:u9|keys[7][5]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; UK101keyboard:u9|keys[3][4]                     ; UK101keyboard:u9|keys[3][4]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; UK101keyboard:u9|keys[2][4]                     ; UK101keyboard:u9|keys[2][4]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; UK101keyboard:u9|keys[1][4]                     ; UK101keyboard:u9|keys[1][4]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; UK101keyboard:u9|keys[6][4]                     ; UK101keyboard:u9|keys[6][4]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; UK101keyboard:u9|keys[7][4]                     ; UK101keyboard:u9|keys[7][4]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; UK101keyboard:u9|keys[7][2]                     ; UK101keyboard:u9|keys[7][2]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; UK101keyboard:u9|keys[6][2]                     ; UK101keyboard:u9|keys[6][2]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; UK101keyboard:u9|keys[1][2]                     ; UK101keyboard:u9|keys[1][2]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; UK101keyboard:u9|keys[0][2]                     ; UK101keyboard:u9|keys[0][2]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; UK101keyboard:u9|keys[3][2]                     ; UK101keyboard:u9|keys[3][2]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; UK101keyboard:u9|keys[4][2]                     ; UK101keyboard:u9|keys[4][2]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; UK101keyboard:u9|keys[7][7]                     ; UK101keyboard:u9|keys[7][7]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; UK101keyboard:u9|keys[6][7]                     ; UK101keyboard:u9|keys[6][7]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; UK101keyboard:u9|keys[2][7]                     ; UK101keyboard:u9|keys[2][7]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; UK101keyboard:u9|keys[3][7]                     ; UK101keyboard:u9|keys[3][7]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; UK101keyboard:u9|keys[6][6]                     ; UK101keyboard:u9|keys[6][6]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; UK101keyboard:u9|keys[3][6]                     ; UK101keyboard:u9|keys[3][6]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; UK101keyboard:u9|keys[2][6]                     ; UK101keyboard:u9|keys[2][6]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; UK101keyboard:u9|keys[1][6]                     ; UK101keyboard:u9|keys[1][6]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; UK101keyboard:u9|keys[0][6]                     ; UK101keyboard:u9|keys[0][6]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; UK101keyboard:u9|keys[0][0]                     ; UK101keyboard:u9|keys[0][0]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; UK101keyboard:u9|keys[0][1]                     ; UK101keyboard:u9|keys[0][1]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; UK101keyboard:u9|keys[2][1]                     ; UK101keyboard:u9|keys[2][1]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; UK101keyboard:u9|keys[1][1]                     ; UK101keyboard:u9|keys[1][1]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; UK101keyboard:u9|keys[7][1]                     ; UK101keyboard:u9|keys[7][1]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; UK101keyboard:u9|keys[6][1]                     ; UK101keyboard:u9|keys[6][1]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; UK101keyboard:u9|keys[3][1]                     ; UK101keyboard:u9|keys[3][1]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; UK101keyboard:u9|release                        ; UK101keyboard:u9|release                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; UK101keyboard:u9|ps2_intf:ps2|parity            ; UK101keyboard:u9|ps2_intf:ps2|parity                                                                              ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; UK101keyboard:u9|ps2_intf:ps2|bit_count[2]      ; UK101keyboard:u9|ps2_intf:ps2|bit_count[2]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; UK101keyboard:u9|ps2_intf:ps2|bit_count[0]      ; UK101keyboard:u9|ps2_intf:ps2|bit_count[0]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; UK101keyboard:u9|ps2_intf:ps2|bit_count[3]      ; UK101keyboard:u9|ps2_intf:ps2|bit_count[3]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; UK101keyboard:u9|ps2_intf:ps2|bit_count[1]      ; UK101keyboard:u9|ps2_intf:ps2|bit_count[1]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; bufferedUART:UART|rxCurrentByteBuffer[2]        ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.423      ; 1.065      ;
; 0.418 ; w_serialClkCount[4]                             ; w_serialClkCount[4]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.684      ;
; 0.418 ; bufferedUART:UART|rxBitCount[0]                 ; bufferedUART:UART|rxBitCount[0]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.684      ;
; 0.439 ; bufferedUART:UART|rxCurrentByteBuffer[5]        ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.423      ; 1.092      ;
; 0.441 ; bufferedUART:UART|rxCurrentByteBuffer[1]        ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.423      ; 1.094      ;
; 0.445 ; bufferedUART:UART|rxCurrentByteBuffer[3]        ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.423      ; 1.098      ;
; 0.453 ; bufferedUART:UART|rxCurrentByteBuffer[7]        ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.423      ; 1.106      ;
; 0.455 ; UK101keyboard:u9|ps2_intf:ps2|ps2_clk_in        ; UK101keyboard:u9|ps2_intf:ps2|clk_edge                                                                            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.721      ;
; 0.471 ; pll|altpll_component|auto_generated|pll1|clk[1] ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a18~porta_we_reg ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.058      ; 4.779      ;
; 0.471 ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[8]       ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[7]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.737      ;
; 0.485 ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[6]     ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[5]                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.751      ;
; 0.485 ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[7]     ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[6]                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.751      ;
; 0.487 ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[3]     ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[2]                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.753      ;
; 0.493 ; bufferedUART:UART|rxCurrentByteBuffer[7]        ; bufferedUART:UART|rxCurrentByteBuffer[6]                                                                          ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.759      ;
; 0.494 ; bufferedUART:UART|rxCurrentByteBuffer[6]        ; bufferedUART:UART|rxCurrentByteBuffer[5]                                                                          ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.760      ;
; 0.494 ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[5]       ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[4]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.760      ;
; 0.494 ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[4]     ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[3]                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.760      ;
; 0.495 ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[7]       ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[6]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.761      ;
; 0.580 ; bufferedUART:UART|txState.stopBit               ; bufferedUART:UART|txState.idle                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.846      ;
; 0.592 ; w_serialClkCount[15]                            ; w_serialClkEn                                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.858      ;
; 0.601 ; bufferedUART:UART|rxState.stopBit               ; bufferedUART:UART|rxState.idle                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.867      ;
; 0.607 ; UK101keyboard:u9|ps2_intf:ps2|parity            ; UK101keyboard:u9|ps2_intf:ps2|VALID                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.873      ;
; 0.618 ; bufferedUART:UART|rxState.idle                  ; bufferedUART:UART|rxState.dataBit                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.884      ;
; 0.622 ; bufferedUART:UART|rxCurrentByteBuffer[5]        ; bufferedUART:UART|rxCurrentByteBuffer[4]                                                                          ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.888      ;
; 0.625 ; bufferedUART:UART|rxCurrentByteBuffer[1]        ; bufferedUART:UART|rxCurrentByteBuffer[0]                                                                          ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.891      ;
; 0.627 ; bufferedUART:UART|txState.idle                  ; bufferedUART:UART|txState.dataBit                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.893      ;
; 0.632 ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[4]       ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[3]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.898      ;
; 0.634 ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[3]       ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[2]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.900      ;
; 0.640 ; pll|altpll_component|auto_generated|pll1|clk[1] ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a18~porta_we_reg ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.058      ; 4.948      ;
; 0.645 ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[1]       ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[0]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.911      ;
; 0.653 ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[2]       ; UK101keyboard:u9|ps2_intf:ps2|DATA[2]                                                                             ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.919      ;
; 0.656 ; bufferedUART:UART|rxState.dataBit               ; bufferedUART:UART|rxBitCount[0]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.922      ;
; 0.657 ; bufferedUART:UART|rxState.dataBit               ; bufferedUART:UART|rxBitCount[3]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.923      ;
; 0.657 ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[2]       ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[1]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.923      ;
; 0.658 ; bufferedUART:UART|rxState.dataBit               ; bufferedUART:UART|rxBitCount[1]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.924      ;
; 0.659 ; bufferedUART:UART|rxState.dataBit               ; bufferedUART:UART|rxBitCount[2]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.925      ;
+-------+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                 ;
+-------+----------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                        ; To Node                                                                                                                                              ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.403 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[1]   ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[1]                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[2]   ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[2]                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.418 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[0]   ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[0]                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.684      ;
; 0.620 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[9]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|n_hSync                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.886      ;
; 0.630 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[9] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[9]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.896      ;
; 0.634 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[9] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|n_vSync                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.900      ;
; 0.663 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[9] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|hAct                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.930      ;
; 0.703 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.969      ;
; 0.703 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.969      ;
; 0.704 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.970      ;
; 0.704 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.970      ;
; 0.708 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.974      ;
; 0.709 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.975      ;
; 0.709 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.975      ;
; 0.711 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.977      ;
; 0.714 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.980      ;
; 0.714 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.980      ;
; 0.714 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.980      ;
; 0.715 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[10]   ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[10]                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.981      ;
; 0.715 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[0]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[0]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.981      ;
; 0.716 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[1]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[1]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.982      ;
; 0.717 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[0] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[0]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.983      ;
; 0.717 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.983      ;
; 0.717 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.983      ;
; 0.717 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[8] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[8]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.983      ;
; 0.717 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[4]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[4]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.983      ;
; 0.719 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[5]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[5]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.985      ;
; 0.719 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|n_vSync                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.985      ;
; 0.721 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.987      ;
; 0.722 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[8] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|n_vSync                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.988      ;
; 0.723 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[3]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[3]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.989      ;
; 0.724 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[9]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[9]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.990      ;
; 0.728 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[6]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[6]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.994      ;
; 0.728 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[7]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[7]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.994      ;
; 0.729 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[2]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[2]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.995      ;
; 0.744 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.010      ;
; 0.756 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.022      ;
; 0.762 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[1]   ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[2]                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.028      ;
; 0.766 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[0]   ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[1]                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.032      ;
; 0.766 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[0]   ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[2]                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.032      ;
; 0.775 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a1~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.343      ; 1.348      ;
; 0.778 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[2]   ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[0]                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.044      ;
; 0.781 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[4]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a1~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.347      ; 1.358      ;
; 0.782 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[6]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a1~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.347      ; 1.359      ;
; 0.791 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a1~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.343      ; 1.364      ;
; 0.798 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[9]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a1~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.347      ; 1.375      ;
; 0.800 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a1~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.347      ; 1.377      ;
; 0.806 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[1]   ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[0]                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.072      ;
; 0.821 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[4]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.345      ; 1.396      ;
; 0.822 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.341      ; 1.393      ;
; 0.831 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[6]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.345      ; 1.406      ;
; 0.834 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[5]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.345      ; 1.409      ;
; 0.837 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[5]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a1~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.347      ; 1.414      ;
; 0.839 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.341      ; 1.410      ;
; 0.840 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.341      ; 1.411      ;
; 0.843 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a1~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.343      ; 1.416      ;
; 0.845 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[9]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.345      ; 1.420      ;
; 0.848 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.345      ; 1.423      ;
; 0.851 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a1~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.343      ; 1.424      ;
; 0.859 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[7]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.345      ; 1.434      ;
; 0.887 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a1~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.343      ; 1.460      ;
; 0.931 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[8] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|hAct                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.198      ;
; 0.948 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[2]   ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[1]                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.214      ;
; 1.008 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[0]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[1]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.274      ;
; 1.013 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.341      ; 1.584      ;
; 1.015 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[0] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.281      ;
; 1.022 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.288      ;
; 1.025 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[0]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[2]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.291      ;
; 1.026 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.292      ;
; 1.027 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.293      ;
; 1.028 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.294      ;
; 1.028 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.294      ;
; 1.030 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.296      ;
; 1.030 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[0] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.296      ;
; 1.031 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.297      ;
; 1.032 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.298      ;
; 1.032 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[9]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.298      ;
; 1.035 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.301      ;
; 1.036 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[8] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[9]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.302      ;
; 1.036 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.302      ;
; 1.036 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[4]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[5]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.302      ;
; 1.037 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[8]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.303      ;
; 1.038 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[1]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[2]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.304      ;
; 1.040 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.306      ;
; 1.041 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[8]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.307      ;
; 1.043 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[5]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[6]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.309      ;
; 1.043 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.309      ;
; 1.045 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[3]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[4]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.311      ;
; 1.046 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[9]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[10]                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.312      ;
; 1.047 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[6]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[7]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.313      ;
; 1.048 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[2]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[3]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.314      ;
; 1.048 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.314      ;
; 1.048 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[10]                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.314      ;
; 1.051 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.317      ;
; 1.051 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[4]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[6]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.317      ;
; 1.052 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[7]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.318      ;
; 1.054 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.320      ;
; 1.055 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.321      ;
; 1.059 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[9] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[0]                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.326      ;
; 1.060 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[9] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[1]                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.327      ;
+-------+----------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                         ;
+-------+------------------------------------+------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                                                                                                    ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.403 ; T65:CPU|P[7]                       ; T65:CPU|P[7]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; T65:CPU|P[1]                       ; T65:CPU|P[1]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; T65:CPU|MCycle[1]                  ; T65:CPU|MCycle[1]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; T65:CPU|MCycle[2]                  ; T65:CPU|MCycle[2]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; T65:CPU|RstCycle                   ; T65:CPU|RstCycle                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.404 ; bufferedUART:UART|rxBuffer~13      ; bufferedUART:UART|rxBuffer~13                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; bufferedUART:UART|rxReadPointer[4] ; bufferedUART:UART|rxReadPointer[4]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; bufferedUART:UART|rxReadPointer[5] ; bufferedUART:UART|rxReadPointer[5]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; bufferedUART:UART|rxReadPointer[2] ; bufferedUART:UART|rxReadPointer[2]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; bufferedUART:UART|rxReadPointer[0] ; bufferedUART:UART|rxReadPointer[0]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; bufferedUART:UART|rxReadPointer[1] ; bufferedUART:UART|rxReadPointer[1]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; bufferedUART:UART|rxReadPointer[3] ; bufferedUART:UART|rxReadPointer[3]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.669      ;
; 0.418 ; T65:CPU|MCycle[0]                  ; T65:CPU|MCycle[0]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.684      ;
; 0.447 ; T65:CPU|X[7]                       ; bufferedUART:UART|controlReg[7]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.354      ; 3.996      ;
; 0.626 ; T65:CPU|AD[0]                      ; bufferedUART:UART|controlReg[6]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.354      ; 4.175      ;
; 0.626 ; T65:CPU|AD[0]                      ; bufferedUART:UART|controlReg[5]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.354      ; 4.175      ;
; 0.626 ; T65:CPU|AD[0]                      ; bufferedUART:UART|controlReg[7]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.354      ; 4.175      ;
; 0.627 ; T65:CPU|BAL[0]                     ; bufferedUART:UART|controlReg[6]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.356      ; 4.178      ;
; 0.627 ; T65:CPU|BAL[0]                     ; bufferedUART:UART|controlReg[5]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.356      ; 4.178      ;
; 0.627 ; T65:CPU|BAL[0]                     ; bufferedUART:UART|controlReg[7]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.356      ; 4.178      ;
; 0.660 ; T65:CPU|Write_Data_r[2]            ; bufferedUART:UART|controlReg[6]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.357      ; 4.212      ;
; 0.666 ; T65:CPU|AD[0]                      ; bufferedUART:UART|txByteWritten                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.356      ; 4.217      ;
; 0.667 ; T65:CPU|BAL[0]                     ; bufferedUART:UART|txByteWritten                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.358      ; 4.220      ;
; 0.669 ; bufferedUART:UART|controlReg[7]    ; bufferedUART:UART|controlReg[7]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.934      ;
; 0.669 ; bufferedUART:UART|controlReg[5]    ; bufferedUART:UART|controlReg[5]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.934      ;
; 0.669 ; bufferedUART:UART|controlReg[6]    ; bufferedUART:UART|controlReg[6]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.934      ;
; 0.758 ; T65:CPU|Write_Data_r[2]            ; bufferedUART:UART|controlReg[7]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.357      ; 4.310      ;
; 0.764 ; T65:CPU|MCycle[0]                  ; T65:CPU|MCycle[1]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.030      ;
; 0.805 ; T65:CPU|Write_Data_r[0]            ; bufferedUART:UART|controlReg[5]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.357      ; 4.357      ;
; 0.872 ; bufferedUART:UART|rxBuffer~17      ; bufferedUART:UART|dataOut[3]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 4.059      ; 5.146      ;
; 0.887 ; T65:CPU|DL[4]                      ; T65:CPU|PC[4]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.154      ;
; 0.893 ; bufferedUART:UART|rxReadPointer[5] ; bufferedUART:UART|rxReadPointer[4]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.158      ;
; 0.898 ; bufferedUART:UART|rxReadPointer[5] ; bufferedUART:UART|rxReadPointer[3]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.163      ;
; 0.899 ; T65:CPU|DL[1]                      ; T65:CPU|PC[1]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.166      ;
; 0.899 ; bufferedUART:UART|rxReadPointer[5] ; bufferedUART:UART|rxReadPointer[2]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.164      ;
; 0.899 ; bufferedUART:UART|rxReadPointer[5] ; bufferedUART:UART|rxReadPointer[1]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.164      ;
; 0.900 ; bufferedUART:UART|rxReadPointer[5] ; bufferedUART:UART|rxReadPointer[0]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.165      ;
; 0.916 ; T65:CPU|X[5]                       ; bufferedUART:UART|controlReg[5]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.364      ; 4.475      ;
; 0.916 ; T65:CPU|DL[0]                      ; T65:CPU|PC[0]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.183      ;
; 0.940 ; T65:CPU|DL[6]                      ; T65:CPU|PC[6]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.207      ;
; 0.957 ; bufferedUART:UART|rxBuffer~19      ; bufferedUART:UART|dataOut[5]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 4.049      ; 5.221      ;
; 0.962 ; T65:CPU|MCycle[1]                  ; T65:CPU|MCycle[2]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.228      ;
; 0.976 ; T65:CPU|PC[15]                     ; T65:CPU|PC[15]                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.243      ;
; 0.990 ; bufferedUART:UART|rxBuffer~16      ; bufferedUART:UART|dataOut[2]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 4.060      ; 5.265      ;
; 1.012 ; T65:CPU|PC[4]                      ; T65:CPU|PC[4]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.279      ;
; 1.016 ; bufferedUART:UART|rxBuffer~18      ; bufferedUART:UART|dataOut[4]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 4.055      ; 5.286      ;
; 1.028 ; bufferedUART:UART|rxReadPointer[4] ; bufferedUART:UART|rxReadPointer[5]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.293      ;
; 1.028 ; bufferedUART:UART|rxBuffer~21      ; bufferedUART:UART|dataOut[7]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 4.051      ; 5.294      ;
; 1.031 ; bufferedUART:UART|rxReadPointer[4] ; bufferedUART:UART|rxReadPointer[3]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.296      ;
; 1.032 ; bufferedUART:UART|rxReadPointer[4] ; bufferedUART:UART|rxReadPointer[2]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.297      ;
; 1.032 ; bufferedUART:UART|rxReadPointer[4] ; bufferedUART:UART|rxReadPointer[1]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.297      ;
; 1.033 ; bufferedUART:UART|rxReadPointer[4] ; bufferedUART:UART|rxReadPointer[0]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.298      ;
; 1.034 ; T65:CPU|S[7]                       ; T65:CPU|S[7]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.300      ;
; 1.034 ; T65:CPU|IR[7]                      ; T65:CPU|Write_Data_r[1]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.300      ;
; 1.040 ; bufferedUART:UART|rxReadPointer[5] ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.370      ; 1.640      ;
; 1.044 ; bufferedUART:UART|rxBuffer~20      ; bufferedUART:UART|dataOut[6]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 4.055      ; 5.314      ;
; 1.050 ; T65:CPU|IR[7]                      ; T65:CPU|ALU_Op_r[1]                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.316      ;
; 1.055 ; bufferedUART:UART|rxBuffer~14      ; bufferedUART:UART|dataOut[0]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 4.051      ; 5.321      ;
; 1.062 ; bufferedUART:UART|rxInPointer[3]   ; bufferedUART:UART|rxReadPointer[4]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 4.057      ; 5.334      ;
; 1.063 ; bufferedUART:UART|rxInPointer[2]   ; bufferedUART:UART|rxReadPointer[4]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 4.057      ; 5.335      ;
; 1.064 ; T65:CPU|BAH[4]                     ; T65:CPU|BAH[4]                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.330      ;
; 1.065 ; bufferedUART:UART|rxInPointer[3]   ; bufferedUART:UART|rxReadPointer[5]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 4.057      ; 5.337      ;
; 1.066 ; bufferedUART:UART|rxInPointer[2]   ; bufferedUART:UART|rxReadPointer[5]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 4.057      ; 5.338      ;
; 1.068 ; bufferedUART:UART|rxInPointer[3]   ; bufferedUART:UART|rxReadPointer[3]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 4.057      ; 5.340      ;
; 1.069 ; bufferedUART:UART|rxInPointer[3]   ; bufferedUART:UART|rxReadPointer[2]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 4.057      ; 5.341      ;
; 1.069 ; bufferedUART:UART|rxInPointer[2]   ; bufferedUART:UART|rxReadPointer[3]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 4.057      ; 5.341      ;
; 1.070 ; bufferedUART:UART|rxInPointer[3]   ; bufferedUART:UART|rxReadPointer[1]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 4.057      ; 5.342      ;
; 1.070 ; bufferedUART:UART|rxInPointer[2]   ; bufferedUART:UART|rxReadPointer[2]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 4.057      ; 5.342      ;
; 1.071 ; bufferedUART:UART|rxInPointer[3]   ; bufferedUART:UART|rxReadPointer[0]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 4.057      ; 5.343      ;
; 1.071 ; bufferedUART:UART|rxInPointer[2]   ; bufferedUART:UART|rxReadPointer[1]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 4.057      ; 5.343      ;
; 1.072 ; T65:CPU|S[0]                       ; T65:CPU|S[0]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.338      ;
; 1.072 ; bufferedUART:UART|rxInPointer[2]   ; bufferedUART:UART|rxReadPointer[0]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 4.057      ; 5.344      ;
; 1.073 ; T65:CPU|X[0]                       ; T65:CPU|BusA_r[0]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.340      ;
; 1.079 ; T65:CPU|BAH[7]                     ; T65:CPU|BAH[7]                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.345      ;
; 1.094 ; T65:CPU|PC[5]                      ; T65:CPU|PC[5]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.361      ;
; 1.097 ; T65:CPU|PC[6]                      ; T65:CPU|PC[6]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.364      ;
; 1.103 ; T65:CPU|Write_Data_r[2]            ; bufferedUART:UART|controlReg[5]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.357      ; 4.655      ;
; 1.105 ; bufferedUART:UART|rxBuffer~15      ; bufferedUART:UART|dataOut[1]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 4.051      ; 5.371      ;
; 1.123 ; bufferedUART:UART|rxInPointer[3]   ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 4.342      ; 5.715      ;
; 1.124 ; bufferedUART:UART|rxInPointer[2]   ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 4.342      ; 5.716      ;
; 1.130 ; T65:CPU|IR[0]                      ; T65:CPU|ALU_Op_r[2]                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.396      ;
; 1.139 ; bufferedUART:UART|func_reset       ; bufferedUART:UART|dataOut[4]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 4.056      ; 5.410      ;
; 1.139 ; bufferedUART:UART|func_reset       ; bufferedUART:UART|dataOut[6]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 4.056      ; 5.410      ;
; 1.144 ; bufferedUART:UART|txByteSent       ; bufferedUART:UART|txByteWritten                                                                            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.447      ; 4.806      ;
; 1.145 ; T65:CPU|BAL[8]                     ; T65:CPU|BAL[8]                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.412      ;
; 1.146 ; T65:CPU|IR[6]                      ; T65:CPU|P[0]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.415      ;
; 1.148 ; T65:CPU|IR[6]                      ; T65:CPU|P[2]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.417      ;
; 1.153 ; T65:CPU|P[4]                       ; bufferedUART:UART|controlReg[5]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.364      ; 4.712      ;
; 1.159 ; T65:CPU|IR[5]                      ; T65:CPU|P[3]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.428      ;
; 1.168 ; T65:CPU|Write_Data_r[2]            ; w_kbRowSel[1]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.167      ; 4.335      ;
; 1.173 ; T65:CPU|IR[6]                      ; T65:CPU|ALU_Op_r[1]                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.439      ;
; 1.175 ; bufferedUART:UART|rxReadPointer[4] ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.370      ; 1.775      ;
; 1.186 ; bufferedUART:UART|func_reset       ; bufferedUART:UART|dataOut[0]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 4.052      ; 5.453      ;
; 1.186 ; bufferedUART:UART|func_reset       ; bufferedUART:UART|dataOut[7]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 4.052      ; 5.453      ;
; 1.186 ; bufferedUART:UART|func_reset       ; bufferedUART:UART|dataOut[1]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 4.052      ; 5.453      ;
; 1.187 ; T65:CPU|DL[5]                      ; T65:CPU|PC[5]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.454      ;
; 1.190 ; T65:CPU|IR[5]                      ; T65:CPU|ALU_Op_r[0]                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.455      ;
; 1.191 ; T65:CPU|PC[13]                     ; bufferedUART:UART|controlReg[5]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.375      ; 4.761      ;
; 1.192 ; T65:CPU|MCycle[0]                  ; T65:CPU|MCycle[2]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.458      ;
; 1.194 ; T65:CPU|IR[5]                      ; T65:CPU|Write_Data_r[1]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.460      ;
+-------+------------------------------------+------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                       ;
+--------+------------------------------+-----------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                           ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+-----------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 13.626 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[5]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.098     ; 6.278      ;
; 13.626 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[3]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.098     ; 6.278      ;
; 13.626 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[0]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.098     ; 6.278      ;
; 13.626 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[1]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.098     ; 6.278      ;
; 13.626 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[2]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.098     ; 6.278      ;
; 13.626 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[4]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.098     ; 6.278      ;
; 16.905 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.076     ; 3.021      ;
; 16.905 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.076     ; 3.021      ;
; 16.905 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.076     ; 3.021      ;
; 16.905 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.076     ; 3.021      ;
; 16.905 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.076     ; 3.021      ;
; 16.905 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.076     ; 3.021      ;
; 16.908 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 3.021      ;
; 16.908 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 3.021      ;
; 16.908 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 3.021      ;
; 16.908 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 3.021      ;
; 16.908 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 3.021      ;
; 16.908 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 3.021      ;
; 16.952 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.idle    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.101     ; 2.949      ;
; 16.952 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.stopBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.101     ; 2.949      ;
; 16.952 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.dataBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.101     ; 2.949      ;
; 16.998 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.stopBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 2.931      ;
; 16.998 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.idle    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 2.931      ;
; 16.998 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.dataBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 2.931      ;
; 16.998 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[2]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 2.931      ;
; 16.998 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[1]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 2.931      ;
; 16.998 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[0]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 2.931      ;
; 16.998 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[3]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 2.931      ;
; 17.242 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txByteSent      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.076     ; 2.684      ;
; 17.242 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[3]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.076     ; 2.684      ;
; 17.242 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[2]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.076     ; 2.684      ;
; 17.242 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[1]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.076     ; 2.684      ;
; 17.242 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[0]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.076     ; 2.684      ;
+--------+------------------------------+-----------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                        ;
+--------+------------------------------+------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                            ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 17.251 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBuffer~13      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 3.527      ; 6.278      ;
; 17.385 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 3.529      ; 6.146      ;
; 17.385 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 3.529      ; 6.146      ;
; 17.385 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 3.529      ; 6.146      ;
; 17.385 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 3.529      ; 6.146      ;
; 17.385 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 3.529      ; 6.146      ;
; 17.385 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 3.529      ; 6.146      ;
+--------+------------------------------+------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                        ;
+-------+------------------------------+------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                            ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 1.144 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 4.046      ; 5.405      ;
; 1.144 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 4.046      ; 5.405      ;
; 1.144 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 4.046      ; 5.405      ;
; 1.144 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 4.046      ; 5.405      ;
; 1.144 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 4.046      ; 5.405      ;
; 1.144 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 4.046      ; 5.405      ;
; 1.313 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBuffer~13      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 4.044      ; 5.572      ;
+-------+------------------------------+------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                       ;
+-------+------------------------------+-----------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                           ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+-----------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 2.171 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txByteSent      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.067      ; 2.433      ;
; 2.171 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[3]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.067      ; 2.433      ;
; 2.171 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[2]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.067      ; 2.433      ;
; 2.171 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[1]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.067      ; 2.433      ;
; 2.171 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[0]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.067      ; 2.433      ;
; 2.359 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.stopBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 2.624      ;
; 2.359 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.idle    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 2.624      ;
; 2.359 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.dataBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 2.624      ;
; 2.359 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[2]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 2.624      ;
; 2.359 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[1]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 2.624      ;
; 2.359 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[0]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 2.624      ;
; 2.359 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[3]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 2.624      ;
; 2.370 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.idle    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 2.637      ;
; 2.370 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.stopBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 2.637      ;
; 2.370 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.dataBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 2.637      ;
; 2.420 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 2.685      ;
; 2.420 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 2.685      ;
; 2.420 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 2.685      ;
; 2.420 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 2.685      ;
; 2.420 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 2.685      ;
; 2.420 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 2.685      ;
; 2.449 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.067      ; 2.711      ;
; 2.449 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.067      ; 2.711      ;
; 2.449 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.067      ; 2.711      ;
; 2.449 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.067      ; 2.711      ;
; 2.449 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.067      ; 2.711      ;
; 2.449 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.067      ; 2.711      ;
; 5.302 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[5]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 5.572      ;
; 5.302 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[3]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 5.572      ;
; 5.302 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[0]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 5.572      ;
; 5.302 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[1]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 5.572      ;
; 5.302 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[2]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 5.572      ;
; 5.302 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[4]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 5.572      ;
+-------+------------------------------+-----------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                       ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; 9.884  ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; 13.124 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; 14.789 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                       ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.158 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.187 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.187 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                    ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[2] ; 16.667 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; 18.433 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                    ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.564 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.041 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                          ;
+-------------------------------------------------+---------+---------------+
; Clock                                           ; Slack   ; End Point TNS ;
+-------------------------------------------------+---------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; 7.442   ; 0.000         ;
; i_clk                                           ; 9.412   ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; 9.746   ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; 499.694 ; 0.000         ;
+-------------------------------------------------+---------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                 ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                            ; To Node                                                                          ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 9.884  ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a1~portb_address_reg0 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.179     ; 5.308      ;
; 9.941  ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.177     ; 5.253      ;
; 10.336 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]                                                                        ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.040     ; 4.995      ;
; 10.347 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]                                                                        ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.040     ; 4.984      ;
; 10.438 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]                                                                        ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.040     ; 4.893      ;
; 10.488 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[3]                                                                        ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.035     ; 4.848      ;
; 10.526 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[2]                                                                        ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.035     ; 4.810      ;
; 10.671 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[1]                                                                        ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.035     ; 4.665      ;
; 12.630 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.039     ; 2.702      ;
; 12.704 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.039     ; 2.628      ;
; 12.791 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.039     ; 2.541      ;
; 12.847 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.035     ; 2.489      ;
; 12.847 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.035     ; 2.489      ;
; 12.847 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.035     ; 2.489      ;
; 12.847 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.035     ; 2.489      ;
; 12.847 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.035     ; 2.489      ;
; 12.847 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.035     ; 2.489      ;
; 12.847 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.035     ; 2.489      ;
; 12.847 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.035     ; 2.489      ;
; 12.850 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.039     ; 2.482      ;
; 12.873 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.035     ; 2.463      ;
; 12.873 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.035     ; 2.463      ;
; 12.873 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.035     ; 2.463      ;
; 12.873 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.035     ; 2.463      ;
; 12.873 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.035     ; 2.463      ;
; 12.873 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.035     ; 2.463      ;
; 12.873 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.035     ; 2.463      ;
; 12.873 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.035     ; 2.463      ;
; 12.905 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.039     ; 2.427      ;
; 12.906 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.039     ; 2.426      ;
; 12.938 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.035     ; 2.398      ;
; 12.938 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.035     ; 2.398      ;
; 12.938 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.035     ; 2.398      ;
; 12.938 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.035     ; 2.398      ;
; 12.938 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.035     ; 2.398      ;
; 12.938 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.035     ; 2.398      ;
; 12.938 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.035     ; 2.398      ;
; 12.938 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.035     ; 2.398      ;
; 13.017 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.035     ; 2.319      ;
; 13.017 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.035     ; 2.319      ;
; 13.017 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.035     ; 2.319      ;
; 13.017 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.035     ; 2.319      ;
; 13.017 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.035     ; 2.319      ;
; 13.017 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.035     ; 2.319      ;
; 13.017 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.035     ; 2.319      ;
; 13.017 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.035     ; 2.319      ;
; 13.202 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[0]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.039     ; 2.130      ;
; 13.231 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.035     ; 2.105      ;
; 13.231 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.035     ; 2.105      ;
; 13.231 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.035     ; 2.105      ;
; 13.231 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.035     ; 2.105      ;
; 13.231 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.035     ; 2.105      ;
; 13.231 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.035     ; 2.105      ;
; 13.231 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.035     ; 2.105      ;
; 13.231 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.035     ; 2.105      ;
; 13.291 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.039     ; 2.041      ;
; 13.291 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]                                                                        ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.031     ; 2.049      ;
; 13.291 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]                                                                        ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.031     ; 2.049      ;
; 13.291 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]                                                                        ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.031     ; 2.049      ;
; 13.291 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]                                                                        ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.031     ; 2.049      ;
; 13.291 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]                                                                        ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.031     ; 2.049      ;
; 13.291 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]                                                                        ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.031     ; 2.049      ;
; 13.291 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]                                                                        ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.031     ; 2.049      ;
; 13.291 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]                                                                        ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.031     ; 2.049      ;
; 13.330 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.035     ; 2.006      ;
; 13.330 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.035     ; 2.006      ;
; 13.330 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.035     ; 2.006      ;
; 13.330 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.035     ; 2.006      ;
; 13.330 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.035     ; 2.006      ;
; 13.330 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.035     ; 2.006      ;
; 13.330 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.035     ; 2.006      ;
; 13.330 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.035     ; 2.006      ;
; 13.404 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.035     ; 1.932      ;
; 13.404 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.035     ; 1.932      ;
; 13.404 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.035     ; 1.932      ;
; 13.404 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.035     ; 1.932      ;
; 13.404 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.035     ; 1.932      ;
; 13.404 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.035     ; 1.932      ;
; 13.404 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.035     ; 1.932      ;
; 13.404 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.035     ; 1.932      ;
; 13.447 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[9] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.035     ; 1.889      ;
; 13.447 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.035     ; 1.889      ;
; 13.447 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.035     ; 1.889      ;
; 13.447 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.035     ; 1.889      ;
; 13.447 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.035     ; 1.889      ;
; 13.447 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.035     ; 1.889      ;
; 13.447 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.035     ; 1.889      ;
; 13.447 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.035     ; 1.889      ;
; 13.447 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.035     ; 1.889      ;
; 13.447 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.035     ; 1.889      ;
; 13.457 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[10]                                                                       ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.035     ; 1.879      ;
; 13.473 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[9] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.035     ; 1.863      ;
; 13.473 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.035     ; 1.863      ;
; 13.473 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.035     ; 1.863      ;
; 13.473 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.035     ; 1.863      ;
; 13.473 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.035     ; 1.863      ;
; 13.473 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.035     ; 1.863      ;
; 13.473 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.035     ; 1.863      ;
; 13.473 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.035     ; 1.863      ;
; 13.473 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.035     ; 1.863      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                            ;
+--------+-------------------------------------------------------------------------------------------------------------------+----------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                         ; To Node        ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------+----------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 13.124 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a22~porta_we_reg ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.257     ; 6.606      ;
; 13.228 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a22~porta_we_reg ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.257     ; 6.502      ;
; 13.290 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a22~porta_we_reg ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.257     ; 6.440      ;
; 13.361 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a30~porta_we_reg ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.259     ; 6.367      ;
; 13.363 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a6~porta_we_reg  ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.265     ; 6.359      ;
; 13.465 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a30~porta_we_reg ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.259     ; 6.263      ;
; 13.467 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a6~porta_we_reg  ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.265     ; 6.255      ;
; 13.511 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a2~porta_we_reg  ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.272     ; 6.204      ;
; 13.526 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a26~porta_we_reg ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.265     ; 6.196      ;
; 13.527 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a30~porta_we_reg ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.259     ; 6.201      ;
; 13.529 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a6~porta_we_reg  ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.265     ; 6.193      ;
; 13.535 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a2~porta_we_reg  ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.272     ; 6.180      ;
; 13.550 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a26~porta_we_reg ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.265     ; 6.172      ;
; 13.551 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a2~porta_we_reg  ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.272     ; 6.164      ;
; 13.566 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a26~porta_we_reg ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.265     ; 6.156      ;
; 13.575 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a24~porta_we_reg ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.258     ; 6.154      ;
; 13.591 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a14~porta_we_reg ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.271     ; 6.125      ;
; 13.598 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a24~porta_we_reg ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.258     ; 6.131      ;
; 13.607 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a0~porta_we_reg  ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.252     ; 6.128      ;
; 13.614 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a24~porta_we_reg ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.258     ; 6.115      ;
; 13.624 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a24~porta_we_reg ; T65:CPU|BAL[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.258     ; 6.105      ;
; 13.630 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a0~porta_we_reg  ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.252     ; 6.105      ;
; 13.631 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a2~porta_we_reg  ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.272     ; 6.084      ;
; 13.646 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a0~porta_we_reg  ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.252     ; 6.089      ;
; 13.646 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a26~porta_we_reg ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.265     ; 6.076      ;
; 13.651 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a2~porta_we_reg  ; T65:CPU|BAL[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.272     ; 6.064      ;
; 13.656 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a0~porta_we_reg  ; T65:CPU|BAL[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.252     ; 6.079      ;
; 13.666 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a26~porta_we_reg ; T65:CPU|BAL[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.265     ; 6.056      ;
; 13.675 ; InternalRam8K:SRAM_8K|altsyncram:altsyncram_component|altsyncram_a8g1:auto_generated|ram_block1a6~porta_we_reg    ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.261     ; 6.051      ;
; 13.695 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a14~porta_we_reg ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.271     ; 6.021      ;
; 13.695 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a24~porta_we_reg ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.258     ; 6.034      ;
; 13.705 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a2~porta_we_reg  ; T65:CPU|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.272     ; 6.010      ;
; 13.715 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a24~porta_we_reg ; T65:CPU|BAL[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.258     ; 6.014      ;
; 13.720 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a26~porta_we_reg ; T65:CPU|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.265     ; 6.002      ;
; 13.727 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a0~porta_we_reg  ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.252     ; 6.008      ;
; 13.738 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a2~porta_we_reg  ; T65:CPU|BAL[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.272     ; 5.977      ;
; 13.747 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a0~porta_we_reg  ; T65:CPU|BAL[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.252     ; 5.988      ;
; 13.753 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a26~porta_we_reg ; T65:CPU|BAL[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.265     ; 5.969      ;
; 13.757 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a14~porta_we_reg ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.271     ; 5.959      ;
; 13.768 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a24~porta_we_reg ; T65:CPU|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.258     ; 5.961      ;
; 13.779 ; InternalRam8K:SRAM_8K|altsyncram:altsyncram_component|altsyncram_a8g1:auto_generated|ram_block1a6~porta_we_reg    ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.261     ; 5.947      ;
; 13.800 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a0~porta_we_reg  ; T65:CPU|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.252     ; 5.935      ;
; 13.841 ; InternalRam8K:SRAM_8K|altsyncram:altsyncram_component|altsyncram_a8g1:auto_generated|ram_block1a6~porta_we_reg    ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.261     ; 5.885      ;
; 13.852 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a15~porta_we_reg ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.259     ; 5.876      ;
; 13.859 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a16~porta_we_reg ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.267     ; 5.861      ;
; 13.867 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a10~porta_we_reg ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.260     ; 5.860      ;
; 13.882 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a16~porta_we_reg ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.267     ; 5.838      ;
; 13.885 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a7~porta_we_reg  ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.264     ; 5.838      ;
; 13.890 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a18~porta_we_reg ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.267     ; 5.830      ;
; 13.891 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a10~porta_we_reg ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.260     ; 5.836      ;
; 13.892 ; InternalRam8K:SRAM_8K|altsyncram:altsyncram_component|altsyncram_a8g1:auto_generated|ram_block1a2~porta_we_reg    ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.274     ; 5.821      ;
; 13.898 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a16~porta_we_reg ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.267     ; 5.822      ;
; 13.907 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a10~porta_we_reg ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.260     ; 5.820      ;
; 13.908 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a16~porta_we_reg ; T65:CPU|BAL[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.267     ; 5.812      ;
; 13.914 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a18~porta_we_reg ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.267     ; 5.806      ;
; 13.916 ; InternalRam8K:SRAM_8K|altsyncram:altsyncram_component|altsyncram_a8g1:auto_generated|ram_block1a2~porta_we_reg    ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.274     ; 5.797      ;
; 13.921 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a23~porta_we_reg ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.263     ; 5.803      ;
; 13.930 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a18~porta_we_reg ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.267     ; 5.790      ;
; 13.932 ; InternalRam8K:SRAM_8K|altsyncram:altsyncram_component|altsyncram_a8g1:auto_generated|ram_block1a2~porta_we_reg    ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.274     ; 5.781      ;
; 13.952 ; InternalRam8K:SRAM_8K|altsyncram:altsyncram_component|altsyncram_a8g1:auto_generated|ram_block1a0~porta_we_reg    ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.266     ; 5.769      ;
; 13.975 ; InternalRam8K:SRAM_8K|altsyncram:altsyncram_component|altsyncram_a8g1:auto_generated|ram_block1a0~porta_we_reg    ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.266     ; 5.746      ;
; 13.979 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a16~porta_we_reg ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.267     ; 5.741      ;
; 13.987 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a10~porta_we_reg ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.260     ; 5.740      ;
; 13.991 ; InternalRam8K:SRAM_8K|altsyncram:altsyncram_component|altsyncram_a8g1:auto_generated|ram_block1a0~porta_we_reg    ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.266     ; 5.730      ;
; 13.999 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a16~porta_we_reg ; T65:CPU|BAL[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.267     ; 5.721      ;
; 14.001 ; InternalRam8K:SRAM_8K|altsyncram:altsyncram_component|altsyncram_a8g1:auto_generated|ram_block1a0~porta_we_reg    ; T65:CPU|BAL[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.266     ; 5.720      ;
; 14.007 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a10~porta_we_reg ; T65:CPU|BAL[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.260     ; 5.720      ;
; 14.010 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a18~porta_we_reg ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.267     ; 5.710      ;
; 14.012 ; InternalRam8K:SRAM_8K|altsyncram:altsyncram_component|altsyncram_a8g1:auto_generated|ram_block1a2~porta_we_reg    ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.274     ; 5.701      ;
; 14.030 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a18~porta_we_reg ; T65:CPU|BAL[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.267     ; 5.690      ;
; 14.032 ; InternalRam8K:SRAM_8K|altsyncram:altsyncram_component|altsyncram_a8g1:auto_generated|ram_block1a2~porta_we_reg    ; T65:CPU|BAL[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.274     ; 5.681      ;
; 14.038 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a15~porta_we_reg ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.259     ; 5.690      ;
; 14.049 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a24~porta_we_reg ; T65:CPU|BAL[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.261     ; 5.677      ;
; 14.050 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a24~porta_we_reg ; T65:CPU|BAL[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.261     ; 5.676      ;
; 14.052 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a16~porta_we_reg ; T65:CPU|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.267     ; 5.668      ;
; 14.058 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a8~porta_we_reg  ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.266     ; 5.663      ;
; 14.061 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a10~porta_we_reg ; T65:CPU|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.260     ; 5.666      ;
; 14.071 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a7~porta_we_reg  ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.264     ; 5.652      ;
; 14.072 ; InternalRam8K:SRAM_8K|altsyncram:altsyncram_component|altsyncram_a8g1:auto_generated|ram_block1a0~porta_we_reg    ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.266     ; 5.649      ;
; 14.079 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a4~porta_we_reg  ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.260     ; 5.648      ;
; 14.081 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a8~porta_we_reg  ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.266     ; 5.640      ;
; 14.081 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a0~porta_we_reg  ; T65:CPU|BAL[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.255     ; 5.651      ;
; 14.082 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a0~porta_we_reg  ; T65:CPU|BAL[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.255     ; 5.650      ;
; 14.084 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a18~porta_we_reg ; T65:CPU|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.267     ; 5.636      ;
; 14.086 ; InternalRam8K:SRAM_8K|altsyncram:altsyncram_component|altsyncram_a8g1:auto_generated|ram_block1a2~porta_we_reg    ; T65:CPU|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.274     ; 5.627      ;
; 14.092 ; InternalRam8K:SRAM_8K|altsyncram:altsyncram_component|altsyncram_a8g1:auto_generated|ram_block1a0~porta_we_reg    ; T65:CPU|BAL[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.266     ; 5.629      ;
; 14.094 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a10~porta_we_reg ; T65:CPU|BAL[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.260     ; 5.633      ;
; 14.097 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a8~porta_we_reg  ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.266     ; 5.624      ;
; 14.107 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a13~porta_we_reg ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.264     ; 5.616      ;
; 14.107 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a8~porta_we_reg  ; T65:CPU|BAL[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.266     ; 5.614      ;
; 14.107 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a23~porta_we_reg ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.263     ; 5.617      ;
; 14.117 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a18~porta_we_reg ; T65:CPU|BAL[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.267     ; 5.603      ;
; 14.119 ; InternalRam8K:SRAM_8K|altsyncram:altsyncram_component|altsyncram_a8g1:auto_generated|ram_block1a2~porta_we_reg    ; T65:CPU|BAL[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.274     ; 5.594      ;
; 14.132 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a4~porta_we_reg  ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.260     ; 5.595      ;
; 14.138 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a1~porta_we_reg  ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.259     ; 5.590      ;
; 14.145 ; InternalRam8K:SRAM_8K|altsyncram:altsyncram_component|altsyncram_a8g1:auto_generated|ram_block1a0~porta_we_reg    ; T65:CPU|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.266     ; 5.576      ;
; 14.148 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a4~porta_we_reg  ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.260     ; 5.579      ;
; 14.151 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a22~porta_we_reg ; T65:CPU|PC[14] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.264     ; 5.572      ;
; 14.160 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a13~porta_we_reg ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.264     ; 5.563      ;
; 14.170 ; InternalRam8K:SRAM_8K|altsyncram:altsyncram_component|altsyncram_a8g1:auto_generated|ram_block1a7~porta_we_reg    ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.259     ; 5.558      ;
+--------+-------------------------------------------------------------------------------------------------------------------+----------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                   ;
+--------+------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                                                                                                                                              ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 14.789 ; T65:CPU|IR[3]                      ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.092     ; 5.106      ;
; 14.923 ; T65:CPU|IR[1]                      ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.092     ; 4.972      ;
; 14.948 ; T65:CPU|IR[3]                      ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a28~porta_address_reg0                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.065      ; 5.126      ;
; 15.074 ; T65:CPU|IR[2]                      ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.093     ; 4.820      ;
; 15.082 ; T65:CPU|IR[1]                      ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a28~porta_address_reg0                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.065      ; 4.992      ;
; 15.135 ; T65:CPU|MCycle[2]                  ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.093     ; 4.759      ;
; 15.155 ; T65:CPU|MCycle[1]                  ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.093     ; 4.739      ;
; 15.172 ; T65:CPU|IR[0]                      ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.093     ; 4.722      ;
; 15.190 ; T65:CPU|IR[3]                      ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a25~porta_address_reg0                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.067      ; 4.886      ;
; 15.233 ; T65:CPU|IR[2]                      ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a28~porta_address_reg0                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.064      ; 4.840      ;
; 15.248 ; T65:CPU|IR[3]                      ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a27~porta_address_reg0                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.072      ; 4.833      ;
; 15.253 ; T65:CPU|IR[3]                      ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a1~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.069      ; 4.825      ;
; 15.257 ; T65:CPU|IR[3]                      ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a0~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.069      ; 4.821      ;
; 15.264 ; T65:CPU|IR[3]                      ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a30~porta_address_reg0                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.073      ; 4.818      ;
; 15.266 ; T65:CPU|IR[3]                      ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a24~porta_address_reg0                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.072      ; 4.815      ;
; 15.269 ; T65:CPU|MCycle[0]                  ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.093     ; 4.625      ;
; 15.290 ; T65:CPU|IR[3]                      ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a0~porta_address_reg0                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.067      ; 4.786      ;
; 15.294 ; T65:CPU|MCycle[2]                  ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a28~porta_address_reg0                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.064      ; 4.779      ;
; 15.297 ; T65:CPU|IR[3]                      ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a6~porta_address_reg0                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.080      ; 4.792      ;
; 15.297 ; T65:CPU|IR[3]                      ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a3~porta_address_reg0                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.076      ; 4.788      ;
; 15.298 ; T65:CPU|IR[3]                      ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a13~porta_address_reg0                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.079      ; 4.790      ;
; 15.301 ; T65:CPU|IR[3]                      ; InternalRam8K:SRAM_8K|altsyncram:altsyncram_component|altsyncram_a8g1:auto_generated|ram_block1a1~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.080      ; 4.788      ;
; 15.304 ; T65:CPU|IR[3]                      ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a20~porta_address_reg0                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.079      ; 4.784      ;
; 15.313 ; T65:CPU|IR[3]                      ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a5~porta_address_reg0                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.077      ; 4.773      ;
; 15.318 ; T65:CPU|IR[3]                      ; InternalRam8K:SRAM_8K|altsyncram:altsyncram_component|altsyncram_a8g1:auto_generated|ram_block1a6~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.076      ; 4.767      ;
; 15.324 ; T65:CPU|IR[1]                      ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a25~porta_address_reg0                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.067      ; 4.752      ;
; 15.331 ; T65:CPU|IR[0]                      ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a28~porta_address_reg0                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.064      ; 4.742      ;
; 15.339 ; T65:CPU|IR[3]                      ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a1~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.074      ; 4.744      ;
; 15.341 ; T65:CPU|MCycle[1]                  ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a28~porta_address_reg0                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.064      ; 4.732      ;
; 15.347 ; T65:CPU|IR[3]                      ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a29~porta_address_reg0                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.078      ; 4.740      ;
; 15.351 ; T65:CPU|DL[0]                      ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.096     ; 4.540      ;
; 15.362 ; T65:CPU|IR[3]                      ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a6~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.080      ; 4.727      ;
; 15.368 ; T65:CPU|IR[3]                      ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a16~porta_address_reg0                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.081      ; 4.722      ;
; 15.382 ; T65:CPU|IR[1]                      ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a27~porta_address_reg0                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.072      ; 4.699      ;
; 15.383 ; T65:CPU|IR[3]                      ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a8~porta_address_reg0                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.081      ; 4.707      ;
; 15.387 ; T65:CPU|IR[1]                      ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a1~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.069      ; 4.691      ;
; 15.391 ; T65:CPU|IR[3]                      ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a15~porta_address_reg0                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.074      ; 4.692      ;
; 15.391 ; T65:CPU|IR[1]                      ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a0~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.069      ; 4.687      ;
; 15.393 ; T65:CPU|IR[3]                      ; InternalRam8K:SRAM_8K|altsyncram:altsyncram_component|altsyncram_a8g1:auto_generated|ram_block1a7~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.073      ; 4.689      ;
; 15.398 ; T65:CPU|IR[1]                      ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a30~porta_address_reg0                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.073      ; 4.684      ;
; 15.400 ; T65:CPU|IR[1]                      ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a24~porta_address_reg0                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.072      ; 4.681      ;
; 15.406 ; T65:CPU|PC[0]                      ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.096     ; 4.485      ;
; 15.421 ; T65:CPU|IR[3]                      ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a7~porta_address_reg0                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.079      ; 4.667      ;
; 15.421 ; T65:CPU|IR[3]                      ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a11~porta_address_reg0                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.081      ; 4.669      ;
; 15.424 ; T65:CPU|IR[1]                      ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a0~porta_address_reg0                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.067      ; 4.652      ;
; 15.431 ; T65:CPU|IR[1]                      ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a6~porta_address_reg0                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.080      ; 4.658      ;
; 15.431 ; T65:CPU|IR[1]                      ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a3~porta_address_reg0                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.076      ; 4.654      ;
; 15.432 ; T65:CPU|IR[1]                      ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a13~porta_address_reg0                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.079      ; 4.656      ;
; 15.435 ; T65:CPU|IR[1]                      ; InternalRam8K:SRAM_8K|altsyncram:altsyncram_component|altsyncram_a8g1:auto_generated|ram_block1a1~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.080      ; 4.654      ;
; 15.438 ; T65:CPU|IR[1]                      ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a20~porta_address_reg0                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.079      ; 4.650      ;
; 15.447 ; T65:CPU|IR[1]                      ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a5~porta_address_reg0                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.077      ; 4.639      ;
; 15.448 ; T65:CPU|IR[3]                      ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a10~porta_address_reg0                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.074      ; 4.635      ;
; 15.452 ; T65:CPU|IR[1]                      ; InternalRam8K:SRAM_8K|altsyncram:altsyncram_component|altsyncram_a8g1:auto_generated|ram_block1a6~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.076      ; 4.633      ;
; 15.455 ; T65:CPU|IR[3]                      ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a5~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.085      ; 4.639      ;
; 15.455 ; T65:CPU|MCycle[0]                  ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a28~porta_address_reg0                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.064      ; 4.618      ;
; 15.473 ; T65:CPU|IR[1]                      ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a1~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.074      ; 4.610      ;
; 15.475 ; T65:CPU|IR[2]                      ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a25~porta_address_reg0                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.066      ; 4.600      ;
; 15.481 ; T65:CPU|IR[1]                      ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a29~porta_address_reg0                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.078      ; 4.606      ;
; 15.486 ; T65:CPU|IR[3]                      ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a7~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.083      ; 4.606      ;
; 15.489 ; T65:CPU|IR[3]                      ; InternalRam8K:SRAM_8K|altsyncram:altsyncram_component|altsyncram_a8g1:auto_generated|ram_block1a5~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.072      ; 4.592      ;
; 15.490 ; T65:CPU|IR[3]                      ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a3~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.081      ; 4.600      ;
; 15.493 ; T65:CPU|IR[3]                      ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a26~porta_address_reg0                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.079      ; 4.595      ;
; 15.496 ; T65:CPU|IR[1]                      ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a6~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.080      ; 4.593      ;
; 15.502 ; T65:CPU|IR[1]                      ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a16~porta_address_reg0                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.081      ; 4.588      ;
; 15.517 ; T65:CPU|IR[1]                      ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a8~porta_address_reg0                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.081      ; 4.573      ;
; 15.525 ; T65:CPU|IR[1]                      ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a15~porta_address_reg0                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.074      ; 4.558      ;
; 15.527 ; T65:CPU|IR[1]                      ; InternalRam8K:SRAM_8K|altsyncram:altsyncram_component|altsyncram_a8g1:auto_generated|ram_block1a7~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.073      ; 4.555      ;
; 15.533 ; T65:CPU|IR[2]                      ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a27~porta_address_reg0                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.071      ; 4.547      ;
; 15.536 ; T65:CPU|MCycle[2]                  ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a25~porta_address_reg0                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.066      ; 4.539      ;
; 15.538 ; T65:CPU|IR[2]                      ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a1~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.068      ; 4.539      ;
; 15.540 ; T65:CPU|IR[3]                      ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a21~porta_address_reg0                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.074      ; 4.543      ;
; 15.542 ; T65:CPU|IR[2]                      ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a0~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.068      ; 4.535      ;
; 15.546 ; T65:CPU|IR[3]                      ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a23~porta_address_reg0                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.077      ; 4.540      ;
; 15.549 ; T65:CPU|IR[2]                      ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a30~porta_address_reg0                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.072      ; 4.532      ;
; 15.551 ; T65:CPU|IR[2]                      ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a24~porta_address_reg0                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.071      ; 4.529      ;
; 15.554 ; bufferedUART:UART|rxReadPointer[0] ; bufferedUART:UART|n_rts                                                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.994     ; 2.439      ;
; 15.555 ; T65:CPU|IR[1]                      ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a7~porta_address_reg0                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.079      ; 4.533      ;
; 15.555 ; T65:CPU|IR[1]                      ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a11~porta_address_reg0                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.081      ; 4.535      ;
; 15.558 ; T65:CPU|PC[1]                      ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.096     ; 4.333      ;
; 15.559 ; T65:CPU|IR[3]                      ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a22~porta_address_reg0                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.072      ; 4.522      ;
; 15.564 ; T65:CPU|DL[1]                      ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.096     ; 4.327      ;
; 15.568 ; T65:CPU|IR[4]                      ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.096     ; 4.323      ;
; 15.573 ; T65:CPU|IR[0]                      ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a25~porta_address_reg0                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.066      ; 4.502      ;
; 15.574 ; T65:CPU|IR[3]                      ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a12~porta_address_reg0                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.072      ; 4.507      ;
; 15.575 ; T65:CPU|IR[2]                      ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a0~porta_address_reg0                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.066      ; 4.500      ;
; 15.582 ; T65:CPU|IR[2]                      ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a6~porta_address_reg0                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.079      ; 4.506      ;
; 15.582 ; T65:CPU|IR[2]                      ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a3~porta_address_reg0                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.075      ; 4.502      ;
; 15.582 ; T65:CPU|IR[1]                      ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a10~porta_address_reg0                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.074      ; 4.501      ;
; 15.583 ; T65:CPU|IR[2]                      ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a13~porta_address_reg0                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.078      ; 4.504      ;
; 15.583 ; T65:CPU|MCycle[1]                  ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a25~porta_address_reg0                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.066      ; 4.492      ;
; 15.586 ; T65:CPU|IR[2]                      ; InternalRam8K:SRAM_8K|altsyncram:altsyncram_component|altsyncram_a8g1:auto_generated|ram_block1a1~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.079      ; 4.502      ;
; 15.589 ; T65:CPU|IR[2]                      ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a20~porta_address_reg0                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.078      ; 4.498      ;
; 15.589 ; T65:CPU|IR[1]                      ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a5~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.085      ; 4.505      ;
; 15.594 ; T65:CPU|MCycle[2]                  ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a27~porta_address_reg0                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.071      ; 4.486      ;
; 15.597 ; T65:CPU|IR[3]                      ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a4~porta_address_reg0                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.074      ; 4.486      ;
; 15.598 ; T65:CPU|IR[2]                      ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a5~porta_address_reg0                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.076      ; 4.487      ;
; 15.599 ; T65:CPU|MCycle[2]                  ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a1~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.068      ; 4.478      ;
; 15.601 ; T65:CPU|IR[3]                      ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a4~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.069      ; 4.477      ;
; 15.603 ; T65:CPU|IR[3]                      ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a19~porta_address_reg0                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.079      ; 4.485      ;
; 15.603 ; T65:CPU|MCycle[2]                  ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a0~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.068      ; 4.474      ;
+--------+------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                             ;
+-------+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                       ; To Node                                                                                                           ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.158 ; bufferedUART:UART|rxCurrentByteBuffer[2]        ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.220      ; 0.482      ;
; 0.168 ; bufferedUART:UART|rxCurrentByteBuffer[3]        ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.220      ; 0.492      ;
; 0.170 ; bufferedUART:UART|rxCurrentByteBuffer[1]        ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.220      ; 0.494      ;
; 0.171 ; bufferedUART:UART|rxCurrentByteBuffer[5]        ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.220      ; 0.495      ;
; 0.178 ; bufferedUART:UART|rxCurrentByteBuffer[7]        ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.220      ; 0.502      ;
; 0.187 ; bufferedUART:UART|rxdFiltered                   ; bufferedUART:UART|rxdFiltered                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; bufferedUART:UART|txByteSent                    ; bufferedUART:UART|txByteSent                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; bufferedUART:UART|txBitCount[3]                 ; bufferedUART:UART|txBitCount[3]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; bufferedUART:UART|txBitCount[2]                 ; bufferedUART:UART|txBitCount[2]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; bufferedUART:UART|txBitCount[1]                 ; bufferedUART:UART|txBitCount[1]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; bufferedUART:UART|txBitCount[0]                 ; bufferedUART:UART|txBitCount[0]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[3][3]                     ; UK101keyboard:u9|keys[3][3]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[5][3]                     ; UK101keyboard:u9|keys[5][3]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[4][3]                     ; UK101keyboard:u9|keys[4][3]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[2][5]                     ; UK101keyboard:u9|keys[2][5]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[3][5]                     ; UK101keyboard:u9|keys[3][5]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[5][5]                     ; UK101keyboard:u9|keys[5][5]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[4][4]                     ; UK101keyboard:u9|keys[4][4]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[5][4]                     ; UK101keyboard:u9|keys[5][4]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[1][4]                     ; UK101keyboard:u9|keys[1][4]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[1][2]                     ; UK101keyboard:u9|keys[1][2]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[0][2]                     ; UK101keyboard:u9|keys[0][2]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[3][2]                     ; UK101keyboard:u9|keys[3][2]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[1][7]                     ; UK101keyboard:u9|keys[1][7]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[2][7]                     ; UK101keyboard:u9|keys[2][7]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[3][7]                     ; UK101keyboard:u9|keys[3][7]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[4][7]                     ; UK101keyboard:u9|keys[4][7]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[5][7]                     ; UK101keyboard:u9|keys[5][7]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[7][6]                     ; UK101keyboard:u9|keys[7][6]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[3][6]                     ; UK101keyboard:u9|keys[3][6]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[4][6]                     ; UK101keyboard:u9|keys[4][6]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[5][6]                     ; UK101keyboard:u9|keys[5][6]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[0][0]                     ; UK101keyboard:u9|keys[0][0]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[0][1]                     ; UK101keyboard:u9|keys[0][1]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[2][1]                     ; UK101keyboard:u9|keys[2][1]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[1][1]                     ; UK101keyboard:u9|keys[1][1]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[4][1]                     ; UK101keyboard:u9|keys[4][1]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; bufferedUART:UART|rxBitCount[2]                 ; bufferedUART:UART|rxBitCount[2]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; bufferedUART:UART|rxBitCount[1]                 ; bufferedUART:UART|rxBitCount[1]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; UK101keyboard:u9|keys[2][3]                     ; UK101keyboard:u9|keys[2][3]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; UK101keyboard:u9|keys[7][3]                     ; UK101keyboard:u9|keys[7][3]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; UK101keyboard:u9|keys[6][3]                     ; UK101keyboard:u9|keys[6][3]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; UK101keyboard:u9|keys[1][3]                     ; UK101keyboard:u9|keys[1][3]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; UK101keyboard:u9|keys[4][5]                     ; UK101keyboard:u9|keys[4][5]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; UK101keyboard:u9|keys[1][5]                     ; UK101keyboard:u9|keys[1][5]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; UK101keyboard:u9|keys[6][5]                     ; UK101keyboard:u9|keys[6][5]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; UK101keyboard:u9|keys[7][5]                     ; UK101keyboard:u9|keys[7][5]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; UK101keyboard:u9|keys[3][4]                     ; UK101keyboard:u9|keys[3][4]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; UK101keyboard:u9|keys[2][4]                     ; UK101keyboard:u9|keys[2][4]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; UK101keyboard:u9|keys[6][4]                     ; UK101keyboard:u9|keys[6][4]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; UK101keyboard:u9|keys[7][4]                     ; UK101keyboard:u9|keys[7][4]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; UK101keyboard:u9|keys[7][2]                     ; UK101keyboard:u9|keys[7][2]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; UK101keyboard:u9|keys[6][2]                     ; UK101keyboard:u9|keys[6][2]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; UK101keyboard:u9|keys[4][2]                     ; UK101keyboard:u9|keys[4][2]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; UK101keyboard:u9|keys[7][7]                     ; UK101keyboard:u9|keys[7][7]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; UK101keyboard:u9|keys[6][7]                     ; UK101keyboard:u9|keys[6][7]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; UK101keyboard:u9|keys[6][6]                     ; UK101keyboard:u9|keys[6][6]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; UK101keyboard:u9|keys[2][6]                     ; UK101keyboard:u9|keys[2][6]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; UK101keyboard:u9|keys[1][6]                     ; UK101keyboard:u9|keys[1][6]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; UK101keyboard:u9|keys[0][6]                     ; UK101keyboard:u9|keys[0][6]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; UK101keyboard:u9|keys[7][1]                     ; UK101keyboard:u9|keys[7][1]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; UK101keyboard:u9|keys[6][1]                     ; UK101keyboard:u9|keys[6][1]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; UK101keyboard:u9|keys[3][1]                     ; UK101keyboard:u9|keys[3][1]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; UK101keyboard:u9|release                        ; UK101keyboard:u9|release                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; UK101keyboard:u9|ps2_intf:ps2|parity            ; UK101keyboard:u9|ps2_intf:ps2|parity                                                                              ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; UK101keyboard:u9|ps2_intf:ps2|bit_count[2]      ; UK101keyboard:u9|ps2_intf:ps2|bit_count[2]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; UK101keyboard:u9|ps2_intf:ps2|bit_count[0]      ; UK101keyboard:u9|ps2_intf:ps2|bit_count[0]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; UK101keyboard:u9|ps2_intf:ps2|bit_count[3]      ; UK101keyboard:u9|ps2_intf:ps2|bit_count[3]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; UK101keyboard:u9|ps2_intf:ps2|bit_count[1]      ; UK101keyboard:u9|ps2_intf:ps2|bit_count[1]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.193 ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[8]       ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[7]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.313      ;
; 0.194 ; w_serialClkCount[4]                             ; w_serialClkCount[4]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; bufferedUART:UART|rxBitCount[0]                 ; bufferedUART:UART|rxBitCount[0]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.314      ;
; 0.201 ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[6]     ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[5]                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.320      ;
; 0.202 ; UK101keyboard:u9|ps2_intf:ps2|ps2_clk_in        ; UK101keyboard:u9|ps2_intf:ps2|clk_edge                                                                            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.321      ;
; 0.202 ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[7]     ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[6]                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.321      ;
; 0.204 ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[3]     ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[2]                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.323      ;
; 0.206 ; bufferedUART:UART|rxCurrentByteBuffer[7]        ; bufferedUART:UART|rxCurrentByteBuffer[6]                                                                          ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.326      ;
; 0.206 ; bufferedUART:UART|rxCurrentByteBuffer[6]        ; bufferedUART:UART|rxCurrentByteBuffer[5]                                                                          ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.326      ;
; 0.206 ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[5]       ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[4]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.326      ;
; 0.206 ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[4]     ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[3]                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.325      ;
; 0.208 ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[7]       ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[6]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.328      ;
; 0.241 ; pll|altpll_component|auto_generated|pll1|clk[1] ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a18~porta_we_reg ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 2.194      ; 2.559      ;
; 0.253 ; bufferedUART:UART|txState.stopBit               ; bufferedUART:UART|txState.idle                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.372      ;
; 0.258 ; w_serialClkCount[15]                            ; w_serialClkEn                                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.378      ;
; 0.260 ; UK101keyboard:u9|ps2_intf:ps2|parity            ; UK101keyboard:u9|ps2_intf:ps2|VALID                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.379      ;
; 0.264 ; bufferedUART:UART|rxState.stopBit               ; bufferedUART:UART|rxState.idle                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.383      ;
; 0.266 ; bufferedUART:UART|rxCurrentByteBuffer[5]        ; bufferedUART:UART|rxCurrentByteBuffer[4]                                                                          ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.386      ;
; 0.266 ; bufferedUART:UART|rxCurrentByteBuffer[1]        ; bufferedUART:UART|rxCurrentByteBuffer[0]                                                                          ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.386      ;
; 0.268 ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[4]       ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[3]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.388      ;
; 0.270 ; pll|altpll_component|auto_generated|pll1|clk[1] ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ram_block1a18~porta_we_reg ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 2.194      ; 2.588      ;
; 0.270 ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[2]       ; UK101keyboard:u9|ps2_intf:ps2|DATA[2]                                                                             ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.390      ;
; 0.274 ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[2]       ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[1]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.394      ;
; 0.274 ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[3]       ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[2]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.394      ;
; 0.275 ; bufferedUART:UART|rxState.idle                  ; bufferedUART:UART|rxState.dataBit                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.394      ;
; 0.275 ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[1]       ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[0]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.395      ;
; 0.278 ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[5]     ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[4]                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.397      ;
; 0.279 ; bufferedUART:UART|txState.idle                  ; bufferedUART:UART|txState.dataBit                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.398      ;
; 0.279 ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[3]       ; UK101keyboard:u9|ps2_intf:ps2|DATA[3]                                                                             ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.399      ;
; 0.279 ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[6]       ; UK101keyboard:u9|ps2_intf:ps2|DATA[6]                                                                             ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.399      ;
; 0.279 ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[2]     ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[1]                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.398      ;
+-------+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                 ;
+-------+----------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                        ; To Node                                                                                                                                              ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.187 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[1]   ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[1]                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[2]   ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[2]                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.194 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[0]   ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[0]                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.268 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[9] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[9]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.387      ;
; 0.272 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[9] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|n_vSync                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.391      ;
; 0.273 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[9] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|hAct                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.393      ;
; 0.276 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[9]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|n_hSync                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.395      ;
; 0.304 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.423      ;
; 0.305 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.424      ;
; 0.305 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.424      ;
; 0.305 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.424      ;
; 0.306 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.425      ;
; 0.307 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[0]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[0]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.426      ;
; 0.308 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.428      ;
; 0.308 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.428      ;
; 0.309 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[0] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[0]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.428      ;
; 0.309 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[10]   ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[10]                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.428      ;
; 0.309 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.428      ;
; 0.311 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.431      ;
; 0.311 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.430      ;
; 0.311 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[8] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[8]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.430      ;
; 0.311 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[1]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[1]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.430      ;
; 0.311 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[4]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[4]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.430      ;
; 0.312 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.431      ;
; 0.312 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[5]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[5]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.431      ;
; 0.312 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|n_vSync                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.431      ;
; 0.314 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[8] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|n_vSync                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.433      ;
; 0.315 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[3]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[3]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.434      ;
; 0.316 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[6]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[6]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.435      ;
; 0.316 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[9]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[9]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.435      ;
; 0.317 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[7]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[7]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.436      ;
; 0.318 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[2]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[2]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.437      ;
; 0.325 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.445      ;
; 0.330 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.450      ;
; 0.334 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[0]   ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[1]                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.454      ;
; 0.334 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[1]   ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[2]                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.454      ;
; 0.335 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[0]   ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[2]                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.455      ;
; 0.341 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[2]   ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[0]                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.461      ;
; 0.342 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[4]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a1~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.179      ; 0.625      ;
; 0.343 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a1~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.175      ; 0.622      ;
; 0.344 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[9]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a1~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.179      ; 0.627      ;
; 0.345 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[6]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a1~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.179      ; 0.628      ;
; 0.347 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a1~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.179      ; 0.630      ;
; 0.347 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[1]   ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[0]                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.467      ;
; 0.352 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a1~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.175      ; 0.631      ;
; 0.364 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[5]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a1~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.179      ; 0.647      ;
; 0.366 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[4]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 0.647      ;
; 0.369 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[6]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 0.650      ;
; 0.370 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[9]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 0.651      ;
; 0.371 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.173      ; 0.648      ;
; 0.372 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 0.653      ;
; 0.375 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[5]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 0.656      ;
; 0.375 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a1~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.175      ; 0.654      ;
; 0.376 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[7]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 0.657      ;
; 0.376 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.173      ; 0.653      ;
; 0.379 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.173      ; 0.656      ;
; 0.379 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a1~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.175      ; 0.658      ;
; 0.391 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a1~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.175      ; 0.670      ;
; 0.406 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[8] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|hAct                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.526      ;
; 0.419 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[2]   ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[1]                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.539      ;
; 0.450 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[9] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[0]                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.570      ;
; 0.451 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[9] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[1]                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.571      ;
; 0.452 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[9] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[2]                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.572      ;
; 0.453 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.572      ;
; 0.454 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.573      ;
; 0.454 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.573      ;
; 0.454 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[0]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[1]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.573      ;
; 0.456 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.576      ;
; 0.457 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[0]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[2]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.576      ;
; 0.458 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[0] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.577      ;
; 0.460 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[1]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[2]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.579      ;
; 0.461 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[8]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.580      ;
; 0.461 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[5]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[6]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.580      ;
; 0.461 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[0] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.580      ;
; 0.463 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.582      ;
; 0.464 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.583      ;
; 0.464 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[3]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[4]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.583      ;
; 0.465 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[9]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[10]                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.584      ;
; 0.466 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.586      ;
; 0.466 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.586      ;
; 0.466 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[7]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.585      ;
; 0.466 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[8]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.585      ;
; 0.467 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[9]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.586      ;
; 0.467 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.586      ;
; 0.469 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[8] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[9]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.588      ;
; 0.469 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.588      ;
; 0.469 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.589      ;
; 0.469 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[4]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[5]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.588      ;
; 0.469 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.589      ;
; 0.470 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.173      ; 0.747      ;
; 0.470 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[10]                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.589      ;
; 0.472 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.591      ;
; 0.472 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.592      ;
; 0.472 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[4]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[6]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.591      ;
; 0.474 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.594      ;
; 0.474 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[6]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[7]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.593      ;
+-------+----------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                         ;
+-------+------------------------------------+------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                                                                                                    ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.187 ; T65:CPU|P[7]                       ; T65:CPU|P[7]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; T65:CPU|P[1]                       ; T65:CPU|P[1]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; T65:CPU|MCycle[1]                  ; T65:CPU|MCycle[1]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; T65:CPU|MCycle[2]                  ; T65:CPU|MCycle[2]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; T65:CPU|RstCycle                   ; T65:CPU|RstCycle                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; bufferedUART:UART|rxBuffer~13      ; bufferedUART:UART|rxBuffer~13                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; bufferedUART:UART|rxReadPointer[4] ; bufferedUART:UART|rxReadPointer[4]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; bufferedUART:UART|rxReadPointer[5] ; bufferedUART:UART|rxReadPointer[5]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; bufferedUART:UART|rxReadPointer[2] ; bufferedUART:UART|rxReadPointer[2]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; bufferedUART:UART|rxReadPointer[0] ; bufferedUART:UART|rxReadPointer[0]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; bufferedUART:UART|rxReadPointer[1] ; bufferedUART:UART|rxReadPointer[1]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; bufferedUART:UART|rxReadPointer[3] ; bufferedUART:UART|rxReadPointer[3]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.194 ; T65:CPU|MCycle[0]                  ; T65:CPU|MCycle[0]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.248 ; T65:CPU|X[7]                       ; bufferedUART:UART|controlReg[7]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.591      ; 1.923      ;
; 0.279 ; bufferedUART:UART|controlReg[7]    ; bufferedUART:UART|controlReg[7]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.398      ;
; 0.279 ; bufferedUART:UART|controlReg[5]    ; bufferedUART:UART|controlReg[5]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.398      ;
; 0.279 ; bufferedUART:UART|controlReg[6]    ; bufferedUART:UART|controlReg[6]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.398      ;
; 0.289 ; T65:CPU|AD[0]                      ; bufferedUART:UART|controlReg[6]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.590      ; 1.963      ;
; 0.289 ; T65:CPU|AD[0]                      ; bufferedUART:UART|controlReg[5]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.590      ; 1.963      ;
; 0.289 ; T65:CPU|AD[0]                      ; bufferedUART:UART|controlReg[7]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.590      ; 1.963      ;
; 0.301 ; T65:CPU|BAL[0]                     ; bufferedUART:UART|controlReg[6]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.593      ; 1.978      ;
; 0.301 ; T65:CPU|BAL[0]                     ; bufferedUART:UART|controlReg[5]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.593      ; 1.978      ;
; 0.301 ; T65:CPU|BAL[0]                     ; bufferedUART:UART|controlReg[7]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.593      ; 1.978      ;
; 0.302 ; T65:CPU|AD[0]                      ; bufferedUART:UART|txByteWritten                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.592      ; 1.978      ;
; 0.314 ; T65:CPU|BAL[0]                     ; bufferedUART:UART|txByteWritten                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.595      ; 1.993      ;
; 0.331 ; T65:CPU|MCycle[0]                  ; T65:CPU|MCycle[1]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.451      ;
; 0.333 ; T65:CPU|Write_Data_r[2]            ; bufferedUART:UART|controlReg[6]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.593      ; 2.010      ;
; 0.385 ; T65:CPU|Write_Data_r[2]            ; bufferedUART:UART|controlReg[7]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.593      ; 2.062      ;
; 0.387 ; T65:CPU|DL[4]                      ; T65:CPU|PC[4]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.507      ;
; 0.395 ; T65:CPU|DL[0]                      ; T65:CPU|PC[0]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.515      ;
; 0.403 ; T65:CPU|DL[1]                      ; T65:CPU|PC[1]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.523      ;
; 0.412 ; T65:CPU|DL[6]                      ; T65:CPU|PC[6]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.532      ;
; 0.412 ; bufferedUART:UART|rxInPointer[3]   ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.143      ; 2.679      ;
; 0.414 ; T65:CPU|Write_Data_r[0]            ; bufferedUART:UART|controlReg[5]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.593      ; 2.091      ;
; 0.418 ; T65:CPU|PC[15]                     ; T65:CPU|PC[15]                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.538      ;
; 0.419 ; T65:CPU|MCycle[1]                  ; T65:CPU|MCycle[2]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.539      ;
; 0.421 ; bufferedUART:UART|rxReadPointer[5] ; bufferedUART:UART|rxReadPointer[4]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.541      ;
; 0.425 ; bufferedUART:UART|rxReadPointer[5] ; bufferedUART:UART|rxReadPointer[2]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.545      ;
; 0.425 ; bufferedUART:UART|rxReadPointer[5] ; bufferedUART:UART|rxReadPointer[3]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.545      ;
; 0.426 ; bufferedUART:UART|rxReadPointer[5] ; bufferedUART:UART|rxReadPointer[0]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.546      ;
; 0.426 ; bufferedUART:UART|rxReadPointer[5] ; bufferedUART:UART|rxReadPointer[1]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.546      ;
; 0.428 ; T65:CPU|Write_Data_r[2]            ; w_kbRowSel[1]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.651      ; 2.079      ;
; 0.429 ; bufferedUART:UART|rxInPointer[2]   ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.143      ; 2.696      ;
; 0.430 ; T65:CPU|S[7]                       ; T65:CPU|S[7]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.549      ;
; 0.440 ; T65:CPU|PC[4]                      ; T65:CPU|PC[4]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.560      ;
; 0.442 ; T65:CPU|IR[7]                      ; T65:CPU|Write_Data_r[1]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.562      ;
; 0.453 ; bufferedUART:UART|rxInPointer[3]   ; bufferedUART:UART|rxReadPointer[4]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.996      ; 2.553      ;
; 0.455 ; T65:CPU|BAH[4]                     ; T65:CPU|BAH[4]                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.574      ;
; 0.455 ; bufferedUART:UART|rxInPointer[3]   ; bufferedUART:UART|rxReadPointer[5]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.996      ; 2.555      ;
; 0.456 ; T65:CPU|IR[7]                      ; T65:CPU|ALU_Op_r[1]                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.576      ;
; 0.458 ; bufferedUART:UART|rxInPointer[3]   ; bufferedUART:UART|rxReadPointer[3]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.996      ; 2.558      ;
; 0.459 ; bufferedUART:UART|rxInPointer[3]   ; bufferedUART:UART|rxReadPointer[2]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.996      ; 2.559      ;
; 0.460 ; T65:CPU|BAH[7]                     ; T65:CPU|BAH[7]                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.579      ;
; 0.460 ; bufferedUART:UART|rxInPointer[3]   ; bufferedUART:UART|rxReadPointer[0]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.996      ; 2.560      ;
; 0.460 ; bufferedUART:UART|rxInPointer[3]   ; bufferedUART:UART|rxReadPointer[1]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.996      ; 2.560      ;
; 0.463 ; T65:CPU|ABC[2]                     ; w_kbRowSel[2]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.629      ; 2.092      ;
; 0.465 ; T65:CPU|PC[6]                      ; T65:CPU|PC[6]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.585      ;
; 0.466 ; T65:CPU|X[0]                       ; T65:CPU|BusA_r[0]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.586      ;
; 0.469 ; T65:CPU|PC[5]                      ; T65:CPU|PC[5]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.589      ;
; 0.470 ; bufferedUART:UART|rxBuffer~17      ; bufferedUART:UART|dataOut[3]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.997      ; 2.571      ;
; 0.470 ; bufferedUART:UART|rxInPointer[2]   ; bufferedUART:UART|rxReadPointer[4]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.996      ; 2.570      ;
; 0.472 ; bufferedUART:UART|rxInPointer[2]   ; bufferedUART:UART|rxReadPointer[5]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.996      ; 2.572      ;
; 0.475 ; bufferedUART:UART|rxInPointer[2]   ; bufferedUART:UART|rxReadPointer[3]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.996      ; 2.575      ;
; 0.476 ; bufferedUART:UART|rxInPointer[2]   ; bufferedUART:UART|rxReadPointer[2]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.996      ; 2.576      ;
; 0.477 ; bufferedUART:UART|rxInPointer[2]   ; bufferedUART:UART|rxReadPointer[0]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.996      ; 2.577      ;
; 0.477 ; bufferedUART:UART|rxInPointer[2]   ; bufferedUART:UART|rxReadPointer[1]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.996      ; 2.577      ;
; 0.478 ; bufferedUART:UART|rxReadPointer[4] ; bufferedUART:UART|rxReadPointer[5]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.598      ;
; 0.480 ; T65:CPU|S[0]                       ; T65:CPU|S[0]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.599      ;
; 0.481 ; bufferedUART:UART|rxReadPointer[4] ; bufferedUART:UART|rxReadPointer[2]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.601      ;
; 0.481 ; bufferedUART:UART|rxReadPointer[4] ; bufferedUART:UART|rxReadPointer[3]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.601      ;
; 0.482 ; bufferedUART:UART|rxReadPointer[4] ; bufferedUART:UART|rxReadPointer[0]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.602      ;
; 0.482 ; bufferedUART:UART|rxReadPointer[4] ; bufferedUART:UART|rxReadPointer[1]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.602      ;
; 0.486 ; T65:CPU|BAL[8]                     ; T65:CPU|BAL[8]                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.606      ;
; 0.486 ; bufferedUART:UART|rxBuffer~19      ; bufferedUART:UART|dataOut[5]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.991      ; 2.581      ;
; 0.491 ; T65:CPU|IR[0]                      ; T65:CPU|ALU_Op_r[2]                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.611      ;
; 0.494 ; T65:CPU|IR[6]                      ; T65:CPU|ALU_Op_r[1]                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.614      ;
; 0.495 ; bufferedUART:UART|rxBuffer~16      ; bufferedUART:UART|dataOut[2]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.997      ; 2.596      ;
; 0.495 ; bufferedUART:UART|rxBuffer~20      ; bufferedUART:UART|dataOut[6]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.992      ; 2.591      ;
; 0.500 ; T65:CPU|IR[5]                      ; T65:CPU|Write_Data_r[1]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.620      ;
; 0.502 ; bufferedUART:UART|rxInPointer[3]   ; bufferedUART:UART|dataOut[0]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.996      ; 2.602      ;
; 0.505 ; T65:CPU|IR[6]                      ; T65:CPU|P[0]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.629      ;
; 0.506 ; T65:CPU|IR[2]                      ; T65:CPU|Write_Data_r[0]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.626      ;
; 0.506 ; T65:CPU|IR[6]                      ; T65:CPU|P[2]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.630      ;
; 0.506 ; T65:CPU|IR[5]                      ; T65:CPU|ALU_Op_r[0]                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.625      ;
; 0.508 ; T65:CPU|IR[5]                      ; T65:CPU|P[3]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.632      ;
; 0.511 ; T65:CPU|BAH[2]                     ; T65:CPU|BAH[2]                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.630      ;
; 0.513 ; T65:CPU|X[5]                       ; bufferedUART:UART|controlReg[5]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.595      ; 2.192      ;
; 0.514 ; T65:CPU|MCycle[0]                  ; T65:CPU|MCycle[2]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.634      ;
; 0.517 ; T65:CPU|BAH[5]                     ; T65:CPU|BAH[5]                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.636      ;
; 0.517 ; bufferedUART:UART|rxInPointer[3]   ; bufferedUART:UART|rxBuffer~13                                                                              ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.993      ; 2.614      ;
; 0.519 ; bufferedUART:UART|rxInPointer[2]   ; bufferedUART:UART|dataOut[0]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.996      ; 2.619      ;
; 0.520 ; T65:CPU|PC[12]                     ; T65:CPU|PC[12]                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.640      ;
; 0.521 ; bufferedUART:UART|rxBuffer~14      ; bufferedUART:UART|dataOut[0]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.988      ; 2.613      ;
; 0.522 ; bufferedUART:UART|rxBuffer~21      ; bufferedUART:UART|dataOut[7]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.988      ; 2.614      ;
; 0.522 ; bufferedUART:UART|rxInPointer[0]   ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.143      ; 2.789      ;
; 0.524 ; T65:CPU|P[3]                       ; T65:CPU|P[3]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.644      ;
; 0.525 ; T65:CPU|Write_Data_r[0]            ; w_kbRowSel[2]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.632      ; 2.157      ;
; 0.527 ; T65:CPU|PC[7]                      ; T65:CPU|PC[7]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.647      ;
; 0.527 ; bufferedUART:UART|rxReadPointer[5] ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.192      ; 0.823      ;
; 0.529 ; T65:CPU|DL[5]                      ; T65:CPU|PC[5]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.649      ;
+-------+------------------------------------+------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                       ;
+--------+------------------------------+-----------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                           ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+-----------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 16.667 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[5]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.053     ; 3.267      ;
; 16.667 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[3]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.053     ; 3.267      ;
; 16.667 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[0]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.053     ; 3.267      ;
; 16.667 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[1]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.053     ; 3.267      ;
; 16.667 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[2]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.053     ; 3.267      ;
; 16.667 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[4]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.053     ; 3.267      ;
; 18.441 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.040     ; 1.506      ;
; 18.441 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.040     ; 1.506      ;
; 18.441 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.040     ; 1.506      ;
; 18.441 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.040     ; 1.506      ;
; 18.441 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.040     ; 1.506      ;
; 18.441 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.040     ; 1.506      ;
; 18.463 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 1.487      ;
; 18.463 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 1.487      ;
; 18.463 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 1.487      ;
; 18.463 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 1.487      ;
; 18.463 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 1.487      ;
; 18.463 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 1.487      ;
; 18.470 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.idle    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.055     ; 1.462      ;
; 18.470 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.stopBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.055     ; 1.462      ;
; 18.470 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.dataBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.055     ; 1.462      ;
; 18.498 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.stopBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 1.452      ;
; 18.498 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.idle    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 1.452      ;
; 18.498 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.dataBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 1.452      ;
; 18.498 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[2]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 1.452      ;
; 18.498 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[1]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 1.452      ;
; 18.498 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[0]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 1.452      ;
; 18.498 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[3]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 1.452      ;
; 18.610 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txByteSent      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.040     ; 1.337      ;
; 18.610 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[3]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.040     ; 1.337      ;
; 18.610 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[2]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.040     ; 1.337      ;
; 18.610 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[1]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.040     ; 1.337      ;
; 18.610 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[0]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.040     ; 1.337      ;
+--------+------------------------------+-----------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                        ;
+--------+------------------------------+------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                            ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 18.433 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBuffer~13      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 1.713      ; 3.267      ;
; 18.550 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 1.716      ; 3.153      ;
; 18.550 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 1.716      ; 3.153      ;
; 18.550 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 1.716      ; 3.153      ;
; 18.550 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 1.716      ; 3.153      ;
; 18.550 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 1.716      ; 3.153      ;
; 18.550 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 1.716      ; 3.153      ;
+--------+------------------------------+------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                        ;
+-------+------------------------------+------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                            ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.564 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.989      ; 2.657      ;
; 0.564 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.989      ; 2.657      ;
; 0.564 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.989      ; 2.657      ;
; 0.564 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.989      ; 2.657      ;
; 0.564 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.989      ; 2.657      ;
; 0.564 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.989      ; 2.657      ;
; 0.661 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBuffer~13      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.986      ; 2.751      ;
+-------+------------------------------+------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                       ;
+-------+------------------------------+-----------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                           ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+-----------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 1.041 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txByteSent      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.032      ; 1.157      ;
; 1.041 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[3]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.032      ; 1.157      ;
; 1.041 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[2]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.032      ; 1.157      ;
; 1.041 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[1]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.032      ; 1.157      ;
; 1.041 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[0]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.032      ; 1.157      ;
; 1.138 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.stopBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.034      ; 1.256      ;
; 1.138 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.idle    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.034      ; 1.256      ;
; 1.138 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.dataBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.034      ; 1.256      ;
; 1.138 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[2]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.034      ; 1.256      ;
; 1.138 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[1]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.034      ; 1.256      ;
; 1.138 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[0]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.034      ; 1.256      ;
; 1.138 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[3]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.034      ; 1.256      ;
; 1.147 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.idle    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 1.267      ;
; 1.147 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.stopBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 1.267      ;
; 1.147 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.dataBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 1.267      ;
; 1.165 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.034      ; 1.283      ;
; 1.165 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.034      ; 1.283      ;
; 1.165 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.034      ; 1.283      ;
; 1.165 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.034      ; 1.283      ;
; 1.165 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.034      ; 1.283      ;
; 1.165 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.034      ; 1.283      ;
; 1.185 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.032      ; 1.301      ;
; 1.185 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.032      ; 1.301      ;
; 1.185 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.032      ; 1.301      ;
; 1.185 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.032      ; 1.301      ;
; 1.185 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.032      ; 1.301      ;
; 1.185 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.032      ; 1.301      ;
; 2.628 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[5]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 2.751      ;
; 2.628 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[3]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 2.751      ;
; 2.628 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[0]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 2.751      ;
; 2.628 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[1]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 2.751      ;
; 2.628 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[2]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 2.751      ;
; 2.628 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[4]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 2.751      ;
+-------+------------------------------+-----------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                         ;
+--------------------------------------------------+-------+-------+----------+---------+---------------------+
; Clock                                            ; Setup ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------------------+-------+-------+----------+---------+---------------------+
; Worst-case Slack                                 ; 2.350 ; 0.158 ; 13.296   ; 0.564   ; 7.389               ;
;  i_clk                                           ; N/A   ; N/A   ; N/A      ; N/A     ; 9.412               ;
;  pll|altpll_component|auto_generated|pll1|clk[0] ; 2.350 ; 0.187 ; N/A      ; N/A     ; 7.389               ;
;  pll|altpll_component|auto_generated|pll1|clk[1] ; 3.594 ; 0.187 ; 17.232   ; 0.564   ; 499.534             ;
;  pll|altpll_component|auto_generated|pll1|clk[2] ; 8.142 ; 0.158 ; 13.296   ; 1.041   ; 9.698               ;
; Design-wide TNS                                  ; 0.0   ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  i_clk                                           ; N/A   ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000 ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000 ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+--------------------------------------------------+-------+-------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                   ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+-----------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; o_txd                 ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_rts                 ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_Vid_Red[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_Vid_Red[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_Vid_Grn[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_Vid_Grn[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_Vid_Blu[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_Vid_Blu[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_Vid_hSync           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_Vid_vSync           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdCS                  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdMOSI                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdSCLK                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; driveLED              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; io_extSRamAddress[0]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; io_extSRamAddress[1]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; io_extSRamAddress[2]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; io_extSRamAddress[3]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; io_extSRamAddress[4]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; io_extSRamAddress[5]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; io_extSRamAddress[6]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; io_extSRamAddress[7]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; io_extSRamAddress[8]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; io_extSRamAddress[9]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; io_extSRamAddress[10] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; io_extSRamAddress[11] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; io_extSRamAddress[12] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; io_extSRamAddress[13] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; io_extSRamAddress[14] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; io_extSRamAddress[15] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; io_extSRamAddress[16] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; io_extSRamAddress[17] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; io_extSRamAddress[18] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; io_extSRamAddress[19] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; io_n_extSRamWE        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; io_n_extSRamCS        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; io_n_extSRamOE        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; n_sdRamCas            ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; n_sdRamRas            ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; n_sdRamWe             ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; n_sdRamCe             ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamClk              ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamClkEn            ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamAddr[0]          ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamAddr[1]          ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamAddr[2]          ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamAddr[3]          ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamAddr[4]          ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamAddr[5]          ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamAddr[6]          ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamAddr[7]          ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamAddr[8]          ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamAddr[9]          ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamAddr[10]         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamAddr[11]         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamAddr[12]         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamAddr[13]         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamAddr[14]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; io_extSRamData[0]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; io_extSRamData[1]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; io_extSRamData[2]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; io_extSRamData[3]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; io_extSRamData[4]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; io_extSRamData[5]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; io_extSRamData[6]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; io_extSRamData[7]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+-----------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; sdMISO                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdRamData[0]            ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdRamData[1]            ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdRamData[2]            ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdRamData[3]            ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdRamData[4]            ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdRamData[5]            ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdRamData[6]            ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdRamData[7]            ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdRamData[8]            ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdRamData[9]            ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdRamData[10]           ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdRamData[11]           ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdRamData[12]           ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdRamData[13]           ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdRamData[14]           ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdRamData[15]           ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; io_extSRamData[0]       ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; io_extSRamData[1]       ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; io_extSRamData[2]       ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; io_extSRamData[3]       ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; io_extSRamData[4]       ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; io_extSRamData[5]       ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; io_extSRamData[6]       ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; io_extSRamData[7]       ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; i_clk                   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; i_n_reset               ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; i_rxd                   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; i_cts                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; i_ps2Data               ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; i_ps2Clk                ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                   ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; o_txd                 ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; o_rts                 ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; o_Vid_Red[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; o_Vid_Red[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; o_Vid_Grn[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; o_Vid_Grn[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; o_Vid_Blu[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; o_Vid_Blu[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; o_Vid_hSync           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; o_Vid_vSync           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sdCS                  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sdMOSI                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sdSCLK                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; driveLED              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; io_extSRamAddress[0]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.1 V               ; -0.0225 V           ; 0.178 V                              ; 0.202 V                              ; 1.41e-09 s                  ; 1.49e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.1 V              ; -0.0225 V          ; 0.178 V                             ; 0.202 V                             ; 1.41e-09 s                 ; 1.49e-09 s                 ; Yes                       ; No                        ;
; io_extSRamAddress[1]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.1 V               ; -0.0225 V           ; 0.178 V                              ; 0.202 V                              ; 1.41e-09 s                  ; 1.49e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.1 V              ; -0.0225 V          ; 0.178 V                             ; 0.202 V                             ; 1.41e-09 s                 ; 1.49e-09 s                 ; Yes                       ; No                        ;
; io_extSRamAddress[2]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.1 V               ; -0.0225 V           ; 0.178 V                              ; 0.202 V                              ; 1.41e-09 s                  ; 1.49e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.1 V              ; -0.0225 V          ; 0.178 V                             ; 0.202 V                             ; 1.41e-09 s                 ; 1.49e-09 s                 ; Yes                       ; No                        ;
; io_extSRamAddress[3]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.1 V               ; -0.0225 V           ; 0.178 V                              ; 0.202 V                              ; 1.41e-09 s                  ; 1.49e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.1 V              ; -0.0225 V          ; 0.178 V                             ; 0.202 V                             ; 1.41e-09 s                 ; 1.49e-09 s                 ; Yes                       ; No                        ;
; io_extSRamAddress[4]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.1 V               ; -0.0225 V           ; 0.178 V                              ; 0.202 V                              ; 1.41e-09 s                  ; 1.49e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.1 V              ; -0.0225 V          ; 0.178 V                             ; 0.202 V                             ; 1.41e-09 s                 ; 1.49e-09 s                 ; Yes                       ; No                        ;
; io_extSRamAddress[5]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.1 V               ; -0.0225 V           ; 0.178 V                              ; 0.202 V                              ; 1.41e-09 s                  ; 1.49e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.1 V              ; -0.0225 V          ; 0.178 V                             ; 0.202 V                             ; 1.41e-09 s                 ; 1.49e-09 s                 ; Yes                       ; No                        ;
; io_extSRamAddress[6]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.1 V               ; -0.0225 V           ; 0.178 V                              ; 0.202 V                              ; 1.41e-09 s                  ; 1.49e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.1 V              ; -0.0225 V          ; 0.178 V                             ; 0.202 V                             ; 1.41e-09 s                 ; 1.49e-09 s                 ; Yes                       ; No                        ;
; io_extSRamAddress[7]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.1 V               ; -0.0225 V           ; 0.178 V                              ; 0.202 V                              ; 1.41e-09 s                  ; 1.49e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.1 V              ; -0.0225 V          ; 0.178 V                             ; 0.202 V                             ; 1.41e-09 s                 ; 1.49e-09 s                 ; Yes                       ; No                        ;
; io_extSRamAddress[8]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.1 V               ; -0.0225 V           ; 0.178 V                              ; 0.202 V                              ; 1.41e-09 s                  ; 1.49e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.1 V              ; -0.0225 V          ; 0.178 V                             ; 0.202 V                             ; 1.41e-09 s                 ; 1.49e-09 s                 ; Yes                       ; No                        ;
; io_extSRamAddress[9]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; io_extSRamAddress[10] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; io_extSRamAddress[11] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; io_extSRamAddress[12] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; io_extSRamAddress[13] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; io_extSRamAddress[14] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; io_extSRamAddress[15] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; io_extSRamAddress[16] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; io_extSRamAddress[17] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; io_extSRamAddress[18] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; io_extSRamAddress[19] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; io_n_extSRamWE        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; io_n_extSRamCS        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.1 V               ; -0.0225 V           ; 0.178 V                              ; 0.202 V                              ; 1.41e-09 s                  ; 1.49e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.1 V              ; -0.0225 V          ; 0.178 V                             ; 0.202 V                             ; 1.41e-09 s                 ; 1.49e-09 s                 ; Yes                       ; No                        ;
; io_n_extSRamOE        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.1 V               ; -0.0225 V           ; 0.178 V                              ; 0.202 V                              ; 1.41e-09 s                  ; 1.49e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.1 V              ; -0.0225 V          ; 0.178 V                             ; 0.202 V                             ; 1.41e-09 s                 ; 1.49e-09 s                 ; Yes                       ; No                        ;
; n_sdRamCas            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; n_sdRamRas            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; n_sdRamWe             ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; n_sdRamCe             ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; sdRamClk              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; sdRamClkEn            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; sdRamAddr[0]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.1 V               ; -0.0225 V           ; 0.178 V                              ; 0.202 V                              ; 1.41e-09 s                  ; 1.49e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.1 V              ; -0.0225 V          ; 0.178 V                             ; 0.202 V                             ; 1.41e-09 s                 ; 1.49e-09 s                 ; Yes                       ; No                        ;
; sdRamAddr[1]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.1 V               ; -0.0225 V           ; 0.178 V                              ; 0.202 V                              ; 1.41e-09 s                  ; 1.49e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.1 V              ; -0.0225 V          ; 0.178 V                             ; 0.202 V                             ; 1.41e-09 s                 ; 1.49e-09 s                 ; Yes                       ; No                        ;
; sdRamAddr[2]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.1 V               ; -0.0225 V           ; 0.178 V                              ; 0.202 V                              ; 1.41e-09 s                  ; 1.49e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.1 V              ; -0.0225 V          ; 0.178 V                             ; 0.202 V                             ; 1.41e-09 s                 ; 1.49e-09 s                 ; Yes                       ; No                        ;
; sdRamAddr[3]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.1 V               ; -0.0225 V           ; 0.178 V                              ; 0.202 V                              ; 1.41e-09 s                  ; 1.49e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.1 V              ; -0.0225 V          ; 0.178 V                             ; 0.202 V                             ; 1.41e-09 s                 ; 1.49e-09 s                 ; Yes                       ; No                        ;
; sdRamAddr[4]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.1 V               ; -0.0274 V           ; 0.217 V                              ; 0.244 V                              ; 1.1e-09 s                   ; 1.09e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.11e-08 V                  ; 3.1 V              ; -0.0274 V          ; 0.217 V                             ; 0.244 V                             ; 1.1e-09 s                  ; 1.09e-09 s                 ; Yes                       ; Yes                       ;
; sdRamAddr[5]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.1 V               ; -0.0274 V           ; 0.217 V                              ; 0.244 V                              ; 1.1e-09 s                   ; 1.09e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.11e-08 V                  ; 3.1 V              ; -0.0274 V          ; 0.217 V                             ; 0.244 V                             ; 1.1e-09 s                  ; 1.09e-09 s                 ; Yes                       ; Yes                       ;
; sdRamAddr[6]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.1 V               ; -0.0225 V           ; 0.178 V                              ; 0.202 V                              ; 1.41e-09 s                  ; 1.49e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.1 V              ; -0.0225 V          ; 0.178 V                             ; 0.202 V                             ; 1.41e-09 s                 ; 1.49e-09 s                 ; Yes                       ; No                        ;
; sdRamAddr[7]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.1 V               ; -0.0225 V           ; 0.178 V                              ; 0.202 V                              ; 1.41e-09 s                  ; 1.49e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.1 V              ; -0.0225 V          ; 0.178 V                             ; 0.202 V                             ; 1.41e-09 s                 ; 1.49e-09 s                 ; Yes                       ; No                        ;
; sdRamAddr[8]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; sdRamAddr[9]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; sdRamAddr[10]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.1 V               ; -0.0225 V           ; 0.178 V                              ; 0.202 V                              ; 1.41e-09 s                  ; 1.49e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.1 V              ; -0.0225 V          ; 0.178 V                             ; 0.202 V                             ; 1.41e-09 s                 ; 1.49e-09 s                 ; Yes                       ; No                        ;
; sdRamAddr[11]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.09 V              ; -0.00372 V          ; 0.146 V                              ; 0.214 V                              ; 6e-09 s                     ; 6.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.09 V             ; -0.00372 V         ; 0.146 V                             ; 0.214 V                             ; 6e-09 s                    ; 6.06e-09 s                 ; Yes                       ; Yes                       ;
; sdRamAddr[12]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; sdRamAddr[13]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.1 V               ; -0.0225 V           ; 0.178 V                              ; 0.202 V                              ; 1.41e-09 s                  ; 1.49e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.1 V              ; -0.0225 V          ; 0.178 V                             ; 0.202 V                             ; 1.41e-09 s                 ; 1.49e-09 s                 ; Yes                       ; No                        ;
; sdRamAddr[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; io_extSRamData[0]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.1 V               ; -0.0225 V           ; 0.178 V                              ; 0.202 V                              ; 1.41e-09 s                  ; 1.49e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.1 V              ; -0.0225 V          ; 0.178 V                             ; 0.202 V                             ; 1.41e-09 s                 ; 1.49e-09 s                 ; Yes                       ; No                        ;
; io_extSRamData[1]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.1 V               ; -0.0225 V           ; 0.178 V                              ; 0.202 V                              ; 1.41e-09 s                  ; 1.49e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.1 V              ; -0.0225 V          ; 0.178 V                             ; 0.202 V                             ; 1.41e-09 s                 ; 1.49e-09 s                 ; Yes                       ; No                        ;
; io_extSRamData[2]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.1 V               ; -0.0225 V           ; 0.178 V                              ; 0.202 V                              ; 1.41e-09 s                  ; 1.49e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.1 V              ; -0.0225 V          ; 0.178 V                             ; 0.202 V                             ; 1.41e-09 s                 ; 1.49e-09 s                 ; Yes                       ; No                        ;
; io_extSRamData[3]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; io_extSRamData[4]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.1 V               ; -0.0225 V           ; 0.178 V                              ; 0.202 V                              ; 1.41e-09 s                  ; 1.49e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.1 V              ; -0.0225 V          ; 0.178 V                             ; 0.202 V                             ; 1.41e-09 s                 ; 1.49e-09 s                 ; Yes                       ; No                        ;
; io_extSRamData[5]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.1 V               ; -0.0225 V           ; 0.178 V                              ; 0.202 V                              ; 1.41e-09 s                  ; 1.49e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.1 V              ; -0.0225 V          ; 0.178 V                             ; 0.202 V                             ; 1.41e-09 s                 ; 1.49e-09 s                 ; Yes                       ; No                        ;
; io_extSRamData[6]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.1 V               ; -0.0225 V           ; 0.178 V                              ; 0.202 V                              ; 1.41e-09 s                  ; 1.49e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.1 V              ; -0.0225 V          ; 0.178 V                             ; 0.202 V                             ; 1.41e-09 s                 ; 1.49e-09 s                 ; Yes                       ; No                        ;
; io_extSRamData[7]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.1 V               ; -0.0225 V           ; 0.178 V                              ; 0.202 V                              ; 1.41e-09 s                  ; 1.49e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.1 V              ; -0.0225 V          ; 0.178 V                             ; 0.202 V                             ; 1.41e-09 s                 ; 1.49e-09 s                 ; Yes                       ; No                        ;
; ~ALTERA_DCLK~         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.63e-09 V                   ; 3.17 V              ; -0.0323 V           ; 0.146 V                              ; 0.09 V                               ; 4.42e-10 s                  ; 4e-10 s                     ; No                         ; Yes                        ; 3.08 V                      ; 3.63e-09 V                  ; 3.17 V             ; -0.0323 V          ; 0.146 V                             ; 0.09 V                              ; 4.42e-10 s                 ; 4e-10 s                    ; No                        ; Yes                       ;
+-----------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                   ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; o_txd                 ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; o_rts                 ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; o_Vid_Red[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; o_Vid_Red[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; o_Vid_Grn[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; o_Vid_Grn[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; o_Vid_Blu[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; o_Vid_Blu[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; o_Vid_hSync           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; o_Vid_vSync           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; sdCS                  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; sdMOSI                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; sdSCLK                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; driveLED              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; io_extSRamAddress[0]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.09 V              ; -0.0106 V           ; 0.096 V                              ; 0.184 V                              ; 1.76e-09 s                  ; 1.78e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.09 V             ; -0.0106 V          ; 0.096 V                             ; 0.184 V                             ; 1.76e-09 s                 ; 1.78e-09 s                 ; Yes                       ; Yes                       ;
; io_extSRamAddress[1]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.09 V              ; -0.0106 V           ; 0.096 V                              ; 0.184 V                              ; 1.76e-09 s                  ; 1.78e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.09 V             ; -0.0106 V          ; 0.096 V                             ; 0.184 V                             ; 1.76e-09 s                 ; 1.78e-09 s                 ; Yes                       ; Yes                       ;
; io_extSRamAddress[2]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.09 V              ; -0.0106 V           ; 0.096 V                              ; 0.184 V                              ; 1.76e-09 s                  ; 1.78e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.09 V             ; -0.0106 V          ; 0.096 V                             ; 0.184 V                             ; 1.76e-09 s                 ; 1.78e-09 s                 ; Yes                       ; Yes                       ;
; io_extSRamAddress[3]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.09 V              ; -0.0106 V           ; 0.096 V                              ; 0.184 V                              ; 1.76e-09 s                  ; 1.78e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.09 V             ; -0.0106 V          ; 0.096 V                             ; 0.184 V                             ; 1.76e-09 s                 ; 1.78e-09 s                 ; Yes                       ; Yes                       ;
; io_extSRamAddress[4]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.09 V              ; -0.0106 V           ; 0.096 V                              ; 0.184 V                              ; 1.76e-09 s                  ; 1.78e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.09 V             ; -0.0106 V          ; 0.096 V                             ; 0.184 V                             ; 1.76e-09 s                 ; 1.78e-09 s                 ; Yes                       ; Yes                       ;
; io_extSRamAddress[5]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.09 V              ; -0.0106 V           ; 0.096 V                              ; 0.184 V                              ; 1.76e-09 s                  ; 1.78e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.09 V             ; -0.0106 V          ; 0.096 V                             ; 0.184 V                             ; 1.76e-09 s                 ; 1.78e-09 s                 ; Yes                       ; Yes                       ;
; io_extSRamAddress[6]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.09 V              ; -0.0106 V           ; 0.096 V                              ; 0.184 V                              ; 1.76e-09 s                  ; 1.78e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.09 V             ; -0.0106 V          ; 0.096 V                             ; 0.184 V                             ; 1.76e-09 s                 ; 1.78e-09 s                 ; Yes                       ; Yes                       ;
; io_extSRamAddress[7]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.09 V              ; -0.0106 V           ; 0.096 V                              ; 0.184 V                              ; 1.76e-09 s                  ; 1.78e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.09 V             ; -0.0106 V          ; 0.096 V                             ; 0.184 V                             ; 1.76e-09 s                 ; 1.78e-09 s                 ; Yes                       ; Yes                       ;
; io_extSRamAddress[8]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.09 V              ; -0.0106 V           ; 0.096 V                              ; 0.184 V                              ; 1.76e-09 s                  ; 1.78e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.09 V             ; -0.0106 V          ; 0.096 V                             ; 0.184 V                             ; 1.76e-09 s                 ; 1.78e-09 s                 ; Yes                       ; Yes                       ;
; io_extSRamAddress[9]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; io_extSRamAddress[10] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; io_extSRamAddress[11] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; io_extSRamAddress[12] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; io_extSRamAddress[13] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; io_extSRamAddress[14] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; io_extSRamAddress[15] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; io_extSRamAddress[16] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; io_extSRamAddress[17] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; io_extSRamAddress[18] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; io_extSRamAddress[19] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; io_n_extSRamWE        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; io_n_extSRamCS        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.09 V              ; -0.0106 V           ; 0.096 V                              ; 0.184 V                              ; 1.76e-09 s                  ; 1.78e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.09 V             ; -0.0106 V          ; 0.096 V                             ; 0.184 V                             ; 1.76e-09 s                 ; 1.78e-09 s                 ; Yes                       ; Yes                       ;
; io_n_extSRamOE        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.09 V              ; -0.0106 V           ; 0.096 V                              ; 0.184 V                              ; 1.76e-09 s                  ; 1.78e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.09 V             ; -0.0106 V          ; 0.096 V                             ; 0.184 V                             ; 1.76e-09 s                 ; 1.78e-09 s                 ; Yes                       ; Yes                       ;
; n_sdRamCas            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; n_sdRamRas            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; n_sdRamWe             ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; n_sdRamCe             ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; sdRamClk              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; sdRamClkEn            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; sdRamAddr[0]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.09 V              ; -0.0106 V           ; 0.096 V                              ; 0.184 V                              ; 1.76e-09 s                  ; 1.78e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.09 V             ; -0.0106 V          ; 0.096 V                             ; 0.184 V                             ; 1.76e-09 s                 ; 1.78e-09 s                 ; Yes                       ; Yes                       ;
; sdRamAddr[1]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.09 V              ; -0.0106 V           ; 0.096 V                              ; 0.184 V                              ; 1.76e-09 s                  ; 1.78e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.09 V             ; -0.0106 V          ; 0.096 V                             ; 0.184 V                             ; 1.76e-09 s                 ; 1.78e-09 s                 ; Yes                       ; Yes                       ;
; sdRamAddr[2]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.09 V              ; -0.0106 V           ; 0.096 V                              ; 0.184 V                              ; 1.76e-09 s                  ; 1.78e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.09 V             ; -0.0106 V          ; 0.096 V                             ; 0.184 V                             ; 1.76e-09 s                 ; 1.78e-09 s                 ; Yes                       ; Yes                       ;
; sdRamAddr[3]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.09 V              ; -0.0106 V           ; 0.096 V                              ; 0.184 V                              ; 1.76e-09 s                  ; 1.78e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.09 V             ; -0.0106 V          ; 0.096 V                             ; 0.184 V                             ; 1.76e-09 s                 ; 1.78e-09 s                 ; Yes                       ; Yes                       ;
; sdRamAddr[4]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.09 V              ; -0.0127 V           ; 0.088 V                              ; 0.179 V                              ; 1.33e-09 s                  ; 1.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.09 V             ; -0.0127 V          ; 0.088 V                             ; 0.179 V                             ; 1.33e-09 s                 ; 1.36e-09 s                 ; Yes                       ; Yes                       ;
; sdRamAddr[5]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.09 V              ; -0.0127 V           ; 0.088 V                              ; 0.179 V                              ; 1.33e-09 s                  ; 1.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.09 V             ; -0.0127 V          ; 0.088 V                             ; 0.179 V                             ; 1.33e-09 s                 ; 1.36e-09 s                 ; Yes                       ; Yes                       ;
; sdRamAddr[6]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.09 V              ; -0.0106 V           ; 0.096 V                              ; 0.184 V                              ; 1.76e-09 s                  ; 1.78e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.09 V             ; -0.0106 V          ; 0.096 V                             ; 0.184 V                             ; 1.76e-09 s                 ; 1.78e-09 s                 ; Yes                       ; Yes                       ;
; sdRamAddr[7]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.09 V              ; -0.0106 V           ; 0.096 V                              ; 0.184 V                              ; 1.76e-09 s                  ; 1.78e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.09 V             ; -0.0106 V          ; 0.096 V                             ; 0.184 V                             ; 1.76e-09 s                 ; 1.78e-09 s                 ; Yes                       ; Yes                       ;
; sdRamAddr[8]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; sdRamAddr[9]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; sdRamAddr[10]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.09 V              ; -0.0106 V           ; 0.096 V                              ; 0.184 V                              ; 1.76e-09 s                  ; 1.78e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.09 V             ; -0.0106 V          ; 0.096 V                             ; 0.184 V                             ; 1.76e-09 s                 ; 1.78e-09 s                 ; Yes                       ; Yes                       ;
; sdRamAddr[11]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0014 V           ; 0.072 V                              ; 0.164 V                              ; 7.32e-09 s                  ; 7.62e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0014 V          ; 0.072 V                             ; 0.164 V                             ; 7.32e-09 s                 ; 7.62e-09 s                 ; Yes                       ; Yes                       ;
; sdRamAddr[12]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; sdRamAddr[13]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.09 V              ; -0.0106 V           ; 0.096 V                              ; 0.184 V                              ; 1.76e-09 s                  ; 1.78e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.09 V             ; -0.0106 V          ; 0.096 V                             ; 0.184 V                             ; 1.76e-09 s                 ; 1.78e-09 s                 ; Yes                       ; Yes                       ;
; sdRamAddr[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; io_extSRamData[0]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.09 V              ; -0.0106 V           ; 0.096 V                              ; 0.184 V                              ; 1.76e-09 s                  ; 1.78e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.09 V             ; -0.0106 V          ; 0.096 V                             ; 0.184 V                             ; 1.76e-09 s                 ; 1.78e-09 s                 ; Yes                       ; Yes                       ;
; io_extSRamData[1]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.09 V              ; -0.0106 V           ; 0.096 V                              ; 0.184 V                              ; 1.76e-09 s                  ; 1.78e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.09 V             ; -0.0106 V          ; 0.096 V                             ; 0.184 V                             ; 1.76e-09 s                 ; 1.78e-09 s                 ; Yes                       ; Yes                       ;
; io_extSRamData[2]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.09 V              ; -0.0106 V           ; 0.096 V                              ; 0.184 V                              ; 1.76e-09 s                  ; 1.78e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.09 V             ; -0.0106 V          ; 0.096 V                             ; 0.184 V                             ; 1.76e-09 s                 ; 1.78e-09 s                 ; Yes                       ; Yes                       ;
; io_extSRamData[3]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; io_extSRamData[4]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.09 V              ; -0.0106 V           ; 0.096 V                              ; 0.184 V                              ; 1.76e-09 s                  ; 1.78e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.09 V             ; -0.0106 V          ; 0.096 V                             ; 0.184 V                             ; 1.76e-09 s                 ; 1.78e-09 s                 ; Yes                       ; Yes                       ;
; io_extSRamData[5]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.09 V              ; -0.0106 V           ; 0.096 V                              ; 0.184 V                              ; 1.76e-09 s                  ; 1.78e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.09 V             ; -0.0106 V          ; 0.096 V                             ; 0.184 V                             ; 1.76e-09 s                 ; 1.78e-09 s                 ; Yes                       ; Yes                       ;
; io_extSRamData[6]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.09 V              ; -0.0106 V           ; 0.096 V                              ; 0.184 V                              ; 1.76e-09 s                  ; 1.78e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.09 V             ; -0.0106 V          ; 0.096 V                             ; 0.184 V                             ; 1.76e-09 s                 ; 1.78e-09 s                 ; Yes                       ; Yes                       ;
; io_extSRamData[7]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.09 V              ; -0.0106 V           ; 0.096 V                              ; 0.184 V                              ; 1.76e-09 s                  ; 1.78e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.09 V             ; -0.0106 V          ; 0.096 V                             ; 0.184 V                             ; 1.76e-09 s                 ; 1.78e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-07 V                   ; 3.13 V              ; -0.0413 V           ; 0.178 V                              ; 0.078 V                              ; 4.81e-10 s                  ; 4.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.58e-07 V                  ; 3.13 V             ; -0.0413 V          ; 0.178 V                             ; 0.078 V                             ; 4.81e-10 s                 ; 4.67e-10 s                 ; Yes                       ; Yes                       ;
+-----------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                   ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; o_txd                 ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; o_rts                 ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; o_Vid_Red[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; o_Vid_Red[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; o_Vid_Grn[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; o_Vid_Grn[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; o_Vid_Blu[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; o_Vid_Blu[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; o_Vid_hSync           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; o_Vid_vSync           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; sdCS                  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; sdMOSI                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; sdSCLK                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; driveLED              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; io_extSRamAddress[0]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.5 V               ; -0.041 V            ; 0.29 V                               ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.5 V              ; -0.041 V           ; 0.29 V                              ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; io_extSRamAddress[1]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.5 V               ; -0.041 V            ; 0.29 V                               ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.5 V              ; -0.041 V           ; 0.29 V                              ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; io_extSRamAddress[2]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.5 V               ; -0.041 V            ; 0.29 V                               ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.5 V              ; -0.041 V           ; 0.29 V                              ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; io_extSRamAddress[3]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.5 V               ; -0.041 V            ; 0.29 V                               ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.5 V              ; -0.041 V           ; 0.29 V                              ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; io_extSRamAddress[4]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.5 V               ; -0.041 V            ; 0.29 V                               ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.5 V              ; -0.041 V           ; 0.29 V                              ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; io_extSRamAddress[5]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.5 V               ; -0.041 V            ; 0.29 V                               ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.5 V              ; -0.041 V           ; 0.29 V                              ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; io_extSRamAddress[6]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.5 V               ; -0.041 V            ; 0.29 V                               ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.5 V              ; -0.041 V           ; 0.29 V                              ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; io_extSRamAddress[7]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.5 V               ; -0.041 V            ; 0.29 V                               ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.5 V              ; -0.041 V           ; 0.29 V                              ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; io_extSRamAddress[8]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.5 V               ; -0.041 V            ; 0.29 V                               ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.5 V              ; -0.041 V           ; 0.29 V                              ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; io_extSRamAddress[9]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; io_extSRamAddress[10] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; io_extSRamAddress[11] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; io_extSRamAddress[12] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; io_extSRamAddress[13] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; io_extSRamAddress[14] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; io_extSRamAddress[15] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; io_extSRamAddress[16] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; io_extSRamAddress[17] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; io_extSRamAddress[18] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; io_extSRamAddress[19] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; io_n_extSRamWE        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; io_n_extSRamCS        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.5 V               ; -0.041 V            ; 0.29 V                               ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.5 V              ; -0.041 V           ; 0.29 V                              ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; io_n_extSRamOE        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.5 V               ; -0.041 V            ; 0.29 V                               ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.5 V              ; -0.041 V           ; 0.29 V                              ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; n_sdRamCas            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; n_sdRamRas            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; n_sdRamWe             ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; n_sdRamCe             ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; sdRamClk              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; sdRamClkEn            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[0]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.5 V               ; -0.041 V            ; 0.29 V                               ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.5 V              ; -0.041 V           ; 0.29 V                              ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; sdRamAddr[1]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.5 V               ; -0.041 V            ; 0.29 V                               ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.5 V              ; -0.041 V           ; 0.29 V                              ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; sdRamAddr[2]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.5 V               ; -0.041 V            ; 0.29 V                               ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.5 V              ; -0.041 V           ; 0.29 V                              ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; sdRamAddr[3]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.5 V               ; -0.041 V            ; 0.29 V                               ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.5 V              ; -0.041 V           ; 0.29 V                              ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; sdRamAddr[4]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.51 V              ; -0.0513 V           ; 0.246 V                              ; 0.327 V                              ; 8.76e-10 s                  ; 8.99e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.51 V             ; -0.0513 V          ; 0.246 V                             ; 0.327 V                             ; 8.76e-10 s                 ; 8.99e-10 s                 ; No                        ; No                        ;
; sdRamAddr[5]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.51 V              ; -0.0513 V           ; 0.246 V                              ; 0.327 V                              ; 8.76e-10 s                  ; 8.99e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.51 V             ; -0.0513 V          ; 0.246 V                             ; 0.327 V                             ; 8.76e-10 s                 ; 8.99e-10 s                 ; No                        ; No                        ;
; sdRamAddr[6]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.5 V               ; -0.041 V            ; 0.29 V                               ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.5 V              ; -0.041 V           ; 0.29 V                              ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; sdRamAddr[7]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.5 V               ; -0.041 V            ; 0.29 V                               ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.5 V              ; -0.041 V           ; 0.29 V                              ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; sdRamAddr[8]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[9]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[10]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.5 V               ; -0.041 V            ; 0.29 V                               ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.5 V              ; -0.041 V           ; 0.29 V                              ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; sdRamAddr[11]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.47 V              ; -0.00753 V          ; 0.323 V                              ; 0.336 V                              ; 4.77e-09 s                  ; 5.18e-09 s                  ; Yes                        ; No                         ; 3.46 V                      ; 3.12e-07 V                  ; 3.47 V             ; -0.00753 V         ; 0.323 V                             ; 0.336 V                             ; 4.77e-09 s                 ; 5.18e-09 s                 ; Yes                       ; No                        ;
; sdRamAddr[12]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[13]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.5 V               ; -0.041 V            ; 0.29 V                               ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.5 V              ; -0.041 V           ; 0.29 V                              ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; sdRamAddr[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; io_extSRamData[0]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.5 V               ; -0.041 V            ; 0.29 V                               ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.5 V              ; -0.041 V           ; 0.29 V                              ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; io_extSRamData[1]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.5 V               ; -0.041 V            ; 0.29 V                               ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.5 V              ; -0.041 V           ; 0.29 V                              ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; io_extSRamData[2]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.5 V               ; -0.041 V            ; 0.29 V                               ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.5 V              ; -0.041 V           ; 0.29 V                              ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; io_extSRamData[3]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; io_extSRamData[4]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.5 V               ; -0.041 V            ; 0.29 V                               ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.5 V              ; -0.041 V           ; 0.29 V                              ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; io_extSRamData[5]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.5 V               ; -0.041 V            ; 0.29 V                               ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.5 V              ; -0.041 V           ; 0.29 V                              ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; io_extSRamData[6]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.5 V               ; -0.041 V            ; 0.29 V                               ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.5 V              ; -0.041 V           ; 0.29 V                              ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; io_extSRamData[7]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.5 V               ; -0.041 V            ; 0.29 V                               ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.5 V              ; -0.041 V           ; 0.29 V                              ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.59e-08 V                   ; 3.58 V              ; -0.0705 V           ; 0.234 V                              ; 0.091 V                              ; 2.93e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 3.46 V                      ; 6.59e-08 V                  ; 3.58 V             ; -0.0705 V          ; 0.234 V                             ; 0.091 V                             ; 2.93e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
+-----------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                               ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; From Clock                                      ; To Clock                                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 3707     ; 0        ; 0        ; 0        ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 1510650  ; 108      ; 277      ; 174      ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 1746     ; 0        ; 78       ; 0        ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 13532    ; 105      ; 0        ; 0        ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 2399     ; 0        ; 0        ; 0        ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; From Clock                                      ; To Clock                                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 3707     ; 0        ; 0        ; 0        ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 1510650  ; 108      ; 277      ; 174      ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 1746     ; 0        ; 78       ; 0        ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 13532    ; 105      ; 0        ; 0        ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 2399     ; 0        ; 0        ; 0        ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                            ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; From Clock                                      ; To Clock                                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0        ; 0        ; 7        ; 0        ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 33       ; 0        ; 0        ; 0        ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                             ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; From Clock                                      ; To Clock                                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0        ; 0        ; 7        ; 0        ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 33       ; 0        ; 0        ; 0        ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 5     ; 5    ;
; Unconstrained Input Port Paths  ; 205   ; 205  ;
; Unconstrained Output Ports      ; 9     ; 9    ;
; Unconstrained Output Port Paths ; 9     ; 9    ;
+---------------------------------+-------+------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                        ;
+-------------------------------------------------+-------------------------------------------------+-----------+-------------+
; Target                                          ; Clock                                           ; Type      ; Status      ;
+-------------------------------------------------+-------------------------------------------------+-----------+-------------+
; i_clk                                           ; i_clk                                           ; Base      ; Constrained ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; Generated ; Constrained ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; Generated ; Constrained ;
+-------------------------------------------------+-------------------------------------------------+-----------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; i_cts      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_n_reset  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_ps2Clk   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_ps2Data  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_rxd      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                           ;
+--------------+---------------------------------------------------------------------------------------+
; Output Port  ; Comment                                                                               ;
+--------------+---------------------------------------------------------------------------------------+
; o_Vid_Blu[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_Vid_Blu[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_Vid_Grn[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_Vid_Grn[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_Vid_Red[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_Vid_Red[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_Vid_hSync  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_Vid_vSync  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_rts        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; i_cts      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_n_reset  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_ps2Clk   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_ps2Data  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_rxd      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                           ;
+--------------+---------------------------------------------------------------------------------------+
; Output Port  ; Comment                                                                               ;
+--------------+---------------------------------------------------------------------------------------+
; o_Vid_Blu[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_Vid_Blu[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_Vid_Grn[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_Vid_Grn[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_Vid_Red[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_Vid_Red[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_Vid_hSync  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_Vid_vSync  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_rts        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Sun Jan 10 15:54:17 2021
Info: Command: quartus_sta uk101 -c uk101
Info: qsta_default_script.tcl version: #1
Info (20032): Parallel compilation is enabled and will use up to 4 processors
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): The Timing Analyzer is analyzing 8 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'uk101.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name i_clk i_clk
    Info (332110): create_generated_clock -source {pll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 10 -multiply_by 13 -duty_cycle 50.00 -name {pll|altpll_component|auto_generated|pll1|clk[0]} {pll|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {pll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 50 -duty_cycle 50.00 -name {pll|altpll_component|auto_generated|pll1|clk[1]} {pll|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {pll|altpll_component|auto_generated|pll1|inclk[0]} -duty_cycle 50.00 -name {pll|altpll_component|auto_generated|pll1|clk[2]} {pll|altpll_component|auto_generated|pll1|clk[2]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 2.350
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.350               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     3.594               0.000 pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     8.142               0.000 pll|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case hold slack is 0.429
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.429               0.000 pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.454               0.000 pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.455               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is 13.296
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    13.296               0.000 pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    17.232               0.000 pll|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case removal slack is 1.376
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.376               0.000 pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     2.413               0.000 pll|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case minimum pulse width slack is 7.392
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     7.392               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.698               0.000 pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     9.856               0.000 i_clk 
    Info (332119):   499.619               0.000 pll|altpll_component|auto_generated|pll1|clk[1] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 3.161
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.161               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     4.552               0.000 pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     8.827               0.000 pll|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case hold slack is 0.402
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.402               0.000 pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.403               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.403               0.000 pll|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case recovery slack is 13.626
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    13.626               0.000 pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    17.251               0.000 pll|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case removal slack is 1.144
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.144               0.000 pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     2.171               0.000 pll|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case minimum pulse width slack is 7.389
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     7.389               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.698               0.000 pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     9.846               0.000 i_clk 
    Info (332119):   499.534               0.000 pll|altpll_component|auto_generated|pll1|clk[1] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 9.884
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.884               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    13.124               0.000 pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    14.789               0.000 pll|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case hold slack is 0.158
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.158               0.000 pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.187               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.187               0.000 pll|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case recovery slack is 16.667
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    16.667               0.000 pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    18.433               0.000 pll|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case removal slack is 0.564
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.564               0.000 pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     1.041               0.000 pll|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case minimum pulse width slack is 7.442
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     7.442               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.412               0.000 i_clk 
    Info (332119):     9.746               0.000 pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):   499.694               0.000 pll|altpll_component|auto_generated|pll1|clk[1] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 4841 megabytes
    Info: Processing ended: Sun Jan 10 15:54:23 2021
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:07


