module test;
reg a,b
wire y;
or_gate uut(a, b, y);
	
	initial begin
	$dumpfile("wave.vcd");
	$dumpvars(0, test);

	a = 0; b = 0;
	#10 a = 0; b = 1;
	#10 a = 1; b = 0;
	#10 a = 1; b = 1;

	#10 $finish;
end
endmodule

