// Seed: 2227269843
module module_0 #(
    parameter id_16 = 32'd12
) (
    input tri id_0,
    input supply0 id_1,
    output wire id_2,
    output supply1 id_3,
    output tri0 id_4,
    output wor id_5,
    output wand id_6,
    output supply0 id_7,
    output supply0 id_8,
    output supply0 id_9,
    output uwire id_10,
    output wand id_11,
    input tri id_12,
    input uwire id_13
);
  wire id_15 = 1;
  wire _id_16, id_17;
  wire id_18;
  assign module_1.id_2 = 0;
  logic id_19 = 1 / -1;
  logic [-1 : id_16] id_20;
  logic id_21;
  timeprecision 1ps;
endmodule
module module_1 #(
    parameter id_0 = 32'd22
) (
    input tri1 _id_0,
    output supply1 id_1,
    input tri1 id_2,
    output logic id_3,
    output logic id_4,
    input tri id_5,
    input wand id_6
);
  always @(*) $clog2(77);
  ;
  module_0 modCall_1 (
      id_2,
      id_6,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_2,
      id_2
  );
  initial begin : LABEL_0
    id_3 <= -1;
    if (-1)
      if (1) begin : LABEL_1
        id_4 <= 1;
      end
  end
  logic [1 : ~  id_0] id_8;
  ;
endmodule
