Analysis & Synthesis report for rvcore32
Sat Oct 29 23:28:24 2022
Quartus Prime Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. User-Specified and Inferred Latches
 11. General Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Source assignments for rom:u0|altsyncram:altsyncram_component|altsyncram_9n24:auto_generated
 14. Parameter Settings for User Entity Instance: rom:u0|altsyncram:altsyncram_component
 15. altsyncram Parameter Settings by Entity Instance
 16. Post-Synthesis Netlist Statistics for Top Partition
 17. Elapsed Time Per Partition
 18. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2021  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Oct 29 23:28:24 2022       ;
; Quartus Prime Version              ; 21.1.0 Build 842 10/21/2021 SJ Lite Edition ;
; Revision Name                      ; rvcore32                                    ;
; Top-level Entity Name              ; memory_interface_1                          ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 125                                         ;
;     Total combinational functions  ; 124                                         ;
;     Dedicated logic registers      ; 38                                          ;
; Total registers                    ; 38                                          ;
; Total pins                         ; 51                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 131,072                                     ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                            ; memory_interface_1 ; rvcore32           ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Maximum processors allowed for parallel compilation              ; All                ;                    ;
; VHDL Show LMF Mapping Messages                                   ; Off                ;                    ;
; VHDL Version                                                     ; VHDL_2008          ; VHDL_1993          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                 ;
+-----------------------------------+-----------------+----------------------------------------+-----------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path  ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                                  ; Library ;
+-----------------------------------+-----------------+----------------------------------------+-----------------------------------------------------------------------------------------------+---------+
; components/memory_interface_1.vhd ; yes             ; User VHDL File                         ; /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/memory_interface_1.vhd ;         ;
; components/rom/rom.vhd            ; yes             ; User Wizard-Generated File             ; /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/rom/rom.vhd            ;         ;
; altsyncram.tdf                    ; yes             ; Megafunction                           ; /home/mj/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf                   ;         ;
; stratix_ram_block.inc             ; yes             ; Megafunction                           ; /home/mj/intelFPGA_lite/21.1/quartus/libraries/megafunctions/stratix_ram_block.inc            ;         ;
; lpm_mux.inc                       ; yes             ; Megafunction                           ; /home/mj/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mux.inc                      ;         ;
; lpm_decode.inc                    ; yes             ; Megafunction                           ; /home/mj/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_decode.inc                   ;         ;
; aglobal211.inc                    ; yes             ; Megafunction                           ; /home/mj/intelFPGA_lite/21.1/quartus/libraries/megafunctions/aglobal211.inc                   ;         ;
; a_rdenreg.inc                     ; yes             ; Megafunction                           ; /home/mj/intelFPGA_lite/21.1/quartus/libraries/megafunctions/a_rdenreg.inc                    ;         ;
; altrom.inc                        ; yes             ; Megafunction                           ; /home/mj/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altrom.inc                       ;         ;
; altram.inc                        ; yes             ; Megafunction                           ; /home/mj/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altram.inc                       ;         ;
; altdpram.inc                      ; yes             ; Megafunction                           ; /home/mj/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altdpram.inc                     ;         ;
; db/altsyncram_9n24.tdf            ; yes             ; Auto-Generated Megafunction            ; /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/db/altsyncram_9n24.tdf            ;         ;
; memory_files/test1.mif            ; yes             ; Auto-Found Memory Initialization File  ; /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/memory_files/test1.mif            ;         ;
; db/mux_p1b.tdf                    ; yes             ; Auto-Generated Megafunction            ; /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/db/mux_p1b.tdf                    ;         ;
+-----------------------------------+-----------------+----------------------------------------+-----------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 125       ;
;                                             ;           ;
; Total combinational functions               ; 124       ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 65        ;
;     -- 3 input functions                    ; 17        ;
;     -- <=2 input functions                  ; 42        ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 86        ;
;     -- arithmetic mode                      ; 38        ;
;                                             ;           ;
; Total registers                             ; 38        ;
;     -- Dedicated logic registers            ; 38        ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 51        ;
; Total memory bits                           ; 131072    ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 54        ;
; Total fan-out                               ; 847       ;
; Average fan-out                             ; 3.02      ;
+---------------------------------------------+-----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                         ;
+-------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------------------------------------------------------------------------+--------------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                    ; Entity Name        ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------------------------------------------------------------------------+--------------------+--------------+
; |memory_interface_1                       ; 124 (115)           ; 38 (36)                   ; 131072      ; 0          ; 0            ; 0       ; 0         ; 51   ; 0            ; 0          ; |memory_interface_1                                                                                    ; memory_interface_1 ; work         ;
;    |rom:u0|                               ; 9 (0)               ; 2 (0)                     ; 131072      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |memory_interface_1|rom:u0                                                                             ; rom                ; work         ;
;       |altsyncram:altsyncram_component|   ; 9 (0)               ; 2 (0)                     ; 131072      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |memory_interface_1|rom:u0|altsyncram:altsyncram_component                                             ; altsyncram         ; work         ;
;          |altsyncram_9n24:auto_generated| ; 9 (1)               ; 2 (2)                     ; 131072      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |memory_interface_1|rom:u0|altsyncram:altsyncram_component|altsyncram_9n24:auto_generated              ; altsyncram_9n24    ; work         ;
;             |mux_p1b:mux2|                ; 8 (8)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |memory_interface_1|rom:u0|altsyncram:altsyncram_component|altsyncram_9n24:auto_generated|mux_p1b:mux2 ; mux_p1b            ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------------------------------------------------------------------------+--------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+--------+------------------------------------------------------------------------------------+
; Name                                                                             ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                                                                                ;
+----------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+--------+------------------------------------------------------------------------------------+
; rom:u0|altsyncram:altsyncram_component|altsyncram_9n24:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 16384        ; 8            ; --           ; --           ; 131072 ; /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/memory_files/test1.mif ;
+----------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+--------+------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                               ;
+--------+--------------+---------+--------------+--------------+----------------------------+------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance            ; IP Include File        ;
+--------+--------------+---------+--------------+--------------+----------------------------+------------------------+
; Altera ; ROM: 1-PORT  ; 21.1    ; N/A          ; N/A          ; |memory_interface_1|rom:u0 ; components/rom/rom.vhd ;
+--------+--------------+---------+--------------+--------------+----------------------------+------------------------+


+----------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                ;
+-----------------------------------------------------+---------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal ; Free of Timing Hazards ;
+-----------------------------------------------------+---------------------+------------------------+
; read_data_i[0]                                      ; Equal1              ; yes                    ;
; read_data_i[1]                                      ; Equal1              ; yes                    ;
; read_data_i[2]                                      ; Equal1              ; yes                    ;
; read_data_i[3]                                      ; Equal1              ; yes                    ;
; read_data_i[4]                                      ; Equal1              ; yes                    ;
; read_data_i[5]                                      ; Equal1              ; yes                    ;
; read_data_i[6]                                      ; Equal1              ; yes                    ;
; read_data_i[7]                                      ; Equal1              ; yes                    ;
; read_data_i[8]                                      ; Equal1              ; yes                    ;
; read_data_i[9]                                      ; Equal1              ; yes                    ;
; read_data_i[10]                                     ; Equal1              ; yes                    ;
; read_data_i[11]                                     ; Equal1              ; yes                    ;
; read_data_i[12]                                     ; Equal1              ; yes                    ;
; read_data_i[13]                                     ; Equal1              ; yes                    ;
; read_data_i[14]                                     ; Equal1              ; yes                    ;
; read_data_i[15]                                     ; Equal1              ; yes                    ;
; read_data_i[16]                                     ; Equal1              ; yes                    ;
; read_data_i[17]                                     ; Equal1              ; yes                    ;
; read_data_i[18]                                     ; Equal1              ; yes                    ;
; read_data_i[19]                                     ; Equal1              ; yes                    ;
; read_data_i[20]                                     ; Equal1              ; yes                    ;
; read_data_i[21]                                     ; Equal1              ; yes                    ;
; read_data_i[22]                                     ; Equal1              ; yes                    ;
; read_data_i[23]                                     ; Equal1              ; yes                    ;
; Number of user-specified and inferred latches = 24  ;                     ;                        ;
+-----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 38    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 1     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 37    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------+
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |memory_interface_1|cycle_i[2]         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |memory_interface_1|read_data[24]~reg0 ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |memory_interface_1|Mux8               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for rom:u0|altsyncram:altsyncram_component|altsyncram_9n24:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------+
; Assignment                      ; Value              ; From ; To                             ;
+---------------------------------+--------------------+------+--------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                              ;
+---------------------------------+--------------------+------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rom:u0|altsyncram:altsyncram_component                                                      ;
+------------------------------------+------------------------------------------------------------------------------------+----------------+
; Parameter Name                     ; Value                                                                              ; Type           ;
+------------------------------------+------------------------------------------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                                                                  ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                                                                 ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                                                ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                                                                 ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                                                ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                                                                  ; Untyped        ;
; OPERATION_MODE                     ; ROM                                                                                ; Untyped        ;
; WIDTH_A                            ; 8                                                                                  ; Signed Integer ;
; WIDTHAD_A                          ; 14                                                                                 ; Signed Integer ;
; NUMWORDS_A                         ; 16384                                                                              ; Signed Integer ;
; OUTDATA_REG_A                      ; CLOCK0                                                                             ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                                                               ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                                                               ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                                                               ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                                                               ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                                                               ; Untyped        ;
; WIDTH_B                            ; 1                                                                                  ; Signed Integer ;
; WIDTHAD_B                          ; 1                                                                                  ; Signed Integer ;
; NUMWORDS_B                         ; 0                                                                                  ; Signed Integer ;
; INDATA_REG_B                       ; CLOCK1                                                                             ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                                             ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                                                             ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                                                             ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                                                       ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                                                             ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                                                               ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                                                               ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                                                               ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                                                               ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                                                               ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                                                               ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                                                                  ; Signed Integer ;
; WIDTH_BYTEENA_B                    ; 1                                                                                  ; Signed Integer ;
; RAM_BLOCK_TYPE                     ; AUTO                                                                               ; Untyped        ;
; BYTE_SIZE                          ; 8                                                                                  ; Signed Integer ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                          ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                                               ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                                               ; Untyped        ;
; INIT_FILE                          ; /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/memory_files/test1.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                                             ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                                                                  ; Signed Integer ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                                             ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                                             ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                                             ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                                             ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                                                    ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                                                    ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                                                              ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                                              ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                                                                  ; Signed Integer ;
; DEVICE_FAMILY                      ; MAX 10                                                                             ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_9n24                                                                    ; Untyped        ;
+------------------------------------+------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                   ;
+-------------------------------------------+----------------------------------------+
; Name                                      ; Value                                  ;
+-------------------------------------------+----------------------------------------+
; Number of entity instances                ; 1                                      ;
; Entity Instance                           ; rom:u0|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                    ;
;     -- WIDTH_A                            ; 8                                      ;
;     -- NUMWORDS_A                         ; 16384                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                 ;
;     -- WIDTH_B                            ; 1                                      ;
;     -- NUMWORDS_B                         ; 0                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                              ;
+-------------------------------------------+----------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 51                          ;
; cycloneiii_ff         ; 38                          ;
;     CLR               ; 1                           ;
;     ENA               ; 37                          ;
; cycloneiii_lcell_comb ; 125                         ;
;     arith             ; 38                          ;
;         2 data inputs ; 38                          ;
;     normal            ; 87                          ;
;         1 data inputs ; 4                           ;
;         2 data inputs ; 1                           ;
;         3 data inputs ; 17                          ;
;         4 data inputs ; 65                          ;
; cycloneiii_ram_block  ; 16                          ;
;                       ;                             ;
; Max LUT depth         ; 4.30                        ;
; Average LUT depth     ; 2.44                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition
    Info: Processing started: Sat Oct 29 23:28:08 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off rvcore32 -c rvcore32
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file components/control_unit.vhd
    Info (12022): Found design unit 1: control_unit-rtl File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/control_unit.vhd Line: 27
    Info (12023): Found entity 1: control_unit File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/control_unit.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file components/main.vhd
    Info (12022): Found design unit 1: main-rtl File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd Line: 15
    Info (12023): Found entity 1: main File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file components/memory_interface.vhd
    Info (12022): Found design unit 1: memory_interface-rtl File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/memory_interface.vhd Line: 20
    Info (12023): Found entity 1: memory_interface File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/memory_interface.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file components/uut_alu.vhd
    Info (12022): Found design unit 1: uut_alu-rtl File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_alu.vhd Line: 40
    Info (12023): Found entity 1: uut_alu File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_alu.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file components/uut_decode.vhd
    Info (12022): Found design unit 1: uut_decode-rtl File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_decode.vhd Line: 37
    Info (12023): Found entity 1: uut_decode File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_decode.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file components/uut_fetch.vhd
    Info (12022): Found design unit 1: uut_fetch-rtl File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_fetch.vhd Line: 26
    Info (12023): Found entity 1: uut_fetch File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_fetch.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file components/uut_mem.vhd
    Info (12022): Found design unit 1: uut_mem-rtl File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_mem.vhd Line: 31
    Info (12023): Found entity 1: uut_mem File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_mem.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file components/uut_register.vhd
    Info (12022): Found design unit 1: uut_register-rtl File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_register.vhd Line: 32
    Info (12023): Found entity 1: uut_register File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_register.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file testbenches/memory_interface_tb.vhd
    Info (12022): Found design unit 1: memory_interface_tb-rtl File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/testbenches/memory_interface_tb.vhd Line: 8
    Info (12023): Found entity 1: memory_interface_tb File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/testbenches/memory_interface_tb.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file components/ram/ram.vhd
    Info (12022): Found design unit 1: ram-SYN File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/ram/ram.vhd Line: 57
    Info (12023): Found entity 1: ram File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/ram/ram.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file components/memory_interface_1.vhd
    Info (12022): Found design unit 1: memory_interface_1-rtl File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/memory_interface_1.vhd Line: 17
    Info (12023): Found entity 1: memory_interface_1 File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/memory_interface_1.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file components/rom/rom.vhd
    Info (12022): Found design unit 1: rom-SYN File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/rom/rom.vhd Line: 55
    Info (12023): Found entity 1: rom File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/rom/rom.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file components/test.vhd
    Info (12022): Found design unit 1: test-rtl File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/test.vhd Line: 16
    Info (12023): Found entity 1: test File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/test.vhd Line: 9
Info (12021): Found 2 design units, including 0 entities, in source file components/registers.vhd
    Info (12022): Found design unit 1: registers File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/registers.vhd Line: 6
    Info (12022): Found design unit 2: registers-body File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/registers.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file testbenches/uut_fetch_tb.vhd
    Info (12022): Found design unit 1: uut_fetch_tb-rtl File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/testbenches/uut_fetch_tb.vhd Line: 8
    Info (12023): Found entity 1: uut_fetch_tb File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/testbenches/uut_fetch_tb.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file testbenches/control_unit_tb.vhd
    Info (12022): Found design unit 1: control_unit_tb-rtl File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/testbenches/control_unit_tb.vhd Line: 8
    Info (12023): Found entity 1: control_unit_tb File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/testbenches/control_unit_tb.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file testbenches/memory_interface_1_tb.vhd
    Info (12022): Found design unit 1: memory_interface_1_tb-rtl File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/testbenches/memory_interface_1_tb.vhd Line: 8
    Info (12023): Found entity 1: memory_interface_1_tb File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/testbenches/memory_interface_1_tb.vhd Line: 5
Info (12127): Elaborating entity "memory_interface_1" for the top level hierarchy
Warning (10631): VHDL Process Statement warning at memory_interface_1.vhd(143): inferring latch(es) for signal or variable "read_data_i", which holds its previous value in one or more paths through the process File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/memory_interface_1.vhd Line: 143
Info (10041): Inferred latch for "read_data_i[0]" at memory_interface_1.vhd(143) File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/memory_interface_1.vhd Line: 143
Info (10041): Inferred latch for "read_data_i[1]" at memory_interface_1.vhd(143) File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/memory_interface_1.vhd Line: 143
Info (10041): Inferred latch for "read_data_i[2]" at memory_interface_1.vhd(143) File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/memory_interface_1.vhd Line: 143
Info (10041): Inferred latch for "read_data_i[3]" at memory_interface_1.vhd(143) File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/memory_interface_1.vhd Line: 143
Info (10041): Inferred latch for "read_data_i[4]" at memory_interface_1.vhd(143) File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/memory_interface_1.vhd Line: 143
Info (10041): Inferred latch for "read_data_i[5]" at memory_interface_1.vhd(143) File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/memory_interface_1.vhd Line: 143
Info (10041): Inferred latch for "read_data_i[6]" at memory_interface_1.vhd(143) File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/memory_interface_1.vhd Line: 143
Info (10041): Inferred latch for "read_data_i[7]" at memory_interface_1.vhd(143) File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/memory_interface_1.vhd Line: 143
Info (10041): Inferred latch for "read_data_i[8]" at memory_interface_1.vhd(143) File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/memory_interface_1.vhd Line: 143
Info (10041): Inferred latch for "read_data_i[9]" at memory_interface_1.vhd(143) File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/memory_interface_1.vhd Line: 143
Info (10041): Inferred latch for "read_data_i[10]" at memory_interface_1.vhd(143) File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/memory_interface_1.vhd Line: 143
Info (10041): Inferred latch for "read_data_i[11]" at memory_interface_1.vhd(143) File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/memory_interface_1.vhd Line: 143
Info (10041): Inferred latch for "read_data_i[12]" at memory_interface_1.vhd(143) File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/memory_interface_1.vhd Line: 143
Info (10041): Inferred latch for "read_data_i[13]" at memory_interface_1.vhd(143) File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/memory_interface_1.vhd Line: 143
Info (10041): Inferred latch for "read_data_i[14]" at memory_interface_1.vhd(143) File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/memory_interface_1.vhd Line: 143
Info (10041): Inferred latch for "read_data_i[15]" at memory_interface_1.vhd(143) File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/memory_interface_1.vhd Line: 143
Info (10041): Inferred latch for "read_data_i[16]" at memory_interface_1.vhd(143) File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/memory_interface_1.vhd Line: 143
Info (10041): Inferred latch for "read_data_i[17]" at memory_interface_1.vhd(143) File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/memory_interface_1.vhd Line: 143
Info (10041): Inferred latch for "read_data_i[18]" at memory_interface_1.vhd(143) File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/memory_interface_1.vhd Line: 143
Info (10041): Inferred latch for "read_data_i[19]" at memory_interface_1.vhd(143) File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/memory_interface_1.vhd Line: 143
Info (10041): Inferred latch for "read_data_i[20]" at memory_interface_1.vhd(143) File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/memory_interface_1.vhd Line: 143
Info (10041): Inferred latch for "read_data_i[21]" at memory_interface_1.vhd(143) File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/memory_interface_1.vhd Line: 143
Info (10041): Inferred latch for "read_data_i[22]" at memory_interface_1.vhd(143) File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/memory_interface_1.vhd Line: 143
Info (10041): Inferred latch for "read_data_i[23]" at memory_interface_1.vhd(143) File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/memory_interface_1.vhd Line: 143
Info (12128): Elaborating entity "rom" for hierarchy "rom:u0" File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/memory_interface_1.vhd Line: 41
Info (12128): Elaborating entity "altsyncram" for hierarchy "rom:u0|altsyncram:altsyncram_component" File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/rom/rom.vhd Line: 62
Info (12130): Elaborated megafunction instantiation "rom:u0|altsyncram:altsyncram_component" File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/rom/rom.vhd Line: 62
Info (12133): Instantiated megafunction "rom:u0|altsyncram:altsyncram_component" with the following parameter: File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/rom/rom.vhd Line: 62
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/memory_files/test1.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_9n24.tdf
    Info (12023): Found entity 1: altsyncram_9n24 File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/db/altsyncram_9n24.tdf Line: 30
Info (12128): Elaborating entity "altsyncram_9n24" for hierarchy "rom:u0|altsyncram:altsyncram_component|altsyncram_9n24:auto_generated" File: /home/mj/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_p1b.tdf
    Info (12023): Found entity 1: mux_p1b File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/db/mux_p1b.tdf Line: 23
Info (12128): Elaborating entity "mux_p1b" for hierarchy "rom:u0|altsyncram:altsyncram_component|altsyncram_9n24:auto_generated|mux_p1b:mux2" File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/db/altsyncram_9n24.tdf Line: 41
Warning (13012): Latch read_data_i[0] has unsafe behavior File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/memory_interface_1.vhd Line: 143
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal cycle_i[2] File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/memory_interface_1.vhd Line: 48
Warning (13012): Latch read_data_i[1] has unsafe behavior File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/memory_interface_1.vhd Line: 143
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal cycle_i[2] File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/memory_interface_1.vhd Line: 48
Warning (13012): Latch read_data_i[2] has unsafe behavior File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/memory_interface_1.vhd Line: 143
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal cycle_i[2] File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/memory_interface_1.vhd Line: 48
Warning (13012): Latch read_data_i[3] has unsafe behavior File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/memory_interface_1.vhd Line: 143
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal cycle_i[2] File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/memory_interface_1.vhd Line: 48
Warning (13012): Latch read_data_i[4] has unsafe behavior File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/memory_interface_1.vhd Line: 143
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal cycle_i[2] File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/memory_interface_1.vhd Line: 48
Warning (13012): Latch read_data_i[5] has unsafe behavior File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/memory_interface_1.vhd Line: 143
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal cycle_i[2] File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/memory_interface_1.vhd Line: 48
Warning (13012): Latch read_data_i[6] has unsafe behavior File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/memory_interface_1.vhd Line: 143
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal cycle_i[2] File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/memory_interface_1.vhd Line: 48
Warning (13012): Latch read_data_i[7] has unsafe behavior File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/memory_interface_1.vhd Line: 143
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal cycle_i[2] File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/memory_interface_1.vhd Line: 48
Warning (13012): Latch read_data_i[8] has unsafe behavior File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/memory_interface_1.vhd Line: 143
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal cycle_i[2] File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/memory_interface_1.vhd Line: 48
Warning (13012): Latch read_data_i[9] has unsafe behavior File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/memory_interface_1.vhd Line: 143
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal cycle_i[2] File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/memory_interface_1.vhd Line: 48
Warning (13012): Latch read_data_i[10] has unsafe behavior File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/memory_interface_1.vhd Line: 143
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal cycle_i[2] File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/memory_interface_1.vhd Line: 48
Warning (13012): Latch read_data_i[11] has unsafe behavior File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/memory_interface_1.vhd Line: 143
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal cycle_i[2] File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/memory_interface_1.vhd Line: 48
Warning (13012): Latch read_data_i[12] has unsafe behavior File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/memory_interface_1.vhd Line: 143
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal cycle_i[2] File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/memory_interface_1.vhd Line: 48
Warning (13012): Latch read_data_i[13] has unsafe behavior File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/memory_interface_1.vhd Line: 143
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal cycle_i[2] File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/memory_interface_1.vhd Line: 48
Warning (13012): Latch read_data_i[14] has unsafe behavior File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/memory_interface_1.vhd Line: 143
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal cycle_i[2] File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/memory_interface_1.vhd Line: 48
Warning (13012): Latch read_data_i[15] has unsafe behavior File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/memory_interface_1.vhd Line: 143
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal cycle_i[2] File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/memory_interface_1.vhd Line: 48
Warning (13012): Latch read_data_i[16] has unsafe behavior File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/memory_interface_1.vhd Line: 143
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal cycle_i[2] File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/memory_interface_1.vhd Line: 48
Warning (13012): Latch read_data_i[17] has unsafe behavior File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/memory_interface_1.vhd Line: 143
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal cycle_i[2] File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/memory_interface_1.vhd Line: 48
Warning (13012): Latch read_data_i[18] has unsafe behavior File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/memory_interface_1.vhd Line: 143
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal cycle_i[2] File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/memory_interface_1.vhd Line: 48
Warning (13012): Latch read_data_i[19] has unsafe behavior File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/memory_interface_1.vhd Line: 143
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal cycle_i[2] File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/memory_interface_1.vhd Line: 48
Warning (13012): Latch read_data_i[20] has unsafe behavior File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/memory_interface_1.vhd Line: 143
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal cycle_i[2] File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/memory_interface_1.vhd Line: 48
Warning (13012): Latch read_data_i[21] has unsafe behavior File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/memory_interface_1.vhd Line: 143
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal cycle_i[2] File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/memory_interface_1.vhd Line: 48
Warning (13012): Latch read_data_i[22] has unsafe behavior File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/memory_interface_1.vhd Line: 143
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal cycle_i[2] File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/memory_interface_1.vhd Line: 48
Warning (13012): Latch read_data_i[23] has unsafe behavior File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/memory_interface_1.vhd Line: 143
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal cycle_i[2] File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/memory_interface_1.vhd Line: 48
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 217 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 17 input pins
    Info (21059): Implemented 34 output pins
    Info (21061): Implemented 150 logic cells
    Info (21064): Implemented 16 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 49 warnings
    Info: Peak virtual memory: 654 megabytes
    Info: Processing ended: Sat Oct 29 23:28:24 2022
    Info: Elapsed time: 00:00:16
    Info: Total CPU time (on all processors): 00:00:40


