abc command read data/library/mcnc.genlib
Entered genlib library with 23 gates from file "data/library/mcnc.genlib".
abc command read_blif data/su/c7552.blif
Line 21: Skipping line ".default_input_arrival 0.00 0.00 ".
Line 22: Skipping line ".default_output_required 0.00 0.00 ".
Line 23: Skipping line ".default_input_drive 0.10 0.10 ".
Line 24: Skipping line ".default_output_load 2.00 ".
Line 25: Skipping line ".default_max_input_load 999.00 ".
abc command print_stats
[1;37mc7552                         :[0m i/o =  207/  108  lat =    0  nd =  1125  edge =   2605  area =2756.00  delay =69.40  lev = 50
--------------- round 1 ---------------
seed = 3223437539
maxLevel = 2
n850 is replaced by n1011 with inverter with estimated error 0
error = 0
area = 2731
delay = 69.4
#gates = 1118
output circuit appNtk/c7552_1_0_2731_69.4.blif
time = 18911825 us
--------------- round 2 ---------------
seed = 1146667859
maxLevel = 2
n770 is replaced by zero with estimated error 4e-05
error = 4e-05
area = 2711
delay = 69.4
#gates = 1109
output circuit appNtk/c7552_2_4e-05_2711_69.4.blif
time = 35328268 us
--------------- round 3 ---------------
seed = 2897783489
maxLevel = 2
n772 is replaced by one with estimated error 4e-05
error = 4e-05
area = 2706
delay = 69.4
#gates = 1107
output circuit appNtk/c7552_3_4e-05_2706_69.4.blif
time = 51361361 us
--------------- round 4 ---------------
seed = 2174331849
maxLevel = 2
n695 is replaced by zero with estimated error 5e-05
error = 5e-05
area = 2699
delay = 69.4
#gates = 1104
output circuit appNtk/c7552_4_5e-05_2699_69.4.blif
time = 72189147 us
--------------- round 5 ---------------
seed = 3182104027
maxLevel = 2
n852 is replaced by one with estimated error 5e-05
error = 5e-05
area = 2697
delay = 69.4
#gates = 1103
output circuit appNtk/c7552_5_5e-05_2697_69.4.blif
time = 91933154 us
--------------- round 6 ---------------
seed = 2569125818
maxLevel = 2
n854 is replaced by n692 with estimated error 0.00015
error = 0.00015
area = 2690
delay = 69.4
#gates = 1100
output circuit appNtk/c7552_6_0.00015_2690_69.4.blif
time = 111490988 us
--------------- round 7 ---------------
seed = 3665443095
maxLevel = 2
n851 is replaced by n684 with estimated error 0.0002
error = 0.0002
area = 2687
delay = 69.4
#gates = 1098
output circuit appNtk/c7552_7_0.0002_2687_69.4.blif
time = 130062016 us
--------------- round 8 ---------------
seed = 2785342352
maxLevel = 2
n1169 is replaced by one with estimated error 0.00016
error = 0.00016
area = 2678
delay = 69.4
#gates = 1095
output circuit appNtk/c7552_8_0.00016_2678_69.4.blif
time = 150121078 us
--------------- round 9 ---------------
seed = 3248656330
maxLevel = 2
n825 is replaced by n435 with estimated error 0.00025
error = 0.00025
area = 2672
delay = 69.4
#gates = 1093
output circuit appNtk/c7552_9_0.00025_2672_69.4.blif
time = 169513034 us
--------------- round 10 ---------------
seed = 2101580841
maxLevel = 2
n827 is replaced by n779 with estimated error 0.00022
error = 0.00022
area = 2667
delay = 69.4
#gates = 1091
output circuit appNtk/c7552_10_0.00022_2667_69.4.blif
time = 189690575 us
--------------- round 11 ---------------
seed = 1243698126
maxLevel = 2
n855 is replaced by n681 with estimated error 0.00023
error = 0.00023
area = 2663
delay = 69.4
#gates = 1090
output circuit appNtk/c7552_11_0.00023_2663_69.4.blif
time = 208976621 us
--------------- round 12 ---------------
seed = 3288005961
maxLevel = 2
n822 is replaced by one with estimated error 0.00024
error = 0.00024
area = 2653
delay = 69.4
#gates = 1086
output circuit appNtk/c7552_12_0.00024_2653_69.4.blif
time = 228856946 us
--------------- round 13 ---------------
seed = 2560924838
maxLevel = 2
n1391 is replaced by n494 with estimated error 0.00027
error = 0.00027
area = 2650
delay = 69.4
#gates = 1084
output circuit appNtk/c7552_13_0.00027_2650_69.4.blif
time = 250374644 us
--------------- round 14 ---------------
seed = 1598680660
maxLevel = 2
n1335 is replaced by n1230 with estimated error 0.00037
error = 0.00037
area = 2647
delay = 69.4
#gates = 1082
output circuit appNtk/c7552_14_0.00037_2647_69.4.blif
time = 272230324 us
--------------- round 15 ---------------
seed = 2143830627
maxLevel = 2
n1136 is replaced by n1144 with estimated error 0.00037
error = 0.00037
area = 2644
delay = 69.4
#gates = 1081
output circuit appNtk/c7552_15_0.00037_2644_69.4.blif
time = 294427182 us
--------------- round 16 ---------------
seed = 397355599
maxLevel = 2
n1187 is replaced by n593 with estimated error 0.00041
error = 0.00041
area = 2642
delay = 69.4
#gates = 1080
output circuit appNtk/c7552_16_0.00041_2642_69.4.blif
time = 315878550 us
--------------- round 17 ---------------
seed = 4198651392
maxLevel = 2
n1188 is replaced by n1173 with estimated error 0.0003
error = 0.0003
area = 2640
delay = 69.4
#gates = 1079
output circuit appNtk/c7552_17_0.0003_2640_69.4.blif
time = 338157361 us
--------------- round 18 ---------------
seed = 128076053
maxLevel = 2
n1020 is replaced by n376 with estimated error 0.00028
error = 0.00028
area = 2638
delay = 69.4
#gates = 1078
output circuit appNtk/c7552_18_0.00028_2638_69.4.blif
time = 360263009 us
--------------- round 19 ---------------
seed = 2344442268
maxLevel = 2
n823 is replaced by zero with estimated error 0.00043
error = 0.00043
area = 2636
delay = 69.4
#gates = 1077
output circuit appNtk/c7552_19_0.00043_2636_69.4.blif
time = 383119473 us
--------------- round 20 ---------------
seed = 1444625042
maxLevel = 2
n819 is replaced by n398 with estimated error 0.00039
error = 0.00039
area = 2632
delay = 69.4
#gates = 1076
output circuit appNtk/c7552_20_0.00039_2632_69.4.blif
time = 404838462 us
--------------- round 21 ---------------
seed = 150772009
maxLevel = 2
n868 is replaced by n789 with inverter with estimated error 0.00041
error = 0.00041
area = 2631
delay = 69.4
#gates = 1076
output circuit appNtk/c7552_21_0.00041_2631_69.4.blif
time = 426910042 us
--------------- round 22 ---------------
seed = 1448767353
maxLevel = 2
n809 is replaced by n420 with estimated error 0.00066
error = 0.00066
area = 2628
delay = 69.4
#gates = 1075
output circuit appNtk/c7552_22_0.00066_2628_69.4.blif
time = 448446613 us
--------------- round 23 ---------------
seed = 3249192258
maxLevel = 2
n797 is replaced by n430 with estimated error 0.0008
error = 0.0008
area = 2626
delay = 69.4
#gates = 1074
output circuit appNtk/c7552_23_0.0008_2626_69.4.blif
time = 470728297 us
--------------- round 24 ---------------
seed = 1453767271
maxLevel = 2
n828 is replaced by n413 with estimated error 0.00091
error = 0.00091
area = 2623
delay = 69.4
#gates = 1073
output circuit appNtk/c7552_24_0.00091_2623_69.4.blif
time = 492740761 us
--------------- round 25 ---------------
seed = 2838631658
maxLevel = 2
n820 is replaced by one with estimated error 0.00065
error = 0.00065
area = 2620
delay = 69.4
#gates = 1072
output circuit appNtk/c7552_25_0.00065_2620_69.4.blif
time = 514445365 us
--------------- round 26 ---------------
seed = 3200502969
maxLevel = 2
n829 is replaced by n795 with estimated error 0.00088
error = 0.00088
area = 2613
delay = 69.4
#gates = 1070
output circuit appNtk/c7552_26_0.00088_2613_69.4.blif
time = 536274562 us
--------------- round 27 ---------------
seed = 1309742133
maxLevel = 2
n872 is replaced by n405 with estimated error 0.00098
error = 0.00098
area = 2606
delay = 69.4
#gates = 1067
output circuit appNtk/c7552_27_0.00098_2606_69.4.blif
time = 557506929 us
--------------- round 28 ---------------
seed = 2553728116
maxLevel = 2
n799 is replaced by n359 with estimated error 0.00093
error = 0.00093
area = 2601
delay = 69.4
#gates = 1065
output circuit appNtk/c7552_28_0.00093_2601_69.4.blif
time = 578715933 us
--------------- round 29 ---------------
seed = 4178806869
maxLevel = 2
n830 is replaced by n1444 with estimated error 0.00097
error = 0.00097
area = 2597
delay = 69.4
#gates = 1064
output circuit appNtk/c7552_29_0.00097_2597_69.4.blif
time = 598773416 us
--------------- round 30 ---------------
seed = 550551918
maxLevel = 2
n673 is replaced by zero with estimated error 0.00097
error = 0.00097
area = 2595
delay = 69.4
#gates = 1063
output circuit appNtk/c7552_30_0.00097_2595_69.4.blif
time = 620098271 us
--------------- round 31 ---------------
seed = 3964485020
maxLevel = 2
n1444 is replaced by zero with estimated error 0.00119
error = 0.00129
area = 2594
delay = 69.4
#gates = 1062
output circuit appNtk/c7552_31_0.00129_2594_69.4.blif
time = 640384637 us
--------------- round 32 ---------------
seed = 743265547
maxLevel = 2
n588 is replaced by n418 with estimated error 0.00088
error = 0.00088
area = 2593
delay = 65.9
#gates = 1061
output circuit appNtk/c7552_32_0.00088_2593_65.9.blif
time = 659451833 us
--------------- round 33 ---------------
seed = 181566523
maxLevel = 2
n1443 is replaced by zero with estimated error 0.00099
error = 0.00099
area = 2592
delay = 65.9
#gates = 1060
output circuit appNtk/c7552_33_0.00099_2592_65.9.blif
time = 677621104 us
--------------- round 34 ---------------
seed = 4055214601
maxLevel = 2
n1341 is replaced by n1330 with estimated error 0.00101
error = 0.00101
area = 2591
delay = 65.9
#gates = 1059
output circuit appNtk/c7552_34_0.00101_2591_65.9.blif
time = 695890376 us
--------------- round 35 ---------------
seed = 3550482918
maxLevel = 2
n1183 is replaced by n593 with estimated error 0.00098
error = 0.00098
area = 2590
delay = 65.9
#gates = 1058
output circuit appNtk/c7552_35_0.00098_2590_65.9.blif
time = 714400318 us
--------------- round 36 ---------------
seed = 3538137245
maxLevel = 2
n870 is replaced by n791 with estimated error 0.00097
error = 0.00097
area = 2583
delay = 65.9
#gates = 1056
output circuit appNtk/c7552_36_0.00097_2583_65.9.blif
time = 732656449 us
--------------- round 37 ---------------
seed = 1541577889
maxLevel = 2
n792 is replaced by n412 with estimated error 0.00128
error = 0.00128
area = 2580
delay = 65.9
#gates = 1055
output circuit appNtk/c7552_37_0.00128_2580_65.9.blif
time = 751059492 us
--------------- round 38 ---------------
seed = 3631519853
maxLevel = 2
n858 is replaced by n674 with estimated error 0.00124
error = 0.00124
area = 2570
delay = 65.9
#gates = 1051
output circuit appNtk/c7552_38_0.00124_2570_65.9.blif
time = 768982566 us
--------------- round 39 ---------------
seed = 2331796356
maxLevel = 2
n876 is replaced by n791 with estimated error 0.00199
error = 0.00199
area = 2559
delay = 65.9
#gates = 1047
output circuit appNtk/c7552_39_0.00199_2559_65.9.blif
time = 787086036 us
--------------- round 40 ---------------
seed = 4248161222
maxLevel = 2
n877 is replaced by n789 with estimated error 0.00295
error = 0.00295
area = 2542
delay = 65.9
#gates = 1041
output circuit appNtk/c7552_40_0.00295_2542_65.9.blif
time = 803318787 us
--------------- round 41 ---------------
seed = 2268093395
maxLevel = 2
n656 is replaced by n652 with estimated error 0.00796
error = 0.00796
area = 2536
delay = 65.9
#gates = 1039
output circuit appNtk/c7552_41_0.00796_2536_65.9.blif
time = 818870143 us
--------------- round 42 ---------------
seed = 2002335353
maxLevel = 2
exceed error bound
