{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1520622016139 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Power Analyzer Quartus Prime " "Running Quartus Prime Power Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1520622016140 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar  9 13:00:15 2018 " "Processing started: Fri Mar  9 13:00:15 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1520622016140 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Power Analyzer" 0 -1 1520622016140 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_pow --read_settings_files=off --write_settings_files=off xlr8_top -c xlr8_16MHz " "Command: quartus_pow --read_settings_files=off --write_settings_files=off xlr8_top -c xlr8_16MHz" {  } {  } 0 0 "Command: %1!s!" 0 0 "Power Analyzer" 0 -1 1520622016141 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Power Analyzer" 0 -1 1520622016472 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Power Analyzer" 0 -1 1520622016485 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Power Analyzer" 0 -1 1520622016486 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "xlr8_alorium_top " "Entity xlr8_alorium_top" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1520622017324 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1520622017324 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Power Analyzer" 0 -1 1520622017324 ""}
{ "Info" "ISTA_SDC_FOUND" "../../../XLR8Core/extras/rtl/ip/int_osc/int_osc/synthesis/submodules/altera_int_osc.sdc " "Reading SDC File: '../../../XLR8Core/extras/rtl/ip/int_osc/int_osc/synthesis/submodules/altera_int_osc.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Power Analyzer" 0 -1 1520622017405 ""}
{ "Info" "ISTA_SDC_FOUND" "../../../XLR8Core/extras/quartus/altera_modular_adc_control.sdc " "Reading SDC File: '../../../XLR8Core/extras/quartus/altera_modular_adc_control.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Power Analyzer" 0 -1 1520622017412 ""}
{ "Info" "ISTA_SDC_FOUND" "../../../XLR8Core/extras/quartus/altera_onchip_flash.sdc " "Reading SDC File: '../../../XLR8Core/extras/quartus/altera_onchip_flash.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Power Analyzer" 0 -1 1520622017507 ""}
{ "Info" "ISTA_SDC_FOUND" "../../../XLR8Core/extras/quartus/xlr8_top.sdc " "Reading SDC File: '../../../XLR8Core/extras/quartus/xlr8_top.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Power Analyzer" 0 -1 1520622017509 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 62.500 -waveform \{0.000 31.250\} -name Clock Clock " "create_clock -period 62.500 -waveform \{0.000 31.250\} -name Clock Clock" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1520622017512 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{clocks_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 8 -duty_cycle 50.00 -name \{clocks_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{clocks_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{clocks_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 8 -duty_cycle 50.00 -name \{clocks_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{clocks_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1520622017512 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 181.818 -name \{uc_top_wrp_vlog_inst\|flashload_inst\|flash_inst\|onchip_flash_0\|altera_onchip_flash_block\|ufm_block\|osc\} \{uc_top_wrp_vlog_inst\|flashload_inst\|flash_inst\|onchip_flash_0\|altera_onchip_flash_block\|ufm_block\|osc\} " "create_clock -period 181.818 -name \{uc_top_wrp_vlog_inst\|flashload_inst\|flash_inst\|onchip_flash_0\|altera_onchip_flash_block\|ufm_block\|osc\} \{uc_top_wrp_vlog_inst\|flashload_inst\|flash_inst\|onchip_flash_0\|altera_onchip_flash_block\|ufm_block\|osc\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1520622017512 ""}  } {  } 0 332110 "%1!s!" 0 0 "Power Analyzer" 0 -1 1520622017512 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Power Analyzer" 0 -1 1520622017514 ""}
{ "Warning" "0" "" "Setting false path on altera_onchip_flash_block\|drdout" {  } {  } 0 0 "Setting false path on altera_onchip_flash_block\|drdout" 0 0 "Power Analyzer" 0 0 1520622017520 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "../../../XLR8Build/extras/quartus/xlr8_top.sdc " "Synopsys Design Constraints File file not found: '../../../XLR8Build/extras/quartus/xlr8_top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Power Analyzer" 0 -1 1520622017531 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: uc_top_wrp_vlog_inst\|adc_inst\|max10adc_inst\|modular_adc_0\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_adc:adc_inst\|max10adc:max10adc_inst\|max10adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc " "From: uc_top_wrp_vlog_inst\|adc_inst\|max10adc_inst\|modular_adc_0\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_adc:adc_inst\|max10adc:max10adc_inst\|max10adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1520622017556 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Power Analyzer" 0 -1 1520622017556 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Power Analyzer" 0 -1 1520622017599 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Power Analyzer" 0 -1 1520622017599 ""}
{ "Warning" "WPUTIL_PUTIL_MULTIPLE_CLK_DOMAINS_FOUND_MAX_FREQ" "" "Relative toggle rates were calculated using fastest clock for nodes in multiple clock domains" { { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "xlr8_iomux328:iomux328_inst\|portb_dout\[0\]~7 " "Using fastest of multiple clock domains found for node \"xlr8_iomux328:iomux328_inst\|portb_dout\[0\]~7\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1520622017701 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|flash_se_neg_reg~0 " "Using fastest of multiple clock domains found for node \"xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|flash_se_neg_reg~0\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1520622017701 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector72~0 " "Using fastest of multiple clock domains found for node \"xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector72~0\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1520622017701 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector72~1 " "Using fastest of multiple clock domains found for node \"xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector72~1\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1520622017701 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector72~2 " "Using fastest of multiple clock domains found for node \"xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector72~2\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1520622017701 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector89~0 " "Using fastest of multiple clock domains found for node \"xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector89~0\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1520622017701 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector89~1 " "Using fastest of multiple clock domains found for node \"xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector89~1\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1520622017701 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|flash_seq_read_ardin\[10\]~1 " "Using fastest of multiple clock domains found for node \"xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|flash_seq_read_ardin\[10\]~1\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1520622017701 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector90~0 " "Using fastest of multiple clock domains found for node \"xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector90~0\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1520622017701 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector90~1 " "Using fastest of multiple clock domains found for node \"xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector90~1\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1520622017701 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector93~0 " "Using fastest of multiple clock domains found for node \"xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector93~0\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1520622017701 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector94~1 " "Using fastest of multiple clock domains found for node \"xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector94~1\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1520622017701 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector92~0 " "Using fastest of multiple clock domains found for node \"xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector92~0\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1520622017701 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector91~0 " "Using fastest of multiple clock domains found for node \"xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector91~0\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1520622017701 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector88~0 " "Using fastest of multiple clock domains found for node \"xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector88~0\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1520622017701 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector88~1 " "Using fastest of multiple clock domains found for node \"xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector88~1\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1520622017701 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector76~0 " "Using fastest of multiple clock domains found for node \"xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector76~0\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1520622017701 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|avr_ext_int:ext_int_inst\|pc_int_fl_set~0 " "Using fastest of multiple clock domains found for node \"xlr8_atmega328clone:uc_top_wrp_vlog_inst\|avr_ext_int:ext_int_inst\|pc_int_fl_set~0\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1520622017701 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|avr_ext_int:ext_int_inst\|WideOr0~0 " "Using fastest of multiple clock domains found for node \"xlr8_atmega328clone:uc_top_wrp_vlog_inst\|avr_ext_int:ext_int_inst\|WideOr0~0\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1520622017701 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|avr_ext_int:ext_int_inst\|WideOr0 " "Using fastest of multiple clock domains found for node \"xlr8_atmega328clone:uc_top_wrp_vlog_inst\|avr_ext_int:ext_int_inst\|WideOr0\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1520622017701 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|avr_timer1:tcnt1_inst\|icr_presync_trig~0 " "Using fastest of multiple clock domains found for node \"xlr8_atmega328clone:uc_top_wrp_vlog_inst\|avr_timer1:tcnt1_inst\|icr_presync_trig~0\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1520622017701 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector95~0 " "Using fastest of multiple clock domains found for node \"xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector95~0\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1520622017701 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector96~0 " "Using fastest of multiple clock domains found for node \"xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector96~0\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1520622017701 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector97~0 " "Using fastest of multiple clock domains found for node \"xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector97~0\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1520622017701 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector98~0 " "Using fastest of multiple clock domains found for node \"xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector98~0\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1520622017701 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector99~0 " "Using fastest of multiple clock domains found for node \"xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector99~0\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1520622017701 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector100~0 " "Using fastest of multiple clock domains found for node \"xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector100~0\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1520622017701 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector101~0 " "Using fastest of multiple clock domains found for node \"xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector101~0\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1520622017701 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector102~0 " "Using fastest of multiple clock domains found for node \"xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector102~0\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1520622017701 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector103~0 " "Using fastest of multiple clock domains found for node \"xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector103~0\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1520622017701 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector67~1 " "Using fastest of multiple clock domains found for node \"xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector67~1\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1520622017701 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|avr_timer1:tcnt1_inst\|icr_noise_canceled~1 " "Using fastest of multiple clock domains found for node \"xlr8_atmega328clone:uc_top_wrp_vlog_inst\|avr_timer1:tcnt1_inst\|icr_noise_canceled~1\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1520622017701 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector68~0 " "Using fastest of multiple clock domains found for node \"xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector68~0\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1520622017701 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector68~1 " "Using fastest of multiple clock domains found for node \"xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector68~1\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1520622017701 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "D8 " "Using fastest of multiple clock domains found for node \"D8\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1520622017701 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|flash_se_neg_reg~feeder " "Using fastest of multiple clock domains found for node \"xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|flash_se_neg_reg~feeder\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1520622017701 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|avr_port:pport_b_inst\|synch:Tn_sync\[0\]\|din_flop~feeder " "Using fastest of multiple clock domains found for node \"xlr8_atmega328clone:uc_top_wrp_vlog_inst\|avr_port:pport_b_inst\|synch:Tn_sync\[0\]\|din_flop~feeder\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1520622017701 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|avr_ext_int:ext_int_inst\|synch:pcint_resync_inst\[0\]\|din_flop~feeder " "Using fastest of multiple clock domains found for node \"xlr8_atmega328clone:uc_top_wrp_vlog_inst\|avr_ext_int:ext_int_inst\|synch:pcint_resync_inst\[0\]\|din_flop~feeder\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1520622017701 ""}  } {  } 0 222014 "Relative toggle rates were calculated using fastest clock for nodes in multiple clock domains" 0 0 "Power Analyzer" 0 -1 1520622017701 ""}
{ "Warning" "WPUTIL_PUTIL_NO_CLK_DOMAINS_FOUND" "" "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" {  } {  } 0 222013 "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" 0 0 "Power Analyzer" 0 -1 1520622017702 ""}
{ "Info" "IPATFAM_USING_ADVANCED_IO_POWER" "" "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" {  } {  } 0 218000 "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" 0 0 "Power Analyzer" 0 -1 1520622018076 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Power Analyzer" 0 -1 1520622018208 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Power Analyzer" 0 -1 1520622019834 ""}
{ "Info" "IPAN_AVG_TOGGLE_RATE_PER_DESIGN" "2.100 millions of transitions / sec " "Average toggle rate for this design is 2.100 millions of transitions / sec" {  } {  } 0 215049 "Average toggle rate for this design is %1!s!" 0 0 "Power Analyzer" 0 -1 1520622028806 ""}
{ "Info" "IPAN_PAN_TOTAL_POWER_ESTIMATION" "250.24 mW " "Total thermal power estimate for the design is 250.24 mW" {  } { { "/scratch/cad/tools/altera/17.1/quartus/linux64/Report_Window_01.qrpt" "" { Report "/scratch/cad/tools/altera/17.1/quartus/linux64/Report_Window_01.qrpt" "Compiler" "" "" "" "" { } "PowerPlay Power Analyzer Summary" } }  } 0 215031 "Total thermal power estimate for the design is %1!s!" 0 0 "Power Analyzer" 0 -1 1520622028892 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Power Analyzer 0 s 43 s Quartus Prime " "Quartus Prime Power Analyzer was successful. 0 errors, 43 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1560 " "Peak virtual memory: 1560 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1520622029193 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar  9 13:00:29 2018 " "Processing ended: Fri Mar  9 13:00:29 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1520622029193 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1520622029193 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1520622029193 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Power Analyzer" 0 -1 1520622029193 ""}
