$date
	Thu Feb 20 22:58:31 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module ALU_tb $end
$var wire 32 ! Result [31:0] $end
$var reg 32 " A [31:0] $end
$var reg 3 # ALUOp [2:0] $end
$var reg 32 $ B [31:0] $end
$scope module uut $end
$var wire 32 % A [31:0] $end
$var wire 3 & ALUOp [2:0] $end
$var wire 32 ' B [31:0] $end
$var reg 32 ( result [31:0] $end
$upscope $end
$upscope $end
$scope module ALU_tb $end
$scope module uut $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b1111 (
b101 '
b0 &
b1010 %
b101 $
b0 #
b1010 "
b1111 !
$end
#10
b101 !
b101 (
b1 #
b1 &
#20
b0 !
b0 (
b10 #
b10 &
#30
b1111 !
b1111 (
b11 #
b11 &
#40
b100 #
b100 &
#50
b101000000 !
b101000000 (
b101 #
b101 &
#60
b0 !
b0 (
b110 #
b110 &
#70
