Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Tue Nov  8 17:51:44 2022
| Host         : oppy running 64-bit Ubuntu 22.04.1 LTS
| Command      : report_control_sets -verbose -file int_design_wrapper_control_sets_placed.rpt
| Design       : int_design_wrapper
| Device       : xczu7ev
-----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     3 |
|    Minimum number of control sets                        |     3 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |     5 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     3 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             382 |           28 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               2 |            2 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               7 |            2 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------+---------------+------------------------------------------------------------+------------------+----------------+--------------+
|                Clock Signal                | Enable Signal |                      Set/Reset Signal                      | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------------------+---------------+------------------------------------------------------------+------------------+----------------+--------------+
|  int_design_i/zynq_ultra_ps_e_0/U0/pl_clk0 |               | yAdapter/eIndirect.yTestPatternGenerator/rData0[0]_i_1_n_0 |                2 |              2 |         1.00 |
|  int_design_i/zynq_ultra_ps_e_0/U0/pl_clk0 | yAdapter/sel  | yAdapter/rCounter                                          |                2 |              7 |         3.50 |
|  int_design_i/zynq_ultra_ps_e_0/U0/pl_clk0 |               |                                                            |               28 |            382 |        13.64 |
+--------------------------------------------+---------------+------------------------------------------------------------+------------------+----------------+--------------+


