Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Tue May  8 12:17:06 2018
| Host         : DESKTOP-B3RT09T running 64-bit major release  (build 9200)
| Command      : report_methodology -file rx_eth_tx_uart_methodology_drc_routed.rpt -pb rx_eth_tx_uart_methodology_drc_routed.pb -rpx rx_eth_tx_uart_methodology_drc_routed.rpx
| Design       : rx_eth_tx_uart
| Device       : xc7a200tfbg676-2
| Speed File   : -2
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 7
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| TIMING-18 | Warning  | Missing input or output delay | 7          |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on PHY_RXD[0] relative to clock(s) PHY_RX_CLK
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on PHY_RXD[1] relative to clock(s) PHY_RX_CLK
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on PHY_RXD[2] relative to clock(s) PHY_RX_CLK
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on PHY_RXD[3] relative to clock(s) PHY_RX_CLK
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on PHY_RX_CTRL relative to clock(s) PHY_RX_CLK
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on reset relative to clock(s) PHY_RX_CLK
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on full relative to clock(s) PHY_RX_CLK
Related violations: <none>


