{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1543797279817 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543797279821 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 02 19:34:39 2018 " "Processing started: Sun Dec 02 19:34:39 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543797279821 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543797279821 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FinalProjectAlejandroWill -c main " "Command: quartus_map --read_settings_files=on --write_settings_files=off FinalProjectAlejandroWill -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543797279821 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "ram1test.qip " "Tcl Script File ram1test.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE ram1test.qip " "set_global_assignment -name QIP_FILE ram1test.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1543797279976 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1543797279976 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "ramTEST.qip " "Tcl Script File ramTEST.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE ramTEST.qip " "set_global_assignment -name QIP_FILE ramTEST.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1543797279976 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1543797279976 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "ramsad.qip " "Tcl Script File ramsad.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE ramsad.qip " "set_global_assignment -name QIP_FILE ramsad.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1543797279976 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1543797279976 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1543797280209 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1543797280209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uarttest/uarttest_bb.v 1 1 " "Found 1 design units, including 1 entities, in source file uarttest/uarttest_bb.v" { { "Info" "ISGN_ENTITY_NAME" "1 UARTtest " "Found entity 1: UARTtest" {  } { { "UARTtest/UARTtest_bb.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/UARTtest/UARTtest_bb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543797288102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543797288102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gpiotest.v 1 1 " "Found 1 design units, including 1 entities, in source file gpiotest.v" { { "Info" "ISGN_ENTITY_NAME" "1 buzzing " "Found entity 1: buzzing" {  } { { "GPIOTest.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/GPIOTest.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543797288103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543797288103 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "audioTest/unnamed_bb.v " "Can't analyze file -- file audioTest/unnamed_bb.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1543797288105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_controller.v 3 3 " "Found 3 design units, including 3 entities, in source file ps2_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 mouse_Inner_controller " "Found entity 1: mouse_Inner_controller" {  } { { "PS2_Controller.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/PS2_Controller.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543797288107 ""} { "Info" "ISGN_ENTITY_NAME" "2 Altera_UP_PS2_Data_In " "Found entity 2: Altera_UP_PS2_Data_In" {  } { { "PS2_Controller.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/PS2_Controller.v" 152 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543797288107 ""} { "Info" "ISGN_ENTITY_NAME" "3 Altera_UP_PS2_Command_Out " "Found entity 3: Altera_UP_PS2_Command_Out" {  } { { "PS2_Controller.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/PS2_Controller.v" 225 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543797288107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543797288107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mouse.v 4 4 " "Found 4 design units, including 4 entities, in source file mouse.v" { { "Info" "ISGN_ENTITY_NAME" "1 ps2Mouse " "Found entity 1: ps2Mouse" {  } { { "mouse.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/mouse.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543797288108 ""} { "Info" "ISGN_ENTITY_NAME" "2 twoComp " "Found entity 2: twoComp" {  } { { "mouse.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/mouse.v" 177 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543797288108 ""} { "Info" "ISGN_ENTITY_NAME" "3 fullAdder " "Found entity 3: fullAdder" {  } { { "mouse.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/mouse.v" 190 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543797288108 ""} { "Info" "ISGN_ENTITY_NAME" "4 bit8Adder " "Found entity 4: bit8Adder" {  } { { "mouse.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/mouse.v" 209 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543797288108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543797288108 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "keyboard.v(57) " "Verilog HDL information at keyboard.v(57): always construct contains both blocking and non-blocking assignments" {  } { { "keyboard.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/keyboard.v" 57 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1543797288109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboard.v 1 1 " "Found 1 design units, including 1 entities, in source file keyboard.v" { { "Info" "ISGN_ENTITY_NAME" "1 ps2Keyboard " "Found entity 1: ps2Keyboard" {  } { { "keyboard.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/keyboard.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543797288110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543797288110 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "IH8Verilog_main.v(124) " "Verilog HDL information at IH8Verilog_main.v(124): always construct contains both blocking and non-blocking assignments" {  } { { "IH8Verilog_main.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/IH8Verilog_main.v" 124 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1543797288111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ih8verilog_main.v 3 3 " "Found 3 design units, including 3 entities, in source file ih8verilog_main.v" { { "Info" "ISGN_ENTITY_NAME" "1 PP2VerilogDrawingController " "Found entity 1: PP2VerilogDrawingController" {  } { { "IH8Verilog_main.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/IH8Verilog_main.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543797288111 ""} { "Info" "ISGN_ENTITY_NAME" "2 animations " "Found entity 2: animations" {  } { { "IH8Verilog_main.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/IH8Verilog_main.v" 100 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543797288111 ""} { "Info" "ISGN_ENTITY_NAME" "3 collsMod " "Found entity 3: collsMod" {  } { { "IH8Verilog_main.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/IH8Verilog_main.v" 238 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543797288111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543797288111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 2 2 " "Found 2 design units, including 2 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543797288113 ""} { "Info" "ISGN_ENTITY_NAME" "2 enjoy " "Found entity 2: enjoy" {  } { { "main.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/main.v" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543797288113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543797288113 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "VGADriver.v(57) " "Verilog HDL information at VGADriver.v(57): always construct contains both blocking and non-blocking assignments" {  } { { "VGADriver.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/VGADriver.v" 57 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1543797288114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgadriver.v 1 1 " "Found 1 design units, including 1 entities, in source file vgadriver.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGADriver " "Found entity 1: VGADriver" {  } { { "VGADriver.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/VGADriver.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543797288114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543797288114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart.v 1 1 " "Found 1 design units, including 1 entities, in source file uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 UARTold " "Found entity 1: UARTold" {  } { { "UART.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/UART.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543797288115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543797288115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ramtimestable.v 1 1 " "Found 1 design units, including 1 entities, in source file ramtimestable.v" { { "Info" "ISGN_ENTITY_NAME" "1 ramtimesTable " "Found entity 1: ramtimesTable" {  } { { "ramtimesTable.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/ramtimesTable.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543797288117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543797288117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rameinstein.v 1 1 " "Found 1 design units, including 1 entities, in source file rameinstein.v" { { "Info" "ISGN_ENTITY_NAME" "1 rameinstein " "Found entity 1: rameinstein" {  } { { "rameinstein.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/rameinstein.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543797288118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543797288118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rampeter.v 1 1 " "Found 1 design units, including 1 entities, in source file rampeter.v" { { "Info" "ISGN_ENTITY_NAME" "1 rampeter " "Found entity 1: rampeter" {  } { { "rampeter.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/rampeter.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543797288120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543797288120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rambasic_transparency.v 1 1 " "Found 1 design units, including 1 entities, in source file rambasic_transparency.v" { { "Info" "ISGN_ENTITY_NAME" "1 ramBasic_transparency " "Found entity 1: ramBasic_transparency" {  } { { "ramBasic_transparency.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/ramBasic_transparency.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543797288121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543797288121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rambouncer.v 1 1 " "Found 1 design units, including 1 entities, in source file rambouncer.v" { { "Info" "ISGN_ENTITY_NAME" "1 rambouncer " "Found entity 1: rambouncer" {  } { { "rambouncer.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/rambouncer.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543797288123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543797288123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart2.v 1 1 " "Found 1 design units, including 1 entities, in source file uart2.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART2 " "Found entity 1: UART2" {  } { { "UART2.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/UART2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543797288124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543797288124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.v 1 1 " "Found 1 design units, including 1 entities, in source file test.v" { { "Info" "ISGN_ENTITY_NAME" "1 test " "Found entity 1: test" {  } { { "test.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/test.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543797288125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543797288125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test/cao_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file test/cao_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 cao_fifo " "Found entity 1: cao_fifo" {  } { { "test/cao_fifo.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/test/cao_fifo.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543797288192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543797288192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test/cao_merge.v 1 1 " "Found 1 design units, including 1 entities, in source file test/cao_merge.v" { { "Info" "ISGN_ENTITY_NAME" "1 cao_merge " "Found entity 1: cao_merge" {  } { { "test/cao_merge.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/test/cao_merge.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543797288264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543797288264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test/cao_avalon.v 1 1 " "Found 1 design units, including 1 entities, in source file test/cao_avalon.v" { { "Info" "ISGN_ENTITY_NAME" "1 cao_avalon " "Found entity 1: cao_avalon" {  } { { "test/cao_avalon.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/test/cao_avalon.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543797288324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543797288324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test/cao_registers.v 1 1 " "Found 1 design units, including 1 entities, in source file test/cao_registers.v" { { "Info" "ISGN_ENTITY_NAME" "1 cao_registers " "Found entity 1: cao_registers" {  } { { "test/cao_registers.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/test/cao_registers.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543797288385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543797288385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test/altera_cao_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file test/altera_cao_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_cao_reset_synchronizer " "Found entity 1: altera_cao_reset_synchronizer" {  } { { "test/altera_cao_reset_synchronizer.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/test/altera_cao_reset_synchronizer.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543797288446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543797288446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test/clocked_audio_output.v 1 1 " "Found 1 design units, including 1 entities, in source file test/clocked_audio_output.v" { { "Info" "ISGN_ENTITY_NAME" "1 clocked_audio_output " "Found entity 1: clocked_audio_output" {  } { { "test/clocked_audio_output.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/test/clocked_audio_output.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543797288521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543797288521 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "timesTableY IH8Verilog_main.v(90) " "Verilog HDL Implicit Net warning at IH8Verilog_main.v(90): created implicit net for \"timesTableY\"" {  } { { "IH8Verilog_main.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/IH8Verilog_main.v" 90 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543797288522 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "timesTableX IH8Verilog_main.v(90) " "Verilog HDL Implicit Net warning at IH8Verilog_main.v(90): created implicit net for \"timesTableX\"" {  } { { "IH8Verilog_main.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/IH8Verilog_main.v" 90 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543797288522 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "mouse.v(185) " "Verilog HDL Instantiation warning at mouse.v(185): instance has no name" {  } { { "mouse.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/mouse.v" 185 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1543797288523 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1543797288708 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "leds\[9\] main.v(13) " "Output port \"leds\[9\]\" at main.v(13) has no driver" {  } { { "main.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/main.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1543797288709 "|main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "leds\[7..6\] main.v(13) " "Output port \"leds\[7..6\]\" at main.v(13) has no driver" {  } { { "main.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/main.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1543797288709 "|main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "leds\[3..2\] main.v(13) " "Output port \"leds\[3..2\]\" at main.v(13) has no driver" {  } { { "main.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/main.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1543797288709 "|main"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGADriver VGADriver:driver " "Elaborating entity \"VGADriver\" for hierarchy \"VGADriver:driver\"" {  } { { "main.v" "driver" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/main.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543797288709 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGADriver.v(27) " "Verilog HDL assignment warning at VGADriver.v(27): truncated value with size 32 to match size of target (10)" {  } { { "VGADriver.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/VGADriver.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543797288710 "|main|VGADriver:driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 9 VGADriver.v(29) " "Verilog HDL assignment warning at VGADriver.v(29): truncated value with size 11 to match size of target (9)" {  } { { "VGADriver.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/VGADriver.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543797288710 "|main|VGADriver:driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGADriver.v(66) " "Verilog HDL assignment warning at VGADriver.v(66): truncated value with size 32 to match size of target (11)" {  } { { "VGADriver.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/VGADriver.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543797288710 "|main|VGADriver:driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGADriver.v(70) " "Verilog HDL assignment warning at VGADriver.v(70): truncated value with size 32 to match size of target (11)" {  } { { "VGADriver.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/VGADriver.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543797288710 "|main|VGADriver:driver"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PP2VerilogDrawingController PP2VerilogDrawingController:drawings " "Elaborating entity \"PP2VerilogDrawingController\" for hierarchy \"PP2VerilogDrawingController:drawings\"" {  } { { "main.v" "drawings" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/main.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543797288711 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 IH8Verilog_main.v(36) " "Verilog HDL assignment warning at IH8Verilog_main.v(36): truncated value with size 32 to match size of target (8)" {  } { { "IH8Verilog_main.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/IH8Verilog_main.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543797288712 "|main|PP2VerilogDrawingController:drawings"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 IH8Verilog_main.v(37) " "Verilog HDL assignment warning at IH8Verilog_main.v(37): truncated value with size 32 to match size of target (8)" {  } { { "IH8Verilog_main.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/IH8Verilog_main.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543797288712 "|main|PP2VerilogDrawingController:drawings"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 IH8Verilog_main.v(38) " "Verilog HDL assignment warning at IH8Verilog_main.v(38): truncated value with size 32 to match size of target (8)" {  } { { "IH8Verilog_main.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/IH8Verilog_main.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543797288712 "|main|PP2VerilogDrawingController:drawings"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 IH8Verilog_main.v(43) " "Verilog HDL assignment warning at IH8Verilog_main.v(43): truncated value with size 32 to match size of target (8)" {  } { { "IH8Verilog_main.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/IH8Verilog_main.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543797288712 "|main|PP2VerilogDrawingController:drawings"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 IH8Verilog_main.v(44) " "Verilog HDL assignment warning at IH8Verilog_main.v(44): truncated value with size 32 to match size of target (8)" {  } { { "IH8Verilog_main.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/IH8Verilog_main.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543797288712 "|main|PP2VerilogDrawingController:drawings"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 IH8Verilog_main.v(45) " "Verilog HDL assignment warning at IH8Verilog_main.v(45): truncated value with size 32 to match size of target (8)" {  } { { "IH8Verilog_main.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/IH8Verilog_main.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543797288712 "|main|PP2VerilogDrawingController:drawings"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 IH8Verilog_main.v(52) " "Verilog HDL assignment warning at IH8Verilog_main.v(52): truncated value with size 32 to match size of target (8)" {  } { { "IH8Verilog_main.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/IH8Verilog_main.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543797288713 "|main|PP2VerilogDrawingController:drawings"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 IH8Verilog_main.v(53) " "Verilog HDL assignment warning at IH8Verilog_main.v(53): truncated value with size 32 to match size of target (8)" {  } { { "IH8Verilog_main.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/IH8Verilog_main.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543797288713 "|main|PP2VerilogDrawingController:drawings"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 IH8Verilog_main.v(54) " "Verilog HDL assignment warning at IH8Verilog_main.v(54): truncated value with size 32 to match size of target (8)" {  } { { "IH8Verilog_main.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/IH8Verilog_main.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543797288713 "|main|PP2VerilogDrawingController:drawings"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 IH8Verilog_main.v(65) " "Verilog HDL assignment warning at IH8Verilog_main.v(65): truncated value with size 32 to match size of target (8)" {  } { { "IH8Verilog_main.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/IH8Verilog_main.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543797288713 "|main|PP2VerilogDrawingController:drawings"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 IH8Verilog_main.v(66) " "Verilog HDL assignment warning at IH8Verilog_main.v(66): truncated value with size 32 to match size of target (8)" {  } { { "IH8Verilog_main.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/IH8Verilog_main.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543797288714 "|main|PP2VerilogDrawingController:drawings"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 IH8Verilog_main.v(67) " "Verilog HDL assignment warning at IH8Verilog_main.v(67): truncated value with size 32 to match size of target (8)" {  } { { "IH8Verilog_main.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/IH8Verilog_main.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543797288714 "|main|PP2VerilogDrawingController:drawings"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 IH8Verilog_main.v(72) " "Verilog HDL assignment warning at IH8Verilog_main.v(72): truncated value with size 32 to match size of target (8)" {  } { { "IH8Verilog_main.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/IH8Verilog_main.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543797288714 "|main|PP2VerilogDrawingController:drawings"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 IH8Verilog_main.v(73) " "Verilog HDL assignment warning at IH8Verilog_main.v(73): truncated value with size 32 to match size of target (8)" {  } { { "IH8Verilog_main.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/IH8Verilog_main.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543797288714 "|main|PP2VerilogDrawingController:drawings"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 IH8Verilog_main.v(74) " "Verilog HDL assignment warning at IH8Verilog_main.v(74): truncated value with size 32 to match size of target (8)" {  } { { "IH8Verilog_main.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/IH8Verilog_main.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543797288714 "|main|PP2VerilogDrawingController:drawings"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "timesTableY 0 IH8Verilog_main.v(90) " "Net \"timesTableY\" at IH8Verilog_main.v(90) has no driver or initial value, using a default initial value '0'" {  } { { "IH8Verilog_main.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/IH8Verilog_main.v" 90 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1543797288718 "|main|PP2VerilogDrawingController:drawings"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "timesTableX 0 IH8Verilog_main.v(90) " "Net \"timesTableX\" at IH8Verilog_main.v(90) has no driver or initial value, using a default initial value '0'" {  } { { "IH8Verilog_main.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/IH8Verilog_main.v" 90 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1543797288719 "|main|PP2VerilogDrawingController:drawings"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "animations PP2VerilogDrawingController:drawings\|animations:anim1 " "Elaborating entity \"animations\" for hierarchy \"PP2VerilogDrawingController:drawings\|animations:anim1\"" {  } { { "IH8Verilog_main.v" "anim1" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/IH8Verilog_main.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543797288750 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 IH8Verilog_main.v(139) " "Verilog HDL assignment warning at IH8Verilog_main.v(139): truncated value with size 32 to match size of target (10)" {  } { { "IH8Verilog_main.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/IH8Verilog_main.v" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543797288751 "|main|PP2VerilogDrawingController:drawings|animations:anim1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 IH8Verilog_main.v(140) " "Verilog HDL assignment warning at IH8Verilog_main.v(140): truncated value with size 32 to match size of target (10)" {  } { { "IH8Verilog_main.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/IH8Verilog_main.v" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543797288751 "|main|PP2VerilogDrawingController:drawings|animations:anim1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 IH8Verilog_main.v(141) " "Verilog HDL assignment warning at IH8Verilog_main.v(141): truncated value with size 32 to match size of target (10)" {  } { { "IH8Verilog_main.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/IH8Verilog_main.v" 141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543797288751 "|main|PP2VerilogDrawingController:drawings|animations:anim1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 IH8Verilog_main.v(142) " "Verilog HDL assignment warning at IH8Verilog_main.v(142): truncated value with size 32 to match size of target (10)" {  } { { "IH8Verilog_main.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/IH8Verilog_main.v" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543797288752 "|main|PP2VerilogDrawingController:drawings|animations:anim1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 IH8Verilog_main.v(154) " "Verilog HDL assignment warning at IH8Verilog_main.v(154): truncated value with size 32 to match size of target (10)" {  } { { "IH8Verilog_main.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/IH8Verilog_main.v" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543797288752 "|main|PP2VerilogDrawingController:drawings|animations:anim1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 IH8Verilog_main.v(165) " "Verilog HDL assignment warning at IH8Verilog_main.v(165): truncated value with size 32 to match size of target (10)" {  } { { "IH8Verilog_main.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/IH8Verilog_main.v" 165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543797288752 "|main|PP2VerilogDrawingController:drawings|animations:anim1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 IH8Verilog_main.v(176) " "Verilog HDL assignment warning at IH8Verilog_main.v(176): truncated value with size 32 to match size of target (10)" {  } { { "IH8Verilog_main.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/IH8Verilog_main.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543797288753 "|main|PP2VerilogDrawingController:drawings|animations:anim1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 IH8Verilog_main.v(187) " "Verilog HDL assignment warning at IH8Verilog_main.v(187): truncated value with size 32 to match size of target (10)" {  } { { "IH8Verilog_main.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/IH8Verilog_main.v" 187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543797288753 "|main|PP2VerilogDrawingController:drawings|animations:anim1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 IH8Verilog_main.v(195) " "Verilog HDL assignment warning at IH8Verilog_main.v(195): truncated value with size 32 to match size of target (1)" {  } { { "IH8Verilog_main.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/IH8Verilog_main.v" 195 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543797288754 "|main|PP2VerilogDrawingController:drawings|animations:anim1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 IH8Verilog_main.v(199) " "Verilog HDL assignment warning at IH8Verilog_main.v(199): truncated value with size 32 to match size of target (10)" {  } { { "IH8Verilog_main.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/IH8Verilog_main.v" 199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543797288754 "|main|PP2VerilogDrawingController:drawings|animations:anim1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 IH8Verilog_main.v(210) " "Verilog HDL assignment warning at IH8Verilog_main.v(210): truncated value with size 32 to match size of target (10)" {  } { { "IH8Verilog_main.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/IH8Verilog_main.v" 210 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543797288754 "|main|PP2VerilogDrawingController:drawings|animations:anim1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 IH8Verilog_main.v(217) " "Verilog HDL assignment warning at IH8Verilog_main.v(217): truncated value with size 32 to match size of target (1)" {  } { { "IH8Verilog_main.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/IH8Verilog_main.v" 217 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543797288754 "|main|PP2VerilogDrawingController:drawings|animations:anim1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 IH8Verilog_main.v(221) " "Verilog HDL assignment warning at IH8Verilog_main.v(221): truncated value with size 32 to match size of target (10)" {  } { { "IH8Verilog_main.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/IH8Verilog_main.v" 221 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543797288755 "|main|PP2VerilogDrawingController:drawings|animations:anim1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 IH8Verilog_main.v(232) " "Verilog HDL assignment warning at IH8Verilog_main.v(232): truncated value with size 32 to match size of target (10)" {  } { { "IH8Verilog_main.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/IH8Verilog_main.v" 232 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543797288755 "|main|PP2VerilogDrawingController:drawings|animations:anim1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "collsMod PP2VerilogDrawingController:drawings\|collsMod:mod " "Elaborating entity \"collsMod\" for hierarchy \"PP2VerilogDrawingController:drawings\|collsMod:mod\"" {  } { { "IH8Verilog_main.v" "mod" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/IH8Verilog_main.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543797288787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ramtimesTable PP2VerilogDrawingController:drawings\|ramtimesTable:timesTableram " "Elaborating entity \"ramtimesTable\" for hierarchy \"PP2VerilogDrawingController:drawings\|ramtimesTable:timesTableram\"" {  } { { "IH8Verilog_main.v" "timesTableram" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/IH8Verilog_main.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543797288815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram PP2VerilogDrawingController:drawings\|ramtimesTable:timesTableram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"PP2VerilogDrawingController:drawings\|ramtimesTable:timesTableram\|altsyncram:altsyncram_component\"" {  } { { "ramtimesTable.v" "altsyncram_component" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/ramtimesTable.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543797288849 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PP2VerilogDrawingController:drawings\|ramtimesTable:timesTableram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"PP2VerilogDrawingController:drawings\|ramtimesTable:timesTableram\|altsyncram:altsyncram_component\"" {  } { { "ramtimesTable.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/ramtimesTable.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543797288849 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PP2VerilogDrawingController:drawings\|ramtimesTable:timesTableram\|altsyncram:altsyncram_component " "Instantiated megafunction \"PP2VerilogDrawingController:drawings\|ramtimesTable:timesTableram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797288850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797288850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../memInitialization/ramtimesTable.mif " "Parameter \"init_file\" = \"../memInitialization/ramtimesTable.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797288850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797288850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797288850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797288850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797288850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797288850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797288850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797288850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797288850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797288850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797288850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 15 " "Parameter \"width_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797288850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797288850 ""}  } { { "ramtimesTable.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/ramtimesTable.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543797288850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4dk1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4dk1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4dk1 " "Found entity 1: altsyncram_4dk1" {  } { { "db/altsyncram_4dk1.tdf" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/db/altsyncram_4dk1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543797288905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543797288905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4dk1 PP2VerilogDrawingController:drawings\|ramtimesTable:timesTableram\|altsyncram:altsyncram_component\|altsyncram_4dk1:auto_generated " "Elaborating entity \"altsyncram_4dk1\" for hierarchy \"PP2VerilogDrawingController:drawings\|ramtimesTable:timesTableram\|altsyncram:altsyncram_component\|altsyncram_4dk1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543797288905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_rsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_rsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_rsa " "Found entity 1: decode_rsa" {  } { { "db/decode_rsa.tdf" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/db/decode_rsa.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543797288941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543797288941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_rsa PP2VerilogDrawingController:drawings\|ramtimesTable:timesTableram\|altsyncram:altsyncram_component\|altsyncram_4dk1:auto_generated\|decode_rsa:decode3 " "Elaborating entity \"decode_rsa\" for hierarchy \"PP2VerilogDrawingController:drawings\|ramtimesTable:timesTableram\|altsyncram:altsyncram_component\|altsyncram_4dk1:auto_generated\|decode_rsa:decode3\"" {  } { { "db/altsyncram_4dk1.tdf" "decode3" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/db/altsyncram_4dk1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543797288941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_k8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_k8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_k8a " "Found entity 1: decode_k8a" {  } { { "db/decode_k8a.tdf" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/db/decode_k8a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543797288974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543797288974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_k8a PP2VerilogDrawingController:drawings\|ramtimesTable:timesTableram\|altsyncram:altsyncram_component\|altsyncram_4dk1:auto_generated\|decode_k8a:rden_decode " "Elaborating entity \"decode_k8a\" for hierarchy \"PP2VerilogDrawingController:drawings\|ramtimesTable:timesTableram\|altsyncram:altsyncram_component\|altsyncram_4dk1:auto_generated\|decode_k8a:rden_decode\"" {  } { { "db/altsyncram_4dk1.tdf" "rden_decode" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/db/altsyncram_4dk1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543797288975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_pob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_pob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_pob " "Found entity 1: mux_pob" {  } { { "db/mux_pob.tdf" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/db/mux_pob.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543797289010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543797289010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_pob PP2VerilogDrawingController:drawings\|ramtimesTable:timesTableram\|altsyncram:altsyncram_component\|altsyncram_4dk1:auto_generated\|mux_pob:mux2 " "Elaborating entity \"mux_pob\" for hierarchy \"PP2VerilogDrawingController:drawings\|ramtimesTable:timesTableram\|altsyncram:altsyncram_component\|altsyncram_4dk1:auto_generated\|mux_pob:mux2\"" {  } { { "db/altsyncram_4dk1.tdf" "mux2" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/db/altsyncram_4dk1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543797289011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rameinstein PP2VerilogDrawingController:drawings\|rameinstein:einsteinram " "Elaborating entity \"rameinstein\" for hierarchy \"PP2VerilogDrawingController:drawings\|rameinstein:einsteinram\"" {  } { { "IH8Verilog_main.v" "einsteinram" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/IH8Verilog_main.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543797289025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram PP2VerilogDrawingController:drawings\|rameinstein:einsteinram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"PP2VerilogDrawingController:drawings\|rameinstein:einsteinram\|altsyncram:altsyncram_component\"" {  } { { "rameinstein.v" "altsyncram_component" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/rameinstein.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543797289032 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PP2VerilogDrawingController:drawings\|rameinstein:einsteinram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"PP2VerilogDrawingController:drawings\|rameinstein:einsteinram\|altsyncram:altsyncram_component\"" {  } { { "rameinstein.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/rameinstein.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543797289032 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PP2VerilogDrawingController:drawings\|rameinstein:einsteinram\|altsyncram:altsyncram_component " "Instantiated megafunction \"PP2VerilogDrawingController:drawings\|rameinstein:einsteinram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797289032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797289032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../memInitialization/rameinstein.mif " "Parameter \"init_file\" = \"../memInitialization/rameinstein.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797289032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797289032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797289032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797289032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797289032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797289032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797289032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797289032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797289032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797289032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797289032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 15 " "Parameter \"width_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797289032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797289032 ""}  } { { "rameinstein.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/rameinstein.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543797289032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_p6k1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_p6k1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_p6k1 " "Found entity 1: altsyncram_p6k1" {  } { { "db/altsyncram_p6k1.tdf" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/db/altsyncram_p6k1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543797289072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543797289072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_p6k1 PP2VerilogDrawingController:drawings\|rameinstein:einsteinram\|altsyncram:altsyncram_component\|altsyncram_p6k1:auto_generated " "Elaborating entity \"altsyncram_p6k1\" for hierarchy \"PP2VerilogDrawingController:drawings\|rameinstein:einsteinram\|altsyncram:altsyncram_component\|altsyncram_p6k1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543797289072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_msa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_msa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_msa " "Found entity 1: decode_msa" {  } { { "db/decode_msa.tdf" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/db/decode_msa.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543797289106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543797289106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_msa PP2VerilogDrawingController:drawings\|rameinstein:einsteinram\|altsyncram:altsyncram_component\|altsyncram_p6k1:auto_generated\|decode_msa:decode3 " "Elaborating entity \"decode_msa\" for hierarchy \"PP2VerilogDrawingController:drawings\|rameinstein:einsteinram\|altsyncram:altsyncram_component\|altsyncram_p6k1:auto_generated\|decode_msa:decode3\"" {  } { { "db/altsyncram_p6k1.tdf" "decode3" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/db/altsyncram_p6k1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543797289106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_f8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_f8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_f8a " "Found entity 1: decode_f8a" {  } { { "db/decode_f8a.tdf" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/db/decode_f8a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543797289140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543797289140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_f8a PP2VerilogDrawingController:drawings\|rameinstein:einsteinram\|altsyncram:altsyncram_component\|altsyncram_p6k1:auto_generated\|decode_f8a:rden_decode " "Elaborating entity \"decode_f8a\" for hierarchy \"PP2VerilogDrawingController:drawings\|rameinstein:einsteinram\|altsyncram:altsyncram_component\|altsyncram_p6k1:auto_generated\|decode_f8a:rden_decode\"" {  } { { "db/altsyncram_p6k1.tdf" "rden_decode" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/db/altsyncram_p6k1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543797289140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_kob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_kob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_kob " "Found entity 1: mux_kob" {  } { { "db/mux_kob.tdf" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/db/mux_kob.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543797289173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543797289173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_kob PP2VerilogDrawingController:drawings\|rameinstein:einsteinram\|altsyncram:altsyncram_component\|altsyncram_p6k1:auto_generated\|mux_kob:mux2 " "Elaborating entity \"mux_kob\" for hierarchy \"PP2VerilogDrawingController:drawings\|rameinstein:einsteinram\|altsyncram:altsyncram_component\|altsyncram_p6k1:auto_generated\|mux_kob:mux2\"" {  } { { "db/altsyncram_p6k1.tdf" "mux2" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/db/altsyncram_p6k1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543797289173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rampeter PP2VerilogDrawingController:drawings\|rampeter:peterram " "Elaborating entity \"rampeter\" for hierarchy \"PP2VerilogDrawingController:drawings\|rampeter:peterram\"" {  } { { "IH8Verilog_main.v" "peterram" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/IH8Verilog_main.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543797289183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram PP2VerilogDrawingController:drawings\|rampeter:peterram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"PP2VerilogDrawingController:drawings\|rampeter:peterram\|altsyncram:altsyncram_component\"" {  } { { "rampeter.v" "altsyncram_component" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/rampeter.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543797289188 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PP2VerilogDrawingController:drawings\|rampeter:peterram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"PP2VerilogDrawingController:drawings\|rampeter:peterram\|altsyncram:altsyncram_component\"" {  } { { "rampeter.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/rampeter.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543797289189 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PP2VerilogDrawingController:drawings\|rampeter:peterram\|altsyncram:altsyncram_component " "Instantiated megafunction \"PP2VerilogDrawingController:drawings\|rampeter:peterram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797289189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797289189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../memInitialization/rampeter.mif " "Parameter \"init_file\" = \"../memInitialization/rampeter.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797289189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797289189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797289189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797289189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797289189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797289189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797289189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797289189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797289189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797289189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797289189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 15 " "Parameter \"width_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797289189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797289189 ""}  } { { "rampeter.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/rampeter.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543797289189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qsj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qsj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qsj1 " "Found entity 1: altsyncram_qsj1" {  } { { "db/altsyncram_qsj1.tdf" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/db/altsyncram_qsj1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543797289236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543797289236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qsj1 PP2VerilogDrawingController:drawings\|rampeter:peterram\|altsyncram:altsyncram_component\|altsyncram_qsj1:auto_generated " "Elaborating entity \"altsyncram_qsj1\" for hierarchy \"PP2VerilogDrawingController:drawings\|rampeter:peterram\|altsyncram:altsyncram_component\|altsyncram_qsj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543797289236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rambouncer PP2VerilogDrawingController:drawings\|rambouncer:bouncerram " "Elaborating entity \"rambouncer\" for hierarchy \"PP2VerilogDrawingController:drawings\|rambouncer:bouncerram\"" {  } { { "IH8Verilog_main.v" "bouncerram" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/IH8Verilog_main.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543797289250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram PP2VerilogDrawingController:drawings\|rambouncer:bouncerram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"PP2VerilogDrawingController:drawings\|rambouncer:bouncerram\|altsyncram:altsyncram_component\"" {  } { { "rambouncer.v" "altsyncram_component" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/rambouncer.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543797289256 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PP2VerilogDrawingController:drawings\|rambouncer:bouncerram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"PP2VerilogDrawingController:drawings\|rambouncer:bouncerram\|altsyncram:altsyncram_component\"" {  } { { "rambouncer.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/rambouncer.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543797289257 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PP2VerilogDrawingController:drawings\|rambouncer:bouncerram\|altsyncram:altsyncram_component " "Instantiated megafunction \"PP2VerilogDrawingController:drawings\|rambouncer:bouncerram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797289257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797289257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../memInitialization/rambouncer.mif " "Parameter \"init_file\" = \"../memInitialization/rambouncer.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797289257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797289257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797289257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797289257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797289257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797289257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797289257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797289257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797289257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797289257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797289257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 15 " "Parameter \"width_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797289257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797289257 ""}  } { { "rambouncer.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/rambouncer.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543797289257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_83k1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_83k1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_83k1 " "Found entity 1: altsyncram_83k1" {  } { { "db/altsyncram_83k1.tdf" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/db/altsyncram_83k1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543797289305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543797289305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_83k1 PP2VerilogDrawingController:drawings\|rambouncer:bouncerram\|altsyncram:altsyncram_component\|altsyncram_83k1:auto_generated " "Elaborating entity \"altsyncram_83k1\" for hierarchy \"PP2VerilogDrawingController:drawings\|rambouncer:bouncerram\|altsyncram:altsyncram_component\|altsyncram_83k1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543797289305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2Keyboard ps2Keyboard:keyboard " "Elaborating entity \"ps2Keyboard\" for hierarchy \"ps2Keyboard:keyboard\"" {  } { { "main.v" "keyboard" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/main.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543797289315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mouse_Inner_controller ps2Keyboard:keyboard\|mouse_Inner_controller:innerMouse " "Elaborating entity \"mouse_Inner_controller\" for hierarchy \"ps2Keyboard:keyboard\|mouse_Inner_controller:innerMouse\"" {  } { { "keyboard.v" "innerMouse" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/keyboard.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543797289316 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 PS2_Controller.v(31) " "Verilog HDL assignment warning at PS2_Controller.v(31): truncated value with size 32 to match size of target (1)" {  } { { "PS2_Controller.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/PS2_Controller.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543797289316 "|main|ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 PS2_Controller.v(32) " "Verilog HDL assignment warning at PS2_Controller.v(32): truncated value with size 32 to match size of target (1)" {  } { { "PS2_Controller.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/PS2_Controller.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543797289316 "|main|ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_PS2_Data_In ps2Keyboard:keyboard\|mouse_Inner_controller:innerMouse\|Altera_UP_PS2_Data_In:PS2_Data_In " "Elaborating entity \"Altera_UP_PS2_Data_In\" for hierarchy \"ps2Keyboard:keyboard\|mouse_Inner_controller:innerMouse\|Altera_UP_PS2_Data_In:PS2_Data_In\"" {  } { { "PS2_Controller.v" "PS2_Data_In" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/PS2_Controller.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543797289317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_PS2_Command_Out ps2Keyboard:keyboard\|mouse_Inner_controller:innerMouse\|Altera_UP_PS2_Command_Out:PS2_Command_Out " "Elaborating entity \"Altera_UP_PS2_Command_Out\" for hierarchy \"ps2Keyboard:keyboard\|mouse_Inner_controller:innerMouse\|Altera_UP_PS2_Command_Out:PS2_Command_Out\"" {  } { { "PS2_Controller.v" "PS2_Command_Out" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/PS2_Controller.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543797289318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2Mouse ps2Mouse:mouse " "Elaborating entity \"ps2Mouse\" for hierarchy \"ps2Mouse:mouse\"" {  } { { "main.v" "mouse" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/main.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543797289320 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 mouse.v(89) " "Verilog HDL assignment warning at mouse.v(89): truncated value with size 32 to match size of target (2)" {  } { { "mouse.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/mouse.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543797289321 "|main|ps2Mouse:mouse"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 mouse.v(96) " "Verilog HDL assignment warning at mouse.v(96): truncated value with size 32 to match size of target (2)" {  } { { "mouse.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/mouse.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543797289321 "|main|ps2Mouse:mouse"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 mouse.v(107) " "Verilog HDL assignment warning at mouse.v(107): truncated value with size 32 to match size of target (11)" {  } { { "mouse.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/mouse.v" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543797289321 "|main|ps2Mouse:mouse"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 mouse.v(120) " "Verilog HDL assignment warning at mouse.v(120): truncated value with size 32 to match size of target (11)" {  } { { "mouse.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/mouse.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543797289321 "|main|ps2Mouse:mouse"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 mouse.v(127) " "Verilog HDL assignment warning at mouse.v(127): truncated value with size 32 to match size of target (2)" {  } { { "mouse.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/mouse.v" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543797289321 "|main|ps2Mouse:mouse"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 mouse.v(137) " "Verilog HDL assignment warning at mouse.v(137): truncated value with size 32 to match size of target (11)" {  } { { "mouse.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/mouse.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543797289321 "|main|ps2Mouse:mouse"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 mouse.v(153) " "Verilog HDL assignment warning at mouse.v(153): truncated value with size 32 to match size of target (11)" {  } { { "mouse.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/mouse.v" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543797289322 "|main|ps2Mouse:mouse"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "twoComp ps2Mouse:mouse\|twoComp:compX " "Elaborating entity \"twoComp\" for hierarchy \"ps2Mouse:mouse\|twoComp:compX\"" {  } { { "mouse.v" "compX" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/mouse.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543797289323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit8Adder ps2Mouse:mouse\|twoComp:compX\|bit8Adder:comb_11 " "Elaborating entity \"bit8Adder\" for hierarchy \"ps2Mouse:mouse\|twoComp:compX\|bit8Adder:comb_11\"" {  } { { "mouse.v" "comb_11" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/mouse.v" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543797289324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fullAdder ps2Mouse:mouse\|twoComp:compX\|bit8Adder:comb_11\|fullAdder:bit1 " "Elaborating entity \"fullAdder\" for hierarchy \"ps2Mouse:mouse\|twoComp:compX\|bit8Adder:comb_11\|fullAdder:bit1\"" {  } { { "mouse.v" "bit1" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/mouse.v" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543797289325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buzzing buzzing:buz " "Elaborating entity \"buzzing\" for hierarchy \"buzzing:buz\"" {  } { { "main.v" "buz" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/main.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543797289329 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 GPIOTest.v(34) " "Verilog HDL assignment warning at GPIOTest.v(34): truncated value with size 32 to match size of target (30)" {  } { { "GPIOTest.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/GPIOTest.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543797289331 "|main|buzzing:buz"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "40 10 GPIOTest.v(65) " "Verilog HDL assignment warning at GPIOTest.v(65): truncated value with size 40 to match size of target (10)" {  } { { "GPIOTest.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/GPIOTest.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543797289331 "|main|buzzing:buz"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 GPIOTest.v(72) " "Verilog HDL assignment warning at GPIOTest.v(72): truncated value with size 32 to match size of target (30)" {  } { { "GPIOTest.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/GPIOTest.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543797289331 "|main|buzzing:buz"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "enjoy enjoy:joy " "Elaborating entity \"enjoy\" for hierarchy \"enjoy:joy\"" {  } { { "main.v" "joy" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/main.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543797289331 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 main.v(130) " "Verilog HDL assignment warning at main.v(130): truncated value with size 32 to match size of target (10)" {  } { { "main.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/main.v" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543797289333 "|main|enjoy:joy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 main.v(149) " "Verilog HDL assignment warning at main.v(149): truncated value with size 32 to match size of target (10)" {  } { { "main.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/main.v" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543797289333 "|main|enjoy:joy"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART2 enjoy:joy\|UART2:uart " "Elaborating entity \"UART2\" for hierarchy \"enjoy:joy\|UART2:uart\"" {  } { { "main.v" "uart" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/main.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543797289333 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 8 PS2_Data_In 1 8 " "Port \"ordered port 8\" on the entity instantiation of \"PS2_Data_In\" is connected to a signal of width 1. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "PS2_Controller.v" "PS2_Data_In" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/PS2_Controller.v" 145 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1543797289433 "|main|ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Data_In:PS2_Data_In"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "6 " "Inferred 6 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "PP2VerilogDrawingController:drawings\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"PP2VerilogDrawingController:drawings\|Mult0\"" {  } { { "IH8Verilog_main.v" "Mult0" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/IH8Verilog_main.v" 90 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1543797290986 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "PP2VerilogDrawingController:drawings\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"PP2VerilogDrawingController:drawings\|Mult1\"" {  } { { "IH8Verilog_main.v" "Mult1" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/IH8Verilog_main.v" 92 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1543797290986 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "PP2VerilogDrawingController:drawings\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"PP2VerilogDrawingController:drawings\|Mult2\"" {  } { { "IH8Verilog_main.v" "Mult2" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/IH8Verilog_main.v" 94 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1543797290986 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "buzzing:buz\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"buzzing:buz\|Div0\"" {  } { { "GPIOTest.v" "Div0" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/GPIOTest.v" 27 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1543797290986 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "PP2VerilogDrawingController:drawings\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"PP2VerilogDrawingController:drawings\|Mult3\"" {  } { { "IH8Verilog_main.v" "Mult3" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/IH8Verilog_main.v" 96 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1543797290986 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "buzzing:buz\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"buzzing:buz\|Div1\"" {  } { { "GPIOTest.v" "Div1" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/GPIOTest.v" 62 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1543797290986 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1543797290986 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PP2VerilogDrawingController:drawings\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"PP2VerilogDrawingController:drawings\|lpm_mult:Mult0\"" {  } { { "IH8Verilog_main.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/IH8Verilog_main.v" 90 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543797291023 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PP2VerilogDrawingController:drawings\|lpm_mult:Mult0 " "Instantiated megafunction \"PP2VerilogDrawingController:drawings\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797291023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 9 " "Parameter \"LPM_WIDTHB\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797291023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 17 " "Parameter \"LPM_WIDTHP\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797291023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 17 " "Parameter \"LPM_WIDTHR\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797291023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797291023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797291023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797291023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797291023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797291023 ""}  } { { "IH8Verilog_main.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/IH8Verilog_main.v" 90 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543797291023 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "PP2VerilogDrawingController:drawings\|lpm_mult:Mult0\|multcore:mult_core PP2VerilogDrawingController:drawings\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"PP2VerilogDrawingController:drawings\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"PP2VerilogDrawingController:drawings\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "IH8Verilog_main.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/IH8Verilog_main.v" 90 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543797291051 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "PP2VerilogDrawingController:drawings\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder PP2VerilogDrawingController:drawings\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"PP2VerilogDrawingController:drawings\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"PP2VerilogDrawingController:drawings\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "IH8Verilog_main.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/IH8Verilog_main.v" 90 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543797291065 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "PP2VerilogDrawingController:drawings\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] PP2VerilogDrawingController:drawings\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"PP2VerilogDrawingController:drawings\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"PP2VerilogDrawingController:drawings\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "IH8Verilog_main.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/IH8Verilog_main.v" 90 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543797291088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mgh " "Found entity 1: add_sub_mgh" {  } { { "db/add_sub_mgh.tdf" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/db/add_sub_mgh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543797291128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543797291128 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "PP2VerilogDrawingController:drawings\|lpm_mult:Mult0\|altshift:external_latency_ffs PP2VerilogDrawingController:drawings\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"PP2VerilogDrawingController:drawings\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"PP2VerilogDrawingController:drawings\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "IH8Verilog_main.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/IH8Verilog_main.v" 90 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543797291141 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PP2VerilogDrawingController:drawings\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"PP2VerilogDrawingController:drawings\|lpm_mult:Mult1\"" {  } { { "IH8Verilog_main.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/IH8Verilog_main.v" 92 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543797291147 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PP2VerilogDrawingController:drawings\|lpm_mult:Mult1 " "Instantiated megafunction \"PP2VerilogDrawingController:drawings\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 15 " "Parameter \"LPM_WIDTHA\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797291147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797291147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 23 " "Parameter \"LPM_WIDTHP\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797291147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 23 " "Parameter \"LPM_WIDTHR\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797291147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797291147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797291147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797291147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797291147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797291147 ""}  } { { "IH8Verilog_main.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/IH8Verilog_main.v" 92 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543797291147 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "PP2VerilogDrawingController:drawings\|lpm_mult:Mult1\|multcore:mult_core PP2VerilogDrawingController:drawings\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"PP2VerilogDrawingController:drawings\|lpm_mult:Mult1\|multcore:mult_core\", which is child of megafunction instantiation \"PP2VerilogDrawingController:drawings\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "IH8Verilog_main.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/IH8Verilog_main.v" 92 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543797291150 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "PP2VerilogDrawingController:drawings\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder PP2VerilogDrawingController:drawings\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"PP2VerilogDrawingController:drawings\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"PP2VerilogDrawingController:drawings\|lpm_mult:Mult1\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "IH8Verilog_main.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/IH8Verilog_main.v" 92 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543797291151 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "PP2VerilogDrawingController:drawings\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\] PP2VerilogDrawingController:drawings\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"PP2VerilogDrawingController:drawings\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\]\", which is child of megafunction instantiation \"PP2VerilogDrawingController:drawings\|lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "IH8Verilog_main.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/IH8Verilog_main.v" 92 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543797291155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lgh " "Found entity 1: add_sub_lgh" {  } { { "db/add_sub_lgh.tdf" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/db/add_sub_lgh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543797291187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543797291187 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "PP2VerilogDrawingController:drawings\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add PP2VerilogDrawingController:drawings\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"PP2VerilogDrawingController:drawings\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"PP2VerilogDrawingController:drawings\|lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "IH8Verilog_main.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/IH8Verilog_main.v" 92 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543797291192 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "PP2VerilogDrawingController:drawings\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] PP2VerilogDrawingController:drawings\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"PP2VerilogDrawingController:drawings\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"PP2VerilogDrawingController:drawings\|lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "IH8Verilog_main.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/IH8Verilog_main.v" 92 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543797291194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_pgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_pgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_pgh " "Found entity 1: add_sub_pgh" {  } { { "db/add_sub_pgh.tdf" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/db/add_sub_pgh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543797291231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543797291231 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "PP2VerilogDrawingController:drawings\|lpm_mult:Mult1\|altshift:external_latency_ffs PP2VerilogDrawingController:drawings\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"PP2VerilogDrawingController:drawings\|lpm_mult:Mult1\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"PP2VerilogDrawingController:drawings\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "IH8Verilog_main.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/IH8Verilog_main.v" 92 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543797291234 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PP2VerilogDrawingController:drawings\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"PP2VerilogDrawingController:drawings\|lpm_mult:Mult2\"" {  } { { "IH8Verilog_main.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/IH8Verilog_main.v" 94 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543797291238 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PP2VerilogDrawingController:drawings\|lpm_mult:Mult2 " "Instantiated megafunction \"PP2VerilogDrawingController:drawings\|lpm_mult:Mult2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 15 " "Parameter \"LPM_WIDTHA\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797291238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797291238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 23 " "Parameter \"LPM_WIDTHP\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797291238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 23 " "Parameter \"LPM_WIDTHR\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797291238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797291238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797291238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797291238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797291238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797291238 ""}  } { { "IH8Verilog_main.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/IH8Verilog_main.v" 94 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543797291238 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "buzzing:buz\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"buzzing:buz\|lpm_divide:Div0\"" {  } { { "GPIOTest.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/GPIOTest.v" 27 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543797291269 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "buzzing:buz\|lpm_divide:Div0 " "Instantiated megafunction \"buzzing:buz\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 25 " "Parameter \"LPM_WIDTHN\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797291269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 40 " "Parameter \"LPM_WIDTHD\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797291269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797291269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797291269 ""}  } { { "GPIOTest.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/GPIOTest.v" 27 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543797291269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ikm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ikm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ikm " "Found entity 1: lpm_divide_ikm" {  } { { "db/lpm_divide_ikm.tdf" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/db/lpm_divide_ikm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543797291307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543797291307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_7nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_7nh " "Found entity 1: sign_div_unsign_7nh" {  } { { "db/sign_div_unsign_7nh.tdf" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/db/sign_div_unsign_7nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543797291318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543797291318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_2af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_2af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_2af " "Found entity 1: alt_u_div_2af" {  } { { "db/alt_u_div_2af.tdf" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/db/alt_u_div_2af.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543797291409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543797291409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543797291468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543797291468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543797291502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543797291502 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PP2VerilogDrawingController:drawings\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"PP2VerilogDrawingController:drawings\|lpm_mult:Mult3\"" {  } { { "IH8Verilog_main.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/IH8Verilog_main.v" 96 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543797291509 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PP2VerilogDrawingController:drawings\|lpm_mult:Mult3 " "Instantiated megafunction \"PP2VerilogDrawingController:drawings\|lpm_mult:Mult3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797291509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 9 " "Parameter \"LPM_WIDTHB\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797291509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 25 " "Parameter \"LPM_WIDTHP\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797291509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 25 " "Parameter \"LPM_WIDTHR\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797291509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797291509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797291509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797291509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797291509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797291509 ""}  } { { "IH8Verilog_main.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/IH8Verilog_main.v" 96 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543797291509 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "PP2VerilogDrawingController:drawings\|lpm_mult:Mult3\|multcore:mult_core PP2VerilogDrawingController:drawings\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"PP2VerilogDrawingController:drawings\|lpm_mult:Mult3\|multcore:mult_core\", which is child of megafunction instantiation \"PP2VerilogDrawingController:drawings\|lpm_mult:Mult3\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "IH8Verilog_main.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/IH8Verilog_main.v" 96 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543797291512 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "PP2VerilogDrawingController:drawings\|lpm_mult:Mult3\|multcore:mult_core\|mpar_add:padder PP2VerilogDrawingController:drawings\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"PP2VerilogDrawingController:drawings\|lpm_mult:Mult3\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"PP2VerilogDrawingController:drawings\|lpm_mult:Mult3\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "IH8Verilog_main.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/IH8Verilog_main.v" 96 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543797291514 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "PP2VerilogDrawingController:drawings\|lpm_mult:Mult3\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\] PP2VerilogDrawingController:drawings\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"PP2VerilogDrawingController:drawings\|lpm_mult:Mult3\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\]\", which is child of megafunction instantiation \"PP2VerilogDrawingController:drawings\|lpm_mult:Mult3\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "IH8Verilog_main.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/IH8Verilog_main.v" 96 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543797291517 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "PP2VerilogDrawingController:drawings\|lpm_mult:Mult3\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add PP2VerilogDrawingController:drawings\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"PP2VerilogDrawingController:drawings\|lpm_mult:Mult3\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"PP2VerilogDrawingController:drawings\|lpm_mult:Mult3\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "IH8Verilog_main.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/IH8Verilog_main.v" 96 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543797291521 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "PP2VerilogDrawingController:drawings\|lpm_mult:Mult3\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] PP2VerilogDrawingController:drawings\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"PP2VerilogDrawingController:drawings\|lpm_mult:Mult3\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"PP2VerilogDrawingController:drawings\|lpm_mult:Mult3\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "IH8Verilog_main.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/IH8Verilog_main.v" 96 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543797291526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_qgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_qgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_qgh " "Found entity 1: add_sub_qgh" {  } { { "db/add_sub_qgh.tdf" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/db/add_sub_qgh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543797291569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543797291569 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "PP2VerilogDrawingController:drawings\|lpm_mult:Mult3\|altshift:external_latency_ffs PP2VerilogDrawingController:drawings\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"PP2VerilogDrawingController:drawings\|lpm_mult:Mult3\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"PP2VerilogDrawingController:drawings\|lpm_mult:Mult3\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "IH8Verilog_main.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/IH8Verilog_main.v" 96 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543797291572 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "buzzing:buz\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"buzzing:buz\|lpm_divide:Div1\"" {  } { { "GPIOTest.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/GPIOTest.v" 62 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543797291578 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "buzzing:buz\|lpm_divide:Div1 " "Instantiated megafunction \"buzzing:buz\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 40 " "Parameter \"LPM_WIDTHN\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797291578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797291578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797291578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797291578 ""}  } { { "GPIOTest.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/GPIOTest.v" 62 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543797291578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ajm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ajm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ajm " "Found entity 1: lpm_divide_ajm" {  } { { "db/lpm_divide_ajm.tdf" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/db/lpm_divide_ajm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543797291609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543797291609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_2mh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_2mh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_2mh " "Found entity 1: sign_div_unsign_2mh" {  } { { "db/sign_div_unsign_2mh.tdf" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/db/sign_div_unsign_2mh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543797291618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543797291618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_b7f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_b7f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_b7f " "Found entity 1: alt_u_div_b7f" {  } { { "db/alt_u_div_b7f.tdf" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/db/alt_u_div_b7f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543797291663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543797291663 ""}
{ "Warning" "WSGN_USE_OPENCORE" "" "OpenCore Simulation-Only Evaluation feature is turned on for all cores in the design" { { "Warning" "WSGN_OCP_NOT_SUPPORTED_BY_ALL_CORES" "" "Some cores in this design do not support the OpenCore Plus Hardware Evaluation feature" { { "Warning" "WSGN_NO_OCP_SUPPORT_FOR_CORE" "SDI Interface (SD, HD) " "\"SDI Interface (SD, HD)\" does not support the OpenCore Plus Hardware Evaluation feature" {  } {  } 0 12192 "\"%1!s!\" does not support the OpenCore Plus Hardware Evaluation feature" 0 0 "Design Software" 0 -1 1543797292290 ""}  } {  } 0 12191 "Some cores in this design do not support the OpenCore Plus Hardware Evaluation feature" 0 0 "Design Software" 0 -1 1543797292290 ""}  } {  } 0 12189 "OpenCore Simulation-Only Evaluation feature is turned on for all cores in the design" 0 0 "Analysis & Synthesis" 0 -1 1543797292290 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "8 " "8 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1543797292334 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGAsync GND " "Pin \"VGAsync\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/main.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543797293696 "|main|VGAsync"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[2\] GND " "Pin \"leds\[2\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/main.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543797293696 "|main|leds[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[3\] GND " "Pin \"leds\[3\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/main.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543797293696 "|main|leds[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[6\] GND " "Pin \"leds\[6\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/main.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543797293696 "|main|leds[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[7\] GND " "Pin \"leds\[7\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/main.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543797293696 "|main|leds[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[9\] GND " "Pin \"leds\[9\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/main.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543797293696 "|main|leds[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1543797293696 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1543797293870 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "40 " "40 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1543797295464 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "clocked_audio_output 13 " "Ignored 13 assignments for entity \"clocked_audio_output\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1543797295607 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "test 16 " "Ignored 16 assignments for entity \"test\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME clocked_audio_output -entity test -sip test.sip -library lib_test " "Assignment for entity set_global_assignment -name IP_TOOL_NAME clocked_audio_output -entity test -sip test.sip -library lib_test was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543797295607 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 16.1 -entity test -sip test.sip -library lib_test " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 16.1 -entity test -sip test.sip -library lib_test was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543797295607 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity test -sip test.sip -library lib_test " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity test -sip test.sip -library lib_test was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543797295607 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1543797295607 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/output_files/main.map.smsg " "Generated suppressed messages file C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/output_files/main.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543797295684 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1543797296044 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543797296044 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "19 " "Design contains 19 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[0\] " "No output dependent on input pin \"sw\[0\]\"" {  } { { "main.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/main.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543797296346 "|main|sw[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[1\] " "No output dependent on input pin \"sw\[1\]\"" {  } { { "main.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/main.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543797296346 "|main|sw[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[2\] " "No output dependent on input pin \"sw\[2\]\"" {  } { { "main.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/main.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543797296346 "|main|sw[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[3\] " "No output dependent on input pin \"sw\[3\]\"" {  } { { "main.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/main.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543797296346 "|main|sw[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[4\] " "No output dependent on input pin \"sw\[4\]\"" {  } { { "main.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/main.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543797296346 "|main|sw[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[5\] " "No output dependent on input pin \"sw\[5\]\"" {  } { { "main.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/main.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543797296346 "|main|sw[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[6\] " "No output dependent on input pin \"sw\[6\]\"" {  } { { "main.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/main.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543797296346 "|main|sw[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[7\] " "No output dependent on input pin \"sw\[7\]\"" {  } { { "main.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/main.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543797296346 "|main|sw[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[8\] " "No output dependent on input pin \"sw\[8\]\"" {  } { { "main.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/main.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543797296346 "|main|sw[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[9\] " "No output dependent on input pin \"sw\[9\]\"" {  } { { "main.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/main.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543797296346 "|main|sw[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[10\] " "No output dependent on input pin \"sw\[10\]\"" {  } { { "main.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/main.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543797296346 "|main|sw[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[11\] " "No output dependent on input pin \"sw\[11\]\"" {  } { { "main.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/main.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543797296346 "|main|sw[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[12\] " "No output dependent on input pin \"sw\[12\]\"" {  } { { "main.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/main.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543797296346 "|main|sw[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[13\] " "No output dependent on input pin \"sw\[13\]\"" {  } { { "main.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/main.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543797296346 "|main|sw[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[14\] " "No output dependent on input pin \"sw\[14\]\"" {  } { { "main.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/main.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543797296346 "|main|sw[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[15\] " "No output dependent on input pin \"sw\[15\]\"" {  } { { "main.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/main.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543797296346 "|main|sw[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[16\] " "No output dependent on input pin \"sw\[16\]\"" {  } { { "main.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/main.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543797296346 "|main|sw[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[17\] " "No output dependent on input pin \"sw\[17\]\"" {  } { { "main.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/main.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543797296346 "|main|sw[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[3\] " "No output dependent on input pin \"key\[3\]\"" {  } { { "main.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/main.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543797296346 "|main|key[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1543797296346 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4966 " "Implemented 4966 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "26 " "Implemented 26 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1543797296347 ""} { "Info" "ICUT_CUT_TM_OPINS" "50 " "Implemented 50 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1543797296347 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "4 " "Implemented 4 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1543797296347 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4526 " "Implemented 4526 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1543797296347 ""} { "Info" "ICUT_CUT_TM_RAMS" "360 " "Implemented 360 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1543797296347 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1543797296347 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 97 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 97 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4873 " "Peak virtual memory: 4873 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543797296404 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 02 19:34:56 2018 " "Processing ended: Sun Dec 02 19:34:56 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543797296404 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543797296404 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543797296404 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1543797296404 ""}
