
---------- Begin Simulation Statistics ----------
final_tick                               1774454923000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  22669                       # Simulator instruction rate (inst/s)
host_mem_usage                                 887576                       # Number of bytes of host memory used
host_op_rate                                    42728                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   441.14                       # Real time elapsed on the host
host_tick_rate                               49489954                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000010                       # Number of instructions simulated
sim_ops                                      18849211                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.021832                       # Number of seconds simulated
sim_ticks                                 21832064250                       # Number of ticks simulated
system.cpu.committedInsts                           8                       # Number of instructions committed
system.cpu.committedOps                            15                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           3                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          12                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               19                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         19                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                     11                       # Number of float alu accesses
system.cpu.num_fp_insts                            11                       # number of float instructions
system.cpu.num_fp_register_reads                   19                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                  11                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     7                       # Number of integer alu accesses
system.cpu.num_int_insts                            7                       # number of integer instructions
system.cpu.num_int_register_reads                  15                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  4                       # number of times the integer registers were written
system.cpu.num_load_insts                           3                       # Number of load instructions
system.cpu.num_mem_refs                             3                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                         6     40.00%     40.00% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     40.00% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     40.00% # Class of executed instruction
system.cpu.op_class::FloatAdd                       1      6.67%     46.67% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   2     13.33%     60.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  3     20.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::MemRead                        0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   3     20.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         15                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       243877                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        496728                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      3682637                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            9                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect         7348                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      4032920                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      3155695                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      3682637                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       526942                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         5026359                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS          493182                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted         1674                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          14441016                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         14511566                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts         7399                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            1162057                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1545588                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls        23852                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts     33171324                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000002                       # Number of instructions committed
system.switch_cpus.commit.committedOps       18849196                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     39330340                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.479253                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.689436                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     35332534     89.84%     89.84% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       793675      2.02%     91.85% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       372689      0.95%     92.80% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       561109      1.43%     94.23% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       444471      1.13%     95.36% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       201466      0.51%     95.87% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6        74758      0.19%     96.06% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7         4050      0.01%     96.07% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1545588      3.93%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     39330340                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts            7755697                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls       133713                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          14669480                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               3342337                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass         3302      0.02%      0.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     10301514     54.65%     54.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult       106274      0.56%     55.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     55.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd       637733      3.38%     58.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     58.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     58.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     58.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     58.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     58.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     58.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     58.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd          216      0.00%     58.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     58.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu       216430      1.15%     59.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     59.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt         2916      0.02%     59.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc       269023      1.43%     61.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     61.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     61.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     61.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     61.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     61.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     61.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd       956439      5.07%     66.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     66.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     66.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt       159408      0.85%     67.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        53135      0.28%     67.41% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     67.41% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult       850169      4.51%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      1115630      5.92%     77.84% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       842245      4.47%     82.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead      2226707     11.81%     94.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite      1108055      5.88%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     18849196                       # Class of committed instruction
system.switch_cpus.commit.refs                5292637                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000002                       # Number of Instructions Simulated
system.switch_cpus.committedOps              18849196                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       4.366410                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 4.366410                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      30300533                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       64778949                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          3607294                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           8519833                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         389332                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        820324                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses            12377280                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                  2077                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses            10604788                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  1998                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             5026359                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           6314890                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              36676666                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         46595                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               35719420                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           51                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles          481                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles          778664                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.115114                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      6570795                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      3648877                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.818050                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     43637325                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.769580                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.045111                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         30959125     70.95%     70.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           701926      1.61%     72.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           737791      1.69%     74.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           987202      2.26%     76.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          1260514      2.89%     79.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           779625      1.79%     81.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           901553      2.07%     83.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           745601      1.71%     84.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          6563988     15.04%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     43637325                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads          16036588                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         12337406                       # number of floating regfile writes
system.switch_cpus.idleCycles                   26783                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts         9964                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          3500218                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.311737                       # Inst execution rate
system.switch_cpus.iew.exec_refs             23364768                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores           10604788                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         7479961                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      12601991                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts          129                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts     13733267                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     61090615                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      12759980                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       423569                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      57275839                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents          30217                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       1432691                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         389332                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       1349731                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        24659                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       322450                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses           34                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          334                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            5                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      9259638                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores     11782966                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          334                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect         3444                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect         6520                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          42223757                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              52851434                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.718990                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          30358457                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.210409                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               56277117                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         76788080                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        26464465                       # number of integer regfile writes
system.switch_cpus.ipc                       0.229021                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.229021                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass      3292533      5.71%      5.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      27629842     47.89%     53.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult       106274      0.18%     53.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     53.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd       639125      1.11%     54.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     54.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     54.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     54.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     54.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     54.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     54.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     54.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd          224      0.00%     54.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     54.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu       216766      0.38%     55.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     55.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt         2972      0.01%     55.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc       269086      0.47%     55.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     55.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     55.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     55.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     55.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     55.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     55.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd       956439      1.66%     57.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     57.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     57.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt       159408      0.28%     57.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        53135      0.09%     57.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     57.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult       850169      1.47%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      3658122      6.34%     65.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      3730932      6.47%     72.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead      9259644     16.05%     88.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite      6874742     11.91%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       57699413                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        22799613                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads     43414599                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     19503911                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     38364961                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             3099702                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.053722                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          181873      5.87%      5.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      5.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      5.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      5.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      5.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      5.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      5.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      5.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      5.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      5.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      5.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      5.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      5.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu            437      0.01%      5.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      5.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      5.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc           322      0.01%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         202636      6.54%     12.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite        472929     15.26%     27.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead      1664432     53.70%     81.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite       577073     18.62%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       34706969                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    118781474                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     33347523                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     64967342                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           60804324                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          57699413                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded       286291                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined     42241355                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        60225                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved       262439                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined     16668920                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     43637325                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.322249                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.373500                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     30984961     71.01%     71.01% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1202772      2.76%     73.76% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1660065      3.80%     77.57% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1271048      2.91%     80.48% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2015644      4.62%     85.10% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      1815241      4.16%     89.26% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      2173316      4.98%     94.24% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       929534      2.13%     96.37% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      1584744      3.63%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     43637325                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.321438                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             6314972                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   122                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        14344                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      3383176                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     12601991                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores     13733267                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        31197428                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                 43664108                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles         8909273                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      20372182                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         141363                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          4024441                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents         473008                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents          2542                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     155524533                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       62310398                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     56532198                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           8764733                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents       21036167                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         389332                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      21549537                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         36159918                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups     18820724                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     86156944                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           5624326                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             84844056                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           108348191                       # The number of ROB writes
system.switch_cpus.timesIdled                     415                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       252381                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       181399                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       506145                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         181399                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1774454923000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             126912                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       118614                       # Transaction distribution
system.membus.trans_dist::CleanEvict           125263                       # Transaction distribution
system.membus.trans_dist::ReadExReq            125939                       # Transaction distribution
system.membus.trans_dist::ReadExResp           125939                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        126912                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       749579                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       749579                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 749579                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     23773760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     23773760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                23773760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            252851                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  252851    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              252851                       # Request fanout histogram
system.membus.reqLayer2.occupancy           997896500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1317621000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.0                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  21832064250                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1774454923000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 1774454923000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1774454923000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            127821                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       244159                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          612                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          318727                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           125942                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          125942                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           970                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       126852                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2552                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       757356                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                759908                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       101248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     24213568                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               24314816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          311117                       # Total snoops (count)
system.tol2bus.snoopTraffic                   7591360                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           564881                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.321130                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.466911                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 383481     67.89%     67.89% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 181400     32.11%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             564881                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          379226500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         379186500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1452000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1774454923000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst          572                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data          341                       # number of demand (read+write) hits
system.l2.demand_hits::total                      913                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst          572                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data          341                       # number of overall hits
system.l2.overall_hits::total                     913                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst          396                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       252451                       # number of demand (read+write) misses
system.l2.demand_misses::total                 252851                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 2                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst          396                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       252451                       # number of overall misses
system.l2.overall_misses::total                252851                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst     32349000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  20582939000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      20615288000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     32349000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  20582939000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     20615288000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst          968                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       252792                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               253764                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          968                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       252792                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              253764                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.409091                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.998651                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.996402                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.409091                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.998651                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.996402                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 81689.393939                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 81532.412230                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 81531.368276                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 81689.393939                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 81532.412230                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 81531.368276                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              118615                       # number of writebacks
system.l2.writebacks::total                    118615                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst          396                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       252451                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            252847                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          396                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       252451                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           252847                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     28389000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  18058429000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  18086818000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     28389000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  18058429000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  18086818000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.409091                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.998651                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.996386                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.409091                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.998651                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.996386                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 71689.393939                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 71532.412230                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 71532.658090                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 71689.393939                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 71532.412230                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 71532.658090                       # average overall mshr miss latency
system.l2.replacements                         311117                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       125544                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           125544                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       125544                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       125544                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          612                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              612                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          612                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          612                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       114160                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        114160                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     3                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data       125939                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              125939                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   9896447500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    9896447500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data       125942                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            125942                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.999976                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999976                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 78581.277444                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 78581.277444                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data       125939                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         125939                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   8637057500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   8637057500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.999976                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999976                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 68581.277444                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 68581.277444                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst          572                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                572                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst          396                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              398                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     32349000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     32349000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          968                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            970                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.409091                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.410309                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 81689.393939                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81278.894472                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          396                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          396                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     28389000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     28389000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.409091                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.408247                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 71689.393939                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71689.393939                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data          338                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               338                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            2                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data       126512                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          126514                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  10686491500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  10686491500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data       126850                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        126852                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.997335                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.997335                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 84470.180694                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84468.845345                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       126512                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       126512                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data   9421371500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   9421371500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.997335                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.997320                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 74470.180694                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 74470.180694                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1774454923000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7974.737352                       # Cycle average of tags in use
system.l2.tags.total_refs                      376159                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    311117                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.209060                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              1752622859500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     433.142049                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.102176                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.092682                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    12.975319                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  7528.425127                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.052874                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000012                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000011                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.001584                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.918997                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.973479                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          115                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          559                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         5319                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2198                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   4368461                       # Number of tag accesses
system.l2.tags.data_accesses                  4368461                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1774454923000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst        25344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     16156864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           16182464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        25344                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         25472                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      7591296                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         7591296                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst          396                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       252451                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              252851                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       118614                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             118614                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst              5863                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data              5863                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst      1160861                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    740052054                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             741224642                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst         5863                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      1160861                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1166724                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      347713158                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            347713158                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      347713158                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst             5863                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data             5863                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      1160861                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    740052054                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1088937799                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    118614.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       396.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    252451.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000290950500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7110                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7110                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              607959                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             111704                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      252847                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     118614                       # Number of write requests accepted
system.mem_ctrls.readBursts                    252847                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   118614                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             15774                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             16209                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             16140                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             16033                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             15838                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             15912                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             15579                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             15580                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             15357                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             15709                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            15755                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            15673                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            15629                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            16091                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            15881                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            15687                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7470                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              7579                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              7577                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7454                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7367                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              7441                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7408                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              7213                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              7243                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              7442                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7467                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             7295                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             7357                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             7538                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             7462                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             7274                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.48                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.22                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2982003500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1264235000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              7722884750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11793.71                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30543.71                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   227210                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   95792                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 89.86                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                80.76                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                252847                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               118614                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  179028                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   25955                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   23968                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   23888                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1725                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6055                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   6582                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   6933                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7657                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   8603                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7508                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        48429                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    490.814677                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   295.311668                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   398.702105                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        13176     27.21%     27.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         5867     12.11%     39.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         5425     11.20%     50.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2328      4.81%     55.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2302      4.75%     60.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2521      5.21%     65.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1568      3.24%     68.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2620      5.41%     73.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        12622     26.06%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        48429                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7110                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      35.558087                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     32.912745                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    100.800769                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511          7107     99.96%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023            2      0.03%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-8703            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7110                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7110                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.678903                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.643073                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.129281                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4911     69.07%     69.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              353      4.96%     74.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1316     18.51%     92.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              361      5.08%     97.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               99      1.39%     99.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               57      0.80%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               13      0.18%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7110                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               16182208                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7589568                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                16182208                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7591296                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       741.21                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       347.63                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    741.21                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    347.71                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.51                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.79                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.72                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   21831941500                       # Total gap between requests
system.mem_ctrls.avgGap                      58773.17                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        25344                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     16156864                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7589568                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 1160861.369304553838                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 740052054.399757385254                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 347634008.085149347782                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst          396                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       252451                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       118614                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     12110750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   7710774000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 505228167750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     30582.70                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     30543.65                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   4259431.16                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    86.95                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            172231080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             91539195                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           898083480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          308387160                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1722835920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       8688686700                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1066698240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        12948461775                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        593.093792                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2640309000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    728780000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  18462965250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            173573400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             92248860                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           907244100                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          310636980                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1722835920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       8687529030                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1067672640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        12961740930                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        593.702033                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2644297000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    728780000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  18458977250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 1752622858750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    21832054250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1774454923000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           10                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      6313807                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          6313817                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           10                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      6313807                       # number of overall hits
system.cpu.icache.overall_hits::total         6313817                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         1083                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1085                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         1083                       # number of overall misses
system.cpu.icache.overall_misses::total          1085                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     45689500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     45689500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     45689500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     45689500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           12                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      6314890                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      6314902                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           12                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      6314890                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      6314902                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.166667                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000171                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000172                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.166667                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000171                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000172                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 42187.903970                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 42110.138249                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 42187.903970                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 42110.138249                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           25                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    12.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          612                       # number of writebacks
system.cpu.icache.writebacks::total               612                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          115                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          115                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          115                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          115                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst          968                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          968                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst          968                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          968                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     39831500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     39831500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     39831500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     39831500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000153                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000153                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000153                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000153                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 41148.243802                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41148.243802                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 41148.243802                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41148.243802                       # average overall mshr miss latency
system.cpu.icache.replacements                    612                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           10                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      6313807                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         6313817                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         1083                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1085                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     45689500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     45689500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           12                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      6314890                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      6314902                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.166667                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000171                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000172                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 42187.903970                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 42110.138249                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          115                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          115                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst          968                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          968                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     39831500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     39831500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000153                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000153                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 41148.243802                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41148.243802                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1774454923000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             3.807006                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              486676                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               612                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            795.222222                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      1752622859500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.002235                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     3.804771                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000004                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.007431                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.007436                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          358                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           24                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          334                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.699219                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          12630774                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         12630774                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1774454923000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1774454923000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1774454923000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1774454923000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1774454923000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1774454923000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1774454923000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            1                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     11833345                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         11833346                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            1                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     13304058                       # number of overall hits
system.cpu.dcache.overall_hits::total        13304059                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            2                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       557902                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         557904                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            2                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       652047                       # number of overall misses
system.cpu.dcache.overall_misses::total        652049                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  43273321998                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  43273321998                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  43273321998                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  43273321998                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            3                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     12391247                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     12391250                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            3                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     13956105                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     13956108                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.666667                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.045024                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.045024                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.666667                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.046721                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.046721                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 77564.378687                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 77564.100630                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 66365.341759                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 66365.138200                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      3669541                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets        20796                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             24377                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets             296                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs   150.532920                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    70.256757                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       125544                       # number of writebacks
system.cpu.dcache.writebacks::total            125544                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       352875                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       352875                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       352875                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       352875                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       205027                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       205027                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       252793                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       252793                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  16540249498                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  16540249498                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  20977662498                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  20977662498                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.016546                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.016546                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.018113                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.018113                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 80673.518600                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 80673.518600                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 82983.557686                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 82983.557686                       # average overall mshr miss latency
system.cpu.dcache.replacements                 251769                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     10008997                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        10008998                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       431959                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        431961                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  33061982000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  33061982000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            3                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     10440956                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     10440959                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.666667                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.041372                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.041372                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 76539.629919                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 76539.275536                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       352875                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       352875                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        79084                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        79084                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   6454851500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   6454851500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.007574                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007574                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 81620.194983                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 81620.194983                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      1824348                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1824348                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       125943                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       125943                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  10211339998                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  10211339998                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      1950291                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1950291                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.064577                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.064577                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 81079.059559                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 81079.059559                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       125943                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       125943                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  10085397998                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  10085397998                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.064577                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.064577                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 80079.067499                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 80079.067499                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data      1470713                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total       1470713                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data        94145                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        94145                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data      1564858                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total      1564858                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.060162                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.060162                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data        47766                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        47766                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data   4437413000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total   4437413000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.030524                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.030524                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 92898.986727                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 92898.986727                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1774454923000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            12.563343                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            12373159                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            251769                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             49.144887                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      1752622860500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.002258                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    12.561086                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000002                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.012267                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.012269                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          115                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          904                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          28165009                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         28165009                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               1801758682000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  65251                       # Simulator instruction rate (inst/s)
host_mem_usage                                 912328                       # Number of bytes of host memory used
host_op_rate                                   138944                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   613.02                       # Real time elapsed on the host
host_tick_rate                               44539877                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000008                       # Number of instructions simulated
sim_ops                                      85175109                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.027304                       # Number of seconds simulated
sim_ticks                                 27303759000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       311644                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        623071                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      1386267                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect           35                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect        19172                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      1406717                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      1136814                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      1386267                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       249453                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         1633154                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS          118469                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted         7745                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads           5405844                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          5178648                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts        19438                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches             650644                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       4388005                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls         5947                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts      8775518                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     29999998                       # Number of instructions committed
system.switch_cpus.commit.committedOps       66325898                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     53302148                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.244338                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.482680                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     38627295     72.47%     72.47% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      2707632      5.08%     77.55% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      2500516      4.69%     82.24% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      1134307      2.13%     84.37% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      1662441      3.12%     87.49% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       787932      1.48%     88.96% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       937291      1.76%     90.72% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       556729      1.04%     91.77% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      4388005      8.23%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     53302148                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts           59045064                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        24661                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          32951062                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              21173191                       # Number of loads committed
system.switch_cpus.commit.membars                  20                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        11693      0.02%      0.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     12270773     18.50%     18.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult        14667      0.02%     18.54% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv          378      0.00%     18.54% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd       266898      0.40%     18.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     18.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     18.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     18.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     18.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     18.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     18.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     18.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd          910      0.00%     18.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     18.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu       138509      0.21%     19.15% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     19.15% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt         5704      0.01%     19.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc        73431      0.11%     19.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     19.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     19.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift           56      0.00%     19.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     19.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     19.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     19.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd     14575714     21.98%     41.25% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     41.25% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp       256000      0.39%     41.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt           18      0.00%     41.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        30403      0.05%     41.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     41.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult     10663046     16.08%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      2060038      3.11%     60.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       284012      0.43%     61.29% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead     19113153     28.82%     90.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite      6560495      9.89%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     66325898                       # Class of committed instruction
system.switch_cpus.commit.refs               28017698                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            29999998                       # Number of Instructions Simulated
system.switch_cpus.committedOps              66325898                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.820251                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.820251                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      41232251                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       78421570                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          2571762                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           8191785                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         114535                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       2340170                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses            23510841                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                  5597                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             8993187                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  2926                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             1633154                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           4238168                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              49928795                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes          8318                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           86                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts               37274956                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles          284                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         1777                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles          229070                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.029907                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      4405026                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      1255283                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.682598                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     54450503                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.504040                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.940676                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         41751983     76.68%     76.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           451773      0.83%     77.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           805683      1.48%     78.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           925126      1.70%     80.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           833233      1.53%     82.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           574139      1.05%     83.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           814612      1.50%     84.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           385721      0.71%     85.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          7908233     14.52%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     54450503                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads          99736544                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         53983806                       # number of floating regfile writes
system.switch_cpus.idleCycles                  157015                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        29557                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          1213616                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.401598                       # Inst execution rate
system.switch_cpus.iew.exec_refs             33011371                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            8993182                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         1836329                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      23580070                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts          103                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts          838                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      9805541                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     77265744                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      24018189                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       142964                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      76537765                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents          14420                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents      11539846                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         114535                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles      11536811                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        93262                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads      1716853                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          198                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          847                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads           33                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      2406889                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores      2961031                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          847                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        12393                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        17164                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          87055336                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              75015197                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.624336                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          54351818                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.373716                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               75855489                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         76324406                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        10853946                       # number of integer regfile writes
system.switch_cpus.ipc                       0.549375                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.549375                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       818251      1.07%      1.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      16746876     21.84%     22.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        14807      0.02%     22.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv           409      0.00%     22.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd       291425      0.38%     23.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     23.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     23.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     23.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     23.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     23.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     23.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     23.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd          962      0.00%     23.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     23.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu       140293      0.18%     23.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     23.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt         6250      0.01%     23.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc        74444      0.10%     23.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     23.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     23.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift           97      0.00%     23.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     23.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     23.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     23.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd     14576311     19.01%     42.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     42.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp       256000      0.33%     42.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt           23      0.00%     42.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        30403      0.04%     42.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     42.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult     10663294     13.91%     56.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     56.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     56.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     56.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     56.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     56.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     56.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     56.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     56.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     56.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     56.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     56.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      2936214      3.83%     60.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      1009916      1.32%     62.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead     21128750     27.55%     89.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite      7986001     10.41%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       76680726                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        65428613                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads    127966997                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     61943491                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     66677937                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             3367449                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.043915                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           65055      1.93%      1.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      1.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      1.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      1.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      1.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      1.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      1.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      1.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      1.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      1.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      1.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      1.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      1.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu            828      0.02%      1.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      1.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt             49      0.00%      1.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc           388      0.01%      1.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      1.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      1.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            1      0.00%      1.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      1.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      1.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      1.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd       330858      9.83%     11.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     11.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     11.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     11.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     11.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     11.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult       711580     21.13%     32.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     32.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     32.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     32.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     32.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     32.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     32.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     32.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     32.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     32.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     32.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     32.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     32.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     32.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     32.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     32.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     32.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         267512      7.94%     40.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite        133090      3.95%     44.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead      1614569     47.95%     92.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite       243519      7.23%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       13801311                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     83229203                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     13071706                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     21528522                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           77194589                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          76680726                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded        71155                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined     10939892                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        16793                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved        65208                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      4801866                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     54450503                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.408265                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.344475                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     35929879     65.99%     65.99% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      2869172      5.27%     71.26% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      2573248      4.73%     75.98% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      2040162      3.75%     79.73% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      3000382      5.51%     85.24% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      2468126      4.53%     89.77% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      2451118      4.50%     94.27% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      1451622      2.67%     96.94% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      1666794      3.06%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     54450503                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.404216                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             4238464                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   416                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        51577                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       964147                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     23580070                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      9805541                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        36088991                       # number of misc regfile reads
system.switch_cpus.numCycles                 54607518                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        15076386                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      61448336                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         216838                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          3657909                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        2317381                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        136760                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     221599035                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       77749593                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     71271211                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           9378906                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents       23047248                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         114535                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      26221057                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          9822952                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups    100573488                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     78402804                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles         1710                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts           50                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          14422809                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts           55                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            122786695                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           151351712                       # The number of ROB writes
system.switch_cpus.timesIdled                    1941                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            5                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       443557                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       217245                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       887267                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         217246                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  27303759000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             178881                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       137847                       # Transaction distribution
system.membus.trans_dist::CleanEvict           173795                       # Transaction distribution
system.membus.trans_dist::ReadExReq            132548                       # Transaction distribution
system.membus.trans_dist::ReadExResp           132548                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        178881                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       934500                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       934500                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 934500                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     28753664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     28753664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                28753664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            311429                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  311429    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              311429                       # Request fanout histogram
system.membus.reqLayer2.occupancy          1220662500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1685001250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.2                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  27303759000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  27303759000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  27303759000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  27303759000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            280792                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       392226                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         3542                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          460185                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           162919                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          162919                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          3696                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       277095                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        10934                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1320044                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1330978                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       463232                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     44441280                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               44904512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          412396                       # Total snoops (count)
system.tol2bus.snoopTraffic                   8822144                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           856106                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.253768                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.435169                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 638855     74.62%     74.62% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 217250     25.38%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             856106                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          701555500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         660022999                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           5544998                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  27303759000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst         1812                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data       130469                       # number of demand (read+write) hits
system.l2.demand_hits::total                   132281                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst         1812                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data       130469                       # number of overall hits
system.l2.overall_hits::total                  132281                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst         1884                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       309545                       # number of demand (read+write) misses
system.l2.demand_misses::total                 311429                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst         1884                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       309545                       # number of overall misses
system.l2.overall_misses::total                311429                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst    161806000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  28880097000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      29041903000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst    161806000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  28880097000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     29041903000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst         3696                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       440014                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               443710                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst         3696                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       440014                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              443710                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.509740                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.703489                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.701875                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.509740                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.703489                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.701875                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 85884.288747                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 93298.541408                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 93253.688642                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 85884.288747                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 93298.541408                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 93253.688642                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              137846                       # number of writebacks
system.l2.writebacks::total                    137846                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst         1884                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       309545                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            311429                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst         1884                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       309545                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           311429                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst    142966000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  25784647000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  25927613000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst    142966000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  25784647000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  25927613000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.509740                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.703489                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.701875                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.509740                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.703489                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.701875                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 75884.288747                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 83298.541408                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 83253.688642                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 75884.288747                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 83298.541408                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 83253.688642                       # average overall mshr miss latency
system.l2.replacements                         412396                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       254380                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           254380                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       254380                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       254380                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         3538                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             3538                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         3538                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         3538                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       116491                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        116491                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data        30371                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 30371                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data       132548                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              132548                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data  11682912500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   11682912500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data       162919                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            162919                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.813582                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.813582                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 88140.994206                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 88140.994206                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data       132548                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         132548                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data  10357432500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  10357432500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.813582                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.813582                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 78140.994206                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 78140.994206                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst         1812                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1812                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst         1884                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1884                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst    161806000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    161806000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst         3696                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           3696                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.509740                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.509740                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 85884.288747                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85884.288747                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst         1884                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1884                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst    142966000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    142966000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.509740                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.509740                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 75884.288747                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75884.288747                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       100098                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            100098                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       176997                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          176997                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  17197184500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  17197184500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       277095                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        277095                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.638759                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.638759                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 97160.881258                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 97160.881258                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       176997                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       176997                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  15427214500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  15427214500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.638759                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.638759                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 87160.881258                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 87160.881258                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  27303759000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         8192                       # Cycle average of tags in use
system.l2.tags.total_refs                      786596                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    420588                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.870229                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     750.398164                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    45.256018                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  7396.345819                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.091601                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.005524                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.902874                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           72                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          716                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2754                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          747                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         3903                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   7510492                       # Number of tag accesses
system.l2.tags.data_accesses                  7510492                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  27303759000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst       120576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     19810880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           19931456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst       120576                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        120576                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      8822208                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         8822208                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst         1884                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       309545                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              311429                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       137847                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             137847                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst      4416095                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    725573354                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             729989449                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      4416095                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4416095                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      323113312                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            323113312                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      323113312                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      4416095                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    725573354                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1053102761                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    137846.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples      1884.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    309514.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000202016500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         8403                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         8403                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              705425                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             129641                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      311429                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     137847                       # Number of write requests accepted
system.mem_ctrls.readBursts                    311429                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   137847                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     31                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     1                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             19101                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             19076                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             19721                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             19231                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             19714                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             19495                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             19731                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             19698                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             19581                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             19435                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            20181                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            19196                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            19440                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            19382                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            19338                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            19078                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              8513                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              8503                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8780                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8676                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              8758                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              8401                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              8555                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              8712                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              8566                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8520                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8873                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8490                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             8709                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             8524                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             8613                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             8655                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.54                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.54                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   7243629000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1556990000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             13082341500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     23261.64                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                42011.64                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   143429                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  105759                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 46.06                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                76.72                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                311429                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               137847                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  192193                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   51868                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   39083                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   28227                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      22                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1220                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   7016                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   8210                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   8426                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   8529                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   8496                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   8460                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   8671                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   8573                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   8630                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   8677                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   8568                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   8585                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   8745                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   8528                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   8623                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   8485                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       200052                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    143.729030                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    89.767038                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   222.068963                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       159027     79.49%     79.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        16654      8.32%     87.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         6708      3.35%     91.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3551      1.78%     92.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1880      0.94%     93.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1327      0.66%     94.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1102      0.55%     95.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2124      1.06%     96.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         7679      3.84%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       200052                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         8403                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      37.059503                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     29.420561                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     43.257430                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31           4390     52.24%     52.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63          3374     40.15%     92.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95           509      6.06%     98.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127           43      0.51%     98.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            8      0.10%     99.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            4      0.05%     99.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            4      0.05%     99.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            7      0.08%     99.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287           13      0.15%     99.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            2      0.02%     99.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351           11      0.13%     99.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383            5      0.06%     99.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415            4      0.05%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447            1      0.01%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479            6      0.07%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511            7      0.08%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            2      0.02%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-607            3      0.04%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::608-639            1      0.01%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::672-703            2      0.02%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-735            2      0.02%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::736-767            1      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-799            2      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::800-831            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::928-959            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          8403                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         8403                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.404617                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.380169                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.931880                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6916     82.30%     82.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              129      1.54%     83.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              927     11.03%     94.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              343      4.08%     98.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               60      0.71%     99.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               20      0.24%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                8      0.10%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          8403                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               19929472                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1984                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 8822272                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                19931456                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              8822208                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       729.92                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       323.12                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    729.99                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    323.11                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.23                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.70                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.52                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   27303812500                       # Total gap between requests
system.mem_ctrls.avgGap                      60772.92                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst       120576                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     19808896                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      8822272                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 4416095.234359488823                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 725500690.216317772865                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 323115655.979823112488                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst         1884                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       309545                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       137847                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     65333250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  13017008250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 667048290250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     34677.95                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     42052.07                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   4839048.29                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    55.47                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            709337580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            377010480                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1111205340                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          359919000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     2155542480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      11435609040                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        854656800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        17003280720                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        622.745048                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2085852500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    911820000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  24306086500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            719076540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            382186860                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1112176380                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          359647560                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     2155542480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      11438200260                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        852474720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        17019304800                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        623.331930                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2080460500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    911820000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  24311478500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 1752622858750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    49135813250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1801758682000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           10                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     10547668                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10547678                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           10                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     10547668                       # number of overall hits
system.cpu.icache.overall_hits::total        10547678                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         5390                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           5392                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         5390                       # number of overall misses
system.cpu.icache.overall_misses::total          5392                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    265551000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    265551000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    265551000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    265551000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           12                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     10553058                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10553070                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           12                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     10553058                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10553070                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.166667                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000511                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000511                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.166667                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000511                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000511                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 49267.346939                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 49249.072700                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 49267.346939                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 49249.072700                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          635                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                23                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    27.608696                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         4154                       # number of writebacks
system.cpu.icache.writebacks::total              4154                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          726                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          726                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          726                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          726                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst         4664                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         4664                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst         4664                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         4664                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    226348000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    226348000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    226348000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    226348000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000442                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000442                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000442                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000442                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 48530.874786                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 48530.874786                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 48530.874786                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 48530.874786                       # average overall mshr miss latency
system.cpu.icache.replacements                   4154                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           10                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     10547668                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10547678                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         5390                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          5392                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    265551000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    265551000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           12                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     10553058                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10553070                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.166667                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000511                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000511                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 49267.346939                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 49249.072700                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          726                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          726                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst         4664                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         4664                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    226348000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    226348000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000442                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000442                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 48530.874786                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 48530.874786                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1801758682000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            10.811440                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10552344                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              4666                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2261.539649                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      1752622859500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.002201                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    10.809238                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000004                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.021112                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.021116                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          503                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          21110806                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         21110806                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1801758682000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1801758682000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1801758682000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1801758682000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1801758682000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1801758682000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1801758682000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            1                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     39224182                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         39224183                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            1                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     41040448                       # number of overall hits
system.cpu.dcache.overall_hits::total        41040449                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            2                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      1417279                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1417281                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            2                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      1543155                       # number of overall misses
system.cpu.dcache.overall_misses::total       1543157                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  99069463531                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  99069463531                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  99069463531                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  99069463531                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            3                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     40641461                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     40641464                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            3                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     42583603                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     42583606                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.666667                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.034873                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.034873                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.666667                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.036238                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.036238                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 69901.172268                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 69901.073627                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 64199.295295                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64199.212090                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      9597938                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets        21476                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            119437                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets             304                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    80.359838                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    70.644737                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       379924                       # number of writebacks
system.cpu.dcache.writebacks::total            379924                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       785992                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       785992                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       785992                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       785992                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       631287                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       631287                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       692806                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       692806                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  46244293531                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  46244293531                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  51919836031                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  51919836031                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.015533                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.015533                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.016269                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.016269                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 73253.993082                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73253.993082                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 74941.377573                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 74941.377573                       # average overall mshr miss latency
system.cpu.dcache.replacements                 691784                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     30718327                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        30718328                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      1128350                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1128352                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  76443202500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  76443202500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            3                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     31846677                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     31846680                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.666667                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.035431                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.035431                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 67747.775513                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67747.655430                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       785923                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       785923                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       342427                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       342427                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  23908201500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  23908201500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.010752                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010752                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 69819.849194                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 69819.849194                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      8505855                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        8505855                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       288929                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       288929                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  22626261031                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  22626261031                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      8794784                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      8794784                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.032852                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.032852                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 78310.799646                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 78310.799646                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           69                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           69                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       288860                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       288860                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  22336092031                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  22336092031                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.032844                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.032844                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 77324.974143                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 77324.974143                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data      1816266                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total       1816266                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data       125876                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total       125876                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data      1942142                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total      1942142                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.064813                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.064813                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data        61519                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        61519                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data   5675542500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total   5675542500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.031676                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.031676                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 92256.741820                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 92256.741820                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1801758682000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            27.890603                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            41733257                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            692808                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             60.237839                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      1752622860500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.002223                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    27.888379                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000002                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.027235                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.027237                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          159                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          802                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           62                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          85860020                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         85860020                       # Number of data accesses

---------- End Simulation Statistics   ----------
