#-----------------------------------------------------------
# Webtalk v2018.3.1 (64-bit)
# SW Build 2489853 on Tue Mar 26 04:18:30 MDT 2019
# IP Build 2486929 on Tue Mar 26 06:44:21 MDT 2019
# Start of session at: Mon Dec 23 16:30:24 2019
# Process ID: 17585
# Current directory: /home/masudalab/DeepCAEonFPGA/DeepCAEonFPGA/HLx/HLx.sim/sim_1/behav/xsim
# Command line: wbtcv -mode batch -source /home/masudalab/DeepCAEonFPGA/DeepCAEonFPGA/HLx/HLx.sim/sim_1/behav/xsim/xsim.dir/design_1_wrapper_behav/webtalk/xsim_webtalk.tcl -notrace
# Log file: /home/masudalab/DeepCAEonFPGA/DeepCAEonFPGA/HLx/HLx.sim/sim_1/behav/xsim/webtalk.log
# Journal file: /home/masudalab/DeepCAEonFPGA/DeepCAEonFPGA/HLx/HLx.sim/sim_1/behav/xsim/webtalk.jou
#-----------------------------------------------------------
source /home/masudalab/DeepCAEonFPGA/DeepCAEonFPGA/HLx/HLx.sim/sim_1/behav/xsim/xsim.dir/design_1_wrapper_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/masudalab/DeepCAEonFPGA/DeepCAEonFPGA/HLx/HLx.sim/sim_1/behav/xsim/xsim.dir/design_1_wrapper_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Dec 23 16:30:26 2019. For additional details about this file, please refer to the WebTalk help file at /tools/Xilinx/Vivado/2018.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Dec 23 16:30:26 2019...
