#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: diffeq_paj_convert^u_var~0_FF.Q[0] (.latch clocked by diffeq_paj_convert^clk)
Endpoint  : diffeq_paj_convert^u_var~31_FF.D[0] (.latch clocked by diffeq_paj_convert^clk)
Path Type : setup

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock diffeq_paj_convert^clk (rise edge)                               0.000     0.000
clock source latency                                                   0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                               0.000     0.000
diffeq_paj_convert^u_var~0_FF.clk[0] (.latch)                          1.338     1.338
diffeq_paj_convert^u_var~0_FF.Q[0] (.latch) [clock-to-output]          0.124     1.462
diffeq_paj_convert^MUL~0[0].a[0] (multiply)                            1.338     2.800
diffeq_paj_convert^MUL~0[0].out[0] (multiply)                          1.523     4.323
diffeq_paj_convert^MUL~42[0].a[0] (multiply)                           1.338     5.660
diffeq_paj_convert^MUL~42[0].out[0] (multiply)                         1.523     7.183
diffeq_paj_convert^MUL~43-0[0].a[0] (multiply)                         1.338     8.521
diffeq_paj_convert^MUL~43-0[0].out[1] (multiply)                       1.523    10.044
n1576.in[0] (.names)                                                   1.338    11.382
n1576.out[0] (.names)                                                  0.235    11.617
n1589.in[0] (.names)                                                   1.338    12.955
n1589.out[0] (.names)                                                  0.235    13.190
n1598_1.in[0] (.names)                                                 1.338    14.527
n1598_1.out[0] (.names)                                                0.235    14.762
n1609.in[0] (.names)                                                   1.338    16.100
n1609.out[0] (.names)                                                  0.235    16.335
n1619.in[0] (.names)                                                   1.338    17.673
n1619.out[0] (.names)                                                  0.235    17.908
n1630.in[0] (.names)                                                   1.338    19.246
n1630.out[0] (.names)                                                  0.235    19.481
n1641.in[0] (.names)                                                   1.338    20.818
n1641.out[0] (.names)                                                  0.235    21.053
n1652_1.in[0] (.names)                                                 1.338    22.391
n1652_1.out[0] (.names)                                                0.235    22.626
n1662_1.in[0] (.names)                                                 1.338    23.964
n1662_1.out[0] (.names)                                                0.235    24.199
n1672_1.in[0] (.names)                                                 1.338    25.537
n1672_1.out[0] (.names)                                                0.235    25.772
n1682_1.in[0] (.names)                                                 1.338    27.110
n1682_1.out[0] (.names)                                                0.235    27.345
n1692_1.in[0] (.names)                                                 1.338    28.682
n1692_1.out[0] (.names)                                                0.235    28.917
n1702_1.in[0] (.names)                                                 1.338    30.255
n1702_1.out[0] (.names)                                                0.235    30.490
n1713_1.in[0] (.names)                                                 1.338    31.828
n1713_1.out[0] (.names)                                                0.235    32.063
n1712_1.in[0] (.names)                                                 1.338    33.401
n1712_1.out[0] (.names)                                                0.235    33.636
n1724.in[0] (.names)                                                   1.338    34.973
n1724.out[0] (.names)                                                  0.235    35.208
n1726.in[0] (.names)                                                   1.338    36.546
n1726.out[0] (.names)                                                  0.235    36.781
n1422.in[0] (.names)                                                   1.338    38.119
n1422.out[0] (.names)                                                  0.235    38.354
diffeq_paj_convert^u_var~31_FF.D[0] (.latch)                           1.338    39.692
data arrival time                                                               39.692

clock diffeq_paj_convert^clk (rise edge)                               0.000     0.000
clock source latency                                                   0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                               0.000     0.000
diffeq_paj_convert^u_var~31_FF.clk[0] (.latch)                         1.338     1.338
clock uncertainty                                                      0.000     1.338
cell setup time                                                       -0.066     1.272
data required time                                                               1.272
--------------------------------------------------------------------------------------
data required time                                                               1.272
data arrival time                                                              -39.692
--------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -38.420


#Path 2
Startpoint: diffeq_paj_convert^u_var~0_FF.Q[0] (.latch clocked by diffeq_paj_convert^clk)
Endpoint  : diffeq_paj_convert^u_var~30_FF.D[0] (.latch clocked by diffeq_paj_convert^clk)
Path Type : setup

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock diffeq_paj_convert^clk (rise edge)                               0.000     0.000
clock source latency                                                   0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                               0.000     0.000
diffeq_paj_convert^u_var~0_FF.clk[0] (.latch)                          1.338     1.338
diffeq_paj_convert^u_var~0_FF.Q[0] (.latch) [clock-to-output]          0.124     1.462
diffeq_paj_convert^MUL~0[0].a[0] (multiply)                            1.338     2.800
diffeq_paj_convert^MUL~0[0].out[0] (multiply)                          1.523     4.323
diffeq_paj_convert^MUL~42[0].a[0] (multiply)                           1.338     5.660
diffeq_paj_convert^MUL~42[0].out[0] (multiply)                         1.523     7.183
diffeq_paj_convert^MUL~43-0[0].a[0] (multiply)                         1.338     8.521
diffeq_paj_convert^MUL~43-0[0].out[1] (multiply)                       1.523    10.044
n1576.in[0] (.names)                                                   1.338    11.382
n1576.out[0] (.names)                                                  0.235    11.617
n1589.in[0] (.names)                                                   1.338    12.955
n1589.out[0] (.names)                                                  0.235    13.190
n1598_1.in[0] (.names)                                                 1.338    14.527
n1598_1.out[0] (.names)                                                0.235    14.762
n1609.in[0] (.names)                                                   1.338    16.100
n1609.out[0] (.names)                                                  0.235    16.335
n1619.in[0] (.names)                                                   1.338    17.673
n1619.out[0] (.names)                                                  0.235    17.908
n1630.in[0] (.names)                                                   1.338    19.246
n1630.out[0] (.names)                                                  0.235    19.481
n1641.in[0] (.names)                                                   1.338    20.818
n1641.out[0] (.names)                                                  0.235    21.053
n1652_1.in[0] (.names)                                                 1.338    22.391
n1652_1.out[0] (.names)                                                0.235    22.626
n1662_1.in[0] (.names)                                                 1.338    23.964
n1662_1.out[0] (.names)                                                0.235    24.199
n1672_1.in[0] (.names)                                                 1.338    25.537
n1672_1.out[0] (.names)                                                0.235    25.772
n1682_1.in[0] (.names)                                                 1.338    27.110
n1682_1.out[0] (.names)                                                0.235    27.345
n1692_1.in[0] (.names)                                                 1.338    28.682
n1692_1.out[0] (.names)                                                0.235    28.917
n1702_1.in[0] (.names)                                                 1.338    30.255
n1702_1.out[0] (.names)                                                0.235    30.490
n1713_1.in[0] (.names)                                                 1.338    31.828
n1713_1.out[0] (.names)                                                0.235    32.063
n1712_1.in[0] (.names)                                                 1.338    33.401
n1712_1.out[0] (.names)                                                0.235    33.636
n1724.in[0] (.names)                                                   1.338    34.973
n1724.out[0] (.names)                                                  0.235    35.208
n1721.in[1] (.names)                                                   1.338    36.546
n1721.out[0] (.names)                                                  0.235    36.781
n1417.in[2] (.names)                                                   1.338    38.119
n1417.out[0] (.names)                                                  0.235    38.354
diffeq_paj_convert^u_var~30_FF.D[0] (.latch)                           1.338    39.692
data arrival time                                                               39.692

clock diffeq_paj_convert^clk (rise edge)                               0.000     0.000
clock source latency                                                   0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                               0.000     0.000
diffeq_paj_convert^u_var~30_FF.clk[0] (.latch)                         1.338     1.338
clock uncertainty                                                      0.000     1.338
cell setup time                                                       -0.066     1.272
data required time                                                               1.272
--------------------------------------------------------------------------------------
data required time                                                               1.272
data arrival time                                                              -39.692
--------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -38.420


#Path 3
Startpoint: diffeq_paj_convert^u_var~0_FF.Q[0] (.latch clocked by diffeq_paj_convert^clk)
Endpoint  : diffeq_paj_convert^u_var~29_FF.D[0] (.latch clocked by diffeq_paj_convert^clk)
Path Type : setup

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock diffeq_paj_convert^clk (rise edge)                               0.000     0.000
clock source latency                                                   0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                               0.000     0.000
diffeq_paj_convert^u_var~0_FF.clk[0] (.latch)                          1.338     1.338
diffeq_paj_convert^u_var~0_FF.Q[0] (.latch) [clock-to-output]          0.124     1.462
diffeq_paj_convert^MUL~0[0].a[0] (multiply)                            1.338     2.800
diffeq_paj_convert^MUL~0[0].out[0] (multiply)                          1.523     4.323
diffeq_paj_convert^MUL~42[0].a[0] (multiply)                           1.338     5.660
diffeq_paj_convert^MUL~42[0].out[0] (multiply)                         1.523     7.183
diffeq_paj_convert^MUL~43-0[0].a[0] (multiply)                         1.338     8.521
diffeq_paj_convert^MUL~43-0[0].out[1] (multiply)                       1.523    10.044
n1576.in[0] (.names)                                                   1.338    11.382
n1576.out[0] (.names)                                                  0.235    11.617
n1589.in[0] (.names)                                                   1.338    12.955
n1589.out[0] (.names)                                                  0.235    13.190
n1598_1.in[0] (.names)                                                 1.338    14.527
n1598_1.out[0] (.names)                                                0.235    14.762
n1609.in[0] (.names)                                                   1.338    16.100
n1609.out[0] (.names)                                                  0.235    16.335
n1619.in[0] (.names)                                                   1.338    17.673
n1619.out[0] (.names)                                                  0.235    17.908
n1630.in[0] (.names)                                                   1.338    19.246
n1630.out[0] (.names)                                                  0.235    19.481
n1641.in[0] (.names)                                                   1.338    20.818
n1641.out[0] (.names)                                                  0.235    21.053
n1652_1.in[0] (.names)                                                 1.338    22.391
n1652_1.out[0] (.names)                                                0.235    22.626
n1662_1.in[0] (.names)                                                 1.338    23.964
n1662_1.out[0] (.names)                                                0.235    24.199
n1672_1.in[0] (.names)                                                 1.338    25.537
n1672_1.out[0] (.names)                                                0.235    25.772
n1682_1.in[0] (.names)                                                 1.338    27.110
n1682_1.out[0] (.names)                                                0.235    27.345
n1692_1.in[0] (.names)                                                 1.338    28.682
n1692_1.out[0] (.names)                                                0.235    28.917
n1702_1.in[0] (.names)                                                 1.338    30.255
n1702_1.out[0] (.names)                                                0.235    30.490
n1713_1.in[0] (.names)                                                 1.338    31.828
n1713_1.out[0] (.names)                                                0.235    32.063
n1712_1.in[0] (.names)                                                 1.338    33.401
n1712_1.out[0] (.names)                                                0.235    33.636
n1719.in[0] (.names)                                                   1.338    34.973
n1719.out[0] (.names)                                                  0.235    35.208
n1716.in[1] (.names)                                                   1.338    36.546
n1716.out[0] (.names)                                                  0.235    36.781
n1412.in[2] (.names)                                                   1.338    38.119
n1412.out[0] (.names)                                                  0.235    38.354
diffeq_paj_convert^u_var~29_FF.D[0] (.latch)                           1.338    39.692
data arrival time                                                               39.692

clock diffeq_paj_convert^clk (rise edge)                               0.000     0.000
clock source latency                                                   0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                               0.000     0.000
diffeq_paj_convert^u_var~29_FF.clk[0] (.latch)                         1.338     1.338
clock uncertainty                                                      0.000     1.338
cell setup time                                                       -0.066     1.272
data required time                                                               1.272
--------------------------------------------------------------------------------------
data required time                                                               1.272
data arrival time                                                              -39.692
--------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -38.420


#Path 4
Startpoint: diffeq_paj_convert^u_var~0_FF.Q[0] (.latch clocked by diffeq_paj_convert^clk)
Endpoint  : diffeq_paj_convert^u_var~28_FF.D[0] (.latch clocked by diffeq_paj_convert^clk)
Path Type : setup

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock diffeq_paj_convert^clk (rise edge)                               0.000     0.000
clock source latency                                                   0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                               0.000     0.000
diffeq_paj_convert^u_var~0_FF.clk[0] (.latch)                          1.338     1.338
diffeq_paj_convert^u_var~0_FF.Q[0] (.latch) [clock-to-output]          0.124     1.462
diffeq_paj_convert^MUL~0[0].a[0] (multiply)                            1.338     2.800
diffeq_paj_convert^MUL~0[0].out[0] (multiply)                          1.523     4.323
diffeq_paj_convert^MUL~42[0].a[0] (multiply)                           1.338     5.660
diffeq_paj_convert^MUL~42[0].out[0] (multiply)                         1.523     7.183
diffeq_paj_convert^MUL~43-0[0].a[0] (multiply)                         1.338     8.521
diffeq_paj_convert^MUL~43-0[0].out[1] (multiply)                       1.523    10.044
n1576.in[0] (.names)                                                   1.338    11.382
n1576.out[0] (.names)                                                  0.235    11.617
n1589.in[0] (.names)                                                   1.338    12.955
n1589.out[0] (.names)                                                  0.235    13.190
n1598_1.in[0] (.names)                                                 1.338    14.527
n1598_1.out[0] (.names)                                                0.235    14.762
n1609.in[0] (.names)                                                   1.338    16.100
n1609.out[0] (.names)                                                  0.235    16.335
n1619.in[0] (.names)                                                   1.338    17.673
n1619.out[0] (.names)                                                  0.235    17.908
n1630.in[0] (.names)                                                   1.338    19.246
n1630.out[0] (.names)                                                  0.235    19.481
n1641.in[0] (.names)                                                   1.338    20.818
n1641.out[0] (.names)                                                  0.235    21.053
n1652_1.in[0] (.names)                                                 1.338    22.391
n1652_1.out[0] (.names)                                                0.235    22.626
n1662_1.in[0] (.names)                                                 1.338    23.964
n1662_1.out[0] (.names)                                                0.235    24.199
n1672_1.in[0] (.names)                                                 1.338    25.537
n1672_1.out[0] (.names)                                                0.235    25.772
n1682_1.in[0] (.names)                                                 1.338    27.110
n1682_1.out[0] (.names)                                                0.235    27.345
n1692_1.in[0] (.names)                                                 1.338    28.682
n1692_1.out[0] (.names)                                                0.235    28.917
n1702_1.in[0] (.names)                                                 1.338    30.255
n1702_1.out[0] (.names)                                                0.235    30.490
n1713_1.in[0] (.names)                                                 1.338    31.828
n1713_1.out[0] (.names)                                                0.235    32.063
n1712_1.in[0] (.names)                                                 1.338    33.401
n1712_1.out[0] (.names)                                                0.235    33.636
n1711.in[1] (.names)                                                   1.338    34.973
n1711.out[0] (.names)                                                  0.235    35.208
n1710.in[3] (.names)                                                   1.338    36.546
n1710.out[0] (.names)                                                  0.235    36.781
n1407.in[0] (.names)                                                   1.338    38.119
n1407.out[0] (.names)                                                  0.235    38.354
diffeq_paj_convert^u_var~28_FF.D[0] (.latch)                           1.338    39.692
data arrival time                                                               39.692

clock diffeq_paj_convert^clk (rise edge)                               0.000     0.000
clock source latency                                                   0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                               0.000     0.000
diffeq_paj_convert^u_var~28_FF.clk[0] (.latch)                         1.338     1.338
clock uncertainty                                                      0.000     1.338
cell setup time                                                       -0.066     1.272
data required time                                                               1.272
--------------------------------------------------------------------------------------
data required time                                                               1.272
data arrival time                                                              -39.692
--------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -38.420


#Path 5
Startpoint: diffeq_paj_convert^u_var~0_FF.Q[0] (.latch clocked by diffeq_paj_convert^clk)
Endpoint  : diffeq_paj_convert^u_var~27_FF.D[0] (.latch clocked by diffeq_paj_convert^clk)
Path Type : setup

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock diffeq_paj_convert^clk (rise edge)                               0.000     0.000
clock source latency                                                   0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                               0.000     0.000
diffeq_paj_convert^u_var~0_FF.clk[0] (.latch)                          1.338     1.338
diffeq_paj_convert^u_var~0_FF.Q[0] (.latch) [clock-to-output]          0.124     1.462
diffeq_paj_convert^MUL~0[0].a[0] (multiply)                            1.338     2.800
diffeq_paj_convert^MUL~0[0].out[0] (multiply)                          1.523     4.323
diffeq_paj_convert^MUL~42[0].a[0] (multiply)                           1.338     5.660
diffeq_paj_convert^MUL~42[0].out[0] (multiply)                         1.523     7.183
diffeq_paj_convert^MUL~43-0[0].a[0] (multiply)                         1.338     8.521
diffeq_paj_convert^MUL~43-0[0].out[1] (multiply)                       1.523    10.044
n1576.in[0] (.names)                                                   1.338    11.382
n1576.out[0] (.names)                                                  0.235    11.617
n1589.in[0] (.names)                                                   1.338    12.955
n1589.out[0] (.names)                                                  0.235    13.190
n1598_1.in[0] (.names)                                                 1.338    14.527
n1598_1.out[0] (.names)                                                0.235    14.762
n1609.in[0] (.names)                                                   1.338    16.100
n1609.out[0] (.names)                                                  0.235    16.335
n1619.in[0] (.names)                                                   1.338    17.673
n1619.out[0] (.names)                                                  0.235    17.908
n1630.in[0] (.names)                                                   1.338    19.246
n1630.out[0] (.names)                                                  0.235    19.481
n1641.in[0] (.names)                                                   1.338    20.818
n1641.out[0] (.names)                                                  0.235    21.053
n1652_1.in[0] (.names)                                                 1.338    22.391
n1652_1.out[0] (.names)                                                0.235    22.626
n1662_1.in[0] (.names)                                                 1.338    23.964
n1662_1.out[0] (.names)                                                0.235    24.199
n1672_1.in[0] (.names)                                                 1.338    25.537
n1672_1.out[0] (.names)                                                0.235    25.772
n1682_1.in[0] (.names)                                                 1.338    27.110
n1682_1.out[0] (.names)                                                0.235    27.345
n1692_1.in[0] (.names)                                                 1.338    28.682
n1692_1.out[0] (.names)                                                0.235    28.917
n1702_1.in[0] (.names)                                                 1.338    30.255
n1702_1.out[0] (.names)                                                0.235    30.490
n1701.in[0] (.names)                                                   1.338    31.828
n1701.out[0] (.names)                                                  0.235    32.063
n1706.in[0] (.names)                                                   1.338    33.401
n1706.out[0] (.names)                                                  0.235    33.636
n1705.in[1] (.names)                                                   1.338    34.973
n1705.out[0] (.names)                                                  0.235    35.208
n1402.in[1] (.names)                                                   1.338    36.546
n1402.out[0] (.names)                                                  0.235    36.781
diffeq_paj_convert^u_var~27_FF.D[0] (.latch)                           1.338    38.119
data arrival time                                                               38.119

clock diffeq_paj_convert^clk (rise edge)                               0.000     0.000
clock source latency                                                   0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                               0.000     0.000
diffeq_paj_convert^u_var~27_FF.clk[0] (.latch)                         1.338     1.338
clock uncertainty                                                      0.000     1.338
cell setup time                                                       -0.066     1.272
data required time                                                               1.272
--------------------------------------------------------------------------------------
data required time                                                               1.272
data arrival time                                                              -38.119
--------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -36.847


#Path 6
Startpoint: diffeq_paj_convert^u_var~0_FF.Q[0] (.latch clocked by diffeq_paj_convert^clk)
Endpoint  : diffeq_paj_convert^u_var~26_FF.D[0] (.latch clocked by diffeq_paj_convert^clk)
Path Type : setup

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock diffeq_paj_convert^clk (rise edge)                               0.000     0.000
clock source latency                                                   0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                               0.000     0.000
diffeq_paj_convert^u_var~0_FF.clk[0] (.latch)                          1.338     1.338
diffeq_paj_convert^u_var~0_FF.Q[0] (.latch) [clock-to-output]          0.124     1.462
diffeq_paj_convert^MUL~0[0].a[0] (multiply)                            1.338     2.800
diffeq_paj_convert^MUL~0[0].out[0] (multiply)                          1.523     4.323
diffeq_paj_convert^MUL~42[0].a[0] (multiply)                           1.338     5.660
diffeq_paj_convert^MUL~42[0].out[0] (multiply)                         1.523     7.183
diffeq_paj_convert^MUL~43-0[0].a[0] (multiply)                         1.338     8.521
diffeq_paj_convert^MUL~43-0[0].out[1] (multiply)                       1.523    10.044
n1576.in[0] (.names)                                                   1.338    11.382
n1576.out[0] (.names)                                                  0.235    11.617
n1589.in[0] (.names)                                                   1.338    12.955
n1589.out[0] (.names)                                                  0.235    13.190
n1598_1.in[0] (.names)                                                 1.338    14.527
n1598_1.out[0] (.names)                                                0.235    14.762
n1609.in[0] (.names)                                                   1.338    16.100
n1609.out[0] (.names)                                                  0.235    16.335
n1619.in[0] (.names)                                                   1.338    17.673
n1619.out[0] (.names)                                                  0.235    17.908
n1630.in[0] (.names)                                                   1.338    19.246
n1630.out[0] (.names)                                                  0.235    19.481
n1641.in[0] (.names)                                                   1.338    20.818
n1641.out[0] (.names)                                                  0.235    21.053
n1652_1.in[0] (.names)                                                 1.338    22.391
n1652_1.out[0] (.names)                                                0.235    22.626
n1662_1.in[0] (.names)                                                 1.338    23.964
n1662_1.out[0] (.names)                                                0.235    24.199
n1672_1.in[0] (.names)                                                 1.338    25.537
n1672_1.out[0] (.names)                                                0.235    25.772
n1682_1.in[0] (.names)                                                 1.338    27.110
n1682_1.out[0] (.names)                                                0.235    27.345
n1692_1.in[0] (.names)                                                 1.338    28.682
n1692_1.out[0] (.names)                                                0.235    28.917
n1702_1.in[0] (.names)                                                 1.338    30.255
n1702_1.out[0] (.names)                                                0.235    30.490
n1701.in[0] (.names)                                                   1.338    31.828
n1701.out[0] (.names)                                                  0.235    32.063
n1700.in[0] (.names)                                                   1.338    33.401
n1700.out[0] (.names)                                                  0.235    33.636
n1699.in[1] (.names)                                                   1.338    34.973
n1699.out[0] (.names)                                                  0.235    35.208
n1397.in[0] (.names)                                                   1.338    36.546
n1397.out[0] (.names)                                                  0.235    36.781
diffeq_paj_convert^u_var~26_FF.D[0] (.latch)                           1.338    38.119
data arrival time                                                               38.119

clock diffeq_paj_convert^clk (rise edge)                               0.000     0.000
clock source latency                                                   0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                               0.000     0.000
diffeq_paj_convert^u_var~26_FF.clk[0] (.latch)                         1.338     1.338
clock uncertainty                                                      0.000     1.338
cell setup time                                                       -0.066     1.272
data required time                                                               1.272
--------------------------------------------------------------------------------------
data required time                                                               1.272
data arrival time                                                              -38.119
--------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -36.847


#Path 7
Startpoint: diffeq_paj_convert^u_var~0_FF.Q[0] (.latch clocked by diffeq_paj_convert^clk)
Endpoint  : diffeq_paj_convert^u_var~25_FF.D[0] (.latch clocked by diffeq_paj_convert^clk)
Path Type : setup

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock diffeq_paj_convert^clk (rise edge)                               0.000     0.000
clock source latency                                                   0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                               0.000     0.000
diffeq_paj_convert^u_var~0_FF.clk[0] (.latch)                          1.338     1.338
diffeq_paj_convert^u_var~0_FF.Q[0] (.latch) [clock-to-output]          0.124     1.462
diffeq_paj_convert^MUL~0[0].a[0] (multiply)                            1.338     2.800
diffeq_paj_convert^MUL~0[0].out[0] (multiply)                          1.523     4.323
diffeq_paj_convert^MUL~42[0].a[0] (multiply)                           1.338     5.660
diffeq_paj_convert^MUL~42[0].out[0] (multiply)                         1.523     7.183
diffeq_paj_convert^MUL~43-0[0].a[0] (multiply)                         1.338     8.521
diffeq_paj_convert^MUL~43-0[0].out[1] (multiply)                       1.523    10.044
n1576.in[0] (.names)                                                   1.338    11.382
n1576.out[0] (.names)                                                  0.235    11.617
n1589.in[0] (.names)                                                   1.338    12.955
n1589.out[0] (.names)                                                  0.235    13.190
n1598_1.in[0] (.names)                                                 1.338    14.527
n1598_1.out[0] (.names)                                                0.235    14.762
n1609.in[0] (.names)                                                   1.338    16.100
n1609.out[0] (.names)                                                  0.235    16.335
n1619.in[0] (.names)                                                   1.338    17.673
n1619.out[0] (.names)                                                  0.235    17.908
n1630.in[0] (.names)                                                   1.338    19.246
n1630.out[0] (.names)                                                  0.235    19.481
n1641.in[0] (.names)                                                   1.338    20.818
n1641.out[0] (.names)                                                  0.235    21.053
n1652_1.in[0] (.names)                                                 1.338    22.391
n1652_1.out[0] (.names)                                                0.235    22.626
n1662_1.in[0] (.names)                                                 1.338    23.964
n1662_1.out[0] (.names)                                                0.235    24.199
n1672_1.in[0] (.names)                                                 1.338    25.537
n1672_1.out[0] (.names)                                                0.235    25.772
n1682_1.in[0] (.names)                                                 1.338    27.110
n1682_1.out[0] (.names)                                                0.235    27.345
n1692_1.in[0] (.names)                                                 1.338    28.682
n1692_1.out[0] (.names)                                                0.235    28.917
n1691.in[0] (.names)                                                   1.338    30.255
n1691.out[0] (.names)                                                  0.235    30.490
n1696.in[0] (.names)                                                   1.338    31.828
n1696.out[0] (.names)                                                  0.235    32.063
n1695.in[1] (.names)                                                   1.338    33.401
n1695.out[0] (.names)                                                  0.235    33.636
n1392.in[0] (.names)                                                   1.338    34.973
n1392.out[0] (.names)                                                  0.235    35.208
diffeq_paj_convert^u_var~25_FF.D[0] (.latch)                           1.338    36.546
data arrival time                                                               36.546

clock diffeq_paj_convert^clk (rise edge)                               0.000     0.000
clock source latency                                                   0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                               0.000     0.000
diffeq_paj_convert^u_var~25_FF.clk[0] (.latch)                         1.338     1.338
clock uncertainty                                                      0.000     1.338
cell setup time                                                       -0.066     1.272
data required time                                                               1.272
--------------------------------------------------------------------------------------
data required time                                                               1.272
data arrival time                                                              -36.546
--------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -35.274


#Path 8
Startpoint: diffeq_paj_convert^u_var~0_FF.Q[0] (.latch clocked by diffeq_paj_convert^clk)
Endpoint  : diffeq_paj_convert^u_var~24_FF.D[0] (.latch clocked by diffeq_paj_convert^clk)
Path Type : setup

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock diffeq_paj_convert^clk (rise edge)                               0.000     0.000
clock source latency                                                   0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                               0.000     0.000
diffeq_paj_convert^u_var~0_FF.clk[0] (.latch)                          1.338     1.338
diffeq_paj_convert^u_var~0_FF.Q[0] (.latch) [clock-to-output]          0.124     1.462
diffeq_paj_convert^MUL~0[0].a[0] (multiply)                            1.338     2.800
diffeq_paj_convert^MUL~0[0].out[0] (multiply)                          1.523     4.323
diffeq_paj_convert^MUL~42[0].a[0] (multiply)                           1.338     5.660
diffeq_paj_convert^MUL~42[0].out[0] (multiply)                         1.523     7.183
diffeq_paj_convert^MUL~43-0[0].a[0] (multiply)                         1.338     8.521
diffeq_paj_convert^MUL~43-0[0].out[1] (multiply)                       1.523    10.044
n1576.in[0] (.names)                                                   1.338    11.382
n1576.out[0] (.names)                                                  0.235    11.617
n1589.in[0] (.names)                                                   1.338    12.955
n1589.out[0] (.names)                                                  0.235    13.190
n1598_1.in[0] (.names)                                                 1.338    14.527
n1598_1.out[0] (.names)                                                0.235    14.762
n1609.in[0] (.names)                                                   1.338    16.100
n1609.out[0] (.names)                                                  0.235    16.335
n1619.in[0] (.names)                                                   1.338    17.673
n1619.out[0] (.names)                                                  0.235    17.908
n1630.in[0] (.names)                                                   1.338    19.246
n1630.out[0] (.names)                                                  0.235    19.481
n1641.in[0] (.names)                                                   1.338    20.818
n1641.out[0] (.names)                                                  0.235    21.053
n1652_1.in[0] (.names)                                                 1.338    22.391
n1652_1.out[0] (.names)                                                0.235    22.626
n1662_1.in[0] (.names)                                                 1.338    23.964
n1662_1.out[0] (.names)                                                0.235    24.199
n1672_1.in[0] (.names)                                                 1.338    25.537
n1672_1.out[0] (.names)                                                0.235    25.772
n1682_1.in[0] (.names)                                                 1.338    27.110
n1682_1.out[0] (.names)                                                0.235    27.345
n1692_1.in[0] (.names)                                                 1.338    28.682
n1692_1.out[0] (.names)                                                0.235    28.917
n1691.in[0] (.names)                                                   1.338    30.255
n1691.out[0] (.names)                                                  0.235    30.490
n1690.in[0] (.names)                                                   1.338    31.828
n1690.out[0] (.names)                                                  0.235    32.063
n1689.in[1] (.names)                                                   1.338    33.401
n1689.out[0] (.names)                                                  0.235    33.636
n1387.in[0] (.names)                                                   1.338    34.973
n1387.out[0] (.names)                                                  0.235    35.208
diffeq_paj_convert^u_var~24_FF.D[0] (.latch)                           1.338    36.546
data arrival time                                                               36.546

clock diffeq_paj_convert^clk (rise edge)                               0.000     0.000
clock source latency                                                   0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                               0.000     0.000
diffeq_paj_convert^u_var~24_FF.clk[0] (.latch)                         1.338     1.338
clock uncertainty                                                      0.000     1.338
cell setup time                                                       -0.066     1.272
data required time                                                               1.272
--------------------------------------------------------------------------------------
data required time                                                               1.272
data arrival time                                                              -36.546
--------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -35.274


#Path 9
Startpoint: diffeq_paj_convert^u_var~0_FF.Q[0] (.latch clocked by diffeq_paj_convert^clk)
Endpoint  : diffeq_paj_convert^u_var~22_FF.D[0] (.latch clocked by diffeq_paj_convert^clk)
Path Type : setup

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock diffeq_paj_convert^clk (rise edge)                               0.000     0.000
clock source latency                                                   0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                               0.000     0.000
diffeq_paj_convert^u_var~0_FF.clk[0] (.latch)                          1.338     1.338
diffeq_paj_convert^u_var~0_FF.Q[0] (.latch) [clock-to-output]          0.124     1.462
diffeq_paj_convert^MUL~0[0].a[0] (multiply)                            1.338     2.800
diffeq_paj_convert^MUL~0[0].out[0] (multiply)                          1.523     4.323
diffeq_paj_convert^MUL~42[0].a[0] (multiply)                           1.338     5.660
diffeq_paj_convert^MUL~42[0].out[0] (multiply)                         1.523     7.183
diffeq_paj_convert^MUL~43-0[0].a[0] (multiply)                         1.338     8.521
diffeq_paj_convert^MUL~43-0[0].out[1] (multiply)                       1.523    10.044
n1576.in[0] (.names)                                                   1.338    11.382
n1576.out[0] (.names)                                                  0.235    11.617
n1589.in[0] (.names)                                                   1.338    12.955
n1589.out[0] (.names)                                                  0.235    13.190
n1598_1.in[0] (.names)                                                 1.338    14.527
n1598_1.out[0] (.names)                                                0.235    14.762
n1609.in[0] (.names)                                                   1.338    16.100
n1609.out[0] (.names)                                                  0.235    16.335
n1619.in[0] (.names)                                                   1.338    17.673
n1619.out[0] (.names)                                                  0.235    17.908
n1630.in[0] (.names)                                                   1.338    19.246
n1630.out[0] (.names)                                                  0.235    19.481
n1641.in[0] (.names)                                                   1.338    20.818
n1641.out[0] (.names)                                                  0.235    21.053
n1652_1.in[0] (.names)                                                 1.338    22.391
n1652_1.out[0] (.names)                                                0.235    22.626
n1662_1.in[0] (.names)                                                 1.338    23.964
n1662_1.out[0] (.names)                                                0.235    24.199
n1672_1.in[0] (.names)                                                 1.338    25.537
n1672_1.out[0] (.names)                                                0.235    25.772
n1682_1.in[0] (.names)                                                 1.338    27.110
n1682_1.out[0] (.names)                                                0.235    27.345
n1681.in[0] (.names)                                                   1.338    28.682
n1681.out[0] (.names)                                                  0.235    28.917
n1680.in[0] (.names)                                                   1.338    30.255
n1680.out[0] (.names)                                                  0.235    30.490
n1679.in[1] (.names)                                                   1.338    31.828
n1679.out[0] (.names)                                                  0.235    32.063
n1377.in[0] (.names)                                                   1.338    33.401
n1377.out[0] (.names)                                                  0.235    33.636
diffeq_paj_convert^u_var~22_FF.D[0] (.latch)                           1.338    34.973
data arrival time                                                               34.973

clock diffeq_paj_convert^clk (rise edge)                               0.000     0.000
clock source latency                                                   0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                               0.000     0.000
diffeq_paj_convert^u_var~22_FF.clk[0] (.latch)                         1.338     1.338
clock uncertainty                                                      0.000     1.338
cell setup time                                                       -0.066     1.272
data required time                                                               1.272
--------------------------------------------------------------------------------------
data required time                                                               1.272
data arrival time                                                              -34.973
--------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -33.702


#Path 10
Startpoint: diffeq_paj_convert^u_var~0_FF.Q[0] (.latch clocked by diffeq_paj_convert^clk)
Endpoint  : diffeq_paj_convert^u_var~23_FF.D[0] (.latch clocked by diffeq_paj_convert^clk)
Path Type : setup

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock diffeq_paj_convert^clk (rise edge)                               0.000     0.000
clock source latency                                                   0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                               0.000     0.000
diffeq_paj_convert^u_var~0_FF.clk[0] (.latch)                          1.338     1.338
diffeq_paj_convert^u_var~0_FF.Q[0] (.latch) [clock-to-output]          0.124     1.462
diffeq_paj_convert^MUL~0[0].a[0] (multiply)                            1.338     2.800
diffeq_paj_convert^MUL~0[0].out[0] (multiply)                          1.523     4.323
diffeq_paj_convert^MUL~42[0].a[0] (multiply)                           1.338     5.660
diffeq_paj_convert^MUL~42[0].out[0] (multiply)                         1.523     7.183
diffeq_paj_convert^MUL~43-0[0].a[0] (multiply)                         1.338     8.521
diffeq_paj_convert^MUL~43-0[0].out[1] (multiply)                       1.523    10.044
n1576.in[0] (.names)                                                   1.338    11.382
n1576.out[0] (.names)                                                  0.235    11.617
n1589.in[0] (.names)                                                   1.338    12.955
n1589.out[0] (.names)                                                  0.235    13.190
n1598_1.in[0] (.names)                                                 1.338    14.527
n1598_1.out[0] (.names)                                                0.235    14.762
n1609.in[0] (.names)                                                   1.338    16.100
n1609.out[0] (.names)                                                  0.235    16.335
n1619.in[0] (.names)                                                   1.338    17.673
n1619.out[0] (.names)                                                  0.235    17.908
n1630.in[0] (.names)                                                   1.338    19.246
n1630.out[0] (.names)                                                  0.235    19.481
n1641.in[0] (.names)                                                   1.338    20.818
n1641.out[0] (.names)                                                  0.235    21.053
n1652_1.in[0] (.names)                                                 1.338    22.391
n1652_1.out[0] (.names)                                                0.235    22.626
n1662_1.in[0] (.names)                                                 1.338    23.964
n1662_1.out[0] (.names)                                                0.235    24.199
n1672_1.in[0] (.names)                                                 1.338    25.537
n1672_1.out[0] (.names)                                                0.235    25.772
n1682_1.in[0] (.names)                                                 1.338    27.110
n1682_1.out[0] (.names)                                                0.235    27.345
n1681.in[0] (.names)                                                   1.338    28.682
n1681.out[0] (.names)                                                  0.235    28.917
n1686.in[0] (.names)                                                   1.338    30.255
n1686.out[0] (.names)                                                  0.235    30.490
n1685.in[1] (.names)                                                   1.338    31.828
n1685.out[0] (.names)                                                  0.235    32.063
n1382.in[0] (.names)                                                   1.338    33.401
n1382.out[0] (.names)                                                  0.235    33.636
diffeq_paj_convert^u_var~23_FF.D[0] (.latch)                           1.338    34.973
data arrival time                                                               34.973

clock diffeq_paj_convert^clk (rise edge)                               0.000     0.000
clock source latency                                                   0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                               0.000     0.000
diffeq_paj_convert^u_var~23_FF.clk[0] (.latch)                         1.338     1.338
clock uncertainty                                                      0.000     1.338
cell setup time                                                       -0.066     1.272
data required time                                                               1.272
--------------------------------------------------------------------------------------
data required time                                                               1.272
data arrival time                                                              -34.973
--------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -33.702


#Path 11
Startpoint: diffeq_paj_convert^u_var~0_FF.Q[0] (.latch clocked by diffeq_paj_convert^clk)
Endpoint  : diffeq_paj_convert^y_var~31_FF.D[0] (.latch clocked by diffeq_paj_convert^clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock diffeq_paj_convert^clk (rise edge)                             0.000     0.000
clock source latency                                                 0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                             0.000     0.000
diffeq_paj_convert^u_var~0_FF.clk[0] (.latch)                        1.338     1.338
diffeq_paj_convert^u_var~0_FF.Q[0] (.latch) [clock-to-output]        0.124     1.462
diffeq_paj_convert^MUL~0[0].a[0] (multiply)                          1.338     2.800
diffeq_paj_convert^MUL~0[0].out[1] (multiply)                        1.523     4.323
n1738_1.in[0] (.names)                                               1.338     5.660
n1738_1.out[0] (.names)                                              0.235     5.895
n1744.in[0] (.names)                                                 1.338     7.233
n1744.out[0] (.names)                                                0.235     7.468
n1750.in[0] (.names)                                                 1.338     8.806
n1750.out[0] (.names)                                                0.235     9.041
n1753.in[0] (.names)                                                 1.338    10.379
n1753.out[0] (.names)                                                0.235    10.614
n1756.in[0] (.names)                                                 1.338    11.951
n1756.out[0] (.names)                                                0.235    12.186
n1762.in[0] (.names)                                                 1.338    13.524
n1762.out[0] (.names)                                                0.235    13.759
n1768.in[0] (.names)                                                 1.338    15.097
n1768.out[0] (.names)                                                0.235    15.332
n1774.in[0] (.names)                                                 1.338    16.670
n1774.out[0] (.names)                                                0.235    16.905
n1780.in[0] (.names)                                                 1.338    18.242
n1780.out[0] (.names)                                                0.235    18.477
n1786.in[0] (.names)                                                 1.338    19.815
n1786.out[0] (.names)                                                0.235    20.050
n1792.in[0] (.names)                                                 1.338    21.388
n1792.out[0] (.names)                                                0.235    21.623
n1798.in[0] (.names)                                                 1.338    22.961
n1798.out[0] (.names)                                                0.235    23.196
n1806.in[0] (.names)                                                 1.338    24.534
n1806.out[0] (.names)                                                0.235    24.769
n1812.in[0] (.names)                                                 1.338    26.106
n1812.out[0] (.names)                                                0.235    26.341
n1818.in[0] (.names)                                                 1.338    27.679
n1818.out[0] (.names)                                                0.235    27.914
n1825.in[0] (.names)                                                 1.338    29.252
n1825.out[0] (.names)                                                0.235    29.487
n1828.in[0] (.names)                                                 1.338    30.825
n1828.out[0] (.names)                                                0.235    31.060
n1582.in[1] (.names)                                                 1.338    32.397
n1582.out[0] (.names)                                                0.235    32.632
diffeq_paj_convert^y_var~31_FF.D[0] (.latch)                         1.338    33.970
data arrival time                                                             33.970

clock diffeq_paj_convert^clk (rise edge)                             0.000     0.000
clock source latency                                                 0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                             0.000     0.000
diffeq_paj_convert^y_var~31_FF.clk[0] (.latch)                       1.338     1.338
clock uncertainty                                                    0.000     1.338
cell setup time                                                     -0.066     1.272
data required time                                                             1.272
------------------------------------------------------------------------------------
data required time                                                             1.272
data arrival time                                                            -33.970
------------------------------------------------------------------------------------
slack (VIOLATED)                                                             -32.698


#Path 12
Startpoint: diffeq_paj_convert^u_var~0_FF.Q[0] (.latch clocked by diffeq_paj_convert^clk)
Endpoint  : diffeq_paj_convert^y_var~29_FF.D[0] (.latch clocked by diffeq_paj_convert^clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock diffeq_paj_convert^clk (rise edge)                             0.000     0.000
clock source latency                                                 0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                             0.000     0.000
diffeq_paj_convert^u_var~0_FF.clk[0] (.latch)                        1.338     1.338
diffeq_paj_convert^u_var~0_FF.Q[0] (.latch) [clock-to-output]        0.124     1.462
diffeq_paj_convert^MUL~0[0].a[0] (multiply)                          1.338     2.800
diffeq_paj_convert^MUL~0[0].out[1] (multiply)                        1.523     4.323
n1738_1.in[0] (.names)                                               1.338     5.660
n1738_1.out[0] (.names)                                              0.235     5.895
n1744.in[0] (.names)                                                 1.338     7.233
n1744.out[0] (.names)                                                0.235     7.468
n1750.in[0] (.names)                                                 1.338     8.806
n1750.out[0] (.names)                                                0.235     9.041
n1753.in[0] (.names)                                                 1.338    10.379
n1753.out[0] (.names)                                                0.235    10.614
n1756.in[0] (.names)                                                 1.338    11.951
n1756.out[0] (.names)                                                0.235    12.186
n1762.in[0] (.names)                                                 1.338    13.524
n1762.out[0] (.names)                                                0.235    13.759
n1768.in[0] (.names)                                                 1.338    15.097
n1768.out[0] (.names)                                                0.235    15.332
n1774.in[0] (.names)                                                 1.338    16.670
n1774.out[0] (.names)                                                0.235    16.905
n1780.in[0] (.names)                                                 1.338    18.242
n1780.out[0] (.names)                                                0.235    18.477
n1786.in[0] (.names)                                                 1.338    19.815
n1786.out[0] (.names)                                                0.235    20.050
n1792.in[0] (.names)                                                 1.338    21.388
n1792.out[0] (.names)                                                0.235    21.623
n1798.in[0] (.names)                                                 1.338    22.961
n1798.out[0] (.names)                                                0.235    23.196
n1806.in[0] (.names)                                                 1.338    24.534
n1806.out[0] (.names)                                                0.235    24.769
n1812.in[0] (.names)                                                 1.338    26.106
n1812.out[0] (.names)                                                0.235    26.341
n1818.in[0] (.names)                                                 1.338    27.679
n1818.out[0] (.names)                                                0.235    27.914
n1822.in[0] (.names)                                                 1.338    29.252
n1822.out[0] (.names)                                                0.235    29.487
n1821.in[1] (.names)                                                 1.338    30.825
n1821.out[0] (.names)                                                0.235    31.060
n1572.in[0] (.names)                                                 1.338    32.397
n1572.out[0] (.names)                                                0.235    32.632
diffeq_paj_convert^y_var~29_FF.D[0] (.latch)                         1.338    33.970
data arrival time                                                             33.970

clock diffeq_paj_convert^clk (rise edge)                             0.000     0.000
clock source latency                                                 0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                             0.000     0.000
diffeq_paj_convert^y_var~29_FF.clk[0] (.latch)                       1.338     1.338
clock uncertainty                                                    0.000     1.338
cell setup time                                                     -0.066     1.272
data required time                                                             1.272
------------------------------------------------------------------------------------
data required time                                                             1.272
data arrival time                                                            -33.970
------------------------------------------------------------------------------------
slack (VIOLATED)                                                             -32.698


#Path 13
Startpoint: diffeq_paj_convert^u_var~0_FF.Q[0] (.latch clocked by diffeq_paj_convert^clk)
Endpoint  : diffeq_paj_convert^y_var~30_FF.D[0] (.latch clocked by diffeq_paj_convert^clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock diffeq_paj_convert^clk (rise edge)                             0.000     0.000
clock source latency                                                 0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                             0.000     0.000
diffeq_paj_convert^u_var~0_FF.clk[0] (.latch)                        1.338     1.338
diffeq_paj_convert^u_var~0_FF.Q[0] (.latch) [clock-to-output]        0.124     1.462
diffeq_paj_convert^MUL~0[0].a[0] (multiply)                          1.338     2.800
diffeq_paj_convert^MUL~0[0].out[1] (multiply)                        1.523     4.323
n1738_1.in[0] (.names)                                               1.338     5.660
n1738_1.out[0] (.names)                                              0.235     5.895
n1744.in[0] (.names)                                                 1.338     7.233
n1744.out[0] (.names)                                                0.235     7.468
n1750.in[0] (.names)                                                 1.338     8.806
n1750.out[0] (.names)                                                0.235     9.041
n1753.in[0] (.names)                                                 1.338    10.379
n1753.out[0] (.names)                                                0.235    10.614
n1756.in[0] (.names)                                                 1.338    11.951
n1756.out[0] (.names)                                                0.235    12.186
n1762.in[0] (.names)                                                 1.338    13.524
n1762.out[0] (.names)                                                0.235    13.759
n1768.in[0] (.names)                                                 1.338    15.097
n1768.out[0] (.names)                                                0.235    15.332
n1774.in[0] (.names)                                                 1.338    16.670
n1774.out[0] (.names)                                                0.235    16.905
n1780.in[0] (.names)                                                 1.338    18.242
n1780.out[0] (.names)                                                0.235    18.477
n1786.in[0] (.names)                                                 1.338    19.815
n1786.out[0] (.names)                                                0.235    20.050
n1792.in[0] (.names)                                                 1.338    21.388
n1792.out[0] (.names)                                                0.235    21.623
n1798.in[0] (.names)                                                 1.338    22.961
n1798.out[0] (.names)                                                0.235    23.196
n1806.in[0] (.names)                                                 1.338    24.534
n1806.out[0] (.names)                                                0.235    24.769
n1812.in[0] (.names)                                                 1.338    26.106
n1812.out[0] (.names)                                                0.235    26.341
n1818.in[0] (.names)                                                 1.338    27.679
n1818.out[0] (.names)                                                0.235    27.914
n1825.in[0] (.names)                                                 1.338    29.252
n1825.out[0] (.names)                                                0.235    29.487
n1824.in[1] (.names)                                                 1.338    30.825
n1824.out[0] (.names)                                                0.235    31.060
n1577.in[0] (.names)                                                 1.338    32.397
n1577.out[0] (.names)                                                0.235    32.632
diffeq_paj_convert^y_var~30_FF.D[0] (.latch)                         1.338    33.970
data arrival time                                                             33.970

clock diffeq_paj_convert^clk (rise edge)                             0.000     0.000
clock source latency                                                 0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                             0.000     0.000
diffeq_paj_convert^y_var~30_FF.clk[0] (.latch)                       1.338     1.338
clock uncertainty                                                    0.000     1.338
cell setup time                                                     -0.066     1.272
data required time                                                             1.272
------------------------------------------------------------------------------------
data required time                                                             1.272
data arrival time                                                            -33.970
------------------------------------------------------------------------------------
slack (VIOLATED)                                                             -32.698


#Path 14
Startpoint: diffeq_paj_convert^u_var~0_FF.Q[0] (.latch clocked by diffeq_paj_convert^clk)
Endpoint  : diffeq_paj_convert^u_var~20_FF.D[0] (.latch clocked by diffeq_paj_convert^clk)
Path Type : setup

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock diffeq_paj_convert^clk (rise edge)                               0.000     0.000
clock source latency                                                   0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                               0.000     0.000
diffeq_paj_convert^u_var~0_FF.clk[0] (.latch)                          1.338     1.338
diffeq_paj_convert^u_var~0_FF.Q[0] (.latch) [clock-to-output]          0.124     1.462
diffeq_paj_convert^MUL~0[0].a[0] (multiply)                            1.338     2.800
diffeq_paj_convert^MUL~0[0].out[0] (multiply)                          1.523     4.323
diffeq_paj_convert^MUL~42[0].a[0] (multiply)                           1.338     5.660
diffeq_paj_convert^MUL~42[0].out[0] (multiply)                         1.523     7.183
diffeq_paj_convert^MUL~43-0[0].a[0] (multiply)                         1.338     8.521
diffeq_paj_convert^MUL~43-0[0].out[1] (multiply)                       1.523    10.044
n1576.in[0] (.names)                                                   1.338    11.382
n1576.out[0] (.names)                                                  0.235    11.617
n1589.in[0] (.names)                                                   1.338    12.955
n1589.out[0] (.names)                                                  0.235    13.190
n1598_1.in[0] (.names)                                                 1.338    14.527
n1598_1.out[0] (.names)                                                0.235    14.762
n1609.in[0] (.names)                                                   1.338    16.100
n1609.out[0] (.names)                                                  0.235    16.335
n1619.in[0] (.names)                                                   1.338    17.673
n1619.out[0] (.names)                                                  0.235    17.908
n1630.in[0] (.names)                                                   1.338    19.246
n1630.out[0] (.names)                                                  0.235    19.481
n1641.in[0] (.names)                                                   1.338    20.818
n1641.out[0] (.names)                                                  0.235    21.053
n1652_1.in[0] (.names)                                                 1.338    22.391
n1652_1.out[0] (.names)                                                0.235    22.626
n1662_1.in[0] (.names)                                                 1.338    23.964
n1662_1.out[0] (.names)                                                0.235    24.199
n1672_1.in[0] (.names)                                                 1.338    25.537
n1672_1.out[0] (.names)                                                0.235    25.772
n1671.in[0] (.names)                                                   1.338    27.110
n1671.out[0] (.names)                                                  0.235    27.345
n1670.in[0] (.names)                                                   1.338    28.682
n1670.out[0] (.names)                                                  0.235    28.917
n1669.in[0] (.names)                                                   1.338    30.255
n1669.out[0] (.names)                                                  0.235    30.490
n1367.in[0] (.names)                                                   1.338    31.828
n1367.out[0] (.names)                                                  0.235    32.063
diffeq_paj_convert^u_var~20_FF.D[0] (.latch)                           1.338    33.401
data arrival time                                                               33.401

clock diffeq_paj_convert^clk (rise edge)                               0.000     0.000
clock source latency                                                   0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                               0.000     0.000
diffeq_paj_convert^u_var~20_FF.clk[0] (.latch)                         1.338     1.338
clock uncertainty                                                      0.000     1.338
cell setup time                                                       -0.066     1.272
data required time                                                               1.272
--------------------------------------------------------------------------------------
data required time                                                               1.272
data arrival time                                                              -33.401
--------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -32.129


#Path 15
Startpoint: diffeq_paj_convert^u_var~0_FF.Q[0] (.latch clocked by diffeq_paj_convert^clk)
Endpoint  : diffeq_paj_convert^u_var~21_FF.D[0] (.latch clocked by diffeq_paj_convert^clk)
Path Type : setup

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock diffeq_paj_convert^clk (rise edge)                               0.000     0.000
clock source latency                                                   0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                               0.000     0.000
diffeq_paj_convert^u_var~0_FF.clk[0] (.latch)                          1.338     1.338
diffeq_paj_convert^u_var~0_FF.Q[0] (.latch) [clock-to-output]          0.124     1.462
diffeq_paj_convert^MUL~0[0].a[0] (multiply)                            1.338     2.800
diffeq_paj_convert^MUL~0[0].out[0] (multiply)                          1.523     4.323
diffeq_paj_convert^MUL~42[0].a[0] (multiply)                           1.338     5.660
diffeq_paj_convert^MUL~42[0].out[0] (multiply)                         1.523     7.183
diffeq_paj_convert^MUL~43-0[0].a[0] (multiply)                         1.338     8.521
diffeq_paj_convert^MUL~43-0[0].out[1] (multiply)                       1.523    10.044
n1576.in[0] (.names)                                                   1.338    11.382
n1576.out[0] (.names)                                                  0.235    11.617
n1589.in[0] (.names)                                                   1.338    12.955
n1589.out[0] (.names)                                                  0.235    13.190
n1598_1.in[0] (.names)                                                 1.338    14.527
n1598_1.out[0] (.names)                                                0.235    14.762
n1609.in[0] (.names)                                                   1.338    16.100
n1609.out[0] (.names)                                                  0.235    16.335
n1619.in[0] (.names)                                                   1.338    17.673
n1619.out[0] (.names)                                                  0.235    17.908
n1630.in[0] (.names)                                                   1.338    19.246
n1630.out[0] (.names)                                                  0.235    19.481
n1641.in[0] (.names)                                                   1.338    20.818
n1641.out[0] (.names)                                                  0.235    21.053
n1652_1.in[0] (.names)                                                 1.338    22.391
n1652_1.out[0] (.names)                                                0.235    22.626
n1662_1.in[0] (.names)                                                 1.338    23.964
n1662_1.out[0] (.names)                                                0.235    24.199
n1672_1.in[0] (.names)                                                 1.338    25.537
n1672_1.out[0] (.names)                                                0.235    25.772
n1671.in[0] (.names)                                                   1.338    27.110
n1671.out[0] (.names)                                                  0.235    27.345
n1676.in[0] (.names)                                                   1.338    28.682
n1676.out[0] (.names)                                                  0.235    28.917
n1675.in[0] (.names)                                                   1.338    30.255
n1675.out[0] (.names)                                                  0.235    30.490
n1372.in[0] (.names)                                                   1.338    31.828
n1372.out[0] (.names)                                                  0.235    32.063
diffeq_paj_convert^u_var~21_FF.D[0] (.latch)                           1.338    33.401
data arrival time                                                               33.401

clock diffeq_paj_convert^clk (rise edge)                               0.000     0.000
clock source latency                                                   0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                               0.000     0.000
diffeq_paj_convert^u_var~21_FF.clk[0] (.latch)                         1.338     1.338
clock uncertainty                                                      0.000     1.338
cell setup time                                                       -0.066     1.272
data required time                                                               1.272
--------------------------------------------------------------------------------------
data required time                                                               1.272
data arrival time                                                              -33.401
--------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -32.129


#Path 16
Startpoint: diffeq_paj_convert^u_var~0_FF.Q[0] (.latch clocked by diffeq_paj_convert^clk)
Endpoint  : diffeq_paj_convert^y_var~28_FF.D[0] (.latch clocked by diffeq_paj_convert^clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock diffeq_paj_convert^clk (rise edge)                             0.000     0.000
clock source latency                                                 0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                             0.000     0.000
diffeq_paj_convert^u_var~0_FF.clk[0] (.latch)                        1.338     1.338
diffeq_paj_convert^u_var~0_FF.Q[0] (.latch) [clock-to-output]        0.124     1.462
diffeq_paj_convert^MUL~0[0].a[0] (multiply)                          1.338     2.800
diffeq_paj_convert^MUL~0[0].out[1] (multiply)                        1.523     4.323
n1738_1.in[0] (.names)                                               1.338     5.660
n1738_1.out[0] (.names)                                              0.235     5.895
n1744.in[0] (.names)                                                 1.338     7.233
n1744.out[0] (.names)                                                0.235     7.468
n1750.in[0] (.names)                                                 1.338     8.806
n1750.out[0] (.names)                                                0.235     9.041
n1753.in[0] (.names)                                                 1.338    10.379
n1753.out[0] (.names)                                                0.235    10.614
n1756.in[0] (.names)                                                 1.338    11.951
n1756.out[0] (.names)                                                0.235    12.186
n1762.in[0] (.names)                                                 1.338    13.524
n1762.out[0] (.names)                                                0.235    13.759
n1768.in[0] (.names)                                                 1.338    15.097
n1768.out[0] (.names)                                                0.235    15.332
n1774.in[0] (.names)                                                 1.338    16.670
n1774.out[0] (.names)                                                0.235    16.905
n1780.in[0] (.names)                                                 1.338    18.242
n1780.out[0] (.names)                                                0.235    18.477
n1786.in[0] (.names)                                                 1.338    19.815
n1786.out[0] (.names)                                                0.235    20.050
n1792.in[0] (.names)                                                 1.338    21.388
n1792.out[0] (.names)                                                0.235    21.623
n1798.in[0] (.names)                                                 1.338    22.961
n1798.out[0] (.names)                                                0.235    23.196
n1806.in[0] (.names)                                                 1.338    24.534
n1806.out[0] (.names)                                                0.235    24.769
n1812.in[0] (.names)                                                 1.338    26.106
n1812.out[0] (.names)                                                0.235    26.341
n1818.in[0] (.names)                                                 1.338    27.679
n1818.out[0] (.names)                                                0.235    27.914
n1817.in[1] (.names)                                                 1.338    29.252
n1817.out[0] (.names)                                                0.235    29.487
n1567.in[0] (.names)                                                 1.338    30.825
n1567.out[0] (.names)                                                0.235    31.060
diffeq_paj_convert^y_var~28_FF.D[0] (.latch)                         1.338    32.397
data arrival time                                                             32.397

clock diffeq_paj_convert^clk (rise edge)                             0.000     0.000
clock source latency                                                 0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                             0.000     0.000
diffeq_paj_convert^y_var~28_FF.clk[0] (.latch)                       1.338     1.338
clock uncertainty                                                    0.000     1.338
cell setup time                                                     -0.066     1.272
data required time                                                             1.272
------------------------------------------------------------------------------------
data required time                                                             1.272
data arrival time                                                            -32.397
------------------------------------------------------------------------------------
slack (VIOLATED)                                                             -31.126


#Path 17
Startpoint: diffeq_paj_convert^u_var~0_FF.Q[0] (.latch clocked by diffeq_paj_convert^clk)
Endpoint  : diffeq_paj_convert^y_var~27_FF.D[0] (.latch clocked by diffeq_paj_convert^clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock diffeq_paj_convert^clk (rise edge)                             0.000     0.000
clock source latency                                                 0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                             0.000     0.000
diffeq_paj_convert^u_var~0_FF.clk[0] (.latch)                        1.338     1.338
diffeq_paj_convert^u_var~0_FF.Q[0] (.latch) [clock-to-output]        0.124     1.462
diffeq_paj_convert^MUL~0[0].a[0] (multiply)                          1.338     2.800
diffeq_paj_convert^MUL~0[0].out[1] (multiply)                        1.523     4.323
n1738_1.in[0] (.names)                                               1.338     5.660
n1738_1.out[0] (.names)                                              0.235     5.895
n1744.in[0] (.names)                                                 1.338     7.233
n1744.out[0] (.names)                                                0.235     7.468
n1750.in[0] (.names)                                                 1.338     8.806
n1750.out[0] (.names)                                                0.235     9.041
n1753.in[0] (.names)                                                 1.338    10.379
n1753.out[0] (.names)                                                0.235    10.614
n1756.in[0] (.names)                                                 1.338    11.951
n1756.out[0] (.names)                                                0.235    12.186
n1762.in[0] (.names)                                                 1.338    13.524
n1762.out[0] (.names)                                                0.235    13.759
n1768.in[0] (.names)                                                 1.338    15.097
n1768.out[0] (.names)                                                0.235    15.332
n1774.in[0] (.names)                                                 1.338    16.670
n1774.out[0] (.names)                                                0.235    16.905
n1780.in[0] (.names)                                                 1.338    18.242
n1780.out[0] (.names)                                                0.235    18.477
n1786.in[0] (.names)                                                 1.338    19.815
n1786.out[0] (.names)                                                0.235    20.050
n1792.in[0] (.names)                                                 1.338    21.388
n1792.out[0] (.names)                                                0.235    21.623
n1798.in[0] (.names)                                                 1.338    22.961
n1798.out[0] (.names)                                                0.235    23.196
n1806.in[0] (.names)                                                 1.338    24.534
n1806.out[0] (.names)                                                0.235    24.769
n1812.in[0] (.names)                                                 1.338    26.106
n1812.out[0] (.names)                                                0.235    26.341
n1815.in[0] (.names)                                                 1.338    27.679
n1815.out[0] (.names)                                                0.235    27.914
n1814.in[1] (.names)                                                 1.338    29.252
n1814.out[0] (.names)                                                0.235    29.487
n1562.in[2] (.names)                                                 1.338    30.825
n1562.out[0] (.names)                                                0.235    31.060
diffeq_paj_convert^y_var~27_FF.D[0] (.latch)                         1.338    32.397
data arrival time                                                             32.397

clock diffeq_paj_convert^clk (rise edge)                             0.000     0.000
clock source latency                                                 0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                             0.000     0.000
diffeq_paj_convert^y_var~27_FF.clk[0] (.latch)                       1.338     1.338
clock uncertainty                                                    0.000     1.338
cell setup time                                                     -0.066     1.272
data required time                                                             1.272
------------------------------------------------------------------------------------
data required time                                                             1.272
data arrival time                                                            -32.397
------------------------------------------------------------------------------------
slack (VIOLATED)                                                             -31.126


#Path 18
Startpoint: diffeq_paj_convert^u_var~0_FF.Q[0] (.latch clocked by diffeq_paj_convert^clk)
Endpoint  : diffeq_paj_convert^u_var~18_FF.D[0] (.latch clocked by diffeq_paj_convert^clk)
Path Type : setup

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock diffeq_paj_convert^clk (rise edge)                               0.000     0.000
clock source latency                                                   0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                               0.000     0.000
diffeq_paj_convert^u_var~0_FF.clk[0] (.latch)                          1.338     1.338
diffeq_paj_convert^u_var~0_FF.Q[0] (.latch) [clock-to-output]          0.124     1.462
diffeq_paj_convert^MUL~0[0].a[0] (multiply)                            1.338     2.800
diffeq_paj_convert^MUL~0[0].out[0] (multiply)                          1.523     4.323
diffeq_paj_convert^MUL~42[0].a[0] (multiply)                           1.338     5.660
diffeq_paj_convert^MUL~42[0].out[0] (multiply)                         1.523     7.183
diffeq_paj_convert^MUL~43-0[0].a[0] (multiply)                         1.338     8.521
diffeq_paj_convert^MUL~43-0[0].out[1] (multiply)                       1.523    10.044
n1576.in[0] (.names)                                                   1.338    11.382
n1576.out[0] (.names)                                                  0.235    11.617
n1589.in[0] (.names)                                                   1.338    12.955
n1589.out[0] (.names)                                                  0.235    13.190
n1598_1.in[0] (.names)                                                 1.338    14.527
n1598_1.out[0] (.names)                                                0.235    14.762
n1609.in[0] (.names)                                                   1.338    16.100
n1609.out[0] (.names)                                                  0.235    16.335
n1619.in[0] (.names)                                                   1.338    17.673
n1619.out[0] (.names)                                                  0.235    17.908
n1630.in[0] (.names)                                                   1.338    19.246
n1630.out[0] (.names)                                                  0.235    19.481
n1641.in[0] (.names)                                                   1.338    20.818
n1641.out[0] (.names)                                                  0.235    21.053
n1652_1.in[0] (.names)                                                 1.338    22.391
n1652_1.out[0] (.names)                                                0.235    22.626
n1662_1.in[0] (.names)                                                 1.338    23.964
n1662_1.out[0] (.names)                                                0.235    24.199
n1661.in[0] (.names)                                                   1.338    25.537
n1661.out[0] (.names)                                                  0.235    25.772
n1660.in[0] (.names)                                                   1.338    27.110
n1660.out[0] (.names)                                                  0.235    27.345
n1659.in[0] (.names)                                                   1.338    28.682
n1659.out[0] (.names)                                                  0.235    28.917
n1357.in[0] (.names)                                                   1.338    30.255
n1357.out[0] (.names)                                                  0.235    30.490
diffeq_paj_convert^u_var~18_FF.D[0] (.latch)                           1.338    31.828
data arrival time                                                               31.828

clock diffeq_paj_convert^clk (rise edge)                               0.000     0.000
clock source latency                                                   0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                               0.000     0.000
diffeq_paj_convert^u_var~18_FF.clk[0] (.latch)                         1.338     1.338
clock uncertainty                                                      0.000     1.338
cell setup time                                                       -0.066     1.272
data required time                                                               1.272
--------------------------------------------------------------------------------------
data required time                                                               1.272
data arrival time                                                              -31.828
--------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -30.556


#Path 19
Startpoint: diffeq_paj_convert^u_var~0_FF.Q[0] (.latch clocked by diffeq_paj_convert^clk)
Endpoint  : diffeq_paj_convert^u_var~19_FF.D[0] (.latch clocked by diffeq_paj_convert^clk)
Path Type : setup

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock diffeq_paj_convert^clk (rise edge)                               0.000     0.000
clock source latency                                                   0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                               0.000     0.000
diffeq_paj_convert^u_var~0_FF.clk[0] (.latch)                          1.338     1.338
diffeq_paj_convert^u_var~0_FF.Q[0] (.latch) [clock-to-output]          0.124     1.462
diffeq_paj_convert^MUL~0[0].a[0] (multiply)                            1.338     2.800
diffeq_paj_convert^MUL~0[0].out[0] (multiply)                          1.523     4.323
diffeq_paj_convert^MUL~42[0].a[0] (multiply)                           1.338     5.660
diffeq_paj_convert^MUL~42[0].out[0] (multiply)                         1.523     7.183
diffeq_paj_convert^MUL~43-0[0].a[0] (multiply)                         1.338     8.521
diffeq_paj_convert^MUL~43-0[0].out[1] (multiply)                       1.523    10.044
n1576.in[0] (.names)                                                   1.338    11.382
n1576.out[0] (.names)                                                  0.235    11.617
n1589.in[0] (.names)                                                   1.338    12.955
n1589.out[0] (.names)                                                  0.235    13.190
n1598_1.in[0] (.names)                                                 1.338    14.527
n1598_1.out[0] (.names)                                                0.235    14.762
n1609.in[0] (.names)                                                   1.338    16.100
n1609.out[0] (.names)                                                  0.235    16.335
n1619.in[0] (.names)                                                   1.338    17.673
n1619.out[0] (.names)                                                  0.235    17.908
n1630.in[0] (.names)                                                   1.338    19.246
n1630.out[0] (.names)                                                  0.235    19.481
n1641.in[0] (.names)                                                   1.338    20.818
n1641.out[0] (.names)                                                  0.235    21.053
n1652_1.in[0] (.names)                                                 1.338    22.391
n1652_1.out[0] (.names)                                                0.235    22.626
n1662_1.in[0] (.names)                                                 1.338    23.964
n1662_1.out[0] (.names)                                                0.235    24.199
n1661.in[0] (.names)                                                   1.338    25.537
n1661.out[0] (.names)                                                  0.235    25.772
n1666.in[0] (.names)                                                   1.338    27.110
n1666.out[0] (.names)                                                  0.235    27.345
n1665.in[0] (.names)                                                   1.338    28.682
n1665.out[0] (.names)                                                  0.235    28.917
n1362.in[0] (.names)                                                   1.338    30.255
n1362.out[0] (.names)                                                  0.235    30.490
diffeq_paj_convert^u_var~19_FF.D[0] (.latch)                           1.338    31.828
data arrival time                                                               31.828

clock diffeq_paj_convert^clk (rise edge)                               0.000     0.000
clock source latency                                                   0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                               0.000     0.000
diffeq_paj_convert^u_var~19_FF.clk[0] (.latch)                         1.338     1.338
clock uncertainty                                                      0.000     1.338
cell setup time                                                       -0.066     1.272
data required time                                                               1.272
--------------------------------------------------------------------------------------
data required time                                                               1.272
data arrival time                                                              -31.828
--------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -30.556


#Path 20
Startpoint: diffeq_paj_convert^x_var~1_FF.Q[0] (.latch clocked by diffeq_paj_convert^clk)
Endpoint  : diffeq_paj_convert^x_var~30_FF.D[0] (.latch clocked by diffeq_paj_convert^clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock diffeq_paj_convert^clk (rise edge)                             0.000     0.000
clock source latency                                                 0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                             0.000     0.000
diffeq_paj_convert^x_var~1_FF.clk[0] (.latch)                        1.338     1.338
diffeq_paj_convert^x_var~1_FF.Q[0] (.latch) [clock-to-output]        0.124     1.462
n1837.in[1] (.names)                                                 1.338     2.800
n1837.out[0] (.names)                                                0.235     3.035
n1840.in[0] (.names)                                                 1.338     4.372
n1840.out[0] (.names)                                                0.235     4.607
n1844.in[0] (.names)                                                 1.338     5.945
n1844.out[0] (.names)                                                0.235     6.180
n1851.in[0] (.names)                                                 1.338     7.518
n1851.out[0] (.names)                                                0.235     7.753
n1858.in[0] (.names)                                                 1.338     9.091
n1858.out[0] (.names)                                                0.235     9.326
n1865.in[0] (.names)                                                 1.338    10.663
n1865.out[0] (.names)                                                0.235    10.898
n1872.in[0] (.names)                                                 1.338    12.236
n1872.out[0] (.names)                                                0.235    12.471
n1879.in[0] (.names)                                                 1.338    13.809
n1879.out[0] (.names)                                                0.235    14.044
n1886.in[0] (.names)                                                 1.338    15.382
n1886.out[0] (.names)                                                0.235    15.617
n1893.in[0] (.names)                                                 1.338    16.954
n1893.out[0] (.names)                                                0.235    17.189
n1900.in[0] (.names)                                                 1.338    18.527
n1900.out[0] (.names)                                                0.235    18.762
n1907.in[0] (.names)                                                 1.338    20.100
n1907.out[0] (.names)                                                0.235    20.335
n1914.in[0] (.names)                                                 1.338    21.673
n1914.out[0] (.names)                                                0.235    21.908
n1920.in[0] (.names)                                                 1.338    23.246
n1920.out[0] (.names)                                                0.235    23.481
n1926.in[0] (.names)                                                 1.338    24.818
n1926.out[0] (.names)                                                0.235    25.053
n1932.in[0] (.names)                                                 1.338    26.391
n1932.out[0] (.names)                                                0.235    26.626
n1931.in[1] (.names)                                                 1.338    27.964
n1931.out[0] (.names)                                                0.235    28.199
n1737.in[0] (.names)                                                 1.338    29.537
n1737.out[0] (.names)                                                0.235    29.772
diffeq_paj_convert^x_var~30_FF.D[0] (.latch)                         1.338    31.109
data arrival time                                                             31.109

clock diffeq_paj_convert^clk (rise edge)                             0.000     0.000
clock source latency                                                 0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                             0.000     0.000
diffeq_paj_convert^x_var~30_FF.clk[0] (.latch)                       1.338     1.338
clock uncertainty                                                    0.000     1.338
cell setup time                                                     -0.066     1.272
data required time                                                             1.272
------------------------------------------------------------------------------------
data required time                                                             1.272
data arrival time                                                            -31.109
------------------------------------------------------------------------------------
slack (VIOLATED)                                                             -29.838


#Path 21
Startpoint: diffeq_paj_convert^x_var~1_FF.Q[0] (.latch clocked by diffeq_paj_convert^clk)
Endpoint  : diffeq_paj_convert^x_var~31_FF.D[0] (.latch clocked by diffeq_paj_convert^clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock diffeq_paj_convert^clk (rise edge)                             0.000     0.000
clock source latency                                                 0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                             0.000     0.000
diffeq_paj_convert^x_var~1_FF.clk[0] (.latch)                        1.338     1.338
diffeq_paj_convert^x_var~1_FF.Q[0] (.latch) [clock-to-output]        0.124     1.462
n1837.in[1] (.names)                                                 1.338     2.800
n1837.out[0] (.names)                                                0.235     3.035
n1840.in[0] (.names)                                                 1.338     4.372
n1840.out[0] (.names)                                                0.235     4.607
n1844.in[0] (.names)                                                 1.338     5.945
n1844.out[0] (.names)                                                0.235     6.180
n1851.in[0] (.names)                                                 1.338     7.518
n1851.out[0] (.names)                                                0.235     7.753
n1858.in[0] (.names)                                                 1.338     9.091
n1858.out[0] (.names)                                                0.235     9.326
n1865.in[0] (.names)                                                 1.338    10.663
n1865.out[0] (.names)                                                0.235    10.898
n1872.in[0] (.names)                                                 1.338    12.236
n1872.out[0] (.names)                                                0.235    12.471
n1879.in[0] (.names)                                                 1.338    13.809
n1879.out[0] (.names)                                                0.235    14.044
n1886.in[0] (.names)                                                 1.338    15.382
n1886.out[0] (.names)                                                0.235    15.617
n1893.in[0] (.names)                                                 1.338    16.954
n1893.out[0] (.names)                                                0.235    17.189
n1900.in[0] (.names)                                                 1.338    18.527
n1900.out[0] (.names)                                                0.235    18.762
n1907.in[0] (.names)                                                 1.338    20.100
n1907.out[0] (.names)                                                0.235    20.335
n1914.in[0] (.names)                                                 1.338    21.673
n1914.out[0] (.names)                                                0.235    21.908
n1920.in[0] (.names)                                                 1.338    23.246
n1920.out[0] (.names)                                                0.235    23.481
n1926.in[0] (.names)                                                 1.338    24.818
n1926.out[0] (.names)                                                0.235    25.053
n1932.in[0] (.names)                                                 1.338    26.391
n1932.out[0] (.names)                                                0.235    26.626
n1935.in[0] (.names)                                                 1.338    27.964
n1935.out[0] (.names)                                                0.235    28.199
n1742.in[1] (.names)                                                 1.338    29.537
n1742.out[0] (.names)                                                0.235    29.772
diffeq_paj_convert^x_var~31_FF.D[0] (.latch)                         1.338    31.109
data arrival time                                                             31.109

clock diffeq_paj_convert^clk (rise edge)                             0.000     0.000
clock source latency                                                 0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                             0.000     0.000
diffeq_paj_convert^x_var~31_FF.clk[0] (.latch)                       1.338     1.338
clock uncertainty                                                    0.000     1.338
cell setup time                                                     -0.066     1.272
data required time                                                             1.272
------------------------------------------------------------------------------------
data required time                                                             1.272
data arrival time                                                            -31.109
------------------------------------------------------------------------------------
slack (VIOLATED)                                                             -29.838


#Path 22
Startpoint: diffeq_paj_convert^u_var~0_FF.Q[0] (.latch clocked by diffeq_paj_convert^clk)
Endpoint  : diffeq_paj_convert^y_var~26_FF.D[0] (.latch clocked by diffeq_paj_convert^clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock diffeq_paj_convert^clk (rise edge)                             0.000     0.000
clock source latency                                                 0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                             0.000     0.000
diffeq_paj_convert^u_var~0_FF.clk[0] (.latch)                        1.338     1.338
diffeq_paj_convert^u_var~0_FF.Q[0] (.latch) [clock-to-output]        0.124     1.462
diffeq_paj_convert^MUL~0[0].a[0] (multiply)                          1.338     2.800
diffeq_paj_convert^MUL~0[0].out[1] (multiply)                        1.523     4.323
n1738_1.in[0] (.names)                                               1.338     5.660
n1738_1.out[0] (.names)                                              0.235     5.895
n1744.in[0] (.names)                                                 1.338     7.233
n1744.out[0] (.names)                                                0.235     7.468
n1750.in[0] (.names)                                                 1.338     8.806
n1750.out[0] (.names)                                                0.235     9.041
n1753.in[0] (.names)                                                 1.338    10.379
n1753.out[0] (.names)                                                0.235    10.614
n1756.in[0] (.names)                                                 1.338    11.951
n1756.out[0] (.names)                                                0.235    12.186
n1762.in[0] (.names)                                                 1.338    13.524
n1762.out[0] (.names)                                                0.235    13.759
n1768.in[0] (.names)                                                 1.338    15.097
n1768.out[0] (.names)                                                0.235    15.332
n1774.in[0] (.names)                                                 1.338    16.670
n1774.out[0] (.names)                                                0.235    16.905
n1780.in[0] (.names)                                                 1.338    18.242
n1780.out[0] (.names)                                                0.235    18.477
n1786.in[0] (.names)                                                 1.338    19.815
n1786.out[0] (.names)                                                0.235    20.050
n1792.in[0] (.names)                                                 1.338    21.388
n1792.out[0] (.names)                                                0.235    21.623
n1798.in[0] (.names)                                                 1.338    22.961
n1798.out[0] (.names)                                                0.235    23.196
n1806.in[0] (.names)                                                 1.338    24.534
n1806.out[0] (.names)                                                0.235    24.769
n1812.in[0] (.names)                                                 1.338    26.106
n1812.out[0] (.names)                                                0.235    26.341
n1811.in[1] (.names)                                                 1.338    27.679
n1811.out[0] (.names)                                                0.235    27.914
n1557.in[2] (.names)                                                 1.338    29.252
n1557.out[0] (.names)                                                0.235    29.487
diffeq_paj_convert^y_var~26_FF.D[0] (.latch)                         1.338    30.825
data arrival time                                                             30.825

clock diffeq_paj_convert^clk (rise edge)                             0.000     0.000
clock source latency                                                 0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                             0.000     0.000
diffeq_paj_convert^y_var~26_FF.clk[0] (.latch)                       1.338     1.338
clock uncertainty                                                    0.000     1.338
cell setup time                                                     -0.066     1.272
data required time                                                             1.272
------------------------------------------------------------------------------------
data required time                                                             1.272
data arrival time                                                            -30.825
------------------------------------------------------------------------------------
slack (VIOLATED)                                                             -29.553


#Path 23
Startpoint: diffeq_paj_convert^u_var~0_FF.Q[0] (.latch clocked by diffeq_paj_convert^clk)
Endpoint  : diffeq_paj_convert^y_var~25_FF.D[0] (.latch clocked by diffeq_paj_convert^clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock diffeq_paj_convert^clk (rise edge)                             0.000     0.000
clock source latency                                                 0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                             0.000     0.000
diffeq_paj_convert^u_var~0_FF.clk[0] (.latch)                        1.338     1.338
diffeq_paj_convert^u_var~0_FF.Q[0] (.latch) [clock-to-output]        0.124     1.462
diffeq_paj_convert^MUL~0[0].a[0] (multiply)                          1.338     2.800
diffeq_paj_convert^MUL~0[0].out[1] (multiply)                        1.523     4.323
n1738_1.in[0] (.names)                                               1.338     5.660
n1738_1.out[0] (.names)                                              0.235     5.895
n1744.in[0] (.names)                                                 1.338     7.233
n1744.out[0] (.names)                                                0.235     7.468
n1750.in[0] (.names)                                                 1.338     8.806
n1750.out[0] (.names)                                                0.235     9.041
n1753.in[0] (.names)                                                 1.338    10.379
n1753.out[0] (.names)                                                0.235    10.614
n1756.in[0] (.names)                                                 1.338    11.951
n1756.out[0] (.names)                                                0.235    12.186
n1762.in[0] (.names)                                                 1.338    13.524
n1762.out[0] (.names)                                                0.235    13.759
n1768.in[0] (.names)                                                 1.338    15.097
n1768.out[0] (.names)                                                0.235    15.332
n1774.in[0] (.names)                                                 1.338    16.670
n1774.out[0] (.names)                                                0.235    16.905
n1780.in[0] (.names)                                                 1.338    18.242
n1780.out[0] (.names)                                                0.235    18.477
n1786.in[0] (.names)                                                 1.338    19.815
n1786.out[0] (.names)                                                0.235    20.050
n1792.in[0] (.names)                                                 1.338    21.388
n1792.out[0] (.names)                                                0.235    21.623
n1798.in[0] (.names)                                                 1.338    22.961
n1798.out[0] (.names)                                                0.235    23.196
n1806.in[0] (.names)                                                 1.338    24.534
n1806.out[0] (.names)                                                0.235    24.769
n1809.in[0] (.names)                                                 1.338    26.106
n1809.out[0] (.names)                                                0.235    26.341
n1808.in[1] (.names)                                                 1.338    27.679
n1808.out[0] (.names)                                                0.235    27.914
n1552.in[2] (.names)                                                 1.338    29.252
n1552.out[0] (.names)                                                0.235    29.487
diffeq_paj_convert^y_var~25_FF.D[0] (.latch)                         1.338    30.825
data arrival time                                                             30.825

clock diffeq_paj_convert^clk (rise edge)                             0.000     0.000
clock source latency                                                 0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                             0.000     0.000
diffeq_paj_convert^y_var~25_FF.clk[0] (.latch)                       1.338     1.338
clock uncertainty                                                    0.000     1.338
cell setup time                                                     -0.066     1.272
data required time                                                             1.272
------------------------------------------------------------------------------------
data required time                                                             1.272
data arrival time                                                            -30.825
------------------------------------------------------------------------------------
slack (VIOLATED)                                                             -29.553


#Path 24
Startpoint: diffeq_paj_convert^u_var~0_FF.Q[0] (.latch clocked by diffeq_paj_convert^clk)
Endpoint  : diffeq_paj_convert^y_var~24_FF.D[0] (.latch clocked by diffeq_paj_convert^clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock diffeq_paj_convert^clk (rise edge)                             0.000     0.000
clock source latency                                                 0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                             0.000     0.000
diffeq_paj_convert^u_var~0_FF.clk[0] (.latch)                        1.338     1.338
diffeq_paj_convert^u_var~0_FF.Q[0] (.latch) [clock-to-output]        0.124     1.462
diffeq_paj_convert^MUL~0[0].a[0] (multiply)                          1.338     2.800
diffeq_paj_convert^MUL~0[0].out[1] (multiply)                        1.523     4.323
n1738_1.in[0] (.names)                                               1.338     5.660
n1738_1.out[0] (.names)                                              0.235     5.895
n1744.in[0] (.names)                                                 1.338     7.233
n1744.out[0] (.names)                                                0.235     7.468
n1750.in[0] (.names)                                                 1.338     8.806
n1750.out[0] (.names)                                                0.235     9.041
n1753.in[0] (.names)                                                 1.338    10.379
n1753.out[0] (.names)                                                0.235    10.614
n1756.in[0] (.names)                                                 1.338    11.951
n1756.out[0] (.names)                                                0.235    12.186
n1762.in[0] (.names)                                                 1.338    13.524
n1762.out[0] (.names)                                                0.235    13.759
n1768.in[0] (.names)                                                 1.338    15.097
n1768.out[0] (.names)                                                0.235    15.332
n1774.in[0] (.names)                                                 1.338    16.670
n1774.out[0] (.names)                                                0.235    16.905
n1780.in[0] (.names)                                                 1.338    18.242
n1780.out[0] (.names)                                                0.235    18.477
n1786.in[0] (.names)                                                 1.338    19.815
n1786.out[0] (.names)                                                0.235    20.050
n1792.in[0] (.names)                                                 1.338    21.388
n1792.out[0] (.names)                                                0.235    21.623
n1798.in[0] (.names)                                                 1.338    22.961
n1798.out[0] (.names)                                                0.235    23.196
n1806.in[0] (.names)                                                 1.338    24.534
n1806.out[0] (.names)                                                0.235    24.769
n1805.in[0] (.names)                                                 1.338    26.106
n1805.out[0] (.names)                                                0.235    26.341
n1804.in[1] (.names)                                                 1.338    27.679
n1804.out[0] (.names)                                                0.235    27.914
n1547.in[0] (.names)                                                 1.338    29.252
n1547.out[0] (.names)                                                0.235    29.487
diffeq_paj_convert^y_var~24_FF.D[0] (.latch)                         1.338    30.825
data arrival time                                                             30.825

clock diffeq_paj_convert^clk (rise edge)                             0.000     0.000
clock source latency                                                 0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                             0.000     0.000
diffeq_paj_convert^y_var~24_FF.clk[0] (.latch)                       1.338     1.338
clock uncertainty                                                    0.000     1.338
cell setup time                                                     -0.066     1.272
data required time                                                             1.272
------------------------------------------------------------------------------------
data required time                                                             1.272
data arrival time                                                            -30.825
------------------------------------------------------------------------------------
slack (VIOLATED)                                                             -29.553


#Path 25
Startpoint: diffeq_paj_convert^u_var~0_FF.Q[0] (.latch clocked by diffeq_paj_convert^clk)
Endpoint  : diffeq_paj_convert^y_var~23_FF.D[0] (.latch clocked by diffeq_paj_convert^clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock diffeq_paj_convert^clk (rise edge)                             0.000     0.000
clock source latency                                                 0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                             0.000     0.000
diffeq_paj_convert^u_var~0_FF.clk[0] (.latch)                        1.338     1.338
diffeq_paj_convert^u_var~0_FF.Q[0] (.latch) [clock-to-output]        0.124     1.462
diffeq_paj_convert^MUL~0[0].a[0] (multiply)                          1.338     2.800
diffeq_paj_convert^MUL~0[0].out[1] (multiply)                        1.523     4.323
n1738_1.in[0] (.names)                                               1.338     5.660
n1738_1.out[0] (.names)                                              0.235     5.895
n1744.in[0] (.names)                                                 1.338     7.233
n1744.out[0] (.names)                                                0.235     7.468
n1750.in[0] (.names)                                                 1.338     8.806
n1750.out[0] (.names)                                                0.235     9.041
n1753.in[0] (.names)                                                 1.338    10.379
n1753.out[0] (.names)                                                0.235    10.614
n1756.in[0] (.names)                                                 1.338    11.951
n1756.out[0] (.names)                                                0.235    12.186
n1762.in[0] (.names)                                                 1.338    13.524
n1762.out[0] (.names)                                                0.235    13.759
n1768.in[0] (.names)                                                 1.338    15.097
n1768.out[0] (.names)                                                0.235    15.332
n1774.in[0] (.names)                                                 1.338    16.670
n1774.out[0] (.names)                                                0.235    16.905
n1780.in[0] (.names)                                                 1.338    18.242
n1780.out[0] (.names)                                                0.235    18.477
n1786.in[0] (.names)                                                 1.338    19.815
n1786.out[0] (.names)                                                0.235    20.050
n1792.in[0] (.names)                                                 1.338    21.388
n1792.out[0] (.names)                                                0.235    21.623
n1798.in[0] (.names)                                                 1.338    22.961
n1798.out[0] (.names)                                                0.235    23.196
n1802.in[0] (.names)                                                 1.338    24.534
n1802.out[0] (.names)                                                0.235    24.769
n1801.in[0] (.names)                                                 1.338    26.106
n1801.out[0] (.names)                                                0.235    26.341
n1800.in[1] (.names)                                                 1.338    27.679
n1800.out[0] (.names)                                                0.235    27.914
n1542.in[0] (.names)                                                 1.338    29.252
n1542.out[0] (.names)                                                0.235    29.487
diffeq_paj_convert^y_var~23_FF.D[0] (.latch)                         1.338    30.825
data arrival time                                                             30.825

clock diffeq_paj_convert^clk (rise edge)                             0.000     0.000
clock source latency                                                 0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                             0.000     0.000
diffeq_paj_convert^y_var~23_FF.clk[0] (.latch)                       1.338     1.338
clock uncertainty                                                    0.000     1.338
cell setup time                                                     -0.066     1.272
data required time                                                             1.272
------------------------------------------------------------------------------------
data required time                                                             1.272
data arrival time                                                            -30.825
------------------------------------------------------------------------------------
slack (VIOLATED)                                                             -29.553


#Path 26
Startpoint: diffeq_paj_convert^u_var~0_FF.Q[0] (.latch clocked by diffeq_paj_convert^clk)
Endpoint  : diffeq_paj_convert^u_var~17_FF.D[0] (.latch clocked by diffeq_paj_convert^clk)
Path Type : setup

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock diffeq_paj_convert^clk (rise edge)                               0.000     0.000
clock source latency                                                   0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                               0.000     0.000
diffeq_paj_convert^u_var~0_FF.clk[0] (.latch)                          1.338     1.338
diffeq_paj_convert^u_var~0_FF.Q[0] (.latch) [clock-to-output]          0.124     1.462
diffeq_paj_convert^MUL~0[0].a[0] (multiply)                            1.338     2.800
diffeq_paj_convert^MUL~0[0].out[0] (multiply)                          1.523     4.323
diffeq_paj_convert^MUL~42[0].a[0] (multiply)                           1.338     5.660
diffeq_paj_convert^MUL~42[0].out[0] (multiply)                         1.523     7.183
diffeq_paj_convert^MUL~43-0[0].a[0] (multiply)                         1.338     8.521
diffeq_paj_convert^MUL~43-0[0].out[1] (multiply)                       1.523    10.044
n1576.in[0] (.names)                                                   1.338    11.382
n1576.out[0] (.names)                                                  0.235    11.617
n1589.in[0] (.names)                                                   1.338    12.955
n1589.out[0] (.names)                                                  0.235    13.190
n1598_1.in[0] (.names)                                                 1.338    14.527
n1598_1.out[0] (.names)                                                0.235    14.762
n1609.in[0] (.names)                                                   1.338    16.100
n1609.out[0] (.names)                                                  0.235    16.335
n1619.in[0] (.names)                                                   1.338    17.673
n1619.out[0] (.names)                                                  0.235    17.908
n1630.in[0] (.names)                                                   1.338    19.246
n1630.out[0] (.names)                                                  0.235    19.481
n1641.in[0] (.names)                                                   1.338    20.818
n1641.out[0] (.names)                                                  0.235    21.053
n1652_1.in[0] (.names)                                                 1.338    22.391
n1652_1.out[0] (.names)                                                0.235    22.626
n1651.in[0] (.names)                                                   1.338    23.964
n1651.out[0] (.names)                                                  0.235    24.199
n1656.in[0] (.names)                                                   1.338    25.537
n1656.out[0] (.names)                                                  0.235    25.772
n1655.in[0] (.names)                                                   1.338    27.110
n1655.out[0] (.names)                                                  0.235    27.345
n1352.in[0] (.names)                                                   1.338    28.682
n1352.out[0] (.names)                                                  0.235    28.917
diffeq_paj_convert^u_var~17_FF.D[0] (.latch)                           1.338    30.255
data arrival time                                                               30.255

clock diffeq_paj_convert^clk (rise edge)                               0.000     0.000
clock source latency                                                   0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                               0.000     0.000
diffeq_paj_convert^u_var~17_FF.clk[0] (.latch)                         1.338     1.338
clock uncertainty                                                      0.000     1.338
cell setup time                                                       -0.066     1.272
data required time                                                               1.272
--------------------------------------------------------------------------------------
data required time                                                               1.272
data arrival time                                                              -30.255
--------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -28.983


#Path 27
Startpoint: diffeq_paj_convert^u_var~0_FF.Q[0] (.latch clocked by diffeq_paj_convert^clk)
Endpoint  : diffeq_paj_convert^u_var~16_FF.D[0] (.latch clocked by diffeq_paj_convert^clk)
Path Type : setup

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock diffeq_paj_convert^clk (rise edge)                               0.000     0.000
clock source latency                                                   0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                               0.000     0.000
diffeq_paj_convert^u_var~0_FF.clk[0] (.latch)                          1.338     1.338
diffeq_paj_convert^u_var~0_FF.Q[0] (.latch) [clock-to-output]          0.124     1.462
diffeq_paj_convert^MUL~0[0].a[0] (multiply)                            1.338     2.800
diffeq_paj_convert^MUL~0[0].out[0] (multiply)                          1.523     4.323
diffeq_paj_convert^MUL~42[0].a[0] (multiply)                           1.338     5.660
diffeq_paj_convert^MUL~42[0].out[0] (multiply)                         1.523     7.183
diffeq_paj_convert^MUL~43-0[0].a[0] (multiply)                         1.338     8.521
diffeq_paj_convert^MUL~43-0[0].out[1] (multiply)                       1.523    10.044
n1576.in[0] (.names)                                                   1.338    11.382
n1576.out[0] (.names)                                                  0.235    11.617
n1589.in[0] (.names)                                                   1.338    12.955
n1589.out[0] (.names)                                                  0.235    13.190
n1598_1.in[0] (.names)                                                 1.338    14.527
n1598_1.out[0] (.names)                                                0.235    14.762
n1609.in[0] (.names)                                                   1.338    16.100
n1609.out[0] (.names)                                                  0.235    16.335
n1619.in[0] (.names)                                                   1.338    17.673
n1619.out[0] (.names)                                                  0.235    17.908
n1630.in[0] (.names)                                                   1.338    19.246
n1630.out[0] (.names)                                                  0.235    19.481
n1641.in[0] (.names)                                                   1.338    20.818
n1641.out[0] (.names)                                                  0.235    21.053
n1652_1.in[0] (.names)                                                 1.338    22.391
n1652_1.out[0] (.names)                                                0.235    22.626
n1651.in[0] (.names)                                                   1.338    23.964
n1651.out[0] (.names)                                                  0.235    24.199
n1650.in[0] (.names)                                                   1.338    25.537
n1650.out[0] (.names)                                                  0.235    25.772
n1649.in[1] (.names)                                                   1.338    27.110
n1649.out[0] (.names)                                                  0.235    27.345
n1347.in[2] (.names)                                                   1.338    28.682
n1347.out[0] (.names)                                                  0.235    28.917
diffeq_paj_convert^u_var~16_FF.D[0] (.latch)                           1.338    30.255
data arrival time                                                               30.255

clock diffeq_paj_convert^clk (rise edge)                               0.000     0.000
clock source latency                                                   0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                               0.000     0.000
diffeq_paj_convert^u_var~16_FF.clk[0] (.latch)                         1.338     1.338
clock uncertainty                                                      0.000     1.338
cell setup time                                                       -0.066     1.272
data required time                                                               1.272
--------------------------------------------------------------------------------------
data required time                                                               1.272
data arrival time                                                              -30.255
--------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -28.983


#Path 28
Startpoint: diffeq_paj_convert^x_var~1_FF.Q[0] (.latch clocked by diffeq_paj_convert^clk)
Endpoint  : diffeq_paj_convert^x_var~29_FF.D[0] (.latch clocked by diffeq_paj_convert^clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock diffeq_paj_convert^clk (rise edge)                             0.000     0.000
clock source latency                                                 0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                             0.000     0.000
diffeq_paj_convert^x_var~1_FF.clk[0] (.latch)                        1.338     1.338
diffeq_paj_convert^x_var~1_FF.Q[0] (.latch) [clock-to-output]        0.124     1.462
n1837.in[1] (.names)                                                 1.338     2.800
n1837.out[0] (.names)                                                0.235     3.035
n1840.in[0] (.names)                                                 1.338     4.372
n1840.out[0] (.names)                                                0.235     4.607
n1844.in[0] (.names)                                                 1.338     5.945
n1844.out[0] (.names)                                                0.235     6.180
n1851.in[0] (.names)                                                 1.338     7.518
n1851.out[0] (.names)                                                0.235     7.753
n1858.in[0] (.names)                                                 1.338     9.091
n1858.out[0] (.names)                                                0.235     9.326
n1865.in[0] (.names)                                                 1.338    10.663
n1865.out[0] (.names)                                                0.235    10.898
n1872.in[0] (.names)                                                 1.338    12.236
n1872.out[0] (.names)                                                0.235    12.471
n1879.in[0] (.names)                                                 1.338    13.809
n1879.out[0] (.names)                                                0.235    14.044
n1886.in[0] (.names)                                                 1.338    15.382
n1886.out[0] (.names)                                                0.235    15.617
n1893.in[0] (.names)                                                 1.338    16.954
n1893.out[0] (.names)                                                0.235    17.189
n1900.in[0] (.names)                                                 1.338    18.527
n1900.out[0] (.names)                                                0.235    18.762
n1907.in[0] (.names)                                                 1.338    20.100
n1907.out[0] (.names)                                                0.235    20.335
n1914.in[0] (.names)                                                 1.338    21.673
n1914.out[0] (.names)                                                0.235    21.908
n1920.in[0] (.names)                                                 1.338    23.246
n1920.out[0] (.names)                                                0.235    23.481
n1926.in[0] (.names)                                                 1.338    24.818
n1926.out[0] (.names)                                                0.235    25.053
n1928.in[0] (.names)                                                 1.338    26.391
n1928.out[0] (.names)                                                0.235    26.626
n1732.in[0] (.names)                                                 1.338    27.964
n1732.out[0] (.names)                                                0.235    28.199
diffeq_paj_convert^x_var~29_FF.D[0] (.latch)                         1.338    29.537
data arrival time                                                             29.537

clock diffeq_paj_convert^clk (rise edge)                             0.000     0.000
clock source latency                                                 0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                             0.000     0.000
diffeq_paj_convert^x_var~29_FF.clk[0] (.latch)                       1.338     1.338
clock uncertainty                                                    0.000     1.338
cell setup time                                                     -0.066     1.272
data required time                                                             1.272
------------------------------------------------------------------------------------
data required time                                                             1.272
data arrival time                                                            -29.537
------------------------------------------------------------------------------------
slack (VIOLATED)                                                             -28.265


#Path 29
Startpoint: diffeq_paj_convert^x_var~1_FF.Q[0] (.latch clocked by diffeq_paj_convert^clk)
Endpoint  : diffeq_paj_convert^x_var~28_FF.D[0] (.latch clocked by diffeq_paj_convert^clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock diffeq_paj_convert^clk (rise edge)                             0.000     0.000
clock source latency                                                 0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                             0.000     0.000
diffeq_paj_convert^x_var~1_FF.clk[0] (.latch)                        1.338     1.338
diffeq_paj_convert^x_var~1_FF.Q[0] (.latch) [clock-to-output]        0.124     1.462
n1837.in[1] (.names)                                                 1.338     2.800
n1837.out[0] (.names)                                                0.235     3.035
n1840.in[0] (.names)                                                 1.338     4.372
n1840.out[0] (.names)                                                0.235     4.607
n1844.in[0] (.names)                                                 1.338     5.945
n1844.out[0] (.names)                                                0.235     6.180
n1851.in[0] (.names)                                                 1.338     7.518
n1851.out[0] (.names)                                                0.235     7.753
n1858.in[0] (.names)                                                 1.338     9.091
n1858.out[0] (.names)                                                0.235     9.326
n1865.in[0] (.names)                                                 1.338    10.663
n1865.out[0] (.names)                                                0.235    10.898
n1872.in[0] (.names)                                                 1.338    12.236
n1872.out[0] (.names)                                                0.235    12.471
n1879.in[0] (.names)                                                 1.338    13.809
n1879.out[0] (.names)                                                0.235    14.044
n1886.in[0] (.names)                                                 1.338    15.382
n1886.out[0] (.names)                                                0.235    15.617
n1893.in[0] (.names)                                                 1.338    16.954
n1893.out[0] (.names)                                                0.235    17.189
n1900.in[0] (.names)                                                 1.338    18.527
n1900.out[0] (.names)                                                0.235    18.762
n1907.in[0] (.names)                                                 1.338    20.100
n1907.out[0] (.names)                                                0.235    20.335
n1914.in[0] (.names)                                                 1.338    21.673
n1914.out[0] (.names)                                                0.235    21.908
n1920.in[0] (.names)                                                 1.338    23.246
n1920.out[0] (.names)                                                0.235    23.481
n1926.in[0] (.names)                                                 1.338    24.818
n1926.out[0] (.names)                                                0.235    25.053
n1925.in[1] (.names)                                                 1.338    26.391
n1925.out[0] (.names)                                                0.235    26.626
n1727.in[2] (.names)                                                 1.338    27.964
n1727.out[0] (.names)                                                0.235    28.199
diffeq_paj_convert^x_var~28_FF.D[0] (.latch)                         1.338    29.537
data arrival time                                                             29.537

clock diffeq_paj_convert^clk (rise edge)                             0.000     0.000
clock source latency                                                 0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                             0.000     0.000
diffeq_paj_convert^x_var~28_FF.clk[0] (.latch)                       1.338     1.338
clock uncertainty                                                    0.000     1.338
cell setup time                                                     -0.066     1.272
data required time                                                             1.272
------------------------------------------------------------------------------------
data required time                                                             1.272
data arrival time                                                            -29.537
------------------------------------------------------------------------------------
slack (VIOLATED)                                                             -28.265


#Path 30
Startpoint: diffeq_paj_convert^u_var~0_FF.Q[0] (.latch clocked by diffeq_paj_convert^clk)
Endpoint  : diffeq_paj_convert^u_var~15_FF.D[0] (.latch clocked by diffeq_paj_convert^clk)
Path Type : setup

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock diffeq_paj_convert^clk (rise edge)                               0.000     0.000
clock source latency                                                   0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                               0.000     0.000
diffeq_paj_convert^u_var~0_FF.clk[0] (.latch)                          1.338     1.338
diffeq_paj_convert^u_var~0_FF.Q[0] (.latch) [clock-to-output]          0.124     1.462
diffeq_paj_convert^MUL~0[0].a[0] (multiply)                            1.338     2.800
diffeq_paj_convert^MUL~0[0].out[0] (multiply)                          1.523     4.323
diffeq_paj_convert^MUL~42[0].a[0] (multiply)                           1.338     5.660
diffeq_paj_convert^MUL~42[0].out[0] (multiply)                         1.523     7.183
diffeq_paj_convert^MUL~43-0[0].a[0] (multiply)                         1.338     8.521
diffeq_paj_convert^MUL~43-0[0].out[1] (multiply)                       1.523    10.044
n1576.in[0] (.names)                                                   1.338    11.382
n1576.out[0] (.names)                                                  0.235    11.617
n1589.in[0] (.names)                                                   1.338    12.955
n1589.out[0] (.names)                                                  0.235    13.190
n1598_1.in[0] (.names)                                                 1.338    14.527
n1598_1.out[0] (.names)                                                0.235    14.762
n1609.in[0] (.names)                                                   1.338    16.100
n1609.out[0] (.names)                                                  0.235    16.335
n1619.in[0] (.names)                                                   1.338    17.673
n1619.out[0] (.names)                                                  0.235    17.908
n1630.in[0] (.names)                                                   1.338    19.246
n1630.out[0] (.names)                                                  0.235    19.481
n1641.in[0] (.names)                                                   1.338    20.818
n1641.out[0] (.names)                                                  0.235    21.053
n1640.in[0] (.names)                                                   1.338    22.391
n1640.out[0] (.names)                                                  0.235    22.626
n1645.in[0] (.names)                                                   1.338    23.964
n1645.out[0] (.names)                                                  0.235    24.199
n1644.in[1] (.names)                                                   1.338    25.537
n1644.out[0] (.names)                                                  0.235    25.772
n1342.in[2] (.names)                                                   1.338    27.110
n1342.out[0] (.names)                                                  0.235    27.345
diffeq_paj_convert^u_var~15_FF.D[0] (.latch)                           1.338    28.682
data arrival time                                                               28.682

clock diffeq_paj_convert^clk (rise edge)                               0.000     0.000
clock source latency                                                   0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                               0.000     0.000
diffeq_paj_convert^u_var~15_FF.clk[0] (.latch)                         1.338     1.338
clock uncertainty                                                      0.000     1.338
cell setup time                                                       -0.066     1.272
data required time                                                               1.272
--------------------------------------------------------------------------------------
data required time                                                               1.272
data arrival time                                                              -28.682
--------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -27.411


#Path 31
Startpoint: diffeq_paj_convert^u_var~0_FF.Q[0] (.latch clocked by diffeq_paj_convert^clk)
Endpoint  : diffeq_paj_convert^u_var~14_FF.D[0] (.latch clocked by diffeq_paj_convert^clk)
Path Type : setup

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock diffeq_paj_convert^clk (rise edge)                               0.000     0.000
clock source latency                                                   0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                               0.000     0.000
diffeq_paj_convert^u_var~0_FF.clk[0] (.latch)                          1.338     1.338
diffeq_paj_convert^u_var~0_FF.Q[0] (.latch) [clock-to-output]          0.124     1.462
diffeq_paj_convert^MUL~0[0].a[0] (multiply)                            1.338     2.800
diffeq_paj_convert^MUL~0[0].out[0] (multiply)                          1.523     4.323
diffeq_paj_convert^MUL~42[0].a[0] (multiply)                           1.338     5.660
diffeq_paj_convert^MUL~42[0].out[0] (multiply)                         1.523     7.183
diffeq_paj_convert^MUL~43-0[0].a[0] (multiply)                         1.338     8.521
diffeq_paj_convert^MUL~43-0[0].out[1] (multiply)                       1.523    10.044
n1576.in[0] (.names)                                                   1.338    11.382
n1576.out[0] (.names)                                                  0.235    11.617
n1589.in[0] (.names)                                                   1.338    12.955
n1589.out[0] (.names)                                                  0.235    13.190
n1598_1.in[0] (.names)                                                 1.338    14.527
n1598_1.out[0] (.names)                                                0.235    14.762
n1609.in[0] (.names)                                                   1.338    16.100
n1609.out[0] (.names)                                                  0.235    16.335
n1619.in[0] (.names)                                                   1.338    17.673
n1619.out[0] (.names)                                                  0.235    17.908
n1630.in[0] (.names)                                                   1.338    19.246
n1630.out[0] (.names)                                                  0.235    19.481
n1641.in[0] (.names)                                                   1.338    20.818
n1641.out[0] (.names)                                                  0.235    21.053
n1640.in[0] (.names)                                                   1.338    22.391
n1640.out[0] (.names)                                                  0.235    22.626
n1639.in[0] (.names)                                                   1.338    23.964
n1639.out[0] (.names)                                                  0.235    24.199
n1638_1.in[0] (.names)                                                 1.338    25.537
n1638_1.out[0] (.names)                                                0.235    25.772
n1337.in[0] (.names)                                                   1.338    27.110
n1337.out[0] (.names)                                                  0.235    27.345
diffeq_paj_convert^u_var~14_FF.D[0] (.latch)                           1.338    28.682
data arrival time                                                               28.682

clock diffeq_paj_convert^clk (rise edge)                               0.000     0.000
clock source latency                                                   0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                               0.000     0.000
diffeq_paj_convert^u_var~14_FF.clk[0] (.latch)                         1.338     1.338
clock uncertainty                                                      0.000     1.338
cell setup time                                                       -0.066     1.272
data required time                                                               1.272
--------------------------------------------------------------------------------------
data required time                                                               1.272
data arrival time                                                              -28.682
--------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -27.411


#Path 32
Startpoint: diffeq_paj_convert^x_var~1_FF.Q[0] (.latch clocked by diffeq_paj_convert^clk)
Endpoint  : diffeq_paj_convert^x_var~27_FF.D[0] (.latch clocked by diffeq_paj_convert^clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock diffeq_paj_convert^clk (rise edge)                             0.000     0.000
clock source latency                                                 0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                             0.000     0.000
diffeq_paj_convert^x_var~1_FF.clk[0] (.latch)                        1.338     1.338
diffeq_paj_convert^x_var~1_FF.Q[0] (.latch) [clock-to-output]        0.124     1.462
n1837.in[1] (.names)                                                 1.338     2.800
n1837.out[0] (.names)                                                0.235     3.035
n1840.in[0] (.names)                                                 1.338     4.372
n1840.out[0] (.names)                                                0.235     4.607
n1844.in[0] (.names)                                                 1.338     5.945
n1844.out[0] (.names)                                                0.235     6.180
n1851.in[0] (.names)                                                 1.338     7.518
n1851.out[0] (.names)                                                0.235     7.753
n1858.in[0] (.names)                                                 1.338     9.091
n1858.out[0] (.names)                                                0.235     9.326
n1865.in[0] (.names)                                                 1.338    10.663
n1865.out[0] (.names)                                                0.235    10.898
n1872.in[0] (.names)                                                 1.338    12.236
n1872.out[0] (.names)                                                0.235    12.471
n1879.in[0] (.names)                                                 1.338    13.809
n1879.out[0] (.names)                                                0.235    14.044
n1886.in[0] (.names)                                                 1.338    15.382
n1886.out[0] (.names)                                                0.235    15.617
n1893.in[0] (.names)                                                 1.338    16.954
n1893.out[0] (.names)                                                0.235    17.189
n1900.in[0] (.names)                                                 1.338    18.527
n1900.out[0] (.names)                                                0.235    18.762
n1907.in[0] (.names)                                                 1.338    20.100
n1907.out[0] (.names)                                                0.235    20.335
n1914.in[0] (.names)                                                 1.338    21.673
n1914.out[0] (.names)                                                0.235    21.908
n1920.in[0] (.names)                                                 1.338    23.246
n1920.out[0] (.names)                                                0.235    23.481
n1922.in[0] (.names)                                                 1.338    24.818
n1922.out[0] (.names)                                                0.235    25.053
n1722.in[1] (.names)                                                 1.338    26.391
n1722.out[0] (.names)                                                0.235    26.626
diffeq_paj_convert^x_var~27_FF.D[0] (.latch)                         1.338    27.964
data arrival time                                                             27.964

clock diffeq_paj_convert^clk (rise edge)                             0.000     0.000
clock source latency                                                 0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                             0.000     0.000
diffeq_paj_convert^x_var~27_FF.clk[0] (.latch)                       1.338     1.338
clock uncertainty                                                    0.000     1.338
cell setup time                                                     -0.066     1.272
data required time                                                             1.272
------------------------------------------------------------------------------------
data required time                                                             1.272
data arrival time                                                            -27.964
------------------------------------------------------------------------------------
slack (VIOLATED)                                                             -26.692


#Path 33
Startpoint: diffeq_paj_convert^x_var~1_FF.Q[0] (.latch clocked by diffeq_paj_convert^clk)
Endpoint  : diffeq_paj_convert^x_var~26_FF.D[0] (.latch clocked by diffeq_paj_convert^clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock diffeq_paj_convert^clk (rise edge)                             0.000     0.000
clock source latency                                                 0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                             0.000     0.000
diffeq_paj_convert^x_var~1_FF.clk[0] (.latch)                        1.338     1.338
diffeq_paj_convert^x_var~1_FF.Q[0] (.latch) [clock-to-output]        0.124     1.462
n1837.in[1] (.names)                                                 1.338     2.800
n1837.out[0] (.names)                                                0.235     3.035
n1840.in[0] (.names)                                                 1.338     4.372
n1840.out[0] (.names)                                                0.235     4.607
n1844.in[0] (.names)                                                 1.338     5.945
n1844.out[0] (.names)                                                0.235     6.180
n1851.in[0] (.names)                                                 1.338     7.518
n1851.out[0] (.names)                                                0.235     7.753
n1858.in[0] (.names)                                                 1.338     9.091
n1858.out[0] (.names)                                                0.235     9.326
n1865.in[0] (.names)                                                 1.338    10.663
n1865.out[0] (.names)                                                0.235    10.898
n1872.in[0] (.names)                                                 1.338    12.236
n1872.out[0] (.names)                                                0.235    12.471
n1879.in[0] (.names)                                                 1.338    13.809
n1879.out[0] (.names)                                                0.235    14.044
n1886.in[0] (.names)                                                 1.338    15.382
n1886.out[0] (.names)                                                0.235    15.617
n1893.in[0] (.names)                                                 1.338    16.954
n1893.out[0] (.names)                                                0.235    17.189
n1900.in[0] (.names)                                                 1.338    18.527
n1900.out[0] (.names)                                                0.235    18.762
n1907.in[0] (.names)                                                 1.338    20.100
n1907.out[0] (.names)                                                0.235    20.335
n1914.in[0] (.names)                                                 1.338    21.673
n1914.out[0] (.names)                                                0.235    21.908
n1920.in[0] (.names)                                                 1.338    23.246
n1920.out[0] (.names)                                                0.235    23.481
n1919.in[1] (.names)                                                 1.338    24.818
n1919.out[0] (.names)                                                0.235    25.053
n1717.in[2] (.names)                                                 1.338    26.391
n1717.out[0] (.names)                                                0.235    26.626
diffeq_paj_convert^x_var~26_FF.D[0] (.latch)                         1.338    27.964
data arrival time                                                             27.964

clock diffeq_paj_convert^clk (rise edge)                             0.000     0.000
clock source latency                                                 0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                             0.000     0.000
diffeq_paj_convert^x_var~26_FF.clk[0] (.latch)                       1.338     1.338
clock uncertainty                                                    0.000     1.338
cell setup time                                                     -0.066     1.272
data required time                                                             1.272
------------------------------------------------------------------------------------
data required time                                                             1.272
data arrival time                                                            -27.964
------------------------------------------------------------------------------------
slack (VIOLATED)                                                             -26.692


#Path 34
Startpoint: diffeq_paj_convert^x_var~1_FF.Q[0] (.latch clocked by diffeq_paj_convert^clk)
Endpoint  : diffeq_paj_convert^x_var~24_FF.D[0] (.latch clocked by diffeq_paj_convert^clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock diffeq_paj_convert^clk (rise edge)                             0.000     0.000
clock source latency                                                 0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                             0.000     0.000
diffeq_paj_convert^x_var~1_FF.clk[0] (.latch)                        1.338     1.338
diffeq_paj_convert^x_var~1_FF.Q[0] (.latch) [clock-to-output]        0.124     1.462
n1837.in[1] (.names)                                                 1.338     2.800
n1837.out[0] (.names)                                                0.235     3.035
n1840.in[0] (.names)                                                 1.338     4.372
n1840.out[0] (.names)                                                0.235     4.607
n1844.in[0] (.names)                                                 1.338     5.945
n1844.out[0] (.names)                                                0.235     6.180
n1851.in[0] (.names)                                                 1.338     7.518
n1851.out[0] (.names)                                                0.235     7.753
n1858.in[0] (.names)                                                 1.338     9.091
n1858.out[0] (.names)                                                0.235     9.326
n1865.in[0] (.names)                                                 1.338    10.663
n1865.out[0] (.names)                                                0.235    10.898
n1872.in[0] (.names)                                                 1.338    12.236
n1872.out[0] (.names)                                                0.235    12.471
n1879.in[0] (.names)                                                 1.338    13.809
n1879.out[0] (.names)                                                0.235    14.044
n1886.in[0] (.names)                                                 1.338    15.382
n1886.out[0] (.names)                                                0.235    15.617
n1893.in[0] (.names)                                                 1.338    16.954
n1893.out[0] (.names)                                                0.235    17.189
n1900.in[0] (.names)                                                 1.338    18.527
n1900.out[0] (.names)                                                0.235    18.762
n1907.in[0] (.names)                                                 1.338    20.100
n1907.out[0] (.names)                                                0.235    20.335
n1914.in[0] (.names)                                                 1.338    21.673
n1914.out[0] (.names)                                                0.235    21.908
n1913.in[0] (.names)                                                 1.338    23.246
n1913.out[0] (.names)                                                0.235    23.481
n1912.in[1] (.names)                                                 1.338    24.818
n1912.out[0] (.names)                                                0.235    25.053
n1707.in[0] (.names)                                                 1.338    26.391
n1707.out[0] (.names)                                                0.235    26.626
diffeq_paj_convert^x_var~24_FF.D[0] (.latch)                         1.338    27.964
data arrival time                                                             27.964

clock diffeq_paj_convert^clk (rise edge)                             0.000     0.000
clock source latency                                                 0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                             0.000     0.000
diffeq_paj_convert^x_var~24_FF.clk[0] (.latch)                       1.338     1.338
clock uncertainty                                                    0.000     1.338
cell setup time                                                     -0.066     1.272
data required time                                                             1.272
------------------------------------------------------------------------------------
data required time                                                             1.272
data arrival time                                                            -27.964
------------------------------------------------------------------------------------
slack (VIOLATED)                                                             -26.692


#Path 35
Startpoint: diffeq_paj_convert^x_var~1_FF.Q[0] (.latch clocked by diffeq_paj_convert^clk)
Endpoint  : diffeq_paj_convert^x_var~25_FF.D[0] (.latch clocked by diffeq_paj_convert^clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock diffeq_paj_convert^clk (rise edge)                             0.000     0.000
clock source latency                                                 0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                             0.000     0.000
diffeq_paj_convert^x_var~1_FF.clk[0] (.latch)                        1.338     1.338
diffeq_paj_convert^x_var~1_FF.Q[0] (.latch) [clock-to-output]        0.124     1.462
n1837.in[1] (.names)                                                 1.338     2.800
n1837.out[0] (.names)                                                0.235     3.035
n1840.in[0] (.names)                                                 1.338     4.372
n1840.out[0] (.names)                                                0.235     4.607
n1844.in[0] (.names)                                                 1.338     5.945
n1844.out[0] (.names)                                                0.235     6.180
n1851.in[0] (.names)                                                 1.338     7.518
n1851.out[0] (.names)                                                0.235     7.753
n1858.in[0] (.names)                                                 1.338     9.091
n1858.out[0] (.names)                                                0.235     9.326
n1865.in[0] (.names)                                                 1.338    10.663
n1865.out[0] (.names)                                                0.235    10.898
n1872.in[0] (.names)                                                 1.338    12.236
n1872.out[0] (.names)                                                0.235    12.471
n1879.in[0] (.names)                                                 1.338    13.809
n1879.out[0] (.names)                                                0.235    14.044
n1886.in[0] (.names)                                                 1.338    15.382
n1886.out[0] (.names)                                                0.235    15.617
n1893.in[0] (.names)                                                 1.338    16.954
n1893.out[0] (.names)                                                0.235    17.189
n1900.in[0] (.names)                                                 1.338    18.527
n1900.out[0] (.names)                                                0.235    18.762
n1907.in[0] (.names)                                                 1.338    20.100
n1907.out[0] (.names)                                                0.235    20.335
n1914.in[0] (.names)                                                 1.338    21.673
n1914.out[0] (.names)                                                0.235    21.908
n1917.in[0] (.names)                                                 1.338    23.246
n1917.out[0] (.names)                                                0.235    23.481
n1916.in[1] (.names)                                                 1.338    24.818
n1916.out[0] (.names)                                                0.235    25.053
n1712.in[0] (.names)                                                 1.338    26.391
n1712.out[0] (.names)                                                0.235    26.626
diffeq_paj_convert^x_var~25_FF.D[0] (.latch)                         1.338    27.964
data arrival time                                                             27.964

clock diffeq_paj_convert^clk (rise edge)                             0.000     0.000
clock source latency                                                 0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                             0.000     0.000
diffeq_paj_convert^x_var~25_FF.clk[0] (.latch)                       1.338     1.338
clock uncertainty                                                    0.000     1.338
cell setup time                                                     -0.066     1.272
data required time                                                             1.272
------------------------------------------------------------------------------------
data required time                                                             1.272
data arrival time                                                            -27.964
------------------------------------------------------------------------------------
slack (VIOLATED)                                                             -26.692


#Path 36
Startpoint: diffeq_paj_convert^u_var~0_FF.Q[0] (.latch clocked by diffeq_paj_convert^clk)
Endpoint  : diffeq_paj_convert^y_var~21_FF.D[0] (.latch clocked by diffeq_paj_convert^clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock diffeq_paj_convert^clk (rise edge)                             0.000     0.000
clock source latency                                                 0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                             0.000     0.000
diffeq_paj_convert^u_var~0_FF.clk[0] (.latch)                        1.338     1.338
diffeq_paj_convert^u_var~0_FF.Q[0] (.latch) [clock-to-output]        0.124     1.462
diffeq_paj_convert^MUL~0[0].a[0] (multiply)                          1.338     2.800
diffeq_paj_convert^MUL~0[0].out[1] (multiply)                        1.523     4.323
n1738_1.in[0] (.names)                                               1.338     5.660
n1738_1.out[0] (.names)                                              0.235     5.895
n1744.in[0] (.names)                                                 1.338     7.233
n1744.out[0] (.names)                                                0.235     7.468
n1750.in[0] (.names)                                                 1.338     8.806
n1750.out[0] (.names)                                                0.235     9.041
n1753.in[0] (.names)                                                 1.338    10.379
n1753.out[0] (.names)                                                0.235    10.614
n1756.in[0] (.names)                                                 1.338    11.951
n1756.out[0] (.names)                                                0.235    12.186
n1762.in[0] (.names)                                                 1.338    13.524
n1762.out[0] (.names)                                                0.235    13.759
n1768.in[0] (.names)                                                 1.338    15.097
n1768.out[0] (.names)                                                0.235    15.332
n1774.in[0] (.names)                                                 1.338    16.670
n1774.out[0] (.names)                                                0.235    16.905
n1780.in[0] (.names)                                                 1.338    18.242
n1780.out[0] (.names)                                                0.235    18.477
n1786.in[0] (.names)                                                 1.338    19.815
n1786.out[0] (.names)                                                0.235    20.050
n1792.in[0] (.names)                                                 1.338    21.388
n1792.out[0] (.names)                                                0.235    21.623
n1795.in[0] (.names)                                                 1.338    22.961
n1795.out[0] (.names)                                                0.235    23.196
n1794.in[1] (.names)                                                 1.338    24.534
n1794.out[0] (.names)                                                0.235    24.769
n1532.in[2] (.names)                                                 1.338    26.106
n1532.out[0] (.names)                                                0.235    26.341
diffeq_paj_convert^y_var~21_FF.D[0] (.latch)                         1.338    27.679
data arrival time                                                             27.679

clock diffeq_paj_convert^clk (rise edge)                             0.000     0.000
clock source latency                                                 0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                             0.000     0.000
diffeq_paj_convert^y_var~21_FF.clk[0] (.latch)                       1.338     1.338
clock uncertainty                                                    0.000     1.338
cell setup time                                                     -0.066     1.272
data required time                                                             1.272
------------------------------------------------------------------------------------
data required time                                                             1.272
data arrival time                                                            -27.679
------------------------------------------------------------------------------------
slack (VIOLATED)                                                             -26.407


#Path 37
Startpoint: diffeq_paj_convert^u_var~0_FF.Q[0] (.latch clocked by diffeq_paj_convert^clk)
Endpoint  : diffeq_paj_convert^y_var~22_FF.D[0] (.latch clocked by diffeq_paj_convert^clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock diffeq_paj_convert^clk (rise edge)                             0.000     0.000
clock source latency                                                 0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                             0.000     0.000
diffeq_paj_convert^u_var~0_FF.clk[0] (.latch)                        1.338     1.338
diffeq_paj_convert^u_var~0_FF.Q[0] (.latch) [clock-to-output]        0.124     1.462
diffeq_paj_convert^MUL~0[0].a[0] (multiply)                          1.338     2.800
diffeq_paj_convert^MUL~0[0].out[1] (multiply)                        1.523     4.323
n1738_1.in[0] (.names)                                               1.338     5.660
n1738_1.out[0] (.names)                                              0.235     5.895
n1744.in[0] (.names)                                                 1.338     7.233
n1744.out[0] (.names)                                                0.235     7.468
n1750.in[0] (.names)                                                 1.338     8.806
n1750.out[0] (.names)                                                0.235     9.041
n1753.in[0] (.names)                                                 1.338    10.379
n1753.out[0] (.names)                                                0.235    10.614
n1756.in[0] (.names)                                                 1.338    11.951
n1756.out[0] (.names)                                                0.235    12.186
n1762.in[0] (.names)                                                 1.338    13.524
n1762.out[0] (.names)                                                0.235    13.759
n1768.in[0] (.names)                                                 1.338    15.097
n1768.out[0] (.names)                                                0.235    15.332
n1774.in[0] (.names)                                                 1.338    16.670
n1774.out[0] (.names)                                                0.235    16.905
n1780.in[0] (.names)                                                 1.338    18.242
n1780.out[0] (.names)                                                0.235    18.477
n1786.in[0] (.names)                                                 1.338    19.815
n1786.out[0] (.names)                                                0.235    20.050
n1792.in[0] (.names)                                                 1.338    21.388
n1792.out[0] (.names)                                                0.235    21.623
n1798.in[0] (.names)                                                 1.338    22.961
n1798.out[0] (.names)                                                0.235    23.196
n1797.in[1] (.names)                                                 1.338    24.534
n1797.out[0] (.names)                                                0.235    24.769
n1537.in[2] (.names)                                                 1.338    26.106
n1537.out[0] (.names)                                                0.235    26.341
diffeq_paj_convert^y_var~22_FF.D[0] (.latch)                         1.338    27.679
data arrival time                                                             27.679

clock diffeq_paj_convert^clk (rise edge)                             0.000     0.000
clock source latency                                                 0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                             0.000     0.000
diffeq_paj_convert^y_var~22_FF.clk[0] (.latch)                       1.338     1.338
clock uncertainty                                                    0.000     1.338
cell setup time                                                     -0.066     1.272
data required time                                                             1.272
------------------------------------------------------------------------------------
data required time                                                             1.272
data arrival time                                                            -27.679
------------------------------------------------------------------------------------
slack (VIOLATED)                                                             -26.407


#Path 38
Startpoint: diffeq_paj_convert^u_var~0_FF.Q[0] (.latch clocked by diffeq_paj_convert^clk)
Endpoint  : diffeq_paj_convert^u_var~13_FF.D[0] (.latch clocked by diffeq_paj_convert^clk)
Path Type : setup

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock diffeq_paj_convert^clk (rise edge)                               0.000     0.000
clock source latency                                                   0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                               0.000     0.000
diffeq_paj_convert^u_var~0_FF.clk[0] (.latch)                          1.338     1.338
diffeq_paj_convert^u_var~0_FF.Q[0] (.latch) [clock-to-output]          0.124     1.462
diffeq_paj_convert^MUL~0[0].a[0] (multiply)                            1.338     2.800
diffeq_paj_convert^MUL~0[0].out[0] (multiply)                          1.523     4.323
diffeq_paj_convert^MUL~42[0].a[0] (multiply)                           1.338     5.660
diffeq_paj_convert^MUL~42[0].out[0] (multiply)                         1.523     7.183
diffeq_paj_convert^MUL~43-0[0].a[0] (multiply)                         1.338     8.521
diffeq_paj_convert^MUL~43-0[0].out[1] (multiply)                       1.523    10.044
n1576.in[0] (.names)                                                   1.338    11.382
n1576.out[0] (.names)                                                  0.235    11.617
n1589.in[0] (.names)                                                   1.338    12.955
n1589.out[0] (.names)                                                  0.235    13.190
n1598_1.in[0] (.names)                                                 1.338    14.527
n1598_1.out[0] (.names)                                                0.235    14.762
n1609.in[0] (.names)                                                   1.338    16.100
n1609.out[0] (.names)                                                  0.235    16.335
n1619.in[0] (.names)                                                   1.338    17.673
n1619.out[0] (.names)                                                  0.235    17.908
n1630.in[0] (.names)                                                   1.338    19.246
n1630.out[0] (.names)                                                  0.235    19.481
n1629.in[0] (.names)                                                   1.338    20.818
n1629.out[0] (.names)                                                  0.235    21.053
n1634.in[0] (.names)                                                   1.338    22.391
n1634.out[0] (.names)                                                  0.235    22.626
n1633_1.in[1] (.names)                                                 1.338    23.964
n1633_1.out[0] (.names)                                                0.235    24.199
n1332.in[2] (.names)                                                   1.338    25.537
n1332.out[0] (.names)                                                  0.235    25.772
diffeq_paj_convert^u_var~13_FF.D[0] (.latch)                           1.338    27.110
data arrival time                                                               27.110

clock diffeq_paj_convert^clk (rise edge)                               0.000     0.000
clock source latency                                                   0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                               0.000     0.000
diffeq_paj_convert^u_var~13_FF.clk[0] (.latch)                         1.338     1.338
clock uncertainty                                                      0.000     1.338
cell setup time                                                       -0.066     1.272
data required time                                                               1.272
--------------------------------------------------------------------------------------
data required time                                                               1.272
data arrival time                                                              -27.110
--------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -25.838


#Path 39
Startpoint: diffeq_paj_convert^u_var~0_FF.Q[0] (.latch clocked by diffeq_paj_convert^clk)
Endpoint  : diffeq_paj_convert^u_var~12_FF.D[0] (.latch clocked by diffeq_paj_convert^clk)
Path Type : setup

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock diffeq_paj_convert^clk (rise edge)                               0.000     0.000
clock source latency                                                   0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                               0.000     0.000
diffeq_paj_convert^u_var~0_FF.clk[0] (.latch)                          1.338     1.338
diffeq_paj_convert^u_var~0_FF.Q[0] (.latch) [clock-to-output]          0.124     1.462
diffeq_paj_convert^MUL~0[0].a[0] (multiply)                            1.338     2.800
diffeq_paj_convert^MUL~0[0].out[0] (multiply)                          1.523     4.323
diffeq_paj_convert^MUL~42[0].a[0] (multiply)                           1.338     5.660
diffeq_paj_convert^MUL~42[0].out[0] (multiply)                         1.523     7.183
diffeq_paj_convert^MUL~43-0[0].a[0] (multiply)                         1.338     8.521
diffeq_paj_convert^MUL~43-0[0].out[1] (multiply)                       1.523    10.044
n1576.in[0] (.names)                                                   1.338    11.382
n1576.out[0] (.names)                                                  0.235    11.617
n1589.in[0] (.names)                                                   1.338    12.955
n1589.out[0] (.names)                                                  0.235    13.190
n1598_1.in[0] (.names)                                                 1.338    14.527
n1598_1.out[0] (.names)                                                0.235    14.762
n1609.in[0] (.names)                                                   1.338    16.100
n1609.out[0] (.names)                                                  0.235    16.335
n1619.in[0] (.names)                                                   1.338    17.673
n1619.out[0] (.names)                                                  0.235    17.908
n1630.in[0] (.names)                                                   1.338    19.246
n1630.out[0] (.names)                                                  0.235    19.481
n1629.in[0] (.names)                                                   1.338    20.818
n1629.out[0] (.names)                                                  0.235    21.053
n1628_1.in[0] (.names)                                                 1.338    22.391
n1628_1.out[0] (.names)                                                0.235    22.626
n1627_1.in[0] (.names)                                                 1.338    23.964
n1627_1.out[0] (.names)                                                0.235    24.199
n1327.in[0] (.names)                                                   1.338    25.537
n1327.out[0] (.names)                                                  0.235    25.772
diffeq_paj_convert^u_var~12_FF.D[0] (.latch)                           1.338    27.110
data arrival time                                                               27.110

clock diffeq_paj_convert^clk (rise edge)                               0.000     0.000
clock source latency                                                   0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                               0.000     0.000
diffeq_paj_convert^u_var~12_FF.clk[0] (.latch)                         1.338     1.338
clock uncertainty                                                      0.000     1.338
cell setup time                                                       -0.066     1.272
data required time                                                               1.272
--------------------------------------------------------------------------------------
data required time                                                               1.272
data arrival time                                                              -27.110
--------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -25.838


#Path 40
Startpoint: diffeq_paj_convert^x_var~1_FF.Q[0] (.latch clocked by diffeq_paj_convert^clk)
Endpoint  : diffeq_paj_convert^Xoutport~0_FF.D[0] (.latch clocked by diffeq_paj_convert^clk)
Path Type : setup

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock diffeq_paj_convert^clk (rise edge)                               0.000     0.000
clock source latency                                                   0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                               0.000     0.000
diffeq_paj_convert^x_var~1_FF.clk[0] (.latch)                          1.338     1.338
diffeq_paj_convert^x_var~1_FF.Q[0] (.latch) [clock-to-output]          0.124     1.462
n1448_1.in[1] (.names)                                                 1.338     2.800
n1448_1.out[0] (.names)                                                0.235     3.035
n1447_1.in[0] (.names)                                                 1.338     4.372
n1447_1.out[0] (.names)                                                0.235     4.607
n1446.in[0] (.names)                                                   1.338     5.945
n1446.out[0] (.names)                                                  0.235     6.180
n1445.in[0] (.names)                                                   1.338     7.518
n1445.out[0] (.names)                                                  0.235     7.753
n1444.in[0] (.names)                                                   1.338     9.091
n1444.out[0] (.names)                                                  0.235     9.326
n1443_1.in[0] (.names)                                                 1.338    10.663
n1443_1.out[0] (.names)                                                0.235    10.898
n1442_1.in[0] (.names)                                                 1.338    12.236
n1442_1.out[0] (.names)                                                0.235    12.471
n1441.in[0] (.names)                                                   1.338    13.809
n1441.out[0] (.names)                                                  0.235    14.044
n1440.in[0] (.names)                                                   1.338    15.382
n1440.out[0] (.names)                                                  0.235    15.617
n1439.in[3] (.names)                                                   1.338    16.954
n1439.out[0] (.names)                                                  0.235    17.189
n1438_1.in[0] (.names)                                                 1.338    18.527
n1438_1.out[0] (.names)                                                0.235    18.762
n1437_1.in[1] (.names)                                                 1.338    20.100
n1437_1.out[0] (.names)                                                0.235    20.335
n1436.in[0] (.names)                                                   1.338    21.673
n1436.out[0] (.names)                                                  0.235    21.908
n1469.in[1] (.names)                                                   1.338    23.246
n1469.out[0] (.names)                                                  0.235    23.481
n947.in[2] (.names)                                                    1.338    24.818
n947.out[0] (.names)                                                   0.235    25.053
diffeq_paj_convert^Xoutport~0_FF.D[0] (.latch)                         1.338    26.391
data arrival time                                                               26.391

clock diffeq_paj_convert^clk (rise edge)                               0.000     0.000
clock source latency                                                   0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                               0.000     0.000
diffeq_paj_convert^Xoutport~0_FF.clk[0] (.latch)                       1.338     1.338
clock uncertainty                                                      0.000     1.338
cell setup time                                                       -0.066     1.272
data required time                                                               1.272
--------------------------------------------------------------------------------------
data required time                                                               1.272
data arrival time                                                              -26.391
--------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -25.119


#Path 41
Startpoint: diffeq_paj_convert^x_var~1_FF.Q[0] (.latch clocked by diffeq_paj_convert^clk)
Endpoint  : diffeq_paj_convert^Xoutport~2_FF.D[0] (.latch clocked by diffeq_paj_convert^clk)
Path Type : setup

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock diffeq_paj_convert^clk (rise edge)                               0.000     0.000
clock source latency                                                   0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                               0.000     0.000
diffeq_paj_convert^x_var~1_FF.clk[0] (.latch)                          1.338     1.338
diffeq_paj_convert^x_var~1_FF.Q[0] (.latch) [clock-to-output]          0.124     1.462
n1448_1.in[1] (.names)                                                 1.338     2.800
n1448_1.out[0] (.names)                                                0.235     3.035
n1447_1.in[0] (.names)                                                 1.338     4.372
n1447_1.out[0] (.names)                                                0.235     4.607
n1446.in[0] (.names)                                                   1.338     5.945
n1446.out[0] (.names)                                                  0.235     6.180
n1445.in[0] (.names)                                                   1.338     7.518
n1445.out[0] (.names)                                                  0.235     7.753
n1444.in[0] (.names)                                                   1.338     9.091
n1444.out[0] (.names)                                                  0.235     9.326
n1443_1.in[0] (.names)                                                 1.338    10.663
n1443_1.out[0] (.names)                                                0.235    10.898
n1442_1.in[0] (.names)                                                 1.338    12.236
n1442_1.out[0] (.names)                                                0.235    12.471
n1441.in[0] (.names)                                                   1.338    13.809
n1441.out[0] (.names)                                                  0.235    14.044
n1440.in[0] (.names)                                                   1.338    15.382
n1440.out[0] (.names)                                                  0.235    15.617
n1439.in[3] (.names)                                                   1.338    16.954
n1439.out[0] (.names)                                                  0.235    17.189
n1438_1.in[0] (.names)                                                 1.338    18.527
n1438_1.out[0] (.names)                                                0.235    18.762
n1437_1.in[1] (.names)                                                 1.338    20.100
n1437_1.out[0] (.names)                                                0.235    20.335
n1436.in[0] (.names)                                                   1.338    21.673
n1436.out[0] (.names)                                                  0.235    21.908
n1469.in[1] (.names)                                                   1.338    23.246
n1469.out[0] (.names)                                                  0.235    23.481
n1007.in[2] (.names)                                                   1.338    24.818
n1007.out[0] (.names)                                                  0.235    25.053
diffeq_paj_convert^Xoutport~2_FF.D[0] (.latch)                         1.338    26.391
data arrival time                                                               26.391

clock diffeq_paj_convert^clk (rise edge)                               0.000     0.000
clock source latency                                                   0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                               0.000     0.000
diffeq_paj_convert^Xoutport~2_FF.clk[0] (.latch)                       1.338     1.338
clock uncertainty                                                      0.000     1.338
cell setup time                                                       -0.066     1.272
data required time                                                               1.272
--------------------------------------------------------------------------------------
data required time                                                               1.272
data arrival time                                                              -26.391
--------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -25.119


#Path 42
Startpoint: diffeq_paj_convert^x_var~1_FF.Q[0] (.latch clocked by diffeq_paj_convert^clk)
Endpoint  : diffeq_paj_convert^Uoutport~31_FF.D[0] (.latch clocked by diffeq_paj_convert^clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                                0.000     0.000
diffeq_paj_convert^x_var~1_FF.clk[0] (.latch)                           1.338     1.338
diffeq_paj_convert^x_var~1_FF.Q[0] (.latch) [clock-to-output]           0.124     1.462
n1448_1.in[1] (.names)                                                  1.338     2.800
n1448_1.out[0] (.names)                                                 0.235     3.035
n1447_1.in[0] (.names)                                                  1.338     4.372
n1447_1.out[0] (.names)                                                 0.235     4.607
n1446.in[0] (.names)                                                    1.338     5.945
n1446.out[0] (.names)                                                   0.235     6.180
n1445.in[0] (.names)                                                    1.338     7.518
n1445.out[0] (.names)                                                   0.235     7.753
n1444.in[0] (.names)                                                    1.338     9.091
n1444.out[0] (.names)                                                   0.235     9.326
n1443_1.in[0] (.names)                                                  1.338    10.663
n1443_1.out[0] (.names)                                                 0.235    10.898
n1442_1.in[0] (.names)                                                  1.338    12.236
n1442_1.out[0] (.names)                                                 0.235    12.471
n1441.in[0] (.names)                                                    1.338    13.809
n1441.out[0] (.names)                                                   0.235    14.044
n1440.in[0] (.names)                                                    1.338    15.382
n1440.out[0] (.names)                                                   0.235    15.617
n1439.in[3] (.names)                                                    1.338    16.954
n1439.out[0] (.names)                                                   0.235    17.189
n1438_1.in[0] (.names)                                                  1.338    18.527
n1438_1.out[0] (.names)                                                 0.235    18.762
n1437_1.in[1] (.names)                                                  1.338    20.100
n1437_1.out[0] (.names)                                                 0.235    20.335
n1436.in[0] (.names)                                                    1.338    21.673
n1436.out[0] (.names)                                                   0.235    21.908
n1469.in[1] (.names)                                                    1.338    23.246
n1469.out[0] (.names)                                                   0.235    23.481
n912.in[2] (.names)                                                     1.338    24.818
n912.out[0] (.names)                                                    0.235    25.053
diffeq_paj_convert^Uoutport~31_FF.D[0] (.latch)                         1.338    26.391
data arrival time                                                                26.391

clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                                0.000     0.000
diffeq_paj_convert^Uoutport~31_FF.clk[0] (.latch)                       1.338     1.338
clock uncertainty                                                       0.000     1.338
cell setup time                                                        -0.066     1.272
data required time                                                                1.272
---------------------------------------------------------------------------------------
data required time                                                                1.272
data arrival time                                                               -26.391
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -25.119


#Path 43
Startpoint: diffeq_paj_convert^x_var~1_FF.Q[0] (.latch clocked by diffeq_paj_convert^clk)
Endpoint  : diffeq_paj_convert^Uoutport~4_FF.D[0] (.latch clocked by diffeq_paj_convert^clk)
Path Type : setup

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock diffeq_paj_convert^clk (rise edge)                               0.000     0.000
clock source latency                                                   0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                               0.000     0.000
diffeq_paj_convert^x_var~1_FF.clk[0] (.latch)                          1.338     1.338
diffeq_paj_convert^x_var~1_FF.Q[0] (.latch) [clock-to-output]          0.124     1.462
n1448_1.in[1] (.names)                                                 1.338     2.800
n1448_1.out[0] (.names)                                                0.235     3.035
n1447_1.in[0] (.names)                                                 1.338     4.372
n1447_1.out[0] (.names)                                                0.235     4.607
n1446.in[0] (.names)                                                   1.338     5.945
n1446.out[0] (.names)                                                  0.235     6.180
n1445.in[0] (.names)                                                   1.338     7.518
n1445.out[0] (.names)                                                  0.235     7.753
n1444.in[0] (.names)                                                   1.338     9.091
n1444.out[0] (.names)                                                  0.235     9.326
n1443_1.in[0] (.names)                                                 1.338    10.663
n1443_1.out[0] (.names)                                                0.235    10.898
n1442_1.in[0] (.names)                                                 1.338    12.236
n1442_1.out[0] (.names)                                                0.235    12.471
n1441.in[0] (.names)                                                   1.338    13.809
n1441.out[0] (.names)                                                  0.235    14.044
n1440.in[0] (.names)                                                   1.338    15.382
n1440.out[0] (.names)                                                  0.235    15.617
n1439.in[3] (.names)                                                   1.338    16.954
n1439.out[0] (.names)                                                  0.235    17.189
n1438_1.in[0] (.names)                                                 1.338    18.527
n1438_1.out[0] (.names)                                                0.235    18.762
n1437_1.in[1] (.names)                                                 1.338    20.100
n1437_1.out[0] (.names)                                                0.235    20.335
n1436.in[0] (.names)                                                   1.338    21.673
n1436.out[0] (.names)                                                  0.235    21.908
n1469.in[1] (.names)                                                   1.338    23.246
n1469.out[0] (.names)                                                  0.235    23.481
n917.in[2] (.names)                                                    1.338    24.818
n917.out[0] (.names)                                                   0.235    25.053
diffeq_paj_convert^Uoutport~4_FF.D[0] (.latch)                         1.338    26.391
data arrival time                                                               26.391

clock diffeq_paj_convert^clk (rise edge)                               0.000     0.000
clock source latency                                                   0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                               0.000     0.000
diffeq_paj_convert^Uoutport~4_FF.clk[0] (.latch)                       1.338     1.338
clock uncertainty                                                      0.000     1.338
cell setup time                                                       -0.066     1.272
data required time                                                               1.272
--------------------------------------------------------------------------------------
data required time                                                               1.272
data arrival time                                                              -26.391
--------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -25.119


#Path 44
Startpoint: diffeq_paj_convert^x_var~1_FF.Q[0] (.latch clocked by diffeq_paj_convert^clk)
Endpoint  : diffeq_paj_convert^Uoutport~5_FF.D[0] (.latch clocked by diffeq_paj_convert^clk)
Path Type : setup

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock diffeq_paj_convert^clk (rise edge)                               0.000     0.000
clock source latency                                                   0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                               0.000     0.000
diffeq_paj_convert^x_var~1_FF.clk[0] (.latch)                          1.338     1.338
diffeq_paj_convert^x_var~1_FF.Q[0] (.latch) [clock-to-output]          0.124     1.462
n1448_1.in[1] (.names)                                                 1.338     2.800
n1448_1.out[0] (.names)                                                0.235     3.035
n1447_1.in[0] (.names)                                                 1.338     4.372
n1447_1.out[0] (.names)                                                0.235     4.607
n1446.in[0] (.names)                                                   1.338     5.945
n1446.out[0] (.names)                                                  0.235     6.180
n1445.in[0] (.names)                                                   1.338     7.518
n1445.out[0] (.names)                                                  0.235     7.753
n1444.in[0] (.names)                                                   1.338     9.091
n1444.out[0] (.names)                                                  0.235     9.326
n1443_1.in[0] (.names)                                                 1.338    10.663
n1443_1.out[0] (.names)                                                0.235    10.898
n1442_1.in[0] (.names)                                                 1.338    12.236
n1442_1.out[0] (.names)                                                0.235    12.471
n1441.in[0] (.names)                                                   1.338    13.809
n1441.out[0] (.names)                                                  0.235    14.044
n1440.in[0] (.names)                                                   1.338    15.382
n1440.out[0] (.names)                                                  0.235    15.617
n1439.in[3] (.names)                                                   1.338    16.954
n1439.out[0] (.names)                                                  0.235    17.189
n1438_1.in[0] (.names)                                                 1.338    18.527
n1438_1.out[0] (.names)                                                0.235    18.762
n1437_1.in[1] (.names)                                                 1.338    20.100
n1437_1.out[0] (.names)                                                0.235    20.335
n1436.in[0] (.names)                                                   1.338    21.673
n1436.out[0] (.names)                                                  0.235    21.908
n1469.in[1] (.names)                                                   1.338    23.246
n1469.out[0] (.names)                                                  0.235    23.481
n922.in[2] (.names)                                                    1.338    24.818
n922.out[0] (.names)                                                   0.235    25.053
diffeq_paj_convert^Uoutport~5_FF.D[0] (.latch)                         1.338    26.391
data arrival time                                                               26.391

clock diffeq_paj_convert^clk (rise edge)                               0.000     0.000
clock source latency                                                   0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                               0.000     0.000
diffeq_paj_convert^Uoutport~5_FF.clk[0] (.latch)                       1.338     1.338
clock uncertainty                                                      0.000     1.338
cell setup time                                                       -0.066     1.272
data required time                                                               1.272
--------------------------------------------------------------------------------------
data required time                                                               1.272
data arrival time                                                              -26.391
--------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -25.119


#Path 45
Startpoint: diffeq_paj_convert^x_var~1_FF.Q[0] (.latch clocked by diffeq_paj_convert^clk)
Endpoint  : diffeq_paj_convert^Uoutport~6_FF.D[0] (.latch clocked by diffeq_paj_convert^clk)
Path Type : setup

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock diffeq_paj_convert^clk (rise edge)                               0.000     0.000
clock source latency                                                   0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                               0.000     0.000
diffeq_paj_convert^x_var~1_FF.clk[0] (.latch)                          1.338     1.338
diffeq_paj_convert^x_var~1_FF.Q[0] (.latch) [clock-to-output]          0.124     1.462
n1448_1.in[1] (.names)                                                 1.338     2.800
n1448_1.out[0] (.names)                                                0.235     3.035
n1447_1.in[0] (.names)                                                 1.338     4.372
n1447_1.out[0] (.names)                                                0.235     4.607
n1446.in[0] (.names)                                                   1.338     5.945
n1446.out[0] (.names)                                                  0.235     6.180
n1445.in[0] (.names)                                                   1.338     7.518
n1445.out[0] (.names)                                                  0.235     7.753
n1444.in[0] (.names)                                                   1.338     9.091
n1444.out[0] (.names)                                                  0.235     9.326
n1443_1.in[0] (.names)                                                 1.338    10.663
n1443_1.out[0] (.names)                                                0.235    10.898
n1442_1.in[0] (.names)                                                 1.338    12.236
n1442_1.out[0] (.names)                                                0.235    12.471
n1441.in[0] (.names)                                                   1.338    13.809
n1441.out[0] (.names)                                                  0.235    14.044
n1440.in[0] (.names)                                                   1.338    15.382
n1440.out[0] (.names)                                                  0.235    15.617
n1439.in[3] (.names)                                                   1.338    16.954
n1439.out[0] (.names)                                                  0.235    17.189
n1438_1.in[0] (.names)                                                 1.338    18.527
n1438_1.out[0] (.names)                                                0.235    18.762
n1437_1.in[1] (.names)                                                 1.338    20.100
n1437_1.out[0] (.names)                                                0.235    20.335
n1436.in[0] (.names)                                                   1.338    21.673
n1436.out[0] (.names)                                                  0.235    21.908
n1469.in[1] (.names)                                                   1.338    23.246
n1469.out[0] (.names)                                                  0.235    23.481
n927.in[2] (.names)                                                    1.338    24.818
n927.out[0] (.names)                                                   0.235    25.053
diffeq_paj_convert^Uoutport~6_FF.D[0] (.latch)                         1.338    26.391
data arrival time                                                               26.391

clock diffeq_paj_convert^clk (rise edge)                               0.000     0.000
clock source latency                                                   0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                               0.000     0.000
diffeq_paj_convert^Uoutport~6_FF.clk[0] (.latch)                       1.338     1.338
clock uncertainty                                                      0.000     1.338
cell setup time                                                       -0.066     1.272
data required time                                                               1.272
--------------------------------------------------------------------------------------
data required time                                                               1.272
data arrival time                                                              -26.391
--------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -25.119


#Path 46
Startpoint: diffeq_paj_convert^x_var~1_FF.Q[0] (.latch clocked by diffeq_paj_convert^clk)
Endpoint  : diffeq_paj_convert^Uoutport~7_FF.D[0] (.latch clocked by diffeq_paj_convert^clk)
Path Type : setup

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock diffeq_paj_convert^clk (rise edge)                               0.000     0.000
clock source latency                                                   0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                               0.000     0.000
diffeq_paj_convert^x_var~1_FF.clk[0] (.latch)                          1.338     1.338
diffeq_paj_convert^x_var~1_FF.Q[0] (.latch) [clock-to-output]          0.124     1.462
n1448_1.in[1] (.names)                                                 1.338     2.800
n1448_1.out[0] (.names)                                                0.235     3.035
n1447_1.in[0] (.names)                                                 1.338     4.372
n1447_1.out[0] (.names)                                                0.235     4.607
n1446.in[0] (.names)                                                   1.338     5.945
n1446.out[0] (.names)                                                  0.235     6.180
n1445.in[0] (.names)                                                   1.338     7.518
n1445.out[0] (.names)                                                  0.235     7.753
n1444.in[0] (.names)                                                   1.338     9.091
n1444.out[0] (.names)                                                  0.235     9.326
n1443_1.in[0] (.names)                                                 1.338    10.663
n1443_1.out[0] (.names)                                                0.235    10.898
n1442_1.in[0] (.names)                                                 1.338    12.236
n1442_1.out[0] (.names)                                                0.235    12.471
n1441.in[0] (.names)                                                   1.338    13.809
n1441.out[0] (.names)                                                  0.235    14.044
n1440.in[0] (.names)                                                   1.338    15.382
n1440.out[0] (.names)                                                  0.235    15.617
n1439.in[3] (.names)                                                   1.338    16.954
n1439.out[0] (.names)                                                  0.235    17.189
n1438_1.in[0] (.names)                                                 1.338    18.527
n1438_1.out[0] (.names)                                                0.235    18.762
n1437_1.in[1] (.names)                                                 1.338    20.100
n1437_1.out[0] (.names)                                                0.235    20.335
n1436.in[0] (.names)                                                   1.338    21.673
n1436.out[0] (.names)                                                  0.235    21.908
n1469.in[1] (.names)                                                   1.338    23.246
n1469.out[0] (.names)                                                  0.235    23.481
n932.in[2] (.names)                                                    1.338    24.818
n932.out[0] (.names)                                                   0.235    25.053
diffeq_paj_convert^Uoutport~7_FF.D[0] (.latch)                         1.338    26.391
data arrival time                                                               26.391

clock diffeq_paj_convert^clk (rise edge)                               0.000     0.000
clock source latency                                                   0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                               0.000     0.000
diffeq_paj_convert^Uoutport~7_FF.clk[0] (.latch)                       1.338     1.338
clock uncertainty                                                      0.000     1.338
cell setup time                                                       -0.066     1.272
data required time                                                               1.272
--------------------------------------------------------------------------------------
data required time                                                               1.272
data arrival time                                                              -26.391
--------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -25.119


#Path 47
Startpoint: diffeq_paj_convert^x_var~1_FF.Q[0] (.latch clocked by diffeq_paj_convert^clk)
Endpoint  : diffeq_paj_convert^Uoutport~8_FF.D[0] (.latch clocked by diffeq_paj_convert^clk)
Path Type : setup

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock diffeq_paj_convert^clk (rise edge)                               0.000     0.000
clock source latency                                                   0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                               0.000     0.000
diffeq_paj_convert^x_var~1_FF.clk[0] (.latch)                          1.338     1.338
diffeq_paj_convert^x_var~1_FF.Q[0] (.latch) [clock-to-output]          0.124     1.462
n1448_1.in[1] (.names)                                                 1.338     2.800
n1448_1.out[0] (.names)                                                0.235     3.035
n1447_1.in[0] (.names)                                                 1.338     4.372
n1447_1.out[0] (.names)                                                0.235     4.607
n1446.in[0] (.names)                                                   1.338     5.945
n1446.out[0] (.names)                                                  0.235     6.180
n1445.in[0] (.names)                                                   1.338     7.518
n1445.out[0] (.names)                                                  0.235     7.753
n1444.in[0] (.names)                                                   1.338     9.091
n1444.out[0] (.names)                                                  0.235     9.326
n1443_1.in[0] (.names)                                                 1.338    10.663
n1443_1.out[0] (.names)                                                0.235    10.898
n1442_1.in[0] (.names)                                                 1.338    12.236
n1442_1.out[0] (.names)                                                0.235    12.471
n1441.in[0] (.names)                                                   1.338    13.809
n1441.out[0] (.names)                                                  0.235    14.044
n1440.in[0] (.names)                                                   1.338    15.382
n1440.out[0] (.names)                                                  0.235    15.617
n1439.in[3] (.names)                                                   1.338    16.954
n1439.out[0] (.names)                                                  0.235    17.189
n1438_1.in[0] (.names)                                                 1.338    18.527
n1438_1.out[0] (.names)                                                0.235    18.762
n1437_1.in[1] (.names)                                                 1.338    20.100
n1437_1.out[0] (.names)                                                0.235    20.335
n1436.in[0] (.names)                                                   1.338    21.673
n1436.out[0] (.names)                                                  0.235    21.908
n1469.in[1] (.names)                                                   1.338    23.246
n1469.out[0] (.names)                                                  0.235    23.481
n937.in[2] (.names)                                                    1.338    24.818
n937.out[0] (.names)                                                   0.235    25.053
diffeq_paj_convert^Uoutport~8_FF.D[0] (.latch)                         1.338    26.391
data arrival time                                                               26.391

clock diffeq_paj_convert^clk (rise edge)                               0.000     0.000
clock source latency                                                   0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                               0.000     0.000
diffeq_paj_convert^Uoutport~8_FF.clk[0] (.latch)                       1.338     1.338
clock uncertainty                                                      0.000     1.338
cell setup time                                                       -0.066     1.272
data required time                                                               1.272
--------------------------------------------------------------------------------------
data required time                                                               1.272
data arrival time                                                              -26.391
--------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -25.119


#Path 48
Startpoint: diffeq_paj_convert^x_var~1_FF.Q[0] (.latch clocked by diffeq_paj_convert^clk)
Endpoint  : diffeq_paj_convert^Uoutport~9_FF.D[0] (.latch clocked by diffeq_paj_convert^clk)
Path Type : setup

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock diffeq_paj_convert^clk (rise edge)                               0.000     0.000
clock source latency                                                   0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                               0.000     0.000
diffeq_paj_convert^x_var~1_FF.clk[0] (.latch)                          1.338     1.338
diffeq_paj_convert^x_var~1_FF.Q[0] (.latch) [clock-to-output]          0.124     1.462
n1448_1.in[1] (.names)                                                 1.338     2.800
n1448_1.out[0] (.names)                                                0.235     3.035
n1447_1.in[0] (.names)                                                 1.338     4.372
n1447_1.out[0] (.names)                                                0.235     4.607
n1446.in[0] (.names)                                                   1.338     5.945
n1446.out[0] (.names)                                                  0.235     6.180
n1445.in[0] (.names)                                                   1.338     7.518
n1445.out[0] (.names)                                                  0.235     7.753
n1444.in[0] (.names)                                                   1.338     9.091
n1444.out[0] (.names)                                                  0.235     9.326
n1443_1.in[0] (.names)                                                 1.338    10.663
n1443_1.out[0] (.names)                                                0.235    10.898
n1442_1.in[0] (.names)                                                 1.338    12.236
n1442_1.out[0] (.names)                                                0.235    12.471
n1441.in[0] (.names)                                                   1.338    13.809
n1441.out[0] (.names)                                                  0.235    14.044
n1440.in[0] (.names)                                                   1.338    15.382
n1440.out[0] (.names)                                                  0.235    15.617
n1439.in[3] (.names)                                                   1.338    16.954
n1439.out[0] (.names)                                                  0.235    17.189
n1438_1.in[0] (.names)                                                 1.338    18.527
n1438_1.out[0] (.names)                                                0.235    18.762
n1437_1.in[1] (.names)                                                 1.338    20.100
n1437_1.out[0] (.names)                                                0.235    20.335
n1436.in[0] (.names)                                                   1.338    21.673
n1436.out[0] (.names)                                                  0.235    21.908
n1469.in[1] (.names)                                                   1.338    23.246
n1469.out[0] (.names)                                                  0.235    23.481
n942.in[2] (.names)                                                    1.338    24.818
n942.out[0] (.names)                                                   0.235    25.053
diffeq_paj_convert^Uoutport~9_FF.D[0] (.latch)                         1.338    26.391
data arrival time                                                               26.391

clock diffeq_paj_convert^clk (rise edge)                               0.000     0.000
clock source latency                                                   0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                               0.000     0.000
diffeq_paj_convert^Uoutport~9_FF.clk[0] (.latch)                       1.338     1.338
clock uncertainty                                                      0.000     1.338
cell setup time                                                       -0.066     1.272
data required time                                                               1.272
--------------------------------------------------------------------------------------
data required time                                                               1.272
data arrival time                                                              -26.391
--------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -25.119


#Path 49
Startpoint: diffeq_paj_convert^x_var~1_FF.Q[0] (.latch clocked by diffeq_paj_convert^clk)
Endpoint  : diffeq_paj_convert^Xoutport~30_FF.D[0] (.latch clocked by diffeq_paj_convert^clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                                0.000     0.000
diffeq_paj_convert^x_var~1_FF.clk[0] (.latch)                           1.338     1.338
diffeq_paj_convert^x_var~1_FF.Q[0] (.latch) [clock-to-output]           0.124     1.462
n1448_1.in[1] (.names)                                                  1.338     2.800
n1448_1.out[0] (.names)                                                 0.235     3.035
n1447_1.in[0] (.names)                                                  1.338     4.372
n1447_1.out[0] (.names)                                                 0.235     4.607
n1446.in[0] (.names)                                                    1.338     5.945
n1446.out[0] (.names)                                                   0.235     6.180
n1445.in[0] (.names)                                                    1.338     7.518
n1445.out[0] (.names)                                                   0.235     7.753
n1444.in[0] (.names)                                                    1.338     9.091
n1444.out[0] (.names)                                                   0.235     9.326
n1443_1.in[0] (.names)                                                  1.338    10.663
n1443_1.out[0] (.names)                                                 0.235    10.898
n1442_1.in[0] (.names)                                                  1.338    12.236
n1442_1.out[0] (.names)                                                 0.235    12.471
n1441.in[0] (.names)                                                    1.338    13.809
n1441.out[0] (.names)                                                   0.235    14.044
n1440.in[0] (.names)                                                    1.338    15.382
n1440.out[0] (.names)                                                   0.235    15.617
n1439.in[3] (.names)                                                    1.338    16.954
n1439.out[0] (.names)                                                   0.235    17.189
n1438_1.in[0] (.names)                                                  1.338    18.527
n1438_1.out[0] (.names)                                                 0.235    18.762
n1437_1.in[1] (.names)                                                  1.338    20.100
n1437_1.out[0] (.names)                                                 0.235    20.335
n1436.in[0] (.names)                                                    1.338    21.673
n1436.out[0] (.names)                                                   0.235    21.908
n1469.in[1] (.names)                                                    1.338    23.246
n1469.out[0] (.names)                                                   0.235    23.481
n1067.in[2] (.names)                                                    1.338    24.818
n1067.out[0] (.names)                                                   0.235    25.053
diffeq_paj_convert^Xoutport~30_FF.D[0] (.latch)                         1.338    26.391
data arrival time                                                                26.391

clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                                0.000     0.000
diffeq_paj_convert^Xoutport~30_FF.clk[0] (.latch)                       1.338     1.338
clock uncertainty                                                       0.000     1.338
cell setup time                                                        -0.066     1.272
data required time                                                                1.272
---------------------------------------------------------------------------------------
data required time                                                                1.272
data arrival time                                                               -26.391
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -25.119


#Path 50
Startpoint: diffeq_paj_convert^x_var~1_FF.Q[0] (.latch clocked by diffeq_paj_convert^clk)
Endpoint  : diffeq_paj_convert^Xoutport~1_FF.D[0] (.latch clocked by diffeq_paj_convert^clk)
Path Type : setup

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock diffeq_paj_convert^clk (rise edge)                               0.000     0.000
clock source latency                                                   0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                               0.000     0.000
diffeq_paj_convert^x_var~1_FF.clk[0] (.latch)                          1.338     1.338
diffeq_paj_convert^x_var~1_FF.Q[0] (.latch) [clock-to-output]          0.124     1.462
n1448_1.in[1] (.names)                                                 1.338     2.800
n1448_1.out[0] (.names)                                                0.235     3.035
n1447_1.in[0] (.names)                                                 1.338     4.372
n1447_1.out[0] (.names)                                                0.235     4.607
n1446.in[0] (.names)                                                   1.338     5.945
n1446.out[0] (.names)                                                  0.235     6.180
n1445.in[0] (.names)                                                   1.338     7.518
n1445.out[0] (.names)                                                  0.235     7.753
n1444.in[0] (.names)                                                   1.338     9.091
n1444.out[0] (.names)                                                  0.235     9.326
n1443_1.in[0] (.names)                                                 1.338    10.663
n1443_1.out[0] (.names)                                                0.235    10.898
n1442_1.in[0] (.names)                                                 1.338    12.236
n1442_1.out[0] (.names)                                                0.235    12.471
n1441.in[0] (.names)                                                   1.338    13.809
n1441.out[0] (.names)                                                  0.235    14.044
n1440.in[0] (.names)                                                   1.338    15.382
n1440.out[0] (.names)                                                  0.235    15.617
n1439.in[3] (.names)                                                   1.338    16.954
n1439.out[0] (.names)                                                  0.235    17.189
n1438_1.in[0] (.names)                                                 1.338    18.527
n1438_1.out[0] (.names)                                                0.235    18.762
n1437_1.in[1] (.names)                                                 1.338    20.100
n1437_1.out[0] (.names)                                                0.235    20.335
n1436.in[0] (.names)                                                   1.338    21.673
n1436.out[0] (.names)                                                  0.235    21.908
n1469.in[1] (.names)                                                   1.338    23.246
n1469.out[0] (.names)                                                  0.235    23.481
n952.in[2] (.names)                                                    1.338    24.818
n952.out[0] (.names)                                                   0.235    25.053
diffeq_paj_convert^Xoutport~1_FF.D[0] (.latch)                         1.338    26.391
data arrival time                                                               26.391

clock diffeq_paj_convert^clk (rise edge)                               0.000     0.000
clock source latency                                                   0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                               0.000     0.000
diffeq_paj_convert^Xoutport~1_FF.clk[0] (.latch)                       1.338     1.338
clock uncertainty                                                      0.000     1.338
cell setup time                                                       -0.066     1.272
data required time                                                               1.272
--------------------------------------------------------------------------------------
data required time                                                               1.272
data arrival time                                                              -26.391
--------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -25.119


#Path 51
Startpoint: diffeq_paj_convert^x_var~1_FF.Q[0] (.latch clocked by diffeq_paj_convert^clk)
Endpoint  : diffeq_paj_convert^Xoutport~10_FF.D[0] (.latch clocked by diffeq_paj_convert^clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                                0.000     0.000
diffeq_paj_convert^x_var~1_FF.clk[0] (.latch)                           1.338     1.338
diffeq_paj_convert^x_var~1_FF.Q[0] (.latch) [clock-to-output]           0.124     1.462
n1448_1.in[1] (.names)                                                  1.338     2.800
n1448_1.out[0] (.names)                                                 0.235     3.035
n1447_1.in[0] (.names)                                                  1.338     4.372
n1447_1.out[0] (.names)                                                 0.235     4.607
n1446.in[0] (.names)                                                    1.338     5.945
n1446.out[0] (.names)                                                   0.235     6.180
n1445.in[0] (.names)                                                    1.338     7.518
n1445.out[0] (.names)                                                   0.235     7.753
n1444.in[0] (.names)                                                    1.338     9.091
n1444.out[0] (.names)                                                   0.235     9.326
n1443_1.in[0] (.names)                                                  1.338    10.663
n1443_1.out[0] (.names)                                                 0.235    10.898
n1442_1.in[0] (.names)                                                  1.338    12.236
n1442_1.out[0] (.names)                                                 0.235    12.471
n1441.in[0] (.names)                                                    1.338    13.809
n1441.out[0] (.names)                                                   0.235    14.044
n1440.in[0] (.names)                                                    1.338    15.382
n1440.out[0] (.names)                                                   0.235    15.617
n1439.in[3] (.names)                                                    1.338    16.954
n1439.out[0] (.names)                                                   0.235    17.189
n1438_1.in[0] (.names)                                                  1.338    18.527
n1438_1.out[0] (.names)                                                 0.235    18.762
n1437_1.in[1] (.names)                                                  1.338    20.100
n1437_1.out[0] (.names)                                                 0.235    20.335
n1436.in[0] (.names)                                                    1.338    21.673
n1436.out[0] (.names)                                                   0.235    21.908
n1469.in[1] (.names)                                                    1.338    23.246
n1469.out[0] (.names)                                                   0.235    23.481
n957.in[2] (.names)                                                     1.338    24.818
n957.out[0] (.names)                                                    0.235    25.053
diffeq_paj_convert^Xoutport~10_FF.D[0] (.latch)                         1.338    26.391
data arrival time                                                                26.391

clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                                0.000     0.000
diffeq_paj_convert^Xoutport~10_FF.clk[0] (.latch)                       1.338     1.338
clock uncertainty                                                       0.000     1.338
cell setup time                                                        -0.066     1.272
data required time                                                                1.272
---------------------------------------------------------------------------------------
data required time                                                                1.272
data arrival time                                                               -26.391
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -25.119


#Path 52
Startpoint: diffeq_paj_convert^x_var~1_FF.Q[0] (.latch clocked by diffeq_paj_convert^clk)
Endpoint  : diffeq_paj_convert^Xoutport~11_FF.D[0] (.latch clocked by diffeq_paj_convert^clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                                0.000     0.000
diffeq_paj_convert^x_var~1_FF.clk[0] (.latch)                           1.338     1.338
diffeq_paj_convert^x_var~1_FF.Q[0] (.latch) [clock-to-output]           0.124     1.462
n1448_1.in[1] (.names)                                                  1.338     2.800
n1448_1.out[0] (.names)                                                 0.235     3.035
n1447_1.in[0] (.names)                                                  1.338     4.372
n1447_1.out[0] (.names)                                                 0.235     4.607
n1446.in[0] (.names)                                                    1.338     5.945
n1446.out[0] (.names)                                                   0.235     6.180
n1445.in[0] (.names)                                                    1.338     7.518
n1445.out[0] (.names)                                                   0.235     7.753
n1444.in[0] (.names)                                                    1.338     9.091
n1444.out[0] (.names)                                                   0.235     9.326
n1443_1.in[0] (.names)                                                  1.338    10.663
n1443_1.out[0] (.names)                                                 0.235    10.898
n1442_1.in[0] (.names)                                                  1.338    12.236
n1442_1.out[0] (.names)                                                 0.235    12.471
n1441.in[0] (.names)                                                    1.338    13.809
n1441.out[0] (.names)                                                   0.235    14.044
n1440.in[0] (.names)                                                    1.338    15.382
n1440.out[0] (.names)                                                   0.235    15.617
n1439.in[3] (.names)                                                    1.338    16.954
n1439.out[0] (.names)                                                   0.235    17.189
n1438_1.in[0] (.names)                                                  1.338    18.527
n1438_1.out[0] (.names)                                                 0.235    18.762
n1437_1.in[1] (.names)                                                  1.338    20.100
n1437_1.out[0] (.names)                                                 0.235    20.335
n1436.in[0] (.names)                                                    1.338    21.673
n1436.out[0] (.names)                                                   0.235    21.908
n1469.in[1] (.names)                                                    1.338    23.246
n1469.out[0] (.names)                                                   0.235    23.481
n962.in[2] (.names)                                                     1.338    24.818
n962.out[0] (.names)                                                    0.235    25.053
diffeq_paj_convert^Xoutport~11_FF.D[0] (.latch)                         1.338    26.391
data arrival time                                                                26.391

clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                                0.000     0.000
diffeq_paj_convert^Xoutport~11_FF.clk[0] (.latch)                       1.338     1.338
clock uncertainty                                                       0.000     1.338
cell setup time                                                        -0.066     1.272
data required time                                                                1.272
---------------------------------------------------------------------------------------
data required time                                                                1.272
data arrival time                                                               -26.391
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -25.119


#Path 53
Startpoint: diffeq_paj_convert^x_var~1_FF.Q[0] (.latch clocked by diffeq_paj_convert^clk)
Endpoint  : diffeq_paj_convert^Xoutport~12_FF.D[0] (.latch clocked by diffeq_paj_convert^clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                                0.000     0.000
diffeq_paj_convert^x_var~1_FF.clk[0] (.latch)                           1.338     1.338
diffeq_paj_convert^x_var~1_FF.Q[0] (.latch) [clock-to-output]           0.124     1.462
n1448_1.in[1] (.names)                                                  1.338     2.800
n1448_1.out[0] (.names)                                                 0.235     3.035
n1447_1.in[0] (.names)                                                  1.338     4.372
n1447_1.out[0] (.names)                                                 0.235     4.607
n1446.in[0] (.names)                                                    1.338     5.945
n1446.out[0] (.names)                                                   0.235     6.180
n1445.in[0] (.names)                                                    1.338     7.518
n1445.out[0] (.names)                                                   0.235     7.753
n1444.in[0] (.names)                                                    1.338     9.091
n1444.out[0] (.names)                                                   0.235     9.326
n1443_1.in[0] (.names)                                                  1.338    10.663
n1443_1.out[0] (.names)                                                 0.235    10.898
n1442_1.in[0] (.names)                                                  1.338    12.236
n1442_1.out[0] (.names)                                                 0.235    12.471
n1441.in[0] (.names)                                                    1.338    13.809
n1441.out[0] (.names)                                                   0.235    14.044
n1440.in[0] (.names)                                                    1.338    15.382
n1440.out[0] (.names)                                                   0.235    15.617
n1439.in[3] (.names)                                                    1.338    16.954
n1439.out[0] (.names)                                                   0.235    17.189
n1438_1.in[0] (.names)                                                  1.338    18.527
n1438_1.out[0] (.names)                                                 0.235    18.762
n1437_1.in[1] (.names)                                                  1.338    20.100
n1437_1.out[0] (.names)                                                 0.235    20.335
n1436.in[0] (.names)                                                    1.338    21.673
n1436.out[0] (.names)                                                   0.235    21.908
n1469.in[1] (.names)                                                    1.338    23.246
n1469.out[0] (.names)                                                   0.235    23.481
n967.in[2] (.names)                                                     1.338    24.818
n967.out[0] (.names)                                                    0.235    25.053
diffeq_paj_convert^Xoutport~12_FF.D[0] (.latch)                         1.338    26.391
data arrival time                                                                26.391

clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                                0.000     0.000
diffeq_paj_convert^Xoutport~12_FF.clk[0] (.latch)                       1.338     1.338
clock uncertainty                                                       0.000     1.338
cell setup time                                                        -0.066     1.272
data required time                                                                1.272
---------------------------------------------------------------------------------------
data required time                                                                1.272
data arrival time                                                               -26.391
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -25.119


#Path 54
Startpoint: diffeq_paj_convert^x_var~1_FF.Q[0] (.latch clocked by diffeq_paj_convert^clk)
Endpoint  : diffeq_paj_convert^Xoutport~13_FF.D[0] (.latch clocked by diffeq_paj_convert^clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                                0.000     0.000
diffeq_paj_convert^x_var~1_FF.clk[0] (.latch)                           1.338     1.338
diffeq_paj_convert^x_var~1_FF.Q[0] (.latch) [clock-to-output]           0.124     1.462
n1448_1.in[1] (.names)                                                  1.338     2.800
n1448_1.out[0] (.names)                                                 0.235     3.035
n1447_1.in[0] (.names)                                                  1.338     4.372
n1447_1.out[0] (.names)                                                 0.235     4.607
n1446.in[0] (.names)                                                    1.338     5.945
n1446.out[0] (.names)                                                   0.235     6.180
n1445.in[0] (.names)                                                    1.338     7.518
n1445.out[0] (.names)                                                   0.235     7.753
n1444.in[0] (.names)                                                    1.338     9.091
n1444.out[0] (.names)                                                   0.235     9.326
n1443_1.in[0] (.names)                                                  1.338    10.663
n1443_1.out[0] (.names)                                                 0.235    10.898
n1442_1.in[0] (.names)                                                  1.338    12.236
n1442_1.out[0] (.names)                                                 0.235    12.471
n1441.in[0] (.names)                                                    1.338    13.809
n1441.out[0] (.names)                                                   0.235    14.044
n1440.in[0] (.names)                                                    1.338    15.382
n1440.out[0] (.names)                                                   0.235    15.617
n1439.in[3] (.names)                                                    1.338    16.954
n1439.out[0] (.names)                                                   0.235    17.189
n1438_1.in[0] (.names)                                                  1.338    18.527
n1438_1.out[0] (.names)                                                 0.235    18.762
n1437_1.in[1] (.names)                                                  1.338    20.100
n1437_1.out[0] (.names)                                                 0.235    20.335
n1436.in[0] (.names)                                                    1.338    21.673
n1436.out[0] (.names)                                                   0.235    21.908
n1469.in[1] (.names)                                                    1.338    23.246
n1469.out[0] (.names)                                                   0.235    23.481
n972.in[2] (.names)                                                     1.338    24.818
n972.out[0] (.names)                                                    0.235    25.053
diffeq_paj_convert^Xoutport~13_FF.D[0] (.latch)                         1.338    26.391
data arrival time                                                                26.391

clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                                0.000     0.000
diffeq_paj_convert^Xoutport~13_FF.clk[0] (.latch)                       1.338     1.338
clock uncertainty                                                       0.000     1.338
cell setup time                                                        -0.066     1.272
data required time                                                                1.272
---------------------------------------------------------------------------------------
data required time                                                                1.272
data arrival time                                                               -26.391
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -25.119


#Path 55
Startpoint: diffeq_paj_convert^x_var~1_FF.Q[0] (.latch clocked by diffeq_paj_convert^clk)
Endpoint  : diffeq_paj_convert^Xoutport~14_FF.D[0] (.latch clocked by diffeq_paj_convert^clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                                0.000     0.000
diffeq_paj_convert^x_var~1_FF.clk[0] (.latch)                           1.338     1.338
diffeq_paj_convert^x_var~1_FF.Q[0] (.latch) [clock-to-output]           0.124     1.462
n1448_1.in[1] (.names)                                                  1.338     2.800
n1448_1.out[0] (.names)                                                 0.235     3.035
n1447_1.in[0] (.names)                                                  1.338     4.372
n1447_1.out[0] (.names)                                                 0.235     4.607
n1446.in[0] (.names)                                                    1.338     5.945
n1446.out[0] (.names)                                                   0.235     6.180
n1445.in[0] (.names)                                                    1.338     7.518
n1445.out[0] (.names)                                                   0.235     7.753
n1444.in[0] (.names)                                                    1.338     9.091
n1444.out[0] (.names)                                                   0.235     9.326
n1443_1.in[0] (.names)                                                  1.338    10.663
n1443_1.out[0] (.names)                                                 0.235    10.898
n1442_1.in[0] (.names)                                                  1.338    12.236
n1442_1.out[0] (.names)                                                 0.235    12.471
n1441.in[0] (.names)                                                    1.338    13.809
n1441.out[0] (.names)                                                   0.235    14.044
n1440.in[0] (.names)                                                    1.338    15.382
n1440.out[0] (.names)                                                   0.235    15.617
n1439.in[3] (.names)                                                    1.338    16.954
n1439.out[0] (.names)                                                   0.235    17.189
n1438_1.in[0] (.names)                                                  1.338    18.527
n1438_1.out[0] (.names)                                                 0.235    18.762
n1437_1.in[1] (.names)                                                  1.338    20.100
n1437_1.out[0] (.names)                                                 0.235    20.335
n1436.in[0] (.names)                                                    1.338    21.673
n1436.out[0] (.names)                                                   0.235    21.908
n1469.in[1] (.names)                                                    1.338    23.246
n1469.out[0] (.names)                                                   0.235    23.481
n977.in[2] (.names)                                                     1.338    24.818
n977.out[0] (.names)                                                    0.235    25.053
diffeq_paj_convert^Xoutport~14_FF.D[0] (.latch)                         1.338    26.391
data arrival time                                                                26.391

clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                                0.000     0.000
diffeq_paj_convert^Xoutport~14_FF.clk[0] (.latch)                       1.338     1.338
clock uncertainty                                                       0.000     1.338
cell setup time                                                        -0.066     1.272
data required time                                                                1.272
---------------------------------------------------------------------------------------
data required time                                                                1.272
data arrival time                                                               -26.391
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -25.119


#Path 56
Startpoint: diffeq_paj_convert^x_var~1_FF.Q[0] (.latch clocked by diffeq_paj_convert^clk)
Endpoint  : diffeq_paj_convert^Xoutport~15_FF.D[0] (.latch clocked by diffeq_paj_convert^clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                                0.000     0.000
diffeq_paj_convert^x_var~1_FF.clk[0] (.latch)                           1.338     1.338
diffeq_paj_convert^x_var~1_FF.Q[0] (.latch) [clock-to-output]           0.124     1.462
n1448_1.in[1] (.names)                                                  1.338     2.800
n1448_1.out[0] (.names)                                                 0.235     3.035
n1447_1.in[0] (.names)                                                  1.338     4.372
n1447_1.out[0] (.names)                                                 0.235     4.607
n1446.in[0] (.names)                                                    1.338     5.945
n1446.out[0] (.names)                                                   0.235     6.180
n1445.in[0] (.names)                                                    1.338     7.518
n1445.out[0] (.names)                                                   0.235     7.753
n1444.in[0] (.names)                                                    1.338     9.091
n1444.out[0] (.names)                                                   0.235     9.326
n1443_1.in[0] (.names)                                                  1.338    10.663
n1443_1.out[0] (.names)                                                 0.235    10.898
n1442_1.in[0] (.names)                                                  1.338    12.236
n1442_1.out[0] (.names)                                                 0.235    12.471
n1441.in[0] (.names)                                                    1.338    13.809
n1441.out[0] (.names)                                                   0.235    14.044
n1440.in[0] (.names)                                                    1.338    15.382
n1440.out[0] (.names)                                                   0.235    15.617
n1439.in[3] (.names)                                                    1.338    16.954
n1439.out[0] (.names)                                                   0.235    17.189
n1438_1.in[0] (.names)                                                  1.338    18.527
n1438_1.out[0] (.names)                                                 0.235    18.762
n1437_1.in[1] (.names)                                                  1.338    20.100
n1437_1.out[0] (.names)                                                 0.235    20.335
n1436.in[0] (.names)                                                    1.338    21.673
n1436.out[0] (.names)                                                   0.235    21.908
n1469.in[1] (.names)                                                    1.338    23.246
n1469.out[0] (.names)                                                   0.235    23.481
n982.in[2] (.names)                                                     1.338    24.818
n982.out[0] (.names)                                                    0.235    25.053
diffeq_paj_convert^Xoutport~15_FF.D[0] (.latch)                         1.338    26.391
data arrival time                                                                26.391

clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                                0.000     0.000
diffeq_paj_convert^Xoutport~15_FF.clk[0] (.latch)                       1.338     1.338
clock uncertainty                                                       0.000     1.338
cell setup time                                                        -0.066     1.272
data required time                                                                1.272
---------------------------------------------------------------------------------------
data required time                                                                1.272
data arrival time                                                               -26.391
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -25.119


#Path 57
Startpoint: diffeq_paj_convert^x_var~1_FF.Q[0] (.latch clocked by diffeq_paj_convert^clk)
Endpoint  : diffeq_paj_convert^Xoutport~16_FF.D[0] (.latch clocked by diffeq_paj_convert^clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                                0.000     0.000
diffeq_paj_convert^x_var~1_FF.clk[0] (.latch)                           1.338     1.338
diffeq_paj_convert^x_var~1_FF.Q[0] (.latch) [clock-to-output]           0.124     1.462
n1448_1.in[1] (.names)                                                  1.338     2.800
n1448_1.out[0] (.names)                                                 0.235     3.035
n1447_1.in[0] (.names)                                                  1.338     4.372
n1447_1.out[0] (.names)                                                 0.235     4.607
n1446.in[0] (.names)                                                    1.338     5.945
n1446.out[0] (.names)                                                   0.235     6.180
n1445.in[0] (.names)                                                    1.338     7.518
n1445.out[0] (.names)                                                   0.235     7.753
n1444.in[0] (.names)                                                    1.338     9.091
n1444.out[0] (.names)                                                   0.235     9.326
n1443_1.in[0] (.names)                                                  1.338    10.663
n1443_1.out[0] (.names)                                                 0.235    10.898
n1442_1.in[0] (.names)                                                  1.338    12.236
n1442_1.out[0] (.names)                                                 0.235    12.471
n1441.in[0] (.names)                                                    1.338    13.809
n1441.out[0] (.names)                                                   0.235    14.044
n1440.in[0] (.names)                                                    1.338    15.382
n1440.out[0] (.names)                                                   0.235    15.617
n1439.in[3] (.names)                                                    1.338    16.954
n1439.out[0] (.names)                                                   0.235    17.189
n1438_1.in[0] (.names)                                                  1.338    18.527
n1438_1.out[0] (.names)                                                 0.235    18.762
n1437_1.in[1] (.names)                                                  1.338    20.100
n1437_1.out[0] (.names)                                                 0.235    20.335
n1436.in[0] (.names)                                                    1.338    21.673
n1436.out[0] (.names)                                                   0.235    21.908
n1469.in[1] (.names)                                                    1.338    23.246
n1469.out[0] (.names)                                                   0.235    23.481
n987.in[2] (.names)                                                     1.338    24.818
n987.out[0] (.names)                                                    0.235    25.053
diffeq_paj_convert^Xoutport~16_FF.D[0] (.latch)                         1.338    26.391
data arrival time                                                                26.391

clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                                0.000     0.000
diffeq_paj_convert^Xoutport~16_FF.clk[0] (.latch)                       1.338     1.338
clock uncertainty                                                       0.000     1.338
cell setup time                                                        -0.066     1.272
data required time                                                                1.272
---------------------------------------------------------------------------------------
data required time                                                                1.272
data arrival time                                                               -26.391
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -25.119


#Path 58
Startpoint: diffeq_paj_convert^x_var~1_FF.Q[0] (.latch clocked by diffeq_paj_convert^clk)
Endpoint  : diffeq_paj_convert^Xoutport~17_FF.D[0] (.latch clocked by diffeq_paj_convert^clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                                0.000     0.000
diffeq_paj_convert^x_var~1_FF.clk[0] (.latch)                           1.338     1.338
diffeq_paj_convert^x_var~1_FF.Q[0] (.latch) [clock-to-output]           0.124     1.462
n1448_1.in[1] (.names)                                                  1.338     2.800
n1448_1.out[0] (.names)                                                 0.235     3.035
n1447_1.in[0] (.names)                                                  1.338     4.372
n1447_1.out[0] (.names)                                                 0.235     4.607
n1446.in[0] (.names)                                                    1.338     5.945
n1446.out[0] (.names)                                                   0.235     6.180
n1445.in[0] (.names)                                                    1.338     7.518
n1445.out[0] (.names)                                                   0.235     7.753
n1444.in[0] (.names)                                                    1.338     9.091
n1444.out[0] (.names)                                                   0.235     9.326
n1443_1.in[0] (.names)                                                  1.338    10.663
n1443_1.out[0] (.names)                                                 0.235    10.898
n1442_1.in[0] (.names)                                                  1.338    12.236
n1442_1.out[0] (.names)                                                 0.235    12.471
n1441.in[0] (.names)                                                    1.338    13.809
n1441.out[0] (.names)                                                   0.235    14.044
n1440.in[0] (.names)                                                    1.338    15.382
n1440.out[0] (.names)                                                   0.235    15.617
n1439.in[3] (.names)                                                    1.338    16.954
n1439.out[0] (.names)                                                   0.235    17.189
n1438_1.in[0] (.names)                                                  1.338    18.527
n1438_1.out[0] (.names)                                                 0.235    18.762
n1437_1.in[1] (.names)                                                  1.338    20.100
n1437_1.out[0] (.names)                                                 0.235    20.335
n1436.in[0] (.names)                                                    1.338    21.673
n1436.out[0] (.names)                                                   0.235    21.908
n1469.in[1] (.names)                                                    1.338    23.246
n1469.out[0] (.names)                                                   0.235    23.481
n992.in[2] (.names)                                                     1.338    24.818
n992.out[0] (.names)                                                    0.235    25.053
diffeq_paj_convert^Xoutport~17_FF.D[0] (.latch)                         1.338    26.391
data arrival time                                                                26.391

clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                                0.000     0.000
diffeq_paj_convert^Xoutport~17_FF.clk[0] (.latch)                       1.338     1.338
clock uncertainty                                                       0.000     1.338
cell setup time                                                        -0.066     1.272
data required time                                                                1.272
---------------------------------------------------------------------------------------
data required time                                                                1.272
data arrival time                                                               -26.391
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -25.119


#Path 59
Startpoint: diffeq_paj_convert^x_var~1_FF.Q[0] (.latch clocked by diffeq_paj_convert^clk)
Endpoint  : diffeq_paj_convert^Xoutport~18_FF.D[0] (.latch clocked by diffeq_paj_convert^clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                                0.000     0.000
diffeq_paj_convert^x_var~1_FF.clk[0] (.latch)                           1.338     1.338
diffeq_paj_convert^x_var~1_FF.Q[0] (.latch) [clock-to-output]           0.124     1.462
n1448_1.in[1] (.names)                                                  1.338     2.800
n1448_1.out[0] (.names)                                                 0.235     3.035
n1447_1.in[0] (.names)                                                  1.338     4.372
n1447_1.out[0] (.names)                                                 0.235     4.607
n1446.in[0] (.names)                                                    1.338     5.945
n1446.out[0] (.names)                                                   0.235     6.180
n1445.in[0] (.names)                                                    1.338     7.518
n1445.out[0] (.names)                                                   0.235     7.753
n1444.in[0] (.names)                                                    1.338     9.091
n1444.out[0] (.names)                                                   0.235     9.326
n1443_1.in[0] (.names)                                                  1.338    10.663
n1443_1.out[0] (.names)                                                 0.235    10.898
n1442_1.in[0] (.names)                                                  1.338    12.236
n1442_1.out[0] (.names)                                                 0.235    12.471
n1441.in[0] (.names)                                                    1.338    13.809
n1441.out[0] (.names)                                                   0.235    14.044
n1440.in[0] (.names)                                                    1.338    15.382
n1440.out[0] (.names)                                                   0.235    15.617
n1439.in[3] (.names)                                                    1.338    16.954
n1439.out[0] (.names)                                                   0.235    17.189
n1438_1.in[0] (.names)                                                  1.338    18.527
n1438_1.out[0] (.names)                                                 0.235    18.762
n1437_1.in[1] (.names)                                                  1.338    20.100
n1437_1.out[0] (.names)                                                 0.235    20.335
n1436.in[0] (.names)                                                    1.338    21.673
n1436.out[0] (.names)                                                   0.235    21.908
n1469.in[1] (.names)                                                    1.338    23.246
n1469.out[0] (.names)                                                   0.235    23.481
n997.in[2] (.names)                                                     1.338    24.818
n997.out[0] (.names)                                                    0.235    25.053
diffeq_paj_convert^Xoutport~18_FF.D[0] (.latch)                         1.338    26.391
data arrival time                                                                26.391

clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                                0.000     0.000
diffeq_paj_convert^Xoutport~18_FF.clk[0] (.latch)                       1.338     1.338
clock uncertainty                                                       0.000     1.338
cell setup time                                                        -0.066     1.272
data required time                                                                1.272
---------------------------------------------------------------------------------------
data required time                                                                1.272
data arrival time                                                               -26.391
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -25.119


#Path 60
Startpoint: diffeq_paj_convert^x_var~1_FF.Q[0] (.latch clocked by diffeq_paj_convert^clk)
Endpoint  : diffeq_paj_convert^Xoutport~19_FF.D[0] (.latch clocked by diffeq_paj_convert^clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                                0.000     0.000
diffeq_paj_convert^x_var~1_FF.clk[0] (.latch)                           1.338     1.338
diffeq_paj_convert^x_var~1_FF.Q[0] (.latch) [clock-to-output]           0.124     1.462
n1448_1.in[1] (.names)                                                  1.338     2.800
n1448_1.out[0] (.names)                                                 0.235     3.035
n1447_1.in[0] (.names)                                                  1.338     4.372
n1447_1.out[0] (.names)                                                 0.235     4.607
n1446.in[0] (.names)                                                    1.338     5.945
n1446.out[0] (.names)                                                   0.235     6.180
n1445.in[0] (.names)                                                    1.338     7.518
n1445.out[0] (.names)                                                   0.235     7.753
n1444.in[0] (.names)                                                    1.338     9.091
n1444.out[0] (.names)                                                   0.235     9.326
n1443_1.in[0] (.names)                                                  1.338    10.663
n1443_1.out[0] (.names)                                                 0.235    10.898
n1442_1.in[0] (.names)                                                  1.338    12.236
n1442_1.out[0] (.names)                                                 0.235    12.471
n1441.in[0] (.names)                                                    1.338    13.809
n1441.out[0] (.names)                                                   0.235    14.044
n1440.in[0] (.names)                                                    1.338    15.382
n1440.out[0] (.names)                                                   0.235    15.617
n1439.in[3] (.names)                                                    1.338    16.954
n1439.out[0] (.names)                                                   0.235    17.189
n1438_1.in[0] (.names)                                                  1.338    18.527
n1438_1.out[0] (.names)                                                 0.235    18.762
n1437_1.in[1] (.names)                                                  1.338    20.100
n1437_1.out[0] (.names)                                                 0.235    20.335
n1436.in[0] (.names)                                                    1.338    21.673
n1436.out[0] (.names)                                                   0.235    21.908
n1469.in[1] (.names)                                                    1.338    23.246
n1469.out[0] (.names)                                                   0.235    23.481
n1002.in[2] (.names)                                                    1.338    24.818
n1002.out[0] (.names)                                                   0.235    25.053
diffeq_paj_convert^Xoutport~19_FF.D[0] (.latch)                         1.338    26.391
data arrival time                                                                26.391

clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                                0.000     0.000
diffeq_paj_convert^Xoutport~19_FF.clk[0] (.latch)                       1.338     1.338
clock uncertainty                                                       0.000     1.338
cell setup time                                                        -0.066     1.272
data required time                                                                1.272
---------------------------------------------------------------------------------------
data required time                                                                1.272
data arrival time                                                               -26.391
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -25.119


#Path 61
Startpoint: diffeq_paj_convert^x_var~1_FF.Q[0] (.latch clocked by diffeq_paj_convert^clk)
Endpoint  : diffeq_paj_convert^Uoutport~2_FF.D[0] (.latch clocked by diffeq_paj_convert^clk)
Path Type : setup

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock diffeq_paj_convert^clk (rise edge)                               0.000     0.000
clock source latency                                                   0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                               0.000     0.000
diffeq_paj_convert^x_var~1_FF.clk[0] (.latch)                          1.338     1.338
diffeq_paj_convert^x_var~1_FF.Q[0] (.latch) [clock-to-output]          0.124     1.462
n1448_1.in[1] (.names)                                                 1.338     2.800
n1448_1.out[0] (.names)                                                0.235     3.035
n1447_1.in[0] (.names)                                                 1.338     4.372
n1447_1.out[0] (.names)                                                0.235     4.607
n1446.in[0] (.names)                                                   1.338     5.945
n1446.out[0] (.names)                                                  0.235     6.180
n1445.in[0] (.names)                                                   1.338     7.518
n1445.out[0] (.names)                                                  0.235     7.753
n1444.in[0] (.names)                                                   1.338     9.091
n1444.out[0] (.names)                                                  0.235     9.326
n1443_1.in[0] (.names)                                                 1.338    10.663
n1443_1.out[0] (.names)                                                0.235    10.898
n1442_1.in[0] (.names)                                                 1.338    12.236
n1442_1.out[0] (.names)                                                0.235    12.471
n1441.in[0] (.names)                                                   1.338    13.809
n1441.out[0] (.names)                                                  0.235    14.044
n1440.in[0] (.names)                                                   1.338    15.382
n1440.out[0] (.names)                                                  0.235    15.617
n1439.in[3] (.names)                                                   1.338    16.954
n1439.out[0] (.names)                                                  0.235    17.189
n1438_1.in[0] (.names)                                                 1.338    18.527
n1438_1.out[0] (.names)                                                0.235    18.762
n1437_1.in[1] (.names)                                                 1.338    20.100
n1437_1.out[0] (.names)                                                0.235    20.335
n1436.in[0] (.names)                                                   1.338    21.673
n1436.out[0] (.names)                                                  0.235    21.908
n1469.in[1] (.names)                                                   1.338    23.246
n1469.out[0] (.names)                                                  0.235    23.481
n847.in[2] (.names)                                                    1.338    24.818
n847.out[0] (.names)                                                   0.235    25.053
diffeq_paj_convert^Uoutport~2_FF.D[0] (.latch)                         1.338    26.391
data arrival time                                                               26.391

clock diffeq_paj_convert^clk (rise edge)                               0.000     0.000
clock source latency                                                   0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                               0.000     0.000
diffeq_paj_convert^Uoutport~2_FF.clk[0] (.latch)                       1.338     1.338
clock uncertainty                                                      0.000     1.338
cell setup time                                                       -0.066     1.272
data required time                                                               1.272
--------------------------------------------------------------------------------------
data required time                                                               1.272
data arrival time                                                              -26.391
--------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -25.119


#Path 62
Startpoint: diffeq_paj_convert^x_var~1_FF.Q[0] (.latch clocked by diffeq_paj_convert^clk)
Endpoint  : diffeq_paj_convert^Uoutport~0_FF.D[0] (.latch clocked by diffeq_paj_convert^clk)
Path Type : setup

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock diffeq_paj_convert^clk (rise edge)                               0.000     0.000
clock source latency                                                   0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                               0.000     0.000
diffeq_paj_convert^x_var~1_FF.clk[0] (.latch)                          1.338     1.338
diffeq_paj_convert^x_var~1_FF.Q[0] (.latch) [clock-to-output]          0.124     1.462
n1448_1.in[1] (.names)                                                 1.338     2.800
n1448_1.out[0] (.names)                                                0.235     3.035
n1447_1.in[0] (.names)                                                 1.338     4.372
n1447_1.out[0] (.names)                                                0.235     4.607
n1446.in[0] (.names)                                                   1.338     5.945
n1446.out[0] (.names)                                                  0.235     6.180
n1445.in[0] (.names)                                                   1.338     7.518
n1445.out[0] (.names)                                                  0.235     7.753
n1444.in[0] (.names)                                                   1.338     9.091
n1444.out[0] (.names)                                                  0.235     9.326
n1443_1.in[0] (.names)                                                 1.338    10.663
n1443_1.out[0] (.names)                                                0.235    10.898
n1442_1.in[0] (.names)                                                 1.338    12.236
n1442_1.out[0] (.names)                                                0.235    12.471
n1441.in[0] (.names)                                                   1.338    13.809
n1441.out[0] (.names)                                                  0.235    14.044
n1440.in[0] (.names)                                                   1.338    15.382
n1440.out[0] (.names)                                                  0.235    15.617
n1439.in[3] (.names)                                                   1.338    16.954
n1439.out[0] (.names)                                                  0.235    17.189
n1438_1.in[0] (.names)                                                 1.338    18.527
n1438_1.out[0] (.names)                                                0.235    18.762
n1437_1.in[1] (.names)                                                 1.338    20.100
n1437_1.out[0] (.names)                                                0.235    20.335
n1436.in[0] (.names)                                                   1.338    21.673
n1436.out[0] (.names)                                                  0.235    21.908
n1469.in[1] (.names)                                                   1.338    23.246
n1469.out[0] (.names)                                                  0.235    23.481
n787.in[2] (.names)                                                    1.338    24.818
n787.out[0] (.names)                                                   0.235    25.053
diffeq_paj_convert^Uoutport~0_FF.D[0] (.latch)                         1.338    26.391
data arrival time                                                               26.391

clock diffeq_paj_convert^clk (rise edge)                               0.000     0.000
clock source latency                                                   0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                               0.000     0.000
diffeq_paj_convert^Uoutport~0_FF.clk[0] (.latch)                       1.338     1.338
clock uncertainty                                                      0.000     1.338
cell setup time                                                       -0.066     1.272
data required time                                                               1.272
--------------------------------------------------------------------------------------
data required time                                                               1.272
data arrival time                                                              -26.391
--------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -25.119


#Path 63
Startpoint: diffeq_paj_convert^x_var~1_FF.Q[0] (.latch clocked by diffeq_paj_convert^clk)
Endpoint  : diffeq_paj_convert^Uoutport~1_FF.D[0] (.latch clocked by diffeq_paj_convert^clk)
Path Type : setup

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock diffeq_paj_convert^clk (rise edge)                               0.000     0.000
clock source latency                                                   0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                               0.000     0.000
diffeq_paj_convert^x_var~1_FF.clk[0] (.latch)                          1.338     1.338
diffeq_paj_convert^x_var~1_FF.Q[0] (.latch) [clock-to-output]          0.124     1.462
n1448_1.in[1] (.names)                                                 1.338     2.800
n1448_1.out[0] (.names)                                                0.235     3.035
n1447_1.in[0] (.names)                                                 1.338     4.372
n1447_1.out[0] (.names)                                                0.235     4.607
n1446.in[0] (.names)                                                   1.338     5.945
n1446.out[0] (.names)                                                  0.235     6.180
n1445.in[0] (.names)                                                   1.338     7.518
n1445.out[0] (.names)                                                  0.235     7.753
n1444.in[0] (.names)                                                   1.338     9.091
n1444.out[0] (.names)                                                  0.235     9.326
n1443_1.in[0] (.names)                                                 1.338    10.663
n1443_1.out[0] (.names)                                                0.235    10.898
n1442_1.in[0] (.names)                                                 1.338    12.236
n1442_1.out[0] (.names)                                                0.235    12.471
n1441.in[0] (.names)                                                   1.338    13.809
n1441.out[0] (.names)                                                  0.235    14.044
n1440.in[0] (.names)                                                   1.338    15.382
n1440.out[0] (.names)                                                  0.235    15.617
n1439.in[3] (.names)                                                   1.338    16.954
n1439.out[0] (.names)                                                  0.235    17.189
n1438_1.in[0] (.names)                                                 1.338    18.527
n1438_1.out[0] (.names)                                                0.235    18.762
n1437_1.in[1] (.names)                                                 1.338    20.100
n1437_1.out[0] (.names)                                                0.235    20.335
n1436.in[0] (.names)                                                   1.338    21.673
n1436.out[0] (.names)                                                  0.235    21.908
n1469.in[1] (.names)                                                   1.338    23.246
n1469.out[0] (.names)                                                  0.235    23.481
n792.in[2] (.names)                                                    1.338    24.818
n792.out[0] (.names)                                                   0.235    25.053
diffeq_paj_convert^Uoutport~1_FF.D[0] (.latch)                         1.338    26.391
data arrival time                                                               26.391

clock diffeq_paj_convert^clk (rise edge)                               0.000     0.000
clock source latency                                                   0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                               0.000     0.000
diffeq_paj_convert^Uoutport~1_FF.clk[0] (.latch)                       1.338     1.338
clock uncertainty                                                      0.000     1.338
cell setup time                                                       -0.066     1.272
data required time                                                               1.272
--------------------------------------------------------------------------------------
data required time                                                               1.272
data arrival time                                                              -26.391
--------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -25.119


#Path 64
Startpoint: diffeq_paj_convert^x_var~1_FF.Q[0] (.latch clocked by diffeq_paj_convert^clk)
Endpoint  : diffeq_paj_convert^Uoutport~10_FF.D[0] (.latch clocked by diffeq_paj_convert^clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                                0.000     0.000
diffeq_paj_convert^x_var~1_FF.clk[0] (.latch)                           1.338     1.338
diffeq_paj_convert^x_var~1_FF.Q[0] (.latch) [clock-to-output]           0.124     1.462
n1448_1.in[1] (.names)                                                  1.338     2.800
n1448_1.out[0] (.names)                                                 0.235     3.035
n1447_1.in[0] (.names)                                                  1.338     4.372
n1447_1.out[0] (.names)                                                 0.235     4.607
n1446.in[0] (.names)                                                    1.338     5.945
n1446.out[0] (.names)                                                   0.235     6.180
n1445.in[0] (.names)                                                    1.338     7.518
n1445.out[0] (.names)                                                   0.235     7.753
n1444.in[0] (.names)                                                    1.338     9.091
n1444.out[0] (.names)                                                   0.235     9.326
n1443_1.in[0] (.names)                                                  1.338    10.663
n1443_1.out[0] (.names)                                                 0.235    10.898
n1442_1.in[0] (.names)                                                  1.338    12.236
n1442_1.out[0] (.names)                                                 0.235    12.471
n1441.in[0] (.names)                                                    1.338    13.809
n1441.out[0] (.names)                                                   0.235    14.044
n1440.in[0] (.names)                                                    1.338    15.382
n1440.out[0] (.names)                                                   0.235    15.617
n1439.in[3] (.names)                                                    1.338    16.954
n1439.out[0] (.names)                                                   0.235    17.189
n1438_1.in[0] (.names)                                                  1.338    18.527
n1438_1.out[0] (.names)                                                 0.235    18.762
n1437_1.in[1] (.names)                                                  1.338    20.100
n1437_1.out[0] (.names)                                                 0.235    20.335
n1436.in[0] (.names)                                                    1.338    21.673
n1436.out[0] (.names)                                                   0.235    21.908
n1469.in[1] (.names)                                                    1.338    23.246
n1469.out[0] (.names)                                                   0.235    23.481
n797.in[2] (.names)                                                     1.338    24.818
n797.out[0] (.names)                                                    0.235    25.053
diffeq_paj_convert^Uoutport~10_FF.D[0] (.latch)                         1.338    26.391
data arrival time                                                                26.391

clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                                0.000     0.000
diffeq_paj_convert^Uoutport~10_FF.clk[0] (.latch)                       1.338     1.338
clock uncertainty                                                       0.000     1.338
cell setup time                                                        -0.066     1.272
data required time                                                                1.272
---------------------------------------------------------------------------------------
data required time                                                                1.272
data arrival time                                                               -26.391
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -25.119


#Path 65
Startpoint: diffeq_paj_convert^x_var~1_FF.Q[0] (.latch clocked by diffeq_paj_convert^clk)
Endpoint  : diffeq_paj_convert^Uoutport~11_FF.D[0] (.latch clocked by diffeq_paj_convert^clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                                0.000     0.000
diffeq_paj_convert^x_var~1_FF.clk[0] (.latch)                           1.338     1.338
diffeq_paj_convert^x_var~1_FF.Q[0] (.latch) [clock-to-output]           0.124     1.462
n1448_1.in[1] (.names)                                                  1.338     2.800
n1448_1.out[0] (.names)                                                 0.235     3.035
n1447_1.in[0] (.names)                                                  1.338     4.372
n1447_1.out[0] (.names)                                                 0.235     4.607
n1446.in[0] (.names)                                                    1.338     5.945
n1446.out[0] (.names)                                                   0.235     6.180
n1445.in[0] (.names)                                                    1.338     7.518
n1445.out[0] (.names)                                                   0.235     7.753
n1444.in[0] (.names)                                                    1.338     9.091
n1444.out[0] (.names)                                                   0.235     9.326
n1443_1.in[0] (.names)                                                  1.338    10.663
n1443_1.out[0] (.names)                                                 0.235    10.898
n1442_1.in[0] (.names)                                                  1.338    12.236
n1442_1.out[0] (.names)                                                 0.235    12.471
n1441.in[0] (.names)                                                    1.338    13.809
n1441.out[0] (.names)                                                   0.235    14.044
n1440.in[0] (.names)                                                    1.338    15.382
n1440.out[0] (.names)                                                   0.235    15.617
n1439.in[3] (.names)                                                    1.338    16.954
n1439.out[0] (.names)                                                   0.235    17.189
n1438_1.in[0] (.names)                                                  1.338    18.527
n1438_1.out[0] (.names)                                                 0.235    18.762
n1437_1.in[1] (.names)                                                  1.338    20.100
n1437_1.out[0] (.names)                                                 0.235    20.335
n1436.in[0] (.names)                                                    1.338    21.673
n1436.out[0] (.names)                                                   0.235    21.908
n1469.in[1] (.names)                                                    1.338    23.246
n1469.out[0] (.names)                                                   0.235    23.481
n802.in[2] (.names)                                                     1.338    24.818
n802.out[0] (.names)                                                    0.235    25.053
diffeq_paj_convert^Uoutport~11_FF.D[0] (.latch)                         1.338    26.391
data arrival time                                                                26.391

clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                                0.000     0.000
diffeq_paj_convert^Uoutport~11_FF.clk[0] (.latch)                       1.338     1.338
clock uncertainty                                                       0.000     1.338
cell setup time                                                        -0.066     1.272
data required time                                                                1.272
---------------------------------------------------------------------------------------
data required time                                                                1.272
data arrival time                                                               -26.391
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -25.119


#Path 66
Startpoint: diffeq_paj_convert^x_var~1_FF.Q[0] (.latch clocked by diffeq_paj_convert^clk)
Endpoint  : diffeq_paj_convert^Uoutport~12_FF.D[0] (.latch clocked by diffeq_paj_convert^clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                                0.000     0.000
diffeq_paj_convert^x_var~1_FF.clk[0] (.latch)                           1.338     1.338
diffeq_paj_convert^x_var~1_FF.Q[0] (.latch) [clock-to-output]           0.124     1.462
n1448_1.in[1] (.names)                                                  1.338     2.800
n1448_1.out[0] (.names)                                                 0.235     3.035
n1447_1.in[0] (.names)                                                  1.338     4.372
n1447_1.out[0] (.names)                                                 0.235     4.607
n1446.in[0] (.names)                                                    1.338     5.945
n1446.out[0] (.names)                                                   0.235     6.180
n1445.in[0] (.names)                                                    1.338     7.518
n1445.out[0] (.names)                                                   0.235     7.753
n1444.in[0] (.names)                                                    1.338     9.091
n1444.out[0] (.names)                                                   0.235     9.326
n1443_1.in[0] (.names)                                                  1.338    10.663
n1443_1.out[0] (.names)                                                 0.235    10.898
n1442_1.in[0] (.names)                                                  1.338    12.236
n1442_1.out[0] (.names)                                                 0.235    12.471
n1441.in[0] (.names)                                                    1.338    13.809
n1441.out[0] (.names)                                                   0.235    14.044
n1440.in[0] (.names)                                                    1.338    15.382
n1440.out[0] (.names)                                                   0.235    15.617
n1439.in[3] (.names)                                                    1.338    16.954
n1439.out[0] (.names)                                                   0.235    17.189
n1438_1.in[0] (.names)                                                  1.338    18.527
n1438_1.out[0] (.names)                                                 0.235    18.762
n1437_1.in[1] (.names)                                                  1.338    20.100
n1437_1.out[0] (.names)                                                 0.235    20.335
n1436.in[0] (.names)                                                    1.338    21.673
n1436.out[0] (.names)                                                   0.235    21.908
n1469.in[1] (.names)                                                    1.338    23.246
n1469.out[0] (.names)                                                   0.235    23.481
n807.in[2] (.names)                                                     1.338    24.818
n807.out[0] (.names)                                                    0.235    25.053
diffeq_paj_convert^Uoutport~12_FF.D[0] (.latch)                         1.338    26.391
data arrival time                                                                26.391

clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                                0.000     0.000
diffeq_paj_convert^Uoutport~12_FF.clk[0] (.latch)                       1.338     1.338
clock uncertainty                                                       0.000     1.338
cell setup time                                                        -0.066     1.272
data required time                                                                1.272
---------------------------------------------------------------------------------------
data required time                                                                1.272
data arrival time                                                               -26.391
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -25.119


#Path 67
Startpoint: diffeq_paj_convert^x_var~1_FF.Q[0] (.latch clocked by diffeq_paj_convert^clk)
Endpoint  : diffeq_paj_convert^Uoutport~13_FF.D[0] (.latch clocked by diffeq_paj_convert^clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                                0.000     0.000
diffeq_paj_convert^x_var~1_FF.clk[0] (.latch)                           1.338     1.338
diffeq_paj_convert^x_var~1_FF.Q[0] (.latch) [clock-to-output]           0.124     1.462
n1448_1.in[1] (.names)                                                  1.338     2.800
n1448_1.out[0] (.names)                                                 0.235     3.035
n1447_1.in[0] (.names)                                                  1.338     4.372
n1447_1.out[0] (.names)                                                 0.235     4.607
n1446.in[0] (.names)                                                    1.338     5.945
n1446.out[0] (.names)                                                   0.235     6.180
n1445.in[0] (.names)                                                    1.338     7.518
n1445.out[0] (.names)                                                   0.235     7.753
n1444.in[0] (.names)                                                    1.338     9.091
n1444.out[0] (.names)                                                   0.235     9.326
n1443_1.in[0] (.names)                                                  1.338    10.663
n1443_1.out[0] (.names)                                                 0.235    10.898
n1442_1.in[0] (.names)                                                  1.338    12.236
n1442_1.out[0] (.names)                                                 0.235    12.471
n1441.in[0] (.names)                                                    1.338    13.809
n1441.out[0] (.names)                                                   0.235    14.044
n1440.in[0] (.names)                                                    1.338    15.382
n1440.out[0] (.names)                                                   0.235    15.617
n1439.in[3] (.names)                                                    1.338    16.954
n1439.out[0] (.names)                                                   0.235    17.189
n1438_1.in[0] (.names)                                                  1.338    18.527
n1438_1.out[0] (.names)                                                 0.235    18.762
n1437_1.in[1] (.names)                                                  1.338    20.100
n1437_1.out[0] (.names)                                                 0.235    20.335
n1436.in[0] (.names)                                                    1.338    21.673
n1436.out[0] (.names)                                                   0.235    21.908
n1469.in[1] (.names)                                                    1.338    23.246
n1469.out[0] (.names)                                                   0.235    23.481
n812.in[2] (.names)                                                     1.338    24.818
n812.out[0] (.names)                                                    0.235    25.053
diffeq_paj_convert^Uoutport~13_FF.D[0] (.latch)                         1.338    26.391
data arrival time                                                                26.391

clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                                0.000     0.000
diffeq_paj_convert^Uoutport~13_FF.clk[0] (.latch)                       1.338     1.338
clock uncertainty                                                       0.000     1.338
cell setup time                                                        -0.066     1.272
data required time                                                                1.272
---------------------------------------------------------------------------------------
data required time                                                                1.272
data arrival time                                                               -26.391
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -25.119


#Path 68
Startpoint: diffeq_paj_convert^x_var~1_FF.Q[0] (.latch clocked by diffeq_paj_convert^clk)
Endpoint  : diffeq_paj_convert^Uoutport~14_FF.D[0] (.latch clocked by diffeq_paj_convert^clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                                0.000     0.000
diffeq_paj_convert^x_var~1_FF.clk[0] (.latch)                           1.338     1.338
diffeq_paj_convert^x_var~1_FF.Q[0] (.latch) [clock-to-output]           0.124     1.462
n1448_1.in[1] (.names)                                                  1.338     2.800
n1448_1.out[0] (.names)                                                 0.235     3.035
n1447_1.in[0] (.names)                                                  1.338     4.372
n1447_1.out[0] (.names)                                                 0.235     4.607
n1446.in[0] (.names)                                                    1.338     5.945
n1446.out[0] (.names)                                                   0.235     6.180
n1445.in[0] (.names)                                                    1.338     7.518
n1445.out[0] (.names)                                                   0.235     7.753
n1444.in[0] (.names)                                                    1.338     9.091
n1444.out[0] (.names)                                                   0.235     9.326
n1443_1.in[0] (.names)                                                  1.338    10.663
n1443_1.out[0] (.names)                                                 0.235    10.898
n1442_1.in[0] (.names)                                                  1.338    12.236
n1442_1.out[0] (.names)                                                 0.235    12.471
n1441.in[0] (.names)                                                    1.338    13.809
n1441.out[0] (.names)                                                   0.235    14.044
n1440.in[0] (.names)                                                    1.338    15.382
n1440.out[0] (.names)                                                   0.235    15.617
n1439.in[3] (.names)                                                    1.338    16.954
n1439.out[0] (.names)                                                   0.235    17.189
n1438_1.in[0] (.names)                                                  1.338    18.527
n1438_1.out[0] (.names)                                                 0.235    18.762
n1437_1.in[1] (.names)                                                  1.338    20.100
n1437_1.out[0] (.names)                                                 0.235    20.335
n1436.in[0] (.names)                                                    1.338    21.673
n1436.out[0] (.names)                                                   0.235    21.908
n1469.in[1] (.names)                                                    1.338    23.246
n1469.out[0] (.names)                                                   0.235    23.481
n817.in[2] (.names)                                                     1.338    24.818
n817.out[0] (.names)                                                    0.235    25.053
diffeq_paj_convert^Uoutport~14_FF.D[0] (.latch)                         1.338    26.391
data arrival time                                                                26.391

clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                                0.000     0.000
diffeq_paj_convert^Uoutport~14_FF.clk[0] (.latch)                       1.338     1.338
clock uncertainty                                                       0.000     1.338
cell setup time                                                        -0.066     1.272
data required time                                                                1.272
---------------------------------------------------------------------------------------
data required time                                                                1.272
data arrival time                                                               -26.391
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -25.119


#Path 69
Startpoint: diffeq_paj_convert^x_var~1_FF.Q[0] (.latch clocked by diffeq_paj_convert^clk)
Endpoint  : diffeq_paj_convert^Uoutport~15_FF.D[0] (.latch clocked by diffeq_paj_convert^clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                                0.000     0.000
diffeq_paj_convert^x_var~1_FF.clk[0] (.latch)                           1.338     1.338
diffeq_paj_convert^x_var~1_FF.Q[0] (.latch) [clock-to-output]           0.124     1.462
n1448_1.in[1] (.names)                                                  1.338     2.800
n1448_1.out[0] (.names)                                                 0.235     3.035
n1447_1.in[0] (.names)                                                  1.338     4.372
n1447_1.out[0] (.names)                                                 0.235     4.607
n1446.in[0] (.names)                                                    1.338     5.945
n1446.out[0] (.names)                                                   0.235     6.180
n1445.in[0] (.names)                                                    1.338     7.518
n1445.out[0] (.names)                                                   0.235     7.753
n1444.in[0] (.names)                                                    1.338     9.091
n1444.out[0] (.names)                                                   0.235     9.326
n1443_1.in[0] (.names)                                                  1.338    10.663
n1443_1.out[0] (.names)                                                 0.235    10.898
n1442_1.in[0] (.names)                                                  1.338    12.236
n1442_1.out[0] (.names)                                                 0.235    12.471
n1441.in[0] (.names)                                                    1.338    13.809
n1441.out[0] (.names)                                                   0.235    14.044
n1440.in[0] (.names)                                                    1.338    15.382
n1440.out[0] (.names)                                                   0.235    15.617
n1439.in[3] (.names)                                                    1.338    16.954
n1439.out[0] (.names)                                                   0.235    17.189
n1438_1.in[0] (.names)                                                  1.338    18.527
n1438_1.out[0] (.names)                                                 0.235    18.762
n1437_1.in[1] (.names)                                                  1.338    20.100
n1437_1.out[0] (.names)                                                 0.235    20.335
n1436.in[0] (.names)                                                    1.338    21.673
n1436.out[0] (.names)                                                   0.235    21.908
n1469.in[1] (.names)                                                    1.338    23.246
n1469.out[0] (.names)                                                   0.235    23.481
n822.in[2] (.names)                                                     1.338    24.818
n822.out[0] (.names)                                                    0.235    25.053
diffeq_paj_convert^Uoutport~15_FF.D[0] (.latch)                         1.338    26.391
data arrival time                                                                26.391

clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                                0.000     0.000
diffeq_paj_convert^Uoutport~15_FF.clk[0] (.latch)                       1.338     1.338
clock uncertainty                                                       0.000     1.338
cell setup time                                                        -0.066     1.272
data required time                                                                1.272
---------------------------------------------------------------------------------------
data required time                                                                1.272
data arrival time                                                               -26.391
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -25.119


#Path 70
Startpoint: diffeq_paj_convert^x_var~1_FF.Q[0] (.latch clocked by diffeq_paj_convert^clk)
Endpoint  : diffeq_paj_convert^Uoutport~16_FF.D[0] (.latch clocked by diffeq_paj_convert^clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                                0.000     0.000
diffeq_paj_convert^x_var~1_FF.clk[0] (.latch)                           1.338     1.338
diffeq_paj_convert^x_var~1_FF.Q[0] (.latch) [clock-to-output]           0.124     1.462
n1448_1.in[1] (.names)                                                  1.338     2.800
n1448_1.out[0] (.names)                                                 0.235     3.035
n1447_1.in[0] (.names)                                                  1.338     4.372
n1447_1.out[0] (.names)                                                 0.235     4.607
n1446.in[0] (.names)                                                    1.338     5.945
n1446.out[0] (.names)                                                   0.235     6.180
n1445.in[0] (.names)                                                    1.338     7.518
n1445.out[0] (.names)                                                   0.235     7.753
n1444.in[0] (.names)                                                    1.338     9.091
n1444.out[0] (.names)                                                   0.235     9.326
n1443_1.in[0] (.names)                                                  1.338    10.663
n1443_1.out[0] (.names)                                                 0.235    10.898
n1442_1.in[0] (.names)                                                  1.338    12.236
n1442_1.out[0] (.names)                                                 0.235    12.471
n1441.in[0] (.names)                                                    1.338    13.809
n1441.out[0] (.names)                                                   0.235    14.044
n1440.in[0] (.names)                                                    1.338    15.382
n1440.out[0] (.names)                                                   0.235    15.617
n1439.in[3] (.names)                                                    1.338    16.954
n1439.out[0] (.names)                                                   0.235    17.189
n1438_1.in[0] (.names)                                                  1.338    18.527
n1438_1.out[0] (.names)                                                 0.235    18.762
n1437_1.in[1] (.names)                                                  1.338    20.100
n1437_1.out[0] (.names)                                                 0.235    20.335
n1436.in[0] (.names)                                                    1.338    21.673
n1436.out[0] (.names)                                                   0.235    21.908
n1469.in[1] (.names)                                                    1.338    23.246
n1469.out[0] (.names)                                                   0.235    23.481
n827.in[2] (.names)                                                     1.338    24.818
n827.out[0] (.names)                                                    0.235    25.053
diffeq_paj_convert^Uoutport~16_FF.D[0] (.latch)                         1.338    26.391
data arrival time                                                                26.391

clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                                0.000     0.000
diffeq_paj_convert^Uoutport~16_FF.clk[0] (.latch)                       1.338     1.338
clock uncertainty                                                       0.000     1.338
cell setup time                                                        -0.066     1.272
data required time                                                                1.272
---------------------------------------------------------------------------------------
data required time                                                                1.272
data arrival time                                                               -26.391
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -25.119


#Path 71
Startpoint: diffeq_paj_convert^x_var~1_FF.Q[0] (.latch clocked by diffeq_paj_convert^clk)
Endpoint  : diffeq_paj_convert^Uoutport~17_FF.D[0] (.latch clocked by diffeq_paj_convert^clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                                0.000     0.000
diffeq_paj_convert^x_var~1_FF.clk[0] (.latch)                           1.338     1.338
diffeq_paj_convert^x_var~1_FF.Q[0] (.latch) [clock-to-output]           0.124     1.462
n1448_1.in[1] (.names)                                                  1.338     2.800
n1448_1.out[0] (.names)                                                 0.235     3.035
n1447_1.in[0] (.names)                                                  1.338     4.372
n1447_1.out[0] (.names)                                                 0.235     4.607
n1446.in[0] (.names)                                                    1.338     5.945
n1446.out[0] (.names)                                                   0.235     6.180
n1445.in[0] (.names)                                                    1.338     7.518
n1445.out[0] (.names)                                                   0.235     7.753
n1444.in[0] (.names)                                                    1.338     9.091
n1444.out[0] (.names)                                                   0.235     9.326
n1443_1.in[0] (.names)                                                  1.338    10.663
n1443_1.out[0] (.names)                                                 0.235    10.898
n1442_1.in[0] (.names)                                                  1.338    12.236
n1442_1.out[0] (.names)                                                 0.235    12.471
n1441.in[0] (.names)                                                    1.338    13.809
n1441.out[0] (.names)                                                   0.235    14.044
n1440.in[0] (.names)                                                    1.338    15.382
n1440.out[0] (.names)                                                   0.235    15.617
n1439.in[3] (.names)                                                    1.338    16.954
n1439.out[0] (.names)                                                   0.235    17.189
n1438_1.in[0] (.names)                                                  1.338    18.527
n1438_1.out[0] (.names)                                                 0.235    18.762
n1437_1.in[1] (.names)                                                  1.338    20.100
n1437_1.out[0] (.names)                                                 0.235    20.335
n1436.in[0] (.names)                                                    1.338    21.673
n1436.out[0] (.names)                                                   0.235    21.908
n1469.in[1] (.names)                                                    1.338    23.246
n1469.out[0] (.names)                                                   0.235    23.481
n832.in[2] (.names)                                                     1.338    24.818
n832.out[0] (.names)                                                    0.235    25.053
diffeq_paj_convert^Uoutport~17_FF.D[0] (.latch)                         1.338    26.391
data arrival time                                                                26.391

clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                                0.000     0.000
diffeq_paj_convert^Uoutport~17_FF.clk[0] (.latch)                       1.338     1.338
clock uncertainty                                                       0.000     1.338
cell setup time                                                        -0.066     1.272
data required time                                                                1.272
---------------------------------------------------------------------------------------
data required time                                                                1.272
data arrival time                                                               -26.391
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -25.119


#Path 72
Startpoint: diffeq_paj_convert^x_var~1_FF.Q[0] (.latch clocked by diffeq_paj_convert^clk)
Endpoint  : diffeq_paj_convert^Uoutport~18_FF.D[0] (.latch clocked by diffeq_paj_convert^clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                                0.000     0.000
diffeq_paj_convert^x_var~1_FF.clk[0] (.latch)                           1.338     1.338
diffeq_paj_convert^x_var~1_FF.Q[0] (.latch) [clock-to-output]           0.124     1.462
n1448_1.in[1] (.names)                                                  1.338     2.800
n1448_1.out[0] (.names)                                                 0.235     3.035
n1447_1.in[0] (.names)                                                  1.338     4.372
n1447_1.out[0] (.names)                                                 0.235     4.607
n1446.in[0] (.names)                                                    1.338     5.945
n1446.out[0] (.names)                                                   0.235     6.180
n1445.in[0] (.names)                                                    1.338     7.518
n1445.out[0] (.names)                                                   0.235     7.753
n1444.in[0] (.names)                                                    1.338     9.091
n1444.out[0] (.names)                                                   0.235     9.326
n1443_1.in[0] (.names)                                                  1.338    10.663
n1443_1.out[0] (.names)                                                 0.235    10.898
n1442_1.in[0] (.names)                                                  1.338    12.236
n1442_1.out[0] (.names)                                                 0.235    12.471
n1441.in[0] (.names)                                                    1.338    13.809
n1441.out[0] (.names)                                                   0.235    14.044
n1440.in[0] (.names)                                                    1.338    15.382
n1440.out[0] (.names)                                                   0.235    15.617
n1439.in[3] (.names)                                                    1.338    16.954
n1439.out[0] (.names)                                                   0.235    17.189
n1438_1.in[0] (.names)                                                  1.338    18.527
n1438_1.out[0] (.names)                                                 0.235    18.762
n1437_1.in[1] (.names)                                                  1.338    20.100
n1437_1.out[0] (.names)                                                 0.235    20.335
n1436.in[0] (.names)                                                    1.338    21.673
n1436.out[0] (.names)                                                   0.235    21.908
n1469.in[1] (.names)                                                    1.338    23.246
n1469.out[0] (.names)                                                   0.235    23.481
n837.in[2] (.names)                                                     1.338    24.818
n837.out[0] (.names)                                                    0.235    25.053
diffeq_paj_convert^Uoutport~18_FF.D[0] (.latch)                         1.338    26.391
data arrival time                                                                26.391

clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                                0.000     0.000
diffeq_paj_convert^Uoutport~18_FF.clk[0] (.latch)                       1.338     1.338
clock uncertainty                                                       0.000     1.338
cell setup time                                                        -0.066     1.272
data required time                                                                1.272
---------------------------------------------------------------------------------------
data required time                                                                1.272
data arrival time                                                               -26.391
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -25.119


#Path 73
Startpoint: diffeq_paj_convert^x_var~1_FF.Q[0] (.latch clocked by diffeq_paj_convert^clk)
Endpoint  : diffeq_paj_convert^Uoutport~19_FF.D[0] (.latch clocked by diffeq_paj_convert^clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                                0.000     0.000
diffeq_paj_convert^x_var~1_FF.clk[0] (.latch)                           1.338     1.338
diffeq_paj_convert^x_var~1_FF.Q[0] (.latch) [clock-to-output]           0.124     1.462
n1448_1.in[1] (.names)                                                  1.338     2.800
n1448_1.out[0] (.names)                                                 0.235     3.035
n1447_1.in[0] (.names)                                                  1.338     4.372
n1447_1.out[0] (.names)                                                 0.235     4.607
n1446.in[0] (.names)                                                    1.338     5.945
n1446.out[0] (.names)                                                   0.235     6.180
n1445.in[0] (.names)                                                    1.338     7.518
n1445.out[0] (.names)                                                   0.235     7.753
n1444.in[0] (.names)                                                    1.338     9.091
n1444.out[0] (.names)                                                   0.235     9.326
n1443_1.in[0] (.names)                                                  1.338    10.663
n1443_1.out[0] (.names)                                                 0.235    10.898
n1442_1.in[0] (.names)                                                  1.338    12.236
n1442_1.out[0] (.names)                                                 0.235    12.471
n1441.in[0] (.names)                                                    1.338    13.809
n1441.out[0] (.names)                                                   0.235    14.044
n1440.in[0] (.names)                                                    1.338    15.382
n1440.out[0] (.names)                                                   0.235    15.617
n1439.in[3] (.names)                                                    1.338    16.954
n1439.out[0] (.names)                                                   0.235    17.189
n1438_1.in[0] (.names)                                                  1.338    18.527
n1438_1.out[0] (.names)                                                 0.235    18.762
n1437_1.in[1] (.names)                                                  1.338    20.100
n1437_1.out[0] (.names)                                                 0.235    20.335
n1436.in[0] (.names)                                                    1.338    21.673
n1436.out[0] (.names)                                                   0.235    21.908
n1469.in[1] (.names)                                                    1.338    23.246
n1469.out[0] (.names)                                                   0.235    23.481
n842.in[2] (.names)                                                     1.338    24.818
n842.out[0] (.names)                                                    0.235    25.053
diffeq_paj_convert^Uoutport~19_FF.D[0] (.latch)                         1.338    26.391
data arrival time                                                                26.391

clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                                0.000     0.000
diffeq_paj_convert^Uoutport~19_FF.clk[0] (.latch)                       1.338     1.338
clock uncertainty                                                       0.000     1.338
cell setup time                                                        -0.066     1.272
data required time                                                                1.272
---------------------------------------------------------------------------------------
data required time                                                                1.272
data arrival time                                                               -26.391
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -25.119


#Path 74
Startpoint: diffeq_paj_convert^x_var~1_FF.Q[0] (.latch clocked by diffeq_paj_convert^clk)
Endpoint  : diffeq_paj_convert^Uoutport~30_FF.D[0] (.latch clocked by diffeq_paj_convert^clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                                0.000     0.000
diffeq_paj_convert^x_var~1_FF.clk[0] (.latch)                           1.338     1.338
diffeq_paj_convert^x_var~1_FF.Q[0] (.latch) [clock-to-output]           0.124     1.462
n1448_1.in[1] (.names)                                                  1.338     2.800
n1448_1.out[0] (.names)                                                 0.235     3.035
n1447_1.in[0] (.names)                                                  1.338     4.372
n1447_1.out[0] (.names)                                                 0.235     4.607
n1446.in[0] (.names)                                                    1.338     5.945
n1446.out[0] (.names)                                                   0.235     6.180
n1445.in[0] (.names)                                                    1.338     7.518
n1445.out[0] (.names)                                                   0.235     7.753
n1444.in[0] (.names)                                                    1.338     9.091
n1444.out[0] (.names)                                                   0.235     9.326
n1443_1.in[0] (.names)                                                  1.338    10.663
n1443_1.out[0] (.names)                                                 0.235    10.898
n1442_1.in[0] (.names)                                                  1.338    12.236
n1442_1.out[0] (.names)                                                 0.235    12.471
n1441.in[0] (.names)                                                    1.338    13.809
n1441.out[0] (.names)                                                   0.235    14.044
n1440.in[0] (.names)                                                    1.338    15.382
n1440.out[0] (.names)                                                   0.235    15.617
n1439.in[3] (.names)                                                    1.338    16.954
n1439.out[0] (.names)                                                   0.235    17.189
n1438_1.in[0] (.names)                                                  1.338    18.527
n1438_1.out[0] (.names)                                                 0.235    18.762
n1437_1.in[1] (.names)                                                  1.338    20.100
n1437_1.out[0] (.names)                                                 0.235    20.335
n1436.in[0] (.names)                                                    1.338    21.673
n1436.out[0] (.names)                                                   0.235    21.908
n1469.in[1] (.names)                                                    1.338    23.246
n1469.out[0] (.names)                                                   0.235    23.481
n907.in[2] (.names)                                                     1.338    24.818
n907.out[0] (.names)                                                    0.235    25.053
diffeq_paj_convert^Uoutport~30_FF.D[0] (.latch)                         1.338    26.391
data arrival time                                                                26.391

clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                                0.000     0.000
diffeq_paj_convert^Uoutport~30_FF.clk[0] (.latch)                       1.338     1.338
clock uncertainty                                                       0.000     1.338
cell setup time                                                        -0.066     1.272
data required time                                                                1.272
---------------------------------------------------------------------------------------
data required time                                                                1.272
data arrival time                                                               -26.391
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -25.119


#Path 75
Startpoint: diffeq_paj_convert^x_var~1_FF.Q[0] (.latch clocked by diffeq_paj_convert^clk)
Endpoint  : diffeq_paj_convert^Uoutport~20_FF.D[0] (.latch clocked by diffeq_paj_convert^clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                                0.000     0.000
diffeq_paj_convert^x_var~1_FF.clk[0] (.latch)                           1.338     1.338
diffeq_paj_convert^x_var~1_FF.Q[0] (.latch) [clock-to-output]           0.124     1.462
n1448_1.in[1] (.names)                                                  1.338     2.800
n1448_1.out[0] (.names)                                                 0.235     3.035
n1447_1.in[0] (.names)                                                  1.338     4.372
n1447_1.out[0] (.names)                                                 0.235     4.607
n1446.in[0] (.names)                                                    1.338     5.945
n1446.out[0] (.names)                                                   0.235     6.180
n1445.in[0] (.names)                                                    1.338     7.518
n1445.out[0] (.names)                                                   0.235     7.753
n1444.in[0] (.names)                                                    1.338     9.091
n1444.out[0] (.names)                                                   0.235     9.326
n1443_1.in[0] (.names)                                                  1.338    10.663
n1443_1.out[0] (.names)                                                 0.235    10.898
n1442_1.in[0] (.names)                                                  1.338    12.236
n1442_1.out[0] (.names)                                                 0.235    12.471
n1441.in[0] (.names)                                                    1.338    13.809
n1441.out[0] (.names)                                                   0.235    14.044
n1440.in[0] (.names)                                                    1.338    15.382
n1440.out[0] (.names)                                                   0.235    15.617
n1439.in[3] (.names)                                                    1.338    16.954
n1439.out[0] (.names)                                                   0.235    17.189
n1438_1.in[0] (.names)                                                  1.338    18.527
n1438_1.out[0] (.names)                                                 0.235    18.762
n1437_1.in[1] (.names)                                                  1.338    20.100
n1437_1.out[0] (.names)                                                 0.235    20.335
n1436.in[0] (.names)                                                    1.338    21.673
n1436.out[0] (.names)                                                   0.235    21.908
n1469.in[1] (.names)                                                    1.338    23.246
n1469.out[0] (.names)                                                   0.235    23.481
n852.in[2] (.names)                                                     1.338    24.818
n852.out[0] (.names)                                                    0.235    25.053
diffeq_paj_convert^Uoutport~20_FF.D[0] (.latch)                         1.338    26.391
data arrival time                                                                26.391

clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                                0.000     0.000
diffeq_paj_convert^Uoutport~20_FF.clk[0] (.latch)                       1.338     1.338
clock uncertainty                                                       0.000     1.338
cell setup time                                                        -0.066     1.272
data required time                                                                1.272
---------------------------------------------------------------------------------------
data required time                                                                1.272
data arrival time                                                               -26.391
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -25.119


#Path 76
Startpoint: diffeq_paj_convert^x_var~1_FF.Q[0] (.latch clocked by diffeq_paj_convert^clk)
Endpoint  : diffeq_paj_convert^Uoutport~21_FF.D[0] (.latch clocked by diffeq_paj_convert^clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                                0.000     0.000
diffeq_paj_convert^x_var~1_FF.clk[0] (.latch)                           1.338     1.338
diffeq_paj_convert^x_var~1_FF.Q[0] (.latch) [clock-to-output]           0.124     1.462
n1448_1.in[1] (.names)                                                  1.338     2.800
n1448_1.out[0] (.names)                                                 0.235     3.035
n1447_1.in[0] (.names)                                                  1.338     4.372
n1447_1.out[0] (.names)                                                 0.235     4.607
n1446.in[0] (.names)                                                    1.338     5.945
n1446.out[0] (.names)                                                   0.235     6.180
n1445.in[0] (.names)                                                    1.338     7.518
n1445.out[0] (.names)                                                   0.235     7.753
n1444.in[0] (.names)                                                    1.338     9.091
n1444.out[0] (.names)                                                   0.235     9.326
n1443_1.in[0] (.names)                                                  1.338    10.663
n1443_1.out[0] (.names)                                                 0.235    10.898
n1442_1.in[0] (.names)                                                  1.338    12.236
n1442_1.out[0] (.names)                                                 0.235    12.471
n1441.in[0] (.names)                                                    1.338    13.809
n1441.out[0] (.names)                                                   0.235    14.044
n1440.in[0] (.names)                                                    1.338    15.382
n1440.out[0] (.names)                                                   0.235    15.617
n1439.in[3] (.names)                                                    1.338    16.954
n1439.out[0] (.names)                                                   0.235    17.189
n1438_1.in[0] (.names)                                                  1.338    18.527
n1438_1.out[0] (.names)                                                 0.235    18.762
n1437_1.in[1] (.names)                                                  1.338    20.100
n1437_1.out[0] (.names)                                                 0.235    20.335
n1436.in[0] (.names)                                                    1.338    21.673
n1436.out[0] (.names)                                                   0.235    21.908
n1469.in[1] (.names)                                                    1.338    23.246
n1469.out[0] (.names)                                                   0.235    23.481
n857.in[2] (.names)                                                     1.338    24.818
n857.out[0] (.names)                                                    0.235    25.053
diffeq_paj_convert^Uoutport~21_FF.D[0] (.latch)                         1.338    26.391
data arrival time                                                                26.391

clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                                0.000     0.000
diffeq_paj_convert^Uoutport~21_FF.clk[0] (.latch)                       1.338     1.338
clock uncertainty                                                       0.000     1.338
cell setup time                                                        -0.066     1.272
data required time                                                                1.272
---------------------------------------------------------------------------------------
data required time                                                                1.272
data arrival time                                                               -26.391
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -25.119


#Path 77
Startpoint: diffeq_paj_convert^x_var~1_FF.Q[0] (.latch clocked by diffeq_paj_convert^clk)
Endpoint  : diffeq_paj_convert^Uoutport~22_FF.D[0] (.latch clocked by diffeq_paj_convert^clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                                0.000     0.000
diffeq_paj_convert^x_var~1_FF.clk[0] (.latch)                           1.338     1.338
diffeq_paj_convert^x_var~1_FF.Q[0] (.latch) [clock-to-output]           0.124     1.462
n1448_1.in[1] (.names)                                                  1.338     2.800
n1448_1.out[0] (.names)                                                 0.235     3.035
n1447_1.in[0] (.names)                                                  1.338     4.372
n1447_1.out[0] (.names)                                                 0.235     4.607
n1446.in[0] (.names)                                                    1.338     5.945
n1446.out[0] (.names)                                                   0.235     6.180
n1445.in[0] (.names)                                                    1.338     7.518
n1445.out[0] (.names)                                                   0.235     7.753
n1444.in[0] (.names)                                                    1.338     9.091
n1444.out[0] (.names)                                                   0.235     9.326
n1443_1.in[0] (.names)                                                  1.338    10.663
n1443_1.out[0] (.names)                                                 0.235    10.898
n1442_1.in[0] (.names)                                                  1.338    12.236
n1442_1.out[0] (.names)                                                 0.235    12.471
n1441.in[0] (.names)                                                    1.338    13.809
n1441.out[0] (.names)                                                   0.235    14.044
n1440.in[0] (.names)                                                    1.338    15.382
n1440.out[0] (.names)                                                   0.235    15.617
n1439.in[3] (.names)                                                    1.338    16.954
n1439.out[0] (.names)                                                   0.235    17.189
n1438_1.in[0] (.names)                                                  1.338    18.527
n1438_1.out[0] (.names)                                                 0.235    18.762
n1437_1.in[1] (.names)                                                  1.338    20.100
n1437_1.out[0] (.names)                                                 0.235    20.335
n1436.in[0] (.names)                                                    1.338    21.673
n1436.out[0] (.names)                                                   0.235    21.908
n1469.in[1] (.names)                                                    1.338    23.246
n1469.out[0] (.names)                                                   0.235    23.481
n862.in[2] (.names)                                                     1.338    24.818
n862.out[0] (.names)                                                    0.235    25.053
diffeq_paj_convert^Uoutport~22_FF.D[0] (.latch)                         1.338    26.391
data arrival time                                                                26.391

clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                                0.000     0.000
diffeq_paj_convert^Uoutport~22_FF.clk[0] (.latch)                       1.338     1.338
clock uncertainty                                                       0.000     1.338
cell setup time                                                        -0.066     1.272
data required time                                                                1.272
---------------------------------------------------------------------------------------
data required time                                                                1.272
data arrival time                                                               -26.391
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -25.119


#Path 78
Startpoint: diffeq_paj_convert^x_var~1_FF.Q[0] (.latch clocked by diffeq_paj_convert^clk)
Endpoint  : diffeq_paj_convert^Uoutport~23_FF.D[0] (.latch clocked by diffeq_paj_convert^clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                                0.000     0.000
diffeq_paj_convert^x_var~1_FF.clk[0] (.latch)                           1.338     1.338
diffeq_paj_convert^x_var~1_FF.Q[0] (.latch) [clock-to-output]           0.124     1.462
n1448_1.in[1] (.names)                                                  1.338     2.800
n1448_1.out[0] (.names)                                                 0.235     3.035
n1447_1.in[0] (.names)                                                  1.338     4.372
n1447_1.out[0] (.names)                                                 0.235     4.607
n1446.in[0] (.names)                                                    1.338     5.945
n1446.out[0] (.names)                                                   0.235     6.180
n1445.in[0] (.names)                                                    1.338     7.518
n1445.out[0] (.names)                                                   0.235     7.753
n1444.in[0] (.names)                                                    1.338     9.091
n1444.out[0] (.names)                                                   0.235     9.326
n1443_1.in[0] (.names)                                                  1.338    10.663
n1443_1.out[0] (.names)                                                 0.235    10.898
n1442_1.in[0] (.names)                                                  1.338    12.236
n1442_1.out[0] (.names)                                                 0.235    12.471
n1441.in[0] (.names)                                                    1.338    13.809
n1441.out[0] (.names)                                                   0.235    14.044
n1440.in[0] (.names)                                                    1.338    15.382
n1440.out[0] (.names)                                                   0.235    15.617
n1439.in[3] (.names)                                                    1.338    16.954
n1439.out[0] (.names)                                                   0.235    17.189
n1438_1.in[0] (.names)                                                  1.338    18.527
n1438_1.out[0] (.names)                                                 0.235    18.762
n1437_1.in[1] (.names)                                                  1.338    20.100
n1437_1.out[0] (.names)                                                 0.235    20.335
n1436.in[0] (.names)                                                    1.338    21.673
n1436.out[0] (.names)                                                   0.235    21.908
n1469.in[1] (.names)                                                    1.338    23.246
n1469.out[0] (.names)                                                   0.235    23.481
n867.in[2] (.names)                                                     1.338    24.818
n867.out[0] (.names)                                                    0.235    25.053
diffeq_paj_convert^Uoutport~23_FF.D[0] (.latch)                         1.338    26.391
data arrival time                                                                26.391

clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                                0.000     0.000
diffeq_paj_convert^Uoutport~23_FF.clk[0] (.latch)                       1.338     1.338
clock uncertainty                                                       0.000     1.338
cell setup time                                                        -0.066     1.272
data required time                                                                1.272
---------------------------------------------------------------------------------------
data required time                                                                1.272
data arrival time                                                               -26.391
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -25.119


#Path 79
Startpoint: diffeq_paj_convert^x_var~1_FF.Q[0] (.latch clocked by diffeq_paj_convert^clk)
Endpoint  : diffeq_paj_convert^Uoutport~24_FF.D[0] (.latch clocked by diffeq_paj_convert^clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                                0.000     0.000
diffeq_paj_convert^x_var~1_FF.clk[0] (.latch)                           1.338     1.338
diffeq_paj_convert^x_var~1_FF.Q[0] (.latch) [clock-to-output]           0.124     1.462
n1448_1.in[1] (.names)                                                  1.338     2.800
n1448_1.out[0] (.names)                                                 0.235     3.035
n1447_1.in[0] (.names)                                                  1.338     4.372
n1447_1.out[0] (.names)                                                 0.235     4.607
n1446.in[0] (.names)                                                    1.338     5.945
n1446.out[0] (.names)                                                   0.235     6.180
n1445.in[0] (.names)                                                    1.338     7.518
n1445.out[0] (.names)                                                   0.235     7.753
n1444.in[0] (.names)                                                    1.338     9.091
n1444.out[0] (.names)                                                   0.235     9.326
n1443_1.in[0] (.names)                                                  1.338    10.663
n1443_1.out[0] (.names)                                                 0.235    10.898
n1442_1.in[0] (.names)                                                  1.338    12.236
n1442_1.out[0] (.names)                                                 0.235    12.471
n1441.in[0] (.names)                                                    1.338    13.809
n1441.out[0] (.names)                                                   0.235    14.044
n1440.in[0] (.names)                                                    1.338    15.382
n1440.out[0] (.names)                                                   0.235    15.617
n1439.in[3] (.names)                                                    1.338    16.954
n1439.out[0] (.names)                                                   0.235    17.189
n1438_1.in[0] (.names)                                                  1.338    18.527
n1438_1.out[0] (.names)                                                 0.235    18.762
n1437_1.in[1] (.names)                                                  1.338    20.100
n1437_1.out[0] (.names)                                                 0.235    20.335
n1436.in[0] (.names)                                                    1.338    21.673
n1436.out[0] (.names)                                                   0.235    21.908
n1469.in[1] (.names)                                                    1.338    23.246
n1469.out[0] (.names)                                                   0.235    23.481
n872.in[2] (.names)                                                     1.338    24.818
n872.out[0] (.names)                                                    0.235    25.053
diffeq_paj_convert^Uoutport~24_FF.D[0] (.latch)                         1.338    26.391
data arrival time                                                                26.391

clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                                0.000     0.000
diffeq_paj_convert^Uoutport~24_FF.clk[0] (.latch)                       1.338     1.338
clock uncertainty                                                       0.000     1.338
cell setup time                                                        -0.066     1.272
data required time                                                                1.272
---------------------------------------------------------------------------------------
data required time                                                                1.272
data arrival time                                                               -26.391
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -25.119


#Path 80
Startpoint: diffeq_paj_convert^x_var~1_FF.Q[0] (.latch clocked by diffeq_paj_convert^clk)
Endpoint  : diffeq_paj_convert^Uoutport~25_FF.D[0] (.latch clocked by diffeq_paj_convert^clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                                0.000     0.000
diffeq_paj_convert^x_var~1_FF.clk[0] (.latch)                           1.338     1.338
diffeq_paj_convert^x_var~1_FF.Q[0] (.latch) [clock-to-output]           0.124     1.462
n1448_1.in[1] (.names)                                                  1.338     2.800
n1448_1.out[0] (.names)                                                 0.235     3.035
n1447_1.in[0] (.names)                                                  1.338     4.372
n1447_1.out[0] (.names)                                                 0.235     4.607
n1446.in[0] (.names)                                                    1.338     5.945
n1446.out[0] (.names)                                                   0.235     6.180
n1445.in[0] (.names)                                                    1.338     7.518
n1445.out[0] (.names)                                                   0.235     7.753
n1444.in[0] (.names)                                                    1.338     9.091
n1444.out[0] (.names)                                                   0.235     9.326
n1443_1.in[0] (.names)                                                  1.338    10.663
n1443_1.out[0] (.names)                                                 0.235    10.898
n1442_1.in[0] (.names)                                                  1.338    12.236
n1442_1.out[0] (.names)                                                 0.235    12.471
n1441.in[0] (.names)                                                    1.338    13.809
n1441.out[0] (.names)                                                   0.235    14.044
n1440.in[0] (.names)                                                    1.338    15.382
n1440.out[0] (.names)                                                   0.235    15.617
n1439.in[3] (.names)                                                    1.338    16.954
n1439.out[0] (.names)                                                   0.235    17.189
n1438_1.in[0] (.names)                                                  1.338    18.527
n1438_1.out[0] (.names)                                                 0.235    18.762
n1437_1.in[1] (.names)                                                  1.338    20.100
n1437_1.out[0] (.names)                                                 0.235    20.335
n1436.in[0] (.names)                                                    1.338    21.673
n1436.out[0] (.names)                                                   0.235    21.908
n1469.in[1] (.names)                                                    1.338    23.246
n1469.out[0] (.names)                                                   0.235    23.481
n877.in[2] (.names)                                                     1.338    24.818
n877.out[0] (.names)                                                    0.235    25.053
diffeq_paj_convert^Uoutport~25_FF.D[0] (.latch)                         1.338    26.391
data arrival time                                                                26.391

clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                                0.000     0.000
diffeq_paj_convert^Uoutport~25_FF.clk[0] (.latch)                       1.338     1.338
clock uncertainty                                                       0.000     1.338
cell setup time                                                        -0.066     1.272
data required time                                                                1.272
---------------------------------------------------------------------------------------
data required time                                                                1.272
data arrival time                                                               -26.391
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -25.119


#Path 81
Startpoint: diffeq_paj_convert^x_var~1_FF.Q[0] (.latch clocked by diffeq_paj_convert^clk)
Endpoint  : diffeq_paj_convert^Uoutport~26_FF.D[0] (.latch clocked by diffeq_paj_convert^clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                                0.000     0.000
diffeq_paj_convert^x_var~1_FF.clk[0] (.latch)                           1.338     1.338
diffeq_paj_convert^x_var~1_FF.Q[0] (.latch) [clock-to-output]           0.124     1.462
n1448_1.in[1] (.names)                                                  1.338     2.800
n1448_1.out[0] (.names)                                                 0.235     3.035
n1447_1.in[0] (.names)                                                  1.338     4.372
n1447_1.out[0] (.names)                                                 0.235     4.607
n1446.in[0] (.names)                                                    1.338     5.945
n1446.out[0] (.names)                                                   0.235     6.180
n1445.in[0] (.names)                                                    1.338     7.518
n1445.out[0] (.names)                                                   0.235     7.753
n1444.in[0] (.names)                                                    1.338     9.091
n1444.out[0] (.names)                                                   0.235     9.326
n1443_1.in[0] (.names)                                                  1.338    10.663
n1443_1.out[0] (.names)                                                 0.235    10.898
n1442_1.in[0] (.names)                                                  1.338    12.236
n1442_1.out[0] (.names)                                                 0.235    12.471
n1441.in[0] (.names)                                                    1.338    13.809
n1441.out[0] (.names)                                                   0.235    14.044
n1440.in[0] (.names)                                                    1.338    15.382
n1440.out[0] (.names)                                                   0.235    15.617
n1439.in[3] (.names)                                                    1.338    16.954
n1439.out[0] (.names)                                                   0.235    17.189
n1438_1.in[0] (.names)                                                  1.338    18.527
n1438_1.out[0] (.names)                                                 0.235    18.762
n1437_1.in[1] (.names)                                                  1.338    20.100
n1437_1.out[0] (.names)                                                 0.235    20.335
n1436.in[0] (.names)                                                    1.338    21.673
n1436.out[0] (.names)                                                   0.235    21.908
n1469.in[1] (.names)                                                    1.338    23.246
n1469.out[0] (.names)                                                   0.235    23.481
n882.in[2] (.names)                                                     1.338    24.818
n882.out[0] (.names)                                                    0.235    25.053
diffeq_paj_convert^Uoutport~26_FF.D[0] (.latch)                         1.338    26.391
data arrival time                                                                26.391

clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                                0.000     0.000
diffeq_paj_convert^Uoutport~26_FF.clk[0] (.latch)                       1.338     1.338
clock uncertainty                                                       0.000     1.338
cell setup time                                                        -0.066     1.272
data required time                                                                1.272
---------------------------------------------------------------------------------------
data required time                                                                1.272
data arrival time                                                               -26.391
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -25.119


#Path 82
Startpoint: diffeq_paj_convert^x_var~1_FF.Q[0] (.latch clocked by diffeq_paj_convert^clk)
Endpoint  : diffeq_paj_convert^Uoutport~27_FF.D[0] (.latch clocked by diffeq_paj_convert^clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                                0.000     0.000
diffeq_paj_convert^x_var~1_FF.clk[0] (.latch)                           1.338     1.338
diffeq_paj_convert^x_var~1_FF.Q[0] (.latch) [clock-to-output]           0.124     1.462
n1448_1.in[1] (.names)                                                  1.338     2.800
n1448_1.out[0] (.names)                                                 0.235     3.035
n1447_1.in[0] (.names)                                                  1.338     4.372
n1447_1.out[0] (.names)                                                 0.235     4.607
n1446.in[0] (.names)                                                    1.338     5.945
n1446.out[0] (.names)                                                   0.235     6.180
n1445.in[0] (.names)                                                    1.338     7.518
n1445.out[0] (.names)                                                   0.235     7.753
n1444.in[0] (.names)                                                    1.338     9.091
n1444.out[0] (.names)                                                   0.235     9.326
n1443_1.in[0] (.names)                                                  1.338    10.663
n1443_1.out[0] (.names)                                                 0.235    10.898
n1442_1.in[0] (.names)                                                  1.338    12.236
n1442_1.out[0] (.names)                                                 0.235    12.471
n1441.in[0] (.names)                                                    1.338    13.809
n1441.out[0] (.names)                                                   0.235    14.044
n1440.in[0] (.names)                                                    1.338    15.382
n1440.out[0] (.names)                                                   0.235    15.617
n1439.in[3] (.names)                                                    1.338    16.954
n1439.out[0] (.names)                                                   0.235    17.189
n1438_1.in[0] (.names)                                                  1.338    18.527
n1438_1.out[0] (.names)                                                 0.235    18.762
n1437_1.in[1] (.names)                                                  1.338    20.100
n1437_1.out[0] (.names)                                                 0.235    20.335
n1436.in[0] (.names)                                                    1.338    21.673
n1436.out[0] (.names)                                                   0.235    21.908
n1469.in[1] (.names)                                                    1.338    23.246
n1469.out[0] (.names)                                                   0.235    23.481
n887.in[2] (.names)                                                     1.338    24.818
n887.out[0] (.names)                                                    0.235    25.053
diffeq_paj_convert^Uoutport~27_FF.D[0] (.latch)                         1.338    26.391
data arrival time                                                                26.391

clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                                0.000     0.000
diffeq_paj_convert^Uoutport~27_FF.clk[0] (.latch)                       1.338     1.338
clock uncertainty                                                       0.000     1.338
cell setup time                                                        -0.066     1.272
data required time                                                                1.272
---------------------------------------------------------------------------------------
data required time                                                                1.272
data arrival time                                                               -26.391
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -25.119


#Path 83
Startpoint: diffeq_paj_convert^x_var~1_FF.Q[0] (.latch clocked by diffeq_paj_convert^clk)
Endpoint  : diffeq_paj_convert^Uoutport~28_FF.D[0] (.latch clocked by diffeq_paj_convert^clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                                0.000     0.000
diffeq_paj_convert^x_var~1_FF.clk[0] (.latch)                           1.338     1.338
diffeq_paj_convert^x_var~1_FF.Q[0] (.latch) [clock-to-output]           0.124     1.462
n1448_1.in[1] (.names)                                                  1.338     2.800
n1448_1.out[0] (.names)                                                 0.235     3.035
n1447_1.in[0] (.names)                                                  1.338     4.372
n1447_1.out[0] (.names)                                                 0.235     4.607
n1446.in[0] (.names)                                                    1.338     5.945
n1446.out[0] (.names)                                                   0.235     6.180
n1445.in[0] (.names)                                                    1.338     7.518
n1445.out[0] (.names)                                                   0.235     7.753
n1444.in[0] (.names)                                                    1.338     9.091
n1444.out[0] (.names)                                                   0.235     9.326
n1443_1.in[0] (.names)                                                  1.338    10.663
n1443_1.out[0] (.names)                                                 0.235    10.898
n1442_1.in[0] (.names)                                                  1.338    12.236
n1442_1.out[0] (.names)                                                 0.235    12.471
n1441.in[0] (.names)                                                    1.338    13.809
n1441.out[0] (.names)                                                   0.235    14.044
n1440.in[0] (.names)                                                    1.338    15.382
n1440.out[0] (.names)                                                   0.235    15.617
n1439.in[3] (.names)                                                    1.338    16.954
n1439.out[0] (.names)                                                   0.235    17.189
n1438_1.in[0] (.names)                                                  1.338    18.527
n1438_1.out[0] (.names)                                                 0.235    18.762
n1437_1.in[1] (.names)                                                  1.338    20.100
n1437_1.out[0] (.names)                                                 0.235    20.335
n1436.in[0] (.names)                                                    1.338    21.673
n1436.out[0] (.names)                                                   0.235    21.908
n1469.in[1] (.names)                                                    1.338    23.246
n1469.out[0] (.names)                                                   0.235    23.481
n892.in[2] (.names)                                                     1.338    24.818
n892.out[0] (.names)                                                    0.235    25.053
diffeq_paj_convert^Uoutport~28_FF.D[0] (.latch)                         1.338    26.391
data arrival time                                                                26.391

clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                                0.000     0.000
diffeq_paj_convert^Uoutport~28_FF.clk[0] (.latch)                       1.338     1.338
clock uncertainty                                                       0.000     1.338
cell setup time                                                        -0.066     1.272
data required time                                                                1.272
---------------------------------------------------------------------------------------
data required time                                                                1.272
data arrival time                                                               -26.391
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -25.119


#Path 84
Startpoint: diffeq_paj_convert^x_var~1_FF.Q[0] (.latch clocked by diffeq_paj_convert^clk)
Endpoint  : diffeq_paj_convert^Uoutport~29_FF.D[0] (.latch clocked by diffeq_paj_convert^clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                                0.000     0.000
diffeq_paj_convert^x_var~1_FF.clk[0] (.latch)                           1.338     1.338
diffeq_paj_convert^x_var~1_FF.Q[0] (.latch) [clock-to-output]           0.124     1.462
n1448_1.in[1] (.names)                                                  1.338     2.800
n1448_1.out[0] (.names)                                                 0.235     3.035
n1447_1.in[0] (.names)                                                  1.338     4.372
n1447_1.out[0] (.names)                                                 0.235     4.607
n1446.in[0] (.names)                                                    1.338     5.945
n1446.out[0] (.names)                                                   0.235     6.180
n1445.in[0] (.names)                                                    1.338     7.518
n1445.out[0] (.names)                                                   0.235     7.753
n1444.in[0] (.names)                                                    1.338     9.091
n1444.out[0] (.names)                                                   0.235     9.326
n1443_1.in[0] (.names)                                                  1.338    10.663
n1443_1.out[0] (.names)                                                 0.235    10.898
n1442_1.in[0] (.names)                                                  1.338    12.236
n1442_1.out[0] (.names)                                                 0.235    12.471
n1441.in[0] (.names)                                                    1.338    13.809
n1441.out[0] (.names)                                                   0.235    14.044
n1440.in[0] (.names)                                                    1.338    15.382
n1440.out[0] (.names)                                                   0.235    15.617
n1439.in[3] (.names)                                                    1.338    16.954
n1439.out[0] (.names)                                                   0.235    17.189
n1438_1.in[0] (.names)                                                  1.338    18.527
n1438_1.out[0] (.names)                                                 0.235    18.762
n1437_1.in[1] (.names)                                                  1.338    20.100
n1437_1.out[0] (.names)                                                 0.235    20.335
n1436.in[0] (.names)                                                    1.338    21.673
n1436.out[0] (.names)                                                   0.235    21.908
n1469.in[1] (.names)                                                    1.338    23.246
n1469.out[0] (.names)                                                   0.235    23.481
n897.in[2] (.names)                                                     1.338    24.818
n897.out[0] (.names)                                                    0.235    25.053
diffeq_paj_convert^Uoutport~29_FF.D[0] (.latch)                         1.338    26.391
data arrival time                                                                26.391

clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                                0.000     0.000
diffeq_paj_convert^Uoutport~29_FF.clk[0] (.latch)                       1.338     1.338
clock uncertainty                                                       0.000     1.338
cell setup time                                                        -0.066     1.272
data required time                                                                1.272
---------------------------------------------------------------------------------------
data required time                                                                1.272
data arrival time                                                               -26.391
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -25.119


#Path 85
Startpoint: diffeq_paj_convert^x_var~1_FF.Q[0] (.latch clocked by diffeq_paj_convert^clk)
Endpoint  : diffeq_paj_convert^Uoutport~3_FF.D[0] (.latch clocked by diffeq_paj_convert^clk)
Path Type : setup

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock diffeq_paj_convert^clk (rise edge)                               0.000     0.000
clock source latency                                                   0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                               0.000     0.000
diffeq_paj_convert^x_var~1_FF.clk[0] (.latch)                          1.338     1.338
diffeq_paj_convert^x_var~1_FF.Q[0] (.latch) [clock-to-output]          0.124     1.462
n1448_1.in[1] (.names)                                                 1.338     2.800
n1448_1.out[0] (.names)                                                0.235     3.035
n1447_1.in[0] (.names)                                                 1.338     4.372
n1447_1.out[0] (.names)                                                0.235     4.607
n1446.in[0] (.names)                                                   1.338     5.945
n1446.out[0] (.names)                                                  0.235     6.180
n1445.in[0] (.names)                                                   1.338     7.518
n1445.out[0] (.names)                                                  0.235     7.753
n1444.in[0] (.names)                                                   1.338     9.091
n1444.out[0] (.names)                                                  0.235     9.326
n1443_1.in[0] (.names)                                                 1.338    10.663
n1443_1.out[0] (.names)                                                0.235    10.898
n1442_1.in[0] (.names)                                                 1.338    12.236
n1442_1.out[0] (.names)                                                0.235    12.471
n1441.in[0] (.names)                                                   1.338    13.809
n1441.out[0] (.names)                                                  0.235    14.044
n1440.in[0] (.names)                                                   1.338    15.382
n1440.out[0] (.names)                                                  0.235    15.617
n1439.in[3] (.names)                                                   1.338    16.954
n1439.out[0] (.names)                                                  0.235    17.189
n1438_1.in[0] (.names)                                                 1.338    18.527
n1438_1.out[0] (.names)                                                0.235    18.762
n1437_1.in[1] (.names)                                                 1.338    20.100
n1437_1.out[0] (.names)                                                0.235    20.335
n1436.in[0] (.names)                                                   1.338    21.673
n1436.out[0] (.names)                                                  0.235    21.908
n1469.in[1] (.names)                                                   1.338    23.246
n1469.out[0] (.names)                                                  0.235    23.481
n902.in[2] (.names)                                                    1.338    24.818
n902.out[0] (.names)                                                   0.235    25.053
diffeq_paj_convert^Uoutport~3_FF.D[0] (.latch)                         1.338    26.391
data arrival time                                                               26.391

clock diffeq_paj_convert^clk (rise edge)                               0.000     0.000
clock source latency                                                   0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                               0.000     0.000
diffeq_paj_convert^Uoutport~3_FF.clk[0] (.latch)                       1.338     1.338
clock uncertainty                                                      0.000     1.338
cell setup time                                                       -0.066     1.272
data required time                                                               1.272
--------------------------------------------------------------------------------------
data required time                                                               1.272
data arrival time                                                              -26.391
--------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -25.119


#Path 86
Startpoint: diffeq_paj_convert^x_var~1_FF.Q[0] (.latch clocked by diffeq_paj_convert^clk)
Endpoint  : diffeq_paj_convert^Youtport~28_FF.D[0] (.latch clocked by diffeq_paj_convert^clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                                0.000     0.000
diffeq_paj_convert^x_var~1_FF.clk[0] (.latch)                           1.338     1.338
diffeq_paj_convert^x_var~1_FF.Q[0] (.latch) [clock-to-output]           0.124     1.462
n1448_1.in[1] (.names)                                                  1.338     2.800
n1448_1.out[0] (.names)                                                 0.235     3.035
n1447_1.in[0] (.names)                                                  1.338     4.372
n1447_1.out[0] (.names)                                                 0.235     4.607
n1446.in[0] (.names)                                                    1.338     5.945
n1446.out[0] (.names)                                                   0.235     6.180
n1445.in[0] (.names)                                                    1.338     7.518
n1445.out[0] (.names)                                                   0.235     7.753
n1444.in[0] (.names)                                                    1.338     9.091
n1444.out[0] (.names)                                                   0.235     9.326
n1443_1.in[0] (.names)                                                  1.338    10.663
n1443_1.out[0] (.names)                                                 0.235    10.898
n1442_1.in[0] (.names)                                                  1.338    12.236
n1442_1.out[0] (.names)                                                 0.235    12.471
n1441.in[0] (.names)                                                    1.338    13.809
n1441.out[0] (.names)                                                   0.235    14.044
n1440.in[0] (.names)                                                    1.338    15.382
n1440.out[0] (.names)                                                   0.235    15.617
n1439.in[3] (.names)                                                    1.338    16.954
n1439.out[0] (.names)                                                   0.235    17.189
n1438_1.in[0] (.names)                                                  1.338    18.527
n1438_1.out[0] (.names)                                                 0.235    18.762
n1437_1.in[1] (.names)                                                  1.338    20.100
n1437_1.out[0] (.names)                                                 0.235    20.335
n1436.in[0] (.names)                                                    1.338    21.673
n1436.out[0] (.names)                                                   0.235    21.908
n1469.in[1] (.names)                                                    1.338    23.246
n1469.out[0] (.names)                                                   0.235    23.481
n1212.in[2] (.names)                                                    1.338    24.818
n1212.out[0] (.names)                                                   0.235    25.053
diffeq_paj_convert^Youtport~28_FF.D[0] (.latch)                         1.338    26.391
data arrival time                                                                26.391

clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                                0.000     0.000
diffeq_paj_convert^Youtport~28_FF.clk[0] (.latch)                       1.338     1.338
clock uncertainty                                                       0.000     1.338
cell setup time                                                        -0.066     1.272
data required time                                                                1.272
---------------------------------------------------------------------------------------
data required time                                                                1.272
data arrival time                                                               -26.391
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -25.119


#Path 87
Startpoint: diffeq_paj_convert^x_var~1_FF.Q[0] (.latch clocked by diffeq_paj_convert^clk)
Endpoint  : diffeq_paj_convert^Youtport~16_FF.D[0] (.latch clocked by diffeq_paj_convert^clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                                0.000     0.000
diffeq_paj_convert^x_var~1_FF.clk[0] (.latch)                           1.338     1.338
diffeq_paj_convert^x_var~1_FF.Q[0] (.latch) [clock-to-output]           0.124     1.462
n1448_1.in[1] (.names)                                                  1.338     2.800
n1448_1.out[0] (.names)                                                 0.235     3.035
n1447_1.in[0] (.names)                                                  1.338     4.372
n1447_1.out[0] (.names)                                                 0.235     4.607
n1446.in[0] (.names)                                                    1.338     5.945
n1446.out[0] (.names)                                                   0.235     6.180
n1445.in[0] (.names)                                                    1.338     7.518
n1445.out[0] (.names)                                                   0.235     7.753
n1444.in[0] (.names)                                                    1.338     9.091
n1444.out[0] (.names)                                                   0.235     9.326
n1443_1.in[0] (.names)                                                  1.338    10.663
n1443_1.out[0] (.names)                                                 0.235    10.898
n1442_1.in[0] (.names)                                                  1.338    12.236
n1442_1.out[0] (.names)                                                 0.235    12.471
n1441.in[0] (.names)                                                    1.338    13.809
n1441.out[0] (.names)                                                   0.235    14.044
n1440.in[0] (.names)                                                    1.338    15.382
n1440.out[0] (.names)                                                   0.235    15.617
n1439.in[3] (.names)                                                    1.338    16.954
n1439.out[0] (.names)                                                   0.235    17.189
n1438_1.in[0] (.names)                                                  1.338    18.527
n1438_1.out[0] (.names)                                                 0.235    18.762
n1437_1.in[1] (.names)                                                  1.338    20.100
n1437_1.out[0] (.names)                                                 0.235    20.335
n1436.in[0] (.names)                                                    1.338    21.673
n1436.out[0] (.names)                                                   0.235    21.908
n1469.in[1] (.names)                                                    1.338    23.246
n1469.out[0] (.names)                                                   0.235    23.481
n1147.in[2] (.names)                                                    1.338    24.818
n1147.out[0] (.names)                                                   0.235    25.053
diffeq_paj_convert^Youtport~16_FF.D[0] (.latch)                         1.338    26.391
data arrival time                                                                26.391

clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                                0.000     0.000
diffeq_paj_convert^Youtport~16_FF.clk[0] (.latch)                       1.338     1.338
clock uncertainty                                                       0.000     1.338
cell setup time                                                        -0.066     1.272
data required time                                                                1.272
---------------------------------------------------------------------------------------
data required time                                                                1.272
data arrival time                                                               -26.391
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -25.119


#Path 88
Startpoint: diffeq_paj_convert^x_var~1_FF.Q[0] (.latch clocked by diffeq_paj_convert^clk)
Endpoint  : diffeq_paj_convert^Youtport~17_FF.D[0] (.latch clocked by diffeq_paj_convert^clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                                0.000     0.000
diffeq_paj_convert^x_var~1_FF.clk[0] (.latch)                           1.338     1.338
diffeq_paj_convert^x_var~1_FF.Q[0] (.latch) [clock-to-output]           0.124     1.462
n1448_1.in[1] (.names)                                                  1.338     2.800
n1448_1.out[0] (.names)                                                 0.235     3.035
n1447_1.in[0] (.names)                                                  1.338     4.372
n1447_1.out[0] (.names)                                                 0.235     4.607
n1446.in[0] (.names)                                                    1.338     5.945
n1446.out[0] (.names)                                                   0.235     6.180
n1445.in[0] (.names)                                                    1.338     7.518
n1445.out[0] (.names)                                                   0.235     7.753
n1444.in[0] (.names)                                                    1.338     9.091
n1444.out[0] (.names)                                                   0.235     9.326
n1443_1.in[0] (.names)                                                  1.338    10.663
n1443_1.out[0] (.names)                                                 0.235    10.898
n1442_1.in[0] (.names)                                                  1.338    12.236
n1442_1.out[0] (.names)                                                 0.235    12.471
n1441.in[0] (.names)                                                    1.338    13.809
n1441.out[0] (.names)                                                   0.235    14.044
n1440.in[0] (.names)                                                    1.338    15.382
n1440.out[0] (.names)                                                   0.235    15.617
n1439.in[3] (.names)                                                    1.338    16.954
n1439.out[0] (.names)                                                   0.235    17.189
n1438_1.in[0] (.names)                                                  1.338    18.527
n1438_1.out[0] (.names)                                                 0.235    18.762
n1437_1.in[1] (.names)                                                  1.338    20.100
n1437_1.out[0] (.names)                                                 0.235    20.335
n1436.in[0] (.names)                                                    1.338    21.673
n1436.out[0] (.names)                                                   0.235    21.908
n1469.in[1] (.names)                                                    1.338    23.246
n1469.out[0] (.names)                                                   0.235    23.481
n1152.in[2] (.names)                                                    1.338    24.818
n1152.out[0] (.names)                                                   0.235    25.053
diffeq_paj_convert^Youtport~17_FF.D[0] (.latch)                         1.338    26.391
data arrival time                                                                26.391

clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                                0.000     0.000
diffeq_paj_convert^Youtport~17_FF.clk[0] (.latch)                       1.338     1.338
clock uncertainty                                                       0.000     1.338
cell setup time                                                        -0.066     1.272
data required time                                                                1.272
---------------------------------------------------------------------------------------
data required time                                                                1.272
data arrival time                                                               -26.391
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -25.119


#Path 89
Startpoint: diffeq_paj_convert^x_var~1_FF.Q[0] (.latch clocked by diffeq_paj_convert^clk)
Endpoint  : diffeq_paj_convert^Youtport~18_FF.D[0] (.latch clocked by diffeq_paj_convert^clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                                0.000     0.000
diffeq_paj_convert^x_var~1_FF.clk[0] (.latch)                           1.338     1.338
diffeq_paj_convert^x_var~1_FF.Q[0] (.latch) [clock-to-output]           0.124     1.462
n1448_1.in[1] (.names)                                                  1.338     2.800
n1448_1.out[0] (.names)                                                 0.235     3.035
n1447_1.in[0] (.names)                                                  1.338     4.372
n1447_1.out[0] (.names)                                                 0.235     4.607
n1446.in[0] (.names)                                                    1.338     5.945
n1446.out[0] (.names)                                                   0.235     6.180
n1445.in[0] (.names)                                                    1.338     7.518
n1445.out[0] (.names)                                                   0.235     7.753
n1444.in[0] (.names)                                                    1.338     9.091
n1444.out[0] (.names)                                                   0.235     9.326
n1443_1.in[0] (.names)                                                  1.338    10.663
n1443_1.out[0] (.names)                                                 0.235    10.898
n1442_1.in[0] (.names)                                                  1.338    12.236
n1442_1.out[0] (.names)                                                 0.235    12.471
n1441.in[0] (.names)                                                    1.338    13.809
n1441.out[0] (.names)                                                   0.235    14.044
n1440.in[0] (.names)                                                    1.338    15.382
n1440.out[0] (.names)                                                   0.235    15.617
n1439.in[3] (.names)                                                    1.338    16.954
n1439.out[0] (.names)                                                   0.235    17.189
n1438_1.in[0] (.names)                                                  1.338    18.527
n1438_1.out[0] (.names)                                                 0.235    18.762
n1437_1.in[1] (.names)                                                  1.338    20.100
n1437_1.out[0] (.names)                                                 0.235    20.335
n1436.in[0] (.names)                                                    1.338    21.673
n1436.out[0] (.names)                                                   0.235    21.908
n1469.in[1] (.names)                                                    1.338    23.246
n1469.out[0] (.names)                                                   0.235    23.481
n1157.in[2] (.names)                                                    1.338    24.818
n1157.out[0] (.names)                                                   0.235    25.053
diffeq_paj_convert^Youtport~18_FF.D[0] (.latch)                         1.338    26.391
data arrival time                                                                26.391

clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                                0.000     0.000
diffeq_paj_convert^Youtport~18_FF.clk[0] (.latch)                       1.338     1.338
clock uncertainty                                                       0.000     1.338
cell setup time                                                        -0.066     1.272
data required time                                                                1.272
---------------------------------------------------------------------------------------
data required time                                                                1.272
data arrival time                                                               -26.391
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -25.119


#Path 90
Startpoint: diffeq_paj_convert^x_var~1_FF.Q[0] (.latch clocked by diffeq_paj_convert^clk)
Endpoint  : diffeq_paj_convert^Youtport~19_FF.D[0] (.latch clocked by diffeq_paj_convert^clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                                0.000     0.000
diffeq_paj_convert^x_var~1_FF.clk[0] (.latch)                           1.338     1.338
diffeq_paj_convert^x_var~1_FF.Q[0] (.latch) [clock-to-output]           0.124     1.462
n1448_1.in[1] (.names)                                                  1.338     2.800
n1448_1.out[0] (.names)                                                 0.235     3.035
n1447_1.in[0] (.names)                                                  1.338     4.372
n1447_1.out[0] (.names)                                                 0.235     4.607
n1446.in[0] (.names)                                                    1.338     5.945
n1446.out[0] (.names)                                                   0.235     6.180
n1445.in[0] (.names)                                                    1.338     7.518
n1445.out[0] (.names)                                                   0.235     7.753
n1444.in[0] (.names)                                                    1.338     9.091
n1444.out[0] (.names)                                                   0.235     9.326
n1443_1.in[0] (.names)                                                  1.338    10.663
n1443_1.out[0] (.names)                                                 0.235    10.898
n1442_1.in[0] (.names)                                                  1.338    12.236
n1442_1.out[0] (.names)                                                 0.235    12.471
n1441.in[0] (.names)                                                    1.338    13.809
n1441.out[0] (.names)                                                   0.235    14.044
n1440.in[0] (.names)                                                    1.338    15.382
n1440.out[0] (.names)                                                   0.235    15.617
n1439.in[3] (.names)                                                    1.338    16.954
n1439.out[0] (.names)                                                   0.235    17.189
n1438_1.in[0] (.names)                                                  1.338    18.527
n1438_1.out[0] (.names)                                                 0.235    18.762
n1437_1.in[1] (.names)                                                  1.338    20.100
n1437_1.out[0] (.names)                                                 0.235    20.335
n1436.in[0] (.names)                                                    1.338    21.673
n1436.out[0] (.names)                                                   0.235    21.908
n1469.in[1] (.names)                                                    1.338    23.246
n1469.out[0] (.names)                                                   0.235    23.481
n1162.in[2] (.names)                                                    1.338    24.818
n1162.out[0] (.names)                                                   0.235    25.053
diffeq_paj_convert^Youtport~19_FF.D[0] (.latch)                         1.338    26.391
data arrival time                                                                26.391

clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                                0.000     0.000
diffeq_paj_convert^Youtport~19_FF.clk[0] (.latch)                       1.338     1.338
clock uncertainty                                                       0.000     1.338
cell setup time                                                        -0.066     1.272
data required time                                                                1.272
---------------------------------------------------------------------------------------
data required time                                                                1.272
data arrival time                                                               -26.391
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -25.119


#Path 91
Startpoint: diffeq_paj_convert^x_var~1_FF.Q[0] (.latch clocked by diffeq_paj_convert^clk)
Endpoint  : diffeq_paj_convert^Youtport~2_FF.D[0] (.latch clocked by diffeq_paj_convert^clk)
Path Type : setup

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock diffeq_paj_convert^clk (rise edge)                               0.000     0.000
clock source latency                                                   0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                               0.000     0.000
diffeq_paj_convert^x_var~1_FF.clk[0] (.latch)                          1.338     1.338
diffeq_paj_convert^x_var~1_FF.Q[0] (.latch) [clock-to-output]          0.124     1.462
n1448_1.in[1] (.names)                                                 1.338     2.800
n1448_1.out[0] (.names)                                                0.235     3.035
n1447_1.in[0] (.names)                                                 1.338     4.372
n1447_1.out[0] (.names)                                                0.235     4.607
n1446.in[0] (.names)                                                   1.338     5.945
n1446.out[0] (.names)                                                  0.235     6.180
n1445.in[0] (.names)                                                   1.338     7.518
n1445.out[0] (.names)                                                  0.235     7.753
n1444.in[0] (.names)                                                   1.338     9.091
n1444.out[0] (.names)                                                  0.235     9.326
n1443_1.in[0] (.names)                                                 1.338    10.663
n1443_1.out[0] (.names)                                                0.235    10.898
n1442_1.in[0] (.names)                                                 1.338    12.236
n1442_1.out[0] (.names)                                                0.235    12.471
n1441.in[0] (.names)                                                   1.338    13.809
n1441.out[0] (.names)                                                  0.235    14.044
n1440.in[0] (.names)                                                   1.338    15.382
n1440.out[0] (.names)                                                  0.235    15.617
n1439.in[3] (.names)                                                   1.338    16.954
n1439.out[0] (.names)                                                  0.235    17.189
n1438_1.in[0] (.names)                                                 1.338    18.527
n1438_1.out[0] (.names)                                                0.235    18.762
n1437_1.in[1] (.names)                                                 1.338    20.100
n1437_1.out[0] (.names)                                                0.235    20.335
n1436.in[0] (.names)                                                   1.338    21.673
n1436.out[0] (.names)                                                  0.235    21.908
n1469.in[1] (.names)                                                   1.338    23.246
n1469.out[0] (.names)                                                  0.235    23.481
n1167.in[2] (.names)                                                   1.338    24.818
n1167.out[0] (.names)                                                  0.235    25.053
diffeq_paj_convert^Youtport~2_FF.D[0] (.latch)                         1.338    26.391
data arrival time                                                               26.391

clock diffeq_paj_convert^clk (rise edge)                               0.000     0.000
clock source latency                                                   0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                               0.000     0.000
diffeq_paj_convert^Youtport~2_FF.clk[0] (.latch)                       1.338     1.338
clock uncertainty                                                      0.000     1.338
cell setup time                                                       -0.066     1.272
data required time                                                               1.272
--------------------------------------------------------------------------------------
data required time                                                               1.272
data arrival time                                                              -26.391
--------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -25.119


#Path 92
Startpoint: diffeq_paj_convert^x_var~1_FF.Q[0] (.latch clocked by diffeq_paj_convert^clk)
Endpoint  : diffeq_paj_convert^Youtport~20_FF.D[0] (.latch clocked by diffeq_paj_convert^clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                                0.000     0.000
diffeq_paj_convert^x_var~1_FF.clk[0] (.latch)                           1.338     1.338
diffeq_paj_convert^x_var~1_FF.Q[0] (.latch) [clock-to-output]           0.124     1.462
n1448_1.in[1] (.names)                                                  1.338     2.800
n1448_1.out[0] (.names)                                                 0.235     3.035
n1447_1.in[0] (.names)                                                  1.338     4.372
n1447_1.out[0] (.names)                                                 0.235     4.607
n1446.in[0] (.names)                                                    1.338     5.945
n1446.out[0] (.names)                                                   0.235     6.180
n1445.in[0] (.names)                                                    1.338     7.518
n1445.out[0] (.names)                                                   0.235     7.753
n1444.in[0] (.names)                                                    1.338     9.091
n1444.out[0] (.names)                                                   0.235     9.326
n1443_1.in[0] (.names)                                                  1.338    10.663
n1443_1.out[0] (.names)                                                 0.235    10.898
n1442_1.in[0] (.names)                                                  1.338    12.236
n1442_1.out[0] (.names)                                                 0.235    12.471
n1441.in[0] (.names)                                                    1.338    13.809
n1441.out[0] (.names)                                                   0.235    14.044
n1440.in[0] (.names)                                                    1.338    15.382
n1440.out[0] (.names)                                                   0.235    15.617
n1439.in[3] (.names)                                                    1.338    16.954
n1439.out[0] (.names)                                                   0.235    17.189
n1438_1.in[0] (.names)                                                  1.338    18.527
n1438_1.out[0] (.names)                                                 0.235    18.762
n1437_1.in[1] (.names)                                                  1.338    20.100
n1437_1.out[0] (.names)                                                 0.235    20.335
n1436.in[0] (.names)                                                    1.338    21.673
n1436.out[0] (.names)                                                   0.235    21.908
n1469.in[1] (.names)                                                    1.338    23.246
n1469.out[0] (.names)                                                   0.235    23.481
n1172.in[2] (.names)                                                    1.338    24.818
n1172.out[0] (.names)                                                   0.235    25.053
diffeq_paj_convert^Youtport~20_FF.D[0] (.latch)                         1.338    26.391
data arrival time                                                                26.391

clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                                0.000     0.000
diffeq_paj_convert^Youtport~20_FF.clk[0] (.latch)                       1.338     1.338
clock uncertainty                                                       0.000     1.338
cell setup time                                                        -0.066     1.272
data required time                                                                1.272
---------------------------------------------------------------------------------------
data required time                                                                1.272
data arrival time                                                               -26.391
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -25.119


#Path 93
Startpoint: diffeq_paj_convert^x_var~1_FF.Q[0] (.latch clocked by diffeq_paj_convert^clk)
Endpoint  : diffeq_paj_convert^Youtport~21_FF.D[0] (.latch clocked by diffeq_paj_convert^clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                                0.000     0.000
diffeq_paj_convert^x_var~1_FF.clk[0] (.latch)                           1.338     1.338
diffeq_paj_convert^x_var~1_FF.Q[0] (.latch) [clock-to-output]           0.124     1.462
n1448_1.in[1] (.names)                                                  1.338     2.800
n1448_1.out[0] (.names)                                                 0.235     3.035
n1447_1.in[0] (.names)                                                  1.338     4.372
n1447_1.out[0] (.names)                                                 0.235     4.607
n1446.in[0] (.names)                                                    1.338     5.945
n1446.out[0] (.names)                                                   0.235     6.180
n1445.in[0] (.names)                                                    1.338     7.518
n1445.out[0] (.names)                                                   0.235     7.753
n1444.in[0] (.names)                                                    1.338     9.091
n1444.out[0] (.names)                                                   0.235     9.326
n1443_1.in[0] (.names)                                                  1.338    10.663
n1443_1.out[0] (.names)                                                 0.235    10.898
n1442_1.in[0] (.names)                                                  1.338    12.236
n1442_1.out[0] (.names)                                                 0.235    12.471
n1441.in[0] (.names)                                                    1.338    13.809
n1441.out[0] (.names)                                                   0.235    14.044
n1440.in[0] (.names)                                                    1.338    15.382
n1440.out[0] (.names)                                                   0.235    15.617
n1439.in[3] (.names)                                                    1.338    16.954
n1439.out[0] (.names)                                                   0.235    17.189
n1438_1.in[0] (.names)                                                  1.338    18.527
n1438_1.out[0] (.names)                                                 0.235    18.762
n1437_1.in[1] (.names)                                                  1.338    20.100
n1437_1.out[0] (.names)                                                 0.235    20.335
n1436.in[0] (.names)                                                    1.338    21.673
n1436.out[0] (.names)                                                   0.235    21.908
n1469.in[1] (.names)                                                    1.338    23.246
n1469.out[0] (.names)                                                   0.235    23.481
n1177.in[2] (.names)                                                    1.338    24.818
n1177.out[0] (.names)                                                   0.235    25.053
diffeq_paj_convert^Youtport~21_FF.D[0] (.latch)                         1.338    26.391
data arrival time                                                                26.391

clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                                0.000     0.000
diffeq_paj_convert^Youtport~21_FF.clk[0] (.latch)                       1.338     1.338
clock uncertainty                                                       0.000     1.338
cell setup time                                                        -0.066     1.272
data required time                                                                1.272
---------------------------------------------------------------------------------------
data required time                                                                1.272
data arrival time                                                               -26.391
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -25.119


#Path 94
Startpoint: diffeq_paj_convert^x_var~1_FF.Q[0] (.latch clocked by diffeq_paj_convert^clk)
Endpoint  : diffeq_paj_convert^Youtport~22_FF.D[0] (.latch clocked by diffeq_paj_convert^clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                                0.000     0.000
diffeq_paj_convert^x_var~1_FF.clk[0] (.latch)                           1.338     1.338
diffeq_paj_convert^x_var~1_FF.Q[0] (.latch) [clock-to-output]           0.124     1.462
n1448_1.in[1] (.names)                                                  1.338     2.800
n1448_1.out[0] (.names)                                                 0.235     3.035
n1447_1.in[0] (.names)                                                  1.338     4.372
n1447_1.out[0] (.names)                                                 0.235     4.607
n1446.in[0] (.names)                                                    1.338     5.945
n1446.out[0] (.names)                                                   0.235     6.180
n1445.in[0] (.names)                                                    1.338     7.518
n1445.out[0] (.names)                                                   0.235     7.753
n1444.in[0] (.names)                                                    1.338     9.091
n1444.out[0] (.names)                                                   0.235     9.326
n1443_1.in[0] (.names)                                                  1.338    10.663
n1443_1.out[0] (.names)                                                 0.235    10.898
n1442_1.in[0] (.names)                                                  1.338    12.236
n1442_1.out[0] (.names)                                                 0.235    12.471
n1441.in[0] (.names)                                                    1.338    13.809
n1441.out[0] (.names)                                                   0.235    14.044
n1440.in[0] (.names)                                                    1.338    15.382
n1440.out[0] (.names)                                                   0.235    15.617
n1439.in[3] (.names)                                                    1.338    16.954
n1439.out[0] (.names)                                                   0.235    17.189
n1438_1.in[0] (.names)                                                  1.338    18.527
n1438_1.out[0] (.names)                                                 0.235    18.762
n1437_1.in[1] (.names)                                                  1.338    20.100
n1437_1.out[0] (.names)                                                 0.235    20.335
n1436.in[0] (.names)                                                    1.338    21.673
n1436.out[0] (.names)                                                   0.235    21.908
n1469.in[1] (.names)                                                    1.338    23.246
n1469.out[0] (.names)                                                   0.235    23.481
n1182.in[2] (.names)                                                    1.338    24.818
n1182.out[0] (.names)                                                   0.235    25.053
diffeq_paj_convert^Youtport~22_FF.D[0] (.latch)                         1.338    26.391
data arrival time                                                                26.391

clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                                0.000     0.000
diffeq_paj_convert^Youtport~22_FF.clk[0] (.latch)                       1.338     1.338
clock uncertainty                                                       0.000     1.338
cell setup time                                                        -0.066     1.272
data required time                                                                1.272
---------------------------------------------------------------------------------------
data required time                                                                1.272
data arrival time                                                               -26.391
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -25.119


#Path 95
Startpoint: diffeq_paj_convert^x_var~1_FF.Q[0] (.latch clocked by diffeq_paj_convert^clk)
Endpoint  : diffeq_paj_convert^Youtport~23_FF.D[0] (.latch clocked by diffeq_paj_convert^clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                                0.000     0.000
diffeq_paj_convert^x_var~1_FF.clk[0] (.latch)                           1.338     1.338
diffeq_paj_convert^x_var~1_FF.Q[0] (.latch) [clock-to-output]           0.124     1.462
n1448_1.in[1] (.names)                                                  1.338     2.800
n1448_1.out[0] (.names)                                                 0.235     3.035
n1447_1.in[0] (.names)                                                  1.338     4.372
n1447_1.out[0] (.names)                                                 0.235     4.607
n1446.in[0] (.names)                                                    1.338     5.945
n1446.out[0] (.names)                                                   0.235     6.180
n1445.in[0] (.names)                                                    1.338     7.518
n1445.out[0] (.names)                                                   0.235     7.753
n1444.in[0] (.names)                                                    1.338     9.091
n1444.out[0] (.names)                                                   0.235     9.326
n1443_1.in[0] (.names)                                                  1.338    10.663
n1443_1.out[0] (.names)                                                 0.235    10.898
n1442_1.in[0] (.names)                                                  1.338    12.236
n1442_1.out[0] (.names)                                                 0.235    12.471
n1441.in[0] (.names)                                                    1.338    13.809
n1441.out[0] (.names)                                                   0.235    14.044
n1440.in[0] (.names)                                                    1.338    15.382
n1440.out[0] (.names)                                                   0.235    15.617
n1439.in[3] (.names)                                                    1.338    16.954
n1439.out[0] (.names)                                                   0.235    17.189
n1438_1.in[0] (.names)                                                  1.338    18.527
n1438_1.out[0] (.names)                                                 0.235    18.762
n1437_1.in[1] (.names)                                                  1.338    20.100
n1437_1.out[0] (.names)                                                 0.235    20.335
n1436.in[0] (.names)                                                    1.338    21.673
n1436.out[0] (.names)                                                   0.235    21.908
n1469.in[1] (.names)                                                    1.338    23.246
n1469.out[0] (.names)                                                   0.235    23.481
n1187.in[2] (.names)                                                    1.338    24.818
n1187.out[0] (.names)                                                   0.235    25.053
diffeq_paj_convert^Youtport~23_FF.D[0] (.latch)                         1.338    26.391
data arrival time                                                                26.391

clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                                0.000     0.000
diffeq_paj_convert^Youtport~23_FF.clk[0] (.latch)                       1.338     1.338
clock uncertainty                                                       0.000     1.338
cell setup time                                                        -0.066     1.272
data required time                                                                1.272
---------------------------------------------------------------------------------------
data required time                                                                1.272
data arrival time                                                               -26.391
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -25.119


#Path 96
Startpoint: diffeq_paj_convert^x_var~1_FF.Q[0] (.latch clocked by diffeq_paj_convert^clk)
Endpoint  : diffeq_paj_convert^Youtport~24_FF.D[0] (.latch clocked by diffeq_paj_convert^clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                                0.000     0.000
diffeq_paj_convert^x_var~1_FF.clk[0] (.latch)                           1.338     1.338
diffeq_paj_convert^x_var~1_FF.Q[0] (.latch) [clock-to-output]           0.124     1.462
n1448_1.in[1] (.names)                                                  1.338     2.800
n1448_1.out[0] (.names)                                                 0.235     3.035
n1447_1.in[0] (.names)                                                  1.338     4.372
n1447_1.out[0] (.names)                                                 0.235     4.607
n1446.in[0] (.names)                                                    1.338     5.945
n1446.out[0] (.names)                                                   0.235     6.180
n1445.in[0] (.names)                                                    1.338     7.518
n1445.out[0] (.names)                                                   0.235     7.753
n1444.in[0] (.names)                                                    1.338     9.091
n1444.out[0] (.names)                                                   0.235     9.326
n1443_1.in[0] (.names)                                                  1.338    10.663
n1443_1.out[0] (.names)                                                 0.235    10.898
n1442_1.in[0] (.names)                                                  1.338    12.236
n1442_1.out[0] (.names)                                                 0.235    12.471
n1441.in[0] (.names)                                                    1.338    13.809
n1441.out[0] (.names)                                                   0.235    14.044
n1440.in[0] (.names)                                                    1.338    15.382
n1440.out[0] (.names)                                                   0.235    15.617
n1439.in[3] (.names)                                                    1.338    16.954
n1439.out[0] (.names)                                                   0.235    17.189
n1438_1.in[0] (.names)                                                  1.338    18.527
n1438_1.out[0] (.names)                                                 0.235    18.762
n1437_1.in[1] (.names)                                                  1.338    20.100
n1437_1.out[0] (.names)                                                 0.235    20.335
n1436.in[0] (.names)                                                    1.338    21.673
n1436.out[0] (.names)                                                   0.235    21.908
n1469.in[1] (.names)                                                    1.338    23.246
n1469.out[0] (.names)                                                   0.235    23.481
n1192.in[2] (.names)                                                    1.338    24.818
n1192.out[0] (.names)                                                   0.235    25.053
diffeq_paj_convert^Youtport~24_FF.D[0] (.latch)                         1.338    26.391
data arrival time                                                                26.391

clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                                0.000     0.000
diffeq_paj_convert^Youtport~24_FF.clk[0] (.latch)                       1.338     1.338
clock uncertainty                                                       0.000     1.338
cell setup time                                                        -0.066     1.272
data required time                                                                1.272
---------------------------------------------------------------------------------------
data required time                                                                1.272
data arrival time                                                               -26.391
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -25.119


#Path 97
Startpoint: diffeq_paj_convert^x_var~1_FF.Q[0] (.latch clocked by diffeq_paj_convert^clk)
Endpoint  : diffeq_paj_convert^Youtport~25_FF.D[0] (.latch clocked by diffeq_paj_convert^clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                                0.000     0.000
diffeq_paj_convert^x_var~1_FF.clk[0] (.latch)                           1.338     1.338
diffeq_paj_convert^x_var~1_FF.Q[0] (.latch) [clock-to-output]           0.124     1.462
n1448_1.in[1] (.names)                                                  1.338     2.800
n1448_1.out[0] (.names)                                                 0.235     3.035
n1447_1.in[0] (.names)                                                  1.338     4.372
n1447_1.out[0] (.names)                                                 0.235     4.607
n1446.in[0] (.names)                                                    1.338     5.945
n1446.out[0] (.names)                                                   0.235     6.180
n1445.in[0] (.names)                                                    1.338     7.518
n1445.out[0] (.names)                                                   0.235     7.753
n1444.in[0] (.names)                                                    1.338     9.091
n1444.out[0] (.names)                                                   0.235     9.326
n1443_1.in[0] (.names)                                                  1.338    10.663
n1443_1.out[0] (.names)                                                 0.235    10.898
n1442_1.in[0] (.names)                                                  1.338    12.236
n1442_1.out[0] (.names)                                                 0.235    12.471
n1441.in[0] (.names)                                                    1.338    13.809
n1441.out[0] (.names)                                                   0.235    14.044
n1440.in[0] (.names)                                                    1.338    15.382
n1440.out[0] (.names)                                                   0.235    15.617
n1439.in[3] (.names)                                                    1.338    16.954
n1439.out[0] (.names)                                                   0.235    17.189
n1438_1.in[0] (.names)                                                  1.338    18.527
n1438_1.out[0] (.names)                                                 0.235    18.762
n1437_1.in[1] (.names)                                                  1.338    20.100
n1437_1.out[0] (.names)                                                 0.235    20.335
n1436.in[0] (.names)                                                    1.338    21.673
n1436.out[0] (.names)                                                   0.235    21.908
n1469.in[1] (.names)                                                    1.338    23.246
n1469.out[0] (.names)                                                   0.235    23.481
n1197.in[2] (.names)                                                    1.338    24.818
n1197.out[0] (.names)                                                   0.235    25.053
diffeq_paj_convert^Youtport~25_FF.D[0] (.latch)                         1.338    26.391
data arrival time                                                                26.391

clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                                0.000     0.000
diffeq_paj_convert^Youtport~25_FF.clk[0] (.latch)                       1.338     1.338
clock uncertainty                                                       0.000     1.338
cell setup time                                                        -0.066     1.272
data required time                                                                1.272
---------------------------------------------------------------------------------------
data required time                                                                1.272
data arrival time                                                               -26.391
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -25.119


#Path 98
Startpoint: diffeq_paj_convert^x_var~1_FF.Q[0] (.latch clocked by diffeq_paj_convert^clk)
Endpoint  : diffeq_paj_convert^Youtport~26_FF.D[0] (.latch clocked by diffeq_paj_convert^clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                                0.000     0.000
diffeq_paj_convert^x_var~1_FF.clk[0] (.latch)                           1.338     1.338
diffeq_paj_convert^x_var~1_FF.Q[0] (.latch) [clock-to-output]           0.124     1.462
n1448_1.in[1] (.names)                                                  1.338     2.800
n1448_1.out[0] (.names)                                                 0.235     3.035
n1447_1.in[0] (.names)                                                  1.338     4.372
n1447_1.out[0] (.names)                                                 0.235     4.607
n1446.in[0] (.names)                                                    1.338     5.945
n1446.out[0] (.names)                                                   0.235     6.180
n1445.in[0] (.names)                                                    1.338     7.518
n1445.out[0] (.names)                                                   0.235     7.753
n1444.in[0] (.names)                                                    1.338     9.091
n1444.out[0] (.names)                                                   0.235     9.326
n1443_1.in[0] (.names)                                                  1.338    10.663
n1443_1.out[0] (.names)                                                 0.235    10.898
n1442_1.in[0] (.names)                                                  1.338    12.236
n1442_1.out[0] (.names)                                                 0.235    12.471
n1441.in[0] (.names)                                                    1.338    13.809
n1441.out[0] (.names)                                                   0.235    14.044
n1440.in[0] (.names)                                                    1.338    15.382
n1440.out[0] (.names)                                                   0.235    15.617
n1439.in[3] (.names)                                                    1.338    16.954
n1439.out[0] (.names)                                                   0.235    17.189
n1438_1.in[0] (.names)                                                  1.338    18.527
n1438_1.out[0] (.names)                                                 0.235    18.762
n1437_1.in[1] (.names)                                                  1.338    20.100
n1437_1.out[0] (.names)                                                 0.235    20.335
n1436.in[0] (.names)                                                    1.338    21.673
n1436.out[0] (.names)                                                   0.235    21.908
n1469.in[1] (.names)                                                    1.338    23.246
n1469.out[0] (.names)                                                   0.235    23.481
n1202.in[2] (.names)                                                    1.338    24.818
n1202.out[0] (.names)                                                   0.235    25.053
diffeq_paj_convert^Youtport~26_FF.D[0] (.latch)                         1.338    26.391
data arrival time                                                                26.391

clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                                0.000     0.000
diffeq_paj_convert^Youtport~26_FF.clk[0] (.latch)                       1.338     1.338
clock uncertainty                                                       0.000     1.338
cell setup time                                                        -0.066     1.272
data required time                                                                1.272
---------------------------------------------------------------------------------------
data required time                                                                1.272
data arrival time                                                               -26.391
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -25.119


#Path 99
Startpoint: diffeq_paj_convert^x_var~1_FF.Q[0] (.latch clocked by diffeq_paj_convert^clk)
Endpoint  : diffeq_paj_convert^Youtport~27_FF.D[0] (.latch clocked by diffeq_paj_convert^clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                                0.000     0.000
diffeq_paj_convert^x_var~1_FF.clk[0] (.latch)                           1.338     1.338
diffeq_paj_convert^x_var~1_FF.Q[0] (.latch) [clock-to-output]           0.124     1.462
n1448_1.in[1] (.names)                                                  1.338     2.800
n1448_1.out[0] (.names)                                                 0.235     3.035
n1447_1.in[0] (.names)                                                  1.338     4.372
n1447_1.out[0] (.names)                                                 0.235     4.607
n1446.in[0] (.names)                                                    1.338     5.945
n1446.out[0] (.names)                                                   0.235     6.180
n1445.in[0] (.names)                                                    1.338     7.518
n1445.out[0] (.names)                                                   0.235     7.753
n1444.in[0] (.names)                                                    1.338     9.091
n1444.out[0] (.names)                                                   0.235     9.326
n1443_1.in[0] (.names)                                                  1.338    10.663
n1443_1.out[0] (.names)                                                 0.235    10.898
n1442_1.in[0] (.names)                                                  1.338    12.236
n1442_1.out[0] (.names)                                                 0.235    12.471
n1441.in[0] (.names)                                                    1.338    13.809
n1441.out[0] (.names)                                                   0.235    14.044
n1440.in[0] (.names)                                                    1.338    15.382
n1440.out[0] (.names)                                                   0.235    15.617
n1439.in[3] (.names)                                                    1.338    16.954
n1439.out[0] (.names)                                                   0.235    17.189
n1438_1.in[0] (.names)                                                  1.338    18.527
n1438_1.out[0] (.names)                                                 0.235    18.762
n1437_1.in[1] (.names)                                                  1.338    20.100
n1437_1.out[0] (.names)                                                 0.235    20.335
n1436.in[0] (.names)                                                    1.338    21.673
n1436.out[0] (.names)                                                   0.235    21.908
n1469.in[1] (.names)                                                    1.338    23.246
n1469.out[0] (.names)                                                   0.235    23.481
n1207.in[2] (.names)                                                    1.338    24.818
n1207.out[0] (.names)                                                   0.235    25.053
diffeq_paj_convert^Youtport~27_FF.D[0] (.latch)                         1.338    26.391
data arrival time                                                                26.391

clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                                0.000     0.000
diffeq_paj_convert^Youtport~27_FF.clk[0] (.latch)                       1.338     1.338
clock uncertainty                                                       0.000     1.338
cell setup time                                                        -0.066     1.272
data required time                                                                1.272
---------------------------------------------------------------------------------------
data required time                                                                1.272
data arrival time                                                               -26.391
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -25.119


#Path 100
Startpoint: diffeq_paj_convert^x_var~1_FF.Q[0] (.latch clocked by diffeq_paj_convert^clk)
Endpoint  : diffeq_paj_convert^Xoutport~21_FF.D[0] (.latch clocked by diffeq_paj_convert^clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                                0.000     0.000
diffeq_paj_convert^x_var~1_FF.clk[0] (.latch)                           1.338     1.338
diffeq_paj_convert^x_var~1_FF.Q[0] (.latch) [clock-to-output]           0.124     1.462
n1448_1.in[1] (.names)                                                  1.338     2.800
n1448_1.out[0] (.names)                                                 0.235     3.035
n1447_1.in[0] (.names)                                                  1.338     4.372
n1447_1.out[0] (.names)                                                 0.235     4.607
n1446.in[0] (.names)                                                    1.338     5.945
n1446.out[0] (.names)                                                   0.235     6.180
n1445.in[0] (.names)                                                    1.338     7.518
n1445.out[0] (.names)                                                   0.235     7.753
n1444.in[0] (.names)                                                    1.338     9.091
n1444.out[0] (.names)                                                   0.235     9.326
n1443_1.in[0] (.names)                                                  1.338    10.663
n1443_1.out[0] (.names)                                                 0.235    10.898
n1442_1.in[0] (.names)                                                  1.338    12.236
n1442_1.out[0] (.names)                                                 0.235    12.471
n1441.in[0] (.names)                                                    1.338    13.809
n1441.out[0] (.names)                                                   0.235    14.044
n1440.in[0] (.names)                                                    1.338    15.382
n1440.out[0] (.names)                                                   0.235    15.617
n1439.in[3] (.names)                                                    1.338    16.954
n1439.out[0] (.names)                                                   0.235    17.189
n1438_1.in[0] (.names)                                                  1.338    18.527
n1438_1.out[0] (.names)                                                 0.235    18.762
n1437_1.in[1] (.names)                                                  1.338    20.100
n1437_1.out[0] (.names)                                                 0.235    20.335
n1436.in[0] (.names)                                                    1.338    21.673
n1436.out[0] (.names)                                                   0.235    21.908
n1469.in[1] (.names)                                                    1.338    23.246
n1469.out[0] (.names)                                                   0.235    23.481
n1017.in[2] (.names)                                                    1.338    24.818
n1017.out[0] (.names)                                                   0.235    25.053
diffeq_paj_convert^Xoutport~21_FF.D[0] (.latch)                         1.338    26.391
data arrival time                                                                26.391

clock diffeq_paj_convert^clk (rise edge)                                0.000     0.000
clock source latency                                                    0.000     0.000
diffeq_paj_convert^clk.inpad[0] (.input)                                0.000     0.000
diffeq_paj_convert^Xoutport~21_FF.clk[0] (.latch)                       1.338     1.338
clock uncertainty                                                       0.000     1.338
cell setup time                                                        -0.066     1.272
data required time                                                                1.272
---------------------------------------------------------------------------------------
data required time                                                                1.272
data arrival time                                                               -26.391
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -25.119


#End of timing report
