{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1602803907592 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1602803907593 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 15 20:18:27 2020 " "Processing started: Thu Oct 15 20:18:27 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1602803907593 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602803907593 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off projeto1 -c projeto1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off projeto1 -c projeto1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602803907593 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1602803908407 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1602803908407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu-comportamento " "Found design unit 1: cpu-comportamento" {  } { { "cpu.vhd" "" { Text "C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/cpu.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602803924855 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu.vhd" "" { Text "C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/cpu.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602803924855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602803924855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registradorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registradorGenerico-comportamento " "Found design unit 1: registradorGenerico-comportamento" {  } { { "registradorGenerico.vhd" "" { Text "C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/registradorGenerico.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602803924860 ""} { "Info" "ISGN_ENTITY_NAME" "1 registradorGenerico " "Found entity 1: registradorGenerico" {  } { { "registradorGenerico.vhd" "" { Text "C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/registradorGenerico.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602803924860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602803924860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxgenerico2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxgenerico2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico2x1-comportamento " "Found design unit 1: muxGenerico2x1-comportamento" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/muxGenerico2x1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602803924863 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico2x1 " "Found entity 1: muxGenerico2x1" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/muxGenerico2x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602803924863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602803924863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ulasoma.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ulasoma.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULAsoma-comportamento " "Found design unit 1: ULAsoma-comportamento" {  } { { "ULAsoma.vhd" "" { Text "C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/ULAsoma.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602803924867 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULAsoma " "Found entity 1: ULAsoma" {  } { { "ULAsoma.vhd" "" { Text "C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/ULAsoma.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602803924867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602803924867 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"\"1001 000 0000 0000 0000\"\";  expecting \";\" memoria.vhd(28) " "VHDL syntax error at memoria.vhd(28) near text \"\"1001 000 0000 0000 0000\"\";  expecting \";\"" {  } { { "memoria.vhd" "" { Text "C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/memoria.vhd" 28 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602803924884 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"\"1001 001 0000 0000 0000\"\";  expecting \";\" memoria.vhd(29) " "VHDL syntax error at memoria.vhd(29) near text \"\"1001 001 0000 0000 0000\"\";  expecting \";\"" {  } { { "memoria.vhd" "" { Text "C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/memoria.vhd" 29 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602803924884 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"\"1001 010 0000 0000 0000\"\";  expecting \";\" memoria.vhd(30) " "VHDL syntax error at memoria.vhd(30) near text \"\"1001 010 0000 0000 0000\"\";  expecting \";\"" {  } { { "memoria.vhd" "" { Text "C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/memoria.vhd" 30 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602803924885 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"\"1001 011 0000 0000 0000\"\";  expecting \";\" memoria.vhd(31) " "VHDL syntax error at memoria.vhd(31) near text \"\"1001 011 0000 0000 0000\"\";  expecting \";\"" {  } { { "memoria.vhd" "" { Text "C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/memoria.vhd" 31 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602803924885 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"\"1001 100 0000 0000 0000\"\";  expecting \";\" memoria.vhd(32) " "VHDL syntax error at memoria.vhd(32) near text \"\"1001 100 0000 0000 0000\"\";  expecting \";\"" {  } { { "memoria.vhd" "" { Text "C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/memoria.vhd" 32 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602803924885 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"\"1001 101 0000 0000 0000\"\";  expecting \";\" memoria.vhd(33) " "VHDL syntax error at memoria.vhd(33) near text \"\"1001 101 0000 0000 0000\"\";  expecting \";\"" {  } { { "memoria.vhd" "" { Text "C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/memoria.vhd" 33 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602803924885 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"\"1001 110 0000 0000 0001\"\";  expecting \";\" memoria.vhd(34) " "VHDL syntax error at memoria.vhd(34) near text \"\"1001 110 0000 0000 0001\"\";  expecting \";\"" {  } { { "memoria.vhd" "" { Text "C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/memoria.vhd" 34 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602803924885 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"\"0001 000 END DISPLAY\"\";  expecting \";\" memoria.vhd(38) " "VHDL syntax error at memoria.vhd(38) near text \"\"0001 000 END DISPLAY\"\";  expecting \";\"" {  } { { "memoria.vhd" "" { Text "C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/memoria.vhd" 38 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602803924885 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"\"0001 001 END DISPLAY\"\";  expecting \";\" memoria.vhd(39) " "VHDL syntax error at memoria.vhd(39) near text \"\"0001 001 END DISPLAY\"\";  expecting \";\"" {  } { { "memoria.vhd" "" { Text "C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/memoria.vhd" 39 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602803924885 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"\"0001 010 END DISPLAY\"\";  expecting \";\" memoria.vhd(40) " "VHDL syntax error at memoria.vhd(40) near text \"\"0001 010 END DISPLAY\"\";  expecting \";\"" {  } { { "memoria.vhd" "" { Text "C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/memoria.vhd" 40 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602803924885 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"\"0001 011 END DISPLAY\"\";  expecting \";\" memoria.vhd(41) " "VHDL syntax error at memoria.vhd(41) near text \"\"0001 011 END DISPLAY\"\";  expecting \";\"" {  } { { "memoria.vhd" "" { Text "C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/memoria.vhd" 41 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602803924885 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"\"0001 100 END DISPLAY\"\";  expecting \";\" memoria.vhd(42) " "VHDL syntax error at memoria.vhd(42) near text \"\"0001 100 END DISPLAY\"\";  expecting \";\"" {  } { { "memoria.vhd" "" { Text "C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/memoria.vhd" 42 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602803924885 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"\"0001 101 END DISPLAY\"\";  expecting \";\" memoria.vhd(43) " "VHDL syntax error at memoria.vhd(43) near text \"\"0001 101 END DISPLAY\"\";  expecting \";\"" {  } { { "memoria.vhd" "" { Text "C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/memoria.vhd" 43 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602803924885 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"\"0110 XXX END US\"\";  expecting \";\" memoria.vhd(46) " "VHDL syntax error at memoria.vhd(46) near text \"\"0110 XXX END US\"\";  expecting \";\"" {  } { { "memoria.vhd" "" { Text "C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/memoria.vhd" 46 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602803924885 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"\"0100 000 0000 0000 1001\"\";  expecting \";\" memoria.vhd(49) " "VHDL syntax error at memoria.vhd(49) near text \"\"0100 000 0000 0000 1001\"\";  expecting \";\"" {  } { { "memoria.vhd" "" { Text "C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/memoria.vhd" 49 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602803924886 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"\"0101 XXX END DS\"\";  expecting \";\" memoria.vhd(50) " "VHDL syntax error at memoria.vhd(50) near text \"\"0101 XXX END DS\"\";  expecting \";\"" {  } { { "memoria.vhd" "" { Text "C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/memoria.vhd" 50 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602803924886 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"\"0111 000 0000 0000 0001\"\";  expecting \";\" memoria.vhd(51) " "VHDL syntax error at memoria.vhd(51) near text \"\"0111 000 0000 0000 0001\"\";  expecting \";\"" {  } { { "memoria.vhd" "" { Text "C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/memoria.vhd" 51 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602803924886 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"\"0110 XXX END WHILE\"\";  expecting \";\" memoria.vhd(52) " "VHDL syntax error at memoria.vhd(52) near text \"\"0110 XXX END WHILE\"\";  expecting \";\"" {  } { { "memoria.vhd" "" { Text "C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/memoria.vhd" 52 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602803924886 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"\"1001 000 0000 0000 0000\"\";  expecting \";\" memoria.vhd(55) " "VHDL syntax error at memoria.vhd(55) near text \"\"1001 000 0000 0000 0000\"\";  expecting \";\"" {  } { { "memoria.vhd" "" { Text "C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/memoria.vhd" 55 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602803924886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria.vhd 0 0 " "Found 0 design units, including 0 entities, in source file memoria.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602803924887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fetch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fetch-comportamento " "Found design unit 1: fetch-comportamento" {  } { { "fetch.vhd" "" { Text "C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/fetch.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602803924890 ""} { "Info" "ISGN_ENTITY_NAME" "1 fetch " "Found entity 1: fetch" {  } { { "fetch.vhd" "" { Text "C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/fetch.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602803924890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602803924890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somaconstante.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somaconstante.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somaConstante-comportamento " "Found design unit 1: somaConstante-comportamento" {  } { { "somaConstante.vhd" "" { Text "C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/somaConstante.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602803924895 ""} { "Info" "ISGN_ENTITY_NAME" "1 somaConstante " "Found entity 1: somaConstante" {  } { { "somaConstante.vhd" "" { Text "C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/somaConstante.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602803924895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602803924895 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 19 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 19 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4843 " "Peak virtual memory: 4843 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1602803925273 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Oct 15 20:18:45 2020 " "Processing ended: Thu Oct 15 20:18:45 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1602803925273 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1602803925273 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1602803925273 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1602803925273 ""}
