Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o D:/Projects/EE120A/ee120a_tailights/tailights_tb_isim_beh.exe -prj D:/Projects/EE120A/ee120a_tailights/tailights_tb_beh.prj work.tailights_tb work.glbl 
ISim P.20131013 (signature 0x8ef4fb42)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "D:/Projects/EE120A/ee120a_tailights/tailights_bh.v" into library work
Analyzing Verilog file "D:/Projects/EE120A/ee120a_tailights/tailights_tb.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 161504 KB
Fuse CPU Usage: 436 ms
Compiling module tailights_bh
Compiling module tailights_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 3 Verilog Units
Built simulation executable D:/Projects/EE120A/ee120a_tailights/tailights_tb_isim_beh.exe
Fuse Memory Usage: 165956 KB
Fuse CPU Usage: 499 ms
