**Unit 5 – Basic Processing and Parallel Processing**  
```txt
├── Some Fundamental Concepts  
│   ├── Instruction Cycle and CPU Performance  
│   └── Measures of Throughput and Speedup  
├── Instruction Pipelining    
│   ├── Basic Pipeline Stages (IF, ID, EX, MEM, WB)    
│   ├── Pipeline Performance, Throughput, Speedup    
│   └── Pipeline Hazards
│       ├── Structural Hazards  
│       ├── Data Hazards (RAW, WAR, WAW)    
│       └── Control Hazards (Branches)  
├── Techniques to Handle Hazards    
│   ├── Pipeline Stalling and Bypassing  
│   ├── Operand Forwarding  
│   ├── Branch Prediction and Delayed Branching  
│   └── Out‑of‑Order Completion (overview)  
├── Instruction-Level Parallelism (ILP)    
│   ├── Pipelining vs Superscalar Execution  
│   ├── Static vs Dynamic Scheduling (concepts)  
│   └── VLIW / Multiple-issue overview  
└── Multiprocessors and Parallel Systems    
├── Basic Multiprocessor Organization (Shared Memory)  
├── Interconnection Structures (Bus, Crossbar, Network)  
├── Cache Coherence (concept and need)    
└── Comparison: Uniprocessor vs Multiprocessor Performance  
````