// Seed: 1982221648
module module_0 (
    input tri0 id_0,
    output supply1 id_1,
    output tri0 id_2,
    input tri1 id_3,
    output tri0 id_4
);
  assign id_4 = 1'b0;
  wire id_6;
  wire id_7, id_8, id_9, id_10, id_11, id_12, id_13;
  assign #1 id_4 = 1;
endmodule
module module_1 (
    input supply1 id_0,
    output tri0 id_1,
    output supply0 id_2,
    output tri1 id_3
);
  assign id_2 = 1;
  wire id_5;
  module_0(
      id_0, id_3, id_2, id_0, id_3
  );
endmodule
