m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/Dizj/Documents/GIT/VHDL/Lektion 5 Sevenseg/simulation/modelsim
Esevenseg
Z1 w1650821024
Z2 DPx4 work 12 sevenseg_pkg 0 22 kKQ]`NU44=0Z9:10_7=[`2
Z3 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z4 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
R0
Z5 8C:/Users/Dizj/Documents/GIT/VHDL/Lektion 5 Sevenseg/Sevenseg.vhd
Z6 FC:/Users/Dizj/Documents/GIT/VHDL/Lektion 5 Sevenseg/Sevenseg.vhd
l0
L7
VlY4O[o=Qj0^Jk84AJ5JXZ1
!s100 0kZ1fHeQ>UemRdIXzmM0X2
Z7 OV;C;10.5b;63
31
Z8 !s110 1650826120
!i10b 1
Z9 !s108 1650826120.000000
Z10 !s90 -reportprogress|300|-93|-work|work|C:/Users/Dizj/Documents/GIT/VHDL/Lektion 5 Sevenseg/Sevenseg.vhd|
Z11 !s107 C:/Users/Dizj/Documents/GIT/VHDL/Lektion 5 Sevenseg/Sevenseg.vhd|
!i113 1
Z12 o-93 -work work
Z13 tExplicit 1 CvgOpt 0
Agate
R2
R3
R4
DEx4 work 8 sevenseg 0 22 lY4O[o=Qj0^Jk84AJ5JXZ1
l17
L16
V5hRQ`?R_0@DYC_lhDTa?O0
!s100 _XeMmm7o48VQT5mW[?zfg0
R7
31
R8
!i10b 1
R9
R10
R11
!i113 1
R12
R13
Psevenseg_pkg
R3
R4
R1
R0
8C:/Users/Dizj/Documents/GIT/VHDL/Lektion 5 Sevenseg/Sevenseg_pkg.vhd
FC:/Users/Dizj/Documents/GIT/VHDL/Lektion 5 Sevenseg/Sevenseg_pkg.vhd
l0
L4
VkKQ]`NU44=0Z9:10_7=[`2
!s100 ?ezDIdlJRaG@2f@3?;W_W2
R7
31
R8
!i10b 1
R9
!s90 -reportprogress|300|-93|-work|work|C:/Users/Dizj/Documents/GIT/VHDL/Lektion 5 Sevenseg/Sevenseg_pkg.vhd|
!s107 C:/Users/Dizj/Documents/GIT/VHDL/Lektion 5 Sevenseg/Sevenseg_pkg.vhd|
!i113 1
R12
R13
Esevenseg_tb
R1
R2
Z14 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
R3
R4
R0
Z15 8C:/Users/Dizj/Documents/GIT/VHDL/Lektion 5 Sevenseg/Sevenseg_tb.vht
Z16 FC:/Users/Dizj/Documents/GIT/VHDL/Lektion 5 Sevenseg/Sevenseg_tb.vht
l0
L8
V@NoEW:jhd<fldFiDKDIP51
!s100 J>Ff;2WchX5MJ]PAOM0Ya3
R7
31
R8
!i10b 1
R9
Z17 !s90 -reportprogress|300|-93|-work|work|C:/Users/Dizj/Documents/GIT/VHDL/Lektion 5 Sevenseg/Sevenseg_tb.vht|
Z18 !s107 C:/Users/Dizj/Documents/GIT/VHDL/Lektion 5 Sevenseg/Sevenseg_tb.vht|
!i113 1
R12
R13
Atb
R2
R14
R3
R4
DEx4 work 11 sevenseg_tb 0 22 @NoEW:jhd<fldFiDKDIP51
l25
L11
VcS90c6_Q3HDIe_Yh3V3>Q0
!s100 `fKLoVDEbA1enQ4KRj8;G0
R7
31
R8
!i10b 1
R9
R17
R18
!i113 1
R12
R13
Etop
R1
R2
R3
R4
R0
Z19 8C:/Users/Dizj/Documents/GIT/VHDL/Lektion 5 Sevenseg/Sevenseg_top.vhd
Z20 FC:/Users/Dizj/Documents/GIT/VHDL/Lektion 5 Sevenseg/Sevenseg_top.vhd
l0
L9
V?HzXE4>AhDXAPAYS=FH?91
!s100 oOBNB>Dbc8[hB?2F[VLKH0
R7
31
R8
!i10b 1
R9
Z21 !s90 -reportprogress|300|-93|-work|work|C:/Users/Dizj/Documents/GIT/VHDL/Lektion 5 Sevenseg/Sevenseg_top.vhd|
Z22 !s107 C:/Users/Dizj/Documents/GIT/VHDL/Lektion 5 Sevenseg/Sevenseg_top.vhd|
!i113 1
R12
R13
Astruct
R2
R3
R4
DEx4 work 3 top 0 22 ?HzXE4>AhDXAPAYS=FH?91
l19
L18
V=1Hn>HRAbR1ZV9b2lo3@J0
!s100 TJfcMNRAo`Ga<NTU0Xnb80
R7
31
R8
!i10b 1
R9
R21
R22
!i113 1
R12
R13
