INFO: [COSIM-47] Using XSIM for RTL simulation.
INFO: [COSIM-14] Instrumenting C test bench ...
WARNING: [COSIM-369] AXI_master port 'A' has a depth of '12'. Insufficient depth may result in simulation mismatch or freeze.
WARNING: [COSIM-369] AXI_master port 'B' has a depth of '20'. Insufficient depth may result in simulation mismatch or freeze.
WARNING: [COSIM-369] AXI_master port 'out' has a depth of '15'. Insufficient depth may result in simulation mismatch or freeze.
   Build using "G:/Vivado/Vivado/Vivado/2018.3/msys64/mingw64/bin/g++"
   Compiling matrixmul.cpp_pre.cpp.tb.cpp
   Compiling apatb_matrixmul.cpp
   Compiling matrixmul_test.cpp_pre.cpp.tb.cpp
   Generating cosim.tv.exe
INFO: [COSIM-302] Starting C TB testing ... 
INFO: [COSIM-333] Generating C post check test bench ...
INFO: [COSIM-12] Generating RTL test bench ...
INFO: [COSIM-323] Starting verilog simulation. 
INFO: [COSIM-15] Starting XSIM ...
INFO: [COSIM-316] Starting C post checking ...
{
{30,34,38,42,46}
{30,34,38,42,46}
{30,34,38,42,46}
}
Test passed.

G:\DLA\Lab1\matrixmul\solution1\sim\verilog>set PATH= 

G:\DLA\Lab1\matrixmul\solution1\sim\verilog>call G:/Vivado/Vivado/Vivado/2018.3/bin/xelab xil_defaultlib.apatb_matrixmul_top glbl -prj matrixmul.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile "G:/Vivado/Vivado/Vivado/2018.3/data/xsim/ip/xsim_ip.ini" --lib "ieee_proposed=./ieee_proposed" -s matrixmul -debug wave 
INFO: [XSIM 43-3496] Using init file passed via -initfile option "G:/Vivado/Vivado/Vivado/2018.3/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_matrixmul_top glbl -prj matrixmul.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile G:/Vivado/Vivado/Vivado/2018.3/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s matrixmul -debug wave 
Multi-threading is on. Using 10 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/DLA/Lab1/matrixmul/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/DLA/Lab1/matrixmul/solution1/sim/verilog/AESL_axi_master_gmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_gmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/DLA/Lab1/matrixmul/solution1/sim/verilog/AESL_axi_slave_AXILiteS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_AXILiteS
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/DLA/Lab1/matrixmul/solution1/sim/verilog/matrixmul.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_matrixmul_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/DLA/Lab1/matrixmul/solution1/sim/verilog/matrixmul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matrixmul
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/DLA/Lab1/matrixmul/solution1/sim/verilog/matrixmul_AXILiteS_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matrixmul_AXILiteS_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/DLA/Lab1/matrixmul/solution1/sim/verilog/matrixmul_gmem_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matrixmul_gmem_m_axi
INFO: [VRFC 10-311] analyzing module matrixmul_gmem_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module matrixmul_gmem_m_axi_fifo
INFO: [VRFC 10-311] analyzing module matrixmul_gmem_m_axi_buffer
INFO: [VRFC 10-311] analyzing module matrixmul_gmem_m_axi_decoder
INFO: [VRFC 10-311] analyzing module matrixmul_gmem_m_axi_throttl
INFO: [VRFC 10-311] analyzing module matrixmul_gmem_m_axi_read
INFO: [VRFC 10-311] analyzing module matrixmul_gmem_m_axi_write
INFO: [VRFC 10-2458] undeclared symbol data_valid, assumed default net type wire [G:/DLA/Lab1/matrixmul/solution1/sim/verilog/matrixmul_gmem_m_axi.v:2241]
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.matrixmul_AXILiteS_s_axi
Compiling module xil_defaultlib.matrixmul_gmem_m_axi_throttl_def...
Compiling module xil_defaultlib.matrixmul_gmem_m_axi_reg_slice(N...
Compiling module xil_defaultlib.matrixmul_gmem_m_axi_fifo(DATA_B...
Compiling module xil_defaultlib.matrixmul_gmem_m_axi_buffer(DATA...
Compiling module xil_defaultlib.matrixmul_gmem_m_axi_fifo(DEPTH=...
Compiling module xil_defaultlib.matrixmul_gmem_m_axi_fifo(DATA_B...
Compiling module xil_defaultlib.matrixmul_gmem_m_axi_fifo(DATA_B...
Compiling module xil_defaultlib.matrixmul_gmem_m_axi_write(NUM_W...
Compiling module xil_defaultlib.matrixmul_gmem_m_axi_buffer(DATA...
Compiling module xil_defaultlib.matrixmul_gmem_m_axi_reg_slice(N...
Compiling module xil_defaultlib.matrixmul_gmem_m_axi_read(NUM_RE...
Compiling module xil_defaultlib.matrixmul_gmem_m_axi(NUM_READ_OU...
Compiling module xil_defaultlib.matrixmul
Compiling module xil_defaultlib.AESL_axi_master_gmem
Compiling module xil_defaultlib.AESL_axi_slave_AXILiteS
Compiling module xil_defaultlib.apatb_matrixmul_top
Compiling module work.glbl
Built simulation snapshot matrixmul

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source G:/DLA/Lab1/matrixmul/solution1/sim/verilog/xsim.dir/matrixmul/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Nov 17 21:03:51 2020...

****** xsim v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source xsim.dir/matrixmul/xsim_script.tcl
# xsim {matrixmul} -autoloadwcfg -tclbatch {matrixmul.tcl}
Vivado Simulator 2018.3
Time resolution is 1 ps
source matrixmul.tcl
## log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
## set designtopgroup [add_wave_group "Design Top Signals"]
## set cinoutgroup [add_wave_group "C InOuts" -into $designtopgroup]
## set A__B__out_group [add_wave_group A__B__out(axi_master) -into $cinoutgroup]
## set rdata_group [add_wave_group "Read Channel" -into $A__B__out_group]
## set wdata_group [add_wave_group "Write Channel" -into $A__B__out_group]
## set ctrl_group [add_wave_group "Handshakes" -into $A__B__out_group]
## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/m_axi_gmem_BUSER -into $wdata_group -radix hex
## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/m_axi_gmem_BID -into $wdata_group -radix hex
## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/m_axi_gmem_BRESP -into $wdata_group -radix hex
## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/m_axi_gmem_BREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/m_axi_gmem_BVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/m_axi_gmem_RRESP -into $rdata_group -radix hex
## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/m_axi_gmem_RUSER -into $rdata_group -radix hex
## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/m_axi_gmem_RID -into $rdata_group -radix hex
## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/m_axi_gmem_RLAST -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/m_axi_gmem_RDATA -into $rdata_group -radix hex
## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/m_axi_gmem_RREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/m_axi_gmem_RVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/m_axi_gmem_ARUSER -into $rdata_group -radix hex
## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/m_axi_gmem_ARREGION -into $rdata_group -radix hex
## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/m_axi_gmem_ARQOS -into $rdata_group -radix hex
## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/m_axi_gmem_ARPROT -into $rdata_group -radix hex
## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/m_axi_gmem_ARCACHE -into $rdata_group -radix hex
## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/m_axi_gmem_ARLOCK -into $rdata_group -radix hex
## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/m_axi_gmem_ARBURST -into $rdata_group -radix hex
## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/m_axi_gmem_ARSIZE -into $rdata_group -radix hex
## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/m_axi_gmem_ARLEN -into $rdata_group -radix hex
## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/m_axi_gmem_ARID -into $rdata_group -radix hex
## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/m_axi_gmem_ARADDR -into $rdata_group -radix hex
## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/m_axi_gmem_ARREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/m_axi_gmem_ARVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/m_axi_gmem_WUSER -into $wdata_group -radix hex
## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/m_axi_gmem_WID -into $wdata_group -radix hex
## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/m_axi_gmem_WLAST -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/m_axi_gmem_WSTRB -into $wdata_group -radix hex
## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/m_axi_gmem_WDATA -into $wdata_group -radix hex
## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/m_axi_gmem_WREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/m_axi_gmem_WVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/m_axi_gmem_AWUSER -into $wdata_group -radix hex
## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/m_axi_gmem_AWREGION -into $wdata_group -radix hex
## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/m_axi_gmem_AWQOS -into $wdata_group -radix hex
## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/m_axi_gmem_AWPROT -into $wdata_group -radix hex
## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/m_axi_gmem_AWCACHE -into $wdata_group -radix hex
## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/m_axi_gmem_AWLOCK -into $wdata_group -radix hex
## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/m_axi_gmem_AWBURST -into $wdata_group -radix hex
## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/m_axi_gmem_AWSIZE -into $wdata_group -radix hex
## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/m_axi_gmem_AWLEN -into $wdata_group -radix hex
## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/m_axi_gmem_AWID -into $wdata_group -radix hex
## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/m_axi_gmem_AWADDR -into $wdata_group -radix hex
## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/m_axi_gmem_AWREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/m_axi_gmem_AWVALID -into $ctrl_group -color #ffff00 -radix hex
## set A__B__out_r__return_group [add_wave_group A__B__out_r__return(axi_slave) -into $cinoutgroup]
## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/interrupt -into $A__B__out_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/s_axi_AXILiteS_BRESP -into $A__B__out_r__return_group -radix hex
## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/s_axi_AXILiteS_BREADY -into $A__B__out_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/s_axi_AXILiteS_BVALID -into $A__B__out_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/s_axi_AXILiteS_RRESP -into $A__B__out_r__return_group -radix hex
## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/s_axi_AXILiteS_RDATA -into $A__B__out_r__return_group -radix hex
## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/s_axi_AXILiteS_RREADY -into $A__B__out_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/s_axi_AXILiteS_RVALID -into $A__B__out_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/s_axi_AXILiteS_ARREADY -into $A__B__out_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/s_axi_AXILiteS_ARVALID -into $A__B__out_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/s_axi_AXILiteS_ARADDR -into $A__B__out_r__return_group -radix hex
## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/s_axi_AXILiteS_WSTRB -into $A__B__out_r__return_group -radix hex
## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/s_axi_AXILiteS_WDATA -into $A__B__out_r__return_group -radix hex
## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/s_axi_AXILiteS_WREADY -into $A__B__out_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/s_axi_AXILiteS_WVALID -into $A__B__out_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/s_axi_AXILiteS_AWREADY -into $A__B__out_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/s_axi_AXILiteS_AWVALID -into $A__B__out_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/s_axi_AXILiteS_AWADDR -into $A__B__out_r__return_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake(internal)" -into $designtopgroup]
## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/ap_done -into $blocksiggroup
## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/ap_idle -into $blocksiggroup
## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/ap_ready -into $blocksiggroup
## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/ap_start -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/ap_rst_n -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_matrixmul_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_matrixmul_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_matrixmul_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_matrixmul_top/LENGTH_gmem -into $tb_portdepth_group -radix hex
## add_wave /apatb_matrixmul_top/LENGTH_A -into $tb_portdepth_group -radix hex
## add_wave /apatb_matrixmul_top/LENGTH_B -into $tb_portdepth_group -radix hex
## add_wave /apatb_matrixmul_top/LENGTH_out_r -into $tb_portdepth_group -radix hex
## set tbcinoutgroup [add_wave_group "C InOuts" -into $testbenchgroup]
## set tb_A__B__out_group [add_wave_group A__B__out(axi_master) -into $tbcinoutgroup]
## set rdata_group [add_wave_group "Read Channel" -into $tb_A__B__out_group]
## set wdata_group [add_wave_group "Write Channel" -into $tb_A__B__out_group]
## set ctrl_group [add_wave_group "Handshakes" -into $tb_A__B__out_group]
## add_wave /apatb_matrixmul_top/gmem_BUSER -into $wdata_group -radix hex
## add_wave /apatb_matrixmul_top/gmem_BID -into $wdata_group -radix hex
## add_wave /apatb_matrixmul_top/gmem_BRESP -into $wdata_group -radix hex
## add_wave /apatb_matrixmul_top/gmem_BREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_matrixmul_top/gmem_BVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_matrixmul_top/gmem_RRESP -into $rdata_group -radix hex
## add_wave /apatb_matrixmul_top/gmem_RUSER -into $rdata_group -radix hex
## add_wave /apatb_matrixmul_top/gmem_RID -into $rdata_group -radix hex
## add_wave /apatb_matrixmul_top/gmem_RLAST -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_matrixmul_top/gmem_RDATA -into $rdata_group -radix hex
## add_wave /apatb_matrixmul_top/gmem_RREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_matrixmul_top/gmem_RVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_matrixmul_top/gmem_ARUSER -into $rdata_group -radix hex
## add_wave /apatb_matrixmul_top/gmem_ARREGION -into $rdata_group -radix hex
## add_wave /apatb_matrixmul_top/gmem_ARQOS -into $rdata_group -radix hex
## add_wave /apatb_matrixmul_top/gmem_ARPROT -into $rdata_group -radix hex
## add_wave /apatb_matrixmul_top/gmem_ARCACHE -into $rdata_group -radix hex
## add_wave /apatb_matrixmul_top/gmem_ARLOCK -into $rdata_group -radix hex
## add_wave /apatb_matrixmul_top/gmem_ARBURST -into $rdata_group -radix hex
## add_wave /apatb_matrixmul_top/gmem_ARSIZE -into $rdata_group -radix hex
## add_wave /apatb_matrixmul_top/gmem_ARLEN -into $rdata_group -radix hex
## add_wave /apatb_matrixmul_top/gmem_ARID -into $rdata_group -radix hex
## add_wave /apatb_matrixmul_top/gmem_ARADDR -into $rdata_group -radix hex
## add_wave /apatb_matrixmul_top/gmem_ARREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_matrixmul_top/gmem_ARVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_matrixmul_top/gmem_WUSER -into $wdata_group -radix hex
## add_wave /apatb_matrixmul_top/gmem_WID -into $wdata_group -radix hex
## add_wave /apatb_matrixmul_top/gmem_WLAST -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_matrixmul_top/gmem_WSTRB -into $wdata_group -radix hex
## add_wave /apatb_matrixmul_top/gmem_WDATA -into $wdata_group -radix hex
## add_wave /apatb_matrixmul_top/gmem_WREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_matrixmul_top/gmem_WVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_matrixmul_top/gmem_AWUSER -into $wdata_group -radix hex
## add_wave /apatb_matrixmul_top/gmem_AWREGION -into $wdata_group -radix hex
## add_wave /apatb_matrixmul_top/gmem_AWQOS -into $wdata_group -radix hex
## add_wave /apatb_matrixmul_top/gmem_AWPROT -into $wdata_group -radix hex
## add_wave /apatb_matrixmul_top/gmem_AWCACHE -into $wdata_group -radix hex
## add_wave /apatb_matrixmul_top/gmem_AWLOCK -into $wdata_group -radix hex
## add_wave /apatb_matrixmul_top/gmem_AWBURST -into $wdata_group -radix hex
## add_wave /apatb_matrixmul_top/gmem_AWSIZE -into $wdata_group -radix hex
## add_wave /apatb_matrixmul_top/gmem_AWLEN -into $wdata_group -radix hex
## add_wave /apatb_matrixmul_top/gmem_AWID -into $wdata_group -radix hex
## add_wave /apatb_matrixmul_top/gmem_AWADDR -into $wdata_group -radix hex
## add_wave /apatb_matrixmul_top/gmem_AWREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_matrixmul_top/gmem_AWVALID -into $ctrl_group -color #ffff00 -radix hex
## set tb_A__B__out_r__return_group [add_wave_group A__B__out_r__return(axi_slave) -into $tbcinoutgroup]
## add_wave /apatb_matrixmul_top/AXILiteS_INTERRUPT -into $tb_A__B__out_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_matrixmul_top/AXILiteS_BRESP -into $tb_A__B__out_r__return_group -radix hex
## add_wave /apatb_matrixmul_top/AXILiteS_BREADY -into $tb_A__B__out_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_matrixmul_top/AXILiteS_BVALID -into $tb_A__B__out_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_matrixmul_top/AXILiteS_RRESP -into $tb_A__B__out_r__return_group -radix hex
## add_wave /apatb_matrixmul_top/AXILiteS_RDATA -into $tb_A__B__out_r__return_group -radix hex
## add_wave /apatb_matrixmul_top/AXILiteS_RREADY -into $tb_A__B__out_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_matrixmul_top/AXILiteS_RVALID -into $tb_A__B__out_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_matrixmul_top/AXILiteS_ARREADY -into $tb_A__B__out_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_matrixmul_top/AXILiteS_ARVALID -into $tb_A__B__out_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_matrixmul_top/AXILiteS_ARADDR -into $tb_A__B__out_r__return_group -radix hex
## add_wave /apatb_matrixmul_top/AXILiteS_WSTRB -into $tb_A__B__out_r__return_group -radix hex
## add_wave /apatb_matrixmul_top/AXILiteS_WDATA -into $tb_A__B__out_r__return_group -radix hex
## add_wave /apatb_matrixmul_top/AXILiteS_WREADY -into $tb_A__B__out_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_matrixmul_top/AXILiteS_WVALID -into $tb_A__B__out_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_matrixmul_top/AXILiteS_AWREADY -into $tb_A__B__out_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_matrixmul_top/AXILiteS_AWVALID -into $tb_A__B__out_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_matrixmul_top/AXILiteS_AWADDR -into $tb_A__B__out_r__return_group -radix hex
## save_wave_config matrixmul.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "125000"
// RTL Simulation : 1 / 1 [100.00%] @ "3455000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 3495 ns : File "G:/DLA/Lab1/matrixmul/solution1/sim/verilog/matrixmul.autotb.v" Line 445
## quit
INFO: [Common 17-206] Exiting xsim at Tue Nov 17 21:03:57 2020...
{
{30,34,38,42,46}
{30,34,38,42,46}
{30,34,38,42,46}
}
Test passed.
INFO: [COSIM-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
