#-----------------------------------------------------------
# Vivado v2017.1_sdx (64-bit)
# SW Build 1915620 on Thu Jun 22 17:54:59 MDT 2017
# IP Build 1908669 on Thu Jun 22 19:20:41 MDT 2017
# Start of session at: Tue Mar  6 09:37:09 2018
# Process ID: 25709
# Current directory: /home/cho/hCODE_dev/hFPGA2/shell-kc705-xillybus-ap_fifo128/verilog/vivado
# Command line: vivado ./xillydemo.xpr
# Log file: /home/cho/hCODE_dev/hFPGA2/shell-kc705-xillybus-ap_fifo128/verilog/vivado/vivado.log
# Journal file: /home/cho/hCODE_dev/hFPGA2/shell-kc705-xillybus-ap_fifo128/verilog/vivado/vivado.jou
#-----------------------------------------------------------
start_gui
open_project ./xillydemo.xpr
remove_files  -fileset fifo_8x2048 /home/cho/hCODE_dev/hFPGA2/shell-kc705-xillybus-ap_fifo128/vivado-essentials/fifo_8x2048/fifo_8x2048.xci
remove_files  -fileset fifo_32x512 /home/cho/hCODE_dev/hFPGA2/shell-kc705-xillybus-ap_fifo128/vivado-essentials/fifo_32x512/fifo_32x512.xci
add_files -norecurse /home/cho/hCODE_dev/hFPGA2/shell-kc705-xillybus-ap_fifo128/vivado-essentials/fifo_xillybus_128/fifo_xillybus_128.xci
export_ip_user_files -of_objects  [get_files  /home/cho/hCODE_dev/hFPGA2/shell-kc705-xillybus-ap_fifo128/vivado-essentials/fifo_xillybus_128/fifo_xillybus_128.xci] -lib_map_path [list {modelsim=/home/cho/hCODE_dev/hFPGA2/shell-kc705-xillybus-ap_fifo128/verilog/vivado/xillydemo.cache/compile_simlib/modelsim} {questa=/home/cho/hCODE_dev/hFPGA2/shell-kc705-xillybus-ap_fifo128/verilog/vivado/xillydemo.cache/compile_simlib/questa} {ies=/home/cho/hCODE_dev/hFPGA2/shell-kc705-xillybus-ap_fifo128/verilog/vivado/xillydemo.cache/compile_simlib/ies} {vcs=/home/cho/hCODE_dev/hFPGA2/shell-kc705-xillybus-ap_fifo128/verilog/vivado/xillydemo.cache/compile_simlib/vcs} {riviera=/home/cho/hCODE_dev/hFPGA2/shell-kc705-xillybus-ap_fifo128/verilog/vivado/xillydemo.cache/compile_simlib/riviera}] -force -quiet
upgrade_ip -vlnv xilinx.com:ip:fifo_generator:13.1 [get_ips  fifo_xillybus_128] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips fifo_xillybus_128] -no_script -sync -force -quiet
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 5.4 -module_name clk_wiz_0
set_property -dict [list CONFIG.PRIM_IN_FREQ {250.000} CONFIG.CLKOUT2_USED {true} CONFIG.CLKOUT3_USED {true} CONFIG.CLKOUT4_USED {true} CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {150.000} CONFIG.CLKOUT3_REQUESTED_OUT_FREQ {200.000} CONFIG.CLKOUT4_REQUESTED_OUT_FREQ {250.000} CONFIG.USE_LOCKED {false} CONFIG.USE_RESET {false} CONFIG.CLKIN1_JITTER_PS {40.0} CONFIG.MMCM_DIVCLK_DIVIDE {5} CONFIG.MMCM_CLKFBOUT_MULT_F {24.000} CONFIG.MMCM_CLKIN1_PERIOD {4.000} CONFIG.MMCM_CLKIN2_PERIOD {10.0} CONFIG.MMCM_CLKOUT0_DIVIDE_F {12.000} CONFIG.MMCM_CLKOUT1_DIVIDE {8} CONFIG.MMCM_CLKOUT2_DIVIDE {6} CONFIG.MMCM_CLKOUT3_DIVIDE {5} CONFIG.NUM_OUT_CLKS {4} CONFIG.CLKOUT1_JITTER {134.506} CONFIG.CLKOUT1_PHASE_ERROR {154.678} CONFIG.CLKOUT2_JITTER {125.400} CONFIG.CLKOUT2_PHASE_ERROR {154.678} CONFIG.CLKOUT3_JITTER {119.393} CONFIG.CLKOUT3_PHASE_ERROR {154.678} CONFIG.CLKOUT4_JITTER {115.741} CONFIG.CLKOUT4_PHASE_ERROR {154.678}] [get_ips clk_wiz_0]
generate_target {instantiation_template} [get_files /home/cho/hCODE_dev/hFPGA2/shell-kc705-xillybus-ap_fifo128/verilog/vivado/xillydemo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
add_files -norecurse {/home/cho/hCODE_dev/hFPGA2/shell-kc705-xillybus-ap_fifo128/ip-src/ip_loopback.v /home/cho/hCODE_dev/hFPGA2/shell-kc705-xillybus-ap_fifo128/shell-src/xillybus_interface.v /home/cho/hCODE_dev/hFPGA2/shell-kc705-xillybus-ap_fifo128/shell-src/hcode_shell_top.v}
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top hcode_shell_top [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
remove_files  /home/cho/hCODE_dev/hFPGA2/shell-kc705-xillybus-ap_fifo128/verilog/src/xillydemo.v
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
get_clocks clk_out?_clk_wiz_0*
open_run synth_1 -name synth_1
get_clocks clk_out?_clk_wiz_0*
get_clocks userclk1
close_design
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_hw
connect_hw_server -url virgo:3121
current_hw_target [get_hw_targets */xilinx_tcf/Digilent/210203340618A]
set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/Digilent/210203340618A]
open_hw_target
set_property PROGRAM.FILE {/home/cho/hCODE_dev/hFPGA2/shell-kc705-xillybus-ap_fifo128/verilog/vivado/xillydemo.runs/impl_1/hcode_shell_top.bit} [get_hw_devices xc7k325t_0]
current_hw_device [get_hw_devices xc7k325t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7k325t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7k325t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7k325t_0]
set_property PROGRAM.FILE {/home/cho/hCODE_dev/hFPGA2/shell-kc705-xillybus-ap_fifo128/verilog/vivado/xillydemo.runs/impl_1/hcode_shell_top.bit} [get_hw_devices xc7k325t_0]
program_hw_devices [get_hw_devices xc7k325t_0]
refresh_hw_device [lindex [get_hw_devices xc7k325t_0] 0]
close_hw
