

================================================================
== Vivado HLS Report for 'right_r'
================================================================
* Date:           Thu May 15 10:44:47 2014

* Version:        2013.4 (build date: Mon Dec 09 17:07:59 PM 2013)
* Project:        tiler
* Solution:       solution1
* Product family: spartan3e spartan3e_fpv5 
* Target device:  xc3s500efg320-4


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  20.00|     14.73|        2.50|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    2|   20|    2|   20|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    0|    0|         1|          -|          -|     0|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+------+----------+
|       Name      | BRAM_18K|  FF |  LUT | MULT18x18|
+-----------------+---------+-----+------+----------+
|Expression       |        -|    0|   318|         -|
|FIFO             |        -|    -|     -|         -|
|Instance         |        -|  220|   260|         -|
|Memory           |        -|    -|     -|         -|
|Multiplexer      |        -|    -|   118|         -|
|Register         |        -|  255|     -|         -|
|ShiftMemory      |        -|    -|     -|         -|
+-----------------+---------+-----+------+----------+
|Total            |        0|  475|   696|         0|
+-----------------+---------+-----+------+----------+
|Available        |       20|    -|  9312|        20|
+-----------------+---------+-----+------+----------+
|Utilization (%)  |        0|    -|     7|         0|
+-----------------+---------+-----+------+----------+

+ Detail: 
    * Instance: 
    +-------------------------------+---------------------------+---------+-------+-----+-----+
    |            Instance           |           Module          | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------------+---------------------------+---------+-------+-----+-----+
    |toplevel_sdiv_9s_9ns_9_12_U11  |toplevel_sdiv_9s_9ns_9_12  |        0|      0|  110|  130|
    |toplevel_sdiv_9s_9ns_9_12_U12  |toplevel_sdiv_9s_9ns_9_12  |        0|      0|  110|  130|
    +-------------------------------+---------------------------+---------+-------+-----+-----+
    |Total                          |                           |        0|      0|  220|  260|
    +-------------------------------+---------------------------+---------+-------+-----+-----+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Shift register: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |grp_fu_184_p2              |     +    |      0|  0|   2|           2|           1|
    |left_V_fu_236_p2           |     +    |      0|  0|   8|           8|           2|
    |t_V_fu_365_p2              |     +    |      0|  0|   8|           8|           1|
    |up_V_fu_306_p2             |     -    |      0|  0|   8|           8|           8|
    |agg_result_V_i1_fu_349_p3  |  Select  |      0|  0|  36|           1|           2|
    |ap_sig_bdd_157             |    and   |      0|  0|   1|           1|           1|
    |ap_sig_bdd_390             |    and   |      0|  0|   1|           1|           1|
    |r_V_2_fu_392_p2            |    and   |      0|  0|  36|          36|          36|
    |tmp1_fu_360_p2             |    and   |      0|  0|  36|          36|          36|
    |tmp2_fu_387_p2             |    and   |      0|  0|  36|          36|          36|
    |tmp_6_fu_409_p2            |    and   |      0|  0|  36|          36|          36|
    |tmp_3_fu_372_p2            |   icmp   |      0|  0|   5|           8|           8|
    |tmp_5_fu_397_p2            |   icmp   |      0|  0|  19|          36|           1|
    |tmp_i_24_fu_277_p2         |   icmp   |      0|  0|   5|           8|           8|
    |tmp_i_fu_241_p2            |   icmp   |      0|  0|   5|           8|           1|
    |tmp_s_fu_204_p2            |   icmp   |      0|  0|   1|           2|           2|
    |possible_V_fu_224_p2       |    or    |      0|  0|  36|          36|          36|
    |p_s_fu_403_p2              |    xor   |      0|  0|  36|          36|           2|
    |r_V_7_fu_325_p2            |    xor   |      0|  0|   3|           2|           3|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0| 318|         309|         221|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |agg_result_V_i_reg_145  |  36|          2|   36|         72|
    |avail_V_o               |  36|          3|   36|        108|
    |colours_V_address0      |   4|          3|    4|         12|
    |p_058_0_in_reg_159      |   8|          2|    8|         16|
    |pp_rot_V_address0       |  12|          5|    6|         30|
    |pp_rot_V_d0             |   2|          3|    2|          6|
    |pp_tile_V_address0      |  12|          5|    6|         30|
    |tiles_V_address0        |   8|          3|    8|         24|
    +------------------------+----+-----------+-----+-----------+
    |Total                   | 118|         26|  106|        298|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+-----+-----------+
    |           Name          | FF | Bits| Const Bits|
    +-------------------------+----+-----+-----------+
    |agg_result_V_i1_reg_537  |  36|   36|          0|
    |agg_result_V_i_reg_145   |  36|   36|          0|
    |ap_CS_fsm                |   5|    5|          0|
    |ap_return_preg           |   1|    1|          0|
    |left_V_reg_458           |   8|    8|          0|
    |p_058_0_in_reg_159       |   8|    8|          0|
    |p_0_reg_168              |   1|    1|          0|
    |possible_V_reg_452       |  36|   36|          0|
    |pp_rot_V_addr_reg_433    |   6|    6|          0|
    |pp_tile_V_addr_reg_442   |   6|    6|          0|
    |pp_tile_V_load_reg_447   |   8|    8|          0|
    |tmp1_reg_547             |  36|   36|          0|
    |tmp_26_reg_512           |   1|    1|          0|
    |tmp_i_24_reg_483         |   1|    1|          0|
    |tmp_i_reg_463            |   1|    1|          0|
    |tmp_reg_428              |  64|   64|          0|
    |tmp_s_reg_438            |   1|    1|          0|
    +-------------------------+----+-----+-----------+
    |Total                    | 255|  255|          0|
    +-------------------------+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|ap_clk              |  in |    1| ap_ctrl_hs |     right    | return value |
|ap_rst              |  in |    1| ap_ctrl_hs |     right    | return value |
|ap_start            |  in |    1| ap_ctrl_hs |     right    | return value |
|ap_done             | out |    1| ap_ctrl_hs |     right    | return value |
|ap_idle             | out |    1| ap_ctrl_hs |     right    | return value |
|ap_ready            | out |    1| ap_ctrl_hs |     right    | return value |
|ap_return           | out |    1| ap_ctrl_hs |     right    | return value |
|cp_V                |  in |    8|   ap_none  |     cp_V     |    pointer   |
|pp_rot_V_address0   | out |    6|  ap_memory |   pp_rot_V   |     array    |
|pp_rot_V_ce0        | out |    1|  ap_memory |   pp_rot_V   |     array    |
|pp_rot_V_we0        | out |    1|  ap_memory |   pp_rot_V   |     array    |
|pp_rot_V_d0         | out |    2|  ap_memory |   pp_rot_V   |     array    |
|pp_rot_V_q0         |  in |    2|  ap_memory |   pp_rot_V   |     array    |
|pp_tile_V_address0  | out |    6|  ap_memory |   pp_tile_V  |     array    |
|pp_tile_V_ce0       | out |    1|  ap_memory |   pp_tile_V  |     array    |
|pp_tile_V_we0       | out |    1|  ap_memory |   pp_tile_V  |     array    |
|pp_tile_V_d0        | out |    8|  ap_memory |   pp_tile_V  |     array    |
|pp_tile_V_q0        |  in |    8|  ap_memory |   pp_tile_V  |     array    |
|avail_V_i           |  in |   36|   ap_ovld  |    avail_V   |    pointer   |
|avail_V_o           | out |   36|   ap_ovld  |    avail_V   |    pointer   |
|avail_V_o_ap_vld    | out |    1|   ap_ovld  |    avail_V   |    pointer   |
|side_V              |  in |    8|   ap_none  |    side_V    |    pointer   |
|tiles_V_address0    | out |    8|  ap_memory |    tiles_V   |     array    |
|tiles_V_ce0         | out |    1|  ap_memory |    tiles_V   |     array    |
|tiles_V_q0          |  in |    4|  ap_memory |    tiles_V   |     array    |
|colours_V_address0  | out |    4|  ap_memory |   colours_V  |     array    |
|colours_V_ce0       | out |    1|  ap_memory |   colours_V  |     array    |
|colours_V_q0        |  in |   36|  ap_memory |   colours_V  |     array    |
|ntiles_V            |  in |    8|   ap_none  |   ntiles_V   |    pointer   |
+--------------------+-----+-----+------------+--------------+--------------+

