--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Thu Dec 01 09:45:23 2016

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design:     SPI_loopback_Top
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 1000.000000 -name clk3 [get_nets clk_1mhz]
            2821 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 988.902ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \HALL_I_M4/count__i1  (from clk_1mhz +)
   Destination:    FD1P3AX    SP             \HALL_I_M4/speed_i20  (to clk_1mhz +)

   Delay:                  10.813ns  (26.9% logic, 73.1% route), 6 logic levels.

 Constraint Details:

     10.813ns data_path \HALL_I_M4/count__i1 to \HALL_I_M4/speed_i20 meets
    1000.000ns delay constraint less
      0.285ns LCE_S requirement (totaling 999.715ns) by 988.902ns

 Path Details: \HALL_I_M4/count__i1 to \HALL_I_M4/speed_i20

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \HALL_I_M4/count__i1 (from clk_1mhz)
Route         2   e 1.198                                  \HALL_I_M4/count[1]
LUT4        ---     0.493              B to Z              \HALL_I_M4/i7_4_lut
Route         1   e 0.941                                  \HALL_I_M4/n18
LUT4        ---     0.493              B to Z              \HALL_I_M4/i9_4_lut
Route         1   e 0.941                                  \HALL_I_M4/n20
LUT4        ---     0.493              B to Z              \HALL_I_M4/i10_4_lut
Route         1   e 0.941                                  \HALL_I_M4/n8557
LUT4        ---     0.493              B to Z              \HALL_I_M4/i1_4_lut_rep_203
Route        21   e 1.831                                  \HALL_I_M4/n9734
LUT4        ---     0.493              D to Z              \HALL_I_M4/i8286_2_lut_2_lut_4_lut
Route        40   e 2.052                                  \HALL_I_M4/clk_1mhz_enable_40
                  --------
                   10.813  (26.9% logic, 73.1% route), 6 logic levels.


Passed:  The following path meets requirements by 988.902ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \HALL_I_M4/count__i1  (from clk_1mhz +)
   Destination:    FD1P3AX    SP             \HALL_I_M4/speed_i19  (to clk_1mhz +)

   Delay:                  10.813ns  (26.9% logic, 73.1% route), 6 logic levels.

 Constraint Details:

     10.813ns data_path \HALL_I_M4/count__i1 to \HALL_I_M4/speed_i19 meets
    1000.000ns delay constraint less
      0.285ns LCE_S requirement (totaling 999.715ns) by 988.902ns

 Path Details: \HALL_I_M4/count__i1 to \HALL_I_M4/speed_i19

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \HALL_I_M4/count__i1 (from clk_1mhz)
Route         2   e 1.198                                  \HALL_I_M4/count[1]
LUT4        ---     0.493              B to Z              \HALL_I_M4/i7_4_lut
Route         1   e 0.941                                  \HALL_I_M4/n18
LUT4        ---     0.493              B to Z              \HALL_I_M4/i9_4_lut
Route         1   e 0.941                                  \HALL_I_M4/n20
LUT4        ---     0.493              B to Z              \HALL_I_M4/i10_4_lut
Route         1   e 0.941                                  \HALL_I_M4/n8557
LUT4        ---     0.493              B to Z              \HALL_I_M4/i1_4_lut_rep_203
Route        21   e 1.831                                  \HALL_I_M4/n9734
LUT4        ---     0.493              D to Z              \HALL_I_M4/i8286_2_lut_2_lut_4_lut
Route        40   e 2.052                                  \HALL_I_M4/clk_1mhz_enable_40
                  --------
                   10.813  (26.9% logic, 73.1% route), 6 logic levels.


Passed:  The following path meets requirements by 988.902ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \HALL_I_M4/count__i1  (from clk_1mhz +)
   Destination:    FD1P3AX    SP             \HALL_I_M4/speed_i18  (to clk_1mhz +)

   Delay:                  10.813ns  (26.9% logic, 73.1% route), 6 logic levels.

 Constraint Details:

     10.813ns data_path \HALL_I_M4/count__i1 to \HALL_I_M4/speed_i18 meets
    1000.000ns delay constraint less
      0.285ns LCE_S requirement (totaling 999.715ns) by 988.902ns

 Path Details: \HALL_I_M4/count__i1 to \HALL_I_M4/speed_i18

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \HALL_I_M4/count__i1 (from clk_1mhz)
Route         2   e 1.198                                  \HALL_I_M4/count[1]
LUT4        ---     0.493              B to Z              \HALL_I_M4/i7_4_lut
Route         1   e 0.941                                  \HALL_I_M4/n18
LUT4        ---     0.493              B to Z              \HALL_I_M4/i9_4_lut
Route         1   e 0.941                                  \HALL_I_M4/n20
LUT4        ---     0.493              B to Z              \HALL_I_M4/i10_4_lut
Route         1   e 0.941                                  \HALL_I_M4/n8557
LUT4        ---     0.493              B to Z              \HALL_I_M4/i1_4_lut_rep_203
Route        21   e 1.831                                  \HALL_I_M4/n9734
LUT4        ---     0.493              D to Z              \HALL_I_M4/i8286_2_lut_2_lut_4_lut
Route        40   e 2.052                                  \HALL_I_M4/clk_1mhz_enable_40
                  --------
                   10.813  (26.9% logic, 73.1% route), 6 logic levels.

Report: 11.098 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 1000.000000 -name clk2 [get_nets pwm_clk]
            676 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 993.116ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \PWM_I_M1/cnt_991__i5  (from pwm_clk +)
   Destination:    FD1S3IX    CD             \PWM_I_M1/cnt_991__i0  (to pwm_clk +)

   Delay:                   6.724ns  (28.6% logic, 71.4% route), 4 logic levels.

 Constraint Details:

      6.724ns data_path \PWM_I_M1/cnt_991__i5 to \PWM_I_M1/cnt_991__i0 meets
    1000.000ns delay constraint less
      0.160ns L_S requirement (totaling 999.840ns) by 993.116ns

 Path Details: \PWM_I_M1/cnt_991__i5 to \PWM_I_M1/cnt_991__i0

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \PWM_I_M1/cnt_991__i5 (from pwm_clk)
Route         3   e 1.315                                  \PWM_I_M1/cnt[5]
LUT4        ---     0.493              C to Z              \PWM_I_M1/i8097_4_lut
Route         1   e 0.941                                  \PWM_I_M1/n9194
LUT4        ---     0.493              B to Z              \PWM_I_M1/i8117_3_lut
Route         1   e 0.941                                  \PWM_I_M1/n9214
LUT4        ---     0.493              B to Z              \PWM_I_M1/i8299_4_lut
Route        10   e 1.604                                  \PWM_I_M1/n5455
                  --------
                    6.724  (28.6% logic, 71.4% route), 4 logic levels.


Passed:  The following path meets requirements by 993.116ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \PWM_I_M1/cnt_991__i5  (from pwm_clk +)
   Destination:    FD1S3IX    CD             \PWM_I_M1/cnt_991__i1  (to pwm_clk +)

   Delay:                   6.724ns  (28.6% logic, 71.4% route), 4 logic levels.

 Constraint Details:

      6.724ns data_path \PWM_I_M1/cnt_991__i5 to \PWM_I_M1/cnt_991__i1 meets
    1000.000ns delay constraint less
      0.160ns L_S requirement (totaling 999.840ns) by 993.116ns

 Path Details: \PWM_I_M1/cnt_991__i5 to \PWM_I_M1/cnt_991__i1

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \PWM_I_M1/cnt_991__i5 (from pwm_clk)
Route         3   e 1.315                                  \PWM_I_M1/cnt[5]
LUT4        ---     0.493              C to Z              \PWM_I_M1/i8097_4_lut
Route         1   e 0.941                                  \PWM_I_M1/n9194
LUT4        ---     0.493              B to Z              \PWM_I_M1/i8117_3_lut
Route         1   e 0.941                                  \PWM_I_M1/n9214
LUT4        ---     0.493              B to Z              \PWM_I_M1/i8299_4_lut
Route        10   e 1.604                                  \PWM_I_M1/n5455
                  --------
                    6.724  (28.6% logic, 71.4% route), 4 logic levels.


Passed:  The following path meets requirements by 993.116ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \PWM_I_M1/cnt_991__i5  (from pwm_clk +)
   Destination:    FD1S3IX    CD             \PWM_I_M1/cnt_991__i2  (to pwm_clk +)

   Delay:                   6.724ns  (28.6% logic, 71.4% route), 4 logic levels.

 Constraint Details:

      6.724ns data_path \PWM_I_M1/cnt_991__i5 to \PWM_I_M1/cnt_991__i2 meets
    1000.000ns delay constraint less
      0.160ns L_S requirement (totaling 999.840ns) by 993.116ns

 Path Details: \PWM_I_M1/cnt_991__i5 to \PWM_I_M1/cnt_991__i2

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \PWM_I_M1/cnt_991__i5 (from pwm_clk)
Route         3   e 1.315                                  \PWM_I_M1/cnt[5]
LUT4        ---     0.493              C to Z              \PWM_I_M1/i8097_4_lut
Route         1   e 0.941                                  \PWM_I_M1/n9194
LUT4        ---     0.493              B to Z              \PWM_I_M1/i8117_3_lut
Route         1   e 0.941                                  \PWM_I_M1/n9214
LUT4        ---     0.493              B to Z              \PWM_I_M1/i8299_4_lut
Route        10   e 1.604                                  \PWM_I_M1/n5455
                  --------
                    6.724  (28.6% logic, 71.4% route), 4 logic levels.

Report: 6.884 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 1000.000000 -name clk1 [get_nets \CLKDIV_I/pi_clk]
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 970.127ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AY    CK             \PID_I/ss_i2  (from \CLKDIV_I/pi_clk +)
   Destination:    FD1S3AX    D              \PID_I/multOut_i25  (to \CLKDIV_I/pi_clk -)

   Delay:                  29.713ns  (31.4% logic, 68.6% route), 19 logic levels.

 Constraint Details:

     29.713ns data_path \PID_I/ss_i2 to \PID_I/multOut_i25 meets
    1000.000ns delay constraint less
      0.160ns L_S requirement (totaling 999.840ns) by 970.127ns

 Path Details: \PID_I/ss_i2 to \PID_I/multOut_i25

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \PID_I/ss_i2 (from \CLKDIV_I/pi_clk)
Route        74   e 2.333                                  \PID_I/ss[2]
LUT4        ---     0.493              D to Z              \PID_I/i1_3_lut_rep_216_4_lut_4_lut
Route        50   e 2.065                                  \PID_I/subOut[0]
LUT4        ---     0.493                to                \PID_I/mult_26s_25s_0_mult_0_0
Route         1   e 0.941                                  \PID_I/mult_26s_25s_0_pp_1_2
LUT4        ---     0.493                to                \PID_I/Cadd_mult_26s_25s_0_0_1
Route         1   e 0.941                                  \PID_I/mult_26s_25s_0_pp_0_4
LUT4        ---     0.493                to                \PID_I/mult_26s_25s_0_add_0_2
Route         1   e 0.941                                  \PID_I/co_mult_26s_25s_0_0_2
LUT4        ---     0.493                to                \PID_I/mult_26s_25s_0_add_0_3
Route         1   e 0.941                                  \PID_I/co_mult_26s_25s_0_0_3
LUT4        ---     0.493                to                \PID_I/mult_26s_25s_0_add_0_4
Route         1   e 0.941                                  \PID_I/s_mult_26s_25s_0_1_7
LUT4        ---     0.493                to                \PID_I/mult_26s_25s_0_add_7_3
Route         1   e 0.941                                  \PID_I/s_mult_26s_25s_0_7_8
LUT4        ---     0.493                to                \PID_I/Cadd_mult_26s_25s_0_10_1
Route         1   e 0.941                                  \PID_I/s_mult_26s_25s_0_2_10
LUT4        ---     0.493                to                \PID_I/mult_26s_25s_0_add_10_2
Route         1   e 0.941                                  \PID_I/s_mult_26s_25s_0_8_12
LUT4        ---     0.493                to                \PID_I/mult_26s_25s_0_add_10_3
Route         1   e 0.941                                  \PID_I/s_mult_26s_25s_0_8_14
LUT4        ---     0.493                to                \PID_I/mult_26s_25s_0_add_10_4
Route         1   e 0.941                                  \PID_I/s_mult_26s_25s_0_8_15
LUT4        ---     0.493                to                \PID_I/mult_26s_25s_0_add_10_5
Route         1   e 0.941                                  \PID_I/mult_26s_25s_0_pp_8_16
LUT4        ---     0.493                to                \PID_I/Cadd_t_mult_26s_25s_0_12_1
Route         1   e 0.941                                  \PID_I/mult_26s_25s_0_pp_8_17
LUT4        ---     0.493                to                \PID_I/t_mult_26s_25s_0_add_12_2
Route         1   e 0.941                                  \PID_I/s_mult_26s_25s_0_10_20
LUT4        ---     0.493                to                \PID_I/t_mult_26s_25s_0_add_12_3
Route         1   e 0.941                                  \PID_I/s_mult_26s_25s_0_9_22
LUT4        ---     0.493                to                \PID_I/t_mult_26s_25s_0_add_12_4
Route         1   e 0.941                                  \PID_I/s_mult_26s_25s_0_10_23
LUT4        ---     0.493                to                \PID_I/t_mult_26s_25s_0_add_12_5
Route         1   e 0.941                                  \PID_I/s_mult_26s_25s_0_10_26
LUT4        ---     0.493                to                \PID_I/t_mult_26s_25s_0_add_12_6
Route         1   e 0.941                                  \PID_I/multOut_25__N_958[25]
                  --------
                   29.713  (31.4% logic, 68.6% route), 19 logic levels.


Passed:  The following path meets requirements by 970.127ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AY    CK             \PID_I/ss_i2  (from \CLKDIV_I/pi_clk +)
   Destination:    FD1S3AX    D              \PID_I/multOut_i25  (to \CLKDIV_I/pi_clk -)

   Delay:                  29.713ns  (31.4% logic, 68.6% route), 19 logic levels.

 Constraint Details:

     29.713ns data_path \PID_I/ss_i2 to \PID_I/multOut_i25 meets
    1000.000ns delay constraint less
      0.160ns L_S requirement (totaling 999.840ns) by 970.127ns

 Path Details: \PID_I/ss_i2 to \PID_I/multOut_i25

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \PID_I/ss_i2 (from \CLKDIV_I/pi_clk)
Route        74   e 2.333                                  \PID_I/ss[2]
LUT4        ---     0.493              D to Z              \PID_I/i1_3_lut_rep_216_4_lut_4_lut
Route        50   e 2.065                                  \PID_I/subOut[0]
LUT4        ---     0.493                to                \PID_I/mult_26s_25s_0_mult_0_0
Route         1   e 0.941                                  \PID_I/subOut[3]
LUT4        ---     0.493                to                \PID_I/mult_26s_25s_0_mult_0_1
Route         1   e 0.941                                  \PID_I/mult_26s_25s_0_pp_0_4
LUT4        ---     0.493                to                \PID_I/mult_26s_25s_0_add_0_2
Route         1   e 0.941                                  \PID_I/co_mult_26s_25s_0_0_2
LUT4        ---     0.493                to                \PID_I/mult_26s_25s_0_add_0_3
Route         1   e 0.941                                  \PID_I/co_mult_26s_25s_0_0_3
LUT4        ---     0.493                to                \PID_I/mult_26s_25s_0_add_0_4
Route         1   e 0.941                                  \PID_I/s_mult_26s_25s_0_1_7
LUT4        ---     0.493                to                \PID_I/mult_26s_25s_0_add_7_3
Route         1   e 0.941                                  \PID_I/s_mult_26s_25s_0_7_8
LUT4        ---     0.493                to                \PID_I/Cadd_mult_26s_25s_0_10_1
Route         1   e 0.941                                  \PID_I/s_mult_26s_25s_0_2_10
LUT4        ---     0.493                to                \PID_I/mult_26s_25s_0_add_10_2
Route         1   e 0.941                                  \PID_I/s_mult_26s_25s_0_8_12
LUT4        ---     0.493                to                \PID_I/mult_26s_25s_0_add_10_3
Route         1   e 0.941                                  \PID_I/s_mult_26s_25s_0_8_14
LUT4        ---     0.493                to                \PID_I/mult_26s_25s_0_add_10_4
Route         1   e 0.941                                  \PID_I/s_mult_26s_25s_0_8_15
LUT4        ---     0.493                to                \PID_I/mult_26s_25s_0_add_10_5
Route         1   e 0.941                                  \PID_I/mult_26s_25s_0_pp_8_16
LUT4        ---     0.493                to                \PID_I/Cadd_t_mult_26s_25s_0_12_1
Route         1   e 0.941                                  \PID_I/mult_26s_25s_0_pp_8_17
LUT4        ---     0.493                to                \PID_I/t_mult_26s_25s_0_add_12_2
Route         1   e 0.941                                  \PID_I/s_mult_26s_25s_0_10_20
LUT4        ---     0.493                to                \PID_I/t_mult_26s_25s_0_add_12_3
Route         1   e 0.941                                  \PID_I/s_mult_26s_25s_0_9_22
LUT4        ---     0.493                to                \PID_I/t_mult_26s_25s_0_add_12_4
Route         1   e 0.941                                  \PID_I/s_mult_26s_25s_0_10_23
LUT4        ---     0.493                to                \PID_I/t_mult_26s_25s_0_add_12_5
Route         1   e 0.941                                  \PID_I/s_mult_26s_25s_0_10_26
LUT4        ---     0.493                to                \PID_I/t_mult_26s_25s_0_add_12_6
Route         1   e 0.941                                  \PID_I/multOut_25__N_958[25]
                  --------
                   29.713  (31.4% logic, 68.6% route), 19 logic levels.


Passed:  The following path meets requirements by 970.127ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AY    CK             \PID_I/ss_i2  (from \CLKDIV_I/pi_clk +)
   Destination:    FD1S3AX    D              \PID_I/multOut_i25  (to \CLKDIV_I/pi_clk -)

   Delay:                  29.713ns  (31.4% logic, 68.6% route), 19 logic levels.

 Constraint Details:

     29.713ns data_path \PID_I/ss_i2 to \PID_I/multOut_i25 meets
    1000.000ns delay constraint less
      0.160ns L_S requirement (totaling 999.840ns) by 970.127ns

 Path Details: \PID_I/ss_i2 to \PID_I/multOut_i25

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \PID_I/ss_i2 (from \CLKDIV_I/pi_clk)
Route        74   e 2.333                                  \PID_I/ss[2]
LUT4        ---     0.493              D to Z              \PID_I/i1_3_lut_rep_216_4_lut_4_lut
Route        50   e 2.065                                  \PID_I/subOut[0]
LUT4        ---     0.493                to                \PID_I/mult_26s_25s_0_mult_0_0
Route         1   e 0.941                                  \PID_I/mult_26s_25s_0_pp_1_2
LUT4        ---     0.493                to                \PID_I/Cadd_mult_26s_25s_0_0_1
Route         1   e 0.941                                  \PID_I/mult_26s_25s_0_pp_0_4
LUT4        ---     0.493                to                \PID_I/mult_26s_25s_0_add_0_2
Route         1   e 0.941                                  \PID_I/mult_26s_25s_0_pp_2_4
LUT4        ---     0.493                to                \PID_I/Cadd_mult_26s_25s_0_7_1
Route         1   e 0.941                                  \PID_I/co_mult_26s_25s_0_7_1
LUT4        ---     0.493                to                \PID_I/mult_26s_25s_0_add_7_2
Route         1   e 0.941                                  \PID_I/s_mult_26s_25s_0_1_7
LUT4        ---     0.493                to                \PID_I/mult_26s_25s_0_add_7_3
Route         1   e 0.941                                  \PID_I/s_mult_26s_25s_0_7_8
LUT4        ---     0.493                to                \PID_I/Cadd_mult_26s_25s_0_10_1
Route         1   e 0.941                                  \PID_I/s_mult_26s_25s_0_2_10
LUT4        ---     0.493                to                \PID_I/mult_26s_25s_0_add_10_2
Route         1   e 0.941                                  \PID_I/s_mult_26s_25s_0_8_12
LUT4        ---     0.493                to                \PID_I/mult_26s_25s_0_add_10_3
Route         1   e 0.941                                  \PID_I/s_mult_26s_25s_0_8_14
LUT4        ---     0.493                to                \PID_I/mult_26s_25s_0_add_10_4
Route         1   e 0.941                                  \PID_I/s_mult_26s_25s_0_8_15
LUT4        ---     0.493                to                \PID_I/mult_26s_25s_0_add_10_5
Route         1   e 0.941                                  \PID_I/mult_26s_25s_0_pp_8_16
LUT4        ---     0.493                to                \PID_I/Cadd_t_mult_26s_25s_0_12_1
Route         1   e 0.941                                  \PID_I/mult_26s_25s_0_pp_8_17
LUT4        ---     0.493                to                \PID_I/t_mult_26s_25s_0_add_12_2
Route         1   e 0.941                                  \PID_I/s_mult_26s_25s_0_10_20
LUT4        ---     0.493                to                \PID_I/t_mult_26s_25s_0_add_12_3
Route         1   e 0.941                                  \PID_I/s_mult_26s_25s_0_9_22
LUT4        ---     0.493                to                \PID_I/t_mult_26s_25s_0_add_12_4
Route         1   e 0.941                                  \PID_I/s_mult_26s_25s_0_10_23
LUT4        ---     0.493                to                \PID_I/t_mult_26s_25s_0_add_12_5
Route         1   e 0.941                                  \PID_I/s_mult_26s_25s_0_10_26
LUT4        ---     0.493                to                \PID_I/t_mult_26s_25s_0_add_12_6
Route         1   e 0.941                                  \PID_I/multOut_25__N_958[25]
                  --------
                   29.713  (31.4% logic, 68.6% route), 19 logic levels.

Report: 29.873 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 1000.000000 -name clk0 [get_nets clkout_c]
            824 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 991.600ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \CLKDIV_I/cntpi_988__i1  (from clkout_c +)
   Destination:    FD1S3AX    D              \CLKDIV_I/pi_buf_30  (to clkout_c +)

   Delay:                   8.240ns  (29.3% logic, 70.7% route), 5 logic levels.

 Constraint Details:

      8.240ns data_path \CLKDIV_I/cntpi_988__i1 to \CLKDIV_I/pi_buf_30 meets
    1000.000ns delay constraint less
      0.160ns L_S requirement (totaling 999.840ns) by 991.600ns

 Path Details: \CLKDIV_I/cntpi_988__i1 to \CLKDIV_I/pi_buf_30

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \CLKDIV_I/cntpi_988__i1 (from clkout_c)
Route         2   e 1.198                                  \CLKDIV_I/cntpi[1]
LUT4        ---     0.493              B to Z              \CLKDIV_I/i8101_3_lut
Route         1   e 0.941                                  \CLKDIV_I/n9198
LUT4        ---     0.493              C to Z              \CLKDIV_I/i8127_4_lut
Route         1   e 0.941                                  \CLKDIV_I/n9224
LUT4        ---     0.493              D to Z              \CLKDIV_I/i8303_4_lut
Route        13   e 1.803                                  \CLKDIV_I/n5456
LUT4        ---     0.493              B to Z              \CLKDIV_I/i1_2_lut_adj_63
Route         1   e 0.941                                  \CLKDIV_I/pi_buf_N_40
                  --------
                    8.240  (29.3% logic, 70.7% route), 5 logic levels.


Passed:  The following path meets requirements by 991.600ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \CLKDIV_I/cntpi_988__i2  (from clkout_c +)
   Destination:    FD1S3AX    D              \CLKDIV_I/pi_buf_30  (to clkout_c +)

   Delay:                   8.240ns  (29.3% logic, 70.7% route), 5 logic levels.

 Constraint Details:

      8.240ns data_path \CLKDIV_I/cntpi_988__i2 to \CLKDIV_I/pi_buf_30 meets
    1000.000ns delay constraint less
      0.160ns L_S requirement (totaling 999.840ns) by 991.600ns

 Path Details: \CLKDIV_I/cntpi_988__i2 to \CLKDIV_I/pi_buf_30

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \CLKDIV_I/cntpi_988__i2 (from clkout_c)
Route         2   e 1.198                                  \CLKDIV_I/cntpi[2]
LUT4        ---     0.493              C to Z              \CLKDIV_I/i8101_3_lut
Route         1   e 0.941                                  \CLKDIV_I/n9198
LUT4        ---     0.493              C to Z              \CLKDIV_I/i8127_4_lut
Route         1   e 0.941                                  \CLKDIV_I/n9224
LUT4        ---     0.493              D to Z              \CLKDIV_I/i8303_4_lut
Route        13   e 1.803                                  \CLKDIV_I/n5456
LUT4        ---     0.493              B to Z              \CLKDIV_I/i1_2_lut_adj_63
Route         1   e 0.941                                  \CLKDIV_I/pi_buf_N_40
                  --------
                    8.240  (29.3% logic, 70.7% route), 5 logic levels.


Passed:  The following path meets requirements by 991.600ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \CLKDIV_I/cntpi_988__i6  (from clkout_c +)
   Destination:    FD1S3AX    D              \CLKDIV_I/pi_buf_30  (to clkout_c +)

   Delay:                   8.240ns  (29.3% logic, 70.7% route), 5 logic levels.

 Constraint Details:

      8.240ns data_path \CLKDIV_I/cntpi_988__i6 to \CLKDIV_I/pi_buf_30 meets
    1000.000ns delay constraint less
      0.160ns L_S requirement (totaling 999.840ns) by 991.600ns

 Path Details: \CLKDIV_I/cntpi_988__i6 to \CLKDIV_I/pi_buf_30

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \CLKDIV_I/cntpi_988__i6 (from clkout_c)
Route         2   e 1.198                                  \CLKDIV_I/cntpi[6]
LUT4        ---     0.493              A to Z              \CLKDIV_I/i8101_3_lut
Route         1   e 0.941                                  \CLKDIV_I/n9198
LUT4        ---     0.493              C to Z              \CLKDIV_I/i8127_4_lut
Route         1   e 0.941                                  \CLKDIV_I/n9224
LUT4        ---     0.493              D to Z              \CLKDIV_I/i8303_4_lut
Route        13   e 1.803                                  \CLKDIV_I/n5456
LUT4        ---     0.493              B to Z              \CLKDIV_I/i1_2_lut_adj_63
Route         1   e 0.941                                  \CLKDIV_I/pi_buf_N_40
                  --------
                    8.240  (29.3% logic, 70.7% route), 5 logic levels.

Report: 8.400 ns is the maximum delay for this constraint.


Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk3 [get_nets clk_1mhz]                |  1000.000 ns|    11.098 ns|     6  
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk2 [get_nets pwm_clk]                 |  1000.000 ns|     6.884 ns|     4  
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk1 [get_nets \CLKDIV_I/pi_clk]        |  1000.000 ns|    29.873 ns|    19  
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets clkout_c]                |  1000.000 ns|     8.400 ns|     5  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.



Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover  17584239 paths, 2028 nets, and 6317 connections (93.5% coverage)


Peak memory: 113717248 bytes, TRCE: 10031104 bytes, DLYMAN: 155648 bytes
CPU_TIME_REPORT: 0 secs 
