Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 498d7a9029554b6588269c3cda5ea4c7 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_ALL_GATES_behav xil_defaultlib.tb_ALL_GATES -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.All_Gates [all_gates_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_all_gates
Built simulation snapshot tb_ALL_GATES_behav
