

================================================================
== Vitis HLS Report for 'conv3_Pipeline_WEIGHTI_WEIGHTK_L'
================================================================
* Date:           Thu Nov  2 20:33:50 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      803|      803|  8.030 us|  8.030 us|  803|  803|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- WEIGHTI_WEIGHTK_L  |      801|      801|         3|          1|          1|   800|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.21>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%loop_index_i41 = alloca i32 1"   --->   Operation 6 'alloca' 'loop_index_i41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%k = alloca i32 1"   --->   Operation 7 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 8 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%bin = alloca i32 1"   --->   Operation 9 'alloca' 'bin' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%indvar_flatten10 = alloca i32 1"   --->   Operation 10 'alloca' 'indvar_flatten10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sext_ln106_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln106"   --->   Operation 11 'read' 'sext_ln106_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%sext_ln106_cast = sext i62 %sext_ln106_read"   --->   Operation 12 'sext' 'sext_ln106_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %w3, void @empty_26, i32 0, i32 0, void @empty_25, i32 0, i32 512, void @empty_33, void @empty_34, void @empty_25, i32 16, i32 16, i32 256, i32 256, void @empty_25, void @empty_25, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.42ns)   --->   "%store_ln0 = store i10 0, i10 %indvar_flatten10"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 15 [1/1] (0.42ns)   --->   "%store_ln0 = store i6 0, i6 %bin"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 16 [1/1] (0.42ns)   --->   "%store_ln0 = store i6 0, i6 %indvar_flatten"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 17 [1/1] (0.42ns)   --->   "%store_ln0 = store i3 0, i3 %k"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 18 [1/1] (0.42ns)   --->   "%store_ln0 = store i3 0, i3 %loop_index_i41"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop.i42"   --->   Operation 19 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%indvar_flatten10_load = load i10 %indvar_flatten10" [src/conv3.cpp:106->src/conv3.cpp:36]   --->   Operation 20 'load' 'indvar_flatten10_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.78ns)   --->   "%icmp_ln106 = icmp_eq  i10 %indvar_flatten10_load, i10 800" [src/conv3.cpp:106->src/conv3.cpp:36]   --->   Operation 21 'icmp' 'icmp_ln106' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.78ns)   --->   "%add_ln106_1 = add i10 %indvar_flatten10_load, i10 1" [src/conv3.cpp:106->src/conv3.cpp:36]   --->   Operation 22 'add' 'add_ln106_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln106 = br i1 %icmp_ln106, void %for.inc20.i, void %for.inc.4.preheader.exitStub" [src/conv3.cpp:106->src/conv3.cpp:36]   --->   Operation 23 'br' 'br_ln106' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.42ns)   --->   "%store_ln106 = store i10 %add_ln106_1, i10 %indvar_flatten10" [src/conv3.cpp:106->src/conv3.cpp:36]   --->   Operation 24 'store' 'store_ln106' <Predicate = (!icmp_ln106)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i6 %indvar_flatten" [src/conv3.cpp:107->src/conv3.cpp:36]   --->   Operation 25 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%w3_addr = getelementptr i32 %w3, i64 %sext_ln106_cast" [src/conv3.cpp:106->src/conv3.cpp:36]   --->   Operation 26 'getelementptr' 'w3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 27 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.78ns)   --->   "%icmp_ln107 = icmp_eq  i6 %indvar_flatten_load, i6 25" [src/conv3.cpp:107->src/conv3.cpp:36]   --->   Operation 28 'icmp' 'icmp_ln107' <Predicate = (!icmp_ln106)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (7.30ns)   --->   "%w3_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %w3_addr" [src/conv3.cpp:106->src/conv3.cpp:36]   --->   Operation 29 'read' 'w3_addr_read' <Predicate = (!icmp_ln106)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 30 [1/1] (0.78ns)   --->   "%add_ln107_1 = add i6 %indvar_flatten_load, i6 1" [src/conv3.cpp:107->src/conv3.cpp:36]   --->   Operation 30 'add' 'add_ln107_1' <Predicate = (!icmp_ln106)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.38ns)   --->   "%select_ln107_2 = select i1 %icmp_ln107, i6 1, i6 %add_ln107_1" [src/conv3.cpp:107->src/conv3.cpp:36]   --->   Operation 31 'select' 'select_ln107_2' <Predicate = (!icmp_ln106)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.42ns)   --->   "%store_ln107 = store i6 %select_ln107_2, i6 %indvar_flatten" [src/conv3.cpp:107->src/conv3.cpp:36]   --->   Operation 32 'store' 'store_ln107' <Predicate = (!icmp_ln106)> <Delay = 0.42>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 79 'ret' 'ret_ln0' <Predicate = (icmp_ln106)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.53>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%loop_index_i41_load = load i3 %loop_index_i41"   --->   Operation 33 'load' 'loop_index_i41_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%k_load = load i3 %k" [src/conv3.cpp:106->src/conv3.cpp:36]   --->   Operation 34 'load' 'k_load' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%bin_load = load i6 %bin" [src/conv3.cpp:106->src/conv3.cpp:36]   --->   Operation 35 'load' 'bin_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.78ns)   --->   "%add_ln106 = add i6 %bin_load, i6 1" [src/conv3.cpp:106->src/conv3.cpp:36]   --->   Operation 36 'add' 'add_ln106' <Predicate = (icmp_ln107)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @WEIGHTI_WEIGHTK_L_str"   --->   Operation 37 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 800, i64 800, i64 800"   --->   Operation 38 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.20ns)   --->   "%select_ln106 = select i1 %icmp_ln107, i3 0, i3 %k_load" [src/conv3.cpp:106->src/conv3.cpp:36]   --->   Operation 39 'select' 'select_ln106' <Predicate = true> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.38ns)   --->   "%select_ln106_1 = select i1 %icmp_ln107, i6 %add_ln106, i6 %bin_load" [src/conv3.cpp:106->src/conv3.cpp:36]   --->   Operation 40 'select' 'select_ln106_1' <Predicate = true> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%select_ln106_1_cast = zext i6 %select_ln106_1" [src/conv3.cpp:106->src/conv3.cpp:36]   --->   Operation 41 'zext' 'select_ln106_1_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %select_ln106_1, i2 0" [src/conv3.cpp:106->src/conv3.cpp:36]   --->   Operation 42 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%empty_64 = add i8 %tmp_s, i8 %select_ln106_1_cast" [src/conv3.cpp:106->src/conv3.cpp:36]   --->   Operation 43 'add' 'empty_64' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 44 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node and_ln106)   --->   "%xor_ln106 = xor i1 %icmp_ln107, i1 1" [src/conv3.cpp:106->src/conv3.cpp:36]   --->   Operation 45 'xor' 'xor_ln106' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.67ns)   --->   "%exitcond5610747 = icmp_eq  i3 %loop_index_i41_load, i3 5"   --->   Operation 46 'icmp' 'exitcond5610747' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln106 = and i1 %exitcond5610747, i1 %xor_ln106" [src/conv3.cpp:106->src/conv3.cpp:36]   --->   Operation 47 'and' 'and_ln106' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.67ns)   --->   "%add_ln107 = add i3 %select_ln106, i3 1" [src/conv3.cpp:107->src/conv3.cpp:36]   --->   Operation 48 'add' 'add_ln107' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @WEIGHTK_L_str"   --->   Operation 49 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node select_ln107)   --->   "%or_ln107 = or i1 %and_ln106, i1 %icmp_ln107" [src/conv3.cpp:107->src/conv3.cpp:36]   --->   Operation 50 'or' 'or_ln107' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln107 = select i1 %or_ln107, i3 0, i3 %loop_index_i41_load" [src/conv3.cpp:107->src/conv3.cpp:36]   --->   Operation 51 'select' 'select_ln107' <Predicate = true> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 52 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.20ns)   --->   "%select_ln107_1 = select i1 %and_ln106, i3 %add_ln107, i3 %select_ln106" [src/conv3.cpp:107->src/conv3.cpp:36]   --->   Operation 53 'select' 'select_ln107_1' <Predicate = true> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%select_ln107_cast = zext i3 %select_ln107" [src/conv3.cpp:107->src/conv3.cpp:36]   --->   Operation 54 'zext' 'select_ln107_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%empty_65 = add i8 %empty_64, i8 %select_ln107_cast" [src/conv3.cpp:106->src/conv3.cpp:36]   --->   Operation 55 'add' 'empty_65' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%p_cast = zext i8 %empty_65" [src/conv3.cpp:106->src/conv3.cpp:36]   --->   Operation 56 'zext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_w_5 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_4, i64 0, i64 %p_cast" [src/conv3.cpp:106->src/conv3.cpp:36]   --->   Operation 57 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_w_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_w_6 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_3, i64 0, i64 %p_cast" [src/conv3.cpp:106->src/conv3.cpp:36]   --->   Operation 58 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_w_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_w_7 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_2, i64 0, i64 %p_cast" [src/conv3.cpp:106->src/conv3.cpp:36]   --->   Operation 59 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_w_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_w_8 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_1, i64 0, i64 %p_cast" [src/conv3.cpp:106->src/conv3.cpp:36]   --->   Operation 60 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_w_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_w_9 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w, i64 0, i64 %p_cast" [src/conv3.cpp:106->src/conv3.cpp:36]   --->   Operation 61 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_w_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%empty_66 = bitcast i32 %w3_addr_read" [src/conv3.cpp:106->src/conv3.cpp:36]   --->   Operation 62 'bitcast' 'empty_66' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.73ns)   --->   "%switch_ln107 = switch i3 %select_ln107_1, void %.case.4, i3 0, void %.case.06, i3 1, void %.case.17, i3 2, void %.case.2, i3 3, void %.case.3" [src/conv3.cpp:107->src/conv3.cpp:36]   --->   Operation 63 'switch' 'switch_ln107' <Predicate = true> <Delay = 0.73>
ST_3 : Operation 64 [1/1] (1.23ns)   --->   "%store_ln106 = store i32 %empty_66, i8 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_8" [src/conv3.cpp:106->src/conv3.cpp:36]   --->   Operation 64 'store' 'store_ln106' <Predicate = (select_ln107_1 == 3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit5"   --->   Operation 65 'br' 'br_ln0' <Predicate = (select_ln107_1 == 3)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (1.23ns)   --->   "%store_ln106 = store i32 %empty_66, i8 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_7" [src/conv3.cpp:106->src/conv3.cpp:36]   --->   Operation 66 'store' 'store_ln106' <Predicate = (select_ln107_1 == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit5"   --->   Operation 67 'br' 'br_ln0' <Predicate = (select_ln107_1 == 2)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (1.23ns)   --->   "%store_ln106 = store i32 %empty_66, i8 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_6" [src/conv3.cpp:106->src/conv3.cpp:36]   --->   Operation 68 'store' 'store_ln106' <Predicate = (select_ln107_1 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit5"   --->   Operation 69 'br' 'br_ln0' <Predicate = (select_ln107_1 == 1)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (1.23ns)   --->   "%store_ln106 = store i32 %empty_66, i8 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_5" [src/conv3.cpp:106->src/conv3.cpp:36]   --->   Operation 70 'store' 'store_ln106' <Predicate = (select_ln107_1 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit5"   --->   Operation 71 'br' 'br_ln0' <Predicate = (select_ln107_1 == 0)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (1.23ns)   --->   "%store_ln106 = store i32 %empty_66, i8 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_9" [src/conv3.cpp:106->src/conv3.cpp:36]   --->   Operation 72 'store' 'store_ln106' <Predicate = (select_ln107_1 != 0 & select_ln107_1 != 1 & select_ln107_1 != 2 & select_ln107_1 != 3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit5"   --->   Operation 73 'br' 'br_ln0' <Predicate = (select_ln107_1 != 0 & select_ln107_1 != 1 & select_ln107_1 != 2 & select_ln107_1 != 3)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.67ns)   --->   "%empty = add i3 %select_ln107, i3 1" [src/conv3.cpp:107->src/conv3.cpp:36]   --->   Operation 74 'add' 'empty' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.42ns)   --->   "%store_ln106 = store i6 %select_ln106_1, i6 %bin" [src/conv3.cpp:106->src/conv3.cpp:36]   --->   Operation 75 'store' 'store_ln106' <Predicate = true> <Delay = 0.42>
ST_3 : Operation 76 [1/1] (0.42ns)   --->   "%store_ln107 = store i3 %select_ln107_1, i3 %k" [src/conv3.cpp:107->src/conv3.cpp:36]   --->   Operation 76 'store' 'store_ln107' <Predicate = true> <Delay = 0.42>
ST_3 : Operation 77 [1/1] (0.42ns)   --->   "%store_ln107 = store i3 %empty, i3 %loop_index_i41" [src/conv3.cpp:107->src/conv3.cpp:36]   --->   Operation 77 'store' 'store_ln107' <Predicate = true> <Delay = 0.42>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop.i42"   --->   Operation 78 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.214ns
The critical path consists of the following:
	'alloca' operation ('indvar_flatten10') [12]  (0.000 ns)
	'load' operation ('indvar_flatten10_load', src/conv3.cpp:106->src/conv3.cpp:36) on local variable 'indvar_flatten10' [24]  (0.000 ns)
	'add' operation ('add_ln106_1', src/conv3.cpp:106->src/conv3.cpp:36) [28]  (0.787 ns)
	'store' operation ('store_ln106', src/conv3.cpp:106->src/conv3.cpp:36) of variable 'add_ln106_1', src/conv3.cpp:106->src/conv3.cpp:36 on local variable 'indvar_flatten10' [83]  (0.427 ns)

 <State 2>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation ('w3_addr', src/conv3.cpp:106->src/conv3.cpp:36) [25]  (0.000 ns)
	bus read operation ('w3_addr_read', src/conv3.cpp:106->src/conv3.cpp:36) on port 'w3' (src/conv3.cpp:106->src/conv3.cpp:36) [61]  (7.300 ns)

 <State 3>: 3.534ns
The critical path consists of the following:
	'load' operation ('loop_index_i41_load') on local variable 'loop_index_i41' [31]  (0.000 ns)
	'icmp' operation ('exitcond5610747') [45]  (0.673 ns)
	'and' operation ('and_ln106', src/conv3.cpp:106->src/conv3.cpp:36) [46]  (0.287 ns)
	'or' operation ('or_ln107', src/conv3.cpp:107->src/conv3.cpp:36) [49]  (0.000 ns)
	'select' operation ('select_ln107', src/conv3.cpp:107->src/conv3.cpp:36) [50]  (0.287 ns)
	'add' operation ('empty_65', src/conv3.cpp:106->src/conv3.cpp:36) [54]  (1.051 ns)
	'getelementptr' operation ('conv3_float_255_255_float_32_5_5_float_float_255_255_w_6', src/conv3.cpp:106->src/conv3.cpp:36) [57]  (0.000 ns)
	'store' operation ('store_ln106', src/conv3.cpp:106->src/conv3.cpp:36) of variable 'empty_66', src/conv3.cpp:106->src/conv3.cpp:36 on array 'conv3_float_255_255_float_32_5_5_float_float_255_255_w_3' [71]  (1.237 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
