<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.8"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>FP-SNS-DATALOG2: Projects/NUCLEO-H7A3ZI-Q/Applications/DATALOG2/Core/Src/system_stm32h7xx.c Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">FP-SNS-DATALOG2
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.8 -->
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('system__stm32h7xx_8c_source.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<div class="header">
  <div class="headertitle"><div class="title">system_stm32h7xx.c</div></div>
</div><!--header-->
<div class="contents">
<a href="system__stm32h7xx_8c.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span> </div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span><span class="preprocessor">#include &quot;stm32h7xx.h&quot;</span></div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span><span class="preprocessor">#include &lt;math.h&gt;</span></div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span> </div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span><span class="preprocessor">#if !defined  (HSE_VALUE)</span></div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno"><a class="line" href="group___s_t_m32_h7xx___system___private___includes.html#gaeafcff4f57440c60e64812dddd13e7cb">   51</a></span><span class="preprocessor">#define HSE_VALUE    ((uint32_t)25000000) </span></div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span><span class="preprocessor">#endif </span><span class="comment">/* HSE_VALUE */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span> </div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span><span class="preprocessor">#if !defined  (CSI_VALUE)</span></div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno"><a class="line" href="group___s_t_m32_h7xx___system___private___includes.html#ga4dcbff36a4b1cfd045c01d59084255d0">   55</a></span><span class="preprocessor">#define CSI_VALUE    ((uint32_t)4000000) </span></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span><span class="preprocessor">#endif </span><span class="comment">/* CSI_VALUE */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span> </div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span><span class="preprocessor">#if !defined  (HSI_VALUE)</span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno"><a class="line" href="group___s_t_m32_h7xx___system___private___includes.html#gaaa8c76e274d0f6dd2cefb5d0b17fbc37">   59</a></span><span class="preprocessor">#define HSI_VALUE    ((uint32_t)64000000) </span></div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span><span class="preprocessor">#endif </span><span class="comment">/* HSI_VALUE */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span> </div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span> </div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span><span class="comment">/************************* Miscellaneous Configuration ************************/</span></div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span><span class="comment">/* #define DATA_IN_D2_SRAM */</span></div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span> </div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span><span class="comment">/* Note: Following vector table addresses must be defined in line with linker</span></div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span><span class="comment">         configuration. */</span></div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span><span class="comment">/* #define USER_VECT_TAB_ADDRESS */</span></div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span> </div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span><span class="preprocessor">#if defined(USER_VECT_TAB_ADDRESS)</span></div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span><span class="preprocessor">#if defined(DUAL_CORE) &amp;&amp; defined(CORE_CM4)</span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span><span class="comment">/* #define VECT_TAB_SRAM */</span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span><span class="preprocessor">#if defined(VECT_TAB_SRAM)</span></div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span><span class="preprocessor">#define VECT_TAB_BASE_ADDRESS   D2_AXISRAM_BASE   </span></div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span><span class="preprocessor">#define VECT_TAB_OFFSET         0x00000000U       </span></div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span><span class="preprocessor">#define VECT_TAB_BASE_ADDRESS   FLASH_BANK2_BASE  </span></div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span><span class="preprocessor">#define VECT_TAB_OFFSET         0x00000000U       </span></div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span><span class="preprocessor">#endif </span><span class="comment">/* VECT_TAB_SRAM */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span><span class="comment">/* #define VECT_TAB_SRAM */</span></div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span><span class="preprocessor">#if defined(VECT_TAB_SRAM)</span></div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span><span class="preprocessor">#define VECT_TAB_BASE_ADDRESS   D1_AXISRAM_BASE   </span></div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span><span class="preprocessor">#define VECT_TAB_OFFSET         0x00000000U       </span></div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span><span class="preprocessor">#define VECT_TAB_BASE_ADDRESS   FLASH_BANK1_BASE  </span></div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span><span class="preprocessor">#define VECT_TAB_OFFSET         0x00000000U       </span></div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span><span class="preprocessor">#endif </span><span class="comment">/* VECT_TAB_SRAM */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span><span class="preprocessor">#endif </span><span class="comment">/* DUAL_CORE &amp;&amp; CORE_CM4 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span><span class="preprocessor">#endif </span><span class="comment">/* USER_VECT_TAB_ADDRESS */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span> </div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span><span class="comment">/* This variable is updated in three ways:</span></div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span><span class="comment">    1) by calling CMSIS function SystemCoreClockUpdate()</span></div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span><span class="comment">    2) by calling HAL API function HAL_RCC_GetHCLKFreq()</span></div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span><span class="comment">    3) each time HAL_RCC_ClockConfig() is called to configure the system clock frequency</span></div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span><span class="comment">       Note: If you use this function to configure the system clock; then there</span></div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span><span class="comment">             is no need to call the 2 first functions listed above, since SystemCoreClock</span></div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span><span class="comment">             variable is updated automatically.</span></div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span><span class="comment">*/</span></div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span>uint32_t SystemCoreClock = 64000000;</div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span>uint32_t SystemD2Clock = 64000000;</div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span><span class="keyword">const</span>  uint8_t D1CorePrescTable[16] = {0, 0, 0, 0, 1, 2, 3, 4, 1, 2, 3, 4, 6, 7, 8, 9};</div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span> </div>
<div class="foldopen" id="foldopen00175" data-start="{" data-end="}">
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno"><a class="line" href="group___s_t_m32_h7xx___system___private___functions.html#ga93f514700ccf00d08dbdcff7f1224eb2">  175</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group___s_t_m32_h7xx___system___private___functions.html#ga93f514700ccf00d08dbdcff7f1224eb2">SystemInit</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span>{</div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span><span class="preprocessor">#if defined (DATA_IN_D2_SRAM)</span></div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span>  __IO uint32_t tmpreg;</div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span><span class="preprocessor">#endif </span><span class="comment">/* DATA_IN_D2_SRAM */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span> </div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span>  <span class="comment">/* FPU settings ------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span><span class="preprocessor">#if (__FPU_PRESENT == 1) &amp;&amp; (__FPU_USED == 1)</span></div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span>  SCB-&gt;CPACR |= ((3UL &lt;&lt; (10 * 2)) | (3UL &lt;&lt; (11 * 2))); <span class="comment">/* set CP10 and CP11 Full Access */</span></div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span>  <span class="comment">/* Reset the RCC clock configuration to the default reset state ------------*/</span></div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span> </div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span>  <span class="comment">/* Increasing the CPU frequency */</span></div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span>  <span class="keywordflow">if</span> (FLASH_LATENCY_DEFAULT  &gt; (READ_BIT((FLASH-&gt;ACR), FLASH_ACR_LATENCY)))</div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span>  {</div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span>    <span class="comment">/* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */</span></div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span>    MODIFY_REG(FLASH-&gt;ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));</div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span>  }</div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno">  193</span> </div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span>  <span class="comment">/* Set HSION bit */</span></div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span>  RCC-&gt;CR |= RCC_CR_HSION;</div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span> </div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno">  197</span>  <span class="comment">/* Reset CFGR register */</span></div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno">  198</span>  RCC-&gt;CFGR = 0x00000000;</div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno">  199</span> </div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span>  <span class="comment">/* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */</span></div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno">  201</span>  RCC-&gt;CR &amp;= 0xEAF6ED7FU;</div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span> </div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span>  <span class="comment">/* Decreasing the number of wait states because of lower CPU frequency */</span></div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span>  <span class="keywordflow">if</span> (FLASH_LATENCY_DEFAULT  &lt; (READ_BIT((FLASH-&gt;ACR), FLASH_ACR_LATENCY)))</div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span>  {</div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span>    <span class="comment">/* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */</span></div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span>    MODIFY_REG(FLASH-&gt;ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));</div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span>  }</div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span> </div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span><span class="preprocessor">#if defined(D3_SRAM_BASE)</span></div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno">  211</span>  <span class="comment">/* Reset D1CFGR register */</span></div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno">  212</span>  RCC-&gt;D1CFGR = 0x00000000;</div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span> </div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span>  <span class="comment">/* Reset D2CFGR register */</span></div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span>  RCC-&gt;D2CFGR = 0x00000000;</div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span> </div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span>  <span class="comment">/* Reset D3CFGR register */</span></div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno">  218</span>  RCC-&gt;D3CFGR = 0x00000000;</div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno">  219</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno">  220</span>  <span class="comment">/* Reset CDCFGR1 register */</span></div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno">  221</span>  RCC-&gt;CDCFGR1 = 0x00000000;</div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno">  222</span> </div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno">  223</span>  <span class="comment">/* Reset CDCFGR2 register */</span></div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span>  RCC-&gt;CDCFGR2 = 0x00000000;</div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno">  225</span> </div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno">  226</span>  <span class="comment">/* Reset SRDCFGR register */</span></div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno">  227</span>  RCC-&gt;SRDCFGR = 0x00000000;</div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno">  228</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno">  229</span>  <span class="comment">/* Reset PLLCKSELR register */</span></div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno">  230</span>  RCC-&gt;PLLCKSELR = 0x02020200;</div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno">  231</span> </div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno">  232</span>  <span class="comment">/* Reset PLLCFGR register */</span></div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno">  233</span>  RCC-&gt;PLLCFGR = 0x01FF0000;</div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno">  234</span>  <span class="comment">/* Reset PLL1DIVR register */</span></div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno">  235</span>  RCC-&gt;PLL1DIVR = 0x01010280;</div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno">  236</span>  <span class="comment">/* Reset PLL1FRACR register */</span></div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno">  237</span>  RCC-&gt;PLL1FRACR = 0x00000000;</div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno">  238</span> </div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno">  239</span>  <span class="comment">/* Reset PLL2DIVR register */</span></div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno">  240</span>  RCC-&gt;PLL2DIVR = 0x01010280;</div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno">  241</span> </div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno">  242</span>  <span class="comment">/* Reset PLL2FRACR register */</span></div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno">  243</span> </div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno">  244</span>  RCC-&gt;PLL2FRACR = 0x00000000;</div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno">  245</span>  <span class="comment">/* Reset PLL3DIVR register */</span></div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno">  246</span>  RCC-&gt;PLL3DIVR = 0x01010280;</div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno">  247</span> </div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno">  248</span>  <span class="comment">/* Reset PLL3FRACR register */</span></div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno">  249</span>  RCC-&gt;PLL3FRACR = 0x00000000;</div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno">  250</span> </div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno">  251</span>  <span class="comment">/* Reset HSEBYP bit */</span></div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno">  252</span>  RCC-&gt;CR &amp;= 0xFFFBFFFFU;</div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno">  253</span> </div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno">  254</span>  <span class="comment">/* Disable all interrupts */</span></div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno">  255</span>  RCC-&gt;CIER = 0x00000000;</div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno">  256</span> </div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno">  257</span><span class="preprocessor">#if (STM32H7_DEV_ID == 0x450UL)</span></div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno">  258</span>  <span class="comment">/* dual core CM7 or single core line */</span></div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno">  259</span>  <span class="keywordflow">if</span> ((DBGMCU-&gt;IDCODE &amp; 0xFFFF0000U) &lt; 0x20000000U)</div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno">  260</span>  {</div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno">  261</span>    <span class="comment">/* if stm32h7 revY*/</span></div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno">  262</span>    <span class="comment">/* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */</span></div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno">  263</span>    *((__IO uint32_t *)0x51008108) = 0x000000001U;</div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno">  264</span>  }</div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno">  265</span><span class="preprocessor">#endif </span><span class="comment">/* STM32H7_DEV_ID */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno">  266</span> </div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno">  267</span><span class="preprocessor">#if defined(DATA_IN_D2_SRAM)</span></div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno">  268</span>  <span class="comment">/* in case of initialized data in D2 SRAM (AHB SRAM), enable the D2 SRAM clock (AHB SRAM clock) */</span></div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno">  269</span><span class="preprocessor">#if defined(RCC_AHB2ENR_D2SRAM3EN)</span></div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno">  270</span>  RCC-&gt;AHB2ENR |= (RCC_AHB2ENR_D2SRAM1EN | RCC_AHB2ENR_D2SRAM2EN | RCC_AHB2ENR_D2SRAM3EN);</div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno">  271</span><span class="preprocessor">#elif defined(RCC_AHB2ENR_D2SRAM2EN)</span></div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno">  272</span>  RCC-&gt;AHB2ENR |= (RCC_AHB2ENR_D2SRAM1EN | RCC_AHB2ENR_D2SRAM2EN);</div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno">  273</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno">  274</span>  RCC-&gt;AHB2ENR |= (RCC_AHB2ENR_AHBSRAM1EN | RCC_AHB2ENR_AHBSRAM2EN);</div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno">  275</span><span class="preprocessor">#endif </span><span class="comment">/* RCC_AHB2ENR_D2SRAM3EN */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno">  276</span> </div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno">  277</span>  tmpreg = RCC-&gt;AHB2ENR;</div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno">  278</span>  (void) tmpreg;</div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno">  279</span><span class="preprocessor">#endif </span><span class="comment">/* DATA_IN_D2_SRAM */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno">  280</span> </div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno">  281</span><span class="preprocessor">#if defined(DUAL_CORE) &amp;&amp; defined(CORE_CM4)</span></div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno">  282</span>  <span class="comment">/* Configure the Vector Table location add offset address for cortex-M4 ------------------*/</span></div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno">  283</span><span class="preprocessor">#if defined(USER_VECT_TAB_ADDRESS)</span></div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno">  284</span>  SCB-&gt;VTOR = VECT_TAB_BASE_ADDRESS | <a class="code hl_define" href="group___s_t_m32_u5xx___system___private___defines.html#ga40e1495541cbb4acbe3f1819bd87a9fe">VECT_TAB_OFFSET</a>; <span class="comment">/* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */</span></div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno">  285</span><span class="preprocessor">#endif </span><span class="comment">/* USER_VECT_TAB_ADDRESS */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno">  286</span> </div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno">  287</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno">  288</span>  <span class="comment">/*</span></div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno">  289</span><span class="comment">   * Disable the FMC bank1 (enabled after reset).</span></div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno">  290</span><span class="comment">   * This, prevents CPU speculation access on this bank which blocks the use of FMC during</span></div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno">  291</span><span class="comment">   * 24us. During this time the others FMC master (such as LTDC) cannot use it!</span></div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno">  292</span><span class="comment">   */</span></div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno">  293</span>  FMC_Bank1_R-&gt;BTCR[0] = 0x000030D2;</div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno">  294</span> </div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno">  295</span>  <span class="comment">/* Configure the Vector Table location -------------------------------------*/</span></div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno">  296</span><span class="preprocessor">#if defined(USER_VECT_TAB_ADDRESS)</span></div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno">  297</span>  SCB-&gt;VTOR = VECT_TAB_BASE_ADDRESS | <a class="code hl_define" href="group___s_t_m32_u5xx___system___private___defines.html#ga40e1495541cbb4acbe3f1819bd87a9fe">VECT_TAB_OFFSET</a>; <span class="comment">/* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */</span></div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno">  298</span><span class="preprocessor">#endif </span><span class="comment">/* USER_VECT_TAB_ADDRESS */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno">  299</span> </div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno">  300</span><span class="preprocessor">#endif </span><span class="comment">/*DUAL_CORE &amp;&amp; CORE_CM4*/</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno">  301</span>}</div>
</div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno">  302</span> </div>
<div class="foldopen" id="foldopen00340" data-start="{" data-end="}">
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno"><a class="line" href="group___s_t_m32_h7xx___system___private___functions.html#gae0c36a9591fe6e9c45ecb21a794f0f0f">  340</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group___s_t_m32_h7xx___system___private___functions.html#gae0c36a9591fe6e9c45ecb21a794f0f0f">SystemCoreClockUpdate</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno">  341</span>{</div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno">  342</span>  uint32_t pllp, pllsource, pllm, pllfracen, hsivalue, tmp;</div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno">  343</span>  uint32_t common_system_clock;</div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno">  344</span>  float_t fracn1, pllvco;</div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno">  345</span> </div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno">  346</span> </div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno">  347</span>  <span class="comment">/* Get SYSCLK source -------------------------------------------------------*/</span></div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno">  348</span> </div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno">  349</span>  <span class="keywordflow">switch</span> (RCC-&gt;CFGR &amp; RCC_CFGR_SWS)</div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno">  350</span>  {</div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno">  351</span>    <span class="keywordflow">case</span> RCC_CFGR_SWS_HSI:  <span class="comment">/* HSI used as system clock source */</span></div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno">  352</span>      common_system_clock = (uint32_t)(<a class="code hl_define" href="group___s_t_m32_h7xx___system___private___includes.html#gaaa8c76e274d0f6dd2cefb5d0b17fbc37">HSI_VALUE</a> &gt;&gt; ((RCC-&gt;CR &amp; RCC_CR_HSIDIV) &gt;&gt; 3));</div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno">  353</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno">  354</span> </div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno">  355</span>    <span class="keywordflow">case</span> RCC_CFGR_SWS_CSI:  <span class="comment">/* CSI used as system clock  source */</span></div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno">  356</span>      common_system_clock = <a class="code hl_define" href="group___s_t_m32_h7xx___system___private___includes.html#ga4dcbff36a4b1cfd045c01d59084255d0">CSI_VALUE</a>;</div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno">  357</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno">  358</span> </div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno">  359</span>    <span class="keywordflow">case</span> RCC_CFGR_SWS_HSE:  <span class="comment">/* HSE used as system clock  source */</span></div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno">  360</span>      common_system_clock = <a class="code hl_define" href="group___s_t_m32_h7xx___system___private___includes.html#gaeafcff4f57440c60e64812dddd13e7cb">HSE_VALUE</a>;</div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno">  361</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno">  362</span> </div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno">  363</span>    <span class="keywordflow">case</span> RCC_CFGR_SWS_PLL1:  <span class="comment">/* PLL1 used as system clock  source */</span></div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno">  364</span> </div>
<div class="line"><a id="l00365" name="l00365"></a><span class="lineno">  365</span>      <span class="comment">/* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN</span></div>
<div class="line"><a id="l00366" name="l00366"></a><span class="lineno">  366</span><span class="comment">      SYSCLK = PLL_VCO / PLLR</span></div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno">  367</span><span class="comment">      */</span></div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno">  368</span>      pllsource = (RCC-&gt;PLLCKSELR &amp; RCC_PLLCKSELR_PLLSRC);</div>
<div class="line"><a id="l00369" name="l00369"></a><span class="lineno">  369</span>      pllm = ((RCC-&gt;PLLCKSELR &amp; RCC_PLLCKSELR_DIVM1) &gt;&gt; 4)  ;</div>
<div class="line"><a id="l00370" name="l00370"></a><span class="lineno">  370</span>      pllfracen = ((RCC-&gt;PLLCFGR &amp; RCC_PLLCFGR_PLL1FRACEN) &gt;&gt; RCC_PLLCFGR_PLL1FRACEN_Pos);</div>
<div class="line"><a id="l00371" name="l00371"></a><span class="lineno">  371</span>      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC-&gt;PLL1FRACR &amp; RCC_PLL1FRACR_FRACN1) &gt;&gt; 3));</div>
<div class="line"><a id="l00372" name="l00372"></a><span class="lineno">  372</span> </div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno">  373</span>      <span class="keywordflow">if</span> (pllm != 0U)</div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno">  374</span>      {</div>
<div class="line"><a id="l00375" name="l00375"></a><span class="lineno">  375</span>        <span class="keywordflow">switch</span> (pllsource)</div>
<div class="line"><a id="l00376" name="l00376"></a><span class="lineno">  376</span>        {</div>
<div class="line"><a id="l00377" name="l00377"></a><span class="lineno">  377</span>          <span class="keywordflow">case</span> RCC_PLLCKSELR_PLLSRC_HSI:  <span class="comment">/* HSI used as PLL clock source */</span></div>
<div class="line"><a id="l00378" name="l00378"></a><span class="lineno">  378</span> </div>
<div class="line"><a id="l00379" name="l00379"></a><span class="lineno">  379</span>            hsivalue = (<a class="code hl_define" href="group___s_t_m32_h7xx___system___private___includes.html#gaaa8c76e274d0f6dd2cefb5d0b17fbc37">HSI_VALUE</a> &gt;&gt; ((RCC-&gt;CR &amp; RCC_CR_HSIDIV) &gt;&gt; 3)) ;</div>
<div class="line"><a id="l00380" name="l00380"></a><span class="lineno">  380</span>            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC-&gt;PLL1DIVR &amp; RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);</div>
<div class="line"><a id="l00381" name="l00381"></a><span class="lineno">  381</span> </div>
<div class="line"><a id="l00382" name="l00382"></a><span class="lineno">  382</span>            <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00383" name="l00383"></a><span class="lineno">  383</span> </div>
<div class="line"><a id="l00384" name="l00384"></a><span class="lineno">  384</span>          <span class="keywordflow">case</span> RCC_PLLCKSELR_PLLSRC_CSI:  <span class="comment">/* CSI used as PLL clock source */</span></div>
<div class="line"><a id="l00385" name="l00385"></a><span class="lineno">  385</span>            pllvco = ((float_t)<a class="code hl_define" href="group___s_t_m32_h7xx___system___private___includes.html#ga4dcbff36a4b1cfd045c01d59084255d0">CSI_VALUE</a> / (float_t)pllm) * ((float_t)(uint32_t)(RCC-&gt;PLL1DIVR &amp; RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);</div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno">  386</span>            <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00387" name="l00387"></a><span class="lineno">  387</span> </div>
<div class="line"><a id="l00388" name="l00388"></a><span class="lineno">  388</span>          <span class="keywordflow">case</span> RCC_PLLCKSELR_PLLSRC_HSE:  <span class="comment">/* HSE used as PLL clock source */</span></div>
<div class="line"><a id="l00389" name="l00389"></a><span class="lineno">  389</span>            pllvco = ((float_t)<a class="code hl_define" href="group___s_t_m32_h7xx___system___private___includes.html#gaeafcff4f57440c60e64812dddd13e7cb">HSE_VALUE</a> / (float_t)pllm) * ((float_t)(uint32_t)(RCC-&gt;PLL1DIVR &amp; RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);</div>
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno">  390</span>            <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno">  391</span> </div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno">  392</span>          <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l00393" name="l00393"></a><span class="lineno">  393</span>            hsivalue = (<a class="code hl_define" href="group___s_t_m32_h7xx___system___private___includes.html#gaaa8c76e274d0f6dd2cefb5d0b17fbc37">HSI_VALUE</a> &gt;&gt; ((RCC-&gt;CR &amp; RCC_CR_HSIDIV) &gt;&gt; 3)) ;</div>
<div class="line"><a id="l00394" name="l00394"></a><span class="lineno">  394</span>            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC-&gt;PLL1DIVR &amp; RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);</div>
<div class="line"><a id="l00395" name="l00395"></a><span class="lineno">  395</span>            <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00396" name="l00396"></a><span class="lineno">  396</span>        }</div>
<div class="line"><a id="l00397" name="l00397"></a><span class="lineno">  397</span>        pllp = (((RCC-&gt;PLL1DIVR &amp; RCC_PLL1DIVR_P1) &gt;&gt; 9) + 1U) ;</div>
<div class="line"><a id="l00398" name="l00398"></a><span class="lineno">  398</span>        common_system_clock = (uint32_t)(float_t)(pllvco / (float_t)pllp);</div>
<div class="line"><a id="l00399" name="l00399"></a><span class="lineno">  399</span>      }</div>
<div class="line"><a id="l00400" name="l00400"></a><span class="lineno">  400</span>      <span class="keywordflow">else</span></div>
<div class="line"><a id="l00401" name="l00401"></a><span class="lineno">  401</span>      {</div>
<div class="line"><a id="l00402" name="l00402"></a><span class="lineno">  402</span>        common_system_clock = 0U;</div>
<div class="line"><a id="l00403" name="l00403"></a><span class="lineno">  403</span>      }</div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno">  404</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00405" name="l00405"></a><span class="lineno">  405</span> </div>
<div class="line"><a id="l00406" name="l00406"></a><span class="lineno">  406</span>    <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l00407" name="l00407"></a><span class="lineno">  407</span>      common_system_clock = (uint32_t)(<a class="code hl_define" href="group___s_t_m32_h7xx___system___private___includes.html#gaaa8c76e274d0f6dd2cefb5d0b17fbc37">HSI_VALUE</a> &gt;&gt; ((RCC-&gt;CR &amp; RCC_CR_HSIDIV) &gt;&gt; 3));</div>
<div class="line"><a id="l00408" name="l00408"></a><span class="lineno">  408</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00409" name="l00409"></a><span class="lineno">  409</span>  }</div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno">  410</span> </div>
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno">  411</span>  <span class="comment">/* Compute SystemClock frequency --------------------------------------------------*/</span></div>
<div class="line"><a id="l00412" name="l00412"></a><span class="lineno">  412</span><span class="preprocessor">#if defined (RCC_D1CFGR_D1CPRE)</span></div>
<div class="line"><a id="l00413" name="l00413"></a><span class="lineno">  413</span>  tmp = D1CorePrescTable[(RCC-&gt;D1CFGR &amp; RCC_D1CFGR_D1CPRE) &gt;&gt; RCC_D1CFGR_D1CPRE_Pos];</div>
<div class="line"><a id="l00414" name="l00414"></a><span class="lineno">  414</span> </div>
<div class="line"><a id="l00415" name="l00415"></a><span class="lineno">  415</span>  <span class="comment">/* common_system_clock frequency : CM7 CPU frequency  */</span></div>
<div class="line"><a id="l00416" name="l00416"></a><span class="lineno">  416</span>  common_system_clock &gt;&gt;= tmp;</div>
<div class="line"><a id="l00417" name="l00417"></a><span class="lineno">  417</span> </div>
<div class="line"><a id="l00418" name="l00418"></a><span class="lineno">  418</span>  <span class="comment">/* SystemD2Clock frequency : CM4 CPU, AXI and AHBs Clock frequency  */</span></div>
<div class="line"><a id="l00419" name="l00419"></a><span class="lineno">  419</span>  SystemD2Clock = (common_system_clock &gt;&gt; ((D1CorePrescTable[(RCC-&gt;D1CFGR &amp; RCC_D1CFGR_HPRE) &gt;&gt; RCC_D1CFGR_HPRE_Pos]) &amp; 0x1FU));</div>
<div class="line"><a id="l00420" name="l00420"></a><span class="lineno">  420</span> </div>
<div class="line"><a id="l00421" name="l00421"></a><span class="lineno">  421</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l00422" name="l00422"></a><span class="lineno">  422</span>  tmp = D1CorePrescTable[(RCC-&gt;CDCFGR1 &amp; RCC_CDCFGR1_CDCPRE) &gt;&gt; RCC_CDCFGR1_CDCPRE_Pos];</div>
<div class="line"><a id="l00423" name="l00423"></a><span class="lineno">  423</span> </div>
<div class="line"><a id="l00424" name="l00424"></a><span class="lineno">  424</span>  <span class="comment">/* common_system_clock frequency : CM7 CPU frequency  */</span></div>
<div class="line"><a id="l00425" name="l00425"></a><span class="lineno">  425</span>  common_system_clock &gt;&gt;= tmp;</div>
<div class="line"><a id="l00426" name="l00426"></a><span class="lineno">  426</span> </div>
<div class="line"><a id="l00427" name="l00427"></a><span class="lineno">  427</span>  <span class="comment">/* SystemD2Clock frequency : AXI and AHBs Clock frequency  */</span></div>
<div class="line"><a id="l00428" name="l00428"></a><span class="lineno">  428</span>  SystemD2Clock = (common_system_clock &gt;&gt; ((D1CorePrescTable[(RCC-&gt;CDCFGR1 &amp; RCC_CDCFGR1_HPRE) &gt;&gt; RCC_CDCFGR1_HPRE_Pos]) &amp; 0x1FU));</div>
<div class="line"><a id="l00429" name="l00429"></a><span class="lineno">  429</span> </div>
<div class="line"><a id="l00430" name="l00430"></a><span class="lineno">  430</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno">  431</span> </div>
<div class="line"><a id="l00432" name="l00432"></a><span class="lineno">  432</span><span class="preprocessor">#if defined(DUAL_CORE) &amp;&amp; defined(CORE_CM4)</span></div>
<div class="line"><a id="l00433" name="l00433"></a><span class="lineno">  433</span>  SystemCoreClock = SystemD2Clock;</div>
<div class="line"><a id="l00434" name="l00434"></a><span class="lineno">  434</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l00435" name="l00435"></a><span class="lineno">  435</span>  SystemCoreClock = common_system_clock;</div>
<div class="line"><a id="l00436" name="l00436"></a><span class="lineno">  436</span><span class="preprocessor">#endif </span><span class="comment">/* DUAL_CORE &amp;&amp; CORE_CM4 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00437" name="l00437"></a><span class="lineno">  437</span>}</div>
</div>
<div class="line"><a id="l00438" name="l00438"></a><span class="lineno">  438</span> </div>
<div class="line"><a id="l00439" name="l00439"></a><span class="lineno">  439</span> </div>
<div class="ttc" id="agroup___s_t_m32_h7xx___system___private___functions_html_ga93f514700ccf00d08dbdcff7f1224eb2"><div class="ttname"><a href="group___s_t_m32_h7xx___system___private___functions.html#ga93f514700ccf00d08dbdcff7f1224eb2">SystemInit</a></div><div class="ttdeci">void SystemInit(void)</div><div class="ttdoc">Setup the microcontroller system Initialize the FPU setting and vector table location configuration.</div><div class="ttdef"><b>Definition</b> <a href="system__stm32h7xx_8c_source.html#l00175">system_stm32h7xx.c:175</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h7xx___system___private___functions_html_gae0c36a9591fe6e9c45ecb21a794f0f0f"><div class="ttname"><a href="group___s_t_m32_h7xx___system___private___functions.html#gae0c36a9591fe6e9c45ecb21a794f0f0f">SystemCoreClockUpdate</a></div><div class="ttdeci">void SystemCoreClockUpdate(void)</div><div class="ttdoc">Update SystemCoreClock variable according to Clock Register Values. The SystemCoreClock variable cont...</div><div class="ttdef"><b>Definition</b> <a href="system__stm32h7xx_8c_source.html#l00340">system_stm32h7xx.c:340</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h7xx___system___private___includes_html_ga4dcbff36a4b1cfd045c01d59084255d0"><div class="ttname"><a href="group___s_t_m32_h7xx___system___private___includes.html#ga4dcbff36a4b1cfd045c01d59084255d0">CSI_VALUE</a></div><div class="ttdeci">#define CSI_VALUE</div><div class="ttdef"><b>Definition</b> <a href="system__stm32h7xx_8c_source.html#l00055">system_stm32h7xx.c:55</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h7xx___system___private___includes_html_gaaa8c76e274d0f6dd2cefb5d0b17fbc37"><div class="ttname"><a href="group___s_t_m32_h7xx___system___private___includes.html#gaaa8c76e274d0f6dd2cefb5d0b17fbc37">HSI_VALUE</a></div><div class="ttdeci">#define HSI_VALUE</div><div class="ttdef"><b>Definition</b> <a href="system__stm32h7xx_8c_source.html#l00059">system_stm32h7xx.c:59</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h7xx___system___private___includes_html_gaeafcff4f57440c60e64812dddd13e7cb"><div class="ttname"><a href="group___s_t_m32_h7xx___system___private___includes.html#gaeafcff4f57440c60e64812dddd13e7cb">HSE_VALUE</a></div><div class="ttdeci">#define HSE_VALUE</div><div class="ttdef"><b>Definition</b> <a href="system__stm32h7xx_8c_source.html#l00051">system_stm32h7xx.c:51</a></div></div>
<div class="ttc" id="agroup___s_t_m32_u5xx___system___private___defines_html_ga40e1495541cbb4acbe3f1819bd87a9fe"><div class="ttname"><a href="group___s_t_m32_u5xx___system___private___defines.html#ga40e1495541cbb4acbe3f1819bd87a9fe">VECT_TAB_OFFSET</a></div><div class="ttdeci">#define VECT_TAB_OFFSET</div><div class="ttdef"><b>Definition</b> <a href="_b-_u585_i-_i_o_t02_a_2_applications_2_d_a_t_a_l_o_g2_2_core_2_src_2system__stm32u5xx_8c_source.html#l00139">system_stm32u5xx.c:138</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_7a6499598ddcfcabe96e224cb4a6d834.html">Projects</a></li><li class="navelem"><a class="el" href="dir_216cec01dc9a6d2e7ed83eb827914daa.html">NUCLEO-H7A3ZI-Q</a></li><li class="navelem"><a class="el" href="dir_f6d71ee1b439031391e7ebd63e3baf77.html">Applications</a></li><li class="navelem"><a class="el" href="dir_04f5bf934a5bed9c20ad10485cd44bcc.html">DATALOG2</a></li><li class="navelem"><a class="el" href="dir_91ea09962344b522b23e504d5d004214.html">Core</a></li><li class="navelem"><a class="el" href="dir_6715629fdf3e97e5dbd4a200ec891301.html">Src</a></li><li class="navelem"><a class="el" href="system__stm32h7xx_8c.html">system_stm32h7xx.c</a></li>
    <li class="footer">Generated on Tue Oct 10 2023 14:34:46 for FP-SNS-DATALOG2 by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.8 </li>
  </ul>
</div>
</body>
</html>
