Analysis & Synthesis report for FrontPanel01
Fri Jun 11 07:26:52 2021
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |FrontPanel01_test|FrontPanel01:fp_test|i2c:i2cIF|state
 11. User-Specified and Inferred Latches
 12. Registers Removed During Synthesis
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for FrontPanel01:fp_test|IOP16:iop16
 17. Source assignments for FrontPanel01:fp_test|IOP16:iop16|IOP_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_unv3:auto_generated|altsyncram_q903:altsyncram1
 18. Source assignments for sld_signaltap:auto_signaltap_0
 19. Parameter Settings for User Entity Instance: FrontPanel01:fp_test|IOP16:iop16|GrayCounter:greyLow
 20. Parameter Settings for User Entity Instance: FrontPanel01:fp_test|IOP16:iop16|IOP_ROM:IopRom|altsyncram:altsyncram_component
 21. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 22. altsyncram Parameter Settings by Entity Instance
 23. Port Connectivity Checks: "FrontPanel01:fp_test|IOP16:iop16|GrayCounter:greyLow"
 24. Port Connectivity Checks: "FrontPanel01:fp_test|IOP16:iop16"
 25. Signal Tap Logic Analyzer Settings
 26. In-System Memory Content Editor Settings
 27. Post-Synthesis Netlist Statistics for Top Partition
 28. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
 29. Elapsed Time Per Partition
 30. Connections to In-System Debugging Instance "auto_signaltap_0"
 31. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Jun 11 07:26:52 2021       ;
; Quartus Prime Version              ; 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Revision Name                      ; FrontPanel01                                ;
; Top-level Entity Name              ; FrontPanel01_test                           ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 1,466                                       ;
;     Total combinational functions  ; 1,007                                       ;
;     Dedicated logic registers      ; 998                                         ;
; Total registers                    ; 998                                         ;
; Total pins                         ; 7                                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 417,792                                     ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE15F23C8       ;                    ;
; Top-level entity name                                            ; FrontPanel01_test  ; FrontPanel01       ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; On                 ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                          ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                                                         ; Library     ;
+---------------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; ../../MultiComp (VHDL Template)/Components/Debounce/Debounce.vhd          ; yes             ; User VHDL File                               ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/Debounce/Debounce.vhd                                                 ;             ;
; ../../MultiComp (VHDL Template)/Components/COUNTER/n-bit-gray-counter.vhd ; yes             ; User VHDL File                               ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/COUNTER/n-bit-gray-counter.vhd                                        ;             ;
; ../../MultiComp (VHDL Template)/Components/I2C/i2c.vhd                    ; yes             ; User VHDL File                               ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/I2C/i2c.vhd                                                           ;             ;
; FrontPanel01_test.vhd                                                     ; yes             ; User VHDL File                               ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01/FrontPanel01_test.vhd                                              ;             ;
; FrontPanel01.vhd                                                          ; yes             ; User VHDL File                               ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01/FrontPanel01.vhd                                                   ;             ;
; IOP16.vhd                                                                 ; yes             ; User VHDL File                               ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01/IOP16.vhd                                                          ;             ;
; IOP_ROM.vhd                                                               ; yes             ; User Wizard-Generated File                   ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01/IOP_ROM.vhd                                                        ;             ;
; RegFile8x8.vhd                                                            ; yes             ; User VHDL File                               ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01/RegFile8x8.vhd                                                     ;             ;
; altsyncram.tdf                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                                                ;             ;
; stratix_ram_block.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                                         ;             ;
; lpm_mux.inc                                                               ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                                                   ;             ;
; lpm_decode.inc                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                                                ;             ;
; aglobal201.inc                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc                                                                                                ;             ;
; a_rdenreg.inc                                                             ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                                 ;             ;
; altrom.inc                                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altrom.inc                                                                                                    ;             ;
; altram.inc                                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.inc                                                                                                    ;             ;
; altdpram.inc                                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.inc                                                                                                  ;             ;
; db/altsyncram_unv3.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01/db/altsyncram_unv3.tdf                                             ;             ;
; db/altsyncram_q903.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01/db/altsyncram_q903.tdf                                             ;             ;
; ../IOP16_ASSEMBLER/FP01/FP01.mif                                          ; yes             ; Auto-Found Memory Initialization File        ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01/IOP16_ASSEMBLER/FP01/FP01.mif                                      ;             ;
; sld_mod_ram_rom.vhd                                                       ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd                                                                                           ;             ;
; sld_jtag_endpoint_adapter.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                                                 ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                         ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                                             ;             ;
; sld_rom_sr.vhd                                                            ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                                                ;             ;
; sld_signaltap.vhd                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_signaltap.vhd                                                                                             ;             ;
; sld_signaltap_impl.vhd                                                    ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                                                                        ;             ;
; sld_ela_control.vhd                                                       ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_ela_control.vhd                                                                                           ;             ;
; lpm_shiftreg.tdf                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                                                              ;             ;
; lpm_constant.inc                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_constant.inc                                                                                              ;             ;
; dffeea.inc                                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dffeea.inc                                                                                                    ;             ;
; sld_mbpmg.vhd                                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                                                                 ;             ;
; sld_ela_trigger_flow_mgr.vhd                                              ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                                                                  ;             ;
; sld_buffer_manager.vhd                                                    ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                                                                        ;             ;
; db/altsyncram_hb24.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01/db/altsyncram_hb24.tdf                                             ;             ;
; altdpram.tdf                                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.tdf                                                                                                  ;             ;
; memmodes.inc                                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/memmodes.inc                                                                                                ;             ;
; a_hdffe.inc                                                               ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_hdffe.inc                                                                                                   ;             ;
; alt_le_rden_reg.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                                                           ;             ;
; altsyncram.inc                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.inc                                                                                                ;             ;
; lpm_mux.tdf                                                               ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.tdf                                                                                                   ;             ;
; muxlut.inc                                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/muxlut.inc                                                                                                    ;             ;
; bypassff.inc                                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/bypassff.inc                                                                                                  ;             ;
; altshift.inc                                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift.inc                                                                                                  ;             ;
; db/mux_vsc.tdf                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01/db/mux_vsc.tdf                                                     ;             ;
; lpm_decode.tdf                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.tdf                                                                                                ;             ;
; declut.inc                                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/declut.inc                                                                                                    ;             ;
; lpm_compare.inc                                                           ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_compare.inc                                                                                               ;             ;
; db/decode_dvf.tdf                                                         ; yes             ; Auto-Generated Megafunction                  ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01/db/decode_dvf.tdf                                                  ;             ;
; lpm_counter.tdf                                                           ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_counter.tdf                                                                                               ;             ;
; lpm_add_sub.inc                                                           ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                                               ;             ;
; cmpconst.inc                                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/cmpconst.inc                                                                                                  ;             ;
; lpm_counter.inc                                                           ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_counter.inc                                                                                               ;             ;
; alt_counter_stratix.inc                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                                                                                       ;             ;
; db/cntr_vgi.tdf                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01/db/cntr_vgi.tdf                                                    ;             ;
; db/cmpr_sgc.tdf                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01/db/cmpr_sgc.tdf                                                    ;             ;
; db/cntr_o9j.tdf                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01/db/cntr_o9j.tdf                                                    ;             ;
; db/cntr_qgi.tdf                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01/db/cntr_qgi.tdf                                                    ;             ;
; db/cmpr_rgc.tdf                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01/db/cmpr_rgc.tdf                                                    ;             ;
; db/cntr_23j.tdf                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01/db/cntr_23j.tdf                                                    ;             ;
; db/cmpr_ngc.tdf                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01/db/cmpr_ngc.tdf                                                    ;             ;
; sld_hub.vhd                                                               ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                                                   ; altera_sld  ;
; db/ip/sldd3ad11c3/alt_sld_fab.v                                           ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01/db/ip/sldd3ad11c3/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sldd3ad11c3/submodules/alt_sld_fab_alt_sld_fab.v                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01/db/ip/sldd3ad11c3/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sldd3ad11c3/submodules/alt_sld_fab_alt_sld_fab_ident.sv             ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01/db/ip/sldd3ad11c3/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sldd3ad11c3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv          ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01/db/ip/sldd3ad11c3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sldd3ad11c3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd        ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01/db/ip/sldd3ad11c3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sldd3ad11c3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv          ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01/db/ip/sldd3ad11c3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                          ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                                              ;             ;
; db/altsyncram_qj04.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01/db/altsyncram_qj04.tdf                                             ;             ;
; db/altsyncram_m513.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01/db/altsyncram_m513.tdf                                             ;             ;
; ../IOP16_ASSEMBLER/testLED/testLED.mif                                    ; yes             ; Auto-Found Memory Initialization File        ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01/IOP16_ASSEMBLER/testLED/testLED.mif                                ;             ;
+---------------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+


+------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                            ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Estimated Total logic elements              ; 1,466                    ;
;                                             ;                          ;
; Total combinational functions               ; 1007                     ;
; Logic element usage by number of LUT inputs ;                          ;
;     -- 4 input functions                    ; 412                      ;
;     -- 3 input functions                    ; 349                      ;
;     -- <=2 input functions                  ; 246                      ;
;                                             ;                          ;
; Logic elements by mode                      ;                          ;
;     -- normal mode                          ; 855                      ;
;     -- arithmetic mode                      ; 152                      ;
;                                             ;                          ;
; Total registers                             ; 998                      ;
;     -- Dedicated logic registers            ; 998                      ;
;     -- I/O registers                        ; 0                        ;
;                                             ;                          ;
; I/O pins                                    ; 7                        ;
; Total memory bits                           ; 417792                   ;
;                                             ;                          ;
; Embedded Multiplier 9-bit elements          ; 0                        ;
;                                             ;                          ;
; Maximum fan-out node                        ; altera_internal_jtag~TDO ;
; Maximum fan-out                             ; 524                      ;
; Total fan-out                               ; 8024                     ;
; Average fan-out                             ; 3.84                     ;
+---------------------------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                           ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |FrontPanel01_test                                                                                                                      ; 1007 (1)            ; 998 (0)                   ; 417792      ; 0            ; 0       ; 0         ; 7    ; 0            ; |FrontPanel01_test                                                                                                                                                                                                                                                                                                                                            ; FrontPanel01_test                 ; work         ;
;    |Debouncer:debouncePB|                                                                                                               ; 26 (26)             ; 23 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FrontPanel01_test|Debouncer:debouncePB                                                                                                                                                                                                                                                                                                                       ; Debouncer                         ; work         ;
;    |FrontPanel01:fp_test|                                                                                                               ; 380 (67)            ; 205 (41)                  ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |FrontPanel01_test|FrontPanel01:fp_test                                                                                                                                                                                                                                                                                                                       ; FrontPanel01                      ; work         ;
;       |IOP16:iop16|                                                                                                                     ; 265 (86)            ; 130 (12)                  ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |FrontPanel01_test|FrontPanel01:fp_test|IOP16:iop16                                                                                                                                                                                                                                                                                                           ; IOP16                             ; work         ;
;          |GrayCounter:greyLow|                                                                                                          ; 3 (3)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FrontPanel01_test|FrontPanel01:fp_test|IOP16:iop16|GrayCounter:greyLow                                                                                                                                                                                                                                                                                       ; GrayCounter                       ; work         ;
;          |IOP_ROM:IopRom|                                                                                                               ; 79 (0)              ; 51 (0)                    ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |FrontPanel01_test|FrontPanel01:fp_test|IOP16:iop16|IOP_ROM:IopRom                                                                                                                                                                                                                                                                                            ; IOP_ROM                           ; work         ;
;             |altsyncram:altsyncram_component|                                                                                           ; 79 (0)              ; 51 (0)                    ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |FrontPanel01_test|FrontPanel01:fp_test|IOP16:iop16|IOP_ROM:IopRom|altsyncram:altsyncram_component                                                                                                                                                                                                                                                            ; altsyncram                        ; work         ;
;                |altsyncram_unv3:auto_generated|                                                                                         ; 79 (0)              ; 51 (0)                    ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |FrontPanel01_test|FrontPanel01:fp_test|IOP16:iop16|IOP_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_unv3:auto_generated                                                                                                                                                                                                                             ; altsyncram_unv3                   ; work         ;
;                   |altsyncram_q903:altsyncram1|                                                                                         ; 0 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |FrontPanel01_test|FrontPanel01:fp_test|IOP16:iop16|IOP_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_unv3:auto_generated|altsyncram_q903:altsyncram1                                                                                                                                                                                                 ; altsyncram_q903                   ; work         ;
;                   |sld_mod_ram_rom:mgl_prim2|                                                                                           ; 79 (57)             ; 51 (42)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FrontPanel01_test|FrontPanel01:fp_test|IOP16:iop16|IOP_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_unv3:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                   ; sld_mod_ram_rom                   ; work         ;
;                      |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                               ; 22 (22)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FrontPanel01_test|FrontPanel01:fp_test|IOP16:iop16|IOP_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_unv3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                ; sld_rom_sr                        ; work         ;
;          |RegFile8x8:RegFile|                                                                                                           ; 97 (97)             ; 64 (64)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FrontPanel01_test|FrontPanel01:fp_test|IOP16:iop16|RegFile8x8:RegFile                                                                                                                                                                                                                                                                                        ; RegFile8x8                        ; work         ;
;       |i2c:i2cIF|                                                                                                                       ; 48 (48)             ; 34 (34)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FrontPanel01_test|FrontPanel01:fp_test|i2c:i2cIF                                                                                                                                                                                                                                                                                                             ; i2c                               ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 181 (1)             ; 118 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FrontPanel01_test|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 180 (0)             ; 118 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FrontPanel01_test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 180 (0)             ; 118 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FrontPanel01_test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 180 (1)             ; 118 (6)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FrontPanel01_test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 179 (0)             ; 112 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FrontPanel01_test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 179 (140)           ; 112 (84)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FrontPanel01_test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 21 (21)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FrontPanel01_test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FrontPanel01_test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 419 (2)             ; 652 (44)                  ; 352256      ; 0            ; 0       ; 0         ; 0    ; 0            ; |FrontPanel01_test|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 417 (0)             ; 608 (0)                   ; 352256      ; 0            ; 0       ; 0         ; 0    ; 0            ; |FrontPanel01_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 417 (88)            ; 608 (258)                 ; 352256      ; 0            ; 0       ; 0         ; 0    ; 0            ; |FrontPanel01_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 29 (0)              ; 82 (82)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FrontPanel01_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FrontPanel01_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_dvf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FrontPanel01_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                                   ; decode_dvf                        ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 27 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FrontPanel01_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                     ; lpm_mux                           ; work         ;
;                   |mux_vsc:auto_generated|                                                                                              ; 27 (27)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FrontPanel01_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_vsc:auto_generated                                                                                                                              ; mux_vsc                           ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 352256      ; 0            ; 0       ; 0         ; 0    ; 0            ; |FrontPanel01_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_hb24:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 352256      ; 0            ; 0       ; 0         ; 0    ; 0            ; |FrontPanel01_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hb24:auto_generated                                                                                                                                                 ; altsyncram_hb24                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FrontPanel01_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FrontPanel01_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FrontPanel01_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 97 (97)             ; 74 (74)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FrontPanel01_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 4 (1)               ; 21 (1)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FrontPanel01_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FrontPanel01_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 2 (0)               ; 5 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FrontPanel01_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FrontPanel01_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 2 (0)               ; 2 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FrontPanel01_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FrontPanel01_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 1 (1)               ; 11 (1)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FrontPanel01_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FrontPanel01_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 138 (10)            ; 122 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FrontPanel01_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 8 (0)               ; 6 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FrontPanel01_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_vgi:auto_generated|                                                                                             ; 8 (8)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FrontPanel01_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_vgi:auto_generated                                                             ; cntr_vgi                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 13 (0)              ; 13 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FrontPanel01_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_o9j:auto_generated|                                                                                             ; 13 (13)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FrontPanel01_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated                                                                                      ; cntr_o9j                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)               ; 5 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FrontPanel01_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_qgi:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FrontPanel01_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_qgi:auto_generated                                                                            ; cntr_qgi                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FrontPanel01_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_23j:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FrontPanel01_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                               ; cntr_23j                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 27 (27)             ; 27 (27)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FrontPanel01_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 43 (43)             ; 43 (43)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FrontPanel01_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 27 (27)             ; 27 (27)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FrontPanel01_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FrontPanel01_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+----------------------------------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+----------------------------------+
; FrontPanel01:fp_test|IOP16:iop16|IOP_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_unv3:auto_generated|altsyncram_q903:altsyncram1|ALTSYNCRAM                                                 ; AUTO ; True Dual Port   ; 4096         ; 16           ; 4096         ; 16           ; 65536  ; ../IOP16_ASSEMBLER/FP01/FP01.mif ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hb24:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 8192         ; 43           ; 8192         ; 43           ; 352256 ; None                             ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                    ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                        ; IP Include File ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |FrontPanel01_test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |FrontPanel01_test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |FrontPanel01_test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |FrontPanel01_test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |FrontPanel01_test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |FrontPanel01_test|FrontPanel01:fp_test|IOP16:iop16|IOP_ROM:IopRom                                                                                                                                                                                                                     ; IOP_ROM.vhd     ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------+
; State Machine - |FrontPanel01_test|FrontPanel01:fp_test|i2c:i2cIF|state                                 ;
+---------------+--------------+--------------+-------------+--------------+---------------+--------------+
; Name          ; state.s_done ; state.s_stop ; state.s_ack ; state.s_data ; state.s_start ; state.s_idle ;
+---------------+--------------+--------------+-------------+--------------+---------------+--------------+
; state.s_idle  ; 0            ; 0            ; 0           ; 0            ; 0             ; 0            ;
; state.s_start ; 0            ; 0            ; 0           ; 0            ; 1             ; 1            ;
; state.s_data  ; 0            ; 0            ; 0           ; 1            ; 0             ; 1            ;
; state.s_ack   ; 0            ; 0            ; 1           ; 0            ; 0             ; 1            ;
; state.s_stop  ; 0            ; 1            ; 0           ; 0            ; 0             ; 1            ;
; state.s_done  ; 1            ; 0            ; 0           ; 0            ; 0             ; 1            ;
+---------------+--------------+--------------+-------------+--------------+---------------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                                                          ;
+------------------------------------------------------------------+------------------------------------------------------------------+------------------------+
; Latch Name                                                       ; Latch Enable Signal                                              ; Free of Timing Hazards ;
+------------------------------------------------------------------+------------------------------------------------------------------+------------------------+
; FrontPanel01:fp_test|IOP16:iop16|RegFile8x8:RegFile|o_DataOut[0] ; FrontPanel01:fp_test|IOP16:iop16|RegFile8x8:RegFile|o_DataOut[7] ; yes                    ;
; FrontPanel01:fp_test|IOP16:iop16|RegFile8x8:RegFile|o_DataOut[1] ; FrontPanel01:fp_test|IOP16:iop16|RegFile8x8:RegFile|o_DataOut[7] ; yes                    ;
; FrontPanel01:fp_test|IOP16:iop16|RegFile8x8:RegFile|o_DataOut[2] ; FrontPanel01:fp_test|IOP16:iop16|RegFile8x8:RegFile|o_DataOut[7] ; yes                    ;
; FrontPanel01:fp_test|IOP16:iop16|RegFile8x8:RegFile|o_DataOut[3] ; FrontPanel01:fp_test|IOP16:iop16|RegFile8x8:RegFile|o_DataOut[7] ; yes                    ;
; FrontPanel01:fp_test|IOP16:iop16|RegFile8x8:RegFile|o_DataOut[4] ; FrontPanel01:fp_test|IOP16:iop16|RegFile8x8:RegFile|o_DataOut[7] ; yes                    ;
; FrontPanel01:fp_test|IOP16:iop16|RegFile8x8:RegFile|o_DataOut[5] ; FrontPanel01:fp_test|IOP16:iop16|RegFile8x8:RegFile|o_DataOut[7] ; yes                    ;
; FrontPanel01:fp_test|IOP16:iop16|RegFile8x8:RegFile|o_DataOut[6] ; FrontPanel01:fp_test|IOP16:iop16|RegFile8x8:RegFile|o_DataOut[7] ; yes                    ;
; FrontPanel01:fp_test|IOP16:iop16|RegFile8x8:RegFile|o_DataOut[7] ; FrontPanel01:fp_test|IOP16:iop16|RegFile8x8:RegFile|o_DataOut[7] ; yes                    ;
; FrontPanel01:fp_test|IOP16:iop16|w_zBit                          ; GND                                                              ; yes                    ;
; Number of user-specified and inferred latches = 9                ;                                                                  ;                        ;
+------------------------------------------------------------------+------------------------------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+----------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                           ;
+---------------------------------------------+------------------------------------------------+
; Register name                               ; Reason for Removal                             ;
+---------------------------------------------+------------------------------------------------+
; FrontPanel01:fp_test|i2c:i2cIF|state.s_done ; Lost fanout                                    ;
; Debouncer:debouncePB|dig_counter[0]         ; Merged with FrontPanel01:fp_test|w_i2cCount[0] ;
; Debouncer:debouncePB|dig_counter[18,19]     ; Lost fanout                                    ;
; Total Number of Removed Registers = 4       ;                                                ;
+---------------------------------------------+------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 998   ;
; Number of registers using Synchronous Clear  ; 71    ;
; Number of registers using Synchronous Load   ; 93    ;
; Number of registers using Asynchronous Clear ; 293   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 557   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; FrontPanel01:fp_test|o_UsrLed                                                                                                                                                                                                                                                                                                   ; 2       ;
; Debouncer:debouncePB|o_PinOut                                                                                                                                                                                                                                                                                                   ; 46      ;
; FrontPanel01:fp_test|i2c:i2cIF|w_scl                                                                                                                                                                                                                                                                                            ; 2       ;
; FrontPanel01:fp_test|i2c:i2cIF|w_sda                                                                                                                                                                                                                                                                                            ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[12]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[13]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 20                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |FrontPanel01_test|FrontPanel01:fp_test|IOP16:iop16|IOP_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_unv3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |FrontPanel01_test|FrontPanel01:fp_test|IOP16:iop16|IOP_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_unv3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                                                                                                                                                             ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |FrontPanel01_test|FrontPanel01:fp_test|IOP16:iop16|IOP_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_unv3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FrontPanel01_test|FrontPanel01:fp_test|IOP16:iop16|RegFile8x8:RegFile|w_regFR0[5]                                                                                                                                                                                                                                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FrontPanel01_test|FrontPanel01:fp_test|IOP16:iop16|RegFile8x8:RegFile|w_regFR1[4]                                                                                                                                                                                                                                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FrontPanel01_test|FrontPanel01:fp_test|IOP16:iop16|RegFile8x8:RegFile|w_regFR2[7]                                                                                                                                                                                                                                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FrontPanel01_test|FrontPanel01:fp_test|IOP16:iop16|RegFile8x8:RegFile|w_regFR3[3]                                                                                                                                                                                                                                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FrontPanel01_test|FrontPanel01:fp_test|IOP16:iop16|RegFile8x8:RegFile|w_regFR4[7]                                                                                                                                                                                                                                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FrontPanel01_test|FrontPanel01:fp_test|IOP16:iop16|RegFile8x8:RegFile|w_regFR5[1]                                                                                                                                                                                                                                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FrontPanel01_test|FrontPanel01:fp_test|IOP16:iop16|RegFile8x8:RegFile|w_regFR6[3]                                                                                                                                                                                                                                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FrontPanel01_test|FrontPanel01:fp_test|IOP16:iop16|RegFile8x8:RegFile|w_regFR7[6]                                                                                                                                                                                                                                                                                          ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |FrontPanel01_test|FrontPanel01:fp_test|IOP16:iop16|IOP_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_unv3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]                                                                                                                                              ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FrontPanel01_test|FrontPanel01:fp_test|i2c:i2cIF|w_shift_reg[5]                                                                                                                                                                                                                                                                                                            ;
; 5:1                ; 3 bits    ; 9 LEs         ; 3 LEs                ; 6 LEs                  ; Yes        ; |FrontPanel01_test|FrontPanel01:fp_test|i2c:i2cIF|w_nbit[0]                                                                                                                                                                                                                                                                                                                 ;
; 6:1                ; 12 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |FrontPanel01_test|FrontPanel01:fp_test|IOP16:iop16|w_PC_out[4]                                                                                                                                                                                                                                                                                                             ;
; 26:1               ; 4 bits    ; 68 LEs        ; 48 LEs               ; 20 LEs                 ; Yes        ; |FrontPanel01_test|FrontPanel01:fp_test|IOP16:iop16|IOP_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_unv3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]                                                                                                                                                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |FrontPanel01_test|FrontPanel01:fp_test|IOP16:iop16|w_AluOut[3]                                                                                                                                                                                                                                                                                                             ;
; 9:1                ; 8 bits    ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |FrontPanel01_test|FrontPanel01:fp_test|IOP16:iop16|RegFile8x8:RegFile|o_DataOut[7]                                                                                                                                                                                                                                                                                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |FrontPanel01_test|FrontPanel01:fp_test|IOP16:iop16|w_regFileIn[3]                                                                                                                                                                                                                                                                                                          ;
; 7:1                ; 6 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |FrontPanel01_test|FrontPanel01:fp_test|w_PERIP_DATA_IN[3]                                                                                                                                                                                                                                                                                                                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FrontPanel01_test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]                    ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |FrontPanel01_test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][8]                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |FrontPanel01_test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FrontPanel01_test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]                           ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |FrontPanel01_test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7]                           ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |FrontPanel01_test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]              ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |FrontPanel01_test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |FrontPanel01_test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]                             ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |FrontPanel01_test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                             ;
; 34:1               ; 4 bits    ; 88 LEs        ; 60 LEs               ; 28 LEs                 ; Yes        ; |FrontPanel01_test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                      ;
; 28:1               ; 4 bits    ; 72 LEs        ; 48 LEs               ; 24 LEs                 ; Yes        ; |FrontPanel01_test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------+
; Source assignments for FrontPanel01:fp_test|IOP16:iop16     ;
+------------------------------+-------+------+---------------+
; Assignment                   ; Value ; From ; To            ;
+------------------------------+-------+------+---------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_lowCount[2] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_lowCount[2] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_lowCount[1] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_lowCount[1] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_lowCount[0] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_lowCount[0] ;
+------------------------------+-------+------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FrontPanel01:fp_test|IOP16:iop16|IOP_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_unv3:auto_generated|altsyncram_q903:altsyncram1 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FrontPanel01:fp_test|IOP16:iop16|GrayCounter:greyLow ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; n              ; 3     ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FrontPanel01:fp_test|IOP16:iop16|IOP_ROM:IopRom|altsyncram:altsyncram_component ;
+------------------------------------+----------------------------------+------------------------------------------------------+
; Parameter Name                     ; Value                            ; Type                                                 ;
+------------------------------------+----------------------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                               ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                              ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                               ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                              ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                                ; Untyped                                              ;
; OPERATION_MODE                     ; ROM                              ; Untyped                                              ;
; WIDTH_A                            ; 16                               ; Signed Integer                                       ;
; WIDTHAD_A                          ; 12                               ; Signed Integer                                       ;
; NUMWORDS_A                         ; 4096                             ; Signed Integer                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED                     ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                             ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                             ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                             ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                             ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                             ; Untyped                                              ;
; WIDTH_B                            ; 1                                ; Signed Integer                                       ;
; WIDTHAD_B                          ; 1                                ; Signed Integer                                       ;
; NUMWORDS_B                         ; 0                                ; Signed Integer                                       ;
; INDATA_REG_B                       ; CLOCK1                           ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                           ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1                           ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK1                           ; Untyped                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                     ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1                           ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                             ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                             ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                             ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                             ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                             ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                             ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                                ; Signed Integer                                       ;
; WIDTH_BYTEENA_B                    ; 1                                ; Signed Integer                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                             ; Untyped                                              ;
; BYTE_SIZE                          ; 8                                ; Signed Integer                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                        ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ             ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ             ; Untyped                                              ;
; INIT_FILE                          ; ../IOP16_ASSEMBLER/FP01/FP01.mif ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                           ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                                ; Signed Integer                                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                           ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                           ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                           ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                           ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                  ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                  ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                            ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                            ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                                ; Signed Integer                                       ;
; DEVICE_FAMILY                      ; Cyclone IV E                     ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_unv3                  ; Untyped                                              ;
+------------------------------------+----------------------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                   ;
+-------------------------------------------------+--------------------------------+----------------+
; Parameter Name                                  ; Value                          ; Type           ;
+-------------------------------------------------+--------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                  ; String         ;
; sld_node_info                                   ; 805334528                      ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                ; String         ;
; SLD_IP_VERSION                                  ; 6                              ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                              ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                              ; Signed Integer ;
; sld_data_bits                                   ; 43                             ; Untyped        ;
; sld_trigger_bits                                ; 1                              ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                             ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                          ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                          ; Signed Integer ;
; sld_incremental_routing                         ; 1                              ; Untyped        ;
; sld_sample_depth                                ; 8192                           ; Untyped        ;
; sld_segment_size                                ; 8192                           ; Untyped        ;
; sld_ram_block_type                              ; AUTO                           ; Untyped        ;
; sld_state_bits                                  ; 11                             ; Untyped        ;
; sld_buffer_full_stop                            ; 1                              ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                              ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                              ; Signed Integer ;
; sld_trigger_level                               ; 1                              ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                              ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                              ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                              ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                              ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                              ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                       ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                              ; Untyped        ;
; sld_trigger_pipeline                            ; 0                              ; Untyped        ;
; sld_ram_pipeline                                ; 0                              ; Untyped        ;
; sld_counter_pipeline                            ; 0                              ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                              ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                           ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                           ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                           ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                           ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                           ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                           ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                           ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                           ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                           ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                           ; String         ;
; sld_inversion_mask_length                       ; 30                             ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                              ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd      ; String         ;
; sld_state_flow_use_generated                    ; 0                              ; Untyped        ;
; sld_current_resource_width                      ; 1                              ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                            ; Untyped        ;
; sld_storage_qualifier_bits                      ; 43                             ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                              ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                            ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                              ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                              ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                          ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                              ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                              ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                              ; Signed Integer ;
+-------------------------------------------------+--------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                            ;
+-------------------------------------------+---------------------------------------------------------------------------------+
; Name                                      ; Value                                                                           ;
+-------------------------------------------+---------------------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                               ;
; Entity Instance                           ; FrontPanel01:fp_test|IOP16:iop16|IOP_ROM:IopRom|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                             ;
;     -- WIDTH_A                            ; 16                                                                              ;
;     -- NUMWORDS_A                         ; 4096                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                    ;
;     -- WIDTH_B                            ; 1                                                                               ;
;     -- NUMWORDS_B                         ; 0                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                       ;
+-------------------------------------------+---------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "FrontPanel01:fp_test|IOP16:iop16|GrayCounter:greyLow" ;
+------+-------+----------+--------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                ;
+------+-------+----------+--------------------------------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                                           ;
+------+-------+----------+--------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FrontPanel01:fp_test|IOP16:iop16"                                                       ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; periphrd ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 1                   ; 43               ; 8192         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                                                                   ;
+----------------+-------------+-------+-------+------------+----------------------------------------------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                                                                             ;
+----------------+-------------+-------+-------+------------+----------------------------------------------------------------------------------------------------------------+
; 0              ; IORO        ; 16    ; 4096  ; Read/Write ; FrontPanel01:fp_test|IOP16:iop16|IOP_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_unv3:auto_generated ;
+----------------+-------------+-------+-------+------------+----------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 76                          ;
; cycloneiii_ff         ; 228                         ;
;     CLR               ; 9                           ;
;     ENA               ; 136                         ;
;     ENA CLR           ; 13                          ;
;     ENA CLR SCLR      ; 1                           ;
;     ENA CLR SLD       ; 14                          ;
;     ENA SCLR          ; 19                          ;
;     SCLR              ; 3                           ;
;     plain             ; 33                          ;
; cycloneiii_io_obuf    ; 2                           ;
; cycloneiii_lcell_comb ; 407                         ;
;     arith             ; 52                          ;
;         2 data inputs ; 40                          ;
;         3 data inputs ; 12                          ;
;     normal            ; 355                         ;
;         1 data inputs ; 12                          ;
;         2 data inputs ; 29                          ;
;         3 data inputs ; 96                          ;
;         4 data inputs ; 218                         ;
; cycloneiii_ram_block  ; 16                          ;
;                       ;                             ;
; Max LUT depth         ; 10.00                       ;
; Average LUT depth     ; 4.01                        ;
+-----------------------+-----------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; boundary_port         ; 173                                      ;
; cycloneiii_ff         ; 118                                      ;
;     CLR               ; 6                                        ;
;     ENA               ; 16                                       ;
;     ENA CLR           ; 50                                       ;
;     ENA CLR SLD       ; 9                                        ;
;     ENA SCLR          ; 5                                        ;
;     ENA SLD           ; 9                                        ;
;     SCLR              ; 7                                        ;
;     plain             ; 16                                       ;
; cycloneiii_lcell_comb ; 181                                      ;
;     arith             ; 8                                        ;
;         2 data inputs ; 8                                        ;
;     normal            ; 173                                      ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 6                                        ;
;         2 data inputs ; 25                                       ;
;         3 data inputs ; 80                                       ;
;         4 data inputs ; 61                                       ;
;                       ;                                          ;
; Max LUT depth         ; 4.00                                     ;
; Average LUT depth     ; 1.83                                     ;
+-----------------------+------------------------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:02     ;
; sld_hub:auto_hub ; 00:00:01     ;
+------------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                      ;
+-----------------------------------------------+---------------+-----------+--------------------------------+-------------------+----------------------------------------------------------+---------+
; Name                                          ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                        ; Details ;
+-----------------------------------------------+---------------+-----------+--------------------------------+-------------------+----------------------------------------------------------+---------+
; Debouncer:debouncePB|o_PinOut                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Debouncer:debouncePB|o_PinOut~_wirecell                  ; N/A     ;
; FrontPanel01:fp_test|IOP16:iop16|periphAdr[0] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FrontPanel01:fp_test|IOP16:iop16|periphAdr[0]~0_wirecell ; N/A     ;
; FrontPanel01:fp_test|IOP16:iop16|periphAdr[1] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FrontPanel01:fp_test|IOP16:iop16|periphAdr[1]~1          ; N/A     ;
; FrontPanel01:fp_test|IOP16:iop16|periphAdr[2] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FrontPanel01:fp_test|IOP16:iop16|periphAdr[2]~2          ; N/A     ;
; FrontPanel01:fp_test|IOP16:iop16|periphAdr[3] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FrontPanel01:fp_test|IOP16:iop16|periphAdr[3]~3          ; N/A     ;
; FrontPanel01:fp_test|IOP16:iop16|periphAdr[4] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FrontPanel01:fp_test|IOP16:iop16|periphAdr[4]~4          ; N/A     ;
; FrontPanel01:fp_test|IOP16:iop16|periphAdr[5] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FrontPanel01:fp_test|IOP16:iop16|periphAdr[5]~5          ; N/A     ;
; FrontPanel01:fp_test|IOP16:iop16|periphAdr[6] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FrontPanel01:fp_test|IOP16:iop16|periphAdr[6]~6          ; N/A     ;
; FrontPanel01:fp_test|IOP16:iop16|periphAdr[7] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FrontPanel01:fp_test|IOP16:iop16|periphAdr[7]~7          ; N/A     ;
; FrontPanel01:fp_test|IOP16:iop16|periphIn[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FrontPanel01:fp_test|w_PERIP_DATA_IN[0]~11               ; N/A     ;
; FrontPanel01:fp_test|IOP16:iop16|periphIn[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FrontPanel01:fp_test|w_PERIP_DATA_IN[1]~14               ; N/A     ;
; FrontPanel01:fp_test|IOP16:iop16|periphIn[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FrontPanel01:fp_test|w_PERIP_DATA_IN[2]~19               ; N/A     ;
; FrontPanel01:fp_test|IOP16:iop16|periphIn[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FrontPanel01:fp_test|w_PERIP_DATA_IN[3]~23               ; N/A     ;
; FrontPanel01:fp_test|IOP16:iop16|periphIn[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FrontPanel01:fp_test|w_PERIP_DATA_IN[4]~27               ; N/A     ;
; FrontPanel01:fp_test|IOP16:iop16|periphIn[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FrontPanel01:fp_test|w_PERIP_DATA_IN[5]~31               ; N/A     ;
; FrontPanel01:fp_test|IOP16:iop16|periphIn[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FrontPanel01:fp_test|w_PERIP_DATA_IN[6]~35               ; N/A     ;
; FrontPanel01:fp_test|IOP16:iop16|periphIn[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FrontPanel01:fp_test|w_PERIP_DATA_IN[7]~39               ; N/A     ;
; FrontPanel01:fp_test|IOP16:iop16|periphOut[0] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FrontPanel01:fp_test|IOP16:iop16|periphOut[0]~0          ; N/A     ;
; FrontPanel01:fp_test|IOP16:iop16|periphOut[1] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FrontPanel01:fp_test|IOP16:iop16|periphOut[1]~1          ; N/A     ;
; FrontPanel01:fp_test|IOP16:iop16|periphOut[2] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FrontPanel01:fp_test|IOP16:iop16|periphOut[2]~2          ; N/A     ;
; FrontPanel01:fp_test|IOP16:iop16|periphOut[3] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FrontPanel01:fp_test|IOP16:iop16|periphOut[3]~3          ; N/A     ;
; FrontPanel01:fp_test|IOP16:iop16|periphOut[4] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FrontPanel01:fp_test|IOP16:iop16|periphOut[4]~4          ; N/A     ;
; FrontPanel01:fp_test|IOP16:iop16|periphOut[5] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FrontPanel01:fp_test|IOP16:iop16|periphOut[5]~5          ; N/A     ;
; FrontPanel01:fp_test|IOP16:iop16|periphOut[6] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FrontPanel01:fp_test|IOP16:iop16|periphOut[6]~6          ; N/A     ;
; FrontPanel01:fp_test|IOP16:iop16|periphOut[7] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FrontPanel01:fp_test|IOP16:iop16|periphOut[7]~7          ; N/A     ;
; FrontPanel01:fp_test|IOP16:iop16|periphRd     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FrontPanel01:fp_test|IOP16:iop16|periphRd~0              ; N/A     ;
; FrontPanel01:fp_test|IOP16:iop16|periphWr     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FrontPanel01:fp_test|IOP16:iop16|periphWr~0              ; N/A     ;
; FrontPanel01:fp_test|IOP16:iop16|w_PC_out[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FrontPanel01:fp_test|IOP16:iop16|w_PC_out[0]             ; N/A     ;
; FrontPanel01:fp_test|IOP16:iop16|w_PC_out[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FrontPanel01:fp_test|IOP16:iop16|w_PC_out[10]            ; N/A     ;
; FrontPanel01:fp_test|IOP16:iop16|w_PC_out[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FrontPanel01:fp_test|IOP16:iop16|w_PC_out[11]            ; N/A     ;
; FrontPanel01:fp_test|IOP16:iop16|w_PC_out[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FrontPanel01:fp_test|IOP16:iop16|w_PC_out[1]             ; N/A     ;
; FrontPanel01:fp_test|IOP16:iop16|w_PC_out[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FrontPanel01:fp_test|IOP16:iop16|w_PC_out[2]             ; N/A     ;
; FrontPanel01:fp_test|IOP16:iop16|w_PC_out[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FrontPanel01:fp_test|IOP16:iop16|w_PC_out[3]             ; N/A     ;
; FrontPanel01:fp_test|IOP16:iop16|w_PC_out[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FrontPanel01:fp_test|IOP16:iop16|w_PC_out[4]             ; N/A     ;
; FrontPanel01:fp_test|IOP16:iop16|w_PC_out[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FrontPanel01:fp_test|IOP16:iop16|w_PC_out[5]             ; N/A     ;
; FrontPanel01:fp_test|IOP16:iop16|w_PC_out[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FrontPanel01:fp_test|IOP16:iop16|w_PC_out[6]             ; N/A     ;
; FrontPanel01:fp_test|IOP16:iop16|w_PC_out[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FrontPanel01:fp_test|IOP16:iop16|w_PC_out[7]             ; N/A     ;
; FrontPanel01:fp_test|IOP16:iop16|w_PC_out[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FrontPanel01:fp_test|IOP16:iop16|w_PC_out[8]             ; N/A     ;
; FrontPanel01:fp_test|IOP16:iop16|w_PC_out[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FrontPanel01:fp_test|IOP16:iop16|w_PC_out[9]             ; N/A     ;
; FrontPanel01:fp_test|IOP16:iop16|w_wrRegF     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FrontPanel01:fp_test|IOP16:iop16|w_wrRegF~1              ; N/A     ;
; FrontPanel01:fp_test|IOP16:iop16|w_zBit       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FrontPanel01:fp_test|IOP16:iop16|w_zBit                  ; N/A     ;
; FrontPanel01:fp_test|w_i2c_400KHz             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FrontPanel01:fp_test|w_i2c_400KHz                        ; N/A     ;
; io_I2C_SCL                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; io_I2C_SCL                                               ; N/A     ;
; io_I2C_SCL                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; io_I2C_SCL                                               ; N/A     ;
; io_I2C_SDA                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; io_I2C_SDA                                               ; N/A     ;
; auto_signaltap_0|gnd                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                      ; N/A     ;
; auto_signaltap_0|gnd                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                      ; N/A     ;
; auto_signaltap_0|gnd                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                      ; N/A     ;
; auto_signaltap_0|gnd                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                      ; N/A     ;
; auto_signaltap_0|gnd                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                      ; N/A     ;
; auto_signaltap_0|gnd                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                      ; N/A     ;
; auto_signaltap_0|gnd                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                      ; N/A     ;
; auto_signaltap_0|gnd                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                      ; N/A     ;
; auto_signaltap_0|gnd                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                      ; N/A     ;
; auto_signaltap_0|gnd                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                      ; N/A     ;
; auto_signaltap_0|gnd                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                      ; N/A     ;
; auto_signaltap_0|gnd                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                      ; N/A     ;
; auto_signaltap_0|gnd                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                      ; N/A     ;
; auto_signaltap_0|gnd                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                      ; N/A     ;
; auto_signaltap_0|gnd                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                      ; N/A     ;
; auto_signaltap_0|gnd                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                      ; N/A     ;
; auto_signaltap_0|gnd                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                      ; N/A     ;
; auto_signaltap_0|gnd                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                      ; N/A     ;
; auto_signaltap_0|vcc                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                      ; N/A     ;
; auto_signaltap_0|vcc                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                      ; N/A     ;
; auto_signaltap_0|vcc                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                      ; N/A     ;
; auto_signaltap_0|vcc                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                      ; N/A     ;
; auto_signaltap_0|vcc                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                      ; N/A     ;
; auto_signaltap_0|vcc                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                      ; N/A     ;
; auto_signaltap_0|vcc                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                      ; N/A     ;
; auto_signaltap_0|vcc                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                      ; N/A     ;
; auto_signaltap_0|vcc                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                      ; N/A     ;
; auto_signaltap_0|vcc                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                      ; N/A     ;
; auto_signaltap_0|vcc                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                      ; N/A     ;
; auto_signaltap_0|vcc                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                      ; N/A     ;
; auto_signaltap_0|vcc                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                      ; N/A     ;
; auto_signaltap_0|vcc                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                      ; N/A     ;
+-----------------------------------------------+---------------+-----------+--------------------------------+-------------------+----------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Fri Jun 11 07:26:15 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off FrontPanel01 -c FrontPanel01
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/debounce/debounce.vhd
    Info (12022): Found design unit 1: Debouncer-struct File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/Debounce/Debounce.vhd Line: 18
    Info (12023): Found entity 1: Debouncer File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/Debounce/Debounce.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/counter/n-bit-gray-counter.vhd
    Info (12022): Found design unit 1: GrayCounter-GrayCounter_beh File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/COUNTER/n-bit-gray-counter.vhd Line: 13
    Info (12023): Found entity 1: GrayCounter File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/COUNTER/n-bit-gray-counter.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/i2c/i2c.vhd
    Info (12022): Found design unit 1: i2c-rtc_arch File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/I2C/i2c.vhd Line: 65
    Info (12023): Found entity 1: i2c File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/I2C/i2c.vhd Line: 51
Info (12021): Found 2 design units, including 1 entities, in source file frontpanel01_test.vhd
    Info (12022): Found design unit 1: FrontPanel01_test-struct File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01/FrontPanel01_test.vhd Line: 44
    Info (12023): Found entity 1: FrontPanel01_test File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01/FrontPanel01_test.vhd Line: 28
Info (12021): Found 2 design units, including 1 entities, in source file frontpanel01.vhd
    Info (12022): Found design unit 1: FrontPanel01-struct File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01/FrontPanel01.vhd Line: 46
    Info (12023): Found entity 1: FrontPanel01 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01/FrontPanel01.vhd Line: 27
Info (12021): Found 2 design units, including 1 entities, in source file iop16.vhd
    Info (12022): Found design unit 1: IOP16-IOP16_beh File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01/IOP16.vhd Line: 51
    Info (12023): Found entity 1: IOP16 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01/IOP16.vhd Line: 37
Info (12021): Found 2 design units, including 1 entities, in source file iop_rom.vhd
    Info (12022): Found design unit 1: iop_rom-SYN File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01/IOP_ROM.vhd Line: 53
    Info (12023): Found entity 1: IOP_ROM File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01/IOP_ROM.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file regfile8x8.vhd
    Info (12022): Found design unit 1: RegFile8x8-RegFile8x8_beh File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01/RegFile8x8.vhd Line: 23
    Info (12023): Found entity 1: RegFile8x8 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01/RegFile8x8.vhd Line: 11
Info (12127): Elaborating entity "FrontPanel01_test" for the top level hierarchy
Info (12128): Elaborating entity "Debouncer" for hierarchy "Debouncer:debouncePB" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01/FrontPanel01_test.vhd Line: 52
Info (12128): Elaborating entity "FrontPanel01" for hierarchy "FrontPanel01:fp_test" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01/FrontPanel01_test.vhd Line: 61
Warning (10036): Verilog HDL or VHDL warning at FrontPanel01.vhd(54): object "w_periphRd" assigned a value but never read File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01/FrontPanel01.vhd Line: 54
Info (12128): Elaborating entity "IOP16" for hierarchy "FrontPanel01:fp_test|IOP16:iop16" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01/FrontPanel01.vhd Line: 89
Warning (10036): Verilog HDL or VHDL warning at IOP16.vhd(72): object "w_OP_NOP" assigned a value but never read File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01/IOP16.vhd Line: 72
Info (10041): Inferred latch for "w_zBit" at IOP16.vhd(167) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01/IOP16.vhd Line: 167
Info (12128): Elaborating entity "GrayCounter" for hierarchy "FrontPanel01:fp_test|IOP16:iop16|GrayCounter:greyLow" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01/IOP16.vhd Line: 101
Info (12128): Elaborating entity "IOP_ROM" for hierarchy "FrontPanel01:fp_test|IOP16:iop16|IOP_ROM:IopRom" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01/IOP16.vhd Line: 115
Info (12128): Elaborating entity "altsyncram" for hierarchy "FrontPanel01:fp_test|IOP16:iop16|IOP_ROM:IopRom|altsyncram:altsyncram_component" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01/IOP_ROM.vhd Line: 60
Info (12130): Elaborated megafunction instantiation "FrontPanel01:fp_test|IOP16:iop16|IOP_ROM:IopRom|altsyncram:altsyncram_component" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01/IOP_ROM.vhd Line: 60
Info (12133): Instantiated megafunction "FrontPanel01:fp_test|IOP16:iop16|IOP_ROM:IopRom|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01/IOP_ROM.vhd Line: 60
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "../IOP16_ASSEMBLER/FP01/FP01.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=IORO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_unv3.tdf
    Info (12023): Found entity 1: altsyncram_unv3 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01/db/altsyncram_unv3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_unv3" for hierarchy "FrontPanel01:fp_test|IOP16:iop16|IOP_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_unv3:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_q903.tdf
    Info (12023): Found entity 1: altsyncram_q903 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01/db/altsyncram_q903.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_q903" for hierarchy "FrontPanel01:fp_test|IOP16:iop16|IOP_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_unv3:auto_generated|altsyncram_q903:altsyncram1" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01/db/altsyncram_unv3.tdf Line: 35
Critical Warning (127005): Memory depth (4096) in the design file differs from memory depth (18) in the Memory Initialization File "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01/IOP16_ASSEMBLER/FP01/FP01.mif" -- setting initial value for remaining addresses to 0 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01/IOP_ROM.vhd Line: 60
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "FrontPanel01:fp_test|IOP16:iop16|IOP_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_unv3:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01/db/altsyncram_unv3.tdf Line: 36
Info (12130): Elaborated megafunction instantiation "FrontPanel01:fp_test|IOP16:iop16|IOP_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_unv3:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01/db/altsyncram_unv3.tdf Line: 36
Info (12133): Instantiated megafunction "FrontPanel01:fp_test|IOP16:iop16|IOP_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_unv3:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01/db/altsyncram_unv3.tdf Line: 36
    Info (12134): Parameter "CVALUE" = "0000000000000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1229935183"
    Info (12134): Parameter "NUMWORDS" = "4096"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "5"
    Info (12134): Parameter "WIDTH_WORD" = "16"
    Info (12134): Parameter "WIDTHAD" = "12"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "FrontPanel01:fp_test|IOP16:iop16|IOP_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_unv3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 302
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "FrontPanel01:fp_test|IOP16:iop16|IOP_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_unv3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "FrontPanel01:fp_test|IOP16:iop16|IOP_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_unv3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 828
Info (12128): Elaborating entity "RegFile8x8" for hierarchy "FrontPanel01:fp_test|IOP16:iop16|RegFile8x8:RegFile" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01/IOP16.vhd Line: 186
Info (10041): Inferred latch for "o_DataOut[0]" at RegFile8x8.vhd(48) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01/RegFile8x8.vhd Line: 48
Info (10041): Inferred latch for "o_DataOut[1]" at RegFile8x8.vhd(48) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01/RegFile8x8.vhd Line: 48
Info (10041): Inferred latch for "o_DataOut[2]" at RegFile8x8.vhd(48) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01/RegFile8x8.vhd Line: 48
Info (10041): Inferred latch for "o_DataOut[3]" at RegFile8x8.vhd(48) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01/RegFile8x8.vhd Line: 48
Info (10041): Inferred latch for "o_DataOut[4]" at RegFile8x8.vhd(48) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01/RegFile8x8.vhd Line: 48
Info (10041): Inferred latch for "o_DataOut[5]" at RegFile8x8.vhd(48) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01/RegFile8x8.vhd Line: 48
Info (10041): Inferred latch for "o_DataOut[6]" at RegFile8x8.vhd(48) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01/RegFile8x8.vhd Line: 48
Info (10041): Inferred latch for "o_DataOut[7]" at RegFile8x8.vhd(48) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01/RegFile8x8.vhd Line: 48
Info (12128): Elaborating entity "i2c" for hierarchy "FrontPanel01:fp_test|i2c:i2cIF" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01/FrontPanel01.vhd Line: 101
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_hb24.tdf
    Info (12023): Found entity 1: altsyncram_hb24 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01/db/altsyncram_hb24.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_vsc.tdf
    Info (12023): Found entity 1: mux_vsc File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01/db/mux_vsc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01/db/decode_dvf.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_vgi.tdf
    Info (12023): Found entity 1: cntr_vgi File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01/db/cntr_vgi.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_sgc.tdf
    Info (12023): Found entity 1: cmpr_sgc File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01/db/cmpr_sgc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_o9j.tdf
    Info (12023): Found entity 1: cntr_o9j File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01/db/cntr_o9j.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_qgi.tdf
    Info (12023): Found entity 1: cntr_qgi File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01/db/cntr_qgi.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf
    Info (12023): Found entity 1: cmpr_rgc File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01/db/cmpr_rgc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01/db/cntr_23j.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01/db/cmpr_ngc.tdf Line: 23
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2021.06.11.07:26:37 Progress: Loading sldd3ad11c3/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldd3ad11c3/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01/db/ip/sldd3ad11c3/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldd3ad11c3/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01/db/ip/sldd3ad11c3/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldd3ad11c3/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01/db/ip/sldd3ad11c3/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldd3ad11c3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01/db/ip/sldd3ad11c3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sldd3ad11c3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01/db/ip/sldd3ad11c3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 142
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01/db/ip/sldd3ad11c3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldd3ad11c3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01/db/ip/sldd3ad11c3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (13012): Latch FrontPanel01:fp_test|IOP16:iop16|RegFile8x8:RegFile|o_DataOut[0] has unsafe behavior File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01/RegFile8x8.vhd Line: 48
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FrontPanel01:fp_test|IOP16:iop16|IOP_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_unv3:auto_generated|altsyncram_q903:altsyncram1|q_a[11] File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01/db/altsyncram_q903.tdf Line: 35
Warning (13012): Latch FrontPanel01:fp_test|IOP16:iop16|RegFile8x8:RegFile|o_DataOut[1] has unsafe behavior File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01/RegFile8x8.vhd Line: 48
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FrontPanel01:fp_test|IOP16:iop16|IOP_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_unv3:auto_generated|altsyncram_q903:altsyncram1|q_a[11] File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01/db/altsyncram_q903.tdf Line: 35
Warning (13012): Latch FrontPanel01:fp_test|IOP16:iop16|RegFile8x8:RegFile|o_DataOut[2] has unsafe behavior File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01/RegFile8x8.vhd Line: 48
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FrontPanel01:fp_test|IOP16:iop16|IOP_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_unv3:auto_generated|altsyncram_q903:altsyncram1|q_a[11] File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01/db/altsyncram_q903.tdf Line: 35
Warning (13012): Latch FrontPanel01:fp_test|IOP16:iop16|RegFile8x8:RegFile|o_DataOut[3] has unsafe behavior File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01/RegFile8x8.vhd Line: 48
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FrontPanel01:fp_test|IOP16:iop16|IOP_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_unv3:auto_generated|altsyncram_q903:altsyncram1|q_a[11] File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01/db/altsyncram_q903.tdf Line: 35
Warning (13012): Latch FrontPanel01:fp_test|IOP16:iop16|RegFile8x8:RegFile|o_DataOut[4] has unsafe behavior File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01/RegFile8x8.vhd Line: 48
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FrontPanel01:fp_test|IOP16:iop16|IOP_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_unv3:auto_generated|altsyncram_q903:altsyncram1|q_a[11] File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01/db/altsyncram_q903.tdf Line: 35
Warning (13012): Latch FrontPanel01:fp_test|IOP16:iop16|RegFile8x8:RegFile|o_DataOut[5] has unsafe behavior File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01/RegFile8x8.vhd Line: 48
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FrontPanel01:fp_test|IOP16:iop16|IOP_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_unv3:auto_generated|altsyncram_q903:altsyncram1|q_a[11] File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01/db/altsyncram_q903.tdf Line: 35
Warning (13012): Latch FrontPanel01:fp_test|IOP16:iop16|RegFile8x8:RegFile|o_DataOut[6] has unsafe behavior File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01/RegFile8x8.vhd Line: 48
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FrontPanel01:fp_test|IOP16:iop16|IOP_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_unv3:auto_generated|altsyncram_q903:altsyncram1|q_a[11] File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01/db/altsyncram_q903.tdf Line: 35
Warning (13012): Latch FrontPanel01:fp_test|IOP16:iop16|RegFile8x8:RegFile|o_DataOut[7] has unsafe behavior File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01/RegFile8x8.vhd Line: 48
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FrontPanel01:fp_test|IOP16:iop16|IOP_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_unv3:auto_generated|altsyncram_q903:altsyncram1|q_a[11] File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01/db/altsyncram_q903.tdf Line: 35
Info (13000): Registers with preset signals will power-up high File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/I2C/i2c.vhd Line: 77
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 3 registers lost all their fanouts during netlist optimizations.
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "FrontPanel01:fp_test|IOP16:iop16|w_lowCount[0]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01/IOP16.vhd Line: 54
    Info (17048): Logic cell "FrontPanel01:fp_test|IOP16:iop16|w_lowCount[2]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01/IOP16.vhd Line: 54
    Info (17048): Logic cell "FrontPanel01:fp_test|IOP16:iop16|w_lowCount[1]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01/IOP16.vhd Line: 54
Info (13000): Registers with preset signals will power-up high File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd Line: 386
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 77 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1588 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 7 input pins
    Info (21059): Implemented 2 output pins
    Info (21060): Implemented 2 bidirectional pins
    Info (21061): Implemented 1517 logic cells
    Info (21064): Implemented 59 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 20 warnings
    Info: Peak virtual memory: 4860 megabytes
    Info: Processing ended: Fri Jun 11 07:26:52 2021
    Info: Elapsed time: 00:00:37
    Info: Total CPU time (on all processors): 00:01:12


