#pragma once
#include "../../dlc-intrinsics.h"
#include "../../typehint.h"

#ifndef _ATAN2F_WITHOUT_UNARY_H_X86_
#define _ATAN2F_WITHOUT_UNARY_H_X86_

inline float8_128 __dlc_atan2f_without_unary(float8_128 a, float8_128 b)
{
    float8_128 result0;
    asm (
        "{V0@(pr0)  vr10 = mov.u32 %[input0];}"
        "{V0@(pr0)  vr11 = mov.u32 %[input1];}"
        "{"
        "pseudo@0	@pseudo imm_0 = 65535;"
        "pseudo@0	@pseudo imm_1 = 32767;"
        "V0@(pr0)	vr1 = and.u32 vr11, r44;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 65535;"
        "pseudo@0	@pseudo imm_1 = 32767;"
        "V0@(pr0)	vr2 = and.u32 vr10, r44;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 32640;"
        "V0@(pr0)	vmsk1 = lseq.f32 vr1, r36;"
        "V1@(pr0)	vr4 = add.f32 vr11, vr10;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 32640;"
        "V0@(pr0)	vmsk2 = lseq.f32 vr2, r36;"
        "V1@(pr0)	vr3 = sel vmsk1 vr4, vr3;"
        "}"
        "{"
        "V1@(pr0)	vr3 = sel vmsk2 vr4, vr3;"
        "}"
        "{"
        "V1@(pr0)	vr14 = mov.u32 vr10;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 65535;"
        "pseudo@0	@pseudo imm_1 = 32767;"
        "V0@(pr0)	vr16 = and.u32 vr14, r44;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 32640;"
        "V0@(pr0)	vmsk1 = lseq.f32 vr16, r36;"
        "V1@(pr0)	vr7 = add.f32 vr14, vr14;"
        "}"
        "{"
        "V1@(pr0)	vr15 = sel vmsk1 vr7, vr15;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 20608;"
        "pseudo@0	@pseudo imm_2 = 53376;"
        "V0@(pr0)	vmsk2 = lseq.f32 vr14, r38;"
        "V1@(pr0)	vmsk1 = gteq.f32 vr14, r36;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 4059;"
        "pseudo@0	@pseudo imm_1 = 16329;"
        "V1@(pr0)	vr15 = sel vmsk1 vr15, r44;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 4059;"
        "pseudo@0	@pseudo imm_1 = 49097;"
        "V1@(pr0)	vr15 = sel vmsk2 vr15, r44;"
        "}"
        "{"
        "V0@(pr0)	vr7 = mul.f32 vr16, r57;"
        "}"
        "{"
        "V0@(pr0)	(urf) = rcp.f32 vr7;"
        "MTR@(pr0)	vr7 = pop urf;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 20608;"
        "V0@(pr0)	vmsk1 = ls.f32 vr16, r36;"
        "V1@(pr0)	vr17 = sel vmsk1 vr17, vr7;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 4058;"
        "pseudo@0	@pseudo imm_1 = 16329;"
        "pseudo@0	@pseudo imm_2 = 8552;"
        "pseudo@0	@pseudo imm_3 = 13218;"
        "V0@(pr0)	vr4 = sel vmsk1 vr4, r44;"
        "V1@(pr0)	vr6 = sel vmsk1 vr6, r45;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 16320;"
        "V0@(pr0)	vr7 = mul.f32 vr16, r36;"
        "V1@(pr0)	vr7 = add.f32 vr7, r49;"
        "}"
        "{"
        "V0@(pr0)	(urf) = rcp.f32 vr7;"
        "MTR@(pr0)	vr7 = pop urf;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 16320;"
        "V1@(pr0)	vr12 = sub.f32 vr16, r36;"
        "}"
        "{"
        "V0@(pr0)	vr7 = mul.f32 vr7, vr12;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 16412;"
        "V0@(pr0)	vmsk1 = ls.f32 vr16, r36;"
        "V1@(pr0)	vr17 = sel vmsk1 vr17, vr7;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 39006;"
        "pseudo@0	@pseudo imm_1 = 16251;"
        "pseudo@0	@pseudo imm_2 = 4020;"
        "pseudo@0	@pseudo imm_3 = 13076;"
        "V0@(pr0)	vr4 = sel vmsk1 vr4, r44;"
        "V1@(pr0)	vr6 = sel vmsk1 vr6, r45;"
        "}"
        "{"
        "V1@(pr0)	vr7 = add.f32 vr16, r49;"
        "}"
        "{"
        "V0@(pr0)	(urf) = rcp.f32 vr7;"
        "V1@(pr0)	vr12 = sub.f32 vr16, r49;"
        "}"
        "{"
        "MTR@(pr0)	vr7 = pop urf;"
        "}"
        "{"
        "V0@(pr0)	vr7 = mul.f32 vr12, vr7;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 16280;"
        "V0@(pr0)	vmsk1 = ls.f32 vr16, r36;"
        "V1@(pr0)	vr17 = sel vmsk1 vr17, vr7;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 4058;"
        "pseudo@0	@pseudo imm_1 = 16201;"
        "pseudo@0	@pseudo imm_2 = 8552;"
        "pseudo@0	@pseudo imm_3 = 13090;"
        "V0@(pr0)	vr4 = sel vmsk1 vr4, r44;"
        "V1@(pr0)	vr6 = sel vmsk1 vr6, r45;"
        "}"
        "{"
        "V0@(pr0)	vr12 = mul.f32 vr16, r51;"
        "V1@(pr0)	vr7 = add.f32 vr16, r51;"
        "}"
        "{"
        "V0@(pr0)	(urf) = rcp.f32 vr7;"
        "V1@(pr0)	vr12 = sub.f32 vr12, r49;"
        "}"
        "{"
        "MTR@(pr0)	vr7 = pop urf;"
        "}"
        "{"
        "V0@(pr0)	vr7 = mul.f32 vr7, vr12;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 16176;"
        "V0@(pr0)	vmsk1 = ls.f32 vr16, r36;"
        "V1@(pr0)	vr17 = sel vmsk1 vr17, vr7;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 25400;"
        "pseudo@0	@pseudo imm_1 = 16109;"
        "pseudo@0	@pseudo imm_2 = 14185;"
        "pseudo@0	@pseudo imm_3 = 12716;"
        "V0@(pr0)	vr4 = sel vmsk1 vr4, r44;"
        "V1@(pr0)	vr6 = sel vmsk1 vr6, r45;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 16096;"
        "V0@(pr0)	vmsk1 = ls.f32 vr16, r36;"
        "}"
        "{"
        "V0@(pr0)	vr4 = sel vmsk1 vr4, r57;"
        "V1@(pr0)	vr6 = sel vmsk1 vr6, r57;"
        "}"
        "{"
        "V0@(pr0)	vr17 = sel vmsk1 vr17, vr14;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 12544;"
        "V0@(pr0)	vmsk1 = ls.f32 vr16, r36;"
        "V1@(pr0)	vr15 = sel vmsk1 vr15, vr14;"
        "}"
        "{"
        "V0@(pr0)	vr28 = mul.f32 vr17, vr17;"
        "}"
        "{"
        "V0@(pr0)	vr29 = mul.f32 vr28, vr28;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 27095;"
        "pseudo@0	@pseudo imm_1 = 15493;"
        "V0@(pr0)	vr30 = mul.f32 vr29, r44;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 55897;"
        "pseudo@0	@pseudo imm_1 = 15691;"
        "pseudo@0	@pseudo imm_2 = 41505;"
        "pseudo@0	@pseudo imm_3 = 48405;"
        "V0@(pr0)	vr31 = mul.f32 vr29, r45;"
        "V1@(pr0)	vr30 = add.f32 vr30, r44;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 61803;"
        "pseudo@0	@pseudo imm_1 = 48494;"
        "V0@(pr0)	vr30 = mul.f32 vr29, vr30;"
        "V1@(pr0)	vr31 = add.f32 vr31, r44;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 27445;"
        "pseudo@0	@pseudo imm_1 = 15752;"
        "V0@(pr0)	vr31 = mul.f32 vr29, vr31;"
        "V1@(pr0)	vr30 = add.f32 vr30, r44;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 34709;"
        "pseudo@0	@pseudo imm_1 = 48541;"
        "V0@(pr0)	vr30 = mul.f32 vr29, vr30;"
        "V1@(pr0)	vr31 = add.f32 vr31, r44;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 11886;"
        "pseudo@0	@pseudo imm_1 = 15802;"
        "V0@(pr0)	vr31 = mul.f32 vr29, vr31;"
        "V1@(pr0)	vr30 = add.f32 vr30, r44;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 36408;"
        "pseudo@0	@pseudo imm_1 = 48611;"
        "V0@(pr0)	vr30 = mul.f32 vr29, vr30;"
        "V1@(pr0)	vr31 = add.f32 vr31, r44;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 18725;"
        "pseudo@0	@pseudo imm_1 = 15890;"
        "V0@(pr0)	vr31 = mul.f32 vr29, vr31;"
        "V1@(pr0)	vr30 = add.f32 vr30, r44;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 52429;"
        "pseudo@0	@pseudo imm_1 = 48716;"
        "V0@(pr0)	vr30 = mul.f32 vr29, vr30;"
        "V1@(pr0)	vr31 = add.f32 vr31, r44;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 43690;"
        "pseudo@0	@pseudo imm_1 = 16042;"
        "V0@(pr0)	vr31 = mul.f32 vr29, vr31;"
        "V1@(pr0)	vr30 = add.f32 vr30, r44;"
        "}"
        "{"
        "V0@(pr0)	vr30 = mul.f32 vr28, vr30;"
        "}"
        "{"
        "V1@(pr0)	vr7 = add.f32 vr30, vr31;"
        "}"
        "{"
        "V0@(pr0)	vr7 = mul.f32 vr7, vr17;"
        "V1@(pr0)	vr12 = sub.f32 vr7, vr6;"
        "}"
        "{"
        "V1@(pr0)	vr12 = sub.f32 vr12, vr17;"
        "}"
        "{"
        "V1@(pr0)	vr12 = sub.f32 vr4, vr12;"
        "}"
        "{"
        "V1@(pr0)	vr7 = sub.f32 vr17, vr7;"
        "}"
        "{"
        "V0@(pr0)	vmsk1 = ls.f32 vr4, r46;"
        "V1@(pr0)	vr15 = sel vmsk1 vr15, vr7;"
        "}"
        "{"
        "V0@(pr0)	vmsk1 = ls.f32 vr14, r46;"
        "}"
        "{"
        "V0@(pr0)	vr7 = mul.f32 vr12, r57;"
        "V1@(pr0)	vr12 = sel vmsk1 vr12, vr7;"
        "}"
        "{"
        "V0@(pr0)	vmsk1 = gteq.f32 vr4, r46;"
        "V1@(pr0)	vr15 = sel vmsk1 vr15, vr12;"
        "}"
        "{"
        "V0@(pr0)	vr14 = mov.u32 vr15;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 16256;"
        "V0@(pr0)	vmsk1 = eq.f32 vr1, r36;"
        "V1@(pr0)	vr3 = sel vmsk1 vr3, vr14;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 31;"
        "V1@(pr0)	vr4 = shr.u32 vr10, r32;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 30;"
        "V0@(pr0)	vr4 = and.u32 vr4, r48;"
        "V1@(pr0)	vr6 = shr.u32 vr11, r32;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 2;"
        "V0@(pr0)	vr6 = and.u32 vr6, r32;"
        "V1@(pr0)	vr5 = or.u32 vr4, vr6;"
        "}"
        "{"
        "V1@(pr0)	vr12 = sub.s32 vr2, vr1;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 23;"
        "V1@(pr0)	vr12 = shra.s32 vr12, r32;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 65535;"
        "pseudo@0	@pseudo imm_1 = 32767;"
        "pseudo@0	@pseudo imm_2 = 0;"
        "pseudo@0	@pseudo imm_3 = 32640;"
        "V0@(pr0)	vr0 = and.u32 vr11, r44;"
        "V1@(pr0)	vmsk1 = eq.s32 vr0, r45;"
        "}"
        "{"
        "V0@(pr0)	vr15 = mul.f32 vr0, r50;"
        "V1@(pr0)	vr16 = mov.u32 vr0;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 23007;"
        "pseudo@0	@pseudo imm_1 = 24375;"
        "V0@(pr0)	vr17 = mov.u32 r44;"
        "V1@(pr0)	vr16 = shr.u32 vr16, r48;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 16320;"
        "V0@(pr0)	vr16 = sub.s32 vr17, vr16;"
        "V1@(pr0)	vr28 = mov.u32 r36;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 32768;"
        "V0@(pr0)	vr17 = mul.f32 vr16, vr16;"
        "V1@(pr0)	vr6 = and.u32 vr11, r36;"
        "}"
        "{"
        "V0@(pr0)	vr29 = mul.f32 vr15, vr17;"
        "V1@(pr0)	vr29 = sub.f32 vr28, vr29;"
        "}"
        "{"
        "V0@(pr0)	vr29 = mul.f32 vr29, vr16;"
        "V1@(pr0)	vr16 = mov.u32 vr29;"
        "}"
        "{"
        "V0@(pr0)	vr17 = mul.f32 vr16, vr16;"
        "V1@(pr0)	vmsk0 = eq.f32 vr11, r46;"
        "}"
        "{"
        "V0@(pr0)	vr29 = mul.f32 vr15, vr17;"
        "V1@(pr0)	vr29 = sub.f32 vr28, vr29;"
        "}"
        "{"
        "V0@(pr0)	vr29 = mul.f32 vr29, vr16;"
        "V1@(pr0)	vr16 = mov.u32 vr29;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 0;"
        "pseudo@0	@pseudo imm_1 = 32640;"
        "V0@(pr0)	vr17 = mul.f32 vr16, vr16;"
        "V1@(pr0)	vr7 = or.u32 vr6, r44;"
        "}"
        "{"
        "V0@(pr0)	vr29 = mul.f32 vr15, vr17;"
        "V1@(pr0)	vr29 = sub.f32 vr28, vr29;"
        "}"
        "{"
        "V0@(pr0)	vr29 = mul.f32 vr29, vr16;"
        "V1@(pr0)	vr16 = or.u32 vr6, r46;"
        "}"
        "{"
        "V0@(pr0)	vr15 = mul.f32 vr29, vr29;"
        "V1@(pr0)	vr15 = or.u32 vr6, vr15;"
        "}"
        "{"
        "V0@(pr0)	vr4 = sel vmsk0 vr15, vr7;"
        "V1@(pr0)	vr4 = sel vmsk1 vr4, vr16;"
        "}"
        "{"
        "V0@(pr0)	vr4 = mul.f32 vr4, vr10;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 65535;"
        "pseudo@0	@pseudo imm_1 = 32767;"
        "V0@(pr0)	vr14 = and.u32 vr4, r44;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 65535;"
        "pseudo@0	@pseudo imm_1 = 32767;"
        "V0@(pr0)	vr16 = and.u32 vr14, r44;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 32640;"
        "V0@(pr0)	vmsk1 = lseq.f32 vr16, r36;"
        "V1@(pr0)	vr7 = add.f32 vr14, vr14;"
        "}"
        "{"
        "V1@(pr0)	vr15 = sel vmsk1 vr7, vr15;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 20608;"
        "pseudo@0	@pseudo imm_2 = 53376;"
        "V0@(pr0)	vmsk2 = lseq.f32 vr14, r38;"
        "V1@(pr0)	vmsk1 = gteq.f32 vr14, r36;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 4059;"
        "pseudo@0	@pseudo imm_1 = 16329;"
        "V1@(pr0)	vr15 = sel vmsk1 vr15, r44;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 4059;"
        "pseudo@0	@pseudo imm_1 = 49097;"
        "V1@(pr0)	vr15 = sel vmsk2 vr15, r44;"
        "}"
        "{"
        "V0@(pr0)	vr7 = mul.f32 vr16, r57;"
        "}"
        "{"
        "V0@(pr0)	(urf) = rcp.f32 vr7;"
        "MTR@(pr0)	vr7 = pop urf;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 20608;"
        "V0@(pr0)	vmsk1 = ls.f32 vr16, r36;"
        "V1@(pr0)	vr17 = sel vmsk1 vr17, vr7;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 4058;"
        "pseudo@0	@pseudo imm_1 = 16329;"
        "pseudo@0	@pseudo imm_2 = 8552;"
        "pseudo@0	@pseudo imm_3 = 13218;"
        "V0@(pr0)	vr4 = sel vmsk1 vr4, r44;"
        "V1@(pr0)	vr6 = sel vmsk1 vr6, r45;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 16320;"
        "V0@(pr0)	vr7 = mul.f32 vr16, r36;"
        "V1@(pr0)	vr7 = add.f32 vr7, r49;"
        "}"
        "{"
        "V0@(pr0)	(urf) = rcp.f32 vr7;"
        "MTR@(pr0)	vr7 = pop urf;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 16320;"
        "V1@(pr0)	vr12 = sub.f32 vr16, r36;"
        "}"
        "{"
        "V0@(pr0)	vr7 = mul.f32 vr7, vr12;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 16412;"
        "V0@(pr0)	vmsk1 = ls.f32 vr16, r36;"
        "V1@(pr0)	vr17 = sel vmsk1 vr17, vr7;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 39006;"
        "pseudo@0	@pseudo imm_1 = 16251;"
        "pseudo@0	@pseudo imm_2 = 4020;"
        "pseudo@0	@pseudo imm_3 = 13076;"
        "V0@(pr0)	vr4 = sel vmsk1 vr4, r44;"
        "V1@(pr0)	vr6 = sel vmsk1 vr6, r45;"
        "}"
        "{"
        "V1@(pr0)	vr7 = add.f32 vr16, r49;"
        "}"
        "{"
        "V0@(pr0)	(urf) = rcp.f32 vr7;"
        "V1@(pr0)	vr12 = sub.f32 vr16, r49;"
        "}"
        "{"
        "MTR@(pr0)	vr7 = pop urf;"
        "}"
        "{"
        "V0@(pr0)	vr7 = mul.f32 vr12, vr7;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 16280;"
        "V0@(pr0)	vmsk1 = ls.f32 vr16, r36;"
        "V1@(pr0)	vr17 = sel vmsk1 vr17, vr7;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 4058;"
        "pseudo@0	@pseudo imm_1 = 16201;"
        "pseudo@0	@pseudo imm_2 = 8552;"
        "pseudo@0	@pseudo imm_3 = 13090;"
        "V0@(pr0)	vr4 = sel vmsk1 vr4, r44;"
        "V1@(pr0)	vr6 = sel vmsk1 vr6, r45;"
        "}"
        "{"
        "V0@(pr0)	vr12 = mul.f32 vr16, r51;"
        "V1@(pr0)	vr7 = add.f32 vr16, r51;"
        "}"
        "{"
        "V0@(pr0)	(urf) = rcp.f32 vr7;"
        "V1@(pr0)	vr12 = sub.f32 vr12, r49;"
        "}"
        "{"
        "MTR@(pr0)	vr7 = pop urf;"
        "}"
        "{"
        "V0@(pr0)	vr7 = mul.f32 vr7, vr12;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 16176;"
        "V0@(pr0)	vmsk1 = ls.f32 vr16, r36;"
        "V1@(pr0)	vr17 = sel vmsk1 vr17, vr7;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 25400;"
        "pseudo@0	@pseudo imm_1 = 16109;"
        "pseudo@0	@pseudo imm_2 = 14185;"
        "pseudo@0	@pseudo imm_3 = 12716;"
        "V0@(pr0)	vr4 = sel vmsk1 vr4, r44;"
        "V1@(pr0)	vr6 = sel vmsk1 vr6, r45;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 16096;"
        "V0@(pr0)	vmsk1 = ls.f32 vr16, r36;"
        "}"
        "{"
        "V0@(pr0)	vr4 = sel vmsk1 vr4, r57;"
        "V1@(pr0)	vr6 = sel vmsk1 vr6, r57;"
        "}"
        "{"
        "V0@(pr0)	vr17 = sel vmsk1 vr17, vr14;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 12544;"
        "V0@(pr0)	vmsk1 = ls.f32 vr16, r36;"
        "V1@(pr0)	vr15 = sel vmsk1 vr15, vr14;"
        "}"
        "{"
        "V0@(pr0)	vr28 = mul.f32 vr17, vr17;"
        "}"
        "{"
        "V0@(pr0)	vr29 = mul.f32 vr28, vr28;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 27095;"
        "pseudo@0	@pseudo imm_1 = 15493;"
        "V0@(pr0)	vr30 = mul.f32 vr29, r44;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 55897;"
        "pseudo@0	@pseudo imm_1 = 15691;"
        "pseudo@0	@pseudo imm_2 = 41505;"
        "pseudo@0	@pseudo imm_3 = 48405;"
        "V0@(pr0)	vr31 = mul.f32 vr29, r45;"
        "V1@(pr0)	vr30 = add.f32 vr30, r44;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 61803;"
        "pseudo@0	@pseudo imm_1 = 48494;"
        "V0@(pr0)	vr30 = mul.f32 vr29, vr30;"
        "V1@(pr0)	vr31 = add.f32 vr31, r44;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 27445;"
        "pseudo@0	@pseudo imm_1 = 15752;"
        "V0@(pr0)	vr31 = mul.f32 vr29, vr31;"
        "V1@(pr0)	vr30 = add.f32 vr30, r44;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 34709;"
        "pseudo@0	@pseudo imm_1 = 48541;"
        "V0@(pr0)	vr30 = mul.f32 vr29, vr30;"
        "V1@(pr0)	vr31 = add.f32 vr31, r44;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 11886;"
        "pseudo@0	@pseudo imm_1 = 15802;"
        "V0@(pr0)	vr31 = mul.f32 vr29, vr31;"
        "V1@(pr0)	vr30 = add.f32 vr30, r44;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 36408;"
        "pseudo@0	@pseudo imm_1 = 48611;"
        "V0@(pr0)	vr30 = mul.f32 vr29, vr30;"
        "V1@(pr0)	vr31 = add.f32 vr31, r44;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 18725;"
        "pseudo@0	@pseudo imm_1 = 15890;"
        "V0@(pr0)	vr31 = mul.f32 vr29, vr31;"
        "V1@(pr0)	vr30 = add.f32 vr30, r44;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 52429;"
        "pseudo@0	@pseudo imm_1 = 48716;"
        "V0@(pr0)	vr30 = mul.f32 vr29, vr30;"
        "V1@(pr0)	vr31 = add.f32 vr31, r44;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 43690;"
        "pseudo@0	@pseudo imm_1 = 16042;"
        "V0@(pr0)	vr31 = mul.f32 vr29, vr31;"
        "V1@(pr0)	vr30 = add.f32 vr30, r44;"
        "}"
        "{"
        "V0@(pr0)	vr30 = mul.f32 vr28, vr30;"
        "}"
        "{"
        "V1@(pr0)	vr7 = add.f32 vr30, vr31;"
        "}"
        "{"
        "V0@(pr0)	vr7 = mul.f32 vr7, vr17;"
        "V1@(pr0)	vr12 = sub.f32 vr7, vr6;"
        "}"
        "{"
        "V1@(pr0)	vr12 = sub.f32 vr12, vr17;"
        "}"
        "{"
        "V1@(pr0)	vr12 = sub.f32 vr4, vr12;"
        "}"
        "{"
        "V1@(pr0)	vr7 = sub.f32 vr17, vr7;"
        "}"
        "{"
        "V0@(pr0)	vmsk1 = ls.f32 vr4, r46;"
        "V1@(pr0)	vr15 = sel vmsk1 vr15, vr7;"
        "}"
        "{"
        "V0@(pr0)	vmsk1 = ls.f32 vr14, r46;"
        "}"
        "{"
        "V0@(pr0)	vr7 = mul.f32 vr12, r57;"
        "V1@(pr0)	vr12 = sel vmsk1 vr12, vr7;"
        "}"
        "{"
        "V0@(pr0)	vmsk1 = gteq.f32 vr4, r46;"
        "V1@(pr0)	vr15 = sel vmsk1 vr15, vr12;"
        "}"
        "{"
        "V0@(pr0)	vr14 = mov.u32 vr15;"
        "}"
        "{"
        "V1@(pr0)	vr13 = mov.u32 vr14;"
        "}"
        "{"
        "V1@(pr0)	vr12 = sub.s32 vr2, vr1;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 23;"
        "V1@(pr0)	vr12 = shra.s32 vr12, r32;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 48430;"
        "pseudo@0	@pseudo imm_1 = 46011;"
        "V1@(pr0)	vr4 = mov.u32 r44;"
        "}"
        "{"
        "V0@(pr0)	vr4 = mul.f32 vr4, r50;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 4059;"
        "pseudo@0	@pseudo imm_1 = 16329;"
        "V1@(pr0)	vr4 = add.f32 vr4, r44;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 60;"
        "V0@(pr0)	vmsk1 = gt.s32 vr12, r32;"
        "V1@(pr0)	vr13 = sel vmsk1 vr13, vr4;"
        "}"
        "{"
        "V1@(pr0)	vr4 = mov.u32 r46;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 65476;"
        "pseudo@0	@pseudo imm_1 = 65535;"
        "V0@(pr0)	vmsk1 = gteq.f32 vr11, r46;"
        "V1@(pr0)	vmsk2 = gteq.s32 vr12, r44;"
        "}"
        "{"
        "V1@(pr0)	vmsk3 = vor.f32 vmsk1, vmsk2;"
        "}"
        "{"
        "V1@(pr0)	vr13 = sel vmsk3 vr4, vr13;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 48430;"
        "pseudo@0	@pseudo imm_1 = 46011;"
        "V1@(pr0)	vr4 = sub.f32 vr13, r44;"
        "}"
        "{"
        "V0@(pr0)	vr6 = mov.u32 r52;"
        "V1@(pr0)	vr4 = sub.f32 vr4, vr6;"
        "}"
        "{"
        "V1@(pr0)	vr3 = mov.u32 vr4;"
        "}"
        "{"
        "V0@(pr0)	vr4 = mul.f32 vr4, r57;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 2;"
        "V0@(pr0)	vmsk1 = eq.s32 vr5, r32;"
        "V1@(pr0)	vr3 = sel vmsk1 vr3, vr4;"
        "}"
        "{"
        "V0@(pr0)	vmsk1 = eq.s32 vr5, r46;"
        "V1@(pr0)	vr3 = sel vmsk1 vr3, vr13;"
        "}"
        "{"
        "V0@(pr0)	vmsk1 = eq.s32 vr5, r48;"
        "}"
        "{"
        "V0@(pr0)	vr4 = xor.u32 vr13, r47;"
        "V1@(pr0)	vr3 = sel vmsk1 vr3, vr4;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 1;"
        "V0@(pr0)	vmsk1 = eq.s32 vr5, r32;"
        "V1@(pr0)	vr4 = mov.u32 vr3;"
        "}"
        "{"
        "V1@(pr0)	vr4 = sel vmsk1 vr4, vr10;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 2;"
        "pseudo@0	@pseudo imm_2 = 4059;"
        "pseudo@0	@pseudo imm_3 = 16457;"
        "V0@(pr0)	vmsk1 = eq.s32 vr5, r32;"
        "V1@(pr0)	vr7 = mov.u32 r45;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 16992;"
        "pseudo@0	@pseudo imm_1 = 3490;"
        "V1@(pr0)	vr6 = add.f32 vr7, r44;"
        "}"
        "{"
        "V1@(pr0)	vr4 = sel vmsk1 vr4, vr6;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 3;"
        "V0@(pr0)	vr6 = mul.f32 vr6, r57;"
        "V1@(pr0)	vmsk1 = eq.s32 vr5, r32;"
        "}"
        "{"
        "V1@(pr0)	vr4 = sel vmsk1 vr4, vr6;"
        "}"
        "{"
        "V0@(pr0)	vmsk1 = eq.f32 vr2, r46;"
        "V1@(pr0)	vr3 = sel vmsk1 vr3, vr4;"
        "}"
        "{"
        "V1@(pr0)	vr4 = mov.u32 vr3;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_2 = 4059;"
        "pseudo@0	@pseudo imm_3 = 16329;"
        "V0@(pr0)	vmsk1 = gteq.f32 vr10, r46;"
        "V1@(pr0)	vr6 = mov.u32 r45;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 16992;"
        "pseudo@0	@pseudo imm_1 = 3490;"
        "V1@(pr0)	vr6 = add.f32 vr6, r44;"
        "}"
        "{"
        "V1@(pr0)	vr4 = sel vmsk1 vr4, vr6;"
        "}"
        "{"
        "V0@(pr0)	vmsk1 = ls.f32 vr10, r46;"
        "}"
        "{"
        "V0@(pr0)	vr6 = mul.f32 vr6, r57;"
        "}"
        "{"
        "V1@(pr0)	vr4 = sel vmsk1 vr4, vr6;"
        "}"
        "{"
        "V0@(pr0)	vmsk1 = eq.f32 vr1, r46;"
        "V1@(pr0)	vr3 = sel vmsk1 vr3, vr4;"
        "}"
        "{"
        "V0@(pr0)	vr4 = mov.u32 vr3;"
        "V1@(pr0)	vr12 = mov.u32 vr3;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 0;"
        "pseudo@0	@pseudo imm_2 = 4059;"
        "pseudo@0	@pseudo imm_3 = 16201;"
        "V0@(pr0)	vmsk1 = eq.s32 vr5, r32;"
        "V1@(pr0)	vr7 = mov.u32 r45;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 16992;"
        "pseudo@0	@pseudo imm_1 = 3490;"
        "V1@(pr0)	vr6 = add.f32 vr7, r44;"
        "}"
        "{"
        "V1@(pr0)	vr4 = sel vmsk1 vr4, vr6;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 1;"
        "V0@(pr0)	vr6 = mul.f32 vr6, r57;"
        "V1@(pr0)	vmsk1 = eq.s32 vr5, r32;"
        "}"
        "{"
        "V1@(pr0)	vr4 = sel vmsk1 vr4, vr6;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 2;"
        "pseudo@0	@pseudo imm_2 = 52196;"
        "pseudo@0	@pseudo imm_3 = 16406;"
        "V0@(pr0)	vmsk1 = eq.s32 vr5, r32;"
        "V1@(pr0)	vr7 = mov.u32 r45;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 16992;"
        "pseudo@0	@pseudo imm_1 = 3490;"
        "V1@(pr0)	vr6 = add.f32 vr7, r44;"
        "}"
        "{"
        "V1@(pr0)	vr4 = sel vmsk1 vr4, vr6;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 3;"
        "V0@(pr0)	vr6 = mul.f32 vr6, r57;"
        "V1@(pr0)	vmsk1 = eq.s32 vr5, r32;"
        "}"
        "{"
        "V1@(pr0)	vr4 = sel vmsk1 vr4, vr6;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 32640;"
        "V0@(pr0)	vmsk1 = eq.f32 vr2, r36;"
        "V1@(pr0)	vr12 = sel vmsk1 vr12, vr4;"
        "}"
        "{"
        "V0@(pr0)	vr4 = mov.u32 vr3;"
        "}"
        "{"
        "V0@(pr0)	vmsk1 = eq.s32 vr5, r46;"
        "V1@(pr0)	vr4 = sel vmsk1 vr4, r46;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 1;"
        "V0@(pr0)	vmsk1 = eq.s32 vr5, r32;"
        "V1@(pr0)	vr4 = sel vmsk1 vr4, r47;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 2;"
        "pseudo@0	@pseudo imm_2 = 4059;"
        "pseudo@0	@pseudo imm_3 = 16457;"
        "V0@(pr0)	vmsk1 = eq.s32 vr5, r32;"
        "V1@(pr0)	vr7 = mov.u32 r45;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 16992;"
        "pseudo@0	@pseudo imm_1 = 3490;"
        "V1@(pr0)	vr6 = add.f32 vr7, r44;"
        "}"
        "{"
        "V1@(pr0)	vr4 = sel vmsk1 vr4, vr6;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 3;"
        "V0@(pr0)	vr6 = mul.f32 vr6, r57;"
        "V1@(pr0)	vmsk1 = eq.s32 vr5, r32;"
        "}"
        "{"
        "V1@(pr0)	vr4 = sel vmsk1 vr4, vr6;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 32640;"
        "V0@(pr0)	vmsk1 = neq.f32 vr2, r36;"
        "V1@(pr0)	vr12 = sel vmsk1 vr12, vr4;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 32640;"
        "V0@(pr0)	vmsk1 = eq.f32 vr1, r36;"
        "V1@(pr0)	vr3 = sel vmsk1 vr3, vr12;"
        "}"
        "{"
        "V1@(pr0)	vr4 = mov.u32 vr3;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_2 = 4059;"
        "pseudo@0	@pseudo imm_3 = 16329;"
        "V0@(pr0)	vmsk1 = gteq.f32 vr10, r46;"
        "V1@(pr0)	vr6 = mov.u32 r45;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 16992;"
        "pseudo@0	@pseudo imm_1 = 3490;"
        "V1@(pr0)	vr6 = add.f32 vr6, r44;"
        "}"
        "{"
        "V1@(pr0)	vr4 = sel vmsk1 vr4, vr6;"
        "}"
        "{"
        "V0@(pr0)	vr6 = mul.f32 vr6, r57;"
        "V1@(pr0)	vmsk1 = ls.f32 vr10, r46;"
        "}"
        "{"
        "V1@(pr0)	vr4 = sel vmsk1 vr4, vr6;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 32640;"
        "V0@(pr0)	vmsk1 = eq.f32 vr2, r36;"
        "V1@(pr0)	vr3 = sel vmsk1 vr3, vr4;"
        "}"
        "{"
        "V0@(pr0)	%[res0] = mov.u32 vr3;"
        "}"
        : [res0] "=x" (result0)
        : [input0] "x" (a),  [input1] "x" (b)
        :"vr4", "vr30", "vr10", "vr6", "vr12", "vr7", "vr15", "vr31", "vr1", "vr5", "vr0", "vr28", "vr13", "vr29", "vr2", "vr17", "vr16", "vr11", "vr3", "vr14", "vmsk1", "vmsk2", "vmsk0", "vmsk3"
        );
    return result0;
}

#endif // _ATAN2F_WITHOUT_UNARY_H_
