@INPROCEEDINGS{7169329,
author={D. {Wu} and Y. {Chen} and Q. {Zhang} and L. {Zheng} and X. {Zeng} and Y. {Ueng}},
booktitle={2015 IEEE International Symposium on Circuits and Systems (ISCAS)},
title={Latency-optimized stochastic LDPC decoder for high-throughput applications},
year={2015},
volume={},
number={},
pages={3044-3047},
keywords={CMOS integrated circuits;decoding;error statistics;parity check codes;stochastic processes;table lookup;stochastic decoding;low-density parity-check codes;decoding latencies;stochastic computation;LUT-based initialization;posterior-information-based hard decision;bit-flipping-based post processing;IEEE 802.3an code;decoding cycles;bit error rate;hardware implementation;SMIC 65 nm technology;size 65 nm;Decoding;Parity check codes;Radiation detectors;Bit error rate;High definition video;Throughput;Hardware;Bit-Flipping Algorithm;Low-Density Parity-Check Codes;High-throughput Decoder;Stochastic decoding},
doi={10.1109/ISCAS.2015.7169329},
ISSN={2158-1525},
month={May},}