Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Wed Aug  1 17:30:02 2018
| Host         : DESKTOP-B3RT09T running 64-bit major release  (build 9200)
| Command      : report_methodology -file eth_tx_gp_rx_top_methodology_drc_routed.rpt -pb eth_tx_gp_rx_top_methodology_drc_routed.pb -rpx eth_tx_gp_rx_top_methodology_drc_routed.rpx
| Design       : eth_tx_gp_rx_top
| Device       : xc7a200tfbg676-2
| Speed File   : -2
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 154
+-----------+----------+----------------------------------------------------+------------+
| Rule      | Severity | Description                                        | Violations |
+-----------+----------+----------------------------------------------------+------------+
| PDRC-190  | Warning  | Suboptimally placed synchronized register chain    | 43         |
| TIMING-4  | Warning  | Invalid primary clock redefinition on a clock tree | 1          |
| TIMING-9  | Warning  | Unknown CDC Logic                                  | 1          |
| TIMING-11 | Warning  | Inappropriate max delay with datapath only option  | 85         |
| TIMING-27 | Warning  | Invalid primary clock on hierarchical pin          | 1          |
| XDCB-5    | Warning  | Runtime inefficient way to find pin objects        | 23         |
+-----------+----------+----------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
PDRC-190#1 Warning
Suboptimally placed synchronized register chain  
The FDCE cell tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/man_reset.sync_glbl_rstn_bus2ip_clk/async_rst4_reg in site SLICE_X1Y55 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/man_reset.sync_glbl_rstn_bus2ip_clk/sync_rst0_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#2 Warning
Suboptimally placed synchronized register chain  
The FDCE cell tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/sync_axi_rx_rstn_rx_clk/async_rst4_reg in site SLICE_X9Y50 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/sync_axi_rx_rstn_rx_clk/sync_rst0_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#3 Warning
Suboptimally placed synchronized register chain  
The FDCE cell tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/sync_glbl_rstn_rx_clk/async_rst4_reg in site SLICE_X7Y55 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/sync_glbl_rstn_rx_clk/sync_rst0_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#4 Warning
Suboptimally placed synchronized register chain  
The FDCE cell tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/sync_glbl_rstn_tx_clk/async_rst4_reg in site SLICE_X5Y62 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/sync_glbl_rstn_tx_clk/sync_rst0_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#5 Warning
Suboptimally placed synchronized register chain  
The FDCE cell tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/sync_tx_axi_rstn_tx_clk/async_rst4_reg in site SLICE_X3Y61 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/sync_tx_axi_rstn_tx_clk/sync_rst0_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#6 Warning
Suboptimally placed synchronized register chain  
The FDPE cell tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/man_reset.sync_bus2ip_reset_bus2ip_clk/async_rst4_reg in site SLICE_X1Y38 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/man_reset.sync_bus2ip_reset_bus2ip_clk/sync_rst0_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#7 Warning
Suboptimally placed synchronized register chain  
The FDPE cell tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/rx_byte_counter/SYNC_STATS_RESET/async_rst4_reg in site SLICE_X20Y50 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/rx_byte_counter/SYNC_STATS_RESET/sync_rst0_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#8 Warning
Suboptimally placed synchronized register chain  
The FDPE cell tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/rx_fragment_counter/SYNC_STATS_RESET/async_rst4_reg in site SLICE_X27Y52 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/rx_fragment_counter/SYNC_STATS_RESET/sync_rst0_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#9 Warning
Suboptimally placed synchronized register chain  
The FDPE cell tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/rx_undersized_counter/SYNC_STATS_RESET/async_rst4_reg in site SLICE_X32Y50 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/rx_undersized_counter/SYNC_STATS_RESET/sync_rst0_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#10 Warning
Suboptimally placed synchronized register chain  
The FDPE cell tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/tx_byte_counter/SYNC_STATS_RESET/async_rst4_reg in site SLICE_X36Y51 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/tx_byte_counter/SYNC_STATS_RESET/sync_rst0_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#11 Warning
Suboptimally placed synchronized register chain  
The FDPE cell tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/sync_int_rx_rst_mgmt_rx_clk/async_rst4_reg in site SLICE_X11Y50 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/sync_int_rx_rst_mgmt_rx_clk/sync_rst0_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#12 Warning
Suboptimally placed synchronized register chain  
The FDPE cell tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/sync_int_tx_rst_mgmt_tx_clk/async_rst4_reg in site SLICE_X4Y48 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/sync_int_tx_rst_mgmt_tx_clk/sync_rst0_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#13 Warning
Suboptimally placed synchronized register chain  
The FDPE cell tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/sync_stats_reset/async_rst4_reg in site SLICE_X5Y55 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/sync_stats_reset/sync_rst0_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#14 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0] in site SLICE_X33Y81 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#15 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1] in site SLICE_X32Y80 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#16 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2] in site SLICE_X34Y80 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#17 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3] in site SLICE_X31Y79 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#18 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[0] in site SLICE_X31Y81 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#19 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1] in site SLICE_X28Y81 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#20 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2] in site SLICE_X30Y81 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[2] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#21 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[12] in site SLICE_X40Y79 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[11] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#22 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[20] in site SLICE_X40Y78 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[19] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#23 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[4] in site SLICE_X40Y80 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[3] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#24 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[10] in site SLICE_X28Y77 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[9] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#25 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[2] in site SLICE_X28Y78 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[1] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#26 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0] in site SLICE_X36Y83 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#27 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0] in site SLICE_X36Y84 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#28 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1] in site SLICE_X33Y83 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[1] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#29 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[2] in site SLICE_X32Y83 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[2] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#30 Warning
Suboptimally placed synchronized register chain  
The FDRE cell eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg in site SLICE_X67Y61 is part of a synchronized register chain that is suboptimally placed as the load FDSE cell eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#31 Warning
Suboptimally placed synchronized register chain  
The FDRE cell tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/man_reset.sync_bus2ip_reset_bus2ip_clk/sync_rst0_reg in site SLICE_X1Y39 is part of a synchronized register chain that is suboptimally placed as the load FDSE cell tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/man_reset.sync_bus2ip_reset_bus2ip_clk/sync_rst1_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#32 Warning
Suboptimally placed synchronized register chain  
The FDRE cell tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/man_reset.sync_glbl_rstn_bus2ip_clk/sync_rst0_reg in site SLICE_X1Y56 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/man_reset.sync_glbl_rstn_bus2ip_clk/sync_rst1_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#33 Warning
Suboptimally placed synchronized register chain  
The FDRE cell tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/rx_byte_counter/SYNC_STATS_RESET/sync_rst0_reg in site SLICE_X20Y51 is part of a synchronized register chain that is suboptimally placed as the load FDSE cell tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/rx_byte_counter/SYNC_STATS_RESET/sync_rst1_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#34 Warning
Suboptimally placed synchronized register chain  
The FDRE cell tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/rx_fragment_counter/SYNC_STATS_RESET/sync_rst0_reg in site SLICE_X27Y53 is part of a synchronized register chain that is suboptimally placed as the load FDSE cell tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/rx_fragment_counter/SYNC_STATS_RESET/sync_rst1_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#35 Warning
Suboptimally placed synchronized register chain  
The FDRE cell tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/rx_undersized_counter/SYNC_STATS_RESET/sync_rst0_reg in site SLICE_X32Y51 is part of a synchronized register chain that is suboptimally placed as the load FDSE cell tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/rx_undersized_counter/SYNC_STATS_RESET/sync_rst1_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#36 Warning
Suboptimally placed synchronized register chain  
The FDRE cell tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/tx_byte_counter/SYNC_STATS_RESET/sync_rst0_reg in site SLICE_X36Y52 is part of a synchronized register chain that is suboptimally placed as the load FDSE cell tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/tx_byte_counter/SYNC_STATS_RESET/sync_rst1_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#37 Warning
Suboptimally placed synchronized register chain  
The FDRE cell tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/sync_axi_rx_rstn_rx_clk/sync_rst0_reg in site SLICE_X9Y51 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/sync_axi_rx_rstn_rx_clk/sync_rst1_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#38 Warning
Suboptimally placed synchronized register chain  
The FDRE cell tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/sync_glbl_rstn_rx_clk/sync_rst0_reg in site SLICE_X7Y56 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/sync_glbl_rstn_rx_clk/sync_rst1_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#39 Warning
Suboptimally placed synchronized register chain  
The FDRE cell tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/sync_glbl_rstn_tx_clk/sync_rst0_reg in site SLICE_X5Y63 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/sync_glbl_rstn_tx_clk/sync_rst1_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#40 Warning
Suboptimally placed synchronized register chain  
The FDRE cell tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/sync_int_rx_rst_mgmt_rx_clk/sync_rst0_reg in site SLICE_X11Y51 is part of a synchronized register chain that is suboptimally placed as the load FDSE cell tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/sync_int_rx_rst_mgmt_rx_clk/sync_rst1_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#41 Warning
Suboptimally placed synchronized register chain  
The FDRE cell tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/sync_int_tx_rst_mgmt_tx_clk/sync_rst0_reg in site SLICE_X4Y49 is part of a synchronized register chain that is suboptimally placed as the load FDSE cell tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/sync_int_tx_rst_mgmt_tx_clk/sync_rst1_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#42 Warning
Suboptimally placed synchronized register chain  
The FDRE cell tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/sync_stats_reset/sync_rst0_reg in site SLICE_X5Y56 is part of a synchronized register chain that is suboptimally placed as the load FDSE cell tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/sync_stats_reset/sync_rst1_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#43 Warning
Suboptimally placed synchronized register chain  
The FDRE cell tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/sync_tx_axi_rstn_tx_clk/sync_rst0_reg in site SLICE_X3Y62 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/sync_tx_axi_rstn_tx_clk/sync_rst1_reg is not placed in the same (SLICE) site.
Related violations: <none>

TIMING-4#1 Warning
Invalid primary clock redefinition on a clock tree  
Invalid clock redefinition on a clock tree. The primary clock clock_gen_0/global_clock_generation_0/inst/clk_in1 is defined downstream of clock CLK_SYSTEM_P and overrides its insertion delay and/or waveform definition
Related violations: <none>

TIMING-9#1 Warning
Unknown CDC Logic  
One or more asynchronous Clock Domain Crossing has been detected between 2 clock domains through a set_false_path or a set_clock_groups or set_max_delay -datapath_only constraint but no double-registers logic synchronizer has been found on the side of the capture clock. It is recommended to run report_cdc for a complete and detailed CDC coverage. Please consider using XPM_CDC to avoid Critical severities
Related violations: <none>

TIMING-11#1 Warning
Inappropriate max delay with datapath only option  
A max delay constraint with -datapath_only has been applied between tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/rd_data_ref_reg[0]/C and tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/ip2bus_data_reg[0]/D. The startpoint(s) and endpoint(s) either belong to the same clock domain or belong to two clock domains that can safely be timed together (without valid synchronizer). It is only recommended to use the -datapath_only option on paths between clocks that do not have a known phase relationship. This DRC is waived when a synchronizer is found on the path endpoint
Related violations: <none>

TIMING-11#2 Warning
Inappropriate max delay with datapath only option  
A max delay constraint with -datapath_only has been applied between tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/rd_data_ref_reg[10]/C and tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/ip2bus_data_reg[10]/D. The startpoint(s) and endpoint(s) either belong to the same clock domain or belong to two clock domains that can safely be timed together (without valid synchronizer). It is only recommended to use the -datapath_only option on paths between clocks that do not have a known phase relationship. This DRC is waived when a synchronizer is found on the path endpoint
Related violations: <none>

TIMING-11#3 Warning
Inappropriate max delay with datapath only option  
A max delay constraint with -datapath_only has been applied between tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/rd_data_ref_reg[10]/C and tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/ip2bus_data_reg[3]/D. The startpoint(s) and endpoint(s) either belong to the same clock domain or belong to two clock domains that can safely be timed together (without valid synchronizer). It is only recommended to use the -datapath_only option on paths between clocks that do not have a known phase relationship. This DRC is waived when a synchronizer is found on the path endpoint
Related violations: <none>

TIMING-11#4 Warning
Inappropriate max delay with datapath only option  
A max delay constraint with -datapath_only has been applied between tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/rd_data_ref_reg[11]/C and tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/ip2bus_data_reg[11]/D. The startpoint(s) and endpoint(s) either belong to the same clock domain or belong to two clock domains that can safely be timed together (without valid synchronizer). It is only recommended to use the -datapath_only option on paths between clocks that do not have a known phase relationship. This DRC is waived when a synchronizer is found on the path endpoint
Related violations: <none>

TIMING-11#5 Warning
Inappropriate max delay with datapath only option  
A max delay constraint with -datapath_only has been applied between tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/rd_data_ref_reg[11]/C and tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/ip2bus_data_reg[4]/D. The startpoint(s) and endpoint(s) either belong to the same clock domain or belong to two clock domains that can safely be timed together (without valid synchronizer). It is only recommended to use the -datapath_only option on paths between clocks that do not have a known phase relationship. This DRC is waived when a synchronizer is found on the path endpoint
Related violations: <none>

TIMING-11#6 Warning
Inappropriate max delay with datapath only option  
A max delay constraint with -datapath_only has been applied between tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/rd_data_ref_reg[12]/C and tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/ip2bus_data_reg[12]/D. The startpoint(s) and endpoint(s) either belong to the same clock domain or belong to two clock domains that can safely be timed together (without valid synchronizer). It is only recommended to use the -datapath_only option on paths between clocks that do not have a known phase relationship. This DRC is waived when a synchronizer is found on the path endpoint
Related violations: <none>

TIMING-11#7 Warning
Inappropriate max delay with datapath only option  
A max delay constraint with -datapath_only has been applied between tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/rd_data_ref_reg[12]/C and tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/ip2bus_data_reg[5]/D. The startpoint(s) and endpoint(s) either belong to the same clock domain or belong to two clock domains that can safely be timed together (without valid synchronizer). It is only recommended to use the -datapath_only option on paths between clocks that do not have a known phase relationship. This DRC is waived when a synchronizer is found on the path endpoint
Related violations: <none>

TIMING-11#8 Warning
Inappropriate max delay with datapath only option  
A max delay constraint with -datapath_only has been applied between tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/rd_data_ref_reg[13]/C and tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/ip2bus_data_reg[13]/D. The startpoint(s) and endpoint(s) either belong to the same clock domain or belong to two clock domains that can safely be timed together (without valid synchronizer). It is only recommended to use the -datapath_only option on paths between clocks that do not have a known phase relationship. This DRC is waived when a synchronizer is found on the path endpoint
Related violations: <none>

TIMING-11#9 Warning
Inappropriate max delay with datapath only option  
A max delay constraint with -datapath_only has been applied between tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/rd_data_ref_reg[13]/C and tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/ip2bus_data_reg[6]/D. The startpoint(s) and endpoint(s) either belong to the same clock domain or belong to two clock domains that can safely be timed together (without valid synchronizer). It is only recommended to use the -datapath_only option on paths between clocks that do not have a known phase relationship. This DRC is waived when a synchronizer is found on the path endpoint
Related violations: <none>

TIMING-11#10 Warning
Inappropriate max delay with datapath only option  
A max delay constraint with -datapath_only has been applied between tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/rd_data_ref_reg[14]/C and tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/ip2bus_data_reg[14]/D. The startpoint(s) and endpoint(s) either belong to the same clock domain or belong to two clock domains that can safely be timed together (without valid synchronizer). It is only recommended to use the -datapath_only option on paths between clocks that do not have a known phase relationship. This DRC is waived when a synchronizer is found on the path endpoint
Related violations: <none>

TIMING-11#11 Warning
Inappropriate max delay with datapath only option  
A max delay constraint with -datapath_only has been applied between tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/rd_data_ref_reg[14]/C and tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/ip2bus_data_reg[7]/D. The startpoint(s) and endpoint(s) either belong to the same clock domain or belong to two clock domains that can safely be timed together (without valid synchronizer). It is only recommended to use the -datapath_only option on paths between clocks that do not have a known phase relationship. This DRC is waived when a synchronizer is found on the path endpoint
Related violations: <none>

TIMING-11#12 Warning
Inappropriate max delay with datapath only option  
A max delay constraint with -datapath_only has been applied between tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/rd_data_ref_reg[15]/C and tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/ip2bus_data_reg[15]/D. The startpoint(s) and endpoint(s) either belong to the same clock domain or belong to two clock domains that can safely be timed together (without valid synchronizer). It is only recommended to use the -datapath_only option on paths between clocks that do not have a known phase relationship. This DRC is waived when a synchronizer is found on the path endpoint
Related violations: <none>

TIMING-11#13 Warning
Inappropriate max delay with datapath only option  
A max delay constraint with -datapath_only has been applied between tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/rd_data_ref_reg[15]/C and tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/ip2bus_data_reg[8]/D. The startpoint(s) and endpoint(s) either belong to the same clock domain or belong to two clock domains that can safely be timed together (without valid synchronizer). It is only recommended to use the -datapath_only option on paths between clocks that do not have a known phase relationship. This DRC is waived when a synchronizer is found on the path endpoint
Related violations: <none>

TIMING-11#14 Warning
Inappropriate max delay with datapath only option  
A max delay constraint with -datapath_only has been applied between tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/rd_data_ref_reg[16]/C and tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/ip2bus_data_reg[16]/D. The startpoint(s) and endpoint(s) either belong to the same clock domain or belong to two clock domains that can safely be timed together (without valid synchronizer). It is only recommended to use the -datapath_only option on paths between clocks that do not have a known phase relationship. This DRC is waived when a synchronizer is found on the path endpoint
Related violations: <none>

TIMING-11#15 Warning
Inappropriate max delay with datapath only option  
A max delay constraint with -datapath_only has been applied between tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/rd_data_ref_reg[16]/C and tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/ip2bus_data_reg[9]/D. The startpoint(s) and endpoint(s) either belong to the same clock domain or belong to two clock domains that can safely be timed together (without valid synchronizer). It is only recommended to use the -datapath_only option on paths between clocks that do not have a known phase relationship. This DRC is waived when a synchronizer is found on the path endpoint
Related violations: <none>

TIMING-11#16 Warning
Inappropriate max delay with datapath only option  
A max delay constraint with -datapath_only has been applied between tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/rd_data_ref_reg[17]/C and tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/ip2bus_data_reg[10]/D. The startpoint(s) and endpoint(s) either belong to the same clock domain or belong to two clock domains that can safely be timed together (without valid synchronizer). It is only recommended to use the -datapath_only option on paths between clocks that do not have a known phase relationship. This DRC is waived when a synchronizer is found on the path endpoint
Related violations: <none>

TIMING-11#17 Warning
Inappropriate max delay with datapath only option  
A max delay constraint with -datapath_only has been applied between tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/rd_data_ref_reg[18]/C and tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/ip2bus_data_reg[11]/D. The startpoint(s) and endpoint(s) either belong to the same clock domain or belong to two clock domains that can safely be timed together (without valid synchronizer). It is only recommended to use the -datapath_only option on paths between clocks that do not have a known phase relationship. This DRC is waived when a synchronizer is found on the path endpoint
Related violations: <none>

TIMING-11#18 Warning
Inappropriate max delay with datapath only option  
A max delay constraint with -datapath_only has been applied between tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/rd_data_ref_reg[19]/C and tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/ip2bus_data_reg[12]/D. The startpoint(s) and endpoint(s) either belong to the same clock domain or belong to two clock domains that can safely be timed together (without valid synchronizer). It is only recommended to use the -datapath_only option on paths between clocks that do not have a known phase relationship. This DRC is waived when a synchronizer is found on the path endpoint
Related violations: <none>

TIMING-11#19 Warning
Inappropriate max delay with datapath only option  
A max delay constraint with -datapath_only has been applied between tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/rd_data_ref_reg[1]/C and tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/ip2bus_data_reg[1]/D. The startpoint(s) and endpoint(s) either belong to the same clock domain or belong to two clock domains that can safely be timed together (without valid synchronizer). It is only recommended to use the -datapath_only option on paths between clocks that do not have a known phase relationship. This DRC is waived when a synchronizer is found on the path endpoint
Related violations: <none>

TIMING-11#20 Warning
Inappropriate max delay with datapath only option  
A max delay constraint with -datapath_only has been applied between tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/rd_data_ref_reg[20]/C and tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/ip2bus_data_reg[13]/D. The startpoint(s) and endpoint(s) either belong to the same clock domain or belong to two clock domains that can safely be timed together (without valid synchronizer). It is only recommended to use the -datapath_only option on paths between clocks that do not have a known phase relationship. This DRC is waived when a synchronizer is found on the path endpoint
Related violations: <none>

TIMING-11#21 Warning
Inappropriate max delay with datapath only option  
A max delay constraint with -datapath_only has been applied between tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/rd_data_ref_reg[21]/C and tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/ip2bus_data_reg[14]/D. The startpoint(s) and endpoint(s) either belong to the same clock domain or belong to two clock domains that can safely be timed together (without valid synchronizer). It is only recommended to use the -datapath_only option on paths between clocks that do not have a known phase relationship. This DRC is waived when a synchronizer is found on the path endpoint
Related violations: <none>

TIMING-11#22 Warning
Inappropriate max delay with datapath only option  
A max delay constraint with -datapath_only has been applied between tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/rd_data_ref_reg[22]/C and tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/ip2bus_data_reg[15]/D. The startpoint(s) and endpoint(s) either belong to the same clock domain or belong to two clock domains that can safely be timed together (without valid synchronizer). It is only recommended to use the -datapath_only option on paths between clocks that do not have a known phase relationship. This DRC is waived when a synchronizer is found on the path endpoint
Related violations: <none>

TIMING-11#23 Warning
Inappropriate max delay with datapath only option  
A max delay constraint with -datapath_only has been applied between tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/rd_data_ref_reg[23]/C and tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/ip2bus_data_reg[16]/D. The startpoint(s) and endpoint(s) either belong to the same clock domain or belong to two clock domains that can safely be timed together (without valid synchronizer). It is only recommended to use the -datapath_only option on paths between clocks that do not have a known phase relationship. This DRC is waived when a synchronizer is found on the path endpoint
Related violations: <none>

TIMING-11#24 Warning
Inappropriate max delay with datapath only option  
A max delay constraint with -datapath_only has been applied between tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/rd_data_ref_reg[2]/C and tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/ip2bus_data_reg[2]/D. The startpoint(s) and endpoint(s) either belong to the same clock domain or belong to two clock domains that can safely be timed together (without valid synchronizer). It is only recommended to use the -datapath_only option on paths between clocks that do not have a known phase relationship. This DRC is waived when a synchronizer is found on the path endpoint
Related violations: <none>

TIMING-11#25 Warning
Inappropriate max delay with datapath only option  
A max delay constraint with -datapath_only has been applied between tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/rd_data_ref_reg[32]/C and tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/ip2bus_data_reg[0]/D. The startpoint(s) and endpoint(s) either belong to the same clock domain or belong to two clock domains that can safely be timed together (without valid synchronizer). It is only recommended to use the -datapath_only option on paths between clocks that do not have a known phase relationship. This DRC is waived when a synchronizer is found on the path endpoint
Related violations: <none>

TIMING-11#26 Warning
Inappropriate max delay with datapath only option  
A max delay constraint with -datapath_only has been applied between tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/rd_data_ref_reg[33]/C and tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/ip2bus_data_reg[1]/D. The startpoint(s) and endpoint(s) either belong to the same clock domain or belong to two clock domains that can safely be timed together (without valid synchronizer). It is only recommended to use the -datapath_only option on paths between clocks that do not have a known phase relationship. This DRC is waived when a synchronizer is found on the path endpoint
Related violations: <none>

TIMING-11#27 Warning
Inappropriate max delay with datapath only option  
A max delay constraint with -datapath_only has been applied between tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/rd_data_ref_reg[34]/C and tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/ip2bus_data_reg[2]/D. The startpoint(s) and endpoint(s) either belong to the same clock domain or belong to two clock domains that can safely be timed together (without valid synchronizer). It is only recommended to use the -datapath_only option on paths between clocks that do not have a known phase relationship. This DRC is waived when a synchronizer is found on the path endpoint
Related violations: <none>

TIMING-11#28 Warning
Inappropriate max delay with datapath only option  
A max delay constraint with -datapath_only has been applied between tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/rd_data_ref_reg[35]/C and tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/ip2bus_data_reg[3]/D. The startpoint(s) and endpoint(s) either belong to the same clock domain or belong to two clock domains that can safely be timed together (without valid synchronizer). It is only recommended to use the -datapath_only option on paths between clocks that do not have a known phase relationship. This DRC is waived when a synchronizer is found on the path endpoint
Related violations: <none>

TIMING-11#29 Warning
Inappropriate max delay with datapath only option  
A max delay constraint with -datapath_only has been applied between tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/rd_data_ref_reg[36]/C and tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/ip2bus_data_reg[4]/D. The startpoint(s) and endpoint(s) either belong to the same clock domain or belong to two clock domains that can safely be timed together (without valid synchronizer). It is only recommended to use the -datapath_only option on paths between clocks that do not have a known phase relationship. This DRC is waived when a synchronizer is found on the path endpoint
Related violations: <none>

TIMING-11#30 Warning
Inappropriate max delay with datapath only option  
A max delay constraint with -datapath_only has been applied between tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/rd_data_ref_reg[37]/C and tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/ip2bus_data_reg[5]/D. The startpoint(s) and endpoint(s) either belong to the same clock domain or belong to two clock domains that can safely be timed together (without valid synchronizer). It is only recommended to use the -datapath_only option on paths between clocks that do not have a known phase relationship. This DRC is waived when a synchronizer is found on the path endpoint
Related violations: <none>

TIMING-11#31 Warning
Inappropriate max delay with datapath only option  
A max delay constraint with -datapath_only has been applied between tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/rd_data_ref_reg[38]/C and tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/ip2bus_data_reg[6]/D. The startpoint(s) and endpoint(s) either belong to the same clock domain or belong to two clock domains that can safely be timed together (without valid synchronizer). It is only recommended to use the -datapath_only option on paths between clocks that do not have a known phase relationship. This DRC is waived when a synchronizer is found on the path endpoint
Related violations: <none>

TIMING-11#32 Warning
Inappropriate max delay with datapath only option  
A max delay constraint with -datapath_only has been applied between tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/rd_data_ref_reg[39]/C and tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/ip2bus_data_reg[0]/D. The startpoint(s) and endpoint(s) either belong to the same clock domain or belong to two clock domains that can safely be timed together (without valid synchronizer). It is only recommended to use the -datapath_only option on paths between clocks that do not have a known phase relationship. This DRC is waived when a synchronizer is found on the path endpoint
Related violations: <none>

TIMING-11#33 Warning
Inappropriate max delay with datapath only option  
A max delay constraint with -datapath_only has been applied between tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/rd_data_ref_reg[39]/C and tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/ip2bus_data_reg[7]/D. The startpoint(s) and endpoint(s) either belong to the same clock domain or belong to two clock domains that can safely be timed together (without valid synchronizer). It is only recommended to use the -datapath_only option on paths between clocks that do not have a known phase relationship. This DRC is waived when a synchronizer is found on the path endpoint
Related violations: <none>

TIMING-11#34 Warning
Inappropriate max delay with datapath only option  
A max delay constraint with -datapath_only has been applied between tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/rd_data_ref_reg[3]/C and tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/ip2bus_data_reg[3]/D. The startpoint(s) and endpoint(s) either belong to the same clock domain or belong to two clock domains that can safely be timed together (without valid synchronizer). It is only recommended to use the -datapath_only option on paths between clocks that do not have a known phase relationship. This DRC is waived when a synchronizer is found on the path endpoint
Related violations: <none>

TIMING-11#35 Warning
Inappropriate max delay with datapath only option  
A max delay constraint with -datapath_only has been applied between tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/rd_data_ref_reg[40]/C and tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/ip2bus_data_reg[1]/D. The startpoint(s) and endpoint(s) either belong to the same clock domain or belong to two clock domains that can safely be timed together (without valid synchronizer). It is only recommended to use the -datapath_only option on paths between clocks that do not have a known phase relationship. This DRC is waived when a synchronizer is found on the path endpoint
Related violations: <none>

TIMING-11#36 Warning
Inappropriate max delay with datapath only option  
A max delay constraint with -datapath_only has been applied between tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/rd_data_ref_reg[40]/C and tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/ip2bus_data_reg[8]/D. The startpoint(s) and endpoint(s) either belong to the same clock domain or belong to two clock domains that can safely be timed together (without valid synchronizer). It is only recommended to use the -datapath_only option on paths between clocks that do not have a known phase relationship. This DRC is waived when a synchronizer is found on the path endpoint
Related violations: <none>

TIMING-11#37 Warning
Inappropriate max delay with datapath only option  
A max delay constraint with -datapath_only has been applied between tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/rd_data_ref_reg[41]/C and tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/ip2bus_data_reg[2]/D. The startpoint(s) and endpoint(s) either belong to the same clock domain or belong to two clock domains that can safely be timed together (without valid synchronizer). It is only recommended to use the -datapath_only option on paths between clocks that do not have a known phase relationship. This DRC is waived when a synchronizer is found on the path endpoint
Related violations: <none>

TIMING-11#38 Warning
Inappropriate max delay with datapath only option  
A max delay constraint with -datapath_only has been applied between tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/rd_data_ref_reg[41]/C and tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/ip2bus_data_reg[9]/D. The startpoint(s) and endpoint(s) either belong to the same clock domain or belong to two clock domains that can safely be timed together (without valid synchronizer). It is only recommended to use the -datapath_only option on paths between clocks that do not have a known phase relationship. This DRC is waived when a synchronizer is found on the path endpoint
Related violations: <none>

TIMING-11#39 Warning
Inappropriate max delay with datapath only option  
A max delay constraint with -datapath_only has been applied between tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/rd_data_ref_reg[42]/C and tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/ip2bus_data_reg[10]/D. The startpoint(s) and endpoint(s) either belong to the same clock domain or belong to two clock domains that can safely be timed together (without valid synchronizer). It is only recommended to use the -datapath_only option on paths between clocks that do not have a known phase relationship. This DRC is waived when a synchronizer is found on the path endpoint
Related violations: <none>

TIMING-11#40 Warning
Inappropriate max delay with datapath only option  
A max delay constraint with -datapath_only has been applied between tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/rd_data_ref_reg[42]/C and tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/ip2bus_data_reg[3]/D. The startpoint(s) and endpoint(s) either belong to the same clock domain or belong to two clock domains that can safely be timed together (without valid synchronizer). It is only recommended to use the -datapath_only option on paths between clocks that do not have a known phase relationship. This DRC is waived when a synchronizer is found on the path endpoint
Related violations: <none>

TIMING-11#41 Warning
Inappropriate max delay with datapath only option  
A max delay constraint with -datapath_only has been applied between tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/rd_data_ref_reg[43]/C and tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/ip2bus_data_reg[11]/D. The startpoint(s) and endpoint(s) either belong to the same clock domain or belong to two clock domains that can safely be timed together (without valid synchronizer). It is only recommended to use the -datapath_only option on paths between clocks that do not have a known phase relationship. This DRC is waived when a synchronizer is found on the path endpoint
Related violations: <none>

TIMING-11#42 Warning
Inappropriate max delay with datapath only option  
A max delay constraint with -datapath_only has been applied between tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/rd_data_ref_reg[43]/C and tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/ip2bus_data_reg[4]/D. The startpoint(s) and endpoint(s) either belong to the same clock domain or belong to two clock domains that can safely be timed together (without valid synchronizer). It is only recommended to use the -datapath_only option on paths between clocks that do not have a known phase relationship. This DRC is waived when a synchronizer is found on the path endpoint
Related violations: <none>

TIMING-11#43 Warning
Inappropriate max delay with datapath only option  
A max delay constraint with -datapath_only has been applied between tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/rd_data_ref_reg[44]/C and tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/ip2bus_data_reg[12]/D. The startpoint(s) and endpoint(s) either belong to the same clock domain or belong to two clock domains that can safely be timed together (without valid synchronizer). It is only recommended to use the -datapath_only option on paths between clocks that do not have a known phase relationship. This DRC is waived when a synchronizer is found on the path endpoint
Related violations: <none>

TIMING-11#44 Warning
Inappropriate max delay with datapath only option  
A max delay constraint with -datapath_only has been applied between tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/rd_data_ref_reg[44]/C and tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/ip2bus_data_reg[5]/D. The startpoint(s) and endpoint(s) either belong to the same clock domain or belong to two clock domains that can safely be timed together (without valid synchronizer). It is only recommended to use the -datapath_only option on paths between clocks that do not have a known phase relationship. This DRC is waived when a synchronizer is found on the path endpoint
Related violations: <none>

TIMING-11#45 Warning
Inappropriate max delay with datapath only option  
A max delay constraint with -datapath_only has been applied between tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/rd_data_ref_reg[45]/C and tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/ip2bus_data_reg[13]/D. The startpoint(s) and endpoint(s) either belong to the same clock domain or belong to two clock domains that can safely be timed together (without valid synchronizer). It is only recommended to use the -datapath_only option on paths between clocks that do not have a known phase relationship. This DRC is waived when a synchronizer is found on the path endpoint
Related violations: <none>

TIMING-11#46 Warning
Inappropriate max delay with datapath only option  
A max delay constraint with -datapath_only has been applied between tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/rd_data_ref_reg[45]/C and tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/ip2bus_data_reg[6]/D. The startpoint(s) and endpoint(s) either belong to the same clock domain or belong to two clock domains that can safely be timed together (without valid synchronizer). It is only recommended to use the -datapath_only option on paths between clocks that do not have a known phase relationship. This DRC is waived when a synchronizer is found on the path endpoint
Related violations: <none>

TIMING-11#47 Warning
Inappropriate max delay with datapath only option  
A max delay constraint with -datapath_only has been applied between tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/rd_data_ref_reg[46]/C and tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/ip2bus_data_reg[14]/D. The startpoint(s) and endpoint(s) either belong to the same clock domain or belong to two clock domains that can safely be timed together (without valid synchronizer). It is only recommended to use the -datapath_only option on paths between clocks that do not have a known phase relationship. This DRC is waived when a synchronizer is found on the path endpoint
Related violations: <none>

TIMING-11#48 Warning
Inappropriate max delay with datapath only option  
A max delay constraint with -datapath_only has been applied between tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/rd_data_ref_reg[46]/C and tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/ip2bus_data_reg[7]/D. The startpoint(s) and endpoint(s) either belong to the same clock domain or belong to two clock domains that can safely be timed together (without valid synchronizer). It is only recommended to use the -datapath_only option on paths between clocks that do not have a known phase relationship. This DRC is waived when a synchronizer is found on the path endpoint
Related violations: <none>

TIMING-11#49 Warning
Inappropriate max delay with datapath only option  
A max delay constraint with -datapath_only has been applied between tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/rd_data_ref_reg[47]/C and tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/ip2bus_data_reg[15]/D. The startpoint(s) and endpoint(s) either belong to the same clock domain or belong to two clock domains that can safely be timed together (without valid synchronizer). It is only recommended to use the -datapath_only option on paths between clocks that do not have a known phase relationship. This DRC is waived when a synchronizer is found on the path endpoint
Related violations: <none>

TIMING-11#50 Warning
Inappropriate max delay with datapath only option  
A max delay constraint with -datapath_only has been applied between tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/rd_data_ref_reg[47]/C and tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/ip2bus_data_reg[8]/D. The startpoint(s) and endpoint(s) either belong to the same clock domain or belong to two clock domains that can safely be timed together (without valid synchronizer). It is only recommended to use the -datapath_only option on paths between clocks that do not have a known phase relationship. This DRC is waived when a synchronizer is found on the path endpoint
Related violations: <none>

TIMING-11#51 Warning
Inappropriate max delay with datapath only option  
A max delay constraint with -datapath_only has been applied between tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/rd_data_ref_reg[48]/C and tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/ip2bus_data_reg[16]/D. The startpoint(s) and endpoint(s) either belong to the same clock domain or belong to two clock domains that can safely be timed together (without valid synchronizer). It is only recommended to use the -datapath_only option on paths between clocks that do not have a known phase relationship. This DRC is waived when a synchronizer is found on the path endpoint
Related violations: <none>

TIMING-11#52 Warning
Inappropriate max delay with datapath only option  
A max delay constraint with -datapath_only has been applied between tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/rd_data_ref_reg[48]/C and tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/ip2bus_data_reg[9]/D. The startpoint(s) and endpoint(s) either belong to the same clock domain or belong to two clock domains that can safely be timed together (without valid synchronizer). It is only recommended to use the -datapath_only option on paths between clocks that do not have a known phase relationship. This DRC is waived when a synchronizer is found on the path endpoint
Related violations: <none>

TIMING-11#53 Warning
Inappropriate max delay with datapath only option  
A max delay constraint with -datapath_only has been applied between tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/rd_data_ref_reg[49]/C and tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/ip2bus_data_reg[10]/D. The startpoint(s) and endpoint(s) either belong to the same clock domain or belong to two clock domains that can safely be timed together (without valid synchronizer). It is only recommended to use the -datapath_only option on paths between clocks that do not have a known phase relationship. This DRC is waived when a synchronizer is found on the path endpoint
Related violations: <none>

TIMING-11#54 Warning
Inappropriate max delay with datapath only option  
A max delay constraint with -datapath_only has been applied between tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/rd_data_ref_reg[4]/C and tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/ip2bus_data_reg[4]/D. The startpoint(s) and endpoint(s) either belong to the same clock domain or belong to two clock domains that can safely be timed together (without valid synchronizer). It is only recommended to use the -datapath_only option on paths between clocks that do not have a known phase relationship. This DRC is waived when a synchronizer is found on the path endpoint
Related violations: <none>

TIMING-11#55 Warning
Inappropriate max delay with datapath only option  
A max delay constraint with -datapath_only has been applied between tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/rd_data_ref_reg[50]/C and tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/ip2bus_data_reg[11]/D. The startpoint(s) and endpoint(s) either belong to the same clock domain or belong to two clock domains that can safely be timed together (without valid synchronizer). It is only recommended to use the -datapath_only option on paths between clocks that do not have a known phase relationship. This DRC is waived when a synchronizer is found on the path endpoint
Related violations: <none>

TIMING-11#56 Warning
Inappropriate max delay with datapath only option  
A max delay constraint with -datapath_only has been applied between tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/rd_data_ref_reg[51]/C and tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/ip2bus_data_reg[12]/D. The startpoint(s) and endpoint(s) either belong to the same clock domain or belong to two clock domains that can safely be timed together (without valid synchronizer). It is only recommended to use the -datapath_only option on paths between clocks that do not have a known phase relationship. This DRC is waived when a synchronizer is found on the path endpoint
Related violations: <none>

TIMING-11#57 Warning
Inappropriate max delay with datapath only option  
A max delay constraint with -datapath_only has been applied between tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/rd_data_ref_reg[52]/C and tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/ip2bus_data_reg[13]/D. The startpoint(s) and endpoint(s) either belong to the same clock domain or belong to two clock domains that can safely be timed together (without valid synchronizer). It is only recommended to use the -datapath_only option on paths between clocks that do not have a known phase relationship. This DRC is waived when a synchronizer is found on the path endpoint
Related violations: <none>

TIMING-11#58 Warning
Inappropriate max delay with datapath only option  
A max delay constraint with -datapath_only has been applied between tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/rd_data_ref_reg[53]/C and tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/ip2bus_data_reg[14]/D. The startpoint(s) and endpoint(s) either belong to the same clock domain or belong to two clock domains that can safely be timed together (without valid synchronizer). It is only recommended to use the -datapath_only option on paths between clocks that do not have a known phase relationship. This DRC is waived when a synchronizer is found on the path endpoint
Related violations: <none>

TIMING-11#59 Warning
Inappropriate max delay with datapath only option  
A max delay constraint with -datapath_only has been applied between tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/rd_data_ref_reg[54]/C and tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/ip2bus_data_reg[15]/D. The startpoint(s) and endpoint(s) either belong to the same clock domain or belong to two clock domains that can safely be timed together (without valid synchronizer). It is only recommended to use the -datapath_only option on paths between clocks that do not have a known phase relationship. This DRC is waived when a synchronizer is found on the path endpoint
Related violations: <none>

TIMING-11#60 Warning
Inappropriate max delay with datapath only option  
A max delay constraint with -datapath_only has been applied between tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/rd_data_ref_reg[55]/C and tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/ip2bus_data_reg[16]/D. The startpoint(s) and endpoint(s) either belong to the same clock domain or belong to two clock domains that can safely be timed together (without valid synchronizer). It is only recommended to use the -datapath_only option on paths between clocks that do not have a known phase relationship. This DRC is waived when a synchronizer is found on the path endpoint
Related violations: <none>

TIMING-11#61 Warning
Inappropriate max delay with datapath only option  
A max delay constraint with -datapath_only has been applied between tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/rd_data_ref_reg[5]/C and tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/ip2bus_data_reg[5]/D. The startpoint(s) and endpoint(s) either belong to the same clock domain or belong to two clock domains that can safely be timed together (without valid synchronizer). It is only recommended to use the -datapath_only option on paths between clocks that do not have a known phase relationship. This DRC is waived when a synchronizer is found on the path endpoint
Related violations: <none>

TIMING-11#62 Warning
Inappropriate max delay with datapath only option  
A max delay constraint with -datapath_only has been applied between tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/rd_data_ref_reg[6]/C and tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/ip2bus_data_reg[6]/D. The startpoint(s) and endpoint(s) either belong to the same clock domain or belong to two clock domains that can safely be timed together (without valid synchronizer). It is only recommended to use the -datapath_only option on paths between clocks that do not have a known phase relationship. This DRC is waived when a synchronizer is found on the path endpoint
Related violations: <none>

TIMING-11#63 Warning
Inappropriate max delay with datapath only option  
A max delay constraint with -datapath_only has been applied between tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C and tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/ip2bus_data_reg[0]/D. The startpoint(s) and endpoint(s) either belong to the same clock domain or belong to two clock domains that can safely be timed together (without valid synchronizer). It is only recommended to use the -datapath_only option on paths between clocks that do not have a known phase relationship. This DRC is waived when a synchronizer is found on the path endpoint
Related violations: <none>

TIMING-11#64 Warning
Inappropriate max delay with datapath only option  
A max delay constraint with -datapath_only has been applied between tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C and tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/ip2bus_data_reg[10]/D. The startpoint(s) and endpoint(s) either belong to the same clock domain or belong to two clock domains that can safely be timed together (without valid synchronizer). It is only recommended to use the -datapath_only option on paths between clocks that do not have a known phase relationship. This DRC is waived when a synchronizer is found on the path endpoint
Related violations: <none>

TIMING-11#65 Warning
Inappropriate max delay with datapath only option  
A max delay constraint with -datapath_only has been applied between tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C and tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/ip2bus_data_reg[11]/D. The startpoint(s) and endpoint(s) either belong to the same clock domain or belong to two clock domains that can safely be timed together (without valid synchronizer). It is only recommended to use the -datapath_only option on paths between clocks that do not have a known phase relationship. This DRC is waived when a synchronizer is found on the path endpoint
Related violations: <none>

TIMING-11#66 Warning
Inappropriate max delay with datapath only option  
A max delay constraint with -datapath_only has been applied between tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C and tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/ip2bus_data_reg[12]/D. The startpoint(s) and endpoint(s) either belong to the same clock domain or belong to two clock domains that can safely be timed together (without valid synchronizer). It is only recommended to use the -datapath_only option on paths between clocks that do not have a known phase relationship. This DRC is waived when a synchronizer is found on the path endpoint
Related violations: <none>

TIMING-11#67 Warning
Inappropriate max delay with datapath only option  
A max delay constraint with -datapath_only has been applied between tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C and tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/ip2bus_data_reg[13]/D. The startpoint(s) and endpoint(s) either belong to the same clock domain or belong to two clock domains that can safely be timed together (without valid synchronizer). It is only recommended to use the -datapath_only option on paths between clocks that do not have a known phase relationship. This DRC is waived when a synchronizer is found on the path endpoint
Related violations: <none>

TIMING-11#68 Warning
Inappropriate max delay with datapath only option  
A max delay constraint with -datapath_only has been applied between tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C and tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/ip2bus_data_reg[14]/D. The startpoint(s) and endpoint(s) either belong to the same clock domain or belong to two clock domains that can safely be timed together (without valid synchronizer). It is only recommended to use the -datapath_only option on paths between clocks that do not have a known phase relationship. This DRC is waived when a synchronizer is found on the path endpoint
Related violations: <none>

TIMING-11#69 Warning
Inappropriate max delay with datapath only option  
A max delay constraint with -datapath_only has been applied between tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C and tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/ip2bus_data_reg[15]/D. The startpoint(s) and endpoint(s) either belong to the same clock domain or belong to two clock domains that can safely be timed together (without valid synchronizer). It is only recommended to use the -datapath_only option on paths between clocks that do not have a known phase relationship. This DRC is waived when a synchronizer is found on the path endpoint
Related violations: <none>

TIMING-11#70 Warning
Inappropriate max delay with datapath only option  
A max delay constraint with -datapath_only has been applied between tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C and tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/ip2bus_data_reg[16]/D. The startpoint(s) and endpoint(s) either belong to the same clock domain or belong to two clock domains that can safely be timed together (without valid synchronizer). It is only recommended to use the -datapath_only option on paths between clocks that do not have a known phase relationship. This DRC is waived when a synchronizer is found on the path endpoint
Related violations: <none>

TIMING-11#71 Warning
Inappropriate max delay with datapath only option  
A max delay constraint with -datapath_only has been applied between tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C and tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/ip2bus_data_reg[1]/D. The startpoint(s) and endpoint(s) either belong to the same clock domain or belong to two clock domains that can safely be timed together (without valid synchronizer). It is only recommended to use the -datapath_only option on paths between clocks that do not have a known phase relationship. This DRC is waived when a synchronizer is found on the path endpoint
Related violations: <none>

TIMING-11#72 Warning
Inappropriate max delay with datapath only option  
A max delay constraint with -datapath_only has been applied between tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C and tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/ip2bus_data_reg[2]/D. The startpoint(s) and endpoint(s) either belong to the same clock domain or belong to two clock domains that can safely be timed together (without valid synchronizer). It is only recommended to use the -datapath_only option on paths between clocks that do not have a known phase relationship. This DRC is waived when a synchronizer is found on the path endpoint
Related violations: <none>

TIMING-11#73 Warning
Inappropriate max delay with datapath only option  
A max delay constraint with -datapath_only has been applied between tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C and tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/ip2bus_data_reg[3]/D. The startpoint(s) and endpoint(s) either belong to the same clock domain or belong to two clock domains that can safely be timed together (without valid synchronizer). It is only recommended to use the -datapath_only option on paths between clocks that do not have a known phase relationship. This DRC is waived when a synchronizer is found on the path endpoint
Related violations: <none>

TIMING-11#74 Warning
Inappropriate max delay with datapath only option  
A max delay constraint with -datapath_only has been applied between tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C and tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/ip2bus_data_reg[4]/D. The startpoint(s) and endpoint(s) either belong to the same clock domain or belong to two clock domains that can safely be timed together (without valid synchronizer). It is only recommended to use the -datapath_only option on paths between clocks that do not have a known phase relationship. This DRC is waived when a synchronizer is found on the path endpoint
Related violations: <none>

TIMING-11#75 Warning
Inappropriate max delay with datapath only option  
A max delay constraint with -datapath_only has been applied between tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C and tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/ip2bus_data_reg[5]/D. The startpoint(s) and endpoint(s) either belong to the same clock domain or belong to two clock domains that can safely be timed together (without valid synchronizer). It is only recommended to use the -datapath_only option on paths between clocks that do not have a known phase relationship. This DRC is waived when a synchronizer is found on the path endpoint
Related violations: <none>

TIMING-11#76 Warning
Inappropriate max delay with datapath only option  
A max delay constraint with -datapath_only has been applied between tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C and tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/ip2bus_data_reg[6]/D. The startpoint(s) and endpoint(s) either belong to the same clock domain or belong to two clock domains that can safely be timed together (without valid synchronizer). It is only recommended to use the -datapath_only option on paths between clocks that do not have a known phase relationship. This DRC is waived when a synchronizer is found on the path endpoint
Related violations: <none>

TIMING-11#77 Warning
Inappropriate max delay with datapath only option  
A max delay constraint with -datapath_only has been applied between tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C and tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/ip2bus_data_reg[7]/D. The startpoint(s) and endpoint(s) either belong to the same clock domain or belong to two clock domains that can safely be timed together (without valid synchronizer). It is only recommended to use the -datapath_only option on paths between clocks that do not have a known phase relationship. This DRC is waived when a synchronizer is found on the path endpoint
Related violations: <none>

TIMING-11#78 Warning
Inappropriate max delay with datapath only option  
A max delay constraint with -datapath_only has been applied between tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C and tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/ip2bus_data_reg[8]/D. The startpoint(s) and endpoint(s) either belong to the same clock domain or belong to two clock domains that can safely be timed together (without valid synchronizer). It is only recommended to use the -datapath_only option on paths between clocks that do not have a known phase relationship. This DRC is waived when a synchronizer is found on the path endpoint
Related violations: <none>

TIMING-11#79 Warning
Inappropriate max delay with datapath only option  
A max delay constraint with -datapath_only has been applied between tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C and tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/ip2bus_data_reg[9]/D. The startpoint(s) and endpoint(s) either belong to the same clock domain or belong to two clock domains that can safely be timed together (without valid synchronizer). It is only recommended to use the -datapath_only option on paths between clocks that do not have a known phase relationship. This DRC is waived when a synchronizer is found on the path endpoint
Related violations: <none>

TIMING-11#80 Warning
Inappropriate max delay with datapath only option  
A max delay constraint with -datapath_only has been applied between tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/rd_data_ref_reg[7]/C and tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/ip2bus_data_reg[0]/D. The startpoint(s) and endpoint(s) either belong to the same clock domain or belong to two clock domains that can safely be timed together (without valid synchronizer). It is only recommended to use the -datapath_only option on paths between clocks that do not have a known phase relationship. This DRC is waived when a synchronizer is found on the path endpoint
Related violations: <none>

TIMING-11#81 Warning
Inappropriate max delay with datapath only option  
A max delay constraint with -datapath_only has been applied between tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/rd_data_ref_reg[7]/C and tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/ip2bus_data_reg[7]/D. The startpoint(s) and endpoint(s) either belong to the same clock domain or belong to two clock domains that can safely be timed together (without valid synchronizer). It is only recommended to use the -datapath_only option on paths between clocks that do not have a known phase relationship. This DRC is waived when a synchronizer is found on the path endpoint
Related violations: <none>

TIMING-11#82 Warning
Inappropriate max delay with datapath only option  
A max delay constraint with -datapath_only has been applied between tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/rd_data_ref_reg[8]/C and tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/ip2bus_data_reg[1]/D. The startpoint(s) and endpoint(s) either belong to the same clock domain or belong to two clock domains that can safely be timed together (without valid synchronizer). It is only recommended to use the -datapath_only option on paths between clocks that do not have a known phase relationship. This DRC is waived when a synchronizer is found on the path endpoint
Related violations: <none>

TIMING-11#83 Warning
Inappropriate max delay with datapath only option  
A max delay constraint with -datapath_only has been applied between tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/rd_data_ref_reg[8]/C and tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/ip2bus_data_reg[8]/D. The startpoint(s) and endpoint(s) either belong to the same clock domain or belong to two clock domains that can safely be timed together (without valid synchronizer). It is only recommended to use the -datapath_only option on paths between clocks that do not have a known phase relationship. This DRC is waived when a synchronizer is found on the path endpoint
Related violations: <none>

TIMING-11#84 Warning
Inappropriate max delay with datapath only option  
A max delay constraint with -datapath_only has been applied between tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/rd_data_ref_reg[9]/C and tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/ip2bus_data_reg[2]/D. The startpoint(s) and endpoint(s) either belong to the same clock domain or belong to two clock domains that can safely be timed together (without valid synchronizer). It is only recommended to use the -datapath_only option on paths between clocks that do not have a known phase relationship. This DRC is waived when a synchronizer is found on the path endpoint
Related violations: <none>

TIMING-11#85 Warning
Inappropriate max delay with datapath only option  
A max delay constraint with -datapath_only has been applied between tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/rd_data_ref_reg[9]/C and tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/ip2bus_data_reg[9]/D. The startpoint(s) and endpoint(s) either belong to the same clock domain or belong to two clock domains that can safely be timed together (without valid synchronizer). It is only recommended to use the -datapath_only option on paths between clocks that do not have a known phase relationship. This DRC is waived when a synchronizer is found on the path endpoint
Related violations: <none>

TIMING-27#1 Warning
Invalid primary clock on hierarchical pin  
A primary clock clock_gen_0/global_clock_generation_0/inst/clk_in1 is created on an inappropriate internal pin clock_gen_0/global_clock_generation_0/inst/clk_in1. It is not recommended to create a primary clock on a hierarchical pin when its driver pin has a fanout connected to multiple clock pins
Related violations: <none>

XDCB-5#1 Warning
Runtime inefficient way to find pin objects  
The option '-from : [get_pins -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/U_CDONE/I_YESLUT6.U_SRL32_*/CLK*" }]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '130' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: c:/Users/KANG Jian/Desktop/video_trans_advanced/eth_tx_gp_rx/eth_tx_gp_rx.runs/impl_1/.Xil/Vivado-15768-DESKTOP-B3RT09T/u_ila_0_CV.0/out/ila.xdc (Line: 80)
Related violations: <none>

XDCB-5#2 Warning
Runtime inefficient way to find pin objects  
The option '-from : [get_pins -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.U_SRL32_*/CLK*" }]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '131' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: c:/Users/KANG Jian/Desktop/video_trans_advanced/eth_tx_gp_rx/eth_tx_gp_rx.runs/impl_1/.Xil/Vivado-15768-DESKTOP-B3RT09T/u_ila_0_CV.0/out/ila.xdc (Line: 81)
Related violations: <none>

XDCB-5#3 Warning
Runtime inefficient way to find pin objects  
The option '-from : [get_pins -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.U_SRL32_*/CLK*" }]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '132' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: c:/Users/KANG Jian/Desktop/video_trans_advanced/eth_tx_gp_rx/eth_tx_gp_rx.runs/impl_1/.Xil/Vivado-15768-DESKTOP-B3RT09T/u_ila_0_CV.0/out/ila.xdc (Line: 82)
Related violations: <none>

XDCB-5#4 Warning
Runtime inefficient way to find pin objects  
The option '-from : [get_pins -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/I_YESLUT6.U_SRL32_*/CLK*" }]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '119' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: c:/Users/KANG Jian/Desktop/video_trans_advanced/eth_tx_gp_rx/eth_tx_gp_rx.runs/impl_1/.Xil/Vivado-15768-DESKTOP-B3RT09T/u_ila_0_CV.0/out/ila.xdc (Line: 63)
Related violations: <none>

XDCB-5#5 Warning
Runtime inefficient way to find pin objects  
The option '-from : [get_pins -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/I_YESLUT6.U_SRL32_*/CLK*" }]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '124' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: c:/Users/KANG Jian/Desktop/video_trans_advanced/eth_tx_gp_rx/eth_tx_gp_rx.runs/impl_1/.Xil/Vivado-15768-DESKTOP-B3RT09T/u_ila_0_CV.0/out/ila.xdc (Line: 74)
Related violations: <none>

XDCB-5#6 Warning
Runtime inefficient way to find pin objects  
The option '-from : [get_pins -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/I_YESLUT6.U_SRL32_*/CLK*" }]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '125' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: c:/Users/KANG Jian/Desktop/video_trans_advanced/eth_tx_gp_rx/eth_tx_gp_rx.runs/impl_1/.Xil/Vivado-15768-DESKTOP-B3RT09T/u_ila_0_CV.0/out/ila.xdc (Line: 75)
Related violations: <none>

XDCB-5#7 Warning
Runtime inefficient way to find pin objects  
The option '-from : [get_pins -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/I_YESLUT6.U_SRLC16E/CLK*" }]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '126' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: c:/Users/KANG Jian/Desktop/video_trans_advanced/eth_tx_gp_rx/eth_tx_gp_rx.runs/impl_1/.Xil/Vivado-15768-DESKTOP-B3RT09T/u_ila_0_CV.0/out/ila.xdc (Line: 76)
Related violations: <none>

XDCB-5#8 Warning
Runtime inefficient way to find pin objects  
The option '-from : [get_pins -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/I_YESLUT6.U_SRLC16E/CLK*" }]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '127' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: c:/Users/KANG Jian/Desktop/video_trans_advanced/eth_tx_gp_rx/eth_tx_gp_rx.runs/impl_1/.Xil/Vivado-15768-DESKTOP-B3RT09T/u_ila_0_CV.0/out/ila.xdc (Line: 77)
Related violations: <none>

XDCB-5#9 Warning
Runtime inefficient way to find pin objects  
The option '-from : [get_pins -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/I_YESLUT6.U_SRL32/CLK*"}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '117' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: c:/Users/KANG Jian/Desktop/video_trans_advanced/eth_tx_gp_rx/eth_tx_gp_rx.runs/impl_1/.Xil/Vivado-15768-DESKTOP-B3RT09T/u_ila_0_CV.0/out/ila.xdc (Line: 60)
Related violations: <none>

XDCB-5#10 Warning
Runtime inefficient way to find pin objects  
The option '-from : [get_pins -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_*/CLK*" }]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '128' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: c:/Users/KANG Jian/Desktop/video_trans_advanced/eth_tx_gp_rx/eth_tx_gp_rx.runs/impl_1/.Xil/Vivado-15768-DESKTOP-B3RT09T/u_ila_0_CV.0/out/ila.xdc (Line: 78)
Related violations: <none>

XDCB-5#11 Warning
Runtime inefficient way to find pin objects  
The option '-from : [get_pins -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_srl_drive/CLK*"}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '118' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: c:/Users/KANG Jian/Desktop/video_trans_advanced/eth_tx_gp_rx/eth_tx_gp_rx.runs/impl_1/.Xil/Vivado-15768-DESKTOP-B3RT09T/u_ila_0_CV.0/out/ila.xdc (Line: 61)
Related violations: <none>

XDCB-5#12 Warning
Runtime inefficient way to find pin objects  
The option '-from : [get_pins -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/I_YESLUT6.U_SRLC16E/CLK*" }]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '129' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: c:/Users/KANG Jian/Desktop/video_trans_advanced/eth_tx_gp_rx/eth_tx_gp_rx.runs/impl_1/.Xil/Vivado-15768-DESKTOP-B3RT09T/u_ila_0_CV.0/out/ila.xdc (Line: 79)
Related violations: <none>

XDCB-5#13 Warning
Runtime inefficient way to find pin objects  
The option '-from : [get_pins -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/I_YESLUT6.U_SRL32/CLK*"}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '122' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: c:/Users/KANG Jian/Desktop/video_trans_advanced/eth_tx_gp_rx/eth_tx_gp_rx.runs/impl_1/.Xil/Vivado-15768-DESKTOP-B3RT09T/u_ila_0_CV.0/out/ila.xdc (Line: 72)
Related violations: <none>

XDCB-5#14 Warning
Runtime inefficient way to find pin objects  
The option '-from : [get_pins -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/I_YESLUT6.U_SRL32/CLK*"}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '123' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: c:/Users/KANG Jian/Desktop/video_trans_advanced/eth_tx_gp_rx/eth_tx_gp_rx.runs/impl_1/.Xil/Vivado-15768-DESKTOP-B3RT09T/u_ila_0_CV.0/out/ila.xdc (Line: 73)
Related violations: <none>

XDCB-5#15 Warning
Runtime inefficient way to find pin objects  
The option '-from : [get_pins -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_srl_drive/CLK*"}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '121' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: c:/Users/KANG Jian/Desktop/video_trans_advanced/eth_tx_gp_rx/eth_tx_gp_rx.runs/impl_1/.Xil/Vivado-15768-DESKTOP-B3RT09T/u_ila_0_CV.0/out/ila.xdc (Line: 71)
Related violations: <none>

XDCB-5#16 Warning
Runtime inefficient way to find pin objects  
The option '-from : [get_pins -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_srl_drive/CLK*"}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '120' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: c:/Users/KANG Jian/Desktop/video_trans_advanced/eth_tx_gp_rx/eth_tx_gp_rx.runs/impl_1/.Xil/Vivado-15768-DESKTOP-B3RT09T/u_ila_0_CV.0/out/ila.xdc (Line: 70)
Related violations: <none>

XDCB-5#17 Warning
Runtime inefficient way to find pin objects  
The option '-from : [get_pins -hierarchical -filter {NAME =~ *allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_srl_drive/CLK}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '111' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: c:/Users/KANG Jian/Desktop/video_trans_advanced/eth_tx_gp_rx/eth_tx_gp_rx.runs/impl_1/.Xil/Vivado-15768-DESKTOP-B3RT09T/u_ila_0_CV.0/out/ila.xdc (Line: 40)
Related violations: <none>

XDCB-5#18 Warning
Runtime inefficient way to find pin objects  
The option '-to : [get_pins -hier -filter {NAME =~ */async_rst*/CLR}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '14' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: c:/Users/KANG Jian/Desktop/video_trans_advanced/video_trans_sourcecode/ip_new/tri_mode_ethernet_mac_1/synth/tri_mode_ethernet_mac_1.xdc (Line: 92)
Related violations: <none>

XDCB-5#19 Warning
Runtime inefficient way to find pin objects  
The option '-to : [get_pins -hier -filter {NAME =~ */async_rst*/PRE}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '13' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: c:/Users/KANG Jian/Desktop/video_trans_advanced/video_trans_sourcecode/ip_new/tri_mode_ethernet_mac_1/synth/tri_mode_ethernet_mac_1.xdc (Line: 91)
Related violations: <none>

XDCB-5#20 Warning
Runtime inefficient way to find pin objects  
The option '-to : [get_pins -hier -filter {NAME =~ */reset_sync*/PRE}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '15' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: c:/Users/KANG Jian/Desktop/video_trans_advanced/video_trans_sourcecode/ip_new/tri_mode_ethernet_mac_1/synth/tri_mode_ethernet_mac_1.xdc (Line: 93)
Related violations: <none>

XDCB-5#21 Warning
Runtime inefficient way to find pin objects  
The option '-to : [get_pins -hierarchical -filter {NAME =~ *allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[*].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '111' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: c:/Users/KANG Jian/Desktop/video_trans_advanced/eth_tx_gp_rx/eth_tx_gp_rx.runs/impl_1/.Xil/Vivado-15768-DESKTOP-B3RT09T/u_ila_0_CV.0/out/ila.xdc (Line: 40)
Related violations: <none>

XDCB-5#22 Warning
Runtime inefficient way to find pin objects  
The option 'objects : [get_pins -hier -filter name=~*gt_wrapper_i*aurora_8b10b_rx_multi_gt_i*gt0_aurora_8b10b_rx_i*gtpe2_i*TXOUTCLK]' of constraint 'create_clock' uses inefficient query to find pin objects (see constraint position '27' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: c:/Users/KANG Jian/Desktop/video_trans_advanced/video_trans_sourcecode/ip_new/aurora_8b10b_rx/aurora_8b10b_rx.xdc (Line: 54)
Related violations: <none>

XDCB-5#23 Warning
Runtime inefficient way to find pin objects  
The option 'objects : [get_pins -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK"}]' of constraint 'create_clock' uses inefficient query to find pin objects (see constraint position '83' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: c:/Users/KANG Jian/Desktop/video_trans_advanced/eth_tx_gp_rx/eth_tx_gp_rx.runs/impl_1/.Xil/Vivado-15768-DESKTOP-B3RT09T/dbg_hub_CV.0/out/xsdbm.xdc (Line: 5)
Related violations: <none>


