// Seed: 1540316514
module module_0 (
    input tri id_0,
    input supply0 id_1,
    output tri1 id_2
);
  assign id_2 = -1;
  assign module_1.id_17 = 0;
endmodule
module module_0 #(
    parameter id_16 = 32'd62,
    parameter id_8  = 32'd89
) (
    input tri id_0,
    input supply1 id_1,
    input wire id_2,
    output supply1 id_3,
    output supply1 id_4,
    input wand id_5,
    output tri id_6,
    input tri0 id_7,
    input supply0 _id_8,
    input tri id_9,
    input uwire id_10,
    output tri0 module_1,
    input uwire id_12,
    output tri1 id_13,
    input uwire id_14,
    output logic id_15,
    input wor _id_16,
    output wor id_17,
    input uwire id_18,
    output wor id_19,
    output tri1 id_20,
    input supply1 id_21,
    output tri0 id_22,
    output tri id_23,
    input tri1 id_24,
    input wor id_25,
    input wand id_26,
    input supply1 id_27,
    output supply0 id_28,
    input tri0 id_29,
    input supply1 id_30,
    input wire id_31,
    output supply1 id_32
);
  assign id_3 = -1;
  parameter id_34 = 1;
  initial id_15 = 1;
  logic id_35 = 1 == id_2;
  wire [id_8 : id_16] id_36;
  logic id_37;
  ;
  module_0 modCall_1 (
      id_24,
      id_31,
      id_28
  );
endmodule
