
****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/tools/xilinx/Vivado/2018.1/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running 'D:/tools/xilinx/Vivado/2018.1/bin/unwrapped/win64.o/vivado_hls.exe'
INFO: [HLS 200-10] For user 'Tsunami' on host 'westlife' (Windows NT_amd64 version 6.2) on Sat Apr 20 16:29:11 +0800 2024
INFO: [HLS 200-10] In directory 'D:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.runs/bd_e648_hsc_0_synth_1'
INFO: [HLS 200-10] Creating and opening project 'D:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.runs/bd_e648_hsc_0_synth_1/bd_e648_hsc_0'.
INFO: [HLS 200-10] Adding design file 'd:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler_config.h' to the project
INFO: [HLS 200-10] Adding design file 'd:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp' to the project
INFO: [HLS 200-10] Adding design file 'd:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.h' to the project
INFO: [HLS 200-10] Creating and opening solution 'D:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.runs/bd_e648_hsc_0_synth_1/bd_e648_hsc_0/prj'.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [SYN 201-201] Setting up clock 'ap_clk' with a period of 3.013ns.
INFO: [HLS 200-10] Analyzing design file 'd:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp' ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 102.141 ; gain = 45.562
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 102.141 ; gain = 45.562
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<48, ap_uint<8> >.1' into 'hls::AXIGetBitFields<48, ap_uint<8> >' (D:/tools/xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<48, ap_uint<8> >' into 'AXIvideo2MultiPixStream' (d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:1080).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<48, ap_uint<8> >' into 'AXIvideo2MultiPixStream' (d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:1081).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<48, ap_uint<8> >' into 'AXIvideo2MultiPixStream' (d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:1082).
INFO: [XFORM 203-603] Inlining function 'std::max<unsigned short>' into 'hscale_core_polyphase' (d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:509).
INFO: [XFORM 203-603] Inlining function 'hls::LineBuffer<2, 1920, ap_uint<16>, 0>::getval' into 'v_vcresampler_core' (d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:1525).
INFO: [XFORM 203-603] Inlining function 'hls::LineBuffer<2, 1920, ap_uint<16>, 0>::insert_top_row' into 'hls::LineBuffer<2, 1920, ap_uint<16>, 0>::insert_bottom' (D:/tools/xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_mem.h:873).
INFO: [XFORM 203-603] Inlining function 'hls::LineBuffer<2, 1920, ap_uint<16>, 0>::insert_bottom' into 'v_vcresampler_core' (d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:1540).
INFO: [XFORM 203-603] Inlining function 'hls::LineBuffer<3, 1920, ap_uint<16>, 0>::getval' into 'v_vcresampler_core' (d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:1563).
INFO: [XFORM 203-603] Inlining function 'hls::LineBuffer<3, 1920, ap_uint<16>, 0>::insert_top_row' into 'hls::LineBuffer<3, 1920, ap_uint<16>, 0>::insert_bottom' (D:/tools/xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_mem.h:873).
INFO: [XFORM 203-603] Inlining function 'hls::LineBuffer<3, 1920, ap_uint<16>, 0>::insert_bottom' into 'v_vcresampler_core' (d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:1610).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 145.035 ; gain = 88.457
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:1529: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 170.211 ; gain = 113.633
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3.1' (d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:1499) in function 'v_vcresampler_core' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-4.1' in function 'v_hcresampler_core' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' in function 'v_csc_core' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2.1' (d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:1178) in function 'MultiPixStream2AXIvideo' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:1055) in function 'AXIvideo2MultiPixStream' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:561) in function 'hscale_core_polyphase' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'hscale_polyphase'.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1.1' (D:/tools/xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_core.h:171) in function 'v_vcresampler_core' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1.2' (d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:1513) in function 'v_vcresampler_core' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1.3' (d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:1523) in function 'v_vcresampler_core' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1.3.1' (d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:1526) in function 'v_vcresampler_core' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1.4' (d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:1535) in function 'v_vcresampler_core' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1.5' (D:/tools/xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_core.h:171) in function 'v_vcresampler_core' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1.6' (d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:1543) in function 'v_vcresampler_core' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1.6.1' (d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:1548) in function 'v_vcresampler_core' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1.7' (d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:1560) in function 'v_vcresampler_core' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1.7.1' (d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:1564) in function 'v_vcresampler_core' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1.7.2' (D:/tools/xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_core.h:171) in function 'v_vcresampler_core' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1.8' (D:/tools/xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_core.h:171) in function 'v_vcresampler_core' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1.9' (D:/tools/xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_core.h:171) in function 'v_vcresampler_core' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1.10' (d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:1605) in function 'v_vcresampler_core' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1.11' (d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:1612) in function 'v_vcresampler_core' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1.11.1' (d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:1617) in function 'v_vcresampler_core' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1.12' (d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:1626) in function 'v_vcresampler_core' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4.1.1' in function 'v_hcresampler_core' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4.1.2' in function 'v_hcresampler_core' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4.1.3' in function 'v_hcresampler_core' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4.1.3.1' in function 'v_hcresampler_core' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4.1.4' in function 'v_hcresampler_core' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4.1.5' in function 'v_hcresampler_core' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4.1.5.1' in function 'v_hcresampler_core' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4.1.5.1.1' in function 'v_hcresampler_core' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4.1.5.1.2' in function 'v_hcresampler_core' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4.1.5.2' in function 'v_hcresampler_core' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4.1.6' in function 'v_hcresampler_core' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' in function 'v_csc_core' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.2' in function 'v_csc_core' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.1' (D:/tools/xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_core.h:171) in function 'MultiPixStream2AXIvideo' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.2' (d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:1204) in function 'MultiPixStream2AXIvideo' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.2.1' (d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:1206) in function 'MultiPixStream2AXIvideo' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.1' (d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:1073) in function 'AXIvideo2MultiPixStream' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.1.1' (d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:1075) in function 'AXIvideo2MultiPixStream' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1.1' (d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:574) in function 'hscale_core_polyphase' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1.1.1' (D:/tools/xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_core.h:171) in function 'hscale_core_polyphase' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1.2' (D:/tools/xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_core.h:171) in function 'hscale_core_polyphase' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1.3' (d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:585) in function 'hscale_core_polyphase' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1.3.1' (d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:587) in function 'hscale_core_polyphase' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1.4' (d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:596) in function 'hscale_core_polyphase' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1.4.1' (D:/tools/xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_core.h:171) in function 'hscale_core_polyphase' completely.
INFO: [XFORM 203-501] Unrolling loop 'loop_samples' (d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:625) in function 'hscale_core_polyphase' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1.6' (d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:678) in function 'hscale_core_polyphase' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1.6.1' (d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:680) in function 'hscale_core_polyphase' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1.7' (d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:691) in function 'hscale_core_polyphase' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1.7.1' (d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:693) in function 'hscale_core_polyphase' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' in function 'hscale_polyphase' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' in function 'hscale_polyphase' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.2' in function 'hscale_polyphase' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.2.1' in function 'hscale_polyphase' completely.
INFO: [XFORM 203-102] Partitioning array 'PhaseH' (d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:546) automatically.
INFO: [XFORM 203-102] Partitioning array 'PixBufVal.val.V' (d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:1547) automatically.
INFO: [XFORM 203-102] Partitioning array 'PixBufVal.val.V.1' (d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:1616) automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'stream_out_422.V.val.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'stream_out_420.V.val.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'stream_in.V.val.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'stream_upsampled.V.val.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'stream_scaled.V.val.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'stream_scaled_csc.V.val.V' .
INFO: [XFORM 203-101] Partitioning array 'linebuf_y.val.V' (d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:1464) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'linebuf_c.val.V' (d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:1465) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val.V' (d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:1467) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'outpix.val.V' (d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:1468) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mpix_y.val.V' (d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:1469) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mpix_c.val.V' (d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:1470) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pixbuf_y.val.V' (d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:1472) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pixbuf_c.val.V' (d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:1473) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.val.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'CBufVal.val.V' (d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:1562) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.val.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.val.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val.V' (d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:1129) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'map.V' (d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:1167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.val.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val.V' (d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:1025) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'map'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SrcPix.val.V' (d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:501) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'OutPix.val.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'OutPixPrv.val.V' (d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:501) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'PixArray.val.V' (d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:502) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'OutMultiPix.val.V' (d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:503) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ArrayLoc' (d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:494) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'FiltCoeff' (d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:504) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.val.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pixbuf_y.val.V' (d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:1472) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'pixbuf_c.val.V' (d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:1473) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'PixArray.val.V' (d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:502) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'FiltCoeff' (d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:504) in dimension 3 completely.
INFO: [XFORM 203-712] Applying dataflow to function 'v_hscaler' , detected/extracted 11 process function(s): 
	 'v_hscaler.entry397'
	 'AXIvideo2MultiPixStream'
	 'Block_._crit_edge1423_proc'
	 'v_hcresampler_core139'
	 'hscale_core_polyphase'
	 'Block_._crit_edge1426_proc'
	 'v_csc_core'
	 'Block_._crit_edge1716_proc'
	 'v_hcresampler_core140'
	 'v_vcresampler_core'
	 'MultiPixStream2AXIvideo'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:1616:108) to (d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:1670:13) in function 'v_vcresampler_core'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'v_csc_core'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'hscale_polyphase'... converting 265 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:682:20) to (d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:688:5) in function 'hscale_core_polyphase'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:695:182) to (d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:695:182) in function 'hscale_core_polyphase'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'Block_._crit_edge1426_proc'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (D:/tools/xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_axi_io.h:49:14) to (d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:1054:57) in function 'AXIvideo2MultiPixStream'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'v_vcresampler_core' (d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:1449)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:24 . Memory (MB): peak = 228.605 ; gain = 172.027
WARNING: [XFORM 203-631] Renaming function 'v_hcresampler_core140' to 'v_hcresampler_core14' 
WARNING: [XFORM 203-631] Renaming function 'v_hcresampler_core139' to 'v_hcresampler_core13' 
WARNING: [XFORM 203-631] Renaming function 'hscale_core_polyphase' to 'hscale_core_polyphas' (d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:171:56)
WARNING: [XFORM 203-631] Renaming function 'MultiPixStream2AXIvideo' to 'MultiPixStream2AXIvi' (d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:171:57)
WARNING: [XFORM 203-631] Renaming function 'Block_._crit_edge1716_proc' to 'Block_._crit_edge171' 
WARNING: [XFORM 203-631] Renaming function 'Block_._crit_edge1426_proc' to 'Block_._crit_edge142' 
WARNING: [XFORM 203-631] Renaming function 'Block_._crit_edge1423_proc' to 'Block_._crit_edge142.1' 
WARNING: [XFORM 203-631] Renaming function 'AXIvideo2MultiPixStream' to 'AXIvideo2MultiPixStr' (d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:49:9)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf_y.val[0].V' (d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:1464).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'linebuf_y.val[0].V' (d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:1464).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf_c.val[0].V' (d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:1465).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf_c.val[1].V' (d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:1465).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'linebuf_c.val[0].V' (d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:1465).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'linebuf_c.val[1].V' (d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:1465).
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:27 . Memory (MB): peak = 365.875 ; gain = 309.297
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'v_hscaler' ...
WARNING: [SYN 201-103] Legalizing function name 'v_hscaler.entry397' to 'v_hscaler_entry397'.
WARNING: [SYN 201-103] Legalizing function name 'Block_._crit_edge142.1' to 'Block_crit_edge142_1'.
WARNING: [SYN 201-103] Legalizing function name 'reg<ap_uint<18> >' to 'reg_ap_uint_18_s'.
WARNING: [SYN 201-103] Legalizing function name 'Block_._crit_edge142' to 'Block_crit_edge142'.
WARNING: [SYN 201-103] Legalizing function name 'Block_._crit_edge171' to 'Block_crit_edge171'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_hscaler_entry397'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 0	0	0	15	0	-nan(ind)	0	-nan(ind)	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 27.408 seconds; current allocated memory: 306.350 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.169 seconds; current allocated memory: 306.527 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2MultiPixStr'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 3	0	3	62	6	2	2	2	2	6	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.819 seconds; current allocated memory: 306.924 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.762 seconds; current allocated memory: 307.474 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_crit_edge142_1'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 0	0	0	3	0	-nan(ind)	0	-nan(ind)	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.897 seconds; current allocated memory: 307.514 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 307.547 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_hcresampler_core13'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SYN 201-351] The following objects are mapped to a ternary adder tree.
   a  'select' operation ('sel_SEBB_i_i', d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:1366->d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:172)
   b  'select' operation ('outpix.val[2].V', d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:1366->d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:172)
   c  constant 1

INFO: [SYN 201-351] The following objects are mapped to a ternary adder tree.
   a  'select' operation ('sel_SEBB3_i_i', d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:1366->d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:172)
   b  'select' operation ('outpix.val[1].V', d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:1366->d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:172)
   c  constant 1

###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 2	0	0	95	0	-nan(ind)	0	-nan(ind)	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.735 seconds; current allocated memory: 308.104 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.448 seconds; current allocated memory: 308.663 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reg_ap_uint_18_s'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 0	0	0	2	0	-nan(ind)	0	-nan(ind)	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'reg<ap_uint<18> >'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.531 seconds; current allocated memory: 308.707 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.068 seconds; current allocated memory: 308.739 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hscale_polyphase'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  'load' operation ('FiltCoeff_7_1_load', d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:722) on array 'FiltCoeff_7_1'
   b  'select' operation ('newSel167', d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
   c  'add' operation ('sum_1_1_2_6', d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
  DSP48 Expression: sum_1_1_2_7 = sum_1_1_2_6 + rhs_V_1_0_7 * lhs_V_1_2_7
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  'load' operation ('FiltCoeff_6_1_load', d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:722) on array 'FiltCoeff_6_1'
   b  'select' operation ('newSel163', d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
   c  'add' operation ('sum_1_1_2_5', d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
  DSP48 Expression: sum_1_1_2_6 = lhs_V_1_2_6 * rhs_V_1_0_6 + sum_1_1_2_5
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  'load' operation ('FiltCoeff_5_1_load', d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:722) on array 'FiltCoeff_5_1'
   b  'select' operation ('newSel159', d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
   c  'add' operation ('sum_1_1_2_4', d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
  DSP48 Expression: sum_1_1_2_5 = lhs_V_1_2_5 * rhs_V_1_0_5 + sum_1_1_2_4
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  'load' operation ('FiltCoeff_4_1_load', d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:722) on array 'FiltCoeff_4_1'
   b  'select' operation ('newSel155', d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
   c  'add' operation ('sum_1_1_2_3', d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
  DSP48 Expression: sum_1_1_2_4 = lhs_V_1_2_4 * rhs_V_1_0_4 + sum_1_1_2_3_cast
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  'load' operation ('FiltCoeff_3_1_load', d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:722) on array 'FiltCoeff_3_1'
   b  'select' operation ('newSel151', d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
   c  'add' operation ('sum_1_1_2_2', d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
  DSP48 Expression: sum_1_1_2_3 = lhs_V_1_2_3 * rhs_V_1_0_3 + sum_1_1_2_2
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  'load' operation ('FiltCoeff_2_1_load', d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:722) on array 'FiltCoeff_2_1'
   b  'select' operation ('newSel147', d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
   c  'add' operation ('sum_1_1_2_1', d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
  DSP48 Expression: sum_1_1_2_2 = lhs_V_1_2_2 * rhs_V_1_0_2 + sum_1_1_2_1_cast
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  'load' operation ('FiltCoeff_1_1_load', d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:722) on array 'FiltCoeff_1_1'
   b  'select' operation ('newSel143', d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
   c  'add' operation ('sum_1_1_2', d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
  DSP48 Expression: sum_1_1_2_1 = lhs_V_1_2_1 * rhs_V_1_0_1 + sum_1_1_2_cast
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  'load' operation ('FiltCoeff_0_1_load', d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:722) on array 'FiltCoeff_0_1'
   b  'mux' operation ('tmp_25')
   c  constant 2048
  DSP48 Expression: sum_1_1_2 = 2048 + lhs_V_1_2 * rhs_V_1
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  'load' operation ('FiltCoeff_7_1_load', d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:722) on array 'FiltCoeff_7_1'
   b  'select' operation ('newSel139', d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
   c  'add' operation ('sum_1_1_1_6', d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
  DSP48 Expression: sum_1_1_1_7 = sum_1_1_1_6 + rhs_V_1_0_7 * lhs_V_1_1_7
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  'load' operation ('FiltCoeff_6_1_load', d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:722) on array 'FiltCoeff_6_1'
   b  'select' operation ('newSel135', d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
   c  'add' operation ('sum_1_1_1_5', d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
  DSP48 Expression: sum_1_1_1_6 = lhs_V_1_1_6 * rhs_V_1_0_6 + sum_1_1_1_5
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  'load' operation ('FiltCoeff_5_1_load', d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:722) on array 'FiltCoeff_5_1'
   b  'select' operation ('newSel131', d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
   c  'add' operation ('sum_1_1_1_4', d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
  DSP48 Expression: sum_1_1_1_5 = lhs_V_1_1_5 * rhs_V_1_0_5 + sum_1_1_1_4
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  'load' operation ('FiltCoeff_4_1_load', d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:722) on array 'FiltCoeff_4_1'
   b  'select' operation ('newSel127', d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
   c  'add' operation ('sum_1_1_1_3', d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
  DSP48 Expression: sum_1_1_1_4 = lhs_V_1_1_4 * rhs_V_1_0_4 + sum_1_1_1_3_cast
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  'load' operation ('FiltCoeff_3_1_load', d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:722) on array 'FiltCoeff_3_1'
   b  'select' operation ('newSel123', d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
   c  'add' operation ('sum_1_1_1_2', d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
  DSP48 Expression: sum_1_1_1_3 = lhs_V_1_1_3 * rhs_V_1_0_3 + sum_1_1_1_2
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  'load' operation ('FiltCoeff_2_1_load', d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:722) on array 'FiltCoeff_2_1'
   b  'select' operation ('newSel119', d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
   c  'add' operation ('sum_1_1_1_1', d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
  DSP48 Expression: sum_1_1_1_2 = lhs_V_1_1_2 * rhs_V_1_0_2 + sum_1_1_1_1_cast
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  'load' operation ('FiltCoeff_1_1_load', d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:722) on array 'FiltCoeff_1_1'
   b  'select' operation ('newSel115', d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
   c  'add' operation ('sum_1_1_1', d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
  DSP48 Expression: sum_1_1_1_1 = lhs_V_1_1_1 * rhs_V_1_0_1 + sum_1_1_1_cast
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  'load' operation ('FiltCoeff_0_1_load', d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:722) on array 'FiltCoeff_0_1'
   b  'mux' operation ('tmp_22')
   c  constant 2048
  DSP48 Expression: sum_1_1_1 = 2048 + lhs_V_1_1 * rhs_V_1
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  'load' operation ('FiltCoeff_7_1_load', d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:722) on array 'FiltCoeff_7_1'
   b  'select' operation ('newSel111', d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
   c  'add' operation ('sum_1_1_0_6', d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
  DSP48 Expression: sum_1_1_0_7 = sum_1_1_0_6 + rhs_V_1_0_7 * lhs_V_1_0_7
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  'load' operation ('FiltCoeff_6_1_load', d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:722) on array 'FiltCoeff_6_1'
   b  'select' operation ('newSel107', d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
   c  'add' operation ('sum_1_1_0_5', d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
  DSP48 Expression: sum_1_1_0_6 = sum_1_1_0_5 + rhs_V_1_0_6 * lhs_V_1_0_6
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  'load' operation ('FiltCoeff_5_1_load', d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:722) on array 'FiltCoeff_5_1'
   b  'select' operation ('newSel103', d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
   c  'add' operation ('sum_1_1_0_4', d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
  DSP48 Expression: sum_1_1_0_5 = sum_1_1_0_4 + rhs_V_1_0_5 * lhs_V_1_0_5
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  'load' operation ('FiltCoeff_4_1_load', d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:722) on array 'FiltCoeff_4_1'
   b  'select' operation ('newSel99', d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
   c  'add' operation ('sum_1_1_0_3', d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
  DSP48 Expression: sum_1_1_0_4 = sum_1_1_0_3_cast + rhs_V_1_0_4 * lhs_V_1_0_4
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  'load' operation ('FiltCoeff_3_1_load', d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:722) on array 'FiltCoeff_3_1'
   b  'select' operation ('newSel95', d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
   c  'add' operation ('sum_1_1_0_2', d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
  DSP48 Expression: sum_1_1_0_3 = sum_1_1_0_2 + rhs_V_1_0_3 * lhs_V_1_0_3
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  'load' operation ('FiltCoeff_2_1_load', d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:722) on array 'FiltCoeff_2_1'
   b  'select' operation ('newSel91', d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
   c  'add' operation ('sum_1_1_0_1', d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
  DSP48 Expression: sum_1_1_0_2 = sum_1_1_0_1_cast + rhs_V_1_0_2 * lhs_V_1_0_2
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  'load' operation ('FiltCoeff_1_1_load', d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:722) on array 'FiltCoeff_1_1'
   b  'select' operation ('newSel87', d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
   c  'add' operation ('sum_1_1', d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
  DSP48 Expression: sum_1_1_0_1 = sum_1_1_0_cast + rhs_V_1_0_1 * lhs_V_1_0_1
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  'load' operation ('FiltCoeff_0_1_load', d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:722) on array 'FiltCoeff_0_1'
   b  'mux' operation ('tmp_19')
   c  constant 2048
  DSP48 Expression: sum_1_1 = 2048 + rhs_V_1 * lhs_V_1
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  'load' operation ('FiltCoeff_7_0_load', d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:722) on array 'FiltCoeff_7_0'
   b  'select' operation ('newSel83', d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
   c  'add' operation ('sum_1_0_2_6', d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
  DSP48 Expression: sum_1_0_2_7 = sum_1_0_2_6 + rhs_V_0_0_7 * lhs_V_0_2_7
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  'load' operation ('FiltCoeff_6_0_load', d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:722) on array 'FiltCoeff_6_0'
   b  'select' operation ('newSel79', d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
   c  'add' operation ('sum_1_0_2_5', d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
  DSP48 Expression: sum_1_0_2_6 = lhs_V_0_2_6 * rhs_V_0_0_6 + sum_1_0_2_5
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  'load' operation ('FiltCoeff_5_0_load', d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:722) on array 'FiltCoeff_5_0'
   b  'select' operation ('newSel75', d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
   c  'add' operation ('sum_1_0_2_4', d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
  DSP48 Expression: sum_1_0_2_5 = lhs_V_0_2_5 * rhs_V_0_0_5 + sum_1_0_2_4
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  'load' operation ('FiltCoeff_4_0_load', d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:722) on array 'FiltCoeff_4_0'
   b  'select' operation ('newSel71', d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
   c  'add' operation ('sum_1_0_2_3', d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
  DSP48 Expression: sum_1_0_2_4 = lhs_V_0_2_4 * rhs_V_0_0_4 + sum_1_0_2_3_cast
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  'load' operation ('FiltCoeff_3_0_load', d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:722) on array 'FiltCoeff_3_0'
   b  'select' operation ('newSel67', d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
   c  'add' operation ('sum_1_0_2_2', d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
  DSP48 Expression: sum_1_0_2_3 = lhs_V_0_2_3 * rhs_V_0_0_3 + sum_1_0_2_2
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  'load' operation ('FiltCoeff_2_0_load', d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:722) on array 'FiltCoeff_2_0'
   b  'select' operation ('newSel63', d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
   c  'add' operation ('sum_1_0_2_1', d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
  DSP48 Expression: sum_1_0_2_2 = lhs_V_0_2_2 * rhs_V_0_0_2 + sum_1_0_2_1_cast
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  'load' operation ('FiltCoeff_1_0_load', d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:722) on array 'FiltCoeff_1_0'
   b  'select' operation ('newSel59', d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
   c  'add' operation ('sum_1_0_2', d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
  DSP48 Expression: sum_1_0_2_1 = lhs_V_0_2_1 * rhs_V_0_0_1 + sum_1_0_2_cast
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  'load' operation ('FiltCoeff_0_0_load', d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:722) on array 'FiltCoeff_0_0'
   b  'mux' operation ('tmp_17')
   c  constant 2048
  DSP48 Expression: sum_1_0_2 = 2048 + lhs_V_0_2 * rhs_V
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  'load' operation ('FiltCoeff_7_0_load', d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:722) on array 'FiltCoeff_7_0'
   b  'select' operation ('newSel55', d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
   c  'add' operation ('sum_1_0_1_6', d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
  DSP48 Expression: sum_1_0_1_7 = sum_1_0_1_6 + rhs_V_0_0_7 * lhs_V_0_1_7
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  'load' operation ('FiltCoeff_6_0_load', d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:722) on array 'FiltCoeff_6_0'
   b  'select' operation ('newSel51', d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
   c  'add' operation ('sum_1_0_1_5', d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
  DSP48 Expression: sum_1_0_1_6 = lhs_V_0_1_6 * rhs_V_0_0_6 + sum_1_0_1_5
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  'load' operation ('FiltCoeff_5_0_load', d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:722) on array 'FiltCoeff_5_0'
   b  'select' operation ('newSel47', d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
   c  'add' operation ('sum_1_0_1_4', d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
  DSP48 Expression: sum_1_0_1_5 = lhs_V_0_1_5 * rhs_V_0_0_5 + sum_1_0_1_4
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  'load' operation ('FiltCoeff_4_0_load', d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:722) on array 'FiltCoeff_4_0'
   b  'select' operation ('newSel43', d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
   c  'add' operation ('sum_1_0_1_3', d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
  DSP48 Expression: sum_1_0_1_4 = lhs_V_0_1_4 * rhs_V_0_0_4 + sum_1_0_1_3_cast
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  'load' operation ('FiltCoeff_3_0_load', d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:722) on array 'FiltCoeff_3_0'
   b  'select' operation ('newSel39', d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
   c  'add' operation ('sum_1_0_1_2', d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
  DSP48 Expression: sum_1_0_1_3 = lhs_V_0_1_3 * rhs_V_0_0_3 + sum_1_0_1_2
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  'load' operation ('FiltCoeff_2_0_load', d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:722) on array 'FiltCoeff_2_0'
   b  'select' operation ('newSel35', d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
   c  'add' operation ('sum_1_0_1_1', d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
  DSP48 Expression: sum_1_0_1_2 = lhs_V_0_1_2 * rhs_V_0_0_2 + sum_1_0_1_1_cast
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  'load' operation ('FiltCoeff_1_0_load', d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:722) on array 'FiltCoeff_1_0'
   b  'select' operation ('newSel31', d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
   c  'add' operation ('sum_1_0_1', d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
  DSP48 Expression: sum_1_0_1_1 = lhs_V_0_1_1 * rhs_V_0_0_1 + sum_1_0_1_cast
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  'load' operation ('FiltCoeff_0_0_load', d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:722) on array 'FiltCoeff_0_0'
   b  'mux' operation ('tmp_15')
   c  constant 2048
  DSP48 Expression: sum_1_0_1 = 2048 + lhs_V_0_1 * rhs_V
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  'load' operation ('FiltCoeff_7_0_load', d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:722) on array 'FiltCoeff_7_0'
   b  'select' operation ('newSel27', d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
   c  'add' operation ('sum_1_0_0_6', d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
  DSP48 Expression: sum_1_0_0_7 = sum_1_0_0_6 + rhs_V_0_0_7 * lhs_V_0_0_7
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  'load' operation ('FiltCoeff_6_0_load', d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:722) on array 'FiltCoeff_6_0'
   b  'select' operation ('newSel23', d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
   c  'add' operation ('sum_1_0_0_5', d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
  DSP48 Expression: sum_1_0_0_6 = sum_1_0_0_5 + rhs_V_0_0_6 * lhs_V_0_0_6
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  'load' operation ('FiltCoeff_5_0_load', d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:722) on array 'FiltCoeff_5_0'
   b  'select' operation ('newSel19', d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
   c  'add' operation ('sum_1_0_0_4', d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
  DSP48 Expression: sum_1_0_0_5 = sum_1_0_0_4 + rhs_V_0_0_5 * lhs_V_0_0_5
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  'load' operation ('FiltCoeff_4_0_load', d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:722) on array 'FiltCoeff_4_0'
   b  'select' operation ('newSel15', d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
   c  'add' operation ('sum_1_0_0_3', d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
  DSP48 Expression: sum_1_0_0_4 = sum_1_0_0_3_cast + rhs_V_0_0_4 * lhs_V_0_0_4
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  'load' operation ('FiltCoeff_3_0_load', d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:722) on array 'FiltCoeff_3_0'
   b  'select' operation ('newSel11', d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
   c  'add' operation ('sum_1_0_0_2', d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
  DSP48 Expression: sum_1_0_0_3 = sum_1_0_0_2 + rhs_V_0_0_3 * lhs_V_0_0_3
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  'load' operation ('FiltCoeff_2_0_load', d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:722) on array 'FiltCoeff_2_0'
   b  'select' operation ('newSel7', d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
   c  'add' operation ('sum_1_0_0_1', d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
  DSP48 Expression: sum_1_0_0_2 = sum_1_0_0_1_cast + rhs_V_0_0_2 * lhs_V_0_0_2
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  'load' operation ('FiltCoeff_1_0_load', d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:722) on array 'FiltCoeff_1_0'
   b  'select' operation ('newSel3', d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
   c  'add' operation ('sum_1', d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
  DSP48 Expression: sum_1_0_0_1 = sum_1_0_0_cast + rhs_V_0_0_1 * lhs_V_0_0_1
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  'load' operation ('FiltCoeff_0_0_load', d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:722) on array 'FiltCoeff_0_0'
   b  'mux' operation ('tmp')
   c  constant 2048
  DSP48 Expression: sum_1 = 2048 + rhs_V * lhs_V
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 56	0	134	396	196	1.5	4	1.4	3	180	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'hscale_polyphase'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.634 seconds; current allocated memory: 310.796 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.666 seconds; current allocated memory: 312.701 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hscale_core_polyphas'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 29	0	20	376	35	1.8	3	1.8	3	29	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 19.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.853 seconds; current allocated memory: 314.571 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'FiltCoeff_0_0' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'FiltCoeff_0_1' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'FiltCoeff_1_0' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'FiltCoeff_1_1' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'FiltCoeff_2_0' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'FiltCoeff_2_1' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'FiltCoeff_3_0' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'FiltCoeff_3_1' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'FiltCoeff_4_0' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'FiltCoeff_4_1' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'FiltCoeff_5_0' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'FiltCoeff_5_1' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'FiltCoeff_6_0' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'FiltCoeff_6_1' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'FiltCoeff_7_0' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'FiltCoeff_7_1' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.796 seconds; current allocated memory: 316.511 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_crit_edge142'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 1	0	1	11	3	3	3	2	2	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.135 seconds; current allocated memory: 316.986 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.112 seconds; current allocated memory: 317.059 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_csc_core'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  'partselect' operation ('tmp_11', d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:1722->d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:194)
   b  constant 898
   d  'extractvalue' operation ('tmp_val_V_386_i_i', d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:1704->d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:194)
  DSP48 Expression: tmp_249_1_i_i = 898 * (tmp_231_1_cast13_i_i - y_3_1_cast_i_i)
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  constant 306
   b  'extractvalue' operation ('tmp_val_V_386_i_i', d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:1704->d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:194)
   c  'add' operation ('tmp2', d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:1722->d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:194)
  DSP48 Expression: tmp_244_1_i_i = 306 * tmp_231_1_cast14_i_i + tmp2
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  'extractvalue' operation ('tmp_val_V_5_i_i', d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:1704->d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:194)
   b  constant 117
   c  'mul' operation ('tmp_241_1_i_i', d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:1722->d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:194)
  DSP48 Expression: tmp2 = 117 * tmp_229_1_cast19_i_i + tmp_241_1_i_i
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  constant 601
   b  'extractvalue' operation ('tmp_val_V_4_i_i', d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:1704->d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:194)
  DSP48 Expression: tmp_241_1_i_i = 601 * tmp_230_1_cast16_i_i
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  constant 2081
   b  'xor' operation ('Cb_1_i_i', d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:1716->d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:194)
  DSP48 Expression: tmp_238_1_i_i = 2081 * Cb_1_cast15_cast_i_i
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  constant 404
   b  'xor' operation ('Cb_1_i_i', d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:1716->d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:194)
   c  'mul' operation ('tmp_235_1_i_i', d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:1718->d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:194)
  DSP48 Expression: tmp_236_1_i_i = tmp_235_1_i_i + 404 * Cb_1_cast_cast_i_i
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  constant 595
   b  'xor' operation ('Cr_1_i_i', d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:1715->d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:194)
  DSP48 Expression: tmp_235_1_i_i = 595 * Cr_1_cast17_cast_i_i
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  constant 1733
   b  'xor' operation ('Cr_1_i_i', d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:1715->d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:194)
  DSP48 Expression: tmp_232_1_i_i = 1733 * Cr_1_cast_cast_i_i
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  'partselect' operation ('tmp_8', d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:1722->d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:194)
   b  constant 898
   d  'extractvalue' operation ('tmp_val_V_0_i_i', d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:1704->d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:194)
  DSP48 Expression: tmp_249_i_i = 898 * (tmp_231_cast22_i_i - y_3_cast_i_i)
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  constant 306
   b  'extractvalue' operation ('tmp_val_V_0_i_i', d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:1704->d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:194)
   c  'add' operation ('tmp1', d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:1722->d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:194)
  DSP48 Expression: tmp_244_i_i = 306 * tmp_231_cast23_i_i + tmp1
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  'extractvalue' operation ('tmp_val_V_2_i_i', d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:1704->d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:194)
   b  constant 117
   c  'mul' operation ('tmp_241_i_i', d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:1722->d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:194)
  DSP48 Expression: tmp1 = 117 * tmp_229_cast28_i_i + tmp_241_i_i
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  constant 601
   b  'extractvalue' operation ('tmp_val_V_1_i_i', d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:1704->d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:194)
  DSP48 Expression: tmp_241_i_i = 601 * tmp_230_cast25_i_i
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  constant 2081
   b  'xor' operation ('Cb_i_i', d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:1716->d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:194)
  DSP48 Expression: tmp_238_i_i = 2081 * Cb_cast24_cast_i_i
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  constant 404
   b  'xor' operation ('Cb_i_i', d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:1716->d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:194)
   c  'mul' operation ('tmp_235_i_i', d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:1718->d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:194)
  DSP48 Expression: tmp_236_i_i = tmp_235_i_i + 404 * Cb_cast_cast_i_i
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  constant 595
   b  'xor' operation ('Cr_i_i', d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:1715->d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:194)
  DSP48 Expression: tmp_235_i_i = 595 * Cr_cast26_cast_i_i
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  constant 1733
   b  'xor' operation ('Cr_i_i', d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:1715->d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:194)
  DSP48 Expression: tmp_232_i_i = 1733 * Cr_cast_cast_i_i
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 24	0	6	106	18	3	3	3	3	18	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 8.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.511 seconds; current allocated memory: 318.102 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.662 seconds; current allocated memory: 318.886 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_crit_edge171'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 0	0	0	7	0	-nan(ind)	0	-nan(ind)	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.903 seconds; current allocated memory: 318.941 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.147 seconds; current allocated memory: 319.008 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_hcresampler_core14'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SYN 201-351] The following objects are mapped to a ternary adder tree.
   a  'bitconcatenate' operation ('r_V_5_i_i', d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:1398->d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:202)
   b  'add' operation ('r_V_7_i_i', d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:1398->d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:202)
   c  'select' operation ('sel_SEBB2_i_i', d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:1366->d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:202)

INFO: [SYN 201-351] The following objects are mapped to a ternary adder tree.
   a  'bitconcatenate' operation ('r_V_i_i', d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:1397->d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:202)
   b  'add' operation ('r_V_4_i_i', d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:1397->d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:202)
   c  'select' operation ('sel_SEBB5_i_i', d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:1366->d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:202)

###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 6	0	2	109	4	2	2	2	2	4	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.052 seconds; current allocated memory: 319.637 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.573 seconds; current allocated memory: 320.228 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_vcresampler_core'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SYN 201-351] The following objects are mapped to a ternary adder tree.
   a  'add' operation ('tmp4', d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:1642->d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:210)
   b  'bitconcatenate' operation ('r_V_i_i_28', d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:1642->d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:210)
   c  'partselect' operation ('p_Result_4_1_1_i_i', d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:1567->d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:210)

INFO: [SYN 201-351] The following objects are mapped to a ternary adder tree.
   a  'add' operation ('tmp2', d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:1642->d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:210)
   b  'bitconcatenate' operation ('r_V_i_i', d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:1642->d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:210)
   c  'load' operation ('linebuf_c_val_1_V_l', d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:1563->d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:210) on array 'linebuf_c.val[1].V', d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:1465->d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:210

###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 4	0	0	84	0	-nan(ind)	0	-nan(ind)	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.3 seconds; current allocated memory: 320.881 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.005 seconds; current allocated memory: 321.423 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MultiPixStream2AXIvi'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 3	0	0	64	0	-nan(ind)	0	-nan(ind)	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.562 seconds; current allocated memory: 321.820 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.707 seconds; current allocated memory: 322.265 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_hscaler'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 0	0	0	17	0	-nan(ind)	0	-nan(ind)	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.708 seconds; current allocated memory: 322.683 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.589 seconds; current allocated memory: 325.622 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_hscaler_entry397'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_hscaler_entry397'.
INFO: [HLS 200-111]  Elapsed time: 0.83 seconds; current allocated memory: 325.857 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2MultiPixStr'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2MultiPixStr'.
INFO: [HLS 200-111]  Elapsed time: 0.273 seconds; current allocated memory: 327.251 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_crit_edge142_1'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_crit_edge142_1'.
INFO: [HLS 200-111]  Elapsed time: 0.82 seconds; current allocated memory: 327.450 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_hcresampler_core13'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_hcresampler_core13'.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 328.330 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reg_ap_uint_18_s'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'reg_ap_uint_18_s'.
INFO: [HLS 200-111]  Elapsed time: 0.521 seconds; current allocated memory: 328.479 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hscale_polyphase'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'v_hscaler_mux_134_8_1_1' to 'v_hscaler_mux_134bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'v_hscaler_mac_muladd_16s_8ns_13ns_24_1_1' to 'v_hscaler_mac_mulcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'v_hscaler_mac_muladd_8ns_16s_13ns_24_1_1' to 'v_hscaler_mac_muldEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'v_hscaler_mac_muladd_16s_8ns_24s_25_1_1' to 'v_hscaler_mac_muleOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'v_hscaler_mac_muladd_8ns_16s_24s_25_1_1' to 'v_hscaler_mac_mulfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'v_hscaler_mac_muladd_16s_8ns_25s_26_1_1' to 'v_hscaler_mac_mulg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'v_hscaler_mac_muladd_8ns_16s_25s_26_1_1' to 'v_hscaler_mac_mulhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'v_hscaler_mac_muladd_16s_8ns_26s_26_1_1' to 'v_hscaler_mac_mulibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'v_hscaler_mac_muladd_8ns_16s_26s_26_1_1' to 'v_hscaler_mac_muljbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'v_hscaler_mac_muladd_16s_8ns_26s_27_1_1' to 'v_hscaler_mac_mulkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'v_hscaler_mac_muladd_8ns_16s_26s_27_1_1' to 'v_hscaler_mac_mullbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'v_hscaler_mac_muladd_16s_8ns_27s_27_1_1' to 'v_hscaler_mac_mulmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'v_hscaler_mac_muladd_8ns_16s_27s_27_1_1' to 'v_hscaler_mac_mulncg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'v_hscaler_mac_mulcud': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'v_hscaler_mac_muldEe': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'v_hscaler_mac_muleOg': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'v_hscaler_mac_mulfYi': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'v_hscaler_mac_mulg8j': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'v_hscaler_mac_mulhbi': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'v_hscaler_mac_mulibs': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'v_hscaler_mac_muljbC': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'v_hscaler_mac_mulkbM': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'v_hscaler_mac_mullbW': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'v_hscaler_mac_mulmb6': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'v_hscaler_mac_mulncg': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'v_hscaler_mux_134bkb': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hscale_polyphase'.
INFO: [HLS 200-111]  Elapsed time: 0.465 seconds; current allocated memory: 332.665 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hscale_core_polyphas'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'hscale_core_polyphas_BitSetCnt' to 'hscale_core_polypocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hscale_core_polyphas_OneBitIdx' to 'hscale_core_polyppcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hscale_core_polyphas_FiltCoeff_0_0' to 'hscale_core_polypqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hscale_core_polyphas_FiltCoeff_0_1' to 'hscale_core_polyprcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hscale_core_polyphas_FiltCoeff_1_0' to 'hscale_core_polypsc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hscale_core_polyphas_FiltCoeff_1_1' to 'hscale_core_polyptde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hscale_core_polyphas_FiltCoeff_2_0' to 'hscale_core_polypudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hscale_core_polyphas_FiltCoeff_2_1' to 'hscale_core_polypvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hscale_core_polyphas_FiltCoeff_3_0' to 'hscale_core_polypwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hscale_core_polyphas_FiltCoeff_3_1' to 'hscale_core_polypxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hscale_core_polyphas_FiltCoeff_4_0' to 'hscale_core_polypyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hscale_core_polyphas_FiltCoeff_4_1' to 'hscale_core_polypzec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hscale_core_polyphas_FiltCoeff_5_0' to 'hscale_core_polypAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hscale_core_polyphas_FiltCoeff_5_1' to 'hscale_core_polypBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hscale_core_polyphas_FiltCoeff_6_0' to 'hscale_core_polypCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hscale_core_polyphas_FiltCoeff_6_1' to 'hscale_core_polypDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hscale_core_polyphas_FiltCoeff_7_0' to 'hscale_core_polypEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hscale_core_polyphas_FiltCoeff_7_1' to 'hscale_core_polypFfa' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'hscale_core_polyphas'.
INFO: [HLS 200-111]  Elapsed time: 2.206 seconds; current allocated memory: 336.480 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_crit_edge142'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_crit_edge142'.
INFO: [HLS 200-111]  Elapsed time: 3.99 seconds; current allocated memory: 337.779 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_csc_core'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'v_hscaler_mul_mul_11ns_8ns_18_1_1' to 'v_hscaler_mul_mulGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'v_hscaler_mac_muladd_8ns_8ns_18ns_18_1_1' to 'v_hscaler_mac_mulHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'v_hscaler_mul_mul_12ns_8s_20_1_1' to 'v_hscaler_mul_mulIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'v_hscaler_mul_mul_11ns_8s_18_1_1' to 'v_hscaler_mul_mulJfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'v_hscaler_mac_muladd_10ns_8ns_18ns_18_1_1' to 'v_hscaler_mac_mulKfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'v_hscaler_mac_muladd_10ns_8s_18s_18_1_1' to 'v_hscaler_mac_mulLf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'v_hscaler_mul_mul_13ns_8s_21_1_1' to 'v_hscaler_mul_mulMgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'v_hscaler_am_submul_8ns_8ns_11ns_20_1_1' to 'v_hscaler_am_submNgs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'v_hscaler_am_submNgs': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'v_hscaler_mac_mulHfu': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'v_hscaler_mac_mulKfY': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'v_hscaler_mac_mulLf8': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'v_hscaler_mul_mulGfk': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'v_hscaler_mul_mulIfE': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'v_hscaler_mul_mulJfO': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'v_hscaler_mul_mulMgi': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_csc_core'.
INFO: [HLS 200-111]  Elapsed time: 0.354 seconds; current allocated memory: 339.361 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_crit_edge171'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_crit_edge171'.
INFO: [HLS 200-111]  Elapsed time: 0.68 seconds; current allocated memory: 339.627 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_hcresampler_core14'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'v_hscaler_mux_83_8_1_1' to 'v_hscaler_mux_83_OgC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'v_hscaler_mux_83_OgC': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_hcresampler_core14'.
INFO: [HLS 200-111]  Elapsed time: 0.178 seconds; current allocated memory: 340.575 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_vcresampler_core'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'v_vcresampler_core_linebuf_y_val_0_V' to 'v_vcresampler_corPgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'v_vcresampler_core_linebuf_c_val_0_V' to 'v_vcresampler_corQgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'v_vcresampler_core_linebuf_c_val_1_V' to 'v_vcresampler_corRg6' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_vcresampler_core'.
INFO: [HLS 200-111]  Elapsed time: 0.603 seconds; current allocated memory: 341.669 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MultiPixStream2AXIvi'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'MultiPixStream2AXIvi_mapComp' to 'MultiPixStream2AXShg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'v_hscaler_mux_63_8_1_1' to 'v_hscaler_mux_63_Thq' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'v_hscaler_mux_63_Thq': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MultiPixStream2AXIvi'.
INFO: [HLS 200-111]  Elapsed time: 1.119 seconds; current allocated memory: 343.055 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_hscaler'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'v_hscaler/s_axis_video_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_hscaler/s_axis_video_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_hscaler/s_axis_video_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_hscaler/s_axis_video_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_hscaler/s_axis_video_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_hscaler/s_axis_video_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_hscaler/s_axis_video_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_hscaler/HwReg_Height' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_hscaler/HwReg_WidthIn' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_hscaler/HwReg_WidthOut' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_hscaler/HwReg_ColorMode' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_hscaler/HwReg_PixelRate' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_hscaler/HwReg_ColorModeOut' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_hscaler/HwReg_hfltCoeff' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_hscaler/HwReg_phasesH_V' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_hscaler/m_axis_video_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_hscaler/m_axis_video_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_hscaler/m_axis_video_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_hscaler/m_axis_video_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_hscaler/m_axis_video_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_hscaler/m_axis_video_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_hscaler/m_axis_video_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'v_hscaler' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'HwReg_hfltCoeff', 'HwReg_phasesH_V', 'HwReg_Height', 'HwReg_WidthIn', 'HwReg_WidthOut', 'HwReg_ColorMode', 'HwReg_PixelRate' and 'HwReg_ColorModeOut' to AXI-Lite port CTRL.
INFO: [SYN 201-210] Renamed object name 'start_for_Block_crit_edge142_1_U0' to 'start_for_Block_cUhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Block_crit_edge142_U0' to 'start_for_Block_cVhK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Block_crit_edge171_U0' to 'start_for_Block_cWhU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_MultiPixStream2AXIvi_U0' to 'start_for_MultiPiXh4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_v_csc_core_U0' to 'start_for_v_csc_cYie' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_v_hcresampler_core14_U0' to 'start_for_v_hcresZio' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_v_vcresampler_core_U0' to 'start_for_v_vcres0iy' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_hscaler'.
INFO: [HLS 200-111]  Elapsed time: 1.183 seconds; current allocated memory: 346.022 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [RTMG 210-279] Implementing memory 'bd_e648_hsc_0_hscale_core_polypocq_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'bd_e648_hsc_0_hscale_core_polyppcA_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'bd_e648_hsc_0_hscale_core_polypqcK_ram (RAM_1P_LUTRAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'bd_e648_hsc_0_v_vcresampler_corPgM_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'bd_e648_hsc_0_v_vcresampler_corQgW_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'bd_e648_hsc_0_MultiPixStream2AXShg_rom' using distributed ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'bd_e648_hsc_0_fifo_w16_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bd_e648_hsc_0_fifo_w16_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bd_e648_hsc_0_fifo_w16_d4_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bd_e648_hsc_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bd_e648_hsc_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bd_e648_hsc_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bd_e648_hsc_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bd_e648_hsc_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bd_e648_hsc_0_fifo_w8_d8_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bd_e648_hsc_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bd_e648_hsc_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bd_e648_hsc_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bd_e648_hsc_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bd_e648_hsc_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bd_e648_hsc_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bd_e648_hsc_0_fifo_w16_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bd_e648_hsc_0_fifo_w16_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bd_e648_hsc_0_fifo_w8_d4_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bd_e648_hsc_0_fifo_w1_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bd_e648_hsc_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bd_e648_hsc_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bd_e648_hsc_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bd_e648_hsc_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bd_e648_hsc_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bd_e648_hsc_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bd_e648_hsc_0_fifo_w16_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bd_e648_hsc_0_fifo_w16_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bd_e648_hsc_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bd_e648_hsc_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bd_e648_hsc_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bd_e648_hsc_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bd_e648_hsc_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bd_e648_hsc_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bd_e648_hsc_0_fifo_w16_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bd_e648_hsc_0_fifo_w16_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bd_e648_hsc_0_fifo_w1_d4_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bd_e648_hsc_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bd_e648_hsc_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bd_e648_hsc_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bd_e648_hsc_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bd_e648_hsc_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bd_e648_hsc_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bd_e648_hsc_0_fifo_w16_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bd_e648_hsc_0_fifo_w16_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bd_e648_hsc_0_fifo_w1_d6_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bd_e648_hsc_0_fifo_w1_d5_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bd_e648_hsc_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bd_e648_hsc_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bd_e648_hsc_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bd_e648_hsc_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bd_e648_hsc_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bd_e648_hsc_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bd_e648_hsc_0_fifo_w16_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bd_e648_hsc_0_fifo_w16_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bd_e648_hsc_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bd_e648_hsc_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bd_e648_hsc_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bd_e648_hsc_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bd_e648_hsc_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bd_e648_hsc_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bd_e648_hsc_0_fifo_w16_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bd_e648_hsc_0_fifo_w16_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bd_e648_hsc_0_start_for_Block_cUhA' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bd_e648_hsc_0_start_for_Block_cVhK' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bd_e648_hsc_0_start_for_Block_cWhU' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bd_e648_hsc_0_start_for_MultiPiXh4' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bd_e648_hsc_0_start_for_v_csc_cYie' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bd_e648_hsc_0_start_for_v_hcresZio' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bd_e648_hsc_0_start_for_v_vcres0iy' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:18 ; elapsed = 00:01:25 . Memory (MB): peak = 428.598 ; gain = 372.020
INFO: [SYSC 207-301] Generating SystemC RTL for v_hscaler with prefix bd_e648_hsc_0_.
INFO: [VHDL 208-304] Generating VHDL RTL for v_hscaler with prefix bd_e648_hsc_0_.
INFO: [VLOG 209-307] Generating Verilog RTL for v_hscaler with prefix bd_e648_hsc_0_.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
bad lexical cast: source type value could not be interpreted as target
    while executing
"rdi::set_property core_revision 2404201630 {component component_1}"
    invoked from within
"set_property core_revision $Revision $core"
    (file "run_ippack.tcl" line 953)
INFO: [Common 17-206] Exiting Vivado at Sat Apr 20 16:31:22 2024...
ERROR: [IMPL 213-28] Failed to generate IP.
command 'ap_source' returned error code
    while executing
"source [lindex $::argv 1] "
    ("uplevel" body line 1)
    invoked from within
"uplevel \#0 { source [lindex $::argv 1] } "

INFO: [HLS 200-112] Total elapsed time: 131.299 seconds; peak allocated memory: 346.022 MB.
INFO: [Common 17-206] Exiting vivado_hls at Sat Apr 20 16:31:22 2024...
