Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\SoftProcDes\fp_project\prj_processor.qsys --block-symbol-file --output-directory=C:\SoftProcDes\fp_project\prj_processor --family="MAX 10" --part=10M50DAF484C7G
Progress: Loading fp_project/prj_processor.qsys
Progress: Reading input file
Progress: Adding PWM_control [altera_avalon_pio 16.1]
Progress: Parameterizing module PWM_control
Progress: Adding clk [clock_source 16.1]
Progress: Parameterizing module clk
Progress: Adding cpu [altera_nios2_gen2 16.1]
Progress: Parameterizing module cpu
Progress: Adding fp1_control [altera_avalon_uart 16.1]
Progress: Parameterizing module fp1_control
Progress: Adding fp2_control [altera_avalon_uart 16.1]
Progress: Parameterizing module fp2_control
Progress: Adding jtag_uart [altera_avalon_jtag_uart 16.1]
Progress: Parameterizing module jtag_uart
Progress: Adding prog_mem [altera_avalon_onchip_memory2 16.1]
Progress: Parameterizing module prog_mem
Progress: Adding sys_timer [altera_avalon_timer 16.1]
Progress: Parameterizing module sys_timer
Progress: Adding sysid [altera_avalon_sysid_qsys 16.1]
Progress: Parameterizing module sysid
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: prj_processor.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: prj_processor.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: prj_processor.sysid: Time stamp will be automatically updated when this component is generated.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\SoftProcDes\fp_project\prj_processor.qsys --synthesis=VERILOG --output-directory=C:\SoftProcDes\fp_project\prj_processor\synthesis --family="MAX 10" --part=10M50DAF484C7G
Progress: Loading fp_project/prj_processor.qsys
Progress: Reading input file
Progress: Adding PWM_control [altera_avalon_pio 16.1]
Progress: Parameterizing module PWM_control
Progress: Adding clk [clock_source 16.1]
Progress: Parameterizing module clk
Progress: Adding cpu [altera_nios2_gen2 16.1]
Progress: Parameterizing module cpu
Progress: Adding fp1_control [altera_avalon_uart 16.1]
Progress: Parameterizing module fp1_control
Progress: Adding fp2_control [altera_avalon_uart 16.1]
Progress: Parameterizing module fp2_control
Progress: Adding jtag_uart [altera_avalon_jtag_uart 16.1]
Progress: Parameterizing module jtag_uart
Progress: Adding prog_mem [altera_avalon_onchip_memory2 16.1]
Progress: Parameterizing module prog_mem
Progress: Adding sys_timer [altera_avalon_timer 16.1]
Progress: Parameterizing module sys_timer
Progress: Adding sysid [altera_avalon_sysid_qsys 16.1]
Progress: Parameterizing module sysid
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: prj_processor.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: prj_processor.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: prj_processor.sysid: Time stamp will be automatically updated when this component is generated.
Info: prj_processor: Generating prj_processor "prj_processor" for QUARTUS_SYNTH
Info: PWM_control: Starting RTL generation for module 'prj_processor_PWM_control'
Info: PWM_control:   Generation command is [exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=prj_processor_PWM_control --dir=C:/Users/ben/AppData/Local/Temp/alt8114_8320137527694802737.dir/0001_PWM_control_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/ben/AppData/Local/Temp/alt8114_8320137527694802737.dir/0001_PWM_control_gen//prj_processor_PWM_control_component_configuration.pl  --do_build_sim=0  ]
Info: PWM_control: Done RTL generation for module 'prj_processor_PWM_control'
Info: PWM_control: "prj_processor" instantiated altera_avalon_pio "PWM_control"
Info: cpu: "prj_processor" instantiated altera_nios2_gen2 "cpu"
Info: fp1_control: Starting RTL generation for module 'prj_processor_fp1_control'
Info: fp1_control:   Generation command is [exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=prj_processor_fp1_control --dir=C:/Users/ben/AppData/Local/Temp/alt8114_8320137527694802737.dir/0002_fp1_control_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/ben/AppData/Local/Temp/alt8114_8320137527694802737.dir/0002_fp1_control_gen//prj_processor_fp1_control_component_configuration.pl  --do_build_sim=0  ]
Info: fp1_control: Done RTL generation for module 'prj_processor_fp1_control'
Info: fp1_control: "prj_processor" instantiated altera_avalon_uart "fp1_control"
Info: jtag_uart: Starting RTL generation for module 'prj_processor_jtag_uart'
Info: jtag_uart:   Generation command is [exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=prj_processor_jtag_uart --dir=C:/Users/ben/AppData/Local/Temp/alt8114_8320137527694802737.dir/0003_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/ben/AppData/Local/Temp/alt8114_8320137527694802737.dir/0003_jtag_uart_gen//prj_processor_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart: Done RTL generation for module 'prj_processor_jtag_uart'
Info: jtag_uart: "prj_processor" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: prog_mem: Starting RTL generation for module 'prj_processor_prog_mem'
Info: prog_mem:   Generation command is [exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=prj_processor_prog_mem --dir=C:/Users/ben/AppData/Local/Temp/alt8114_8320137527694802737.dir/0004_prog_mem_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/ben/AppData/Local/Temp/alt8114_8320137527694802737.dir/0004_prog_mem_gen//prj_processor_prog_mem_component_configuration.pl  --do_build_sim=0  ]
Info: prog_mem: Done RTL generation for module 'prj_processor_prog_mem'
Info: prog_mem: "prj_processor" instantiated altera_avalon_onchip_memory2 "prog_mem"
Info: sys_timer: Starting RTL generation for module 'prj_processor_sys_timer'
Info: sys_timer:   Generation command is [exec C:/intelFPGA_lite/16.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/16.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=prj_processor_sys_timer --dir=C:/Users/ben/AppData/Local/Temp/alt8114_8320137527694802737.dir/0005_sys_timer_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/ben/AppData/Local/Temp/alt8114_8320137527694802737.dir/0005_sys_timer_gen//prj_processor_sys_timer_component_configuration.pl  --do_build_sim=0  ]
Info: sys_timer: Done RTL generation for module 'prj_processor_sys_timer'
Info: sys_timer: "prj_processor" instantiated altera_avalon_timer "sys_timer"
Info: sysid: "prj_processor" instantiated altera_avalon_sysid_qsys "sysid"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "prj_processor" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "prj_processor" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "prj_processor" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'prj_processor_cpu_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA_lite/16.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/16.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=prj_processor_cpu_cpu --dir=C:/Users/ben/AppData/Local/Temp/alt8114_8320137527694802737.dir/0009_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/16.1/quartus/bin64/ --verilog --config=C:/Users/ben/AppData/Local/Temp/alt8114_8320137527694802737.dir/0009_cpu_gen//prj_processor_cpu_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2019.08.05 18:27:21 (*) Starting Nios II generation
Info: cpu: # 2019.08.05 18:27:21 (*)   Checking for plaintext license.
Info: cpu: # 2019.08.05 18:27:21 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/16.1/quartus/bin64/
Info: cpu: # 2019.08.05 18:27:21 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2019.08.05 18:27:21 (*)   Plaintext license not found.
Info: cpu: # 2019.08.05 18:27:21 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2019.08.05 18:27:22 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/16.1/quartus/bin64/
Info: cpu: # 2019.08.05 18:27:22 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2019.08.05 18:27:22 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info: cpu: # 2019.08.05 18:27:22 (*)   Elaborating CPU configuration settings
Info: cpu: # 2019.08.05 18:27:22 (*)   Creating all objects for CPU
Info: cpu: # 2019.08.05 18:27:22 (*)     Testbench
Info: cpu: # 2019.08.05 18:27:22 (*)     Instruction decoding
Info: cpu: # 2019.08.05 18:27:22 (*)       Instruction fields
Info: cpu: # 2019.08.05 18:27:22 (*)       Instruction decodes
Info: cpu: # 2019.08.05 18:27:22 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2019.08.05 18:27:22 (*)       Instruction controls
Info: cpu: # 2019.08.05 18:27:22 (*)     Pipeline frontend
Info: cpu: # 2019.08.05 18:27:22 (*)     Pipeline backend
Info: cpu: # 2019.08.05 18:27:25 (*)   Generating RTL from CPU objects
Info: cpu: # 2019.08.05 18:27:26 (*)   Creating encrypted RTL
Info: cpu: # 2019.08.05 18:27:27 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'prj_processor_cpu_cpu'
Info: cpu: "cpu" instantiated altera_nios2_gen2_unit "cpu"
Info: cpu_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "cpu_data_master_translator"
Info: jtag_uart_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_avalon_jtag_slave_translator"
Info: cpu_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "cpu_data_master_agent"
Info: jtag_uart_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_avalon_jtag_slave_agent"
Info: jtag_uart_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: cpu_data_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "cpu_data_master_limiter"
Info: Reusing file C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/altera_avalon_sc_fifo.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_002"
Info: Reusing file C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_002"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: prj_processor: Done "prj_processor" with 32 modules, 51 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
