============================================================
  Generated by:           Genus(TM) Synthesis Solution 18.14-s037_1
  Generated on:           Apr 25 2022  10:00:49 am
  Module:                 mux_b_t_t_n
  Operating conditions:   PVT_0P7V_25C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (5189 ps) Late External Delay Assertion at pin out[7][0]
          Group: aclk
     Startpoint: (R) select
          Clock: (R) aclk
       Endpoint: (R) out[7][0]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     411                  
             Slack:=    5189                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_33_1 
  output_delay             2000            chip.sdc_line_8_64_1 

#---------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  select         -       -     R     (arrival)                  1  0.9     0     0    2000    (-,-) 
  g1653/Y        -       A->Y  F     INVx1_ASAP7_75t_R          1  0.8     6     5    2005    (-,-) 
  g1645__4296/Y  -       A->Y  R     NOR5xp2_ASAP7_75t_R        4  2.8   142    69    2073    (-,-) 
  g1639__9906/Y  -       A1->Y F     AOI21xp5_ASAP7_75t_R      13 11.0   156   114    2187    (-,-) 
  g1617__1309/Y  -       B->Y  F     XNOR2xp5_ASAP7_75t_R       1  0.8    39    48    2235    (-,-) 
  g1603__7114/Y  -       C->Y  R     AOI221xp5_ASAP7_75t_R      1  0.8    61    30    2266    (-,-) 
  g1598__7675/Y  -       C->Y  F     OAI221xp5_ASAP7_75t_R      1  0.6    48    25    2291    (-,-) 
  g1594__7344/Y  -       B->Y  R     NOR2xp33_ASAP7_75t_R       4  2.8    80    53    2344    (-,-) 
  g1584__2250/Y  -       B->Y  R     AND2x2_ASAP7_75t_R         1 15.3    72    65    2409    (-,-) 
  out[7][0]      -       -     R     (port)                     -    -     -     0    2411    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 2: MET (5189 ps) Late External Delay Assertion at pin out[7][1]
          Group: aclk
     Startpoint: (R) select
          Clock: (R) aclk
       Endpoint: (R) out[7][1]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     411                  
             Slack:=    5189                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_33_1 
  output_delay             2000            chip.sdc_line_8_63_1 

#---------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  select         -       -     R     (arrival)                  1  0.9     0     0    2000    (-,-) 
  g1653/Y        -       A->Y  F     INVx1_ASAP7_75t_R          1  0.8     6     5    2005    (-,-) 
  g1645__4296/Y  -       A->Y  R     NOR5xp2_ASAP7_75t_R        4  2.8   142    69    2073    (-,-) 
  g1639__9906/Y  -       A1->Y F     AOI21xp5_ASAP7_75t_R      13 11.0   156   114    2187    (-,-) 
  g1617__1309/Y  -       B->Y  F     XNOR2xp5_ASAP7_75t_R       1  0.8    39    48    2235    (-,-) 
  g1603__7114/Y  -       C->Y  R     AOI221xp5_ASAP7_75t_R      1  0.8    61    30    2266    (-,-) 
  g1598__7675/Y  -       C->Y  F     OAI221xp5_ASAP7_75t_R      1  0.6    48    25    2291    (-,-) 
  g1594__7344/Y  -       B->Y  R     NOR2xp33_ASAP7_75t_R       4  2.8    80    53    2344    (-,-) 
  g1583__5266/Y  -       B->Y  R     AND2x2_ASAP7_75t_R         1 15.3    72    65    2409    (-,-) 
  out[7][1]      -       -     R     (port)                     -    -     -     0    2411    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 3: MET (5189 ps) Late External Delay Assertion at pin out[7][2]
          Group: aclk
     Startpoint: (R) select
          Clock: (R) aclk
       Endpoint: (R) out[7][2]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     411                  
             Slack:=    5189                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_33_1 
  output_delay             2000            chip.sdc_line_8_62_1 

#---------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  select         -       -     R     (arrival)                  1  0.9     0     0    2000    (-,-) 
  g1653/Y        -       A->Y  F     INVx1_ASAP7_75t_R          1  0.8     6     5    2005    (-,-) 
  g1645__4296/Y  -       A->Y  R     NOR5xp2_ASAP7_75t_R        4  2.8   142    69    2073    (-,-) 
  g1639__9906/Y  -       A1->Y F     AOI21xp5_ASAP7_75t_R      13 11.0   156   114    2187    (-,-) 
  g1617__1309/Y  -       B->Y  F     XNOR2xp5_ASAP7_75t_R       1  0.8    39    48    2235    (-,-) 
  g1603__7114/Y  -       C->Y  R     AOI221xp5_ASAP7_75t_R      1  0.8    61    30    2266    (-,-) 
  g1598__7675/Y  -       C->Y  F     OAI221xp5_ASAP7_75t_R      1  0.6    48    25    2291    (-,-) 
  g1594__7344/Y  -       B->Y  R     NOR2xp33_ASAP7_75t_R       4  2.8    80    53    2344    (-,-) 
  g1582__7114/Y  -       B->Y  R     AND2x2_ASAP7_75t_R         1 15.3    72    65    2409    (-,-) 
  out[7][2]      -       -     R     (port)                     -    -     -     0    2411    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 4: MET (5189 ps) Late External Delay Assertion at pin out[7][3]
          Group: aclk
     Startpoint: (R) select
          Clock: (R) aclk
       Endpoint: (R) out[7][3]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     411                  
             Slack:=    5189                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_33_1 
  output_delay             2000            chip.sdc_line_8_61_1 

#---------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  select         -       -     R     (arrival)                  1  0.9     0     0    2000    (-,-) 
  g1653/Y        -       A->Y  F     INVx1_ASAP7_75t_R          1  0.8     6     5    2005    (-,-) 
  g1645__4296/Y  -       A->Y  R     NOR5xp2_ASAP7_75t_R        4  2.8   142    69    2073    (-,-) 
  g1639__9906/Y  -       A1->Y F     AOI21xp5_ASAP7_75t_R      13 11.0   156   114    2187    (-,-) 
  g1617__1309/Y  -       B->Y  F     XNOR2xp5_ASAP7_75t_R       1  0.8    39    48    2235    (-,-) 
  g1603__7114/Y  -       C->Y  R     AOI221xp5_ASAP7_75t_R      1  0.8    61    30    2266    (-,-) 
  g1598__7675/Y  -       C->Y  F     OAI221xp5_ASAP7_75t_R      1  0.6    48    25    2291    (-,-) 
  g1594__7344/Y  -       B->Y  R     NOR2xp33_ASAP7_75t_R       4  2.8    80    53    2344    (-,-) 
  g1580__5703/Y  -       B->Y  R     AND2x2_ASAP7_75t_R         1 15.3    72    65    2409    (-,-) 
  out[7][3]      -       -     R     (port)                     -    -     -     0    2411    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 5: MET (5190 ps) Late External Delay Assertion at pin out[6][0]
          Group: aclk
     Startpoint: (R) select
          Clock: (R) aclk
       Endpoint: (R) out[6][0]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     410                  
             Slack:=    5190                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_33_1 
  output_delay             2000            chip.sdc_line_8_60_1 

#---------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  select         -       -     R     (arrival)                  1  0.9     0     0    2000    (-,-) 
  g1653/Y        -       A->Y  F     INVx1_ASAP7_75t_R          1  0.8     6     5    2005    (-,-) 
  g1645__4296/Y  -       A->Y  R     NOR5xp2_ASAP7_75t_R        4  2.8   142    69    2073    (-,-) 
  g1639__9906/Y  -       A1->Y F     AOI21xp5_ASAP7_75t_R      13 11.0   156   114    2187    (-,-) 
  g1619__2391/Y  -       B->Y  F     XNOR2xp5_ASAP7_75t_R       1  0.8    39    48    2235    (-,-) 
  g1602__2703/Y  -       C->Y  R     AOI221xp5_ASAP7_75t_R      1  0.8    61    30    2266    (-,-) 
  g1597__2391/Y  -       C->Y  F     OAI221xp5_ASAP7_75t_R      1  0.6    48    25    2291    (-,-) 
  g1589__6083/Y  -       B->Y  R     NOR2xp33_ASAP7_75t_R       4  2.8    80    53    2344    (-,-) 
  g1579__5953/Y  -       B->Y  R     AND2x2_ASAP7_75t_R         1 15.3    72    65    2409    (-,-) 
  out[6][0]      -       -     R     (port)                     -    -     -     0    2410    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 6: MET (5190 ps) Late External Delay Assertion at pin out[6][1]
          Group: aclk
     Startpoint: (R) select
          Clock: (R) aclk
       Endpoint: (R) out[6][1]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     410                  
             Slack:=    5190                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_33_1 
  output_delay             2000            chip.sdc_line_8_59_1 

#---------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  select         -       -     R     (arrival)                  1  0.9     0     0    2000    (-,-) 
  g1653/Y        -       A->Y  F     INVx1_ASAP7_75t_R          1  0.8     6     5    2005    (-,-) 
  g1645__4296/Y  -       A->Y  R     NOR5xp2_ASAP7_75t_R        4  2.8   142    69    2073    (-,-) 
  g1639__9906/Y  -       A1->Y F     AOI21xp5_ASAP7_75t_R      13 11.0   156   114    2187    (-,-) 
  g1619__2391/Y  -       B->Y  F     XNOR2xp5_ASAP7_75t_R       1  0.8    39    48    2235    (-,-) 
  g1602__2703/Y  -       C->Y  R     AOI221xp5_ASAP7_75t_R      1  0.8    61    30    2266    (-,-) 
  g1597__2391/Y  -       C->Y  F     OAI221xp5_ASAP7_75t_R      1  0.6    48    25    2291    (-,-) 
  g1589__6083/Y  -       B->Y  R     NOR2xp33_ASAP7_75t_R       4  2.8    80    53    2344    (-,-) 
  g1577__1786/Y  -       B->Y  R     AND2x2_ASAP7_75t_R         1 15.3    72    65    2409    (-,-) 
  out[6][1]      -       -     R     (port)                     -    -     -     0    2410    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 7: MET (5190 ps) Late External Delay Assertion at pin out[6][2]
          Group: aclk
     Startpoint: (R) select
          Clock: (R) aclk
       Endpoint: (R) out[6][2]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     410                  
             Slack:=    5190                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_33_1 
  output_delay             2000            chip.sdc_line_8_58_1 

#---------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  select         -       -     R     (arrival)                  1  0.9     0     0    2000    (-,-) 
  g1653/Y        -       A->Y  F     INVx1_ASAP7_75t_R          1  0.8     6     5    2005    (-,-) 
  g1645__4296/Y  -       A->Y  R     NOR5xp2_ASAP7_75t_R        4  2.8   142    69    2073    (-,-) 
  g1639__9906/Y  -       A1->Y F     AOI21xp5_ASAP7_75t_R      13 11.0   156   114    2187    (-,-) 
  g1619__2391/Y  -       B->Y  F     XNOR2xp5_ASAP7_75t_R       1  0.8    39    48    2235    (-,-) 
  g1602__2703/Y  -       C->Y  R     AOI221xp5_ASAP7_75t_R      1  0.8    61    30    2266    (-,-) 
  g1597__2391/Y  -       C->Y  F     OAI221xp5_ASAP7_75t_R      1  0.6    48    25    2291    (-,-) 
  g1589__6083/Y  -       B->Y  R     NOR2xp33_ASAP7_75t_R       4  2.8    80    53    2344    (-,-) 
  g1576__8757/Y  -       B->Y  R     AND2x2_ASAP7_75t_R         1 15.3    72    65    2409    (-,-) 
  out[6][2]      -       -     R     (port)                     -    -     -     0    2410    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 8: MET (5190 ps) Late External Delay Assertion at pin out[6][3]
          Group: aclk
     Startpoint: (R) select
          Clock: (R) aclk
       Endpoint: (R) out[6][3]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     410                  
             Slack:=    5190                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_33_1 
  output_delay             2000            chip.sdc_line_8_57_1 

#---------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  select         -       -     R     (arrival)                  1  0.9     0     0    2000    (-,-) 
  g1653/Y        -       A->Y  F     INVx1_ASAP7_75t_R          1  0.8     6     5    2005    (-,-) 
  g1645__4296/Y  -       A->Y  R     NOR5xp2_ASAP7_75t_R        4  2.8   142    69    2073    (-,-) 
  g1639__9906/Y  -       A1->Y F     AOI21xp5_ASAP7_75t_R      13 11.0   156   114    2187    (-,-) 
  g1619__2391/Y  -       B->Y  F     XNOR2xp5_ASAP7_75t_R       1  0.8    39    48    2235    (-,-) 
  g1602__2703/Y  -       C->Y  R     AOI221xp5_ASAP7_75t_R      1  0.8    61    30    2266    (-,-) 
  g1597__2391/Y  -       C->Y  F     OAI221xp5_ASAP7_75t_R      1  0.6    48    25    2291    (-,-) 
  g1589__6083/Y  -       B->Y  R     NOR2xp33_ASAP7_75t_R       4  2.8    80    53    2344    (-,-) 
  g1570__7118/Y  -       B->Y  R     AND2x2_ASAP7_75t_R         1 15.3    72    65    2409    (-,-) 
  out[6][3]      -       -     R     (port)                     -    -     -     0    2410    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 9: MET (5190 ps) Late External Delay Assertion at pin out[2][0]
          Group: aclk
     Startpoint: (R) select
          Clock: (R) aclk
       Endpoint: (R) out[2][0]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     410                  
             Slack:=    5190                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_33_1 
  output_delay             2000            chip.sdc_line_8_44_1 

#---------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  select         -       -     R     (arrival)                  1  0.9     0     0    2000    (-,-) 
  g1653/Y        -       A->Y  F     INVx1_ASAP7_75t_R          1  0.8     6     5    2005    (-,-) 
  g1645__4296/Y  -       A->Y  R     NOR5xp2_ASAP7_75t_R        4  2.8   142    69    2073    (-,-) 
  g1640__1857/Y  -       A1->Y F     AOI21xp5_ASAP7_75t_R      13 10.9   155   113    2187    (-,-) 
  g1622__7118/Y  -       B->Y  F     XNOR2xp5_ASAP7_75t_R       1  0.8    38    48    2234    (-,-) 
  g1601__6083/Y  -       C->Y  R     AOI221xp5_ASAP7_75t_R      1  0.8    61    30    2265    (-,-) 
  g1596__2900/Y  -       C->Y  F     OAI221xp5_ASAP7_75t_R      1  0.6    48    25    2290    (-,-) 
  g1590__1840/Y  -       B->Y  R     NOR2xp33_ASAP7_75t_R       4  2.8    80    53    2343    (-,-) 
  g1575__1309/Y  -       B->Y  R     AND2x2_ASAP7_75t_R         1 15.3    72    65    2408    (-,-) 
  out[2][0]      -       -     R     (port)                     -    -     -     0    2410    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 10: MET (5190 ps) Late External Delay Assertion at pin out[2][1]
          Group: aclk
     Startpoint: (R) select
          Clock: (R) aclk
       Endpoint: (R) out[2][1]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     410                  
             Slack:=    5190                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_33_1 
  output_delay             2000            chip.sdc_line_8_43_1 

#---------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  select         -       -     R     (arrival)                  1  0.9     0     0    2000    (-,-) 
  g1653/Y        -       A->Y  F     INVx1_ASAP7_75t_R          1  0.8     6     5    2005    (-,-) 
  g1645__4296/Y  -       A->Y  R     NOR5xp2_ASAP7_75t_R        4  2.8   142    69    2073    (-,-) 
  g1640__1857/Y  -       A1->Y F     AOI21xp5_ASAP7_75t_R      13 10.9   155   113    2187    (-,-) 
  g1622__7118/Y  -       B->Y  F     XNOR2xp5_ASAP7_75t_R       1  0.8    38    48    2234    (-,-) 
  g1601__6083/Y  -       C->Y  R     AOI221xp5_ASAP7_75t_R      1  0.8    61    30    2265    (-,-) 
  g1596__2900/Y  -       C->Y  F     OAI221xp5_ASAP7_75t_R      1  0.6    48    25    2290    (-,-) 
  g1590__1840/Y  -       B->Y  R     NOR2xp33_ASAP7_75t_R       4  2.8    80    53    2343    (-,-) 
  g1574__2683/Y  -       B->Y  R     AND2x2_ASAP7_75t_R         1 15.3    72    65    2408    (-,-) 
  out[2][1]      -       -     R     (port)                     -    -     -     0    2410    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 11: MET (5190 ps) Late External Delay Assertion at pin out[2][2]
          Group: aclk
     Startpoint: (R) select
          Clock: (R) aclk
       Endpoint: (R) out[2][2]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     410                  
             Slack:=    5190                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_33_1 
  output_delay             2000            chip.sdc_line_8_42_1 

#---------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  select         -       -     R     (arrival)                  1  0.9     0     0    2000    (-,-) 
  g1653/Y        -       A->Y  F     INVx1_ASAP7_75t_R          1  0.8     6     5    2005    (-,-) 
  g1645__4296/Y  -       A->Y  R     NOR5xp2_ASAP7_75t_R        4  2.8   142    69    2073    (-,-) 
  g1640__1857/Y  -       A1->Y F     AOI21xp5_ASAP7_75t_R      13 10.9   155   113    2187    (-,-) 
  g1622__7118/Y  -       B->Y  F     XNOR2xp5_ASAP7_75t_R       1  0.8    38    48    2234    (-,-) 
  g1601__6083/Y  -       C->Y  R     AOI221xp5_ASAP7_75t_R      1  0.8    61    30    2265    (-,-) 
  g1596__2900/Y  -       C->Y  F     OAI221xp5_ASAP7_75t_R      1  0.6    48    25    2290    (-,-) 
  g1590__1840/Y  -       B->Y  R     NOR2xp33_ASAP7_75t_R       4  2.8    80    53    2343    (-,-) 
  g1573__9682/Y  -       B->Y  R     AND2x2_ASAP7_75t_R         1 15.3    72    65    2408    (-,-) 
  out[2][2]      -       -     R     (port)                     -    -     -     0    2410    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 12: MET (5190 ps) Late External Delay Assertion at pin out[2][3]
          Group: aclk
     Startpoint: (R) select
          Clock: (R) aclk
       Endpoint: (R) out[2][3]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     410                  
             Slack:=    5190                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_33_1 
  output_delay             2000            chip.sdc_line_8_41_1 

#---------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  select         -       -     R     (arrival)                  1  0.9     0     0    2000    (-,-) 
  g1653/Y        -       A->Y  F     INVx1_ASAP7_75t_R          1  0.8     6     5    2005    (-,-) 
  g1645__4296/Y  -       A->Y  R     NOR5xp2_ASAP7_75t_R        4  2.8   142    69    2073    (-,-) 
  g1640__1857/Y  -       A1->Y F     AOI21xp5_ASAP7_75t_R      13 10.9   155   113    2187    (-,-) 
  g1622__7118/Y  -       B->Y  F     XNOR2xp5_ASAP7_75t_R       1  0.8    38    48    2234    (-,-) 
  g1601__6083/Y  -       C->Y  R     AOI221xp5_ASAP7_75t_R      1  0.8    61    30    2265    (-,-) 
  g1596__2900/Y  -       C->Y  F     OAI221xp5_ASAP7_75t_R      1  0.6    48    25    2290    (-,-) 
  g1590__1840/Y  -       B->Y  R     NOR2xp33_ASAP7_75t_R       4  2.8    80    53    2343    (-,-) 
  g1563__4547/Y  -       B->Y  R     AND2x2_ASAP7_75t_R         1 15.3    72    65    2408    (-,-) 
  out[2][3]      -       -     R     (port)                     -    -     -     0    2410    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 13: MET (5191 ps) Late External Delay Assertion at pin out[3][0]
          Group: aclk
     Startpoint: (R) select
          Clock: (R) aclk
       Endpoint: (R) out[3][0]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     409                  
             Slack:=    5191                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_33_1 
  output_delay             2000            chip.sdc_line_8_48_1 

#---------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  select         -       -     R     (arrival)                  1  0.9     0     0    2000    (-,-) 
  g1653/Y        -       A->Y  F     INVx1_ASAP7_75t_R          1  0.8     6     5    2005    (-,-) 
  g1645__4296/Y  -       A->Y  R     NOR5xp2_ASAP7_75t_R        4  2.8   142    69    2073    (-,-) 
  g1641__1840/Y  -       A1->Y F     AOI21xp5_ASAP7_75t_R      13 10.8   154   113    2186    (-,-) 
  g1624__5953/Y  -       B->Y  F     XNOR2xp5_ASAP7_75t_R       1  0.8    38    48    2234    (-,-) 
  g1604__5266/Y  -       C->Y  R     AOI221xp5_ASAP7_75t_R      1  0.8    61    30    2264    (-,-) 
  g1599__7118/Y  -       C->Y  F     OAI221xp5_ASAP7_75t_R      1  0.6    48    25    2289    (-,-) 
  g1591__5795/Y  -       B->Y  R     NOR2xp33_ASAP7_75t_R       4  2.8    80    53    2342    (-,-) 
  g1586__7675/Y  -       B->Y  R     AND2x2_ASAP7_75t_R         1 15.3    72    65    2407    (-,-) 
  out[3][0]      -       -     R     (port)                     -    -     -     0    2409    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 14: MET (5191 ps) Late External Delay Assertion at pin out[3][1]
          Group: aclk
     Startpoint: (R) select
          Clock: (R) aclk
       Endpoint: (R) out[3][1]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     409                  
             Slack:=    5191                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_33_1 
  output_delay             2000            chip.sdc_line_8_47_1 

#---------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  select         -       -     R     (arrival)                  1  0.9     0     0    2000    (-,-) 
  g1653/Y        -       A->Y  F     INVx1_ASAP7_75t_R          1  0.8     6     5    2005    (-,-) 
  g1645__4296/Y  -       A->Y  R     NOR5xp2_ASAP7_75t_R        4  2.8   142    69    2073    (-,-) 
  g1641__1840/Y  -       A1->Y F     AOI21xp5_ASAP7_75t_R      13 10.8   154   113    2186    (-,-) 
  g1624__5953/Y  -       B->Y  F     XNOR2xp5_ASAP7_75t_R       1  0.8    38    48    2234    (-,-) 
  g1604__5266/Y  -       C->Y  R     AOI221xp5_ASAP7_75t_R      1  0.8    61    30    2264    (-,-) 
  g1599__7118/Y  -       C->Y  F     OAI221xp5_ASAP7_75t_R      1  0.6    48    25    2289    (-,-) 
  g1591__5795/Y  -       B->Y  R     NOR2xp33_ASAP7_75t_R       4  2.8    80    53    2342    (-,-) 
  g1585__2391/Y  -       B->Y  R     AND2x2_ASAP7_75t_R         1 15.3    72    65    2407    (-,-) 
  out[3][1]      -       -     R     (port)                     -    -     -     0    2409    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 15: MET (5191 ps) Late External Delay Assertion at pin out[3][2]
          Group: aclk
     Startpoint: (R) select
          Clock: (R) aclk
       Endpoint: (R) out[3][2]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     409                  
             Slack:=    5191                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_33_1 
  output_delay             2000            chip.sdc_line_8_46_1 

#---------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  select         -       -     R     (arrival)                  1  0.9     0     0    2000    (-,-) 
  g1653/Y        -       A->Y  F     INVx1_ASAP7_75t_R          1  0.8     6     5    2005    (-,-) 
  g1645__4296/Y  -       A->Y  R     NOR5xp2_ASAP7_75t_R        4  2.8   142    69    2073    (-,-) 
  g1641__1840/Y  -       A1->Y F     AOI21xp5_ASAP7_75t_R      13 10.8   154   113    2186    (-,-) 
  g1624__5953/Y  -       B->Y  F     XNOR2xp5_ASAP7_75t_R       1  0.8    38    48    2234    (-,-) 
  g1604__5266/Y  -       C->Y  R     AOI221xp5_ASAP7_75t_R      1  0.8    61    30    2264    (-,-) 
  g1599__7118/Y  -       C->Y  F     OAI221xp5_ASAP7_75t_R      1  0.6    48    25    2289    (-,-) 
  g1591__5795/Y  -       B->Y  R     NOR2xp33_ASAP7_75t_R       4  2.8    80    53    2342    (-,-) 
  g1581__2900/Y  -       B->Y  R     AND2x2_ASAP7_75t_R         1 15.3    72    65    2407    (-,-) 
  out[3][2]      -       -     R     (port)                     -    -     -     0    2409    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 16: MET (5191 ps) Late External Delay Assertion at pin out[3][3]
          Group: aclk
     Startpoint: (R) select
          Clock: (R) aclk
       Endpoint: (R) out[3][3]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     409                  
             Slack:=    5191                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_33_1 
  output_delay             2000            chip.sdc_line_8_45_1 

#---------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  select         -       -     R     (arrival)                  1  0.9     0     0    2000    (-,-) 
  g1653/Y        -       A->Y  F     INVx1_ASAP7_75t_R          1  0.8     6     5    2005    (-,-) 
  g1645__4296/Y  -       A->Y  R     NOR5xp2_ASAP7_75t_R        4  2.8   142    69    2073    (-,-) 
  g1641__1840/Y  -       A1->Y F     AOI21xp5_ASAP7_75t_R      13 10.8   154   113    2186    (-,-) 
  g1624__5953/Y  -       B->Y  F     XNOR2xp5_ASAP7_75t_R       1  0.8    38    48    2234    (-,-) 
  g1604__5266/Y  -       C->Y  R     AOI221xp5_ASAP7_75t_R      1  0.8    61    30    2264    (-,-) 
  g1599__7118/Y  -       C->Y  F     OAI221xp5_ASAP7_75t_R      1  0.6    48    25    2289    (-,-) 
  g1591__5795/Y  -       B->Y  R     NOR2xp33_ASAP7_75t_R       4  2.8    80    53    2342    (-,-) 
  g1578__6877/Y  -       B->Y  R     AND2x2_ASAP7_75t_R         1 15.3    72    65    2407    (-,-) 
  out[3][3]      -       -     R     (port)                     -    -     -     0    2409    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 17: MET (5191 ps) Late External Delay Assertion at pin out[1][0]
          Group: aclk
     Startpoint: (R) select
          Clock: (R) aclk
       Endpoint: (R) out[1][0]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     409                  
             Slack:=    5191                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_33_1 
  output_delay             2000            chip.sdc_line_8_40_1 

#---------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  select         -       -     R     (arrival)                  1  0.9     0     0    2000    (-,-) 
  g1653/Y        -       A->Y  F     INVx1_ASAP7_75t_R          1  0.8     6     5    2005    (-,-) 
  g1645__4296/Y  -       A->Y  R     NOR5xp2_ASAP7_75t_R        4  2.8   142    69    2073    (-,-) 
  g1641__1840/Y  -       A1->Y F     AOI21xp5_ASAP7_75t_R      13 10.8   154   113    2186    (-,-) 
  g1625__6877/Y  -       B->Y  F     XNOR2xp5_ASAP7_75t_R       1  0.8    38    48    2234    (-,-) 
  g1605__2250/Y  -       C->Y  R     AOI221xp5_ASAP7_75t_R      1  0.8    61    30    2264    (-,-) 
  g1600__8757/Y  -       C->Y  F     OAI221xp5_ASAP7_75t_R      1  0.6    48    25    2289    (-,-) 
  g1588__2703/Y  -       B->Y  R     NOR2xp33_ASAP7_75t_R       4  2.8    80    53    2342    (-,-) 
  g1560__1474/Y  -       B->Y  R     AND2x2_ASAP7_75t_R         1 15.3    72    65    2407    (-,-) 
  out[1][0]      -       -     R     (port)                     -    -     -     0    2409    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 18: MET (5191 ps) Late External Delay Assertion at pin out[1][1]
          Group: aclk
     Startpoint: (R) select
          Clock: (R) aclk
       Endpoint: (R) out[1][1]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     409                  
             Slack:=    5191                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_33_1 
  output_delay             2000            chip.sdc_line_8_39_1 

#---------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  select         -       -     R     (arrival)                  1  0.9     0     0    2000    (-,-) 
  g1653/Y        -       A->Y  F     INVx1_ASAP7_75t_R          1  0.8     6     5    2005    (-,-) 
  g1645__4296/Y  -       A->Y  R     NOR5xp2_ASAP7_75t_R        4  2.8   142    69    2073    (-,-) 
  g1641__1840/Y  -       A1->Y F     AOI21xp5_ASAP7_75t_R      13 10.8   154   113    2186    (-,-) 
  g1625__6877/Y  -       B->Y  F     XNOR2xp5_ASAP7_75t_R       1  0.8    38    48    2234    (-,-) 
  g1605__2250/Y  -       C->Y  R     AOI221xp5_ASAP7_75t_R      1  0.8    61    30    2264    (-,-) 
  g1600__8757/Y  -       C->Y  F     OAI221xp5_ASAP7_75t_R      1  0.6    48    25    2289    (-,-) 
  g1588__2703/Y  -       B->Y  R     NOR2xp33_ASAP7_75t_R       4  2.8    80    53    2342    (-,-) 
  g1559__3772/Y  -       B->Y  R     AND2x2_ASAP7_75t_R         1 15.3    72    65    2407    (-,-) 
  out[1][1]      -       -     R     (port)                     -    -     -     0    2409    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 19: MET (5191 ps) Late External Delay Assertion at pin out[1][2]
          Group: aclk
     Startpoint: (R) select
          Clock: (R) aclk
       Endpoint: (R) out[1][2]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     409                  
             Slack:=    5191                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_33_1 
  output_delay             2000            chip.sdc_line_8_38_1 

#---------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  select         -       -     R     (arrival)                  1  0.9     0     0    2000    (-,-) 
  g1653/Y        -       A->Y  F     INVx1_ASAP7_75t_R          1  0.8     6     5    2005    (-,-) 
  g1645__4296/Y  -       A->Y  R     NOR5xp2_ASAP7_75t_R        4  2.8   142    69    2073    (-,-) 
  g1641__1840/Y  -       A1->Y F     AOI21xp5_ASAP7_75t_R      13 10.8   154   113    2186    (-,-) 
  g1625__6877/Y  -       B->Y  F     XNOR2xp5_ASAP7_75t_R       1  0.8    38    48    2234    (-,-) 
  g1605__2250/Y  -       C->Y  R     AOI221xp5_ASAP7_75t_R      1  0.8    61    30    2264    (-,-) 
  g1600__8757/Y  -       C->Y  F     OAI221xp5_ASAP7_75t_R      1  0.6    48    25    2289    (-,-) 
  g1588__2703/Y  -       B->Y  R     NOR2xp33_ASAP7_75t_R       4  2.8    80    53    2342    (-,-) 
  g1558__4296/Y  -       B->Y  R     AND2x2_ASAP7_75t_R         1 15.3    72    65    2407    (-,-) 
  out[1][2]      -       -     R     (port)                     -    -     -     0    2409    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 20: MET (5191 ps) Late External Delay Assertion at pin out[1][3]
          Group: aclk
     Startpoint: (R) select
          Clock: (R) aclk
       Endpoint: (R) out[1][3]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     409                  
             Slack:=    5191                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_33_1 
  output_delay             2000            chip.sdc_line_8_37_1 

#---------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  select         -       -     R     (arrival)                  1  0.9     0     0    2000    (-,-) 
  g1653/Y        -       A->Y  F     INVx1_ASAP7_75t_R          1  0.8     6     5    2005    (-,-) 
  g1645__4296/Y  -       A->Y  R     NOR5xp2_ASAP7_75t_R        4  2.8   142    69    2073    (-,-) 
  g1641__1840/Y  -       A1->Y F     AOI21xp5_ASAP7_75t_R      13 10.8   154   113    2186    (-,-) 
  g1625__6877/Y  -       B->Y  F     XNOR2xp5_ASAP7_75t_R       1  0.8    38    48    2234    (-,-) 
  g1605__2250/Y  -       C->Y  R     AOI221xp5_ASAP7_75t_R      1  0.8    61    30    2264    (-,-) 
  g1600__8757/Y  -       C->Y  F     OAI221xp5_ASAP7_75t_R      1  0.6    48    25    2289    (-,-) 
  g1588__2703/Y  -       B->Y  R     NOR2xp33_ASAP7_75t_R       4  2.8    80    53    2342    (-,-) 
  g1587__8780/Y  -       B->Y  R     AND2x2_ASAP7_75t_R         1 15.3    72    65    2407    (-,-) 
  out[1][3]      -       -     R     (port)                     -    -     -     0    2409    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 21: MET (5217 ps) Late External Delay Assertion at pin out[4][0]
          Group: aclk
     Startpoint: (R) select
          Clock: (R) aclk
       Endpoint: (R) out[4][0]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     383                  
             Slack:=    5217                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_33_1 
  output_delay             2000            chip.sdc_line_8_52_1 

#--------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  select         -       -     R     (arrival)                 1  0.9     0     0    2000    (-,-) 
  g1653/Y        -       A->Y  F     INVx1_ASAP7_75t_R         1  0.8     6     5    2005    (-,-) 
  g1645__4296/Y  -       A->Y  R     NOR5xp2_ASAP7_75t_R       4  2.8   142    69    2073    (-,-) 
  g1639__9906/Y  -       A1->Y F     AOI21xp5_ASAP7_75t_R     13 11.0   156   114    2187    (-,-) 
  g1628__5266/Y  -       B->Y  R     NAND2xp5_ASAP7_75t_R      1  0.9    45    39    2226    (-,-) 
  g1611__9906/Y  -       B->Y  F     OAI21xp5_ASAP7_75t_R      1  0.8    43    19    2245    (-,-) 
  g1595__5953/Y  -       C->Y  R     NOR4xp25_ASAP7_75t_R      4  2.8   113    67    2312    (-,-) 
  g1564__4547/Y  -       B->Y  R     AND2x2_ASAP7_75t_R        1 15.3    72    69    2381    (-,-) 
  out[4][0]      -       -     R     (port)                    -    -     -     0    2383    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 22: MET (5217 ps) Late External Delay Assertion at pin out[4][1]
          Group: aclk
     Startpoint: (R) select
          Clock: (R) aclk
       Endpoint: (R) out[4][1]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     383                  
             Slack:=    5217                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_33_1 
  output_delay             2000            chip.sdc_line_8_51_1 

#--------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  select         -       -     R     (arrival)                 1  0.9     0     0    2000    (-,-) 
  g1653/Y        -       A->Y  F     INVx1_ASAP7_75t_R         1  0.8     6     5    2005    (-,-) 
  g1645__4296/Y  -       A->Y  R     NOR5xp2_ASAP7_75t_R       4  2.8   142    69    2073    (-,-) 
  g1639__9906/Y  -       A1->Y F     AOI21xp5_ASAP7_75t_R     13 11.0   156   114    2187    (-,-) 
  g1628__5266/Y  -       B->Y  R     NAND2xp5_ASAP7_75t_R      1  0.9    45    39    2226    (-,-) 
  g1611__9906/Y  -       B->Y  F     OAI21xp5_ASAP7_75t_R      1  0.8    43    19    2245    (-,-) 
  g1595__5953/Y  -       C->Y  R     NOR4xp25_ASAP7_75t_R      4  2.8   113    67    2312    (-,-) 
  g1562__1474/Y  -       B->Y  R     AND2x2_ASAP7_75t_R        1 15.3    72    69    2381    (-,-) 
  out[4][1]      -       -     R     (port)                    -    -     -     0    2383    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 23: MET (5217 ps) Late External Delay Assertion at pin out[4][2]
          Group: aclk
     Startpoint: (R) select
          Clock: (R) aclk
       Endpoint: (R) out[4][2]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     383                  
             Slack:=    5217                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_33_1 
  output_delay             2000            chip.sdc_line_8_50_1 

#--------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  select         -       -     R     (arrival)                 1  0.9     0     0    2000    (-,-) 
  g1653/Y        -       A->Y  F     INVx1_ASAP7_75t_R         1  0.8     6     5    2005    (-,-) 
  g1645__4296/Y  -       A->Y  R     NOR5xp2_ASAP7_75t_R       4  2.8   142    69    2073    (-,-) 
  g1639__9906/Y  -       A1->Y F     AOI21xp5_ASAP7_75t_R     13 11.0   156   114    2187    (-,-) 
  g1628__5266/Y  -       B->Y  R     NAND2xp5_ASAP7_75t_R      1  0.9    45    39    2226    (-,-) 
  g1611__9906/Y  -       B->Y  F     OAI21xp5_ASAP7_75t_R      1  0.8    43    19    2245    (-,-) 
  g1595__5953/Y  -       C->Y  R     NOR4xp25_ASAP7_75t_R      4  2.8   113    67    2312    (-,-) 
  g1561__9682/Y  -       B->Y  R     AND2x2_ASAP7_75t_R        1 15.3    72    69    2381    (-,-) 
  out[4][2]      -       -     R     (port)                    -    -     -     0    2383    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 24: MET (5217 ps) Late External Delay Assertion at pin out[4][3]
          Group: aclk
     Startpoint: (R) select
          Clock: (R) aclk
       Endpoint: (R) out[4][3]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     383                  
             Slack:=    5217                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_33_1 
  output_delay             2000            chip.sdc_line_8_49_1 

#--------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  select         -       -     R     (arrival)                 1  0.9     0     0    2000    (-,-) 
  g1653/Y        -       A->Y  F     INVx1_ASAP7_75t_R         1  0.8     6     5    2005    (-,-) 
  g1645__4296/Y  -       A->Y  R     NOR5xp2_ASAP7_75t_R       4  2.8   142    69    2073    (-,-) 
  g1639__9906/Y  -       A1->Y F     AOI21xp5_ASAP7_75t_R     13 11.0   156   114    2187    (-,-) 
  g1628__5266/Y  -       B->Y  R     NAND2xp5_ASAP7_75t_R      1  0.9    45    39    2226    (-,-) 
  g1611__9906/Y  -       B->Y  F     OAI21xp5_ASAP7_75t_R      1  0.8    43    19    2245    (-,-) 
  g1595__5953/Y  -       C->Y  R     NOR4xp25_ASAP7_75t_R      4  2.8   113    67    2312    (-,-) 
  g1572__4296/Y  -       B->Y  R     AND2x2_ASAP7_75t_R        1 15.3    72    69    2381    (-,-) 
  out[4][3]      -       -     R     (port)                    -    -     -     0    2383    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 25: MET (5217 ps) Late External Delay Assertion at pin out[0][0]
          Group: aclk
     Startpoint: (R) select
          Clock: (R) aclk
       Endpoint: (R) out[0][0]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     383                  
             Slack:=    5217                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_33_1 
  output_delay             2000            chip.sdc_line_8_36_1 

#--------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  select         -       -     R     (arrival)                 1  0.9     0     0    2000    (-,-) 
  g1653/Y        -       A->Y  F     INVx1_ASAP7_75t_R         1  0.8     6     5    2005    (-,-) 
  g1645__4296/Y  -       A->Y  R     NOR5xp2_ASAP7_75t_R       4  2.8   142    69    2073    (-,-) 
  g1639__9906/Y  -       A1->Y F     AOI21xp5_ASAP7_75t_R     13 11.0   156   114    2187    (-,-) 
  g1633__7114/Y  -       B->Y  R     NAND2xp5_ASAP7_75t_R      1  0.9    45    39    2226    (-,-) 
  g1607__7344/Y  -       B->Y  F     OAI21xp5_ASAP7_75t_R      1  0.8    43    19    2245    (-,-) 
  g1592__5703/Y  -       C->Y  R     NOR4xp25_ASAP7_75t_R      4  2.8   113    67    2312    (-,-) 
  g1556__5019/Y  -       B->Y  R     AND2x2_ASAP7_75t_R        1 15.3    72    69    2381    (-,-) 
  out[0][0]      -       -     R     (port)                    -    -     -     0    2383    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 26: MET (5217 ps) Late External Delay Assertion at pin out[0][1]
          Group: aclk
     Startpoint: (R) select
          Clock: (R) aclk
       Endpoint: (R) out[0][1]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     383                  
             Slack:=    5217                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_33_1 
  output_delay             2000            chip.sdc_line_8_35_1 

#--------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  select         -       -     R     (arrival)                 1  0.9     0     0    2000    (-,-) 
  g1653/Y        -       A->Y  F     INVx1_ASAP7_75t_R         1  0.8     6     5    2005    (-,-) 
  g1645__4296/Y  -       A->Y  R     NOR5xp2_ASAP7_75t_R       4  2.8   142    69    2073    (-,-) 
  g1639__9906/Y  -       A1->Y F     AOI21xp5_ASAP7_75t_R     13 11.0   156   114    2187    (-,-) 
  g1633__7114/Y  -       B->Y  R     NAND2xp5_ASAP7_75t_R      1  0.9    45    39    2226    (-,-) 
  g1607__7344/Y  -       B->Y  F     OAI21xp5_ASAP7_75t_R      1  0.8    43    19    2245    (-,-) 
  g1592__5703/Y  -       C->Y  R     NOR4xp25_ASAP7_75t_R      4  2.8   113    67    2312    (-,-) 
  g1569__9906/Y  -       B->Y  R     AND2x2_ASAP7_75t_R        1 15.3    72    69    2381    (-,-) 
  out[0][1]      -       -     R     (port)                    -    -     -     0    2383    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 27: MET (5217 ps) Late External Delay Assertion at pin out[0][2]
          Group: aclk
     Startpoint: (R) select
          Clock: (R) aclk
       Endpoint: (R) out[0][2]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     383                  
             Slack:=    5217                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_33_1 
  output_delay             2000            chip.sdc_line_8_34_1 

#--------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  select         -       -     R     (arrival)                 1  0.9     0     0    2000    (-,-) 
  g1653/Y        -       A->Y  F     INVx1_ASAP7_75t_R         1  0.8     6     5    2005    (-,-) 
  g1645__4296/Y  -       A->Y  R     NOR5xp2_ASAP7_75t_R       4  2.8   142    69    2073    (-,-) 
  g1639__9906/Y  -       A1->Y F     AOI21xp5_ASAP7_75t_R     13 11.0   156   114    2187    (-,-) 
  g1633__7114/Y  -       B->Y  R     NAND2xp5_ASAP7_75t_R      1  0.9    45    39    2226    (-,-) 
  g1607__7344/Y  -       B->Y  F     OAI21xp5_ASAP7_75t_R      1  0.8    43    19    2245    (-,-) 
  g1592__5703/Y  -       C->Y  R     NOR4xp25_ASAP7_75t_R      4  2.8   113    67    2312    (-,-) 
  g1557__8780/Y  -       B->Y  R     AND2x2_ASAP7_75t_R        1 15.3    72    69    2381    (-,-) 
  out[0][2]      -       -     R     (port)                    -    -     -     0    2383    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 28: MET (5217 ps) Late External Delay Assertion at pin out[0][3]
          Group: aclk
     Startpoint: (R) select
          Clock: (R) aclk
       Endpoint: (R) out[0][3]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     383                  
             Slack:=    5217                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_33_1 
  output_delay             2000            chip.sdc_line_8      

#--------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  select         -       -     R     (arrival)                 1  0.9     0     0    2000    (-,-) 
  g1653/Y        -       A->Y  F     INVx1_ASAP7_75t_R         1  0.8     6     5    2005    (-,-) 
  g1645__4296/Y  -       A->Y  R     NOR5xp2_ASAP7_75t_R       4  2.8   142    69    2073    (-,-) 
  g1639__9906/Y  -       A1->Y F     AOI21xp5_ASAP7_75t_R     13 11.0   156   114    2187    (-,-) 
  g1633__7114/Y  -       B->Y  R     NAND2xp5_ASAP7_75t_R      1  0.9    45    39    2226    (-,-) 
  g1607__7344/Y  -       B->Y  F     OAI21xp5_ASAP7_75t_R      1  0.8    43    19    2245    (-,-) 
  g1592__5703/Y  -       C->Y  R     NOR4xp25_ASAP7_75t_R      4  2.8   113    67    2312    (-,-) 
  g1571__1857/Y  -       B->Y  R     AND2x2_ASAP7_75t_R        1 15.3    72    69    2381    (-,-) 
  out[0][3]      -       -     R     (port)                    -    -     -     0    2383    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 29: MET (5218 ps) Late External Delay Assertion at pin out[5][0]
          Group: aclk
     Startpoint: (R) select
          Clock: (R) aclk
       Endpoint: (R) out[5][0]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     382                  
             Slack:=    5218                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_33_1 
  output_delay             2000            chip.sdc_line_8_56_1 

#--------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  select         -       -     R     (arrival)                 1  0.9     0     0    2000    (-,-) 
  g1653/Y        -       A->Y  F     INVx1_ASAP7_75t_R         1  0.8     6     5    2005    (-,-) 
  g1645__4296/Y  -       A->Y  R     NOR5xp2_ASAP7_75t_R       4  2.8   142    69    2073    (-,-) 
  g1639__9906/Y  -       A1->Y F     AOI21xp5_ASAP7_75t_R     13 11.0   156   114    2187    (-,-) 
  g1635__2250/Y  -       B->Y  R     NAND2xp5_ASAP7_75t_R      1  0.9    45    39    2226    (-,-) 
  g1608__1840/Y  -       B->Y  F     OAI21xp5_ASAP7_75t_R      1  0.8    42    19    2245    (-,-) 
  g1593__1786/Y  -       B->Y  R     NOR4xp25_ASAP7_75t_R      4  2.8   113    67    2312    (-,-) 
  g1568__3772/Y  -       B->Y  R     AND2x2_ASAP7_75t_R        1 15.3    72    69    2381    (-,-) 
  out[5][0]      -       -     R     (port)                    -    -     -     0    2382    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 30: MET (5218 ps) Late External Delay Assertion at pin out[5][1]
          Group: aclk
     Startpoint: (R) select
          Clock: (R) aclk
       Endpoint: (R) out[5][1]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     382                  
             Slack:=    5218                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_33_1 
  output_delay             2000            chip.sdc_line_8_55_1 

#--------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  select         -       -     R     (arrival)                 1  0.9     0     0    2000    (-,-) 
  g1653/Y        -       A->Y  F     INVx1_ASAP7_75t_R         1  0.8     6     5    2005    (-,-) 
  g1645__4296/Y  -       A->Y  R     NOR5xp2_ASAP7_75t_R       4  2.8   142    69    2073    (-,-) 
  g1639__9906/Y  -       A1->Y F     AOI21xp5_ASAP7_75t_R     13 11.0   156   114    2187    (-,-) 
  g1635__2250/Y  -       B->Y  R     NAND2xp5_ASAP7_75t_R      1  0.9    45    39    2226    (-,-) 
  g1608__1840/Y  -       B->Y  F     OAI21xp5_ASAP7_75t_R      1  0.8    42    19    2245    (-,-) 
  g1593__1786/Y  -       B->Y  R     NOR4xp25_ASAP7_75t_R      4  2.8   113    67    2312    (-,-) 
  g1567__2683/Y  -       B->Y  R     AND2x2_ASAP7_75t_R        1 15.3    72    69    2381    (-,-) 
  out[5][1]      -       -     R     (port)                    -    -     -     0    2382    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 31: MET (5218 ps) Late External Delay Assertion at pin out[5][2]
          Group: aclk
     Startpoint: (R) select
          Clock: (R) aclk
       Endpoint: (R) out[5][2]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     382                  
             Slack:=    5218                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_33_1 
  output_delay             2000            chip.sdc_line_8_54_1 

#--------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  select         -       -     R     (arrival)                 1  0.9     0     0    2000    (-,-) 
  g1653/Y        -       A->Y  F     INVx1_ASAP7_75t_R         1  0.8     6     5    2005    (-,-) 
  g1645__4296/Y  -       A->Y  R     NOR5xp2_ASAP7_75t_R       4  2.8   142    69    2073    (-,-) 
  g1639__9906/Y  -       A1->Y F     AOI21xp5_ASAP7_75t_R     13 11.0   156   114    2187    (-,-) 
  g1635__2250/Y  -       B->Y  R     NAND2xp5_ASAP7_75t_R      1  0.9    45    39    2226    (-,-) 
  g1608__1840/Y  -       B->Y  F     OAI21xp5_ASAP7_75t_R      1  0.8    42    19    2245    (-,-) 
  g1593__1786/Y  -       B->Y  R     NOR4xp25_ASAP7_75t_R      4  2.8   113    67    2312    (-,-) 
  g1566__1309/Y  -       B->Y  R     AND2x2_ASAP7_75t_R        1 15.3    72    69    2381    (-,-) 
  out[5][2]      -       -     R     (port)                    -    -     -     0    2382    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 32: MET (5218 ps) Late External Delay Assertion at pin out[5][3]
          Group: aclk
     Startpoint: (R) select
          Clock: (R) aclk
       Endpoint: (R) out[5][3]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     382                  
             Slack:=    5218                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_33_1 
  output_delay             2000            chip.sdc_line_8_53_1 

#--------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  select         -       -     R     (arrival)                 1  0.9     0     0    2000    (-,-) 
  g1653/Y        -       A->Y  F     INVx1_ASAP7_75t_R         1  0.8     6     5    2005    (-,-) 
  g1645__4296/Y  -       A->Y  R     NOR5xp2_ASAP7_75t_R       4  2.8   142    69    2073    (-,-) 
  g1639__9906/Y  -       A1->Y F     AOI21xp5_ASAP7_75t_R     13 11.0   156   114    2187    (-,-) 
  g1635__2250/Y  -       B->Y  R     NAND2xp5_ASAP7_75t_R      1  0.9    45    39    2226    (-,-) 
  g1608__1840/Y  -       B->Y  F     OAI21xp5_ASAP7_75t_R      1  0.8    42    19    2245    (-,-) 
  g1593__1786/Y  -       B->Y  R     NOR4xp25_ASAP7_75t_R      4  2.8   113    67    2312    (-,-) 
  g1565__6877/Y  -       B->Y  R     AND2x2_ASAP7_75t_R        1 15.3    72    69    2381    (-,-) 
  out[5][3]      -       -     R     (port)                    -    -     -     0    2382    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 33: MET (7409 ps) Setup Check with Pin select_value_reg[3]/CLK->D
          Group: aclk
     Startpoint: (R) select
          Clock: (R) aclk
       Endpoint: (F) select_value_reg[3]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-       3                  
       Uncertainty:-     400                  
     Required Time:=    9597                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     187                  
             Slack:=    7409                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_33_1 

#-------------------------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  select                -       -     R     (arrival)                     1  0.9     0     0    2000    (-,-) 
  g1653/Y               -       A->Y  F     INVx1_ASAP7_75t_R             1  0.8     6     5    2005    (-,-) 
  g1645__4296/Y         -       A->Y  R     NOR5xp2_ASAP7_75t_R           4  2.8   142    69    2073    (-,-) 
  g1639__9906/Y         -       A1->Y F     AOI21xp5_ASAP7_75t_R         13 11.0   156   114    2187    (-,-) 
  select_value_reg[3]/D -       -     F     ASYNC_DFFHx1_ASAP7_75t_R     13    -     -     0    2187    (-,-) 
#-------------------------------------------------------------------------------------------------------------



Path 34: MET (7410 ps) Setup Check with Pin select_value_reg[2]/CLK->D
          Group: aclk
     Startpoint: (R) select
          Clock: (R) aclk
       Endpoint: (F) select_value_reg[2]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-       3                  
       Uncertainty:-     400                  
     Required Time:=    9597                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     187                  
             Slack:=    7410                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_33_1 

#-------------------------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  select                -       -     R     (arrival)                     1  0.9     0     0    2000    (-,-) 
  g1653/Y               -       A->Y  F     INVx1_ASAP7_75t_R             1  0.8     6     5    2005    (-,-) 
  g1645__4296/Y         -       A->Y  R     NOR5xp2_ASAP7_75t_R           4  2.8   142    69    2073    (-,-) 
  g1640__1857/Y         -       A1->Y F     AOI21xp5_ASAP7_75t_R         13 10.9   155   113    2187    (-,-) 
  select_value_reg[2]/D -       -     F     ASYNC_DFFHx1_ASAP7_75t_R     13    -     -     0    2187    (-,-) 
#-------------------------------------------------------------------------------------------------------------



Path 35: MET (7411 ps) Setup Check with Pin select_value_reg[1]/CLK->D
          Group: aclk
     Startpoint: (R) select
          Clock: (R) aclk
       Endpoint: (F) select_value_reg[1]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-       3                  
       Uncertainty:-     400                  
     Required Time:=    9597                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     186                  
             Slack:=    7411                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_33_1 

#-------------------------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  select                -       -     R     (arrival)                     1  0.9     0     0    2000    (-,-) 
  g1653/Y               -       A->Y  F     INVx1_ASAP7_75t_R             1  0.8     6     5    2005    (-,-) 
  g1645__4296/Y         -       A->Y  R     NOR5xp2_ASAP7_75t_R           4  2.8   142    69    2073    (-,-) 
  g1641__1840/Y         -       A1->Y F     AOI21xp5_ASAP7_75t_R         13 10.8   154   113    2186    (-,-) 
  select_value_reg[1]/D -       -     F     ASYNC_DFFHx1_ASAP7_75t_R     13    -     -     0    2186    (-,-) 
#-------------------------------------------------------------------------------------------------------------



Path 36: MET (7412 ps) Setup Check with Pin select_value_reg[0]/CLK->D
          Group: aclk
     Startpoint: (R) select
          Clock: (R) aclk
       Endpoint: (F) select_value_reg[0]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-       3                  
       Uncertainty:-     400                  
     Required Time:=    9597                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     185                  
             Slack:=    7412                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_33_1 

#-------------------------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  select                -       -     R     (arrival)                     1  0.9     0     0    2000    (-,-) 
  g1653/Y               -       A->Y  F     INVx1_ASAP7_75t_R             1  0.8     6     5    2005    (-,-) 
  g1645__4296/Y         -       A->Y  R     NOR5xp2_ASAP7_75t_R           4  2.8   142    69    2073    (-,-) 
  g1638__7344/Y         -       A1->Y F     AOI21xp5_ASAP7_75t_R         13 10.7   152   112    2185    (-,-) 
  select_value_reg[0]/D -       -     F     ASYNC_DFFHx1_ASAP7_75t_R     13    -     -     0    2185    (-,-) 
#-------------------------------------------------------------------------------------------------------------



Path 37: MET (9419 ps) Setup Check with Pin counter_reg[3]/CLK->D
          Group: aclk
     Startpoint: (R) counter_reg[0]/CLK
          Clock: (R) aclk
       Endpoint: (R) counter_reg[3]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      -1                  
       Uncertainty:-     400                  
     Required Time:=    9601                  
      Launch Clock:-       0                  
         Data Path:-     182                  
             Slack:=    9419                  

#------------------------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc    Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------
  counter_reg[0]/CLK -       -       R     (arrival)                     8    -   150     -       0    (-,-) 
  counter_reg[0]/QN  -       CLK->QN F     ASYNC_DFFHx1_ASAP7_75t_R      3  2.6    35    93      93    (-,-) 
  g1662/CON          -       B->CON  R     HAxp5_ASAP7_75t_R             1  0.7    27    22     115    (-,-) 
  g1651/Y            -       A->Y    F     INVxp67_ASAP7_75t_R           1  1.2    18    16     132    (-,-) 
  g2/CON             -       B->CON  R     HAxp5_ASAP7_75t_R             1  1.3    33    21     152    (-,-) 
  g1644__5795/Y      -       B->Y    R     XOR2xp5_ASAP7_75t_R           1  0.9    28    30     182    (-,-) 
  counter_reg[3]/D   -       -       R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0     182    (-,-) 
#------------------------------------------------------------------------------------------------------------



Path 38: MET (9433 ps) Setup Check with Pin counter_reg[2]/CLK->D
          Group: aclk
     Startpoint: (R) counter_reg[0]/CLK
          Clock: (R) aclk
       Endpoint: (R) counter_reg[2]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      -1                  
       Uncertainty:-     400                  
     Required Time:=    9601                  
      Launch Clock:-       0                  
         Data Path:-     168                  
             Slack:=    9433                  

#------------------------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc    Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------
  counter_reg[0]/CLK -       -       R     (arrival)                     8    -   150     -       0    (-,-) 
  counter_reg[0]/QN  -       CLK->QN R     ASYNC_DFFHx1_ASAP7_75t_R      3  2.5    36    94      94    (-,-) 
  g1662/CON          -       B->CON  F     HAxp5_ASAP7_75t_R             1  0.7    27    20     114    (-,-) 
  g1651/Y            -       A->Y    R     INVxp67_ASAP7_75t_R           1  1.1    22    18     132    (-,-) 
  g2/CON             -       B->CON  F     HAxp5_ASAP7_75t_R             1  1.2    29    20     152    (-,-) 
  g2/SN              -       CON->SN R     HAxp5_ASAP7_75t_R             1  0.9    28    16     168    (-,-) 
  counter_reg[2]/D   -       -       R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0     168    (-,-) 
#------------------------------------------------------------------------------------------------------------



Path 39: MET (9471 ps) Setup Check with Pin counter_reg[1]/CLK->D
          Group: aclk
     Startpoint: (R) counter_reg[0]/CLK
          Clock: (R) aclk
       Endpoint: (R) counter_reg[1]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      -1                  
       Uncertainty:-     400                  
     Required Time:=    9601                  
      Launch Clock:-       0                  
         Data Path:-     130                  
             Slack:=    9471                  

#------------------------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc    Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------
  counter_reg[0]/CLK -       -       R     (arrival)                     8    -   150     -       0    (-,-) 
  counter_reg[0]/QN  -       CLK->QN R     ASYNC_DFFHx1_ASAP7_75t_R      3  2.5    36    94      94    (-,-) 
  g1662/CON          -       B->CON  F     HAxp5_ASAP7_75t_R             1  0.7    27    20     114    (-,-) 
  g1662/SN           -       CON->SN R     HAxp5_ASAP7_75t_R             1  0.9    30    15     129    (-,-) 
  counter_reg[1]/D   -       -       R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0     130    (-,-) 
#------------------------------------------------------------------------------------------------------------



Path 40: MET (9506 ps) Setup Check with Pin counter_reg[0]/CLK->D
          Group: aclk
     Startpoint: (R) counter_reg[0]/CLK
          Clock: (R) aclk
       Endpoint: (R) counter_reg[0]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-       0                  
       Uncertainty:-     400                  
     Required Time:=    9600                  
      Launch Clock:-       0                  
         Data Path:-      94                  
             Slack:=    9506                  

#------------------------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc    Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------
  counter_reg[0]/CLK -       -       R     (arrival)                     8    -   150     -       0    (-,-) 
  counter_reg[0]/QN  -       CLK->QN R     ASYNC_DFFHx1_ASAP7_75t_R      3  2.5    36    94      94    (-,-) 
  counter_reg[0]/D   -       -       R     ASYNC_DFFHx1_ASAP7_75t_R      3    -     -     0      94    (-,-) 
#------------------------------------------------------------------------------------------------------------

Some unconstrained paths have not been displayed.
Use -unconstrained or set the root attribute 'timing_report_unconstrained' to 'true' to see only these unconstrained paths.

