
;; Function setup_return (setup_return)[0:1448]


;; Generating RTL for gimple basic block 2

;; handler = (long unsigned int) ka->sa.sa_handler;

(insn 10 9 0 arch/arm/kernel/signal.c:469 (set (reg/v:SI 141 [ handler ])
        (mem/s/f/j:SI (reg/v/f:SI 147 [ ka ]) [0 <variable>.sa.sa_handler+0 S4 A32])) -1 (nil))

;; cpsr = regs->uregs[16] & 16776703;

(insn 11 10 12 arch/arm/kernel/signal.c:472 (set (reg:SI 151)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 146 [ regs ])
                (const_int 64 [0x40])) [0 <variable>.uregs+64 S4 A32])) -1 (nil))

(insn 12 11 13 arch/arm/kernel/signal.c:472 (set (reg:SI 152)
        (and:SI (reg:SI 151)
            (const_int 16777215 [0xffffff]))) -1 (nil))

(insn 13 12 0 arch/arm/kernel/signal.c:472 (set (reg/v:SI 138 [ cpsr ])
        (and:SI (reg:SI 152)
            (const_int -513 [0xfffffffffffffdff]))) -1 (expr_list:REG_EQUAL (and:SI (reg:SI 151)
            (const_int 16776703 [0xfffdff]))
        (nil)))

;; D.24830 = ka->sa.sa_flags;

(insn 14 13 0 arch/arm/kernel/signal.c:479 (set (reg:SI 144 [ D.24830 ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 147 [ ka ])
                (const_int 4 [0x4])) [0 <variable>.sa.sa_flags+0 S4 A32])) -1 (nil))

;; if (D.24830 & 33554432 != 0)

(insn 15 14 16 arch/arm/kernel/signal.c:479 (set (reg:SI 153)
        (and:SI (reg:SI 144 [ D.24830 ])
            (const_int 33554432 [0x2000000]))) -1 (nil))

(insn 16 15 17 arch/arm/kernel/signal.c:479 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 153)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 17 16 0 arch/arm/kernel/signal.c:479 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 3

;; D.24834 = cpsr & 4294967264;

(insn 19 18 0 arch/arm/kernel/signal.c:480 (set (reg:SI 143 [ D.24834 ])
        (and:SI (reg/v:SI 138 [ cpsr ])
            (const_int -32 [0xffffffffffffffe0]))) -1 (nil))

;; cpsr = D.24834 | 16;

(insn 20 19 0 arch/arm/kernel/signal.c:480 (set (reg/v:SI 138 [ cpsr ])
        (ior:SI (reg:SI 143 [ D.24834 ])
            (const_int 16 [0x10]))) -1 (nil))

;; Generating RTL for gimple basic block 4

;; 

(code_label 21 20 22 2 "" [0 uses])

(note 22 21 0 NOTE_INSN_BASIC_BLOCK)

;; if (elf_hwcap & 4 != 0)

(insn 23 22 24 arch/arm/kernel/signal.c:483 (set (reg/f:SI 154)
        (symbol_ref:SI ("elf_hwcap") [flags 0xc0] <var_decl 0x512dc3c0 elf_hwcap>)) -1 (nil))

(insn 24 23 25 arch/arm/kernel/signal.c:483 (set (reg:SI 156)
        (mem/c/i:SI (reg/f:SI 154) [0 elf_hwcap+0 S4 A32])) -1 (nil))

(insn 25 24 26 arch/arm/kernel/signal.c:483 (set (reg:SI 155)
        (and:SI (reg:SI 156)
            (const_int 4 [0x4]))) -1 (nil))

(insn 26 25 27 arch/arm/kernel/signal.c:483 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 155)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 27 26 0 arch/arm/kernel/signal.c:483 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 5

;; thumb = 0;

(insn 29 28 0 arch/arm/kernel/signal.c:471 (set (reg/v:SI 139 [ thumb ])
        (const_int 0 [0x0])) -1 (nil))

;; Generating RTL for gimple basic block 6

;; 

(code_label 32 31 33 3 "" [0 uses])

(note 33 32 0 NOTE_INSN_BASIC_BLOCK)

;; thumb = (int) handler & 1;

(insn 34 33 0 arch/arm/kernel/signal.c:488 (set (reg/v:SI 139 [ thumb ])
        (and:SI (reg/v:SI 141 [ handler ])
            (const_int 1 [0x1]))) -1 (nil))

;; if (thumb != 0)

(insn 35 34 36 arch/arm/kernel/signal.c:490 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 139 [ thumb ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 36 35 0 arch/arm/kernel/signal.c:490 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 7

;; cpsr.358 = cpsr | 32;

(insn 38 37 0 arch/arm/kernel/signal.c:491 (set (reg/v:SI 133 [ cpsr.358 ])
        (ior:SI (reg/v:SI 138 [ cpsr ])
            (const_int 32 [0x20]))) -1 (nil))

;; cpsr = cpsr.358 & 4194239487;

(insn 39 38 40 arch/arm/kernel/signal.c:494 (set (reg:SI 157)
        (and:SI (reg/v:SI 133 [ cpsr.358 ])
            (const_int -100663297 [0xfffffffff9ffffff]))) -1 (nil))

(insn 40 39 0 arch/arm/kernel/signal.c:494 (set (reg/v:SI 138 [ cpsr ])
        (and:SI (reg:SI 157)
            (const_int -64513 [0xffffffffffff03ff]))) -1 (expr_list:REG_EQUAL (and:SI (reg/v:SI 133 [ cpsr.358 ])
            (const_int -100727809 [0xfffffffff9ff03ff]))
        (nil)))

;; thumb = 1;

(insn 41 40 0 arch/arm/kernel/signal.c:494 (set (reg/v:SI 139 [ thumb ])
        (const_int 1 [0x1])) -1 (nil))

;; Generating RTL for gimple basic block 8

;; 

(code_label 44 43 45 5 "" [0 uses])

(note 45 44 0 NOTE_INSN_BASIC_BLOCK)

;; cpsr = cpsr & 4294967263;

(insn 46 45 0 arch/arm/kernel/signal.c:497 (set (reg/v:SI 138 [ cpsr ])
        (and:SI (reg/v:SI 138 [ cpsr ])
            (const_int -33 [0xffffffffffffffdf]))) -1 (nil))

;; Generating RTL for gimple basic block 9

;; 

(code_label 47 46 48 4 "" [0 uses])

(note 48 47 0 NOTE_INSN_BASIC_BLOCK)

;; if (D.24830 & 67108864 != 0)

(insn 49 48 50 arch/arm/kernel/signal.c:501 (set (reg:SI 158)
        (and:SI (reg:SI 144 [ D.24830 ])
            (const_int 67108864 [0x4000000]))) -1 (nil))

(insn 50 49 51 arch/arm/kernel/signal.c:501 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 158)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 51 50 0 arch/arm/kernel/signal.c:501 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 10

;; retcode = (long unsigned int) ka->sa.sa_restorer;

(insn 53 52 0 arch/arm/kernel/signal.c:502 (set (reg/v:SI 140 [ retcode ])
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 147 [ ka ])
                (const_int 8 [0x8])) [0 <variable>.sa.sa_restorer+0 S4 A32])) -1 (nil))

;; Generating RTL for gimple basic block 11

;; 

(code_label 56 55 57 6 "" [0 uses])

(note 57 56 0 NOTE_INSN_BASIC_BLOCK)

;; idx = (unsigned int) (thumb << 1);

(insn 58 57 0 arch/arm/kernel/signal.c:504 (set (reg/v:SI 137 [ idx ])
        (ashift:SI (reg/v:SI 139 [ thumb ])
            (const_int 1 [0x1]))) -1 (nil))

;; if (D.24830 & 4 != 0)

(insn 59 58 60 arch/arm/kernel/signal.c:506 (set (reg:SI 159)
        (and:SI (reg:SI 144 [ D.24830 ])
            (const_int 4 [0x4]))) -1 (nil))

(insn 60 59 61 arch/arm/kernel/signal.c:506 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 159)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 61 60 0 arch/arm/kernel/signal.c:506 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 12

;; idx = idx + 3;

(insn 63 62 0 arch/arm/kernel/signal.c:507 (set (reg/v:SI 137 [ idx ])
        (plus:SI (reg/v:SI 137 [ idx ])
            (const_int 3 [0x3]))) -1 (nil))

;; Generating RTL for gimple basic block 13

;; 

(code_label 64 63 65 8 "" [0 uses])

(note 65 64 0 NOTE_INSN_BASIC_BLOCK)

;; __pu_addr = (long unsigned int) rc;

(insn 66 65 0 arch/arm/kernel/signal.c:509 (set (reg/v:SI 135 [ __pu_addr ])
        (reg/v/f:SI 148 [ rc ])) -1 (nil))

;; __asm__ __volatile__("1:	str	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection" : "=r" __pu_err : "r" sigreturn_codes[idx], "r" __pu_addr, "i" -14, "0" 0 : "r" __pu_addr, "i" -14, "0" 0 : "i" -14, "0" 0 : "0" 0 : "cc");

(insn 67 66 68 arch/arm/kernel/signal.c:509 discrim 4 (set (reg/f:SI 160)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 68 67 69 arch/arm/kernel/signal.c:509 discrim 4 (set (reg:SI 161)
        (mem/s/u/j:SI (plus:SI (mult:SI (reg/v:SI 137 [ idx ])
                    (const_int 4 [0x4]))
                (reg/f:SI 160)) [0 sigreturn_codes S4 A32])) -1 (nil))

(insn 69 68 70 arch/arm/kernel/signal.c:509 discrim 4 (set (reg:SI 162)
        (const_int 0 [0x0])) -1 (nil))

(insn 70 69 0 arch/arm/kernel/signal.c:509 discrim 4 (parallel [
            (set (reg/v:SI 136 [ __pu_err ])
                (asm_operands/v:SI ("1:	str	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 161)
                        (reg/v:SI 135 [ __pu_addr ])
                        (const_int -14 [0xfffffffffffffff2])
                        (reg:SI 162)
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691006))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

;; if (__pu_err != 0)

(insn 71 70 72 arch/arm/kernel/signal.c:509 discrim 6 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 136 [ __pu_err ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 72 71 0 arch/arm/kernel/signal.c:509 discrim 6 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
        (nil)))

;; Generating RTL for gimple basic block 14

;; __asm__ __volatile__("1:	str	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection" : "=r" __pu_err : "r" sigreturn_codes[idx + 1], "r" (long unsigned int) (rc + 4), "i" -14, "0" 0 : "r" (long unsigned int) (rc + 4), "i" -14, "0" 0 : "i" -14, "0" 0 : "0" 0 : "cc");

(insn 74 73 75 arch/arm/kernel/signal.c:510 discrim 4 (set (reg/f:SI 163)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 75 74 76 arch/arm/kernel/signal.c:510 discrim 4 (set (reg:SI 164)
        (plus:SI (reg/v:SI 137 [ idx ])
            (const_int 1 [0x1]))) -1 (nil))

(insn 76 75 77 arch/arm/kernel/signal.c:510 discrim 4 (set (reg:SI 165)
        (mem/s/u/j:SI (plus:SI (mult:SI (reg:SI 164)
                    (const_int 4 [0x4]))
                (reg/f:SI 163)) [0 sigreturn_codes S4 A32])) -1 (nil))

(insn 77 76 78 arch/arm/kernel/signal.c:510 discrim 4 (set (reg:SI 166)
        (plus:SI (reg/v/f:SI 148 [ rc ])
            (const_int 4 [0x4]))) -1 (nil))

(insn 78 77 79 arch/arm/kernel/signal.c:510 discrim 4 (set (reg:SI 167)
        (const_int 0 [0x0])) -1 (nil))

(insn 79 78 0 arch/arm/kernel/signal.c:510 discrim 4 (parallel [
            (set (reg/v:SI 134 [ __pu_err ])
                (asm_operands/v:SI ("1:	str	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 165)
                        (reg:SI 166)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg:SI 167)
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691012))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

;; if (__pu_err != 0)

(insn 80 79 81 arch/arm/kernel/signal.c:509 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 134 [ __pu_err ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 81 80 0 arch/arm/kernel/signal.c:509 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
        (nil)))

;; Generating RTL for gimple basic block 15

;; if (cpsr & 16 != 0)

(insn 83 82 84 arch/arm/kernel/signal.c:513 (set (reg:SI 168)
        (and:SI (reg/v:SI 138 [ cpsr ])
            (const_int 16 [0x10]))) -1 (nil))

(insn 84 83 85 arch/arm/kernel/signal.c:513 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 168)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 85 84 0 arch/arm/kernel/signal.c:513 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 2900 [0xb54])
        (nil)))

;; Generating RTL for gimple basic block 16

;; retcode = ((unsigned int) thumb + 4294903040) + (idx << 2);

(insn 87 86 88 arch/arm/kernel/signal.c:518 (set (reg:SI 169)
        (plus:SI (reg/v:SI 139 [ thumb ])
            (const_int -64256 [0xffffffffffff0500]))) -1 (nil))

(insn 88 87 89 arch/arm/kernel/signal.c:518 (set (reg:SI 170)
        (ashift:SI (reg/v:SI 137 [ idx ])
            (const_int 2 [0x2]))) -1 (nil))

(insn 89 88 0 arch/arm/kernel/signal.c:518 (set (reg/v:SI 140 [ retcode ])
        (plus:SI (reg:SI 169)
            (reg:SI 170))) -1 (nil))

;; Generating RTL for gimple basic block 17

;; 

(code_label 92 91 93 10 "" [0 uses])

(note 93 92 0 NOTE_INSN_BASIC_BLOCK)

;; cpu_cache.coherent_kern_range (__pu_addr, (long unsigned int) (rc + 8));

(insn 94 93 95 arch/arm/kernel/signal.c:524 (set (reg/f:SI 171)
        (symbol_ref:SI ("cpu_cache") [flags 0xc0] <var_decl 0x113df900 cpu_cache>)) -1 (nil))

(insn 95 94 96 arch/arm/kernel/signal.c:524 (set (reg:SI 172)
        (plus:SI (reg/v/f:SI 148 [ rc ])
            (const_int 8 [0x8]))) -1 (nil))

(insn 96 95 97 arch/arm/kernel/signal.c:524 (set (reg/f:SI 173)
        (mem/s/f/j/c:SI (plus:SI (reg/f:SI 171)
                (const_int 16 [0x10])) [0 cpu_cache.coherent_kern_range+0 S4 A32])) -1 (nil))

(insn 97 96 98 arch/arm/kernel/signal.c:524 (set (reg:SI 0 r0)
        (reg/v:SI 135 [ __pu_addr ])) -1 (nil))

(insn 98 97 99 arch/arm/kernel/signal.c:524 (set (reg:SI 1 r1)
        (reg:SI 172)) -1 (nil))

(call_insn 99 98 0 arch/arm/kernel/signal.c:524 (parallel [
            (call (mem:SI (reg/f:SI 173) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

;; retcode = (long unsigned int) thumb + __pu_addr;

(insn 100 99 0 arch/arm/kernel/signal.c:527 (set (reg/v:SI 140 [ retcode ])
        (plus:SI (reg/v:SI 139 [ thumb ])
            (reg/v:SI 135 [ __pu_addr ]))) -1 (nil))

;; Generating RTL for gimple basic block 18

;; 

(code_label 101 100 102 7 "" [0 uses])

(note 102 101 0 NOTE_INSN_BASIC_BLOCK)

;; regs->uregs[0] = (long unsigned int) (long unsigned int) usig;

(insn 103 102 0 arch/arm/kernel/signal.c:531 (set (mem/s/j:SI (reg/v/f:SI 146 [ regs ]) [0 <variable>.uregs+0 S4 A32])
        (reg/v:SI 150 [ usig ])) -1 (nil))

;; regs->uregs[13] = (long unsigned int) (long unsigned int) frame;

(insn 104 103 0 arch/arm/kernel/signal.c:532 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 146 [ regs ])
                (const_int 52 [0x34])) [0 <variable>.uregs+52 S4 A32])
        (reg/v/f:SI 149 [ frame ])) -1 (nil))

;; regs->uregs[14] = retcode;

(insn 105 104 0 arch/arm/kernel/signal.c:533 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 146 [ regs ])
                (const_int 56 [0x38])) [0 <variable>.uregs+56 S4 A32])
        (reg/v:SI 140 [ retcode ])) -1 (nil))

;; regs->uregs[15] = handler;

(insn 106 105 0 arch/arm/kernel/signal.c:534 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 146 [ regs ])
                (const_int 60 [0x3c])) [0 <variable>.uregs+60 S4 A32])
        (reg/v:SI 141 [ handler ])) -1 (nil))

;; regs->uregs[16] = cpsr;

(insn 107 106 0 arch/arm/kernel/signal.c:535 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 146 [ regs ])
                (const_int 64 [0x40])) [0 <variable>.uregs+64 S4 A32])
        (reg/v:SI 138 [ cpsr ])) -1 (nil))

;; D.24862 = 0;

(insn 108 107 0 arch/arm/kernel/signal.c:537 (set (reg:SI 142 [ D.24862 ])
        (const_int 0 [0x0])) -1 (nil))

;; Generating RTL for gimple basic block 19

;; 

(code_label 111 110 112 9 "" [0 uses])

(note 112 111 0 NOTE_INSN_BASIC_BLOCK)

;; D.24862 = 1;

(insn 113 112 0 arch/arm/kernel/signal.c:511 (set (reg:SI 142 [ D.24862 ])
        (const_int 1 [0x1])) -1 (nil))

;; Generating RTL for gimple basic block 20

;; 

(code_label 114 113 115 11 "" [0 uses])

(note 115 114 0 NOTE_INSN_BASIC_BLOCK)

;; return D.24862;

(insn 116 115 117 arch/arm/kernel/signal.c:538 (set (reg:SI 145 [ <result> ])
        (reg:SI 142 [ D.24862 ])) -1 (nil))

(jump_insn 117 116 118 arch/arm/kernel/signal.c:538 (set (pc)
        (label_ref 0)) -1 (nil))

(barrier 118 117 0)


;;
;; Full RTL generated for this function:
;;
(note 1 0 8 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 8 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 8 3 2 arch/arm/kernel/signal.c:468 (set (reg/v/f:SI 146 [ regs ])
        (reg:SI 0 r0 [ regs ])) -1 (nil))

(insn 3 2 4 2 arch/arm/kernel/signal.c:468 (set (reg/v/f:SI 147 [ ka ])
        (reg:SI 1 r1 [ ka ])) -1 (nil))

(insn 4 3 5 2 arch/arm/kernel/signal.c:468 (set (reg/v/f:SI 148 [ rc ])
        (reg:SI 2 r2 [ rc ])) -1 (nil))

(insn 5 4 6 2 arch/arm/kernel/signal.c:468 (set (reg/v/f:SI 149 [ frame ])
        (reg:SI 3 r3 [ frame ])) -1 (nil))

(insn 6 5 7 2 arch/arm/kernel/signal.c:468 (set (reg/v:SI 150 [ usig ])
        (mem/c/i:SI (reg/f:SI 128 virtual-incoming-args) [0 usig+0 S4 A32])) -1 (expr_list:REG_EQUIV (mem/c/i:SI (reg/f:SI 128 virtual-incoming-args) [0 usig+0 S4 A32])
        (nil)))

(note 7 6 9 2 NOTE_INSN_FUNCTION_BEG)
;; End of basic block 2 -> ( 3)

;; Succ edge  3 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; Pred edge  2 [100.0%]  (fallthru)
(note 9 7 10 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 10 9 11 3 arch/arm/kernel/signal.c:469 (set (reg/v:SI 141 [ handler ])
        (mem/s/f/j:SI (reg/v/f:SI 147 [ ka ]) [0 <variable>.sa.sa_handler+0 S4 A32])) -1 (nil))

(insn 11 10 12 3 arch/arm/kernel/signal.c:472 (set (reg:SI 151)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 146 [ regs ])
                (const_int 64 [0x40])) [0 <variable>.uregs+64 S4 A32])) -1 (nil))

(insn 12 11 13 3 arch/arm/kernel/signal.c:472 (set (reg:SI 152)
        (and:SI (reg:SI 151)
            (const_int 16777215 [0xffffff]))) -1 (nil))

(insn 13 12 14 3 arch/arm/kernel/signal.c:472 (set (reg/v:SI 138 [ cpsr ])
        (and:SI (reg:SI 152)
            (const_int -513 [0xfffffffffffffdff]))) -1 (expr_list:REG_EQUAL (and:SI (reg:SI 151)
            (const_int 16776703 [0xfffdff]))
        (nil)))

(insn 14 13 15 3 arch/arm/kernel/signal.c:479 (set (reg:SI 144 [ D.24830 ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 147 [ ka ])
                (const_int 4 [0x4])) [0 <variable>.sa.sa_flags+0 S4 A32])) -1 (nil))

(insn 15 14 16 3 arch/arm/kernel/signal.c:479 (set (reg:SI 153)
        (and:SI (reg:SI 144 [ D.24830 ])
            (const_int 33554432 [0x2000000]))) -1 (nil))

(insn 16 15 17 3 arch/arm/kernel/signal.c:479 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 153)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 17 16 18 3 arch/arm/kernel/signal.c:479 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 21)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 3 -> ( 4 5)

;; Succ edge  4 [50.0%]  (fallthru)
;; Succ edge  5 [50.0%] 

;; Start of basic block ( 3) -> 4
;; Pred edge  3 [50.0%]  (fallthru)
(note 18 17 19 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 19 18 20 4 arch/arm/kernel/signal.c:480 (set (reg:SI 143 [ D.24834 ])
        (and:SI (reg/v:SI 138 [ cpsr ])
            (const_int -32 [0xffffffffffffffe0]))) -1 (nil))

(insn 20 19 21 4 arch/arm/kernel/signal.c:480 (set (reg/v:SI 138 [ cpsr ])
        (ior:SI (reg:SI 143 [ D.24834 ])
            (const_int 16 [0x10]))) -1 (nil))
;; End of basic block 4 -> ( 5)

;; Succ edge  5 [100.0%]  (fallthru)

;; Start of basic block ( 3 4) -> 5
;; Pred edge  3 [50.0%] 
;; Pred edge  4 [100.0%]  (fallthru)
(code_label 21 20 22 5 2 "" [1 uses])

(note 22 21 23 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 23 22 24 5 arch/arm/kernel/signal.c:483 (set (reg/f:SI 154)
        (symbol_ref:SI ("elf_hwcap") [flags 0xc0] <var_decl 0x512dc3c0 elf_hwcap>)) -1 (nil))

(insn 24 23 25 5 arch/arm/kernel/signal.c:483 (set (reg:SI 156)
        (mem/c/i:SI (reg/f:SI 154) [0 elf_hwcap+0 S4 A32])) -1 (nil))

(insn 25 24 26 5 arch/arm/kernel/signal.c:483 (set (reg:SI 155)
        (and:SI (reg:SI 156)
            (const_int 4 [0x4]))) -1 (nil))

(insn 26 25 27 5 arch/arm/kernel/signal.c:483 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 155)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 27 26 28 5 arch/arm/kernel/signal.c:483 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 32)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 5 -> ( 7 6)

;; Succ edge  7 [50.0%] 
;; Succ edge  6 [50.0%]  (fallthru)

;; Start of basic block ( 5) -> 6
;; Pred edge  5 [50.0%]  (fallthru)
(note 28 27 29 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 29 28 30 6 arch/arm/kernel/signal.c:471 (set (reg/v:SI 139 [ thumb ])
        (const_int 0 [0x0])) -1 (nil))

(jump_insn 30 29 31 6 arch/arm/kernel/signal.c:471 (set (pc)
        (label_ref 47)) -1 (nil))
;; End of basic block 6 -> ( 10)

;; Succ edge  10 [100.0%] 

(barrier 31 30 32)

;; Start of basic block ( 5) -> 7
;; Pred edge  5 [50.0%] 
(code_label 32 31 33 7 3 "" [1 uses])

(note 33 32 34 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 34 33 35 7 arch/arm/kernel/signal.c:488 (set (reg/v:SI 139 [ thumb ])
        (and:SI (reg/v:SI 141 [ handler ])
            (const_int 1 [0x1]))) -1 (nil))

(insn 35 34 36 7 arch/arm/kernel/signal.c:490 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 139 [ thumb ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 36 35 37 7 arch/arm/kernel/signal.c:490 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 44)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 7 -> ( 8 9)

;; Succ edge  8 [50.0%]  (fallthru)
;; Succ edge  9 [50.0%] 

;; Start of basic block ( 7) -> 8
;; Pred edge  7 [50.0%]  (fallthru)
(note 37 36 38 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 38 37 39 8 arch/arm/kernel/signal.c:491 (set (reg/v:SI 133 [ cpsr.358 ])
        (ior:SI (reg/v:SI 138 [ cpsr ])
            (const_int 32 [0x20]))) -1 (nil))

(insn 39 38 40 8 arch/arm/kernel/signal.c:494 (set (reg:SI 157)
        (and:SI (reg/v:SI 133 [ cpsr.358 ])
            (const_int -100663297 [0xfffffffff9ffffff]))) -1 (nil))

(insn 40 39 41 8 arch/arm/kernel/signal.c:494 (set (reg/v:SI 138 [ cpsr ])
        (and:SI (reg:SI 157)
            (const_int -64513 [0xffffffffffff03ff]))) -1 (expr_list:REG_EQUAL (and:SI (reg/v:SI 133 [ cpsr.358 ])
            (const_int -100727809 [0xfffffffff9ff03ff]))
        (nil)))

(insn 41 40 42 8 arch/arm/kernel/signal.c:494 (set (reg/v:SI 139 [ thumb ])
        (const_int 1 [0x1])) -1 (nil))

(jump_insn 42 41 43 8 arch/arm/kernel/signal.c:494 (set (pc)
        (label_ref 47)) -1 (nil))
;; End of basic block 8 -> ( 10)

;; Succ edge  10 [100.0%] 

(barrier 43 42 44)

;; Start of basic block ( 7) -> 9
;; Pred edge  7 [50.0%] 
(code_label 44 43 45 9 5 "" [1 uses])

(note 45 44 46 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 46 45 47 9 arch/arm/kernel/signal.c:497 (set (reg/v:SI 138 [ cpsr ])
        (and:SI (reg/v:SI 138 [ cpsr ])
            (const_int -33 [0xffffffffffffffdf]))) -1 (nil))
;; End of basic block 9 -> ( 10)

;; Succ edge  10 [100.0%]  (fallthru)

;; Start of basic block ( 6 8 9) -> 10
;; Pred edge  6 [100.0%] 
;; Pred edge  8 [100.0%] 
;; Pred edge  9 [100.0%]  (fallthru)
(code_label 47 46 48 10 4 "" [2 uses])

(note 48 47 49 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 49 48 50 10 arch/arm/kernel/signal.c:501 (set (reg:SI 158)
        (and:SI (reg:SI 144 [ D.24830 ])
            (const_int 67108864 [0x4000000]))) -1 (nil))

(insn 50 49 51 10 arch/arm/kernel/signal.c:501 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 158)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 51 50 52 10 arch/arm/kernel/signal.c:501 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 56)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 10 -> ( 11 12)

;; Succ edge  11 [50.0%]  (fallthru)
;; Succ edge  12 [50.0%] 

;; Start of basic block ( 10) -> 11
;; Pred edge  10 [50.0%]  (fallthru)
(note 52 51 53 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 53 52 54 11 arch/arm/kernel/signal.c:502 (set (reg/v:SI 140 [ retcode ])
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 147 [ ka ])
                (const_int 8 [0x8])) [0 <variable>.sa.sa_restorer+0 S4 A32])) -1 (nil))

(jump_insn 54 53 55 11 arch/arm/kernel/signal.c:502 (set (pc)
        (label_ref 101)) -1 (nil))
;; End of basic block 11 -> ( 19)

;; Succ edge  19 [100.0%] 

(barrier 55 54 56)

;; Start of basic block ( 10) -> 12
;; Pred edge  10 [50.0%] 
(code_label 56 55 57 12 6 "" [1 uses])

(note 57 56 58 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 58 57 59 12 arch/arm/kernel/signal.c:504 (set (reg/v:SI 137 [ idx ])
        (ashift:SI (reg/v:SI 139 [ thumb ])
            (const_int 1 [0x1]))) -1 (nil))

(insn 59 58 60 12 arch/arm/kernel/signal.c:506 (set (reg:SI 159)
        (and:SI (reg:SI 144 [ D.24830 ])
            (const_int 4 [0x4]))) -1 (nil))

(insn 60 59 61 12 arch/arm/kernel/signal.c:506 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 159)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 61 60 62 12 arch/arm/kernel/signal.c:506 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 64)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 12 -> ( 13 14)

;; Succ edge  13 [50.0%]  (fallthru)
;; Succ edge  14 [50.0%] 

;; Start of basic block ( 12) -> 13
;; Pred edge  12 [50.0%]  (fallthru)
(note 62 61 63 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 63 62 64 13 arch/arm/kernel/signal.c:507 (set (reg/v:SI 137 [ idx ])
        (plus:SI (reg/v:SI 137 [ idx ])
            (const_int 3 [0x3]))) -1 (nil))
;; End of basic block 13 -> ( 14)

;; Succ edge  14 [100.0%]  (fallthru)

;; Start of basic block ( 12 13) -> 14
;; Pred edge  12 [50.0%] 
;; Pred edge  13 [100.0%]  (fallthru)
(code_label 64 63 65 14 8 "" [1 uses])

(note 65 64 66 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn 66 65 67 14 arch/arm/kernel/signal.c:509 (set (reg/v:SI 135 [ __pu_addr ])
        (reg/v/f:SI 148 [ rc ])) -1 (nil))

(insn 67 66 68 14 arch/arm/kernel/signal.c:509 discrim 4 (set (reg/f:SI 160)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 68 67 69 14 arch/arm/kernel/signal.c:509 discrim 4 (set (reg:SI 161)
        (mem/s/u/j:SI (plus:SI (mult:SI (reg/v:SI 137 [ idx ])
                    (const_int 4 [0x4]))
                (reg/f:SI 160)) [0 sigreturn_codes S4 A32])) -1 (nil))

(insn 69 68 70 14 arch/arm/kernel/signal.c:509 discrim 4 (set (reg:SI 162)
        (const_int 0 [0x0])) -1 (nil))

(insn 70 69 71 14 arch/arm/kernel/signal.c:509 discrim 4 (parallel [
            (set (reg/v:SI 136 [ __pu_err ])
                (asm_operands/v:SI ("1:	str	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 161)
                        (reg/v:SI 135 [ __pu_addr ])
                        (const_int -14 [0xfffffffffffffff2])
                        (reg:SI 162)
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691006))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

(insn 71 70 72 14 arch/arm/kernel/signal.c:509 discrim 6 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 136 [ __pu_err ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 72 71 73 14 arch/arm/kernel/signal.c:509 discrim 6 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 111)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
        (nil)))
;; End of basic block 14 -> ( 20 15)

;; Succ edge  20 [39.0%] 
;; Succ edge  15 [61.0%]  (fallthru)

;; Start of basic block ( 14) -> 15
;; Pred edge  14 [61.0%]  (fallthru)
(note 73 72 74 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn 74 73 75 15 arch/arm/kernel/signal.c:510 discrim 4 (set (reg/f:SI 163)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 75 74 76 15 arch/arm/kernel/signal.c:510 discrim 4 (set (reg:SI 164)
        (plus:SI (reg/v:SI 137 [ idx ])
            (const_int 1 [0x1]))) -1 (nil))

(insn 76 75 77 15 arch/arm/kernel/signal.c:510 discrim 4 (set (reg:SI 165)
        (mem/s/u/j:SI (plus:SI (mult:SI (reg:SI 164)
                    (const_int 4 [0x4]))
                (reg/f:SI 163)) [0 sigreturn_codes S4 A32])) -1 (nil))

(insn 77 76 78 15 arch/arm/kernel/signal.c:510 discrim 4 (set (reg:SI 166)
        (plus:SI (reg/v/f:SI 148 [ rc ])
            (const_int 4 [0x4]))) -1 (nil))

(insn 78 77 79 15 arch/arm/kernel/signal.c:510 discrim 4 (set (reg:SI 167)
        (const_int 0 [0x0])) -1 (nil))

(insn 79 78 80 15 arch/arm/kernel/signal.c:510 discrim 4 (parallel [
            (set (reg/v:SI 134 [ __pu_err ])
                (asm_operands/v:SI ("1:	str	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 165)
                        (reg:SI 166)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg:SI 167)
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691012))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

(insn 80 79 81 15 arch/arm/kernel/signal.c:509 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 134 [ __pu_err ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 81 80 82 15 arch/arm/kernel/signal.c:509 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 111)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
        (nil)))
;; End of basic block 15 -> ( 20 16)

;; Succ edge  20 [39.0%] 
;; Succ edge  16 [61.0%]  (fallthru)

;; Start of basic block ( 15) -> 16
;; Pred edge  15 [61.0%]  (fallthru)
(note 82 81 83 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn 83 82 84 16 arch/arm/kernel/signal.c:513 (set (reg:SI 168)
        (and:SI (reg/v:SI 138 [ cpsr ])
            (const_int 16 [0x10]))) -1 (nil))

(insn 84 83 85 16 arch/arm/kernel/signal.c:513 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 168)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 85 84 86 16 arch/arm/kernel/signal.c:513 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 92)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 2900 [0xb54])
        (nil)))
;; End of basic block 16 -> ( 17 18)

;; Succ edge  17 [71.0%]  (fallthru)
;; Succ edge  18 [29.0%] 

;; Start of basic block ( 16) -> 17
;; Pred edge  16 [71.0%]  (fallthru)
(note 86 85 87 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(insn 87 86 88 17 arch/arm/kernel/signal.c:518 (set (reg:SI 169)
        (plus:SI (reg/v:SI 139 [ thumb ])
            (const_int -64256 [0xffffffffffff0500]))) -1 (nil))

(insn 88 87 89 17 arch/arm/kernel/signal.c:518 (set (reg:SI 170)
        (ashift:SI (reg/v:SI 137 [ idx ])
            (const_int 2 [0x2]))) -1 (nil))

(insn 89 88 90 17 arch/arm/kernel/signal.c:518 (set (reg/v:SI 140 [ retcode ])
        (plus:SI (reg:SI 169)
            (reg:SI 170))) -1 (nil))

(jump_insn 90 89 91 17 arch/arm/kernel/signal.c:518 (set (pc)
        (label_ref 101)) -1 (nil))
;; End of basic block 17 -> ( 19)

;; Succ edge  19 [100.0%] 

(barrier 91 90 92)

;; Start of basic block ( 16) -> 18
;; Pred edge  16 [29.0%] 
(code_label 92 91 93 18 10 "" [1 uses])

(note 93 92 94 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(insn 94 93 95 18 arch/arm/kernel/signal.c:524 (set (reg/f:SI 171)
        (symbol_ref:SI ("cpu_cache") [flags 0xc0] <var_decl 0x113df900 cpu_cache>)) -1 (nil))

(insn 95 94 96 18 arch/arm/kernel/signal.c:524 (set (reg:SI 172)
        (plus:SI (reg/v/f:SI 148 [ rc ])
            (const_int 8 [0x8]))) -1 (nil))

(insn 96 95 97 18 arch/arm/kernel/signal.c:524 (set (reg/f:SI 173)
        (mem/s/f/j/c:SI (plus:SI (reg/f:SI 171)
                (const_int 16 [0x10])) [0 cpu_cache.coherent_kern_range+0 S4 A32])) -1 (nil))

(insn 97 96 98 18 arch/arm/kernel/signal.c:524 (set (reg:SI 0 r0)
        (reg/v:SI 135 [ __pu_addr ])) -1 (nil))

(insn 98 97 99 18 arch/arm/kernel/signal.c:524 (set (reg:SI 1 r1)
        (reg:SI 172)) -1 (nil))

(call_insn 99 98 100 18 arch/arm/kernel/signal.c:524 (parallel [
            (call (mem:SI (reg/f:SI 173) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 100 99 101 18 arch/arm/kernel/signal.c:527 (set (reg/v:SI 140 [ retcode ])
        (plus:SI (reg/v:SI 139 [ thumb ])
            (reg/v:SI 135 [ __pu_addr ]))) -1 (nil))
;; End of basic block 18 -> ( 19)

;; Succ edge  19 [100.0%]  (fallthru)

;; Start of basic block ( 11 17 18) -> 19
;; Pred edge  11 [100.0%] 
;; Pred edge  17 [100.0%] 
;; Pred edge  18 [100.0%]  (fallthru)
(code_label 101 100 102 19 7 "" [2 uses])

(note 102 101 103 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(insn 103 102 104 19 arch/arm/kernel/signal.c:531 (set (mem/s/j:SI (reg/v/f:SI 146 [ regs ]) [0 <variable>.uregs+0 S4 A32])
        (reg/v:SI 150 [ usig ])) -1 (nil))

(insn 104 103 105 19 arch/arm/kernel/signal.c:532 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 146 [ regs ])
                (const_int 52 [0x34])) [0 <variable>.uregs+52 S4 A32])
        (reg/v/f:SI 149 [ frame ])) -1 (nil))

(insn 105 104 106 19 arch/arm/kernel/signal.c:533 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 146 [ regs ])
                (const_int 56 [0x38])) [0 <variable>.uregs+56 S4 A32])
        (reg/v:SI 140 [ retcode ])) -1 (nil))

(insn 106 105 107 19 arch/arm/kernel/signal.c:534 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 146 [ regs ])
                (const_int 60 [0x3c])) [0 <variable>.uregs+60 S4 A32])
        (reg/v:SI 141 [ handler ])) -1 (nil))

(insn 107 106 108 19 arch/arm/kernel/signal.c:535 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 146 [ regs ])
                (const_int 64 [0x40])) [0 <variable>.uregs+64 S4 A32])
        (reg/v:SI 138 [ cpsr ])) -1 (nil))

(insn 108 107 109 19 arch/arm/kernel/signal.c:537 (set (reg:SI 142 [ D.24862 ])
        (const_int 0 [0x0])) -1 (nil))

(jump_insn 109 108 110 19 arch/arm/kernel/signal.c:537 (set (pc)
        (label_ref 114)) -1 (nil))
;; End of basic block 19 -> ( 21)

;; Succ edge  21 [100.0%] 

(barrier 110 109 111)

;; Start of basic block ( 15 14) -> 20
;; Pred edge  15 [39.0%] 
;; Pred edge  14 [39.0%] 
(code_label 111 110 112 20 9 "" [2 uses])

(note 112 111 113 20 [bb 20] NOTE_INSN_BASIC_BLOCK)

(insn 113 112 114 20 arch/arm/kernel/signal.c:511 (set (reg:SI 142 [ D.24862 ])
        (const_int 1 [0x1])) -1 (nil))
;; End of basic block 20 -> ( 21)

;; Succ edge  21 [100.0%]  (fallthru)

;; Start of basic block ( 20 19) -> 21
;; Pred edge  20 [100.0%]  (fallthru)
;; Pred edge  19 [100.0%] 
(code_label 114 113 115 21 11 "" [1 uses])

(note 115 114 116 21 [bb 21] NOTE_INSN_BASIC_BLOCK)

(insn 116 115 117 21 arch/arm/kernel/signal.c:538 (set (reg:SI 145 [ <result> ])
        (reg:SI 142 [ D.24862 ])) -1 (nil))

(jump_insn 117 116 118 21 arch/arm/kernel/signal.c:538 (set (pc)
        (label_ref 119)) -1 (nil))
;; End of basic block 21 -> ( 23)

;; Succ edge  23 [100.0%] 

(barrier 118 117 127)

;; Start of basic block () -> 22
(note 127 118 121 22 [bb 22] NOTE_INSN_BASIC_BLOCK)

(insn 121 127 122 22 arch/arm/kernel/signal.c:538 (clobber (reg/i:SI 0 r0)) -1 (nil))

(insn 122 121 123 22 arch/arm/kernel/signal.c:538 (clobber (reg:SI 145 [ <result> ])) -1 (nil))

(jump_insn 123 122 124 22 arch/arm/kernel/signal.c:538 (set (pc)
        (label_ref 125)) -1 (nil))
;; End of basic block 22 -> ( 24)

;; Succ edge  24 [100.0%] 

(barrier 124 123 119)

;; Start of basic block ( 21) -> 23
;; Pred edge  21 [100.0%] 
(code_label 119 124 128 23 1 "" [1 uses])

(note 128 119 120 23 [bb 23] NOTE_INSN_BASIC_BLOCK)

(insn 120 128 125 23 arch/arm/kernel/signal.c:538 (set (reg/i:SI 0 r0)
        (reg:SI 145 [ <result> ])) -1 (nil))
;; End of basic block 23 -> ( 24)

;; Succ edge  24 [100.0%]  (fallthru)

;; Start of basic block ( 22 23) -> 24
;; Pred edge  22 [100.0%] 
;; Pred edge  23 [100.0%]  (fallthru)
(code_label 125 120 129 24 12 "" [1 uses])

(note 129 125 126 24 [bb 24] NOTE_INSN_BASIC_BLOCK)

(insn 126 129 0 24 arch/arm/kernel/signal.c:538 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 24 -> ( 1)

;; Succ edge  EXIT [100.0%]  (fallthru)


;; Function setup_sigframe (setup_sigframe)[0:1446]


;; Generating RTL for gimple basic block 2

;; __asm__ __volatile__("1:	str	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection" : "=r" err.382 : "r" regs->uregs[0], "r" (long unsigned int) &sf->uc.uc_mcontext.arm_r0, "i" -14, "0" 0 : "r" (long unsigned int) &sf->uc.uc_mcontext.arm_r0, "i" -14, "0" 0 : "i" -14, "0" 0 : "0" 0 : "cc");

(insn 8 7 9 arch/arm/kernel/signal.c:396 discrim 4 (set (reg:SI 151)
        (mem/s/j:SI (reg/v/f:SI 149 [ regs ]) [0 <variable>.uregs+0 S4 A32])) -1 (nil))

(insn 9 8 10 arch/arm/kernel/signal.c:396 discrim 4 (set (reg:SI 152)
        (plus:SI (reg/v/f:SI 148 [ sf ])
            (const_int 32 [0x20]))) -1 (nil))

(insn 10 9 11 arch/arm/kernel/signal.c:396 discrim 4 (set (reg:SI 153)
        (const_int 0 [0x0])) -1 (nil))

(insn 11 10 0 arch/arm/kernel/signal.c:396 discrim 4 (parallel [
            (set (reg/v:SI 134 [ err.382 ])
                (asm_operands/v:SI ("1:	str	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 151)
                        (reg:SI 152)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg:SI 153)
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8690863))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

;; __asm__ __volatile__("1:	str	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection" : "=r" err.382 : "r" regs->uregs[1], "r" (long unsigned int) &sf->uc.uc_mcontext.arm_r1, "i" -14, "0" err.382 : "r" (long unsigned int) &sf->uc.uc_mcontext.arm_r1, "i" -14, "0" err.382 : "i" -14, "0" err.382 : "0" err.382 : "cc");

(insn 12 11 13 arch/arm/kernel/signal.c:397 discrim 4 (set (reg:SI 154)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 149 [ regs ])
                (const_int 4 [0x4])) [0 <variable>.uregs+4 S4 A32])) -1 (nil))

(insn 13 12 14 arch/arm/kernel/signal.c:397 discrim 4 (set (reg:SI 155)
        (plus:SI (reg/v/f:SI 148 [ sf ])
            (const_int 36 [0x24]))) -1 (nil))

(insn 14 13 0 arch/arm/kernel/signal.c:397 discrim 4 (parallel [
            (set (reg/v:SI 134 [ err.382 ])
                (asm_operands/v:SI ("1:	str	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 154)
                        (reg:SI 155)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 134 [ err.382 ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8690868))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

;; __asm__ __volatile__("1:	str	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection" : "=r" err.382 : "r" regs->uregs[2], "r" (long unsigned int) &sf->uc.uc_mcontext.arm_r2, "i" -14, "0" err.382 : "r" (long unsigned int) &sf->uc.uc_mcontext.arm_r2, "i" -14, "0" err.382 : "i" -14, "0" err.382 : "0" err.382 : "cc");

(insn 15 14 16 arch/arm/kernel/signal.c:398 discrim 4 (set (reg:SI 156)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 149 [ regs ])
                (const_int 8 [0x8])) [0 <variable>.uregs+8 S4 A32])) -1 (nil))

(insn 16 15 17 arch/arm/kernel/signal.c:398 discrim 4 (set (reg:SI 157)
        (plus:SI (reg/v/f:SI 148 [ sf ])
            (const_int 40 [0x28]))) -1 (nil))

(insn 17 16 0 arch/arm/kernel/signal.c:398 discrim 4 (parallel [
            (set (reg/v:SI 134 [ err.382 ])
                (asm_operands/v:SI ("1:	str	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 156)
                        (reg:SI 157)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 134 [ err.382 ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8690873))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

;; __asm__ __volatile__("1:	str	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection" : "=r" err.382 : "r" regs->uregs[3], "r" (long unsigned int) &sf->uc.uc_mcontext.arm_r3, "i" -14, "0" err.382 : "r" (long unsigned int) &sf->uc.uc_mcontext.arm_r3, "i" -14, "0" err.382 : "i" -14, "0" err.382 : "0" err.382 : "cc");

(insn 18 17 19 arch/arm/kernel/signal.c:399 discrim 4 (set (reg:SI 158)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 149 [ regs ])
                (const_int 12 [0xc])) [0 <variable>.uregs+12 S4 A32])) -1 (nil))

(insn 19 18 20 arch/arm/kernel/signal.c:399 discrim 4 (set (reg:SI 159)
        (plus:SI (reg/v/f:SI 148 [ sf ])
            (const_int 44 [0x2c]))) -1 (nil))

(insn 20 19 0 arch/arm/kernel/signal.c:399 discrim 4 (parallel [
            (set (reg/v:SI 134 [ err.382 ])
                (asm_operands/v:SI ("1:	str	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 158)
                        (reg:SI 159)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 134 [ err.382 ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8690878))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

;; __asm__ __volatile__("1:	str	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection" : "=r" err.382 : "r" regs->uregs[4], "r" (long unsigned int) &sf->uc.uc_mcontext.arm_r4, "i" -14, "0" err.382 : "r" (long unsigned int) &sf->uc.uc_mcontext.arm_r4, "i" -14, "0" err.382 : "i" -14, "0" err.382 : "0" err.382 : "cc");

(insn 21 20 22 arch/arm/kernel/signal.c:400 discrim 4 (set (reg:SI 160)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 149 [ regs ])
                (const_int 16 [0x10])) [0 <variable>.uregs+16 S4 A32])) -1 (nil))

(insn 22 21 23 arch/arm/kernel/signal.c:400 discrim 4 (set (reg:SI 161)
        (plus:SI (reg/v/f:SI 148 [ sf ])
            (const_int 48 [0x30]))) -1 (nil))

(insn 23 22 0 arch/arm/kernel/signal.c:400 discrim 4 (parallel [
            (set (reg/v:SI 134 [ err.382 ])
                (asm_operands/v:SI ("1:	str	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 160)
                        (reg:SI 161)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 134 [ err.382 ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8690883))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

;; __asm__ __volatile__("1:	str	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection" : "=r" err.382 : "r" regs->uregs[5], "r" (long unsigned int) &sf->uc.uc_mcontext.arm_r5, "i" -14, "0" err.382 : "r" (long unsigned int) &sf->uc.uc_mcontext.arm_r5, "i" -14, "0" err.382 : "i" -14, "0" err.382 : "0" err.382 : "cc");

(insn 24 23 25 arch/arm/kernel/signal.c:401 discrim 4 (set (reg:SI 162)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 149 [ regs ])
                (const_int 20 [0x14])) [0 <variable>.uregs+20 S4 A32])) -1 (nil))

(insn 25 24 26 arch/arm/kernel/signal.c:401 discrim 4 (set (reg:SI 163)
        (plus:SI (reg/v/f:SI 148 [ sf ])
            (const_int 52 [0x34]))) -1 (nil))

(insn 26 25 0 arch/arm/kernel/signal.c:401 discrim 4 (parallel [
            (set (reg/v:SI 134 [ err.382 ])
                (asm_operands/v:SI ("1:	str	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 162)
                        (reg:SI 163)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 134 [ err.382 ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8690888))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

;; __asm__ __volatile__("1:	str	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection" : "=r" err.382 : "r" regs->uregs[6], "r" (long unsigned int) &sf->uc.uc_mcontext.arm_r6, "i" -14, "0" err.382 : "r" (long unsigned int) &sf->uc.uc_mcontext.arm_r6, "i" -14, "0" err.382 : "i" -14, "0" err.382 : "0" err.382 : "cc");

(insn 27 26 28 arch/arm/kernel/signal.c:402 discrim 4 (set (reg:SI 164)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 149 [ regs ])
                (const_int 24 [0x18])) [0 <variable>.uregs+24 S4 A32])) -1 (nil))

(insn 28 27 29 arch/arm/kernel/signal.c:402 discrim 4 (set (reg:SI 165)
        (plus:SI (reg/v/f:SI 148 [ sf ])
            (const_int 56 [0x38]))) -1 (nil))

(insn 29 28 0 arch/arm/kernel/signal.c:402 discrim 4 (parallel [
            (set (reg/v:SI 134 [ err.382 ])
                (asm_operands/v:SI ("1:	str	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 164)
                        (reg:SI 165)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 134 [ err.382 ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8690893))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

;; __asm__ __volatile__("1:	str	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection" : "=r" err.382 : "r" regs->uregs[7], "r" (long unsigned int) &sf->uc.uc_mcontext.arm_r7, "i" -14, "0" err.382 : "r" (long unsigned int) &sf->uc.uc_mcontext.arm_r7, "i" -14, "0" err.382 : "i" -14, "0" err.382 : "0" err.382 : "cc");

(insn 30 29 31 arch/arm/kernel/signal.c:403 discrim 4 (set (reg:SI 166)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 149 [ regs ])
                (const_int 28 [0x1c])) [0 <variable>.uregs+28 S4 A32])) -1 (nil))

(insn 31 30 32 arch/arm/kernel/signal.c:403 discrim 4 (set (reg:SI 167)
        (plus:SI (reg/v/f:SI 148 [ sf ])
            (const_int 60 [0x3c]))) -1 (nil))

(insn 32 31 0 arch/arm/kernel/signal.c:403 discrim 4 (parallel [
            (set (reg/v:SI 134 [ err.382 ])
                (asm_operands/v:SI ("1:	str	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 166)
                        (reg:SI 167)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 134 [ err.382 ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8690898))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

;; __asm__ __volatile__("1:	str	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection" : "=r" err.382 : "r" regs->uregs[8], "r" (long unsigned int) &sf->uc.uc_mcontext.arm_r8, "i" -14, "0" err.382 : "r" (long unsigned int) &sf->uc.uc_mcontext.arm_r8, "i" -14, "0" err.382 : "i" -14, "0" err.382 : "0" err.382 : "cc");

(insn 33 32 34 arch/arm/kernel/signal.c:404 discrim 4 (set (reg:SI 168)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 149 [ regs ])
                (const_int 32 [0x20])) [0 <variable>.uregs+32 S4 A32])) -1 (nil))

(insn 34 33 35 arch/arm/kernel/signal.c:404 discrim 4 (set (reg:SI 169)
        (plus:SI (reg/v/f:SI 148 [ sf ])
            (const_int 64 [0x40]))) -1 (nil))

(insn 35 34 0 arch/arm/kernel/signal.c:404 discrim 4 (parallel [
            (set (reg/v:SI 134 [ err.382 ])
                (asm_operands/v:SI ("1:	str	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 168)
                        (reg:SI 169)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 134 [ err.382 ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8690903))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

;; __asm__ __volatile__("1:	str	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection" : "=r" err.382 : "r" regs->uregs[9], "r" (long unsigned int) &sf->uc.uc_mcontext.arm_r9, "i" -14, "0" err.382 : "r" (long unsigned int) &sf->uc.uc_mcontext.arm_r9, "i" -14, "0" err.382 : "i" -14, "0" err.382 : "0" err.382 : "cc");

(insn 36 35 37 arch/arm/kernel/signal.c:405 discrim 4 (set (reg:SI 170)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 149 [ regs ])
                (const_int 36 [0x24])) [0 <variable>.uregs+36 S4 A32])) -1 (nil))

(insn 37 36 38 arch/arm/kernel/signal.c:405 discrim 4 (set (reg:SI 171)
        (plus:SI (reg/v/f:SI 148 [ sf ])
            (const_int 68 [0x44]))) -1 (nil))

(insn 38 37 0 arch/arm/kernel/signal.c:405 discrim 4 (parallel [
            (set (reg/v:SI 134 [ err.382 ])
                (asm_operands/v:SI ("1:	str	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 170)
                        (reg:SI 171)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 134 [ err.382 ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8690908))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

;; __asm__ __volatile__("1:	str	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection" : "=r" err.382 : "r" regs->uregs[10], "r" (long unsigned int) &sf->uc.uc_mcontext.arm_r10, "i" -14, "0" err.382 : "r" (long unsigned int) &sf->uc.uc_mcontext.arm_r10, "i" -14, "0" err.382 : "i" -14, "0" err.382 : "0" err.382 : "cc");

(insn 39 38 40 arch/arm/kernel/signal.c:406 discrim 4 (set (reg:SI 172)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 149 [ regs ])
                (const_int 40 [0x28])) [0 <variable>.uregs+40 S4 A32])) -1 (nil))

(insn 40 39 41 arch/arm/kernel/signal.c:406 discrim 4 (set (reg:SI 173)
        (plus:SI (reg/v/f:SI 148 [ sf ])
            (const_int 72 [0x48]))) -1 (nil))

(insn 41 40 0 arch/arm/kernel/signal.c:406 discrim 4 (parallel [
            (set (reg/v:SI 134 [ err.382 ])
                (asm_operands/v:SI ("1:	str	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 172)
                        (reg:SI 173)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 134 [ err.382 ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8690913))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

;; __asm__ __volatile__("1:	str	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection" : "=r" err.382 : "r" regs->uregs[11], "r" (long unsigned int) &sf->uc.uc_mcontext.arm_fp, "i" -14, "0" err.382 : "r" (long unsigned int) &sf->uc.uc_mcontext.arm_fp, "i" -14, "0" err.382 : "i" -14, "0" err.382 : "0" err.382 : "cc");

(insn 42 41 43 arch/arm/kernel/signal.c:407 discrim 4 (set (reg:SI 174)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 149 [ regs ])
                (const_int 44 [0x2c])) [0 <variable>.uregs+44 S4 A32])) -1 (nil))

(insn 43 42 44 arch/arm/kernel/signal.c:407 discrim 4 (set (reg:SI 175)
        (plus:SI (reg/v/f:SI 148 [ sf ])
            (const_int 76 [0x4c]))) -1 (nil))

(insn 44 43 0 arch/arm/kernel/signal.c:407 discrim 4 (parallel [
            (set (reg/v:SI 134 [ err.382 ])
                (asm_operands/v:SI ("1:	str	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 174)
                        (reg:SI 175)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 134 [ err.382 ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8690918))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

;; __asm__ __volatile__("1:	str	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection" : "=r" err.382 : "r" regs->uregs[12], "r" (long unsigned int) &sf->uc.uc_mcontext.arm_ip, "i" -14, "0" err.382 : "r" (long unsigned int) &sf->uc.uc_mcontext.arm_ip, "i" -14, "0" err.382 : "i" -14, "0" err.382 : "0" err.382 : "cc");

(insn 45 44 46 arch/arm/kernel/signal.c:408 discrim 4 (set (reg:SI 176)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 149 [ regs ])
                (const_int 48 [0x30])) [0 <variable>.uregs+48 S4 A32])) -1 (nil))

(insn 46 45 47 arch/arm/kernel/signal.c:408 discrim 4 (set (reg:SI 177)
        (plus:SI (reg/v/f:SI 148 [ sf ])
            (const_int 80 [0x50]))) -1 (nil))

(insn 47 46 0 arch/arm/kernel/signal.c:408 discrim 4 (parallel [
            (set (reg/v:SI 134 [ err.382 ])
                (asm_operands/v:SI ("1:	str	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 176)
                        (reg:SI 177)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 134 [ err.382 ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8690923))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

;; __asm__ __volatile__("1:	str	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection" : "=r" err.382 : "r" regs->uregs[13], "r" (long unsigned int) &sf->uc.uc_mcontext.arm_sp, "i" -14, "0" err.382 : "r" (long unsigned int) &sf->uc.uc_mcontext.arm_sp, "i" -14, "0" err.382 : "i" -14, "0" err.382 : "0" err.382 : "cc");

(insn 48 47 49 arch/arm/kernel/signal.c:409 discrim 4 (set (reg:SI 178)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 149 [ regs ])
                (const_int 52 [0x34])) [0 <variable>.uregs+52 S4 A32])) -1 (nil))

(insn 49 48 50 arch/arm/kernel/signal.c:409 discrim 4 (set (reg:SI 179)
        (plus:SI (reg/v/f:SI 148 [ sf ])
            (const_int 84 [0x54]))) -1 (nil))

(insn 50 49 0 arch/arm/kernel/signal.c:409 discrim 4 (parallel [
            (set (reg/v:SI 134 [ err.382 ])
                (asm_operands/v:SI ("1:	str	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 178)
                        (reg:SI 179)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 134 [ err.382 ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8690928))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

;; __asm__ __volatile__("1:	str	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection" : "=r" err.382 : "r" regs->uregs[14], "r" (long unsigned int) &sf->uc.uc_mcontext.arm_lr, "i" -14, "0" err.382 : "r" (long unsigned int) &sf->uc.uc_mcontext.arm_lr, "i" -14, "0" err.382 : "i" -14, "0" err.382 : "0" err.382 : "cc");

(insn 51 50 52 arch/arm/kernel/signal.c:410 discrim 4 (set (reg:SI 180)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 149 [ regs ])
                (const_int 56 [0x38])) [0 <variable>.uregs+56 S4 A32])) -1 (nil))

(insn 52 51 53 arch/arm/kernel/signal.c:410 discrim 4 (set (reg:SI 181)
        (plus:SI (reg/v/f:SI 148 [ sf ])
            (const_int 88 [0x58]))) -1 (nil))

(insn 53 52 0 arch/arm/kernel/signal.c:410 discrim 4 (parallel [
            (set (reg/v:SI 134 [ err.382 ])
                (asm_operands/v:SI ("1:	str	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 180)
                        (reg:SI 181)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 134 [ err.382 ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8690933))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

;; __asm__ __volatile__("1:	str	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection" : "=r" err.382 : "r" regs->uregs[15], "r" (long unsigned int) &sf->uc.uc_mcontext.arm_pc, "i" -14, "0" err.382 : "r" (long unsigned int) &sf->uc.uc_mcontext.arm_pc, "i" -14, "0" err.382 : "i" -14, "0" err.382 : "0" err.382 : "cc");

(insn 54 53 55 arch/arm/kernel/signal.c:411 discrim 4 (set (reg:SI 182)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 149 [ regs ])
                (const_int 60 [0x3c])) [0 <variable>.uregs+60 S4 A32])) -1 (nil))

(insn 55 54 56 arch/arm/kernel/signal.c:411 discrim 4 (set (reg:SI 183)
        (plus:SI (reg/v/f:SI 148 [ sf ])
            (const_int 92 [0x5c]))) -1 (nil))

(insn 56 55 0 arch/arm/kernel/signal.c:411 discrim 4 (parallel [
            (set (reg/v:SI 134 [ err.382 ])
                (asm_operands/v:SI ("1:	str	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 182)
                        (reg:SI 183)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 134 [ err.382 ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8690938))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

;; __asm__ __volatile__("1:	str	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection" : "=r" err.382 : "r" regs->uregs[16], "r" (long unsigned int) &sf->uc.uc_mcontext.arm_cpsr, "i" -14, "0" err.382 : "r" (long unsigned int) &sf->uc.uc_mcontext.arm_cpsr, "i" -14, "0" err.382 : "i" -14, "0" err.382 : "0" err.382 : "cc");

(insn 57 56 58 arch/arm/kernel/signal.c:412 discrim 4 (set (reg:SI 184)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 149 [ regs ])
                (const_int 64 [0x40])) [0 <variable>.uregs+64 S4 A32])) -1 (nil))

(insn 58 57 59 arch/arm/kernel/signal.c:412 discrim 4 (set (reg:SI 185)
        (plus:SI (reg/v/f:SI 148 [ sf ])
            (const_int 96 [0x60]))) -1 (nil))

(insn 59 58 0 arch/arm/kernel/signal.c:412 discrim 4 (parallel [
            (set (reg/v:SI 134 [ err.382 ])
                (asm_operands/v:SI ("1:	str	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 184)
                        (reg:SI 185)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 134 [ err.382 ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8690943))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

;; sp.92 = sp;

(insn 60 59 0 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 142 [ sp.92 ])
        (reg/v:SI 13 sp [ sp ])) -1 (nil))

;; __asm__ __volatile__("1:	str	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection" : "=r" err.382 : "r" ((struct thread_info *) (sp.92 & 4294959104))->task->thread.trap_no, "r" (long unsigned int) &sf->uc.uc_mcontext.trap_no, "i" -14, "0" err.382 : "r" (long unsigned int) &sf->uc.uc_mcontext.trap_no, "i" -14, "0" err.382 : "i" -14, "0" err.382 : "0" err.382 : "cc");

(insn 61 60 62 arch/arm/kernel/signal.c:414 discrim 4 (set (reg:SI 187)
        (and:SI (reg:SI 142 [ sp.92 ])
            (const_int -8129 [0xffffffffffffe03f]))) -1 (nil))

(insn 62 61 63 arch/arm/kernel/signal.c:414 discrim 4 (set (reg:SI 186)
        (and:SI (reg:SI 187)
            (const_int -64 [0xffffffffffffffc0]))) -1 (expr_list:REG_EQUAL (and:SI (reg:SI 142 [ sp.92 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 63 62 64 arch/arm/kernel/signal.c:414 discrim 4 (set (reg/f:SI 188)
        (mem/s/f/j:SI (plus:SI (reg:SI 186)
                (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32])) -1 (nil))

(insn 64 63 65 arch/arm/kernel/signal.c:414 discrim 4 (set (reg:SI 189)
        (mem/s/j:SI (plus:SI (reg/f:SI 188)
                (const_int 788 [0x314])) [0 <variable>.thread.trap_no+0 S4 A32])) -1 (nil))

(insn 65 64 66 arch/arm/kernel/signal.c:414 discrim 4 (set (reg:SI 190)
        (plus:SI (reg/v/f:SI 148 [ sf ])
            (const_int 20 [0x14]))) -1 (nil))

(insn 66 65 0 arch/arm/kernel/signal.c:414 discrim 4 (parallel [
            (set (reg/v:SI 134 [ err.382 ])
                (asm_operands/v:SI ("1:	str	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 189)
                        (reg:SI 190)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 134 [ err.382 ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8690948))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

;; sp.92 = sp;

(insn 67 66 0 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 141 [ sp.92 ])
        (reg/v:SI 13 sp [ sp ])) -1 (nil))

;; __asm__ __volatile__("1:	str	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection" : "=r" err.382 : "r" ((struct thread_info *) (sp.92 & 4294959104))->task->thread.error_code, "r" (long unsigned int) &sf->uc.uc_mcontext.error_code, "i" -14, "0" err.382 : "r" (long unsigned int) &sf->uc.uc_mcontext.error_code, "i" -14, "0" err.382 : "i" -14, "0" err.382 : "0" err.382 : "cc");

(insn 68 67 69 arch/arm/kernel/signal.c:415 discrim 4 (set (reg:SI 192)
        (and:SI (reg:SI 141 [ sp.92 ])
            (const_int -8129 [0xffffffffffffe03f]))) -1 (nil))

(insn 69 68 70 arch/arm/kernel/signal.c:415 discrim 4 (set (reg:SI 191)
        (and:SI (reg:SI 192)
            (const_int -64 [0xffffffffffffffc0]))) -1 (expr_list:REG_EQUAL (and:SI (reg:SI 141 [ sp.92 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 70 69 71 arch/arm/kernel/signal.c:415 discrim 4 (set (reg/f:SI 193)
        (mem/s/f/j:SI (plus:SI (reg:SI 191)
                (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32])) -1 (nil))

(insn 71 70 72 arch/arm/kernel/signal.c:415 discrim 4 (set (reg:SI 194)
        (mem/s/j:SI (plus:SI (reg/f:SI 193)
                (const_int 792 [0x318])) [0 <variable>.thread.error_code+0 S4 A64])) -1 (nil))

(insn 72 71 73 arch/arm/kernel/signal.c:415 discrim 4 (set (reg:SI 195)
        (plus:SI (reg/v/f:SI 148 [ sf ])
            (const_int 24 [0x18]))) -1 (nil))

(insn 73 72 0 arch/arm/kernel/signal.c:415 discrim 4 (parallel [
            (set (reg/v:SI 134 [ err.382 ])
                (asm_operands/v:SI ("1:	str	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 194)
                        (reg:SI 195)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 134 [ err.382 ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8690953))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

;; sp.92 = sp;

(insn 74 73 0 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 140 [ sp.92 ])
        (reg/v:SI 13 sp [ sp ])) -1 (nil))

;; __asm__ __volatile__("1:	str	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection" : "=r" err.382 : "r" ((struct thread_info *) (sp.92 & 4294959104))->task->thread.address, "r" (long unsigned int) &sf->uc.uc_mcontext.fault_address, "i" -14, "0" err.382 : "r" (long unsigned int) &sf->uc.uc_mcontext.fault_address, "i" -14, "0" err.382 : "i" -14, "0" err.382 : "0" err.382 : "cc");

(insn 75 74 76 arch/arm/kernel/signal.c:416 discrim 4 (set (reg:SI 197)
        (and:SI (reg:SI 140 [ sp.92 ])
            (const_int -8129 [0xffffffffffffe03f]))) -1 (nil))

(insn 76 75 77 arch/arm/kernel/signal.c:416 discrim 4 (set (reg:SI 196)
        (and:SI (reg:SI 197)
            (const_int -64 [0xffffffffffffffc0]))) -1 (expr_list:REG_EQUAL (and:SI (reg:SI 140 [ sp.92 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 77 76 78 arch/arm/kernel/signal.c:416 discrim 4 (set (reg/f:SI 198)
        (mem/s/f/j:SI (plus:SI (reg:SI 196)
                (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32])) -1 (nil))

(insn 78 77 79 arch/arm/kernel/signal.c:416 discrim 4 (set (reg:SI 199)
        (mem/s/j:SI (plus:SI (reg/f:SI 198)
                (const_int 784 [0x310])) [0 <variable>.thread.address+0 S4 A64])) -1 (nil))

(insn 79 78 80 arch/arm/kernel/signal.c:416 discrim 4 (set (reg:SI 200)
        (plus:SI (reg/v/f:SI 148 [ sf ])
            (const_int 100 [0x64]))) -1 (nil))

(insn 80 79 0 arch/arm/kernel/signal.c:416 discrim 4 (parallel [
            (set (reg/v:SI 134 [ err.382 ])
                (asm_operands/v:SI ("1:	str	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 199)
                        (reg:SI 200)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 134 [ err.382 ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8690958))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

;; __asm__ __volatile__("1:	str	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection" : "=r" err.382 : "r" set->sig[0], "r" (long unsigned int) &sf->uc.uc_mcontext.oldmask, "i" -14, "0" err.382 : "r" (long unsigned int) &sf->uc.uc_mcontext.oldmask, "i" -14, "0" err.382 : "i" -14, "0" err.382 : "0" err.382 : "cc");

(insn 81 80 82 arch/arm/kernel/signal.c:417 discrim 4 (set (reg:SI 201)
        (mem/s/j:SI (reg/v/f:SI 150 [ set ]) [0 <variable>.sig+0 S4 A32])) -1 (nil))

(insn 82 81 83 arch/arm/kernel/signal.c:417 discrim 4 (set (reg:SI 202)
        (plus:SI (reg/v/f:SI 148 [ sf ])
            (const_int 28 [0x1c]))) -1 (nil))

(insn 83 82 0 arch/arm/kernel/signal.c:417 discrim 4 (parallel [
            (set (reg/v:SI 134 [ err.382 ])
                (asm_operands/v:SI ("1:	str	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 201)
                        (reg:SI 202)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 134 [ err.382 ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8690963))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

;; D.24755 = __copy_to_user (&sf->uc.uc_sigmask, set, 8);

(insn 84 83 85 arch/arm/kernel/signal.c:419 (set (reg:SI 203)
        (plus:SI (reg/v/f:SI 148 [ sf ])
            (const_int 104 [0x68]))) -1 (nil))

(insn 85 84 86 arch/arm/kernel/signal.c:419 (set (reg:SI 0 r0)
        (reg:SI 203)) -1 (nil))

(insn 86 85 87 arch/arm/kernel/signal.c:419 (set (reg:SI 1 r1)
        (reg/v/f:SI 150 [ set ])) -1 (nil))

(insn 87 86 88 arch/arm/kernel/signal.c:419 (set (reg:SI 2 r2)
        (const_int 8 [0x8])) -1 (nil))

(call_insn 88 87 89 arch/arm/kernel/signal.c:419 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__copy_to_user") [flags 0x41] <function_decl 0x10f3df00 __copy_to_user>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 89 88 0 arch/arm/kernel/signal.c:419 (set (reg:SI 146 [ D.24755 ])
        (reg:SI 0 r0)) -1 (nil))

;; D.24756 = (long unsigned int) err.382 | D.24755;

(insn 90 89 0 arch/arm/kernel/signal.c:419 (set (reg:SI 145 [ D.24756 ])
        (ior:SI (reg/v:SI 134 [ err.382 ])
            (reg:SI 146 [ D.24755 ]))) -1 (nil))

;; err = (int) D.24756;

(insn 91 90 0 arch/arm/kernel/signal.c:419 (set (reg/v:SI 143 [ err ])
        (reg:SI 145 [ D.24756 ])) -1 (nil))

;; aux = (struct aux_sigframe *) &sf->uc.uc_regspace;

(insn 92 91 0 arch/arm/kernel/signal.c:421 (set (reg/v/f:SI 144 [ aux ])
        (plus:SI (reg/v/f:SI 148 [ sf ])
            (const_int 232 [0xe8]))) -1 (nil))

;; if (err == 0)

(insn 93 92 94 arch/arm/kernel/signal.c:431 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 143 [ err ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 94 93 0 arch/arm/kernel/signal.c:431 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 6102 [0x17d6])
        (nil)))

;; Generating RTL for gimple basic block 3

;; sp.92 = sp;

(insn 96 95 0 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 139 [ sp.92 ])
        (reg/v:SI 13 sp [ sp ])) -1 (nil))

;; thread = (struct thread_info *) (sp.92 & 4294959104);

(insn 97 96 98 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 204)
        (and:SI (reg:SI 139 [ sp.92 ])
            (const_int -8129 [0xffffffffffffe03f]))) -1 (nil))

(insn 98 97 0 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg/v/f:SI 137 [ thread ])
        (and:SI (reg:SI 204)
            (const_int -64 [0xffffffffffffffc0]))) -1 (expr_list:REG_EQUAL (and:SI (reg:SI 139 [ sp.92 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

;; vfp_sync_hwstate (thread);

(insn 99 98 100 arch/arm/kernel/signal.c:188 (set (reg:SI 0 r0)
        (reg/v/f:SI 137 [ thread ])) -1 (nil))

(call_insn 100 99 0 arch/arm/kernel/signal.c:188 (parallel [
            (call (mem:SI (symbol_ref:SI ("vfp_sync_hwstate") [flags 0x41] <function_decl 0x10b07680 vfp_sync_hwstate>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

;; __asm__ __volatile__("1:	str	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection" : "=r" err : "r" 1447448577, "r" (long unsigned int) &aux->vfp.magic, "i" -14, "0" 0 : "r" (long unsigned int) &aux->vfp.magic, "i" -14, "0" 0 : "i" -14, "0" 0 : "0" 0 : "cc");

(insn 101 100 102 arch/arm/kernel/signal.c:189 discrim 4 (set (reg:SI 205)
        (const_int 1447448577 [0x56465001])) -1 (nil))

(insn 102 101 103 arch/arm/kernel/signal.c:189 discrim 4 (set (reg:SI 206)
        (const_int 0 [0x0])) -1 (nil))

(insn 103 102 0 arch/arm/kernel/signal.c:189 discrim 4 (parallel [
            (set (reg/v:SI 138 [ err ])
                (asm_operands/v:SI ("1:	str	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 205)
                        (reg/v/f:SI 144 [ aux ])
                        (const_int -14 [0xfffffffffffffff2])
                        (reg:SI 206)
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8690973))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

;; __asm__ __volatile__("1:	str	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection" : "=r" err : "r" 288, "r" (long unsigned int) &aux->vfp.size, "i" -14, "0" err : "r" (long unsigned int) &aux->vfp.size, "i" -14, "0" err : "i" -14, "0" err : "0" err : "cc");

(insn 104 103 105 arch/arm/kernel/signal.c:190 discrim 4 (set (reg:SI 207)
        (const_int 288 [0x120])) -1 (nil))

(insn 105 104 106 arch/arm/kernel/signal.c:190 discrim 4 (set (reg:SI 208)
        (plus:SI (reg/v/f:SI 144 [ aux ])
            (const_int 4 [0x4]))) -1 (nil))

(insn 106 105 0 arch/arm/kernel/signal.c:190 discrim 4 (parallel [
            (set (reg/v:SI 138 [ err ])
                (asm_operands/v:SI ("1:	str	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 207)
                        (reg:SI 208)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 138 [ err ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8690978))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

;; D.25345 = __copy_to_user (&aux->vfp.ufp.fpregs, &thread->vfpstate.hard.fpregs, 256);

(insn 107 106 108 arch/arm/kernel/signal.c:196 (set (reg:SI 209)
        (plus:SI (reg/v/f:SI 144 [ aux ])
            (const_int 8 [0x8]))) -1 (nil))

(insn 108 107 109 arch/arm/kernel/signal.c:196 (set (reg:SI 210)
        (plus:SI (reg/v/f:SI 137 [ thread ])
            (const_int 432 [0x1b0]))) -1 (nil))

(insn 109 108 110 arch/arm/kernel/signal.c:196 (set (reg:SI 0 r0)
        (reg:SI 209)) -1 (nil))

(insn 110 109 111 arch/arm/kernel/signal.c:196 (set (reg:SI 1 r1)
        (reg:SI 210)) -1 (nil))

(insn 111 110 112 arch/arm/kernel/signal.c:196 (set (reg:SI 2 r2)
        (const_int 256 [0x100])) -1 (nil))

(call_insn 112 111 113 arch/arm/kernel/signal.c:196 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__copy_to_user") [flags 0x41] <function_decl 0x10f3df00 __copy_to_user>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 113 112 0 arch/arm/kernel/signal.c:196 (set (reg:SI 135 [ D.25345 ])
        (reg:SI 0 r0)) -1 (nil))

;; D.25344 = (long unsigned int) err | D.25345;

(insn 114 113 0 arch/arm/kernel/signal.c:196 (set (reg:SI 136 [ D.25344 ])
        (ior:SI (reg/v:SI 138 [ err ])
            (reg:SI 135 [ D.25345 ]))) -1 (nil))

;; err.383 = (int) D.25344;

(insn 115 114 0 arch/arm/kernel/signal.c:196 (set (reg/v:SI 133 [ err.383 ])
        (reg:SI 136 [ D.25344 ])) -1 (nil))

;; __asm__ __volatile__("1:	str	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection" : "=r" err.383 : "r" thread->vfpstate.hard.fpscr, "r" (long unsigned int) &aux->vfp.ufp.fpscr, "i" -14, "0" err.383 : "r" (long unsigned int) &aux->vfp.ufp.fpscr, "i" -14, "0" err.383 : "i" -14, "0" err.383 : "0" err.383 : "cc");

(insn 116 115 117 arch/arm/kernel/signal.c:201 discrim 4 (set (reg:SI 211)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 137 [ thread ])
                (const_int 692 [0x2b4])) [0 <variable>.vfpstate.hard.fpscr+0 S4 A32])) -1 (nil))

(insn 117 116 118 arch/arm/kernel/signal.c:201 discrim 4 (set (reg:SI 212)
        (plus:SI (reg/v/f:SI 144 [ aux ])
            (const_int 264 [0x108]))) -1 (nil))

(insn 118 117 0 arch/arm/kernel/signal.c:201 discrim 4 (parallel [
            (set (reg/v:SI 133 [ err.383 ])
                (asm_operands/v:SI ("1:	str	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 211)
                        (reg:SI 212)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 133 [ err.383 ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8690983))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

;; __asm__ __volatile__("1:	str	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection" : "=r" err.383 : "r" thread->vfpstate.hard.fpexc, "r" (long unsigned int) &aux->vfp.ufp_exc.fpexc, "i" -14, "0" err.383 : "r" (long unsigned int) &aux->vfp.ufp_exc.fpexc, "i" -14, "0" err.383 : "i" -14, "0" err.383 : "0" err.383 : "cc");

(insn 119 118 120 arch/arm/kernel/signal.c:206 discrim 4 (set (reg:SI 213)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 137 [ thread ])
                (const_int 688 [0x2b0])) [0 <variable>.vfpstate.hard.fpexc+0 S4 A64])) -1 (nil))

(insn 120 119 121 arch/arm/kernel/signal.c:206 discrim 4 (set (reg:SI 214)
        (plus:SI (reg/v/f:SI 144 [ aux ])
            (const_int 272 [0x110]))) -1 (nil))

(insn 121 120 0 arch/arm/kernel/signal.c:206 discrim 4 (parallel [
            (set (reg/v:SI 133 [ err.383 ])
                (asm_operands/v:SI ("1:	str	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 213)
                        (reg:SI 214)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 133 [ err.383 ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8690988))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

;; __asm__ __volatile__("1:	str	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection" : "=r" err.383 : "r" thread->vfpstate.hard.fpinst, "r" (long unsigned int) &aux->vfp.ufp_exc.fpinst, "i" -14, "0" err.383 : "r" (long unsigned int) &aux->vfp.ufp_exc.fpinst, "i" -14, "0" err.383 : "i" -14, "0" err.383 : "0" err.383 : "cc");

(insn 122 121 123 arch/arm/kernel/signal.c:207 discrim 4 (set (reg:SI 215)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 137 [ thread ])
                (const_int 696 [0x2b8])) [0 <variable>.vfpstate.hard.fpinst+0 S4 A64])) -1 (nil))

(insn 123 122 124 arch/arm/kernel/signal.c:207 discrim 4 (set (reg:SI 216)
        (plus:SI (reg/v/f:SI 144 [ aux ])
            (const_int 276 [0x114]))) -1 (nil))

(insn 124 123 0 arch/arm/kernel/signal.c:207 discrim 4 (parallel [
            (set (reg/v:SI 133 [ err.383 ])
                (asm_operands/v:SI ("1:	str	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 215)
                        (reg:SI 216)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 133 [ err.383 ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8690993))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

;; __asm__ __volatile__("1:	str	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection" : "=r" err.383 : "r" thread->vfpstate.hard.fpinst2, "r" (long unsigned int) &aux->vfp.ufp_exc.fpinst2, "i" -14, "0" err.383 : "r" (long unsigned int) &aux->vfp.ufp_exc.fpinst2, "i" -14, "0" err.383 : "i" -14, "0" err.383 : "0" err.383 : "cc");

(insn 125 124 126 arch/arm/kernel/signal.c:208 discrim 4 (set (reg:SI 217)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 137 [ thread ])
                (const_int 700 [0x2bc])) [0 <variable>.vfpstate.hard.fpinst2+0 S4 A32])) -1 (nil))

(insn 126 125 127 arch/arm/kernel/signal.c:208 discrim 4 (set (reg:SI 218)
        (plus:SI (reg/v/f:SI 144 [ aux ])
            (const_int 280 [0x118]))) -1 (nil))

(insn 127 126 0 arch/arm/kernel/signal.c:208 discrim 4 (parallel [
            (set (reg/v:SI 133 [ err.383 ])
                (asm_operands/v:SI ("1:	str	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 217)
                        (reg:SI 218)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 133 [ err.383 ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8690998))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

;; if (err.383 != 0)

(insn 128 127 129 arch/arm/kernel/signal.c:210 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 133 [ err.383 ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 129 128 0 arch/arm/kernel/signal.c:210 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 4

;; err = -14;

(insn 131 130 0 arch/arm/kernel/signal.c:210 discrim 1 (set (reg/v:SI 143 [ err ])
        (const_int -14 [0xfffffffffffffff2])) -1 (nil))

;; Generating RTL for gimple basic block 5

;; 

(code_label 132 131 133 17 "" [0 uses])

(note 133 132 0 NOTE_INSN_BASIC_BLOCK)

;; __asm__ __volatile__("1:	str	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection" : "=r" err : "r" 0, "r" (long unsigned int) &aux->end_magic, "i" -14, "0" err : "r" (long unsigned int) &aux->end_magic, "i" -14, "0" err : "i" -14, "0" err : "0" err : "cc");

(insn 134 133 135 arch/arm/kernel/signal.c:434 discrim 4 (set (reg:SI 219)
        (const_int 0 [0x0])) -1 (nil))

(insn 135 134 136 arch/arm/kernel/signal.c:434 discrim 4 (set (reg:SI 220)
        (plus:SI (reg/v/f:SI 144 [ aux ])
            (const_int 288 [0x120]))) -1 (nil))

(insn 136 135 0 arch/arm/kernel/signal.c:434 discrim 4 (parallel [
            (set (reg/v:SI 143 [ err ])
                (asm_operands/v:SI ("1:	str	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 219)
                        (reg:SI 220)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 143 [ err ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8690968))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

;; return err;

(insn 137 136 138 arch/arm/kernel/signal.c:437 (set (reg:SI 147 [ <result> ])
        (reg/v:SI 143 [ err ])) -1 (nil))

(jump_insn 138 137 139 arch/arm/kernel/signal.c:437 (set (pc)
        (label_ref 0)) -1 (nil))

(barrier 139 138 0)


;;
;; Full RTL generated for this function:
;;
(note 1 0 6 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 6 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 6 3 2 arch/arm/kernel/signal.c:392 (set (reg/v/f:SI 148 [ sf ])
        (reg:SI 0 r0 [ sf ])) -1 (nil))

(insn 3 2 4 2 arch/arm/kernel/signal.c:392 (set (reg/v/f:SI 149 [ regs ])
        (reg:SI 1 r1 [ regs ])) -1 (nil))

(insn 4 3 5 2 arch/arm/kernel/signal.c:392 (set (reg/v/f:SI 150 [ set ])
        (reg:SI 2 r2 [ set ])) -1 (nil))

(note 5 4 7 2 NOTE_INSN_FUNCTION_BEG)
;; End of basic block 2 -> ( 3)

;; Succ edge  3 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; Pred edge  2 [100.0%]  (fallthru)
(note 7 5 8 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 8 7 9 3 arch/arm/kernel/signal.c:396 discrim 4 (set (reg:SI 151)
        (mem/s/j:SI (reg/v/f:SI 149 [ regs ]) [0 <variable>.uregs+0 S4 A32])) -1 (nil))

(insn 9 8 10 3 arch/arm/kernel/signal.c:396 discrim 4 (set (reg:SI 152)
        (plus:SI (reg/v/f:SI 148 [ sf ])
            (const_int 32 [0x20]))) -1 (nil))

(insn 10 9 11 3 arch/arm/kernel/signal.c:396 discrim 4 (set (reg:SI 153)
        (const_int 0 [0x0])) -1 (nil))

(insn 11 10 12 3 arch/arm/kernel/signal.c:396 discrim 4 (parallel [
            (set (reg/v:SI 134 [ err.382 ])
                (asm_operands/v:SI ("1:	str	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 151)
                        (reg:SI 152)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg:SI 153)
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8690863))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

(insn 12 11 13 3 arch/arm/kernel/signal.c:397 discrim 4 (set (reg:SI 154)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 149 [ regs ])
                (const_int 4 [0x4])) [0 <variable>.uregs+4 S4 A32])) -1 (nil))

(insn 13 12 14 3 arch/arm/kernel/signal.c:397 discrim 4 (set (reg:SI 155)
        (plus:SI (reg/v/f:SI 148 [ sf ])
            (const_int 36 [0x24]))) -1 (nil))

(insn 14 13 15 3 arch/arm/kernel/signal.c:397 discrim 4 (parallel [
            (set (reg/v:SI 134 [ err.382 ])
                (asm_operands/v:SI ("1:	str	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 154)
                        (reg:SI 155)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 134 [ err.382 ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8690868))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

(insn 15 14 16 3 arch/arm/kernel/signal.c:398 discrim 4 (set (reg:SI 156)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 149 [ regs ])
                (const_int 8 [0x8])) [0 <variable>.uregs+8 S4 A32])) -1 (nil))

(insn 16 15 17 3 arch/arm/kernel/signal.c:398 discrim 4 (set (reg:SI 157)
        (plus:SI (reg/v/f:SI 148 [ sf ])
            (const_int 40 [0x28]))) -1 (nil))

(insn 17 16 18 3 arch/arm/kernel/signal.c:398 discrim 4 (parallel [
            (set (reg/v:SI 134 [ err.382 ])
                (asm_operands/v:SI ("1:	str	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 156)
                        (reg:SI 157)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 134 [ err.382 ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8690873))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

(insn 18 17 19 3 arch/arm/kernel/signal.c:399 discrim 4 (set (reg:SI 158)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 149 [ regs ])
                (const_int 12 [0xc])) [0 <variable>.uregs+12 S4 A32])) -1 (nil))

(insn 19 18 20 3 arch/arm/kernel/signal.c:399 discrim 4 (set (reg:SI 159)
        (plus:SI (reg/v/f:SI 148 [ sf ])
            (const_int 44 [0x2c]))) -1 (nil))

(insn 20 19 21 3 arch/arm/kernel/signal.c:399 discrim 4 (parallel [
            (set (reg/v:SI 134 [ err.382 ])
                (asm_operands/v:SI ("1:	str	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 158)
                        (reg:SI 159)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 134 [ err.382 ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8690878))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

(insn 21 20 22 3 arch/arm/kernel/signal.c:400 discrim 4 (set (reg:SI 160)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 149 [ regs ])
                (const_int 16 [0x10])) [0 <variable>.uregs+16 S4 A32])) -1 (nil))

(insn 22 21 23 3 arch/arm/kernel/signal.c:400 discrim 4 (set (reg:SI 161)
        (plus:SI (reg/v/f:SI 148 [ sf ])
            (const_int 48 [0x30]))) -1 (nil))

(insn 23 22 24 3 arch/arm/kernel/signal.c:400 discrim 4 (parallel [
            (set (reg/v:SI 134 [ err.382 ])
                (asm_operands/v:SI ("1:	str	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 160)
                        (reg:SI 161)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 134 [ err.382 ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8690883))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

(insn 24 23 25 3 arch/arm/kernel/signal.c:401 discrim 4 (set (reg:SI 162)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 149 [ regs ])
                (const_int 20 [0x14])) [0 <variable>.uregs+20 S4 A32])) -1 (nil))

(insn 25 24 26 3 arch/arm/kernel/signal.c:401 discrim 4 (set (reg:SI 163)
        (plus:SI (reg/v/f:SI 148 [ sf ])
            (const_int 52 [0x34]))) -1 (nil))

(insn 26 25 27 3 arch/arm/kernel/signal.c:401 discrim 4 (parallel [
            (set (reg/v:SI 134 [ err.382 ])
                (asm_operands/v:SI ("1:	str	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 162)
                        (reg:SI 163)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 134 [ err.382 ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8690888))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

(insn 27 26 28 3 arch/arm/kernel/signal.c:402 discrim 4 (set (reg:SI 164)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 149 [ regs ])
                (const_int 24 [0x18])) [0 <variable>.uregs+24 S4 A32])) -1 (nil))

(insn 28 27 29 3 arch/arm/kernel/signal.c:402 discrim 4 (set (reg:SI 165)
        (plus:SI (reg/v/f:SI 148 [ sf ])
            (const_int 56 [0x38]))) -1 (nil))

(insn 29 28 30 3 arch/arm/kernel/signal.c:402 discrim 4 (parallel [
            (set (reg/v:SI 134 [ err.382 ])
                (asm_operands/v:SI ("1:	str	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 164)
                        (reg:SI 165)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 134 [ err.382 ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8690893))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

(insn 30 29 31 3 arch/arm/kernel/signal.c:403 discrim 4 (set (reg:SI 166)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 149 [ regs ])
                (const_int 28 [0x1c])) [0 <variable>.uregs+28 S4 A32])) -1 (nil))

(insn 31 30 32 3 arch/arm/kernel/signal.c:403 discrim 4 (set (reg:SI 167)
        (plus:SI (reg/v/f:SI 148 [ sf ])
            (const_int 60 [0x3c]))) -1 (nil))

(insn 32 31 33 3 arch/arm/kernel/signal.c:403 discrim 4 (parallel [
            (set (reg/v:SI 134 [ err.382 ])
                (asm_operands/v:SI ("1:	str	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 166)
                        (reg:SI 167)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 134 [ err.382 ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8690898))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

(insn 33 32 34 3 arch/arm/kernel/signal.c:404 discrim 4 (set (reg:SI 168)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 149 [ regs ])
                (const_int 32 [0x20])) [0 <variable>.uregs+32 S4 A32])) -1 (nil))

(insn 34 33 35 3 arch/arm/kernel/signal.c:404 discrim 4 (set (reg:SI 169)
        (plus:SI (reg/v/f:SI 148 [ sf ])
            (const_int 64 [0x40]))) -1 (nil))

(insn 35 34 36 3 arch/arm/kernel/signal.c:404 discrim 4 (parallel [
            (set (reg/v:SI 134 [ err.382 ])
                (asm_operands/v:SI ("1:	str	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 168)
                        (reg:SI 169)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 134 [ err.382 ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8690903))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

(insn 36 35 37 3 arch/arm/kernel/signal.c:405 discrim 4 (set (reg:SI 170)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 149 [ regs ])
                (const_int 36 [0x24])) [0 <variable>.uregs+36 S4 A32])) -1 (nil))

(insn 37 36 38 3 arch/arm/kernel/signal.c:405 discrim 4 (set (reg:SI 171)
        (plus:SI (reg/v/f:SI 148 [ sf ])
            (const_int 68 [0x44]))) -1 (nil))

(insn 38 37 39 3 arch/arm/kernel/signal.c:405 discrim 4 (parallel [
            (set (reg/v:SI 134 [ err.382 ])
                (asm_operands/v:SI ("1:	str	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 170)
                        (reg:SI 171)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 134 [ err.382 ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8690908))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

(insn 39 38 40 3 arch/arm/kernel/signal.c:406 discrim 4 (set (reg:SI 172)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 149 [ regs ])
                (const_int 40 [0x28])) [0 <variable>.uregs+40 S4 A32])) -1 (nil))

(insn 40 39 41 3 arch/arm/kernel/signal.c:406 discrim 4 (set (reg:SI 173)
        (plus:SI (reg/v/f:SI 148 [ sf ])
            (const_int 72 [0x48]))) -1 (nil))

(insn 41 40 42 3 arch/arm/kernel/signal.c:406 discrim 4 (parallel [
            (set (reg/v:SI 134 [ err.382 ])
                (asm_operands/v:SI ("1:	str	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 172)
                        (reg:SI 173)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 134 [ err.382 ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8690913))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

(insn 42 41 43 3 arch/arm/kernel/signal.c:407 discrim 4 (set (reg:SI 174)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 149 [ regs ])
                (const_int 44 [0x2c])) [0 <variable>.uregs+44 S4 A32])) -1 (nil))

(insn 43 42 44 3 arch/arm/kernel/signal.c:407 discrim 4 (set (reg:SI 175)
        (plus:SI (reg/v/f:SI 148 [ sf ])
            (const_int 76 [0x4c]))) -1 (nil))

(insn 44 43 45 3 arch/arm/kernel/signal.c:407 discrim 4 (parallel [
            (set (reg/v:SI 134 [ err.382 ])
                (asm_operands/v:SI ("1:	str	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 174)
                        (reg:SI 175)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 134 [ err.382 ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8690918))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

(insn 45 44 46 3 arch/arm/kernel/signal.c:408 discrim 4 (set (reg:SI 176)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 149 [ regs ])
                (const_int 48 [0x30])) [0 <variable>.uregs+48 S4 A32])) -1 (nil))

(insn 46 45 47 3 arch/arm/kernel/signal.c:408 discrim 4 (set (reg:SI 177)
        (plus:SI (reg/v/f:SI 148 [ sf ])
            (const_int 80 [0x50]))) -1 (nil))

(insn 47 46 48 3 arch/arm/kernel/signal.c:408 discrim 4 (parallel [
            (set (reg/v:SI 134 [ err.382 ])
                (asm_operands/v:SI ("1:	str	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 176)
                        (reg:SI 177)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 134 [ err.382 ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8690923))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

(insn 48 47 49 3 arch/arm/kernel/signal.c:409 discrim 4 (set (reg:SI 178)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 149 [ regs ])
                (const_int 52 [0x34])) [0 <variable>.uregs+52 S4 A32])) -1 (nil))

(insn 49 48 50 3 arch/arm/kernel/signal.c:409 discrim 4 (set (reg:SI 179)
        (plus:SI (reg/v/f:SI 148 [ sf ])
            (const_int 84 [0x54]))) -1 (nil))

(insn 50 49 51 3 arch/arm/kernel/signal.c:409 discrim 4 (parallel [
            (set (reg/v:SI 134 [ err.382 ])
                (asm_operands/v:SI ("1:	str	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 178)
                        (reg:SI 179)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 134 [ err.382 ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8690928))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

(insn 51 50 52 3 arch/arm/kernel/signal.c:410 discrim 4 (set (reg:SI 180)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 149 [ regs ])
                (const_int 56 [0x38])) [0 <variable>.uregs+56 S4 A32])) -1 (nil))

(insn 52 51 53 3 arch/arm/kernel/signal.c:410 discrim 4 (set (reg:SI 181)
        (plus:SI (reg/v/f:SI 148 [ sf ])
            (const_int 88 [0x58]))) -1 (nil))

(insn 53 52 54 3 arch/arm/kernel/signal.c:410 discrim 4 (parallel [
            (set (reg/v:SI 134 [ err.382 ])
                (asm_operands/v:SI ("1:	str	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 180)
                        (reg:SI 181)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 134 [ err.382 ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8690933))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

(insn 54 53 55 3 arch/arm/kernel/signal.c:411 discrim 4 (set (reg:SI 182)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 149 [ regs ])
                (const_int 60 [0x3c])) [0 <variable>.uregs+60 S4 A32])) -1 (nil))

(insn 55 54 56 3 arch/arm/kernel/signal.c:411 discrim 4 (set (reg:SI 183)
        (plus:SI (reg/v/f:SI 148 [ sf ])
            (const_int 92 [0x5c]))) -1 (nil))

(insn 56 55 57 3 arch/arm/kernel/signal.c:411 discrim 4 (parallel [
            (set (reg/v:SI 134 [ err.382 ])
                (asm_operands/v:SI ("1:	str	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 182)
                        (reg:SI 183)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 134 [ err.382 ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8690938))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

(insn 57 56 58 3 arch/arm/kernel/signal.c:412 discrim 4 (set (reg:SI 184)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 149 [ regs ])
                (const_int 64 [0x40])) [0 <variable>.uregs+64 S4 A32])) -1 (nil))

(insn 58 57 59 3 arch/arm/kernel/signal.c:412 discrim 4 (set (reg:SI 185)
        (plus:SI (reg/v/f:SI 148 [ sf ])
            (const_int 96 [0x60]))) -1 (nil))

(insn 59 58 60 3 arch/arm/kernel/signal.c:412 discrim 4 (parallel [
            (set (reg/v:SI 134 [ err.382 ])
                (asm_operands/v:SI ("1:	str	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 184)
                        (reg:SI 185)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 134 [ err.382 ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8690943))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

(insn 60 59 61 3 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 142 [ sp.92 ])
        (reg/v:SI 13 sp [ sp ])) -1 (nil))

(insn 61 60 62 3 arch/arm/kernel/signal.c:414 discrim 4 (set (reg:SI 187)
        (and:SI (reg:SI 142 [ sp.92 ])
            (const_int -8129 [0xffffffffffffe03f]))) -1 (nil))

(insn 62 61 63 3 arch/arm/kernel/signal.c:414 discrim 4 (set (reg:SI 186)
        (and:SI (reg:SI 187)
            (const_int -64 [0xffffffffffffffc0]))) -1 (expr_list:REG_EQUAL (and:SI (reg:SI 142 [ sp.92 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 63 62 64 3 arch/arm/kernel/signal.c:414 discrim 4 (set (reg/f:SI 188)
        (mem/s/f/j:SI (plus:SI (reg:SI 186)
                (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32])) -1 (nil))

(insn 64 63 65 3 arch/arm/kernel/signal.c:414 discrim 4 (set (reg:SI 189)
        (mem/s/j:SI (plus:SI (reg/f:SI 188)
                (const_int 788 [0x314])) [0 <variable>.thread.trap_no+0 S4 A32])) -1 (nil))

(insn 65 64 66 3 arch/arm/kernel/signal.c:414 discrim 4 (set (reg:SI 190)
        (plus:SI (reg/v/f:SI 148 [ sf ])
            (const_int 20 [0x14]))) -1 (nil))

(insn 66 65 67 3 arch/arm/kernel/signal.c:414 discrim 4 (parallel [
            (set (reg/v:SI 134 [ err.382 ])
                (asm_operands/v:SI ("1:	str	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 189)
                        (reg:SI 190)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 134 [ err.382 ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8690948))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

(insn 67 66 68 3 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 141 [ sp.92 ])
        (reg/v:SI 13 sp [ sp ])) -1 (nil))

(insn 68 67 69 3 arch/arm/kernel/signal.c:415 discrim 4 (set (reg:SI 192)
        (and:SI (reg:SI 141 [ sp.92 ])
            (const_int -8129 [0xffffffffffffe03f]))) -1 (nil))

(insn 69 68 70 3 arch/arm/kernel/signal.c:415 discrim 4 (set (reg:SI 191)
        (and:SI (reg:SI 192)
            (const_int -64 [0xffffffffffffffc0]))) -1 (expr_list:REG_EQUAL (and:SI (reg:SI 141 [ sp.92 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 70 69 71 3 arch/arm/kernel/signal.c:415 discrim 4 (set (reg/f:SI 193)
        (mem/s/f/j:SI (plus:SI (reg:SI 191)
                (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32])) -1 (nil))

(insn 71 70 72 3 arch/arm/kernel/signal.c:415 discrim 4 (set (reg:SI 194)
        (mem/s/j:SI (plus:SI (reg/f:SI 193)
                (const_int 792 [0x318])) [0 <variable>.thread.error_code+0 S4 A64])) -1 (nil))

(insn 72 71 73 3 arch/arm/kernel/signal.c:415 discrim 4 (set (reg:SI 195)
        (plus:SI (reg/v/f:SI 148 [ sf ])
            (const_int 24 [0x18]))) -1 (nil))

(insn 73 72 74 3 arch/arm/kernel/signal.c:415 discrim 4 (parallel [
            (set (reg/v:SI 134 [ err.382 ])
                (asm_operands/v:SI ("1:	str	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 194)
                        (reg:SI 195)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 134 [ err.382 ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8690953))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

(insn 74 73 75 3 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 140 [ sp.92 ])
        (reg/v:SI 13 sp [ sp ])) -1 (nil))

(insn 75 74 76 3 arch/arm/kernel/signal.c:416 discrim 4 (set (reg:SI 197)
        (and:SI (reg:SI 140 [ sp.92 ])
            (const_int -8129 [0xffffffffffffe03f]))) -1 (nil))

(insn 76 75 77 3 arch/arm/kernel/signal.c:416 discrim 4 (set (reg:SI 196)
        (and:SI (reg:SI 197)
            (const_int -64 [0xffffffffffffffc0]))) -1 (expr_list:REG_EQUAL (and:SI (reg:SI 140 [ sp.92 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 77 76 78 3 arch/arm/kernel/signal.c:416 discrim 4 (set (reg/f:SI 198)
        (mem/s/f/j:SI (plus:SI (reg:SI 196)
                (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32])) -1 (nil))

(insn 78 77 79 3 arch/arm/kernel/signal.c:416 discrim 4 (set (reg:SI 199)
        (mem/s/j:SI (plus:SI (reg/f:SI 198)
                (const_int 784 [0x310])) [0 <variable>.thread.address+0 S4 A64])) -1 (nil))

(insn 79 78 80 3 arch/arm/kernel/signal.c:416 discrim 4 (set (reg:SI 200)
        (plus:SI (reg/v/f:SI 148 [ sf ])
            (const_int 100 [0x64]))) -1 (nil))

(insn 80 79 81 3 arch/arm/kernel/signal.c:416 discrim 4 (parallel [
            (set (reg/v:SI 134 [ err.382 ])
                (asm_operands/v:SI ("1:	str	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 199)
                        (reg:SI 200)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 134 [ err.382 ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8690958))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

(insn 81 80 82 3 arch/arm/kernel/signal.c:417 discrim 4 (set (reg:SI 201)
        (mem/s/j:SI (reg/v/f:SI 150 [ set ]) [0 <variable>.sig+0 S4 A32])) -1 (nil))

(insn 82 81 83 3 arch/arm/kernel/signal.c:417 discrim 4 (set (reg:SI 202)
        (plus:SI (reg/v/f:SI 148 [ sf ])
            (const_int 28 [0x1c]))) -1 (nil))

(insn 83 82 84 3 arch/arm/kernel/signal.c:417 discrim 4 (parallel [
            (set (reg/v:SI 134 [ err.382 ])
                (asm_operands/v:SI ("1:	str	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 201)
                        (reg:SI 202)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 134 [ err.382 ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8690963))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

(insn 84 83 85 3 arch/arm/kernel/signal.c:419 (set (reg:SI 203)
        (plus:SI (reg/v/f:SI 148 [ sf ])
            (const_int 104 [0x68]))) -1 (nil))

(insn 85 84 86 3 arch/arm/kernel/signal.c:419 (set (reg:SI 0 r0)
        (reg:SI 203)) -1 (nil))

(insn 86 85 87 3 arch/arm/kernel/signal.c:419 (set (reg:SI 1 r1)
        (reg/v/f:SI 150 [ set ])) -1 (nil))

(insn 87 86 88 3 arch/arm/kernel/signal.c:419 (set (reg:SI 2 r2)
        (const_int 8 [0x8])) -1 (nil))

(call_insn 88 87 89 3 arch/arm/kernel/signal.c:419 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__copy_to_user") [flags 0x41] <function_decl 0x10f3df00 __copy_to_user>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 89 88 90 3 arch/arm/kernel/signal.c:419 (set (reg:SI 146 [ D.24755 ])
        (reg:SI 0 r0)) -1 (nil))

(insn 90 89 91 3 arch/arm/kernel/signal.c:419 (set (reg:SI 145 [ D.24756 ])
        (ior:SI (reg/v:SI 134 [ err.382 ])
            (reg:SI 146 [ D.24755 ]))) -1 (nil))

(insn 91 90 92 3 arch/arm/kernel/signal.c:419 (set (reg/v:SI 143 [ err ])
        (reg:SI 145 [ D.24756 ])) -1 (nil))

(insn 92 91 93 3 arch/arm/kernel/signal.c:421 (set (reg/v/f:SI 144 [ aux ])
        (plus:SI (reg/v/f:SI 148 [ sf ])
            (const_int 232 [0xe8]))) -1 (nil))

(insn 93 92 94 3 arch/arm/kernel/signal.c:431 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 143 [ err ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 94 93 95 3 arch/arm/kernel/signal.c:431 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 132)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 6102 [0x17d6])
        (nil)))
;; End of basic block 3 -> ( 4 6)

;; Succ edge  4 [39.0%]  (fallthru)
;; Succ edge  6 [61.0%] 

;; Start of basic block ( 3) -> 4
;; Pred edge  3 [39.0%]  (fallthru)
(note 95 94 96 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 96 95 97 4 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 139 [ sp.92 ])
        (reg/v:SI 13 sp [ sp ])) -1 (nil))

(insn 97 96 98 4 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 204)
        (and:SI (reg:SI 139 [ sp.92 ])
            (const_int -8129 [0xffffffffffffe03f]))) -1 (nil))

(insn 98 97 99 4 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg/v/f:SI 137 [ thread ])
        (and:SI (reg:SI 204)
            (const_int -64 [0xffffffffffffffc0]))) -1 (expr_list:REG_EQUAL (and:SI (reg:SI 139 [ sp.92 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 99 98 100 4 arch/arm/kernel/signal.c:188 (set (reg:SI 0 r0)
        (reg/v/f:SI 137 [ thread ])) -1 (nil))

(call_insn 100 99 101 4 arch/arm/kernel/signal.c:188 (parallel [
            (call (mem:SI (symbol_ref:SI ("vfp_sync_hwstate") [flags 0x41] <function_decl 0x10b07680 vfp_sync_hwstate>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 101 100 102 4 arch/arm/kernel/signal.c:189 discrim 4 (set (reg:SI 205)
        (const_int 1447448577 [0x56465001])) -1 (nil))

(insn 102 101 103 4 arch/arm/kernel/signal.c:189 discrim 4 (set (reg:SI 206)
        (const_int 0 [0x0])) -1 (nil))

(insn 103 102 104 4 arch/arm/kernel/signal.c:189 discrim 4 (parallel [
            (set (reg/v:SI 138 [ err ])
                (asm_operands/v:SI ("1:	str	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 205)
                        (reg/v/f:SI 144 [ aux ])
                        (const_int -14 [0xfffffffffffffff2])
                        (reg:SI 206)
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8690973))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

(insn 104 103 105 4 arch/arm/kernel/signal.c:190 discrim 4 (set (reg:SI 207)
        (const_int 288 [0x120])) -1 (nil))

(insn 105 104 106 4 arch/arm/kernel/signal.c:190 discrim 4 (set (reg:SI 208)
        (plus:SI (reg/v/f:SI 144 [ aux ])
            (const_int 4 [0x4]))) -1 (nil))

(insn 106 105 107 4 arch/arm/kernel/signal.c:190 discrim 4 (parallel [
            (set (reg/v:SI 138 [ err ])
                (asm_operands/v:SI ("1:	str	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 207)
                        (reg:SI 208)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 138 [ err ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8690978))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

(insn 107 106 108 4 arch/arm/kernel/signal.c:196 (set (reg:SI 209)
        (plus:SI (reg/v/f:SI 144 [ aux ])
            (const_int 8 [0x8]))) -1 (nil))

(insn 108 107 109 4 arch/arm/kernel/signal.c:196 (set (reg:SI 210)
        (plus:SI (reg/v/f:SI 137 [ thread ])
            (const_int 432 [0x1b0]))) -1 (nil))

(insn 109 108 110 4 arch/arm/kernel/signal.c:196 (set (reg:SI 0 r0)
        (reg:SI 209)) -1 (nil))

(insn 110 109 111 4 arch/arm/kernel/signal.c:196 (set (reg:SI 1 r1)
        (reg:SI 210)) -1 (nil))

(insn 111 110 112 4 arch/arm/kernel/signal.c:196 (set (reg:SI 2 r2)
        (const_int 256 [0x100])) -1 (nil))

(call_insn 112 111 113 4 arch/arm/kernel/signal.c:196 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__copy_to_user") [flags 0x41] <function_decl 0x10f3df00 __copy_to_user>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 113 112 114 4 arch/arm/kernel/signal.c:196 (set (reg:SI 135 [ D.25345 ])
        (reg:SI 0 r0)) -1 (nil))

(insn 114 113 115 4 arch/arm/kernel/signal.c:196 (set (reg:SI 136 [ D.25344 ])
        (ior:SI (reg/v:SI 138 [ err ])
            (reg:SI 135 [ D.25345 ]))) -1 (nil))

(insn 115 114 116 4 arch/arm/kernel/signal.c:196 (set (reg/v:SI 133 [ err.383 ])
        (reg:SI 136 [ D.25344 ])) -1 (nil))

(insn 116 115 117 4 arch/arm/kernel/signal.c:201 discrim 4 (set (reg:SI 211)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 137 [ thread ])
                (const_int 692 [0x2b4])) [0 <variable>.vfpstate.hard.fpscr+0 S4 A32])) -1 (nil))

(insn 117 116 118 4 arch/arm/kernel/signal.c:201 discrim 4 (set (reg:SI 212)
        (plus:SI (reg/v/f:SI 144 [ aux ])
            (const_int 264 [0x108]))) -1 (nil))

(insn 118 117 119 4 arch/arm/kernel/signal.c:201 discrim 4 (parallel [
            (set (reg/v:SI 133 [ err.383 ])
                (asm_operands/v:SI ("1:	str	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 211)
                        (reg:SI 212)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 133 [ err.383 ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8690983))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

(insn 119 118 120 4 arch/arm/kernel/signal.c:206 discrim 4 (set (reg:SI 213)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 137 [ thread ])
                (const_int 688 [0x2b0])) [0 <variable>.vfpstate.hard.fpexc+0 S4 A64])) -1 (nil))

(insn 120 119 121 4 arch/arm/kernel/signal.c:206 discrim 4 (set (reg:SI 214)
        (plus:SI (reg/v/f:SI 144 [ aux ])
            (const_int 272 [0x110]))) -1 (nil))

(insn 121 120 122 4 arch/arm/kernel/signal.c:206 discrim 4 (parallel [
            (set (reg/v:SI 133 [ err.383 ])
                (asm_operands/v:SI ("1:	str	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 213)
                        (reg:SI 214)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 133 [ err.383 ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8690988))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

(insn 122 121 123 4 arch/arm/kernel/signal.c:207 discrim 4 (set (reg:SI 215)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 137 [ thread ])
                (const_int 696 [0x2b8])) [0 <variable>.vfpstate.hard.fpinst+0 S4 A64])) -1 (nil))

(insn 123 122 124 4 arch/arm/kernel/signal.c:207 discrim 4 (set (reg:SI 216)
        (plus:SI (reg/v/f:SI 144 [ aux ])
            (const_int 276 [0x114]))) -1 (nil))

(insn 124 123 125 4 arch/arm/kernel/signal.c:207 discrim 4 (parallel [
            (set (reg/v:SI 133 [ err.383 ])
                (asm_operands/v:SI ("1:	str	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 215)
                        (reg:SI 216)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 133 [ err.383 ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8690993))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

(insn 125 124 126 4 arch/arm/kernel/signal.c:208 discrim 4 (set (reg:SI 217)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 137 [ thread ])
                (const_int 700 [0x2bc])) [0 <variable>.vfpstate.hard.fpinst2+0 S4 A32])) -1 (nil))

(insn 126 125 127 4 arch/arm/kernel/signal.c:208 discrim 4 (set (reg:SI 218)
        (plus:SI (reg/v/f:SI 144 [ aux ])
            (const_int 280 [0x118]))) -1 (nil))

(insn 127 126 128 4 arch/arm/kernel/signal.c:208 discrim 4 (parallel [
            (set (reg/v:SI 133 [ err.383 ])
                (asm_operands/v:SI ("1:	str	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 217)
                        (reg:SI 218)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 133 [ err.383 ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8690998))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

(insn 128 127 129 4 arch/arm/kernel/signal.c:210 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 133 [ err.383 ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 129 128 130 4 arch/arm/kernel/signal.c:210 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 132)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 4 -> ( 5 6)

;; Succ edge  5 [50.0%]  (fallthru)
;; Succ edge  6 [50.0%] 

;; Start of basic block ( 4) -> 5
;; Pred edge  4 [50.0%]  (fallthru)
(note 130 129 131 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 131 130 132 5 arch/arm/kernel/signal.c:210 discrim 1 (set (reg/v:SI 143 [ err ])
        (const_int -14 [0xfffffffffffffff2])) -1 (nil))
;; End of basic block 5 -> ( 6)

;; Succ edge  6 [100.0%]  (fallthru)

;; Start of basic block ( 3 4 5) -> 6
;; Pred edge  3 [61.0%] 
;; Pred edge  4 [50.0%] 
;; Pred edge  5 [100.0%]  (fallthru)
(code_label 132 131 133 6 17 "" [2 uses])

(note 133 132 134 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 134 133 135 6 arch/arm/kernel/signal.c:434 discrim 4 (set (reg:SI 219)
        (const_int 0 [0x0])) -1 (nil))

(insn 135 134 136 6 arch/arm/kernel/signal.c:434 discrim 4 (set (reg:SI 220)
        (plus:SI (reg/v/f:SI 144 [ aux ])
            (const_int 288 [0x120]))) -1 (nil))

(insn 136 135 137 6 arch/arm/kernel/signal.c:434 discrim 4 (parallel [
            (set (reg/v:SI 143 [ err ])
                (asm_operands/v:SI ("1:	str	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 219)
                        (reg:SI 220)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 143 [ err ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8690968))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

(insn 137 136 138 6 arch/arm/kernel/signal.c:437 (set (reg:SI 147 [ <result> ])
        (reg/v:SI 143 [ err ])) -1 (nil))

(jump_insn 138 137 139 6 arch/arm/kernel/signal.c:437 (set (pc)
        (label_ref 140)) -1 (nil))
;; End of basic block 6 -> ( 8)

;; Succ edge  8 [100.0%] 

(barrier 139 138 148)

;; Start of basic block () -> 7
(note 148 139 142 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 142 148 143 7 arch/arm/kernel/signal.c:437 (clobber (reg/i:SI 0 r0)) -1 (nil))

(insn 143 142 144 7 arch/arm/kernel/signal.c:437 (clobber (reg:SI 147 [ <result> ])) -1 (nil))

(jump_insn 144 143 145 7 arch/arm/kernel/signal.c:437 (set (pc)
        (label_ref 146)) -1 (nil))
;; End of basic block 7 -> ( 9)

;; Succ edge  9 [100.0%] 

(barrier 145 144 140)

;; Start of basic block ( 6) -> 8
;; Pred edge  6 [100.0%] 
(code_label 140 145 149 8 16 "" [1 uses])

(note 149 140 141 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 141 149 146 8 arch/arm/kernel/signal.c:437 (set (reg/i:SI 0 r0)
        (reg:SI 147 [ <result> ])) -1 (nil))
;; End of basic block 8 -> ( 9)

;; Succ edge  9 [100.0%]  (fallthru)

;; Start of basic block ( 7 8) -> 9
;; Pred edge  7 [100.0%] 
;; Pred edge  8 [100.0%]  (fallthru)
(code_label 146 141 150 9 18 "" [1 uses])

(note 150 146 147 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 147 150 0 9 arch/arm/kernel/signal.c:437 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 9 -> ( 1)

;; Succ edge  EXIT [100.0%]  (fallthru)


;; Function do_signal (do_signal)[0:1452]

Partition 2: size 12 align 4
	stack, offset 0
Partition 0: size 20 align 4
	ka, offset 0
Partition 1: size 128 align 4
	info, offset 0

;; Generating RTL for gimple basic block 2

;; D.25035 = regs->uregs[16];

(insn 7 6 0 arch/arm/kernel/signal.c:673 (set (reg:SI 212 [ D.25035 ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 213 [ regs ])
                (const_int 64 [0x40])) [0 <variable>.uregs+64 S4 A32])) -1 (nil))

;; if (D.25035 & 15 != 0)

(insn 8 7 9 arch/arm/kernel/signal.c:673 (set (reg:SI 215)
        (and:SI (reg:SI 212 [ D.25035 ])
            (const_int 15 [0xf]))) -1 (nil))

(insn 9 8 10 arch/arm/kernel/signal.c:673 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 215)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 10 9 0 arch/arm/kernel/signal.c:673 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
        (nil)))

;; Generating RTL for gimple basic block 3

;; if (syscall != 0)

(insn 12 11 13 arch/arm/kernel/signal.c:679 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 214 [ syscall ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 13 12 0 arch/arm/kernel/signal.c:679 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 4

;; restart_addr = 0;

(insn 15 14 0 arch/arm/kernel/signal.c:662 (set (reg/v:SI 208 [ restart_addr ])
        (const_int 0 [0x0])) -1 (nil))

;; continue_addr = 0;

(insn 16 15 0 arch/arm/kernel/signal.c:662 (set (reg/v:SI 209 [ continue_addr ])
        (const_int 0 [0x0])) -1 (nil))

;; retval = 0;

(insn 17 16 0 arch/arm/kernel/signal.c:662 (set (reg/v:SI 210 [ retval ])
        (const_int 0 [0x0])) -1 (nil))

;; Generating RTL for gimple basic block 5

;; 

(code_label 20 19 21 23 "" [0 uses])

(note 21 20 0 NOTE_INSN_BASIC_BLOCK)

;; continue_addr = regs->uregs[15];

(insn 22 21 0 arch/arm/kernel/signal.c:680 (set (reg/v:SI 209 [ continue_addr ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 213 [ regs ])
                (const_int 60 [0x3c])) [0 <variable>.uregs+60 S4 A32])) -1 (nil))

;; if (D.25035 & 32 != 0)

(insn 23 22 24 arch/arm/kernel/signal.c:681 (set (reg:SI 216)
        (and:SI (reg:SI 212 [ D.25035 ])
            (const_int 32 [0x20]))) -1 (nil))

(insn 24 23 25 arch/arm/kernel/signal.c:681 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 216)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 25 24 0 arch/arm/kernel/signal.c:681 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 6

;; iftmp.331 = 4;

(insn 27 26 0 arch/arm/kernel/signal.c:681 discrim 2 (set (reg:SI 211 [ iftmp.331 ])
        (const_int 4 [0x4])) -1 (nil))

;; Generating RTL for gimple basic block 7

;; 

(code_label 30 29 31 25 "" [0 uses])

(note 31 30 0 NOTE_INSN_BASIC_BLOCK)

;; iftmp.331 = 2;

(insn 32 31 0 arch/arm/kernel/signal.c:681 discrim 1 (set (reg:SI 211 [ iftmp.331 ])
        (const_int 2 [0x2])) -1 (nil))

;; Generating RTL for gimple basic block 8

;; 

(code_label 33 32 34 26 "" [0 uses])

(note 34 33 0 NOTE_INSN_BASIC_BLOCK)

;; restart_addr = continue_addr - iftmp.331;

(insn 35 34 0 arch/arm/kernel/signal.c:681 discrim 3 (set (reg/v:SI 208 [ restart_addr ])
        (minus:SI (reg/v:SI 209 [ continue_addr ])
            (reg:SI 211 [ iftmp.331 ]))) -1 (nil))

;; retval = regs->uregs[0];

(insn 36 35 0 arch/arm/kernel/signal.c:682 (set (reg/v:SI 210 [ retval ])
        (mem/s/j:SI (reg/v/f:SI 213 [ regs ]) [0 <variable>.uregs+0 S4 A32])) -1 (nil))

;; switch (retval) <default: <L10>, case 4294966780: <L9>, case 4294966782 ... 4294966784: <L6>>

(insn 37 36 38 arch/arm/kernel/signal.c:688 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 210 [ retval ])
            (const_int -516 [0xfffffffffffffdfc]))) -1 (nil))

(jump_insn 38 37 39 arch/arm/kernel/signal.c:688 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (nil))

(insn 39 38 40 arch/arm/kernel/signal.c:688 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 210 [ retval ])
            (const_int -516 [0xfffffffffffffdfc]))) -1 (nil))

(jump_insn 40 39 41 arch/arm/kernel/signal.c:688 (set (pc)
        (if_then_else (ltu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (nil))

(insn 41 40 42 arch/arm/kernel/signal.c:688 (set (reg:SI 218)
        (plus:SI (reg/v:SI 210 [ retval ])
            (const_int 512 [0x200]))) -1 (nil))

(insn 42 41 43 arch/arm/kernel/signal.c:688 (set (reg:SI 217)
        (plus:SI (reg:SI 218)
            (const_int 2 [0x2]))) -1 (expr_list:REG_EQUAL (plus:SI (reg/v:SI 210 [ retval ])
            (const_int 514 [0x202]))
        (nil)))

(insn 43 42 44 arch/arm/kernel/signal.c:688 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 217)
            (const_int 2 [0x2]))) -1 (nil))

(jump_insn 44 43 45 arch/arm/kernel/signal.c:688 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (nil))

(jump_insn 45 44 46 arch/arm/kernel/signal.c:688 (set (pc)
        (label_ref 0)) -1 (nil))

(barrier 46 45 47)

(jump_insn 47 46 48 arch/arm/kernel/signal.c:688 (set (pc)
        (label_ref 0)) -1 (nil))

(barrier 48 47 0)

;; Generating RTL for gimple basic block 9

;; <L6>:

(code_label 49 48 50 28 "" [0 uses])

(note 50 49 0 NOTE_INSN_BASIC_BLOCK)

;; regs->uregs[0] = regs->uregs[17];

(insn 51 50 52 arch/arm/kernel/signal.c:692 (set (reg:SI 219)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 213 [ regs ])
                (const_int 68 [0x44])) [0 <variable>.uregs+68 S4 A32])) -1 (nil))

(insn 52 51 0 arch/arm/kernel/signal.c:692 (set (mem/s/j:SI (reg/v/f:SI 213 [ regs ]) [0 <variable>.uregs+0 S4 A32])
        (reg:SI 219)) -1 (nil))

;; regs->uregs[15] = restart_addr;

(insn 53 52 0 arch/arm/kernel/signal.c:693 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 213 [ regs ])
                (const_int 60 [0x3c])) [0 <variable>.uregs+60 S4 A32])
        (reg/v:SI 208 [ restart_addr ])) -1 (nil))

;; Generating RTL for gimple basic block 10

;; <L9>:

(code_label 56 55 57 27 "" [0 uses])

(note 57 56 0 NOTE_INSN_BASIC_BLOCK)

;; regs->uregs[0] = 4294967292;

(insn 58 57 59 arch/arm/kernel/signal.c:696 (set (reg:SI 220)
        (const_int -4 [0xfffffffffffffffc])) -1 (nil))

(insn 59 58 0 arch/arm/kernel/signal.c:696 (set (mem/s/j:SI (reg/v/f:SI 213 [ regs ]) [0 <variable>.uregs+0 S4 A32])
        (reg:SI 220)) -1 (nil))

;; Generating RTL for gimple basic block 11

;; <L10>:

(code_label 60 59 61 24 "" [0 uses])

(note 61 60 0 NOTE_INSN_BASIC_BLOCK)

;; sp.92 = sp;

(insn 62 61 0 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 203 [ sp.92 ])
        (reg/v:SI 13 sp [ sp ])) -1 (nil))

;; D.25743 = (const long unsigned int *) &((struct thread_info *) ((struct thread_info *) (sp.92 & 4294959104))->task->stack)->flags;

(insn 63 62 64 include/linux/thread_info.h:84 (set (reg:SI 222)
        (and:SI (reg:SI 203 [ sp.92 ])
            (const_int -8129 [0xffffffffffffe03f]))) -1 (nil))

(insn 64 63 65 include/linux/thread_info.h:84 (set (reg:SI 221)
        (and:SI (reg:SI 222)
            (const_int -64 [0xffffffffffffffc0]))) -1 (expr_list:REG_EQUAL (and:SI (reg:SI 203 [ sp.92 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 65 64 66 include/linux/thread_info.h:84 (set (reg/f:SI 223)
        (mem/s/f/j:SI (plus:SI (reg:SI 221)
                (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32])) -1 (nil))

(insn 66 65 0 include/linux/thread_info.h:84 (set (reg/f:SI 205 [ D.25743 ])
        (mem/s/f/j:SI (plus:SI (reg/f:SI 223)
                (const_int 4 [0x4])) [0 <variable>.stack+0 S4 A32])) -1 (nil))

;; D.25746 ={v} *D.25743;

(insn 67 66 0 include/asm-generic/bitops/non-atomic.h:105 (set (reg:SI 204 [ D.25746 ])
        (mem/v:SI (reg/f:SI 205 [ D.25743 ]) [0 S4 A32])) -1 (nil))

;; if ((int) (D.25746 >> 19) & 1 != 0)

(insn 68 67 69 include/linux/freezer.h:56 (set (reg:SI 224)
        (and:SI (reg:SI 204 [ D.25746 ])
            (const_int 524288 [0x80000]))) -1 (nil))

(insn 69 68 70 include/linux/freezer.h:56 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 224)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 70 69 0 include/linux/freezer.h:56 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil)))

;; Generating RTL for gimple basic block 12

;; refrigerator ();

(call_insn 72 71 0 include/linux/freezer.h:57 (parallel [
            (call (mem:SI (symbol_ref:SI ("refrigerator") [flags 0x41] <function_decl 0x10f34f80 refrigerator>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (nil))

;; Generating RTL for gimple basic block 13

;; 

(code_label 75 74 76 29 "" [0 uses])

(note 76 75 0 NOTE_INSN_BASIC_BLOCK)

;; signr = get_signal_to_deliver (&info, &ka, regs, 0B);

(insn 77 76 78 arch/arm/kernel/signal.c:708 (set (reg:SI 225)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -160 [0xffffffffffffff60]))) -1 (nil))

(insn 78 77 79 arch/arm/kernel/signal.c:708 (set (reg:SI 226)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -32 [0xffffffffffffffe0]))) -1 (nil))

(insn 79 78 80 arch/arm/kernel/signal.c:708 (set (reg:SI 0 r0)
        (reg:SI 225)) -1 (nil))

(insn 80 79 81 arch/arm/kernel/signal.c:708 (set (reg:SI 1 r1)
        (reg:SI 226)) -1 (nil))

(insn 81 80 82 arch/arm/kernel/signal.c:708 (set (reg:SI 2 r2)
        (reg/v/f:SI 213 [ regs ])) -1 (nil))

(insn 82 81 83 arch/arm/kernel/signal.c:708 (set (reg:SI 3 r3)
        (const_int 0 [0x0])) -1 (nil))

(call_insn 83 82 84 arch/arm/kernel/signal.c:708 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("get_signal_to_deliver") [flags 0x41] <function_decl 0x10a8d580 get_signal_to_deliver>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 84 83 0 arch/arm/kernel/signal.c:708 (set (reg/v:SI 207 [ signr ])
        (reg:SI 0 r0)) -1 (nil))

;; if (signr > 0)

(insn 85 84 86 arch/arm/kernel/signal.c:709 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 207 [ signr ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 86 85 0 arch/arm/kernel/signal.c:709 (set (pc)
        (if_then_else (le (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 2700 [0xa8c])
        (nil)))

;; Generating RTL for gimple basic block 14

;; if (regs->uregs[15] == restart_addr)

(insn 88 87 89 arch/arm/kernel/signal.c:717 (set (reg:SI 227)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 213 [ regs ])
                (const_int 60 [0x3c])) [0 <variable>.uregs+60 S4 A32])) -1 (nil))

(insn 89 88 90 arch/arm/kernel/signal.c:717 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 227)
            (reg/v:SI 208 [ restart_addr ]))) -1 (nil))

(jump_insn 90 89 0 arch/arm/kernel/signal.c:717 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
        (nil)))

;; Generating RTL for gimple basic block 15

;; if (retval == 4294966782)

(insn 92 91 93 arch/arm/kernel/signal.c:718 (set (reg:SI 228)
        (const_int -514 [0xfffffffffffffdfe])) -1 (nil))

(insn 93 92 94 arch/arm/kernel/signal.c:718 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 210 [ retval ])
            (reg:SI 228))) -1 (nil))

(jump_insn 94 93 0 arch/arm/kernel/signal.c:718 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 2800 [0xaf0])
        (nil)))

;; Generating RTL for gimple basic block 16

;; if (retval == 4294966784)

(insn 96 95 97 arch/arm/kernel/signal.c:718 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 210 [ retval ])
            (const_int -512 [0xfffffffffffffe00]))) -1 (nil))

(jump_insn 97 96 0 arch/arm/kernel/signal.c:718 discrim 1 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
        (nil)))

;; Generating RTL for gimple basic block 17

;; if (ka.sa.sa_flags & 268435456 == 0)

(insn 99 98 100 arch/arm/kernel/signal.c:720 (set (reg:SI 230)
        (mem/s/j/c:SI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -28 [0xffffffffffffffe4])) [0 ka.sa.sa_flags+0 S4 A32])) -1 (nil))

(insn 100 99 101 arch/arm/kernel/signal.c:720 (set (reg:SI 229)
        (and:SI (reg:SI 230)
            (const_int 268435456 [0x10000000]))) -1 (nil))

(insn 101 100 102 arch/arm/kernel/signal.c:720 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 229)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 102 101 0 arch/arm/kernel/signal.c:720 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 18

;; 

(code_label 103 102 104 32 "" [0 uses])

(note 104 103 0 NOTE_INSN_BASIC_BLOCK)

;; regs->uregs[0] = 4294967292;

(insn 105 104 106 arch/arm/kernel/signal.c:721 (set (reg:SI 231)
        (const_int -4 [0xfffffffffffffffc])) -1 (nil))

(insn 106 105 0 arch/arm/kernel/signal.c:721 (set (mem/s/j:SI (reg/v/f:SI 213 [ regs ]) [0 <variable>.uregs+0 S4 A32])
        (reg:SI 231)) -1 (nil))

;; regs->uregs[15] = continue_addr;

(insn 107 106 0 arch/arm/kernel/signal.c:722 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 213 [ regs ])
                (const_int 60 [0x3c])) [0 <variable>.uregs+60 S4 A32])
        (reg/v:SI 209 [ continue_addr ])) -1 (nil))

;; Generating RTL for gimple basic block 19

;; 

(code_label 108 107 109 31 "" [0 uses])

(note 109 108 0 NOTE_INSN_BASIC_BLOCK)

;; sp.92 = sp;

(insn 110 109 0 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 202 [ sp.92 ])
        (reg/v:SI 13 sp [ sp ])) -1 (nil))

;; D.25774 = (const long unsigned int *) &((struct thread_info *) (sp.92 & 4294959104))->flags;

(insn 111 110 112 include/linux/thread_info.h:84 (set (reg:SI 232)
        (and:SI (reg:SI 202 [ sp.92 ])
            (const_int -8129 [0xffffffffffffe03f]))) -1 (nil))

(insn 112 111 0 include/linux/thread_info.h:84 (set (reg/f:SI 200 [ D.25774 ])
        (and:SI (reg:SI 232)
            (const_int -64 [0xffffffffffffffc0]))) -1 (expr_list:REG_EQUAL (and:SI (reg:SI 202 [ sp.92 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

;; D.25769 ={v} *D.25774;

(insn 113 112 0 include/asm-generic/bitops/non-atomic.h:105 (set (reg:SI 201 [ D.25769 ])
        (mem/v:SI (reg/f:SI 200 [ D.25774 ]) [0 S4 A32])) -1 (nil))

;; if ((int) (D.25769 >> 20) & 1 != 0)

(insn 114 113 115 arch/arm/kernel/signal.c:726 (set (reg:SI 233)
        (and:SI (reg:SI 201 [ D.25769 ])
            (const_int 1048576 [0x100000]))) -1 (nil))

(insn 115 114 116 arch/arm/kernel/signal.c:726 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 233)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 116 115 0 arch/arm/kernel/signal.c:726 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 20

;; sp.92 = sp;

(insn 118 117 0 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 199 [ sp.92 ])
        (reg/v:SI 13 sp [ sp ])) -1 (nil))

;; oldset = &((struct thread_info *) (sp.92 & 4294959104))->task->saved_sigmask;

(insn 119 118 120 arch/arm/kernel/signal.c:727 (set (reg:SI 235)
        (and:SI (reg:SI 199 [ sp.92 ])
            (const_int -8129 [0xffffffffffffe03f]))) -1 (nil))

(insn 120 119 121 arch/arm/kernel/signal.c:727 (set (reg:SI 234)
        (and:SI (reg:SI 235)
            (const_int -64 [0xffffffffffffffc0]))) -1 (expr_list:REG_EQUAL (and:SI (reg:SI 199 [ sp.92 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 121 120 122 arch/arm/kernel/signal.c:727 (set (reg:SI 236)
        (mem/s/f/j:SI (plus:SI (reg:SI 234)
                (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32])) -1 (nil))

(insn 122 121 0 arch/arm/kernel/signal.c:727 (set (reg/v/f:SI 206 [ oldset ])
        (plus:SI (reg:SI 236)
            (const_int 960 [0x3c0]))) -1 (nil))

;; Generating RTL for gimple basic block 21

;; 

(code_label 125 124 126 33 "" [0 uses])

(note 126 125 0 NOTE_INSN_BASIC_BLOCK)

;; sp.92 = sp;

(insn 127 126 0 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 198 [ sp.92 ])
        (reg/v:SI 13 sp [ sp ])) -1 (nil))

;; oldset = &((struct thread_info *) (sp.92 & 4294959104))->task->blocked;

(insn 128 127 129 arch/arm/kernel/signal.c:729 (set (reg:SI 238)
        (and:SI (reg:SI 198 [ sp.92 ])
            (const_int -8129 [0xffffffffffffe03f]))) -1 (nil))

(insn 129 128 130 arch/arm/kernel/signal.c:729 (set (reg:SI 237)
        (and:SI (reg:SI 238)
            (const_int -64 [0xffffffffffffffc0]))) -1 (expr_list:REG_EQUAL (and:SI (reg:SI 198 [ sp.92 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 130 129 131 arch/arm/kernel/signal.c:729 (set (reg:SI 239)
        (mem/s/f/j:SI (plus:SI (reg:SI 237)
                (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32])) -1 (nil))

(insn 131 130 0 arch/arm/kernel/signal.c:729 (set (reg/v/f:SI 206 [ oldset ])
        (plus:SI (reg:SI 239)
            (const_int 944 [0x3b0]))) -1 (nil))

;; Generating RTL for gimple basic block 22

;; 

(code_label 132 131 133 34 "" [0 uses])

(note 133 132 0 NOTE_INSN_BASIC_BLOCK)

;; sp.92 = sp;

(insn 134 133 0 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 149 [ sp.92 ])
        (reg/v:SI 13 sp [ sp ])) -1 (nil))

;; sp.92 = sp;

(insn 135 134 0 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 150 [ sp.92 ])
        (reg/v:SI 13 sp [ sp ])) -1 (nil))

;; tsk = ((struct thread_info *) (sp.92 & 4294959104))->task;

(insn 136 135 137 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/current.h:10 (set (reg:SI 241)
        (and:SI (reg:SI 150 [ sp.92 ])
            (const_int -8129 [0xffffffffffffe03f]))) -1 (nil))

(insn 137 136 138 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/current.h:10 (set (reg:SI 240)
        (and:SI (reg:SI 241)
            (const_int -64 [0xffffffffffffffc0]))) -1 (expr_list:REG_EQUAL (and:SI (reg:SI 150 [ sp.92 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 138 137 0 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/current.h:10 (set (reg/v/f:SI 147 [ tsk ])
        (mem/s/f/j:SI (plus:SI (reg:SI 240)
                (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32])) -1 (nil))

;; if (signr <= 31)

(insn 139 138 140 arch/arm/kernel/signal.c:616 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 207 [ signr ])
            (const_int 31 [0x1f]))) -1 (nil))

(jump_insn 140 139 0 arch/arm/kernel/signal.c:616 (set (pc)
        (if_then_else (gt (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 23

;; D.26019 = ((struct thread_info *) (sp.92 & 4294959104))->exec_domain;

(insn 142 141 143 arch/arm/kernel/signal.c:616 discrim 1 (set (reg:SI 243)
        (and:SI (reg:SI 149 [ sp.92 ])
            (const_int -8129 [0xffffffffffffe03f]))) -1 (nil))

(insn 143 142 144 arch/arm/kernel/signal.c:616 discrim 1 (set (reg:SI 242)
        (and:SI (reg:SI 243)
            (const_int -64 [0xffffffffffffffc0]))) -1 (expr_list:REG_EQUAL (and:SI (reg:SI 149 [ sp.92 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 144 143 0 arch/arm/kernel/signal.c:616 discrim 1 (set (reg/f:SI 143 [ D.26019 ])
        (mem/s/f/j:SI (plus:SI (reg:SI 242)
                (const_int 16 [0x10])) [0 <variable>.exec_domain+0 S4 A64])) -1 (nil))

;; if (D.26019 != 0B)

(insn 145 144 146 arch/arm/kernel/signal.c:616 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/f:SI 143 [ D.26019 ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 146 145 0 arch/arm/kernel/signal.c:616 discrim 1 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 1500 [0x5dc])
        (nil)))

;; Generating RTL for gimple basic block 24

;; D.26018 = D.26019->signal_invmap;

(insn 148 147 0 arch/arm/kernel/signal.c:616 discrim 2 (set (reg/f:SI 144 [ D.26018 ])
        (mem/s/f/j:SI (plus:SI (reg/f:SI 143 [ D.26019 ])
                (const_int 16 [0x10])) [0 <variable>.signal_invmap+0 S4 A32])) -1 (nil))

;; if (D.26018 != 0B)

(insn 149 148 150 arch/arm/kernel/signal.c:616 discrim 2 (set (reg:CC 24 cc)
        (compare:CC (reg/f:SI 144 [ D.26018 ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 150 149 0 arch/arm/kernel/signal.c:616 discrim 2 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 1500 [0x5dc])
        (nil)))

;; Generating RTL for gimple basic block 25

;; D.26014 = *(D.26018 + (long unsigned int) signr * 4);

(insn 152 151 0 arch/arm/kernel/signal.c:617 (set (reg:SI 145 [ D.26014 ])
        (mem:SI (plus:SI (mult:SI (reg/v:SI 207 [ signr ])
                    (const_int 4 [0x4]))
                (reg/f:SI 144 [ D.26018 ])) [0 S4 A32])) -1 (nil))

;; signr.423 = (int) D.26014;

(insn 153 152 0 arch/arm/kernel/signal.c:617 (set (reg/v:SI 133 [ signr.423 ])
        (reg:SI 145 [ D.26014 ])) -1 (nil))

;; Generating RTL for gimple basic block 26

;; 

(code_label 156 155 157 35 "" [0 uses])

(note 157 156 0 NOTE_INSN_BASIC_BLOCK)

;; signr.423 = signr;

(insn 158 157 0 arch/arm/kernel/signal.c:617 (set (reg/v:SI 133 [ signr.423 ])
        (reg/v:SI 207 [ signr ])) -1 (nil))

;; Generating RTL for gimple basic block 27

;; 

(code_label 159 158 160 36 "" [0 uses])

(note 160 159 0 NOTE_INSN_BASIC_BLOCK)

;; D.26013 = ka.sa.sa_flags;

(insn 161 160 0 arch/arm/kernel/signal.c:622 (set (reg:SI 146 [ D.26013 ])
        (mem/s/j/c:SI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -28 [0xffffffffffffffe4])) [0 ka.sa.sa_flags+0 S4 A32])) -1 (nil))

;; if (D.26013 & 4 != 0)

(insn 162 161 163 arch/arm/kernel/signal.c:622 (set (reg:SI 244)
        (and:SI (reg:SI 146 [ D.26013 ])
            (const_int 4 [0x4]))) -1 (nil))

(insn 163 162 164 arch/arm/kernel/signal.c:622 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 244)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 164 163 0 arch/arm/kernel/signal.c:622 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 28

;; sp = regs->uregs[13];

(insn 166 165 0 arch/arm/kernel/signal.c:442 (set (reg/v:SI 158 [ sp ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 213 [ regs ])
                (const_int 52 [0x34])) [0 <variable>.uregs+52 S4 A32])) -1 (nil))

;; if (D.26013 & 134217728 != 0)

(insn 167 166 168 arch/arm/kernel/signal.c:448 (set (reg:SI 245)
        (and:SI (reg:SI 146 [ D.26013 ])
            (const_int 134217728 [0x8000000]))) -1 (nil))

(insn 168 167 169 arch/arm/kernel/signal.c:448 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 245)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 169 168 0 arch/arm/kernel/signal.c:448 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 29

;; sp.92 = sp;

(insn 171 170 0 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 165 [ sp.92 ])
        (reg/v:SI 13 sp [ sp ])) -1 (nil))

;; if (((struct thread_info *) (sp.92 & 4294959104))->task->sas_ss_size != 0)

(insn 172 171 173 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 247)
        (and:SI (reg:SI 165 [ sp.92 ])
            (const_int -8129 [0xffffffffffffe03f]))) -1 (nil))

(insn 173 172 174 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 246)
        (and:SI (reg:SI 247)
            (const_int -64 [0xffffffffffffffc0]))) -1 (expr_list:REG_EQUAL (and:SI (reg:SI 165 [ sp.92 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 174 173 175 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg/f:SI 248)
        (mem/s/f/j:SI (plus:SI (reg:SI 246)
                (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32])) -1 (nil))

(insn 175 174 176 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 249)
        (mem/s/j:SI (plus:SI (reg/f:SI 248)
                (const_int 988 [0x3dc])) [0 <variable>.sas_ss_size+0 S4 A32])) -1 (nil))

(insn 176 175 177 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 249)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 177 176 0 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 30

;; sp.92 = sp;

(insn 179 178 0 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 162 [ sp.92 ])
        (reg/v:SI 13 sp [ sp ])) -1 (nil))

;; if (sp > ((struct thread_info *) (sp.92 & 4294959104))->task->sas_ss_sp)

(insn 180 179 181 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 251)
        (and:SI (reg:SI 162 [ sp.92 ])
            (const_int -8129 [0xffffffffffffe03f]))) -1 (nil))

(insn 181 180 182 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 250)
        (and:SI (reg:SI 251)
            (const_int -64 [0xffffffffffffffc0]))) -1 (expr_list:REG_EQUAL (and:SI (reg:SI 162 [ sp.92 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 182 181 183 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg/f:SI 252)
        (mem/s/f/j:SI (plus:SI (reg:SI 250)
                (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32])) -1 (nil))

(insn 183 182 184 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 253)
        (mem/s/j:SI (plus:SI (reg/f:SI 252)
                (const_int 984 [0x3d8])) [0 <variable>.sas_ss_sp+0 S4 A64])) -1 (nil))

(insn 184 183 185 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 158 [ sp ])
            (reg:SI 253))) -1 (nil))

(jump_insn 185 184 0 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (pc)
        (if_then_else (leu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 31

;; sp.92 = sp;

(insn 187 186 0 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 163 [ sp.92 ])
        (reg/v:SI 13 sp [ sp ])) -1 (nil))

;; sp.92 = sp;

(insn 188 187 0 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 164 [ sp.92 ])
        (reg/v:SI 13 sp [ sp ])) -1 (nil))

;; if (sp - ((struct thread_info *) (sp.92 & 4294959104))->task->sas_ss_sp <= ((struct thread_info *) (sp.92 & 4294959104))->task->sas_ss_size)

(insn 189 188 190 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 255)
        (and:SI (reg:SI 163 [ sp.92 ])
            (const_int -8129 [0xffffffffffffe03f]))) -1 (nil))

(insn 190 189 191 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 254)
        (and:SI (reg:SI 255)
            (const_int -64 [0xffffffffffffffc0]))) -1 (expr_list:REG_EQUAL (and:SI (reg:SI 163 [ sp.92 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 191 190 192 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg/f:SI 256)
        (mem/s/f/j:SI (plus:SI (reg:SI 254)
                (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32])) -1 (nil))

(insn 192 191 193 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 258)
        (mem/s/j:SI (plus:SI (reg/f:SI 256)
                (const_int 984 [0x3d8])) [0 <variable>.sas_ss_sp+0 S4 A64])) -1 (nil))

(insn 193 192 194 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 257)
        (minus:SI (reg/v:SI 158 [ sp ])
            (reg:SI 258))) -1 (nil))

(insn 194 193 195 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 260)
        (and:SI (reg:SI 164 [ sp.92 ])
            (const_int -8129 [0xffffffffffffe03f]))) -1 (nil))

(insn 195 194 196 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 259)
        (and:SI (reg:SI 260)
            (const_int -64 [0xffffffffffffffc0]))) -1 (expr_list:REG_EQUAL (and:SI (reg:SI 164 [ sp.92 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 196 195 197 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg/f:SI 261)
        (mem/s/f/j:SI (plus:SI (reg:SI 259)
                (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32])) -1 (nil))

(insn 197 196 198 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 262)
        (mem/s/j:SI (plus:SI (reg/f:SI 261)
                (const_int 988 [0x3dc])) [0 <variable>.sas_ss_size+0 S4 A32])) -1 (nil))

(insn 198 197 199 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 257)
            (reg:SI 262))) -1 (nil))

(jump_insn 199 198 0 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 32

;; 

(code_label 200 199 201 38 "" [0 uses])

(note 201 200 0 NOTE_INSN_BASIC_BLOCK)

;; frame = (void *) (sp + 4294966416 & 4294967288);

(insn 202 201 203 arch/arm/kernel/signal.c:454 (set (reg:SI 263)
        (plus:SI (reg/v:SI 158 [ sp ])
            (const_int -880 [0xfffffffffffffc90]))) -1 (nil))

(insn 203 202 0 arch/arm/kernel/signal.c:454 (set (reg/v/f:SI 159 [ frame ])
        (and:SI (reg:SI 263)
            (const_int -8 [0xfffffffffffffff8]))) -1 (nil))

;; sp.92 = sp;

(insn 204 203 0 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 168 [ sp.92 ])
        (reg/v:SI 13 sp [ sp ])) -1 (nil))

;; __asm__("adds %1, %2, %3; sbcccs %1, %1, %0; movcc %0, #0" : "=&r" flag, "=&r" roksum, "=&r" roksum : "r" frame, "Ir" 880, "0" ((struct thread_info *) (sp.92 & 4294959104))->addr_limit : "Ir" 880, "0" ((struct thread_info *) (sp.92 & 4294959104))->addr_limit : "0" ((struct thread_info *) (sp.92 & 4294959104))->addr_limit : "cc");

(insn 205 204 206 arch/arm/kernel/signal.c:459 (set (reg:SI 265)
        (and:SI (reg:SI 168 [ sp.92 ])
            (const_int -8129 [0xffffffffffffe03f]))) -1 (nil))

(insn 206 205 207 arch/arm/kernel/signal.c:459 (set (reg:SI 264)
        (and:SI (reg:SI 265)
            (const_int -64 [0xffffffffffffffc0]))) -1 (expr_list:REG_EQUAL (and:SI (reg:SI 168 [ sp.92 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 207 206 208 arch/arm/kernel/signal.c:459 (set (reg:SI 266)
        (mem/s/j:SI (plus:SI (reg:SI 264)
                (const_int 8 [0x8])) [0 <variable>.addr_limit+0 S4 A64])) -1 (nil))

(insn 208 207 0 arch/arm/kernel/signal.c:459 (parallel [
            (set (reg/v:SI 160 [ flag ])
                (asm_operands:SI ("adds %1, %2, %3; sbcccs %1, %1, %0; movcc %0, #0") ("=&r") 0 [
                        (reg/v/f:SI 159 [ frame ])
                        (const_int 880 [0x370])
                        (reg:SI 266)
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("Ir") 0)
                        (asm_input:SI ("0") 0)
                    ] 8647573))
            (set (reg/v:SI 161 [ roksum ])
                (asm_operands:SI ("adds %1, %2, %3; sbcccs %1, %1, %0; movcc %0, #0") ("=&r") 1 [
                        (reg/v/f:SI 159 [ frame ])
                        (const_int 880 [0x370])
                        (reg:SI 266)
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("Ir") 0)
                        (asm_input:SI ("0") 0)
                    ] 8647573))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

;; if (flag != 0)

(insn 209 208 210 arch/arm/kernel/signal.c:459 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 160 [ flag ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 210 209 0 arch/arm/kernel/signal.c:459 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 33

;; frame = 0B;

(insn 212 211 0 arch/arm/kernel/signal.c:460 (set (reg/v/f:SI 159 [ frame ])
        (const_int 0 [0x0])) -1 (nil))

;; Generating RTL for gimple basic block 34

;; 

(code_label 213 212 214 40 "" [0 uses])

(note 214 213 0 NOTE_INSN_BASIC_BLOCK)

;; frame = (struct rt_sigframe *) frame;

(insn 215 214 0 arch/arm/kernel/signal.c:565 (set (reg/v/f:SI 170 [ frame ])
        (reg/v/f:SI 159 [ frame ])) -1 (nil))

;; if (frame == 0B)

(insn 216 215 217 arch/arm/kernel/signal.c:569 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 170 [ frame ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 217 216 0 arch/arm/kernel/signal.c:569 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 3017 [0xbc9])
        (nil)))

;; Generating RTL for gimple basic block 35

;; D.25915 = &frame->info;

(insn 219 218 0 arch/arm/kernel/signal.c:572 (set (reg/f:SI 176 [ D.25915 ])
        (reg/v/f:SI 170 [ frame ])) -1 (nil))

;; D.25916 = copy_siginfo_to_user (D.25915, &info);

(insn 220 219 221 arch/arm/kernel/signal.c:572 (set (reg:SI 267)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -160 [0xffffffffffffff60]))) -1 (nil))

(insn 221 220 222 arch/arm/kernel/signal.c:572 (set (reg:SI 0 r0)
        (reg/f:SI 176 [ D.25915 ])) -1 (nil))

(insn 222 221 223 arch/arm/kernel/signal.c:572 (set (reg:SI 1 r1)
        (reg:SI 267)) -1 (nil))

(call_insn 223 222 224 arch/arm/kernel/signal.c:572 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("copy_siginfo_to_user") [flags 0x41] <function_decl 0x512b7280 copy_siginfo_to_user>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 224 223 0 arch/arm/kernel/signal.c:572 (set (reg:SI 175 [ D.25916 ])
        (reg:SI 0 r0)) -1 (nil))

;; __asm__ __volatile__("1:	str	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection" : "=r" err : "r" 0, "r" (long unsigned int) &frame->sig.uc.uc_flags, "i" -14, "0" D.25916 : "r" (long unsigned int) &frame->sig.uc.uc_flags, "i" -14, "0" D.25916 : "i" -14, "0" D.25916 : "0" D.25916 : "cc");

(insn 225 224 226 arch/arm/kernel/signal.c:574 discrim 4 (set (reg:SI 268)
        (const_int 0 [0x0])) -1 (nil))

(insn 226 225 227 arch/arm/kernel/signal.c:574 discrim 4 (set (reg:SI 269)
        (plus:SI (reg/v/f:SI 170 [ frame ])
            (const_int 128 [0x80]))) -1 (nil))

(insn 227 226 0 arch/arm/kernel/signal.c:574 discrim 4 (parallel [
            (set (reg/v:SI 169 [ err ])
                (asm_operands/v:SI ("1:	str	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 268)
                        (reg:SI 269)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg:SI 175 [ D.25916 ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8690844))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

;; __asm__ __volatile__("1:	str	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection" : "=r" err : "r" 0B, "r" (long unsigned int) &frame->sig.uc.uc_link, "i" -14, "0" err : "r" (long unsigned int) &frame->sig.uc.uc_link, "i" -14, "0" err : "i" -14, "0" err : "0" err : "cc");

(insn 228 227 229 arch/arm/kernel/signal.c:575 discrim 4 (set (reg:SI 270)
        (const_int 0 [0x0])) -1 (nil))

(insn 229 228 230 arch/arm/kernel/signal.c:575 discrim 4 (set (reg:SI 271)
        (plus:SI (reg/v/f:SI 170 [ frame ])
            (const_int 132 [0x84]))) -1 (nil))

(insn 230 229 0 arch/arm/kernel/signal.c:575 discrim 4 (parallel [
            (set (reg/v:SI 169 [ err ])
                (asm_operands/v:SI ("1:	str	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 270)
                        (reg:SI 271)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 169 [ err ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8690849))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

;; __memzero (&stack, 12);

(insn 231 230 232 arch/arm/kernel/signal.c:577 discrim 1 (set (reg:SI 272)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -12 [0xfffffffffffffff4]))) -1 (nil))

(insn 232 231 233 arch/arm/kernel/signal.c:577 discrim 1 (set (reg:SI 0 r0)
        (reg:SI 272)) -1 (nil))

(insn 233 232 234 arch/arm/kernel/signal.c:577 discrim 1 (set (reg:SI 1 r1)
        (const_int 12 [0xc])) -1 (nil))

(call_insn 234 233 0 arch/arm/kernel/signal.c:577 discrim 1 (parallel [
            (call (mem:SI (symbol_ref:SI ("__memzero") [flags 0x41] <function_decl 0x5118a980 __memzero>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

;; sp.92 = sp;

(insn 235 234 0 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 157 [ sp.92 ])
        (reg/v:SI 13 sp [ sp ])) -1 (nil))

;; stack.ss_sp = (void *) (void *) ((struct thread_info *) (sp.92 & 4294959104))->task->sas_ss_sp;

(insn 236 235 237 arch/arm/kernel/signal.c:578 (set (reg:SI 274)
        (and:SI (reg:SI 157 [ sp.92 ])
            (const_int -8129 [0xffffffffffffe03f]))) -1 (nil))

(insn 237 236 238 arch/arm/kernel/signal.c:578 (set (reg:SI 273)
        (and:SI (reg:SI 274)
            (const_int -64 [0xffffffffffffffc0]))) -1 (expr_list:REG_EQUAL (and:SI (reg:SI 157 [ sp.92 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 238 237 239 arch/arm/kernel/signal.c:578 (set (reg/f:SI 275)
        (mem/s/f/j:SI (plus:SI (reg:SI 273)
                (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32])) -1 (nil))

(insn 239 238 240 arch/arm/kernel/signal.c:578 (set (reg:SI 276)
        (mem/s/j:SI (plus:SI (reg/f:SI 275)
                (const_int 984 [0x3d8])) [0 <variable>.sas_ss_sp+0 S4 A64])) -1 (nil))

(insn 240 239 0 arch/arm/kernel/signal.c:578 (set (mem/s/f/j/c:SI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 stack.ss_sp+0 S4 A32])
        (reg:SI 276)) -1 (nil))

;; D.25921 = regs->uregs[13];

(insn 241 240 0 arch/arm/kernel/signal.c:579 (set (reg:SI 174 [ D.25921 ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 213 [ regs ])
                (const_int 52 [0x34])) [0 <variable>.uregs+52 S4 A32])) -1 (nil))

;; sp.92 = sp;

(insn 242 241 0 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 152 [ sp.92 ])
        (reg/v:SI 13 sp [ sp ])) -1 (nil))

;; if (((struct thread_info *) (sp.92 & 4294959104))->task->sas_ss_size != 0)

(insn 243 242 244 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 278)
        (and:SI (reg:SI 152 [ sp.92 ])
            (const_int -8129 [0xffffffffffffe03f]))) -1 (nil))

(insn 244 243 245 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 277)
        (and:SI (reg:SI 278)
            (const_int -64 [0xffffffffffffffc0]))) -1 (expr_list:REG_EQUAL (and:SI (reg:SI 152 [ sp.92 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 245 244 246 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg/f:SI 279)
        (mem/s/f/j:SI (plus:SI (reg:SI 277)
                (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32])) -1 (nil))

(insn 246 245 247 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 280)
        (mem/s/j:SI (plus:SI (reg/f:SI 279)
                (const_int 988 [0x3dc])) [0 <variable>.sas_ss_size+0 S4 A32])) -1 (nil))

(insn 247 246 248 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 280)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 248 247 0 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 36

;; D.25977 = 2;

(insn 250 249 0 include/linux/sched.h:2213 discrim 1 (set (reg:SI 156 [ D.25977 ])
        (const_int 2 [0x2])) -1 (nil))

;; Generating RTL for gimple basic block 37

;; 

(code_label 253 252 254 42 "" [0 uses])

(note 254 253 0 NOTE_INSN_BASIC_BLOCK)

;; sp.92 = sp;

(insn 255 254 0 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 155 [ sp.92 ])
        (reg/v:SI 13 sp [ sp ])) -1 (nil))

;; if (D.25921 > ((struct thread_info *) (sp.92 & 4294959104))->task->sas_ss_sp)

(insn 256 255 257 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 282)
        (and:SI (reg:SI 155 [ sp.92 ])
            (const_int -8129 [0xffffffffffffe03f]))) -1 (nil))

(insn 257 256 258 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 281)
        (and:SI (reg:SI 282)
            (const_int -64 [0xffffffffffffffc0]))) -1 (expr_list:REG_EQUAL (and:SI (reg:SI 155 [ sp.92 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 258 257 259 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg/f:SI 283)
        (mem/s/f/j:SI (plus:SI (reg:SI 281)
                (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32])) -1 (nil))

(insn 259 258 260 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 284)
        (mem/s/j:SI (plus:SI (reg/f:SI 283)
                (const_int 984 [0x3d8])) [0 <variable>.sas_ss_sp+0 S4 A64])) -1 (nil))

(insn 260 259 261 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 174 [ D.25921 ])
            (reg:SI 284))) -1 (nil))

(jump_insn 261 260 0 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 38

;; D.25977 = 0;

(insn 263 262 0 include/linux/sched.h:2206 discrim 2 (set (reg:SI 156 [ D.25977 ])
        (const_int 0 [0x0])) -1 (nil))

;; Generating RTL for gimple basic block 39

;; 

(code_label 266 265 267 44 "" [0 uses])

(note 267 266 0 NOTE_INSN_BASIC_BLOCK)

;; sp.92 = sp;

(insn 268 267 0 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 154 [ sp.92 ])
        (reg/v:SI 13 sp [ sp ])) -1 (nil))

;; sp.92 = sp;

(insn 269 268 0 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 153 [ sp.92 ])
        (reg/v:SI 13 sp [ sp ])) -1 (nil))

;; D.25977 = (int) (D.25921 - ((struct thread_info *) (sp.92 & 4294959104))->task->sas_ss_sp <= ((struct thread_info *) (sp.92 & 4294959104))->task->sas_ss_size);

(insn 270 269 271 include/linux/sched.h:2206 discrim 3 (set (reg:SI 286)
        (and:SI (reg:SI 154 [ sp.92 ])
            (const_int -8129 [0xffffffffffffe03f]))) -1 (nil))

(insn 271 270 272 include/linux/sched.h:2206 discrim 3 (set (reg:SI 285)
        (and:SI (reg:SI 286)
            (const_int -64 [0xffffffffffffffc0]))) -1 (expr_list:REG_EQUAL (and:SI (reg:SI 154 [ sp.92 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 272 271 273 include/linux/sched.h:2206 discrim 3 (set (reg/f:SI 287)
        (mem/s/f/j:SI (plus:SI (reg:SI 285)
                (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32])) -1 (nil))

(insn 273 272 274 include/linux/sched.h:2206 discrim 3 (set (reg:SI 289)
        (mem/s/j:SI (plus:SI (reg/f:SI 287)
                (const_int 984 [0x3d8])) [0 <variable>.sas_ss_sp+0 S4 A64])) -1 (nil))

(insn 274 273 275 include/linux/sched.h:2206 discrim 3 (set (reg:SI 288)
        (minus:SI (reg:SI 174 [ D.25921 ])
            (reg:SI 289))) -1 (nil))

(insn 275 274 276 include/linux/sched.h:2206 discrim 3 (set (reg:SI 291)
        (and:SI (reg:SI 153 [ sp.92 ])
            (const_int -8129 [0xffffffffffffe03f]))) -1 (nil))

(insn 276 275 277 include/linux/sched.h:2206 discrim 3 (set (reg:SI 290)
        (and:SI (reg:SI 291)
            (const_int -64 [0xffffffffffffffc0]))) -1 (expr_list:REG_EQUAL (and:SI (reg:SI 153 [ sp.92 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 277 276 278 include/linux/sched.h:2206 discrim 3 (set (reg/f:SI 292)
        (mem/s/f/j:SI (plus:SI (reg:SI 290)
                (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32])) -1 (nil))

(insn 278 277 279 include/linux/sched.h:2206 discrim 3 (set (reg:SI 294)
        (mem/s/j:SI (plus:SI (reg/f:SI 292)
                (const_int 988 [0x3dc])) [0 <variable>.sas_ss_size+0 S4 A32])) -1 (nil))

(insn 279 278 280 include/linux/sched.h:2206 discrim 3 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 288)
            (reg:SI 294))) -1 (nil))

(insn 280 279 281 include/linux/sched.h:2206 discrim 3 (set (reg:SI 295)
        (leu:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) -1 (nil))

(insn 281 280 0 include/linux/sched.h:2206 discrim 3 (set (reg:SI 156 [ D.25977 ])
        (reg:SI 295)) -1 (nil))

;; Generating RTL for gimple basic block 40

;; 

(code_label 282 281 283 43 "" [0 uses])

(note 283 282 0 NOTE_INSN_BASIC_BLOCK)

;; stack.ss_flags = D.25977;

(insn 284 283 0 arch/arm/kernel/signal.c:579 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -8 [0xfffffffffffffff8])) [0 stack.ss_flags+0 S4 A32])
        (reg:SI 156 [ D.25977 ])) -1 (nil))

;; sp.92 = sp;

(insn 285 284 0 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 151 [ sp.92 ])
        (reg/v:SI 13 sp [ sp ])) -1 (nil))

;; stack.ss_size = ((struct thread_info *) (sp.92 & 4294959104))->task->sas_ss_size;

(insn 286 285 287 arch/arm/kernel/signal.c:580 (set (reg:SI 297)
        (and:SI (reg:SI 151 [ sp.92 ])
            (const_int -8129 [0xffffffffffffe03f]))) -1 (nil))

(insn 287 286 288 arch/arm/kernel/signal.c:580 (set (reg:SI 296)
        (and:SI (reg:SI 297)
            (const_int -64 [0xffffffffffffffc0]))) -1 (expr_list:REG_EQUAL (and:SI (reg:SI 151 [ sp.92 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 288 287 289 arch/arm/kernel/signal.c:580 (set (reg/f:SI 298)
        (mem/s/f/j:SI (plus:SI (reg:SI 296)
                (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32])) -1 (nil))

(insn 289 288 290 arch/arm/kernel/signal.c:580 (set (reg:SI 299)
        (mem/s/j:SI (plus:SI (reg/f:SI 298)
                (const_int 988 [0x3dc])) [0 <variable>.sas_ss_size+0 S4 A32])) -1 (nil))

(insn 290 289 0 arch/arm/kernel/signal.c:580 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 stack.ss_size+0 S4 A32])
        (reg:SI 299)) -1 (nil))

;; D.25925 = __copy_to_user (&frame->sig.uc.uc_stack, &stack, 12);

(insn 291 290 292 arch/arm/kernel/signal.c:581 (set (reg:SI 300)
        (plus:SI (reg/v/f:SI 170 [ frame ])
            (const_int 136 [0x88]))) -1 (nil))

(insn 292 291 293 arch/arm/kernel/signal.c:581 (set (reg:SI 301)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -12 [0xfffffffffffffff4]))) -1 (nil))

(insn 293 292 294 arch/arm/kernel/signal.c:581 (set (reg:SI 0 r0)
        (reg:SI 300)) -1 (nil))

(insn 294 293 295 arch/arm/kernel/signal.c:581 (set (reg:SI 1 r1)
        (reg:SI 301)) -1 (nil))

(insn 295 294 296 arch/arm/kernel/signal.c:581 (set (reg:SI 2 r2)
        (const_int 12 [0xc])) -1 (nil))

(call_insn 296 295 297 arch/arm/kernel/signal.c:581 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__copy_to_user") [flags 0x41] <function_decl 0x10f3df00 __copy_to_user>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 297 296 0 arch/arm/kernel/signal.c:581 (set (reg:SI 173 [ D.25925 ])
        (reg:SI 0 r0)) -1 (nil))

;; D.25926 = D.25925 | (long unsigned int) err;

(insn 298 297 0 arch/arm/kernel/signal.c:581 (set (reg:SI 172 [ D.25926 ])
        (ior:SI (reg:SI 173 [ D.25925 ])
            (reg/v:SI 169 [ err ]))) -1 (nil))

;; D.25928 = setup_sigframe (&frame->sig, regs, oldset);

(insn 299 298 300 arch/arm/kernel/signal.c:583 (set (reg:SI 302)
        (plus:SI (reg/v/f:SI 170 [ frame ])
            (const_int 128 [0x80]))) -1 (nil))

(insn 300 299 301 arch/arm/kernel/signal.c:583 (set (reg:SI 0 r0)
        (reg:SI 302)) -1 (nil))

(insn 301 300 302 arch/arm/kernel/signal.c:583 (set (reg:SI 1 r1)
        (reg/v/f:SI 213 [ regs ])) -1 (nil))

(insn 302 301 303 arch/arm/kernel/signal.c:583 (set (reg:SI 2 r2)
        (reg/v/f:SI 206 [ oldset ])) -1 (nil))

(call_insn 303 302 304 arch/arm/kernel/signal.c:583 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("setup_sigframe") [flags 0x3] <function_decl 0x1140a680 setup_sigframe>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 304 303 0 arch/arm/kernel/signal.c:583 (set (reg:SI 171 [ D.25928 ])
        (reg:SI 0 r0)) -1 (nil))

;; ret = (int) D.25926 | D.25928;

(insn 305 304 0 arch/arm/kernel/signal.c:583 (set (reg/v:SI 148 [ ret ])
        (ior:SI (reg:SI 172 [ D.25926 ])
            (reg:SI 171 [ D.25928 ]))) -1 (nil))

;; if (ret == 0)

(insn 306 305 307 arch/arm/kernel/signal.c:584 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 148 [ ret ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 307 306 0 arch/arm/kernel/signal.c:584 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil)))

;; Generating RTL for gimple basic block 41

;; ret = setup_return (regs, &ka, &frame->sig.retcode[0], frame, signr.423);

(insn 309 308 310 arch/arm/kernel/signal.c:585 (set (reg:SI 303)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -32 [0xffffffffffffffe0]))) -1 (nil))

(insn 310 309 311 arch/arm/kernel/signal.c:585 (set (reg:SI 304)
        (plus:SI (reg/v/f:SI 170 [ frame ])
            (const_int 872 [0x368]))) -1 (nil))

(insn 311 310 312 arch/arm/kernel/signal.c:585 (set (mem:SI (reg/f:SI 131 virtual-outgoing-args) [0 S4 A32])
        (reg/v:SI 133 [ signr.423 ])) -1 (nil))

(insn 312 311 313 arch/arm/kernel/signal.c:585 (set (reg:SI 0 r0)
        (reg/v/f:SI 213 [ regs ])) -1 (nil))

(insn 313 312 314 arch/arm/kernel/signal.c:585 (set (reg:SI 1 r1)
        (reg:SI 303)) -1 (nil))

(insn 314 313 315 arch/arm/kernel/signal.c:585 (set (reg:SI 2 r2)
        (reg:SI 304)) -1 (nil))

(insn 315 314 316 arch/arm/kernel/signal.c:585 (set (reg:SI 3 r3)
        (reg/v/f:SI 170 [ frame ])) -1 (nil))

(call_insn 316 315 317 arch/arm/kernel/signal.c:585 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("setup_return") [flags 0x3] <function_decl 0x1140a880 setup_return>) [0 S4 A32])
                    (const_int 8 [0x8])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 317 316 0 arch/arm/kernel/signal.c:585 (set (reg/v:SI 148 [ ret ])
        (reg:SI 0 r0)) -1 (nil))

;; if (ret == 0)

(insn 318 317 319 arch/arm/kernel/signal.c:587 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 148 [ ret ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 319 318 0 arch/arm/kernel/signal.c:587 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 0 [0x0])
        (nil)))

;; Generating RTL for gimple basic block 42

;; regs->uregs[1] = (long unsigned int) (long unsigned int) D.25915;

(insn 321 320 0 arch/arm/kernel/signal.c:593 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 213 [ regs ])
                (const_int 4 [0x4])) [0 <variable>.uregs+4 S4 A32])
        (reg/f:SI 176 [ D.25915 ])) -1 (nil))

;; regs->uregs[2] = (long unsigned int) (long unsigned int) &frame->sig.uc;

(insn 322 321 323 arch/arm/kernel/signal.c:594 (set (reg:SI 305)
        (plus:SI (reg/v/f:SI 170 [ frame ])
            (const_int 128 [0x80]))) -1 (nil))

(insn 323 322 0 arch/arm/kernel/signal.c:594 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 213 [ regs ])
                (const_int 8 [0x8])) [0 <variable>.uregs+8 S4 A32])
        (reg:SI 305)) -1 (nil))

;; Generating RTL for gimple basic block 43

;; 

(code_label 326 325 327 37 "" [0 uses])

(note 327 326 0 NOTE_INSN_BASIC_BLOCK)

;; sp = regs->uregs[13];

(insn 328 327 0 arch/arm/kernel/signal.c:442 (set (reg/v:SI 177 [ sp ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 213 [ regs ])
                (const_int 52 [0x34])) [0 <variable>.uregs+52 S4 A32])) -1 (nil))

;; if (D.26013 & 134217728 != 0)

(insn 329 328 330 arch/arm/kernel/signal.c:448 (set (reg:SI 306)
        (and:SI (reg:SI 146 [ D.26013 ])
            (const_int 134217728 [0x8000000]))) -1 (nil))

(insn 330 329 331 arch/arm/kernel/signal.c:448 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 306)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 331 330 0 arch/arm/kernel/signal.c:448 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 44

;; sp.92 = sp;

(insn 333 332 0 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 184 [ sp.92 ])
        (reg/v:SI 13 sp [ sp ])) -1 (nil))

;; if (((struct thread_info *) (sp.92 & 4294959104))->task->sas_ss_size != 0)

(insn 334 333 335 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 308)
        (and:SI (reg:SI 184 [ sp.92 ])
            (const_int -8129 [0xffffffffffffe03f]))) -1 (nil))

(insn 335 334 336 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 307)
        (and:SI (reg:SI 308)
            (const_int -64 [0xffffffffffffffc0]))) -1 (expr_list:REG_EQUAL (and:SI (reg:SI 184 [ sp.92 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 336 335 337 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg/f:SI 309)
        (mem/s/f/j:SI (plus:SI (reg:SI 307)
                (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32])) -1 (nil))

(insn 337 336 338 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 310)
        (mem/s/j:SI (plus:SI (reg/f:SI 309)
                (const_int 988 [0x3dc])) [0 <variable>.sas_ss_size+0 S4 A32])) -1 (nil))

(insn 338 337 339 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 310)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 339 338 0 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 45

;; sp.92 = sp;

(insn 341 340 0 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 181 [ sp.92 ])
        (reg/v:SI 13 sp [ sp ])) -1 (nil))

;; if (sp > ((struct thread_info *) (sp.92 & 4294959104))->task->sas_ss_sp)

(insn 342 341 343 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 312)
        (and:SI (reg:SI 181 [ sp.92 ])
            (const_int -8129 [0xffffffffffffe03f]))) -1 (nil))

(insn 343 342 344 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 311)
        (and:SI (reg:SI 312)
            (const_int -64 [0xffffffffffffffc0]))) -1 (expr_list:REG_EQUAL (and:SI (reg:SI 181 [ sp.92 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 344 343 345 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg/f:SI 313)
        (mem/s/f/j:SI (plus:SI (reg:SI 311)
                (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32])) -1 (nil))

(insn 345 344 346 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 314)
        (mem/s/j:SI (plus:SI (reg/f:SI 313)
                (const_int 984 [0x3d8])) [0 <variable>.sas_ss_sp+0 S4 A64])) -1 (nil))

(insn 346 345 347 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 177 [ sp ])
            (reg:SI 314))) -1 (nil))

(jump_insn 347 346 0 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (pc)
        (if_then_else (leu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 46

;; sp.92 = sp;

(insn 349 348 0 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 182 [ sp.92 ])
        (reg/v:SI 13 sp [ sp ])) -1 (nil))

;; sp.92 = sp;

(insn 350 349 0 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 183 [ sp.92 ])
        (reg/v:SI 13 sp [ sp ])) -1 (nil))

;; if (sp - ((struct thread_info *) (sp.92 & 4294959104))->task->sas_ss_sp <= ((struct thread_info *) (sp.92 & 4294959104))->task->sas_ss_size)

(insn 351 350 352 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 316)
        (and:SI (reg:SI 182 [ sp.92 ])
            (const_int -8129 [0xffffffffffffe03f]))) -1 (nil))

(insn 352 351 353 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 315)
        (and:SI (reg:SI 316)
            (const_int -64 [0xffffffffffffffc0]))) -1 (expr_list:REG_EQUAL (and:SI (reg:SI 182 [ sp.92 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 353 352 354 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg/f:SI 317)
        (mem/s/f/j:SI (plus:SI (reg:SI 315)
                (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32])) -1 (nil))

(insn 354 353 355 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 319)
        (mem/s/j:SI (plus:SI (reg/f:SI 317)
                (const_int 984 [0x3d8])) [0 <variable>.sas_ss_sp+0 S4 A64])) -1 (nil))

(insn 355 354 356 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 318)
        (minus:SI (reg/v:SI 177 [ sp ])
            (reg:SI 319))) -1 (nil))

(insn 356 355 357 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 321)
        (and:SI (reg:SI 183 [ sp.92 ])
            (const_int -8129 [0xffffffffffffe03f]))) -1 (nil))

(insn 357 356 358 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 320)
        (and:SI (reg:SI 321)
            (const_int -64 [0xffffffffffffffc0]))) -1 (expr_list:REG_EQUAL (and:SI (reg:SI 183 [ sp.92 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 358 357 359 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg/f:SI 322)
        (mem/s/f/j:SI (plus:SI (reg:SI 320)
                (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32])) -1 (nil))

(insn 359 358 360 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 323)
        (mem/s/j:SI (plus:SI (reg/f:SI 322)
                (const_int 988 [0x3dc])) [0 <variable>.sas_ss_size+0 S4 A32])) -1 (nil))

(insn 360 359 361 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 318)
            (reg:SI 323))) -1 (nil))

(jump_insn 361 360 0 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 47

;; 

(code_label 362 361 363 46 "" [0 uses])

(note 363 362 0 NOTE_INSN_BASIC_BLOCK)

;; frame = (void *) (sp + 4294966544 & 4294967288);

(insn 364 363 365 arch/arm/kernel/signal.c:454 (set (reg:SI 324)
        (plus:SI (reg/v:SI 177 [ sp ])
            (const_int -752 [0xfffffffffffffd10]))) -1 (nil))

(insn 365 364 0 arch/arm/kernel/signal.c:454 (set (reg/v/f:SI 178 [ frame ])
        (and:SI (reg:SI 324)
            (const_int -8 [0xfffffffffffffff8]))) -1 (nil))

;; sp.92 = sp;

(insn 366 365 0 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 187 [ sp.92 ])
        (reg/v:SI 13 sp [ sp ])) -1 (nil))

;; __asm__("adds %1, %2, %3; sbcccs %1, %1, %0; movcc %0, #0" : "=&r" flag, "=&r" roksum, "=&r" roksum : "r" frame, "Ir" 752, "0" ((struct thread_info *) (sp.92 & 4294959104))->addr_limit : "Ir" 752, "0" ((struct thread_info *) (sp.92 & 4294959104))->addr_limit : "0" ((struct thread_info *) (sp.92 & 4294959104))->addr_limit : "cc");

(insn 367 366 368 arch/arm/kernel/signal.c:459 (set (reg:SI 326)
        (and:SI (reg:SI 187 [ sp.92 ])
            (const_int -8129 [0xffffffffffffe03f]))) -1 (nil))

(insn 368 367 369 arch/arm/kernel/signal.c:459 (set (reg:SI 325)
        (and:SI (reg:SI 326)
            (const_int -64 [0xffffffffffffffc0]))) -1 (expr_list:REG_EQUAL (and:SI (reg:SI 187 [ sp.92 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 369 368 370 arch/arm/kernel/signal.c:459 (set (reg:SI 327)
        (mem/s/j:SI (plus:SI (reg:SI 325)
                (const_int 8 [0x8])) [0 <variable>.addr_limit+0 S4 A64])) -1 (nil))

(insn 370 369 0 arch/arm/kernel/signal.c:459 (parallel [
            (set (reg/v:SI 179 [ flag ])
                (asm_operands:SI ("adds %1, %2, %3; sbcccs %1, %1, %0; movcc %0, #0") ("=&r") 0 [
                        (reg/v/f:SI 178 [ frame ])
                        (const_int 752 [0x2f0])
                        (reg:SI 327)
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("Ir") 0)
                        (asm_input:SI ("0") 0)
                    ] 8647573))
            (set (reg/v:SI 180 [ roksum ])
                (asm_operands:SI ("adds %1, %2, %3; sbcccs %1, %1, %0; movcc %0, #0") ("=&r") 1 [
                        (reg/v/f:SI 178 [ frame ])
                        (const_int 752 [0x2f0])
                        (reg:SI 327)
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("Ir") 0)
                        (asm_input:SI ("0") 0)
                    ] 8647573))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

;; if (flag != 0)

(insn 371 370 372 arch/arm/kernel/signal.c:459 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 179 [ flag ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 372 371 0 arch/arm/kernel/signal.c:459 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 48

;; frame = 0B;

(insn 374 373 0 arch/arm/kernel/signal.c:460 (set (reg/v/f:SI 178 [ frame ])
        (const_int 0 [0x0])) -1 (nil))

;; Generating RTL for gimple basic block 49

;; 

(code_label 375 374 376 48 "" [0 uses])

(note 376 375 0 NOTE_INSN_BASIC_BLOCK)

;; frame = (struct sigframe *) frame;

(insn 377 376 0 arch/arm/kernel/signal.c:543 (set (reg/v/f:SI 189 [ frame ])
        (reg/v/f:SI 178 [ frame ])) -1 (nil))

;; if (frame == 0B)

(insn 378 377 379 arch/arm/kernel/signal.c:546 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 189 [ frame ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 379 378 0 arch/arm/kernel/signal.c:546 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 3017 [0xbc9])
        (nil)))

;; Generating RTL for gimple basic block 50

;; __asm__ __volatile__("1:	str	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection" : "=r" err : "r" 1522778970, "r" (long unsigned int) &frame->uc.uc_flags, "i" -14, "0" 0 : "r" (long unsigned int) &frame->uc.uc_flags, "i" -14, "0" 0 : "i" -14, "0" 0 : "0" 0 : "cc");

(insn 381 380 382 arch/arm/kernel/signal.c:552 discrim 4 (set (reg:SI 328)
        (const_int 1522778970 [0x5ac3c35a])) -1 (nil))

(insn 382 381 383 arch/arm/kernel/signal.c:552 discrim 4 (set (reg:SI 329)
        (const_int 0 [0x0])) -1 (nil))

(insn 383 382 0 arch/arm/kernel/signal.c:552 discrim 4 (parallel [
            (set (reg/v:SI 188 [ err ])
                (asm_operands/v:SI ("1:	str	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 328)
                        (reg/v/f:SI 189 [ frame ])
                        (const_int -14 [0xfffffffffffffff2])
                        (reg:SI 329)
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691018))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

;; D.25873 = setup_sigframe (frame, regs, oldset);

(insn 384 383 385 arch/arm/kernel/signal.c:554 (set (reg:SI 0 r0)
        (reg/v/f:SI 189 [ frame ])) -1 (nil))

(insn 385 384 386 arch/arm/kernel/signal.c:554 (set (reg:SI 1 r1)
        (reg/v/f:SI 213 [ regs ])) -1 (nil))

(insn 386 385 387 arch/arm/kernel/signal.c:554 (set (reg:SI 2 r2)
        (reg/v/f:SI 206 [ oldset ])) -1 (nil))

(call_insn 387 386 388 arch/arm/kernel/signal.c:554 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("setup_sigframe") [flags 0x3] <function_decl 0x1140a680 setup_sigframe>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 388 387 0 arch/arm/kernel/signal.c:554 (set (reg:SI 190 [ D.25873 ])
        (reg:SI 0 r0)) -1 (nil))

;; ret = D.25873 | err;

(insn 389 388 0 arch/arm/kernel/signal.c:554 (set (reg/v:SI 148 [ ret ])
        (ior:SI (reg:SI 190 [ D.25873 ])
            (reg/v:SI 188 [ err ]))) -1 (nil))

;; if (ret == 0)

(insn 390 389 391 arch/arm/kernel/signal.c:555 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 148 [ ret ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 391 390 0 arch/arm/kernel/signal.c:555 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil)))

;; Generating RTL for gimple basic block 51

;; ret = setup_return (regs, &ka, &frame->retcode[0], frame, signr.423);

(insn 393 392 394 arch/arm/kernel/signal.c:556 (set (reg:SI 330)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -32 [0xffffffffffffffe0]))) -1 (nil))

(insn 394 393 395 arch/arm/kernel/signal.c:556 (set (reg:SI 331)
        (plus:SI (reg/v/f:SI 189 [ frame ])
            (const_int 744 [0x2e8]))) -1 (nil))

(insn 395 394 396 arch/arm/kernel/signal.c:556 (set (mem:SI (reg/f:SI 131 virtual-outgoing-args) [0 S4 A32])
        (reg/v:SI 133 [ signr.423 ])) -1 (nil))

(insn 396 395 397 arch/arm/kernel/signal.c:556 (set (reg:SI 0 r0)
        (reg/v/f:SI 213 [ regs ])) -1 (nil))

(insn 397 396 398 arch/arm/kernel/signal.c:556 (set (reg:SI 1 r1)
        (reg:SI 330)) -1 (nil))

(insn 398 397 399 arch/arm/kernel/signal.c:556 (set (reg:SI 2 r2)
        (reg:SI 331)) -1 (nil))

(insn 399 398 400 arch/arm/kernel/signal.c:556 (set (reg:SI 3 r3)
        (reg/v/f:SI 189 [ frame ])) -1 (nil))

(call_insn 400 399 401 arch/arm/kernel/signal.c:556 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("setup_return") [flags 0x3] <function_decl 0x1140a880 setup_return>) [0 S4 A32])
                    (const_int 8 [0x8])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 401 400 0 arch/arm/kernel/signal.c:556 (set (reg/v:SI 148 [ ret ])
        (reg:SI 0 r0)) -1 (nil))

;; Generating RTL for gimple basic block 52

;; 

(code_label 404 403 405 41 "" [0 uses])

(note 405 404 0 NOTE_INSN_BASIC_BLOCK)

;; ret = 1;

(insn 406 405 0 arch/arm/kernel/signal.c:547 (set (reg/v:SI 148 [ ret ])
        (const_int 1 [0x1])) -1 (nil))

;; Generating RTL for gimple basic block 53

;; 

(code_label 407 406 408 45 "" [0 uses])

(note 408 407 0 NOTE_INSN_BASIC_BLOCK)

;; D.25861 = regs->uregs[16];

(insn 409 408 0 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:168 (set (reg:SI 195 [ D.25861 ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 213 [ regs ])
                (const_int 64 [0x40])) [0 <variable>.uregs+64 S4 A32])) -1 (nil))

;; D.25862 = D.25861 & 4294966975;

(insn 410 409 0 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:173 (set (reg:SI 194 [ D.25862 ])
        (and:SI (reg:SI 195 [ D.25861 ])
            (const_int -321 [0xfffffffffffffebf]))) -1 (nil))

;; regs->uregs[16] = D.25862;

(insn 411 410 0 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:173 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 213 [ regs ])
                (const_int 64 [0x40])) [0 <variable>.uregs+64 S4 A32])
        (reg:SI 194 [ D.25862 ])) -1 (nil))

;; if (D.25862 & 128 == 0)

(insn 412 411 413 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:175 (set (reg:SI 332)
        (and:SI (reg:SI 194 [ D.25862 ])
            (const_int 128 [0x80]))) -1 (nil))

(insn 413 412 414 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:175 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 332)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 414 413 0 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:175 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 54

;; mode = D.25861 & 31;

(insn 416 415 0 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:168 (set (reg/v:SI 192 [ mode ])
        (and:SI (reg:SI 195 [ D.25861 ])
            (const_int 31 [0x1f]))) -1 (nil))

;; if (mode == 16)

(insn 417 416 418 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:176 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 192 [ mode ])
            (const_int 16 [0x10]))) -1 (nil))

(jump_insn 418 417 0 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:176 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 2800 [0xaf0])
        (nil)))

;; Generating RTL for gimple basic block 55

;; if (mode == 0 & (elf_hwcap & 8) != 0 != 0)

(insn 420 419 421 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:178 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 192 [ mode ])
            (const_int 0 [0x0]))) -1 (nil))

(insn 421 420 422 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:178 (set (reg:SI 334)
        (eq:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) -1 (nil))

(insn 422 421 423 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:178 (set (reg:QI 333)
        (subreg:QI (reg:SI 334) 0)) -1 (nil))

(insn 423 422 424 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:178 (set (reg/f:SI 335)
        (symbol_ref:SI ("elf_hwcap") [flags 0xc0] <var_decl 0x512dc3c0 elf_hwcap>)) -1 (nil))

(insn 424 423 425 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:178 (set (reg:SI 337)
        (mem/c/i:SI (reg/f:SI 335) [0 elf_hwcap+0 S4 A32])) -1 (nil))

(insn 425 424 426 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:178 (set (reg:SI 336)
        (lshiftrt:SI (reg:SI 337)
            (const_int 3 [0x3]))) -1 (nil))

(insn 426 425 427 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:178 (set (reg:QI 338)
        (subreg:QI (reg:SI 336) 0)) -1 (nil))

(insn 427 426 428 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:178 (set (reg:SI 339)
        (and:SI (subreg:SI (reg:QI 338) 0)
            (const_int 1 [0x1]))) -1 (nil))

(insn 428 427 429 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:178 (set (reg:QI 340)
        (subreg:QI (reg:SI 339) 0)) -1 (nil))

(insn 429 428 430 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:178 (set (reg:SI 341)
        (and:SI (subreg:SI (reg:QI 333) 0)
            (subreg:SI (reg:QI 340) 0))) -1 (nil))

(insn 430 429 431 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:178 (set (reg:QI 342)
        (subreg:QI (reg:SI 341) 0)) -1 (nil))

(insn 431 430 432 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:178 (set (reg:SI 343)
        (zero_extend:SI (reg:QI 342))) -1 (nil))

(insn 432 431 433 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:178 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 343)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 433 432 0 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:178 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 56

;; 

(code_label 434 433 435 49 "" [0 uses])

(note 435 434 0 NOTE_INSN_BASIC_BLOCK)

;; D.25869 = D.25862 & 4294967088;

(insn 436 435 0 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:185 (set (reg:SI 193 [ D.25869 ])
        (and:SI (reg:SI 194 [ D.25862 ])
            (const_int -208 [0xffffffffffffff30]))) -1 (nil))

;; regs->uregs[16] = D.25869;

(insn 437 436 0 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:185 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 213 [ regs ])
                (const_int 64 [0x40])) [0 <variable>.uregs+64 S4 A32])
        (reg:SI 193 [ D.25869 ])) -1 (nil))

;; if (elf_hwcap & 8 == 0)

(insn 438 437 439 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:186 (set (reg/f:SI 344)
        (symbol_ref:SI ("elf_hwcap") [flags 0xc0] <var_decl 0x512dc3c0 elf_hwcap>)) -1 (nil))

(insn 439 438 440 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:186 (set (reg:SI 346)
        (mem/c/i:SI (reg/f:SI 344) [0 elf_hwcap+0 S4 A32])) -1 (nil))

(insn 440 439 441 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:186 (set (reg:SI 345)
        (and:SI (reg:SI 346)
            (const_int 8 [0x8]))) -1 (nil))

(insn 441 440 442 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:186 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 345)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 442 441 0 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:186 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 57

;; D.25871 = 0;

(insn 444 443 0 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:189 (set (reg:SI 191 [ D.25871 ])
        (const_int 0 [0x0])) -1 (nil))

;; Generating RTL for gimple basic block 58

;; 

(code_label 447 446 448 51 "" [0 uses])

(note 448 447 0 NOTE_INSN_BASIC_BLOCK)

;; regs->uregs[16] = [bit_ior_expr] D.25869 | 16;

(insn 449 448 450 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:187 (set (reg:SI 347)
        (ior:SI (reg:SI 193 [ D.25869 ])
            (const_int 16 [0x10]))) -1 (nil))

(insn 450 449 0 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:187 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 213 [ regs ])
                (const_int 64 [0x40])) [0 <variable>.uregs+64 S4 A32])
        (reg:SI 347)) -1 (nil))

;; D.25871 = 0;

(insn 451 450 0 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:189 (set (reg:SI 191 [ D.25871 ])
        (const_int 0 [0x0])) -1 (nil))

;; Generating RTL for gimple basic block 59

;; 

(code_label 454 453 455 50 "" [0 uses])

(note 455 454 0 NOTE_INSN_BASIC_BLOCK)

;; D.25871 = 1;

(insn 456 455 0 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:177 (set (reg:SI 191 [ D.25871 ])
        (const_int 1 [0x1])) -1 (nil))

;; Generating RTL for gimple basic block 60

;; 

(code_label 457 456 458 52 "" [0 uses])

(note 458 457 0 NOTE_INSN_BASIC_BLOCK)

;; if (D.25871 ^ 1 | ret != 0)

(insn 459 458 460 arch/arm/kernel/signal.c:630 (set (reg:SI 348)
        (xor:SI (reg:SI 191 [ D.25871 ])
            (const_int 1 [0x1]))) -1 (nil))

(insn 460 459 461 arch/arm/kernel/signal.c:630 (set (reg:SI 349)
        (ior:SI (reg:SI 348)
            (reg/v:SI 148 [ ret ]))) -1 (nil))

(insn 461 460 462 arch/arm/kernel/signal.c:630 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 349)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 462 461 0 arch/arm/kernel/signal.c:630 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 61

;; force_sigsegv (signr, tsk);

(insn 464 463 465 arch/arm/kernel/signal.c:633 (set (reg:SI 0 r0)
        (reg/v:SI 207 [ signr ])) -1 (nil))

(insn 465 464 466 arch/arm/kernel/signal.c:633 (set (reg:SI 1 r1)
        (reg/v/f:SI 147 [ tsk ])) -1 (nil))

(call_insn 466 465 0 arch/arm/kernel/signal.c:633 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("force_sigsegv") [flags 0x41] <function_decl 0x10f06780 force_sigsegv>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

;; Generating RTL for gimple basic block 62

;; 

(code_label 469 468 470 53 "" [0 uses])

(note 470 469 0 NOTE_INSN_BASIC_BLOCK)

;; _raw_spin_lock_irq (&tsk->sighand->siglock.D.4729.rlock);

(insn 471 470 472 include/linux/spinlock.h:310 (set (reg:SI 351)
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 147 [ tsk ])
                (const_int 940 [0x3ac])) [0 <variable>.sighand+0 S4 A32])) -1 (nil))

(insn 472 471 473 include/linux/spinlock.h:310 (set (reg:SI 352)
        (plus:SI (reg:SI 351)
            (const_int 1280 [0x500]))) -1 (nil))

(insn 473 472 474 include/linux/spinlock.h:310 (set (reg:SI 350)
        (plus:SI (reg:SI 352)
            (const_int 4 [0x4]))) -1 (expr_list:REG_EQUAL (plus:SI (reg:SI 351)
            (const_int 1284 [0x504]))
        (nil)))

(insn 474 473 475 include/linux/spinlock.h:310 (set (reg:SI 0 r0)
        (reg:SI 350)) -1 (nil))

(call_insn 475 474 0 include/linux/spinlock.h:310 (parallel [
            (call (mem:SI (symbol_ref:SI ("_raw_spin_lock_irq") [flags 0x41] <function_decl 0x10b48280 _raw_spin_lock_irq>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

;; tsk->blocked.sig[1] = [bit_ior_expr] ka.sa.sa_mask.sig[1] | tsk->blocked.sig[1];

(insn 476 475 477 include/linux/signal.h:123 discrim 3 (set (reg:SI 353)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 147 [ tsk ])
                (const_int 948 [0x3b4])) [0 <variable>.blocked.sig+4 S4 A32])) -1 (nil))

(insn 477 476 478 include/linux/signal.h:123 discrim 3 (set (reg:SI 354)
        (mem/s/j:SI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -16 [0xfffffffffffffff0])) [0 ka.sa.sa_mask.sig+4 S4 A64])) -1 (nil))

(insn 478 477 479 include/linux/signal.h:123 discrim 3 (set (reg:SI 355)
        (ior:SI (reg:SI 353)
            (reg:SI 354))) -1 (nil))

(insn 479 478 0 include/linux/signal.h:123 discrim 3 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 147 [ tsk ])
                (const_int 948 [0x3b4])) [0 <variable>.blocked.sig+4 S4 A32])
        (reg:SI 355)) -1 (nil))

;; tsk->blocked.sig[0] = [bit_ior_expr] ka.sa.sa_mask.sig[0] | tsk->blocked.sig[0];

(insn 480 479 481 include/linux/signal.h:123 discrim 2 (set (reg:SI 356)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 147 [ tsk ])
                (const_int 944 [0x3b0])) [0 <variable>.blocked.sig+0 S4 A64])) -1 (nil))

(insn 481 480 482 include/linux/signal.h:123 discrim 2 (set (reg:SI 357)
        (mem/s/j:SI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -20 [0xffffffffffffffec])) [0 ka.sa.sa_mask.sig+0 S4 A32])) -1 (nil))

(insn 482 481 483 include/linux/signal.h:123 discrim 2 (set (reg:SI 358)
        (ior:SI (reg:SI 356)
            (reg:SI 357))) -1 (nil))

(insn 483 482 0 include/linux/signal.h:123 discrim 2 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 147 [ tsk ])
                (const_int 944 [0x3b0])) [0 <variable>.blocked.sig+0 S4 A64])
        (reg:SI 358)) -1 (nil))

;; if (ka.sa.sa_flags & 1073741824 == 0)

(insn 484 483 485 arch/arm/kernel/signal.c:643 (set (reg:SI 360)
        (mem/s/j/c:SI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -28 [0xffffffffffffffe4])) [0 ka.sa.sa_flags+0 S4 A32])) -1 (nil))

(insn 485 484 486 arch/arm/kernel/signal.c:643 (set (reg:SI 359)
        (and:SI (reg:SI 360)
            (const_int 1073741824 [0x40000000]))) -1 (nil))

(insn 486 485 487 arch/arm/kernel/signal.c:643 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 359)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 487 486 0 arch/arm/kernel/signal.c:643 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 63

;; D.25851 = signr + -1;

(insn 489 488 0 include/linux/signal.h:44 (set (reg:SI 197 [ D.25851 ])
        (plus:SI (reg/v:SI 207 [ signr ])
            (const_int -1 [0xffffffffffffffff]))) -1 (nil))

;; D.25853 = (long unsigned int) D.25851 >> 5;

(insn 490 489 0 include/linux/signal.h:48 (set (reg:SI 196 [ D.25853 ])
        (lshiftrt:SI (reg:SI 197 [ D.25851 ])
            (const_int 5 [0x5]))) -1 (nil))

;; tsk->blocked.sig[D.25853] = [bit_ior_expr] tsk->blocked.sig[D.25853] | 1 << (D.25851 & 31);

(insn 491 490 492 include/linux/signal.h:48 (set (reg:SI 361)
        (plus:SI (reg:SI 196 [ D.25853 ])
            (const_int 236 [0xec]))) -1 (nil))

(insn 492 491 493 include/linux/signal.h:48 (set (reg:SI 362)
        (plus:SI (reg:SI 196 [ D.25853 ])
            (const_int 236 [0xec]))) -1 (nil))

(insn 493 492 494 include/linux/signal.h:48 (set (reg:SI 363)
        (and:SI (reg:SI 197 [ D.25851 ])
            (const_int 31 [0x1f]))) -1 (nil))

(insn 494 493 495 include/linux/signal.h:48 (set (reg:SI 365)
        (const_int 1 [0x1])) -1 (nil))

(insn 495 494 496 include/linux/signal.h:48 (set (reg:SI 364)
        (ashift:SI (reg:SI 365)
            (reg:SI 363))) -1 (nil))

(insn 496 495 497 include/linux/signal.h:48 (set (reg:SI 366)
        (mem/s/j:SI (plus:SI (mult:SI (reg:SI 362)
                    (const_int 4 [0x4]))
                (reg/v/f:SI 147 [ tsk ])) [0 <variable>.blocked.sig S4 A32])) -1 (nil))

(insn 497 496 498 include/linux/signal.h:48 (set (reg:SI 367)
        (ior:SI (reg:SI 366)
            (reg:SI 364))) -1 (nil))

(insn 498 497 0 include/linux/signal.h:48 (set (mem/s/j:SI (plus:SI (mult:SI (reg:SI 361)
                    (const_int 4 [0x4]))
                (reg/v/f:SI 147 [ tsk ])) [0 <variable>.blocked.sig S4 A32])
        (reg:SI 367)) -1 (nil))

;; Generating RTL for gimple basic block 64

;; 

(code_label 499 498 500 54 "" [0 uses])

(note 500 499 0 NOTE_INSN_BASIC_BLOCK)

;; recalc_sigpending ();

(call_insn 501 500 0 arch/arm/kernel/signal.c:645 (parallel [
            (call (mem:SI (symbol_ref:SI ("recalc_sigpending") [flags 0x41] <function_decl 0x10f2c680 recalc_sigpending>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (nil))

;; _raw_spin_unlock_irq (&tsk->sighand->siglock.D.4729.rlock);

(insn 502 501 503 include/linux/spinlock.h:335 (set (reg:SI 369)
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 147 [ tsk ])
                (const_int 940 [0x3ac])) [0 <variable>.sighand+0 S4 A32])) -1 (nil))

(insn 503 502 504 include/linux/spinlock.h:335 (set (reg:SI 370)
        (plus:SI (reg:SI 369)
            (const_int 1280 [0x500]))) -1 (nil))

(insn 504 503 505 include/linux/spinlock.h:335 (set (reg:SI 368)
        (plus:SI (reg:SI 370)
            (const_int 4 [0x4]))) -1 (expr_list:REG_EQUAL (plus:SI (reg:SI 369)
            (const_int 1284 [0x504]))
        (nil)))

(insn 505 504 506 include/linux/spinlock.h:335 (set (reg:SI 0 r0)
        (reg:SI 368)) -1 (nil))

(call_insn 506 505 0 include/linux/spinlock.h:335 (parallel [
            (call (mem:SI (symbol_ref:SI ("_raw_spin_unlock_irq") [flags 0x41] <function_decl 0x10b48600 _raw_spin_unlock_irq>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

;; sp.92 = sp;

(insn 507 506 0 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 142 [ sp.92 ])
        (reg/v:SI 13 sp [ sp ])) -1 (nil))

;; D.26039 = (const long unsigned int *) &((struct thread_info *) (sp.92 & 4294959104))->flags;

(insn 508 507 509 include/linux/thread_info.h:84 (set (reg:SI 371)
        (and:SI (reg:SI 142 [ sp.92 ])
            (const_int -8129 [0xffffffffffffe03f]))) -1 (nil))

(insn 509 508 0 include/linux/thread_info.h:84 (set (reg/f:SI 140 [ D.26039 ])
        (and:SI (reg:SI 371)
            (const_int -64 [0xffffffffffffffc0]))) -1 (expr_list:REG_EQUAL (and:SI (reg:SI 142 [ sp.92 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

;; D.26034 ={v} *D.26039;

(insn 510 509 0 include/asm-generic/bitops/non-atomic.h:105 (set (reg:SI 141 [ D.26034 ])
        (mem/v:SI (reg/f:SI 140 [ D.26039 ]) [0 S4 A32])) -1 (nil))

;; if ((int) (D.26034 >> 20) & 1 != 0)

(insn 511 510 512 arch/arm/kernel/signal.c:737 (set (reg:SI 372)
        (and:SI (reg:SI 141 [ D.26034 ])
            (const_int 1048576 [0x100000]))) -1 (nil))

(insn 512 511 513 arch/arm/kernel/signal.c:737 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 372)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 513 512 0 arch/arm/kernel/signal.c:737 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil)))

;; Generating RTL for gimple basic block 65

;; sp.92 = sp;

(insn 515 514 0 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 139 [ sp.92 ])
        (reg/v:SI 13 sp [ sp ])) -1 (nil))

;; _clear_bit (20, (volatile long unsigned int *) &((struct thread_info *) (sp.92 & 4294959104))->flags);

(insn 516 515 517 include/linux/thread_info.h:69 (set (reg:SI 374)
        (and:SI (reg:SI 139 [ sp.92 ])
            (const_int -8129 [0xffffffffffffe03f]))) -1 (nil))

(insn 517 516 518 include/linux/thread_info.h:69 (set (reg:SI 373)
        (and:SI (reg:SI 374)
            (const_int -64 [0xffffffffffffffc0]))) -1 (expr_list:REG_EQUAL (and:SI (reg:SI 139 [ sp.92 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 518 517 519 include/linux/thread_info.h:69 (set (reg:SI 0 r0)
        (const_int 20 [0x14])) -1 (nil))

(insn 519 518 520 include/linux/thread_info.h:69 (set (reg:SI 1 r1)
        (reg:SI 373)) -1 (nil))

(call_insn 520 519 0 include/linux/thread_info.h:69 (parallel [
            (call (mem:SI (symbol_ref:SI ("_clear_bit") [flags 0x41] <function_decl 0x109cef00 _clear_bit>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

;; Generating RTL for gimple basic block 66

;; no_signal:

(code_label 523 522 524 30 ("no_signal") [0 uses])

(note 524 523 0 NOTE_INSN_BASIC_BLOCK)

;; if (syscall != 0)

(insn 525 524 526 arch/arm/kernel/signal.c:744 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 214 [ syscall ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 526 525 0 arch/arm/kernel/signal.c:744 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
        (nil)))

;; Generating RTL for gimple basic block 67

;; if (retval == 4294966780)

(insn 528 527 529 arch/arm/kernel/signal.c:750 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 210 [ retval ])
            (const_int -516 [0xfffffffffffffdfc]))) -1 (nil))

(jump_insn 529 528 0 arch/arm/kernel/signal.c:750 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
        (nil)))

;; Generating RTL for gimple basic block 68

;; if (regs->uregs[15] == continue_addr)

(insn 531 530 532 arch/arm/kernel/signal.c:751 (set (reg:SI 375)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 213 [ regs ])
                (const_int 60 [0x3c])) [0 <variable>.uregs+60 S4 A32])) -1 (nil))

(insn 532 531 533 arch/arm/kernel/signal.c:751 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 375)
            (reg/v:SI 209 [ continue_addr ]))) -1 (nil))

(jump_insn 533 532 0 arch/arm/kernel/signal.c:751 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
        (nil)))

;; Generating RTL for gimple basic block 69

;; if (regs->uregs[16] & 32 != 0)

(insn 535 534 536 arch/arm/kernel/signal.c:752 (set (reg:SI 377)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 213 [ regs ])
                (const_int 64 [0x40])) [0 <variable>.uregs+64 S4 A32])) -1 (nil))

(insn 536 535 537 arch/arm/kernel/signal.c:752 (set (reg:SI 376)
        (and:SI (reg:SI 377)
            (const_int 32 [0x20]))) -1 (nil))

(insn 537 536 538 arch/arm/kernel/signal.c:752 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 376)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 538 537 0 arch/arm/kernel/signal.c:752 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 70

;; regs->uregs[7] = 0;

(insn 540 539 541 arch/arm/kernel/signal.c:753 (set (reg:SI 378)
        (const_int 0 [0x0])) -1 (nil))

(insn 541 540 0 arch/arm/kernel/signal.c:753 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 213 [ regs ])
                (const_int 28 [0x1c])) [0 <variable>.uregs+28 S4 A32])
        (reg:SI 378)) -1 (nil))

;; regs->uregs[15] = [plus_expr] regs->uregs[15] + 4294967294;

(insn 542 541 543 arch/arm/kernel/signal.c:754 (set (reg:SI 379)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 213 [ regs ])
                (const_int 60 [0x3c])) [0 <variable>.uregs+60 S4 A32])) -1 (nil))

(insn 543 542 544 arch/arm/kernel/signal.c:754 (set (reg:SI 380)
        (plus:SI (reg:SI 379)
            (const_int -2 [0xfffffffffffffffe]))) -1 (nil))

(insn 544 543 0 arch/arm/kernel/signal.c:754 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 213 [ regs ])
                (const_int 60 [0x3c])) [0 <variable>.uregs+60 S4 A32])
        (reg:SI 380)) -1 (nil))

;; Generating RTL for gimple basic block 71

;; 

(code_label 547 546 548 56 "" [0 uses])

(note 548 547 0 NOTE_INSN_BASIC_BLOCK)

;; regs->uregs[7] = 0;

(insn 549 548 550 arch/arm/kernel/signal.c:757 (set (reg:SI 381)
        (const_int 0 [0x0])) -1 (nil))

(insn 550 549 0 arch/arm/kernel/signal.c:757 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 213 [ regs ])
                (const_int 28 [0x1c])) [0 <variable>.uregs+28 S4 A32])
        (reg:SI 381)) -1 (nil))

;; regs->uregs[15] = [plus_expr] regs->uregs[15] + 4294967292;

(insn 551 550 552 arch/arm/kernel/signal.c:758 (set (reg:SI 382)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 213 [ regs ])
                (const_int 60 [0x3c])) [0 <variable>.uregs+60 S4 A32])) -1 (nil))

(insn 552 551 553 arch/arm/kernel/signal.c:758 (set (reg:SI 383)
        (plus:SI (reg:SI 382)
            (const_int -4 [0xfffffffffffffffc]))) -1 (nil))

(insn 553 552 0 arch/arm/kernel/signal.c:758 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 213 [ regs ])
                (const_int 60 [0x3c])) [0 <variable>.uregs+60 S4 A32])
        (reg:SI 383)) -1 (nil))

;; Generating RTL for gimple basic block 72

;; 

(code_label 554 553 555 55 "" [0 uses])

(note 555 554 0 NOTE_INSN_BASIC_BLOCK)

;; sp.92 = sp;

(insn 556 555 0 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 138 [ sp.92 ])
        (reg/v:SI 13 sp [ sp ])) -1 (nil))

;; D.26069 = (const long unsigned int *) &((struct thread_info *) (sp.92 & 4294959104))->flags;

(insn 557 556 558 include/linux/thread_info.h:84 (set (reg:SI 384)
        (and:SI (reg:SI 138 [ sp.92 ])
            (const_int -8129 [0xffffffffffffe03f]))) -1 (nil))

(insn 558 557 0 include/linux/thread_info.h:84 (set (reg/f:SI 136 [ D.26069 ])
        (and:SI (reg:SI 384)
            (const_int -64 [0xffffffffffffffc0]))) -1 (expr_list:REG_EQUAL (and:SI (reg:SI 138 [ sp.92 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

;; D.26064 ={v} *D.26069;

(insn 559 558 0 include/asm-generic/bitops/non-atomic.h:105 (set (reg:SI 137 [ D.26064 ])
        (mem/v:SI (reg/f:SI 136 [ D.26069 ]) [0 S4 A32])) -1 (nil))

;; if ((int) (D.26064 >> 20) & 1 != 0)

(insn 560 559 561 arch/arm/kernel/signal.c:778 (set (reg:SI 385)
        (and:SI (reg:SI 137 [ D.26064 ])
            (const_int 1048576 [0x100000]))) -1 (nil))

(insn 561 560 562 arch/arm/kernel/signal.c:778 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 385)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 562 561 0 arch/arm/kernel/signal.c:778 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 6102 [0x17d6])
        (nil)))

;; Generating RTL for gimple basic block 73

;; sp.92 = sp;

(insn 564 563 0 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 135 [ sp.92 ])
        (reg/v:SI 13 sp [ sp ])) -1 (nil))

;; _clear_bit (20, (volatile long unsigned int *) &((struct thread_info *) (sp.92 & 4294959104))->flags);

(insn 565 564 566 include/linux/thread_info.h:69 (set (reg:SI 387)
        (and:SI (reg:SI 135 [ sp.92 ])
            (const_int -8129 [0xffffffffffffe03f]))) -1 (nil))

(insn 566 565 567 include/linux/thread_info.h:69 (set (reg:SI 386)
        (and:SI (reg:SI 387)
            (const_int -64 [0xffffffffffffffc0]))) -1 (expr_list:REG_EQUAL (and:SI (reg:SI 135 [ sp.92 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 567 566 568 include/linux/thread_info.h:69 (set (reg:SI 0 r0)
        (const_int 20 [0x14])) -1 (nil))

(insn 568 567 569 include/linux/thread_info.h:69 (set (reg:SI 1 r1)
        (reg:SI 386)) -1 (nil))

(call_insn 569 568 0 include/linux/thread_info.h:69 (parallel [
            (call (mem:SI (symbol_ref:SI ("_clear_bit") [flags 0x41] <function_decl 0x109cef00 _clear_bit>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

;; sp.92 = sp;

(insn 570 569 0 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 134 [ sp.92 ])
        (reg/v:SI 13 sp [ sp ])) -1 (nil))

;; sigprocmask (2, &((struct thread_info *) (sp.92 & 4294959104))->task->saved_sigmask, 0B);

(insn 571 570 572 arch/arm/kernel/signal.c:780 (set (reg:SI 389)
        (and:SI (reg:SI 134 [ sp.92 ])
            (const_int -8129 [0xffffffffffffe03f]))) -1 (nil))

(insn 572 571 573 arch/arm/kernel/signal.c:780 (set (reg:SI 388)
        (and:SI (reg:SI 389)
            (const_int -64 [0xffffffffffffffc0]))) -1 (expr_list:REG_EQUAL (and:SI (reg:SI 134 [ sp.92 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 573 572 574 arch/arm/kernel/signal.c:780 (set (reg:SI 391)
        (mem/s/f/j:SI (plus:SI (reg:SI 388)
                (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32])) -1 (nil))

(insn 574 573 575 arch/arm/kernel/signal.c:780 (set (reg:SI 390)
        (plus:SI (reg:SI 391)
            (const_int 960 [0x3c0]))) -1 (nil))

(insn 575 574 576 arch/arm/kernel/signal.c:780 (set (reg:SI 0 r0)
        (const_int 2 [0x2])) -1 (nil))

(insn 576 575 577 arch/arm/kernel/signal.c:780 (set (reg:SI 1 r1)
        (reg:SI 390)) -1 (nil))

(insn 577 576 578 arch/arm/kernel/signal.c:780 (set (reg:SI 2 r2)
        (const_int 0 [0x0])) -1 (nil))

(call_insn 578 577 0 arch/arm/kernel/signal.c:780 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("sigprocmask") [flags 0x41] <function_decl 0x10a8d480 sigprocmask>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

;; Generating RTL for gimple basic block 74

;; 

(code_label 579 578 580 22 "" [0 uses])

(note 580 579 0 NOTE_INSN_BASIC_BLOCK)

;; return;

(jump_insn 581 580 582 arch/arm/kernel/signal.c:783 (set (pc)
        (label_ref 0)) -1 (nil))

(barrier 582 581 0)

;; Generating RTL for gimple basic block 75

;; 

(code_label 583 582 584 39 "" [0 uses])

(note 584 583 0 NOTE_INSN_BASIC_BLOCK)

;; sp.92 = sp;

(insn 585 584 0 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 166 [ sp.92 ])
        (reg/v:SI 13 sp [ sp ])) -1 (nil))

;; sp.92 = sp;

(insn 586 585 0 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 167 [ sp.92 ])
        (reg/v:SI 13 sp [ sp ])) -1 (nil))

;; sp = ((struct thread_info *) (sp.92 & 4294959104))->task->sas_ss_size + ((struct thread_info *) (sp.92 & 4294959104))->task->sas_ss_sp;

(insn 587 586 588 arch/arm/kernel/signal.c:449 (set (reg:SI 393)
        (and:SI (reg:SI 167 [ sp.92 ])
            (const_int -8129 [0xffffffffffffe03f]))) -1 (nil))

(insn 588 587 589 arch/arm/kernel/signal.c:449 (set (reg:SI 392)
        (and:SI (reg:SI 393)
            (const_int -64 [0xffffffffffffffc0]))) -1 (expr_list:REG_EQUAL (and:SI (reg:SI 167 [ sp.92 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 589 588 590 arch/arm/kernel/signal.c:449 (set (reg/f:SI 394)
        (mem/s/f/j:SI (plus:SI (reg:SI 392)
                (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32])) -1 (nil))

(insn 590 589 591 arch/arm/kernel/signal.c:449 (set (reg:SI 396)
        (and:SI (reg:SI 166 [ sp.92 ])
            (const_int -8129 [0xffffffffffffe03f]))) -1 (nil))

(insn 591 590 592 arch/arm/kernel/signal.c:449 (set (reg:SI 395)
        (and:SI (reg:SI 396)
            (const_int -64 [0xffffffffffffffc0]))) -1 (expr_list:REG_EQUAL (and:SI (reg:SI 166 [ sp.92 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 592 591 593 arch/arm/kernel/signal.c:449 (set (reg/f:SI 397)
        (mem/s/f/j:SI (plus:SI (reg:SI 395)
                (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32])) -1 (nil))

(insn 593 592 594 arch/arm/kernel/signal.c:449 (set (reg:SI 398)
        (mem/s/j:SI (plus:SI (reg/f:SI 394)
                (const_int 988 [0x3dc])) [0 <variable>.sas_ss_size+0 S4 A32])) -1 (nil))

(insn 594 593 595 arch/arm/kernel/signal.c:449 (set (reg:SI 399)
        (mem/s/j:SI (plus:SI (reg/f:SI 397)
                (const_int 984 [0x3d8])) [0 <variable>.sas_ss_sp+0 S4 A64])) -1 (nil))

(insn 595 594 0 arch/arm/kernel/signal.c:449 (set (reg/v:SI 158 [ sp ])
        (plus:SI (reg:SI 398)
            (reg:SI 399))) -1 (nil))

;; Generating RTL for gimple basic block 76

;; 

(code_label 598 597 599 47 "" [0 uses])

(note 599 598 0 NOTE_INSN_BASIC_BLOCK)

;; sp.92 = sp;

(insn 600 599 0 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 185 [ sp.92 ])
        (reg/v:SI 13 sp [ sp ])) -1 (nil))

;; sp.92 = sp;

(insn 601 600 0 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 186 [ sp.92 ])
        (reg/v:SI 13 sp [ sp ])) -1 (nil))

;; sp = ((struct thread_info *) (sp.92 & 4294959104))->task->sas_ss_size + ((struct thread_info *) (sp.92 & 4294959104))->task->sas_ss_sp;

(insn 602 601 603 arch/arm/kernel/signal.c:449 (set (reg:SI 401)
        (and:SI (reg:SI 186 [ sp.92 ])
            (const_int -8129 [0xffffffffffffe03f]))) -1 (nil))

(insn 603 602 604 arch/arm/kernel/signal.c:449 (set (reg:SI 400)
        (and:SI (reg:SI 401)
            (const_int -64 [0xffffffffffffffc0]))) -1 (expr_list:REG_EQUAL (and:SI (reg:SI 186 [ sp.92 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 604 603 605 arch/arm/kernel/signal.c:449 (set (reg/f:SI 402)
        (mem/s/f/j:SI (plus:SI (reg:SI 400)
                (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32])) -1 (nil))

(insn 605 604 606 arch/arm/kernel/signal.c:449 (set (reg:SI 404)
        (and:SI (reg:SI 185 [ sp.92 ])
            (const_int -8129 [0xffffffffffffe03f]))) -1 (nil))

(insn 606 605 607 arch/arm/kernel/signal.c:449 (set (reg:SI 403)
        (and:SI (reg:SI 404)
            (const_int -64 [0xffffffffffffffc0]))) -1 (expr_list:REG_EQUAL (and:SI (reg:SI 185 [ sp.92 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 607 606 608 arch/arm/kernel/signal.c:449 (set (reg/f:SI 405)
        (mem/s/f/j:SI (plus:SI (reg:SI 403)
                (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32])) -1 (nil))

(insn 608 607 609 arch/arm/kernel/signal.c:449 (set (reg:SI 406)
        (mem/s/j:SI (plus:SI (reg/f:SI 402)
                (const_int 988 [0x3dc])) [0 <variable>.sas_ss_size+0 S4 A32])) -1 (nil))

(insn 609 608 610 arch/arm/kernel/signal.c:449 (set (reg:SI 407)
        (mem/s/j:SI (plus:SI (reg/f:SI 405)
                (const_int 984 [0x3d8])) [0 <variable>.sas_ss_sp+0 S4 A64])) -1 (nil))

(insn 610 609 0 arch/arm/kernel/signal.c:449 (set (reg/v:SI 177 [ sp ])
        (plus:SI (reg:SI 406)
            (reg:SI 407))) -1 (nil))
Purged edges from bb 82
Predictions for insn 38 bb 8
  DS theory heuristics: 29.0%
  first match heuristics (ignored): 29.0%
  combined heuristics: 29.0%
  opcode values nonequal heuristics: 29.0%
Predictions for insn 40 bb 79
  no prediction heuristics: 50.0%
  combined heuristics: 50.0%
Predictions for insn 44 bb 80
  no prediction heuristics: 50.0%
  combined heuristics: 50.0%


;;
;; Full RTL generated for this function:
;;
(note 1 0 5 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 5 3 2 arch/arm/kernel/signal.c:661 (set (reg/v/f:SI 213 [ regs ])
        (reg:SI 0 r0 [ regs ])) -1 (nil))

(insn 3 2 4 2 arch/arm/kernel/signal.c:661 (set (reg/v:SI 214 [ syscall ])
        (reg:SI 1 r1 [ syscall ])) -1 (nil))

(note 4 3 6 2 NOTE_INSN_FUNCTION_BEG)
;; End of basic block 2 -> ( 3)

;; Succ edge  3 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; Pred edge  2 [100.0%]  (fallthru)
(note 6 4 7 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 7 6 8 3 arch/arm/kernel/signal.c:673 (set (reg:SI 212 [ D.25035 ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 213 [ regs ])
                (const_int 64 [0x40])) [0 <variable>.uregs+64 S4 A32])) -1 (nil))

(insn 8 7 9 3 arch/arm/kernel/signal.c:673 (set (reg:SI 215)
        (and:SI (reg:SI 212 [ D.25035 ])
            (const_int 15 [0xf]))) -1 (nil))

(insn 9 8 10 3 arch/arm/kernel/signal.c:673 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 215)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 10 9 11 3 arch/arm/kernel/signal.c:673 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 579)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
        (nil)))
;; End of basic block 3 -> ( 79 4)

;; Succ edge  79 [39.0%] 
;; Succ edge  4 [61.0%]  (fallthru)

;; Start of basic block ( 3) -> 4
;; Pred edge  3 [61.0%]  (fallthru)
(note 11 10 12 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 12 11 13 4 arch/arm/kernel/signal.c:679 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 214 [ syscall ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 13 12 14 4 arch/arm/kernel/signal.c:679 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 20)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 4 -> ( 6 5)

;; Succ edge  6 [50.0%] 
;; Succ edge  5 [50.0%]  (fallthru)

;; Start of basic block ( 4) -> 5
;; Pred edge  4 [50.0%]  (fallthru)
(note 14 13 15 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 15 14 16 5 arch/arm/kernel/signal.c:662 (set (reg/v:SI 208 [ restart_addr ])
        (const_int 0 [0x0])) -1 (nil))

(insn 16 15 17 5 arch/arm/kernel/signal.c:662 (set (reg/v:SI 209 [ continue_addr ])
        (const_int 0 [0x0])) -1 (nil))

(insn 17 16 18 5 arch/arm/kernel/signal.c:662 (set (reg/v:SI 210 [ retval ])
        (const_int 0 [0x0])) -1 (nil))

(jump_insn 18 17 19 5 arch/arm/kernel/signal.c:662 (set (pc)
        (label_ref 60)) -1 (nil))
;; End of basic block 5 -> ( 16)

;; Succ edge  16 [100.0%] 

(barrier 19 18 20)

;; Start of basic block ( 4) -> 6
;; Pred edge  4 [50.0%] 
(code_label 20 19 21 6 23 "" [1 uses])

(note 21 20 22 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 22 21 23 6 arch/arm/kernel/signal.c:680 (set (reg/v:SI 209 [ continue_addr ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 213 [ regs ])
                (const_int 60 [0x3c])) [0 <variable>.uregs+60 S4 A32])) -1 (nil))

(insn 23 22 24 6 arch/arm/kernel/signal.c:681 (set (reg:SI 216)
        (and:SI (reg:SI 212 [ D.25035 ])
            (const_int 32 [0x20]))) -1 (nil))

(insn 24 23 25 6 arch/arm/kernel/signal.c:681 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 216)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 25 24 26 6 arch/arm/kernel/signal.c:681 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 30)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 6 -> ( 8 7)

;; Succ edge  8 [50.0%] 
;; Succ edge  7 [50.0%]  (fallthru)

;; Start of basic block ( 6) -> 7
;; Pred edge  6 [50.0%]  (fallthru)
(note 26 25 27 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 27 26 28 7 arch/arm/kernel/signal.c:681 discrim 2 (set (reg:SI 211 [ iftmp.331 ])
        (const_int 4 [0x4])) -1 (nil))

(jump_insn 28 27 29 7 arch/arm/kernel/signal.c:681 discrim 2 (set (pc)
        (label_ref 33)) -1 (nil))
;; End of basic block 7 -> ( 9)

;; Succ edge  9 [100.0%] 

(barrier 29 28 30)

;; Start of basic block ( 6) -> 8
;; Pred edge  6 [50.0%] 
(code_label 30 29 31 8 25 "" [1 uses])

(note 31 30 32 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 32 31 33 8 arch/arm/kernel/signal.c:681 discrim 1 (set (reg:SI 211 [ iftmp.331 ])
        (const_int 2 [0x2])) -1 (nil))
;; End of basic block 8 -> ( 9)

;; Succ edge  9 [100.0%]  (fallthru)

;; Start of basic block ( 8 7) -> 9
;; Pred edge  8 [100.0%]  (fallthru)
;; Pred edge  7 [100.0%] 
(code_label 33 32 34 9 26 "" [1 uses])

(note 34 33 35 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 35 34 36 9 arch/arm/kernel/signal.c:681 discrim 3 (set (reg/v:SI 208 [ restart_addr ])
        (minus:SI (reg/v:SI 209 [ continue_addr ])
            (reg:SI 211 [ iftmp.331 ]))) -1 (nil))

(insn 36 35 37 9 arch/arm/kernel/signal.c:682 (set (reg/v:SI 210 [ retval ])
        (mem/s/j:SI (reg/v/f:SI 213 [ regs ]) [0 <variable>.uregs+0 S4 A32])) -1 (nil))

(insn 37 36 38 9 arch/arm/kernel/signal.c:688 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 210 [ retval ])
            (const_int -516 [0xfffffffffffffdfc]))) -1 (nil))

(jump_insn 38 37 618 9 arch/arm/kernel/signal.c:688 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 56)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 2900 [0xb54])
        (nil)))
;; End of basic block 9 -> ( 15 10)

;; Succ edge  15 [29.0%] 
;; Succ edge  10 [71.0%]  (fallthru)

;; Start of basic block ( 9) -> 10
;; Pred edge  9 [71.0%]  (fallthru)
(note 618 38 39 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 39 618 40 10 arch/arm/kernel/signal.c:688 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 210 [ retval ])
            (const_int -516 [0xfffffffffffffdfc]))) -1 (nil))

(jump_insn 40 39 619 10 arch/arm/kernel/signal.c:688 (set (pc)
        (if_then_else (ltu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 60)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 10 -> ( 16 11)

;; Succ edge  16 [50.0%] 
;; Succ edge  11 [50.0%]  (fallthru)

;; Start of basic block ( 10) -> 11
;; Pred edge  10 [50.0%]  (fallthru)
(note 619 40 41 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 41 619 42 11 arch/arm/kernel/signal.c:688 (set (reg:SI 218)
        (plus:SI (reg/v:SI 210 [ retval ])
            (const_int 512 [0x200]))) -1 (nil))

(insn 42 41 43 11 arch/arm/kernel/signal.c:688 (set (reg:SI 217)
        (plus:SI (reg:SI 218)
            (const_int 2 [0x2]))) -1 (expr_list:REG_EQUAL (plus:SI (reg/v:SI 210 [ retval ])
            (const_int 514 [0x202]))
        (nil)))

(insn 43 42 44 11 arch/arm/kernel/signal.c:688 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 217)
            (const_int 2 [0x2]))) -1 (nil))

(jump_insn 44 43 620 11 arch/arm/kernel/signal.c:688 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 60)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 11 -> ( 16 12)

;; Succ edge  16 [50.0%] 
;; Succ edge  12 [50.0%]  (fallthru)

;; Start of basic block ( 11) -> 12
;; Pred edge  11 [50.0%]  (fallthru)
(note 620 44 45 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(jump_insn 45 620 46 12 arch/arm/kernel/signal.c:688 (set (pc)
        (label_ref 49)) -1 (nil))
;; End of basic block 12 -> ( 14)

;; Succ edge  14 [100.0%] 

(barrier 46 45 621)

;; Start of basic block () -> 13
(note 621 46 47 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(jump_insn 47 621 48 13 arch/arm/kernel/signal.c:688 (set (pc)
        (label_ref 60)) -1 (nil))
;; End of basic block 13 -> ( 16)

;; Succ edge  16 [100.0%] 

(barrier 48 47 49)

;; Start of basic block ( 12) -> 14
;; Pred edge  12 [100.0%] 
(code_label 49 48 50 14 28 "" [1 uses])

(note 50 49 51 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn 51 50 52 14 arch/arm/kernel/signal.c:692 (set (reg:SI 219)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 213 [ regs ])
                (const_int 68 [0x44])) [0 <variable>.uregs+68 S4 A32])) -1 (nil))

(insn 52 51 53 14 arch/arm/kernel/signal.c:692 (set (mem/s/j:SI (reg/v/f:SI 213 [ regs ]) [0 <variable>.uregs+0 S4 A32])
        (reg:SI 219)) -1 (nil))

(insn 53 52 54 14 arch/arm/kernel/signal.c:693 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 213 [ regs ])
                (const_int 60 [0x3c])) [0 <variable>.uregs+60 S4 A32])
        (reg/v:SI 208 [ restart_addr ])) -1 (nil))

(jump_insn 54 53 55 14 arch/arm/kernel/signal.c:694 (set (pc)
        (label_ref 60)) -1 (nil))
;; End of basic block 14 -> ( 16)

;; Succ edge  16 [100.0%] 

(barrier 55 54 56)

;; Start of basic block ( 9) -> 15
;; Pred edge  9 [29.0%] 
(code_label 56 55 57 15 27 "" [1 uses])

(note 57 56 58 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn 58 57 59 15 arch/arm/kernel/signal.c:696 (set (reg:SI 220)
        (const_int -4 [0xfffffffffffffffc])) -1 (nil))

(insn 59 58 60 15 arch/arm/kernel/signal.c:696 (set (mem/s/j:SI (reg/v/f:SI 213 [ regs ]) [0 <variable>.uregs+0 S4 A32])
        (reg:SI 220)) -1 (nil))
;; End of basic block 15 -> ( 16)

;; Succ edge  16 [100.0%]  (fallthru)

;; Start of basic block ( 5 13 14 15 10 11) -> 16
;; Pred edge  5 [100.0%] 
;; Pred edge  13 [100.0%] 
;; Pred edge  14 [100.0%] 
;; Pred edge  15 [100.0%]  (fallthru)
;; Pred edge  10 [50.0%] 
;; Pred edge  11 [50.0%] 
(code_label 60 59 61 16 24 "" [5 uses])

(note 61 60 62 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn 62 61 63 16 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 203 [ sp.92 ])
        (reg/v:SI 13 sp [ sp ])) -1 (nil))

(insn 63 62 64 16 include/linux/thread_info.h:84 (set (reg:SI 222)
        (and:SI (reg:SI 203 [ sp.92 ])
            (const_int -8129 [0xffffffffffffe03f]))) -1 (nil))

(insn 64 63 65 16 include/linux/thread_info.h:84 (set (reg:SI 221)
        (and:SI (reg:SI 222)
            (const_int -64 [0xffffffffffffffc0]))) -1 (expr_list:REG_EQUAL (and:SI (reg:SI 203 [ sp.92 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 65 64 66 16 include/linux/thread_info.h:84 (set (reg/f:SI 223)
        (mem/s/f/j:SI (plus:SI (reg:SI 221)
                (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32])) -1 (nil))

(insn 66 65 67 16 include/linux/thread_info.h:84 (set (reg/f:SI 205 [ D.25743 ])
        (mem/s/f/j:SI (plus:SI (reg/f:SI 223)
                (const_int 4 [0x4])) [0 <variable>.stack+0 S4 A32])) -1 (nil))

(insn 67 66 68 16 include/asm-generic/bitops/non-atomic.h:105 (set (reg:SI 204 [ D.25746 ])
        (mem/v:SI (reg/f:SI 205 [ D.25743 ]) [0 S4 A32])) -1 (nil))

(insn 68 67 69 16 include/linux/freezer.h:56 (set (reg:SI 224)
        (and:SI (reg:SI 204 [ D.25746 ])
            (const_int 524288 [0x80000]))) -1 (nil))

(insn 69 68 70 16 include/linux/freezer.h:56 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 224)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 70 69 71 16 include/linux/freezer.h:56 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 75)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil)))
;; End of basic block 16 -> ( 17 18)

;; Succ edge  17 [29.0%]  (fallthru)
;; Succ edge  18 [71.0%] 

;; Start of basic block ( 16) -> 17
;; Pred edge  16 [29.0%]  (fallthru)
(note 71 70 72 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(call_insn 72 71 73 17 include/linux/freezer.h:57 (parallel [
            (call (mem:SI (symbol_ref:SI ("refrigerator") [flags 0x41] <function_decl 0x10f34f80 refrigerator>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (nil))

(jump_insn 73 72 74 17 include/linux/freezer.h:57 (set (pc)
        (label_ref 523)) -1 (nil))
;; End of basic block 17 -> ( 71)

;; Succ edge  71 [100.0%] 

(barrier 74 73 75)

;; Start of basic block ( 16) -> 18
;; Pred edge  16 [71.0%] 
(code_label 75 74 76 18 29 "" [1 uses])

(note 76 75 77 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(insn 77 76 78 18 arch/arm/kernel/signal.c:708 (set (reg:SI 225)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -160 [0xffffffffffffff60]))) -1 (nil))

(insn 78 77 79 18 arch/arm/kernel/signal.c:708 (set (reg:SI 226)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -32 [0xffffffffffffffe0]))) -1 (nil))

(insn 79 78 80 18 arch/arm/kernel/signal.c:708 (set (reg:SI 0 r0)
        (reg:SI 225)) -1 (nil))

(insn 80 79 81 18 arch/arm/kernel/signal.c:708 (set (reg:SI 1 r1)
        (reg:SI 226)) -1 (nil))

(insn 81 80 82 18 arch/arm/kernel/signal.c:708 (set (reg:SI 2 r2)
        (reg/v/f:SI 213 [ regs ])) -1 (nil))

(insn 82 81 83 18 arch/arm/kernel/signal.c:708 (set (reg:SI 3 r3)
        (const_int 0 [0x0])) -1 (nil))

(call_insn 83 82 84 18 arch/arm/kernel/signal.c:708 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("get_signal_to_deliver") [flags 0x41] <function_decl 0x10a8d580 get_signal_to_deliver>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 84 83 85 18 arch/arm/kernel/signal.c:708 (set (reg/v:SI 207 [ signr ])
        (reg:SI 0 r0)) -1 (nil))

(insn 85 84 86 18 arch/arm/kernel/signal.c:709 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 207 [ signr ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 86 85 87 18 arch/arm/kernel/signal.c:709 (set (pc)
        (if_then_else (le (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 523)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 2700 [0xa8c])
        (nil)))
;; End of basic block 18 -> ( 19 71)

;; Succ edge  19 [73.0%]  (fallthru)
;; Succ edge  71 [27.0%] 

;; Start of basic block ( 18) -> 19
;; Pred edge  18 [73.0%]  (fallthru)
(note 87 86 88 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(insn 88 87 89 19 arch/arm/kernel/signal.c:717 (set (reg:SI 227)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 213 [ regs ])
                (const_int 60 [0x3c])) [0 <variable>.uregs+60 S4 A32])) -1 (nil))

(insn 89 88 90 19 arch/arm/kernel/signal.c:717 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 227)
            (reg/v:SI 208 [ restart_addr ]))) -1 (nil))

(jump_insn 90 89 91 19 arch/arm/kernel/signal.c:717 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 108)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
        (nil)))
;; End of basic block 19 -> ( 20 24)

;; Succ edge  20 [28.0%]  (fallthru)
;; Succ edge  24 [72.0%] 

;; Start of basic block ( 19) -> 20
;; Pred edge  19 [28.0%]  (fallthru)
(note 91 90 92 20 [bb 20] NOTE_INSN_BASIC_BLOCK)

(insn 92 91 93 20 arch/arm/kernel/signal.c:718 (set (reg:SI 228)
        (const_int -514 [0xfffffffffffffdfe])) -1 (nil))

(insn 93 92 94 20 arch/arm/kernel/signal.c:718 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 210 [ retval ])
            (reg:SI 228))) -1 (nil))

(jump_insn 94 93 95 20 arch/arm/kernel/signal.c:718 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 103)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 2800 [0xaf0])
        (nil)))
;; End of basic block 20 -> ( 23 21)

;; Succ edge  23 [28.0%] 
;; Succ edge  21 [72.0%]  (fallthru)

;; Start of basic block ( 20) -> 21
;; Pred edge  20 [72.0%]  (fallthru)
(note 95 94 96 21 [bb 21] NOTE_INSN_BASIC_BLOCK)

(insn 96 95 97 21 arch/arm/kernel/signal.c:718 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 210 [ retval ])
            (const_int -512 [0xfffffffffffffe00]))) -1 (nil))

(jump_insn 97 96 98 21 arch/arm/kernel/signal.c:718 discrim 1 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 108)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
        (nil)))
;; End of basic block 21 -> ( 22 24)

;; Succ edge  22 [28.0%]  (fallthru)
;; Succ edge  24 [72.0%] 

;; Start of basic block ( 21) -> 22
;; Pred edge  21 [28.0%]  (fallthru)
(note 98 97 99 22 [bb 22] NOTE_INSN_BASIC_BLOCK)

(insn 99 98 100 22 arch/arm/kernel/signal.c:720 (set (reg:SI 230)
        (mem/s/j/c:SI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -28 [0xffffffffffffffe4])) [0 ka.sa.sa_flags+0 S4 A32])) -1 (nil))

(insn 100 99 101 22 arch/arm/kernel/signal.c:720 (set (reg:SI 229)
        (and:SI (reg:SI 230)
            (const_int 268435456 [0x10000000]))) -1 (nil))

(insn 101 100 102 22 arch/arm/kernel/signal.c:720 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 229)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 102 101 103 22 arch/arm/kernel/signal.c:720 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 108)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 22 -> ( 23 24)

;; Succ edge  23 [50.0%]  (fallthru)
;; Succ edge  24 [50.0%] 

;; Start of basic block ( 20 22) -> 23
;; Pred edge  20 [28.0%] 
;; Pred edge  22 [50.0%]  (fallthru)
(code_label 103 102 104 23 32 "" [1 uses])

(note 104 103 105 23 [bb 23] NOTE_INSN_BASIC_BLOCK)

(insn 105 104 106 23 arch/arm/kernel/signal.c:721 (set (reg:SI 231)
        (const_int -4 [0xfffffffffffffffc])) -1 (nil))

(insn 106 105 107 23 arch/arm/kernel/signal.c:721 (set (mem/s/j:SI (reg/v/f:SI 213 [ regs ]) [0 <variable>.uregs+0 S4 A32])
        (reg:SI 231)) -1 (nil))

(insn 107 106 108 23 arch/arm/kernel/signal.c:722 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 213 [ regs ])
                (const_int 60 [0x3c])) [0 <variable>.uregs+60 S4 A32])
        (reg/v:SI 209 [ continue_addr ])) -1 (nil))
;; End of basic block 23 -> ( 24)

;; Succ edge  24 [100.0%]  (fallthru)

;; Start of basic block ( 21 19 23 22) -> 24
;; Pred edge  21 [72.0%] 
;; Pred edge  19 [72.0%] 
;; Pred edge  23 [100.0%]  (fallthru)
;; Pred edge  22 [50.0%] 
(code_label 108 107 109 24 31 "" [3 uses])

(note 109 108 110 24 [bb 24] NOTE_INSN_BASIC_BLOCK)

(insn 110 109 111 24 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 202 [ sp.92 ])
        (reg/v:SI 13 sp [ sp ])) -1 (nil))

(insn 111 110 112 24 include/linux/thread_info.h:84 (set (reg:SI 232)
        (and:SI (reg:SI 202 [ sp.92 ])
            (const_int -8129 [0xffffffffffffe03f]))) -1 (nil))

(insn 112 111 113 24 include/linux/thread_info.h:84 (set (reg/f:SI 200 [ D.25774 ])
        (and:SI (reg:SI 232)
            (const_int -64 [0xffffffffffffffc0]))) -1 (expr_list:REG_EQUAL (and:SI (reg:SI 202 [ sp.92 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 113 112 114 24 include/asm-generic/bitops/non-atomic.h:105 (set (reg:SI 201 [ D.25769 ])
        (mem/v:SI (reg/f:SI 200 [ D.25774 ]) [0 S4 A32])) -1 (nil))

(insn 114 113 115 24 arch/arm/kernel/signal.c:726 (set (reg:SI 233)
        (and:SI (reg:SI 201 [ D.25769 ])
            (const_int 1048576 [0x100000]))) -1 (nil))

(insn 115 114 116 24 arch/arm/kernel/signal.c:726 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 233)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 116 115 117 24 arch/arm/kernel/signal.c:726 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 125)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 24 -> ( 25 26)

;; Succ edge  25 [50.0%]  (fallthru)
;; Succ edge  26 [50.0%] 

;; Start of basic block ( 24) -> 25
;; Pred edge  24 [50.0%]  (fallthru)
(note 117 116 118 25 [bb 25] NOTE_INSN_BASIC_BLOCK)

(insn 118 117 119 25 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 199 [ sp.92 ])
        (reg/v:SI 13 sp [ sp ])) -1 (nil))

(insn 119 118 120 25 arch/arm/kernel/signal.c:727 (set (reg:SI 235)
        (and:SI (reg:SI 199 [ sp.92 ])
            (const_int -8129 [0xffffffffffffe03f]))) -1 (nil))

(insn 120 119 121 25 arch/arm/kernel/signal.c:727 (set (reg:SI 234)
        (and:SI (reg:SI 235)
            (const_int -64 [0xffffffffffffffc0]))) -1 (expr_list:REG_EQUAL (and:SI (reg:SI 199 [ sp.92 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 121 120 122 25 arch/arm/kernel/signal.c:727 (set (reg:SI 236)
        (mem/s/f/j:SI (plus:SI (reg:SI 234)
                (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32])) -1 (nil))

(insn 122 121 123 25 arch/arm/kernel/signal.c:727 (set (reg/v/f:SI 206 [ oldset ])
        (plus:SI (reg:SI 236)
            (const_int 960 [0x3c0]))) -1 (nil))

(jump_insn 123 122 124 25 arch/arm/kernel/signal.c:727 (set (pc)
        (label_ref 132)) -1 (nil))
;; End of basic block 25 -> ( 27)

;; Succ edge  27 [100.0%] 

(barrier 124 123 125)

;; Start of basic block ( 24) -> 26
;; Pred edge  24 [50.0%] 
(code_label 125 124 126 26 33 "" [1 uses])

(note 126 125 127 26 [bb 26] NOTE_INSN_BASIC_BLOCK)

(insn 127 126 128 26 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 198 [ sp.92 ])
        (reg/v:SI 13 sp [ sp ])) -1 (nil))

(insn 128 127 129 26 arch/arm/kernel/signal.c:729 (set (reg:SI 238)
        (and:SI (reg:SI 198 [ sp.92 ])
            (const_int -8129 [0xffffffffffffe03f]))) -1 (nil))

(insn 129 128 130 26 arch/arm/kernel/signal.c:729 (set (reg:SI 237)
        (and:SI (reg:SI 238)
            (const_int -64 [0xffffffffffffffc0]))) -1 (expr_list:REG_EQUAL (and:SI (reg:SI 198 [ sp.92 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 130 129 131 26 arch/arm/kernel/signal.c:729 (set (reg:SI 239)
        (mem/s/f/j:SI (plus:SI (reg:SI 237)
                (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32])) -1 (nil))

(insn 131 130 132 26 arch/arm/kernel/signal.c:729 (set (reg/v/f:SI 206 [ oldset ])
        (plus:SI (reg:SI 239)
            (const_int 944 [0x3b0]))) -1 (nil))
;; End of basic block 26 -> ( 27)

;; Succ edge  27 [100.0%]  (fallthru)

;; Start of basic block ( 25 26) -> 27
;; Pred edge  25 [100.0%] 
;; Pred edge  26 [100.0%]  (fallthru)
(code_label 132 131 133 27 34 "" [1 uses])

(note 133 132 134 27 [bb 27] NOTE_INSN_BASIC_BLOCK)

(insn 134 133 135 27 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 149 [ sp.92 ])
        (reg/v:SI 13 sp [ sp ])) -1 (nil))

(insn 135 134 136 27 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 150 [ sp.92 ])
        (reg/v:SI 13 sp [ sp ])) -1 (nil))

(insn 136 135 137 27 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/current.h:10 (set (reg:SI 241)
        (and:SI (reg:SI 150 [ sp.92 ])
            (const_int -8129 [0xffffffffffffe03f]))) -1 (nil))

(insn 137 136 138 27 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/current.h:10 (set (reg:SI 240)
        (and:SI (reg:SI 241)
            (const_int -64 [0xffffffffffffffc0]))) -1 (expr_list:REG_EQUAL (and:SI (reg:SI 150 [ sp.92 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 138 137 139 27 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/current.h:10 (set (reg/v/f:SI 147 [ tsk ])
        (mem/s/f/j:SI (plus:SI (reg:SI 240)
                (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32])) -1 (nil))

(insn 139 138 140 27 arch/arm/kernel/signal.c:616 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 207 [ signr ])
            (const_int 31 [0x1f]))) -1 (nil))

(jump_insn 140 139 141 27 arch/arm/kernel/signal.c:616 (set (pc)
        (if_then_else (gt (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 156)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 27 -> ( 28 31)

;; Succ edge  28 [50.0%]  (fallthru)
;; Succ edge  31 [50.0%] 

;; Start of basic block ( 27) -> 28
;; Pred edge  27 [50.0%]  (fallthru)
(note 141 140 142 28 [bb 28] NOTE_INSN_BASIC_BLOCK)

(insn 142 141 143 28 arch/arm/kernel/signal.c:616 discrim 1 (set (reg:SI 243)
        (and:SI (reg:SI 149 [ sp.92 ])
            (const_int -8129 [0xffffffffffffe03f]))) -1 (nil))

(insn 143 142 144 28 arch/arm/kernel/signal.c:616 discrim 1 (set (reg:SI 242)
        (and:SI (reg:SI 243)
            (const_int -64 [0xffffffffffffffc0]))) -1 (expr_list:REG_EQUAL (and:SI (reg:SI 149 [ sp.92 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 144 143 145 28 arch/arm/kernel/signal.c:616 discrim 1 (set (reg/f:SI 143 [ D.26019 ])
        (mem/s/f/j:SI (plus:SI (reg:SI 242)
                (const_int 16 [0x10])) [0 <variable>.exec_domain+0 S4 A64])) -1 (nil))

(insn 145 144 146 28 arch/arm/kernel/signal.c:616 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/f:SI 143 [ D.26019 ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 146 145 147 28 arch/arm/kernel/signal.c:616 discrim 1 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 156)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 1500 [0x5dc])
        (nil)))
;; End of basic block 28 -> ( 29 31)

;; Succ edge  29 [85.0%]  (fallthru)
;; Succ edge  31 [15.0%] 

;; Start of basic block ( 28) -> 29
;; Pred edge  28 [85.0%]  (fallthru)
(note 147 146 148 29 [bb 29] NOTE_INSN_BASIC_BLOCK)

(insn 148 147 149 29 arch/arm/kernel/signal.c:616 discrim 2 (set (reg/f:SI 144 [ D.26018 ])
        (mem/s/f/j:SI (plus:SI (reg/f:SI 143 [ D.26019 ])
                (const_int 16 [0x10])) [0 <variable>.signal_invmap+0 S4 A32])) -1 (nil))

(insn 149 148 150 29 arch/arm/kernel/signal.c:616 discrim 2 (set (reg:CC 24 cc)
        (compare:CC (reg/f:SI 144 [ D.26018 ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 150 149 151 29 arch/arm/kernel/signal.c:616 discrim 2 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 156)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 1500 [0x5dc])
        (nil)))
;; End of basic block 29 -> ( 30 31)

;; Succ edge  30 [85.0%]  (fallthru)
;; Succ edge  31 [15.0%] 

;; Start of basic block ( 29) -> 30
;; Pred edge  29 [85.0%]  (fallthru)
(note 151 150 152 30 [bb 30] NOTE_INSN_BASIC_BLOCK)

(insn 152 151 153 30 arch/arm/kernel/signal.c:617 (set (reg:SI 145 [ D.26014 ])
        (mem:SI (plus:SI (mult:SI (reg/v:SI 207 [ signr ])
                    (const_int 4 [0x4]))
                (reg/f:SI 144 [ D.26018 ])) [0 S4 A32])) -1 (nil))

(insn 153 152 154 30 arch/arm/kernel/signal.c:617 (set (reg/v:SI 133 [ signr.423 ])
        (reg:SI 145 [ D.26014 ])) -1 (nil))

(jump_insn 154 153 155 30 arch/arm/kernel/signal.c:617 (set (pc)
        (label_ref 159)) -1 (nil))
;; End of basic block 30 -> ( 32)

;; Succ edge  32 [100.0%] 

(barrier 155 154 156)

;; Start of basic block ( 27 28 29) -> 31
;; Pred edge  27 [50.0%] 
;; Pred edge  28 [15.0%] 
;; Pred edge  29 [15.0%] 
(code_label 156 155 157 31 35 "" [3 uses])

(note 157 156 158 31 [bb 31] NOTE_INSN_BASIC_BLOCK)

(insn 158 157 159 31 arch/arm/kernel/signal.c:617 (set (reg/v:SI 133 [ signr.423 ])
        (reg/v:SI 207 [ signr ])) -1 (nil))
;; End of basic block 31 -> ( 32)

;; Succ edge  32 [100.0%]  (fallthru)

;; Start of basic block ( 31 30) -> 32
;; Pred edge  31 [100.0%]  (fallthru)
;; Pred edge  30 [100.0%] 
(code_label 159 158 160 32 36 "" [1 uses])

(note 160 159 161 32 [bb 32] NOTE_INSN_BASIC_BLOCK)

(insn 161 160 162 32 arch/arm/kernel/signal.c:622 (set (reg:SI 146 [ D.26013 ])
        (mem/s/j/c:SI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -28 [0xffffffffffffffe4])) [0 ka.sa.sa_flags+0 S4 A32])) -1 (nil))

(insn 162 161 163 32 arch/arm/kernel/signal.c:622 (set (reg:SI 244)
        (and:SI (reg:SI 146 [ D.26013 ])
            (const_int 4 [0x4]))) -1 (nil))

(insn 163 162 164 32 arch/arm/kernel/signal.c:622 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 244)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 164 163 165 32 arch/arm/kernel/signal.c:622 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 326)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 32 -> ( 33 48)

;; Succ edge  33 [50.0%]  (fallthru)
;; Succ edge  48 [50.0%] 

;; Start of basic block ( 32) -> 33
;; Pred edge  32 [50.0%]  (fallthru)
(note 165 164 166 33 [bb 33] NOTE_INSN_BASIC_BLOCK)

(insn 166 165 167 33 arch/arm/kernel/signal.c:442 (set (reg/v:SI 158 [ sp ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 213 [ regs ])
                (const_int 52 [0x34])) [0 <variable>.uregs+52 S4 A32])) -1 (nil))

(insn 167 166 168 33 arch/arm/kernel/signal.c:448 (set (reg:SI 245)
        (and:SI (reg:SI 146 [ D.26013 ])
            (const_int 134217728 [0x8000000]))) -1 (nil))

(insn 168 167 169 33 arch/arm/kernel/signal.c:448 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 245)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 169 168 170 33 arch/arm/kernel/signal.c:448 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 200)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 33 -> ( 34 37)

;; Succ edge  34 [50.0%]  (fallthru)
;; Succ edge  37 [50.0%] 

;; Start of basic block ( 33) -> 34
;; Pred edge  33 [50.0%]  (fallthru)
(note 170 169 171 34 [bb 34] NOTE_INSN_BASIC_BLOCK)

(insn 171 170 172 34 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 165 [ sp.92 ])
        (reg/v:SI 13 sp [ sp ])) -1 (nil))

(insn 172 171 173 34 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 247)
        (and:SI (reg:SI 165 [ sp.92 ])
            (const_int -8129 [0xffffffffffffe03f]))) -1 (nil))

(insn 173 172 174 34 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 246)
        (and:SI (reg:SI 247)
            (const_int -64 [0xffffffffffffffc0]))) -1 (expr_list:REG_EQUAL (and:SI (reg:SI 165 [ sp.92 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 174 173 175 34 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg/f:SI 248)
        (mem/s/f/j:SI (plus:SI (reg:SI 246)
                (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32])) -1 (nil))

(insn 175 174 176 34 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 249)
        (mem/s/j:SI (plus:SI (reg/f:SI 248)
                (const_int 988 [0x3dc])) [0 <variable>.sas_ss_size+0 S4 A32])) -1 (nil))

(insn 176 175 177 34 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 249)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 177 176 178 34 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 200)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 34 -> ( 35 37)

;; Succ edge  35 [50.0%]  (fallthru)
;; Succ edge  37 [50.0%] 

;; Start of basic block ( 34) -> 35
;; Pred edge  34 [50.0%]  (fallthru)
(note 178 177 179 35 [bb 35] NOTE_INSN_BASIC_BLOCK)

(insn 179 178 180 35 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 162 [ sp.92 ])
        (reg/v:SI 13 sp [ sp ])) -1 (nil))

(insn 180 179 181 35 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 251)
        (and:SI (reg:SI 162 [ sp.92 ])
            (const_int -8129 [0xffffffffffffe03f]))) -1 (nil))

(insn 181 180 182 35 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 250)
        (and:SI (reg:SI 251)
            (const_int -64 [0xffffffffffffffc0]))) -1 (expr_list:REG_EQUAL (and:SI (reg:SI 162 [ sp.92 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 182 181 183 35 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg/f:SI 252)
        (mem/s/f/j:SI (plus:SI (reg:SI 250)
                (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32])) -1 (nil))

(insn 183 182 184 35 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 253)
        (mem/s/j:SI (plus:SI (reg/f:SI 252)
                (const_int 984 [0x3d8])) [0 <variable>.sas_ss_sp+0 S4 A64])) -1 (nil))

(insn 184 183 185 35 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 158 [ sp ])
            (reg:SI 253))) -1 (nil))

(jump_insn 185 184 186 35 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (pc)
        (if_then_else (leu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 583)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 35 -> ( 36 80)

;; Succ edge  36 [50.0%]  (fallthru)
;; Succ edge  80 [50.0%] 

;; Start of basic block ( 35) -> 36
;; Pred edge  35 [50.0%]  (fallthru)
(note 186 185 187 36 [bb 36] NOTE_INSN_BASIC_BLOCK)

(insn 187 186 188 36 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 163 [ sp.92 ])
        (reg/v:SI 13 sp [ sp ])) -1 (nil))

(insn 188 187 189 36 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 164 [ sp.92 ])
        (reg/v:SI 13 sp [ sp ])) -1 (nil))

(insn 189 188 190 36 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 255)
        (and:SI (reg:SI 163 [ sp.92 ])
            (const_int -8129 [0xffffffffffffe03f]))) -1 (nil))

(insn 190 189 191 36 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 254)
        (and:SI (reg:SI 255)
            (const_int -64 [0xffffffffffffffc0]))) -1 (expr_list:REG_EQUAL (and:SI (reg:SI 163 [ sp.92 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 191 190 192 36 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg/f:SI 256)
        (mem/s/f/j:SI (plus:SI (reg:SI 254)
                (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32])) -1 (nil))

(insn 192 191 193 36 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 258)
        (mem/s/j:SI (plus:SI (reg/f:SI 256)
                (const_int 984 [0x3d8])) [0 <variable>.sas_ss_sp+0 S4 A64])) -1 (nil))

(insn 193 192 194 36 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 257)
        (minus:SI (reg/v:SI 158 [ sp ])
            (reg:SI 258))) -1 (nil))

(insn 194 193 195 36 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 260)
        (and:SI (reg:SI 164 [ sp.92 ])
            (const_int -8129 [0xffffffffffffe03f]))) -1 (nil))

(insn 195 194 196 36 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 259)
        (and:SI (reg:SI 260)
            (const_int -64 [0xffffffffffffffc0]))) -1 (expr_list:REG_EQUAL (and:SI (reg:SI 164 [ sp.92 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 196 195 197 36 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg/f:SI 261)
        (mem/s/f/j:SI (plus:SI (reg:SI 259)
                (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32])) -1 (nil))

(insn 197 196 198 36 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 262)
        (mem/s/j:SI (plus:SI (reg/f:SI 261)
                (const_int 988 [0x3dc])) [0 <variable>.sas_ss_size+0 S4 A32])) -1 (nil))

(insn 198 197 199 36 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 257)
            (reg:SI 262))) -1 (nil))

(jump_insn 199 198 200 36 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 583)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 36 -> ( 37 80)

;; Succ edge  37 [50.0%]  (fallthru)
;; Succ edge  80 [50.0%] 

;; Start of basic block ( 33 36 80 34) -> 37
;; Pred edge  33 [50.0%] 
;; Pred edge  36 [50.0%]  (fallthru)
;; Pred edge  80 [100.0%] 
;; Pred edge  34 [50.0%] 
(code_label 200 199 201 37 38 "" [3 uses])

(note 201 200 202 37 [bb 37] NOTE_INSN_BASIC_BLOCK)

(insn 202 201 203 37 arch/arm/kernel/signal.c:454 (set (reg:SI 263)
        (plus:SI (reg/v:SI 158 [ sp ])
            (const_int -880 [0xfffffffffffffc90]))) -1 (nil))

(insn 203 202 204 37 arch/arm/kernel/signal.c:454 (set (reg/v/f:SI 159 [ frame ])
        (and:SI (reg:SI 263)
            (const_int -8 [0xfffffffffffffff8]))) -1 (nil))

(insn 204 203 205 37 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 168 [ sp.92 ])
        (reg/v:SI 13 sp [ sp ])) -1 (nil))

(insn 205 204 206 37 arch/arm/kernel/signal.c:459 (set (reg:SI 265)
        (and:SI (reg:SI 168 [ sp.92 ])
            (const_int -8129 [0xffffffffffffe03f]))) -1 (nil))

(insn 206 205 207 37 arch/arm/kernel/signal.c:459 (set (reg:SI 264)
        (and:SI (reg:SI 265)
            (const_int -64 [0xffffffffffffffc0]))) -1 (expr_list:REG_EQUAL (and:SI (reg:SI 168 [ sp.92 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 207 206 208 37 arch/arm/kernel/signal.c:459 (set (reg:SI 266)
        (mem/s/j:SI (plus:SI (reg:SI 264)
                (const_int 8 [0x8])) [0 <variable>.addr_limit+0 S4 A64])) -1 (nil))

(insn 208 207 209 37 arch/arm/kernel/signal.c:459 (parallel [
            (set (reg/v:SI 160 [ flag ])
                (asm_operands:SI ("adds %1, %2, %3; sbcccs %1, %1, %0; movcc %0, #0") ("=&r") 0 [
                        (reg/v/f:SI 159 [ frame ])
                        (const_int 880 [0x370])
                        (reg:SI 266)
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("Ir") 0)
                        (asm_input:SI ("0") 0)
                    ] 8647573))
            (set (reg/v:SI 161 [ roksum ])
                (asm_operands:SI ("adds %1, %2, %3; sbcccs %1, %1, %0; movcc %0, #0") ("=&r") 1 [
                        (reg/v/f:SI 159 [ frame ])
                        (const_int 880 [0x370])
                        (reg:SI 266)
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("Ir") 0)
                        (asm_input:SI ("0") 0)
                    ] 8647573))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

(insn 209 208 210 37 arch/arm/kernel/signal.c:459 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 160 [ flag ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 210 209 211 37 arch/arm/kernel/signal.c:459 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 213)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 37 -> ( 38 39)

;; Succ edge  38 [50.0%]  (fallthru)
;; Succ edge  39 [50.0%] 

;; Start of basic block ( 37) -> 38
;; Pred edge  37 [50.0%]  (fallthru)
(note 211 210 212 38 [bb 38] NOTE_INSN_BASIC_BLOCK)

(insn 212 211 213 38 arch/arm/kernel/signal.c:460 (set (reg/v/f:SI 159 [ frame ])
        (const_int 0 [0x0])) -1 (nil))
;; End of basic block 38 -> ( 39)

;; Succ edge  39 [100.0%]  (fallthru)

;; Start of basic block ( 37 38) -> 39
;; Pred edge  37 [50.0%] 
;; Pred edge  38 [100.0%]  (fallthru)
(code_label 213 212 214 39 40 "" [1 uses])

(note 214 213 215 39 [bb 39] NOTE_INSN_BASIC_BLOCK)

(insn 215 214 216 39 arch/arm/kernel/signal.c:565 (set (reg/v/f:SI 170 [ frame ])
        (reg/v/f:SI 159 [ frame ])) -1 (nil))

(insn 216 215 217 39 arch/arm/kernel/signal.c:569 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 170 [ frame ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 217 216 218 39 arch/arm/kernel/signal.c:569 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 404)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 3017 [0xbc9])
        (nil)))
;; End of basic block 39 -> ( 57 40)

;; Succ edge  57 [30.2%] 
;; Succ edge  40 [69.8%]  (fallthru)

;; Start of basic block ( 39) -> 40
;; Pred edge  39 [69.8%]  (fallthru)
(note 218 217 219 40 [bb 40] NOTE_INSN_BASIC_BLOCK)

(insn 219 218 220 40 arch/arm/kernel/signal.c:572 (set (reg/f:SI 176 [ D.25915 ])
        (reg/v/f:SI 170 [ frame ])) -1 (nil))

(insn 220 219 221 40 arch/arm/kernel/signal.c:572 (set (reg:SI 267)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -160 [0xffffffffffffff60]))) -1 (nil))

(insn 221 220 222 40 arch/arm/kernel/signal.c:572 (set (reg:SI 0 r0)
        (reg/f:SI 176 [ D.25915 ])) -1 (nil))

(insn 222 221 223 40 arch/arm/kernel/signal.c:572 (set (reg:SI 1 r1)
        (reg:SI 267)) -1 (nil))

(call_insn 223 222 224 40 arch/arm/kernel/signal.c:572 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("copy_siginfo_to_user") [flags 0x41] <function_decl 0x512b7280 copy_siginfo_to_user>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 224 223 225 40 arch/arm/kernel/signal.c:572 (set (reg:SI 175 [ D.25916 ])
        (reg:SI 0 r0)) -1 (nil))

(insn 225 224 226 40 arch/arm/kernel/signal.c:574 discrim 4 (set (reg:SI 268)
        (const_int 0 [0x0])) -1 (nil))

(insn 226 225 227 40 arch/arm/kernel/signal.c:574 discrim 4 (set (reg:SI 269)
        (plus:SI (reg/v/f:SI 170 [ frame ])
            (const_int 128 [0x80]))) -1 (nil))

(insn 227 226 228 40 arch/arm/kernel/signal.c:574 discrim 4 (parallel [
            (set (reg/v:SI 169 [ err ])
                (asm_operands/v:SI ("1:	str	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 268)
                        (reg:SI 269)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg:SI 175 [ D.25916 ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8690844))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

(insn 228 227 229 40 arch/arm/kernel/signal.c:575 discrim 4 (set (reg:SI 270)
        (const_int 0 [0x0])) -1 (nil))

(insn 229 228 230 40 arch/arm/kernel/signal.c:575 discrim 4 (set (reg:SI 271)
        (plus:SI (reg/v/f:SI 170 [ frame ])
            (const_int 132 [0x84]))) -1 (nil))

(insn 230 229 231 40 arch/arm/kernel/signal.c:575 discrim 4 (parallel [
            (set (reg/v:SI 169 [ err ])
                (asm_operands/v:SI ("1:	str	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 270)
                        (reg:SI 271)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 169 [ err ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8690849))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

(insn 231 230 232 40 arch/arm/kernel/signal.c:577 discrim 1 (set (reg:SI 272)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -12 [0xfffffffffffffff4]))) -1 (nil))

(insn 232 231 233 40 arch/arm/kernel/signal.c:577 discrim 1 (set (reg:SI 0 r0)
        (reg:SI 272)) -1 (nil))

(insn 233 232 234 40 arch/arm/kernel/signal.c:577 discrim 1 (set (reg:SI 1 r1)
        (const_int 12 [0xc])) -1 (nil))

(call_insn 234 233 235 40 arch/arm/kernel/signal.c:577 discrim 1 (parallel [
            (call (mem:SI (symbol_ref:SI ("__memzero") [flags 0x41] <function_decl 0x5118a980 __memzero>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 235 234 236 40 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 157 [ sp.92 ])
        (reg/v:SI 13 sp [ sp ])) -1 (nil))

(insn 236 235 237 40 arch/arm/kernel/signal.c:578 (set (reg:SI 274)
        (and:SI (reg:SI 157 [ sp.92 ])
            (const_int -8129 [0xffffffffffffe03f]))) -1 (nil))

(insn 237 236 238 40 arch/arm/kernel/signal.c:578 (set (reg:SI 273)
        (and:SI (reg:SI 274)
            (const_int -64 [0xffffffffffffffc0]))) -1 (expr_list:REG_EQUAL (and:SI (reg:SI 157 [ sp.92 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 238 237 239 40 arch/arm/kernel/signal.c:578 (set (reg/f:SI 275)
        (mem/s/f/j:SI (plus:SI (reg:SI 273)
                (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32])) -1 (nil))

(insn 239 238 240 40 arch/arm/kernel/signal.c:578 (set (reg:SI 276)
        (mem/s/j:SI (plus:SI (reg/f:SI 275)
                (const_int 984 [0x3d8])) [0 <variable>.sas_ss_sp+0 S4 A64])) -1 (nil))

(insn 240 239 241 40 arch/arm/kernel/signal.c:578 (set (mem/s/f/j/c:SI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 stack.ss_sp+0 S4 A32])
        (reg:SI 276)) -1 (nil))

(insn 241 240 242 40 arch/arm/kernel/signal.c:579 (set (reg:SI 174 [ D.25921 ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 213 [ regs ])
                (const_int 52 [0x34])) [0 <variable>.uregs+52 S4 A32])) -1 (nil))

(insn 242 241 243 40 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 152 [ sp.92 ])
        (reg/v:SI 13 sp [ sp ])) -1 (nil))

(insn 243 242 244 40 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 278)
        (and:SI (reg:SI 152 [ sp.92 ])
            (const_int -8129 [0xffffffffffffe03f]))) -1 (nil))

(insn 244 243 245 40 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 277)
        (and:SI (reg:SI 278)
            (const_int -64 [0xffffffffffffffc0]))) -1 (expr_list:REG_EQUAL (and:SI (reg:SI 152 [ sp.92 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 245 244 246 40 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg/f:SI 279)
        (mem/s/f/j:SI (plus:SI (reg:SI 277)
                (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32])) -1 (nil))

(insn 246 245 247 40 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 280)
        (mem/s/j:SI (plus:SI (reg/f:SI 279)
                (const_int 988 [0x3dc])) [0 <variable>.sas_ss_size+0 S4 A32])) -1 (nil))

(insn 247 246 248 40 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 280)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 248 247 249 40 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 253)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 40 -> ( 42 41)

;; Succ edge  42 [50.0%] 
;; Succ edge  41 [50.0%]  (fallthru)

;; Start of basic block ( 40) -> 41
;; Pred edge  40 [50.0%]  (fallthru)
(note 249 248 250 41 [bb 41] NOTE_INSN_BASIC_BLOCK)

(insn 250 249 251 41 include/linux/sched.h:2213 discrim 1 (set (reg:SI 156 [ D.25977 ])
        (const_int 2 [0x2])) -1 (nil))

(jump_insn 251 250 252 41 include/linux/sched.h:2213 discrim 1 (set (pc)
        (label_ref 282)) -1 (nil))
;; End of basic block 41 -> ( 45)

;; Succ edge  45 [100.0%] 

(barrier 252 251 253)

;; Start of basic block ( 40) -> 42
;; Pred edge  40 [50.0%] 
(code_label 253 252 254 42 42 "" [1 uses])

(note 254 253 255 42 [bb 42] NOTE_INSN_BASIC_BLOCK)

(insn 255 254 256 42 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 155 [ sp.92 ])
        (reg/v:SI 13 sp [ sp ])) -1 (nil))

(insn 256 255 257 42 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 282)
        (and:SI (reg:SI 155 [ sp.92 ])
            (const_int -8129 [0xffffffffffffe03f]))) -1 (nil))

(insn 257 256 258 42 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 281)
        (and:SI (reg:SI 282)
            (const_int -64 [0xffffffffffffffc0]))) -1 (expr_list:REG_EQUAL (and:SI (reg:SI 155 [ sp.92 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 258 257 259 42 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg/f:SI 283)
        (mem/s/f/j:SI (plus:SI (reg:SI 281)
                (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32])) -1 (nil))

(insn 259 258 260 42 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 284)
        (mem/s/j:SI (plus:SI (reg/f:SI 283)
                (const_int 984 [0x3d8])) [0 <variable>.sas_ss_sp+0 S4 A64])) -1 (nil))

(insn 260 259 261 42 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 174 [ D.25921 ])
            (reg:SI 284))) -1 (nil))

(jump_insn 261 260 262 42 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 266)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 42 -> ( 44 43)

;; Succ edge  44 [50.0%] 
;; Succ edge  43 [50.0%]  (fallthru)

;; Start of basic block ( 42) -> 43
;; Pred edge  42 [50.0%]  (fallthru)
(note 262 261 263 43 [bb 43] NOTE_INSN_BASIC_BLOCK)

(insn 263 262 264 43 include/linux/sched.h:2206 discrim 2 (set (reg:SI 156 [ D.25977 ])
        (const_int 0 [0x0])) -1 (nil))

(jump_insn 264 263 265 43 include/linux/sched.h:2206 discrim 2 (set (pc)
        (label_ref 282)) -1 (nil))
;; End of basic block 43 -> ( 45)

;; Succ edge  45 [100.0%] 

(barrier 265 264 266)

;; Start of basic block ( 42) -> 44
;; Pred edge  42 [50.0%] 
(code_label 266 265 267 44 44 "" [1 uses])

(note 267 266 268 44 [bb 44] NOTE_INSN_BASIC_BLOCK)

(insn 268 267 269 44 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 154 [ sp.92 ])
        (reg/v:SI 13 sp [ sp ])) -1 (nil))

(insn 269 268 270 44 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 153 [ sp.92 ])
        (reg/v:SI 13 sp [ sp ])) -1 (nil))

(insn 270 269 271 44 include/linux/sched.h:2206 discrim 3 (set (reg:SI 286)
        (and:SI (reg:SI 154 [ sp.92 ])
            (const_int -8129 [0xffffffffffffe03f]))) -1 (nil))

(insn 271 270 272 44 include/linux/sched.h:2206 discrim 3 (set (reg:SI 285)
        (and:SI (reg:SI 286)
            (const_int -64 [0xffffffffffffffc0]))) -1 (expr_list:REG_EQUAL (and:SI (reg:SI 154 [ sp.92 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 272 271 273 44 include/linux/sched.h:2206 discrim 3 (set (reg/f:SI 287)
        (mem/s/f/j:SI (plus:SI (reg:SI 285)
                (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32])) -1 (nil))

(insn 273 272 274 44 include/linux/sched.h:2206 discrim 3 (set (reg:SI 289)
        (mem/s/j:SI (plus:SI (reg/f:SI 287)
                (const_int 984 [0x3d8])) [0 <variable>.sas_ss_sp+0 S4 A64])) -1 (nil))

(insn 274 273 275 44 include/linux/sched.h:2206 discrim 3 (set (reg:SI 288)
        (minus:SI (reg:SI 174 [ D.25921 ])
            (reg:SI 289))) -1 (nil))

(insn 275 274 276 44 include/linux/sched.h:2206 discrim 3 (set (reg:SI 291)
        (and:SI (reg:SI 153 [ sp.92 ])
            (const_int -8129 [0xffffffffffffe03f]))) -1 (nil))

(insn 276 275 277 44 include/linux/sched.h:2206 discrim 3 (set (reg:SI 290)
        (and:SI (reg:SI 291)
            (const_int -64 [0xffffffffffffffc0]))) -1 (expr_list:REG_EQUAL (and:SI (reg:SI 153 [ sp.92 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 277 276 278 44 include/linux/sched.h:2206 discrim 3 (set (reg/f:SI 292)
        (mem/s/f/j:SI (plus:SI (reg:SI 290)
                (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32])) -1 (nil))

(insn 278 277 279 44 include/linux/sched.h:2206 discrim 3 (set (reg:SI 294)
        (mem/s/j:SI (plus:SI (reg/f:SI 292)
                (const_int 988 [0x3dc])) [0 <variable>.sas_ss_size+0 S4 A32])) -1 (nil))

(insn 279 278 280 44 include/linux/sched.h:2206 discrim 3 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 288)
            (reg:SI 294))) -1 (nil))

(insn 280 279 281 44 include/linux/sched.h:2206 discrim 3 (set (reg:SI 295)
        (leu:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) -1 (nil))

(insn 281 280 282 44 include/linux/sched.h:2206 discrim 3 (set (reg:SI 156 [ D.25977 ])
        (reg:SI 295)) -1 (nil))
;; End of basic block 44 -> ( 45)

;; Succ edge  45 [100.0%]  (fallthru)

;; Start of basic block ( 41 43 44) -> 45
;; Pred edge  41 [100.0%] 
;; Pred edge  43 [100.0%] 
;; Pred edge  44 [100.0%]  (fallthru)
(code_label 282 281 283 45 43 "" [2 uses])

(note 283 282 284 45 [bb 45] NOTE_INSN_BASIC_BLOCK)

(insn 284 283 285 45 arch/arm/kernel/signal.c:579 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -8 [0xfffffffffffffff8])) [0 stack.ss_flags+0 S4 A32])
        (reg:SI 156 [ D.25977 ])) -1 (nil))

(insn 285 284 286 45 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 151 [ sp.92 ])
        (reg/v:SI 13 sp [ sp ])) -1 (nil))

(insn 286 285 287 45 arch/arm/kernel/signal.c:580 (set (reg:SI 297)
        (and:SI (reg:SI 151 [ sp.92 ])
            (const_int -8129 [0xffffffffffffe03f]))) -1 (nil))

(insn 287 286 288 45 arch/arm/kernel/signal.c:580 (set (reg:SI 296)
        (and:SI (reg:SI 297)
            (const_int -64 [0xffffffffffffffc0]))) -1 (expr_list:REG_EQUAL (and:SI (reg:SI 151 [ sp.92 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 288 287 289 45 arch/arm/kernel/signal.c:580 (set (reg/f:SI 298)
        (mem/s/f/j:SI (plus:SI (reg:SI 296)
                (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32])) -1 (nil))

(insn 289 288 290 45 arch/arm/kernel/signal.c:580 (set (reg:SI 299)
        (mem/s/j:SI (plus:SI (reg/f:SI 298)
                (const_int 988 [0x3dc])) [0 <variable>.sas_ss_size+0 S4 A32])) -1 (nil))

(insn 290 289 291 45 arch/arm/kernel/signal.c:580 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 stack.ss_size+0 S4 A32])
        (reg:SI 299)) -1 (nil))

(insn 291 290 292 45 arch/arm/kernel/signal.c:581 (set (reg:SI 300)
        (plus:SI (reg/v/f:SI 170 [ frame ])
            (const_int 136 [0x88]))) -1 (nil))

(insn 292 291 293 45 arch/arm/kernel/signal.c:581 (set (reg:SI 301)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -12 [0xfffffffffffffff4]))) -1 (nil))

(insn 293 292 294 45 arch/arm/kernel/signal.c:581 (set (reg:SI 0 r0)
        (reg:SI 300)) -1 (nil))

(insn 294 293 295 45 arch/arm/kernel/signal.c:581 (set (reg:SI 1 r1)
        (reg:SI 301)) -1 (nil))

(insn 295 294 296 45 arch/arm/kernel/signal.c:581 (set (reg:SI 2 r2)
        (const_int 12 [0xc])) -1 (nil))

(call_insn 296 295 297 45 arch/arm/kernel/signal.c:581 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__copy_to_user") [flags 0x41] <function_decl 0x10f3df00 __copy_to_user>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 297 296 298 45 arch/arm/kernel/signal.c:581 (set (reg:SI 173 [ D.25925 ])
        (reg:SI 0 r0)) -1 (nil))

(insn 298 297 299 45 arch/arm/kernel/signal.c:581 (set (reg:SI 172 [ D.25926 ])
        (ior:SI (reg:SI 173 [ D.25925 ])
            (reg/v:SI 169 [ err ]))) -1 (nil))

(insn 299 298 300 45 arch/arm/kernel/signal.c:583 (set (reg:SI 302)
        (plus:SI (reg/v/f:SI 170 [ frame ])
            (const_int 128 [0x80]))) -1 (nil))

(insn 300 299 301 45 arch/arm/kernel/signal.c:583 (set (reg:SI 0 r0)
        (reg:SI 302)) -1 (nil))

(insn 301 300 302 45 arch/arm/kernel/signal.c:583 (set (reg:SI 1 r1)
        (reg/v/f:SI 213 [ regs ])) -1 (nil))

(insn 302 301 303 45 arch/arm/kernel/signal.c:583 (set (reg:SI 2 r2)
        (reg/v/f:SI 206 [ oldset ])) -1 (nil))

(call_insn 303 302 304 45 arch/arm/kernel/signal.c:583 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("setup_sigframe") [flags 0x3] <function_decl 0x1140a680 setup_sigframe>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 304 303 305 45 arch/arm/kernel/signal.c:583 (set (reg:SI 171 [ D.25928 ])
        (reg:SI 0 r0)) -1 (nil))

(insn 305 304 306 45 arch/arm/kernel/signal.c:583 (set (reg/v:SI 148 [ ret ])
        (ior:SI (reg:SI 172 [ D.25926 ])
            (reg:SI 171 [ D.25928 ]))) -1 (nil))

(insn 306 305 307 45 arch/arm/kernel/signal.c:584 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 148 [ ret ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 307 306 308 45 arch/arm/kernel/signal.c:584 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 407)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil)))
;; End of basic block 45 -> ( 46 58)

;; Succ edge  46 [29.0%]  (fallthru)
;; Succ edge  58 [71.0%] 

;; Start of basic block ( 45) -> 46
;; Pred edge  45 [29.0%]  (fallthru)
(note 308 307 309 46 [bb 46] NOTE_INSN_BASIC_BLOCK)

(insn 309 308 310 46 arch/arm/kernel/signal.c:585 (set (reg:SI 303)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -32 [0xffffffffffffffe0]))) -1 (nil))

(insn 310 309 311 46 arch/arm/kernel/signal.c:585 (set (reg:SI 304)
        (plus:SI (reg/v/f:SI 170 [ frame ])
            (const_int 872 [0x368]))) -1 (nil))

(insn 311 310 312 46 arch/arm/kernel/signal.c:585 (set (mem:SI (reg/f:SI 131 virtual-outgoing-args) [0 S4 A32])
        (reg/v:SI 133 [ signr.423 ])) -1 (nil))

(insn 312 311 313 46 arch/arm/kernel/signal.c:585 (set (reg:SI 0 r0)
        (reg/v/f:SI 213 [ regs ])) -1 (nil))

(insn 313 312 314 46 arch/arm/kernel/signal.c:585 (set (reg:SI 1 r1)
        (reg:SI 303)) -1 (nil))

(insn 314 313 315 46 arch/arm/kernel/signal.c:585 (set (reg:SI 2 r2)
        (reg:SI 304)) -1 (nil))

(insn 315 314 316 46 arch/arm/kernel/signal.c:585 (set (reg:SI 3 r3)
        (reg/v/f:SI 170 [ frame ])) -1 (nil))

(call_insn 316 315 317 46 arch/arm/kernel/signal.c:585 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("setup_return") [flags 0x3] <function_decl 0x1140a880 setup_return>) [0 S4 A32])
                    (const_int 8 [0x8])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 317 316 318 46 arch/arm/kernel/signal.c:585 (set (reg/v:SI 148 [ ret ])
        (reg:SI 0 r0)) -1 (nil))

(insn 318 317 319 46 arch/arm/kernel/signal.c:587 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 148 [ ret ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 319 318 320 46 arch/arm/kernel/signal.c:587 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 407)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 0 [0x0])
        (nil)))
;; End of basic block 46 -> ( 47 58)

;; Succ edge  47 [100.0%]  (fallthru)
;; Succ edge  58

;; Start of basic block ( 46) -> 47
;; Pred edge  46 [100.0%]  (fallthru)
(note 320 319 321 47 [bb 47] NOTE_INSN_BASIC_BLOCK)

(insn 321 320 322 47 arch/arm/kernel/signal.c:593 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 213 [ regs ])
                (const_int 4 [0x4])) [0 <variable>.uregs+4 S4 A32])
        (reg/f:SI 176 [ D.25915 ])) -1 (nil))

(insn 322 321 323 47 arch/arm/kernel/signal.c:594 (set (reg:SI 305)
        (plus:SI (reg/v/f:SI 170 [ frame ])
            (const_int 128 [0x80]))) -1 (nil))

(insn 323 322 324 47 arch/arm/kernel/signal.c:594 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 213 [ regs ])
                (const_int 8 [0x8])) [0 <variable>.uregs+8 S4 A32])
        (reg:SI 305)) -1 (nil))

(jump_insn 324 323 325 47 arch/arm/kernel/signal.c:594 (set (pc)
        (label_ref 407)) -1 (nil))
;; End of basic block 47 -> ( 58)

;; Succ edge  58 [100.0%] 

(barrier 325 324 326)

;; Start of basic block ( 32) -> 48
;; Pred edge  32 [50.0%] 
(code_label 326 325 327 48 37 "" [1 uses])

(note 327 326 328 48 [bb 48] NOTE_INSN_BASIC_BLOCK)

(insn 328 327 329 48 arch/arm/kernel/signal.c:442 (set (reg/v:SI 177 [ sp ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 213 [ regs ])
                (const_int 52 [0x34])) [0 <variable>.uregs+52 S4 A32])) -1 (nil))

(insn 329 328 330 48 arch/arm/kernel/signal.c:448 (set (reg:SI 306)
        (and:SI (reg:SI 146 [ D.26013 ])
            (const_int 134217728 [0x8000000]))) -1 (nil))

(insn 330 329 331 48 arch/arm/kernel/signal.c:448 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 306)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 331 330 332 48 arch/arm/kernel/signal.c:448 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 362)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 48 -> ( 49 52)

;; Succ edge  49 [50.0%]  (fallthru)
;; Succ edge  52 [50.0%] 

;; Start of basic block ( 48) -> 49
;; Pred edge  48 [50.0%]  (fallthru)
(note 332 331 333 49 [bb 49] NOTE_INSN_BASIC_BLOCK)

(insn 333 332 334 49 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 184 [ sp.92 ])
        (reg/v:SI 13 sp [ sp ])) -1 (nil))

(insn 334 333 335 49 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 308)
        (and:SI (reg:SI 184 [ sp.92 ])
            (const_int -8129 [0xffffffffffffe03f]))) -1 (nil))

(insn 335 334 336 49 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 307)
        (and:SI (reg:SI 308)
            (const_int -64 [0xffffffffffffffc0]))) -1 (expr_list:REG_EQUAL (and:SI (reg:SI 184 [ sp.92 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 336 335 337 49 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg/f:SI 309)
        (mem/s/f/j:SI (plus:SI (reg:SI 307)
                (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32])) -1 (nil))

(insn 337 336 338 49 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 310)
        (mem/s/j:SI (plus:SI (reg/f:SI 309)
                (const_int 988 [0x3dc])) [0 <variable>.sas_ss_size+0 S4 A32])) -1 (nil))

(insn 338 337 339 49 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 310)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 339 338 340 49 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 362)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 49 -> ( 50 52)

;; Succ edge  50 [50.0%]  (fallthru)
;; Succ edge  52 [50.0%] 

;; Start of basic block ( 49) -> 50
;; Pred edge  49 [50.0%]  (fallthru)
(note 340 339 341 50 [bb 50] NOTE_INSN_BASIC_BLOCK)

(insn 341 340 342 50 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 181 [ sp.92 ])
        (reg/v:SI 13 sp [ sp ])) -1 (nil))

(insn 342 341 343 50 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 312)
        (and:SI (reg:SI 181 [ sp.92 ])
            (const_int -8129 [0xffffffffffffe03f]))) -1 (nil))

(insn 343 342 344 50 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 311)
        (and:SI (reg:SI 312)
            (const_int -64 [0xffffffffffffffc0]))) -1 (expr_list:REG_EQUAL (and:SI (reg:SI 181 [ sp.92 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 344 343 345 50 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg/f:SI 313)
        (mem/s/f/j:SI (plus:SI (reg:SI 311)
                (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32])) -1 (nil))

(insn 345 344 346 50 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 314)
        (mem/s/j:SI (plus:SI (reg/f:SI 313)
                (const_int 984 [0x3d8])) [0 <variable>.sas_ss_sp+0 S4 A64])) -1 (nil))

(insn 346 345 347 50 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 177 [ sp ])
            (reg:SI 314))) -1 (nil))

(jump_insn 347 346 348 50 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (pc)
        (if_then_else (leu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 598)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 50 -> ( 51 81)

;; Succ edge  51 [50.0%]  (fallthru)
;; Succ edge  81 [50.0%] 

;; Start of basic block ( 50) -> 51
;; Pred edge  50 [50.0%]  (fallthru)
(note 348 347 349 51 [bb 51] NOTE_INSN_BASIC_BLOCK)

(insn 349 348 350 51 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 182 [ sp.92 ])
        (reg/v:SI 13 sp [ sp ])) -1 (nil))

(insn 350 349 351 51 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 183 [ sp.92 ])
        (reg/v:SI 13 sp [ sp ])) -1 (nil))

(insn 351 350 352 51 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 316)
        (and:SI (reg:SI 182 [ sp.92 ])
            (const_int -8129 [0xffffffffffffe03f]))) -1 (nil))

(insn 352 351 353 51 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 315)
        (and:SI (reg:SI 316)
            (const_int -64 [0xffffffffffffffc0]))) -1 (expr_list:REG_EQUAL (and:SI (reg:SI 182 [ sp.92 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 353 352 354 51 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg/f:SI 317)
        (mem/s/f/j:SI (plus:SI (reg:SI 315)
                (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32])) -1 (nil))

(insn 354 353 355 51 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 319)
        (mem/s/j:SI (plus:SI (reg/f:SI 317)
                (const_int 984 [0x3d8])) [0 <variable>.sas_ss_sp+0 S4 A64])) -1 (nil))

(insn 355 354 356 51 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 318)
        (minus:SI (reg/v:SI 177 [ sp ])
            (reg:SI 319))) -1 (nil))

(insn 356 355 357 51 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 321)
        (and:SI (reg:SI 183 [ sp.92 ])
            (const_int -8129 [0xffffffffffffe03f]))) -1 (nil))

(insn 357 356 358 51 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 320)
        (and:SI (reg:SI 321)
            (const_int -64 [0xffffffffffffffc0]))) -1 (expr_list:REG_EQUAL (and:SI (reg:SI 183 [ sp.92 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 358 357 359 51 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg/f:SI 322)
        (mem/s/f/j:SI (plus:SI (reg:SI 320)
                (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32])) -1 (nil))

(insn 359 358 360 51 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 323)
        (mem/s/j:SI (plus:SI (reg/f:SI 322)
                (const_int 988 [0x3dc])) [0 <variable>.sas_ss_size+0 S4 A32])) -1 (nil))

(insn 360 359 361 51 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 318)
            (reg:SI 323))) -1 (nil))

(jump_insn 361 360 362 51 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 598)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 51 -> ( 52 81)

;; Succ edge  52 [50.0%]  (fallthru)
;; Succ edge  81 [50.0%] 

;; Start of basic block ( 48 51 81 49) -> 52
;; Pred edge  48 [50.0%] 
;; Pred edge  51 [50.0%]  (fallthru)
;; Pred edge  81 [100.0%] 
;; Pred edge  49 [50.0%] 
(code_label 362 361 363 52 46 "" [3 uses])

(note 363 362 364 52 [bb 52] NOTE_INSN_BASIC_BLOCK)

(insn 364 363 365 52 arch/arm/kernel/signal.c:454 (set (reg:SI 324)
        (plus:SI (reg/v:SI 177 [ sp ])
            (const_int -752 [0xfffffffffffffd10]))) -1 (nil))

(insn 365 364 366 52 arch/arm/kernel/signal.c:454 (set (reg/v/f:SI 178 [ frame ])
        (and:SI (reg:SI 324)
            (const_int -8 [0xfffffffffffffff8]))) -1 (nil))

(insn 366 365 367 52 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 187 [ sp.92 ])
        (reg/v:SI 13 sp [ sp ])) -1 (nil))

(insn 367 366 368 52 arch/arm/kernel/signal.c:459 (set (reg:SI 326)
        (and:SI (reg:SI 187 [ sp.92 ])
            (const_int -8129 [0xffffffffffffe03f]))) -1 (nil))

(insn 368 367 369 52 arch/arm/kernel/signal.c:459 (set (reg:SI 325)
        (and:SI (reg:SI 326)
            (const_int -64 [0xffffffffffffffc0]))) -1 (expr_list:REG_EQUAL (and:SI (reg:SI 187 [ sp.92 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 369 368 370 52 arch/arm/kernel/signal.c:459 (set (reg:SI 327)
        (mem/s/j:SI (plus:SI (reg:SI 325)
                (const_int 8 [0x8])) [0 <variable>.addr_limit+0 S4 A64])) -1 (nil))

(insn 370 369 371 52 arch/arm/kernel/signal.c:459 (parallel [
            (set (reg/v:SI 179 [ flag ])
                (asm_operands:SI ("adds %1, %2, %3; sbcccs %1, %1, %0; movcc %0, #0") ("=&r") 0 [
                        (reg/v/f:SI 178 [ frame ])
                        (const_int 752 [0x2f0])
                        (reg:SI 327)
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("Ir") 0)
                        (asm_input:SI ("0") 0)
                    ] 8647573))
            (set (reg/v:SI 180 [ roksum ])
                (asm_operands:SI ("adds %1, %2, %3; sbcccs %1, %1, %0; movcc %0, #0") ("=&r") 1 [
                        (reg/v/f:SI 178 [ frame ])
                        (const_int 752 [0x2f0])
                        (reg:SI 327)
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("Ir") 0)
                        (asm_input:SI ("0") 0)
                    ] 8647573))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

(insn 371 370 372 52 arch/arm/kernel/signal.c:459 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 179 [ flag ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 372 371 373 52 arch/arm/kernel/signal.c:459 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 375)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 52 -> ( 53 54)

;; Succ edge  53 [50.0%]  (fallthru)
;; Succ edge  54 [50.0%] 

;; Start of basic block ( 52) -> 53
;; Pred edge  52 [50.0%]  (fallthru)
(note 373 372 374 53 [bb 53] NOTE_INSN_BASIC_BLOCK)

(insn 374 373 375 53 arch/arm/kernel/signal.c:460 (set (reg/v/f:SI 178 [ frame ])
        (const_int 0 [0x0])) -1 (nil))
;; End of basic block 53 -> ( 54)

;; Succ edge  54 [100.0%]  (fallthru)

;; Start of basic block ( 52 53) -> 54
;; Pred edge  52 [50.0%] 
;; Pred edge  53 [100.0%]  (fallthru)
(code_label 375 374 376 54 48 "" [1 uses])

(note 376 375 377 54 [bb 54] NOTE_INSN_BASIC_BLOCK)

(insn 377 376 378 54 arch/arm/kernel/signal.c:543 (set (reg/v/f:SI 189 [ frame ])
        (reg/v/f:SI 178 [ frame ])) -1 (nil))

(insn 378 377 379 54 arch/arm/kernel/signal.c:546 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 189 [ frame ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 379 378 380 54 arch/arm/kernel/signal.c:546 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 404)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 3017 [0xbc9])
        (nil)))
;; End of basic block 54 -> ( 57 55)

;; Succ edge  57 [30.2%] 
;; Succ edge  55 [69.8%]  (fallthru)

;; Start of basic block ( 54) -> 55
;; Pred edge  54 [69.8%]  (fallthru)
(note 380 379 381 55 [bb 55] NOTE_INSN_BASIC_BLOCK)

(insn 381 380 382 55 arch/arm/kernel/signal.c:552 discrim 4 (set (reg:SI 328)
        (const_int 1522778970 [0x5ac3c35a])) -1 (nil))

(insn 382 381 383 55 arch/arm/kernel/signal.c:552 discrim 4 (set (reg:SI 329)
        (const_int 0 [0x0])) -1 (nil))

(insn 383 382 384 55 arch/arm/kernel/signal.c:552 discrim 4 (parallel [
            (set (reg/v:SI 188 [ err ])
                (asm_operands/v:SI ("1:	str	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 328)
                        (reg/v/f:SI 189 [ frame ])
                        (const_int -14 [0xfffffffffffffff2])
                        (reg:SI 329)
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691018))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

(insn 384 383 385 55 arch/arm/kernel/signal.c:554 (set (reg:SI 0 r0)
        (reg/v/f:SI 189 [ frame ])) -1 (nil))

(insn 385 384 386 55 arch/arm/kernel/signal.c:554 (set (reg:SI 1 r1)
        (reg/v/f:SI 213 [ regs ])) -1 (nil))

(insn 386 385 387 55 arch/arm/kernel/signal.c:554 (set (reg:SI 2 r2)
        (reg/v/f:SI 206 [ oldset ])) -1 (nil))

(call_insn 387 386 388 55 arch/arm/kernel/signal.c:554 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("setup_sigframe") [flags 0x3] <function_decl 0x1140a680 setup_sigframe>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 388 387 389 55 arch/arm/kernel/signal.c:554 (set (reg:SI 190 [ D.25873 ])
        (reg:SI 0 r0)) -1 (nil))

(insn 389 388 390 55 arch/arm/kernel/signal.c:554 (set (reg/v:SI 148 [ ret ])
        (ior:SI (reg:SI 190 [ D.25873 ])
            (reg/v:SI 188 [ err ]))) -1 (nil))

(insn 390 389 391 55 arch/arm/kernel/signal.c:555 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 148 [ ret ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 391 390 392 55 arch/arm/kernel/signal.c:555 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 407)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil)))
;; End of basic block 55 -> ( 56 58)

;; Succ edge  56 [29.0%]  (fallthru)
;; Succ edge  58 [71.0%] 

;; Start of basic block ( 55) -> 56
;; Pred edge  55 [29.0%]  (fallthru)
(note 392 391 393 56 [bb 56] NOTE_INSN_BASIC_BLOCK)

(insn 393 392 394 56 arch/arm/kernel/signal.c:556 (set (reg:SI 330)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -32 [0xffffffffffffffe0]))) -1 (nil))

(insn 394 393 395 56 arch/arm/kernel/signal.c:556 (set (reg:SI 331)
        (plus:SI (reg/v/f:SI 189 [ frame ])
            (const_int 744 [0x2e8]))) -1 (nil))

(insn 395 394 396 56 arch/arm/kernel/signal.c:556 (set (mem:SI (reg/f:SI 131 virtual-outgoing-args) [0 S4 A32])
        (reg/v:SI 133 [ signr.423 ])) -1 (nil))

(insn 396 395 397 56 arch/arm/kernel/signal.c:556 (set (reg:SI 0 r0)
        (reg/v/f:SI 213 [ regs ])) -1 (nil))

(insn 397 396 398 56 arch/arm/kernel/signal.c:556 (set (reg:SI 1 r1)
        (reg:SI 330)) -1 (nil))

(insn 398 397 399 56 arch/arm/kernel/signal.c:556 (set (reg:SI 2 r2)
        (reg:SI 331)) -1 (nil))

(insn 399 398 400 56 arch/arm/kernel/signal.c:556 (set (reg:SI 3 r3)
        (reg/v/f:SI 189 [ frame ])) -1 (nil))

(call_insn 400 399 401 56 arch/arm/kernel/signal.c:556 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("setup_return") [flags 0x3] <function_decl 0x1140a880 setup_return>) [0 S4 A32])
                    (const_int 8 [0x8])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 401 400 402 56 arch/arm/kernel/signal.c:556 (set (reg/v:SI 148 [ ret ])
        (reg:SI 0 r0)) -1 (nil))

(jump_insn 402 401 403 56 arch/arm/kernel/signal.c:556 (set (pc)
        (label_ref 407)) -1 (nil))
;; End of basic block 56 -> ( 58)

;; Succ edge  58 [100.0%] 

(barrier 403 402 404)

;; Start of basic block ( 39 54) -> 57
;; Pred edge  39 [30.2%] 
;; Pred edge  54 [30.2%] 
(code_label 404 403 405 57 41 "" [2 uses])

(note 405 404 406 57 [bb 57] NOTE_INSN_BASIC_BLOCK)

(insn 406 405 407 57 arch/arm/kernel/signal.c:547 (set (reg/v:SI 148 [ ret ])
        (const_int 1 [0x1])) -1 (nil))
;; End of basic block 57 -> ( 58)

;; Succ edge  58 [100.0%]  (fallthru)

;; Start of basic block ( 57 45 46 47 55 56) -> 58
;; Pred edge  57 [100.0%]  (fallthru)
;; Pred edge  45 [71.0%] 
;; Pred edge  46
;; Pred edge  47 [100.0%] 
;; Pred edge  55 [71.0%] 
;; Pred edge  56 [100.0%] 
(code_label 407 406 408 58 45 "" [5 uses])

(note 408 407 409 58 [bb 58] NOTE_INSN_BASIC_BLOCK)

(insn 409 408 410 58 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:168 (set (reg:SI 195 [ D.25861 ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 213 [ regs ])
                (const_int 64 [0x40])) [0 <variable>.uregs+64 S4 A32])) -1 (nil))

(insn 410 409 411 58 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:173 (set (reg:SI 194 [ D.25862 ])
        (and:SI (reg:SI 195 [ D.25861 ])
            (const_int -321 [0xfffffffffffffebf]))) -1 (nil))

(insn 411 410 412 58 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:173 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 213 [ regs ])
                (const_int 64 [0x40])) [0 <variable>.uregs+64 S4 A32])
        (reg:SI 194 [ D.25862 ])) -1 (nil))

(insn 412 411 413 58 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:175 (set (reg:SI 332)
        (and:SI (reg:SI 194 [ D.25862 ])
            (const_int 128 [0x80]))) -1 (nil))

(insn 413 412 414 58 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:175 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 332)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 414 413 415 58 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:175 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 434)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 58 -> ( 59 61)

;; Succ edge  59 [50.0%]  (fallthru)
;; Succ edge  61 [50.0%] 

;; Start of basic block ( 58) -> 59
;; Pred edge  58 [50.0%]  (fallthru)
(note 415 414 416 59 [bb 59] NOTE_INSN_BASIC_BLOCK)

(insn 416 415 417 59 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:168 (set (reg/v:SI 192 [ mode ])
        (and:SI (reg:SI 195 [ D.25861 ])
            (const_int 31 [0x1f]))) -1 (nil))

(insn 417 416 418 59 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:176 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 192 [ mode ])
            (const_int 16 [0x10]))) -1 (nil))

(jump_insn 418 417 419 59 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:176 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 454)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 2800 [0xaf0])
        (nil)))
;; End of basic block 59 -> ( 64 60)

;; Succ edge  64 [28.0%] 
;; Succ edge  60 [72.0%]  (fallthru)

;; Start of basic block ( 59) -> 60
;; Pred edge  59 [72.0%]  (fallthru)
(note 419 418 420 60 [bb 60] NOTE_INSN_BASIC_BLOCK)

(insn 420 419 421 60 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:178 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 192 [ mode ])
            (const_int 0 [0x0]))) -1 (nil))

(insn 421 420 422 60 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:178 (set (reg:SI 334)
        (eq:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) -1 (nil))

(insn 422 421 423 60 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:178 (set (reg:QI 333)
        (subreg:QI (reg:SI 334) 0)) -1 (nil))

(insn 423 422 424 60 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:178 (set (reg/f:SI 335)
        (symbol_ref:SI ("elf_hwcap") [flags 0xc0] <var_decl 0x512dc3c0 elf_hwcap>)) -1 (nil))

(insn 424 423 425 60 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:178 (set (reg:SI 337)
        (mem/c/i:SI (reg/f:SI 335) [0 elf_hwcap+0 S4 A32])) -1 (nil))

(insn 425 424 426 60 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:178 (set (reg:SI 336)
        (lshiftrt:SI (reg:SI 337)
            (const_int 3 [0x3]))) -1 (nil))

(insn 426 425 427 60 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:178 (set (reg:QI 338)
        (subreg:QI (reg:SI 336) 0)) -1 (nil))

(insn 427 426 428 60 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:178 (set (reg:SI 339)
        (and:SI (subreg:SI (reg:QI 338) 0)
            (const_int 1 [0x1]))) -1 (nil))

(insn 428 427 429 60 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:178 (set (reg:QI 340)
        (subreg:QI (reg:SI 339) 0)) -1 (nil))

(insn 429 428 430 60 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:178 (set (reg:SI 341)
        (and:SI (subreg:SI (reg:QI 333) 0)
            (subreg:SI (reg:QI 340) 0))) -1 (nil))

(insn 430 429 431 60 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:178 (set (reg:QI 342)
        (subreg:QI (reg:SI 341) 0)) -1 (nil))

(insn 431 430 432 60 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:178 (set (reg:SI 343)
        (zero_extend:SI (reg:QI 342))) -1 (nil))

(insn 432 431 433 60 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:178 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 343)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 433 432 434 60 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:178 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 454)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 60 -> ( 64 61)

;; Succ edge  64 [50.0%] 
;; Succ edge  61 [50.0%]  (fallthru)

;; Start of basic block ( 58 60) -> 61
;; Pred edge  58 [50.0%] 
;; Pred edge  60 [50.0%]  (fallthru)
(code_label 434 433 435 61 49 "" [1 uses])

(note 435 434 436 61 [bb 61] NOTE_INSN_BASIC_BLOCK)

(insn 436 435 437 61 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:185 (set (reg:SI 193 [ D.25869 ])
        (and:SI (reg:SI 194 [ D.25862 ])
            (const_int -208 [0xffffffffffffff30]))) -1 (nil))

(insn 437 436 438 61 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:185 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 213 [ regs ])
                (const_int 64 [0x40])) [0 <variable>.uregs+64 S4 A32])
        (reg:SI 193 [ D.25869 ])) -1 (nil))

(insn 438 437 439 61 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:186 (set (reg/f:SI 344)
        (symbol_ref:SI ("elf_hwcap") [flags 0xc0] <var_decl 0x512dc3c0 elf_hwcap>)) -1 (nil))

(insn 439 438 440 61 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:186 (set (reg:SI 346)
        (mem/c/i:SI (reg/f:SI 344) [0 elf_hwcap+0 S4 A32])) -1 (nil))

(insn 440 439 441 61 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:186 (set (reg:SI 345)
        (and:SI (reg:SI 346)
            (const_int 8 [0x8]))) -1 (nil))

(insn 441 440 442 61 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:186 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 345)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 442 441 443 61 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:186 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 447)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 61 -> ( 63 62)

;; Succ edge  63 [50.0%] 
;; Succ edge  62 [50.0%]  (fallthru)

;; Start of basic block ( 61) -> 62
;; Pred edge  61 [50.0%]  (fallthru)
(note 443 442 444 62 [bb 62] NOTE_INSN_BASIC_BLOCK)

(insn 444 443 445 62 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:189 (set (reg:SI 191 [ D.25871 ])
        (const_int 0 [0x0])) -1 (nil))

(jump_insn 445 444 446 62 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:189 (set (pc)
        (label_ref 457)) -1 (nil))
;; End of basic block 62 -> ( 65)

;; Succ edge  65 [100.0%] 

(barrier 446 445 447)

;; Start of basic block ( 61) -> 63
;; Pred edge  61 [50.0%] 
(code_label 447 446 448 63 51 "" [1 uses])

(note 448 447 449 63 [bb 63] NOTE_INSN_BASIC_BLOCK)

(insn 449 448 450 63 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:187 (set (reg:SI 347)
        (ior:SI (reg:SI 193 [ D.25869 ])
            (const_int 16 [0x10]))) -1 (nil))

(insn 450 449 451 63 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:187 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 213 [ regs ])
                (const_int 64 [0x40])) [0 <variable>.uregs+64 S4 A32])
        (reg:SI 347)) -1 (nil))

(insn 451 450 452 63 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:189 (set (reg:SI 191 [ D.25871 ])
        (const_int 0 [0x0])) -1 (nil))

(jump_insn 452 451 453 63 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:189 (set (pc)
        (label_ref 457)) -1 (nil))
;; End of basic block 63 -> ( 65)

;; Succ edge  65 [100.0%] 

(barrier 453 452 454)

;; Start of basic block ( 59 60) -> 64
;; Pred edge  59 [28.0%] 
;; Pred edge  60 [50.0%] 
(code_label 454 453 455 64 50 "" [2 uses])

(note 455 454 456 64 [bb 64] NOTE_INSN_BASIC_BLOCK)

(insn 456 455 457 64 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:177 (set (reg:SI 191 [ D.25871 ])
        (const_int 1 [0x1])) -1 (nil))
;; End of basic block 64 -> ( 65)

;; Succ edge  65 [100.0%]  (fallthru)

;; Start of basic block ( 64 62 63) -> 65
;; Pred edge  64 [100.0%]  (fallthru)
;; Pred edge  62 [100.0%] 
;; Pred edge  63 [100.0%] 
(code_label 457 456 458 65 52 "" [2 uses])

(note 458 457 459 65 [bb 65] NOTE_INSN_BASIC_BLOCK)

(insn 459 458 460 65 arch/arm/kernel/signal.c:630 (set (reg:SI 348)
        (xor:SI (reg:SI 191 [ D.25871 ])
            (const_int 1 [0x1]))) -1 (nil))

(insn 460 459 461 65 arch/arm/kernel/signal.c:630 (set (reg:SI 349)
        (ior:SI (reg:SI 348)
            (reg/v:SI 148 [ ret ]))) -1 (nil))

(insn 461 460 462 65 arch/arm/kernel/signal.c:630 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 349)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 462 461 463 65 arch/arm/kernel/signal.c:630 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 469)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 65 -> ( 66 67)

;; Succ edge  66 [50.0%]  (fallthru)
;; Succ edge  67 [50.0%] 

;; Start of basic block ( 65) -> 66
;; Pred edge  65 [50.0%]  (fallthru)
(note 463 462 464 66 [bb 66] NOTE_INSN_BASIC_BLOCK)

(insn 464 463 465 66 arch/arm/kernel/signal.c:633 (set (reg:SI 0 r0)
        (reg/v:SI 207 [ signr ])) -1 (nil))

(insn 465 464 466 66 arch/arm/kernel/signal.c:633 (set (reg:SI 1 r1)
        (reg/v/f:SI 147 [ tsk ])) -1 (nil))

(call_insn 466 465 467 66 arch/arm/kernel/signal.c:633 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("force_sigsegv") [flags 0x41] <function_decl 0x10f06780 force_sigsegv>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(jump_insn 467 466 468 66 arch/arm/kernel/signal.c:633 (set (pc)
        (label_ref 579)) -1 (nil))
;; End of basic block 66 -> ( 79)

;; Succ edge  79 [100.0%] 

(barrier 468 467 469)

;; Start of basic block ( 65) -> 67
;; Pred edge  65 [50.0%] 
(code_label 469 468 470 67 53 "" [1 uses])

(note 470 469 471 67 [bb 67] NOTE_INSN_BASIC_BLOCK)

(insn 471 470 472 67 include/linux/spinlock.h:310 (set (reg:SI 351)
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 147 [ tsk ])
                (const_int 940 [0x3ac])) [0 <variable>.sighand+0 S4 A32])) -1 (nil))

(insn 472 471 473 67 include/linux/spinlock.h:310 (set (reg:SI 352)
        (plus:SI (reg:SI 351)
            (const_int 1280 [0x500]))) -1 (nil))

(insn 473 472 474 67 include/linux/spinlock.h:310 (set (reg:SI 350)
        (plus:SI (reg:SI 352)
            (const_int 4 [0x4]))) -1 (expr_list:REG_EQUAL (plus:SI (reg:SI 351)
            (const_int 1284 [0x504]))
        (nil)))

(insn 474 473 475 67 include/linux/spinlock.h:310 (set (reg:SI 0 r0)
        (reg:SI 350)) -1 (nil))

(call_insn 475 474 476 67 include/linux/spinlock.h:310 (parallel [
            (call (mem:SI (symbol_ref:SI ("_raw_spin_lock_irq") [flags 0x41] <function_decl 0x10b48280 _raw_spin_lock_irq>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 476 475 477 67 include/linux/signal.h:123 discrim 3 (set (reg:SI 353)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 147 [ tsk ])
                (const_int 948 [0x3b4])) [0 <variable>.blocked.sig+4 S4 A32])) -1 (nil))

(insn 477 476 478 67 include/linux/signal.h:123 discrim 3 (set (reg:SI 354)
        (mem/s/j:SI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -16 [0xfffffffffffffff0])) [0 ka.sa.sa_mask.sig+4 S4 A64])) -1 (nil))

(insn 478 477 479 67 include/linux/signal.h:123 discrim 3 (set (reg:SI 355)
        (ior:SI (reg:SI 353)
            (reg:SI 354))) -1 (nil))

(insn 479 478 480 67 include/linux/signal.h:123 discrim 3 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 147 [ tsk ])
                (const_int 948 [0x3b4])) [0 <variable>.blocked.sig+4 S4 A32])
        (reg:SI 355)) -1 (nil))

(insn 480 479 481 67 include/linux/signal.h:123 discrim 2 (set (reg:SI 356)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 147 [ tsk ])
                (const_int 944 [0x3b0])) [0 <variable>.blocked.sig+0 S4 A64])) -1 (nil))

(insn 481 480 482 67 include/linux/signal.h:123 discrim 2 (set (reg:SI 357)
        (mem/s/j:SI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -20 [0xffffffffffffffec])) [0 ka.sa.sa_mask.sig+0 S4 A32])) -1 (nil))

(insn 482 481 483 67 include/linux/signal.h:123 discrim 2 (set (reg:SI 358)
        (ior:SI (reg:SI 356)
            (reg:SI 357))) -1 (nil))

(insn 483 482 484 67 include/linux/signal.h:123 discrim 2 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 147 [ tsk ])
                (const_int 944 [0x3b0])) [0 <variable>.blocked.sig+0 S4 A64])
        (reg:SI 358)) -1 (nil))

(insn 484 483 485 67 arch/arm/kernel/signal.c:643 (set (reg:SI 360)
        (mem/s/j/c:SI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -28 [0xffffffffffffffe4])) [0 ka.sa.sa_flags+0 S4 A32])) -1 (nil))

(insn 485 484 486 67 arch/arm/kernel/signal.c:643 (set (reg:SI 359)
        (and:SI (reg:SI 360)
            (const_int 1073741824 [0x40000000]))) -1 (nil))

(insn 486 485 487 67 arch/arm/kernel/signal.c:643 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 359)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 487 486 488 67 arch/arm/kernel/signal.c:643 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 499)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 67 -> ( 68 69)

;; Succ edge  68 [50.0%]  (fallthru)
;; Succ edge  69 [50.0%] 

;; Start of basic block ( 67) -> 68
;; Pred edge  67 [50.0%]  (fallthru)
(note 488 487 489 68 [bb 68] NOTE_INSN_BASIC_BLOCK)

(insn 489 488 490 68 include/linux/signal.h:44 (set (reg:SI 197 [ D.25851 ])
        (plus:SI (reg/v:SI 207 [ signr ])
            (const_int -1 [0xffffffffffffffff]))) -1 (nil))

(insn 490 489 491 68 include/linux/signal.h:48 (set (reg:SI 196 [ D.25853 ])
        (lshiftrt:SI (reg:SI 197 [ D.25851 ])
            (const_int 5 [0x5]))) -1 (nil))

(insn 491 490 492 68 include/linux/signal.h:48 (set (reg:SI 361)
        (plus:SI (reg:SI 196 [ D.25853 ])
            (const_int 236 [0xec]))) -1 (nil))

(insn 492 491 493 68 include/linux/signal.h:48 (set (reg:SI 362)
        (plus:SI (reg:SI 196 [ D.25853 ])
            (const_int 236 [0xec]))) -1 (nil))

(insn 493 492 494 68 include/linux/signal.h:48 (set (reg:SI 363)
        (and:SI (reg:SI 197 [ D.25851 ])
            (const_int 31 [0x1f]))) -1 (nil))

(insn 494 493 495 68 include/linux/signal.h:48 (set (reg:SI 365)
        (const_int 1 [0x1])) -1 (nil))

(insn 495 494 496 68 include/linux/signal.h:48 (set (reg:SI 364)
        (ashift:SI (reg:SI 365)
            (reg:SI 363))) -1 (nil))

(insn 496 495 497 68 include/linux/signal.h:48 (set (reg:SI 366)
        (mem/s/j:SI (plus:SI (mult:SI (reg:SI 362)
                    (const_int 4 [0x4]))
                (reg/v/f:SI 147 [ tsk ])) [0 <variable>.blocked.sig S4 A32])) -1 (nil))

(insn 497 496 498 68 include/linux/signal.h:48 (set (reg:SI 367)
        (ior:SI (reg:SI 366)
            (reg:SI 364))) -1 (nil))

(insn 498 497 499 68 include/linux/signal.h:48 (set (mem/s/j:SI (plus:SI (mult:SI (reg:SI 361)
                    (const_int 4 [0x4]))
                (reg/v/f:SI 147 [ tsk ])) [0 <variable>.blocked.sig S4 A32])
        (reg:SI 367)) -1 (nil))
;; End of basic block 68 -> ( 69)

;; Succ edge  69 [100.0%]  (fallthru)

;; Start of basic block ( 67 68) -> 69
;; Pred edge  67 [50.0%] 
;; Pred edge  68 [100.0%]  (fallthru)
(code_label 499 498 500 69 54 "" [1 uses])

(note 500 499 501 69 [bb 69] NOTE_INSN_BASIC_BLOCK)

(call_insn 501 500 502 69 arch/arm/kernel/signal.c:645 (parallel [
            (call (mem:SI (symbol_ref:SI ("recalc_sigpending") [flags 0x41] <function_decl 0x10f2c680 recalc_sigpending>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (nil))

(insn 502 501 503 69 include/linux/spinlock.h:335 (set (reg:SI 369)
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 147 [ tsk ])
                (const_int 940 [0x3ac])) [0 <variable>.sighand+0 S4 A32])) -1 (nil))

(insn 503 502 504 69 include/linux/spinlock.h:335 (set (reg:SI 370)
        (plus:SI (reg:SI 369)
            (const_int 1280 [0x500]))) -1 (nil))

(insn 504 503 505 69 include/linux/spinlock.h:335 (set (reg:SI 368)
        (plus:SI (reg:SI 370)
            (const_int 4 [0x4]))) -1 (expr_list:REG_EQUAL (plus:SI (reg:SI 369)
            (const_int 1284 [0x504]))
        (nil)))

(insn 505 504 506 69 include/linux/spinlock.h:335 (set (reg:SI 0 r0)
        (reg:SI 368)) -1 (nil))

(call_insn 506 505 507 69 include/linux/spinlock.h:335 (parallel [
            (call (mem:SI (symbol_ref:SI ("_raw_spin_unlock_irq") [flags 0x41] <function_decl 0x10b48600 _raw_spin_unlock_irq>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 507 506 508 69 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 142 [ sp.92 ])
        (reg/v:SI 13 sp [ sp ])) -1 (nil))

(insn 508 507 509 69 include/linux/thread_info.h:84 (set (reg:SI 371)
        (and:SI (reg:SI 142 [ sp.92 ])
            (const_int -8129 [0xffffffffffffe03f]))) -1 (nil))

(insn 509 508 510 69 include/linux/thread_info.h:84 (set (reg/f:SI 140 [ D.26039 ])
        (and:SI (reg:SI 371)
            (const_int -64 [0xffffffffffffffc0]))) -1 (expr_list:REG_EQUAL (and:SI (reg:SI 142 [ sp.92 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 510 509 511 69 include/asm-generic/bitops/non-atomic.h:105 (set (reg:SI 141 [ D.26034 ])
        (mem/v:SI (reg/f:SI 140 [ D.26039 ]) [0 S4 A32])) -1 (nil))

(insn 511 510 512 69 arch/arm/kernel/signal.c:737 (set (reg:SI 372)
        (and:SI (reg:SI 141 [ D.26034 ])
            (const_int 1048576 [0x100000]))) -1 (nil))

(insn 512 511 513 69 arch/arm/kernel/signal.c:737 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 372)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 513 512 514 69 arch/arm/kernel/signal.c:737 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 579)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil)))
;; End of basic block 69 -> ( 70 79)

;; Succ edge  70 [29.0%]  (fallthru)
;; Succ edge  79 [71.0%] 

;; Start of basic block ( 69) -> 70
;; Pred edge  69 [29.0%]  (fallthru)
(note 514 513 515 70 [bb 70] NOTE_INSN_BASIC_BLOCK)

(insn 515 514 516 70 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 139 [ sp.92 ])
        (reg/v:SI 13 sp [ sp ])) -1 (nil))

(insn 516 515 517 70 include/linux/thread_info.h:69 (set (reg:SI 374)
        (and:SI (reg:SI 139 [ sp.92 ])
            (const_int -8129 [0xffffffffffffe03f]))) -1 (nil))

(insn 517 516 518 70 include/linux/thread_info.h:69 (set (reg:SI 373)
        (and:SI (reg:SI 374)
            (const_int -64 [0xffffffffffffffc0]))) -1 (expr_list:REG_EQUAL (and:SI (reg:SI 139 [ sp.92 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 518 517 519 70 include/linux/thread_info.h:69 (set (reg:SI 0 r0)
        (const_int 20 [0x14])) -1 (nil))

(insn 519 518 520 70 include/linux/thread_info.h:69 (set (reg:SI 1 r1)
        (reg:SI 373)) -1 (nil))

(call_insn 520 519 521 70 include/linux/thread_info.h:69 (parallel [
            (call (mem:SI (symbol_ref:SI ("_clear_bit") [flags 0x41] <function_decl 0x109cef00 _clear_bit>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(jump_insn 521 520 522 70 include/linux/thread_info.h:69 (set (pc)
        (label_ref 579)) -1 (nil))
;; End of basic block 70 -> ( 79)

;; Succ edge  79 [100.0%] 

(barrier 522 521 523)

;; Start of basic block ( 17 18) -> 71
;; Pred edge  17 [100.0%] 
;; Pred edge  18 [27.0%] 
(code_label 523 522 524 71 30 ("no_signal") [2 uses])

(note 524 523 525 71 [bb 71] NOTE_INSN_BASIC_BLOCK)

(insn 525 524 526 71 arch/arm/kernel/signal.c:744 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 214 [ syscall ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 526 525 527 71 arch/arm/kernel/signal.c:744 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 579)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
        (nil)))
;; End of basic block 71 -> ( 72 79)

;; Succ edge  72 [61.0%]  (fallthru)
;; Succ edge  79 [39.0%] 

;; Start of basic block ( 71) -> 72
;; Pred edge  71 [61.0%]  (fallthru)
(note 527 526 528 72 [bb 72] NOTE_INSN_BASIC_BLOCK)

(insn 528 527 529 72 arch/arm/kernel/signal.c:750 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 210 [ retval ])
            (const_int -516 [0xfffffffffffffdfc]))) -1 (nil))

(jump_insn 529 528 530 72 arch/arm/kernel/signal.c:750 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 554)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
        (nil)))
;; End of basic block 72 -> ( 73 77)

;; Succ edge  73 [28.0%]  (fallthru)
;; Succ edge  77 [72.0%] 

;; Start of basic block ( 72) -> 73
;; Pred edge  72 [28.0%]  (fallthru)
(note 530 529 531 73 [bb 73] NOTE_INSN_BASIC_BLOCK)

(insn 531 530 532 73 arch/arm/kernel/signal.c:751 (set (reg:SI 375)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 213 [ regs ])
                (const_int 60 [0x3c])) [0 <variable>.uregs+60 S4 A32])) -1 (nil))

(insn 532 531 533 73 arch/arm/kernel/signal.c:751 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 375)
            (reg/v:SI 209 [ continue_addr ]))) -1 (nil))

(jump_insn 533 532 534 73 arch/arm/kernel/signal.c:751 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 554)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
        (nil)))
;; End of basic block 73 -> ( 74 77)

;; Succ edge  74 [28.0%]  (fallthru)
;; Succ edge  77 [72.0%] 

;; Start of basic block ( 73) -> 74
;; Pred edge  73 [28.0%]  (fallthru)
(note 534 533 535 74 [bb 74] NOTE_INSN_BASIC_BLOCK)

(insn 535 534 536 74 arch/arm/kernel/signal.c:752 (set (reg:SI 377)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 213 [ regs ])
                (const_int 64 [0x40])) [0 <variable>.uregs+64 S4 A32])) -1 (nil))

(insn 536 535 537 74 arch/arm/kernel/signal.c:752 (set (reg:SI 376)
        (and:SI (reg:SI 377)
            (const_int 32 [0x20]))) -1 (nil))

(insn 537 536 538 74 arch/arm/kernel/signal.c:752 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 376)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 538 537 539 74 arch/arm/kernel/signal.c:752 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 547)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 74 -> ( 75 76)

;; Succ edge  75 [50.0%]  (fallthru)
;; Succ edge  76 [50.0%] 

;; Start of basic block ( 74) -> 75
;; Pred edge  74 [50.0%]  (fallthru)
(note 539 538 540 75 [bb 75] NOTE_INSN_BASIC_BLOCK)

(insn 540 539 541 75 arch/arm/kernel/signal.c:753 (set (reg:SI 378)
        (const_int 0 [0x0])) -1 (nil))

(insn 541 540 542 75 arch/arm/kernel/signal.c:753 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 213 [ regs ])
                (const_int 28 [0x1c])) [0 <variable>.uregs+28 S4 A32])
        (reg:SI 378)) -1 (nil))

(insn 542 541 543 75 arch/arm/kernel/signal.c:754 (set (reg:SI 379)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 213 [ regs ])
                (const_int 60 [0x3c])) [0 <variable>.uregs+60 S4 A32])) -1 (nil))

(insn 543 542 544 75 arch/arm/kernel/signal.c:754 (set (reg:SI 380)
        (plus:SI (reg:SI 379)
            (const_int -2 [0xfffffffffffffffe]))) -1 (nil))

(insn 544 543 545 75 arch/arm/kernel/signal.c:754 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 213 [ regs ])
                (const_int 60 [0x3c])) [0 <variable>.uregs+60 S4 A32])
        (reg:SI 380)) -1 (nil))

(jump_insn 545 544 546 75 arch/arm/kernel/signal.c:754 (set (pc)
        (label_ref 554)) -1 (nil))
;; End of basic block 75 -> ( 77)

;; Succ edge  77 [100.0%] 

(barrier 546 545 547)

;; Start of basic block ( 74) -> 76
;; Pred edge  74 [50.0%] 
(code_label 547 546 548 76 56 "" [1 uses])

(note 548 547 549 76 [bb 76] NOTE_INSN_BASIC_BLOCK)

(insn 549 548 550 76 arch/arm/kernel/signal.c:757 (set (reg:SI 381)
        (const_int 0 [0x0])) -1 (nil))

(insn 550 549 551 76 arch/arm/kernel/signal.c:757 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 213 [ regs ])
                (const_int 28 [0x1c])) [0 <variable>.uregs+28 S4 A32])
        (reg:SI 381)) -1 (nil))

(insn 551 550 552 76 arch/arm/kernel/signal.c:758 (set (reg:SI 382)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 213 [ regs ])
                (const_int 60 [0x3c])) [0 <variable>.uregs+60 S4 A32])) -1 (nil))

(insn 552 551 553 76 arch/arm/kernel/signal.c:758 (set (reg:SI 383)
        (plus:SI (reg:SI 382)
            (const_int -4 [0xfffffffffffffffc]))) -1 (nil))

(insn 553 552 554 76 arch/arm/kernel/signal.c:758 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 213 [ regs ])
                (const_int 60 [0x3c])) [0 <variable>.uregs+60 S4 A32])
        (reg:SI 383)) -1 (nil))
;; End of basic block 76 -> ( 77)

;; Succ edge  77 [100.0%]  (fallthru)

;; Start of basic block ( 73 72 76 75) -> 77
;; Pred edge  73 [72.0%] 
;; Pred edge  72 [72.0%] 
;; Pred edge  76 [100.0%]  (fallthru)
;; Pred edge  75 [100.0%] 
(code_label 554 553 555 77 55 "" [3 uses])

(note 555 554 556 77 [bb 77] NOTE_INSN_BASIC_BLOCK)

(insn 556 555 557 77 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 138 [ sp.92 ])
        (reg/v:SI 13 sp [ sp ])) -1 (nil))

(insn 557 556 558 77 include/linux/thread_info.h:84 (set (reg:SI 384)
        (and:SI (reg:SI 138 [ sp.92 ])
            (const_int -8129 [0xffffffffffffe03f]))) -1 (nil))

(insn 558 557 559 77 include/linux/thread_info.h:84 (set (reg/f:SI 136 [ D.26069 ])
        (and:SI (reg:SI 384)
            (const_int -64 [0xffffffffffffffc0]))) -1 (expr_list:REG_EQUAL (and:SI (reg:SI 138 [ sp.92 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 559 558 560 77 include/asm-generic/bitops/non-atomic.h:105 (set (reg:SI 137 [ D.26064 ])
        (mem/v:SI (reg/f:SI 136 [ D.26069 ]) [0 S4 A32])) -1 (nil))

(insn 560 559 561 77 arch/arm/kernel/signal.c:778 (set (reg:SI 385)
        (and:SI (reg:SI 137 [ D.26064 ])
            (const_int 1048576 [0x100000]))) -1 (nil))

(insn 561 560 562 77 arch/arm/kernel/signal.c:778 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 385)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 562 561 563 77 arch/arm/kernel/signal.c:778 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 579)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 6102 [0x17d6])
        (nil)))
;; End of basic block 77 -> ( 78 79)

;; Succ edge  78 [39.0%]  (fallthru)
;; Succ edge  79 [61.0%] 

;; Start of basic block ( 77) -> 78
;; Pred edge  77 [39.0%]  (fallthru)
(note 563 562 564 78 [bb 78] NOTE_INSN_BASIC_BLOCK)

(insn 564 563 565 78 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 135 [ sp.92 ])
        (reg/v:SI 13 sp [ sp ])) -1 (nil))

(insn 565 564 566 78 include/linux/thread_info.h:69 (set (reg:SI 387)
        (and:SI (reg:SI 135 [ sp.92 ])
            (const_int -8129 [0xffffffffffffe03f]))) -1 (nil))

(insn 566 565 567 78 include/linux/thread_info.h:69 (set (reg:SI 386)
        (and:SI (reg:SI 387)
            (const_int -64 [0xffffffffffffffc0]))) -1 (expr_list:REG_EQUAL (and:SI (reg:SI 135 [ sp.92 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 567 566 568 78 include/linux/thread_info.h:69 (set (reg:SI 0 r0)
        (const_int 20 [0x14])) -1 (nil))

(insn 568 567 569 78 include/linux/thread_info.h:69 (set (reg:SI 1 r1)
        (reg:SI 386)) -1 (nil))

(call_insn 569 568 570 78 include/linux/thread_info.h:69 (parallel [
            (call (mem:SI (symbol_ref:SI ("_clear_bit") [flags 0x41] <function_decl 0x109cef00 _clear_bit>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 570 569 571 78 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 134 [ sp.92 ])
        (reg/v:SI 13 sp [ sp ])) -1 (nil))

(insn 571 570 572 78 arch/arm/kernel/signal.c:780 (set (reg:SI 389)
        (and:SI (reg:SI 134 [ sp.92 ])
            (const_int -8129 [0xffffffffffffe03f]))) -1 (nil))

(insn 572 571 573 78 arch/arm/kernel/signal.c:780 (set (reg:SI 388)
        (and:SI (reg:SI 389)
            (const_int -64 [0xffffffffffffffc0]))) -1 (expr_list:REG_EQUAL (and:SI (reg:SI 134 [ sp.92 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 573 572 574 78 arch/arm/kernel/signal.c:780 (set (reg:SI 391)
        (mem/s/f/j:SI (plus:SI (reg:SI 388)
                (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32])) -1 (nil))

(insn 574 573 575 78 arch/arm/kernel/signal.c:780 (set (reg:SI 390)
        (plus:SI (reg:SI 391)
            (const_int 960 [0x3c0]))) -1 (nil))

(insn 575 574 576 78 arch/arm/kernel/signal.c:780 (set (reg:SI 0 r0)
        (const_int 2 [0x2])) -1 (nil))

(insn 576 575 577 78 arch/arm/kernel/signal.c:780 (set (reg:SI 1 r1)
        (reg:SI 390)) -1 (nil))

(insn 577 576 578 78 arch/arm/kernel/signal.c:780 (set (reg:SI 2 r2)
        (const_int 0 [0x0])) -1 (nil))

(call_insn 578 577 579 78 arch/arm/kernel/signal.c:780 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("sigprocmask") [flags 0x41] <function_decl 0x10a8d480 sigprocmask>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))
;; End of basic block 78 -> ( 79)

;; Succ edge  79 [100.0%]  (fallthru)

;; Start of basic block ( 3 69 71 77 78 66 70) -> 79
;; Pred edge  3 [39.0%] 
;; Pred edge  69 [71.0%] 
;; Pred edge  71 [39.0%] 
;; Pred edge  77 [61.0%] 
;; Pred edge  78 [100.0%]  (fallthru)
;; Pred edge  66 [100.0%] 
;; Pred edge  70 [100.0%] 
(code_label 579 578 580 79 22 "" [6 uses])

(note 580 579 581 79 [bb 79] NOTE_INSN_BASIC_BLOCK)

(jump_insn 581 580 582 79 arch/arm/kernel/signal.c:783 (set (pc)
        (label_ref 613)) -1 (nil))
;; End of basic block 79 -> ( 83)

;; Succ edge  83 [100.0%] 

(barrier 582 581 583)

;; Start of basic block ( 35 36) -> 80
;; Pred edge  35 [50.0%] 
;; Pred edge  36 [50.0%] 
(code_label 583 582 584 80 39 "" [2 uses])

(note 584 583 585 80 [bb 80] NOTE_INSN_BASIC_BLOCK)

(insn 585 584 586 80 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 166 [ sp.92 ])
        (reg/v:SI 13 sp [ sp ])) -1 (nil))

(insn 586 585 587 80 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 167 [ sp.92 ])
        (reg/v:SI 13 sp [ sp ])) -1 (nil))

(insn 587 586 588 80 arch/arm/kernel/signal.c:449 (set (reg:SI 393)
        (and:SI (reg:SI 167 [ sp.92 ])
            (const_int -8129 [0xffffffffffffe03f]))) -1 (nil))

(insn 588 587 589 80 arch/arm/kernel/signal.c:449 (set (reg:SI 392)
        (and:SI (reg:SI 393)
            (const_int -64 [0xffffffffffffffc0]))) -1 (expr_list:REG_EQUAL (and:SI (reg:SI 167 [ sp.92 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 589 588 590 80 arch/arm/kernel/signal.c:449 (set (reg/f:SI 394)
        (mem/s/f/j:SI (plus:SI (reg:SI 392)
                (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32])) -1 (nil))

(insn 590 589 591 80 arch/arm/kernel/signal.c:449 (set (reg:SI 396)
        (and:SI (reg:SI 166 [ sp.92 ])
            (const_int -8129 [0xffffffffffffe03f]))) -1 (nil))

(insn 591 590 592 80 arch/arm/kernel/signal.c:449 (set (reg:SI 395)
        (and:SI (reg:SI 396)
            (const_int -64 [0xffffffffffffffc0]))) -1 (expr_list:REG_EQUAL (and:SI (reg:SI 166 [ sp.92 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 592 591 593 80 arch/arm/kernel/signal.c:449 (set (reg/f:SI 397)
        (mem/s/f/j:SI (plus:SI (reg:SI 395)
                (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32])) -1 (nil))

(insn 593 592 594 80 arch/arm/kernel/signal.c:449 (set (reg:SI 398)
        (mem/s/j:SI (plus:SI (reg/f:SI 394)
                (const_int 988 [0x3dc])) [0 <variable>.sas_ss_size+0 S4 A32])) -1 (nil))

(insn 594 593 595 80 arch/arm/kernel/signal.c:449 (set (reg:SI 399)
        (mem/s/j:SI (plus:SI (reg/f:SI 397)
                (const_int 984 [0x3d8])) [0 <variable>.sas_ss_sp+0 S4 A64])) -1 (nil))

(insn 595 594 596 80 arch/arm/kernel/signal.c:449 (set (reg/v:SI 158 [ sp ])
        (plus:SI (reg:SI 398)
            (reg:SI 399))) -1 (nil))

(jump_insn 596 595 597 80 arch/arm/kernel/signal.c:449 (set (pc)
        (label_ref 200)) -1 (nil))
;; End of basic block 80 -> ( 37)

;; Succ edge  37 [100.0%] 

(barrier 597 596 598)

;; Start of basic block ( 50 51) -> 81
;; Pred edge  50 [50.0%] 
;; Pred edge  51 [50.0%] 
(code_label 598 597 599 81 47 "" [2 uses])

(note 599 598 600 81 [bb 81] NOTE_INSN_BASIC_BLOCK)

(insn 600 599 601 81 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 185 [ sp.92 ])
        (reg/v:SI 13 sp [ sp ])) -1 (nil))

(insn 601 600 602 81 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 186 [ sp.92 ])
        (reg/v:SI 13 sp [ sp ])) -1 (nil))

(insn 602 601 603 81 arch/arm/kernel/signal.c:449 (set (reg:SI 401)
        (and:SI (reg:SI 186 [ sp.92 ])
            (const_int -8129 [0xffffffffffffe03f]))) -1 (nil))

(insn 603 602 604 81 arch/arm/kernel/signal.c:449 (set (reg:SI 400)
        (and:SI (reg:SI 401)
            (const_int -64 [0xffffffffffffffc0]))) -1 (expr_list:REG_EQUAL (and:SI (reg:SI 186 [ sp.92 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 604 603 605 81 arch/arm/kernel/signal.c:449 (set (reg/f:SI 402)
        (mem/s/f/j:SI (plus:SI (reg:SI 400)
                (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32])) -1 (nil))

(insn 605 604 606 81 arch/arm/kernel/signal.c:449 (set (reg:SI 404)
        (and:SI (reg:SI 185 [ sp.92 ])
            (const_int -8129 [0xffffffffffffe03f]))) -1 (nil))

(insn 606 605 607 81 arch/arm/kernel/signal.c:449 (set (reg:SI 403)
        (and:SI (reg:SI 404)
            (const_int -64 [0xffffffffffffffc0]))) -1 (expr_list:REG_EQUAL (and:SI (reg:SI 185 [ sp.92 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 607 606 608 81 arch/arm/kernel/signal.c:449 (set (reg/f:SI 405)
        (mem/s/f/j:SI (plus:SI (reg:SI 403)
                (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32])) -1 (nil))

(insn 608 607 609 81 arch/arm/kernel/signal.c:449 (set (reg:SI 406)
        (mem/s/j:SI (plus:SI (reg/f:SI 402)
                (const_int 988 [0x3dc])) [0 <variable>.sas_ss_size+0 S4 A32])) -1 (nil))

(insn 609 608 610 81 arch/arm/kernel/signal.c:449 (set (reg:SI 407)
        (mem/s/j:SI (plus:SI (reg/f:SI 405)
                (const_int 984 [0x3d8])) [0 <variable>.sas_ss_sp+0 S4 A64])) -1 (nil))

(insn 610 609 611 81 arch/arm/kernel/signal.c:449 (set (reg/v:SI 177 [ sp ])
        (plus:SI (reg:SI 406)
            (reg:SI 407))) -1 (nil))

(jump_insn 611 610 612 81 arch/arm/kernel/signal.c:449 (set (pc)
        (label_ref 362)) -1 (nil))
;; End of basic block 81 -> ( 52)

;; Succ edge  52 [100.0%] 

(barrier 612 611 617)

;; Start of basic block () -> 82
(note 617 612 614 82 [bb 82] NOTE_INSN_BASIC_BLOCK)

(jump_insn 614 617 615 82 arch/arm/kernel/signal.c:783 (set (pc)
        (label_ref 616)) -1 (nil))
;; End of basic block 82 -> ( 84)

;; Succ edge  84 [100.0%] 

(barrier 615 614 613)

;; Start of basic block ( 79) -> 83
;; Pred edge  79 [100.0%] 
(code_label 613 615 622 83 21 "" [1 uses])

(note 622 613 616 83 [bb 83] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 83 -> ( 84)

;; Succ edge  84 [100.0%]  (fallthru)

;; Start of basic block ( 82 83) -> 84
;; Pred edge  82 [100.0%] 
;; Pred edge  83 [100.0%]  (fallthru)
(code_label 616 622 623 84 57 "" [1 uses])

(note 623 616 0 84 [bb 84] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 84 -> ( 1)

;; Succ edge  EXIT [100.0%]  (fallthru)


;; Function do_notify_resume (do_notify_resume)[0:1453]


;; Generating RTL for gimple basic block 2

;; if ((int) thread_flags & 1 != 0)

(insn 8 7 9 arch/arm/kernel/signal.c:788 (set (reg:SI 137)
        (and:SI (reg/v:SI 135 [ thread_flags ])
            (const_int 1 [0x1]))) -1 (nil))

(insn 9 8 10 arch/arm/kernel/signal.c:788 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 137)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 10 9 0 arch/arm/kernel/signal.c:788 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil)))

;; Generating RTL for gimple basic block 3

;; do_signal (regs, syscall);

(insn 12 11 13 arch/arm/kernel/signal.c:789 (set (reg:SI 0 r0)
        (reg/v/f:SI 134 [ regs ])) -1 (nil))

(insn 13 12 14 arch/arm/kernel/signal.c:789 (set (reg:SI 1 r1)
        (reg/v:SI 136 [ syscall ])) -1 (nil))

(call_insn 14 13 0 arch/arm/kernel/signal.c:789 (parallel [
            (call (mem:SI (symbol_ref:SI ("do_signal") [flags 0x3] <function_decl 0x1140ac80 do_signal>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

;; Generating RTL for gimple basic block 4

;; 

(code_label 15 14 16 62 "" [0 uses])

(note 16 15 0 NOTE_INSN_BASIC_BLOCK)

;; if (thread_flags & 4 != 0)

(insn 17 16 18 arch/arm/kernel/signal.c:791 (set (reg:SI 138)
        (and:SI (reg/v:SI 135 [ thread_flags ])
            (const_int 4 [0x4]))) -1 (nil))

(insn 18 17 19 arch/arm/kernel/signal.c:791 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 138)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 19 18 0 arch/arm/kernel/signal.c:791 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 6102 [0x17d6])
        (nil)))

;; Generating RTL for gimple basic block 5

;; sp.92 = sp;

(insn 21 20 0 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 133 [ sp.92 ])
        (reg/v:SI 13 sp [ sp ])) -1 (nil))

;; _clear_bit (2, (volatile long unsigned int *) &((struct thread_info *) (sp.92 & 4294959104))->flags); [tail call]

(insn 22 21 23 5 include/linux/thread_info.h:69 (set (reg:SI 140)
        (and:SI (reg:SI 133 [ sp.92 ])
            (const_int -8129 [0xffffffffffffe03f]))) -1 (nil))

(insn 23 22 24 5 include/linux/thread_info.h:69 (set (reg:SI 139)
        (and:SI (reg:SI 140)
            (const_int -64 [0xffffffffffffffc0]))) -1 (expr_list:REG_EQUAL (and:SI (reg:SI 133 [ sp.92 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 24 23 25 5 include/linux/thread_info.h:69 (set (reg:SI 0 r0)
        (const_int 2 [0x2])) -1 (nil))

(insn 25 24 26 5 include/linux/thread_info.h:69 (set (reg:SI 1 r1)
        (reg:SI 139)) -1 (nil))

(call_insn/j 26 25 27 5 include/linux/thread_info.h:69 (parallel [
            (call (mem:SI (symbol_ref:SI ("_clear_bit") [flags 0x41] <function_decl 0x109cef00 _clear_bit>) [0 S4 A32])
                (const_int 0 [0x0]))
            (return)
            (use (const_int 0 [0x0]))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(barrier 27 26 0)

;; Generating RTL for gimple basic block 6

;; 

(code_label 28 27 29 63 "" [0 uses])

(note 29 28 0 NOTE_INSN_BASIC_BLOCK)


;;
;; Full RTL generated for this function:
;;
(note 1 0 6 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 6 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 6 3 2 arch/arm/kernel/signal.c:787 (set (reg/v/f:SI 134 [ regs ])
        (reg:SI 0 r0 [ regs ])) -1 (nil))

(insn 3 2 4 2 arch/arm/kernel/signal.c:787 (set (reg/v:SI 135 [ thread_flags ])
        (reg:SI 1 r1 [ thread_flags ])) -1 (nil))

(insn 4 3 5 2 arch/arm/kernel/signal.c:787 (set (reg/v:SI 136 [ syscall ])
        (reg:SI 2 r2 [ syscall ])) -1 (nil))

(note 5 4 7 2 NOTE_INSN_FUNCTION_BEG)
;; End of basic block 2 -> ( 3)

;; Succ edge  3 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; Pred edge  2 [100.0%]  (fallthru)
(note 7 5 8 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 8 7 9 3 arch/arm/kernel/signal.c:788 (set (reg:SI 137)
        (and:SI (reg/v:SI 135 [ thread_flags ])
            (const_int 1 [0x1]))) -1 (nil))

(insn 9 8 10 3 arch/arm/kernel/signal.c:788 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 137)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 10 9 11 3 arch/arm/kernel/signal.c:788 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 15)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil)))
;; End of basic block 3 -> ( 4 5)

;; Succ edge  4 [29.0%]  (fallthru)
;; Succ edge  5 [71.0%] 

;; Start of basic block ( 3) -> 4
;; Pred edge  3 [29.0%]  (fallthru)
(note 11 10 12 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 12 11 13 4 arch/arm/kernel/signal.c:789 (set (reg:SI 0 r0)
        (reg/v/f:SI 134 [ regs ])) -1 (nil))

(insn 13 12 14 4 arch/arm/kernel/signal.c:789 (set (reg:SI 1 r1)
        (reg/v:SI 136 [ syscall ])) -1 (nil))

(call_insn 14 13 15 4 arch/arm/kernel/signal.c:789 (parallel [
            (call (mem:SI (symbol_ref:SI ("do_signal") [flags 0x3] <function_decl 0x1140ac80 do_signal>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 4 -> ( 5)

;; Succ edge  5 [100.0%]  (fallthru)

;; Start of basic block ( 3 4) -> 5
;; Pred edge  3 [71.0%] 
;; Pred edge  4 [100.0%]  (fallthru)
(code_label 15 14 16 5 62 "" [1 uses])

(note 16 15 17 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 17 16 18 5 arch/arm/kernel/signal.c:791 (set (reg:SI 138)
        (and:SI (reg/v:SI 135 [ thread_flags ])
            (const_int 4 [0x4]))) -1 (nil))

(insn 18 17 19 5 arch/arm/kernel/signal.c:791 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 138)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 19 18 20 5 arch/arm/kernel/signal.c:791 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 28)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 6102 [0x17d6])
        (nil)))
;; End of basic block 5 -> ( 6 7)

;; Succ edge  6 [39.0%]  (fallthru)
;; Succ edge  7 [61.0%] 

;; Start of basic block ( 5) -> 6
;; Pred edge  5 [39.0%]  (fallthru)
(note 20 19 21 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 21 20 22 6 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 133 [ sp.92 ])
        (reg/v:SI 13 sp [ sp ])) -1 (nil))

(insn 22 21 23 6 include/linux/thread_info.h:69 (set (reg:SI 140)
        (and:SI (reg:SI 133 [ sp.92 ])
            (const_int -8129 [0xffffffffffffe03f]))) -1 (nil))

(insn 23 22 24 6 include/linux/thread_info.h:69 (set (reg:SI 139)
        (and:SI (reg:SI 140)
            (const_int -64 [0xffffffffffffffc0]))) -1 (expr_list:REG_EQUAL (and:SI (reg:SI 133 [ sp.92 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 24 23 25 6 include/linux/thread_info.h:69 (set (reg:SI 0 r0)
        (const_int 2 [0x2])) -1 (nil))

(insn 25 24 26 6 include/linux/thread_info.h:69 (set (reg:SI 1 r1)
        (reg:SI 139)) -1 (nil))

(call_insn/j 26 25 27 6 include/linux/thread_info.h:69 (parallel [
            (call (mem:SI (symbol_ref:SI ("_clear_bit") [flags 0x41] <function_decl 0x109cef00 _clear_bit>) [0 S4 A32])
                (const_int 0 [0x0]))
            (return)
            (use (const_int 0 [0x0]))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 6 -> ( 1)

;; Succ edge  EXIT [100.0%]  (ab,sibcall)

(barrier 27 26 28)

;; Start of basic block ( 5) -> 7
;; Pred edge  5 [61.0%] 
(code_label 28 27 29 7 63 "" [1 uses])

(note 29 28 34 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 7 -> ( 8)

;; Succ edge  8 [100.0%]  (fallthru)

;; Start of basic block ( 7) -> 8
;; Pred edge  7 [100.0%]  (fallthru)
(note 34 29 31 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(jump_insn 31 34 32 8 arch/arm/kernel/signal.c:797 (set (pc)
        (label_ref 33)) -1 (nil))
;; End of basic block 8 -> ( 10)

;; Succ edge  10 [100.0%] 

(barrier 32 31 30)

;; Start of basic block () -> 9
(code_label 30 32 35 9 61 "" [0 uses])

(note 35 30 33 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 9 -> ( 10)

;; Succ edge  10 [100.0%]  (fallthru)

;; Start of basic block ( 8 9) -> 10
;; Pred edge  8 [100.0%] 
;; Pred edge  9 [100.0%]  (fallthru)
(code_label 33 35 36 10 64 "" [1 uses])

(note 36 33 0 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 10 -> ( 1)

;; Succ edge  EXIT [100.0%]  (fallthru)


;; Function restore_sigframe (restore_sigframe)[0:1443]

Partition 0: size 8 align 4
	set, offset 0

;; Generating RTL for gimple basic block 2

;; D.24360 = __copy_from_user (&set, &sf->uc.uc_sigmask, 8);

(insn 7 6 8 arch/arm/kernel/signal.c:281 (set (reg:SI 176)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -8 [0xfffffffffffffff8]))) -1 (nil))

(insn 8 7 9 arch/arm/kernel/signal.c:281 (set (reg:SI 177)
        (plus:SI (reg/v/f:SI 175 [ sf ])
            (const_int 104 [0x68]))) -1 (nil))

(insn 9 8 10 arch/arm/kernel/signal.c:281 (set (reg:SI 0 r0)
        (reg:SI 176)) -1 (nil))

(insn 10 9 11 arch/arm/kernel/signal.c:281 (set (reg:SI 1 r1)
        (reg:SI 177)) -1 (nil))

(insn 11 10 12 arch/arm/kernel/signal.c:281 (set (reg:SI 2 r2)
        (const_int 8 [0x8])) -1 (nil))

(call_insn 12 11 13 arch/arm/kernel/signal.c:281 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__copy_from_user") [flags 0x41] <function_decl 0x10f3de80 __copy_from_user>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 13 12 0 arch/arm/kernel/signal.c:281 (set (reg:SI 172 [ D.24360 ])
        (reg:SI 0 r0)) -1 (nil))

;; err = (int) D.24360;

(insn 14 13 0 arch/arm/kernel/signal.c:281 (set (reg/v:SI 170 [ err ])
        (reg:SI 172 [ D.24360 ])) -1 (nil))

;; if (err == 0)

(insn 15 14 16 arch/arm/kernel/signal.c:282 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 170 [ err ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 16 15 0 arch/arm/kernel/signal.c:282 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil)))

;; Generating RTL for gimple basic block 3

;; set.sig[0] = [bit_and_expr] set.sig[0] & 4294704895;

(insn 18 17 19 include/linux/signal.h:191 (set (reg:SI 178)
        (mem/s/j:SI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -8 [0xfffffffffffffff8])) [0 set.sig+0 S4 A64])) -1 (nil))

(insn 19 18 20 include/linux/signal.h:191 (set (reg:SI 180)
        (and:SI (reg:SI 178)
            (const_int -262145 [0xfffffffffffbffff]))) -1 (nil))

(insn 20 19 21 include/linux/signal.h:191 (set (reg:SI 179)
        (and:SI (reg:SI 180)
            (const_int -257 [0xfffffffffffffeff]))) -1 (expr_list:REG_EQUAL (and:SI (reg:SI 178)
            (const_int -262401 [0xfffffffffffbfeff]))
        (nil)))

(insn 21 20 0 include/linux/signal.h:191 (set (mem/s/j:SI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -8 [0xfffffffffffffff8])) [0 set.sig+0 S4 A64])
        (reg:SI 179)) -1 (nil))

;; sp.92 = sp;

(insn 22 21 0 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 152 [ sp.92 ])
        (reg/v:SI 13 sp [ sp ])) -1 (nil))

;; _raw_spin_lock_irq (&((struct thread_info *) (sp.92 & 4294959104))->task->sighand->siglock.D.4729.rlock);

(insn 23 22 24 include/linux/spinlock.h:310 (set (reg:SI 182)
        (and:SI (reg:SI 152 [ sp.92 ])
            (const_int -8129 [0xffffffffffffe03f]))) -1 (nil))

(insn 24 23 25 include/linux/spinlock.h:310 (set (reg:SI 181)
        (and:SI (reg:SI 182)
            (const_int -64 [0xffffffffffffffc0]))) -1 (expr_list:REG_EQUAL (and:SI (reg:SI 152 [ sp.92 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 25 24 26 include/linux/spinlock.h:310 (set (reg/f:SI 183)
        (mem/s/f/j:SI (plus:SI (reg:SI 181)
                (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32])) -1 (nil))

(insn 26 25 27 include/linux/spinlock.h:310 (set (reg:SI 185)
        (mem/s/f/j:SI (plus:SI (reg/f:SI 183)
                (const_int 940 [0x3ac])) [0 <variable>.sighand+0 S4 A32])) -1 (nil))

(insn 27 26 28 include/linux/spinlock.h:310 (set (reg:SI 186)
        (plus:SI (reg:SI 185)
            (const_int 1280 [0x500]))) -1 (nil))

(insn 28 27 29 include/linux/spinlock.h:310 (set (reg:SI 184)
        (plus:SI (reg:SI 186)
            (const_int 4 [0x4]))) -1 (expr_list:REG_EQUAL (plus:SI (reg:SI 185)
            (const_int 1284 [0x504]))
        (nil)))

(insn 29 28 30 include/linux/spinlock.h:310 (set (reg:SI 0 r0)
        (reg:SI 184)) -1 (nil))

(call_insn 30 29 0 include/linux/spinlock.h:310 (parallel [
            (call (mem:SI (symbol_ref:SI ("_raw_spin_lock_irq") [flags 0x41] <function_decl 0x10b48280 _raw_spin_lock_irq>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

;; sp.92 = sp;

(insn 31 30 0 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 151 [ sp.92 ])
        (reg/v:SI 13 sp [ sp ])) -1 (nil))

;; ((struct thread_info *) (sp.92 & 4294959104))->task->blocked = set;

(insn 32 31 33 arch/arm/kernel/signal.c:285 (set (reg:SI 188)
        (and:SI (reg:SI 151 [ sp.92 ])
            (const_int -8129 [0xffffffffffffe03f]))) -1 (nil))

(insn 33 32 34 arch/arm/kernel/signal.c:285 (set (reg:SI 187)
        (and:SI (reg:SI 188)
            (const_int -64 [0xffffffffffffffc0]))) -1 (expr_list:REG_EQUAL (and:SI (reg:SI 151 [ sp.92 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 34 33 35 arch/arm/kernel/signal.c:285 (set (reg/f:SI 189)
        (mem/s/f/j:SI (plus:SI (reg:SI 187)
                (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32])) -1 (nil))

(insn 35 34 36 arch/arm/kernel/signal.c:285 (set (reg:SI 190)
        (plus:SI (reg/f:SI 189)
            (const_int 944 [0x3b0]))) -1 (nil))

(insn 36 35 37 arch/arm/kernel/signal.c:285 (set (reg:SI 191)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -8 [0xfffffffffffffff8]))) -1 (nil))

(insn 37 36 38 arch/arm/kernel/signal.c:285 (parallel [
            (set (reg:SI 0 r0)
                (mem/s/c:SI (reg:SI 191) [0 set+0 S4 A64]))
            (set (reg:SI 1 r1)
                (mem/s/c:SI (plus:SI (reg:SI 191)
                        (const_int 4 [0x4])) [0 set+4 S4 A32]))
        ]) -1 (nil))

(insn 38 37 0 arch/arm/kernel/signal.c:285 (parallel [
            (set (mem/s/j:SI (reg:SI 190) [0 <variable>.blocked+0 S4 A64])
                (reg:SI 0 r0))
            (set (mem/s/j:SI (plus:SI (reg:SI 190)
                        (const_int 4 [0x4])) [0 <variable>.blocked+4 S4 A32])
                (reg:SI 1 r1))
        ]) -1 (nil))

;; recalc_sigpending ();

(call_insn 39 38 0 arch/arm/kernel/signal.c:286 (parallel [
            (call (mem:SI (symbol_ref:SI ("recalc_sigpending") [flags 0x41] <function_decl 0x10f2c680 recalc_sigpending>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (nil))

;; sp.92 = sp;

(insn 40 39 0 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 150 [ sp.92 ])
        (reg/v:SI 13 sp [ sp ])) -1 (nil))

;; _raw_spin_unlock_irq (&((struct thread_info *) (sp.92 & 4294959104))->task->sighand->siglock.D.4729.rlock);

(insn 41 40 42 include/linux/spinlock.h:335 (set (reg:SI 193)
        (and:SI (reg:SI 150 [ sp.92 ])
            (const_int -8129 [0xffffffffffffe03f]))) -1 (nil))

(insn 42 41 43 include/linux/spinlock.h:335 (set (reg:SI 192)
        (and:SI (reg:SI 193)
            (const_int -64 [0xffffffffffffffc0]))) -1 (expr_list:REG_EQUAL (and:SI (reg:SI 150 [ sp.92 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 43 42 44 include/linux/spinlock.h:335 (set (reg/f:SI 194)
        (mem/s/f/j:SI (plus:SI (reg:SI 192)
                (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32])) -1 (nil))

(insn 44 43 45 include/linux/spinlock.h:335 (set (reg:SI 196)
        (mem/s/f/j:SI (plus:SI (reg/f:SI 194)
                (const_int 940 [0x3ac])) [0 <variable>.sighand+0 S4 A32])) -1 (nil))

(insn 45 44 46 include/linux/spinlock.h:335 (set (reg:SI 197)
        (plus:SI (reg:SI 196)
            (const_int 1280 [0x500]))) -1 (nil))

(insn 46 45 47 include/linux/spinlock.h:335 (set (reg:SI 195)
        (plus:SI (reg:SI 197)
            (const_int 4 [0x4]))) -1 (expr_list:REG_EQUAL (plus:SI (reg:SI 196)
            (const_int 1284 [0x504]))
        (nil)))

(insn 47 46 48 include/linux/spinlock.h:335 (set (reg:SI 0 r0)
        (reg:SI 195)) -1 (nil))

(call_insn 48 47 0 include/linux/spinlock.h:335 (parallel [
            (call (mem:SI (symbol_ref:SI ("_raw_spin_unlock_irq") [flags 0x41] <function_decl 0x10b48600 _raw_spin_unlock_irq>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

;; Generating RTL for gimple basic block 4

;; 

(code_label 49 48 50 66 "" [0 uses])

(note 50 49 0 NOTE_INSN_BASIC_BLOCK)

;; __asm__ __volatile__("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection" : "=r" err, "=&r" __gu_val, "=&r" __gu_val : "r" (long unsigned int) &sf->uc.uc_mcontext.arm_r0, "i" -14, "0" err : "i" -14, "0" err : "0" err : "cc");

(insn 51 50 52 arch/arm/kernel/signal.c:290 discrim 4 (set (reg:SI 198)
        (plus:SI (reg/v/f:SI 175 [ sf ])
            (const_int 32 [0x20]))) -1 (nil))

(insn 52 51 0 arch/arm/kernel/signal.c:290 discrim 4 (parallel [
            (set (reg/v:SI 170 [ err ])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 198)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 170 [ err ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691028))
            (set (reg/v:SI 169 [ __gu_val ])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=&r") 1 [
                        (reg:SI 198)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 170 [ err ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691028))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

;; regs->uregs[0] = __gu_val;

(insn 53 52 0 arch/arm/kernel/signal.c:290 discrim 5 (set (mem/s/j:SI (reg/v/f:SI 174 [ regs ]) [0 <variable>.uregs+0 S4 A32])
        (reg/v:SI 169 [ __gu_val ])) -1 (nil))

;; __asm__ __volatile__("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection" : "=r" err, "=&r" __gu_val, "=&r" __gu_val : "r" (long unsigned int) &sf->uc.uc_mcontext.arm_r1, "i" -14, "0" err : "i" -14, "0" err : "0" err : "cc");

(insn 54 53 55 arch/arm/kernel/signal.c:291 discrim 4 (set (reg:SI 199)
        (plus:SI (reg/v/f:SI 175 [ sf ])
            (const_int 36 [0x24]))) -1 (nil))

(insn 55 54 0 arch/arm/kernel/signal.c:291 discrim 4 (parallel [
            (set (reg/v:SI 170 [ err ])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 199)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 170 [ err ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691033))
            (set (reg/v:SI 168 [ __gu_val ])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=&r") 1 [
                        (reg:SI 199)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 170 [ err ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691033))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

;; regs->uregs[1] = __gu_val;

(insn 56 55 0 arch/arm/kernel/signal.c:291 discrim 5 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 174 [ regs ])
                (const_int 4 [0x4])) [0 <variable>.uregs+4 S4 A32])
        (reg/v:SI 168 [ __gu_val ])) -1 (nil))

;; __asm__ __volatile__("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection" : "=r" err, "=&r" __gu_val, "=&r" __gu_val : "r" (long unsigned int) &sf->uc.uc_mcontext.arm_r2, "i" -14, "0" err : "i" -14, "0" err : "0" err : "cc");

(insn 57 56 58 arch/arm/kernel/signal.c:292 discrim 4 (set (reg:SI 200)
        (plus:SI (reg/v/f:SI 175 [ sf ])
            (const_int 40 [0x28]))) -1 (nil))

(insn 58 57 0 arch/arm/kernel/signal.c:292 discrim 4 (parallel [
            (set (reg/v:SI 170 [ err ])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 200)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 170 [ err ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691038))
            (set (reg/v:SI 167 [ __gu_val ])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=&r") 1 [
                        (reg:SI 200)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 170 [ err ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691038))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

;; regs->uregs[2] = __gu_val;

(insn 59 58 0 arch/arm/kernel/signal.c:292 discrim 5 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 174 [ regs ])
                (const_int 8 [0x8])) [0 <variable>.uregs+8 S4 A32])
        (reg/v:SI 167 [ __gu_val ])) -1 (nil))

;; __asm__ __volatile__("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection" : "=r" err, "=&r" __gu_val, "=&r" __gu_val : "r" (long unsigned int) &sf->uc.uc_mcontext.arm_r3, "i" -14, "0" err : "i" -14, "0" err : "0" err : "cc");

(insn 60 59 61 arch/arm/kernel/signal.c:293 discrim 4 (set (reg:SI 201)
        (plus:SI (reg/v/f:SI 175 [ sf ])
            (const_int 44 [0x2c]))) -1 (nil))

(insn 61 60 0 arch/arm/kernel/signal.c:293 discrim 4 (parallel [
            (set (reg/v:SI 170 [ err ])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 201)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 170 [ err ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691043))
            (set (reg/v:SI 166 [ __gu_val ])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=&r") 1 [
                        (reg:SI 201)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 170 [ err ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691043))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

;; regs->uregs[3] = __gu_val;

(insn 62 61 0 arch/arm/kernel/signal.c:293 discrim 5 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 174 [ regs ])
                (const_int 12 [0xc])) [0 <variable>.uregs+12 S4 A32])
        (reg/v:SI 166 [ __gu_val ])) -1 (nil))

;; __asm__ __volatile__("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection" : "=r" err, "=&r" __gu_val, "=&r" __gu_val : "r" (long unsigned int) &sf->uc.uc_mcontext.arm_r4, "i" -14, "0" err : "i" -14, "0" err : "0" err : "cc");

(insn 63 62 64 arch/arm/kernel/signal.c:294 discrim 4 (set (reg:SI 202)
        (plus:SI (reg/v/f:SI 175 [ sf ])
            (const_int 48 [0x30]))) -1 (nil))

(insn 64 63 0 arch/arm/kernel/signal.c:294 discrim 4 (parallel [
            (set (reg/v:SI 170 [ err ])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 202)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 170 [ err ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691048))
            (set (reg/v:SI 165 [ __gu_val ])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=&r") 1 [
                        (reg:SI 202)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 170 [ err ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691048))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

;; regs->uregs[4] = __gu_val;

(insn 65 64 0 arch/arm/kernel/signal.c:294 discrim 5 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 174 [ regs ])
                (const_int 16 [0x10])) [0 <variable>.uregs+16 S4 A32])
        (reg/v:SI 165 [ __gu_val ])) -1 (nil))

;; __asm__ __volatile__("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection" : "=r" err, "=&r" __gu_val, "=&r" __gu_val : "r" (long unsigned int) &sf->uc.uc_mcontext.arm_r5, "i" -14, "0" err : "i" -14, "0" err : "0" err : "cc");

(insn 66 65 67 arch/arm/kernel/signal.c:295 discrim 4 (set (reg:SI 203)
        (plus:SI (reg/v/f:SI 175 [ sf ])
            (const_int 52 [0x34]))) -1 (nil))

(insn 67 66 0 arch/arm/kernel/signal.c:295 discrim 4 (parallel [
            (set (reg/v:SI 170 [ err ])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 203)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 170 [ err ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691053))
            (set (reg/v:SI 164 [ __gu_val ])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=&r") 1 [
                        (reg:SI 203)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 170 [ err ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691053))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

;; regs->uregs[5] = __gu_val;

(insn 68 67 0 arch/arm/kernel/signal.c:295 discrim 5 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 174 [ regs ])
                (const_int 20 [0x14])) [0 <variable>.uregs+20 S4 A32])
        (reg/v:SI 164 [ __gu_val ])) -1 (nil))

;; __asm__ __volatile__("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection" : "=r" err, "=&r" __gu_val, "=&r" __gu_val : "r" (long unsigned int) &sf->uc.uc_mcontext.arm_r6, "i" -14, "0" err : "i" -14, "0" err : "0" err : "cc");

(insn 69 68 70 arch/arm/kernel/signal.c:296 discrim 4 (set (reg:SI 204)
        (plus:SI (reg/v/f:SI 175 [ sf ])
            (const_int 56 [0x38]))) -1 (nil))

(insn 70 69 0 arch/arm/kernel/signal.c:296 discrim 4 (parallel [
            (set (reg/v:SI 170 [ err ])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 204)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 170 [ err ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691058))
            (set (reg/v:SI 163 [ __gu_val ])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=&r") 1 [
                        (reg:SI 204)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 170 [ err ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691058))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

;; regs->uregs[6] = __gu_val;

(insn 71 70 0 arch/arm/kernel/signal.c:296 discrim 5 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 174 [ regs ])
                (const_int 24 [0x18])) [0 <variable>.uregs+24 S4 A32])
        (reg/v:SI 163 [ __gu_val ])) -1 (nil))

;; __asm__ __volatile__("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection" : "=r" err, "=&r" __gu_val, "=&r" __gu_val : "r" (long unsigned int) &sf->uc.uc_mcontext.arm_r7, "i" -14, "0" err : "i" -14, "0" err : "0" err : "cc");

(insn 72 71 73 arch/arm/kernel/signal.c:297 discrim 4 (set (reg:SI 205)
        (plus:SI (reg/v/f:SI 175 [ sf ])
            (const_int 60 [0x3c]))) -1 (nil))

(insn 73 72 0 arch/arm/kernel/signal.c:297 discrim 4 (parallel [
            (set (reg/v:SI 170 [ err ])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 205)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 170 [ err ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691063))
            (set (reg/v:SI 162 [ __gu_val ])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=&r") 1 [
                        (reg:SI 205)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 170 [ err ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691063))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

;; regs->uregs[7] = __gu_val;

(insn 74 73 0 arch/arm/kernel/signal.c:297 discrim 5 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 174 [ regs ])
                (const_int 28 [0x1c])) [0 <variable>.uregs+28 S4 A32])
        (reg/v:SI 162 [ __gu_val ])) -1 (nil))

;; __asm__ __volatile__("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection" : "=r" err, "=&r" __gu_val, "=&r" __gu_val : "r" (long unsigned int) &sf->uc.uc_mcontext.arm_r8, "i" -14, "0" err : "i" -14, "0" err : "0" err : "cc");

(insn 75 74 76 arch/arm/kernel/signal.c:298 discrim 4 (set (reg:SI 206)
        (plus:SI (reg/v/f:SI 175 [ sf ])
            (const_int 64 [0x40]))) -1 (nil))

(insn 76 75 0 arch/arm/kernel/signal.c:298 discrim 4 (parallel [
            (set (reg/v:SI 170 [ err ])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 206)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 170 [ err ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691068))
            (set (reg/v:SI 161 [ __gu_val ])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=&r") 1 [
                        (reg:SI 206)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 170 [ err ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691068))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

;; regs->uregs[8] = __gu_val;

(insn 77 76 0 arch/arm/kernel/signal.c:298 discrim 5 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 174 [ regs ])
                (const_int 32 [0x20])) [0 <variable>.uregs+32 S4 A32])
        (reg/v:SI 161 [ __gu_val ])) -1 (nil))

;; __asm__ __volatile__("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection" : "=r" err, "=&r" __gu_val, "=&r" __gu_val : "r" (long unsigned int) &sf->uc.uc_mcontext.arm_r9, "i" -14, "0" err : "i" -14, "0" err : "0" err : "cc");

(insn 78 77 79 arch/arm/kernel/signal.c:299 discrim 4 (set (reg:SI 207)
        (plus:SI (reg/v/f:SI 175 [ sf ])
            (const_int 68 [0x44]))) -1 (nil))

(insn 79 78 0 arch/arm/kernel/signal.c:299 discrim 4 (parallel [
            (set (reg/v:SI 170 [ err ])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 207)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 170 [ err ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691073))
            (set (reg/v:SI 160 [ __gu_val ])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=&r") 1 [
                        (reg:SI 207)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 170 [ err ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691073))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

;; regs->uregs[9] = __gu_val;

(insn 80 79 0 arch/arm/kernel/signal.c:299 discrim 5 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 174 [ regs ])
                (const_int 36 [0x24])) [0 <variable>.uregs+36 S4 A32])
        (reg/v:SI 160 [ __gu_val ])) -1 (nil))

;; __asm__ __volatile__("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection" : "=r" err, "=&r" __gu_val, "=&r" __gu_val : "r" (long unsigned int) &sf->uc.uc_mcontext.arm_r10, "i" -14, "0" err : "i" -14, "0" err : "0" err : "cc");

(insn 81 80 82 arch/arm/kernel/signal.c:300 discrim 4 (set (reg:SI 208)
        (plus:SI (reg/v/f:SI 175 [ sf ])
            (const_int 72 [0x48]))) -1 (nil))

(insn 82 81 0 arch/arm/kernel/signal.c:300 discrim 4 (parallel [
            (set (reg/v:SI 170 [ err ])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 208)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 170 [ err ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691078))
            (set (reg/v:SI 159 [ __gu_val ])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=&r") 1 [
                        (reg:SI 208)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 170 [ err ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691078))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

;; regs->uregs[10] = __gu_val;

(insn 83 82 0 arch/arm/kernel/signal.c:300 discrim 5 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 174 [ regs ])
                (const_int 40 [0x28])) [0 <variable>.uregs+40 S4 A32])
        (reg/v:SI 159 [ __gu_val ])) -1 (nil))

;; __asm__ __volatile__("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection" : "=r" err, "=&r" __gu_val, "=&r" __gu_val : "r" (long unsigned int) &sf->uc.uc_mcontext.arm_fp, "i" -14, "0" err : "i" -14, "0" err : "0" err : "cc");

(insn 84 83 85 arch/arm/kernel/signal.c:301 discrim 4 (set (reg:SI 209)
        (plus:SI (reg/v/f:SI 175 [ sf ])
            (const_int 76 [0x4c]))) -1 (nil))

(insn 85 84 0 arch/arm/kernel/signal.c:301 discrim 4 (parallel [
            (set (reg/v:SI 170 [ err ])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 209)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 170 [ err ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691083))
            (set (reg/v:SI 158 [ __gu_val ])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=&r") 1 [
                        (reg:SI 209)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 170 [ err ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691083))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

;; regs->uregs[11] = __gu_val;

(insn 86 85 0 arch/arm/kernel/signal.c:301 discrim 5 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 174 [ regs ])
                (const_int 44 [0x2c])) [0 <variable>.uregs+44 S4 A32])
        (reg/v:SI 158 [ __gu_val ])) -1 (nil))

;; __asm__ __volatile__("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection" : "=r" err, "=&r" __gu_val, "=&r" __gu_val : "r" (long unsigned int) &sf->uc.uc_mcontext.arm_ip, "i" -14, "0" err : "i" -14, "0" err : "0" err : "cc");

(insn 87 86 88 arch/arm/kernel/signal.c:302 discrim 4 (set (reg:SI 210)
        (plus:SI (reg/v/f:SI 175 [ sf ])
            (const_int 80 [0x50]))) -1 (nil))

(insn 88 87 0 arch/arm/kernel/signal.c:302 discrim 4 (parallel [
            (set (reg/v:SI 170 [ err ])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 210)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 170 [ err ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691088))
            (set (reg/v:SI 157 [ __gu_val ])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=&r") 1 [
                        (reg:SI 210)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 170 [ err ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691088))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

;; regs->uregs[12] = __gu_val;

(insn 89 88 0 arch/arm/kernel/signal.c:302 discrim 5 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 174 [ regs ])
                (const_int 48 [0x30])) [0 <variable>.uregs+48 S4 A32])
        (reg/v:SI 157 [ __gu_val ])) -1 (nil))

;; __asm__ __volatile__("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection" : "=r" err, "=&r" __gu_val, "=&r" __gu_val : "r" (long unsigned int) &sf->uc.uc_mcontext.arm_sp, "i" -14, "0" err : "i" -14, "0" err : "0" err : "cc");

(insn 90 89 91 arch/arm/kernel/signal.c:303 discrim 4 (set (reg:SI 211)
        (plus:SI (reg/v/f:SI 175 [ sf ])
            (const_int 84 [0x54]))) -1 (nil))

(insn 91 90 0 arch/arm/kernel/signal.c:303 discrim 4 (parallel [
            (set (reg/v:SI 170 [ err ])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 211)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 170 [ err ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691093))
            (set (reg/v:SI 156 [ __gu_val ])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=&r") 1 [
                        (reg:SI 211)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 170 [ err ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691093))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

;; regs->uregs[13] = __gu_val;

(insn 92 91 0 arch/arm/kernel/signal.c:303 discrim 5 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 174 [ regs ])
                (const_int 52 [0x34])) [0 <variable>.uregs+52 S4 A32])
        (reg/v:SI 156 [ __gu_val ])) -1 (nil))

;; __asm__ __volatile__("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection" : "=r" err, "=&r" __gu_val, "=&r" __gu_val : "r" (long unsigned int) &sf->uc.uc_mcontext.arm_lr, "i" -14, "0" err : "i" -14, "0" err : "0" err : "cc");

(insn 93 92 94 arch/arm/kernel/signal.c:304 discrim 4 (set (reg:SI 212)
        (plus:SI (reg/v/f:SI 175 [ sf ])
            (const_int 88 [0x58]))) -1 (nil))

(insn 94 93 0 arch/arm/kernel/signal.c:304 discrim 4 (parallel [
            (set (reg/v:SI 170 [ err ])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 212)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 170 [ err ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691098))
            (set (reg/v:SI 155 [ __gu_val ])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=&r") 1 [
                        (reg:SI 212)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 170 [ err ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691098))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

;; regs->uregs[14] = __gu_val;

(insn 95 94 0 arch/arm/kernel/signal.c:304 discrim 5 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 174 [ regs ])
                (const_int 56 [0x38])) [0 <variable>.uregs+56 S4 A32])
        (reg/v:SI 155 [ __gu_val ])) -1 (nil))

;; __asm__ __volatile__("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection" : "=r" err, "=&r" __gu_val, "=&r" __gu_val : "r" (long unsigned int) &sf->uc.uc_mcontext.arm_pc, "i" -14, "0" err : "i" -14, "0" err : "0" err : "cc");

(insn 96 95 97 arch/arm/kernel/signal.c:305 discrim 4 (set (reg:SI 213)
        (plus:SI (reg/v/f:SI 175 [ sf ])
            (const_int 92 [0x5c]))) -1 (nil))

(insn 97 96 0 arch/arm/kernel/signal.c:305 discrim 4 (parallel [
            (set (reg/v:SI 170 [ err ])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 213)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 170 [ err ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691103))
            (set (reg/v:SI 154 [ __gu_val ])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=&r") 1 [
                        (reg:SI 213)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 170 [ err ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691103))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

;; regs->uregs[15] = __gu_val;

(insn 98 97 0 arch/arm/kernel/signal.c:305 discrim 5 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 174 [ regs ])
                (const_int 60 [0x3c])) [0 <variable>.uregs+60 S4 A32])
        (reg/v:SI 154 [ __gu_val ])) -1 (nil))

;; __asm__ __volatile__("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection" : "=r" err, "=&r" __gu_val, "=&r" __gu_val : "r" (long unsigned int) &sf->uc.uc_mcontext.arm_cpsr, "i" -14, "0" err : "i" -14, "0" err : "0" err : "cc");

(insn 99 98 100 arch/arm/kernel/signal.c:306 discrim 4 (set (reg:SI 214)
        (plus:SI (reg/v/f:SI 175 [ sf ])
            (const_int 96 [0x60]))) -1 (nil))

(insn 100 99 0 arch/arm/kernel/signal.c:306 discrim 4 (parallel [
            (set (reg/v:SI 170 [ err ])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 214)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 170 [ err ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691108))
            (set (reg/v:SI 153 [ __gu_val ])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=&r") 1 [
                        (reg:SI 214)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 170 [ err ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691108))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

;; D.26146 = __gu_val & 4294966975;

(insn 101 100 0 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:173 (set (reg:SI 146 [ D.26146 ])
        (and:SI (reg/v:SI 153 [ __gu_val ])
            (const_int -321 [0xfffffffffffffebf]))) -1 (nil))

;; regs->uregs[16] = D.26146;

(insn 102 101 0 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:173 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 174 [ regs ])
                (const_int 64 [0x40])) [0 <variable>.uregs+64 S4 A32])
        (reg:SI 146 [ D.26146 ])) -1 (nil))

;; if (D.26146 & 128 == 0)

(insn 103 102 104 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:175 (set (reg:SI 215)
        (and:SI (reg:SI 146 [ D.26146 ])
            (const_int 128 [0x80]))) -1 (nil))

(insn 104 103 105 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:175 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 215)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 105 104 0 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:175 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 5

;; mode = __gu_val & 31;

(insn 107 106 0 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:168 (set (reg/v:SI 148 [ mode ])
        (and:SI (reg/v:SI 153 [ __gu_val ])
            (const_int 31 [0x1f]))) -1 (nil))

;; if (mode == 16)

(insn 108 107 109 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:176 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 148 [ mode ])
            (const_int 16 [0x10]))) -1 (nil))

(jump_insn 109 108 0 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:176 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 2800 [0xaf0])
        (nil)))

;; Generating RTL for gimple basic block 6

;; if (mode == 0 & (elf_hwcap & 8) != 0 != 0)

(insn 111 110 112 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:178 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 148 [ mode ])
            (const_int 0 [0x0]))) -1 (nil))

(insn 112 111 113 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:178 (set (reg:SI 217)
        (eq:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) -1 (nil))

(insn 113 112 114 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:178 (set (reg:QI 216)
        (subreg:QI (reg:SI 217) 0)) -1 (nil))

(insn 114 113 115 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:178 (set (reg/f:SI 218)
        (symbol_ref:SI ("elf_hwcap") [flags 0xc0] <var_decl 0x512dc3c0 elf_hwcap>)) -1 (nil))

(insn 115 114 116 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:178 (set (reg:SI 220)
        (mem/c/i:SI (reg/f:SI 218) [0 elf_hwcap+0 S4 A32])) -1 (nil))

(insn 116 115 117 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:178 (set (reg:SI 219)
        (lshiftrt:SI (reg:SI 220)
            (const_int 3 [0x3]))) -1 (nil))

(insn 117 116 118 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:178 (set (reg:QI 221)
        (subreg:QI (reg:SI 219) 0)) -1 (nil))

(insn 118 117 119 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:178 (set (reg:SI 222)
        (and:SI (subreg:SI (reg:QI 221) 0)
            (const_int 1 [0x1]))) -1 (nil))

(insn 119 118 120 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:178 (set (reg:QI 223)
        (subreg:QI (reg:SI 222) 0)) -1 (nil))

(insn 120 119 121 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:178 (set (reg:SI 224)
        (and:SI (subreg:SI (reg:QI 216) 0)
            (subreg:SI (reg:QI 223) 0))) -1 (nil))

(insn 121 120 122 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:178 (set (reg:QI 225)
        (subreg:QI (reg:SI 224) 0)) -1 (nil))

(insn 122 121 123 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:178 (set (reg:SI 226)
        (zero_extend:SI (reg:QI 225))) -1 (nil))

(insn 123 122 124 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:178 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 226)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 124 123 0 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:178 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 7

;; 

(code_label 125 124 126 67 "" [0 uses])

(note 126 125 0 NOTE_INSN_BASIC_BLOCK)

;; D.26138 = D.26146 & 4294967088;

(insn 127 126 0 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:185 (set (reg:SI 147 [ D.26138 ])
        (and:SI (reg:SI 146 [ D.26146 ])
            (const_int -208 [0xffffffffffffff30]))) -1 (nil))

;; regs->uregs[16] = D.26138;

(insn 128 127 0 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:185 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 174 [ regs ])
                (const_int 64 [0x40])) [0 <variable>.uregs+64 S4 A32])
        (reg:SI 147 [ D.26138 ])) -1 (nil))

;; if (elf_hwcap & 8 == 0)

(insn 129 128 130 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:186 (set (reg/f:SI 227)
        (symbol_ref:SI ("elf_hwcap") [flags 0xc0] <var_decl 0x512dc3c0 elf_hwcap>)) -1 (nil))

(insn 130 129 131 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:186 (set (reg:SI 229)
        (mem/c/i:SI (reg/f:SI 227) [0 elf_hwcap+0 S4 A32])) -1 (nil))

(insn 131 130 132 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:186 (set (reg:SI 228)
        (and:SI (reg:SI 229)
            (const_int 8 [0x8]))) -1 (nil))

(insn 132 131 133 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:186 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 228)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 133 132 0 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:186 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 8

;; D.26136 = 0;

(insn 135 134 0 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:189 (set (reg:SI 149 [ D.26136 ])
        (const_int 0 [0x0])) -1 (nil))

;; Generating RTL for gimple basic block 9

;; 

(code_label 138 137 139 69 "" [0 uses])

(note 139 138 0 NOTE_INSN_BASIC_BLOCK)

;; regs->uregs[16] = [bit_ior_expr] D.26138 | 16;

(insn 140 139 141 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:187 (set (reg:SI 230)
        (ior:SI (reg:SI 147 [ D.26138 ])
            (const_int 16 [0x10]))) -1 (nil))

(insn 141 140 0 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:187 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 174 [ regs ])
                (const_int 64 [0x40])) [0 <variable>.uregs+64 S4 A32])
        (reg:SI 230)) -1 (nil))

;; D.26136 = 0;

(insn 142 141 0 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:189 (set (reg:SI 149 [ D.26136 ])
        (const_int 0 [0x0])) -1 (nil))

;; Generating RTL for gimple basic block 10

;; 

(code_label 145 144 146 68 "" [0 uses])

(note 146 145 0 NOTE_INSN_BASIC_BLOCK)

;; D.26136 = 1;

(insn 147 146 0 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:177 (set (reg:SI 149 [ D.26136 ])
        (const_int 1 [0x1])) -1 (nil))

;; Generating RTL for gimple basic block 11

;; 

(code_label 148 147 149 70 "" [0 uses])

(note 149 148 0 NOTE_INSN_BASIC_BLOCK)

;; err.477 = D.26136 ^ 1 | err;

(insn 150 149 151 arch/arm/kernel/signal.c:308 (set (reg:SI 231)
        (xor:SI (reg:SI 149 [ D.26136 ])
            (const_int 1 [0x1]))) -1 (nil))

(insn 151 150 0 arch/arm/kernel/signal.c:308 (set (reg/v:SI 134 [ err.477 ])
        (ior:SI (reg:SI 231)
            (reg/v:SI 170 [ err ]))) -1 (nil))

;; if (err.477 == 0)

(insn 152 151 153 arch/arm/kernel/signal.c:320 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 134 [ err.477 ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 153 152 0 arch/arm/kernel/signal.c:320 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
        (nil)))

;; Generating RTL for gimple basic block 12

;; aux = (struct aux_sigframe *) &sf->uc.uc_regspace;

(insn 155 154 0 arch/arm/kernel/signal.c:310 (set (reg/v/f:SI 171 [ aux ])
        (plus:SI (reg/v/f:SI 175 [ sf ])
            (const_int 232 [0xe8]))) -1 (nil))

;; sp.92 = sp;

(insn 156 155 0 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 145 [ sp.92 ])
        (reg/v:SI 13 sp [ sp ])) -1 (nil))

;; __asm__ __volatile__("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection" : "=r" err, "=&r" __gu_val, "=&r" __gu_val : "r" (long unsigned int) &aux->vfp.magic, "i" -14, "0" 0 : "i" -14, "0" 0 : "0" 0 : "cc");

(insn 157 156 158 arch/arm/kernel/signal.c:222 discrim 4 (set (reg:SI 232)
        (const_int 0 [0x0])) -1 (nil))

(insn 158 157 0 arch/arm/kernel/signal.c:222 discrim 4 (parallel [
            (set (reg/v:SI 138 [ err ])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg/v/f:SI 171 [ aux ])
                        (const_int -14 [0xfffffffffffffff2])
                        (reg:SI 232)
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691113))
            (set (reg/v:SI 139 [ __gu_val ])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=&r") 1 [
                        (reg/v/f:SI 171 [ aux ])
                        (const_int -14 [0xfffffffffffffff2])
                        (reg:SI 232)
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691113))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

;; __asm__ __volatile__("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection" : "=r" err, "=&r" __gu_val, "=&r" __gu_val : "r" (long unsigned int) &aux->vfp.size, "i" -14, "0" err : "i" -14, "0" err : "0" err : "cc");

(insn 159 158 160 arch/arm/kernel/signal.c:223 discrim 4 (set (reg:SI 233)
        (plus:SI (reg/v/f:SI 171 [ aux ])
            (const_int 4 [0x4]))) -1 (nil))

(insn 160 159 0 arch/arm/kernel/signal.c:223 discrim 4 (parallel [
            (set (reg/v:SI 138 [ err ])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 233)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 138 [ err ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691118))
            (set (reg/v:SI 140 [ __gu_val ])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=&r") 1 [
                        (reg:SI 233)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 138 [ err ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691118))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

;; if (err != 0)

(insn 161 160 162 arch/arm/kernel/signal.c:225 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 138 [ err ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 162 161 0 arch/arm/kernel/signal.c:225 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 13

;; if (__gu_val != 288 | __gu_val != 1447448577 != 0)

(insn 164 163 165 arch/arm/kernel/signal.c:227 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 140 [ __gu_val ])
            (const_int 288 [0x120]))) -1 (nil))

(insn 165 164 166 arch/arm/kernel/signal.c:227 (set (reg:SI 235)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) -1 (nil))

(insn 166 165 167 arch/arm/kernel/signal.c:227 (set (reg:QI 234)
        (subreg:QI (reg:SI 235) 0)) -1 (nil))

(insn 167 166 168 arch/arm/kernel/signal.c:227 (set (reg:SI 237)
        (const_int 1447448577 [0x56465001])) -1 (nil))

(insn 168 167 169 arch/arm/kernel/signal.c:227 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 139 [ __gu_val ])
            (reg:SI 237))) -1 (nil))

(insn 169 168 170 arch/arm/kernel/signal.c:227 (set (reg:SI 238)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) -1 (nil))

(insn 170 169 171 arch/arm/kernel/signal.c:227 (set (reg:QI 236)
        (subreg:QI (reg:SI 238) 0)) -1 (nil))

(insn 171 170 172 arch/arm/kernel/signal.c:227 (set (reg:SI 239)
        (ior:SI (subreg:SI (reg:QI 234) 0)
            (subreg:SI (reg:QI 236) 0))) -1 (nil))

(insn 172 171 173 arch/arm/kernel/signal.c:227 (set (reg:QI 240)
        (subreg:QI (reg:SI 239) 0)) -1 (nil))

(insn 173 172 174 arch/arm/kernel/signal.c:227 (set (reg:SI 241)
        (zero_extend:SI (reg:QI 240))) -1 (nil))

(insn 174 173 175 arch/arm/kernel/signal.c:227 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 241)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 175 174 0 arch/arm/kernel/signal.c:227 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 2900 [0xb54])
        (nil)))

;; Generating RTL for gimple basic block 14

;; err.477 = -22;

(insn 177 176 0 arch/arm/kernel/signal.c:228 (set (reg/v:SI 134 [ err.477 ])
        (const_int -22 [0xffffffffffffffea])) -1 (nil))

;; Generating RTL for gimple basic block 15

;; 

(code_label 180 179 181 73 "" [0 uses])

(note 181 180 0 NOTE_INSN_BASIC_BLOCK)

;; thread = (struct thread_info *) (sp.92 & 4294959104);

(insn 182 181 183 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 242)
        (and:SI (reg:SI 145 [ sp.92 ])
            (const_int -8129 [0xffffffffffffe03f]))) -1 (nil))

(insn 183 182 0 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg/v/f:SI 136 [ thread ])
        (and:SI (reg:SI 242)
            (const_int -64 [0xffffffffffffffc0]))) -1 (expr_list:REG_EQUAL (and:SI (reg:SI 145 [ sp.92 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

;; D.26174 = __copy_from_user (&thread->vfpstate.hard.fpregs, &aux->vfp.ufp.fpregs, 256);

(insn 184 183 185 arch/arm/kernel/signal.c:234 (set (reg:SI 243)
        (plus:SI (reg/v/f:SI 136 [ thread ])
            (const_int 432 [0x1b0]))) -1 (nil))

(insn 185 184 186 arch/arm/kernel/signal.c:234 (set (reg:SI 244)
        (plus:SI (reg/v/f:SI 171 [ aux ])
            (const_int 8 [0x8]))) -1 (nil))

(insn 186 185 187 arch/arm/kernel/signal.c:234 (set (reg:SI 0 r0)
        (reg:SI 243)) -1 (nil))

(insn 187 186 188 arch/arm/kernel/signal.c:234 (set (reg:SI 1 r1)
        (reg:SI 244)) -1 (nil))

(insn 188 187 189 arch/arm/kernel/signal.c:234 (set (reg:SI 2 r2)
        (const_int 256 [0x100])) -1 (nil))

(call_insn 189 188 190 arch/arm/kernel/signal.c:234 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__copy_from_user") [flags 0x41] <function_decl 0x10f3de80 __copy_from_user>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 190 189 0 arch/arm/kernel/signal.c:234 (set (reg:SI 135 [ D.26174 ])
        (reg:SI 0 r0)) -1 (nil))

;; err.480 = (int) D.26174;

(insn 191 190 0 arch/arm/kernel/signal.c:234 (set (reg/v:SI 133 [ err.480 ])
        (reg:SI 135 [ D.26174 ])) -1 (nil))

;; __asm__ __volatile__("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection" : "=r" err.480, "=&r" __gu_val, "=&r" __gu_val : "r" (long unsigned int) &aux->vfp.ufp.fpscr, "i" -14, "0" err.480 : "i" -14, "0" err.480 : "0" err.480 : "cc");

(insn 192 191 193 arch/arm/kernel/signal.c:239 discrim 4 (set (reg:SI 245)
        (plus:SI (reg/v/f:SI 171 [ aux ])
            (const_int 264 [0x108]))) -1 (nil))

(insn 193 192 0 arch/arm/kernel/signal.c:239 discrim 4 (parallel [
            (set (reg/v:SI 133 [ err.480 ])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 245)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 133 [ err.480 ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691123))
            (set (reg/v:SI 141 [ __gu_val ])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=&r") 1 [
                        (reg:SI 245)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 133 [ err.480 ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691123))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

;; thread->vfpstate.hard.fpscr = __gu_val;

(insn 194 193 0 arch/arm/kernel/signal.c:239 discrim 5 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 136 [ thread ])
                (const_int 692 [0x2b4])) [0 <variable>.vfpstate.hard.fpscr+0 S4 A32])
        (reg/v:SI 141 [ __gu_val ])) -1 (nil))

;; __asm__ __volatile__("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection" : "=r" err.480, "=&r" __gu_val, "=&r" __gu_val : "r" (long unsigned int) &aux->vfp.ufp_exc.fpexc, "i" -14, "0" err.480 : "i" -14, "0" err.480 : "0" err.480 : "cc");

(insn 195 194 196 arch/arm/kernel/signal.c:244 discrim 4 (set (reg:SI 246)
        (plus:SI (reg/v/f:SI 171 [ aux ])
            (const_int 272 [0x110]))) -1 (nil))

(insn 196 195 0 arch/arm/kernel/signal.c:244 discrim 4 (parallel [
            (set (reg/v:SI 133 [ err.480 ])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 246)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 133 [ err.480 ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691128))
            (set (reg/v:SI 142 [ __gu_val ])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=&r") 1 [
                        (reg:SI 246)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 133 [ err.480 ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691128))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

;; fpexc = __gu_val | 1073741824;

(insn 197 196 0 arch/arm/kernel/signal.c:246 (set (reg/v:SI 137 [ fpexc ])
        (ior:SI (reg/v:SI 142 [ __gu_val ])
            (const_int 1073741824 [0x40000000]))) -1 (nil))

;; thread->vfpstate.hard.fpexc = [bit_and_expr] fpexc & 1879048191;

(insn 198 197 199 arch/arm/kernel/signal.c:249 (set (reg:SI 247)
        (and:SI (reg/v:SI 137 [ fpexc ])
            (const_int 1879048191 [0x6fffffff]))) -1 (nil))

(insn 199 198 0 arch/arm/kernel/signal.c:249 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 136 [ thread ])
                (const_int 688 [0x2b0])) [0 <variable>.vfpstate.hard.fpexc+0 S4 A64])
        (reg:SI 247)) -1 (nil))

;; __asm__ __volatile__("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection" : "=r" err.480, "=&r" __gu_val, "=&r" __gu_val : "r" (long unsigned int) &aux->vfp.ufp_exc.fpinst, "i" -14, "0" err.480 : "i" -14, "0" err.480 : "0" err.480 : "cc");

(insn 200 199 201 arch/arm/kernel/signal.c:251 discrim 4 (set (reg:SI 248)
        (plus:SI (reg/v/f:SI 171 [ aux ])
            (const_int 276 [0x114]))) -1 (nil))

(insn 201 200 0 arch/arm/kernel/signal.c:251 discrim 4 (parallel [
            (set (reg/v:SI 133 [ err.480 ])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 248)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 133 [ err.480 ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691133))
            (set (reg/v:SI 143 [ __gu_val ])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=&r") 1 [
                        (reg:SI 248)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 133 [ err.480 ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691133))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

;; thread->vfpstate.hard.fpinst = __gu_val;

(insn 202 201 0 arch/arm/kernel/signal.c:251 discrim 5 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 136 [ thread ])
                (const_int 696 [0x2b8])) [0 <variable>.vfpstate.hard.fpinst+0 S4 A64])
        (reg/v:SI 143 [ __gu_val ])) -1 (nil))

;; __asm__ __volatile__("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection" : "=r" err.480, "=&r" __gu_val, "=&r" __gu_val : "r" (long unsigned int) &aux->vfp.ufp_exc.fpinst2, "i" -14, "0" err.480 : "i" -14, "0" err.480 : "0" err.480 : "cc");

(insn 203 202 204 arch/arm/kernel/signal.c:252 discrim 4 (set (reg:SI 249)
        (plus:SI (reg/v/f:SI 171 [ aux ])
            (const_int 280 [0x118]))) -1 (nil))

(insn 204 203 0 arch/arm/kernel/signal.c:252 discrim 4 (parallel [
            (set (reg/v:SI 133 [ err.480 ])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 249)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 133 [ err.480 ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691138))
            (set (reg/v:SI 144 [ __gu_val ])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=&r") 1 [
                        (reg:SI 249)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 133 [ err.480 ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691138))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

;; thread->vfpstate.hard.fpinst2 = __gu_val;

(insn 205 204 0 arch/arm/kernel/signal.c:252 discrim 5 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 136 [ thread ])
                (const_int 700 [0x2bc])) [0 <variable>.vfpstate.hard.fpinst2+0 S4 A32])
        (reg/v:SI 144 [ __gu_val ])) -1 (nil))

;; if (err.480 == 0)

(insn 206 205 207 arch/arm/kernel/signal.c:254 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 133 [ err.480 ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 207 206 0 arch/arm/kernel/signal.c:254 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil)))

;; Generating RTL for gimple basic block 16

;; vfp_flush_hwstate (thread);

(insn 209 208 210 arch/arm/kernel/signal.c:255 (set (reg:SI 0 r0)
        (reg/v/f:SI 136 [ thread ])) -1 (nil))

(call_insn 210 209 0 arch/arm/kernel/signal.c:255 (parallel [
            (call (mem:SI (symbol_ref:SI ("vfp_flush_hwstate") [flags 0x41] <function_decl 0x10b07700 vfp_flush_hwstate>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

;; Generating RTL for gimple basic block 17

;; 

(code_label 213 212 214 72 "" [0 uses])

(note 214 213 0 NOTE_INSN_BASIC_BLOCK)

;; err.477 = -14;

(insn 215 214 0 arch/arm/kernel/signal.c:226 (set (reg/v:SI 134 [ err.477 ])
        (const_int -14 [0xfffffffffffffff2])) -1 (nil))

;; Generating RTL for gimple basic block 18

;; 

(code_label 216 215 217 71 "" [0 uses])

(note 217 216 0 NOTE_INSN_BASIC_BLOCK)

;; return err.477;

(insn 218 217 219 arch/arm/kernel/signal.c:325 (set (reg:SI 173 [ <result> ])
        (reg/v:SI 134 [ err.477 ])) -1 (nil))

(jump_insn 219 218 220 arch/arm/kernel/signal.c:325 (set (pc)
        (label_ref 0)) -1 (nil))

(barrier 220 219 0)


;;
;; Full RTL generated for this function:
;;
(note 1 0 5 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 5 3 2 arch/arm/kernel/signal.c:276 (set (reg/v/f:SI 174 [ regs ])
        (reg:SI 0 r0 [ regs ])) -1 (nil))

(insn 3 2 4 2 arch/arm/kernel/signal.c:276 (set (reg/v/f:SI 175 [ sf ])
        (reg:SI 1 r1 [ sf ])) -1 (nil))

(note 4 3 6 2 NOTE_INSN_FUNCTION_BEG)
;; End of basic block 2 -> ( 3)

;; Succ edge  3 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; Pred edge  2 [100.0%]  (fallthru)
(note 6 4 7 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 7 6 8 3 arch/arm/kernel/signal.c:281 (set (reg:SI 176)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -8 [0xfffffffffffffff8]))) -1 (nil))

(insn 8 7 9 3 arch/arm/kernel/signal.c:281 (set (reg:SI 177)
        (plus:SI (reg/v/f:SI 175 [ sf ])
            (const_int 104 [0x68]))) -1 (nil))

(insn 9 8 10 3 arch/arm/kernel/signal.c:281 (set (reg:SI 0 r0)
        (reg:SI 176)) -1 (nil))

(insn 10 9 11 3 arch/arm/kernel/signal.c:281 (set (reg:SI 1 r1)
        (reg:SI 177)) -1 (nil))

(insn 11 10 12 3 arch/arm/kernel/signal.c:281 (set (reg:SI 2 r2)
        (const_int 8 [0x8])) -1 (nil))

(call_insn 12 11 13 3 arch/arm/kernel/signal.c:281 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__copy_from_user") [flags 0x41] <function_decl 0x10f3de80 __copy_from_user>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 13 12 14 3 arch/arm/kernel/signal.c:281 (set (reg:SI 172 [ D.24360 ])
        (reg:SI 0 r0)) -1 (nil))

(insn 14 13 15 3 arch/arm/kernel/signal.c:281 (set (reg/v:SI 170 [ err ])
        (reg:SI 172 [ D.24360 ])) -1 (nil))

(insn 15 14 16 3 arch/arm/kernel/signal.c:282 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 170 [ err ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 16 15 17 3 arch/arm/kernel/signal.c:282 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 49)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil)))
;; End of basic block 3 -> ( 4 5)

;; Succ edge  4 [29.0%]  (fallthru)
;; Succ edge  5 [71.0%] 

;; Start of basic block ( 3) -> 4
;; Pred edge  3 [29.0%]  (fallthru)
(note 17 16 18 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 18 17 19 4 include/linux/signal.h:191 (set (reg:SI 178)
        (mem/s/j:SI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -8 [0xfffffffffffffff8])) [0 set.sig+0 S4 A64])) -1 (nil))

(insn 19 18 20 4 include/linux/signal.h:191 (set (reg:SI 180)
        (and:SI (reg:SI 178)
            (const_int -262145 [0xfffffffffffbffff]))) -1 (nil))

(insn 20 19 21 4 include/linux/signal.h:191 (set (reg:SI 179)
        (and:SI (reg:SI 180)
            (const_int -257 [0xfffffffffffffeff]))) -1 (expr_list:REG_EQUAL (and:SI (reg:SI 178)
            (const_int -262401 [0xfffffffffffbfeff]))
        (nil)))

(insn 21 20 22 4 include/linux/signal.h:191 (set (mem/s/j:SI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -8 [0xfffffffffffffff8])) [0 set.sig+0 S4 A64])
        (reg:SI 179)) -1 (nil))

(insn 22 21 23 4 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 152 [ sp.92 ])
        (reg/v:SI 13 sp [ sp ])) -1 (nil))

(insn 23 22 24 4 include/linux/spinlock.h:310 (set (reg:SI 182)
        (and:SI (reg:SI 152 [ sp.92 ])
            (const_int -8129 [0xffffffffffffe03f]))) -1 (nil))

(insn 24 23 25 4 include/linux/spinlock.h:310 (set (reg:SI 181)
        (and:SI (reg:SI 182)
            (const_int -64 [0xffffffffffffffc0]))) -1 (expr_list:REG_EQUAL (and:SI (reg:SI 152 [ sp.92 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 25 24 26 4 include/linux/spinlock.h:310 (set (reg/f:SI 183)
        (mem/s/f/j:SI (plus:SI (reg:SI 181)
                (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32])) -1 (nil))

(insn 26 25 27 4 include/linux/spinlock.h:310 (set (reg:SI 185)
        (mem/s/f/j:SI (plus:SI (reg/f:SI 183)
                (const_int 940 [0x3ac])) [0 <variable>.sighand+0 S4 A32])) -1 (nil))

(insn 27 26 28 4 include/linux/spinlock.h:310 (set (reg:SI 186)
        (plus:SI (reg:SI 185)
            (const_int 1280 [0x500]))) -1 (nil))

(insn 28 27 29 4 include/linux/spinlock.h:310 (set (reg:SI 184)
        (plus:SI (reg:SI 186)
            (const_int 4 [0x4]))) -1 (expr_list:REG_EQUAL (plus:SI (reg:SI 185)
            (const_int 1284 [0x504]))
        (nil)))

(insn 29 28 30 4 include/linux/spinlock.h:310 (set (reg:SI 0 r0)
        (reg:SI 184)) -1 (nil))

(call_insn 30 29 31 4 include/linux/spinlock.h:310 (parallel [
            (call (mem:SI (symbol_ref:SI ("_raw_spin_lock_irq") [flags 0x41] <function_decl 0x10b48280 _raw_spin_lock_irq>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 31 30 32 4 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 151 [ sp.92 ])
        (reg/v:SI 13 sp [ sp ])) -1 (nil))

(insn 32 31 33 4 arch/arm/kernel/signal.c:285 (set (reg:SI 188)
        (and:SI (reg:SI 151 [ sp.92 ])
            (const_int -8129 [0xffffffffffffe03f]))) -1 (nil))

(insn 33 32 34 4 arch/arm/kernel/signal.c:285 (set (reg:SI 187)
        (and:SI (reg:SI 188)
            (const_int -64 [0xffffffffffffffc0]))) -1 (expr_list:REG_EQUAL (and:SI (reg:SI 151 [ sp.92 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 34 33 35 4 arch/arm/kernel/signal.c:285 (set (reg/f:SI 189)
        (mem/s/f/j:SI (plus:SI (reg:SI 187)
                (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32])) -1 (nil))

(insn 35 34 36 4 arch/arm/kernel/signal.c:285 (set (reg:SI 190)
        (plus:SI (reg/f:SI 189)
            (const_int 944 [0x3b0]))) -1 (nil))

(insn 36 35 37 4 arch/arm/kernel/signal.c:285 (set (reg:SI 191)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -8 [0xfffffffffffffff8]))) -1 (nil))

(insn 37 36 38 4 arch/arm/kernel/signal.c:285 (parallel [
            (set (reg:SI 0 r0)
                (mem/s/c:SI (reg:SI 191) [0 set+0 S4 A64]))
            (set (reg:SI 1 r1)
                (mem/s/c:SI (plus:SI (reg:SI 191)
                        (const_int 4 [0x4])) [0 set+4 S4 A32]))
        ]) -1 (nil))

(insn 38 37 39 4 arch/arm/kernel/signal.c:285 (parallel [
            (set (mem/s/j:SI (reg:SI 190) [0 <variable>.blocked+0 S4 A64])
                (reg:SI 0 r0))
            (set (mem/s/j:SI (plus:SI (reg:SI 190)
                        (const_int 4 [0x4])) [0 <variable>.blocked+4 S4 A32])
                (reg:SI 1 r1))
        ]) -1 (nil))

(call_insn 39 38 40 4 arch/arm/kernel/signal.c:286 (parallel [
            (call (mem:SI (symbol_ref:SI ("recalc_sigpending") [flags 0x41] <function_decl 0x10f2c680 recalc_sigpending>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (nil))

(insn 40 39 41 4 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 150 [ sp.92 ])
        (reg/v:SI 13 sp [ sp ])) -1 (nil))

(insn 41 40 42 4 include/linux/spinlock.h:335 (set (reg:SI 193)
        (and:SI (reg:SI 150 [ sp.92 ])
            (const_int -8129 [0xffffffffffffe03f]))) -1 (nil))

(insn 42 41 43 4 include/linux/spinlock.h:335 (set (reg:SI 192)
        (and:SI (reg:SI 193)
            (const_int -64 [0xffffffffffffffc0]))) -1 (expr_list:REG_EQUAL (and:SI (reg:SI 150 [ sp.92 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 43 42 44 4 include/linux/spinlock.h:335 (set (reg/f:SI 194)
        (mem/s/f/j:SI (plus:SI (reg:SI 192)
                (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32])) -1 (nil))

(insn 44 43 45 4 include/linux/spinlock.h:335 (set (reg:SI 196)
        (mem/s/f/j:SI (plus:SI (reg/f:SI 194)
                (const_int 940 [0x3ac])) [0 <variable>.sighand+0 S4 A32])) -1 (nil))

(insn 45 44 46 4 include/linux/spinlock.h:335 (set (reg:SI 197)
        (plus:SI (reg:SI 196)
            (const_int 1280 [0x500]))) -1 (nil))

(insn 46 45 47 4 include/linux/spinlock.h:335 (set (reg:SI 195)
        (plus:SI (reg:SI 197)
            (const_int 4 [0x4]))) -1 (expr_list:REG_EQUAL (plus:SI (reg:SI 196)
            (const_int 1284 [0x504]))
        (nil)))

(insn 47 46 48 4 include/linux/spinlock.h:335 (set (reg:SI 0 r0)
        (reg:SI 195)) -1 (nil))

(call_insn 48 47 49 4 include/linux/spinlock.h:335 (parallel [
            (call (mem:SI (symbol_ref:SI ("_raw_spin_unlock_irq") [flags 0x41] <function_decl 0x10b48600 _raw_spin_unlock_irq>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))
;; End of basic block 4 -> ( 5)

;; Succ edge  5 [100.0%]  (fallthru)

;; Start of basic block ( 3 4) -> 5
;; Pred edge  3 [71.0%] 
;; Pred edge  4 [100.0%]  (fallthru)
(code_label 49 48 50 5 66 "" [1 uses])

(note 50 49 51 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 51 50 52 5 arch/arm/kernel/signal.c:290 discrim 4 (set (reg:SI 198)
        (plus:SI (reg/v/f:SI 175 [ sf ])
            (const_int 32 [0x20]))) -1 (nil))

(insn 52 51 53 5 arch/arm/kernel/signal.c:290 discrim 4 (parallel [
            (set (reg/v:SI 170 [ err ])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 198)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 170 [ err ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691028))
            (set (reg/v:SI 169 [ __gu_val ])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=&r") 1 [
                        (reg:SI 198)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 170 [ err ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691028))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

(insn 53 52 54 5 arch/arm/kernel/signal.c:290 discrim 5 (set (mem/s/j:SI (reg/v/f:SI 174 [ regs ]) [0 <variable>.uregs+0 S4 A32])
        (reg/v:SI 169 [ __gu_val ])) -1 (nil))

(insn 54 53 55 5 arch/arm/kernel/signal.c:291 discrim 4 (set (reg:SI 199)
        (plus:SI (reg/v/f:SI 175 [ sf ])
            (const_int 36 [0x24]))) -1 (nil))

(insn 55 54 56 5 arch/arm/kernel/signal.c:291 discrim 4 (parallel [
            (set (reg/v:SI 170 [ err ])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 199)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 170 [ err ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691033))
            (set (reg/v:SI 168 [ __gu_val ])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=&r") 1 [
                        (reg:SI 199)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 170 [ err ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691033))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

(insn 56 55 57 5 arch/arm/kernel/signal.c:291 discrim 5 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 174 [ regs ])
                (const_int 4 [0x4])) [0 <variable>.uregs+4 S4 A32])
        (reg/v:SI 168 [ __gu_val ])) -1 (nil))

(insn 57 56 58 5 arch/arm/kernel/signal.c:292 discrim 4 (set (reg:SI 200)
        (plus:SI (reg/v/f:SI 175 [ sf ])
            (const_int 40 [0x28]))) -1 (nil))

(insn 58 57 59 5 arch/arm/kernel/signal.c:292 discrim 4 (parallel [
            (set (reg/v:SI 170 [ err ])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 200)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 170 [ err ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691038))
            (set (reg/v:SI 167 [ __gu_val ])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=&r") 1 [
                        (reg:SI 200)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 170 [ err ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691038))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

(insn 59 58 60 5 arch/arm/kernel/signal.c:292 discrim 5 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 174 [ regs ])
                (const_int 8 [0x8])) [0 <variable>.uregs+8 S4 A32])
        (reg/v:SI 167 [ __gu_val ])) -1 (nil))

(insn 60 59 61 5 arch/arm/kernel/signal.c:293 discrim 4 (set (reg:SI 201)
        (plus:SI (reg/v/f:SI 175 [ sf ])
            (const_int 44 [0x2c]))) -1 (nil))

(insn 61 60 62 5 arch/arm/kernel/signal.c:293 discrim 4 (parallel [
            (set (reg/v:SI 170 [ err ])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 201)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 170 [ err ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691043))
            (set (reg/v:SI 166 [ __gu_val ])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=&r") 1 [
                        (reg:SI 201)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 170 [ err ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691043))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

(insn 62 61 63 5 arch/arm/kernel/signal.c:293 discrim 5 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 174 [ regs ])
                (const_int 12 [0xc])) [0 <variable>.uregs+12 S4 A32])
        (reg/v:SI 166 [ __gu_val ])) -1 (nil))

(insn 63 62 64 5 arch/arm/kernel/signal.c:294 discrim 4 (set (reg:SI 202)
        (plus:SI (reg/v/f:SI 175 [ sf ])
            (const_int 48 [0x30]))) -1 (nil))

(insn 64 63 65 5 arch/arm/kernel/signal.c:294 discrim 4 (parallel [
            (set (reg/v:SI 170 [ err ])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 202)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 170 [ err ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691048))
            (set (reg/v:SI 165 [ __gu_val ])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=&r") 1 [
                        (reg:SI 202)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 170 [ err ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691048))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

(insn 65 64 66 5 arch/arm/kernel/signal.c:294 discrim 5 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 174 [ regs ])
                (const_int 16 [0x10])) [0 <variable>.uregs+16 S4 A32])
        (reg/v:SI 165 [ __gu_val ])) -1 (nil))

(insn 66 65 67 5 arch/arm/kernel/signal.c:295 discrim 4 (set (reg:SI 203)
        (plus:SI (reg/v/f:SI 175 [ sf ])
            (const_int 52 [0x34]))) -1 (nil))

(insn 67 66 68 5 arch/arm/kernel/signal.c:295 discrim 4 (parallel [
            (set (reg/v:SI 170 [ err ])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 203)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 170 [ err ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691053))
            (set (reg/v:SI 164 [ __gu_val ])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=&r") 1 [
                        (reg:SI 203)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 170 [ err ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691053))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

(insn 68 67 69 5 arch/arm/kernel/signal.c:295 discrim 5 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 174 [ regs ])
                (const_int 20 [0x14])) [0 <variable>.uregs+20 S4 A32])
        (reg/v:SI 164 [ __gu_val ])) -1 (nil))

(insn 69 68 70 5 arch/arm/kernel/signal.c:296 discrim 4 (set (reg:SI 204)
        (plus:SI (reg/v/f:SI 175 [ sf ])
            (const_int 56 [0x38]))) -1 (nil))

(insn 70 69 71 5 arch/arm/kernel/signal.c:296 discrim 4 (parallel [
            (set (reg/v:SI 170 [ err ])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 204)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 170 [ err ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691058))
            (set (reg/v:SI 163 [ __gu_val ])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=&r") 1 [
                        (reg:SI 204)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 170 [ err ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691058))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

(insn 71 70 72 5 arch/arm/kernel/signal.c:296 discrim 5 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 174 [ regs ])
                (const_int 24 [0x18])) [0 <variable>.uregs+24 S4 A32])
        (reg/v:SI 163 [ __gu_val ])) -1 (nil))

(insn 72 71 73 5 arch/arm/kernel/signal.c:297 discrim 4 (set (reg:SI 205)
        (plus:SI (reg/v/f:SI 175 [ sf ])
            (const_int 60 [0x3c]))) -1 (nil))

(insn 73 72 74 5 arch/arm/kernel/signal.c:297 discrim 4 (parallel [
            (set (reg/v:SI 170 [ err ])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 205)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 170 [ err ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691063))
            (set (reg/v:SI 162 [ __gu_val ])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=&r") 1 [
                        (reg:SI 205)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 170 [ err ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691063))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

(insn 74 73 75 5 arch/arm/kernel/signal.c:297 discrim 5 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 174 [ regs ])
                (const_int 28 [0x1c])) [0 <variable>.uregs+28 S4 A32])
        (reg/v:SI 162 [ __gu_val ])) -1 (nil))

(insn 75 74 76 5 arch/arm/kernel/signal.c:298 discrim 4 (set (reg:SI 206)
        (plus:SI (reg/v/f:SI 175 [ sf ])
            (const_int 64 [0x40]))) -1 (nil))

(insn 76 75 77 5 arch/arm/kernel/signal.c:298 discrim 4 (parallel [
            (set (reg/v:SI 170 [ err ])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 206)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 170 [ err ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691068))
            (set (reg/v:SI 161 [ __gu_val ])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=&r") 1 [
                        (reg:SI 206)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 170 [ err ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691068))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

(insn 77 76 78 5 arch/arm/kernel/signal.c:298 discrim 5 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 174 [ regs ])
                (const_int 32 [0x20])) [0 <variable>.uregs+32 S4 A32])
        (reg/v:SI 161 [ __gu_val ])) -1 (nil))

(insn 78 77 79 5 arch/arm/kernel/signal.c:299 discrim 4 (set (reg:SI 207)
        (plus:SI (reg/v/f:SI 175 [ sf ])
            (const_int 68 [0x44]))) -1 (nil))

(insn 79 78 80 5 arch/arm/kernel/signal.c:299 discrim 4 (parallel [
            (set (reg/v:SI 170 [ err ])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 207)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 170 [ err ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691073))
            (set (reg/v:SI 160 [ __gu_val ])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=&r") 1 [
                        (reg:SI 207)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 170 [ err ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691073))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

(insn 80 79 81 5 arch/arm/kernel/signal.c:299 discrim 5 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 174 [ regs ])
                (const_int 36 [0x24])) [0 <variable>.uregs+36 S4 A32])
        (reg/v:SI 160 [ __gu_val ])) -1 (nil))

(insn 81 80 82 5 arch/arm/kernel/signal.c:300 discrim 4 (set (reg:SI 208)
        (plus:SI (reg/v/f:SI 175 [ sf ])
            (const_int 72 [0x48]))) -1 (nil))

(insn 82 81 83 5 arch/arm/kernel/signal.c:300 discrim 4 (parallel [
            (set (reg/v:SI 170 [ err ])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 208)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 170 [ err ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691078))
            (set (reg/v:SI 159 [ __gu_val ])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=&r") 1 [
                        (reg:SI 208)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 170 [ err ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691078))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

(insn 83 82 84 5 arch/arm/kernel/signal.c:300 discrim 5 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 174 [ regs ])
                (const_int 40 [0x28])) [0 <variable>.uregs+40 S4 A32])
        (reg/v:SI 159 [ __gu_val ])) -1 (nil))

(insn 84 83 85 5 arch/arm/kernel/signal.c:301 discrim 4 (set (reg:SI 209)
        (plus:SI (reg/v/f:SI 175 [ sf ])
            (const_int 76 [0x4c]))) -1 (nil))

(insn 85 84 86 5 arch/arm/kernel/signal.c:301 discrim 4 (parallel [
            (set (reg/v:SI 170 [ err ])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 209)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 170 [ err ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691083))
            (set (reg/v:SI 158 [ __gu_val ])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=&r") 1 [
                        (reg:SI 209)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 170 [ err ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691083))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

(insn 86 85 87 5 arch/arm/kernel/signal.c:301 discrim 5 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 174 [ regs ])
                (const_int 44 [0x2c])) [0 <variable>.uregs+44 S4 A32])
        (reg/v:SI 158 [ __gu_val ])) -1 (nil))

(insn 87 86 88 5 arch/arm/kernel/signal.c:302 discrim 4 (set (reg:SI 210)
        (plus:SI (reg/v/f:SI 175 [ sf ])
            (const_int 80 [0x50]))) -1 (nil))

(insn 88 87 89 5 arch/arm/kernel/signal.c:302 discrim 4 (parallel [
            (set (reg/v:SI 170 [ err ])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 210)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 170 [ err ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691088))
            (set (reg/v:SI 157 [ __gu_val ])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=&r") 1 [
                        (reg:SI 210)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 170 [ err ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691088))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

(insn 89 88 90 5 arch/arm/kernel/signal.c:302 discrim 5 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 174 [ regs ])
                (const_int 48 [0x30])) [0 <variable>.uregs+48 S4 A32])
        (reg/v:SI 157 [ __gu_val ])) -1 (nil))

(insn 90 89 91 5 arch/arm/kernel/signal.c:303 discrim 4 (set (reg:SI 211)
        (plus:SI (reg/v/f:SI 175 [ sf ])
            (const_int 84 [0x54]))) -1 (nil))

(insn 91 90 92 5 arch/arm/kernel/signal.c:303 discrim 4 (parallel [
            (set (reg/v:SI 170 [ err ])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 211)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 170 [ err ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691093))
            (set (reg/v:SI 156 [ __gu_val ])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=&r") 1 [
                        (reg:SI 211)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 170 [ err ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691093))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

(insn 92 91 93 5 arch/arm/kernel/signal.c:303 discrim 5 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 174 [ regs ])
                (const_int 52 [0x34])) [0 <variable>.uregs+52 S4 A32])
        (reg/v:SI 156 [ __gu_val ])) -1 (nil))

(insn 93 92 94 5 arch/arm/kernel/signal.c:304 discrim 4 (set (reg:SI 212)
        (plus:SI (reg/v/f:SI 175 [ sf ])
            (const_int 88 [0x58]))) -1 (nil))

(insn 94 93 95 5 arch/arm/kernel/signal.c:304 discrim 4 (parallel [
            (set (reg/v:SI 170 [ err ])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 212)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 170 [ err ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691098))
            (set (reg/v:SI 155 [ __gu_val ])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=&r") 1 [
                        (reg:SI 212)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 170 [ err ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691098))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

(insn 95 94 96 5 arch/arm/kernel/signal.c:304 discrim 5 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 174 [ regs ])
                (const_int 56 [0x38])) [0 <variable>.uregs+56 S4 A32])
        (reg/v:SI 155 [ __gu_val ])) -1 (nil))

(insn 96 95 97 5 arch/arm/kernel/signal.c:305 discrim 4 (set (reg:SI 213)
        (plus:SI (reg/v/f:SI 175 [ sf ])
            (const_int 92 [0x5c]))) -1 (nil))

(insn 97 96 98 5 arch/arm/kernel/signal.c:305 discrim 4 (parallel [
            (set (reg/v:SI 170 [ err ])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 213)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 170 [ err ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691103))
            (set (reg/v:SI 154 [ __gu_val ])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=&r") 1 [
                        (reg:SI 213)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 170 [ err ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691103))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

(insn 98 97 99 5 arch/arm/kernel/signal.c:305 discrim 5 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 174 [ regs ])
                (const_int 60 [0x3c])) [0 <variable>.uregs+60 S4 A32])
        (reg/v:SI 154 [ __gu_val ])) -1 (nil))

(insn 99 98 100 5 arch/arm/kernel/signal.c:306 discrim 4 (set (reg:SI 214)
        (plus:SI (reg/v/f:SI 175 [ sf ])
            (const_int 96 [0x60]))) -1 (nil))

(insn 100 99 101 5 arch/arm/kernel/signal.c:306 discrim 4 (parallel [
            (set (reg/v:SI 170 [ err ])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 214)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 170 [ err ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691108))
            (set (reg/v:SI 153 [ __gu_val ])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=&r") 1 [
                        (reg:SI 214)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 170 [ err ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691108))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

(insn 101 100 102 5 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:173 (set (reg:SI 146 [ D.26146 ])
        (and:SI (reg/v:SI 153 [ __gu_val ])
            (const_int -321 [0xfffffffffffffebf]))) -1 (nil))

(insn 102 101 103 5 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:173 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 174 [ regs ])
                (const_int 64 [0x40])) [0 <variable>.uregs+64 S4 A32])
        (reg:SI 146 [ D.26146 ])) -1 (nil))

(insn 103 102 104 5 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:175 (set (reg:SI 215)
        (and:SI (reg:SI 146 [ D.26146 ])
            (const_int 128 [0x80]))) -1 (nil))

(insn 104 103 105 5 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:175 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 215)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 105 104 106 5 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:175 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 125)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 5 -> ( 6 8)

;; Succ edge  6 [50.0%]  (fallthru)
;; Succ edge  8 [50.0%] 

;; Start of basic block ( 5) -> 6
;; Pred edge  5 [50.0%]  (fallthru)
(note 106 105 107 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 107 106 108 6 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:168 (set (reg/v:SI 148 [ mode ])
        (and:SI (reg/v:SI 153 [ __gu_val ])
            (const_int 31 [0x1f]))) -1 (nil))

(insn 108 107 109 6 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:176 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 148 [ mode ])
            (const_int 16 [0x10]))) -1 (nil))

(jump_insn 109 108 110 6 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:176 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 145)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 2800 [0xaf0])
        (nil)))
;; End of basic block 6 -> ( 11 7)

;; Succ edge  11 [28.0%] 
;; Succ edge  7 [72.0%]  (fallthru)

;; Start of basic block ( 6) -> 7
;; Pred edge  6 [72.0%]  (fallthru)
(note 110 109 111 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 111 110 112 7 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:178 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 148 [ mode ])
            (const_int 0 [0x0]))) -1 (nil))

(insn 112 111 113 7 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:178 (set (reg:SI 217)
        (eq:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) -1 (nil))

(insn 113 112 114 7 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:178 (set (reg:QI 216)
        (subreg:QI (reg:SI 217) 0)) -1 (nil))

(insn 114 113 115 7 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:178 (set (reg/f:SI 218)
        (symbol_ref:SI ("elf_hwcap") [flags 0xc0] <var_decl 0x512dc3c0 elf_hwcap>)) -1 (nil))

(insn 115 114 116 7 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:178 (set (reg:SI 220)
        (mem/c/i:SI (reg/f:SI 218) [0 elf_hwcap+0 S4 A32])) -1 (nil))

(insn 116 115 117 7 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:178 (set (reg:SI 219)
        (lshiftrt:SI (reg:SI 220)
            (const_int 3 [0x3]))) -1 (nil))

(insn 117 116 118 7 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:178 (set (reg:QI 221)
        (subreg:QI (reg:SI 219) 0)) -1 (nil))

(insn 118 117 119 7 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:178 (set (reg:SI 222)
        (and:SI (subreg:SI (reg:QI 221) 0)
            (const_int 1 [0x1]))) -1 (nil))

(insn 119 118 120 7 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:178 (set (reg:QI 223)
        (subreg:QI (reg:SI 222) 0)) -1 (nil))

(insn 120 119 121 7 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:178 (set (reg:SI 224)
        (and:SI (subreg:SI (reg:QI 216) 0)
            (subreg:SI (reg:QI 223) 0))) -1 (nil))

(insn 121 120 122 7 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:178 (set (reg:QI 225)
        (subreg:QI (reg:SI 224) 0)) -1 (nil))

(insn 122 121 123 7 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:178 (set (reg:SI 226)
        (zero_extend:SI (reg:QI 225))) -1 (nil))

(insn 123 122 124 7 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:178 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 226)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 124 123 125 7 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:178 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 145)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 7 -> ( 11 8)

;; Succ edge  11 [50.0%] 
;; Succ edge  8 [50.0%]  (fallthru)

;; Start of basic block ( 5 7) -> 8
;; Pred edge  5 [50.0%] 
;; Pred edge  7 [50.0%]  (fallthru)
(code_label 125 124 126 8 67 "" [1 uses])

(note 126 125 127 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 127 126 128 8 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:185 (set (reg:SI 147 [ D.26138 ])
        (and:SI (reg:SI 146 [ D.26146 ])
            (const_int -208 [0xffffffffffffff30]))) -1 (nil))

(insn 128 127 129 8 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:185 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 174 [ regs ])
                (const_int 64 [0x40])) [0 <variable>.uregs+64 S4 A32])
        (reg:SI 147 [ D.26138 ])) -1 (nil))

(insn 129 128 130 8 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:186 (set (reg/f:SI 227)
        (symbol_ref:SI ("elf_hwcap") [flags 0xc0] <var_decl 0x512dc3c0 elf_hwcap>)) -1 (nil))

(insn 130 129 131 8 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:186 (set (reg:SI 229)
        (mem/c/i:SI (reg/f:SI 227) [0 elf_hwcap+0 S4 A32])) -1 (nil))

(insn 131 130 132 8 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:186 (set (reg:SI 228)
        (and:SI (reg:SI 229)
            (const_int 8 [0x8]))) -1 (nil))

(insn 132 131 133 8 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:186 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 228)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 133 132 134 8 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:186 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 138)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 8 -> ( 10 9)

;; Succ edge  10 [50.0%] 
;; Succ edge  9 [50.0%]  (fallthru)

;; Start of basic block ( 8) -> 9
;; Pred edge  8 [50.0%]  (fallthru)
(note 134 133 135 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 135 134 136 9 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:189 (set (reg:SI 149 [ D.26136 ])
        (const_int 0 [0x0])) -1 (nil))

(jump_insn 136 135 137 9 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:189 (set (pc)
        (label_ref 148)) -1 (nil))
;; End of basic block 9 -> ( 12)

;; Succ edge  12 [100.0%] 

(barrier 137 136 138)

;; Start of basic block ( 8) -> 10
;; Pred edge  8 [50.0%] 
(code_label 138 137 139 10 69 "" [1 uses])

(note 139 138 140 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 140 139 141 10 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:187 (set (reg:SI 230)
        (ior:SI (reg:SI 147 [ D.26138 ])
            (const_int 16 [0x10]))) -1 (nil))

(insn 141 140 142 10 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:187 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 174 [ regs ])
                (const_int 64 [0x40])) [0 <variable>.uregs+64 S4 A32])
        (reg:SI 230)) -1 (nil))

(insn 142 141 143 10 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:189 (set (reg:SI 149 [ D.26136 ])
        (const_int 0 [0x0])) -1 (nil))

(jump_insn 143 142 144 10 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:189 (set (pc)
        (label_ref 148)) -1 (nil))
;; End of basic block 10 -> ( 12)

;; Succ edge  12 [100.0%] 

(barrier 144 143 145)

;; Start of basic block ( 6 7) -> 11
;; Pred edge  6 [28.0%] 
;; Pred edge  7 [50.0%] 
(code_label 145 144 146 11 68 "" [2 uses])

(note 146 145 147 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 147 146 148 11 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:177 (set (reg:SI 149 [ D.26136 ])
        (const_int 1 [0x1])) -1 (nil))
;; End of basic block 11 -> ( 12)

;; Succ edge  12 [100.0%]  (fallthru)

;; Start of basic block ( 11 9 10) -> 12
;; Pred edge  11 [100.0%]  (fallthru)
;; Pred edge  9 [100.0%] 
;; Pred edge  10 [100.0%] 
(code_label 148 147 149 12 70 "" [2 uses])

(note 149 148 150 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 150 149 151 12 arch/arm/kernel/signal.c:308 (set (reg:SI 231)
        (xor:SI (reg:SI 149 [ D.26136 ])
            (const_int 1 [0x1]))) -1 (nil))

(insn 151 150 152 12 arch/arm/kernel/signal.c:308 (set (reg/v:SI 134 [ err.477 ])
        (ior:SI (reg:SI 231)
            (reg/v:SI 170 [ err ]))) -1 (nil))

(insn 152 151 153 12 arch/arm/kernel/signal.c:320 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 134 [ err.477 ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 153 152 154 12 arch/arm/kernel/signal.c:320 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 216)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
        (nil)))
;; End of basic block 12 -> ( 13 19)

;; Succ edge  13 [61.0%]  (fallthru)
;; Succ edge  19 [39.0%] 

;; Start of basic block ( 12) -> 13
;; Pred edge  12 [61.0%]  (fallthru)
(note 154 153 155 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 155 154 156 13 arch/arm/kernel/signal.c:310 (set (reg/v/f:SI 171 [ aux ])
        (plus:SI (reg/v/f:SI 175 [ sf ])
            (const_int 232 [0xe8]))) -1 (nil))

(insn 156 155 157 13 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 145 [ sp.92 ])
        (reg/v:SI 13 sp [ sp ])) -1 (nil))

(insn 157 156 158 13 arch/arm/kernel/signal.c:222 discrim 4 (set (reg:SI 232)
        (const_int 0 [0x0])) -1 (nil))

(insn 158 157 159 13 arch/arm/kernel/signal.c:222 discrim 4 (parallel [
            (set (reg/v:SI 138 [ err ])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg/v/f:SI 171 [ aux ])
                        (const_int -14 [0xfffffffffffffff2])
                        (reg:SI 232)
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691113))
            (set (reg/v:SI 139 [ __gu_val ])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=&r") 1 [
                        (reg/v/f:SI 171 [ aux ])
                        (const_int -14 [0xfffffffffffffff2])
                        (reg:SI 232)
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691113))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

(insn 159 158 160 13 arch/arm/kernel/signal.c:223 discrim 4 (set (reg:SI 233)
        (plus:SI (reg/v/f:SI 171 [ aux ])
            (const_int 4 [0x4]))) -1 (nil))

(insn 160 159 161 13 arch/arm/kernel/signal.c:223 discrim 4 (parallel [
            (set (reg/v:SI 138 [ err ])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 233)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 138 [ err ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691118))
            (set (reg/v:SI 140 [ __gu_val ])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=&r") 1 [
                        (reg:SI 233)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 138 [ err ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691118))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

(insn 161 160 162 13 arch/arm/kernel/signal.c:225 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 138 [ err ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 162 161 163 13 arch/arm/kernel/signal.c:225 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 213)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 13 -> ( 18 14)

;; Succ edge  18 [50.0%] 
;; Succ edge  14 [50.0%]  (fallthru)

;; Start of basic block ( 13) -> 14
;; Pred edge  13 [50.0%]  (fallthru)
(note 163 162 164 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn 164 163 165 14 arch/arm/kernel/signal.c:227 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 140 [ __gu_val ])
            (const_int 288 [0x120]))) -1 (nil))

(insn 165 164 166 14 arch/arm/kernel/signal.c:227 (set (reg:SI 235)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) -1 (nil))

(insn 166 165 167 14 arch/arm/kernel/signal.c:227 (set (reg:QI 234)
        (subreg:QI (reg:SI 235) 0)) -1 (nil))

(insn 167 166 168 14 arch/arm/kernel/signal.c:227 (set (reg:SI 237)
        (const_int 1447448577 [0x56465001])) -1 (nil))

(insn 168 167 169 14 arch/arm/kernel/signal.c:227 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 139 [ __gu_val ])
            (reg:SI 237))) -1 (nil))

(insn 169 168 170 14 arch/arm/kernel/signal.c:227 (set (reg:SI 238)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) -1 (nil))

(insn 170 169 171 14 arch/arm/kernel/signal.c:227 (set (reg:QI 236)
        (subreg:QI (reg:SI 238) 0)) -1 (nil))

(insn 171 170 172 14 arch/arm/kernel/signal.c:227 (set (reg:SI 239)
        (ior:SI (subreg:SI (reg:QI 234) 0)
            (subreg:SI (reg:QI 236) 0))) -1 (nil))

(insn 172 171 173 14 arch/arm/kernel/signal.c:227 (set (reg:QI 240)
        (subreg:QI (reg:SI 239) 0)) -1 (nil))

(insn 173 172 174 14 arch/arm/kernel/signal.c:227 (set (reg:SI 241)
        (zero_extend:SI (reg:QI 240))) -1 (nil))

(insn 174 173 175 14 arch/arm/kernel/signal.c:227 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 241)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 175 174 176 14 arch/arm/kernel/signal.c:227 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 180)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 2900 [0xb54])
        (nil)))
;; End of basic block 14 -> ( 15 16)

;; Succ edge  15 [71.0%]  (fallthru)
;; Succ edge  16 [29.0%] 

;; Start of basic block ( 14) -> 15
;; Pred edge  14 [71.0%]  (fallthru)
(note 176 175 177 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn 177 176 178 15 arch/arm/kernel/signal.c:228 (set (reg/v:SI 134 [ err.477 ])
        (const_int -22 [0xffffffffffffffea])) -1 (nil))

(jump_insn 178 177 179 15 arch/arm/kernel/signal.c:228 (set (pc)
        (label_ref 216)) -1 (nil))
;; End of basic block 15 -> ( 19)

;; Succ edge  19 [100.0%] 

(barrier 179 178 180)

;; Start of basic block ( 14) -> 16
;; Pred edge  14 [29.0%] 
(code_label 180 179 181 16 73 "" [1 uses])

(note 181 180 182 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn 182 181 183 16 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 242)
        (and:SI (reg:SI 145 [ sp.92 ])
            (const_int -8129 [0xffffffffffffe03f]))) -1 (nil))

(insn 183 182 184 16 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg/v/f:SI 136 [ thread ])
        (and:SI (reg:SI 242)
            (const_int -64 [0xffffffffffffffc0]))) -1 (expr_list:REG_EQUAL (and:SI (reg:SI 145 [ sp.92 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 184 183 185 16 arch/arm/kernel/signal.c:234 (set (reg:SI 243)
        (plus:SI (reg/v/f:SI 136 [ thread ])
            (const_int 432 [0x1b0]))) -1 (nil))

(insn 185 184 186 16 arch/arm/kernel/signal.c:234 (set (reg:SI 244)
        (plus:SI (reg/v/f:SI 171 [ aux ])
            (const_int 8 [0x8]))) -1 (nil))

(insn 186 185 187 16 arch/arm/kernel/signal.c:234 (set (reg:SI 0 r0)
        (reg:SI 243)) -1 (nil))

(insn 187 186 188 16 arch/arm/kernel/signal.c:234 (set (reg:SI 1 r1)
        (reg:SI 244)) -1 (nil))

(insn 188 187 189 16 arch/arm/kernel/signal.c:234 (set (reg:SI 2 r2)
        (const_int 256 [0x100])) -1 (nil))

(call_insn 189 188 190 16 arch/arm/kernel/signal.c:234 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__copy_from_user") [flags 0x41] <function_decl 0x10f3de80 __copy_from_user>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 190 189 191 16 arch/arm/kernel/signal.c:234 (set (reg:SI 135 [ D.26174 ])
        (reg:SI 0 r0)) -1 (nil))

(insn 191 190 192 16 arch/arm/kernel/signal.c:234 (set (reg/v:SI 133 [ err.480 ])
        (reg:SI 135 [ D.26174 ])) -1 (nil))

(insn 192 191 193 16 arch/arm/kernel/signal.c:239 discrim 4 (set (reg:SI 245)
        (plus:SI (reg/v/f:SI 171 [ aux ])
            (const_int 264 [0x108]))) -1 (nil))

(insn 193 192 194 16 arch/arm/kernel/signal.c:239 discrim 4 (parallel [
            (set (reg/v:SI 133 [ err.480 ])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 245)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 133 [ err.480 ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691123))
            (set (reg/v:SI 141 [ __gu_val ])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=&r") 1 [
                        (reg:SI 245)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 133 [ err.480 ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691123))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

(insn 194 193 195 16 arch/arm/kernel/signal.c:239 discrim 5 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 136 [ thread ])
                (const_int 692 [0x2b4])) [0 <variable>.vfpstate.hard.fpscr+0 S4 A32])
        (reg/v:SI 141 [ __gu_val ])) -1 (nil))

(insn 195 194 196 16 arch/arm/kernel/signal.c:244 discrim 4 (set (reg:SI 246)
        (plus:SI (reg/v/f:SI 171 [ aux ])
            (const_int 272 [0x110]))) -1 (nil))

(insn 196 195 197 16 arch/arm/kernel/signal.c:244 discrim 4 (parallel [
            (set (reg/v:SI 133 [ err.480 ])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 246)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 133 [ err.480 ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691128))
            (set (reg/v:SI 142 [ __gu_val ])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=&r") 1 [
                        (reg:SI 246)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 133 [ err.480 ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691128))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

(insn 197 196 198 16 arch/arm/kernel/signal.c:246 (set (reg/v:SI 137 [ fpexc ])
        (ior:SI (reg/v:SI 142 [ __gu_val ])
            (const_int 1073741824 [0x40000000]))) -1 (nil))

(insn 198 197 199 16 arch/arm/kernel/signal.c:249 (set (reg:SI 247)
        (and:SI (reg/v:SI 137 [ fpexc ])
            (const_int 1879048191 [0x6fffffff]))) -1 (nil))

(insn 199 198 200 16 arch/arm/kernel/signal.c:249 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 136 [ thread ])
                (const_int 688 [0x2b0])) [0 <variable>.vfpstate.hard.fpexc+0 S4 A64])
        (reg:SI 247)) -1 (nil))

(insn 200 199 201 16 arch/arm/kernel/signal.c:251 discrim 4 (set (reg:SI 248)
        (plus:SI (reg/v/f:SI 171 [ aux ])
            (const_int 276 [0x114]))) -1 (nil))

(insn 201 200 202 16 arch/arm/kernel/signal.c:251 discrim 4 (parallel [
            (set (reg/v:SI 133 [ err.480 ])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 248)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 133 [ err.480 ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691133))
            (set (reg/v:SI 143 [ __gu_val ])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=&r") 1 [
                        (reg:SI 248)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 133 [ err.480 ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691133))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

(insn 202 201 203 16 arch/arm/kernel/signal.c:251 discrim 5 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 136 [ thread ])
                (const_int 696 [0x2b8])) [0 <variable>.vfpstate.hard.fpinst+0 S4 A64])
        (reg/v:SI 143 [ __gu_val ])) -1 (nil))

(insn 203 202 204 16 arch/arm/kernel/signal.c:252 discrim 4 (set (reg:SI 249)
        (plus:SI (reg/v/f:SI 171 [ aux ])
            (const_int 280 [0x118]))) -1 (nil))

(insn 204 203 205 16 arch/arm/kernel/signal.c:252 discrim 4 (parallel [
            (set (reg/v:SI 133 [ err.480 ])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 249)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 133 [ err.480 ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691138))
            (set (reg/v:SI 144 [ __gu_val ])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=&r") 1 [
                        (reg:SI 249)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 133 [ err.480 ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691138))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

(insn 205 204 206 16 arch/arm/kernel/signal.c:252 discrim 5 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 136 [ thread ])
                (const_int 700 [0x2bc])) [0 <variable>.vfpstate.hard.fpinst2+0 S4 A32])
        (reg/v:SI 144 [ __gu_val ])) -1 (nil))

(insn 206 205 207 16 arch/arm/kernel/signal.c:254 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 133 [ err.480 ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 207 206 208 16 arch/arm/kernel/signal.c:254 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 213)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil)))
;; End of basic block 16 -> ( 17 18)

;; Succ edge  17 [29.0%]  (fallthru)
;; Succ edge  18 [71.0%] 

;; Start of basic block ( 16) -> 17
;; Pred edge  16 [29.0%]  (fallthru)
(note 208 207 209 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(insn 209 208 210 17 arch/arm/kernel/signal.c:255 (set (reg:SI 0 r0)
        (reg/v/f:SI 136 [ thread ])) -1 (nil))

(call_insn 210 209 211 17 arch/arm/kernel/signal.c:255 (parallel [
            (call (mem:SI (symbol_ref:SI ("vfp_flush_hwstate") [flags 0x41] <function_decl 0x10b07700 vfp_flush_hwstate>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(jump_insn 211 210 212 17 arch/arm/kernel/signal.c:255 (set (pc)
        (label_ref 216)) -1 (nil))
;; End of basic block 17 -> ( 19)

;; Succ edge  19 [100.0%] 

(barrier 212 211 213)

;; Start of basic block ( 13 16) -> 18
;; Pred edge  13 [50.0%] 
;; Pred edge  16 [71.0%] 
(code_label 213 212 214 18 72 "" [2 uses])

(note 214 213 215 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(insn 215 214 216 18 arch/arm/kernel/signal.c:226 (set (reg/v:SI 134 [ err.477 ])
        (const_int -14 [0xfffffffffffffff2])) -1 (nil))
;; End of basic block 18 -> ( 19)

;; Succ edge  19 [100.0%]  (fallthru)

;; Start of basic block ( 12 15 18 17) -> 19
;; Pred edge  12 [39.0%] 
;; Pred edge  15 [100.0%] 
;; Pred edge  18 [100.0%]  (fallthru)
;; Pred edge  17 [100.0%] 
(code_label 216 215 217 19 71 "" [3 uses])

(note 217 216 218 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(insn 218 217 219 19 arch/arm/kernel/signal.c:325 (set (reg:SI 173 [ <result> ])
        (reg/v:SI 134 [ err.477 ])) -1 (nil))

(jump_insn 219 218 220 19 arch/arm/kernel/signal.c:325 (set (pc)
        (label_ref 221)) -1 (nil))
;; End of basic block 19 -> ( 21)

;; Succ edge  21 [100.0%] 

(barrier 220 219 229)

;; Start of basic block () -> 20
(note 229 220 223 20 [bb 20] NOTE_INSN_BASIC_BLOCK)

(insn 223 229 224 20 arch/arm/kernel/signal.c:325 (clobber (reg/i:SI 0 r0)) -1 (nil))

(insn 224 223 225 20 arch/arm/kernel/signal.c:325 (clobber (reg:SI 173 [ <result> ])) -1 (nil))

(jump_insn 225 224 226 20 arch/arm/kernel/signal.c:325 (set (pc)
        (label_ref 227)) -1 (nil))
;; End of basic block 20 -> ( 22)

;; Succ edge  22 [100.0%] 

(barrier 226 225 221)

;; Start of basic block ( 19) -> 21
;; Pred edge  19 [100.0%] 
(code_label 221 226 230 21 65 "" [1 uses])

(note 230 221 222 21 [bb 21] NOTE_INSN_BASIC_BLOCK)

(insn 222 230 227 21 arch/arm/kernel/signal.c:325 (set (reg/i:SI 0 r0)
        (reg:SI 173 [ <result> ])) -1 (nil))
;; End of basic block 21 -> ( 22)

;; Succ edge  22 [100.0%]  (fallthru)

;; Start of basic block ( 20 21) -> 22
;; Pred edge  20 [100.0%] 
;; Pred edge  21 [100.0%]  (fallthru)
(code_label 227 222 231 22 74 "" [1 uses])

(note 231 227 228 22 [bb 22] NOTE_INSN_BASIC_BLOCK)

(insn 228 231 0 22 arch/arm/kernel/signal.c:325 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 22 -> ( 1)

;; Succ edge  EXIT [100.0%]  (fallthru)


;; Function sys_rt_sigreturn (sys_rt_sigreturn)[0:1445]


;; Generating RTL for gimple basic block 2

;; sp.92 = sp;

(insn 6 5 0 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 135 [ sp.92 ])
        (reg/v:SI 13 sp [ sp ])) -1 (nil))

;; ((struct thread_info *) (sp.92 & 4294959104))->restart_block.fn = do_no_restart_syscall;

(insn 7 6 8 arch/arm/kernel/signal.c:362 (set (reg:SI 146)
        (and:SI (reg:SI 135 [ sp.92 ])
            (const_int -8129 [0xffffffffffffe03f]))) -1 (nil))

(insn 8 7 9 arch/arm/kernel/signal.c:362 (set (reg:SI 145)
        (and:SI (reg:SI 146)
            (const_int -64 [0xffffffffffffffc0]))) -1 (expr_list:REG_EQUAL (and:SI (reg:SI 135 [ sp.92 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 9 8 10 arch/arm/kernel/signal.c:362 (set (reg/f:SI 147)
        (symbol_ref:SI ("do_no_restart_syscall") [flags 0x41] <function_decl 0x10aeff00 do_no_restart_syscall>)) -1 (nil))

(insn 10 9 0 arch/arm/kernel/signal.c:362 (set (mem/s/f/j:SI (plus:SI (reg:SI 145)
                (const_int 712 [0x2c8])) [0 <variable>.restart_block.fn+0 S4 A64])
        (reg/f:SI 147)) -1 (nil))

;; D.24470 = regs->uregs[13];

(insn 11 10 0 arch/arm/kernel/signal.c:369 (set (reg:SI 142 [ D.24470 ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 144 [ regs ])
                (const_int 52 [0x34])) [0 <variable>.uregs+52 S4 A32])) -1 (nil))

;; if (D.24470 & 7 != 0)

(insn 12 11 13 arch/arm/kernel/signal.c:369 (set (reg:SI 148)
        (and:SI (reg:SI 142 [ D.24470 ])
            (const_int 7 [0x7]))) -1 (nil))

(insn 13 12 14 arch/arm/kernel/signal.c:369 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 148)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 14 13 0 arch/arm/kernel/signal.c:369 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 2900 [0xb54])
        (nil)))

;; Generating RTL for gimple basic block 3

;; frame = (struct rt_sigframe *) D.24470;

(insn 16 15 0 arch/arm/kernel/signal.c:372 (set (reg/v/f:SI 138 [ frame ])
        (reg:SI 142 [ D.24470 ])) -1 (nil))

;; sp.92 = sp;

(insn 17 16 0 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 134 [ sp.92 ])
        (reg/v:SI 13 sp [ sp ])) -1 (nil))

;; __asm__("adds %1, %2, %3; sbcccs %1, %1, %0; movcc %0, #0" : "=&r" flag, "=&r" roksum, "=&r" roksum : "r" frame, "Ir" 880, "0" ((struct thread_info *) (sp.92 & 4294959104))->addr_limit : "Ir" 880, "0" ((struct thread_info *) (sp.92 & 4294959104))->addr_limit : "0" ((struct thread_info *) (sp.92 & 4294959104))->addr_limit : "cc");

(insn 18 17 19 arch/arm/kernel/signal.c:374 (set (reg:SI 150)
        (and:SI (reg:SI 134 [ sp.92 ])
            (const_int -8129 [0xffffffffffffe03f]))) -1 (nil))

(insn 19 18 20 arch/arm/kernel/signal.c:374 (set (reg:SI 149)
        (and:SI (reg:SI 150)
            (const_int -64 [0xffffffffffffffc0]))) -1 (expr_list:REG_EQUAL (and:SI (reg:SI 134 [ sp.92 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 20 19 21 arch/arm/kernel/signal.c:374 (set (reg:SI 151)
        (mem/s/j:SI (plus:SI (reg:SI 149)
                (const_int 8 [0x8])) [0 <variable>.addr_limit+0 S4 A64])) -1 (nil))

(insn 21 20 0 arch/arm/kernel/signal.c:374 (parallel [
            (set (reg/v:SI 137 [ flag ])
                (asm_operands:SI ("adds %1, %2, %3; sbcccs %1, %1, %0; movcc %0, #0") ("=&r") 0 [
                        (reg/v/f:SI 138 [ frame ])
                        (const_int 880 [0x370])
                        (reg:SI 151)
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("Ir") 0)
                        (asm_input:SI ("0") 0)
                    ] 8636693))
            (set (reg/v:SI 136 [ roksum ])
                (asm_operands:SI ("adds %1, %2, %3; sbcccs %1, %1, %0; movcc %0, #0") ("=&r") 1 [
                        (reg/v/f:SI 138 [ frame ])
                        (const_int 880 [0x370])
                        (reg:SI 151)
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("Ir") 0)
                        (asm_input:SI ("0") 0)
                    ] 8636693))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

;; if (flag != 0)

(insn 22 21 23 arch/arm/kernel/signal.c:374 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 137 [ flag ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 23 22 0 arch/arm/kernel/signal.c:374 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil)))

;; Generating RTL for gimple basic block 4

;; D.24476 = restore_sigframe (regs, &frame->sig);

(insn 25 24 26 arch/arm/kernel/signal.c:377 (set (reg:SI 152)
        (plus:SI (reg/v/f:SI 138 [ frame ])
            (const_int 128 [0x80]))) -1 (nil))

(insn 26 25 27 arch/arm/kernel/signal.c:377 (set (reg:SI 0 r0)
        (reg/v/f:SI 144 [ regs ])) -1 (nil))

(insn 27 26 28 arch/arm/kernel/signal.c:377 (set (reg:SI 1 r1)
        (reg:SI 152)) -1 (nil))

(call_insn 28 27 29 arch/arm/kernel/signal.c:377 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("restore_sigframe") [flags 0x3] <function_decl 0x1140a380 restore_sigframe>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 29 28 0 arch/arm/kernel/signal.c:377 (set (reg:SI 141 [ D.24476 ])
        (reg:SI 0 r0)) -1 (nil))

;; if (D.24476 != 0)

(insn 30 29 31 arch/arm/kernel/signal.c:377 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 141 [ D.24476 ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 31 30 0 arch/arm/kernel/signal.c:377 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil)))

;; Generating RTL for gimple basic block 5

;; D.24479 = do_sigaltstack (&frame->sig.uc.uc_stack, 0B, regs->uregs[13]);

(insn 33 32 34 arch/arm/kernel/signal.c:380 (set (reg:SI 153)
        (plus:SI (reg/v/f:SI 138 [ frame ])
            (const_int 136 [0x88]))) -1 (nil))

(insn 34 33 35 arch/arm/kernel/signal.c:380 (set (reg:SI 0 r0)
        (reg:SI 153)) -1 (nil))

(insn 35 34 36 arch/arm/kernel/signal.c:380 (set (reg:SI 1 r1)
        (const_int 0 [0x0])) -1 (nil))

(insn 36 35 37 arch/arm/kernel/signal.c:380 (set (reg:SI 2 r2)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 144 [ regs ])
                (const_int 52 [0x34])) [0 <variable>.uregs+52 S4 A32])) -1 (nil))

(call_insn 37 36 38 arch/arm/kernel/signal.c:380 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("do_sigaltstack") [flags 0x41] <function_decl 0x10f0e000 do_sigaltstack>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 38 37 0 arch/arm/kernel/signal.c:380 (set (reg:SI 140 [ D.24479 ])
        (reg:SI 0 r0)) -1 (nil))

;; if (D.24479 == -14)

(insn 39 38 40 arch/arm/kernel/signal.c:380 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 140 [ D.24479 ])
            (const_int -14 [0xfffffffffffffff2]))) -1 (nil))

(jump_insn 40 39 0 arch/arm/kernel/signal.c:380 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 3782 [0xec6])
        (nil)))

;; Generating RTL for gimple basic block 6

;; D.24481 = (int) regs->uregs[0];

(insn 42 41 0 arch/arm/kernel/signal.c:383 (set (reg:SI 139 [ D.24481 ])
        (mem/s/j:SI (reg/v/f:SI 144 [ regs ]) [0 <variable>.uregs+0 S4 A32])) -1 (nil))

;; Generating RTL for gimple basic block 7

;; 

(code_label 45 44 46 78 "" [0 uses])

(note 46 45 0 NOTE_INSN_BASIC_BLOCK)

;; sp.92 = sp;

(insn 47 46 0 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 133 [ sp.92 ])
        (reg/v:SI 13 sp [ sp ])) -1 (nil))

;; force_sig (11, ((struct thread_info *) (sp.92 & 4294959104))->task);

(insn 48 47 49 arch/arm/kernel/signal.c:386 (set (reg:SI 155)
        (and:SI (reg:SI 133 [ sp.92 ])
            (const_int -8129 [0xffffffffffffe03f]))) -1 (nil))

(insn 49 48 50 arch/arm/kernel/signal.c:386 (set (reg:SI 154)
        (and:SI (reg:SI 155)
            (const_int -64 [0xffffffffffffffc0]))) -1 (expr_list:REG_EQUAL (and:SI (reg:SI 133 [ sp.92 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 50 49 51 arch/arm/kernel/signal.c:386 (set (reg:SI 0 r0)
        (const_int 11 [0xb])) -1 (nil))

(insn 51 50 52 arch/arm/kernel/signal.c:386 (set (reg:SI 1 r1)
        (mem/s/f/j:SI (plus:SI (reg:SI 154)
                (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32])) -1 (nil))

(call_insn 52 51 0 arch/arm/kernel/signal.c:386 (parallel [
            (call (mem:SI (symbol_ref:SI ("force_sig") [flags 0x41] <function_decl 0x10f06c80 force_sig>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

;; D.24481 = 0;

(insn 53 52 0 arch/arm/kernel/signal.c:387 (set (reg:SI 139 [ D.24481 ])
        (const_int 0 [0x0])) -1 (nil))

;; Generating RTL for gimple basic block 8

;; 

(code_label 54 53 55 79 "" [0 uses])

(note 55 54 0 NOTE_INSN_BASIC_BLOCK)

;; return D.24481;

(insn 56 55 57 arch/arm/kernel/signal.c:388 (set (reg:SI 143 [ <result> ])
        (reg:SI 139 [ D.24481 ])) -1 (nil))

(jump_insn 57 56 58 arch/arm/kernel/signal.c:388 (set (pc)
        (label_ref 0)) -1 (nil))

(barrier 58 57 0)


;;
;; Full RTL generated for this function:
;;
(note 1 0 4 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 4 3 2 arch/arm/kernel/signal.c:358 (set (reg/v/f:SI 144 [ regs ])
        (reg:SI 0 r0 [ regs ])) -1 (nil))

(note 3 2 5 2 NOTE_INSN_FUNCTION_BEG)
;; End of basic block 2 -> ( 3)

;; Succ edge  3 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; Pred edge  2 [100.0%]  (fallthru)
(note 5 3 6 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 6 5 7 3 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 135 [ sp.92 ])
        (reg/v:SI 13 sp [ sp ])) -1 (nil))

(insn 7 6 8 3 arch/arm/kernel/signal.c:362 (set (reg:SI 146)
        (and:SI (reg:SI 135 [ sp.92 ])
            (const_int -8129 [0xffffffffffffe03f]))) -1 (nil))

(insn 8 7 9 3 arch/arm/kernel/signal.c:362 (set (reg:SI 145)
        (and:SI (reg:SI 146)
            (const_int -64 [0xffffffffffffffc0]))) -1 (expr_list:REG_EQUAL (and:SI (reg:SI 135 [ sp.92 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 9 8 10 3 arch/arm/kernel/signal.c:362 (set (reg/f:SI 147)
        (symbol_ref:SI ("do_no_restart_syscall") [flags 0x41] <function_decl 0x10aeff00 do_no_restart_syscall>)) -1 (nil))

(insn 10 9 11 3 arch/arm/kernel/signal.c:362 (set (mem/s/f/j:SI (plus:SI (reg:SI 145)
                (const_int 712 [0x2c8])) [0 <variable>.restart_block.fn+0 S4 A64])
        (reg/f:SI 147)) -1 (nil))

(insn 11 10 12 3 arch/arm/kernel/signal.c:369 (set (reg:SI 142 [ D.24470 ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 144 [ regs ])
                (const_int 52 [0x34])) [0 <variable>.uregs+52 S4 A32])) -1 (nil))

(insn 12 11 13 3 arch/arm/kernel/signal.c:369 (set (reg:SI 148)
        (and:SI (reg:SI 142 [ D.24470 ])
            (const_int 7 [0x7]))) -1 (nil))

(insn 13 12 14 3 arch/arm/kernel/signal.c:369 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 148)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 14 13 15 3 arch/arm/kernel/signal.c:369 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 45)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 2900 [0xb54])
        (nil)))
;; End of basic block 3 -> ( 8 4)

;; Succ edge  8 [29.0%] 
;; Succ edge  4 [71.0%]  (fallthru)

;; Start of basic block ( 3) -> 4
;; Pred edge  3 [71.0%]  (fallthru)
(note 15 14 16 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 16 15 17 4 arch/arm/kernel/signal.c:372 (set (reg/v/f:SI 138 [ frame ])
        (reg:SI 142 [ D.24470 ])) -1 (nil))

(insn 17 16 18 4 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 134 [ sp.92 ])
        (reg/v:SI 13 sp [ sp ])) -1 (nil))

(insn 18 17 19 4 arch/arm/kernel/signal.c:374 (set (reg:SI 150)
        (and:SI (reg:SI 134 [ sp.92 ])
            (const_int -8129 [0xffffffffffffe03f]))) -1 (nil))

(insn 19 18 20 4 arch/arm/kernel/signal.c:374 (set (reg:SI 149)
        (and:SI (reg:SI 150)
            (const_int -64 [0xffffffffffffffc0]))) -1 (expr_list:REG_EQUAL (and:SI (reg:SI 134 [ sp.92 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 20 19 21 4 arch/arm/kernel/signal.c:374 (set (reg:SI 151)
        (mem/s/j:SI (plus:SI (reg:SI 149)
                (const_int 8 [0x8])) [0 <variable>.addr_limit+0 S4 A64])) -1 (nil))

(insn 21 20 22 4 arch/arm/kernel/signal.c:374 (parallel [
            (set (reg/v:SI 137 [ flag ])
                (asm_operands:SI ("adds %1, %2, %3; sbcccs %1, %1, %0; movcc %0, #0") ("=&r") 0 [
                        (reg/v/f:SI 138 [ frame ])
                        (const_int 880 [0x370])
                        (reg:SI 151)
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("Ir") 0)
                        (asm_input:SI ("0") 0)
                    ] 8636693))
            (set (reg/v:SI 136 [ roksum ])
                (asm_operands:SI ("adds %1, %2, %3; sbcccs %1, %1, %0; movcc %0, #0") ("=&r") 1 [
                        (reg/v/f:SI 138 [ frame ])
                        (const_int 880 [0x370])
                        (reg:SI 151)
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("Ir") 0)
                        (asm_input:SI ("0") 0)
                    ] 8636693))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

(insn 22 21 23 4 arch/arm/kernel/signal.c:374 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 137 [ flag ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 23 22 24 4 arch/arm/kernel/signal.c:374 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 45)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil)))
;; End of basic block 4 -> ( 8 5)

;; Succ edge  8 [71.0%] 
;; Succ edge  5 [29.0%]  (fallthru)

;; Start of basic block ( 4) -> 5
;; Pred edge  4 [29.0%]  (fallthru)
(note 24 23 25 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 25 24 26 5 arch/arm/kernel/signal.c:377 (set (reg:SI 152)
        (plus:SI (reg/v/f:SI 138 [ frame ])
            (const_int 128 [0x80]))) -1 (nil))

(insn 26 25 27 5 arch/arm/kernel/signal.c:377 (set (reg:SI 0 r0)
        (reg/v/f:SI 144 [ regs ])) -1 (nil))

(insn 27 26 28 5 arch/arm/kernel/signal.c:377 (set (reg:SI 1 r1)
        (reg:SI 152)) -1 (nil))

(call_insn 28 27 29 5 arch/arm/kernel/signal.c:377 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("restore_sigframe") [flags 0x3] <function_decl 0x1140a380 restore_sigframe>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 29 28 30 5 arch/arm/kernel/signal.c:377 (set (reg:SI 141 [ D.24476 ])
        (reg:SI 0 r0)) -1 (nil))

(insn 30 29 31 5 arch/arm/kernel/signal.c:377 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 141 [ D.24476 ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 31 30 32 5 arch/arm/kernel/signal.c:377 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 45)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil)))
;; End of basic block 5 -> ( 8 6)

;; Succ edge  8 [71.0%] 
;; Succ edge  6 [29.0%]  (fallthru)

;; Start of basic block ( 5) -> 6
;; Pred edge  5 [29.0%]  (fallthru)
(note 32 31 33 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 33 32 34 6 arch/arm/kernel/signal.c:380 (set (reg:SI 153)
        (plus:SI (reg/v/f:SI 138 [ frame ])
            (const_int 136 [0x88]))) -1 (nil))

(insn 34 33 35 6 arch/arm/kernel/signal.c:380 (set (reg:SI 0 r0)
        (reg:SI 153)) -1 (nil))

(insn 35 34 36 6 arch/arm/kernel/signal.c:380 (set (reg:SI 1 r1)
        (const_int 0 [0x0])) -1 (nil))

(insn 36 35 37 6 arch/arm/kernel/signal.c:380 (set (reg:SI 2 r2)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 144 [ regs ])
                (const_int 52 [0x34])) [0 <variable>.uregs+52 S4 A32])) -1 (nil))

(call_insn 37 36 38 6 arch/arm/kernel/signal.c:380 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("do_sigaltstack") [flags 0x41] <function_decl 0x10f0e000 do_sigaltstack>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 38 37 39 6 arch/arm/kernel/signal.c:380 (set (reg:SI 140 [ D.24479 ])
        (reg:SI 0 r0)) -1 (nil))

(insn 39 38 40 6 arch/arm/kernel/signal.c:380 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 140 [ D.24479 ])
            (const_int -14 [0xfffffffffffffff2]))) -1 (nil))

(jump_insn 40 39 41 6 arch/arm/kernel/signal.c:380 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 45)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 3782 [0xec6])
        (nil)))
;; End of basic block 6 -> ( 8 7)

;; Succ edge  8 [37.8%] 
;; Succ edge  7 [62.2%]  (fallthru)

;; Start of basic block ( 6) -> 7
;; Pred edge  6 [62.2%]  (fallthru)
(note 41 40 42 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 42 41 43 7 arch/arm/kernel/signal.c:383 (set (reg:SI 139 [ D.24481 ])
        (mem/s/j:SI (reg/v/f:SI 144 [ regs ]) [0 <variable>.uregs+0 S4 A32])) -1 (nil))

(jump_insn 43 42 44 7 arch/arm/kernel/signal.c:383 (set (pc)
        (label_ref 54)) -1 (nil))
;; End of basic block 7 -> ( 9)

;; Succ edge  9 [100.0%] 

(barrier 44 43 45)

;; Start of basic block ( 4 3 6 5) -> 8
;; Pred edge  4 [71.0%] 
;; Pred edge  3 [29.0%] 
;; Pred edge  6 [37.8%] 
;; Pred edge  5 [71.0%] 
(code_label 45 44 46 8 78 "" [4 uses])

(note 46 45 47 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 47 46 48 8 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 133 [ sp.92 ])
        (reg/v:SI 13 sp [ sp ])) -1 (nil))

(insn 48 47 49 8 arch/arm/kernel/signal.c:386 (set (reg:SI 155)
        (and:SI (reg:SI 133 [ sp.92 ])
            (const_int -8129 [0xffffffffffffe03f]))) -1 (nil))

(insn 49 48 50 8 arch/arm/kernel/signal.c:386 (set (reg:SI 154)
        (and:SI (reg:SI 155)
            (const_int -64 [0xffffffffffffffc0]))) -1 (expr_list:REG_EQUAL (and:SI (reg:SI 133 [ sp.92 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 50 49 51 8 arch/arm/kernel/signal.c:386 (set (reg:SI 0 r0)
        (const_int 11 [0xb])) -1 (nil))

(insn 51 50 52 8 arch/arm/kernel/signal.c:386 (set (reg:SI 1 r1)
        (mem/s/f/j:SI (plus:SI (reg:SI 154)
                (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32])) -1 (nil))

(call_insn 52 51 53 8 arch/arm/kernel/signal.c:386 (parallel [
            (call (mem:SI (symbol_ref:SI ("force_sig") [flags 0x41] <function_decl 0x10f06c80 force_sig>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 53 52 54 8 arch/arm/kernel/signal.c:387 (set (reg:SI 139 [ D.24481 ])
        (const_int 0 [0x0])) -1 (nil))
;; End of basic block 8 -> ( 9)

;; Succ edge  9 [100.0%]  (fallthru)

;; Start of basic block ( 7 8) -> 9
;; Pred edge  7 [100.0%] 
;; Pred edge  8 [100.0%]  (fallthru)
(code_label 54 53 55 9 79 "" [1 uses])

(note 55 54 56 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 56 55 57 9 arch/arm/kernel/signal.c:388 (set (reg:SI 143 [ <result> ])
        (reg:SI 139 [ D.24481 ])) -1 (nil))

(jump_insn 57 56 58 9 arch/arm/kernel/signal.c:388 (set (pc)
        (label_ref 59)) -1 (nil))
;; End of basic block 9 -> ( 11)

;; Succ edge  11 [100.0%] 

(barrier 58 57 67)

;; Start of basic block () -> 10
(note 67 58 61 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 61 67 62 10 arch/arm/kernel/signal.c:388 (clobber (reg/i:SI 0 r0)) -1 (nil))

(insn 62 61 63 10 arch/arm/kernel/signal.c:388 (clobber (reg:SI 143 [ <result> ])) -1 (nil))

(jump_insn 63 62 64 10 arch/arm/kernel/signal.c:388 (set (pc)
        (label_ref 65)) -1 (nil))
;; End of basic block 10 -> ( 12)

;; Succ edge  12 [100.0%] 

(barrier 64 63 59)

;; Start of basic block ( 9) -> 11
;; Pred edge  9 [100.0%] 
(code_label 59 64 68 11 77 "" [1 uses])

(note 68 59 60 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 60 68 65 11 arch/arm/kernel/signal.c:388 (set (reg/i:SI 0 r0)
        (reg:SI 143 [ <result> ])) -1 (nil))
;; End of basic block 11 -> ( 12)

;; Succ edge  12 [100.0%]  (fallthru)

;; Start of basic block ( 10 11) -> 12
;; Pred edge  10 [100.0%] 
;; Pred edge  11 [100.0%]  (fallthru)
(code_label 65 60 69 12 80 "" [1 uses])

(note 69 65 66 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 66 69 0 12 arch/arm/kernel/signal.c:388 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 12 -> ( 1)

;; Succ edge  EXIT [100.0%]  (fallthru)


;; Function sys_sigreturn (sys_sigreturn)[0:1444]


;; Generating RTL for gimple basic block 2

;; sp.92 = sp;

(insn 6 5 0 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 135 [ sp.92 ])
        (reg/v:SI 13 sp [ sp ])) -1 (nil))

;; ((struct thread_info *) (sp.92 & 4294959104))->restart_block.fn = do_no_restart_syscall;

(insn 7 6 8 arch/arm/kernel/signal.c:332 (set (reg:SI 145)
        (and:SI (reg:SI 135 [ sp.92 ])
            (const_int -8129 [0xffffffffffffe03f]))) -1 (nil))

(insn 8 7 9 arch/arm/kernel/signal.c:332 (set (reg:SI 144)
        (and:SI (reg:SI 145)
            (const_int -64 [0xffffffffffffffc0]))) -1 (expr_list:REG_EQUAL (and:SI (reg:SI 135 [ sp.92 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 9 8 10 arch/arm/kernel/signal.c:332 (set (reg/f:SI 146)
        (symbol_ref:SI ("do_no_restart_syscall") [flags 0x41] <function_decl 0x10aeff00 do_no_restart_syscall>)) -1 (nil))

(insn 10 9 0 arch/arm/kernel/signal.c:332 (set (mem/s/f/j:SI (plus:SI (reg:SI 144)
                (const_int 712 [0x2c8])) [0 <variable>.restart_block.fn+0 S4 A64])
        (reg/f:SI 146)) -1 (nil))

;; D.24451 = regs->uregs[13];

(insn 11 10 0 arch/arm/kernel/signal.c:339 (set (reg:SI 141 [ D.24451 ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 143 [ regs ])
                (const_int 52 [0x34])) [0 <variable>.uregs+52 S4 A32])) -1 (nil))

;; if (D.24451 & 7 != 0)

(insn 12 11 13 arch/arm/kernel/signal.c:339 (set (reg:SI 147)
        (and:SI (reg:SI 141 [ D.24451 ])
            (const_int 7 [0x7]))) -1 (nil))

(insn 13 12 14 arch/arm/kernel/signal.c:339 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 147)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 14 13 0 arch/arm/kernel/signal.c:339 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 2900 [0xb54])
        (nil)))

;; Generating RTL for gimple basic block 3

;; frame = (struct sigframe *) D.24451;

(insn 16 15 0 arch/arm/kernel/signal.c:342 (set (reg/v/f:SI 138 [ frame ])
        (reg:SI 141 [ D.24451 ])) -1 (nil))

;; sp.92 = sp;

(insn 17 16 0 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 134 [ sp.92 ])
        (reg/v:SI 13 sp [ sp ])) -1 (nil))

;; __asm__("adds %1, %2, %3; sbcccs %1, %1, %0; movcc %0, #0" : "=&r" flag, "=&r" roksum, "=&r" roksum : "r" frame, "Ir" 752, "0" ((struct thread_info *) (sp.92 & 4294959104))->addr_limit : "Ir" 752, "0" ((struct thread_info *) (sp.92 & 4294959104))->addr_limit : "0" ((struct thread_info *) (sp.92 & 4294959104))->addr_limit : "cc");

(insn 18 17 19 arch/arm/kernel/signal.c:344 (set (reg:SI 149)
        (and:SI (reg:SI 134 [ sp.92 ])
            (const_int -8129 [0xffffffffffffe03f]))) -1 (nil))

(insn 19 18 20 arch/arm/kernel/signal.c:344 (set (reg:SI 148)
        (and:SI (reg:SI 149)
            (const_int -64 [0xffffffffffffffc0]))) -1 (expr_list:REG_EQUAL (and:SI (reg:SI 134 [ sp.92 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 20 19 21 arch/arm/kernel/signal.c:344 (set (reg:SI 150)
        (mem/s/j:SI (plus:SI (reg:SI 148)
                (const_int 8 [0x8])) [0 <variable>.addr_limit+0 S4 A64])) -1 (nil))

(insn 21 20 0 arch/arm/kernel/signal.c:344 (parallel [
            (set (reg/v:SI 137 [ flag ])
                (asm_operands:SI ("adds %1, %2, %3; sbcccs %1, %1, %0; movcc %0, #0") ("=&r") 0 [
                        (reg/v/f:SI 138 [ frame ])
                        (const_int 752 [0x2f0])
                        (reg:SI 150)
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("Ir") 0)
                        (asm_input:SI ("0") 0)
                    ] 8632853))
            (set (reg/v:SI 136 [ roksum ])
                (asm_operands:SI ("adds %1, %2, %3; sbcccs %1, %1, %0; movcc %0, #0") ("=&r") 1 [
                        (reg/v/f:SI 138 [ frame ])
                        (const_int 752 [0x2f0])
                        (reg:SI 150)
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("Ir") 0)
                        (asm_input:SI ("0") 0)
                    ] 8632853))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

;; if (flag != 0)

(insn 22 21 23 arch/arm/kernel/signal.c:344 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 137 [ flag ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 23 22 0 arch/arm/kernel/signal.c:344 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil)))

;; Generating RTL for gimple basic block 4

;; D.24456 = restore_sigframe (regs, frame);

(insn 25 24 26 arch/arm/kernel/signal.c:347 (set (reg:SI 0 r0)
        (reg/v/f:SI 143 [ regs ])) -1 (nil))

(insn 26 25 27 arch/arm/kernel/signal.c:347 (set (reg:SI 1 r1)
        (reg/v/f:SI 138 [ frame ])) -1 (nil))

(call_insn 27 26 28 arch/arm/kernel/signal.c:347 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("restore_sigframe") [flags 0x3] <function_decl 0x1140a380 restore_sigframe>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 28 27 0 arch/arm/kernel/signal.c:347 (set (reg:SI 140 [ D.24456 ])
        (reg:SI 0 r0)) -1 (nil))

;; if (D.24456 != 0)

(insn 29 28 30 arch/arm/kernel/signal.c:347 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 140 [ D.24456 ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 30 29 0 arch/arm/kernel/signal.c:347 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 6100 [0x17d4])
        (nil)))

;; Generating RTL for gimple basic block 5

;; D.24458 = (int) regs->uregs[0];

(insn 32 31 0 arch/arm/kernel/signal.c:350 (set (reg:SI 139 [ D.24458 ])
        (mem/s/j:SI (reg/v/f:SI 143 [ regs ]) [0 <variable>.uregs+0 S4 A32])) -1 (nil))

;; Generating RTL for gimple basic block 6

;; 

(code_label 35 34 36 84 "" [0 uses])

(note 36 35 0 NOTE_INSN_BASIC_BLOCK)

;; sp.92 = sp;

(insn 37 36 0 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 133 [ sp.92 ])
        (reg/v:SI 13 sp [ sp ])) -1 (nil))

;; force_sig (11, ((struct thread_info *) (sp.92 & 4294959104))->task);

(insn 38 37 39 arch/arm/kernel/signal.c:353 (set (reg:SI 152)
        (and:SI (reg:SI 133 [ sp.92 ])
            (const_int -8129 [0xffffffffffffe03f]))) -1 (nil))

(insn 39 38 40 arch/arm/kernel/signal.c:353 (set (reg:SI 151)
        (and:SI (reg:SI 152)
            (const_int -64 [0xffffffffffffffc0]))) -1 (expr_list:REG_EQUAL (and:SI (reg:SI 133 [ sp.92 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 40 39 41 arch/arm/kernel/signal.c:353 (set (reg:SI 0 r0)
        (const_int 11 [0xb])) -1 (nil))

(insn 41 40 42 arch/arm/kernel/signal.c:353 (set (reg:SI 1 r1)
        (mem/s/f/j:SI (plus:SI (reg:SI 151)
                (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32])) -1 (nil))

(call_insn 42 41 0 arch/arm/kernel/signal.c:353 (parallel [
            (call (mem:SI (symbol_ref:SI ("force_sig") [flags 0x41] <function_decl 0x10f06c80 force_sig>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

;; D.24458 = 0;

(insn 43 42 0 arch/arm/kernel/signal.c:354 (set (reg:SI 139 [ D.24458 ])
        (const_int 0 [0x0])) -1 (nil))

;; Generating RTL for gimple basic block 7

;; 

(code_label 44 43 45 85 "" [0 uses])

(note 45 44 0 NOTE_INSN_BASIC_BLOCK)

;; return D.24458;

(insn 46 45 47 arch/arm/kernel/signal.c:355 (set (reg:SI 142 [ <result> ])
        (reg:SI 139 [ D.24458 ])) -1 (nil))

(jump_insn 47 46 48 arch/arm/kernel/signal.c:355 (set (pc)
        (label_ref 0)) -1 (nil))

(barrier 48 47 0)


;;
;; Full RTL generated for this function:
;;
(note 1 0 4 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 4 3 2 arch/arm/kernel/signal.c:328 (set (reg/v/f:SI 143 [ regs ])
        (reg:SI 0 r0 [ regs ])) -1 (nil))

(note 3 2 5 2 NOTE_INSN_FUNCTION_BEG)
;; End of basic block 2 -> ( 3)

;; Succ edge  3 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; Pred edge  2 [100.0%]  (fallthru)
(note 5 3 6 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 6 5 7 3 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 135 [ sp.92 ])
        (reg/v:SI 13 sp [ sp ])) -1 (nil))

(insn 7 6 8 3 arch/arm/kernel/signal.c:332 (set (reg:SI 145)
        (and:SI (reg:SI 135 [ sp.92 ])
            (const_int -8129 [0xffffffffffffe03f]))) -1 (nil))

(insn 8 7 9 3 arch/arm/kernel/signal.c:332 (set (reg:SI 144)
        (and:SI (reg:SI 145)
            (const_int -64 [0xffffffffffffffc0]))) -1 (expr_list:REG_EQUAL (and:SI (reg:SI 135 [ sp.92 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 9 8 10 3 arch/arm/kernel/signal.c:332 (set (reg/f:SI 146)
        (symbol_ref:SI ("do_no_restart_syscall") [flags 0x41] <function_decl 0x10aeff00 do_no_restart_syscall>)) -1 (nil))

(insn 10 9 11 3 arch/arm/kernel/signal.c:332 (set (mem/s/f/j:SI (plus:SI (reg:SI 144)
                (const_int 712 [0x2c8])) [0 <variable>.restart_block.fn+0 S4 A64])
        (reg/f:SI 146)) -1 (nil))

(insn 11 10 12 3 arch/arm/kernel/signal.c:339 (set (reg:SI 141 [ D.24451 ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 143 [ regs ])
                (const_int 52 [0x34])) [0 <variable>.uregs+52 S4 A32])) -1 (nil))

(insn 12 11 13 3 arch/arm/kernel/signal.c:339 (set (reg:SI 147)
        (and:SI (reg:SI 141 [ D.24451 ])
            (const_int 7 [0x7]))) -1 (nil))

(insn 13 12 14 3 arch/arm/kernel/signal.c:339 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 147)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 14 13 15 3 arch/arm/kernel/signal.c:339 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 35)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 2900 [0xb54])
        (nil)))
;; End of basic block 3 -> ( 7 4)

;; Succ edge  7 [29.0%] 
;; Succ edge  4 [71.0%]  (fallthru)

;; Start of basic block ( 3) -> 4
;; Pred edge  3 [71.0%]  (fallthru)
(note 15 14 16 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 16 15 17 4 arch/arm/kernel/signal.c:342 (set (reg/v/f:SI 138 [ frame ])
        (reg:SI 141 [ D.24451 ])) -1 (nil))

(insn 17 16 18 4 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 134 [ sp.92 ])
        (reg/v:SI 13 sp [ sp ])) -1 (nil))

(insn 18 17 19 4 arch/arm/kernel/signal.c:344 (set (reg:SI 149)
        (and:SI (reg:SI 134 [ sp.92 ])
            (const_int -8129 [0xffffffffffffe03f]))) -1 (nil))

(insn 19 18 20 4 arch/arm/kernel/signal.c:344 (set (reg:SI 148)
        (and:SI (reg:SI 149)
            (const_int -64 [0xffffffffffffffc0]))) -1 (expr_list:REG_EQUAL (and:SI (reg:SI 134 [ sp.92 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 20 19 21 4 arch/arm/kernel/signal.c:344 (set (reg:SI 150)
        (mem/s/j:SI (plus:SI (reg:SI 148)
                (const_int 8 [0x8])) [0 <variable>.addr_limit+0 S4 A64])) -1 (nil))

(insn 21 20 22 4 arch/arm/kernel/signal.c:344 (parallel [
            (set (reg/v:SI 137 [ flag ])
                (asm_operands:SI ("adds %1, %2, %3; sbcccs %1, %1, %0; movcc %0, #0") ("=&r") 0 [
                        (reg/v/f:SI 138 [ frame ])
                        (const_int 752 [0x2f0])
                        (reg:SI 150)
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("Ir") 0)
                        (asm_input:SI ("0") 0)
                    ] 8632853))
            (set (reg/v:SI 136 [ roksum ])
                (asm_operands:SI ("adds %1, %2, %3; sbcccs %1, %1, %0; movcc %0, #0") ("=&r") 1 [
                        (reg/v/f:SI 138 [ frame ])
                        (const_int 752 [0x2f0])
                        (reg:SI 150)
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("Ir") 0)
                        (asm_input:SI ("0") 0)
                    ] 8632853))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

(insn 22 21 23 4 arch/arm/kernel/signal.c:344 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 137 [ flag ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 23 22 24 4 arch/arm/kernel/signal.c:344 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 35)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil)))
;; End of basic block 4 -> ( 7 5)

;; Succ edge  7 [71.0%] 
;; Succ edge  5 [29.0%]  (fallthru)

;; Start of basic block ( 4) -> 5
;; Pred edge  4 [29.0%]  (fallthru)
(note 24 23 25 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 25 24 26 5 arch/arm/kernel/signal.c:347 (set (reg:SI 0 r0)
        (reg/v/f:SI 143 [ regs ])) -1 (nil))

(insn 26 25 27 5 arch/arm/kernel/signal.c:347 (set (reg:SI 1 r1)
        (reg/v/f:SI 138 [ frame ])) -1 (nil))

(call_insn 27 26 28 5 arch/arm/kernel/signal.c:347 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("restore_sigframe") [flags 0x3] <function_decl 0x1140a380 restore_sigframe>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 28 27 29 5 arch/arm/kernel/signal.c:347 (set (reg:SI 140 [ D.24456 ])
        (reg:SI 0 r0)) -1 (nil))

(insn 29 28 30 5 arch/arm/kernel/signal.c:347 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 140 [ D.24456 ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 30 29 31 5 arch/arm/kernel/signal.c:347 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 35)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 6100 [0x17d4])
        (nil)))
;; End of basic block 5 -> ( 7 6)

;; Succ edge  7 [61.0%] 
;; Succ edge  6 [39.0%]  (fallthru)

;; Start of basic block ( 5) -> 6
;; Pred edge  5 [39.0%]  (fallthru)
(note 31 30 32 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 32 31 33 6 arch/arm/kernel/signal.c:350 (set (reg:SI 139 [ D.24458 ])
        (mem/s/j:SI (reg/v/f:SI 143 [ regs ]) [0 <variable>.uregs+0 S4 A32])) -1 (nil))

(jump_insn 33 32 34 6 arch/arm/kernel/signal.c:350 (set (pc)
        (label_ref 44)) -1 (nil))
;; End of basic block 6 -> ( 8)

;; Succ edge  8 [100.0%] 

(barrier 34 33 35)

;; Start of basic block ( 4 3 5) -> 7
;; Pred edge  4 [71.0%] 
;; Pred edge  3 [29.0%] 
;; Pred edge  5 [61.0%] 
(code_label 35 34 36 7 84 "" [3 uses])

(note 36 35 37 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 37 36 38 7 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 133 [ sp.92 ])
        (reg/v:SI 13 sp [ sp ])) -1 (nil))

(insn 38 37 39 7 arch/arm/kernel/signal.c:353 (set (reg:SI 152)
        (and:SI (reg:SI 133 [ sp.92 ])
            (const_int -8129 [0xffffffffffffe03f]))) -1 (nil))

(insn 39 38 40 7 arch/arm/kernel/signal.c:353 (set (reg:SI 151)
        (and:SI (reg:SI 152)
            (const_int -64 [0xffffffffffffffc0]))) -1 (expr_list:REG_EQUAL (and:SI (reg:SI 133 [ sp.92 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 40 39 41 7 arch/arm/kernel/signal.c:353 (set (reg:SI 0 r0)
        (const_int 11 [0xb])) -1 (nil))

(insn 41 40 42 7 arch/arm/kernel/signal.c:353 (set (reg:SI 1 r1)
        (mem/s/f/j:SI (plus:SI (reg:SI 151)
                (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32])) -1 (nil))

(call_insn 42 41 43 7 arch/arm/kernel/signal.c:353 (parallel [
            (call (mem:SI (symbol_ref:SI ("force_sig") [flags 0x41] <function_decl 0x10f06c80 force_sig>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 43 42 44 7 arch/arm/kernel/signal.c:354 (set (reg:SI 139 [ D.24458 ])
        (const_int 0 [0x0])) -1 (nil))
;; End of basic block 7 -> ( 8)

;; Succ edge  8 [100.0%]  (fallthru)

;; Start of basic block ( 6 7) -> 8
;; Pred edge  6 [100.0%] 
;; Pred edge  7 [100.0%]  (fallthru)
(code_label 44 43 45 8 85 "" [1 uses])

(note 45 44 46 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 46 45 47 8 arch/arm/kernel/signal.c:355 (set (reg:SI 142 [ <result> ])
        (reg:SI 139 [ D.24458 ])) -1 (nil))

(jump_insn 47 46 48 8 arch/arm/kernel/signal.c:355 (set (pc)
        (label_ref 49)) -1 (nil))
;; End of basic block 8 -> ( 10)

;; Succ edge  10 [100.0%] 

(barrier 48 47 57)

;; Start of basic block () -> 9
(note 57 48 51 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 51 57 52 9 arch/arm/kernel/signal.c:355 (clobber (reg/i:SI 0 r0)) -1 (nil))

(insn 52 51 53 9 arch/arm/kernel/signal.c:355 (clobber (reg:SI 142 [ <result> ])) -1 (nil))

(jump_insn 53 52 54 9 arch/arm/kernel/signal.c:355 (set (pc)
        (label_ref 55)) -1 (nil))
;; End of basic block 9 -> ( 11)

;; Succ edge  11 [100.0%] 

(barrier 54 53 49)

;; Start of basic block ( 8) -> 10
;; Pred edge  8 [100.0%] 
(code_label 49 54 58 10 83 "" [1 uses])

(note 58 49 50 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 50 58 55 10 arch/arm/kernel/signal.c:355 (set (reg/i:SI 0 r0)
        (reg:SI 142 [ <result> ])) -1 (nil))
;; End of basic block 10 -> ( 11)

;; Succ edge  11 [100.0%]  (fallthru)

;; Start of basic block ( 9 10) -> 11
;; Pred edge  9 [100.0%] 
;; Pred edge  10 [100.0%]  (fallthru)
(code_label 55 50 59 11 86 "" [1 uses])

(note 59 55 56 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 56 59 0 11 arch/arm/kernel/signal.c:355 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 11 -> ( 1)

;; Succ edge  EXIT [100.0%]  (fallthru)


;; Function sys_sigaction (sys_sigaction)[0:1440]

Partition 0: size 20 align 4
	new_ka, offset 0
Partition 1: size 20 align 4
	old_ka, offset 0

;; Generating RTL for gimple basic block 2

;; if (act != 0B)

(insn 8 7 9 arch/arm/kernel/signal.c:89 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 156 [ act ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 9 8 0 arch/arm/kernel/signal.c:89 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 1910 [0x776])
        (nil)))

;; Generating RTL for gimple basic block 3

;; iftmp.307 = 0B;

(insn 11 10 0 arch/arm/kernel/signal.c:100 discrim 2 (set (reg/f:SI 153 [ iftmp.307 ])
        (const_int 0 [0x0])) -1 (nil))

;; Generating RTL for gimple basic block 4

;; 

(code_label 14 13 15 90 "" [0 uses])

(note 15 14 0 NOTE_INSN_BASIC_BLOCK)

;; sp.92 = sp;

(insn 16 15 0 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 134 [ sp.92 ])
        (reg/v:SI 13 sp [ sp ])) -1 (nil))

;; __asm__("adds %1, %2, %3; sbcccs %1, %1, %0; movcc %0, #0" : "=&r" flag, "=&r" roksum, "=&r" roksum : "r" act, "Ir" 16, "0" ((struct thread_info *) (sp.92 & 4294959104))->addr_limit : "Ir" 16, "0" ((struct thread_info *) (sp.92 & 4294959104))->addr_limit : "0" ((struct thread_info *) (sp.92 & 4294959104))->addr_limit : "cc");

(insn 17 16 18 arch/arm/kernel/signal.c:91 (set (reg:SI 159)
        (and:SI (reg:SI 134 [ sp.92 ])
            (const_int -8129 [0xffffffffffffe03f]))) -1 (nil))

(insn 18 17 19 arch/arm/kernel/signal.c:91 (set (reg:SI 158)
        (and:SI (reg:SI 159)
            (const_int -64 [0xffffffffffffffc0]))) -1 (expr_list:REG_EQUAL (and:SI (reg:SI 134 [ sp.92 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 19 18 20 arch/arm/kernel/signal.c:91 (set (reg:SI 160)
        (mem/s/j:SI (plus:SI (reg:SI 158)
                (const_int 8 [0x8])) [0 <variable>.addr_limit+0 S4 A64])) -1 (nil))

(insn 20 19 0 arch/arm/kernel/signal.c:91 (parallel [
            (set (reg/v:SI 150 [ flag ])
                (asm_operands:SI ("adds %1, %2, %3; sbcccs %1, %1, %0; movcc %0, #0") ("=&r") 0 [
                        (reg/v/f:SI 156 [ act ])
                        (const_int 16 [0x10])
                        (reg:SI 160)
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("Ir") 0)
                        (asm_input:SI ("0") 0)
                    ] 8600470))
            (set (reg/v:SI 149 [ roksum ])
                (asm_operands:SI ("adds %1, %2, %3; sbcccs %1, %1, %0; movcc %0, #0") ("=&r") 1 [
                        (reg/v/f:SI 156 [ act ])
                        (const_int 16 [0x10])
                        (reg:SI 160)
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("Ir") 0)
                        (asm_input:SI ("0") 0)
                    ] 8600470))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

;; if (flag != 0)

(insn 21 20 22 arch/arm/kernel/signal.c:91 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 150 [ flag ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 22 21 0 arch/arm/kernel/signal.c:91 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 9600 [0x2580])
        (nil)))

;; Generating RTL for gimple basic block 5

;; __asm__ __volatile__("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection" : "=r" __gu_err, "=&r" __gu_val, "=&r" __gu_val : "r" (long unsigned int) &act->sa_handler, "i" -14, "0" 0 : "i" -14, "0" 0 : "0" 0 : "cc");

(insn 24 23 25 arch/arm/kernel/signal.c:92 discrim 4 (set (reg:SI 161)
        (const_int 0 [0x0])) -1 (nil))

(insn 25 24 0 arch/arm/kernel/signal.c:92 discrim 4 (parallel [
            (set (reg/v:SI 148 [ __gu_err ])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg/v/f:SI 156 [ act ])
                        (const_int -14 [0xfffffffffffffff2])
                        (reg:SI 161)
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691146))
            (set (reg/v:SI 147 [ __gu_val ])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=&r") 1 [
                        (reg/v/f:SI 156 [ act ])
                        (const_int -14 [0xfffffffffffffff2])
                        (reg:SI 161)
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691146))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

;; if (__gu_err != 0)

(insn 26 25 27 arch/arm/kernel/signal.c:91 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 148 [ __gu_err ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 27 26 0 arch/arm/kernel/signal.c:91 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 9600 [0x2580])
        (nil)))

;; Generating RTL for gimple basic block 6

;; __asm__ __volatile__("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection" : "=r" __gu_err, "=&r" __gu_val, "=&r" __gu_val : "r" (long unsigned int) &act->sa_restorer, "i" -14, "0" 0 : "i" -14, "0" 0 : "0" 0 : "cc");

(insn 29 28 30 arch/arm/kernel/signal.c:93 discrim 4 (set (reg:SI 162)
        (plus:SI (reg/v/f:SI 156 [ act ])
            (const_int 12 [0xc]))) -1 (nil))

(insn 30 29 31 arch/arm/kernel/signal.c:93 discrim 4 (set (reg:SI 163)
        (const_int 0 [0x0])) -1 (nil))

(insn 31 30 0 arch/arm/kernel/signal.c:93 discrim 4 (parallel [
            (set (reg/v:SI 146 [ __gu_err ])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 162)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg:SI 163)
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691151))
            (set (reg/v:SI 145 [ __gu_val ])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=&r") 1 [
                        (reg:SI 162)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg:SI 163)
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691151))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

;; if (__gu_err != 0)

(insn 32 31 33 arch/arm/kernel/signal.c:91 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 146 [ __gu_err ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 33 32 0 arch/arm/kernel/signal.c:91 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
        (nil)))

;; Generating RTL for gimple basic block 7

;; __asm__ __volatile__("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection" : "=r" __gu_err, "=&r" __gu_val, "=&r" __gu_val : "r" (long unsigned int) &act->sa_flags, "i" -14, "0" 0 : "i" -14, "0" 0 : "0" 0 : "cc");

(insn 35 34 36 arch/arm/kernel/signal.c:95 discrim 4 (set (reg:SI 164)
        (plus:SI (reg/v/f:SI 156 [ act ])
            (const_int 8 [0x8]))) -1 (nil))

(insn 36 35 37 arch/arm/kernel/signal.c:95 discrim 4 (set (reg:SI 165)
        (const_int 0 [0x0])) -1 (nil))

(insn 37 36 0 arch/arm/kernel/signal.c:95 discrim 4 (parallel [
            (set (reg/v:SI 144 [ __gu_err ])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 164)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg:SI 165)
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691156))
            (set (reg/v:SI 143 [ __gu_val ])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=&r") 1 [
                        (reg:SI 164)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg:SI 165)
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691156))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

;; new_ka.sa.sa_handler = (void (*__sighandler_t) (int)) (void (*<T307>) (int)) __gu_val;

(insn 38 37 0 arch/arm/kernel/signal.c:92 discrim 5 (set (mem/s/f/j/c:SI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -20 [0xffffffffffffffec])) [0 new_ka.sa.sa_handler+0 S4 A32])
        (reg/v:SI 147 [ __gu_val ])) -1 (nil))

;; new_ka.sa.sa_restorer = (void (*__sigrestore_t) (void)) (void (*<T30b>) (void)) __gu_val;

(insn 39 38 0 arch/arm/kernel/signal.c:93 discrim 5 (set (mem/s/f/j/c:SI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 new_ka.sa.sa_restorer+0 S4 A32])
        (reg/v:SI 145 [ __gu_val ])) -1 (nil))

;; new_ka.sa.sa_flags = __gu_val;

(insn 40 39 0 arch/arm/kernel/signal.c:95 discrim 5 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -16 [0xfffffffffffffff0])) [0 new_ka.sa.sa_flags+0 S4 A32])
        (reg/v:SI 143 [ __gu_val ])) -1 (nil))

;; __asm__ __volatile__("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection" : "=r" __gu_err, "=&r" __gu_val, "=&r" __gu_val : "r" (long unsigned int) &act->sa_mask, "i" -14, "0" 0 : "i" -14, "0" 0 : "0" 0 : "cc");

(insn 41 40 42 arch/arm/kernel/signal.c:96 discrim 4 (set (reg:SI 166)
        (plus:SI (reg/v/f:SI 156 [ act ])
            (const_int 4 [0x4]))) -1 (nil))

(insn 42 41 43 arch/arm/kernel/signal.c:96 discrim 4 (set (reg:SI 167)
        (const_int 0 [0x0])) -1 (nil))

(insn 43 42 0 arch/arm/kernel/signal.c:96 discrim 4 (parallel [
            (set (reg/v:SI 142 [ __gu_err ])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 166)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg:SI 167)
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691161))
            (set (reg/v:SI 141 [ __gu_val ])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=&r") 1 [
                        (reg:SI 166)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg:SI 167)
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691161))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

;; new_ka.sa.sa_mask.sig[0] = __gu_val;

(insn 44 43 0 include/linux/signal.h:201 (set (mem/s/j:SI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -8 [0xfffffffffffffff8])) [0 new_ka.sa.sa_mask.sig+0 S4 A32])
        (reg/v:SI 141 [ __gu_val ])) -1 (nil))

;; new_ka.sa.sa_mask.sig[1] = 0;

(insn 45 44 46 include/linux/signal.h:206 (set (reg:SI 168)
        (const_int 0 [0x0])) -1 (nil))

(insn 46 45 0 include/linux/signal.h:206 (set (mem/s/j:SI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 new_ka.sa.sa_mask.sig+4 S4 A32])
        (reg:SI 168)) -1 (nil))

;; iftmp.307 = &new_ka;

(insn 47 46 0 arch/arm/kernel/signal.c:100 discrim 1 (set (reg/f:SI 153 [ iftmp.307 ])
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -20 [0xffffffffffffffec]))) -1 (nil))

;; Generating RTL for gimple basic block 8

;; 

(code_label 48 47 49 91 "" [0 uses])

(note 49 48 0 NOTE_INSN_BASIC_BLOCK)

;; if (oact != 0B)

(insn 50 49 51 arch/arm/kernel/signal.c:100 discrim 3 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 157 [ oact ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 51 50 0 arch/arm/kernel/signal.c:100 discrim 3 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 8500 [0x2134])
        (nil)))

;; Generating RTL for gimple basic block 9

;; iftmp.308 = 0B;

(insn 53 52 0 arch/arm/kernel/signal.c:100 discrim 5 (set (reg/f:SI 152 [ iftmp.308 ])
        (const_int 0 [0x0])) -1 (nil))

;; Generating RTL for gimple basic block 10

;; 

(code_label 56 55 57 93 "" [0 uses])

(note 57 56 0 NOTE_INSN_BASIC_BLOCK)

;; iftmp.308 = &old_ka;

(insn 58 57 0 arch/arm/kernel/signal.c:100 discrim 4 (set (reg/f:SI 152 [ iftmp.308 ])
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -40 [0xffffffffffffffd8]))) -1 (nil))

;; Generating RTL for gimple basic block 11

;; 

(code_label 59 58 60 94 "" [0 uses])

(note 60 59 0 NOTE_INSN_BASIC_BLOCK)

;; ret = do_sigaction (sig, iftmp.307, iftmp.308);

(insn 61 60 62 arch/arm/kernel/signal.c:100 discrim 6 (set (reg:SI 0 r0)
        (reg/v:SI 155 [ sig ])) -1 (nil))

(insn 62 61 63 arch/arm/kernel/signal.c:100 discrim 6 (set (reg:SI 1 r1)
        (reg/f:SI 153 [ iftmp.307 ])) -1 (nil))

(insn 63 62 64 arch/arm/kernel/signal.c:100 discrim 6 (set (reg:SI 2 r2)
        (reg/f:SI 152 [ iftmp.308 ])) -1 (nil))

(call_insn 64 63 65 arch/arm/kernel/signal.c:100 discrim 6 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("do_sigaction") [flags 0x41] <function_decl 0x10f06f80 do_sigaction>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 65 64 0 arch/arm/kernel/signal.c:100 discrim 6 (set (reg/v:SI 151 [ ret ])
        (reg:SI 0 r0)) -1 (nil))

;; if (ret == 0 & oact != 0B != 0)

(insn 66 65 67 arch/arm/kernel/signal.c:102 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 151 [ ret ])
            (const_int 0 [0x0]))) -1 (nil))

(insn 67 66 68 arch/arm/kernel/signal.c:102 (set (reg:SI 170)
        (eq:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) -1 (nil))

(insn 68 67 69 arch/arm/kernel/signal.c:102 (set (reg:QI 169)
        (subreg:QI (reg:SI 170) 0)) -1 (nil))

(insn 69 68 70 arch/arm/kernel/signal.c:102 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 157 [ oact ])
            (const_int 0 [0x0]))) -1 (nil))

(insn 70 69 71 arch/arm/kernel/signal.c:102 (set (reg:SI 172)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) -1 (nil))

(insn 71 70 72 arch/arm/kernel/signal.c:102 (set (reg:QI 171)
        (subreg:QI (reg:SI 172) 0)) -1 (nil))

(insn 72 71 73 arch/arm/kernel/signal.c:102 (set (reg:SI 173)
        (and:SI (subreg:SI (reg:QI 169) 0)
            (subreg:SI (reg:QI 171) 0))) -1 (nil))

(insn 73 72 74 arch/arm/kernel/signal.c:102 (set (reg:QI 174)
        (subreg:QI (reg:SI 173) 0)) -1 (nil))

(insn 74 73 75 arch/arm/kernel/signal.c:102 (set (reg:SI 175)
        (zero_extend:SI (reg:QI 174))) -1 (nil))

(insn 75 74 76 arch/arm/kernel/signal.c:102 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 175)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 76 75 0 arch/arm/kernel/signal.c:102 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 9600 [0x2580])
        (nil)))

;; Generating RTL for gimple basic block 12

;; sp.92 = sp;

(insn 78 77 0 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 133 [ sp.92 ])
        (reg/v:SI 13 sp [ sp ])) -1 (nil))

;; __asm__("adds %1, %2, %3; sbcccs %1, %1, %0; movcc %0, #0" : "=&r" flag, "=&r" roksum, "=&r" roksum : "r" oact, "Ir" 16, "0" ((struct thread_info *) (sp.92 & 4294959104))->addr_limit : "Ir" 16, "0" ((struct thread_info *) (sp.92 & 4294959104))->addr_limit : "0" ((struct thread_info *) (sp.92 & 4294959104))->addr_limit : "cc");

(insn 79 78 80 arch/arm/kernel/signal.c:103 (set (reg:SI 177)
        (and:SI (reg:SI 133 [ sp.92 ])
            (const_int -8129 [0xffffffffffffe03f]))) -1 (nil))

(insn 80 79 81 arch/arm/kernel/signal.c:103 (set (reg:SI 176)
        (and:SI (reg:SI 177)
            (const_int -64 [0xffffffffffffffc0]))) -1 (expr_list:REG_EQUAL (and:SI (reg:SI 133 [ sp.92 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 81 80 82 arch/arm/kernel/signal.c:103 (set (reg:SI 178)
        (mem/s/j:SI (plus:SI (reg:SI 176)
                (const_int 8 [0x8])) [0 <variable>.addr_limit+0 S4 A64])) -1 (nil))

(insn 82 81 0 arch/arm/kernel/signal.c:103 (parallel [
            (set (reg/v:SI 140 [ flag ])
                (asm_operands:SI ("adds %1, %2, %3; sbcccs %1, %1, %0; movcc %0, #0") ("=&r") 0 [
                        (reg/v/f:SI 157 [ oact ])
                        (const_int 16 [0x10])
                        (reg:SI 178)
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("Ir") 0)
                        (asm_input:SI ("0") 0)
                    ] 8602006))
            (set (reg/v:SI 139 [ roksum ])
                (asm_operands:SI ("adds %1, %2, %3; sbcccs %1, %1, %0; movcc %0, #0") ("=&r") 1 [
                        (reg/v/f:SI 157 [ oact ])
                        (const_int 16 [0x10])
                        (reg:SI 178)
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("Ir") 0)
                        (asm_input:SI ("0") 0)
                    ] 8602006))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

;; if (flag != 0)

(insn 83 82 84 arch/arm/kernel/signal.c:103 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 140 [ flag ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 84 83 0 arch/arm/kernel/signal.c:103 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 9600 [0x2580])
        (nil)))

;; Generating RTL for gimple basic block 13

;; __asm__ __volatile__("1:	str	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection" : "=r" __pu_err : "r" old_ka.sa.sa_handler, "r" (long unsigned int) &oact->sa_handler, "i" -14, "0" 0 : "r" (long unsigned int) &oact->sa_handler, "i" -14, "0" 0 : "i" -14, "0" 0 : "0" 0 : "cc");

(insn 86 85 87 arch/arm/kernel/signal.c:104 discrim 4 (set (reg/f:SI 179)
        (mem/s/f/j/c:SI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 old_ka.sa.sa_handler+0 S4 A64])) -1 (nil))

(insn 87 86 88 arch/arm/kernel/signal.c:104 discrim 4 (set (reg:SI 180)
        (const_int 0 [0x0])) -1 (nil))

(insn 88 87 0 arch/arm/kernel/signal.c:104 discrim 4 (parallel [
            (set (reg/v:SI 138 [ __pu_err ])
                (asm_operands/v:SI ("1:	str	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg/f:SI 179)
                        (reg/v/f:SI 157 [ oact ])
                        (const_int -14 [0xfffffffffffffff2])
                        (reg:SI 180)
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691172))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

;; if (__pu_err != 0)

(insn 89 88 90 arch/arm/kernel/signal.c:103 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 138 [ __pu_err ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 90 89 0 arch/arm/kernel/signal.c:103 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 9600 [0x2580])
        (nil)))

;; Generating RTL for gimple basic block 14

;; __asm__ __volatile__("1:	str	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection" : "=r" __pu_err : "r" old_ka.sa.sa_restorer, "r" (long unsigned int) &oact->sa_restorer, "i" -14, "0" 0 : "r" (long unsigned int) &oact->sa_restorer, "i" -14, "0" 0 : "i" -14, "0" 0 : "0" 0 : "cc");

(insn 92 91 93 arch/arm/kernel/signal.c:105 discrim 4 (set (reg/f:SI 181)
        (mem/s/f/j/c:SI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 old_ka.sa.sa_restorer+0 S4 A64])) -1 (nil))

(insn 93 92 94 arch/arm/kernel/signal.c:105 discrim 4 (set (reg:SI 182)
        (plus:SI (reg/v/f:SI 157 [ oact ])
            (const_int 12 [0xc]))) -1 (nil))

(insn 94 93 95 arch/arm/kernel/signal.c:105 discrim 4 (set (reg:SI 183)
        (const_int 0 [0x0])) -1 (nil))

(insn 95 94 0 arch/arm/kernel/signal.c:105 discrim 4 (parallel [
            (set (reg/v:SI 137 [ __pu_err ])
                (asm_operands/v:SI ("1:	str	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg/f:SI 181)
                        (reg:SI 182)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg:SI 183)
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691178))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

;; if (__pu_err != 0)

(insn 96 95 97 arch/arm/kernel/signal.c:103 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 137 [ __pu_err ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 97 96 0 arch/arm/kernel/signal.c:103 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
        (nil)))

;; Generating RTL for gimple basic block 15

;; __asm__ __volatile__("1:	str	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection" : "=r" __pu_err : "r" old_ka.sa.sa_flags, "r" (long unsigned int) &oact->sa_flags, "i" -14, "0" 0 : "r" (long unsigned int) &oact->sa_flags, "i" -14, "0" 0 : "i" -14, "0" 0 : "0" 0 : "cc");

(insn 99 98 100 arch/arm/kernel/signal.c:107 discrim 4 (set (reg:SI 184)
        (mem/s/j/c:SI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -36 [0xffffffffffffffdc])) [0 old_ka.sa.sa_flags+0 S4 A32])) -1 (nil))

(insn 100 99 101 arch/arm/kernel/signal.c:107 discrim 4 (set (reg:SI 185)
        (plus:SI (reg/v/f:SI 157 [ oact ])
            (const_int 8 [0x8]))) -1 (nil))

(insn 101 100 102 arch/arm/kernel/signal.c:107 discrim 4 (set (reg:SI 186)
        (const_int 0 [0x0])) -1 (nil))

(insn 102 101 0 arch/arm/kernel/signal.c:107 discrim 4 (parallel [
            (set (reg/v:SI 136 [ __pu_err ])
                (asm_operands/v:SI ("1:	str	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 184)
                        (reg:SI 185)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg:SI 186)
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691184))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

;; __asm__ __volatile__("1:	str	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection" : "=r" __pu_err : "r" old_ka.sa.sa_mask.sig[0], "r" (long unsigned int) &oact->sa_mask, "i" -14, "0" 0 : "r" (long unsigned int) &oact->sa_mask, "i" -14, "0" 0 : "i" -14, "0" 0 : "0" 0 : "cc");

(insn 103 102 104 arch/arm/kernel/signal.c:108 discrim 4 (set (reg:SI 187)
        (mem/s/j:SI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -28 [0xffffffffffffffe4])) [0 old_ka.sa.sa_mask.sig+0 S4 A32])) -1 (nil))

(insn 104 103 105 arch/arm/kernel/signal.c:108 discrim 4 (set (reg:SI 188)
        (plus:SI (reg/v/f:SI 157 [ oact ])
            (const_int 4 [0x4]))) -1 (nil))

(insn 105 104 106 arch/arm/kernel/signal.c:108 discrim 4 (set (reg:SI 189)
        (const_int 0 [0x0])) -1 (nil))

(insn 106 105 0 arch/arm/kernel/signal.c:108 discrim 4 (parallel [
            (set (reg/v:SI 135 [ __pu_err ])
                (asm_operands/v:SI ("1:	str	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 187)
                        (reg:SI 188)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg:SI 189)
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691190))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

;; ret = 0;

(insn 107 106 0 arch/arm/kernel/signal.c:108 discrim 4 (set (reg/v:SI 151 [ ret ])
        (const_int 0 [0x0])) -1 (nil))

;; Generating RTL for gimple basic block 16

;; 

(code_label 110 109 111 92 "" [0 uses])

(note 111 110 0 NOTE_INSN_BASIC_BLOCK)

;; ret = -14;

(insn 112 111 0 arch/arm/kernel/signal.c:94 (set (reg/v:SI 151 [ ret ])
        (const_int -14 [0xfffffffffffffff2])) -1 (nil))

;; Generating RTL for gimple basic block 17

;; 

(code_label 113 112 114 95 "" [0 uses])

(note 114 113 0 NOTE_INSN_BASIC_BLOCK)

;; return ret;

(insn 115 114 116 arch/arm/kernel/signal.c:112 (set (reg:SI 154 [ <result> ])
        (reg/v:SI 151 [ ret ])) -1 (nil))

(jump_insn 116 115 117 arch/arm/kernel/signal.c:112 (set (pc)
        (label_ref 0)) -1 (nil))

(barrier 117 116 0)


;;
;; Full RTL generated for this function:
;;
(note 1 0 6 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 6 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 6 3 2 arch/arm/kernel/signal.c:85 (set (reg/v:SI 155 [ sig ])
        (reg:SI 0 r0 [ sig ])) -1 (nil))

(insn 3 2 4 2 arch/arm/kernel/signal.c:85 (set (reg/v/f:SI 156 [ act ])
        (reg:SI 1 r1 [ act ])) -1 (nil))

(insn 4 3 5 2 arch/arm/kernel/signal.c:85 (set (reg/v/f:SI 157 [ oact ])
        (reg:SI 2 r2 [ oact ])) -1 (nil))

(note 5 4 7 2 NOTE_INSN_FUNCTION_BEG)
;; End of basic block 2 -> ( 3)

;; Succ edge  3 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; Pred edge  2 [100.0%]  (fallthru)
(note 7 5 8 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 8 7 9 3 arch/arm/kernel/signal.c:89 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 156 [ act ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 9 8 10 3 arch/arm/kernel/signal.c:89 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 14)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 1910 [0x776])
        (nil)))
;; End of basic block 3 -> ( 5 4)

;; Succ edge  5 [19.1%] 
;; Succ edge  4 [80.9%]  (fallthru)

;; Start of basic block ( 3) -> 4
;; Pred edge  3 [80.9%]  (fallthru)
(note 10 9 11 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 11 10 12 4 arch/arm/kernel/signal.c:100 discrim 2 (set (reg/f:SI 153 [ iftmp.307 ])
        (const_int 0 [0x0])) -1 (nil))

(jump_insn 12 11 13 4 arch/arm/kernel/signal.c:100 discrim 2 (set (pc)
        (label_ref 48)) -1 (nil))
;; End of basic block 4 -> ( 9)

;; Succ edge  9 [100.0%] 

(barrier 13 12 14)

;; Start of basic block ( 3) -> 5
;; Pred edge  3 [19.1%] 
(code_label 14 13 15 5 90 "" [1 uses])

(note 15 14 16 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 16 15 17 5 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 134 [ sp.92 ])
        (reg/v:SI 13 sp [ sp ])) -1 (nil))

(insn 17 16 18 5 arch/arm/kernel/signal.c:91 (set (reg:SI 159)
        (and:SI (reg:SI 134 [ sp.92 ])
            (const_int -8129 [0xffffffffffffe03f]))) -1 (nil))

(insn 18 17 19 5 arch/arm/kernel/signal.c:91 (set (reg:SI 158)
        (and:SI (reg:SI 159)
            (const_int -64 [0xffffffffffffffc0]))) -1 (expr_list:REG_EQUAL (and:SI (reg:SI 134 [ sp.92 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 19 18 20 5 arch/arm/kernel/signal.c:91 (set (reg:SI 160)
        (mem/s/j:SI (plus:SI (reg:SI 158)
                (const_int 8 [0x8])) [0 <variable>.addr_limit+0 S4 A64])) -1 (nil))

(insn 20 19 21 5 arch/arm/kernel/signal.c:91 (parallel [
            (set (reg/v:SI 150 [ flag ])
                (asm_operands:SI ("adds %1, %2, %3; sbcccs %1, %1, %0; movcc %0, #0") ("=&r") 0 [
                        (reg/v/f:SI 156 [ act ])
                        (const_int 16 [0x10])
                        (reg:SI 160)
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("Ir") 0)
                        (asm_input:SI ("0") 0)
                    ] 8600470))
            (set (reg/v:SI 149 [ roksum ])
                (asm_operands:SI ("adds %1, %2, %3; sbcccs %1, %1, %0; movcc %0, #0") ("=&r") 1 [
                        (reg/v/f:SI 156 [ act ])
                        (const_int 16 [0x10])
                        (reg:SI 160)
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("Ir") 0)
                        (asm_input:SI ("0") 0)
                    ] 8600470))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

(insn 21 20 22 5 arch/arm/kernel/signal.c:91 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 150 [ flag ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 22 21 23 5 arch/arm/kernel/signal.c:91 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 110)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 9600 [0x2580])
        (nil)))
;; End of basic block 5 -> ( 17 6)

;; Succ edge  17 [96.0%] 
;; Succ edge  6 [4.0%]  (fallthru)

;; Start of basic block ( 5) -> 6
;; Pred edge  5 [4.0%]  (fallthru)
(note 23 22 24 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 24 23 25 6 arch/arm/kernel/signal.c:92 discrim 4 (set (reg:SI 161)
        (const_int 0 [0x0])) -1 (nil))

(insn 25 24 26 6 arch/arm/kernel/signal.c:92 discrim 4 (parallel [
            (set (reg/v:SI 148 [ __gu_err ])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg/v/f:SI 156 [ act ])
                        (const_int -14 [0xfffffffffffffff2])
                        (reg:SI 161)
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691146))
            (set (reg/v:SI 147 [ __gu_val ])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=&r") 1 [
                        (reg/v/f:SI 156 [ act ])
                        (const_int -14 [0xfffffffffffffff2])
                        (reg:SI 161)
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691146))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

(insn 26 25 27 6 arch/arm/kernel/signal.c:91 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 148 [ __gu_err ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 27 26 28 6 arch/arm/kernel/signal.c:91 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 110)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 9600 [0x2580])
        (nil)))
;; End of basic block 6 -> ( 17 7)

;; Succ edge  17 [96.0%] 
;; Succ edge  7 [4.0%]  (fallthru)

;; Start of basic block ( 6) -> 7
;; Pred edge  6 [4.0%]  (fallthru)
(note 28 27 29 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 29 28 30 7 arch/arm/kernel/signal.c:93 discrim 4 (set (reg:SI 162)
        (plus:SI (reg/v/f:SI 156 [ act ])
            (const_int 12 [0xc]))) -1 (nil))

(insn 30 29 31 7 arch/arm/kernel/signal.c:93 discrim 4 (set (reg:SI 163)
        (const_int 0 [0x0])) -1 (nil))

(insn 31 30 32 7 arch/arm/kernel/signal.c:93 discrim 4 (parallel [
            (set (reg/v:SI 146 [ __gu_err ])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 162)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg:SI 163)
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691151))
            (set (reg/v:SI 145 [ __gu_val ])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=&r") 1 [
                        (reg:SI 162)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg:SI 163)
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691151))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

(insn 32 31 33 7 arch/arm/kernel/signal.c:91 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 146 [ __gu_err ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 33 32 34 7 arch/arm/kernel/signal.c:91 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 110)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
        (nil)))
;; End of basic block 7 -> ( 17 8)

;; Succ edge  17 [39.0%] 
;; Succ edge  8 [61.0%]  (fallthru)

;; Start of basic block ( 7) -> 8
;; Pred edge  7 [61.0%]  (fallthru)
(note 34 33 35 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 35 34 36 8 arch/arm/kernel/signal.c:95 discrim 4 (set (reg:SI 164)
        (plus:SI (reg/v/f:SI 156 [ act ])
            (const_int 8 [0x8]))) -1 (nil))

(insn 36 35 37 8 arch/arm/kernel/signal.c:95 discrim 4 (set (reg:SI 165)
        (const_int 0 [0x0])) -1 (nil))

(insn 37 36 38 8 arch/arm/kernel/signal.c:95 discrim 4 (parallel [
            (set (reg/v:SI 144 [ __gu_err ])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 164)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg:SI 165)
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691156))
            (set (reg/v:SI 143 [ __gu_val ])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=&r") 1 [
                        (reg:SI 164)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg:SI 165)
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691156))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

(insn 38 37 39 8 arch/arm/kernel/signal.c:92 discrim 5 (set (mem/s/f/j/c:SI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -20 [0xffffffffffffffec])) [0 new_ka.sa.sa_handler+0 S4 A32])
        (reg/v:SI 147 [ __gu_val ])) -1 (nil))

(insn 39 38 40 8 arch/arm/kernel/signal.c:93 discrim 5 (set (mem/s/f/j/c:SI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 new_ka.sa.sa_restorer+0 S4 A32])
        (reg/v:SI 145 [ __gu_val ])) -1 (nil))

(insn 40 39 41 8 arch/arm/kernel/signal.c:95 discrim 5 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -16 [0xfffffffffffffff0])) [0 new_ka.sa.sa_flags+0 S4 A32])
        (reg/v:SI 143 [ __gu_val ])) -1 (nil))

(insn 41 40 42 8 arch/arm/kernel/signal.c:96 discrim 4 (set (reg:SI 166)
        (plus:SI (reg/v/f:SI 156 [ act ])
            (const_int 4 [0x4]))) -1 (nil))

(insn 42 41 43 8 arch/arm/kernel/signal.c:96 discrim 4 (set (reg:SI 167)
        (const_int 0 [0x0])) -1 (nil))

(insn 43 42 44 8 arch/arm/kernel/signal.c:96 discrim 4 (parallel [
            (set (reg/v:SI 142 [ __gu_err ])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 166)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg:SI 167)
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691161))
            (set (reg/v:SI 141 [ __gu_val ])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=&r") 1 [
                        (reg:SI 166)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg:SI 167)
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691161))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

(insn 44 43 45 8 include/linux/signal.h:201 (set (mem/s/j:SI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -8 [0xfffffffffffffff8])) [0 new_ka.sa.sa_mask.sig+0 S4 A32])
        (reg/v:SI 141 [ __gu_val ])) -1 (nil))

(insn 45 44 46 8 include/linux/signal.h:206 (set (reg:SI 168)
        (const_int 0 [0x0])) -1 (nil))

(insn 46 45 47 8 include/linux/signal.h:206 (set (mem/s/j:SI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 new_ka.sa.sa_mask.sig+4 S4 A32])
        (reg:SI 168)) -1 (nil))

(insn 47 46 48 8 arch/arm/kernel/signal.c:100 discrim 1 (set (reg/f:SI 153 [ iftmp.307 ])
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -20 [0xffffffffffffffec]))) -1 (nil))
;; End of basic block 8 -> ( 9)

;; Succ edge  9 [100.0%]  (fallthru)

;; Start of basic block ( 8 4) -> 9
;; Pred edge  8 [100.0%]  (fallthru)
;; Pred edge  4 [100.0%] 
(code_label 48 47 49 9 91 "" [1 uses])

(note 49 48 50 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 50 49 51 9 arch/arm/kernel/signal.c:100 discrim 3 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 157 [ oact ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 51 50 52 9 arch/arm/kernel/signal.c:100 discrim 3 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 56)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 8500 [0x2134])
        (nil)))
;; End of basic block 9 -> ( 11 10)

;; Succ edge  11 [85.0%] 
;; Succ edge  10 [15.0%]  (fallthru)

;; Start of basic block ( 9) -> 10
;; Pred edge  9 [15.0%]  (fallthru)
(note 52 51 53 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 53 52 54 10 arch/arm/kernel/signal.c:100 discrim 5 (set (reg/f:SI 152 [ iftmp.308 ])
        (const_int 0 [0x0])) -1 (nil))

(jump_insn 54 53 55 10 arch/arm/kernel/signal.c:100 discrim 5 (set (pc)
        (label_ref 59)) -1 (nil))
;; End of basic block 10 -> ( 12)

;; Succ edge  12 [100.0%] 

(barrier 55 54 56)

;; Start of basic block ( 9) -> 11
;; Pred edge  9 [85.0%] 
(code_label 56 55 57 11 93 "" [1 uses])

(note 57 56 58 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 58 57 59 11 arch/arm/kernel/signal.c:100 discrim 4 (set (reg/f:SI 152 [ iftmp.308 ])
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -40 [0xffffffffffffffd8]))) -1 (nil))
;; End of basic block 11 -> ( 12)

;; Succ edge  12 [100.0%]  (fallthru)

;; Start of basic block ( 11 10) -> 12
;; Pred edge  11 [100.0%]  (fallthru)
;; Pred edge  10 [100.0%] 
(code_label 59 58 60 12 94 "" [1 uses])

(note 60 59 61 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 61 60 62 12 arch/arm/kernel/signal.c:100 discrim 6 (set (reg:SI 0 r0)
        (reg/v:SI 155 [ sig ])) -1 (nil))

(insn 62 61 63 12 arch/arm/kernel/signal.c:100 discrim 6 (set (reg:SI 1 r1)
        (reg/f:SI 153 [ iftmp.307 ])) -1 (nil))

(insn 63 62 64 12 arch/arm/kernel/signal.c:100 discrim 6 (set (reg:SI 2 r2)
        (reg/f:SI 152 [ iftmp.308 ])) -1 (nil))

(call_insn 64 63 65 12 arch/arm/kernel/signal.c:100 discrim 6 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("do_sigaction") [flags 0x41] <function_decl 0x10f06f80 do_sigaction>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 65 64 66 12 arch/arm/kernel/signal.c:100 discrim 6 (set (reg/v:SI 151 [ ret ])
        (reg:SI 0 r0)) -1 (nil))

(insn 66 65 67 12 arch/arm/kernel/signal.c:102 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 151 [ ret ])
            (const_int 0 [0x0]))) -1 (nil))

(insn 67 66 68 12 arch/arm/kernel/signal.c:102 (set (reg:SI 170)
        (eq:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) -1 (nil))

(insn 68 67 69 12 arch/arm/kernel/signal.c:102 (set (reg:QI 169)
        (subreg:QI (reg:SI 170) 0)) -1 (nil))

(insn 69 68 70 12 arch/arm/kernel/signal.c:102 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 157 [ oact ])
            (const_int 0 [0x0]))) -1 (nil))

(insn 70 69 71 12 arch/arm/kernel/signal.c:102 (set (reg:SI 172)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) -1 (nil))

(insn 71 70 72 12 arch/arm/kernel/signal.c:102 (set (reg:QI 171)
        (subreg:QI (reg:SI 172) 0)) -1 (nil))

(insn 72 71 73 12 arch/arm/kernel/signal.c:102 (set (reg:SI 173)
        (and:SI (subreg:SI (reg:QI 169) 0)
            (subreg:SI (reg:QI 171) 0))) -1 (nil))

(insn 73 72 74 12 arch/arm/kernel/signal.c:102 (set (reg:QI 174)
        (subreg:QI (reg:SI 173) 0)) -1 (nil))

(insn 74 73 75 12 arch/arm/kernel/signal.c:102 (set (reg:SI 175)
        (zero_extend:SI (reg:QI 174))) -1 (nil))

(insn 75 74 76 12 arch/arm/kernel/signal.c:102 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 175)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 76 75 77 12 arch/arm/kernel/signal.c:102 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 113)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 9600 [0x2580])
        (nil)))
;; End of basic block 12 -> ( 13 18)

;; Succ edge  13 [4.0%]  (fallthru)
;; Succ edge  18 [96.0%] 

;; Start of basic block ( 12) -> 13
;; Pred edge  12 [4.0%]  (fallthru)
(note 77 76 78 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 78 77 79 13 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 133 [ sp.92 ])
        (reg/v:SI 13 sp [ sp ])) -1 (nil))

(insn 79 78 80 13 arch/arm/kernel/signal.c:103 (set (reg:SI 177)
        (and:SI (reg:SI 133 [ sp.92 ])
            (const_int -8129 [0xffffffffffffe03f]))) -1 (nil))

(insn 80 79 81 13 arch/arm/kernel/signal.c:103 (set (reg:SI 176)
        (and:SI (reg:SI 177)
            (const_int -64 [0xffffffffffffffc0]))) -1 (expr_list:REG_EQUAL (and:SI (reg:SI 133 [ sp.92 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 81 80 82 13 arch/arm/kernel/signal.c:103 (set (reg:SI 178)
        (mem/s/j:SI (plus:SI (reg:SI 176)
                (const_int 8 [0x8])) [0 <variable>.addr_limit+0 S4 A64])) -1 (nil))

(insn 82 81 83 13 arch/arm/kernel/signal.c:103 (parallel [
            (set (reg/v:SI 140 [ flag ])
                (asm_operands:SI ("adds %1, %2, %3; sbcccs %1, %1, %0; movcc %0, #0") ("=&r") 0 [
                        (reg/v/f:SI 157 [ oact ])
                        (const_int 16 [0x10])
                        (reg:SI 178)
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("Ir") 0)
                        (asm_input:SI ("0") 0)
                    ] 8602006))
            (set (reg/v:SI 139 [ roksum ])
                (asm_operands:SI ("adds %1, %2, %3; sbcccs %1, %1, %0; movcc %0, #0") ("=&r") 1 [
                        (reg/v/f:SI 157 [ oact ])
                        (const_int 16 [0x10])
                        (reg:SI 178)
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("Ir") 0)
                        (asm_input:SI ("0") 0)
                    ] 8602006))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

(insn 83 82 84 13 arch/arm/kernel/signal.c:103 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 140 [ flag ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 84 83 85 13 arch/arm/kernel/signal.c:103 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 110)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 9600 [0x2580])
        (nil)))
;; End of basic block 13 -> ( 17 14)

;; Succ edge  17 [96.0%] 
;; Succ edge  14 [4.0%]  (fallthru)

;; Start of basic block ( 13) -> 14
;; Pred edge  13 [4.0%]  (fallthru)
(note 85 84 86 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn 86 85 87 14 arch/arm/kernel/signal.c:104 discrim 4 (set (reg/f:SI 179)
        (mem/s/f/j/c:SI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 old_ka.sa.sa_handler+0 S4 A64])) -1 (nil))

(insn 87 86 88 14 arch/arm/kernel/signal.c:104 discrim 4 (set (reg:SI 180)
        (const_int 0 [0x0])) -1 (nil))

(insn 88 87 89 14 arch/arm/kernel/signal.c:104 discrim 4 (parallel [
            (set (reg/v:SI 138 [ __pu_err ])
                (asm_operands/v:SI ("1:	str	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg/f:SI 179)
                        (reg/v/f:SI 157 [ oact ])
                        (const_int -14 [0xfffffffffffffff2])
                        (reg:SI 180)
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691172))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

(insn 89 88 90 14 arch/arm/kernel/signal.c:103 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 138 [ __pu_err ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 90 89 91 14 arch/arm/kernel/signal.c:103 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 110)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 9600 [0x2580])
        (nil)))
;; End of basic block 14 -> ( 17 15)

;; Succ edge  17 [96.0%] 
;; Succ edge  15 [4.0%]  (fallthru)

;; Start of basic block ( 14) -> 15
;; Pred edge  14 [4.0%]  (fallthru)
(note 91 90 92 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn 92 91 93 15 arch/arm/kernel/signal.c:105 discrim 4 (set (reg/f:SI 181)
        (mem/s/f/j/c:SI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 old_ka.sa.sa_restorer+0 S4 A64])) -1 (nil))

(insn 93 92 94 15 arch/arm/kernel/signal.c:105 discrim 4 (set (reg:SI 182)
        (plus:SI (reg/v/f:SI 157 [ oact ])
            (const_int 12 [0xc]))) -1 (nil))

(insn 94 93 95 15 arch/arm/kernel/signal.c:105 discrim 4 (set (reg:SI 183)
        (const_int 0 [0x0])) -1 (nil))

(insn 95 94 96 15 arch/arm/kernel/signal.c:105 discrim 4 (parallel [
            (set (reg/v:SI 137 [ __pu_err ])
                (asm_operands/v:SI ("1:	str	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg/f:SI 181)
                        (reg:SI 182)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg:SI 183)
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691178))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

(insn 96 95 97 15 arch/arm/kernel/signal.c:103 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 137 [ __pu_err ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 97 96 98 15 arch/arm/kernel/signal.c:103 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 110)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
        (nil)))
;; End of basic block 15 -> ( 17 16)

;; Succ edge  17 [39.0%] 
;; Succ edge  16 [61.0%]  (fallthru)

;; Start of basic block ( 15) -> 16
;; Pred edge  15 [61.0%]  (fallthru)
(note 98 97 99 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn 99 98 100 16 arch/arm/kernel/signal.c:107 discrim 4 (set (reg:SI 184)
        (mem/s/j/c:SI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -36 [0xffffffffffffffdc])) [0 old_ka.sa.sa_flags+0 S4 A32])) -1 (nil))

(insn 100 99 101 16 arch/arm/kernel/signal.c:107 discrim 4 (set (reg:SI 185)
        (plus:SI (reg/v/f:SI 157 [ oact ])
            (const_int 8 [0x8]))) -1 (nil))

(insn 101 100 102 16 arch/arm/kernel/signal.c:107 discrim 4 (set (reg:SI 186)
        (const_int 0 [0x0])) -1 (nil))

(insn 102 101 103 16 arch/arm/kernel/signal.c:107 discrim 4 (parallel [
            (set (reg/v:SI 136 [ __pu_err ])
                (asm_operands/v:SI ("1:	str	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 184)
                        (reg:SI 185)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg:SI 186)
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691184))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

(insn 103 102 104 16 arch/arm/kernel/signal.c:108 discrim 4 (set (reg:SI 187)
        (mem/s/j:SI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -28 [0xffffffffffffffe4])) [0 old_ka.sa.sa_mask.sig+0 S4 A32])) -1 (nil))

(insn 104 103 105 16 arch/arm/kernel/signal.c:108 discrim 4 (set (reg:SI 188)
        (plus:SI (reg/v/f:SI 157 [ oact ])
            (const_int 4 [0x4]))) -1 (nil))

(insn 105 104 106 16 arch/arm/kernel/signal.c:108 discrim 4 (set (reg:SI 189)
        (const_int 0 [0x0])) -1 (nil))

(insn 106 105 107 16 arch/arm/kernel/signal.c:108 discrim 4 (parallel [
            (set (reg/v:SI 135 [ __pu_err ])
                (asm_operands/v:SI ("1:	str	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 187)
                        (reg:SI 188)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg:SI 189)
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691190))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

(insn 107 106 108 16 arch/arm/kernel/signal.c:108 discrim 4 (set (reg/v:SI 151 [ ret ])
        (const_int 0 [0x0])) -1 (nil))

(jump_insn 108 107 109 16 arch/arm/kernel/signal.c:108 discrim 4 (set (pc)
        (label_ref 113)) -1 (nil))
;; End of basic block 16 -> ( 18)

;; Succ edge  18 [100.0%] 

(barrier 109 108 110)

;; Start of basic block ( 6 14 15 5 7 13) -> 17
;; Pred edge  6 [96.0%] 
;; Pred edge  14 [96.0%] 
;; Pred edge  15 [39.0%] 
;; Pred edge  5 [96.0%] 
;; Pred edge  7 [39.0%] 
;; Pred edge  13 [96.0%] 
(code_label 110 109 111 17 92 "" [6 uses])

(note 111 110 112 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(insn 112 111 113 17 arch/arm/kernel/signal.c:94 (set (reg/v:SI 151 [ ret ])
        (const_int -14 [0xfffffffffffffff2])) -1 (nil))
;; End of basic block 17 -> ( 18)

;; Succ edge  18 [100.0%]  (fallthru)

;; Start of basic block ( 17 16 12) -> 18
;; Pred edge  17 [100.0%]  (fallthru)
;; Pred edge  16 [100.0%] 
;; Pred edge  12 [96.0%] 
(code_label 113 112 114 18 95 "" [2 uses])

(note 114 113 115 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(insn 115 114 116 18 arch/arm/kernel/signal.c:112 (set (reg:SI 154 [ <result> ])
        (reg/v:SI 151 [ ret ])) -1 (nil))

(jump_insn 116 115 117 18 arch/arm/kernel/signal.c:112 (set (pc)
        (label_ref 118)) -1 (nil))
;; End of basic block 18 -> ( 20)

;; Succ edge  20 [100.0%] 

(barrier 117 116 126)

;; Start of basic block () -> 19
(note 126 117 120 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(insn 120 126 121 19 arch/arm/kernel/signal.c:112 (clobber (reg/i:SI 0 r0)) -1 (nil))

(insn 121 120 122 19 arch/arm/kernel/signal.c:112 (clobber (reg:SI 154 [ <result> ])) -1 (nil))

(jump_insn 122 121 123 19 arch/arm/kernel/signal.c:112 (set (pc)
        (label_ref 124)) -1 (nil))
;; End of basic block 19 -> ( 21)

;; Succ edge  21 [100.0%] 

(barrier 123 122 118)

;; Start of basic block ( 18) -> 20
;; Pred edge  18 [100.0%] 
(code_label 118 123 127 20 89 "" [1 uses])

(note 127 118 119 20 [bb 20] NOTE_INSN_BASIC_BLOCK)

(insn 119 127 124 20 arch/arm/kernel/signal.c:112 (set (reg/i:SI 0 r0)
        (reg:SI 154 [ <result> ])) -1 (nil))
;; End of basic block 20 -> ( 21)

;; Succ edge  21 [100.0%]  (fallthru)

;; Start of basic block ( 19 20) -> 21
;; Pred edge  19 [100.0%] 
;; Pred edge  20 [100.0%]  (fallthru)
(code_label 124 119 128 21 96 "" [1 uses])

(note 128 124 125 21 [bb 21] NOTE_INSN_BASIC_BLOCK)

(insn 125 128 0 21 arch/arm/kernel/signal.c:112 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 21 -> ( 1)

;; Succ edge  EXIT [100.0%]  (fallthru)


;; Function sys_sigsuspend (sys_sigsuspend)[0:1439]


;; Generating RTL for gimple basic block 2

;; sp.92 = sp;

(insn 8 7 0 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 142 [ sp.92 ])
        (reg/v:SI 13 sp [ sp ])) -1 (nil))

;; _raw_spin_lock_irq (&((struct thread_info *) (sp.92 & 4294959104))->task->sighand->siglock.D.4729.rlock);

(insn 9 8 10 include/linux/spinlock.h:310 (set (reg:SI 148)
        (and:SI (reg:SI 142 [ sp.92 ])
            (const_int -8129 [0xffffffffffffe03f]))) -1 (nil))

(insn 10 9 11 include/linux/spinlock.h:310 (set (reg:SI 147)
        (and:SI (reg:SI 148)
            (const_int -64 [0xffffffffffffffc0]))) -1 (expr_list:REG_EQUAL (and:SI (reg:SI 142 [ sp.92 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 11 10 12 include/linux/spinlock.h:310 (set (reg/f:SI 149)
        (mem/s/f/j:SI (plus:SI (reg:SI 147)
                (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32])) -1 (nil))

(insn 12 11 13 include/linux/spinlock.h:310 (set (reg:SI 151)
        (mem/s/f/j:SI (plus:SI (reg/f:SI 149)
                (const_int 940 [0x3ac])) [0 <variable>.sighand+0 S4 A32])) -1 (nil))

(insn 13 12 14 include/linux/spinlock.h:310 (set (reg:SI 152)
        (plus:SI (reg:SI 151)
            (const_int 1280 [0x500]))) -1 (nil))

(insn 14 13 15 include/linux/spinlock.h:310 (set (reg:SI 150)
        (plus:SI (reg:SI 152)
            (const_int 4 [0x4]))) -1 (expr_list:REG_EQUAL (plus:SI (reg:SI 151)
            (const_int 1284 [0x504]))
        (nil)))

(insn 15 14 16 include/linux/spinlock.h:310 (set (reg:SI 0 r0)
        (reg:SI 150)) -1 (nil))

(call_insn 16 15 0 include/linux/spinlock.h:310 (parallel [
            (call (mem:SI (symbol_ref:SI ("_raw_spin_lock_irq") [flags 0x41] <function_decl 0x10b48280 _raw_spin_lock_irq>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

;; sp.92 = sp;

(insn 17 16 0 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 140 [ sp.92 ])
        (reg/v:SI 13 sp [ sp ])) -1 (nil))

;; D.26262 = ((struct thread_info *) (sp.92 & 4294959104))->task;

(insn 18 17 19 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/current.h:10 (set (reg:SI 154)
        (and:SI (reg:SI 140 [ sp.92 ])
            (const_int -8129 [0xffffffffffffe03f]))) -1 (nil))

(insn 19 18 20 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/current.h:10 (set (reg:SI 153)
        (and:SI (reg:SI 154)
            (const_int -64 [0xffffffffffffffc0]))) -1 (expr_list:REG_EQUAL (and:SI (reg:SI 140 [ sp.92 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 20 19 0 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/current.h:10 (set (reg/f:SI 141 [ D.26262 ])
        (mem/s/f/j:SI (plus:SI (reg:SI 153)
                (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32])) -1 (nil))

;; D.26262->saved_sigmask = D.26262->blocked;

(insn 21 20 22 arch/arm/kernel/signal.c:71 (set (reg:SI 155)
        (plus:SI (reg/f:SI 141 [ D.26262 ])
            (const_int 960 [0x3c0]))) -1 (nil))

(insn 22 21 23 arch/arm/kernel/signal.c:71 (set (reg:SI 156)
        (plus:SI (reg/f:SI 141 [ D.26262 ])
            (const_int 944 [0x3b0]))) -1 (nil))

(insn 23 22 24 arch/arm/kernel/signal.c:71 (parallel [
            (set (reg:SI 0 r0)
                (mem/s/j:SI (reg:SI 156) [0 <variable>.blocked+0 S4 A64]))
            (set (reg:SI 1 r1)
                (mem/s/j:SI (plus:SI (reg:SI 156)
                        (const_int 4 [0x4])) [0 <variable>.blocked+4 S4 A32]))
        ]) -1 (nil))

(insn 24 23 0 arch/arm/kernel/signal.c:71 (parallel [
            (set (mem/s/j:SI (reg:SI 155) [0 <variable>.saved_sigmask+0 S4 A64])
                (reg:SI 0 r0))
            (set (mem/s/j:SI (plus:SI (reg:SI 155)
                        (const_int 4 [0x4])) [0 <variable>.saved_sigmask+4 S4 A32])
                (reg:SI 1 r1))
        ]) -1 (nil))

;; sp.92 = sp;

(insn 25 24 0 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 138 [ sp.92 ])
        (reg/v:SI 13 sp [ sp ])) -1 (nil))

;; D.26268 = ((struct thread_info *) (sp.92 & 4294959104))->task;

(insn 26 25 27 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/current.h:10 (set (reg:SI 158)
        (and:SI (reg:SI 138 [ sp.92 ])
            (const_int -8129 [0xffffffffffffe03f]))) -1 (nil))

(insn 27 26 28 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/current.h:10 (set (reg:SI 157)
        (and:SI (reg:SI 158)
            (const_int -64 [0xffffffffffffffc0]))) -1 (expr_list:REG_EQUAL (and:SI (reg:SI 138 [ sp.92 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 28 27 0 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/current.h:10 (set (reg/f:SI 139 [ D.26268 ])
        (mem/s/f/j:SI (plus:SI (reg:SI 157)
                (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32])) -1 (nil))

;; D.26268->blocked.sig[0] = [bit_and_expr] mask & 4294704895;

(insn 29 28 30 include/linux/signal.h:201 (set (reg:SI 160)
        (and:SI (reg/v:SI 146 [ mask ])
            (const_int -262145 [0xfffffffffffbffff]))) -1 (nil))

(insn 30 29 31 include/linux/signal.h:201 (set (reg:SI 159)
        (and:SI (reg:SI 160)
            (const_int -257 [0xfffffffffffffeff]))) -1 (expr_list:REG_EQUAL (and:SI (reg/v:SI 146 [ mask ])
            (const_int -262401 [0xfffffffffffbfeff]))
        (nil)))

(insn 31 30 0 include/linux/signal.h:201 (set (mem/s/j:SI (plus:SI (reg/f:SI 139 [ D.26268 ])
                (const_int 944 [0x3b0])) [0 <variable>.blocked.sig+0 S4 A64])
        (reg:SI 159)) -1 (nil))

;; D.26268->blocked.sig[1] = 0;

(insn 32 31 33 include/linux/signal.h:206 (set (reg:SI 161)
        (const_int 0 [0x0])) -1 (nil))

(insn 33 32 0 include/linux/signal.h:206 (set (mem/s/j:SI (plus:SI (reg/f:SI 139 [ D.26268 ])
                (const_int 948 [0x3b4])) [0 <variable>.blocked.sig+4 S4 A32])
        (reg:SI 161)) -1 (nil))

;; recalc_sigpending ();

(call_insn 34 33 0 arch/arm/kernel/signal.c:73 (parallel [
            (call (mem:SI (symbol_ref:SI ("recalc_sigpending") [flags 0x41] <function_decl 0x10f2c680 recalc_sigpending>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (nil))

;; sp.92 = sp;

(insn 35 34 0 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 137 [ sp.92 ])
        (reg/v:SI 13 sp [ sp ])) -1 (nil))

;; _raw_spin_unlock_irq (&((struct thread_info *) (sp.92 & 4294959104))->task->sighand->siglock.D.4729.rlock);

(insn 36 35 37 include/linux/spinlock.h:335 (set (reg:SI 163)
        (and:SI (reg:SI 137 [ sp.92 ])
            (const_int -8129 [0xffffffffffffe03f]))) -1 (nil))

(insn 37 36 38 include/linux/spinlock.h:335 (set (reg:SI 162)
        (and:SI (reg:SI 163)
            (const_int -64 [0xffffffffffffffc0]))) -1 (expr_list:REG_EQUAL (and:SI (reg:SI 137 [ sp.92 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 38 37 39 include/linux/spinlock.h:335 (set (reg/f:SI 164)
        (mem/s/f/j:SI (plus:SI (reg:SI 162)
                (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32])) -1 (nil))

(insn 39 38 40 include/linux/spinlock.h:335 (set (reg:SI 166)
        (mem/s/f/j:SI (plus:SI (reg/f:SI 164)
                (const_int 940 [0x3ac])) [0 <variable>.sighand+0 S4 A32])) -1 (nil))

(insn 40 39 41 include/linux/spinlock.h:335 (set (reg:SI 167)
        (plus:SI (reg:SI 166)
            (const_int 1280 [0x500]))) -1 (nil))

(insn 41 40 42 include/linux/spinlock.h:335 (set (reg:SI 165)
        (plus:SI (reg:SI 167)
            (const_int 4 [0x4]))) -1 (expr_list:REG_EQUAL (plus:SI (reg:SI 166)
            (const_int 1284 [0x504]))
        (nil)))

(insn 42 41 43 include/linux/spinlock.h:335 (set (reg:SI 0 r0)
        (reg:SI 165)) -1 (nil))

(call_insn 43 42 0 include/linux/spinlock.h:335 (parallel [
            (call (mem:SI (symbol_ref:SI ("_raw_spin_unlock_irq") [flags 0x41] <function_decl 0x10b48600 _raw_spin_unlock_irq>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

;; sp.92 = sp;

(insn 44 43 0 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 135 [ sp.92 ])
        (reg/v:SI 13 sp [ sp ])) -1 (nil))

;; D.26284 = ((struct thread_info *) (sp.92 & 4294959104))->task;

(insn 45 44 46 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/current.h:10 (set (reg:SI 169)
        (and:SI (reg:SI 135 [ sp.92 ])
            (const_int -8129 [0xffffffffffffe03f]))) -1 (nil))

(insn 46 45 47 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/current.h:10 (set (reg:SI 168)
        (and:SI (reg:SI 169)
            (const_int -64 [0xffffffffffffffc0]))) -1 (expr_list:REG_EQUAL (and:SI (reg:SI 135 [ sp.92 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 47 46 0 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/current.h:10 (set (reg/f:SI 136 [ D.26284 ])
        (mem/s/f/j:SI (plus:SI (reg:SI 168)
                (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32])) -1 (nil))

;; D.26284->state ={v} 1;

(insn 48 47 49 arch/arm/kernel/signal.c:76 (set (reg:SI 170)
        (const_int 1 [0x1])) -1 (nil))

(insn 49 48 0 arch/arm/kernel/signal.c:76 (set (mem/s/v/j:SI (reg/f:SI 136 [ D.26284 ]) [0 <variable>.state+0 S4 A64])
        (reg:SI 170)) -1 (nil))

;; schedule ();

(call_insn 50 49 0 arch/arm/kernel/signal.c:77 (parallel [
            (call (mem:SI (symbol_ref:SI ("schedule") [flags 0x41] <function_decl 0x10e69680 schedule>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (nil))

;; sp.92 = sp;

(insn 51 50 0 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 133 [ sp.92 ])
        (reg/v:SI 13 sp [ sp ])) -1 (nil))

;; _set_bit (20, (volatile long unsigned int *) &((struct thread_info *) (sp.92 & 4294959104))->flags);

(insn 52 51 53 include/linux/thread_info.h:64 (set (reg:SI 172)
        (and:SI (reg:SI 133 [ sp.92 ])
            (const_int -8129 [0xffffffffffffe03f]))) -1 (nil))

(insn 53 52 54 include/linux/thread_info.h:64 (set (reg:SI 171)
        (and:SI (reg:SI 172)
            (const_int -64 [0xffffffffffffffc0]))) -1 (expr_list:REG_EQUAL (and:SI (reg:SI 133 [ sp.92 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 54 53 55 include/linux/thread_info.h:64 (set (reg:SI 0 r0)
        (const_int 20 [0x14])) -1 (nil))

(insn 55 54 56 include/linux/thread_info.h:64 (set (reg:SI 1 r1)
        (reg:SI 171)) -1 (nil))

(call_insn 56 55 0 include/linux/thread_info.h:64 (parallel [
            (call (mem:SI (symbol_ref:SI ("_set_bit") [flags 0x41] <function_decl 0x109cee80 _set_bit>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

;; sp.92 = sp;

(insn 57 56 0 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 134 [ sp.92 ])
        (reg/v:SI 13 sp [ sp ])) -1 (nil))

;; _set_bit (0, (volatile long unsigned int *) &((struct thread_info *) (sp.92 & 4294959104))->flags);

(insn 58 57 59 include/linux/thread_info.h:64 (set (reg:SI 174)
        (and:SI (reg:SI 134 [ sp.92 ])
            (const_int -8129 [0xffffffffffffe03f]))) -1 (nil))

(insn 59 58 60 include/linux/thread_info.h:64 (set (reg:SI 173)
        (and:SI (reg:SI 174)
            (const_int -64 [0xffffffffffffffc0]))) -1 (expr_list:REG_EQUAL (and:SI (reg:SI 134 [ sp.92 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 60 59 61 include/linux/thread_info.h:64 (set (reg:SI 0 r0)
        (const_int 0 [0x0])) -1 (nil))

(insn 61 60 62 include/linux/thread_info.h:64 (set (reg:SI 1 r1)
        (reg:SI 173)) -1 (nil))

(call_insn 62 61 0 include/linux/thread_info.h:64 (parallel [
            (call (mem:SI (symbol_ref:SI ("_set_bit") [flags 0x41] <function_decl 0x109cee80 _set_bit>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

;; return -514;

(insn 63 62 64 arch/arm/kernel/signal.c:80 (set (reg:SI 143 [ <result> ])
        (const_int -514 [0xfffffffffffffdfe])) -1 (nil))

(jump_insn 64 63 65 arch/arm/kernel/signal.c:80 (set (pc)
        (label_ref 0)) -1 (nil))

(barrier 65 64 0)


;;
;; Full RTL generated for this function:
;;
(note 1 0 6 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 6 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 6 3 2 arch/arm/kernel/signal.c:68 (set (reg/v:SI 144 [ restart ])
        (reg:SI 0 r0 [ restart ])) -1 (nil))

(insn 3 2 4 2 arch/arm/kernel/signal.c:68 (set (reg/v:SI 145 [ oldmask ])
        (reg:SI 1 r1 [ oldmask ])) -1 (nil))

(insn 4 3 5 2 arch/arm/kernel/signal.c:68 (set (reg/v:SI 146 [ mask ])
        (reg:SI 2 r2 [ mask ])) -1 (nil))

(note 5 4 7 2 NOTE_INSN_FUNCTION_BEG)
;; End of basic block 2 -> ( 3)

;; Succ edge  3 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; Pred edge  2 [100.0%]  (fallthru)
(note 7 5 8 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 8 7 9 3 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 142 [ sp.92 ])
        (reg/v:SI 13 sp [ sp ])) -1 (nil))

(insn 9 8 10 3 include/linux/spinlock.h:310 (set (reg:SI 148)
        (and:SI (reg:SI 142 [ sp.92 ])
            (const_int -8129 [0xffffffffffffe03f]))) -1 (nil))

(insn 10 9 11 3 include/linux/spinlock.h:310 (set (reg:SI 147)
        (and:SI (reg:SI 148)
            (const_int -64 [0xffffffffffffffc0]))) -1 (expr_list:REG_EQUAL (and:SI (reg:SI 142 [ sp.92 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 11 10 12 3 include/linux/spinlock.h:310 (set (reg/f:SI 149)
        (mem/s/f/j:SI (plus:SI (reg:SI 147)
                (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32])) -1 (nil))

(insn 12 11 13 3 include/linux/spinlock.h:310 (set (reg:SI 151)
        (mem/s/f/j:SI (plus:SI (reg/f:SI 149)
                (const_int 940 [0x3ac])) [0 <variable>.sighand+0 S4 A32])) -1 (nil))

(insn 13 12 14 3 include/linux/spinlock.h:310 (set (reg:SI 152)
        (plus:SI (reg:SI 151)
            (const_int 1280 [0x500]))) -1 (nil))

(insn 14 13 15 3 include/linux/spinlock.h:310 (set (reg:SI 150)
        (plus:SI (reg:SI 152)
            (const_int 4 [0x4]))) -1 (expr_list:REG_EQUAL (plus:SI (reg:SI 151)
            (const_int 1284 [0x504]))
        (nil)))

(insn 15 14 16 3 include/linux/spinlock.h:310 (set (reg:SI 0 r0)
        (reg:SI 150)) -1 (nil))

(call_insn 16 15 17 3 include/linux/spinlock.h:310 (parallel [
            (call (mem:SI (symbol_ref:SI ("_raw_spin_lock_irq") [flags 0x41] <function_decl 0x10b48280 _raw_spin_lock_irq>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 17 16 18 3 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 140 [ sp.92 ])
        (reg/v:SI 13 sp [ sp ])) -1 (nil))

(insn 18 17 19 3 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/current.h:10 (set (reg:SI 154)
        (and:SI (reg:SI 140 [ sp.92 ])
            (const_int -8129 [0xffffffffffffe03f]))) -1 (nil))

(insn 19 18 20 3 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/current.h:10 (set (reg:SI 153)
        (and:SI (reg:SI 154)
            (const_int -64 [0xffffffffffffffc0]))) -1 (expr_list:REG_EQUAL (and:SI (reg:SI 140 [ sp.92 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 20 19 21 3 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/current.h:10 (set (reg/f:SI 141 [ D.26262 ])
        (mem/s/f/j:SI (plus:SI (reg:SI 153)
                (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32])) -1 (nil))

(insn 21 20 22 3 arch/arm/kernel/signal.c:71 (set (reg:SI 155)
        (plus:SI (reg/f:SI 141 [ D.26262 ])
            (const_int 960 [0x3c0]))) -1 (nil))

(insn 22 21 23 3 arch/arm/kernel/signal.c:71 (set (reg:SI 156)
        (plus:SI (reg/f:SI 141 [ D.26262 ])
            (const_int 944 [0x3b0]))) -1 (nil))

(insn 23 22 24 3 arch/arm/kernel/signal.c:71 (parallel [
            (set (reg:SI 0 r0)
                (mem/s/j:SI (reg:SI 156) [0 <variable>.blocked+0 S4 A64]))
            (set (reg:SI 1 r1)
                (mem/s/j:SI (plus:SI (reg:SI 156)
                        (const_int 4 [0x4])) [0 <variable>.blocked+4 S4 A32]))
        ]) -1 (nil))

(insn 24 23 25 3 arch/arm/kernel/signal.c:71 (parallel [
            (set (mem/s/j:SI (reg:SI 155) [0 <variable>.saved_sigmask+0 S4 A64])
                (reg:SI 0 r0))
            (set (mem/s/j:SI (plus:SI (reg:SI 155)
                        (const_int 4 [0x4])) [0 <variable>.saved_sigmask+4 S4 A32])
                (reg:SI 1 r1))
        ]) -1 (nil))

(insn 25 24 26 3 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 138 [ sp.92 ])
        (reg/v:SI 13 sp [ sp ])) -1 (nil))

(insn 26 25 27 3 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/current.h:10 (set (reg:SI 158)
        (and:SI (reg:SI 138 [ sp.92 ])
            (const_int -8129 [0xffffffffffffe03f]))) -1 (nil))

(insn 27 26 28 3 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/current.h:10 (set (reg:SI 157)
        (and:SI (reg:SI 158)
            (const_int -64 [0xffffffffffffffc0]))) -1 (expr_list:REG_EQUAL (and:SI (reg:SI 138 [ sp.92 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 28 27 29 3 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/current.h:10 (set (reg/f:SI 139 [ D.26268 ])
        (mem/s/f/j:SI (plus:SI (reg:SI 157)
                (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32])) -1 (nil))

(insn 29 28 30 3 include/linux/signal.h:201 (set (reg:SI 160)
        (and:SI (reg/v:SI 146 [ mask ])
            (const_int -262145 [0xfffffffffffbffff]))) -1 (nil))

(insn 30 29 31 3 include/linux/signal.h:201 (set (reg:SI 159)
        (and:SI (reg:SI 160)
            (const_int -257 [0xfffffffffffffeff]))) -1 (expr_list:REG_EQUAL (and:SI (reg/v:SI 146 [ mask ])
            (const_int -262401 [0xfffffffffffbfeff]))
        (nil)))

(insn 31 30 32 3 include/linux/signal.h:201 (set (mem/s/j:SI (plus:SI (reg/f:SI 139 [ D.26268 ])
                (const_int 944 [0x3b0])) [0 <variable>.blocked.sig+0 S4 A64])
        (reg:SI 159)) -1 (nil))

(insn 32 31 33 3 include/linux/signal.h:206 (set (reg:SI 161)
        (const_int 0 [0x0])) -1 (nil))

(insn 33 32 34 3 include/linux/signal.h:206 (set (mem/s/j:SI (plus:SI (reg/f:SI 139 [ D.26268 ])
                (const_int 948 [0x3b4])) [0 <variable>.blocked.sig+4 S4 A32])
        (reg:SI 161)) -1 (nil))

(call_insn 34 33 35 3 arch/arm/kernel/signal.c:73 (parallel [
            (call (mem:SI (symbol_ref:SI ("recalc_sigpending") [flags 0x41] <function_decl 0x10f2c680 recalc_sigpending>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (nil))

(insn 35 34 36 3 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 137 [ sp.92 ])
        (reg/v:SI 13 sp [ sp ])) -1 (nil))

(insn 36 35 37 3 include/linux/spinlock.h:335 (set (reg:SI 163)
        (and:SI (reg:SI 137 [ sp.92 ])
            (const_int -8129 [0xffffffffffffe03f]))) -1 (nil))

(insn 37 36 38 3 include/linux/spinlock.h:335 (set (reg:SI 162)
        (and:SI (reg:SI 163)
            (const_int -64 [0xffffffffffffffc0]))) -1 (expr_list:REG_EQUAL (and:SI (reg:SI 137 [ sp.92 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 38 37 39 3 include/linux/spinlock.h:335 (set (reg/f:SI 164)
        (mem/s/f/j:SI (plus:SI (reg:SI 162)
                (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32])) -1 (nil))

(insn 39 38 40 3 include/linux/spinlock.h:335 (set (reg:SI 166)
        (mem/s/f/j:SI (plus:SI (reg/f:SI 164)
                (const_int 940 [0x3ac])) [0 <variable>.sighand+0 S4 A32])) -1 (nil))

(insn 40 39 41 3 include/linux/spinlock.h:335 (set (reg:SI 167)
        (plus:SI (reg:SI 166)
            (const_int 1280 [0x500]))) -1 (nil))

(insn 41 40 42 3 include/linux/spinlock.h:335 (set (reg:SI 165)
        (plus:SI (reg:SI 167)
            (const_int 4 [0x4]))) -1 (expr_list:REG_EQUAL (plus:SI (reg:SI 166)
            (const_int 1284 [0x504]))
        (nil)))

(insn 42 41 43 3 include/linux/spinlock.h:335 (set (reg:SI 0 r0)
        (reg:SI 165)) -1 (nil))

(call_insn 43 42 44 3 include/linux/spinlock.h:335 (parallel [
            (call (mem:SI (symbol_ref:SI ("_raw_spin_unlock_irq") [flags 0x41] <function_decl 0x10b48600 _raw_spin_unlock_irq>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 44 43 45 3 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 135 [ sp.92 ])
        (reg/v:SI 13 sp [ sp ])) -1 (nil))

(insn 45 44 46 3 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/current.h:10 (set (reg:SI 169)
        (and:SI (reg:SI 135 [ sp.92 ])
            (const_int -8129 [0xffffffffffffe03f]))) -1 (nil))

(insn 46 45 47 3 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/current.h:10 (set (reg:SI 168)
        (and:SI (reg:SI 169)
            (const_int -64 [0xffffffffffffffc0]))) -1 (expr_list:REG_EQUAL (and:SI (reg:SI 135 [ sp.92 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 47 46 48 3 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/current.h:10 (set (reg/f:SI 136 [ D.26284 ])
        (mem/s/f/j:SI (plus:SI (reg:SI 168)
                (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32])) -1 (nil))

(insn 48 47 49 3 arch/arm/kernel/signal.c:76 (set (reg:SI 170)
        (const_int 1 [0x1])) -1 (nil))

(insn 49 48 50 3 arch/arm/kernel/signal.c:76 (set (mem/s/v/j:SI (reg/f:SI 136 [ D.26284 ]) [0 <variable>.state+0 S4 A64])
        (reg:SI 170)) -1 (nil))

(call_insn 50 49 51 3 arch/arm/kernel/signal.c:77 (parallel [
            (call (mem:SI (symbol_ref:SI ("schedule") [flags 0x41] <function_decl 0x10e69680 schedule>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (nil))

(insn 51 50 52 3 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 133 [ sp.92 ])
        (reg/v:SI 13 sp [ sp ])) -1 (nil))

(insn 52 51 53 3 include/linux/thread_info.h:64 (set (reg:SI 172)
        (and:SI (reg:SI 133 [ sp.92 ])
            (const_int -8129 [0xffffffffffffe03f]))) -1 (nil))

(insn 53 52 54 3 include/linux/thread_info.h:64 (set (reg:SI 171)
        (and:SI (reg:SI 172)
            (const_int -64 [0xffffffffffffffc0]))) -1 (expr_list:REG_EQUAL (and:SI (reg:SI 133 [ sp.92 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 54 53 55 3 include/linux/thread_info.h:64 (set (reg:SI 0 r0)
        (const_int 20 [0x14])) -1 (nil))

(insn 55 54 56 3 include/linux/thread_info.h:64 (set (reg:SI 1 r1)
        (reg:SI 171)) -1 (nil))

(call_insn 56 55 57 3 include/linux/thread_info.h:64 (parallel [
            (call (mem:SI (symbol_ref:SI ("_set_bit") [flags 0x41] <function_decl 0x109cee80 _set_bit>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 57 56 58 3 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 134 [ sp.92 ])
        (reg/v:SI 13 sp [ sp ])) -1 (nil))

(insn 58 57 59 3 include/linux/thread_info.h:64 (set (reg:SI 174)
        (and:SI (reg:SI 134 [ sp.92 ])
            (const_int -8129 [0xffffffffffffe03f]))) -1 (nil))

(insn 59 58 60 3 include/linux/thread_info.h:64 (set (reg:SI 173)
        (and:SI (reg:SI 174)
            (const_int -64 [0xffffffffffffffc0]))) -1 (expr_list:REG_EQUAL (and:SI (reg:SI 134 [ sp.92 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 60 59 61 3 include/linux/thread_info.h:64 (set (reg:SI 0 r0)
        (const_int 0 [0x0])) -1 (nil))

(insn 61 60 62 3 include/linux/thread_info.h:64 (set (reg:SI 1 r1)
        (reg:SI 173)) -1 (nil))

(call_insn 62 61 63 3 include/linux/thread_info.h:64 (parallel [
            (call (mem:SI (symbol_ref:SI ("_set_bit") [flags 0x41] <function_decl 0x109cee80 _set_bit>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 63 62 64 3 arch/arm/kernel/signal.c:80 (set (reg:SI 143 [ <result> ])
        (const_int -514 [0xfffffffffffffdfe])) -1 (nil))

(jump_insn 64 63 65 3 arch/arm/kernel/signal.c:80 (set (pc)
        (label_ref 66)) -1 (nil))
;; End of basic block 3 -> ( 5)

;; Succ edge  5 [100.0%] 

(barrier 65 64 74)

;; Start of basic block () -> 4
(note 74 65 68 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 68 74 69 4 arch/arm/kernel/signal.c:80 (clobber (reg/i:SI 0 r0)) -1 (nil))

(insn 69 68 70 4 arch/arm/kernel/signal.c:80 (clobber (reg:SI 143 [ <result> ])) -1 (nil))

(jump_insn 70 69 71 4 arch/arm/kernel/signal.c:80 (set (pc)
        (label_ref 72)) -1 (nil))
;; End of basic block 4 -> ( 6)

;; Succ edge  6 [100.0%] 

(barrier 71 70 66)

;; Start of basic block ( 3) -> 5
;; Pred edge  3 [100.0%] 
(code_label 66 71 75 5 97 "" [1 uses])

(note 75 66 67 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 67 75 72 5 arch/arm/kernel/signal.c:80 (set (reg/i:SI 0 r0)
        (reg:SI 143 [ <result> ])) -1 (nil))
;; End of basic block 5 -> ( 6)

;; Succ edge  6 [100.0%]  (fallthru)

;; Start of basic block ( 4 5) -> 6
;; Pred edge  4 [100.0%] 
;; Pred edge  5 [100.0%]  (fallthru)
(code_label 72 67 76 6 98 "" [1 uses])

(note 76 72 73 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 73 76 0 6 arch/arm/kernel/signal.c:80 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 6 -> ( 1)

;; Succ edge  EXIT [100.0%]  (fallthru)

