(pcb "/Users/kuninet/Documents/git/PC8001-YM2203/KiCAD/PC8001-YM2203.dsn"
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "(5.1.4-0-10_14)")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  142000 -136000  42000 -136000  42000 -61000  142000 -61000
            142000 -136000)
    )
    (via "Via[0-1]_800:400_um")
    (rule
      (width 250)
      (clearance 200.1)
      (clearance 200.1 (type default_smd))
      (clearance 50 (type smd_smd))
    )
  )
  (placement
    (component Connector_PinHeader_2.54mm:PinHeader_2x07_P2.54mm_Vertical
      (place J5 136500 -106500 front 0 (PN "B-CON"))
      (place J4 136500 -76000 front 0 (PN "A-CON"))
    )
    (component "NetTie:NetTie-2_SMD_Pad2.0mm"
      (place NT1 83000 -104750 front 0 (PN "Net-Tie_2"))
    )
    (component "Package_DIP:DIP-8_W7.62mm_Socket"
      (place U6 67000 -106750 front 90 (PN YM3014B))
      (place U1 67250 -87500 front 90 (PN NJM5532DD))
    )
    (component "Package_DIP:DIP-40_W15.24mm_Socket"
      (place U5 109500 -80500 front 0 (PN YM2203))
    )
    (component "Package_TO_SOT_THT:TO-92_Inline_Wide"
      (place U4 129500 -82000 front 90 (PN DLO555MB))
    )
    (component "Package_DIP:DIP-16_W7.62mm_Socket"
      (place U3 89000 -110500 front 0 (PN 74LS138))
    )
    (component "Package_DIP:DIP-14_W7.62mm_Socket"
      (place U2 89250 -83000 front 0 (PN 74LS32))
    )
    (component Potentiometer_THT:Potentiometer_Vishay_T73YP_Vertical
      (place RV2 58000 -90250 front 0 (PN 10k))
      (place RV1 69750 -121000 front 0 (PN 1k))
    )
    (component Resistor_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P10.16mm_Horizontal
      (place R5 58500 -94000 front 180 (PN 1k))
      (place R4 63500 -112000 front 0 (PN 1k))
      (place R3 67250 -125000 front 0 (PN 1k))
      (place R2 67250 -128500 front 0 (PN 1k))
      (place R1 67250 -132000 front 0 (PN 1k))
    )
    (component "AJ-1780:AJ-1780"
      (place J3 45750 -103250 front 0 (PN "Audio-Jack-3_2Switches"))
    )
    (component Connector_PinHeader_2.54mm:PinHeader_2x08_P2.54mm_Vertical
      (place J2 101500 -110750 front 0 (PN "ADDR JP"))
    )
    (component Connector_PinHeader_2.54mm:PinHeader_2x25_P2.54mm_Horizontal
      (place J1 61500 -73500 front 90 (PN "PC-8001 ext BUS"))
    )
    (component MountingHole:MountingHole_3.2mm_M3
      (place H4 47500 -131500 front 0 (PN MountingHole))
      (place H3 136500 -131500 front 0 (PN MountingHole))
      (place H2 136500 -65500 front 0 (PN MountingHole))
      (place H1 47500 -65500 front 0 (PN MountingHole))
    )
    (component Capacitor_THT:CP_Radial_D5.0mm_P2.50mm
      (place C9 49000 -85500 front 270 (PN 10u))
      (place C8 71250 -93500 front 0 (PN 10u))
      (place C7 78000 -118750 front 90 (PN 10u))
      (place C1 83000 -78000 front 270 (PN 10u))
    )
    (component Capacitor_THT:C_Disc_D3.0mm_W1.6mm_P2.50mm
      (place C6 64000 -104500 front 270 (PN 0.1u))
      (place C5 122750 -132000 front 0 (PN 0.1u))
      (place C4 94750 -107500 front 0 (PN 0.1u))
      (place C3 95000 -80000 front 0 (PN 0.1u))
      (place C2 64000 -81750 front 90 (PN 0.1u))
    )
  )
  (library
    (image Connector_PinHeader_2.54mm:PinHeader_2x07_P2.54mm_Vertical
      (outline (path signal 50  4350 1800  -1800 1800))
      (outline (path signal 50  4350 -17050  4350 1800))
      (outline (path signal 50  -1800 -17050  4350 -17050))
      (outline (path signal 50  -1800 1800  -1800 -17050))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  1270 1330  3870 1330))
      (outline (path signal 120  1270 -1270  1270 1330))
      (outline (path signal 120  -1330 -1270  1270 -1270))
      (outline (path signal 120  3870 1330  3870 -16570))
      (outline (path signal 120  -1330 -1270  -1330 -16570))
      (outline (path signal 120  -1330 -16570  3870 -16570))
      (outline (path signal 100  -1270 0  0 1270))
      (outline (path signal 100  -1270 -16510  -1270 0))
      (outline (path signal 100  3810 -16510  -1270 -16510))
      (outline (path signal 100  3810 1270  3810 -16510))
      (outline (path signal 100  0 1270  3810 1270))
      (pin Oval[A]Pad_1700x1700_um 14 2540 -15240)
      (pin Oval[A]Pad_1700x1700_um 13 0 -15240)
      (pin Oval[A]Pad_1700x1700_um 12 2540 -12700)
      (pin Oval[A]Pad_1700x1700_um 11 0 -12700)
      (pin Oval[A]Pad_1700x1700_um 10 2540 -10160)
      (pin Oval[A]Pad_1700x1700_um 9 0 -10160)
      (pin Oval[A]Pad_1700x1700_um 8 2540 -7620)
      (pin Oval[A]Pad_1700x1700_um 7 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 6 2540 -5080)
      (pin Oval[A]Pad_1700x1700_um 5 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 4 2540 -2540)
      (pin Oval[A]Pad_1700x1700_um 3 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 2 2540 0)
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
    )
    (image "NetTie:NetTie-2_SMD_Pad2.0mm"
      (outline (path signal 50  -3250 1250  3250 1250))
      (outline (path signal 50  3250 1250  3250 -1250))
      (outline (path signal 50  3250 -1250  -3250 -1250))
      (outline (path signal 50  -3250 -1250  -3250 1250))
      (pin Round[T]Pad_2000_um 2 2000 0)
      (pin Round[T]Pad_2000_um 1 -2000 0)
    )
    (image "Package_DIP:DIP-8_W7.62mm_Socket"
      (outline (path signal 50  9150 1600  -1550 1600))
      (outline (path signal 50  9150 -9200  9150 1600))
      (outline (path signal 50  -1550 -9200  9150 -9200))
      (outline (path signal 50  -1550 1600  -1550 -9200))
      (outline (path signal 120  8950 1390  -1330 1390))
      (outline (path signal 120  8950 -9010  8950 1390))
      (outline (path signal 120  -1330 -9010  8950 -9010))
      (outline (path signal 120  -1330 1390  -1330 -9010))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  6460 -8950  6460 1330))
      (outline (path signal 120  1160 -8950  6460 -8950))
      (outline (path signal 120  1160 1330  1160 -8950))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 100  8890 1330  -1270 1330))
      (outline (path signal 100  8890 -8950  8890 1330))
      (outline (path signal 100  -1270 -8950  8890 -8950))
      (outline (path signal 100  -1270 1330  -1270 -8950))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  635 -8890  635 270))
      (outline (path signal 100  6985 -8890  635 -8890))
      (outline (path signal 100  6985 1270  6985 -8890))
      (outline (path signal 100  1635 1270  6985 1270))
      (pin Oval[A]Pad_1600x1600_um 8 7620 0)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 7 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 6 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 5 7620 -7620)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image "Package_DIP:DIP-40_W15.24mm_Socket"
      (outline (path signal 50  16800 1600  -1550 1600))
      (outline (path signal 50  16800 -49850  16800 1600))
      (outline (path signal 50  -1550 -49850  16800 -49850))
      (outline (path signal 50  -1550 1600  -1550 -49850))
      (outline (path signal 120  16570 1390  -1330 1390))
      (outline (path signal 120  16570 -49650  16570 1390))
      (outline (path signal 120  -1330 -49650  16570 -49650))
      (outline (path signal 120  -1330 1390  -1330 -49650))
      (outline (path signal 120  14080 1330  8620 1330))
      (outline (path signal 120  14080 -49590  14080 1330))
      (outline (path signal 120  1160 -49590  14080 -49590))
      (outline (path signal 120  1160 1330  1160 -49590))
      (outline (path signal 120  6620 1330  1160 1330))
      (outline (path signal 100  16510 1330  -1270 1330))
      (outline (path signal 100  16510 -49590  16510 1330))
      (outline (path signal 100  -1270 -49590  16510 -49590))
      (outline (path signal 100  -1270 1330  -1270 -49590))
      (outline (path signal 100  255 270  1255 1270))
      (outline (path signal 100  255 -49530  255 270))
      (outline (path signal 100  14985 -49530  255 -49530))
      (outline (path signal 100  14985 1270  14985 -49530))
      (outline (path signal 100  1255 1270  14985 1270))
      (pin Oval[A]Pad_1600x1600_um 40 15240 0)
      (pin Oval[A]Pad_1600x1600_um 20 0 -48260)
      (pin Oval[A]Pad_1600x1600_um 39 15240 -2540)
      (pin Oval[A]Pad_1600x1600_um 19 0 -45720)
      (pin Oval[A]Pad_1600x1600_um 38 15240 -5080)
      (pin Oval[A]Pad_1600x1600_um 18 0 -43180)
      (pin Oval[A]Pad_1600x1600_um 37 15240 -7620)
      (pin Oval[A]Pad_1600x1600_um 17 0 -40640)
      (pin Oval[A]Pad_1600x1600_um 36 15240 -10160)
      (pin Oval[A]Pad_1600x1600_um 16 0 -38100)
      (pin Oval[A]Pad_1600x1600_um 35 15240 -12700)
      (pin Oval[A]Pad_1600x1600_um 15 0 -35560)
      (pin Oval[A]Pad_1600x1600_um 34 15240 -15240)
      (pin Oval[A]Pad_1600x1600_um 14 0 -33020)
      (pin Oval[A]Pad_1600x1600_um 33 15240 -17780)
      (pin Oval[A]Pad_1600x1600_um 13 0 -30480)
      (pin Oval[A]Pad_1600x1600_um 32 15240 -20320)
      (pin Oval[A]Pad_1600x1600_um 12 0 -27940)
      (pin Oval[A]Pad_1600x1600_um 31 15240 -22860)
      (pin Oval[A]Pad_1600x1600_um 11 0 -25400)
      (pin Oval[A]Pad_1600x1600_um 30 15240 -25400)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 29 15240 -27940)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 28 15240 -30480)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 27 15240 -33020)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 26 15240 -35560)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 25 15240 -38100)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 24 15240 -40640)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 23 15240 -43180)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 22 15240 -45720)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 21 15240 -48260)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image "Package_TO_SOT_THT:TO-92_Inline_Wide"
      (outline (path signal 50  6090 -2010  -1010 -2010))
      (outline (path signal 50  6090 -2010  6090 2730))
      (outline (path signal 50  -1010 2730  -1010 -2010))
      (outline (path signal 50  -1010 2730  6090 2730))
      (outline (path signal 100  800 -1750  4300 -1750))
      (outline (path signal 120  740 -1850  4340 -1850))
      (pin Rect[A]Pad_1500x1500_um (rotate 90) 1 0 0)
      (pin Round[A]Pad_1500_um (rotate 90) 3 5080 0)
      (pin Round[A]Pad_1500_um (rotate 90) 2 2540 0)
    )
    (image "Package_DIP:DIP-16_W7.62mm_Socket"
      (outline (path signal 50  9150 1600  -1550 1600))
      (outline (path signal 50  9150 -19400  9150 1600))
      (outline (path signal 50  -1550 -19400  9150 -19400))
      (outline (path signal 50  -1550 1600  -1550 -19400))
      (outline (path signal 120  8950 1390  -1330 1390))
      (outline (path signal 120  8950 -19170  8950 1390))
      (outline (path signal 120  -1330 -19170  8950 -19170))
      (outline (path signal 120  -1330 1390  -1330 -19170))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  6460 -19110  6460 1330))
      (outline (path signal 120  1160 -19110  6460 -19110))
      (outline (path signal 120  1160 1330  1160 -19110))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 100  8890 1330  -1270 1330))
      (outline (path signal 100  8890 -19110  8890 1330))
      (outline (path signal 100  -1270 -19110  8890 -19110))
      (outline (path signal 100  -1270 1330  -1270 -19110))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  635 -19050  635 270))
      (outline (path signal 100  6985 -19050  635 -19050))
      (outline (path signal 100  6985 1270  6985 -19050))
      (outline (path signal 100  1635 1270  6985 1270))
      (pin Oval[A]Pad_1600x1600_um 16 7620 0)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 15 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 14 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 10 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 9 7620 -17780)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image "Package_DIP:DIP-14_W7.62mm_Socket"
      (outline (path signal 50  9150 1600  -1550 1600))
      (outline (path signal 50  9150 -16850  9150 1600))
      (outline (path signal 50  -1550 -16850  9150 -16850))
      (outline (path signal 50  -1550 1600  -1550 -16850))
      (outline (path signal 120  8950 1390  -1330 1390))
      (outline (path signal 120  8950 -16630  8950 1390))
      (outline (path signal 120  -1330 -16630  8950 -16630))
      (outline (path signal 120  -1330 1390  -1330 -16630))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  6460 -16570  6460 1330))
      (outline (path signal 120  1160 -16570  6460 -16570))
      (outline (path signal 120  1160 1330  1160 -16570))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 100  8890 1330  -1270 1330))
      (outline (path signal 100  8890 -16570  8890 1330))
      (outline (path signal 100  -1270 -16570  8890 -16570))
      (outline (path signal 100  -1270 1330  -1270 -16570))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  635 -16510  635 270))
      (outline (path signal 100  6985 -16510  635 -16510))
      (outline (path signal 100  6985 1270  6985 -16510))
      (outline (path signal 100  1635 1270  6985 1270))
      (pin Oval[A]Pad_1600x1600_um 14 7620 0)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 10 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 9 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 8 7620 -15240)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image Potentiometer_THT:Potentiometer_Vishay_T73YP_Vertical
      (outline (path signal 50  3700 6100  -3850 6100))
      (outline (path signal 50  3700 -1050  3700 6100))
      (outline (path signal 50  -3850 -1050  3700 -1050))
      (outline (path signal 50  -3850 6100  -3850 -1050))
      (outline (path signal 120  3560 5960  3560 -880))
      (outline (path signal 120  -3680 5960  -3680 -880))
      (outline (path signal 120  650 -880  3560 -880))
      (outline (path signal 120  -3680 -880  -650 -880))
      (outline (path signal 120  650 5960  3560 5960))
      (outline (path signal 120  -3680 5960  -650 5960))
      (outline (path signal 100  -961 2464  -961 2616))
      (outline (path signal 100  164 2464  -961 2464))
      (outline (path signal 100  164 1339  164 2464))
      (outline (path signal 100  316 1339  164 1339))
      (outline (path signal 100  316 2464  316 1339))
      (outline (path signal 100  1441 2464  316 2464))
      (outline (path signal 100  1441 2616  1441 2464))
      (outline (path signal 100  316 2616  1441 2616))
      (outline (path signal 100  316 3741  316 2616))
      (outline (path signal 100  164 3741  316 3741))
      (outline (path signal 100  164 2616  164 3741))
      (outline (path signal 100  -961 2616  164 2616))
      (outline (path signal 100  3440 5840  -3560 5840))
      (outline (path signal 100  3440 -760  3440 5840))
      (outline (path signal 100  -3560 -760  3440 -760))
      (outline (path signal 100  -3560 5840  -3560 -760))
      (outline (path signal 100  1740 2540  1658.73 2052.95  1423.71 1618.68  1060.42 1284.25
            608.228 1085.9  116.131 1045.12  -362.543 1166.34  -775.922 1436.41
            -1079.21 1826.08  -1239.54 2293.11  -1239.54 2786.89  -1079.21 3253.92
            -775.922 3643.59  -362.543 3913.66  116.131 4034.88  608.228 3994.1
            1060.42 3795.75  1423.71 3461.32  1658.73 3027.05  1740 2540))
      (pin Round[A]Pad_1440_um 1 0 0)
      (pin Round[A]Pad_1440_um 2 2540 2540)
      (pin Round[A]Pad_1440_um 3 0 5080)
    )
    (image Resistor_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P10.16mm_Horizontal
      (outline (path signal 50  11210 1500  -1050 1500))
      (outline (path signal 50  11210 -1500  11210 1500))
      (outline (path signal 50  -1050 -1500  11210 -1500))
      (outline (path signal 50  -1050 1500  -1050 -1500))
      (outline (path signal 120  9120 0  8350 0))
      (outline (path signal 120  1040 0  1810 0))
      (outline (path signal 120  8350 1370  1810 1370))
      (outline (path signal 120  8350 -1370  8350 1370))
      (outline (path signal 120  1810 -1370  8350 -1370))
      (outline (path signal 120  1810 1370  1810 -1370))
      (outline (path signal 100  10160 0  8230 0))
      (outline (path signal 100  0 0  1930 0))
      (outline (path signal 100  8230 1250  1930 1250))
      (outline (path signal 100  8230 -1250  8230 1250))
      (outline (path signal 100  1930 -1250  8230 -1250))
      (outline (path signal 100  1930 1250  1930 -1250))
      (pin Oval[A]Pad_1600x1600_um 2 10160 0)
      (pin Round[A]Pad_1600_um 1 0 0)
    )
    (image "AJ-1780:AJ-1780"
      (outline (path signal 254  -4076 51  -4127.5 -38.201  -4230.5 -38.201  -4282 51  -4230.5 140.201
            -4127.5 140.201  -4076 51))
      (outline (path signal 200  14200 5800  14200 -3128))
      (outline (path signal 200  0 -5800  4105 -5800))
      (outline (path signal 200  0 -3000  0 -5800))
      (outline (path signal 200  -3500 -3000  0 -3000))
      (outline (path signal 200  -3500 3000  -3500 -3000))
      (outline (path signal 200  0 3000  -3500 3000))
      (outline (path signal 200  0 5800  0 3000))
      (outline (path signal 200  7100 5800  0 5800))
      (outline (path signal 200  -3500 -3000  0 -3000))
      (outline (path signal 200  -3500 3000  -3500 -3000))
      (outline (path signal 200  0 3000  -3500 3000))
      (outline (path signal 200  0 -5800  0 5800))
      (outline (path signal 200  14200 -5800  0 -5800))
      (outline (path signal 200  14200 5800  14200 -5800))
      (outline (path signal 200  0 5800  14200 5800))
      (pin Oval[A]Pad_2000x3000_um (rotate 90) 5 5200 -4500)
      (pin Oval[A]Pad_3000x2000_um (rotate 90) 4 13000 -4300)
      (pin Oval[A]Pad_2000x3000_um (rotate 90) 3 8500 2900)
      (pin Oval[A]Pad_2000x3000_um (rotate 90) 2 10200 5400)
      (pin Oval[A]Pad_3000x2000_um (rotate 90) 1 1700 0)
    )
    (image Connector_PinHeader_2.54mm:PinHeader_2x08_P2.54mm_Vertical
      (outline (path signal 50  4350 1800  -1800 1800))
      (outline (path signal 50  4350 -19550  4350 1800))
      (outline (path signal 50  -1800 -19550  4350 -19550))
      (outline (path signal 50  -1800 1800  -1800 -19550))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  1270 1330  3870 1330))
      (outline (path signal 120  1270 -1270  1270 1330))
      (outline (path signal 120  -1330 -1270  1270 -1270))
      (outline (path signal 120  3870 1330  3870 -19110))
      (outline (path signal 120  -1330 -1270  -1330 -19110))
      (outline (path signal 120  -1330 -19110  3870 -19110))
      (outline (path signal 100  -1270 0  0 1270))
      (outline (path signal 100  -1270 -19050  -1270 0))
      (outline (path signal 100  3810 -19050  -1270 -19050))
      (outline (path signal 100  3810 1270  3810 -19050))
      (outline (path signal 100  0 1270  3810 1270))
      (pin Oval[A]Pad_1700x1700_um 16 2540 -17780)
      (pin Oval[A]Pad_1700x1700_um 15 0 -17780)
      (pin Oval[A]Pad_1700x1700_um 14 2540 -15240)
      (pin Oval[A]Pad_1700x1700_um 13 0 -15240)
      (pin Oval[A]Pad_1700x1700_um 12 2540 -12700)
      (pin Oval[A]Pad_1700x1700_um 11 0 -12700)
      (pin Oval[A]Pad_1700x1700_um 10 2540 -10160)
      (pin Oval[A]Pad_1700x1700_um 9 0 -10160)
      (pin Oval[A]Pad_1700x1700_um 8 2540 -7620)
      (pin Oval[A]Pad_1700x1700_um 7 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 6 2540 -5080)
      (pin Oval[A]Pad_1700x1700_um 5 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 4 2540 -2540)
      (pin Oval[A]Pad_1700x1700_um 3 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 2 2540 0)
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
    )
    (image Connector_PinHeader_2.54mm:PinHeader_2x25_P2.54mm_Horizontal
      (outline (path signal 50  13100 1800  -1800 1800))
      (outline (path signal 50  13100 -62750  13100 1800))
      (outline (path signal 50  -1800 -62750  13100 -62750))
      (outline (path signal 50  -1800 1800  -1800 -62750))
      (outline (path signal 120  -1270 1270  0 1270))
      (outline (path signal 120  -1270 0  -1270 1270))
      (outline (path signal 120  1042.93 -61340  1497.07 -61340))
      (outline (path signal 120  1042.93 -60580  1497.07 -60580))
      (outline (path signal 120  3582.93 -61340  3980 -61340))
      (outline (path signal 120  3582.93 -60580  3980 -60580))
      (outline (path signal 120  12640 -61340  6640 -61340))
      (outline (path signal 120  12640 -60580  12640 -61340))
      (outline (path signal 120  6640 -60580  12640 -60580))
      (outline (path signal 120  3980 -59690  6640 -59690))
      (outline (path signal 120  1042.93 -58800  1497.07 -58800))
      (outline (path signal 120  1042.93 -58040  1497.07 -58040))
      (outline (path signal 120  3582.93 -58800  3980 -58800))
      (outline (path signal 120  3582.93 -58040  3980 -58040))
      (outline (path signal 120  12640 -58800  6640 -58800))
      (outline (path signal 120  12640 -58040  12640 -58800))
      (outline (path signal 120  6640 -58040  12640 -58040))
      (outline (path signal 120  3980 -57150  6640 -57150))
      (outline (path signal 120  1042.93 -56260  1497.07 -56260))
      (outline (path signal 120  1042.93 -55500  1497.07 -55500))
      (outline (path signal 120  3582.93 -56260  3980 -56260))
      (outline (path signal 120  3582.93 -55500  3980 -55500))
      (outline (path signal 120  12640 -56260  6640 -56260))
      (outline (path signal 120  12640 -55500  12640 -56260))
      (outline (path signal 120  6640 -55500  12640 -55500))
      (outline (path signal 120  3980 -54610  6640 -54610))
      (outline (path signal 120  1042.93 -53720  1497.07 -53720))
      (outline (path signal 120  1042.93 -52960  1497.07 -52960))
      (outline (path signal 120  3582.93 -53720  3980 -53720))
      (outline (path signal 120  3582.93 -52960  3980 -52960))
      (outline (path signal 120  12640 -53720  6640 -53720))
      (outline (path signal 120  12640 -52960  12640 -53720))
      (outline (path signal 120  6640 -52960  12640 -52960))
      (outline (path signal 120  3980 -52070  6640 -52070))
      (outline (path signal 120  1042.93 -51180  1497.07 -51180))
      (outline (path signal 120  1042.93 -50420  1497.07 -50420))
      (outline (path signal 120  3582.93 -51180  3980 -51180))
      (outline (path signal 120  3582.93 -50420  3980 -50420))
      (outline (path signal 120  12640 -51180  6640 -51180))
      (outline (path signal 120  12640 -50420  12640 -51180))
      (outline (path signal 120  6640 -50420  12640 -50420))
      (outline (path signal 120  3980 -49530  6640 -49530))
      (outline (path signal 120  1042.93 -48640  1497.07 -48640))
      (outline (path signal 120  1042.93 -47880  1497.07 -47880))
      (outline (path signal 120  3582.93 -48640  3980 -48640))
      (outline (path signal 120  3582.93 -47880  3980 -47880))
      (outline (path signal 120  12640 -48640  6640 -48640))
      (outline (path signal 120  12640 -47880  12640 -48640))
      (outline (path signal 120  6640 -47880  12640 -47880))
      (outline (path signal 120  3980 -46990  6640 -46990))
      (outline (path signal 120  1042.93 -46100  1497.07 -46100))
      (outline (path signal 120  1042.93 -45340  1497.07 -45340))
      (outline (path signal 120  3582.93 -46100  3980 -46100))
      (outline (path signal 120  3582.93 -45340  3980 -45340))
      (outline (path signal 120  12640 -46100  6640 -46100))
      (outline (path signal 120  12640 -45340  12640 -46100))
      (outline (path signal 120  6640 -45340  12640 -45340))
      (outline (path signal 120  3980 -44450  6640 -44450))
      (outline (path signal 120  1042.93 -43560  1497.07 -43560))
      (outline (path signal 120  1042.93 -42800  1497.07 -42800))
      (outline (path signal 120  3582.93 -43560  3980 -43560))
      (outline (path signal 120  3582.93 -42800  3980 -42800))
      (outline (path signal 120  12640 -43560  6640 -43560))
      (outline (path signal 120  12640 -42800  12640 -43560))
      (outline (path signal 120  6640 -42800  12640 -42800))
      (outline (path signal 120  3980 -41910  6640 -41910))
      (outline (path signal 120  1042.93 -41020  1497.07 -41020))
      (outline (path signal 120  1042.93 -40260  1497.07 -40260))
      (outline (path signal 120  3582.93 -41020  3980 -41020))
      (outline (path signal 120  3582.93 -40260  3980 -40260))
      (outline (path signal 120  12640 -41020  6640 -41020))
      (outline (path signal 120  12640 -40260  12640 -41020))
      (outline (path signal 120  6640 -40260  12640 -40260))
      (outline (path signal 120  3980 -39370  6640 -39370))
      (outline (path signal 120  1042.93 -38480  1497.07 -38480))
      (outline (path signal 120  1042.93 -37720  1497.07 -37720))
      (outline (path signal 120  3582.93 -38480  3980 -38480))
      (outline (path signal 120  3582.93 -37720  3980 -37720))
      (outline (path signal 120  12640 -38480  6640 -38480))
      (outline (path signal 120  12640 -37720  12640 -38480))
      (outline (path signal 120  6640 -37720  12640 -37720))
      (outline (path signal 120  3980 -36830  6640 -36830))
      (outline (path signal 120  1042.93 -35940  1497.07 -35940))
      (outline (path signal 120  1042.93 -35180  1497.07 -35180))
      (outline (path signal 120  3582.93 -35940  3980 -35940))
      (outline (path signal 120  3582.93 -35180  3980 -35180))
      (outline (path signal 120  12640 -35940  6640 -35940))
      (outline (path signal 120  12640 -35180  12640 -35940))
      (outline (path signal 120  6640 -35180  12640 -35180))
      (outline (path signal 120  3980 -34290  6640 -34290))
      (outline (path signal 120  1042.93 -33400  1497.07 -33400))
      (outline (path signal 120  1042.93 -32640  1497.07 -32640))
      (outline (path signal 120  3582.93 -33400  3980 -33400))
      (outline (path signal 120  3582.93 -32640  3980 -32640))
      (outline (path signal 120  12640 -33400  6640 -33400))
      (outline (path signal 120  12640 -32640  12640 -33400))
      (outline (path signal 120  6640 -32640  12640 -32640))
      (outline (path signal 120  3980 -31750  6640 -31750))
      (outline (path signal 120  1042.93 -30860  1497.07 -30860))
      (outline (path signal 120  1042.93 -30100  1497.07 -30100))
      (outline (path signal 120  3582.93 -30860  3980 -30860))
      (outline (path signal 120  3582.93 -30100  3980 -30100))
      (outline (path signal 120  12640 -30860  6640 -30860))
      (outline (path signal 120  12640 -30100  12640 -30860))
      (outline (path signal 120  6640 -30100  12640 -30100))
      (outline (path signal 120  3980 -29210  6640 -29210))
      (outline (path signal 120  1042.93 -28320  1497.07 -28320))
      (outline (path signal 120  1042.93 -27560  1497.07 -27560))
      (outline (path signal 120  3582.93 -28320  3980 -28320))
      (outline (path signal 120  3582.93 -27560  3980 -27560))
      (outline (path signal 120  12640 -28320  6640 -28320))
      (outline (path signal 120  12640 -27560  12640 -28320))
      (outline (path signal 120  6640 -27560  12640 -27560))
      (outline (path signal 120  3980 -26670  6640 -26670))
      (outline (path signal 120  1042.93 -25780  1497.07 -25780))
      (outline (path signal 120  1042.93 -25020  1497.07 -25020))
      (outline (path signal 120  3582.93 -25780  3980 -25780))
      (outline (path signal 120  3582.93 -25020  3980 -25020))
      (outline (path signal 120  12640 -25780  6640 -25780))
      (outline (path signal 120  12640 -25020  12640 -25780))
      (outline (path signal 120  6640 -25020  12640 -25020))
      (outline (path signal 120  3980 -24130  6640 -24130))
      (outline (path signal 120  1042.93 -23240  1497.07 -23240))
      (outline (path signal 120  1042.93 -22480  1497.07 -22480))
      (outline (path signal 120  3582.93 -23240  3980 -23240))
      (outline (path signal 120  3582.93 -22480  3980 -22480))
      (outline (path signal 120  12640 -23240  6640 -23240))
      (outline (path signal 120  12640 -22480  12640 -23240))
      (outline (path signal 120  6640 -22480  12640 -22480))
      (outline (path signal 120  3980 -21590  6640 -21590))
      (outline (path signal 120  1042.93 -20700  1497.07 -20700))
      (outline (path signal 120  1042.93 -19940  1497.07 -19940))
      (outline (path signal 120  3582.93 -20700  3980 -20700))
      (outline (path signal 120  3582.93 -19940  3980 -19940))
      (outline (path signal 120  12640 -20700  6640 -20700))
      (outline (path signal 120  12640 -19940  12640 -20700))
      (outline (path signal 120  6640 -19940  12640 -19940))
      (outline (path signal 120  3980 -19050  6640 -19050))
      (outline (path signal 120  1042.93 -18160  1497.07 -18160))
      (outline (path signal 120  1042.93 -17400  1497.07 -17400))
      (outline (path signal 120  3582.93 -18160  3980 -18160))
      (outline (path signal 120  3582.93 -17400  3980 -17400))
      (outline (path signal 120  12640 -18160  6640 -18160))
      (outline (path signal 120  12640 -17400  12640 -18160))
      (outline (path signal 120  6640 -17400  12640 -17400))
      (outline (path signal 120  3980 -16510  6640 -16510))
      (outline (path signal 120  1042.93 -15620  1497.07 -15620))
      (outline (path signal 120  1042.93 -14860  1497.07 -14860))
      (outline (path signal 120  3582.93 -15620  3980 -15620))
      (outline (path signal 120  3582.93 -14860  3980 -14860))
      (outline (path signal 120  12640 -15620  6640 -15620))
      (outline (path signal 120  12640 -14860  12640 -15620))
      (outline (path signal 120  6640 -14860  12640 -14860))
      (outline (path signal 120  3980 -13970  6640 -13970))
      (outline (path signal 120  1042.93 -13080  1497.07 -13080))
      (outline (path signal 120  1042.93 -12320  1497.07 -12320))
      (outline (path signal 120  3582.93 -13080  3980 -13080))
      (outline (path signal 120  3582.93 -12320  3980 -12320))
      (outline (path signal 120  12640 -13080  6640 -13080))
      (outline (path signal 120  12640 -12320  12640 -13080))
      (outline (path signal 120  6640 -12320  12640 -12320))
      (outline (path signal 120  3980 -11430  6640 -11430))
      (outline (path signal 120  1042.93 -10540  1497.07 -10540))
      (outline (path signal 120  1042.93 -9780  1497.07 -9780))
      (outline (path signal 120  3582.93 -10540  3980 -10540))
      (outline (path signal 120  3582.93 -9780  3980 -9780))
      (outline (path signal 120  12640 -10540  6640 -10540))
      (outline (path signal 120  12640 -9780  12640 -10540))
      (outline (path signal 120  6640 -9780  12640 -9780))
      (outline (path signal 120  3980 -8890  6640 -8890))
      (outline (path signal 120  1042.93 -8000  1497.07 -8000))
      (outline (path signal 120  1042.93 -7240  1497.07 -7240))
      (outline (path signal 120  3582.93 -8000  3980 -8000))
      (outline (path signal 120  3582.93 -7240  3980 -7240))
      (outline (path signal 120  12640 -8000  6640 -8000))
      (outline (path signal 120  12640 -7240  12640 -8000))
      (outline (path signal 120  6640 -7240  12640 -7240))
      (outline (path signal 120  3980 -6350  6640 -6350))
      (outline (path signal 120  1042.93 -5460  1497.07 -5460))
      (outline (path signal 120  1042.93 -4700  1497.07 -4700))
      (outline (path signal 120  3582.93 -5460  3980 -5460))
      (outline (path signal 120  3582.93 -4700  3980 -4700))
      (outline (path signal 120  12640 -5460  6640 -5460))
      (outline (path signal 120  12640 -4700  12640 -5460))
      (outline (path signal 120  6640 -4700  12640 -4700))
      (outline (path signal 120  3980 -3810  6640 -3810))
      (outline (path signal 120  1042.93 -2920  1497.07 -2920))
      (outline (path signal 120  1042.93 -2160  1497.07 -2160))
      (outline (path signal 120  3582.93 -2920  3980 -2920))
      (outline (path signal 120  3582.93 -2160  3980 -2160))
      (outline (path signal 120  12640 -2920  6640 -2920))
      (outline (path signal 120  12640 -2160  12640 -2920))
      (outline (path signal 120  6640 -2160  12640 -2160))
      (outline (path signal 120  3980 -1270  6640 -1270))
      (outline (path signal 120  1110 -380  1497.07 -380))
      (outline (path signal 120  1110 380  1497.07 380))
      (outline (path signal 120  3582.93 -380  3980 -380))
      (outline (path signal 120  3582.93 380  3980 380))
      (outline (path signal 120  6640 -280  12640 -280))
      (outline (path signal 120  6640 -160  12640 -160))
      (outline (path signal 120  6640 -40  12640 -40))
      (outline (path signal 120  6640 80  12640 80))
      (outline (path signal 120  6640 200  12640 200))
      (outline (path signal 120  6640 320  12640 320))
      (outline (path signal 120  12640 -380  6640 -380))
      (outline (path signal 120  12640 380  12640 -380))
      (outline (path signal 120  6640 380  12640 380))
      (outline (path signal 120  6640 1330  3980 1330))
      (outline (path signal 120  6640 -62290  6640 1330))
      (outline (path signal 120  3980 -62290  6640 -62290))
      (outline (path signal 120  3980 1330  3980 -62290))
      (outline (path signal 100  6580 -61280  12580 -61280))
      (outline (path signal 100  12580 -60640  12580 -61280))
      (outline (path signal 100  6580 -60640  12580 -60640))
      (outline (path signal 100  -320 -61280  4040 -61280))
      (outline (path signal 100  -320 -60640  -320 -61280))
      (outline (path signal 100  -320 -60640  4040 -60640))
      (outline (path signal 100  6580 -58740  12580 -58740))
      (outline (path signal 100  12580 -58100  12580 -58740))
      (outline (path signal 100  6580 -58100  12580 -58100))
      (outline (path signal 100  -320 -58740  4040 -58740))
      (outline (path signal 100  -320 -58100  -320 -58740))
      (outline (path signal 100  -320 -58100  4040 -58100))
      (outline (path signal 100  6580 -56200  12580 -56200))
      (outline (path signal 100  12580 -55560  12580 -56200))
      (outline (path signal 100  6580 -55560  12580 -55560))
      (outline (path signal 100  -320 -56200  4040 -56200))
      (outline (path signal 100  -320 -55560  -320 -56200))
      (outline (path signal 100  -320 -55560  4040 -55560))
      (outline (path signal 100  6580 -53660  12580 -53660))
      (outline (path signal 100  12580 -53020  12580 -53660))
      (outline (path signal 100  6580 -53020  12580 -53020))
      (outline (path signal 100  -320 -53660  4040 -53660))
      (outline (path signal 100  -320 -53020  -320 -53660))
      (outline (path signal 100  -320 -53020  4040 -53020))
      (outline (path signal 100  6580 -51120  12580 -51120))
      (outline (path signal 100  12580 -50480  12580 -51120))
      (outline (path signal 100  6580 -50480  12580 -50480))
      (outline (path signal 100  -320 -51120  4040 -51120))
      (outline (path signal 100  -320 -50480  -320 -51120))
      (outline (path signal 100  -320 -50480  4040 -50480))
      (outline (path signal 100  6580 -48580  12580 -48580))
      (outline (path signal 100  12580 -47940  12580 -48580))
      (outline (path signal 100  6580 -47940  12580 -47940))
      (outline (path signal 100  -320 -48580  4040 -48580))
      (outline (path signal 100  -320 -47940  -320 -48580))
      (outline (path signal 100  -320 -47940  4040 -47940))
      (outline (path signal 100  6580 -46040  12580 -46040))
      (outline (path signal 100  12580 -45400  12580 -46040))
      (outline (path signal 100  6580 -45400  12580 -45400))
      (outline (path signal 100  -320 -46040  4040 -46040))
      (outline (path signal 100  -320 -45400  -320 -46040))
      (outline (path signal 100  -320 -45400  4040 -45400))
      (outline (path signal 100  6580 -43500  12580 -43500))
      (outline (path signal 100  12580 -42860  12580 -43500))
      (outline (path signal 100  6580 -42860  12580 -42860))
      (outline (path signal 100  -320 -43500  4040 -43500))
      (outline (path signal 100  -320 -42860  -320 -43500))
      (outline (path signal 100  -320 -42860  4040 -42860))
      (outline (path signal 100  6580 -40960  12580 -40960))
      (outline (path signal 100  12580 -40320  12580 -40960))
      (outline (path signal 100  6580 -40320  12580 -40320))
      (outline (path signal 100  -320 -40960  4040 -40960))
      (outline (path signal 100  -320 -40320  -320 -40960))
      (outline (path signal 100  -320 -40320  4040 -40320))
      (outline (path signal 100  6580 -38420  12580 -38420))
      (outline (path signal 100  12580 -37780  12580 -38420))
      (outline (path signal 100  6580 -37780  12580 -37780))
      (outline (path signal 100  -320 -38420  4040 -38420))
      (outline (path signal 100  -320 -37780  -320 -38420))
      (outline (path signal 100  -320 -37780  4040 -37780))
      (outline (path signal 100  6580 -35880  12580 -35880))
      (outline (path signal 100  12580 -35240  12580 -35880))
      (outline (path signal 100  6580 -35240  12580 -35240))
      (outline (path signal 100  -320 -35880  4040 -35880))
      (outline (path signal 100  -320 -35240  -320 -35880))
      (outline (path signal 100  -320 -35240  4040 -35240))
      (outline (path signal 100  6580 -33340  12580 -33340))
      (outline (path signal 100  12580 -32700  12580 -33340))
      (outline (path signal 100  6580 -32700  12580 -32700))
      (outline (path signal 100  -320 -33340  4040 -33340))
      (outline (path signal 100  -320 -32700  -320 -33340))
      (outline (path signal 100  -320 -32700  4040 -32700))
      (outline (path signal 100  6580 -30800  12580 -30800))
      (outline (path signal 100  12580 -30160  12580 -30800))
      (outline (path signal 100  6580 -30160  12580 -30160))
      (outline (path signal 100  -320 -30800  4040 -30800))
      (outline (path signal 100  -320 -30160  -320 -30800))
      (outline (path signal 100  -320 -30160  4040 -30160))
      (outline (path signal 100  6580 -28260  12580 -28260))
      (outline (path signal 100  12580 -27620  12580 -28260))
      (outline (path signal 100  6580 -27620  12580 -27620))
      (outline (path signal 100  -320 -28260  4040 -28260))
      (outline (path signal 100  -320 -27620  -320 -28260))
      (outline (path signal 100  -320 -27620  4040 -27620))
      (outline (path signal 100  6580 -25720  12580 -25720))
      (outline (path signal 100  12580 -25080  12580 -25720))
      (outline (path signal 100  6580 -25080  12580 -25080))
      (outline (path signal 100  -320 -25720  4040 -25720))
      (outline (path signal 100  -320 -25080  -320 -25720))
      (outline (path signal 100  -320 -25080  4040 -25080))
      (outline (path signal 100  6580 -23180  12580 -23180))
      (outline (path signal 100  12580 -22540  12580 -23180))
      (outline (path signal 100  6580 -22540  12580 -22540))
      (outline (path signal 100  -320 -23180  4040 -23180))
      (outline (path signal 100  -320 -22540  -320 -23180))
      (outline (path signal 100  -320 -22540  4040 -22540))
      (outline (path signal 100  6580 -20640  12580 -20640))
      (outline (path signal 100  12580 -20000  12580 -20640))
      (outline (path signal 100  6580 -20000  12580 -20000))
      (outline (path signal 100  -320 -20640  4040 -20640))
      (outline (path signal 100  -320 -20000  -320 -20640))
      (outline (path signal 100  -320 -20000  4040 -20000))
      (outline (path signal 100  6580 -18100  12580 -18100))
      (outline (path signal 100  12580 -17460  12580 -18100))
      (outline (path signal 100  6580 -17460  12580 -17460))
      (outline (path signal 100  -320 -18100  4040 -18100))
      (outline (path signal 100  -320 -17460  -320 -18100))
      (outline (path signal 100  -320 -17460  4040 -17460))
      (outline (path signal 100  6580 -15560  12580 -15560))
      (outline (path signal 100  12580 -14920  12580 -15560))
      (outline (path signal 100  6580 -14920  12580 -14920))
      (outline (path signal 100  -320 -15560  4040 -15560))
      (outline (path signal 100  -320 -14920  -320 -15560))
      (outline (path signal 100  -320 -14920  4040 -14920))
      (outline (path signal 100  6580 -13020  12580 -13020))
      (outline (path signal 100  12580 -12380  12580 -13020))
      (outline (path signal 100  6580 -12380  12580 -12380))
      (outline (path signal 100  -320 -13020  4040 -13020))
      (outline (path signal 100  -320 -12380  -320 -13020))
      (outline (path signal 100  -320 -12380  4040 -12380))
      (outline (path signal 100  6580 -10480  12580 -10480))
      (outline (path signal 100  12580 -9840  12580 -10480))
      (outline (path signal 100  6580 -9840  12580 -9840))
      (outline (path signal 100  -320 -10480  4040 -10480))
      (outline (path signal 100  -320 -9840  -320 -10480))
      (outline (path signal 100  -320 -9840  4040 -9840))
      (outline (path signal 100  6580 -7940  12580 -7940))
      (outline (path signal 100  12580 -7300  12580 -7940))
      (outline (path signal 100  6580 -7300  12580 -7300))
      (outline (path signal 100  -320 -7940  4040 -7940))
      (outline (path signal 100  -320 -7300  -320 -7940))
      (outline (path signal 100  -320 -7300  4040 -7300))
      (outline (path signal 100  6580 -5400  12580 -5400))
      (outline (path signal 100  12580 -4760  12580 -5400))
      (outline (path signal 100  6580 -4760  12580 -4760))
      (outline (path signal 100  -320 -5400  4040 -5400))
      (outline (path signal 100  -320 -4760  -320 -5400))
      (outline (path signal 100  -320 -4760  4040 -4760))
      (outline (path signal 100  6580 -2860  12580 -2860))
      (outline (path signal 100  12580 -2220  12580 -2860))
      (outline (path signal 100  6580 -2220  12580 -2220))
      (outline (path signal 100  -320 -2860  4040 -2860))
      (outline (path signal 100  -320 -2220  -320 -2860))
      (outline (path signal 100  -320 -2220  4040 -2220))
      (outline (path signal 100  6580 -320  12580 -320))
      (outline (path signal 100  12580 320  12580 -320))
      (outline (path signal 100  6580 320  12580 320))
      (outline (path signal 100  -320 -320  4040 -320))
      (outline (path signal 100  -320 320  -320 -320))
      (outline (path signal 100  -320 320  4040 320))
      (outline (path signal 100  4040 635  4675 1270))
      (outline (path signal 100  4040 -62230  4040 635))
      (outline (path signal 100  6580 -62230  4040 -62230))
      (outline (path signal 100  6580 1270  6580 -62230))
      (outline (path signal 100  4675 1270  6580 1270))
      (pin Oval[A]Pad_1700x1700_um 50 2540 -60960)
      (pin Oval[A]Pad_1700x1700_um 49 0 -60960)
      (pin Oval[A]Pad_1700x1700_um 48 2540 -58420)
      (pin Oval[A]Pad_1700x1700_um 47 0 -58420)
      (pin Oval[A]Pad_1700x1700_um 46 2540 -55880)
      (pin Oval[A]Pad_1700x1700_um 45 0 -55880)
      (pin Oval[A]Pad_1700x1700_um 44 2540 -53340)
      (pin Oval[A]Pad_1700x1700_um 43 0 -53340)
      (pin Oval[A]Pad_1700x1700_um 42 2540 -50800)
      (pin Oval[A]Pad_1700x1700_um 41 0 -50800)
      (pin Oval[A]Pad_1700x1700_um 40 2540 -48260)
      (pin Oval[A]Pad_1700x1700_um 39 0 -48260)
      (pin Oval[A]Pad_1700x1700_um 38 2540 -45720)
      (pin Oval[A]Pad_1700x1700_um 37 0 -45720)
      (pin Oval[A]Pad_1700x1700_um 36 2540 -43180)
      (pin Oval[A]Pad_1700x1700_um 35 0 -43180)
      (pin Oval[A]Pad_1700x1700_um 34 2540 -40640)
      (pin Oval[A]Pad_1700x1700_um 33 0 -40640)
      (pin Oval[A]Pad_1700x1700_um 32 2540 -38100)
      (pin Oval[A]Pad_1700x1700_um 31 0 -38100)
      (pin Oval[A]Pad_1700x1700_um 30 2540 -35560)
      (pin Oval[A]Pad_1700x1700_um 29 0 -35560)
      (pin Oval[A]Pad_1700x1700_um 28 2540 -33020)
      (pin Oval[A]Pad_1700x1700_um 27 0 -33020)
      (pin Oval[A]Pad_1700x1700_um 26 2540 -30480)
      (pin Oval[A]Pad_1700x1700_um 25 0 -30480)
      (pin Oval[A]Pad_1700x1700_um 24 2540 -27940)
      (pin Oval[A]Pad_1700x1700_um 23 0 -27940)
      (pin Oval[A]Pad_1700x1700_um 22 2540 -25400)
      (pin Oval[A]Pad_1700x1700_um 21 0 -25400)
      (pin Oval[A]Pad_1700x1700_um 20 2540 -22860)
      (pin Oval[A]Pad_1700x1700_um 19 0 -22860)
      (pin Oval[A]Pad_1700x1700_um 18 2540 -20320)
      (pin Oval[A]Pad_1700x1700_um 17 0 -20320)
      (pin Oval[A]Pad_1700x1700_um 16 2540 -17780)
      (pin Oval[A]Pad_1700x1700_um 15 0 -17780)
      (pin Oval[A]Pad_1700x1700_um 14 2540 -15240)
      (pin Oval[A]Pad_1700x1700_um 13 0 -15240)
      (pin Oval[A]Pad_1700x1700_um 12 2540 -12700)
      (pin Oval[A]Pad_1700x1700_um 11 0 -12700)
      (pin Oval[A]Pad_1700x1700_um 10 2540 -10160)
      (pin Oval[A]Pad_1700x1700_um 9 0 -10160)
      (pin Oval[A]Pad_1700x1700_um 8 2540 -7620)
      (pin Oval[A]Pad_1700x1700_um 7 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 6 2540 -5080)
      (pin Oval[A]Pad_1700x1700_um 5 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 4 2540 -2540)
      (pin Oval[A]Pad_1700x1700_um 3 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 2 2540 0)
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
    )
    (image MountingHole:MountingHole_3.2mm_M3
      (outline (path signal 50  3450 0  3369.34 -741.648  3131.14 -1448.62  2746.52 -2087.85
            2233.48 -2629.46  1616.01 -3048.12  922.973 -3324.25  186.779 -3444.94
            -558.148 -3404.55  -1276.98 -3204.97  -1936.1 -2855.53  -2504.68 -2372.56
            -2956.16 -1778.66  -3269.4 -1101.59  -3429.78 -373.011  -3429.78 373.011
            -3269.4 1101.59  -2956.16 1778.66  -2504.68 2372.56  -1936.1 2855.53
            -1276.98 3204.97  -558.148 3404.55  186.779 3444.94  922.973 3324.25
            1616.01 3048.12  2233.48 2629.46  2746.52 2087.85  3131.14 1448.62
            3369.34 741.648  3450 0))
      (outline (path signal 150  3200 0  3119.77 -712.067  2883.1 -1388.43  2501.86 -1995.17
            1995.17 -2501.86  1388.43 -2883.1  712.067 -3119.77  0 -3200
            -712.067 -3119.77  -1388.43 -2883.1  -1995.17 -2501.86  -2501.86 -1995.17
            -2883.1 -1388.43  -3119.77 -712.067  -3200 0  -3119.77 712.067
            -2883.1 1388.43  -2501.86 1995.17  -1995.17 2501.86  -1388.43 2883.1
            -712.067 3119.77  0 3200  712.067 3119.77  1388.43 2883.1  1995.17 2501.86
            2501.86 1995.17  2883.1 1388.43  3119.77 712.067  3200 0))
      (keepout "" (circle F.Cu 3200))
      (keepout "" (circle B.Cu 3200))
    )
    (image Capacitor_THT:CP_Radial_D5.0mm_P2.50mm
      (outline (path signal 120  -1304.78 1725  -1304.78 1225))
      (outline (path signal 120  -1554.78 1475  -1054.78 1475))
      (outline (path signal 120  3851 284  3851 -284))
      (outline (path signal 120  3811 518  3811 -518))
      (outline (path signal 120  3771 677  3771 -677))
      (outline (path signal 120  3731 805  3731 -805))
      (outline (path signal 120  3691 915  3691 -915))
      (outline (path signal 120  3651 1011  3651 -1011))
      (outline (path signal 120  3611 1098  3611 -1098))
      (outline (path signal 120  3571 1178  3571 -1178))
      (outline (path signal 120  3531 -1040  3531 -1251))
      (outline (path signal 120  3531 1251  3531 1040))
      (outline (path signal 120  3491 -1040  3491 -1319))
      (outline (path signal 120  3491 1319  3491 1040))
      (outline (path signal 120  3451 -1040  3451 -1383))
      (outline (path signal 120  3451 1383  3451 1040))
      (outline (path signal 120  3411 -1040  3411 -1443))
      (outline (path signal 120  3411 1443  3411 1040))
      (outline (path signal 120  3371 -1040  3371 -1500))
      (outline (path signal 120  3371 1500  3371 1040))
      (outline (path signal 120  3331 -1040  3331 -1554))
      (outline (path signal 120  3331 1554  3331 1040))
      (outline (path signal 120  3291 -1040  3291 -1605))
      (outline (path signal 120  3291 1605  3291 1040))
      (outline (path signal 120  3251 -1040  3251 -1653))
      (outline (path signal 120  3251 1653  3251 1040))
      (outline (path signal 120  3211 -1040  3211 -1699))
      (outline (path signal 120  3211 1699  3211 1040))
      (outline (path signal 120  3171 -1040  3171 -1743))
      (outline (path signal 120  3171 1743  3171 1040))
      (outline (path signal 120  3131 -1040  3131 -1785))
      (outline (path signal 120  3131 1785  3131 1040))
      (outline (path signal 120  3091 -1040  3091 -1826))
      (outline (path signal 120  3091 1826  3091 1040))
      (outline (path signal 120  3051 -1040  3051 -1864))
      (outline (path signal 120  3051 1864  3051 1040))
      (outline (path signal 120  3011 -1040  3011 -1901))
      (outline (path signal 120  3011 1901  3011 1040))
      (outline (path signal 120  2971 -1040  2971 -1937))
      (outline (path signal 120  2971 1937  2971 1040))
      (outline (path signal 120  2931 -1040  2931 -1971))
      (outline (path signal 120  2931 1971  2931 1040))
      (outline (path signal 120  2891 -1040  2891 -2004))
      (outline (path signal 120  2891 2004  2891 1040))
      (outline (path signal 120  2851 -1040  2851 -2035))
      (outline (path signal 120  2851 2035  2851 1040))
      (outline (path signal 120  2811 -1040  2811 -2065))
      (outline (path signal 120  2811 2065  2811 1040))
      (outline (path signal 120  2771 -1040  2771 -2095))
      (outline (path signal 120  2771 2095  2771 1040))
      (outline (path signal 120  2731 -1040  2731 -2122))
      (outline (path signal 120  2731 2122  2731 1040))
      (outline (path signal 120  2691 -1040  2691 -2149))
      (outline (path signal 120  2691 2149  2691 1040))
      (outline (path signal 120  2651 -1040  2651 -2175))
      (outline (path signal 120  2651 2175  2651 1040))
      (outline (path signal 120  2611 -1040  2611 -2200))
      (outline (path signal 120  2611 2200  2611 1040))
      (outline (path signal 120  2571 -1040  2571 -2224))
      (outline (path signal 120  2571 2224  2571 1040))
      (outline (path signal 120  2531 -1040  2531 -2247))
      (outline (path signal 120  2531 2247  2531 1040))
      (outline (path signal 120  2491 -1040  2491 -2268))
      (outline (path signal 120  2491 2268  2491 1040))
      (outline (path signal 120  2451 -1040  2451 -2290))
      (outline (path signal 120  2451 2290  2451 1040))
      (outline (path signal 120  2411 -1040  2411 -2310))
      (outline (path signal 120  2411 2310  2411 1040))
      (outline (path signal 120  2371 -1040  2371 -2329))
      (outline (path signal 120  2371 2329  2371 1040))
      (outline (path signal 120  2331 -1040  2331 -2348))
      (outline (path signal 120  2331 2348  2331 1040))
      (outline (path signal 120  2291 -1040  2291 -2365))
      (outline (path signal 120  2291 2365  2291 1040))
      (outline (path signal 120  2251 -1040  2251 -2382))
      (outline (path signal 120  2251 2382  2251 1040))
      (outline (path signal 120  2211 -1040  2211 -2398))
      (outline (path signal 120  2211 2398  2211 1040))
      (outline (path signal 120  2171 -1040  2171 -2414))
      (outline (path signal 120  2171 2414  2171 1040))
      (outline (path signal 120  2131 -1040  2131 -2428))
      (outline (path signal 120  2131 2428  2131 1040))
      (outline (path signal 120  2091 -1040  2091 -2442))
      (outline (path signal 120  2091 2442  2091 1040))
      (outline (path signal 120  2051 -1040  2051 -2455))
      (outline (path signal 120  2051 2455  2051 1040))
      (outline (path signal 120  2011 -1040  2011 -2468))
      (outline (path signal 120  2011 2468  2011 1040))
      (outline (path signal 120  1971 -1040  1971 -2480))
      (outline (path signal 120  1971 2480  1971 1040))
      (outline (path signal 120  1930 -1040  1930 -2491))
      (outline (path signal 120  1930 2491  1930 1040))
      (outline (path signal 120  1890 -1040  1890 -2501))
      (outline (path signal 120  1890 2501  1890 1040))
      (outline (path signal 120  1850 -1040  1850 -2511))
      (outline (path signal 120  1850 2511  1850 1040))
      (outline (path signal 120  1810 -1040  1810 -2520))
      (outline (path signal 120  1810 2520  1810 1040))
      (outline (path signal 120  1770 -1040  1770 -2528))
      (outline (path signal 120  1770 2528  1770 1040))
      (outline (path signal 120  1730 -1040  1730 -2536))
      (outline (path signal 120  1730 2536  1730 1040))
      (outline (path signal 120  1690 -1040  1690 -2543))
      (outline (path signal 120  1690 2543  1690 1040))
      (outline (path signal 120  1650 -1040  1650 -2550))
      (outline (path signal 120  1650 2550  1650 1040))
      (outline (path signal 120  1610 -1040  1610 -2556))
      (outline (path signal 120  1610 2556  1610 1040))
      (outline (path signal 120  1570 -1040  1570 -2561))
      (outline (path signal 120  1570 2561  1570 1040))
      (outline (path signal 120  1530 -1040  1530 -2565))
      (outline (path signal 120  1530 2565  1530 1040))
      (outline (path signal 120  1490 -1040  1490 -2569))
      (outline (path signal 120  1490 2569  1490 1040))
      (outline (path signal 120  1450 2573  1450 -2573))
      (outline (path signal 120  1410 2576  1410 -2576))
      (outline (path signal 120  1370 2578  1370 -2578))
      (outline (path signal 120  1330 2579  1330 -2579))
      (outline (path signal 120  1290 2580  1290 -2580))
      (outline (path signal 120  1250 2580  1250 -2580))
      (outline (path signal 100  -633.605 1337.5  -633.605 837.5))
      (outline (path signal 100  -883.605 1087.5  -383.605 1087.5))
      (outline (path signal 50  4000 0  3920.09 -658.118  3685 -1277.99  3308.41 -1823.59
            2812.18 -2263.21  2225.16 -2571.3  1581.48 -2729.95  918.524 -2729.95
            274.837 -2571.3  -312.178 -2263.21  -808.405 -1823.59  -1185 -1277.99
            -1420.09 -658.118  -1500 0  -1420.09 658.118  -1185 1277.99
            -808.405 1823.59  -312.178 2263.21  274.837 2571.3  918.524 2729.95
            1581.48 2729.95  2225.16 2571.3  2812.18 2263.21  3308.41 1823.59
            3685 1277.99  3920.09 658.118  4000 0))
      (outline (path signal 120  3870 0  3787.69 -651.568  3545.92 -1262.19  3159.9 -1793.51
            2653.87 -2212.14  2059.62 -2491.77  1414.51 -2614.83  759.061 -2573.59
            134.458 -2370.65  -420.051 -2018.74  -869.625 -1540  -1186.01 -964.486
            -1349.34 -328.373  -1349.34 328.373  -1186.01 964.486  -869.625 1540
            -420.051 2018.74  134.458 2370.65  759.061 2573.59  1414.51 2614.83
            2059.62 2491.77  2653.87 2212.14  3159.9 1793.51  3545.92 1262.19
            3787.69 651.568  3870 0))
      (outline (path signal 100  3750 0  3671.46 -621.725  3440.77 -1204.38  3072.42 -1711.37
            2589.57 -2110.82  2022.54 -2377.64  1406.98 -2495.07  781.547 -2455.72
            185.552 -2262.07  -343.56 -1926.28  -772.542 -1469.46  -1074.44 -920.311
            -1230.29 -313.333  -1230.29 313.333  -1074.44 920.311  -772.542 1469.46
            -343.56 1926.28  185.552 2262.07  781.547 2455.72  1406.98 2495.07
            2022.54 2377.64  2589.57 2110.82  3072.42 1711.37  3440.77 1204.38
            3671.46 621.725  3750 0))
      (pin Round[A]Pad_1600_um 2 2500 0)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image Capacitor_THT:C_Disc_D3.0mm_W1.6mm_P2.50mm
      (outline (path signal 50  3550 1050  -1050 1050))
      (outline (path signal 50  3550 -1050  3550 1050))
      (outline (path signal 50  -1050 -1050  3550 -1050))
      (outline (path signal 50  -1050 1050  -1050 -1050))
      (outline (path signal 120  621 -920  1879 -920))
      (outline (path signal 120  621 920  1879 920))
      (outline (path signal 100  2750 800  -250 800))
      (outline (path signal 100  2750 -800  2750 800))
      (outline (path signal 100  -250 -800  2750 -800))
      (outline (path signal 100  -250 800  -250 -800))
      (pin Round[A]Pad_1600_um 2 2500 0)
      (pin Round[A]Pad_1600_um 1 0 0)
    )
    (padstack Round[A]Pad_1440_um
      (shape (circle F.Cu 1440))
      (shape (circle B.Cu 1440))
      (attach off)
    )
    (padstack Round[A]Pad_1500_um
      (shape (circle F.Cu 1500))
      (shape (circle B.Cu 1500))
      (attach off)
    )
    (padstack Round[A]Pad_1600_um
      (shape (circle F.Cu 1600))
      (shape (circle B.Cu 1600))
      (attach off)
    )
    (padstack Round[T]Pad_2000_um
      (shape (circle F.Cu 2000))
      (attach off)
    )
    (padstack Oval[A]Pad_1600x1600_um
      (shape (path F.Cu 1600  0 0  0 0))
      (shape (path B.Cu 1600  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1700x1700_um
      (shape (path F.Cu 1700  0 0  0 0))
      (shape (path B.Cu 1700  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_3000x2000_um
      (shape (path F.Cu 2000  -500 0  500 0))
      (shape (path B.Cu 2000  -500 0  500 0))
      (attach off)
    )
    (padstack Oval[A]Pad_2000x3000_um
      (shape (path F.Cu 2000  0 -500  0 500))
      (shape (path B.Cu 2000  0 -500  0 500))
      (attach off)
    )
    (padstack Rect[A]Pad_1500x1500_um
      (shape (rect F.Cu -750 -750 750 750))
      (shape (rect B.Cu -750 -750 750 750))
      (attach off)
    )
    (padstack Rect[A]Pad_1600x1600_um
      (shape (rect F.Cu -800 -800 800 800))
      (shape (rect B.Cu -800 -800 800 800))
      (attach off)
    )
    (padstack Rect[A]Pad_1700x1700_um
      (shape (rect F.Cu -850 -850 850 850))
      (shape (rect B.Cu -850 -850 850 850))
      (attach off)
    )
    (padstack "Via[0-1]_800:400_um"
      (shape (circle F.Cu 800))
      (shape (circle B.Cu 800))
      (attach off)
    )
  )
  (network
    (net GND
      (pins J5-14 J4-14 NT1-2 U5-1 U4-2 U3-8 U3-5 U3-4 U2-7 U2-13 U2-12 U2-10 U2-9
        J1-50 J1-48 C5-1 C4-1 C3-1 C1-2)
    )
    (net VCC
      (pins J5-13 J4-13 U6-1 U5-21 U4-3 U3-16 U2-14 U1-8 J1-1 C6-2 C5-2 C4-2 C3-2
        C2-2 C1-1)
    )
    (net "Net-(C7-Pad2)"
      (pins R4-2 C7-2)
    )
    (net "Net-(C7-Pad1)"
      (pins RV1-2 C7-1)
    )
    (net "Net-(C8-Pad1)"
      (pins U6-7 U1-3 C8-1)
    )
    (net "Net-(C9-Pad2)"
      (pins R5-2 C9-2)
    )
    (net "Net-(C9-Pad1)"
      (pins RV2-2 C9-1)
    )
    (net /~IOREQ
      (pins U2-4 U2-2 J1-41)
    )
    (net /~WR
      (pins U2-1 J1-37)
    )
    (net /~RESET
      (pins U5-24 J1-36)
    )
    (net /~RD
      (pins U2-5 J1-35)
    )
    (net /A7
      (pins U3-6 J1-33)
    )
    (net /A6
      (pins U3-3 J1-31)
    )
    (net /A5
      (pins U3-2 J1-29)
    )
    (net /A4
      (pins U3-1 J1-27)
    )
    (net /A0
      (pins U5-37 J1-19)
    )
    (net /D7
      (pins U5-8 J1-17)
    )
    (net /D6
      (pins U5-7 J1-15)
    )
    (net /D5
      (pins U5-6 J1-13)
    )
    (net /D4
      (pins U5-5 J1-11)
    )
    (net /D3
      (pins U5-4 J1-9)
    )
    (net /D2
      (pins U5-3 J1-7)
    )
    (net /D1
      (pins U5-2 J1-5)
    )
    (net /D0
      (pins U5-40 J1-3)
    )
    (net "Net-(J2-Pad10)"
      (pins U5-34 J2-16 J2-14 J2-12 J2-10 J2-8 J2-6 J2-4 J2-2)
    )
    (net /$F0
      (pins U3-7 J2-15)
    )
    (net /$E0
      (pins U3-9 J2-13)
    )
    (net /$D0
      (pins U3-10 J2-11)
    )
    (net /$C0
      (pins U3-11 J2-9)
    )
    (net /$B0
      (pins U3-12 J2-7)
    )
    (net /$A0
      (pins U3-13 J2-5)
    )
    (net /$90
      (pins U3-14 J2-3)
    )
    (net /$80
      (pins U3-15 J2-1)
    )
    (net "Net-(J3-Pad2)"
      (pins R5-1 R4-1 J3-5 J3-2)
    )
    (net /IOA1
      (pins J4-2 U5-15)
    )
    (net /IOA3
      (pins J4-4 U5-13)
    )
    (net /IOA5
      (pins J4-6 U5-11)
    )
    (net /IOA7
      (pins J4-8 U5-9)
    )
    (net /~IRQ
      (pins J5-12 J4-12 U5-25)
    )
    (net /IOA6
      (pins J4-7 U5-10)
    )
    (net /IOA4
      (pins J4-5 U5-12)
    )
    (net /IOA2
      (pins J4-3 U5-14)
    )
    (net /IOA0
      (pins J4-1 U5-16)
    )
    (net /IOB1
      (pins J5-2 U5-27)
    )
    (net /IOB3
      (pins J5-4 U5-29)
    )
    (net /IOB5
      (pins J5-6 U5-31)
    )
    (net /IOB7
      (pins J5-8 U5-33)
    )
    (net /IOB6
      (pins J5-7 U5-32)
    )
    (net /IOB4
      (pins J5-5 U5-30)
    )
    (net /IOB2
      (pins J5-3 U5-28)
    )
    (net /IOB0
      (pins J5-1 U5-26)
    )
    (net "Net-(R1-Pad2)"
      (pins U5-20 R1-2)
    )
    (net "Net-(R1-Pad1)"
      (pins RV1-1 R3-1 R2-1 R1-1)
    )
    (net "Net-(R2-Pad2)"
      (pins U5-19 R2-2)
    )
    (net "Net-(R3-Pad2)"
      (pins U5-18 R3-2)
    )
    (net "Net-(RV2-Pad1)"
      (pins U1-7 U1-6 RV2-1)
    )
    (net "Net-(U1-Pad1)"
      (pins U6-8 U1-2 U1-1)
    )
    (net "Net-(U1-Pad5)"
      (pins U6-2 U1-5)
    )
    (net /~IORD
      (pins U5-36 U2-6)
    )
    (net /~IOWR
      (pins U5-35 U2-3)
    )
    (net "Net-(U4-Pad1)"
      (pins U5-38 U4-1)
    )
    (net "Net-(U5-Pad39)"
      (pins U6-5 U5-39)
    )
    (net "Net-(U5-Pad23)"
      (pins U6-4 U5-23)
    )
    (net "Net-(U5-Pad22)"
      (pins U6-3 U5-22)
    )
    (net GNDA
      (pins NT1-1 U6-6 U5-17 U1-4 RV2-3 RV1-3 J3-1 C8-2 C6-1 C2-1)
    )
    (class kicad_default "" /$80 /$90 /$A0 /$B0 /$C0 /$D0 /$E0 /$F0 /+12V
      "/-12V" /A0 /A1 /A10 /A11 /A12 /A13 /A14 /A15 /A2 /A3 /A4 /A5 /A6 /A7
      /A8 /A9 /CLK /D0 /D1 /D2 /D3 /D4 /D5 /D6 /D7 /IOA0 /IOA1 /IOA2 /IOA3
      /IOA4 /IOA5 /IOA6 /IOA7 /IOB0 /IOB1 /IOB2 /IOB3 /IOB4 /IOB5 /IOB6 /IOB7
      /SCLOCK /~EXTON /~INT /~IORD /~IOREQ /~IOWR /~IRQ /~M1 /~MREQ /~MUX
      /~NMI /~RAS0 /~RAS1 /~RD /~RESET /~RFSH /~ROMDS0 /~ROMDS1 /~ROMDS2 /~ROMDS3
      /~WAIT /~WE /~WR "Net-(C7-Pad1)" "Net-(C7-Pad2)" "Net-(C8-Pad1)" "Net-(C9-Pad1)"
      "Net-(C9-Pad2)" "Net-(J2-Pad10)" "Net-(J3-Pad2)" "Net-(J3-Pad3)" "Net-(J3-Pad4)"
      "Net-(J4-Pad10)" "Net-(J4-Pad11)" "Net-(J4-Pad5)" "Net-(J4-Pad6)" "Net-(J4-Pad9)"
      "Net-(J5-Pad10)" "Net-(J5-Pad11)" "Net-(J5-Pad5)" "Net-(J5-Pad6)" "Net-(J5-Pad9)"
      "Net-(R1-Pad1)" "Net-(R1-Pad2)" "Net-(R2-Pad2)" "Net-(R3-Pad2)" "Net-(RV2-Pad1)"
      "Net-(U1-Pad1)" "Net-(U1-Pad5)" "Net-(U2-Pad11)" "Net-(U2-Pad8)" "Net-(U4-Pad1)"
      "Net-(U5-Pad22)" "Net-(U5-Pad23)" "Net-(U5-Pad39)"
      (circuit
        (use_via Via[0-1]_800:400_um)
      )
      (rule
        (width 250)
        (clearance 200.1)
      )
    )
    (class BOLD GND GNDA VCC
      (circuit
        (use_via Via[0-1]_800:400_um)
      )
      (rule
        (width 600)
        (clearance 200.1)
      )
    )
  )
  (wiring
  )
)
