// Seed: 1102772619
module module_0;
  wire id_1;
  assign module_1.type_0 = 0;
  wire id_2;
  wire id_3;
endmodule
module module_1 (
    input  tri0 id_0,
    output wand id_1
);
  generate
    always while (1) $display(id_0);
  endgenerate
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  module_0 modCall_1 ();
  assign id_2 = id_3[1'h0 : 1&1] ? 1 : (id_2);
  wire id_4;
  wire id_5;
endmodule
