0.7
2020.2
Jun 10 2021
20:04:57
C:/Users/chenq/MAG/code/vitisHLS/AxiBram/solution1/sim/verilog/AESL_autobram_res.v,1694437629,systemVerilog,,,,AESL_autobram_res,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/chenq/MAG/code/vitisHLS/AxiBram/solution1/sim/verilog/AESL_autobram_x.v,1694437629,systemVerilog,,,,AESL_autobram_x,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/chenq/MAG/code/vitisHLS/AxiBram/solution1/sim/verilog/AESL_axi_slave_CRTL_BUS.v,1694437629,systemVerilog,,,,AESL_axi_slave_CRTL_BUS,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/chenq/MAG/code/vitisHLS/AxiBram/solution1/sim/verilog/crazyFunction.autotb.v,1694437629,systemVerilog,,,C:/Users/chenq/MAG/code/vitisHLS/AxiBram/solution1/sim/verilog/fifo_para.vh,apatb_crazyFunction_top,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/chenq/MAG/code/vitisHLS/AxiBram/solution1/sim/verilog/crazyFunction.v,1694437585,systemVerilog,,,,crazyFunction,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/chenq/MAG/code/vitisHLS/AxiBram/solution1/sim/verilog/crazyFunction_CRTL_BUS_s_axi.v,1694437585,systemVerilog,,,,crazyFunction_CRTL_BUS_s_axi,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/chenq/MAG/code/vitisHLS/AxiBram/solution1/sim/verilog/crazyFunction_fadd_32ns_32ns_32_5_full_dsp_1.v,1694437585,systemVerilog,,,,crazyFunction_fadd_32ns_32ns_32_5_full_dsp_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/chenq/MAG/code/vitisHLS/AxiBram/solution1/sim/verilog/crazyFunction_flow_control_loop_pipe.v,1694437585,systemVerilog,,,,crazyFunction_flow_control_loop_pipe,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/chenq/MAG/code/vitisHLS/AxiBram/solution1/sim/verilog/csv_file_dump.svh,1694437629,verilog,,,,,,,,,,,,
C:/Users/chenq/MAG/code/vitisHLS/AxiBram/solution1/sim/verilog/dataflow_monitor.sv,1694437629,systemVerilog,C:/Users/chenq/MAG/code/vitisHLS/AxiBram/solution1/sim/verilog/nodf_module_interface.svh;C:/Users/chenq/MAG/code/vitisHLS/AxiBram/solution1/sim/verilog/upc_loop_interface.svh,,C:/Users/chenq/MAG/code/vitisHLS/AxiBram/solution1/sim/verilog/dump_file_agent.svh;C:/Users/chenq/MAG/code/vitisHLS/AxiBram/solution1/sim/verilog/csv_file_dump.svh;C:/Users/chenq/MAG/code/vitisHLS/AxiBram/solution1/sim/verilog/sample_agent.svh;C:/Users/chenq/MAG/code/vitisHLS/AxiBram/solution1/sim/verilog/loop_sample_agent.svh;C:/Users/chenq/MAG/code/vitisHLS/AxiBram/solution1/sim/verilog/sample_manager.svh;C:/Users/chenq/MAG/code/vitisHLS/AxiBram/solution1/sim/verilog/nodf_module_interface.svh;C:/Users/chenq/MAG/code/vitisHLS/AxiBram/solution1/sim/verilog/nodf_module_monitor.svh;C:/Users/chenq/MAG/code/vitisHLS/AxiBram/solution1/sim/verilog/upc_loop_interface.svh;C:/Users/chenq/MAG/code/vitisHLS/AxiBram/solution1/sim/verilog/upc_loop_monitor.svh,$unit_dataflow_monitor_sv;dataflow_monitor,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/chenq/MAG/code/vitisHLS/AxiBram/solution1/sim/verilog/dump_file_agent.svh,1694437629,verilog,,,,,,,,,,,,
C:/Users/chenq/MAG/code/vitisHLS/AxiBram/solution1/sim/verilog/fifo_para.vh,1694437629,verilog,,,,,,,,,,,,
C:/Users/chenq/MAG/code/vitisHLS/AxiBram/solution1/sim/verilog/ip/xil_defaultlib/crazyFunction_fadd_32ns_32ns_32_5_full_dsp_1_ip.v,1694437638,systemVerilog,,,,crazyFunction_fadd_32ns_32ns_32_5_full_dsp_1_ip,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/chenq/MAG/code/vitisHLS/AxiBram/solution1/sim/verilog/loop_sample_agent.svh,1694437629,verilog,,,,,,,,,,,,
C:/Users/chenq/MAG/code/vitisHLS/AxiBram/solution1/sim/verilog/nodf_module_interface.svh,1694437629,verilog,,,,nodf_module_intf,,,,,,,,
C:/Users/chenq/MAG/code/vitisHLS/AxiBram/solution1/sim/verilog/nodf_module_monitor.svh,1694437629,verilog,,,,,,,,,,,,
C:/Users/chenq/MAG/code/vitisHLS/AxiBram/solution1/sim/verilog/sample_agent.svh,1694437629,verilog,,,,,,,,,,,,
C:/Users/chenq/MAG/code/vitisHLS/AxiBram/solution1/sim/verilog/sample_manager.svh,1694437629,verilog,,,,,,,,,,,,
C:/Users/chenq/MAG/code/vitisHLS/AxiBram/solution1/sim/verilog/upc_loop_interface.svh,1694437629,verilog,,,,upc_loop_intf,,,,,,,,
C:/Users/chenq/MAG/code/vitisHLS/AxiBram/solution1/sim/verilog/upc_loop_monitor.svh,1694437629,verilog,,,,,,,,,,,,
