Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Oct 10 01:07:39 2024
| Host         : Kashfy-yoga7 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 32 register/latch pins with no clock driven by root clock pin: claire/ddd/FSM_sequential_state_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: claire/ddd/FSM_sequential_state_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: claire/ddd/FSM_sequential_state_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: claire/fiftyHzclk/clk_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: claire/oneHzclk/clk_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: claire/thirtyHzclk/clk_reg/Q (HIGH)

 There are 115 register/latch pins with no clock driven by root clock pin: clk6p25m/reg_clock_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kashfy/nolabel_line74/get_fps_clock/reg_clock_reg/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: sk/clk1000hz/reg_clock_reg/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: tim/b/clk1k/reg_clock_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 490 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.657        0.000                      0                  819        0.096        0.000                      0                  819        4.500        0.000                       0                   444  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.657        0.000                      0                  819        0.096        0.000                      0                  819        4.500        0.000                       0                   444  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.657ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.096ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.657ns  (required time - arrival time)
  Source:                 clk6hz/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk6hz/reg_clock_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.999ns  (logic 1.793ns (35.866%)  route 3.206ns (64.134%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.553     5.074    clk6hz/CLOCK_IBUF_BUFG
    SLICE_X33Y30         FDRE                                         r  clk6hz/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y30         FDRE (Prop_fdre_C_Q)         0.456     5.530 f  clk6hz/count_reg[0]/Q
                         net (fo=2, routed)           0.950     6.481    clk6hz/count_reg[0]
    SLICE_X32Y33         LUT3 (Prop_lut3_I2_O)        0.124     6.605 r  clk6hz/count[0]_i_16__3/O
                         net (fo=1, routed)           0.000     6.605    clk6hz/count[0]_i_16__3_n_0
    SLICE_X32Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.137 r  clk6hz/count_reg[0]_i_8__2/CO[3]
                         net (fo=1, routed)           0.000     7.137    clk6hz/count_reg[0]_i_8__2_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.251 r  clk6hz/count_reg[0]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000     7.251    clk6hz/count_reg[0]_i_3__2_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.479 r  clk6hz/count_reg[0]_i_1__2/CO[2]
                         net (fo=33, routed)          1.733     9.212    clk6hz/clear
    SLICE_X29Y28         LUT2 (Prop_lut2_I0_O)        0.339     9.551 r  clk6hz/reg_clock_i_1__2/O
                         net (fo=1, routed)           0.523    10.073    clk6hz/reg_clock_i_1__2_n_0
    SLICE_X29Y28         FDRE                                         r  clk6hz/reg_clock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.435    14.776    clk6hz/CLOCK_IBUF_BUFG
    SLICE_X29Y28         FDRE                                         r  clk6hz/reg_clock_reg/C
                         clock pessimism              0.260    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X29Y28         FDRE (Setup_fdre_C_D)       -0.270    14.731    clk6hz/reg_clock_reg
  -------------------------------------------------------------------
                         required time                         14.731    
                         arrival time                         -10.073    
  -------------------------------------------------------------------
                         slack                                  4.657    

Slack (MET) :             5.415ns  (required time - arrival time)
  Source:                 claire/ddd/x_green_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            claire/ddd/x_green_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.344ns  (logic 1.188ns (27.345%)  route 3.156ns (72.655%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.565     5.086    claire/ddd/CLOCK_IBUF_BUFG
    SLICE_X39Y43         FDSE                                         r  claire/ddd/x_green_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y43         FDSE (Prop_fdse_C_Q)         0.456     5.542 r  claire/ddd/x_green_reg[3]/Q
                         net (fo=6, routed)           0.840     6.382    claire/ddd/x_green_reg_n_0_[3]
    SLICE_X40Y43         LUT4 (Prop_lut4_I0_O)        0.124     6.506 r  claire/ddd/FSM_sequential_state[2]_i_7/O
                         net (fo=3, routed)           0.673     7.178    claire/ddd/FSM_sequential_state[2]_i_7_n_0
    SLICE_X39Y44         LUT5 (Prop_lut5_I0_O)        0.152     7.330 r  claire/ddd/x_green[6]_i_4/O
                         net (fo=2, routed)           0.828     8.158    claire/ddd/x_green[6]_i_4_n_0
    SLICE_X39Y45         LUT6 (Prop_lut6_I0_O)        0.332     8.490 r  claire/ddd/x_green[6]_i_3/O
                         net (fo=3, routed)           0.161     8.651    claire/ddd/x_green[6]_i_3_n_0
    SLICE_X39Y45         LUT5 (Prop_lut5_I0_O)        0.124     8.775 r  claire/ddd/x_green[6]_i_1/O
                         net (fo=6, routed)           0.656     9.431    claire/ddd/x_green[6]_i_1_n_0
    SLICE_X39Y43         FDSE                                         r  claire/ddd/x_green_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.445    14.786    claire/ddd/CLOCK_IBUF_BUFG
    SLICE_X39Y43         FDSE                                         r  claire/ddd/x_green_reg[0]/C
                         clock pessimism              0.300    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X39Y43         FDSE (Setup_fdse_C_CE)      -0.205    14.846    claire/ddd/x_green_reg[0]
  -------------------------------------------------------------------
                         required time                         14.846    
                         arrival time                          -9.431    
  -------------------------------------------------------------------
                         slack                                  5.415    

Slack (MET) :             5.415ns  (required time - arrival time)
  Source:                 claire/ddd/x_green_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            claire/ddd/x_green_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.344ns  (logic 1.188ns (27.345%)  route 3.156ns (72.655%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.565     5.086    claire/ddd/CLOCK_IBUF_BUFG
    SLICE_X39Y43         FDSE                                         r  claire/ddd/x_green_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y43         FDSE (Prop_fdse_C_Q)         0.456     5.542 r  claire/ddd/x_green_reg[3]/Q
                         net (fo=6, routed)           0.840     6.382    claire/ddd/x_green_reg_n_0_[3]
    SLICE_X40Y43         LUT4 (Prop_lut4_I0_O)        0.124     6.506 r  claire/ddd/FSM_sequential_state[2]_i_7/O
                         net (fo=3, routed)           0.673     7.178    claire/ddd/FSM_sequential_state[2]_i_7_n_0
    SLICE_X39Y44         LUT5 (Prop_lut5_I0_O)        0.152     7.330 r  claire/ddd/x_green[6]_i_4/O
                         net (fo=2, routed)           0.828     8.158    claire/ddd/x_green[6]_i_4_n_0
    SLICE_X39Y45         LUT6 (Prop_lut6_I0_O)        0.332     8.490 r  claire/ddd/x_green[6]_i_3/O
                         net (fo=3, routed)           0.161     8.651    claire/ddd/x_green[6]_i_3_n_0
    SLICE_X39Y45         LUT5 (Prop_lut5_I0_O)        0.124     8.775 r  claire/ddd/x_green[6]_i_1/O
                         net (fo=6, routed)           0.656     9.431    claire/ddd/x_green[6]_i_1_n_0
    SLICE_X39Y43         FDSE                                         r  claire/ddd/x_green_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.445    14.786    claire/ddd/CLOCK_IBUF_BUFG
    SLICE_X39Y43         FDSE                                         r  claire/ddd/x_green_reg[1]/C
                         clock pessimism              0.300    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X39Y43         FDSE (Setup_fdse_C_CE)      -0.205    14.846    claire/ddd/x_green_reg[1]
  -------------------------------------------------------------------
                         required time                         14.846    
                         arrival time                          -9.431    
  -------------------------------------------------------------------
                         slack                                  5.415    

Slack (MET) :             5.415ns  (required time - arrival time)
  Source:                 claire/ddd/x_green_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            claire/ddd/x_green_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.344ns  (logic 1.188ns (27.345%)  route 3.156ns (72.655%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.565     5.086    claire/ddd/CLOCK_IBUF_BUFG
    SLICE_X39Y43         FDSE                                         r  claire/ddd/x_green_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y43         FDSE (Prop_fdse_C_Q)         0.456     5.542 r  claire/ddd/x_green_reg[3]/Q
                         net (fo=6, routed)           0.840     6.382    claire/ddd/x_green_reg_n_0_[3]
    SLICE_X40Y43         LUT4 (Prop_lut4_I0_O)        0.124     6.506 r  claire/ddd/FSM_sequential_state[2]_i_7/O
                         net (fo=3, routed)           0.673     7.178    claire/ddd/FSM_sequential_state[2]_i_7_n_0
    SLICE_X39Y44         LUT5 (Prop_lut5_I0_O)        0.152     7.330 r  claire/ddd/x_green[6]_i_4/O
                         net (fo=2, routed)           0.828     8.158    claire/ddd/x_green[6]_i_4_n_0
    SLICE_X39Y45         LUT6 (Prop_lut6_I0_O)        0.332     8.490 r  claire/ddd/x_green[6]_i_3/O
                         net (fo=3, routed)           0.161     8.651    claire/ddd/x_green[6]_i_3_n_0
    SLICE_X39Y45         LUT5 (Prop_lut5_I0_O)        0.124     8.775 r  claire/ddd/x_green[6]_i_1/O
                         net (fo=6, routed)           0.656     9.431    claire/ddd/x_green[6]_i_1_n_0
    SLICE_X39Y43         FDSE                                         r  claire/ddd/x_green_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.445    14.786    claire/ddd/CLOCK_IBUF_BUFG
    SLICE_X39Y43         FDSE                                         r  claire/ddd/x_green_reg[2]/C
                         clock pessimism              0.300    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X39Y43         FDSE (Setup_fdse_C_CE)      -0.205    14.846    claire/ddd/x_green_reg[2]
  -------------------------------------------------------------------
                         required time                         14.846    
                         arrival time                          -9.431    
  -------------------------------------------------------------------
                         slack                                  5.415    

Slack (MET) :             5.415ns  (required time - arrival time)
  Source:                 claire/ddd/x_green_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            claire/ddd/x_green_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.344ns  (logic 1.188ns (27.345%)  route 3.156ns (72.655%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.565     5.086    claire/ddd/CLOCK_IBUF_BUFG
    SLICE_X39Y43         FDSE                                         r  claire/ddd/x_green_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y43         FDSE (Prop_fdse_C_Q)         0.456     5.542 r  claire/ddd/x_green_reg[3]/Q
                         net (fo=6, routed)           0.840     6.382    claire/ddd/x_green_reg_n_0_[3]
    SLICE_X40Y43         LUT4 (Prop_lut4_I0_O)        0.124     6.506 r  claire/ddd/FSM_sequential_state[2]_i_7/O
                         net (fo=3, routed)           0.673     7.178    claire/ddd/FSM_sequential_state[2]_i_7_n_0
    SLICE_X39Y44         LUT5 (Prop_lut5_I0_O)        0.152     7.330 r  claire/ddd/x_green[6]_i_4/O
                         net (fo=2, routed)           0.828     8.158    claire/ddd/x_green[6]_i_4_n_0
    SLICE_X39Y45         LUT6 (Prop_lut6_I0_O)        0.332     8.490 r  claire/ddd/x_green[6]_i_3/O
                         net (fo=3, routed)           0.161     8.651    claire/ddd/x_green[6]_i_3_n_0
    SLICE_X39Y45         LUT5 (Prop_lut5_I0_O)        0.124     8.775 r  claire/ddd/x_green[6]_i_1/O
                         net (fo=6, routed)           0.656     9.431    claire/ddd/x_green[6]_i_1_n_0
    SLICE_X39Y43         FDSE                                         r  claire/ddd/x_green_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.445    14.786    claire/ddd/CLOCK_IBUF_BUFG
    SLICE_X39Y43         FDSE                                         r  claire/ddd/x_green_reg[3]/C
                         clock pessimism              0.300    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X39Y43         FDSE (Setup_fdse_C_CE)      -0.205    14.846    claire/ddd/x_green_reg[3]
  -------------------------------------------------------------------
                         required time                         14.846    
                         arrival time                          -9.431    
  -------------------------------------------------------------------
                         slack                                  5.415    

Slack (MET) :             5.492ns  (required time - arrival time)
  Source:                 claire/ddd/y_red_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            claire/ddd/oled_data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.478ns  (logic 1.232ns (27.513%)  route 3.246ns (72.487%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.569     5.090    claire/ddd/CLOCK_IBUF_BUFG
    SLICE_X48Y42         FDSE                                         r  claire/ddd/y_red_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y42         FDSE (Prop_fdse_C_Q)         0.456     5.546 f  claire/ddd/y_red_reg[4]/Q
                         net (fo=6, routed)           1.243     6.790    claire/ddd/y_red[4]
    SLICE_X48Y42         LUT6 (Prop_lut6_I5_O)        0.124     6.914 r  claire/ddd/red_L2_carry_i_2/O
                         net (fo=1, routed)           0.529     7.443    claire/ddd/red_L2_carry_i_2_n_0
    SLICE_X50Y42         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     7.847 f  claire/ddd/red_L2_carry/CO[3]
                         net (fo=1, routed)           1.029     8.876    claire/ddd/red_L2
    SLICE_X48Y43         LUT6 (Prop_lut6_I2_O)        0.124     9.000 r  claire/ddd/oled_data[15]_i_5__0/O
                         net (fo=2, routed)           0.444     9.444    claire/ddd/oled_data[15]_i_5__0_n_0
    SLICE_X48Y43         LUT4 (Prop_lut4_I3_O)        0.124     9.568 r  claire/ddd/oled_data[10]_i_1__2/O
                         net (fo=1, routed)           0.000     9.568    claire/ddd/p_0_in_0[10]
    SLICE_X48Y43         FDRE                                         r  claire/ddd/oled_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.451    14.792    claire/ddd/CLOCK_IBUF_BUFG
    SLICE_X48Y43         FDRE                                         r  claire/ddd/oled_data_reg[10]/C
                         clock pessimism              0.274    15.066    
                         clock uncertainty           -0.035    15.031    
    SLICE_X48Y43         FDRE (Setup_fdre_C_D)        0.029    15.060    claire/ddd/oled_data_reg[10]
  -------------------------------------------------------------------
                         required time                         15.060    
                         arrival time                          -9.568    
  -------------------------------------------------------------------
                         slack                                  5.492    

Slack (MET) :             5.512ns  (required time - arrival time)
  Source:                 claire/ddd/y_red_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            claire/ddd/oled_data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.504ns  (logic 1.258ns (27.932%)  route 3.246ns (72.068%))
  Logic Levels:           4  (CARRY4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.569     5.090    claire/ddd/CLOCK_IBUF_BUFG
    SLICE_X48Y42         FDSE                                         r  claire/ddd/y_red_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y42         FDSE (Prop_fdse_C_Q)         0.456     5.546 f  claire/ddd/y_red_reg[4]/Q
                         net (fo=6, routed)           1.243     6.790    claire/ddd/y_red[4]
    SLICE_X48Y42         LUT6 (Prop_lut6_I5_O)        0.124     6.914 r  claire/ddd/red_L2_carry_i_2/O
                         net (fo=1, routed)           0.529     7.443    claire/ddd/red_L2_carry_i_2_n_0
    SLICE_X50Y42         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     7.847 r  claire/ddd/red_L2_carry/CO[3]
                         net (fo=1, routed)           1.029     8.876    claire/ddd/red_L2
    SLICE_X48Y43         LUT6 (Prop_lut6_I2_O)        0.124     9.000 f  claire/ddd/oled_data[15]_i_5__0/O
                         net (fo=2, routed)           0.444     9.444    claire/ddd/oled_data[15]_i_5__0_n_0
    SLICE_X48Y43         LUT5 (Prop_lut5_I4_O)        0.150     9.594 r  claire/ddd/oled_data[15]_i_1__2/O
                         net (fo=1, routed)           0.000     9.594    claire/ddd/p_0_in_0[15]
    SLICE_X48Y43         FDRE                                         r  claire/ddd/oled_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.451    14.792    claire/ddd/CLOCK_IBUF_BUFG
    SLICE_X48Y43         FDRE                                         r  claire/ddd/oled_data_reg[15]/C
                         clock pessimism              0.274    15.066    
                         clock uncertainty           -0.035    15.031    
    SLICE_X48Y43         FDRE (Setup_fdre_C_D)        0.075    15.106    claire/ddd/oled_data_reg[15]
  -------------------------------------------------------------------
                         required time                         15.106    
                         arrival time                          -9.594    
  -------------------------------------------------------------------
                         slack                                  5.512    

Slack (MET) :             5.572ns  (required time - arrival time)
  Source:                 claire/ddd/x_green_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            claire/ddd/x_green_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.163ns  (logic 1.188ns (28.538%)  route 2.975ns (71.462%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.565     5.086    claire/ddd/CLOCK_IBUF_BUFG
    SLICE_X39Y43         FDSE                                         r  claire/ddd/x_green_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y43         FDSE (Prop_fdse_C_Q)         0.456     5.542 r  claire/ddd/x_green_reg[3]/Q
                         net (fo=6, routed)           0.840     6.382    claire/ddd/x_green_reg_n_0_[3]
    SLICE_X40Y43         LUT4 (Prop_lut4_I0_O)        0.124     6.506 r  claire/ddd/FSM_sequential_state[2]_i_7/O
                         net (fo=3, routed)           0.673     7.178    claire/ddd/FSM_sequential_state[2]_i_7_n_0
    SLICE_X39Y44         LUT5 (Prop_lut5_I0_O)        0.152     7.330 r  claire/ddd/x_green[6]_i_4/O
                         net (fo=2, routed)           0.828     8.158    claire/ddd/x_green[6]_i_4_n_0
    SLICE_X39Y45         LUT6 (Prop_lut6_I0_O)        0.332     8.490 r  claire/ddd/x_green[6]_i_3/O
                         net (fo=3, routed)           0.161     8.651    claire/ddd/x_green[6]_i_3_n_0
    SLICE_X39Y45         LUT5 (Prop_lut5_I0_O)        0.124     8.775 r  claire/ddd/x_green[6]_i_1/O
                         net (fo=6, routed)           0.474     9.249    claire/ddd/x_green[6]_i_1_n_0
    SLICE_X37Y44         FDRE                                         r  claire/ddd/x_green_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.445    14.786    claire/ddd/CLOCK_IBUF_BUFG
    SLICE_X37Y44         FDRE                                         r  claire/ddd/x_green_reg[4]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X37Y44         FDRE (Setup_fdre_C_CE)      -0.205    14.821    claire/ddd/x_green_reg[4]
  -------------------------------------------------------------------
                         required time                         14.821    
                         arrival time                          -9.249    
  -------------------------------------------------------------------
                         slack                                  5.572    

Slack (MET) :             5.572ns  (required time - arrival time)
  Source:                 claire/ddd/x_green_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            claire/ddd/x_green_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.163ns  (logic 1.188ns (28.538%)  route 2.975ns (71.462%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.565     5.086    claire/ddd/CLOCK_IBUF_BUFG
    SLICE_X39Y43         FDSE                                         r  claire/ddd/x_green_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y43         FDSE (Prop_fdse_C_Q)         0.456     5.542 r  claire/ddd/x_green_reg[3]/Q
                         net (fo=6, routed)           0.840     6.382    claire/ddd/x_green_reg_n_0_[3]
    SLICE_X40Y43         LUT4 (Prop_lut4_I0_O)        0.124     6.506 r  claire/ddd/FSM_sequential_state[2]_i_7/O
                         net (fo=3, routed)           0.673     7.178    claire/ddd/FSM_sequential_state[2]_i_7_n_0
    SLICE_X39Y44         LUT5 (Prop_lut5_I0_O)        0.152     7.330 r  claire/ddd/x_green[6]_i_4/O
                         net (fo=2, routed)           0.828     8.158    claire/ddd/x_green[6]_i_4_n_0
    SLICE_X39Y45         LUT6 (Prop_lut6_I0_O)        0.332     8.490 r  claire/ddd/x_green[6]_i_3/O
                         net (fo=3, routed)           0.161     8.651    claire/ddd/x_green[6]_i_3_n_0
    SLICE_X39Y45         LUT5 (Prop_lut5_I0_O)        0.124     8.775 r  claire/ddd/x_green[6]_i_1/O
                         net (fo=6, routed)           0.474     9.249    claire/ddd/x_green[6]_i_1_n_0
    SLICE_X37Y44         FDRE                                         r  claire/ddd/x_green_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.445    14.786    claire/ddd/CLOCK_IBUF_BUFG
    SLICE_X37Y44         FDRE                                         r  claire/ddd/x_green_reg[6]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X37Y44         FDRE (Setup_fdre_C_CE)      -0.205    14.821    claire/ddd/x_green_reg[6]
  -------------------------------------------------------------------
                         required time                         14.821    
                         arrival time                          -9.249    
  -------------------------------------------------------------------
                         slack                                  5.572    

Slack (MET) :             5.588ns  (required time - arrival time)
  Source:                 claire/fiftyHzclk/COUNT_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            claire/fiftyHzclk/COUNT_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.827ns  (logic 0.766ns (20.014%)  route 3.061ns (79.986%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.555     5.076    claire/fiftyHzclk/CLOCK_IBUF_BUFG
    SLICE_X42Y50         FDRE                                         r  claire/fiftyHzclk/COUNT_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         FDRE (Prop_fdre_C_Q)         0.518     5.594 f  claire/fiftyHzclk/COUNT_reg[23]/Q
                         net (fo=2, routed)           1.075     6.669    claire/fiftyHzclk/COUNT_reg[23]
    SLICE_X43Y50         LUT6 (Prop_lut6_I1_O)        0.124     6.793 r  claire/fiftyHzclk/COUNT[0]_i_5__0/O
                         net (fo=2, routed)           0.952     7.745    claire/fiftyHzclk/COUNT[0]_i_5__0_n_0
    SLICE_X43Y47         LUT6 (Prop_lut6_I4_O)        0.124     7.869 r  claire/fiftyHzclk/COUNT[0]_i_1__1/O
                         net (fo=32, routed)          1.035     8.903    claire/fiftyHzclk/COUNT[0]_i_1__1_n_0
    SLICE_X42Y52         FDRE                                         r  claire/fiftyHzclk/COUNT_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.438    14.779    claire/fiftyHzclk/CLOCK_IBUF_BUFG
    SLICE_X42Y52         FDRE                                         r  claire/fiftyHzclk/COUNT_reg[28]/C
                         clock pessimism              0.272    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X42Y52         FDRE (Setup_fdre_C_R)       -0.524    14.492    claire/fiftyHzclk/COUNT_reg[28]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                          -8.903    
  -------------------------------------------------------------------
                         slack                                  5.588    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 draw_10/oled_data_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oled_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.186ns (41.181%)  route 0.266ns (58.819%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.562     1.445    draw_10/CLOCK_IBUF_BUFG
    SLICE_X40Y42         FDRE                                         r  draw_10/oled_data_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y42         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  draw_10/oled_data_reg[15]/Q
                         net (fo=2, routed)           0.266     1.852    draw_10/oled_data5[15]
    SLICE_X32Y41         LUT6 (Prop_lut6_I1_O)        0.045     1.897 r  draw_10/oled_data[9]_i_1__0/O
                         net (fo=1, routed)           0.000     1.897    draw_10_n_11
    SLICE_X32Y41         FDRE                                         r  oled_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.831     1.958    CLOCK_IBUF_BUFG
    SLICE_X32Y41         FDRE                                         r  oled_data_reg[9]/C
                         clock pessimism             -0.249     1.709    
    SLICE_X32Y41         FDRE (Hold_fdre_C_D)         0.092     1.801    oled_data_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.801    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 sk/clk1000hz/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sk/clk1000hz/count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.373ns (74.723%)  route 0.126ns (25.277%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.564     1.447    sk/clk1000hz/CLOCK_IBUF_BUFG
    SLICE_X38Y49         FDRE                                         r  sk/clk1000hz/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  sk/clk1000hz/count_reg[18]/Q
                         net (fo=2, routed)           0.125     1.737    sk/clk1000hz/count_reg[18]
    SLICE_X38Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.893 r  sk/clk1000hz/count_reg[16]_i_1__3/CO[3]
                         net (fo=1, routed)           0.001     1.893    sk/clk1000hz/count_reg[16]_i_1__3_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.946 r  sk/clk1000hz/count_reg[20]_i_1__3/O[0]
                         net (fo=1, routed)           0.000     1.946    sk/clk1000hz/count_reg[20]_i_1__3_n_7
    SLICE_X38Y50         FDRE                                         r  sk/clk1000hz/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.830     1.958    sk/clk1000hz/CLOCK_IBUF_BUFG
    SLICE_X38Y50         FDRE                                         r  sk/clk1000hz/count_reg[20]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X38Y50         FDRE (Hold_fdre_C_D)         0.134     1.848    sk/clk1000hz/count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 claire/oneHzclk/COUNT_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            claire/oneHzclk/COUNT_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.580%)  route 0.121ns (25.420%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.565     1.448    claire/oneHzclk/CLOCK_IBUF_BUFG
    SLICE_X45Y49         FDRE                                         r  claire/oneHzclk/COUNT_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y49         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  claire/oneHzclk/COUNT_reg[19]/Q
                         net (fo=3, routed)           0.120     1.709    claire/oneHzclk/COUNT_reg[19]
    SLICE_X45Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.869 r  claire/oneHzclk/COUNT_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.870    claire/oneHzclk/COUNT_reg[16]_i_1_n_0
    SLICE_X45Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.924 r  claire/oneHzclk/COUNT_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.924    claire/oneHzclk/COUNT_reg[20]_i_1_n_7
    SLICE_X45Y50         FDRE                                         r  claire/oneHzclk/COUNT_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.833     1.960    claire/oneHzclk/CLOCK_IBUF_BUFG
    SLICE_X45Y50         FDRE                                         r  claire/oneHzclk/COUNT_reg[20]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X45Y50         FDRE (Hold_fdre_C_D)         0.105     1.821    claire/oneHzclk/COUNT_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 claire/fiftyHzclk/COUNT_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            claire/fiftyHzclk/COUNT_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.373ns (73.097%)  route 0.137ns (26.903%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.564     1.447    claire/fiftyHzclk/CLOCK_IBUF_BUFG
    SLICE_X42Y49         FDRE                                         r  claire/fiftyHzclk/COUNT_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  claire/fiftyHzclk/COUNT_reg[18]/Q
                         net (fo=3, routed)           0.137     1.748    claire/fiftyHzclk/COUNT_reg[18]
    SLICE_X42Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.904 r  claire/fiftyHzclk/COUNT_reg[16]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.904    claire/fiftyHzclk/COUNT_reg[16]_i_1__1_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.957 r  claire/fiftyHzclk/COUNT_reg[20]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     1.957    claire/fiftyHzclk/COUNT_reg[20]_i_1__1_n_7
    SLICE_X42Y50         FDRE                                         r  claire/fiftyHzclk/COUNT_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.832     1.959    claire/fiftyHzclk/CLOCK_IBUF_BUFG
    SLICE_X42Y50         FDRE                                         r  claire/fiftyHzclk/COUNT_reg[20]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X42Y50         FDRE (Hold_fdre_C_D)         0.134     1.849    claire/fiftyHzclk/COUNT_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 sk/clk1000hz/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sk/clk1000hz/count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.386ns (75.365%)  route 0.126ns (24.635%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.564     1.447    sk/clk1000hz/CLOCK_IBUF_BUFG
    SLICE_X38Y49         FDRE                                         r  sk/clk1000hz/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  sk/clk1000hz/count_reg[18]/Q
                         net (fo=2, routed)           0.125     1.737    sk/clk1000hz/count_reg[18]
    SLICE_X38Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.893 r  sk/clk1000hz/count_reg[16]_i_1__3/CO[3]
                         net (fo=1, routed)           0.001     1.893    sk/clk1000hz/count_reg[16]_i_1__3_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.959 r  sk/clk1000hz/count_reg[20]_i_1__3/O[2]
                         net (fo=1, routed)           0.000     1.959    sk/clk1000hz/count_reg[20]_i_1__3_n_5
    SLICE_X38Y50         FDRE                                         r  sk/clk1000hz/count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.830     1.958    sk/clk1000hz/CLOCK_IBUF_BUFG
    SLICE_X38Y50         FDRE                                         r  sk/clk1000hz/count_reg[22]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X38Y50         FDRE (Hold_fdre_C_D)         0.134     1.848    sk/clk1000hz/count_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 claire/oneHzclk/COUNT_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            claire/oneHzclk/COUNT_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.154%)  route 0.121ns (24.846%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.565     1.448    claire/oneHzclk/CLOCK_IBUF_BUFG
    SLICE_X45Y49         FDRE                                         r  claire/oneHzclk/COUNT_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y49         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  claire/oneHzclk/COUNT_reg[19]/Q
                         net (fo=3, routed)           0.120     1.709    claire/oneHzclk/COUNT_reg[19]
    SLICE_X45Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.869 r  claire/oneHzclk/COUNT_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.870    claire/oneHzclk/COUNT_reg[16]_i_1_n_0
    SLICE_X45Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.935 r  claire/oneHzclk/COUNT_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.935    claire/oneHzclk/COUNT_reg[20]_i_1_n_5
    SLICE_X45Y50         FDRE                                         r  claire/oneHzclk/COUNT_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.833     1.960    claire/oneHzclk/CLOCK_IBUF_BUFG
    SLICE_X45Y50         FDRE                                         r  claire/oneHzclk/COUNT_reg[22]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X45Y50         FDRE (Hold_fdre_C_D)         0.105     1.821    claire/oneHzclk/COUNT_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 clk6p25m/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk6p25m/count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.355ns (72.708%)  route 0.133ns (27.292%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.564     1.447    clk6p25m/CLOCK_IBUF_BUFG
    SLICE_X28Y49         FDRE                                         r  clk6p25m/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk6p25m/count_reg[14]/Q
                         net (fo=2, routed)           0.133     1.721    clk6p25m/count_reg[14]
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.881 r  clk6p25m/count_reg[12]_i_1__7/CO[3]
                         net (fo=1, routed)           0.001     1.881    clk6p25m/count_reg[12]_i_1__7_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.935 r  clk6p25m/count_reg[16]_i_1__7/O[0]
                         net (fo=1, routed)           0.000     1.935    clk6p25m/count_reg[16]_i_1__7_n_7
    SLICE_X28Y50         FDRE                                         r  clk6p25m/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.832     1.959    clk6p25m/CLOCK_IBUF_BUFG
    SLICE_X28Y50         FDRE                                         r  clk6p25m/count_reg[16]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X28Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    clk6p25m/count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 tim/b/clk1k/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tim/b/clk1k/count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.355ns (72.545%)  route 0.134ns (27.455%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.564     1.447    tim/b/clk1k/CLOCK_IBUF_BUFG
    SLICE_X32Y49         FDRE                                         r  tim/b/clk1k/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  tim/b/clk1k/count_reg[14]/Q
                         net (fo=2, routed)           0.134     1.722    tim/b/clk1k/count_reg[14]
    SLICE_X32Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.882 r  tim/b/clk1k/count_reg[12]_i_1__5/CO[3]
                         net (fo=1, routed)           0.001     1.882    tim/b/clk1k/count_reg[12]_i_1__5_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.936 r  tim/b/clk1k/count_reg[16]_i_1__5/O[0]
                         net (fo=1, routed)           0.000     1.936    tim/b/clk1k/count_reg[16]_i_1__5_n_7
    SLICE_X32Y50         FDRE                                         r  tim/b/clk1k/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.830     1.958    tim/b/clk1k/CLOCK_IBUF_BUFG
    SLICE_X32Y50         FDRE                                         r  tim/b/clk1k/count_reg[16]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X32Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    tim/b/clk1k/count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 claire/fiftyHzclk/COUNT_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            claire/fiftyHzclk/COUNT_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.386ns (73.765%)  route 0.137ns (26.235%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.564     1.447    claire/fiftyHzclk/CLOCK_IBUF_BUFG
    SLICE_X42Y49         FDRE                                         r  claire/fiftyHzclk/COUNT_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  claire/fiftyHzclk/COUNT_reg[18]/Q
                         net (fo=3, routed)           0.137     1.748    claire/fiftyHzclk/COUNT_reg[18]
    SLICE_X42Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.904 r  claire/fiftyHzclk/COUNT_reg[16]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.904    claire/fiftyHzclk/COUNT_reg[16]_i_1__1_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.970 r  claire/fiftyHzclk/COUNT_reg[20]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     1.970    claire/fiftyHzclk/COUNT_reg[20]_i_1__1_n_5
    SLICE_X42Y50         FDRE                                         r  claire/fiftyHzclk/COUNT_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.832     1.959    claire/fiftyHzclk/CLOCK_IBUF_BUFG
    SLICE_X42Y50         FDRE                                         r  claire/fiftyHzclk/COUNT_reg[22]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X42Y50         FDRE (Hold_fdre_C_D)         0.134     1.849    claire/fiftyHzclk/COUNT_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           1.970    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 clk6p25m/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk6p25m/count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.366ns (73.309%)  route 0.133ns (26.691%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.564     1.447    clk6p25m/CLOCK_IBUF_BUFG
    SLICE_X28Y49         FDRE                                         r  clk6p25m/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk6p25m/count_reg[14]/Q
                         net (fo=2, routed)           0.133     1.721    clk6p25m/count_reg[14]
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.881 r  clk6p25m/count_reg[12]_i_1__7/CO[3]
                         net (fo=1, routed)           0.001     1.881    clk6p25m/count_reg[12]_i_1__7_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.946 r  clk6p25m/count_reg[16]_i_1__7/O[2]
                         net (fo=1, routed)           0.000     1.946    clk6p25m/count_reg[16]_i_1__7_n_5
    SLICE_X28Y50         FDRE                                         r  clk6p25m/count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.832     1.959    clk6p25m/CLOCK_IBUF_BUFG
    SLICE_X28Y50         FDRE                                         r  clk6p25m/count_reg[18]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X28Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    clk6p25m/count_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.126    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLOCK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLOCK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y33   activity_state_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y45   claire/ddd/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y45   claire/ddd/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y45   claire/ddd/FSM_sequential_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y34   sk/oled_data_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y46   claire/ddd/increment_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y43   claire/ddd/oled_data_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y43   claire/ddd/oled_data_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y34   sk/oled_data_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y46   tim/b/clk1k/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y48   tim/b/clk1k/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y48   tim/b/clk1k/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y49   tim/b/clk1k/count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y49   tim/b/clk1k/count_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y49   tim/b/clk1k/count_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y49   tim/b/clk1k/count_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y46   tim/b/clk1k/count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y46   tim/b/clk1k/count_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y46   tim/b/clk1k/count_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y33   activity_state_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y34   sk/oled_data_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y34   sk/oled_data_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y46   claire/ddd/increment_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y43   claire/ddd/oled_data_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y43   claire/ddd/oled_data_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y34   sk/oled_data_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y34   sk/oled_data_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y33   sk/oled_data_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y34   sk/oled_data_reg[9]/C



