ibrary IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;

entity rw_96x8_sync is

	port
	(
	
		address : in std_logic_vector (7 downto 0);
		data_in : in std_logic_vector (7 downto 0);
		writes : in std_logic;
		clock : in std_logic;
		data_out : out std_logic_vector (7 downto 0)
	);
end rw_96x8_sync;