
/root/projects/compiled/non_crypto/stripped/embecosm_mibench.git_pngmem_c093fb3f_stripped.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <.text>:
   0:	b5382802 	ldrlt	r2, [r8, #-2050]!	; 0xfffff7fe
   4:	2801d012 	stmdacs	r1, {r1, r4, ip, lr, pc}
   8:	f44fbf08 			; <UNDEFINED> instruction: 0xf44fbf08
   c:	d10a753e 	tstle	sl, lr, lsr r5
  10:	f7ff4628 			; <UNDEFINED> instruction: 0xf7ff4628
  14:	4604fffe 			; <UNDEFINED> instruction: 0x4604fffe
  18:	462ab118 			; <UNDEFINED> instruction: 0x462ab118
  1c:	f7ff2100 			; <UNDEFINED> instruction: 0xf7ff2100
  20:	4620fffe 	qsub8mi	pc, r0, lr	; <UNPREDICTABLE>
  24:	2400bd38 	strcs	fp, [r0], #-3384	; 0xfffff2c8
  28:	bd384620 	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
  2c:	e7ef2594 			; <UNDEFINED> instruction: 0xe7ef2594
  30:	f7ffb108 			; <UNDEFINED> instruction: 0xf7ffb108
  34:	4770bffe 			; <UNDEFINED> instruction: 0x4770bffe
  38:	bf182900 	svclt	0x00182900
  3c:	b5382800 	ldrlt	r2, [r8, #-2048]!	; 0xfffff800
  40:	bf084604 	svclt	0x00084604
  44:	d0042500 	andle	r2, r4, r0, lsl #10
  48:	f7ff4608 			; <UNDEFINED> instruction: 0xf7ff4608
  4c:	4605fffe 			; <UNDEFINED> instruction: 0x4605fffe
  50:	4628b108 	strtmi	fp, [r8], -r8, lsl #2
  54:	4903bd38 	stmdbmi	r3, {r3, r4, r5, r8, sl, fp, ip, sp, pc}
  58:	44794620 	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
  5c:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
  60:	bd384628 	ldclt	6, cr4, [r8, #-160]!	; 0xffffff60
  64:	00000006 	andeq	r0, r0, r6
  68:	bf182900 	svclt	0x00182900
  6c:	d1002800 	tstle	r0, r0, lsl #16
  70:	46084770 			; <UNDEFINED> instruction: 0x46084770
  74:	bffef7ff 	svclt	0x00fef7ff
  78:	bf182900 	svclt	0x00182900
  7c:	b5382800 	ldrlt	r2, [r8, #-2048]!	; 0xfffff800
  80:	bf084604 	svclt	0x00084604
  84:	d0042500 	andle	r2, r4, r0, lsl #10
  88:	f7ff4608 			; <UNDEFINED> instruction: 0xf7ff4608
  8c:	4605fffe 			; <UNDEFINED> instruction: 0x4605fffe
  90:	4628b108 	strtmi	fp, [r8], -r8, lsl #2
  94:	4903bd38 	stmdbmi	r3, {r3, r4, r5, r8, sl, fp, ip, sp, pc}
  98:	44794620 	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
  9c:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
  a0:	bd384628 	ldclt	6, cr4, [r8, #-160]!	; 0xffffff60
  a4:	00000006 	andeq	r0, r0, r6
  a8:	bf182b00 	svclt	0x00182b00
  ac:	b5382800 	ldrlt	r2, [r8, #-2048]!	; 0xfffff800
  b0:	2401bf0a 	strcs	fp, [r1], #-3850	; 0xfffff0f6
  b4:	24002400 	strcs	r2, [r0], #-1024	; 0xfffffc00
  b8:	468cd00c 	strmi	sp, [ip], ip
  bc:	2a004611 	bcs	0x11908
  c0:	f1bcbf18 			; <UNDEFINED> instruction: 0xf1bcbf18
  c4:	d0050f00 	andle	r0, r5, r0, lsl #30
  c8:	46604605 	strbtmi	r4, [r0], -r5, lsl #12
  cc:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
  d0:	b1084604 	tstlt	r8, r4, lsl #12
  d4:	bd384620 	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
  d8:	46284903 	strtmi	r4, [r8], -r3, lsl #18
  dc:	f7ff4479 			; <UNDEFINED> instruction: 0xf7ff4479
  e0:	4620fffe 	qsub8mi	pc, r0, lr	; <UNPREDICTABLE>
  e4:	bf00bd38 	svclt	0x0000bd38
  e8:	00000008 	andeq	r0, r0, r8
  ec:	bf182900 	svclt	0x00182900
  f0:	d1002800 	tstle	r0, r0, lsl #16
  f4:	46084770 			; <UNDEFINED> instruction: 0x46084770
  f8:	bffef7ff 	svclt	0x00fef7ff
