
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack 5.22

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
No launch/capture paths found.


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: data_in[1] (input port clocked by core_clock)
Endpoint: data_out[23] (output port clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.02    0.00    0.00    0.20 ^ data_in[1] (in)
                                         data_in[1] (net)
                  0.00    0.00    0.20 ^ input12/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     4    0.18    0.18    0.19    0.39 ^ input12/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         net12 (net)
                  0.18    0.00    0.39 ^ _0962_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
     1    0.03    0.19    0.14    0.53 v _0962_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
                                         _0421_ (net)
                  0.19    0.00    0.53 v _0968_/B (gf180mcu_fd_sc_mcu9t5v0__oai211_4)
     1    0.12    0.37    0.27    0.80 ^ _0968_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai211_4)
                                         net54 (net)
                  0.37    0.00    0.80 ^ output54/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.00    0.08    0.57    1.37 ^ output54/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         data_out[23] (net)
                  0.08    0.00    1.37 ^ data_out[23] (out)
                                  1.37   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                         -0.20   -0.20   output external delay
                                 -0.20   data required time
-----------------------------------------------------------------------------
                                 -0.20   data required time
                                 -1.37   data arrival time
-----------------------------------------------------------------------------
                                  1.57   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rotate_amount[0] (input port clocked by core_clock)
Endpoint: data_out[31] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     1    0.02    0.00    0.00    0.20 v rotate_amount[0] (in)
                                         rotate_amount[0] (net)
                  0.00    0.00    0.20 v input34/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     3    0.17    0.17    0.18    0.38 v input34/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         net34 (net)
                  0.17    0.00    0.38 v _0501_/I (gf180mcu_fd_sc_mcu9t5v0__inv_4)
    10    0.14    0.28    0.21    0.59 ^ _0501_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_4)
                                         _0474_ (net)
                  0.28    0.00    0.59 ^ _0502_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    10    0.18    0.19    0.24    0.83 ^ _0502_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         _0475_ (net)
                  0.19    0.00    0.83 ^ _0503_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    10    0.18    0.19    0.23    1.06 ^ _0503_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         _0497_ (net)
                  0.19    0.00    1.06 ^ _1032_/A (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     4    0.09    0.24    0.41    1.47 v _1032_/S (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _0500_ (net)
                  0.24    0.00    1.47 v _0512_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
    10    0.19    0.13    0.21    1.68 v _0512_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         _0483_ (net)
                  0.13    0.00    1.68 v _0591_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    10    0.17    0.17    0.21    1.90 v _0591_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         _0065_ (net)
                  0.17    0.00    1.90 v _0640_/A3 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     2    0.03    0.13    0.27    2.17 v _0640_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _0114_ (net)
                  0.13    0.00    2.17 v _0739_/A4 (gf180mcu_fd_sc_mcu9t5v0__or4_2)
     4    0.06    0.23    0.46    2.63 v _0739_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
                                         _0211_ (net)
                  0.23    0.00    2.63 v _0885_/I0 (gf180mcu_fd_sc_mcu9t5v0__mux4_4)
     2    0.05    0.21    0.45    3.08 v _0885_/Z (gf180mcu_fd_sc_mcu9t5v0__mux4_4)
                                         _0353_ (net)
                  0.21    0.00    3.08 v _0886_/A2 (gf180mcu_fd_sc_mcu9t5v0__or2_2)
     1    0.03    0.11    0.25    3.33 v _0886_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
                                         _0354_ (net)
                  0.11    0.00    3.33 v _0887_/B (gf180mcu_fd_sc_mcu9t5v0__oai31_4)
     2    0.06    0.40    0.18    3.51 ^ _0887_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai31_4)
                                         _0355_ (net)
                  0.40    0.00    3.51 ^ _1015_/B2 (gf180mcu_fd_sc_mcu9t5v0__oai221_4)
     1    0.11    0.38    0.27    3.78 v _1015_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai221_4)
                                         net63 (net)
                  0.38    0.00    3.78 v output63/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.00    0.15    0.80    4.58 v output63/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         data_out[31] (net)
                  0.15    0.00    4.58 v data_out[31] (out)
                                  4.58   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                         -0.20    9.80   output external delay
                                  9.80   data required time
-----------------------------------------------------------------------------
                                  9.80   data required time
                                 -4.58   data arrival time
-----------------------------------------------------------------------------
                                  5.22   slack (MET)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rotate_amount[0] (input port clocked by core_clock)
Endpoint: data_out[31] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     1    0.02    0.00    0.00    0.20 v rotate_amount[0] (in)
                                         rotate_amount[0] (net)
                  0.00    0.00    0.20 v input34/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     3    0.17    0.17    0.18    0.38 v input34/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         net34 (net)
                  0.17    0.00    0.38 v _0501_/I (gf180mcu_fd_sc_mcu9t5v0__inv_4)
    10    0.14    0.28    0.21    0.59 ^ _0501_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_4)
                                         _0474_ (net)
                  0.28    0.00    0.59 ^ _0502_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    10    0.18    0.19    0.24    0.83 ^ _0502_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         _0475_ (net)
                  0.19    0.00    0.83 ^ _0503_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    10    0.18    0.19    0.23    1.06 ^ _0503_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         _0497_ (net)
                  0.19    0.00    1.06 ^ _1032_/A (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     4    0.09    0.24    0.41    1.47 v _1032_/S (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _0500_ (net)
                  0.24    0.00    1.47 v _0512_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
    10    0.19    0.13    0.21    1.68 v _0512_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         _0483_ (net)
                  0.13    0.00    1.68 v _0591_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    10    0.17    0.17    0.21    1.90 v _0591_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         _0065_ (net)
                  0.17    0.00    1.90 v _0640_/A3 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     2    0.03    0.13    0.27    2.17 v _0640_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _0114_ (net)
                  0.13    0.00    2.17 v _0739_/A4 (gf180mcu_fd_sc_mcu9t5v0__or4_2)
     4    0.06    0.23    0.46    2.63 v _0739_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
                                         _0211_ (net)
                  0.23    0.00    2.63 v _0885_/I0 (gf180mcu_fd_sc_mcu9t5v0__mux4_4)
     2    0.05    0.21    0.45    3.08 v _0885_/Z (gf180mcu_fd_sc_mcu9t5v0__mux4_4)
                                         _0353_ (net)
                  0.21    0.00    3.08 v _0886_/A2 (gf180mcu_fd_sc_mcu9t5v0__or2_2)
     1    0.03    0.11    0.25    3.33 v _0886_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
                                         _0354_ (net)
                  0.11    0.00    3.33 v _0887_/B (gf180mcu_fd_sc_mcu9t5v0__oai31_4)
     2    0.06    0.40    0.18    3.51 ^ _0887_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai31_4)
                                         _0355_ (net)
                  0.40    0.00    3.51 ^ _1015_/B2 (gf180mcu_fd_sc_mcu9t5v0__oai221_4)
     1    0.11    0.38    0.27    3.78 v _1015_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai221_4)
                                         net63 (net)
                  0.38    0.00    3.78 v output63/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.00    0.15    0.80    4.58 v output63/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         data_out[31] (net)
                  0.15    0.00    4.58 v data_out[31] (out)
                                  4.58   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                         -0.20    9.80   output external delay
                                  9.80   data required time
-----------------------------------------------------------------------------
                                  9.80   data required time
                                 -4.58   data arrival time
-----------------------------------------------------------------------------
                                  5.22   slack (MET)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
1.74033522605896

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.6215

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
0.21366794407367706

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
0.22310000658035278

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9577

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
4.5808

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
5.2192

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
113.936430

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Combinational          1.27e-02   1.16e-02   1.72e-07   2.43e-02 100.0%
Clock                  0.00e+00   0.00e+00   2.75e-07   2.75e-07   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.27e-02   1.16e-02   4.47e-07   2.43e-02 100.0%
                          52.3%      47.7%       0.0%
