####################################################################################################
Interval
####################################################################################################
Cumulative:         Cycles:                  20000     Instructions:                  1200
AVG_MEMORY_LATENCY_BASE                                         0                             0

AVG_MEMORY_LATENCY                                              0                           NaN

MSHR_FULL                                                       0                             0

TOTAL_MEMORY                                                    0                             0

TOTAL_MEMORY_MERGE                                              0                           NaN

TOTAL_WB                                                        0                           NaN

L1_WB                                                           0                           NaN

L2_WB                                                           0                           NaN

L3_WB                                                           0                           NaN

TOTAL_DRAM                                                      0                             0

TOTAL_DRAM_MERGE                                                0                           NaN

L1_HIT_CPU                                                      0                             0

L1_HIT_GPU                                                      0                             0

L1_MISS_CPU                                                     0                             0

L1_MISS_GPU                                                     0                             0

L2_HIT_CPU                                                      0                             0

L2_HIT_GPU                                                      0                             0

L2_MISS_CPU                                                     0                             0

L2_MISS_GPU                                                     0                             0

L3_HIT_CPU                                                      0                             0

L3_HIT_GPU                                                      0                             0

L3_MISS_CPU                                                     0                             0

L3_MISS_GPU                                                     0                             0

L3_HIT_PROMOTION_CPU                                            0                             0

L3_HIT_PROMOTION_GPU                                            0                             0

FETCH_THREAD_SKIP_LD_WAIT                                       0                             0

FETCH_THREAD_SKIP_BR_WAIT                                       0                             0

FETCH_THREAD_SKIP_SCHED_WAIT                                    0                             0

NUM_MUL_TRANS_CM_TM_DM_INST                                     0                             0

NUM_MUL_TRANS_CM_TM_DM                                          0                           NaN

CONST_CACHE_HIT                                                 0                             0

CONST_CACHE_MISS                                                0                             0

CONST_CACHE_MISS_NO_EXECUTE                                     0                             0

CONST_CACHE_ACCESS                                              0                             0

TEXTURE_CACHE_HIT                                               0                             0

TEXTURE_CACHE_MISS                                              0                             0

TEXTURE_CACHE_NO_EXECUTE                                        0                             0

TEXTURE_CACHE_ACCESS                                            0                             0

SHARED_MEM_INST                                                 0                             0

SHARED_MEM_ACCESS                                             384                           384

CACHE_BANK_BUSY                                                 0                             0

ICACHE_MISS_TOTAL                                               0                             0

TOTAL_CAGE_PERIOD                                               0                             0

TOTAL_CAGE_APPL0                                                0                           NaN

TOTAL_CAGE_APPL1                                                0                           NaN

TOTAL_CAGE_APPL2                                                0                           NaN

TOTAL_CAGE_APPL3                                                0                           NaN

TOTAL_CAGE_APPL4                                                0                           NaN

ABIP_AVG_RATIO_BASE                                             0                             0

ABIP_AVG_RATIO                                                  0                           NaN

TOTAL_WRITE_ACKS                                                0                             0

TOTAL_WRITES                                                    0                             0

NUM_PHYSICAL_PAGES                                              0                             0

COAL_INST                                                       0                          NaN 
UNCOAL_INST                                                     0                          NaN 
                                                                0                           100%

COAL_INST_SINGLE_TRANS                                          0                          NaN 
COAL_INST_MUL_TRANS                                             0                          NaN 
UNCOAL_INST_MUL_TRANS                                           0                          NaN 
                                                                0                           100%

SM_COAL_INST                                                    0                          NaN 
CM_COAL_INST                                                    0                          NaN 
TM_COAL_INST                                                    0                          NaN 
DM_COAL_INST                                                    0                          NaN 
                                                                0                           100%

SM_UNCOAL_INST                                                  0                          NaN 
CM_UNCOAL_INST                                                  0                          NaN 
TM_UNCOAL_INST                                                  0                          NaN 
DM_UNCOAL_INST                                                  0                          NaN 
                                                                0                           100%

SM_COAL_INST_SINGLE_TRANS                                       0                          NaN 
CM_COAL_INST_SINGLE_TRANS                                       0                          NaN 
TM_COAL_INST_SINGLE_TRANS                                       0                          NaN 
DM_COAL_INST_SINGLE_TRANS                                       0                          NaN 
                                                                0                           100%

SM_COAL_INST_MUL_TRANS                                          0                          NaN 
CM_COAL_INST_MUL_TRANS                                          0                          NaN 
TM_COAL_INST_MUL_TRANS                                          0                          NaN 
DM_COAL_INST_MUL_TRANS                                          0                          NaN 
                                                                0                           100%

LD_NO_FORWARD                                                 192                           100%
FORWARDED_LD                                                    0                             0%
                                                              192                           100%

MEM_STALL_CYCLE_CORE_0                                          0                             0

ICACHE_FILL_CORE_0                                              0                             0

NUM_WRITE_ACKS_CORE_0                                           0                             0

NUM_WRITES_CORE_0                                               0                             0

ICACHE_HIT_CORE_0                                               0                          NaN 
ICACHE_MISS_CORE_0                                              0                          NaN 
                                                                0                           100%

MEM_STALL_CYCLE_CORE_1                                          0                             0

ICACHE_FILL_CORE_1                                              0                             0

NUM_WRITE_ACKS_CORE_1                                           0                             0

NUM_WRITES_CORE_1                                               0                             0

ICACHE_HIT_CORE_1                                               0                          NaN 
ICACHE_MISS_CORE_1                                              0                          NaN 
                                                                0                           100%

MEM_STALL_CYCLE_CORE_2                                          0                             0

ICACHE_FILL_CORE_2                                              0                             0

NUM_WRITE_ACKS_CORE_2                                           0                             0

NUM_WRITES_CORE_2                                               0                             0

ICACHE_HIT_CORE_2                                               0                          NaN 
ICACHE_MISS_CORE_2                                              0                          NaN 
                                                                0                           100%

MEM_STALL_CYCLE_CORE_3                                          0                             0

ICACHE_FILL_CORE_3                                              0                             0

NUM_WRITE_ACKS_CORE_3                                           0                             0

NUM_WRITES_CORE_3                                               0                             0

ICACHE_HIT_CORE_3                                               0                          NaN 
ICACHE_MISS_CORE_3                                              0                          NaN 
                                                                0                           100%

MEM_STALL_CYCLE_CORE_4                                          0                             0

ICACHE_FILL_CORE_4                                              0                             0

NUM_WRITE_ACKS_CORE_4                                           0                             0

NUM_WRITES_CORE_4                                               0                             0

ICACHE_HIT_CORE_4                                               0                          NaN 
ICACHE_MISS_CORE_4                                              0                          NaN 
                                                                0                           100%

MEM_STALL_CYCLE_CORE_5                                          0                             0

ICACHE_FILL_CORE_5                                              0                             0

NUM_WRITE_ACKS_CORE_5                                           0                             0

NUM_WRITES_CORE_5                                               0                             0

ICACHE_HIT_CORE_5                                               0                          NaN 
ICACHE_MISS_CORE_5                                              0                          NaN 
                                                                0                           100%

MEM_STALL_CYCLE_CORE_6                                          0                             0

ICACHE_FILL_CORE_6                                              0                             0

NUM_WRITE_ACKS_CORE_6                                           0                             0

NUM_WRITES_CORE_6                                               0                             0

ICACHE_HIT_CORE_6                                               0                          NaN 
ICACHE_MISS_CORE_6                                              0                          NaN 
                                                                0                           100%

MEM_STALL_CYCLE_CORE_7                                          0                             0

ICACHE_FILL_CORE_7                                              0                             0

NUM_WRITE_ACKS_CORE_7                                           0                             0

NUM_WRITES_CORE_7                                               0                             0

ICACHE_HIT_CORE_7                                               0                          NaN 
ICACHE_MISS_CORE_7                                              0                          NaN 
                                                                0                           100%

MEM_STALL_CYCLE_CORE_8                                          0                             0

ICACHE_FILL_CORE_8                                              0                             0

NUM_WRITE_ACKS_CORE_8                                           0                             0

NUM_WRITES_CORE_8                                               0                             0

ICACHE_HIT_CORE_8                                               0                          NaN 
ICACHE_MISS_CORE_8                                              0                          NaN 
                                                                0                           100%

MEM_STALL_CYCLE_CORE_9                                          0                             0

ICACHE_FILL_CORE_9                                              0                             0

NUM_WRITE_ACKS_CORE_9                                           0                             0

NUM_WRITES_CORE_9                                               0                             0

ICACHE_HIT_CORE_9                                               0                          NaN 
ICACHE_MISS_CORE_9                                              0                          NaN 
                                                                0                           100%

MEM_STALL_CYCLE_CORE_10                                         0                             0

ICACHE_FILL_CORE_10                                             0                             0

NUM_WRITE_ACKS_CORE_10                                          0                             0

NUM_WRITES_CORE_10                                              0                             0

ICACHE_HIT_CORE_10                                              0                          NaN 
ICACHE_MISS_CORE_10                                             0                          NaN 
                                                                0                           100%

MEM_STALL_CYCLE_CORE_11                                         0                             0

ICACHE_FILL_CORE_11                                             0                             0

NUM_WRITE_ACKS_CORE_11                                          0                             0

NUM_WRITES_CORE_11                                              0                             0

ICACHE_HIT_CORE_11                                              0                          NaN 
ICACHE_MISS_CORE_11                                             0                          NaN 
                                                                0                           100%

MEM_STALL_CYCLE_CORE_12                                         0                             0

ICACHE_FILL_CORE_12                                             0                             0

NUM_WRITE_ACKS_CORE_12                                          0                             0

NUM_WRITES_CORE_12                                              0                             0

ICACHE_HIT_CORE_12                                              0                          NaN 
ICACHE_MISS_CORE_12                                             0                          NaN 
                                                                0                           100%

MEM_STALL_CYCLE_CORE_13                                         0                             0

ICACHE_FILL_CORE_13                                             0                             0

NUM_WRITE_ACKS_CORE_13                                          0                             0

NUM_WRITES_CORE_13                                              0                             0

ICACHE_HIT_CORE_13                                              0                          NaN 
ICACHE_MISS_CORE_13                                             0                          NaN 
                                                                0                           100%

MEM_STALL_CYCLE_CORE_14                                         0                             0

ICACHE_FILL_CORE_14                                             0                             0

NUM_WRITE_ACKS_CORE_14                                          0                             0

NUM_WRITES_CORE_14                                              0                             0

ICACHE_HIT_CORE_14                                              0                          NaN 
ICACHE_MISS_CORE_14                                             0                          NaN 
                                                                0                           100%

MEM_STALL_CYCLE_CORE_15                                         0                             0

ICACHE_FILL_CORE_15                                             0                             0

NUM_WRITE_ACKS_CORE_15                                          0                             0

NUM_WRITES_CORE_15                                              0                             0

ICACHE_HIT_CORE_15                                              0                          NaN 
ICACHE_MISS_CORE_15                                             0                          NaN 
                                                                0                           100%

