0.6
2017.2
Jun 15 2017
18:52:51
C:/VerilogLab/lab_fin_check/lab_fin_check.sim/sim_1/behav/glbl.v,1497407496,verilog,,,,glbl,,,,,,,,
C:/VerilogLab/lab_fin_check/lab_fin_check.srcs/sim_1/imports/imports/washing_machine_sim.v,1538013099,verilog,,,,washing_machine_sim,,,,,,,,
C:/VerilogLab/lab_fin_check/lab_fin_check.srcs/sources_1/imports/sources_1/imports/decoder3_8.v,1537966117,verilog,,,,decoder3_8,,,,,,,,
C:/VerilogLab/lab_fin_check/lab_fin_check.srcs/sources_1/imports/sources_1/imports/sevenseg_decoder.v,1528437883,verilog,,,,sevenseg_decoder,,,,,,,,
C:/VerilogLab/lab_fin_check/lab_fin_check.srcs/sources_1/imports/sources_1/imports/sum_rom.v,1528437488,verilog,,,,sum_rom,,,,,,,,
C:/VerilogLab/lab_fin_check/lab_fin_check.srcs/sources_1/imports/sources_1/new/FSM.v,1538002318,verilog,,,,FSM,,,,,,,,
C:/VerilogLab/lab_fin_check/lab_fin_check.srcs/sources_1/imports/sources_1/new/bin_to_BCD.v,1537496684,verilog,,,,bin_to_BCD,,,,,,,,
C:/VerilogLab/lab_fin_check/lab_fin_check.srcs/sources_1/imports/sources_1/new/ssdisp.v,1538004575,verilog,,,,ssdisp,,,,,,,,
C:/VerilogLab/lab_fin_check/lab_fin_check.srcs/sources_1/imports/sources_1/new/timer.v,1538003534,verilog,,,,timer,,,,,,,,
C:/VerilogLab/lab_fin_check/lab_fin_check.srcs/sources_1/new/counter.v,1537685714,verilog,,,,counter,,,,,,,,
C:/VerilogLab/lab_fin_check/lab_fin_check.srcs/sources_1/new/display.v,1537965488,verilog,,,,display,,,,,,,,
C:/VerilogLab/lab_fin_check/lab_fin_check.srcs/sources_1/new/light_control.v,1537995273,verilog,,,,light_control,,,,,,,,
