Loading db file '/home/IC/Labs/SYSTEM_SYN/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
Warning: Design has unannotated black box outputs. (PWR-428)
 
****************************************
Report : power
        -hier
        -analysis_effort low
Design : SYS_TOP
Version: K-2015.06
Date   : Fri Aug 16 02:41:31 2024
****************************************


Library(s) Used:

    scmetro_tsmc_cl013g_rvt_ss_1p08v_125c (File: /home/IC/Labs/SYSTEM_SYN/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db)


Operating Conditions: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c   Library: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
Wire Load Model Mode: top


Global Operating Voltage = 1.08 
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1pW


--------------------------------------------------------------------------------
                                       Switch   Int      Leak     Total
Hierarchy                              Power    Power    Power    Power    %
--------------------------------------------------------------------------------
SYS_TOP                                3.48e-03 3.89e-02 1.10e+07 5.33e-02 100.0
  TX_CLK_DIV (ClkDiv_1)                     N/A 1.75e-04 5.06e+05 5.61e-04   1.1
    add_49 (ClkDiv_1_DW01_inc_0)       9.86e-07 4.05e-06 8.43e+04 8.93e-05   0.2
  RX_CLK_DIV (ClkDiv_0)                     N/A 1.25e-04 5.47e+05 5.41e-04   1.0
    add_49 (ClkDiv_0_DW01_inc_0)          0.000    0.000 8.47e+04 8.47e-05   0.2
  CLKDIV_MUX (CLKDIV_MUX)              1.79e-08 1.84e-08 3.90e+04 3.91e-05   0.1
  Clock_Gating (CLK_GATE)                   N/A 1.66e-04 1.71e+04      N/A   N/A
  RST_SYNC_2 (RST_SYNC_0)              2.52e-04 6.81e-05 2.76e+04 3.48e-04   0.7
  RST_SYNC_1 (RST_SYNC_1)                   N/A 6.51e-04 2.90e+04      N/A   N/A
  DATA_SYNCHRONIZER (DATA_SYNC)             N/A 2.49e-03 1.68e+05      N/A   N/A
  ALU (ALU)                                 N/A 3.61e-05 4.16e+06 4.00e-03   7.5
    mult_44 (ALU_DW02_mult_0)             0.000    0.000 1.62e+06 1.62e-03   3.0
    add_37 (ALU_DW01_add_0)               0.000    0.000 2.05e+05 2.05e-04   0.4
    sub_41 (ALU_DW01_sub_0)               0.000    0.000 2.48e+05 2.48e-04   0.5
    div_48 (ALU_DW_div_uns_0)             0.000    0.000 1.24e+06 1.24e-03   2.3
  REG_FILE (Register_file)                  N/A 2.86e-02 3.08e+06 2.75e-02  51.6
  SYS_CTRL (SYS_CTRL)                       N/A 5.46e-03 6.64e+05 1.46e-03   2.7
  PULSE_GEN (PULSE_GEN)                     N/A 2.15e-05 1.51e+04      N/A   N/A
  UART (UART_TOP)                      1.36e-05 1.12e-03 1.70e+06 2.83e-03   5.3
    RX (UART_RX_TOP)                        N/A 3.31e-04 1.21e+06 1.38e-03   2.6
      parity_check (parity_check)           N/A 1.19e-05 2.06e+05 4.98e-05   0.1
      stop_check (stop_check)               N/A 1.18e-05 1.13e+05      N/A   N/A
      start_check (start_check)             N/A 1.18e-05 1.17e+05      N/A   N/A
      deserializer (deserializer)           N/A 1.64e-04 2.59e+05 2.55e-04   0.5
      edge_bit_counter (edge_bit_counter)
                                            N/A 1.05e-04 3.47e+05 2.85e-04   0.5
      fsm (UART_RX_FSM)                     N/A    0.000    0.000      N/A   N/A
      sampler (data_sampling)               N/A 2.69e-05 1.68e+05 2.95e-05   0.1
    TX (UART_TX_TOP)                   1.13e-05 7.87e-04 4.90e+05 1.29e-03   2.4
      mux (MUX)                        1.79e-05 2.92e-06 2.10e+04 4.18e-05   0.1
      fsm (UART_TX_FSM)                     N/A 9.16e-05 9.81e+04 1.43e-05   0.0
      parity (parity_calc)                  N/A 2.89e-04 1.03e+05 2.80e-04   0.5
      serializer (serializer)               N/A 4.04e-04 2.69e+05 6.03e-04   1.1
1
