/*
 * Analog Devices AD9265-FMC-500EBZ FPGA FMC Card
 */
/ {
	clocks {
		ad9517_ref_clk: clock@0 {
<<<<<<< HEAD
				#clock-cells = <0>;
				compatible = "fixed-clock";
				clock-frequency = <125000000>;
				clock-output-names = "ad9517_refclk";
=======
				compatible = "fixed-clock";

				clock-frequency = <125000000>;
				clock-output-names = "ad9517_refclk";
				#clock-cells = <0>;
>>>>>>> 94a99341783941d120a2ab5617b204bab4cb8729
		};
	};
};

&fmc_spi {
	adc_ad9265: ad9265@0 {
<<<<<<< HEAD
		#address-cells = <1>;
		#size-cells = <0>;
		compatible = "adi,ad9265";
		reg = <0>;
		spi-max-frequency = <10000000>;
		clocks = <&clk_ad9517 3>;
		clock-names = "adc_clk";

		adi,spi-3wire-enable;
	};

	clk_ad9517: ad9517@1 {
		#address-cells = <1>;
		#size-cells = <0>;
		#clock-cells = <1>;
		compatible = "adi,ad9517-4";
		reg = <1>;
		spi-max-frequency = <10000000>;
		clocks = <&ad9517_ref_clk>, <&ad9517_ref_clk>;
		clock-names = "refclk", "clkin";
		clock-output-names = "out0", "out1", "out2", "out3", "out4", "out5", "out6", "out7";
		firmware = "ad9467_intbypass_ad9517.stp";

		adi,spi-3wire-enable;
=======
		compatible = "adi,ad9265";
		reg = <0>;

		spi-max-frequency = <10000000>;
		adi,spi-3wire-enable;

		clocks = <&clk_ad9517 3>;
		clock-names = "adc_clk";
	};

	clk_ad9517: ad9517@1 {
		compatible = "adi,ad9517-4";
		reg = <1>;

		spi-max-frequency = <10000000>;
		adi,spi-3wire-enable;

		firmware = "ad9517.stp";

		clocks = <&ad9517_ref_clk>, <&ad9517_ref_clk>;
		clock-names = "refclk", "clkin";

		clock-output-names = "out0", "out1", "out2", "out3", "out4", "out5", "out6", "out7";
		#clock-cells = <1>;

		firmware = "ad9467_intbypass_ad9517.stp";
>>>>>>> 94a99341783941d120a2ab5617b204bab4cb8729
	};
};
