#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat Jan  7 16:24:11 2023
# Process ID: 18844
# Current directory: D:/1.EE/FPGA/VerilogWorks/UART/UART.runs/div_gen_0_synth_1
# Command line: vivado.exe -log div_gen_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source div_gen_0.tcl
# Log file: D:/1.EE/FPGA/VerilogWorks/UART/UART.runs/div_gen_0_synth_1/div_gen_0.vds
# Journal file: D:/1.EE/FPGA/VerilogWorks/UART/UART.runs/div_gen_0_synth_1\vivado.jou
#-----------------------------------------------------------
source div_gen_0.tcl -notrace
