{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 27 14:45:23 2011 " "Info: Processing started: Thu Oct 27 14:45:23 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off UART -c UART " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off UART -c UART" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "UART.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX09/UART_2/UART.v" 10 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register rs232tx:rs232_tx_block\|prescaler_count_l\[0\] register rs232tx:rs232_tx_block\|q\[8\] 172.44 MHz 5.799 ns Internal " "Info: Clock \"clk\" has Internal fmax of 172.44 MHz between source register \"rs232tx:rs232_tx_block\|prescaler_count_l\[0\]\" and destination register \"rs232tx:rs232_tx_block\|q\[8\]\" (period= 5.799 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.090 ns + Longest register register " "Info: + Longest register to register delay is 5.090 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns rs232tx:rs232_tx_block\|prescaler_count_l\[0\] 1 REG LC_X6_Y2_N8 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X6_Y2_N8; Fanout = 5; REG Node = 'rs232tx:rs232_tx_block\|prescaler_count_l\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { rs232tx:rs232_tx_block|prescaler_count_l[0] } "NODE_NAME" } } { "rs232tx.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX09/UART_2/rs232tx.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.971 ns) + CELL(0.914 ns) 1.885 ns rs232tx:rs232_tx_block\|Equal0~90 2 COMB LC_X6_Y2_N7 13 " "Info: 2: + IC(0.971 ns) + CELL(0.914 ns) = 1.885 ns; Loc. = LC_X6_Y2_N7; Fanout = 13; COMB Node = 'rs232tx:rs232_tx_block\|Equal0~90'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.885 ns" { rs232tx:rs232_tx_block|prescaler_count_l[0] rs232tx:rs232_tx_block|Equal0~90 } "NODE_NAME" } } { "rs232tx.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX09/UART_2/rs232tx.v" 97 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.864 ns) + CELL(0.511 ns) 3.260 ns rs232tx:rs232_tx_block\|tx_clk_1x~14 3 COMB LC_X6_Y2_N4 1 " "Info: 3: + IC(0.864 ns) + CELL(0.511 ns) = 3.260 ns; Loc. = LC_X6_Y2_N4; Fanout = 1; COMB Node = 'rs232tx:rs232_tx_block\|tx_clk_1x~14'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.375 ns" { rs232tx:rs232_tx_block|Equal0~90 rs232tx:rs232_tx_block|tx_clk_1x~14 } "NODE_NAME" } } { "rs232tx.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX09/UART_2/rs232tx.v" 84 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.239 ns) + CELL(0.591 ns) 5.090 ns rs232tx:rs232_tx_block\|q\[8\] 4 REG LC_X5_Y2_N4 2 " "Info: 4: + IC(1.239 ns) + CELL(0.591 ns) = 5.090 ns; Loc. = LC_X5_Y2_N4; Fanout = 2; REG Node = 'rs232tx:rs232_tx_block\|q\[8\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.830 ns" { rs232tx:rs232_tx_block|tx_clk_1x~14 rs232tx:rs232_tx_block|q[8] } "NODE_NAME" } } { "rs232tx.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX09/UART_2/rs232tx.v" 169 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.016 ns ( 39.61 % ) " "Info: Total cell delay = 2.016 ns ( 39.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.074 ns ( 60.39 % ) " "Info: Total interconnect delay = 3.074 ns ( 60.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.090 ns" { rs232tx:rs232_tx_block|prescaler_count_l[0] rs232tx:rs232_tx_block|Equal0~90 rs232tx:rs232_tx_block|tx_clk_1x~14 rs232tx:rs232_tx_block|q[8] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.090 ns" { rs232tx:rs232_tx_block|prescaler_count_l[0] {} rs232tx:rs232_tx_block|Equal0~90 {} rs232tx:rs232_tx_block|tx_clk_1x~14 {} rs232tx:rs232_tx_block|q[8] {} } { 0.000ns 0.971ns 0.864ns 1.239ns } { 0.000ns 0.914ns 0.511ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 6.471 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 6.471 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns clk 1 CLK PIN_61 23 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_61; Fanout = 23; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "UART.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX09/UART_2/UART.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.421 ns) + CELL(0.918 ns) 6.471 ns rs232tx:rs232_tx_block\|q\[8\] 2 REG LC_X5_Y2_N4 2 " "Info: 2: + IC(4.421 ns) + CELL(0.918 ns) = 6.471 ns; Loc. = LC_X5_Y2_N4; Fanout = 2; REG Node = 'rs232tx:rs232_tx_block\|q\[8\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.339 ns" { clk rs232tx:rs232_tx_block|q[8] } "NODE_NAME" } } { "rs232tx.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX09/UART_2/rs232tx.v" 169 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 31.68 % ) " "Info: Total cell delay = 2.050 ns ( 31.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.421 ns ( 68.32 % ) " "Info: Total interconnect delay = 4.421 ns ( 68.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.471 ns" { clk rs232tx:rs232_tx_block|q[8] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.471 ns" { clk {} clk~combout {} rs232tx:rs232_tx_block|q[8] {} } { 0.000ns 0.000ns 4.421ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 6.471 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 6.471 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns clk 1 CLK PIN_61 23 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_61; Fanout = 23; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "UART.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX09/UART_2/UART.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.421 ns) + CELL(0.918 ns) 6.471 ns rs232tx:rs232_tx_block\|prescaler_count_l\[0\] 2 REG LC_X6_Y2_N8 5 " "Info: 2: + IC(4.421 ns) + CELL(0.918 ns) = 6.471 ns; Loc. = LC_X6_Y2_N8; Fanout = 5; REG Node = 'rs232tx:rs232_tx_block\|prescaler_count_l\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.339 ns" { clk rs232tx:rs232_tx_block|prescaler_count_l[0] } "NODE_NAME" } } { "rs232tx.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX09/UART_2/rs232tx.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 31.68 % ) " "Info: Total cell delay = 2.050 ns ( 31.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.421 ns ( 68.32 % ) " "Info: Total interconnect delay = 4.421 ns ( 68.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.471 ns" { clk rs232tx:rs232_tx_block|prescaler_count_l[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.471 ns" { clk {} clk~combout {} rs232tx:rs232_tx_block|prescaler_count_l[0] {} } { 0.000ns 0.000ns 4.421ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.471 ns" { clk rs232tx:rs232_tx_block|q[8] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.471 ns" { clk {} clk~combout {} rs232tx:rs232_tx_block|q[8] {} } { 0.000ns 0.000ns 4.421ns } { 0.000ns 1.132ns 0.918ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.471 ns" { clk rs232tx:rs232_tx_block|prescaler_count_l[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.471 ns" { clk {} clk~combout {} rs232tx:rs232_tx_block|prescaler_count_l[0] {} } { 0.000ns 0.000ns 4.421ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "rs232tx.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX09/UART_2/rs232tx.v" 88 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "rs232tx.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX09/UART_2/rs232tx.v" 169 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.090 ns" { rs232tx:rs232_tx_block|prescaler_count_l[0] rs232tx:rs232_tx_block|Equal0~90 rs232tx:rs232_tx_block|tx_clk_1x~14 rs232tx:rs232_tx_block|q[8] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.090 ns" { rs232tx:rs232_tx_block|prescaler_count_l[0] {} rs232tx:rs232_tx_block|Equal0~90 {} rs232tx:rs232_tx_block|tx_clk_1x~14 {} rs232tx:rs232_tx_block|q[8] {} } { 0.000ns 0.971ns 0.864ns 1.239ns } { 0.000ns 0.914ns 0.511ns 0.591ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.471 ns" { clk rs232tx:rs232_tx_block|q[8] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.471 ns" { clk {} clk~combout {} rs232tx:rs232_tx_block|q[8] {} } { 0.000ns 0.000ns 4.421ns } { 0.000ns 1.132ns 0.918ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.471 ns" { clk rs232tx:rs232_tx_block|prescaler_count_l[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.471 ns" { clk {} clk~combout {} rs232tx:rs232_tx_block|prescaler_count_l[0] {} } { 0.000ns 0.000ns 4.421ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "rs232tx:rs232_tx_block\|prescaler_count_l\[3\] rst_n clk -0.149 ns register " "Info: tsu for register \"rs232tx:rs232_tx_block\|prescaler_count_l\[3\]\" (data pin = \"rst_n\", clock pin = \"clk\") is -0.149 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.989 ns + Longest pin register " "Info: + Longest pin to register delay is 5.989 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns rst_n 1 PIN PIN_83 23 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_83; Fanout = 23; PIN Node = 'rst_n'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { rst_n } "NODE_NAME" } } { "UART.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX09/UART_2/UART.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.394 ns) + CELL(0.511 ns) 4.037 ns rs232tx:rs232_tx_block\|q\[9\]~1174 2 COMB LC_X6_Y2_N3 3 " "Info: 2: + IC(2.394 ns) + CELL(0.511 ns) = 4.037 ns; Loc. = LC_X6_Y2_N3; Fanout = 3; COMB Node = 'rs232tx:rs232_tx_block\|q\[9\]~1174'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.905 ns" { rst_n rs232tx:rs232_tx_block|q[9]~1174 } "NODE_NAME" } } { "rs232tx.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX09/UART_2/rs232tx.v" 169 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.709 ns) + CELL(1.243 ns) 5.989 ns rs232tx:rs232_tx_block\|prescaler_count_l\[3\] 3 REG LC_X6_Y2_N9 2 " "Info: 3: + IC(0.709 ns) + CELL(1.243 ns) = 5.989 ns; Loc. = LC_X6_Y2_N9; Fanout = 2; REG Node = 'rs232tx:rs232_tx_block\|prescaler_count_l\[3\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.952 ns" { rs232tx:rs232_tx_block|q[9]~1174 rs232tx:rs232_tx_block|prescaler_count_l[3] } "NODE_NAME" } } { "rs232tx.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX09/UART_2/rs232tx.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.886 ns ( 48.19 % ) " "Info: Total cell delay = 2.886 ns ( 48.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.103 ns ( 51.81 % ) " "Info: Total interconnect delay = 3.103 ns ( 51.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.989 ns" { rst_n rs232tx:rs232_tx_block|q[9]~1174 rs232tx:rs232_tx_block|prescaler_count_l[3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.989 ns" { rst_n {} rst_n~combout {} rs232tx:rs232_tx_block|q[9]~1174 {} rs232tx:rs232_tx_block|prescaler_count_l[3] {} } { 0.000ns 0.000ns 2.394ns 0.709ns } { 0.000ns 1.132ns 0.511ns 1.243ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "rs232tx.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX09/UART_2/rs232tx.v" 88 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 6.471 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 6.471 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns clk 1 CLK PIN_61 23 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_61; Fanout = 23; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "UART.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX09/UART_2/UART.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.421 ns) + CELL(0.918 ns) 6.471 ns rs232tx:rs232_tx_block\|prescaler_count_l\[3\] 2 REG LC_X6_Y2_N9 2 " "Info: 2: + IC(4.421 ns) + CELL(0.918 ns) = 6.471 ns; Loc. = LC_X6_Y2_N9; Fanout = 2; REG Node = 'rs232tx:rs232_tx_block\|prescaler_count_l\[3\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.339 ns" { clk rs232tx:rs232_tx_block|prescaler_count_l[3] } "NODE_NAME" } } { "rs232tx.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX09/UART_2/rs232tx.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 31.68 % ) " "Info: Total cell delay = 2.050 ns ( 31.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.421 ns ( 68.32 % ) " "Info: Total interconnect delay = 4.421 ns ( 68.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.471 ns" { clk rs232tx:rs232_tx_block|prescaler_count_l[3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.471 ns" { clk {} clk~combout {} rs232tx:rs232_tx_block|prescaler_count_l[3] {} } { 0.000ns 0.000ns 4.421ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.989 ns" { rst_n rs232tx:rs232_tx_block|q[9]~1174 rs232tx:rs232_tx_block|prescaler_count_l[3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.989 ns" { rst_n {} rst_n~combout {} rs232tx:rs232_tx_block|q[9]~1174 {} rs232tx:rs232_tx_block|prescaler_count_l[3] {} } { 0.000ns 0.000ns 2.394ns 0.709ns } { 0.000ns 1.132ns 0.511ns 1.243ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.471 ns" { clk rs232tx:rs232_tx_block|prescaler_count_l[3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.471 ns" { clk {} clk~combout {} rs232tx:rs232_tx_block|prescaler_count_l[3] {} } { 0.000ns 0.000ns 4.421ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk Uart1_T rs232tx:rs232_tx_block\|q\[0\] 11.686 ns register " "Info: tco from clock \"clk\" to destination pin \"Uart1_T\" through register \"rs232tx:rs232_tx_block\|q\[0\]\" is 11.686 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 6.471 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 6.471 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns clk 1 CLK PIN_61 23 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_61; Fanout = 23; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "UART.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX09/UART_2/UART.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.421 ns) + CELL(0.918 ns) 6.471 ns rs232tx:rs232_tx_block\|q\[0\] 2 REG LC_X5_Y2_N6 2 " "Info: 2: + IC(4.421 ns) + CELL(0.918 ns) = 6.471 ns; Loc. = LC_X5_Y2_N6; Fanout = 2; REG Node = 'rs232tx:rs232_tx_block\|q\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.339 ns" { clk rs232tx:rs232_tx_block|q[0] } "NODE_NAME" } } { "rs232tx.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX09/UART_2/rs232tx.v" 169 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 31.68 % ) " "Info: Total cell delay = 2.050 ns ( 31.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.421 ns ( 68.32 % ) " "Info: Total interconnect delay = 4.421 ns ( 68.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.471 ns" { clk rs232tx:rs232_tx_block|q[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.471 ns" { clk {} clk~combout {} rs232tx:rs232_tx_block|q[0] {} } { 0.000ns 0.000ns 4.421ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "rs232tx.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX09/UART_2/rs232tx.v" 169 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.839 ns + Longest register pin " "Info: + Longest register to pin delay is 4.839 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns rs232tx:rs232_tx_block\|q\[0\] 1 REG LC_X5_Y2_N6 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X5_Y2_N6; Fanout = 2; REG Node = 'rs232tx:rs232_tx_block\|q\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { rs232tx:rs232_tx_block|q[0] } "NODE_NAME" } } { "rs232tx.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX09/UART_2/rs232tx.v" 169 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.517 ns) + CELL(2.322 ns) 4.839 ns Uart1_T 2 PIN PIN_18 0 " "Info: 2: + IC(2.517 ns) + CELL(2.322 ns) = 4.839 ns; Loc. = PIN_18; Fanout = 0; PIN Node = 'Uart1_T'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.839 ns" { rs232tx:rs232_tx_block|q[0] Uart1_T } "NODE_NAME" } } { "UART.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX09/UART_2/UART.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.322 ns ( 47.99 % ) " "Info: Total cell delay = 2.322 ns ( 47.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.517 ns ( 52.01 % ) " "Info: Total interconnect delay = 2.517 ns ( 52.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.839 ns" { rs232tx:rs232_tx_block|q[0] Uart1_T } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.839 ns" { rs232tx:rs232_tx_block|q[0] {} Uart1_T {} } { 0.000ns 2.517ns } { 0.000ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.471 ns" { clk rs232tx:rs232_tx_block|q[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.471 ns" { clk {} clk~combout {} rs232tx:rs232_tx_block|q[0] {} } { 0.000ns 0.000ns 4.421ns } { 0.000ns 1.132ns 0.918ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.839 ns" { rs232tx:rs232_tx_block|q[0] Uart1_T } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.839 ns" { rs232tx:rs232_tx_block|q[0] {} Uart1_T {} } { 0.000ns 2.517ns } { 0.000ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "clock_gen_select:clock_unit\|dds_phase\[5\] rst_n clk 1.656 ns register " "Info: th for register \"clock_gen_select:clock_unit\|dds_phase\[5\]\" (data pin = \"rst_n\", clock pin = \"clk\") is 1.656 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 6.471 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 6.471 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns clk 1 CLK PIN_61 23 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_61; Fanout = 23; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "UART.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX09/UART_2/UART.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.421 ns) + CELL(0.918 ns) 6.471 ns clock_gen_select:clock_unit\|dds_phase\[5\] 2 REG LC_X5_Y3_N6 6 " "Info: 2: + IC(4.421 ns) + CELL(0.918 ns) = 6.471 ns; Loc. = LC_X5_Y3_N6; Fanout = 6; REG Node = 'clock_gen_select:clock_unit\|dds_phase\[5\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.339 ns" { clk clock_gen_select:clock_unit|dds_phase[5] } "NODE_NAME" } } { "clock_gen_select.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX09/UART_2/clock_gen_select.v" 205 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 31.68 % ) " "Info: Total cell delay = 2.050 ns ( 31.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.421 ns ( 68.32 % ) " "Info: Total interconnect delay = 4.421 ns ( 68.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.471 ns" { clk clock_gen_select:clock_unit|dds_phase[5] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.471 ns" { clk {} clk~combout {} clock_gen_select:clock_unit|dds_phase[5] {} } { 0.000ns 0.000ns 4.421ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "clock_gen_select.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX09/UART_2/clock_gen_select.v" 205 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.036 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.036 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns rst_n 1 PIN PIN_83 23 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_83; Fanout = 23; PIN Node = 'rst_n'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { rst_n } "NODE_NAME" } } { "UART.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX09/UART_2/UART.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.144 ns) + CELL(1.760 ns) 5.036 ns clock_gen_select:clock_unit\|dds_phase\[5\] 2 REG LC_X5_Y3_N6 6 " "Info: 2: + IC(2.144 ns) + CELL(1.760 ns) = 5.036 ns; Loc. = LC_X5_Y3_N6; Fanout = 6; REG Node = 'clock_gen_select:clock_unit\|dds_phase\[5\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.904 ns" { rst_n clock_gen_select:clock_unit|dds_phase[5] } "NODE_NAME" } } { "clock_gen_select.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX09/UART_2/clock_gen_select.v" 205 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.892 ns ( 57.43 % ) " "Info: Total cell delay = 2.892 ns ( 57.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.144 ns ( 42.57 % ) " "Info: Total interconnect delay = 2.144 ns ( 42.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.036 ns" { rst_n clock_gen_select:clock_unit|dds_phase[5] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.036 ns" { rst_n {} rst_n~combout {} clock_gen_select:clock_unit|dds_phase[5] {} } { 0.000ns 0.000ns 2.144ns } { 0.000ns 1.132ns 1.760ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.471 ns" { clk clock_gen_select:clock_unit|dds_phase[5] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.471 ns" { clk {} clk~combout {} clock_gen_select:clock_unit|dds_phase[5] {} } { 0.000ns 0.000ns 4.421ns } { 0.000ns 1.132ns 0.918ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.036 ns" { rst_n clock_gen_select:clock_unit|dds_phase[5] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.036 ns" { rst_n {} rst_n~combout {} clock_gen_select:clock_unit|dds_phase[5] {} } { 0.000ns 0.000ns 2.144ns } { 0.000ns 1.132ns 1.760ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "110 " "Info: Allocated 110 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 27 14:45:24 2011 " "Info: Processing ended: Thu Oct 27 14:45:24 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
