
---------- Begin Simulation Statistics ----------
final_tick                               178146805500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 490645                       # Simulator instruction rate (inst/s)
host_mem_usage                                8496384                       # Number of bytes of host memory used
host_op_rate                                   571727                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   206.92                       # Real time elapsed on the host
host_tick_rate                              860926859                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   101525559                       # Number of instructions simulated
sim_ops                                     118304287                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.178147                       # Number of seconds simulated
sim_ticks                                178146805500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.604513                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                17067563                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             17135331                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             66386                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          17135018                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                  1                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             144                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              143                       # Number of indirect misses.
system.cpu.branchPred.lookups                17136120                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     306                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           60                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   101525559                       # Number of instructions committed
system.cpu.committedOps                     118304287                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.509398                       # CPI: cycles per instruction
system.cpu.dcache.prefetcher.num_hwpf_issued      6835062                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit        74569                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified      6937622                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage      18106170                       # number of prefetches that crossed the page
system.cpu.discardedOps                        437610                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                 29                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           34539521                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          17069384                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions            66361                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions           17001770                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       156340133                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.284949                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        356293611                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                  33      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                67838720     57.34%     57.34% # Class of committed instruction
system.cpu.op_class_0::IntMult                      9      0.00%     57.34% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       3      0.00%     57.34% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     57.34% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     57.34% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     1      0.00%     57.34% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     57.34% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc          16777216     14.18%     71.52% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     1      0.00%     71.52% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    1      0.00%     71.52% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     71.52% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                     13      0.00%     71.52% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     71.52% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                     12      0.00%     71.52% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                     12      0.00%     71.52% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     71.52% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                    15      0.00%     71.52% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     71.52% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     71.52% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     71.52% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     71.52% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     71.52% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     71.52% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     71.52% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     71.52% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     71.52% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     71.52% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     71.52% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     71.52% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     71.52% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     71.52% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     71.52% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     71.52% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     71.52% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     71.52% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     71.52% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     71.52% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     71.52% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     71.52% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     71.52% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     71.52% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     71.52% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     71.52% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     71.52% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     71.52% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     71.52% # Class of committed instruction
system.cpu.op_class_0::MemRead               33621209     28.42%     99.94% # Class of committed instruction
system.cpu.op_class_0::MemWrite                 67042      0.06%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                118304287                       # Class of committed instruction
system.cpu.tickCycles                       199953478                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    16                       # Number of system calls
system.l2.prefetcher.num_hwpf_issued             9836                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                    1                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified                9837                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                   315                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            4                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         13193                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            4                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     16647644                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          176                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     33297705                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            176                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 178146805500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              13126                       # Transaction distribution
system.membus.trans_dist::CleanEvict                4                       # Transaction distribution
system.membus.trans_dist::ReadExReq                61                       # Transaction distribution
system.membus.trans_dist::ReadExResp               61                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         13126                       # Transaction distribution
system.membus.trans_dist::InvalidateReq             2                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        26380                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  26380                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       843968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  843968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             13189                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   13189    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               13189                       # Request fanout histogram
system.membus.respLayer1.occupancy           67713215                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy            16344605                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 178146805500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          16584642                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        68437                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          171                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        16579047                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq            13472                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            65415                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           65415                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           540                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     16584102                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq            4                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp            4                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1251                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     49946515                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              49947766                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        45504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   1069949056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1069994560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           13483                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         16663544                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000011                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.003287                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               16663364    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    180      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           16663544                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        18640850533                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       24974277500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            14.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            810000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 178146805500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                  344                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data             10409730                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.dcache.prefetcher      6234907                       # number of demand (read+write) hits
system.l2.demand_hits::total                 16644981                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 344                       # number of overall hits
system.l2.overall_hits::.cpu.data            10409730                       # number of overall hits
system.l2.overall_hits::.cpu.dcache.prefetcher      6234907                       # number of overall hits
system.l2.overall_hits::total                16644981                       # number of overall hits
system.l2.demand_misses::.cpu.inst                196                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               1785                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.dcache.prefetcher         3095                       # number of demand (read+write) misses
system.l2.demand_misses::total                   5076                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               196                       # number of overall misses
system.l2.overall_misses::.cpu.data              1785                       # number of overall misses
system.l2.overall_misses::.cpu.dcache.prefetcher         3095                       # number of overall misses
system.l2.overall_misses::total                  5076                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     16097000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    148381500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.dcache.prefetcher    243073087                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        407551587                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     16097000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    148381500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.dcache.prefetcher    243073087                       # number of overall miss cycles
system.l2.overall_miss_latency::total       407551587                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              540                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data         10411515                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.dcache.prefetcher      6238002                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             16650057                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             540                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data        10411515                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.dcache.prefetcher      6238002                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            16650057                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.362963                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.000171                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.dcache.prefetcher     0.000496                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.000305                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.362963                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.000171                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.dcache.prefetcher     0.000496                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.000305                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 82127.551020                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 83126.890756                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.dcache.prefetcher 78537.346365                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80289.910757                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 82127.551020                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 83126.890756                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.dcache.prefetcher 78537.346365                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80289.910757                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                         6                       # number of HardPF blocks evicted w/o reference
system.l2.demand_mshr_hits::.cpu.dcache.prefetcher          723                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 723                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.dcache.prefetcher          723                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                723                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           196                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          1785                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.dcache.prefetcher         2372                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              4353                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          196                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         1785                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.dcache.prefetcher         2372                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher         8834                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            13187                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     14137000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    130531500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.dcache.prefetcher    189851641                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    334520141                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     14137000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    130531500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.dcache.prefetcher    189851641                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher    541989236                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    876509377                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.362963                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.000171                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.000380                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.000261                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.362963                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.000171                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.000380                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.000792                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 72127.551020                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 73126.890756                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 80038.634486                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 76848.183092                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 72127.551020                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 73126.890756                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 80038.634486                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 61352.641612                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 66467.686130                       # average overall mshr miss latency
system.l2.replacements                             11                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        68437                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            68437                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        68437                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        68437                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          169                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              169                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          169                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          169                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher         8834                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total           8834                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher    541989236                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total    541989236                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 61352.641612                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 61352.641612                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data             65354                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 65354                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data              61                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  61                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data      5086000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       5086000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         65415                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             65415                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.000933                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.000933                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 83377.049180                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 83377.049180                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data           61                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             61                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data      4476000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      4476000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.000933                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.000933                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 73377.049180                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 73377.049180                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            344                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                344                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          196                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              196                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     16097000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     16097000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          540                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            540                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.362963                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.362963                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 82127.551020                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82127.551020                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          196                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          196                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     14137000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     14137000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.362963                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.362963                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 72127.551020                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72127.551020                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data      10344376                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu.dcache.prefetcher      6234907                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          16579283                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         1724                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu.dcache.prefetcher         3095                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            4819                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    143295500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher    243073087                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    386368587                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data     10346100                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu.dcache.prefetcher      6238002                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      16584102                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.000167                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.000496                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.000291                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 83118.039443                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 78537.346365                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 80176.091928                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher          723                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total          723                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         1724                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher         2372                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         4096                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    126055500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher    189851641                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    315907141                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.000167                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.000380                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.000247                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 73118.039443                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 80038.634486                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 77125.766846                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data             1                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 1                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data            3                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total               3                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu.data        55500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total        55500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu.data            4                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total             4                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.750000                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.750000                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu.data        18500                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total        18500                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu.data            1                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total            1                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu.data            2                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total            2                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data        37000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total        37000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.500000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data        18500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total        18500                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 178146805500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 178146805500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8950.300351                       # Cycle average of tags in use
system.l2.tags.total_refs                    33305809                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     13193                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                   2524.506102                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       3.988357                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       139.896037                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1406.709859                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.dcache.prefetcher  1582.332593                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher  5817.373504                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000243                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.008539                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.085859                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.dcache.prefetcher     0.096578                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.355064                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.546283                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022         11196                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          1984                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0          115                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2           30                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3          376                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4        10669                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           78                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           35                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1867                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.683350                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.121094                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 266394801                       # Number of tag accesses
system.l2.tags.data_accesses                266394801                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 178146805500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          12544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         114240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.dcache.prefetcher       162624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher       554560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             843968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        12544                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         12544                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             196                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            1785                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.dcache.prefetcher         2541                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher         8665                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               13187                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             70414                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data            641269                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.dcache.prefetcher       912865                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher      3112938                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               4737486                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        70414                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            70414                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            70414                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data           641269                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.dcache.prefetcher       912865                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher      3112938                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total              4737486                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       196.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      1785.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.dcache.prefetcher::samples      2541.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples      8665.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000635000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               71848                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       13187                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                     13187                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               895                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               852                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               865                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               794                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               785                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               768                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               779                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               780                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               810                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               818                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              797                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              832                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              800                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              918                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              832                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              862                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    167320111                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   65935000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               414576361                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12688.26                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31438.26                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    11001                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 83.42                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 13187                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    3923                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    3714                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3606                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     913                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     608                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     405                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         2176                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    386.264706                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   292.204698                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   313.090725                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           81      3.72%      3.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1308     60.11%     63.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           27      1.24%     65.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          114      5.24%     70.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          214      9.83%     80.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           28      1.29%     81.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           48      2.21%     83.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           55      2.53%     86.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          301     13.83%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         2176                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 843968                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  843968                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                         4.74                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      4.74                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.04                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.04                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  178146690500                       # Total gap between requests
system.mem_ctrls.avgGap                   13509265.98                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        12544                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       114240                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.dcache.prefetcher       162624                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher       554560                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 70413.836300870404                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 641268.866311498336                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.dcache.prefetcher 912865.092043427052                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 3112938.222178786062                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          196                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         1785                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.dcache.prefetcher         2541                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher         8665                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst      6081750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     57028505                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.dcache.prefetcher     83648611                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher    267817495                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     31029.34                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     31948.74                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.dcache.prefetcher     32919.56                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     30907.96                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    83.42                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              7882560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              4170705                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            47616660                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     14062348560.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       4037504370                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      65008369920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        83167892775                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        466.850318                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 168965682175                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   5948540000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   3232583325                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              7725480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              4087215                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            46538520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     14062348560.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       4172248950                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      64894900800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        83187849525                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        466.962342                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 168670058802                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   5948540000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   3528206698                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    178146805500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 178146805500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     46411461                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         46411461                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     46411461                       # number of overall hits
system.cpu.icache.overall_hits::total        46411461                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          540                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            540                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          540                       # number of overall misses
system.cpu.icache.overall_misses::total           540                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     21063000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     21063000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     21063000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     21063000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     46412001                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     46412001                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     46412001                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     46412001                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000012                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000012                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000012                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000012                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 39005.555556                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 39005.555556                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 39005.555556                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 39005.555556                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          171                       # number of writebacks
system.cpu.icache.writebacks::total               171                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          540                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          540                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          540                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          540                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     20523000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     20523000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     20523000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     20523000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000012                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000012                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000012                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000012                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 38005.555556                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 38005.555556                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 38005.555556                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 38005.555556                       # average overall mshr miss latency
system.cpu.icache.replacements                    171                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     46411461                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        46411461                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          540                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           540                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     21063000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     21063000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     46412001                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     46412001                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000012                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000012                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 39005.555556                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 39005.555556                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          540                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          540                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     20523000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     20523000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000012                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000012                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 38005.555556                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 38005.555556                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 178146805500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           319.979563                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            46412001                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               540                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          85948.150000                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             97500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   319.979563                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.624960                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.624960                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          369                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          120                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          249                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.720703                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          92824542                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         92824542                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 178146805500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 178146805500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 178146805500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     21423921                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         21423921                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     21423921                       # number of overall hits
system.cpu.dcache.overall_hits::total        21423921                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     12395572                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       12395572                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     12395572                       # number of overall misses
system.cpu.dcache.overall_misses::total      12395572                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 157654230000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 157654230000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 157654230000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 157654230000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     33819493                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     33819493                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     33819493                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     33819493                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.366522                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.366522                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.366522                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.366522                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 12718.592575                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 12718.592575                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 12718.592575                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 12718.592575                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        17769                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              2210                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     8.040271                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches           2008981                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks        68437                       # number of writebacks
system.cpu.dcache.writebacks::total             68437                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      1984056                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1984056                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      1984056                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1984056                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data     10411516                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     10411516                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data     10411516                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher      6238002                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     16649518                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 127556705000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 127556705000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 127556705000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher  72685034570                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 200241739570                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.307855                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.307855                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.307855                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.492305                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 12251.501606                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 12251.501606                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 12251.501606                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 11651.973592                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 12026.879071                       # average overall mshr miss latency
system.cpu.dcache.replacements               16647473                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     21422421                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        21422421                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data     12330061                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      12330061                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data 156791350000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 156791350000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     33752482                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     33752482                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.365308                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.365308                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 12716.186076                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 12716.186076                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data      1983962                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      1983962                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data     10346099                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     10346099                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data 126763472500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 126763472500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.306529                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.306529                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 12252.296494                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12252.296494                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         1500                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           1500                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        65504                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        65504                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    862650500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    862650500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        67004                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        67004                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.977613                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.977613                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 13169.432401                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 13169.432401                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           91                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           91                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        65413                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        65413                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    793103500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    793103500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.976255                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.976255                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 12124.554752                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 12124.554752                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher      6238002                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total      6238002                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher  72685034570                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total  72685034570                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 11651.973592                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 11651.973592                       # average HardPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.cpu.data            7                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total            7                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data       229500                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total       229500                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data            7                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total            7                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 32785.714286                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 32785.714286                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_hits::.cpu.data            3                       # number of WriteLineReq MSHR hits
system.cpu.dcache.WriteLineReq_mshr_hits::total            3                       # number of WriteLineReq MSHR hits
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data            4                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total            4                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data       129000                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total       129000                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data     0.571429                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.571429                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data        32250                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total        32250                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data            3                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        72000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        72000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        72000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        72000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        71000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        71000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.250000                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.250000                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        71000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        71000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data            4                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total            4                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.SwapReq_hits::.cpu.data           24                       # number of SwapReq hits
system.cpu.dcache.SwapReq_hits::total              24                       # number of SwapReq hits
system.cpu.dcache.SwapReq_misses::.cpu.data            2                       # number of SwapReq misses
system.cpu.dcache.SwapReq_misses::total             2                       # number of SwapReq misses
system.cpu.dcache.SwapReq_miss_latency::.cpu.data       100000                       # number of SwapReq miss cycles
system.cpu.dcache.SwapReq_miss_latency::total       100000                       # number of SwapReq miss cycles
system.cpu.dcache.SwapReq_accesses::.cpu.data           26                       # number of SwapReq accesses(hits+misses)
system.cpu.dcache.SwapReq_accesses::total           26                       # number of SwapReq accesses(hits+misses)
system.cpu.dcache.SwapReq_miss_rate::.cpu.data     0.076923                       # miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_miss_rate::total     0.076923                       # miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_avg_miss_latency::.cpu.data        50000                       # average SwapReq miss latency
system.cpu.dcache.SwapReq_avg_miss_latency::total        50000                       # average SwapReq miss latency
system.cpu.dcache.SwapReq_mshr_misses::.cpu.data            2                       # number of SwapReq MSHR misses
system.cpu.dcache.SwapReq_mshr_misses::total            2                       # number of SwapReq MSHR misses
system.cpu.dcache.SwapReq_mshr_miss_latency::.cpu.data        98000                       # number of SwapReq MSHR miss cycles
system.cpu.dcache.SwapReq_mshr_miss_latency::total        98000                       # number of SwapReq MSHR miss cycles
system.cpu.dcache.SwapReq_mshr_miss_rate::.cpu.data     0.076923                       # mshr miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_mshr_miss_rate::total     0.076923                       # mshr miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_avg_mshr_miss_latency::.cpu.data        49000                       # average SwapReq mshr miss latency
system.cpu.dcache.SwapReq_avg_mshr_miss_latency::total        49000                       # average SwapReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED 178146805500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 178146805500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          2044.476629                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            38073473                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          16649521                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              2.286761                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            186500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1328.002694                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   716.473936                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.648439                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.349841                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998280                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          688                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024         1360                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           30                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1           43                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          273                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::4          342                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          108                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           79                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          491                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          682                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.335938                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.664062                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          84288575                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         84288575                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 178146805500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 178146805500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
