xilinx rtfpga
INFO: [Synth 8-4471] merging register 'control_increment_offsetEop_1_reg[0:0]' into 'control_nextDone_1_reg[0:0]' [/home/thomas/Documents/p4_fpga_plugin/rtl/hotnets2.P4.HDL/XilinxSwitch/XilinxSwitch_vivado/XilinxSwitch/XilinxSwitch.srcs/sources_1/imports/XilinxSwitch/Deparser_t.HDL/Deparser_t.vp:13729]
WARNING: [Synth 8-6014] Unused sequential element control_increment_offsetEop_1_reg was removed.  [/home/thomas/Documents/p4_fpga_plugin/rtl/hotnets2.P4.HDL/XilinxSwitch/XilinxSwitch_vivado/XilinxSwitch/XilinxSwitch.srcs/sources_1/imports/XilinxSwitch/Deparser_t.HDL/Deparser_t.vp:13729]
WARNING: [Synth 8-3331] design Deparser_t_emit_1 has unconnected port reset
WARNING: [Synth 8-3331] design Deparser_t_emit_1 has unconnected port level[2]
WARNING: [Synth 8-3331] design Deparser_t_emit_1 has unconnected port level[1]
WARNING: [Synth 8-3331] design Deparser_t_emit_1 has unconnected port level[0]
