//å­˜å‚¨å™¨æ–‡ä»? ram.v//
/*åŠŸèƒ½æè¿°ï¼šå¯¹äºå†™å…¥æ•°æ®ï¼Œå½“å†™ä½¿èƒ½ä¿¡å· wr æœ‰æ•ˆæ—¶ï¼Œå°†æ•°æ? wdata å†™å…¥åœ°å€
ä¸? addr çš„å­˜å‚¨å•å…ƒä¸­ï¼›å¯¹äºè¯»å‡ºæ•°æ®ï¼Œè¯»ä½¿èƒ½ä¿¡å? rd æœ‰æ•ˆæ—¶ï¼Œå°†åœ°å?ä¸? addr çš?
å­˜å‚¨å•å…ƒä¸­çš„æ•°æ®è¾“å‡ºåˆ°æ•°æ®æ?»çº¿ rdata ä¸Šã??*/
module ram(
input wire clock, // Clock
input wire[8:0] addr, // Read/write address
input wire wEn, // Write enable
input wire[31:0] wDat, // Write data
input wire rEn, // Read enable
output reg[31:0] rDat = 0 // Read data = line:arch:synchram:rDatB
);

reg[31:0] mem[512-1:0]; // Actual storage

always@(posedge clock)begin
    if(wEn)begin
        mem[addr] <= wDat;  //write data to memory
    end
    else if(rEn)begin
        rDat <= mem[addr];  //read data from memory
    end
end

endmodule