; BTOR description generated by Yosys 0.9+431 (git sha1 4a3b5437, clang 4.0.1-6 -fPIC -Os) for module main.
1 sort bitvec 1
2 input 1 clock
3 sort bitvec 8
4 input 3 data_in
5 input 1 dsr
6 input 1 eoc
7 const 1 0
8 state 1 error
9 init 1 8 7
10 sort bitvec 32
11 uext 10 8 31
12 const 10 00000000000000000000000000000000
13 eq 1 11 12
14 state 1 tx_end
15 init 1 14 7
16 uext 10 14 31
17 eq 1 16 12
18 or 1 13 17
19 not 1 18
20 output 19 prop_neg
21 const 1 1
22 not 1 18
23 and 1 21 22
24 bad 23
25 state 1 S1
26 init 1 25 7
27 state 1 S2
28 init 1 27 7
29 input 1
30 uext 1 29 0 add_mpx2
31 sort bitvec 4
32 input 31
33 uext 31 32 0 canale
34 input 1
35 uext 1 34 0 confirm
36 input 31
37 uext 31 36 0 conta_tmp
38 input 1
39 uext 1 38 0 data_out
40 state 1 itfc_state
41 init 1 40 7
42 state 1 load
43 init 1 42 7
44 input 1
45 uext 1 44 0 load_dato
46 input 1
47 uext 1 46 0 mpx
48 input 1
49 uext 1 48 0 mux_en
50 state 1 next_bit
51 init 1 50 21
52 input 3
53 uext 3 52 0 out_reg
54 uext 1 18 0 prop
55 input 1
56 uext 1 55 0 rdy
57 state 1 send
58 init 1 57 7
59 state 1 send_data
60 init 1 59 7
61 state 1 send_en
62 init 1 61 7
63 state 1 shot
64 init 1 63 7
65 input 1
66 uext 1 65 0 soc
67 state 1 tre
68 init 1 67 7
69 sort bitvec 10
70 const 69 0000000000
71 state 69 tx_conta
72 init 69 71 70
73 input 1
74 ite 1 14 21 67
75 not 1 74
76 ite 1 75 7 21
77 ite 1 42 76 73
78 ite 1 42 77 8
79 input 1
80 input 1
81 ite 1 75 21 74
82 ite 1 42 81 80
83 ite 1 42 82 74
84 not 1 83
85 not 1 5
86 or 1 84 85
87 ite 1 86 21 7
88 ite 1 57 87 79
89 ite 1 57 88 78
90 next 1 8 89
91 input 1
92 input 1
93 input 1
94 eq 1 50 7
95 ite 1 94 7 7
96 uext 10 71 22
97 const 10 00000000000000000000000001101000
98 ugt 1 96 97
99 ite 1 98 95 93
100 ite 1 61 99 92
101 ite 1 98 100 7
102 ite 1 61 101 91
103 ite 1 61 102 7
104 next 1 14 103
105 ite 1 25 7 21
106 next 1 25 105
107 input 1
108 ite 1 59 21 7
109 eq 1 27 7
110 ite 1 109 108 107
111 ite 1 27 7 110
112 next 1 27 111
113 input 1
114 ite 1 63 21 7
115 eq 1 40 7
116 ite 1 115 114 113
117 ite 1 40 7 116
118 next 1 40 117
119 input 1
120 ite 1 63 21 42
121 eq 1 40 7
122 ite 1 121 120 119
123 ite 1 40 7 122
124 next 1 42 123
125 input 1
126 input 1
127 input 1
128 eq 1 50 7
129 ite 1 128 21 21
130 ite 1 98 129 127
131 ite 1 61 130 126
132 ite 1 98 131 50
133 ite 1 61 132 125
134 ite 1 61 133 50
135 next 1 50 134
136 ite 1 40 21 57
137 next 1 57 136
138 ite 1 25 59 59
139 next 1 59 138
140 ite 1 14 7 61
141 input 1
142 ite 1 86 140 21
143 ite 1 57 142 141
144 ite 1 57 143 140
145 next 1 61 144
146 ite 1 27 21 63
147 next 1 63 146
148 next 1 67 83
149 input 69
150 uext 10 71 22
151 const 10 00000000000000000000000000000001
152 add 10 150 151
153 slice 69 152 9 0
154 ite 69 98 70 153
155 ite 69 61 154 149
156 ite 69 61 155 71
157 next 69 71 156
; end of yosys output
