<stg><name>tpgBackground</name>


<trans_list>

<trans id="134" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="135" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="136" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln518" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="138" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="139" from="5" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="8" op_0_bw="32">
<![CDATA[
entry:0 %p_0_0_0_0_0243485_lcssa498 = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_0_0_0_0_0243485_lcssa498"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="32">
<![CDATA[
entry:1 %p_0_1_0_0_0245487_lcssa501 = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_0_1_0_0_0245487_lcssa501"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="32">
<![CDATA[
entry:2 %p_0_2_0_0_0247489_lcssa504 = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_0_2_0_0_0247489_lcssa504"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="32">
<![CDATA[
entry:3 %p_0_3_0_0_0249491_lcssa507 = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_0_3_0_0_0249491_lcssa507"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="8" op_0_bw="32">
<![CDATA[
entry:4 %p_0_4_0_0_0251493_lcssa510 = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_0_4_0_0_0251493_lcssa510"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="32">
<![CDATA[
entry:5 %p_0_5_0_0_0253495_lcssa513 = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_0_5_0_0_0253495_lcssa513"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="32">
<![CDATA[
entry:6 %outpix_val_V = alloca i32 1

]]></Node>
<StgValue><ssdm name="outpix_val_V"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="32">
<![CDATA[
entry:7 %outpix_val_V_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="outpix_val_V_1"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="32">
<![CDATA[
entry:8 %outpix_val_V_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="outpix_val_V_2"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="8" op_0_bw="32">
<![CDATA[
entry:9 %outpix_val_V_3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="outpix_val_V_3"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="8" op_0_bw="32">
<![CDATA[
entry:10 %outpix_val_V_4 = alloca i32 1

]]></Node>
<StgValue><ssdm name="outpix_val_V_4"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="8" op_0_bw="32">
<![CDATA[
entry:11 %outpix_val_V_5 = alloca i32 1

]]></Node>
<StgValue><ssdm name="outpix_val_V_5"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="16" op_0_bw="32">
<![CDATA[
entry:12 %y = alloca i32 1

]]></Node>
<StgValue><ssdm name="y"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="32">
<![CDATA[
entry:13 %hBarSel_1_2_loc_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="hBarSel_1_2_loc_0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="32">
<![CDATA[
entry:14 %hBarSel_0_2_loc_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="hBarSel_0_2_loc_0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="32">
<![CDATA[
entry:15 %vBarSel_1_loc_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="vBarSel_1_loc_0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="8" op_0_bw="32">
<![CDATA[
entry:16 %hBarSel_1_loc_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="hBarSel_1_loc_0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="32">
<![CDATA[
entry:17 %hBarSel_0_loc_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="hBarSel_0_loc_0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="32">
<![CDATA[
entry:18 %vBarSel_loc_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="vBarSel_loc_0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="8" op_0_bw="32">
<![CDATA[
entry:19 %hBarSel_1_3_loc_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="hBarSel_1_3_loc_0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="8" op_0_bw="32">
<![CDATA[
entry:20 %hBarSel_0_3_loc_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="hBarSel_0_3_loc_0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:35 %colorFormatLocal = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %colorFormat

]]></Node>
<StgValue><ssdm name="colorFormatLocal"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="7" op_0_bw="7" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:43 %tmp = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %colorFormatLocal, i32 1, i32 7

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
entry:44 %icmp = icmp_eq  i7 %tmp, i7 0

]]></Node>
<StgValue><ssdm name="icmp"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:47 %cmp4_i276 = icmp_eq  i8 %colorFormatLocal, i8 0

]]></Node>
<StgValue><ssdm name="cmp4_i276"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:49 %cmp6_i279 = icmp_eq  i8 %colorFormatLocal, i8 1

]]></Node>
<StgValue><ssdm name="cmp6_i279"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:50 %select_ln1162 = select i1 %cmp6_i279, i64 1, i64 2

]]></Node>
<StgValue><ssdm name="select_ln1162"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="2" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:51 %blkYuv_addr = getelementptr i8 %blkYuv, i64 0, i64 %select_ln1162

]]></Node>
<StgValue><ssdm name="blkYuv_addr"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="8" op_0_bw="2">
<![CDATA[
entry:52 %blkYuv_load = load i2 %blkYuv_addr

]]></Node>
<StgValue><ssdm name="blkYuv_load"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="2" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:66 %whiYuv_addr = getelementptr i8 %whiYuv, i64 0, i64 %select_ln1162

]]></Node>
<StgValue><ssdm name="whiYuv_addr"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="8" op_0_bw="2">
<![CDATA[
entry:67 %whiYuv_load = load i2 %whiYuv_addr

]]></Node>
<StgValue><ssdm name="whiYuv_load"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="2" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:68 %blkYuv_1_addr = getelementptr i8 %blkYuv_1, i64 0, i64 %select_ln1162

]]></Node>
<StgValue><ssdm name="blkYuv_1_addr"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="8" op_0_bw="2">
<![CDATA[
entry:69 %blkYuv_1_load = load i2 %blkYuv_1_addr

]]></Node>
<StgValue><ssdm name="blkYuv_1_load"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="8" op_0_bw="8">
<![CDATA[
entry:71 %hBarSel_0_1_load = load i8 %hBarSel_0_1

]]></Node>
<StgValue><ssdm name="hBarSel_0_1_load"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="8" op_0_bw="8">
<![CDATA[
entry:72 %hBarSel_1_1_load = load i8 %hBarSel_1_1

]]></Node>
<StgValue><ssdm name="hBarSel_1_1_load"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="3" op_0_bw="3">
<![CDATA[
entry:73 %vBarSel_load = load i3 %vBarSel

]]></Node>
<StgValue><ssdm name="vBarSel_load"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="8" op_0_bw="3">
<![CDATA[
entry:74 %zext_ln1367 = zext i3 %vBarSel_load

]]></Node>
<StgValue><ssdm name="zext_ln1367"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="3" op_0_bw="3">
<![CDATA[
entry:75 %hBarSel_0_load = load i3 %hBarSel_0

]]></Node>
<StgValue><ssdm name="hBarSel_0_load"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="8" op_0_bw="3">
<![CDATA[
entry:76 %zext_ln1367_1 = zext i3 %hBarSel_0_load

]]></Node>
<StgValue><ssdm name="zext_ln1367_1"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="3" op_0_bw="3">
<![CDATA[
entry:77 %hBarSel_1_load = load i3 %hBarSel_1

]]></Node>
<StgValue><ssdm name="hBarSel_1_load"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="8" op_0_bw="3">
<![CDATA[
entry:78 %zext_ln1530 = zext i3 %hBarSel_1_load

]]></Node>
<StgValue><ssdm name="zext_ln1530"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="8" op_0_bw="8">
<![CDATA[
entry:79 %vBarSel_1_load = load i8 %vBarSel_1

]]></Node>
<StgValue><ssdm name="vBarSel_1_load"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="3" op_0_bw="3">
<![CDATA[
entry:80 %hBarSel_0_2_load = load i3 %hBarSel_0_2

]]></Node>
<StgValue><ssdm name="hBarSel_0_2_load"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="8" op_0_bw="3">
<![CDATA[
entry:81 %zext_ln1548 = zext i3 %hBarSel_0_2_load

]]></Node>
<StgValue><ssdm name="zext_ln1548"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="3" op_0_bw="3">
<![CDATA[
entry:82 %hBarSel_1_2_load = load i3 %hBarSel_1_2

]]></Node>
<StgValue><ssdm name="hBarSel_1_2_load"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="8" op_0_bw="3">
<![CDATA[
entry:83 %zext_ln518 = zext i3 %hBarSel_1_2_load

]]></Node>
<StgValue><ssdm name="zext_ln518"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:87 %store_ln518 = store i8 %hBarSel_0_1_load, i8 %hBarSel_0_3_loc_0

]]></Node>
<StgValue><ssdm name="store_ln518"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:88 %store_ln518 = store i8 %hBarSel_1_1_load, i8 %hBarSel_1_3_loc_0

]]></Node>
<StgValue><ssdm name="store_ln518"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:89 %store_ln518 = store i8 %zext_ln1367, i8 %vBarSel_loc_0

]]></Node>
<StgValue><ssdm name="store_ln518"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:90 %store_ln518 = store i8 %zext_ln1367_1, i8 %hBarSel_0_loc_0

]]></Node>
<StgValue><ssdm name="store_ln518"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:91 %store_ln518 = store i8 %zext_ln1530, i8 %hBarSel_1_loc_0

]]></Node>
<StgValue><ssdm name="store_ln518"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:92 %store_ln518 = store i8 %vBarSel_1_load, i8 %vBarSel_1_loc_0

]]></Node>
<StgValue><ssdm name="store_ln518"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:93 %store_ln518 = store i8 %zext_ln1548, i8 %hBarSel_0_2_loc_0

]]></Node>
<StgValue><ssdm name="store_ln518"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:94 %store_ln518 = store i8 %zext_ln518, i8 %hBarSel_1_2_loc_0

]]></Node>
<StgValue><ssdm name="store_ln518"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:95 %store_ln518 = store i16 0, i16 %y

]]></Node>
<StgValue><ssdm name="store_ln518"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0">
<![CDATA[
entry:21 %specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i8 %colorFormat, void 

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0">
<![CDATA[
entry:22 %specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i8 %motionSpeed, void 

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0">
<![CDATA[
entry:23 %specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i8 %bckgndId, void 

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0">
<![CDATA[
entry:24 %specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i8 %enableInput, void 

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0">
<![CDATA[
entry:25 %specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %passthruEndY, void 

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0">
<![CDATA[
entry:26 %specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %passthruEndX, void 

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0">
<![CDATA[
entry:27 %specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %passthruStartY, void 

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0">
<![CDATA[
entry:28 %specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %passthruStartX, void 

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0">
<![CDATA[
entry:29 %specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %height, void 

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0">
<![CDATA[
entry:30 %specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %width, void 

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0" op_1_bw="48" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:31 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i48 %ovrlayYUV, void @empty_29, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0" op_1_bw="48" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:32 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i48 %srcYUV, void @empty_29, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:33 %loopHeight = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %height

]]></Node>
<StgValue><ssdm name="loopHeight"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:34 %loopWidth = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %width

]]></Node>
<StgValue><ssdm name="loopWidth"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:36 %enableInput_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %enableInput

]]></Node>
<StgValue><ssdm name="enableInput_read"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:37 %cmp8 = icmp_ne  i8 %enableInput_read, i8 0

]]></Node>
<StgValue><ssdm name="cmp8"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:38 %bckgndId_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %bckgndId

]]></Node>
<StgValue><ssdm name="bckgndId_read"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:39 %passthruStartX_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %passthruStartX

]]></Node>
<StgValue><ssdm name="passthruStartX_read"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:40 %passthruStartY_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %passthruStartY

]]></Node>
<StgValue><ssdm name="passthruStartY_read"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:41 %passthruEndX_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %passthruEndX

]]></Node>
<StgValue><ssdm name="passthruEndX_read"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:42 %passthruEndY_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %passthruEndY

]]></Node>
<StgValue><ssdm name="passthruEndY_read"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="17" op_0_bw="16">
<![CDATA[
entry:45 %loopHeight_cast17 = zext i16 %loopHeight

]]></Node>
<StgValue><ssdm name="loopHeight_cast17"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="14" op_0_bw="16">
<![CDATA[
entry:46 %empty = trunc i16 %loopHeight

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry:48 %pix_val_V = select i1 %cmp4_i276, i8 0, i8 128

]]></Node>
<StgValue><ssdm name="pix_val_V"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="8" op_0_bw="2">
<![CDATA[
entry:52 %blkYuv_load = load i2 %blkYuv_addr

]]></Node>
<StgValue><ssdm name="blkYuv_load"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="17" op_0_bw="16">
<![CDATA[
entry:53 %zext_ln1196 = zext i16 %loopWidth

]]></Node>
<StgValue><ssdm name="zext_ln1196"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="14" op_0_bw="16">
<![CDATA[
entry:54 %trunc_ln1196 = trunc i16 %loopWidth

]]></Node>
<StgValue><ssdm name="trunc_ln1196"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:55 %add_ln1196 = add i14 %trunc_ln1196, i14 7

]]></Node>
<StgValue><ssdm name="add_ln1196"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="11" op_0_bw="11" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:56 %barWidth = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %add_ln1196, i32 3, i32 13

]]></Node>
<StgValue><ssdm name="barWidth"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:57 %add_ln1328 = add i14 %trunc_ln1196, i14 15

]]></Node>
<StgValue><ssdm name="add_ln1328"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="10" op_0_bw="10" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:58 %trunc_ln1 = partselect i10 @_ssdm_op_PartSelect.i10.i14.i32.i32, i14 %add_ln1328, i32 4, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln1"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:59 %add_ln214 = add i10 %trunc_ln1, i10 1022

]]></Node>
<StgValue><ssdm name="add_ln214"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:60 %add_ln1329 = add i14 %empty, i14 15

]]></Node>
<StgValue><ssdm name="add_ln1329"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="10" op_0_bw="10" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:61 %tmp_3 = partselect i10 @_ssdm_op_PartSelect.i10.i14.i32.i32, i14 %add_ln1329, i32 4, i32 13

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="11" op_0_bw="10">
<![CDATA[
entry:62 %zext_ln1496 = zext i10 %tmp_3

]]></Node>
<StgValue><ssdm name="zext_ln1496"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:63 %add_ln1496 = add i11 %zext_ln1496, i11 2047

]]></Node>
<StgValue><ssdm name="add_ln1496"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:64 %sub40_i = add i17 %zext_ln1196, i17 131071

]]></Node>
<StgValue><ssdm name="sub40_i"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry:65 %outpix_val_V_68 = select i1 %cmp4_i276, i8 255, i8 128

]]></Node>
<StgValue><ssdm name="outpix_val_V_68"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="8" op_0_bw="2">
<![CDATA[
entry:67 %whiYuv_load = load i2 %whiYuv_addr

]]></Node>
<StgValue><ssdm name="whiYuv_load"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="8" op_0_bw="2">
<![CDATA[
entry:69 %blkYuv_1_load = load i2 %blkYuv_1_addr

]]></Node>
<StgValue><ssdm name="blkYuv_1_load"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:70 %add_ln1404 = add i17 %loopHeight_cast17, i17 131071

]]></Node>
<StgValue><ssdm name="add_ln1404"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry:84 %select_ln1161 = select i1 %cmp4_i276, i8 0, i8 %blkYuv_load

]]></Node>
<StgValue><ssdm name="select_ln1161"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry:85 %select_ln1458 = select i1 %cmp4_i276, i8 255, i8 %whiYuv_load

]]></Node>
<StgValue><ssdm name="select_ln1458"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry:86 %select_ln1473 = select i1 %cmp4_i276, i8 0, i8 %blkYuv_1_load

]]></Node>
<StgValue><ssdm name="select_ln1473"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="0">
<![CDATA[
entry:96 %br_ln518 = br void %VITIS_LOOP_520_2

]]></Node>
<StgValue><ssdm name="br_ln518"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="106" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
VITIS_LOOP_520_2:0 %y_1 = load i16 %y

]]></Node>
<StgValue><ssdm name="y_1"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="17" op_0_bw="16">
<![CDATA[
VITIS_LOOP_520_2:1 %zext_ln518_1 = zext i16 %y_1

]]></Node>
<StgValue><ssdm name="zext_ln518_1"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_520_2:2 %icmp_ln518 = icmp_eq  i16 %y_1, i16 %loopHeight

]]></Node>
<StgValue><ssdm name="icmp_ln518"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_520_2:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 65535, i64 0

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_520_2:4 %add_ln518 = add i16 %y_1, i16 1

]]></Node>
<StgValue><ssdm name="add_ln518"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_520_2:5 %br_ln518 = br i1 %icmp_ln518, void %VITIS_LOOP_520_2.split, void %for.end105.loopexit

]]></Node>
<StgValue><ssdm name="br_ln518"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln518" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="8" op_0_bw="8">
<![CDATA[
VITIS_LOOP_520_2.split:0 %outpix_val_V_load = load i8 %outpix_val_V

]]></Node>
<StgValue><ssdm name="outpix_val_V_load"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln518" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="8" op_0_bw="8">
<![CDATA[
VITIS_LOOP_520_2.split:1 %outpix_val_V_1_load = load i8 %outpix_val_V_1

]]></Node>
<StgValue><ssdm name="outpix_val_V_1_load"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln518" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="8" op_0_bw="8">
<![CDATA[
VITIS_LOOP_520_2.split:2 %outpix_val_V_2_load = load i8 %outpix_val_V_2

]]></Node>
<StgValue><ssdm name="outpix_val_V_2_load"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln518" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="8" op_0_bw="8">
<![CDATA[
VITIS_LOOP_520_2.split:3 %outpix_val_V_3_load = load i8 %outpix_val_V_3

]]></Node>
<StgValue><ssdm name="outpix_val_V_3_load"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln518" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="8" op_0_bw="8">
<![CDATA[
VITIS_LOOP_520_2.split:4 %outpix_val_V_4_load = load i8 %outpix_val_V_4

]]></Node>
<StgValue><ssdm name="outpix_val_V_4_load"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln518" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="8" op_0_bw="8">
<![CDATA[
VITIS_LOOP_520_2.split:5 %outpix_val_V_5_load = load i8 %outpix_val_V_5

]]></Node>
<StgValue><ssdm name="outpix_val_V_5_load"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln518" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_520_2.split:7 %cmp59_not = icmp_ult  i16 %y_1, i16 %passthruStartY_read

]]></Node>
<StgValue><ssdm name="cmp59_not"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln518" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_520_2.split:8 %ult = icmp_ult  i16 %y_1, i16 %passthruEndY_read

]]></Node>
<StgValue><ssdm name="ult"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln518" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_520_2.split:10 %icmp_ln1404 = icmp_eq  i16 %y_1, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln1404"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln518" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
VITIS_LOOP_520_2.split:11 %icmp_ln1404_1 = icmp_eq  i17 %add_ln1404, i17 %zext_ln518_1

]]></Node>
<StgValue><ssdm name="icmp_ln1404_1"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln518" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_520_2.split:12 %empty_65 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_65"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln518" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_520_2.split:14 %store_ln518 = store i16 %add_ln518, i16 %y

]]></Node>
<StgValue><ssdm name="store_ln518"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln518" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="8" op_0_bw="8">
<![CDATA[
for.end105.loopexit:0 %rampStart_load = load i8 %rampStart

]]></Node>
<StgValue><ssdm name="rampStart_load"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln518" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.end105.loopexit:1 %motionSpeed_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %motionSpeed

]]></Node>
<StgValue><ssdm name="motionSpeed_read"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln518" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.end105.loopexit:2 %add_ln705 = add i8 %motionSpeed_read, i8 %rampStart_load

]]></Node>
<StgValue><ssdm name="add_ln705"/></StgValue>
</operation>

<operation id="127" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln518" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.end105.loopexit:3 %store_ln705 = store i8 %add_ln705, i8 %rampStart

]]></Node>
<StgValue><ssdm name="store_ln705"/></StgValue>
</operation>

<operation id="128" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln518" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="0">
<![CDATA[
for.end105.loopexit:4 %ret_ln706 = ret

]]></Node>
<StgValue><ssdm name="ret_ln706"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="129" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_520_2.split:9 %rev265 = xor i1 %ult, i1 1

]]></Node>
<StgValue><ssdm name="rev265"/></StgValue>
</operation>

<operation id="130" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="16" op_8_bw="48" op_9_bw="8" op_10_bw="8" op_11_bw="1" op_12_bw="8" op_13_bw="48" op_14_bw="1" op_15_bw="1" op_16_bw="11" op_17_bw="11" op_18_bw="10" op_19_bw="16" op_20_bw="11" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="17" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="16" op_29_bw="16" op_30_bw="1" op_31_bw="1" op_32_bw="8" op_33_bw="8" op_34_bw="8" op_35_bw="8" op_36_bw="8" op_37_bw="8" op_38_bw="8" op_39_bw="8" op_40_bw="8" op_41_bw="8" op_42_bw="8" op_43_bw="8" op_44_bw="8" op_45_bw="8" op_46_bw="8" op_47_bw="8" op_48_bw="8" op_49_bw="8" op_50_bw="8" op_51_bw="8" op_52_bw="8" op_53_bw="8" op_54_bw="8" op_55_bw="11" op_56_bw="8" op_57_bw="2" op_58_bw="2" op_59_bw="2" op_60_bw="8" op_61_bw="11" op_62_bw="32" op_63_bw="3" op_64_bw="10" op_65_bw="3" op_66_bw="3" op_67_bw="10" op_68_bw="10" op_69_bw="3" op_70_bw="10" op_71_bw="10" op_72_bw="1" op_73_bw="10" op_74_bw="2" op_75_bw="10" op_76_bw="3" op_77_bw="3" op_78_bw="10" op_79_bw="10" op_80_bw="8" op_81_bw="28" op_82_bw="28" op_83_bw="28" op_84_bw="0" op_85_bw="0" op_86_bw="0" op_87_bw="0" op_88_bw="0" op_89_bw="0" op_90_bw="0" op_91_bw="0" op_92_bw="0" op_93_bw="0" op_94_bw="0" op_95_bw="0" op_96_bw="0" op_97_bw="0" op_98_bw="0" op_99_bw="0" op_100_bw="0" op_101_bw="0" op_102_bw="0" op_103_bw="0" op_104_bw="0" op_105_bw="0" op_106_bw="0">
<![CDATA[
VITIS_LOOP_520_2.split:13 %call_ln506 = call void @tpgBackground_Pipeline_VITIS_LOOP_520_2, i8 %outpix_val_V_5_load, i8 %outpix_val_V_4_load, i8 %outpix_val_V_3_load, i8 %outpix_val_V_2_load, i8 %outpix_val_V_1_load, i8 %outpix_val_V_load, i16 %loopWidth, i48 %ovrlayYUV, i8 %pix_val_V, i8 %select_ln1161, i1 %cmp8, i8 %bckgndId_read, i48 %srcYUV, i1 %cmp6_i279, i1 %cmp4_i276, i11 %barWidth, i11 %barWidth, i10 %add_ln214, i16 %y_1, i11 %add_ln1496, i8 %outpix_val_V_68, i8 %select_ln1458, i8 %select_ln1473, i17 %sub40_i, i1 %icmp_ln1404_1, i1 %icmp_ln1404, i1 %icmp, i16 %passthruStartX_read, i16 %passthruEndX_read, i1 %cmp59_not, i1 %rev265, i8 %hBarSel_0_3_loc_0, i8 %hBarSel_1_3_loc_0, i8 %vBarSel_loc_0, i8 %hBarSel_0_loc_0, i8 %hBarSel_1_loc_0, i8 %vBarSel_1_loc_0, i8 %hBarSel_0_2_loc_0, i8 %hBarSel_1_2_loc_0, i8 %outpix_val_V_5, i8 %outpix_val_V_4, i8 %outpix_val_V_3, i8 %outpix_val_V_2, i8 %outpix_val_V_1, i8 %outpix_val_V, i8 %p_0_5_0_0_0253495_lcssa513, i8 %p_0_4_0_0_0251493_lcssa510, i8 %p_0_3_0_0_0249491_lcssa507, i8 %p_0_2_0_0_0247489_lcssa504, i8 %p_0_1_0_0_0245487_lcssa501, i8 %p_0_0_0_0_0243485_lcssa498, i8 %tpgBarSelYuv_y, i8 %tpgBarSelYuv_u, i8 %tpgBarSelYuv_v, i11 %xBar_V, i8 %hBarSel_1_1, i2 %tpgBarSelRgb_r, i2 %tpgBarSelRgb_g, i2 %tpgBarSelRgb_b, i8 %hBarSel_0_1, i11 %xBar_V_1, i32 %s, i3 %tpgTartanBarArray, i10 %xCount_V, i3 %hBarSel_1, i3 %hBarSel_0, i10 %xCount_V_1, i10 %yCount_V, i3 %vBarSel, i10 %xCount_V_2, i10 %xCount_V_3, i1 %vHatch, i10 %yCount_V_1, i2 %tpgCheckerBoardArray, i10 %xCount_V_4, i3 %hBarSel_1_2, i3 %hBarSel_0_2, i10 %xCount_V_5, i10 %yCount_V_2, i8 %vBarSel_1, i28 %rSerie_V, i28 %gSerie_V, i28 %bSerie_V

]]></Node>
<StgValue><ssdm name="call_ln506"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="131" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_520_2.split:6 %specloopname_ln507 = specloopname void @_ssdm_op_SpecLoopName, void @empty_36

]]></Node>
<StgValue><ssdm name="specloopname_ln507"/></StgValue>
</operation>

<operation id="132" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="16" op_8_bw="48" op_9_bw="8" op_10_bw="8" op_11_bw="1" op_12_bw="8" op_13_bw="48" op_14_bw="1" op_15_bw="1" op_16_bw="11" op_17_bw="11" op_18_bw="10" op_19_bw="16" op_20_bw="11" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="17" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="16" op_29_bw="16" op_30_bw="1" op_31_bw="1" op_32_bw="8" op_33_bw="8" op_34_bw="8" op_35_bw="8" op_36_bw="8" op_37_bw="8" op_38_bw="8" op_39_bw="8" op_40_bw="8" op_41_bw="8" op_42_bw="8" op_43_bw="8" op_44_bw="8" op_45_bw="8" op_46_bw="8" op_47_bw="8" op_48_bw="8" op_49_bw="8" op_50_bw="8" op_51_bw="8" op_52_bw="8" op_53_bw="8" op_54_bw="8" op_55_bw="11" op_56_bw="8" op_57_bw="2" op_58_bw="2" op_59_bw="2" op_60_bw="8" op_61_bw="11" op_62_bw="32" op_63_bw="3" op_64_bw="10" op_65_bw="3" op_66_bw="3" op_67_bw="10" op_68_bw="10" op_69_bw="3" op_70_bw="10" op_71_bw="10" op_72_bw="1" op_73_bw="10" op_74_bw="2" op_75_bw="10" op_76_bw="3" op_77_bw="3" op_78_bw="10" op_79_bw="10" op_80_bw="8" op_81_bw="28" op_82_bw="28" op_83_bw="28" op_84_bw="0" op_85_bw="0" op_86_bw="0" op_87_bw="0" op_88_bw="0" op_89_bw="0" op_90_bw="0" op_91_bw="0" op_92_bw="0" op_93_bw="0" op_94_bw="0" op_95_bw="0" op_96_bw="0" op_97_bw="0" op_98_bw="0" op_99_bw="0" op_100_bw="0" op_101_bw="0" op_102_bw="0" op_103_bw="0" op_104_bw="0" op_105_bw="0" op_106_bw="0">
<![CDATA[
VITIS_LOOP_520_2.split:13 %call_ln506 = call void @tpgBackground_Pipeline_VITIS_LOOP_520_2, i8 %outpix_val_V_5_load, i8 %outpix_val_V_4_load, i8 %outpix_val_V_3_load, i8 %outpix_val_V_2_load, i8 %outpix_val_V_1_load, i8 %outpix_val_V_load, i16 %loopWidth, i48 %ovrlayYUV, i8 %pix_val_V, i8 %select_ln1161, i1 %cmp8, i8 %bckgndId_read, i48 %srcYUV, i1 %cmp6_i279, i1 %cmp4_i276, i11 %barWidth, i11 %barWidth, i10 %add_ln214, i16 %y_1, i11 %add_ln1496, i8 %outpix_val_V_68, i8 %select_ln1458, i8 %select_ln1473, i17 %sub40_i, i1 %icmp_ln1404_1, i1 %icmp_ln1404, i1 %icmp, i16 %passthruStartX_read, i16 %passthruEndX_read, i1 %cmp59_not, i1 %rev265, i8 %hBarSel_0_3_loc_0, i8 %hBarSel_1_3_loc_0, i8 %vBarSel_loc_0, i8 %hBarSel_0_loc_0, i8 %hBarSel_1_loc_0, i8 %vBarSel_1_loc_0, i8 %hBarSel_0_2_loc_0, i8 %hBarSel_1_2_loc_0, i8 %outpix_val_V_5, i8 %outpix_val_V_4, i8 %outpix_val_V_3, i8 %outpix_val_V_2, i8 %outpix_val_V_1, i8 %outpix_val_V, i8 %p_0_5_0_0_0253495_lcssa513, i8 %p_0_4_0_0_0251493_lcssa510, i8 %p_0_3_0_0_0249491_lcssa507, i8 %p_0_2_0_0_0247489_lcssa504, i8 %p_0_1_0_0_0245487_lcssa501, i8 %p_0_0_0_0_0243485_lcssa498, i8 %tpgBarSelYuv_y, i8 %tpgBarSelYuv_u, i8 %tpgBarSelYuv_v, i11 %xBar_V, i8 %hBarSel_1_1, i2 %tpgBarSelRgb_r, i2 %tpgBarSelRgb_g, i2 %tpgBarSelRgb_b, i8 %hBarSel_0_1, i11 %xBar_V_1, i32 %s, i3 %tpgTartanBarArray, i10 %xCount_V, i3 %hBarSel_1, i3 %hBarSel_0, i10 %xCount_V_1, i10 %yCount_V, i3 %vBarSel, i10 %xCount_V_2, i10 %xCount_V_3, i1 %vHatch, i10 %yCount_V_1, i2 %tpgCheckerBoardArray, i10 %xCount_V_4, i3 %hBarSel_1_2, i3 %hBarSel_0_2, i10 %xCount_V_5, i10 %yCount_V_2, i8 %vBarSel_1, i28 %rSerie_V, i28 %gSerie_V, i28 %bSerie_V

]]></Node>
<StgValue><ssdm name="call_ln506"/></StgValue>
</operation>

<operation id="133" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_520_2.split:15 %br_ln518 = br void %VITIS_LOOP_520_2

]]></Node>
<StgValue><ssdm name="br_ln518"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
