INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86183/Desktop/my_dds/my_dds.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86183/Desktop/my_dds/my_dds.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86183/Desktop/my_dds/my_dds.srcs/sources_1/ip/ila_0/sim/ila_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ila_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86183/Desktop/my_dds/my_dds.srcs/sources_1/new/DDS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DDS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86183/Desktop/my_dds/my_dds.srcs/sources_1/new/amplitude_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module amplitude_ctrl
WARNING: [VRFC 10-3676] redeclaration of ansi port 'Aword' is not allowed [C:/Users/86183/Desktop/my_dds/my_dds.srcs/sources_1/new/amplitude_ctrl.v:11]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86183/Desktop/my_dds/my_dds.srcs/sources_1/new/button4x4_drive.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module button4x4_drive
WARNING: [VRFC 10-3676] redeclaration of ansi port 'col' is not allowed [C:/Users/86183/Desktop/my_dds/my_dds.srcs/sources_1/new/button4x4_drive.v:34]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'key_value' is not allowed [C:/Users/86183/Desktop/my_dds/my_dds.srcs/sources_1/new/button4x4_drive.v:35]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'key_out_flag' is not allowed [C:/Users/86183/Desktop/my_dds/my_dds.srcs/sources_1/new/button4x4_drive.v:40]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86183/Desktop/my_dds/my_dds.srcs/sources_1/new/frequency_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frequency_ctrl
WARNING: [VRFC 10-3676] redeclaration of ansi port 'Fword' is not allowed [C:/Users/86183/Desktop/my_dds/my_dds.srcs/sources_1/new/frequency_ctrl.v:33]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86183/Desktop/my_dds/my_dds.srcs/sources_1/new/phase_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module phase_ctrl
WARNING: [VRFC 10-3676] redeclaration of ansi port 'Pword' is not allowed [C:/Users/86183/Desktop/my_dds/my_dds.srcs/sources_1/new/phase_ctrl.v:12]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86183/Desktop/my_dds/my_dds.srcs/sources_1/new/sine_wave_drive.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sine_wave_drive
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86183/Desktop/my_dds/my_dds.srcs/sources_1/new/smg_drive.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module smg_drive
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86183/Desktop/my_dds/my_dds.srcs/sources_1/new/wave_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wave_ctrl
WARNING: [VRFC 10-3676] redeclaration of ansi port 'wave' is not allowed [C:/Users/86183/Desktop/my_dds/my_dds.srcs/sources_1/new/wave_ctrl.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86183/Desktop/my_dds/my_dds.srcs/sim_1/new/DDS_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DDS_tb
