m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/Users/vespi/Documents/Fall_2019/Digital_Design/Labs/Lab_6_SimonCipher/Lab6_DEMO_SIM
Ealu
Z0 w1576149486
Z1 DPx4 work 9 constants 0 22 Y53QCO<J_hB7hbgd>Z^8?3
Z2 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
Z3 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z4 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
Z5 dC:/Users/vespi/Documents/Fall_2019/Digital_Design/Labs/Final_Project/Deliverable1/ALU_SIM
Z6 8C:/Users/vespi/Documents/Fall_2019/Digital_Design/Labs/Final_Project/Deliverable1/alu.vhd
Z7 FC:/Users/vespi/Documents/Fall_2019/Digital_Design/Labs/Final_Project/Deliverable1/alu.vhd
l0
L7
V7OzCSB=mi1gP?R1dnZb;G3
!s100 dT9k:fc:bN9BgngX;BV:V3
Z8 OV;C;10.5b;63
32
Z9 !s110 1576176082
!i10b 1
Z10 !s108 1576176082.000000
Z11 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/vespi/Documents/Fall_2019/Digital_Design/Labs/Final_Project/Deliverable1/alu.vhd|
Z12 !s107 C:/Users/vespi/Documents/Fall_2019/Digital_Design/Labs/Final_Project/Deliverable1/alu.vhd|
!i113 1
Z13 o-work work -2002 -explicit
Z14 tExplicit 1 CvgOpt 0
Abhv
R1
R2
R3
R4
Z15 DEx4 work 3 alu 0 22 7OzCSB=mi1gP?R1dnZb;G3
l30
L28
VT=;bY4S^US0H6CP_?nZkU1
!s100 G?:zI?Eb4D>@R0C[DQh=;2
R8
32
R9
!i10b 1
R10
R11
R12
!i113 1
R13
R14
Ealu_controller
Z16 w1576141946
R1
R2
R3
R4
R5
Z17 8C:/Users/vespi/Documents/Fall_2019/Digital_Design/Labs/Final_Project/Deliverable1/ALU_Controller.vhd
Z18 FC:/Users/vespi/Documents/Fall_2019/Digital_Design/Labs/Final_Project/Deliverable1/ALU_Controller.vhd
l0
L6
V[F`2jYMHJi?zid6CcRi:92
!s100 1V;I1egS`^F=b=eg<goUY3
R8
32
Z19 !s110 1576176084
!i10b 1
Z20 !s108 1576176084.000000
Z21 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/vespi/Documents/Fall_2019/Digital_Design/Labs/Final_Project/Deliverable1/ALU_Controller.vhd|
Z22 !s107 C:/Users/vespi/Documents/Fall_2019/Digital_Design/Labs/Final_Project/Deliverable1/ALU_Controller.vhd|
!i113 1
R13
R14
Abhv
R1
R2
R3
R4
Z23 DEx4 work 14 alu_controller 0 22 [F`2jYMHJi?zid6CcRi:92
l20
L18
VASQ[c><XF>;<S?WHA`VRm3
!s100 nH4bF4dViVc?TOE9a8J:=2
R8
32
R19
!i10b 1
R20
R21
R22
!i113 1
R13
R14
Ealu_tb
Z24 w1574633362
R2
R1
Z25 DPx4 ieee 18 std_logic_unsigned 0 22 ;eZjO2D4ZDz<]0>8AL<ne1
Z26 DPx4 ieee 15 std_logic_arith 0 22 [G314=:2zXJ`VORJe1J@Z1
R3
R4
R5
Z27 8C:/Users/vespi/Documents/Fall_2019/Digital_Design/Labs/Final_Project/Deliverable1/alu_tb.vhd
Z28 FC:/Users/vespi/Documents/Fall_2019/Digital_Design/Labs/Final_Project/Deliverable1/alu_tb.vhd
l0
L8
V^oh<jfCho]6@g2^;FS@9m1
!s100 =OZoIb3GL51c[0biQ`;hf1
R8
32
R9
!i10b 1
R10
Z29 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/vespi/Documents/Fall_2019/Digital_Design/Labs/Final_Project/Deliverable1/alu_tb.vhd|
Z30 !s107 C:/Users/vespi/Documents/Fall_2019/Digital_Design/Labs/Final_Project/Deliverable1/alu_tb.vhd|
!i113 1
R13
R14
Atb
R15
R2
R1
R25
R26
R3
R4
DEx4 work 6 alu_tb 0 22 ^oh<jfCho]6@g2^;FS@9m1
l21
L11
VonUCo?BbjHVIheSMi0T6H2
!s100 3_[]gJSOSoaPlIj3aNHW<0
R8
32
R9
!i10b 1
R10
R29
R30
!i113 1
R13
R14
Pconstants
R2
R3
R4
w1576099337
R5
8C:/Users/vespi/Documents/Fall_2019/Digital_Design/Labs/Final_Project/Deliverable1/constants.vhd
FC:/Users/vespi/Documents/Fall_2019/Digital_Design/Labs/Final_Project/Deliverable1/constants.vhd
l0
L6
VY53QCO<J_hB7hbgd>Z^8?3
!s100 HjNi8:0`eCRmBXoiFN3WN1
R8
32
R9
!i10b 1
R10
!s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/vespi/Documents/Fall_2019/Digital_Design/Labs/Final_Project/Deliverable1/constants.vhd|
!s107 C:/Users/vespi/Documents/Fall_2019/Digital_Design/Labs/Final_Project/Deliverable1/constants.vhd|
!i113 1
R13
R14
Econtroller
Z31 w1576175899
R1
R2
R3
R4
R5
Z32 8C:/Users/vespi/Documents/Fall_2019/Digital_Design/Labs/Final_Project/Deliverable1/Controller.vhd
Z33 FC:/Users/vespi/Documents/Fall_2019/Digital_Design/Labs/Final_Project/Deliverable1/Controller.vhd
l0
L6
VNKJP4`ZBB_Co9@iO5P]9]2
!s100 _JGBUiKIj24WBcGfkYg>P3
R8
32
Z34 !s110 1576176085
!i10b 1
R20
Z35 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/vespi/Documents/Fall_2019/Digital_Design/Labs/Final_Project/Deliverable1/Controller.vhd|
Z36 !s107 C:/Users/vespi/Documents/Fall_2019/Digital_Design/Labs/Final_Project/Deliverable1/Controller.vhd|
!i113 1
R13
R14
Afsmd
R1
R2
R3
R4
Z37 DEx4 work 10 controller 0 22 NKJP4`ZBB_Co9@iO5P]9]2
l43
L34
Vmo05>GQ7W]A=EQ?Z5]^nf2
!s100 mdVl=7U67bS<b;gS2mlO=3
R8
32
R34
!i10b 1
R20
R35
R36
!i113 1
R13
R14
Edatapath
Z38 w1576140733
R1
R2
R3
R4
R5
Z39 8C:/Users/vespi/Documents/Fall_2019/Digital_Design/Labs/Final_Project/Deliverable1/datapath.vhd
Z40 FC:/Users/vespi/Documents/Fall_2019/Digital_Design/Labs/Final_Project/Deliverable1/datapath.vhd
l0
L6
VHd7?cSlGheiXeik@VQ]S;0
!s100 3zhYOImf2VVc=EZag<Ge@0
R8
32
R9
!i10b 1
R10
Z41 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/vespi/Documents/Fall_2019/Digital_Design/Labs/Final_Project/Deliverable1/datapath.vhd|
Z42 !s107 C:/Users/vespi/Documents/Fall_2019/Digital_Design/Labs/Final_Project/Deliverable1/datapath.vhd|
!i113 1
R13
R14
Astr
Z43 DEx4 work 16 shiftleft2concat 0 22 PTg:7b]B`<eNh;7[>BCz82
R23
R15
Z44 DEx4 work 6 mux4x1 0 22 `WaX4B9j4^AmXhNMKTd5_1
Z45 DEx4 work 10 signextend 0 22 ^0^^EAYJ>?6VSI^Z8H?_J2
Z46 DEx4 work 13 register_file 0 22 iFbA]m<?MHaLEV1K<D>a52
Z47 DEx4 work 10 zeroextend 0 22 ]Hc]<0hViI=lH107o?8Lc0
Z48 DEx4 work 6 memory 0 22 j0Pi9I=f:E0=j@F7HL3Kf2
Z49 DEx4 work 6 mux2x1 0 22 ]=e>bP>@U7>a=5A11]5zM1
Z50 DEx4 work 3 reg 0 22 ;P990MGU@0G4e2]l_O`=W0
R1
R2
R3
R4
Z51 DEx4 work 8 datapath 0 22 Hd7?cSlGheiXeik@VQ]S;0
l83
L40
V3Y7VPKR8JP4D=:Ga>Sajo3
!s100 nmMN_M[:L94FGdI;TSCz:3
R8
32
R9
!i10b 1
R10
R41
R42
!i113 1
R13
R14
Edecoder
Z52 w1576131801
R1
R2
R3
R4
R5
Z53 8C:/Users/vespi/Documents/Fall_2019/Digital_Design/Labs/Final_Project/Deliverable1/decoder.vhd
Z54 FC:/Users/vespi/Documents/Fall_2019/Digital_Design/Labs/Final_Project/Deliverable1/decoder.vhd
l0
L6
V=<z4JMWAdfk:7LgocLlPR2
!s100 mInFXVnB>m7]C>jS9Pj^@0
R8
32
R9
!i10b 1
R10
Z55 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/vespi/Documents/Fall_2019/Digital_Design/Labs/Final_Project/Deliverable1/decoder.vhd|
Z56 !s107 C:/Users/vespi/Documents/Fall_2019/Digital_Design/Labs/Final_Project/Deliverable1/decoder.vhd|
!i113 1
R13
R14
Abhv
R1
R2
R3
R4
Z57 DEx4 work 7 decoder 0 22 =<z4JMWAdfk:7LgocLlPR2
l20
L19
VaO]Q?gdEfF:CMeP;j4Bn^1
!s100 18EU?5bWTzm2k?J>XlQOO1
R8
32
R9
!i10b 1
R10
R55
R56
!i113 1
R13
R14
Ememory
Z58 w1576172430
R3
R4
R5
Z59 8C:/Users/vespi/Documents/Fall_2019/Digital_Design/Labs/Final_Project/Deliverable1/memory.vhd
Z60 FC:/Users/vespi/Documents/Fall_2019/Digital_Design/Labs/Final_Project/Deliverable1/memory.vhd
l0
L4
Vj0Pi9I=f:E0=j@F7HL3Kf2
!s100 nAdHe_XG78_[JSCofXLaS1
R8
32
Z61 !s110 1576176083
!i10b 1
Z62 !s108 1576176083.000000
Z63 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/vespi/Documents/Fall_2019/Digital_Design/Labs/Final_Project/Deliverable1/memory.vhd|
Z64 !s107 C:/Users/vespi/Documents/Fall_2019/Digital_Design/Labs/Final_Project/Deliverable1/memory.vhd|
!i113 1
R13
R14
Astr
R50
Z65 DPx9 altera_mf 20 altera_mf_components 0 22 gV:l9C^?PSb6]b5V?_jR@3
Z66 DEx4 work 3 ram 0 22 BO?fNB9I`@ko=DKckMRA`3
R44
R1
R2
R57
R3
R4
R48
l41
L30
V7AQb5AN77`]kGXLiR=:;W3
!s100 T;K5Si[6ziPZgmDj[ok161
R8
32
R61
!i10b 1
R62
R63
R64
!i113 1
R13
R14
Ememory_tb
Z67 w1576120130
R1
R25
R26
R2
R3
R4
R5
Z68 8C:/Users/vespi/Documents/Fall_2019/Digital_Design/Labs/Final_Project/Deliverable1/memory_tb.vhd
Z69 FC:/Users/vespi/Documents/Fall_2019/Digital_Design/Labs/Final_Project/Deliverable1/memory_tb.vhd
l0
L8
V>^9iK?;nC6?2a1_V4Un2H1
!s100 kK9J;dC5ZPEcP]DRJ8?[<1
R8
32
R19
!i10b 1
R20
Z70 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/vespi/Documents/Fall_2019/Digital_Design/Labs/Final_Project/Deliverable1/memory_tb.vhd|
Z71 !s107 C:/Users/vespi/Documents/Fall_2019/Digital_Design/Labs/Final_Project/Deliverable1/memory_tb.vhd|
!i113 1
R13
R14
Atb
R48
R1
R25
R26
R2
R3
R4
DEx4 work 9 memory_tb 0 22 >^9iK?;nC6?2a1_V4Un2H1
l22
L11
V2=HG_R6I<28W5gPb^mFmS1
!s100 YOz?HlLeogk?ZZ^0_GHV;2
R8
32
R19
!i10b 1
R20
R70
R71
!i113 1
R13
R14
Emips_architecture
Z72 w1576132636
R1
R2
R3
R4
R5
Z73 8C:/Users/vespi/Documents/Fall_2019/Digital_Design/Labs/Final_Project/Deliverable1/mips_architecture.vhd
Z74 FC:/Users/vespi/Documents/Fall_2019/Digital_Design/Labs/Final_Project/Deliverable1/mips_architecture.vhd
l0
L6
V983_EMNJV6<[U<0NN`:3b2
!s100 >3dA5eciT1D02h;[]22CB0
R8
32
R19
!i10b 1
R20
Z75 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/vespi/Documents/Fall_2019/Digital_Design/Labs/Final_Project/Deliverable1/mips_architecture.vhd|
Z76 !s107 C:/Users/vespi/Documents/Fall_2019/Digital_Design/Labs/Final_Project/Deliverable1/mips_architecture.vhd|
!i113 1
R13
R14
Astr
R51
R37
R1
R2
R3
R4
Z77 DEx4 work 17 mips_architecture 0 22 983_EMNJV6<[U<0NN`:3b2
l36
L18
V60:^YBBFM4A9oRHoHSmPO1
!s100 fHlRG`9h]3Vc=XUi`@>[O0
R8
32
R19
!i10b 1
R20
R75
R76
!i113 1
R13
R14
Emux2x1
Z78 w1574638588
R3
R4
R5
Z79 8C:/Users/vespi/Documents/Fall_2019/Digital_Design/Labs/Final_Project/Deliverable1/mux2x1.vhd
Z80 FC:/Users/vespi/Documents/Fall_2019/Digital_Design/Labs/Final_Project/Deliverable1/mux2x1.vhd
l0
L5
V]=e>bP>@U7>a=5A11]5zM1
!s100 1I?YFa3jLmM1P3nVzYKj<1
R8
32
R61
!i10b 1
R62
Z81 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/vespi/Documents/Fall_2019/Digital_Design/Labs/Final_Project/Deliverable1/mux2x1.vhd|
Z82 !s107 C:/Users/vespi/Documents/Fall_2019/Digital_Design/Labs/Final_Project/Deliverable1/mux2x1.vhd|
!i113 1
R13
R14
Abhv
R3
R4
R49
l16
L15
Vz`LI@@no4kBUL1Y;i@BnP0
!s100 >8`;D^IESk_ea]CJFIg^n2
R8
32
R61
!i10b 1
R62
R81
R82
!i113 1
R13
R14
Emux4x1
R78
R1
R2
R3
R4
R5
Z83 8C:/Users/vespi/Documents/Fall_2019/Digital_Design/Labs/Final_Project/Deliverable1/mux4x1.vhd
Z84 FC:/Users/vespi/Documents/Fall_2019/Digital_Design/Labs/Final_Project/Deliverable1/mux4x1.vhd
l0
L7
V`WaX4B9j4^AmXhNMKTd5_1
!s100 0beQHe8adk@A]5zfY?]J^2
R8
32
R61
!i10b 1
R62
Z85 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/vespi/Documents/Fall_2019/Digital_Design/Labs/Final_Project/Deliverable1/mux4x1.vhd|
Z86 !s107 C:/Users/vespi/Documents/Fall_2019/Digital_Design/Labs/Final_Project/Deliverable1/mux4x1.vhd|
!i113 1
R13
R14
Abhv
R1
R2
R3
R4
R44
l20
L19
V[X`EToYO^cSVS1:8m@d<l1
!s100 j=e;_5CO1HR[WH^fKNBHc0
R8
32
R61
!i10b 1
R62
R85
R86
!i113 1
R13
R14
Eram
Z87 w1576175372
R65
R3
R4
R5
Z88 8C:/Users/vespi/Documents/Fall_2019/Digital_Design/Labs/Final_Project/Deliverable1/ram.vhd
Z89 FC:/Users/vespi/Documents/Fall_2019/Digital_Design/Labs/Final_Project/Deliverable1/ram.vhd
l0
L42
VBO?fNB9I`@ko=DKckMRA`3
!s100 XoJKFa@P^0]5GcLK_:cmL1
R8
32
R61
!i10b 1
R62
Z90 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/vespi/Documents/Fall_2019/Digital_Design/Labs/Final_Project/Deliverable1/ram.vhd|
Z91 !s107 C:/Users/vespi/Documents/Fall_2019/Digital_Design/Labs/Final_Project/Deliverable1/ram.vhd|
!i113 1
R13
R14
Asyn
R65
R3
R4
R66
l58
L54
VoJ<b=XZ=nVi9UQ1jTf0WZ3
!s100 NgXo>]A0K>Hk`D?>>mP<K2
R8
32
R61
!i10b 1
R62
R90
R91
!i113 1
R13
R14
Ereg
R78
R3
R4
R5
Z92 8C:/Users/vespi/Documents/Fall_2019/Digital_Design/Labs/Final_Project/Deliverable1/reg.vhd
Z93 FC:/Users/vespi/Documents/Fall_2019/Digital_Design/Labs/Final_Project/Deliverable1/reg.vhd
l0
L5
V;P990MGU@0G4e2]l_O`=W0
!s100 ea4EOozIWhD9TRLle0[HY3
R8
32
R61
!i10b 1
R62
Z94 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/vespi/Documents/Fall_2019/Digital_Design/Labs/Final_Project/Deliverable1/reg.vhd|
Z95 !s107 C:/Users/vespi/Documents/Fall_2019/Digital_Design/Labs/Final_Project/Deliverable1/reg.vhd|
!i113 1
R13
R14
Abhv
R3
R4
R50
l18
L17
VF421mKbPX8nNPgmo@PHHE2
!s100 LgTa_ZT3EJb`YkjTB9a8L2
R8
32
R61
!i10b 1
R62
R94
R95
!i113 1
R13
R14
Eregister_file
Z96 w1576124235
R2
R3
R4
R5
Z97 8C:/Users/vespi/Documents/Fall_2019/Digital_Design/Labs/Final_Project/Deliverable1/register_file.vhd
Z98 FC:/Users/vespi/Documents/Fall_2019/Digital_Design/Labs/Final_Project/Deliverable1/register_file.vhd
l0
L5
ViFbA]m<?MHaLEV1K<D>a52
!s100 b1QJk04?gfE<NQaggTAha0
R8
32
R61
!i10b 1
R62
Z99 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/vespi/Documents/Fall_2019/Digital_Design/Labs/Final_Project/Deliverable1/register_file.vhd|
Z100 !s107 C:/Users/vespi/Documents/Fall_2019/Digital_Design/Labs/Final_Project/Deliverable1/register_file.vhd|
!i113 1
R13
R14
Abhv
R2
R3
R4
R46
l28
L24
VDH1dbKdXSklTHEGnGcWGI1
!s100 0E8^?N8K]gA31C:bFCm@`2
R8
32
R61
!i10b 1
R62
R99
R100
!i113 1
R13
R14
Eshiftleft2concat
Z101 w1575338810
R1
R2
R3
R4
R5
Z102 8C:/Users/vespi/Documents/Fall_2019/Digital_Design/Labs/Final_Project/Deliverable1/ShiftLeft2Concat.vhd
Z103 FC:/Users/vespi/Documents/Fall_2019/Digital_Design/Labs/Final_Project/Deliverable1/ShiftLeft2Concat.vhd
l0
L6
VPTg:7b]B`<eNh;7[>BCz82
!s100 <jBMd^z6UeP;52oHlH:141
R8
32
R19
!i10b 1
R20
Z104 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/vespi/Documents/Fall_2019/Digital_Design/Labs/Final_Project/Deliverable1/ShiftLeft2Concat.vhd|
Z105 !s107 C:/Users/vespi/Documents/Fall_2019/Digital_Design/Labs/Final_Project/Deliverable1/ShiftLeft2Concat.vhd|
!i113 1
R13
R14
Abhv
R1
R2
R3
R4
R43
l20
L18
V9BzCnW^bnaEz1n4Hh_^jo1
!s100 Q2Wo3>0naI^<?gzMMjon90
R8
32
R19
!i10b 1
R20
R104
R105
!i113 1
R13
R14
Esignextend
Z106 w1576134199
R1
R2
R3
R4
R5
Z107 8C:/Users/vespi/Documents/Fall_2019/Digital_Design/Labs/Final_Project/Deliverable1/signExtend.vhd
Z108 FC:/Users/vespi/Documents/Fall_2019/Digital_Design/Labs/Final_Project/Deliverable1/signExtend.vhd
l0
L6
V^0^^EAYJ>?6VSI^Z8H?_J2
!s100 ^Hi:O6Nj71SSGPji>RH6R3
R8
32
R9
!i10b 1
R10
Z109 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/vespi/Documents/Fall_2019/Digital_Design/Labs/Final_Project/Deliverable1/signExtend.vhd|
Z110 !s107 C:/Users/vespi/Documents/Fall_2019/Digital_Design/Labs/Final_Project/Deliverable1/signExtend.vhd|
!i113 1
R13
R14
Abhv
R1
R2
R3
R4
R45
l18
L17
VUJeBe1K=cLHj@;3==LzRK2
!s100 j6gJC@G5a`KINLDLb681;3
R8
32
R9
!i10b 1
R10
R109
R110
!i113 1
R13
R14
Etop_level_tb
Z111 w1576176077
R1
R2
R3
R4
R5
Z112 8C:/Users/vespi/Documents/Fall_2019/Digital_Design/Labs/Final_Project/Deliverable1/top_level_tb.vhd
Z113 FC:/Users/vespi/Documents/Fall_2019/Digital_Design/Labs/Final_Project/Deliverable1/top_level_tb.vhd
l0
L6
VT1E@]018E6c]H6WNjbeH81
!s100 939Xo5QQAP94>Sz:]EdL20
R8
32
R34
!i10b 1
Z114 !s108 1576176085.000000
Z115 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/vespi/Documents/Fall_2019/Digital_Design/Labs/Final_Project/Deliverable1/top_level_tb.vhd|
Z116 !s107 C:/Users/vespi/Documents/Fall_2019/Digital_Design/Labs/Final_Project/Deliverable1/top_level_tb.vhd|
!i113 1
R13
R14
Atb
R77
R1
R2
R3
R4
Z117 DEx4 work 12 top_level_tb 0 22 T1E@]018E6c]H6WNjbeH81
l18
L9
Vk`STNlzVSPC@^1SARHaUT3
!s100 zmZcnHXFCBZXNEMRH9c6C3
R8
32
R34
!i10b 1
R114
R115
R116
!i113 1
R13
R14
Ezeroextend
Z118 w1576119173
R1
R2
R3
R4
R5
Z119 8C:/Users/vespi/Documents/Fall_2019/Digital_Design/Labs/Final_Project/Deliverable1/ZeroExtend.vhd
Z120 FC:/Users/vespi/Documents/Fall_2019/Digital_Design/Labs/Final_Project/Deliverable1/ZeroExtend.vhd
l0
L6
V]Hc]<0hViI=lH107o?8Lc0
!s100 :`^LeQL4P>nj>OiaS`S3I1
R8
32
R19
!i10b 1
R20
Z121 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/vespi/Documents/Fall_2019/Digital_Design/Labs/Final_Project/Deliverable1/ZeroExtend.vhd|
Z122 !s107 C:/Users/vespi/Documents/Fall_2019/Digital_Design/Labs/Final_Project/Deliverable1/ZeroExtend.vhd|
!i113 1
R13
R14
Abhv
R1
R2
R3
R4
R47
l17
L16
VPm7lD<2EE?_z1M6EoUQMI3
!s100 TZKYR:X;BIJ6CTgT7ZZGL2
R8
32
R19
!i10b 1
R20
R121
R122
!i113 1
R13
R14
