// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module design_1_v_frmbuf_wr_0_0_MultiPixStream2Bytes (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        StrmMPix_V_val_0_V_dout,
        StrmMPix_V_val_0_V_empty_n,
        StrmMPix_V_val_0_V_read,
        StrmMPix_V_val_1_V_dout,
        StrmMPix_V_val_1_V_empty_n,
        StrmMPix_V_val_1_V_read,
        StrmMPix_V_val_2_V_dout,
        StrmMPix_V_val_2_V_empty_n,
        StrmMPix_V_val_2_V_read,
        StrmMPix_V_val_3_V_dout,
        StrmMPix_V_val_3_V_empty_n,
        StrmMPix_V_val_3_V_read,
        StrmMPix_V_val_4_V_dout,
        StrmMPix_V_val_4_V_empty_n,
        StrmMPix_V_val_4_V_read,
        StrmMPix_V_val_5_V_dout,
        StrmMPix_V_val_5_V_empty_n,
        StrmMPix_V_val_5_V_read,
        bytes_plane0_V_V_din,
        bytes_plane0_V_V_full_n,
        bytes_plane0_V_V_write,
        bytes_plane1_V_V_din,
        bytes_plane1_V_V_full_n,
        bytes_plane1_V_V_write,
        HwReg_height_cast8_loc_dout,
        HwReg_height_cast8_loc_empty_n,
        HwReg_height_cast8_loc_read,
        HwReg_width_cast9_loc_dout,
        HwReg_width_cast9_loc_empty_n,
        HwReg_width_cast9_loc_read,
        tmp_4_loc_dout,
        tmp_4_loc_empty_n,
        tmp_4_loc_read,
        HwReg_video_format,
        HwReg_height_cast8_loc_out_din,
        HwReg_height_cast8_loc_out_full_n,
        HwReg_height_cast8_loc_out_write,
        tmp_4_loc_out_din,
        tmp_4_loc_out_full_n,
        tmp_4_loc_out_write
);

parameter    ap_ST_fsm_state1 = 72'd1;
parameter    ap_ST_fsm_state2 = 72'd2;
parameter    ap_ST_fsm_state3 = 72'd4;
parameter    ap_ST_fsm_state4 = 72'd8;
parameter    ap_ST_fsm_state5 = 72'd16;
parameter    ap_ST_fsm_state6 = 72'd32;
parameter    ap_ST_fsm_state7 = 72'd64;
parameter    ap_ST_fsm_state8 = 72'd128;
parameter    ap_ST_fsm_state9 = 72'd256;
parameter    ap_ST_fsm_state10 = 72'd512;
parameter    ap_ST_fsm_state11 = 72'd1024;
parameter    ap_ST_fsm_state12 = 72'd2048;
parameter    ap_ST_fsm_state13 = 72'd4096;
parameter    ap_ST_fsm_state14 = 72'd8192;
parameter    ap_ST_fsm_state15 = 72'd16384;
parameter    ap_ST_fsm_state16 = 72'd32768;
parameter    ap_ST_fsm_state17 = 72'd65536;
parameter    ap_ST_fsm_state18 = 72'd131072;
parameter    ap_ST_fsm_state19 = 72'd262144;
parameter    ap_ST_fsm_pp0_stage0 = 72'd524288;
parameter    ap_ST_fsm_pp0_stage1 = 72'd1048576;
parameter    ap_ST_fsm_pp0_stage2 = 72'd2097152;
parameter    ap_ST_fsm_pp0_stage3 = 72'd4194304;
parameter    ap_ST_fsm_pp0_stage4 = 72'd8388608;
parameter    ap_ST_fsm_pp0_stage5 = 72'd16777216;
parameter    ap_ST_fsm_state28 = 72'd33554432;
parameter    ap_ST_fsm_state29 = 72'd67108864;
parameter    ap_ST_fsm_state30 = 72'd134217728;
parameter    ap_ST_fsm_pp1_stage0 = 72'd268435456;
parameter    ap_ST_fsm_pp1_stage1 = 72'd536870912;
parameter    ap_ST_fsm_pp1_stage2 = 72'd1073741824;
parameter    ap_ST_fsm_pp1_stage3 = 72'd2147483648;
parameter    ap_ST_fsm_pp1_stage4 = 72'd4294967296;
parameter    ap_ST_fsm_pp1_stage5 = 72'd8589934592;
parameter    ap_ST_fsm_pp1_stage6 = 72'd17179869184;
parameter    ap_ST_fsm_pp1_stage7 = 72'd34359738368;
parameter    ap_ST_fsm_state41 = 72'd68719476736;
parameter    ap_ST_fsm_state42 = 72'd137438953472;
parameter    ap_ST_fsm_state43 = 72'd274877906944;
parameter    ap_ST_fsm_state44 = 72'd549755813888;
parameter    ap_ST_fsm_state45 = 72'd1099511627776;
parameter    ap_ST_fsm_state46 = 72'd2199023255552;
parameter    ap_ST_fsm_state47 = 72'd4398046511104;
parameter    ap_ST_fsm_state48 = 72'd8796093022208;
parameter    ap_ST_fsm_state49 = 72'd17592186044416;
parameter    ap_ST_fsm_state50 = 72'd35184372088832;
parameter    ap_ST_fsm_state51 = 72'd70368744177664;
parameter    ap_ST_fsm_state52 = 72'd140737488355328;
parameter    ap_ST_fsm_state53 = 72'd281474976710656;
parameter    ap_ST_fsm_state54 = 72'd562949953421312;
parameter    ap_ST_fsm_state55 = 72'd1125899906842624;
parameter    ap_ST_fsm_state56 = 72'd2251799813685248;
parameter    ap_ST_fsm_state57 = 72'd4503599627370496;
parameter    ap_ST_fsm_state58 = 72'd9007199254740992;
parameter    ap_ST_fsm_pp2_stage0 = 72'd18014398509481984;
parameter    ap_ST_fsm_pp2_stage1 = 72'd36028797018963968;
parameter    ap_ST_fsm_pp2_stage2 = 72'd72057594037927936;
parameter    ap_ST_fsm_pp2_stage3 = 72'd144115188075855872;
parameter    ap_ST_fsm_pp2_stage4 = 72'd288230376151711744;
parameter    ap_ST_fsm_pp2_stage5 = 72'd576460752303423488;
parameter    ap_ST_fsm_state67 = 72'd1152921504606846976;
parameter    ap_ST_fsm_state68 = 72'd2305843009213693952;
parameter    ap_ST_fsm_state69 = 72'd4611686018427387904;
parameter    ap_ST_fsm_pp3_stage0 = 72'd9223372036854775808;
parameter    ap_ST_fsm_pp3_stage1 = 72'd18446744073709551616;
parameter    ap_ST_fsm_pp3_stage2 = 72'd36893488147419103232;
parameter    ap_ST_fsm_pp3_stage3 = 72'd73786976294838206464;
parameter    ap_ST_fsm_pp3_stage4 = 72'd147573952589676412928;
parameter    ap_ST_fsm_pp3_stage5 = 72'd295147905179352825856;
parameter    ap_ST_fsm_pp3_stage6 = 72'd590295810358705651712;
parameter    ap_ST_fsm_pp3_stage7 = 72'd1180591620717411303424;
parameter    ap_ST_fsm_state80 = 72'd2361183241434822606848;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [9:0] StrmMPix_V_val_0_V_dout;
input   StrmMPix_V_val_0_V_empty_n;
output   StrmMPix_V_val_0_V_read;
input  [9:0] StrmMPix_V_val_1_V_dout;
input   StrmMPix_V_val_1_V_empty_n;
output   StrmMPix_V_val_1_V_read;
input  [9:0] StrmMPix_V_val_2_V_dout;
input   StrmMPix_V_val_2_V_empty_n;
output   StrmMPix_V_val_2_V_read;
input  [9:0] StrmMPix_V_val_3_V_dout;
input   StrmMPix_V_val_3_V_empty_n;
output   StrmMPix_V_val_3_V_read;
input  [9:0] StrmMPix_V_val_4_V_dout;
input   StrmMPix_V_val_4_V_empty_n;
output   StrmMPix_V_val_4_V_read;
input  [9:0] StrmMPix_V_val_5_V_dout;
input   StrmMPix_V_val_5_V_empty_n;
output   StrmMPix_V_val_5_V_read;
output  [127:0] bytes_plane0_V_V_din;
input   bytes_plane0_V_V_full_n;
output   bytes_plane0_V_V_write;
output  [127:0] bytes_plane1_V_V_din;
input   bytes_plane1_V_V_full_n;
output   bytes_plane1_V_V_write;
input  [11:0] HwReg_height_cast8_loc_dout;
input   HwReg_height_cast8_loc_empty_n;
output   HwReg_height_cast8_loc_read;
input  [11:0] HwReg_width_cast9_loc_dout;
input   HwReg_width_cast9_loc_empty_n;
output   HwReg_width_cast9_loc_read;
input  [13:0] tmp_4_loc_dout;
input   tmp_4_loc_empty_n;
output   tmp_4_loc_read;
input  [15:0] HwReg_video_format;
output  [11:0] HwReg_height_cast8_loc_out_din;
input   HwReg_height_cast8_loc_out_full_n;
output   HwReg_height_cast8_loc_out_write;
output  [13:0] tmp_4_loc_out_din;
input   tmp_4_loc_out_full_n;
output   tmp_4_loc_out_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[127:0] bytes_plane0_V_V_din;
reg bytes_plane0_V_V_write;
reg[127:0] bytes_plane1_V_V_din;
reg bytes_plane1_V_V_write;
reg HwReg_height_cast8_loc_read;
reg HwReg_width_cast9_loc_read;
reg tmp_4_loc_read;
reg HwReg_height_cast8_loc_out_write;
reg tmp_4_loc_out_write;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [71:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    StrmMPix_V_val_0_V_blk_n;
wire    ap_CS_fsm_pp3_stage1;
reg    ap_enable_reg_pp3_iter0;
wire    ap_block_pp3_stage1;
reg   [0:0] exitcond3_reg_4242;
reg   [0:0] or_cond_i_i_reg_4257;
wire    ap_CS_fsm_pp3_stage2;
wire    ap_block_pp3_stage2;
reg   [0:0] or_cond_1_i_i_reg_4265;
wire    ap_CS_fsm_pp3_stage3;
wire    ap_block_pp3_stage3;
reg   [0:0] or_cond_2_i_i_reg_4294;
wire    ap_CS_fsm_pp3_stage4;
wire    ap_block_pp3_stage4;
reg   [0:0] or_cond_3_i_i_reg_4318;
wire    ap_CS_fsm_pp3_stage5;
wire    ap_block_pp3_stage5;
reg   [0:0] or_cond_4_i_i_reg_4342;
wire    ap_CS_fsm_pp3_stage6;
wire    ap_block_pp3_stage6;
reg   [0:0] or_cond_5_i_i_reg_4366;
wire    ap_CS_fsm_pp3_stage7;
wire    ap_block_pp3_stage7;
reg   [0:0] or_cond_6_i_i_reg_4390;
wire    ap_CS_fsm_pp3_stage0;
reg    ap_enable_reg_pp3_iter1;
wire    ap_block_pp3_stage0;
reg   [0:0] or_cond_7_i_i_reg_4394;
wire    ap_CS_fsm_pp2_stage1;
reg    ap_enable_reg_pp2_iter0;
wire    ap_block_pp2_stage1;
reg   [0:0] exitcond2_reg_4044;
reg   [0:0] or_cond1_i_i_reg_4057;
wire    ap_CS_fsm_pp2_stage2;
wire    ap_block_pp2_stage2;
reg   [0:0] or_cond1_1_i_i_reg_4065;
wire    ap_CS_fsm_pp2_stage3;
wire    ap_block_pp2_stage3;
reg   [0:0] or_cond1_2_i_i_reg_4094;
wire    ap_CS_fsm_pp2_stage4;
wire    ap_block_pp2_stage4;
reg   [0:0] or_cond1_3_i_i_reg_4108;
wire    ap_CS_fsm_pp2_stage5;
wire    ap_block_pp2_stage5;
reg   [0:0] or_cond1_4_i_i_reg_4122;
wire    ap_CS_fsm_pp2_stage0;
reg    ap_enable_reg_pp2_iter1;
wire    ap_block_pp2_stage0;
reg   [0:0] or_cond1_5_i_i_reg_4126;
wire    ap_CS_fsm_pp1_stage1;
reg    ap_enable_reg_pp1_iter0;
wire    ap_block_pp1_stage1;
reg   [0:0] exitcond1_reg_3834;
reg   [0:0] or_cond2_i_i_reg_3849;
wire    ap_CS_fsm_pp1_stage2;
wire    ap_block_pp1_stage2;
reg   [0:0] or_cond2_1_i_i_reg_3853;
wire    ap_CS_fsm_pp1_stage3;
wire    ap_block_pp1_stage3;
reg   [0:0] or_cond2_2_i_i_reg_3872;
wire    ap_CS_fsm_pp1_stage4;
wire    ap_block_pp1_stage4;
reg   [0:0] or_cond2_3_i_i_reg_3886;
wire    ap_CS_fsm_pp1_stage5;
wire    ap_block_pp1_stage5;
reg   [0:0] or_cond2_4_i_i_reg_3900;
wire    ap_CS_fsm_pp1_stage6;
wire    ap_block_pp1_stage6;
reg   [0:0] or_cond2_5_i_i_reg_3914;
wire    ap_CS_fsm_pp1_stage7;
wire    ap_block_pp1_stage7;
reg   [0:0] or_cond2_6_i_i_reg_3928;
wire    ap_CS_fsm_pp1_stage0;
reg    ap_enable_reg_pp1_iter1;
wire    ap_block_pp1_stage0;
reg   [0:0] or_cond2_7_i_i_reg_3932;
wire    ap_CS_fsm_pp0_stage1;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_pp0_stage1;
reg   [0:0] exitcond_reg_3706;
reg   [0:0] or_cond3_i_i_reg_3719;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_pp0_stage2;
reg   [0:0] or_cond3_1_i_i_reg_3723;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_pp0_stage3;
reg   [0:0] or_cond3_2_i_i_reg_3742;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_pp0_stage4;
reg   [0:0] or_cond3_3_i_i_reg_3746;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_pp0_stage5;
reg   [0:0] or_cond3_4_i_i_reg_3750;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0;
reg   [0:0] or_cond3_5_i_i_reg_3754;
reg    StrmMPix_V_val_1_V_blk_n;
reg    StrmMPix_V_val_2_V_blk_n;
reg    StrmMPix_V_val_3_V_blk_n;
reg    StrmMPix_V_val_4_V_blk_n;
reg    StrmMPix_V_val_5_V_blk_n;
reg    bytes_plane0_V_V_blk_n;
reg   [0:0] exitcond1_reg_3834_pp1_iter1_reg;
reg   [0:0] exitcond_reg_3706_pp0_iter1_reg;
reg    bytes_plane1_V_V_blk_n;
reg   [0:0] tmp_33_reg_4261;
reg   [0:0] tmp_33_reg_4261_pp3_iter1_reg;
reg   [0:0] tmp_12_reg_4229;
reg   [0:0] tmp_28_reg_4061;
reg   [0:0] tmp_28_reg_4061_pp2_iter1_reg;
reg   [0:0] tmp_17_reg_3693;
reg    HwReg_height_cast8_loc_blk_n;
reg    HwReg_width_cast9_loc_blk_n;
reg    tmp_4_loc_blk_n;
reg    HwReg_height_cast8_loc_out_blk_n;
reg    tmp_4_loc_out_blk_n;
reg   [10:0] x2_i_i_reg_520;
reg   [9:0] pix_val_V_3_29_i_i_reg_532;
reg   [9:0] pix_val_V_0_29_i_i_reg_542;
reg   [9:0] pix_val_V_3_30_i_i_reg_552;
reg   [9:0] pix_val_V_0_30_i_i_reg_563;
reg   [9:0] pix_val_V_3_31_i_i_reg_574;
reg   [9:0] pix_val_V_0_31_i_i_reg_585;
reg   [9:0] pix_val_V_3_32_i_i_reg_596;
reg   [9:0] pix_val_V_0_32_i_i_reg_607;
reg   [10:0] x1_i_i_reg_669;
reg   [10:0] x9_i_i_reg_851;
reg   [9:0] pix_val_V_4_11_i_i_reg_863;
reg   [9:0] pix_val_V_3_12_i_i_reg_873;
reg   [9:0] pix_val_V_1_11_i_i_reg_883;
reg   [9:0] pix_val_V_0_12_i_i_reg_893;
reg   [9:0] pix_val_V_4_12_i_i_reg_903;
reg   [9:0] pix_val_V_3_13_i_i_reg_914;
reg   [9:0] pix_val_V_1_12_i_i_reg_925;
reg   [9:0] pix_val_V_0_13_i_i_reg_936;
reg   [9:0] pix_val_V_4_13_i_i_reg_947;
reg   [9:0] pix_val_V_3_14_i_i_reg_958;
reg   [9:0] pix_val_V_1_13_i_i_reg_969;
reg   [9:0] pix_val_V_0_14_i_i_reg_980;
reg   [9:0] pix_val_V_4_14_i_i_reg_991;
reg   [9:0] pix_val_V_3_15_i_i_reg_1002;
reg   [9:0] pix_val_V_1_14_i_i_reg_1013;
reg   [9:0] pix_val_V_0_15_i_i_reg_1024;
reg   [10:0] x_i_i_reg_1126;
reg   [2:0] reg_1533;
wire    ap_CS_fsm_state17;
wire    ap_CS_fsm_state57;
wire    StrmMPix_V_val_0_V0_status;
reg    ap_predicate_op210_read_state21;
reg    ap_block_state21_pp0_stage1_iter0;
reg    ap_block_state27_pp0_stage1_iter1;
reg    ap_block_pp0_stage1_11001;
reg    ap_predicate_op319_read_state32;
reg    ap_block_state32_pp1_stage1_iter0;
reg    ap_block_state40_pp1_stage1_iter1;
reg    ap_block_pp1_stage1_11001;
reg    ap_predicate_op626_read_state71;
reg    ap_block_state71_pp3_stage1_iter0;
reg    ap_predicate_op765_write_state79;
reg    ap_block_state79_pp3_stage1_iter1;
reg    ap_block_pp3_stage1_11001;
reg    ap_predicate_op223_read_state22;
reg    ap_block_state22_pp0_stage2_iter0;
reg    ap_block_pp0_stage2_11001;
reg    ap_predicate_op332_read_state33;
reg    ap_block_state33_pp1_stage2_iter0;
reg    ap_block_pp1_stage2_11001;
reg    ap_predicate_op643_read_state72;
reg    ap_block_state72_pp3_stage2_iter0;
reg    ap_block_pp3_stage2_11001;
reg    ap_predicate_op231_read_state23;
reg    ap_block_state23_pp0_stage3_iter0;
reg    ap_block_pp0_stage3_11001;
reg    ap_predicate_op342_read_state34;
reg    ap_block_state34_pp1_stage3_iter0;
reg    ap_block_pp1_stage3_11001;
reg    ap_predicate_op659_read_state73;
reg    ap_block_state73_pp3_stage3_iter0;
reg    ap_block_pp3_stage3_11001;
reg    ap_predicate_op239_read_state24;
reg    ap_block_state24_pp0_stage4_iter0;
reg    ap_block_pp0_stage4_11001;
reg    ap_predicate_op352_read_state35;
reg    ap_block_state35_pp1_stage4_iter0;
reg    ap_block_pp1_stage4_11001;
reg    ap_predicate_op675_read_state74;
reg    ap_block_state74_pp3_stage4_iter0;
reg    ap_block_pp3_stage4_11001;
reg    ap_predicate_op248_read_state25;
reg    ap_block_state25_pp0_stage5_iter0;
reg    ap_block_pp0_stage5_11001;
reg    ap_predicate_op362_read_state36;
reg    ap_block_state36_pp1_stage5_iter0;
reg    ap_block_pp1_stage5_11001;
reg    ap_predicate_op691_read_state75;
reg    ap_block_state75_pp3_stage5_iter0;
reg    ap_block_pp3_stage5_11001;
wire    ap_block_state20_pp0_stage0_iter0;
reg    ap_predicate_op255_read_state26;
reg    ap_block_state26_pp0_stage0_iter1;
reg    ap_block_pp0_stage0_11001;
reg    ap_predicate_op372_read_state37;
reg    ap_block_state37_pp1_stage6_iter0;
reg    ap_block_pp1_stage6_11001;
reg    ap_predicate_op707_read_state76;
reg    ap_block_state76_pp3_stage6_iter0;
reg    ap_block_pp3_stage6_11001;
reg    ap_predicate_op383_read_state38;
reg    ap_block_state38_pp1_stage7_iter0;
reg    ap_block_pp1_stage7_11001;
reg    ap_predicate_op467_read_state60;
reg    ap_block_state60_pp2_stage1_iter0;
reg    ap_predicate_op566_write_state66;
reg    ap_block_state66_pp2_stage1_iter1;
reg    ap_block_pp2_stage1_11001;
reg    ap_predicate_op724_read_state77;
reg    ap_block_state77_pp3_stage7_iter0;
reg    ap_block_pp3_stage7_11001;
wire    ap_block_state31_pp1_stage0_iter0;
reg    ap_predicate_op392_read_state39;
reg    ap_block_state39_pp1_stage0_iter1;
reg    ap_block_pp1_stage0_11001;
reg    ap_predicate_op484_read_state61;
reg    ap_block_state61_pp2_stage2_iter0;
reg    ap_block_pp2_stage2_11001;
wire    ap_block_state70_pp3_stage0_iter0;
reg    ap_predicate_op739_read_state78;
reg    ap_block_state78_pp3_stage0_iter1;
reg    ap_block_pp3_stage0_11001;
reg    ap_predicate_op496_read_state62;
reg    ap_block_state62_pp2_stage3_iter0;
reg    ap_block_pp2_stage3_11001;
reg    ap_predicate_op508_read_state63;
reg    ap_block_state63_pp2_stage4_iter0;
reg    ap_block_pp2_stage4_11001;
reg    ap_predicate_op521_read_state64;
reg    ap_block_state64_pp2_stage5_iter0;
reg    ap_block_pp2_stage5_11001;
wire    ap_block_state59_pp2_stage0_iter0;
reg    ap_predicate_op532_read_state65;
reg    ap_block_state65_pp2_stage0_iter1;
reg    ap_block_pp2_stage0_11001;
reg   [11:0] HwReg_height_cast8_l_reg_3540;
reg    ap_block_state1;
reg   [13:0] tmp_4_loc_read_reg_3548;
reg   [11:0] widthInPix_reg_3559;
wire   [7:0] tmp_fu_1721_p1;
wire   [0:0] icmp_fu_1741_p2;
wire   [0:0] tmp_i_i_fu_1747_p2;
wire   [0:0] icmp1_fu_1769_p2;
wire   [0:0] tmp_i_i_151_fu_1775_p2;
wire   [0:0] tmp_6_i_i_fu_1781_p2;
wire   [0:0] icmp2_fu_1803_p2;
wire   [0:0] icmp5_fu_1825_p2;
wire   [0:0] icmp7_fu_1847_p2;
wire   [0:0] tmp_21_i_i_fu_1853_p2;
wire   [0:0] tmp_25_i_i_fu_1859_p2;
wire   [0:0] tmp_34_i_i_fu_1865_p2;
wire   [0:0] tmp_39_i_i_fu_1880_p2;
reg   [0:0] tmp_39_i_i_reg_3634;
wire   [10:0] loopWidth_3_cast61_i_fu_1895_p4;
reg   [10:0] loopWidth_3_cast61_i_reg_3639;
wire    ap_CS_fsm_state18;
wire   [16:0] tmp_41_cast_i_i_fu_1912_p1;
reg   [16:0] tmp_41_cast_i_i_reg_3644;
wire  signed [11:0] tmp_42_cast_i_i_cast_fu_1921_p1;
reg  signed [11:0] tmp_42_cast_i_i_cast_reg_3649;
wire   [0:0] tmp_62_i_i_fu_1925_p2;
reg   [0:0] tmp_62_i_i_reg_3654;
wire   [0:0] icmp10_fu_1941_p2;
reg   [0:0] icmp10_reg_3659;
wire   [0:0] tmp_62_2_i_i_fu_1947_p2;
reg   [0:0] tmp_62_2_i_i_reg_3664;
reg   [0:0] tmp_23_reg_3669;
wire   [0:0] tmp_62_4_i_i_fu_1961_p2;
reg   [0:0] tmp_62_4_i_i_reg_3674;
wire   [0:0] tmp_62_5_i_i_fu_1967_p2;
reg   [0:0] tmp_62_5_i_i_reg_3679;
wire   [0:0] exitcond6_i_i_fu_1977_p2;
wire    ap_CS_fsm_state19;
wire   [15:0] y_3_fu_1982_p2;
reg   [15:0] y_3_reg_3688;
wire   [0:0] tmp_17_fu_1988_p1;
wire   [0:0] exitcond2_i_i_fu_1996_p2;
wire   [15:0] y_1_fu_2001_p2;
reg   [15:0] y_1_reg_3701;
wire   [0:0] exitcond_fu_2007_p2;
wire   [0:0] tmp_49_i_i_fu_2016_p2;
reg   [0:0] tmp_49_i_i_reg_3710;
wire   [0:0] or_cond3_i_i_fu_2021_p2;
wire   [0:0] or_cond3_1_i_i_fu_2026_p2;
wire   [10:0] x_2_fu_2036_p2;
reg   [10:0] x_2_reg_3737;
wire   [0:0] or_cond3_2_i_i_fu_2042_p2;
wire   [0:0] or_cond3_3_i_i_fu_2046_p2;
wire   [0:0] or_cond3_4_i_i_fu_2050_p2;
wire   [0:0] or_cond3_5_i_i_fu_2054_p2;
wire   [10:0] loopWidth_2_cast62_i_fu_2177_p4;
reg   [10:0] loopWidth_2_cast62_i_reg_3770;
wire    ap_CS_fsm_state29;
wire   [0:0] tmp_30_i_i_fu_2187_p2;
reg   [0:0] tmp_30_i_i_reg_3775;
wire   [16:0] tmp_32_cast_i_i_fu_2205_p1;
reg   [16:0] tmp_32_cast_i_i_reg_3780;
wire  signed [11:0] tmp_33_cast_i_i_cast_fu_2214_p1;
reg  signed [11:0] tmp_33_cast_i_i_cast_reg_3785;
wire   [0:0] tmp_61_i_i_fu_2218_p2;
reg   [0:0] tmp_61_i_i_reg_3790;
wire   [0:0] icmp8_fu_2234_p2;
reg   [0:0] icmp8_reg_3795;
wire   [0:0] tmp_61_2_i_i_fu_2240_p2;
reg   [0:0] tmp_61_2_i_i_reg_3800;
wire   [0:0] icmp9_fu_2256_p2;
reg   [0:0] icmp9_reg_3805;
wire   [0:0] tmp_61_4_i_i_fu_2262_p2;
reg   [0:0] tmp_61_4_i_i_reg_3810;
wire   [0:0] tmp_61_5_i_i_fu_2268_p2;
reg   [0:0] tmp_61_5_i_i_reg_3815;
wire   [0:0] tmp_61_6_i_i_fu_2274_p2;
reg   [0:0] tmp_61_6_i_i_reg_3820;
wire   [0:0] exitcond4_i_i_fu_2284_p2;
wire    ap_CS_fsm_state30;
wire   [15:0] y_2_fu_2289_p2;
reg   [15:0] y_2_reg_3829;
wire   [0:0] exitcond1_fu_2295_p2;
wire   [0:0] tmp_46_i_i_fu_2304_p2;
reg   [0:0] tmp_46_i_i_reg_3838;
wire   [0:0] or_cond2_i_i_fu_2309_p2;
wire   [0:0] or_cond2_1_i_i_fu_2314_p2;
wire   [10:0] x_3_fu_2324_p2;
reg   [10:0] x_3_reg_3867;
wire   [0:0] or_cond2_2_i_i_fu_2330_p2;
reg   [7:0] tmp_V_30_0_0_trunc_i_reg_3876;
reg   [7:0] tmp_V_30_0_1_trunc_i_reg_3881;
wire   [0:0] or_cond2_3_i_i_fu_2354_p2;
reg   [7:0] tmp_V_30_1_0_trunc_i_reg_3890;
reg   [7:0] tmp_V_30_1_1_trunc_i_reg_3895;
wire   [0:0] or_cond2_4_i_i_fu_2378_p2;
reg   [7:0] tmp_V_30_2_0_trunc_i_reg_3904;
reg   [7:0] tmp_V_30_2_1_trunc_i_reg_3909;
wire   [0:0] or_cond2_5_i_i_fu_2402_p2;
reg   [7:0] tmp_V_30_3_0_trunc_i_reg_3918;
reg   [7:0] tmp_V_30_3_1_trunc_i_reg_3923;
wire   [0:0] or_cond2_6_i_i_fu_2426_p2;
wire   [0:0] or_cond2_7_i_i_fu_2430_p2;
reg   [7:0] tmp_V_30_4_0_trunc_i_reg_3936;
reg   [7:0] tmp_V_30_4_1_trunc_i_reg_3941;
reg   [7:0] tmp_V_30_5_0_trunc_i_reg_3946;
reg   [7:0] tmp_V_30_5_1_trunc_i_reg_3951;
wire   [0:0] tmp_15_i_i_fu_2563_p2;
reg   [0:0] tmp_15_i_i_reg_3994;
wire   [10:0] loopWidth_1_cast66_i_fu_2578_p4;
reg   [10:0] loopWidth_1_cast66_i_reg_3999;
wire    ap_CS_fsm_state58;
wire   [16:0] tmp_17_cast_i_i_fu_2595_p1;
reg   [16:0] tmp_17_cast_i_i_reg_4004;
wire  signed [11:0] tmp_18_cast_i_i_cast_fu_2604_p1;
reg  signed [11:0] tmp_18_cast_i_i_cast_reg_4009;
wire   [0:0] tmp_54_i_i_fu_2608_p2;
reg   [0:0] tmp_54_i_i_reg_4014;
wire   [0:0] icmp6_fu_2624_p2;
reg   [0:0] icmp6_reg_4019;
wire   [0:0] tmp_54_2_i_i_fu_2630_p2;
reg   [0:0] tmp_54_2_i_i_reg_4024;
reg   [0:0] tmp_15_reg_4029;
wire   [0:0] tmp_54_4_i_i_fu_2644_p2;
reg   [0:0] tmp_54_4_i_i_reg_4034;
wire   [0:0] tmp_54_5_i_i_fu_2650_p2;
reg   [0:0] tmp_54_5_i_i_reg_4039;
wire   [0:0] exitcond2_fu_2656_p2;
reg   [0:0] exitcond2_reg_4044_pp2_iter1_reg;
wire   [0:0] tmp_35_i_i_fu_2665_p2;
reg   [0:0] tmp_35_i_i_reg_4048;
wire   [0:0] or_cond1_i_i_fu_2670_p2;
wire   [0:0] tmp_28_fu_2681_p2;
wire   [0:0] or_cond1_1_i_i_fu_2687_p2;
wire   [10:0] x_fu_2703_p2;
reg   [10:0] x_reg_4089;
wire   [0:0] or_cond1_2_i_i_fu_2709_p2;
wire   [0:0] or_cond1_3_i_i_fu_2713_p2;
wire   [0:0] or_cond1_4_i_i_fu_2717_p2;
wire   [0:0] or_cond1_5_i_i_fu_2721_p2;
wire   [10:0] loopWidth_cast68_i_i_fu_2951_p4;
reg   [10:0] loopWidth_cast68_i_i_reg_4174;
wire    ap_CS_fsm_state68;
wire   [0:0] tmp_8_i_i_fu_2961_p2;
reg   [0:0] tmp_8_i_i_reg_4179;
wire   [16:0] tmp_10_cast_i_i_fu_2979_p1;
reg   [16:0] tmp_10_cast_i_i_reg_4184;
wire  signed [11:0] tmp_11_cast_i_i_cast_fu_2988_p1;
reg  signed [11:0] tmp_11_cast_i_i_cast_reg_4189;
wire   [0:0] tmp_53_i_i_fu_2992_p2;
reg   [0:0] tmp_53_i_i_reg_4194;
wire   [0:0] icmp3_fu_3008_p2;
reg   [0:0] icmp3_reg_4199;
wire   [0:0] tmp_53_2_i_i_fu_3014_p2;
reg   [0:0] tmp_53_2_i_i_reg_4204;
wire   [0:0] icmp4_fu_3030_p2;
reg   [0:0] icmp4_reg_4209;
wire   [0:0] tmp_53_4_i_i_fu_3036_p2;
reg   [0:0] tmp_53_4_i_i_reg_4214;
wire   [0:0] tmp_53_5_i_i_fu_3042_p2;
reg   [0:0] tmp_53_5_i_i_reg_4219;
wire   [0:0] tmp_53_6_i_i_fu_3048_p2;
reg   [0:0] tmp_53_6_i_i_reg_4224;
wire   [0:0] tmp_12_fu_3054_p1;
wire    ap_CS_fsm_state69;
wire   [0:0] exitcond1_i_i_fu_3062_p2;
wire   [15:0] y_fu_3067_p2;
reg   [15:0] y_reg_4237;
wire   [0:0] exitcond3_fu_3073_p2;
reg   [0:0] exitcond3_reg_4242_pp3_iter1_reg;
wire   [0:0] tmp_26_i_i_fu_3082_p2;
reg   [0:0] tmp_26_i_i_reg_4246;
wire   [0:0] or_cond_i_i_fu_3087_p2;
wire   [0:0] tmp_33_fu_3098_p2;
wire   [0:0] or_cond_1_i_i_fu_3104_p2;
wire   [10:0] x_1_fu_3120_p2;
reg   [10:0] x_1_reg_4289;
wire   [0:0] or_cond_2_i_i_fu_3126_p2;
reg   [7:0] tmp_V_22_0_0_trunc_i_reg_4298;
reg   [7:0] tmp_V_23_0_0_trunc_i_reg_4303;
reg   [7:0] tmp_V_22_0_1_trunc_i_reg_4308;
reg   [7:0] tmp_V_23_0_1_trunc_i_reg_4313;
wire   [0:0] or_cond_3_i_i_fu_3170_p2;
reg   [7:0] tmp_V_22_1_0_trunc_i_reg_4322;
reg   [7:0] tmp_V_23_1_0_trunc_i_reg_4327;
reg   [7:0] tmp_V_22_1_1_trunc_i_reg_4332;
reg   [7:0] tmp_V_23_1_1_trunc_i_reg_4337;
wire   [0:0] or_cond_4_i_i_fu_3214_p2;
reg   [7:0] tmp_V_22_2_0_trunc_i_reg_4346;
reg   [7:0] tmp_V_23_2_0_trunc_i_reg_4351;
reg   [7:0] tmp_V_22_2_1_trunc_i_reg_4356;
reg   [7:0] tmp_V_23_2_1_trunc_i_reg_4361;
wire   [0:0] or_cond_5_i_i_fu_3258_p2;
reg   [7:0] tmp_V_22_3_0_trunc_i_reg_4370;
reg   [7:0] tmp_V_23_3_0_trunc_i_reg_4375;
reg   [7:0] tmp_V_22_3_1_trunc_i_reg_4380;
reg   [7:0] tmp_V_23_3_1_trunc_i_reg_4385;
wire   [0:0] or_cond_6_i_i_fu_3302_p2;
wire   [0:0] or_cond_7_i_i_fu_3306_p2;
reg   [7:0] tmp_V_22_4_0_trunc_i_reg_4398;
reg   [7:0] tmp_V_23_4_0_trunc_i_reg_4403;
reg   [7:0] tmp_V_22_4_1_trunc_i_reg_4408;
reg   [7:0] tmp_V_23_4_1_trunc_i_reg_4413;
reg   [7:0] tmp_V_22_5_0_trunc_i_reg_4428;
reg   [7:0] tmp_V_23_5_0_trunc_i_reg_4433;
reg   [7:0] tmp_V_22_5_1_trunc_i_reg_4438;
reg   [7:0] tmp_V_23_5_1_trunc_i_reg_4443;
reg    ap_block_pp0_stage2_subdone;
reg    ap_condition_pp0_exit_iter0_state22;
reg    ap_block_pp0_stage5_subdone;
reg    ap_block_pp1_stage2_subdone;
reg    ap_condition_pp1_exit_iter0_state33;
reg    ap_block_pp1_stage7_subdone;
reg    ap_block_pp2_stage2_subdone;
reg    ap_condition_pp2_exit_iter0_state61;
reg    ap_block_pp2_stage5_subdone;
reg    ap_block_pp3_stage2_subdone;
reg    ap_condition_pp3_exit_iter0_state72;
reg    ap_block_pp3_stage7_subdone;
reg   [15:0] y4_i_i_reg_498;
wire    ap_CS_fsm_state28;
reg   [15:0] y8_i_i_reg_509;
wire    ap_CS_fsm_state67;
reg   [10:0] ap_phi_mux_x2_i_i_phi_fu_524_p4;
reg   [9:0] ap_phi_reg_pp0_iter0_pix_val_V_3_29_i_i_reg_532;
reg   [9:0] ap_phi_reg_pp0_iter0_pix_val_V_0_29_i_i_reg_542;
reg   [9:0] ap_phi_reg_pp0_iter0_pix_val_V_3_30_i_i_reg_552;
reg   [9:0] ap_phi_reg_pp0_iter0_pix_val_V_0_30_i_i_reg_563;
reg   [9:0] ap_phi_reg_pp0_iter0_pix_val_V_3_31_i_i_reg_574;
reg   [9:0] ap_phi_reg_pp0_iter0_pix_val_V_0_31_i_i_reg_585;
reg   [9:0] ap_phi_reg_pp0_iter0_pix_val_V_3_32_i_i_reg_596;
reg   [9:0] ap_phi_reg_pp0_iter1_pix_val_V_3_32_i_i_reg_596;
reg   [9:0] ap_phi_reg_pp0_iter0_pix_val_V_0_32_i_i_reg_607;
reg   [9:0] ap_phi_reg_pp0_iter1_pix_val_V_0_32_i_i_reg_607;
wire   [9:0] ap_phi_reg_pp0_iter0_pix_val_V_3_33_i_i_reg_618;
reg   [9:0] ap_phi_reg_pp0_iter1_pix_val_V_3_33_i_i_reg_618;
wire   [9:0] ap_phi_reg_pp0_iter0_pix_val_V_0_33_i_i_reg_628;
reg   [9:0] ap_phi_reg_pp0_iter1_pix_val_V_0_33_i_i_reg_628;
reg   [9:0] ap_phi_mux_pix_val_V_3_34_i_i_phi_fu_641_p4;
wire   [9:0] ap_phi_reg_pp0_iter0_pix_val_V_3_34_i_i_reg_638;
reg   [9:0] ap_phi_reg_pp0_iter1_pix_val_V_3_34_i_i_reg_638;
reg   [9:0] ap_phi_mux_pix_val_V_0_34_i_i_phi_fu_651_p4;
wire   [9:0] ap_phi_reg_pp0_iter0_pix_val_V_0_34_i_i_reg_648;
reg   [9:0] ap_phi_reg_pp0_iter1_pix_val_V_0_34_i_i_reg_648;
reg   [15:0] y3_i_i_reg_658;
wire    ap_CS_fsm_state41;
reg   [10:0] ap_phi_mux_x1_i_i_phi_fu_673_p4;
reg   [9:0] ap_phi_reg_pp1_iter0_pix_val_V_3_20_i_i_reg_681;
reg   [9:0] ap_phi_reg_pp1_iter0_pix_val_V_0_20_i_i_reg_691;
reg   [9:0] ap_phi_reg_pp1_iter0_pix_val_V_3_21_i_i_reg_701;
reg   [9:0] ap_phi_reg_pp1_iter0_pix_val_V_0_21_i_i_reg_712;
reg   [9:0] ap_phi_reg_pp1_iter0_pix_val_V_3_22_i_i_reg_723;
reg   [9:0] ap_phi_reg_pp1_iter0_pix_val_V_0_22_i_i_reg_734;
reg   [9:0] ap_phi_reg_pp1_iter0_pix_val_V_3_23_i_i_reg_745;
reg   [9:0] ap_phi_reg_pp1_iter0_pix_val_V_0_23_i_i_reg_756;
reg   [9:0] ap_phi_reg_pp1_iter0_pix_val_V_3_24_i_i_reg_767;
reg   [9:0] ap_phi_reg_pp1_iter0_pix_val_V_0_24_i_i_reg_778;
reg   [9:0] ap_phi_reg_pp1_iter0_pix_val_V_3_25_i_i_reg_789;
reg   [9:0] ap_phi_reg_pp1_iter1_pix_val_V_3_25_i_i_reg_789;
reg   [9:0] ap_phi_reg_pp1_iter0_pix_val_V_0_25_i_i_reg_800;
reg   [9:0] ap_phi_reg_pp1_iter1_pix_val_V_0_25_i_i_reg_800;
wire   [9:0] ap_phi_reg_pp1_iter0_pix_val_V_3_26_i_i_reg_811;
reg   [9:0] ap_phi_reg_pp1_iter1_pix_val_V_3_26_i_i_reg_811;
wire   [9:0] ap_phi_reg_pp1_iter0_pix_val_V_0_26_i_i_reg_821;
reg   [9:0] ap_phi_reg_pp1_iter1_pix_val_V_0_26_i_i_reg_821;
reg   [9:0] ap_phi_mux_pix_val_V_3_27_i_i_phi_fu_834_p4;
wire   [9:0] ap_phi_reg_pp1_iter0_pix_val_V_3_27_i_i_reg_831;
reg   [9:0] ap_phi_reg_pp1_iter1_pix_val_V_3_27_i_i_reg_831;
reg   [9:0] ap_phi_mux_pix_val_V_0_27_i_i_phi_fu_844_p4;
wire   [9:0] ap_phi_reg_pp1_iter0_pix_val_V_0_27_i_i_reg_841;
reg   [9:0] ap_phi_reg_pp1_iter1_pix_val_V_0_27_i_i_reg_841;
reg   [10:0] ap_phi_mux_x9_i_i_phi_fu_855_p4;
reg   [9:0] ap_phi_reg_pp2_iter0_pix_val_V_4_11_i_i_reg_863;
reg   [9:0] ap_phi_reg_pp2_iter0_pix_val_V_3_12_i_i_reg_873;
reg   [9:0] ap_phi_reg_pp2_iter0_pix_val_V_1_11_i_i_reg_883;
reg   [9:0] ap_phi_reg_pp2_iter0_pix_val_V_0_12_i_i_reg_893;
reg   [9:0] ap_phi_reg_pp2_iter0_pix_val_V_4_12_i_i_reg_903;
reg   [9:0] ap_phi_reg_pp2_iter0_pix_val_V_3_13_i_i_reg_914;
reg   [9:0] ap_phi_reg_pp2_iter0_pix_val_V_1_12_i_i_reg_925;
reg   [9:0] ap_phi_reg_pp2_iter0_pix_val_V_0_13_i_i_reg_936;
reg   [9:0] ap_phi_reg_pp2_iter0_pix_val_V_4_13_i_i_reg_947;
reg   [9:0] ap_phi_reg_pp2_iter0_pix_val_V_3_14_i_i_reg_958;
reg   [9:0] ap_phi_reg_pp2_iter0_pix_val_V_1_13_i_i_reg_969;
reg   [9:0] ap_phi_reg_pp2_iter0_pix_val_V_0_14_i_i_reg_980;
reg   [9:0] ap_phi_reg_pp2_iter0_pix_val_V_4_14_i_i_reg_991;
reg   [9:0] ap_phi_reg_pp2_iter1_pix_val_V_4_14_i_i_reg_991;
reg   [9:0] ap_phi_reg_pp2_iter0_pix_val_V_3_15_i_i_reg_1002;
reg   [9:0] ap_phi_reg_pp2_iter1_pix_val_V_3_15_i_i_reg_1002;
reg   [9:0] ap_phi_reg_pp2_iter0_pix_val_V_1_14_i_i_reg_1013;
reg   [9:0] ap_phi_reg_pp2_iter1_pix_val_V_1_14_i_i_reg_1013;
reg   [9:0] ap_phi_reg_pp2_iter0_pix_val_V_0_15_i_i_reg_1024;
reg   [9:0] ap_phi_reg_pp2_iter1_pix_val_V_0_15_i_i_reg_1024;
wire   [9:0] ap_phi_reg_pp2_iter0_pix_val_V_4_15_i_i_reg_1035;
reg   [9:0] ap_phi_reg_pp2_iter1_pix_val_V_4_15_i_i_reg_1035;
wire   [9:0] ap_phi_reg_pp2_iter0_pix_val_V_3_16_i_i_reg_1045;
reg   [9:0] ap_phi_reg_pp2_iter1_pix_val_V_3_16_i_i_reg_1045;
wire   [9:0] ap_phi_reg_pp2_iter0_pix_val_V_1_15_i_i_reg_1055;
reg   [9:0] ap_phi_reg_pp2_iter1_pix_val_V_1_15_i_i_reg_1055;
wire   [9:0] ap_phi_reg_pp2_iter0_pix_val_V_0_16_i_i_reg_1065;
reg   [9:0] ap_phi_reg_pp2_iter1_pix_val_V_0_16_i_i_reg_1065;
reg   [9:0] ap_phi_mux_pix_val_V_4_16_i_i_phi_fu_1078_p4;
wire   [9:0] ap_phi_reg_pp2_iter0_pix_val_V_4_16_i_i_reg_1075;
reg   [9:0] ap_phi_reg_pp2_iter1_pix_val_V_4_16_i_i_reg_1075;
reg   [9:0] ap_phi_mux_pix_val_V_3_17_i_i_phi_fu_1088_p4;
wire   [9:0] ap_phi_reg_pp2_iter0_pix_val_V_3_17_i_i_reg_1085;
reg   [9:0] ap_phi_reg_pp2_iter1_pix_val_V_3_17_i_i_reg_1085;
reg   [9:0] ap_phi_mux_pix_val_V_1_16_i_i_phi_fu_1098_p4;
wire   [9:0] ap_phi_reg_pp2_iter0_pix_val_V_1_16_i_i_reg_1095;
reg   [9:0] ap_phi_reg_pp2_iter1_pix_val_V_1_16_i_i_reg_1095;
reg   [9:0] ap_phi_mux_pix_val_V_0_17_i_i_phi_fu_1108_p4;
wire   [9:0] ap_phi_reg_pp2_iter0_pix_val_V_0_17_i_i_reg_1105;
reg   [9:0] ap_phi_reg_pp2_iter1_pix_val_V_0_17_i_i_reg_1105;
reg   [15:0] y_i_i_reg_1115;
wire    ap_CS_fsm_state80;
reg   [10:0] ap_phi_mux_x_i_i_phi_fu_1130_p4;
reg   [9:0] ap_phi_reg_pp3_iter0_pix_val_V_4_2_i_i_reg_1138;
reg   [9:0] ap_phi_reg_pp3_iter0_pix_val_V_3_2_i_i_reg_1148;
reg   [9:0] ap_phi_reg_pp3_iter0_pix_val_V_1_2_i_i_reg_1158;
reg   [9:0] ap_phi_reg_pp3_iter0_pix_val_V_0_2_i_i_reg_1168;
reg   [9:0] ap_phi_reg_pp3_iter0_pix_val_V_4_3_i_i_reg_1178;
reg   [9:0] ap_phi_reg_pp3_iter0_pix_val_V_3_3_i_i_reg_1189;
reg   [9:0] ap_phi_reg_pp3_iter0_pix_val_V_1_3_i_i_reg_1200;
reg   [9:0] ap_phi_reg_pp3_iter0_pix_val_V_0_3_i_i_reg_1211;
reg   [9:0] ap_phi_reg_pp3_iter0_pix_val_V_4_4_i_i_reg_1222;
reg   [9:0] ap_phi_reg_pp3_iter0_pix_val_V_3_4_i_i_reg_1233;
reg   [9:0] ap_phi_reg_pp3_iter0_pix_val_V_1_4_i_i_reg_1244;
reg   [9:0] ap_phi_reg_pp3_iter0_pix_val_V_0_4_i_i_reg_1255;
reg   [9:0] ap_phi_reg_pp3_iter0_pix_val_V_4_5_i_i_reg_1266;
reg   [9:0] ap_phi_reg_pp3_iter0_pix_val_V_3_5_i_i_reg_1277;
reg   [9:0] ap_phi_reg_pp3_iter0_pix_val_V_1_5_i_i_reg_1288;
reg   [9:0] ap_phi_reg_pp3_iter0_pix_val_V_0_5_i_i_reg_1299;
reg   [9:0] ap_phi_reg_pp3_iter0_pix_val_V_4_6_i_i_reg_1310;
reg   [9:0] ap_phi_reg_pp3_iter0_pix_val_V_3_6_i_i_reg_1321;
reg   [9:0] ap_phi_reg_pp3_iter0_pix_val_V_1_6_i_i_reg_1332;
reg   [9:0] ap_phi_reg_pp3_iter0_pix_val_V_0_6_i_i_reg_1343;
reg   [9:0] ap_phi_reg_pp3_iter0_pix_val_V_4_7_i_i_reg_1354;
reg   [9:0] ap_phi_reg_pp3_iter1_pix_val_V_4_7_i_i_reg_1354;
reg   [9:0] ap_phi_reg_pp3_iter0_pix_val_V_3_7_i_i_reg_1365;
reg   [9:0] ap_phi_reg_pp3_iter1_pix_val_V_3_7_i_i_reg_1365;
reg   [9:0] ap_phi_reg_pp3_iter0_pix_val_V_1_7_i_i_reg_1376;
reg   [9:0] ap_phi_reg_pp3_iter1_pix_val_V_1_7_i_i_reg_1376;
reg   [9:0] ap_phi_reg_pp3_iter0_pix_val_V_0_7_i_i_reg_1387;
reg   [9:0] ap_phi_reg_pp3_iter1_pix_val_V_0_7_i_i_reg_1387;
wire   [9:0] ap_phi_reg_pp3_iter0_pix_val_V_4_8_i_i_reg_1398;
reg   [9:0] ap_phi_reg_pp3_iter1_pix_val_V_4_8_i_i_reg_1398;
wire   [9:0] ap_phi_reg_pp3_iter0_pix_val_V_3_8_i_i_reg_1408;
reg   [9:0] ap_phi_reg_pp3_iter1_pix_val_V_3_8_i_i_reg_1408;
wire   [9:0] ap_phi_reg_pp3_iter0_pix_val_V_1_8_i_i_reg_1418;
reg   [9:0] ap_phi_reg_pp3_iter1_pix_val_V_1_8_i_i_reg_1418;
wire   [9:0] ap_phi_reg_pp3_iter0_pix_val_V_0_8_i_i_reg_1428;
reg   [9:0] ap_phi_reg_pp3_iter1_pix_val_V_0_8_i_i_reg_1428;
reg   [9:0] ap_phi_mux_pix_val_V_4_9_i_i_phi_fu_1441_p4;
wire   [9:0] ap_phi_reg_pp3_iter0_pix_val_V_4_9_i_i_reg_1438;
reg   [9:0] ap_phi_reg_pp3_iter1_pix_val_V_4_9_i_i_reg_1438;
reg   [9:0] ap_phi_mux_pix_val_V_3_9_i_i_phi_fu_1451_p4;
wire   [9:0] ap_phi_reg_pp3_iter0_pix_val_V_3_9_i_i_reg_1448;
reg   [9:0] ap_phi_reg_pp3_iter1_pix_val_V_3_9_i_i_reg_1448;
reg   [9:0] ap_phi_mux_pix_val_V_1_9_i_i_phi_fu_1461_p4;
wire   [9:0] ap_phi_reg_pp3_iter0_pix_val_V_1_9_i_i_reg_1458;
reg   [9:0] ap_phi_reg_pp3_iter1_pix_val_V_1_9_i_i_reg_1458;
reg   [9:0] ap_phi_mux_pix_val_V_0_9_i_i_phi_fu_1471_p4;
wire   [9:0] ap_phi_reg_pp3_iter0_pix_val_V_0_9_i_i_reg_1468;
reg   [9:0] ap_phi_reg_pp3_iter1_pix_val_V_0_9_i_i_reg_1468;
reg    StrmMPix_V_val_0_V0_update;
wire   [127:0] tmp_V_7_fu_2137_p5;
reg    ap_block_pp0_stage1_01001;
wire   [127:0] tmp_V_8_fu_2514_p17;
reg    ap_block_pp1_stage1_01001;
wire   [127:0] tmp_V_1_fu_2873_p5;
reg    ap_block_pp2_stage1_01001;
wire   [127:0] tmp_V_3_fu_3470_p17;
reg    ap_block_pp3_stage1_01001;
wire   [127:0] tmp_V_5_fu_2896_p5;
wire   [127:0] tmp_V_6_fu_3495_p17;
reg   [127:0] tmp_V_4_fu_368;
wire    ap_CS_fsm_state2;
reg   [9:0] pix_val_0_V_4_fu_372;
reg   [9:0] pix_val_3_V_4_fu_376;
reg   [9:0] pix_val_0_V_2_fu_380;
reg   [9:0] pix_val_3_V_2_fu_384;
reg   [127:0] tmp_V_fu_388;
wire    ap_CS_fsm_state42;
reg   [127:0] tmp_V_2_fu_392;
reg   [9:0] pix_val_0_V_1_fu_396;
reg   [9:0] pix_val_1_V_1_fu_400;
reg   [9:0] pix_val_3_V_1_fu_404;
reg   [9:0] pix_val_4_V_1_fu_408;
reg   [9:0] pix_val_0_V_fu_412;
reg   [9:0] pix_val_1_V_fu_416;
reg   [9:0] pix_val_3_V_fu_420;
reg   [9:0] pix_val_4_V_fu_424;
wire   [4:0] grp_fu_1478_p1;
wire   [11:0] grp_fu_1478_p2;
wire   [7:0] VideoFormat_off_i_i_fu_1725_p2;
wire   [6:0] tmp_5_fu_1731_p4;
wire   [7:0] VideoFormat_off1_i_i_fu_1753_p2;
wire   [6:0] tmp_6_fu_1759_p4;
wire   [7:0] VideoFormat_off2_i_i_fu_1787_p2;
wire   [6:0] tmp_7_fu_1793_p4;
wire   [7:0] VideoFormat_off3_i_i_fu_1809_p2;
wire   [6:0] tmp_11_fu_1815_p4;
wire   [7:0] VideoFormat_off4_i_i_fu_1831_p2;
wire   [6:0] tmp_16_fu_1837_p4;
wire   [4:0] tmp_21_fu_1876_p1;
wire   [14:0] tmp_36_cast_i_i_cast_fu_1886_p1;
wire   [14:0] tmp_37_i_i_fu_1889_p2;
wire   [10:0] tmp_42_i_i_fu_1915_p2;
wire   [2:0] remainPix_5_fu_1905_p3;
wire   [1:0] tmp_22_fu_1931_p4;
wire   [16:0] y4_cast_i_i_fu_1973_p1;
wire   [16:0] y8_cast_i_i_fu_1992_p1;
wire   [11:0] x2_cast_i_i_cast3_fu_2012_p1;
wire   [29:0] p_Result_27_i_i_fu_2061_p4;
wire   [127:0] p_Result_28_i_i_fu_2071_p5;
wire   [29:0] p_Result_27_1_i_i_fu_2083_p4;
wire   [127:0] p_Result_28_1_i_i_fu_2093_p5;
wire   [29:0] p_Result_27_2_i_i_fu_2105_p4;
wire   [127:0] p_Result_28_2_i_i_fu_2115_p5;
wire   [29:0] p_Result_27_3_i_i_fu_2127_p4;
wire   [14:0] tmp_28_cast63_i_i_ca_fu_2165_p1;
wire   [14:0] tmp_29_i_i_fu_2171_p2;
wire   [3:0] remainPix_3_fu_2168_p1;
wire   [2:0] grp_fu_1501_p4;
wire   [3:0] tmp_4_fu_2193_p1;
wire   [10:0] tmp_33_i_i_fu_2208_p2;
wire   [3:0] remainPix_4_fu_2197_p3;
wire   [2:0] tmp_19_fu_2224_p4;
wire   [1:0] tmp_20_fu_2246_p4;
wire   [16:0] y3_cast_i_i_fu_2280_p1;
wire   [11:0] x1_cast_i_i_cast4_fu_2300_p1;
wire   [7:0] tmp_V_30_7_1_trunc_i_fu_2504_p4;
wire   [7:0] tmp_V_30_7_0_trunc_i_fu_2494_p4;
wire   [7:0] tmp_V_30_6_1_trunc_i_fu_2484_p4;
wire   [7:0] tmp_V_30_6_0_trunc_i_fu_2474_p4;
wire   [4:0] tmp_13_fu_2559_p1;
wire   [14:0] tmp_12_cast_i_i_cast_fu_2569_p1;
wire   [14:0] tmp_13_i_i_fu_2572_p2;
wire   [10:0] tmp_18_i_i_fu_2598_p2;
wire   [2:0] remainPix_2_fu_2588_p3;
wire   [1:0] tmp_14_fu_2614_p4;
wire   [11:0] x9_cast_i_i_cast5_fu_2661_p1;
wire   [0:0] grp_fu_1515_p2;
wire   [0:0] grp_fu_1510_p2;
wire   [0:0] grp_fu_1520_p2;
wire   [0:0] tmp_26_fu_2675_p2;
wire   [29:0] p_Result_19_i_i_fu_2731_p4;
wire   [29:0] p_Result_21_i_i_fu_2753_p4;
wire   [127:0] p_Result_20_i_i_fu_2741_p5;
wire   [29:0] p_Result_19_1_i_i_fu_2775_p4;
wire   [127:0] p_Result_22_i_i_fu_2763_p5;
wire   [29:0] p_Result_21_1_i_i_fu_2797_p4;
wire   [127:0] p_Result_20_1_i_i_fu_2785_p5;
wire   [29:0] p_Result_19_2_i_i_fu_2819_p4;
wire   [127:0] p_Result_22_1_i_i_fu_2807_p5;
wire   [29:0] p_Result_21_2_i_i_fu_2841_p4;
wire   [127:0] p_Result_20_2_i_i_fu_2829_p5;
wire   [29:0] p_Result_19_3_i_i_fu_2863_p4;
wire   [127:0] p_Result_22_2_i_i_fu_2851_p5;
wire   [29:0] p_Result_21_3_i_i_fu_2886_p4;
wire   [14:0] widthInPix_cast69_i_s_fu_2939_p1;
wire   [14:0] tmp_7_i_i_fu_2945_p2;
wire   [3:0] remainPix_fu_2942_p1;
wire   [3:0] tmp_3_fu_2967_p1;
wire   [10:0] tmp_11_i_i_fu_2982_p2;
wire   [3:0] remainPix_1_fu_2971_p3;
wire   [2:0] tmp_9_fu_2998_p4;
wire   [1:0] tmp_10_fu_3020_p4;
wire   [16:0] y_cast_i_i_fu_3058_p1;
wire   [11:0] x_cast_i_i_cast6_fu_3078_p1;
wire   [0:0] tmp_31_fu_3092_p2;
wire   [7:0] tmp_V_22_7_1_trunc_i_fu_3450_p4;
wire   [7:0] tmp_V_22_7_0_trunc_i_fu_3430_p4;
wire   [7:0] tmp_V_22_6_1_trunc_i_fu_3410_p4;
wire   [7:0] tmp_V_22_6_0_trunc_i_fu_3390_p4;
wire   [7:0] tmp_V_23_7_1_trunc_i_fu_3460_p4;
wire   [7:0] tmp_V_23_7_0_trunc_i_fu_3440_p4;
wire   [7:0] tmp_V_23_6_1_trunc_i_fu_3420_p4;
wire   [7:0] tmp_V_23_6_0_trunc_i_fu_3400_p4;
reg    grp_fu_1478_ap_start;
wire    grp_fu_1478_ap_done;
reg   [71:0] ap_NS_fsm;
reg    ap_block_pp0_stage0_subdone;
reg    ap_block_pp0_stage1_subdone;
reg    ap_block_pp0_stage3_subdone;
reg    ap_block_pp0_stage4_subdone;
reg    ap_block_pp1_stage0_subdone;
reg    ap_block_pp1_stage1_subdone;
reg    ap_block_pp1_stage3_subdone;
reg    ap_block_pp1_stage4_subdone;
reg    ap_block_pp1_stage5_subdone;
reg    ap_block_pp1_stage6_subdone;
reg    ap_block_pp2_stage0_subdone;
reg    ap_block_pp2_stage1_subdone;
reg    ap_block_pp2_stage3_subdone;
reg    ap_block_pp2_stage4_subdone;
reg    ap_block_pp3_stage0_subdone;
reg    ap_block_pp3_stage1_subdone;
reg    ap_block_pp3_stage3_subdone;
reg    ap_block_pp3_stage4_subdone;
reg    ap_block_pp3_stage5_subdone;
reg    ap_block_pp3_stage6_subdone;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_idle_pp1;
wire    ap_enable_pp1;
reg    ap_idle_pp2;
wire    ap_enable_pp2;
reg    ap_idle_pp3;
wire    ap_enable_pp3;
reg    ap_condition_3685;
reg    ap_condition_3688;
reg    ap_condition_3692;
reg    ap_condition_3695;
reg    ap_condition_3699;
reg    ap_condition_3702;
reg    ap_condition_997;
reg    ap_condition_3709;
reg    ap_condition_3712;
reg    ap_condition_3716;
reg    ap_condition_3719;
reg    ap_condition_3723;
reg    ap_condition_3726;
reg    ap_condition_3730;
reg    ap_condition_3733;
reg    ap_condition_3737;
reg    ap_condition_3740;
reg    ap_condition_1066;
reg    ap_condition_3747;
reg    ap_condition_3750;
reg    ap_condition_3754;
reg    ap_condition_3757;
reg    ap_condition_3761;
reg    ap_condition_3764;
reg    ap_condition_1177;
reg    ap_condition_3771;
reg    ap_condition_3774;
reg    ap_condition_3778;
reg    ap_condition_3781;
reg    ap_condition_3785;
reg    ap_condition_3788;
reg    ap_condition_3792;
reg    ap_condition_3795;
reg    ap_condition_3799;
reg    ap_condition_3802;
reg    ap_condition_1094;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 72'd1;
#0 ap_enable_reg_pp3_iter0 = 1'b0;
#0 ap_enable_reg_pp3_iter1 = 1'b0;
#0 ap_enable_reg_pp2_iter0 = 1'b0;
#0 ap_enable_reg_pp2_iter1 = 1'b0;
#0 ap_enable_reg_pp1_iter0 = 1'b0;
#0 ap_enable_reg_pp1_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
end

design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_urem_12ns_5ns_12_16_seq_1 #(
    .ID( 1 ),
    .NUM_STAGE( 16 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 12 ))
v_frmbuf_wr_urem_12ns_5ns_12_16_seq_1_U34(
    .clk(ap_clk),
    .reset(ap_rst),
    .start(grp_fu_1478_ap_start),
    .done(grp_fu_1478_ap_done),
    .din0(widthInPix_reg_3559),
    .din1(grp_fu_1478_p1),
    .ce(1'b1),
    .dout(grp_fu_1478_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state19) & ((icmp_fu_1741_p2 == 1'd1) | ((tmp_i_i_fu_1747_p2 == 1'd1) | ((icmp1_fu_1769_p2 == 1'd1) | ((tmp_i_i_151_fu_1775_p2 == 1'd1) | ((tmp_6_i_i_fu_1781_p2 == 1'd1) | ((icmp2_fu_1803_p2 == 1'd1) | (((((((exitcond2_i_i_fu_1996_p2 == 1'd1) & (icmp5_fu_1825_p2 == 1'd1)) | ((exitcond6_i_i_fu_1977_p2 == 1'd1) & (icmp5_fu_1825_p2 == 1'd0))) | ((tmp_34_i_i_fu_1865_p2 == 1'd0) & (icmp5_fu_1825_p2 == 1'd0))) | ((tmp_25_i_i_fu_1859_p2 == 1'd1) & (icmp5_fu_1825_p2 == 1'd0))) | ((tmp_21_i_i_fu_1853_p2 == 1'd1) & (icmp5_fu_1825_p2 == 1'd0))) | ((icmp7_fu_1847_p2 == 1'd1) & (icmp5_fu_1825_p2 == 1'd0))))))))))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_condition_pp0_exit_iter0_state22) & (1'b0 == ap_block_pp0_stage2_subdone))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state19) & (tmp_34_i_i_fu_1865_p2 == 1'd1) & (exitcond6_i_i_fu_1977_p2 == 1'd0) & (tmp_25_i_i_fu_1859_p2 == 1'd0) & (tmp_21_i_i_fu_1853_p2 == 1'd0) & (icmp7_fu_1847_p2 == 1'd0) & (icmp5_fu_1825_p2 == 1'd0) & (icmp2_fu_1803_p2 == 1'd0) & (tmp_6_i_i_fu_1781_p2 == 1'd0) & (tmp_i_i_151_fu_1775_p2 == 1'd0) & (icmp1_fu_1769_p2 == 1'd0) & (tmp_i_i_fu_1747_p2 == 1'd0) & (icmp_fu_1741_p2 == 1'd0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_subdone)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone)))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if (((1'b1 == ap_CS_fsm_state19) & (tmp_34_i_i_fu_1865_p2 == 1'd1) & (exitcond6_i_i_fu_1977_p2 == 1'd0) & (tmp_25_i_i_fu_1859_p2 == 1'd0) & (tmp_21_i_i_fu_1853_p2 == 1'd0) & (icmp7_fu_1847_p2 == 1'd0) & (icmp5_fu_1825_p2 == 1'd0) & (icmp2_fu_1803_p2 == 1'd0) & (tmp_6_i_i_fu_1781_p2 == 1'd0) & (tmp_i_i_151_fu_1775_p2 == 1'd0) & (icmp1_fu_1769_p2 == 1'd0) & (tmp_i_i_fu_1747_p2 == 1'd0) & (icmp_fu_1741_p2 == 1'd0))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp1_stage2) & (1'b1 == ap_condition_pp1_exit_iter0_state33) & (1'b0 == ap_block_pp1_stage2_subdone))) begin
            ap_enable_reg_pp1_iter0 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state30) & (exitcond4_i_i_fu_2284_p2 == 1'd0))) begin
            ap_enable_reg_pp1_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter1 <= 1'b0;
    end else begin
        if ((((1'b1 == ap_CS_fsm_pp1_stage7) & (1'b0 == ap_block_pp1_stage7_subdone)) | ((1'b1 == ap_CS_fsm_pp1_stage2) & (1'b0 == ap_block_pp1_stage2_subdone)))) begin
            ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
        end else if (((1'b1 == ap_CS_fsm_state30) & (exitcond4_i_i_fu_2284_p2 == 1'd0))) begin
            ap_enable_reg_pp1_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp2_stage2) & (1'b1 == ap_condition_pp2_exit_iter0_state61) & (1'b0 == ap_block_pp2_stage2_subdone))) begin
            ap_enable_reg_pp2_iter0 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state19) & (icmp5_fu_1825_p2 == 1'd1) & (exitcond2_i_i_fu_1996_p2 == 1'd0) & (icmp2_fu_1803_p2 == 1'd0) & (tmp_6_i_i_fu_1781_p2 == 1'd0) & (tmp_i_i_151_fu_1775_p2 == 1'd0) & (icmp1_fu_1769_p2 == 1'd0) & (tmp_i_i_fu_1747_p2 == 1'd0) & (icmp_fu_1741_p2 == 1'd0))) begin
            ap_enable_reg_pp2_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter1 <= 1'b0;
    end else begin
        if ((((1'b1 == ap_CS_fsm_pp2_stage5) & (1'b0 == ap_block_pp2_stage5_subdone)) | ((1'b1 == ap_CS_fsm_pp2_stage2) & (1'b0 == ap_block_pp2_stage2_subdone)))) begin
            ap_enable_reg_pp2_iter1 <= ap_enable_reg_pp2_iter0;
        end else if (((1'b1 == ap_CS_fsm_state19) & (icmp5_fu_1825_p2 == 1'd1) & (exitcond2_i_i_fu_1996_p2 == 1'd0) & (icmp2_fu_1803_p2 == 1'd0) & (tmp_6_i_i_fu_1781_p2 == 1'd0) & (tmp_i_i_151_fu_1775_p2 == 1'd0) & (icmp1_fu_1769_p2 == 1'd0) & (tmp_i_i_fu_1747_p2 == 1'd0) & (icmp_fu_1741_p2 == 1'd0))) begin
            ap_enable_reg_pp2_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp3_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp3_stage2) & (1'b1 == ap_condition_pp3_exit_iter0_state72) & (1'b0 == ap_block_pp3_stage2_subdone))) begin
            ap_enable_reg_pp3_iter0 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state69) & (exitcond1_i_i_fu_3062_p2 == 1'd0))) begin
            ap_enable_reg_pp3_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp3_iter1 <= 1'b0;
    end else begin
        if ((((1'b1 == ap_CS_fsm_pp3_stage7) & (1'b0 == ap_block_pp3_stage7_subdone)) | ((1'b1 == ap_CS_fsm_pp3_stage2) & (1'b0 == ap_block_pp3_stage2_subdone)))) begin
            ap_enable_reg_pp3_iter1 <= ap_enable_reg_pp3_iter0;
        end else if (((1'b1 == ap_CS_fsm_state69) & (exitcond1_i_i_fu_3062_p2 == 1'd0))) begin
            ap_enable_reg_pp3_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (exitcond_reg_3706 == 1'd0))) begin
        if ((1'b1 == ap_condition_3688)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_0_29_i_i_reg_542 <= pix_val_0_V_4_fu_372;
        end else if ((1'b1 == ap_condition_3685)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_0_29_i_i_reg_542 <= StrmMPix_V_val_0_V_dout;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (exitcond_reg_3706 == 1'd0))) begin
        if ((1'b1 == ap_condition_3695)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_0_30_i_i_reg_563 <= ap_phi_reg_pp0_iter0_pix_val_V_0_29_i_i_reg_542;
        end else if ((1'b1 == ap_condition_3692)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_0_30_i_i_reg_563 <= StrmMPix_V_val_0_V_dout;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (exitcond_reg_3706 == 1'd0))) begin
        if ((1'b1 == ap_condition_3702)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_0_31_i_i_reg_585 <= ap_phi_reg_pp0_iter0_pix_val_V_0_30_i_i_reg_563;
        end else if ((1'b1 == ap_condition_3699)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_0_31_i_i_reg_585 <= StrmMPix_V_val_0_V_dout;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (exitcond_reg_3706 == 1'd0))) begin
        if ((1'b1 == ap_condition_3688)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_3_29_i_i_reg_532 <= pix_val_3_V_4_fu_376;
        end else if ((1'b1 == ap_condition_3685)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_3_29_i_i_reg_532 <= StrmMPix_V_val_3_V_dout;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (exitcond_reg_3706 == 1'd0))) begin
        if ((1'b1 == ap_condition_3695)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_3_30_i_i_reg_552 <= ap_phi_reg_pp0_iter0_pix_val_V_3_29_i_i_reg_532;
        end else if ((1'b1 == ap_condition_3692)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_3_30_i_i_reg_552 <= StrmMPix_V_val_3_V_dout;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (exitcond_reg_3706 == 1'd0))) begin
        if ((1'b1 == ap_condition_3702)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_3_31_i_i_reg_574 <= ap_phi_reg_pp0_iter0_pix_val_V_3_30_i_i_reg_552;
        end else if ((1'b1 == ap_condition_3699)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_3_31_i_i_reg_574 <= StrmMPix_V_val_3_V_dout;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_997)) begin
        if (((or_cond3_3_i_i_reg_3746 == 1'd0) & (exitcond_reg_3706 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_pix_val_V_0_32_i_i_reg_607 <= ap_phi_reg_pp0_iter0_pix_val_V_0_31_i_i_reg_585;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_pix_val_V_0_32_i_i_reg_607 <= ap_phi_reg_pp0_iter0_pix_val_V_0_32_i_i_reg_607;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (or_cond3_4_i_i_reg_3750 == 1'd0) & (exitcond_reg_3706 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter1_pix_val_V_0_33_i_i_reg_628 <= ap_phi_reg_pp0_iter1_pix_val_V_0_32_i_i_reg_607;
    end else if (((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (or_cond3_4_i_i_reg_3750 == 1'd1) & (exitcond_reg_3706 == 1'd0))) begin
        ap_phi_reg_pp0_iter1_pix_val_V_0_33_i_i_reg_628 <= StrmMPix_V_val_0_V_dout;
    end else if (((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        ap_phi_reg_pp0_iter1_pix_val_V_0_33_i_i_reg_628 <= ap_phi_reg_pp0_iter0_pix_val_V_0_33_i_i_reg_628;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (or_cond3_5_i_i_reg_3754 == 1'd1) & (exitcond_reg_3706 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter1_pix_val_V_0_34_i_i_reg_648 <= StrmMPix_V_val_0_V_dout;
    end else if (((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        ap_phi_reg_pp0_iter1_pix_val_V_0_34_i_i_reg_648 <= ap_phi_reg_pp0_iter0_pix_val_V_0_34_i_i_reg_648;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_997)) begin
        if (((or_cond3_3_i_i_reg_3746 == 1'd0) & (exitcond_reg_3706 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_pix_val_V_3_32_i_i_reg_596 <= ap_phi_reg_pp0_iter0_pix_val_V_3_31_i_i_reg_574;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_pix_val_V_3_32_i_i_reg_596 <= ap_phi_reg_pp0_iter0_pix_val_V_3_32_i_i_reg_596;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (or_cond3_4_i_i_reg_3750 == 1'd0) & (exitcond_reg_3706 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter1_pix_val_V_3_33_i_i_reg_618 <= ap_phi_reg_pp0_iter1_pix_val_V_3_32_i_i_reg_596;
    end else if (((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (or_cond3_4_i_i_reg_3750 == 1'd1) & (exitcond_reg_3706 == 1'd0))) begin
        ap_phi_reg_pp0_iter1_pix_val_V_3_33_i_i_reg_618 <= StrmMPix_V_val_3_V_dout;
    end else if (((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        ap_phi_reg_pp0_iter1_pix_val_V_3_33_i_i_reg_618 <= ap_phi_reg_pp0_iter0_pix_val_V_3_33_i_i_reg_618;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (or_cond3_5_i_i_reg_3754 == 1'd1) & (exitcond_reg_3706 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter1_pix_val_V_3_34_i_i_reg_638 <= StrmMPix_V_val_3_V_dout;
    end else if (((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        ap_phi_reg_pp0_iter1_pix_val_V_3_34_i_i_reg_638 <= ap_phi_reg_pp0_iter0_pix_val_V_3_34_i_i_reg_638;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b1) & (exitcond1_reg_3834 == 1'd0))) begin
        if ((1'b1 == ap_condition_3712)) begin
            ap_phi_reg_pp1_iter0_pix_val_V_0_20_i_i_reg_691 <= pix_val_0_V_2_fu_380;
        end else if ((1'b1 == ap_condition_3709)) begin
            ap_phi_reg_pp1_iter0_pix_val_V_0_20_i_i_reg_691 <= StrmMPix_V_val_0_V_dout;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b1) & (exitcond1_reg_3834 == 1'd0))) begin
        if ((1'b1 == ap_condition_3719)) begin
            ap_phi_reg_pp1_iter0_pix_val_V_0_21_i_i_reg_712 <= ap_phi_reg_pp1_iter0_pix_val_V_0_20_i_i_reg_691;
        end else if ((1'b1 == ap_condition_3716)) begin
            ap_phi_reg_pp1_iter0_pix_val_V_0_21_i_i_reg_712 <= StrmMPix_V_val_0_V_dout;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b1) & (exitcond1_reg_3834 == 1'd0))) begin
        if ((1'b1 == ap_condition_3726)) begin
            ap_phi_reg_pp1_iter0_pix_val_V_0_22_i_i_reg_734 <= ap_phi_reg_pp1_iter0_pix_val_V_0_21_i_i_reg_712;
        end else if ((1'b1 == ap_condition_3723)) begin
            ap_phi_reg_pp1_iter0_pix_val_V_0_22_i_i_reg_734 <= StrmMPix_V_val_0_V_dout;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b1) & (exitcond1_reg_3834 == 1'd0))) begin
        if ((1'b1 == ap_condition_3733)) begin
            ap_phi_reg_pp1_iter0_pix_val_V_0_23_i_i_reg_756 <= ap_phi_reg_pp1_iter0_pix_val_V_0_22_i_i_reg_734;
        end else if ((1'b1 == ap_condition_3730)) begin
            ap_phi_reg_pp1_iter0_pix_val_V_0_23_i_i_reg_756 <= StrmMPix_V_val_0_V_dout;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b1) & (exitcond1_reg_3834 == 1'd0))) begin
        if ((1'b1 == ap_condition_3740)) begin
            ap_phi_reg_pp1_iter0_pix_val_V_0_24_i_i_reg_778 <= ap_phi_reg_pp1_iter0_pix_val_V_0_23_i_i_reg_756;
        end else if ((1'b1 == ap_condition_3737)) begin
            ap_phi_reg_pp1_iter0_pix_val_V_0_24_i_i_reg_778 <= StrmMPix_V_val_0_V_dout;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b1) & (exitcond1_reg_3834 == 1'd0))) begin
        if ((1'b1 == ap_condition_3712)) begin
            ap_phi_reg_pp1_iter0_pix_val_V_3_20_i_i_reg_681 <= pix_val_3_V_2_fu_384;
        end else if ((1'b1 == ap_condition_3709)) begin
            ap_phi_reg_pp1_iter0_pix_val_V_3_20_i_i_reg_681 <= StrmMPix_V_val_3_V_dout;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b1) & (exitcond1_reg_3834 == 1'd0))) begin
        if ((1'b1 == ap_condition_3719)) begin
            ap_phi_reg_pp1_iter0_pix_val_V_3_21_i_i_reg_701 <= ap_phi_reg_pp1_iter0_pix_val_V_3_20_i_i_reg_681;
        end else if ((1'b1 == ap_condition_3716)) begin
            ap_phi_reg_pp1_iter0_pix_val_V_3_21_i_i_reg_701 <= StrmMPix_V_val_3_V_dout;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b1) & (exitcond1_reg_3834 == 1'd0))) begin
        if ((1'b1 == ap_condition_3726)) begin
            ap_phi_reg_pp1_iter0_pix_val_V_3_22_i_i_reg_723 <= ap_phi_reg_pp1_iter0_pix_val_V_3_21_i_i_reg_701;
        end else if ((1'b1 == ap_condition_3723)) begin
            ap_phi_reg_pp1_iter0_pix_val_V_3_22_i_i_reg_723 <= StrmMPix_V_val_3_V_dout;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b1) & (exitcond1_reg_3834 == 1'd0))) begin
        if ((1'b1 == ap_condition_3733)) begin
            ap_phi_reg_pp1_iter0_pix_val_V_3_23_i_i_reg_745 <= ap_phi_reg_pp1_iter0_pix_val_V_3_22_i_i_reg_723;
        end else if ((1'b1 == ap_condition_3730)) begin
            ap_phi_reg_pp1_iter0_pix_val_V_3_23_i_i_reg_745 <= StrmMPix_V_val_3_V_dout;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b1) & (exitcond1_reg_3834 == 1'd0))) begin
        if ((1'b1 == ap_condition_3740)) begin
            ap_phi_reg_pp1_iter0_pix_val_V_3_24_i_i_reg_767 <= ap_phi_reg_pp1_iter0_pix_val_V_3_23_i_i_reg_745;
        end else if ((1'b1 == ap_condition_3737)) begin
            ap_phi_reg_pp1_iter0_pix_val_V_3_24_i_i_reg_767 <= StrmMPix_V_val_3_V_dout;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1066)) begin
        if (((or_cond2_5_i_i_reg_3914 == 1'd0) & (exitcond1_reg_3834 == 1'd0))) begin
            ap_phi_reg_pp1_iter1_pix_val_V_0_25_i_i_reg_800 <= ap_phi_reg_pp1_iter0_pix_val_V_0_24_i_i_reg_778;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter1_pix_val_V_0_25_i_i_reg_800 <= ap_phi_reg_pp1_iter0_pix_val_V_0_25_i_i_reg_800;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (or_cond2_6_i_i_reg_3928 == 1'd0) & (exitcond1_reg_3834 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ap_phi_reg_pp1_iter1_pix_val_V_0_26_i_i_reg_821 <= ap_phi_reg_pp1_iter1_pix_val_V_0_25_i_i_reg_800;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage7) & (ap_enable_reg_pp1_iter0 == 1'b1) & (or_cond2_6_i_i_reg_3928 == 1'd1) & (exitcond1_reg_3834 == 1'd0) & (1'b0 == ap_block_pp1_stage7_11001))) begin
        ap_phi_reg_pp1_iter1_pix_val_V_0_26_i_i_reg_821 <= StrmMPix_V_val_0_V_dout;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage7) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage7_11001))) begin
        ap_phi_reg_pp1_iter1_pix_val_V_0_26_i_i_reg_821 <= ap_phi_reg_pp1_iter0_pix_val_V_0_26_i_i_reg_821;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (or_cond2_7_i_i_reg_3932 == 1'd1) & (exitcond1_reg_3834 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ap_phi_reg_pp1_iter1_pix_val_V_0_27_i_i_reg_841 <= StrmMPix_V_val_0_V_dout;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage7) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage7_11001))) begin
        ap_phi_reg_pp1_iter1_pix_val_V_0_27_i_i_reg_841 <= ap_phi_reg_pp1_iter0_pix_val_V_0_27_i_i_reg_841;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1066)) begin
        if (((or_cond2_5_i_i_reg_3914 == 1'd0) & (exitcond1_reg_3834 == 1'd0))) begin
            ap_phi_reg_pp1_iter1_pix_val_V_3_25_i_i_reg_789 <= ap_phi_reg_pp1_iter0_pix_val_V_3_24_i_i_reg_767;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter1_pix_val_V_3_25_i_i_reg_789 <= ap_phi_reg_pp1_iter0_pix_val_V_3_25_i_i_reg_789;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (or_cond2_6_i_i_reg_3928 == 1'd0) & (exitcond1_reg_3834 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ap_phi_reg_pp1_iter1_pix_val_V_3_26_i_i_reg_811 <= ap_phi_reg_pp1_iter1_pix_val_V_3_25_i_i_reg_789;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage7) & (ap_enable_reg_pp1_iter0 == 1'b1) & (or_cond2_6_i_i_reg_3928 == 1'd1) & (exitcond1_reg_3834 == 1'd0) & (1'b0 == ap_block_pp1_stage7_11001))) begin
        ap_phi_reg_pp1_iter1_pix_val_V_3_26_i_i_reg_811 <= StrmMPix_V_val_3_V_dout;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage7) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage7_11001))) begin
        ap_phi_reg_pp1_iter1_pix_val_V_3_26_i_i_reg_811 <= ap_phi_reg_pp1_iter0_pix_val_V_3_26_i_i_reg_811;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (or_cond2_7_i_i_reg_3932 == 1'd1) & (exitcond1_reg_3834 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ap_phi_reg_pp1_iter1_pix_val_V_3_27_i_i_reg_831 <= StrmMPix_V_val_3_V_dout;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage7) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage7_11001))) begin
        ap_phi_reg_pp1_iter1_pix_val_V_3_27_i_i_reg_831 <= ap_phi_reg_pp1_iter0_pix_val_V_3_27_i_i_reg_831;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b1) & (exitcond2_reg_4044 == 1'd0))) begin
        if ((1'b1 == ap_condition_3750)) begin
            ap_phi_reg_pp2_iter0_pix_val_V_0_12_i_i_reg_893 <= pix_val_0_V_1_fu_396;
        end else if ((1'b1 == ap_condition_3747)) begin
            ap_phi_reg_pp2_iter0_pix_val_V_0_12_i_i_reg_893 <= StrmMPix_V_val_0_V_dout;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b1) & (exitcond2_reg_4044 == 1'd0))) begin
        if ((1'b1 == ap_condition_3757)) begin
            ap_phi_reg_pp2_iter0_pix_val_V_0_13_i_i_reg_936 <= ap_phi_reg_pp2_iter0_pix_val_V_0_12_i_i_reg_893;
        end else if ((1'b1 == ap_condition_3754)) begin
            ap_phi_reg_pp2_iter0_pix_val_V_0_13_i_i_reg_936 <= StrmMPix_V_val_0_V_dout;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b1) & (exitcond2_reg_4044 == 1'd0))) begin
        if ((1'b1 == ap_condition_3764)) begin
            ap_phi_reg_pp2_iter0_pix_val_V_0_14_i_i_reg_980 <= ap_phi_reg_pp2_iter0_pix_val_V_0_13_i_i_reg_936;
        end else if ((1'b1 == ap_condition_3761)) begin
            ap_phi_reg_pp2_iter0_pix_val_V_0_14_i_i_reg_980 <= StrmMPix_V_val_0_V_dout;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b1) & (exitcond2_reg_4044 == 1'd0))) begin
        if ((1'b1 == ap_condition_3750)) begin
            ap_phi_reg_pp2_iter0_pix_val_V_1_11_i_i_reg_883 <= pix_val_1_V_1_fu_400;
        end else if ((1'b1 == ap_condition_3747)) begin
            ap_phi_reg_pp2_iter0_pix_val_V_1_11_i_i_reg_883 <= StrmMPix_V_val_1_V_dout;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b1) & (exitcond2_reg_4044 == 1'd0))) begin
        if ((1'b1 == ap_condition_3757)) begin
            ap_phi_reg_pp2_iter0_pix_val_V_1_12_i_i_reg_925 <= ap_phi_reg_pp2_iter0_pix_val_V_1_11_i_i_reg_883;
        end else if ((1'b1 == ap_condition_3754)) begin
            ap_phi_reg_pp2_iter0_pix_val_V_1_12_i_i_reg_925 <= StrmMPix_V_val_1_V_dout;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b1) & (exitcond2_reg_4044 == 1'd0))) begin
        if ((1'b1 == ap_condition_3764)) begin
            ap_phi_reg_pp2_iter0_pix_val_V_1_13_i_i_reg_969 <= ap_phi_reg_pp2_iter0_pix_val_V_1_12_i_i_reg_925;
        end else if ((1'b1 == ap_condition_3761)) begin
            ap_phi_reg_pp2_iter0_pix_val_V_1_13_i_i_reg_969 <= StrmMPix_V_val_1_V_dout;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b1) & (exitcond2_reg_4044 == 1'd0))) begin
        if ((1'b1 == ap_condition_3750)) begin
            ap_phi_reg_pp2_iter0_pix_val_V_3_12_i_i_reg_873 <= pix_val_3_V_1_fu_404;
        end else if ((1'b1 == ap_condition_3747)) begin
            ap_phi_reg_pp2_iter0_pix_val_V_3_12_i_i_reg_873 <= StrmMPix_V_val_3_V_dout;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b1) & (exitcond2_reg_4044 == 1'd0))) begin
        if ((1'b1 == ap_condition_3757)) begin
            ap_phi_reg_pp2_iter0_pix_val_V_3_13_i_i_reg_914 <= ap_phi_reg_pp2_iter0_pix_val_V_3_12_i_i_reg_873;
        end else if ((1'b1 == ap_condition_3754)) begin
            ap_phi_reg_pp2_iter0_pix_val_V_3_13_i_i_reg_914 <= StrmMPix_V_val_3_V_dout;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b1) & (exitcond2_reg_4044 == 1'd0))) begin
        if ((1'b1 == ap_condition_3764)) begin
            ap_phi_reg_pp2_iter0_pix_val_V_3_14_i_i_reg_958 <= ap_phi_reg_pp2_iter0_pix_val_V_3_13_i_i_reg_914;
        end else if ((1'b1 == ap_condition_3761)) begin
            ap_phi_reg_pp2_iter0_pix_val_V_3_14_i_i_reg_958 <= StrmMPix_V_val_3_V_dout;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b1) & (exitcond2_reg_4044 == 1'd0))) begin
        if ((1'b1 == ap_condition_3750)) begin
            ap_phi_reg_pp2_iter0_pix_val_V_4_11_i_i_reg_863 <= pix_val_4_V_1_fu_408;
        end else if ((1'b1 == ap_condition_3747)) begin
            ap_phi_reg_pp2_iter0_pix_val_V_4_11_i_i_reg_863 <= StrmMPix_V_val_4_V_dout;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b1) & (exitcond2_reg_4044 == 1'd0))) begin
        if ((1'b1 == ap_condition_3757)) begin
            ap_phi_reg_pp2_iter0_pix_val_V_4_12_i_i_reg_903 <= ap_phi_reg_pp2_iter0_pix_val_V_4_11_i_i_reg_863;
        end else if ((1'b1 == ap_condition_3754)) begin
            ap_phi_reg_pp2_iter0_pix_val_V_4_12_i_i_reg_903 <= StrmMPix_V_val_4_V_dout;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b1) & (exitcond2_reg_4044 == 1'd0))) begin
        if ((1'b1 == ap_condition_3764)) begin
            ap_phi_reg_pp2_iter0_pix_val_V_4_13_i_i_reg_947 <= ap_phi_reg_pp2_iter0_pix_val_V_4_12_i_i_reg_903;
        end else if ((1'b1 == ap_condition_3761)) begin
            ap_phi_reg_pp2_iter0_pix_val_V_4_13_i_i_reg_947 <= StrmMPix_V_val_4_V_dout;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1177)) begin
        if (((or_cond1_3_i_i_reg_4108 == 1'd0) & (exitcond2_reg_4044 == 1'd0))) begin
            ap_phi_reg_pp2_iter1_pix_val_V_0_15_i_i_reg_1024 <= ap_phi_reg_pp2_iter0_pix_val_V_0_14_i_i_reg_980;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp2_iter1_pix_val_V_0_15_i_i_reg_1024 <= ap_phi_reg_pp2_iter0_pix_val_V_0_15_i_i_reg_1024;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (or_cond1_4_i_i_reg_4122 == 1'd0) & (exitcond2_reg_4044 == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        ap_phi_reg_pp2_iter1_pix_val_V_0_16_i_i_reg_1065 <= ap_phi_reg_pp2_iter1_pix_val_V_0_15_i_i_reg_1024;
    end else if (((1'b1 == ap_CS_fsm_pp2_stage5) & (ap_enable_reg_pp2_iter0 == 1'b1) & (or_cond1_4_i_i_reg_4122 == 1'd1) & (exitcond2_reg_4044 == 1'd0) & (1'b0 == ap_block_pp2_stage5_11001))) begin
        ap_phi_reg_pp2_iter1_pix_val_V_0_16_i_i_reg_1065 <= StrmMPix_V_val_0_V_dout;
    end else if (((1'b1 == ap_CS_fsm_pp2_stage5) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage5_11001))) begin
        ap_phi_reg_pp2_iter1_pix_val_V_0_16_i_i_reg_1065 <= ap_phi_reg_pp2_iter0_pix_val_V_0_16_i_i_reg_1065;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (or_cond1_5_i_i_reg_4126 == 1'd1) & (exitcond2_reg_4044 == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        ap_phi_reg_pp2_iter1_pix_val_V_0_17_i_i_reg_1105 <= StrmMPix_V_val_0_V_dout;
    end else if (((1'b1 == ap_CS_fsm_pp2_stage5) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage5_11001))) begin
        ap_phi_reg_pp2_iter1_pix_val_V_0_17_i_i_reg_1105 <= ap_phi_reg_pp2_iter0_pix_val_V_0_17_i_i_reg_1105;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1177)) begin
        if (((or_cond1_3_i_i_reg_4108 == 1'd0) & (exitcond2_reg_4044 == 1'd0))) begin
            ap_phi_reg_pp2_iter1_pix_val_V_1_14_i_i_reg_1013 <= ap_phi_reg_pp2_iter0_pix_val_V_1_13_i_i_reg_969;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp2_iter1_pix_val_V_1_14_i_i_reg_1013 <= ap_phi_reg_pp2_iter0_pix_val_V_1_14_i_i_reg_1013;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (or_cond1_4_i_i_reg_4122 == 1'd0) & (exitcond2_reg_4044 == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        ap_phi_reg_pp2_iter1_pix_val_V_1_15_i_i_reg_1055 <= ap_phi_reg_pp2_iter1_pix_val_V_1_14_i_i_reg_1013;
    end else if (((1'b1 == ap_CS_fsm_pp2_stage5) & (ap_enable_reg_pp2_iter0 == 1'b1) & (or_cond1_4_i_i_reg_4122 == 1'd1) & (exitcond2_reg_4044 == 1'd0) & (1'b0 == ap_block_pp2_stage5_11001))) begin
        ap_phi_reg_pp2_iter1_pix_val_V_1_15_i_i_reg_1055 <= StrmMPix_V_val_1_V_dout;
    end else if (((1'b1 == ap_CS_fsm_pp2_stage5) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage5_11001))) begin
        ap_phi_reg_pp2_iter1_pix_val_V_1_15_i_i_reg_1055 <= ap_phi_reg_pp2_iter0_pix_val_V_1_15_i_i_reg_1055;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (or_cond1_5_i_i_reg_4126 == 1'd1) & (exitcond2_reg_4044 == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        ap_phi_reg_pp2_iter1_pix_val_V_1_16_i_i_reg_1095 <= StrmMPix_V_val_1_V_dout;
    end else if (((1'b1 == ap_CS_fsm_pp2_stage5) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage5_11001))) begin
        ap_phi_reg_pp2_iter1_pix_val_V_1_16_i_i_reg_1095 <= ap_phi_reg_pp2_iter0_pix_val_V_1_16_i_i_reg_1095;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1177)) begin
        if (((or_cond1_3_i_i_reg_4108 == 1'd0) & (exitcond2_reg_4044 == 1'd0))) begin
            ap_phi_reg_pp2_iter1_pix_val_V_3_15_i_i_reg_1002 <= ap_phi_reg_pp2_iter0_pix_val_V_3_14_i_i_reg_958;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp2_iter1_pix_val_V_3_15_i_i_reg_1002 <= ap_phi_reg_pp2_iter0_pix_val_V_3_15_i_i_reg_1002;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (or_cond1_4_i_i_reg_4122 == 1'd0) & (exitcond2_reg_4044 == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        ap_phi_reg_pp2_iter1_pix_val_V_3_16_i_i_reg_1045 <= ap_phi_reg_pp2_iter1_pix_val_V_3_15_i_i_reg_1002;
    end else if (((1'b1 == ap_CS_fsm_pp2_stage5) & (ap_enable_reg_pp2_iter0 == 1'b1) & (or_cond1_4_i_i_reg_4122 == 1'd1) & (exitcond2_reg_4044 == 1'd0) & (1'b0 == ap_block_pp2_stage5_11001))) begin
        ap_phi_reg_pp2_iter1_pix_val_V_3_16_i_i_reg_1045 <= StrmMPix_V_val_3_V_dout;
    end else if (((1'b1 == ap_CS_fsm_pp2_stage5) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage5_11001))) begin
        ap_phi_reg_pp2_iter1_pix_val_V_3_16_i_i_reg_1045 <= ap_phi_reg_pp2_iter0_pix_val_V_3_16_i_i_reg_1045;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (or_cond1_5_i_i_reg_4126 == 1'd1) & (exitcond2_reg_4044 == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        ap_phi_reg_pp2_iter1_pix_val_V_3_17_i_i_reg_1085 <= StrmMPix_V_val_3_V_dout;
    end else if (((1'b1 == ap_CS_fsm_pp2_stage5) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage5_11001))) begin
        ap_phi_reg_pp2_iter1_pix_val_V_3_17_i_i_reg_1085 <= ap_phi_reg_pp2_iter0_pix_val_V_3_17_i_i_reg_1085;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1177)) begin
        if (((or_cond1_3_i_i_reg_4108 == 1'd0) & (exitcond2_reg_4044 == 1'd0))) begin
            ap_phi_reg_pp2_iter1_pix_val_V_4_14_i_i_reg_991 <= ap_phi_reg_pp2_iter0_pix_val_V_4_13_i_i_reg_947;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp2_iter1_pix_val_V_4_14_i_i_reg_991 <= ap_phi_reg_pp2_iter0_pix_val_V_4_14_i_i_reg_991;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (or_cond1_4_i_i_reg_4122 == 1'd0) & (exitcond2_reg_4044 == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        ap_phi_reg_pp2_iter1_pix_val_V_4_15_i_i_reg_1035 <= ap_phi_reg_pp2_iter1_pix_val_V_4_14_i_i_reg_991;
    end else if (((1'b1 == ap_CS_fsm_pp2_stage5) & (ap_enable_reg_pp2_iter0 == 1'b1) & (or_cond1_4_i_i_reg_4122 == 1'd1) & (exitcond2_reg_4044 == 1'd0) & (1'b0 == ap_block_pp2_stage5_11001))) begin
        ap_phi_reg_pp2_iter1_pix_val_V_4_15_i_i_reg_1035 <= StrmMPix_V_val_4_V_dout;
    end else if (((1'b1 == ap_CS_fsm_pp2_stage5) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage5_11001))) begin
        ap_phi_reg_pp2_iter1_pix_val_V_4_15_i_i_reg_1035 <= ap_phi_reg_pp2_iter0_pix_val_V_4_15_i_i_reg_1035;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (or_cond1_5_i_i_reg_4126 == 1'd1) & (exitcond2_reg_4044 == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        ap_phi_reg_pp2_iter1_pix_val_V_4_16_i_i_reg_1075 <= StrmMPix_V_val_4_V_dout;
    end else if (((1'b1 == ap_CS_fsm_pp2_stage5) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage5_11001))) begin
        ap_phi_reg_pp2_iter1_pix_val_V_4_16_i_i_reg_1075 <= ap_phi_reg_pp2_iter0_pix_val_V_4_16_i_i_reg_1075;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp3_iter0 == 1'b1) & (exitcond3_reg_4242 == 1'd0))) begin
        if ((1'b1 == ap_condition_3774)) begin
            ap_phi_reg_pp3_iter0_pix_val_V_0_2_i_i_reg_1168 <= pix_val_0_V_fu_412;
        end else if ((1'b1 == ap_condition_3771)) begin
            ap_phi_reg_pp3_iter0_pix_val_V_0_2_i_i_reg_1168 <= StrmMPix_V_val_0_V_dout;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp3_iter0 == 1'b1) & (exitcond3_reg_4242 == 1'd0))) begin
        if ((1'b1 == ap_condition_3781)) begin
            ap_phi_reg_pp3_iter0_pix_val_V_0_3_i_i_reg_1211 <= ap_phi_reg_pp3_iter0_pix_val_V_0_2_i_i_reg_1168;
        end else if ((1'b1 == ap_condition_3778)) begin
            ap_phi_reg_pp3_iter0_pix_val_V_0_3_i_i_reg_1211 <= StrmMPix_V_val_0_V_dout;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp3_iter0 == 1'b1) & (exitcond3_reg_4242 == 1'd0))) begin
        if ((1'b1 == ap_condition_3788)) begin
            ap_phi_reg_pp3_iter0_pix_val_V_0_4_i_i_reg_1255 <= ap_phi_reg_pp3_iter0_pix_val_V_0_3_i_i_reg_1211;
        end else if ((1'b1 == ap_condition_3785)) begin
            ap_phi_reg_pp3_iter0_pix_val_V_0_4_i_i_reg_1255 <= StrmMPix_V_val_0_V_dout;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp3_iter0 == 1'b1) & (exitcond3_reg_4242 == 1'd0))) begin
        if ((1'b1 == ap_condition_3795)) begin
            ap_phi_reg_pp3_iter0_pix_val_V_0_5_i_i_reg_1299 <= ap_phi_reg_pp3_iter0_pix_val_V_0_4_i_i_reg_1255;
        end else if ((1'b1 == ap_condition_3792)) begin
            ap_phi_reg_pp3_iter0_pix_val_V_0_5_i_i_reg_1299 <= StrmMPix_V_val_0_V_dout;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp3_iter0 == 1'b1) & (exitcond3_reg_4242 == 1'd0))) begin
        if ((1'b1 == ap_condition_3802)) begin
            ap_phi_reg_pp3_iter0_pix_val_V_0_6_i_i_reg_1343 <= ap_phi_reg_pp3_iter0_pix_val_V_0_5_i_i_reg_1299;
        end else if ((1'b1 == ap_condition_3799)) begin
            ap_phi_reg_pp3_iter0_pix_val_V_0_6_i_i_reg_1343 <= StrmMPix_V_val_0_V_dout;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp3_iter0 == 1'b1) & (exitcond3_reg_4242 == 1'd0))) begin
        if ((1'b1 == ap_condition_3774)) begin
            ap_phi_reg_pp3_iter0_pix_val_V_1_2_i_i_reg_1158 <= pix_val_1_V_fu_416;
        end else if ((1'b1 == ap_condition_3771)) begin
            ap_phi_reg_pp3_iter0_pix_val_V_1_2_i_i_reg_1158 <= StrmMPix_V_val_1_V_dout;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp3_iter0 == 1'b1) & (exitcond3_reg_4242 == 1'd0))) begin
        if ((1'b1 == ap_condition_3781)) begin
            ap_phi_reg_pp3_iter0_pix_val_V_1_3_i_i_reg_1200 <= ap_phi_reg_pp3_iter0_pix_val_V_1_2_i_i_reg_1158;
        end else if ((1'b1 == ap_condition_3778)) begin
            ap_phi_reg_pp3_iter0_pix_val_V_1_3_i_i_reg_1200 <= StrmMPix_V_val_1_V_dout;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp3_iter0 == 1'b1) & (exitcond3_reg_4242 == 1'd0))) begin
        if ((1'b1 == ap_condition_3788)) begin
            ap_phi_reg_pp3_iter0_pix_val_V_1_4_i_i_reg_1244 <= ap_phi_reg_pp3_iter0_pix_val_V_1_3_i_i_reg_1200;
        end else if ((1'b1 == ap_condition_3785)) begin
            ap_phi_reg_pp3_iter0_pix_val_V_1_4_i_i_reg_1244 <= StrmMPix_V_val_1_V_dout;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp3_iter0 == 1'b1) & (exitcond3_reg_4242 == 1'd0))) begin
        if ((1'b1 == ap_condition_3795)) begin
            ap_phi_reg_pp3_iter0_pix_val_V_1_5_i_i_reg_1288 <= ap_phi_reg_pp3_iter0_pix_val_V_1_4_i_i_reg_1244;
        end else if ((1'b1 == ap_condition_3792)) begin
            ap_phi_reg_pp3_iter0_pix_val_V_1_5_i_i_reg_1288 <= StrmMPix_V_val_1_V_dout;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp3_iter0 == 1'b1) & (exitcond3_reg_4242 == 1'd0))) begin
        if ((1'b1 == ap_condition_3802)) begin
            ap_phi_reg_pp3_iter0_pix_val_V_1_6_i_i_reg_1332 <= ap_phi_reg_pp3_iter0_pix_val_V_1_5_i_i_reg_1288;
        end else if ((1'b1 == ap_condition_3799)) begin
            ap_phi_reg_pp3_iter0_pix_val_V_1_6_i_i_reg_1332 <= StrmMPix_V_val_1_V_dout;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp3_iter0 == 1'b1) & (exitcond3_reg_4242 == 1'd0))) begin
        if ((1'b1 == ap_condition_3774)) begin
            ap_phi_reg_pp3_iter0_pix_val_V_3_2_i_i_reg_1148 <= pix_val_3_V_fu_420;
        end else if ((1'b1 == ap_condition_3771)) begin
            ap_phi_reg_pp3_iter0_pix_val_V_3_2_i_i_reg_1148 <= StrmMPix_V_val_3_V_dout;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp3_iter0 == 1'b1) & (exitcond3_reg_4242 == 1'd0))) begin
        if ((1'b1 == ap_condition_3781)) begin
            ap_phi_reg_pp3_iter0_pix_val_V_3_3_i_i_reg_1189 <= ap_phi_reg_pp3_iter0_pix_val_V_3_2_i_i_reg_1148;
        end else if ((1'b1 == ap_condition_3778)) begin
            ap_phi_reg_pp3_iter0_pix_val_V_3_3_i_i_reg_1189 <= StrmMPix_V_val_3_V_dout;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp3_iter0 == 1'b1) & (exitcond3_reg_4242 == 1'd0))) begin
        if ((1'b1 == ap_condition_3788)) begin
            ap_phi_reg_pp3_iter0_pix_val_V_3_4_i_i_reg_1233 <= ap_phi_reg_pp3_iter0_pix_val_V_3_3_i_i_reg_1189;
        end else if ((1'b1 == ap_condition_3785)) begin
            ap_phi_reg_pp3_iter0_pix_val_V_3_4_i_i_reg_1233 <= StrmMPix_V_val_3_V_dout;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp3_iter0 == 1'b1) & (exitcond3_reg_4242 == 1'd0))) begin
        if ((1'b1 == ap_condition_3795)) begin
            ap_phi_reg_pp3_iter0_pix_val_V_3_5_i_i_reg_1277 <= ap_phi_reg_pp3_iter0_pix_val_V_3_4_i_i_reg_1233;
        end else if ((1'b1 == ap_condition_3792)) begin
            ap_phi_reg_pp3_iter0_pix_val_V_3_5_i_i_reg_1277 <= StrmMPix_V_val_3_V_dout;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp3_iter0 == 1'b1) & (exitcond3_reg_4242 == 1'd0))) begin
        if ((1'b1 == ap_condition_3802)) begin
            ap_phi_reg_pp3_iter0_pix_val_V_3_6_i_i_reg_1321 <= ap_phi_reg_pp3_iter0_pix_val_V_3_5_i_i_reg_1277;
        end else if ((1'b1 == ap_condition_3799)) begin
            ap_phi_reg_pp3_iter0_pix_val_V_3_6_i_i_reg_1321 <= StrmMPix_V_val_3_V_dout;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp3_iter0 == 1'b1) & (exitcond3_reg_4242 == 1'd0))) begin
        if ((1'b1 == ap_condition_3774)) begin
            ap_phi_reg_pp3_iter0_pix_val_V_4_2_i_i_reg_1138 <= pix_val_4_V_fu_424;
        end else if ((1'b1 == ap_condition_3771)) begin
            ap_phi_reg_pp3_iter0_pix_val_V_4_2_i_i_reg_1138 <= StrmMPix_V_val_4_V_dout;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp3_iter0 == 1'b1) & (exitcond3_reg_4242 == 1'd0))) begin
        if ((1'b1 == ap_condition_3781)) begin
            ap_phi_reg_pp3_iter0_pix_val_V_4_3_i_i_reg_1178 <= ap_phi_reg_pp3_iter0_pix_val_V_4_2_i_i_reg_1138;
        end else if ((1'b1 == ap_condition_3778)) begin
            ap_phi_reg_pp3_iter0_pix_val_V_4_3_i_i_reg_1178 <= StrmMPix_V_val_4_V_dout;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp3_iter0 == 1'b1) & (exitcond3_reg_4242 == 1'd0))) begin
        if ((1'b1 == ap_condition_3788)) begin
            ap_phi_reg_pp3_iter0_pix_val_V_4_4_i_i_reg_1222 <= ap_phi_reg_pp3_iter0_pix_val_V_4_3_i_i_reg_1178;
        end else if ((1'b1 == ap_condition_3785)) begin
            ap_phi_reg_pp3_iter0_pix_val_V_4_4_i_i_reg_1222 <= StrmMPix_V_val_4_V_dout;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp3_iter0 == 1'b1) & (exitcond3_reg_4242 == 1'd0))) begin
        if ((1'b1 == ap_condition_3795)) begin
            ap_phi_reg_pp3_iter0_pix_val_V_4_5_i_i_reg_1266 <= ap_phi_reg_pp3_iter0_pix_val_V_4_4_i_i_reg_1222;
        end else if ((1'b1 == ap_condition_3792)) begin
            ap_phi_reg_pp3_iter0_pix_val_V_4_5_i_i_reg_1266 <= StrmMPix_V_val_4_V_dout;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp3_iter0 == 1'b1) & (exitcond3_reg_4242 == 1'd0))) begin
        if ((1'b1 == ap_condition_3802)) begin
            ap_phi_reg_pp3_iter0_pix_val_V_4_6_i_i_reg_1310 <= ap_phi_reg_pp3_iter0_pix_val_V_4_5_i_i_reg_1266;
        end else if ((1'b1 == ap_condition_3799)) begin
            ap_phi_reg_pp3_iter0_pix_val_V_4_6_i_i_reg_1310 <= StrmMPix_V_val_4_V_dout;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1094)) begin
        if (((or_cond_5_i_i_reg_4366 == 1'd0) & (exitcond3_reg_4242 == 1'd0))) begin
            ap_phi_reg_pp3_iter1_pix_val_V_0_7_i_i_reg_1387 <= ap_phi_reg_pp3_iter0_pix_val_V_0_6_i_i_reg_1343;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp3_iter1_pix_val_V_0_7_i_i_reg_1387 <= ap_phi_reg_pp3_iter0_pix_val_V_0_7_i_i_reg_1387;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (or_cond_6_i_i_reg_4390 == 1'd0) & (exitcond3_reg_4242 == 1'd0) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        ap_phi_reg_pp3_iter1_pix_val_V_0_8_i_i_reg_1428 <= ap_phi_reg_pp3_iter1_pix_val_V_0_7_i_i_reg_1387;
    end else if (((1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1) & (or_cond_6_i_i_reg_4390 == 1'd1) & (exitcond3_reg_4242 == 1'd0) & (1'b0 == ap_block_pp3_stage7_11001))) begin
        ap_phi_reg_pp3_iter1_pix_val_V_0_8_i_i_reg_1428 <= StrmMPix_V_val_0_V_dout;
    end else if (((1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage7_11001))) begin
        ap_phi_reg_pp3_iter1_pix_val_V_0_8_i_i_reg_1428 <= ap_phi_reg_pp3_iter0_pix_val_V_0_8_i_i_reg_1428;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (or_cond_7_i_i_reg_4394 == 1'd1) & (exitcond3_reg_4242 == 1'd0) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        ap_phi_reg_pp3_iter1_pix_val_V_0_9_i_i_reg_1468 <= StrmMPix_V_val_0_V_dout;
    end else if (((1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage7_11001))) begin
        ap_phi_reg_pp3_iter1_pix_val_V_0_9_i_i_reg_1468 <= ap_phi_reg_pp3_iter0_pix_val_V_0_9_i_i_reg_1468;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1094)) begin
        if (((or_cond_5_i_i_reg_4366 == 1'd0) & (exitcond3_reg_4242 == 1'd0))) begin
            ap_phi_reg_pp3_iter1_pix_val_V_1_7_i_i_reg_1376 <= ap_phi_reg_pp3_iter0_pix_val_V_1_6_i_i_reg_1332;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp3_iter1_pix_val_V_1_7_i_i_reg_1376 <= ap_phi_reg_pp3_iter0_pix_val_V_1_7_i_i_reg_1376;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (or_cond_6_i_i_reg_4390 == 1'd0) & (exitcond3_reg_4242 == 1'd0) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        ap_phi_reg_pp3_iter1_pix_val_V_1_8_i_i_reg_1418 <= ap_phi_reg_pp3_iter1_pix_val_V_1_7_i_i_reg_1376;
    end else if (((1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1) & (or_cond_6_i_i_reg_4390 == 1'd1) & (exitcond3_reg_4242 == 1'd0) & (1'b0 == ap_block_pp3_stage7_11001))) begin
        ap_phi_reg_pp3_iter1_pix_val_V_1_8_i_i_reg_1418 <= StrmMPix_V_val_1_V_dout;
    end else if (((1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage7_11001))) begin
        ap_phi_reg_pp3_iter1_pix_val_V_1_8_i_i_reg_1418 <= ap_phi_reg_pp3_iter0_pix_val_V_1_8_i_i_reg_1418;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (or_cond_7_i_i_reg_4394 == 1'd1) & (exitcond3_reg_4242 == 1'd0) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        ap_phi_reg_pp3_iter1_pix_val_V_1_9_i_i_reg_1458 <= StrmMPix_V_val_1_V_dout;
    end else if (((1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage7_11001))) begin
        ap_phi_reg_pp3_iter1_pix_val_V_1_9_i_i_reg_1458 <= ap_phi_reg_pp3_iter0_pix_val_V_1_9_i_i_reg_1458;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1094)) begin
        if (((or_cond_5_i_i_reg_4366 == 1'd0) & (exitcond3_reg_4242 == 1'd0))) begin
            ap_phi_reg_pp3_iter1_pix_val_V_3_7_i_i_reg_1365 <= ap_phi_reg_pp3_iter0_pix_val_V_3_6_i_i_reg_1321;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp3_iter1_pix_val_V_3_7_i_i_reg_1365 <= ap_phi_reg_pp3_iter0_pix_val_V_3_7_i_i_reg_1365;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (or_cond_6_i_i_reg_4390 == 1'd0) & (exitcond3_reg_4242 == 1'd0) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        ap_phi_reg_pp3_iter1_pix_val_V_3_8_i_i_reg_1408 <= ap_phi_reg_pp3_iter1_pix_val_V_3_7_i_i_reg_1365;
    end else if (((1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1) & (or_cond_6_i_i_reg_4390 == 1'd1) & (exitcond3_reg_4242 == 1'd0) & (1'b0 == ap_block_pp3_stage7_11001))) begin
        ap_phi_reg_pp3_iter1_pix_val_V_3_8_i_i_reg_1408 <= StrmMPix_V_val_3_V_dout;
    end else if (((1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage7_11001))) begin
        ap_phi_reg_pp3_iter1_pix_val_V_3_8_i_i_reg_1408 <= ap_phi_reg_pp3_iter0_pix_val_V_3_8_i_i_reg_1408;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (or_cond_7_i_i_reg_4394 == 1'd1) & (exitcond3_reg_4242 == 1'd0) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        ap_phi_reg_pp3_iter1_pix_val_V_3_9_i_i_reg_1448 <= StrmMPix_V_val_3_V_dout;
    end else if (((1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage7_11001))) begin
        ap_phi_reg_pp3_iter1_pix_val_V_3_9_i_i_reg_1448 <= ap_phi_reg_pp3_iter0_pix_val_V_3_9_i_i_reg_1448;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1094)) begin
        if (((or_cond_5_i_i_reg_4366 == 1'd0) & (exitcond3_reg_4242 == 1'd0))) begin
            ap_phi_reg_pp3_iter1_pix_val_V_4_7_i_i_reg_1354 <= ap_phi_reg_pp3_iter0_pix_val_V_4_6_i_i_reg_1310;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp3_iter1_pix_val_V_4_7_i_i_reg_1354 <= ap_phi_reg_pp3_iter0_pix_val_V_4_7_i_i_reg_1354;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (or_cond_6_i_i_reg_4390 == 1'd0) & (exitcond3_reg_4242 == 1'd0) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        ap_phi_reg_pp3_iter1_pix_val_V_4_8_i_i_reg_1398 <= ap_phi_reg_pp3_iter1_pix_val_V_4_7_i_i_reg_1354;
    end else if (((1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1) & (or_cond_6_i_i_reg_4390 == 1'd1) & (exitcond3_reg_4242 == 1'd0) & (1'b0 == ap_block_pp3_stage7_11001))) begin
        ap_phi_reg_pp3_iter1_pix_val_V_4_8_i_i_reg_1398 <= StrmMPix_V_val_4_V_dout;
    end else if (((1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage7_11001))) begin
        ap_phi_reg_pp3_iter1_pix_val_V_4_8_i_i_reg_1398 <= ap_phi_reg_pp3_iter0_pix_val_V_4_8_i_i_reg_1398;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (or_cond_7_i_i_reg_4394 == 1'd1) & (exitcond3_reg_4242 == 1'd0) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        ap_phi_reg_pp3_iter1_pix_val_V_4_9_i_i_reg_1438 <= StrmMPix_V_val_4_V_dout;
    end else if (((1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage7_11001))) begin
        ap_phi_reg_pp3_iter1_pix_val_V_4_9_i_i_reg_1438 <= ap_phi_reg_pp3_iter0_pix_val_V_4_9_i_i_reg_1438;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (exitcond2_reg_4044_pp2_iter1_reg == 1'd0) & (1'b0 == ap_block_pp2_stage1_11001))) begin
        tmp_V_2_fu_392 <= tmp_V_5_fu_2896_p5;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        tmp_V_2_fu_392 <= 128'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (exitcond_reg_3706_pp0_iter1_reg == 1'd0))) begin
        tmp_V_4_fu_368 <= tmp_V_7_fu_2137_p5;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        tmp_V_4_fu_368 <= 128'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (exitcond2_reg_4044_pp2_iter1_reg == 1'd0) & (1'b0 == ap_block_pp2_stage1_11001))) begin
        tmp_V_fu_388 <= tmp_V_1_fu_2873_p5;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        tmp_V_fu_388 <= 128'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (exitcond1_reg_3834 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        x1_i_i_reg_669 <= x_3_reg_3867;
    end else if (((1'b1 == ap_CS_fsm_state30) & (exitcond4_i_i_fu_2284_p2 == 1'd0))) begin
        x1_i_i_reg_669 <= 11'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_reg_3706 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        x2_i_i_reg_520 <= x_2_reg_3737;
    end else if (((1'b1 == ap_CS_fsm_state19) & (tmp_34_i_i_fu_1865_p2 == 1'd1) & (exitcond6_i_i_fu_1977_p2 == 1'd0) & (tmp_25_i_i_fu_1859_p2 == 1'd0) & (tmp_21_i_i_fu_1853_p2 == 1'd0) & (icmp7_fu_1847_p2 == 1'd0) & (icmp5_fu_1825_p2 == 1'd0) & (icmp2_fu_1803_p2 == 1'd0) & (tmp_6_i_i_fu_1781_p2 == 1'd0) & (tmp_i_i_151_fu_1775_p2 == 1'd0) & (icmp1_fu_1769_p2 == 1'd0) & (tmp_i_i_fu_1747_p2 == 1'd0) & (icmp_fu_1741_p2 == 1'd0))) begin
        x2_i_i_reg_520 <= 11'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (exitcond2_reg_4044 == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        x9_i_i_reg_851 <= x_reg_4089;
    end else if (((1'b1 == ap_CS_fsm_state19) & (icmp5_fu_1825_p2 == 1'd1) & (exitcond2_i_i_fu_1996_p2 == 1'd0) & (icmp2_fu_1803_p2 == 1'd0) & (tmp_6_i_i_fu_1781_p2 == 1'd0) & (tmp_i_i_151_fu_1775_p2 == 1'd0) & (icmp1_fu_1769_p2 == 1'd0) & (tmp_i_i_fu_1747_p2 == 1'd0) & (icmp_fu_1741_p2 == 1'd0))) begin
        x9_i_i_reg_851 <= 11'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (exitcond3_reg_4242 == 1'd0) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        x_i_i_reg_1126 <= x_1_reg_4289;
    end else if (((1'b1 == ap_CS_fsm_state69) & (exitcond1_i_i_fu_3062_p2 == 1'd0))) begin
        x_i_i_reg_1126 <= 11'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        y3_i_i_reg_658 <= y_2_reg_3829;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        y3_i_i_reg_658 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        y4_i_i_reg_498 <= y_3_reg_3688;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        y4_i_i_reg_498 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state67)) begin
        y8_i_i_reg_509 <= y_1_reg_3701;
    end else if ((1'b1 == ap_CS_fsm_state58)) begin
        y8_i_i_reg_509 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state80)) begin
        y_i_i_reg_1115 <= y_reg_4237;
    end else if ((1'b1 == ap_CS_fsm_state68)) begin
        y_i_i_reg_1115 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0) | (tmp_4_loc_out_full_n == 1'b0) | (1'b0 == HwReg_height_cast8_loc_out_full_n) | (tmp_4_loc_empty_n == 1'b0) | (1'b0 == HwReg_width_cast9_loc_empty_n) | (1'b0 == HwReg_height_cast8_loc_empty_n)) & (1'b1 == ap_CS_fsm_state1))) begin
        HwReg_height_cast8_l_reg_3540 <= HwReg_height_cast8_loc_dout;
        tmp_4_loc_read_reg_3548 <= tmp_4_loc_dout;
        widthInPix_reg_3559 <= HwReg_width_cast9_loc_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (or_cond3_3_i_i_reg_3746 == 1'd1) & (exitcond_reg_3706 == 1'd0))) begin
        ap_phi_reg_pp0_iter0_pix_val_V_0_32_i_i_reg_607 <= StrmMPix_V_val_0_V_dout;
        ap_phi_reg_pp0_iter0_pix_val_V_3_32_i_i_reg_596 <= StrmMPix_V_val_3_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage6) & (ap_enable_reg_pp1_iter0 == 1'b1) & (or_cond2_5_i_i_reg_3914 == 1'd1) & (exitcond1_reg_3834 == 1'd0) & (1'b0 == ap_block_pp1_stage6_11001))) begin
        ap_phi_reg_pp1_iter0_pix_val_V_0_25_i_i_reg_800 <= StrmMPix_V_val_0_V_dout;
        ap_phi_reg_pp1_iter0_pix_val_V_3_25_i_i_reg_789 <= StrmMPix_V_val_3_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage4) & (ap_enable_reg_pp2_iter0 == 1'b1) & (or_cond1_3_i_i_reg_4108 == 1'd1) & (exitcond2_reg_4044 == 1'd0) & (1'b0 == ap_block_pp2_stage4_11001))) begin
        ap_phi_reg_pp2_iter0_pix_val_V_0_15_i_i_reg_1024 <= StrmMPix_V_val_0_V_dout;
        ap_phi_reg_pp2_iter0_pix_val_V_1_14_i_i_reg_1013 <= StrmMPix_V_val_1_V_dout;
        ap_phi_reg_pp2_iter0_pix_val_V_3_15_i_i_reg_1002 <= StrmMPix_V_val_3_V_dout;
        ap_phi_reg_pp2_iter0_pix_val_V_4_14_i_i_reg_991 <= StrmMPix_V_val_4_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1) & (or_cond_5_i_i_reg_4366 == 1'd1) & (exitcond3_reg_4242 == 1'd0) & (1'b0 == ap_block_pp3_stage6_11001))) begin
        ap_phi_reg_pp3_iter0_pix_val_V_0_7_i_i_reg_1387 <= StrmMPix_V_val_0_V_dout;
        ap_phi_reg_pp3_iter0_pix_val_V_1_7_i_i_reg_1376 <= StrmMPix_V_val_1_V_dout;
        ap_phi_reg_pp3_iter0_pix_val_V_3_7_i_i_reg_1365 <= StrmMPix_V_val_3_V_dout;
        ap_phi_reg_pp3_iter0_pix_val_V_4_7_i_i_reg_1354 <= StrmMPix_V_val_4_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        exitcond1_reg_3834 <= exitcond1_fu_2295_p2;
        exitcond1_reg_3834_pp1_iter1_reg <= exitcond1_reg_3834;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        exitcond2_reg_4044 <= exitcond2_fu_2656_p2;
        exitcond2_reg_4044_pp2_iter1_reg <= exitcond2_reg_4044;
        tmp_28_reg_4061_pp2_iter1_reg <= tmp_28_reg_4061;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        exitcond3_reg_4242 <= exitcond3_fu_3073_p2;
        exitcond3_reg_4242_pp3_iter1_reg <= exitcond3_reg_4242;
        tmp_33_reg_4261_pp3_iter1_reg <= tmp_33_reg_4261;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        exitcond_reg_3706 <= exitcond_fu_2007_p2;
        exitcond_reg_3706_pp0_iter1_reg <= exitcond_reg_3706;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        icmp10_reg_3659 <= icmp10_fu_1941_p2;
        loopWidth_3_cast61_i_reg_3639 <= {{tmp_37_i_i_fu_1889_p2[14:4]}};
        tmp_23_reg_3669 <= remainPix_5_fu_1905_p3[32'd2];
        tmp_41_cast_i_i_reg_3644[11 : 0] <= tmp_41_cast_i_i_fu_1912_p1[11 : 0];
        tmp_42_cast_i_i_cast_reg_3649 <= tmp_42_cast_i_i_cast_fu_1921_p1;
        tmp_62_2_i_i_reg_3664 <= tmp_62_2_i_i_fu_1947_p2;
        tmp_62_4_i_i_reg_3674 <= tmp_62_4_i_i_fu_1961_p2;
        tmp_62_5_i_i_reg_3679 <= tmp_62_5_i_i_fu_1967_p2;
        tmp_62_i_i_reg_3654 <= tmp_62_i_i_fu_1925_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state68)) begin
        icmp3_reg_4199 <= icmp3_fu_3008_p2;
        icmp4_reg_4209 <= icmp4_fu_3030_p2;
        loopWidth_cast68_i_i_reg_4174 <= {{tmp_7_i_i_fu_2945_p2[14:4]}};
        tmp_10_cast_i_i_reg_4184[11 : 0] <= tmp_10_cast_i_i_fu_2979_p1[11 : 0];
        tmp_11_cast_i_i_cast_reg_4189 <= tmp_11_cast_i_i_cast_fu_2988_p1;
        tmp_53_2_i_i_reg_4204 <= tmp_53_2_i_i_fu_3014_p2;
        tmp_53_4_i_i_reg_4214 <= tmp_53_4_i_i_fu_3036_p2;
        tmp_53_5_i_i_reg_4219 <= tmp_53_5_i_i_fu_3042_p2;
        tmp_53_6_i_i_reg_4224 <= tmp_53_6_i_i_fu_3048_p2;
        tmp_53_i_i_reg_4194 <= tmp_53_i_i_fu_2992_p2;
        tmp_8_i_i_reg_4179 <= tmp_8_i_i_fu_2961_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state58)) begin
        icmp6_reg_4019 <= icmp6_fu_2624_p2;
        loopWidth_1_cast66_i_reg_3999 <= {{tmp_13_i_i_fu_2572_p2[14:4]}};
        tmp_15_reg_4029 <= remainPix_2_fu_2588_p3[32'd2];
        tmp_17_cast_i_i_reg_4004[11 : 0] <= tmp_17_cast_i_i_fu_2595_p1[11 : 0];
        tmp_18_cast_i_i_cast_reg_4009 <= tmp_18_cast_i_i_cast_fu_2604_p1;
        tmp_54_2_i_i_reg_4024 <= tmp_54_2_i_i_fu_2630_p2;
        tmp_54_4_i_i_reg_4034 <= tmp_54_4_i_i_fu_2644_p2;
        tmp_54_5_i_i_reg_4039 <= tmp_54_5_i_i_fu_2650_p2;
        tmp_54_i_i_reg_4014 <= tmp_54_i_i_fu_2608_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state29)) begin
        icmp8_reg_3795 <= icmp8_fu_2234_p2;
        icmp9_reg_3805 <= icmp9_fu_2256_p2;
        loopWidth_2_cast62_i_reg_3770 <= {{tmp_29_i_i_fu_2171_p2[14:4]}};
        tmp_30_i_i_reg_3775 <= tmp_30_i_i_fu_2187_p2;
        tmp_32_cast_i_i_reg_3780[11 : 0] <= tmp_32_cast_i_i_fu_2205_p1[11 : 0];
        tmp_33_cast_i_i_cast_reg_3785 <= tmp_33_cast_i_i_cast_fu_2214_p1;
        tmp_61_2_i_i_reg_3800 <= tmp_61_2_i_i_fu_2240_p2;
        tmp_61_4_i_i_reg_3810 <= tmp_61_4_i_i_fu_2262_p2;
        tmp_61_5_i_i_reg_3815 <= tmp_61_5_i_i_fu_2268_p2;
        tmp_61_6_i_i_reg_3820 <= tmp_61_6_i_i_fu_2274_p2;
        tmp_61_i_i_reg_3790 <= tmp_61_i_i_fu_2218_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage1) & (exitcond2_reg_4044 == 1'd0) & (1'b0 == ap_block_pp2_stage1_11001))) begin
        or_cond1_1_i_i_reg_4065 <= or_cond1_1_i_i_fu_2687_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage2) & (exitcond2_reg_4044 == 1'd0) & (1'b0 == ap_block_pp2_stage2_11001))) begin
        or_cond1_2_i_i_reg_4094 <= or_cond1_2_i_i_fu_2709_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage3) & (exitcond2_reg_4044 == 1'd0) & (1'b0 == ap_block_pp2_stage3_11001))) begin
        or_cond1_3_i_i_reg_4108 <= or_cond1_3_i_i_fu_2713_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage4) & (exitcond2_reg_4044 == 1'd0) & (1'b0 == ap_block_pp2_stage4_11001))) begin
        or_cond1_4_i_i_reg_4122 <= or_cond1_4_i_i_fu_2717_p2;
        or_cond1_5_i_i_reg_4126 <= or_cond1_5_i_i_fu_2721_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage0) & (exitcond2_fu_2656_p2 == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        or_cond1_i_i_reg_4057 <= or_cond1_i_i_fu_2670_p2;
        tmp_35_i_i_reg_4048 <= tmp_35_i_i_fu_2665_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (exitcond1_reg_3834 == 1'd0))) begin
        or_cond2_1_i_i_reg_3853 <= or_cond2_1_i_i_fu_2314_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2) & (exitcond1_reg_3834 == 1'd0))) begin
        or_cond2_2_i_i_reg_3872 <= or_cond2_2_i_i_fu_2330_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage3_11001) & (1'b1 == ap_CS_fsm_pp1_stage3) & (exitcond1_reg_3834 == 1'd0))) begin
        or_cond2_3_i_i_reg_3886 <= or_cond2_3_i_i_fu_2354_p2;
        tmp_V_30_0_0_trunc_i_reg_3876 <= {{ap_phi_reg_pp1_iter0_pix_val_V_0_20_i_i_reg_691[9:2]}};
        tmp_V_30_0_1_trunc_i_reg_3881 <= {{ap_phi_reg_pp1_iter0_pix_val_V_3_20_i_i_reg_681[9:2]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage4_11001) & (1'b1 == ap_CS_fsm_pp1_stage4) & (exitcond1_reg_3834 == 1'd0))) begin
        or_cond2_4_i_i_reg_3900 <= or_cond2_4_i_i_fu_2378_p2;
        tmp_V_30_1_0_trunc_i_reg_3890 <= {{ap_phi_reg_pp1_iter0_pix_val_V_0_21_i_i_reg_712[9:2]}};
        tmp_V_30_1_1_trunc_i_reg_3895 <= {{ap_phi_reg_pp1_iter0_pix_val_V_3_21_i_i_reg_701[9:2]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage5) & (exitcond1_reg_3834 == 1'd0) & (1'b0 == ap_block_pp1_stage5_11001))) begin
        or_cond2_5_i_i_reg_3914 <= or_cond2_5_i_i_fu_2402_p2;
        tmp_V_30_2_0_trunc_i_reg_3904 <= {{ap_phi_reg_pp1_iter0_pix_val_V_0_22_i_i_reg_734[9:2]}};
        tmp_V_30_2_1_trunc_i_reg_3909 <= {{ap_phi_reg_pp1_iter0_pix_val_V_3_22_i_i_reg_723[9:2]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage6) & (exitcond1_reg_3834 == 1'd0) & (1'b0 == ap_block_pp1_stage6_11001))) begin
        or_cond2_6_i_i_reg_3928 <= or_cond2_6_i_i_fu_2426_p2;
        or_cond2_7_i_i_reg_3932 <= or_cond2_7_i_i_fu_2430_p2;
        tmp_V_30_3_0_trunc_i_reg_3918 <= {{ap_phi_reg_pp1_iter0_pix_val_V_0_23_i_i_reg_756[9:2]}};
        tmp_V_30_3_1_trunc_i_reg_3923 <= {{ap_phi_reg_pp1_iter0_pix_val_V_3_23_i_i_reg_745[9:2]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (exitcond1_fu_2295_p2 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        or_cond2_i_i_reg_3849 <= or_cond2_i_i_fu_2309_p2;
        tmp_46_i_i_reg_3838 <= tmp_46_i_i_fu_2304_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (exitcond_reg_3706 == 1'd0))) begin
        or_cond3_1_i_i_reg_3723 <= or_cond3_1_i_i_fu_2026_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (exitcond_reg_3706 == 1'd0))) begin
        or_cond3_2_i_i_reg_3742 <= or_cond3_2_i_i_fu_2042_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (exitcond_reg_3706 == 1'd0))) begin
        or_cond3_3_i_i_reg_3746 <= or_cond3_3_i_i_fu_2046_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (exitcond_reg_3706 == 1'd0))) begin
        or_cond3_4_i_i_reg_3750 <= or_cond3_4_i_i_fu_2050_p2;
        or_cond3_5_i_i_reg_3754 <= or_cond3_5_i_i_fu_2054_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_fu_2007_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        or_cond3_i_i_reg_3719 <= or_cond3_i_i_fu_2021_p2;
        tmp_49_i_i_reg_3710 <= tmp_49_i_i_fu_2016_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (exitcond3_reg_4242 == 1'd0))) begin
        or_cond_1_i_i_reg_4265 <= or_cond_1_i_i_fu_3104_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage2_11001) & (1'b1 == ap_CS_fsm_pp3_stage2) & (exitcond3_reg_4242 == 1'd0))) begin
        or_cond_2_i_i_reg_4294 <= or_cond_2_i_i_fu_3126_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage3_11001) & (1'b1 == ap_CS_fsm_pp3_stage3) & (exitcond3_reg_4242 == 1'd0))) begin
        or_cond_3_i_i_reg_4318 <= or_cond_3_i_i_fu_3170_p2;
        tmp_V_22_0_0_trunc_i_reg_4298 <= {{ap_phi_reg_pp3_iter0_pix_val_V_0_2_i_i_reg_1168[9:2]}};
        tmp_V_22_0_1_trunc_i_reg_4308 <= {{ap_phi_reg_pp3_iter0_pix_val_V_3_2_i_i_reg_1148[9:2]}};
        tmp_V_23_0_0_trunc_i_reg_4303 <= {{ap_phi_reg_pp3_iter0_pix_val_V_1_2_i_i_reg_1158[9:2]}};
        tmp_V_23_0_1_trunc_i_reg_4313 <= {{ap_phi_reg_pp3_iter0_pix_val_V_4_2_i_i_reg_1138[9:2]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (exitcond3_reg_4242 == 1'd0))) begin
        or_cond_4_i_i_reg_4342 <= or_cond_4_i_i_fu_3214_p2;
        tmp_V_22_1_0_trunc_i_reg_4322 <= {{ap_phi_reg_pp3_iter0_pix_val_V_0_3_i_i_reg_1211[9:2]}};
        tmp_V_22_1_1_trunc_i_reg_4332 <= {{ap_phi_reg_pp3_iter0_pix_val_V_3_3_i_i_reg_1189[9:2]}};
        tmp_V_23_1_0_trunc_i_reg_4327 <= {{ap_phi_reg_pp3_iter0_pix_val_V_1_3_i_i_reg_1200[9:2]}};
        tmp_V_23_1_1_trunc_i_reg_4337 <= {{ap_phi_reg_pp3_iter0_pix_val_V_4_3_i_i_reg_1178[9:2]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage5) & (exitcond3_reg_4242 == 1'd0) & (1'b0 == ap_block_pp3_stage5_11001))) begin
        or_cond_5_i_i_reg_4366 <= or_cond_5_i_i_fu_3258_p2;
        tmp_V_22_2_0_trunc_i_reg_4346 <= {{ap_phi_reg_pp3_iter0_pix_val_V_0_4_i_i_reg_1255[9:2]}};
        tmp_V_22_2_1_trunc_i_reg_4356 <= {{ap_phi_reg_pp3_iter0_pix_val_V_3_4_i_i_reg_1233[9:2]}};
        tmp_V_23_2_0_trunc_i_reg_4351 <= {{ap_phi_reg_pp3_iter0_pix_val_V_1_4_i_i_reg_1244[9:2]}};
        tmp_V_23_2_1_trunc_i_reg_4361 <= {{ap_phi_reg_pp3_iter0_pix_val_V_4_4_i_i_reg_1222[9:2]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage6) & (exitcond3_reg_4242 == 1'd0) & (1'b0 == ap_block_pp3_stage6_11001))) begin
        or_cond_6_i_i_reg_4390 <= or_cond_6_i_i_fu_3302_p2;
        or_cond_7_i_i_reg_4394 <= or_cond_7_i_i_fu_3306_p2;
        tmp_V_22_3_0_trunc_i_reg_4370 <= {{ap_phi_reg_pp3_iter0_pix_val_V_0_5_i_i_reg_1299[9:2]}};
        tmp_V_22_3_1_trunc_i_reg_4380 <= {{ap_phi_reg_pp3_iter0_pix_val_V_3_5_i_i_reg_1277[9:2]}};
        tmp_V_23_3_0_trunc_i_reg_4375 <= {{ap_phi_reg_pp3_iter0_pix_val_V_1_5_i_i_reg_1288[9:2]}};
        tmp_V_23_3_1_trunc_i_reg_4385 <= {{ap_phi_reg_pp3_iter0_pix_val_V_4_5_i_i_reg_1266[9:2]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage0) & (exitcond3_fu_3073_p2 == 1'd0) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        or_cond_i_i_reg_4257 <= or_cond_i_i_fu_3087_p2;
        tmp_26_i_i_reg_4246 <= tmp_26_i_i_fu_3082_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (exitcond2_reg_4044_pp2_iter1_reg == 1'd0) & (1'b0 == ap_block_pp2_stage1_11001))) begin
        pix_val_0_V_1_fu_396 <= ap_phi_mux_pix_val_V_0_17_i_i_phi_fu_1108_p4;
        pix_val_1_V_1_fu_400 <= ap_phi_mux_pix_val_V_1_16_i_i_phi_fu_1098_p4;
        pix_val_3_V_1_fu_404 <= ap_phi_mux_pix_val_V_3_17_i_i_phi_fu_1088_p4;
        pix_val_4_V_1_fu_408 <= ap_phi_mux_pix_val_V_4_16_i_i_phi_fu_1078_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (exitcond1_reg_3834_pp1_iter1_reg == 1'd0))) begin
        pix_val_0_V_2_fu_380 <= ap_phi_mux_pix_val_V_0_27_i_i_phi_fu_844_p4;
        pix_val_3_V_2_fu_384 <= ap_phi_mux_pix_val_V_3_27_i_i_phi_fu_834_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (exitcond_reg_3706_pp0_iter1_reg == 1'd0))) begin
        pix_val_0_V_4_fu_372 <= ap_phi_mux_pix_val_V_0_34_i_i_phi_fu_651_p4;
        pix_val_3_V_4_fu_376 <= ap_phi_mux_pix_val_V_3_34_i_i_phi_fu_641_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage1_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (exitcond3_reg_4242_pp3_iter1_reg == 1'd0))) begin
        pix_val_0_V_fu_412 <= ap_phi_mux_pix_val_V_0_9_i_i_phi_fu_1471_p4;
        pix_val_1_V_fu_416 <= ap_phi_mux_pix_val_V_1_9_i_i_phi_fu_1461_p4;
        pix_val_3_V_fu_420 <= ap_phi_mux_pix_val_V_3_9_i_i_phi_fu_1451_p4;
        pix_val_4_V_fu_424 <= ap_phi_mux_pix_val_V_4_9_i_i_phi_fu_1441_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage3) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage3_11001))) begin
        pix_val_V_0_12_i_i_reg_893 <= ap_phi_reg_pp2_iter0_pix_val_V_0_12_i_i_reg_893;
        pix_val_V_1_11_i_i_reg_883 <= ap_phi_reg_pp2_iter0_pix_val_V_1_11_i_i_reg_883;
        pix_val_V_3_12_i_i_reg_873 <= ap_phi_reg_pp2_iter0_pix_val_V_3_12_i_i_reg_873;
        pix_val_V_4_11_i_i_reg_863 <= ap_phi_reg_pp2_iter0_pix_val_V_4_11_i_i_reg_863;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage4) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage4_11001))) begin
        pix_val_V_0_13_i_i_reg_936 <= ap_phi_reg_pp2_iter0_pix_val_V_0_13_i_i_reg_936;
        pix_val_V_1_12_i_i_reg_925 <= ap_phi_reg_pp2_iter0_pix_val_V_1_12_i_i_reg_925;
        pix_val_V_3_13_i_i_reg_914 <= ap_phi_reg_pp2_iter0_pix_val_V_3_13_i_i_reg_914;
        pix_val_V_4_12_i_i_reg_903 <= ap_phi_reg_pp2_iter0_pix_val_V_4_12_i_i_reg_903;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage5) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage5_11001))) begin
        pix_val_V_0_14_i_i_reg_980 <= ap_phi_reg_pp2_iter0_pix_val_V_0_14_i_i_reg_980;
        pix_val_V_1_13_i_i_reg_969 <= ap_phi_reg_pp2_iter0_pix_val_V_1_13_i_i_reg_969;
        pix_val_V_3_14_i_i_reg_958 <= ap_phi_reg_pp2_iter0_pix_val_V_3_14_i_i_reg_958;
        pix_val_V_4_13_i_i_reg_947 <= ap_phi_reg_pp2_iter0_pix_val_V_4_13_i_i_reg_947;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        pix_val_V_0_15_i_i_reg_1024 <= ap_phi_reg_pp2_iter1_pix_val_V_0_15_i_i_reg_1024;
        pix_val_V_1_14_i_i_reg_1013 <= ap_phi_reg_pp2_iter1_pix_val_V_1_14_i_i_reg_1013;
        pix_val_V_3_15_i_i_reg_1002 <= ap_phi_reg_pp2_iter1_pix_val_V_3_15_i_i_reg_1002;
        pix_val_V_4_14_i_i_reg_991 <= ap_phi_reg_pp2_iter1_pix_val_V_4_14_i_i_reg_991;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        pix_val_V_0_29_i_i_reg_542 <= ap_phi_reg_pp0_iter0_pix_val_V_0_29_i_i_reg_542;
        pix_val_V_3_29_i_i_reg_532 <= ap_phi_reg_pp0_iter0_pix_val_V_3_29_i_i_reg_532;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        pix_val_V_0_30_i_i_reg_563 <= ap_phi_reg_pp0_iter0_pix_val_V_0_30_i_i_reg_563;
        pix_val_V_3_30_i_i_reg_552 <= ap_phi_reg_pp0_iter0_pix_val_V_3_30_i_i_reg_552;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        pix_val_V_0_31_i_i_reg_585 <= ap_phi_reg_pp0_iter0_pix_val_V_0_31_i_i_reg_585;
        pix_val_V_3_31_i_i_reg_574 <= ap_phi_reg_pp0_iter0_pix_val_V_3_31_i_i_reg_574;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pix_val_V_0_32_i_i_reg_607 <= ap_phi_reg_pp0_iter1_pix_val_V_0_32_i_i_reg_607;
        pix_val_V_3_32_i_i_reg_596 <= ap_phi_reg_pp0_iter1_pix_val_V_3_32_i_i_reg_596;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state57) | (1'b1 == ap_CS_fsm_state17))) begin
        reg_1533 <= {{grp_fu_1478_p2[3:1]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state69)) begin
        tmp_12_reg_4229 <= tmp_12_fu_3054_p1;
        y_reg_4237 <= y_fu_3067_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state57)) begin
        tmp_15_i_i_reg_3994 <= tmp_15_i_i_fu_2563_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state19) & (icmp5_fu_1825_p2 == 1'd1) & (icmp2_fu_1803_p2 == 1'd0) & (tmp_6_i_i_fu_1781_p2 == 1'd0) & (tmp_i_i_151_fu_1775_p2 == 1'd0) & (icmp1_fu_1769_p2 == 1'd0) & (tmp_i_i_fu_1747_p2 == 1'd0) & (icmp_fu_1741_p2 == 1'd0))) begin
        tmp_17_reg_3693 <= tmp_17_fu_1988_p1;
        y_1_reg_3701 <= y_1_fu_2001_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage0) & (tmp_17_reg_3693 == 1'd1) & (exitcond2_fu_2656_p2 == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        tmp_28_reg_4061 <= tmp_28_fu_2681_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage0) & (tmp_12_reg_4229 == 1'd1) & (exitcond3_fu_3073_p2 == 1'd0) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        tmp_33_reg_4261 <= tmp_33_fu_3098_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        tmp_39_i_i_reg_3634 <= tmp_39_i_i_fu_1880_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage7) & (exitcond3_reg_4242 == 1'd0) & (1'b0 == ap_block_pp3_stage7_11001))) begin
        tmp_V_22_4_0_trunc_i_reg_4398 <= {{ap_phi_reg_pp3_iter0_pix_val_V_0_6_i_i_reg_1343[9:2]}};
        tmp_V_22_4_1_trunc_i_reg_4408 <= {{ap_phi_reg_pp3_iter0_pix_val_V_3_6_i_i_reg_1321[9:2]}};
        tmp_V_23_4_0_trunc_i_reg_4403 <= {{ap_phi_reg_pp3_iter0_pix_val_V_1_6_i_i_reg_1332[9:2]}};
        tmp_V_23_4_1_trunc_i_reg_4413 <= {{ap_phi_reg_pp3_iter0_pix_val_V_4_6_i_i_reg_1310[9:2]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage0) & (exitcond3_reg_4242 == 1'd0) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        tmp_V_22_5_0_trunc_i_reg_4428 <= {{ap_phi_reg_pp3_iter1_pix_val_V_0_7_i_i_reg_1387[9:2]}};
        tmp_V_22_5_1_trunc_i_reg_4438 <= {{ap_phi_reg_pp3_iter1_pix_val_V_3_7_i_i_reg_1365[9:2]}};
        tmp_V_23_5_0_trunc_i_reg_4433 <= {{ap_phi_reg_pp3_iter1_pix_val_V_1_7_i_i_reg_1376[9:2]}};
        tmp_V_23_5_1_trunc_i_reg_4443 <= {{ap_phi_reg_pp3_iter1_pix_val_V_4_7_i_i_reg_1354[9:2]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage7) & (exitcond1_reg_3834 == 1'd0) & (1'b0 == ap_block_pp1_stage7_11001))) begin
        tmp_V_30_4_0_trunc_i_reg_3936 <= {{ap_phi_reg_pp1_iter0_pix_val_V_0_24_i_i_reg_778[9:2]}};
        tmp_V_30_4_1_trunc_i_reg_3941 <= {{ap_phi_reg_pp1_iter0_pix_val_V_3_24_i_i_reg_767[9:2]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (exitcond1_reg_3834 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_V_30_5_0_trunc_i_reg_3946 <= {{ap_phi_reg_pp1_iter1_pix_val_V_0_25_i_i_reg_800[9:2]}};
        tmp_V_30_5_1_trunc_i_reg_3951 <= {{ap_phi_reg_pp1_iter1_pix_val_V_3_25_i_i_reg_789[9:2]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage2_11001) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        x_1_reg_4289 <= x_1_fu_3120_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        x_2_reg_3737 <= x_2_fu_2036_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        x_3_reg_3867 <= x_3_fu_2324_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage2) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage2_11001))) begin
        x_reg_4089 <= x_fu_2703_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        y_2_reg_3829 <= y_2_fu_2289_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state19) & (tmp_34_i_i_fu_1865_p2 == 1'd1) & (tmp_25_i_i_fu_1859_p2 == 1'd0) & (tmp_21_i_i_fu_1853_p2 == 1'd0) & (icmp7_fu_1847_p2 == 1'd0) & (icmp5_fu_1825_p2 == 1'd0) & (icmp2_fu_1803_p2 == 1'd0) & (tmp_6_i_i_fu_1781_p2 == 1'd0) & (tmp_i_i_151_fu_1775_p2 == 1'd0) & (icmp1_fu_1769_p2 == 1'd0) & (tmp_i_i_fu_1747_p2 == 1'd0) & (icmp_fu_1741_p2 == 1'd0))) begin
        y_3_reg_3688 <= y_3_fu_1982_p2;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        HwReg_height_cast8_loc_blk_n = HwReg_height_cast8_loc_empty_n;
    end else begin
        HwReg_height_cast8_loc_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        HwReg_height_cast8_loc_out_blk_n = HwReg_height_cast8_loc_out_full_n;
    end else begin
        HwReg_height_cast8_loc_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0) | (tmp_4_loc_out_full_n == 1'b0) | (1'b0 == HwReg_height_cast8_loc_out_full_n) | (tmp_4_loc_empty_n == 1'b0) | (1'b0 == HwReg_width_cast9_loc_empty_n) | (1'b0 == HwReg_height_cast8_loc_empty_n)) & (1'b1 == ap_CS_fsm_state1))) begin
        HwReg_height_cast8_loc_out_write = 1'b1;
    end else begin
        HwReg_height_cast8_loc_out_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0) | (tmp_4_loc_out_full_n == 1'b0) | (1'b0 == HwReg_height_cast8_loc_out_full_n) | (tmp_4_loc_empty_n == 1'b0) | (1'b0 == HwReg_width_cast9_loc_empty_n) | (1'b0 == HwReg_height_cast8_loc_empty_n)) & (1'b1 == ap_CS_fsm_state1))) begin
        HwReg_height_cast8_loc_read = 1'b1;
    end else begin
        HwReg_height_cast8_loc_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        HwReg_width_cast9_loc_blk_n = HwReg_width_cast9_loc_empty_n;
    end else begin
        HwReg_width_cast9_loc_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0) | (tmp_4_loc_out_full_n == 1'b0) | (1'b0 == HwReg_height_cast8_loc_out_full_n) | (tmp_4_loc_empty_n == 1'b0) | (1'b0 == HwReg_width_cast9_loc_empty_n) | (1'b0 == HwReg_height_cast8_loc_empty_n)) & (1'b1 == ap_CS_fsm_state1))) begin
        HwReg_width_cast9_loc_read = 1'b1;
    end else begin
        HwReg_width_cast9_loc_read = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_predicate_op255_read_state26 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_predicate_op248_read_state25 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_predicate_op239_read_state24 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_predicate_op231_read_state23 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_predicate_op223_read_state22 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_predicate_op210_read_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((ap_predicate_op392_read_state39 == 1'b1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001)) | ((ap_predicate_op383_read_state38 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage7) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage7_11001)) | ((ap_predicate_op372_read_state37 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage6) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage6_11001)) | ((ap_predicate_op362_read_state36 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage5) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage5_11001)) | ((1'b0 == ap_block_pp1_stage4_11001) & (ap_predicate_op352_read_state35 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage4) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage3_11001) & (ap_predicate_op342_read_state34 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage2_11001) & (ap_predicate_op332_read_state33 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((ap_predicate_op319_read_state32 == 1'b1) & (1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((ap_predicate_op532_read_state65 == 1'b1) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001)) | ((ap_predicate_op521_read_state64 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage5) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage5_11001)) | ((ap_predicate_op508_read_state63 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage4) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage4_11001)) | ((ap_predicate_op496_read_state62 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage3) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage3_11001)) | ((ap_predicate_op484_read_state61 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage2_11001)) | ((ap_predicate_op467_read_state60 == 1'b1) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1_11001)) | ((ap_predicate_op739_read_state78 == 1'b1) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0_11001)) | ((ap_predicate_op724_read_state77 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage7_11001)) | ((ap_predicate_op707_read_state76 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage6_11001)) | ((ap_predicate_op691_read_state75 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage5_11001)) | ((1'b0 == ap_block_pp3_stage4_11001) & (ap_predicate_op675_read_state74 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (ap_predicate_op659_read_state73 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (ap_predicate_op643_read_state72 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((ap_predicate_op626_read_state71 == 1'b1) & (1'b0 == ap_block_pp3_stage1_11001) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage1)))) begin
        StrmMPix_V_val_0_V0_update = 1'b1;
    end else begin
        StrmMPix_V_val_0_V0_update = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (or_cond3_5_i_i_reg_3754 == 1'd1) & (exitcond_reg_3706 == 1'd0)) | ((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (or_cond3_4_i_i_reg_3750 == 1'd1) & (exitcond_reg_3706 == 1'd0)) | ((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (or_cond3_3_i_i_reg_3746 == 1'd1) & (exitcond_reg_3706 == 1'd0)) | ((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (or_cond3_2_i_i_reg_3742 == 1'd1) & (exitcond_reg_3706 == 1'd0)) | ((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (or_cond3_1_i_i_reg_3723 == 1'd1) & (exitcond_reg_3706 == 1'd0)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (or_cond3_i_i_reg_3719 == 1'd1) & (exitcond_reg_3706 == 1'd0)) | ((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (or_cond2_7_i_i_reg_3932 == 1'd1) & (exitcond1_reg_3834 == 1'd0)) | ((1'b0 == ap_block_pp1_stage7) & (1'b1 == ap_CS_fsm_pp1_stage7) & (ap_enable_reg_pp1_iter0 == 1'b1) & (or_cond2_6_i_i_reg_3928 == 1'd1) & (exitcond1_reg_3834 == 1'd0)) | ((1'b0 == ap_block_pp1_stage6) & (1'b1 == ap_CS_fsm_pp1_stage6) & (ap_enable_reg_pp1_iter0 == 1'b1) & (or_cond2_5_i_i_reg_3914 == 1'd1) & (exitcond1_reg_3834 == 1'd0)) | ((1'b0 == ap_block_pp1_stage5) & (1'b1 == ap_CS_fsm_pp1_stage5) & (ap_enable_reg_pp1_iter0 == 1'b1) & (or_cond2_4_i_i_reg_3900 == 1'd1) & (exitcond1_reg_3834 == 1'd0)) | ((1'b0 == ap_block_pp1_stage4) & (1'b1 == ap_CS_fsm_pp1_stage4) & (ap_enable_reg_pp1_iter0 == 1'b1) & (or_cond2_3_i_i_reg_3886 == 1'd1) & (exitcond1_reg_3834 == 1'd0)) | ((1'b0 == ap_block_pp1_stage3) & (1'b1 == ap_CS_fsm_pp1_stage3) & (ap_enable_reg_pp1_iter0 == 1'b1) & (or_cond2_2_i_i_reg_3872 == 1'd1) & (exitcond1_reg_3834 == 1'd0)) | ((1'b0 == ap_block_pp1_stage2) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1) & (or_cond2_1_i_i_reg_3853 == 1'd1) & (exitcond1_reg_3834 == 1'd0)) | ((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (or_cond2_i_i_reg_3849 == 1'd1) & (exitcond1_reg_3834 == 1'd0)) | ((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (or_cond1_5_i_i_reg_4126 == 1'd1) & (exitcond2_reg_4044 == 1'd0)) | ((1'b0 == ap_block_pp2_stage5) & (1'b1 == ap_CS_fsm_pp2_stage5) & (ap_enable_reg_pp2_iter0 == 1'b1) & (or_cond1_4_i_i_reg_4122 == 1'd1) & (exitcond2_reg_4044 == 1'd0)) | ((1'b0 == ap_block_pp2_stage4) & (1'b1 == ap_CS_fsm_pp2_stage4) & (ap_enable_reg_pp2_iter0 == 1'b1) & (or_cond1_3_i_i_reg_4108 == 1'd1) & (exitcond2_reg_4044 == 1'd0)) | ((1'b0 == ap_block_pp2_stage3) & (1'b1 == ap_CS_fsm_pp2_stage3) & (ap_enable_reg_pp2_iter0 == 1'b1) & (or_cond1_2_i_i_reg_4094 == 1'd1) & (exitcond2_reg_4044 == 1'd0)) | ((1'b0 == ap_block_pp2_stage2) & (1'b1 == ap_CS_fsm_pp2_stage2) & (ap_enable_reg_pp2_iter0 == 1'b1) & (or_cond1_1_i_i_reg_4065 == 1'd1) & (exitcond2_reg_4044 == 1'd0)) | ((1'b0 == ap_block_pp2_stage1) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (or_cond1_i_i_reg_4057 == 1'd1) & (exitcond2_reg_4044 == 1'd0)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (or_cond_7_i_i_reg_4394 == 1'd1) & (exitcond3_reg_4242 == 1'd0)) | ((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1) & (or_cond_6_i_i_reg_4390 == 1'd1) & (exitcond3_reg_4242 == 1'd0)) | ((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1) & (or_cond_5_i_i_reg_4366 == 1'd1) & (exitcond3_reg_4242 == 1'd0)) | ((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1) & (or_cond_4_i_i_reg_4342 == 1'd1) & (exitcond3_reg_4242 == 1'd0)) | ((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1) & (or_cond_3_i_i_reg_4318 == 1'd1) & (exitcond3_reg_4242 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage3) & (or_cond_2_i_i_reg_4294 == 1'd1) & (exitcond3_reg_4242 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage2) & (or_cond_1_i_i_reg_4265 == 1'd1) & (exitcond3_reg_4242 == 1'd0)) | ((ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (or_cond_i_i_reg_4257 == 1'd1) & (exitcond3_reg_4242 == 1'd0) & (1'b0 == ap_block_pp3_stage1)))) begin
        StrmMPix_V_val_0_V_blk_n = StrmMPix_V_val_0_V_empty_n;
    end else begin
        StrmMPix_V_val_0_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (or_cond3_5_i_i_reg_3754 == 1'd1) & (exitcond_reg_3706 == 1'd0)) | ((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (or_cond3_4_i_i_reg_3750 == 1'd1) & (exitcond_reg_3706 == 1'd0)) | ((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (or_cond3_3_i_i_reg_3746 == 1'd1) & (exitcond_reg_3706 == 1'd0)) | ((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (or_cond3_2_i_i_reg_3742 == 1'd1) & (exitcond_reg_3706 == 1'd0)) | ((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (or_cond3_1_i_i_reg_3723 == 1'd1) & (exitcond_reg_3706 == 1'd0)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (or_cond3_i_i_reg_3719 == 1'd1) & (exitcond_reg_3706 == 1'd0)) | ((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (or_cond2_7_i_i_reg_3932 == 1'd1) & (exitcond1_reg_3834 == 1'd0)) | ((1'b0 == ap_block_pp1_stage7) & (1'b1 == ap_CS_fsm_pp1_stage7) & (ap_enable_reg_pp1_iter0 == 1'b1) & (or_cond2_6_i_i_reg_3928 == 1'd1) & (exitcond1_reg_3834 == 1'd0)) | ((1'b0 == ap_block_pp1_stage6) & (1'b1 == ap_CS_fsm_pp1_stage6) & (ap_enable_reg_pp1_iter0 == 1'b1) & (or_cond2_5_i_i_reg_3914 == 1'd1) & (exitcond1_reg_3834 == 1'd0)) | ((1'b0 == ap_block_pp1_stage5) & (1'b1 == ap_CS_fsm_pp1_stage5) & (ap_enable_reg_pp1_iter0 == 1'b1) & (or_cond2_4_i_i_reg_3900 == 1'd1) & (exitcond1_reg_3834 == 1'd0)) | ((1'b0 == ap_block_pp1_stage4) & (1'b1 == ap_CS_fsm_pp1_stage4) & (ap_enable_reg_pp1_iter0 == 1'b1) & (or_cond2_3_i_i_reg_3886 == 1'd1) & (exitcond1_reg_3834 == 1'd0)) | ((1'b0 == ap_block_pp1_stage3) & (1'b1 == ap_CS_fsm_pp1_stage3) & (ap_enable_reg_pp1_iter0 == 1'b1) & (or_cond2_2_i_i_reg_3872 == 1'd1) & (exitcond1_reg_3834 == 1'd0)) | ((1'b0 == ap_block_pp1_stage2) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1) & (or_cond2_1_i_i_reg_3853 == 1'd1) & (exitcond1_reg_3834 == 1'd0)) | ((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (or_cond2_i_i_reg_3849 == 1'd1) & (exitcond1_reg_3834 == 1'd0)) | ((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (or_cond1_5_i_i_reg_4126 == 1'd1) & (exitcond2_reg_4044 == 1'd0)) | ((1'b0 == ap_block_pp2_stage5) & (1'b1 == ap_CS_fsm_pp2_stage5) & (ap_enable_reg_pp2_iter0 == 1'b1) & (or_cond1_4_i_i_reg_4122 == 1'd1) & (exitcond2_reg_4044 == 1'd0)) | ((1'b0 == ap_block_pp2_stage4) & (1'b1 == ap_CS_fsm_pp2_stage4) & (ap_enable_reg_pp2_iter0 == 1'b1) & (or_cond1_3_i_i_reg_4108 == 1'd1) & (exitcond2_reg_4044 == 1'd0)) | ((1'b0 == ap_block_pp2_stage3) & (1'b1 == ap_CS_fsm_pp2_stage3) & (ap_enable_reg_pp2_iter0 == 1'b1) & (or_cond1_2_i_i_reg_4094 == 1'd1) & (exitcond2_reg_4044 == 1'd0)) | ((1'b0 == ap_block_pp2_stage2) & (1'b1 == ap_CS_fsm_pp2_stage2) & (ap_enable_reg_pp2_iter0 == 1'b1) & (or_cond1_1_i_i_reg_4065 == 1'd1) & (exitcond2_reg_4044 == 1'd0)) | ((1'b0 == ap_block_pp2_stage1) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (or_cond1_i_i_reg_4057 == 1'd1) & (exitcond2_reg_4044 == 1'd0)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (or_cond_7_i_i_reg_4394 == 1'd1) & (exitcond3_reg_4242 == 1'd0)) | ((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1) & (or_cond_6_i_i_reg_4390 == 1'd1) & (exitcond3_reg_4242 == 1'd0)) | ((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1) & (or_cond_5_i_i_reg_4366 == 1'd1) & (exitcond3_reg_4242 == 1'd0)) | ((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1) & (or_cond_4_i_i_reg_4342 == 1'd1) & (exitcond3_reg_4242 == 1'd0)) | ((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1) & (or_cond_3_i_i_reg_4318 == 1'd1) & (exitcond3_reg_4242 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage3) & (or_cond_2_i_i_reg_4294 == 1'd1) & (exitcond3_reg_4242 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage2) & (or_cond_1_i_i_reg_4265 == 1'd1) & (exitcond3_reg_4242 == 1'd0)) | ((ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (or_cond_i_i_reg_4257 == 1'd1) & (exitcond3_reg_4242 == 1'd0) & (1'b0 == ap_block_pp3_stage1)))) begin
        StrmMPix_V_val_1_V_blk_n = StrmMPix_V_val_1_V_empty_n;
    end else begin
        StrmMPix_V_val_1_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (or_cond3_5_i_i_reg_3754 == 1'd1) & (exitcond_reg_3706 == 1'd0)) | ((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (or_cond3_4_i_i_reg_3750 == 1'd1) & (exitcond_reg_3706 == 1'd0)) | ((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (or_cond3_3_i_i_reg_3746 == 1'd1) & (exitcond_reg_3706 == 1'd0)) | ((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (or_cond3_2_i_i_reg_3742 == 1'd1) & (exitcond_reg_3706 == 1'd0)) | ((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (or_cond3_1_i_i_reg_3723 == 1'd1) & (exitcond_reg_3706 == 1'd0)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (or_cond3_i_i_reg_3719 == 1'd1) & (exitcond_reg_3706 == 1'd0)) | ((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (or_cond2_7_i_i_reg_3932 == 1'd1) & (exitcond1_reg_3834 == 1'd0)) | ((1'b0 == ap_block_pp1_stage7) & (1'b1 == ap_CS_fsm_pp1_stage7) & (ap_enable_reg_pp1_iter0 == 1'b1) & (or_cond2_6_i_i_reg_3928 == 1'd1) & (exitcond1_reg_3834 == 1'd0)) | ((1'b0 == ap_block_pp1_stage6) & (1'b1 == ap_CS_fsm_pp1_stage6) & (ap_enable_reg_pp1_iter0 == 1'b1) & (or_cond2_5_i_i_reg_3914 == 1'd1) & (exitcond1_reg_3834 == 1'd0)) | ((1'b0 == ap_block_pp1_stage5) & (1'b1 == ap_CS_fsm_pp1_stage5) & (ap_enable_reg_pp1_iter0 == 1'b1) & (or_cond2_4_i_i_reg_3900 == 1'd1) & (exitcond1_reg_3834 == 1'd0)) | ((1'b0 == ap_block_pp1_stage4) & (1'b1 == ap_CS_fsm_pp1_stage4) & (ap_enable_reg_pp1_iter0 == 1'b1) & (or_cond2_3_i_i_reg_3886 == 1'd1) & (exitcond1_reg_3834 == 1'd0)) | ((1'b0 == ap_block_pp1_stage3) & (1'b1 == ap_CS_fsm_pp1_stage3) & (ap_enable_reg_pp1_iter0 == 1'b1) & (or_cond2_2_i_i_reg_3872 == 1'd1) & (exitcond1_reg_3834 == 1'd0)) | ((1'b0 == ap_block_pp1_stage2) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1) & (or_cond2_1_i_i_reg_3853 == 1'd1) & (exitcond1_reg_3834 == 1'd0)) | ((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (or_cond2_i_i_reg_3849 == 1'd1) & (exitcond1_reg_3834 == 1'd0)) | ((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (or_cond1_5_i_i_reg_4126 == 1'd1) & (exitcond2_reg_4044 == 1'd0)) | ((1'b0 == ap_block_pp2_stage5) & (1'b1 == ap_CS_fsm_pp2_stage5) & (ap_enable_reg_pp2_iter0 == 1'b1) & (or_cond1_4_i_i_reg_4122 == 1'd1) & (exitcond2_reg_4044 == 1'd0)) | ((1'b0 == ap_block_pp2_stage4) & (1'b1 == ap_CS_fsm_pp2_stage4) & (ap_enable_reg_pp2_iter0 == 1'b1) & (or_cond1_3_i_i_reg_4108 == 1'd1) & (exitcond2_reg_4044 == 1'd0)) | ((1'b0 == ap_block_pp2_stage3) & (1'b1 == ap_CS_fsm_pp2_stage3) & (ap_enable_reg_pp2_iter0 == 1'b1) & (or_cond1_2_i_i_reg_4094 == 1'd1) & (exitcond2_reg_4044 == 1'd0)) | ((1'b0 == ap_block_pp2_stage2) & (1'b1 == ap_CS_fsm_pp2_stage2) & (ap_enable_reg_pp2_iter0 == 1'b1) & (or_cond1_1_i_i_reg_4065 == 1'd1) & (exitcond2_reg_4044 == 1'd0)) | ((1'b0 == ap_block_pp2_stage1) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (or_cond1_i_i_reg_4057 == 1'd1) & (exitcond2_reg_4044 == 1'd0)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (or_cond_7_i_i_reg_4394 == 1'd1) & (exitcond3_reg_4242 == 1'd0)) | ((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1) & (or_cond_6_i_i_reg_4390 == 1'd1) & (exitcond3_reg_4242 == 1'd0)) | ((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1) & (or_cond_5_i_i_reg_4366 == 1'd1) & (exitcond3_reg_4242 == 1'd0)) | ((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1) & (or_cond_4_i_i_reg_4342 == 1'd1) & (exitcond3_reg_4242 == 1'd0)) | ((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1) & (or_cond_3_i_i_reg_4318 == 1'd1) & (exitcond3_reg_4242 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage3) & (or_cond_2_i_i_reg_4294 == 1'd1) & (exitcond3_reg_4242 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage2) & (or_cond_1_i_i_reg_4265 == 1'd1) & (exitcond3_reg_4242 == 1'd0)) | ((ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (or_cond_i_i_reg_4257 == 1'd1) & (exitcond3_reg_4242 == 1'd0) & (1'b0 == ap_block_pp3_stage1)))) begin
        StrmMPix_V_val_2_V_blk_n = StrmMPix_V_val_2_V_empty_n;
    end else begin
        StrmMPix_V_val_2_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (or_cond3_5_i_i_reg_3754 == 1'd1) & (exitcond_reg_3706 == 1'd0)) | ((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (or_cond3_4_i_i_reg_3750 == 1'd1) & (exitcond_reg_3706 == 1'd0)) | ((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (or_cond3_3_i_i_reg_3746 == 1'd1) & (exitcond_reg_3706 == 1'd0)) | ((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (or_cond3_2_i_i_reg_3742 == 1'd1) & (exitcond_reg_3706 == 1'd0)) | ((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (or_cond3_1_i_i_reg_3723 == 1'd1) & (exitcond_reg_3706 == 1'd0)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (or_cond3_i_i_reg_3719 == 1'd1) & (exitcond_reg_3706 == 1'd0)) | ((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (or_cond2_7_i_i_reg_3932 == 1'd1) & (exitcond1_reg_3834 == 1'd0)) | ((1'b0 == ap_block_pp1_stage7) & (1'b1 == ap_CS_fsm_pp1_stage7) & (ap_enable_reg_pp1_iter0 == 1'b1) & (or_cond2_6_i_i_reg_3928 == 1'd1) & (exitcond1_reg_3834 == 1'd0)) | ((1'b0 == ap_block_pp1_stage6) & (1'b1 == ap_CS_fsm_pp1_stage6) & (ap_enable_reg_pp1_iter0 == 1'b1) & (or_cond2_5_i_i_reg_3914 == 1'd1) & (exitcond1_reg_3834 == 1'd0)) | ((1'b0 == ap_block_pp1_stage5) & (1'b1 == ap_CS_fsm_pp1_stage5) & (ap_enable_reg_pp1_iter0 == 1'b1) & (or_cond2_4_i_i_reg_3900 == 1'd1) & (exitcond1_reg_3834 == 1'd0)) | ((1'b0 == ap_block_pp1_stage4) & (1'b1 == ap_CS_fsm_pp1_stage4) & (ap_enable_reg_pp1_iter0 == 1'b1) & (or_cond2_3_i_i_reg_3886 == 1'd1) & (exitcond1_reg_3834 == 1'd0)) | ((1'b0 == ap_block_pp1_stage3) & (1'b1 == ap_CS_fsm_pp1_stage3) & (ap_enable_reg_pp1_iter0 == 1'b1) & (or_cond2_2_i_i_reg_3872 == 1'd1) & (exitcond1_reg_3834 == 1'd0)) | ((1'b0 == ap_block_pp1_stage2) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1) & (or_cond2_1_i_i_reg_3853 == 1'd1) & (exitcond1_reg_3834 == 1'd0)) | ((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (or_cond2_i_i_reg_3849 == 1'd1) & (exitcond1_reg_3834 == 1'd0)) | ((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (or_cond1_5_i_i_reg_4126 == 1'd1) & (exitcond2_reg_4044 == 1'd0)) | ((1'b0 == ap_block_pp2_stage5) & (1'b1 == ap_CS_fsm_pp2_stage5) & (ap_enable_reg_pp2_iter0 == 1'b1) & (or_cond1_4_i_i_reg_4122 == 1'd1) & (exitcond2_reg_4044 == 1'd0)) | ((1'b0 == ap_block_pp2_stage4) & (1'b1 == ap_CS_fsm_pp2_stage4) & (ap_enable_reg_pp2_iter0 == 1'b1) & (or_cond1_3_i_i_reg_4108 == 1'd1) & (exitcond2_reg_4044 == 1'd0)) | ((1'b0 == ap_block_pp2_stage3) & (1'b1 == ap_CS_fsm_pp2_stage3) & (ap_enable_reg_pp2_iter0 == 1'b1) & (or_cond1_2_i_i_reg_4094 == 1'd1) & (exitcond2_reg_4044 == 1'd0)) | ((1'b0 == ap_block_pp2_stage2) & (1'b1 == ap_CS_fsm_pp2_stage2) & (ap_enable_reg_pp2_iter0 == 1'b1) & (or_cond1_1_i_i_reg_4065 == 1'd1) & (exitcond2_reg_4044 == 1'd0)) | ((1'b0 == ap_block_pp2_stage1) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (or_cond1_i_i_reg_4057 == 1'd1) & (exitcond2_reg_4044 == 1'd0)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (or_cond_7_i_i_reg_4394 == 1'd1) & (exitcond3_reg_4242 == 1'd0)) | ((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1) & (or_cond_6_i_i_reg_4390 == 1'd1) & (exitcond3_reg_4242 == 1'd0)) | ((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1) & (or_cond_5_i_i_reg_4366 == 1'd1) & (exitcond3_reg_4242 == 1'd0)) | ((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1) & (or_cond_4_i_i_reg_4342 == 1'd1) & (exitcond3_reg_4242 == 1'd0)) | ((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1) & (or_cond_3_i_i_reg_4318 == 1'd1) & (exitcond3_reg_4242 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage3) & (or_cond_2_i_i_reg_4294 == 1'd1) & (exitcond3_reg_4242 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage2) & (or_cond_1_i_i_reg_4265 == 1'd1) & (exitcond3_reg_4242 == 1'd0)) | ((ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (or_cond_i_i_reg_4257 == 1'd1) & (exitcond3_reg_4242 == 1'd0) & (1'b0 == ap_block_pp3_stage1)))) begin
        StrmMPix_V_val_3_V_blk_n = StrmMPix_V_val_3_V_empty_n;
    end else begin
        StrmMPix_V_val_3_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (or_cond3_5_i_i_reg_3754 == 1'd1) & (exitcond_reg_3706 == 1'd0)) | ((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (or_cond3_4_i_i_reg_3750 == 1'd1) & (exitcond_reg_3706 == 1'd0)) | ((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (or_cond3_3_i_i_reg_3746 == 1'd1) & (exitcond_reg_3706 == 1'd0)) | ((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (or_cond3_2_i_i_reg_3742 == 1'd1) & (exitcond_reg_3706 == 1'd0)) | ((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (or_cond3_1_i_i_reg_3723 == 1'd1) & (exitcond_reg_3706 == 1'd0)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (or_cond3_i_i_reg_3719 == 1'd1) & (exitcond_reg_3706 == 1'd0)) | ((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (or_cond2_7_i_i_reg_3932 == 1'd1) & (exitcond1_reg_3834 == 1'd0)) | ((1'b0 == ap_block_pp1_stage7) & (1'b1 == ap_CS_fsm_pp1_stage7) & (ap_enable_reg_pp1_iter0 == 1'b1) & (or_cond2_6_i_i_reg_3928 == 1'd1) & (exitcond1_reg_3834 == 1'd0)) | ((1'b0 == ap_block_pp1_stage6) & (1'b1 == ap_CS_fsm_pp1_stage6) & (ap_enable_reg_pp1_iter0 == 1'b1) & (or_cond2_5_i_i_reg_3914 == 1'd1) & (exitcond1_reg_3834 == 1'd0)) | ((1'b0 == ap_block_pp1_stage5) & (1'b1 == ap_CS_fsm_pp1_stage5) & (ap_enable_reg_pp1_iter0 == 1'b1) & (or_cond2_4_i_i_reg_3900 == 1'd1) & (exitcond1_reg_3834 == 1'd0)) | ((1'b0 == ap_block_pp1_stage4) & (1'b1 == ap_CS_fsm_pp1_stage4) & (ap_enable_reg_pp1_iter0 == 1'b1) & (or_cond2_3_i_i_reg_3886 == 1'd1) & (exitcond1_reg_3834 == 1'd0)) | ((1'b0 == ap_block_pp1_stage3) & (1'b1 == ap_CS_fsm_pp1_stage3) & (ap_enable_reg_pp1_iter0 == 1'b1) & (or_cond2_2_i_i_reg_3872 == 1'd1) & (exitcond1_reg_3834 == 1'd0)) | ((1'b0 == ap_block_pp1_stage2) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1) & (or_cond2_1_i_i_reg_3853 == 1'd1) & (exitcond1_reg_3834 == 1'd0)) | ((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (or_cond2_i_i_reg_3849 == 1'd1) & (exitcond1_reg_3834 == 1'd0)) | ((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (or_cond1_5_i_i_reg_4126 == 1'd1) & (exitcond2_reg_4044 == 1'd0)) | ((1'b0 == ap_block_pp2_stage5) & (1'b1 == ap_CS_fsm_pp2_stage5) & (ap_enable_reg_pp2_iter0 == 1'b1) & (or_cond1_4_i_i_reg_4122 == 1'd1) & (exitcond2_reg_4044 == 1'd0)) | ((1'b0 == ap_block_pp2_stage4) & (1'b1 == ap_CS_fsm_pp2_stage4) & (ap_enable_reg_pp2_iter0 == 1'b1) & (or_cond1_3_i_i_reg_4108 == 1'd1) & (exitcond2_reg_4044 == 1'd0)) | ((1'b0 == ap_block_pp2_stage3) & (1'b1 == ap_CS_fsm_pp2_stage3) & (ap_enable_reg_pp2_iter0 == 1'b1) & (or_cond1_2_i_i_reg_4094 == 1'd1) & (exitcond2_reg_4044 == 1'd0)) | ((1'b0 == ap_block_pp2_stage2) & (1'b1 == ap_CS_fsm_pp2_stage2) & (ap_enable_reg_pp2_iter0 == 1'b1) & (or_cond1_1_i_i_reg_4065 == 1'd1) & (exitcond2_reg_4044 == 1'd0)) | ((1'b0 == ap_block_pp2_stage1) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (or_cond1_i_i_reg_4057 == 1'd1) & (exitcond2_reg_4044 == 1'd0)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (or_cond_7_i_i_reg_4394 == 1'd1) & (exitcond3_reg_4242 == 1'd0)) | ((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1) & (or_cond_6_i_i_reg_4390 == 1'd1) & (exitcond3_reg_4242 == 1'd0)) | ((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1) & (or_cond_5_i_i_reg_4366 == 1'd1) & (exitcond3_reg_4242 == 1'd0)) | ((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1) & (or_cond_4_i_i_reg_4342 == 1'd1) & (exitcond3_reg_4242 == 1'd0)) | ((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1) & (or_cond_3_i_i_reg_4318 == 1'd1) & (exitcond3_reg_4242 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage3) & (or_cond_2_i_i_reg_4294 == 1'd1) & (exitcond3_reg_4242 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage2) & (or_cond_1_i_i_reg_4265 == 1'd1) & (exitcond3_reg_4242 == 1'd0)) | ((ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (or_cond_i_i_reg_4257 == 1'd1) & (exitcond3_reg_4242 == 1'd0) & (1'b0 == ap_block_pp3_stage1)))) begin
        StrmMPix_V_val_4_V_blk_n = StrmMPix_V_val_4_V_empty_n;
    end else begin
        StrmMPix_V_val_4_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (or_cond3_5_i_i_reg_3754 == 1'd1) & (exitcond_reg_3706 == 1'd0)) | ((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (or_cond3_4_i_i_reg_3750 == 1'd1) & (exitcond_reg_3706 == 1'd0)) | ((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (or_cond3_3_i_i_reg_3746 == 1'd1) & (exitcond_reg_3706 == 1'd0)) | ((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (or_cond3_2_i_i_reg_3742 == 1'd1) & (exitcond_reg_3706 == 1'd0)) | ((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (or_cond3_1_i_i_reg_3723 == 1'd1) & (exitcond_reg_3706 == 1'd0)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (or_cond3_i_i_reg_3719 == 1'd1) & (exitcond_reg_3706 == 1'd0)) | ((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (or_cond2_7_i_i_reg_3932 == 1'd1) & (exitcond1_reg_3834 == 1'd0)) | ((1'b0 == ap_block_pp1_stage7) & (1'b1 == ap_CS_fsm_pp1_stage7) & (ap_enable_reg_pp1_iter0 == 1'b1) & (or_cond2_6_i_i_reg_3928 == 1'd1) & (exitcond1_reg_3834 == 1'd0)) | ((1'b0 == ap_block_pp1_stage6) & (1'b1 == ap_CS_fsm_pp1_stage6) & (ap_enable_reg_pp1_iter0 == 1'b1) & (or_cond2_5_i_i_reg_3914 == 1'd1) & (exitcond1_reg_3834 == 1'd0)) | ((1'b0 == ap_block_pp1_stage5) & (1'b1 == ap_CS_fsm_pp1_stage5) & (ap_enable_reg_pp1_iter0 == 1'b1) & (or_cond2_4_i_i_reg_3900 == 1'd1) & (exitcond1_reg_3834 == 1'd0)) | ((1'b0 == ap_block_pp1_stage4) & (1'b1 == ap_CS_fsm_pp1_stage4) & (ap_enable_reg_pp1_iter0 == 1'b1) & (or_cond2_3_i_i_reg_3886 == 1'd1) & (exitcond1_reg_3834 == 1'd0)) | ((1'b0 == ap_block_pp1_stage3) & (1'b1 == ap_CS_fsm_pp1_stage3) & (ap_enable_reg_pp1_iter0 == 1'b1) & (or_cond2_2_i_i_reg_3872 == 1'd1) & (exitcond1_reg_3834 == 1'd0)) | ((1'b0 == ap_block_pp1_stage2) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1) & (or_cond2_1_i_i_reg_3853 == 1'd1) & (exitcond1_reg_3834 == 1'd0)) | ((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (or_cond2_i_i_reg_3849 == 1'd1) & (exitcond1_reg_3834 == 1'd0)) | ((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (or_cond1_5_i_i_reg_4126 == 1'd1) & (exitcond2_reg_4044 == 1'd0)) | ((1'b0 == ap_block_pp2_stage5) & (1'b1 == ap_CS_fsm_pp2_stage5) & (ap_enable_reg_pp2_iter0 == 1'b1) & (or_cond1_4_i_i_reg_4122 == 1'd1) & (exitcond2_reg_4044 == 1'd0)) | ((1'b0 == ap_block_pp2_stage4) & (1'b1 == ap_CS_fsm_pp2_stage4) & (ap_enable_reg_pp2_iter0 == 1'b1) & (or_cond1_3_i_i_reg_4108 == 1'd1) & (exitcond2_reg_4044 == 1'd0)) | ((1'b0 == ap_block_pp2_stage3) & (1'b1 == ap_CS_fsm_pp2_stage3) & (ap_enable_reg_pp2_iter0 == 1'b1) & (or_cond1_2_i_i_reg_4094 == 1'd1) & (exitcond2_reg_4044 == 1'd0)) | ((1'b0 == ap_block_pp2_stage2) & (1'b1 == ap_CS_fsm_pp2_stage2) & (ap_enable_reg_pp2_iter0 == 1'b1) & (or_cond1_1_i_i_reg_4065 == 1'd1) & (exitcond2_reg_4044 == 1'd0)) | ((1'b0 == ap_block_pp2_stage1) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (or_cond1_i_i_reg_4057 == 1'd1) & (exitcond2_reg_4044 == 1'd0)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (or_cond_7_i_i_reg_4394 == 1'd1) & (exitcond3_reg_4242 == 1'd0)) | ((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1) & (or_cond_6_i_i_reg_4390 == 1'd1) & (exitcond3_reg_4242 == 1'd0)) | ((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1) & (or_cond_5_i_i_reg_4366 == 1'd1) & (exitcond3_reg_4242 == 1'd0)) | ((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1) & (or_cond_4_i_i_reg_4342 == 1'd1) & (exitcond3_reg_4242 == 1'd0)) | ((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1) & (or_cond_3_i_i_reg_4318 == 1'd1) & (exitcond3_reg_4242 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage3) & (or_cond_2_i_i_reg_4294 == 1'd1) & (exitcond3_reg_4242 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage2) & (or_cond_1_i_i_reg_4265 == 1'd1) & (exitcond3_reg_4242 == 1'd0)) | ((ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (or_cond_i_i_reg_4257 == 1'd1) & (exitcond3_reg_4242 == 1'd0) & (1'b0 == ap_block_pp3_stage1)))) begin
        StrmMPix_V_val_5_V_blk_n = StrmMPix_V_val_5_V_empty_n;
    end else begin
        StrmMPix_V_val_5_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((exitcond_reg_3706 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state22 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state22 = 1'b0;
    end
end

always @ (*) begin
    if ((exitcond1_reg_3834 == 1'd1)) begin
        ap_condition_pp1_exit_iter0_state33 = 1'b1;
    end else begin
        ap_condition_pp1_exit_iter0_state33 = 1'b0;
    end
end

always @ (*) begin
    if ((exitcond2_reg_4044 == 1'd1)) begin
        ap_condition_pp2_exit_iter0_state61 = 1'b1;
    end else begin
        ap_condition_pp2_exit_iter0_state61 = 1'b0;
    end
end

always @ (*) begin
    if ((exitcond3_reg_4242 == 1'd1)) begin
        ap_condition_pp3_exit_iter0_state72 = 1'b1;
    end else begin
        ap_condition_pp3_exit_iter0_state72 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state19) & ((icmp_fu_1741_p2 == 1'd1) | ((tmp_i_i_fu_1747_p2 == 1'd1) | ((icmp1_fu_1769_p2 == 1'd1) | ((tmp_i_i_151_fu_1775_p2 == 1'd1) | ((tmp_6_i_i_fu_1781_p2 == 1'd1) | ((icmp2_fu_1803_p2 == 1'd1) | (((((((exitcond2_i_i_fu_1996_p2 == 1'd1) & (icmp5_fu_1825_p2 == 1'd1)) | ((exitcond6_i_i_fu_1977_p2 == 1'd1) & (icmp5_fu_1825_p2 == 1'd0))) | ((tmp_34_i_i_fu_1865_p2 == 1'd0) & (icmp5_fu_1825_p2 == 1'd0))) | ((tmp_25_i_i_fu_1859_p2 == 1'd1) & (icmp5_fu_1825_p2 == 1'd0))) | ((tmp_21_i_i_fu_1853_p2 == 1'd1) & (icmp5_fu_1825_p2 == 1'd0))) | ((icmp7_fu_1847_p2 == 1'd1) & (icmp5_fu_1825_p2 == 1'd0))))))))))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b0))) begin
        ap_idle_pp1 = 1'b1;
    end else begin
        ap_idle_pp1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b0) & (ap_enable_reg_pp2_iter0 == 1'b0))) begin
        ap_idle_pp2 = 1'b1;
    end else begin
        ap_idle_pp2 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter1 == 1'b0) & (ap_enable_reg_pp3_iter0 == 1'b0))) begin
        ap_idle_pp3 = 1'b1;
    end else begin
        ap_idle_pp3 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage1) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (or_cond1_5_i_i_reg_4126 == 1'd0) & (exitcond2_reg_4044_pp2_iter1_reg == 1'd0))) begin
        ap_phi_mux_pix_val_V_0_17_i_i_phi_fu_1108_p4 = ap_phi_reg_pp2_iter1_pix_val_V_0_16_i_i_reg_1065;
    end else begin
        ap_phi_mux_pix_val_V_0_17_i_i_phi_fu_1108_p4 = ap_phi_reg_pp2_iter1_pix_val_V_0_17_i_i_reg_1105;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (exitcond1_reg_3834_pp1_iter1_reg == 1'd0) & (or_cond2_7_i_i_reg_3932 == 1'd0))) begin
        ap_phi_mux_pix_val_V_0_27_i_i_phi_fu_844_p4 = ap_phi_reg_pp1_iter1_pix_val_V_0_26_i_i_reg_821;
    end else begin
        ap_phi_mux_pix_val_V_0_27_i_i_phi_fu_844_p4 = ap_phi_reg_pp1_iter1_pix_val_V_0_27_i_i_reg_841;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (exitcond_reg_3706_pp0_iter1_reg == 1'd0) & (or_cond3_5_i_i_reg_3754 == 1'd0))) begin
        ap_phi_mux_pix_val_V_0_34_i_i_phi_fu_651_p4 = ap_phi_reg_pp0_iter1_pix_val_V_0_33_i_i_reg_628;
    end else begin
        ap_phi_mux_pix_val_V_0_34_i_i_phi_fu_651_p4 = ap_phi_reg_pp0_iter1_pix_val_V_0_34_i_i_reg_648;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (or_cond_7_i_i_reg_4394 == 1'd0) & (exitcond3_reg_4242_pp3_iter1_reg == 1'd0) & (1'b0 == ap_block_pp3_stage1))) begin
        ap_phi_mux_pix_val_V_0_9_i_i_phi_fu_1471_p4 = ap_phi_reg_pp3_iter1_pix_val_V_0_8_i_i_reg_1428;
    end else begin
        ap_phi_mux_pix_val_V_0_9_i_i_phi_fu_1471_p4 = ap_phi_reg_pp3_iter1_pix_val_V_0_9_i_i_reg_1468;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage1) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (or_cond1_5_i_i_reg_4126 == 1'd0) & (exitcond2_reg_4044_pp2_iter1_reg == 1'd0))) begin
        ap_phi_mux_pix_val_V_1_16_i_i_phi_fu_1098_p4 = ap_phi_reg_pp2_iter1_pix_val_V_1_15_i_i_reg_1055;
    end else begin
        ap_phi_mux_pix_val_V_1_16_i_i_phi_fu_1098_p4 = ap_phi_reg_pp2_iter1_pix_val_V_1_16_i_i_reg_1095;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (or_cond_7_i_i_reg_4394 == 1'd0) & (exitcond3_reg_4242_pp3_iter1_reg == 1'd0) & (1'b0 == ap_block_pp3_stage1))) begin
        ap_phi_mux_pix_val_V_1_9_i_i_phi_fu_1461_p4 = ap_phi_reg_pp3_iter1_pix_val_V_1_8_i_i_reg_1418;
    end else begin
        ap_phi_mux_pix_val_V_1_9_i_i_phi_fu_1461_p4 = ap_phi_reg_pp3_iter1_pix_val_V_1_9_i_i_reg_1458;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage1) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (or_cond1_5_i_i_reg_4126 == 1'd0) & (exitcond2_reg_4044_pp2_iter1_reg == 1'd0))) begin
        ap_phi_mux_pix_val_V_3_17_i_i_phi_fu_1088_p4 = ap_phi_reg_pp2_iter1_pix_val_V_3_16_i_i_reg_1045;
    end else begin
        ap_phi_mux_pix_val_V_3_17_i_i_phi_fu_1088_p4 = ap_phi_reg_pp2_iter1_pix_val_V_3_17_i_i_reg_1085;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (exitcond1_reg_3834_pp1_iter1_reg == 1'd0) & (or_cond2_7_i_i_reg_3932 == 1'd0))) begin
        ap_phi_mux_pix_val_V_3_27_i_i_phi_fu_834_p4 = ap_phi_reg_pp1_iter1_pix_val_V_3_26_i_i_reg_811;
    end else begin
        ap_phi_mux_pix_val_V_3_27_i_i_phi_fu_834_p4 = ap_phi_reg_pp1_iter1_pix_val_V_3_27_i_i_reg_831;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (exitcond_reg_3706_pp0_iter1_reg == 1'd0) & (or_cond3_5_i_i_reg_3754 == 1'd0))) begin
        ap_phi_mux_pix_val_V_3_34_i_i_phi_fu_641_p4 = ap_phi_reg_pp0_iter1_pix_val_V_3_33_i_i_reg_618;
    end else begin
        ap_phi_mux_pix_val_V_3_34_i_i_phi_fu_641_p4 = ap_phi_reg_pp0_iter1_pix_val_V_3_34_i_i_reg_638;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (or_cond_7_i_i_reg_4394 == 1'd0) & (exitcond3_reg_4242_pp3_iter1_reg == 1'd0) & (1'b0 == ap_block_pp3_stage1))) begin
        ap_phi_mux_pix_val_V_3_9_i_i_phi_fu_1451_p4 = ap_phi_reg_pp3_iter1_pix_val_V_3_8_i_i_reg_1408;
    end else begin
        ap_phi_mux_pix_val_V_3_9_i_i_phi_fu_1451_p4 = ap_phi_reg_pp3_iter1_pix_val_V_3_9_i_i_reg_1448;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage1) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (or_cond1_5_i_i_reg_4126 == 1'd0) & (exitcond2_reg_4044_pp2_iter1_reg == 1'd0))) begin
        ap_phi_mux_pix_val_V_4_16_i_i_phi_fu_1078_p4 = ap_phi_reg_pp2_iter1_pix_val_V_4_15_i_i_reg_1035;
    end else begin
        ap_phi_mux_pix_val_V_4_16_i_i_phi_fu_1078_p4 = ap_phi_reg_pp2_iter1_pix_val_V_4_16_i_i_reg_1075;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (or_cond_7_i_i_reg_4394 == 1'd0) & (exitcond3_reg_4242_pp3_iter1_reg == 1'd0) & (1'b0 == ap_block_pp3_stage1))) begin
        ap_phi_mux_pix_val_V_4_9_i_i_phi_fu_1441_p4 = ap_phi_reg_pp3_iter1_pix_val_V_4_8_i_i_reg_1398;
    end else begin
        ap_phi_mux_pix_val_V_4_9_i_i_phi_fu_1441_p4 = ap_phi_reg_pp3_iter1_pix_val_V_4_9_i_i_reg_1438;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (exitcond1_reg_3834 == 1'd0))) begin
        ap_phi_mux_x1_i_i_phi_fu_673_p4 = x_3_reg_3867;
    end else begin
        ap_phi_mux_x1_i_i_phi_fu_673_p4 = x1_i_i_reg_669;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_reg_3706 == 1'd0))) begin
        ap_phi_mux_x2_i_i_phi_fu_524_p4 = x_2_reg_3737;
    end else begin
        ap_phi_mux_x2_i_i_phi_fu_524_p4 = x2_i_i_reg_520;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (exitcond2_reg_4044 == 1'd0))) begin
        ap_phi_mux_x9_i_i_phi_fu_855_p4 = x_reg_4089;
    end else begin
        ap_phi_mux_x9_i_i_phi_fu_855_p4 = x9_i_i_reg_851;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (exitcond3_reg_4242 == 1'd0))) begin
        ap_phi_mux_x_i_i_phi_fu_1130_p4 = x_1_reg_4289;
    end else begin
        ap_phi_mux_x_i_i_phi_fu_1130_p4 = x_i_i_reg_1126;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state19) & ((icmp_fu_1741_p2 == 1'd1) | ((tmp_i_i_fu_1747_p2 == 1'd1) | ((icmp1_fu_1769_p2 == 1'd1) | ((tmp_i_i_151_fu_1775_p2 == 1'd1) | ((tmp_6_i_i_fu_1781_p2 == 1'd1) | ((icmp2_fu_1803_p2 == 1'd1) | (((((((exitcond2_i_i_fu_1996_p2 == 1'd1) & (icmp5_fu_1825_p2 == 1'd1)) | ((exitcond6_i_i_fu_1977_p2 == 1'd1) & (icmp5_fu_1825_p2 == 1'd0))) | ((tmp_34_i_i_fu_1865_p2 == 1'd0) & (icmp5_fu_1825_p2 == 1'd0))) | ((tmp_25_i_i_fu_1859_p2 == 1'd1) & (icmp5_fu_1825_p2 == 1'd0))) | ((tmp_21_i_i_fu_1853_p2 == 1'd1) & (icmp5_fu_1825_p2 == 1'd0))) | ((icmp7_fu_1847_p2 == 1'd1) & (icmp5_fu_1825_p2 == 1'd0))))))))))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (exitcond_reg_3706_pp0_iter1_reg == 1'd0)) | ((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (exitcond1_reg_3834_pp1_iter1_reg == 1'd0)) | ((1'b0 == ap_block_pp2_stage1) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1)) | ((ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (1'b0 == ap_block_pp3_stage1)))) begin
        bytes_plane0_V_V_blk_n = bytes_plane0_V_V_full_n;
    end else begin
        bytes_plane0_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage1_01001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage1))) begin
        bytes_plane0_V_V_din = tmp_V_3_fu_3470_p17;
    end else if (((1'b0 == ap_block_pp2_stage1_01001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1))) begin
        bytes_plane0_V_V_din = tmp_V_1_fu_2873_p5;
    end else if (((1'b0 == ap_block_pp1_stage1_01001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (exitcond1_reg_3834_pp1_iter1_reg == 1'd0))) begin
        bytes_plane0_V_V_din = tmp_V_8_fu_2514_p17;
    end else if (((1'b0 == ap_block_pp0_stage1_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (exitcond_reg_3706_pp0_iter1_reg == 1'd0))) begin
        bytes_plane0_V_V_din = tmp_V_7_fu_2137_p5;
    end else begin
        bytes_plane0_V_V_din = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (exitcond_reg_3706_pp0_iter1_reg == 1'd0)) | ((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (exitcond1_reg_3834_pp1_iter1_reg == 1'd0)) | ((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1_11001)) | ((1'b0 == ap_block_pp3_stage1_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage1)))) begin
        bytes_plane0_V_V_write = 1'b1;
    end else begin
        bytes_plane0_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage1) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & ((tmp_17_reg_3693 == 1'd0) | (tmp_28_reg_4061_pp2_iter1_reg == 1'd0))) | ((ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (1'b0 == ap_block_pp3_stage1) & ((tmp_12_reg_4229 == 1'd0) | (tmp_33_reg_4261_pp3_iter1_reg == 1'd0))))) begin
        bytes_plane1_V_V_blk_n = bytes_plane1_V_V_full_n;
    end else begin
        bytes_plane1_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_predicate_op765_write_state79 == 1'b1) & (1'b0 == ap_block_pp3_stage1_01001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage1))) begin
        bytes_plane1_V_V_din = tmp_V_6_fu_3495_p17;
    end else if (((ap_predicate_op566_write_state66 == 1'b1) & (1'b0 == ap_block_pp2_stage1_01001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1))) begin
        bytes_plane1_V_V_din = tmp_V_5_fu_2896_p5;
    end else begin
        bytes_plane1_V_V_din = 'bx;
    end
end

always @ (*) begin
    if ((((ap_predicate_op566_write_state66 == 1'b1) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1_11001)) | ((ap_predicate_op765_write_state79 == 1'b1) & (1'b0 == ap_block_pp3_stage1_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage1)))) begin
        bytes_plane1_V_V_write = 1'b1;
    end else begin
        bytes_plane1_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state2))) begin
        grp_fu_1478_ap_start = 1'b1;
    end else begin
        grp_fu_1478_ap_start = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        tmp_4_loc_blk_n = tmp_4_loc_empty_n;
    end else begin
        tmp_4_loc_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        tmp_4_loc_out_blk_n = tmp_4_loc_out_full_n;
    end else begin
        tmp_4_loc_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0) | (tmp_4_loc_out_full_n == 1'b0) | (1'b0 == HwReg_height_cast8_loc_out_full_n) | (tmp_4_loc_empty_n == 1'b0) | (1'b0 == HwReg_width_cast9_loc_empty_n) | (1'b0 == HwReg_height_cast8_loc_empty_n)) & (1'b1 == ap_CS_fsm_state1))) begin
        tmp_4_loc_out_write = 1'b1;
    end else begin
        tmp_4_loc_out_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0) | (tmp_4_loc_out_full_n == 1'b0) | (1'b0 == HwReg_height_cast8_loc_out_full_n) | (tmp_4_loc_empty_n == 1'b0) | (1'b0 == HwReg_width_cast9_loc_empty_n) | (1'b0 == HwReg_height_cast8_loc_empty_n)) & (1'b1 == ap_CS_fsm_state1))) begin
        tmp_4_loc_read = 1'b1;
    end else begin
        tmp_4_loc_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0) | (tmp_4_loc_out_full_n == 1'b0) | (1'b0 == HwReg_height_cast8_loc_out_full_n) | (tmp_4_loc_empty_n == 1'b0) | (1'b0 == HwReg_width_cast9_loc_empty_n) | (1'b0 == HwReg_height_cast8_loc_empty_n)) & (1'b1 == ap_CS_fsm_state1) & (tmp_34_i_i_fu_1865_p2 == 1'd1) & (tmp_25_i_i_fu_1859_p2 == 1'd0) & (tmp_21_i_i_fu_1853_p2 == 1'd0) & (icmp7_fu_1847_p2 == 1'd0) & (icmp5_fu_1825_p2 == 1'd0) & (icmp2_fu_1803_p2 == 1'd0) & (tmp_6_i_i_fu_1781_p2 == 1'd0) & (tmp_i_i_151_fu_1775_p2 == 1'd0) & (icmp1_fu_1769_p2 == 1'd0) & (tmp_i_i_fu_1747_p2 == 1'd0) & (icmp_fu_1741_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0) | (tmp_4_loc_out_full_n == 1'b0) | (1'b0 == HwReg_height_cast8_loc_out_full_n) | (tmp_4_loc_empty_n == 1'b0) | (1'b0 == HwReg_width_cast9_loc_empty_n) | (1'b0 == HwReg_height_cast8_loc_empty_n)) & (1'b1 == ap_CS_fsm_state1) & (tmp_25_i_i_fu_1859_p2 == 1'd1) & (tmp_21_i_i_fu_1853_p2 == 1'd0) & (icmp7_fu_1847_p2 == 1'd0) & (icmp5_fu_1825_p2 == 1'd0) & (icmp2_fu_1803_p2 == 1'd0) & (tmp_6_i_i_fu_1781_p2 == 1'd0) & (tmp_i_i_151_fu_1775_p2 == 1'd0) & (icmp1_fu_1769_p2 == 1'd0) & (tmp_i_i_fu_1747_p2 == 1'd0) & (icmp_fu_1741_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state29;
            end else if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0) | (tmp_4_loc_out_full_n == 1'b0) | (1'b0 == HwReg_height_cast8_loc_out_full_n) | (tmp_4_loc_empty_n == 1'b0) | (1'b0 == HwReg_width_cast9_loc_empty_n) | (1'b0 == HwReg_height_cast8_loc_empty_n)) & (1'b1 == ap_CS_fsm_state1) & (icmp5_fu_1825_p2 == 1'd1) & (icmp2_fu_1803_p2 == 1'd0) & (tmp_6_i_i_fu_1781_p2 == 1'd0) & (tmp_i_i_151_fu_1775_p2 == 1'd0) & (icmp1_fu_1769_p2 == 1'd0) & (tmp_i_i_fu_1747_p2 == 1'd0) & (icmp_fu_1741_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state42;
            end else if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0) | (tmp_4_loc_out_full_n == 1'b0) | (1'b0 == HwReg_height_cast8_loc_out_full_n) | (tmp_4_loc_empty_n == 1'b0) | (1'b0 == HwReg_width_cast9_loc_empty_n) | (1'b0 == HwReg_height_cast8_loc_empty_n)) & (1'b1 == ap_CS_fsm_state1) & (icmp2_fu_1803_p2 == 1'd1) & (tmp_6_i_i_fu_1781_p2 == 1'd0) & (tmp_i_i_151_fu_1775_p2 == 1'd0) & (icmp1_fu_1769_p2 == 1'd0) & (tmp_i_i_fu_1747_p2 == 1'd0) & (icmp_fu_1741_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state68;
            end else if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0) | (tmp_4_loc_out_full_n == 1'b0) | (1'b0 == HwReg_height_cast8_loc_out_full_n) | (tmp_4_loc_empty_n == 1'b0) | (1'b0 == HwReg_width_cast9_loc_empty_n) | (1'b0 == HwReg_height_cast8_loc_empty_n)) & (1'b1 == ap_CS_fsm_state1) & ((icmp_fu_1741_p2 == 1'd1) | ((tmp_i_i_fu_1747_p2 == 1'd1) | ((icmp1_fu_1769_p2 == 1'd1) | ((tmp_i_i_151_fu_1775_p2 == 1'd1) | ((tmp_6_i_i_fu_1781_p2 == 1'd1) | ((((tmp_21_i_i_fu_1853_p2 == 1'd1) & (icmp5_fu_1825_p2 == 1'd0) & (icmp2_fu_1803_p2 == 1'd0)) | ((tmp_34_i_i_fu_1865_p2 == 1'd0) & (tmp_25_i_i_fu_1859_p2 == 1'd0) & (icmp5_fu_1825_p2 == 1'd0) & (icmp2_fu_1803_p2 == 1'd0))) | ((icmp7_fu_1847_p2 == 1'd1) & (icmp5_fu_1825_p2 == 1'd0) & (icmp2_fu_1803_p2 == 1'd0)))))))))) begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            if (((1'b1 == ap_CS_fsm_state19) & ((icmp_fu_1741_p2 == 1'd1) | ((tmp_i_i_fu_1747_p2 == 1'd1) | ((icmp1_fu_1769_p2 == 1'd1) | ((tmp_i_i_151_fu_1775_p2 == 1'd1) | ((tmp_6_i_i_fu_1781_p2 == 1'd1) | ((icmp2_fu_1803_p2 == 1'd1) | (((((((exitcond2_i_i_fu_1996_p2 == 1'd1) & (icmp5_fu_1825_p2 == 1'd1)) | ((exitcond6_i_i_fu_1977_p2 == 1'd1) & (icmp5_fu_1825_p2 == 1'd0))) | ((tmp_34_i_i_fu_1865_p2 == 1'd0) & (icmp5_fu_1825_p2 == 1'd0))) | ((tmp_25_i_i_fu_1859_p2 == 1'd1) & (icmp5_fu_1825_p2 == 1'd0))) | ((tmp_21_i_i_fu_1853_p2 == 1'd1) & (icmp5_fu_1825_p2 == 1'd0))) | ((icmp7_fu_1847_p2 == 1'd1) & (icmp5_fu_1825_p2 == 1'd0))))))))))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else if (((1'b1 == ap_CS_fsm_state19) & (icmp5_fu_1825_p2 == 1'd1) & (exitcond2_i_i_fu_1996_p2 == 1'd0) & (icmp2_fu_1803_p2 == 1'd0) & (tmp_6_i_i_fu_1781_p2 == 1'd0) & (tmp_i_i_151_fu_1775_p2 == 1'd0) & (icmp1_fu_1769_p2 == 1'd0) & (tmp_i_i_fu_1747_p2 == 1'd0) & (icmp_fu_1741_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((~((ap_enable_reg_pp0_iter0 == 1'b1) & (exitcond_reg_3706 == 1'd1) & (1'b0 == ap_block_pp0_stage2_subdone)) & (1'b0 == ap_block_pp0_stage2_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (exitcond_reg_3706 == 1'd1) & (1'b0 == ap_block_pp0_stage2_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            if (((1'b1 == ap_CS_fsm_state30) & (exitcond4_i_i_fu_2284_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        ap_ST_fsm_pp1_stage0 : begin
            if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        ap_ST_fsm_pp1_stage1 : begin
            if ((1'b0 == ap_block_pp1_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage1;
            end
        end
        ap_ST_fsm_pp1_stage2 : begin
            if ((~((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage2_subdone) & (exitcond1_reg_3834 == 1'd1)) & (1'b0 == ap_block_pp1_stage2_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage3;
            end else if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage2_subdone) & (exitcond1_reg_3834 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state41;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage2;
            end
        end
        ap_ST_fsm_pp1_stage3 : begin
            if ((1'b0 == ap_block_pp1_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage3;
            end
        end
        ap_ST_fsm_pp1_stage4 : begin
            if ((1'b0 == ap_block_pp1_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage4;
            end
        end
        ap_ST_fsm_pp1_stage5 : begin
            if ((1'b0 == ap_block_pp1_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage5;
            end
        end
        ap_ST_fsm_pp1_stage6 : begin
            if ((1'b0 == ap_block_pp1_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage6;
            end
        end
        ap_ST_fsm_pp1_stage7 : begin
            if ((1'b0 == ap_block_pp1_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage7;
            end
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state42 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        ap_ST_fsm_state43 : begin
            ap_NS_fsm = ap_ST_fsm_state44;
        end
        ap_ST_fsm_state44 : begin
            ap_NS_fsm = ap_ST_fsm_state45;
        end
        ap_ST_fsm_state45 : begin
            ap_NS_fsm = ap_ST_fsm_state46;
        end
        ap_ST_fsm_state46 : begin
            ap_NS_fsm = ap_ST_fsm_state47;
        end
        ap_ST_fsm_state47 : begin
            ap_NS_fsm = ap_ST_fsm_state48;
        end
        ap_ST_fsm_state48 : begin
            ap_NS_fsm = ap_ST_fsm_state49;
        end
        ap_ST_fsm_state49 : begin
            ap_NS_fsm = ap_ST_fsm_state50;
        end
        ap_ST_fsm_state50 : begin
            ap_NS_fsm = ap_ST_fsm_state51;
        end
        ap_ST_fsm_state51 : begin
            ap_NS_fsm = ap_ST_fsm_state52;
        end
        ap_ST_fsm_state52 : begin
            ap_NS_fsm = ap_ST_fsm_state53;
        end
        ap_ST_fsm_state53 : begin
            ap_NS_fsm = ap_ST_fsm_state54;
        end
        ap_ST_fsm_state54 : begin
            ap_NS_fsm = ap_ST_fsm_state55;
        end
        ap_ST_fsm_state55 : begin
            ap_NS_fsm = ap_ST_fsm_state56;
        end
        ap_ST_fsm_state56 : begin
            ap_NS_fsm = ap_ST_fsm_state57;
        end
        ap_ST_fsm_state57 : begin
            ap_NS_fsm = ap_ST_fsm_state58;
        end
        ap_ST_fsm_state58 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_pp2_stage0 : begin
            if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end
        end
        ap_ST_fsm_pp2_stage1 : begin
            if ((1'b0 == ap_block_pp2_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage1;
            end
        end
        ap_ST_fsm_pp2_stage2 : begin
            if ((~((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage2_subdone) & (exitcond2_reg_4044 == 1'd1)) & (1'b0 == ap_block_pp2_stage2_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage3;
            end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage2_subdone) & (exitcond2_reg_4044 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state67;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage2;
            end
        end
        ap_ST_fsm_pp2_stage3 : begin
            if ((1'b0 == ap_block_pp2_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage3;
            end
        end
        ap_ST_fsm_pp2_stage4 : begin
            if ((1'b0 == ap_block_pp2_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage4;
            end
        end
        ap_ST_fsm_pp2_stage5 : begin
            if ((1'b0 == ap_block_pp2_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage5;
            end
        end
        ap_ST_fsm_state67 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state68 : begin
            ap_NS_fsm = ap_ST_fsm_state69;
        end
        ap_ST_fsm_state69 : begin
            if (((1'b1 == ap_CS_fsm_state69) & (exitcond1_i_i_fu_3062_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage0;
            end
        end
        ap_ST_fsm_pp3_stage0 : begin
            if ((1'b0 == ap_block_pp3_stage0_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage0;
            end
        end
        ap_ST_fsm_pp3_stage1 : begin
            if ((1'b0 == ap_block_pp3_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage1;
            end
        end
        ap_ST_fsm_pp3_stage2 : begin
            if ((~((ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage2_subdone) & (exitcond3_reg_4242 == 1'd1)) & (1'b0 == ap_block_pp3_stage2_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage3;
            end else if (((ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage2_subdone) & (exitcond3_reg_4242 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state80;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage2;
            end
        end
        ap_ST_fsm_pp3_stage3 : begin
            if ((1'b0 == ap_block_pp3_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage3;
            end
        end
        ap_ST_fsm_pp3_stage4 : begin
            if ((1'b0 == ap_block_pp3_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage4;
            end
        end
        ap_ST_fsm_pp3_stage5 : begin
            if ((1'b0 == ap_block_pp3_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage5;
            end
        end
        ap_ST_fsm_pp3_stage6 : begin
            if ((1'b0 == ap_block_pp3_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage6;
            end
        end
        ap_ST_fsm_pp3_stage7 : begin
            if ((1'b0 == ap_block_pp3_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage7;
            end
        end
        ap_ST_fsm_state80 : begin
            ap_NS_fsm = ap_ST_fsm_state69;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign HwReg_height_cast8_loc_out_din = HwReg_height_cast8_loc_dout;

assign StrmMPix_V_val_0_V0_status = (StrmMPix_V_val_5_V_empty_n & StrmMPix_V_val_4_V_empty_n & StrmMPix_V_val_3_V_empty_n & StrmMPix_V_val_2_V_empty_n & StrmMPix_V_val_1_V_empty_n & StrmMPix_V_val_0_V_empty_n);

assign StrmMPix_V_val_0_V_read = StrmMPix_V_val_0_V0_update;

assign StrmMPix_V_val_1_V_read = StrmMPix_V_val_0_V0_update;

assign StrmMPix_V_val_2_V_read = StrmMPix_V_val_0_V0_update;

assign StrmMPix_V_val_3_V_read = StrmMPix_V_val_0_V0_update;

assign StrmMPix_V_val_4_V_read = StrmMPix_V_val_0_V0_update;

assign StrmMPix_V_val_5_V_read = StrmMPix_V_val_0_V0_update;

assign VideoFormat_off1_i_i_fu_1753_p2 = ($signed(tmp_fu_1721_p1) + $signed(8'd241));

assign VideoFormat_off2_i_i_fu_1787_p2 = ($signed(tmp_fu_1721_p1) + $signed(8'd238));

assign VideoFormat_off3_i_i_fu_1809_p2 = ($signed(tmp_fu_1721_p1) + $signed(8'd234));

assign VideoFormat_off4_i_i_fu_1831_p2 = ($signed(tmp_fu_1721_p1) + $signed(8'd236));

assign VideoFormat_off_i_i_fu_1725_p2 = ($signed(8'd246) + $signed(tmp_fu_1721_p1));

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_pp1_stage0 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_pp1_stage1 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_pp1_stage2 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_pp1_stage3 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_pp1_stage4 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_pp1_stage5 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_pp1_stage6 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_pp1_stage7 = ap_CS_fsm[32'd35];

assign ap_CS_fsm_pp2_stage0 = ap_CS_fsm[32'd54];

assign ap_CS_fsm_pp2_stage1 = ap_CS_fsm[32'd55];

assign ap_CS_fsm_pp2_stage2 = ap_CS_fsm[32'd56];

assign ap_CS_fsm_pp2_stage3 = ap_CS_fsm[32'd57];

assign ap_CS_fsm_pp2_stage4 = ap_CS_fsm[32'd58];

assign ap_CS_fsm_pp2_stage5 = ap_CS_fsm[32'd59];

assign ap_CS_fsm_pp3_stage0 = ap_CS_fsm[32'd63];

assign ap_CS_fsm_pp3_stage1 = ap_CS_fsm[32'd64];

assign ap_CS_fsm_pp3_stage2 = ap_CS_fsm[32'd65];

assign ap_CS_fsm_pp3_stage3 = ap_CS_fsm[32'd66];

assign ap_CS_fsm_pp3_stage4 = ap_CS_fsm[32'd67];

assign ap_CS_fsm_pp3_stage5 = ap_CS_fsm[32'd68];

assign ap_CS_fsm_pp3_stage6 = ap_CS_fsm[32'd69];

assign ap_CS_fsm_pp3_stage7 = ap_CS_fsm[32'd70];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state41 = ap_CS_fsm[32'd36];

assign ap_CS_fsm_state42 = ap_CS_fsm[32'd37];

assign ap_CS_fsm_state57 = ap_CS_fsm[32'd52];

assign ap_CS_fsm_state58 = ap_CS_fsm[32'd53];

assign ap_CS_fsm_state67 = ap_CS_fsm[32'd60];

assign ap_CS_fsm_state68 = ap_CS_fsm[32'd61];

assign ap_CS_fsm_state69 = ap_CS_fsm[32'd62];

assign ap_CS_fsm_state80 = ap_CS_fsm[32'd71];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_predicate_op255_read_state26 == 1'b1) & (1'b0 == StrmMPix_V_val_0_V0_status) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_predicate_op255_read_state26 == 1'b1) & (1'b0 == StrmMPix_V_val_0_V0_status) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage1_01001 = (((bytes_plane0_V_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (exitcond_reg_3706_pp0_iter1_reg == 1'd0)) | ((ap_predicate_op210_read_state21 == 1'b1) & (1'b0 == StrmMPix_V_val_0_V0_status) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage1_11001 = (((bytes_plane0_V_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (exitcond_reg_3706_pp0_iter1_reg == 1'd0)) | ((ap_predicate_op210_read_state21 == 1'b1) & (1'b0 == StrmMPix_V_val_0_V0_status) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage1_subdone = (((bytes_plane0_V_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (exitcond_reg_3706_pp0_iter1_reg == 1'd0)) | ((ap_predicate_op210_read_state21 == 1'b1) & (1'b0 == StrmMPix_V_val_0_V0_status) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage2_11001 = ((ap_predicate_op223_read_state22 == 1'b1) & (1'b0 == StrmMPix_V_val_0_V0_status) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage2_subdone = ((ap_predicate_op223_read_state22 == 1'b1) & (1'b0 == StrmMPix_V_val_0_V0_status) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage3_11001 = ((ap_predicate_op231_read_state23 == 1'b1) & (1'b0 == StrmMPix_V_val_0_V0_status) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage3_subdone = ((ap_predicate_op231_read_state23 == 1'b1) & (1'b0 == StrmMPix_V_val_0_V0_status) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage4_11001 = ((ap_predicate_op239_read_state24 == 1'b1) & (1'b0 == StrmMPix_V_val_0_V0_status) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage4_subdone = ((ap_predicate_op239_read_state24 == 1'b1) & (1'b0 == StrmMPix_V_val_0_V0_status) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage5_11001 = ((ap_predicate_op248_read_state25 == 1'b1) & (1'b0 == StrmMPix_V_val_0_V0_status) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage5_subdone = ((ap_predicate_op248_read_state25 == 1'b1) & (1'b0 == StrmMPix_V_val_0_V0_status) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

assign ap_block_pp1_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp1_stage0_11001 = ((ap_predicate_op392_read_state39 == 1'b1) & (1'b0 == StrmMPix_V_val_0_V0_status) & (ap_enable_reg_pp1_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp1_stage0_subdone = ((ap_predicate_op392_read_state39 == 1'b1) & (1'b0 == StrmMPix_V_val_0_V0_status) & (ap_enable_reg_pp1_iter1 == 1'b1));
end

assign ap_block_pp1_stage1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp1_stage1_01001 = (((bytes_plane0_V_V_full_n == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (exitcond1_reg_3834_pp1_iter1_reg == 1'd0)) | ((ap_predicate_op319_read_state32 == 1'b1) & (1'b0 == StrmMPix_V_val_0_V0_status) & (ap_enable_reg_pp1_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp1_stage1_11001 = (((bytes_plane0_V_V_full_n == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (exitcond1_reg_3834_pp1_iter1_reg == 1'd0)) | ((ap_predicate_op319_read_state32 == 1'b1) & (1'b0 == StrmMPix_V_val_0_V0_status) & (ap_enable_reg_pp1_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp1_stage1_subdone = (((bytes_plane0_V_V_full_n == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (exitcond1_reg_3834_pp1_iter1_reg == 1'd0)) | ((ap_predicate_op319_read_state32 == 1'b1) & (1'b0 == StrmMPix_V_val_0_V0_status) & (ap_enable_reg_pp1_iter0 == 1'b1)));
end

assign ap_block_pp1_stage2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp1_stage2_11001 = ((ap_predicate_op332_read_state33 == 1'b1) & (1'b0 == StrmMPix_V_val_0_V0_status) & (ap_enable_reg_pp1_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp1_stage2_subdone = ((ap_predicate_op332_read_state33 == 1'b1) & (1'b0 == StrmMPix_V_val_0_V0_status) & (ap_enable_reg_pp1_iter0 == 1'b1));
end

assign ap_block_pp1_stage3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp1_stage3_11001 = ((ap_predicate_op342_read_state34 == 1'b1) & (1'b0 == StrmMPix_V_val_0_V0_status) & (ap_enable_reg_pp1_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp1_stage3_subdone = ((ap_predicate_op342_read_state34 == 1'b1) & (1'b0 == StrmMPix_V_val_0_V0_status) & (ap_enable_reg_pp1_iter0 == 1'b1));
end

assign ap_block_pp1_stage4 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp1_stage4_11001 = ((ap_predicate_op352_read_state35 == 1'b1) & (1'b0 == StrmMPix_V_val_0_V0_status) & (ap_enable_reg_pp1_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp1_stage4_subdone = ((ap_predicate_op352_read_state35 == 1'b1) & (1'b0 == StrmMPix_V_val_0_V0_status) & (ap_enable_reg_pp1_iter0 == 1'b1));
end

assign ap_block_pp1_stage5 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp1_stage5_11001 = ((ap_predicate_op362_read_state36 == 1'b1) & (1'b0 == StrmMPix_V_val_0_V0_status) & (ap_enable_reg_pp1_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp1_stage5_subdone = ((ap_predicate_op362_read_state36 == 1'b1) & (1'b0 == StrmMPix_V_val_0_V0_status) & (ap_enable_reg_pp1_iter0 == 1'b1));
end

assign ap_block_pp1_stage6 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp1_stage6_11001 = ((ap_predicate_op372_read_state37 == 1'b1) & (1'b0 == StrmMPix_V_val_0_V0_status) & (ap_enable_reg_pp1_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp1_stage6_subdone = ((ap_predicate_op372_read_state37 == 1'b1) & (1'b0 == StrmMPix_V_val_0_V0_status) & (ap_enable_reg_pp1_iter0 == 1'b1));
end

assign ap_block_pp1_stage7 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp1_stage7_11001 = ((ap_predicate_op383_read_state38 == 1'b1) & (1'b0 == StrmMPix_V_val_0_V0_status) & (ap_enable_reg_pp1_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp1_stage7_subdone = ((ap_predicate_op383_read_state38 == 1'b1) & (1'b0 == StrmMPix_V_val_0_V0_status) & (ap_enable_reg_pp1_iter0 == 1'b1));
end

assign ap_block_pp2_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp2_stage0_11001 = ((ap_predicate_op532_read_state65 == 1'b1) & (1'b0 == StrmMPix_V_val_0_V0_status) & (ap_enable_reg_pp2_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp2_stage0_subdone = ((ap_predicate_op532_read_state65 == 1'b1) & (1'b0 == StrmMPix_V_val_0_V0_status) & (ap_enable_reg_pp2_iter1 == 1'b1));
end

assign ap_block_pp2_stage1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp2_stage1_01001 = (((ap_enable_reg_pp2_iter1 == 1'b1) & ((bytes_plane0_V_V_full_n == 1'b0) | ((ap_predicate_op566_write_state66 == 1'b1) & (bytes_plane1_V_V_full_n == 1'b0)))) | ((ap_predicate_op467_read_state60 == 1'b1) & (1'b0 == StrmMPix_V_val_0_V0_status) & (ap_enable_reg_pp2_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp2_stage1_11001 = (((ap_enable_reg_pp2_iter1 == 1'b1) & ((bytes_plane0_V_V_full_n == 1'b0) | ((ap_predicate_op566_write_state66 == 1'b1) & (bytes_plane1_V_V_full_n == 1'b0)))) | ((ap_predicate_op467_read_state60 == 1'b1) & (1'b0 == StrmMPix_V_val_0_V0_status) & (ap_enable_reg_pp2_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp2_stage1_subdone = (((ap_enable_reg_pp2_iter1 == 1'b1) & ((bytes_plane0_V_V_full_n == 1'b0) | ((ap_predicate_op566_write_state66 == 1'b1) & (bytes_plane1_V_V_full_n == 1'b0)))) | ((ap_predicate_op467_read_state60 == 1'b1) & (1'b0 == StrmMPix_V_val_0_V0_status) & (ap_enable_reg_pp2_iter0 == 1'b1)));
end

assign ap_block_pp2_stage2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp2_stage2_11001 = ((ap_predicate_op484_read_state61 == 1'b1) & (1'b0 == StrmMPix_V_val_0_V0_status) & (ap_enable_reg_pp2_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp2_stage2_subdone = ((ap_predicate_op484_read_state61 == 1'b1) & (1'b0 == StrmMPix_V_val_0_V0_status) & (ap_enable_reg_pp2_iter0 == 1'b1));
end

assign ap_block_pp2_stage3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp2_stage3_11001 = ((ap_predicate_op496_read_state62 == 1'b1) & (1'b0 == StrmMPix_V_val_0_V0_status) & (ap_enable_reg_pp2_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp2_stage3_subdone = ((ap_predicate_op496_read_state62 == 1'b1) & (1'b0 == StrmMPix_V_val_0_V0_status) & (ap_enable_reg_pp2_iter0 == 1'b1));
end

assign ap_block_pp2_stage4 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp2_stage4_11001 = ((ap_predicate_op508_read_state63 == 1'b1) & (1'b0 == StrmMPix_V_val_0_V0_status) & (ap_enable_reg_pp2_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp2_stage4_subdone = ((ap_predicate_op508_read_state63 == 1'b1) & (1'b0 == StrmMPix_V_val_0_V0_status) & (ap_enable_reg_pp2_iter0 == 1'b1));
end

assign ap_block_pp2_stage5 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp2_stage5_11001 = ((ap_predicate_op521_read_state64 == 1'b1) & (1'b0 == StrmMPix_V_val_0_V0_status) & (ap_enable_reg_pp2_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp2_stage5_subdone = ((ap_predicate_op521_read_state64 == 1'b1) & (1'b0 == StrmMPix_V_val_0_V0_status) & (ap_enable_reg_pp2_iter0 == 1'b1));
end

assign ap_block_pp3_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp3_stage0_11001 = ((ap_predicate_op739_read_state78 == 1'b1) & (1'b0 == StrmMPix_V_val_0_V0_status) & (ap_enable_reg_pp3_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp3_stage0_subdone = ((ap_predicate_op739_read_state78 == 1'b1) & (1'b0 == StrmMPix_V_val_0_V0_status) & (ap_enable_reg_pp3_iter1 == 1'b1));
end

assign ap_block_pp3_stage1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp3_stage1_01001 = (((ap_enable_reg_pp3_iter1 == 1'b1) & ((bytes_plane0_V_V_full_n == 1'b0) | ((ap_predicate_op765_write_state79 == 1'b1) & (bytes_plane1_V_V_full_n == 1'b0)))) | ((ap_predicate_op626_read_state71 == 1'b1) & (1'b0 == StrmMPix_V_val_0_V0_status) & (ap_enable_reg_pp3_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp3_stage1_11001 = (((ap_enable_reg_pp3_iter1 == 1'b1) & ((bytes_plane0_V_V_full_n == 1'b0) | ((ap_predicate_op765_write_state79 == 1'b1) & (bytes_plane1_V_V_full_n == 1'b0)))) | ((ap_predicate_op626_read_state71 == 1'b1) & (1'b0 == StrmMPix_V_val_0_V0_status) & (ap_enable_reg_pp3_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp3_stage1_subdone = (((ap_enable_reg_pp3_iter1 == 1'b1) & ((bytes_plane0_V_V_full_n == 1'b0) | ((ap_predicate_op765_write_state79 == 1'b1) & (bytes_plane1_V_V_full_n == 1'b0)))) | ((ap_predicate_op626_read_state71 == 1'b1) & (1'b0 == StrmMPix_V_val_0_V0_status) & (ap_enable_reg_pp3_iter0 == 1'b1)));
end

assign ap_block_pp3_stage2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp3_stage2_11001 = ((ap_predicate_op643_read_state72 == 1'b1) & (1'b0 == StrmMPix_V_val_0_V0_status) & (ap_enable_reg_pp3_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp3_stage2_subdone = ((ap_predicate_op643_read_state72 == 1'b1) & (1'b0 == StrmMPix_V_val_0_V0_status) & (ap_enable_reg_pp3_iter0 == 1'b1));
end

assign ap_block_pp3_stage3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp3_stage3_11001 = ((ap_predicate_op659_read_state73 == 1'b1) & (1'b0 == StrmMPix_V_val_0_V0_status) & (ap_enable_reg_pp3_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp3_stage3_subdone = ((ap_predicate_op659_read_state73 == 1'b1) & (1'b0 == StrmMPix_V_val_0_V0_status) & (ap_enable_reg_pp3_iter0 == 1'b1));
end

assign ap_block_pp3_stage4 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp3_stage4_11001 = ((ap_predicate_op675_read_state74 == 1'b1) & (1'b0 == StrmMPix_V_val_0_V0_status) & (ap_enable_reg_pp3_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp3_stage4_subdone = ((ap_predicate_op675_read_state74 == 1'b1) & (1'b0 == StrmMPix_V_val_0_V0_status) & (ap_enable_reg_pp3_iter0 == 1'b1));
end

assign ap_block_pp3_stage5 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp3_stage5_11001 = ((ap_predicate_op691_read_state75 == 1'b1) & (1'b0 == StrmMPix_V_val_0_V0_status) & (ap_enable_reg_pp3_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp3_stage5_subdone = ((ap_predicate_op691_read_state75 == 1'b1) & (1'b0 == StrmMPix_V_val_0_V0_status) & (ap_enable_reg_pp3_iter0 == 1'b1));
end

assign ap_block_pp3_stage6 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp3_stage6_11001 = ((ap_predicate_op707_read_state76 == 1'b1) & (1'b0 == StrmMPix_V_val_0_V0_status) & (ap_enable_reg_pp3_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp3_stage6_subdone = ((ap_predicate_op707_read_state76 == 1'b1) & (1'b0 == StrmMPix_V_val_0_V0_status) & (ap_enable_reg_pp3_iter0 == 1'b1));
end

assign ap_block_pp3_stage7 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp3_stage7_11001 = ((ap_predicate_op724_read_state77 == 1'b1) & (1'b0 == StrmMPix_V_val_0_V0_status) & (ap_enable_reg_pp3_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp3_stage7_subdone = ((ap_predicate_op724_read_state77 == 1'b1) & (1'b0 == StrmMPix_V_val_0_V0_status) & (ap_enable_reg_pp3_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_state1 = ((ap_done_reg == 1'b1) | (ap_start == 1'b0) | (tmp_4_loc_out_full_n == 1'b0) | (1'b0 == HwReg_height_cast8_loc_out_full_n) | (tmp_4_loc_empty_n == 1'b0) | (1'b0 == HwReg_width_cast9_loc_empty_n) | (1'b0 == HwReg_height_cast8_loc_empty_n));
end

assign ap_block_state20_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state21_pp0_stage1_iter0 = ((ap_predicate_op210_read_state21 == 1'b1) & (1'b0 == StrmMPix_V_val_0_V0_status));
end

always @ (*) begin
    ap_block_state22_pp0_stage2_iter0 = ((ap_predicate_op223_read_state22 == 1'b1) & (1'b0 == StrmMPix_V_val_0_V0_status));
end

always @ (*) begin
    ap_block_state23_pp0_stage3_iter0 = ((ap_predicate_op231_read_state23 == 1'b1) & (1'b0 == StrmMPix_V_val_0_V0_status));
end

always @ (*) begin
    ap_block_state24_pp0_stage4_iter0 = ((ap_predicate_op239_read_state24 == 1'b1) & (1'b0 == StrmMPix_V_val_0_V0_status));
end

always @ (*) begin
    ap_block_state25_pp0_stage5_iter0 = ((ap_predicate_op248_read_state25 == 1'b1) & (1'b0 == StrmMPix_V_val_0_V0_status));
end

always @ (*) begin
    ap_block_state26_pp0_stage0_iter1 = ((ap_predicate_op255_read_state26 == 1'b1) & (1'b0 == StrmMPix_V_val_0_V0_status));
end

always @ (*) begin
    ap_block_state27_pp0_stage1_iter1 = ((bytes_plane0_V_V_full_n == 1'b0) & (exitcond_reg_3706_pp0_iter1_reg == 1'd0));
end

assign ap_block_state31_pp1_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state32_pp1_stage1_iter0 = ((ap_predicate_op319_read_state32 == 1'b1) & (1'b0 == StrmMPix_V_val_0_V0_status));
end

always @ (*) begin
    ap_block_state33_pp1_stage2_iter0 = ((ap_predicate_op332_read_state33 == 1'b1) & (1'b0 == StrmMPix_V_val_0_V0_status));
end

always @ (*) begin
    ap_block_state34_pp1_stage3_iter0 = ((ap_predicate_op342_read_state34 == 1'b1) & (1'b0 == StrmMPix_V_val_0_V0_status));
end

always @ (*) begin
    ap_block_state35_pp1_stage4_iter0 = ((ap_predicate_op352_read_state35 == 1'b1) & (1'b0 == StrmMPix_V_val_0_V0_status));
end

always @ (*) begin
    ap_block_state36_pp1_stage5_iter0 = ((ap_predicate_op362_read_state36 == 1'b1) & (1'b0 == StrmMPix_V_val_0_V0_status));
end

always @ (*) begin
    ap_block_state37_pp1_stage6_iter0 = ((ap_predicate_op372_read_state37 == 1'b1) & (1'b0 == StrmMPix_V_val_0_V0_status));
end

always @ (*) begin
    ap_block_state38_pp1_stage7_iter0 = ((ap_predicate_op383_read_state38 == 1'b1) & (1'b0 == StrmMPix_V_val_0_V0_status));
end

always @ (*) begin
    ap_block_state39_pp1_stage0_iter1 = ((ap_predicate_op392_read_state39 == 1'b1) & (1'b0 == StrmMPix_V_val_0_V0_status));
end

always @ (*) begin
    ap_block_state40_pp1_stage1_iter1 = ((bytes_plane0_V_V_full_n == 1'b0) & (exitcond1_reg_3834_pp1_iter1_reg == 1'd0));
end

assign ap_block_state59_pp2_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state60_pp2_stage1_iter0 = ((ap_predicate_op467_read_state60 == 1'b1) & (1'b0 == StrmMPix_V_val_0_V0_status));
end

always @ (*) begin
    ap_block_state61_pp2_stage2_iter0 = ((ap_predicate_op484_read_state61 == 1'b1) & (1'b0 == StrmMPix_V_val_0_V0_status));
end

always @ (*) begin
    ap_block_state62_pp2_stage3_iter0 = ((ap_predicate_op496_read_state62 == 1'b1) & (1'b0 == StrmMPix_V_val_0_V0_status));
end

always @ (*) begin
    ap_block_state63_pp2_stage4_iter0 = ((ap_predicate_op508_read_state63 == 1'b1) & (1'b0 == StrmMPix_V_val_0_V0_status));
end

always @ (*) begin
    ap_block_state64_pp2_stage5_iter0 = ((ap_predicate_op521_read_state64 == 1'b1) & (1'b0 == StrmMPix_V_val_0_V0_status));
end

always @ (*) begin
    ap_block_state65_pp2_stage0_iter1 = ((ap_predicate_op532_read_state65 == 1'b1) & (1'b0 == StrmMPix_V_val_0_V0_status));
end

always @ (*) begin
    ap_block_state66_pp2_stage1_iter1 = ((bytes_plane0_V_V_full_n == 1'b0) | ((ap_predicate_op566_write_state66 == 1'b1) & (bytes_plane1_V_V_full_n == 1'b0)));
end

assign ap_block_state70_pp3_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state71_pp3_stage1_iter0 = ((ap_predicate_op626_read_state71 == 1'b1) & (1'b0 == StrmMPix_V_val_0_V0_status));
end

always @ (*) begin
    ap_block_state72_pp3_stage2_iter0 = ((ap_predicate_op643_read_state72 == 1'b1) & (1'b0 == StrmMPix_V_val_0_V0_status));
end

always @ (*) begin
    ap_block_state73_pp3_stage3_iter0 = ((ap_predicate_op659_read_state73 == 1'b1) & (1'b0 == StrmMPix_V_val_0_V0_status));
end

always @ (*) begin
    ap_block_state74_pp3_stage4_iter0 = ((ap_predicate_op675_read_state74 == 1'b1) & (1'b0 == StrmMPix_V_val_0_V0_status));
end

always @ (*) begin
    ap_block_state75_pp3_stage5_iter0 = ((ap_predicate_op691_read_state75 == 1'b1) & (1'b0 == StrmMPix_V_val_0_V0_status));
end

always @ (*) begin
    ap_block_state76_pp3_stage6_iter0 = ((ap_predicate_op707_read_state76 == 1'b1) & (1'b0 == StrmMPix_V_val_0_V0_status));
end

always @ (*) begin
    ap_block_state77_pp3_stage7_iter0 = ((ap_predicate_op724_read_state77 == 1'b1) & (1'b0 == StrmMPix_V_val_0_V0_status));
end

always @ (*) begin
    ap_block_state78_pp3_stage0_iter1 = ((ap_predicate_op739_read_state78 == 1'b1) & (1'b0 == StrmMPix_V_val_0_V0_status));
end

always @ (*) begin
    ap_block_state79_pp3_stage1_iter1 = ((bytes_plane0_V_V_full_n == 1'b0) | ((ap_predicate_op765_write_state79 == 1'b1) & (bytes_plane1_V_V_full_n == 1'b0)));
end

always @ (*) begin
    ap_condition_1066 = ((1'b1 == ap_CS_fsm_pp1_stage7) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage7_11001));
end

always @ (*) begin
    ap_condition_1094 = ((1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage7_11001));
end

always @ (*) begin
    ap_condition_1177 = ((1'b1 == ap_CS_fsm_pp2_stage5) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage5_11001));
end

always @ (*) begin
    ap_condition_3685 = ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (or_cond3_i_i_reg_3719 == 1'd1));
end

always @ (*) begin
    ap_condition_3688 = ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (or_cond3_i_i_reg_3719 == 1'd0));
end

always @ (*) begin
    ap_condition_3692 = ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (or_cond3_1_i_i_reg_3723 == 1'd1));
end

always @ (*) begin
    ap_condition_3695 = ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_cond3_1_i_i_reg_3723 == 1'd0));
end

always @ (*) begin
    ap_condition_3699 = ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_cond3_2_i_i_reg_3742 == 1'd1));
end

always @ (*) begin
    ap_condition_3702 = ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (or_cond3_2_i_i_reg_3742 == 1'd0));
end

always @ (*) begin
    ap_condition_3709 = ((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (or_cond2_i_i_reg_3849 == 1'd1));
end

always @ (*) begin
    ap_condition_3712 = ((1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2) & (or_cond2_i_i_reg_3849 == 1'd0));
end

always @ (*) begin
    ap_condition_3716 = ((1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2) & (or_cond2_1_i_i_reg_3853 == 1'd1));
end

always @ (*) begin
    ap_condition_3719 = ((1'b0 == ap_block_pp1_stage3_11001) & (1'b1 == ap_CS_fsm_pp1_stage3) & (or_cond2_1_i_i_reg_3853 == 1'd0));
end

always @ (*) begin
    ap_condition_3723 = ((1'b0 == ap_block_pp1_stage3_11001) & (1'b1 == ap_CS_fsm_pp1_stage3) & (or_cond2_2_i_i_reg_3872 == 1'd1));
end

always @ (*) begin
    ap_condition_3726 = ((1'b0 == ap_block_pp1_stage4_11001) & (1'b1 == ap_CS_fsm_pp1_stage4) & (or_cond2_2_i_i_reg_3872 == 1'd0));
end

always @ (*) begin
    ap_condition_3730 = ((1'b0 == ap_block_pp1_stage4_11001) & (1'b1 == ap_CS_fsm_pp1_stage4) & (or_cond2_3_i_i_reg_3886 == 1'd1));
end

always @ (*) begin
    ap_condition_3733 = ((1'b1 == ap_CS_fsm_pp1_stage5) & (or_cond2_3_i_i_reg_3886 == 1'd0) & (1'b0 == ap_block_pp1_stage5_11001));
end

always @ (*) begin
    ap_condition_3737 = ((1'b1 == ap_CS_fsm_pp1_stage5) & (or_cond2_4_i_i_reg_3900 == 1'd1) & (1'b0 == ap_block_pp1_stage5_11001));
end

always @ (*) begin
    ap_condition_3740 = ((1'b1 == ap_CS_fsm_pp1_stage6) & (or_cond2_4_i_i_reg_3900 == 1'd0) & (1'b0 == ap_block_pp1_stage6_11001));
end

always @ (*) begin
    ap_condition_3747 = ((1'b1 == ap_CS_fsm_pp2_stage1) & (or_cond1_i_i_reg_4057 == 1'd1) & (1'b0 == ap_block_pp2_stage1_11001));
end

always @ (*) begin
    ap_condition_3750 = ((1'b1 == ap_CS_fsm_pp2_stage2) & (or_cond1_i_i_reg_4057 == 1'd0) & (1'b0 == ap_block_pp2_stage2_11001));
end

always @ (*) begin
    ap_condition_3754 = ((1'b1 == ap_CS_fsm_pp2_stage2) & (or_cond1_1_i_i_reg_4065 == 1'd1) & (1'b0 == ap_block_pp2_stage2_11001));
end

always @ (*) begin
    ap_condition_3757 = ((1'b1 == ap_CS_fsm_pp2_stage3) & (or_cond1_1_i_i_reg_4065 == 1'd0) & (1'b0 == ap_block_pp2_stage3_11001));
end

always @ (*) begin
    ap_condition_3761 = ((1'b1 == ap_CS_fsm_pp2_stage3) & (or_cond1_2_i_i_reg_4094 == 1'd1) & (1'b0 == ap_block_pp2_stage3_11001));
end

always @ (*) begin
    ap_condition_3764 = ((1'b1 == ap_CS_fsm_pp2_stage4) & (or_cond1_2_i_i_reg_4094 == 1'd0) & (1'b0 == ap_block_pp2_stage4_11001));
end

always @ (*) begin
    ap_condition_3771 = ((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (or_cond_i_i_reg_4257 == 1'd1));
end

always @ (*) begin
    ap_condition_3774 = ((1'b0 == ap_block_pp3_stage2_11001) & (1'b1 == ap_CS_fsm_pp3_stage2) & (or_cond_i_i_reg_4257 == 1'd0));
end

always @ (*) begin
    ap_condition_3778 = ((1'b0 == ap_block_pp3_stage2_11001) & (1'b1 == ap_CS_fsm_pp3_stage2) & (or_cond_1_i_i_reg_4265 == 1'd1));
end

always @ (*) begin
    ap_condition_3781 = ((1'b0 == ap_block_pp3_stage3_11001) & (1'b1 == ap_CS_fsm_pp3_stage3) & (or_cond_1_i_i_reg_4265 == 1'd0));
end

always @ (*) begin
    ap_condition_3785 = ((1'b0 == ap_block_pp3_stage3_11001) & (1'b1 == ap_CS_fsm_pp3_stage3) & (or_cond_2_i_i_reg_4294 == 1'd1));
end

always @ (*) begin
    ap_condition_3788 = ((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (or_cond_2_i_i_reg_4294 == 1'd0));
end

always @ (*) begin
    ap_condition_3792 = ((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (or_cond_3_i_i_reg_4318 == 1'd1));
end

always @ (*) begin
    ap_condition_3795 = ((1'b1 == ap_CS_fsm_pp3_stage5) & (or_cond_3_i_i_reg_4318 == 1'd0) & (1'b0 == ap_block_pp3_stage5_11001));
end

always @ (*) begin
    ap_condition_3799 = ((1'b1 == ap_CS_fsm_pp3_stage5) & (or_cond_4_i_i_reg_4342 == 1'd1) & (1'b0 == ap_block_pp3_stage5_11001));
end

always @ (*) begin
    ap_condition_3802 = ((1'b1 == ap_CS_fsm_pp3_stage6) & (or_cond_4_i_i_reg_4342 == 1'd0) & (1'b0 == ap_block_pp3_stage6_11001));
end

always @ (*) begin
    ap_condition_997 = ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_pp1 = (ap_idle_pp1 ^ 1'b1);

assign ap_enable_pp2 = (ap_idle_pp2 ^ 1'b1);

assign ap_enable_pp3 = (ap_idle_pp3 ^ 1'b1);

assign ap_phi_reg_pp0_iter0_pix_val_V_0_33_i_i_reg_628 = 'bx;

assign ap_phi_reg_pp0_iter0_pix_val_V_0_34_i_i_reg_648 = 'bx;

assign ap_phi_reg_pp0_iter0_pix_val_V_3_33_i_i_reg_618 = 'bx;

assign ap_phi_reg_pp0_iter0_pix_val_V_3_34_i_i_reg_638 = 'bx;

assign ap_phi_reg_pp1_iter0_pix_val_V_0_26_i_i_reg_821 = 'bx;

assign ap_phi_reg_pp1_iter0_pix_val_V_0_27_i_i_reg_841 = 'bx;

assign ap_phi_reg_pp1_iter0_pix_val_V_3_26_i_i_reg_811 = 'bx;

assign ap_phi_reg_pp1_iter0_pix_val_V_3_27_i_i_reg_831 = 'bx;

assign ap_phi_reg_pp2_iter0_pix_val_V_0_16_i_i_reg_1065 = 'bx;

assign ap_phi_reg_pp2_iter0_pix_val_V_0_17_i_i_reg_1105 = 'bx;

assign ap_phi_reg_pp2_iter0_pix_val_V_1_15_i_i_reg_1055 = 'bx;

assign ap_phi_reg_pp2_iter0_pix_val_V_1_16_i_i_reg_1095 = 'bx;

assign ap_phi_reg_pp2_iter0_pix_val_V_3_16_i_i_reg_1045 = 'bx;

assign ap_phi_reg_pp2_iter0_pix_val_V_3_17_i_i_reg_1085 = 'bx;

assign ap_phi_reg_pp2_iter0_pix_val_V_4_15_i_i_reg_1035 = 'bx;

assign ap_phi_reg_pp2_iter0_pix_val_V_4_16_i_i_reg_1075 = 'bx;

assign ap_phi_reg_pp3_iter0_pix_val_V_0_8_i_i_reg_1428 = 'bx;

assign ap_phi_reg_pp3_iter0_pix_val_V_0_9_i_i_reg_1468 = 'bx;

assign ap_phi_reg_pp3_iter0_pix_val_V_1_8_i_i_reg_1418 = 'bx;

assign ap_phi_reg_pp3_iter0_pix_val_V_1_9_i_i_reg_1458 = 'bx;

assign ap_phi_reg_pp3_iter0_pix_val_V_3_8_i_i_reg_1408 = 'bx;

assign ap_phi_reg_pp3_iter0_pix_val_V_3_9_i_i_reg_1448 = 'bx;

assign ap_phi_reg_pp3_iter0_pix_val_V_4_8_i_i_reg_1398 = 'bx;

assign ap_phi_reg_pp3_iter0_pix_val_V_4_9_i_i_reg_1438 = 'bx;

always @ (*) begin
    ap_predicate_op210_read_state21 = ((or_cond3_i_i_reg_3719 == 1'd1) & (exitcond_reg_3706 == 1'd0));
end

always @ (*) begin
    ap_predicate_op223_read_state22 = ((or_cond3_1_i_i_reg_3723 == 1'd1) & (exitcond_reg_3706 == 1'd0));
end

always @ (*) begin
    ap_predicate_op231_read_state23 = ((or_cond3_2_i_i_reg_3742 == 1'd1) & (exitcond_reg_3706 == 1'd0));
end

always @ (*) begin
    ap_predicate_op239_read_state24 = ((or_cond3_3_i_i_reg_3746 == 1'd1) & (exitcond_reg_3706 == 1'd0));
end

always @ (*) begin
    ap_predicate_op248_read_state25 = ((or_cond3_4_i_i_reg_3750 == 1'd1) & (exitcond_reg_3706 == 1'd0));
end

always @ (*) begin
    ap_predicate_op255_read_state26 = ((or_cond3_5_i_i_reg_3754 == 1'd1) & (exitcond_reg_3706 == 1'd0));
end

always @ (*) begin
    ap_predicate_op319_read_state32 = ((or_cond2_i_i_reg_3849 == 1'd1) & (exitcond1_reg_3834 == 1'd0));
end

always @ (*) begin
    ap_predicate_op332_read_state33 = ((or_cond2_1_i_i_reg_3853 == 1'd1) & (exitcond1_reg_3834 == 1'd0));
end

always @ (*) begin
    ap_predicate_op342_read_state34 = ((or_cond2_2_i_i_reg_3872 == 1'd1) & (exitcond1_reg_3834 == 1'd0));
end

always @ (*) begin
    ap_predicate_op352_read_state35 = ((or_cond2_3_i_i_reg_3886 == 1'd1) & (exitcond1_reg_3834 == 1'd0));
end

always @ (*) begin
    ap_predicate_op362_read_state36 = ((or_cond2_4_i_i_reg_3900 == 1'd1) & (exitcond1_reg_3834 == 1'd0));
end

always @ (*) begin
    ap_predicate_op372_read_state37 = ((or_cond2_5_i_i_reg_3914 == 1'd1) & (exitcond1_reg_3834 == 1'd0));
end

always @ (*) begin
    ap_predicate_op383_read_state38 = ((or_cond2_6_i_i_reg_3928 == 1'd1) & (exitcond1_reg_3834 == 1'd0));
end

always @ (*) begin
    ap_predicate_op392_read_state39 = ((or_cond2_7_i_i_reg_3932 == 1'd1) & (exitcond1_reg_3834 == 1'd0));
end

always @ (*) begin
    ap_predicate_op467_read_state60 = ((or_cond1_i_i_reg_4057 == 1'd1) & (exitcond2_reg_4044 == 1'd0));
end

always @ (*) begin
    ap_predicate_op484_read_state61 = ((or_cond1_1_i_i_reg_4065 == 1'd1) & (exitcond2_reg_4044 == 1'd0));
end

always @ (*) begin
    ap_predicate_op496_read_state62 = ((or_cond1_2_i_i_reg_4094 == 1'd1) & (exitcond2_reg_4044 == 1'd0));
end

always @ (*) begin
    ap_predicate_op508_read_state63 = ((or_cond1_3_i_i_reg_4108 == 1'd1) & (exitcond2_reg_4044 == 1'd0));
end

always @ (*) begin
    ap_predicate_op521_read_state64 = ((or_cond1_4_i_i_reg_4122 == 1'd1) & (exitcond2_reg_4044 == 1'd0));
end

always @ (*) begin
    ap_predicate_op532_read_state65 = ((or_cond1_5_i_i_reg_4126 == 1'd1) & (exitcond2_reg_4044 == 1'd0));
end

always @ (*) begin
    ap_predicate_op566_write_state66 = ((tmp_17_reg_3693 == 1'd0) | (tmp_28_reg_4061_pp2_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op626_read_state71 = ((or_cond_i_i_reg_4257 == 1'd1) & (exitcond3_reg_4242 == 1'd0));
end

always @ (*) begin
    ap_predicate_op643_read_state72 = ((or_cond_1_i_i_reg_4265 == 1'd1) & (exitcond3_reg_4242 == 1'd0));
end

always @ (*) begin
    ap_predicate_op659_read_state73 = ((or_cond_2_i_i_reg_4294 == 1'd1) & (exitcond3_reg_4242 == 1'd0));
end

always @ (*) begin
    ap_predicate_op675_read_state74 = ((or_cond_3_i_i_reg_4318 == 1'd1) & (exitcond3_reg_4242 == 1'd0));
end

always @ (*) begin
    ap_predicate_op691_read_state75 = ((or_cond_4_i_i_reg_4342 == 1'd1) & (exitcond3_reg_4242 == 1'd0));
end

always @ (*) begin
    ap_predicate_op707_read_state76 = ((or_cond_5_i_i_reg_4366 == 1'd1) & (exitcond3_reg_4242 == 1'd0));
end

always @ (*) begin
    ap_predicate_op724_read_state77 = ((or_cond_6_i_i_reg_4390 == 1'd1) & (exitcond3_reg_4242 == 1'd0));
end

always @ (*) begin
    ap_predicate_op739_read_state78 = ((or_cond_7_i_i_reg_4394 == 1'd1) & (exitcond3_reg_4242 == 1'd0));
end

always @ (*) begin
    ap_predicate_op765_write_state79 = ((tmp_12_reg_4229 == 1'd0) | (tmp_33_reg_4261_pp3_iter1_reg == 1'd0));
end

assign exitcond1_fu_2295_p2 = ((ap_phi_mux_x1_i_i_phi_fu_673_p4 == loopWidth_2_cast62_i_reg_3770) ? 1'b1 : 1'b0);

assign exitcond1_i_i_fu_3062_p2 = ((y_cast_i_i_fu_3058_p1 == tmp_10_cast_i_i_reg_4184) ? 1'b1 : 1'b0);

assign exitcond2_fu_2656_p2 = ((ap_phi_mux_x9_i_i_phi_fu_855_p4 == loopWidth_1_cast66_i_reg_3999) ? 1'b1 : 1'b0);

assign exitcond2_i_i_fu_1996_p2 = ((y8_cast_i_i_fu_1992_p1 == tmp_17_cast_i_i_reg_4004) ? 1'b1 : 1'b0);

assign exitcond3_fu_3073_p2 = ((ap_phi_mux_x_i_i_phi_fu_1130_p4 == loopWidth_cast68_i_i_reg_4174) ? 1'b1 : 1'b0);

assign exitcond4_i_i_fu_2284_p2 = ((y3_cast_i_i_fu_2280_p1 == tmp_32_cast_i_i_reg_3780) ? 1'b1 : 1'b0);

assign exitcond6_i_i_fu_1977_p2 = ((y4_cast_i_i_fu_1973_p1 == tmp_41_cast_i_i_reg_3644) ? 1'b1 : 1'b0);

assign exitcond_fu_2007_p2 = ((ap_phi_mux_x2_i_i_phi_fu_524_p4 == loopWidth_3_cast61_i_reg_3639) ? 1'b1 : 1'b0);

assign grp_fu_1478_p1 = 12'd12;

assign grp_fu_1501_p4 = {{tmp_4_loc_read_reg_3548[3:1]}};

assign grp_fu_1510_p2 = ((tmp_fu_1721_p1 == 8'd23) ? 1'b1 : 1'b0);

assign grp_fu_1515_p2 = ((tmp_fu_1721_p1 == 8'd19) ? 1'b1 : 1'b0);

assign grp_fu_1520_p2 = ((tmp_fu_1721_p1 == 8'd3) ? 1'b1 : 1'b0);

assign icmp10_fu_1941_p2 = ((tmp_22_fu_1931_p4 != 2'd0) ? 1'b1 : 1'b0);

assign icmp1_fu_1769_p2 = ((tmp_6_fu_1759_p4 == 7'd0) ? 1'b1 : 1'b0);

assign icmp2_fu_1803_p2 = ((tmp_7_fu_1793_p4 == 7'd0) ? 1'b1 : 1'b0);

assign icmp3_fu_3008_p2 = ((tmp_9_fu_2998_p4 != 3'd0) ? 1'b1 : 1'b0);

assign icmp4_fu_3030_p2 = ((tmp_10_fu_3020_p4 != 2'd0) ? 1'b1 : 1'b0);

assign icmp5_fu_1825_p2 = ((tmp_11_fu_1815_p4 == 7'd0) ? 1'b1 : 1'b0);

assign icmp6_fu_2624_p2 = ((tmp_14_fu_2614_p4 != 2'd0) ? 1'b1 : 1'b0);

assign icmp7_fu_1847_p2 = ((tmp_16_fu_1837_p4 == 7'd0) ? 1'b1 : 1'b0);

assign icmp8_fu_2234_p2 = ((tmp_19_fu_2224_p4 != 3'd0) ? 1'b1 : 1'b0);

assign icmp9_fu_2256_p2 = ((tmp_20_fu_2246_p4 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_fu_1741_p2 = ((tmp_5_fu_1731_p4 == 7'd0) ? 1'b1 : 1'b0);

assign loopWidth_1_cast66_i_fu_2578_p4 = {{tmp_13_i_i_fu_2572_p2[14:4]}};

assign loopWidth_2_cast62_i_fu_2177_p4 = {{tmp_29_i_i_fu_2171_p2[14:4]}};

assign loopWidth_3_cast61_i_fu_1895_p4 = {{tmp_37_i_i_fu_1889_p2[14:4]}};

assign loopWidth_cast68_i_i_fu_2951_p4 = {{tmp_7_i_i_fu_2945_p2[14:4]}};

assign or_cond1_1_i_i_fu_2687_p2 = (tmp_35_i_i_reg_4048 | icmp6_reg_4019);

assign or_cond1_2_i_i_fu_2709_p2 = (tmp_54_2_i_i_reg_4024 | tmp_35_i_i_reg_4048);

assign or_cond1_3_i_i_fu_2713_p2 = (tmp_35_i_i_reg_4048 | tmp_15_reg_4029);

assign or_cond1_4_i_i_fu_2717_p2 = (tmp_54_4_i_i_reg_4034 | tmp_35_i_i_reg_4048);

assign or_cond1_5_i_i_fu_2721_p2 = (tmp_54_5_i_i_reg_4039 | tmp_35_i_i_reg_4048);

assign or_cond1_i_i_fu_2670_p2 = (tmp_54_i_i_reg_4014 | tmp_35_i_i_fu_2665_p2);

assign or_cond2_1_i_i_fu_2314_p2 = (tmp_46_i_i_reg_3838 | icmp8_reg_3795);

assign or_cond2_2_i_i_fu_2330_p2 = (tmp_61_2_i_i_reg_3800 | tmp_46_i_i_reg_3838);

assign or_cond2_3_i_i_fu_2354_p2 = (tmp_46_i_i_reg_3838 | icmp9_reg_3805);

assign or_cond2_4_i_i_fu_2378_p2 = (tmp_61_4_i_i_reg_3810 | tmp_46_i_i_reg_3838);

assign or_cond2_5_i_i_fu_2402_p2 = (tmp_61_5_i_i_reg_3815 | tmp_46_i_i_reg_3838);

assign or_cond2_6_i_i_fu_2426_p2 = (tmp_61_6_i_i_reg_3820 | tmp_46_i_i_reg_3838);

assign or_cond2_7_i_i_fu_2430_p2 = (tmp_46_i_i_reg_3838 | tmp_30_i_i_reg_3775);

assign or_cond2_i_i_fu_2309_p2 = (tmp_61_i_i_reg_3790 | tmp_46_i_i_fu_2304_p2);

assign or_cond3_1_i_i_fu_2026_p2 = (tmp_49_i_i_reg_3710 | icmp10_reg_3659);

assign or_cond3_2_i_i_fu_2042_p2 = (tmp_62_2_i_i_reg_3664 | tmp_49_i_i_reg_3710);

assign or_cond3_3_i_i_fu_2046_p2 = (tmp_49_i_i_reg_3710 | tmp_23_reg_3669);

assign or_cond3_4_i_i_fu_2050_p2 = (tmp_62_4_i_i_reg_3674 | tmp_49_i_i_reg_3710);

assign or_cond3_5_i_i_fu_2054_p2 = (tmp_62_5_i_i_reg_3679 | tmp_49_i_i_reg_3710);

assign or_cond3_i_i_fu_2021_p2 = (tmp_62_i_i_reg_3654 | tmp_49_i_i_fu_2016_p2);

assign or_cond_1_i_i_fu_3104_p2 = (tmp_26_i_i_reg_4246 | icmp3_reg_4199);

assign or_cond_2_i_i_fu_3126_p2 = (tmp_53_2_i_i_reg_4204 | tmp_26_i_i_reg_4246);

assign or_cond_3_i_i_fu_3170_p2 = (tmp_26_i_i_reg_4246 | icmp4_reg_4209);

assign or_cond_4_i_i_fu_3214_p2 = (tmp_53_4_i_i_reg_4214 | tmp_26_i_i_reg_4246);

assign or_cond_5_i_i_fu_3258_p2 = (tmp_53_5_i_i_reg_4219 | tmp_26_i_i_reg_4246);

assign or_cond_6_i_i_fu_3302_p2 = (tmp_53_6_i_i_reg_4224 | tmp_26_i_i_reg_4246);

assign or_cond_7_i_i_fu_3306_p2 = (tmp_8_i_i_reg_4179 | tmp_26_i_i_reg_4246);

assign or_cond_i_i_fu_3087_p2 = (tmp_53_i_i_reg_4194 | tmp_26_i_i_fu_3082_p2);

assign p_Result_19_1_i_i_fu_2775_p4 = {{{pix_val_V_3_14_i_i_reg_958}, {pix_val_V_0_14_i_i_reg_980}}, {pix_val_V_3_13_i_i_reg_914}};

assign p_Result_19_2_i_i_fu_2819_p4 = {{{ap_phi_reg_pp2_iter1_pix_val_V_0_16_i_i_reg_1065}, {pix_val_V_3_15_i_i_reg_1002}}, {pix_val_V_0_15_i_i_reg_1024}};

assign p_Result_19_3_i_i_fu_2863_p4 = {{{ap_phi_mux_pix_val_V_3_17_i_i_phi_fu_1088_p4}, {ap_phi_mux_pix_val_V_0_17_i_i_phi_fu_1108_p4}}, {ap_phi_reg_pp2_iter1_pix_val_V_3_16_i_i_reg_1045}};

assign p_Result_19_i_i_fu_2731_p4 = {{{pix_val_V_0_13_i_i_reg_936}, {pix_val_V_3_12_i_i_reg_873}}, {pix_val_V_0_12_i_i_reg_893}};

assign p_Result_20_1_i_i_fu_2785_p5 = {{p_Result_20_i_i_fu_2741_p5[127:62]}, {p_Result_19_1_i_i_fu_2775_p4}, {p_Result_20_i_i_fu_2741_p5[31:0]}};

assign p_Result_20_2_i_i_fu_2829_p5 = {{p_Result_20_1_i_i_fu_2785_p5[127:94]}, {p_Result_19_2_i_i_fu_2819_p4}, {p_Result_20_1_i_i_fu_2785_p5[63:0]}};

assign p_Result_20_i_i_fu_2741_p5 = {{tmp_V_fu_388[127:30]}, {p_Result_19_i_i_fu_2731_p4}};

assign p_Result_21_1_i_i_fu_2797_p4 = {{{pix_val_V_4_13_i_i_reg_947}, {pix_val_V_1_13_i_i_reg_969}}, {pix_val_V_4_12_i_i_reg_903}};

assign p_Result_21_2_i_i_fu_2841_p4 = {{{ap_phi_reg_pp2_iter1_pix_val_V_1_15_i_i_reg_1055}, {pix_val_V_4_14_i_i_reg_991}}, {pix_val_V_1_14_i_i_reg_1013}};

assign p_Result_21_3_i_i_fu_2886_p4 = {{{ap_phi_mux_pix_val_V_4_16_i_i_phi_fu_1078_p4}, {ap_phi_mux_pix_val_V_1_16_i_i_phi_fu_1098_p4}}, {ap_phi_reg_pp2_iter1_pix_val_V_4_15_i_i_reg_1035}};

assign p_Result_21_i_i_fu_2753_p4 = {{{pix_val_V_1_12_i_i_reg_925}, {pix_val_V_4_11_i_i_reg_863}}, {pix_val_V_1_11_i_i_reg_883}};

assign p_Result_22_1_i_i_fu_2807_p5 = {{p_Result_22_i_i_fu_2763_p5[127:62]}, {p_Result_21_1_i_i_fu_2797_p4}, {p_Result_22_i_i_fu_2763_p5[31:0]}};

assign p_Result_22_2_i_i_fu_2851_p5 = {{p_Result_22_1_i_i_fu_2807_p5[127:94]}, {p_Result_21_2_i_i_fu_2841_p4}, {p_Result_22_1_i_i_fu_2807_p5[63:0]}};

assign p_Result_22_i_i_fu_2763_p5 = {{tmp_V_2_fu_392[127:30]}, {p_Result_21_i_i_fu_2753_p4}};

assign p_Result_27_1_i_i_fu_2083_p4 = {{{pix_val_V_3_31_i_i_reg_574}, {pix_val_V_0_31_i_i_reg_585}}, {pix_val_V_3_30_i_i_reg_552}};

assign p_Result_27_2_i_i_fu_2105_p4 = {{{ap_phi_reg_pp0_iter1_pix_val_V_0_33_i_i_reg_628}, {pix_val_V_3_32_i_i_reg_596}}, {pix_val_V_0_32_i_i_reg_607}};

assign p_Result_27_3_i_i_fu_2127_p4 = {{{ap_phi_mux_pix_val_V_3_34_i_i_phi_fu_641_p4}, {ap_phi_mux_pix_val_V_0_34_i_i_phi_fu_651_p4}}, {ap_phi_reg_pp0_iter1_pix_val_V_3_33_i_i_reg_618}};

assign p_Result_27_i_i_fu_2061_p4 = {{{pix_val_V_0_30_i_i_reg_563}, {pix_val_V_3_29_i_i_reg_532}}, {pix_val_V_0_29_i_i_reg_542}};

assign p_Result_28_1_i_i_fu_2093_p5 = {{p_Result_28_i_i_fu_2071_p5[127:62]}, {p_Result_27_1_i_i_fu_2083_p4}, {p_Result_28_i_i_fu_2071_p5[31:0]}};

assign p_Result_28_2_i_i_fu_2115_p5 = {{p_Result_28_1_i_i_fu_2093_p5[127:94]}, {p_Result_27_2_i_i_fu_2105_p4}, {p_Result_28_1_i_i_fu_2093_p5[63:0]}};

assign p_Result_28_i_i_fu_2071_p5 = {{tmp_V_4_fu_368[127:30]}, {p_Result_27_i_i_fu_2061_p4}};

assign remainPix_1_fu_2971_p3 = ((tmp_8_i_i_fu_2961_p2[0:0] === 1'b1) ? 4'd8 : tmp_3_fu_2967_p1);

assign remainPix_2_fu_2588_p3 = ((tmp_15_i_i_reg_3994[0:0] === 1'b1) ? 3'd6 : reg_1533);

assign remainPix_3_fu_2168_p1 = tmp_4_loc_read_reg_3548[3:0];

assign remainPix_4_fu_2197_p3 = ((tmp_30_i_i_fu_2187_p2[0:0] === 1'b1) ? 4'd8 : tmp_4_fu_2193_p1);

assign remainPix_5_fu_1905_p3 = ((tmp_39_i_i_reg_3634[0:0] === 1'b1) ? 3'd6 : reg_1533);

assign remainPix_fu_2942_p1 = tmp_4_loc_read_reg_3548[3:0];

assign tmp_10_cast_i_i_fu_2979_p1 = HwReg_height_cast8_l_reg_3540;

assign tmp_10_fu_3020_p4 = {{remainPix_1_fu_2971_p3[3:2]}};

assign tmp_11_cast_i_i_cast_fu_2988_p1 = $signed(tmp_11_i_i_fu_2982_p2);

assign tmp_11_fu_1815_p4 = {{VideoFormat_off3_i_i_fu_1809_p2[7:1]}};

assign tmp_11_i_i_fu_2982_p2 = ($signed(11'd2047) + $signed(loopWidth_cast68_i_i_fu_2951_p4));

assign tmp_12_cast_i_i_cast_fu_2569_p1 = tmp_4_loc_read_reg_3548;

assign tmp_12_fu_3054_p1 = y_i_i_reg_1115[0:0];

assign tmp_13_fu_2559_p1 = grp_fu_1478_p2[4:0];

assign tmp_13_i_i_fu_2572_p2 = (15'd15 + tmp_12_cast_i_i_cast_fu_2569_p1);

assign tmp_14_fu_2614_p4 = {{remainPix_2_fu_2588_p3[2:1]}};

assign tmp_15_i_i_fu_2563_p2 = ((tmp_13_fu_2559_p1 == 5'd0) ? 1'b1 : 1'b0);

assign tmp_16_fu_1837_p4 = {{VideoFormat_off4_i_i_fu_1831_p2[7:1]}};

assign tmp_17_cast_i_i_fu_2595_p1 = HwReg_height_cast8_l_reg_3540;

assign tmp_17_fu_1988_p1 = y8_i_i_reg_509[0:0];

assign tmp_18_cast_i_i_cast_fu_2604_p1 = $signed(tmp_18_i_i_fu_2598_p2);

assign tmp_18_i_i_fu_2598_p2 = ($signed(11'd2047) + $signed(loopWidth_1_cast66_i_fu_2578_p4));

assign tmp_19_fu_2224_p4 = {{remainPix_4_fu_2197_p3[3:1]}};

assign tmp_20_fu_2246_p4 = {{remainPix_4_fu_2197_p3[3:2]}};

assign tmp_21_fu_1876_p1 = grp_fu_1478_p2[4:0];

assign tmp_21_i_i_fu_1853_p2 = ((tmp_fu_1721_p1 == 8'd29) ? 1'b1 : 1'b0);

assign tmp_22_fu_1931_p4 = {{remainPix_5_fu_1905_p3[2:1]}};

assign tmp_25_i_i_fu_1859_p2 = ((tmp_fu_1721_p1 == 8'd24) ? 1'b1 : 1'b0);

assign tmp_26_fu_2675_p2 = (grp_fu_1515_p2 | grp_fu_1510_p2);

assign tmp_26_i_i_fu_3082_p2 = (($signed(x_cast_i_i_cast6_fu_3078_p1) < $signed(tmp_11_cast_i_i_cast_reg_4189)) ? 1'b1 : 1'b0);

assign tmp_28_cast63_i_i_ca_fu_2165_p1 = tmp_4_loc_read_reg_3548;

assign tmp_28_fu_2681_p2 = (tmp_26_fu_2675_p2 | grp_fu_1520_p2);

assign tmp_29_i_i_fu_2171_p2 = (15'd15 + tmp_28_cast63_i_i_ca_fu_2165_p1);

assign tmp_30_i_i_fu_2187_p2 = ((remainPix_3_fu_2168_p1 == 4'd0) ? 1'b1 : 1'b0);

assign tmp_31_fu_3092_p2 = (grp_fu_1515_p2 | grp_fu_1510_p2);

assign tmp_32_cast_i_i_fu_2205_p1 = HwReg_height_cast8_l_reg_3540;

assign tmp_33_cast_i_i_cast_fu_2214_p1 = $signed(tmp_33_i_i_fu_2208_p2);

assign tmp_33_fu_3098_p2 = (tmp_31_fu_3092_p2 | grp_fu_1520_p2);

assign tmp_33_i_i_fu_2208_p2 = ($signed(11'd2047) + $signed(loopWidth_2_cast62_i_fu_2177_p4));

assign tmp_34_i_i_fu_1865_p2 = ((tmp_fu_1721_p1 == 8'd25) ? 1'b1 : 1'b0);

assign tmp_35_i_i_fu_2665_p2 = (($signed(x9_cast_i_i_cast5_fu_2661_p1) < $signed(tmp_18_cast_i_i_cast_reg_4009)) ? 1'b1 : 1'b0);

assign tmp_36_cast_i_i_cast_fu_1886_p1 = tmp_4_loc_read_reg_3548;

assign tmp_37_i_i_fu_1889_p2 = (15'd15 + tmp_36_cast_i_i_cast_fu_1886_p1);

assign tmp_39_i_i_fu_1880_p2 = ((tmp_21_fu_1876_p1 == 5'd0) ? 1'b1 : 1'b0);

assign tmp_3_fu_2967_p1 = grp_fu_1501_p4;

assign tmp_41_cast_i_i_fu_1912_p1 = HwReg_height_cast8_l_reg_3540;

assign tmp_42_cast_i_i_cast_fu_1921_p1 = $signed(tmp_42_i_i_fu_1915_p2);

assign tmp_42_i_i_fu_1915_p2 = ($signed(11'd2047) + $signed(loopWidth_3_cast61_i_fu_1895_p4));

assign tmp_46_i_i_fu_2304_p2 = (($signed(x1_cast_i_i_cast4_fu_2300_p1) < $signed(tmp_33_cast_i_i_cast_reg_3785)) ? 1'b1 : 1'b0);

assign tmp_49_i_i_fu_2016_p2 = (($signed(x2_cast_i_i_cast3_fu_2012_p1) < $signed(tmp_42_cast_i_i_cast_reg_3649)) ? 1'b1 : 1'b0);

assign tmp_4_fu_2193_p1 = grp_fu_1501_p4;

assign tmp_4_loc_out_din = tmp_4_loc_dout;

assign tmp_53_2_i_i_fu_3014_p2 = ((remainPix_1_fu_2971_p3 > 4'd2) ? 1'b1 : 1'b0);

assign tmp_53_4_i_i_fu_3036_p2 = ((remainPix_1_fu_2971_p3 > 4'd4) ? 1'b1 : 1'b0);

assign tmp_53_5_i_i_fu_3042_p2 = ((remainPix_1_fu_2971_p3 > 4'd5) ? 1'b1 : 1'b0);

assign tmp_53_6_i_i_fu_3048_p2 = ((remainPix_1_fu_2971_p3 > 4'd6) ? 1'b1 : 1'b0);

assign tmp_53_i_i_fu_2992_p2 = ((remainPix_1_fu_2971_p3 != 4'd0) ? 1'b1 : 1'b0);

assign tmp_54_2_i_i_fu_2630_p2 = ((remainPix_2_fu_2588_p3 > 3'd2) ? 1'b1 : 1'b0);

assign tmp_54_4_i_i_fu_2644_p2 = ((remainPix_2_fu_2588_p3 > 3'd4) ? 1'b1 : 1'b0);

assign tmp_54_5_i_i_fu_2650_p2 = ((remainPix_2_fu_2588_p3 > 3'd5) ? 1'b1 : 1'b0);

assign tmp_54_i_i_fu_2608_p2 = ((remainPix_2_fu_2588_p3 != 3'd0) ? 1'b1 : 1'b0);

assign tmp_5_fu_1731_p4 = {{VideoFormat_off_i_i_fu_1725_p2[7:1]}};

assign tmp_61_2_i_i_fu_2240_p2 = ((remainPix_4_fu_2197_p3 > 4'd2) ? 1'b1 : 1'b0);

assign tmp_61_4_i_i_fu_2262_p2 = ((remainPix_4_fu_2197_p3 > 4'd4) ? 1'b1 : 1'b0);

assign tmp_61_5_i_i_fu_2268_p2 = ((remainPix_4_fu_2197_p3 > 4'd5) ? 1'b1 : 1'b0);

assign tmp_61_6_i_i_fu_2274_p2 = ((remainPix_4_fu_2197_p3 > 4'd6) ? 1'b1 : 1'b0);

assign tmp_61_i_i_fu_2218_p2 = ((remainPix_4_fu_2197_p3 != 4'd0) ? 1'b1 : 1'b0);

assign tmp_62_2_i_i_fu_1947_p2 = ((remainPix_5_fu_1905_p3 > 3'd2) ? 1'b1 : 1'b0);

assign tmp_62_4_i_i_fu_1961_p2 = ((remainPix_5_fu_1905_p3 > 3'd4) ? 1'b1 : 1'b0);

assign tmp_62_5_i_i_fu_1967_p2 = ((remainPix_5_fu_1905_p3 > 3'd5) ? 1'b1 : 1'b0);

assign tmp_62_i_i_fu_1925_p2 = ((remainPix_5_fu_1905_p3 != 3'd0) ? 1'b1 : 1'b0);

assign tmp_6_fu_1759_p4 = {{VideoFormat_off1_i_i_fu_1753_p2[7:1]}};

assign tmp_6_i_i_fu_1781_p2 = ((tmp_fu_1721_p1 == 8'd28) ? 1'b1 : 1'b0);

assign tmp_7_fu_1793_p4 = {{VideoFormat_off2_i_i_fu_1787_p2[7:1]}};

assign tmp_7_i_i_fu_2945_p2 = (15'd15 + widthInPix_cast69_i_s_fu_2939_p1);

assign tmp_8_i_i_fu_2961_p2 = ((remainPix_fu_2942_p1 == 4'd0) ? 1'b1 : 1'b0);

assign tmp_9_fu_2998_p4 = {{remainPix_1_fu_2971_p3[3:1]}};

assign tmp_V_1_fu_2873_p5 = {{p_Result_20_2_i_i_fu_2829_p5[127:126]}, {p_Result_19_3_i_i_fu_2863_p4}, {p_Result_20_2_i_i_fu_2829_p5[95:0]}};

assign tmp_V_22_6_0_trunc_i_fu_3390_p4 = {{ap_phi_reg_pp3_iter1_pix_val_V_0_8_i_i_reg_1428[9:2]}};

assign tmp_V_22_6_1_trunc_i_fu_3410_p4 = {{ap_phi_reg_pp3_iter1_pix_val_V_3_8_i_i_reg_1408[9:2]}};

assign tmp_V_22_7_0_trunc_i_fu_3430_p4 = {{ap_phi_mux_pix_val_V_0_9_i_i_phi_fu_1471_p4[9:2]}};

assign tmp_V_22_7_1_trunc_i_fu_3450_p4 = {{ap_phi_mux_pix_val_V_3_9_i_i_phi_fu_1451_p4[9:2]}};

assign tmp_V_23_6_0_trunc_i_fu_3400_p4 = {{ap_phi_reg_pp3_iter1_pix_val_V_1_8_i_i_reg_1418[9:2]}};

assign tmp_V_23_6_1_trunc_i_fu_3420_p4 = {{ap_phi_reg_pp3_iter1_pix_val_V_4_8_i_i_reg_1398[9:2]}};

assign tmp_V_23_7_0_trunc_i_fu_3440_p4 = {{ap_phi_mux_pix_val_V_1_9_i_i_phi_fu_1461_p4[9:2]}};

assign tmp_V_23_7_1_trunc_i_fu_3460_p4 = {{ap_phi_mux_pix_val_V_4_9_i_i_phi_fu_1441_p4[9:2]}};

assign tmp_V_30_6_0_trunc_i_fu_2474_p4 = {{ap_phi_reg_pp1_iter1_pix_val_V_0_26_i_i_reg_821[9:2]}};

assign tmp_V_30_6_1_trunc_i_fu_2484_p4 = {{ap_phi_reg_pp1_iter1_pix_val_V_3_26_i_i_reg_811[9:2]}};

assign tmp_V_30_7_0_trunc_i_fu_2494_p4 = {{ap_phi_mux_pix_val_V_0_27_i_i_phi_fu_844_p4[9:2]}};

assign tmp_V_30_7_1_trunc_i_fu_2504_p4 = {{ap_phi_mux_pix_val_V_3_27_i_i_phi_fu_834_p4[9:2]}};

assign tmp_V_3_fu_3470_p17 = {{{{{{{{{{{{{{{{tmp_V_22_7_1_trunc_i_fu_3450_p4}, {tmp_V_22_7_0_trunc_i_fu_3430_p4}}, {tmp_V_22_6_1_trunc_i_fu_3410_p4}}, {tmp_V_22_6_0_trunc_i_fu_3390_p4}}, {tmp_V_22_5_1_trunc_i_reg_4438}}, {tmp_V_22_5_0_trunc_i_reg_4428}}, {tmp_V_22_4_1_trunc_i_reg_4408}}, {tmp_V_22_4_0_trunc_i_reg_4398}}, {tmp_V_22_3_1_trunc_i_reg_4380}}, {tmp_V_22_3_0_trunc_i_reg_4370}}, {tmp_V_22_2_1_trunc_i_reg_4356}}, {tmp_V_22_2_0_trunc_i_reg_4346}}, {tmp_V_22_1_1_trunc_i_reg_4332}}, {tmp_V_22_1_0_trunc_i_reg_4322}}, {tmp_V_22_0_1_trunc_i_reg_4308}}, {tmp_V_22_0_0_trunc_i_reg_4298}};

assign tmp_V_5_fu_2896_p5 = {{p_Result_22_2_i_i_fu_2851_p5[127:126]}, {p_Result_21_3_i_i_fu_2886_p4}, {p_Result_22_2_i_i_fu_2851_p5[95:0]}};

assign tmp_V_6_fu_3495_p17 = {{{{{{{{{{{{{{{{tmp_V_23_7_1_trunc_i_fu_3460_p4}, {tmp_V_23_7_0_trunc_i_fu_3440_p4}}, {tmp_V_23_6_1_trunc_i_fu_3420_p4}}, {tmp_V_23_6_0_trunc_i_fu_3400_p4}}, {tmp_V_23_5_1_trunc_i_reg_4443}}, {tmp_V_23_5_0_trunc_i_reg_4433}}, {tmp_V_23_4_1_trunc_i_reg_4413}}, {tmp_V_23_4_0_trunc_i_reg_4403}}, {tmp_V_23_3_1_trunc_i_reg_4385}}, {tmp_V_23_3_0_trunc_i_reg_4375}}, {tmp_V_23_2_1_trunc_i_reg_4361}}, {tmp_V_23_2_0_trunc_i_reg_4351}}, {tmp_V_23_1_1_trunc_i_reg_4337}}, {tmp_V_23_1_0_trunc_i_reg_4327}}, {tmp_V_23_0_1_trunc_i_reg_4313}}, {tmp_V_23_0_0_trunc_i_reg_4303}};

assign tmp_V_7_fu_2137_p5 = {{p_Result_28_2_i_i_fu_2115_p5[127:126]}, {p_Result_27_3_i_i_fu_2127_p4}, {p_Result_28_2_i_i_fu_2115_p5[95:0]}};

assign tmp_V_8_fu_2514_p17 = {{{{{{{{{{{{{{{{tmp_V_30_7_1_trunc_i_fu_2504_p4}, {tmp_V_30_7_0_trunc_i_fu_2494_p4}}, {tmp_V_30_6_1_trunc_i_fu_2484_p4}}, {tmp_V_30_6_0_trunc_i_fu_2474_p4}}, {tmp_V_30_5_1_trunc_i_reg_3951}}, {tmp_V_30_5_0_trunc_i_reg_3946}}, {tmp_V_30_4_1_trunc_i_reg_3941}}, {tmp_V_30_4_0_trunc_i_reg_3936}}, {tmp_V_30_3_1_trunc_i_reg_3923}}, {tmp_V_30_3_0_trunc_i_reg_3918}}, {tmp_V_30_2_1_trunc_i_reg_3909}}, {tmp_V_30_2_0_trunc_i_reg_3904}}, {tmp_V_30_1_1_trunc_i_reg_3895}}, {tmp_V_30_1_0_trunc_i_reg_3890}}, {tmp_V_30_0_1_trunc_i_reg_3881}}, {tmp_V_30_0_0_trunc_i_reg_3876}};

assign tmp_fu_1721_p1 = HwReg_video_format[7:0];

assign tmp_i_i_151_fu_1775_p2 = ((tmp_fu_1721_p1 == 8'd12) ? 1'b1 : 1'b0);

assign tmp_i_i_fu_1747_p2 = ((tmp_fu_1721_p1 == 8'd27) ? 1'b1 : 1'b0);

assign widthInPix_cast69_i_s_fu_2939_p1 = tmp_4_loc_read_reg_3548;

assign x1_cast_i_i_cast4_fu_2300_p1 = ap_phi_mux_x1_i_i_phi_fu_673_p4;

assign x2_cast_i_i_cast3_fu_2012_p1 = ap_phi_mux_x2_i_i_phi_fu_524_p4;

assign x9_cast_i_i_cast5_fu_2661_p1 = ap_phi_mux_x9_i_i_phi_fu_855_p4;

assign x_1_fu_3120_p2 = (x_i_i_reg_1126 + 11'd1);

assign x_2_fu_2036_p2 = (x2_i_i_reg_520 + 11'd1);

assign x_3_fu_2324_p2 = (x1_i_i_reg_669 + 11'd1);

assign x_cast_i_i_cast6_fu_3078_p1 = ap_phi_mux_x_i_i_phi_fu_1130_p4;

assign x_fu_2703_p2 = (x9_i_i_reg_851 + 11'd1);

assign y3_cast_i_i_fu_2280_p1 = y3_i_i_reg_658;

assign y4_cast_i_i_fu_1973_p1 = y4_i_i_reg_498;

assign y8_cast_i_i_fu_1992_p1 = y8_i_i_reg_509;

assign y_1_fu_2001_p2 = (16'd1 + y8_i_i_reg_509);

assign y_2_fu_2289_p2 = (y3_i_i_reg_658 + 16'd1);

assign y_3_fu_1982_p2 = (y4_i_i_reg_498 + 16'd1);

assign y_cast_i_i_fu_3058_p1 = y_i_i_reg_1115;

assign y_fu_3067_p2 = (16'd1 + y_i_i_reg_1115);

always @ (posedge ap_clk) begin
    tmp_41_cast_i_i_reg_3644[16:12] <= 5'b00000;
    tmp_32_cast_i_i_reg_3780[16:12] <= 5'b00000;
    tmp_17_cast_i_i_reg_4004[16:12] <= 5'b00000;
    tmp_10_cast_i_i_reg_4184[16:12] <= 5'b00000;
end

endmodule //design_1_v_frmbuf_wr_0_0_MultiPixStream2Bytes
