Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Tue Jul  5 13:01:57 2022
| Host         : graham-Parallels-Virtual-Platform running 64-bit Ubuntu 22.04 LTS
| Command      : report_design_analysis -congestion -timing -logic_level_distribution -max_paths 100 -file phys_opt_report_design_analysis_0.rpt
| Design       : FPGA_CPU_32_bits
| Device       : xc7a100t
| Design State : Fully Placed
-------------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-100
2. Logic Level Distribution
3. Placer Final Level Congestion Reporting
4. SLR Net Crossing Reporting

1. Setup Path Characteristics 1-100
-----------------------------------

+-----------+-------------+------------+-------------+------------+------------+-------+-------------------+--------------------+-------------------+--------------+--------+------------------------------------------------------------------------------------------------------------------------------+-------------------+-----------------+-----------+---------------+--------------+------------------+---------------+---------+-------------+------------+------------+---------------------------+-------------------------+--------------------------+---------------------------+
|   Paths   | Requirement | Path Delay | Logic Delay |  Net Delay | Clock Skew | Slack | Clock Uncertainty | Clock Relationship | Clock Delay Group | Logic Levels | Routes |                                                         Logical Path                                                         | Start Point Clock | End Point Clock | DSP Block | RAM Registers | IO Crossings | Config Crossings | SLR Crossings | PBlocks | High Fanout | Dont Touch | Mark Debug | Start Point Pin Primitive | End Point Pin Primitive |      Start Point Pin     |       End Point Pin       |
+-----------+-------------+------------+-------------+------------+------------+-------+-------------------+--------------------+-------------------+--------------+--------+------------------------------------------------------------------------------------------------------------------------------+-------------------+-----------------+-----------+---------------+--------------+------------------+---------------+---------+-------------+------------+------------+---------------------------+-------------------------+--------------------------+---------------------------+
| Path #1   | 10.000      | 6.406      | 0.853(14%)  | 5.553(86%) | -2.467     | 0.503 | 0.211             | Safely Timed       | Same Group        | 3            | NA     | FDRE/C-(170)-LUT3-(9)-LUT5-(80)-LUT5-(153)-FDRE/CE                                                                           | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 170         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C        | cache_val_reg[51][112]/CE |
| Path #2   | 10.000      | 6.405      | 0.856(14%)  | 5.549(86%) | -2.465     | 0.506 | 0.211             | Safely Timed       | Same Group        | 3            | NA     | FDRE/C-(170)-LUT3-(9)-LUT5-(80)-LUT5-(153)-FDRE/CE                                                                           | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 170         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C        | cache_val_reg[22][109]/CE |
| Path #3   | 10.000      | 6.405      | 0.856(14%)  | 5.549(86%) | -2.465     | 0.506 | 0.211             | Safely Timed       | Same Group        | 3            | NA     | FDRE/C-(170)-LUT3-(9)-LUT5-(80)-LUT5-(153)-FDRE/CE                                                                           | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 170         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C        | cache_val_reg[22][112]/CE |
| Path #4   | 10.000      | 6.405      | 0.856(14%)  | 5.549(86%) | -2.465     | 0.506 | 0.211             | Safely Timed       | Same Group        | 3            | NA     | FDRE/C-(170)-LUT3-(9)-LUT5-(80)-LUT5-(153)-FDRE/CE                                                                           | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 170         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C        | cache_val_reg[22][118]/CE |
| Path #5   | 10.000      | 6.419      | 0.856(14%)  | 5.563(86%) | -2.448     | 0.509 | 0.211             | Safely Timed       | Same Group        | 3            | NA     | FDRE/C-(170)-LUT3-(9)-LUT5-(80)-LUT5-(153)-FDRE/CE                                                                           | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 170         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C        | cache_val_reg[6][110]/CE  |
| Path #6   | 10.000      | 6.419      | 0.856(14%)  | 5.563(86%) | -2.448     | 0.509 | 0.211             | Safely Timed       | Same Group        | 3            | NA     | FDRE/C-(170)-LUT3-(9)-LUT5-(80)-LUT5-(153)-FDRE/CE                                                                           | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 170         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C        | cache_val_reg[6][115]/CE  |
| Path #7   | 10.000      | 6.436      | 0.854(14%)  | 5.582(86%) | -2.460     | 0.520 | 0.211             | Safely Timed       | Same Group        | 3            | NA     | FDRE/C-(170)-LUT3-(9)-LUT5-(80)-LUT5-(153)-FDRE/CE                                                                           | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 170         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C        | cache_val_reg[41][106]/CE |
| Path #8   | 10.000      | 6.436      | 0.854(14%)  | 5.582(86%) | -2.460     | 0.520 | 0.211             | Safely Timed       | Same Group        | 3            | NA     | FDRE/C-(170)-LUT3-(9)-LUT5-(80)-LUT5-(153)-FDRE/CE                                                                           | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 170         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C        | cache_val_reg[41][115]/CE |
| Path #9   | 10.000      | 6.436      | 0.854(14%)  | 5.582(86%) | -2.460     | 0.520 | 0.211             | Safely Timed       | Same Group        | 3            | NA     | FDRE/C-(170)-LUT3-(9)-LUT5-(80)-LUT5-(153)-FDRE/CE                                                                           | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 170         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C        | cache_val_reg[41][118]/CE |
| Path #10  | 10.000      | 6.436      | 0.854(14%)  | 5.582(86%) | -2.460     | 0.520 | 0.211             | Safely Timed       | Same Group        | 3            | NA     | FDRE/C-(170)-LUT3-(9)-LUT5-(80)-LUT5-(153)-FDRE/CE                                                                           | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 170         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C        | cache_val_reg[41][121]/CE |
| Path #11  | 10.000      | 6.436      | 0.854(14%)  | 5.582(86%) | -2.460     | 0.520 | 0.211             | Safely Timed       | Same Group        | 3            | NA     | FDRE/C-(170)-LUT3-(9)-LUT5-(80)-LUT5-(153)-FDRE/CE                                                                           | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 170         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C        | cache_val_reg[41][127]/CE |
| Path #12  | 10.000      | 6.301      | 0.858(14%)  | 5.443(86%) | -2.550     | 0.530 | 0.211             | Safely Timed       | Same Group        | 3            | NA     | FDRE/C-(170)-LUT3-(9)-LUT5-(80)-LUT5-(153)-FDRE/CE                                                                           | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 170         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C        | cache_val_reg[57][128]/CE |
| Path #13  | 10.000      | 6.301      | 0.858(14%)  | 5.443(86%) | -2.550     | 0.530 | 0.211             | Safely Timed       | Same Group        | 3            | NA     | FDRE/C-(170)-LUT3-(9)-LUT5-(80)-LUT5-(153)-FDRE/CE                                                                           | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 170         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C        | cache_val_reg[57][129]/CE |
| Path #14  | 10.000      | 6.301      | 0.858(14%)  | 5.443(86%) | -2.550     | 0.530 | 0.211             | Safely Timed       | Same Group        | 3            | NA     | FDRE/C-(170)-LUT3-(9)-LUT5-(80)-LUT5-(153)-FDRE/CE                                                                           | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 170         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C        | cache_val_reg[57][130]/CE |
| Path #15  | 10.000      | 6.301      | 0.858(14%)  | 5.443(86%) | -2.550     | 0.530 | 0.211             | Safely Timed       | Same Group        | 3            | NA     | FDRE/C-(170)-LUT3-(9)-LUT5-(80)-LUT5-(153)-FDRE/CE                                                                           | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 170         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C        | cache_val_reg[57][131]/CE |
| Path #16  | 10.000      | 6.407      | 0.856(14%)  | 5.551(86%) | -2.468     | 0.537 | 0.211             | Safely Timed       | Same Group        | 3            | NA     | FDRE/C-(170)-LUT3-(9)-LUT5-(80)-LUT5-(153)-FDRE/CE                                                                           | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 170         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C        | cache_val_reg[22][113]/CE |
| Path #17  | 10.000      | 9.327      | 2.818(31%)  | 6.509(69%) | -0.032     | 0.545 | 0.035             | Safely Timed       | Same Clock        | 13           | NA     | FDRE/C-(168)-LUT6-(3)-LUT6-(31)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-LUT6-(16)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 168         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C         | r_register_reg[1][30]/D   |
| Path #18  | 10.000      | 6.171      | 0.854(14%)  | 5.317(86%) | -2.347     | 0.545 | 0.211             | Safely Timed       | Same Group        | 3            | NA     | FDRE/C-(170)-LUT3-(9)-LUT6-(154)-LUT2-(96)-FDRE/R                                                                            | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 170         | 0          | 0          | FDRE/C                    | FDRE/R                  | o_mem_ready_reg/C        | cache_val_reg[16][15]/R   |
| Path #19  | 10.000      | 6.368      | 0.858(14%)  | 5.510(86%) | -2.467     | 0.546 | 0.211             | Safely Timed       | Same Group        | 3            | NA     | FDRE/C-(170)-LUT3-(9)-LUT5-(80)-LUT5-(153)-FDRE/CE                                                                           | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 170         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C        | cache_val_reg[30][109]/CE |
| Path #20  | 10.000      | 6.368      | 0.858(14%)  | 5.510(86%) | -2.467     | 0.546 | 0.211             | Safely Timed       | Same Group        | 3            | NA     | FDRE/C-(170)-LUT3-(9)-LUT5-(80)-LUT5-(153)-FDRE/CE                                                                           | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 170         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C        | cache_val_reg[30][115]/CE |
| Path #21  | 10.000      | 6.368      | 0.858(14%)  | 5.510(86%) | -2.467     | 0.546 | 0.211             | Safely Timed       | Same Group        | 3            | NA     | FDRE/C-(170)-LUT3-(9)-LUT5-(80)-LUT5-(153)-FDRE/CE                                                                           | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 170         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C        | cache_val_reg[30][118]/CE |
| Path #22  | 10.000      | 6.379      | 0.854(14%)  | 5.525(86%) | -2.451     | 0.550 | 0.211             | Safely Timed       | Same Group        | 3            | NA     | FDRE/C-(170)-LUT3-(9)-LUT5-(80)-LUT5-(153)-FDRE/CE                                                                           | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 170         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C        | cache_val_reg[41][102]/CE |
| Path #23  | 10.000      | 6.379      | 0.854(14%)  | 5.525(86%) | -2.451     | 0.550 | 0.211             | Safely Timed       | Same Group        | 3            | NA     | FDRE/C-(170)-LUT3-(9)-LUT5-(80)-LUT5-(153)-FDRE/CE                                                                           | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 170         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C        | cache_val_reg[41][113]/CE |
| Path #24  | 10.000      | 6.390      | 0.856(14%)  | 5.534(86%) | -2.450     | 0.556 | 0.211             | Safely Timed       | Same Group        | 3            | NA     | FDRE/C-(170)-LUT3-(9)-LUT6-(6)-LUT5-(153)-FDRE/CE                                                                            | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 170         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C        | cache_val_reg[4][110]/CE  |
| Path #25  | 10.000      | 6.515      | 0.858(14%)  | 5.657(86%) | -2.310     | 0.556 | 0.211             | Safely Timed       | Same Group        | 3            | NA     | FDRE/C-(170)-LUT3-(9)-LUT5-(80)-LUT5-(153)-FDRE/CE                                                                           | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 170         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C        | cache_val_reg[61][90]/CE  |
| Path #26  | 10.000      | 6.360      | 0.856(14%)  | 5.504(86%) | -2.458     | 0.558 | 0.211             | Safely Timed       | Same Group        | 3            | NA     | FDRE/C-(170)-LUT3-(9)-LUT5-(80)-LUT5-(153)-FDRE/CE                                                                           | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 170         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C        | cache_val_reg[6][106]/CE  |
| Path #27  | 10.000      | 6.254      | 0.858(14%)  | 5.396(86%) | -2.549     | 0.578 | 0.211             | Safely Timed       | Same Group        | 3            | NA     | FDRE/C-(170)-LUT3-(9)-LUT5-(80)-LUT5-(153)-FDRE/CE                                                                           | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 170         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C        | cache_val_reg[57][136]/CE |
| Path #28  | 10.000      | 6.254      | 0.858(14%)  | 5.396(86%) | -2.549     | 0.578 | 0.211             | Safely Timed       | Same Group        | 3            | NA     | FDRE/C-(170)-LUT3-(9)-LUT5-(80)-LUT5-(153)-FDRE/CE                                                                           | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 170         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C        | cache_val_reg[57][140]/CE |
| Path #29  | 10.000      | 6.254      | 0.858(14%)  | 5.396(86%) | -2.549     | 0.578 | 0.211             | Safely Timed       | Same Group        | 3            | NA     | FDRE/C-(170)-LUT3-(9)-LUT5-(80)-LUT5-(153)-FDRE/CE                                                                           | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 170         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C        | cache_val_reg[57][142]/CE |
| Path #30  | 10.000      | 6.254      | 0.858(14%)  | 5.396(86%) | -2.549     | 0.578 | 0.211             | Safely Timed       | Same Group        | 3            | NA     | FDRE/C-(170)-LUT3-(9)-LUT5-(80)-LUT5-(153)-FDRE/CE                                                                           | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 170         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C        | cache_val_reg[57][143]/CE |
| Path #31  | 10.000      | 6.254      | 0.858(14%)  | 5.396(86%) | -2.549     | 0.578 | 0.211             | Safely Timed       | Same Group        | 3            | NA     | FDRE/C-(170)-LUT3-(9)-LUT5-(80)-LUT5-(153)-FDRE/CE                                                                           | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 170         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C        | cache_val_reg[57][144]/CE |
| Path #32  | 10.000      | 6.254      | 0.858(14%)  | 5.396(86%) | -2.549     | 0.578 | 0.211             | Safely Timed       | Same Group        | 3            | NA     | FDRE/C-(170)-LUT3-(9)-LUT5-(80)-LUT5-(153)-FDRE/CE                                                                           | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 170         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C        | cache_val_reg[57][145]/CE |
| Path #33  | 10.000      | 6.254      | 0.858(14%)  | 5.396(86%) | -2.549     | 0.578 | 0.211             | Safely Timed       | Same Group        | 3            | NA     | FDRE/C-(170)-LUT3-(9)-LUT5-(80)-LUT5-(153)-FDRE/CE                                                                           | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 170         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C        | cache_val_reg[57][150]/CE |
| Path #34  | 10.000      | 6.254      | 0.858(14%)  | 5.396(86%) | -2.549     | 0.578 | 0.211             | Safely Timed       | Same Group        | 3            | NA     | FDRE/C-(170)-LUT3-(9)-LUT5-(80)-LUT5-(153)-FDRE/CE                                                                           | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 170         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C        | cache_val_reg[57][151]/CE |
| Path #35  | 10.000      | 6.464      | 0.860(14%)  | 5.604(86%) | -2.310     | 0.579 | 0.211             | Safely Timed       | Same Group        | 3            | NA     | FDRE/C-(170)-LUT3-(9)-LUT5-(80)-LUT5-(153)-FDRE/CE                                                                           | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 170         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C        | cache_val_reg[53][90]/CE  |
| Path #36  | 10.000      | 6.477      | 0.857(14%)  | 5.620(86%) | -2.309     | 0.591 | 0.211             | Safely Timed       | Same Group        | 3            | NA     | FDRE/C-(170)-LUT3-(9)-LUT5-(80)-LUT5-(153)-FDRE/CE                                                                           | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 170         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C        | cache_val_reg[50][90]/CE  |
| Path #37  | 10.000      | 6.338      | 0.856(14%)  | 5.482(86%) | -2.455     | 0.603 | 0.211             | Safely Timed       | Same Group        | 3            | NA     | FDRE/C-(170)-LUT3-(9)-LUT6-(6)-LUT5-(153)-FDRE/CE                                                                            | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 170         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C        | cache_val_reg[4][106]/CE  |
| Path #38  | 10.000      | 6.338      | 0.856(14%)  | 5.482(86%) | -2.455     | 0.603 | 0.211             | Safely Timed       | Same Group        | 3            | NA     | FDRE/C-(170)-LUT3-(9)-LUT6-(6)-LUT5-(153)-FDRE/CE                                                                            | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 170         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C        | cache_val_reg[4][115]/CE  |
| Path #39  | 10.000      | 6.338      | 0.856(14%)  | 5.482(86%) | -2.455     | 0.603 | 0.211             | Safely Timed       | Same Group        | 3            | NA     | FDRE/C-(170)-LUT3-(9)-LUT6-(6)-LUT5-(153)-FDRE/CE                                                                            | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 170         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C        | cache_val_reg[4][127]/CE  |
| Path #40  | 10.000      | 6.319      | 0.856(14%)  | 5.463(86%) | -2.449     | 0.614 | 0.211             | Safely Timed       | Same Group        | 3            | NA     | FDRE/C-(170)-LUT3-(9)-LUT5-(80)-LUT5-(153)-FDRE/CE                                                                           | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 170         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C        | cache_val_reg[14][110]/CE |
| Path #41  | 10.000      | 6.452      | 0.854(14%)  | 5.598(86%) | -2.310     | 0.618 | 0.211             | Safely Timed       | Same Group        | 3            | NA     | FDRE/C-(170)-LUT3-(9)-LUT5-(80)-LUT5-(153)-FDRE/CE                                                                           | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 170         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C        | cache_val_reg[41][90]/CE  |
| Path #42  | 10.000      | 6.485      | 0.858(14%)  | 5.627(86%) | -2.310     | 0.622 | 0.211             | Safely Timed       | Same Group        | 3            | NA     | FDRE/C-(170)-LUT3-(9)-LUT5-(80)-LUT5-(153)-FDRE/CE                                                                           | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 170         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C        | cache_val_reg[57][89]/CE  |
| Path #43  | 10.000      | 9.180      | 2.641(29%)  | 6.539(71%) | -0.050     | 0.626 | 0.035             | Safely Timed       | Same Clock        | 9            | NA     | FDRE/C-(168)-LUT6-(3)-LUT6-(31)-LUT2-(1)-CARRY4-CARRY4-LUT4-(1)-LUT6-(1)-MUXF7-LUT6-(16)-FDRE/D                              | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 168         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C         | r_register_reg[9][10]/D   |
| Path #44  | 10.000      | 6.212      | 0.858(14%)  | 5.354(86%) | -2.542     | 0.627 | 0.211             | Safely Timed       | Same Group        | 3            | NA     | FDRE/C-(170)-LUT3-(9)-LUT5-(80)-LUT5-(153)-FDRE/CE                                                                           | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 170         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C        | cache_val_reg[57][132]/CE |
| Path #45  | 10.000      | 6.212      | 0.858(14%)  | 5.354(86%) | -2.542     | 0.627 | 0.211             | Safely Timed       | Same Group        | 3            | NA     | FDRE/C-(170)-LUT3-(9)-LUT5-(80)-LUT5-(153)-FDRE/CE                                                                           | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 170         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C        | cache_val_reg[57][133]/CE |
| Path #46  | 10.000      | 6.212      | 0.858(14%)  | 5.354(86%) | -2.542     | 0.627 | 0.211             | Safely Timed       | Same Group        | 3            | NA     | FDRE/C-(170)-LUT3-(9)-LUT5-(80)-LUT5-(153)-FDRE/CE                                                                           | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 170         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C        | cache_val_reg[57][137]/CE |
| Path #47  | 10.000      | 6.212      | 0.858(14%)  | 5.354(86%) | -2.542     | 0.627 | 0.211             | Safely Timed       | Same Group        | 3            | NA     | FDRE/C-(170)-LUT3-(9)-LUT5-(80)-LUT5-(153)-FDRE/CE                                                                           | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 170         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C        | cache_val_reg[57][141]/CE |
| Path #48  | 10.000      | 6.212      | 0.858(14%)  | 5.354(86%) | -2.542     | 0.627 | 0.211             | Safely Timed       | Same Group        | 3            | NA     | FDRE/C-(170)-LUT3-(9)-LUT5-(80)-LUT5-(153)-FDRE/CE                                                                           | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 170         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C        | cache_val_reg[57][146]/CE |
| Path #49  | 10.000      | 6.497      | 0.828(13%)  | 5.669(87%) | -2.460     | 0.627 | 0.211             | Safely Timed       | Same Group        | 3            | NA     | FDRE/C-(170)-LUT3-(9)-LUT5-(80)-LUT5-(153)-FDRE/CE                                                                           | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 170         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C        | cache_val_reg[35][118]/CE |
| Path #50  | 10.000      | 6.319      | 0.856(14%)  | 5.463(86%) | -2.465     | 0.628 | 0.211             | Safely Timed       | Same Group        | 3            | NA     | FDRE/C-(170)-LUT3-(9)-LUT5-(80)-LUT5-(153)-FDRE/CE                                                                           | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 170         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C        | cache_val_reg[22][115]/CE |
| Path #51  | 10.000      | 6.199      | 0.858(14%)  | 5.341(86%) | -2.553     | 0.629 | 0.211             | Safely Timed       | Same Group        | 3            | NA     | FDRE/C-(170)-LUT3-(9)-LUT5-(80)-LUT5-(153)-FDRE/CE                                                                           | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 170         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C        | cache_val_reg[61][144]/CE |
| Path #52  | 10.000      | 6.199      | 0.858(14%)  | 5.341(86%) | -2.553     | 0.629 | 0.211             | Safely Timed       | Same Group        | 3            | NA     | FDRE/C-(170)-LUT3-(9)-LUT5-(80)-LUT5-(153)-FDRE/CE                                                                           | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 170         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C        | cache_val_reg[61][145]/CE |
| Path #53  | 10.000      | 6.199      | 0.858(14%)  | 5.341(86%) | -2.553     | 0.629 | 0.211             | Safely Timed       | Same Group        | 3            | NA     | FDRE/C-(170)-LUT3-(9)-LUT5-(80)-LUT5-(153)-FDRE/CE                                                                           | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 170         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C        | cache_val_reg[61][146]/CE |
| Path #54  | 10.000      | 6.199      | 0.858(14%)  | 5.341(86%) | -2.553     | 0.629 | 0.211             | Safely Timed       | Same Group        | 3            | NA     | FDRE/C-(170)-LUT3-(9)-LUT5-(80)-LUT5-(153)-FDRE/CE                                                                           | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 170         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C        | cache_val_reg[61][147]/CE |
| Path #55  | 10.000      | 6.199      | 0.858(14%)  | 5.341(86%) | -2.553     | 0.629 | 0.211             | Safely Timed       | Same Group        | 3            | NA     | FDRE/C-(170)-LUT3-(9)-LUT5-(80)-LUT5-(153)-FDRE/CE                                                                           | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 170         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C        | cache_val_reg[61][148]/CE |
| Path #56  | 10.000      | 6.199      | 0.858(14%)  | 5.341(86%) | -2.553     | 0.629 | 0.211             | Safely Timed       | Same Group        | 3            | NA     | FDRE/C-(170)-LUT3-(9)-LUT5-(80)-LUT5-(153)-FDRE/CE                                                                           | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 170         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C        | cache_val_reg[61][149]/CE |
| Path #57  | 10.000      | 6.199      | 0.858(14%)  | 5.341(86%) | -2.553     | 0.629 | 0.211             | Safely Timed       | Same Group        | 3            | NA     | FDRE/C-(170)-LUT3-(9)-LUT5-(80)-LUT5-(153)-FDRE/CE                                                                           | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 170         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C        | cache_val_reg[61][150]/CE |
| Path #58  | 10.000      | 6.199      | 0.858(14%)  | 5.341(86%) | -2.553     | 0.629 | 0.211             | Safely Timed       | Same Group        | 3            | NA     | FDRE/C-(170)-LUT3-(9)-LUT5-(80)-LUT5-(153)-FDRE/CE                                                                           | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 170         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C        | cache_val_reg[61][151]/CE |
| Path #59  | 10.000      | 6.440      | 0.858(14%)  | 5.582(86%) | -2.310     | 0.631 | 0.211             | Safely Timed       | Same Group        | 3            | NA     | FDRE/C-(170)-LUT3-(9)-LUT5-(80)-LUT5-(153)-FDRE/CE                                                                           | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 170         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C        | cache_val_reg[57][67]/CE  |
| Path #60  | 10.000      | 9.234      | 2.818(31%)  | 6.416(69%) | -0.036     | 0.634 | 0.035             | Safely Timed       | Same Clock        | 13           | NA     | FDRE/C-(168)-LUT6-(3)-LUT6-(31)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-LUT6-(16)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 168         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C         | r_register_reg[10][30]/D  |
| Path #61  | 10.000      | 6.367      | 0.860(14%)  | 5.507(86%) | -2.347     | 0.639 | 0.211             | Safely Timed       | Same Group        | 3            | NA     | FDRE/C-(170)-LUT3-(9)-LUT5-(80)-LUT5-(153)-FDRE/CE                                                                           | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 170         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C        | cache_val_reg[53][63]/CE  |
| Path #62  | 10.000      | 6.200      | 0.858(14%)  | 5.342(86%) | -2.542     | 0.639 | 0.211             | Safely Timed       | Same Group        | 3            | NA     | FDRE/C-(170)-LUT3-(9)-LUT5-(80)-LUT5-(153)-FDRE/CE                                                                           | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 170         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C        | cache_val_reg[57][147]/CE |
| Path #63  | 10.000      | 6.200      | 0.858(14%)  | 5.342(86%) | -2.542     | 0.639 | 0.211             | Safely Timed       | Same Group        | 3            | NA     | FDRE/C-(170)-LUT3-(9)-LUT5-(80)-LUT5-(153)-FDRE/CE                                                                           | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 170         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C        | cache_val_reg[57][149]/CE |
| Path #64  | 10.000      | 6.424      | 0.858(14%)  | 5.566(86%) | -2.310     | 0.647 | 0.211             | Safely Timed       | Same Group        | 3            | NA     | FDRE/C-(170)-LUT3-(9)-LUT5-(80)-LUT5-(153)-FDRE/CE                                                                           | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 170         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C        | cache_val_reg[57][90]/CE  |
| Path #65  | 10.000      | 6.286      | 0.856(14%)  | 5.430(86%) | -2.460     | 0.650 | 0.211             | Safely Timed       | Same Group        | 3            | NA     | FDRE/C-(170)-LUT3-(9)-LUT6-(6)-LUT5-(153)-FDRE/CE                                                                            | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 170         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C        | cache_val_reg[4][111]/CE  |
| Path #66  | 10.000      | 9.214      | 2.818(31%)  | 6.396(69%) | -0.033     | 0.651 | 0.035             | Safely Timed       | Same Clock        | 13           | NA     | FDRE/C-(168)-LUT6-(3)-LUT6-(31)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-LUT6-(16)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 168         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C         | r_register_reg[7][30]/D   |
| Path #67  | 10.000      | 6.480      | 0.828(13%)  | 5.652(87%) | -2.453     | 0.651 | 0.211             | Safely Timed       | Same Group        | 3            | NA     | FDRE/C-(170)-LUT3-(9)-LUT5-(80)-LUT5-(153)-FDRE/CE                                                                           | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 170         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C        | cache_val_reg[35][110]/CE |
| Path #68  | 10.000      | 6.264      | 0.856(14%)  | 5.408(86%) | -2.465     | 0.653 | 0.211             | Safely Timed       | Same Group        | 3            | NA     | FDRE/C-(170)-LUT3-(9)-LUT5-(80)-LUT5-(153)-FDRE/CE                                                                           | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 170         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C        | cache_val_reg[14][113]/CE |
| Path #69  | 10.000      | 6.456      | 0.853(14%)  | 5.603(86%) | -2.267     | 0.653 | 0.211             | Safely Timed       | Same Group        | 3            | NA     | FDRE/C-(170)-LUT3-(9)-LUT5-(80)-LUT5-(153)-FDRE/CE                                                                           | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 170         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C        | cache_val_reg[51][7]/CE   |
| Path #70  | 10.000      | 9.250      | 2.058(23%)  | 7.192(77%) | -0.092     | 0.654 | 0.035             | Safely Timed       | Same Clock        | 8            | NA     | FDRE/C-(257)-LUT6-(1)-CARRY4-CARRY4-LUT4-(7)-LUT6-(1)-LUT5-(2)-LUT6-(2)-LUT5-(1)-FDRE/D                                      | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 257         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_mem_addr_reg[0]/C      | state_reg[5]/D            |
| Path #71  | 10.000      | 6.176      | 0.858(14%)  | 5.318(86%) | -2.550     | 0.655 | 0.211             | Safely Timed       | Same Group        | 3            | NA     | FDRE/C-(170)-LUT3-(9)-LUT5-(80)-LUT5-(153)-FDRE/CE                                                                           | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 170         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C        | cache_val_reg[57][134]/CE |
| Path #72  | 10.000      | 6.176      | 0.858(14%)  | 5.318(86%) | -2.550     | 0.655 | 0.211             | Safely Timed       | Same Group        | 3            | NA     | FDRE/C-(170)-LUT3-(9)-LUT5-(80)-LUT5-(153)-FDRE/CE                                                                           | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 170         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C        | cache_val_reg[57][135]/CE |
| Path #73  | 10.000      | 6.176      | 0.858(14%)  | 5.318(86%) | -2.550     | 0.655 | 0.211             | Safely Timed       | Same Group        | 3            | NA     | FDRE/C-(170)-LUT3-(9)-LUT5-(80)-LUT5-(153)-FDRE/CE                                                                           | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 170         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C        | cache_val_reg[57][138]/CE |
| Path #74  | 10.000      | 6.176      | 0.858(14%)  | 5.318(86%) | -2.550     | 0.655 | 0.211             | Safely Timed       | Same Group        | 3            | NA     | FDRE/C-(170)-LUT3-(9)-LUT5-(80)-LUT5-(153)-FDRE/CE                                                                           | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 170         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C        | cache_val_reg[57][139]/CE |
| Path #75  | 10.000      | 6.176      | 0.858(14%)  | 5.318(86%) | -2.550     | 0.655 | 0.211             | Safely Timed       | Same Group        | 3            | NA     | FDRE/C-(170)-LUT3-(9)-LUT5-(80)-LUT5-(153)-FDRE/CE                                                                           | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 170         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C        | cache_val_reg[57][148]/CE |
| Path #76  | 10.000      | 6.292      | 0.856(14%)  | 5.436(86%) | -2.461     | 0.659 | 0.211             | Safely Timed       | Same Group        | 3            | NA     | FDRE/C-(170)-LUT3-(9)-LUT5-(80)-LUT5-(153)-FDRE/CE                                                                           | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 170         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C        | cache_val_reg[6][127]/CE  |
| Path #77  | 10.000      | 6.247      | 0.858(14%)  | 5.389(86%) | -2.473     | 0.661 | 0.211             | Safely Timed       | Same Group        | 3            | NA     | FDRE/C-(170)-LUT3-(9)-LUT5-(80)-LUT5-(153)-FDRE/CE                                                                           | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 170         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C        | cache_val_reg[27][112]/CE |
| Path #78  | 10.000      | 6.422      | 0.860(14%)  | 5.562(86%) | -2.269     | 0.662 | 0.211             | Safely Timed       | Same Group        | 3            | NA     | FDRE/C-(170)-LUT3-(9)-LUT5-(80)-LUT5-(153)-FDRE/CE                                                                           | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 170         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C        | cache_val_reg[53][17]/CE  |
| Path #79  | 10.000      | 9.200      | 2.818(31%)  | 6.382(69%) | -0.035     | 0.663 | 0.035             | Safely Timed       | Same Clock        | 13           | NA     | FDRE/C-(168)-LUT6-(3)-LUT6-(31)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-LUT6-(16)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 168         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C         | r_register_reg[11][30]/D  |
| Path #80  | 10.000      | 6.371      | 0.858(14%)  | 5.513(86%) | -2.347     | 0.663 | 0.211             | Safely Timed       | Same Group        | 3            | NA     | FDRE/C-(170)-LUT3-(9)-LUT5-(80)-LUT5-(153)-FDRE/CE                                                                           | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 170         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C        | cache_val_reg[61][21]/CE  |
| Path #81  | 10.000      | 6.371      | 0.858(14%)  | 5.513(86%) | -2.347     | 0.663 | 0.211             | Safely Timed       | Same Group        | 3            | NA     | FDRE/C-(170)-LUT3-(9)-LUT5-(80)-LUT5-(153)-FDRE/CE                                                                           | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 170         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C        | cache_val_reg[61][63]/CE  |
| Path #82  | 10.000      | 6.379      | 0.860(14%)  | 5.519(86%) | -2.310     | 0.664 | 0.211             | Safely Timed       | Same Group        | 3            | NA     | FDRE/C-(170)-LUT3-(9)-LUT5-(80)-LUT5-(153)-FDRE/CE                                                                           | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 170         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C        | cache_val_reg[53][67]/CE  |
| Path #83  | 10.000      | 9.200      | 2.818(31%)  | 6.382(69%) | -0.033     | 0.665 | 0.035             | Safely Timed       | Same Clock        | 13           | NA     | FDRE/C-(168)-LUT6-(3)-LUT6-(31)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-LUT6-(16)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 168         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C         | r_register_reg[6][30]/D   |
| Path #84  | 10.000      | 6.163      | 0.858(14%)  | 5.305(86%) | -2.553     | 0.665 | 0.211             | Safely Timed       | Same Group        | 3            | NA     | FDRE/C-(170)-LUT3-(9)-LUT5-(80)-LUT5-(153)-FDRE/CE                                                                           | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 170         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C        | cache_val_reg[61][122]/CE |
| Path #85  | 10.000      | 6.247      | 0.856(14%)  | 5.391(86%) | -2.463     | 0.666 | 0.211             | Safely Timed       | Same Group        | 3            | NA     | FDRE/C-(170)-LUT3-(9)-LUT5-(80)-LUT5-(153)-FDRE/CE                                                                           | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 170         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C        | cache_val_reg[6][111]/CE  |
| Path #86  | 10.000      | 6.247      | 0.856(14%)  | 5.391(86%) | -2.463     | 0.666 | 0.211             | Safely Timed       | Same Group        | 3            | NA     | FDRE/C-(170)-LUT3-(9)-LUT5-(80)-LUT5-(153)-FDRE/CE                                                                           | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 170         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C        | cache_val_reg[6][113]/CE  |
| Path #87  | 10.000      | 6.247      | 0.856(14%)  | 5.391(86%) | -2.463     | 0.666 | 0.211             | Safely Timed       | Same Group        | 3            | NA     | FDRE/C-(170)-LUT3-(9)-LUT5-(80)-LUT5-(153)-FDRE/CE                                                                           | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 170         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C        | cache_val_reg[6][121]/CE  |
| Path #88  | 10.000      | 6.492      | 0.828(13%)  | 5.664(87%) | -2.461     | 0.667 | 0.211             | Safely Timed       | Same Group        | 3            | NA     | FDRE/C-(170)-LUT3-(9)-LUT5-(80)-LUT5-(153)-FDRE/CE                                                                           | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 170         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C        | cache_val_reg[25][109]/CE |
| Path #89  | 10.000      | 6.492      | 0.828(13%)  | 5.664(87%) | -2.461     | 0.667 | 0.211             | Safely Timed       | Same Group        | 3            | NA     | FDRE/C-(170)-LUT3-(9)-LUT5-(80)-LUT5-(153)-FDRE/CE                                                                           | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 170         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C        | cache_val_reg[25][115]/CE |
| Path #90  | 10.000      | 6.418      | 0.860(14%)  | 5.558(86%) | -2.267     | 0.668 | 0.211             | Safely Timed       | Same Group        | 3            | NA     | FDRE/C-(170)-LUT3-(9)-LUT5-(80)-LUT5-(153)-FDRE/CE                                                                           | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 170         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C        | cache_val_reg[53][7]/CE   |
| Path #91  | 10.000      | 6.341      | 0.853(14%)  | 5.488(86%) | -2.360     | 0.675 | 0.211             | Safely Timed       | Same Group        | 3            | NA     | FDRE/C-(170)-LUT3-(9)-LUT5-(80)-LUT5-(153)-FDRE/CE                                                                           | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 170         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C        | cache_val_reg[60][48]/CE  |
| Path #92  | 10.000      | 6.341      | 0.853(14%)  | 5.488(86%) | -2.360     | 0.675 | 0.211             | Safely Timed       | Same Group        | 3            | NA     | FDRE/C-(170)-LUT3-(9)-LUT5-(80)-LUT5-(153)-FDRE/CE                                                                           | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 170         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C        | cache_val_reg[60][65]/CE  |
| Path #93  | 10.000      | 6.341      | 0.853(14%)  | 5.488(86%) | -2.360     | 0.675 | 0.211             | Safely Timed       | Same Group        | 3            | NA     | FDRE/C-(170)-LUT3-(9)-LUT5-(80)-LUT5-(153)-FDRE/CE                                                                           | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 170         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C        | cache_val_reg[60][67]/CE  |
| Path #94  | 10.000      | 6.341      | 0.853(14%)  | 5.488(86%) | -2.360     | 0.675 | 0.211             | Safely Timed       | Same Group        | 3            | NA     | FDRE/C-(170)-LUT3-(9)-LUT5-(80)-LUT5-(153)-FDRE/CE                                                                           | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 170         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C        | cache_val_reg[60][95]/CE  |
| Path #95  | 10.000      | 6.238      | 0.858(14%)  | 5.380(86%) | -2.468     | 0.675 | 0.211             | Safely Timed       | Same Group        | 3            | NA     | FDRE/C-(170)-LUT3-(9)-LUT5-(80)-LUT5-(153)-FDRE/CE                                                                           | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 170         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C        | cache_val_reg[61][112]/CE |
| Path #96  | 10.000      | 6.157      | 0.856(14%)  | 5.301(86%) | -2.541     | 0.678 | 0.211             | Safely Timed       | Same Group        | 3            | NA     | FDRE/C-(170)-LUT3-(9)-LUT5-(80)-LUT5-(153)-FDRE/CE                                                                           | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 170         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C        | cache_val_reg[22][126]/CE |
| Path #97  | 10.000      | 9.183      | 2.818(31%)  | 6.365(69%) | -0.035     | 0.686 | 0.035             | Safely Timed       | Same Clock        | 13           | NA     | FDRE/C-(168)-LUT6-(3)-LUT6-(31)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-LUT6-(16)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 168         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C         | r_register_reg[8][30]/D   |
| Path #98  | 10.000      | 9.213      | 2.818(31%)  | 6.395(69%) | -0.033     | 0.688 | 0.035             | Safely Timed       | Same Clock        | 13           | NA     | FDRE/C-(168)-LUT6-(3)-LUT6-(31)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-LUT6-(16)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 168         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C         | r_register_reg[3][30]/D   |
| Path #99  | 10.000      | 9.136      | 2.228(25%)  | 6.908(75%) | -0.038     | 0.688 | 0.035             | Safely Timed       | Same Clock        | 8            | NA     | FDRE/C-(168)-LUT6-(3)-LUT6-(31)-LUT2-(1)-CARRY4-CARRY4-LUT4-(1)-LUT6-(1)-LUT5-(16)-FDRE/D                                    | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 168         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C         | r_register_reg[11][8]/D   |
| Path #100 | 10.000      | 9.235      | 1.058(12%)  | 8.177(88%) | -0.123     | 0.688 | 0.035             | Safely Timed       | Same Clock        | 2            | NA     | FDRE/C-(35)-MUXF8-(1)-LUT6-(1)-FDRE/D                                                                                        | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 35          | 0          | 0          | FDRE/C                    | FDRE/D                  | curr_read_block_reg[3]/C | xsdb_reg_reg[13]/D        |
+-----------+-------------+------------+-------------+------------+------------+-------+-------------------+--------------------+-------------------+--------------+--------+------------------------------------------------------------------------------------------------------------------------------+-------------------+-----------------+-----------+---------------+--------------+------------------+---------------+---------+-------------+------------+------------+---------------------------+-------------------------+--------------------------+---------------------------+
* Bounding box calculated as % of dimensions for the target device (244, 400)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+---+-----+---+---+----+---+----+----+----+----+----+
| End Point Clock | Requirement | 2 |  3  | 4 | 5 |  6 | 7 |  8 |  9 | 10 | 13 | 14 |
+-----------------+-------------+---+-----+---+---+----+---+----+----+----+----+----+
| sys_clk_pin     | 10.000ns    | 5 | 897 | 1 | 4 | 10 | 2 | 22 | 15 | 13 | 30 |  1 |
+-----------------+-------------+---+-----+---+---+----+---+----+----+----+----+----+
* Columns represent the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Placer Final Level Congestion Reporting
------------------------------------------

+-----------+------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Congestion | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
* No congestion windows are found above level 5


4. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+
| Cell Names | Number of Nets crossing SLR |
+------------+-----------------------------+
* The current part is not an SSI device


