============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.14-s090_1
  Generated on:           Sep 13 2025  09:02:24 am
  Module:                 topPLLDigital
  Operating conditions:   tt_1.8_25 (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: MET (4576 ps) Setup Check with Pin fifo_inst/data_out_reg[13]/CK->D
          Group: clk
     Startpoint: (R) spi_slave_inst/data_valid_reg/CK
          Clock: (R) sclk
       Endpoint: (R) fifo_inst/data_out_reg[13]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+  100000        93750     
       Src Latency:+       0            0     
       Net Latency:+     200 (I)        0 (I) 
           Arrival:=  100200        93750     
                                              
             Setup:-      94                  
       Uncertainty:-     100                  
     Required Time:=  100006                  
      Launch Clock:-   93750                  
         Data Path:-    1680                  
             Slack:=    4576                  

#-----------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags   Arc   Edge   Cell      Power  Fanout Load Trans Delay Arrival Instance 
#                                                                 Domain        (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------
  spi_slave_inst/data_valid_reg/CK -       -     R     (arrival)  PD_VDD     38    -     0     0   93750    (-,-) 
  spi_slave_inst/data_valid_reg/Q  -       CK->Q R     DFFRX1     PD_VDD     14 43.5   298   441   94191    (-,-) 
  fifo_inst/g6373/Y                -       A->Y  F     CLKINVX2   PD_VDD      8 21.8    97   116   94307    (-,-) 
  fifo_inst/g6330__1617/Y          -       A->Y  R     NOR2X1     PD_VDD      3 10.3   165   171   94478    (-,-) 
  fifo_inst/g6325__8428/Y          -       B->Y  F     NAND2X1    PD_VDD     15 45.6   264   271   94748    (-,-) 
  fifo_inst/g6315__1666/Y          -       B->Y  R     NOR2X1     PD_VDD      4  7.3   167   195   94943    (-,-) 
  fifo_inst/g6309__9315/Y          -       C->Y  R     AND3X2     PD_VDD     14 43.0   165   299   95242    (-,-) 
  fifo_inst/g6214__9945/Y          -       A1->Y F     AOI222X1   PD_VDD      1  3.0   108   120   95362    (-,-) 
  fifo_inst/g6111__5122/Y          -       D->Y  R     NAND4X1    PD_VDD      1  1.8    57    68   95430    (-,-) 
  fifo_inst/data_out_reg[13]/D     -       -     R     DFFX1      PD_VDD      1    -     -     0   95430    (-,-) 
#-----------------------------------------------------------------------------------------------------------------



Path 2: MET (4576 ps) Setup Check with Pin fifo_inst/data_out_reg[3]/CK->D
          Group: clk
     Startpoint: (R) spi_slave_inst/data_valid_reg/CK
          Clock: (R) sclk
       Endpoint: (R) fifo_inst/data_out_reg[3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+  100000        93750     
       Src Latency:+       0            0     
       Net Latency:+     200 (I)        0 (I) 
           Arrival:=  100200        93750     
                                              
             Setup:-      94                  
       Uncertainty:-     100                  
     Required Time:=  100006                  
      Launch Clock:-   93750                  
         Data Path:-    1680                  
             Slack:=    4576                  

#-----------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags   Arc   Edge   Cell      Power  Fanout Load Trans Delay Arrival Instance 
#                                                                 Domain        (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------
  spi_slave_inst/data_valid_reg/CK -       -     R     (arrival)  PD_VDD     38    -     0     0   93750    (-,-) 
  spi_slave_inst/data_valid_reg/Q  -       CK->Q R     DFFRX1     PD_VDD     14 43.5   298   441   94191    (-,-) 
  fifo_inst/g6373/Y                -       A->Y  F     CLKINVX2   PD_VDD      8 21.8    97   116   94307    (-,-) 
  fifo_inst/g6330__1617/Y          -       A->Y  R     NOR2X1     PD_VDD      3 10.3   165   171   94478    (-,-) 
  fifo_inst/g6325__8428/Y          -       B->Y  F     NAND2X1    PD_VDD     15 45.6   264   271   94748    (-,-) 
  fifo_inst/g6315__1666/Y          -       B->Y  R     NOR2X1     PD_VDD      4  7.3   167   195   94943    (-,-) 
  fifo_inst/g6309__9315/Y          -       C->Y  R     AND3X2     PD_VDD     14 43.0   165   299   95242    (-,-) 
  fifo_inst/g6211__4733/Y          -       A1->Y F     AOI222X1   PD_VDD      1  3.0   108   120   95362    (-,-) 
  fifo_inst/g6112__8246/Y          -       D->Y  R     NAND4X1    PD_VDD      1  1.8    57    68   95430    (-,-) 
  fifo_inst/data_out_reg[3]/D      -       -     R     DFFX1      PD_VDD      1    -     -     0   95430    (-,-) 
#-----------------------------------------------------------------------------------------------------------------



Path 3: MET (4576 ps) Setup Check with Pin fifo_inst/data_out_reg[0]/CK->D
          Group: clk
     Startpoint: (R) spi_slave_inst/data_valid_reg/CK
          Clock: (R) sclk
       Endpoint: (R) fifo_inst/data_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+  100000        93750     
       Src Latency:+       0            0     
       Net Latency:+     200 (I)        0 (I) 
           Arrival:=  100200        93750     
                                              
             Setup:-      94                  
       Uncertainty:-     100                  
     Required Time:=  100006                  
      Launch Clock:-   93750                  
         Data Path:-    1680                  
             Slack:=    4576                  

#-----------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags   Arc   Edge   Cell      Power  Fanout Load Trans Delay Arrival Instance 
#                                                                 Domain        (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------
  spi_slave_inst/data_valid_reg/CK -       -     R     (arrival)  PD_VDD     38    -     0     0   93750    (-,-) 
  spi_slave_inst/data_valid_reg/Q  -       CK->Q R     DFFRX1     PD_VDD     14 43.5   298   441   94191    (-,-) 
  fifo_inst/g6373/Y                -       A->Y  F     CLKINVX2   PD_VDD      8 21.8    97   116   94307    (-,-) 
  fifo_inst/g6330__1617/Y          -       A->Y  R     NOR2X1     PD_VDD      3 10.3   165   171   94478    (-,-) 
  fifo_inst/g6325__8428/Y          -       B->Y  F     NAND2X1    PD_VDD     15 45.6   264   271   94748    (-,-) 
  fifo_inst/g6315__1666/Y          -       B->Y  R     NOR2X1     PD_VDD      4  7.3   167   195   94943    (-,-) 
  fifo_inst/g6309__9315/Y          -       C->Y  R     AND3X2     PD_VDD     14 43.0   165   299   95242    (-,-) 
  fifo_inst/g6221__2398/Y          -       A1->Y F     AOI222X1   PD_VDD      1  3.0   108   120   95362    (-,-) 
  fifo_inst/g6115__1881/Y          -       D->Y  R     NAND4X1    PD_VDD      1  1.8    57    68   95430    (-,-) 
  fifo_inst/data_out_reg[0]/D      -       -     R     DFFX1      PD_VDD      1    -     -     0   95430    (-,-) 
#-----------------------------------------------------------------------------------------------------------------



Path 4: MET (4597 ps) Setup Check with Pin fifo_inst/data_out_reg[5]/CK->D
          Group: clk
     Startpoint: (R) spi_slave_inst/data_valid_reg/CK
          Clock: (R) sclk
       Endpoint: (R) fifo_inst/data_out_reg[5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+  100000        93750     
       Src Latency:+       0            0     
       Net Latency:+     200 (I)        0 (I) 
           Arrival:=  100200        93750     
                                              
             Setup:-      94                  
       Uncertainty:-     100                  
     Required Time:=  100006                  
      Launch Clock:-   93750                  
         Data Path:-    1659                  
             Slack:=    4597                  

#-----------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags   Arc   Edge   Cell      Power  Fanout Load Trans Delay Arrival Instance 
#                                                                 Domain        (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------
  spi_slave_inst/data_valid_reg/CK -       -     R     (arrival)  PD_VDD     38    -     0     0   93750    (-,-) 
  spi_slave_inst/data_valid_reg/Q  -       CK->Q R     DFFRX1     PD_VDD     14 43.5   298   441   94191    (-,-) 
  fifo_inst/g6373/Y                -       A->Y  F     CLKINVX2   PD_VDD      8 21.8    97   116   94307    (-,-) 
  fifo_inst/g6330__1617/Y          -       A->Y  R     NOR2X1     PD_VDD      3 10.3   165   171   94478    (-,-) 
  fifo_inst/g6325__8428/Y          -       B->Y  F     NAND2X1    PD_VDD     15 45.6   264   271   94748    (-,-) 
  fifo_inst/g6315__1666/Y          -       B->Y  R     NOR2X1     PD_VDD      4  7.3   167   195   94943    (-,-) 
  fifo_inst/g6309__9315/Y          -       C->Y  R     AND3X2     PD_VDD     14 43.0   165   299   95242    (-,-) 
  fifo_inst/g6235__6131/Y          -       A1->Y F     AOI22X1    PD_VDD      1  3.0    73   101   95343    (-,-) 
  fifo_inst/g6103__4319/Y          -       C->Y  R     NAND4X1    PD_VDD      1  1.8    57    66   95409    (-,-) 
  fifo_inst/data_out_reg[5]/D      -       -     R     DFFX1      PD_VDD      1    -     -     0   95409    (-,-) 
#-----------------------------------------------------------------------------------------------------------------



Path 5: MET (4618 ps) Setup Check with Pin fifo_inst/data_out_reg[4]/CK->D
          Group: clk
     Startpoint: (R) spi_slave_inst/data_valid_reg/CK
          Clock: (R) sclk
       Endpoint: (R) fifo_inst/data_out_reg[4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+  100000        93750     
       Src Latency:+       0            0     
       Net Latency:+     200 (I)        0 (I) 
           Arrival:=  100200        93750     
                                              
             Setup:-      94                  
       Uncertainty:-     100                  
     Required Time:=  100006                  
      Launch Clock:-   93750                  
         Data Path:-    1638                  
             Slack:=    4618                  

#-----------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags   Arc   Edge   Cell      Power  Fanout Load Trans Delay Arrival Instance 
#                                                                 Domain        (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------
  spi_slave_inst/data_valid_reg/CK -       -     R     (arrival)  PD_VDD     38    -     0     0   93750    (-,-) 
  spi_slave_inst/data_valid_reg/Q  -       CK->Q R     DFFRX1     PD_VDD     14 43.5   298   441   94191    (-,-) 
  fifo_inst/g6373/Y                -       A->Y  F     CLKINVX2   PD_VDD      8 21.8    97   116   94307    (-,-) 
  fifo_inst/g6330__1617/Y          -       A->Y  R     NOR2X1     PD_VDD      3 10.3   165   171   94478    (-,-) 
  fifo_inst/g6325__8428/Y          -       B->Y  F     NAND2X1    PD_VDD     15 45.6   264   271   94748    (-,-) 
  fifo_inst/g6315__1666/Y          -       B->Y  R     NOR2X1     PD_VDD      4  7.3   167   195   94943    (-,-) 
  fifo_inst/g6301__7098/Y          -       B->Y  R     AND2X2     PD_VDD     14 42.2   156   260   95203    (-,-) 
  fifo_inst/g6216__2346/Y          -       A1->Y F     AOI222X1   PD_VDD      1  3.0   108   117   95320    (-,-) 
  fifo_inst/g6113__7098/Y          -       D->Y  R     NAND4X1    PD_VDD      1  1.8    57    68   95388    (-,-) 
  fifo_inst/data_out_reg[4]/D      -       -     R     DFFX1      PD_VDD      1    -     -     0   95388    (-,-) 
#-----------------------------------------------------------------------------------------------------------------



Path 6: MET (4618 ps) Setup Check with Pin fifo_inst/data_out_reg[1]/CK->D
          Group: clk
     Startpoint: (R) spi_slave_inst/data_valid_reg/CK
          Clock: (R) sclk
       Endpoint: (R) fifo_inst/data_out_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+  100000        93750     
       Src Latency:+       0            0     
       Net Latency:+     200 (I)        0 (I) 
           Arrival:=  100200        93750     
                                              
             Setup:-      94                  
       Uncertainty:-     100                  
     Required Time:=  100006                  
      Launch Clock:-   93750                  
         Data Path:-    1638                  
             Slack:=    4618                  

#-----------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags   Arc   Edge   Cell      Power  Fanout Load Trans Delay Arrival Instance 
#                                                                 Domain        (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------
  spi_slave_inst/data_valid_reg/CK -       -     R     (arrival)  PD_VDD     38    -     0     0   93750    (-,-) 
  spi_slave_inst/data_valid_reg/Q  -       CK->Q R     DFFRX1     PD_VDD     14 43.5   298   441   94191    (-,-) 
  fifo_inst/g6373/Y                -       A->Y  F     CLKINVX2   PD_VDD      8 21.8    97   116   94307    (-,-) 
  fifo_inst/g6330__1617/Y          -       A->Y  R     NOR2X1     PD_VDD      3 10.3   165   171   94478    (-,-) 
  fifo_inst/g6325__8428/Y          -       B->Y  F     NAND2X1    PD_VDD     15 45.6   264   271   94748    (-,-) 
  fifo_inst/g6315__1666/Y          -       B->Y  R     NOR2X1     PD_VDD      4  7.3   167   195   94943    (-,-) 
  fifo_inst/g6301__7098/Y          -       B->Y  R     AND2X2     PD_VDD     14 42.2   156   260   95203    (-,-) 
  fifo_inst/g6223__6260/Y          -       A1->Y F     AOI222X1   PD_VDD      1  3.0   108   117   95320    (-,-) 
  fifo_inst/g6109__2802/Y          -       D->Y  R     NAND4X1    PD_VDD      1  1.8    57    68   95388    (-,-) 
  fifo_inst/data_out_reg[1]/D      -       -     R     DFFX1      PD_VDD      1    -     -     0   95388    (-,-) 
#-----------------------------------------------------------------------------------------------------------------



Path 7: MET (4619 ps) Setup Check with Pin fifo_inst/data_out_reg[9]/CK->D
          Group: clk
     Startpoint: (R) spi_slave_inst/data_valid_reg/CK
          Clock: (R) sclk
       Endpoint: (R) fifo_inst/data_out_reg[9]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+  100000        93750     
       Src Latency:+       0            0     
       Net Latency:+     200 (I)        0 (I) 
           Arrival:=  100200        93750     
                                              
             Setup:-      94                  
       Uncertainty:-     100                  
     Required Time:=  100006                  
      Launch Clock:-   93750                  
         Data Path:-    1637                  
             Slack:=    4619                  

#-----------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags   Arc   Edge   Cell      Power  Fanout Load Trans Delay Arrival Instance 
#                                                                 Domain        (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------
  spi_slave_inst/data_valid_reg/CK -       -     R     (arrival)  PD_VDD     38    -     0     0   93750    (-,-) 
  spi_slave_inst/data_valid_reg/Q  -       CK->Q R     DFFRX1     PD_VDD     14 43.5   298   441   94191    (-,-) 
  fifo_inst/g6373/Y                -       A->Y  F     CLKINVX2   PD_VDD      8 21.8    97   116   94307    (-,-) 
  fifo_inst/g6330__1617/Y          -       A->Y  R     NOR2X1     PD_VDD      3 10.3   165   171   94478    (-,-) 
  fifo_inst/g6325__8428/Y          -       B->Y  F     NAND2X1    PD_VDD     15 45.6   264   271   94748    (-,-) 
  fifo_inst/g6315__1666/Y          -       B->Y  R     NOR2X1     PD_VDD      4  7.3   167   195   94943    (-,-) 
  fifo_inst/g6307__4733/Y          -       B->Y  R     AND2X2     PD_VDD     14 42.0   156   259   95202    (-,-) 
  fifo_inst/g6222__5107/Y          -       A1->Y F     AOI222X1   PD_VDD      1  3.0   108   117   95319    (-,-) 
  fifo_inst/g6108__1617/Y          -       D->Y  R     NAND4X1    PD_VDD      1  1.8    57    68   95387    (-,-) 
  fifo_inst/data_out_reg[9]/D      -       -     R     DFFX1      PD_VDD      1    -     -     0   95387    (-,-) 
#-----------------------------------------------------------------------------------------------------------------



Path 8: MET (4619 ps) Setup Check with Pin fifo_inst/data_out_reg[8]/CK->D
          Group: clk
     Startpoint: (R) spi_slave_inst/data_valid_reg/CK
          Clock: (R) sclk
       Endpoint: (R) fifo_inst/data_out_reg[8]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+  100000        93750     
       Src Latency:+       0            0     
       Net Latency:+     200 (I)        0 (I) 
           Arrival:=  100200        93750     
                                              
             Setup:-      94                  
       Uncertainty:-     100                  
     Required Time:=  100006                  
      Launch Clock:-   93750                  
         Data Path:-    1637                  
             Slack:=    4619                  

#-----------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags   Arc   Edge   Cell      Power  Fanout Load Trans Delay Arrival Instance 
#                                                                 Domain        (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------
  spi_slave_inst/data_valid_reg/CK -       -     R     (arrival)  PD_VDD     38    -     0     0   93750    (-,-) 
  spi_slave_inst/data_valid_reg/Q  -       CK->Q R     DFFRX1     PD_VDD     14 43.5   298   441   94191    (-,-) 
  fifo_inst/g6373/Y                -       A->Y  F     CLKINVX2   PD_VDD      8 21.8    97   116   94307    (-,-) 
  fifo_inst/g6330__1617/Y          -       A->Y  R     NOR2X1     PD_VDD      3 10.3   165   171   94478    (-,-) 
  fifo_inst/g6325__8428/Y          -       B->Y  F     NAND2X1    PD_VDD     15 45.6   264   271   94748    (-,-) 
  fifo_inst/g6315__1666/Y          -       B->Y  R     NOR2X1     PD_VDD      4  7.3   167   195   94943    (-,-) 
  fifo_inst/g6307__4733/Y          -       B->Y  R     AND2X2     PD_VDD     14 42.0   156   259   95202    (-,-) 
  fifo_inst/g6220__5477/Y          -       A1->Y F     AOI222X1   PD_VDD      1  3.0   108   117   95319    (-,-) 
  fifo_inst/g6110__1705/Y          -       D->Y  R     NAND4X1    PD_VDD      1  1.8    57    68   95387    (-,-) 
  fifo_inst/data_out_reg[8]/D      -       -     R     DFFX1      PD_VDD      1    -     -     0   95387    (-,-) 
#-----------------------------------------------------------------------------------------------------------------



Path 9: MET (4620 ps) Setup Check with Pin fifo_inst/data_out_reg[10]/CK->D
          Group: clk
     Startpoint: (R) spi_slave_inst/data_valid_reg/CK
          Clock: (R) sclk
       Endpoint: (R) fifo_inst/data_out_reg[10]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+  100000        93750     
       Src Latency:+       0            0     
       Net Latency:+     200 (I)        0 (I) 
           Arrival:=  100200        93750     
                                              
             Setup:-      94                  
       Uncertainty:-     100                  
     Required Time:=  100006                  
      Launch Clock:-   93750                  
         Data Path:-    1636                  
             Slack:=    4620                  

#-----------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags   Arc   Edge   Cell      Power  Fanout Load Trans Delay Arrival Instance 
#                                                                 Domain        (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------
  spi_slave_inst/data_valid_reg/CK -       -     R     (arrival)  PD_VDD     38    -     0     0   93750    (-,-) 
  spi_slave_inst/data_valid_reg/Q  -       CK->Q R     DFFRX1     PD_VDD     14 43.5   298   441   94191    (-,-) 
  fifo_inst/g6373/Y                -       A->Y  F     CLKINVX2   PD_VDD      8 21.8    97   116   94307    (-,-) 
  fifo_inst/g6330__1617/Y          -       A->Y  R     NOR2X1     PD_VDD      3 10.3   165   171   94478    (-,-) 
  fifo_inst/g6325__8428/Y          -       B->Y  F     NAND2X1    PD_VDD     15 45.6   264   271   94748    (-,-) 
  fifo_inst/g6315__1666/Y          -       B->Y  R     NOR2X1     PD_VDD      4  7.3   167   195   94943    (-,-) 
  fifo_inst/g6309__9315/Y          -       C->Y  R     AND3X2     PD_VDD     14 43.0   165   299   95242    (-,-) 
  fifo_inst/g6271__6161/Y          -       B1->Y F     AOI22X1    PD_VDD      1  2.9    71    73   95315    (-,-) 
  fifo_inst/g6107__3680/Y          -       B->Y  R     NAND4X1    PD_VDD      1  1.8    57    71   95386    (-,-) 
  fifo_inst/data_out_reg[10]/D     -       -     R     DFFX1      PD_VDD      1    -     -     0   95386    (-,-) 
#-----------------------------------------------------------------------------------------------------------------



Path 10: MET (4620 ps) Setup Check with Pin fifo_inst/data_out_reg[7]/CK->D
          Group: clk
     Startpoint: (R) spi_slave_inst/data_valid_reg/CK
          Clock: (R) sclk
       Endpoint: (R) fifo_inst/data_out_reg[7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+  100000        93750     
       Src Latency:+       0            0     
       Net Latency:+     200 (I)        0 (I) 
           Arrival:=  100200        93750     
                                              
             Setup:-      94                  
       Uncertainty:-     100                  
     Required Time:=  100006                  
      Launch Clock:-   93750                  
         Data Path:-    1636                  
             Slack:=    4620                  

#-----------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags   Arc   Edge   Cell      Power  Fanout Load Trans Delay Arrival Instance 
#                                                                 Domain        (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------
  spi_slave_inst/data_valid_reg/CK -       -     R     (arrival)  PD_VDD     38    -     0     0   93750    (-,-) 
  spi_slave_inst/data_valid_reg/Q  -       CK->Q R     DFFRX1     PD_VDD     14 43.5   298   441   94191    (-,-) 
  fifo_inst/g6373/Y                -       A->Y  F     CLKINVX2   PD_VDD      8 21.8    97   116   94307    (-,-) 
  fifo_inst/g6330__1617/Y          -       A->Y  R     NOR2X1     PD_VDD      3 10.3   165   171   94478    (-,-) 
  fifo_inst/g6325__8428/Y          -       B->Y  F     NAND2X1    PD_VDD     15 45.6   264   271   94748    (-,-) 
  fifo_inst/g6315__1666/Y          -       B->Y  R     NOR2X1     PD_VDD      4  7.3   167   195   94943    (-,-) 
  fifo_inst/g6311__2883/Y          -       B->Y  R     AND2X2     PD_VDD     14 43.2   160   262   95205    (-,-) 
  fifo_inst/g6227__6783/Y          -       A1->Y F     AOI222X1   PD_VDD      1  3.0    91   118   95323    (-,-) 
  fifo_inst/g6114__6131/Y          -       D->Y  R     NAND4X1    PD_VDD      1  1.8    57    63   95386    (-,-) 
  fifo_inst/data_out_reg[7]/D      -       -     R     DFFX1      PD_VDD      1    -     -     0   95386    (-,-) 
#-----------------------------------------------------------------------------------------------------------------



Path 11: MET (4620 ps) Setup Check with Pin fifo_inst/data_out_reg[6]/CK->D
          Group: clk
     Startpoint: (R) spi_slave_inst/data_valid_reg/CK
          Clock: (R) sclk
       Endpoint: (R) fifo_inst/data_out_reg[6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+  100000        93750     
       Src Latency:+       0            0     
       Net Latency:+     200 (I)        0 (I) 
           Arrival:=  100200        93750     
                                              
             Setup:-      94                  
       Uncertainty:-     100                  
     Required Time:=  100006                  
      Launch Clock:-   93750                  
         Data Path:-    1636                  
             Slack:=    4620                  

#-----------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags   Arc   Edge   Cell      Power  Fanout Load Trans Delay Arrival Instance 
#                                                                 Domain        (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------
  spi_slave_inst/data_valid_reg/CK -       -     R     (arrival)  PD_VDD     38    -     0     0   93750    (-,-) 
  spi_slave_inst/data_valid_reg/Q  -       CK->Q R     DFFRX1     PD_VDD     14 43.5   298   441   94191    (-,-) 
  fifo_inst/g6373/Y                -       A->Y  F     CLKINVX2   PD_VDD      8 21.8    97   116   94307    (-,-) 
  fifo_inst/g6330__1617/Y          -       A->Y  R     NOR2X1     PD_VDD      3 10.3   165   171   94478    (-,-) 
  fifo_inst/g6325__8428/Y          -       B->Y  F     NAND2X1    PD_VDD     15 45.6   264   271   94748    (-,-) 
  fifo_inst/g6315__1666/Y          -       B->Y  R     NOR2X1     PD_VDD      4  7.3   167   195   94943    (-,-) 
  fifo_inst/g6309__9315/Y          -       C->Y  R     AND3X2     PD_VDD     14 43.0   165   299   95242    (-,-) 
  fifo_inst/g6229__1617/Y          -       B1->Y F     AOI22X1    PD_VDD      1  2.9    71    73   95315    (-,-) 
  fifo_inst/g6116__5115/Y          -       B->Y  R     NAND4X1    PD_VDD      1  1.8    57    71   95386    (-,-) 
  fifo_inst/data_out_reg[6]/D      -       -     R     DFFX1      PD_VDD      1    -     -     0   95386    (-,-) 
#-----------------------------------------------------------------------------------------------------------------



Path 12: MET (4620 ps) Setup Check with Pin fifo_inst/data_out_reg[2]/CK->D
          Group: clk
     Startpoint: (R) spi_slave_inst/data_valid_reg/CK
          Clock: (R) sclk
       Endpoint: (R) fifo_inst/data_out_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+  100000        93750     
       Src Latency:+       0            0     
       Net Latency:+     200 (I)        0 (I) 
           Arrival:=  100200        93750     
                                              
             Setup:-      94                  
       Uncertainty:-     100                  
     Required Time:=  100006                  
      Launch Clock:-   93750                  
         Data Path:-    1636                  
             Slack:=    4620                  

#-----------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags   Arc   Edge   Cell      Power  Fanout Load Trans Delay Arrival Instance 
#                                                                 Domain        (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------
  spi_slave_inst/data_valid_reg/CK -       -     R     (arrival)  PD_VDD     38    -     0     0   93750    (-,-) 
  spi_slave_inst/data_valid_reg/Q  -       CK->Q R     DFFRX1     PD_VDD     14 43.5   298   441   94191    (-,-) 
  fifo_inst/g6373/Y                -       A->Y  F     CLKINVX2   PD_VDD      8 21.8    97   116   94307    (-,-) 
  fifo_inst/g6330__1617/Y          -       A->Y  R     NOR2X1     PD_VDD      3 10.3   165   171   94478    (-,-) 
  fifo_inst/g6325__8428/Y          -       B->Y  F     NAND2X1    PD_VDD     15 45.6   264   271   94748    (-,-) 
  fifo_inst/g6315__1666/Y          -       B->Y  R     NOR2X1     PD_VDD      4  7.3   167   195   94943    (-,-) 
  fifo_inst/g6309__9315/Y          -       C->Y  R     AND3X2     PD_VDD     14 43.0   165   299   95242    (-,-) 
  fifo_inst/g6275__2346/Y          -       B1->Y F     AOI22X1    PD_VDD      1  2.9    71    73   95315    (-,-) 
  fifo_inst/g6106__6783/Y          -       B->Y  R     NAND4X1    PD_VDD      1  1.8    57    71   95386    (-,-) 
  fifo_inst/data_out_reg[2]/D      -       -     R     DFFX1      PD_VDD      1    -     -     0   95386    (-,-) 
#-----------------------------------------------------------------------------------------------------------------



Path 13: MET (4624 ps) Setup Check with Pin fifo_inst/data_out_reg[11]/CK->D
          Group: clk
     Startpoint: (R) spi_slave_inst/data_valid_reg/CK
          Clock: (R) sclk
       Endpoint: (R) fifo_inst/data_out_reg[11]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+  100000        93750     
       Src Latency:+       0            0     
       Net Latency:+     200 (I)        0 (I) 
           Arrival:=  100200        93750     
                                              
             Setup:-      94                  
       Uncertainty:-     100                  
     Required Time:=  100006                  
      Launch Clock:-   93750                  
         Data Path:-    1632                  
             Slack:=    4624                  

#-----------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags   Arc   Edge   Cell      Power  Fanout Load Trans Delay Arrival Instance 
#                                                                 Domain        (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------
  spi_slave_inst/data_valid_reg/CK -       -     R     (arrival)  PD_VDD     38    -     0     0   93750    (-,-) 
  spi_slave_inst/data_valid_reg/Q  -       CK->Q R     DFFRX1     PD_VDD     14 43.5   298   441   94191    (-,-) 
  fifo_inst/g6373/Y                -       A->Y  F     CLKINVX2   PD_VDD      8 21.8    97   116   94307    (-,-) 
  fifo_inst/g6330__1617/Y          -       A->Y  R     NOR2X1     PD_VDD      3 10.3   165   171   94478    (-,-) 
  fifo_inst/g6325__8428/Y          -       B->Y  F     NAND2X1    PD_VDD     15 45.6   264   271   94748    (-,-) 
  fifo_inst/g6315__1666/Y          -       B->Y  R     NOR2X1     PD_VDD      4  7.3   167   195   94943    (-,-) 
  fifo_inst/g6301__7098/Y          -       B->Y  R     AND2X2     PD_VDD     14 42.2   156   260   95203    (-,-) 
  fifo_inst/g6225__8428/Y          -       A1->Y F     AOI222X1   PD_VDD      1  3.0    90   117   95320    (-,-) 
  fifo_inst/g6105__5526/Y          -       D->Y  R     NAND4X1    PD_VDD      1  1.8    57    62   95382    (-,-) 
  fifo_inst/data_out_reg[11]/D     -       -     R     DFFX1      PD_VDD      1    -     -     0   95382    (-,-) 
#-----------------------------------------------------------------------------------------------------------------



Path 14: MET (4627 ps) Setup Check with Pin fifo_inst/data_out_reg[12]/CK->D
          Group: clk
     Startpoint: (R) spi_slave_inst/data_valid_reg/CK
          Clock: (R) sclk
       Endpoint: (R) fifo_inst/data_out_reg[12]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+  100000        93750     
       Src Latency:+       0            0     
       Net Latency:+     200 (I)        0 (I) 
           Arrival:=  100200        93750     
                                              
             Setup:-      93                  
       Uncertainty:-     100                  
     Required Time:=  100007                  
      Launch Clock:-   93750                  
         Data Path:-    1631                  
             Slack:=    4627                  

#-----------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags   Arc   Edge   Cell      Power  Fanout Load Trans Delay Arrival Instance 
#                                                                 Domain        (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------
  spi_slave_inst/data_valid_reg/CK -       -     R     (arrival)  PD_VDD     38    -     0     0   93750    (-,-) 
  spi_slave_inst/data_valid_reg/Q  -       CK->Q R     DFFRX1     PD_VDD     14 43.5   298   441   94191    (-,-) 
  fifo_inst/g6373/Y                -       A->Y  F     CLKINVX2   PD_VDD      8 21.8    97   116   94307    (-,-) 
  fifo_inst/g6330__1617/Y          -       A->Y  R     NOR2X1     PD_VDD      3 10.3   165   171   94478    (-,-) 
  fifo_inst/g6325__8428/Y          -       B->Y  F     NAND2X1    PD_VDD     15 45.6   264   271   94748    (-,-) 
  fifo_inst/g6315__1666/Y          -       B->Y  R     NOR2X1     PD_VDD      4  7.3   167   195   94943    (-,-) 
  fifo_inst/g6309__9315/Y          -       C->Y  R     AND3X2     PD_VDD     14 43.0   165   299   95242    (-,-) 
  fifo_inst/g6259__3680/Y          -       B1->Y F     AOI22X1    PD_VDD      1  3.0    72    73   95316    (-,-) 
  fifo_inst/g6104__8428/Y          -       C->Y  R     NAND4X1    PD_VDD      1  1.8    53    65   95381    (-,-) 
  fifo_inst/data_out_reg[12]/D     -       -     R     DFFX1      PD_VDD      1    -     -     0   95381    (-,-) 
#-----------------------------------------------------------------------------------------------------------------



Path 15: MET (4751 ps) Setup Check with Pin fifo_inst/count_reg[7]/CK->SI
          Group: clk
     Startpoint: (R) spi_slave_inst/data_valid_reg/CK
          Clock: (R) sclk
       Endpoint: (F) fifo_inst/count_reg[7]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+  100000        93750     
       Src Latency:+       0            0     
       Net Latency:+     200 (I)        0 (I) 
           Arrival:=  100200        93750     
                                              
             Setup:-     204                  
       Uncertainty:-     100                  
     Required Time:=   99896                  
      Launch Clock:-   93750                  
         Data Path:-    1395                  
             Slack:=    4751                  

#-----------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags   Arc   Edge   Cell      Power  Fanout Load Trans Delay Arrival Instance 
#                                                                 Domain        (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------
  spi_slave_inst/data_valid_reg/CK -       -     R     (arrival)  PD_VDD     38    -     0     0   93750    (-,-) 
  spi_slave_inst/data_valid_reg/Q  -       CK->Q F     DFFRX1     PD_VDD     14 43.0   157   371   94121    (-,-) 
  fifo_inst/g6373/Y                -       A->Y  R     CLKINVX2   PD_VDD      8 22.1   107   132   94253    (-,-) 
  fifo_inst/g6321__6260/Y          -       A0->Y F     OAI22X1    PD_VDD      2  6.1   114   107   94360    (-,-) 
  fifo_inst/g6304__1881/Y          -       C0->Y R     AOI221X1   PD_VDD      2  8.6   286   260   94620    (-,-) 
  fifo_inst/g6302/Y                -       A->Y  F     CLKINVX2   PD_VDD      2  4.9    54    53   94673    (-,-) 
  fifo_inst/g6290__6783/Y          -       C0->Y R     AOI221X1   PD_VDD      2  5.9   229   196   94870    (-,-) 
  fifo_inst/g6285/Y                -       A->Y  F     INVX1      PD_VDD      1  3.1    52    57   94926    (-,-) 
  fifo_inst/g6233__8246/Y          -       C0->Y R     AOI221X1   PD_VDD      1  3.0   170   151   95077    (-,-) 
  fifo_inst/g6168__7482/Y          -       A1->Y F     OAI21X1    PD_VDD      1  1.8    40    68   95145    (-,-) 
  fifo_inst/count_reg[7]/SI        -       -     F     SDFFRX1    PD_VDD      1    -     -     0   95145    (-,-) 
#-----------------------------------------------------------------------------------------------------------------



Path 16: MET (4923 ps) Setup Check with Pin fifo_inst/count_reg[6]/CK->SI
          Group: clk
     Startpoint: (R) spi_slave_inst/data_valid_reg/CK
          Clock: (R) sclk
       Endpoint: (F) fifo_inst/count_reg[6]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+  100000        93750     
       Src Latency:+       0            0     
       Net Latency:+     200 (I)        0 (I) 
           Arrival:=  100200        93750     
                                              
             Setup:-     210                  
       Uncertainty:-     100                  
     Required Time:=   99890                  
      Launch Clock:-   93750                  
         Data Path:-    1218                  
             Slack:=    4923                  

#-----------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags   Arc   Edge   Cell      Power  Fanout Load Trans Delay Arrival Instance 
#                                                                 Domain        (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------
  spi_slave_inst/data_valid_reg/CK -       -     R     (arrival)  PD_VDD     38    -     0     0   93750    (-,-) 
  spi_slave_inst/data_valid_reg/Q  -       CK->Q F     DFFRX1     PD_VDD     14 43.0   157   371   94121    (-,-) 
  fifo_inst/g6373/Y                -       A->Y  R     CLKINVX2   PD_VDD      8 22.1   107   132   94253    (-,-) 
  fifo_inst/g6321__6260/Y          -       A0->Y F     OAI22X1    PD_VDD      2  6.1   114   107   94360    (-,-) 
  fifo_inst/g6304__1881/Y          -       C0->Y R     AOI221X1   PD_VDD      2  8.6   286   260   94620    (-,-) 
  fifo_inst/g6302/Y                -       A->Y  F     CLKINVX2   PD_VDD      2  4.9    54    53   94673    (-,-) 
  fifo_inst/g6290__6783/Y          -       C0->Y R     AOI221X1   PD_VDD      2  5.9   229   196   94870    (-,-) 
  fifo_inst/g6212__6161/Y          -       A1->Y F     OAI22X1    PD_VDD      1  1.8    56    98   94968    (-,-) 
  fifo_inst/count_reg[6]/SI        -       -     F     SDFFRX1    PD_VDD      1    -     -     0   94968    (-,-) 
#-----------------------------------------------------------------------------------------------------------------



Path 17: MET (5064 ps) Setup Check with Pin fifo_inst/count_reg[5]/CK->SI
          Group: clk
     Startpoint: (R) spi_slave_inst/data_valid_reg/CK
          Clock: (R) sclk
       Endpoint: (F) fifo_inst/count_reg[5]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+  100000        93750     
       Src Latency:+       0            0     
       Net Latency:+     200 (I)        0 (I) 
           Arrival:=  100200        93750     
                                              
             Setup:-     208                  
       Uncertainty:-     100                  
     Required Time:=   99892                  
      Launch Clock:-   93750                  
         Data Path:-    1078                  
             Slack:=    5064                  

#-----------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags   Arc   Edge   Cell      Power  Fanout Load Trans Delay Arrival Instance 
#                                                                 Domain        (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------
  spi_slave_inst/data_valid_reg/CK -       -     R     (arrival)  PD_VDD     38    -     0     0   93750    (-,-) 
  spi_slave_inst/data_valid_reg/Q  -       CK->Q F     DFFRX1     PD_VDD     14 43.0   157   371   94121    (-,-) 
  fifo_inst/g6373/Y                -       A->Y  R     CLKINVX2   PD_VDD      8 22.1   107   132   94253    (-,-) 
  fifo_inst/g6321__6260/Y          -       A0->Y F     OAI22X1    PD_VDD      2  6.1   114   107   94360    (-,-) 
  fifo_inst/g6304__1881/Y          -       C0->Y R     AOI221X1   PD_VDD      2  8.6   286   260   94620    (-,-) 
  fifo_inst/g6289__5526/Y          -       B0->Y F     OAI21X1    PD_VDD      1  3.0    82   108   94728    (-,-) 
  fifo_inst/g6231__1705/Y          -       B->Y  R     NAND2X1    PD_VDD      1  2.9    45    60   94788    (-,-) 
  fifo_inst/g6215__2883/Y          -       A->Y  F     NAND2X1    PD_VDD      1  1.8    51    40   94828    (-,-) 
  fifo_inst/count_reg[5]/SI        -       -     F     SDFFRX1    PD_VDD      1    -     -     0   94828    (-,-) 
#-----------------------------------------------------------------------------------------------------------------



Path 18: MET (5067 ps) Setup Check with Pin fifo_inst/count_reg[4]/CK->SI
          Group: clk
     Startpoint: (R) spi_slave_inst/data_valid_reg/CK
          Clock: (R) sclk
       Endpoint: (F) fifo_inst/count_reg[4]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+  100000        93750     
       Src Latency:+       0            0     
       Net Latency:+     200 (I)        0 (I) 
           Arrival:=  100200        93750     
                                              
             Setup:-     200                  
       Uncertainty:-     100                  
     Required Time:=   99900                  
      Launch Clock:-   93750                  
         Data Path:-    1082                  
             Slack:=    5067                  

#-----------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags   Arc   Edge   Cell      Power  Fanout Load Trans Delay Arrival Instance 
#                                                                 Domain        (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------
  spi_slave_inst/data_valid_reg/CK -       -     R     (arrival)  PD_VDD     38    -     0     0   93750    (-,-) 
  spi_slave_inst/data_valid_reg/Q  -       CK->Q F     DFFRX1     PD_VDD     14 43.0   157   371   94121    (-,-) 
  fifo_inst/g6373/Y                -       A->Y  R     CLKINVX2   PD_VDD      8 22.1   107   132   94253    (-,-) 
  fifo_inst/g6321__6260/Y          -       A0->Y F     OAI22X1    PD_VDD      2  6.1   114   107   94360    (-,-) 
  fifo_inst/g6304__1881/Y          -       C0->Y R     AOI221X1   PD_VDD      2  8.6   286   260   94620    (-,-) 
  fifo_inst/g6302/Y                -       A->Y  F     CLKINVX2   PD_VDD      2  4.9    54    53   94673    (-,-) 
  fifo_inst/g6232__5122/Y          -       B->Y  F     MX2X1      PD_VDD      1  1.8    30   160   94832    (-,-) 
  fifo_inst/count_reg[4]/SI        -       -     F     SDFFRX1    PD_VDD      1    -     -     0   94832    (-,-) 
#-----------------------------------------------------------------------------------------------------------------



Path 19: MET (5121 ps) Setup Check with Pin fifo_inst/count_reg[0]/CK->SI
          Group: clk
     Startpoint: (R) spi_slave_inst/data_valid_reg/CK
          Clock: (R) sclk
       Endpoint: (F) fifo_inst/count_reg[0]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+  100000        93750     
       Src Latency:+       0            0     
       Net Latency:+     200 (I)        0 (I) 
           Arrival:=  100200        93750     
                                              
             Setup:-     206                  
       Uncertainty:-     100                  
     Required Time:=   99894                  
      Launch Clock:-   93750                  
         Data Path:-    1023                  
             Slack:=    5121                  

#-----------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags   Arc   Edge   Cell      Power  Fanout Load Trans Delay Arrival Instance 
#                                                                 Domain        (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------
  spi_slave_inst/data_valid_reg/CK -       -     R     (arrival)  PD_VDD     38    -     0     0   93750    (-,-) 
  spi_slave_inst/data_valid_reg/Q  -       CK->Q R     DFFRX1     PD_VDD     14 43.5   298   441   94191    (-,-) 
  fifo_inst/g6373/Y                -       A->Y  F     CLKINVX2   PD_VDD      8 21.8    97   116   94307    (-,-) 
  fifo_inst/g6330__1617/Y          -       A->Y  R     NOR2X1     PD_VDD      3 10.3   165   171   94478    (-,-) 
  fifo_inst/g6328/Y                -       A->Y  F     CLKINVX2   PD_VDD      4 11.8    53    67   94545    (-,-) 
  fifo_inst/g6317__6417/Y          -       B->Y  R     NAND2X1    PD_VDD      9 31.3   225   180   94725    (-,-) 
  fifo_inst/g6313/Y                -       A->Y  F     CLKINVX2   PD_VDD      2  4.7    46    48   94773    (-,-) 
  fifo_inst/count_reg[0]/SI        -       -     F     SDFFRX1    PD_VDD      2    -     -     0   94773    (-,-) 
#-----------------------------------------------------------------------------------------------------------------



Path 20: MET (5123 ps) Setup Check with Pin fifo_inst/count_reg[3]/CK->D
          Group: clk
     Startpoint: (R) spi_slave_inst/data_valid_reg/CK
          Clock: (R) sclk
       Endpoint: (R) fifo_inst/count_reg[3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+  100000        93750     
       Src Latency:+       0            0     
       Net Latency:+     200 (I)        0 (I) 
           Arrival:=  100200        93750     
                                              
             Setup:-     106                  
       Uncertainty:-     100                  
     Required Time:=   99994                  
      Launch Clock:-   93750                  
         Data Path:-    1121                  
             Slack:=    5123                  

#-----------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags   Arc   Edge   Cell      Power  Fanout Load Trans Delay Arrival Instance 
#                                                                 Domain        (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------
  spi_slave_inst/data_valid_reg/CK -       -     R     (arrival)  PD_VDD     38    -     0     0   93750    (-,-) 
  spi_slave_inst/data_valid_reg/Q  -       CK->Q R     DFFRX1     PD_VDD     14 43.5   298   441   94191    (-,-) 
  fifo_inst/g6373/Y                -       A->Y  F     CLKINVX2   PD_VDD      8 21.8    97   116   94307    (-,-) 
  fifo_inst/g6330__1617/Y          -       A->Y  R     NOR2X1     PD_VDD      3 10.3   165   171   94478    (-,-) 
  fifo_inst/g6328/Y                -       A->Y  F     CLKINVX2   PD_VDD      4 11.8    53    67   94545    (-,-) 
  fifo_inst/g6317__6417/Y          -       B->Y  R     NAND2X1    PD_VDD      9 31.3   225   180   94725    (-,-) 
  fifo_inst/g6313/Y                -       A->Y  F     CLKINVX2   PD_VDD      2  4.7    46    48   94773    (-,-) 
  fifo_inst/g6213__9315/Y          -       A1->Y R     OAI22X1    PD_VDD      1  1.8   122    98   94871    (-,-) 
  fifo_inst/count_reg[3]/D         -       -     R     DFFRX1     PD_VDD      1    -     -     0   94871    (-,-) 
#-----------------------------------------------------------------------------------------------------------------



Path 21: MET (5128 ps) Setup Check with Pin fifo_inst/count_reg[7]/CK->SE
          Group: clk
     Startpoint: (R) spi_slave_inst/data_valid_reg/CK
          Clock: (R) sclk
       Endpoint: (R) fifo_inst/count_reg[7]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+  100000        93750     
       Src Latency:+       0            0     
       Net Latency:+     200 (I)        0 (I) 
           Arrival:=  100200        93750     
                                              
             Setup:-     247                  
       Uncertainty:-     100                  
     Required Time:=   99853                  
      Launch Clock:-   93750                  
         Data Path:-     975                  
             Slack:=    5128                  

#-----------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags   Arc   Edge   Cell      Power  Fanout Load Trans Delay Arrival Instance 
#                                                                 Domain        (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------
  spi_slave_inst/data_valid_reg/CK -       -     R     (arrival)  PD_VDD     38    -     0     0   93750    (-,-) 
  spi_slave_inst/data_valid_reg/Q  -       CK->Q R     DFFRX1     PD_VDD     14 43.5   298   441   94191    (-,-) 
  fifo_inst/g6373/Y                -       A->Y  F     CLKINVX2   PD_VDD      8 21.8    97   116   94307    (-,-) 
  fifo_inst/g6330__1617/Y          -       A->Y  R     NOR2X1     PD_VDD      3 10.3   165   171   94478    (-,-) 
  fifo_inst/g6328/Y                -       A->Y  F     CLKINVX2   PD_VDD      4 11.8    53    67   94545    (-,-) 
  fifo_inst/g6317__6417/Y          -       B->Y  R     NAND2X1    PD_VDD      9 31.3   225   180   94725    (-,-) 
  fifo_inst/count_reg[7]/SE        -       -     R     SDFFRX1    PD_VDD      9    -     -     0   94725    (-,-) 
#-----------------------------------------------------------------------------------------------------------------



Path 22: MET (5128 ps) Setup Check with Pin fifo_inst/count_reg[6]/CK->SE
          Group: clk
     Startpoint: (R) spi_slave_inst/data_valid_reg/CK
          Clock: (R) sclk
       Endpoint: (R) fifo_inst/count_reg[6]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+  100000        93750     
       Src Latency:+       0            0     
       Net Latency:+     200 (I)        0 (I) 
           Arrival:=  100200        93750     
                                              
             Setup:-     247                  
       Uncertainty:-     100                  
     Required Time:=   99853                  
      Launch Clock:-   93750                  
         Data Path:-     975                  
             Slack:=    5128                  

#-----------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags   Arc   Edge   Cell      Power  Fanout Load Trans Delay Arrival Instance 
#                                                                 Domain        (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------
  spi_slave_inst/data_valid_reg/CK -       -     R     (arrival)  PD_VDD     38    -     0     0   93750    (-,-) 
  spi_slave_inst/data_valid_reg/Q  -       CK->Q R     DFFRX1     PD_VDD     14 43.5   298   441   94191    (-,-) 
  fifo_inst/g6373/Y                -       A->Y  F     CLKINVX2   PD_VDD      8 21.8    97   116   94307    (-,-) 
  fifo_inst/g6330__1617/Y          -       A->Y  R     NOR2X1     PD_VDD      3 10.3   165   171   94478    (-,-) 
  fifo_inst/g6328/Y                -       A->Y  F     CLKINVX2   PD_VDD      4 11.8    53    67   94545    (-,-) 
  fifo_inst/g6317__6417/Y          -       B->Y  R     NAND2X1    PD_VDD      9 31.3   225   180   94725    (-,-) 
  fifo_inst/count_reg[6]/SE        -       -     R     SDFFRX1    PD_VDD      9    -     -     0   94725    (-,-) 
#-----------------------------------------------------------------------------------------------------------------



Path 23: MET (5128 ps) Setup Check with Pin fifo_inst/count_reg[5]/CK->SE
          Group: clk
     Startpoint: (R) spi_slave_inst/data_valid_reg/CK
          Clock: (R) sclk
       Endpoint: (R) fifo_inst/count_reg[5]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+  100000        93750     
       Src Latency:+       0            0     
       Net Latency:+     200 (I)        0 (I) 
           Arrival:=  100200        93750     
                                              
             Setup:-     247                  
       Uncertainty:-     100                  
     Required Time:=   99853                  
      Launch Clock:-   93750                  
         Data Path:-     975                  
             Slack:=    5128                  

#-----------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags   Arc   Edge   Cell      Power  Fanout Load Trans Delay Arrival Instance 
#                                                                 Domain        (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------
  spi_slave_inst/data_valid_reg/CK -       -     R     (arrival)  PD_VDD     38    -     0     0   93750    (-,-) 
  spi_slave_inst/data_valid_reg/Q  -       CK->Q R     DFFRX1     PD_VDD     14 43.5   298   441   94191    (-,-) 
  fifo_inst/g6373/Y                -       A->Y  F     CLKINVX2   PD_VDD      8 21.8    97   116   94307    (-,-) 
  fifo_inst/g6330__1617/Y          -       A->Y  R     NOR2X1     PD_VDD      3 10.3   165   171   94478    (-,-) 
  fifo_inst/g6328/Y                -       A->Y  F     CLKINVX2   PD_VDD      4 11.8    53    67   94545    (-,-) 
  fifo_inst/g6317__6417/Y          -       B->Y  R     NAND2X1    PD_VDD      9 31.3   225   180   94725    (-,-) 
  fifo_inst/count_reg[5]/SE        -       -     R     SDFFRX1    PD_VDD      9    -     -     0   94725    (-,-) 
#-----------------------------------------------------------------------------------------------------------------



Path 24: MET (5128 ps) Setup Check with Pin fifo_inst/count_reg[4]/CK->SE
          Group: clk
     Startpoint: (R) spi_slave_inst/data_valid_reg/CK
          Clock: (R) sclk
       Endpoint: (R) fifo_inst/count_reg[4]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+  100000        93750     
       Src Latency:+       0            0     
       Net Latency:+     200 (I)        0 (I) 
           Arrival:=  100200        93750     
                                              
             Setup:-     247                  
       Uncertainty:-     100                  
     Required Time:=   99853                  
      Launch Clock:-   93750                  
         Data Path:-     975                  
             Slack:=    5128                  

#-----------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags   Arc   Edge   Cell      Power  Fanout Load Trans Delay Arrival Instance 
#                                                                 Domain        (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------
  spi_slave_inst/data_valid_reg/CK -       -     R     (arrival)  PD_VDD     38    -     0     0   93750    (-,-) 
  spi_slave_inst/data_valid_reg/Q  -       CK->Q R     DFFRX1     PD_VDD     14 43.5   298   441   94191    (-,-) 
  fifo_inst/g6373/Y                -       A->Y  F     CLKINVX2   PD_VDD      8 21.8    97   116   94307    (-,-) 
  fifo_inst/g6330__1617/Y          -       A->Y  R     NOR2X1     PD_VDD      3 10.3   165   171   94478    (-,-) 
  fifo_inst/g6328/Y                -       A->Y  F     CLKINVX2   PD_VDD      4 11.8    53    67   94545    (-,-) 
  fifo_inst/g6317__6417/Y          -       B->Y  R     NAND2X1    PD_VDD      9 31.3   225   180   94725    (-,-) 
  fifo_inst/count_reg[4]/SE        -       -     R     SDFFRX1    PD_VDD      9    -     -     0   94725    (-,-) 
#-----------------------------------------------------------------------------------------------------------------



Path 25: MET (5128 ps) Setup Check with Pin fifo_inst/count_reg[2]/CK->SE
          Group: clk
     Startpoint: (R) spi_slave_inst/data_valid_reg/CK
          Clock: (R) sclk
       Endpoint: (R) fifo_inst/count_reg[2]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+  100000        93750     
       Src Latency:+       0            0     
       Net Latency:+     200 (I)        0 (I) 
           Arrival:=  100200        93750     
                                              
             Setup:-     247                  
       Uncertainty:-     100                  
     Required Time:=   99853                  
      Launch Clock:-   93750                  
         Data Path:-     975                  
             Slack:=    5128                  

#-----------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags   Arc   Edge   Cell      Power  Fanout Load Trans Delay Arrival Instance 
#                                                                 Domain        (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------
  spi_slave_inst/data_valid_reg/CK -       -     R     (arrival)  PD_VDD     38    -     0     0   93750    (-,-) 
  spi_slave_inst/data_valid_reg/Q  -       CK->Q R     DFFRX1     PD_VDD     14 43.5   298   441   94191    (-,-) 
  fifo_inst/g6373/Y                -       A->Y  F     CLKINVX2   PD_VDD      8 21.8    97   116   94307    (-,-) 
  fifo_inst/g6330__1617/Y          -       A->Y  R     NOR2X1     PD_VDD      3 10.3   165   171   94478    (-,-) 
  fifo_inst/g6328/Y                -       A->Y  F     CLKINVX2   PD_VDD      4 11.8    53    67   94545    (-,-) 
  fifo_inst/g6317__6417/Y          -       B->Y  R     NAND2X1    PD_VDD      9 31.3   225   180   94725    (-,-) 
  fifo_inst/count_reg[2]/SE        -       -     R     SDFFRX1    PD_VDD      9    -     -     0   94725    (-,-) 
#-----------------------------------------------------------------------------------------------------------------



Path 26: MET (5128 ps) Setup Check with Pin fifo_inst/count_reg[1]/CK->SE
          Group: clk
     Startpoint: (R) spi_slave_inst/data_valid_reg/CK
          Clock: (R) sclk
       Endpoint: (R) fifo_inst/count_reg[1]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+  100000        93750     
       Src Latency:+       0            0     
       Net Latency:+     200 (I)        0 (I) 
           Arrival:=  100200        93750     
                                              
             Setup:-     247                  
       Uncertainty:-     100                  
     Required Time:=   99853                  
      Launch Clock:-   93750                  
         Data Path:-     975                  
             Slack:=    5128                  

#-----------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags   Arc   Edge   Cell      Power  Fanout Load Trans Delay Arrival Instance 
#                                                                 Domain        (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------
  spi_slave_inst/data_valid_reg/CK -       -     R     (arrival)  PD_VDD     38    -     0     0   93750    (-,-) 
  spi_slave_inst/data_valid_reg/Q  -       CK->Q R     DFFRX1     PD_VDD     14 43.5   298   441   94191    (-,-) 
  fifo_inst/g6373/Y                -       A->Y  F     CLKINVX2   PD_VDD      8 21.8    97   116   94307    (-,-) 
  fifo_inst/g6330__1617/Y          -       A->Y  R     NOR2X1     PD_VDD      3 10.3   165   171   94478    (-,-) 
  fifo_inst/g6328/Y                -       A->Y  F     CLKINVX2   PD_VDD      4 11.8    53    67   94545    (-,-) 
  fifo_inst/g6317__6417/Y          -       B->Y  R     NAND2X1    PD_VDD      9 31.3   225   180   94725    (-,-) 
  fifo_inst/count_reg[1]/SE        -       -     R     SDFFRX1    PD_VDD      9    -     -     0   94725    (-,-) 
#-----------------------------------------------------------------------------------------------------------------



Path 27: MET (5164 ps) Setup Check with Pin fifo_inst/count_reg[0]/CK->D
          Group: clk
     Startpoint: (R) spi_slave_inst/data_valid_reg/CK
          Clock: (R) sclk
       Endpoint: (R) fifo_inst/count_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+  100000        93750     
       Src Latency:+       0            0     
       Net Latency:+     200 (I)        0 (I) 
           Arrival:=  100200        93750     
                                              
             Setup:-     212                  
       Uncertainty:-     100                  
     Required Time:=   99888                  
      Launch Clock:-   93750                  
         Data Path:-     975                  
             Slack:=    5164                  

#-----------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags   Arc   Edge   Cell      Power  Fanout Load Trans Delay Arrival Instance 
#                                                                 Domain        (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------
  spi_slave_inst/data_valid_reg/CK -       -     R     (arrival)  PD_VDD     38    -     0     0   93750    (-,-) 
  spi_slave_inst/data_valid_reg/Q  -       CK->Q R     DFFRX1     PD_VDD     14 43.5   298   441   94191    (-,-) 
  fifo_inst/g6373/Y                -       A->Y  F     CLKINVX2   PD_VDD      8 21.8    97   116   94307    (-,-) 
  fifo_inst/g6330__1617/Y          -       A->Y  R     NOR2X1     PD_VDD      3 10.3   165   171   94478    (-,-) 
  fifo_inst/g6328/Y                -       A->Y  F     CLKINVX2   PD_VDD      4 11.8    53    67   94545    (-,-) 
  fifo_inst/g6317__6417/Y          -       B->Y  R     NAND2X1    PD_VDD      9 31.3   225   180   94725    (-,-) 
  fifo_inst/count_reg[0]/D         -       -     R     SDFFRX1    PD_VDD      9    -     -     0   94725    (-,-) 
#-----------------------------------------------------------------------------------------------------------------



Path 28: MET (5346 ps) Setup Check with Pin fifo_inst/read_ptr_reg[0]/CK->SI
          Group: clk
     Startpoint: (R) spi_slave_inst/data_valid_reg/CK
          Clock: (R) sclk
       Endpoint: (F) fifo_inst/read_ptr_reg[0]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+  100000        93750     
       Src Latency:+       0            0     
       Net Latency:+     200 (I)        0 (I) 
           Arrival:=  100200        93750     
                                              
             Setup:-     209                  
       Uncertainty:-     100                  
     Required Time:=   99891                  
      Launch Clock:-   93750                  
         Data Path:-     795                  
             Slack:=    5346                  

#-----------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags   Arc   Edge   Cell      Power  Fanout Load Trans Delay Arrival Instance 
#                                                                 Domain        (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------
  spi_slave_inst/data_valid_reg/CK -       -     R     (arrival)  PD_VDD     38    -     0     0   93750    (-,-) 
  spi_slave_inst/data_valid_reg/Q  -       CK->Q R     DFFRX1     PD_VDD     14 43.5   298   441   94191    (-,-) 
  fifo_inst/g6373/Y                -       A->Y  F     CLKINVX2   PD_VDD      8 21.8    97   116   94307    (-,-) 
  fifo_inst/g6330__1617/Y          -       A->Y  R     NOR2X1     PD_VDD      3 10.3   165   171   94478    (-,-) 
  fifo_inst/g6328/Y                -       A->Y  F     CLKINVX2   PD_VDD      4 11.8    53    67   94545    (-,-) 
  fifo_inst/read_ptr_reg[0]/SI     -       -     F     SDFFRX1    PD_VDD      4    -     -     0   94545    (-,-) 
#-----------------------------------------------------------------------------------------------------------------



Path 29: MET (5359 ps) Setup Check with Pin fifo_inst/read_ptr_reg[2]/CK->SE
          Group: clk
     Startpoint: (R) spi_slave_inst/data_valid_reg/CK
          Clock: (R) sclk
       Endpoint: (F) fifo_inst/read_ptr_reg[2]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+  100000        93750     
       Src Latency:+       0            0     
       Net Latency:+     200 (I)        0 (I) 
           Arrival:=  100200        93750     
                                              
             Setup:-     196                  
       Uncertainty:-     100                  
     Required Time:=   99904                  
      Launch Clock:-   93750                  
         Data Path:-     795                  
             Slack:=    5359                  

#-----------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags   Arc   Edge   Cell      Power  Fanout Load Trans Delay Arrival Instance 
#                                                                 Domain        (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------
  spi_slave_inst/data_valid_reg/CK -       -     R     (arrival)  PD_VDD     38    -     0     0   93750    (-,-) 
  spi_slave_inst/data_valid_reg/Q  -       CK->Q R     DFFRX1     PD_VDD     14 43.5   298   441   94191    (-,-) 
  fifo_inst/g6373/Y                -       A->Y  F     CLKINVX2   PD_VDD      8 21.8    97   116   94307    (-,-) 
  fifo_inst/g6330__1617/Y          -       A->Y  R     NOR2X1     PD_VDD      3 10.3   165   171   94478    (-,-) 
  fifo_inst/g6328/Y                -       A->Y  F     CLKINVX2   PD_VDD      4 11.8    53    67   94545    (-,-) 
  fifo_inst/read_ptr_reg[2]/SE     -       -     F     SDFFRX1    PD_VDD      4    -     -     0   94545    (-,-) 
#-----------------------------------------------------------------------------------------------------------------



Path 30: MET (5359 ps) Setup Check with Pin fifo_inst/read_ptr_reg[1]/CK->SE
          Group: clk
     Startpoint: (R) spi_slave_inst/data_valid_reg/CK
          Clock: (R) sclk
       Endpoint: (F) fifo_inst/read_ptr_reg[1]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+  100000        93750     
       Src Latency:+       0            0     
       Net Latency:+     200 (I)        0 (I) 
           Arrival:=  100200        93750     
                                              
             Setup:-     196                  
       Uncertainty:-     100                  
     Required Time:=   99904                  
      Launch Clock:-   93750                  
         Data Path:-     795                  
             Slack:=    5359                  

#-----------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags   Arc   Edge   Cell      Power  Fanout Load Trans Delay Arrival Instance 
#                                                                 Domain        (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------
  spi_slave_inst/data_valid_reg/CK -       -     R     (arrival)  PD_VDD     38    -     0     0   93750    (-,-) 
  spi_slave_inst/data_valid_reg/Q  -       CK->Q R     DFFRX1     PD_VDD     14 43.5   298   441   94191    (-,-) 
  fifo_inst/g6373/Y                -       A->Y  F     CLKINVX2   PD_VDD      8 21.8    97   116   94307    (-,-) 
  fifo_inst/g6330__1617/Y          -       A->Y  R     NOR2X1     PD_VDD      3 10.3   165   171   94478    (-,-) 
  fifo_inst/g6328/Y                -       A->Y  F     CLKINVX2   PD_VDD      4 11.8    53    67   94545    (-,-) 
  fifo_inst/read_ptr_reg[1]/SE     -       -     F     SDFFRX1    PD_VDD      4    -     -     0   94545    (-,-) 
#-----------------------------------------------------------------------------------------------------------------



Path 31: MET (5423 ps) Setup Check with Pin write_enable_reg/CK->SE
          Group: clk
     Startpoint: (R) spi_slave_inst/data_valid_reg/CK
          Clock: (R) sclk
       Endpoint: (R) write_enable_reg/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+  100000        93750     
       Src Latency:+       0            0     
       Net Latency:+     200 (I)        0 (I) 
           Arrival:=  100200        93750     
                                              
             Setup:-     234                  
       Uncertainty:-     100                  
     Required Time:=   99866                  
      Launch Clock:-   93750                  
         Data Path:-     692                  
             Slack:=    5423                  

#-----------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags   Arc   Edge   Cell      Power  Fanout Load Trans Delay Arrival Instance 
#                                                                 Domain        (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------
  spi_slave_inst/data_valid_reg/CK -       -     R     (arrival)  PD_VDD     38    -     0     0   93750    (-,-) 
  spi_slave_inst/data_valid_reg/Q  -       CK->Q R     DFFRX1     PD_VDD     14 43.5   298   441   94191    (-,-) 
  g445__3680/Y                     -       A->Y  F     NAND2X1    PD_VDD      2  5.9    80   111   94302    (-,-) 
  g431__5477/Y                     -       B->Y  R     NOR2X1     PD_VDD      3  8.8   145   141   94442    (-,-) 
  write_enable_reg/SE              -       -     R     SDFFRX1    PD_VDD      3    -     -     0   94442    (-,-) 
#-----------------------------------------------------------------------------------------------------------------



Path 32: MET (5423 ps) Setup Check with Pin enable_continuous_output_reg/CK->SE
          Group: clk
     Startpoint: (R) spi_slave_inst/data_valid_reg/CK
          Clock: (R) sclk
       Endpoint: (R) enable_continuous_output_reg/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+  100000        93750     
       Src Latency:+       0            0     
       Net Latency:+     200 (I)        0 (I) 
           Arrival:=  100200        93750     
                                              
             Setup:-     234                  
       Uncertainty:-     100                  
     Required Time:=   99866                  
      Launch Clock:-   93750                  
         Data Path:-     692                  
             Slack:=    5423                  

#-----------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags   Arc   Edge   Cell      Power  Fanout Load Trans Delay Arrival Instance 
#                                                                 Domain        (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------
  spi_slave_inst/data_valid_reg/CK -       -     R     (arrival)  PD_VDD     38    -     0     0   93750    (-,-) 
  spi_slave_inst/data_valid_reg/Q  -       CK->Q R     DFFRX1     PD_VDD     14 43.5   298   441   94191    (-,-) 
  g445__3680/Y                     -       A->Y  F     NAND2X1    PD_VDD      2  5.9    80   111   94302    (-,-) 
  g431__5477/Y                     -       B->Y  R     NOR2X1     PD_VDD      3  8.8   145   141   94442    (-,-) 
  enable_continuous_output_reg/SE  -       -     R     SDFFRX1    PD_VDD      3    -     -     0   94442    (-,-) 
#-----------------------------------------------------------------------------------------------------------------



Path 33: MET (5427 ps) Setup Check with Pin fifo_inst/read_ptr_reg[0]/CK->D
          Group: clk
     Startpoint: (R) spi_slave_inst/data_valid_reg/CK
          Clock: (R) sclk
       Endpoint: (R) fifo_inst/read_ptr_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+  100000        93750     
       Src Latency:+       0            0     
       Net Latency:+     200 (I)        0 (I) 
           Arrival:=  100200        93750     
                                              
             Setup:-     195                  
       Uncertainty:-     100                  
     Required Time:=   99905                  
      Launch Clock:-   93750                  
         Data Path:-     728                  
             Slack:=    5427                  

#-----------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags   Arc   Edge   Cell      Power  Fanout Load Trans Delay Arrival Instance 
#                                                                 Domain        (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------
  spi_slave_inst/data_valid_reg/CK -       -     R     (arrival)  PD_VDD     38    -     0     0   93750    (-,-) 
  spi_slave_inst/data_valid_reg/Q  -       CK->Q R     DFFRX1     PD_VDD     14 43.5   298   441   94191    (-,-) 
  fifo_inst/g6373/Y                -       A->Y  F     CLKINVX2   PD_VDD      8 21.8    97   116   94307    (-,-) 
  fifo_inst/g6330__1617/Y          -       A->Y  R     NOR2X1     PD_VDD      3 10.3   165   171   94478    (-,-) 
  fifo_inst/read_ptr_reg[0]/D      -       -     R     SDFFRX1    PD_VDD      3    -     -     0   94478    (-,-) 
#-----------------------------------------------------------------------------------------------------------------



Path 34: MET (5469 ps) Setup Check with Pin read_enable_reg/CK->SE
          Group: clk
     Startpoint: (R) spi_slave_inst/data_valid_reg/CK
          Clock: (R) sclk
       Endpoint: (R) read_enable_reg/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+  100000        93750     
       Src Latency:+       0            0     
       Net Latency:+     200 (I)        0 (I) 
           Arrival:=  100200        93750     
                                              
             Setup:-     223                  
       Uncertainty:-     100                  
     Required Time:=   99877                  
      Launch Clock:-   93750                  
         Data Path:-     658                  
             Slack:=    5469                  

#-----------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags   Arc   Edge   Cell      Power  Fanout Load Trans Delay Arrival Instance 
#                                                                 Domain        (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------
  spi_slave_inst/data_valid_reg/CK -       -     R     (arrival)  PD_VDD     38    -     0     0   93750    (-,-) 
  spi_slave_inst/data_valid_reg/Q  -       CK->Q R     DFFRX1     PD_VDD     14 43.5   298   441   94191    (-,-) 
  g445__3680/Y                     -       A->Y  F     NAND2X1    PD_VDD      2  5.9    80   111   94302    (-,-) 
  g318__1617/Y                     -       A1->Y R     AOI21X1    PD_VDD      1  3.5    92   106   94408    (-,-) 
  read_enable_reg/SE               -       -     R     SDFFRX1    PD_VDD      1    -     -     0   94408    (-,-) 
#-----------------------------------------------------------------------------------------------------------------



Path 35: MET (5490 ps) Setup Check with Pin fifo_inst/count_reg[1]/CK->SI
          Group: clk
     Startpoint: (R) spi_slave_inst/data_valid_reg/CK
          Clock: (R) sclk
       Endpoint: (F) fifo_inst/count_reg[1]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+  100000        93750     
       Src Latency:+       0            0     
       Net Latency:+     200 (I)        0 (I) 
           Arrival:=  100200        93750     
                                              
             Setup:-     203                  
       Uncertainty:-     100                  
     Required Time:=   99897                  
      Launch Clock:-   93750                  
         Data Path:-     657                  
             Slack:=    5490                  

#-----------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags   Arc   Edge   Cell      Power  Fanout Load Trans Delay Arrival Instance 
#                                                                 Domain        (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------
  spi_slave_inst/data_valid_reg/CK -       -     R     (arrival)  PD_VDD     38    -     0     0   93750    (-,-) 
  spi_slave_inst/data_valid_reg/Q  -       CK->Q R     DFFRX1     PD_VDD     14 43.5   298   441   94191    (-,-) 
  fifo_inst/g6319__2398/Y          -       S0->Y F     MX2X1      PD_VDD      1  1.8    36   216   94407    (-,-) 
  fifo_inst/count_reg[1]/SI        -       -     F     SDFFRX1    PD_VDD      1    -     -     0   94407    (-,-) 
#-----------------------------------------------------------------------------------------------------------------



Path 36: MET (5491 ps) Setup Check with Pin fifo_inst/count_reg[2]/CK->SI
          Group: clk
     Startpoint: (R) spi_slave_inst/data_valid_reg/CK
          Clock: (R) sclk
       Endpoint: (R) fifo_inst/count_reg[2]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+  100000        93750     
       Src Latency:+       0            0     
       Net Latency:+     200 (I)        0 (I) 
           Arrival:=  100200        93750     
                                              
             Setup:-     173                  
       Uncertainty:-     100                  
     Required Time:=   99927                  
      Launch Clock:-   93750                  
         Data Path:-     685                  
             Slack:=    5491                  

#-----------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags   Arc   Edge   Cell      Power  Fanout Load Trans Delay Arrival Instance 
#                                                                 Domain        (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------
  spi_slave_inst/data_valid_reg/CK -       -     R     (arrival)  PD_VDD     38    -     0     0   93750    (-,-) 
  spi_slave_inst/data_valid_reg/Q  -       CK->Q R     DFFRX1     PD_VDD     14 43.5   298   441   94191    (-,-) 
  fifo_inst/g6373/Y                -       A->Y  F     CLKINVX2   PD_VDD      8 21.8    97   116   94307    (-,-) 
  fifo_inst/g6318__5477/Y          -       A0->Y R     OAI22X1    PD_VDD      1  1.8   106   129   94435    (-,-) 
  fifo_inst/count_reg[2]/SI        -       -     R     SDFFRX1    PD_VDD      1    -     -     0   94435    (-,-) 
#-----------------------------------------------------------------------------------------------------------------



Path 37: MET (5545 ps) Setup Check with Pin fifo_write_enable_reg/CK->D
          Group: clk
     Startpoint: (R) spi_slave_inst/data_valid_reg/CK
          Clock: (R) sclk
       Endpoint: (R) fifo_write_enable_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+  100000        93750     
       Src Latency:+       0            0     
       Net Latency:+     200 (I)        0 (I) 
           Arrival:=  100200        93750     
                                              
             Setup:-     113                  
       Uncertainty:-     100                  
     Required Time:=   99987                  
      Launch Clock:-   93750                  
         Data Path:-     692                  
             Slack:=    5545                  

#-----------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags   Arc   Edge   Cell      Power  Fanout Load Trans Delay Arrival Instance 
#                                                                 Domain        (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------
  spi_slave_inst/data_valid_reg/CK -       -     R     (arrival)  PD_VDD     38    -     0     0   93750    (-,-) 
  spi_slave_inst/data_valid_reg/Q  -       CK->Q R     DFFRX1     PD_VDD     14 43.5   298   441   94191    (-,-) 
  g445__3680/Y                     -       A->Y  F     NAND2X1    PD_VDD      2  5.9    80   111   94302    (-,-) 
  g431__5477/Y                     -       B->Y  R     NOR2X1     PD_VDD      3  8.8   145   141   94442    (-,-) 
  fifo_write_enable_reg/D          -       -     R     DFFRX1     PD_VDD      3    -     -     0   94442    (-,-) 
#-----------------------------------------------------------------------------------------------------------------



Path 38: MET (5564 ps) Setup Check with Pin fifo_inst/data_valid_reg/CK->D
          Group: clk
     Startpoint: (R) spi_slave_inst/data_valid_reg/CK
          Clock: (R) sclk
       Endpoint: (R) fifo_inst/data_valid_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+  100000        93750     
       Src Latency:+       0            0     
       Net Latency:+     200 (I)        0 (I) 
           Arrival:=  100200        93750     
                                              
             Setup:-     101                  
       Uncertainty:-     100                  
     Required Time:=   99999                  
      Launch Clock:-   93750                  
         Data Path:-     685                  
             Slack:=    5564                  

#-----------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags   Arc   Edge   Cell      Power  Fanout Load Trans Delay Arrival Instance 
#                                                                 Domain        (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------
  spi_slave_inst/data_valid_reg/CK -       -     R     (arrival)  PD_VDD     38    -     0     0   93750    (-,-) 
  spi_slave_inst/data_valid_reg/Q  -       CK->Q R     DFFRX1     PD_VDD     14 43.5   298   441   94191    (-,-) 
  fifo_inst/g6373/Y                -       A->Y  F     CLKINVX2   PD_VDD      8 21.8    97   116   94307    (-,-) 
  fifo_inst/g6320__5107/Y          -       A0->Y R     OAI22X1    PD_VDD      1  1.8   106   129   94435    (-,-) 
  fifo_inst/data_valid_reg/D       -       -     R     DFFRX1     PD_VDD      1    -     -     0   94435    (-,-) 
#-----------------------------------------------------------------------------------------------------------------



Path 39: MET (5681 ps) Setup Check with Pin spi_valid_prev_reg/CK->D
          Group: clk
     Startpoint: (R) spi_slave_inst/data_valid_reg/CK
          Clock: (R) sclk
       Endpoint: (R) spi_valid_prev_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+  100000        93750     
       Src Latency:+       0            0     
       Net Latency:+     200 (I)        0 (I) 
           Arrival:=  100200        93750     
                                              
             Setup:-     228                  
       Uncertainty:-     100                  
     Required Time:=   99872                  
      Launch Clock:-   93750                  
         Data Path:-     441                  
             Slack:=    5681                  

#-----------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags   Arc   Edge   Cell      Power  Fanout Load Trans Delay Arrival Instance 
#                                                                 Domain        (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------
  spi_slave_inst/data_valid_reg/CK -       -     R     (arrival)  PD_VDD     38    -     0     0   93750    (-,-) 
  spi_slave_inst/data_valid_reg/Q  -       CK->Q R     DFFRX1     PD_VDD     14 43.5   298   441   94191    (-,-) 
  spi_valid_prev_reg/D             -       -     R     SDFFRX1    PD_VDD     14    -     -     0   94191    (-,-) 
#-----------------------------------------------------------------------------------------------------------------



Path 40: MET (5804 ps) Setup Check with Pin read_address_reg[0]/CK->D
          Group: clk
     Startpoint: (R) spi_slave_inst/data_reg[12]/CK
          Clock: (R) sclk
       Endpoint: (R) read_address_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+  100000        93750     
       Src Latency:+       0            0     
       Net Latency:+     200 (I)        0 (I) 
           Arrival:=  100200        93750     
                                              
             Setup:-      80                  
       Uncertainty:-     100                  
     Required Time:=  100020                  
      Launch Clock:-   93750                  
         Data Path:-     466                  
             Slack:=    5804                  

#---------------------------------------------------------------------------------------------------------------
#         Timing Point           Flags   Arc   Edge   Cell      Power  Fanout Load Trans Delay Arrival Instance 
#                                                               Domain        (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  spi_slave_inst/data_reg[12]/CK -       -     R     (arrival)  PD_VDD     38    -     0     0   93750    (-,-) 
  spi_slave_inst/data_reg[12]/Q  -       CK->Q R     SDFFRX1    PD_VDD     10 19.4   143   331   94081    (-,-) 
  g432__2398/Y                   -       C->Y  F     NAND3X1    PD_VDD      1  2.9    62    78   94159    (-,-) 
  g426__2346/Y                   -       A->Y  R     NAND2X1    PD_VDD      1  1.8    37    56   94216    (-,-) 
  read_address_reg[0]/D          -       -     R     DFFRX1     PD_VDD      1    -     -     0   94216    (-,-) 
#---------------------------------------------------------------------------------------------------------------



Path 41: MET (5804 ps) Setup Check with Pin read_address_reg[1]/CK->D
          Group: clk
     Startpoint: (R) spi_slave_inst/data_reg[13]/CK
          Clock: (R) sclk
       Endpoint: (R) read_address_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+  100000        93750     
       Src Latency:+       0            0     
       Net Latency:+     200 (I)        0 (I) 
           Arrival:=  100200        93750     
                                              
             Setup:-      80                  
       Uncertainty:-     100                  
     Required Time:=  100020                  
      Launch Clock:-   93750                  
         Data Path:-     466                  
             Slack:=    5804                  

#---------------------------------------------------------------------------------------------------------------
#         Timing Point           Flags   Arc   Edge   Cell      Power  Fanout Load Trans Delay Arrival Instance 
#                                                               Domain        (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  spi_slave_inst/data_reg[13]/CK -       -     R     (arrival)  PD_VDD     38    -     0     0   93750    (-,-) 
  spi_slave_inst/data_reg[13]/Q  -       CK->Q R     SDFFRX1    PD_VDD     10 19.4   143   331   94081    (-,-) 
  g433__5107/Y                   -       C->Y  F     NAND3X1    PD_VDD      1  2.9    62    78   94159    (-,-) 
  g427__1666/Y                   -       A->Y  R     NAND2X1    PD_VDD      1  1.8    37    56   94216    (-,-) 
  read_address_reg[1]/D          -       -     R     DFFRX1     PD_VDD      1    -     -     0   94216    (-,-) 
#---------------------------------------------------------------------------------------------------------------



Path 42: MET (5824 ps) Setup Check with Pin fifo_inst/fifo_reg[7][13]/CK->SI
          Group: clk
     Startpoint: (R) spi_slave_inst/data_reg[13]/CK
          Clock: (R) sclk
       Endpoint: (F) fifo_inst/fifo_reg[7][13]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+  100000        93750     
       Src Latency:+       0            0     
       Net Latency:+     200 (I)        0 (I) 
           Arrival:=  100200        93750     
                                              
             Setup:-     218                  
       Uncertainty:-     100                  
     Required Time:=   99882                  
      Launch Clock:-   93750                  
         Data Path:-     308                  
             Slack:=    5824                  

#---------------------------------------------------------------------------------------------------------------
#         Timing Point           Flags   Arc   Edge   Cell      Power  Fanout Load Trans Delay Arrival Instance 
#                                                               Domain        (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  spi_slave_inst/data_reg[13]/CK -       -     R     (arrival)  PD_VDD     38    -     0     0   93750    (-,-) 
  spi_slave_inst/data_reg[13]/Q  -       CK->Q F     SDFFRX1    PD_VDD     10 19.4    83   308   94058    (-,-) 
  fifo_inst/fifo_reg[7][13]/SI   -       -     F     SDFFX1     PD_VDD     10    -     -     0   94058    (-,-) 
#---------------------------------------------------------------------------------------------------------------



Path 43: MET (5824 ps) Setup Check with Pin fifo_inst/fifo_reg[7][12]/CK->SI
          Group: clk
     Startpoint: (R) spi_slave_inst/data_reg[12]/CK
          Clock: (R) sclk
       Endpoint: (F) fifo_inst/fifo_reg[7][12]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+  100000        93750     
       Src Latency:+       0            0     
       Net Latency:+     200 (I)        0 (I) 
           Arrival:=  100200        93750     
                                              
             Setup:-     218                  
       Uncertainty:-     100                  
     Required Time:=   99882                  
      Launch Clock:-   93750                  
         Data Path:-     308                  
             Slack:=    5824                  

#---------------------------------------------------------------------------------------------------------------
#         Timing Point           Flags   Arc   Edge   Cell      Power  Fanout Load Trans Delay Arrival Instance 
#                                                               Domain        (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  spi_slave_inst/data_reg[12]/CK -       -     R     (arrival)  PD_VDD     38    -     0     0   93750    (-,-) 
  spi_slave_inst/data_reg[12]/Q  -       CK->Q F     SDFFRX1    PD_VDD     10 19.4    83   308   94058    (-,-) 
  fifo_inst/fifo_reg[7][12]/SI   -       -     F     SDFFX1     PD_VDD     10    -     -     0   94058    (-,-) 
#---------------------------------------------------------------------------------------------------------------



Path 44: MET (5824 ps) Setup Check with Pin fifo_inst/fifo_reg[6][13]/CK->SI
          Group: clk
     Startpoint: (R) spi_slave_inst/data_reg[13]/CK
          Clock: (R) sclk
       Endpoint: (F) fifo_inst/fifo_reg[6][13]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+  100000        93750     
       Src Latency:+       0            0     
       Net Latency:+     200 (I)        0 (I) 
           Arrival:=  100200        93750     
                                              
             Setup:-     218                  
       Uncertainty:-     100                  
     Required Time:=   99882                  
      Launch Clock:-   93750                  
         Data Path:-     308                  
             Slack:=    5824                  

#---------------------------------------------------------------------------------------------------------------
#         Timing Point           Flags   Arc   Edge   Cell      Power  Fanout Load Trans Delay Arrival Instance 
#                                                               Domain        (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  spi_slave_inst/data_reg[13]/CK -       -     R     (arrival)  PD_VDD     38    -     0     0   93750    (-,-) 
  spi_slave_inst/data_reg[13]/Q  -       CK->Q F     SDFFRX1    PD_VDD     10 19.4    83   308   94058    (-,-) 
  fifo_inst/fifo_reg[6][13]/SI   -       -     F     SDFFX1     PD_VDD     10    -     -     0   94058    (-,-) 
#---------------------------------------------------------------------------------------------------------------



Path 45: MET (5824 ps) Setup Check with Pin fifo_inst/fifo_reg[6][12]/CK->SI
          Group: clk
     Startpoint: (R) spi_slave_inst/data_reg[12]/CK
          Clock: (R) sclk
       Endpoint: (F) fifo_inst/fifo_reg[6][12]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+  100000        93750     
       Src Latency:+       0            0     
       Net Latency:+     200 (I)        0 (I) 
           Arrival:=  100200        93750     
                                              
             Setup:-     218                  
       Uncertainty:-     100                  
     Required Time:=   99882                  
      Launch Clock:-   93750                  
         Data Path:-     308                  
             Slack:=    5824                  

#---------------------------------------------------------------------------------------------------------------
#         Timing Point           Flags   Arc   Edge   Cell      Power  Fanout Load Trans Delay Arrival Instance 
#                                                               Domain        (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  spi_slave_inst/data_reg[12]/CK -       -     R     (arrival)  PD_VDD     38    -     0     0   93750    (-,-) 
  spi_slave_inst/data_reg[12]/Q  -       CK->Q F     SDFFRX1    PD_VDD     10 19.4    83   308   94058    (-,-) 
  fifo_inst/fifo_reg[6][12]/SI   -       -     F     SDFFX1     PD_VDD     10    -     -     0   94058    (-,-) 
#---------------------------------------------------------------------------------------------------------------



Path 46: MET (5824 ps) Setup Check with Pin fifo_inst/fifo_reg[5][13]/CK->SI
          Group: clk
     Startpoint: (R) spi_slave_inst/data_reg[13]/CK
          Clock: (R) sclk
       Endpoint: (F) fifo_inst/fifo_reg[5][13]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+  100000        93750     
       Src Latency:+       0            0     
       Net Latency:+     200 (I)        0 (I) 
           Arrival:=  100200        93750     
                                              
             Setup:-     218                  
       Uncertainty:-     100                  
     Required Time:=   99882                  
      Launch Clock:-   93750                  
         Data Path:-     308                  
             Slack:=    5824                  

#---------------------------------------------------------------------------------------------------------------
#         Timing Point           Flags   Arc   Edge   Cell      Power  Fanout Load Trans Delay Arrival Instance 
#                                                               Domain        (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  spi_slave_inst/data_reg[13]/CK -       -     R     (arrival)  PD_VDD     38    -     0     0   93750    (-,-) 
  spi_slave_inst/data_reg[13]/Q  -       CK->Q F     SDFFRX1    PD_VDD     10 19.4    83   308   94058    (-,-) 
  fifo_inst/fifo_reg[5][13]/SI   -       -     F     SDFFX1     PD_VDD     10    -     -     0   94058    (-,-) 
#---------------------------------------------------------------------------------------------------------------



Path 47: MET (5824 ps) Setup Check with Pin fifo_inst/fifo_reg[5][12]/CK->SI
          Group: clk
     Startpoint: (R) spi_slave_inst/data_reg[12]/CK
          Clock: (R) sclk
       Endpoint: (F) fifo_inst/fifo_reg[5][12]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+  100000        93750     
       Src Latency:+       0            0     
       Net Latency:+     200 (I)        0 (I) 
           Arrival:=  100200        93750     
                                              
             Setup:-     218                  
       Uncertainty:-     100                  
     Required Time:=   99882                  
      Launch Clock:-   93750                  
         Data Path:-     308                  
             Slack:=    5824                  

#---------------------------------------------------------------------------------------------------------------
#         Timing Point           Flags   Arc   Edge   Cell      Power  Fanout Load Trans Delay Arrival Instance 
#                                                               Domain        (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  spi_slave_inst/data_reg[12]/CK -       -     R     (arrival)  PD_VDD     38    -     0     0   93750    (-,-) 
  spi_slave_inst/data_reg[12]/Q  -       CK->Q F     SDFFRX1    PD_VDD     10 19.4    83   308   94058    (-,-) 
  fifo_inst/fifo_reg[5][12]/SI   -       -     F     SDFFX1     PD_VDD     10    -     -     0   94058    (-,-) 
#---------------------------------------------------------------------------------------------------------------



Path 48: MET (5824 ps) Setup Check with Pin fifo_inst/fifo_reg[4][13]/CK->SI
          Group: clk
     Startpoint: (R) spi_slave_inst/data_reg[13]/CK
          Clock: (R) sclk
       Endpoint: (F) fifo_inst/fifo_reg[4][13]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+  100000        93750     
       Src Latency:+       0            0     
       Net Latency:+     200 (I)        0 (I) 
           Arrival:=  100200        93750     
                                              
             Setup:-     218                  
       Uncertainty:-     100                  
     Required Time:=   99882                  
      Launch Clock:-   93750                  
         Data Path:-     308                  
             Slack:=    5824                  

#---------------------------------------------------------------------------------------------------------------
#         Timing Point           Flags   Arc   Edge   Cell      Power  Fanout Load Trans Delay Arrival Instance 
#                                                               Domain        (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  spi_slave_inst/data_reg[13]/CK -       -     R     (arrival)  PD_VDD     38    -     0     0   93750    (-,-) 
  spi_slave_inst/data_reg[13]/Q  -       CK->Q F     SDFFRX1    PD_VDD     10 19.4    83   308   94058    (-,-) 
  fifo_inst/fifo_reg[4][13]/SI   -       -     F     SDFFX1     PD_VDD     10    -     -     0   94058    (-,-) 
#---------------------------------------------------------------------------------------------------------------



Path 49: MET (5824 ps) Setup Check with Pin fifo_inst/fifo_reg[4][12]/CK->SI
          Group: clk
     Startpoint: (R) spi_slave_inst/data_reg[12]/CK
          Clock: (R) sclk
       Endpoint: (F) fifo_inst/fifo_reg[4][12]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+  100000        93750     
       Src Latency:+       0            0     
       Net Latency:+     200 (I)        0 (I) 
           Arrival:=  100200        93750     
                                              
             Setup:-     218                  
       Uncertainty:-     100                  
     Required Time:=   99882                  
      Launch Clock:-   93750                  
         Data Path:-     308                  
             Slack:=    5824                  

#---------------------------------------------------------------------------------------------------------------
#         Timing Point           Flags   Arc   Edge   Cell      Power  Fanout Load Trans Delay Arrival Instance 
#                                                               Domain        (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  spi_slave_inst/data_reg[12]/CK -       -     R     (arrival)  PD_VDD     38    -     0     0   93750    (-,-) 
  spi_slave_inst/data_reg[12]/Q  -       CK->Q F     SDFFRX1    PD_VDD     10 19.4    83   308   94058    (-,-) 
  fifo_inst/fifo_reg[4][12]/SI   -       -     F     SDFFX1     PD_VDD     10    -     -     0   94058    (-,-) 
#---------------------------------------------------------------------------------------------------------------



Path 50: MET (5824 ps) Setup Check with Pin fifo_inst/fifo_reg[3][13]/CK->SI
          Group: clk
     Startpoint: (R) spi_slave_inst/data_reg[13]/CK
          Clock: (R) sclk
       Endpoint: (F) fifo_inst/fifo_reg[3][13]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+  100000        93750     
       Src Latency:+       0            0     
       Net Latency:+     200 (I)        0 (I) 
           Arrival:=  100200        93750     
                                              
             Setup:-     218                  
       Uncertainty:-     100                  
     Required Time:=   99882                  
      Launch Clock:-   93750                  
         Data Path:-     308                  
             Slack:=    5824                  

#---------------------------------------------------------------------------------------------------------------
#         Timing Point           Flags   Arc   Edge   Cell      Power  Fanout Load Trans Delay Arrival Instance 
#                                                               Domain        (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  spi_slave_inst/data_reg[13]/CK -       -     R     (arrival)  PD_VDD     38    -     0     0   93750    (-,-) 
  spi_slave_inst/data_reg[13]/Q  -       CK->Q F     SDFFRX1    PD_VDD     10 19.4    83   308   94058    (-,-) 
  fifo_inst/fifo_reg[3][13]/SI   -       -     F     SDFFX1     PD_VDD     10    -     -     0   94058    (-,-) 
#---------------------------------------------------------------------------------------------------------------

