HelpInfo,C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\html,fpgahelp.qhc,errormessages.mp,C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin\mbin\assistant
Implementation;Synthesis;RootName:FPGA_SoC
Implementation;Synthesis|| CG775 ||@W:Found Component CoreAPB3 in library COREAPB3_LIB||FPGA_SoC.srr(47);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/47||coreapb3.v(31);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/31
Implementation;Synthesis|| CG360 ||@W:Removing wire IA_PRDATA, as there is no assignment to it.||FPGA_SoC.srr(128);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/128||coreapb3.v(244);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/244
Implementation;Synthesis|| CL169 ||@W:Pruning unused register prescale_reg[15:0]. Make sure that there are no unused intermediate registers.||FPGA_SoC.srr(440);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/440||reg_if.v(240);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\component\Actel\DirectCore\corepwm\4.5.100\rtl\vlog\core\reg_if.v'/linenumber/240
Implementation;Synthesis|| CL169 ||@W:Pruning unused register pwm_enable_reg[16:1]. Make sure that there are no unused intermediate registers.||FPGA_SoC.srr(441);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/441||reg_if.v(240);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\component\Actel\DirectCore\corepwm\4.5.100\rtl\vlog\core\reg_if.v'/linenumber/240
Implementation;Synthesis|| CL169 ||@W:Pruning unused register gen_pos_neg_regs[4].pwm_posedge_reg[64:49]. Make sure that there are no unused intermediate registers.||FPGA_SoC.srr(442);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/442||reg_if.v(168);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\component\Actel\DirectCore\corepwm\4.5.100\rtl\vlog\core\reg_if.v'/linenumber/168
Implementation;Synthesis|| CL169 ||@W:Pruning unused register gen_pos_neg_regs[4].pwm_negedge_reg[64:49]. Make sure that there are no unused intermediate registers.||FPGA_SoC.srr(443);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/443||reg_if.v(168);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\component\Actel\DirectCore\corepwm\4.5.100\rtl\vlog\core\reg_if.v'/linenumber/168
Implementation;Synthesis|| CL169 ||@W:Pruning unused register gen_pos_neg_regs[3].pwm_posedge_reg[48:33]. Make sure that there are no unused intermediate registers.||FPGA_SoC.srr(444);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/444||reg_if.v(168);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\component\Actel\DirectCore\corepwm\4.5.100\rtl\vlog\core\reg_if.v'/linenumber/168
Implementation;Synthesis|| CL169 ||@W:Pruning unused register gen_pos_neg_regs[3].pwm_negedge_reg[48:33]. Make sure that there are no unused intermediate registers.||FPGA_SoC.srr(445);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/445||reg_if.v(168);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\component\Actel\DirectCore\corepwm\4.5.100\rtl\vlog\core\reg_if.v'/linenumber/168
Implementation;Synthesis|| CL169 ||@W:Pruning unused register gen_pos_neg_regs[2].pwm_posedge_reg[32:17]. Make sure that there are no unused intermediate registers.||FPGA_SoC.srr(446);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/446||reg_if.v(168);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\component\Actel\DirectCore\corepwm\4.5.100\rtl\vlog\core\reg_if.v'/linenumber/168
Implementation;Synthesis|| CL169 ||@W:Pruning unused register gen_pos_neg_regs[2].pwm_negedge_reg[32:17]. Make sure that there are no unused intermediate registers.||FPGA_SoC.srr(447);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/447||reg_if.v(168);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\component\Actel\DirectCore\corepwm\4.5.100\rtl\vlog\core\reg_if.v'/linenumber/168
Implementation;Synthesis|| CL169 ||@W:Pruning unused register gen_pos_neg_regs[1].pwm_posedge_reg[16:1]. Make sure that there are no unused intermediate registers.||FPGA_SoC.srr(448);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/448||reg_if.v(168);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\component\Actel\DirectCore\corepwm\4.5.100\rtl\vlog\core\reg_if.v'/linenumber/168
Implementation;Synthesis|| CL169 ||@W:Pruning unused register gen_pos_neg_regs[1].pwm_negedge_reg[16:1]. Make sure that there are no unused intermediate registers.||FPGA_SoC.srr(449);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/449||reg_if.v(168);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\component\Actel\DirectCore\corepwm\4.5.100\rtl\vlog\core\reg_if.v'/linenumber/168
Implementation;Synthesis|| CL169 ||@W:Pruning unused register gen_pos_neg_shregs[4].psh_posedge_reg[64:49]. Make sure that there are no unused intermediate registers.||FPGA_SoC.srr(450);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/450||reg_if.v(120);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\component\Actel\DirectCore\corepwm\4.5.100\rtl\vlog\core\reg_if.v'/linenumber/120
Implementation;Synthesis|| CL169 ||@W:Pruning unused register gen_pos_neg_shregs[3].psh_posedge_reg[48:33]. Make sure that there are no unused intermediate registers.||FPGA_SoC.srr(451);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/451||reg_if.v(120);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\component\Actel\DirectCore\corepwm\4.5.100\rtl\vlog\core\reg_if.v'/linenumber/120
Implementation;Synthesis|| CL169 ||@W:Pruning unused register gen_pos_neg_shregs[2].psh_posedge_reg[32:17]. Make sure that there are no unused intermediate registers.||FPGA_SoC.srr(452);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/452||reg_if.v(120);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\component\Actel\DirectCore\corepwm\4.5.100\rtl\vlog\core\reg_if.v'/linenumber/120
Implementation;Synthesis|| CL169 ||@W:Pruning unused register gen_pos_neg_shregs[1].psh_posedge_reg[16:1]. Make sure that there are no unused intermediate registers.||FPGA_SoC.srr(453);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/453||reg_if.v(120);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\component\Actel\DirectCore\corepwm\4.5.100\rtl\vlog\core\reg_if.v'/linenumber/120
Implementation;Synthesis|| CL169 ||@W:Pruning unused register psh_prescale_reg[15:0]. Make sure that there are no unused intermediate registers.||FPGA_SoC.srr(454);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/454||reg_if.v(93);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\component\Actel\DirectCore\corepwm\4.5.100\rtl\vlog\core\reg_if.v'/linenumber/93
Implementation;Synthesis|| CL169 ||@W:Pruning unused register psh_enable_reg2[16:9]. Make sure that there are no unused intermediate registers.||FPGA_SoC.srr(455);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/455||reg_if.v(93);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\component\Actel\DirectCore\corepwm\4.5.100\rtl\vlog\core\reg_if.v'/linenumber/93
Implementation;Synthesis|| CL271 ||@W:Pruning unused bits 8 to 5 of psh_enable_reg1[8:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FPGA_SoC.srr(456);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/456||reg_if.v(93);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\component\Actel\DirectCore\corepwm\4.5.100\rtl\vlog\core\reg_if.v'/linenumber/93
Implementation;Synthesis|| CG133 ||@W:Object acc is declared but not assigned. Either assign a value or remove the declaration.||FPGA_SoC.srr(471);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/471||pwm_gen.v(44);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\component\Actel\DirectCore\corepwm\4.5.100\rtl\vlog\core\pwm_gen.v'/linenumber/44
Implementation;Synthesis|| CG360 ||@W:Removing wire TACHINT, as there is no assignment to it.||FPGA_SoC.srr(472);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/472||corepwm.v(182);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\component\Actel\DirectCore\corepwm\4.5.100\rtl\vlog\core\corepwm.v'/linenumber/182
Implementation;Synthesis|| CG133 ||@W:Object PRDATA_TACH is declared but not assigned. Either assign a value or remove the declaration.||FPGA_SoC.srr(473);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/473||corepwm.v(195);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\component\Actel\DirectCore\corepwm\4.5.100\rtl\vlog\core\corepwm.v'/linenumber/195
Implementation;Synthesis|| CG360 ||@W:Removing wire PWM_STRETCH_VALUE_int, as there is no assignment to it.||FPGA_SoC.srr(474);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/474||corepwm.v(196);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\component\Actel\DirectCore\corepwm\4.5.100\rtl\vlog\core\corepwm.v'/linenumber/196
Implementation;Synthesis|| CG360 ||@W:Removing wire TACH_EDGE, as there is no assignment to it.||FPGA_SoC.srr(475);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/475||corepwm.v(197);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\component\Actel\DirectCore\corepwm\4.5.100\rtl\vlog\core\corepwm.v'/linenumber/197
Implementation;Synthesis|| CG360 ||@W:Removing wire tachint_mask, as there is no assignment to it.||FPGA_SoC.srr(476);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/476||corepwm.v(198);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\component\Actel\DirectCore\corepwm\4.5.100\rtl\vlog\core\corepwm.v'/linenumber/198
Implementation;Synthesis|| CG133 ||@W:Object TACHPRESCALE is declared but not assigned. Either assign a value or remove the declaration.||FPGA_SoC.srr(477);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/477||corepwm.v(199);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\component\Actel\DirectCore\corepwm\4.5.100\rtl\vlog\core\corepwm.v'/linenumber/199
Implementation;Synthesis|| CG133 ||@W:Object PWM_STRETCH is declared but not assigned. Either assign a value or remove the declaration.||FPGA_SoC.srr(478);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/478||corepwm.v(200);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\component\Actel\DirectCore\corepwm\4.5.100\rtl\vlog\core\corepwm.v'/linenumber/200
Implementation;Synthesis|| CG133 ||@W:Object TACHIRQMASK is declared but not assigned. Either assign a value or remove the declaration.||FPGA_SoC.srr(479);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/479||corepwm.v(201);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\component\Actel\DirectCore\corepwm\4.5.100\rtl\vlog\core\corepwm.v'/linenumber/201
Implementation;Synthesis|| CG133 ||@W:Object TACHMODE is declared but not assigned. Either assign a value or remove the declaration.||FPGA_SoC.srr(480);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/480||corepwm.v(202);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\component\Actel\DirectCore\corepwm\4.5.100\rtl\vlog\core\corepwm.v'/linenumber/202
Implementation;Synthesis|| CG133 ||@W:Object tach_prescale_cnt is declared but not assigned. Either assign a value or remove the declaration.||FPGA_SoC.srr(481);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/481||corepwm.v(204);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\component\Actel\DirectCore\corepwm\4.5.100\rtl\vlog\core\corepwm.v'/linenumber/204
Implementation;Synthesis|| CG133 ||@W:Object tach_prescale_value is declared but not assigned. Either assign a value or remove the declaration.||FPGA_SoC.srr(482);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/482||corepwm.v(205);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\component\Actel\DirectCore\corepwm\4.5.100\rtl\vlog\core\corepwm.v'/linenumber/205
Implementation;Synthesis|| CG133 ||@W:Object prescale_decode_value is declared but not assigned. Either assign a value or remove the declaration.||FPGA_SoC.srr(483);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/483||corepwm.v(206);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\component\Actel\DirectCore\corepwm\4.5.100\rtl\vlog\core\corepwm.v'/linenumber/206
Implementation;Synthesis|| CG133 ||@W:Object tach_cnt_clk is declared but not assigned. Either assign a value or remove the declaration.||FPGA_SoC.srr(484);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/484||corepwm.v(207);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\component\Actel\DirectCore\corepwm\4.5.100\rtl\vlog\core\corepwm.v'/linenumber/207
Implementation;Synthesis|| CG360 ||@W:Removing wire update_status, as there is no assignment to it.||FPGA_SoC.srr(485);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/485||corepwm.v(209);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\component\Actel\DirectCore\corepwm\4.5.100\rtl\vlog\core\corepwm.v'/linenumber/209
Implementation;Synthesis|| CG133 ||@W:Object t is declared but not assigned. Either assign a value or remove the declaration.||FPGA_SoC.srr(486);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/486||corepwm.v(1196);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\component\Actel\DirectCore\corepwm\4.5.100\rtl\vlog\core\corepwm.v'/linenumber/1196
Implementation;Synthesis|| CL169 ||@W:Pruning unused register gen_tachstatus[0].TACHSTATUS[0]. Make sure that there are no unused intermediate registers.||FPGA_SoC.srr(487);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/487||corepwm.v(439);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\component\Actel\DirectCore\corepwm\4.5.100\rtl\vlog\core\corepwm.v'/linenumber/439
Implementation;Synthesis|| CL169 ||@W:Pruning unused register gen_tachstatus[0].status_clear[0]. Make sure that there are no unused intermediate registers.||FPGA_SoC.srr(488);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/488||corepwm.v(439);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\component\Actel\DirectCore\corepwm\4.5.100\rtl\vlog\core\corepwm.v'/linenumber/439
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||FPGA_SoC.srr(511);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/511||LCD_RGB.v(432);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/432
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||FPGA_SoC.srr(512);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/512||LCD_RGB.v(448);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/448
Implementation;Synthesis|| CL169 ||@W:Pruning unused register ram_data_r[131:0]. Make sure that there are no unused intermediate registers.||FPGA_SoC.srr(513);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/513||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal reg_setxy_10_[8:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||FPGA_SoC.srr(516);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/516||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal reg_setxy_9_[8:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||FPGA_SoC.srr(517);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/517||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal reg_setxy_8_[8:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||FPGA_SoC.srr(518);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/518||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal reg_setxy_7_[8:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||FPGA_SoC.srr(519);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/519||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element reg_setxy_7_. Add a syn_preserve attribute to the element to prevent sharing.||FPGA_SoC.srr(520);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/520||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element reg_setxy_7_. Add a syn_preserve attribute to the element to prevent sharing.||FPGA_SoC.srr(521);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/521||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal reg_setxy_6_[8:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||FPGA_SoC.srr(522);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/522||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element reg_setxy_6_. Add a syn_preserve attribute to the element to prevent sharing.||FPGA_SoC.srr(523);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/523||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element reg_setxy_6_. Add a syn_preserve attribute to the element to prevent sharing.||FPGA_SoC.srr(524);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/524||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal reg_setxy_5_[8:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||FPGA_SoC.srr(525);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/525||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element reg_setxy_5_. Add a syn_preserve attribute to the element to prevent sharing.||FPGA_SoC.srr(526);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/526||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element reg_setxy_5_. Add a syn_preserve attribute to the element to prevent sharing.||FPGA_SoC.srr(527);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/527||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element reg_setxy_5_. Add a syn_preserve attribute to the element to prevent sharing.||FPGA_SoC.srr(528);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/528||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal reg_setxy_4_[8:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||FPGA_SoC.srr(529);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/529||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element reg_setxy_4_. Add a syn_preserve attribute to the element to prevent sharing.||FPGA_SoC.srr(530);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/530||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal reg_setxy_3_[8:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||FPGA_SoC.srr(531);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/531||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element reg_setxy_3_. Add a syn_preserve attribute to the element to prevent sharing.||FPGA_SoC.srr(532);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/532||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element reg_setxy_3_. Add a syn_preserve attribute to the element to prevent sharing.||FPGA_SoC.srr(533);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/533||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal reg_setxy_2_[8:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||FPGA_SoC.srr(534);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/534||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element reg_setxy_2_. Add a syn_preserve attribute to the element to prevent sharing.||FPGA_SoC.srr(535);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/535||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element reg_setxy_2_. Add a syn_preserve attribute to the element to prevent sharing.||FPGA_SoC.srr(536);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/536||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal reg_setxy_1_[8:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||FPGA_SoC.srr(537);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/537||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element reg_setxy_1_. Add a syn_preserve attribute to the element to prevent sharing.||FPGA_SoC.srr(538);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/538||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element reg_setxy_1_. Add a syn_preserve attribute to the element to prevent sharing.||FPGA_SoC.srr(539);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/539||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal reg_setxy_0_[8:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||FPGA_SoC.srr(540);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/540||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element reg_setxy_0_. Add a syn_preserve attribute to the element to prevent sharing.||FPGA_SoC.srr(541);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/541||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element reg_setxy_0_. Add a syn_preserve attribute to the element to prevent sharing.||FPGA_SoC.srr(542);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/542||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element reg_setxy_0_. Add a syn_preserve attribute to the element to prevent sharing.||FPGA_SoC.srr(543);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/543||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element reg_setxy_0_. Add a syn_preserve attribute to the element to prevent sharing.||FPGA_SoC.srr(544);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/544||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element reg_setxy_0_. Add a syn_preserve attribute to the element to prevent sharing.||FPGA_SoC.srr(545);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/545||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal reg_init_59_[8:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||FPGA_SoC.srr(546);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/546||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element reg_init_59_. Add a syn_preserve attribute to the element to prevent sharing.||FPGA_SoC.srr(547);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/547||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element reg_init_59_. Add a syn_preserve attribute to the element to prevent sharing.||FPGA_SoC.srr(548);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/548||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element reg_init_59_. Add a syn_preserve attribute to the element to prevent sharing.||FPGA_SoC.srr(549);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/549||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element reg_init_59_. Add a syn_preserve attribute to the element to prevent sharing.||FPGA_SoC.srr(550);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/550||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal reg_init_58_[8:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||FPGA_SoC.srr(551);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/551||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element reg_init_58_. Add a syn_preserve attribute to the element to prevent sharing.||FPGA_SoC.srr(552);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/552||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element reg_init_58_. Add a syn_preserve attribute to the element to prevent sharing.||FPGA_SoC.srr(553);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/553||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element reg_init_58_. Add a syn_preserve attribute to the element to prevent sharing.||FPGA_SoC.srr(554);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/554||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal reg_init_57_[8:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||FPGA_SoC.srr(555);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/555||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element reg_init_57_. Add a syn_preserve attribute to the element to prevent sharing.||FPGA_SoC.srr(556);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/556||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element reg_init_57_. Add a syn_preserve attribute to the element to prevent sharing.||FPGA_SoC.srr(557);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/557||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal reg_init_56_[8:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||FPGA_SoC.srr(558);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/558||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element reg_init_56_. Add a syn_preserve attribute to the element to prevent sharing.||FPGA_SoC.srr(559);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/559||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element reg_init_56_. Add a syn_preserve attribute to the element to prevent sharing.||FPGA_SoC.srr(560);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/560||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element reg_init_56_. Add a syn_preserve attribute to the element to prevent sharing.||FPGA_SoC.srr(561);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/561||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal reg_init_55_[8:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||FPGA_SoC.srr(562);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/562||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element reg_init_55_. Add a syn_preserve attribute to the element to prevent sharing.||FPGA_SoC.srr(563);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/563||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal reg_init_54_[8:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||FPGA_SoC.srr(564);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/564||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element reg_init_54_. Add a syn_preserve attribute to the element to prevent sharing.||FPGA_SoC.srr(565);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/565||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element reg_init_54_. Add a syn_preserve attribute to the element to prevent sharing.||FPGA_SoC.srr(566);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/566||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal reg_init_53_[8:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||FPGA_SoC.srr(567);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/567||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element reg_init_53_. Add a syn_preserve attribute to the element to prevent sharing.||FPGA_SoC.srr(568);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/568||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element reg_init_53_. Add a syn_preserve attribute to the element to prevent sharing.||FPGA_SoC.srr(569);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/569||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element reg_init_53_. Add a syn_preserve attribute to the element to prevent sharing.||FPGA_SoC.srr(570);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/570||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element reg_init_53_. Add a syn_preserve attribute to the element to prevent sharing.||FPGA_SoC.srr(571);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/571||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal reg_init_52_[8:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||FPGA_SoC.srr(572);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/572||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element reg_init_52_. Add a syn_preserve attribute to the element to prevent sharing.||FPGA_SoC.srr(573);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/573||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element reg_init_52_. Add a syn_preserve attribute to the element to prevent sharing.||FPGA_SoC.srr(574);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/574||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal reg_init_51_[8:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||FPGA_SoC.srr(575);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/575||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element reg_init_51_. Add a syn_preserve attribute to the element to prevent sharing.||FPGA_SoC.srr(576);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/576||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element reg_init_51_. Add a syn_preserve attribute to the element to prevent sharing.||FPGA_SoC.srr(577);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/577||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element reg_init_51_. Add a syn_preserve attribute to the element to prevent sharing.||FPGA_SoC.srr(578);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/578||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element reg_init_51_. Add a syn_preserve attribute to the element to prevent sharing.||FPGA_SoC.srr(579);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/579||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal reg_init_50_[8:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||FPGA_SoC.srr(580);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/580||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element reg_init_50_. Add a syn_preserve attribute to the element to prevent sharing.||FPGA_SoC.srr(581);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/581||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element reg_init_50_. Add a syn_preserve attribute to the element to prevent sharing.||FPGA_SoC.srr(582);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/582||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal reg_init_49_[8:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||FPGA_SoC.srr(583);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/583||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element reg_init_49_. Add a syn_preserve attribute to the element to prevent sharing.||FPGA_SoC.srr(584);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/584||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element reg_init_49_. Add a syn_preserve attribute to the element to prevent sharing.||FPGA_SoC.srr(585);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/585||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element reg_init_49_. Add a syn_preserve attribute to the element to prevent sharing.||FPGA_SoC.srr(586);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/586||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element reg_init_49_. Add a syn_preserve attribute to the element to prevent sharing.||FPGA_SoC.srr(587);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/587||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element reg_init_49_. Add a syn_preserve attribute to the element to prevent sharing.||FPGA_SoC.srr(588);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/588||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal reg_init_48_[8:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||FPGA_SoC.srr(589);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/589||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element reg_init_48_. Add a syn_preserve attribute to the element to prevent sharing.||FPGA_SoC.srr(590);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/590||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element reg_init_48_. Add a syn_preserve attribute to the element to prevent sharing.||FPGA_SoC.srr(591);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/591||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element reg_init_48_. Add a syn_preserve attribute to the element to prevent sharing.||FPGA_SoC.srr(592);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/592||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal reg_init_47_[8:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||FPGA_SoC.srr(593);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/593||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element reg_init_47_. Add a syn_preserve attribute to the element to prevent sharing.||FPGA_SoC.srr(594);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/594||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element reg_init_47_. Add a syn_preserve attribute to the element to prevent sharing.||FPGA_SoC.srr(595);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/595||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element reg_init_47_. Add a syn_preserve attribute to the element to prevent sharing.||FPGA_SoC.srr(596);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/596||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element reg_init_47_. Add a syn_preserve attribute to the element to prevent sharing.||FPGA_SoC.srr(597);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/597||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element reg_init_47_. Add a syn_preserve attribute to the element to prevent sharing.||FPGA_SoC.srr(598);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/598||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal reg_init_46_[8:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||FPGA_SoC.srr(599);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/599||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element reg_init_46_. Add a syn_preserve attribute to the element to prevent sharing.||FPGA_SoC.srr(600);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/600||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element reg_init_46_. Add a syn_preserve attribute to the element to prevent sharing.||FPGA_SoC.srr(601);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/601||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal reg_init_45_[8:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||FPGA_SoC.srr(602);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/602||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element reg_init_45_. Add a syn_preserve attribute to the element to prevent sharing.||FPGA_SoC.srr(603);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/603||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element reg_init_45_. Add a syn_preserve attribute to the element to prevent sharing.||FPGA_SoC.srr(604);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/604||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element reg_init_45_. Add a syn_preserve attribute to the element to prevent sharing.||FPGA_SoC.srr(605);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/605||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal reg_init_44_[8:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||FPGA_SoC.srr(606);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/606||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element reg_init_44_. Add a syn_preserve attribute to the element to prevent sharing.||FPGA_SoC.srr(607);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/607||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element reg_init_44_. Add a syn_preserve attribute to the element to prevent sharing.||FPGA_SoC.srr(608);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/608||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element reg_init_44_. Add a syn_preserve attribute to the element to prevent sharing.||FPGA_SoC.srr(609);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/609||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal reg_init_43_[8:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||FPGA_SoC.srr(610);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/610||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element reg_init_43_. Add a syn_preserve attribute to the element to prevent sharing.||FPGA_SoC.srr(611);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/611||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element reg_init_43_. Add a syn_preserve attribute to the element to prevent sharing.||FPGA_SoC.srr(612);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/612||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal reg_init_42_[8:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||FPGA_SoC.srr(613);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/613||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element reg_init_42_. Add a syn_preserve attribute to the element to prevent sharing.||FPGA_SoC.srr(614);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/614||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element reg_init_42_. Add a syn_preserve attribute to the element to prevent sharing.||FPGA_SoC.srr(615);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/615||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element reg_init_42_. Add a syn_preserve attribute to the element to prevent sharing.||FPGA_SoC.srr(616);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/616||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element reg_init_42_. Add a syn_preserve attribute to the element to prevent sharing.||FPGA_SoC.srr(617);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/617||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal reg_init_41_[8:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||FPGA_SoC.srr(618);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/618||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element reg_init_41_. Add a syn_preserve attribute to the element to prevent sharing.||FPGA_SoC.srr(619);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/619||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element reg_init_41_. Add a syn_preserve attribute to the element to prevent sharing.||FPGA_SoC.srr(620);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/620||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal reg_init_40_[8:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||FPGA_SoC.srr(621);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/621||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element reg_init_40_. Add a syn_preserve attribute to the element to prevent sharing.||FPGA_SoC.srr(622);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/622||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element reg_init_40_. Add a syn_preserve attribute to the element to prevent sharing.||FPGA_SoC.srr(623);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/623||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element reg_init_40_. Add a syn_preserve attribute to the element to prevent sharing.||FPGA_SoC.srr(624);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/624||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element reg_init_40_. Add a syn_preserve attribute to the element to prevent sharing.||FPGA_SoC.srr(625);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/625||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal reg_init_39_[8:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||FPGA_SoC.srr(626);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/626||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element reg_init_39_. Add a syn_preserve attribute to the element to prevent sharing.||FPGA_SoC.srr(627);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/627||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element reg_init_39_. Add a syn_preserve attribute to the element to prevent sharing.||FPGA_SoC.srr(628);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/628||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element reg_init_39_. Add a syn_preserve attribute to the element to prevent sharing.||FPGA_SoC.srr(629);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/629||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal reg_init_38_[8:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||FPGA_SoC.srr(630);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/630||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element reg_init_38_. Add a syn_preserve attribute to the element to prevent sharing.||FPGA_SoC.srr(631);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/631||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element reg_init_38_. Add a syn_preserve attribute to the element to prevent sharing.||FPGA_SoC.srr(632);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/632||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal reg_init_37_[8:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||FPGA_SoC.srr(633);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/633||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element reg_init_37_. Add a syn_preserve attribute to the element to prevent sharing.||FPGA_SoC.srr(634);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/634||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element reg_init_37_. Add a syn_preserve attribute to the element to prevent sharing.||FPGA_SoC.srr(635);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/635||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element reg_init_37_. Add a syn_preserve attribute to the element to prevent sharing.||FPGA_SoC.srr(636);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/636||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element reg_init_37_. Add a syn_preserve attribute to the element to prevent sharing.||FPGA_SoC.srr(637);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/637||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal reg_init_36_[8:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||FPGA_SoC.srr(638);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/638||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element reg_init_36_. Add a syn_preserve attribute to the element to prevent sharing.||FPGA_SoC.srr(639);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/639||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element reg_init_36_. Add a syn_preserve attribute to the element to prevent sharing.||FPGA_SoC.srr(640);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/640||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element reg_init_36_. Add a syn_preserve attribute to the element to prevent sharing.||FPGA_SoC.srr(641);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/641||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element reg_init_36_. Add a syn_preserve attribute to the element to prevent sharing.||FPGA_SoC.srr(642);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/642||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element reg_init_36_. Add a syn_preserve attribute to the element to prevent sharing.||FPGA_SoC.srr(643);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/643||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element reg_init_36_. Add a syn_preserve attribute to the element to prevent sharing.||FPGA_SoC.srr(644);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/644||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element reg_init_36_. Add a syn_preserve attribute to the element to prevent sharing.||FPGA_SoC.srr(645);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/645||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal reg_init_35_[8:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||FPGA_SoC.srr(646);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/646||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element reg_init_35_. Add a syn_preserve attribute to the element to prevent sharing.||FPGA_SoC.srr(647);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/647||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element reg_init_35_. Add a syn_preserve attribute to the element to prevent sharing.||FPGA_SoC.srr(648);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/648||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal reg_init_34_[8:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||FPGA_SoC.srr(649);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/649||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element reg_init_34_. Add a syn_preserve attribute to the element to prevent sharing.||FPGA_SoC.srr(650);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/650||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element reg_init_34_. Add a syn_preserve attribute to the element to prevent sharing.||FPGA_SoC.srr(651);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/651||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element reg_init_34_. Add a syn_preserve attribute to the element to prevent sharing.||FPGA_SoC.srr(652);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/652||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element reg_init_34_. Add a syn_preserve attribute to the element to prevent sharing.||FPGA_SoC.srr(653);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/653||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element reg_init_34_. Add a syn_preserve attribute to the element to prevent sharing.||FPGA_SoC.srr(654);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/654||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element reg_init_34_. Add a syn_preserve attribute to the element to prevent sharing.||FPGA_SoC.srr(655);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/655||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal reg_init_33_[8:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||FPGA_SoC.srr(656);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/656||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element reg_init_33_. Add a syn_preserve attribute to the element to prevent sharing.||FPGA_SoC.srr(657);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/657||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element reg_init_33_. Add a syn_preserve attribute to the element to prevent sharing.||FPGA_SoC.srr(658);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/658||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element reg_init_33_. Add a syn_preserve attribute to the element to prevent sharing.||FPGA_SoC.srr(659);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/659||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element reg_init_33_. Add a syn_preserve attribute to the element to prevent sharing.||FPGA_SoC.srr(660);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/660||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal reg_init_32_[8:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||FPGA_SoC.srr(661);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/661||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element reg_init_32_. Add a syn_preserve attribute to the element to prevent sharing.||FPGA_SoC.srr(662);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/662||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element reg_init_32_. Add a syn_preserve attribute to the element to prevent sharing.||FPGA_SoC.srr(663);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/663||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element reg_init_32_. Add a syn_preserve attribute to the element to prevent sharing.||FPGA_SoC.srr(664);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/664||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element reg_init_32_. Add a syn_preserve attribute to the element to prevent sharing.||FPGA_SoC.srr(665);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/665||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element reg_init_32_. Add a syn_preserve attribute to the element to prevent sharing.||FPGA_SoC.srr(666);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/666||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal reg_init_31_[8:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||FPGA_SoC.srr(667);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/667||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element reg_init_31_. Add a syn_preserve attribute to the element to prevent sharing.||FPGA_SoC.srr(668);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/668||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element reg_init_31_. Add a syn_preserve attribute to the element to prevent sharing.||FPGA_SoC.srr(669);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/669||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element reg_init_31_. Add a syn_preserve attribute to the element to prevent sharing.||FPGA_SoC.srr(670);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/670||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element reg_init_31_. Add a syn_preserve attribute to the element to prevent sharing.||FPGA_SoC.srr(671);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/671||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal reg_init_30_[8:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||FPGA_SoC.srr(672);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/672||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element reg_init_30_. Add a syn_preserve attribute to the element to prevent sharing.||FPGA_SoC.srr(673);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/673||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element reg_init_30_. Add a syn_preserve attribute to the element to prevent sharing.||FPGA_SoC.srr(674);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/674||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element reg_init_30_. Add a syn_preserve attribute to the element to prevent sharing.||FPGA_SoC.srr(675);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/675||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element reg_init_30_. Add a syn_preserve attribute to the element to prevent sharing.||FPGA_SoC.srr(676);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/676||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal reg_init_29_[8:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||FPGA_SoC.srr(677);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/677||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element reg_init_29_. Add a syn_preserve attribute to the element to prevent sharing.||FPGA_SoC.srr(678);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/678||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element reg_init_29_. Add a syn_preserve attribute to the element to prevent sharing.||FPGA_SoC.srr(679);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/679||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element reg_init_29_. Add a syn_preserve attribute to the element to prevent sharing.||FPGA_SoC.srr(680);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/680||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal reg_init_28_[8:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||FPGA_SoC.srr(681);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/681||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element reg_init_28_. Add a syn_preserve attribute to the element to prevent sharing.||FPGA_SoC.srr(682);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/682||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element reg_init_28_. Add a syn_preserve attribute to the element to prevent sharing.||FPGA_SoC.srr(683);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/683||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal reg_init_27_[8:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||FPGA_SoC.srr(684);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/684||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element reg_init_27_. Add a syn_preserve attribute to the element to prevent sharing.||FPGA_SoC.srr(685);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/685||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element reg_init_27_. Add a syn_preserve attribute to the element to prevent sharing.||FPGA_SoC.srr(686);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/686||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element reg_init_27_. Add a syn_preserve attribute to the element to prevent sharing.||FPGA_SoC.srr(687);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/687||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal reg_init_26_[8:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||FPGA_SoC.srr(688);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/688||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element reg_init_26_. Add a syn_preserve attribute to the element to prevent sharing.||FPGA_SoC.srr(689);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/689||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element reg_init_26_. Add a syn_preserve attribute to the element to prevent sharing.||FPGA_SoC.srr(690);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/690||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element reg_init_26_. Add a syn_preserve attribute to the element to prevent sharing.||FPGA_SoC.srr(691);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/691||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element reg_init_26_. Add a syn_preserve attribute to the element to prevent sharing.||FPGA_SoC.srr(692);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/692||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal reg_init_25_[8:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||FPGA_SoC.srr(693);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/693||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element reg_init_25_. Add a syn_preserve attribute to the element to prevent sharing.||FPGA_SoC.srr(694);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/694||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element reg_init_25_. Add a syn_preserve attribute to the element to prevent sharing.||FPGA_SoC.srr(695);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/695||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element reg_init_25_. Add a syn_preserve attribute to the element to prevent sharing.||FPGA_SoC.srr(696);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/696||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element reg_init_25_. Add a syn_preserve attribute to the element to prevent sharing.||FPGA_SoC.srr(697);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/697||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal reg_init_24_[8:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||FPGA_SoC.srr(698);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/698||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element reg_init_24_. Add a syn_preserve attribute to the element to prevent sharing.||FPGA_SoC.srr(699);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/699||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element reg_init_24_. Add a syn_preserve attribute to the element to prevent sharing.||FPGA_SoC.srr(700);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/700||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal reg_init_23_[8:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||FPGA_SoC.srr(701);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/701||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element reg_init_23_. Add a syn_preserve attribute to the element to prevent sharing.||FPGA_SoC.srr(702);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/702||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element reg_init_23_. Add a syn_preserve attribute to the element to prevent sharing.||FPGA_SoC.srr(703);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/703||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element reg_init_23_. Add a syn_preserve attribute to the element to prevent sharing.||FPGA_SoC.srr(704);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/704||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal reg_init_22_[8:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||FPGA_SoC.srr(705);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/705||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element reg_init_22_. Add a syn_preserve attribute to the element to prevent sharing.||FPGA_SoC.srr(706);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/706||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element reg_init_22_. Add a syn_preserve attribute to the element to prevent sharing.||FPGA_SoC.srr(707);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/707||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element reg_init_22_. Add a syn_preserve attribute to the element to prevent sharing.||FPGA_SoC.srr(708);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/708||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element reg_init_22_. Add a syn_preserve attribute to the element to prevent sharing.||FPGA_SoC.srr(709);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/709||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal reg_init_21_[8:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||FPGA_SoC.srr(710);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/710||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element reg_init_21_. Add a syn_preserve attribute to the element to prevent sharing.||FPGA_SoC.srr(711);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/711||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element reg_init_21_. Add a syn_preserve attribute to the element to prevent sharing.||FPGA_SoC.srr(712);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/712||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element reg_init_21_. Add a syn_preserve attribute to the element to prevent sharing.||FPGA_SoC.srr(713);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/713||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element reg_init_21_. Add a syn_preserve attribute to the element to prevent sharing.||FPGA_SoC.srr(714);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/714||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal reg_init_20_[8:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||FPGA_SoC.srr(715);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/715||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element reg_init_20_. Add a syn_preserve attribute to the element to prevent sharing.||FPGA_SoC.srr(716);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/716||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element reg_init_20_. Add a syn_preserve attribute to the element to prevent sharing.||FPGA_SoC.srr(717);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/717||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element reg_init_20_. Add a syn_preserve attribute to the element to prevent sharing.||FPGA_SoC.srr(718);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/718||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element reg_init_20_. Add a syn_preserve attribute to the element to prevent sharing.||FPGA_SoC.srr(719);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/719||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element reg_init_20_. Add a syn_preserve attribute to the element to prevent sharing.||FPGA_SoC.srr(720);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/720||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element reg_init_20_. Add a syn_preserve attribute to the element to prevent sharing.||FPGA_SoC.srr(721);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/721||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal reg_init_19_[8:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||FPGA_SoC.srr(722);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/722||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element reg_init_19_. Add a syn_preserve attribute to the element to prevent sharing.||FPGA_SoC.srr(723);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/723||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal reg_init_18_[8:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||FPGA_SoC.srr(724);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/724||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element reg_init_18_. Add a syn_preserve attribute to the element to prevent sharing.||FPGA_SoC.srr(725);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/725||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element reg_init_18_. Add a syn_preserve attribute to the element to prevent sharing.||FPGA_SoC.srr(726);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/726||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal reg_init_17_[8:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||FPGA_SoC.srr(727);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/727||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element reg_init_17_. Add a syn_preserve attribute to the element to prevent sharing.||FPGA_SoC.srr(728);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/728||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element reg_init_17_. Add a syn_preserve attribute to the element to prevent sharing.||FPGA_SoC.srr(729);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/729||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element reg_init_17_. Add a syn_preserve attribute to the element to prevent sharing.||FPGA_SoC.srr(730);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/730||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element reg_init_17_. Add a syn_preserve attribute to the element to prevent sharing.||FPGA_SoC.srr(731);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/731||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal reg_init_16_[8:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||FPGA_SoC.srr(732);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/732||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element reg_init_16_. Add a syn_preserve attribute to the element to prevent sharing.||FPGA_SoC.srr(733);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/733||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element reg_init_16_. Add a syn_preserve attribute to the element to prevent sharing.||FPGA_SoC.srr(734);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/734||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element reg_init_16_. Add a syn_preserve attribute to the element to prevent sharing.||FPGA_SoC.srr(735);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/735||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element reg_init_16_. Add a syn_preserve attribute to the element to prevent sharing.||FPGA_SoC.srr(736);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/736||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element reg_init_16_. Add a syn_preserve attribute to the element to prevent sharing.||FPGA_SoC.srr(737);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/737||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal reg_init_15_[8:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||FPGA_SoC.srr(738);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/738||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element reg_init_15_. Add a syn_preserve attribute to the element to prevent sharing.||FPGA_SoC.srr(739);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/739||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal reg_init_14_[8:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||FPGA_SoC.srr(740);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/740||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element reg_init_14_. Add a syn_preserve attribute to the element to prevent sharing.||FPGA_SoC.srr(741);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/741||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element reg_init_14_. Add a syn_preserve attribute to the element to prevent sharing.||FPGA_SoC.srr(742);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/742||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element reg_init_14_. Add a syn_preserve attribute to the element to prevent sharing.||FPGA_SoC.srr(743);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/743||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element reg_init_14_. Add a syn_preserve attribute to the element to prevent sharing.||FPGA_SoC.srr(744);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/744||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal reg_init_13_[8:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||FPGA_SoC.srr(745);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/745||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element reg_init_13_. Add a syn_preserve attribute to the element to prevent sharing.||FPGA_SoC.srr(746);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/746||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element reg_init_13_. Add a syn_preserve attribute to the element to prevent sharing.||FPGA_SoC.srr(747);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/747||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element reg_init_13_. Add a syn_preserve attribute to the element to prevent sharing.||FPGA_SoC.srr(748);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/748||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal reg_init_12_[8:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||FPGA_SoC.srr(749);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/749||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element reg_init_12_. Add a syn_preserve attribute to the element to prevent sharing.||FPGA_SoC.srr(750);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/750||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element reg_init_12_. Add a syn_preserve attribute to the element to prevent sharing.||FPGA_SoC.srr(751);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/751||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element reg_init_12_. Add a syn_preserve attribute to the element to prevent sharing.||FPGA_SoC.srr(752);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/752||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element reg_init_12_. Add a syn_preserve attribute to the element to prevent sharing.||FPGA_SoC.srr(753);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/753||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element reg_init_12_. Add a syn_preserve attribute to the element to prevent sharing.||FPGA_SoC.srr(754);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/754||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element reg_init_12_. Add a syn_preserve attribute to the element to prevent sharing.||FPGA_SoC.srr(755);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/755||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal reg_init_11_[8:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||FPGA_SoC.srr(756);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/756||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element reg_init_11_. Add a syn_preserve attribute to the element to prevent sharing.||FPGA_SoC.srr(757);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/757||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element reg_init_11_. Add a syn_preserve attribute to the element to prevent sharing.||FPGA_SoC.srr(758);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/758||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element reg_init_11_. Add a syn_preserve attribute to the element to prevent sharing.||FPGA_SoC.srr(759);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/759||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element reg_init_11_. Add a syn_preserve attribute to the element to prevent sharing.||FPGA_SoC.srr(760);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/760||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal reg_init_10_[8:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||FPGA_SoC.srr(761);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/761||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element reg_init_10_. Add a syn_preserve attribute to the element to prevent sharing.||FPGA_SoC.srr(762);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/762||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element reg_init_10_. Add a syn_preserve attribute to the element to prevent sharing.||FPGA_SoC.srr(763);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/763||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element reg_init_10_. Add a syn_preserve attribute to the element to prevent sharing.||FPGA_SoC.srr(764);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/764||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal reg_init_9_[8:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||FPGA_SoC.srr(765);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/765||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element reg_init_9_. Add a syn_preserve attribute to the element to prevent sharing.||FPGA_SoC.srr(766);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/766||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element reg_init_9_. Add a syn_preserve attribute to the element to prevent sharing.||FPGA_SoC.srr(767);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/767||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element reg_init_9_. Add a syn_preserve attribute to the element to prevent sharing.||FPGA_SoC.srr(768);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/768||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal reg_init_8_[8:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||FPGA_SoC.srr(769);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/769||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element reg_init_8_. Add a syn_preserve attribute to the element to prevent sharing.||FPGA_SoC.srr(770);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/770||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element reg_init_8_. Add a syn_preserve attribute to the element to prevent sharing.||FPGA_SoC.srr(771);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/771||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal reg_init_7_[8:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||FPGA_SoC.srr(772);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/772||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element reg_init_7_. Add a syn_preserve attribute to the element to prevent sharing.||FPGA_SoC.srr(773);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/773||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element reg_init_7_. Add a syn_preserve attribute to the element to prevent sharing.||FPGA_SoC.srr(774);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/774||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element reg_init_7_. Add a syn_preserve attribute to the element to prevent sharing.||FPGA_SoC.srr(775);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/775||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal reg_init_6_[8:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||FPGA_SoC.srr(776);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/776||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element reg_init_6_. Add a syn_preserve attribute to the element to prevent sharing.||FPGA_SoC.srr(777);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/777||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element reg_init_6_. Add a syn_preserve attribute to the element to prevent sharing.||FPGA_SoC.srr(778);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/778||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element reg_init_6_. Add a syn_preserve attribute to the element to prevent sharing.||FPGA_SoC.srr(779);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/779||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal reg_init_5_[8:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||FPGA_SoC.srr(780);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/780||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element reg_init_5_. Add a syn_preserve attribute to the element to prevent sharing.||FPGA_SoC.srr(781);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/781||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element reg_init_5_. Add a syn_preserve attribute to the element to prevent sharing.||FPGA_SoC.srr(782);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/782||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element reg_init_5_. Add a syn_preserve attribute to the element to prevent sharing.||FPGA_SoC.srr(783);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/783||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element reg_init_5_. Add a syn_preserve attribute to the element to prevent sharing.||FPGA_SoC.srr(784);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/784||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element reg_init_5_. Add a syn_preserve attribute to the element to prevent sharing.||FPGA_SoC.srr(785);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/785||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element reg_init_5_. Add a syn_preserve attribute to the element to prevent sharing.||FPGA_SoC.srr(786);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/786||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal reg_init_4_[8:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||FPGA_SoC.srr(787);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/787||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element reg_init_4_. Add a syn_preserve attribute to the element to prevent sharing.||FPGA_SoC.srr(788);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/788||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element reg_init_4_. Add a syn_preserve attribute to the element to prevent sharing.||FPGA_SoC.srr(789);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/789||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element reg_init_4_. Add a syn_preserve attribute to the element to prevent sharing.||FPGA_SoC.srr(790);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/790||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element reg_init_4_. Add a syn_preserve attribute to the element to prevent sharing.||FPGA_SoC.srr(791);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/791||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element reg_init_4_. Add a syn_preserve attribute to the element to prevent sharing.||FPGA_SoC.srr(792);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/792||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal reg_init_3_[8:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||FPGA_SoC.srr(793);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/793||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element reg_init_3_. Add a syn_preserve attribute to the element to prevent sharing.||FPGA_SoC.srr(794);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/794||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element reg_init_3_. Add a syn_preserve attribute to the element to prevent sharing.||FPGA_SoC.srr(795);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/795||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element reg_init_3_. Add a syn_preserve attribute to the element to prevent sharing.||FPGA_SoC.srr(796);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/796||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element reg_init_3_. Add a syn_preserve attribute to the element to prevent sharing.||FPGA_SoC.srr(797);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/797||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal reg_init_2_[8:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||FPGA_SoC.srr(798);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/798||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element reg_init_2_. Add a syn_preserve attribute to the element to prevent sharing.||FPGA_SoC.srr(799);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/799||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element reg_init_2_. Add a syn_preserve attribute to the element to prevent sharing.||FPGA_SoC.srr(800);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/800||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal reg_init_1_[8:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||FPGA_SoC.srr(801);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/801||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element reg_init_1_. Add a syn_preserve attribute to the element to prevent sharing.||FPGA_SoC.srr(802);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/802||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element reg_init_1_. Add a syn_preserve attribute to the element to prevent sharing.||FPGA_SoC.srr(803);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/803||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element reg_init_1_. Add a syn_preserve attribute to the element to prevent sharing.||FPGA_SoC.srr(804);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/804||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal reg_init_0_[8:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||FPGA_SoC.srr(805);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/805||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element reg_init_0_. Add a syn_preserve attribute to the element to prevent sharing.||FPGA_SoC.srr(806);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/806||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element reg_init_0_. Add a syn_preserve attribute to the element to prevent sharing.||FPGA_SoC.srr(807);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/807||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element reg_init_0_. Add a syn_preserve attribute to the element to prevent sharing.||FPGA_SoC.srr(808);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/808||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal lcd_cs_out. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||FPGA_SoC.srr(811);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/811||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL250 ||@W:All reachable assignments to lcd_cs_out assign 0, register removed by optimization||FPGA_SoC.srr(817);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/817||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL250 ||@W:All reachable assignments to reg_init_0_[8:5] assign 0, register removed by optimization||FPGA_SoC.srr(818);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/818||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL251 ||@W:All reachable assignments to reg_init_1_[5:4] assign 1, register removed by optimization||FPGA_SoC.srr(819);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/819||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL251 ||@W:All reachable assignments to reg_init_1_[2:1] assign 1, register removed by optimization||FPGA_SoC.srr(820);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/820||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL251 ||@W:All reachable assignments to reg_init_3_[5:3] assign 1, register removed by optimization||FPGA_SoC.srr(821);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/821||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL251 ||@W:All reachable assignments to reg_init_5_[5:4] assign 1, register removed by optimization||FPGA_SoC.srr(822);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/822||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL251 ||@W:All reachable assignments to reg_init_6_[3:2] assign 1, register removed by optimization||FPGA_SoC.srr(823);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/823||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL251 ||@W:All reachable assignments to reg_init_7_[3:2] assign 1, register removed by optimization||FPGA_SoC.srr(824);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/824||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL251 ||@W:All reachable assignments to reg_init_9_[5:4] assign 1, register removed by optimization||FPGA_SoC.srr(825);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/825||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL251 ||@W:All reachable assignments to reg_init_9_[1:0] assign 1, register removed by optimization||FPGA_SoC.srr(826);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/826||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL251 ||@W:All reachable assignments to reg_init_10_[5:4] assign 1, register removed by optimization||FPGA_SoC.srr(827);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/827||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL251 ||@W:All reachable assignments to reg_init_10_[1:0] assign 1, register removed by optimization||FPGA_SoC.srr(828);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/828||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL251 ||@W:All reachable assignments to reg_init_11_[5:4] assign 1, register removed by optimization||FPGA_SoC.srr(829);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/829||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL251 ||@W:All reachable assignments to reg_init_11_[2:0] assign 1, register removed by optimization||FPGA_SoC.srr(830);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/830||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL251 ||@W:All reachable assignments to reg_init_12_[5:4] assign 1, register removed by optimization||FPGA_SoC.srr(831);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/831||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL251 ||@W:All reachable assignments to reg_init_13_[7] assign 1, register removed by optimization||FPGA_SoC.srr(832);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/832||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL251 ||@W:All reachable assignments to reg_init_13_[5:3] assign 1, register removed by optimization||FPGA_SoC.srr(833);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/833||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL251 ||@W:All reachable assignments to reg_init_13_[1:0] assign 1, register removed by optimization||FPGA_SoC.srr(834);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/834||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL251 ||@W:All reachable assignments to reg_init_14_[4:3] assign 1, register removed by optimization||FPGA_SoC.srr(835);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/835||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL251 ||@W:All reachable assignments to reg_init_15_[7:6] assign 1, register removed by optimization||FPGA_SoC.srr(836);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/836||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL250 ||@W:All reachable assignments to reg_init_15_[5:0] assign 0, register removed by optimization||FPGA_SoC.srr(837);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/837||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL251 ||@W:All reachable assignments to reg_init_16_[3:2] assign 1, register removed by optimization||FPGA_SoC.srr(838);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/838||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL251 ||@W:All reachable assignments to reg_init_17_[7:6] assign 1, register removed by optimization||FPGA_SoC.srr(839);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/839||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL250 ||@W:All reachable assignments to reg_init_18_[7:1] assign 0, register removed by optimization||FPGA_SoC.srr(840);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/840||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL251 ||@W:All reachable assignments to reg_init_19_[7:6] assign 1, register removed by optimization||FPGA_SoC.srr(841);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/841||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL250 ||@W:All reachable assignments to reg_init_19_[5:2] assign 0, register removed by optimization||FPGA_SoC.srr(842);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/842||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL251 ||@W:All reachable assignments to reg_init_19_[1:0] assign 1, register removed by optimization||FPGA_SoC.srr(843);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/843||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL251 ||@W:All reachable assignments to reg_init_21_[7:6] assign 1, register removed by optimization||FPGA_SoC.srr(844);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/844||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL251 ||@W:All reachable assignments to reg_init_23_[7:6] assign 1, register removed by optimization||FPGA_SoC.srr(845);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/845||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL251 ||@W:All reachable assignments to reg_init_23_[2:1] assign 1, register removed by optimization||FPGA_SoC.srr(846);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/846||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL251 ||@W:All reachable assignments to reg_init_24_[3:0] assign 1, register removed by optimization||FPGA_SoC.srr(847);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/847||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL251 ||@W:All reachable assignments to reg_init_25_[7:6] assign 1, register removed by optimization||FPGA_SoC.srr(848);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/848||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL251 ||@W:All reachable assignments to reg_init_26_[8:7] assign 1, register removed by optimization||FPGA_SoC.srr(849);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/849||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL250 ||@W:All reachable assignments to reg_init_26_[4:3] assign 0, register removed by optimization||FPGA_SoC.srr(850);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/850||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL251 ||@W:All reachable assignments to reg_init_27_[8:7] assign 1, register removed by optimization||FPGA_SoC.srr(851);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/851||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL250 ||@W:All reachable assignments to reg_init_27_[6] assign 0, register removed by optimization||FPGA_SoC.srr(852);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/852||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL251 ||@W:All reachable assignments to reg_init_28_[7:5] assign 1, register removed by optimization||FPGA_SoC.srr(853);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/853||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL251 ||@W:All reachable assignments to reg_init_29_[8:6] assign 1, register removed by optimization||FPGA_SoC.srr(854);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/854||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL251 ||@W:All reachable assignments to reg_init_31_[3:2] assign 1, register removed by optimization||FPGA_SoC.srr(855);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/855||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL251 ||@W:All reachable assignments to reg_init_33_[1:0] assign 1, register removed by optimization||FPGA_SoC.srr(856);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/856||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL251 ||@W:All reachable assignments to reg_init_34_[1:0] assign 1, register removed by optimization||FPGA_SoC.srr(857);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/857||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL251 ||@W:All reachable assignments to reg_init_35_[5:0] assign 1, register removed by optimization||FPGA_SoC.srr(858);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/858||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL250 ||@W:All reachable assignments to reg_init_36_[3] assign 0, register removed by optimization||FPGA_SoC.srr(859);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/859||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL250 ||@W:All reachable assignments to reg_init_37_[5:4] assign 0, register removed by optimization||FPGA_SoC.srr(860);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/860||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL251 ||@W:All reachable assignments to reg_init_37_[3:2] assign 1, register removed by optimization||FPGA_SoC.srr(861);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/861||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL251 ||@W:All reachable assignments to reg_init_38_[4:3] assign 1, register removed by optimization||FPGA_SoC.srr(862);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/862||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL250 ||@W:All reachable assignments to reg_init_38_[2:0] assign 0, register removed by optimization||FPGA_SoC.srr(863);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/863||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL251 ||@W:All reachable assignments to reg_init_39_[3:2] assign 1, register removed by optimization||FPGA_SoC.srr(864);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/864||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL250 ||@W:All reachable assignments to reg_init_39_[1] assign 0, register removed by optimization||FPGA_SoC.srr(865);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/865||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL251 ||@W:All reachable assignments to reg_init_40_[1:0] assign 1, register removed by optimization||FPGA_SoC.srr(866);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/866||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL251 ||@W:All reachable assignments to reg_init_41_[4:0] assign 1, register removed by optimization||FPGA_SoC.srr(867);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/867||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL251 ||@W:All reachable assignments to reg_init_42_[1:0] assign 1, register removed by optimization||FPGA_SoC.srr(868);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/868||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL250 ||@W:All reachable assignments to reg_init_43_[8] assign 0, register removed by optimization||FPGA_SoC.srr(869);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/869||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL251 ||@W:All reachable assignments to reg_init_43_[7:5] assign 1, register removed by optimization||FPGA_SoC.srr(870);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/870||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL251 ||@W:All reachable assignments to reg_init_44_[8:6] assign 1, register removed by optimization||FPGA_SoC.srr(871);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/871||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL250 ||@W:All reachable assignments to reg_init_45_[7:3] assign 0, register removed by optimization||FPGA_SoC.srr(872);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/872||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL250 ||@W:All reachable assignments to reg_init_46_[7:4] assign 0, register removed by optimization||FPGA_SoC.srr(873);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/873||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL251 ||@W:All reachable assignments to reg_init_46_[3:2] assign 1, register removed by optimization||FPGA_SoC.srr(874);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/874||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL250 ||@W:All reachable assignments to reg_init_48_[3:2] assign 0, register removed by optimization||FPGA_SoC.srr(875);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/875||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL251 ||@W:All reachable assignments to reg_init_48_[1:0] assign 1, register removed by optimization||FPGA_SoC.srr(876);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/876||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL251 ||@W:All reachable assignments to reg_init_49_[3:2] assign 1, register removed by optimization||FPGA_SoC.srr(877);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/877||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL251 ||@W:All reachable assignments to reg_init_50_[5:0] assign 1, register removed by optimization||FPGA_SoC.srr(878);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/878||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL250 ||@W:All reachable assignments to reg_init_51_[5:3] assign 0, register removed by optimization||FPGA_SoC.srr(879);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/879||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL251 ||@W:All reachable assignments to reg_init_51_[2] assign 1, register removed by optimization||FPGA_SoC.srr(880);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/880||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL250 ||@W:All reachable assignments to reg_init_52_[7] assign 0, register removed by optimization||FPGA_SoC.srr(881);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/881||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL251 ||@W:All reachable assignments to reg_init_52_[6] assign 1, register removed by optimization||FPGA_SoC.srr(882);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/882||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL250 ||@W:All reachable assignments to reg_init_52_[5] assign 0, register removed by optimization||FPGA_SoC.srr(883);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/883||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL251 ||@W:All reachable assignments to reg_init_52_[4] assign 1, register removed by optimization||FPGA_SoC.srr(884);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/884||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL250 ||@W:All reachable assignments to reg_init_52_[3:1] assign 0, register removed by optimization||FPGA_SoC.srr(885);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/885||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL251 ||@W:All reachable assignments to reg_init_53_[3:0] assign 1, register removed by optimization||FPGA_SoC.srr(886);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/886||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL251 ||@W:All reachable assignments to reg_init_54_[4:0] assign 1, register removed by optimization||FPGA_SoC.srr(887);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/887||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL250 ||@W:All reachable assignments to reg_init_55_[7:5] assign 0, register removed by optimization||FPGA_SoC.srr(888);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/888||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL251 ||@W:All reachable assignments to reg_init_55_[4:0] assign 1, register removed by optimization||FPGA_SoC.srr(889);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/889||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL250 ||@W:All reachable assignments to reg_init_56_[4:0] assign 0, register removed by optimization||FPGA_SoC.srr(890);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/890||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL250 ||@W:All reachable assignments to reg_init_57_[7:6] assign 0, register removed by optimization||FPGA_SoC.srr(891);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/891||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL250 ||@W:All reachable assignments to reg_init_57_[4:2] assign 0, register removed by optimization||FPGA_SoC.srr(892);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/892||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL251 ||@W:All reachable assignments to reg_init_57_[1:0] assign 1, register removed by optimization||FPGA_SoC.srr(893);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/893||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL250 ||@W:All reachable assignments to reg_init_58_[4:1] assign 0, register removed by optimization||FPGA_SoC.srr(894);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/894||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL250 ||@W:All reachable assignments to reg_init_59_[2:1] assign 0, register removed by optimization||FPGA_SoC.srr(895);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/895||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL251 ||@W:All reachable assignments to reg_init_59_[0] assign 1, register removed by optimization||FPGA_SoC.srr(896);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/896||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL251 ||@W:All reachable assignments to reg_setxy_0_[1] assign 1, register removed by optimization||FPGA_SoC.srr(897);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/897||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL250 ||@W:All reachable assignments to reg_setxy_0_[0] assign 0, register removed by optimization||FPGA_SoC.srr(898);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/898||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL251 ||@W:All reachable assignments to reg_setxy_4_[8:4] assign 1, register removed by optimization||FPGA_SoC.srr(899);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/899||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL251 ||@W:All reachable assignments to reg_setxy_5_[3] assign 1, register removed by optimization||FPGA_SoC.srr(900);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/900||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL250 ||@W:All reachable assignments to reg_setxy_5_[2] assign 0, register removed by optimization||FPGA_SoC.srr(901);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/901||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL251 ||@W:All reachable assignments to reg_setxy_5_[1:0] assign 1, register removed by optimization||FPGA_SoC.srr(902);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/902||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL251 ||@W:All reachable assignments to reg_setxy_8_[8] assign 1, register removed by optimization||FPGA_SoC.srr(903);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/903||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL250 ||@W:All reachable assignments to reg_setxy_8_[7:0] assign 0, register removed by optimization||FPGA_SoC.srr(904);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/904||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL251 ||@W:All reachable assignments to reg_setxy_9_[8:4] assign 1, register removed by optimization||FPGA_SoC.srr(905);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/905||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL250 ||@W:All reachable assignments to reg_setxy_9_[3:0] assign 0, register removed by optimization||FPGA_SoC.srr(906);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/906||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL250 ||@W:All reachable assignments to reg_setxy_10_[8:6] assign 0, register removed by optimization||FPGA_SoC.srr(907);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/907||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL251 ||@W:All reachable assignments to reg_setxy_10_[5] assign 1, register removed by optimization||FPGA_SoC.srr(908);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/908||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL250 ||@W:All reachable assignments to reg_setxy_10_[4] assign 0, register removed by optimization||FPGA_SoC.srr(909);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/909||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL251 ||@W:All reachable assignments to reg_setxy_10_[3:2] assign 1, register removed by optimization||FPGA_SoC.srr(910);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/910||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL250 ||@W:All reachable assignments to reg_setxy_10_[1:0] assign 0, register removed by optimization||FPGA_SoC.srr(911);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/911||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit state_back[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||FPGA_SoC.srr(922);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/922||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 2 of state_back[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||FPGA_SoC.srr(923);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/923||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 15 to 11 of color_y[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FPGA_SoC.srr(924);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/924||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 4 to 0 of color_y[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FPGA_SoC.srr(925);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/925||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal period[15:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||FPGA_SoC.srr(932);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/932||PWM.v(36);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\PWM.v'/linenumber/36
Implementation;Synthesis|| CL250 ||@W:All reachable assignments to period[15:7] assign 0, register removed by optimization||FPGA_SoC.srr(933);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/933||PWM.v(36);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\PWM.v'/linenumber/36
Implementation;Synthesis|| CL251 ||@W:All reachable assignments to period[6:5] assign 1, register removed by optimization||FPGA_SoC.srr(934);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/934||PWM.v(36);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\PWM.v'/linenumber/36
Implementation;Synthesis|| CL250 ||@W:All reachable assignments to period[4:3] assign 0, register removed by optimization||FPGA_SoC.srr(935);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/935||PWM.v(36);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\PWM.v'/linenumber/36
Implementation;Synthesis|| CL251 ||@W:All reachable assignments to period[2] assign 1, register removed by optimization||FPGA_SoC.srr(936);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/936||PWM.v(36);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\PWM.v'/linenumber/36
Implementation;Synthesis|| CL250 ||@W:All reachable assignments to period[1:0] assign 0, register removed by optimization||FPGA_SoC.srr(937);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/937||PWM.v(36);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\PWM.v'/linenumber/36
Implementation;Synthesis|| CL246 ||@W:Input port bits 7 to 6 of PADDR[7:0] are unused. Assign logic for all port bits or change the input port size.||FPGA_SoC.srr(967);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/967||reg_apb_wrp.v(35);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\reg_apb_wrp.v'/linenumber/35
Implementation;Synthesis|| CL246 ||@W:Input port bits 1 to 0 of PADDR[7:0] are unused. Assign logic for all port bits or change the input port size.||FPGA_SoC.srr(968);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/968||reg_apb_wrp.v(35);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\reg_apb_wrp.v'/linenumber/35
Implementation;Synthesis|| CL246 ||@W:Input port bits 7 to 6 of PADDR[7:0] are unused. Assign logic for all port bits or change the input port size.||FPGA_SoC.srr(969);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/969||reg_apb_demo.v(37);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\reg_apb_demo.v'/linenumber/37
Implementation;Synthesis|| CL246 ||@W:Input port bits 1 to 0 of PADDR[7:0] are unused. Assign logic for all port bits or change the input port size.||FPGA_SoC.srr(970);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/970||reg_apb_demo.v(37);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\reg_apb_demo.v'/linenumber/37
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit timer[24] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||FPGA_SoC.srr(971);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/971||PWM.v(51);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\PWM.v'/linenumber/51
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit timer[25] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||FPGA_SoC.srr(972);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/972||PWM.v(51);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\PWM.v'/linenumber/51
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit timer[26] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||FPGA_SoC.srr(973);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/973||PWM.v(51);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\PWM.v'/linenumber/51
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit timer[27] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||FPGA_SoC.srr(974);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/974||PWM.v(51);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\PWM.v'/linenumber/51
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit timer[28] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||FPGA_SoC.srr(975);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/975||PWM.v(51);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\PWM.v'/linenumber/51
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit timer[29] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||FPGA_SoC.srr(976);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/976||PWM.v(51);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\PWM.v'/linenumber/51
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit timer[30] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||FPGA_SoC.srr(977);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/977||PWM.v(51);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\PWM.v'/linenumber/51
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit timer[31] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||FPGA_SoC.srr(978);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/978||PWM.v(51);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\PWM.v'/linenumber/51
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit CNT[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||FPGA_SoC.srr(979);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/979||PWM.v(36);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\PWM.v'/linenumber/36
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit CNT[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||FPGA_SoC.srr(980);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/980||PWM.v(36);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\PWM.v'/linenumber/36
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit CNT[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||FPGA_SoC.srr(981);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/981||PWM.v(36);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\PWM.v'/linenumber/36
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit CNT[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||FPGA_SoC.srr(982);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/982||PWM.v(36);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\PWM.v'/linenumber/36
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit CNT[11] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||FPGA_SoC.srr(983);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/983||PWM.v(36);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\PWM.v'/linenumber/36
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit CNT[12] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||FPGA_SoC.srr(984);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/984||PWM.v(36);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\PWM.v'/linenumber/36
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit CNT[13] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||FPGA_SoC.srr(985);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/985||PWM.v(36);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\PWM.v'/linenumber/36
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit CNT[14] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||FPGA_SoC.srr(986);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/986||PWM.v(36);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\PWM.v'/linenumber/36
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit CNT[15] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||FPGA_SoC.srr(987);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/987||PWM.v(36);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\PWM.v'/linenumber/36
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit CNT[16] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||FPGA_SoC.srr(988);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/988||PWM.v(36);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\PWM.v'/linenumber/36
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit CNT[17] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||FPGA_SoC.srr(989);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/989||PWM.v(36);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\PWM.v'/linenumber/36
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit CNT[18] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||FPGA_SoC.srr(990);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/990||PWM.v(36);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\PWM.v'/linenumber/36
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit CNT[19] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||FPGA_SoC.srr(991);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/991||PWM.v(36);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\PWM.v'/linenumber/36
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit CNT[20] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||FPGA_SoC.srr(992);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/992||PWM.v(36);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\PWM.v'/linenumber/36
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit CNT[21] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||FPGA_SoC.srr(993);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/993||PWM.v(36);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\PWM.v'/linenumber/36
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit CNT[22] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||FPGA_SoC.srr(994);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/994||PWM.v(36);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\PWM.v'/linenumber/36
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit CNT[23] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||FPGA_SoC.srr(995);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/995||PWM.v(36);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\PWM.v'/linenumber/36
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit CNT[24] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||FPGA_SoC.srr(996);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/996||PWM.v(36);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\PWM.v'/linenumber/36
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit CNT[25] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||FPGA_SoC.srr(997);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/997||PWM.v(36);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\PWM.v'/linenumber/36
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit CNT[26] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||FPGA_SoC.srr(998);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/998||PWM.v(36);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\PWM.v'/linenumber/36
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit CNT[27] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||FPGA_SoC.srr(999);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/999||PWM.v(36);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\PWM.v'/linenumber/36
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit CNT[28] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||FPGA_SoC.srr(1000);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/1000||PWM.v(36);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\PWM.v'/linenumber/36
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit CNT[29] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||FPGA_SoC.srr(1001);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/1001||PWM.v(36);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\PWM.v'/linenumber/36
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit CNT[30] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||FPGA_SoC.srr(1002);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/1002||PWM.v(36);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\PWM.v'/linenumber/36
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit CNT[31] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||FPGA_SoC.srr(1003);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/1003||PWM.v(36);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\PWM.v'/linenumber/36
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 31 to 7 of CNT[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FPGA_SoC.srr(1004);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/1004||PWM.v(36);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\PWM.v'/linenumber/36
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 31 to 24 of timer[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FPGA_SoC.srr(1005);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/1005||PWM.v(51);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\PWM.v'/linenumber/51
Implementation;Synthesis|| CL157 ||@W:*Output RCOSC_25_50MHZ_O2F has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||FPGA_SoC.srr(1006);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/1006||FPGA_SoC_OSC_0_OSC.v(16);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\component\work\FPGA_SoC\OSC_0\FPGA_SoC_OSC_0_OSC.v'/linenumber/16
Implementation;Synthesis|| CL157 ||@W:*Output RCOSC_1MHZ_CCC has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||FPGA_SoC.srr(1007);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/1007||FPGA_SoC_OSC_0_OSC.v(17);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\component\work\FPGA_SoC\OSC_0\FPGA_SoC_OSC_0_OSC.v'/linenumber/17
Implementation;Synthesis|| CL157 ||@W:*Output RCOSC_1MHZ_O2F has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||FPGA_SoC.srr(1008);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/1008||FPGA_SoC_OSC_0_OSC.v(18);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\component\work\FPGA_SoC\OSC_0\FPGA_SoC_OSC_0_OSC.v'/linenumber/18
Implementation;Synthesis|| CL157 ||@W:*Output XTLOSC_CCC has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||FPGA_SoC.srr(1009);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/1009||FPGA_SoC_OSC_0_OSC.v(19);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\component\work\FPGA_SoC\OSC_0\FPGA_SoC_OSC_0_OSC.v'/linenumber/19
Implementation;Synthesis|| CL157 ||@W:*Output XTLOSC_O2F has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||FPGA_SoC.srr(1010);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/1010||FPGA_SoC_OSC_0_OSC.v(20);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\component\work\FPGA_SoC\OSC_0\FPGA_SoC_OSC_0_OSC.v'/linenumber/20
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit cnt_write[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||FPGA_SoC.srr(1012);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/1012||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit cnt[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||FPGA_SoC.srr(1013);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/1013||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit cnt[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||FPGA_SoC.srr(1014);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/1014||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit cnt[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||FPGA_SoC.srr(1015);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/1015||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit cnt[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||FPGA_SoC.srr(1016);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/1016||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit cnt[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||FPGA_SoC.srr(1017);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/1017||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit cnt[11] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||FPGA_SoC.srr(1018);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/1018||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit cnt[12] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||FPGA_SoC.srr(1019);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/1019||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit cnt[13] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||FPGA_SoC.srr(1020);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/1020||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit cnt[14] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||FPGA_SoC.srr(1021);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/1021||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit cnt[15] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||FPGA_SoC.srr(1022);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/1022||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 15 to 6 of cnt[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FPGA_SoC.srr(1023);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/1023||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 5 of cnt_write[5:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||FPGA_SoC.srr(1024);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/1024||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL249 ||@W:Initial value is not supported on state machine state||FPGA_SoC.srr(1034);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/1034||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 10 to 6 of color_y[10:5]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FPGA_SoC.srr(1060);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/1060||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 15 to 12 of color_x[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FPGA_SoC.srr(1061);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/1061||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 10 to 6 of color_x[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FPGA_SoC.srr(1062);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/1062||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 4 to 1 of color_x[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FPGA_SoC.srr(1063);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/1063||LCD_RGB.v(87);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v'/linenumber/87
Implementation;Synthesis|| CL246 ||@W:Input port bits 1 to 0 of PADDR[7:0] are unused. Assign logic for all port bits or change the input port size.||FPGA_SoC.srr(1065);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/1065||corepwm.v(175);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\component\Actel\DirectCore\corepwm\4.5.100\rtl\vlog\core\corepwm.v'/linenumber/175
Implementation;Synthesis|| CL157 ||@W:*Output TACHINT has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||FPGA_SoC.srr(1067);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/1067||corepwm.v(182);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\component\Actel\DirectCore\corepwm\4.5.100\rtl\vlog\core\corepwm.v'/linenumber/182
Implementation;Synthesis|| CL246 ||@W:Input port bits 31 to 8 of PWDATA[31:0] are unused. Assign logic for all port bits or change the input port size.||FPGA_SoC.srr(1070);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/1070||coregpio.v(182);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\component\work\FPGA_SoC\CoreGPIO_0\rtl\vlog\core\coregpio.v'/linenumber/182
Implementation;Synthesis|| BN132 ||@W:Removing user instance PWMctr_3 because it is equivalent to instance PWMctr_2. To keep the instance, apply constraint syn_preserve=1 on the instance.||FPGA_SoC.srr(1177);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/1177||fpga_soc.v(815);liberoaction://cross_probe/hdl/file/'d:\github\fpga\fpga_soc\component\work\fpga_soc\fpga_soc.v'/linenumber/815
Implementation;Synthesis|| BN132 ||@W:Removing user instance PWMctr_2 because it is equivalent to instance PWMctr_1. To keep the instance, apply constraint syn_preserve=1 on the instance.||FPGA_SoC.srr(1178);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/1178||fpga_soc.v(804);liberoaction://cross_probe/hdl/file/'d:\github\fpga\fpga_soc\component\work\fpga_soc\fpga_soc.v'/linenumber/804
Implementation;Synthesis|| BN132 ||@W:Removing user instance PWMctr_1 because it is equivalent to instance PWMctr_0. To keep the instance, apply constraint syn_preserve=1 on the instance.||FPGA_SoC.srr(1179);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/1179||fpga_soc.v(793);liberoaction://cross_probe/hdl/file/'d:\github\fpga\fpga_soc\component\work\fpga_soc\fpga_soc.v'/linenumber/793
Implementation;Synthesis|| MT530 ||@W:Found inferred clock FPGA_SoC_FCCC_0_FCCC|GL0_net_inferred_clock which controls 353 sequential elements including CoreGPIO_0.xhdl1\.GEN_BITS\[0\]\.APB_32\.INTR_reg[0]. This clock has no specified timing constraint which may adversely impact design performance. ||FPGA_SoC.srr(1207);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/1207||coregpio.v(484);liberoaction://cross_probe/hdl/file/'d:\github\fpga\fpga_soc\component\work\fpga_soc\coregpio_0\rtl\vlog\core\coregpio.v'/linenumber/484
Implementation;Synthesis|| MT530 ||@W:Found inferred clock FPGA_SoC_FCCC_0_FCCC|GL1_net_inferred_clock which controls 118 sequential elements including LCD_RGB_0.color_x[1]. This clock has no specified timing constraint which may adversely impact design performance. ||FPGA_SoC.srr(1208);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/1208||lcd_rgb.v(87);liberoaction://cross_probe/hdl/file/'d:\github\fpga\fpga_soc\hdl\lcd_rgb.v'/linenumber/87
Implementation;Synthesis|| MO160 ||@W:Register bit xhdl1\.GEN_BITS\[0\]\.APB_32\.edge_both[0] (in view view:work.FPGA_SoC_CoreGPIO_0_CoreGPIO_Z2(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||FPGA_SoC.srr(1295);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/1295||coregpio.v(464);liberoaction://cross_probe/hdl/file/'d:\github\fpga\fpga_soc\component\work\fpga_soc\coregpio_0\rtl\vlog\core\coregpio.v'/linenumber/464
Implementation;Synthesis|| FA239 ||@W:ROM data_reg_5[8:3] (in view: work.LCD_RGB(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.||FPGA_SoC.srr(1296);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/1296||lcd_rgb.v(258);liberoaction://cross_probe/hdl/file/'d:\github\fpga\fpga_soc\hdl\lcd_rgb.v'/linenumber/258
Implementation;Synthesis|| FA239 ||@W:ROM data_reg_5[1] (in view: work.LCD_RGB(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.||FPGA_SoC.srr(1297);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/1297||lcd_rgb.v(258);liberoaction://cross_probe/hdl/file/'d:\github\fpga\fpga_soc\hdl\lcd_rgb.v'/linenumber/258
Implementation;Synthesis|| FA239 ||@W:ROM data_reg_5[8:3] (in view: work.LCD_RGB(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.||FPGA_SoC.srr(1298);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/1298||lcd_rgb.v(258);liberoaction://cross_probe/hdl/file/'d:\github\fpga\fpga_soc\hdl\lcd_rgb.v'/linenumber/258
Implementation;Synthesis|| FA239 ||@W:ROM data_reg_5[1] (in view: work.LCD_RGB(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.||FPGA_SoC.srr(1300);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/1300||lcd_rgb.v(258);liberoaction://cross_probe/hdl/file/'d:\github\fpga\fpga_soc\hdl\lcd_rgb.v'/linenumber/258
Implementation;Synthesis|| BN132 ||@W:Removing user instance CoreGPIO_0.xhdl1.GEN_BITS[0].APB_32.edge_neg_4[0] because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[0].APB_32.edge_pos_4[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||FPGA_SoC.srr(1302);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/1302||coregpio.v(449);liberoaction://cross_probe/hdl/file/'d:\github\fpga\fpga_soc\component\work\fpga_soc\coregpio_0\rtl\vlog\core\coregpio.v'/linenumber/449
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance CoreGPIO_0.xhdl1.GEN_BITS[0].APB_32.edge_neg[0] because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[0].APB_32.edge_pos[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||FPGA_SoC.srr(1303);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/1303||coregpio.v(444);liberoaction://cross_probe/hdl/file/'d:\github\fpga\fpga_soc\component\work\fpga_soc\coregpio_0\rtl\vlog\core\coregpio.v'/linenumber/444
Implementation;Synthesis||null||@W:User-specified initial value defined for instance LCD_RGB_0.state_back[1:0] is being ignored. ||FPGA_SoC.srr(1304);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/1304||lcd_rgb.v(87);liberoaction://cross_probe/hdl/file/'d:\github\fpga\fpga_soc\hdl\lcd_rgb.v'/linenumber/87
Implementation;Synthesis||null||@W:User-specified initial value defined for instance LCD_RGB_0.color_y[5] is being ignored. ||FPGA_SoC.srr(1305);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/1305||lcd_rgb.v(87);liberoaction://cross_probe/hdl/file/'d:\github\fpga\fpga_soc\hdl\lcd_rgb.v'/linenumber/87
Implementation;Synthesis||null||@W:User-specified initial value defined for instance LCD_RGB_0.color_x[11] is being ignored. ||FPGA_SoC.srr(1306);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/1306||lcd_rgb.v(87);liberoaction://cross_probe/hdl/file/'d:\github\fpga\fpga_soc\hdl\lcd_rgb.v'/linenumber/87
Implementation;Synthesis|| FX107 ||@W:RAM reg_apb_demo_0.reg_demo_0.mem[7:0] (in view: work.FPGA_SoC(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||FPGA_SoC.srr(1310);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/1310||reg_demo.v(53);liberoaction://cross_probe/hdl/file/'d:\github\fpga\fpga_soc\hdl\reg_demo.v'/linenumber/53
Implementation;Synthesis|| MO161 ||@W:Register bit color_x[1] (in view view:work.LCD_RGB(verilog)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.||FPGA_SoC.srr(1348);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/1348||lcd_rgb.v(87);liberoaction://cross_probe/hdl/file/'d:\github\fpga\fpga_soc\hdl\lcd_rgb.v'/linenumber/87
Implementation;Synthesis|| FX107 ||@W:RAM color_word_lsb[7:0] (in view: work.LCD_RGB(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||FPGA_SoC.srr(1353);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/1353||lcd_rgb.v(87);liberoaction://cross_probe/hdl/file/'d:\github\fpga\fpga_soc\hdl\lcd_rgb.v'/linenumber/87
Implementation;Synthesis|| FX107 ||@W:RAM color_word_msb[7:0] (in view: work.LCD_RGB(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||FPGA_SoC.srr(1354);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/1354||lcd_rgb.v(87);liberoaction://cross_probe/hdl/file/'d:\github\fpga\fpga_soc\hdl\lcd_rgb.v'/linenumber/87
Implementation;Synthesis|| MO160 ||@W:Register bit num_delay[13] (in view view:work.LCD_RGB(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||FPGA_SoC.srr(1355);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/1355||lcd_rgb.v(87);liberoaction://cross_probe/hdl/file/'d:\github\fpga\fpga_soc\hdl\lcd_rgb.v'/linenumber/87
Implementation;Synthesis|| MO160 ||@W:Register bit num_delay[12] (in view view:work.LCD_RGB(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||FPGA_SoC.srr(1356);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/1356||lcd_rgb.v(87);liberoaction://cross_probe/hdl/file/'d:\github\fpga\fpga_soc\hdl\lcd_rgb.v'/linenumber/87
Implementation;Synthesis|| MO160 ||@W:Register bit num_delay[10] (in view view:work.LCD_RGB(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||FPGA_SoC.srr(1357);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/1357||lcd_rgb.v(87);liberoaction://cross_probe/hdl/file/'d:\github\fpga\fpga_soc\hdl\lcd_rgb.v'/linenumber/87
Implementation;Synthesis|| MO161 ||@W:Register bit num_delay[4] (in view view:work.LCD_RGB(verilog)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.||FPGA_SoC.srr(1358);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/1358||lcd_rgb.v(87);liberoaction://cross_probe/hdl/file/'d:\github\fpga\fpga_soc\hdl\lcd_rgb.v'/linenumber/87
Implementation;Synthesis|| MO160 ||@W:Register bit num_delay[2] (in view view:work.LCD_RGB(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||FPGA_SoC.srr(1359);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/1359||lcd_rgb.v(87);liberoaction://cross_probe/hdl/file/'d:\github\fpga\fpga_soc\hdl\lcd_rgb.v'/linenumber/87
Implementation;Synthesis|| MO160 ||@W:Register bit num_delay[0] (in view view:work.LCD_RGB(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||FPGA_SoC.srr(1360);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/1360||lcd_rgb.v(87);liberoaction://cross_probe/hdl/file/'d:\github\fpga\fpga_soc\hdl\lcd_rgb.v'/linenumber/87
Implementation;Synthesis|| BN132 ||@W:Removing instance LCD_RGB_0.num_delay[7] because it is equivalent to instance LCD_RGB_0.num_delay[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.||FPGA_SoC.srr(1361);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/1361||lcd_rgb.v(87);liberoaction://cross_probe/hdl/file/'d:\github\fpga\fpga_soc\hdl\lcd_rgb.v'/linenumber/87
Implementation;Synthesis|| BN132 ||@W:Removing instance LCD_RGB_0.num_delay[3] because it is equivalent to instance LCD_RGB_0.num_delay[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.||FPGA_SoC.srr(1362);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/1362||lcd_rgb.v(87);liberoaction://cross_probe/hdl/file/'d:\github\fpga\fpga_soc\hdl\lcd_rgb.v'/linenumber/87
Implementation;Synthesis|| BN132 ||@W:Removing instance LCD_RGB_0.num_delay[15] because it is equivalent to instance LCD_RGB_0.num_delay[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.||FPGA_SoC.srr(1363);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/1363||lcd_rgb.v(87);liberoaction://cross_probe/hdl/file/'d:\github\fpga\fpga_soc\hdl\lcd_rgb.v'/linenumber/87
Implementation;Synthesis|| BN132 ||@W:Removing instance LCD_RGB_0.num_delay[6] because it is equivalent to instance LCD_RGB_0.num_delay[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.||FPGA_SoC.srr(1364);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/1364||lcd_rgb.v(87);liberoaction://cross_probe/hdl/file/'d:\github\fpga\fpga_soc\hdl\lcd_rgb.v'/linenumber/87
Implementation;Synthesis|| BN132 ||@W:Removing instance LCD_RGB_0.num_delay[9] because it is equivalent to instance LCD_RGB_0.num_delay[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.||FPGA_SoC.srr(1365);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/1365||lcd_rgb.v(87);liberoaction://cross_probe/hdl/file/'d:\github\fpga\fpga_soc\hdl\lcd_rgb.v'/linenumber/87
Implementation;Synthesis|| MT246 ||@W:Blackbox CCC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) ||FPGA_SoC.srr(1625);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/1625||fpga_soc_fccc_0_fccc.v(23);liberoaction://cross_probe/hdl/file/'d:\github\fpga\fpga_soc\component\work\fpga_soc\fccc_0\fpga_soc_fccc_0_fccc.v'/linenumber/23
Implementation;Synthesis|| MT420 ||@W:Found inferred clock FPGA_SoC_FCCC_0_FCCC|GL1_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:FCCC_0.GL1_net"||FPGA_SoC.srr(1626);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/1626||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock FPGA_SoC_FCCC_0_FCCC|GL0_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:FCCC_0.GL0_net"||FPGA_SoC.srr(1627);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/1627||null;null
Implementation;Synthesis|| MT320 ||@N: This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.||FPGA_SoC.srr(1640);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/1640||null;null
Implementation;Synthesis|| MT322 ||@N: Clock constraints include only register-to-register paths associated with each individual clock.||FPGA_SoC.srr(1642);liberoaction://cross_probe/hdl/file/'D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr'/linenumber/1642||null;null
Implementation;Compile;RootName:FPGA_SoC
Implementation;Compile||(null)||Please refer to the log file for details about 8 Info(s)||FPGA_SoC_compile_log.log;liberoaction://open_report/file/FPGA_SoC_compile_log.log||(null);(null)
Implementation;Place and Route;RootName:FPGA_SoC
Implementation;Place and Route||(null)||Please refer to the log file for details about 2 Info(s)||FPGA_SoC_layout_log.log;liberoaction://open_report/file/FPGA_SoC_layout_log.log||(null);(null)
Implementation;Generate Bitstream;RootName:FPGA_SoC
Implementation;Generate Bitstream||(null)||Please refer to the log file for details||FPGA_SoC_generateBitstream.log;liberoaction://open_report/file/FPGA_SoC_generateBitstream.log||(null);(null)
