$date
	Wed Dec 12 20:12:14 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module muxA $end
$var wire 32 ! instruction [31:0] $end
$upscope $end
$scope module CPUTester $end
$var reg 1 " clk $end
$upscope $end
$scope module CPUTester $end
$var reg 1 # reset $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x#
0"
bx !
$end
#5
b100100000000010000000000101100 !
1"
#10
0"
#15
1"
#20
0"
#25
1"
#30
0"
#35
1"
#40
